5_gram_verilog_file_9.v: 5_gram_verilog_file_9.v:2:129-133: syntax error at token "logic"
5_gram_verilog_file_9.v:2:163-168: syntax error at token "assign"
5_gram_verilog_file_9.v:2:214-219: syntax error at token "assign"
5_gram_verilog_file_9.v:2:240-248: syntax error at token "endmodule"

5_gram_verilog_file_11.v: 5_gram_verilog_file_11.v:2:172-176: syntax error at token "logic"
5_gram_verilog_file_11.v:2:191-196: syntax error at token "assign"
5_gram_verilog_file_11.v:2:332-337: syntax error at token "always"
5_gram_verilog_file_11.v:2:390-392: syntax error at token "end"

5_gram_verilog_file_14.v: 5_gram_verilog_file_14.v:2:75-79: syntax error at token "logic"
5_gram_verilog_file_14.v:2:110-118: syntax error at token "endmodule"

5_gram_verilog_file_17.v: 5_gram_verilog_file_17.v:2:52-56: syntax error at token "logic"
5_gram_verilog_file_17.v:2:115: syntax error at token "("
5_gram_verilog_file_17.v:2:173-178: syntax error at token "always"
5_gram_verilog_file_17.v:2:310-312: syntax error at token "end"
5_gram_verilog_file_17.v:2:345-351: syntax error at token "endtask"
5_gram_verilog_file_17.v:2:475-480: syntax error at token "assign"
5_gram_verilog_file_17.v:2:514-522: syntax error at token "endmodule"

5_gram_verilog_file_49.v: 5_gram_verilog_file_49.v:4:160-164: syntax error at token "logic"
5_gram_verilog_file_49.v:4:186: syntax error at token "("
5_gram_verilog_file_49.v:4:376-384: syntax error at token "endmodule"

5_gram_verilog_file_55.v: 5_gram_verilog_file_55.v:2:274-278: syntax error at token "logic"
5_gram_verilog_file_55.v:2:431-439: syntax error at token "endmodule"

5_gram_verilog_file_60.v: 5_gram_verilog_file_60.v:2:59-63: syntax error at token "logic"
5_gram_verilog_file_60.v:2:125: syntax error at token "#"
5_gram_verilog_file_60.v:2:197-205: syntax error at token "endmodule"

5_gram_verilog_file_74.v: 5_gram_verilog_file_74.v:2:164-168: syntax error at token "logic"
5_gram_verilog_file_74.v:2:183-188: syntax error at token "assign"
5_gram_verilog_file_74.v:2:206-214: syntax error at token "endmodule"

5_gram_verilog_file_76.v: 5_gram_verilog_file_76.v:2:108-112: syntax error at token "logic"
5_gram_verilog_file_76.v:2:335: syntax error at token "("
5_gram_verilog_file_76.v:2:387-395: syntax error at token "endmodule"
5_gram_verilog_file_76.v:2:456-460: syntax error at token "inout"
5_gram_verilog_file_76.v:2:469-473: syntax error at token "input"
5_gram_verilog_file_76.v:2:482-486: syntax error at token "input"
5_gram_verilog_file_76.v:2:495-499: syntax error at token "inout"
5_gram_verilog_file_76.v:2:550: syntax error at token "("
5_gram_verilog_file_76.v:2:568-573: syntax error at token "assign"
5_gram_verilog_file_76.v:2:592-600: syntax error at token "endmodule"

5_gram_verilog_file_83.v: 5_gram_verilog_file_83.v:2:144-148: syntax error at token "logic"
5_gram_verilog_file_83.v:2:163-170: syntax error at token "generate"
5_gram_verilog_file_83.v:2:208-218: syntax error at token "endgenerate"
5_gram_verilog_file_83.v:2:261-269: syntax error at token "endmodule"

5_gram_verilog_file_94.v: 5_gram_verilog_file_94.v:2:123-127: syntax error at token "logic"
5_gram_verilog_file_94.v:2:158-166: syntax error at token "endmodule"

5_gram_verilog_file_101.v: 5_gram_verilog_file_101.v:2:130-134: syntax error at token "logic"
5_gram_verilog_file_101.v:2:229-237: syntax error at token "endmodule"

5_gram_verilog_file_101.v: 5_gram_verilog_file_101.v:2:92-96: syntax error at token "logic"
5_gram_verilog_file_101.v:2:218: syntax error at token "("
5_gram_verilog_file_101.v:2:281-289: syntax error at token "endmodule"

5_gram_verilog_file_115.v: 5_gram_verilog_file_115.v:2:252-255: syntax error at token "real"
5_gram_verilog_file_115.v:2:391-396: syntax error at token "assign"
5_gram_verilog_file_115.v:2:451-459: syntax error at token "endmodule"

5_gram_verilog_file_116.v: 5_gram_verilog_file_116.v:2:77-81: syntax error at token "logic"
5_gram_verilog_file_116.v:2:226-231: syntax error at token "assign"
5_gram_verilog_file_116.v:2:258-266: syntax error at token "endmodule"

5_gram_verilog_file_124.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 6:61-65:; problematic formatter output is
// Seed: 1660828999
`define pp_0 0
`define pp_1 0
`define pp_2 0
`define pp_3 0
`default_nettype wire `timescale 1ps / 1ps `default_nettype `pp_0
<<EOF>>
5_gram_verilog_file_126.v: 5_gram_verilog_file_126.v:2:109-113: syntax error at token "logic"
5_gram_verilog_file_126.v:2:176-181: syntax error at token "always"
5_gram_verilog_file_126.v:2:230-232: syntax error at token "end"
5_gram_verilog_file_126.v:2:299-307: syntax error at token "endmodule"

5_gram_verilog_file_141.v: 5_gram_verilog_file_141.v:2:36-40: syntax error at token "logic"
5_gram_verilog_file_141.v:2:108: syntax error at token "("
5_gram_verilog_file_141.v:2:266-274: syntax error at token "endmodule"

5_gram_verilog_file_143.v: 5_gram_verilog_file_143.v:5:124-128: syntax error at token "logic"
5_gram_verilog_file_143.v:5:442-447: syntax error at token "assign"
5_gram_verilog_file_143.v:5:470-475: syntax error at token "assign"
5_gram_verilog_file_143.v:5:526-534: syntax error at token "endmodule"

5_gram_verilog_file_162.v: 5_gram_verilog_file_162.v:2:497-501: syntax error at token "logic"
5_gram_verilog_file_162.v:2:584-592: syntax error at token "endmodule"

5_gram_verilog_file_168.v: 5_gram_verilog_file_168.v:2:212-216: syntax error at token "logic"
5_gram_verilog_file_168.v:2:409-414: syntax error at token "assign"
5_gram_verilog_file_168.v:2:474-482: syntax error at token "endmodule"

5_gram_verilog_file_170.v: 5_gram_verilog_file_170.v:2:380-384: syntax error at token "logic"
5_gram_verilog_file_170.v:2:653-658: syntax error at token "assign"
5_gram_verilog_file_170.v:2:764: syntax error at token "("
5_gram_verilog_file_170.v:2:792: syntax error at token "("
5_gram_verilog_file_170.v:2:831-839: syntax error at token "endmodule"

5_gram_verilog_file_173.v: 5_gram_verilog_file_173.v:2:199-203: syntax error at token "logic"
5_gram_verilog_file_173.v:2:225: syntax error at token "("
5_gram_verilog_file_173.v:2:290-295: syntax error at token "always"
5_gram_verilog_file_173.v:2:367-368: syntax error at token "<="
5_gram_verilog_file_173.v:2:377-378: syntax error at token "if"
5_gram_verilog_file_173.v:2:407-410: syntax error at token "else"
5_gram_verilog_file_173.v:2:430-432: syntax error at token "end"
5_gram_verilog_file_173.v:2:480-488: syntax error at token "endmodule"

5_gram_verilog_file_185.v: 5_gram_verilog_file_185.v:2:36-40: syntax error at token "logic"
5_gram_verilog_file_185.v:2:138-143: syntax error at token "assign"
5_gram_verilog_file_185.v:2:173: syntax error at token "("
5_gram_verilog_file_185.v:2:234-242: syntax error at token "endmodule"

5_gram_verilog_file_191.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:60-64:; problematic formatter output is
// Seed: 3602798182
`define pp_0 0
`timescale 1ps / 1ps `timescale 1ps / 1ps `default_nettype `pp_0
<<EOF>>
5_gram_verilog_file_194.v: 5_gram_verilog_file_194.v:2:374-378: syntax error at token "logic"

5_gram_verilog_file_199.v: 5_gram_verilog_file_199.v:2:37-41: syntax error at token "logic"
5_gram_verilog_file_199.v:2:241-246: syntax error at token "assign"
5_gram_verilog_file_199.v:2:316-324: syntax error at token "endmodule"

5_gram_verilog_file_210.v: 5_gram_verilog_file_210.v:2:82-86: syntax error at token "logic"
5_gram_verilog_file_210.v:2:191-199: syntax error at token "endmodule"

5_gram_verilog_file_210.v: 5_gram_verilog_file_210.v:2:35-38: syntax error at token "real"
5_gram_verilog_file_210.v:2:155-160: syntax error at token "assign"
5_gram_verilog_file_210.v:2:187-194: syntax error at token "generate"
5_gram_verilog_file_210.v:2:220-230: syntax error at token "endgenerate"

5_gram_verilog_file_212.v: 5_gram_verilog_file_212.v:2:77-81: syntax error at token "logic"
5_gram_verilog_file_212.v:2:280-285: syntax error at token "assign"
5_gram_verilog_file_212.v:2:351-356: syntax error at token "assign"
5_gram_verilog_file_212.v:2:393: syntax error at token "("
5_gram_verilog_file_212.v:2:421-429: syntax error at token "endmodule"
5_gram_verilog_file_212.v:2:490-494: syntax error at token "input"
5_gram_verilog_file_212.v:2:503-507: syntax error at token "input"
5_gram_verilog_file_212.v:2:516-520: syntax error at token "inout"
5_gram_verilog_file_212.v:2:529-533: syntax error at token "input"
5_gram_verilog_file_212.v:2:560-568: syntax error at token "endmodule"

5_gram_verilog_file_249.v: 5_gram_verilog_file_249.v:2:102-106: syntax error at token "logic"
5_gram_verilog_file_249.v:2:264-272: syntax error at token "endmodule"

5_gram_verilog_file_287.v: 5_gram_verilog_file_287.v:2:108-112: syntax error at token "logic"
5_gram_verilog_file_287.v:2:398-403: syntax error at token "assign"
5_gram_verilog_file_287.v:2:425-433: syntax error at token "endmodule"

5_gram_verilog_file_289.v: 5_gram_verilog_file_289.v:2:280-284: syntax error at token "logic"
5_gram_verilog_file_289.v:2:674-682: syntax error at token "endmodule"
5_gram_verilog_file_289.v:2:1009-1017: syntax error at token "endmodule"

5_gram_verilog_file_335.v: 5_gram_verilog_file_335.v:2:654-658: syntax error at token "logic"
5_gram_verilog_file_335.v:2:715-720: syntax error at token "assign"
5_gram_verilog_file_335.v:2:742-750: syntax error at token "endmodule"

5_gram_verilog_file_339.v: 5_gram_verilog_file_339.v:2:74-78: syntax error at token "logic"
5_gram_verilog_file_339.v:2:354-359: syntax error at token "always"
5_gram_verilog_file_339.v:2:401-403: syntax error at token "end"
5_gram_verilog_file_339.v:2:433-438: syntax error at token "assign"
5_gram_verilog_file_339.v:2:456-461: syntax error at token "assign"
5_gram_verilog_file_339.v:2:498: syntax error at token "("
5_gram_verilog_file_339.v:2:534-542: syntax error at token "endmodule"

5_gram_verilog_file_349.v: 5_gram_verilog_file_349.v:2:229-233: syntax error at token "logic"
5_gram_verilog_file_349.v:2:272-277: syntax error at token "always"
5_gram_verilog_file_349.v:2:350: syntax error at token "("
5_gram_verilog_file_349.v:2:369-370: syntax error at token "<="
5_gram_verilog_file_349.v:2:379-381: syntax error at token "end"
5_gram_verilog_file_349.v:2:441-446: syntax error at token "assign"
5_gram_verilog_file_349.v:2:486-494: syntax error at token "endmodule"

5_gram_verilog_file_378.v: 5_gram_verilog_file_378.v:2:101-105: syntax error at token "logic"

5_gram_verilog_file_390.v: 5_gram_verilog_file_390.v:3:59-63: syntax error at token "`pp_0"
5_gram_verilog_file_390.v:3:130-134: syntax error at token "begin"
5_gram_verilog_file_390.v:3:154-156: syntax error at token "end"
5_gram_verilog_file_390.v:3:223-225: syntax error at token "end"

5_gram_verilog_file_406.v: 5_gram_verilog_file_406.v:2:395-399: syntax error at token "logic"
5_gram_verilog_file_406.v:2:523-528: syntax error at token "assign"
5_gram_verilog_file_406.v:2:550-558: syntax error at token "endmodule"

5_gram_verilog_file_406.v: 5_gram_verilog_file_406.v:4:167-171: syntax error at token "`pp_0"
5_gram_verilog_file_406.v:4:270-271: syntax error at token "if"
5_gram_verilog_file_406.v:4:342-345: syntax error at token "else"
5_gram_verilog_file_406.v:4:435-436: syntax error at token "<="
5_gram_verilog_file_406.v:4:468-470: syntax error at token "end"
5_gram_verilog_file_406.v:4:513-515: syntax error at token "end"
5_gram_verilog_file_406.v:4:556-558: syntax error at token "end"
5_gram_verilog_file_406.v:4:622: syntax error at token "1"
5_gram_verilog_file_406.v:4:673: syntax error at token ")"
5_gram_verilog_file_406.v:4:770-772: syntax error at token "end"
5_gram_verilog_file_406.v:4:814: syntax error at token "{"
5_gram_verilog_file_406.v:4:859-860: syntax error at token "if"
5_gram_verilog_file_406.v:4:900-903: syntax error at token "else"
5_gram_verilog_file_406.v:4:945-947: syntax error at token "end"
5_gram_verilog_file_406.v:4:1023-1027: syntax error at token "`pp_1"
5_gram_verilog_file_406.v:4:1072-1076: syntax error at token "begin"
5_gram_verilog_file_406.v:4:1116-1117: syntax error at token "<="
5_gram_verilog_file_406.v:4:1133-1134: syntax error at token "<="
5_gram_verilog_file_406.v:4:1174-1175: syntax error at token "<="
5_gram_verilog_file_406.v:4:1191-1192: syntax error at token "<="
5_gram_verilog_file_406.v:4:1212-1213: syntax error at token "<="
5_gram_verilog_file_406.v:4:1226-1228: syntax error at token "end"
5_gram_verilog_file_406.v:4:1336-1346: syntax error at token "endfunction"

5_gram_verilog_file_406.v: 5_gram_verilog_file_406.v:3:316-320: syntax error at token "logic"
5_gram_verilog_file_406.v:3:371-376: syntax error at token "assign"
5_gram_verilog_file_406.v:3:415-423: syntax error at token "endmodule"

5_gram_verilog_file_406.v: 5_gram_verilog_file_406.v:2:790-794: syntax error at token "logic"
5_gram_verilog_file_406.v:2:1006-1014: syntax error at token "endmodule"

5_gram_verilog_file_406.v: 5_gram_verilog_file_406.v:2:36-40: syntax error at token "logic"
5_gram_verilog_file_406.v:2:96-101: syntax error at token "assign"
5_gram_verilog_file_406.v:2:122-127: syntax error at token "genvar"
5_gram_verilog_file_406.v:2:139-144: syntax error at token "always"
5_gram_verilog_file_406.v:2:205-213: syntax error at token "endmodule"

5_gram_verilog_file_408.v: 5_gram_verilog_file_408.v:4:103-107: syntax error at token "logic"
5_gram_verilog_file_408.v:4:450-458: syntax error at token "endmodule"

5_gram_verilog_file_417.v: 5_gram_verilog_file_417.v:2:159-163: syntax error at token "logic"
5_gram_verilog_file_417.v:2:256-261: syntax error at token "assign"
5_gram_verilog_file_417.v:2:282-287: syntax error at token "assign"
5_gram_verilog_file_417.v:2:322-327: syntax error at token "always"
5_gram_verilog_file_417.v:2:379-381: syntax error at token "end"
5_gram_verilog_file_417.v:2:443-448: syntax error at token "assign"
5_gram_verilog_file_417.v:2:516-524: syntax error at token "endmodule"

5_gram_verilog_file_418.v: 5_gram_verilog_file_418.v:2:238-242: syntax error at token "logic"
5_gram_verilog_file_418.v:2:409-417: syntax error at token "endmodule"

5_gram_verilog_file_437.v: 5_gram_verilog_file_437.v:2:126-130: syntax error at token "logic"
5_gram_verilog_file_437.v:2:418-423: syntax error at token "always"
5_gram_verilog_file_437.v:2:569-571: syntax error at token "end"
5_gram_verilog_file_437.v:2:645-646: syntax error at token "<="
5_gram_verilog_file_437.v:2:655-657: syntax error at token "end"
5_gram_verilog_file_437.v:2:710-718: syntax error at token "endmodule"

5_gram_verilog_file_445.v: 5_gram_verilog_file_445.v:2:100-104: syntax error at token "logic"
5_gram_verilog_file_445.v:2:418: syntax error at token "("
5_gram_verilog_file_445.v:2:449-454: syntax error at token "assign"
5_gram_verilog_file_445.v:2:473-481: syntax error at token "endmodule"

5_gram_verilog_file_445.v: 5_gram_verilog_file_445.v:2:69-73: syntax error at token "logic"
5_gram_verilog_file_445.v:2:104-109: syntax error at token "assign"
5_gram_verilog_file_445.v:2:152-157: syntax error at token "assign"
5_gram_verilog_file_445.v:2:178-183: syntax error at token "always"
5_gram_verilog_file_445.v:2:234-239: syntax error at token "assign"
5_gram_verilog_file_445.v:2:328-336: syntax error at token "endmodule"

5_gram_verilog_file_454.v: 5_gram_verilog_file_454.v:2:181-185: syntax error at token "logic"
5_gram_verilog_file_454.v:2:200-205: syntax error at token "assign"
5_gram_verilog_file_454.v:2:272: syntax error at token "("
5_gram_verilog_file_454.v:2:305-313: syntax error at token "endmodule"

5_gram_verilog_file_454.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_3" at 15:40-44:; problematic formatter output is
// Seed: 373498009
`define pp_0 0
`define pp_1 0
`define pp_2 0
`define pp_3 0
`define pp_4 0
`define pp_5 0
`define pp_6 0
`timescale 1ps / 1ps
`define pp_7 0
`timescale 1ps / 1ps
`define pp_8 0
`define pp_9 0
`define pp_10 0
`timescale 1 ps / 1ps `default_nettype `pp_3
`define pp_11 0
`define pp_12 0
`timescale 1ps / 1ps
`define pp_13 0
`resetall
<<EOF>>
5_gram_verilog_file_464.v: 5_gram_verilog_file_464.v:2:105-109: syntax error at token "logic"
5_gram_verilog_file_464.v:2:319-327: syntax error at token "endmodule"

5_gram_verilog_file_482.v: 5_gram_verilog_file_482.v:2:304: syntax error at token "#"

5_gram_verilog_file_483.v: 5_gram_verilog_file_483.v:5:561-565: syntax error at token "logic"
5_gram_verilog_file_483.v:5:732-737: syntax error at token "always"
5_gram_verilog_file_483.v:5:817-819: syntax error at token "end"
5_gram_verilog_file_483.v:5:866-874: syntax error at token "endmodule"

5_gram_verilog_file_496.v: 5_gram_verilog_file_496.v:2:851-855: syntax error at token "logic"
5_gram_verilog_file_496.v:2:931-936: syntax error at token "assign"
5_gram_verilog_file_496.v:2:962: syntax error at token "("
5_gram_verilog_file_496.v:2:980-985: syntax error at token "assign"
5_gram_verilog_file_496.v:2:1008-1016: syntax error at token "endmodule"

5_gram_verilog_file_539.v: 5_gram_verilog_file_539.v:2:57-61: syntax error at token "logic"
5_gram_verilog_file_539.v:2:370: syntax error at token "("
5_gram_verilog_file_539.v:2:405-410: syntax error at token "assign"
5_gram_verilog_file_539.v:2:435: syntax error at token "("
5_gram_verilog_file_539.v:2:541-549: syntax error at token "endmodule"

5_gram_verilog_file_549.v: 5_gram_verilog_file_549.v:2:53-57: syntax error at token "logic"
5_gram_verilog_file_549.v:2:266-274: syntax error at token "endmodule"

5_gram_verilog_file_549.v: 5_gram_verilog_file_549.v:2:92-96: syntax error at token "logic"
5_gram_verilog_file_549.v:2:127-132: syntax error at token "assign"
5_gram_verilog_file_549.v:2:190: syntax error at token "("
5_gram_verilog_file_549.v:2:321-329: syntax error at token "endmodule"

5_gram_verilog_file_554.v: 5_gram_verilog_file_554.v:2:109-113: syntax error at token "logic"
5_gram_verilog_file_554.v:2:399-404: syntax error at token "assign"
5_gram_verilog_file_554.v:2:558: syntax error at token "("
5_gram_verilog_file_554.v:2:765: syntax error at token "("
5_gram_verilog_file_554.v:2:1453: syntax error at token "("
5_gram_verilog_file_554.v:2:1497-1505: syntax error at token "endmodule"

5_gram_verilog_file_562.v: 5_gram_verilog_file_562.v:2:248-252: syntax error at token "logic"
5_gram_verilog_file_562.v:2:767-772: syntax error at token "assign"
5_gram_verilog_file_562.v:2:795-803: syntax error at token "endmodule"

5_gram_verilog_file_568.v: 5_gram_verilog_file_568.v:2:75-79: syntax error at token "logic"
5_gram_verilog_file_568.v:2:110-115: syntax error at token "always"
5_gram_verilog_file_568.v:2:165-173: syntax error at token "endmodule"

5_gram_verilog_file_574.v: 5_gram_verilog_file_574.v:2:150-154: syntax error at token "logic"
5_gram_verilog_file_574.v:2:301-306: syntax error at token "assign"
5_gram_verilog_file_574.v:2:345-353: syntax error at token "endmodule"

5_gram_verilog_file_625.v: 5_gram_verilog_file_625.v:3:316-320: syntax error at token "logic"
5_gram_verilog_file_625.v:3:387: syntax error at token "("
5_gram_verilog_file_625.v:3:418: syntax error at token "("
5_gram_verilog_file_625.v:3:557-565: syntax error at token "endmodule"

5_gram_verilog_file_626.v: 5_gram_verilog_file_626.v:2:176-180: syntax error at token "logic"
5_gram_verilog_file_626.v:2:384-392: syntax error at token "endmodule"

5_gram_verilog_file_639.v: 5_gram_verilog_file_639.v:2:77-81: syntax error at token "logic"
5_gram_verilog_file_639.v:2:190-198: syntax error at token "endmodule"

5_gram_verilog_file_652.v: 5_gram_verilog_file_652.v:2:506-510: syntax error at token "logic"
5_gram_verilog_file_652.v:2:525-530: syntax error at token "assign"
5_gram_verilog_file_652.v:2:587: syntax error at token "("
5_gram_verilog_file_652.v:2:626-634: syntax error at token "endmodule"

5_gram_verilog_file_661.v: 5_gram_verilog_file_661.v:2:277-281: syntax error at token "logic"
5_gram_verilog_file_661.v:2:412-417: syntax error at token "assign"
5_gram_verilog_file_661.v:2:435-440: syntax error at token "assign"
5_gram_verilog_file_661.v:2:521-529: syntax error at token "endmodule"

5_gram_verilog_file_679.v: 5_gram_verilog_file_679.v:2:52-56: syntax error at token "logic"
5_gram_verilog_file_679.v:2:77: syntax error at token "("
5_gram_verilog_file_679.v:2:149-157: syntax error at token "endmodule"

5_gram_verilog_file_682.v: 5_gram_verilog_file_682.v:2:82-86: syntax error at token "logic"
5_gram_verilog_file_682.v:2:344-349: syntax error at token "assign"
5_gram_verilog_file_682.v:2:412-417: syntax error at token "always"
5_gram_verilog_file_682.v:2:490-492: syntax error at token "end"
5_gram_verilog_file_682.v:2:536: syntax error at token "("
5_gram_verilog_file_682.v:2:572: syntax error at token "("
5_gram_verilog_file_682.v:2:961-966: syntax error at token "assign"
5_gram_verilog_file_682.v:2:989-997: syntax error at token "endmodule"

5_gram_verilog_file_691.v: 5_gram_verilog_file_691.v:4:137-141: syntax error at token "logic"
5_gram_verilog_file_691.v:4:595-600: syntax error at token "assign"
5_gram_verilog_file_691.v:4:617-622: syntax error at token "assign"
5_gram_verilog_file_691.v:4:644-649: syntax error at token "assign"
5_gram_verilog_file_691.v:4:679-687: syntax error at token "endmodule"

5_gram_verilog_file_697.v: 5_gram_verilog_file_697.v:5:65-69: syntax error at token "logic"
5_gram_verilog_file_697.v:5:100-108: syntax error at token "endmodule"

5_gram_verilog_file_720.v: 5_gram_verilog_file_720.v:2:74-78: syntax error at token "logic"
5_gram_verilog_file_720.v:2:283: syntax error at token "("
5_gram_verilog_file_720.v:2:384-391: syntax error at token "generate"
5_gram_verilog_file_720.v:2:433-443: syntax error at token "endgenerate"

5_gram_verilog_file_723.v: 5_gram_verilog_file_723.v:3:59-63: syntax error at token "logic"
5_gram_verilog_file_723.v:3:126-131: syntax error at token "always"
5_gram_verilog_file_723.v:3:189-191: syntax error at token "end"

5_gram_verilog_file_723.v: 5_gram_verilog_file_723.v:2:124-126: syntax error at token "reg"
5_gram_verilog_file_723.v:2:164-169: syntax error at token "always"
5_gram_verilog_file_723.v:2:223-225: syntax error at token "end"

5_gram_verilog_file_762.v: 5_gram_verilog_file_762.v:2:211-215: syntax error at token "logic"
5_gram_verilog_file_762.v:2:365-370: syntax error at token "assign"
5_gram_verilog_file_762.v:2:413-421: syntax error at token "endmodule"

5_gram_verilog_file_793.v: 5_gram_verilog_file_793.v:2:487-491: syntax error at token "logic"
5_gram_verilog_file_793.v:2:507-512: syntax error at token "assign"
5_gram_verilog_file_793.v:2:539-545: syntax error at token "specify"
5_gram_verilog_file_793.v:2:627: syntax error at token "("
5_gram_verilog_file_793.v:2:660-669: syntax error at token "endspecify"

5_gram_verilog_file_799.v: 5_gram_verilog_file_799.v:2:214-218: syntax error at token "logic"
5_gram_verilog_file_799.v:2:233-238: syntax error at token "assign"
5_gram_verilog_file_799.v:2:276-284: syntax error at token "endmodule"

5_gram_verilog_file_799.v: 5_gram_verilog_file_799.v:3:148-152: syntax error at token "logic"
5_gram_verilog_file_799.v:3:360: syntax error at token "("
5_gram_verilog_file_799.v:3:429-436: syntax error at token "generate"
5_gram_verilog_file_799.v:3:512: syntax error at token "("
5_gram_verilog_file_799.v:3:567-569: syntax error at token "end"

5_gram_verilog_file_804.v: 5_gram_verilog_file_804.v:2:337-341: syntax error at token "logic"
5_gram_verilog_file_804.v:2:357-362: syntax error at token "assign"
5_gram_verilog_file_804.v:2:383-388: syntax error at token "assign"
5_gram_verilog_file_804.v:2:429-437: syntax error at token "endmodule"

5_gram_verilog_file_808.v: 5_gram_verilog_file_808.v:4:36-40: syntax error at token "logic"
5_gram_verilog_file_808.v:4:55-60: syntax error at token "assign"
5_gram_verilog_file_808.v:4:87-95: syntax error at token "endmodule"

5_gram_verilog_file_810.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_13" at 18:18-23:; problematic formatter output is
// Seed: 1480941476
`define pp_6 0
`define pp_7 0
`define pp_8 0
`define pp_9 0
`define pp_10 0
`define pp_11 0
`default_nettype wire
`define pp_12 0
`define pp_13 0
`define pp_14 0
`celldefine
`define pp_15 0
`define pp_16 0
`define pp_17 0
`define pp_18 0
`define pp_19 0
`default_nettype `pp_13
`define pp_20 0
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input id_6;
  input id_5;
  output id_4;
  input id_3;
  inout id_2;
  input id_1;
  type_0 id_6 (
      .id_0(1),
      .id_1(id_1),
      .id_2(1),
      .id_3("")
  );
  assign id_2 = 1;
  type_8(
      id_2, id_4, id_5
  );
  logic id_7;
endmodule
<<EOF>>
5_gram_verilog_file_834.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 1281584355
`define pp_0 0
`default_nettype `pp_0
`define pp_1 0
`define pp_2 0
`define pp_3 0
`define pp_4 0
`define pp_5 0
`define pp_6 0
`define pp_7 0
`define pp_8 0
`define pp_9 0
`undef pp_10
`resetall
<<EOF>>
5_gram_verilog_file_837.v: 5_gram_verilog_file_837.v:2:213-217: syntax error at token "logic"
5_gram_verilog_file_837.v:2:284-292: syntax error at token "endmodule"

5_gram_verilog_file_848.v: 5_gram_verilog_file_848.v:2:146-150: syntax error at token "logic"
5_gram_verilog_file_848.v:2:255-263: syntax error at token "endmodule"

5_gram_verilog_file_858.v: 5_gram_verilog_file_858.v:2:53-57: syntax error at token "logic"
5_gram_verilog_file_858.v:2:104-109: syntax error at token "assign"
5_gram_verilog_file_858.v:2:139-147: syntax error at token "endmodule"

5_gram_verilog_file_871.v: 5_gram_verilog_file_871.v:2:85-89: syntax error at token "uwire"
5_gram_verilog_file_871.v:2:104-109: syntax error at token "assign"
5_gram_verilog_file_871.v:2:151-159: syntax error at token "endmodule"

5_gram_verilog_file_878.v: 5_gram_verilog_file_878.v:2:157-161: syntax error at token "logic"
5_gram_verilog_file_878.v:2:307-315: syntax error at token "endmodule"

5_gram_verilog_file_878.v: 5_gram_verilog_file_878.v:6:256-260: syntax error at token "logic"
5_gram_verilog_file_878.v:6:287: syntax error at token "("
5_gram_verilog_file_878.v:6:660-668: syntax error at token "endmodule"

5_gram_verilog_file_884.v: 5_gram_verilog_file_884.v:19:41-45: syntax error at token "`pp_8"
5_gram_verilog_file_884.v:19:123-127: syntax error at token "input"
5_gram_verilog_file_884.v:19:167-171: syntax error at token "input"
5_gram_verilog_file_884.v:19:258-262: syntax error at token "begin"
5_gram_verilog_file_884.v:19:291: syntax error at token "="
5_gram_verilog_file_884.v:19:305-307: syntax error at token "end"

5_gram_verilog_file_887.v: 5_gram_verilog_file_887.v:2:459-463: syntax error at token "logic"
5_gram_verilog_file_887.v:2:496-504: syntax error at token "endmodule"

5_gram_verilog_file_888.v: 5_gram_verilog_file_888.v:2:73-77: syntax error at token "logic"
5_gram_verilog_file_888.v:2:147: syntax error at token "("
5_gram_verilog_file_888.v:2:190-195: syntax error at token "assign"
5_gram_verilog_file_888.v:2:233-240: syntax error at token "defparam"
5_gram_verilog_file_888.v:2:267-275: syntax error at token "endmodule"

5_gram_verilog_file_888.v: 5_gram_verilog_file_888.v:2:54-58: syntax error at token "logic"
5_gram_verilog_file_888.v:2:79: syntax error at token "("
5_gram_verilog_file_888.v:2:109-117: syntax error at token "endmodule"

5_gram_verilog_file_890.v: 5_gram_verilog_file_890.v:2:395-399: syntax error at token "logic"
5_gram_verilog_file_890.v:2:469-474: syntax error at token "assign"
5_gram_verilog_file_890.v:2:504-512: syntax error at token "endmodule"

5_gram_verilog_file_901.v: 5_gram_verilog_file_901.v:2:58-62: syntax error at token "logic"
5_gram_verilog_file_901.v:2:166-174: syntax error at token "endmodule"

5_gram_verilog_file_901.v: 5_gram_verilog_file_901.v:2:53-55: syntax error at token "tri"
5_gram_verilog_file_901.v:2:318-323: syntax error at token "assign"
5_gram_verilog_file_901.v:2:349-354: syntax error at token "assign"
5_gram_verilog_file_901.v:2:384-392: syntax error at token "endmodule"

5_gram_verilog_file_916.v: 5_gram_verilog_file_916.v:2:164-168: syntax error at token "logic"
5_gram_verilog_file_916.v:2:206: syntax error at token "("
5_gram_verilog_file_916.v:2:278-286: syntax error at token "endmodule"

5_gram_verilog_file_916.v: 5_gram_verilog_file_916.v:2:160-166: syntax error at token "supply0"
5_gram_verilog_file_916.v:2:214: syntax error at token "("
5_gram_verilog_file_916.v:2:287-292: syntax error at token "assign"
5_gram_verilog_file_916.v:2:364-369: syntax error at token "assign"
5_gram_verilog_file_916.v:2:397: syntax error at token "("
5_gram_verilog_file_916.v:2:421-426: syntax error at token "assign"
5_gram_verilog_file_916.v:2:447-452: syntax error at token "assign"
5_gram_verilog_file_916.v:2:474-482: syntax error at token "endmodule"

5_gram_verilog_file_916.v: 5_gram_verilog_file_916.v:2:365-369: syntax error at token "logic"
5_gram_verilog_file_916.v:2:794-799: syntax error at token "always"
5_gram_verilog_file_916.v:2:853-855: syntax error at token "end"

5_gram_verilog_file_918.v: 5_gram_verilog_file_918.v:2:109-113: syntax error at token "logic"
5_gram_verilog_file_918.v:2:164: syntax error at token "("
5_gram_verilog_file_918.v:2:273-278: syntax error at token "always"
5_gram_verilog_file_918.v:2:334-339: syntax error at token "assign"
5_gram_verilog_file_918.v:2:429: syntax error at token "("
5_gram_verilog_file_918.v:2:470: syntax error at token "("
5_gram_verilog_file_918.v:2:698-703: syntax error at token "assign"
5_gram_verilog_file_918.v:2:721-729: syntax error at token "endmodule"

5_gram_verilog_file_927.v: 5_gram_verilog_file_927.v:2:99-103: syntax error at token "logic"
5_gram_verilog_file_927.v:2:360-365: syntax error at token "assign"
5_gram_verilog_file_927.v:2:421-429: syntax error at token "endmodule"
5_gram_verilog_file_927.v:2:1403-1408: syntax error at token "assign"
5_gram_verilog_file_927.v:2:1431-1436: syntax error at token "assign"
5_gram_verilog_file_927.v:2:1506-1511: syntax error at token "assign"
5_gram_verilog_file_927.v:2:1533-1538: syntax error at token "assign"
5_gram_verilog_file_927.v:2:1561-1566: syntax error at token "assign"
5_gram_verilog_file_927.v:2:1679-1687: syntax error at token "endmodule"

5_gram_verilog_file_927.v: 5_gram_verilog_file_927.v:3:147-151: syntax error at token "logic"
5_gram_verilog_file_927.v:3:166-171: syntax error at token "assign"
5_gram_verilog_file_927.v:3:239-244: syntax error at token "assign"
5_gram_verilog_file_927.v:3:340-348: syntax error at token "endmodule"

5_gram_verilog_file_961.v: 5_gram_verilog_file_961.v:2:36-40: syntax error at token "logic"
5_gram_verilog_file_961.v:2:334-342: syntax error at token "endmodule"

5_gram_verilog_file_974.v: 5_gram_verilog_file_974.v:4:101-105: syntax error at token "logic"
5_gram_verilog_file_974.v:4:244: syntax error at token "("
5_gram_verilog_file_974.v:4:310-318: syntax error at token "endmodule"

5_gram_verilog_file_988.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 5:18-22:; problematic formatter output is
// Seed: 675204051
`define pp_0 0
`timescale 1 ps / 1 ps
`define pp_1 0
`default_nettype `pp_0
<<EOF>>
5_gram_verilog_file_998.v: 5_gram_verilog_file_998.v:2:286-290: syntax error at token "logic"
5_gram_verilog_file_998.v:2:372-380: syntax error at token "endmodule"

5_gram_verilog_file_1002.v: 5_gram_verilog_file_1002.v:2:116-120: syntax error at token "logic"
5_gram_verilog_file_1002.v:2:200-208: syntax error at token "endmodule"

5_gram_verilog_file_1004.v: 5_gram_verilog_file_1004.v:3:128-132: syntax error at token "logic"
5_gram_verilog_file_1004.v:3:258: syntax error at token "("
5_gram_verilog_file_1004.v:3:444-452: syntax error at token "endmodule"

5_gram_verilog_file_1011.v: 5_gram_verilog_file_1011.v:2:195-199: syntax error at token "logic"
5_gram_verilog_file_1011.v:2:647: syntax error at token "("
5_gram_verilog_file_1011.v:2:720-725: syntax error at token "assign"
5_gram_verilog_file_1011.v:2:744-752: syntax error at token "endmodule"

5_gram_verilog_file_1025.v: 5_gram_verilog_file_1025.v:2:166-170: syntax error at token "logic"
5_gram_verilog_file_1025.v:2:531-536: syntax error at token "assign"
5_gram_verilog_file_1025.v:2:648: syntax error at token "("
5_gram_verilog_file_1025.v:2:684-689: syntax error at token "assign"
5_gram_verilog_file_1025.v:2:711-719: syntax error at token "endmodule"

5_gram_verilog_file_1027.v: 5_gram_verilog_file_1027.v:2:92-96: syntax error at token "logic"
5_gram_verilog_file_1027.v:2:111-116: syntax error at token "always"
5_gram_verilog_file_1027.v:2:181-189: syntax error at token "endmodule"

5_gram_verilog_file_1033.v: 5_gram_verilog_file_1033.v:2:171-175: syntax error at token "logic"
5_gram_verilog_file_1033.v:2:338-343: syntax error at token "always"
5_gram_verilog_file_1033.v:2:388-390: syntax error at token "end"
5_gram_verilog_file_1033.v:2:560-565: syntax error at token "assign"
5_gram_verilog_file_1033.v:2:623-628: syntax error at token "assign"
5_gram_verilog_file_1033.v:2:664-672: syntax error at token "endmodule"

5_gram_verilog_file_1038.v: 5_gram_verilog_file_1038.v:3:204-208: syntax error at token "logic"
5_gram_verilog_file_1038.v:3:240-245: syntax error at token "assign"
5_gram_verilog_file_1038.v:3:293: syntax error at token "("
5_gram_verilog_file_1038.v:3:440-448: syntax error at token "endmodule"

5_gram_verilog_file_1072.v: 5_gram_verilog_file_1072.v:2:332-336: syntax error at token "logic"
5_gram_verilog_file_1072.v:2:420-428: syntax error at token "endmodule"

5_gram_verilog_file_1086.v: 5_gram_verilog_file_1086.v:2:747-751: syntax error at token "logic"
5_gram_verilog_file_1086.v:2:891-899: syntax error at token "endmodule"
5_gram_verilog_file_1086.v:2:1445: syntax error at token "("
5_gram_verilog_file_1086.v:2:1490-1498: syntax error at token "endmodule"

5_gram_verilog_file_1094.v: 5_gram_verilog_file_1094.v:2:136-140: syntax error at token "logic"
5_gram_verilog_file_1094.v:2:155-160: syntax error at token "assign"
5_gram_verilog_file_1094.v:2:178-186: syntax error at token "endmodule"

5_gram_verilog_file_1095.v: 5_gram_verilog_file_1095.v:4:274-278: syntax error at token "logic"
5_gram_verilog_file_1095.v:4:403-411: syntax error at token "endmodule"

5_gram_verilog_file_1095.v: 5_gram_verilog_file_1095.v:2:164-168: syntax error at token "logic"
5_gram_verilog_file_1095.v:2:250: syntax error at token "("
5_gram_verilog_file_1095.v:2:299-307: syntax error at token "endmodule"

5_gram_verilog_file_1108.v: 5_gram_verilog_file_1108.v:2:87-91: syntax error at token "logic"
5_gram_verilog_file_1108.v:2:383-388: syntax error at token "always"
5_gram_verilog_file_1108.v:2:475-477: syntax error at token "end"
5_gram_verilog_file_1108.v:2:497-502: syntax error at token "assign"
5_gram_verilog_file_1108.v:2:537-542: syntax error at token "assign"
5_gram_verilog_file_1108.v:2:583: syntax error at token "("
5_gram_verilog_file_1108.v:2:710-718: syntax error at token "endmodule"

5_gram_verilog_file_1108.v: 5_gram_verilog_file_1108.v:2:511-515: syntax error at token "logic"
5_gram_verilog_file_1108.v:2:565-570: syntax error at token "always"
5_gram_verilog_file_1108.v:2:640: syntax error at token "("
5_gram_verilog_file_1108.v:2:692-700: syntax error at token "endmodule"

5_gram_verilog_file_1108.v: 5_gram_verilog_file_1108.v:2:37-41: syntax error at token "logic"
5_gram_verilog_file_1108.v:2:589-597: syntax error at token "endmodule"

5_gram_verilog_file_1111.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_14" at 36:28-33:; problematic formatter output is
// Seed: 2518025321
`timescale 1ps / 1ps
localparam id_1 = 1;
`define pp_4 0
`default_nettype id_1
`define pp_5 0
localparam id_3 = `pp_5 % 1;
`default_nettype id_0
`define pp_6 0
module module_0 (
    output id_0,
    inout logic id_1,
    input id_2,
    output logic id_3
);
  type_0 id_4 (
      .id_0(1'h0),
      .id_1(1),
      .id_2(),
      .id_3(1),
      .id_4(id_2)
  );
endmodule
`define pp_7 0
`define pp_8 0
`define pp_9 0
`define pp_10 0
`define pp_11 0
`define pp_12 0
`define pp_13 0
`define pp_14 0
`define pp_15 0
`define pp_16 0
`timescale 1ps / 1ps
`define pp_17 0
`resetall `default_nettype `pp_14
module module_1;
  reg id_4 = 1;
  always @(id_4 or posedge 1) begin
    SystemTFIdentifier;
    if (id_1 == 1) id_1 <= 1;
    else begin
      id_4 = 1;
      id_3 <= id_4;
    end
  end
  assign id_4 = (1'h0);
  reg id_5;
  assign id_3 = id_2;
  logic id_6 = 1 - 1;
  initial SystemTFIdentifier(1);
  type_0 id_7 (
      .id_0('b0),
      .id_1(1),
      .id_2(id_1)
  );
  assign id_5 = id_5;
  assign id_5 = id_1;
  logic id_8 = id_6;
  logic id_9;
  time  id_10;
endmodule
<<EOF>>
5_gram_verilog_file_1111.v: 5_gram_verilog_file_1111.v:2:729-733: syntax error at token "logic"
5_gram_verilog_file_1111.v:2:844-852: syntax error at token "endmodule"

5_gram_verilog_file_1120.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_4" at 3:18-22:; problematic formatter output is
// Seed: 2432428790
`define pp_4 0
`default_nettype `pp_4
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  logic id_4, id_5;
  logic id_6;
  logic id_7;
endmodule : id_8
`default_nettype id_1
<<EOF>>
5_gram_verilog_file_1133.v: 5_gram_verilog_file_1133.v:2:60-64: syntax error at token "logic"
5_gram_verilog_file_1133.v:2:717-724: syntax error at token "defparam"
5_gram_verilog_file_1133.v:2:756-764: syntax error at token "endmodule"

5_gram_verilog_file_1145.v: 5_gram_verilog_file_1145.v:2:167-171: syntax error at token "logic"
5_gram_verilog_file_1145.v:2:195-200: syntax error at token "assign"
5_gram_verilog_file_1145.v:2:221-229: syntax error at token "endmodule"

5_gram_verilog_file_1150.v: 5_gram_verilog_file_1150.v:2:108-112: syntax error at token "logic"
5_gram_verilog_file_1150.v:2:441-446: syntax error at token "assign"
5_gram_verilog_file_1150.v:2:468-473: syntax error at token "assign"
5_gram_verilog_file_1150.v:2:568-576: syntax error at token "endmodule"

5_gram_verilog_file_1153.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_4" at 10:18-22:; problematic formatter output is
// Seed: 2019358402
`define pp_0 0
`define pp_1 0
`define pp_2 0
`define pp_3 0
`define pp_4 0
`resetall
`define pp_5 0
`define pp_6 0
`default_nettype `pp_4
parameter `pp_3 = 1;
`define pp_7 0
`define pp_8 0
`define pp_9 0
`define pp_10 0
`define pp_11 0
`define pp_12 0
localparam `pp_4 = 1;
`timescale 1ps / 1ps `timescale 1ps / 1ps
<<EOF>>
5_gram_verilog_file_1154.v: 5_gram_verilog_file_1154.v:2:77-81: syntax error at token "logic"
5_gram_verilog_file_1154.v:2:169-177: syntax error at token "endmodule"

5_gram_verilog_file_1165.v: 5_gram_verilog_file_1165.v:2:467-471: syntax error at token "logic"
5_gram_verilog_file_1165.v:2:487-492: syntax error at token "assign"
5_gram_verilog_file_1165.v:2:544-552: syntax error at token "endmodule"

5_gram_verilog_file_1171.v: 5_gram_verilog_file_1171.v:2:632-636: syntax error at token "logic"
5_gram_verilog_file_1171.v:2:677-682: syntax error at token "assign"
5_gram_verilog_file_1171.v:2:700-707: syntax error at token "defparam"
5_gram_verilog_file_1171.v:2:739-747: syntax error at token "endmodule"

5_gram_verilog_file_1172.v: 5_gram_verilog_file_1172.v:3:358-362: syntax error at token "logic"
5_gram_verilog_file_1172.v:3:572-580: syntax error at token "endmodule"

5_gram_verilog_file_1199.v: 5_gram_verilog_file_1199.v:2:189-193: syntax error at token "logic"
5_gram_verilog_file_1199.v:2:208-213: syntax error at token "assign"
5_gram_verilog_file_1199.v:2:256: syntax error at token "("
5_gram_verilog_file_1199.v:2:345-353: syntax error at token "endmodule"

5_gram_verilog_file_1211.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 3445006202
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
5_gram_verilog_file_1215.v: 5_gram_verilog_file_1215.v:2:107-111: syntax error at token "logic"
5_gram_verilog_file_1215.v:2:206: syntax error at token "("
5_gram_verilog_file_1215.v:2:261-266: syntax error at token "assign"
5_gram_verilog_file_1215.v:2:284-292: syntax error at token "endmodule"

5_gram_verilog_file_1220.v: 5_gram_verilog_file_1220.v:2:1189-1193: syntax error at token "logic"
5_gram_verilog_file_1220.v:2:1208-1213: syntax error at token "assign"
5_gram_verilog_file_1220.v:2:1245-1253: syntax error at token "endmodule"

5_gram_verilog_file_1228.v: 5_gram_verilog_file_1228.v:3:183-187: syntax error at token "logic"
5_gram_verilog_file_1228.v:3:226-231: syntax error at token "assign"
5_gram_verilog_file_1228.v:3:265-272: syntax error at token "defparam"
5_gram_verilog_file_1228.v:3:313-321: syntax error at token "endmodule"

5_gram_verilog_file_1274.v: 5_gram_verilog_file_1274.v:2:335-339: syntax error at token "logic"
5_gram_verilog_file_1274.v:2:355-360: syntax error at token "assign"
5_gram_verilog_file_1274.v:2:395-403: syntax error at token "endmodule"

5_gram_verilog_file_1281.v: 5_gram_verilog_file_1281.v:2:180-184: syntax error at token "logic"
5_gram_verilog_file_1281.v:2:361-369: syntax error at token "endmodule"

5_gram_verilog_file_1314.v: 5_gram_verilog_file_1314.v:3:118-122: syntax error at token "logic"
5_gram_verilog_file_1314.v:3:153-158: syntax error at token "assign"
5_gram_verilog_file_1314.v:3:188-196: syntax error at token "endmodule"

5_gram_verilog_file_1346.v: 5_gram_verilog_file_1346.v:2:80-84: syntax error at token "logic"
5_gram_verilog_file_1346.v:2:112: syntax error at token "("
5_gram_verilog_file_1346.v:2:133-140: syntax error at token "generate"
5_gram_verilog_file_1346.v:2:169-179: syntax error at token "endgenerate"

5_gram_verilog_file_1350.v: 5_gram_verilog_file_1350.v:2:192-196: syntax error at token "logic"
5_gram_verilog_file_1350.v:2:276: syntax error at token "("
5_gram_verilog_file_1350.v:2:304: syntax error at token "("
5_gram_verilog_file_1350.v:2:356-364: syntax error at token "endmodule"

5_gram_verilog_file_1351.v: 5_gram_verilog_file_1351.v:2:688-692: syntax error at token "logic"
5_gram_verilog_file_1351.v:2:780-788: syntax error at token "endmodule"

5_gram_verilog_file_1351.v: 5_gram_verilog_file_1351.v:3:81-85: syntax error at token "logic"
5_gram_verilog_file_1351.v:3:349-357: syntax error at token "endmodule"

5_gram_verilog_file_1359.v: 5_gram_verilog_file_1359.v:2:146-150: syntax error at token "logic"
5_gram_verilog_file_1359.v:2:252: syntax error at token "("
5_gram_verilog_file_1359.v:2:285-293: syntax error at token "endmodule"

5_gram_verilog_file_1360.v: 5_gram_verilog_file_1360.v:3:196-200: syntax error at token "logic"
5_gram_verilog_file_1360.v:3:410: syntax error at token "("
5_gram_verilog_file_1360.v:3:499: syntax error at token "("
5_gram_verilog_file_1360.v:3:551-556: syntax error at token "assign"
5_gram_verilog_file_1360.v:3:575-583: syntax error at token "endmodule"

5_gram_verilog_file_1387.v: 5_gram_verilog_file_1387.v:2:295-299: syntax error at token "logic"
5_gram_verilog_file_1387.v:2:416-424: syntax error at token "endmodule"

5_gram_verilog_file_1398.v: 5_gram_verilog_file_1398.v:2:199-203: syntax error at token "logic"
5_gram_verilog_file_1398.v:2:467-475: syntax error at token "endmodule"

5_gram_verilog_file_1420.v: 5_gram_verilog_file_1420.v:2:598-602: syntax error at token "logic"
5_gram_verilog_file_1420.v:2:745-750: syntax error at token "assign"
5_gram_verilog_file_1420.v:2:787-795: syntax error at token "endmodule"

5_gram_verilog_file_1437.v: 5_gram_verilog_file_1437.v:2:236-240: syntax error at token "logic"
5_gram_verilog_file_1437.v:2:256-264: syntax error at token "endmodule"

5_gram_verilog_file_1438.v: 5_gram_verilog_file_1438.v:3:436-440: syntax error at token "logic"
5_gram_verilog_file_1438.v:3:507-515: syntax error at token "endmodule"

5_gram_verilog_file_1441.v: 5_gram_verilog_file_1441.v:3:116-120: syntax error at token "logic"
5_gram_verilog_file_1441.v:3:272-279: syntax error at token "generate"
5_gram_verilog_file_1441.v:3:300-305: syntax error at token "assign"
5_gram_verilog_file_1441.v:3:329-339: syntax error at token "endgenerate"
5_gram_verilog_file_1441.v:3:373-381: syntax error at token "endmodule"

5_gram_verilog_file_1451.v: 5_gram_verilog_file_1451.v:3:1204-1208: syntax error at token "logic"
5_gram_verilog_file_1451.v:3:1423-1431: syntax error at token "endmodule"

5_gram_verilog_file_1451.v: 5_gram_verilog_file_1451.v:2:145-149: syntax error at token "logic"
5_gram_verilog_file_1451.v:2:229-237: syntax error at token "endmodule"

5_gram_verilog_file_1452.v: 5_gram_verilog_file_1452.v:2:36-40: syntax error at token "logic"
5_gram_verilog_file_1452.v:2:80-88: syntax error at token "endmodule"

5_gram_verilog_file_1452.v: 5_gram_verilog_file_1452.v:2:60-64: syntax error at token "logic"
5_gram_verilog_file_1452.v:2:177-185: syntax error at token "endmodule"

5_gram_verilog_file_1459.v: 5_gram_verilog_file_1459.v:2:685-689: syntax error at token "logic"
5_gram_verilog_file_1459.v:2:795-803: syntax error at token "endmodule"

5_gram_verilog_file_1469.v: 5_gram_verilog_file_1469.v:3:208-212: syntax error at token "logic"
5_gram_verilog_file_1469.v:3:290-295: syntax error at token "assign"
5_gram_verilog_file_1469.v:3:446-454: syntax error at token "endmodule"

5_gram_verilog_file_1477.v: 5_gram_verilog_file_1477.v:3:144-148: syntax error at token "logic"
5_gram_verilog_file_1477.v:3:291: syntax error at token "("
5_gram_verilog_file_1477.v:3:403-411: syntax error at token "endmodule"

5_gram_verilog_file_1481.v: 5_gram_verilog_file_1481.v:2:36-40: syntax error at token "logic"
5_gram_verilog_file_1481.v:2:111-119: syntax error at token "endmodule"

5_gram_verilog_file_1483.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_3" at 12:62-66:; problematic formatter output is
// Seed: 3970659032
`define pp_0 0
`define pp_1 0
`define pp_2 0
`define pp_3 0
`default_nettype wire
`define pp_4 0
`define pp_5 0
`define pp_6 0
`define pp_7 0
`define pp_8 0
`timescale 1 ps / 1 ps `timescale 1ps / 1ps `default_nettype `pp_3
<<EOF>>
5_gram_verilog_file_1495.v: 5_gram_verilog_file_1495.v:2:171-175: syntax error at token "logic"
5_gram_verilog_file_1495.v:2:190-198: syntax error at token "endmodule"

5_gram_verilog_file_1509.v: 5_gram_verilog_file_1509.v:2:52-56: syntax error at token "logic"

5_gram_verilog_file_1513.v: 5_gram_verilog_file_1513.v:2:103-107: syntax error at token "logic"
5_gram_verilog_file_1513.v:2:335-340: syntax error at token "assign"
5_gram_verilog_file_1513.v:2:358-366: syntax error at token "endmodule"

5_gram_verilog_file_1553.v: 5_gram_verilog_file_1553.v:24:109-113: syntax error at token "logic"
5_gram_verilog_file_1553.v:24:631-639: syntax error at token "endmodule"

5_gram_verilog_file_1556.v: 5_gram_verilog_file_1556.v:2:157-161: syntax error at token "logic"
5_gram_verilog_file_1556.v:2:357-365: syntax error at token "endmodule"
5_gram_verilog_file_1556.v:2:637: syntax error at token ";"
5_gram_verilog_file_1556.v:2:640-648: syntax error at token "endmodule"

5_gram_verilog_file_1557.v: 5_gram_verilog_file_1557.v:2:185-191: syntax error at token "supply0"
5_gram_verilog_file_1557.v:2:653-658: syntax error at token "always"
5_gram_verilog_file_1557.v:2:808-809: syntax error at token "<="
5_gram_verilog_file_1557.v:2:828-829: syntax error at token "<="
5_gram_verilog_file_1557.v:2:879: syntax error at token "#"
5_gram_verilog_file_1557.v:2:931: syntax error at token "("
5_gram_verilog_file_1557.v:2:955-956: syntax error at token "<="
5_gram_verilog_file_1557.v:2:971-973: syntax error at token "end"
5_gram_verilog_file_1557.v:2:993-1000: syntax error at token "defparam"
5_gram_verilog_file_1557.v:2:1039: syntax error at token "("
5_gram_verilog_file_1557.v:2:1078-1083: syntax error at token "assign"
5_gram_verilog_file_1557.v:2:1113-1118: syntax error at token "assign"
5_gram_verilog_file_1557.v:2:1137-1145: syntax error at token "endmodule"

5_gram_verilog_file_1563.v: 5_gram_verilog_file_1563.v:2:663-667: syntax error at token "logic"
5_gram_verilog_file_1563.v:2:700-705: syntax error at token "assign"
5_gram_verilog_file_1563.v:2:724-732: syntax error at token "endmodule"

5_gram_verilog_file_1564.v: 5_gram_verilog_file_1564.v:2:146-150: syntax error at token "logic"
5_gram_verilog_file_1564.v:2:228-233: syntax error at token "assign"
5_gram_verilog_file_1564.v:2:260-268: syntax error at token "endmodule"

5_gram_verilog_file_1570.v: 5_gram_verilog_file_1570.v:2:86-90: syntax error at token "logic"
5_gram_verilog_file_1570.v:2:356-361: syntax error at token "assign"
5_gram_verilog_file_1570.v:2:449-457: syntax error at token "endmodule"

5_gram_verilog_file_1571.v: 5_gram_verilog_file_1571.v:2:328-332: syntax error at token "logic"
5_gram_verilog_file_1571.v:2:600-608: syntax error at token "endmodule"

5_gram_verilog_file_1573.v: 5_gram_verilog_file_1573.v:2:53-57: syntax error at token "logic"
5_gram_verilog_file_1573.v:2:228-233: syntax error at token "assign"
5_gram_verilog_file_1573.v:2:268-273: syntax error at token "assign"
5_gram_verilog_file_1573.v:2:313-321: syntax error at token "endmodule"

5_gram_verilog_file_1582.v: 5_gram_verilog_file_1582.v:2:77-81: syntax error at token "logic"
5_gram_verilog_file_1582.v:2:330-335: syntax error at token "assign"
5_gram_verilog_file_1582.v:2:405-413: syntax error at token "endmodule"

5_gram_verilog_file_1583.v: 5_gram_verilog_file_1583.v:2:103-107: syntax error at token "logic"
5_gram_verilog_file_1583.v:2:408-416: syntax error at token "endmodule"

5_gram_verilog_file_1605.v: 5_gram_verilog_file_1605.v:2:52-56: syntax error at token "logic"
5_gram_verilog_file_1605.v:2:393-400: syntax error at token "defparam"
5_gram_verilog_file_1605.v:2:429-437: syntax error at token "endmodule"

5_gram_verilog_file_1632.v: 5_gram_verilog_file_1632.v:4:61-65: syntax error at token "logic"
5_gram_verilog_file_1632.v:4:153-161: syntax error at token "endmodule"

5_gram_verilog_file_1647.v: 5_gram_verilog_file_1647.v:2:133-137: syntax error at token "logic"
5_gram_verilog_file_1647.v:2:208-216: syntax error at token "endmodule"

5_gram_verilog_file_1657.v: 5_gram_verilog_file_1657.v:2:339-343: syntax error at token "logic"
5_gram_verilog_file_1657.v:2:359-364: syntax error at token "always"
5_gram_verilog_file_1657.v:2:395-403: syntax error at token "endmodule"

5_gram_verilog_file_1668.v: 5_gram_verilog_file_1668.v:3:272-276: syntax error at token "logic"
5_gram_verilog_file_1668.v:3:326-334: syntax error at token "endmodule"
5_gram_verilog_file_1668.v:4:73: syntax error at token "("
5_gram_verilog_file_1668.v:4:122-127: syntax error at token "always"
5_gram_verilog_file_1668.v:4:170: syntax error at token "("
5_gram_verilog_file_1668.v:4:407-412: syntax error at token "assign"
5_gram_verilog_file_1668.v:4:460-468: syntax error at token "endmodule"

5_gram_verilog_file_1673.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 4:18-22:; problematic formatter output is
// Seed: 2235053565
`default_nettype wire
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
5_gram_verilog_file_1673.v: 5_gram_verilog_file_1673.v:2:146-150: syntax error at token "logic"
5_gram_verilog_file_1673.v:2:548-555: syntax error at token "generate"
5_gram_verilog_file_1673.v:2:780-788: syntax error at token "endmodule"

5_gram_verilog_file_1683.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_2" at 7:49-53:; problematic formatter output is
// Seed: 953378902
`define pp_0 0
`define pp_1 0
`default_nettype wire
`define pp_2 0
`define pp_3 0
`timescale 1ps / 1ps `resetall `default_nettype `pp_2
<<EOF>>
5_gram_verilog_file_1691.v: 5_gram_verilog_file_1691.v:3:224-228: syntax error at token "logic"
5_gram_verilog_file_1691.v:3:250: syntax error at token "("
5_gram_verilog_file_1691.v:3:355-360: syntax error at token "assign"
5_gram_verilog_file_1691.v:3:399-404: syntax error at token "assign"
5_gram_verilog_file_1691.v:3:440-448: syntax error at token "endmodule"

5_gram_verilog_file_1695.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_3" at 10:63-67:; problematic formatter output is
// Seed: 1323966147
`timescale 1ps / 1ps
`define pp_0 0
`define pp_1 0
`define pp_2 0
`resetall
`define pp_3 0
`define pp_4 0
`define pp_5 0
`default_nettype wire `timescale 1 ps / 1 ps `default_nettype `pp_3
<<EOF>>
5_gram_verilog_file_1695.v: 5_gram_verilog_file_1695.v:2:61-65: syntax error at token "logic"
5_gram_verilog_file_1695.v:2:366-374: syntax error at token "endmodule"

5_gram_verilog_file_1696.v: 5_gram_verilog_file_1696.v:2:164-168: syntax error at token "logic"
5_gram_verilog_file_1696.v:2:240-248: syntax error at token "endmodule"

5_gram_verilog_file_1696.v: 5_gram_verilog_file_1696.v:2:100-104: syntax error at token "logic"
5_gram_verilog_file_1696.v:2:246-251: syntax error at token "assign"
5_gram_verilog_file_1696.v:2:289-297: syntax error at token "endmodule"

5_gram_verilog_file_1698.v: 5_gram_verilog_file_1698.v:2:289-293: syntax error at token "logic"
5_gram_verilog_file_1698.v:2:309-314: syntax error at token "always"
5_gram_verilog_file_1698.v:2:366-374: syntax error at token "endmodule"

5_gram_verilog_file_1703.v: 5_gram_verilog_file_1703.v:2:69-73: syntax error at token "logic"
5_gram_verilog_file_1703.v:2:263-268: syntax error at token "assign"
5_gram_verilog_file_1703.v:2:307-315: syntax error at token "endmodule"

5_gram_verilog_file_1723.v: 5_gram_verilog_file_1723.v:3:421-425: syntax error at token "logic"
5_gram_verilog_file_1723.v:3:657-662: syntax error at token "assign"
5_gram_verilog_file_1723.v:3:684-692: syntax error at token "endmodule"

5_gram_verilog_file_1726.v: 5_gram_verilog_file_1726.v:2:153-157: syntax error at token "logic"
5_gram_verilog_file_1726.v:2:364-369: syntax error at token "assign"
5_gram_verilog_file_1726.v:2:412-417: syntax error at token "assign"
5_gram_verilog_file_1726.v:2:456-461: syntax error at token "assign"
5_gram_verilog_file_1726.v:2:482-487: syntax error at token "assign"
5_gram_verilog_file_1726.v:2:523-528: syntax error at token "always"
5_gram_verilog_file_1726.v:2:615-617: syntax error at token "end"
5_gram_verilog_file_1726.v:2:654-659: syntax error at token "assign"
5_gram_verilog_file_1726.v:2:694-702: syntax error at token "endmodule"

5_gram_verilog_file_1731.v: 5_gram_verilog_file_1731.v:2:144-150: syntax error at token "supply1"
5_gram_verilog_file_1731.v:2:325: syntax error at token "("
5_gram_verilog_file_1731.v:2:355-360: syntax error at token "assign"
5_gram_verilog_file_1731.v:2:455: syntax error at token "("
5_gram_verilog_file_1731.v:2:518-523: syntax error at token "always"
5_gram_verilog_file_1731.v:2:562-564: syntax error at token "end"

5_gram_verilog_file_1742.v: 5_gram_verilog_file_1742.v:3:124-128: syntax error at token "logic"
5_gram_verilog_file_1742.v:3:191-199: syntax error at token "endmodule"

5_gram_verilog_file_1742.v: 5_gram_verilog_file_1742.v:2:80-83: syntax error at token "wand"
5_gram_verilog_file_1742.v:2:127: syntax error at token "("
5_gram_verilog_file_1742.v:2:237-242: syntax error at token "assign"
5_gram_verilog_file_1742.v:2:279-287: syntax error at token "endmodule"

5_gram_verilog_file_1750.v: 5_gram_verilog_file_1750.v:2:53-57: syntax error at token "logic"
5_gram_verilog_file_1750.v:2:330-335: syntax error at token "assign"
5_gram_verilog_file_1750.v:2:356-361: syntax error at token "assign"
5_gram_verilog_file_1750.v:2:410-418: syntax error at token "endmodule"

5_gram_verilog_file_1775.v: 5_gram_verilog_file_1775.v:2:196-199: syntax error at token "wand"
5_gram_verilog_file_1775.v:2:255-260: syntax error at token "assign"
5_gram_verilog_file_1775.v:2:295-300: syntax error at token "assign"
5_gram_verilog_file_1775.v:2:328-333: syntax error at token "assign"
5_gram_verilog_file_1775.v:2:380-385: syntax error at token "assign"
5_gram_verilog_file_1775.v:2:421-426: syntax error at token "assign"
5_gram_verilog_file_1775.v:2:463: syntax error at token "("
5_gram_verilog_file_1775.v:2:497-504: syntax error at token "generate"
5_gram_verilog_file_1775.v:2:565-570: syntax error at token "assign"
5_gram_verilog_file_1775.v:2:593-600: syntax error at token "defparam"
5_gram_verilog_file_1775.v:2:633-635: syntax error at token "end"
5_gram_verilog_file_1775.v:2:668-676: syntax error at token "endmodule"

5_gram_verilog_file_1781.v: 5_gram_verilog_file_1781.v:2:418-422: syntax error at token "logic"
5_gram_verilog_file_1781.v:2:799: syntax error at token "("
5_gram_verilog_file_1781.v:2:823-831: syntax error at token "endmodule"

5_gram_verilog_file_1802.v: 5_gram_verilog_file_1802.v:2:329-333: syntax error at token "logic"
5_gram_verilog_file_1802.v:2:872: syntax error at token "("
5_gram_verilog_file_1802.v:2:914-919: syntax error at token "assign"
5_gram_verilog_file_1802.v:2:1007-1015: syntax error at token "endmodule"

5_gram_verilog_file_1806.v: 5_gram_verilog_file_1806.v:2:112-116: syntax error at token "logic"
5_gram_verilog_file_1806.v:2:665-670: syntax error at token "assign"
5_gram_verilog_file_1806.v:2:724-728: syntax error at token "rtran"
5_gram_verilog_file_1806.v:2:753-761: syntax error at token "endmodule"

5_gram_verilog_file_1815.v: 5_gram_verilog_file_1815.v:4:91-94: syntax error at token "real"
5_gram_verilog_file_1815.v:4:157-162: syntax error at token "assign"
5_gram_verilog_file_1815.v:4:215-223: syntax error at token "endmodule"

5_gram_verilog_file_1821.v: 5_gram_verilog_file_1821.v:2:36-40: syntax error at token "logic"
5_gram_verilog_file_1821.v:2:110-118: syntax error at token "endmodule"

5_gram_verilog_file_1825.v: 5_gram_verilog_file_1825.v:3:187-191: syntax error at token "logic"
5_gram_verilog_file_1825.v:3:239-247: syntax error at token "endmodule"

5_gram_verilog_file_1826.v: 5_gram_verilog_file_1826.v:2:219-223: syntax error at token "logic"
5_gram_verilog_file_1826.v:2:254-262: syntax error at token "endmodule"

5_gram_verilog_file_1864.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_4" at 8:18-22:; problematic formatter output is
// Seed: 12257554
`define pp_0 0
`define pp_1 0
`define pp_2 0
localparam `pp_1 = 1 - `pp_0;
`define pp_3 0
`define pp_4 0
`default_nettype `pp_4
`define pp_5 0
`define pp_6 0
`define pp_7 0
`define pp_8 0
`define pp_9 0
`timescale 1ps / 1ps
module module_0 ();
  assign id_0 = id_0;
  initial begin
    id_1 = id_1;
  end
  assign id_2 = id_0;
endmodule
<<EOF>>
5_gram_verilog_file_1878.v: 5_gram_verilog_file_1878.v:2:143-147: syntax error at token "logic"
5_gram_verilog_file_1878.v:2:442-447: syntax error at token "assign"
5_gram_verilog_file_1878.v:2:480-485: syntax error at token "assign"
5_gram_verilog_file_1878.v:2:518: syntax error at token "("
5_gram_verilog_file_1878.v:2:715-720: syntax error at token "always"
5_gram_verilog_file_1878.v:2:769-770: syntax error at token "if"
5_gram_verilog_file_1878.v:2:837-844: syntax error at token "deassign"
5_gram_verilog_file_1878.v:2:856-858: syntax error at token "end"

5_gram_verilog_file_1879.v: 5_gram_verilog_file_1879.v:4:59-63: syntax error at token "logic"
5_gram_verilog_file_1879.v:4:121-129: syntax error at token "endmodule"

5_gram_verilog_file_1881.v: 5_gram_verilog_file_1881.v:2:171-175: syntax error at token "logic"
5_gram_verilog_file_1881.v:2:292: syntax error at token "("
5_gram_verilog_file_1881.v:2:323: syntax error at token "("
5_gram_verilog_file_1881.v:2:492-500: syntax error at token "endmodule"

5_gram_verilog_file_1881.v: 5_gram_verilog_file_1881.v:2:83-87: syntax error at token "logic"
5_gram_verilog_file_1881.v:2:203-208: syntax error at token "assign"
5_gram_verilog_file_1881.v:2:226-231: syntax error at token "always"
5_gram_verilog_file_1881.v:2:279-287: syntax error at token "endmodule"

5_gram_verilog_file_1888.v: 5_gram_verilog_file_1888.v:2:288-292: syntax error at token "logic"
5_gram_verilog_file_1888.v:2:611-616: syntax error at token "assign"
5_gram_verilog_file_1888.v:2:652-657: syntax error at token "assign"
5_gram_verilog_file_1888.v:2:690: syntax error at token "("
5_gram_verilog_file_1888.v:2:708-716: syntax error at token "endmodule"

5_gram_verilog_file_1912.v: 5_gram_verilog_file_1912.v:2:37-41: syntax error at token "logic"
5_gram_verilog_file_1912.v:2:284-292: syntax error at token "endmodule"

5_gram_verilog_file_1928.v: 5_gram_verilog_file_1928.v:3:142-146: syntax error at token "logic"
5_gram_verilog_file_1928.v:3:259-267: syntax error at token "endmodule"

5_gram_verilog_file_1935.v: 5_gram_verilog_file_1935.v:2:37-41: syntax error at token "logic"
5_gram_verilog_file_1935.v:2:102-107: syntax error at token "assign"
5_gram_verilog_file_1935.v:2:128-133: syntax error at token "assign"
5_gram_verilog_file_1935.v:2:172-180: syntax error at token "endmodule"

5_gram_verilog_file_1939.v: 5_gram_verilog_file_1939.v:2:445-449: syntax error at token "logic"
5_gram_verilog_file_1939.v:2:520-525: syntax error at token "assign"
5_gram_verilog_file_1939.v:2:562-570: syntax error at token "endmodule"

5_gram_verilog_file_1941.v: 5_gram_verilog_file_1941.v:2:61-65: syntax error at token "logic"
5_gram_verilog_file_1941.v:2:129-136: syntax error at token "defparam"
5_gram_verilog_file_1941.v:2:182-190: syntax error at token "endmodule"

5_gram_verilog_file_1943.v: 5_gram_verilog_file_1943.v:5:154-158: syntax error at token "logic"
5_gram_verilog_file_1943.v:5:359-367: syntax error at token "endmodule"

5_gram_verilog_file_1948.v: 5_gram_verilog_file_1948.v:2:147-151: syntax error at token "logic"
5_gram_verilog_file_1948.v:2:216-221: syntax error at token "assign"
5_gram_verilog_file_1948.v:2:251-259: syntax error at token "endmodule"

5_gram_verilog_file_1949.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_1" at 4:39-43:; problematic formatter output is
// Seed: 3261182216
`define pp_0 0
`define pp_1 0
`timescale 1ps / 1ps `default_nettype `pp_1
<<EOF>>
5_gram_verilog_file_1951.v: 5_gram_verilog_file_1951.v:2:439-443: syntax error at token "logic"
5_gram_verilog_file_1951.v:2:599-604: syntax error at token "assign"
5_gram_verilog_file_1951.v:2:622-630: syntax error at token "endmodule"

5_gram_verilog_file_1951.v: 5_gram_verilog_file_1951.v:2:184-188: syntax error at token "logic"
5_gram_verilog_file_1951.v:2:585-593: syntax error at token "endmodule"

5_gram_verilog_file_1953.v: 5_gram_verilog_file_1953.v:2:73-77: syntax error at token "logic"
5_gram_verilog_file_1953.v:2:228-233: syntax error at token "assign"
5_gram_verilog_file_1953.v:2:264: syntax error at token "("
5_gram_verilog_file_1953.v:2:359-364: syntax error at token "assign"
5_gram_verilog_file_1953.v:2:427-435: syntax error at token "endmodule"

5_gram_verilog_file_1956.v: 5_gram_verilog_file_1956.v:2:282-286: syntax error at token "logic"
5_gram_verilog_file_1956.v:2:325-333: syntax error at token "endmodule"

5_gram_verilog_file_1966.v: 5_gram_verilog_file_1966.v:2:51-53: syntax error at token "reg"
5_gram_verilog_file_1966.v:2:157-162: syntax error at token "always"
5_gram_verilog_file_1966.v:2:212-213: syntax error at token "if"
5_gram_verilog_file_1966.v:2:279-282: syntax error at token "else"
5_gram_verilog_file_1966.v:2:304-306: syntax error at token "end"
5_gram_verilog_file_1966.v:2:342-344: syntax error at token "end"

5_gram_verilog_file_1966.v: 5_gram_verilog_file_1966.v:2:201-205: syntax error at token "logic"
5_gram_verilog_file_1966.v:2:440-445: syntax error at token "assign"
5_gram_verilog_file_1966.v:2:469-477: syntax error at token "endmodule"

5_gram_verilog_file_1968.v: 5_gram_verilog_file_1968.v:2:141-145: syntax error at token "logic"
5_gram_verilog_file_1968.v:2:213: syntax error at token "("
5_gram_verilog_file_1968.v:2:293-301: syntax error at token "endmodule"

5_gram_verilog_file_2014.v: 5_gram_verilog_file_2014.v:2:176-180: syntax error at token "logic"
5_gram_verilog_file_2014.v:2:202: syntax error at token "("
5_gram_verilog_file_2014.v:2:353-358: syntax error at token "assign"
5_gram_verilog_file_2014.v:2:388-396: syntax error at token "endmodule"

5_gram_verilog_file_2041.v: 5_gram_verilog_file_2041.v:2:60-64: syntax error at token "logic"
5_gram_verilog_file_2041.v:2:120-128: syntax error at token "endmodule"

5_gram_verilog_file_2055.v: 5_gram_verilog_file_2055.v:4:209-213: syntax error at token "logic"
5_gram_verilog_file_2055.v:4:354-362: syntax error at token "endmodule"
5_gram_verilog_file_2055.v:21:197-202: syntax error at token "assign"
5_gram_verilog_file_2055.v:21:235-243: syntax error at token "endmodule"

5_gram_verilog_file_2060.v: 5_gram_verilog_file_2060.v:2:110-114: syntax error at token "logic"
5_gram_verilog_file_2060.v:2:750-756: syntax error at token "specify"
5_gram_verilog_file_2060.v:2:819-828: syntax error at token "endspecify"

5_gram_verilog_file_2067.v: 5_gram_verilog_file_2067.v:3:148-152: syntax error at token "logic"
5_gram_verilog_file_2067.v:3:288-293: syntax error at token "assign"
5_gram_verilog_file_2067.v:3:311-316: syntax error at token "assign"
5_gram_verilog_file_2067.v:3:350: syntax error at token "("
5_gram_verilog_file_2067.v:3:367-372: syntax error at token "assign"
5_gram_verilog_file_2067.v:3:444-452: syntax error at token "endmodule"

5_gram_verilog_file_2067.v: 5_gram_verilog_file_2067.v:2:196-200: syntax error at token "logic"
5_gram_verilog_file_2067.v:2:393: syntax error at token "("
5_gram_verilog_file_2067.v:2:445-450: syntax error at token "assign"
5_gram_verilog_file_2067.v:2:489-497: syntax error at token "endmodule"

5_gram_verilog_file_2073.v: 5_gram_verilog_file_2073.v:2:203-207: syntax error at token "logic"
5_gram_verilog_file_2073.v:2:262: syntax error at token "("
5_gram_verilog_file_2073.v:2:295-300: syntax error at token "assign"
5_gram_verilog_file_2073.v:2:318-326: syntax error at token "endmodule"

5_gram_verilog_file_2079.v: 5_gram_verilog_file_2079.v:2:110-113: syntax error at token "tri1"
5_gram_verilog_file_2079.v:2:128-133: syntax error at token "assign"
5_gram_verilog_file_2079.v:2:160-168: syntax error at token "endmodule"

5_gram_verilog_file_2080.v: 5_gram_verilog_file_2080.v:3:547-551: syntax error at token "logic"
5_gram_verilog_file_2080.v:3:990-995: syntax error at token "assign"
5_gram_verilog_file_2080.v:3:1017-1025: syntax error at token "endmodule"

5_gram_verilog_file_2107.v: 5_gram_verilog_file_2107.v:2:286-290: syntax error at token "logic"
5_gram_verilog_file_2107.v:2:323-331: syntax error at token "endmodule"

5_gram_verilog_file_2117.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 1841035202
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
5_gram_verilog_file_2130.v: 5_gram_verilog_file_2130.v:2:77-81: syntax error at token "logic"
5_gram_verilog_file_2130.v:2:250-255: syntax error at token "assign"
5_gram_verilog_file_2130.v:2:276-281: syntax error at token "assign"
5_gram_verilog_file_2130.v:2:336-343: syntax error at token "generate"
5_gram_verilog_file_2130.v:2:449-459: syntax error at token "endgenerate"

5_gram_verilog_file_2135.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:63-67:; problematic formatter output is
// Seed: 2294027706
`define pp_0 0
`default_nettype wire `timescale 1 ps / 1 ps `default_nettype `pp_0
<<EOF>>
5_gram_verilog_file_2135.v: 5_gram_verilog_file_2135.v:2:37-41: syntax error at token "logic"
5_gram_verilog_file_2135.v:2:334-342: syntax error at token "endmodule"

5_gram_verilog_file_2156.v: 5_gram_verilog_file_2156.v:2:292-296: syntax error at token "logic"
5_gram_verilog_file_2156.v:2:312-317: syntax error at token "assign"
5_gram_verilog_file_2156.v:2:355-363: syntax error at token "endmodule"

5_gram_verilog_file_2166.v: 5_gram_verilog_file_2166.v:2:147-151: syntax error at token "logic"
5_gram_verilog_file_2166.v:2:539-544: syntax error at token "assign"
5_gram_verilog_file_2166.v:2:576-584: syntax error at token "endmodule"

5_gram_verilog_file_2166.v: 5_gram_verilog_file_2166.v:3:138-142: syntax error at token "logic"
5_gram_verilog_file_2166.v:3:235-243: syntax error at token "endmodule"

5_gram_verilog_file_2172.v: 5_gram_verilog_file_2172.v:2:274-278: syntax error at token "logic"
5_gram_verilog_file_2172.v:2:311-319: syntax error at token "endmodule"

5_gram_verilog_file_2183.v: 5_gram_verilog_file_2183.v:2:339-343: syntax error at token "logic"
5_gram_verilog_file_2183.v:2:817-822: syntax error at token "assign"
5_gram_verilog_file_2183.v:2:840-848: syntax error at token "endmodule"

5_gram_verilog_file_2190.v: 5_gram_verilog_file_2190.v:2:114-118: syntax error at token "logic"
5_gram_verilog_file_2190.v:2:198-203: syntax error at token "assign"
5_gram_verilog_file_2190.v:2:224-232: syntax error at token "endmodule"

5_gram_verilog_file_2192.v: 5_gram_verilog_file_2192.v:3:165-169: syntax error at token "logic"
5_gram_verilog_file_2192.v:3:184-189: syntax error at token "assign"
5_gram_verilog_file_2192.v:3:217: syntax error at token "("
5_gram_verilog_file_2192.v:3:290: syntax error at token "("
5_gram_verilog_file_2192.v:3:631-639: syntax error at token "endmodule"

5_gram_verilog_file_2217.v: 5_gram_verilog_file_2217.v:2:149-153: syntax error at token "logic"
5_gram_verilog_file_2217.v:2:273-281: syntax error at token "endmodule"

5_gram_verilog_file_2221.v: 5_gram_verilog_file_2221.v:4:42-46: syntax error at token "logic"
5_gram_verilog_file_2221.v:4:122: syntax error at token "("
5_gram_verilog_file_2221.v:4:189-197: syntax error at token "endmodule"

5_gram_verilog_file_2221.v: 5_gram_verilog_file_2221.v:2:359-363: syntax error at token "logic"
5_gram_verilog_file_2221.v:2:461-469: syntax error at token "endmodule"

5_gram_verilog_file_2246.v: 5_gram_verilog_file_2246.v:2:75-77: syntax error at token "reg"
5_gram_verilog_file_2246.v:2:92-97: syntax error at token "always"
5_gram_verilog_file_2246.v:2:211-212: syntax error at token "if"
5_gram_verilog_file_2246.v:2:263-265: syntax error at token "end"

5_gram_verilog_file_2248.v: 5_gram_verilog_file_2248.v:6:69-73: syntax error at token "logic"
5_gram_verilog_file_2248.v:6:370-375: syntax error at token "assign"
5_gram_verilog_file_2248.v:6:393-401: syntax error at token "endmodule"

5_gram_verilog_file_2248.v: 5_gram_verilog_file_2248.v:2:37-41: syntax error at token "logic"
5_gram_verilog_file_2248.v:2:244: syntax error at token "("
5_gram_verilog_file_2248.v:2:313-321: syntax error at token "endmodule"

5_gram_verilog_file_2248.v: 5_gram_verilog_file_2248.v:2:180-184: syntax error at token "logic"
5_gram_verilog_file_2248.v:2:437-442: syntax error at token "always"
5_gram_verilog_file_2248.v:2:536-541: syntax error at token "assign"
5_gram_verilog_file_2248.v:2:569-577: syntax error at token "endmodule"

5_gram_verilog_file_2257.v: 5_gram_verilog_file_2257.v:2:100-104: syntax error at token "logic"
5_gram_verilog_file_2257.v:2:185-193: syntax error at token "endmodule"

5_gram_verilog_file_2264.v: 5_gram_verilog_file_2264.v:2:103-107: syntax error at token "logic"
5_gram_verilog_file_2264.v:2:145: syntax error at token "("
5_gram_verilog_file_2264.v:2:175-183: syntax error at token "endmodule"

5_gram_verilog_file_2287.v: 5_gram_verilog_file_2287.v:2:163-166: syntax error at token "tri0"
5_gram_verilog_file_2287.v:2:305-310: syntax error at token "assign"
5_gram_verilog_file_2287.v:2:372-380: syntax error at token "endmodule"

5_gram_verilog_file_2314.v: 5_gram_verilog_file_2314.v:3:36-40: syntax error at token "logic"
5_gram_verilog_file_2314.v:3:183-188: syntax error at token "assign"
5_gram_verilog_file_2314.v:3:222-230: syntax error at token "endmodule"

5_gram_verilog_file_2317.v: 5_gram_verilog_file_2317.v:2:143-147: syntax error at token "logic"
5_gram_verilog_file_2317.v:2:470-475: syntax error at token "assign"
5_gram_verilog_file_2317.v:2:497-502: syntax error at token "assign"
5_gram_verilog_file_2317.v:2:661-669: syntax error at token "endmodule"

5_gram_verilog_file_2323.v: 5_gram_verilog_file_2323.v:2:57-59: syntax error at token "reg"
5_gram_verilog_file_2323.v:2:102-107: syntax error at token "assign"
5_gram_verilog_file_2323.v:2:183-188: syntax error at token "assign"
5_gram_verilog_file_2323.v:2:213-220: syntax error at token "defparam"
5_gram_verilog_file_2323.v:2:365-373: syntax error at token "endmodule"

5_gram_verilog_file_2326.v: 5_gram_verilog_file_2326.v:2:143-147: syntax error at token "logic"
5_gram_verilog_file_2326.v:2:287-292: syntax error at token "always"
5_gram_verilog_file_2326.v:2:348-356: syntax error at token "endmodule"

5_gram_verilog_file_2331.v: 5_gram_verilog_file_2331.v:2:168-172: syntax error at token "logic"
5_gram_verilog_file_2331.v:2:654-659: syntax error at token "assign"
5_gram_verilog_file_2331.v:2:678-686: syntax error at token "endmodule"

5_gram_verilog_file_2334.v: 5_gram_verilog_file_2334.v:4:608-612: syntax error at token "logic"
5_gram_verilog_file_2334.v:4:668-673: syntax error at token "assign"
5_gram_verilog_file_2334.v:4:726-734: syntax error at token "endmodule"

5_gram_verilog_file_2344.v: 5_gram_verilog_file_2344.v:2:276-280: syntax error at token "logic"
5_gram_verilog_file_2344.v:2:408-416: syntax error at token "endmodule"

5_gram_verilog_file_2353.v: 5_gram_verilog_file_2353.v:2:50-52: syntax error at token "reg"
5_gram_verilog_file_2353.v:2:178-183: syntax error at token "assign"
5_gram_verilog_file_2353.v:2:445-450: syntax error at token "always"
5_gram_verilog_file_2353.v:2:495-497: syntax error at token "end"

5_gram_verilog_file_2361.v: 5_gram_verilog_file_2361.v:2:550-554: syntax error at token "logic"
5_gram_verilog_file_2361.v:2:595-600: syntax error at token "always"
5_gram_verilog_file_2361.v:2:657-662: syntax error at token "assign"
5_gram_verilog_file_2361.v:2:703-708: syntax error at token "assign"
5_gram_verilog_file_2361.v:2:732-737: syntax error at token "always"
5_gram_verilog_file_2361.v:2:817-822: syntax error at token "assign"
5_gram_verilog_file_2361.v:2:896-904: syntax error at token "endmodule"

5_gram_verilog_file_2379.v: 5_gram_verilog_file_2379.v:2:145-149: syntax error at token "logic"
5_gram_verilog_file_2379.v:2:245-250: syntax error at token "assign"
5_gram_verilog_file_2379.v:2:278: syntax error at token "("
5_gram_verilog_file_2379.v:2:296-304: syntax error at token "endmodule"

5_gram_verilog_file_2396.v: 5_gram_verilog_file_2396.v:2:395-399: syntax error at token "logic"
5_gram_verilog_file_2396.v:2:464-469: syntax error at token "always"
5_gram_verilog_file_2396.v:2:680: syntax error at token "("
5_gram_verilog_file_2396.v:2:709-710: syntax error at token "<="
5_gram_verilog_file_2396.v:2:739-740: syntax error at token "<="
5_gram_verilog_file_2396.v:2:749: syntax error at token "#"
5_gram_verilog_file_2396.v:2:765-766: syntax error at token "<="
5_gram_verilog_file_2396.v:2:775-777: syntax error at token "end"
5_gram_verilog_file_2396.v:2:810-812: syntax error at token "end"
5_gram_verilog_file_2396.v:2:854-855: syntax error at token "<="
5_gram_verilog_file_2396.v:2:864-866: syntax error at token "end"
5_gram_verilog_file_2396.v:2:1107-1115: syntax error at token "endmodule"

5_gram_verilog_file_2398.v: 5_gram_verilog_file_2398.v:2:53-57: syntax error at token "logic"
5_gram_verilog_file_2398.v:2:104-112: syntax error at token "endmodule"

5_gram_verilog_file_2398.v: 5_gram_verilog_file_2398.v:2:974-978: syntax error at token "logic"
5_gram_verilog_file_2398.v:2:1391-1399: syntax error at token "endmodule"

5_gram_verilog_file_2405.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:62-66:; problematic formatter output is
// Seed: 1258696495
`define pp_0 0
`default_nettype `pp_0 `timescale 1ps / 1ps `default_nettype `pp_0
<<EOF>>
5_gram_verilog_file_2405.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 3677320138
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
5_gram_verilog_file_2410.v: 5_gram_verilog_file_2410.v:3:83-87: syntax error at token "logic"
5_gram_verilog_file_2410.v:3:130-138: syntax error at token "endmodule"

5_gram_verilog_file_2419.v: 5_gram_verilog_file_2419.v:4:117-121: syntax error at token "logic"
5_gram_verilog_file_2419.v:4:152-160: syntax error at token "endmodule"

5_gram_verilog_file_2452.v: 5_gram_verilog_file_2452.v:2:214-218: syntax error at token "logic"
5_gram_verilog_file_2452.v:2:246: syntax error at token "("
5_gram_verilog_file_2452.v:2:486: syntax error at token "("
5_gram_verilog_file_2452.v:2:691-699: syntax error at token "endmodule"

5_gram_verilog_file_2472.v: 5_gram_verilog_file_2472.v:2:202-206: syntax error at token "logic"
5_gram_verilog_file_2472.v:2:407-415: syntax error at token "endmodule"

5_gram_verilog_file_2478.v: 5_gram_verilog_file_2478.v:2:154-158: syntax error at token "logic"
5_gram_verilog_file_2478.v:2:173-178: syntax error at token "always"
5_gram_verilog_file_2478.v:2:244-246: syntax error at token "end"
5_gram_verilog_file_2478.v:2:400-408: syntax error at token "endmodule"

5_gram_verilog_file_2496.v: 5_gram_verilog_file_2496.v:2:189-193: syntax error at token "logic"
5_gram_verilog_file_2496.v:2:344-349: syntax error at token "assign"
5_gram_verilog_file_2496.v:2:367-375: syntax error at token "endmodule"

5_gram_verilog_file_2503.v: 5_gram_verilog_file_2503.v:2:173-177: syntax error at token "logic"
5_gram_verilog_file_2503.v:2:224: syntax error at token "("
5_gram_verilog_file_2503.v:2:261-266: syntax error at token "assign"
5_gram_verilog_file_2503.v:2:284-292: syntax error at token "endmodule"

5_gram_verilog_file_2503.v: 5_gram_verilog_file_2503.v:2:76-80: syntax error at token "logic"
5_gram_verilog_file_2503.v:2:307-312: syntax error at token "assign"
5_gram_verilog_file_2503.v:2:333-341: syntax error at token "endmodule"

5_gram_verilog_file_2513.v: 5_gram_verilog_file_2513.v:2:251-255: syntax error at token "logic"
5_gram_verilog_file_2513.v:2:288-293: syntax error at token "assign"
5_gram_verilog_file_2513.v:2:314-319: syntax error at token "always"
5_gram_verilog_file_2513.v:2:366-368: syntax error at token "end"

5_gram_verilog_file_2517.v: 5_gram_verilog_file_2517.v:2:206-210: syntax error at token "logic"
5_gram_verilog_file_2517.v:2:291-296: syntax error at token "always"
5_gram_verilog_file_2517.v:2:354-356: syntax error at token "end"
5_gram_verilog_file_2517.v:2:426: syntax error at token "("
5_gram_verilog_file_2517.v:2:447-452: syntax error at token "assign"
5_gram_verilog_file_2517.v:2:487-495: syntax error at token "endmodule"

5_gram_verilog_file_2520.v: 5_gram_verilog_file_2520.v:2:304-308: syntax error at token "logic"
5_gram_verilog_file_2520.v:2:654-659: syntax error at token "assign"
5_gram_verilog_file_2520.v:2:678-686: syntax error at token "endmodule"

5_gram_verilog_file_2521.v: 5_gram_verilog_file_2521.v:2:295-299: syntax error at token "logic"
5_gram_verilog_file_2521.v:2:489-494: syntax error at token "always"
5_gram_verilog_file_2521.v:2:559-561: syntax error at token "end"

5_gram_verilog_file_2526.v: 5_gram_verilog_file_2526.v:2:211-215: syntax error at token "logic"
5_gram_verilog_file_2526.v:2:403: syntax error at token "("
5_gram_verilog_file_2526.v:2:431-439: syntax error at token "endmodule"

5_gram_verilog_file_2534.v: 5_gram_verilog_file_2534.v:3:191-195: syntax error at token "logic"
5_gram_verilog_file_2534.v:3:581-586: syntax error at token "assign"
5_gram_verilog_file_2534.v:3:605-613: syntax error at token "endmodule"

5_gram_verilog_file_2536.v: 5_gram_verilog_file_2536.v:2:109-113: syntax error at token "logic"
5_gram_verilog_file_2536.v:2:153-161: syntax error at token "endmodule"

5_gram_verilog_file_2540.v: 5_gram_verilog_file_2540.v:3:139-143: syntax error at token "logic"
5_gram_verilog_file_2540.v:3:181: syntax error at token "("
5_gram_verilog_file_2540.v:3:215: syntax error at token "("
5_gram_verilog_file_2540.v:3:244-252: syntax error at token "endmodule"

5_gram_verilog_file_2543.v: 5_gram_verilog_file_2543.v:2:420-424: syntax error at token "logic"
5_gram_verilog_file_2543.v:2:472: syntax error at token "("
5_gram_verilog_file_2543.v:2:855-863: syntax error at token "endmodule"

5_gram_verilog_file_2544.v: 5_gram_verilog_file_2544.v:2:226-230: syntax error at token "logic"
5_gram_verilog_file_2544.v:2:280-288: syntax error at token "endmodule"

5_gram_verilog_file_2545.v: 5_gram_verilog_file_2545.v:2:84-88: syntax error at token "logic"
5_gram_verilog_file_2545.v:2:134-142: syntax error at token "endmodule"

5_gram_verilog_file_2550.v: 5_gram_verilog_file_2550.v:2:98-102: syntax error at token "logic"
5_gram_verilog_file_2550.v:2:211-216: syntax error at token "assign"
5_gram_verilog_file_2550.v:2:237-245: syntax error at token "endmodule"

5_gram_verilog_file_2550.v: 5_gram_verilog_file_2550.v:3:267-271: syntax error at token "logic"
5_gram_verilog_file_2550.v:3:453-458: syntax error at token "assign"
5_gram_verilog_file_2550.v:3:567-575: syntax error at token "endmodule"

5_gram_verilog_file_2557.v: 5_gram_verilog_file_2557.v:2:842-846: syntax error at token "logic"
5_gram_verilog_file_2557.v:2:1046-1051: syntax error at token "assign"
5_gram_verilog_file_2557.v:2:1082-1090: syntax error at token "endmodule"

5_gram_verilog_file_2563.v: 5_gram_verilog_file_2563.v:2:36-40: syntax error at token "logic"
5_gram_verilog_file_2563.v:2:322: syntax error at token "("
5_gram_verilog_file_2563.v:2:391-399: syntax error at token "endmodule"
5_gram_verilog_file_2563.v:2:708-713: syntax error at token "always"
5_gram_verilog_file_2563.v:2:789-791: syntax error at token "end"

5_gram_verilog_file_2575.v: 5_gram_verilog_file_2575.v:4:92-96: syntax error at token "logic"
5_gram_verilog_file_2575.v:4:127-135: syntax error at token "endmodule"

5_gram_verilog_file_2580.v: 5_gram_verilog_file_2580.v:2:57-61: syntax error at token "logic"
5_gram_verilog_file_2580.v:2:362-370: syntax error at token "endmodule"

5_gram_verilog_file_2585.v: 5_gram_verilog_file_2585.v:2:36-40: syntax error at token "logic"
5_gram_verilog_file_2585.v:2:180-188: syntax error at token "endmodule"

5_gram_verilog_file_2593.v: 5_gram_verilog_file_2593.v:2:107-111: syntax error at token "logic"
5_gram_verilog_file_2593.v:2:166-174: syntax error at token "endmodule"

5_gram_verilog_file_2594.v: 5_gram_verilog_file_2594.v:2:133-137: syntax error at token "logic"
5_gram_verilog_file_2594.v:2:279-284: syntax error at token "assign"
5_gram_verilog_file_2594.v:2:302-310: syntax error at token "endmodule"

5_gram_verilog_file_2610.v: 5_gram_verilog_file_2610.v:2:57-61: syntax error at token "logic"
5_gram_verilog_file_2610.v:2:346-351: syntax error at token "assign"
5_gram_verilog_file_2610.v:2:403-408: syntax error at token "assign"
5_gram_verilog_file_2610.v:2:427-435: syntax error at token "endmodule"

5_gram_verilog_file_2648.v: 5_gram_verilog_file_2648.v:2:280-284: syntax error at token "logic"
5_gram_verilog_file_2648.v:2:795-800: syntax error at token "assign"
5_gram_verilog_file_2648.v:2:819-824: syntax error at token "assign"
5_gram_verilog_file_2648.v:2:843-850: syntax error at token "generate"
5_gram_verilog_file_2648.v:2:910-912: syntax error at token "end"

5_gram_verilog_file_2654.v: 5_gram_verilog_file_2654.v:2:101-105: syntax error at token "logic"
5_gram_verilog_file_2654.v:2:126: syntax error at token "("
5_gram_verilog_file_2654.v:2:150: syntax error at token "("
5_gram_verilog_file_2654.v:2:235-243: syntax error at token "endmodule"

5_gram_verilog_file_2654.v: 5_gram_verilog_file_2654.v:2:171-175: syntax error at token "logic"
5_gram_verilog_file_2654.v:2:220: syntax error at token "("
5_gram_verilog_file_2654.v:2:345-350: syntax error at token "assign"
5_gram_verilog_file_2654.v:2:382: syntax error at token "("
5_gram_verilog_file_2654.v:2:440-448: syntax error at token "endmodule"

5_gram_verilog_file_2657.v: 5_gram_verilog_file_2657.v:2:123-127: syntax error at token "logic"
5_gram_verilog_file_2657.v:2:199-204: syntax error at token "assign"
5_gram_verilog_file_2657.v:2:222-227: syntax error at token "assign"
5_gram_verilog_file_2657.v:2:285-290: syntax error at token "always"
5_gram_verilog_file_2657.v:2:358-360: syntax error at token "end"
5_gram_verilog_file_2657.v:2:393: syntax error at token "("
5_gram_verilog_file_2657.v:2:466: syntax error at token "("
5_gram_verilog_file_2657.v:2:507-515: syntax error at token "endmodule"

5_gram_verilog_file_2657.v: 5_gram_verilog_file_2657.v:4:308-312: syntax error at token "logic"
5_gram_verilog_file_2657.v:4:345-353: syntax error at token "endmodule"

5_gram_verilog_file_2666.v: 5_gram_verilog_file_2666.v:2:147-151: syntax error at token "logic"
5_gram_verilog_file_2666.v:2:542-547: syntax error at token "assign"
5_gram_verilog_file_2666.v:2:610-618: syntax error at token "endmodule"

5_gram_verilog_file_2683.v: 5_gram_verilog_file_2683.v:2:568-572: syntax error at token "logic"
5_gram_verilog_file_2683.v:2:776-784: syntax error at token "endmodule"

5_gram_verilog_file_2689.v: 5_gram_verilog_file_2689.v:2:312-316: syntax error at token "logic"
5_gram_verilog_file_2689.v:2:853: syntax error at token "("
5_gram_verilog_file_2689.v:2:877-882: syntax error at token "assign"
5_gram_verilog_file_2689.v:2:923-931: syntax error at token "endmodule"

5_gram_verilog_file_2690.v: 5_gram_verilog_file_2690.v:3:162-166: syntax error at token "logic"
5_gram_verilog_file_2690.v:3:206-214: syntax error at token "endmodule"
5_gram_verilog_file_2690.v:3:450-454: syntax error at token "input"
5_gram_verilog_file_2690.v:3:464-468: syntax error at token "inout"
5_gram_verilog_file_2690.v:3:478-482: syntax error at token "input"
5_gram_verilog_file_2690.v:3:492-496: syntax error at token "inout"
5_gram_verilog_file_2690.v:3:506-511: syntax error at token "output"
5_gram_verilog_file_2690.v:3:521-526: syntax error at token "output"
5_gram_verilog_file_2690.v:3:536-540: syntax error at token "input"
5_gram_verilog_file_2690.v:3:550-555: syntax error at token "output"
5_gram_verilog_file_2690.v:3:565-569: syntax error at token "inout"
5_gram_verilog_file_2690.v:3:579-583: syntax error at token "input"
5_gram_verilog_file_2690.v:3:593-597: syntax error at token "inout"
5_gram_verilog_file_2690.v:3:607-611: syntax error at token "inout"
5_gram_verilog_file_2690.v:3:621-626: syntax error at token "output"
5_gram_verilog_file_2690.v:3:636-640: syntax error at token "inout"
5_gram_verilog_file_2690.v:3:649-654: syntax error at token "output"
5_gram_verilog_file_2690.v:3:663-667: syntax error at token "input"
5_gram_verilog_file_2690.v:3:676-680: syntax error at token "inout"
5_gram_verilog_file_2690.v:3:689-693: syntax error at token "input"
5_gram_verilog_file_2690.v:3:702-706: syntax error at token "input"
5_gram_verilog_file_2690.v:3:715-719: syntax error at token "inout"
5_gram_verilog_file_2690.v:3:728-732: syntax error at token "input"
5_gram_verilog_file_2690.v:3:741-745: syntax error at token "inout"
5_gram_verilog_file_2690.v:3:755-760: syntax error at token "always"
5_gram_verilog_file_2690.v:3:823-825: syntax error at token "end"
5_gram_verilog_file_2690.v:3:875-877: syntax error at token "end"
5_gram_verilog_file_2690.v:3:1178-1186: syntax error at token "endmodule"

5_gram_verilog_file_2697.v: 5_gram_verilog_file_2697.v:2:125-129: syntax error at token "logic"
5_gram_verilog_file_2697.v:2:144-149: syntax error at token "assign"
5_gram_verilog_file_2697.v:2:179-187: syntax error at token "endmodule"

5_gram_verilog_file_2698.v: 5_gram_verilog_file_2698.v:3:83-87: syntax error at token "logic"
5_gram_verilog_file_2698.v:3:887-892: syntax error at token "always"
5_gram_verilog_file_2698.v:3:956-961: syntax error at token "assign"
5_gram_verilog_file_2698.v:3:992-1000: syntax error at token "endmodule"

5_gram_verilog_file_2724.v: 5_gram_verilog_file_2724.v:2:53-57: syntax error at token "logic"
5_gram_verilog_file_2724.v:2:236-241: syntax error at token "always"
5_gram_verilog_file_2724.v:2:304-309: syntax error at token "assign"
5_gram_verilog_file_2724.v:2:330-338: syntax error at token "endmodule"

5_gram_verilog_file_2724.v: 5_gram_verilog_file_2724.v:2:127-128: syntax error at token "\'"

5_gram_verilog_file_2724.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:51-55:; problematic formatter output is
// Seed: 527854015
`define pp_0 0
`celldefine `timescale 1ps / 1ps `default_nettype `pp_0
<<EOF>>
5_gram_verilog_file_2754.v: 5_gram_verilog_file_2754.v:2:223-227: syntax error at token "logic"
5_gram_verilog_file_2754.v:2:250: syntax error at token "("
5_gram_verilog_file_2754.v:2:271-276: syntax error at token "assign"
5_gram_verilog_file_2754.v:2:321-329: syntax error at token "endmodule"

5_gram_verilog_file_2769.v: 5_gram_verilog_file_2769.v:3:165-169: syntax error at token "logic"
5_gram_verilog_file_2769.v:3:184-189: syntax error at token "assign"
5_gram_verilog_file_2769.v:3:238: syntax error at token "("
5_gram_verilog_file_2769.v:3:379-387: syntax error at token "endmodule"

5_gram_verilog_file_2771.v: 5_gram_verilog_file_2771.v:2:91-95: syntax error at token "logic"
5_gram_verilog_file_2771.v:2:377-382: syntax error at token "assign"
5_gram_verilog_file_2771.v:2:420-425: syntax error at token "assign"
5_gram_verilog_file_2771.v:2:443-448: syntax error at token "assign"
5_gram_verilog_file_2771.v:2:480-488: syntax error at token "endmodule"

5_gram_verilog_file_2777.v: 5_gram_verilog_file_2777.v:2:108-112: syntax error at token "logic"
5_gram_verilog_file_2777.v:2:719: syntax error at token "("
5_gram_verilog_file_2777.v:2:772-780: syntax error at token "endmodule"

5_gram_verilog_file_2799.v: 5_gram_verilog_file_2799.v:3:52-56: syntax error at token "logic"
5_gram_verilog_file_2799.v:3:303-308: syntax error at token "assign"
5_gram_verilog_file_2799.v:3:347-355: syntax error at token "endmodule"

5_gram_verilog_file_2801.v: 5_gram_verilog_file_2801.v:4:57-61: syntax error at token "logic"
5_gram_verilog_file_2801.v:4:108-113: syntax error at token "assign"
5_gram_verilog_file_2801.v:4:164-172: syntax error at token "endmodule"

5_gram_verilog_file_2806.v: 5_gram_verilog_file_2806.v:3:133-137: syntax error at token "logic"
5_gram_verilog_file_2806.v:3:403-411: syntax error at token "endmodule"

5_gram_verilog_file_2820.v: 5_gram_verilog_file_2820.v:3:213-217: syntax error at token "logic"
5_gram_verilog_file_2820.v:3:602-610: syntax error at token "endmodule"

5_gram_verilog_file_2822.v: 5_gram_verilog_file_2822.v:3:321-325: syntax error at token "logic"
5_gram_verilog_file_2822.v:3:452-460: syntax error at token "endmodule"

5_gram_verilog_file_2825.v: 5_gram_verilog_file_2825.v:5:53-57: syntax error at token "logic"
5_gram_verilog_file_2825.v:5:96-103: syntax error at token "defparam"
5_gram_verilog_file_2825.v:5:130-138: syntax error at token "endmodule"

5_gram_verilog_file_2825.v: 5_gram_verilog_file_2825.v:2:378-382: syntax error at token "logic"
5_gram_verilog_file_2825.v:2:554-562: syntax error at token "endmodule"

5_gram_verilog_file_2832.v: 5_gram_verilog_file_2832.v:2:162-166: syntax error at token "logic"
5_gram_verilog_file_2832.v:2:286: syntax error at token "("
5_gram_verilog_file_2832.v:2:430-438: syntax error at token "endmodule"

5_gram_verilog_file_2833.v: 5_gram_verilog_file_2833.v:2:76-80: syntax error at token "logic"
5_gram_verilog_file_2833.v:2:326-334: syntax error at token "endmodule"

5_gram_verilog_file_2834.v: 5_gram_verilog_file_2834.v:2:100-104: syntax error at token "logic"
5_gram_verilog_file_2834.v:2:280-287: syntax error at token "defparam"
5_gram_verilog_file_2834.v:2:319-327: syntax error at token "endmodule"

5_gram_verilog_file_2841.v: 5_gram_verilog_file_2841.v:2:141-145: syntax error at token "logic"
5_gram_verilog_file_2841.v:2:247-255: syntax error at token "endmodule"

5_gram_verilog_file_2844.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 5:18-22:; problematic formatter output is
// Seed: 2134755879
`define pp_0 0
parameter `pp_0 = ~`pp_0[1*`pp_0[`pp_0 : 1]-1 : 1'b0-1];
`define pp_1 0
`default_nettype `pp_0
`define pp_2 0
`define pp_3 0
`define pp_4 0
`define pp_5 0
`define pp_6 0
`define pp_7 0
`define pp_8 0
`define pp_9 0
`define pp_10 0
`timescale 1ps / 1ps `default_nettype `pp_7
<<EOF>>
5_gram_verilog_file_2851.v: 5_gram_verilog_file_2851.v:2:53-57: syntax error at token "logic"
5_gram_verilog_file_2851.v:2:209-217: syntax error at token "endmodule"

5_gram_verilog_file_2854.v: 5_gram_verilog_file_2854.v:2:1132-1136: syntax error at token "logic"
5_gram_verilog_file_2854.v:2:1253-1261: syntax error at token "endmodule"

5_gram_verilog_file_2855.v: 5_gram_verilog_file_2855.v:2:86-90: syntax error at token "logic"
5_gram_verilog_file_2855.v:2:117: syntax error at token "("
5_gram_verilog_file_2855.v:2:175: syntax error at token "("
5_gram_verilog_file_2855.v:2:240-248: syntax error at token "endmodule"

5_gram_verilog_file_2867.v: 5_gram_verilog_file_2867.v:2:60-64: syntax error at token "logic"
5_gram_verilog_file_2867.v:2:115: syntax error at token "("
5_gram_verilog_file_2867.v:2:145-153: syntax error at token "endmodule"

5_gram_verilog_file_2868.v: 5_gram_verilog_file_2868.v:2:102-106: syntax error at token "logic"
5_gram_verilog_file_2868.v:2:353-358: syntax error at token "assign"
5_gram_verilog_file_2868.v:2:396-404: syntax error at token "endmodule"

5_gram_verilog_file_2869.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 575375471
`define pp_0 0
`default_nettype `pp_0
parameter `pp_0 = 1'b0;
module module_0;
  type_1(
      1 == 1, id_0
  );
endmodule
<<EOF>>
5_gram_verilog_file_2883.v: 5_gram_verilog_file_2883.v:2:105-109: syntax error at token "logic"
5_gram_verilog_file_2883.v:2:371-376: syntax error at token "assign"
5_gram_verilog_file_2883.v:2:413-421: syntax error at token "endmodule"

5_gram_verilog_file_2892.v: 5_gram_verilog_file_2892.v:3:115-119: syntax error at token "logic"
5_gram_verilog_file_2892.v:3:339: syntax error at token "("
5_gram_verilog_file_2892.v:3:436-444: syntax error at token "endmodule"

5_gram_verilog_file_2900.v: 5_gram_verilog_file_2900.v:2:195-199: syntax error at token "logic"
5_gram_verilog_file_2900.v:2:562-570: syntax error at token "endmodule"

5_gram_verilog_file_2904.v: 5_gram_verilog_file_2904.v:2:74-78: syntax error at token "logic"
5_gram_verilog_file_2904.v:2:109-116: syntax error at token "defparam"
5_gram_verilog_file_2904.v:2:143-151: syntax error at token "endmodule"

5_gram_verilog_file_2915.v: 5_gram_verilog_file_2915.v:2:284-288: syntax error at token "logic"
5_gram_verilog_file_2915.v:2:405-410: syntax error at token "always"
5_gram_verilog_file_2915.v:2:456-457: syntax error at token "<="
5_gram_verilog_file_2915.v:2:473-474: syntax error at token "<="
5_gram_verilog_file_2915.v:2:483-485: syntax error at token "end"
5_gram_verilog_file_2915.v:2:540-548: syntax error at token "endmodule"

5_gram_verilog_file_2924.v: 5_gram_verilog_file_2924.v:2:393-397: syntax error at token "logic"
5_gram_verilog_file_2924.v:2:478: syntax error at token "("
5_gram_verilog_file_2924.v:2:771-779: syntax error at token "endmodule"

5_gram_verilog_file_2949.v: 5_gram_verilog_file_2949.v:2:124-128: syntax error at token "logic"
5_gram_verilog_file_2949.v:2:155: syntax error at token "("
5_gram_verilog_file_2949.v:2:293-301: syntax error at token "endmodule"

5_gram_verilog_file_2970.v: 5_gram_verilog_file_2970.v:2:99-103: syntax error at token "logic"
5_gram_verilog_file_2970.v:2:277-285: syntax error at token "endmodule"

5_gram_verilog_file_2972.v: 5_gram_verilog_file_2972.v:4:76-80: syntax error at token "logic"
5_gram_verilog_file_2972.v:4:793-798: syntax error at token "assign"
5_gram_verilog_file_2972.v:4:885-890: syntax error at token "assign"
5_gram_verilog_file_2972.v:4:1042-1047: syntax error at token "assign"
5_gram_verilog_file_2972.v:4:1083-1091: syntax error at token "endmodule"

5_gram_verilog_file_3002.v: 5_gram_verilog_file_3002.v:2:228-232: syntax error at token "logic"
5_gram_verilog_file_3002.v:2:272-277: syntax error at token "assign"
5_gram_verilog_file_3002.v:2:295-300: syntax error at token "assign"
5_gram_verilog_file_3002.v:2:321-326: syntax error at token "assign"
5_gram_verilog_file_3002.v:2:364: syntax error at token "("
5_gram_verilog_file_3002.v:2:413-418: syntax error at token "assign"
5_gram_verilog_file_3002.v:2:440-448: syntax error at token "endmodule"

5_gram_verilog_file_3018.v: 5_gram_verilog_file_3018.v:2:229-233: syntax error at token "logic"
5_gram_verilog_file_3018.v:2:265-270: syntax error at token "assign"
5_gram_verilog_file_3018.v:2:467-475: syntax error at token "endmodule"

5_gram_verilog_file_3025.v: 5_gram_verilog_file_3025.v:2:226-230: syntax error at token "logic"
5_gram_verilog_file_3025.v:2:364-369: syntax error at token "assign"
5_gram_verilog_file_3025.v:2:421: syntax error at token "("
5_gram_verilog_file_3025.v:2:509-517: syntax error at token "endmodule"

5_gram_verilog_file_3034.v: 5_gram_verilog_file_3034.v:3:743: syntax error at token "#"

5_gram_verilog_file_3034.v: 5_gram_verilog_file_3034.v:3:257-261: syntax error at token "logic"
5_gram_verilog_file_3034.v:3:356-361: syntax error at token "assign"
5_gram_verilog_file_3034.v:3:410-418: syntax error at token "endmodule"

5_gram_verilog_file_3040.v: 5_gram_verilog_file_3040.v:2:242-246: syntax error at token "logic"
5_gram_verilog_file_3040.v:2:456-464: syntax error at token "endmodule"
5_gram_verilog_file_3040.v:2:608-615: syntax error at token "defparam"
5_gram_verilog_file_3040.v:2:651: syntax error at token "("
5_gram_verilog_file_3040.v:2:673-678: syntax error at token "assign"
5_gram_verilog_file_3040.v:2:703: syntax error at token "("
5_gram_verilog_file_3040.v:2:745-753: syntax error at token "endmodule"

5_gram_verilog_file_3048.v: 5_gram_verilog_file_3048.v:2:859-863: syntax error at token "logic"
5_gram_verilog_file_3048.v:2:879-884: syntax error at token "always"
5_gram_verilog_file_3048.v:2:923-925: syntax error at token "end"

5_gram_verilog_file_3058.v: 5_gram_verilog_file_3058.v:2:154-158: syntax error at token "logic"
5_gram_verilog_file_3058.v:2:180: syntax error at token "("
5_gram_verilog_file_3058.v:2:198-203: syntax error at token "assign"
5_gram_verilog_file_3058.v:2:231: syntax error at token "("
5_gram_verilog_file_3058.v:2:276-284: syntax error at token "endmodule"

5_gram_verilog_file_3073.v: 5_gram_verilog_file_3073.v:2:122-126: syntax error at token "logic"
5_gram_verilog_file_3073.v:2:280-285: syntax error at token "assign"
5_gram_verilog_file_3073.v:2:326: syntax error at token "("
5_gram_verilog_file_3073.v:2:377-385: syntax error at token "endmodule"

5_gram_verilog_file_3079.v: 5_gram_verilog_file_3079.v:4:77-81: syntax error at token "logic"
5_gram_verilog_file_3079.v:4:96-104: syntax error at token "endmodule"

5_gram_verilog_file_3087.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_20" at 10:61-66:; problematic formatter output is
// Seed: 3133113401
`define pp_18 0
`timescale 1 ps / 1ps
`define pp_19 0
`define pp_20 0
`default_nettype wire
`define pp_21 0
`define pp_22 0
`define pp_23 0
`default_nettype wire `timescale 1ps / 1ps `default_nettype `pp_20
module module_0 (
    output id_0,
    input id_1,
    output logic id_2,
    output logic id_3,
    output logic id_4,
    input logic id_5,
    input id_6,
    input logic id_7,
    input logic id_8,
    input id_9,
    input id_10,
    input id_11
    , id_18,
    output logic id_12,
    input logic id_13,
    input logic id_14,
    output id_15,
    input logic id_16,
    input logic id_17
);
  type_30(
      1'b0, id_1[1]
  );
endmodule
<<EOF>>
5_gram_verilog_file_3089.v: 5_gram_verilog_file_3089.v:2:287-291: syntax error at token "logic"
5_gram_verilog_file_3089.v:2:307-312: syntax error at token "assign"
5_gram_verilog_file_3089.v:2:348-356: syntax error at token "endmodule"

5_gram_verilog_file_3096.v: 5_gram_verilog_file_3096.v:2:337-341: syntax error at token "logic"
5_gram_verilog_file_3096.v:2:357-364: syntax error at token "generate"
5_gram_verilog_file_3096.v:2:410-420: syntax error at token "endgenerate"

5_gram_verilog_file_3108.v: 5_gram_verilog_file_3108.v:3:165-169: syntax error at token "logic"
5_gram_verilog_file_3108.v:3:320-325: syntax error at token "assign"
5_gram_verilog_file_3108.v:3:362-367: syntax error at token "always"
5_gram_verilog_file_3108.v:3:432-440: syntax error at token "endmodule"

5_gram_verilog_file_3111.v: 5_gram_verilog_file_3111.v:2:372-376: syntax error at token "logic"
5_gram_verilog_file_3111.v:2:392-397: syntax error at token "assign"
5_gram_verilog_file_3111.v:2:449-457: syntax error at token "endmodule"

5_gram_verilog_file_3111.v: 5_gram_verilog_file_3111.v:2:101-105: syntax error at token "logic"
5_gram_verilog_file_3111.v:2:334: syntax error at token "("
5_gram_verilog_file_3111.v:2:409-414: syntax error at token "always"
5_gram_verilog_file_3111.v:2:451: syntax error at token "("
5_gram_verilog_file_3111.v:2:485-493: syntax error at token "endmodule"

5_gram_verilog_file_3127.v: 5_gram_verilog_file_3127.v:2:183-187: syntax error at token "logic"
5_gram_verilog_file_3127.v:2:401-406: syntax error at token "assign"
5_gram_verilog_file_3127.v:2:436-444: syntax error at token "endmodule"

5_gram_verilog_file_3141.v: 5_gram_verilog_file_3141.v:2:172-176: syntax error at token "logic"
5_gram_verilog_file_3141.v:2:346-351: syntax error at token "always"
5_gram_verilog_file_3141.v:2:421-422: syntax error at token "<="
5_gram_verilog_file_3141.v:2:431-433: syntax error at token "end"

5_gram_verilog_file_3143.v: 5_gram_verilog_file_3143.v:2:122-126: syntax error at token "logic"
5_gram_verilog_file_3143.v:2:208-213: syntax error at token "assign"
5_gram_verilog_file_3143.v:2:267-275: syntax error at token "endmodule"

5_gram_verilog_file_3150.v: 5_gram_verilog_file_3150.v:2:83-87: syntax error at token "logic"
5_gram_verilog_file_3150.v:2:141-149: syntax error at token "endmodule"

5_gram_verilog_file_3159.v: 5_gram_verilog_file_3159.v:2:61-65: syntax error at token "logic"
5_gram_verilog_file_3159.v:2:324: syntax error at token "("
5_gram_verilog_file_3159.v:2:373: syntax error at token "("
5_gram_verilog_file_3159.v:2:514-522: syntax error at token "endmodule"

5_gram_verilog_file_3166.v: 5_gram_verilog_file_3166.v:2:114-118: syntax error at token "logic"
5_gram_verilog_file_3166.v:2:180: syntax error at token "("
5_gram_verilog_file_3166.v:2:235-243: syntax error at token "endmodule"
5_gram_verilog_file_3166.v:2:716-721: syntax error at token "assign"
5_gram_verilog_file_3166.v:2:761: syntax error at token "("
5_gram_verilog_file_3166.v:2:786-791: syntax error at token "always"
5_gram_verilog_file_3166.v:2:841-843: syntax error at token "end"
5_gram_verilog_file_3166.v:2:863-871: syntax error at token "endmodule"

5_gram_verilog_file_3169.v: 5_gram_verilog_file_3169.v:2:95-99: syntax error at token "logic"
5_gram_verilog_file_3169.v:2:202-207: syntax error at token "always"
5_gram_verilog_file_3169.v:2:266-274: syntax error at token "endmodule"

5_gram_verilog_file_3174.v: 5_gram_verilog_file_3174.v:2:137-141: syntax error at token "logic"
5_gram_verilog_file_3174.v:2:410-418: syntax error at token "endmodule"

5_gram_verilog_file_3177.v: 5_gram_verilog_file_3177.v:2:123-127: syntax error at token "logic"
5_gram_verilog_file_3177.v:2:211-219: syntax error at token "endmodule"

5_gram_verilog_file_3179.v: 5_gram_verilog_file_3179.v:2:388-392: syntax error at token "logic"
5_gram_verilog_file_3179.v:2:529: syntax error at token "("
5_gram_verilog_file_3179.v:2:575-580: syntax error at token "always"
5_gram_verilog_file_3179.v:2:625: syntax error at token "("
5_gram_verilog_file_3179.v:2:789-797: syntax error at token "endmodule"

5_gram_verilog_file_3185.v: 5_gram_verilog_file_3185.v:2:204-208: syntax error at token "logic"
5_gram_verilog_file_3185.v:2:411-419: syntax error at token "endmodule"

5_gram_verilog_file_3211.v: 5_gram_verilog_file_3211.v:2:60-64: syntax error at token "logic"
5_gram_verilog_file_3211.v:2:276-281: syntax error at token "assign"
5_gram_verilog_file_3211.v:2:334-339: syntax error at token "always"
5_gram_verilog_file_3211.v:2:374-376: syntax error at token "end"
5_gram_verilog_file_3211.v:2:405-413: syntax error at token "endmodule"

5_gram_verilog_file_3211.v: 5_gram_verilog_file_3211.v:3:184-188: syntax error at token "logic"
5_gram_verilog_file_3211.v:3:203-208: syntax error at token "genvar"
5_gram_verilog_file_3211.v:3:220-228: syntax error at token "endmodule"

5_gram_verilog_file_3215.v: 5_gram_verilog_file_3215.v:2:180-184: syntax error at token "logic"
5_gram_verilog_file_3215.v:2:337-342: syntax error at token "assign"
5_gram_verilog_file_3215.v:2:363-368: syntax error at token "assign"
5_gram_verilog_file_3215.v:2:428: syntax error at token "("
5_gram_verilog_file_3215.v:2:468: syntax error at token "("
5_gram_verilog_file_3215.v:2:502-507: syntax error at token "assign"
5_gram_verilog_file_3215.v:2:529-537: syntax error at token "endmodule"

5_gram_verilog_file_3232.v: 5_gram_verilog_file_3232.v:2:52-56: syntax error at token "logic"
5_gram_verilog_file_3232.v:2:346-354: syntax error at token "endmodule"

5_gram_verilog_file_3236.v: 5_gram_verilog_file_3236.v:2:149-153: syntax error at token "logic"
5_gram_verilog_file_3236.v:2:358-366: syntax error at token "endmodule"

5_gram_verilog_file_3251.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 4:39-43:; problematic formatter output is
// Seed: 3086920934
`define pp_0 0
`define pp_1 0
`timescale 1ps / 1ps `default_nettype `pp_0
<<EOF>>
5_gram_verilog_file_3259.v: 5_gram_verilog_file_3259.v:2:414-418: syntax error at token "logic"
5_gram_verilog_file_3259.v:2:519: syntax error at token "("
5_gram_verilog_file_3259.v:2:556-561: syntax error at token "always"
5_gram_verilog_file_3259.v:2:626-628: syntax error at token "end"
5_gram_verilog_file_3259.v:2:648-656: syntax error at token "endmodule"

5_gram_verilog_file_3261.v: 5_gram_verilog_file_3261.v:2:239-243: syntax error at token "logic"
5_gram_verilog_file_3261.v:2:266: syntax error at token "("
5_gram_verilog_file_3261.v:2:309-317: syntax error at token "endmodule"

5_gram_verilog_file_3276.v: 5_gram_verilog_file_3276.v:2:182-186: syntax error at token "logic"
5_gram_verilog_file_3276.v:2:828-833: syntax error at token "assign"
5_gram_verilog_file_3276.v:2:852-860: syntax error at token "endmodule"

5_gram_verilog_file_3290.v: 5_gram_verilog_file_3290.v:2:169-173: syntax error at token "logic"
5_gram_verilog_file_3290.v:2:243: syntax error at token "("
5_gram_verilog_file_3290.v:2:279-284: syntax error at token "always"
5_gram_verilog_file_3290.v:2:348-350: syntax error at token "for"
5_gram_verilog_file_3290.v:2:371: syntax error at token "1"
5_gram_verilog_file_3290.v:2:393: syntax error at token ")"
5_gram_verilog_file_3290.v:2:423-425: syntax error at token "end"
5_gram_verilog_file_3290.v:2:487-495: syntax error at token "endmodule"

5_gram_verilog_file_3321.v: 5_gram_verilog_file_3321.v:2:36-40: syntax error at token "logic"
5_gram_verilog_file_3321.v:2:191-199: syntax error at token "endmodule"

5_gram_verilog_file_3330.v: 5_gram_verilog_file_3330.v:2:126-130: syntax error at token "logic"
5_gram_verilog_file_3330.v:2:200: syntax error at token "("
5_gram_verilog_file_3330.v:2:230-238: syntax error at token "endmodule"

5_gram_verilog_file_3330.v: 5_gram_verilog_file_3330.v:2:53-57: syntax error at token "logic"
5_gram_verilog_file_3330.v:2:167-175: syntax error at token "endmodule"

5_gram_verilog_file_3330.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_13" at 12:18-23:; problematic formatter output is
// Seed: 294459624
`define pp_5 0
`define pp_6 0
`define pp_7 0
`define pp_8 0
`define pp_9 0
`define pp_10 0
`define pp_11 0
`define pp_12 0
`define pp_13 0
`define pp_14 0
`default_nettype `pp_13
`define pp_15 0
`define pp_16 0
`default_nettype wire `timescale 1ps / 1 ps
module module_0 (
    output id_0,
    output sample,
    output id_2,
    input  id_3,
    input  id_4
);
  initial begin
    id_2 <= id_4;
  end
endmodule
<<EOF>>
5_gram_verilog_file_3337.v: 5_gram_verilog_file_3337.v:2:178-182: syntax error at token "logic"
5_gram_verilog_file_3337.v:2:691-696: syntax error at token "genvar"
5_gram_verilog_file_3337.v:2:709-717: syntax error at token "endmodule"

5_gram_verilog_file_3349.v: 5_gram_verilog_file_3349.v:3:76-80: syntax error at token "logic"
5_gram_verilog_file_3349.v:3:217-224: syntax error at token "generate"
5_gram_verilog_file_3349.v:3:262-272: syntax error at token "endgenerate"

5_gram_verilog_file_3355.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_4" at 4:18-22:; problematic formatter output is
// Seed: 3692475639
`define pp_4 0
`define pp_5 0
`default_nettype `pp_4
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  logic id_4;
endmodule
<<EOF>>
5_gram_verilog_file_3361.v: 5_gram_verilog_file_3361.v:2:103-107: syntax error at token "logic"
5_gram_verilog_file_3361.v:2:178-185: syntax error at token "defparam"
5_gram_verilog_file_3361.v:2:232-240: syntax error at token "endmodule"

5_gram_verilog_file_3362.v: 5_gram_verilog_file_3362.v:2:100-104: syntax error at token "logic"
5_gram_verilog_file_3362.v:2:135-143: syntax error at token "endmodule"

5_gram_verilog_file_3362.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_1" at 4:40-44:; problematic formatter output is
// Seed: 2256321379
`define pp_0 0
`define pp_1 0
`timescale 1ps / 1 ps `default_nettype `pp_1
<<EOF>>
5_gram_verilog_file_3401.v: 5_gram_verilog_file_3401.v:3:161-165: syntax error at token "logic"
5_gram_verilog_file_3401.v:3:343-351: syntax error at token "endmodule"

5_gram_verilog_file_3415.v: 5_gram_verilog_file_3415.v:2:167-171: syntax error at token "logic"
5_gram_verilog_file_3415.v:2:218-223: syntax error at token "always"
5_gram_verilog_file_3415.v:2:299-301: syntax error at token "end"
5_gram_verilog_file_3415.v:2:341: syntax error at token "("
5_gram_verilog_file_3415.v:2:393-401: syntax error at token "endmodule"

5_gram_verilog_file_3434.v: 5_gram_verilog_file_3434.v:3:227-231: syntax error at token "logic"
5_gram_verilog_file_3434.v:3:439-447: syntax error at token "endmodule"

5_gram_verilog_file_3440.v: 5_gram_verilog_file_3440.v:2:156-160: syntax error at token "logic"
5_gram_verilog_file_3440.v:2:191-199: syntax error at token "endmodule"
5_gram_verilog_file_3440.v:2:305-310: syntax error at token "output"
5_gram_verilog_file_3440.v:2:319-323: syntax error at token "input"
5_gram_verilog_file_3440.v:2:332-336: syntax error at token "input"
5_gram_verilog_file_3440.v:2:345-349: syntax error at token "inout"
5_gram_verilog_file_3440.v:2:358-363: syntax error at token "output"
5_gram_verilog_file_3440.v:2:372-377: syntax error at token "output"
5_gram_verilog_file_3440.v:2:386-391: syntax error at token "output"
5_gram_verilog_file_3440.v:2:400-404: syntax error at token "input"
5_gram_verilog_file_3440.v:2:413-417: syntax error at token "input"
5_gram_verilog_file_3440.v:2:427-432: syntax error at token "always"
5_gram_verilog_file_3440.v:2:457-459: syntax error at token "end"

5_gram_verilog_file_3440.v: 5_gram_verilog_file_3440.v:3:70-74: syntax error at token "logic"
5_gram_verilog_file_3440.v:3:214: syntax error at token "("
5_gram_verilog_file_3440.v:3:702-710: syntax error at token "endmodule"

5_gram_verilog_file_3441.v: 5_gram_verilog_file_3441.v:2:134-137: syntax error at token "wire"
5_gram_verilog_file_3441.v:2:524: syntax error at token "("
5_gram_verilog_file_3441.v:2:591-599: syntax error at token "endmodule"

5_gram_verilog_file_3465.v: 5_gram_verilog_file_3465.v:3:145-149: syntax error at token "logic"
5_gram_verilog_file_3465.v:3:251-259: syntax error at token "endmodule"

5_gram_verilog_file_3470.v: 5_gram_verilog_file_3470.v:2:300-304: syntax error at token "logic"
5_gram_verilog_file_3470.v:2:337-342: syntax error at token "assign"
5_gram_verilog_file_3470.v:2:372-380: syntax error at token "endmodule"

5_gram_verilog_file_3472.v: 5_gram_verilog_file_3472.v:3:556-558: syntax error at token "reg"
5_gram_verilog_file_3472.v:3:633-638: syntax error at token "assign"
5_gram_verilog_file_3472.v:3:661-669: syntax error at token "endmodule"

5_gram_verilog_file_3486.v: 5_gram_verilog_file_3486.v:2:129-132: syntax error at token "real"
5_gram_verilog_file_3486.v:2:295-300: syntax error at token "assign"
5_gram_verilog_file_3486.v:2:332-340: syntax error at token "endmodule"

5_gram_verilog_file_3489.v: 5_gram_verilog_file_3489.v:2:71-73: syntax error at token "reg"
5_gram_verilog_file_3489.v:2:167-172: syntax error at token "always"
5_gram_verilog_file_3489.v:2:235: syntax error at token "("
5_gram_verilog_file_3489.v:2:256-261: syntax error at token "always"
5_gram_verilog_file_3489.v:2:352-354: syntax error at token "end"
5_gram_verilog_file_3489.v:2:379-387: syntax error at token "endmodule"

5_gram_verilog_file_3490.v: 5_gram_verilog_file_3490.v:2:36-40: syntax error at token "logic"
5_gram_verilog_file_3490.v:2:72-77: syntax error at token "assign"
5_gram_verilog_file_3490.v:2:98-106: syntax error at token "endmodule"

5_gram_verilog_file_3501.v: 5_gram_verilog_file_3501.v:2:37-41: syntax error at token "logic"
5_gram_verilog_file_3501.v:2:96-104: syntax error at token "endmodule"

5_gram_verilog_file_3527.v: 5_gram_verilog_file_3527.v:13:139-143: syntax error at token "logic"
5_gram_verilog_file_3527.v:13:233-238: syntax error at token "assign"
5_gram_verilog_file_3527.v:13:263: syntax error at token "("
5_gram_verilog_file_3527.v:13:284-289: syntax error at token "assign"
5_gram_verilog_file_3527.v:13:317: syntax error at token "("
5_gram_verilog_file_3527.v:13:347-355: syntax error at token "endmodule"

5_gram_verilog_file_3529.v: 5_gram_verilog_file_3529.v:2:253-257: syntax error at token "logic"
5_gram_verilog_file_3529.v:2:290-295: syntax error at token "assign"
5_gram_verilog_file_3529.v:2:336-344: syntax error at token "endmodule"

5_gram_verilog_file_3529.v: 5_gram_verilog_file_3529.v:2:125-129: syntax error at token "logic"
5_gram_verilog_file_3529.v:2:160-168: syntax error at token "endmodule"

5_gram_verilog_file_3550.v: 5_gram_verilog_file_3550.v:2:211-215: syntax error at token "logic"
5_gram_verilog_file_3550.v:2:272-277: syntax error at token "assign"
5_gram_verilog_file_3550.v:2:337-345: syntax error at token "endmodule"

5_gram_verilog_file_3560.v: 5_gram_verilog_file_3560.v:3:242-246: syntax error at token "logic"
5_gram_verilog_file_3560.v:3:540: syntax error at token "("
5_gram_verilog_file_3560.v:3:641-646: syntax error at token "always"
5_gram_verilog_file_3560.v:3:694: syntax error at token "("
5_gram_verilog_file_3560.v:3:712-717: syntax error at token "assign"
5_gram_verilog_file_3560.v:3:927-935: syntax error at token "endmodule"

5_gram_verilog_file_3564.v: 5_gram_verilog_file_3564.v:2:99-103: syntax error at token "logic"
5_gram_verilog_file_3564.v:2:255-263: syntax error at token "endmodule"

5_gram_verilog_file_3568.v: 5_gram_verilog_file_3568.v:2:507-511: syntax error at token "logic"
5_gram_verilog_file_3568.v:2:710-717: syntax error at token "defparam"
5_gram_verilog_file_3568.v:2:928-936: syntax error at token "endmodule"

5_gram_verilog_file_3575.v: 5_gram_verilog_file_3575.v:2:264-268: syntax error at token "logic"
5_gram_verilog_file_3575.v:2:367-375: syntax error at token "endmodule"

5_gram_verilog_file_3582.v: 5_gram_verilog_file_3582.v:2:148-152: syntax error at token "logic"
5_gram_verilog_file_3582.v:2:167-172: syntax error at token "assign"
5_gram_verilog_file_3582.v:2:224-232: syntax error at token "endmodule"

5_gram_verilog_file_3583.v: 5_gram_verilog_file_3583.v:2:57-61: syntax error at token "logic"
5_gram_verilog_file_3583.v:2:423-431: syntax error at token "endmodule"

5_gram_verilog_file_3585.v: 5_gram_verilog_file_3585.v:3:69-73: syntax error at token "logic"
5_gram_verilog_file_3585.v:3:157: syntax error at token "("
5_gram_verilog_file_3585.v:3:208-216: syntax error at token "endmodule"

5_gram_verilog_file_3612.v: 5_gram_verilog_file_3612.v:2:365-369: syntax error at token "logic"
5_gram_verilog_file_3612.v:2:653-661: syntax error at token "endmodule"

5_gram_verilog_file_3616.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_10" at 10:61-66:; problematic formatter output is
// Seed: 2117878086
`timescale 1ps / 1ps
`define pp_6 0
`undef pp_7
`define pp_8 0
`default_nettype `pp_7 `default_nettype id_0
`define pp_9 0
`define pp_10 0
`define pp_11 0
`timescale 1ps / 1ps `default_nettype id_3 `default_nettype `pp_10
`define pp_12 0
`define pp_13 0
`define pp_14 0
module module_0 (
    input id_0,
    input logic id_1,
    input id_2,
    input id_3,
    output id_4,
    input logic id_5
);
  assign id_4 = id_1;
  assign id_4 = 1;
endmodule
`define pp_15 0
`define pp_16 0
`define pp_17 0
`resetall
module module_1 (
    output logic id_0,
    input id_1,
    output logic id_2
);
  logic id_6;
endmodule
<<EOF>>
5_gram_verilog_file_3634.v: 5_gram_verilog_file_3634.v:2:277-281: syntax error at token "logic"
5_gram_verilog_file_3634.v:2:985-993: syntax error at token "endmodule"

5_gram_verilog_file_3634.v: 5_gram_verilog_file_3634.v:3:83-87: syntax error at token "logic"
5_gram_verilog_file_3634.v:3:118-126: syntax error at token "endmodule"

5_gram_verilog_file_3639.v: 5_gram_verilog_file_3639.v:5:595-599: syntax error at token "logic"
5_gram_verilog_file_3639.v:5:1048-1053: syntax error at token "assign"
5_gram_verilog_file_3639.v:5:1076-1084: syntax error at token "endmodule"

5_gram_verilog_file_3641.v: 5_gram_verilog_file_3641.v:2:220-224: syntax error at token "logic"
5_gram_verilog_file_3641.v:2:274-282: syntax error at token "endmodule"

5_gram_verilog_file_3654.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 4:39-43:; problematic formatter output is
// Seed: 2239708926
`resetall
`define pp_0 0
`timescale 1ps / 1ps `default_nettype `pp_0
`define pp_1 0
`define pp_2 0
`define pp_3 0
`default_nettype `pp_0
`define pp_4 0
`endcelldefine
<<EOF>>
5_gram_verilog_file_3657.v: 5_gram_verilog_file_3657.v:2:139-142: syntax error at token "real"
5_gram_verilog_file_3657.v:2:157-162: syntax error at token "always"
5_gram_verilog_file_3657.v:2:234-242: syntax error at token "endmodule"

5_gram_verilog_file_3675.v: 5_gram_verilog_file_3675.v:3:198-202: syntax error at token "logic"
5_gram_verilog_file_3675.v:3:217-222: syntax error at token "assign"
5_gram_verilog_file_3675.v:3:240-248: syntax error at token "endmodule"

5_gram_verilog_file_3681.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 2051710565
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
5_gram_verilog_file_3687.v: 5_gram_verilog_file_3687.v:4:174-176: syntax error at token "reg"
5_gram_verilog_file_3687.v:4:191-196: syntax error at token "assign"
5_gram_verilog_file_3687.v:4:238-243: syntax error at token "assign"
5_gram_verilog_file_3687.v:4:295-300: syntax error at token "always"
5_gram_verilog_file_3687.v:4:375-376: syntax error at token "<="
5_gram_verilog_file_3687.v:4:389-391: syntax error at token "end"
5_gram_verilog_file_3687.v:4:421-429: syntax error at token "endmodule"

5_gram_verilog_file_3688.v: 5_gram_verilog_file_3688.v:2:141-145: syntax error at token "logic"
5_gram_verilog_file_3688.v:2:215-223: syntax error at token "endmodule"

5_gram_verilog_file_3708.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_7" at 14:18-22:; problematic formatter output is
// Seed: 2718385597
`define pp_3 0
`define pp_4 0
`define pp_5 0
`define pp_6 0
`define pp_7 0
`define pp_8 (  pp_9  )  0
`define pp_10 0
`define pp_11 0
`define pp_12 0
`define pp_13 0
`define pp_14 0
`define pp_15 0
`default_nettype `pp_7
`define pp_16 0
`define pp_17 0
`define pp_18 0
`define pp_19 0
`define pp_20 0
`define pp_21 0
`define pp_22 0
`define pp_23 0
`define pp_24 0
parameter `pp_16 = `pp_18 & SystemTFIdentifier(`pp_6[1 : `pp_12], 1);
`timescale 1ps / 1 ps
module module_0 (
    input logic id_0,
    input id_1,
    output id_2
);
  assign {id_1, 1} = (1'h0);
endmodule
<<EOF>>
5_gram_verilog_file_3737.v: 5_gram_verilog_file_3737.v:2:68-72: syntax error at token "logic"
5_gram_verilog_file_3737.v:2:325: syntax error at token "("
5_gram_verilog_file_3737.v:2:337-342: syntax error at token "always"
5_gram_verilog_file_3737.v:2:416-418: syntax error at token "end"
5_gram_verilog_file_3737.v:2:470-478: syntax error at token "endmodule"

5_gram_verilog_file_3743.v: 5_gram_verilog_file_3743.v:2:173-177: syntax error at token "logic"
5_gram_verilog_file_3743.v:2:205: syntax error at token "("
5_gram_verilog_file_3743.v:2:254-262: syntax error at token "endmodule"

5_gram_verilog_file_3744.v: 5_gram_verilog_file_3744.v:3:170-174: syntax error at token "logic"
5_gram_verilog_file_3744.v:3:362-370: syntax error at token "endmodule"

5_gram_verilog_file_3768.v: 5_gram_verilog_file_3768.v:2:75-79: syntax error at token "logic"
5_gram_verilog_file_3768.v:2:566-571: syntax error at token "always"
5_gram_verilog_file_3768.v:2:739-744: syntax error at token "assign"
5_gram_verilog_file_3768.v:2:775-783: syntax error at token "endmodule"

5_gram_verilog_file_3773.v: 5_gram_verilog_file_3773.v:2:230-234: syntax error at token "logic"
5_gram_verilog_file_3773.v:2:564-569: syntax error at token "always"
5_gram_verilog_file_3773.v:2:627-635: syntax error at token "endmodule"

5_gram_verilog_file_3774.v: 5_gram_verilog_file_3774.v:2:258-262: syntax error at token "logic"
5_gram_verilog_file_3774.v:2:583-588: syntax error at token "always"
5_gram_verilog_file_3774.v:2:668-669: syntax error at token "<="
5_gram_verilog_file_3774.v:2:682-684: syntax error at token "end"

5_gram_verilog_file_3778.v: 5_gram_verilog_file_3778.v:2:76-80: syntax error at token "logic"
5_gram_verilog_file_3778.v:2:1208: syntax error at token "("
5_gram_verilog_file_3778.v:2:1293-1301: syntax error at token "endmodule"

5_gram_verilog_file_3779.v: 5_gram_verilog_file_3779.v:3:78-82: syntax error at token "logic"
5_gram_verilog_file_3779.v:3:128-133: syntax error at token "always"
5_gram_verilog_file_3779.v:3:205-207: syntax error at token "end"
5_gram_verilog_file_3779.v:3:257: syntax error at token "("
5_gram_verilog_file_3779.v:3:275-280: syntax error at token "assign"
5_gram_verilog_file_3779.v:3:326-334: syntax error at token "endmodule"

5_gram_verilog_file_3787.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 5:18-22:; problematic formatter output is
// Seed: 1975179384
`define pp_0 0
`timescale 1ps / 1ps
`define pp_1 0
`default_nettype `pp_0
`define pp_2 0
`timescale 1ps / 1 ps `timescale 1ps / 1 ps
`define pp_3 0
`celldefine
`define pp_4 0
`define pp_5 0
`define pp_6 0
`timescale 1 ps / 1ps `timescale 1ps / 1ps
`define pp_7 0
<<EOF>>
5_gram_verilog_file_3789.v: 5_gram_verilog_file_3789.v:2:374-378: syntax error at token "logic"
5_gram_verilog_file_3789.v:2:418: syntax error at token "("
5_gram_verilog_file_3789.v:2:479-487: syntax error at token "endmodule"

5_gram_verilog_file_3817.v: 5_gram_verilog_file_3817.v:2:282-286: syntax error at token "logic"
5_gram_verilog_file_3817.v:2:554-559: syntax error at token "assign"
5_gram_verilog_file_3817.v:2:587-595: syntax error at token "endmodule"

5_gram_verilog_file_3832.v: 5_gram_verilog_file_3832.v:3:249-253: syntax error at token "logic"
5_gram_verilog_file_3832.v:3:269-277: syntax error at token "endmodule"

5_gram_verilog_file_3861.v: 5_gram_verilog_file_3861.v:2:199-203: syntax error at token "logic"
5_gram_verilog_file_3861.v:2:623: syntax error at token "("
5_gram_verilog_file_3861.v:2:769-774: syntax error at token "assign"
5_gram_verilog_file_3861.v:2:795-800: syntax error at token "always"
5_gram_verilog_file_3861.v:2:860-862: syntax error at token "end"

5_gram_verilog_file_3872.v: 5_gram_verilog_file_3872.v:2:69-73: syntax error at token "logic"
5_gram_verilog_file_3872.v:2:198-203: syntax error at token "always"
5_gram_verilog_file_3872.v:2:230-238: syntax error at token "endmodule"
5_gram_verilog_file_3872.v:2:394-402: syntax error at token "endmodule"

5_gram_verilog_file_3872.v: 5_gram_verilog_file_3872.v:2:53-57: syntax error at token "logic"
5_gram_verilog_file_3872.v:2:311: syntax error at token "("
5_gram_verilog_file_3872.v:2:357-365: syntax error at token "endmodule"

5_gram_verilog_file_3876.v: 5_gram_verilog_file_3876.v:2:285-289: syntax error at token "logic"
5_gram_verilog_file_3876.v:2:322-330: syntax error at token "endmodule"

5_gram_verilog_file_3879.v: 5_gram_verilog_file_3879.v:2:112-114: syntax error at token "reg"
5_gram_verilog_file_3879.v:2:143-148: syntax error at token "always"
5_gram_verilog_file_3879.v:2:205-207: syntax error at token "end"
5_gram_verilog_file_3879.v:2:283-284: syntax error at token "if"
5_gram_verilog_file_3879.v:2:311-313: syntax error at token "end"
5_gram_verilog_file_3879.v:2:335-339: syntax error at token "input"
5_gram_verilog_file_3879.v:2:385-389: syntax error at token "begin"
5_gram_verilog_file_3879.v:2:407: syntax error at token "{"
5_gram_verilog_file_3879.v:2:438-440: syntax error at token "end"

5_gram_verilog_file_3879.v: 5_gram_verilog_file_3879.v:2:290-294: syntax error at token "logic"
5_gram_verilog_file_3879.v:2:435-440: syntax error at token "always"
5_gram_verilog_file_3879.v:2:486-488: syntax error at token "end"
5_gram_verilog_file_3879.v:2:514-519: syntax error at token "assign"
5_gram_verilog_file_3879.v:2:567-572: syntax error at token "assign"
5_gram_verilog_file_3879.v:2:641: syntax error at token "("
5_gram_verilog_file_3879.v:2:727-732: syntax error at token "assign"
5_gram_verilog_file_3879.v:2:768: syntax error at token "("
5_gram_verilog_file_3879.v:2:797-805: syntax error at token "endmodule"

5_gram_verilog_file_3888.v: 5_gram_verilog_file_3888.v:2:37-41: syntax error at token "logic"
5_gram_verilog_file_3888.v:2:417-422: syntax error at token "assign"
5_gram_verilog_file_3888.v:2:440-448: syntax error at token "endmodule"
5_gram_verilog_file_3888.v:2:518-522: syntax error at token "input"
5_gram_verilog_file_3888.v:2:531-535: syntax error at token "inout"
5_gram_verilog_file_3888.v:2:544-548: syntax error at token "input"
5_gram_verilog_file_3888.v:2:557-561: syntax error at token "inout"
5_gram_verilog_file_3888.v:2:570-575: syntax error at token "output"
5_gram_verilog_file_3888.v:2:585-590: syntax error at token "assign"
5_gram_verilog_file_3888.v:2:629-637: syntax error at token "endmodule"

5_gram_verilog_file_3900.v: 5_gram_verilog_file_3900.v:2:206-210: syntax error at token "logic"
5_gram_verilog_file_3900.v:2:378-383: syntax error at token "assign"
5_gram_verilog_file_3900.v:2:430-435: syntax error at token "assign"
5_gram_verilog_file_3900.v:2:477-482: syntax error at token "always"
5_gram_verilog_file_3900.v:2:522: syntax error at token "("
5_gram_verilog_file_3900.v:2:571-579: syntax error at token "endmodule"

5_gram_verilog_file_3908.v: 5_gram_verilog_file_3908.v:2:515-519: syntax error at token "logic"
5_gram_verilog_file_3908.v:2:621-626: syntax error at token "assign"
5_gram_verilog_file_3908.v:2:664-669: syntax error at token "assign"
5_gram_verilog_file_3908.v:2:708-713: syntax error at token "always"
5_gram_verilog_file_3908.v:2:770-775: syntax error at token "always"
5_gram_verilog_file_3908.v:2:835-843: syntax error at token "endmodule"

5_gram_verilog_file_3914.v: 5_gram_verilog_file_3914.v:4:36-39: syntax error at token "real"
5_gram_verilog_file_3914.v:4:128-133: syntax error at token "always"
5_gram_verilog_file_3914.v:4:165-167: syntax error at token "end"
5_gram_verilog_file_3914.v:4:196-201: syntax error at token "assign"
5_gram_verilog_file_3914.v:4:231-238: syntax error at token "defparam"
5_gram_verilog_file_3914.v:4:268-273: syntax error at token "always"
5_gram_verilog_file_3914.v:4:337-342: syntax error at token "assign"
5_gram_verilog_file_3914.v:4:388-393: syntax error at token "assign"
5_gram_verilog_file_3914.v:4:411-419: syntax error at token "endmodule"

5_gram_verilog_file_3917.v: 5_gram_verilog_file_3917.v:2:53-57: syntax error at token "logic"
5_gram_verilog_file_3917.v:2:136-141: syntax error at token "always"
5_gram_verilog_file_3917.v:2:213-215: syntax error at token "end"
5_gram_verilog_file_3917.v:2:234-242: syntax error at token "endmodule"

5_gram_verilog_file_3922.v: 5_gram_verilog_file_3922.v:2:146-150: syntax error at token "logic"
5_gram_verilog_file_3922.v:2:353: syntax error at token "("
5_gram_verilog_file_3922.v:2:412: syntax error at token "("
5_gram_verilog_file_3922.v:2:498-506: syntax error at token "endmodule"

5_gram_verilog_file_3928.v: 5_gram_verilog_file_3928.v:13:55-59: syntax error at token "`pp_6"
5_gram_verilog_file_3928.v:13:137-141: syntax error at token "table"
5_gram_verilog_file_3928.v:13:180: syntax error at token "1"
5_gram_verilog_file_3928.v:13:195: syntax error at token "1"
5_gram_verilog_file_3928.v:13:213: syntax error at token "?"
5_gram_verilog_file_3928.v:13:240: syntax error at token "?"
5_gram_verilog_file_3928.v:13:270: syntax error at token "?"
5_gram_verilog_file_3928.v:13:294: syntax error at token "?"
5_gram_verilog_file_3928.v:13:327: syntax error at token "?"
5_gram_verilog_file_3928.v:13:345: syntax error at token "?"
5_gram_verilog_file_3928.v:13:372: syntax error at token "?"
5_gram_verilog_file_3928.v:13:396: syntax error at token "x"
5_gram_verilog_file_3928.v:13:411: syntax error at token "1"
5_gram_verilog_file_3928.v:13:429: syntax error at token "x"
5_gram_verilog_file_3928.v:13:447-454: syntax error at token "endtable"

5_gram_verilog_file_3946.v: 5_gram_verilog_file_3946.v:2:174-178: syntax error at token "logic"
5_gram_verilog_file_3946.v:2:335-340: syntax error at token "assign"
5_gram_verilog_file_3946.v:2:394: syntax error at token "("
5_gram_verilog_file_3946.v:2:434-442: syntax error at token "endmodule"

5_gram_verilog_file_3951.v: 5_gram_verilog_file_3951.v:2:59-63: syntax error at token "logic"
5_gram_verilog_file_3951.v:2:78-86: syntax error at token "endmodule"

5_gram_verilog_file_3954.v: 5_gram_verilog_file_3954.v:8:48-53: syntax error at token "`pp_13"
5_gram_verilog_file_3954.v:8:307-317: syntax error at token "endfunction"
5_gram_verilog_file_3954.v:13:111-115: syntax error at token "input"
5_gram_verilog_file_3954.v:13:124-128: syntax error at token "input"
5_gram_verilog_file_3954.v:13:137-141: syntax error at token "input"
5_gram_verilog_file_3954.v:13:150-154: syntax error at token "inout"
5_gram_verilog_file_3954.v:13:163-168: syntax error at token "output"
5_gram_verilog_file_3954.v:13:177-182: syntax error at token "output"
5_gram_verilog_file_3954.v:13:191-195: syntax error at token "inout"
5_gram_verilog_file_3954.v:13:204-208: syntax error at token "inout"
5_gram_verilog_file_3954.v:13:217-222: syntax error at token "output"
5_gram_verilog_file_3954.v:13:245: syntax error at token "("
5_gram_verilog_file_3954.v:13:369-377: syntax error at token "endmodule"

5_gram_verilog_file_3961.v: 5_gram_verilog_file_3961.v:2:442-446: syntax error at token "logic"
5_gram_verilog_file_3961.v:2:479-487: syntax error at token "endmodule"

5_gram_verilog_file_3965.v: 5_gram_verilog_file_3965.v:3:42-46: syntax error at token "logic"
5_gram_verilog_file_3965.v:3:115-120: syntax error at token "assign"
5_gram_verilog_file_3965.v:3:182-187: syntax error at token "always"
5_gram_verilog_file_3965.v:3:268-271: syntax error at token "else"
5_gram_verilog_file_3965.v:3:313-315: syntax error at token "end"
5_gram_verilog_file_3965.v:3:348-356: syntax error at token "endmodule"

5_gram_verilog_file_3966.v: 5_gram_verilog_file_3966.v:4:388-392: syntax error at token "logic"
5_gram_verilog_file_3966.v:4:602-607: syntax error at token "assign"
5_gram_verilog_file_3966.v:4:687-695: syntax error at token "endmodule"

5_gram_verilog_file_3969.v: 5_gram_verilog_file_3969.v:2:273-277: syntax error at token "logic"
5_gram_verilog_file_3969.v:2:310-315: syntax error at token "assign"
5_gram_verilog_file_3969.v:2:333-341: syntax error at token "endmodule"

5_gram_verilog_file_3973.v: 5_gram_verilog_file_3973.v:5:59-63: syntax error at token "logic"
5_gram_verilog_file_3973.v:5:309-317: syntax error at token "endmodule"

5_gram_verilog_file_3987.v: 5_gram_verilog_file_3987.v:2:52-56: syntax error at token "logic"
5_gram_verilog_file_3987.v:2:87-95: syntax error at token "endmodule"

5_gram_verilog_file_3988.v: 5_gram_verilog_file_3988.v:4:276-280: syntax error at token "logic"
5_gram_verilog_file_3988.v:4:540-548: syntax error at token "endmodule"

5_gram_verilog_file_3995.v: 5_gram_verilog_file_3995.v:2:37-41: syntax error at token "logic"
5_gram_verilog_file_3995.v:2:235-243: syntax error at token "endmodule"

5_gram_verilog_file_3997.v: 5_gram_verilog_file_3997.v:2:108-112: syntax error at token "logic"
5_gram_verilog_file_3997.v:2:127-132: syntax error at token "assign"
5_gram_verilog_file_3997.v:2:166-174: syntax error at token "endmodule"

5_gram_verilog_file_4007.v: 5_gram_verilog_file_4007.v:2:283-287: syntax error at token "logic"
5_gram_verilog_file_4007.v:2:337-342: syntax error at token "assign"
5_gram_verilog_file_4007.v:2:364-372: syntax error at token "endmodule"

5_gram_verilog_file_4010.v: 5_gram_verilog_file_4010.v:4:528-532: syntax error at token "logic"
5_gram_verilog_file_4010.v:4:892-897: syntax error at token "always"
5_gram_verilog_file_4010.v:5:99-104: syntax error at token "assign"
5_gram_verilog_file_4010.v:5:148-153: syntax error at token "assign"
5_gram_verilog_file_4010.v:5:172-180: syntax error at token "endmodule"

5_gram_verilog_file_4015.v: 5_gram_verilog_file_4015.v:2:130-134: syntax error at token "logic"
5_gram_verilog_file_4015.v:2:580-588: syntax error at token "endmodule"
5_gram_verilog_file_4015.v:2:905-913: syntax error at token "endmodule"

5_gram_verilog_file_4023.v: 5_gram_verilog_file_4023.v:3:60-64: syntax error at token "logic"
5_gram_verilog_file_4023.v:3:91: syntax error at token "("
5_gram_verilog_file_4023.v:3:133-141: syntax error at token "endmodule"

5_gram_verilog_file_4023.v: 5_gram_verilog_file_4023.v:3:36-40: syntax error at token "logic"
5_gram_verilog_file_4023.v:3:55-60: syntax error at token "assign"
5_gram_verilog_file_4023.v:3:97-105: syntax error at token "endmodule"

5_gram_verilog_file_4026.v: 5_gram_verilog_file_4026.v:2:996-1000: syntax error at token "logic"
5_gram_verilog_file_4026.v:2:1046-1051: syntax error at token "assign"
5_gram_verilog_file_4026.v:2:1079-1087: syntax error at token "endmodule"

5_gram_verilog_file_4041.v: 5_gram_verilog_file_4041.v:2:265-269: syntax error at token "logic"
5_gram_verilog_file_4041.v:2:327-332: syntax error at token "assign"
5_gram_verilog_file_4041.v:2:368-376: syntax error at token "endmodule"

5_gram_verilog_file_4095.v: 5_gram_verilog_file_4095.v:3:60-64: syntax error at token "logic"
5_gram_verilog_file_4095.v:3:79-84: syntax error at token "assign"
5_gram_verilog_file_4095.v:3:133-141: syntax error at token "endmodule"

5_gram_verilog_file_4095.v: 5_gram_verilog_file_4095.v:2:499-503: syntax error at token "logic"
5_gram_verilog_file_4095.v:2:536-541: syntax error at token "assign"
5_gram_verilog_file_4095.v:2:564-572: syntax error at token "endmodule"

5_gram_verilog_file_4095.v: 5_gram_verilog_file_4095.v:2:98-102: syntax error at token "logic"
5_gram_verilog_file_4095.v:2:306-314: syntax error at token "endmodule"

5_gram_verilog_file_4100.v: 5_gram_verilog_file_4100.v:2:155-159: syntax error at token "logic"
5_gram_verilog_file_4100.v:2:277: syntax error at token "("
5_gram_verilog_file_4100.v:3:9: syntax error at token "("
5_gram_verilog_file_4100.v:3:40-48: syntax error at token "endmodule"

5_gram_verilog_file_4114.v: 5_gram_verilog_file_4114.v:3:318-322: syntax error at token "logic"
5_gram_verilog_file_4114.v:3:480-488: syntax error at token "endmodule"

5_gram_verilog_file_4129.v: 5_gram_verilog_file_4129.v:2:75-79: syntax error at token "logic"
5_gram_verilog_file_4129.v:2:207: syntax error at token "("
5_gram_verilog_file_4129.v:2:240-248: syntax error at token "endmodule"

5_gram_verilog_file_4129.v: 5_gram_verilog_file_4129.v:3:114-118: syntax error at token "logic"
5_gram_verilog_file_4129.v:3:255-263: syntax error at token "endmodule"

5_gram_verilog_file_4133.v: 5_gram_verilog_file_4133.v:3:75-79: syntax error at token "logic"
5_gram_verilog_file_4133.v:3:309-314: syntax error at token "always"
5_gram_verilog_file_4133.v:3:356-358: syntax error at token "end"
5_gram_verilog_file_4133.v:3:395-400: syntax error at token "assign"
5_gram_verilog_file_4133.v:3:426-434: syntax error at token "endmodule"

5_gram_verilog_file_4137.v: 5_gram_verilog_file_4137.v:2:98-102: syntax error at token "logic"
5_gram_verilog_file_4137.v:2:435-440: syntax error at token "assign"
5_gram_verilog_file_4137.v:2:475: syntax error at token "("
5_gram_verilog_file_4137.v:2:575: syntax error at token "("
5_gram_verilog_file_4137.v:2:686-694: syntax error at token "endmodule"

5_gram_verilog_file_4153.v: 5_gram_verilog_file_4153.v:2:284-288: syntax error at token "logic"
5_gram_verilog_file_4153.v:2:448-453: syntax error at token "assign"
5_gram_verilog_file_4153.v:2:492-500: syntax error at token "endmodule"

5_gram_verilog_file_4180.v: 5_gram_verilog_file_4180.v:2:146-150: syntax error at token "logic"
5_gram_verilog_file_4180.v:2:165-170: syntax error at token "assign"
5_gram_verilog_file_4180.v:2:191-196: syntax error at token "assign"
5_gram_verilog_file_4180.v:2:214-222: syntax error at token "endmodule"

5_gram_verilog_file_4183.v: 5_gram_verilog_file_4183.v:3:241-245: syntax error at token "logic"
5_gram_verilog_file_4183.v:3:300: syntax error at token "("
5_gram_verilog_file_4183.v:3:426-434: syntax error at token "endmodule"

5_gram_verilog_file_4195.v: 5_gram_verilog_file_4195.v:2:215-219: syntax error at token "logic"
5_gram_verilog_file_4195.v:2:292-300: syntax error at token "endmodule"

5_gram_verilog_file_4199.v: 5_gram_verilog_file_4199.v:5:81-85: syntax error at token "logic"
5_gram_verilog_file_4199.v:5:203: syntax error at token "("
5_gram_verilog_file_4199.v:5:454-459: syntax error at token "assign"
5_gram_verilog_file_4199.v:5:492-500: syntax error at token "endmodule"

5_gram_verilog_file_4212.v: 5_gram_verilog_file_4212.v:2:36-40: syntax error at token "logic"
5_gram_verilog_file_4212.v:2:466-471: syntax error at token "assign"
5_gram_verilog_file_4212.v:2:510-518: syntax error at token "endmodule"

5_gram_verilog_file_4212.v: 5_gram_verilog_file_4212.v:2:132-136: syntax error at token "logic"
5_gram_verilog_file_4212.v:2:309: syntax error at token "("
5_gram_verilog_file_4212.v:2:763-771: syntax error at token "endmodule"

5_gram_verilog_file_4225.v: 5_gram_verilog_file_4225.v:3:188-192: syntax error at token "logic"
5_gram_verilog_file_4225.v:3:223-231: syntax error at token "endmodule"

5_gram_verilog_file_4233.v: 5_gram_verilog_file_4233.v:2:102-106: syntax error at token "logic"
5_gram_verilog_file_4233.v:2:294-299: syntax error at token "assign"
5_gram_verilog_file_4233.v:2:371-379: syntax error at token "endmodule"

5_gram_verilog_file_4235.v: 5_gram_verilog_file_4235.v:2:36-40: syntax error at token "logic"
5_gram_verilog_file_4235.v:2:380: syntax error at token "("
5_gram_verilog_file_4235.v:2:475-483: syntax error at token "endmodule"

5_gram_verilog_file_4243.v: 5_gram_verilog_file_4243.v:2:110-114: syntax error at token "logic"
5_gram_verilog_file_4243.v:2:145-152: syntax error at token "generate"
5_gram_verilog_file_4243.v:2:243-245: syntax error at token "end"
5_gram_verilog_file_4243.v:2:277-285: syntax error at token "endmodule"

5_gram_verilog_file_4250.v: 5_gram_verilog_file_4250.v:2:369-373: syntax error at token "logic"
5_gram_verilog_file_4250.v:2:530-535: syntax error at token "assign"
5_gram_verilog_file_4250.v:2:659-667: syntax error at token "endmodule"

5_gram_verilog_file_4253.v: 5_gram_verilog_file_4253.v:2:289-293: syntax error at token "logic"
5_gram_verilog_file_4253.v:2:397-402: syntax error at token "assign"
5_gram_verilog_file_4253.v:2:427-432: syntax error at token "assign"
5_gram_verilog_file_4253.v:2:468: syntax error at token "("
5_gram_verilog_file_4253.v:2:571-578: syntax error at token "defparam"
5_gram_verilog_file_4253.v:2:611-619: syntax error at token "endmodule"

5_gram_verilog_file_4255.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 3783296313
`define pp_0 0
`default_nettype `pp_0
`define pp_1 0
`define pp_2 0
<<EOF>>
5_gram_verilog_file_4263.v: 5_gram_verilog_file_4263.v:2:183-187: syntax error at token "logic"
5_gram_verilog_file_4263.v:2:701-709: syntax error at token "endmodule"

5_gram_verilog_file_4268.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_1" at 4:40-44:; problematic formatter output is
// Seed: 1499215969
`define pp_0 0
`define pp_1 0
`timescale 1ps / 1 ps `default_nettype `pp_1
<<EOF>>
5_gram_verilog_file_4268.v: 5_gram_verilog_file_4268.v:2:265-269: syntax error at token "logic"
5_gram_verilog_file_4268.v:2:302-307: syntax error at token "always"
5_gram_verilog_file_4268.v:2:368-376: syntax error at token "endmodule"

5_gram_verilog_file_4275.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:62-66:; problematic formatter output is
// Seed: 3367969100
`define pp_0 0
`timescale 1 ps / 1ps `timescale 1ps / 1 ps `default_nettype `pp_0
<<EOF>>
5_gram_verilog_file_4278.v: 5_gram_verilog_file_4278.v:2:317-321: syntax error at token "logic"
5_gram_verilog_file_4278.v:2:386: syntax error at token "("
5_gram_verilog_file_4278.v:2:427-435: syntax error at token "endmodule"

5_gram_verilog_file_4300.v: 5_gram_verilog_file_4300.v:2:342-346: syntax error at token "logic"
5_gram_verilog_file_4300.v:2:1122-1129: syntax error at token "generate"
5_gram_verilog_file_4300.v:2:1179-1181: syntax error at token "end"
5_gram_verilog_file_4300.v:2:1229-1231: syntax error at token "end"

5_gram_verilog_file_4302.v: 5_gram_verilog_file_4302.v:2:90-94: syntax error at token "logic"
5_gram_verilog_file_4302.v:2:358-363: syntax error at token "assign"
5_gram_verilog_file_4302.v:2:403-411: syntax error at token "endmodule"

5_gram_verilog_file_4315.v: 5_gram_verilog_file_4315.v:2:191-195: syntax error at token "logic"
5_gram_verilog_file_4315.v:2:282-287: syntax error at token "always"
5_gram_verilog_file_4315.v:2:351-353: syntax error at token "end"
5_gram_verilog_file_4315.v:2:382-387: syntax error at token "assign"
5_gram_verilog_file_4315.v:2:406-414: syntax error at token "endmodule"

5_gram_verilog_file_4323.v: 5_gram_verilog_file_4323.v:2:70-74: syntax error at token "logic"
5_gram_verilog_file_4323.v:2:112-120: syntax error at token "endmodule"

5_gram_verilog_file_4324.v: 5_gram_verilog_file_4324.v:2:458-462: syntax error at token "logic"
5_gram_verilog_file_4324.v:2:1012-1020: syntax error at token "endmodule"

5_gram_verilog_file_4325.v: 5_gram_verilog_file_4325.v:2:69-73: syntax error at token "logic"
5_gram_verilog_file_4325.v:2:330: syntax error at token "("
5_gram_verilog_file_4325.v:2:499-504: syntax error at token "assign"
5_gram_verilog_file_4325.v:2:526-534: syntax error at token "endmodule"

5_gram_verilog_file_4335.v: 5_gram_verilog_file_4335.v:2:229-233: syntax error at token "logic"
5_gram_verilog_file_4335.v:2:840-845: syntax error at token "assign"
5_gram_verilog_file_4335.v:2:880-885: syntax error at token "assign"
5_gram_verilog_file_4335.v:2:904-909: syntax error at token "assign"
5_gram_verilog_file_4335.v:2:939-944: syntax error at token "assign"
5_gram_verilog_file_4335.v:2:987: syntax error at token "("
5_gram_verilog_file_4335.v:2:1009-1014: syntax error at token "assign"
5_gram_verilog_file_4335.v:2:1078-1083: syntax error at token "assign"
5_gram_verilog_file_4335.v:2:1106-1114: syntax error at token "endmodule"

5_gram_verilog_file_4352.v: 5_gram_verilog_file_4352.v:2:188-192: syntax error at token "logic"
5_gram_verilog_file_4352.v:2:383-388: syntax error at token "always"
5_gram_verilog_file_4352.v:2:432-440: syntax error at token "endmodule"

5_gram_verilog_file_4353.v: 5_gram_verilog_file_4353.v:2:232-236: syntax error at token "logic"
5_gram_verilog_file_4353.v:2:251-256: syntax error at token "assign"
5_gram_verilog_file_4353.v:2:274-279: syntax error at token "assign"
5_gram_verilog_file_4353.v:2:330: syntax error at token "("
5_gram_verilog_file_4353.v:2:402: syntax error at token "("
5_gram_verilog_file_4353.v:2:446: syntax error at token "("
5_gram_verilog_file_4353.v:2:495-503: syntax error at token "endmodule"

5_gram_verilog_file_4360.v: 5_gram_verilog_file_4360.v:2:151-155: syntax error at token "logic"
5_gram_verilog_file_4360.v:2:726-731: syntax error at token "assign"
5_gram_verilog_file_4360.v:2:809-814: syntax error at token "always"
5_gram_verilog_file_4360.v:2:870-872: syntax error at token "end"

5_gram_verilog_file_4371.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_2" at 5:18-22:; problematic formatter output is
// Seed: 1310160225
`define pp_0 0
`define pp_1 0
`define pp_2 0
`default_nettype `pp_2
`define pp_3 0
`default_nettype `pp_2
`define pp_4 0
`define pp_5 0
`define pp_6 0
`define pp_7 0
`define pp_8 0
`define pp_9 0
`define pp_10 0
`timescale 1 ps / 1ps `timescale 1 ps / 1 ps `default_nettype `pp_1
<<EOF>>
5_gram_verilog_file_4374.v: 5_gram_verilog_file_4374.v:2:229-233: syntax error at token "logic"
5_gram_verilog_file_4374.v:2:482-487: syntax error at token "assign"
5_gram_verilog_file_4374.v:2:548-553: syntax error at token "assign"
5_gram_verilog_file_4374.v:2:588-596: syntax error at token "endmodule"

5_gram_verilog_file_4410.v: 5_gram_verilog_file_4410.v:3:227-231: syntax error at token "logic"
5_gram_verilog_file_4410.v:3:431-436: syntax error at token "assign"
5_gram_verilog_file_4410.v:3:457-465: syntax error at token "endmodule"

5_gram_verilog_file_4445.v: 5_gram_verilog_file_4445.v:2:240-244: syntax error at token "logic"
5_gram_verilog_file_4445.v:2:277-285: syntax error at token "endmodule"

5_gram_verilog_file_4446.v: 5_gram_verilog_file_4446.v:2:60-64: syntax error at token "logic"
5_gram_verilog_file_4446.v:2:79-84: syntax error at token "assign"
5_gram_verilog_file_4446.v:2:118-123: syntax error at token "assign"
5_gram_verilog_file_4446.v:2:157-162: syntax error at token "assign"
5_gram_verilog_file_4446.v:2:199-207: syntax error at token "endmodule"

5_gram_verilog_file_4446.v: 5_gram_verilog_file_4446.v:2:96-100: syntax error at token "logic"
5_gram_verilog_file_4446.v:2:224: syntax error at token "("
5_gram_verilog_file_4446.v:2:292-297: syntax error at token "assign"
5_gram_verilog_file_4446.v:2:351-356: syntax error at token "assign"
5_gram_verilog_file_4446.v:2:377-385: syntax error at token "endmodule"

5_gram_verilog_file_4456.v: 5_gram_verilog_file_4456.v:2:135-139: syntax error at token "logic"
5_gram_verilog_file_4456.v:2:974-982: syntax error at token "endmodule"

5_gram_verilog_file_4471.v: 5_gram_verilog_file_4471.v:2:179-183: syntax error at token "logic"
5_gram_verilog_file_4471.v:2:555-560: syntax error at token "assign"
5_gram_verilog_file_4471.v:2:606-614: syntax error at token "endmodule"

5_gram_verilog_file_4483.v: 5_gram_verilog_file_4483.v:2:172-176: syntax error at token "logic"
5_gram_verilog_file_4483.v:2:242-250: syntax error at token "endmodule"

5_gram_verilog_file_4514.v: 5_gram_verilog_file_4514.v:2:356-360: syntax error at token "logic"
5_gram_verilog_file_4514.v:2:401-406: syntax error at token "assign"
5_gram_verilog_file_4514.v:2:447-452: syntax error at token "assign"
5_gram_verilog_file_4514.v:2:528-533: syntax error at token "assign"
5_gram_verilog_file_4514.v:2:591-599: syntax error at token "endmodule"

5_gram_verilog_file_4517.v: 5_gram_verilog_file_4517.v:2:164-168: syntax error at token "logic"
5_gram_verilog_file_4517.v:2:233-238: syntax error at token "assign"
5_gram_verilog_file_4517.v:2:285-293: syntax error at token "endmodule"

5_gram_verilog_file_4521.v: 5_gram_verilog_file_4521.v:2:36-40: syntax error at token "logic"
5_gram_verilog_file_4521.v:2:207-212: syntax error at token "assign"
5_gram_verilog_file_4521.v:2:237: syntax error at token "("
5_gram_verilog_file_4521.v:2:303-308: syntax error at token "always"
5_gram_verilog_file_4521.v:2:380-382: syntax error at token "end"

5_gram_verilog_file_4522.v: 5_gram_verilog_file_4522.v:2:36-40: syntax error at token "logic"
5_gram_verilog_file_4522.v:2:89-94: syntax error at token "assign"
5_gram_verilog_file_4522.v:2:143-148: syntax error at token "always"
5_gram_verilog_file_4522.v:2:232-235: syntax error at token "else"
5_gram_verilog_file_4522.v:2:260-262: syntax error at token "end"
5_gram_verilog_file_4522.v:2:611-619: syntax error at token "endmodule"

5_gram_verilog_file_4525.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 4:39-43:; problematic formatter output is
// Seed: 2344962728
`define pp_0 0
`define pp_1 0
`timescale 1ps / 1ps `default_nettype `pp_0
<<EOF>>
5_gram_verilog_file_4525.v: 5_gram_verilog_file_4525.v:3:99-103: syntax error at token "logic"
5_gram_verilog_file_4525.v:3:196: syntax error at token "("
5_gram_verilog_file_4525.v:3:258-263: syntax error at token "assign"
5_gram_verilog_file_4525.v:3:376-381: syntax error at token "assign"
5_gram_verilog_file_4525.v:3:400-408: syntax error at token "endmodule"

5_gram_verilog_file_4553.v: 5_gram_verilog_file_4553.v:2:208-212: syntax error at token "logic"
5_gram_verilog_file_4553.v:2:309: syntax error at token "("
5_gram_verilog_file_4553.v:2:338-343: syntax error at token "assign"
5_gram_verilog_file_4553.v:2:379-387: syntax error at token "endmodule"

5_gram_verilog_file_4569.v: 5_gram_verilog_file_4569.v:2:112-116: syntax error at token "logic"
5_gram_verilog_file_4569.v:2:220-225: syntax error at token "assign"
5_gram_verilog_file_4569.v:2:252-260: syntax error at token "endmodule"

5_gram_verilog_file_4574.v: 5_gram_verilog_file_4574.v:3:317-321: syntax error at token "logic"
5_gram_verilog_file_4574.v:3:471: syntax error at token "("
5_gram_verilog_file_4574.v:3:560-565: syntax error at token "assign"
5_gram_verilog_file_4574.v:3:584-589: syntax error at token "assign"
5_gram_verilog_file_4574.v:3:672: syntax error at token "("
5_gram_verilog_file_4574.v:3:721: syntax error at token "("
5_gram_verilog_file_4574.v:3:766-774: syntax error at token "endmodule"

5_gram_verilog_file_4576.v: 5_gram_verilog_file_4576.v:2:297-301: syntax error at token "logic"
5_gram_verilog_file_4576.v:2:392-400: syntax error at token "endmodule"

5_gram_verilog_file_4589.v: 5_gram_verilog_file_4589.v:3:483-487: syntax error at token "logic"
5_gram_verilog_file_4589.v:3:640-648: syntax error at token "endmodule"

5_gram_verilog_file_4596.v: 5_gram_verilog_file_4596.v:2:502-506: syntax error at token "logic"
5_gram_verilog_file_4596.v:2:539-547: syntax error at token "endmodule"

5_gram_verilog_file_4605.v: 5_gram_verilog_file_4605.v:2:54-58: syntax error at token "logic"
5_gram_verilog_file_4605.v:2:209-217: syntax error at token "endmodule"

5_gram_verilog_file_4606.v: 5_gram_verilog_file_4606.v:2:183-187: syntax error at token "logic"
5_gram_verilog_file_4606.v:2:250-258: syntax error at token "endmodule"

5_gram_verilog_file_4609.v: 5_gram_verilog_file_4609.v:5:180-184: syntax error at token "logic"
5_gram_verilog_file_4609.v:5:348-353: syntax error at token "assign"
5_gram_verilog_file_4609.v:5:374-382: syntax error at token "endmodule"

5_gram_verilog_file_4612.v: 5_gram_verilog_file_4612.v:2:165-169: syntax error at token "logic"
5_gram_verilog_file_4612.v:2:191: syntax error at token "("
5_gram_verilog_file_4612.v:2:241: syntax error at token "("
5_gram_verilog_file_4612.v:2:259-267: syntax error at token "endmodule"

5_gram_verilog_file_4628.v: 5_gram_verilog_file_4628.v:2:276-280: syntax error at token "logic"
5_gram_verilog_file_4628.v:2:337-342: syntax error at token "assign"
5_gram_verilog_file_4628.v:2:363-368: syntax error at token "assign"
5_gram_verilog_file_4628.v:2:443: syntax error at token "("
5_gram_verilog_file_4628.v:2:488: syntax error at token "("
5_gram_verilog_file_4628.v:2:621-629: syntax error at token "endmodule"

5_gram_verilog_file_4642.v: 5_gram_verilog_file_4642.v:2:77-81: syntax error at token "logic"
5_gram_verilog_file_4642.v:2:447-455: syntax error at token "endmodule"

5_gram_verilog_file_4644.v: 5_gram_verilog_file_4644.v:2:135-139: syntax error at token "logic"
5_gram_verilog_file_4644.v:2:240: syntax error at token "("
5_gram_verilog_file_4644.v:2:274: syntax error at token "("
5_gram_verilog_file_4644.v:2:552-557: syntax error at token "assign"
5_gram_verilog_file_4644.v:2:587-595: syntax error at token "endmodule"

5_gram_verilog_file_4646.v: 5_gram_verilog_file_4646.v:2:80-84: syntax error at token "logic"
5_gram_verilog_file_4646.v:2:99-104: syntax error at token "assign"
5_gram_verilog_file_4646.v:2:134-142: syntax error at token "endmodule"

5_gram_verilog_file_4712.v: 5_gram_verilog_file_4712.v:3:42-46: syntax error at token "logic"
5_gram_verilog_file_4712.v:3:125-130: syntax error at token "assign"
5_gram_verilog_file_4712.v:3:194-202: syntax error at token "endmodule"

5_gram_verilog_file_4712.v: 5_gram_verilog_file_4712.v:2:37-41: syntax error at token "logic"
5_gram_verilog_file_4712.v:2:346: syntax error at token "("
5_gram_verilog_file_4712.v:2:575-583: syntax error at token "endmodule"

5_gram_verilog_file_4720.v: 5_gram_verilog_file_4720.v:2:109-113: syntax error at token "logic"
5_gram_verilog_file_4720.v:2:291-296: syntax error at token "assign"
5_gram_verilog_file_4720.v:2:315-320: syntax error at token "assign"
5_gram_verilog_file_4720.v:2:394-402: syntax error at token "endmodule"

5_gram_verilog_file_4721.v: 5_gram_verilog_file_4721.v:2:59-63: syntax error at token "logic"
5_gram_verilog_file_4721.v:2:78-83: syntax error at token "assign"
5_gram_verilog_file_4721.v:2:113-121: syntax error at token "endmodule"

5_gram_verilog_file_4722.v: 5_gram_verilog_file_4722.v:3:58-62: syntax error at token "logic"
5_gram_verilog_file_4722.v:3:155-163: syntax error at token "endmodule"

5_gram_verilog_file_4729.v: 5_gram_verilog_file_4729.v:2:252-256: syntax error at token "logic"
5_gram_verilog_file_4729.v:2:563: syntax error at token "("
5_gram_verilog_file_4729.v:2:637-642: syntax error at token "assign"
5_gram_verilog_file_4729.v:2:747-754: syntax error at token "generate"
5_gram_verilog_file_4729.v:2:816-826: syntax error at token "endgenerate"
5_gram_verilog_file_4729.v:2:846-854: syntax error at token "endmodule"

5_gram_verilog_file_4747.v: 5_gram_verilog_file_4747.v:3:703-707: syntax error at token "logic"
5_gram_verilog_file_4747.v:3:779: syntax error at token "("
5_gram_verilog_file_4747.v:3:922-927: syntax error at token "assign"
5_gram_verilog_file_4747.v:3:946-954: syntax error at token "endmodule"

5_gram_verilog_file_4749.v: 5_gram_verilog_file_4749.v:2:86-90: syntax error at token "logic"
5_gram_verilog_file_4749.v:2:220-225: syntax error at token "assign"
5_gram_verilog_file_4749.v:2:294: syntax error at token "("
5_gram_verilog_file_4749.v:2:320-325: syntax error at token "always"
5_gram_verilog_file_4749.v:2:370: syntax error at token "("
5_gram_verilog_file_4749.v:2:589-597: syntax error at token "endmodule"

5_gram_verilog_file_4755.v: 5_gram_verilog_file_4755.v:2:192-196: syntax error at token "logic"
5_gram_verilog_file_4755.v:2:452-459: syntax error at token "defparam"
5_gram_verilog_file_4755.v:2:488-496: syntax error at token "endmodule"

5_gram_verilog_file_4765.v: 5_gram_verilog_file_4765.v:2:376-380: syntax error at token "logic"
5_gram_verilog_file_4765.v:2:696-704: syntax error at token "endmodule"

5_gram_verilog_file_4817.v: 5_gram_verilog_file_4817.v:2:126-130: syntax error at token "logic"
5_gram_verilog_file_4817.v:2:258: syntax error at token "("
5_gram_verilog_file_4817.v:2:280-285: syntax error at token "assign"
5_gram_verilog_file_4817.v:3:25-33: syntax error at token "endmodule"

5_gram_verilog_file_4817.v: 5_gram_verilog_file_4817.v:2:280-284: syntax error at token "logic"
5_gram_verilog_file_4817.v:2:367-375: syntax error at token "endmodule"

5_gram_verilog_file_4827.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_1" at 4:39-43:; problematic formatter output is
// Seed: 1514061051
`define pp_0 0
`define pp_1 0
`timescale 1ps / 1ps `default_nettype `pp_1
<<EOF>>
5_gram_verilog_file_4839.v: 5_gram_verilog_file_4839.v:3:75-79: syntax error at token "logic"
5_gram_verilog_file_4839.v:3:110-115: syntax error at token "assign"
5_gram_verilog_file_4839.v:3:142-150: syntax error at token "endmodule"

5_gram_verilog_file_4845.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:63-67:; problematic formatter output is
// Seed: 649628376
`define pp_0 0
`timescale 1 ps / 1ps `timescale 1 ps / 1 ps `default_nettype `pp_0
<<EOF>>
5_gram_verilog_file_4845.v: 5_gram_verilog_file_4845.v:3:421-425: syntax error at token "logic"
5_gram_verilog_file_4845.v:3:927-935: syntax error at token "endmodule"

5_gram_verilog_file_4846.v: 5_gram_verilog_file_4846.v:2:587-591: syntax error at token "logic"
5_gram_verilog_file_4846.v:2:663: syntax error at token "("
5_gram_verilog_file_4846.v:2:855-860: syntax error at token "assign"
5_gram_verilog_file_4846.v:2:908-916: syntax error at token "endmodule"

5_gram_verilog_file_4847.v: 5_gram_verilog_file_4847.v:2:69-73: syntax error at token "logic"
5_gram_verilog_file_4847.v:2:303-311: syntax error at token "endmodule"

5_gram_verilog_file_4868.v: 5_gram_verilog_file_4868.v:2:85-89: syntax error at token "logic"
5_gram_verilog_file_4868.v:2:250-258: syntax error at token "endmodule"

5_gram_verilog_file_4868.v: 5_gram_verilog_file_4868.v:2:120-124: syntax error at token "logic"
5_gram_verilog_file_4868.v:2:375-380: syntax error at token "assign"
5_gram_verilog_file_4868.v:2:445-450: syntax error at token "assign"
5_gram_verilog_file_4868.v:2:498-503: syntax error at token "assign"
5_gram_verilog_file_4868.v:2:534-539: syntax error at token "assign"
5_gram_verilog_file_4868.v:2:562-567: syntax error at token "always"
5_gram_verilog_file_4868.v:2:607-615: syntax error at token "endmodule"

5_gram_verilog_file_4883.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_4" at 5:18-22:; problematic formatter output is
// Seed: 2523489403
`define pp_2 0
`define pp_3 0
`define pp_4 0
`default_nettype `pp_4
`define pp_5 0
`timescale 1ps / 1 ps
`define pp_6 0
`define pp_7 0
`default_nettype `pp_3 `timescale 1ps / 1ps
module module_0 (
    output id_0,
    input  id_1
);
  logic id_2;
  logic id_3;
  logic id_4;
  assign id_4 = 1;
  logic id_5;
  logic id_6;
  assign id_4 = id_1;
  logic id_7 = 1 + 1;
endmodule
<<EOF>>
5_gram_verilog_file_4910.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:40-44:; problematic formatter output is
// Seed: 1901583485
`define pp_0 0
`timescale 1ps / 1 ps `default_nettype `pp_0
<<EOF>>
5_gram_verilog_file_4920.v: 5_gram_verilog_file_4920.v:2:139-143: syntax error at token "logic"
5_gram_verilog_file_4920.v:2:198-203: syntax error at token "always"
5_gram_verilog_file_4920.v:2:255-257: syntax error at token "end"

5_gram_verilog_file_4925.v: 5_gram_verilog_file_4925.v:2:126-130: syntax error at token "logic"
5_gram_verilog_file_4925.v:2:256-264: syntax error at token "endmodule"

5_gram_verilog_file_4926.v: 5_gram_verilog_file_4926.v:2:323-327: syntax error at token "logic"
5_gram_verilog_file_4926.v:2:360-365: syntax error at token "always"
5_gram_verilog_file_4926.v:2:444-445: syntax error at token "<="
5_gram_verilog_file_4926.v:2:466-468: syntax error at token "end"
5_gram_verilog_file_4926.v:2:499-507: syntax error at token "endmodule"

5_gram_verilog_file_4941.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 1979443210
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
5_gram_verilog_file_4943.v: 5_gram_verilog_file_4943.v:2:157-161: syntax error at token "logic"
5_gram_verilog_file_4943.v:2:224-229: syntax error at token "assign"
5_gram_verilog_file_4943.v:2:268-276: syntax error at token "endmodule"

5_gram_verilog_file_4953.v: 5_gram_verilog_file_4953.v:2:36-40: syntax error at token "logic"
5_gram_verilog_file_4953.v:2:336-344: syntax error at token "endmodule"
5_gram_verilog_file_4953.v:2:417-422: syntax error at token "assign"
5_gram_verilog_file_4953.v:2:441-449: syntax error at token "endmodule"

5_gram_verilog_file_4955.v: 5_gram_verilog_file_4955.v:2:118-122: syntax error at token "logic"
5_gram_verilog_file_4955.v:2:356: syntax error at token "("
5_gram_verilog_file_4955.v:2:418-423: syntax error at token "assign"
5_gram_verilog_file_4955.v:2:458: syntax error at token "("
5_gram_verilog_file_4955.v:2:538-546: syntax error at token "endmodule"

5_gram_verilog_file_4981.v: 5_gram_verilog_file_4981.v:28:269-273: syntax error at token "logic"
5_gram_verilog_file_4981.v:28:323-328: syntax error at token "always"
5_gram_verilog_file_4981.v:28:417: syntax error at token "("
5_gram_verilog_file_4981.v:28:573-578: syntax error at token "assign"
5_gram_verilog_file_4981.v:28:606: syntax error at token "("
5_gram_verilog_file_4981.v:28:678-683: syntax error at token "always"
5_gram_verilog_file_4981.v:28:767-769: syntax error at token "end"

5_gram_verilog_file_4983.v: 5_gram_verilog_file_4983.v:2:126-130: syntax error at token "logic"
5_gram_verilog_file_4983.v:2:226-234: syntax error at token "endmodule"

5_gram_verilog_file_4985.v: 5_gram_verilog_file_4985.v:2:60-64: syntax error at token "logic"
5_gram_verilog_file_4985.v:2:313-321: syntax error at token "endmodule"

5_gram_verilog_file_4985.v: 5_gram_verilog_file_4985.v:2:52-56: syntax error at token "logic"
5_gram_verilog_file_4985.v:2:71-76: syntax error at token "assign"
5_gram_verilog_file_4985.v:2:97-105: syntax error at token "endmodule"

5_gram_verilog_file_4985.v: 5_gram_verilog_file_4985.v:2:74-78: syntax error at token "logic"
5_gram_verilog_file_4985.v:2:142-147: syntax error at token "assign"
5_gram_verilog_file_4985.v:2:181-186: syntax error at token "assign"
5_gram_verilog_file_4985.v:2:204-209: syntax error at token "assign"
5_gram_verilog_file_4985.v:2:297-302: syntax error at token "assign"
5_gram_verilog_file_4985.v:2:526-531: syntax error at token "assign"
5_gram_verilog_file_4985.v:2:549-557: syntax error at token "endmodule"

5_gram_verilog_file_4985.v: 5_gram_verilog_file_4985.v:4:52-56: syntax error at token "logic"
5_gram_verilog_file_4985.v:4:234-239: syntax error at token "assign"
5_gram_verilog_file_4985.v:4:267: syntax error at token "("
5_gram_verilog_file_4985.v:4:314-319: syntax error at token "assign"
5_gram_verilog_file_4985.v:4:337-342: syntax error at token "always"
5_gram_verilog_file_4985.v:4:371-379: syntax error at token "endmodule"

5_gram_verilog_file_4991.v: 5_gram_verilog_file_4991.v:2:57-61: syntax error at token "logic"
5_gram_verilog_file_4991.v:2:258-266: syntax error at token "endmodule"

5_gram_verilog_file_4991.v: 5_gram_verilog_file_4991.v:2:1803-1804: syntax error at token "\'"

5_gram_verilog_file_5002.v: 5_gram_verilog_file_5002.v:2:184-188: syntax error at token "logic"
5_gram_verilog_file_5002.v:2:308-313: syntax error at token "assign"
5_gram_verilog_file_5002.v:2:376: syntax error at token "("
5_gram_verilog_file_5002.v:2:433-438: syntax error at token "assign"
5_gram_verilog_file_5002.v:2:472-480: syntax error at token "endmodule"

5_gram_verilog_file_5002.v: 5_gram_verilog_file_5002.v:2:243-247: syntax error at token "logic"
5_gram_verilog_file_5002.v:2:375: syntax error at token "("
5_gram_verilog_file_5002.v:2:447-455: syntax error at token "endmodule"

5_gram_verilog_file_5037.v: 5_gram_verilog_file_5037.v:2:51-53: syntax error at token "reg"
5_gram_verilog_file_5037.v:2:74: syntax error at token "("
5_gram_verilog_file_5037.v:2:140-145: syntax error at token "assign"
5_gram_verilog_file_5037.v:2:206-214: syntax error at token "endmodule"

5_gram_verilog_file_5039.v: 5_gram_verilog_file_5039.v:2:76-80: syntax error at token "logic"
5_gram_verilog_file_5039.v:2:214: syntax error at token "("
5_gram_verilog_file_5039.v:2:361-369: syntax error at token "endmodule"

5_gram_verilog_file_5044.v: 5_gram_verilog_file_5044.v:3:271-275: syntax error at token "logic"
5_gram_verilog_file_5044.v:3:499-504: syntax error at token "assign"
5_gram_verilog_file_5044.v:3:522-530: syntax error at token "endmodule"

5_gram_verilog_file_5045.v: 5_gram_verilog_file_5045.v:3:200-204: syntax error at token "logic"
5_gram_verilog_file_5045.v:3:328-333: syntax error at token "always"
5_gram_verilog_file_5045.v:3:419-421: syntax error at token "end"

5_gram_verilog_file_5046.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 103327008
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
5_gram_verilog_file_5051.v: 5_gram_verilog_file_5051.v:2:75-79: syntax error at token "logic"
5_gram_verilog_file_5051.v:2:189-194: syntax error at token "assign"
5_gram_verilog_file_5051.v:2:282-290: syntax error at token "endmodule"

5_gram_verilog_file_5054.v: 5_gram_verilog_file_5054.v:3:54-58: syntax error at token "logic"
5_gram_verilog_file_5054.v:3:73-78: syntax error at token "assign"
5_gram_verilog_file_5054.v:3:111-119: syntax error at token "endmodule"

5_gram_verilog_file_5083.v: 5_gram_verilog_file_5083.v:2:403-407: syntax error at token "logic"
5_gram_verilog_file_5083.v:2:458-463: syntax error at token "assign"
5_gram_verilog_file_5083.v:2:482-490: syntax error at token "endmodule"

5_gram_verilog_file_5085.v: 5_gram_verilog_file_5085.v:4:86-90: syntax error at token "logic"
5_gram_verilog_file_5085.v:4:161-166: syntax error at token "assign"
5_gram_verilog_file_5085.v:4:230-238: syntax error at token "endmodule"

5_gram_verilog_file_5087.v: 5_gram_verilog_file_5087.v:3:42-46: syntax error at token "logic"
5_gram_verilog_file_5087.v:3:93-101: syntax error at token "endmodule"

5_gram_verilog_file_5087.v: 5_gram_verilog_file_5087.v:2:60-64: syntax error at token "logic"
5_gram_verilog_file_5087.v:2:234-242: syntax error at token "endmodule"

5_gram_verilog_file_5090.v: 5_gram_verilog_file_5090.v:2:74-78: syntax error at token "logic"
5_gram_verilog_file_5090.v:2:142-147: syntax error at token "assign"
5_gram_verilog_file_5090.v:2:215-223: syntax error at token "endmodule"

5_gram_verilog_file_5090.v: 5_gram_verilog_file_5090.v:2:367-371: syntax error at token "logic"
5_gram_verilog_file_5090.v:2:428: syntax error at token "("
5_gram_verilog_file_5090.v:2:460: syntax error at token "("
5_gram_verilog_file_5090.v:2:574: syntax error at token "("
5_gram_verilog_file_5090.v:2:639-647: syntax error at token "endmodule"
5_gram_verilog_file_5090.v:2:1378-1383: syntax error at token "assign"
5_gram_verilog_file_5090.v:2:1449: syntax error at token "("
5_gram_verilog_file_5090.v:2:1515-1523: syntax error at token "endmodule"

5_gram_verilog_file_5106.v: 5_gram_verilog_file_5106.v:2:225-229: syntax error at token "logic"
5_gram_verilog_file_5106.v:2:318: syntax error at token "("
5_gram_verilog_file_5106.v:2:358-366: syntax error at token "endmodule"

5_gram_verilog_file_5106.v: 5_gram_verilog_file_5106.v:2:36-40: syntax error at token "logic"
5_gram_verilog_file_5106.v:2:287-292: syntax error at token "assign"
5_gram_verilog_file_5106.v:2:319-327: syntax error at token "endmodule"

5_gram_verilog_file_5113.v: 5_gram_verilog_file_5113.v:2:37-41: syntax error at token "logic"
5_gram_verilog_file_5113.v:2:241-246: syntax error at token "assign"
5_gram_verilog_file_5113.v:2:264-269: syntax error at token "assign"
5_gram_verilog_file_5113.v:2:308-316: syntax error at token "endmodule"

5_gram_verilog_file_5135.v: 5_gram_verilog_file_5135.v:3:518-522: syntax error at token "logic"
5_gram_verilog_file_5135.v:3:703-711: syntax error at token "endmodule"

5_gram_verilog_file_5143.v: 5_gram_verilog_file_5143.v:3:42-46: syntax error at token "logic"
5_gram_verilog_file_5143.v:3:135-143: syntax error at token "endmodule"

5_gram_verilog_file_5159.v: 5_gram_verilog_file_5159.v:3:189-193: syntax error at token "logic"
5_gram_verilog_file_5159.v:3:221: syntax error at token "("
5_gram_verilog_file_5159.v:3:496: syntax error at token "("
5_gram_verilog_file_5159.v:3:673-681: syntax error at token "endmodule"

5_gram_verilog_file_5182.v: 5_gram_verilog_file_5182.v:2:102-106: syntax error at token "logic"
5_gram_verilog_file_5182.v:2:144-151: syntax error at token "defparam"
5_gram_verilog_file_5182.v:2:178-186: syntax error at token "endmodule"

5_gram_verilog_file_5186.v: 5_gram_verilog_file_5186.v:2:70-74: syntax error at token "logic"
5_gram_verilog_file_5186.v:2:403: syntax error at token "("
5_gram_verilog_file_5186.v:2:430-435: syntax error at token "genvar"
5_gram_verilog_file_5186.v:2:448-456: syntax error at token "endmodule"

5_gram_verilog_file_5193.v: 5_gram_verilog_file_5193.v:5:108-112: syntax error at token "logic"
5_gram_verilog_file_5193.v:5:205-210: syntax error at token "always"
5_gram_verilog_file_5193.v:5:287-289: syntax error at token "end"
5_gram_verilog_file_5193.v:5:318-326: syntax error at token "endmodule"

5_gram_verilog_file_5196.v: 5_gram_verilog_file_5196.v:2:320-324: syntax error at token "logic"
5_gram_verilog_file_5196.v:2:450-458: syntax error at token "endmodule"

5_gram_verilog_file_5199.v: 5_gram_verilog_file_5199.v:2:76-80: syntax error at token "logic"
5_gram_verilog_file_5199.v:2:161-166: syntax error at token "always"
5_gram_verilog_file_5199.v:2:238-240: syntax error at token "end"
5_gram_verilog_file_5199.v:2:298-306: syntax error at token "endmodule"

5_gram_verilog_file_5216.v: 5_gram_verilog_file_5216.v:2:76-80: syntax error at token "logic"
5_gram_verilog_file_5216.v:2:177-185: syntax error at token "endmodule"

5_gram_verilog_file_5222.v: 5_gram_verilog_file_5222.v:3:43-47: syntax error at token "logic"
5_gram_verilog_file_5222.v:3:215-220: syntax error at token "assign"
5_gram_verilog_file_5222.v:3:241-249: syntax error at token "endmodule"

5_gram_verilog_file_5227.v: 5_gram_verilog_file_5227.v:2:143-147: syntax error at token "logic"
5_gram_verilog_file_5227.v:2:259: syntax error at token "("
5_gram_verilog_file_5227.v:2:324-329: syntax error at token "assign"
5_gram_verilog_file_5227.v:2:365-370: syntax error at token "assign"
5_gram_verilog_file_5227.v:2:389-397: syntax error at token "endmodule"

5_gram_verilog_file_5227.v: 5_gram_verilog_file_5227.v:2:116-120: syntax error at token "logic"
5_gram_verilog_file_5227.v:2:151-156: syntax error at token "assign"
5_gram_verilog_file_5227.v:2:198-206: syntax error at token "endmodule"

5_gram_verilog_file_5232.v: 5_gram_verilog_file_5232.v:2:69-73: syntax error at token "logic"
5_gram_verilog_file_5232.v:2:171: syntax error at token "("
5_gram_verilog_file_5232.v:2:211-219: syntax error at token "endmodule"

5_gram_verilog_file_5234.v: 5_gram_verilog_file_5234.v:3:52-56: syntax error at token "logic"
5_gram_verilog_file_5234.v:3:288: syntax error at token "("
5_gram_verilog_file_5234.v:3:317-325: syntax error at token "endmodule"

5_gram_verilog_file_5237.v: 5_gram_verilog_file_5237.v:2:365-369: syntax error at token "logic"
5_gram_verilog_file_5237.v:2:596: syntax error at token "("
5_gram_verilog_file_5237.v:2:907: syntax error at token "("
5_gram_verilog_file_5237.v:2:946-954: syntax error at token "endmodule"

5_gram_verilog_file_5242.v: 5_gram_verilog_file_5242.v:2:92-96: syntax error at token "logic"
5_gram_verilog_file_5242.v:2:675-683: syntax error at token "endmodule"

5_gram_verilog_file_5249.v: 5_gram_verilog_file_5249.v:2:256-260: syntax error at token "logic"
5_gram_verilog_file_5249.v:2:310-318: syntax error at token "endmodule"

5_gram_verilog_file_5258.v: 5_gram_verilog_file_5258.v:2:449-453: syntax error at token "logic"
5_gram_verilog_file_5258.v:2:482: syntax error at token "("
5_gram_verilog_file_5258.v:2:697-702: syntax error at token "assign"
5_gram_verilog_file_5258.v:2:758-763: syntax error at token "assign"
5_gram_verilog_file_5258.v:2:798-803: syntax error at token "assign"
5_gram_verilog_file_5258.v:2:843: syntax error at token "("
5_gram_verilog_file_5258.v:2:867-872: syntax error at token "always"
5_gram_verilog_file_5258.v:2:975-977: syntax error at token "end"
5_gram_verilog_file_5258.v:2:1029-1037: syntax error at token "endmodule"

5_gram_verilog_file_5263.v: 5_gram_verilog_file_5263.v:2:358-360: syntax error at token "reg"
5_gram_verilog_file_5263.v:2:376-381: syntax error at token "assign"
5_gram_verilog_file_5263.v:2:473-481: syntax error at token "endmodule"

5_gram_verilog_file_5265.v: 5_gram_verilog_file_5265.v:2:460-464: syntax error at token "logic"
5_gram_verilog_file_5265.v:2:641-649: syntax error at token "endmodule"

5_gram_verilog_file_5277.v: 5_gram_verilog_file_5277.v:9:572-576: syntax error at token "`pp_9"
5_gram_verilog_file_5277.v:9:648-652: syntax error at token "input"
5_gram_verilog_file_5277.v:9:760-764: syntax error at token "begin"
5_gram_verilog_file_5277.v:9:788-790: syntax error at token "end"
5_gram_verilog_file_5277.v:29:237-242: syntax error at token "assign"
5_gram_verilog_file_5277.v:29:278-286: syntax error at token "endmodule"

5_gram_verilog_file_5279.v: 5_gram_verilog_file_5279.v:2:74-78: syntax error at token "logic"
5_gram_verilog_file_5279.v:2:127-135: syntax error at token "endmodule"

5_gram_verilog_file_5280.v: 5_gram_verilog_file_5280.v:3:446-450: syntax error at token "logic"
5_gram_verilog_file_5280.v:3:466-471: syntax error at token "always"
5_gram_verilog_file_5280.v:3:537-545: syntax error at token "endmodule"

5_gram_verilog_file_5286.v: 5_gram_verilog_file_5286.v:2:158-162: syntax error at token "logic"
5_gram_verilog_file_5286.v:2:215-220: syntax error at token "assign"
5_gram_verilog_file_5286.v:2:250-255: syntax error at token "always"
5_gram_verilog_file_5286.v:2:297-305: syntax error at token "endmodule"

5_gram_verilog_file_5286.v: 5_gram_verilog_file_5286.v:2:138-142: syntax error at token "logic"
5_gram_verilog_file_5286.v:2:509-514: syntax error at token "assign"
5_gram_verilog_file_5286.v:2:594-599: syntax error at token "always"
5_gram_verilog_file_5286.v:2:662-664: syntax error at token "end"
5_gram_verilog_file_5286.v:2:724-732: syntax error at token "endmodule"

5_gram_verilog_file_5297.v: 5_gram_verilog_file_5297.v:2:69-73: syntax error at token "logic"
5_gram_verilog_file_5297.v:2:351-358: syntax error at token "defparam"
5_gram_verilog_file_5297.v:2:549-557: syntax error at token "endmodule"

5_gram_verilog_file_5303.v: 5_gram_verilog_file_5303.v:2:73-77: syntax error at token "logic"
5_gram_verilog_file_5303.v:2:187-192: syntax error at token "assign"
5_gram_verilog_file_5303.v:2:226-231: syntax error at token "assign"
5_gram_verilog_file_5303.v:2:252-260: syntax error at token "endmodule"

5_gram_verilog_file_5327.v: 5_gram_verilog_file_5327.v:2:151-155: syntax error at token "logic"
5_gram_verilog_file_5327.v:2:170-175: syntax error at token "assign"
5_gram_verilog_file_5327.v:2:196-201: syntax error at token "assign"
5_gram_verilog_file_5327.v:2:235-243: syntax error at token "endmodule"

5_gram_verilog_file_5328.v: 5_gram_verilog_file_5328.v:3:264-268: syntax error at token "logic"
5_gram_verilog_file_5328.v:3:368-373: syntax error at token "assign"
5_gram_verilog_file_5328.v:3:395-403: syntax error at token "endmodule"

5_gram_verilog_file_5336.v: 5_gram_verilog_file_5336.v:5:114-118: syntax error at token "logic"
5_gram_verilog_file_5336.v:5:361-366: syntax error at token "assign"
5_gram_verilog_file_5336.v:5:478-483: syntax error at token "assign"
5_gram_verilog_file_5336.v:5:501-506: syntax error at token "assign"
5_gram_verilog_file_5336.v:5:527-534: syntax error at token "generate"
5_gram_verilog_file_5336.v:5:564-574: syntax error at token "endgenerate"
5_gram_verilog_file_5336.v:5:594-599: syntax error at token "assign"
5_gram_verilog_file_5336.v:5:694-702: syntax error at token "endmodule"

5_gram_verilog_file_5345.v: 5_gram_verilog_file_5345.v:2:245-249: syntax error at token "logic"
5_gram_verilog_file_5345.v:2:336-341: syntax error at token "assign"
5_gram_verilog_file_5345.v:2:420: syntax error at token "("
5_gram_verilog_file_5345.v:2:438-446: syntax error at token "endmodule"

5_gram_verilog_file_5354.v: 5_gram_verilog_file_5354.v:2:108-112: syntax error at token "logic"
5_gram_verilog_file_5354.v:2:127-135: syntax error at token "endmodule"

5_gram_verilog_file_5385.v: 5_gram_verilog_file_5385.v:2:167-171: syntax error at token "logic"
5_gram_verilog_file_5385.v:2:279-284: syntax error at token "assign"
5_gram_verilog_file_5385.v:2:303-311: syntax error at token "endmodule"

5_gram_verilog_file_5393.v: 5_gram_verilog_file_5393.v:2:144-148: syntax error at token "logic"
5_gram_verilog_file_5393.v:2:181-186: syntax error at token "assign"
5_gram_verilog_file_5393.v:2:213-221: syntax error at token "endmodule"

5_gram_verilog_file_5402.v: 5_gram_verilog_file_5402.v:2:276-280: syntax error at token "logic"
5_gram_verilog_file_5402.v:2:364-372: syntax error at token "endmodule"

5_gram_verilog_file_5408.v: 5_gram_verilog_file_5408.v:2:361-365: syntax error at token "logic"
5_gram_verilog_file_5408.v:2:395: syntax error at token "("
5_gram_verilog_file_5408.v:2:467-475: syntax error at token "endmodule"

5_gram_verilog_file_5417.v: 5_gram_verilog_file_5417.v:3:205-209: syntax error at token "logic"
5_gram_verilog_file_5417.v:3:224-232: syntax error at token "endmodule"

5_gram_verilog_file_5418.v: 5_gram_verilog_file_5418.v:3:342-346: syntax error at token "logic"
5_gram_verilog_file_5418.v:3:725-730: syntax error at token "always"
5_gram_verilog_file_5418.v:3:811-819: syntax error at token "endmodule"

5_gram_verilog_file_5422.v: 5_gram_verilog_file_5422.v:2:59-63: syntax error at token "logic"
5_gram_verilog_file_5422.v:2:417-422: syntax error at token "assign"
5_gram_verilog_file_5422.v:2:444-449: syntax error at token "always"
5_gram_verilog_file_5422.v:2:480-482: syntax error at token "end"

5_gram_verilog_file_5424.v: 5_gram_verilog_file_5424.v:2:501-505: syntax error at token "logic"
5_gram_verilog_file_5424.v:2:580: syntax error at token "("
5_gram_verilog_file_5424.v:2:624: syntax error at token "("
5_gram_verilog_file_5424.v:2:799-807: syntax error at token "endmodule"

5_gram_verilog_file_5441.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:40-44:; problematic formatter output is
// Seed: 2178193905
`define pp_0 0
`timescale 1 ps / 1ps `default_nettype `pp_0
<<EOF>>
5_gram_verilog_file_5450.v: 5_gram_verilog_file_5450.v:2:384-388: syntax error at token "logic"
5_gram_verilog_file_5450.v:2:598-603: syntax error at token "assign"
5_gram_verilog_file_5450.v:2:707-715: syntax error at token "endmodule"

5_gram_verilog_file_5454.v: 5_gram_verilog_file_5454.v:2:222-226: syntax error at token "logic"
5_gram_verilog_file_5454.v:2:784-792: syntax error at token "endmodule"
5_gram_verilog_file_5454.v:2:858-863: syntax error at token "assign"
5_gram_verilog_file_5454.v:2:882-887: syntax error at token "assign"
5_gram_verilog_file_5454.v:2:998-1006: syntax error at token "endmodule"

5_gram_verilog_file_5459.v: 5_gram_verilog_file_5459.v:2:429-430: syntax error at token "\'"

5_gram_verilog_file_5468.v: 5_gram_verilog_file_5468.v:3:99-103: syntax error at token "logic"
5_gram_verilog_file_5468.v:3:130: syntax error at token "("
5_gram_verilog_file_5468.v:3:280-288: syntax error at token "endmodule"

5_gram_verilog_file_5480.v: 5_gram_verilog_file_5480.v:2:411-415: syntax error at token "logic"
5_gram_verilog_file_5480.v:2:548-553: syntax error at token "assign"
5_gram_verilog_file_5480.v:2:771-779: syntax error at token "endmodule"

5_gram_verilog_file_5490.v: 5_gram_verilog_file_5490.v:2:339-343: syntax error at token "logic"
5_gram_verilog_file_5490.v:2:376-384: syntax error at token "endmodule"

5_gram_verilog_file_5495.v: 5_gram_verilog_file_5495.v:2:297-301: syntax error at token "logic"
5_gram_verilog_file_5495.v:2:599-604: syntax error at token "assign"
5_gram_verilog_file_5495.v:2:645-650: syntax error at token "genvar"
5_gram_verilog_file_5495.v:2:663-668: syntax error at token "assign"
5_gram_verilog_file_5495.v:2:690-698: syntax error at token "endmodule"

5_gram_verilog_file_5505.v: 5_gram_verilog_file_5505.v:4:137-141: syntax error at token "logic"
5_gram_verilog_file_5505.v:4:278-286: syntax error at token "endmodule"

5_gram_verilog_file_5529.v: 5_gram_verilog_file_5529.v:2:86-90: syntax error at token "logic"
5_gram_verilog_file_5529.v:2:128-133: syntax error at token "assign"
5_gram_verilog_file_5529.v:2:154-162: syntax error at token "endmodule"

5_gram_verilog_file_5544.v: 5_gram_verilog_file_5544.v:2:75-79: syntax error at token "logic"
5_gram_verilog_file_5544.v:2:216-224: syntax error at token "endmodule"

5_gram_verilog_file_5545.v: 5_gram_verilog_file_5545.v:2:568-572: syntax error at token "logic"
5_gram_verilog_file_5545.v:2:588-594: syntax error at token "specify"
5_gram_verilog_file_5545.v:2:643-644: syntax error at token "if"
5_gram_verilog_file_5545.v:2:756-761: syntax error at token "$width"
5_gram_verilog_file_5545.v:2:798-807: syntax error at token "endspecify"
5_gram_verilog_file_5545.v:2:838-846: syntax error at token "endmodule"

5_gram_verilog_file_5566.v: 5_gram_verilog_file_5566.v:2:232-236: syntax error at token "logic"
5_gram_verilog_file_5566.v:2:252-257: syntax error at token "assign"
5_gram_verilog_file_5566.v:2:296-304: syntax error at token "endmodule"

5_gram_verilog_file_5566.v: 5_gram_verilog_file_5566.v:2:193-197: syntax error at token "logic"
5_gram_verilog_file_5566.v:2:212-217: syntax error at token "assign"
5_gram_verilog_file_5566.v:2:241-249: syntax error at token "endmodule"

5_gram_verilog_file_5569.v: 5_gram_verilog_file_5569.v:2:37-41: syntax error at token "logic"
5_gram_verilog_file_5569.v:2:176-181: syntax error at token "always"
5_gram_verilog_file_5569.v:2:217-222: syntax error at token "assign"
5_gram_verilog_file_5569.v:2:284-289: syntax error at token "assign"
5_gram_verilog_file_5569.v:2:322-327: syntax error at token "assign"
5_gram_verilog_file_5569.v:2:370: syntax error at token "("
5_gram_verilog_file_5569.v:2:411-416: syntax error at token "assign"
5_gram_verilog_file_5569.v:2:455-463: syntax error at token "endmodule"

5_gram_verilog_file_5585.v: 5_gram_verilog_file_5585.v:2:68-70: syntax error at token "tri"
5_gram_verilog_file_5585.v:2:297-302: syntax error at token "assign"
5_gram_verilog_file_5585.v:2:368-376: syntax error at token "endmodule"

5_gram_verilog_file_5589.v: 5_gram_verilog_file_5589.v:2:894-898: syntax error at token "logic"
5_gram_verilog_file_5589.v:2:1211-1216: syntax error at token "assign"
5_gram_verilog_file_5589.v:2:1309-1314: syntax error at token "assign"
5_gram_verilog_file_5589.v:2:1333-1341: syntax error at token "endmodule"

5_gram_verilog_file_5600.v: 5_gram_verilog_file_5600.v:2:246-250: syntax error at token "logic"
5_gram_verilog_file_5600.v:2:280: syntax error at token "("
5_gram_verilog_file_5600.v:2:422-430: syntax error at token "endmodule"

5_gram_verilog_file_5635.v: 5_gram_verilog_file_5635.v:4:167-171: syntax error at token "logic"
5_gram_verilog_file_5635.v:4:289: syntax error at token "("
5_gram_verilog_file_5635.v:4:532-540: syntax error at token "endmodule"

5_gram_verilog_file_5636.v: 5_gram_verilog_file_5636.v:2:606-610: syntax error at token "logic"
5_gram_verilog_file_5636.v:2:626-631: syntax error at token "assign"
5_gram_verilog_file_5636.v:2:681-689: syntax error at token "endmodule"

5_gram_verilog_file_5639.v: 5_gram_verilog_file_5639.v:2:188-192: syntax error at token "logic"
5_gram_verilog_file_5639.v:2:463-468: syntax error at token "assign"
5_gram_verilog_file_5639.v:2:505-510: syntax error at token "assign"
5_gram_verilog_file_5639.v:2:532-540: syntax error at token "endmodule"

5_gram_verilog_file_5643.v: 5_gram_verilog_file_5643.v:3:195-199: syntax error at token "logic"
5_gram_verilog_file_5643.v:3:224-229: syntax error at token "always"
5_gram_verilog_file_5643.v:3:295-297: syntax error at token "end"
5_gram_verilog_file_5643.v:3:389-397: syntax error at token "endmodule"

5_gram_verilog_file_5645.v: 5_gram_verilog_file_5645.v:15:278-282: syntax error at token "logic"
5_gram_verilog_file_5645.v:15:451: syntax error at token "("
5_gram_verilog_file_5645.v:15:494-502: syntax error at token "endmodule"

5_gram_verilog_file_5645.v: 5_gram_verilog_file_5645.v:2:138-142: syntax error at token "logic"
5_gram_verilog_file_5645.v:2:173-181: syntax error at token "endmodule"

5_gram_verilog_file_5647.v: 5_gram_verilog_file_5647.v:2:121-125: syntax error at token "logic"
5_gram_verilog_file_5647.v:2:304-309: syntax error at token "assign"
5_gram_verilog_file_5647.v:2:358-366: syntax error at token "endmodule"

5_gram_verilog_file_5650.v: 5_gram_verilog_file_5650.v:4:36-40: syntax error at token "logic"
5_gram_verilog_file_5650.v:4:55-60: syntax error at token "genvar"
5_gram_verilog_file_5650.v:4:78: syntax error at token "("
5_gram_verilog_file_5650.v:4:151-156: syntax error at token "assign"
5_gram_verilog_file_5650.v:4:237-245: syntax error at token "endmodule"

5_gram_verilog_file_5653.v: 5_gram_verilog_file_5653.v:2:594-598: syntax error at token "logic"
5_gram_verilog_file_5653.v:2:729: syntax error at token "("
5_gram_verilog_file_5653.v:2:860-868: syntax error at token "endmodule"

5_gram_verilog_file_5658.v: 5_gram_verilog_file_5658.v:3:283-287: syntax error at token "logic"
5_gram_verilog_file_5658.v:3:562: syntax error at token "("
5_gram_verilog_file_5658.v:3:621-629: syntax error at token "endmodule"
5_gram_verilog_file_5658.v:4:211-215: syntax error at token "input"
5_gram_verilog_file_5658.v:4:225-229: syntax error at token "input"
5_gram_verilog_file_5658.v:4:239-243: syntax error at token "input"
5_gram_verilog_file_5658.v:4:253-257: syntax error at token "inout"
5_gram_verilog_file_5658.v:4:267-271: syntax error at token "inout"
5_gram_verilog_file_5658.v:4:281-285: syntax error at token "inout"
5_gram_verilog_file_5658.v:4:295-299: syntax error at token "inout"
5_gram_verilog_file_5658.v:4:309-313: syntax error at token "inout"
5_gram_verilog_file_5658.v:4:323-327: syntax error at token "inout"
5_gram_verilog_file_5658.v:4:337-342: syntax error at token "output"
5_gram_verilog_file_5658.v:4:352-356: syntax error at token "input"
5_gram_verilog_file_5658.v:4:365-369: syntax error at token "inout"
5_gram_verilog_file_5658.v:4:378-383: syntax error at token "output"
5_gram_verilog_file_5658.v:4:392-396: syntax error at token "input"
5_gram_verilog_file_5658.v:4:405-409: syntax error at token "input"
5_gram_verilog_file_5658.v:4:418-422: syntax error at token "input"
5_gram_verilog_file_5658.v:4:431-436: syntax error at token "output"
5_gram_verilog_file_5658.v:4:445-449: syntax error at token "input"
5_gram_verilog_file_5658.v:4:458-462: syntax error at token "inout"
5_gram_verilog_file_5658.v:4:472-477: syntax error at token "assign"
5_gram_verilog_file_5658.v:4:505-513: syntax error at token "endmodule"

5_gram_verilog_file_5683.v: 5_gram_verilog_file_5683.v:3:42-46: syntax error at token "logic"
5_gram_verilog_file_5683.v:3:382-387: syntax error at token "assign"
5_gram_verilog_file_5683.v:3:428-436: syntax error at token "endmodule"

5_gram_verilog_file_5684.v: 5_gram_verilog_file_5684.v:2:92-96: syntax error at token "logic"
5_gram_verilog_file_5684.v:2:674-679: syntax error at token "always"
5_gram_verilog_file_5684.v:2:726-728: syntax error at token "end"
5_gram_verilog_file_5684.v:2:768-776: syntax error at token "endmodule"

5_gram_verilog_file_5695.v: 5_gram_verilog_file_5695.v:2:457-461: syntax error at token "logic"
5_gram_verilog_file_5695.v:2:501: syntax error at token "("
5_gram_verilog_file_5695.v:2:551: syntax error at token "("
5_gram_verilog_file_5695.v:2:585-590: syntax error at token "assign"
5_gram_verilog_file_5695.v:2:648-656: syntax error at token "endmodule"

5_gram_verilog_file_5710.v: 5_gram_verilog_file_5710.v:2:220-224: syntax error at token "logic"
5_gram_verilog_file_5710.v:2:299-304: syntax error at token "assign"
5_gram_verilog_file_5710.v:2:344-349: syntax error at token "assign"
5_gram_verilog_file_5710.v:2:405-413: syntax error at token "endmodule"

5_gram_verilog_file_5711.v: 5_gram_verilog_file_5711.v:2:101-105: syntax error at token "logic"
5_gram_verilog_file_5711.v:2:126: syntax error at token "("
5_gram_verilog_file_5711.v:2:150-158: syntax error at token "endmodule"

5_gram_verilog_file_5720.v: 5_gram_verilog_file_5720.v:2:499-503: syntax error at token "logic"
5_gram_verilog_file_5720.v:2:607-615: syntax error at token "endmodule"

5_gram_verilog_file_5735.v: 5_gram_verilog_file_5735.v:3:118-122: syntax error at token "logic"
5_gram_verilog_file_5735.v:3:396-401: syntax error at token "assign"
5_gram_verilog_file_5735.v:3:440-445: syntax error at token "always"
5_gram_verilog_file_5735.v:3:511-519: syntax error at token "endmodule"

5_gram_verilog_file_5761.v: 5_gram_verilog_file_5761.v:2:227-231: syntax error at token "logic"
5_gram_verilog_file_5761.v:2:401-406: syntax error at token "assign"
5_gram_verilog_file_5761.v:2:424-432: syntax error at token "endmodule"

5_gram_verilog_file_5764.v: 5_gram_verilog_file_5764.v:2:361-365: syntax error at token "logic"
5_gram_verilog_file_5764.v:2:701: syntax error at token "("
5_gram_verilog_file_5764.v:2:823-831: syntax error at token "endmodule"

5_gram_verilog_file_5785.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_2" at 6:39-43:; problematic formatter output is
// Seed: 350218304
`define pp_0 0
`define pp_1 0
`define pp_2 0
`define pp_3 0
`timescale 1ps / 1ps `default_nettype `pp_2
<<EOF>>
5_gram_verilog_file_5811.v: 5_gram_verilog_file_5811.v:2:394-398: syntax error at token "logic"
5_gram_verilog_file_5811.v:2:490-498: syntax error at token "endmodule"

5_gram_verilog_file_5825.v: 5_gram_verilog_file_5825.v:2:235-241: syntax error at token "supply1"
5_gram_verilog_file_5825.v:2:341-346: syntax error at token "assign"
5_gram_verilog_file_5825.v:2:378-386: syntax error at token "endmodule"

5_gram_verilog_file_5836.v: 5_gram_verilog_file_5836.v:2:122-126: syntax error at token "logic"
5_gram_verilog_file_5836.v:2:1035-1043: syntax error at token "endmodule"

5_gram_verilog_file_5838.v: 5_gram_verilog_file_5838.v:3:103-107: syntax error at token "logic"
5_gram_verilog_file_5838.v:3:185-193: syntax error at token "endmodule"

5_gram_verilog_file_5867.v: 5_gram_verilog_file_5867.v:2:126-130: syntax error at token "logic"
5_gram_verilog_file_5867.v:2:252-257: syntax error at token "assign"
5_gram_verilog_file_5867.v:2:319-327: syntax error at token "endmodule"

5_gram_verilog_file_5868.v: 5_gram_verilog_file_5868.v:3:110-114: syntax error at token "logic"
5_gram_verilog_file_5868.v:3:326-331: syntax error at token "assign"
5_gram_verilog_file_5868.v:3:362-370: syntax error at token "endmodule"

5_gram_verilog_file_5869.v: 5_gram_verilog_file_5869.v:2:219-223: syntax error at token "logic"
5_gram_verilog_file_5869.v:2:255-263: syntax error at token "endmodule"

5_gram_verilog_file_5873.v: 5_gram_verilog_file_5873.v:2:108-112: syntax error at token "logic"
5_gram_verilog_file_5873.v:2:143-148: syntax error at token "assign"
5_gram_verilog_file_5873.v:2:169-177: syntax error at token "endmodule"

5_gram_verilog_file_5893.v: 5_gram_verilog_file_5893.v:2:102-106: syntax error at token "logic"
5_gram_verilog_file_5893.v:2:170-175: syntax error at token "assign"
5_gram_verilog_file_5893.v:2:193-198: syntax error at token "assign"
5_gram_verilog_file_5893.v:2:232-240: syntax error at token "endmodule"

5_gram_verilog_file_5935.v: 5_gram_verilog_file_5935.v:2:303-307: syntax error at token "logic"
5_gram_verilog_file_5935.v:2:341-346: syntax error at token "assign"
5_gram_verilog_file_5935.v:2:364-372: syntax error at token "endmodule"

5_gram_verilog_file_5937.v: 5_gram_verilog_file_5937.v:2:69-73: syntax error at token "logic"
5_gram_verilog_file_5937.v:2:688-693: syntax error at token "always"
5_gram_verilog_file_5937.v:2:750-752: syntax error at token "end"
5_gram_verilog_file_5937.v:2:789-794: syntax error at token "assign"
5_gram_verilog_file_5937.v:2:816-821: syntax error at token "assign"
5_gram_verilog_file_5937.v:2:840-845: syntax error at token "assign"
5_gram_verilog_file_5937.v:2:864-869: syntax error at token "assign"
5_gram_verilog_file_5937.v:2:937-945: syntax error at token "endmodule"

5_gram_verilog_file_5963.v: 5_gram_verilog_file_5963.v:2:265-267: syntax error at token "tri"
5_gram_verilog_file_5963.v:2:496: syntax error at token "("
5_gram_verilog_file_5963.v:2:529-534: syntax error at token "always"
5_gram_verilog_file_5963.v:2:611-613: syntax error at token "end"
5_gram_verilog_file_5963.v:2:697: syntax error at token "("
5_gram_verilog_file_5963.v:2:748: syntax error at token "("
5_gram_verilog_file_5963.v:2:881-886: syntax error at token "assign"
5_gram_verilog_file_5963.v:2:909-917: syntax error at token "endmodule"
5_gram_verilog_file_5963.v:2:1237-1245: syntax error at token "endmodule"

5_gram_verilog_file_5963.v: 5_gram_verilog_file_5963.v:2:586-590: syntax error at token "logic"
5_gram_verilog_file_5963.v:2:717-722: syntax error at token "assign"
5_gram_verilog_file_5963.v:2:758-766: syntax error at token "endmodule"

5_gram_verilog_file_5963.v: 5_gram_verilog_file_5963.v:2:52-56: syntax error at token "logic"
5_gram_verilog_file_5963.v:2:511: syntax error at token "("
5_gram_verilog_file_5963.v:2:611-616: syntax error at token "assign"
5_gram_verilog_file_5963.v:2:642: syntax error at token "("
5_gram_verilog_file_5963.v:2:686-691: syntax error at token "assign"
5_gram_verilog_file_5963.v:2:774-779: syntax error at token "always"
5_gram_verilog_file_5963.v:2:851: syntax error at token "("
5_gram_verilog_file_5963.v:2:879-881: syntax error at token "end"
5_gram_verilog_file_5963.v:2:1121-1128: syntax error at token "defparam"
5_gram_verilog_file_5963.v:2:1157-1162: syntax error at token "assign"
5_gram_verilog_file_5963.v:2:1185-1190: syntax error at token "assign"
5_gram_verilog_file_5963.v:2:1225-1233: syntax error at token "endmodule"

5_gram_verilog_file_5965.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_3" at 7:63-67:; problematic formatter output is
// Seed: 1261213272
`define pp_0 0
`define pp_1 0
`define pp_2 0
`define pp_3 0
`define pp_4 0
`default_nettype `pp_1 `timescale 1ps / 1 ps `default_nettype `pp_3
<<EOF>>
5_gram_verilog_file_5966.v: 5_gram_verilog_file_5966.v:2:152-156: syntax error at token "logic"
5_gram_verilog_file_5966.v:2:178: syntax error at token "("
5_gram_verilog_file_5966.v:2:202-207: syntax error at token "always"
5_gram_verilog_file_5966.v:2:269-271: syntax error at token "end"

5_gram_verilog_file_5975.v: 5_gram_verilog_file_5975.v:3:58-62: syntax error at token "logic"
5_gram_verilog_file_5975.v:3:91: syntax error at token "("
5_gram_verilog_file_5975.v:3:379-387: syntax error at token "endmodule"

5_gram_verilog_file_5991.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_1" at 5:64-68:; problematic formatter output is
// Seed: 1909188950
`define pp_0 0
`define pp_1 0
`define pp_2 0
`default_nettype `pp_2 `default_nettype `pp_2 `default_nettype `pp_1
`define pp_3 0
`define pp_4 0
`define pp_5 0
`define pp_6 0
`timescale 1ps / 1ps `default_nettype wire
<<EOF>>
5_gram_verilog_file_5995.v: 5_gram_verilog_file_5995.v:2:178-182: syntax error at token "logic"
5_gram_verilog_file_5995.v:2:213-218: syntax error at token "assign"
5_gram_verilog_file_5995.v:2:245-250: syntax error at token "assign"
5_gram_verilog_file_5995.v:2:277-285: syntax error at token "endmodule"

5_gram_verilog_file_5995.v: 5_gram_verilog_file_5995.v:3:537-541: syntax error at token "logic"
5_gram_verilog_file_5995.v:3:1380: syntax error at token "("
5_gram_verilog_file_5995.v:3:1579-1587: syntax error at token "endmodule"

5_gram_verilog_file_5996.v: 5_gram_verilog_file_5996.v:2:36-40: syntax error at token "logic"
5_gram_verilog_file_5996.v:2:197: syntax error at token "("
5_gram_verilog_file_5996.v:2:236-241: syntax error at token "always"
5_gram_verilog_file_5996.v:2:344-346: syntax error at token "end"

5_gram_verilog_file_6011.v: 5_gram_verilog_file_6011.v:2:198-202: syntax error at token "logic"
5_gram_verilog_file_6011.v:2:282-290: syntax error at token "endmodule"

5_gram_verilog_file_6018.v: 5_gram_verilog_file_6018.v:2:233-237: syntax error at token "logic"
5_gram_verilog_file_6018.v:2:401-406: syntax error at token "assign"
5_gram_verilog_file_6018.v:2:442-450: syntax error at token "endmodule"

5_gram_verilog_file_6020.v: 5_gram_verilog_file_6020.v:2:59-63: syntax error at token "logic"
5_gram_verilog_file_6020.v:2:944-952: syntax error at token "endmodule"

5_gram_verilog_file_6021.v: 5_gram_verilog_file_6021.v:3:60-64: syntax error at token "logic"
5_gram_verilog_file_6021.v:3:336-344: syntax error at token "endmodule"

5_gram_verilog_file_6027.v: 5_gram_verilog_file_6027.v:2:260-264: syntax error at token "logic"
5_gram_verilog_file_6027.v:2:297-302: syntax error at token "assign"
5_gram_verilog_file_6027.v:2:323-328: syntax error at token "always"
5_gram_verilog_file_6027.v:2:406: syntax error at token "("
5_gram_verilog_file_6027.v:2:439-441: syntax error at token "end"

5_gram_verilog_file_6028.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:60-64:; problematic formatter output is
// Seed: 2160325195
`define pp_0 0
`timescale 1ps / 1ps `timescale 1ps / 1ps `default_nettype `pp_0
<<EOF>>
5_gram_verilog_file_6035.v: 5_gram_verilog_file_6035.v:4:590-594: syntax error at token "logic"
5_gram_verilog_file_6035.v:4:610-615: syntax error at token "assign"
5_gram_verilog_file_6035.v:4:668-676: syntax error at token "endmodule"

5_gram_verilog_file_6039.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 5:18-22:; problematic formatter output is
// Seed: 1205552739
`define pp_0 0
`define pp_1 0
`define pp_2 0
`default_nettype `pp_0
<<EOF>>
5_gram_verilog_file_6042.v: 5_gram_verilog_file_6042.v:3:186-190: syntax error at token "logic"
5_gram_verilog_file_6042.v:3:291: syntax error at token "("
5_gram_verilog_file_6042.v:3:459-467: syntax error at token "endmodule"

5_gram_verilog_file_6048.v: 5_gram_verilog_file_6048.v:4:156-160: syntax error at token "logic"
5_gram_verilog_file_6048.v:4:483-488: syntax error at token "always"
5_gram_verilog_file_6048.v:4:590-592: syntax error at token "end"
5_gram_verilog_file_6048.v:4:612-617: syntax error at token "always"
5_gram_verilog_file_6048.v:4:683-691: syntax error at token "endmodule"

5_gram_verilog_file_6056.v: 5_gram_verilog_file_6056.v:2:86-90: syntax error at token "logic"
5_gram_verilog_file_6056.v:2:173: syntax error at token "("
5_gram_verilog_file_6056.v:2:334-342: syntax error at token "endmodule"

5_gram_verilog_file_6066.v: 5_gram_verilog_file_6066.v:2:36-40: syntax error at token "logic"
5_gram_verilog_file_6066.v:2:110-118: syntax error at token "endmodule"

5_gram_verilog_file_6071.v: 5_gram_verilog_file_6071.v:2:383-387: syntax error at token "logic"
5_gram_verilog_file_6071.v:2:481-486: syntax error at token "assign"
5_gram_verilog_file_6071.v:2:555-563: syntax error at token "endmodule"

5_gram_verilog_file_6073.v: 5_gram_verilog_file_6073.v:2:76-79: syntax error at token "tri0"
5_gram_verilog_file_6073.v:2:181-186: syntax error at token "assign"
5_gram_verilog_file_6073.v:2:216-221: syntax error at token "assign"
5_gram_verilog_file_6073.v:2:255: syntax error at token "("
5_gram_verilog_file_6073.v:2:475: syntax error at token "("
5_gram_verilog_file_6073.v:2:487-495: syntax error at token "endmodule"

5_gram_verilog_file_6087.v: 5_gram_verilog_file_6087.v:2:167-171: syntax error at token "logic"
5_gram_verilog_file_6087.v:2:405: syntax error at token "("
5_gram_verilog_file_6087.v:2:502-510: syntax error at token "endmodule"

5_gram_verilog_file_6095.v: 5_gram_verilog_file_6095.v:3:347-351: syntax error at token "logic"
5_gram_verilog_file_6095.v:3:435-443: syntax error at token "endmodule"

5_gram_verilog_file_6099.v: 5_gram_verilog_file_6099.v:2:368-372: syntax error at token "logic"
5_gram_verilog_file_6099.v:2:625-633: syntax error at token "endmodule"

5_gram_verilog_file_6112.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:39-43:; problematic formatter output is
// Seed: 354767901
`define pp_0 0
`timescale 1ps / 1ps `default_nettype `pp_0
<<EOF>>
5_gram_verilog_file_6120.v: 5_gram_verilog_file_6120.v:3:76-80: syntax error at token "logic"
5_gram_verilog_file_6120.v:3:414-419: syntax error at token "assign"
5_gram_verilog_file_6120.v:3:528-536: syntax error at token "endmodule"

5_gram_verilog_file_6129.v: 5_gram_verilog_file_6129.v:2:218-222: syntax error at token "logic"
5_gram_verilog_file_6129.v:2:421-429: syntax error at token "endmodule"

5_gram_verilog_file_6133.v: 5_gram_verilog_file_6133.v:2:196-200: syntax error at token "logic"
5_gram_verilog_file_6133.v:2:712-717: syntax error at token "assign"
5_gram_verilog_file_6133.v:2:739-744: syntax error at token "assign"
5_gram_verilog_file_6133.v:2:767-772: syntax error at token "assign"
5_gram_verilog_file_6133.v:2:794-801: syntax error at token "generate"
5_gram_verilog_file_6133.v:2:831: syntax error at token "1"
5_gram_verilog_file_6133.v:2:870: syntax error at token ")"
5_gram_verilog_file_6133.v:2:907-909: syntax error at token "end"

5_gram_verilog_file_6143.v: 5_gram_verilog_file_6143.v:2:158-162: syntax error at token "logic"
5_gram_verilog_file_6143.v:2:209-217: syntax error at token "endmodule"

5_gram_verilog_file_6151.v: 5_gram_verilog_file_6151.v:2:155-159: syntax error at token "logic"
5_gram_verilog_file_6151.v:2:181: syntax error at token "("
5_gram_verilog_file_6151.v:2:225: syntax error at token "("
5_gram_verilog_file_6151.v:2:271-279: syntax error at token "endmodule"

5_gram_verilog_file_6160.v: 5_gram_verilog_file_6160.v:2:77-81: syntax error at token "logic"
5_gram_verilog_file_6160.v:2:223-228: syntax error at token "assign"
5_gram_verilog_file_6160.v:2:246-251: syntax error at token "assign"
5_gram_verilog_file_6160.v:2:387-395: syntax error at token "endmodule"

5_gram_verilog_file_6178.v: 5_gram_verilog_file_6178.v:4:83-87: syntax error at token "logic"
5_gram_verilog_file_6178.v:4:109: syntax error at token "("
5_gram_verilog_file_6178.v:4:158-163: syntax error at token "assign"
5_gram_verilog_file_6178.v:4:206-211: syntax error at token "assign"
5_gram_verilog_file_6178.v:4:241: syntax error at token "("
5_gram_verilog_file_6178.v:4:329-337: syntax error at token "endmodule"

5_gram_verilog_file_6184.v: 5_gram_verilog_file_6184.v:3:152-156: syntax error at token "logic"
5_gram_verilog_file_6184.v:3:489-494: syntax error at token "assign"
5_gram_verilog_file_6184.v:3:519: syntax error at token "("
5_gram_verilog_file_6184.v:3:585-590: syntax error at token "always"
5_gram_verilog_file_6184.v:3:639-642: syntax error at token "else"
5_gram_verilog_file_6184.v:3:682-685: syntax error at token "else"
5_gram_verilog_file_6184.v:3:710-712: syntax error at token "end"

5_gram_verilog_file_6209.v: 5_gram_verilog_file_6209.v:5:147-149: syntax error at token "wor"
5_gram_verilog_file_6209.v:5:260: syntax error at token "("
5_gram_verilog_file_6209.v:5:304: syntax error at token "("
5_gram_verilog_file_6209.v:5:356-361: syntax error at token "assign"
5_gram_verilog_file_6209.v:5:379-384: syntax error at token "always"
5_gram_verilog_file_6209.v:5:421-429: syntax error at token "endmodule"

5_gram_verilog_file_6212.v: 5_gram_verilog_file_6212.v:2:213-217: syntax error at token "logic"
5_gram_verilog_file_6212.v:2:232-237: syntax error at token "assign"
5_gram_verilog_file_6212.v:2:264-269: syntax error at token "assign"
5_gram_verilog_file_6212.v:2:306-314: syntax error at token "endmodule"

5_gram_verilog_file_6215.v: 5_gram_verilog_file_6215.v:2:237-241: syntax error at token "logic"
5_gram_verilog_file_6215.v:2:679-684: syntax error at token "assign"
5_gram_verilog_file_6215.v:2:779-784: syntax error at token "assign"
5_gram_verilog_file_6215.v:2:842: syntax error at token "("
5_gram_verilog_file_6215.v:2:868-875: syntax error at token "defparam"
5_gram_verilog_file_6215.v:2:904-912: syntax error at token "endmodule"

5_gram_verilog_file_6222.v: 5_gram_verilog_file_6222.v:2:92-96: syntax error at token "logic"
5_gram_verilog_file_6222.v:2:127-135: syntax error at token "endmodule"

5_gram_verilog_file_6228.v: 5_gram_verilog_file_6228.v:3:504-508: syntax error at token "logic"
5_gram_verilog_file_6228.v:3:867: syntax error at token "("
5_gram_verilog_file_6228.v:3:1099-1107: syntax error at token "endmodule"

5_gram_verilog_file_6252.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 3171285372
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
5_gram_verilog_file_6253.v: 5_gram_verilog_file_6253.v:3:53-57: syntax error at token "logic"
5_gram_verilog_file_6253.v:3:134: syntax error at token "("
5_gram_verilog_file_6253.v:3:451-459: syntax error at token "endmodule"

5_gram_verilog_file_6257.v: 5_gram_verilog_file_6257.v:2:332-336: syntax error at token "logic"
5_gram_verilog_file_6257.v:2:447-455: syntax error at token "endmodule"

5_gram_verilog_file_6265.v: 5_gram_verilog_file_6265.v:3:99-103: syntax error at token "logic"
5_gram_verilog_file_6265.v:3:132-137: syntax error at token "always"
5_gram_verilog_file_6265.v:3:191-193: syntax error at token "end"
5_gram_verilog_file_6265.v:3:212-220: syntax error at token "endmodule"

5_gram_verilog_file_6270.v: 5_gram_verilog_file_6270.v:2:36-40: syntax error at token "logic"
5_gram_verilog_file_6270.v:2:101-106: syntax error at token "assign"
5_gram_verilog_file_6270.v:2:133-138: syntax error at token "assign"
5_gram_verilog_file_6270.v:2:171-179: syntax error at token "endmodule"

5_gram_verilog_file_6278.v: 5_gram_verilog_file_6278.v:2:36-42: syntax error at token "supply0"
5_gram_verilog_file_6278.v:2:183-188: syntax error at token "always"
5_gram_verilog_file_6278.v:2:239: syntax error at token "("
5_gram_verilog_file_6278.v:2:352-357: syntax error at token "assign"
5_gram_verilog_file_6278.v:2:400-408: syntax error at token "endmodule"

5_gram_verilog_file_6302.v: 5_gram_verilog_file_6302.v:2:187-191: syntax error at token "logic"
5_gram_verilog_file_6302.v:2:333: syntax error at token "("
5_gram_verilog_file_6302.v:2:351-359: syntax error at token "endmodule"

5_gram_verilog_file_6315.v: 5_gram_verilog_file_6315.v:2:203-207: syntax error at token "logic"
5_gram_verilog_file_6315.v:2:458-466: syntax error at token "endmodule"

5_gram_verilog_file_6344.v: 5_gram_verilog_file_6344.v:2:321-325: syntax error at token "logic"
5_gram_verilog_file_6344.v:2:479-487: syntax error at token "endmodule"

5_gram_verilog_file_6347.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 4:40-44:; problematic formatter output is
// Seed: 3320825053
`timescale 1ps / 1ps
`define pp_0 0
`default_nettype wire `default_nettype `pp_0
<<EOF>>
5_gram_verilog_file_6415.v: 5_gram_verilog_file_6415.v:2:192-196: syntax error at token "logic"
5_gram_verilog_file_6415.v:2:211-216: syntax error at token "assign"
5_gram_verilog_file_6415.v:2:404-409: syntax error at token "assign"
5_gram_verilog_file_6415.v:2:434: syntax error at token "("
5_gram_verilog_file_6415.v:2:455-460: syntax error at token "assign"
5_gram_verilog_file_6415.v:2:481-488: syntax error at token "generate"
5_gram_verilog_file_6415.v:2:514-524: syntax error at token "endgenerate"

5_gram_verilog_file_6418.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 3782943312
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
5_gram_verilog_file_6422.v: 5_gram_verilog_file_6422.v:2:93-97: syntax error at token "logic"
5_gram_verilog_file_6422.v:2:144-151: syntax error at token "defparam"
5_gram_verilog_file_6422.v:2:200: syntax error at token "("
5_gram_verilog_file_6422.v:2:523-531: syntax error at token "endmodule"

5_gram_verilog_file_6446.v: 5_gram_verilog_file_6446.v:3:180-184: syntax error at token "logic"
5_gram_verilog_file_6446.v:3:556-561: syntax error at token "always"
5_gram_verilog_file_6446.v:3:698-706: syntax error at token "endmodule"

5_gram_verilog_file_6448.v: 5_gram_verilog_file_6448.v:2:314-318: syntax error at token "logic"
5_gram_verilog_file_6448.v:2:455-460: syntax error at token "assign"
5_gram_verilog_file_6448.v:2:499-504: syntax error at token "always"
5_gram_verilog_file_6448.v:2:575: syntax error at token "("
5_gram_verilog_file_6448.v:2:600-602: syntax error at token "end"

5_gram_verilog_file_6450.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 1999408266
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
5_gram_verilog_file_6454.v: 5_gram_verilog_file_6454.v:2:339-343: syntax error at token "logic"
5_gram_verilog_file_6454.v:2:373: syntax error at token "("
5_gram_verilog_file_6454.v:2:557-562: syntax error at token "always"
5_gram_verilog_file_6454.v:2:606-608: syntax error at token "end"

5_gram_verilog_file_6474.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_4" at 16:18-22:; problematic formatter output is
// Seed: 2797166624
`define pp_0 0
`timescale 1ps / 1ps
`define pp_1 0
`define pp_2 0
`define pp_3 0
`define pp_4 0
`define pp_5 0
`define pp_6 0
`define pp_7 0
`timescale 1 ps / 1 ps
`define pp_8 0
`define pp_9 0
`define pp_10 0
`define pp_11 0
`default_nettype `pp_4
`define pp_12 0
`define pp_13 0
`define pp_14 0
`define pp_15 0
`define pp_16 0
`define pp_17 0
`define pp_18 0
`define pp_19 0
`define pp_20 0
`define pp_21 0
`define pp_22 0
`timescale 1 ps / 1 ps
`define pp_23 0
`define pp_24 0
`define pp_25 0
`define pp_26 0
`define pp_27 0
`default_nettype `pp_9 `timescale 1ps / 1ps
;
<<EOF>>
5_gram_verilog_file_6479.v: 5_gram_verilog_file_6479.v:20:60-64: syntax error at token "logic"
5_gram_verilog_file_6479.v:20:145-150: syntax error at token "assign"
5_gram_verilog_file_6479.v:20:186-194: syntax error at token "endmodule"

5_gram_verilog_file_6486.v: 5_gram_verilog_file_6486.v:2:396-400: syntax error at token "logic"
5_gram_verilog_file_6486.v:2:559-567: syntax error at token "endmodule"

5_gram_verilog_file_6488.v: 5_gram_verilog_file_6488.v:2:358-362: syntax error at token "logic"
5_gram_verilog_file_6488.v:2:395-400: syntax error at token "assign"
5_gram_verilog_file_6488.v:2:455-463: syntax error at token "endmodule"

5_gram_verilog_file_6494.v: 5_gram_verilog_file_6494.v:2:186-190: syntax error at token "logic"
5_gram_verilog_file_6494.v:2:263-268: syntax error at token "assign"
5_gram_verilog_file_6494.v:2:329-334: syntax error at token "assign"
5_gram_verilog_file_6494.v:2:353-361: syntax error at token "endmodule"
5_gram_verilog_file_6494.v:2:545-550: syntax error at token "assign"
5_gram_verilog_file_6494.v:2:623-631: syntax error at token "endmodule"

5_gram_verilog_file_6501.v: 5_gram_verilog_file_6501.v:2:34-36: syntax error at token "reg"
5_gram_verilog_file_6501.v:2:101-106: syntax error at token "always"
5_gram_verilog_file_6501.v:2:156-158: syntax error at token "end"
5_gram_verilog_file_6501.v:2:177-184: syntax error at token "generate"
5_gram_verilog_file_6501.v:2:213-223: syntax error at token "endgenerate"

5_gram_verilog_file_6501.v: 5_gram_verilog_file_6501.v:2:36-40: syntax error at token "logic"
5_gram_verilog_file_6501.v:2:188-196: syntax error at token "endmodule"

5_gram_verilog_file_6508.v: 5_gram_verilog_file_6508.v:2:203-207: syntax error at token "logic"
5_gram_verilog_file_6508.v:2:736-741: syntax error at token "always"
5_gram_verilog_file_6508.v:2:915-917: syntax error at token "end"
5_gram_verilog_file_6508.v:2:955: syntax error at token "("
5_gram_verilog_file_6508.v:2:977-982: syntax error at token "assign"
5_gram_verilog_file_6508.v:2:1077-1082: syntax error at token "assign"
5_gram_verilog_file_6508.v:2:1167-1175: syntax error at token "endmodule"

5_gram_verilog_file_6511.v: 5_gram_verilog_file_6511.v:3:453-457: syntax error at token "logic"
5_gram_verilog_file_6511.v:3:610-615: syntax error at token "assign"
5_gram_verilog_file_6511.v:3:634-642: syntax error at token "endmodule"

5_gram_verilog_file_6551.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 4048621067
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
5_gram_verilog_file_6565.v: 5_gram_verilog_file_6565.v:2:90-94: syntax error at token "logic"
5_gram_verilog_file_6565.v:2:319-324: syntax error at token "assign"
5_gram_verilog_file_6565.v:2:401-406: syntax error at token "assign"
5_gram_verilog_file_6565.v:2:469: syntax error at token "("
5_gram_verilog_file_6565.v:2:499-504: syntax error at token "assign"
5_gram_verilog_file_6565.v:2:601-606: syntax error at token "assign"
5_gram_verilog_file_6565.v:2:680-688: syntax error at token "endmodule"

5_gram_verilog_file_6576.v: 5_gram_verilog_file_6576.v:2:174-178: syntax error at token "logic"
5_gram_verilog_file_6576.v:2:209-217: syntax error at token "endmodule"

5_gram_verilog_file_6578.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_1" at 7:60-64:; problematic formatter output is
// Seed: 1431287047
`define pp_0 0
`define pp_1 0
`define pp_2 0
`define pp_3 0
`define pp_4 0
`timescale 1ps / 1ps `timescale 1ps / 1ps `default_nettype `pp_1
<<EOF>>
5_gram_verilog_file_6579.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 224795346
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
5_gram_verilog_file_6595.v: 5_gram_verilog_file_6595.v:2:604-608: syntax error at token "logic"
5_gram_verilog_file_6595.v:2:713-721: syntax error at token "endmodule"

5_gram_verilog_file_6612.v: 5_gram_verilog_file_6612.v:3:91-95: syntax error at token "logic"
5_gram_verilog_file_6612.v:3:151-158: syntax error at token "defparam"
5_gram_verilog_file_6612.v:3:195: syntax error at token "("
5_gram_verilog_file_6612.v:3:236-244: syntax error at token "endmodule"

5_gram_verilog_file_6612.v: 5_gram_verilog_file_6612.v:2:108-112: syntax error at token "logic"
5_gram_verilog_file_6612.v:2:281: syntax error at token "("
5_gram_verilog_file_6612.v:2:333-341: syntax error at token "endmodule"

5_gram_verilog_file_6613.v: 5_gram_verilog_file_6613.v:2:629-633: syntax error at token "logic"
5_gram_verilog_file_6613.v:2:1130-1138: syntax error at token "endmodule"

5_gram_verilog_file_6626.v: 5_gram_verilog_file_6626.v:2:75-79: syntax error at token "logic"
5_gram_verilog_file_6626.v:2:100: syntax error at token "("
5_gram_verilog_file_6626.v:2:121-128: syntax error at token "defparam"
5_gram_verilog_file_6626.v:2:155-163: syntax error at token "endmodule"

5_gram_verilog_file_6628.v: 5_gram_verilog_file_6628.v:2:178-182: syntax error at token "logic"
5_gram_verilog_file_6628.v:2:475-480: syntax error at token "assign"
5_gram_verilog_file_6628.v:2:522-530: syntax error at token "endmodule"

5_gram_verilog_file_6647.v: 5_gram_verilog_file_6647.v:2:324-328: syntax error at token "logic"
5_gram_verilog_file_6647.v:2:680: syntax error at token "("
5_gram_verilog_file_6647.v:2:939-944: syntax error at token "assign"
5_gram_verilog_file_6647.v:2:1019-1024: syntax error at token "assign"
5_gram_verilog_file_6647.v:2:1058-1063: syntax error at token "always"
5_gram_verilog_file_6647.v:2:1107-1112: syntax error at token "assign"
5_gram_verilog_file_6647.v:2:1134-1142: syntax error at token "endmodule"

5_gram_verilog_file_6648.v: 5_gram_verilog_file_6648.v:3:228-232: syntax error at token "logic"
5_gram_verilog_file_6648.v:3:248-253: syntax error at token "assign"
5_gram_verilog_file_6648.v:3:300-305: syntax error at token "assign"
5_gram_verilog_file_6648.v:3:327-335: syntax error at token "endmodule"

5_gram_verilog_file_6650.v: 5_gram_verilog_file_6650.v:2:250-254: syntax error at token "logic"
5_gram_verilog_file_6650.v:2:377-385: syntax error at token "endmodule"

5_gram_verilog_file_6654.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 2986020957
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
5_gram_verilog_file_6659.v: 5_gram_verilog_file_6659.v:2:36-40: syntax error at token "logic"
5_gram_verilog_file_6659.v:2:169-177: syntax error at token "endmodule"

5_gram_verilog_file_6684.v: 5_gram_verilog_file_6684.v:2:93-97: syntax error at token "logic"
5_gram_verilog_file_6684.v:2:112-117: syntax error at token "assign"
5_gram_verilog_file_6684.v:2:162-167: syntax error at token "assign"
5_gram_verilog_file_6684.v:2:201-209: syntax error at token "endmodule"

5_gram_verilog_file_6687.v: 5_gram_verilog_file_6687.v:2:189-193: syntax error at token "logic"
5_gram_verilog_file_6687.v:2:240-245: syntax error at token "assign"
5_gram_verilog_file_6687.v:2:283-288: syntax error at token "assign"
5_gram_verilog_file_6687.v:2:315-323: syntax error at token "endmodule"

5_gram_verilog_file_6701.v: 5_gram_verilog_file_6701.v:2:172-176: syntax error at token "logic"
5_gram_verilog_file_6701.v:2:345: syntax error at token "("
5_gram_verilog_file_6701.v:2:390-398: syntax error at token "endmodule"

5_gram_verilog_file_6714.v: 5_gram_verilog_file_6714.v:2:284-288: syntax error at token "logic"
5_gram_verilog_file_6714.v:2:304-309: syntax error at token "assign"
5_gram_verilog_file_6714.v:2:344-352: syntax error at token "endmodule"

5_gram_verilog_file_6726.v: 5_gram_verilog_file_6726.v:2:92-94: syntax error at token "reg"
5_gram_verilog_file_6726.v:2:135-140: syntax error at token "assign"
5_gram_verilog_file_6726.v:2:161-166: syntax error at token "always"
5_gram_verilog_file_6726.v:2:213-214: syntax error at token "<="
5_gram_verilog_file_6726.v:2:226-228: syntax error at token "end"
5_gram_verilog_file_6726.v:2:247-255: syntax error at token "endmodule"

5_gram_verilog_file_6734.v: 5_gram_verilog_file_6734.v:2:91-95: syntax error at token "logic"
5_gram_verilog_file_6734.v:2:110-115: syntax error at token "assign"
5_gram_verilog_file_6734.v:2:249-257: syntax error at token "endmodule"

5_gram_verilog_file_6749.v: 5_gram_verilog_file_6749.v:2:36-40: syntax error at token "logic"
5_gram_verilog_file_6749.v:2:126-134: syntax error at token "endmodule"

5_gram_verilog_file_6751.v: 5_gram_verilog_file_6751.v:2:53-57: syntax error at token "logic"
5_gram_verilog_file_6751.v:2:1049-1054: syntax error at token "assign"
5_gram_verilog_file_6751.v:2:1073-1078: syntax error at token "always"
5_gram_verilog_file_6751.v:2:1132-1134: syntax error at token "end"
5_gram_verilog_file_6751.v:2:1159-1164: syntax error at token "assign"
5_gram_verilog_file_6751.v:2:1204-1212: syntax error at token "endmodule"

5_gram_verilog_file_6752.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:61-65:; problematic formatter output is
// Seed: 2331439381
`define pp_0 0
`timescale 1ps / 1ps `default_nettype wire `default_nettype `pp_0
<<EOF>>
5_gram_verilog_file_6762.v: 5_gram_verilog_file_6762.v:3:302-306: syntax error at token "logic"
5_gram_verilog_file_6762.v:3:862-867: syntax error at token "always"
5_gram_verilog_file_6762.v:3:921-923: syntax error at token "end"
5_gram_verilog_file_6762.v:3:966-971: syntax error at token "always"
5_gram_verilog_file_6762.v:3:1029-1037: syntax error at token "endmodule"

5_gram_verilog_file_6767.v: 5_gram_verilog_file_6767.v:2:235-239: syntax error at token "logic"
5_gram_verilog_file_6767.v:2:381-386: syntax error at token "always"
5_gram_verilog_file_6767.v:2:488-490: syntax error at token "end"
5_gram_verilog_file_6767.v:2:538-546: syntax error at token "endmodule"

5_gram_verilog_file_6770.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_4" at 10:18-22:; problematic formatter output is
// Seed: 3539459190
`define pp_0 0
`define pp_1 0
`define pp_2 0
`define pp_3 0
`define pp_4 0
`define pp_5 0
`define pp_6 0
`define pp_7 0
`default_nettype `pp_4
`define pp_8 0
`timescale 1ps / 1 ps `default_nettype `pp_2 `end_keywords
<<EOF>>
5_gram_verilog_file_6773.v: 5_gram_verilog_file_6773.v:2:69-73: syntax error at token "logic"
5_gram_verilog_file_6773.v:2:479-484: syntax error at token "assign"
5_gram_verilog_file_6773.v:2:507-515: syntax error at token "endmodule"

5_gram_verilog_file_6779.v: 5_gram_verilog_file_6779.v:2:60-64: syntax error at token "logic"
5_gram_verilog_file_6779.v:2:239-244: syntax error at token "assign"
5_gram_verilog_file_6779.v:2:312-320: syntax error at token "endmodule"

5_gram_verilog_file_6787.v: 5_gram_verilog_file_6787.v:2:150-154: syntax error at token "logic"
5_gram_verilog_file_6787.v:2:277-282: syntax error at token "assign"
5_gram_verilog_file_6787.v:2:304-312: syntax error at token "endmodule"

5_gram_verilog_file_6809.v: 5_gram_verilog_file_6809.v:4:310-314: syntax error at token "logic"
5_gram_verilog_file_6809.v:4:364-372: syntax error at token "endmodule"

5_gram_verilog_file_6826.v: 5_gram_verilog_file_6826.v:2:81-85: syntax error at token "logic"
5_gram_verilog_file_6826.v:2:155-160: syntax error at token "always"
5_gram_verilog_file_6826.v:2:212-220: syntax error at token "endmodule"

5_gram_verilog_file_6829.v: 5_gram_verilog_file_6829.v:4:77-81: syntax error at token "logic"
5_gram_verilog_file_6829.v:4:151-159: syntax error at token "endmodule"

5_gram_verilog_file_6842.v: 5_gram_verilog_file_6842.v:2:300-304: syntax error at token "logic"
5_gram_verilog_file_6842.v:2:589-594: syntax error at token "assign"
5_gram_verilog_file_6842.v:2:616-621: syntax error at token "assign"
5_gram_verilog_file_6842.v:2:643-648: syntax error at token "assign"
5_gram_verilog_file_6842.v:2:679-684: syntax error at token "assign"
5_gram_verilog_file_6842.v:2:723-728: syntax error at token "assign"
5_gram_verilog_file_6842.v:2:751-759: syntax error at token "endmodule"

5_gram_verilog_file_6843.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_7" at 4:18-22:; problematic formatter output is
// Seed: 2116511265
`define pp_7 0
`define pp_8 0
`default_nettype `pp_7
module module_0 (
    input logic id_0,
    output id_1,
    input id_2,
    input logic id_3,
    output logic id_4,
    input id_5,
    output logic id_6
);
  assign id_4 = 1'b0;
  logic id_7;
endmodule
<<EOF>>
5_gram_verilog_file_6844.v: 5_gram_verilog_file_6844.v:3:42-46: syntax error at token "logic"
5_gram_verilog_file_6844.v:3:526-531: syntax error at token "assign"
5_gram_verilog_file_6844.v:3:549-557: syntax error at token "endmodule"

5_gram_verilog_file_6846.v: 5_gram_verilog_file_6846.v:2:427-431: syntax error at token "logic"
5_gram_verilog_file_6846.v:2:566-571: syntax error at token "assign"
5_gram_verilog_file_6846.v:2:602-610: syntax error at token "endmodule"

5_gram_verilog_file_6847.v: 5_gram_verilog_file_6847.v:2:37-41: syntax error at token "logic"
5_gram_verilog_file_6847.v:2:640-648: syntax error at token "endmodule"

5_gram_verilog_file_6850.v: 5_gram_verilog_file_6850.v:3:74-78: syntax error at token "logic"
5_gram_verilog_file_6850.v:3:308-316: syntax error at token "endmodule"
5_gram_verilog_file_6850.v:3:459-464: syntax error at token "assign"
5_gram_verilog_file_6850.v:3:485-490: syntax error at token "assign"
5_gram_verilog_file_6850.v:3:518-526: syntax error at token "endmodule"

5_gram_verilog_file_6863.v: 5_gram_verilog_file_6863.v:2:566-570: syntax error at token "logic"
5_gram_verilog_file_6863.v:2:586-591: syntax error at token "assign"
5_gram_verilog_file_6863.v:2:640-645: syntax error at token "assign"
5_gram_verilog_file_6863.v:2:668-676: syntax error at token "endmodule"

5_gram_verilog_file_6872.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 4:39-43:; problematic formatter output is
// Seed: 3023976644
`define pp_0 0
parameter `pp_0 = 1;
`timescale 1ps / 1ps `default_nettype `pp_0
<<EOF>>
5_gram_verilog_file_6874.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:49-53:; problematic formatter output is
// Seed: 1554418607
`define pp_0 0
`resetall `timescale 1ps / 1ps `default_nettype `pp_0
<<EOF>>
5_gram_verilog_file_6875.v: 5_gram_verilog_file_6875.v:2:68-72: syntax error at token "logic"
5_gram_verilog_file_6875.v:2:87-92: syntax error at token "assign"
5_gram_verilog_file_6875.v:2:155-160: syntax error at token "assign"
5_gram_verilog_file_6875.v:2:213-221: syntax error at token "endmodule"

5_gram_verilog_file_6885.v: 5_gram_verilog_file_6885.v:2:94-98: syntax error at token "logic"
5_gram_verilog_file_6885.v:2:364: syntax error at token "("
5_gram_verilog_file_6885.v:2:519-524: syntax error at token "always"
5_gram_verilog_file_6885.v:2:568-573: syntax error at token "assign"
5_gram_verilog_file_6885.v:2:609-617: syntax error at token "endmodule"
5_gram_verilog_file_6885.v:2:751: syntax error at token "("
5_gram_verilog_file_6885.v:2:795-800: syntax error at token "assign"
5_gram_verilog_file_6885.v:2:833: syntax error at token "("
5_gram_verilog_file_6885.v:2:956-964: syntax error at token "endmodule"

5_gram_verilog_file_6887.v: 5_gram_verilog_file_6887.v:2:37-41: syntax error at token "logic"
5_gram_verilog_file_6887.v:2:283-288: syntax error at token "assign"
5_gram_verilog_file_6887.v:2:316-324: syntax error at token "endmodule"

5_gram_verilog_file_6908.v: 5_gram_verilog_file_6908.v:2:157-161: syntax error at token "logic"
5_gram_verilog_file_6908.v:2:183: syntax error at token "("
5_gram_verilog_file_6908.v:2:207-215: syntax error at token "endmodule"

5_gram_verilog_file_6914.v: 5_gram_verilog_file_6914.v:2:170-174: syntax error at token "logic"
5_gram_verilog_file_6914.v:2:248-256: syntax error at token "endmodule"

5_gram_verilog_file_6916.v: 5_gram_verilog_file_6916.v:2:109-113: syntax error at token "logic"
5_gram_verilog_file_6916.v:2:210: syntax error at token "("
5_gram_verilog_file_6916.v:2:289: syntax error at token "("
5_gram_verilog_file_6916.v:2:353-361: syntax error at token "endmodule"

5_gram_verilog_file_6919.v: 5_gram_verilog_file_6919.v:2:216-220: syntax error at token "logic"
5_gram_verilog_file_6919.v:2:284-289: syntax error at token "always"
5_gram_verilog_file_6919.v:2:349-352: syntax error at token "else"
5_gram_verilog_file_6919.v:2:414: syntax error at token "("
5_gram_verilog_file_6919.v:2:454-456: syntax error at token "end"

5_gram_verilog_file_6946.v: 5_gram_verilog_file_6946.v:3:153-157: syntax error at token "logic"
5_gram_verilog_file_6946.v:3:239-247: syntax error at token "endmodule"

5_gram_verilog_file_6946.v: 5_gram_verilog_file_6946.v:2:126-130: syntax error at token "logic"
5_gram_verilog_file_6946.v:2:432-437: syntax error at token "assign"
5_gram_verilog_file_6946.v:2:471-479: syntax error at token "endmodule"

5_gram_verilog_file_6967.v: 5_gram_verilog_file_6967.v:2:156-160: syntax error at token "logic"
5_gram_verilog_file_6967.v:2:200-208: syntax error at token "endmodule"

5_gram_verilog_file_6967.v: 5_gram_verilog_file_6967.v:2:144-148: syntax error at token "logic"
5_gram_verilog_file_6967.v:2:542: syntax error at token "("
5_gram_verilog_file_6967.v:2:812-817: syntax error at token "assign"
5_gram_verilog_file_6967.v:2:873-878: syntax error at token "assign"
5_gram_verilog_file_6967.v:2:935-940: syntax error at token "always"
5_gram_verilog_file_6967.v:2:1004-1012: syntax error at token "endmodule"

5_gram_verilog_file_6973.v: 5_gram_verilog_file_6973.v:2:84-88: syntax error at token "logic"
5_gram_verilog_file_6973.v:2:616-621: syntax error at token "assign"
5_gram_verilog_file_6973.v:2:637-644: syntax error at token "generate"
5_gram_verilog_file_6973.v:2:701: syntax error at token ")"
5_gram_verilog_file_6973.v:2:882: syntax error at token "("
5_gram_verilog_file_6973.v:2:936-937: syntax error at token "if"
5_gram_verilog_file_6973.v:2:986-988: syntax error at token "end"
5_gram_verilog_file_6973.v:2:1095-1097: syntax error at token "end"
5_gram_verilog_file_6973.v:2:1181-1183: syntax error at token "end"
5_gram_verilog_file_6973.v:2:1219-1221: syntax error at token "end"
5_gram_verilog_file_6973.v:2:1264-1272: syntax error at token "endmodule"

5_gram_verilog_file_6974.v: 5_gram_verilog_file_6974.v:2:112-114: syntax error at token "reg"
5_gram_verilog_file_6974.v:2:288-293: syntax error at token "assign"
5_gram_verilog_file_6974.v:2:320-325: syntax error at token "always"
5_gram_verilog_file_6974.v:2:372-374: syntax error at token "end"
5_gram_verilog_file_6974.v:2:438-440: syntax error at token "end"

5_gram_verilog_file_6977.v: 5_gram_verilog_file_6977.v:3:148-152: syntax error at token "logic"
5_gram_verilog_file_6977.v:3:199-204: syntax error at token "assign"
5_gram_verilog_file_6977.v:3:323-331: syntax error at token "endmodule"

5_gram_verilog_file_6994.v: 5_gram_verilog_file_6994.v:2:93-97: syntax error at token "logic"
5_gram_verilog_file_6994.v:2:200-208: syntax error at token "endmodule"

5_gram_verilog_file_7008.v: 5_gram_verilog_file_7008.v:2:36-40: syntax error at token "logic"
5_gram_verilog_file_7008.v:2:840: syntax error at token "("
5_gram_verilog_file_7008.v:2:913-918: syntax error at token "assign"
5_gram_verilog_file_7008.v:2:980-988: syntax error at token "endmodule"

5_gram_verilog_file_7012.v: 5_gram_verilog_file_7012.v:2:77-81: syntax error at token "logic"
5_gram_verilog_file_7012.v:2:135-143: syntax error at token "endmodule"

5_gram_verilog_file_7016.v: 5_gram_verilog_file_7016.v:3:259-263: syntax error at token "logic"
5_gram_verilog_file_7016.v:3:441: syntax error at token "("
5_gram_verilog_file_7016.v:3:531-539: syntax error at token "endmodule"

5_gram_verilog_file_7021.v: 5_gram_verilog_file_7021.v:2:83-87: syntax error at token "logic"
5_gram_verilog_file_7021.v:2:134-139: syntax error at token "assign"
5_gram_verilog_file_7021.v:2:189: syntax error at token "("
5_gram_verilog_file_7021.v:2:222-227: syntax error at token "assign"
5_gram_verilog_file_7021.v:2:264-272: syntax error at token "endmodule"

5_gram_verilog_file_7037.v: 5_gram_verilog_file_7037.v:2:76-80: syntax error at token "logic"
5_gram_verilog_file_7037.v:2:202-210: syntax error at token "endmodule"

5_gram_verilog_file_7046.v: *** Some token partitions failed to complete within the search limit:
>>[defparam id_38 . id_39 = 1 , id_40 . id_41 = id_26 , id_42 . id_43 = 1 'b 0 , id_44 . id_45 = "" , id_46 . id_47 = id_40 , id_48 . id_49 = 1 , id_50 . id_51 = 1 , id_52 . id_53 = 1 , id_54 . id_55 = 1 , id_56 . id_57 = id_17 , id_58 . id_59 = 1 , id_60 . id_61 = id_40 , id_62 . id_63 = 1 , id_64 . id_65 = 1 , id_66 . id_67 = id_51 && 1 , id_68 . id_69 = 1 , id_70 . id_71 = id_64 , id_72 . id_73 = id_30 , id_74 . id_75 = 1 , id_76 . id_77 = 1 'b 0 , id_78 . id_79 = 1 == "" , id_80 . id_81 = 1 'd 0 , id_82 . id_83 = id_67 ;], policy: uninitialized, (origin: "defparam")
*** end of partially formatted partition list
[other error status]
5_gram_verilog_file_7046.v: 5_gram_verilog_file_7046.v:2:132-136: syntax error at token "logic"
5_gram_verilog_file_7046.v:2:174: syntax error at token "("
5_gram_verilog_file_7046.v:2:232-240: syntax error at token "endmodule"

5_gram_verilog_file_7046.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 389393942
`define pp_0 0
`default_nettype `pp_0
`define pp_1 0
`timescale 1 ps / 1 ps
`define pp_2 0
`define pp_3 0
`define pp_4 0
`define pp_5 0
`define pp_6 0
`timescale 1ps / 1ps `timescale 1ps / 1ps `default_nettype wire
<<EOF>>
5_gram_verilog_file_7046.v: 5_gram_verilog_file_7046.v:2:103-107: syntax error at token "logic"
5_gram_verilog_file_7046.v:2:282-287: syntax error at token "assign"
5_gram_verilog_file_7046.v:2:349-357: syntax error at token "endmodule"

5_gram_verilog_file_7064.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:63-67:; problematic formatter output is
// Seed: 3393417369
`define pp_0 0
`default_nettype wire `timescale 1 ps / 1 ps `default_nettype `pp_0
<<EOF>>
5_gram_verilog_file_7075.v: 5_gram_verilog_file_7075.v:2:148-152: syntax error at token "logic"
5_gram_verilog_file_7075.v:2:349-354: syntax error at token "assign"
5_gram_verilog_file_7075.v:2:398-406: syntax error at token "endmodule"

5_gram_verilog_file_7080.v: 5_gram_verilog_file_7080.v:2:200-204: syntax error at token "logic"
5_gram_verilog_file_7080.v:2:368: syntax error at token "("
5_gram_verilog_file_7080.v:2:423-431: syntax error at token "endmodule"

5_gram_verilog_file_7082.v: 5_gram_verilog_file_7082.v:2:35-37: syntax error at token "reg"
5_gram_verilog_file_7082.v:2:139: syntax error at token "("
5_gram_verilog_file_7082.v:2:197: syntax error at token "("
5_gram_verilog_file_7082.v:2:234-239: syntax error at token "assign"
5_gram_verilog_file_7082.v:2:257-262: syntax error at token "always"
5_gram_verilog_file_7082.v:2:303-305: syntax error at token "end"
5_gram_verilog_file_7082.v:2:340-348: syntax error at token "endmodule"

5_gram_verilog_file_7090.v: 5_gram_verilog_file_7090.v:2:554-558: syntax error at token "logic"
5_gram_verilog_file_7090.v:2:601-606: syntax error at token "assign"
5_gram_verilog_file_7090.v:2:664-669: syntax error at token "assign"
5_gram_verilog_file_7090.v:2:688-696: syntax error at token "endmodule"

5_gram_verilog_file_7096.v: 5_gram_verilog_file_7096.v:2:246-250: syntax error at token "logic"
5_gram_verilog_file_7096.v:2:1157: syntax error at token "("
5_gram_verilog_file_7096.v:2:1192-1197: syntax error at token "assign"
5_gram_verilog_file_7096.v:2:1251-1256: syntax error at token "assign"
5_gram_verilog_file_7096.v:2:1405: syntax error at token "("
5_gram_verilog_file_7096.v:2:1431-1439: syntax error at token "endmodule"
5_gram_verilog_file_7096.v:2:1491-1496: syntax error at token "output"
5_gram_verilog_file_7096.v:2:1505-1510: syntax error at token "output"
5_gram_verilog_file_7096.v:2:1519-1524: syntax error at token "output"
5_gram_verilog_file_7096.v:2:1558: syntax error at token "("
5_gram_verilog_file_7096.v:2:1618: syntax error at token "("
5_gram_verilog_file_7096.v:2:1653: syntax error at token "("
5_gram_verilog_file_7096.v:2:1692-1697: syntax error at token "assign"
5_gram_verilog_file_7096.v:2:1746-1754: syntax error at token "endmodule"

5_gram_verilog_file_7107.v: 5_gram_verilog_file_7107.v:2:141-145: syntax error at token "logic"
5_gram_verilog_file_7107.v:2:268-273: syntax error at token "assign"
5_gram_verilog_file_7107.v:2:304: syntax error at token "("
5_gram_verilog_file_7107.v:2:353-361: syntax error at token "endmodule"

5_gram_verilog_file_7124.v: 5_gram_verilog_file_7124.v:3:66-70: syntax error at token "logic"
5_gram_verilog_file_7124.v:3:330-338: syntax error at token "endmodule"

5_gram_verilog_file_7141.v: 5_gram_verilog_file_7141.v:2:281-285: syntax error at token "logic"
5_gram_verilog_file_7141.v:2:301-306: syntax error at token "assign"
5_gram_verilog_file_7141.v:2:375-380: syntax error at token "assign"
5_gram_verilog_file_7141.v:2:410-418: syntax error at token "endmodule"

5_gram_verilog_file_7141.v: 5_gram_verilog_file_7141.v:4:117-121: syntax error at token "logic"
5_gram_verilog_file_7141.v:4:136-144: syntax error at token "endmodule"

5_gram_verilog_file_7183.v: 5_gram_verilog_file_7183.v:2:110-114: syntax error at token "logic"
5_gram_verilog_file_7183.v:2:209-214: syntax error at token "assign"
5_gram_verilog_file_7183.v:2:235-243: syntax error at token "endmodule"

5_gram_verilog_file_7200.v: 5_gram_verilog_file_7200.v:2:50-52: syntax error at token "reg"
5_gram_verilog_file_7200.v:2:84-89: syntax error at token "assign"
5_gram_verilog_file_7200.v:2:261-269: syntax error at token "endmodule"

5_gram_verilog_file_7223.v: 5_gram_verilog_file_7223.v:2:245-249: syntax error at token "logic"
5_gram_verilog_file_7223.v:2:433-438: syntax error at token "assign"
5_gram_verilog_file_7223.v:2:479-487: syntax error at token "endmodule"

5_gram_verilog_file_7223.v: 5_gram_verilog_file_7223.v:2:37-41: syntax error at token "logic"
5_gram_verilog_file_7223.v:2:294-302: syntax error at token "endmodule"

5_gram_verilog_file_7223.v: 5_gram_verilog_file_7223.v:2:147-151: syntax error at token "logic"
5_gram_verilog_file_7223.v:2:526-531: syntax error at token "assign"
5_gram_verilog_file_7223.v:2:550-558: syntax error at token "endmodule"

5_gram_verilog_file_7228.v: 5_gram_verilog_file_7228.v:2:54-58: syntax error at token "logic"
5_gram_verilog_file_7228.v:2:160: syntax error at token "("
5_gram_verilog_file_7228.v:2:197-202: syntax error at token "assign"
5_gram_verilog_file_7228.v:2:223-231: syntax error at token "endmodule"

5_gram_verilog_file_7237.v: 5_gram_verilog_file_7237.v:2:717-721: syntax error at token "logic"
5_gram_verilog_file_7237.v:2:771-779: syntax error at token "endmodule"

5_gram_verilog_file_7245.v: 5_gram_verilog_file_7245.v:2:182-186: syntax error at token "logic"
5_gram_verilog_file_7245.v:2:606-611: syntax error at token "assign"
5_gram_verilog_file_7245.v:2:634-642: syntax error at token "endmodule"

5_gram_verilog_file_7269.v: 5_gram_verilog_file_7269.v:4:36-40: syntax error at token "logic"
5_gram_verilog_file_7269.v:4:135-140: syntax error at token "assign"
5_gram_verilog_file_7269.v:4:158-163: syntax error at token "assign"
5_gram_verilog_file_7269.v:4:217-225: syntax error at token "endmodule"

5_gram_verilog_file_7276.v: 5_gram_verilog_file_7276.v:2:74-78: syntax error at token "logic"
5_gram_verilog_file_7276.v:2:261-266: syntax error at token "always"
5_gram_verilog_file_7276.v:2:307-309: syntax error at token "end"

5_gram_verilog_file_7306.v: 5_gram_verilog_file_7306.v:2:257-261: syntax error at token "logic"
5_gram_verilog_file_7306.v:2:662-667: syntax error at token "assign"
5_gram_verilog_file_7306.v:2:685-693: syntax error at token "endmodule"

5_gram_verilog_file_7308.v: 5_gram_verilog_file_7308.v:2:83-87: syntax error at token "logic"
5_gram_verilog_file_7308.v:2:256-261: syntax error at token "assign"
5_gram_verilog_file_7308.v:2:306-314: syntax error at token "endmodule"

5_gram_verilog_file_7316.v: 5_gram_verilog_file_7316.v:2:304-308: syntax error at token "logic"
5_gram_verilog_file_7316.v:2:837-842: syntax error at token "assign"
5_gram_verilog_file_7316.v:2:878-886: syntax error at token "endmodule"

5_gram_verilog_file_7321.v: 5_gram_verilog_file_7321.v:2:133-137: syntax error at token "logic"
5_gram_verilog_file_7321.v:2:190-195: syntax error at token "assign"
5_gram_verilog_file_7321.v:2:225-233: syntax error at token "endmodule"

5_gram_verilog_file_7321.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 2426070999
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
5_gram_verilog_file_7340.v: 5_gram_verilog_file_7340.v:2:148-152: syntax error at token "logic"
5_gram_verilog_file_7340.v:2:386-394: syntax error at token "endmodule"

5_gram_verilog_file_7350.v: 5_gram_verilog_file_7350.v:4:130-134: syntax error at token "logic"
5_gram_verilog_file_7350.v:4:571-576: syntax error at token "assign"
5_gram_verilog_file_7350.v:4:615: syntax error at token "("
5_gram_verilog_file_7350.v:4:712-720: syntax error at token "endmodule"

5_gram_verilog_file_7350.v: 5_gram_verilog_file_7350.v:2:36-40: syntax error at token "logic"
5_gram_verilog_file_7350.v:2:94-99: syntax error at token "always"
5_gram_verilog_file_7350.v:2:169-171: syntax error at token "end"

5_gram_verilog_file_7351.v: 5_gram_verilog_file_7351.v:2:116-120: syntax error at token "logic"
5_gram_verilog_file_7351.v:2:566-574: syntax error at token "endmodule"

5_gram_verilog_file_7357.v: 5_gram_verilog_file_7357.v:2:36-40: syntax error at token "logic"
5_gram_verilog_file_7357.v:2:94: syntax error at token "("
5_gram_verilog_file_7357.v:2:155-163: syntax error at token "endmodule"

5_gram_verilog_file_7365.v: 5_gram_verilog_file_7365.v:3:52-56: syntax error at token "logic"
5_gram_verilog_file_7365.v:3:216-221: syntax error at token "always"
5_gram_verilog_file_7365.v:3:278-280: syntax error at token "end"
5_gram_verilog_file_7365.v:3:300-308: syntax error at token "endmodule"

5_gram_verilog_file_7367.v: 5_gram_verilog_file_7367.v:2:132-136: syntax error at token "logic"
5_gram_verilog_file_7367.v:2:257-265: syntax error at token "endmodule"

5_gram_verilog_file_7375.v: 5_gram_verilog_file_7375.v:2:73-77: syntax error at token "logic"
5_gram_verilog_file_7375.v:2:283: syntax error at token "("
5_gram_verilog_file_7375.v:2:480: syntax error at token "("
5_gram_verilog_file_7375.v:2:524-529: syntax error at token "assign"
5_gram_verilog_file_7375.v:2:551-559: syntax error at token "endmodule"

5_gram_verilog_file_7378.v: 5_gram_verilog_file_7378.v:2:127-131: syntax error at token "logic"
5_gram_verilog_file_7378.v:2:178-186: syntax error at token "endmodule"

5_gram_verilog_file_7380.v: 5_gram_verilog_file_7380.v:2:109-113: syntax error at token "logic"
5_gram_verilog_file_7380.v:2:128-133: syntax error at token "assign"
5_gram_verilog_file_7380.v:2:192-200: syntax error at token "endmodule"

5_gram_verilog_file_7402.v: 5_gram_verilog_file_7402.v:2:123-127: syntax error at token "logic"
5_gram_verilog_file_7402.v:2:620-625: syntax error at token "assign"
5_gram_verilog_file_7402.v:2:675: syntax error at token "("
5_gram_verilog_file_7402.v:2:768: syntax error at token "("
5_gram_verilog_file_7402.v:2:935-940: syntax error at token "always"
5_gram_verilog_file_7402.v:2:1017-1018: syntax error at token "if"
5_gram_verilog_file_7402.v:2:1054-1056: syntax error at token "end"
5_gram_verilog_file_7402.v:2:1093-1095: syntax error at token "end"

5_gram_verilog_file_7403.v: 5_gram_verilog_file_7403.v:2:124-128: syntax error at token "logic"
5_gram_verilog_file_7403.v:2:281-286: syntax error at token "always"
5_gram_verilog_file_7403.v:2:403-405: syntax error at token "end"

5_gram_verilog_file_7403.v: 5_gram_verilog_file_7403.v:4:429-433: syntax error at token "logic"
5_gram_verilog_file_7403.v:4:498-503: syntax error at token "assign"
5_gram_verilog_file_7403.v:4:595-603: syntax error at token "endmodule"

5_gram_verilog_file_7413.v: 5_gram_verilog_file_7413.v:2:97-99: syntax error at token "wor"
5_gram_verilog_file_7413.v:2:127: syntax error at token "("
5_gram_verilog_file_7413.v:2:252-257: syntax error at token "assign"
5_gram_verilog_file_7413.v:2:331-339: syntax error at token "endmodule"

5_gram_verilog_file_7422.v: 5_gram_verilog_file_7422.v:5:70-74: syntax error at token "logic"
5_gram_verilog_file_7422.v:5:89-97: syntax error at token "endmodule"

5_gram_verilog_file_7429.v: 5_gram_verilog_file_7429.v:2:37-41: syntax error at token "logic"
5_gram_verilog_file_7429.v:2:146-151: syntax error at token "always"
5_gram_verilog_file_7429.v:2:230: syntax error at token "("
5_gram_verilog_file_7429.v:2:257-262: syntax error at token "assign"
5_gram_verilog_file_7429.v:2:299-304: syntax error at token "assign"
5_gram_verilog_file_7429.v:2:354: syntax error at token "("
5_gram_verilog_file_7429.v:2:433: syntax error at token "("
5_gram_verilog_file_7429.v:2:506-514: syntax error at token "endmodule"

5_gram_verilog_file_7455.v: 5_gram_verilog_file_7455.v:15:190-194: syntax error at token "logic"
5_gram_verilog_file_7455.v:15:727: syntax error at token "("
5_gram_verilog_file_7455.v:15:783-791: syntax error at token "endmodule"

5_gram_verilog_file_7460.v: 5_gram_verilog_file_7460.v:2:207-211: syntax error at token "logic"
5_gram_verilog_file_7460.v:2:261-269: syntax error at token "endmodule"

5_gram_verilog_file_7463.v: 5_gram_verilog_file_7463.v:2:54-58: syntax error at token "logic"
5_gram_verilog_file_7463.v:2:143-148: syntax error at token "assign"
5_gram_verilog_file_7463.v:2:199-207: syntax error at token "endmodule"

5_gram_verilog_file_7476.v: 5_gram_verilog_file_7476.v:2:245-249: syntax error at token "logic"
5_gram_verilog_file_7476.v:2:415-422: syntax error at token "defparam"
5_gram_verilog_file_7476.v:2:451-456: syntax error at token "assign"
5_gram_verilog_file_7476.v:2:509: syntax error at token "("
5_gram_verilog_file_7476.v:2:641-646: syntax error at token "assign"
5_gram_verilog_file_7476.v:2:695-703: syntax error at token "endmodule"

5_gram_verilog_file_7481.v: 5_gram_verilog_file_7481.v:2:37-41: syntax error at token "logic"
5_gram_verilog_file_7481.v:2:176-184: syntax error at token "endmodule"

5_gram_verilog_file_7491.v: 5_gram_verilog_file_7491.v:2:177: syntax error at token "#"

5_gram_verilog_file_7503.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_1" at 4:39-43:; problematic formatter output is
// Seed: 3928028400
`define pp_0 0
`define pp_1 0
`timescale 1ps / 1ps `default_nettype `pp_1
<<EOF>>
5_gram_verilog_file_7506.v: 5_gram_verilog_file_7506.v:2:75-77: syntax error at token "tri"
5_gram_verilog_file_7506.v:2:92-97: syntax error at token "assign"
5_gram_verilog_file_7506.v:2:115-120: syntax error at token "genvar"
5_gram_verilog_file_7506.v:2:138: syntax error at token "("
5_gram_verilog_file_7506.v:2:217-225: syntax error at token "endmodule"

5_gram_verilog_file_7506.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_6" at 13:18-22:; problematic formatter output is
// Seed: 667080073
`define pp_3 0
`define pp_4 0
`define pp_5 0
`define pp_6 0
`define pp_7 0
`timescale 1ps / 1ps
`define pp_8 0
`define pp_9 0
`define pp_10 0
`define pp_11 0
`define pp_12 0
`default_nettype `pp_6
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  inout id_2;
  output id_1;
  assign id_3 = id_2;
endmodule
`default_nettype module_0
<<EOF>>
5_gram_verilog_file_7572.v: 5_gram_verilog_file_7572.v:3:250-253: syntax error at token "tri1"
5_gram_verilog_file_7572.v:3:329-334: syntax error at token "assign"
5_gram_verilog_file_7572.v:3:363: syntax error at token "("
5_gram_verilog_file_7572.v:3:465-470: syntax error at token "assign"
5_gram_verilog_file_7572.v:3:508-513: syntax error at token "always"
5_gram_verilog_file_7572.v:3:599-601: syntax error at token "end"
5_gram_verilog_file_7572.v:3:643: syntax error at token "("
5_gram_verilog_file_7572.v:3:776: syntax error at token "("
5_gram_verilog_file_7572.v:3:859: syntax error at token "("
5_gram_verilog_file_7572.v:3:892-897: syntax error at token "assign"
5_gram_verilog_file_7572.v:3:928-936: syntax error at token "endmodule"

5_gram_verilog_file_7577.v: 5_gram_verilog_file_7577.v:2:330-334: syntax error at token "logic"
5_gram_verilog_file_7577.v:2:417-425: syntax error at token "endmodule"

5_gram_verilog_file_7578.v: 5_gram_verilog_file_7578.v:2:221-225: syntax error at token "logic"
5_gram_verilog_file_7578.v:2:274-282: syntax error at token "endmodule"

5_gram_verilog_file_7583.v: 5_gram_verilog_file_7583.v:3:121-125: syntax error at token "logic"
5_gram_verilog_file_7583.v:3:237-242: syntax error at token "assign"
5_gram_verilog_file_7583.v:3:271-276: syntax error at token "assign"
5_gram_verilog_file_7583.v:3:312-320: syntax error at token "endmodule"

5_gram_verilog_file_7586.v: 5_gram_verilog_file_7586.v:2:253-257: syntax error at token "logic"
5_gram_verilog_file_7586.v:2:822-830: syntax error at token "endmodule"

5_gram_verilog_file_7620.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_10" at 12:18-23:; problematic formatter output is
// Seed: 947495164
`define pp_3 0
`default_nettype wire
`define pp_4 0
`define pp_5 0
`define pp_6 0
`define pp_7 0
`define pp_8 0
`default_nettype id_1
`define pp_9 0
`define pp_10 0
`default_nettype `pp_10
`define pp_11 0
module module_0 (
    inout id_0,
    output logic id_1
);
  assign id_1 = id_0 ? 1 : id_0;
endmodule
`timescale 1ps / 1ps
`define pp_12 0
`define pp_13 0
localparam module_0 = 1;
`define pp_14 0
parameter id_15 = 1;
`timescale 1 ps / 1ps
`define pp_16 0
`define pp_17 0
`define pp_18 0
`define pp_19 0
`define pp_20 0
`define pp_21 0
`define pp_22 0
`define pp_23 0
`timescale 1ps / 1ps `default_nettype id_24
module module_1 (
    output logic id_0,
    input id_1,
    input logic id_2
);
  logic id_3 = id_3;
  logic id_4;
endmodule
`default_nettype id_25
<<EOF>>
5_gram_verilog_file_7626.v: 5_gram_verilog_file_7626.v:2:224-228: syntax error at token "logic"
5_gram_verilog_file_7626.v:2:243-248: syntax error at token "always"
5_gram_verilog_file_7626.v:2:325: syntax error at token "("
5_gram_verilog_file_7626.v:2:346-347: syntax error at token "<="
5_gram_verilog_file_7626.v:2:356-358: syntax error at token "end"

5_gram_verilog_file_7635.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_3" at 13:61-65:; problematic formatter output is
// Seed: 71525179
`define pp_3 0
localparam id_0 = 1 * id_1;
`define pp_4 0
`define pp_5 0
`timescale 1ps / 1ps `default_nettype wire
`define pp_6 0
`timescale 1 ps / 1 ps
`define pp_7 0
`define pp_8 0
`define pp_9 0
`define pp_10 0
`timescale 1ps / 1ps `timescale 1ps / 1 ps `default_nettype `pp_3
module module_0 (
    input id_0,
    input id_1,
    input logic id_2
);
  logic id_3;
  logic id_4;
  logic id_5;
  logic id_6;
endmodule
<<EOF>>
5_gram_verilog_file_7635.v: 5_gram_verilog_file_7635.v:2:157: syntax error at token "#"

5_gram_verilog_file_7651.v: 5_gram_verilog_file_7651.v:2:725-729: syntax error at token "logic"
5_gram_verilog_file_7651.v:2:796-801: syntax error at token "assign"
5_gram_verilog_file_7651.v:2:823-830: syntax error at token "defparam"
5_gram_verilog_file_7651.v:2:862-870: syntax error at token "endmodule"

5_gram_verilog_file_7665.v: 5_gram_verilog_file_7665.v:2:215-219: syntax error at token "logic"
5_gram_verilog_file_7665.v:2:235-240: syntax error at token "assign"
5_gram_verilog_file_7665.v:2:258-263: syntax error at token "assign"
5_gram_verilog_file_7665.v:2:327-335: syntax error at token "endmodule"

5_gram_verilog_file_7666.v: 5_gram_verilog_file_7666.v:3:159-163: syntax error at token "logic"
5_gram_verilog_file_7666.v:3:544-549: syntax error at token "assign"
5_gram_verilog_file_7666.v:3:622-630: syntax error at token "endmodule"

5_gram_verilog_file_7670.v: 5_gram_verilog_file_7670.v:2:37-41: syntax error at token "logic"
5_gram_verilog_file_7670.v:2:265-273: syntax error at token "endmodule"

5_gram_verilog_file_7674.v: 5_gram_verilog_file_7674.v:2:364-368: syntax error at token "logic"
5_gram_verilog_file_7674.v:2:1002-1007: syntax error at token "assign"
5_gram_verilog_file_7674.v:2:1032-1037: syntax error at token "assign"
5_gram_verilog_file_7674.v:2:1079-1086: syntax error at token "defparam"
5_gram_verilog_file_7674.v:2:1137-1145: syntax error at token "endmodule"

5_gram_verilog_file_7689.v: 5_gram_verilog_file_7689.v:2:446-450: syntax error at token "logic"
5_gram_verilog_file_7689.v:2:696-701: syntax error at token "assign"
5_gram_verilog_file_7689.v:2:737-745: syntax error at token "endmodule"
5_gram_verilog_file_7689.v:2:1733: syntax error at token "("
5_gram_verilog_file_7689.v:2:1778-1786: syntax error at token "endmodule"

5_gram_verilog_file_7693.v: 5_gram_verilog_file_7693.v:2:458-462: syntax error at token "logic"
5_gram_verilog_file_7693.v:2:769-774: syntax error at token "always"
5_gram_verilog_file_7693.v:2:843-844: syntax error at token "<="
5_gram_verilog_file_7693.v:2:853-855: syntax error at token "end"

5_gram_verilog_file_7694.v: 5_gram_verilog_file_7694.v:2:109-113: syntax error at token "logic"
5_gram_verilog_file_7694.v:2:426-431: syntax error at token "assign"
5_gram_verilog_file_7694.v:2:522-527: syntax error at token "assign"
5_gram_verilog_file_7694.v:2:548-556: syntax error at token "endmodule"
5_gram_verilog_file_7694.v:2:817-822: syntax error at token "assign"
5_gram_verilog_file_7694.v:2:840-848: syntax error at token "endmodule"

5_gram_verilog_file_7702.v: 5_gram_verilog_file_7702.v:2:126-130: syntax error at token "logic"
5_gram_verilog_file_7702.v:2:471-476: syntax error at token "assign"
5_gram_verilog_file_7702.v:2:495-503: syntax error at token "endmodule"

5_gram_verilog_file_7704.v: 5_gram_verilog_file_7704.v:3:227-231: syntax error at token "logic"
5_gram_verilog_file_7704.v:3:404-412: syntax error at token "endmodule"

5_gram_verilog_file_7707.v: 5_gram_verilog_file_7707.v:2:73-77: syntax error at token "logic"
5_gram_verilog_file_7707.v:2:229-237: syntax error at token "endmodule"

5_gram_verilog_file_7713.v: 5_gram_verilog_file_7713.v:2:242-246: syntax error at token "logic"
5_gram_verilog_file_7713.v:2:288-296: syntax error at token "endmodule"

5_gram_verilog_file_7719.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 4:41-45:; problematic formatter output is
// Seed: 2940479228
`define pp_0 0
`define pp_1 0
`timescale 1 ps / 1 ps `default_nettype `pp_0
<<EOF>>
5_gram_verilog_file_7720.v: 5_gram_verilog_file_7720.v:2:175-179: syntax error at token "logic"
5_gram_verilog_file_7720.v:2:329-337: syntax error at token "endmodule"

5_gram_verilog_file_7720.v: 5_gram_verilog_file_7720.v:2:76-80: syntax error at token "logic"
5_gram_verilog_file_7720.v:2:95-100: syntax error at token "assign"
5_gram_verilog_file_7720.v:2:121-129: syntax error at token "endmodule"

5_gram_verilog_file_7741.v: 5_gram_verilog_file_7741.v:2:75-79: syntax error at token "logic"
5_gram_verilog_file_7741.v:2:504-512: syntax error at token "endmodule"

5_gram_verilog_file_7786.v: 5_gram_verilog_file_7786.v:2:168-172: syntax error at token "logic"
5_gram_verilog_file_7786.v:2:284-292: syntax error at token "endmodule"

5_gram_verilog_file_7803.v: 5_gram_verilog_file_7803.v:3:112-116: syntax error at token "logic"
5_gram_verilog_file_7803.v:3:122: syntax error at token "}"

5_gram_verilog_file_7803.v: 5_gram_verilog_file_7803.v:2:391-395: syntax error at token "logic"
5_gram_verilog_file_7803.v:2:411-416: syntax error at token "assign"
5_gram_verilog_file_7803.v:2:464-469: syntax error at token "assign"
5_gram_verilog_file_7803.v:2:491-499: syntax error at token "endmodule"

5_gram_verilog_file_7805.v: 5_gram_verilog_file_7805.v:2:91-95: syntax error at token "logic"
5_gram_verilog_file_7805.v:2:126-132: syntax error at token "specify"
5_gram_verilog_file_7805.v:2:196: syntax error at token "("
5_gram_verilog_file_7805.v:2:256-265: syntax error at token "endspecify"
5_gram_verilog_file_7805.v:2:746-751: syntax error at token "assign"
5_gram_verilog_file_7805.v:2:774-782: syntax error at token "endmodule"

5_gram_verilog_file_7843.v: 5_gram_verilog_file_7843.v:2:161-165: syntax error at token "logic"
5_gram_verilog_file_7843.v:2:203: syntax error at token "#"
5_gram_verilog_file_7843.v:2:261-268: syntax error at token "defparam"
5_gram_verilog_file_7843.v:2:304: syntax error at token "("
5_gram_verilog_file_7843.v:2:347-355: syntax error at token "endmodule"

5_gram_verilog_file_7849.v: 5_gram_verilog_file_7849.v:2:206-210: syntax error at token "logic"
5_gram_verilog_file_7849.v:2:266-271: syntax error at token "assign"
5_gram_verilog_file_7849.v:2:292-300: syntax error at token "endmodule"

5_gram_verilog_file_7853.v: 5_gram_verilog_file_7853.v:9:60-64: syntax error at token "logic"
5_gram_verilog_file_7853.v:9:148-153: syntax error at token "assign"
5_gram_verilog_file_7853.v:9:212-217: syntax error at token "assign"
5_gram_verilog_file_7853.v:9:251-256: syntax error at token "always"
5_gram_verilog_file_7853.v:9:328-330: syntax error at token "end"
5_gram_verilog_file_7853.v:9:349-354: syntax error at token "always"
5_gram_verilog_file_7853.v:9:452-454: syntax error at token "end"
5_gram_verilog_file_7853.v:9:473-478: syntax error at token "assign"
5_gram_verilog_file_7853.v:9:513-518: syntax error at token "assign"
5_gram_verilog_file_7853.v:9:539-547: syntax error at token "endmodule"

5_gram_verilog_file_7854.v: 5_gram_verilog_file_7854.v:2:647-651: syntax error at token "logic"
5_gram_verilog_file_7854.v:2:784-792: syntax error at token "endmodule"

5_gram_verilog_file_7863.v: 5_gram_verilog_file_7863.v:2:36-40: syntax error at token "logic"
5_gram_verilog_file_7863.v:2:157-162: syntax error at token "assign"
5_gram_verilog_file_7863.v:2:183-191: syntax error at token "endmodule"

5_gram_verilog_file_7902.v: 5_gram_verilog_file_7902.v:2:451: syntax error at token "#"

5_gram_verilog_file_7902.v: Formatted output is lexically different from the input.    Please file a bug.  Details:
Mismatched token enums.  got: (MacroIdentifier) (#296: "`pp_1") vs. (MacroIdItem) (#298: "`pp_1")
First mismatched token [39]: (MacroIdentifier) (#296: "`pp_1") vs. (MacroIdItem) (#298: "`pp_1")
First mismatched token [83]: (MacroArg) (#711: "{  `pp_6  ,  1 'b0 ,  `pp_5  ,  1  ,  1  ,  `pp_2  ,  1  ,  1  ,  `pp_2  -  1  ,  `pp_8  [  `pp_6  [  `pp_7  :  1  ]  :  1  ]  ,  `pp_1  ,  1  ,  `pp_1  }") vs. (MacroArg) (#711: "{
          `pp_6,
          1'b0,
          `pp_5,
          1,
          1,
          `pp_2,
          1,
          1,
          `pp_2 - 1,
          `pp_8[`pp_6[`pp_7 : 1] : 1],
          `pp_1,
          1,
          `pp_1
          }")
; problematic formatter output is
// Seed: 601495633
`define pp_0 0
`define pp_1 0
`define pp_2 0
`define pp_3 0
`define pp_4 0
`define pp_5 0
`define pp_6 0
`define pp_7 0
`define pp_8 0
task `pp_4;
  reg [`pp_6 : `pp_0[`pp_7]] `pp_3;
  output reg `pp_6;
  output `pp_5;
  begin
    #1;
    wait (`pp_1);
    SystemTFIdentifier(1, 1 ^ `pp_0, `pp_1);
    `pp_3 <= 1'h0;
    `pp_7(`pp_5, `pp_1, 1 - ~(!`pp_3), {
          `pp_6,
          1'b0,
          `pp_5,
          1,
          1,
          `pp_2,
          1,
          1,
          `pp_2 - 1,
          `pp_8[`pp_6[`pp_7 : 1] : 1],
          `pp_1,
          1,
          `pp_1
          }, `pp_0[1'b0], `pp_6, ((1 ? `pp_3[`pp_1] : `pp_1)) == `pp_4, `pp_5);
    `pp_8 = `pp_2;
    #1;
    `pp_3 <= `pp_6[`pp_8 : 1'b0];
    SystemTFIdentifier(1'b0);
    #1 `pp_4 = `pp_5;
    `pp_2 = `pp_6 | `pp_0;
    if (1'b0) begin
      if (`pp_3[`pp_7 : 1]) begin
        if (1'b0) SystemTFIdentifier;
        else begin
          `pp_3 <= 1;
        end
      end else begin
        `pp_4 = `pp_2[(`pp_6[`pp_6+1])+:`pp_6];
      end
    end
    if (`pp_1) begin
      SystemTFIdentifier(`pp_5, 1'b0, !`pp_6, 1);
      if (`pp_2 - 1)
        if (`pp_0) begin
          SystemTFIdentifier;
          `pp_3[`pp_5] = 1;
        end else if (`pp_8) begin
          `pp_4[1'b0 : 1'b0] <= `pp_6 - `pp_3;
          `pp_2[1'h0&&`pp_5 : `pp_3[`pp_5]] = `pp_4;
        end else begin : `pp_3
          if (`pp_4[1 : 1'b0])
            if (`pp_4) begin
              #1
              if (1'b0) begin
                `pp_1 <= 1 - !`pp_7;
                `pp_3[0] <= "";
              end
              `pp_7 = `pp_4;
              `pp_6 <= `pp_1[1 : `pp_3];
            end else if (1 && `pp_5 - "" || `pp_0 || 'b0 || `pp_1 == `pp_5) `pp_6 <= 1;
          `pp_7 <= 1;
        end
      if (`pp_3) `pp_8[1'd0 : 1'h0] = `pp_2;
    end
  end
endtask
`default_nettype `pp_6 `timescale 1 ps / 1ps
module module_0;
  assign id_0 = 1;
  assign id_0 = id_0;
  logic id_1;
endmodule
<<EOF>>
5_gram_verilog_file_7907.v: 5_gram_verilog_file_7907.v:2:102-106: syntax error at token "logic"
5_gram_verilog_file_7907.v:2:186-193: syntax error at token "defparam"
5_gram_verilog_file_7907.v:2:221-229: syntax error at token "endmodule"

5_gram_verilog_file_7917.v: 5_gram_verilog_file_7917.v:2:310-314: syntax error at token "logic"
5_gram_verilog_file_7917.v:2:595-600: syntax error at token "assign"
5_gram_verilog_file_7917.v:2:689-697: syntax error at token "endmodule"

5_gram_verilog_file_7917.v: 5_gram_verilog_file_7917.v:3:169-173: syntax error at token "logic"
5_gram_verilog_file_7917.v:3:405-410: syntax error at token "assign"
5_gram_verilog_file_7917.v:3:428-436: syntax error at token "endmodule"

5_gram_verilog_file_7931.v: 5_gram_verilog_file_7931.v:2:57-61: syntax error at token "logic"
5_gram_verilog_file_7931.v:2:191-196: syntax error at token "assign"
5_gram_verilog_file_7931.v:2:233-241: syntax error at token "endmodule"

5_gram_verilog_file_7931.v: 5_gram_verilog_file_7931.v:2:244-248: syntax error at token "logic"
5_gram_verilog_file_7931.v:2:281-289: syntax error at token "endmodule"

5_gram_verilog_file_7971.v: 5_gram_verilog_file_7971.v:2:165: syntax error at token "#"

5_gram_verilog_file_7986.v: 5_gram_verilog_file_7986.v:4:186-190: syntax error at token "logic"
5_gram_verilog_file_7986.v:4:345-350: syntax error at token "assign"
5_gram_verilog_file_7986.v:4:388-395: syntax error at token "defparam"
5_gram_verilog_file_7986.v:4:424-429: syntax error at token "assign"
5_gram_verilog_file_7986.v:4:470: syntax error at token "("
5_gram_verilog_file_7986.v:4:617-622: syntax error at token "assign"
5_gram_verilog_file_7986.v:4:641-649: syntax error at token "endmodule"

5_gram_verilog_file_7988.v: 5_gram_verilog_file_7988.v:2:187-191: syntax error at token "logic"
5_gram_verilog_file_7988.v:2:223-230: syntax error at token "generate"
5_gram_verilog_file_7988.v:2:270-275: syntax error at token "assign"
5_gram_verilog_file_7988.v:2:293-295: syntax error at token "end"

5_gram_verilog_file_7996.v: 5_gram_verilog_file_7996.v:2:338-342: syntax error at token "logic"
5_gram_verilog_file_7996.v:2:422: syntax error at token "("
5_gram_verilog_file_7996.v:2:529: syntax error at token "("
5_gram_verilog_file_7996.v:2:582-590: syntax error at token "endmodule"

5_gram_verilog_file_7997.v: 5_gram_verilog_file_7997.v:2:212-216: syntax error at token "logic"
5_gram_verilog_file_7997.v:2:231-238: syntax error at token "defparam"
5_gram_verilog_file_7997.v:2:327-332: syntax error at token "assign"
5_gram_verilog_file_7997.v:2:353-361: syntax error at token "endmodule"

5_gram_verilog_file_8003.v: 5_gram_verilog_file_8003.v:3:83-87: syntax error at token "logic"
5_gram_verilog_file_8003.v:3:144-152: syntax error at token "endmodule"

5_gram_verilog_file_8004.v: 5_gram_verilog_file_8004.v:2:275-279: syntax error at token "logic"
5_gram_verilog_file_8004.v:2:458-463: syntax error at token "always"
5_gram_verilog_file_8004.v:2:528-536: syntax error at token "endmodule"

5_gram_verilog_file_8009.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_1" at 4:40-44:; problematic formatter output is
// Seed: 766908732
`define pp_0 0
`define pp_1 0
`timescale 1ps / 1 ps `default_nettype `pp_1
<<EOF>>
5_gram_verilog_file_8017.v: 5_gram_verilog_file_8017.v:4:465-469: syntax error at token "logic"
5_gram_verilog_file_8017.v:4:994-999: syntax error at token "assign"
5_gram_verilog_file_8017.v:4:1035-1043: syntax error at token "endmodule"

5_gram_verilog_file_8019.v: 5_gram_verilog_file_8019.v:2:440-444: syntax error at token "logic"
5_gram_verilog_file_8019.v:2:537-542: syntax error at token "assign"
5_gram_verilog_file_8019.v:2:583-588: syntax error at token "assign"
5_gram_verilog_file_8019.v:2:627-635: syntax error at token "endmodule"

5_gram_verilog_file_8036.v: 5_gram_verilog_file_8036.v:2:290: syntax error at token "#"

5_gram_verilog_file_8056.v: 5_gram_verilog_file_8056.v:2:84-88: syntax error at token "logic"
5_gram_verilog_file_8056.v:2:706-711: syntax error at token "always"
5_gram_verilog_file_8056.v:2:758-763: syntax error at token "assign"
5_gram_verilog_file_8056.v:2:831-839: syntax error at token "endmodule"

5_gram_verilog_file_8066.v: 5_gram_verilog_file_8066.v:3:494-498: syntax error at token "logic"
5_gram_verilog_file_8066.v:3:831-839: syntax error at token "endmodule"

5_gram_verilog_file_8085.v: 5_gram_verilog_file_8085.v:3:85-89: syntax error at token "logic"
5_gram_verilog_file_8085.v:3:104-111: syntax error at token "defparam"
5_gram_verilog_file_8085.v:3:170: syntax error at token "("
5_gram_verilog_file_8085.v:3:287-295: syntax error at token "endmodule"

5_gram_verilog_file_8093.v: 5_gram_verilog_file_8093.v:2:54-58: syntax error at token "logic"
5_gram_verilog_file_8093.v:2:152-157: syntax error at token "assign"
5_gram_verilog_file_8093.v:2:194-202: syntax error at token "endmodule"

5_gram_verilog_file_8098.v: 5_gram_verilog_file_8098.v:3:52-55: syntax error at token "wire"
5_gram_verilog_file_8098.v:3:253-258: syntax error at token "assign"
5_gram_verilog_file_8098.v:3:307-315: syntax error at token "endmodule"

5_gram_verilog_file_8099.v: 5_gram_verilog_file_8099.v:2:121-125: syntax error at token "logic"
5_gram_verilog_file_8099.v:2:156-164: syntax error at token "endmodule"

5_gram_verilog_file_8104.v: 5_gram_verilog_file_8104.v:3:253-257: syntax error at token "logic"
5_gram_verilog_file_8104.v:3:697-702: syntax error at token "assign"
5_gram_verilog_file_8104.v:3:749-757: syntax error at token "endmodule"

5_gram_verilog_file_8106.v: 5_gram_verilog_file_8106.v:2:328-332: syntax error at token "logic"
5_gram_verilog_file_8106.v:2:623: syntax error at token "("
5_gram_verilog_file_8106.v:2:1305-1313: syntax error at token "endmodule"

5_gram_verilog_file_8109.v: 5_gram_verilog_file_8109.v:2:124-128: syntax error at token "logic"
5_gram_verilog_file_8109.v:2:229-237: syntax error at token "endmodule"

5_gram_verilog_file_8113.v: 5_gram_verilog_file_8113.v:2:113-117: syntax error at token "logic"
5_gram_verilog_file_8113.v:2:132-137: syntax error at token "always"
5_gram_verilog_file_8113.v:2:190-192: syntax error at token "end"

5_gram_verilog_file_8117.v: 5_gram_verilog_file_8117.v:2:351-355: syntax error at token "logic"
5_gram_verilog_file_8117.v:2:413-418: syntax error at token "assign"
5_gram_verilog_file_8117.v:2:452-460: syntax error at token "endmodule"
5_gram_verilog_file_8117.v:2:586-591: syntax error at token "output"
5_gram_verilog_file_8117.v:2:601-605: syntax error at token "input"
5_gram_verilog_file_8117.v:2:615-619: syntax error at token "input"
5_gram_verilog_file_8117.v:2:628-633: syntax error at token "output"
5_gram_verilog_file_8117.v:2:642-646: syntax error at token "input"
5_gram_verilog_file_8117.v:2:655-659: syntax error at token "input"
5_gram_verilog_file_8117.v:2:668-673: syntax error at token "output"
5_gram_verilog_file_8117.v:2:682-687: syntax error at token "output"
5_gram_verilog_file_8117.v:2:696-700: syntax error at token "input"
5_gram_verilog_file_8117.v:2:709-713: syntax error at token "input"
5_gram_verilog_file_8117.v:2:722-726: syntax error at token "input"
5_gram_verilog_file_8117.v:2:749: syntax error at token "("
5_gram_verilog_file_8117.v:2:940-948: syntax error at token "endmodule"

5_gram_verilog_file_8139.v: 5_gram_verilog_file_8139.v:2:37-41: syntax error at token "logic"
5_gram_verilog_file_8139.v:2:363-371: syntax error at token "endmodule"

5_gram_verilog_file_8143.v: 5_gram_verilog_file_8143.v:2:248-252: syntax error at token "logic"
5_gram_verilog_file_8143.v:2:285-293: syntax error at token "endmodule"

5_gram_verilog_file_8169.v: 5_gram_verilog_file_8169.v:2:114-118: syntax error at token "logic"
5_gram_verilog_file_8169.v:2:156-164: syntax error at token "endmodule"

5_gram_verilog_file_8174.v: 5_gram_verilog_file_8174.v:2:164-168: syntax error at token "logic"
5_gram_verilog_file_8174.v:2:183-188: syntax error at token "assign"
5_gram_verilog_file_8174.v:2:209-214: syntax error at token "assign"
5_gram_verilog_file_8174.v:2:293-301: syntax error at token "endmodule"

5_gram_verilog_file_8176.v: 5_gram_verilog_file_8176.v:2:119-123: syntax error at token "logic"
5_gram_verilog_file_8176.v:2:138-143: syntax error at token "always"
5_gram_verilog_file_8176.v:2:196-204: syntax error at token "endmodule"

5_gram_verilog_file_8198.v: 5_gram_verilog_file_8198.v:8:36-40: syntax error at token "logic"
5_gram_verilog_file_8198.v:8:541-546: syntax error at token "assign"
5_gram_verilog_file_8198.v:8:575-583: syntax error at token "endmodule"

5_gram_verilog_file_8214.v: 5_gram_verilog_file_8214.v:2:147-151: syntax error at token "logic"
5_gram_verilog_file_8214.v:2:198-205: syntax error at token "defparam"
5_gram_verilog_file_8214.v:2:280-285: syntax error at token "assign"
5_gram_verilog_file_8214.v:2:310: syntax error at token "("
5_gram_verilog_file_8214.v:2:395: syntax error at token "("
5_gram_verilog_file_8214.v:2:522-527: syntax error at token "assign"
5_gram_verilog_file_8214.v:2:576-584: syntax error at token "endmodule"

5_gram_verilog_file_8234.v: 5_gram_verilog_file_8234.v:3:42-46: syntax error at token "logic"
5_gram_verilog_file_8234.v:3:270-275: syntax error at token "assign"
5_gram_verilog_file_8234.v:3:294-299: syntax error at token "assign"
5_gram_verilog_file_8234.v:3:320-325: syntax error at token "assign"
5_gram_verilog_file_8234.v:3:363-371: syntax error at token "endmodule"

5_gram_verilog_file_8255.v: 5_gram_verilog_file_8255.v:2:95-99: syntax error at token "logic"
5_gram_verilog_file_8255.v:2:917-925: syntax error at token "endmodule"

5_gram_verilog_file_8262.v: 5_gram_verilog_file_8262.v:2:61-65: syntax error at token "logic"
5_gram_verilog_file_8262.v:2:135-143: syntax error at token "endmodule"

5_gram_verilog_file_8286.v: 5_gram_verilog_file_8286.v:2:172-176: syntax error at token "logic"
5_gram_verilog_file_8286.v:2:214: syntax error at token "("
5_gram_verilog_file_8286.v:2:293-298: syntax error at token "assign"
5_gram_verilog_file_8286.v:2:362-367: syntax error at token "assign"
5_gram_verilog_file_8286.v:2:402-410: syntax error at token "endmodule"

5_gram_verilog_file_8292.v: 5_gram_verilog_file_8292.v:2:75-79: syntax error at token "logic"
5_gram_verilog_file_8292.v:2:215-220: syntax error at token "assign"
5_gram_verilog_file_8292.v:2:250-258: syntax error at token "endmodule"

5_gram_verilog_file_8294.v: 5_gram_verilog_file_8294.v:2:118-122: syntax error at token "logic"
5_gram_verilog_file_8294.v:2:321: syntax error at token "("
5_gram_verilog_file_8294.v:2:345-350: syntax error at token "assign"
5_gram_verilog_file_8294.v:2:407-412: syntax error at token "assign"
5_gram_verilog_file_8294.v:2:450-455: syntax error at token "assign"
5_gram_verilog_file_8294.v:2:508-516: syntax error at token "endmodule"

5_gram_verilog_file_8308.v: 5_gram_verilog_file_8308.v:2:37-41: syntax error at token "logic"
5_gram_verilog_file_8308.v:2:296-303: syntax error at token "generate"
5_gram_verilog_file_8308.v:2:362-372: syntax error at token "endgenerate"
5_gram_verilog_file_8308.v:2:401-409: syntax error at token "endmodule"

5_gram_verilog_file_8316.v: 5_gram_verilog_file_8316.v:2:53-57: syntax error at token "logic"
5_gram_verilog_file_8316.v:2:121-128: syntax error at token "generate"
5_gram_verilog_file_8316.v:2:187-197: syntax error at token "endgenerate"

5_gram_verilog_file_8317.v: 5_gram_verilog_file_8317.v:2:53-57: syntax error at token "logic"
5_gram_verilog_file_8317.v:2:230-238: syntax error at token "endmodule"

5_gram_verilog_file_8317.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_4" at 3:18-22:; problematic formatter output is
// Seed: 1156907153
`define pp_4 0
`default_nettype `pp_4
module module_0 (
    output id_0,
    output id_1,
    input logic id_2,
    output id_3
);
  logic id_4;
  logic id_5;
  logic id_6;
  logic id_7;
  assign #id_8 id_4 = id_8;
  assign id_7 = id_7;
  type_15(
      id_0, 1 && 1'd0
  );
  type_0 id_9 (
      1,
      1'b0
  );
endmodule
`define pp_5 0
`define pp_6 0
`define pp_7 0
`define pp_8 0
`define pp_9 0
parameter id_10 = 1;
`timescale 1ps / 1ps
module module_1;
  assign id_1[1] = 'b0;
endmodule
<<EOF>>
5_gram_verilog_file_8320.v: 5_gram_verilog_file_8320.v:2:37-41: syntax error at token "logic"
5_gram_verilog_file_8320.v:2:385: syntax error at token "("
5_gram_verilog_file_8320.v:2:424-429: syntax error at token "assign"
5_gram_verilog_file_8320.v:2:452-460: syntax error at token "endmodule"

5_gram_verilog_file_8328.v: 5_gram_verilog_file_8328.v:4:212-216: syntax error at token "logic"
5_gram_verilog_file_8328.v:4:412-420: syntax error at token "endmodule"

5_gram_verilog_file_8339.v: 5_gram_verilog_file_8339.v:2:125-129: syntax error at token "logic"
5_gram_verilog_file_8339.v:2:232-240: syntax error at token "endmodule"

5_gram_verilog_file_8347.v: 5_gram_verilog_file_8347.v:2:265-269: syntax error at token "logic"
5_gram_verilog_file_8347.v:2:285-293: syntax error at token "endmodule"

5_gram_verilog_file_8350.v: 5_gram_verilog_file_8350.v:2:60-64: syntax error at token "logic"
5_gram_verilog_file_8350.v:2:187-195: syntax error at token "endmodule"

5_gram_verilog_file_8365.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 2991120517
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
5_gram_verilog_file_8379.v: 5_gram_verilog_file_8379.v:7:164-168: syntax error at token "logic"
5_gram_verilog_file_8379.v:7:183-188: syntax error at token "assign"
5_gram_verilog_file_8379.v:7:230-238: syntax error at token "endmodule"

5_gram_verilog_file_8402.v: 5_gram_verilog_file_8402.v:3:359-363: syntax error at token "logic"
5_gram_verilog_file_8402.v:3:557: syntax error at token "("
5_gram_verilog_file_8402.v:3:1038: syntax error at token "("
5_gram_verilog_file_8402.v:3:1198-1206: syntax error at token "endmodule"

5_gram_verilog_file_8410.v: 5_gram_verilog_file_8410.v:2:223-227: syntax error at token "logic"
5_gram_verilog_file_8410.v:2:242-247: syntax error at token "assign"
5_gram_verilog_file_8410.v:2:268-273: syntax error at token "assign"
5_gram_verilog_file_8410.v:2:291-296: syntax error at token "assign"
5_gram_verilog_file_8410.v:2:375: syntax error at token "("
5_gram_verilog_file_8410.v:2:396-401: syntax error at token "assign"
5_gram_verilog_file_8410.v:2:420-428: syntax error at token "endmodule"

5_gram_verilog_file_8414.v: 5_gram_verilog_file_8414.v:4:134-138: syntax error at token "logic"
5_gram_verilog_file_8414.v:4:153-158: syntax error at token "assign"
5_gram_verilog_file_8414.v:4:189: syntax error at token "("
5_gram_verilog_file_8414.v:4:345-350: syntax error at token "assign"
5_gram_verilog_file_8414.v:4:368-376: syntax error at token "endmodule"

5_gram_verilog_file_8418.v: 5_gram_verilog_file_8418.v:2:72-76: syntax error at token "uwire"
5_gram_verilog_file_8418.v:2:692: syntax error at token "("
5_gram_verilog_file_8418.v:2:786: syntax error at token "("
5_gram_verilog_file_8418.v:2:858-863: syntax error at token "assign"
5_gram_verilog_file_8418.v:2:920-925: syntax error at token "assign"
5_gram_verilog_file_8418.v:2:958: syntax error at token "("
5_gram_verilog_file_8418.v:2:1024-1032: syntax error at token "endmodule"

5_gram_verilog_file_8422.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:62-66:; problematic formatter output is
// Seed: 3787378931
`define pp_0 0
`default_nettype `pp_0 `timescale 1ps / 1ps `default_nettype `pp_0
<<EOF>>
5_gram_verilog_file_8426.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 1245473891
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
5_gram_verilog_file_8456.v: 5_gram_verilog_file_8456.v:2:493-497: syntax error at token "logic"
5_gram_verilog_file_8456.v:2:530-538: syntax error at token "endmodule"

5_gram_verilog_file_8462.v: 5_gram_verilog_file_8462.v:2:97-101: syntax error at token "logic"
5_gram_verilog_file_8462.v:2:187-195: syntax error at token "endmodule"

5_gram_verilog_file_8463.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 2075490925
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
5_gram_verilog_file_8471.v: 5_gram_verilog_file_8471.v:2:37-41: syntax error at token "logic"
5_gram_verilog_file_8471.v:2:368-373: syntax error at token "always"
5_gram_verilog_file_8471.v:2:445-447: syntax error at token "end"
5_gram_verilog_file_8471.v:2:467-475: syntax error at token "endmodule"

5_gram_verilog_file_8471.v: 5_gram_verilog_file_8471.v:2:303-307: syntax error at token "logic"
5_gram_verilog_file_8471.v:2:639-644: syntax error at token "assign"
5_gram_verilog_file_8471.v:2:691: syntax error at token "("
5_gram_verilog_file_8471.v:2:748: syntax error at token "("
5_gram_verilog_file_8471.v:2:774-782: syntax error at token "endmodule"

5_gram_verilog_file_8484.v: 5_gram_verilog_file_8484.v:3:218-222: syntax error at token "logic"
5_gram_verilog_file_8484.v:3:451-459: syntax error at token "endmodule"

5_gram_verilog_file_8527.v: 5_gram_verilog_file_8527.v:3:193-197: syntax error at token "logic"
5_gram_verilog_file_8527.v:3:348: syntax error at token "("
5_gram_verilog_file_8527.v:3:431-439: syntax error at token "endmodule"

5_gram_verilog_file_8531.v: 5_gram_verilog_file_8531.v:2:91-95: syntax error at token "logic"
5_gram_verilog_file_8531.v:2:398-403: syntax error at token "assign"
5_gram_verilog_file_8531.v:2:500-505: syntax error at token "always"
5_gram_verilog_file_8531.v:2:555: syntax error at token "("
5_gram_verilog_file_8531.v:2:633: syntax error at token "("
5_gram_verilog_file_8531.v:2:686: syntax error at token "("
5_gram_verilog_file_8531.v:2:942-950: syntax error at token "endmodule"

5_gram_verilog_file_8531.v: 5_gram_verilog_file_8531.v:2:126-130: syntax error at token "logic"
5_gram_verilog_file_8531.v:2:350: syntax error at token "("
5_gram_verilog_file_8531.v:2:389-394: syntax error at token "assign"
5_gram_verilog_file_8531.v:2:442-450: syntax error at token "endmodule"

5_gram_verilog_file_8535.v: 5_gram_verilog_file_8535.v:2:91-95: syntax error at token "logic"
5_gram_verilog_file_8535.v:2:275-280: syntax error at token "assign"
5_gram_verilog_file_8535.v:2:315: syntax error at token "("
5_gram_verilog_file_8535.v:2:387-392: syntax error at token "assign"
5_gram_verilog_file_8535.v:2:456-461: syntax error at token "assign"
5_gram_verilog_file_8535.v:2:489: syntax error at token "("
5_gram_verilog_file_8535.v:2:529: syntax error at token "("
5_gram_verilog_file_8535.v:2:559-567: syntax error at token "endmodule"

5_gram_verilog_file_8538.v: 5_gram_verilog_file_8538.v:3:123-127: syntax error at token "logic"
5_gram_verilog_file_8538.v:3:232-240: syntax error at token "endmodule"

5_gram_verilog_file_8554.v: 5_gram_verilog_file_8554.v:3:52-56: syntax error at token "logic"
5_gram_verilog_file_8554.v:3:77: syntax error at token "("
5_gram_verilog_file_8554.v:3:112-117: syntax error at token "always"
5_gram_verilog_file_8554.v:3:170-172: syntax error at token "end"

5_gram_verilog_file_8560.v: 5_gram_verilog_file_8560.v:2:451-455: syntax error at token "logic"
5_gram_verilog_file_8560.v:2:631-639: syntax error at token "endmodule"

5_gram_verilog_file_8574.v: 5_gram_verilog_file_8574.v:4:34-36: syntax error at token "reg"
5_gram_verilog_file_8574.v:4:124-132: syntax error at token "endmodule"

5_gram_verilog_file_8581.v: 5_gram_verilog_file_8581.v:4:272-276: syntax error at token "logic"
5_gram_verilog_file_8581.v:4:361-369: syntax error at token "endmodule"

5_gram_verilog_file_8587.v: 5_gram_verilog_file_8587.v:3:108-112: syntax error at token "logic"
5_gram_verilog_file_8587.v:3:150-155: syntax error at token "assign"
5_gram_verilog_file_8587.v:3:182-190: syntax error at token "endmodule"

5_gram_verilog_file_8593.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 3496785820
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
5_gram_verilog_file_8609.v: 5_gram_verilog_file_8609.v:2:786-790: syntax error at token "logic"
5_gram_verilog_file_8609.v:2:1051-1056: syntax error at token "assign"
5_gram_verilog_file_8609.v:2:1086-1093: syntax error at token "generate"
5_gram_verilog_file_8609.v:2:1120-1130: syntax error at token "endgenerate"

5_gram_verilog_file_8627.v: 5_gram_verilog_file_8627.v:3:42-46: syntax error at token "logic"
5_gram_verilog_file_8627.v:3:67: syntax error at token "("
5_gram_verilog_file_8627.v:3:116-121: syntax error at token "always"
5_gram_verilog_file_8627.v:3:195: syntax error at token "("
5_gram_verilog_file_8627.v:3:243-244: syntax error at token "<="
5_gram_verilog_file_8627.v:3:256-258: syntax error at token "end"

5_gram_verilog_file_8634.v: 5_gram_verilog_file_8634.v:2:108-112: syntax error at token "logic"
5_gram_verilog_file_8634.v:2:338: syntax error at token "("
5_gram_verilog_file_8634.v:2:359-364: syntax error at token "assign"
5_gram_verilog_file_8634.v:2:647-652: syntax error at token "assign"
5_gram_verilog_file_8634.v:2:675-683: syntax error at token "endmodule"

5_gram_verilog_file_8648.v: 5_gram_verilog_file_8648.v:2:235-239: syntax error at token "logic"
5_gram_verilog_file_8648.v:2:415-420: syntax error at token "assign"
5_gram_verilog_file_8648.v:2:471: syntax error at token "("
5_gram_verilog_file_8648.v:2:545-550: syntax error at token "assign"
5_gram_verilog_file_8648.v:2:572-580: syntax error at token "endmodule"

5_gram_verilog_file_8678.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 2924941753
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
5_gram_verilog_file_8678.v: 5_gram_verilog_file_8678.v:2:217-221: syntax error at token "logic"
5_gram_verilog_file_8678.v:2:236-241: syntax error at token "assign"
5_gram_verilog_file_8678.v:2:279-284: syntax error at token "always"
5_gram_verilog_file_8678.v:2:384-385: syntax error at token "<="
5_gram_verilog_file_8678.v:2:412-414: syntax error at token "end"

5_gram_verilog_file_8711.v: 5_gram_verilog_file_8711.v:2:99-103: syntax error at token "logic"
5_gram_verilog_file_8711.v:2:245-250: syntax error at token "always"
5_gram_verilog_file_8711.v:2:299-301: syntax error at token "end"
5_gram_verilog_file_8711.v:2:338-346: syntax error at token "endmodule"

5_gram_verilog_file_8716.v: 5_gram_verilog_file_8716.v:2:61-65: syntax error at token "logic"
5_gram_verilog_file_8716.v:2:214: syntax error at token "("
5_gram_verilog_file_8716.v:2:329-337: syntax error at token "endmodule"
5_gram_verilog_file_8716.v:2:679-687: syntax error at token "endmodule"

5_gram_verilog_file_8731.v: 5_gram_verilog_file_8731.v:2:390-394: syntax error at token "logic"
5_gram_verilog_file_8731.v:2:410-415: syntax error at token "assign"
5_gram_verilog_file_8731.v:2:474-479: syntax error at token "assign"
5_gram_verilog_file_8731.v:2:510-518: syntax error at token "endmodule"

5_gram_verilog_file_8732.v: 5_gram_verilog_file_8732.v:2:616-620: syntax error at token "logic"
5_gram_verilog_file_8732.v:2:635-640: syntax error at token "assign"
5_gram_verilog_file_8732.v:2:662-670: syntax error at token "endmodule"

5_gram_verilog_file_8738.v: 5_gram_verilog_file_8738.v:3:657-661: syntax error at token "logic"
5_gram_verilog_file_8738.v:3:711-719: syntax error at token "endmodule"

5_gram_verilog_file_8738.v: 5_gram_verilog_file_8738.v:2:34-36: syntax error at token "reg"
5_gram_verilog_file_8738.v:2:431-436: syntax error at token "always"
5_gram_verilog_file_8738.v:2:515-516: syntax error at token "if"
5_gram_verilog_file_8738.v:2:574-576: syntax error at token "end"
5_gram_verilog_file_8738.v:2:602-604: syntax error at token "end"
5_gram_verilog_file_8738.v:2:639-641: syntax error at token "end"
5_gram_verilog_file_8738.v:2:682-684: syntax error at token "end"
5_gram_verilog_file_8738.v:2:709-717: syntax error at token "endmodule"

5_gram_verilog_file_8747.v: 5_gram_verilog_file_8747.v:2:83-87: syntax error at token "logic"
5_gram_verilog_file_8747.v:2:118-126: syntax error at token "endmodule"

5_gram_verilog_file_8747.v: 5_gram_verilog_file_8747.v:3:478-482: syntax error at token "logic"
5_gram_verilog_file_8747.v:3:756: syntax error at token "("
5_gram_verilog_file_8747.v:3:875-880: syntax error at token "assign"
5_gram_verilog_file_8747.v:3:950-958: syntax error at token "endmodule"

5_gram_verilog_file_8750.v: 5_gram_verilog_file_8750.v:2:36-40: syntax error at token "logic"
5_gram_verilog_file_8750.v:2:342-347: syntax error at token "assign"
5_gram_verilog_file_8750.v:2:370-378: syntax error at token "endmodule"

5_gram_verilog_file_8768.v: 5_gram_verilog_file_8768.v:2:141-143: syntax error at token "wor"
5_gram_verilog_file_8768.v:2:198-203: syntax error at token "assign"
5_gram_verilog_file_8768.v:2:254-262: syntax error at token "endmodule"

5_gram_verilog_file_8771.v: 5_gram_verilog_file_8771.v:2:167-171: syntax error at token "logic"
5_gram_verilog_file_8771.v:2:320-325: syntax error at token "assign"
5_gram_verilog_file_8771.v:2:357-365: syntax error at token "endmodule"

5_gram_verilog_file_8810.v: 5_gram_verilog_file_8810.v:2:172-176: syntax error at token "logic"
5_gram_verilog_file_8810.v:2:224-232: syntax error at token "endmodule"

5_gram_verilog_file_8813.v: 5_gram_verilog_file_8813.v:2:219-223: syntax error at token "logic"
5_gram_verilog_file_8813.v:2:238-243: syntax error at token "assign"
5_gram_verilog_file_8813.v:2:281-289: syntax error at token "endmodule"

5_gram_verilog_file_8838.v: 5_gram_verilog_file_8838.v:2:73-77: syntax error at token "logic"
5_gram_verilog_file_8838.v:2:114-119: syntax error at token "assign"
5_gram_verilog_file_8838.v:2:181-189: syntax error at token "endmodule"

5_gram_verilog_file_8838.v: 5_gram_verilog_file_8838.v:2:73-79: syntax error at token "supply1"
5_gram_verilog_file_8838.v:2:172-177: syntax error at token "assign"
5_gram_verilog_file_8838.v:2:217: syntax error at token "("
5_gram_verilog_file_8838.v:2:260-268: syntax error at token "endmodule"

5_gram_verilog_file_8855.v: 5_gram_verilog_file_8855.v:2:58-62: syntax error at token "logic"
5_gram_verilog_file_8855.v:2:206-214: syntax error at token "endmodule"

5_gram_verilog_file_8862.v: 5_gram_verilog_file_8862.v:2:411-415: syntax error at token "logic"
5_gram_verilog_file_8862.v:2:603-611: syntax error at token "endmodule"

5_gram_verilog_file_8871.v: 5_gram_verilog_file_8871.v:4:228-232: syntax error at token "logic"
5_gram_verilog_file_8871.v:4:606-611: syntax error at token "assign"
5_gram_verilog_file_8871.v:4:634-639: syntax error at token "always"
5_gram_verilog_file_8871.v:4:710-711: syntax error at token "<="
5_gram_verilog_file_8871.v:4:733-735: syntax error at token "end"
5_gram_verilog_file_8871.v:4:755-760: syntax error at token "assign"
5_gram_verilog_file_8871.v:4:783-790: syntax error at token "defparam"
5_gram_verilog_file_8871.v:4:828-836: syntax error at token "endmodule"

5_gram_verilog_file_8874.v: 5_gram_verilog_file_8874.v:2:180-184: syntax error at token "logic"
5_gram_verilog_file_8874.v:2:396: syntax error at token "("
5_gram_verilog_file_8874.v:2:441-446: syntax error at token "assign"
5_gram_verilog_file_8874.v:2:464-472: syntax error at token "endmodule"

5_gram_verilog_file_8879.v: 5_gram_verilog_file_8879.v:2:102-106: syntax error at token "logic"
5_gram_verilog_file_8879.v:2:535-540: syntax error at token "assign"
5_gram_verilog_file_8879.v:2:671-678: syntax error at token "generate"
5_gram_verilog_file_8879.v:2:705-715: syntax error at token "endgenerate"

5_gram_verilog_file_8880.v: 5_gram_verilog_file_8880.v:2:52-56: syntax error at token "logic"
5_gram_verilog_file_8880.v:2:71-76: syntax error at token "assign"
5_gram_verilog_file_8880.v:2:138-146: syntax error at token "endmodule"

5_gram_verilog_file_8893.v: 5_gram_verilog_file_8893.v:2:69-73: syntax error at token "logic"
5_gram_verilog_file_8893.v:2:88-93: syntax error at token "assign"
5_gram_verilog_file_8893.v:2:111-119: syntax error at token "endmodule"

5_gram_verilog_file_8904.v: 5_gram_verilog_file_8904.v:2:62-66: syntax error at token "logic"
5_gram_verilog_file_8904.v:2:422-427: syntax error at token "assign"
5_gram_verilog_file_8904.v:2:561-566: syntax error at token "assign"
5_gram_verilog_file_8904.v:2:612-617: syntax error at token "assign"
5_gram_verilog_file_8904.v:2:636-641: syntax error at token "assign"
5_gram_verilog_file_8904.v:2:660-665: syntax error at token "assign"
5_gram_verilog_file_8904.v:2:802: syntax error at token "("
5_gram_verilog_file_8904.v:2:848-856: syntax error at token "endmodule"

5_gram_verilog_file_8914.v: 5_gram_verilog_file_8914.v:3:369-373: syntax error at token "logic"
5_gram_verilog_file_8914.v:3:471-479: syntax error at token "endmodule"
5_gram_verilog_file_8914.v:3:1470-1475: syntax error at token "assign"
5_gram_verilog_file_8914.v:3:1554-1562: syntax error at token "endmodule"

5_gram_verilog_file_8920.v: 5_gram_verilog_file_8920.v:3:100-104: syntax error at token "logic"
5_gram_verilog_file_8920.v:3:191-196: syntax error at token "assign"
5_gram_verilog_file_8920.v:3:257: syntax error at token "("
5_gram_verilog_file_8920.v:3:293-298: syntax error at token "assign"
5_gram_verilog_file_8920.v:3:319-327: syntax error at token "endmodule"

5_gram_verilog_file_8920.v: 5_gram_verilog_file_8920.v:2:219-223: syntax error at token "logic"
5_gram_verilog_file_8920.v:2:379: syntax error at token "("
5_gram_verilog_file_8920.v:2:585-590: syntax error at token "assign"
5_gram_verilog_file_8920.v:2:660-668: syntax error at token "endmodule"

5_gram_verilog_file_8920.v: 5_gram_verilog_file_8920.v:4:196-200: syntax error at token "logic"
5_gram_verilog_file_8920.v:4:450-455: syntax error at token "assign"
5_gram_verilog_file_8920.v:4:474-479: syntax error at token "assign"
5_gram_verilog_file_8920.v:4:498-506: syntax error at token "endmodule"

5_gram_verilog_file_8925.v: 5_gram_verilog_file_8925.v:7:119-123: syntax error at token "logic"
5_gram_verilog_file_8925.v:7:155-160: syntax error at token "assign"
5_gram_verilog_file_8925.v:7:223-231: syntax error at token "endmodule"

5_gram_verilog_file_8930.v: 5_gram_verilog_file_8930.v:3:586-590: syntax error at token "logic"
5_gram_verilog_file_8930.v:3:771: syntax error at token "("
5_gram_verilog_file_8930.v:3:876-884: syntax error at token "endmodule"

5_gram_verilog_file_8935.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 4:40-44:; problematic formatter output is
// Seed: 2387769979
`define pp_0 0
`define pp_1 0
`timescale 1 ps / 1ps `default_nettype `pp_0
<<EOF>>
5_gram_verilog_file_8955.v: 5_gram_verilog_file_8955.v:2:74-78: syntax error at token "logic"
5_gram_verilog_file_8955.v:2:173-178: syntax error at token "assign"
5_gram_verilog_file_8955.v:2:249-254: syntax error at token "always"
5_gram_verilog_file_8955.v:2:324-326: syntax error at token "end"
5_gram_verilog_file_8955.v:2:355-360: syntax error at token "assign"
5_gram_verilog_file_8955.v:2:381-389: syntax error at token "endmodule"

5_gram_verilog_file_8988.v: 5_gram_verilog_file_8988.v:2:189-193: syntax error at token "logic"
5_gram_verilog_file_8988.v:2:802-807: syntax error at token "assign"
5_gram_verilog_file_8988.v:2:846-854: syntax error at token "endmodule"

5_gram_verilog_file_9020.v: 5_gram_verilog_file_9020.v:2:52-56: syntax error at token "logic"
5_gram_verilog_file_9020.v:2:120-128: syntax error at token "endmodule"

5_gram_verilog_file_9028.v: 5_gram_verilog_file_9028.v:2:54-58: syntax error at token "logic"
5_gram_verilog_file_9028.v:2:125: syntax error at token "("
5_gram_verilog_file_9028.v:2:151-159: syntax error at token "endmodule"

5_gram_verilog_file_9032.v: 5_gram_verilog_file_9032.v:2:37-41: syntax error at token "logic"
5_gram_verilog_file_9032.v:2:407-414: syntax error at token "defparam"
5_gram_verilog_file_9032.v:2:446-454: syntax error at token "endmodule"

5_gram_verilog_file_9038.v: 5_gram_verilog_file_9038.v:2:61-65: syntax error at token "logic"
5_gram_verilog_file_9038.v:2:215: syntax error at token "("
5_gram_verilog_file_9038.v:2:315-320: syntax error at token "assign"
5_gram_verilog_file_9038.v:2:341-346: syntax error at token "assign"
5_gram_verilog_file_9038.v:2:379: syntax error at token "("
5_gram_verilog_file_9038.v:2:535-540: syntax error at token "assign"
5_gram_verilog_file_9038.v:2:603-611: syntax error at token "endmodule"

5_gram_verilog_file_9041.v: 5_gram_verilog_file_9041.v:2:120-124: syntax error at token "logic"
5_gram_verilog_file_9041.v:2:279-284: syntax error at token "assign"
5_gram_verilog_file_9041.v:2:330-335: syntax error at token "always"
5_gram_verilog_file_9041.v:2:379-381: syntax error at token "end"
5_gram_verilog_file_9041.v:2:411-419: syntax error at token "endmodule"

5_gram_verilog_file_9048.v: 5_gram_verilog_file_9048.v:2:36-40: syntax error at token "logic"
5_gram_verilog_file_9048.v:2:341: syntax error at token "("
5_gram_verilog_file_9048.v:2:453-461: syntax error at token "endmodule"
5_gram_verilog_file_9048.v:2:848-853: syntax error at token "assign"
5_gram_verilog_file_9048.v:2:983-991: syntax error at token "endmodule"

5_gram_verilog_file_9069.v: 5_gram_verilog_file_9069.v:2:98-102: syntax error at token "logic"
5_gram_verilog_file_9069.v:2:117-122: syntax error at token "always"
5_gram_verilog_file_9069.v:2:175-177: syntax error at token "end"
5_gram_verilog_file_9069.v:2:382: syntax error at token "("
5_gram_verilog_file_9069.v:2:455-460: syntax error at token "always"
5_gram_verilog_file_9069.v:2:503-505: syntax error at token "end"
5_gram_verilog_file_9069.v:2:532: syntax error at token "("
5_gram_verilog_file_9069.v:2:595: syntax error at token "("
5_gram_verilog_file_9069.v:2:639-644: syntax error at token "assign"
5_gram_verilog_file_9069.v:2:716: syntax error at token "("
5_gram_verilog_file_9069.v:2:791-796: syntax error at token "assign"
5_gram_verilog_file_9069.v:2:823-831: syntax error at token "endmodule"

5_gram_verilog_file_9069.v: 5_gram_verilog_file_9069.v:2:808-812: syntax error at token "logic"
5_gram_verilog_file_9069.v:2:868: syntax error at token "("
5_gram_verilog_file_9069.v:2:896-904: syntax error at token "endmodule"

5_gram_verilog_file_9070.v: 5_gram_verilog_file_9070.v:3:36-40: syntax error at token "logic"
5_gram_verilog_file_9070.v:3:426: syntax error at token "("
5_gram_verilog_file_9070.v:3:447-452: syntax error at token "assign"
5_gram_verilog_file_9070.v:3:579: syntax error at token "("
5_gram_verilog_file_9070.v:3:635-643: syntax error at token "endmodule"

5_gram_verilog_file_9084.v: 5_gram_verilog_file_9084.v:2:59-62: syntax error at token "wire"
5_gram_verilog_file_9084.v:2:77-82: syntax error at token "assign"
5_gram_verilog_file_9084.v:2:112-120: syntax error at token "endmodule"

5_gram_verilog_file_9094.v: 5_gram_verilog_file_9094.v:4:788-792: syntax error at token "logic"
5_gram_verilog_file_9094.v:4:814: syntax error at token "("
5_gram_verilog_file_9094.v:4:845: syntax error at token "("
5_gram_verilog_file_9094.v:4:883-891: syntax error at token "endmodule"

5_gram_verilog_file_9124.v: 5_gram_verilog_file_9124.v:2:74-78: syntax error at token "logic"
5_gram_verilog_file_9124.v:2:278-286: syntax error at token "endmodule"

5_gram_verilog_file_9126.v: 5_gram_verilog_file_9126.v:3:192-194: syntax error at token "reg"
5_gram_verilog_file_9126.v:3:209-214: syntax error at token "always"
5_gram_verilog_file_9126.v:3:260-262: syntax error at token "end"
5_gram_verilog_file_9126.v:3:282-287: syntax error at token "assign"
5_gram_verilog_file_9126.v:3:354-359: syntax error at token "assign"
5_gram_verilog_file_9126.v:3:413-421: syntax error at token "endmodule"

5_gram_verilog_file_9137.v: 5_gram_verilog_file_9137.v:3:82-86: syntax error at token "logic"
5_gram_verilog_file_9137.v:3:422-427: syntax error at token "assign"
5_gram_verilog_file_9137.v:3:448-456: syntax error at token "endmodule"

5_gram_verilog_file_9153.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 4:18-22:; problematic formatter output is
// Seed: 2693010039
`timescale 1 ps / 1ps
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
5_gram_verilog_file_9168.v: 5_gram_verilog_file_9168.v:2:563-567: syntax error at token "logic"
5_gram_verilog_file_9168.v:2:757-762: syntax error at token "assign"
5_gram_verilog_file_9168.v:2:819-827: syntax error at token "endmodule"
5_gram_verilog_file_9168.v:2:926: syntax error at token "("
5_gram_verilog_file_9168.v:2:1083: syntax error at token "("
5_gram_verilog_file_9168.v:2:1170: syntax error at token "("
5_gram_verilog_file_9168.v:2:1329-1334: syntax error at token "assign"
5_gram_verilog_file_9168.v:2:1383-1390: syntax error at token "generate"
5_gram_verilog_file_9168.v:2:1446-1448: syntax error at token "end"
5_gram_verilog_file_9168.v:2:1490-1498: syntax error at token "endmodule"

5_gram_verilog_file_9169.v: 5_gram_verilog_file_9169.v:2:283-287: syntax error at token "logic"
5_gram_verilog_file_9169.v:2:517: syntax error at token "("
5_gram_verilog_file_9169.v:2:696-701: syntax error at token "assign"
5_gram_verilog_file_9169.v:2:746-754: syntax error at token "endmodule"

5_gram_verilog_file_9173.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:60-64:; problematic formatter output is
// Seed: 430325352
`define pp_0 0
`timescale 1ps / 1ps `timescale 1ps / 1ps `default_nettype `pp_0
<<EOF>>
5_gram_verilog_file_9176.v: 5_gram_verilog_file_9176.v:2:256-260: syntax error at token "logic"
5_gram_verilog_file_9176.v:2:503-508: syntax error at token "assign"
5_gram_verilog_file_9176.v:2:572-580: syntax error at token "endmodule"

5_gram_verilog_file_9187.v: 5_gram_verilog_file_9187.v:2:68-72: syntax error at token "logic"
5_gram_verilog_file_9187.v:2:87-95: syntax error at token "endmodule"

5_gram_verilog_file_9187.v: 5_gram_verilog_file_9187.v:2:78-82: syntax error at token "logic"
5_gram_verilog_file_9187.v:2:335-343: syntax error at token "endmodule"

5_gram_verilog_file_9187.v: 5_gram_verilog_file_9187.v:2:112-116: syntax error at token "logic"
5_gram_verilog_file_9187.v:2:773-780: syntax error at token "defparam"
5_gram_verilog_file_9187.v:2:846-854: syntax error at token "endmodule"

5_gram_verilog_file_9199.v: 5_gram_verilog_file_9199.v:2:36-40: syntax error at token "logic"
5_gram_verilog_file_9199.v:2:143-148: syntax error at token "assign"
5_gram_verilog_file_9199.v:2:166-174: syntax error at token "endmodule"

5_gram_verilog_file_9199.v: 5_gram_verilog_file_9199.v:2:150-154: syntax error at token "logic"
5_gram_verilog_file_9199.v:2:488: syntax error at token "("
5_gram_verilog_file_9199.v:2:558-563: syntax error at token "assign"
5_gram_verilog_file_9199.v:2:596-604: syntax error at token "endmodule"

5_gram_verilog_file_9229.v: 5_gram_verilog_file_9229.v:2:262-266: syntax error at token "logic"
5_gram_verilog_file_9229.v:2:826: syntax error at token "("
5_gram_verilog_file_9229.v:2:867-872: syntax error at token "assign"
5_gram_verilog_file_9229.v:2:900-908: syntax error at token "endmodule"

5_gram_verilog_file_9232.v: 5_gram_verilog_file_9232.v:2:395-399: syntax error at token "logic"
5_gram_verilog_file_9232.v:2:526-534: syntax error at token "endmodule"

5_gram_verilog_file_9243.v: 5_gram_verilog_file_9243.v:7:42-46: syntax error at token "logic"
5_gram_verilog_file_9243.v:7:264-269: syntax error at token "assign"
5_gram_verilog_file_9243.v:7:316-321: syntax error at token "always"
5_gram_verilog_file_9243.v:7:459-464: syntax error at token "assign"
5_gram_verilog_file_9243.v:7:503-508: syntax error at token "assign"
5_gram_verilog_file_9243.v:7:550-555: syntax error at token "assign"
5_gram_verilog_file_9243.v:7:574-582: syntax error at token "endmodule"

5_gram_verilog_file_9254.v: 5_gram_verilog_file_9254.v:4:342-346: syntax error at token "logic"
5_gram_verilog_file_9254.v:4:379-387: syntax error at token "endmodule"

5_gram_verilog_file_9261.v: 5_gram_verilog_file_9261.v:2:146-150: syntax error at token "logic"
5_gram_verilog_file_9261.v:2:289-294: syntax error at token "assign"
5_gram_verilog_file_9261.v:2:316-321: syntax error at token "assign"
5_gram_verilog_file_9261.v:2:340-348: syntax error at token "endmodule"

5_gram_verilog_file_9262.v: 5_gram_verilog_file_9262.v:4:501: syntax error at token "#"

5_gram_verilog_file_9268.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 4:39-43:; problematic formatter output is
// Seed: 1240143686
`define pp_0 0
`define pp_1 0
`timescale 1ps / 1ps `default_nettype `pp_0
<<EOF>>
5_gram_verilog_file_9270.v: 5_gram_verilog_file_9270.v:2:291-295: syntax error at token "logic"
5_gram_verilog_file_9270.v:2:504: syntax error at token "("
5_gram_verilog_file_9270.v:2:543-551: syntax error at token "endmodule"

5_gram_verilog_file_9291.v: 5_gram_verilog_file_9291.v:2:349-353: syntax error at token "logic"
5_gram_verilog_file_9291.v:2:596-601: syntax error at token "assign"
5_gram_verilog_file_9291.v:2:623-631: syntax error at token "endmodule"

5_gram_verilog_file_9293.v: 5_gram_verilog_file_9293.v:4:352-356: syntax error at token "logic"
5_gram_verilog_file_9293.v:4:406-411: syntax error at token "assign"
5_gram_verilog_file_9293.v:4:497-505: syntax error at token "endmodule"

5_gram_verilog_file_9296.v: 5_gram_verilog_file_9296.v:2:75-79: syntax error at token "logic"
5_gram_verilog_file_9296.v:2:94-102: syntax error at token "endmodule"

5_gram_verilog_file_9300.v: 5_gram_verilog_file_9300.v:2:274-278: syntax error at token "logic"
5_gram_verilog_file_9300.v:2:455-462: syntax error at token "generate"
5_gram_verilog_file_9300.v:2:488-498: syntax error at token "endgenerate"
5_gram_verilog_file_9300.v:2:518-526: syntax error at token "endmodule"

5_gram_verilog_file_9309.v: 5_gram_verilog_file_9309.v:2:368-372: syntax error at token "logic"
5_gram_verilog_file_9309.v:2:438-443: syntax error at token "assign"
5_gram_verilog_file_9309.v:2:465-473: syntax error at token "endmodule"

5_gram_verilog_file_9317.v: 5_gram_verilog_file_9317.v:24:155-159: syntax error at token "logic"
5_gram_verilog_file_9317.v:24:296-301: syntax error at token "assign"
5_gram_verilog_file_9317.v:24:326: syntax error at token "("
5_gram_verilog_file_9317.v:24:367-372: syntax error at token "assign"
5_gram_verilog_file_9317.v:24:390-395: syntax error at token "always"
5_gram_verilog_file_9317.v:24:440: syntax error at token "("
5_gram_verilog_file_9317.v:24:532-537: syntax error at token "always"
5_gram_verilog_file_9317.v:24:590-598: syntax error at token "endmodule"

5_gram_verilog_file_9320.v: 5_gram_verilog_file_9320.v:2:343-347: syntax error at token "logic"
5_gram_verilog_file_9320.v:2:423-431: syntax error at token "endmodule"

5_gram_verilog_file_9340.v: 5_gram_verilog_file_9340.v:2:52-56: syntax error at token "logic"
5_gram_verilog_file_9340.v:2:389-397: syntax error at token "endmodule"

5_gram_verilog_file_9340.v: 5_gram_verilog_file_9340.v:3:115-119: syntax error at token "logic"
5_gram_verilog_file_9340.v:3:189-197: syntax error at token "endmodule"

5_gram_verilog_file_9390.v: 5_gram_verilog_file_9390.v:2:141-145: syntax error at token "logic"
5_gram_verilog_file_9390.v:2:232-240: syntax error at token "endmodule"

5_gram_verilog_file_9392.v: 5_gram_verilog_file_9392.v:2:53-57: syntax error at token "logic"
5_gram_verilog_file_9392.v:2:285-293: syntax error at token "endmodule"

5_gram_verilog_file_9396.v: 5_gram_verilog_file_9396.v:2:62-66: syntax error at token "logic"
5_gram_verilog_file_9396.v:2:81-86: syntax error at token "assign"
5_gram_verilog_file_9396.v:2:125-133: syntax error at token "endmodule"

5_gram_verilog_file_9402.v: 5_gram_verilog_file_9402.v:2:81-85: syntax error at token "logic"
5_gram_verilog_file_9402.v:2:233-241: syntax error at token "endmodule"

5_gram_verilog_file_9412.v: 5_gram_verilog_file_9412.v:2:151-155: syntax error at token "logic"
5_gram_verilog_file_9412.v:2:579-587: syntax error at token "endmodule"

5_gram_verilog_file_9435.v: 5_gram_verilog_file_9435.v:2:688-692: syntax error at token "logic"
5_gram_verilog_file_9435.v:2:871: syntax error at token "("
5_gram_verilog_file_9435.v:2:931-938: syntax error at token "defparam"
5_gram_verilog_file_9435.v:2:984-992: syntax error at token "endmodule"
5_gram_verilog_file_9435.v:3:250-258: syntax error at token "endmodule"

5_gram_verilog_file_9448.v: 5_gram_verilog_file_9448.v:5:236-240: syntax error at token "logic"
5_gram_verilog_file_9448.v:5:302-310: syntax error at token "endmodule"

5_gram_verilog_file_9451.v: 5_gram_verilog_file_9451.v:3:447-451: syntax error at token "logic"
5_gram_verilog_file_9451.v:3:506-514: syntax error at token "endmodule"

5_gram_verilog_file_9453.v: 5_gram_verilog_file_9453.v:3:253-257: syntax error at token "logic"
5_gram_verilog_file_9453.v:3:528-533: syntax error at token "assign"
5_gram_verilog_file_9453.v:3:580: syntax error at token "("
5_gram_verilog_file_9453.v:3:610: syntax error at token "("
5_gram_verilog_file_9453.v:3:635-640: syntax error at token "assign"
5_gram_verilog_file_9453.v:3:704-712: syntax error at token "endmodule"

5_gram_verilog_file_9470.v: 5_gram_verilog_file_9470.v:2:179-183: syntax error at token "logic"
5_gram_verilog_file_9470.v:2:329-334: syntax error at token "assign"
5_gram_verilog_file_9470.v:2:372-380: syntax error at token "endmodule"

5_gram_verilog_file_9471.v: 5_gram_verilog_file_9471.v:3:155-159: syntax error at token "logic"
5_gram_verilog_file_9471.v:3:242-250: syntax error at token "endmodule"

5_gram_verilog_file_9475.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 2682001888
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
5_gram_verilog_file_9477.v: 5_gram_verilog_file_9477.v:2:52-56: syntax error at token "logic"
5_gram_verilog_file_9477.v:2:164: syntax error at token "("
5_gram_verilog_file_9477.v:2:319-326: syntax error at token "defparam"
5_gram_verilog_file_9477.v:2:381-389: syntax error at token "endmodule"

5_gram_verilog_file_9485.v: 5_gram_verilog_file_9485.v:3:298-301: syntax error at token "tri1"
5_gram_verilog_file_9485.v:3:317-322: syntax error at token "always"
5_gram_verilog_file_9485.v:3:409-411: syntax error at token "end"

5_gram_verilog_file_9492.v: 5_gram_verilog_file_9492.v:3:92-96: syntax error at token "logic"
5_gram_verilog_file_9492.v:3:208: syntax error at token "("
5_gram_verilog_file_9492.v:3:248-256: syntax error at token "endmodule"

5_gram_verilog_file_9509.v: 5_gram_verilog_file_9509.v:3:212-216: syntax error at token "logic"
5_gram_verilog_file_9509.v:3:549-554: syntax error at token "assign"
5_gram_verilog_file_9509.v:3:626: syntax error at token "("
5_gram_verilog_file_9509.v:3:685-693: syntax error at token "endmodule"

5_gram_verilog_file_9514.v: 5_gram_verilog_file_9514.v:2:60-64: syntax error at token "logic"
5_gram_verilog_file_9514.v:2:339-344: syntax error at token "assign"
5_gram_verilog_file_9514.v:2:375-383: syntax error at token "endmodule"

5_gram_verilog_file_9542.v: 5_gram_verilog_file_9542.v:2:132-136: syntax error at token "logic"
5_gram_verilog_file_9542.v:2:606: syntax error at token "("
5_gram_verilog_file_9542.v:2:948: syntax error at token "("
5_gram_verilog_file_9542.v:2:1231: syntax error at token "("
5_gram_verilog_file_9542.v:2:1357: syntax error at token "("
5_gram_verilog_file_9542.v:2:1705-1713: syntax error at token "endmodule"

5_gram_verilog_file_9551.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 42128335
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
5_gram_verilog_file_9569.v: 5_gram_verilog_file_9569.v:2:345-348: syntax error at token "real"
5_gram_verilog_file_9569.v:2:364-369: syntax error at token "always"
5_gram_verilog_file_9569.v:2:422-424: syntax error at token "end"

5_gram_verilog_file_9585.v: 5_gram_verilog_file_9585.v:3:76-80: syntax error at token "logic"
5_gram_verilog_file_9585.v:3:151-159: syntax error at token "endmodule"

5_gram_verilog_file_9588.v: 5_gram_verilog_file_9588.v:4:715-719: syntax error at token "logic"
5_gram_verilog_file_9588.v:4:734-739: syntax error at token "assign"
5_gram_verilog_file_9588.v:4:834-842: syntax error at token "endmodule"

5_gram_verilog_file_9591.v: 5_gram_verilog_file_9591.v:2:198-202: syntax error at token "logic"
5_gram_verilog_file_9591.v:2:461-466: syntax error at token "always"
5_gram_verilog_file_9591.v:2:515-517: syntax error at token "end"
5_gram_verilog_file_9591.v:2:547-552: syntax error at token "assign"
5_gram_verilog_file_9591.v:2:608-615: syntax error at token "generate"
5_gram_verilog_file_9591.v:2:641-651: syntax error at token "endgenerate"
5_gram_verilog_file_9591.v:2:681-689: syntax error at token "endmodule"

5_gram_verilog_file_9600.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 5:18-22:; problematic formatter output is
// Seed: 1171392559
`define pp_0 0
parameter `pp_0 = `pp_0 && `pp_0;
`include ""
`default_nettype `pp_0
<<EOF>>
5_gram_verilog_file_9605.v: 5_gram_verilog_file_9605.v:2:34-36: syntax error at token "reg"
5_gram_verilog_file_9605.v:2:142-147: syntax error at token "always"
5_gram_verilog_file_9605.v:2:200-202: syntax error at token "end"
5_gram_verilog_file_9605.v:2:235-240: syntax error at token "always"
5_gram_verilog_file_9605.v:2:300-302: syntax error at token "end"
5_gram_verilog_file_9605.v:2:342-350: syntax error at token "endmodule"

5_gram_verilog_file_9609.v: 5_gram_verilog_file_9609.v:43:199-203: syntax error at token "logic"
5_gram_verilog_file_9609.v:43:218-225: syntax error at token "generate"
5_gram_verilog_file_9609.v:43:254-264: syntax error at token "endgenerate"

5_gram_verilog_file_9610.v: 5_gram_verilog_file_9610.v:2:125-129: syntax error at token "logic"
5_gram_verilog_file_9610.v:2:176-181: syntax error at token "always"
5_gram_verilog_file_9610.v:2:221: syntax error at token "("
5_gram_verilog_file_9610.v:2:245-250: syntax error at token "always"
5_gram_verilog_file_9610.v:2:345-347: syntax error at token "end"
5_gram_verilog_file_9610.v:2:392-400: syntax error at token "endmodule"

5_gram_verilog_file_9624.v: 5_gram_verilog_file_9624.v:2:53-57: syntax error at token "logic"
5_gram_verilog_file_9624.v:2:244: syntax error at token "("
5_gram_verilog_file_9624.v:2:280-285: syntax error at token "assign"
5_gram_verilog_file_9624.v:2:312-317: syntax error at token "always"
5_gram_verilog_file_9624.v:2:378-379: syntax error at token "if"
5_gram_verilog_file_9624.v:2:417-419: syntax error at token "end"
5_gram_verilog_file_9624.v:2:473-474: syntax error at token "<="
5_gram_verilog_file_9624.v:2:482-484: syntax error at token "end"
5_gram_verilog_file_9624.v:2:553-560: syntax error at token "defparam"
5_gram_verilog_file_9624.v:2:609-617: syntax error at token "endmodule"

5_gram_verilog_file_9643.v: 5_gram_verilog_file_9643.v:2:269-273: syntax error at token "logic"
5_gram_verilog_file_9643.v:2:453-458: syntax error at token "assign"
5_gram_verilog_file_9643.v:2:491-499: syntax error at token "endmodule"

5_gram_verilog_file_9650.v: 5_gram_verilog_file_9650.v:3:36-40: syntax error at token "logic"
5_gram_verilog_file_9650.v:3:192-197: syntax error at token "assign"
5_gram_verilog_file_9650.v:3:215-223: syntax error at token "endmodule"

5_gram_verilog_file_9652.v: 5_gram_verilog_file_9652.v:2:69-73: syntax error at token "logic"
5_gram_verilog_file_9652.v:2:442-447: syntax error at token "assign"
5_gram_verilog_file_9652.v:2:466-474: syntax error at token "endmodule"

5_gram_verilog_file_9653.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_1" at 5:18-22:; problematic formatter output is
// Seed: 2177835191
`define pp_0 0
`default_nettype wire
`define pp_1 0
`default_nettype `pp_1
<<EOF>>
5_gram_verilog_file_9669.v: 5_gram_verilog_file_9669.v:2:37-41: syntax error at token "logic"
5_gram_verilog_file_9669.v:2:135-143: syntax error at token "endmodule"

5_gram_verilog_file_9671.v: 5_gram_verilog_file_9671.v:9:102-106: syntax error at token "logic"
5_gram_verilog_file_9671.v:9:232-237: syntax error at token "assign"
5_gram_verilog_file_9671.v:9:255-260: syntax error at token "always"
5_gram_verilog_file_9671.v:9:322-330: syntax error at token "endmodule"

5_gram_verilog_file_9675.v: 5_gram_verilog_file_9675.v:2:108-112: syntax error at token "logic"
5_gram_verilog_file_9675.v:2:487-492: syntax error at token "assign"
5_gram_verilog_file_9675.v:2:530-535: syntax error at token "assign"
5_gram_verilog_file_9675.v:2:554-562: syntax error at token "endmodule"

5_gram_verilog_file_9682.v: 5_gram_verilog_file_9682.v:2:239-243: syntax error at token "logic"
5_gram_verilog_file_9682.v:2:371: syntax error at token "("
5_gram_verilog_file_9682.v:2:424-432: syntax error at token "endmodule"

5_gram_verilog_file_9682.v: 5_gram_verilog_file_9682.v:2:37-41: syntax error at token "logic"
5_gram_verilog_file_9682.v:2:79-84: syntax error at token "assign"
5_gram_verilog_file_9682.v:2:143: syntax error at token "("
5_gram_verilog_file_9682.v:2:188-193: syntax error at token "always"
5_gram_verilog_file_9682.v:2:275-283: syntax error at token "endmodule"

5_gram_verilog_file_9706.v: 5_gram_verilog_file_9706.v:2:469-473: syntax error at token "logic"
5_gram_verilog_file_9706.v:2:759: syntax error at token "("
5_gram_verilog_file_9706.v:2:834-842: syntax error at token "endmodule"

5_gram_verilog_file_9707.v: 5_gram_verilog_file_9707.v:2:60-64: syntax error at token "logic"
5_gram_verilog_file_9707.v:2:79-84: syntax error at token "assign"
5_gram_verilog_file_9707.v:2:114: syntax error at token "("
5_gram_verilog_file_9707.v:2:204-212: syntax error at token "endmodule"

5_gram_verilog_file_9718.v: 5_gram_verilog_file_9718.v:2:120-124: syntax error at token "logic"
5_gram_verilog_file_9718.v:2:184: syntax error at token "("
5_gram_verilog_file_9718.v:2:330-338: syntax error at token "endmodule"

5_gram_verilog_file_9747.v: 5_gram_verilog_file_9747.v:2:133-137: syntax error at token "logic"
5_gram_verilog_file_9747.v:2:321-326: syntax error at token "always"
5_gram_verilog_file_9747.v:2:373-375: syntax error at token "end"
5_gram_verilog_file_9747.v:2:436-441: syntax error at token "assign"
5_gram_verilog_file_9747.v:2:459-467: syntax error at token "endmodule"

5_gram_verilog_file_9748.v: 5_gram_verilog_file_9748.v:2:163-169: syntax error at token "supply1"
5_gram_verilog_file_9748.v:2:218-226: syntax error at token "endmodule"

5_gram_verilog_file_9754.v: 5_gram_verilog_file_9754.v:2:150-154: syntax error at token "logic"
5_gram_verilog_file_9754.v:2:218-226: syntax error at token "endmodule"

5_gram_verilog_file_9757.v: 5_gram_verilog_file_9757.v:2:140-144: syntax error at token "logic"
5_gram_verilog_file_9757.v:2:564-572: syntax error at token "endmodule"

5_gram_verilog_file_9782.v: 5_gram_verilog_file_9782.v:2:295-299: syntax error at token "logic"
5_gram_verilog_file_9782.v:2:575-580: syntax error at token "assign"
5_gram_verilog_file_9782.v:2:599-607: syntax error at token "endmodule"
5_gram_verilog_file_9782.v:2:773-777: syntax error at token "input"
5_gram_verilog_file_9782.v:2:787-791: syntax error at token "inout"
5_gram_verilog_file_9782.v:2:801-805: syntax error at token "inout"
5_gram_verilog_file_9782.v:2:815-819: syntax error at token "input"
5_gram_verilog_file_9782.v:2:829-833: syntax error at token "input"
5_gram_verilog_file_9782.v:2:843-847: syntax error at token "inout"
5_gram_verilog_file_9782.v:2:857-862: syntax error at token "output"
5_gram_verilog_file_9782.v:2:871-876: syntax error at token "output"
5_gram_verilog_file_9782.v:2:885-889: syntax error at token "inout"
5_gram_verilog_file_9782.v:2:898-903: syntax error at token "output"
5_gram_verilog_file_9782.v:2:912-916: syntax error at token "inout"
5_gram_verilog_file_9782.v:2:925-929: syntax error at token "input"
5_gram_verilog_file_9782.v:2:938-942: syntax error at token "input"
5_gram_verilog_file_9782.v:2:951-955: syntax error at token "input"
5_gram_verilog_file_9782.v:2:964-969: syntax error at token "output"
5_gram_verilog_file_9782.v:2:979-984: syntax error at token "assign"
5_gram_verilog_file_9782.v:2:1012: syntax error at token "("
5_gram_verilog_file_9782.v:2:1064-1069: syntax error at token "assign"
5_gram_verilog_file_9782.v:2:1105-1110: syntax error at token "pullup"
5_gram_verilog_file_9782.v:2:1141-1146: syntax error at token "always"
5_gram_verilog_file_9782.v:2:1203-1205: syntax error at token "end"
5_gram_verilog_file_9782.v:2:1259-1264: syntax error at token "assign"
5_gram_verilog_file_9782.v:2:1303-1308: syntax error at token "assign"
5_gram_verilog_file_9782.v:2:1339-1344: syntax error at token "always"
5_gram_verilog_file_9782.v:2:1387-1395: syntax error at token "endmodule"

5_gram_verilog_file_9792.v: 5_gram_verilog_file_9792.v:2:37-41: syntax error at token "logic"
5_gram_verilog_file_9792.v:2:265-270: syntax error at token "assign"
5_gram_verilog_file_9792.v:2:291-299: syntax error at token "endmodule"

5_gram_verilog_file_9831.v: 5_gram_verilog_file_9831.v:2:196-200: syntax error at token "logic"
5_gram_verilog_file_9831.v:2:231-239: syntax error at token "endmodule"

5_gram_verilog_file_9833.v: 5_gram_verilog_file_9833.v:2:122-126: syntax error at token "logic"
5_gram_verilog_file_9833.v:2:399-404: syntax error at token "assign"
5_gram_verilog_file_9833.v:2:442-447: syntax error at token "assign"
5_gram_verilog_file_9833.v:2:486-494: syntax error at token "endmodule"

5_gram_verilog_file_9838.v: 5_gram_verilog_file_9838.v:3:210-214: syntax error at token "logic"
5_gram_verilog_file_9838.v:3:536-541: syntax error at token "assign"
5_gram_verilog_file_9838.v:3:563-568: syntax error at token "assign"
5_gram_verilog_file_9838.v:3:598-606: syntax error at token "endmodule"

5_gram_verilog_file_9843.v: 5_gram_verilog_file_9843.v:3:200-204: syntax error at token "logic"
5_gram_verilog_file_9843.v:3:459: syntax error at token "("
5_gram_verilog_file_9843.v:3:536-544: syntax error at token "endmodule"

5_gram_verilog_file_9861.v: 5_gram_verilog_file_9861.v:3:54-58: syntax error at token "logic"
5_gram_verilog_file_9861.v:3:89-97: syntax error at token "endmodule"

5_gram_verilog_file_9871.v: 5_gram_verilog_file_9871.v:2:76-80: syntax error at token "logic"
5_gram_verilog_file_9871.v:2:632-637: syntax error at token "always"
5_gram_verilog_file_9871.v:2:696-698: syntax error at token "end"
5_gram_verilog_file_9871.v:2:735-740: syntax error at token "assign"
5_gram_verilog_file_9871.v:2:779-787: syntax error at token "endmodule"

5_gram_verilog_file_9871.v: 5_gram_verilog_file_9871.v:2:290-294: syntax error at token "logic"
5_gram_verilog_file_9871.v:2:635-640: syntax error at token "assign"
5_gram_verilog_file_9871.v:2:703-708: syntax error at token "assign"
5_gram_verilog_file_9871.v:2:731-736: syntax error at token "always"
5_gram_verilog_file_9871.v:2:794-799: syntax error at token "assign"
5_gram_verilog_file_9871.v:2:822-827: syntax error at token "always"
5_gram_verilog_file_9871.v:2:958-966: syntax error at token "endmodule"

5_gram_verilog_file_9871.v: 5_gram_verilog_file_9871.v:4:175-179: syntax error at token "logic"
5_gram_verilog_file_9871.v:4:285: syntax error at token "("
5_gram_verilog_file_9871.v:4:333-341: syntax error at token "endmodule"

5_gram_verilog_file_9878.v: 5_gram_verilog_file_9878.v:2:202-206: syntax error at token "logic"
5_gram_verilog_file_9878.v:2:262-267: syntax error at token "assign"
5_gram_verilog_file_9878.v:2:312-320: syntax error at token "endmodule"

5_gram_verilog_file_9880.v: 5_gram_verilog_file_9880.v:2:163-167: syntax error at token "logic"
5_gram_verilog_file_9880.v:2:342-347: syntax error at token "assign"
5_gram_verilog_file_9880.v:2:385-393: syntax error at token "endmodule"
5_gram_verilog_file_9880.v:2:985-990: syntax error at token "assign"
5_gram_verilog_file_9880.v:2:1035: syntax error at token "("
5_gram_verilog_file_9880.v:2:1065-1070: syntax error at token "always"
5_gram_verilog_file_9880.v:2:1138-1140: syntax error at token "end"
5_gram_verilog_file_9880.v:2:1175-1183: syntax error at token "endmodule"

5_gram_verilog_file_9904.v: 5_gram_verilog_file_9904.v:2:156-160: syntax error at token "logic"
5_gram_verilog_file_9904.v:2:300-305: syntax error at token "assign"
5_gram_verilog_file_9904.v:2:324-329: syntax error at token "assign"
5_gram_verilog_file_9904.v:2:351-356: syntax error at token "assign"
5_gram_verilog_file_9904.v:2:381-386: syntax error at token "assign"
5_gram_verilog_file_9904.v:2:522-530: syntax error at token "endmodule"

5_gram_verilog_file_9918.v: 5_gram_verilog_file_9918.v:2:370-374: syntax error at token "logic"
5_gram_verilog_file_9918.v:2:445: syntax error at token "("
5_gram_verilog_file_9918.v:2:491: syntax error at token "("
5_gram_verilog_file_9918.v:2:539-547: syntax error at token "endmodule"

5_gram_verilog_file_9944.v: 5_gram_verilog_file_9944.v:2:86-90: syntax error at token "logic"
5_gram_verilog_file_9944.v:2:356-364: syntax error at token "endmodule"

5_gram_verilog_file_9959.v: 5_gram_verilog_file_9959.v:3:41-43: syntax error at token "reg"
5_gram_verilog_file_9959.v:3:194-199: syntax error at token "assign"
5_gram_verilog_file_9959.v:3:493-501: syntax error at token "endmodule"

5_gram_verilog_file_9959.v: 5_gram_verilog_file_9959.v:2:230-234: syntax error at token "logic"
5_gram_verilog_file_9959.v:2:325-330: syntax error at token "assign"
5_gram_verilog_file_9959.v:2:379: syntax error at token "("
5_gram_verilog_file_9959.v:2:434-442: syntax error at token "endmodule"

5_gram_verilog_file_9967.v: 5_gram_verilog_file_9967.v:3:77-81: syntax error at token "logic"
5_gram_verilog_file_9967.v:3:687-692: syntax error at token "assign"
5_gram_verilog_file_9967.v:3:799: syntax error at token "("
5_gram_verilog_file_9967.v:3:821-826: syntax error at token "assign"
5_gram_verilog_file_9967.v:3:870-875: syntax error at token "assign"
5_gram_verilog_file_9967.v:3:919-924: syntax error at token "assign"
5_gram_verilog_file_9967.v:3:947-955: syntax error at token "endmodule"

5_gram_verilog_file_9971.v: 5_gram_verilog_file_9971.v:2:428: syntax error at token "#"

5_gram_verilog_file_9985.v: 5_gram_verilog_file_9985.v:3:43-47: syntax error at token "logic"
5_gram_verilog_file_9985.v:3:120-125: syntax error at token "assign"
5_gram_verilog_file_9985.v:3:146-151: syntax error at token "assign"
5_gram_verilog_file_9985.v:3:172-180: syntax error at token "endmodule"

5_gram_verilog_file_9996.v: 5_gram_verilog_file_9996.v:2:82-86: syntax error at token "logic"
5_gram_verilog_file_9996.v:2:180-185: syntax error at token "assign"
5_gram_verilog_file_9996.v:2:225: syntax error at token "("
5_gram_verilog_file_9996.v:2:297-305: syntax error at token "endmodule"

5_gram_verilog_file_9996.v: 5_gram_verilog_file_9996.v:2:189-193: syntax error at token "logic"
5_gram_verilog_file_9996.v:2:234-242: syntax error at token "endmodule"
5_gram_verilog_file_9996.v:2:439: syntax error at token "("
5_gram_verilog_file_9996.v:2:473-481: syntax error at token "endmodule"

5_gram_verilog_file_9999.v: 5_gram_verilog_file_9999.v:2:86-90: syntax error at token "logic"
5_gram_verilog_file_9999.v:2:179-187: syntax error at token "endmodule"

