Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Oct 11 14:03:42 2023
| Host         : DESKTOP-JK32J40 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ALU_timing_summary_routed.rpt -pb ALU_timing_summary_routed.pb -rpx ALU_timing_summary_routed.rpx -warn_on_violation
| Design       : ALU
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   11          inf        0.000                      0                   11           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 entradaControl[1]
                            (input port)
  Destination:            SalidaAlu[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.375ns  (logic 5.216ns (36.285%)  route 9.159ns (63.715%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  entradaControl[1] (IN)
                         net (fo=0)                   0.000     0.000    entradaControl[1]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  entradaControl_IBUF[1]_inst/O
                         net (fo=6, routed)           4.278     5.737    entradaControl_IBUF[1]
    SLICE_X64Y42         LUT6 (Prop_lut6_I1_O)        0.124     5.861 r  SalidaAlu_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.307     6.169    SalidaAlu_OBUF[1]_inst_i_2_n_0
    SLICE_X64Y41         LUT6 (Prop_lut6_I5_O)        0.124     6.293 r  SalidaAlu_OBUF[1]_inst_i_1/O
                         net (fo=8, routed)           4.573    10.866    SalidaAlu_OBUF[1]
    V19                  OBUF (Prop_obuf_I_O)         3.509    14.375 r  SalidaAlu_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.375    SalidaAlu[1]
    V19                                                               r  SalidaAlu[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 entradaControl[1]
                            (input port)
  Destination:            SalidaAlu[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.239ns  (logic 5.208ns (36.575%)  route 9.031ns (63.425%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  entradaControl[1] (IN)
                         net (fo=0)                   0.000     0.000    entradaControl[1]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  entradaControl_IBUF[1]_inst/O
                         net (fo=6, routed)           4.446     5.905    entradaControl_IBUF[1]
    SLICE_X64Y42         LUT4 (Prop_lut4_I1_O)        0.124     6.029 r  SalidaAlu_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.282     6.311    SalidaAlu_OBUF[2]_inst_i_2_n_0
    SLICE_X64Y42         LUT5 (Prop_lut5_I0_O)        0.124     6.435 r  SalidaAlu_OBUF[2]_inst_i_1/O
                         net (fo=8, routed)           4.302    10.738    SalidaAlu_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501    14.239 r  SalidaAlu_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.239    SalidaAlu[2]
    U19                                                               r  SalidaAlu[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 entradaControl[1]
                            (input port)
  Destination:            Salida7seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.931ns  (logic 5.596ns (40.171%)  route 8.335ns (59.829%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  entradaControl[1] (IN)
                         net (fo=0)                   0.000     0.000    entradaControl[1]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  entradaControl_IBUF[1]_inst/O
                         net (fo=6, routed)           4.446     5.905    entradaControl_IBUF[1]
    SLICE_X64Y42         LUT4 (Prop_lut4_I1_O)        0.124     6.029 r  SalidaAlu_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.282     6.311    SalidaAlu_OBUF[2]_inst_i_2_n_0
    SLICE_X64Y42         LUT5 (Prop_lut5_I0_O)        0.124     6.435 r  SalidaAlu_OBUF[2]_inst_i_1/O
                         net (fo=8, routed)           1.799     8.235    SalidaAlu_OBUF[2]
    SLICE_X64Y20         LUT4 (Prop_lut4_I3_O)        0.150     8.385 r  Salida7seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.807    10.191    Salida7seg_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.739    13.931 r  Salida7seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.931    Salida7seg[4]
    U8                                                                r  Salida7seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 entradaControl[1]
                            (input port)
  Destination:            Salida7seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.818ns  (logic 5.587ns (40.435%)  route 8.230ns (59.565%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  entradaControl[1] (IN)
                         net (fo=0)                   0.000     0.000    entradaControl[1]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  entradaControl_IBUF[1]_inst/O
                         net (fo=6, routed)           4.446     5.905    entradaControl_IBUF[1]
    SLICE_X64Y42         LUT4 (Prop_lut4_I1_O)        0.124     6.029 r  SalidaAlu_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.282     6.311    SalidaAlu_OBUF[2]_inst_i_2_n_0
    SLICE_X64Y42         LUT5 (Prop_lut5_I0_O)        0.124     6.435 r  SalidaAlu_OBUF[2]_inst_i_1/O
                         net (fo=8, routed)           1.640     8.075    SalidaAlu_OBUF[2]
    SLICE_X64Y22         LUT4 (Prop_lut4_I1_O)        0.152     8.227 r  Salida7seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.862    10.089    Salida7seg_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.728    13.818 r  Salida7seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.818    Salida7seg[1]
    V5                                                                r  Salida7seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 entradaControl[1]
                            (input port)
  Destination:            Salida7seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.757ns  (logic 5.572ns (40.501%)  route 8.185ns (59.499%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  entradaControl[1] (IN)
                         net (fo=0)                   0.000     0.000    entradaControl[1]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  entradaControl_IBUF[1]_inst/O
                         net (fo=6, routed)           4.446     5.905    entradaControl_IBUF[1]
    SLICE_X64Y42         LUT4 (Prop_lut4_I1_O)        0.124     6.029 r  SalidaAlu_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.282     6.311    SalidaAlu_OBUF[2]_inst_i_2_n_0
    SLICE_X64Y42         LUT5 (Prop_lut5_I0_O)        0.124     6.435 r  SalidaAlu_OBUF[2]_inst_i_1/O
                         net (fo=8, routed)           1.650     8.085    SalidaAlu_OBUF[2]
    SLICE_X64Y22         LUT4 (Prop_lut4_I1_O)        0.150     8.235 r  Salida7seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.807    10.042    Salida7seg_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.715    13.757 r  Salida7seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.757    Salida7seg[6]
    W7                                                                r  Salida7seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 entradaControl[0]
                            (input port)
  Destination:            SalidaAlu[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.756ns  (logic 5.082ns (36.946%)  route 8.674ns (63.054%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  entradaControl[0] (IN)
                         net (fo=0)                   0.000     0.000    entradaControl[0]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 f  entradaControl_IBUF[0]_inst/O
                         net (fo=4, routed)           4.232     5.682    entradaControl_IBUF[0]
    SLICE_X64Y41         LUT5 (Prop_lut5_I0_O)        0.124     5.806 r  SalidaAlu_OBUF[0]_inst_i_1/O
                         net (fo=7, routed)           4.442    10.248    SalidaAlu_OBUF[0]
    W18                  OBUF (Prop_obuf_I_O)         3.509    13.756 r  SalidaAlu_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.756    SalidaAlu[0]
    W18                                                               r  SalidaAlu[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 entradaControl[1]
                            (input port)
  Destination:            Salida7seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.755ns  (logic 5.362ns (38.985%)  route 8.393ns (61.015%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  entradaControl[1] (IN)
                         net (fo=0)                   0.000     0.000    entradaControl[1]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  entradaControl_IBUF[1]_inst/O
                         net (fo=6, routed)           4.446     5.905    entradaControl_IBUF[1]
    SLICE_X64Y42         LUT4 (Prop_lut4_I1_O)        0.124     6.029 r  SalidaAlu_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.282     6.311    SalidaAlu_OBUF[2]_inst_i_2_n_0
    SLICE_X64Y42         LUT5 (Prop_lut5_I0_O)        0.124     6.435 r  SalidaAlu_OBUF[2]_inst_i_1/O
                         net (fo=8, routed)           1.789     8.225    SalidaAlu_OBUF[2]
    SLICE_X64Y20         LUT3 (Prop_lut3_I1_O)        0.124     8.349 r  Salida7seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.875    10.223    Salida7seg_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531    13.755 r  Salida7seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.755    Salida7seg[0]
    U7                                                                r  Salida7seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 entradaControl[1]
                            (input port)
  Destination:            Salida7seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.688ns  (logic 5.351ns (39.090%)  route 8.337ns (60.910%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  entradaControl[1] (IN)
                         net (fo=0)                   0.000     0.000    entradaControl[1]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  entradaControl_IBUF[1]_inst/O
                         net (fo=6, routed)           4.446     5.905    entradaControl_IBUF[1]
    SLICE_X64Y42         LUT4 (Prop_lut4_I1_O)        0.124     6.029 r  SalidaAlu_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.282     6.311    SalidaAlu_OBUF[2]_inst_i_2_n_0
    SLICE_X64Y42         LUT5 (Prop_lut5_I0_O)        0.124     6.435 r  SalidaAlu_OBUF[2]_inst_i_1/O
                         net (fo=8, routed)           1.799     8.235    SalidaAlu_OBUF[2]
    SLICE_X64Y20         LUT4 (Prop_lut4_I2_O)        0.124     8.359 r  Salida7seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.810    10.168    Salida7seg_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520    13.688 r  Salida7seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.688    Salida7seg[2]
    U5                                                                r  Salida7seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 entradaControl[1]
                            (input port)
  Destination:            Salida7seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.422ns  (logic 5.366ns (39.982%)  route 8.056ns (60.018%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  entradaControl[1] (IN)
                         net (fo=0)                   0.000     0.000    entradaControl[1]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  entradaControl_IBUF[1]_inst/O
                         net (fo=6, routed)           4.446     5.905    entradaControl_IBUF[1]
    SLICE_X64Y42         LUT4 (Prop_lut4_I1_O)        0.124     6.029 r  SalidaAlu_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.282     6.311    SalidaAlu_OBUF[2]_inst_i_2_n_0
    SLICE_X64Y42         LUT5 (Prop_lut5_I0_O)        0.124     6.435 r  SalidaAlu_OBUF[2]_inst_i_1/O
                         net (fo=8, routed)           1.650     8.085    SalidaAlu_OBUF[2]
    SLICE_X64Y22         LUT4 (Prop_lut4_I1_O)        0.124     8.209 r  Salida7seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.677     9.886    Salida7seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    13.422 r  Salida7seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.422    Salida7seg[3]
    V8                                                                r  Salida7seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 entradaControl[1]
                            (input port)
  Destination:            Salida7seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.396ns  (logic 5.360ns (40.013%)  route 8.036ns (59.987%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  entradaControl[1] (IN)
                         net (fo=0)                   0.000     0.000    entradaControl[1]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  entradaControl_IBUF[1]_inst/O
                         net (fo=6, routed)           4.446     5.905    entradaControl_IBUF[1]
    SLICE_X64Y42         LUT4 (Prop_lut4_I1_O)        0.124     6.029 r  SalidaAlu_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.282     6.311    SalidaAlu_OBUF[2]_inst_i_2_n_0
    SLICE_X64Y42         LUT5 (Prop_lut5_I0_O)        0.124     6.435 r  SalidaAlu_OBUF[2]_inst_i_1/O
                         net (fo=8, routed)           1.640     8.075    SalidaAlu_OBUF[2]
    SLICE_X64Y22         LUT4 (Prop_lut4_I1_O)        0.124     8.199 r  Salida7seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.668     9.867    Salida7seg_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.529    13.396 r  Salida7seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.396    Salida7seg[5]
    W6                                                                r  Salida7seg[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Entrada2[1]
                            (input port)
  Destination:            Salida7seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.831ns  (logic 1.547ns (54.642%)  route 1.284ns (45.358%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  Entrada2[1] (IN)
                         net (fo=0)                   0.000     0.000    Entrada2[1]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  Entrada2_IBUF[1]_inst/O
                         net (fo=4, routed)           0.427     0.647    Entrada2_IBUF[1]
    SLICE_X64Y41         LUT6 (Prop_lut6_I2_O)        0.045     0.692 r  SalidaAlu_OBUF[1]_inst_i_1/O
                         net (fo=8, routed)           0.529     1.221    SalidaAlu_OBUF[1]
    SLICE_X64Y22         LUT4 (Prop_lut4_I3_O)        0.045     1.266 r  Salida7seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.328     1.594    Salida7seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     2.831 r  Salida7seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.831    Salida7seg[3]
    V8                                                                r  Salida7seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Entrada2[1]
                            (input port)
  Destination:            Salida7seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.837ns  (logic 1.540ns (54.304%)  route 1.296ns (45.696%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  Entrada2[1] (IN)
                         net (fo=0)                   0.000     0.000    Entrada2[1]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  Entrada2_IBUF[1]_inst/O
                         net (fo=4, routed)           0.427     0.647    Entrada2_IBUF[1]
    SLICE_X64Y41         LUT6 (Prop_lut6_I2_O)        0.045     0.692 r  SalidaAlu_OBUF[1]_inst_i_1/O
                         net (fo=8, routed)           0.533     1.225    SalidaAlu_OBUF[1]
    SLICE_X64Y22         LUT4 (Prop_lut4_I3_O)        0.045     1.270 r  Salida7seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.337     1.606    Salida7seg_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         1.230     2.837 r  Salida7seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.837    Salida7seg[5]
    W6                                                                r  Salida7seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Entrada2[1]
                            (input port)
  Destination:            Salida7seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.942ns  (logic 1.591ns (54.090%)  route 1.350ns (45.910%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  Entrada2[1] (IN)
                         net (fo=0)                   0.000     0.000    Entrada2[1]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  Entrada2_IBUF[1]_inst/O
                         net (fo=4, routed)           0.427     0.647    Entrada2_IBUF[1]
    SLICE_X64Y41         LUT6 (Prop_lut6_I2_O)        0.045     0.692 r  SalidaAlu_OBUF[1]_inst_i_1/O
                         net (fo=8, routed)           0.529     1.221    SalidaAlu_OBUF[1]
    SLICE_X64Y22         LUT4 (Prop_lut4_I3_O)        0.048     1.269 r  Salida7seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.395     1.664    Salida7seg_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         1.278     2.942 r  Salida7seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.942    Salida7seg[6]
    W7                                                                r  Salida7seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Entrada2[1]
                            (input port)
  Destination:            Salida7seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.954ns  (logic 1.531ns (51.843%)  route 1.422ns (48.157%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  Entrada2[1] (IN)
                         net (fo=0)                   0.000     0.000    Entrada2[1]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  Entrada2_IBUF[1]_inst/O
                         net (fo=4, routed)           0.427     0.647    Entrada2_IBUF[1]
    SLICE_X64Y41         LUT6 (Prop_lut6_I2_O)        0.045     0.692 r  SalidaAlu_OBUF[1]_inst_i_1/O
                         net (fo=8, routed)           0.603     1.295    SalidaAlu_OBUF[1]
    SLICE_X64Y20         LUT4 (Prop_lut4_I1_O)        0.045     1.340 r  Salida7seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.393     1.733    Salida7seg_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         1.221     2.954 r  Salida7seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.954    Salida7seg[2]
    U5                                                                r  Salida7seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Entrada2[1]
                            (input port)
  Destination:            Salida7seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.970ns  (logic 1.592ns (53.604%)  route 1.378ns (46.396%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  Entrada2[1] (IN)
                         net (fo=0)                   0.000     0.000    Entrada2[1]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  Entrada2_IBUF[1]_inst/O
                         net (fo=4, routed)           0.427     0.647    Entrada2_IBUF[1]
    SLICE_X64Y41         LUT6 (Prop_lut6_I2_O)        0.045     0.692 r  SalidaAlu_OBUF[1]_inst_i_1/O
                         net (fo=8, routed)           0.533     1.225    SalidaAlu_OBUF[1]
    SLICE_X64Y22         LUT4 (Prop_lut4_I2_O)        0.048     1.273 r  Salida7seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.418     1.691    Salida7seg_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         1.279     2.970 r  Salida7seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.970    Salida7seg[1]
    V5                                                                r  Salida7seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Entrada2[1]
                            (input port)
  Destination:            Salida7seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.999ns  (logic 1.543ns (51.437%)  route 1.456ns (48.563%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  Entrada2[1] (IN)
                         net (fo=0)                   0.000     0.000    Entrada2[1]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  Entrada2_IBUF[1]_inst/O
                         net (fo=4, routed)           0.427     0.647    Entrada2_IBUF[1]
    SLICE_X64Y41         LUT6 (Prop_lut6_I2_O)        0.045     0.692 f  SalidaAlu_OBUF[1]_inst_i_1/O
                         net (fo=8, routed)           0.603     1.295    SalidaAlu_OBUF[1]
    SLICE_X64Y20         LUT3 (Prop_lut3_I2_O)        0.045     1.340 r  Salida7seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.427     1.767    Salida7seg_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         1.232     2.999 r  Salida7seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.999    Salida7seg[0]
    U7                                                                r  Salida7seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Entrada2[1]
                            (input port)
  Destination:            Salida7seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.035ns  (logic 1.610ns (53.061%)  route 1.424ns (46.939%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  Entrada2[1] (IN)
                         net (fo=0)                   0.000     0.000    Entrada2[1]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  Entrada2_IBUF[1]_inst/O
                         net (fo=4, routed)           0.427     0.647    Entrada2_IBUF[1]
    SLICE_X64Y41         LUT6 (Prop_lut6_I2_O)        0.045     0.692 r  SalidaAlu_OBUF[1]_inst_i_1/O
                         net (fo=8, routed)           0.603     1.295    SalidaAlu_OBUF[1]
    SLICE_X64Y20         LUT4 (Prop_lut4_I2_O)        0.043     1.338 r  Salida7seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.395     1.733    Salida7seg_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         1.302     3.035 r  Salida7seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.035    Salida7seg[4]
    U8                                                                r  Salida7seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Entrada1[3]
                            (input port)
  Destination:            SalidaAlu[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.232ns  (logic 1.500ns (46.414%)  route 1.732ns (53.586%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  Entrada1[3] (IN)
                         net (fo=0)                   0.000     0.000    Entrada1[3]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  Entrada1_IBUF[3]_inst/O
                         net (fo=2, routed)           0.451     0.675    Entrada1_IBUF[3]
    SLICE_X64Y42         LUT6 (Prop_lut6_I2_O)        0.045     0.720 r  SalidaAlu_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           1.280     2.001    SalidaAlu_OBUF[3]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.232 r  SalidaAlu_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.232    SalidaAlu[3]
    E19                                                               r  SalidaAlu[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Entrada1[0]
                            (input port)
  Destination:            SalidaAlu[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.565ns  (logic 1.491ns (41.837%)  route 2.073ns (58.163%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  Entrada1[0] (IN)
                         net (fo=0)                   0.000     0.000    Entrada1[0]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  Entrada1_IBUF[0]_inst/O
                         net (fo=5, routed)           0.380     0.617    Entrada1_IBUF[0]
    SLICE_X64Y41         LUT5 (Prop_lut5_I3_O)        0.045     0.662 r  SalidaAlu_OBUF[0]_inst_i_1/O
                         net (fo=7, routed)           1.693     2.355    SalidaAlu_OBUF[0]
    W18                  OBUF (Prop_obuf_I_O)         1.210     3.565 r  SalidaAlu_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.565    SalidaAlu[0]
    W18                                                               r  SalidaAlu[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Entrada2[2]
                            (input port)
  Destination:            SalidaAlu[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.647ns  (logic 1.518ns (41.630%)  route 2.129ns (58.370%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  Entrada2[2] (IN)
                         net (fo=0)                   0.000     0.000    Entrada2[2]
    T2                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Entrada2_IBUF[2]_inst/O
                         net (fo=3, routed)           0.387     0.613    Entrada2_IBUF[2]
    SLICE_X64Y42         LUT4 (Prop_lut4_I2_O)        0.045     0.658 r  SalidaAlu_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.089     0.747    SalidaAlu_OBUF[2]_inst_i_2_n_0
    SLICE_X64Y42         LUT5 (Prop_lut5_I0_O)        0.045     0.792 r  SalidaAlu_OBUF[2]_inst_i_1/O
                         net (fo=8, routed)           1.652     2.444    SalidaAlu_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.647 r  SalidaAlu_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.647    SalidaAlu[2]
    U19                                                               r  SalidaAlu[2] (OUT)
  -------------------------------------------------------------------    -------------------





