Source Block: verilog-ethernet/rtl/axis_adapter.v@105:130@HdlStmProcess
// data width and keep width per segment
parameter SEGMENT_DATA_WIDTH = DATA_WIDTH / SEGMENT_COUNT;
parameter SEGMENT_KEEP_WIDTH = KEEP_WIDTH / SEGMENT_COUNT;

// bus width assertions
initial begin
    if (S_DATA_WORD_SIZE * S_KEEP_WIDTH_INT != S_DATA_WIDTH) begin
        $error("Error: input data width not evenly divisble");
        $finish;
    end

    if (M_DATA_WORD_SIZE * M_KEEP_WIDTH_INT != M_DATA_WIDTH) begin
        $error("Error: output data width not evenly divisble");
        $finish;
    end

    if (S_DATA_WORD_SIZE != M_DATA_WORD_SIZE) begin
        $error("Error: word size mismatch");
        $finish;
    end
end

// state register
localparam [2:0]
    STATE_IDLE = 3'd0,
    STATE_TRANSFER_IN = 3'd1,

Diff Content:
- 112         $error("Error: input data width not evenly divisble");
- 117         $error("Error: output data width not evenly divisble");
- 122         $error("Error: word size mismatch");
+ 112         $error("Error: input data width not evenly divisble (instance %m)");
+ 117         $error("Error: output data width not evenly divisble (instance %m)");
+ 122         $error("Error: word size mismatch (instance %m)");

Clone Blocks:
