
module TopModule(
    output reg one
);

    always @* begin
        one = 1'b1;
    end

endmodule