<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4006" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4006{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4006{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_4006{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_4006{left:95px;bottom:1088px;}
#t5_4006{left:121px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t6_4006{left:121px;bottom:1061px;}
#t7_4006{left:147px;bottom:1063px;letter-spacing:-0.25px;word-spacing:-0.07px;}
#t8_4006{left:147px;bottom:1039px;}
#t9_4006{left:173px;bottom:1039px;letter-spacing:-0.17px;word-spacing:1.36px;}
#ta_4006{left:173px;bottom:1022px;letter-spacing:-0.22px;}
#tb_4006{left:147px;bottom:998px;}
#tc_4006{left:173px;bottom:998px;letter-spacing:-0.17px;word-spacing:0.06px;}
#td_4006{left:121px;bottom:971px;}
#te_4006{left:147px;bottom:973px;letter-spacing:-0.12px;word-spacing:-0.42px;}
#tf_4006{left:121px;bottom:947px;}
#tg_4006{left:147px;bottom:949px;letter-spacing:-0.13px;word-spacing:-0.41px;}
#th_4006{left:121px;bottom:922px;}
#ti_4006{left:147px;bottom:924px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tj_4006{left:121px;bottom:898px;}
#tk_4006{left:147px;bottom:900px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#tl_4006{left:147px;bottom:875px;}
#tm_4006{left:173px;bottom:875px;letter-spacing:-0.14px;word-spacing:0.03px;}
#tn_4006{left:147px;bottom:851px;}
#to_4006{left:173px;bottom:851px;letter-spacing:-0.14px;word-spacing:0.04px;}
#tp_4006{left:121px;bottom:824px;}
#tq_4006{left:147px;bottom:826px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tr_4006{left:121px;bottom:800px;}
#ts_4006{left:147px;bottom:802px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#tt_4006{left:95px;bottom:778px;}
#tu_4006{left:121px;bottom:778px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tv_4006{left:121px;bottom:751px;}
#tw_4006{left:147px;bottom:753px;letter-spacing:-0.23px;word-spacing:-0.34px;}
#tx_4006{left:121px;bottom:727px;}
#ty_4006{left:147px;bottom:729px;letter-spacing:-0.12px;word-spacing:-0.42px;}
#tz_4006{left:121px;bottom:702px;}
#t10_4006{left:147px;bottom:704px;letter-spacing:-0.13px;word-spacing:-0.41px;}
#t11_4006{left:121px;bottom:678px;}
#t12_4006{left:147px;bottom:680px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t13_4006{left:121px;bottom:653px;}
#t14_4006{left:147px;bottom:655px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#t15_4006{left:147px;bottom:631px;}
#t16_4006{left:173px;bottom:631px;letter-spacing:-0.14px;word-spacing:0.03px;}
#t17_4006{left:147px;bottom:606px;}
#t18_4006{left:173px;bottom:606px;letter-spacing:-0.14px;word-spacing:0.04px;}
#t19_4006{left:121px;bottom:580px;}
#t1a_4006{left:147px;bottom:582px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t1b_4006{left:69px;bottom:539px;letter-spacing:-0.1px;}
#t1c_4006{left:154px;bottom:539px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t1d_4006{left:69px;bottom:515px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t1e_4006{left:69px;bottom:488px;}
#t1f_4006{left:95px;bottom:492px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1g_4006{left:69px;bottom:465px;}
#t1h_4006{left:95px;bottom:469px;letter-spacing:-0.14px;word-spacing:-0.4px;}
#t1i_4006{left:69px;bottom:426px;letter-spacing:-0.1px;}
#t1j_4006{left:154px;bottom:426px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t1k_4006{left:69px;bottom:402px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#t1l_4006{left:69px;bottom:385px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#t1m_4006{left:69px;bottom:359px;}
#t1n_4006{left:95px;bottom:362px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#t1o_4006{left:95px;bottom:338px;}
#t1p_4006{left:121px;bottom:338px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t1q_4006{left:121px;bottom:321px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t1r_4006{left:95px;bottom:296px;}
#t1s_4006{left:121px;bottom:296px;letter-spacing:-0.13px;word-spacing:-1.25px;}
#t1t_4006{left:310px;bottom:296px;letter-spacing:-0.15px;word-spacing:-1.2px;}
#t1u_4006{left:510px;bottom:296px;letter-spacing:-0.14px;word-spacing:-1.24px;}
#t1v_4006{left:121px;bottom:279px;letter-spacing:-0.13px;word-spacing:-0.55px;}
#t1w_4006{left:606px;bottom:286px;}
#t1x_4006{left:617px;bottom:279px;letter-spacing:-0.13px;word-spacing:-0.57px;}
#t1y_4006{left:121px;bottom:263px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1z_4006{left:121px;bottom:246px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t20_4006{left:69px;bottom:220px;}
#t21_4006{left:95px;bottom:223px;letter-spacing:-0.19px;}
#t22_4006{left:95px;bottom:199px;}
#t23_4006{left:121px;bottom:199px;letter-spacing:-0.14px;word-spacing:-0.38px;}
#t24_4006{left:121px;bottom:182px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#t25_4006{left:69px;bottom:133px;letter-spacing:-0.14px;}
#t26_4006{left:91px;bottom:133px;letter-spacing:-0.12px;word-spacing:-0.4px;}
#t27_4006{left:91px;bottom:116px;letter-spacing:-0.11px;word-spacing:0.01px;}

.s1_4006{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4006{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4006{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_4006{font-size:18px;font-family:TimesNewRoman_b5y;color:#000;}
.s5_4006{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_4006{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s7_4006{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s8_4006{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4006" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4006Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4006" style="-webkit-user-select: none;"><object width="935" height="1210" data="4006/4006.svg" type="image/svg+xml" id="pdf4006" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4006" class="t s1_4006">27-12 </span><span id="t2_4006" class="t s1_4006">Vol. 3C </span>
<span id="t3_4006" class="t s2_4006">VM ENTRIES </span>
<span id="t4_4006" class="t s3_4006">— </span><span id="t5_4006" class="t s3_4006">TR. The different sub-fields are considered separately: </span>
<span id="t6_4006" class="t s4_4006">• </span><span id="t7_4006" class="t s3_4006">Bits 3:0 (Type). </span>
<span id="t8_4006" class="t s3_4006">— </span><span id="t9_4006" class="t s3_4006">If the guest will not be IA-32e mode, the Type must be 3 (16-bit busy TSS) or 11 (32-bit busy </span>
<span id="ta_4006" class="t s3_4006">TSS). </span>
<span id="tb_4006" class="t s3_4006">— </span><span id="tc_4006" class="t s3_4006">If the guest will be IA-32e mode, the Type must be 11 (64-bit busy TSS). </span>
<span id="td_4006" class="t s4_4006">• </span><span id="te_4006" class="t s3_4006">Bit 4 (S). S must be 0. </span>
<span id="tf_4006" class="t s4_4006">• </span><span id="tg_4006" class="t s3_4006">Bit 7 (P). P must be 1. </span>
<span id="th_4006" class="t s4_4006">• </span><span id="ti_4006" class="t s3_4006">Bits 11:8 (reserved). These bits must all be 0. </span>
<span id="tj_4006" class="t s4_4006">• </span><span id="tk_4006" class="t s3_4006">Bit 15 (G). </span>
<span id="tl_4006" class="t s3_4006">— </span><span id="tm_4006" class="t s3_4006">If any bit in the limit field in the range 11:0 is 0, G must be 0. </span>
<span id="tn_4006" class="t s3_4006">— </span><span id="to_4006" class="t s3_4006">If any bit in the limit field in the range 31:20 is 1, G must be 1. </span>
<span id="tp_4006" class="t s4_4006">• </span><span id="tq_4006" class="t s3_4006">Bit 16 (Unusable). The unusable bit must be 0. </span>
<span id="tr_4006" class="t s4_4006">• </span><span id="ts_4006" class="t s3_4006">Bits 31:17 (reserved). These bits must all be 0. </span>
<span id="tt_4006" class="t s3_4006">— </span><span id="tu_4006" class="t s3_4006">LDTR. The following checks on the different sub-fields apply only if LDTR is usable: </span>
<span id="tv_4006" class="t s4_4006">• </span><span id="tw_4006" class="t s3_4006">Bits 3:0 (Type). The Type must be 2 (LDT). </span>
<span id="tx_4006" class="t s4_4006">• </span><span id="ty_4006" class="t s3_4006">Bit 4 (S). S must be 0. </span>
<span id="tz_4006" class="t s4_4006">• </span><span id="t10_4006" class="t s3_4006">Bit 7 (P). P must be 1. </span>
<span id="t11_4006" class="t s4_4006">• </span><span id="t12_4006" class="t s3_4006">Bits 11:8 (reserved). These bits must all be 0. </span>
<span id="t13_4006" class="t s4_4006">• </span><span id="t14_4006" class="t s3_4006">Bit 15 (G). </span>
<span id="t15_4006" class="t s3_4006">— </span><span id="t16_4006" class="t s3_4006">If any bit in the limit field in the range 11:0 is 0, G must be 0. </span>
<span id="t17_4006" class="t s3_4006">— </span><span id="t18_4006" class="t s3_4006">If any bit in the limit field in the range 31:20 is 1, G must be 1. </span>
<span id="t19_4006" class="t s4_4006">• </span><span id="t1a_4006" class="t s3_4006">Bits 31:17 (reserved). These bits must all be 0. </span>
<span id="t1b_4006" class="t s5_4006">27.3.1.3 </span><span id="t1c_4006" class="t s5_4006">Checks on Guest Descriptor-Table Registers </span>
<span id="t1d_4006" class="t s3_4006">The following checks are performed on the fields for GDTR and IDTR: </span>
<span id="t1e_4006" class="t s6_4006">• </span><span id="t1f_4006" class="t s3_4006">On processors that support Intel 64 architecture, the base-address fields must contain canonical addresses. </span>
<span id="t1g_4006" class="t s6_4006">• </span><span id="t1h_4006" class="t s3_4006">Bits 31:16 of each limit field must be 0. </span>
<span id="t1i_4006" class="t s5_4006">27.3.1.4 </span><span id="t1j_4006" class="t s5_4006">Checks on Guest RIP, RFLAGS, and SSP </span>
<span id="t1k_4006" class="t s3_4006">The following checks are performed on fields in the guest-state area corresponding to RIP, RFLAGS, and SSP </span>
<span id="t1l_4006" class="t s3_4006">(shadow-stack pointer): </span>
<span id="t1m_4006" class="t s6_4006">• </span><span id="t1n_4006" class="t s3_4006">RIP. The following checks are performed on processors that support Intel 64 architecture: </span>
<span id="t1o_4006" class="t s3_4006">— </span><span id="t1p_4006" class="t s3_4006">Bits 63:32 must be 0 if the “IA-32e mode guest” VM-entry control is 0 or if the L bit (bit 13) in the access- </span>
<span id="t1q_4006" class="t s3_4006">rights field for CS is 0. </span>
<span id="t1r_4006" class="t s3_4006">— </span><span id="t1s_4006" class="t s3_4006">If the processor supports N </span><span id="t1t_4006" class="t s3_4006">&lt; 64 linear-address bits, bits </span><span id="t1u_4006" class="t s3_4006">63:N must be identical if the “IA-32e mode guest” </span>
<span id="t1v_4006" class="t s3_4006">VM-entry control is 1 and the L bit in the access-rights field for CS is 1. </span>
<span id="t1w_4006" class="t s7_4006">1 </span>
<span id="t1x_4006" class="t s3_4006">(No check applies if the processor </span>
<span id="t1y_4006" class="t s3_4006">supports 64 linear-address bits.) The guest RIP value is not required to be canonical; the value of bit N-1 </span>
<span id="t1z_4006" class="t s3_4006">may differ from that of bit N. </span>
<span id="t20_4006" class="t s6_4006">• </span><span id="t21_4006" class="t s3_4006">RFLAGS. </span>
<span id="t22_4006" class="t s3_4006">— </span><span id="t23_4006" class="t s3_4006">Reserved bits 63:22 (bits 31:22 on processors that do not support Intel 64 architecture), bit 15, bit 5 and </span>
<span id="t24_4006" class="t s3_4006">bit 3 must be 0 in the field, and reserved bit 1 must be 1. </span>
<span id="t25_4006" class="t s8_4006">1. </span><span id="t26_4006" class="t s8_4006">Software can determine the number N by executing CPUID with 80000008H in EAX. The number of linear-address bits supported is </span>
<span id="t27_4006" class="t s8_4006">returned in bits 15:8 of EAX. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
