
LCD.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007ee4  080001c0  080001c0  000011c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002220  080080a8  080080a8  000090a8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a2c8  0800a2c8  0000c0b0  2**0
                  CONTENTS
  4 .ARM          00000008  0800a2c8  0800a2c8  0000b2c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a2d0  0800a2d0  0000c0b0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a2d0  0800a2d0  0000b2d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a2d4  0800a2d4  0000b2d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000b0  20000000  0800a2d8  0000c000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000270  200000b0  0800a388  0000c0b0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000320  0800a388  0000c320  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c0b0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011f7e  00000000  00000000  0000c0e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000286e  00000000  00000000  0001e05e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d70  00000000  00000000  000208d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  0002a030  00000000  00000000  00021640  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0001168d  00000000  00000000  0004b670  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    00100c61  00000000  00000000  0005ccfd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      000000b8  00000000  00000000  0015d95e  2**0
                  CONTENTS, READONLY
 19 .debug_rnglists 00000a45  00000000  00000000  0015da16  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00003c5c  00000000  00000000  0015e45c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000072  00000000  00000000  001620b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loc    000001d3  00000000  00000000  0016212a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_ranges 00000010  00000000  00000000  001622fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	@ (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	200000b0 	.word	0x200000b0
 80001dc:	00000000 	.word	0x00000000
 80001e0:	0800808c 	.word	0x0800808c

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	@ (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	@ (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	@ (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	200000b4 	.word	0x200000b4
 80001fc:	0800808c 	.word	0x0800808c

08000200 <__aeabi_drsub>:
 8000200:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000204:	e002      	b.n	800020c <__adddf3>
 8000206:	bf00      	nop

08000208 <__aeabi_dsub>:
 8000208:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800020c <__adddf3>:
 800020c:	b530      	push	{r4, r5, lr}
 800020e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000212:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000216:	ea94 0f05 	teq	r4, r5
 800021a:	bf08      	it	eq
 800021c:	ea90 0f02 	teqeq	r0, r2
 8000220:	bf1f      	itttt	ne
 8000222:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000226:	ea55 0c02 	orrsne.w	ip, r5, r2
 800022a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800022e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000232:	f000 80e2 	beq.w	80003fa <__adddf3+0x1ee>
 8000236:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800023a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800023e:	bfb8      	it	lt
 8000240:	426d      	neglt	r5, r5
 8000242:	dd0c      	ble.n	800025e <__adddf3+0x52>
 8000244:	442c      	add	r4, r5
 8000246:	ea80 0202 	eor.w	r2, r0, r2
 800024a:	ea81 0303 	eor.w	r3, r1, r3
 800024e:	ea82 0000 	eor.w	r0, r2, r0
 8000252:	ea83 0101 	eor.w	r1, r3, r1
 8000256:	ea80 0202 	eor.w	r2, r0, r2
 800025a:	ea81 0303 	eor.w	r3, r1, r3
 800025e:	2d36      	cmp	r5, #54	@ 0x36
 8000260:	bf88      	it	hi
 8000262:	bd30      	pophi	{r4, r5, pc}
 8000264:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000268:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800026c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000270:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000274:	d002      	beq.n	800027c <__adddf3+0x70>
 8000276:	4240      	negs	r0, r0
 8000278:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800027c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000280:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000284:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000288:	d002      	beq.n	8000290 <__adddf3+0x84>
 800028a:	4252      	negs	r2, r2
 800028c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000290:	ea94 0f05 	teq	r4, r5
 8000294:	f000 80a7 	beq.w	80003e6 <__adddf3+0x1da>
 8000298:	f1a4 0401 	sub.w	r4, r4, #1
 800029c:	f1d5 0e20 	rsbs	lr, r5, #32
 80002a0:	db0d      	blt.n	80002be <__adddf3+0xb2>
 80002a2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002a6:	fa22 f205 	lsr.w	r2, r2, r5
 80002aa:	1880      	adds	r0, r0, r2
 80002ac:	f141 0100 	adc.w	r1, r1, #0
 80002b0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002b4:	1880      	adds	r0, r0, r2
 80002b6:	fa43 f305 	asr.w	r3, r3, r5
 80002ba:	4159      	adcs	r1, r3
 80002bc:	e00e      	b.n	80002dc <__adddf3+0xd0>
 80002be:	f1a5 0520 	sub.w	r5, r5, #32
 80002c2:	f10e 0e20 	add.w	lr, lr, #32
 80002c6:	2a01      	cmp	r2, #1
 80002c8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002cc:	bf28      	it	cs
 80002ce:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002d2:	fa43 f305 	asr.w	r3, r3, r5
 80002d6:	18c0      	adds	r0, r0, r3
 80002d8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002dc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002e0:	d507      	bpl.n	80002f2 <__adddf3+0xe6>
 80002e2:	f04f 0e00 	mov.w	lr, #0
 80002e6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002ea:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002ee:	eb6e 0101 	sbc.w	r1, lr, r1
 80002f2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002f6:	d31b      	bcc.n	8000330 <__adddf3+0x124>
 80002f8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002fc:	d30c      	bcc.n	8000318 <__adddf3+0x10c>
 80002fe:	0849      	lsrs	r1, r1, #1
 8000300:	ea5f 0030 	movs.w	r0, r0, rrx
 8000304:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000308:	f104 0401 	add.w	r4, r4, #1
 800030c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000310:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000314:	f080 809a 	bcs.w	800044c <__adddf3+0x240>
 8000318:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800031c:	bf08      	it	eq
 800031e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000322:	f150 0000 	adcs.w	r0, r0, #0
 8000326:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800032a:	ea41 0105 	orr.w	r1, r1, r5
 800032e:	bd30      	pop	{r4, r5, pc}
 8000330:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000334:	4140      	adcs	r0, r0
 8000336:	eb41 0101 	adc.w	r1, r1, r1
 800033a:	3c01      	subs	r4, #1
 800033c:	bf28      	it	cs
 800033e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000342:	d2e9      	bcs.n	8000318 <__adddf3+0x10c>
 8000344:	f091 0f00 	teq	r1, #0
 8000348:	bf04      	itt	eq
 800034a:	4601      	moveq	r1, r0
 800034c:	2000      	moveq	r0, #0
 800034e:	fab1 f381 	clz	r3, r1
 8000352:	bf08      	it	eq
 8000354:	3320      	addeq	r3, #32
 8000356:	f1a3 030b 	sub.w	r3, r3, #11
 800035a:	f1b3 0220 	subs.w	r2, r3, #32
 800035e:	da0c      	bge.n	800037a <__adddf3+0x16e>
 8000360:	320c      	adds	r2, #12
 8000362:	dd08      	ble.n	8000376 <__adddf3+0x16a>
 8000364:	f102 0c14 	add.w	ip, r2, #20
 8000368:	f1c2 020c 	rsb	r2, r2, #12
 800036c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000370:	fa21 f102 	lsr.w	r1, r1, r2
 8000374:	e00c      	b.n	8000390 <__adddf3+0x184>
 8000376:	f102 0214 	add.w	r2, r2, #20
 800037a:	bfd8      	it	le
 800037c:	f1c2 0c20 	rsble	ip, r2, #32
 8000380:	fa01 f102 	lsl.w	r1, r1, r2
 8000384:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000388:	bfdc      	itt	le
 800038a:	ea41 010c 	orrle.w	r1, r1, ip
 800038e:	4090      	lslle	r0, r2
 8000390:	1ae4      	subs	r4, r4, r3
 8000392:	bfa2      	ittt	ge
 8000394:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000398:	4329      	orrge	r1, r5
 800039a:	bd30      	popge	{r4, r5, pc}
 800039c:	ea6f 0404 	mvn.w	r4, r4
 80003a0:	3c1f      	subs	r4, #31
 80003a2:	da1c      	bge.n	80003de <__adddf3+0x1d2>
 80003a4:	340c      	adds	r4, #12
 80003a6:	dc0e      	bgt.n	80003c6 <__adddf3+0x1ba>
 80003a8:	f104 0414 	add.w	r4, r4, #20
 80003ac:	f1c4 0220 	rsb	r2, r4, #32
 80003b0:	fa20 f004 	lsr.w	r0, r0, r4
 80003b4:	fa01 f302 	lsl.w	r3, r1, r2
 80003b8:	ea40 0003 	orr.w	r0, r0, r3
 80003bc:	fa21 f304 	lsr.w	r3, r1, r4
 80003c0:	ea45 0103 	orr.w	r1, r5, r3
 80003c4:	bd30      	pop	{r4, r5, pc}
 80003c6:	f1c4 040c 	rsb	r4, r4, #12
 80003ca:	f1c4 0220 	rsb	r2, r4, #32
 80003ce:	fa20 f002 	lsr.w	r0, r0, r2
 80003d2:	fa01 f304 	lsl.w	r3, r1, r4
 80003d6:	ea40 0003 	orr.w	r0, r0, r3
 80003da:	4629      	mov	r1, r5
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	fa21 f004 	lsr.w	r0, r1, r4
 80003e2:	4629      	mov	r1, r5
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	f094 0f00 	teq	r4, #0
 80003ea:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003ee:	bf06      	itte	eq
 80003f0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003f4:	3401      	addeq	r4, #1
 80003f6:	3d01      	subne	r5, #1
 80003f8:	e74e      	b.n	8000298 <__adddf3+0x8c>
 80003fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003fe:	bf18      	it	ne
 8000400:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000404:	d029      	beq.n	800045a <__adddf3+0x24e>
 8000406:	ea94 0f05 	teq	r4, r5
 800040a:	bf08      	it	eq
 800040c:	ea90 0f02 	teqeq	r0, r2
 8000410:	d005      	beq.n	800041e <__adddf3+0x212>
 8000412:	ea54 0c00 	orrs.w	ip, r4, r0
 8000416:	bf04      	itt	eq
 8000418:	4619      	moveq	r1, r3
 800041a:	4610      	moveq	r0, r2
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	ea91 0f03 	teq	r1, r3
 8000422:	bf1e      	ittt	ne
 8000424:	2100      	movne	r1, #0
 8000426:	2000      	movne	r0, #0
 8000428:	bd30      	popne	{r4, r5, pc}
 800042a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800042e:	d105      	bne.n	800043c <__adddf3+0x230>
 8000430:	0040      	lsls	r0, r0, #1
 8000432:	4149      	adcs	r1, r1
 8000434:	bf28      	it	cs
 8000436:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800043a:	bd30      	pop	{r4, r5, pc}
 800043c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000440:	bf3c      	itt	cc
 8000442:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000446:	bd30      	popcc	{r4, r5, pc}
 8000448:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800044c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000450:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000454:	f04f 0000 	mov.w	r0, #0
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800045e:	bf1a      	itte	ne
 8000460:	4619      	movne	r1, r3
 8000462:	4610      	movne	r0, r2
 8000464:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000468:	bf1c      	itt	ne
 800046a:	460b      	movne	r3, r1
 800046c:	4602      	movne	r2, r0
 800046e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000472:	bf06      	itte	eq
 8000474:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000478:	ea91 0f03 	teqeq	r1, r3
 800047c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000480:	bd30      	pop	{r4, r5, pc}
 8000482:	bf00      	nop

08000484 <__aeabi_ui2d>:
 8000484:	f090 0f00 	teq	r0, #0
 8000488:	bf04      	itt	eq
 800048a:	2100      	moveq	r1, #0
 800048c:	4770      	bxeq	lr
 800048e:	b530      	push	{r4, r5, lr}
 8000490:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000494:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000498:	f04f 0500 	mov.w	r5, #0
 800049c:	f04f 0100 	mov.w	r1, #0
 80004a0:	e750      	b.n	8000344 <__adddf3+0x138>
 80004a2:	bf00      	nop

080004a4 <__aeabi_i2d>:
 80004a4:	f090 0f00 	teq	r0, #0
 80004a8:	bf04      	itt	eq
 80004aa:	2100      	moveq	r1, #0
 80004ac:	4770      	bxeq	lr
 80004ae:	b530      	push	{r4, r5, lr}
 80004b0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004b4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004b8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004bc:	bf48      	it	mi
 80004be:	4240      	negmi	r0, r0
 80004c0:	f04f 0100 	mov.w	r1, #0
 80004c4:	e73e      	b.n	8000344 <__adddf3+0x138>
 80004c6:	bf00      	nop

080004c8 <__aeabi_f2d>:
 80004c8:	0042      	lsls	r2, r0, #1
 80004ca:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004ce:	ea4f 0131 	mov.w	r1, r1, rrx
 80004d2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004d6:	bf1f      	itttt	ne
 80004d8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004dc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004e0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004e4:	4770      	bxne	lr
 80004e6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004ea:	bf08      	it	eq
 80004ec:	4770      	bxeq	lr
 80004ee:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004f2:	bf04      	itt	eq
 80004f4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004f8:	4770      	bxeq	lr
 80004fa:	b530      	push	{r4, r5, lr}
 80004fc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000500:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000504:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000508:	e71c      	b.n	8000344 <__adddf3+0x138>
 800050a:	bf00      	nop

0800050c <__aeabi_ul2d>:
 800050c:	ea50 0201 	orrs.w	r2, r0, r1
 8000510:	bf08      	it	eq
 8000512:	4770      	bxeq	lr
 8000514:	b530      	push	{r4, r5, lr}
 8000516:	f04f 0500 	mov.w	r5, #0
 800051a:	e00a      	b.n	8000532 <__aeabi_l2d+0x16>

0800051c <__aeabi_l2d>:
 800051c:	ea50 0201 	orrs.w	r2, r0, r1
 8000520:	bf08      	it	eq
 8000522:	4770      	bxeq	lr
 8000524:	b530      	push	{r4, r5, lr}
 8000526:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800052a:	d502      	bpl.n	8000532 <__aeabi_l2d+0x16>
 800052c:	4240      	negs	r0, r0
 800052e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000532:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000536:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800053a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800053e:	f43f aed8 	beq.w	80002f2 <__adddf3+0xe6>
 8000542:	f04f 0203 	mov.w	r2, #3
 8000546:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800054a:	bf18      	it	ne
 800054c:	3203      	addne	r2, #3
 800054e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000552:	bf18      	it	ne
 8000554:	3203      	addne	r2, #3
 8000556:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800055a:	f1c2 0320 	rsb	r3, r2, #32
 800055e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000562:	fa20 f002 	lsr.w	r0, r0, r2
 8000566:	fa01 fe03 	lsl.w	lr, r1, r3
 800056a:	ea40 000e 	orr.w	r0, r0, lr
 800056e:	fa21 f102 	lsr.w	r1, r1, r2
 8000572:	4414      	add	r4, r2
 8000574:	e6bd      	b.n	80002f2 <__adddf3+0xe6>
 8000576:	bf00      	nop

08000578 <__aeabi_dmul>:
 8000578:	b570      	push	{r4, r5, r6, lr}
 800057a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800057e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000582:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000586:	bf1d      	ittte	ne
 8000588:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800058c:	ea94 0f0c 	teqne	r4, ip
 8000590:	ea95 0f0c 	teqne	r5, ip
 8000594:	f000 f8de 	bleq	8000754 <__aeabi_dmul+0x1dc>
 8000598:	442c      	add	r4, r5
 800059a:	ea81 0603 	eor.w	r6, r1, r3
 800059e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005a2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005a6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005aa:	bf18      	it	ne
 80005ac:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005b0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005b8:	d038      	beq.n	800062c <__aeabi_dmul+0xb4>
 80005ba:	fba0 ce02 	umull	ip, lr, r0, r2
 80005be:	f04f 0500 	mov.w	r5, #0
 80005c2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005c6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005ca:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005ce:	f04f 0600 	mov.w	r6, #0
 80005d2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005d6:	f09c 0f00 	teq	ip, #0
 80005da:	bf18      	it	ne
 80005dc:	f04e 0e01 	orrne.w	lr, lr, #1
 80005e0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005e4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005e8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005ec:	d204      	bcs.n	80005f8 <__aeabi_dmul+0x80>
 80005ee:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005f2:	416d      	adcs	r5, r5
 80005f4:	eb46 0606 	adc.w	r6, r6, r6
 80005f8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005fc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000600:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000604:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000608:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800060c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000610:	bf88      	it	hi
 8000612:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000616:	d81e      	bhi.n	8000656 <__aeabi_dmul+0xde>
 8000618:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800061c:	bf08      	it	eq
 800061e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000622:	f150 0000 	adcs.w	r0, r0, #0
 8000626:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000630:	ea46 0101 	orr.w	r1, r6, r1
 8000634:	ea40 0002 	orr.w	r0, r0, r2
 8000638:	ea81 0103 	eor.w	r1, r1, r3
 800063c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000640:	bfc2      	ittt	gt
 8000642:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000646:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800064a:	bd70      	popgt	{r4, r5, r6, pc}
 800064c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000650:	f04f 0e00 	mov.w	lr, #0
 8000654:	3c01      	subs	r4, #1
 8000656:	f300 80ab 	bgt.w	80007b0 <__aeabi_dmul+0x238>
 800065a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800065e:	bfde      	ittt	le
 8000660:	2000      	movle	r0, #0
 8000662:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000666:	bd70      	pople	{r4, r5, r6, pc}
 8000668:	f1c4 0400 	rsb	r4, r4, #0
 800066c:	3c20      	subs	r4, #32
 800066e:	da35      	bge.n	80006dc <__aeabi_dmul+0x164>
 8000670:	340c      	adds	r4, #12
 8000672:	dc1b      	bgt.n	80006ac <__aeabi_dmul+0x134>
 8000674:	f104 0414 	add.w	r4, r4, #20
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f305 	lsl.w	r3, r0, r5
 8000680:	fa20 f004 	lsr.w	r0, r0, r4
 8000684:	fa01 f205 	lsl.w	r2, r1, r5
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000690:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000694:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000698:	fa21 f604 	lsr.w	r6, r1, r4
 800069c:	eb42 0106 	adc.w	r1, r2, r6
 80006a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006a4:	bf08      	it	eq
 80006a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f1c4 040c 	rsb	r4, r4, #12
 80006b0:	f1c4 0520 	rsb	r5, r4, #32
 80006b4:	fa00 f304 	lsl.w	r3, r0, r4
 80006b8:	fa20 f005 	lsr.w	r0, r0, r5
 80006bc:	fa01 f204 	lsl.w	r2, r1, r4
 80006c0:	ea40 0002 	orr.w	r0, r0, r2
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006c8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006cc:	f141 0100 	adc.w	r1, r1, #0
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f1c4 0520 	rsb	r5, r4, #32
 80006e0:	fa00 f205 	lsl.w	r2, r0, r5
 80006e4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006e8:	fa20 f304 	lsr.w	r3, r0, r4
 80006ec:	fa01 f205 	lsl.w	r2, r1, r5
 80006f0:	ea43 0302 	orr.w	r3, r3, r2
 80006f4:	fa21 f004 	lsr.w	r0, r1, r4
 80006f8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006fc:	fa21 f204 	lsr.w	r2, r1, r4
 8000700:	ea20 0002 	bic.w	r0, r0, r2
 8000704:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000708:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800070c:	bf08      	it	eq
 800070e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000712:	bd70      	pop	{r4, r5, r6, pc}
 8000714:	f094 0f00 	teq	r4, #0
 8000718:	d10f      	bne.n	800073a <__aeabi_dmul+0x1c2>
 800071a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800071e:	0040      	lsls	r0, r0, #1
 8000720:	eb41 0101 	adc.w	r1, r1, r1
 8000724:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000728:	bf08      	it	eq
 800072a:	3c01      	subeq	r4, #1
 800072c:	d0f7      	beq.n	800071e <__aeabi_dmul+0x1a6>
 800072e:	ea41 0106 	orr.w	r1, r1, r6
 8000732:	f095 0f00 	teq	r5, #0
 8000736:	bf18      	it	ne
 8000738:	4770      	bxne	lr
 800073a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800073e:	0052      	lsls	r2, r2, #1
 8000740:	eb43 0303 	adc.w	r3, r3, r3
 8000744:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000748:	bf08      	it	eq
 800074a:	3d01      	subeq	r5, #1
 800074c:	d0f7      	beq.n	800073e <__aeabi_dmul+0x1c6>
 800074e:	ea43 0306 	orr.w	r3, r3, r6
 8000752:	4770      	bx	lr
 8000754:	ea94 0f0c 	teq	r4, ip
 8000758:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800075c:	bf18      	it	ne
 800075e:	ea95 0f0c 	teqne	r5, ip
 8000762:	d00c      	beq.n	800077e <__aeabi_dmul+0x206>
 8000764:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000768:	bf18      	it	ne
 800076a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800076e:	d1d1      	bne.n	8000714 <__aeabi_dmul+0x19c>
 8000770:	ea81 0103 	eor.w	r1, r1, r3
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000778:	f04f 0000 	mov.w	r0, #0
 800077c:	bd70      	pop	{r4, r5, r6, pc}
 800077e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000782:	bf06      	itte	eq
 8000784:	4610      	moveq	r0, r2
 8000786:	4619      	moveq	r1, r3
 8000788:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800078c:	d019      	beq.n	80007c2 <__aeabi_dmul+0x24a>
 800078e:	ea94 0f0c 	teq	r4, ip
 8000792:	d102      	bne.n	800079a <__aeabi_dmul+0x222>
 8000794:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000798:	d113      	bne.n	80007c2 <__aeabi_dmul+0x24a>
 800079a:	ea95 0f0c 	teq	r5, ip
 800079e:	d105      	bne.n	80007ac <__aeabi_dmul+0x234>
 80007a0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007a4:	bf1c      	itt	ne
 80007a6:	4610      	movne	r0, r2
 80007a8:	4619      	movne	r1, r3
 80007aa:	d10a      	bne.n	80007c2 <__aeabi_dmul+0x24a>
 80007ac:	ea81 0103 	eor.w	r1, r1, r3
 80007b0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007b4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007b8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007bc:	f04f 0000 	mov.w	r0, #0
 80007c0:	bd70      	pop	{r4, r5, r6, pc}
 80007c2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007c6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007ca:	bd70      	pop	{r4, r5, r6, pc}

080007cc <__aeabi_ddiv>:
 80007cc:	b570      	push	{r4, r5, r6, lr}
 80007ce:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007d2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007d6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007da:	bf1d      	ittte	ne
 80007dc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007e0:	ea94 0f0c 	teqne	r4, ip
 80007e4:	ea95 0f0c 	teqne	r5, ip
 80007e8:	f000 f8a7 	bleq	800093a <__aeabi_ddiv+0x16e>
 80007ec:	eba4 0405 	sub.w	r4, r4, r5
 80007f0:	ea81 0e03 	eor.w	lr, r1, r3
 80007f4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007fc:	f000 8088 	beq.w	8000910 <__aeabi_ddiv+0x144>
 8000800:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000804:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000808:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800080c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000810:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000814:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000818:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800081c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000820:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000824:	429d      	cmp	r5, r3
 8000826:	bf08      	it	eq
 8000828:	4296      	cmpeq	r6, r2
 800082a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800082e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000832:	d202      	bcs.n	800083a <__aeabi_ddiv+0x6e>
 8000834:	085b      	lsrs	r3, r3, #1
 8000836:	ea4f 0232 	mov.w	r2, r2, rrx
 800083a:	1ab6      	subs	r6, r6, r2
 800083c:	eb65 0503 	sbc.w	r5, r5, r3
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800084a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800084e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000852:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000856:	bf22      	ittt	cs
 8000858:	1ab6      	subcs	r6, r6, r2
 800085a:	4675      	movcs	r5, lr
 800085c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000860:	085b      	lsrs	r3, r3, #1
 8000862:	ea4f 0232 	mov.w	r2, r2, rrx
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008a8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008ac:	d018      	beq.n	80008e0 <__aeabi_ddiv+0x114>
 80008ae:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008b2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008b6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ba:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008be:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008c2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008c6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008ca:	d1c0      	bne.n	800084e <__aeabi_ddiv+0x82>
 80008cc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008d0:	d10b      	bne.n	80008ea <__aeabi_ddiv+0x11e>
 80008d2:	ea41 0100 	orr.w	r1, r1, r0
 80008d6:	f04f 0000 	mov.w	r0, #0
 80008da:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008de:	e7b6      	b.n	800084e <__aeabi_ddiv+0x82>
 80008e0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008e4:	bf04      	itt	eq
 80008e6:	4301      	orreq	r1, r0
 80008e8:	2000      	moveq	r0, #0
 80008ea:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008ee:	bf88      	it	hi
 80008f0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008f4:	f63f aeaf 	bhi.w	8000656 <__aeabi_dmul+0xde>
 80008f8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008fc:	bf04      	itt	eq
 80008fe:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000902:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000906:	f150 0000 	adcs.w	r0, r0, #0
 800090a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800090e:	bd70      	pop	{r4, r5, r6, pc}
 8000910:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000914:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000918:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800091c:	bfc2      	ittt	gt
 800091e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000922:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000926:	bd70      	popgt	{r4, r5, r6, pc}
 8000928:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800092c:	f04f 0e00 	mov.w	lr, #0
 8000930:	3c01      	subs	r4, #1
 8000932:	e690      	b.n	8000656 <__aeabi_dmul+0xde>
 8000934:	ea45 0e06 	orr.w	lr, r5, r6
 8000938:	e68d      	b.n	8000656 <__aeabi_dmul+0xde>
 800093a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800093e:	ea94 0f0c 	teq	r4, ip
 8000942:	bf08      	it	eq
 8000944:	ea95 0f0c 	teqeq	r5, ip
 8000948:	f43f af3b 	beq.w	80007c2 <__aeabi_dmul+0x24a>
 800094c:	ea94 0f0c 	teq	r4, ip
 8000950:	d10a      	bne.n	8000968 <__aeabi_ddiv+0x19c>
 8000952:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000956:	f47f af34 	bne.w	80007c2 <__aeabi_dmul+0x24a>
 800095a:	ea95 0f0c 	teq	r5, ip
 800095e:	f47f af25 	bne.w	80007ac <__aeabi_dmul+0x234>
 8000962:	4610      	mov	r0, r2
 8000964:	4619      	mov	r1, r3
 8000966:	e72c      	b.n	80007c2 <__aeabi_dmul+0x24a>
 8000968:	ea95 0f0c 	teq	r5, ip
 800096c:	d106      	bne.n	800097c <__aeabi_ddiv+0x1b0>
 800096e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000972:	f43f aefd 	beq.w	8000770 <__aeabi_dmul+0x1f8>
 8000976:	4610      	mov	r0, r2
 8000978:	4619      	mov	r1, r3
 800097a:	e722      	b.n	80007c2 <__aeabi_dmul+0x24a>
 800097c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000980:	bf18      	it	ne
 8000982:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000986:	f47f aec5 	bne.w	8000714 <__aeabi_dmul+0x19c>
 800098a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800098e:	f47f af0d 	bne.w	80007ac <__aeabi_dmul+0x234>
 8000992:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000996:	f47f aeeb 	bne.w	8000770 <__aeabi_dmul+0x1f8>
 800099a:	e712      	b.n	80007c2 <__aeabi_dmul+0x24a>

0800099c <__gedf2>:
 800099c:	f04f 3cff 	mov.w	ip, #4294967295
 80009a0:	e006      	b.n	80009b0 <__cmpdf2+0x4>
 80009a2:	bf00      	nop

080009a4 <__ledf2>:
 80009a4:	f04f 0c01 	mov.w	ip, #1
 80009a8:	e002      	b.n	80009b0 <__cmpdf2+0x4>
 80009aa:	bf00      	nop

080009ac <__cmpdf2>:
 80009ac:	f04f 0c01 	mov.w	ip, #1
 80009b0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009b4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009b8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009bc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009c0:	bf18      	it	ne
 80009c2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009c6:	d01b      	beq.n	8000a00 <__cmpdf2+0x54>
 80009c8:	b001      	add	sp, #4
 80009ca:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009ce:	bf0c      	ite	eq
 80009d0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009d4:	ea91 0f03 	teqne	r1, r3
 80009d8:	bf02      	ittt	eq
 80009da:	ea90 0f02 	teqeq	r0, r2
 80009de:	2000      	moveq	r0, #0
 80009e0:	4770      	bxeq	lr
 80009e2:	f110 0f00 	cmn.w	r0, #0
 80009e6:	ea91 0f03 	teq	r1, r3
 80009ea:	bf58      	it	pl
 80009ec:	4299      	cmppl	r1, r3
 80009ee:	bf08      	it	eq
 80009f0:	4290      	cmpeq	r0, r2
 80009f2:	bf2c      	ite	cs
 80009f4:	17d8      	asrcs	r0, r3, #31
 80009f6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009fa:	f040 0001 	orr.w	r0, r0, #1
 80009fe:	4770      	bx	lr
 8000a00:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a04:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a08:	d102      	bne.n	8000a10 <__cmpdf2+0x64>
 8000a0a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a0e:	d107      	bne.n	8000a20 <__cmpdf2+0x74>
 8000a10:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a14:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a18:	d1d6      	bne.n	80009c8 <__cmpdf2+0x1c>
 8000a1a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a1e:	d0d3      	beq.n	80009c8 <__cmpdf2+0x1c>
 8000a20:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a24:	4770      	bx	lr
 8000a26:	bf00      	nop

08000a28 <__aeabi_cdrcmple>:
 8000a28:	4684      	mov	ip, r0
 8000a2a:	4610      	mov	r0, r2
 8000a2c:	4662      	mov	r2, ip
 8000a2e:	468c      	mov	ip, r1
 8000a30:	4619      	mov	r1, r3
 8000a32:	4663      	mov	r3, ip
 8000a34:	e000      	b.n	8000a38 <__aeabi_cdcmpeq>
 8000a36:	bf00      	nop

08000a38 <__aeabi_cdcmpeq>:
 8000a38:	b501      	push	{r0, lr}
 8000a3a:	f7ff ffb7 	bl	80009ac <__cmpdf2>
 8000a3e:	2800      	cmp	r0, #0
 8000a40:	bf48      	it	mi
 8000a42:	f110 0f00 	cmnmi.w	r0, #0
 8000a46:	bd01      	pop	{r0, pc}

08000a48 <__aeabi_dcmpeq>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff fff4 	bl	8000a38 <__aeabi_cdcmpeq>
 8000a50:	bf0c      	ite	eq
 8000a52:	2001      	moveq	r0, #1
 8000a54:	2000      	movne	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmplt>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffea 	bl	8000a38 <__aeabi_cdcmpeq>
 8000a64:	bf34      	ite	cc
 8000a66:	2001      	movcc	r0, #1
 8000a68:	2000      	movcs	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmple>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffe0 	bl	8000a38 <__aeabi_cdcmpeq>
 8000a78:	bf94      	ite	ls
 8000a7a:	2001      	movls	r0, #1
 8000a7c:	2000      	movhi	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmpge>:
 8000a84:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a88:	f7ff ffce 	bl	8000a28 <__aeabi_cdrcmple>
 8000a8c:	bf94      	ite	ls
 8000a8e:	2001      	movls	r0, #1
 8000a90:	2000      	movhi	r0, #0
 8000a92:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a96:	bf00      	nop

08000a98 <__aeabi_dcmpgt>:
 8000a98:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a9c:	f7ff ffc4 	bl	8000a28 <__aeabi_cdrcmple>
 8000aa0:	bf34      	ite	cc
 8000aa2:	2001      	movcc	r0, #1
 8000aa4:	2000      	movcs	r0, #0
 8000aa6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aaa:	bf00      	nop

08000aac <__aeabi_dcmpun>:
 8000aac:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab4:	d102      	bne.n	8000abc <__aeabi_dcmpun+0x10>
 8000ab6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aba:	d10a      	bne.n	8000ad2 <__aeabi_dcmpun+0x26>
 8000abc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac4:	d102      	bne.n	8000acc <__aeabi_dcmpun+0x20>
 8000ac6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aca:	d102      	bne.n	8000ad2 <__aeabi_dcmpun+0x26>
 8000acc:	f04f 0000 	mov.w	r0, #0
 8000ad0:	4770      	bx	lr
 8000ad2:	f04f 0001 	mov.w	r0, #1
 8000ad6:	4770      	bx	lr

08000ad8 <__aeabi_d2f>:
 8000ad8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000adc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ae0:	bf24      	itt	cs
 8000ae2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000ae6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000aea:	d90d      	bls.n	8000b08 <__aeabi_d2f+0x30>
 8000aec:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000af0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000af4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000af8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000afc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b00:	bf08      	it	eq
 8000b02:	f020 0001 	biceq.w	r0, r0, #1
 8000b06:	4770      	bx	lr
 8000b08:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000b0c:	d121      	bne.n	8000b52 <__aeabi_d2f+0x7a>
 8000b0e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b12:	bfbc      	itt	lt
 8000b14:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b18:	4770      	bxlt	lr
 8000b1a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b1e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b22:	f1c2 0218 	rsb	r2, r2, #24
 8000b26:	f1c2 0c20 	rsb	ip, r2, #32
 8000b2a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b2e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b32:	bf18      	it	ne
 8000b34:	f040 0001 	orrne.w	r0, r0, #1
 8000b38:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b3c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b40:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b44:	ea40 000c 	orr.w	r0, r0, ip
 8000b48:	fa23 f302 	lsr.w	r3, r3, r2
 8000b4c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b50:	e7cc      	b.n	8000aec <__aeabi_d2f+0x14>
 8000b52:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b56:	d107      	bne.n	8000b68 <__aeabi_d2f+0x90>
 8000b58:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b5c:	bf1e      	ittt	ne
 8000b5e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b62:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b66:	4770      	bxne	lr
 8000b68:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b6c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b70:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b74:	4770      	bx	lr
 8000b76:	bf00      	nop

08000b78 <__aeabi_uldivmod>:
 8000b78:	b953      	cbnz	r3, 8000b90 <__aeabi_uldivmod+0x18>
 8000b7a:	b94a      	cbnz	r2, 8000b90 <__aeabi_uldivmod+0x18>
 8000b7c:	2900      	cmp	r1, #0
 8000b7e:	bf08      	it	eq
 8000b80:	2800      	cmpeq	r0, #0
 8000b82:	bf1c      	itt	ne
 8000b84:	f04f 31ff 	movne.w	r1, #4294967295
 8000b88:	f04f 30ff 	movne.w	r0, #4294967295
 8000b8c:	f000 b96a 	b.w	8000e64 <__aeabi_idiv0>
 8000b90:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b94:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b98:	f000 f806 	bl	8000ba8 <__udivmoddi4>
 8000b9c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ba0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ba4:	b004      	add	sp, #16
 8000ba6:	4770      	bx	lr

08000ba8 <__udivmoddi4>:
 8000ba8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bac:	9d08      	ldr	r5, [sp, #32]
 8000bae:	460c      	mov	r4, r1
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	d14e      	bne.n	8000c52 <__udivmoddi4+0xaa>
 8000bb4:	4694      	mov	ip, r2
 8000bb6:	458c      	cmp	ip, r1
 8000bb8:	4686      	mov	lr, r0
 8000bba:	fab2 f282 	clz	r2, r2
 8000bbe:	d962      	bls.n	8000c86 <__udivmoddi4+0xde>
 8000bc0:	b14a      	cbz	r2, 8000bd6 <__udivmoddi4+0x2e>
 8000bc2:	f1c2 0320 	rsb	r3, r2, #32
 8000bc6:	4091      	lsls	r1, r2
 8000bc8:	fa20 f303 	lsr.w	r3, r0, r3
 8000bcc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000bd0:	4319      	orrs	r1, r3
 8000bd2:	fa00 fe02 	lsl.w	lr, r0, r2
 8000bd6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000bda:	fa1f f68c 	uxth.w	r6, ip
 8000bde:	fbb1 f4f7 	udiv	r4, r1, r7
 8000be2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000be6:	fb07 1114 	mls	r1, r7, r4, r1
 8000bea:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000bee:	fb04 f106 	mul.w	r1, r4, r6
 8000bf2:	4299      	cmp	r1, r3
 8000bf4:	d90a      	bls.n	8000c0c <__udivmoddi4+0x64>
 8000bf6:	eb1c 0303 	adds.w	r3, ip, r3
 8000bfa:	f104 30ff 	add.w	r0, r4, #4294967295
 8000bfe:	f080 8112 	bcs.w	8000e26 <__udivmoddi4+0x27e>
 8000c02:	4299      	cmp	r1, r3
 8000c04:	f240 810f 	bls.w	8000e26 <__udivmoddi4+0x27e>
 8000c08:	3c02      	subs	r4, #2
 8000c0a:	4463      	add	r3, ip
 8000c0c:	1a59      	subs	r1, r3, r1
 8000c0e:	fa1f f38e 	uxth.w	r3, lr
 8000c12:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c16:	fb07 1110 	mls	r1, r7, r0, r1
 8000c1a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c1e:	fb00 f606 	mul.w	r6, r0, r6
 8000c22:	429e      	cmp	r6, r3
 8000c24:	d90a      	bls.n	8000c3c <__udivmoddi4+0x94>
 8000c26:	eb1c 0303 	adds.w	r3, ip, r3
 8000c2a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c2e:	f080 80fc 	bcs.w	8000e2a <__udivmoddi4+0x282>
 8000c32:	429e      	cmp	r6, r3
 8000c34:	f240 80f9 	bls.w	8000e2a <__udivmoddi4+0x282>
 8000c38:	4463      	add	r3, ip
 8000c3a:	3802      	subs	r0, #2
 8000c3c:	1b9b      	subs	r3, r3, r6
 8000c3e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000c42:	2100      	movs	r1, #0
 8000c44:	b11d      	cbz	r5, 8000c4e <__udivmoddi4+0xa6>
 8000c46:	40d3      	lsrs	r3, r2
 8000c48:	2200      	movs	r2, #0
 8000c4a:	e9c5 3200 	strd	r3, r2, [r5]
 8000c4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c52:	428b      	cmp	r3, r1
 8000c54:	d905      	bls.n	8000c62 <__udivmoddi4+0xba>
 8000c56:	b10d      	cbz	r5, 8000c5c <__udivmoddi4+0xb4>
 8000c58:	e9c5 0100 	strd	r0, r1, [r5]
 8000c5c:	2100      	movs	r1, #0
 8000c5e:	4608      	mov	r0, r1
 8000c60:	e7f5      	b.n	8000c4e <__udivmoddi4+0xa6>
 8000c62:	fab3 f183 	clz	r1, r3
 8000c66:	2900      	cmp	r1, #0
 8000c68:	d146      	bne.n	8000cf8 <__udivmoddi4+0x150>
 8000c6a:	42a3      	cmp	r3, r4
 8000c6c:	d302      	bcc.n	8000c74 <__udivmoddi4+0xcc>
 8000c6e:	4290      	cmp	r0, r2
 8000c70:	f0c0 80f0 	bcc.w	8000e54 <__udivmoddi4+0x2ac>
 8000c74:	1a86      	subs	r6, r0, r2
 8000c76:	eb64 0303 	sbc.w	r3, r4, r3
 8000c7a:	2001      	movs	r0, #1
 8000c7c:	2d00      	cmp	r5, #0
 8000c7e:	d0e6      	beq.n	8000c4e <__udivmoddi4+0xa6>
 8000c80:	e9c5 6300 	strd	r6, r3, [r5]
 8000c84:	e7e3      	b.n	8000c4e <__udivmoddi4+0xa6>
 8000c86:	2a00      	cmp	r2, #0
 8000c88:	f040 8090 	bne.w	8000dac <__udivmoddi4+0x204>
 8000c8c:	eba1 040c 	sub.w	r4, r1, ip
 8000c90:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c94:	fa1f f78c 	uxth.w	r7, ip
 8000c98:	2101      	movs	r1, #1
 8000c9a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000c9e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000ca2:	fb08 4416 	mls	r4, r8, r6, r4
 8000ca6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000caa:	fb07 f006 	mul.w	r0, r7, r6
 8000cae:	4298      	cmp	r0, r3
 8000cb0:	d908      	bls.n	8000cc4 <__udivmoddi4+0x11c>
 8000cb2:	eb1c 0303 	adds.w	r3, ip, r3
 8000cb6:	f106 34ff 	add.w	r4, r6, #4294967295
 8000cba:	d202      	bcs.n	8000cc2 <__udivmoddi4+0x11a>
 8000cbc:	4298      	cmp	r0, r3
 8000cbe:	f200 80cd 	bhi.w	8000e5c <__udivmoddi4+0x2b4>
 8000cc2:	4626      	mov	r6, r4
 8000cc4:	1a1c      	subs	r4, r3, r0
 8000cc6:	fa1f f38e 	uxth.w	r3, lr
 8000cca:	fbb4 f0f8 	udiv	r0, r4, r8
 8000cce:	fb08 4410 	mls	r4, r8, r0, r4
 8000cd2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000cd6:	fb00 f707 	mul.w	r7, r0, r7
 8000cda:	429f      	cmp	r7, r3
 8000cdc:	d908      	bls.n	8000cf0 <__udivmoddi4+0x148>
 8000cde:	eb1c 0303 	adds.w	r3, ip, r3
 8000ce2:	f100 34ff 	add.w	r4, r0, #4294967295
 8000ce6:	d202      	bcs.n	8000cee <__udivmoddi4+0x146>
 8000ce8:	429f      	cmp	r7, r3
 8000cea:	f200 80b0 	bhi.w	8000e4e <__udivmoddi4+0x2a6>
 8000cee:	4620      	mov	r0, r4
 8000cf0:	1bdb      	subs	r3, r3, r7
 8000cf2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000cf6:	e7a5      	b.n	8000c44 <__udivmoddi4+0x9c>
 8000cf8:	f1c1 0620 	rsb	r6, r1, #32
 8000cfc:	408b      	lsls	r3, r1
 8000cfe:	fa22 f706 	lsr.w	r7, r2, r6
 8000d02:	431f      	orrs	r7, r3
 8000d04:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d08:	fa04 f301 	lsl.w	r3, r4, r1
 8000d0c:	ea43 030c 	orr.w	r3, r3, ip
 8000d10:	40f4      	lsrs	r4, r6
 8000d12:	fa00 f801 	lsl.w	r8, r0, r1
 8000d16:	0c38      	lsrs	r0, r7, #16
 8000d18:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d1c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d20:	fa1f fc87 	uxth.w	ip, r7
 8000d24:	fb00 441e 	mls	r4, r0, lr, r4
 8000d28:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d2c:	fb0e f90c 	mul.w	r9, lr, ip
 8000d30:	45a1      	cmp	r9, r4
 8000d32:	fa02 f201 	lsl.w	r2, r2, r1
 8000d36:	d90a      	bls.n	8000d4e <__udivmoddi4+0x1a6>
 8000d38:	193c      	adds	r4, r7, r4
 8000d3a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000d3e:	f080 8084 	bcs.w	8000e4a <__udivmoddi4+0x2a2>
 8000d42:	45a1      	cmp	r9, r4
 8000d44:	f240 8081 	bls.w	8000e4a <__udivmoddi4+0x2a2>
 8000d48:	f1ae 0e02 	sub.w	lr, lr, #2
 8000d4c:	443c      	add	r4, r7
 8000d4e:	eba4 0409 	sub.w	r4, r4, r9
 8000d52:	fa1f f983 	uxth.w	r9, r3
 8000d56:	fbb4 f3f0 	udiv	r3, r4, r0
 8000d5a:	fb00 4413 	mls	r4, r0, r3, r4
 8000d5e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d62:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d66:	45a4      	cmp	ip, r4
 8000d68:	d907      	bls.n	8000d7a <__udivmoddi4+0x1d2>
 8000d6a:	193c      	adds	r4, r7, r4
 8000d6c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000d70:	d267      	bcs.n	8000e42 <__udivmoddi4+0x29a>
 8000d72:	45a4      	cmp	ip, r4
 8000d74:	d965      	bls.n	8000e42 <__udivmoddi4+0x29a>
 8000d76:	3b02      	subs	r3, #2
 8000d78:	443c      	add	r4, r7
 8000d7a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000d7e:	fba0 9302 	umull	r9, r3, r0, r2
 8000d82:	eba4 040c 	sub.w	r4, r4, ip
 8000d86:	429c      	cmp	r4, r3
 8000d88:	46ce      	mov	lr, r9
 8000d8a:	469c      	mov	ip, r3
 8000d8c:	d351      	bcc.n	8000e32 <__udivmoddi4+0x28a>
 8000d8e:	d04e      	beq.n	8000e2e <__udivmoddi4+0x286>
 8000d90:	b155      	cbz	r5, 8000da8 <__udivmoddi4+0x200>
 8000d92:	ebb8 030e 	subs.w	r3, r8, lr
 8000d96:	eb64 040c 	sbc.w	r4, r4, ip
 8000d9a:	fa04 f606 	lsl.w	r6, r4, r6
 8000d9e:	40cb      	lsrs	r3, r1
 8000da0:	431e      	orrs	r6, r3
 8000da2:	40cc      	lsrs	r4, r1
 8000da4:	e9c5 6400 	strd	r6, r4, [r5]
 8000da8:	2100      	movs	r1, #0
 8000daa:	e750      	b.n	8000c4e <__udivmoddi4+0xa6>
 8000dac:	f1c2 0320 	rsb	r3, r2, #32
 8000db0:	fa20 f103 	lsr.w	r1, r0, r3
 8000db4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000db8:	fa24 f303 	lsr.w	r3, r4, r3
 8000dbc:	4094      	lsls	r4, r2
 8000dbe:	430c      	orrs	r4, r1
 8000dc0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000dc4:	fa00 fe02 	lsl.w	lr, r0, r2
 8000dc8:	fa1f f78c 	uxth.w	r7, ip
 8000dcc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000dd0:	fb08 3110 	mls	r1, r8, r0, r3
 8000dd4:	0c23      	lsrs	r3, r4, #16
 8000dd6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dda:	fb00 f107 	mul.w	r1, r0, r7
 8000dde:	4299      	cmp	r1, r3
 8000de0:	d908      	bls.n	8000df4 <__udivmoddi4+0x24c>
 8000de2:	eb1c 0303 	adds.w	r3, ip, r3
 8000de6:	f100 36ff 	add.w	r6, r0, #4294967295
 8000dea:	d22c      	bcs.n	8000e46 <__udivmoddi4+0x29e>
 8000dec:	4299      	cmp	r1, r3
 8000dee:	d92a      	bls.n	8000e46 <__udivmoddi4+0x29e>
 8000df0:	3802      	subs	r0, #2
 8000df2:	4463      	add	r3, ip
 8000df4:	1a5b      	subs	r3, r3, r1
 8000df6:	b2a4      	uxth	r4, r4
 8000df8:	fbb3 f1f8 	udiv	r1, r3, r8
 8000dfc:	fb08 3311 	mls	r3, r8, r1, r3
 8000e00:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e04:	fb01 f307 	mul.w	r3, r1, r7
 8000e08:	42a3      	cmp	r3, r4
 8000e0a:	d908      	bls.n	8000e1e <__udivmoddi4+0x276>
 8000e0c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e10:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e14:	d213      	bcs.n	8000e3e <__udivmoddi4+0x296>
 8000e16:	42a3      	cmp	r3, r4
 8000e18:	d911      	bls.n	8000e3e <__udivmoddi4+0x296>
 8000e1a:	3902      	subs	r1, #2
 8000e1c:	4464      	add	r4, ip
 8000e1e:	1ae4      	subs	r4, r4, r3
 8000e20:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e24:	e739      	b.n	8000c9a <__udivmoddi4+0xf2>
 8000e26:	4604      	mov	r4, r0
 8000e28:	e6f0      	b.n	8000c0c <__udivmoddi4+0x64>
 8000e2a:	4608      	mov	r0, r1
 8000e2c:	e706      	b.n	8000c3c <__udivmoddi4+0x94>
 8000e2e:	45c8      	cmp	r8, r9
 8000e30:	d2ae      	bcs.n	8000d90 <__udivmoddi4+0x1e8>
 8000e32:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e36:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e3a:	3801      	subs	r0, #1
 8000e3c:	e7a8      	b.n	8000d90 <__udivmoddi4+0x1e8>
 8000e3e:	4631      	mov	r1, r6
 8000e40:	e7ed      	b.n	8000e1e <__udivmoddi4+0x276>
 8000e42:	4603      	mov	r3, r0
 8000e44:	e799      	b.n	8000d7a <__udivmoddi4+0x1d2>
 8000e46:	4630      	mov	r0, r6
 8000e48:	e7d4      	b.n	8000df4 <__udivmoddi4+0x24c>
 8000e4a:	46d6      	mov	lr, sl
 8000e4c:	e77f      	b.n	8000d4e <__udivmoddi4+0x1a6>
 8000e4e:	4463      	add	r3, ip
 8000e50:	3802      	subs	r0, #2
 8000e52:	e74d      	b.n	8000cf0 <__udivmoddi4+0x148>
 8000e54:	4606      	mov	r6, r0
 8000e56:	4623      	mov	r3, r4
 8000e58:	4608      	mov	r0, r1
 8000e5a:	e70f      	b.n	8000c7c <__udivmoddi4+0xd4>
 8000e5c:	3e02      	subs	r6, #2
 8000e5e:	4463      	add	r3, ip
 8000e60:	e730      	b.n	8000cc4 <__udivmoddi4+0x11c>
 8000e62:	bf00      	nop

08000e64 <__aeabi_idiv0>:
 8000e64:	4770      	bx	lr
 8000e66:	bf00      	nop

08000e68 <ILI9341_Select>:


#include "stm32l4xx_hal.h"
#include "ili9341.h"

static void ILI9341_Select() {
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ILI9341_CS_GPIO_Port, ILI9341_CS_Pin, GPIO_PIN_RESET);
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	2110      	movs	r1, #16
 8000e70:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e74:	f001 fffc 	bl	8002e70 <HAL_GPIO_WritePin>
}
 8000e78:	bf00      	nop
 8000e7a:	bd80      	pop	{r7, pc}

08000e7c <ILI9341_Unselect>:

void ILI9341_Unselect() {
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ILI9341_CS_GPIO_Port, ILI9341_CS_Pin, GPIO_PIN_SET);
 8000e80:	2201      	movs	r2, #1
 8000e82:	2110      	movs	r1, #16
 8000e84:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e88:	f001 fff2 	bl	8002e70 <HAL_GPIO_WritePin>
}
 8000e8c:	bf00      	nop
 8000e8e:	bd80      	pop	{r7, pc}

08000e90 <ILI9341_Reset>:

static void ILI9341_Reset() {
 8000e90:	b580      	push	{r7, lr}
 8000e92:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ILI9341_RES_GPIO_Port, ILI9341_RES_Pin, GPIO_PIN_RESET);
 8000e94:	2200      	movs	r2, #0
 8000e96:	2101      	movs	r1, #1
 8000e98:	4806      	ldr	r0, [pc, #24]	@ (8000eb4 <ILI9341_Reset+0x24>)
 8000e9a:	f001 ffe9 	bl	8002e70 <HAL_GPIO_WritePin>
    HAL_Delay(5);
 8000e9e:	2005      	movs	r0, #5
 8000ea0:	f001 fb40 	bl	8002524 <HAL_Delay>
    HAL_GPIO_WritePin(ILI9341_RES_GPIO_Port, ILI9341_RES_Pin, GPIO_PIN_SET);
 8000ea4:	2201      	movs	r2, #1
 8000ea6:	2101      	movs	r1, #1
 8000ea8:	4802      	ldr	r0, [pc, #8]	@ (8000eb4 <ILI9341_Reset+0x24>)
 8000eaa:	f001 ffe1 	bl	8002e70 <HAL_GPIO_WritePin>
}
 8000eae:	bf00      	nop
 8000eb0:	bd80      	pop	{r7, pc}
 8000eb2:	bf00      	nop
 8000eb4:	48000400 	.word	0x48000400

08000eb8 <ILI9341_WriteCommand>:

static void ILI9341_WriteCommand(uint8_t cmd) {
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b082      	sub	sp, #8
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_RESET);
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	2102      	movs	r1, #2
 8000ec6:	4807      	ldr	r0, [pc, #28]	@ (8000ee4 <ILI9341_WriteCommand+0x2c>)
 8000ec8:	f001 ffd2 	bl	8002e70 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ILI9341_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 8000ecc:	1df9      	adds	r1, r7, #7
 8000ece:	f04f 33ff 	mov.w	r3, #4294967295
 8000ed2:	2201      	movs	r2, #1
 8000ed4:	4804      	ldr	r0, [pc, #16]	@ (8000ee8 <ILI9341_WriteCommand+0x30>)
 8000ed6:	f003 fd4a 	bl	800496e <HAL_SPI_Transmit>

}
 8000eda:	bf00      	nop
 8000edc:	3708      	adds	r7, #8
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	bd80      	pop	{r7, pc}
 8000ee2:	bf00      	nop
 8000ee4:	48000400 	.word	0x48000400
 8000ee8:	200000cc 	.word	0x200000cc

08000eec <ILI9341_WriteData>:

static void ILI9341_WriteData(uint8_t* buff, size_t buff_size) {
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b084      	sub	sp, #16
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	6078      	str	r0, [r7, #4]
 8000ef4:	6039      	str	r1, [r7, #0]
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_SET);
 8000ef6:	2201      	movs	r2, #1
 8000ef8:	2102      	movs	r1, #2
 8000efa:	4811      	ldr	r0, [pc, #68]	@ (8000f40 <ILI9341_WriteData+0x54>)
 8000efc:	f001 ffb8 	bl	8002e70 <HAL_GPIO_WritePin>

    // split data in small chunks because HAL can't send more then 64K at once
    while(buff_size > 0) {
 8000f00:	e015      	b.n	8000f2e <ILI9341_WriteData+0x42>
        uint16_t chunk_size = buff_size > 32768 ? 32768 : buff_size;
 8000f02:	683b      	ldr	r3, [r7, #0]
 8000f04:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8000f08:	bf28      	it	cs
 8000f0a:	f44f 4300 	movcs.w	r3, #32768	@ 0x8000
 8000f0e:	81fb      	strh	r3, [r7, #14]
        HAL_SPI_Transmit(&ILI9341_SPI_PORT, buff, chunk_size, HAL_MAX_DELAY);
 8000f10:	89fa      	ldrh	r2, [r7, #14]
 8000f12:	f04f 33ff 	mov.w	r3, #4294967295
 8000f16:	6879      	ldr	r1, [r7, #4]
 8000f18:	480a      	ldr	r0, [pc, #40]	@ (8000f44 <ILI9341_WriteData+0x58>)
 8000f1a:	f003 fd28 	bl	800496e <HAL_SPI_Transmit>

        buff += chunk_size;
 8000f1e:	89fb      	ldrh	r3, [r7, #14]
 8000f20:	687a      	ldr	r2, [r7, #4]
 8000f22:	4413      	add	r3, r2
 8000f24:	607b      	str	r3, [r7, #4]
        buff_size -= chunk_size;
 8000f26:	89fb      	ldrh	r3, [r7, #14]
 8000f28:	683a      	ldr	r2, [r7, #0]
 8000f2a:	1ad3      	subs	r3, r2, r3
 8000f2c:	603b      	str	r3, [r7, #0]
    while(buff_size > 0) {
 8000f2e:	683b      	ldr	r3, [r7, #0]
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	d1e6      	bne.n	8000f02 <ILI9341_WriteData+0x16>
    }
}
 8000f34:	bf00      	nop
 8000f36:	bf00      	nop
 8000f38:	3710      	adds	r7, #16
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	bd80      	pop	{r7, pc}
 8000f3e:	bf00      	nop
 8000f40:	48000400 	.word	0x48000400
 8000f44:	200000cc 	.word	0x200000cc

08000f48 <ILI9341_SetAddressWindow>:

static void ILI9341_SetAddressWindow(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1) {
 8000f48:	b590      	push	{r4, r7, lr}
 8000f4a:	b085      	sub	sp, #20
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	4604      	mov	r4, r0
 8000f50:	4608      	mov	r0, r1
 8000f52:	4611      	mov	r1, r2
 8000f54:	461a      	mov	r2, r3
 8000f56:	4623      	mov	r3, r4
 8000f58:	80fb      	strh	r3, [r7, #6]
 8000f5a:	4603      	mov	r3, r0
 8000f5c:	80bb      	strh	r3, [r7, #4]
 8000f5e:	460b      	mov	r3, r1
 8000f60:	807b      	strh	r3, [r7, #2]
 8000f62:	4613      	mov	r3, r2
 8000f64:	803b      	strh	r3, [r7, #0]
    // column address set
    ILI9341_WriteCommand(0x2A); // CASET
 8000f66:	202a      	movs	r0, #42	@ 0x2a
 8000f68:	f7ff ffa6 	bl	8000eb8 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { (x0 >> 8) & 0xFF, x0 & 0xFF, (x1 >> 8) & 0xFF, x1 & 0xFF };
 8000f6c:	88fb      	ldrh	r3, [r7, #6]
 8000f6e:	0a1b      	lsrs	r3, r3, #8
 8000f70:	b29b      	uxth	r3, r3
 8000f72:	b2db      	uxtb	r3, r3
 8000f74:	733b      	strb	r3, [r7, #12]
 8000f76:	88fb      	ldrh	r3, [r7, #6]
 8000f78:	b2db      	uxtb	r3, r3
 8000f7a:	737b      	strb	r3, [r7, #13]
 8000f7c:	887b      	ldrh	r3, [r7, #2]
 8000f7e:	0a1b      	lsrs	r3, r3, #8
 8000f80:	b29b      	uxth	r3, r3
 8000f82:	b2db      	uxtb	r3, r3
 8000f84:	73bb      	strb	r3, [r7, #14]
 8000f86:	887b      	ldrh	r3, [r7, #2]
 8000f88:	b2db      	uxtb	r3, r3
 8000f8a:	73fb      	strb	r3, [r7, #15]
        ILI9341_WriteData(data, sizeof(data));
 8000f8c:	f107 030c 	add.w	r3, r7, #12
 8000f90:	2104      	movs	r1, #4
 8000f92:	4618      	mov	r0, r3
 8000f94:	f7ff ffaa 	bl	8000eec <ILI9341_WriteData>
    }

    // row address set
    ILI9341_WriteCommand(0x2B); // RASET
 8000f98:	202b      	movs	r0, #43	@ 0x2b
 8000f9a:	f7ff ff8d 	bl	8000eb8 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { (y0 >> 8) & 0xFF, y0 & 0xFF, (y1 >> 8) & 0xFF, y1 & 0xFF };
 8000f9e:	88bb      	ldrh	r3, [r7, #4]
 8000fa0:	0a1b      	lsrs	r3, r3, #8
 8000fa2:	b29b      	uxth	r3, r3
 8000fa4:	b2db      	uxtb	r3, r3
 8000fa6:	723b      	strb	r3, [r7, #8]
 8000fa8:	88bb      	ldrh	r3, [r7, #4]
 8000faa:	b2db      	uxtb	r3, r3
 8000fac:	727b      	strb	r3, [r7, #9]
 8000fae:	883b      	ldrh	r3, [r7, #0]
 8000fb0:	0a1b      	lsrs	r3, r3, #8
 8000fb2:	b29b      	uxth	r3, r3
 8000fb4:	b2db      	uxtb	r3, r3
 8000fb6:	72bb      	strb	r3, [r7, #10]
 8000fb8:	883b      	ldrh	r3, [r7, #0]
 8000fba:	b2db      	uxtb	r3, r3
 8000fbc:	72fb      	strb	r3, [r7, #11]
        ILI9341_WriteData(data, sizeof(data));
 8000fbe:	f107 0308 	add.w	r3, r7, #8
 8000fc2:	2104      	movs	r1, #4
 8000fc4:	4618      	mov	r0, r3
 8000fc6:	f7ff ff91 	bl	8000eec <ILI9341_WriteData>
    }

    // write to RAM
    ILI9341_WriteCommand(0x2C); // RAMWR
 8000fca:	202c      	movs	r0, #44	@ 0x2c
 8000fcc:	f7ff ff74 	bl	8000eb8 <ILI9341_WriteCommand>
}
 8000fd0:	bf00      	nop
 8000fd2:	3714      	adds	r7, #20
 8000fd4:	46bd      	mov	sp, r7
 8000fd6:	bd90      	pop	{r4, r7, pc}

08000fd8 <ILI9341_Init>:

void ILI9341_Init() {
 8000fd8:	b590      	push	{r4, r7, lr}
 8000fda:	b09b      	sub	sp, #108	@ 0x6c
 8000fdc:	af00      	add	r7, sp, #0
    ILI9341_Select();
 8000fde:	f7ff ff43 	bl	8000e68 <ILI9341_Select>
    ILI9341_Reset();
 8000fe2:	f7ff ff55 	bl	8000e90 <ILI9341_Reset>

    // command list is based on https://github.com/martnak/STM32-ILI9341

    // SOFTWARE RESET
    ILI9341_WriteCommand(0x01);
 8000fe6:	2001      	movs	r0, #1
 8000fe8:	f7ff ff66 	bl	8000eb8 <ILI9341_WriteCommand>
    HAL_Delay(1000);
 8000fec:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000ff0:	f001 fa98 	bl	8002524 <HAL_Delay>

    // POWER CONTROL A
    ILI9341_WriteCommand(0xCB);
 8000ff4:	20cb      	movs	r0, #203	@ 0xcb
 8000ff6:	f7ff ff5f 	bl	8000eb8 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x39, 0x2C, 0x00, 0x34, 0x02 };
 8000ffa:	4a87      	ldr	r2, [pc, #540]	@ (8001218 <ILI9341_Init+0x240>)
 8000ffc:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8001000:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001004:	6018      	str	r0, [r3, #0]
 8001006:	3304      	adds	r3, #4
 8001008:	7019      	strb	r1, [r3, #0]
        ILI9341_WriteData(data, sizeof(data));
 800100a:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 800100e:	2105      	movs	r1, #5
 8001010:	4618      	mov	r0, r3
 8001012:	f7ff ff6b 	bl	8000eec <ILI9341_WriteData>
    }

    // POWER CONTROL B
    ILI9341_WriteCommand(0xCF);
 8001016:	20cf      	movs	r0, #207	@ 0xcf
 8001018:	f7ff ff4e 	bl	8000eb8 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x00, 0xC1, 0x30 };
 800101c:	4a7f      	ldr	r2, [pc, #508]	@ (800121c <ILI9341_Init+0x244>)
 800101e:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001022:	6812      	ldr	r2, [r2, #0]
 8001024:	4611      	mov	r1, r2
 8001026:	8019      	strh	r1, [r3, #0]
 8001028:	3302      	adds	r3, #2
 800102a:	0c12      	lsrs	r2, r2, #16
 800102c:	701a      	strb	r2, [r3, #0]
        ILI9341_WriteData(data, sizeof(data));
 800102e:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001032:	2103      	movs	r1, #3
 8001034:	4618      	mov	r0, r3
 8001036:	f7ff ff59 	bl	8000eec <ILI9341_WriteData>
    }

    // DRIVER TIMING CONTROL A
    ILI9341_WriteCommand(0xE8);
 800103a:	20e8      	movs	r0, #232	@ 0xe8
 800103c:	f7ff ff3c 	bl	8000eb8 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x85, 0x00, 0x78 };
 8001040:	4a77      	ldr	r2, [pc, #476]	@ (8001220 <ILI9341_Init+0x248>)
 8001042:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8001046:	6812      	ldr	r2, [r2, #0]
 8001048:	4611      	mov	r1, r2
 800104a:	8019      	strh	r1, [r3, #0]
 800104c:	3302      	adds	r3, #2
 800104e:	0c12      	lsrs	r2, r2, #16
 8001050:	701a      	strb	r2, [r3, #0]
        ILI9341_WriteData(data, sizeof(data));
 8001052:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8001056:	2103      	movs	r1, #3
 8001058:	4618      	mov	r0, r3
 800105a:	f7ff ff47 	bl	8000eec <ILI9341_WriteData>
    }

    // DRIVER TIMING CONTROL B
    ILI9341_WriteCommand(0xEA);
 800105e:	20ea      	movs	r0, #234	@ 0xea
 8001060:	f7ff ff2a 	bl	8000eb8 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x00, 0x00 };
 8001064:	2300      	movs	r3, #0
 8001066:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54
        ILI9341_WriteData(data, sizeof(data));
 800106a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800106e:	2102      	movs	r1, #2
 8001070:	4618      	mov	r0, r3
 8001072:	f7ff ff3b 	bl	8000eec <ILI9341_WriteData>
    }

    // POWER ON SEQUENCE CONTROL
    ILI9341_WriteCommand(0xED);
 8001076:	20ed      	movs	r0, #237	@ 0xed
 8001078:	f7ff ff1e 	bl	8000eb8 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x64, 0x03, 0x12, 0x81 };
 800107c:	4b69      	ldr	r3, [pc, #420]	@ (8001224 <ILI9341_Init+0x24c>)
 800107e:	653b      	str	r3, [r7, #80]	@ 0x50
        ILI9341_WriteData(data, sizeof(data));
 8001080:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8001084:	2104      	movs	r1, #4
 8001086:	4618      	mov	r0, r3
 8001088:	f7ff ff30 	bl	8000eec <ILI9341_WriteData>
    }

    // PUMP RATIO CONTROL
    ILI9341_WriteCommand(0xF7);
 800108c:	20f7      	movs	r0, #247	@ 0xf7
 800108e:	f7ff ff13 	bl	8000eb8 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x20 };
 8001092:	2320      	movs	r3, #32
 8001094:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
        ILI9341_WriteData(data, sizeof(data));
 8001098:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 800109c:	2101      	movs	r1, #1
 800109e:	4618      	mov	r0, r3
 80010a0:	f7ff ff24 	bl	8000eec <ILI9341_WriteData>
    }

    // POWER CONTROL,VRH[5:0]
    ILI9341_WriteCommand(0xC0);
 80010a4:	20c0      	movs	r0, #192	@ 0xc0
 80010a6:	f7ff ff07 	bl	8000eb8 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x23 };
 80010aa:	2323      	movs	r3, #35	@ 0x23
 80010ac:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
        ILI9341_WriteData(data, sizeof(data));
 80010b0:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80010b4:	2101      	movs	r1, #1
 80010b6:	4618      	mov	r0, r3
 80010b8:	f7ff ff18 	bl	8000eec <ILI9341_WriteData>
    }

    // POWER CONTROL,SAP[2:0];BT[3:0]
    ILI9341_WriteCommand(0xC1);
 80010bc:	20c1      	movs	r0, #193	@ 0xc1
 80010be:	f7ff fefb 	bl	8000eb8 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x10 };
 80010c2:	2310      	movs	r3, #16
 80010c4:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
        ILI9341_WriteData(data, sizeof(data));
 80010c8:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80010cc:	2101      	movs	r1, #1
 80010ce:	4618      	mov	r0, r3
 80010d0:	f7ff ff0c 	bl	8000eec <ILI9341_WriteData>
    }

    // VCM CONTROL
    ILI9341_WriteCommand(0xC5);
 80010d4:	20c5      	movs	r0, #197	@ 0xc5
 80010d6:	f7ff feef 	bl	8000eb8 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x3E, 0x28 };
 80010da:	f642 033e 	movw	r3, #10302	@ 0x283e
 80010de:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
        ILI9341_WriteData(data, sizeof(data));
 80010e2:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80010e6:	2102      	movs	r1, #2
 80010e8:	4618      	mov	r0, r3
 80010ea:	f7ff feff 	bl	8000eec <ILI9341_WriteData>
    }

    // VCM CONTROL 2
    ILI9341_WriteCommand(0xC7);
 80010ee:	20c7      	movs	r0, #199	@ 0xc7
 80010f0:	f7ff fee2 	bl	8000eb8 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x86 };
 80010f4:	2386      	movs	r3, #134	@ 0x86
 80010f6:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
        ILI9341_WriteData(data, sizeof(data));
 80010fa:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80010fe:	2101      	movs	r1, #1
 8001100:	4618      	mov	r0, r3
 8001102:	f7ff fef3 	bl	8000eec <ILI9341_WriteData>
    }

    // MEMORY ACCESS CONTROL
    ILI9341_WriteCommand(0x36);
 8001106:	2036      	movs	r0, #54	@ 0x36
 8001108:	f7ff fed6 	bl	8000eb8 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x48 };
 800110c:	2348      	movs	r3, #72	@ 0x48
 800110e:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
        ILI9341_WriteData(data, sizeof(data));
 8001112:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001116:	2101      	movs	r1, #1
 8001118:	4618      	mov	r0, r3
 800111a:	f7ff fee7 	bl	8000eec <ILI9341_WriteData>
    }

    // PIXEL FORMAT
    ILI9341_WriteCommand(0x3A);
 800111e:	203a      	movs	r0, #58	@ 0x3a
 8001120:	f7ff feca 	bl	8000eb8 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x55 };
 8001124:	2355      	movs	r3, #85	@ 0x55
 8001126:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
        ILI9341_WriteData(data, sizeof(data));
 800112a:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800112e:	2101      	movs	r1, #1
 8001130:	4618      	mov	r0, r3
 8001132:	f7ff fedb 	bl	8000eec <ILI9341_WriteData>
    }

    // FRAME RATIO CONTROL, STANDARD RGB COLOR
    ILI9341_WriteCommand(0xB1);
 8001136:	20b1      	movs	r0, #177	@ 0xb1
 8001138:	f7ff febe 	bl	8000eb8 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x00, 0x18 };
 800113c:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001140:	863b      	strh	r3, [r7, #48]	@ 0x30
        ILI9341_WriteData(data, sizeof(data));
 8001142:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001146:	2102      	movs	r1, #2
 8001148:	4618      	mov	r0, r3
 800114a:	f7ff fecf 	bl	8000eec <ILI9341_WriteData>
    }

    // DISPLAY FUNCTION CONTROL
    ILI9341_WriteCommand(0xB6);
 800114e:	20b6      	movs	r0, #182	@ 0xb6
 8001150:	f7ff feb2 	bl	8000eb8 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x08, 0x82, 0x27 };
 8001154:	4a34      	ldr	r2, [pc, #208]	@ (8001228 <ILI9341_Init+0x250>)
 8001156:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800115a:	6812      	ldr	r2, [r2, #0]
 800115c:	4611      	mov	r1, r2
 800115e:	8019      	strh	r1, [r3, #0]
 8001160:	3302      	adds	r3, #2
 8001162:	0c12      	lsrs	r2, r2, #16
 8001164:	701a      	strb	r2, [r3, #0]
        ILI9341_WriteData(data, sizeof(data));
 8001166:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800116a:	2103      	movs	r1, #3
 800116c:	4618      	mov	r0, r3
 800116e:	f7ff febd 	bl	8000eec <ILI9341_WriteData>
    }

    // 3GAMMA FUNCTION DISABLE
    ILI9341_WriteCommand(0xF2);
 8001172:	20f2      	movs	r0, #242	@ 0xf2
 8001174:	f7ff fea0 	bl	8000eb8 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x00 };
 8001178:	2300      	movs	r3, #0
 800117a:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
        ILI9341_WriteData(data, sizeof(data));
 800117e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001182:	2101      	movs	r1, #1
 8001184:	4618      	mov	r0, r3
 8001186:	f7ff feb1 	bl	8000eec <ILI9341_WriteData>
    }

    // GAMMA CURVE SELECTED
    ILI9341_WriteCommand(0x26);
 800118a:	2026      	movs	r0, #38	@ 0x26
 800118c:	f7ff fe94 	bl	8000eb8 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x01 };
 8001190:	2301      	movs	r3, #1
 8001192:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
        ILI9341_WriteData(data, sizeof(data));
 8001196:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800119a:	2101      	movs	r1, #1
 800119c:	4618      	mov	r0, r3
 800119e:	f7ff fea5 	bl	8000eec <ILI9341_WriteData>
    }

    // POSITIVE GAMMA CORRECTION
    ILI9341_WriteCommand(0xE0);
 80011a2:	20e0      	movs	r0, #224	@ 0xe0
 80011a4:	f7ff fe88 	bl	8000eb8 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x0F, 0x31, 0x2B, 0x0C, 0x0E, 0x08, 0x4E, 0xF1,
 80011a8:	4b20      	ldr	r3, [pc, #128]	@ (800122c <ILI9341_Init+0x254>)
 80011aa:	f107 0414 	add.w	r4, r7, #20
 80011ae:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80011b0:	c407      	stmia	r4!, {r0, r1, r2}
 80011b2:	8023      	strh	r3, [r4, #0]
 80011b4:	3402      	adds	r4, #2
 80011b6:	0c1b      	lsrs	r3, r3, #16
 80011b8:	7023      	strb	r3, [r4, #0]
                           0x37, 0x07, 0x10, 0x03, 0x0E, 0x09, 0x00 };
        ILI9341_WriteData(data, sizeof(data));
 80011ba:	f107 0314 	add.w	r3, r7, #20
 80011be:	210f      	movs	r1, #15
 80011c0:	4618      	mov	r0, r3
 80011c2:	f7ff fe93 	bl	8000eec <ILI9341_WriteData>
    }

    // NEGATIVE GAMMA CORRECTION
    ILI9341_WriteCommand(0xE1);
 80011c6:	20e1      	movs	r0, #225	@ 0xe1
 80011c8:	f7ff fe76 	bl	8000eb8 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x00, 0x0E, 0x14, 0x03, 0x11, 0x07, 0x31, 0xC1,
 80011cc:	4b18      	ldr	r3, [pc, #96]	@ (8001230 <ILI9341_Init+0x258>)
 80011ce:	1d3c      	adds	r4, r7, #4
 80011d0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80011d2:	c407      	stmia	r4!, {r0, r1, r2}
 80011d4:	8023      	strh	r3, [r4, #0]
 80011d6:	3402      	adds	r4, #2
 80011d8:	0c1b      	lsrs	r3, r3, #16
 80011da:	7023      	strb	r3, [r4, #0]
                           0x48, 0x08, 0x0F, 0x0C, 0x31, 0x36, 0x0F };
        ILI9341_WriteData(data, sizeof(data));
 80011dc:	1d3b      	adds	r3, r7, #4
 80011de:	210f      	movs	r1, #15
 80011e0:	4618      	mov	r0, r3
 80011e2:	f7ff fe83 	bl	8000eec <ILI9341_WriteData>
    }

    // EXIT SLEEP
    ILI9341_WriteCommand(0x11);
 80011e6:	2011      	movs	r0, #17
 80011e8:	f7ff fe66 	bl	8000eb8 <ILI9341_WriteCommand>
    HAL_Delay(120);
 80011ec:	2078      	movs	r0, #120	@ 0x78
 80011ee:	f001 f999 	bl	8002524 <HAL_Delay>

    // TURN ON DISPLAY
    ILI9341_WriteCommand(0x29);
 80011f2:	2029      	movs	r0, #41	@ 0x29
 80011f4:	f7ff fe60 	bl	8000eb8 <ILI9341_WriteCommand>

    // MADCTL
    ILI9341_WriteCommand(0x36);
 80011f8:	2036      	movs	r0, #54	@ 0x36
 80011fa:	f7ff fe5d 	bl	8000eb8 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { ILI9341_ROTATION };
 80011fe:	2348      	movs	r3, #72	@ 0x48
 8001200:	703b      	strb	r3, [r7, #0]
        ILI9341_WriteData(data, sizeof(data));
 8001202:	463b      	mov	r3, r7
 8001204:	2101      	movs	r1, #1
 8001206:	4618      	mov	r0, r3
 8001208:	f7ff fe70 	bl	8000eec <ILI9341_WriteData>
    }

    ILI9341_Unselect();
 800120c:	f7ff fe36 	bl	8000e7c <ILI9341_Unselect>
}
 8001210:	bf00      	nop
 8001212:	376c      	adds	r7, #108	@ 0x6c
 8001214:	46bd      	mov	sp, r7
 8001216:	bd90      	pop	{r4, r7, pc}
 8001218:	080080a8 	.word	0x080080a8
 800121c:	080080b0 	.word	0x080080b0
 8001220:	080080b4 	.word	0x080080b4
 8001224:	81120364 	.word	0x81120364
 8001228:	080080b8 	.word	0x080080b8
 800122c:	080080bc 	.word	0x080080bc
 8001230:	080080cc 	.word	0x080080cc

08001234 <ILI9341_WriteChar>:
    ILI9341_WriteData(data, sizeof(data));

    ILI9341_Unselect();
}

static void ILI9341_WriteChar(uint16_t x, uint16_t y, char ch, FontDef font, uint16_t color, uint16_t bgcolor) {
 8001234:	b082      	sub	sp, #8
 8001236:	b580      	push	{r7, lr}
 8001238:	b088      	sub	sp, #32
 800123a:	af00      	add	r7, sp, #0
 800123c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800123e:	4603      	mov	r3, r0
 8001240:	80fb      	strh	r3, [r7, #6]
 8001242:	460b      	mov	r3, r1
 8001244:	80bb      	strh	r3, [r7, #4]
 8001246:	4613      	mov	r3, r2
 8001248:	70fb      	strb	r3, [r7, #3]
    uint32_t i, b, j;

    ILI9341_SetAddressWindow(x, y, x+font.width-1, y+font.height-1);
 800124a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800124e:	461a      	mov	r2, r3
 8001250:	88fb      	ldrh	r3, [r7, #6]
 8001252:	4413      	add	r3, r2
 8001254:	b29b      	uxth	r3, r3
 8001256:	3b01      	subs	r3, #1
 8001258:	b29a      	uxth	r2, r3
 800125a:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 800125e:	4619      	mov	r1, r3
 8001260:	88bb      	ldrh	r3, [r7, #4]
 8001262:	440b      	add	r3, r1
 8001264:	b29b      	uxth	r3, r3
 8001266:	3b01      	subs	r3, #1
 8001268:	b29b      	uxth	r3, r3
 800126a:	88b9      	ldrh	r1, [r7, #4]
 800126c:	88f8      	ldrh	r0, [r7, #6]
 800126e:	f7ff fe6b 	bl	8000f48 <ILI9341_SetAddressWindow>

    for(i = 0; i < font.height; i++) {
 8001272:	2300      	movs	r3, #0
 8001274:	61fb      	str	r3, [r7, #28]
 8001276:	e041      	b.n	80012fc <ILI9341_WriteChar+0xc8>
        b = font.data[(ch - 32) * font.height + i];
 8001278:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800127a:	78fb      	ldrb	r3, [r7, #3]
 800127c:	3b20      	subs	r3, #32
 800127e:	f897 102d 	ldrb.w	r1, [r7, #45]	@ 0x2d
 8001282:	fb01 f303 	mul.w	r3, r1, r3
 8001286:	4619      	mov	r1, r3
 8001288:	69fb      	ldr	r3, [r7, #28]
 800128a:	440b      	add	r3, r1
 800128c:	005b      	lsls	r3, r3, #1
 800128e:	4413      	add	r3, r2
 8001290:	881b      	ldrh	r3, [r3, #0]
 8001292:	617b      	str	r3, [r7, #20]
        for(j = 0; j < font.width; j++) {
 8001294:	2300      	movs	r3, #0
 8001296:	61bb      	str	r3, [r7, #24]
 8001298:	e027      	b.n	80012ea <ILI9341_WriteChar+0xb6>
            if((b << j) & 0x8000)  {
 800129a:	697a      	ldr	r2, [r7, #20]
 800129c:	69bb      	ldr	r3, [r7, #24]
 800129e:	fa02 f303 	lsl.w	r3, r2, r3
 80012a2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d00e      	beq.n	80012c8 <ILI9341_WriteChar+0x94>
                uint8_t data[] = { color >> 8, color & 0xFF };
 80012aa:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80012ac:	0a1b      	lsrs	r3, r3, #8
 80012ae:	b29b      	uxth	r3, r3
 80012b0:	b2db      	uxtb	r3, r3
 80012b2:	743b      	strb	r3, [r7, #16]
 80012b4:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80012b6:	b2db      	uxtb	r3, r3
 80012b8:	747b      	strb	r3, [r7, #17]
                ILI9341_WriteData(data, sizeof(data));
 80012ba:	f107 0310 	add.w	r3, r7, #16
 80012be:	2102      	movs	r1, #2
 80012c0:	4618      	mov	r0, r3
 80012c2:	f7ff fe13 	bl	8000eec <ILI9341_WriteData>
 80012c6:	e00d      	b.n	80012e4 <ILI9341_WriteChar+0xb0>
            } else {
                uint8_t data[] = { bgcolor >> 8, bgcolor & 0xFF };
 80012c8:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80012ca:	0a1b      	lsrs	r3, r3, #8
 80012cc:	b29b      	uxth	r3, r3
 80012ce:	b2db      	uxtb	r3, r3
 80012d0:	733b      	strb	r3, [r7, #12]
 80012d2:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80012d4:	b2db      	uxtb	r3, r3
 80012d6:	737b      	strb	r3, [r7, #13]
                ILI9341_WriteData(data, sizeof(data));
 80012d8:	f107 030c 	add.w	r3, r7, #12
 80012dc:	2102      	movs	r1, #2
 80012de:	4618      	mov	r0, r3
 80012e0:	f7ff fe04 	bl	8000eec <ILI9341_WriteData>
        for(j = 0; j < font.width; j++) {
 80012e4:	69bb      	ldr	r3, [r7, #24]
 80012e6:	3301      	adds	r3, #1
 80012e8:	61bb      	str	r3, [r7, #24]
 80012ea:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80012ee:	461a      	mov	r2, r3
 80012f0:	69bb      	ldr	r3, [r7, #24]
 80012f2:	4293      	cmp	r3, r2
 80012f4:	d3d1      	bcc.n	800129a <ILI9341_WriteChar+0x66>
    for(i = 0; i < font.height; i++) {
 80012f6:	69fb      	ldr	r3, [r7, #28]
 80012f8:	3301      	adds	r3, #1
 80012fa:	61fb      	str	r3, [r7, #28]
 80012fc:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001300:	461a      	mov	r2, r3
 8001302:	69fb      	ldr	r3, [r7, #28]
 8001304:	4293      	cmp	r3, r2
 8001306:	d3b7      	bcc.n	8001278 <ILI9341_WriteChar+0x44>
            }
        }
    }
}
 8001308:	bf00      	nop
 800130a:	bf00      	nop
 800130c:	3720      	adds	r7, #32
 800130e:	46bd      	mov	sp, r7
 8001310:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001314:	b002      	add	sp, #8
 8001316:	4770      	bx	lr

08001318 <ILI9341_WriteString>:

void ILI9341_WriteString(uint16_t x, uint16_t y, const char* str, FontDef font, uint16_t color, uint16_t bgcolor) {
 8001318:	b082      	sub	sp, #8
 800131a:	b580      	push	{r7, lr}
 800131c:	b086      	sub	sp, #24
 800131e:	af04      	add	r7, sp, #16
 8001320:	603a      	str	r2, [r7, #0]
 8001322:	617b      	str	r3, [r7, #20]
 8001324:	4603      	mov	r3, r0
 8001326:	80fb      	strh	r3, [r7, #6]
 8001328:	460b      	mov	r3, r1
 800132a:	80bb      	strh	r3, [r7, #4]
    ILI9341_Select();
 800132c:	f7ff fd9c 	bl	8000e68 <ILI9341_Select>

    while(*str) {
 8001330:	e02e      	b.n	8001390 <ILI9341_WriteString+0x78>
        if(x + font.width >= ILI9341_WIDTH) {
 8001332:	88fb      	ldrh	r3, [r7, #6]
 8001334:	7d3a      	ldrb	r2, [r7, #20]
 8001336:	4413      	add	r3, r2
 8001338:	2bef      	cmp	r3, #239	@ 0xef
 800133a:	dd14      	ble.n	8001366 <ILI9341_WriteString+0x4e>
            x = 0;
 800133c:	2300      	movs	r3, #0
 800133e:	80fb      	strh	r3, [r7, #6]
            y += font.height;
 8001340:	7d7b      	ldrb	r3, [r7, #21]
 8001342:	461a      	mov	r2, r3
 8001344:	88bb      	ldrh	r3, [r7, #4]
 8001346:	4413      	add	r3, r2
 8001348:	80bb      	strh	r3, [r7, #4]
            if(y + font.height >= ILI9341_HEIGHT) {
 800134a:	88bb      	ldrh	r3, [r7, #4]
 800134c:	7d7a      	ldrb	r2, [r7, #21]
 800134e:	4413      	add	r3, r2
 8001350:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8001354:	da21      	bge.n	800139a <ILI9341_WriteString+0x82>
                break;
            }

            if(*str == ' ') {
 8001356:	683b      	ldr	r3, [r7, #0]
 8001358:	781b      	ldrb	r3, [r3, #0]
 800135a:	2b20      	cmp	r3, #32
 800135c:	d103      	bne.n	8001366 <ILI9341_WriteString+0x4e>
                // skip spaces in the beginning of the new line
                str++;
 800135e:	683b      	ldr	r3, [r7, #0]
 8001360:	3301      	adds	r3, #1
 8001362:	603b      	str	r3, [r7, #0]
                continue;
 8001364:	e014      	b.n	8001390 <ILI9341_WriteString+0x78>
            }
        }

        ILI9341_WriteChar(x, y, *str, font, color, bgcolor);
 8001366:	683b      	ldr	r3, [r7, #0]
 8001368:	781a      	ldrb	r2, [r3, #0]
 800136a:	88b9      	ldrh	r1, [r7, #4]
 800136c:	88f8      	ldrh	r0, [r7, #6]
 800136e:	8c3b      	ldrh	r3, [r7, #32]
 8001370:	9302      	str	r3, [sp, #8]
 8001372:	8bbb      	ldrh	r3, [r7, #28]
 8001374:	9301      	str	r3, [sp, #4]
 8001376:	69bb      	ldr	r3, [r7, #24]
 8001378:	9300      	str	r3, [sp, #0]
 800137a:	697b      	ldr	r3, [r7, #20]
 800137c:	f7ff ff5a 	bl	8001234 <ILI9341_WriteChar>
        x += font.width;
 8001380:	7d3b      	ldrb	r3, [r7, #20]
 8001382:	461a      	mov	r2, r3
 8001384:	88fb      	ldrh	r3, [r7, #6]
 8001386:	4413      	add	r3, r2
 8001388:	80fb      	strh	r3, [r7, #6]
        str++;
 800138a:	683b      	ldr	r3, [r7, #0]
 800138c:	3301      	adds	r3, #1
 800138e:	603b      	str	r3, [r7, #0]
    while(*str) {
 8001390:	683b      	ldr	r3, [r7, #0]
 8001392:	781b      	ldrb	r3, [r3, #0]
 8001394:	2b00      	cmp	r3, #0
 8001396:	d1cc      	bne.n	8001332 <ILI9341_WriteString+0x1a>
 8001398:	e000      	b.n	800139c <ILI9341_WriteString+0x84>
                break;
 800139a:	bf00      	nop
    }

    ILI9341_Unselect();
 800139c:	f7ff fd6e 	bl	8000e7c <ILI9341_Unselect>
}
 80013a0:	bf00      	nop
 80013a2:	3708      	adds	r7, #8
 80013a4:	46bd      	mov	sp, r7
 80013a6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80013aa:	b002      	add	sp, #8
 80013ac:	4770      	bx	lr
	...

080013b0 <ILI9341_FillRectangle>:

void ILI9341_FillRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color) {
 80013b0:	b590      	push	{r4, r7, lr}
 80013b2:	b085      	sub	sp, #20
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	4604      	mov	r4, r0
 80013b8:	4608      	mov	r0, r1
 80013ba:	4611      	mov	r1, r2
 80013bc:	461a      	mov	r2, r3
 80013be:	4623      	mov	r3, r4
 80013c0:	80fb      	strh	r3, [r7, #6]
 80013c2:	4603      	mov	r3, r0
 80013c4:	80bb      	strh	r3, [r7, #4]
 80013c6:	460b      	mov	r3, r1
 80013c8:	807b      	strh	r3, [r7, #2]
 80013ca:	4613      	mov	r3, r2
 80013cc:	803b      	strh	r3, [r7, #0]
    // clipping
    if((x >= ILI9341_WIDTH) || (y >= ILI9341_HEIGHT)) return;
 80013ce:	88fb      	ldrh	r3, [r7, #6]
 80013d0:	2bef      	cmp	r3, #239	@ 0xef
 80013d2:	d853      	bhi.n	800147c <ILI9341_FillRectangle+0xcc>
 80013d4:	88bb      	ldrh	r3, [r7, #4]
 80013d6:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80013da:	d24f      	bcs.n	800147c <ILI9341_FillRectangle+0xcc>
    if((x + w - 1) >= ILI9341_WIDTH) w = ILI9341_WIDTH - x;
 80013dc:	88fa      	ldrh	r2, [r7, #6]
 80013de:	887b      	ldrh	r3, [r7, #2]
 80013e0:	4413      	add	r3, r2
 80013e2:	2bf0      	cmp	r3, #240	@ 0xf0
 80013e4:	dd03      	ble.n	80013ee <ILI9341_FillRectangle+0x3e>
 80013e6:	88fb      	ldrh	r3, [r7, #6]
 80013e8:	f1c3 03f0 	rsb	r3, r3, #240	@ 0xf0
 80013ec:	807b      	strh	r3, [r7, #2]
    if((y + h - 1) >= ILI9341_HEIGHT) h = ILI9341_HEIGHT - y;
 80013ee:	88ba      	ldrh	r2, [r7, #4]
 80013f0:	883b      	ldrh	r3, [r7, #0]
 80013f2:	4413      	add	r3, r2
 80013f4:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80013f8:	dd03      	ble.n	8001402 <ILI9341_FillRectangle+0x52>
 80013fa:	88bb      	ldrh	r3, [r7, #4]
 80013fc:	f5c3 73a0 	rsb	r3, r3, #320	@ 0x140
 8001400:	803b      	strh	r3, [r7, #0]

    ILI9341_Select();
 8001402:	f7ff fd31 	bl	8000e68 <ILI9341_Select>
    ILI9341_SetAddressWindow(x, y, x+w-1, y+h-1);
 8001406:	88fa      	ldrh	r2, [r7, #6]
 8001408:	887b      	ldrh	r3, [r7, #2]
 800140a:	4413      	add	r3, r2
 800140c:	b29b      	uxth	r3, r3
 800140e:	3b01      	subs	r3, #1
 8001410:	b29c      	uxth	r4, r3
 8001412:	88ba      	ldrh	r2, [r7, #4]
 8001414:	883b      	ldrh	r3, [r7, #0]
 8001416:	4413      	add	r3, r2
 8001418:	b29b      	uxth	r3, r3
 800141a:	3b01      	subs	r3, #1
 800141c:	b29b      	uxth	r3, r3
 800141e:	88b9      	ldrh	r1, [r7, #4]
 8001420:	88f8      	ldrh	r0, [r7, #6]
 8001422:	4622      	mov	r2, r4
 8001424:	f7ff fd90 	bl	8000f48 <ILI9341_SetAddressWindow>

    uint8_t data[] = { color >> 8, color & 0xFF };
 8001428:	8c3b      	ldrh	r3, [r7, #32]
 800142a:	0a1b      	lsrs	r3, r3, #8
 800142c:	b29b      	uxth	r3, r3
 800142e:	b2db      	uxtb	r3, r3
 8001430:	733b      	strb	r3, [r7, #12]
 8001432:	8c3b      	ldrh	r3, [r7, #32]
 8001434:	b2db      	uxtb	r3, r3
 8001436:	737b      	strb	r3, [r7, #13]
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_SET);
 8001438:	2201      	movs	r2, #1
 800143a:	2102      	movs	r1, #2
 800143c:	4811      	ldr	r0, [pc, #68]	@ (8001484 <ILI9341_FillRectangle+0xd4>)
 800143e:	f001 fd17 	bl	8002e70 <HAL_GPIO_WritePin>
    for(y = h; y > 0; y--) {
 8001442:	883b      	ldrh	r3, [r7, #0]
 8001444:	80bb      	strh	r3, [r7, #4]
 8001446:	e013      	b.n	8001470 <ILI9341_FillRectangle+0xc0>
        for(x = w; x > 0; x--) {
 8001448:	887b      	ldrh	r3, [r7, #2]
 800144a:	80fb      	strh	r3, [r7, #6]
 800144c:	e00a      	b.n	8001464 <ILI9341_FillRectangle+0xb4>
            HAL_SPI_Transmit(&ILI9341_SPI_PORT, data, sizeof(data), HAL_MAX_DELAY);
 800144e:	f107 010c 	add.w	r1, r7, #12
 8001452:	f04f 33ff 	mov.w	r3, #4294967295
 8001456:	2202      	movs	r2, #2
 8001458:	480b      	ldr	r0, [pc, #44]	@ (8001488 <ILI9341_FillRectangle+0xd8>)
 800145a:	f003 fa88 	bl	800496e <HAL_SPI_Transmit>
        for(x = w; x > 0; x--) {
 800145e:	88fb      	ldrh	r3, [r7, #6]
 8001460:	3b01      	subs	r3, #1
 8001462:	80fb      	strh	r3, [r7, #6]
 8001464:	88fb      	ldrh	r3, [r7, #6]
 8001466:	2b00      	cmp	r3, #0
 8001468:	d1f1      	bne.n	800144e <ILI9341_FillRectangle+0x9e>
    for(y = h; y > 0; y--) {
 800146a:	88bb      	ldrh	r3, [r7, #4]
 800146c:	3b01      	subs	r3, #1
 800146e:	80bb      	strh	r3, [r7, #4]
 8001470:	88bb      	ldrh	r3, [r7, #4]
 8001472:	2b00      	cmp	r3, #0
 8001474:	d1e8      	bne.n	8001448 <ILI9341_FillRectangle+0x98>

        }
    }

    ILI9341_Unselect();
 8001476:	f7ff fd01 	bl	8000e7c <ILI9341_Unselect>
 800147a:	e000      	b.n	800147e <ILI9341_FillRectangle+0xce>
    if((x >= ILI9341_WIDTH) || (y >= ILI9341_HEIGHT)) return;
 800147c:	bf00      	nop
}
 800147e:	3714      	adds	r7, #20
 8001480:	46bd      	mov	sp, r7
 8001482:	bd90      	pop	{r4, r7, pc}
 8001484:	48000400 	.word	0x48000400
 8001488:	200000cc 	.word	0x200000cc

0800148c <ILI9341_FillScreen>:

void ILI9341_FillScreen(uint16_t color) {
 800148c:	b580      	push	{r7, lr}
 800148e:	b084      	sub	sp, #16
 8001490:	af02      	add	r7, sp, #8
 8001492:	4603      	mov	r3, r0
 8001494:	80fb      	strh	r3, [r7, #6]
    ILI9341_FillRectangle(0, 0, ILI9341_WIDTH, ILI9341_HEIGHT, color);
 8001496:	88fb      	ldrh	r3, [r7, #6]
 8001498:	9300      	str	r3, [sp, #0]
 800149a:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 800149e:	22f0      	movs	r2, #240	@ 0xf0
 80014a0:	2100      	movs	r1, #0
 80014a2:	2000      	movs	r0, #0
 80014a4:	f7ff ff84 	bl	80013b0 <ILI9341_FillRectangle>
}
 80014a8:	bf00      	nop
 80014aa:	3708      	adds	r7, #8
 80014ac:	46bd      	mov	sp, r7
 80014ae:	bd80      	pop	{r7, pc}

080014b0 <ILI9341_TouchUnselect>:

static void ILI9341_TouchSelect() {
    HAL_GPIO_WritePin(ILI9341_TOUCH_CS_GPIO_Port, ILI9341_TOUCH_CS_Pin, GPIO_PIN_RESET);
}

void ILI9341_TouchUnselect() {
 80014b0:	b580      	push	{r7, lr}
 80014b2:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ILI9341_TOUCH_CS_GPIO_Port, ILI9341_TOUCH_CS_Pin, GPIO_PIN_SET);
 80014b4:	2201      	movs	r2, #1
 80014b6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80014ba:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80014be:	f001 fcd7 	bl	8002e70 <HAL_GPIO_WritePin>
}
 80014c2:	bf00      	nop
 80014c4:	bd80      	pop	{r7, pc}

080014c6 <init>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void init() {
 80014c6:	b580      	push	{r7, lr}
 80014c8:	af00      	add	r7, sp, #0
	ILI9341_Unselect();
 80014ca:	f7ff fcd7 	bl	8000e7c <ILI9341_Unselect>
	ILI9341_TouchUnselect();
 80014ce:	f7ff ffef 	bl	80014b0 <ILI9341_TouchUnselect>
	ILI9341_Init();
 80014d2:	f7ff fd81 	bl	8000fd8 <ILI9341_Init>
}
 80014d6:	bf00      	nop
 80014d8:	bd80      	pop	{r7, pc}
	...

080014dc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	b084      	sub	sp, #16
 80014e0:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80014e2:	f000 ffaa 	bl	800243a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80014e6:	f000 f839 	bl	800155c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80014ea:	f000 f907 	bl	80016fc <MX_GPIO_Init>
  MX_SPI1_Init();
 80014ee:	f000 f87b 	bl	80015e8 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  init();
 80014f2:	f7ff ffe8 	bl	80014c6 <init>
  ILI9341_FillScreen(ILI9341_BLACK);
 80014f6:	2000      	movs	r0, #0
 80014f8:	f7ff ffc8 	bl	800148c <ILI9341_FillScreen>
  ILI9341_WriteString(35, 30, "PUSH BUTTON", Font_16x26, ILI9341_WHITE, ILI9341_BLACK);
 80014fc:	4b12      	ldr	r3, [pc, #72]	@ (8001548 <main+0x6c>)
 80014fe:	2200      	movs	r2, #0
 8001500:	9202      	str	r2, [sp, #8]
 8001502:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001506:	9201      	str	r2, [sp, #4]
 8001508:	685a      	ldr	r2, [r3, #4]
 800150a:	9200      	str	r2, [sp, #0]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	4a0f      	ldr	r2, [pc, #60]	@ (800154c <main+0x70>)
 8001510:	211e      	movs	r1, #30
 8001512:	2023      	movs	r0, #35	@ 0x23
 8001514:	f7ff ff00 	bl	8001318 <ILI9341_WriteString>
  ILI9341_WriteString(45, 60, "TO START", Font_16x26, ILI9341_WHITE, ILI9341_BLACK);
 8001518:	4b0b      	ldr	r3, [pc, #44]	@ (8001548 <main+0x6c>)
 800151a:	2200      	movs	r2, #0
 800151c:	9202      	str	r2, [sp, #8]
 800151e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001522:	9201      	str	r2, [sp, #4]
 8001524:	685a      	ldr	r2, [r3, #4]
 8001526:	9200      	str	r2, [sp, #0]
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	4a09      	ldr	r2, [pc, #36]	@ (8001550 <main+0x74>)
 800152c:	213c      	movs	r1, #60	@ 0x3c
 800152e:	202d      	movs	r0, #45	@ 0x2d
 8001530:	f7ff fef2 	bl	8001318 <ILI9341_WriteString>

  MX_USART1_UART_Init();
 8001534:	f000 f896 	bl	8001664 <MX_USART1_UART_Init>
  HAL_UART_Receive_IT(&huart1, rx_buffer, sizeof(rx_buffer));
 8001538:	220e      	movs	r2, #14
 800153a:	4906      	ldr	r1, [pc, #24]	@ (8001554 <main+0x78>)
 800153c:	4806      	ldr	r0, [pc, #24]	@ (8001558 <main+0x7c>)
 800153e:	f003 fd7f 	bl	8005040 <HAL_UART_Receive_IT>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001542:	bf00      	nop
 8001544:	e7fd      	b.n	8001542 <main+0x66>
 8001546:	bf00      	nop
 8001548:	20000008 	.word	0x20000008
 800154c:	08008120 	.word	0x08008120
 8001550:	0800812c 	.word	0x0800812c
 8001554:	200001d4 	.word	0x200001d4
 8001558:	20000130 	.word	0x20000130

0800155c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	b096      	sub	sp, #88	@ 0x58
 8001560:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001562:	f107 0314 	add.w	r3, r7, #20
 8001566:	2244      	movs	r2, #68	@ 0x44
 8001568:	2100      	movs	r1, #0
 800156a:	4618      	mov	r0, r3
 800156c:	f005 fdfc 	bl	8007168 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001570:	463b      	mov	r3, r7
 8001572:	2200      	movs	r2, #0
 8001574:	601a      	str	r2, [r3, #0]
 8001576:	605a      	str	r2, [r3, #4]
 8001578:	609a      	str	r2, [r3, #8]
 800157a:	60da      	str	r2, [r3, #12]
 800157c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800157e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001582:	f001 fcad 	bl	8002ee0 <HAL_PWREx_ControlVoltageScaling>
 8001586:	4603      	mov	r3, r0
 8001588:	2b00      	cmp	r3, #0
 800158a:	d001      	beq.n	8001590 <SystemClock_Config+0x34>
  {
    Error_Handler();
 800158c:	f000 fdea 	bl	8002164 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8001590:	2310      	movs	r3, #16
 8001592:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001594:	2301      	movs	r3, #1
 8001596:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001598:	2300      	movs	r3, #0
 800159a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_7;
 800159c:	2370      	movs	r3, #112	@ 0x70
 800159e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80015a0:	2300      	movs	r3, #0
 80015a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015a4:	f107 0314 	add.w	r3, r7, #20
 80015a8:	4618      	mov	r0, r3
 80015aa:	f001 fd4d 	bl	8003048 <HAL_RCC_OscConfig>
 80015ae:	4603      	mov	r3, r0
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d001      	beq.n	80015b8 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 80015b4:	f000 fdd6 	bl	8002164 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80015b8:	230f      	movs	r3, #15
 80015ba:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80015bc:	2300      	movs	r3, #0
 80015be:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80015c0:	2300      	movs	r3, #0
 80015c2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80015c4:	2300      	movs	r3, #0
 80015c6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80015c8:	2300      	movs	r3, #0
 80015ca:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80015cc:	463b      	mov	r3, r7
 80015ce:	2100      	movs	r1, #0
 80015d0:	4618      	mov	r0, r3
 80015d2:	f002 f953 	bl	800387c <HAL_RCC_ClockConfig>
 80015d6:	4603      	mov	r3, r0
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d001      	beq.n	80015e0 <SystemClock_Config+0x84>
  {
    Error_Handler();
 80015dc:	f000 fdc2 	bl	8002164 <Error_Handler>
  }
}
 80015e0:	bf00      	nop
 80015e2:	3758      	adds	r7, #88	@ 0x58
 80015e4:	46bd      	mov	sp, r7
 80015e6:	bd80      	pop	{r7, pc}

080015e8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80015ec:	4b1b      	ldr	r3, [pc, #108]	@ (800165c <MX_SPI1_Init+0x74>)
 80015ee:	4a1c      	ldr	r2, [pc, #112]	@ (8001660 <MX_SPI1_Init+0x78>)
 80015f0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80015f2:	4b1a      	ldr	r3, [pc, #104]	@ (800165c <MX_SPI1_Init+0x74>)
 80015f4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80015f8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80015fa:	4b18      	ldr	r3, [pc, #96]	@ (800165c <MX_SPI1_Init+0x74>)
 80015fc:	2200      	movs	r2, #0
 80015fe:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001600:	4b16      	ldr	r3, [pc, #88]	@ (800165c <MX_SPI1_Init+0x74>)
 8001602:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8001606:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001608:	4b14      	ldr	r3, [pc, #80]	@ (800165c <MX_SPI1_Init+0x74>)
 800160a:	2200      	movs	r2, #0
 800160c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800160e:	4b13      	ldr	r3, [pc, #76]	@ (800165c <MX_SPI1_Init+0x74>)
 8001610:	2200      	movs	r2, #0
 8001612:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001614:	4b11      	ldr	r3, [pc, #68]	@ (800165c <MX_SPI1_Init+0x74>)
 8001616:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800161a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 800161c:	4b0f      	ldr	r3, [pc, #60]	@ (800165c <MX_SPI1_Init+0x74>)
 800161e:	2228      	movs	r2, #40	@ 0x28
 8001620:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001622:	4b0e      	ldr	r3, [pc, #56]	@ (800165c <MX_SPI1_Init+0x74>)
 8001624:	2200      	movs	r2, #0
 8001626:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001628:	4b0c      	ldr	r3, [pc, #48]	@ (800165c <MX_SPI1_Init+0x74>)
 800162a:	2200      	movs	r2, #0
 800162c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800162e:	4b0b      	ldr	r3, [pc, #44]	@ (800165c <MX_SPI1_Init+0x74>)
 8001630:	2200      	movs	r2, #0
 8001632:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001634:	4b09      	ldr	r3, [pc, #36]	@ (800165c <MX_SPI1_Init+0x74>)
 8001636:	2207      	movs	r2, #7
 8001638:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800163a:	4b08      	ldr	r3, [pc, #32]	@ (800165c <MX_SPI1_Init+0x74>)
 800163c:	2200      	movs	r2, #0
 800163e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001640:	4b06      	ldr	r3, [pc, #24]	@ (800165c <MX_SPI1_Init+0x74>)
 8001642:	2208      	movs	r2, #8
 8001644:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001646:	4805      	ldr	r0, [pc, #20]	@ (800165c <MX_SPI1_Init+0x74>)
 8001648:	f003 f8ee 	bl	8004828 <HAL_SPI_Init>
 800164c:	4603      	mov	r3, r0
 800164e:	2b00      	cmp	r3, #0
 8001650:	d001      	beq.n	8001656 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8001652:	f000 fd87 	bl	8002164 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001656:	bf00      	nop
 8001658:	bd80      	pop	{r7, pc}
 800165a:	bf00      	nop
 800165c:	200000cc 	.word	0x200000cc
 8001660:	40013000 	.word	0x40013000

08001664 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001668:	4b22      	ldr	r3, [pc, #136]	@ (80016f4 <MX_USART1_UART_Init+0x90>)
 800166a:	4a23      	ldr	r2, [pc, #140]	@ (80016f8 <MX_USART1_UART_Init+0x94>)
 800166c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800166e:	4b21      	ldr	r3, [pc, #132]	@ (80016f4 <MX_USART1_UART_Init+0x90>)
 8001670:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001674:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001676:	4b1f      	ldr	r3, [pc, #124]	@ (80016f4 <MX_USART1_UART_Init+0x90>)
 8001678:	2200      	movs	r2, #0
 800167a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800167c:	4b1d      	ldr	r3, [pc, #116]	@ (80016f4 <MX_USART1_UART_Init+0x90>)
 800167e:	2200      	movs	r2, #0
 8001680:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001682:	4b1c      	ldr	r3, [pc, #112]	@ (80016f4 <MX_USART1_UART_Init+0x90>)
 8001684:	2200      	movs	r2, #0
 8001686:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001688:	4b1a      	ldr	r3, [pc, #104]	@ (80016f4 <MX_USART1_UART_Init+0x90>)
 800168a:	220c      	movs	r2, #12
 800168c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800168e:	4b19      	ldr	r3, [pc, #100]	@ (80016f4 <MX_USART1_UART_Init+0x90>)
 8001690:	2200      	movs	r2, #0
 8001692:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001694:	4b17      	ldr	r3, [pc, #92]	@ (80016f4 <MX_USART1_UART_Init+0x90>)
 8001696:	2200      	movs	r2, #0
 8001698:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800169a:	4b16      	ldr	r3, [pc, #88]	@ (80016f4 <MX_USART1_UART_Init+0x90>)
 800169c:	2200      	movs	r2, #0
 800169e:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80016a0:	4b14      	ldr	r3, [pc, #80]	@ (80016f4 <MX_USART1_UART_Init+0x90>)
 80016a2:	2200      	movs	r2, #0
 80016a4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80016a6:	4b13      	ldr	r3, [pc, #76]	@ (80016f4 <MX_USART1_UART_Init+0x90>)
 80016a8:	2200      	movs	r2, #0
 80016aa:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80016ac:	4811      	ldr	r0, [pc, #68]	@ (80016f4 <MX_USART1_UART_Init+0x90>)
 80016ae:	f003 fc37 	bl	8004f20 <HAL_UART_Init>
 80016b2:	4603      	mov	r3, r0
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d001      	beq.n	80016bc <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80016b8:	f000 fd54 	bl	8002164 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80016bc:	2100      	movs	r1, #0
 80016be:	480d      	ldr	r0, [pc, #52]	@ (80016f4 <MX_USART1_UART_Init+0x90>)
 80016c0:	f005 fc43 	bl	8006f4a <HAL_UARTEx_SetTxFifoThreshold>
 80016c4:	4603      	mov	r3, r0
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d001      	beq.n	80016ce <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80016ca:	f000 fd4b 	bl	8002164 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80016ce:	2100      	movs	r1, #0
 80016d0:	4808      	ldr	r0, [pc, #32]	@ (80016f4 <MX_USART1_UART_Init+0x90>)
 80016d2:	f005 fc78 	bl	8006fc6 <HAL_UARTEx_SetRxFifoThreshold>
 80016d6:	4603      	mov	r3, r0
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d001      	beq.n	80016e0 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80016dc:	f000 fd42 	bl	8002164 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80016e0:	4804      	ldr	r0, [pc, #16]	@ (80016f4 <MX_USART1_UART_Init+0x90>)
 80016e2:	f005 fbf9 	bl	8006ed8 <HAL_UARTEx_DisableFifoMode>
 80016e6:	4603      	mov	r3, r0
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d001      	beq.n	80016f0 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80016ec:	f000 fd3a 	bl	8002164 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80016f0:	bf00      	nop
 80016f2:	bd80      	pop	{r7, pc}
 80016f4:	20000130 	.word	0x20000130
 80016f8:	40013800 	.word	0x40013800

080016fc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b08e      	sub	sp, #56	@ 0x38
 8001700:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001702:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001706:	2200      	movs	r2, #0
 8001708:	601a      	str	r2, [r3, #0]
 800170a:	605a      	str	r2, [r3, #4]
 800170c:	609a      	str	r2, [r3, #8]
 800170e:	60da      	str	r2, [r3, #12]
 8001710:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001712:	4bb2      	ldr	r3, [pc, #712]	@ (80019dc <MX_GPIO_Init+0x2e0>)
 8001714:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001716:	4ab1      	ldr	r2, [pc, #708]	@ (80019dc <MX_GPIO_Init+0x2e0>)
 8001718:	f043 0310 	orr.w	r3, r3, #16
 800171c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800171e:	4baf      	ldr	r3, [pc, #700]	@ (80019dc <MX_GPIO_Init+0x2e0>)
 8001720:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001722:	f003 0310 	and.w	r3, r3, #16
 8001726:	623b      	str	r3, [r7, #32]
 8001728:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800172a:	4bac      	ldr	r3, [pc, #688]	@ (80019dc <MX_GPIO_Init+0x2e0>)
 800172c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800172e:	4aab      	ldr	r2, [pc, #684]	@ (80019dc <MX_GPIO_Init+0x2e0>)
 8001730:	f043 0304 	orr.w	r3, r3, #4
 8001734:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001736:	4ba9      	ldr	r3, [pc, #676]	@ (80019dc <MX_GPIO_Init+0x2e0>)
 8001738:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800173a:	f003 0304 	and.w	r3, r3, #4
 800173e:	61fb      	str	r3, [r7, #28]
 8001740:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001742:	4ba6      	ldr	r3, [pc, #664]	@ (80019dc <MX_GPIO_Init+0x2e0>)
 8001744:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001746:	4aa5      	ldr	r2, [pc, #660]	@ (80019dc <MX_GPIO_Init+0x2e0>)
 8001748:	f043 0320 	orr.w	r3, r3, #32
 800174c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800174e:	4ba3      	ldr	r3, [pc, #652]	@ (80019dc <MX_GPIO_Init+0x2e0>)
 8001750:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001752:	f003 0320 	and.w	r3, r3, #32
 8001756:	61bb      	str	r3, [r7, #24]
 8001758:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800175a:	4ba0      	ldr	r3, [pc, #640]	@ (80019dc <MX_GPIO_Init+0x2e0>)
 800175c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800175e:	4a9f      	ldr	r2, [pc, #636]	@ (80019dc <MX_GPIO_Init+0x2e0>)
 8001760:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001764:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001766:	4b9d      	ldr	r3, [pc, #628]	@ (80019dc <MX_GPIO_Init+0x2e0>)
 8001768:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800176a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800176e:	617b      	str	r3, [r7, #20]
 8001770:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001772:	4b9a      	ldr	r3, [pc, #616]	@ (80019dc <MX_GPIO_Init+0x2e0>)
 8001774:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001776:	4a99      	ldr	r2, [pc, #612]	@ (80019dc <MX_GPIO_Init+0x2e0>)
 8001778:	f043 0301 	orr.w	r3, r3, #1
 800177c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800177e:	4b97      	ldr	r3, [pc, #604]	@ (80019dc <MX_GPIO_Init+0x2e0>)
 8001780:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001782:	f003 0301 	and.w	r3, r3, #1
 8001786:	613b      	str	r3, [r7, #16]
 8001788:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800178a:	4b94      	ldr	r3, [pc, #592]	@ (80019dc <MX_GPIO_Init+0x2e0>)
 800178c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800178e:	4a93      	ldr	r2, [pc, #588]	@ (80019dc <MX_GPIO_Init+0x2e0>)
 8001790:	f043 0302 	orr.w	r3, r3, #2
 8001794:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001796:	4b91      	ldr	r3, [pc, #580]	@ (80019dc <MX_GPIO_Init+0x2e0>)
 8001798:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800179a:	f003 0302 	and.w	r3, r3, #2
 800179e:	60fb      	str	r3, [r7, #12]
 80017a0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80017a2:	4b8e      	ldr	r3, [pc, #568]	@ (80019dc <MX_GPIO_Init+0x2e0>)
 80017a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017a6:	4a8d      	ldr	r2, [pc, #564]	@ (80019dc <MX_GPIO_Init+0x2e0>)
 80017a8:	f043 0308 	orr.w	r3, r3, #8
 80017ac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017ae:	4b8b      	ldr	r3, [pc, #556]	@ (80019dc <MX_GPIO_Init+0x2e0>)
 80017b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017b2:	f003 0308 	and.w	r3, r3, #8
 80017b6:	60bb      	str	r3, [r7, #8]
 80017b8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80017ba:	4b88      	ldr	r3, [pc, #544]	@ (80019dc <MX_GPIO_Init+0x2e0>)
 80017bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017be:	4a87      	ldr	r2, [pc, #540]	@ (80019dc <MX_GPIO_Init+0x2e0>)
 80017c0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80017c4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017c6:	4b85      	ldr	r3, [pc, #532]	@ (80019dc <MX_GPIO_Init+0x2e0>)
 80017c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80017ce:	607b      	str	r3, [r7, #4]
 80017d0:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 80017d2:	f001 fc29 	bl	8003028 <HAL_PWREx_EnableVddIO2>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 80017d6:	2200      	movs	r2, #0
 80017d8:	2110      	movs	r1, #16
 80017da:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80017de:	f001 fb47 	bl	8002e70 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);
 80017e2:	2200      	movs	r2, #0
 80017e4:	2103      	movs	r1, #3
 80017e6:	487e      	ldr	r0, [pc, #504]	@ (80019e0 <MX_GPIO_Init+0x2e4>)
 80017e8:	f001 fb42 	bl	8002e70 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80017ec:	230c      	movs	r3, #12
 80017ee:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017f0:	2302      	movs	r3, #2
 80017f2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017f4:	2300      	movs	r3, #0
 80017f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017f8:	2300      	movs	r3, #0
 80017fa:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 80017fc:	230d      	movs	r3, #13
 80017fe:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001800:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001804:	4619      	mov	r1, r3
 8001806:	4877      	ldr	r0, [pc, #476]	@ (80019e4 <MX_GPIO_Init+0x2e8>)
 8001808:	f001 f8ae 	bl	8002968 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF0 PF1 PF2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 800180c:	2307      	movs	r3, #7
 800180e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001810:	2312      	movs	r3, #18
 8001812:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001814:	2300      	movs	r3, #0
 8001816:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001818:	2303      	movs	r3, #3
 800181a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800181c:	2304      	movs	r3, #4
 800181e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001820:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001824:	4619      	mov	r1, r3
 8001826:	4870      	ldr	r0, [pc, #448]	@ (80019e8 <MX_GPIO_Init+0x2ec>)
 8001828:	f001 f89e 	bl	8002968 <HAL_GPIO_Init>

  /*Configure GPIO pin : PF7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 800182c:	2380      	movs	r3, #128	@ 0x80
 800182e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001830:	2302      	movs	r3, #2
 8001832:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001834:	2300      	movs	r3, #0
 8001836:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001838:	2300      	movs	r3, #0
 800183a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 800183c:	230d      	movs	r3, #13
 800183e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001840:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001844:	4619      	mov	r1, r3
 8001846:	4868      	ldr	r0, [pc, #416]	@ (80019e8 <MX_GPIO_Init+0x2ec>)
 8001848:	f001 f88e 	bl	8002968 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3
                           PC4 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 800184c:	233f      	movs	r3, #63	@ 0x3f
 800184e:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_4|GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001850:	230b      	movs	r3, #11
 8001852:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001854:	2300      	movs	r3, #0
 8001856:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001858:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800185c:	4619      	mov	r1, r3
 800185e:	4863      	ldr	r0, [pc, #396]	@ (80019ec <MX_GPIO_Init+0x2f0>)
 8001860:	f001 f882 	bl	8002968 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001864:	2301      	movs	r3, #1
 8001866:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001868:	2302      	movs	r3, #2
 800186a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800186c:	2300      	movs	r3, #0
 800186e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001870:	2300      	movs	r3, #0
 8001872:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001874:	2301      	movs	r3, #1
 8001876:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001878:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800187c:	4619      	mov	r1, r3
 800187e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001882:	f001 f871 	bl	8002968 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3;
 8001886:	230a      	movs	r3, #10
 8001888:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800188a:	230b      	movs	r3, #11
 800188c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800188e:	2300      	movs	r3, #0
 8001890:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001892:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001896:	4619      	mov	r1, r3
 8001898:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800189c:	f001 f864 	bl	8002968 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 80018a0:	2310      	movs	r3, #16
 80018a2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018a4:	2301      	movs	r3, #1
 80018a6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018a8:	2300      	movs	r3, #0
 80018aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018ac:	2300      	movs	r3, #0
 80018ae:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018b0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80018b4:	4619      	mov	r1, r3
 80018b6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80018ba:	f001 f855 	bl	8002968 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80018be:	2303      	movs	r3, #3
 80018c0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018c2:	2301      	movs	r3, #1
 80018c4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018c6:	2300      	movs	r3, #0
 80018c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018ca:	2300      	movs	r3, #0
 80018cc:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018ce:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80018d2:	4619      	mov	r1, r3
 80018d4:	4842      	ldr	r0, [pc, #264]	@ (80019e0 <MX_GPIO_Init+0x2e4>)
 80018d6:	f001 f847 	bl	8002968 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_6;
 80018da:	2344      	movs	r3, #68	@ 0x44
 80018dc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80018de:	2303      	movs	r3, #3
 80018e0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018e2:	2300      	movs	r3, #0
 80018e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018e6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80018ea:	4619      	mov	r1, r3
 80018ec:	483c      	ldr	r0, [pc, #240]	@ (80019e0 <MX_GPIO_Init+0x2e4>)
 80018ee:	f001 f83b 	bl	8002968 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE7 PE8 PE9 PE10
                           PE11 PE12 PE13 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 80018f2:	f44f 537e 	mov.w	r3, #16256	@ 0x3f80
 80018f6:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018f8:	2302      	movs	r3, #2
 80018fa:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018fc:	2300      	movs	r3, #0
 80018fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001900:	2300      	movs	r3, #0
 8001902:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001904:	2301      	movs	r3, #1
 8001906:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001908:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800190c:	4619      	mov	r1, r3
 800190e:	4835      	ldr	r0, [pc, #212]	@ (80019e4 <MX_GPIO_Init+0x2e8>)
 8001910:	f001 f82a 	bl	8002968 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE14 PE15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8001914:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8001918:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800191a:	2302      	movs	r3, #2
 800191c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800191e:	2300      	movs	r3, #0
 8001920:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001922:	2300      	movs	r3, #0
 8001924:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF3_TIM1_COMP1;
 8001926:	2303      	movs	r3, #3
 8001928:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800192a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800192e:	4619      	mov	r1, r3
 8001930:	482c      	ldr	r0, [pc, #176]	@ (80019e4 <MX_GPIO_Init+0x2e8>)
 8001932:	f001 f819 	bl	8002968 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001936:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800193a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800193c:	2302      	movs	r3, #2
 800193e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001940:	2300      	movs	r3, #0
 8001942:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001944:	2300      	movs	r3, #0
 8001946:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001948:	2301      	movs	r3, #1
 800194a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800194c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001950:	4619      	mov	r1, r3
 8001952:	4823      	ldr	r0, [pc, #140]	@ (80019e0 <MX_GPIO_Init+0x2e4>)
 8001954:	f001 f808 	bl	8002968 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 8001958:	f44f 4330 	mov.w	r3, #45056	@ 0xb000
 800195c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800195e:	2302      	movs	r3, #2
 8001960:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001962:	2300      	movs	r3, #0
 8001964:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001966:	2300      	movs	r3, #0
 8001968:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 800196a:	230d      	movs	r3, #13
 800196c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800196e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001972:	4619      	mov	r1, r3
 8001974:	481a      	ldr	r0, [pc, #104]	@ (80019e0 <MX_GPIO_Init+0x2e4>)
 8001976:	f000 fff7 	bl	8002968 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 800197a:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800197e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001980:	2302      	movs	r3, #2
 8001982:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001984:	2300      	movs	r3, #0
 8001986:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001988:	2300      	movs	r3, #0
 800198a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 800198c:	230e      	movs	r3, #14
 800198e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001990:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001994:	4619      	mov	r1, r3
 8001996:	4812      	ldr	r0, [pc, #72]	@ (80019e0 <MX_GPIO_Init+0x2e4>)
 8001998:	f000 ffe6 	bl	8002968 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800199c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80019a0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019a2:	2302      	movs	r3, #2
 80019a4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019a6:	2300      	movs	r3, #0
 80019a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019aa:	2303      	movs	r3, #3
 80019ac:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80019ae:	2307      	movs	r3, #7
 80019b0:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80019b2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80019b6:	4619      	mov	r1, r3
 80019b8:	480d      	ldr	r0, [pc, #52]	@ (80019f0 <MX_GPIO_Init+0x2f4>)
 80019ba:	f000 ffd5 	bl	8002968 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 80019be:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 80019c2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019c4:	2302      	movs	r3, #2
 80019c6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019c8:	2300      	movs	r3, #0
 80019ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019cc:	2300      	movs	r3, #0
 80019ce:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80019d0:	2302      	movs	r3, #2
 80019d2:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80019d4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80019d8:	4619      	mov	r1, r3
 80019da:	e00b      	b.n	80019f4 <MX_GPIO_Init+0x2f8>
 80019dc:	40021000 	.word	0x40021000
 80019e0:	48000400 	.word	0x48000400
 80019e4:	48001000 	.word	0x48001000
 80019e8:	48001400 	.word	0x48001400
 80019ec:	48000800 	.word	0x48000800
 80019f0:	48000c00 	.word	0x48000c00
 80019f4:	4864      	ldr	r0, [pc, #400]	@ (8001b88 <MX_GPIO_Init+0x48c>)
 80019f6:	f000 ffb7 	bl	8002968 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG7 PG8 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 80019fa:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 80019fe:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a00:	2302      	movs	r3, #2
 8001a02:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a04:	2300      	movs	r3, #0
 8001a06:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a08:	2303      	movs	r3, #3
 8001a0a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8001a0c:	2308      	movs	r3, #8
 8001a0e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001a10:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a14:	4619      	mov	r1, r3
 8001a16:	485d      	ldr	r0, [pc, #372]	@ (8001b8c <MX_GPIO_Init+0x490>)
 8001a18:	f000 ffa6 	bl	8002968 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001a1c:	2340      	movs	r3, #64	@ 0x40
 8001a1e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a20:	2302      	movs	r3, #2
 8001a22:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a24:	2300      	movs	r3, #0
 8001a26:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a28:	2300      	movs	r3, #0
 8001a2a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 8001a2c:	230d      	movs	r3, #13
 8001a2e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a30:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a34:	4619      	mov	r1, r3
 8001a36:	4856      	ldr	r0, [pc, #344]	@ (8001b90 <MX_GPIO_Init+0x494>)
 8001a38:	f000 ff96 	bl	8002968 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001a3c:	2380      	movs	r3, #128	@ 0x80
 8001a3e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a40:	2302      	movs	r3, #2
 8001a42:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a44:	2300      	movs	r3, #0
 8001a46:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a48:	2300      	movs	r3, #0
 8001a4a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001a4c:	2302      	movs	r3, #2
 8001a4e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a50:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a54:	4619      	mov	r1, r3
 8001a56:	484e      	ldr	r0, [pc, #312]	@ (8001b90 <MX_GPIO_Init+0x494>)
 8001a58:	f000 ff86 	bl	8002968 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC8 PC9 PC10 PC11
                           PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8001a5c:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 8001a60:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a62:	2302      	movs	r3, #2
 8001a64:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a66:	2300      	movs	r3, #0
 8001a68:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a6a:	2303      	movs	r3, #3
 8001a6c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8001a6e:	230c      	movs	r3, #12
 8001a70:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a72:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a76:	4619      	mov	r1, r3
 8001a78:	4845      	ldr	r0, [pc, #276]	@ (8001b90 <MX_GPIO_Init+0x494>)
 8001a7a:	f000 ff75 	bl	8002968 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10;
 8001a7e:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 8001a82:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a84:	2302      	movs	r3, #2
 8001a86:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a88:	2300      	movs	r3, #0
 8001a8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a8c:	2303      	movs	r3, #3
 8001a8e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001a90:	230a      	movs	r3, #10
 8001a92:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a94:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a98:	4619      	mov	r1, r3
 8001a9a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001a9e:	f000 ff63 	bl	8002968 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001aa2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001aa6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aac:	2300      	movs	r3, #0
 8001aae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ab0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ab4:	4619      	mov	r1, r3
 8001ab6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001aba:	f000 ff55 	bl	8002968 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001abe:	2301      	movs	r3, #1
 8001ac0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ac2:	2302      	movs	r3, #2
 8001ac4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001aca:	2303      	movs	r3, #3
 8001acc:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001ace:	2309      	movs	r3, #9
 8001ad0:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001ad2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ad6:	4619      	mov	r1, r3
 8001ad8:	482b      	ldr	r0, [pc, #172]	@ (8001b88 <MX_GPIO_Init+0x48c>)
 8001ada:	f000 ff45 	bl	8002968 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001ade:	2304      	movs	r3, #4
 8001ae0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ae2:	2302      	movs	r3, #2
 8001ae4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001aea:	2303      	movs	r3, #3
 8001aec:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8001aee:	230c      	movs	r3, #12
 8001af0:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001af2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001af6:	4619      	mov	r1, r3
 8001af8:	4823      	ldr	r0, [pc, #140]	@ (8001b88 <MX_GPIO_Init+0x48c>)
 8001afa:	f000 ff35 	bl	8002968 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD3 PD4 PD5 PD6 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8001afe:	2378      	movs	r3, #120	@ 0x78
 8001b00:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b02:	2302      	movs	r3, #2
 8001b04:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b06:	2300      	movs	r3, #0
 8001b08:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b0a:	2303      	movs	r3, #3
 8001b0c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001b0e:	2307      	movs	r3, #7
 8001b10:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001b12:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b16:	4619      	mov	r1, r3
 8001b18:	481b      	ldr	r0, [pc, #108]	@ (8001b88 <MX_GPIO_Init+0x48c>)
 8001b1a:	f000 ff25 	bl	8002968 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8001b1e:	2338      	movs	r3, #56	@ 0x38
 8001b20:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b22:	2302      	movs	r3, #2
 8001b24:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b26:	2300      	movs	r3, #0
 8001b28:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b2a:	2303      	movs	r3, #3
 8001b2c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001b2e:	2306      	movs	r3, #6
 8001b30:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b32:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b36:	4619      	mov	r1, r3
 8001b38:	4816      	ldr	r0, [pc, #88]	@ (8001b94 <MX_GPIO_Init+0x498>)
 8001b3a:	f000 ff15 	bl	8002968 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001b3e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001b42:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001b44:	2312      	movs	r3, #18
 8001b46:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b48:	2300      	movs	r3, #0
 8001b4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b4c:	2303      	movs	r3, #3
 8001b4e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001b50:	2304      	movs	r3, #4
 8001b52:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b54:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b58:	4619      	mov	r1, r3
 8001b5a:	480e      	ldr	r0, [pc, #56]	@ (8001b94 <MX_GPIO_Init+0x498>)
 8001b5c:	f000 ff04 	bl	8002968 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001b60:	2301      	movs	r3, #1
 8001b62:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b64:	2302      	movs	r3, #2
 8001b66:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b68:	2300      	movs	r3, #0
 8001b6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b6c:	2300      	movs	r3, #0
 8001b6e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001b70:	2302      	movs	r3, #2
 8001b72:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001b74:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b78:	4619      	mov	r1, r3
 8001b7a:	4807      	ldr	r0, [pc, #28]	@ (8001b98 <MX_GPIO_Init+0x49c>)
 8001b7c:	f000 fef4 	bl	8002968 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001b80:	bf00      	nop
 8001b82:	3738      	adds	r7, #56	@ 0x38
 8001b84:	46bd      	mov	sp, r7
 8001b86:	bd80      	pop	{r7, pc}
 8001b88:	48000c00 	.word	0x48000c00
 8001b8c:	48001800 	.word	0x48001800
 8001b90:	48000800 	.word	0x48000800
 8001b94:	48000400 	.word	0x48000400
 8001b98:	48001000 	.word	0x48001000

08001b9c <reverse>:

/* USER CODE BEGIN 4 */

void reverse(char* str, int len)
{
 8001b9c:	b480      	push	{r7}
 8001b9e:	b087      	sub	sp, #28
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	6078      	str	r0, [r7, #4]
 8001ba4:	6039      	str	r1, [r7, #0]
    int i = 0, j = len - 1, temp;
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	617b      	str	r3, [r7, #20]
 8001baa:	683b      	ldr	r3, [r7, #0]
 8001bac:	3b01      	subs	r3, #1
 8001bae:	613b      	str	r3, [r7, #16]
    while (i < j) {
 8001bb0:	e018      	b.n	8001be4 <reverse+0x48>
        temp = str[i];
 8001bb2:	697b      	ldr	r3, [r7, #20]
 8001bb4:	687a      	ldr	r2, [r7, #4]
 8001bb6:	4413      	add	r3, r2
 8001bb8:	781b      	ldrb	r3, [r3, #0]
 8001bba:	60fb      	str	r3, [r7, #12]
        str[i] = str[j];
 8001bbc:	693b      	ldr	r3, [r7, #16]
 8001bbe:	687a      	ldr	r2, [r7, #4]
 8001bc0:	441a      	add	r2, r3
 8001bc2:	697b      	ldr	r3, [r7, #20]
 8001bc4:	6879      	ldr	r1, [r7, #4]
 8001bc6:	440b      	add	r3, r1
 8001bc8:	7812      	ldrb	r2, [r2, #0]
 8001bca:	701a      	strb	r2, [r3, #0]
        str[j] = temp;
 8001bcc:	693b      	ldr	r3, [r7, #16]
 8001bce:	687a      	ldr	r2, [r7, #4]
 8001bd0:	4413      	add	r3, r2
 8001bd2:	68fa      	ldr	r2, [r7, #12]
 8001bd4:	b2d2      	uxtb	r2, r2
 8001bd6:	701a      	strb	r2, [r3, #0]
        i++;
 8001bd8:	697b      	ldr	r3, [r7, #20]
 8001bda:	3301      	adds	r3, #1
 8001bdc:	617b      	str	r3, [r7, #20]
        j--;
 8001bde:	693b      	ldr	r3, [r7, #16]
 8001be0:	3b01      	subs	r3, #1
 8001be2:	613b      	str	r3, [r7, #16]
    while (i < j) {
 8001be4:	697a      	ldr	r2, [r7, #20]
 8001be6:	693b      	ldr	r3, [r7, #16]
 8001be8:	429a      	cmp	r2, r3
 8001bea:	dbe2      	blt.n	8001bb2 <reverse+0x16>
    }
}
 8001bec:	bf00      	nop
 8001bee:	bf00      	nop
 8001bf0:	371c      	adds	r7, #28
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf8:	4770      	bx	lr
	...

08001bfc <intToStr>:

int intToStr(int x, char str[], int d)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b086      	sub	sp, #24
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	60f8      	str	r0, [r7, #12]
 8001c04:	60b9      	str	r1, [r7, #8]
 8001c06:	607a      	str	r2, [r7, #4]
    int i = 0;
 8001c08:	2300      	movs	r3, #0
 8001c0a:	617b      	str	r3, [r7, #20]
    while (x) {
 8001c0c:	e01d      	b.n	8001c4a <intToStr+0x4e>
        str[i++] = (x % 10) + '0';
 8001c0e:	68fa      	ldr	r2, [r7, #12]
 8001c10:	4b1d      	ldr	r3, [pc, #116]	@ (8001c88 <intToStr+0x8c>)
 8001c12:	fb83 1302 	smull	r1, r3, r3, r2
 8001c16:	1099      	asrs	r1, r3, #2
 8001c18:	17d3      	asrs	r3, r2, #31
 8001c1a:	1ac9      	subs	r1, r1, r3
 8001c1c:	460b      	mov	r3, r1
 8001c1e:	009b      	lsls	r3, r3, #2
 8001c20:	440b      	add	r3, r1
 8001c22:	005b      	lsls	r3, r3, #1
 8001c24:	1ad1      	subs	r1, r2, r3
 8001c26:	b2ca      	uxtb	r2, r1
 8001c28:	697b      	ldr	r3, [r7, #20]
 8001c2a:	1c59      	adds	r1, r3, #1
 8001c2c:	6179      	str	r1, [r7, #20]
 8001c2e:	4619      	mov	r1, r3
 8001c30:	68bb      	ldr	r3, [r7, #8]
 8001c32:	440b      	add	r3, r1
 8001c34:	3230      	adds	r2, #48	@ 0x30
 8001c36:	b2d2      	uxtb	r2, r2
 8001c38:	701a      	strb	r2, [r3, #0]
        x = x / 10;
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	4a12      	ldr	r2, [pc, #72]	@ (8001c88 <intToStr+0x8c>)
 8001c3e:	fb82 1203 	smull	r1, r2, r2, r3
 8001c42:	1092      	asrs	r2, r2, #2
 8001c44:	17db      	asrs	r3, r3, #31
 8001c46:	1ad3      	subs	r3, r2, r3
 8001c48:	60fb      	str	r3, [r7, #12]
    while (x) {
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d1de      	bne.n	8001c0e <intToStr+0x12>
    }

    // If number of digits required is more, then
    // add 0s at the beginning
    while (i < d)
 8001c50:	e007      	b.n	8001c62 <intToStr+0x66>
        str[i++] = '0';
 8001c52:	697b      	ldr	r3, [r7, #20]
 8001c54:	1c5a      	adds	r2, r3, #1
 8001c56:	617a      	str	r2, [r7, #20]
 8001c58:	461a      	mov	r2, r3
 8001c5a:	68bb      	ldr	r3, [r7, #8]
 8001c5c:	4413      	add	r3, r2
 8001c5e:	2230      	movs	r2, #48	@ 0x30
 8001c60:	701a      	strb	r2, [r3, #0]
    while (i < d)
 8001c62:	697a      	ldr	r2, [r7, #20]
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	429a      	cmp	r2, r3
 8001c68:	dbf3      	blt.n	8001c52 <intToStr+0x56>

    reverse(str, i);
 8001c6a:	6979      	ldr	r1, [r7, #20]
 8001c6c:	68b8      	ldr	r0, [r7, #8]
 8001c6e:	f7ff ff95 	bl	8001b9c <reverse>
    str[i] = '\0';
 8001c72:	697b      	ldr	r3, [r7, #20]
 8001c74:	68ba      	ldr	r2, [r7, #8]
 8001c76:	4413      	add	r3, r2
 8001c78:	2200      	movs	r2, #0
 8001c7a:	701a      	strb	r2, [r3, #0]
    return i;
 8001c7c:	697b      	ldr	r3, [r7, #20]
}
 8001c7e:	4618      	mov	r0, r3
 8001c80:	3718      	adds	r7, #24
 8001c82:	46bd      	mov	sp, r7
 8001c84:	bd80      	pop	{r7, pc}
 8001c86:	bf00      	nop
 8001c88:	66666667 	.word	0x66666667
 8001c8c:	00000000 	.word	0x00000000

08001c90 <ftoa>:

void ftoa(float n, char* res, int afterpoint)
{
 8001c90:	b5b0      	push	{r4, r5, r7, lr}
 8001c92:	b088      	sub	sp, #32
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	ed87 0a03 	vstr	s0, [r7, #12]
 8001c9a:	60b8      	str	r0, [r7, #8]
 8001c9c:	6079      	str	r1, [r7, #4]
    // Extract integer part
    int ipart = (int)n;
 8001c9e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001ca2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001ca6:	ee17 3a90 	vmov	r3, s15
 8001caa:	61fb      	str	r3, [r7, #28]

    // Extract floating part
    float fpart = n - (float)ipart;
 8001cac:	69fb      	ldr	r3, [r7, #28]
 8001cae:	ee07 3a90 	vmov	s15, r3
 8001cb2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001cb6:	ed97 7a03 	vldr	s14, [r7, #12]
 8001cba:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001cbe:	edc7 7a06 	vstr	s15, [r7, #24]

    // convert integer part to string
    int i = intToStr(ipart, res, 0);
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	68b9      	ldr	r1, [r7, #8]
 8001cc6:	69f8      	ldr	r0, [r7, #28]
 8001cc8:	f7ff ff98 	bl	8001bfc <intToStr>
 8001ccc:	6178      	str	r0, [r7, #20]

    // check for display option after point
    if (afterpoint != 0) {
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d030      	beq.n	8001d36 <ftoa+0xa6>
        res[i] = '.'; // add dot
 8001cd4:	697b      	ldr	r3, [r7, #20]
 8001cd6:	68ba      	ldr	r2, [r7, #8]
 8001cd8:	4413      	add	r3, r2
 8001cda:	222e      	movs	r2, #46	@ 0x2e
 8001cdc:	701a      	strb	r2, [r3, #0]

        // Get the value of fraction part upto given no.
        // of points after dot. The third parameter
        // is needed to handle cases like 233.007
        fpart = fpart * pow(10, afterpoint);
 8001cde:	69b8      	ldr	r0, [r7, #24]
 8001ce0:	f7fe fbf2 	bl	80004c8 <__aeabi_f2d>
 8001ce4:	4604      	mov	r4, r0
 8001ce6:	460d      	mov	r5, r1
 8001ce8:	6878      	ldr	r0, [r7, #4]
 8001cea:	f7fe fbdb 	bl	80004a4 <__aeabi_i2d>
 8001cee:	4602      	mov	r2, r0
 8001cf0:	460b      	mov	r3, r1
 8001cf2:	ec43 2b11 	vmov	d1, r2, r3
 8001cf6:	ed9f 0b12 	vldr	d0, [pc, #72]	@ 8001d40 <ftoa+0xb0>
 8001cfa:	f005 fa67 	bl	80071cc <pow>
 8001cfe:	ec53 2b10 	vmov	r2, r3, d0
 8001d02:	4620      	mov	r0, r4
 8001d04:	4629      	mov	r1, r5
 8001d06:	f7fe fc37 	bl	8000578 <__aeabi_dmul>
 8001d0a:	4602      	mov	r2, r0
 8001d0c:	460b      	mov	r3, r1
 8001d0e:	4610      	mov	r0, r2
 8001d10:	4619      	mov	r1, r3
 8001d12:	f7fe fee1 	bl	8000ad8 <__aeabi_d2f>
 8001d16:	4603      	mov	r3, r0
 8001d18:	61bb      	str	r3, [r7, #24]

        intToStr((int)fpart, res + i + 1, afterpoint);
 8001d1a:	edd7 7a06 	vldr	s15, [r7, #24]
 8001d1e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001d22:	697b      	ldr	r3, [r7, #20]
 8001d24:	3301      	adds	r3, #1
 8001d26:	68ba      	ldr	r2, [r7, #8]
 8001d28:	4413      	add	r3, r2
 8001d2a:	687a      	ldr	r2, [r7, #4]
 8001d2c:	4619      	mov	r1, r3
 8001d2e:	ee17 0a90 	vmov	r0, s15
 8001d32:	f7ff ff63 	bl	8001bfc <intToStr>
    }
}
 8001d36:	bf00      	nop
 8001d38:	3720      	adds	r7, #32
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	bdb0      	pop	{r4, r5, r7, pc}
 8001d3e:	bf00      	nop
 8001d40:	00000000 	.word	0x00000000
 8001d44:	40240000 	.word	0x40240000

08001d48 <HAL_UART_RxCpltCallback>:
	  float f;
	  uint8_t buf[4];
 };

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b098      	sub	sp, #96	@ 0x60
 8001d4c:	af04      	add	r7, sp, #16
 8001d4e:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1) // Make sure the callback is for the correct UART
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	4aab      	ldr	r2, [pc, #684]	@ (8002004 <HAL_UART_RxCpltCallback+0x2bc>)
 8001d56:	4293      	cmp	r3, r2
 8001d58:	f040 81f0 	bne.w	800213c <HAL_UART_RxCpltCallback+0x3f4>
    {
    	uint8_t first_key_idx = 7;
 8001d5c:	2307      	movs	r3, #7
 8001d5e:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

    	for (uint8_t i = 0; i < 7; ++i) {
 8001d62:	2300      	movs	r3, #0
 8001d64:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
 8001d68:	e017      	b.n	8001d9a <HAL_UART_RxCpltCallback+0x52>
    		if (rx_buffer[i] == 0xFF && rx_buffer[i+1] == 0xFF) {
 8001d6a:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 8001d6e:	4aa6      	ldr	r2, [pc, #664]	@ (8002008 <HAL_UART_RxCpltCallback+0x2c0>)
 8001d70:	5cd3      	ldrb	r3, [r2, r3]
 8001d72:	2bff      	cmp	r3, #255	@ 0xff
 8001d74:	d10c      	bne.n	8001d90 <HAL_UART_RxCpltCallback+0x48>
 8001d76:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 8001d7a:	3301      	adds	r3, #1
 8001d7c:	4aa2      	ldr	r2, [pc, #648]	@ (8002008 <HAL_UART_RxCpltCallback+0x2c0>)
 8001d7e:	5cd3      	ldrb	r3, [r2, r3]
 8001d80:	2bff      	cmp	r3, #255	@ 0xff
 8001d82:	d105      	bne.n	8001d90 <HAL_UART_RxCpltCallback+0x48>
    			first_key_idx = i+2;
 8001d84:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 8001d88:	3302      	adds	r3, #2
 8001d8a:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
    			break;
 8001d8e:	e008      	b.n	8001da2 <HAL_UART_RxCpltCallback+0x5a>
    	for (uint8_t i = 0; i < 7; ++i) {
 8001d90:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 8001d94:	3301      	adds	r3, #1
 8001d96:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
 8001d9a:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 8001d9e:	2b06      	cmp	r3, #6
 8001da0:	d9e3      	bls.n	8001d6a <HAL_UART_RxCpltCallback+0x22>
    		}
    	}

    	if (first_key_idx == 7) {
 8001da2:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8001da6:	2b07      	cmp	r3, #7
 8001da8:	d10b      	bne.n	8001dc2 <HAL_UART_RxCpltCallback+0x7a>
    		// Process data: Use the variables as needed
			HAL_UART_DeInit(huart);
 8001daa:	6878      	ldr	r0, [r7, #4]
 8001dac:	f003 f908 	bl	8004fc0 <HAL_UART_DeInit>

			// Re-Initialize the UART peripheral
			HAL_UART_Init(huart);
 8001db0:	6878      	ldr	r0, [r7, #4]
 8001db2:	f003 f8b5 	bl	8004f20 <HAL_UART_Init>

    		HAL_UART_Receive_IT(huart, rx_buffer, sizeof(rx_buffer));
 8001db6:	220e      	movs	r2, #14
 8001db8:	4993      	ldr	r1, [pc, #588]	@ (8002008 <HAL_UART_RxCpltCallback+0x2c0>)
 8001dba:	6878      	ldr	r0, [r7, #4]
 8001dbc:	f003 f940 	bl	8005040 <HAL_UART_Receive_IT>
    		return;
 8001dc0:	e1bc      	b.n	800213c <HAL_UART_RxCpltCallback+0x3f4>
    	}


        uint8_t start = rx_buffer[first_key_idx];
 8001dc2:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8001dc6:	4a90      	ldr	r2, [pc, #576]	@ (8002008 <HAL_UART_RxCpltCallback+0x2c0>)
 8001dc8:	5cd3      	ldrb	r3, [r2, r3]
 8001dca:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b

        if((start != previous) && (start == 1)) {
 8001dce:	4b8f      	ldr	r3, [pc, #572]	@ (800200c <HAL_UART_RxCpltCallback+0x2c4>)
 8001dd0:	781b      	ldrb	r3, [r3, #0]
 8001dd2:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 8001dd6:	429a      	cmp	r2, r3
 8001dd8:	d047      	beq.n	8001e6a <HAL_UART_RxCpltCallback+0x122>
 8001dda:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8001dde:	2b01      	cmp	r3, #1
 8001de0:	d143      	bne.n	8001e6a <HAL_UART_RxCpltCallback+0x122>
          	ILI9341_WriteString(35, 30, "PUSH BUTTON", Font_16x26, ILI9341_BLACK, ILI9341_BLACK);
 8001de2:	4b8b      	ldr	r3, [pc, #556]	@ (8002010 <HAL_UART_RxCpltCallback+0x2c8>)
 8001de4:	2200      	movs	r2, #0
 8001de6:	9202      	str	r2, [sp, #8]
 8001de8:	2200      	movs	r2, #0
 8001dea:	9201      	str	r2, [sp, #4]
 8001dec:	685a      	ldr	r2, [r3, #4]
 8001dee:	9200      	str	r2, [sp, #0]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	4a88      	ldr	r2, [pc, #544]	@ (8002014 <HAL_UART_RxCpltCallback+0x2cc>)
 8001df4:	211e      	movs	r1, #30
 8001df6:	2023      	movs	r0, #35	@ 0x23
 8001df8:	f7ff fa8e 	bl	8001318 <ILI9341_WriteString>
		        ILI9341_WriteString(45, 60, "TO START", Font_16x26, ILI9341_BLACK, ILI9341_BLACK);
 8001dfc:	4b84      	ldr	r3, [pc, #528]	@ (8002010 <HAL_UART_RxCpltCallback+0x2c8>)
 8001dfe:	2200      	movs	r2, #0
 8001e00:	9202      	str	r2, [sp, #8]
 8001e02:	2200      	movs	r2, #0
 8001e04:	9201      	str	r2, [sp, #4]
 8001e06:	685a      	ldr	r2, [r3, #4]
 8001e08:	9200      	str	r2, [sp, #0]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	4a82      	ldr	r2, [pc, #520]	@ (8002018 <HAL_UART_RxCpltCallback+0x2d0>)
 8001e0e:	213c      	movs	r1, #60	@ 0x3c
 8001e10:	202d      	movs	r0, #45	@ 0x2d
 8001e12:	f7ff fa81 	bl	8001318 <ILI9341_WriteString>
		        ILI9341_WriteString(10, 0, "String Detected:", Font_11x18, ILI9341_WHITE, ILI9341_BLACK);
 8001e16:	4b81      	ldr	r3, [pc, #516]	@ (800201c <HAL_UART_RxCpltCallback+0x2d4>)
 8001e18:	2200      	movs	r2, #0
 8001e1a:	9202      	str	r2, [sp, #8]
 8001e1c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001e20:	9201      	str	r2, [sp, #4]
 8001e22:	685a      	ldr	r2, [r3, #4]
 8001e24:	9200      	str	r2, [sp, #0]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	4a7d      	ldr	r2, [pc, #500]	@ (8002020 <HAL_UART_RxCpltCallback+0x2d8>)
 8001e2a:	2100      	movs	r1, #0
 8001e2c:	200a      	movs	r0, #10
 8001e2e:	f7ff fa73 	bl	8001318 <ILI9341_WriteString>
		        //ILI9341_WriteString(100, 30, detected_string, Font_16x26, ILI9341_WHITE, ILI9341_BLACK);
		        ILI9341_WriteString(10, 60, "Actual Frequency:", Font_11x18, ILI9341_WHITE, ILI9341_BLACK);
 8001e32:	4b7a      	ldr	r3, [pc, #488]	@ (800201c <HAL_UART_RxCpltCallback+0x2d4>)
 8001e34:	2200      	movs	r2, #0
 8001e36:	9202      	str	r2, [sp, #8]
 8001e38:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001e3c:	9201      	str	r2, [sp, #4]
 8001e3e:	685a      	ldr	r2, [r3, #4]
 8001e40:	9200      	str	r2, [sp, #0]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	4a77      	ldr	r2, [pc, #476]	@ (8002024 <HAL_UART_RxCpltCallback+0x2dc>)
 8001e46:	213c      	movs	r1, #60	@ 0x3c
 8001e48:	200a      	movs	r0, #10
 8001e4a:	f7ff fa65 	bl	8001318 <ILI9341_WriteString>
		        //ILI9341_WriteString(100, 90, charFreq, Font_16x26, ILI9341_WHITE, ILI9341_BLACK);
		        ILI9341_WriteString(10, 120, "Desired Frequency:", Font_11x18, ILI9341_WHITE, ILI9341_BLACK);
 8001e4e:	4b73      	ldr	r3, [pc, #460]	@ (800201c <HAL_UART_RxCpltCallback+0x2d4>)
 8001e50:	2200      	movs	r2, #0
 8001e52:	9202      	str	r2, [sp, #8]
 8001e54:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001e58:	9201      	str	r2, [sp, #4]
 8001e5a:	685a      	ldr	r2, [r3, #4]
 8001e5c:	9200      	str	r2, [sp, #0]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	4a71      	ldr	r2, [pc, #452]	@ (8002028 <HAL_UART_RxCpltCallback+0x2e0>)
 8001e62:	2178      	movs	r1, #120	@ 0x78
 8001e64:	200a      	movs	r0, #10
 8001e66:	f7ff fa57 	bl	8001318 <ILI9341_WriteString>
		        //ILI9341_WriteString(100, 150, desiredFreq, Font_16x26, ILI9341_WHITE, ILI9341_BLACK);
        }

        if((start != previous) && (start == 0)) {
 8001e6a:	4b68      	ldr	r3, [pc, #416]	@ (800200c <HAL_UART_RxCpltCallback+0x2c4>)
 8001e6c:	781b      	ldrb	r3, [r3, #0]
 8001e6e:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 8001e72:	429a      	cmp	r2, r3
 8001e74:	d06d      	beq.n	8001f52 <HAL_UART_RxCpltCallback+0x20a>
 8001e76:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d169      	bne.n	8001f52 <HAL_UART_RxCpltCallback+0x20a>
        		ILI9341_WriteString(10, 0, "String Detected:", Font_11x18, ILI9341_BLACK, ILI9341_BLACK);
 8001e7e:	4b67      	ldr	r3, [pc, #412]	@ (800201c <HAL_UART_RxCpltCallback+0x2d4>)
 8001e80:	2200      	movs	r2, #0
 8001e82:	9202      	str	r2, [sp, #8]
 8001e84:	2200      	movs	r2, #0
 8001e86:	9201      	str	r2, [sp, #4]
 8001e88:	685a      	ldr	r2, [r3, #4]
 8001e8a:	9200      	str	r2, [sp, #0]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	4a64      	ldr	r2, [pc, #400]	@ (8002020 <HAL_UART_RxCpltCallback+0x2d8>)
 8001e90:	2100      	movs	r1, #0
 8001e92:	200a      	movs	r0, #10
 8001e94:	f7ff fa40 	bl	8001318 <ILI9341_WriteString>
		        ILI9341_WriteString(100, 30, "        ", Font_16x26, ILI9341_BLACK, ILI9341_BLACK);
 8001e98:	4b5d      	ldr	r3, [pc, #372]	@ (8002010 <HAL_UART_RxCpltCallback+0x2c8>)
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	9202      	str	r2, [sp, #8]
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	9201      	str	r2, [sp, #4]
 8001ea2:	685a      	ldr	r2, [r3, #4]
 8001ea4:	9200      	str	r2, [sp, #0]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	4a60      	ldr	r2, [pc, #384]	@ (800202c <HAL_UART_RxCpltCallback+0x2e4>)
 8001eaa:	211e      	movs	r1, #30
 8001eac:	2064      	movs	r0, #100	@ 0x64
 8001eae:	f7ff fa33 	bl	8001318 <ILI9341_WriteString>
		        ILI9341_WriteString(10, 60, "Actual Frequency:", Font_11x18, ILI9341_BLACK, ILI9341_BLACK);
 8001eb2:	4b5a      	ldr	r3, [pc, #360]	@ (800201c <HAL_UART_RxCpltCallback+0x2d4>)
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	9202      	str	r2, [sp, #8]
 8001eb8:	2200      	movs	r2, #0
 8001eba:	9201      	str	r2, [sp, #4]
 8001ebc:	685a      	ldr	r2, [r3, #4]
 8001ebe:	9200      	str	r2, [sp, #0]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	4a58      	ldr	r2, [pc, #352]	@ (8002024 <HAL_UART_RxCpltCallback+0x2dc>)
 8001ec4:	213c      	movs	r1, #60	@ 0x3c
 8001ec6:	200a      	movs	r0, #10
 8001ec8:	f7ff fa26 	bl	8001318 <ILI9341_WriteString>
		        ILI9341_WriteString(100, 90, "        ", Font_16x26, ILI9341_BLACK, ILI9341_BLACK);
 8001ecc:	4b50      	ldr	r3, [pc, #320]	@ (8002010 <HAL_UART_RxCpltCallback+0x2c8>)
 8001ece:	2200      	movs	r2, #0
 8001ed0:	9202      	str	r2, [sp, #8]
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	9201      	str	r2, [sp, #4]
 8001ed6:	685a      	ldr	r2, [r3, #4]
 8001ed8:	9200      	str	r2, [sp, #0]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	4a53      	ldr	r2, [pc, #332]	@ (800202c <HAL_UART_RxCpltCallback+0x2e4>)
 8001ede:	215a      	movs	r1, #90	@ 0x5a
 8001ee0:	2064      	movs	r0, #100	@ 0x64
 8001ee2:	f7ff fa19 	bl	8001318 <ILI9341_WriteString>
		        ILI9341_WriteString(10, 120, "Desired Frequency:", Font_11x18, ILI9341_BLACK, ILI9341_BLACK);
 8001ee6:	4b4d      	ldr	r3, [pc, #308]	@ (800201c <HAL_UART_RxCpltCallback+0x2d4>)
 8001ee8:	2200      	movs	r2, #0
 8001eea:	9202      	str	r2, [sp, #8]
 8001eec:	2200      	movs	r2, #0
 8001eee:	9201      	str	r2, [sp, #4]
 8001ef0:	685a      	ldr	r2, [r3, #4]
 8001ef2:	9200      	str	r2, [sp, #0]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	4a4c      	ldr	r2, [pc, #304]	@ (8002028 <HAL_UART_RxCpltCallback+0x2e0>)
 8001ef8:	2178      	movs	r1, #120	@ 0x78
 8001efa:	200a      	movs	r0, #10
 8001efc:	f7ff fa0c 	bl	8001318 <ILI9341_WriteString>
		        ILI9341_WriteString(100, 150, "        ", Font_16x26, ILI9341_BLACK, ILI9341_BLACK);
 8001f00:	4b43      	ldr	r3, [pc, #268]	@ (8002010 <HAL_UART_RxCpltCallback+0x2c8>)
 8001f02:	2200      	movs	r2, #0
 8001f04:	9202      	str	r2, [sp, #8]
 8001f06:	2200      	movs	r2, #0
 8001f08:	9201      	str	r2, [sp, #4]
 8001f0a:	685a      	ldr	r2, [r3, #4]
 8001f0c:	9200      	str	r2, [sp, #0]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	4a46      	ldr	r2, [pc, #280]	@ (800202c <HAL_UART_RxCpltCallback+0x2e4>)
 8001f12:	2196      	movs	r1, #150	@ 0x96
 8001f14:	2064      	movs	r0, #100	@ 0x64
 8001f16:	f7ff f9ff 	bl	8001318 <ILI9341_WriteString>
		        ILI9341_WriteString(35, 30, "PUSH BUTTON", Font_16x26, ILI9341_WHITE, ILI9341_BLACK);
 8001f1a:	4b3d      	ldr	r3, [pc, #244]	@ (8002010 <HAL_UART_RxCpltCallback+0x2c8>)
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	9202      	str	r2, [sp, #8]
 8001f20:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001f24:	9201      	str	r2, [sp, #4]
 8001f26:	685a      	ldr	r2, [r3, #4]
 8001f28:	9200      	str	r2, [sp, #0]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	4a39      	ldr	r2, [pc, #228]	@ (8002014 <HAL_UART_RxCpltCallback+0x2cc>)
 8001f2e:	211e      	movs	r1, #30
 8001f30:	2023      	movs	r0, #35	@ 0x23
 8001f32:	f7ff f9f1 	bl	8001318 <ILI9341_WriteString>
		        ILI9341_WriteString(45, 60, "TO START", Font_16x26, ILI9341_WHITE, ILI9341_BLACK);
 8001f36:	4b36      	ldr	r3, [pc, #216]	@ (8002010 <HAL_UART_RxCpltCallback+0x2c8>)
 8001f38:	2200      	movs	r2, #0
 8001f3a:	9202      	str	r2, [sp, #8]
 8001f3c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001f40:	9201      	str	r2, [sp, #4]
 8001f42:	685a      	ldr	r2, [r3, #4]
 8001f44:	9200      	str	r2, [sp, #0]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	4a33      	ldr	r2, [pc, #204]	@ (8002018 <HAL_UART_RxCpltCallback+0x2d0>)
 8001f4a:	213c      	movs	r1, #60	@ 0x3c
 8001f4c:	202d      	movs	r0, #45	@ 0x2d
 8001f4e:	f7ff f9e3 	bl	8001318 <ILI9341_WriteString>
        }

        if(start) {
 8001f52:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	f000 80e1 	beq.w	800211e <HAL_UART_RxCpltCallback+0x3d6>
          union Float_as_buffer detected_freq_FAB;

          detected_freq_FAB.buf[0]   = rx_buffer[first_key_idx+1];
 8001f5c:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8001f60:	3301      	adds	r3, #1
 8001f62:	4a29      	ldr	r2, [pc, #164]	@ (8002008 <HAL_UART_RxCpltCallback+0x2c0>)
 8001f64:	5cd3      	ldrb	r3, [r2, r3]
 8001f66:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
          detected_freq_FAB.buf[1] = rx_buffer[first_key_idx+2];
 8001f6a:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8001f6e:	3302      	adds	r3, #2
 8001f70:	4a25      	ldr	r2, [pc, #148]	@ (8002008 <HAL_UART_RxCpltCallback+0x2c0>)
 8001f72:	5cd3      	ldrb	r3, [r2, r3]
 8001f74:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
          detected_freq_FAB.buf[2] = rx_buffer[first_key_idx+3];
 8001f78:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8001f7c:	3303      	adds	r3, #3
 8001f7e:	4a22      	ldr	r2, [pc, #136]	@ (8002008 <HAL_UART_RxCpltCallback+0x2c0>)
 8001f80:	5cd3      	ldrb	r3, [r2, r3]
 8001f82:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
          detected_freq_FAB.buf[3] = rx_buffer[first_key_idx+4];
 8001f86:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8001f8a:	3304      	adds	r3, #4
 8001f8c:	4a1e      	ldr	r2, [pc, #120]	@ (8002008 <HAL_UART_RxCpltCallback+0x2c0>)
 8001f8e:	5cd3      	ldrb	r3, [r2, r3]
 8001f90:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

          // CALCULATE //
          float test = detected_freq_FAB.f;
 8001f94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001f96:	637b      	str	r3, [r7, #52]	@ 0x34

          char char_detected_freq[7];
          char desiredFreq[7];
          ftoa(detected_freq_FAB.f, char_detected_freq, 2);
 8001f98:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8001f9c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001fa0:	2102      	movs	r1, #2
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	eeb0 0a67 	vmov.f32	s0, s15
 8001fa8:	f7ff fe72 	bl	8001c90 <ftoa>

          //Match frequency to string

          //find smallest magnitude of distance
          float32_t min_freqs[6];
            for(int i = 0; i < 6; ++i){
 8001fac:	2300      	movs	r3, #0
 8001fae:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001fb0:	e014      	b.n	8001fdc <HAL_UART_RxCpltCallback+0x294>
            min_freqs[i] = string_freqs[i] - measured_freq;
 8001fb2:	4a1f      	ldr	r2, [pc, #124]	@ (8002030 <HAL_UART_RxCpltCallback+0x2e8>)
 8001fb4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001fb6:	009b      	lsls	r3, r3, #2
 8001fb8:	4413      	add	r3, r2
 8001fba:	ed93 7a00 	vldr	s14, [r3]
 8001fbe:	4b1d      	ldr	r3, [pc, #116]	@ (8002034 <HAL_UART_RxCpltCallback+0x2ec>)
 8001fc0:	edd3 7a00 	vldr	s15, [r3]
 8001fc4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001fc8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001fca:	009b      	lsls	r3, r3, #2
 8001fcc:	3350      	adds	r3, #80	@ 0x50
 8001fce:	443b      	add	r3, r7
 8001fd0:	3b48      	subs	r3, #72	@ 0x48
 8001fd2:	edc3 7a00 	vstr	s15, [r3]
            for(int i = 0; i < 6; ++i){
 8001fd6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001fd8:	3301      	adds	r3, #1
 8001fda:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001fdc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001fde:	2b05      	cmp	r3, #5
 8001fe0:	dde7      	ble.n	8001fb2 <HAL_UART_RxCpltCallback+0x26a>
          }

          arm_abs_f32(min_freqs, min_freqs, 6);
 8001fe2:	f107 0108 	add.w	r1, r7, #8
 8001fe6:	f107 0308 	add.w	r3, r7, #8
 8001fea:	2206      	movs	r2, #6
 8001fec:	4618      	mov	r0, r3
 8001fee:	f005 f877 	bl	80070e0 <arm_abs_f32>

          //find the argmin
          float32_t current_min = min_freqs[0];
 8001ff2:	68bb      	ldr	r3, [r7, #8]
 8001ff4:	647b      	str	r3, [r7, #68]	@ 0x44
          uint8_t index = 0;
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
          for(int i = 0; i < 6; ++i){
 8001ffc:	2300      	movs	r3, #0
 8001ffe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002000:	e035      	b.n	800206e <HAL_UART_RxCpltCallback+0x326>
 8002002:	bf00      	nop
 8002004:	40013800 	.word	0x40013800
 8002008:	200001d4 	.word	0x200001d4
 800200c:	200001d0 	.word	0x200001d0
 8002010:	20000008 	.word	0x20000008
 8002014:	08008120 	.word	0x08008120
 8002018:	0800812c 	.word	0x0800812c
 800201c:	20000000 	.word	0x20000000
 8002020:	08008138 	.word	0x08008138
 8002024:	0800814c 	.word	0x0800814c
 8002028:	08008160 	.word	0x08008160
 800202c:	08008174 	.word	0x08008174
 8002030:	20000010 	.word	0x20000010
 8002034:	200001c4 	.word	0x200001c4
            if (min_freqs[i] < current_min){
 8002038:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800203a:	009b      	lsls	r3, r3, #2
 800203c:	3350      	adds	r3, #80	@ 0x50
 800203e:	443b      	add	r3, r7
 8002040:	3b48      	subs	r3, #72	@ 0x48
 8002042:	edd3 7a00 	vldr	s15, [r3]
 8002046:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 800204a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800204e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002052:	dd09      	ble.n	8002068 <HAL_UART_RxCpltCallback+0x320>
              current_min = min_freqs[i];
 8002054:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002056:	009b      	lsls	r3, r3, #2
 8002058:	3350      	adds	r3, #80	@ 0x50
 800205a:	443b      	add	r3, r7
 800205c:	3b48      	subs	r3, #72	@ 0x48
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	647b      	str	r3, [r7, #68]	@ 0x44
              index = i;
 8002062:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002064:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
          for(int i = 0; i < 6; ++i){
 8002068:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800206a:	3301      	adds	r3, #1
 800206c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800206e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002070:	2b05      	cmp	r3, #5
 8002072:	dde1      	ble.n	8002038 <HAL_UART_RxCpltCallback+0x2f0>
            }
          }

          //assign detected string
          detected_string = strings[index];
 8002074:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8002078:	4a32      	ldr	r2, [pc, #200]	@ (8002144 <HAL_UART_RxCpltCallback+0x3fc>)
 800207a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800207e:	4a32      	ldr	r2, [pc, #200]	@ (8002148 <HAL_UART_RxCpltCallback+0x400>)
 8002080:	6013      	str	r3, [r2, #0]
          string_offset = measured_freq - string_freqs[index];
 8002082:	4b32      	ldr	r3, [pc, #200]	@ (800214c <HAL_UART_RxCpltCallback+0x404>)
 8002084:	ed93 7a00 	vldr	s14, [r3]
 8002088:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800208c:	4a30      	ldr	r2, [pc, #192]	@ (8002150 <HAL_UART_RxCpltCallback+0x408>)
 800208e:	009b      	lsls	r3, r3, #2
 8002090:	4413      	add	r3, r2
 8002092:	edd3 7a00 	vldr	s15, [r3]
 8002096:	ee77 7a67 	vsub.f32	s15, s14, s15
 800209a:	4b2e      	ldr	r3, [pc, #184]	@ (8002154 <HAL_UART_RxCpltCallback+0x40c>)
 800209c:	edc3 7a00 	vstr	s15, [r3]
          ftoa(string_freqs[index], desiredFreq, 2);
 80020a0:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80020a4:	4a2a      	ldr	r2, [pc, #168]	@ (8002150 <HAL_UART_RxCpltCallback+0x408>)
 80020a6:	009b      	lsls	r3, r3, #2
 80020a8:	4413      	add	r3, r2
 80020aa:	edd3 7a00 	vldr	s15, [r3]
 80020ae:	f107 0320 	add.w	r3, r7, #32
 80020b2:	2102      	movs	r1, #2
 80020b4:	4618      	mov	r0, r3
 80020b6:	eeb0 0a67 	vmov.f32	s0, s15
 80020ba:	f7ff fde9 	bl	8001c90 <ftoa>

          // CALCULATE //

          ILI9341_WriteString(100, 30, detected_string, Font_16x26, ILI9341_WHITE, ILI9341_BLACK);
 80020be:	4b22      	ldr	r3, [pc, #136]	@ (8002148 <HAL_UART_RxCpltCallback+0x400>)
 80020c0:	6819      	ldr	r1, [r3, #0]
 80020c2:	4b25      	ldr	r3, [pc, #148]	@ (8002158 <HAL_UART_RxCpltCallback+0x410>)
 80020c4:	2200      	movs	r2, #0
 80020c6:	9202      	str	r2, [sp, #8]
 80020c8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80020cc:	9201      	str	r2, [sp, #4]
 80020ce:	685a      	ldr	r2, [r3, #4]
 80020d0:	9200      	str	r2, [sp, #0]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	460a      	mov	r2, r1
 80020d6:	211e      	movs	r1, #30
 80020d8:	2064      	movs	r0, #100	@ 0x64
 80020da:	f7ff f91d 	bl	8001318 <ILI9341_WriteString>
          ILI9341_WriteString(100, 90, char_detected_freq, Font_16x26, ILI9341_WHITE, ILI9341_BLACK);
 80020de:	4b1e      	ldr	r3, [pc, #120]	@ (8002158 <HAL_UART_RxCpltCallback+0x410>)
 80020e0:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 80020e4:	2200      	movs	r2, #0
 80020e6:	9202      	str	r2, [sp, #8]
 80020e8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80020ec:	9201      	str	r2, [sp, #4]
 80020ee:	685a      	ldr	r2, [r3, #4]
 80020f0:	9200      	str	r2, [sp, #0]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	460a      	mov	r2, r1
 80020f6:	215a      	movs	r1, #90	@ 0x5a
 80020f8:	2064      	movs	r0, #100	@ 0x64
 80020fa:	f7ff f90d 	bl	8001318 <ILI9341_WriteString>
          ILI9341_WriteString(100, 150, desiredFreq, Font_16x26, ILI9341_WHITE, ILI9341_BLACK);
 80020fe:	4b16      	ldr	r3, [pc, #88]	@ (8002158 <HAL_UART_RxCpltCallback+0x410>)
 8002100:	f107 0120 	add.w	r1, r7, #32
 8002104:	2200      	movs	r2, #0
 8002106:	9202      	str	r2, [sp, #8]
 8002108:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800210c:	9201      	str	r2, [sp, #4]
 800210e:	685a      	ldr	r2, [r3, #4]
 8002110:	9200      	str	r2, [sp, #0]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	460a      	mov	r2, r1
 8002116:	2196      	movs	r1, #150	@ 0x96
 8002118:	2064      	movs	r0, #100	@ 0x64
 800211a:	f7ff f8fd 	bl	8001318 <ILI9341_WriteString>
        }
        
        previous = start;
 800211e:	4a0f      	ldr	r2, [pc, #60]	@ (800215c <HAL_UART_RxCpltCallback+0x414>)
 8002120:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8002124:	7013      	strb	r3, [r2, #0]


		HAL_UART_DeInit(huart);
 8002126:	6878      	ldr	r0, [r7, #4]
 8002128:	f002 ff4a 	bl	8004fc0 <HAL_UART_DeInit>

		// Re-Initialize the UART peripheral
		HAL_UART_Init(huart);
 800212c:	6878      	ldr	r0, [r7, #4]
 800212e:	f002 fef7 	bl	8004f20 <HAL_UART_Init>

        // Ready to receive the next piece of data
		HAL_UART_Receive_IT(huart, rx_buffer, sizeof(rx_buffer)); // Use correct size as per your protocol
 8002132:	220e      	movs	r2, #14
 8002134:	490a      	ldr	r1, [pc, #40]	@ (8002160 <HAL_UART_RxCpltCallback+0x418>)
 8002136:	6878      	ldr	r0, [r7, #4]
 8002138:	f002 ff82 	bl	8005040 <HAL_UART_Receive_IT>
    }
}
 800213c:	3750      	adds	r7, #80	@ 0x50
 800213e:	46bd      	mov	sp, r7
 8002140:	bd80      	pop	{r7, pc}
 8002142:	bf00      	nop
 8002144:	20000028 	.word	0x20000028
 8002148:	200001c8 	.word	0x200001c8
 800214c:	200001c4 	.word	0x200001c4
 8002150:	20000010 	.word	0x20000010
 8002154:	200001cc 	.word	0x200001cc
 8002158:	20000008 	.word	0x20000008
 800215c:	200001d0 	.word	0x200001d0
 8002160:	200001d4 	.word	0x200001d4

08002164 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002164:	b480      	push	{r7}
 8002166:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002168:	b672      	cpsid	i
}
 800216a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800216c:	bf00      	nop
 800216e:	e7fd      	b.n	800216c <Error_Handler+0x8>

08002170 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002170:	b480      	push	{r7}
 8002172:	b083      	sub	sp, #12
 8002174:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002176:	4b0f      	ldr	r3, [pc, #60]	@ (80021b4 <HAL_MspInit+0x44>)
 8002178:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800217a:	4a0e      	ldr	r2, [pc, #56]	@ (80021b4 <HAL_MspInit+0x44>)
 800217c:	f043 0301 	orr.w	r3, r3, #1
 8002180:	6613      	str	r3, [r2, #96]	@ 0x60
 8002182:	4b0c      	ldr	r3, [pc, #48]	@ (80021b4 <HAL_MspInit+0x44>)
 8002184:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002186:	f003 0301 	and.w	r3, r3, #1
 800218a:	607b      	str	r3, [r7, #4]
 800218c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800218e:	4b09      	ldr	r3, [pc, #36]	@ (80021b4 <HAL_MspInit+0x44>)
 8002190:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002192:	4a08      	ldr	r2, [pc, #32]	@ (80021b4 <HAL_MspInit+0x44>)
 8002194:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002198:	6593      	str	r3, [r2, #88]	@ 0x58
 800219a:	4b06      	ldr	r3, [pc, #24]	@ (80021b4 <HAL_MspInit+0x44>)
 800219c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800219e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80021a2:	603b      	str	r3, [r7, #0]
 80021a4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80021a6:	bf00      	nop
 80021a8:	370c      	adds	r7, #12
 80021aa:	46bd      	mov	sp, r7
 80021ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b0:	4770      	bx	lr
 80021b2:	bf00      	nop
 80021b4:	40021000 	.word	0x40021000

080021b8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	b08a      	sub	sp, #40	@ 0x28
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021c0:	f107 0314 	add.w	r3, r7, #20
 80021c4:	2200      	movs	r2, #0
 80021c6:	601a      	str	r2, [r3, #0]
 80021c8:	605a      	str	r2, [r3, #4]
 80021ca:	609a      	str	r2, [r3, #8]
 80021cc:	60da      	str	r2, [r3, #12]
 80021ce:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	4a17      	ldr	r2, [pc, #92]	@ (8002234 <HAL_SPI_MspInit+0x7c>)
 80021d6:	4293      	cmp	r3, r2
 80021d8:	d128      	bne.n	800222c <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80021da:	4b17      	ldr	r3, [pc, #92]	@ (8002238 <HAL_SPI_MspInit+0x80>)
 80021dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80021de:	4a16      	ldr	r2, [pc, #88]	@ (8002238 <HAL_SPI_MspInit+0x80>)
 80021e0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80021e4:	6613      	str	r3, [r2, #96]	@ 0x60
 80021e6:	4b14      	ldr	r3, [pc, #80]	@ (8002238 <HAL_SPI_MspInit+0x80>)
 80021e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80021ea:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80021ee:	613b      	str	r3, [r7, #16]
 80021f0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021f2:	4b11      	ldr	r3, [pc, #68]	@ (8002238 <HAL_SPI_MspInit+0x80>)
 80021f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021f6:	4a10      	ldr	r2, [pc, #64]	@ (8002238 <HAL_SPI_MspInit+0x80>)
 80021f8:	f043 0301 	orr.w	r3, r3, #1
 80021fc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80021fe:	4b0e      	ldr	r3, [pc, #56]	@ (8002238 <HAL_SPI_MspInit+0x80>)
 8002200:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002202:	f003 0301 	and.w	r3, r3, #1
 8002206:	60fb      	str	r3, [r7, #12]
 8002208:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800220a:	23e0      	movs	r3, #224	@ 0xe0
 800220c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800220e:	2302      	movs	r3, #2
 8002210:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002212:	2300      	movs	r3, #0
 8002214:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002216:	2303      	movs	r3, #3
 8002218:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800221a:	2305      	movs	r3, #5
 800221c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800221e:	f107 0314 	add.w	r3, r7, #20
 8002222:	4619      	mov	r1, r3
 8002224:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002228:	f000 fb9e 	bl	8002968 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800222c:	bf00      	nop
 800222e:	3728      	adds	r7, #40	@ 0x28
 8002230:	46bd      	mov	sp, r7
 8002232:	bd80      	pop	{r7, pc}
 8002234:	40013000 	.word	0x40013000
 8002238:	40021000 	.word	0x40021000

0800223c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800223c:	b580      	push	{r7, lr}
 800223e:	b0ae      	sub	sp, #184	@ 0xb8
 8002240:	af00      	add	r7, sp, #0
 8002242:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002244:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002248:	2200      	movs	r2, #0
 800224a:	601a      	str	r2, [r3, #0]
 800224c:	605a      	str	r2, [r3, #4]
 800224e:	609a      	str	r2, [r3, #8]
 8002250:	60da      	str	r2, [r3, #12]
 8002252:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002254:	f107 0310 	add.w	r3, r7, #16
 8002258:	2294      	movs	r2, #148	@ 0x94
 800225a:	2100      	movs	r1, #0
 800225c:	4618      	mov	r0, r3
 800225e:	f004 ff83 	bl	8007168 <memset>
  if(huart->Instance==USART1)
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	4a26      	ldr	r2, [pc, #152]	@ (8002300 <HAL_UART_MspInit+0xc4>)
 8002268:	4293      	cmp	r3, r2
 800226a:	d145      	bne.n	80022f8 <HAL_UART_MspInit+0xbc>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800226c:	2301      	movs	r3, #1
 800226e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002270:	2300      	movs	r3, #0
 8002272:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002274:	f107 0310 	add.w	r3, r7, #16
 8002278:	4618      	mov	r0, r3
 800227a:	f001 fdbd 	bl	8003df8 <HAL_RCCEx_PeriphCLKConfig>
 800227e:	4603      	mov	r3, r0
 8002280:	2b00      	cmp	r3, #0
 8002282:	d001      	beq.n	8002288 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002284:	f7ff ff6e 	bl	8002164 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002288:	4b1e      	ldr	r3, [pc, #120]	@ (8002304 <HAL_UART_MspInit+0xc8>)
 800228a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800228c:	4a1d      	ldr	r2, [pc, #116]	@ (8002304 <HAL_UART_MspInit+0xc8>)
 800228e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002292:	6613      	str	r3, [r2, #96]	@ 0x60
 8002294:	4b1b      	ldr	r3, [pc, #108]	@ (8002304 <HAL_UART_MspInit+0xc8>)
 8002296:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002298:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800229c:	60fb      	str	r3, [r7, #12]
 800229e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 80022a0:	4b18      	ldr	r3, [pc, #96]	@ (8002304 <HAL_UART_MspInit+0xc8>)
 80022a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022a4:	4a17      	ldr	r2, [pc, #92]	@ (8002304 <HAL_UART_MspInit+0xc8>)
 80022a6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80022aa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80022ac:	4b15      	ldr	r3, [pc, #84]	@ (8002304 <HAL_UART_MspInit+0xc8>)
 80022ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80022b4:	60bb      	str	r3, [r7, #8]
 80022b6:	68bb      	ldr	r3, [r7, #8]
    HAL_PWREx_EnableVddIO2();
 80022b8:	f000 feb6 	bl	8003028 <HAL_PWREx_EnableVddIO2>
    /**USART1 GPIO Configuration
    PG9     ------> USART1_TX
    PG10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80022bc:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80022c0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022c4:	2302      	movs	r3, #2
 80022c6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022ca:	2300      	movs	r3, #0
 80022cc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022d0:	2303      	movs	r3, #3
 80022d2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80022d6:	2307      	movs	r3, #7
 80022d8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80022dc:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80022e0:	4619      	mov	r1, r3
 80022e2:	4809      	ldr	r0, [pc, #36]	@ (8002308 <HAL_UART_MspInit+0xcc>)
 80022e4:	f000 fb40 	bl	8002968 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80022e8:	2200      	movs	r2, #0
 80022ea:	2100      	movs	r1, #0
 80022ec:	2025      	movs	r0, #37	@ 0x25
 80022ee:	f000 fa3c 	bl	800276a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80022f2:	2025      	movs	r0, #37	@ 0x25
 80022f4:	f000 fa55 	bl	80027a2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80022f8:	bf00      	nop
 80022fa:	37b8      	adds	r7, #184	@ 0xb8
 80022fc:	46bd      	mov	sp, r7
 80022fe:	bd80      	pop	{r7, pc}
 8002300:	40013800 	.word	0x40013800
 8002304:	40021000 	.word	0x40021000
 8002308:	48001800 	.word	0x48001800

0800230c <HAL_UART_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
 800230c:	b580      	push	{r7, lr}
 800230e:	b082      	sub	sp, #8
 8002310:	af00      	add	r7, sp, #0
 8002312:	6078      	str	r0, [r7, #4]
  if(huart->Instance==USART1)
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	4a0a      	ldr	r2, [pc, #40]	@ (8002344 <HAL_UART_MspDeInit+0x38>)
 800231a:	4293      	cmp	r3, r2
 800231c:	d10d      	bne.n	800233a <HAL_UART_MspDeInit+0x2e>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 800231e:	4b0a      	ldr	r3, [pc, #40]	@ (8002348 <HAL_UART_MspDeInit+0x3c>)
 8002320:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002322:	4a09      	ldr	r2, [pc, #36]	@ (8002348 <HAL_UART_MspDeInit+0x3c>)
 8002324:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002328:	6613      	str	r3, [r2, #96]	@ 0x60

    /**USART1 GPIO Configuration
    PG9     ------> USART1_TX
    PG10     ------> USART1_RX
    */
    HAL_GPIO_DeInit(GPIOG, GPIO_PIN_9|GPIO_PIN_10);
 800232a:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800232e:	4807      	ldr	r0, [pc, #28]	@ (800234c <HAL_UART_MspDeInit+0x40>)
 8002330:	f000 fcac 	bl	8002c8c <HAL_GPIO_DeInit>

    /* USART1 interrupt DeInit */
    HAL_NVIC_DisableIRQ(USART1_IRQn);
 8002334:	2025      	movs	r0, #37	@ 0x25
 8002336:	f000 fa42 	bl	80027be <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN USART1_MspDeInit 1 */

  /* USER CODE END USART1_MspDeInit 1 */
  }

}
 800233a:	bf00      	nop
 800233c:	3708      	adds	r7, #8
 800233e:	46bd      	mov	sp, r7
 8002340:	bd80      	pop	{r7, pc}
 8002342:	bf00      	nop
 8002344:	40013800 	.word	0x40013800
 8002348:	40021000 	.word	0x40021000
 800234c:	48001800 	.word	0x48001800

08002350 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002350:	b480      	push	{r7}
 8002352:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002354:	bf00      	nop
 8002356:	e7fd      	b.n	8002354 <NMI_Handler+0x4>

08002358 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002358:	b480      	push	{r7}
 800235a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800235c:	bf00      	nop
 800235e:	e7fd      	b.n	800235c <HardFault_Handler+0x4>

08002360 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002360:	b480      	push	{r7}
 8002362:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002364:	bf00      	nop
 8002366:	e7fd      	b.n	8002364 <MemManage_Handler+0x4>

08002368 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002368:	b480      	push	{r7}
 800236a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800236c:	bf00      	nop
 800236e:	e7fd      	b.n	800236c <BusFault_Handler+0x4>

08002370 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002370:	b480      	push	{r7}
 8002372:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002374:	bf00      	nop
 8002376:	e7fd      	b.n	8002374 <UsageFault_Handler+0x4>

08002378 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002378:	b480      	push	{r7}
 800237a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800237c:	bf00      	nop
 800237e:	46bd      	mov	sp, r7
 8002380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002384:	4770      	bx	lr

08002386 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002386:	b480      	push	{r7}
 8002388:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800238a:	bf00      	nop
 800238c:	46bd      	mov	sp, r7
 800238e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002392:	4770      	bx	lr

08002394 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002394:	b480      	push	{r7}
 8002396:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002398:	bf00      	nop
 800239a:	46bd      	mov	sp, r7
 800239c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a0:	4770      	bx	lr

080023a2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80023a2:	b580      	push	{r7, lr}
 80023a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80023a6:	f000 f89d 	bl	80024e4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80023aa:	bf00      	nop
 80023ac:	bd80      	pop	{r7, pc}
	...

080023b0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80023b0:	b580      	push	{r7, lr}
 80023b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80023b4:	4802      	ldr	r0, [pc, #8]	@ (80023c0 <USART1_IRQHandler+0x10>)
 80023b6:	f002 fe8f 	bl	80050d8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80023ba:	bf00      	nop
 80023bc:	bd80      	pop	{r7, pc}
 80023be:	bf00      	nop
 80023c0:	20000130 	.word	0x20000130

080023c4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80023c4:	b480      	push	{r7}
 80023c6:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80023c8:	4b06      	ldr	r3, [pc, #24]	@ (80023e4 <SystemInit+0x20>)
 80023ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80023ce:	4a05      	ldr	r2, [pc, #20]	@ (80023e4 <SystemInit+0x20>)
 80023d0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80023d4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80023d8:	bf00      	nop
 80023da:	46bd      	mov	sp, r7
 80023dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e0:	4770      	bx	lr
 80023e2:	bf00      	nop
 80023e4:	e000ed00 	.word	0xe000ed00

080023e8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80023e8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002420 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80023ec:	f7ff ffea 	bl	80023c4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80023f0:	480c      	ldr	r0, [pc, #48]	@ (8002424 <LoopForever+0x6>)
  ldr r1, =_edata
 80023f2:	490d      	ldr	r1, [pc, #52]	@ (8002428 <LoopForever+0xa>)
  ldr r2, =_sidata
 80023f4:	4a0d      	ldr	r2, [pc, #52]	@ (800242c <LoopForever+0xe>)
  movs r3, #0
 80023f6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80023f8:	e002      	b.n	8002400 <LoopCopyDataInit>

080023fa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80023fa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80023fc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80023fe:	3304      	adds	r3, #4

08002400 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002400:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002402:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002404:	d3f9      	bcc.n	80023fa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002406:	4a0a      	ldr	r2, [pc, #40]	@ (8002430 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002408:	4c0a      	ldr	r4, [pc, #40]	@ (8002434 <LoopForever+0x16>)
  movs r3, #0
 800240a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800240c:	e001      	b.n	8002412 <LoopFillZerobss>

0800240e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800240e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002410:	3204      	adds	r2, #4

08002412 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002412:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002414:	d3fb      	bcc.n	800240e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002416:	f004 feb5 	bl	8007184 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800241a:	f7ff f85f 	bl	80014dc <main>

0800241e <LoopForever>:

LoopForever:
    b LoopForever
 800241e:	e7fe      	b.n	800241e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002420:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8002424:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002428:	200000b0 	.word	0x200000b0
  ldr r2, =_sidata
 800242c:	0800a2d8 	.word	0x0800a2d8
  ldr r2, =_sbss
 8002430:	200000b0 	.word	0x200000b0
  ldr r4, =_ebss
 8002434:	20000320 	.word	0x20000320

08002438 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002438:	e7fe      	b.n	8002438 <ADC1_IRQHandler>

0800243a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800243a:	b580      	push	{r7, lr}
 800243c:	b082      	sub	sp, #8
 800243e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002440:	2300      	movs	r3, #0
 8002442:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002444:	2003      	movs	r0, #3
 8002446:	f000 f985 	bl	8002754 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800244a:	2000      	movs	r0, #0
 800244c:	f000 f80e 	bl	800246c <HAL_InitTick>
 8002450:	4603      	mov	r3, r0
 8002452:	2b00      	cmp	r3, #0
 8002454:	d002      	beq.n	800245c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002456:	2301      	movs	r3, #1
 8002458:	71fb      	strb	r3, [r7, #7]
 800245a:	e001      	b.n	8002460 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800245c:	f7ff fe88 	bl	8002170 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002460:	79fb      	ldrb	r3, [r7, #7]
}
 8002462:	4618      	mov	r0, r3
 8002464:	3708      	adds	r7, #8
 8002466:	46bd      	mov	sp, r7
 8002468:	bd80      	pop	{r7, pc}
	...

0800246c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800246c:	b580      	push	{r7, lr}
 800246e:	b084      	sub	sp, #16
 8002470:	af00      	add	r7, sp, #0
 8002472:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002474:	2300      	movs	r3, #0
 8002476:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002478:	4b17      	ldr	r3, [pc, #92]	@ (80024d8 <HAL_InitTick+0x6c>)
 800247a:	781b      	ldrb	r3, [r3, #0]
 800247c:	2b00      	cmp	r3, #0
 800247e:	d023      	beq.n	80024c8 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002480:	4b16      	ldr	r3, [pc, #88]	@ (80024dc <HAL_InitTick+0x70>)
 8002482:	681a      	ldr	r2, [r3, #0]
 8002484:	4b14      	ldr	r3, [pc, #80]	@ (80024d8 <HAL_InitTick+0x6c>)
 8002486:	781b      	ldrb	r3, [r3, #0]
 8002488:	4619      	mov	r1, r3
 800248a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800248e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002492:	fbb2 f3f3 	udiv	r3, r2, r3
 8002496:	4618      	mov	r0, r3
 8002498:	f000 f99f 	bl	80027da <HAL_SYSTICK_Config>
 800249c:	4603      	mov	r3, r0
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d10f      	bne.n	80024c2 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	2b0f      	cmp	r3, #15
 80024a6:	d809      	bhi.n	80024bc <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80024a8:	2200      	movs	r2, #0
 80024aa:	6879      	ldr	r1, [r7, #4]
 80024ac:	f04f 30ff 	mov.w	r0, #4294967295
 80024b0:	f000 f95b 	bl	800276a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80024b4:	4a0a      	ldr	r2, [pc, #40]	@ (80024e0 <HAL_InitTick+0x74>)
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	6013      	str	r3, [r2, #0]
 80024ba:	e007      	b.n	80024cc <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80024bc:	2301      	movs	r3, #1
 80024be:	73fb      	strb	r3, [r7, #15]
 80024c0:	e004      	b.n	80024cc <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80024c2:	2301      	movs	r3, #1
 80024c4:	73fb      	strb	r3, [r7, #15]
 80024c6:	e001      	b.n	80024cc <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80024c8:	2301      	movs	r3, #1
 80024ca:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80024cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80024ce:	4618      	mov	r0, r3
 80024d0:	3710      	adds	r7, #16
 80024d2:	46bd      	mov	sp, r7
 80024d4:	bd80      	pop	{r7, pc}
 80024d6:	bf00      	nop
 80024d8:	20000048 	.word	0x20000048
 80024dc:	20000040 	.word	0x20000040
 80024e0:	20000044 	.word	0x20000044

080024e4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80024e4:	b480      	push	{r7}
 80024e6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80024e8:	4b06      	ldr	r3, [pc, #24]	@ (8002504 <HAL_IncTick+0x20>)
 80024ea:	781b      	ldrb	r3, [r3, #0]
 80024ec:	461a      	mov	r2, r3
 80024ee:	4b06      	ldr	r3, [pc, #24]	@ (8002508 <HAL_IncTick+0x24>)
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	4413      	add	r3, r2
 80024f4:	4a04      	ldr	r2, [pc, #16]	@ (8002508 <HAL_IncTick+0x24>)
 80024f6:	6013      	str	r3, [r2, #0]
}
 80024f8:	bf00      	nop
 80024fa:	46bd      	mov	sp, r7
 80024fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002500:	4770      	bx	lr
 8002502:	bf00      	nop
 8002504:	20000048 	.word	0x20000048
 8002508:	200001e4 	.word	0x200001e4

0800250c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800250c:	b480      	push	{r7}
 800250e:	af00      	add	r7, sp, #0
  return uwTick;
 8002510:	4b03      	ldr	r3, [pc, #12]	@ (8002520 <HAL_GetTick+0x14>)
 8002512:	681b      	ldr	r3, [r3, #0]
}
 8002514:	4618      	mov	r0, r3
 8002516:	46bd      	mov	sp, r7
 8002518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800251c:	4770      	bx	lr
 800251e:	bf00      	nop
 8002520:	200001e4 	.word	0x200001e4

08002524 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002524:	b580      	push	{r7, lr}
 8002526:	b084      	sub	sp, #16
 8002528:	af00      	add	r7, sp, #0
 800252a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800252c:	f7ff ffee 	bl	800250c <HAL_GetTick>
 8002530:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	f1b3 3fff 	cmp.w	r3, #4294967295
 800253c:	d005      	beq.n	800254a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800253e:	4b0a      	ldr	r3, [pc, #40]	@ (8002568 <HAL_Delay+0x44>)
 8002540:	781b      	ldrb	r3, [r3, #0]
 8002542:	461a      	mov	r2, r3
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	4413      	add	r3, r2
 8002548:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800254a:	bf00      	nop
 800254c:	f7ff ffde 	bl	800250c <HAL_GetTick>
 8002550:	4602      	mov	r2, r0
 8002552:	68bb      	ldr	r3, [r7, #8]
 8002554:	1ad3      	subs	r3, r2, r3
 8002556:	68fa      	ldr	r2, [r7, #12]
 8002558:	429a      	cmp	r2, r3
 800255a:	d8f7      	bhi.n	800254c <HAL_Delay+0x28>
  {
  }
}
 800255c:	bf00      	nop
 800255e:	bf00      	nop
 8002560:	3710      	adds	r7, #16
 8002562:	46bd      	mov	sp, r7
 8002564:	bd80      	pop	{r7, pc}
 8002566:	bf00      	nop
 8002568:	20000048 	.word	0x20000048

0800256c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800256c:	b480      	push	{r7}
 800256e:	b085      	sub	sp, #20
 8002570:	af00      	add	r7, sp, #0
 8002572:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	f003 0307 	and.w	r3, r3, #7
 800257a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800257c:	4b0c      	ldr	r3, [pc, #48]	@ (80025b0 <__NVIC_SetPriorityGrouping+0x44>)
 800257e:	68db      	ldr	r3, [r3, #12]
 8002580:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002582:	68ba      	ldr	r2, [r7, #8]
 8002584:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002588:	4013      	ands	r3, r2
 800258a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002590:	68bb      	ldr	r3, [r7, #8]
 8002592:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002594:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002598:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800259c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800259e:	4a04      	ldr	r2, [pc, #16]	@ (80025b0 <__NVIC_SetPriorityGrouping+0x44>)
 80025a0:	68bb      	ldr	r3, [r7, #8]
 80025a2:	60d3      	str	r3, [r2, #12]
}
 80025a4:	bf00      	nop
 80025a6:	3714      	adds	r7, #20
 80025a8:	46bd      	mov	sp, r7
 80025aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ae:	4770      	bx	lr
 80025b0:	e000ed00 	.word	0xe000ed00

080025b4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80025b4:	b480      	push	{r7}
 80025b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80025b8:	4b04      	ldr	r3, [pc, #16]	@ (80025cc <__NVIC_GetPriorityGrouping+0x18>)
 80025ba:	68db      	ldr	r3, [r3, #12]
 80025bc:	0a1b      	lsrs	r3, r3, #8
 80025be:	f003 0307 	and.w	r3, r3, #7
}
 80025c2:	4618      	mov	r0, r3
 80025c4:	46bd      	mov	sp, r7
 80025c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ca:	4770      	bx	lr
 80025cc:	e000ed00 	.word	0xe000ed00

080025d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025d0:	b480      	push	{r7}
 80025d2:	b083      	sub	sp, #12
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	4603      	mov	r3, r0
 80025d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025de:	2b00      	cmp	r3, #0
 80025e0:	db0b      	blt.n	80025fa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80025e2:	79fb      	ldrb	r3, [r7, #7]
 80025e4:	f003 021f 	and.w	r2, r3, #31
 80025e8:	4907      	ldr	r1, [pc, #28]	@ (8002608 <__NVIC_EnableIRQ+0x38>)
 80025ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025ee:	095b      	lsrs	r3, r3, #5
 80025f0:	2001      	movs	r0, #1
 80025f2:	fa00 f202 	lsl.w	r2, r0, r2
 80025f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80025fa:	bf00      	nop
 80025fc:	370c      	adds	r7, #12
 80025fe:	46bd      	mov	sp, r7
 8002600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002604:	4770      	bx	lr
 8002606:	bf00      	nop
 8002608:	e000e100 	.word	0xe000e100

0800260c <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800260c:	b480      	push	{r7}
 800260e:	b083      	sub	sp, #12
 8002610:	af00      	add	r7, sp, #0
 8002612:	4603      	mov	r3, r0
 8002614:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002616:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800261a:	2b00      	cmp	r3, #0
 800261c:	db12      	blt.n	8002644 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800261e:	79fb      	ldrb	r3, [r7, #7]
 8002620:	f003 021f 	and.w	r2, r3, #31
 8002624:	490a      	ldr	r1, [pc, #40]	@ (8002650 <__NVIC_DisableIRQ+0x44>)
 8002626:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800262a:	095b      	lsrs	r3, r3, #5
 800262c:	2001      	movs	r0, #1
 800262e:	fa00 f202 	lsl.w	r2, r0, r2
 8002632:	3320      	adds	r3, #32
 8002634:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002638:	f3bf 8f4f 	dsb	sy
}
 800263c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800263e:	f3bf 8f6f 	isb	sy
}
 8002642:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8002644:	bf00      	nop
 8002646:	370c      	adds	r7, #12
 8002648:	46bd      	mov	sp, r7
 800264a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264e:	4770      	bx	lr
 8002650:	e000e100 	.word	0xe000e100

08002654 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002654:	b480      	push	{r7}
 8002656:	b083      	sub	sp, #12
 8002658:	af00      	add	r7, sp, #0
 800265a:	4603      	mov	r3, r0
 800265c:	6039      	str	r1, [r7, #0]
 800265e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002660:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002664:	2b00      	cmp	r3, #0
 8002666:	db0a      	blt.n	800267e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002668:	683b      	ldr	r3, [r7, #0]
 800266a:	b2da      	uxtb	r2, r3
 800266c:	490c      	ldr	r1, [pc, #48]	@ (80026a0 <__NVIC_SetPriority+0x4c>)
 800266e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002672:	0112      	lsls	r2, r2, #4
 8002674:	b2d2      	uxtb	r2, r2
 8002676:	440b      	add	r3, r1
 8002678:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800267c:	e00a      	b.n	8002694 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800267e:	683b      	ldr	r3, [r7, #0]
 8002680:	b2da      	uxtb	r2, r3
 8002682:	4908      	ldr	r1, [pc, #32]	@ (80026a4 <__NVIC_SetPriority+0x50>)
 8002684:	79fb      	ldrb	r3, [r7, #7]
 8002686:	f003 030f 	and.w	r3, r3, #15
 800268a:	3b04      	subs	r3, #4
 800268c:	0112      	lsls	r2, r2, #4
 800268e:	b2d2      	uxtb	r2, r2
 8002690:	440b      	add	r3, r1
 8002692:	761a      	strb	r2, [r3, #24]
}
 8002694:	bf00      	nop
 8002696:	370c      	adds	r7, #12
 8002698:	46bd      	mov	sp, r7
 800269a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269e:	4770      	bx	lr
 80026a0:	e000e100 	.word	0xe000e100
 80026a4:	e000ed00 	.word	0xe000ed00

080026a8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80026a8:	b480      	push	{r7}
 80026aa:	b089      	sub	sp, #36	@ 0x24
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	60f8      	str	r0, [r7, #12]
 80026b0:	60b9      	str	r1, [r7, #8]
 80026b2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	f003 0307 	and.w	r3, r3, #7
 80026ba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80026bc:	69fb      	ldr	r3, [r7, #28]
 80026be:	f1c3 0307 	rsb	r3, r3, #7
 80026c2:	2b04      	cmp	r3, #4
 80026c4:	bf28      	it	cs
 80026c6:	2304      	movcs	r3, #4
 80026c8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80026ca:	69fb      	ldr	r3, [r7, #28]
 80026cc:	3304      	adds	r3, #4
 80026ce:	2b06      	cmp	r3, #6
 80026d0:	d902      	bls.n	80026d8 <NVIC_EncodePriority+0x30>
 80026d2:	69fb      	ldr	r3, [r7, #28]
 80026d4:	3b03      	subs	r3, #3
 80026d6:	e000      	b.n	80026da <NVIC_EncodePriority+0x32>
 80026d8:	2300      	movs	r3, #0
 80026da:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026dc:	f04f 32ff 	mov.w	r2, #4294967295
 80026e0:	69bb      	ldr	r3, [r7, #24]
 80026e2:	fa02 f303 	lsl.w	r3, r2, r3
 80026e6:	43da      	mvns	r2, r3
 80026e8:	68bb      	ldr	r3, [r7, #8]
 80026ea:	401a      	ands	r2, r3
 80026ec:	697b      	ldr	r3, [r7, #20]
 80026ee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80026f0:	f04f 31ff 	mov.w	r1, #4294967295
 80026f4:	697b      	ldr	r3, [r7, #20]
 80026f6:	fa01 f303 	lsl.w	r3, r1, r3
 80026fa:	43d9      	mvns	r1, r3
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002700:	4313      	orrs	r3, r2
         );
}
 8002702:	4618      	mov	r0, r3
 8002704:	3724      	adds	r7, #36	@ 0x24
 8002706:	46bd      	mov	sp, r7
 8002708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270c:	4770      	bx	lr
	...

08002710 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002710:	b580      	push	{r7, lr}
 8002712:	b082      	sub	sp, #8
 8002714:	af00      	add	r7, sp, #0
 8002716:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	3b01      	subs	r3, #1
 800271c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002720:	d301      	bcc.n	8002726 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002722:	2301      	movs	r3, #1
 8002724:	e00f      	b.n	8002746 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002726:	4a0a      	ldr	r2, [pc, #40]	@ (8002750 <SysTick_Config+0x40>)
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	3b01      	subs	r3, #1
 800272c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800272e:	210f      	movs	r1, #15
 8002730:	f04f 30ff 	mov.w	r0, #4294967295
 8002734:	f7ff ff8e 	bl	8002654 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002738:	4b05      	ldr	r3, [pc, #20]	@ (8002750 <SysTick_Config+0x40>)
 800273a:	2200      	movs	r2, #0
 800273c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800273e:	4b04      	ldr	r3, [pc, #16]	@ (8002750 <SysTick_Config+0x40>)
 8002740:	2207      	movs	r2, #7
 8002742:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002744:	2300      	movs	r3, #0
}
 8002746:	4618      	mov	r0, r3
 8002748:	3708      	adds	r7, #8
 800274a:	46bd      	mov	sp, r7
 800274c:	bd80      	pop	{r7, pc}
 800274e:	bf00      	nop
 8002750:	e000e010 	.word	0xe000e010

08002754 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002754:	b580      	push	{r7, lr}
 8002756:	b082      	sub	sp, #8
 8002758:	af00      	add	r7, sp, #0
 800275a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800275c:	6878      	ldr	r0, [r7, #4]
 800275e:	f7ff ff05 	bl	800256c <__NVIC_SetPriorityGrouping>
}
 8002762:	bf00      	nop
 8002764:	3708      	adds	r7, #8
 8002766:	46bd      	mov	sp, r7
 8002768:	bd80      	pop	{r7, pc}

0800276a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800276a:	b580      	push	{r7, lr}
 800276c:	b086      	sub	sp, #24
 800276e:	af00      	add	r7, sp, #0
 8002770:	4603      	mov	r3, r0
 8002772:	60b9      	str	r1, [r7, #8]
 8002774:	607a      	str	r2, [r7, #4]
 8002776:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002778:	2300      	movs	r3, #0
 800277a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800277c:	f7ff ff1a 	bl	80025b4 <__NVIC_GetPriorityGrouping>
 8002780:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002782:	687a      	ldr	r2, [r7, #4]
 8002784:	68b9      	ldr	r1, [r7, #8]
 8002786:	6978      	ldr	r0, [r7, #20]
 8002788:	f7ff ff8e 	bl	80026a8 <NVIC_EncodePriority>
 800278c:	4602      	mov	r2, r0
 800278e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002792:	4611      	mov	r1, r2
 8002794:	4618      	mov	r0, r3
 8002796:	f7ff ff5d 	bl	8002654 <__NVIC_SetPriority>
}
 800279a:	bf00      	nop
 800279c:	3718      	adds	r7, #24
 800279e:	46bd      	mov	sp, r7
 80027a0:	bd80      	pop	{r7, pc}

080027a2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027a2:	b580      	push	{r7, lr}
 80027a4:	b082      	sub	sp, #8
 80027a6:	af00      	add	r7, sp, #0
 80027a8:	4603      	mov	r3, r0
 80027aa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80027ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027b0:	4618      	mov	r0, r3
 80027b2:	f7ff ff0d 	bl	80025d0 <__NVIC_EnableIRQ>
}
 80027b6:	bf00      	nop
 80027b8:	3708      	adds	r7, #8
 80027ba:	46bd      	mov	sp, r7
 80027bc:	bd80      	pop	{r7, pc}

080027be <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80027be:	b580      	push	{r7, lr}
 80027c0:	b082      	sub	sp, #8
 80027c2:	af00      	add	r7, sp, #0
 80027c4:	4603      	mov	r3, r0
 80027c6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80027c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027cc:	4618      	mov	r0, r3
 80027ce:	f7ff ff1d 	bl	800260c <__NVIC_DisableIRQ>
}
 80027d2:	bf00      	nop
 80027d4:	3708      	adds	r7, #8
 80027d6:	46bd      	mov	sp, r7
 80027d8:	bd80      	pop	{r7, pc}

080027da <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80027da:	b580      	push	{r7, lr}
 80027dc:	b082      	sub	sp, #8
 80027de:	af00      	add	r7, sp, #0
 80027e0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80027e2:	6878      	ldr	r0, [r7, #4]
 80027e4:	f7ff ff94 	bl	8002710 <SysTick_Config>
 80027e8:	4603      	mov	r3, r0
}
 80027ea:	4618      	mov	r0, r3
 80027ec:	3708      	adds	r7, #8
 80027ee:	46bd      	mov	sp, r7
 80027f0:	bd80      	pop	{r7, pc}

080027f2 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80027f2:	b480      	push	{r7}
 80027f4:	b085      	sub	sp, #20
 80027f6:	af00      	add	r7, sp, #0
 80027f8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80027fa:	2300      	movs	r3, #0
 80027fc:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002804:	b2db      	uxtb	r3, r3
 8002806:	2b02      	cmp	r3, #2
 8002808:	d008      	beq.n	800281c <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	2204      	movs	r2, #4
 800280e:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	2200      	movs	r2, #0
 8002814:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002818:	2301      	movs	r3, #1
 800281a:	e040      	b.n	800289e <HAL_DMA_Abort+0xac>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	681a      	ldr	r2, [r3, #0]
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	f022 020e 	bic.w	r2, r2, #14
 800282a:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002830:	681a      	ldr	r2, [r3, #0]
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002836:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800283a:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	681a      	ldr	r2, [r3, #0]
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	f022 0201 	bic.w	r2, r2, #1
 800284a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002850:	f003 021c 	and.w	r2, r3, #28
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002858:	2101      	movs	r1, #1
 800285a:	fa01 f202 	lsl.w	r2, r1, r2
 800285e:	605a      	str	r2, [r3, #4]

#if defined(DMAMUX1)
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002864:	687a      	ldr	r2, [r7, #4]
 8002866:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002868:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800286e:	2b00      	cmp	r3, #0
 8002870:	d00c      	beq.n	800288c <HAL_DMA_Abort+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002876:	681a      	ldr	r2, [r3, #0]
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800287c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002880:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002886:	687a      	ldr	r2, [r7, #4]
 8002888:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800288a:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	2201      	movs	r2, #1
 8002890:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	2200      	movs	r2, #0
 8002898:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 800289c:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 800289e:	4618      	mov	r0, r3
 80028a0:	3714      	adds	r7, #20
 80028a2:	46bd      	mov	sp, r7
 80028a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a8:	4770      	bx	lr

080028aa <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80028aa:	b580      	push	{r7, lr}
 80028ac:	b084      	sub	sp, #16
 80028ae:	af00      	add	r7, sp, #0
 80028b0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80028b2:	2300      	movs	r3, #0
 80028b4:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80028bc:	b2db      	uxtb	r3, r3
 80028be:	2b02      	cmp	r3, #2
 80028c0:	d005      	beq.n	80028ce <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	2204      	movs	r2, #4
 80028c6:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80028c8:	2301      	movs	r3, #1
 80028ca:	73fb      	strb	r3, [r7, #15]
 80028cc:	e047      	b.n	800295e <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	681a      	ldr	r2, [r3, #0]
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	f022 020e 	bic.w	r2, r2, #14
 80028dc:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	681a      	ldr	r2, [r3, #0]
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	f022 0201 	bic.w	r2, r2, #1
 80028ec:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80028f2:	681a      	ldr	r2, [r3, #0]
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80028f8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80028fc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002902:	f003 021c 	and.w	r2, r3, #28
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800290a:	2101      	movs	r1, #1
 800290c:	fa01 f202 	lsl.w	r2, r1, r2
 8002910:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002916:	687a      	ldr	r2, [r7, #4]
 8002918:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800291a:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002920:	2b00      	cmp	r3, #0
 8002922:	d00c      	beq.n	800293e <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002928:	681a      	ldr	r2, [r3, #0]
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800292e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002932:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002938:	687a      	ldr	r2, [r7, #4]
 800293a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800293c:	605a      	str	r2, [r3, #4]
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	2201      	movs	r2, #1
 8002942:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	2200      	movs	r2, #0
 800294a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002952:	2b00      	cmp	r3, #0
 8002954:	d003      	beq.n	800295e <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800295a:	6878      	ldr	r0, [r7, #4]
 800295c:	4798      	blx	r3
    }
  }
  return status;
 800295e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002960:	4618      	mov	r0, r3
 8002962:	3710      	adds	r7, #16
 8002964:	46bd      	mov	sp, r7
 8002966:	bd80      	pop	{r7, pc}

08002968 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002968:	b480      	push	{r7}
 800296a:	b087      	sub	sp, #28
 800296c:	af00      	add	r7, sp, #0
 800296e:	6078      	str	r0, [r7, #4]
 8002970:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002972:	2300      	movs	r3, #0
 8002974:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002976:	e166      	b.n	8002c46 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002978:	683b      	ldr	r3, [r7, #0]
 800297a:	681a      	ldr	r2, [r3, #0]
 800297c:	2101      	movs	r1, #1
 800297e:	697b      	ldr	r3, [r7, #20]
 8002980:	fa01 f303 	lsl.w	r3, r1, r3
 8002984:	4013      	ands	r3, r2
 8002986:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	2b00      	cmp	r3, #0
 800298c:	f000 8158 	beq.w	8002c40 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002990:	683b      	ldr	r3, [r7, #0]
 8002992:	685b      	ldr	r3, [r3, #4]
 8002994:	f003 0303 	and.w	r3, r3, #3
 8002998:	2b01      	cmp	r3, #1
 800299a:	d005      	beq.n	80029a8 <HAL_GPIO_Init+0x40>
 800299c:	683b      	ldr	r3, [r7, #0]
 800299e:	685b      	ldr	r3, [r3, #4]
 80029a0:	f003 0303 	and.w	r3, r3, #3
 80029a4:	2b02      	cmp	r3, #2
 80029a6:	d130      	bne.n	8002a0a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	689b      	ldr	r3, [r3, #8]
 80029ac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80029ae:	697b      	ldr	r3, [r7, #20]
 80029b0:	005b      	lsls	r3, r3, #1
 80029b2:	2203      	movs	r2, #3
 80029b4:	fa02 f303 	lsl.w	r3, r2, r3
 80029b8:	43db      	mvns	r3, r3
 80029ba:	693a      	ldr	r2, [r7, #16]
 80029bc:	4013      	ands	r3, r2
 80029be:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80029c0:	683b      	ldr	r3, [r7, #0]
 80029c2:	68da      	ldr	r2, [r3, #12]
 80029c4:	697b      	ldr	r3, [r7, #20]
 80029c6:	005b      	lsls	r3, r3, #1
 80029c8:	fa02 f303 	lsl.w	r3, r2, r3
 80029cc:	693a      	ldr	r2, [r7, #16]
 80029ce:	4313      	orrs	r3, r2
 80029d0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	693a      	ldr	r2, [r7, #16]
 80029d6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	685b      	ldr	r3, [r3, #4]
 80029dc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80029de:	2201      	movs	r2, #1
 80029e0:	697b      	ldr	r3, [r7, #20]
 80029e2:	fa02 f303 	lsl.w	r3, r2, r3
 80029e6:	43db      	mvns	r3, r3
 80029e8:	693a      	ldr	r2, [r7, #16]
 80029ea:	4013      	ands	r3, r2
 80029ec:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80029ee:	683b      	ldr	r3, [r7, #0]
 80029f0:	685b      	ldr	r3, [r3, #4]
 80029f2:	091b      	lsrs	r3, r3, #4
 80029f4:	f003 0201 	and.w	r2, r3, #1
 80029f8:	697b      	ldr	r3, [r7, #20]
 80029fa:	fa02 f303 	lsl.w	r3, r2, r3
 80029fe:	693a      	ldr	r2, [r7, #16]
 8002a00:	4313      	orrs	r3, r2
 8002a02:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	693a      	ldr	r2, [r7, #16]
 8002a08:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002a0a:	683b      	ldr	r3, [r7, #0]
 8002a0c:	685b      	ldr	r3, [r3, #4]
 8002a0e:	f003 0303 	and.w	r3, r3, #3
 8002a12:	2b03      	cmp	r3, #3
 8002a14:	d017      	beq.n	8002a46 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	68db      	ldr	r3, [r3, #12]
 8002a1a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002a1c:	697b      	ldr	r3, [r7, #20]
 8002a1e:	005b      	lsls	r3, r3, #1
 8002a20:	2203      	movs	r2, #3
 8002a22:	fa02 f303 	lsl.w	r3, r2, r3
 8002a26:	43db      	mvns	r3, r3
 8002a28:	693a      	ldr	r2, [r7, #16]
 8002a2a:	4013      	ands	r3, r2
 8002a2c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002a2e:	683b      	ldr	r3, [r7, #0]
 8002a30:	689a      	ldr	r2, [r3, #8]
 8002a32:	697b      	ldr	r3, [r7, #20]
 8002a34:	005b      	lsls	r3, r3, #1
 8002a36:	fa02 f303 	lsl.w	r3, r2, r3
 8002a3a:	693a      	ldr	r2, [r7, #16]
 8002a3c:	4313      	orrs	r3, r2
 8002a3e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	693a      	ldr	r2, [r7, #16]
 8002a44:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002a46:	683b      	ldr	r3, [r7, #0]
 8002a48:	685b      	ldr	r3, [r3, #4]
 8002a4a:	f003 0303 	and.w	r3, r3, #3
 8002a4e:	2b02      	cmp	r3, #2
 8002a50:	d123      	bne.n	8002a9a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002a52:	697b      	ldr	r3, [r7, #20]
 8002a54:	08da      	lsrs	r2, r3, #3
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	3208      	adds	r2, #8
 8002a5a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002a5e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002a60:	697b      	ldr	r3, [r7, #20]
 8002a62:	f003 0307 	and.w	r3, r3, #7
 8002a66:	009b      	lsls	r3, r3, #2
 8002a68:	220f      	movs	r2, #15
 8002a6a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a6e:	43db      	mvns	r3, r3
 8002a70:	693a      	ldr	r2, [r7, #16]
 8002a72:	4013      	ands	r3, r2
 8002a74:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002a76:	683b      	ldr	r3, [r7, #0]
 8002a78:	691a      	ldr	r2, [r3, #16]
 8002a7a:	697b      	ldr	r3, [r7, #20]
 8002a7c:	f003 0307 	and.w	r3, r3, #7
 8002a80:	009b      	lsls	r3, r3, #2
 8002a82:	fa02 f303 	lsl.w	r3, r2, r3
 8002a86:	693a      	ldr	r2, [r7, #16]
 8002a88:	4313      	orrs	r3, r2
 8002a8a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002a8c:	697b      	ldr	r3, [r7, #20]
 8002a8e:	08da      	lsrs	r2, r3, #3
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	3208      	adds	r2, #8
 8002a94:	6939      	ldr	r1, [r7, #16]
 8002a96:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002aa0:	697b      	ldr	r3, [r7, #20]
 8002aa2:	005b      	lsls	r3, r3, #1
 8002aa4:	2203      	movs	r2, #3
 8002aa6:	fa02 f303 	lsl.w	r3, r2, r3
 8002aaa:	43db      	mvns	r3, r3
 8002aac:	693a      	ldr	r2, [r7, #16]
 8002aae:	4013      	ands	r3, r2
 8002ab0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002ab2:	683b      	ldr	r3, [r7, #0]
 8002ab4:	685b      	ldr	r3, [r3, #4]
 8002ab6:	f003 0203 	and.w	r2, r3, #3
 8002aba:	697b      	ldr	r3, [r7, #20]
 8002abc:	005b      	lsls	r3, r3, #1
 8002abe:	fa02 f303 	lsl.w	r3, r2, r3
 8002ac2:	693a      	ldr	r2, [r7, #16]
 8002ac4:	4313      	orrs	r3, r2
 8002ac6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	693a      	ldr	r2, [r7, #16]
 8002acc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002ace:	683b      	ldr	r3, [r7, #0]
 8002ad0:	685b      	ldr	r3, [r3, #4]
 8002ad2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	f000 80b2 	beq.w	8002c40 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002adc:	4b61      	ldr	r3, [pc, #388]	@ (8002c64 <HAL_GPIO_Init+0x2fc>)
 8002ade:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ae0:	4a60      	ldr	r2, [pc, #384]	@ (8002c64 <HAL_GPIO_Init+0x2fc>)
 8002ae2:	f043 0301 	orr.w	r3, r3, #1
 8002ae6:	6613      	str	r3, [r2, #96]	@ 0x60
 8002ae8:	4b5e      	ldr	r3, [pc, #376]	@ (8002c64 <HAL_GPIO_Init+0x2fc>)
 8002aea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002aec:	f003 0301 	and.w	r3, r3, #1
 8002af0:	60bb      	str	r3, [r7, #8]
 8002af2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002af4:	4a5c      	ldr	r2, [pc, #368]	@ (8002c68 <HAL_GPIO_Init+0x300>)
 8002af6:	697b      	ldr	r3, [r7, #20]
 8002af8:	089b      	lsrs	r3, r3, #2
 8002afa:	3302      	adds	r3, #2
 8002afc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b00:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002b02:	697b      	ldr	r3, [r7, #20]
 8002b04:	f003 0303 	and.w	r3, r3, #3
 8002b08:	009b      	lsls	r3, r3, #2
 8002b0a:	220f      	movs	r2, #15
 8002b0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b10:	43db      	mvns	r3, r3
 8002b12:	693a      	ldr	r2, [r7, #16]
 8002b14:	4013      	ands	r3, r2
 8002b16:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002b1e:	d02b      	beq.n	8002b78 <HAL_GPIO_Init+0x210>
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	4a52      	ldr	r2, [pc, #328]	@ (8002c6c <HAL_GPIO_Init+0x304>)
 8002b24:	4293      	cmp	r3, r2
 8002b26:	d025      	beq.n	8002b74 <HAL_GPIO_Init+0x20c>
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	4a51      	ldr	r2, [pc, #324]	@ (8002c70 <HAL_GPIO_Init+0x308>)
 8002b2c:	4293      	cmp	r3, r2
 8002b2e:	d01f      	beq.n	8002b70 <HAL_GPIO_Init+0x208>
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	4a50      	ldr	r2, [pc, #320]	@ (8002c74 <HAL_GPIO_Init+0x30c>)
 8002b34:	4293      	cmp	r3, r2
 8002b36:	d019      	beq.n	8002b6c <HAL_GPIO_Init+0x204>
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	4a4f      	ldr	r2, [pc, #316]	@ (8002c78 <HAL_GPIO_Init+0x310>)
 8002b3c:	4293      	cmp	r3, r2
 8002b3e:	d013      	beq.n	8002b68 <HAL_GPIO_Init+0x200>
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	4a4e      	ldr	r2, [pc, #312]	@ (8002c7c <HAL_GPIO_Init+0x314>)
 8002b44:	4293      	cmp	r3, r2
 8002b46:	d00d      	beq.n	8002b64 <HAL_GPIO_Init+0x1fc>
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	4a4d      	ldr	r2, [pc, #308]	@ (8002c80 <HAL_GPIO_Init+0x318>)
 8002b4c:	4293      	cmp	r3, r2
 8002b4e:	d007      	beq.n	8002b60 <HAL_GPIO_Init+0x1f8>
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	4a4c      	ldr	r2, [pc, #304]	@ (8002c84 <HAL_GPIO_Init+0x31c>)
 8002b54:	4293      	cmp	r3, r2
 8002b56:	d101      	bne.n	8002b5c <HAL_GPIO_Init+0x1f4>
 8002b58:	2307      	movs	r3, #7
 8002b5a:	e00e      	b.n	8002b7a <HAL_GPIO_Init+0x212>
 8002b5c:	2308      	movs	r3, #8
 8002b5e:	e00c      	b.n	8002b7a <HAL_GPIO_Init+0x212>
 8002b60:	2306      	movs	r3, #6
 8002b62:	e00a      	b.n	8002b7a <HAL_GPIO_Init+0x212>
 8002b64:	2305      	movs	r3, #5
 8002b66:	e008      	b.n	8002b7a <HAL_GPIO_Init+0x212>
 8002b68:	2304      	movs	r3, #4
 8002b6a:	e006      	b.n	8002b7a <HAL_GPIO_Init+0x212>
 8002b6c:	2303      	movs	r3, #3
 8002b6e:	e004      	b.n	8002b7a <HAL_GPIO_Init+0x212>
 8002b70:	2302      	movs	r3, #2
 8002b72:	e002      	b.n	8002b7a <HAL_GPIO_Init+0x212>
 8002b74:	2301      	movs	r3, #1
 8002b76:	e000      	b.n	8002b7a <HAL_GPIO_Init+0x212>
 8002b78:	2300      	movs	r3, #0
 8002b7a:	697a      	ldr	r2, [r7, #20]
 8002b7c:	f002 0203 	and.w	r2, r2, #3
 8002b80:	0092      	lsls	r2, r2, #2
 8002b82:	4093      	lsls	r3, r2
 8002b84:	693a      	ldr	r2, [r7, #16]
 8002b86:	4313      	orrs	r3, r2
 8002b88:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002b8a:	4937      	ldr	r1, [pc, #220]	@ (8002c68 <HAL_GPIO_Init+0x300>)
 8002b8c:	697b      	ldr	r3, [r7, #20]
 8002b8e:	089b      	lsrs	r3, r3, #2
 8002b90:	3302      	adds	r3, #2
 8002b92:	693a      	ldr	r2, [r7, #16]
 8002b94:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002b98:	4b3b      	ldr	r3, [pc, #236]	@ (8002c88 <HAL_GPIO_Init+0x320>)
 8002b9a:	689b      	ldr	r3, [r3, #8]
 8002b9c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	43db      	mvns	r3, r3
 8002ba2:	693a      	ldr	r2, [r7, #16]
 8002ba4:	4013      	ands	r3, r2
 8002ba6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002ba8:	683b      	ldr	r3, [r7, #0]
 8002baa:	685b      	ldr	r3, [r3, #4]
 8002bac:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d003      	beq.n	8002bbc <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8002bb4:	693a      	ldr	r2, [r7, #16]
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	4313      	orrs	r3, r2
 8002bba:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002bbc:	4a32      	ldr	r2, [pc, #200]	@ (8002c88 <HAL_GPIO_Init+0x320>)
 8002bbe:	693b      	ldr	r3, [r7, #16]
 8002bc0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002bc2:	4b31      	ldr	r3, [pc, #196]	@ (8002c88 <HAL_GPIO_Init+0x320>)
 8002bc4:	68db      	ldr	r3, [r3, #12]
 8002bc6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	43db      	mvns	r3, r3
 8002bcc:	693a      	ldr	r2, [r7, #16]
 8002bce:	4013      	ands	r3, r2
 8002bd0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002bd2:	683b      	ldr	r3, [r7, #0]
 8002bd4:	685b      	ldr	r3, [r3, #4]
 8002bd6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d003      	beq.n	8002be6 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8002bde:	693a      	ldr	r2, [r7, #16]
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	4313      	orrs	r3, r2
 8002be4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002be6:	4a28      	ldr	r2, [pc, #160]	@ (8002c88 <HAL_GPIO_Init+0x320>)
 8002be8:	693b      	ldr	r3, [r7, #16]
 8002bea:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002bec:	4b26      	ldr	r3, [pc, #152]	@ (8002c88 <HAL_GPIO_Init+0x320>)
 8002bee:	685b      	ldr	r3, [r3, #4]
 8002bf0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	43db      	mvns	r3, r3
 8002bf6:	693a      	ldr	r2, [r7, #16]
 8002bf8:	4013      	ands	r3, r2
 8002bfa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002bfc:	683b      	ldr	r3, [r7, #0]
 8002bfe:	685b      	ldr	r3, [r3, #4]
 8002c00:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d003      	beq.n	8002c10 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8002c08:	693a      	ldr	r2, [r7, #16]
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	4313      	orrs	r3, r2
 8002c0e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002c10:	4a1d      	ldr	r2, [pc, #116]	@ (8002c88 <HAL_GPIO_Init+0x320>)
 8002c12:	693b      	ldr	r3, [r7, #16]
 8002c14:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002c16:	4b1c      	ldr	r3, [pc, #112]	@ (8002c88 <HAL_GPIO_Init+0x320>)
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	43db      	mvns	r3, r3
 8002c20:	693a      	ldr	r2, [r7, #16]
 8002c22:	4013      	ands	r3, r2
 8002c24:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002c26:	683b      	ldr	r3, [r7, #0]
 8002c28:	685b      	ldr	r3, [r3, #4]
 8002c2a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d003      	beq.n	8002c3a <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8002c32:	693a      	ldr	r2, [r7, #16]
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	4313      	orrs	r3, r2
 8002c38:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002c3a:	4a13      	ldr	r2, [pc, #76]	@ (8002c88 <HAL_GPIO_Init+0x320>)
 8002c3c:	693b      	ldr	r3, [r7, #16]
 8002c3e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002c40:	697b      	ldr	r3, [r7, #20]
 8002c42:	3301      	adds	r3, #1
 8002c44:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002c46:	683b      	ldr	r3, [r7, #0]
 8002c48:	681a      	ldr	r2, [r3, #0]
 8002c4a:	697b      	ldr	r3, [r7, #20]
 8002c4c:	fa22 f303 	lsr.w	r3, r2, r3
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	f47f ae91 	bne.w	8002978 <HAL_GPIO_Init+0x10>
  }
}
 8002c56:	bf00      	nop
 8002c58:	bf00      	nop
 8002c5a:	371c      	adds	r7, #28
 8002c5c:	46bd      	mov	sp, r7
 8002c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c62:	4770      	bx	lr
 8002c64:	40021000 	.word	0x40021000
 8002c68:	40010000 	.word	0x40010000
 8002c6c:	48000400 	.word	0x48000400
 8002c70:	48000800 	.word	0x48000800
 8002c74:	48000c00 	.word	0x48000c00
 8002c78:	48001000 	.word	0x48001000
 8002c7c:	48001400 	.word	0x48001400
 8002c80:	48001800 	.word	0x48001800
 8002c84:	48001c00 	.word	0x48001c00
 8002c88:	40010400 	.word	0x40010400

08002c8c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8002c8c:	b480      	push	{r7}
 8002c8e:	b087      	sub	sp, #28
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	6078      	str	r0, [r7, #4]
 8002c94:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002c96:	2300      	movs	r3, #0
 8002c98:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8002c9a:	e0c9      	b.n	8002e30 <HAL_GPIO_DeInit+0x1a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8002c9c:	2201      	movs	r2, #1
 8002c9e:	697b      	ldr	r3, [r7, #20]
 8002ca0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ca4:	683a      	ldr	r2, [r7, #0]
 8002ca6:	4013      	ands	r3, r2
 8002ca8:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8002caa:	693b      	ldr	r3, [r7, #16]
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	f000 80bc 	beq.w	8002e2a <HAL_GPIO_DeInit+0x19e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8002cb2:	4a66      	ldr	r2, [pc, #408]	@ (8002e4c <HAL_GPIO_DeInit+0x1c0>)
 8002cb4:	697b      	ldr	r3, [r7, #20]
 8002cb6:	089b      	lsrs	r3, r3, #2
 8002cb8:	3302      	adds	r3, #2
 8002cba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002cbe:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8002cc0:	697b      	ldr	r3, [r7, #20]
 8002cc2:	f003 0303 	and.w	r3, r3, #3
 8002cc6:	009b      	lsls	r3, r3, #2
 8002cc8:	220f      	movs	r2, #15
 8002cca:	fa02 f303 	lsl.w	r3, r2, r3
 8002cce:	68fa      	ldr	r2, [r7, #12]
 8002cd0:	4013      	ands	r3, r2
 8002cd2:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002cda:	d02b      	beq.n	8002d34 <HAL_GPIO_DeInit+0xa8>
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	4a5c      	ldr	r2, [pc, #368]	@ (8002e50 <HAL_GPIO_DeInit+0x1c4>)
 8002ce0:	4293      	cmp	r3, r2
 8002ce2:	d025      	beq.n	8002d30 <HAL_GPIO_DeInit+0xa4>
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	4a5b      	ldr	r2, [pc, #364]	@ (8002e54 <HAL_GPIO_DeInit+0x1c8>)
 8002ce8:	4293      	cmp	r3, r2
 8002cea:	d01f      	beq.n	8002d2c <HAL_GPIO_DeInit+0xa0>
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	4a5a      	ldr	r2, [pc, #360]	@ (8002e58 <HAL_GPIO_DeInit+0x1cc>)
 8002cf0:	4293      	cmp	r3, r2
 8002cf2:	d019      	beq.n	8002d28 <HAL_GPIO_DeInit+0x9c>
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	4a59      	ldr	r2, [pc, #356]	@ (8002e5c <HAL_GPIO_DeInit+0x1d0>)
 8002cf8:	4293      	cmp	r3, r2
 8002cfa:	d013      	beq.n	8002d24 <HAL_GPIO_DeInit+0x98>
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	4a58      	ldr	r2, [pc, #352]	@ (8002e60 <HAL_GPIO_DeInit+0x1d4>)
 8002d00:	4293      	cmp	r3, r2
 8002d02:	d00d      	beq.n	8002d20 <HAL_GPIO_DeInit+0x94>
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	4a57      	ldr	r2, [pc, #348]	@ (8002e64 <HAL_GPIO_DeInit+0x1d8>)
 8002d08:	4293      	cmp	r3, r2
 8002d0a:	d007      	beq.n	8002d1c <HAL_GPIO_DeInit+0x90>
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	4a56      	ldr	r2, [pc, #344]	@ (8002e68 <HAL_GPIO_DeInit+0x1dc>)
 8002d10:	4293      	cmp	r3, r2
 8002d12:	d101      	bne.n	8002d18 <HAL_GPIO_DeInit+0x8c>
 8002d14:	2307      	movs	r3, #7
 8002d16:	e00e      	b.n	8002d36 <HAL_GPIO_DeInit+0xaa>
 8002d18:	2308      	movs	r3, #8
 8002d1a:	e00c      	b.n	8002d36 <HAL_GPIO_DeInit+0xaa>
 8002d1c:	2306      	movs	r3, #6
 8002d1e:	e00a      	b.n	8002d36 <HAL_GPIO_DeInit+0xaa>
 8002d20:	2305      	movs	r3, #5
 8002d22:	e008      	b.n	8002d36 <HAL_GPIO_DeInit+0xaa>
 8002d24:	2304      	movs	r3, #4
 8002d26:	e006      	b.n	8002d36 <HAL_GPIO_DeInit+0xaa>
 8002d28:	2303      	movs	r3, #3
 8002d2a:	e004      	b.n	8002d36 <HAL_GPIO_DeInit+0xaa>
 8002d2c:	2302      	movs	r3, #2
 8002d2e:	e002      	b.n	8002d36 <HAL_GPIO_DeInit+0xaa>
 8002d30:	2301      	movs	r3, #1
 8002d32:	e000      	b.n	8002d36 <HAL_GPIO_DeInit+0xaa>
 8002d34:	2300      	movs	r3, #0
 8002d36:	697a      	ldr	r2, [r7, #20]
 8002d38:	f002 0203 	and.w	r2, r2, #3
 8002d3c:	0092      	lsls	r2, r2, #2
 8002d3e:	4093      	lsls	r3, r2
 8002d40:	68fa      	ldr	r2, [r7, #12]
 8002d42:	429a      	cmp	r2, r3
 8002d44:	d132      	bne.n	8002dac <HAL_GPIO_DeInit+0x120>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8002d46:	4b49      	ldr	r3, [pc, #292]	@ (8002e6c <HAL_GPIO_DeInit+0x1e0>)
 8002d48:	681a      	ldr	r2, [r3, #0]
 8002d4a:	693b      	ldr	r3, [r7, #16]
 8002d4c:	43db      	mvns	r3, r3
 8002d4e:	4947      	ldr	r1, [pc, #284]	@ (8002e6c <HAL_GPIO_DeInit+0x1e0>)
 8002d50:	4013      	ands	r3, r2
 8002d52:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8002d54:	4b45      	ldr	r3, [pc, #276]	@ (8002e6c <HAL_GPIO_DeInit+0x1e0>)
 8002d56:	685a      	ldr	r2, [r3, #4]
 8002d58:	693b      	ldr	r3, [r7, #16]
 8002d5a:	43db      	mvns	r3, r3
 8002d5c:	4943      	ldr	r1, [pc, #268]	@ (8002e6c <HAL_GPIO_DeInit+0x1e0>)
 8002d5e:	4013      	ands	r3, r2
 8002d60:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 8002d62:	4b42      	ldr	r3, [pc, #264]	@ (8002e6c <HAL_GPIO_DeInit+0x1e0>)
 8002d64:	68da      	ldr	r2, [r3, #12]
 8002d66:	693b      	ldr	r3, [r7, #16]
 8002d68:	43db      	mvns	r3, r3
 8002d6a:	4940      	ldr	r1, [pc, #256]	@ (8002e6c <HAL_GPIO_DeInit+0x1e0>)
 8002d6c:	4013      	ands	r3, r2
 8002d6e:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 8002d70:	4b3e      	ldr	r3, [pc, #248]	@ (8002e6c <HAL_GPIO_DeInit+0x1e0>)
 8002d72:	689a      	ldr	r2, [r3, #8]
 8002d74:	693b      	ldr	r3, [r7, #16]
 8002d76:	43db      	mvns	r3, r3
 8002d78:	493c      	ldr	r1, [pc, #240]	@ (8002e6c <HAL_GPIO_DeInit+0x1e0>)
 8002d7a:	4013      	ands	r3, r2
 8002d7c:	608b      	str	r3, [r1, #8]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 8002d7e:	697b      	ldr	r3, [r7, #20]
 8002d80:	f003 0303 	and.w	r3, r3, #3
 8002d84:	009b      	lsls	r3, r3, #2
 8002d86:	220f      	movs	r2, #15
 8002d88:	fa02 f303 	lsl.w	r3, r2, r3
 8002d8c:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8002d8e:	4a2f      	ldr	r2, [pc, #188]	@ (8002e4c <HAL_GPIO_DeInit+0x1c0>)
 8002d90:	697b      	ldr	r3, [r7, #20]
 8002d92:	089b      	lsrs	r3, r3, #2
 8002d94:	3302      	adds	r3, #2
 8002d96:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	43da      	mvns	r2, r3
 8002d9e:	482b      	ldr	r0, [pc, #172]	@ (8002e4c <HAL_GPIO_DeInit+0x1c0>)
 8002da0:	697b      	ldr	r3, [r7, #20]
 8002da2:	089b      	lsrs	r3, r3, #2
 8002da4:	400a      	ands	r2, r1
 8002da6:	3302      	adds	r3, #2
 8002da8:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681a      	ldr	r2, [r3, #0]
 8002db0:	697b      	ldr	r3, [r7, #20]
 8002db2:	005b      	lsls	r3, r3, #1
 8002db4:	2103      	movs	r1, #3
 8002db6:	fa01 f303 	lsl.w	r3, r1, r3
 8002dba:	431a      	orrs	r2, r3
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8002dc0:	697b      	ldr	r3, [r7, #20]
 8002dc2:	08da      	lsrs	r2, r3, #3
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	3208      	adds	r2, #8
 8002dc8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8002dcc:	697b      	ldr	r3, [r7, #20]
 8002dce:	f003 0307 	and.w	r3, r3, #7
 8002dd2:	009b      	lsls	r3, r3, #2
 8002dd4:	220f      	movs	r2, #15
 8002dd6:	fa02 f303 	lsl.w	r3, r2, r3
 8002dda:	43db      	mvns	r3, r3
 8002ddc:	697a      	ldr	r2, [r7, #20]
 8002dde:	08d2      	lsrs	r2, r2, #3
 8002de0:	4019      	ands	r1, r3
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	3208      	adds	r2, #8
 8002de6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	689a      	ldr	r2, [r3, #8]
 8002dee:	697b      	ldr	r3, [r7, #20]
 8002df0:	005b      	lsls	r3, r3, #1
 8002df2:	2103      	movs	r1, #3
 8002df4:	fa01 f303 	lsl.w	r3, r1, r3
 8002df8:	43db      	mvns	r3, r3
 8002dfa:	401a      	ands	r2, r3
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	685a      	ldr	r2, [r3, #4]
 8002e04:	2101      	movs	r1, #1
 8002e06:	697b      	ldr	r3, [r7, #20]
 8002e08:	fa01 f303 	lsl.w	r3, r1, r3
 8002e0c:	43db      	mvns	r3, r3
 8002e0e:	401a      	ands	r2, r3
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	68da      	ldr	r2, [r3, #12]
 8002e18:	697b      	ldr	r3, [r7, #20]
 8002e1a:	005b      	lsls	r3, r3, #1
 8002e1c:	2103      	movs	r1, #3
 8002e1e:	fa01 f303 	lsl.w	r3, r1, r3
 8002e22:	43db      	mvns	r3, r3
 8002e24:	401a      	ands	r2, r3
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	60da      	str	r2, [r3, #12]
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 8002e2a:	697b      	ldr	r3, [r7, #20]
 8002e2c:	3301      	adds	r3, #1
 8002e2e:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8002e30:	683a      	ldr	r2, [r7, #0]
 8002e32:	697b      	ldr	r3, [r7, #20]
 8002e34:	fa22 f303 	lsr.w	r3, r2, r3
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	f47f af2f 	bne.w	8002c9c <HAL_GPIO_DeInit+0x10>
  }
}
 8002e3e:	bf00      	nop
 8002e40:	bf00      	nop
 8002e42:	371c      	adds	r7, #28
 8002e44:	46bd      	mov	sp, r7
 8002e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e4a:	4770      	bx	lr
 8002e4c:	40010000 	.word	0x40010000
 8002e50:	48000400 	.word	0x48000400
 8002e54:	48000800 	.word	0x48000800
 8002e58:	48000c00 	.word	0x48000c00
 8002e5c:	48001000 	.word	0x48001000
 8002e60:	48001400 	.word	0x48001400
 8002e64:	48001800 	.word	0x48001800
 8002e68:	48001c00 	.word	0x48001c00
 8002e6c:	40010400 	.word	0x40010400

08002e70 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002e70:	b480      	push	{r7}
 8002e72:	b083      	sub	sp, #12
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	6078      	str	r0, [r7, #4]
 8002e78:	460b      	mov	r3, r1
 8002e7a:	807b      	strh	r3, [r7, #2]
 8002e7c:	4613      	mov	r3, r2
 8002e7e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002e80:	787b      	ldrb	r3, [r7, #1]
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d003      	beq.n	8002e8e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002e86:	887a      	ldrh	r2, [r7, #2]
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002e8c:	e002      	b.n	8002e94 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002e8e:	887a      	ldrh	r2, [r7, #2]
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002e94:	bf00      	nop
 8002e96:	370c      	adds	r7, #12
 8002e98:	46bd      	mov	sp, r7
 8002e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e9e:	4770      	bx	lr

08002ea0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002ea0:	b480      	push	{r7}
 8002ea2:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002ea4:	4b0d      	ldr	r3, [pc, #52]	@ (8002edc <HAL_PWREx_GetVoltageRange+0x3c>)
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002eac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002eb0:	d102      	bne.n	8002eb8 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8002eb2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002eb6:	e00b      	b.n	8002ed0 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8002eb8:	4b08      	ldr	r3, [pc, #32]	@ (8002edc <HAL_PWREx_GetVoltageRange+0x3c>)
 8002eba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002ebe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ec2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002ec6:	d102      	bne.n	8002ece <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8002ec8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002ecc:	e000      	b.n	8002ed0 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8002ece:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8002ed0:	4618      	mov	r0, r3
 8002ed2:	46bd      	mov	sp, r7
 8002ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed8:	4770      	bx	lr
 8002eda:	bf00      	nop
 8002edc:	40007000 	.word	0x40007000

08002ee0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002ee0:	b480      	push	{r7}
 8002ee2:	b085      	sub	sp, #20
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d141      	bne.n	8002f72 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002eee:	4b4b      	ldr	r3, [pc, #300]	@ (800301c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002ef6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002efa:	d131      	bne.n	8002f60 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002efc:	4b47      	ldr	r3, [pc, #284]	@ (800301c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002efe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002f02:	4a46      	ldr	r2, [pc, #280]	@ (800301c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f04:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002f08:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002f0c:	4b43      	ldr	r3, [pc, #268]	@ (800301c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002f14:	4a41      	ldr	r2, [pc, #260]	@ (800301c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f16:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002f1a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8002f1c:	4b40      	ldr	r3, [pc, #256]	@ (8003020 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	2232      	movs	r2, #50	@ 0x32
 8002f22:	fb02 f303 	mul.w	r3, r2, r3
 8002f26:	4a3f      	ldr	r2, [pc, #252]	@ (8003024 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002f28:	fba2 2303 	umull	r2, r3, r2, r3
 8002f2c:	0c9b      	lsrs	r3, r3, #18
 8002f2e:	3301      	adds	r3, #1
 8002f30:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002f32:	e002      	b.n	8002f3a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	3b01      	subs	r3, #1
 8002f38:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002f3a:	4b38      	ldr	r3, [pc, #224]	@ (800301c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f3c:	695b      	ldr	r3, [r3, #20]
 8002f3e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f42:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002f46:	d102      	bne.n	8002f4e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d1f2      	bne.n	8002f34 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002f4e:	4b33      	ldr	r3, [pc, #204]	@ (800301c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f50:	695b      	ldr	r3, [r3, #20]
 8002f52:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f56:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002f5a:	d158      	bne.n	800300e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002f5c:	2303      	movs	r3, #3
 8002f5e:	e057      	b.n	8003010 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002f60:	4b2e      	ldr	r3, [pc, #184]	@ (800301c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f62:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002f66:	4a2d      	ldr	r2, [pc, #180]	@ (800301c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f68:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002f6c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002f70:	e04d      	b.n	800300e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002f78:	d141      	bne.n	8002ffe <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002f7a:	4b28      	ldr	r3, [pc, #160]	@ (800301c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002f82:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002f86:	d131      	bne.n	8002fec <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002f88:	4b24      	ldr	r3, [pc, #144]	@ (800301c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f8a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002f8e:	4a23      	ldr	r2, [pc, #140]	@ (800301c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f90:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f94:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002f98:	4b20      	ldr	r3, [pc, #128]	@ (800301c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002fa0:	4a1e      	ldr	r2, [pc, #120]	@ (800301c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002fa2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002fa6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8002fa8:	4b1d      	ldr	r3, [pc, #116]	@ (8003020 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	2232      	movs	r2, #50	@ 0x32
 8002fae:	fb02 f303 	mul.w	r3, r2, r3
 8002fb2:	4a1c      	ldr	r2, [pc, #112]	@ (8003024 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002fb4:	fba2 2303 	umull	r2, r3, r2, r3
 8002fb8:	0c9b      	lsrs	r3, r3, #18
 8002fba:	3301      	adds	r3, #1
 8002fbc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002fbe:	e002      	b.n	8002fc6 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	3b01      	subs	r3, #1
 8002fc4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002fc6:	4b15      	ldr	r3, [pc, #84]	@ (800301c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002fc8:	695b      	ldr	r3, [r3, #20]
 8002fca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002fce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002fd2:	d102      	bne.n	8002fda <HAL_PWREx_ControlVoltageScaling+0xfa>
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d1f2      	bne.n	8002fc0 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002fda:	4b10      	ldr	r3, [pc, #64]	@ (800301c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002fdc:	695b      	ldr	r3, [r3, #20]
 8002fde:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002fe2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002fe6:	d112      	bne.n	800300e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002fe8:	2303      	movs	r3, #3
 8002fea:	e011      	b.n	8003010 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002fec:	4b0b      	ldr	r3, [pc, #44]	@ (800301c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002fee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002ff2:	4a0a      	ldr	r2, [pc, #40]	@ (800301c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002ff4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002ff8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002ffc:	e007      	b.n	800300e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002ffe:	4b07      	ldr	r3, [pc, #28]	@ (800301c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003006:	4a05      	ldr	r2, [pc, #20]	@ (800301c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003008:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800300c:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800300e:	2300      	movs	r3, #0
}
 8003010:	4618      	mov	r0, r3
 8003012:	3714      	adds	r7, #20
 8003014:	46bd      	mov	sp, r7
 8003016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800301a:	4770      	bx	lr
 800301c:	40007000 	.word	0x40007000
 8003020:	20000040 	.word	0x20000040
 8003024:	431bde83 	.word	0x431bde83

08003028 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8003028:	b480      	push	{r7}
 800302a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 800302c:	4b05      	ldr	r3, [pc, #20]	@ (8003044 <HAL_PWREx_EnableVddIO2+0x1c>)
 800302e:	685b      	ldr	r3, [r3, #4]
 8003030:	4a04      	ldr	r2, [pc, #16]	@ (8003044 <HAL_PWREx_EnableVddIO2+0x1c>)
 8003032:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003036:	6053      	str	r3, [r2, #4]
}
 8003038:	bf00      	nop
 800303a:	46bd      	mov	sp, r7
 800303c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003040:	4770      	bx	lr
 8003042:	bf00      	nop
 8003044:	40007000 	.word	0x40007000

08003048 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003048:	b580      	push	{r7, lr}
 800304a:	b088      	sub	sp, #32
 800304c:	af00      	add	r7, sp, #0
 800304e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	2b00      	cmp	r3, #0
 8003054:	d102      	bne.n	800305c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003056:	2301      	movs	r3, #1
 8003058:	f000 bc08 	b.w	800386c <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800305c:	4b96      	ldr	r3, [pc, #600]	@ (80032b8 <HAL_RCC_OscConfig+0x270>)
 800305e:	689b      	ldr	r3, [r3, #8]
 8003060:	f003 030c 	and.w	r3, r3, #12
 8003064:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003066:	4b94      	ldr	r3, [pc, #592]	@ (80032b8 <HAL_RCC_OscConfig+0x270>)
 8003068:	68db      	ldr	r3, [r3, #12]
 800306a:	f003 0303 	and.w	r3, r3, #3
 800306e:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	f003 0310 	and.w	r3, r3, #16
 8003078:	2b00      	cmp	r3, #0
 800307a:	f000 80e4 	beq.w	8003246 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800307e:	69bb      	ldr	r3, [r7, #24]
 8003080:	2b00      	cmp	r3, #0
 8003082:	d007      	beq.n	8003094 <HAL_RCC_OscConfig+0x4c>
 8003084:	69bb      	ldr	r3, [r7, #24]
 8003086:	2b0c      	cmp	r3, #12
 8003088:	f040 808b 	bne.w	80031a2 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800308c:	697b      	ldr	r3, [r7, #20]
 800308e:	2b01      	cmp	r3, #1
 8003090:	f040 8087 	bne.w	80031a2 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003094:	4b88      	ldr	r3, [pc, #544]	@ (80032b8 <HAL_RCC_OscConfig+0x270>)
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	f003 0302 	and.w	r3, r3, #2
 800309c:	2b00      	cmp	r3, #0
 800309e:	d005      	beq.n	80030ac <HAL_RCC_OscConfig+0x64>
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	699b      	ldr	r3, [r3, #24]
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d101      	bne.n	80030ac <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80030a8:	2301      	movs	r3, #1
 80030aa:	e3df      	b.n	800386c <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	6a1a      	ldr	r2, [r3, #32]
 80030b0:	4b81      	ldr	r3, [pc, #516]	@ (80032b8 <HAL_RCC_OscConfig+0x270>)
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	f003 0308 	and.w	r3, r3, #8
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d004      	beq.n	80030c6 <HAL_RCC_OscConfig+0x7e>
 80030bc:	4b7e      	ldr	r3, [pc, #504]	@ (80032b8 <HAL_RCC_OscConfig+0x270>)
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80030c4:	e005      	b.n	80030d2 <HAL_RCC_OscConfig+0x8a>
 80030c6:	4b7c      	ldr	r3, [pc, #496]	@ (80032b8 <HAL_RCC_OscConfig+0x270>)
 80030c8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80030cc:	091b      	lsrs	r3, r3, #4
 80030ce:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80030d2:	4293      	cmp	r3, r2
 80030d4:	d223      	bcs.n	800311e <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	6a1b      	ldr	r3, [r3, #32]
 80030da:	4618      	mov	r0, r3
 80030dc:	f000 fdcc 	bl	8003c78 <RCC_SetFlashLatencyFromMSIRange>
 80030e0:	4603      	mov	r3, r0
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d001      	beq.n	80030ea <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80030e6:	2301      	movs	r3, #1
 80030e8:	e3c0      	b.n	800386c <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80030ea:	4b73      	ldr	r3, [pc, #460]	@ (80032b8 <HAL_RCC_OscConfig+0x270>)
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	4a72      	ldr	r2, [pc, #456]	@ (80032b8 <HAL_RCC_OscConfig+0x270>)
 80030f0:	f043 0308 	orr.w	r3, r3, #8
 80030f4:	6013      	str	r3, [r2, #0]
 80030f6:	4b70      	ldr	r3, [pc, #448]	@ (80032b8 <HAL_RCC_OscConfig+0x270>)
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	6a1b      	ldr	r3, [r3, #32]
 8003102:	496d      	ldr	r1, [pc, #436]	@ (80032b8 <HAL_RCC_OscConfig+0x270>)
 8003104:	4313      	orrs	r3, r2
 8003106:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003108:	4b6b      	ldr	r3, [pc, #428]	@ (80032b8 <HAL_RCC_OscConfig+0x270>)
 800310a:	685b      	ldr	r3, [r3, #4]
 800310c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	69db      	ldr	r3, [r3, #28]
 8003114:	021b      	lsls	r3, r3, #8
 8003116:	4968      	ldr	r1, [pc, #416]	@ (80032b8 <HAL_RCC_OscConfig+0x270>)
 8003118:	4313      	orrs	r3, r2
 800311a:	604b      	str	r3, [r1, #4]
 800311c:	e025      	b.n	800316a <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800311e:	4b66      	ldr	r3, [pc, #408]	@ (80032b8 <HAL_RCC_OscConfig+0x270>)
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	4a65      	ldr	r2, [pc, #404]	@ (80032b8 <HAL_RCC_OscConfig+0x270>)
 8003124:	f043 0308 	orr.w	r3, r3, #8
 8003128:	6013      	str	r3, [r2, #0]
 800312a:	4b63      	ldr	r3, [pc, #396]	@ (80032b8 <HAL_RCC_OscConfig+0x270>)
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	6a1b      	ldr	r3, [r3, #32]
 8003136:	4960      	ldr	r1, [pc, #384]	@ (80032b8 <HAL_RCC_OscConfig+0x270>)
 8003138:	4313      	orrs	r3, r2
 800313a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800313c:	4b5e      	ldr	r3, [pc, #376]	@ (80032b8 <HAL_RCC_OscConfig+0x270>)
 800313e:	685b      	ldr	r3, [r3, #4]
 8003140:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	69db      	ldr	r3, [r3, #28]
 8003148:	021b      	lsls	r3, r3, #8
 800314a:	495b      	ldr	r1, [pc, #364]	@ (80032b8 <HAL_RCC_OscConfig+0x270>)
 800314c:	4313      	orrs	r3, r2
 800314e:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003150:	69bb      	ldr	r3, [r7, #24]
 8003152:	2b00      	cmp	r3, #0
 8003154:	d109      	bne.n	800316a <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	6a1b      	ldr	r3, [r3, #32]
 800315a:	4618      	mov	r0, r3
 800315c:	f000 fd8c 	bl	8003c78 <RCC_SetFlashLatencyFromMSIRange>
 8003160:	4603      	mov	r3, r0
 8003162:	2b00      	cmp	r3, #0
 8003164:	d001      	beq.n	800316a <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8003166:	2301      	movs	r3, #1
 8003168:	e380      	b.n	800386c <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800316a:	f000 fcc1 	bl	8003af0 <HAL_RCC_GetSysClockFreq>
 800316e:	4602      	mov	r2, r0
 8003170:	4b51      	ldr	r3, [pc, #324]	@ (80032b8 <HAL_RCC_OscConfig+0x270>)
 8003172:	689b      	ldr	r3, [r3, #8]
 8003174:	091b      	lsrs	r3, r3, #4
 8003176:	f003 030f 	and.w	r3, r3, #15
 800317a:	4950      	ldr	r1, [pc, #320]	@ (80032bc <HAL_RCC_OscConfig+0x274>)
 800317c:	5ccb      	ldrb	r3, [r1, r3]
 800317e:	f003 031f 	and.w	r3, r3, #31
 8003182:	fa22 f303 	lsr.w	r3, r2, r3
 8003186:	4a4e      	ldr	r2, [pc, #312]	@ (80032c0 <HAL_RCC_OscConfig+0x278>)
 8003188:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800318a:	4b4e      	ldr	r3, [pc, #312]	@ (80032c4 <HAL_RCC_OscConfig+0x27c>)
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	4618      	mov	r0, r3
 8003190:	f7ff f96c 	bl	800246c <HAL_InitTick>
 8003194:	4603      	mov	r3, r0
 8003196:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003198:	7bfb      	ldrb	r3, [r7, #15]
 800319a:	2b00      	cmp	r3, #0
 800319c:	d052      	beq.n	8003244 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800319e:	7bfb      	ldrb	r3, [r7, #15]
 80031a0:	e364      	b.n	800386c <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	699b      	ldr	r3, [r3, #24]
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d032      	beq.n	8003210 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80031aa:	4b43      	ldr	r3, [pc, #268]	@ (80032b8 <HAL_RCC_OscConfig+0x270>)
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	4a42      	ldr	r2, [pc, #264]	@ (80032b8 <HAL_RCC_OscConfig+0x270>)
 80031b0:	f043 0301 	orr.w	r3, r3, #1
 80031b4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80031b6:	f7ff f9a9 	bl	800250c <HAL_GetTick>
 80031ba:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80031bc:	e008      	b.n	80031d0 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80031be:	f7ff f9a5 	bl	800250c <HAL_GetTick>
 80031c2:	4602      	mov	r2, r0
 80031c4:	693b      	ldr	r3, [r7, #16]
 80031c6:	1ad3      	subs	r3, r2, r3
 80031c8:	2b02      	cmp	r3, #2
 80031ca:	d901      	bls.n	80031d0 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80031cc:	2303      	movs	r3, #3
 80031ce:	e34d      	b.n	800386c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80031d0:	4b39      	ldr	r3, [pc, #228]	@ (80032b8 <HAL_RCC_OscConfig+0x270>)
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	f003 0302 	and.w	r3, r3, #2
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d0f0      	beq.n	80031be <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80031dc:	4b36      	ldr	r3, [pc, #216]	@ (80032b8 <HAL_RCC_OscConfig+0x270>)
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	4a35      	ldr	r2, [pc, #212]	@ (80032b8 <HAL_RCC_OscConfig+0x270>)
 80031e2:	f043 0308 	orr.w	r3, r3, #8
 80031e6:	6013      	str	r3, [r2, #0]
 80031e8:	4b33      	ldr	r3, [pc, #204]	@ (80032b8 <HAL_RCC_OscConfig+0x270>)
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	6a1b      	ldr	r3, [r3, #32]
 80031f4:	4930      	ldr	r1, [pc, #192]	@ (80032b8 <HAL_RCC_OscConfig+0x270>)
 80031f6:	4313      	orrs	r3, r2
 80031f8:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80031fa:	4b2f      	ldr	r3, [pc, #188]	@ (80032b8 <HAL_RCC_OscConfig+0x270>)
 80031fc:	685b      	ldr	r3, [r3, #4]
 80031fe:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	69db      	ldr	r3, [r3, #28]
 8003206:	021b      	lsls	r3, r3, #8
 8003208:	492b      	ldr	r1, [pc, #172]	@ (80032b8 <HAL_RCC_OscConfig+0x270>)
 800320a:	4313      	orrs	r3, r2
 800320c:	604b      	str	r3, [r1, #4]
 800320e:	e01a      	b.n	8003246 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003210:	4b29      	ldr	r3, [pc, #164]	@ (80032b8 <HAL_RCC_OscConfig+0x270>)
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	4a28      	ldr	r2, [pc, #160]	@ (80032b8 <HAL_RCC_OscConfig+0x270>)
 8003216:	f023 0301 	bic.w	r3, r3, #1
 800321a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800321c:	f7ff f976 	bl	800250c <HAL_GetTick>
 8003220:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003222:	e008      	b.n	8003236 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003224:	f7ff f972 	bl	800250c <HAL_GetTick>
 8003228:	4602      	mov	r2, r0
 800322a:	693b      	ldr	r3, [r7, #16]
 800322c:	1ad3      	subs	r3, r2, r3
 800322e:	2b02      	cmp	r3, #2
 8003230:	d901      	bls.n	8003236 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8003232:	2303      	movs	r3, #3
 8003234:	e31a      	b.n	800386c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003236:	4b20      	ldr	r3, [pc, #128]	@ (80032b8 <HAL_RCC_OscConfig+0x270>)
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f003 0302 	and.w	r3, r3, #2
 800323e:	2b00      	cmp	r3, #0
 8003240:	d1f0      	bne.n	8003224 <HAL_RCC_OscConfig+0x1dc>
 8003242:	e000      	b.n	8003246 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003244:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	f003 0301 	and.w	r3, r3, #1
 800324e:	2b00      	cmp	r3, #0
 8003250:	d073      	beq.n	800333a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003252:	69bb      	ldr	r3, [r7, #24]
 8003254:	2b08      	cmp	r3, #8
 8003256:	d005      	beq.n	8003264 <HAL_RCC_OscConfig+0x21c>
 8003258:	69bb      	ldr	r3, [r7, #24]
 800325a:	2b0c      	cmp	r3, #12
 800325c:	d10e      	bne.n	800327c <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800325e:	697b      	ldr	r3, [r7, #20]
 8003260:	2b03      	cmp	r3, #3
 8003262:	d10b      	bne.n	800327c <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003264:	4b14      	ldr	r3, [pc, #80]	@ (80032b8 <HAL_RCC_OscConfig+0x270>)
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800326c:	2b00      	cmp	r3, #0
 800326e:	d063      	beq.n	8003338 <HAL_RCC_OscConfig+0x2f0>
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	685b      	ldr	r3, [r3, #4]
 8003274:	2b00      	cmp	r3, #0
 8003276:	d15f      	bne.n	8003338 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003278:	2301      	movs	r3, #1
 800327a:	e2f7      	b.n	800386c <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	685b      	ldr	r3, [r3, #4]
 8003280:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003284:	d106      	bne.n	8003294 <HAL_RCC_OscConfig+0x24c>
 8003286:	4b0c      	ldr	r3, [pc, #48]	@ (80032b8 <HAL_RCC_OscConfig+0x270>)
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	4a0b      	ldr	r2, [pc, #44]	@ (80032b8 <HAL_RCC_OscConfig+0x270>)
 800328c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003290:	6013      	str	r3, [r2, #0]
 8003292:	e025      	b.n	80032e0 <HAL_RCC_OscConfig+0x298>
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	685b      	ldr	r3, [r3, #4]
 8003298:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800329c:	d114      	bne.n	80032c8 <HAL_RCC_OscConfig+0x280>
 800329e:	4b06      	ldr	r3, [pc, #24]	@ (80032b8 <HAL_RCC_OscConfig+0x270>)
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	4a05      	ldr	r2, [pc, #20]	@ (80032b8 <HAL_RCC_OscConfig+0x270>)
 80032a4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80032a8:	6013      	str	r3, [r2, #0]
 80032aa:	4b03      	ldr	r3, [pc, #12]	@ (80032b8 <HAL_RCC_OscConfig+0x270>)
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	4a02      	ldr	r2, [pc, #8]	@ (80032b8 <HAL_RCC_OscConfig+0x270>)
 80032b0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80032b4:	6013      	str	r3, [r2, #0]
 80032b6:	e013      	b.n	80032e0 <HAL_RCC_OscConfig+0x298>
 80032b8:	40021000 	.word	0x40021000
 80032bc:	0800a228 	.word	0x0800a228
 80032c0:	20000040 	.word	0x20000040
 80032c4:	20000044 	.word	0x20000044
 80032c8:	4ba0      	ldr	r3, [pc, #640]	@ (800354c <HAL_RCC_OscConfig+0x504>)
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	4a9f      	ldr	r2, [pc, #636]	@ (800354c <HAL_RCC_OscConfig+0x504>)
 80032ce:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80032d2:	6013      	str	r3, [r2, #0]
 80032d4:	4b9d      	ldr	r3, [pc, #628]	@ (800354c <HAL_RCC_OscConfig+0x504>)
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	4a9c      	ldr	r2, [pc, #624]	@ (800354c <HAL_RCC_OscConfig+0x504>)
 80032da:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80032de:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	685b      	ldr	r3, [r3, #4]
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d013      	beq.n	8003310 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032e8:	f7ff f910 	bl	800250c <HAL_GetTick>
 80032ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80032ee:	e008      	b.n	8003302 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80032f0:	f7ff f90c 	bl	800250c <HAL_GetTick>
 80032f4:	4602      	mov	r2, r0
 80032f6:	693b      	ldr	r3, [r7, #16]
 80032f8:	1ad3      	subs	r3, r2, r3
 80032fa:	2b64      	cmp	r3, #100	@ 0x64
 80032fc:	d901      	bls.n	8003302 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80032fe:	2303      	movs	r3, #3
 8003300:	e2b4      	b.n	800386c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003302:	4b92      	ldr	r3, [pc, #584]	@ (800354c <HAL_RCC_OscConfig+0x504>)
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800330a:	2b00      	cmp	r3, #0
 800330c:	d0f0      	beq.n	80032f0 <HAL_RCC_OscConfig+0x2a8>
 800330e:	e014      	b.n	800333a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003310:	f7ff f8fc 	bl	800250c <HAL_GetTick>
 8003314:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003316:	e008      	b.n	800332a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003318:	f7ff f8f8 	bl	800250c <HAL_GetTick>
 800331c:	4602      	mov	r2, r0
 800331e:	693b      	ldr	r3, [r7, #16]
 8003320:	1ad3      	subs	r3, r2, r3
 8003322:	2b64      	cmp	r3, #100	@ 0x64
 8003324:	d901      	bls.n	800332a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003326:	2303      	movs	r3, #3
 8003328:	e2a0      	b.n	800386c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800332a:	4b88      	ldr	r3, [pc, #544]	@ (800354c <HAL_RCC_OscConfig+0x504>)
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003332:	2b00      	cmp	r3, #0
 8003334:	d1f0      	bne.n	8003318 <HAL_RCC_OscConfig+0x2d0>
 8003336:	e000      	b.n	800333a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003338:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	f003 0302 	and.w	r3, r3, #2
 8003342:	2b00      	cmp	r3, #0
 8003344:	d060      	beq.n	8003408 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003346:	69bb      	ldr	r3, [r7, #24]
 8003348:	2b04      	cmp	r3, #4
 800334a:	d005      	beq.n	8003358 <HAL_RCC_OscConfig+0x310>
 800334c:	69bb      	ldr	r3, [r7, #24]
 800334e:	2b0c      	cmp	r3, #12
 8003350:	d119      	bne.n	8003386 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003352:	697b      	ldr	r3, [r7, #20]
 8003354:	2b02      	cmp	r3, #2
 8003356:	d116      	bne.n	8003386 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003358:	4b7c      	ldr	r3, [pc, #496]	@ (800354c <HAL_RCC_OscConfig+0x504>)
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003360:	2b00      	cmp	r3, #0
 8003362:	d005      	beq.n	8003370 <HAL_RCC_OscConfig+0x328>
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	68db      	ldr	r3, [r3, #12]
 8003368:	2b00      	cmp	r3, #0
 800336a:	d101      	bne.n	8003370 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800336c:	2301      	movs	r3, #1
 800336e:	e27d      	b.n	800386c <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003370:	4b76      	ldr	r3, [pc, #472]	@ (800354c <HAL_RCC_OscConfig+0x504>)
 8003372:	685b      	ldr	r3, [r3, #4]
 8003374:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	691b      	ldr	r3, [r3, #16]
 800337c:	061b      	lsls	r3, r3, #24
 800337e:	4973      	ldr	r1, [pc, #460]	@ (800354c <HAL_RCC_OscConfig+0x504>)
 8003380:	4313      	orrs	r3, r2
 8003382:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003384:	e040      	b.n	8003408 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	68db      	ldr	r3, [r3, #12]
 800338a:	2b00      	cmp	r3, #0
 800338c:	d023      	beq.n	80033d6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800338e:	4b6f      	ldr	r3, [pc, #444]	@ (800354c <HAL_RCC_OscConfig+0x504>)
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	4a6e      	ldr	r2, [pc, #440]	@ (800354c <HAL_RCC_OscConfig+0x504>)
 8003394:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003398:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800339a:	f7ff f8b7 	bl	800250c <HAL_GetTick>
 800339e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80033a0:	e008      	b.n	80033b4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80033a2:	f7ff f8b3 	bl	800250c <HAL_GetTick>
 80033a6:	4602      	mov	r2, r0
 80033a8:	693b      	ldr	r3, [r7, #16]
 80033aa:	1ad3      	subs	r3, r2, r3
 80033ac:	2b02      	cmp	r3, #2
 80033ae:	d901      	bls.n	80033b4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80033b0:	2303      	movs	r3, #3
 80033b2:	e25b      	b.n	800386c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80033b4:	4b65      	ldr	r3, [pc, #404]	@ (800354c <HAL_RCC_OscConfig+0x504>)
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d0f0      	beq.n	80033a2 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80033c0:	4b62      	ldr	r3, [pc, #392]	@ (800354c <HAL_RCC_OscConfig+0x504>)
 80033c2:	685b      	ldr	r3, [r3, #4]
 80033c4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	691b      	ldr	r3, [r3, #16]
 80033cc:	061b      	lsls	r3, r3, #24
 80033ce:	495f      	ldr	r1, [pc, #380]	@ (800354c <HAL_RCC_OscConfig+0x504>)
 80033d0:	4313      	orrs	r3, r2
 80033d2:	604b      	str	r3, [r1, #4]
 80033d4:	e018      	b.n	8003408 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80033d6:	4b5d      	ldr	r3, [pc, #372]	@ (800354c <HAL_RCC_OscConfig+0x504>)
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	4a5c      	ldr	r2, [pc, #368]	@ (800354c <HAL_RCC_OscConfig+0x504>)
 80033dc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80033e0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033e2:	f7ff f893 	bl	800250c <HAL_GetTick>
 80033e6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80033e8:	e008      	b.n	80033fc <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80033ea:	f7ff f88f 	bl	800250c <HAL_GetTick>
 80033ee:	4602      	mov	r2, r0
 80033f0:	693b      	ldr	r3, [r7, #16]
 80033f2:	1ad3      	subs	r3, r2, r3
 80033f4:	2b02      	cmp	r3, #2
 80033f6:	d901      	bls.n	80033fc <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80033f8:	2303      	movs	r3, #3
 80033fa:	e237      	b.n	800386c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80033fc:	4b53      	ldr	r3, [pc, #332]	@ (800354c <HAL_RCC_OscConfig+0x504>)
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003404:	2b00      	cmp	r3, #0
 8003406:	d1f0      	bne.n	80033ea <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	f003 0308 	and.w	r3, r3, #8
 8003410:	2b00      	cmp	r3, #0
 8003412:	d03c      	beq.n	800348e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	695b      	ldr	r3, [r3, #20]
 8003418:	2b00      	cmp	r3, #0
 800341a:	d01c      	beq.n	8003456 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800341c:	4b4b      	ldr	r3, [pc, #300]	@ (800354c <HAL_RCC_OscConfig+0x504>)
 800341e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003422:	4a4a      	ldr	r2, [pc, #296]	@ (800354c <HAL_RCC_OscConfig+0x504>)
 8003424:	f043 0301 	orr.w	r3, r3, #1
 8003428:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800342c:	f7ff f86e 	bl	800250c <HAL_GetTick>
 8003430:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003432:	e008      	b.n	8003446 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003434:	f7ff f86a 	bl	800250c <HAL_GetTick>
 8003438:	4602      	mov	r2, r0
 800343a:	693b      	ldr	r3, [r7, #16]
 800343c:	1ad3      	subs	r3, r2, r3
 800343e:	2b02      	cmp	r3, #2
 8003440:	d901      	bls.n	8003446 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003442:	2303      	movs	r3, #3
 8003444:	e212      	b.n	800386c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003446:	4b41      	ldr	r3, [pc, #260]	@ (800354c <HAL_RCC_OscConfig+0x504>)
 8003448:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800344c:	f003 0302 	and.w	r3, r3, #2
 8003450:	2b00      	cmp	r3, #0
 8003452:	d0ef      	beq.n	8003434 <HAL_RCC_OscConfig+0x3ec>
 8003454:	e01b      	b.n	800348e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003456:	4b3d      	ldr	r3, [pc, #244]	@ (800354c <HAL_RCC_OscConfig+0x504>)
 8003458:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800345c:	4a3b      	ldr	r2, [pc, #236]	@ (800354c <HAL_RCC_OscConfig+0x504>)
 800345e:	f023 0301 	bic.w	r3, r3, #1
 8003462:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003466:	f7ff f851 	bl	800250c <HAL_GetTick>
 800346a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800346c:	e008      	b.n	8003480 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800346e:	f7ff f84d 	bl	800250c <HAL_GetTick>
 8003472:	4602      	mov	r2, r0
 8003474:	693b      	ldr	r3, [r7, #16]
 8003476:	1ad3      	subs	r3, r2, r3
 8003478:	2b02      	cmp	r3, #2
 800347a:	d901      	bls.n	8003480 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800347c:	2303      	movs	r3, #3
 800347e:	e1f5      	b.n	800386c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003480:	4b32      	ldr	r3, [pc, #200]	@ (800354c <HAL_RCC_OscConfig+0x504>)
 8003482:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003486:	f003 0302 	and.w	r3, r3, #2
 800348a:	2b00      	cmp	r3, #0
 800348c:	d1ef      	bne.n	800346e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f003 0304 	and.w	r3, r3, #4
 8003496:	2b00      	cmp	r3, #0
 8003498:	f000 80a6 	beq.w	80035e8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800349c:	2300      	movs	r3, #0
 800349e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80034a0:	4b2a      	ldr	r3, [pc, #168]	@ (800354c <HAL_RCC_OscConfig+0x504>)
 80034a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034a4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d10d      	bne.n	80034c8 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80034ac:	4b27      	ldr	r3, [pc, #156]	@ (800354c <HAL_RCC_OscConfig+0x504>)
 80034ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034b0:	4a26      	ldr	r2, [pc, #152]	@ (800354c <HAL_RCC_OscConfig+0x504>)
 80034b2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80034b6:	6593      	str	r3, [r2, #88]	@ 0x58
 80034b8:	4b24      	ldr	r3, [pc, #144]	@ (800354c <HAL_RCC_OscConfig+0x504>)
 80034ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034bc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80034c0:	60bb      	str	r3, [r7, #8]
 80034c2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80034c4:	2301      	movs	r3, #1
 80034c6:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80034c8:	4b21      	ldr	r3, [pc, #132]	@ (8003550 <HAL_RCC_OscConfig+0x508>)
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d118      	bne.n	8003506 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80034d4:	4b1e      	ldr	r3, [pc, #120]	@ (8003550 <HAL_RCC_OscConfig+0x508>)
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	4a1d      	ldr	r2, [pc, #116]	@ (8003550 <HAL_RCC_OscConfig+0x508>)
 80034da:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80034de:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80034e0:	f7ff f814 	bl	800250c <HAL_GetTick>
 80034e4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80034e6:	e008      	b.n	80034fa <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80034e8:	f7ff f810 	bl	800250c <HAL_GetTick>
 80034ec:	4602      	mov	r2, r0
 80034ee:	693b      	ldr	r3, [r7, #16]
 80034f0:	1ad3      	subs	r3, r2, r3
 80034f2:	2b02      	cmp	r3, #2
 80034f4:	d901      	bls.n	80034fa <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80034f6:	2303      	movs	r3, #3
 80034f8:	e1b8      	b.n	800386c <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80034fa:	4b15      	ldr	r3, [pc, #84]	@ (8003550 <HAL_RCC_OscConfig+0x508>)
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003502:	2b00      	cmp	r3, #0
 8003504:	d0f0      	beq.n	80034e8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	689b      	ldr	r3, [r3, #8]
 800350a:	2b01      	cmp	r3, #1
 800350c:	d108      	bne.n	8003520 <HAL_RCC_OscConfig+0x4d8>
 800350e:	4b0f      	ldr	r3, [pc, #60]	@ (800354c <HAL_RCC_OscConfig+0x504>)
 8003510:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003514:	4a0d      	ldr	r2, [pc, #52]	@ (800354c <HAL_RCC_OscConfig+0x504>)
 8003516:	f043 0301 	orr.w	r3, r3, #1
 800351a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800351e:	e029      	b.n	8003574 <HAL_RCC_OscConfig+0x52c>
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	689b      	ldr	r3, [r3, #8]
 8003524:	2b05      	cmp	r3, #5
 8003526:	d115      	bne.n	8003554 <HAL_RCC_OscConfig+0x50c>
 8003528:	4b08      	ldr	r3, [pc, #32]	@ (800354c <HAL_RCC_OscConfig+0x504>)
 800352a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800352e:	4a07      	ldr	r2, [pc, #28]	@ (800354c <HAL_RCC_OscConfig+0x504>)
 8003530:	f043 0304 	orr.w	r3, r3, #4
 8003534:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003538:	4b04      	ldr	r3, [pc, #16]	@ (800354c <HAL_RCC_OscConfig+0x504>)
 800353a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800353e:	4a03      	ldr	r2, [pc, #12]	@ (800354c <HAL_RCC_OscConfig+0x504>)
 8003540:	f043 0301 	orr.w	r3, r3, #1
 8003544:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003548:	e014      	b.n	8003574 <HAL_RCC_OscConfig+0x52c>
 800354a:	bf00      	nop
 800354c:	40021000 	.word	0x40021000
 8003550:	40007000 	.word	0x40007000
 8003554:	4b9d      	ldr	r3, [pc, #628]	@ (80037cc <HAL_RCC_OscConfig+0x784>)
 8003556:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800355a:	4a9c      	ldr	r2, [pc, #624]	@ (80037cc <HAL_RCC_OscConfig+0x784>)
 800355c:	f023 0301 	bic.w	r3, r3, #1
 8003560:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003564:	4b99      	ldr	r3, [pc, #612]	@ (80037cc <HAL_RCC_OscConfig+0x784>)
 8003566:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800356a:	4a98      	ldr	r2, [pc, #608]	@ (80037cc <HAL_RCC_OscConfig+0x784>)
 800356c:	f023 0304 	bic.w	r3, r3, #4
 8003570:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	689b      	ldr	r3, [r3, #8]
 8003578:	2b00      	cmp	r3, #0
 800357a:	d016      	beq.n	80035aa <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800357c:	f7fe ffc6 	bl	800250c <HAL_GetTick>
 8003580:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003582:	e00a      	b.n	800359a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003584:	f7fe ffc2 	bl	800250c <HAL_GetTick>
 8003588:	4602      	mov	r2, r0
 800358a:	693b      	ldr	r3, [r7, #16]
 800358c:	1ad3      	subs	r3, r2, r3
 800358e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003592:	4293      	cmp	r3, r2
 8003594:	d901      	bls.n	800359a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003596:	2303      	movs	r3, #3
 8003598:	e168      	b.n	800386c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800359a:	4b8c      	ldr	r3, [pc, #560]	@ (80037cc <HAL_RCC_OscConfig+0x784>)
 800359c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035a0:	f003 0302 	and.w	r3, r3, #2
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d0ed      	beq.n	8003584 <HAL_RCC_OscConfig+0x53c>
 80035a8:	e015      	b.n	80035d6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035aa:	f7fe ffaf 	bl	800250c <HAL_GetTick>
 80035ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80035b0:	e00a      	b.n	80035c8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80035b2:	f7fe ffab 	bl	800250c <HAL_GetTick>
 80035b6:	4602      	mov	r2, r0
 80035b8:	693b      	ldr	r3, [r7, #16]
 80035ba:	1ad3      	subs	r3, r2, r3
 80035bc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80035c0:	4293      	cmp	r3, r2
 80035c2:	d901      	bls.n	80035c8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80035c4:	2303      	movs	r3, #3
 80035c6:	e151      	b.n	800386c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80035c8:	4b80      	ldr	r3, [pc, #512]	@ (80037cc <HAL_RCC_OscConfig+0x784>)
 80035ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035ce:	f003 0302 	and.w	r3, r3, #2
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d1ed      	bne.n	80035b2 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80035d6:	7ffb      	ldrb	r3, [r7, #31]
 80035d8:	2b01      	cmp	r3, #1
 80035da:	d105      	bne.n	80035e8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80035dc:	4b7b      	ldr	r3, [pc, #492]	@ (80037cc <HAL_RCC_OscConfig+0x784>)
 80035de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035e0:	4a7a      	ldr	r2, [pc, #488]	@ (80037cc <HAL_RCC_OscConfig+0x784>)
 80035e2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80035e6:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	f003 0320 	and.w	r3, r3, #32
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d03c      	beq.n	800366e <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d01c      	beq.n	8003636 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80035fc:	4b73      	ldr	r3, [pc, #460]	@ (80037cc <HAL_RCC_OscConfig+0x784>)
 80035fe:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003602:	4a72      	ldr	r2, [pc, #456]	@ (80037cc <HAL_RCC_OscConfig+0x784>)
 8003604:	f043 0301 	orr.w	r3, r3, #1
 8003608:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800360c:	f7fe ff7e 	bl	800250c <HAL_GetTick>
 8003610:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003612:	e008      	b.n	8003626 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003614:	f7fe ff7a 	bl	800250c <HAL_GetTick>
 8003618:	4602      	mov	r2, r0
 800361a:	693b      	ldr	r3, [r7, #16]
 800361c:	1ad3      	subs	r3, r2, r3
 800361e:	2b02      	cmp	r3, #2
 8003620:	d901      	bls.n	8003626 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8003622:	2303      	movs	r3, #3
 8003624:	e122      	b.n	800386c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003626:	4b69      	ldr	r3, [pc, #420]	@ (80037cc <HAL_RCC_OscConfig+0x784>)
 8003628:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800362c:	f003 0302 	and.w	r3, r3, #2
 8003630:	2b00      	cmp	r3, #0
 8003632:	d0ef      	beq.n	8003614 <HAL_RCC_OscConfig+0x5cc>
 8003634:	e01b      	b.n	800366e <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003636:	4b65      	ldr	r3, [pc, #404]	@ (80037cc <HAL_RCC_OscConfig+0x784>)
 8003638:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800363c:	4a63      	ldr	r2, [pc, #396]	@ (80037cc <HAL_RCC_OscConfig+0x784>)
 800363e:	f023 0301 	bic.w	r3, r3, #1
 8003642:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003646:	f7fe ff61 	bl	800250c <HAL_GetTick>
 800364a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800364c:	e008      	b.n	8003660 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800364e:	f7fe ff5d 	bl	800250c <HAL_GetTick>
 8003652:	4602      	mov	r2, r0
 8003654:	693b      	ldr	r3, [r7, #16]
 8003656:	1ad3      	subs	r3, r2, r3
 8003658:	2b02      	cmp	r3, #2
 800365a:	d901      	bls.n	8003660 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 800365c:	2303      	movs	r3, #3
 800365e:	e105      	b.n	800386c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003660:	4b5a      	ldr	r3, [pc, #360]	@ (80037cc <HAL_RCC_OscConfig+0x784>)
 8003662:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003666:	f003 0302 	and.w	r3, r3, #2
 800366a:	2b00      	cmp	r3, #0
 800366c:	d1ef      	bne.n	800364e <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003672:	2b00      	cmp	r3, #0
 8003674:	f000 80f9 	beq.w	800386a <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800367c:	2b02      	cmp	r3, #2
 800367e:	f040 80cf 	bne.w	8003820 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003682:	4b52      	ldr	r3, [pc, #328]	@ (80037cc <HAL_RCC_OscConfig+0x784>)
 8003684:	68db      	ldr	r3, [r3, #12]
 8003686:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003688:	697b      	ldr	r3, [r7, #20]
 800368a:	f003 0203 	and.w	r2, r3, #3
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003692:	429a      	cmp	r2, r3
 8003694:	d12c      	bne.n	80036f0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003696:	697b      	ldr	r3, [r7, #20]
 8003698:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036a0:	3b01      	subs	r3, #1
 80036a2:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80036a4:	429a      	cmp	r2, r3
 80036a6:	d123      	bne.n	80036f0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80036a8:	697b      	ldr	r3, [r7, #20]
 80036aa:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80036b2:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80036b4:	429a      	cmp	r2, r3
 80036b6:	d11b      	bne.n	80036f0 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80036b8:	697b      	ldr	r3, [r7, #20]
 80036ba:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036c2:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80036c4:	429a      	cmp	r2, r3
 80036c6:	d113      	bne.n	80036f0 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80036c8:	697b      	ldr	r3, [r7, #20]
 80036ca:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80036d2:	085b      	lsrs	r3, r3, #1
 80036d4:	3b01      	subs	r3, #1
 80036d6:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80036d8:	429a      	cmp	r2, r3
 80036da:	d109      	bne.n	80036f0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80036dc:	697b      	ldr	r3, [r7, #20]
 80036de:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036e6:	085b      	lsrs	r3, r3, #1
 80036e8:	3b01      	subs	r3, #1
 80036ea:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80036ec:	429a      	cmp	r2, r3
 80036ee:	d071      	beq.n	80037d4 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80036f0:	69bb      	ldr	r3, [r7, #24]
 80036f2:	2b0c      	cmp	r3, #12
 80036f4:	d068      	beq.n	80037c8 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80036f6:	4b35      	ldr	r3, [pc, #212]	@ (80037cc <HAL_RCC_OscConfig+0x784>)
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d105      	bne.n	800370e <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003702:	4b32      	ldr	r3, [pc, #200]	@ (80037cc <HAL_RCC_OscConfig+0x784>)
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800370a:	2b00      	cmp	r3, #0
 800370c:	d001      	beq.n	8003712 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 800370e:	2301      	movs	r3, #1
 8003710:	e0ac      	b.n	800386c <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003712:	4b2e      	ldr	r3, [pc, #184]	@ (80037cc <HAL_RCC_OscConfig+0x784>)
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	4a2d      	ldr	r2, [pc, #180]	@ (80037cc <HAL_RCC_OscConfig+0x784>)
 8003718:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800371c:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800371e:	f7fe fef5 	bl	800250c <HAL_GetTick>
 8003722:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003724:	e008      	b.n	8003738 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003726:	f7fe fef1 	bl	800250c <HAL_GetTick>
 800372a:	4602      	mov	r2, r0
 800372c:	693b      	ldr	r3, [r7, #16]
 800372e:	1ad3      	subs	r3, r2, r3
 8003730:	2b02      	cmp	r3, #2
 8003732:	d901      	bls.n	8003738 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8003734:	2303      	movs	r3, #3
 8003736:	e099      	b.n	800386c <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003738:	4b24      	ldr	r3, [pc, #144]	@ (80037cc <HAL_RCC_OscConfig+0x784>)
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003740:	2b00      	cmp	r3, #0
 8003742:	d1f0      	bne.n	8003726 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003744:	4b21      	ldr	r3, [pc, #132]	@ (80037cc <HAL_RCC_OscConfig+0x784>)
 8003746:	68da      	ldr	r2, [r3, #12]
 8003748:	4b21      	ldr	r3, [pc, #132]	@ (80037d0 <HAL_RCC_OscConfig+0x788>)
 800374a:	4013      	ands	r3, r2
 800374c:	687a      	ldr	r2, [r7, #4]
 800374e:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8003750:	687a      	ldr	r2, [r7, #4]
 8003752:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003754:	3a01      	subs	r2, #1
 8003756:	0112      	lsls	r2, r2, #4
 8003758:	4311      	orrs	r1, r2
 800375a:	687a      	ldr	r2, [r7, #4]
 800375c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800375e:	0212      	lsls	r2, r2, #8
 8003760:	4311      	orrs	r1, r2
 8003762:	687a      	ldr	r2, [r7, #4]
 8003764:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003766:	0852      	lsrs	r2, r2, #1
 8003768:	3a01      	subs	r2, #1
 800376a:	0552      	lsls	r2, r2, #21
 800376c:	4311      	orrs	r1, r2
 800376e:	687a      	ldr	r2, [r7, #4]
 8003770:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003772:	0852      	lsrs	r2, r2, #1
 8003774:	3a01      	subs	r2, #1
 8003776:	0652      	lsls	r2, r2, #25
 8003778:	4311      	orrs	r1, r2
 800377a:	687a      	ldr	r2, [r7, #4]
 800377c:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800377e:	06d2      	lsls	r2, r2, #27
 8003780:	430a      	orrs	r2, r1
 8003782:	4912      	ldr	r1, [pc, #72]	@ (80037cc <HAL_RCC_OscConfig+0x784>)
 8003784:	4313      	orrs	r3, r2
 8003786:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003788:	4b10      	ldr	r3, [pc, #64]	@ (80037cc <HAL_RCC_OscConfig+0x784>)
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	4a0f      	ldr	r2, [pc, #60]	@ (80037cc <HAL_RCC_OscConfig+0x784>)
 800378e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003792:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003794:	4b0d      	ldr	r3, [pc, #52]	@ (80037cc <HAL_RCC_OscConfig+0x784>)
 8003796:	68db      	ldr	r3, [r3, #12]
 8003798:	4a0c      	ldr	r2, [pc, #48]	@ (80037cc <HAL_RCC_OscConfig+0x784>)
 800379a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800379e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80037a0:	f7fe feb4 	bl	800250c <HAL_GetTick>
 80037a4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80037a6:	e008      	b.n	80037ba <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80037a8:	f7fe feb0 	bl	800250c <HAL_GetTick>
 80037ac:	4602      	mov	r2, r0
 80037ae:	693b      	ldr	r3, [r7, #16]
 80037b0:	1ad3      	subs	r3, r2, r3
 80037b2:	2b02      	cmp	r3, #2
 80037b4:	d901      	bls.n	80037ba <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 80037b6:	2303      	movs	r3, #3
 80037b8:	e058      	b.n	800386c <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80037ba:	4b04      	ldr	r3, [pc, #16]	@ (80037cc <HAL_RCC_OscConfig+0x784>)
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d0f0      	beq.n	80037a8 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80037c6:	e050      	b.n	800386a <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80037c8:	2301      	movs	r3, #1
 80037ca:	e04f      	b.n	800386c <HAL_RCC_OscConfig+0x824>
 80037cc:	40021000 	.word	0x40021000
 80037d0:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80037d4:	4b27      	ldr	r3, [pc, #156]	@ (8003874 <HAL_RCC_OscConfig+0x82c>)
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d144      	bne.n	800386a <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80037e0:	4b24      	ldr	r3, [pc, #144]	@ (8003874 <HAL_RCC_OscConfig+0x82c>)
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	4a23      	ldr	r2, [pc, #140]	@ (8003874 <HAL_RCC_OscConfig+0x82c>)
 80037e6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80037ea:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80037ec:	4b21      	ldr	r3, [pc, #132]	@ (8003874 <HAL_RCC_OscConfig+0x82c>)
 80037ee:	68db      	ldr	r3, [r3, #12]
 80037f0:	4a20      	ldr	r2, [pc, #128]	@ (8003874 <HAL_RCC_OscConfig+0x82c>)
 80037f2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80037f6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80037f8:	f7fe fe88 	bl	800250c <HAL_GetTick>
 80037fc:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80037fe:	e008      	b.n	8003812 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003800:	f7fe fe84 	bl	800250c <HAL_GetTick>
 8003804:	4602      	mov	r2, r0
 8003806:	693b      	ldr	r3, [r7, #16]
 8003808:	1ad3      	subs	r3, r2, r3
 800380a:	2b02      	cmp	r3, #2
 800380c:	d901      	bls.n	8003812 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 800380e:	2303      	movs	r3, #3
 8003810:	e02c      	b.n	800386c <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003812:	4b18      	ldr	r3, [pc, #96]	@ (8003874 <HAL_RCC_OscConfig+0x82c>)
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800381a:	2b00      	cmp	r3, #0
 800381c:	d0f0      	beq.n	8003800 <HAL_RCC_OscConfig+0x7b8>
 800381e:	e024      	b.n	800386a <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003820:	69bb      	ldr	r3, [r7, #24]
 8003822:	2b0c      	cmp	r3, #12
 8003824:	d01f      	beq.n	8003866 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003826:	4b13      	ldr	r3, [pc, #76]	@ (8003874 <HAL_RCC_OscConfig+0x82c>)
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	4a12      	ldr	r2, [pc, #72]	@ (8003874 <HAL_RCC_OscConfig+0x82c>)
 800382c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003830:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003832:	f7fe fe6b 	bl	800250c <HAL_GetTick>
 8003836:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003838:	e008      	b.n	800384c <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800383a:	f7fe fe67 	bl	800250c <HAL_GetTick>
 800383e:	4602      	mov	r2, r0
 8003840:	693b      	ldr	r3, [r7, #16]
 8003842:	1ad3      	subs	r3, r2, r3
 8003844:	2b02      	cmp	r3, #2
 8003846:	d901      	bls.n	800384c <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8003848:	2303      	movs	r3, #3
 800384a:	e00f      	b.n	800386c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800384c:	4b09      	ldr	r3, [pc, #36]	@ (8003874 <HAL_RCC_OscConfig+0x82c>)
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003854:	2b00      	cmp	r3, #0
 8003856:	d1f0      	bne.n	800383a <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003858:	4b06      	ldr	r3, [pc, #24]	@ (8003874 <HAL_RCC_OscConfig+0x82c>)
 800385a:	68da      	ldr	r2, [r3, #12]
 800385c:	4905      	ldr	r1, [pc, #20]	@ (8003874 <HAL_RCC_OscConfig+0x82c>)
 800385e:	4b06      	ldr	r3, [pc, #24]	@ (8003878 <HAL_RCC_OscConfig+0x830>)
 8003860:	4013      	ands	r3, r2
 8003862:	60cb      	str	r3, [r1, #12]
 8003864:	e001      	b.n	800386a <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003866:	2301      	movs	r3, #1
 8003868:	e000      	b.n	800386c <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 800386a:	2300      	movs	r3, #0
}
 800386c:	4618      	mov	r0, r3
 800386e:	3720      	adds	r7, #32
 8003870:	46bd      	mov	sp, r7
 8003872:	bd80      	pop	{r7, pc}
 8003874:	40021000 	.word	0x40021000
 8003878:	feeefffc 	.word	0xfeeefffc

0800387c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800387c:	b580      	push	{r7, lr}
 800387e:	b086      	sub	sp, #24
 8003880:	af00      	add	r7, sp, #0
 8003882:	6078      	str	r0, [r7, #4]
 8003884:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8003886:	2300      	movs	r3, #0
 8003888:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	2b00      	cmp	r3, #0
 800388e:	d101      	bne.n	8003894 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003890:	2301      	movs	r3, #1
 8003892:	e11d      	b.n	8003ad0 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003894:	4b90      	ldr	r3, [pc, #576]	@ (8003ad8 <HAL_RCC_ClockConfig+0x25c>)
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	f003 030f 	and.w	r3, r3, #15
 800389c:	683a      	ldr	r2, [r7, #0]
 800389e:	429a      	cmp	r2, r3
 80038a0:	d910      	bls.n	80038c4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80038a2:	4b8d      	ldr	r3, [pc, #564]	@ (8003ad8 <HAL_RCC_ClockConfig+0x25c>)
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	f023 020f 	bic.w	r2, r3, #15
 80038aa:	498b      	ldr	r1, [pc, #556]	@ (8003ad8 <HAL_RCC_ClockConfig+0x25c>)
 80038ac:	683b      	ldr	r3, [r7, #0]
 80038ae:	4313      	orrs	r3, r2
 80038b0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80038b2:	4b89      	ldr	r3, [pc, #548]	@ (8003ad8 <HAL_RCC_ClockConfig+0x25c>)
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	f003 030f 	and.w	r3, r3, #15
 80038ba:	683a      	ldr	r2, [r7, #0]
 80038bc:	429a      	cmp	r2, r3
 80038be:	d001      	beq.n	80038c4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80038c0:	2301      	movs	r3, #1
 80038c2:	e105      	b.n	8003ad0 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	f003 0302 	and.w	r3, r3, #2
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d010      	beq.n	80038f2 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	689a      	ldr	r2, [r3, #8]
 80038d4:	4b81      	ldr	r3, [pc, #516]	@ (8003adc <HAL_RCC_ClockConfig+0x260>)
 80038d6:	689b      	ldr	r3, [r3, #8]
 80038d8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80038dc:	429a      	cmp	r2, r3
 80038de:	d908      	bls.n	80038f2 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80038e0:	4b7e      	ldr	r3, [pc, #504]	@ (8003adc <HAL_RCC_ClockConfig+0x260>)
 80038e2:	689b      	ldr	r3, [r3, #8]
 80038e4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	689b      	ldr	r3, [r3, #8]
 80038ec:	497b      	ldr	r1, [pc, #492]	@ (8003adc <HAL_RCC_ClockConfig+0x260>)
 80038ee:	4313      	orrs	r3, r2
 80038f0:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f003 0301 	and.w	r3, r3, #1
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d079      	beq.n	80039f2 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	685b      	ldr	r3, [r3, #4]
 8003902:	2b03      	cmp	r3, #3
 8003904:	d11e      	bne.n	8003944 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003906:	4b75      	ldr	r3, [pc, #468]	@ (8003adc <HAL_RCC_ClockConfig+0x260>)
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800390e:	2b00      	cmp	r3, #0
 8003910:	d101      	bne.n	8003916 <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8003912:	2301      	movs	r3, #1
 8003914:	e0dc      	b.n	8003ad0 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8003916:	f000 fa09 	bl	8003d2c <RCC_GetSysClockFreqFromPLLSource>
 800391a:	4603      	mov	r3, r0
 800391c:	4a70      	ldr	r2, [pc, #448]	@ (8003ae0 <HAL_RCC_ClockConfig+0x264>)
 800391e:	4293      	cmp	r3, r2
 8003920:	d946      	bls.n	80039b0 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8003922:	4b6e      	ldr	r3, [pc, #440]	@ (8003adc <HAL_RCC_ClockConfig+0x260>)
 8003924:	689b      	ldr	r3, [r3, #8]
 8003926:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800392a:	2b00      	cmp	r3, #0
 800392c:	d140      	bne.n	80039b0 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800392e:	4b6b      	ldr	r3, [pc, #428]	@ (8003adc <HAL_RCC_ClockConfig+0x260>)
 8003930:	689b      	ldr	r3, [r3, #8]
 8003932:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003936:	4a69      	ldr	r2, [pc, #420]	@ (8003adc <HAL_RCC_ClockConfig+0x260>)
 8003938:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800393c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800393e:	2380      	movs	r3, #128	@ 0x80
 8003940:	617b      	str	r3, [r7, #20]
 8003942:	e035      	b.n	80039b0 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	685b      	ldr	r3, [r3, #4]
 8003948:	2b02      	cmp	r3, #2
 800394a:	d107      	bne.n	800395c <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800394c:	4b63      	ldr	r3, [pc, #396]	@ (8003adc <HAL_RCC_ClockConfig+0x260>)
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003954:	2b00      	cmp	r3, #0
 8003956:	d115      	bne.n	8003984 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8003958:	2301      	movs	r3, #1
 800395a:	e0b9      	b.n	8003ad0 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	685b      	ldr	r3, [r3, #4]
 8003960:	2b00      	cmp	r3, #0
 8003962:	d107      	bne.n	8003974 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003964:	4b5d      	ldr	r3, [pc, #372]	@ (8003adc <HAL_RCC_ClockConfig+0x260>)
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	f003 0302 	and.w	r3, r3, #2
 800396c:	2b00      	cmp	r3, #0
 800396e:	d109      	bne.n	8003984 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8003970:	2301      	movs	r3, #1
 8003972:	e0ad      	b.n	8003ad0 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003974:	4b59      	ldr	r3, [pc, #356]	@ (8003adc <HAL_RCC_ClockConfig+0x260>)
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800397c:	2b00      	cmp	r3, #0
 800397e:	d101      	bne.n	8003984 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8003980:	2301      	movs	r3, #1
 8003982:	e0a5      	b.n	8003ad0 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8003984:	f000 f8b4 	bl	8003af0 <HAL_RCC_GetSysClockFreq>
 8003988:	4603      	mov	r3, r0
 800398a:	4a55      	ldr	r2, [pc, #340]	@ (8003ae0 <HAL_RCC_ClockConfig+0x264>)
 800398c:	4293      	cmp	r3, r2
 800398e:	d90f      	bls.n	80039b0 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8003990:	4b52      	ldr	r3, [pc, #328]	@ (8003adc <HAL_RCC_ClockConfig+0x260>)
 8003992:	689b      	ldr	r3, [r3, #8]
 8003994:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003998:	2b00      	cmp	r3, #0
 800399a:	d109      	bne.n	80039b0 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800399c:	4b4f      	ldr	r3, [pc, #316]	@ (8003adc <HAL_RCC_ClockConfig+0x260>)
 800399e:	689b      	ldr	r3, [r3, #8]
 80039a0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80039a4:	4a4d      	ldr	r2, [pc, #308]	@ (8003adc <HAL_RCC_ClockConfig+0x260>)
 80039a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80039aa:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80039ac:	2380      	movs	r3, #128	@ 0x80
 80039ae:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80039b0:	4b4a      	ldr	r3, [pc, #296]	@ (8003adc <HAL_RCC_ClockConfig+0x260>)
 80039b2:	689b      	ldr	r3, [r3, #8]
 80039b4:	f023 0203 	bic.w	r2, r3, #3
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	685b      	ldr	r3, [r3, #4]
 80039bc:	4947      	ldr	r1, [pc, #284]	@ (8003adc <HAL_RCC_ClockConfig+0x260>)
 80039be:	4313      	orrs	r3, r2
 80039c0:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80039c2:	f7fe fda3 	bl	800250c <HAL_GetTick>
 80039c6:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80039c8:	e00a      	b.n	80039e0 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80039ca:	f7fe fd9f 	bl	800250c <HAL_GetTick>
 80039ce:	4602      	mov	r2, r0
 80039d0:	693b      	ldr	r3, [r7, #16]
 80039d2:	1ad3      	subs	r3, r2, r3
 80039d4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80039d8:	4293      	cmp	r3, r2
 80039da:	d901      	bls.n	80039e0 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 80039dc:	2303      	movs	r3, #3
 80039de:	e077      	b.n	8003ad0 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80039e0:	4b3e      	ldr	r3, [pc, #248]	@ (8003adc <HAL_RCC_ClockConfig+0x260>)
 80039e2:	689b      	ldr	r3, [r3, #8]
 80039e4:	f003 020c 	and.w	r2, r3, #12
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	685b      	ldr	r3, [r3, #4]
 80039ec:	009b      	lsls	r3, r3, #2
 80039ee:	429a      	cmp	r2, r3
 80039f0:	d1eb      	bne.n	80039ca <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 80039f2:	697b      	ldr	r3, [r7, #20]
 80039f4:	2b80      	cmp	r3, #128	@ 0x80
 80039f6:	d105      	bne.n	8003a04 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80039f8:	4b38      	ldr	r3, [pc, #224]	@ (8003adc <HAL_RCC_ClockConfig+0x260>)
 80039fa:	689b      	ldr	r3, [r3, #8]
 80039fc:	4a37      	ldr	r2, [pc, #220]	@ (8003adc <HAL_RCC_ClockConfig+0x260>)
 80039fe:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003a02:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f003 0302 	and.w	r3, r3, #2
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d010      	beq.n	8003a32 <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	689a      	ldr	r2, [r3, #8]
 8003a14:	4b31      	ldr	r3, [pc, #196]	@ (8003adc <HAL_RCC_ClockConfig+0x260>)
 8003a16:	689b      	ldr	r3, [r3, #8]
 8003a18:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003a1c:	429a      	cmp	r2, r3
 8003a1e:	d208      	bcs.n	8003a32 <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003a20:	4b2e      	ldr	r3, [pc, #184]	@ (8003adc <HAL_RCC_ClockConfig+0x260>)
 8003a22:	689b      	ldr	r3, [r3, #8]
 8003a24:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	689b      	ldr	r3, [r3, #8]
 8003a2c:	492b      	ldr	r1, [pc, #172]	@ (8003adc <HAL_RCC_ClockConfig+0x260>)
 8003a2e:	4313      	orrs	r3, r2
 8003a30:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003a32:	4b29      	ldr	r3, [pc, #164]	@ (8003ad8 <HAL_RCC_ClockConfig+0x25c>)
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	f003 030f 	and.w	r3, r3, #15
 8003a3a:	683a      	ldr	r2, [r7, #0]
 8003a3c:	429a      	cmp	r2, r3
 8003a3e:	d210      	bcs.n	8003a62 <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a40:	4b25      	ldr	r3, [pc, #148]	@ (8003ad8 <HAL_RCC_ClockConfig+0x25c>)
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f023 020f 	bic.w	r2, r3, #15
 8003a48:	4923      	ldr	r1, [pc, #140]	@ (8003ad8 <HAL_RCC_ClockConfig+0x25c>)
 8003a4a:	683b      	ldr	r3, [r7, #0]
 8003a4c:	4313      	orrs	r3, r2
 8003a4e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a50:	4b21      	ldr	r3, [pc, #132]	@ (8003ad8 <HAL_RCC_ClockConfig+0x25c>)
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f003 030f 	and.w	r3, r3, #15
 8003a58:	683a      	ldr	r2, [r7, #0]
 8003a5a:	429a      	cmp	r2, r3
 8003a5c:	d001      	beq.n	8003a62 <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 8003a5e:	2301      	movs	r3, #1
 8003a60:	e036      	b.n	8003ad0 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	f003 0304 	and.w	r3, r3, #4
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d008      	beq.n	8003a80 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003a6e:	4b1b      	ldr	r3, [pc, #108]	@ (8003adc <HAL_RCC_ClockConfig+0x260>)
 8003a70:	689b      	ldr	r3, [r3, #8]
 8003a72:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	68db      	ldr	r3, [r3, #12]
 8003a7a:	4918      	ldr	r1, [pc, #96]	@ (8003adc <HAL_RCC_ClockConfig+0x260>)
 8003a7c:	4313      	orrs	r3, r2
 8003a7e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	f003 0308 	and.w	r3, r3, #8
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d009      	beq.n	8003aa0 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003a8c:	4b13      	ldr	r3, [pc, #76]	@ (8003adc <HAL_RCC_ClockConfig+0x260>)
 8003a8e:	689b      	ldr	r3, [r3, #8]
 8003a90:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	691b      	ldr	r3, [r3, #16]
 8003a98:	00db      	lsls	r3, r3, #3
 8003a9a:	4910      	ldr	r1, [pc, #64]	@ (8003adc <HAL_RCC_ClockConfig+0x260>)
 8003a9c:	4313      	orrs	r3, r2
 8003a9e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003aa0:	f000 f826 	bl	8003af0 <HAL_RCC_GetSysClockFreq>
 8003aa4:	4602      	mov	r2, r0
 8003aa6:	4b0d      	ldr	r3, [pc, #52]	@ (8003adc <HAL_RCC_ClockConfig+0x260>)
 8003aa8:	689b      	ldr	r3, [r3, #8]
 8003aaa:	091b      	lsrs	r3, r3, #4
 8003aac:	f003 030f 	and.w	r3, r3, #15
 8003ab0:	490c      	ldr	r1, [pc, #48]	@ (8003ae4 <HAL_RCC_ClockConfig+0x268>)
 8003ab2:	5ccb      	ldrb	r3, [r1, r3]
 8003ab4:	f003 031f 	and.w	r3, r3, #31
 8003ab8:	fa22 f303 	lsr.w	r3, r2, r3
 8003abc:	4a0a      	ldr	r2, [pc, #40]	@ (8003ae8 <HAL_RCC_ClockConfig+0x26c>)
 8003abe:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003ac0:	4b0a      	ldr	r3, [pc, #40]	@ (8003aec <HAL_RCC_ClockConfig+0x270>)
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	4618      	mov	r0, r3
 8003ac6:	f7fe fcd1 	bl	800246c <HAL_InitTick>
 8003aca:	4603      	mov	r3, r0
 8003acc:	73fb      	strb	r3, [r7, #15]

  return status;
 8003ace:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ad0:	4618      	mov	r0, r3
 8003ad2:	3718      	adds	r7, #24
 8003ad4:	46bd      	mov	sp, r7
 8003ad6:	bd80      	pop	{r7, pc}
 8003ad8:	40022000 	.word	0x40022000
 8003adc:	40021000 	.word	0x40021000
 8003ae0:	04c4b400 	.word	0x04c4b400
 8003ae4:	0800a228 	.word	0x0800a228
 8003ae8:	20000040 	.word	0x20000040
 8003aec:	20000044 	.word	0x20000044

08003af0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003af0:	b480      	push	{r7}
 8003af2:	b089      	sub	sp, #36	@ 0x24
 8003af4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003af6:	2300      	movs	r3, #0
 8003af8:	61fb      	str	r3, [r7, #28]
 8003afa:	2300      	movs	r3, #0
 8003afc:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003afe:	4b3e      	ldr	r3, [pc, #248]	@ (8003bf8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003b00:	689b      	ldr	r3, [r3, #8]
 8003b02:	f003 030c 	and.w	r3, r3, #12
 8003b06:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003b08:	4b3b      	ldr	r3, [pc, #236]	@ (8003bf8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003b0a:	68db      	ldr	r3, [r3, #12]
 8003b0c:	f003 0303 	and.w	r3, r3, #3
 8003b10:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003b12:	693b      	ldr	r3, [r7, #16]
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d005      	beq.n	8003b24 <HAL_RCC_GetSysClockFreq+0x34>
 8003b18:	693b      	ldr	r3, [r7, #16]
 8003b1a:	2b0c      	cmp	r3, #12
 8003b1c:	d121      	bne.n	8003b62 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	2b01      	cmp	r3, #1
 8003b22:	d11e      	bne.n	8003b62 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003b24:	4b34      	ldr	r3, [pc, #208]	@ (8003bf8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	f003 0308 	and.w	r3, r3, #8
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d107      	bne.n	8003b40 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003b30:	4b31      	ldr	r3, [pc, #196]	@ (8003bf8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003b32:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003b36:	0a1b      	lsrs	r3, r3, #8
 8003b38:	f003 030f 	and.w	r3, r3, #15
 8003b3c:	61fb      	str	r3, [r7, #28]
 8003b3e:	e005      	b.n	8003b4c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003b40:	4b2d      	ldr	r3, [pc, #180]	@ (8003bf8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	091b      	lsrs	r3, r3, #4
 8003b46:	f003 030f 	and.w	r3, r3, #15
 8003b4a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003b4c:	4a2b      	ldr	r2, [pc, #172]	@ (8003bfc <HAL_RCC_GetSysClockFreq+0x10c>)
 8003b4e:	69fb      	ldr	r3, [r7, #28]
 8003b50:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b54:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003b56:	693b      	ldr	r3, [r7, #16]
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d10d      	bne.n	8003b78 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003b5c:	69fb      	ldr	r3, [r7, #28]
 8003b5e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003b60:	e00a      	b.n	8003b78 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003b62:	693b      	ldr	r3, [r7, #16]
 8003b64:	2b04      	cmp	r3, #4
 8003b66:	d102      	bne.n	8003b6e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003b68:	4b25      	ldr	r3, [pc, #148]	@ (8003c00 <HAL_RCC_GetSysClockFreq+0x110>)
 8003b6a:	61bb      	str	r3, [r7, #24]
 8003b6c:	e004      	b.n	8003b78 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003b6e:	693b      	ldr	r3, [r7, #16]
 8003b70:	2b08      	cmp	r3, #8
 8003b72:	d101      	bne.n	8003b78 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003b74:	4b23      	ldr	r3, [pc, #140]	@ (8003c04 <HAL_RCC_GetSysClockFreq+0x114>)
 8003b76:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003b78:	693b      	ldr	r3, [r7, #16]
 8003b7a:	2b0c      	cmp	r3, #12
 8003b7c:	d134      	bne.n	8003be8 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003b7e:	4b1e      	ldr	r3, [pc, #120]	@ (8003bf8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003b80:	68db      	ldr	r3, [r3, #12]
 8003b82:	f003 0303 	and.w	r3, r3, #3
 8003b86:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003b88:	68bb      	ldr	r3, [r7, #8]
 8003b8a:	2b02      	cmp	r3, #2
 8003b8c:	d003      	beq.n	8003b96 <HAL_RCC_GetSysClockFreq+0xa6>
 8003b8e:	68bb      	ldr	r3, [r7, #8]
 8003b90:	2b03      	cmp	r3, #3
 8003b92:	d003      	beq.n	8003b9c <HAL_RCC_GetSysClockFreq+0xac>
 8003b94:	e005      	b.n	8003ba2 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003b96:	4b1a      	ldr	r3, [pc, #104]	@ (8003c00 <HAL_RCC_GetSysClockFreq+0x110>)
 8003b98:	617b      	str	r3, [r7, #20]
      break;
 8003b9a:	e005      	b.n	8003ba8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003b9c:	4b19      	ldr	r3, [pc, #100]	@ (8003c04 <HAL_RCC_GetSysClockFreq+0x114>)
 8003b9e:	617b      	str	r3, [r7, #20]
      break;
 8003ba0:	e002      	b.n	8003ba8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003ba2:	69fb      	ldr	r3, [r7, #28]
 8003ba4:	617b      	str	r3, [r7, #20]
      break;
 8003ba6:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003ba8:	4b13      	ldr	r3, [pc, #76]	@ (8003bf8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003baa:	68db      	ldr	r3, [r3, #12]
 8003bac:	091b      	lsrs	r3, r3, #4
 8003bae:	f003 030f 	and.w	r3, r3, #15
 8003bb2:	3301      	adds	r3, #1
 8003bb4:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003bb6:	4b10      	ldr	r3, [pc, #64]	@ (8003bf8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003bb8:	68db      	ldr	r3, [r3, #12]
 8003bba:	0a1b      	lsrs	r3, r3, #8
 8003bbc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003bc0:	697a      	ldr	r2, [r7, #20]
 8003bc2:	fb03 f202 	mul.w	r2, r3, r2
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bcc:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003bce:	4b0a      	ldr	r3, [pc, #40]	@ (8003bf8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003bd0:	68db      	ldr	r3, [r3, #12]
 8003bd2:	0e5b      	lsrs	r3, r3, #25
 8003bd4:	f003 0303 	and.w	r3, r3, #3
 8003bd8:	3301      	adds	r3, #1
 8003bda:	005b      	lsls	r3, r3, #1
 8003bdc:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003bde:	697a      	ldr	r2, [r7, #20]
 8003be0:	683b      	ldr	r3, [r7, #0]
 8003be2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003be6:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003be8:	69bb      	ldr	r3, [r7, #24]
}
 8003bea:	4618      	mov	r0, r3
 8003bec:	3724      	adds	r7, #36	@ 0x24
 8003bee:	46bd      	mov	sp, r7
 8003bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf4:	4770      	bx	lr
 8003bf6:	bf00      	nop
 8003bf8:	40021000 	.word	0x40021000
 8003bfc:	0800a240 	.word	0x0800a240
 8003c00:	00f42400 	.word	0x00f42400
 8003c04:	007a1200 	.word	0x007a1200

08003c08 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003c08:	b480      	push	{r7}
 8003c0a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003c0c:	4b03      	ldr	r3, [pc, #12]	@ (8003c1c <HAL_RCC_GetHCLKFreq+0x14>)
 8003c0e:	681b      	ldr	r3, [r3, #0]
}
 8003c10:	4618      	mov	r0, r3
 8003c12:	46bd      	mov	sp, r7
 8003c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c18:	4770      	bx	lr
 8003c1a:	bf00      	nop
 8003c1c:	20000040 	.word	0x20000040

08003c20 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003c20:	b580      	push	{r7, lr}
 8003c22:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003c24:	f7ff fff0 	bl	8003c08 <HAL_RCC_GetHCLKFreq>
 8003c28:	4602      	mov	r2, r0
 8003c2a:	4b06      	ldr	r3, [pc, #24]	@ (8003c44 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003c2c:	689b      	ldr	r3, [r3, #8]
 8003c2e:	0a1b      	lsrs	r3, r3, #8
 8003c30:	f003 0307 	and.w	r3, r3, #7
 8003c34:	4904      	ldr	r1, [pc, #16]	@ (8003c48 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003c36:	5ccb      	ldrb	r3, [r1, r3]
 8003c38:	f003 031f 	and.w	r3, r3, #31
 8003c3c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003c40:	4618      	mov	r0, r3
 8003c42:	bd80      	pop	{r7, pc}
 8003c44:	40021000 	.word	0x40021000
 8003c48:	0800a238 	.word	0x0800a238

08003c4c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003c4c:	b580      	push	{r7, lr}
 8003c4e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003c50:	f7ff ffda 	bl	8003c08 <HAL_RCC_GetHCLKFreq>
 8003c54:	4602      	mov	r2, r0
 8003c56:	4b06      	ldr	r3, [pc, #24]	@ (8003c70 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003c58:	689b      	ldr	r3, [r3, #8]
 8003c5a:	0adb      	lsrs	r3, r3, #11
 8003c5c:	f003 0307 	and.w	r3, r3, #7
 8003c60:	4904      	ldr	r1, [pc, #16]	@ (8003c74 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003c62:	5ccb      	ldrb	r3, [r1, r3]
 8003c64:	f003 031f 	and.w	r3, r3, #31
 8003c68:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003c6c:	4618      	mov	r0, r3
 8003c6e:	bd80      	pop	{r7, pc}
 8003c70:	40021000 	.word	0x40021000
 8003c74:	0800a238 	.word	0x0800a238

08003c78 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003c78:	b580      	push	{r7, lr}
 8003c7a:	b086      	sub	sp, #24
 8003c7c:	af00      	add	r7, sp, #0
 8003c7e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003c80:	2300      	movs	r3, #0
 8003c82:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003c84:	4b27      	ldr	r3, [pc, #156]	@ (8003d24 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003c86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c88:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d003      	beq.n	8003c98 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003c90:	f7ff f906 	bl	8002ea0 <HAL_PWREx_GetVoltageRange>
 8003c94:	6178      	str	r0, [r7, #20]
 8003c96:	e014      	b.n	8003cc2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003c98:	4b22      	ldr	r3, [pc, #136]	@ (8003d24 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003c9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c9c:	4a21      	ldr	r2, [pc, #132]	@ (8003d24 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003c9e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003ca2:	6593      	str	r3, [r2, #88]	@ 0x58
 8003ca4:	4b1f      	ldr	r3, [pc, #124]	@ (8003d24 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003ca6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ca8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003cac:	60fb      	str	r3, [r7, #12]
 8003cae:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003cb0:	f7ff f8f6 	bl	8002ea0 <HAL_PWREx_GetVoltageRange>
 8003cb4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003cb6:	4b1b      	ldr	r3, [pc, #108]	@ (8003d24 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003cb8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003cba:	4a1a      	ldr	r2, [pc, #104]	@ (8003d24 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003cbc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003cc0:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003cc2:	697b      	ldr	r3, [r7, #20]
 8003cc4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003cc8:	d10b      	bne.n	8003ce2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	2b80      	cmp	r3, #128	@ 0x80
 8003cce:	d913      	bls.n	8003cf8 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	2ba0      	cmp	r3, #160	@ 0xa0
 8003cd4:	d902      	bls.n	8003cdc <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003cd6:	2302      	movs	r3, #2
 8003cd8:	613b      	str	r3, [r7, #16]
 8003cda:	e00d      	b.n	8003cf8 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003cdc:	2301      	movs	r3, #1
 8003cde:	613b      	str	r3, [r7, #16]
 8003ce0:	e00a      	b.n	8003cf8 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	2b7f      	cmp	r3, #127	@ 0x7f
 8003ce6:	d902      	bls.n	8003cee <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8003ce8:	2302      	movs	r3, #2
 8003cea:	613b      	str	r3, [r7, #16]
 8003cec:	e004      	b.n	8003cf8 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	2b70      	cmp	r3, #112	@ 0x70
 8003cf2:	d101      	bne.n	8003cf8 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003cf4:	2301      	movs	r3, #1
 8003cf6:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003cf8:	4b0b      	ldr	r3, [pc, #44]	@ (8003d28 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f023 020f 	bic.w	r2, r3, #15
 8003d00:	4909      	ldr	r1, [pc, #36]	@ (8003d28 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8003d02:	693b      	ldr	r3, [r7, #16]
 8003d04:	4313      	orrs	r3, r2
 8003d06:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003d08:	4b07      	ldr	r3, [pc, #28]	@ (8003d28 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f003 030f 	and.w	r3, r3, #15
 8003d10:	693a      	ldr	r2, [r7, #16]
 8003d12:	429a      	cmp	r2, r3
 8003d14:	d001      	beq.n	8003d1a <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8003d16:	2301      	movs	r3, #1
 8003d18:	e000      	b.n	8003d1c <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8003d1a:	2300      	movs	r3, #0
}
 8003d1c:	4618      	mov	r0, r3
 8003d1e:	3718      	adds	r7, #24
 8003d20:	46bd      	mov	sp, r7
 8003d22:	bd80      	pop	{r7, pc}
 8003d24:	40021000 	.word	0x40021000
 8003d28:	40022000 	.word	0x40022000

08003d2c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003d2c:	b480      	push	{r7}
 8003d2e:	b087      	sub	sp, #28
 8003d30:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003d32:	4b2d      	ldr	r3, [pc, #180]	@ (8003de8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003d34:	68db      	ldr	r3, [r3, #12]
 8003d36:	f003 0303 	and.w	r3, r3, #3
 8003d3a:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	2b03      	cmp	r3, #3
 8003d40:	d00b      	beq.n	8003d5a <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	2b03      	cmp	r3, #3
 8003d46:	d825      	bhi.n	8003d94 <RCC_GetSysClockFreqFromPLLSource+0x68>
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	2b01      	cmp	r3, #1
 8003d4c:	d008      	beq.n	8003d60 <RCC_GetSysClockFreqFromPLLSource+0x34>
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	2b02      	cmp	r3, #2
 8003d52:	d11f      	bne.n	8003d94 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8003d54:	4b25      	ldr	r3, [pc, #148]	@ (8003dec <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8003d56:	613b      	str	r3, [r7, #16]
    break;
 8003d58:	e01f      	b.n	8003d9a <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8003d5a:	4b25      	ldr	r3, [pc, #148]	@ (8003df0 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8003d5c:	613b      	str	r3, [r7, #16]
    break;
 8003d5e:	e01c      	b.n	8003d9a <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003d60:	4b21      	ldr	r3, [pc, #132]	@ (8003de8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	f003 0308 	and.w	r3, r3, #8
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d107      	bne.n	8003d7c <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003d6c:	4b1e      	ldr	r3, [pc, #120]	@ (8003de8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003d6e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003d72:	0a1b      	lsrs	r3, r3, #8
 8003d74:	f003 030f 	and.w	r3, r3, #15
 8003d78:	617b      	str	r3, [r7, #20]
 8003d7a:	e005      	b.n	8003d88 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003d7c:	4b1a      	ldr	r3, [pc, #104]	@ (8003de8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	091b      	lsrs	r3, r3, #4
 8003d82:	f003 030f 	and.w	r3, r3, #15
 8003d86:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8003d88:	4a1a      	ldr	r2, [pc, #104]	@ (8003df4 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8003d8a:	697b      	ldr	r3, [r7, #20]
 8003d8c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d90:	613b      	str	r3, [r7, #16]
    break;
 8003d92:	e002      	b.n	8003d9a <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8003d94:	2300      	movs	r3, #0
 8003d96:	613b      	str	r3, [r7, #16]
    break;
 8003d98:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003d9a:	4b13      	ldr	r3, [pc, #76]	@ (8003de8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003d9c:	68db      	ldr	r3, [r3, #12]
 8003d9e:	091b      	lsrs	r3, r3, #4
 8003da0:	f003 030f 	and.w	r3, r3, #15
 8003da4:	3301      	adds	r3, #1
 8003da6:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003da8:	4b0f      	ldr	r3, [pc, #60]	@ (8003de8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003daa:	68db      	ldr	r3, [r3, #12]
 8003dac:	0a1b      	lsrs	r3, r3, #8
 8003dae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003db2:	693a      	ldr	r2, [r7, #16]
 8003db4:	fb03 f202 	mul.w	r2, r3, r2
 8003db8:	68bb      	ldr	r3, [r7, #8]
 8003dba:	fbb2 f3f3 	udiv	r3, r2, r3
 8003dbe:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003dc0:	4b09      	ldr	r3, [pc, #36]	@ (8003de8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003dc2:	68db      	ldr	r3, [r3, #12]
 8003dc4:	0e5b      	lsrs	r3, r3, #25
 8003dc6:	f003 0303 	and.w	r3, r3, #3
 8003dca:	3301      	adds	r3, #1
 8003dcc:	005b      	lsls	r3, r3, #1
 8003dce:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8003dd0:	693a      	ldr	r2, [r7, #16]
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003dd8:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8003dda:	683b      	ldr	r3, [r7, #0]
}
 8003ddc:	4618      	mov	r0, r3
 8003dde:	371c      	adds	r7, #28
 8003de0:	46bd      	mov	sp, r7
 8003de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de6:	4770      	bx	lr
 8003de8:	40021000 	.word	0x40021000
 8003dec:	00f42400 	.word	0x00f42400
 8003df0:	007a1200 	.word	0x007a1200
 8003df4:	0800a240 	.word	0x0800a240

08003df8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003df8:	b580      	push	{r7, lr}
 8003dfa:	b086      	sub	sp, #24
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003e00:	2300      	movs	r3, #0
 8003e02:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003e04:	2300      	movs	r3, #0
 8003e06:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d040      	beq.n	8003e96 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003e18:	2b80      	cmp	r3, #128	@ 0x80
 8003e1a:	d02a      	beq.n	8003e72 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8003e1c:	2b80      	cmp	r3, #128	@ 0x80
 8003e1e:	d825      	bhi.n	8003e6c <HAL_RCCEx_PeriphCLKConfig+0x74>
 8003e20:	2b60      	cmp	r3, #96	@ 0x60
 8003e22:	d026      	beq.n	8003e72 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8003e24:	2b60      	cmp	r3, #96	@ 0x60
 8003e26:	d821      	bhi.n	8003e6c <HAL_RCCEx_PeriphCLKConfig+0x74>
 8003e28:	2b40      	cmp	r3, #64	@ 0x40
 8003e2a:	d006      	beq.n	8003e3a <HAL_RCCEx_PeriphCLKConfig+0x42>
 8003e2c:	2b40      	cmp	r3, #64	@ 0x40
 8003e2e:	d81d      	bhi.n	8003e6c <HAL_RCCEx_PeriphCLKConfig+0x74>
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d009      	beq.n	8003e48 <HAL_RCCEx_PeriphCLKConfig+0x50>
 8003e34:	2b20      	cmp	r3, #32
 8003e36:	d010      	beq.n	8003e5a <HAL_RCCEx_PeriphCLKConfig+0x62>
 8003e38:	e018      	b.n	8003e6c <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003e3a:	4b89      	ldr	r3, [pc, #548]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003e3c:	68db      	ldr	r3, [r3, #12]
 8003e3e:	4a88      	ldr	r2, [pc, #544]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003e40:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003e44:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003e46:	e015      	b.n	8003e74 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	3304      	adds	r3, #4
 8003e4c:	2100      	movs	r1, #0
 8003e4e:	4618      	mov	r0, r3
 8003e50:	f000 fb02 	bl	8004458 <RCCEx_PLLSAI1_Config>
 8003e54:	4603      	mov	r3, r0
 8003e56:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003e58:	e00c      	b.n	8003e74 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	3320      	adds	r3, #32
 8003e5e:	2100      	movs	r1, #0
 8003e60:	4618      	mov	r0, r3
 8003e62:	f000 fbed 	bl	8004640 <RCCEx_PLLSAI2_Config>
 8003e66:	4603      	mov	r3, r0
 8003e68:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003e6a:	e003      	b.n	8003e74 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003e6c:	2301      	movs	r3, #1
 8003e6e:	74fb      	strb	r3, [r7, #19]
      break;
 8003e70:	e000      	b.n	8003e74 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8003e72:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003e74:	7cfb      	ldrb	r3, [r7, #19]
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d10b      	bne.n	8003e92 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003e7a:	4b79      	ldr	r3, [pc, #484]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003e7c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003e80:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003e88:	4975      	ldr	r1, [pc, #468]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003e8a:	4313      	orrs	r3, r2
 8003e8c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8003e90:	e001      	b.n	8003e96 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e92:	7cfb      	ldrb	r3, [r7, #19]
 8003e94:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d047      	beq.n	8003f32 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ea6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003eaa:	d030      	beq.n	8003f0e <HAL_RCCEx_PeriphCLKConfig+0x116>
 8003eac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003eb0:	d82a      	bhi.n	8003f08 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8003eb2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003eb6:	d02a      	beq.n	8003f0e <HAL_RCCEx_PeriphCLKConfig+0x116>
 8003eb8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003ebc:	d824      	bhi.n	8003f08 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8003ebe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003ec2:	d008      	beq.n	8003ed6 <HAL_RCCEx_PeriphCLKConfig+0xde>
 8003ec4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003ec8:	d81e      	bhi.n	8003f08 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d00a      	beq.n	8003ee4 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8003ece:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003ed2:	d010      	beq.n	8003ef6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8003ed4:	e018      	b.n	8003f08 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003ed6:	4b62      	ldr	r3, [pc, #392]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003ed8:	68db      	ldr	r3, [r3, #12]
 8003eda:	4a61      	ldr	r2, [pc, #388]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003edc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ee0:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003ee2:	e015      	b.n	8003f10 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	3304      	adds	r3, #4
 8003ee8:	2100      	movs	r1, #0
 8003eea:	4618      	mov	r0, r3
 8003eec:	f000 fab4 	bl	8004458 <RCCEx_PLLSAI1_Config>
 8003ef0:	4603      	mov	r3, r0
 8003ef2:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003ef4:	e00c      	b.n	8003f10 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	3320      	adds	r3, #32
 8003efa:	2100      	movs	r1, #0
 8003efc:	4618      	mov	r0, r3
 8003efe:	f000 fb9f 	bl	8004640 <RCCEx_PLLSAI2_Config>
 8003f02:	4603      	mov	r3, r0
 8003f04:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003f06:	e003      	b.n	8003f10 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003f08:	2301      	movs	r3, #1
 8003f0a:	74fb      	strb	r3, [r7, #19]
      break;
 8003f0c:	e000      	b.n	8003f10 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8003f0e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003f10:	7cfb      	ldrb	r3, [r7, #19]
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d10b      	bne.n	8003f2e <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003f16:	4b52      	ldr	r3, [pc, #328]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003f18:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003f1c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f24:	494e      	ldr	r1, [pc, #312]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003f26:	4313      	orrs	r3, r2
 8003f28:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8003f2c:	e001      	b.n	8003f32 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f2e:	7cfb      	ldrb	r3, [r7, #19]
 8003f30:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	f000 809f 	beq.w	800407e <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003f40:	2300      	movs	r3, #0
 8003f42:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003f44:	4b46      	ldr	r3, [pc, #280]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003f46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f48:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d101      	bne.n	8003f54 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8003f50:	2301      	movs	r3, #1
 8003f52:	e000      	b.n	8003f56 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8003f54:	2300      	movs	r3, #0
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d00d      	beq.n	8003f76 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003f5a:	4b41      	ldr	r3, [pc, #260]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003f5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f5e:	4a40      	ldr	r2, [pc, #256]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003f60:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003f64:	6593      	str	r3, [r2, #88]	@ 0x58
 8003f66:	4b3e      	ldr	r3, [pc, #248]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003f68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f6a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f6e:	60bb      	str	r3, [r7, #8]
 8003f70:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003f72:	2301      	movs	r3, #1
 8003f74:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003f76:	4b3b      	ldr	r3, [pc, #236]	@ (8004064 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	4a3a      	ldr	r2, [pc, #232]	@ (8004064 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8003f7c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003f80:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003f82:	f7fe fac3 	bl	800250c <HAL_GetTick>
 8003f86:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003f88:	e009      	b.n	8003f9e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f8a:	f7fe fabf 	bl	800250c <HAL_GetTick>
 8003f8e:	4602      	mov	r2, r0
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	1ad3      	subs	r3, r2, r3
 8003f94:	2b02      	cmp	r3, #2
 8003f96:	d902      	bls.n	8003f9e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8003f98:	2303      	movs	r3, #3
 8003f9a:	74fb      	strb	r3, [r7, #19]
        break;
 8003f9c:	e005      	b.n	8003faa <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003f9e:	4b31      	ldr	r3, [pc, #196]	@ (8004064 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d0ef      	beq.n	8003f8a <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8003faa:	7cfb      	ldrb	r3, [r7, #19]
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d15b      	bne.n	8004068 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003fb0:	4b2b      	ldr	r3, [pc, #172]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003fb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003fb6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003fba:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003fbc:	697b      	ldr	r3, [r7, #20]
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d01f      	beq.n	8004002 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003fc8:	697a      	ldr	r2, [r7, #20]
 8003fca:	429a      	cmp	r2, r3
 8003fcc:	d019      	beq.n	8004002 <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003fce:	4b24      	ldr	r3, [pc, #144]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003fd0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003fd4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003fd8:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003fda:	4b21      	ldr	r3, [pc, #132]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003fdc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003fe0:	4a1f      	ldr	r2, [pc, #124]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003fe2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003fe6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003fea:	4b1d      	ldr	r3, [pc, #116]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003fec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ff0:	4a1b      	ldr	r2, [pc, #108]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003ff2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003ff6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003ffa:	4a19      	ldr	r2, [pc, #100]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003ffc:	697b      	ldr	r3, [r7, #20]
 8003ffe:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004002:	697b      	ldr	r3, [r7, #20]
 8004004:	f003 0301 	and.w	r3, r3, #1
 8004008:	2b00      	cmp	r3, #0
 800400a:	d016      	beq.n	800403a <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800400c:	f7fe fa7e 	bl	800250c <HAL_GetTick>
 8004010:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004012:	e00b      	b.n	800402c <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004014:	f7fe fa7a 	bl	800250c <HAL_GetTick>
 8004018:	4602      	mov	r2, r0
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	1ad3      	subs	r3, r2, r3
 800401e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004022:	4293      	cmp	r3, r2
 8004024:	d902      	bls.n	800402c <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 8004026:	2303      	movs	r3, #3
 8004028:	74fb      	strb	r3, [r7, #19]
            break;
 800402a:	e006      	b.n	800403a <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800402c:	4b0c      	ldr	r3, [pc, #48]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800402e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004032:	f003 0302 	and.w	r3, r3, #2
 8004036:	2b00      	cmp	r3, #0
 8004038:	d0ec      	beq.n	8004014 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 800403a:	7cfb      	ldrb	r3, [r7, #19]
 800403c:	2b00      	cmp	r3, #0
 800403e:	d10c      	bne.n	800405a <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004040:	4b07      	ldr	r3, [pc, #28]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004042:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004046:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004050:	4903      	ldr	r1, [pc, #12]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004052:	4313      	orrs	r3, r2
 8004054:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004058:	e008      	b.n	800406c <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800405a:	7cfb      	ldrb	r3, [r7, #19]
 800405c:	74bb      	strb	r3, [r7, #18]
 800405e:	e005      	b.n	800406c <HAL_RCCEx_PeriphCLKConfig+0x274>
 8004060:	40021000 	.word	0x40021000
 8004064:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004068:	7cfb      	ldrb	r3, [r7, #19]
 800406a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800406c:	7c7b      	ldrb	r3, [r7, #17]
 800406e:	2b01      	cmp	r3, #1
 8004070:	d105      	bne.n	800407e <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004072:	4ba0      	ldr	r3, [pc, #640]	@ (80042f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004074:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004076:	4a9f      	ldr	r2, [pc, #636]	@ (80042f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004078:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800407c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	f003 0301 	and.w	r3, r3, #1
 8004086:	2b00      	cmp	r3, #0
 8004088:	d00a      	beq.n	80040a0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800408a:	4b9a      	ldr	r3, [pc, #616]	@ (80042f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800408c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004090:	f023 0203 	bic.w	r2, r3, #3
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004098:	4996      	ldr	r1, [pc, #600]	@ (80042f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800409a:	4313      	orrs	r3, r2
 800409c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	f003 0302 	and.w	r3, r3, #2
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d00a      	beq.n	80040c2 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80040ac:	4b91      	ldr	r3, [pc, #580]	@ (80042f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80040ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040b2:	f023 020c 	bic.w	r2, r3, #12
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040ba:	498e      	ldr	r1, [pc, #568]	@ (80042f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80040bc:	4313      	orrs	r3, r2
 80040be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	f003 0304 	and.w	r3, r3, #4
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d00a      	beq.n	80040e4 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80040ce:	4b89      	ldr	r3, [pc, #548]	@ (80042f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80040d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040d4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040dc:	4985      	ldr	r1, [pc, #532]	@ (80042f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80040de:	4313      	orrs	r3, r2
 80040e0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	f003 0308 	and.w	r3, r3, #8
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d00a      	beq.n	8004106 <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80040f0:	4b80      	ldr	r3, [pc, #512]	@ (80042f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80040f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040f6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80040fe:	497d      	ldr	r1, [pc, #500]	@ (80042f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004100:	4313      	orrs	r3, r2
 8004102:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	f003 0310 	and.w	r3, r3, #16
 800410e:	2b00      	cmp	r3, #0
 8004110:	d00a      	beq.n	8004128 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004112:	4b78      	ldr	r3, [pc, #480]	@ (80042f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004114:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004118:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004120:	4974      	ldr	r1, [pc, #464]	@ (80042f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004122:	4313      	orrs	r3, r2
 8004124:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	f003 0320 	and.w	r3, r3, #32
 8004130:	2b00      	cmp	r3, #0
 8004132:	d00a      	beq.n	800414a <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004134:	4b6f      	ldr	r3, [pc, #444]	@ (80042f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004136:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800413a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004142:	496c      	ldr	r1, [pc, #432]	@ (80042f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004144:	4313      	orrs	r3, r2
 8004146:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004152:	2b00      	cmp	r3, #0
 8004154:	d00a      	beq.n	800416c <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004156:	4b67      	ldr	r3, [pc, #412]	@ (80042f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004158:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800415c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004164:	4963      	ldr	r1, [pc, #396]	@ (80042f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004166:	4313      	orrs	r3, r2
 8004168:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004174:	2b00      	cmp	r3, #0
 8004176:	d00a      	beq.n	800418e <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004178:	4b5e      	ldr	r3, [pc, #376]	@ (80042f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800417a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800417e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004186:	495b      	ldr	r1, [pc, #364]	@ (80042f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004188:	4313      	orrs	r3, r2
 800418a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004196:	2b00      	cmp	r3, #0
 8004198:	d00a      	beq.n	80041b0 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800419a:	4b56      	ldr	r3, [pc, #344]	@ (80042f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800419c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041a0:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041a8:	4952      	ldr	r1, [pc, #328]	@ (80042f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80041aa:	4313      	orrs	r3, r2
 80041ac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d00a      	beq.n	80041d2 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80041bc:	4b4d      	ldr	r3, [pc, #308]	@ (80042f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80041be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041c2:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041ca:	494a      	ldr	r1, [pc, #296]	@ (80042f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80041cc:	4313      	orrs	r3, r2
 80041ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d00a      	beq.n	80041f4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80041de:	4b45      	ldr	r3, [pc, #276]	@ (80042f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80041e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041e4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80041ec:	4941      	ldr	r1, [pc, #260]	@ (80042f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80041ee:	4313      	orrs	r3, r2
 80041f0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d00a      	beq.n	8004216 <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004200:	4b3c      	ldr	r3, [pc, #240]	@ (80042f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004202:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004206:	f023 0203 	bic.w	r2, r3, #3
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800420e:	4939      	ldr	r1, [pc, #228]	@ (80042f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004210:	4313      	orrs	r3, r2
 8004212:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800421e:	2b00      	cmp	r3, #0
 8004220:	d028      	beq.n	8004274 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004222:	4b34      	ldr	r3, [pc, #208]	@ (80042f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004224:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004228:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004230:	4930      	ldr	r1, [pc, #192]	@ (80042f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004232:	4313      	orrs	r3, r2
 8004234:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800423c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004240:	d106      	bne.n	8004250 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004242:	4b2c      	ldr	r3, [pc, #176]	@ (80042f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004244:	68db      	ldr	r3, [r3, #12]
 8004246:	4a2b      	ldr	r2, [pc, #172]	@ (80042f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004248:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800424c:	60d3      	str	r3, [r2, #12]
 800424e:	e011      	b.n	8004274 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004254:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004258:	d10c      	bne.n	8004274 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	3304      	adds	r3, #4
 800425e:	2101      	movs	r1, #1
 8004260:	4618      	mov	r0, r3
 8004262:	f000 f8f9 	bl	8004458 <RCCEx_PLLSAI1_Config>
 8004266:	4603      	mov	r3, r0
 8004268:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800426a:	7cfb      	ldrb	r3, [r7, #19]
 800426c:	2b00      	cmp	r3, #0
 800426e:	d001      	beq.n	8004274 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8004270:	7cfb      	ldrb	r3, [r7, #19]
 8004272:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800427c:	2b00      	cmp	r3, #0
 800427e:	d04d      	beq.n	800431c <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004284:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004288:	d108      	bne.n	800429c <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 800428a:	4b1a      	ldr	r3, [pc, #104]	@ (80042f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800428c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004290:	4a18      	ldr	r2, [pc, #96]	@ (80042f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004292:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004296:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 800429a:	e012      	b.n	80042c2 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 800429c:	4b15      	ldr	r3, [pc, #84]	@ (80042f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800429e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80042a2:	4a14      	ldr	r2, [pc, #80]	@ (80042f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80042a4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80042a8:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80042ac:	4b11      	ldr	r3, [pc, #68]	@ (80042f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80042ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042b2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80042ba:	490e      	ldr	r1, [pc, #56]	@ (80042f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80042bc:	4313      	orrs	r3, r2
 80042be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80042c6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80042ca:	d106      	bne.n	80042da <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80042cc:	4b09      	ldr	r3, [pc, #36]	@ (80042f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80042ce:	68db      	ldr	r3, [r3, #12]
 80042d0:	4a08      	ldr	r2, [pc, #32]	@ (80042f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80042d2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80042d6:	60d3      	str	r3, [r2, #12]
 80042d8:	e020      	b.n	800431c <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80042de:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80042e2:	d109      	bne.n	80042f8 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80042e4:	4b03      	ldr	r3, [pc, #12]	@ (80042f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80042e6:	68db      	ldr	r3, [r3, #12]
 80042e8:	4a02      	ldr	r2, [pc, #8]	@ (80042f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80042ea:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80042ee:	60d3      	str	r3, [r2, #12]
 80042f0:	e014      	b.n	800431c <HAL_RCCEx_PeriphCLKConfig+0x524>
 80042f2:	bf00      	nop
 80042f4:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80042fc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004300:	d10c      	bne.n	800431c <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	3304      	adds	r3, #4
 8004306:	2101      	movs	r1, #1
 8004308:	4618      	mov	r0, r3
 800430a:	f000 f8a5 	bl	8004458 <RCCEx_PLLSAI1_Config>
 800430e:	4603      	mov	r3, r0
 8004310:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004312:	7cfb      	ldrb	r3, [r7, #19]
 8004314:	2b00      	cmp	r3, #0
 8004316:	d001      	beq.n	800431c <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8004318:	7cfb      	ldrb	r3, [r7, #19]
 800431a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004324:	2b00      	cmp	r3, #0
 8004326:	d028      	beq.n	800437a <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004328:	4b4a      	ldr	r3, [pc, #296]	@ (8004454 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800432a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800432e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004336:	4947      	ldr	r1, [pc, #284]	@ (8004454 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004338:	4313      	orrs	r3, r2
 800433a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004342:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004346:	d106      	bne.n	8004356 <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004348:	4b42      	ldr	r3, [pc, #264]	@ (8004454 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800434a:	68db      	ldr	r3, [r3, #12]
 800434c:	4a41      	ldr	r2, [pc, #260]	@ (8004454 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800434e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004352:	60d3      	str	r3, [r2, #12]
 8004354:	e011      	b.n	800437a <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800435a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800435e:	d10c      	bne.n	800437a <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	3304      	adds	r3, #4
 8004364:	2101      	movs	r1, #1
 8004366:	4618      	mov	r0, r3
 8004368:	f000 f876 	bl	8004458 <RCCEx_PLLSAI1_Config>
 800436c:	4603      	mov	r3, r0
 800436e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004370:	7cfb      	ldrb	r3, [r7, #19]
 8004372:	2b00      	cmp	r3, #0
 8004374:	d001      	beq.n	800437a <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 8004376:	7cfb      	ldrb	r3, [r7, #19]
 8004378:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004382:	2b00      	cmp	r3, #0
 8004384:	d01e      	beq.n	80043c4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004386:	4b33      	ldr	r3, [pc, #204]	@ (8004454 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004388:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800438c:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004396:	492f      	ldr	r1, [pc, #188]	@ (8004454 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004398:	4313      	orrs	r3, r2
 800439a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80043a4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80043a8:	d10c      	bne.n	80043c4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	3304      	adds	r3, #4
 80043ae:	2102      	movs	r1, #2
 80043b0:	4618      	mov	r0, r3
 80043b2:	f000 f851 	bl	8004458 <RCCEx_PLLSAI1_Config>
 80043b6:	4603      	mov	r3, r0
 80043b8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80043ba:	7cfb      	ldrb	r3, [r7, #19]
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d001      	beq.n	80043c4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 80043c0:	7cfb      	ldrb	r3, [r7, #19]
 80043c2:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d00b      	beq.n	80043e8 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80043d0:	4b20      	ldr	r3, [pc, #128]	@ (8004454 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80043d2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80043d6:	f023 0204 	bic.w	r2, r3, #4
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80043e0:	491c      	ldr	r1, [pc, #112]	@ (8004454 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80043e2:	4313      	orrs	r3, r2
 80043e4:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d00b      	beq.n	800440c <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80043f4:	4b17      	ldr	r3, [pc, #92]	@ (8004454 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80043f6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80043fa:	f023 0218 	bic.w	r2, r3, #24
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004404:	4913      	ldr	r1, [pc, #76]	@ (8004454 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004406:	4313      	orrs	r3, r2
 8004408:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004414:	2b00      	cmp	r3, #0
 8004416:	d017      	beq.n	8004448 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8004418:	4b0e      	ldr	r3, [pc, #56]	@ (8004454 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800441a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800441e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004428:	490a      	ldr	r1, [pc, #40]	@ (8004454 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800442a:	4313      	orrs	r3, r2
 800442c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004436:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800443a:	d105      	bne.n	8004448 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800443c:	4b05      	ldr	r3, [pc, #20]	@ (8004454 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800443e:	68db      	ldr	r3, [r3, #12]
 8004440:	4a04      	ldr	r2, [pc, #16]	@ (8004454 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004442:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004446:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004448:	7cbb      	ldrb	r3, [r7, #18]
}
 800444a:	4618      	mov	r0, r3
 800444c:	3718      	adds	r7, #24
 800444e:	46bd      	mov	sp, r7
 8004450:	bd80      	pop	{r7, pc}
 8004452:	bf00      	nop
 8004454:	40021000 	.word	0x40021000

08004458 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004458:	b580      	push	{r7, lr}
 800445a:	b084      	sub	sp, #16
 800445c:	af00      	add	r7, sp, #0
 800445e:	6078      	str	r0, [r7, #4]
 8004460:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004462:	2300      	movs	r3, #0
 8004464:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004466:	4b72      	ldr	r3, [pc, #456]	@ (8004630 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004468:	68db      	ldr	r3, [r3, #12]
 800446a:	f003 0303 	and.w	r3, r3, #3
 800446e:	2b00      	cmp	r3, #0
 8004470:	d00e      	beq.n	8004490 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004472:	4b6f      	ldr	r3, [pc, #444]	@ (8004630 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004474:	68db      	ldr	r3, [r3, #12]
 8004476:	f003 0203 	and.w	r2, r3, #3
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	429a      	cmp	r2, r3
 8004480:	d103      	bne.n	800448a <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
       ||
 8004486:	2b00      	cmp	r3, #0
 8004488:	d142      	bne.n	8004510 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 800448a:	2301      	movs	r3, #1
 800448c:	73fb      	strb	r3, [r7, #15]
 800448e:	e03f      	b.n	8004510 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	2b03      	cmp	r3, #3
 8004496:	d018      	beq.n	80044ca <RCCEx_PLLSAI1_Config+0x72>
 8004498:	2b03      	cmp	r3, #3
 800449a:	d825      	bhi.n	80044e8 <RCCEx_PLLSAI1_Config+0x90>
 800449c:	2b01      	cmp	r3, #1
 800449e:	d002      	beq.n	80044a6 <RCCEx_PLLSAI1_Config+0x4e>
 80044a0:	2b02      	cmp	r3, #2
 80044a2:	d009      	beq.n	80044b8 <RCCEx_PLLSAI1_Config+0x60>
 80044a4:	e020      	b.n	80044e8 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80044a6:	4b62      	ldr	r3, [pc, #392]	@ (8004630 <RCCEx_PLLSAI1_Config+0x1d8>)
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	f003 0302 	and.w	r3, r3, #2
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d11d      	bne.n	80044ee <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 80044b2:	2301      	movs	r3, #1
 80044b4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80044b6:	e01a      	b.n	80044ee <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80044b8:	4b5d      	ldr	r3, [pc, #372]	@ (8004630 <RCCEx_PLLSAI1_Config+0x1d8>)
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d116      	bne.n	80044f2 <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 80044c4:	2301      	movs	r3, #1
 80044c6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80044c8:	e013      	b.n	80044f2 <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80044ca:	4b59      	ldr	r3, [pc, #356]	@ (8004630 <RCCEx_PLLSAI1_Config+0x1d8>)
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d10f      	bne.n	80044f6 <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80044d6:	4b56      	ldr	r3, [pc, #344]	@ (8004630 <RCCEx_PLLSAI1_Config+0x1d8>)
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d109      	bne.n	80044f6 <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 80044e2:	2301      	movs	r3, #1
 80044e4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80044e6:	e006      	b.n	80044f6 <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 80044e8:	2301      	movs	r3, #1
 80044ea:	73fb      	strb	r3, [r7, #15]
      break;
 80044ec:	e004      	b.n	80044f8 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80044ee:	bf00      	nop
 80044f0:	e002      	b.n	80044f8 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80044f2:	bf00      	nop
 80044f4:	e000      	b.n	80044f8 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80044f6:	bf00      	nop
    }

    if(status == HAL_OK)
 80044f8:	7bfb      	ldrb	r3, [r7, #15]
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d108      	bne.n	8004510 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 80044fe:	4b4c      	ldr	r3, [pc, #304]	@ (8004630 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004500:	68db      	ldr	r3, [r3, #12]
 8004502:	f023 0203 	bic.w	r2, r3, #3
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	4949      	ldr	r1, [pc, #292]	@ (8004630 <RCCEx_PLLSAI1_Config+0x1d8>)
 800450c:	4313      	orrs	r3, r2
 800450e:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8004510:	7bfb      	ldrb	r3, [r7, #15]
 8004512:	2b00      	cmp	r3, #0
 8004514:	f040 8086 	bne.w	8004624 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004518:	4b45      	ldr	r3, [pc, #276]	@ (8004630 <RCCEx_PLLSAI1_Config+0x1d8>)
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	4a44      	ldr	r2, [pc, #272]	@ (8004630 <RCCEx_PLLSAI1_Config+0x1d8>)
 800451e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004522:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004524:	f7fd fff2 	bl	800250c <HAL_GetTick>
 8004528:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800452a:	e009      	b.n	8004540 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800452c:	f7fd ffee 	bl	800250c <HAL_GetTick>
 8004530:	4602      	mov	r2, r0
 8004532:	68bb      	ldr	r3, [r7, #8]
 8004534:	1ad3      	subs	r3, r2, r3
 8004536:	2b02      	cmp	r3, #2
 8004538:	d902      	bls.n	8004540 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 800453a:	2303      	movs	r3, #3
 800453c:	73fb      	strb	r3, [r7, #15]
        break;
 800453e:	e005      	b.n	800454c <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004540:	4b3b      	ldr	r3, [pc, #236]	@ (8004630 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004548:	2b00      	cmp	r3, #0
 800454a:	d1ef      	bne.n	800452c <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 800454c:	7bfb      	ldrb	r3, [r7, #15]
 800454e:	2b00      	cmp	r3, #0
 8004550:	d168      	bne.n	8004624 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004552:	683b      	ldr	r3, [r7, #0]
 8004554:	2b00      	cmp	r3, #0
 8004556:	d113      	bne.n	8004580 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004558:	4b35      	ldr	r3, [pc, #212]	@ (8004630 <RCCEx_PLLSAI1_Config+0x1d8>)
 800455a:	691a      	ldr	r2, [r3, #16]
 800455c:	4b35      	ldr	r3, [pc, #212]	@ (8004634 <RCCEx_PLLSAI1_Config+0x1dc>)
 800455e:	4013      	ands	r3, r2
 8004560:	687a      	ldr	r2, [r7, #4]
 8004562:	6892      	ldr	r2, [r2, #8]
 8004564:	0211      	lsls	r1, r2, #8
 8004566:	687a      	ldr	r2, [r7, #4]
 8004568:	68d2      	ldr	r2, [r2, #12]
 800456a:	06d2      	lsls	r2, r2, #27
 800456c:	4311      	orrs	r1, r2
 800456e:	687a      	ldr	r2, [r7, #4]
 8004570:	6852      	ldr	r2, [r2, #4]
 8004572:	3a01      	subs	r2, #1
 8004574:	0112      	lsls	r2, r2, #4
 8004576:	430a      	orrs	r2, r1
 8004578:	492d      	ldr	r1, [pc, #180]	@ (8004630 <RCCEx_PLLSAI1_Config+0x1d8>)
 800457a:	4313      	orrs	r3, r2
 800457c:	610b      	str	r3, [r1, #16]
 800457e:	e02d      	b.n	80045dc <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004580:	683b      	ldr	r3, [r7, #0]
 8004582:	2b01      	cmp	r3, #1
 8004584:	d115      	bne.n	80045b2 <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004586:	4b2a      	ldr	r3, [pc, #168]	@ (8004630 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004588:	691a      	ldr	r2, [r3, #16]
 800458a:	4b2b      	ldr	r3, [pc, #172]	@ (8004638 <RCCEx_PLLSAI1_Config+0x1e0>)
 800458c:	4013      	ands	r3, r2
 800458e:	687a      	ldr	r2, [r7, #4]
 8004590:	6892      	ldr	r2, [r2, #8]
 8004592:	0211      	lsls	r1, r2, #8
 8004594:	687a      	ldr	r2, [r7, #4]
 8004596:	6912      	ldr	r2, [r2, #16]
 8004598:	0852      	lsrs	r2, r2, #1
 800459a:	3a01      	subs	r2, #1
 800459c:	0552      	lsls	r2, r2, #21
 800459e:	4311      	orrs	r1, r2
 80045a0:	687a      	ldr	r2, [r7, #4]
 80045a2:	6852      	ldr	r2, [r2, #4]
 80045a4:	3a01      	subs	r2, #1
 80045a6:	0112      	lsls	r2, r2, #4
 80045a8:	430a      	orrs	r2, r1
 80045aa:	4921      	ldr	r1, [pc, #132]	@ (8004630 <RCCEx_PLLSAI1_Config+0x1d8>)
 80045ac:	4313      	orrs	r3, r2
 80045ae:	610b      	str	r3, [r1, #16]
 80045b0:	e014      	b.n	80045dc <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80045b2:	4b1f      	ldr	r3, [pc, #124]	@ (8004630 <RCCEx_PLLSAI1_Config+0x1d8>)
 80045b4:	691a      	ldr	r2, [r3, #16]
 80045b6:	4b21      	ldr	r3, [pc, #132]	@ (800463c <RCCEx_PLLSAI1_Config+0x1e4>)
 80045b8:	4013      	ands	r3, r2
 80045ba:	687a      	ldr	r2, [r7, #4]
 80045bc:	6892      	ldr	r2, [r2, #8]
 80045be:	0211      	lsls	r1, r2, #8
 80045c0:	687a      	ldr	r2, [r7, #4]
 80045c2:	6952      	ldr	r2, [r2, #20]
 80045c4:	0852      	lsrs	r2, r2, #1
 80045c6:	3a01      	subs	r2, #1
 80045c8:	0652      	lsls	r2, r2, #25
 80045ca:	4311      	orrs	r1, r2
 80045cc:	687a      	ldr	r2, [r7, #4]
 80045ce:	6852      	ldr	r2, [r2, #4]
 80045d0:	3a01      	subs	r2, #1
 80045d2:	0112      	lsls	r2, r2, #4
 80045d4:	430a      	orrs	r2, r1
 80045d6:	4916      	ldr	r1, [pc, #88]	@ (8004630 <RCCEx_PLLSAI1_Config+0x1d8>)
 80045d8:	4313      	orrs	r3, r2
 80045da:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80045dc:	4b14      	ldr	r3, [pc, #80]	@ (8004630 <RCCEx_PLLSAI1_Config+0x1d8>)
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	4a13      	ldr	r2, [pc, #76]	@ (8004630 <RCCEx_PLLSAI1_Config+0x1d8>)
 80045e2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80045e6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045e8:	f7fd ff90 	bl	800250c <HAL_GetTick>
 80045ec:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80045ee:	e009      	b.n	8004604 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80045f0:	f7fd ff8c 	bl	800250c <HAL_GetTick>
 80045f4:	4602      	mov	r2, r0
 80045f6:	68bb      	ldr	r3, [r7, #8]
 80045f8:	1ad3      	subs	r3, r2, r3
 80045fa:	2b02      	cmp	r3, #2
 80045fc:	d902      	bls.n	8004604 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 80045fe:	2303      	movs	r3, #3
 8004600:	73fb      	strb	r3, [r7, #15]
          break;
 8004602:	e005      	b.n	8004610 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004604:	4b0a      	ldr	r3, [pc, #40]	@ (8004630 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800460c:	2b00      	cmp	r3, #0
 800460e:	d0ef      	beq.n	80045f0 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8004610:	7bfb      	ldrb	r3, [r7, #15]
 8004612:	2b00      	cmp	r3, #0
 8004614:	d106      	bne.n	8004624 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004616:	4b06      	ldr	r3, [pc, #24]	@ (8004630 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004618:	691a      	ldr	r2, [r3, #16]
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	699b      	ldr	r3, [r3, #24]
 800461e:	4904      	ldr	r1, [pc, #16]	@ (8004630 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004620:	4313      	orrs	r3, r2
 8004622:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004624:	7bfb      	ldrb	r3, [r7, #15]
}
 8004626:	4618      	mov	r0, r3
 8004628:	3710      	adds	r7, #16
 800462a:	46bd      	mov	sp, r7
 800462c:	bd80      	pop	{r7, pc}
 800462e:	bf00      	nop
 8004630:	40021000 	.word	0x40021000
 8004634:	07ff800f 	.word	0x07ff800f
 8004638:	ff9f800f 	.word	0xff9f800f
 800463c:	f9ff800f 	.word	0xf9ff800f

08004640 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004640:	b580      	push	{r7, lr}
 8004642:	b084      	sub	sp, #16
 8004644:	af00      	add	r7, sp, #0
 8004646:	6078      	str	r0, [r7, #4]
 8004648:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800464a:	2300      	movs	r3, #0
 800464c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800464e:	4b72      	ldr	r3, [pc, #456]	@ (8004818 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004650:	68db      	ldr	r3, [r3, #12]
 8004652:	f003 0303 	and.w	r3, r3, #3
 8004656:	2b00      	cmp	r3, #0
 8004658:	d00e      	beq.n	8004678 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800465a:	4b6f      	ldr	r3, [pc, #444]	@ (8004818 <RCCEx_PLLSAI2_Config+0x1d8>)
 800465c:	68db      	ldr	r3, [r3, #12]
 800465e:	f003 0203 	and.w	r2, r3, #3
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	429a      	cmp	r2, r3
 8004668:	d103      	bne.n	8004672 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
       ||
 800466e:	2b00      	cmp	r3, #0
 8004670:	d142      	bne.n	80046f8 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8004672:	2301      	movs	r3, #1
 8004674:	73fb      	strb	r3, [r7, #15]
 8004676:	e03f      	b.n	80046f8 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	2b03      	cmp	r3, #3
 800467e:	d018      	beq.n	80046b2 <RCCEx_PLLSAI2_Config+0x72>
 8004680:	2b03      	cmp	r3, #3
 8004682:	d825      	bhi.n	80046d0 <RCCEx_PLLSAI2_Config+0x90>
 8004684:	2b01      	cmp	r3, #1
 8004686:	d002      	beq.n	800468e <RCCEx_PLLSAI2_Config+0x4e>
 8004688:	2b02      	cmp	r3, #2
 800468a:	d009      	beq.n	80046a0 <RCCEx_PLLSAI2_Config+0x60>
 800468c:	e020      	b.n	80046d0 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800468e:	4b62      	ldr	r3, [pc, #392]	@ (8004818 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	f003 0302 	and.w	r3, r3, #2
 8004696:	2b00      	cmp	r3, #0
 8004698:	d11d      	bne.n	80046d6 <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 800469a:	2301      	movs	r3, #1
 800469c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800469e:	e01a      	b.n	80046d6 <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80046a0:	4b5d      	ldr	r3, [pc, #372]	@ (8004818 <RCCEx_PLLSAI2_Config+0x1d8>)
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d116      	bne.n	80046da <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 80046ac:	2301      	movs	r3, #1
 80046ae:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80046b0:	e013      	b.n	80046da <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80046b2:	4b59      	ldr	r3, [pc, #356]	@ (8004818 <RCCEx_PLLSAI2_Config+0x1d8>)
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d10f      	bne.n	80046de <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80046be:	4b56      	ldr	r3, [pc, #344]	@ (8004818 <RCCEx_PLLSAI2_Config+0x1d8>)
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d109      	bne.n	80046de <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 80046ca:	2301      	movs	r3, #1
 80046cc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80046ce:	e006      	b.n	80046de <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 80046d0:	2301      	movs	r3, #1
 80046d2:	73fb      	strb	r3, [r7, #15]
      break;
 80046d4:	e004      	b.n	80046e0 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80046d6:	bf00      	nop
 80046d8:	e002      	b.n	80046e0 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80046da:	bf00      	nop
 80046dc:	e000      	b.n	80046e0 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80046de:	bf00      	nop
    }

    if(status == HAL_OK)
 80046e0:	7bfb      	ldrb	r3, [r7, #15]
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d108      	bne.n	80046f8 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 80046e6:	4b4c      	ldr	r3, [pc, #304]	@ (8004818 <RCCEx_PLLSAI2_Config+0x1d8>)
 80046e8:	68db      	ldr	r3, [r3, #12]
 80046ea:	f023 0203 	bic.w	r2, r3, #3
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	4949      	ldr	r1, [pc, #292]	@ (8004818 <RCCEx_PLLSAI2_Config+0x1d8>)
 80046f4:	4313      	orrs	r3, r2
 80046f6:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 80046f8:	7bfb      	ldrb	r3, [r7, #15]
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	f040 8086 	bne.w	800480c <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004700:	4b45      	ldr	r3, [pc, #276]	@ (8004818 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	4a44      	ldr	r2, [pc, #272]	@ (8004818 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004706:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800470a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800470c:	f7fd fefe 	bl	800250c <HAL_GetTick>
 8004710:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004712:	e009      	b.n	8004728 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004714:	f7fd fefa 	bl	800250c <HAL_GetTick>
 8004718:	4602      	mov	r2, r0
 800471a:	68bb      	ldr	r3, [r7, #8]
 800471c:	1ad3      	subs	r3, r2, r3
 800471e:	2b02      	cmp	r3, #2
 8004720:	d902      	bls.n	8004728 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8004722:	2303      	movs	r3, #3
 8004724:	73fb      	strb	r3, [r7, #15]
        break;
 8004726:	e005      	b.n	8004734 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004728:	4b3b      	ldr	r3, [pc, #236]	@ (8004818 <RCCEx_PLLSAI2_Config+0x1d8>)
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004730:	2b00      	cmp	r3, #0
 8004732:	d1ef      	bne.n	8004714 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8004734:	7bfb      	ldrb	r3, [r7, #15]
 8004736:	2b00      	cmp	r3, #0
 8004738:	d168      	bne.n	800480c <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800473a:	683b      	ldr	r3, [r7, #0]
 800473c:	2b00      	cmp	r3, #0
 800473e:	d113      	bne.n	8004768 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004740:	4b35      	ldr	r3, [pc, #212]	@ (8004818 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004742:	695a      	ldr	r2, [r3, #20]
 8004744:	4b35      	ldr	r3, [pc, #212]	@ (800481c <RCCEx_PLLSAI2_Config+0x1dc>)
 8004746:	4013      	ands	r3, r2
 8004748:	687a      	ldr	r2, [r7, #4]
 800474a:	6892      	ldr	r2, [r2, #8]
 800474c:	0211      	lsls	r1, r2, #8
 800474e:	687a      	ldr	r2, [r7, #4]
 8004750:	68d2      	ldr	r2, [r2, #12]
 8004752:	06d2      	lsls	r2, r2, #27
 8004754:	4311      	orrs	r1, r2
 8004756:	687a      	ldr	r2, [r7, #4]
 8004758:	6852      	ldr	r2, [r2, #4]
 800475a:	3a01      	subs	r2, #1
 800475c:	0112      	lsls	r2, r2, #4
 800475e:	430a      	orrs	r2, r1
 8004760:	492d      	ldr	r1, [pc, #180]	@ (8004818 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004762:	4313      	orrs	r3, r2
 8004764:	614b      	str	r3, [r1, #20]
 8004766:	e02d      	b.n	80047c4 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8004768:	683b      	ldr	r3, [r7, #0]
 800476a:	2b01      	cmp	r3, #1
 800476c:	d115      	bne.n	800479a <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800476e:	4b2a      	ldr	r3, [pc, #168]	@ (8004818 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004770:	695a      	ldr	r2, [r3, #20]
 8004772:	4b2b      	ldr	r3, [pc, #172]	@ (8004820 <RCCEx_PLLSAI2_Config+0x1e0>)
 8004774:	4013      	ands	r3, r2
 8004776:	687a      	ldr	r2, [r7, #4]
 8004778:	6892      	ldr	r2, [r2, #8]
 800477a:	0211      	lsls	r1, r2, #8
 800477c:	687a      	ldr	r2, [r7, #4]
 800477e:	6912      	ldr	r2, [r2, #16]
 8004780:	0852      	lsrs	r2, r2, #1
 8004782:	3a01      	subs	r2, #1
 8004784:	0552      	lsls	r2, r2, #21
 8004786:	4311      	orrs	r1, r2
 8004788:	687a      	ldr	r2, [r7, #4]
 800478a:	6852      	ldr	r2, [r2, #4]
 800478c:	3a01      	subs	r2, #1
 800478e:	0112      	lsls	r2, r2, #4
 8004790:	430a      	orrs	r2, r1
 8004792:	4921      	ldr	r1, [pc, #132]	@ (8004818 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004794:	4313      	orrs	r3, r2
 8004796:	614b      	str	r3, [r1, #20]
 8004798:	e014      	b.n	80047c4 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800479a:	4b1f      	ldr	r3, [pc, #124]	@ (8004818 <RCCEx_PLLSAI2_Config+0x1d8>)
 800479c:	695a      	ldr	r2, [r3, #20]
 800479e:	4b21      	ldr	r3, [pc, #132]	@ (8004824 <RCCEx_PLLSAI2_Config+0x1e4>)
 80047a0:	4013      	ands	r3, r2
 80047a2:	687a      	ldr	r2, [r7, #4]
 80047a4:	6892      	ldr	r2, [r2, #8]
 80047a6:	0211      	lsls	r1, r2, #8
 80047a8:	687a      	ldr	r2, [r7, #4]
 80047aa:	6952      	ldr	r2, [r2, #20]
 80047ac:	0852      	lsrs	r2, r2, #1
 80047ae:	3a01      	subs	r2, #1
 80047b0:	0652      	lsls	r2, r2, #25
 80047b2:	4311      	orrs	r1, r2
 80047b4:	687a      	ldr	r2, [r7, #4]
 80047b6:	6852      	ldr	r2, [r2, #4]
 80047b8:	3a01      	subs	r2, #1
 80047ba:	0112      	lsls	r2, r2, #4
 80047bc:	430a      	orrs	r2, r1
 80047be:	4916      	ldr	r1, [pc, #88]	@ (8004818 <RCCEx_PLLSAI2_Config+0x1d8>)
 80047c0:	4313      	orrs	r3, r2
 80047c2:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80047c4:	4b14      	ldr	r3, [pc, #80]	@ (8004818 <RCCEx_PLLSAI2_Config+0x1d8>)
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	4a13      	ldr	r2, [pc, #76]	@ (8004818 <RCCEx_PLLSAI2_Config+0x1d8>)
 80047ca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80047ce:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047d0:	f7fd fe9c 	bl	800250c <HAL_GetTick>
 80047d4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80047d6:	e009      	b.n	80047ec <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80047d8:	f7fd fe98 	bl	800250c <HAL_GetTick>
 80047dc:	4602      	mov	r2, r0
 80047de:	68bb      	ldr	r3, [r7, #8]
 80047e0:	1ad3      	subs	r3, r2, r3
 80047e2:	2b02      	cmp	r3, #2
 80047e4:	d902      	bls.n	80047ec <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 80047e6:	2303      	movs	r3, #3
 80047e8:	73fb      	strb	r3, [r7, #15]
          break;
 80047ea:	e005      	b.n	80047f8 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80047ec:	4b0a      	ldr	r3, [pc, #40]	@ (8004818 <RCCEx_PLLSAI2_Config+0x1d8>)
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d0ef      	beq.n	80047d8 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 80047f8:	7bfb      	ldrb	r3, [r7, #15]
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d106      	bne.n	800480c <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80047fe:	4b06      	ldr	r3, [pc, #24]	@ (8004818 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004800:	695a      	ldr	r2, [r3, #20]
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	699b      	ldr	r3, [r3, #24]
 8004806:	4904      	ldr	r1, [pc, #16]	@ (8004818 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004808:	4313      	orrs	r3, r2
 800480a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800480c:	7bfb      	ldrb	r3, [r7, #15]
}
 800480e:	4618      	mov	r0, r3
 8004810:	3710      	adds	r7, #16
 8004812:	46bd      	mov	sp, r7
 8004814:	bd80      	pop	{r7, pc}
 8004816:	bf00      	nop
 8004818:	40021000 	.word	0x40021000
 800481c:	07ff800f 	.word	0x07ff800f
 8004820:	ff9f800f 	.word	0xff9f800f
 8004824:	f9ff800f 	.word	0xf9ff800f

08004828 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004828:	b580      	push	{r7, lr}
 800482a:	b084      	sub	sp, #16
 800482c:	af00      	add	r7, sp, #0
 800482e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	2b00      	cmp	r3, #0
 8004834:	d101      	bne.n	800483a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004836:	2301      	movs	r3, #1
 8004838:	e095      	b.n	8004966 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800483e:	2b00      	cmp	r3, #0
 8004840:	d108      	bne.n	8004854 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	685b      	ldr	r3, [r3, #4]
 8004846:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800484a:	d009      	beq.n	8004860 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	2200      	movs	r2, #0
 8004850:	61da      	str	r2, [r3, #28]
 8004852:	e005      	b.n	8004860 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	2200      	movs	r2, #0
 8004858:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	2200      	movs	r2, #0
 800485e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	2200      	movs	r2, #0
 8004864:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800486c:	b2db      	uxtb	r3, r3
 800486e:	2b00      	cmp	r3, #0
 8004870:	d106      	bne.n	8004880 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	2200      	movs	r2, #0
 8004876:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800487a:	6878      	ldr	r0, [r7, #4]
 800487c:	f7fd fc9c 	bl	80021b8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	2202      	movs	r2, #2
 8004884:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	681a      	ldr	r2, [r3, #0]
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004896:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	68db      	ldr	r3, [r3, #12]
 800489c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80048a0:	d902      	bls.n	80048a8 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80048a2:	2300      	movs	r3, #0
 80048a4:	60fb      	str	r3, [r7, #12]
 80048a6:	e002      	b.n	80048ae <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80048a8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80048ac:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	68db      	ldr	r3, [r3, #12]
 80048b2:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80048b6:	d007      	beq.n	80048c8 <HAL_SPI_Init+0xa0>
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	68db      	ldr	r3, [r3, #12]
 80048bc:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80048c0:	d002      	beq.n	80048c8 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	2200      	movs	r2, #0
 80048c6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	685b      	ldr	r3, [r3, #4]
 80048cc:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	689b      	ldr	r3, [r3, #8]
 80048d4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80048d8:	431a      	orrs	r2, r3
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	691b      	ldr	r3, [r3, #16]
 80048de:	f003 0302 	and.w	r3, r3, #2
 80048e2:	431a      	orrs	r2, r3
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	695b      	ldr	r3, [r3, #20]
 80048e8:	f003 0301 	and.w	r3, r3, #1
 80048ec:	431a      	orrs	r2, r3
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	699b      	ldr	r3, [r3, #24]
 80048f2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80048f6:	431a      	orrs	r2, r3
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	69db      	ldr	r3, [r3, #28]
 80048fc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004900:	431a      	orrs	r2, r3
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	6a1b      	ldr	r3, [r3, #32]
 8004906:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800490a:	ea42 0103 	orr.w	r1, r2, r3
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004912:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	430a      	orrs	r2, r1
 800491c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	699b      	ldr	r3, [r3, #24]
 8004922:	0c1b      	lsrs	r3, r3, #16
 8004924:	f003 0204 	and.w	r2, r3, #4
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800492c:	f003 0310 	and.w	r3, r3, #16
 8004930:	431a      	orrs	r2, r3
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004936:	f003 0308 	and.w	r3, r3, #8
 800493a:	431a      	orrs	r2, r3
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	68db      	ldr	r3, [r3, #12]
 8004940:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8004944:	ea42 0103 	orr.w	r1, r2, r3
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	430a      	orrs	r2, r1
 8004954:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	2200      	movs	r2, #0
 800495a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	2201      	movs	r2, #1
 8004960:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8004964:	2300      	movs	r3, #0
}
 8004966:	4618      	mov	r0, r3
 8004968:	3710      	adds	r7, #16
 800496a:	46bd      	mov	sp, r7
 800496c:	bd80      	pop	{r7, pc}

0800496e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800496e:	b580      	push	{r7, lr}
 8004970:	b088      	sub	sp, #32
 8004972:	af00      	add	r7, sp, #0
 8004974:	60f8      	str	r0, [r7, #12]
 8004976:	60b9      	str	r1, [r7, #8]
 8004978:	603b      	str	r3, [r7, #0]
 800497a:	4613      	mov	r3, r2
 800497c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800497e:	2300      	movs	r3, #0
 8004980:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004988:	2b01      	cmp	r3, #1
 800498a:	d101      	bne.n	8004990 <HAL_SPI_Transmit+0x22>
 800498c:	2302      	movs	r3, #2
 800498e:	e15f      	b.n	8004c50 <HAL_SPI_Transmit+0x2e2>
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	2201      	movs	r2, #1
 8004994:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004998:	f7fd fdb8 	bl	800250c <HAL_GetTick>
 800499c:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800499e:	88fb      	ldrh	r3, [r7, #6]
 80049a0:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80049a8:	b2db      	uxtb	r3, r3
 80049aa:	2b01      	cmp	r3, #1
 80049ac:	d002      	beq.n	80049b4 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80049ae:	2302      	movs	r3, #2
 80049b0:	77fb      	strb	r3, [r7, #31]
    goto error;
 80049b2:	e148      	b.n	8004c46 <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 80049b4:	68bb      	ldr	r3, [r7, #8]
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d002      	beq.n	80049c0 <HAL_SPI_Transmit+0x52>
 80049ba:	88fb      	ldrh	r3, [r7, #6]
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d102      	bne.n	80049c6 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80049c0:	2301      	movs	r3, #1
 80049c2:	77fb      	strb	r3, [r7, #31]
    goto error;
 80049c4:	e13f      	b.n	8004c46 <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	2203      	movs	r2, #3
 80049ca:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	2200      	movs	r2, #0
 80049d2:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	68ba      	ldr	r2, [r7, #8]
 80049d8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	88fa      	ldrh	r2, [r7, #6]
 80049de:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	88fa      	ldrh	r2, [r7, #6]
 80049e4:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	2200      	movs	r2, #0
 80049ea:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	2200      	movs	r2, #0
 80049f0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	2200      	movs	r2, #0
 80049f8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	2200      	movs	r2, #0
 8004a00:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	2200      	movs	r2, #0
 8004a06:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	689b      	ldr	r3, [r3, #8]
 8004a0c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004a10:	d10f      	bne.n	8004a32 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	681a      	ldr	r2, [r3, #0]
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004a20:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	681a      	ldr	r2, [r3, #0]
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004a30:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a3c:	2b40      	cmp	r3, #64	@ 0x40
 8004a3e:	d007      	beq.n	8004a50 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	681a      	ldr	r2, [r3, #0]
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004a4e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	68db      	ldr	r3, [r3, #12]
 8004a54:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004a58:	d94f      	bls.n	8004afa <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	685b      	ldr	r3, [r3, #4]
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d002      	beq.n	8004a68 <HAL_SPI_Transmit+0xfa>
 8004a62:	8afb      	ldrh	r3, [r7, #22]
 8004a64:	2b01      	cmp	r3, #1
 8004a66:	d142      	bne.n	8004aee <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a6c:	881a      	ldrh	r2, [r3, #0]
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a78:	1c9a      	adds	r2, r3, #2
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004a82:	b29b      	uxth	r3, r3
 8004a84:	3b01      	subs	r3, #1
 8004a86:	b29a      	uxth	r2, r3
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004a8c:	e02f      	b.n	8004aee <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	689b      	ldr	r3, [r3, #8]
 8004a94:	f003 0302 	and.w	r3, r3, #2
 8004a98:	2b02      	cmp	r3, #2
 8004a9a:	d112      	bne.n	8004ac2 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004aa0:	881a      	ldrh	r2, [r3, #0]
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004aac:	1c9a      	adds	r2, r3, #2
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004ab6:	b29b      	uxth	r3, r3
 8004ab8:	3b01      	subs	r3, #1
 8004aba:	b29a      	uxth	r2, r3
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004ac0:	e015      	b.n	8004aee <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004ac2:	f7fd fd23 	bl	800250c <HAL_GetTick>
 8004ac6:	4602      	mov	r2, r0
 8004ac8:	69bb      	ldr	r3, [r7, #24]
 8004aca:	1ad3      	subs	r3, r2, r3
 8004acc:	683a      	ldr	r2, [r7, #0]
 8004ace:	429a      	cmp	r2, r3
 8004ad0:	d803      	bhi.n	8004ada <HAL_SPI_Transmit+0x16c>
 8004ad2:	683b      	ldr	r3, [r7, #0]
 8004ad4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ad8:	d102      	bne.n	8004ae0 <HAL_SPI_Transmit+0x172>
 8004ada:	683b      	ldr	r3, [r7, #0]
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d106      	bne.n	8004aee <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 8004ae0:	2303      	movs	r3, #3
 8004ae2:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	2201      	movs	r2, #1
 8004ae8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8004aec:	e0ab      	b.n	8004c46 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004af2:	b29b      	uxth	r3, r3
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d1ca      	bne.n	8004a8e <HAL_SPI_Transmit+0x120>
 8004af8:	e080      	b.n	8004bfc <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	685b      	ldr	r3, [r3, #4]
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d002      	beq.n	8004b08 <HAL_SPI_Transmit+0x19a>
 8004b02:	8afb      	ldrh	r3, [r7, #22]
 8004b04:	2b01      	cmp	r3, #1
 8004b06:	d174      	bne.n	8004bf2 <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004b0c:	b29b      	uxth	r3, r3
 8004b0e:	2b01      	cmp	r3, #1
 8004b10:	d912      	bls.n	8004b38 <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b16:	881a      	ldrh	r2, [r3, #0]
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b22:	1c9a      	adds	r2, r3, #2
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004b2c:	b29b      	uxth	r3, r3
 8004b2e:	3b02      	subs	r3, #2
 8004b30:	b29a      	uxth	r2, r3
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004b36:	e05c      	b.n	8004bf2 <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	330c      	adds	r3, #12
 8004b42:	7812      	ldrb	r2, [r2, #0]
 8004b44:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b4a:	1c5a      	adds	r2, r3, #1
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004b54:	b29b      	uxth	r3, r3
 8004b56:	3b01      	subs	r3, #1
 8004b58:	b29a      	uxth	r2, r3
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8004b5e:	e048      	b.n	8004bf2 <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	689b      	ldr	r3, [r3, #8]
 8004b66:	f003 0302 	and.w	r3, r3, #2
 8004b6a:	2b02      	cmp	r3, #2
 8004b6c:	d12b      	bne.n	8004bc6 <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004b72:	b29b      	uxth	r3, r3
 8004b74:	2b01      	cmp	r3, #1
 8004b76:	d912      	bls.n	8004b9e <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b7c:	881a      	ldrh	r2, [r3, #0]
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b88:	1c9a      	adds	r2, r3, #2
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004b92:	b29b      	uxth	r3, r3
 8004b94:	3b02      	subs	r3, #2
 8004b96:	b29a      	uxth	r2, r3
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004b9c:	e029      	b.n	8004bf2 <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	330c      	adds	r3, #12
 8004ba8:	7812      	ldrb	r2, [r2, #0]
 8004baa:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bb0:	1c5a      	adds	r2, r3, #1
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004bba:	b29b      	uxth	r3, r3
 8004bbc:	3b01      	subs	r3, #1
 8004bbe:	b29a      	uxth	r2, r3
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004bc4:	e015      	b.n	8004bf2 <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004bc6:	f7fd fca1 	bl	800250c <HAL_GetTick>
 8004bca:	4602      	mov	r2, r0
 8004bcc:	69bb      	ldr	r3, [r7, #24]
 8004bce:	1ad3      	subs	r3, r2, r3
 8004bd0:	683a      	ldr	r2, [r7, #0]
 8004bd2:	429a      	cmp	r2, r3
 8004bd4:	d803      	bhi.n	8004bde <HAL_SPI_Transmit+0x270>
 8004bd6:	683b      	ldr	r3, [r7, #0]
 8004bd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bdc:	d102      	bne.n	8004be4 <HAL_SPI_Transmit+0x276>
 8004bde:	683b      	ldr	r3, [r7, #0]
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d106      	bne.n	8004bf2 <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 8004be4:	2303      	movs	r3, #3
 8004be6:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	2201      	movs	r2, #1
 8004bec:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8004bf0:	e029      	b.n	8004c46 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004bf6:	b29b      	uxth	r3, r3
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d1b1      	bne.n	8004b60 <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004bfc:	69ba      	ldr	r2, [r7, #24]
 8004bfe:	6839      	ldr	r1, [r7, #0]
 8004c00:	68f8      	ldr	r0, [r7, #12]
 8004c02:	f000 f947 	bl	8004e94 <SPI_EndRxTxTransaction>
 8004c06:	4603      	mov	r3, r0
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d002      	beq.n	8004c12 <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	2220      	movs	r2, #32
 8004c10:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	689b      	ldr	r3, [r3, #8]
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d10a      	bne.n	8004c30 <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004c1a:	2300      	movs	r3, #0
 8004c1c:	613b      	str	r3, [r7, #16]
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	68db      	ldr	r3, [r3, #12]
 8004c24:	613b      	str	r3, [r7, #16]
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	689b      	ldr	r3, [r3, #8]
 8004c2c:	613b      	str	r3, [r7, #16]
 8004c2e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d002      	beq.n	8004c3e <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 8004c38:	2301      	movs	r3, #1
 8004c3a:	77fb      	strb	r3, [r7, #31]
 8004c3c:	e003      	b.n	8004c46 <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	2201      	movs	r2, #1
 8004c42:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	2200      	movs	r2, #0
 8004c4a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8004c4e:	7ffb      	ldrb	r3, [r7, #31]
}
 8004c50:	4618      	mov	r0, r3
 8004c52:	3720      	adds	r7, #32
 8004c54:	46bd      	mov	sp, r7
 8004c56:	bd80      	pop	{r7, pc}

08004c58 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004c58:	b580      	push	{r7, lr}
 8004c5a:	b088      	sub	sp, #32
 8004c5c:	af00      	add	r7, sp, #0
 8004c5e:	60f8      	str	r0, [r7, #12]
 8004c60:	60b9      	str	r1, [r7, #8]
 8004c62:	603b      	str	r3, [r7, #0]
 8004c64:	4613      	mov	r3, r2
 8004c66:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004c68:	f7fd fc50 	bl	800250c <HAL_GetTick>
 8004c6c:	4602      	mov	r2, r0
 8004c6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c70:	1a9b      	subs	r3, r3, r2
 8004c72:	683a      	ldr	r2, [r7, #0]
 8004c74:	4413      	add	r3, r2
 8004c76:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004c78:	f7fd fc48 	bl	800250c <HAL_GetTick>
 8004c7c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004c7e:	4b39      	ldr	r3, [pc, #228]	@ (8004d64 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	015b      	lsls	r3, r3, #5
 8004c84:	0d1b      	lsrs	r3, r3, #20
 8004c86:	69fa      	ldr	r2, [r7, #28]
 8004c88:	fb02 f303 	mul.w	r3, r2, r3
 8004c8c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004c8e:	e054      	b.n	8004d3a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004c90:	683b      	ldr	r3, [r7, #0]
 8004c92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c96:	d050      	beq.n	8004d3a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004c98:	f7fd fc38 	bl	800250c <HAL_GetTick>
 8004c9c:	4602      	mov	r2, r0
 8004c9e:	69bb      	ldr	r3, [r7, #24]
 8004ca0:	1ad3      	subs	r3, r2, r3
 8004ca2:	69fa      	ldr	r2, [r7, #28]
 8004ca4:	429a      	cmp	r2, r3
 8004ca6:	d902      	bls.n	8004cae <SPI_WaitFlagStateUntilTimeout+0x56>
 8004ca8:	69fb      	ldr	r3, [r7, #28]
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d13d      	bne.n	8004d2a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	685a      	ldr	r2, [r3, #4]
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004cbc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	685b      	ldr	r3, [r3, #4]
 8004cc2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004cc6:	d111      	bne.n	8004cec <SPI_WaitFlagStateUntilTimeout+0x94>
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	689b      	ldr	r3, [r3, #8]
 8004ccc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004cd0:	d004      	beq.n	8004cdc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	689b      	ldr	r3, [r3, #8]
 8004cd6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004cda:	d107      	bne.n	8004cec <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	681a      	ldr	r2, [r3, #0]
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004cea:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cf0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004cf4:	d10f      	bne.n	8004d16 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	681a      	ldr	r2, [r3, #0]
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004d04:	601a      	str	r2, [r3, #0]
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	681a      	ldr	r2, [r3, #0]
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004d14:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	2201      	movs	r2, #1
 8004d1a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	2200      	movs	r2, #0
 8004d22:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004d26:	2303      	movs	r3, #3
 8004d28:	e017      	b.n	8004d5a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004d2a:	697b      	ldr	r3, [r7, #20]
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d101      	bne.n	8004d34 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004d30:	2300      	movs	r3, #0
 8004d32:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004d34:	697b      	ldr	r3, [r7, #20]
 8004d36:	3b01      	subs	r3, #1
 8004d38:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	689a      	ldr	r2, [r3, #8]
 8004d40:	68bb      	ldr	r3, [r7, #8]
 8004d42:	4013      	ands	r3, r2
 8004d44:	68ba      	ldr	r2, [r7, #8]
 8004d46:	429a      	cmp	r2, r3
 8004d48:	bf0c      	ite	eq
 8004d4a:	2301      	moveq	r3, #1
 8004d4c:	2300      	movne	r3, #0
 8004d4e:	b2db      	uxtb	r3, r3
 8004d50:	461a      	mov	r2, r3
 8004d52:	79fb      	ldrb	r3, [r7, #7]
 8004d54:	429a      	cmp	r2, r3
 8004d56:	d19b      	bne.n	8004c90 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004d58:	2300      	movs	r3, #0
}
 8004d5a:	4618      	mov	r0, r3
 8004d5c:	3720      	adds	r7, #32
 8004d5e:	46bd      	mov	sp, r7
 8004d60:	bd80      	pop	{r7, pc}
 8004d62:	bf00      	nop
 8004d64:	20000040 	.word	0x20000040

08004d68 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004d68:	b580      	push	{r7, lr}
 8004d6a:	b08a      	sub	sp, #40	@ 0x28
 8004d6c:	af00      	add	r7, sp, #0
 8004d6e:	60f8      	str	r0, [r7, #12]
 8004d70:	60b9      	str	r1, [r7, #8]
 8004d72:	607a      	str	r2, [r7, #4]
 8004d74:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8004d76:	2300      	movs	r3, #0
 8004d78:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8004d7a:	f7fd fbc7 	bl	800250c <HAL_GetTick>
 8004d7e:	4602      	mov	r2, r0
 8004d80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d82:	1a9b      	subs	r3, r3, r2
 8004d84:	683a      	ldr	r2, [r7, #0]
 8004d86:	4413      	add	r3, r2
 8004d88:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8004d8a:	f7fd fbbf 	bl	800250c <HAL_GetTick>
 8004d8e:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	330c      	adds	r3, #12
 8004d96:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004d98:	4b3d      	ldr	r3, [pc, #244]	@ (8004e90 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8004d9a:	681a      	ldr	r2, [r3, #0]
 8004d9c:	4613      	mov	r3, r2
 8004d9e:	009b      	lsls	r3, r3, #2
 8004da0:	4413      	add	r3, r2
 8004da2:	00da      	lsls	r2, r3, #3
 8004da4:	1ad3      	subs	r3, r2, r3
 8004da6:	0d1b      	lsrs	r3, r3, #20
 8004da8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004daa:	fb02 f303 	mul.w	r3, r2, r3
 8004dae:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8004db0:	e060      	b.n	8004e74 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8004db2:	68bb      	ldr	r3, [r7, #8]
 8004db4:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8004db8:	d107      	bne.n	8004dca <SPI_WaitFifoStateUntilTimeout+0x62>
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d104      	bne.n	8004dca <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8004dc0:	69fb      	ldr	r3, [r7, #28]
 8004dc2:	781b      	ldrb	r3, [r3, #0]
 8004dc4:	b2db      	uxtb	r3, r3
 8004dc6:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8004dc8:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8004dca:	683b      	ldr	r3, [r7, #0]
 8004dcc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004dd0:	d050      	beq.n	8004e74 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004dd2:	f7fd fb9b 	bl	800250c <HAL_GetTick>
 8004dd6:	4602      	mov	r2, r0
 8004dd8:	6a3b      	ldr	r3, [r7, #32]
 8004dda:	1ad3      	subs	r3, r2, r3
 8004ddc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004dde:	429a      	cmp	r2, r3
 8004de0:	d902      	bls.n	8004de8 <SPI_WaitFifoStateUntilTimeout+0x80>
 8004de2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	d13d      	bne.n	8004e64 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	685a      	ldr	r2, [r3, #4]
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004df6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	685b      	ldr	r3, [r3, #4]
 8004dfc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004e00:	d111      	bne.n	8004e26 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	689b      	ldr	r3, [r3, #8]
 8004e06:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004e0a:	d004      	beq.n	8004e16 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	689b      	ldr	r3, [r3, #8]
 8004e10:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004e14:	d107      	bne.n	8004e26 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	681a      	ldr	r2, [r3, #0]
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004e24:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e2a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004e2e:	d10f      	bne.n	8004e50 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	681a      	ldr	r2, [r3, #0]
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004e3e:	601a      	str	r2, [r3, #0]
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	681a      	ldr	r2, [r3, #0]
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004e4e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	2201      	movs	r2, #1
 8004e54:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	2200      	movs	r2, #0
 8004e5c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004e60:	2303      	movs	r3, #3
 8004e62:	e010      	b.n	8004e86 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004e64:	69bb      	ldr	r3, [r7, #24]
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d101      	bne.n	8004e6e <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8004e6a:	2300      	movs	r3, #0
 8004e6c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8004e6e:	69bb      	ldr	r3, [r7, #24]
 8004e70:	3b01      	subs	r3, #1
 8004e72:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	689a      	ldr	r2, [r3, #8]
 8004e7a:	68bb      	ldr	r3, [r7, #8]
 8004e7c:	4013      	ands	r3, r2
 8004e7e:	687a      	ldr	r2, [r7, #4]
 8004e80:	429a      	cmp	r2, r3
 8004e82:	d196      	bne.n	8004db2 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8004e84:	2300      	movs	r3, #0
}
 8004e86:	4618      	mov	r0, r3
 8004e88:	3728      	adds	r7, #40	@ 0x28
 8004e8a:	46bd      	mov	sp, r7
 8004e8c:	bd80      	pop	{r7, pc}
 8004e8e:	bf00      	nop
 8004e90:	20000040 	.word	0x20000040

08004e94 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004e94:	b580      	push	{r7, lr}
 8004e96:	b086      	sub	sp, #24
 8004e98:	af02      	add	r7, sp, #8
 8004e9a:	60f8      	str	r0, [r7, #12]
 8004e9c:	60b9      	str	r1, [r7, #8]
 8004e9e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	9300      	str	r3, [sp, #0]
 8004ea4:	68bb      	ldr	r3, [r7, #8]
 8004ea6:	2200      	movs	r2, #0
 8004ea8:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8004eac:	68f8      	ldr	r0, [r7, #12]
 8004eae:	f7ff ff5b 	bl	8004d68 <SPI_WaitFifoStateUntilTimeout>
 8004eb2:	4603      	mov	r3, r0
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d007      	beq.n	8004ec8 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004ebc:	f043 0220 	orr.w	r2, r3, #32
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004ec4:	2303      	movs	r3, #3
 8004ec6:	e027      	b.n	8004f18 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	9300      	str	r3, [sp, #0]
 8004ecc:	68bb      	ldr	r3, [r7, #8]
 8004ece:	2200      	movs	r2, #0
 8004ed0:	2180      	movs	r1, #128	@ 0x80
 8004ed2:	68f8      	ldr	r0, [r7, #12]
 8004ed4:	f7ff fec0 	bl	8004c58 <SPI_WaitFlagStateUntilTimeout>
 8004ed8:	4603      	mov	r3, r0
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d007      	beq.n	8004eee <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004ee2:	f043 0220 	orr.w	r2, r3, #32
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004eea:	2303      	movs	r3, #3
 8004eec:	e014      	b.n	8004f18 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	9300      	str	r3, [sp, #0]
 8004ef2:	68bb      	ldr	r3, [r7, #8]
 8004ef4:	2200      	movs	r2, #0
 8004ef6:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8004efa:	68f8      	ldr	r0, [r7, #12]
 8004efc:	f7ff ff34 	bl	8004d68 <SPI_WaitFifoStateUntilTimeout>
 8004f00:	4603      	mov	r3, r0
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d007      	beq.n	8004f16 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004f0a:	f043 0220 	orr.w	r2, r3, #32
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004f12:	2303      	movs	r3, #3
 8004f14:	e000      	b.n	8004f18 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8004f16:	2300      	movs	r3, #0
}
 8004f18:	4618      	mov	r0, r3
 8004f1a:	3710      	adds	r7, #16
 8004f1c:	46bd      	mov	sp, r7
 8004f1e:	bd80      	pop	{r7, pc}

08004f20 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004f20:	b580      	push	{r7, lr}
 8004f22:	b082      	sub	sp, #8
 8004f24:	af00      	add	r7, sp, #0
 8004f26:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d101      	bne.n	8004f32 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004f2e:	2301      	movs	r3, #1
 8004f30:	e042      	b.n	8004fb8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d106      	bne.n	8004f4a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	2200      	movs	r2, #0
 8004f40:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004f44:	6878      	ldr	r0, [r7, #4]
 8004f46:	f7fd f979 	bl	800223c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	2224      	movs	r2, #36	@ 0x24
 8004f4e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	681a      	ldr	r2, [r3, #0]
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	f022 0201 	bic.w	r2, r2, #1
 8004f60:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d002      	beq.n	8004f70 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8004f6a:	6878      	ldr	r0, [r7, #4]
 8004f6c:	f000 fef4 	bl	8005d58 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004f70:	6878      	ldr	r0, [r7, #4]
 8004f72:	f000 fbf5 	bl	8005760 <UART_SetConfig>
 8004f76:	4603      	mov	r3, r0
 8004f78:	2b01      	cmp	r3, #1
 8004f7a:	d101      	bne.n	8004f80 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8004f7c:	2301      	movs	r3, #1
 8004f7e:	e01b      	b.n	8004fb8 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	685a      	ldr	r2, [r3, #4]
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004f8e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	689a      	ldr	r2, [r3, #8]
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004f9e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	681a      	ldr	r2, [r3, #0]
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	f042 0201 	orr.w	r2, r2, #1
 8004fae:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004fb0:	6878      	ldr	r0, [r7, #4]
 8004fb2:	f000 ff73 	bl	8005e9c <UART_CheckIdleState>
 8004fb6:	4603      	mov	r3, r0
}
 8004fb8:	4618      	mov	r0, r3
 8004fba:	3708      	adds	r7, #8
 8004fbc:	46bd      	mov	sp, r7
 8004fbe:	bd80      	pop	{r7, pc}

08004fc0 <HAL_UART_DeInit>:
  * @brief DeInitialize the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 8004fc0:	b580      	push	{r7, lr}
 8004fc2:	b082      	sub	sp, #8
 8004fc4:	af00      	add	r7, sp, #0
 8004fc6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d101      	bne.n	8004fd2 <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 8004fce:	2301      	movs	r3, #1
 8004fd0:	e031      	b.n	8005036 <HAL_UART_DeInit+0x76>
  }

  /* Check the parameters */
  assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));

  huart->gState = HAL_UART_STATE_BUSY;
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	2224      	movs	r2, #36	@ 0x24
 8004fd6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	681a      	ldr	r2, [r3, #0]
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	f022 0201 	bic.w	r2, r2, #1
 8004fe8:	601a      	str	r2, [r3, #0]

  huart->Instance->CR1 = 0x0U;
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	2200      	movs	r2, #0
 8004ff0:	601a      	str	r2, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	2200      	movs	r2, #0
 8004ff8:	605a      	str	r2, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	2200      	movs	r2, #0
 8005000:	609a      	str	r2, [r3, #8]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 8005002:	6878      	ldr	r0, [r7, #4]
 8005004:	f7fd f982 	bl	800230c <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	2200      	movs	r2, #0
 800500c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->gState = HAL_UART_STATE_RESET;
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	2200      	movs	r2, #0
 8005014:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_RESET;
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	2200      	movs	r2, #0
 800501c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	2200      	movs	r2, #0
 8005024:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	2200      	movs	r2, #0
 800502a:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	2200      	movs	r2, #0
 8005030:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005034:	2300      	movs	r3, #0
}
 8005036:	4618      	mov	r0, r3
 8005038:	3708      	adds	r7, #8
 800503a:	46bd      	mov	sp, r7
 800503c:	bd80      	pop	{r7, pc}
	...

08005040 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005040:	b580      	push	{r7, lr}
 8005042:	b08a      	sub	sp, #40	@ 0x28
 8005044:	af00      	add	r7, sp, #0
 8005046:	60f8      	str	r0, [r7, #12]
 8005048:	60b9      	str	r1, [r7, #8]
 800504a:	4613      	mov	r3, r2
 800504c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005054:	2b20      	cmp	r3, #32
 8005056:	d137      	bne.n	80050c8 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8005058:	68bb      	ldr	r3, [r7, #8]
 800505a:	2b00      	cmp	r3, #0
 800505c:	d002      	beq.n	8005064 <HAL_UART_Receive_IT+0x24>
 800505e:	88fb      	ldrh	r3, [r7, #6]
 8005060:	2b00      	cmp	r3, #0
 8005062:	d101      	bne.n	8005068 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8005064:	2301      	movs	r3, #1
 8005066:	e030      	b.n	80050ca <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	2200      	movs	r2, #0
 800506c:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	4a18      	ldr	r2, [pc, #96]	@ (80050d4 <HAL_UART_Receive_IT+0x94>)
 8005074:	4293      	cmp	r3, r2
 8005076:	d01f      	beq.n	80050b8 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	685b      	ldr	r3, [r3, #4]
 800507e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005082:	2b00      	cmp	r3, #0
 8005084:	d018      	beq.n	80050b8 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800508c:	697b      	ldr	r3, [r7, #20]
 800508e:	e853 3f00 	ldrex	r3, [r3]
 8005092:	613b      	str	r3, [r7, #16]
   return(result);
 8005094:	693b      	ldr	r3, [r7, #16]
 8005096:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800509a:	627b      	str	r3, [r7, #36]	@ 0x24
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	461a      	mov	r2, r3
 80050a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050a4:	623b      	str	r3, [r7, #32]
 80050a6:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050a8:	69f9      	ldr	r1, [r7, #28]
 80050aa:	6a3a      	ldr	r2, [r7, #32]
 80050ac:	e841 2300 	strex	r3, r2, [r1]
 80050b0:	61bb      	str	r3, [r7, #24]
   return(result);
 80050b2:	69bb      	ldr	r3, [r7, #24]
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d1e6      	bne.n	8005086 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80050b8:	88fb      	ldrh	r3, [r7, #6]
 80050ba:	461a      	mov	r2, r3
 80050bc:	68b9      	ldr	r1, [r7, #8]
 80050be:	68f8      	ldr	r0, [r7, #12]
 80050c0:	f000 fffe 	bl	80060c0 <UART_Start_Receive_IT>
 80050c4:	4603      	mov	r3, r0
 80050c6:	e000      	b.n	80050ca <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80050c8:	2302      	movs	r3, #2
  }
}
 80050ca:	4618      	mov	r0, r3
 80050cc:	3728      	adds	r7, #40	@ 0x28
 80050ce:	46bd      	mov	sp, r7
 80050d0:	bd80      	pop	{r7, pc}
 80050d2:	bf00      	nop
 80050d4:	40008000 	.word	0x40008000

080050d8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80050d8:	b580      	push	{r7, lr}
 80050da:	b0ba      	sub	sp, #232	@ 0xe8
 80050dc:	af00      	add	r7, sp, #0
 80050de:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	69db      	ldr	r3, [r3, #28]
 80050e6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	689b      	ldr	r3, [r3, #8]
 80050fa:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80050fe:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8005102:	f640 030f 	movw	r3, #2063	@ 0x80f
 8005106:	4013      	ands	r3, r2
 8005108:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800510c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005110:	2b00      	cmp	r3, #0
 8005112:	d11b      	bne.n	800514c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8005114:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005118:	f003 0320 	and.w	r3, r3, #32
 800511c:	2b00      	cmp	r3, #0
 800511e:	d015      	beq.n	800514c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8005120:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005124:	f003 0320 	and.w	r3, r3, #32
 8005128:	2b00      	cmp	r3, #0
 800512a:	d105      	bne.n	8005138 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800512c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005130:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005134:	2b00      	cmp	r3, #0
 8005136:	d009      	beq.n	800514c <HAL_UART_IRQHandler+0x74>
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800513c:	2b00      	cmp	r3, #0
 800513e:	f000 82e3 	beq.w	8005708 <HAL_UART_IRQHandler+0x630>
      {
        huart->RxISR(huart);
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005146:	6878      	ldr	r0, [r7, #4]
 8005148:	4798      	blx	r3
      }
      return;
 800514a:	e2dd      	b.n	8005708 <HAL_UART_IRQHandler+0x630>
    }
  }

  /* If some errors occur */
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
 800514c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005150:	2b00      	cmp	r3, #0
 8005152:	f000 8123 	beq.w	800539c <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8005156:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800515a:	4b8d      	ldr	r3, [pc, #564]	@ (8005390 <HAL_UART_IRQHandler+0x2b8>)
 800515c:	4013      	ands	r3, r2
 800515e:	2b00      	cmp	r3, #0
 8005160:	d106      	bne.n	8005170 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8005162:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8005166:	4b8b      	ldr	r3, [pc, #556]	@ (8005394 <HAL_UART_IRQHandler+0x2bc>)
 8005168:	4013      	ands	r3, r2
 800516a:	2b00      	cmp	r3, #0
 800516c:	f000 8116 	beq.w	800539c <HAL_UART_IRQHandler+0x2c4>
      && (((cr3its & USART_CR3_EIE) != 0U)
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005170:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005174:	f003 0301 	and.w	r3, r3, #1
 8005178:	2b00      	cmp	r3, #0
 800517a:	d011      	beq.n	80051a0 <HAL_UART_IRQHandler+0xc8>
 800517c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005180:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005184:	2b00      	cmp	r3, #0
 8005186:	d00b      	beq.n	80051a0 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	2201      	movs	r2, #1
 800518e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005196:	f043 0201 	orr.w	r2, r3, #1
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80051a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80051a4:	f003 0302 	and.w	r3, r3, #2
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d011      	beq.n	80051d0 <HAL_UART_IRQHandler+0xf8>
 80051ac:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80051b0:	f003 0301 	and.w	r3, r3, #1
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d00b      	beq.n	80051d0 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	2202      	movs	r2, #2
 80051be:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80051c6:	f043 0204 	orr.w	r2, r3, #4
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80051d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80051d4:	f003 0304 	and.w	r3, r3, #4
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d011      	beq.n	8005200 <HAL_UART_IRQHandler+0x128>
 80051dc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80051e0:	f003 0301 	and.w	r3, r3, #1
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d00b      	beq.n	8005200 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	2204      	movs	r2, #4
 80051ee:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80051f6:	f043 0202 	orr.w	r2, r3, #2
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005200:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005204:	f003 0308 	and.w	r3, r3, #8
 8005208:	2b00      	cmp	r3, #0
 800520a:	d017      	beq.n	800523c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800520c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005210:	f003 0320 	and.w	r3, r3, #32
 8005214:	2b00      	cmp	r3, #0
 8005216:	d105      	bne.n	8005224 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8005218:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800521c:	4b5c      	ldr	r3, [pc, #368]	@ (8005390 <HAL_UART_IRQHandler+0x2b8>)
 800521e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8005220:	2b00      	cmp	r3, #0
 8005222:	d00b      	beq.n	800523c <HAL_UART_IRQHandler+0x164>
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
            ((cr3its & USART_CR3_EIE) != 0U)))
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	2208      	movs	r2, #8
 800522a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005232:	f043 0208 	orr.w	r2, r3, #8
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800523c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005240:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005244:	2b00      	cmp	r3, #0
 8005246:	d012      	beq.n	800526e <HAL_UART_IRQHandler+0x196>
 8005248:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800524c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005250:	2b00      	cmp	r3, #0
 8005252:	d00c      	beq.n	800526e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800525c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005264:	f043 0220 	orr.w	r2, r3, #32
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005274:	2b00      	cmp	r3, #0
 8005276:	f000 8249 	beq.w	800570c <HAL_UART_IRQHandler+0x634>
    {
      /* UART in mode Receiver --------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800527a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800527e:	f003 0320 	and.w	r3, r3, #32
 8005282:	2b00      	cmp	r3, #0
 8005284:	d013      	beq.n	80052ae <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8005286:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800528a:	f003 0320 	and.w	r3, r3, #32
 800528e:	2b00      	cmp	r3, #0
 8005290:	d105      	bne.n	800529e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8005292:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005296:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800529a:	2b00      	cmp	r3, #0
 800529c:	d007      	beq.n	80052ae <HAL_UART_IRQHandler+0x1d6>
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d003      	beq.n	80052ae <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80052aa:	6878      	ldr	r0, [r7, #4]
 80052ac:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80052b4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	689b      	ldr	r3, [r3, #8]
 80052be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80052c2:	2b40      	cmp	r3, #64	@ 0x40
 80052c4:	d005      	beq.n	80052d2 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80052c6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80052ca:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d054      	beq.n	800537c <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80052d2:	6878      	ldr	r0, [r7, #4]
 80052d4:	f001 f816 	bl	8006304 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	689b      	ldr	r3, [r3, #8]
 80052de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80052e2:	2b40      	cmp	r3, #64	@ 0x40
 80052e4:	d146      	bne.n	8005374 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	3308      	adds	r3, #8
 80052ec:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052f0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80052f4:	e853 3f00 	ldrex	r3, [r3]
 80052f8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80052fc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005300:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005304:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	3308      	adds	r3, #8
 800530e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005312:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005316:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800531a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800531e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005322:	e841 2300 	strex	r3, r2, [r1]
 8005326:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800532a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800532e:	2b00      	cmp	r3, #0
 8005330:	d1d9      	bne.n	80052e6 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005338:	2b00      	cmp	r3, #0
 800533a:	d017      	beq.n	800536c <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005342:	4a15      	ldr	r2, [pc, #84]	@ (8005398 <HAL_UART_IRQHandler+0x2c0>)
 8005344:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800534c:	4618      	mov	r0, r3
 800534e:	f7fd faac 	bl	80028aa <HAL_DMA_Abort_IT>
 8005352:	4603      	mov	r3, r0
 8005354:	2b00      	cmp	r3, #0
 8005356:	d019      	beq.n	800538c <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800535e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005360:	687a      	ldr	r2, [r7, #4]
 8005362:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8005366:	4610      	mov	r0, r2
 8005368:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800536a:	e00f      	b.n	800538c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800536c:	6878      	ldr	r0, [r7, #4]
 800536e:	f000 f9e1 	bl	8005734 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005372:	e00b      	b.n	800538c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005374:	6878      	ldr	r0, [r7, #4]
 8005376:	f000 f9dd 	bl	8005734 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800537a:	e007      	b.n	800538c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800537c:	6878      	ldr	r0, [r7, #4]
 800537e:	f000 f9d9 	bl	8005734 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	2200      	movs	r2, #0
 8005386:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800538a:	e1bf      	b.n	800570c <HAL_UART_IRQHandler+0x634>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800538c:	bf00      	nop
    return;
 800538e:	e1bd      	b.n	800570c <HAL_UART_IRQHandler+0x634>
 8005390:	10000001 	.word	0x10000001
 8005394:	04000120 	.word	0x04000120
 8005398:	080063d1 	.word	0x080063d1

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80053a0:	2b01      	cmp	r3, #1
 80053a2:	f040 8153 	bne.w	800564c <HAL_UART_IRQHandler+0x574>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80053a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80053aa:	f003 0310 	and.w	r3, r3, #16
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	f000 814c 	beq.w	800564c <HAL_UART_IRQHandler+0x574>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80053b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80053b8:	f003 0310 	and.w	r3, r3, #16
 80053bc:	2b00      	cmp	r3, #0
 80053be:	f000 8145 	beq.w	800564c <HAL_UART_IRQHandler+0x574>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	2210      	movs	r2, #16
 80053c8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	689b      	ldr	r3, [r3, #8]
 80053d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80053d4:	2b40      	cmp	r3, #64	@ 0x40
 80053d6:	f040 80bb 	bne.w	8005550 <HAL_UART_IRQHandler+0x478>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	685b      	ldr	r3, [r3, #4]
 80053e4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80053e8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	f000 818f 	beq.w	8005710 <HAL_UART_IRQHandler+0x638>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80053f8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80053fc:	429a      	cmp	r2, r3
 80053fe:	f080 8187 	bcs.w	8005710 <HAL_UART_IRQHandler+0x638>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005408:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	f003 0320 	and.w	r3, r3, #32
 800541a:	2b00      	cmp	r3, #0
 800541c:	f040 8087 	bne.w	800552e <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005428:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800542c:	e853 3f00 	ldrex	r3, [r3]
 8005430:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005434:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005438:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800543c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	461a      	mov	r2, r3
 8005446:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800544a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800544e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005452:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005456:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800545a:	e841 2300 	strex	r3, r2, [r1]
 800545e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005462:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005466:	2b00      	cmp	r3, #0
 8005468:	d1da      	bne.n	8005420 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	3308      	adds	r3, #8
 8005470:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005472:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005474:	e853 3f00 	ldrex	r3, [r3]
 8005478:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800547a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800547c:	f023 0301 	bic.w	r3, r3, #1
 8005480:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	3308      	adds	r3, #8
 800548a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800548e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005492:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005494:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005496:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800549a:	e841 2300 	strex	r3, r2, [r1]
 800549e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80054a0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d1e1      	bne.n	800546a <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	3308      	adds	r3, #8
 80054ac:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054ae:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80054b0:	e853 3f00 	ldrex	r3, [r3]
 80054b4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80054b6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80054b8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80054bc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	3308      	adds	r3, #8
 80054c6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80054ca:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80054cc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054ce:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80054d0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80054d2:	e841 2300 	strex	r3, r2, [r1]
 80054d6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80054d8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d1e3      	bne.n	80054a6 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	2220      	movs	r2, #32
 80054e2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	2200      	movs	r2, #0
 80054ea:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054f2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80054f4:	e853 3f00 	ldrex	r3, [r3]
 80054f8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80054fa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80054fc:	f023 0310 	bic.w	r3, r3, #16
 8005500:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	461a      	mov	r2, r3
 800550a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800550e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005510:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005512:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005514:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005516:	e841 2300 	strex	r3, r2, [r1]
 800551a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800551c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800551e:	2b00      	cmp	r3, #0
 8005520:	d1e4      	bne.n	80054ec <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005528:	4618      	mov	r0, r3
 800552a:	f7fd f962 	bl	80027f2 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	2202      	movs	r2, #2
 8005532:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005540:	b29b      	uxth	r3, r3
 8005542:	1ad3      	subs	r3, r2, r3
 8005544:	b29b      	uxth	r3, r3
 8005546:	4619      	mov	r1, r3
 8005548:	6878      	ldr	r0, [r7, #4]
 800554a:	f000 f8fd 	bl	8005748 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800554e:	e0df      	b.n	8005710 <HAL_UART_IRQHandler+0x638>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800555c:	b29b      	uxth	r3, r3
 800555e:	1ad3      	subs	r3, r2, r3
 8005560:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800556a:	b29b      	uxth	r3, r3
 800556c:	2b00      	cmp	r3, #0
 800556e:	f000 80d1 	beq.w	8005714 <HAL_UART_IRQHandler+0x63c>
          && (nb_rx_data > 0U))
 8005572:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005576:	2b00      	cmp	r3, #0
 8005578:	f000 80cc 	beq.w	8005714 <HAL_UART_IRQHandler+0x63c>
      {
#if defined(USART_CR1_FIFOEN)
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005582:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005584:	e853 3f00 	ldrex	r3, [r3]
 8005588:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800558a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800558c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005590:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	461a      	mov	r2, r3
 800559a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800559e:	647b      	str	r3, [r7, #68]	@ 0x44
 80055a0:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055a2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80055a4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80055a6:	e841 2300 	strex	r3, r2, [r1]
 80055aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80055ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d1e4      	bne.n	800557c <HAL_UART_IRQHandler+0x4a4>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	3308      	adds	r3, #8
 80055b8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055bc:	e853 3f00 	ldrex	r3, [r3]
 80055c0:	623b      	str	r3, [r7, #32]
   return(result);
 80055c2:	6a3b      	ldr	r3, [r7, #32]
 80055c4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80055c8:	f023 0301 	bic.w	r3, r3, #1
 80055cc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	3308      	adds	r3, #8
 80055d6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80055da:	633a      	str	r2, [r7, #48]	@ 0x30
 80055dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055de:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80055e0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80055e2:	e841 2300 	strex	r3, r2, [r1]
 80055e6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80055e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d1e1      	bne.n	80055b2 <HAL_UART_IRQHandler+0x4da>
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	2220      	movs	r2, #32
 80055f2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	2200      	movs	r2, #0
 80055fa:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	2200      	movs	r2, #0
 8005600:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005608:	693b      	ldr	r3, [r7, #16]
 800560a:	e853 3f00 	ldrex	r3, [r3]
 800560e:	60fb      	str	r3, [r7, #12]
   return(result);
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	f023 0310 	bic.w	r3, r3, #16
 8005616:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	461a      	mov	r2, r3
 8005620:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005624:	61fb      	str	r3, [r7, #28]
 8005626:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005628:	69b9      	ldr	r1, [r7, #24]
 800562a:	69fa      	ldr	r2, [r7, #28]
 800562c:	e841 2300 	strex	r3, r2, [r1]
 8005630:	617b      	str	r3, [r7, #20]
   return(result);
 8005632:	697b      	ldr	r3, [r7, #20]
 8005634:	2b00      	cmp	r3, #0
 8005636:	d1e4      	bne.n	8005602 <HAL_UART_IRQHandler+0x52a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	2202      	movs	r2, #2
 800563c:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800563e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005642:	4619      	mov	r1, r3
 8005644:	6878      	ldr	r0, [r7, #4]
 8005646:	f000 f87f 	bl	8005748 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800564a:	e063      	b.n	8005714 <HAL_UART_IRQHandler+0x63c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800564c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005650:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005654:	2b00      	cmp	r3, #0
 8005656:	d00e      	beq.n	8005676 <HAL_UART_IRQHandler+0x59e>
 8005658:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800565c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005660:	2b00      	cmp	r3, #0
 8005662:	d008      	beq.n	8005676 <HAL_UART_IRQHandler+0x59e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800566c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800566e:	6878      	ldr	r0, [r7, #4]
 8005670:	f001 fc14 	bl	8006e9c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005674:	e051      	b.n	800571a <HAL_UART_IRQHandler+0x642>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8005676:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800567a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800567e:	2b00      	cmp	r3, #0
 8005680:	d014      	beq.n	80056ac <HAL_UART_IRQHandler+0x5d4>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8005682:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005686:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800568a:	2b00      	cmp	r3, #0
 800568c:	d105      	bne.n	800569a <HAL_UART_IRQHandler+0x5c2>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800568e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005692:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005696:	2b00      	cmp	r3, #0
 8005698:	d008      	beq.n	80056ac <HAL_UART_IRQHandler+0x5d4>
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
      && ((cr1its & USART_CR1_TXEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d03a      	beq.n	8005718 <HAL_UART_IRQHandler+0x640>
    {
      huart->TxISR(huart);
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80056a6:	6878      	ldr	r0, [r7, #4]
 80056a8:	4798      	blx	r3
    }
    return;
 80056aa:	e035      	b.n	8005718 <HAL_UART_IRQHandler+0x640>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80056ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80056b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d009      	beq.n	80056cc <HAL_UART_IRQHandler+0x5f4>
 80056b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80056bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d003      	beq.n	80056cc <HAL_UART_IRQHandler+0x5f4>
  {
    UART_EndTransmit_IT(huart);
 80056c4:	6878      	ldr	r0, [r7, #4]
 80056c6:	f000 fe99 	bl	80063fc <UART_EndTransmit_IT>
    return;
 80056ca:	e026      	b.n	800571a <HAL_UART_IRQHandler+0x642>
  }

#if defined(USART_CR1_FIFOEN)
  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80056cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80056d0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d009      	beq.n	80056ec <HAL_UART_IRQHandler+0x614>
 80056d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80056dc:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d003      	beq.n	80056ec <HAL_UART_IRQHandler+0x614>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80056e4:	6878      	ldr	r0, [r7, #4]
 80056e6:	f001 fbed 	bl	8006ec4 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80056ea:	e016      	b.n	800571a <HAL_UART_IRQHandler+0x642>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80056ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80056f0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d010      	beq.n	800571a <HAL_UART_IRQHandler+0x642>
 80056f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	da0c      	bge.n	800571a <HAL_UART_IRQHandler+0x642>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8005700:	6878      	ldr	r0, [r7, #4]
 8005702:	f001 fbd5 	bl	8006eb0 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005706:	e008      	b.n	800571a <HAL_UART_IRQHandler+0x642>
      return;
 8005708:	bf00      	nop
 800570a:	e006      	b.n	800571a <HAL_UART_IRQHandler+0x642>
    return;
 800570c:	bf00      	nop
 800570e:	e004      	b.n	800571a <HAL_UART_IRQHandler+0x642>
      return;
 8005710:	bf00      	nop
 8005712:	e002      	b.n	800571a <HAL_UART_IRQHandler+0x642>
      return;
 8005714:	bf00      	nop
 8005716:	e000      	b.n	800571a <HAL_UART_IRQHandler+0x642>
    return;
 8005718:	bf00      	nop
  }
#endif /* USART_CR1_FIFOEN */
}
 800571a:	37e8      	adds	r7, #232	@ 0xe8
 800571c:	46bd      	mov	sp, r7
 800571e:	bd80      	pop	{r7, pc}

08005720 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005720:	b480      	push	{r7}
 8005722:	b083      	sub	sp, #12
 8005724:	af00      	add	r7, sp, #0
 8005726:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8005728:	bf00      	nop
 800572a:	370c      	adds	r7, #12
 800572c:	46bd      	mov	sp, r7
 800572e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005732:	4770      	bx	lr

08005734 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005734:	b480      	push	{r7}
 8005736:	b083      	sub	sp, #12
 8005738:	af00      	add	r7, sp, #0
 800573a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800573c:	bf00      	nop
 800573e:	370c      	adds	r7, #12
 8005740:	46bd      	mov	sp, r7
 8005742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005746:	4770      	bx	lr

08005748 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005748:	b480      	push	{r7}
 800574a:	b083      	sub	sp, #12
 800574c:	af00      	add	r7, sp, #0
 800574e:	6078      	str	r0, [r7, #4]
 8005750:	460b      	mov	r3, r1
 8005752:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005754:	bf00      	nop
 8005756:	370c      	adds	r7, #12
 8005758:	46bd      	mov	sp, r7
 800575a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800575e:	4770      	bx	lr

08005760 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005760:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005764:	b08c      	sub	sp, #48	@ 0x30
 8005766:	af00      	add	r7, sp, #0
 8005768:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800576a:	2300      	movs	r3, #0
 800576c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005770:	697b      	ldr	r3, [r7, #20]
 8005772:	689a      	ldr	r2, [r3, #8]
 8005774:	697b      	ldr	r3, [r7, #20]
 8005776:	691b      	ldr	r3, [r3, #16]
 8005778:	431a      	orrs	r2, r3
 800577a:	697b      	ldr	r3, [r7, #20]
 800577c:	695b      	ldr	r3, [r3, #20]
 800577e:	431a      	orrs	r2, r3
 8005780:	697b      	ldr	r3, [r7, #20]
 8005782:	69db      	ldr	r3, [r3, #28]
 8005784:	4313      	orrs	r3, r2
 8005786:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005788:	697b      	ldr	r3, [r7, #20]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	681a      	ldr	r2, [r3, #0]
 800578e:	4baa      	ldr	r3, [pc, #680]	@ (8005a38 <UART_SetConfig+0x2d8>)
 8005790:	4013      	ands	r3, r2
 8005792:	697a      	ldr	r2, [r7, #20]
 8005794:	6812      	ldr	r2, [r2, #0]
 8005796:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005798:	430b      	orrs	r3, r1
 800579a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800579c:	697b      	ldr	r3, [r7, #20]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	685b      	ldr	r3, [r3, #4]
 80057a2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80057a6:	697b      	ldr	r3, [r7, #20]
 80057a8:	68da      	ldr	r2, [r3, #12]
 80057aa:	697b      	ldr	r3, [r7, #20]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	430a      	orrs	r2, r1
 80057b0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80057b2:	697b      	ldr	r3, [r7, #20]
 80057b4:	699b      	ldr	r3, [r3, #24]
 80057b6:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80057b8:	697b      	ldr	r3, [r7, #20]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	4a9f      	ldr	r2, [pc, #636]	@ (8005a3c <UART_SetConfig+0x2dc>)
 80057be:	4293      	cmp	r3, r2
 80057c0:	d004      	beq.n	80057cc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80057c2:	697b      	ldr	r3, [r7, #20]
 80057c4:	6a1b      	ldr	r3, [r3, #32]
 80057c6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80057c8:	4313      	orrs	r3, r2
 80057ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80057cc:	697b      	ldr	r3, [r7, #20]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	689b      	ldr	r3, [r3, #8]
 80057d2:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 80057d6:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 80057da:	697a      	ldr	r2, [r7, #20]
 80057dc:	6812      	ldr	r2, [r2, #0]
 80057de:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80057e0:	430b      	orrs	r3, r1
 80057e2:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80057e4:	697b      	ldr	r3, [r7, #20]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057ea:	f023 010f 	bic.w	r1, r3, #15
 80057ee:	697b      	ldr	r3, [r7, #20]
 80057f0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80057f2:	697b      	ldr	r3, [r7, #20]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	430a      	orrs	r2, r1
 80057f8:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80057fa:	697b      	ldr	r3, [r7, #20]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	4a90      	ldr	r2, [pc, #576]	@ (8005a40 <UART_SetConfig+0x2e0>)
 8005800:	4293      	cmp	r3, r2
 8005802:	d125      	bne.n	8005850 <UART_SetConfig+0xf0>
 8005804:	4b8f      	ldr	r3, [pc, #572]	@ (8005a44 <UART_SetConfig+0x2e4>)
 8005806:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800580a:	f003 0303 	and.w	r3, r3, #3
 800580e:	2b03      	cmp	r3, #3
 8005810:	d81a      	bhi.n	8005848 <UART_SetConfig+0xe8>
 8005812:	a201      	add	r2, pc, #4	@ (adr r2, 8005818 <UART_SetConfig+0xb8>)
 8005814:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005818:	08005829 	.word	0x08005829
 800581c:	08005839 	.word	0x08005839
 8005820:	08005831 	.word	0x08005831
 8005824:	08005841 	.word	0x08005841
 8005828:	2301      	movs	r3, #1
 800582a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800582e:	e116      	b.n	8005a5e <UART_SetConfig+0x2fe>
 8005830:	2302      	movs	r3, #2
 8005832:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005836:	e112      	b.n	8005a5e <UART_SetConfig+0x2fe>
 8005838:	2304      	movs	r3, #4
 800583a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800583e:	e10e      	b.n	8005a5e <UART_SetConfig+0x2fe>
 8005840:	2308      	movs	r3, #8
 8005842:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005846:	e10a      	b.n	8005a5e <UART_SetConfig+0x2fe>
 8005848:	2310      	movs	r3, #16
 800584a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800584e:	e106      	b.n	8005a5e <UART_SetConfig+0x2fe>
 8005850:	697b      	ldr	r3, [r7, #20]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	4a7c      	ldr	r2, [pc, #496]	@ (8005a48 <UART_SetConfig+0x2e8>)
 8005856:	4293      	cmp	r3, r2
 8005858:	d138      	bne.n	80058cc <UART_SetConfig+0x16c>
 800585a:	4b7a      	ldr	r3, [pc, #488]	@ (8005a44 <UART_SetConfig+0x2e4>)
 800585c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005860:	f003 030c 	and.w	r3, r3, #12
 8005864:	2b0c      	cmp	r3, #12
 8005866:	d82d      	bhi.n	80058c4 <UART_SetConfig+0x164>
 8005868:	a201      	add	r2, pc, #4	@ (adr r2, 8005870 <UART_SetConfig+0x110>)
 800586a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800586e:	bf00      	nop
 8005870:	080058a5 	.word	0x080058a5
 8005874:	080058c5 	.word	0x080058c5
 8005878:	080058c5 	.word	0x080058c5
 800587c:	080058c5 	.word	0x080058c5
 8005880:	080058b5 	.word	0x080058b5
 8005884:	080058c5 	.word	0x080058c5
 8005888:	080058c5 	.word	0x080058c5
 800588c:	080058c5 	.word	0x080058c5
 8005890:	080058ad 	.word	0x080058ad
 8005894:	080058c5 	.word	0x080058c5
 8005898:	080058c5 	.word	0x080058c5
 800589c:	080058c5 	.word	0x080058c5
 80058a0:	080058bd 	.word	0x080058bd
 80058a4:	2300      	movs	r3, #0
 80058a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80058aa:	e0d8      	b.n	8005a5e <UART_SetConfig+0x2fe>
 80058ac:	2302      	movs	r3, #2
 80058ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80058b2:	e0d4      	b.n	8005a5e <UART_SetConfig+0x2fe>
 80058b4:	2304      	movs	r3, #4
 80058b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80058ba:	e0d0      	b.n	8005a5e <UART_SetConfig+0x2fe>
 80058bc:	2308      	movs	r3, #8
 80058be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80058c2:	e0cc      	b.n	8005a5e <UART_SetConfig+0x2fe>
 80058c4:	2310      	movs	r3, #16
 80058c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80058ca:	e0c8      	b.n	8005a5e <UART_SetConfig+0x2fe>
 80058cc:	697b      	ldr	r3, [r7, #20]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	4a5e      	ldr	r2, [pc, #376]	@ (8005a4c <UART_SetConfig+0x2ec>)
 80058d2:	4293      	cmp	r3, r2
 80058d4:	d125      	bne.n	8005922 <UART_SetConfig+0x1c2>
 80058d6:	4b5b      	ldr	r3, [pc, #364]	@ (8005a44 <UART_SetConfig+0x2e4>)
 80058d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80058dc:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80058e0:	2b30      	cmp	r3, #48	@ 0x30
 80058e2:	d016      	beq.n	8005912 <UART_SetConfig+0x1b2>
 80058e4:	2b30      	cmp	r3, #48	@ 0x30
 80058e6:	d818      	bhi.n	800591a <UART_SetConfig+0x1ba>
 80058e8:	2b20      	cmp	r3, #32
 80058ea:	d00a      	beq.n	8005902 <UART_SetConfig+0x1a2>
 80058ec:	2b20      	cmp	r3, #32
 80058ee:	d814      	bhi.n	800591a <UART_SetConfig+0x1ba>
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d002      	beq.n	80058fa <UART_SetConfig+0x19a>
 80058f4:	2b10      	cmp	r3, #16
 80058f6:	d008      	beq.n	800590a <UART_SetConfig+0x1aa>
 80058f8:	e00f      	b.n	800591a <UART_SetConfig+0x1ba>
 80058fa:	2300      	movs	r3, #0
 80058fc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005900:	e0ad      	b.n	8005a5e <UART_SetConfig+0x2fe>
 8005902:	2302      	movs	r3, #2
 8005904:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005908:	e0a9      	b.n	8005a5e <UART_SetConfig+0x2fe>
 800590a:	2304      	movs	r3, #4
 800590c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005910:	e0a5      	b.n	8005a5e <UART_SetConfig+0x2fe>
 8005912:	2308      	movs	r3, #8
 8005914:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005918:	e0a1      	b.n	8005a5e <UART_SetConfig+0x2fe>
 800591a:	2310      	movs	r3, #16
 800591c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005920:	e09d      	b.n	8005a5e <UART_SetConfig+0x2fe>
 8005922:	697b      	ldr	r3, [r7, #20]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	4a4a      	ldr	r2, [pc, #296]	@ (8005a50 <UART_SetConfig+0x2f0>)
 8005928:	4293      	cmp	r3, r2
 800592a:	d125      	bne.n	8005978 <UART_SetConfig+0x218>
 800592c:	4b45      	ldr	r3, [pc, #276]	@ (8005a44 <UART_SetConfig+0x2e4>)
 800592e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005932:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8005936:	2bc0      	cmp	r3, #192	@ 0xc0
 8005938:	d016      	beq.n	8005968 <UART_SetConfig+0x208>
 800593a:	2bc0      	cmp	r3, #192	@ 0xc0
 800593c:	d818      	bhi.n	8005970 <UART_SetConfig+0x210>
 800593e:	2b80      	cmp	r3, #128	@ 0x80
 8005940:	d00a      	beq.n	8005958 <UART_SetConfig+0x1f8>
 8005942:	2b80      	cmp	r3, #128	@ 0x80
 8005944:	d814      	bhi.n	8005970 <UART_SetConfig+0x210>
 8005946:	2b00      	cmp	r3, #0
 8005948:	d002      	beq.n	8005950 <UART_SetConfig+0x1f0>
 800594a:	2b40      	cmp	r3, #64	@ 0x40
 800594c:	d008      	beq.n	8005960 <UART_SetConfig+0x200>
 800594e:	e00f      	b.n	8005970 <UART_SetConfig+0x210>
 8005950:	2300      	movs	r3, #0
 8005952:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005956:	e082      	b.n	8005a5e <UART_SetConfig+0x2fe>
 8005958:	2302      	movs	r3, #2
 800595a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800595e:	e07e      	b.n	8005a5e <UART_SetConfig+0x2fe>
 8005960:	2304      	movs	r3, #4
 8005962:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005966:	e07a      	b.n	8005a5e <UART_SetConfig+0x2fe>
 8005968:	2308      	movs	r3, #8
 800596a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800596e:	e076      	b.n	8005a5e <UART_SetConfig+0x2fe>
 8005970:	2310      	movs	r3, #16
 8005972:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005976:	e072      	b.n	8005a5e <UART_SetConfig+0x2fe>
 8005978:	697b      	ldr	r3, [r7, #20]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	4a35      	ldr	r2, [pc, #212]	@ (8005a54 <UART_SetConfig+0x2f4>)
 800597e:	4293      	cmp	r3, r2
 8005980:	d12a      	bne.n	80059d8 <UART_SetConfig+0x278>
 8005982:	4b30      	ldr	r3, [pc, #192]	@ (8005a44 <UART_SetConfig+0x2e4>)
 8005984:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005988:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800598c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005990:	d01a      	beq.n	80059c8 <UART_SetConfig+0x268>
 8005992:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005996:	d81b      	bhi.n	80059d0 <UART_SetConfig+0x270>
 8005998:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800599c:	d00c      	beq.n	80059b8 <UART_SetConfig+0x258>
 800599e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80059a2:	d815      	bhi.n	80059d0 <UART_SetConfig+0x270>
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d003      	beq.n	80059b0 <UART_SetConfig+0x250>
 80059a8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80059ac:	d008      	beq.n	80059c0 <UART_SetConfig+0x260>
 80059ae:	e00f      	b.n	80059d0 <UART_SetConfig+0x270>
 80059b0:	2300      	movs	r3, #0
 80059b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80059b6:	e052      	b.n	8005a5e <UART_SetConfig+0x2fe>
 80059b8:	2302      	movs	r3, #2
 80059ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80059be:	e04e      	b.n	8005a5e <UART_SetConfig+0x2fe>
 80059c0:	2304      	movs	r3, #4
 80059c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80059c6:	e04a      	b.n	8005a5e <UART_SetConfig+0x2fe>
 80059c8:	2308      	movs	r3, #8
 80059ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80059ce:	e046      	b.n	8005a5e <UART_SetConfig+0x2fe>
 80059d0:	2310      	movs	r3, #16
 80059d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80059d6:	e042      	b.n	8005a5e <UART_SetConfig+0x2fe>
 80059d8:	697b      	ldr	r3, [r7, #20]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	4a17      	ldr	r2, [pc, #92]	@ (8005a3c <UART_SetConfig+0x2dc>)
 80059de:	4293      	cmp	r3, r2
 80059e0:	d13a      	bne.n	8005a58 <UART_SetConfig+0x2f8>
 80059e2:	4b18      	ldr	r3, [pc, #96]	@ (8005a44 <UART_SetConfig+0x2e4>)
 80059e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80059e8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80059ec:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80059f0:	d01a      	beq.n	8005a28 <UART_SetConfig+0x2c8>
 80059f2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80059f6:	d81b      	bhi.n	8005a30 <UART_SetConfig+0x2d0>
 80059f8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80059fc:	d00c      	beq.n	8005a18 <UART_SetConfig+0x2b8>
 80059fe:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005a02:	d815      	bhi.n	8005a30 <UART_SetConfig+0x2d0>
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d003      	beq.n	8005a10 <UART_SetConfig+0x2b0>
 8005a08:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005a0c:	d008      	beq.n	8005a20 <UART_SetConfig+0x2c0>
 8005a0e:	e00f      	b.n	8005a30 <UART_SetConfig+0x2d0>
 8005a10:	2300      	movs	r3, #0
 8005a12:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005a16:	e022      	b.n	8005a5e <UART_SetConfig+0x2fe>
 8005a18:	2302      	movs	r3, #2
 8005a1a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005a1e:	e01e      	b.n	8005a5e <UART_SetConfig+0x2fe>
 8005a20:	2304      	movs	r3, #4
 8005a22:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005a26:	e01a      	b.n	8005a5e <UART_SetConfig+0x2fe>
 8005a28:	2308      	movs	r3, #8
 8005a2a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005a2e:	e016      	b.n	8005a5e <UART_SetConfig+0x2fe>
 8005a30:	2310      	movs	r3, #16
 8005a32:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005a36:	e012      	b.n	8005a5e <UART_SetConfig+0x2fe>
 8005a38:	cfff69f3 	.word	0xcfff69f3
 8005a3c:	40008000 	.word	0x40008000
 8005a40:	40013800 	.word	0x40013800
 8005a44:	40021000 	.word	0x40021000
 8005a48:	40004400 	.word	0x40004400
 8005a4c:	40004800 	.word	0x40004800
 8005a50:	40004c00 	.word	0x40004c00
 8005a54:	40005000 	.word	0x40005000
 8005a58:	2310      	movs	r3, #16
 8005a5a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005a5e:	697b      	ldr	r3, [r7, #20]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	4aae      	ldr	r2, [pc, #696]	@ (8005d1c <UART_SetConfig+0x5bc>)
 8005a64:	4293      	cmp	r3, r2
 8005a66:	f040 8097 	bne.w	8005b98 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005a6a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005a6e:	2b08      	cmp	r3, #8
 8005a70:	d823      	bhi.n	8005aba <UART_SetConfig+0x35a>
 8005a72:	a201      	add	r2, pc, #4	@ (adr r2, 8005a78 <UART_SetConfig+0x318>)
 8005a74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a78:	08005a9d 	.word	0x08005a9d
 8005a7c:	08005abb 	.word	0x08005abb
 8005a80:	08005aa5 	.word	0x08005aa5
 8005a84:	08005abb 	.word	0x08005abb
 8005a88:	08005aab 	.word	0x08005aab
 8005a8c:	08005abb 	.word	0x08005abb
 8005a90:	08005abb 	.word	0x08005abb
 8005a94:	08005abb 	.word	0x08005abb
 8005a98:	08005ab3 	.word	0x08005ab3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005a9c:	f7fe f8c0 	bl	8003c20 <HAL_RCC_GetPCLK1Freq>
 8005aa0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005aa2:	e010      	b.n	8005ac6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005aa4:	4b9e      	ldr	r3, [pc, #632]	@ (8005d20 <UART_SetConfig+0x5c0>)
 8005aa6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005aa8:	e00d      	b.n	8005ac6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005aaa:	f7fe f821 	bl	8003af0 <HAL_RCC_GetSysClockFreq>
 8005aae:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005ab0:	e009      	b.n	8005ac6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005ab2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005ab6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005ab8:	e005      	b.n	8005ac6 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8005aba:	2300      	movs	r3, #0
 8005abc:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005abe:	2301      	movs	r3, #1
 8005ac0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005ac4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005ac6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	f000 8130 	beq.w	8005d2e <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005ace:	697b      	ldr	r3, [r7, #20]
 8005ad0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ad2:	4a94      	ldr	r2, [pc, #592]	@ (8005d24 <UART_SetConfig+0x5c4>)
 8005ad4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005ad8:	461a      	mov	r2, r3
 8005ada:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005adc:	fbb3 f3f2 	udiv	r3, r3, r2
 8005ae0:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005ae2:	697b      	ldr	r3, [r7, #20]
 8005ae4:	685a      	ldr	r2, [r3, #4]
 8005ae6:	4613      	mov	r3, r2
 8005ae8:	005b      	lsls	r3, r3, #1
 8005aea:	4413      	add	r3, r2
 8005aec:	69ba      	ldr	r2, [r7, #24]
 8005aee:	429a      	cmp	r2, r3
 8005af0:	d305      	bcc.n	8005afe <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005af2:	697b      	ldr	r3, [r7, #20]
 8005af4:	685b      	ldr	r3, [r3, #4]
 8005af6:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005af8:	69ba      	ldr	r2, [r7, #24]
 8005afa:	429a      	cmp	r2, r3
 8005afc:	d903      	bls.n	8005b06 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8005afe:	2301      	movs	r3, #1
 8005b00:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005b04:	e113      	b.n	8005d2e <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005b06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b08:	2200      	movs	r2, #0
 8005b0a:	60bb      	str	r3, [r7, #8]
 8005b0c:	60fa      	str	r2, [r7, #12]
 8005b0e:	697b      	ldr	r3, [r7, #20]
 8005b10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b12:	4a84      	ldr	r2, [pc, #528]	@ (8005d24 <UART_SetConfig+0x5c4>)
 8005b14:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005b18:	b29b      	uxth	r3, r3
 8005b1a:	2200      	movs	r2, #0
 8005b1c:	603b      	str	r3, [r7, #0]
 8005b1e:	607a      	str	r2, [r7, #4]
 8005b20:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005b24:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005b28:	f7fb f826 	bl	8000b78 <__aeabi_uldivmod>
 8005b2c:	4602      	mov	r2, r0
 8005b2e:	460b      	mov	r3, r1
 8005b30:	4610      	mov	r0, r2
 8005b32:	4619      	mov	r1, r3
 8005b34:	f04f 0200 	mov.w	r2, #0
 8005b38:	f04f 0300 	mov.w	r3, #0
 8005b3c:	020b      	lsls	r3, r1, #8
 8005b3e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005b42:	0202      	lsls	r2, r0, #8
 8005b44:	6979      	ldr	r1, [r7, #20]
 8005b46:	6849      	ldr	r1, [r1, #4]
 8005b48:	0849      	lsrs	r1, r1, #1
 8005b4a:	2000      	movs	r0, #0
 8005b4c:	460c      	mov	r4, r1
 8005b4e:	4605      	mov	r5, r0
 8005b50:	eb12 0804 	adds.w	r8, r2, r4
 8005b54:	eb43 0905 	adc.w	r9, r3, r5
 8005b58:	697b      	ldr	r3, [r7, #20]
 8005b5a:	685b      	ldr	r3, [r3, #4]
 8005b5c:	2200      	movs	r2, #0
 8005b5e:	469a      	mov	sl, r3
 8005b60:	4693      	mov	fp, r2
 8005b62:	4652      	mov	r2, sl
 8005b64:	465b      	mov	r3, fp
 8005b66:	4640      	mov	r0, r8
 8005b68:	4649      	mov	r1, r9
 8005b6a:	f7fb f805 	bl	8000b78 <__aeabi_uldivmod>
 8005b6e:	4602      	mov	r2, r0
 8005b70:	460b      	mov	r3, r1
 8005b72:	4613      	mov	r3, r2
 8005b74:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005b76:	6a3b      	ldr	r3, [r7, #32]
 8005b78:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005b7c:	d308      	bcc.n	8005b90 <UART_SetConfig+0x430>
 8005b7e:	6a3b      	ldr	r3, [r7, #32]
 8005b80:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005b84:	d204      	bcs.n	8005b90 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8005b86:	697b      	ldr	r3, [r7, #20]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	6a3a      	ldr	r2, [r7, #32]
 8005b8c:	60da      	str	r2, [r3, #12]
 8005b8e:	e0ce      	b.n	8005d2e <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8005b90:	2301      	movs	r3, #1
 8005b92:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005b96:	e0ca      	b.n	8005d2e <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005b98:	697b      	ldr	r3, [r7, #20]
 8005b9a:	69db      	ldr	r3, [r3, #28]
 8005b9c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005ba0:	d166      	bne.n	8005c70 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8005ba2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005ba6:	2b08      	cmp	r3, #8
 8005ba8:	d827      	bhi.n	8005bfa <UART_SetConfig+0x49a>
 8005baa:	a201      	add	r2, pc, #4	@ (adr r2, 8005bb0 <UART_SetConfig+0x450>)
 8005bac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005bb0:	08005bd5 	.word	0x08005bd5
 8005bb4:	08005bdd 	.word	0x08005bdd
 8005bb8:	08005be5 	.word	0x08005be5
 8005bbc:	08005bfb 	.word	0x08005bfb
 8005bc0:	08005beb 	.word	0x08005beb
 8005bc4:	08005bfb 	.word	0x08005bfb
 8005bc8:	08005bfb 	.word	0x08005bfb
 8005bcc:	08005bfb 	.word	0x08005bfb
 8005bd0:	08005bf3 	.word	0x08005bf3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005bd4:	f7fe f824 	bl	8003c20 <HAL_RCC_GetPCLK1Freq>
 8005bd8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005bda:	e014      	b.n	8005c06 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005bdc:	f7fe f836 	bl	8003c4c <HAL_RCC_GetPCLK2Freq>
 8005be0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005be2:	e010      	b.n	8005c06 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005be4:	4b4e      	ldr	r3, [pc, #312]	@ (8005d20 <UART_SetConfig+0x5c0>)
 8005be6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005be8:	e00d      	b.n	8005c06 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005bea:	f7fd ff81 	bl	8003af0 <HAL_RCC_GetSysClockFreq>
 8005bee:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005bf0:	e009      	b.n	8005c06 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005bf2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005bf6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005bf8:	e005      	b.n	8005c06 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8005bfa:	2300      	movs	r3, #0
 8005bfc:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005bfe:	2301      	movs	r3, #1
 8005c00:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005c04:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005c06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	f000 8090 	beq.w	8005d2e <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005c0e:	697b      	ldr	r3, [r7, #20]
 8005c10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c12:	4a44      	ldr	r2, [pc, #272]	@ (8005d24 <UART_SetConfig+0x5c4>)
 8005c14:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005c18:	461a      	mov	r2, r3
 8005c1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c1c:	fbb3 f3f2 	udiv	r3, r3, r2
 8005c20:	005a      	lsls	r2, r3, #1
 8005c22:	697b      	ldr	r3, [r7, #20]
 8005c24:	685b      	ldr	r3, [r3, #4]
 8005c26:	085b      	lsrs	r3, r3, #1
 8005c28:	441a      	add	r2, r3
 8005c2a:	697b      	ldr	r3, [r7, #20]
 8005c2c:	685b      	ldr	r3, [r3, #4]
 8005c2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c32:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005c34:	6a3b      	ldr	r3, [r7, #32]
 8005c36:	2b0f      	cmp	r3, #15
 8005c38:	d916      	bls.n	8005c68 <UART_SetConfig+0x508>
 8005c3a:	6a3b      	ldr	r3, [r7, #32]
 8005c3c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005c40:	d212      	bcs.n	8005c68 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005c42:	6a3b      	ldr	r3, [r7, #32]
 8005c44:	b29b      	uxth	r3, r3
 8005c46:	f023 030f 	bic.w	r3, r3, #15
 8005c4a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005c4c:	6a3b      	ldr	r3, [r7, #32]
 8005c4e:	085b      	lsrs	r3, r3, #1
 8005c50:	b29b      	uxth	r3, r3
 8005c52:	f003 0307 	and.w	r3, r3, #7
 8005c56:	b29a      	uxth	r2, r3
 8005c58:	8bfb      	ldrh	r3, [r7, #30]
 8005c5a:	4313      	orrs	r3, r2
 8005c5c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8005c5e:	697b      	ldr	r3, [r7, #20]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	8bfa      	ldrh	r2, [r7, #30]
 8005c64:	60da      	str	r2, [r3, #12]
 8005c66:	e062      	b.n	8005d2e <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8005c68:	2301      	movs	r3, #1
 8005c6a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005c6e:	e05e      	b.n	8005d2e <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005c70:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005c74:	2b08      	cmp	r3, #8
 8005c76:	d828      	bhi.n	8005cca <UART_SetConfig+0x56a>
 8005c78:	a201      	add	r2, pc, #4	@ (adr r2, 8005c80 <UART_SetConfig+0x520>)
 8005c7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c7e:	bf00      	nop
 8005c80:	08005ca5 	.word	0x08005ca5
 8005c84:	08005cad 	.word	0x08005cad
 8005c88:	08005cb5 	.word	0x08005cb5
 8005c8c:	08005ccb 	.word	0x08005ccb
 8005c90:	08005cbb 	.word	0x08005cbb
 8005c94:	08005ccb 	.word	0x08005ccb
 8005c98:	08005ccb 	.word	0x08005ccb
 8005c9c:	08005ccb 	.word	0x08005ccb
 8005ca0:	08005cc3 	.word	0x08005cc3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005ca4:	f7fd ffbc 	bl	8003c20 <HAL_RCC_GetPCLK1Freq>
 8005ca8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005caa:	e014      	b.n	8005cd6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005cac:	f7fd ffce 	bl	8003c4c <HAL_RCC_GetPCLK2Freq>
 8005cb0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005cb2:	e010      	b.n	8005cd6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005cb4:	4b1a      	ldr	r3, [pc, #104]	@ (8005d20 <UART_SetConfig+0x5c0>)
 8005cb6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005cb8:	e00d      	b.n	8005cd6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005cba:	f7fd ff19 	bl	8003af0 <HAL_RCC_GetSysClockFreq>
 8005cbe:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005cc0:	e009      	b.n	8005cd6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005cc2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005cc6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005cc8:	e005      	b.n	8005cd6 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8005cca:	2300      	movs	r3, #0
 8005ccc:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005cce:	2301      	movs	r3, #1
 8005cd0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005cd4:	bf00      	nop
    }

    if (pclk != 0U)
 8005cd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d028      	beq.n	8005d2e <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005cdc:	697b      	ldr	r3, [r7, #20]
 8005cde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ce0:	4a10      	ldr	r2, [pc, #64]	@ (8005d24 <UART_SetConfig+0x5c4>)
 8005ce2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005ce6:	461a      	mov	r2, r3
 8005ce8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cea:	fbb3 f2f2 	udiv	r2, r3, r2
 8005cee:	697b      	ldr	r3, [r7, #20]
 8005cf0:	685b      	ldr	r3, [r3, #4]
 8005cf2:	085b      	lsrs	r3, r3, #1
 8005cf4:	441a      	add	r2, r3
 8005cf6:	697b      	ldr	r3, [r7, #20]
 8005cf8:	685b      	ldr	r3, [r3, #4]
 8005cfa:	fbb2 f3f3 	udiv	r3, r2, r3
 8005cfe:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005d00:	6a3b      	ldr	r3, [r7, #32]
 8005d02:	2b0f      	cmp	r3, #15
 8005d04:	d910      	bls.n	8005d28 <UART_SetConfig+0x5c8>
 8005d06:	6a3b      	ldr	r3, [r7, #32]
 8005d08:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005d0c:	d20c      	bcs.n	8005d28 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005d0e:	6a3b      	ldr	r3, [r7, #32]
 8005d10:	b29a      	uxth	r2, r3
 8005d12:	697b      	ldr	r3, [r7, #20]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	60da      	str	r2, [r3, #12]
 8005d18:	e009      	b.n	8005d2e <UART_SetConfig+0x5ce>
 8005d1a:	bf00      	nop
 8005d1c:	40008000 	.word	0x40008000
 8005d20:	00f42400 	.word	0x00f42400
 8005d24:	0800a270 	.word	0x0800a270
      }
      else
      {
        ret = HAL_ERROR;
 8005d28:	2301      	movs	r3, #1
 8005d2a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005d2e:	697b      	ldr	r3, [r7, #20]
 8005d30:	2201      	movs	r2, #1
 8005d32:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8005d36:	697b      	ldr	r3, [r7, #20]
 8005d38:	2201      	movs	r2, #1
 8005d3a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005d3e:	697b      	ldr	r3, [r7, #20]
 8005d40:	2200      	movs	r2, #0
 8005d42:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8005d44:	697b      	ldr	r3, [r7, #20]
 8005d46:	2200      	movs	r2, #0
 8005d48:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8005d4a:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8005d4e:	4618      	mov	r0, r3
 8005d50:	3730      	adds	r7, #48	@ 0x30
 8005d52:	46bd      	mov	sp, r7
 8005d54:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08005d58 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005d58:	b480      	push	{r7}
 8005d5a:	b083      	sub	sp, #12
 8005d5c:	af00      	add	r7, sp, #0
 8005d5e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d64:	f003 0308 	and.w	r3, r3, #8
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d00a      	beq.n	8005d82 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	685b      	ldr	r3, [r3, #4]
 8005d72:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	430a      	orrs	r2, r1
 8005d80:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d86:	f003 0301 	and.w	r3, r3, #1
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d00a      	beq.n	8005da4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	685b      	ldr	r3, [r3, #4]
 8005d94:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	430a      	orrs	r2, r1
 8005da2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005da8:	f003 0302 	and.w	r3, r3, #2
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d00a      	beq.n	8005dc6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	685b      	ldr	r3, [r3, #4]
 8005db6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	430a      	orrs	r2, r1
 8005dc4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005dca:	f003 0304 	and.w	r3, r3, #4
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d00a      	beq.n	8005de8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	685b      	ldr	r3, [r3, #4]
 8005dd8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	430a      	orrs	r2, r1
 8005de6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005dec:	f003 0310 	and.w	r3, r3, #16
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d00a      	beq.n	8005e0a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	689b      	ldr	r3, [r3, #8]
 8005dfa:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	430a      	orrs	r2, r1
 8005e08:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e0e:	f003 0320 	and.w	r3, r3, #32
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d00a      	beq.n	8005e2c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	689b      	ldr	r3, [r3, #8]
 8005e1c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	430a      	orrs	r2, r1
 8005e2a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e30:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d01a      	beq.n	8005e6e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	685b      	ldr	r3, [r3, #4]
 8005e3e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	430a      	orrs	r2, r1
 8005e4c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e52:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005e56:	d10a      	bne.n	8005e6e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	685b      	ldr	r3, [r3, #4]
 8005e5e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	430a      	orrs	r2, r1
 8005e6c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d00a      	beq.n	8005e90 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	685b      	ldr	r3, [r3, #4]
 8005e80:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	430a      	orrs	r2, r1
 8005e8e:	605a      	str	r2, [r3, #4]
  }
}
 8005e90:	bf00      	nop
 8005e92:	370c      	adds	r7, #12
 8005e94:	46bd      	mov	sp, r7
 8005e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e9a:	4770      	bx	lr

08005e9c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005e9c:	b580      	push	{r7, lr}
 8005e9e:	b098      	sub	sp, #96	@ 0x60
 8005ea0:	af02      	add	r7, sp, #8
 8005ea2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	2200      	movs	r2, #0
 8005ea8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005eac:	f7fc fb2e 	bl	800250c <HAL_GetTick>
 8005eb0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	f003 0308 	and.w	r3, r3, #8
 8005ebc:	2b08      	cmp	r3, #8
 8005ebe:	d12f      	bne.n	8005f20 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005ec0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005ec4:	9300      	str	r3, [sp, #0]
 8005ec6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005ec8:	2200      	movs	r2, #0
 8005eca:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005ece:	6878      	ldr	r0, [r7, #4]
 8005ed0:	f000 f88e 	bl	8005ff0 <UART_WaitOnFlagUntilTimeout>
 8005ed4:	4603      	mov	r3, r0
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d022      	beq.n	8005f20 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ee0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ee2:	e853 3f00 	ldrex	r3, [r3]
 8005ee6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005ee8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005eea:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005eee:	653b      	str	r3, [r7, #80]	@ 0x50
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	461a      	mov	r2, r3
 8005ef6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005ef8:	647b      	str	r3, [r7, #68]	@ 0x44
 8005efa:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005efc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005efe:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005f00:	e841 2300 	strex	r3, r2, [r1]
 8005f04:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005f06:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d1e6      	bne.n	8005eda <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	2220      	movs	r2, #32
 8005f10:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	2200      	movs	r2, #0
 8005f18:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005f1c:	2303      	movs	r3, #3
 8005f1e:	e063      	b.n	8005fe8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	f003 0304 	and.w	r3, r3, #4
 8005f2a:	2b04      	cmp	r3, #4
 8005f2c:	d149      	bne.n	8005fc2 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005f2e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005f32:	9300      	str	r3, [sp, #0]
 8005f34:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005f36:	2200      	movs	r2, #0
 8005f38:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005f3c:	6878      	ldr	r0, [r7, #4]
 8005f3e:	f000 f857 	bl	8005ff0 <UART_WaitOnFlagUntilTimeout>
 8005f42:	4603      	mov	r3, r0
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d03c      	beq.n	8005fc2 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f50:	e853 3f00 	ldrex	r3, [r3]
 8005f54:	623b      	str	r3, [r7, #32]
   return(result);
 8005f56:	6a3b      	ldr	r3, [r7, #32]
 8005f58:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005f5c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	461a      	mov	r2, r3
 8005f64:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005f66:	633b      	str	r3, [r7, #48]	@ 0x30
 8005f68:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f6a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005f6c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005f6e:	e841 2300 	strex	r3, r2, [r1]
 8005f72:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005f74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d1e6      	bne.n	8005f48 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	3308      	adds	r3, #8
 8005f80:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f82:	693b      	ldr	r3, [r7, #16]
 8005f84:	e853 3f00 	ldrex	r3, [r3]
 8005f88:	60fb      	str	r3, [r7, #12]
   return(result);
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	f023 0301 	bic.w	r3, r3, #1
 8005f90:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	3308      	adds	r3, #8
 8005f98:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005f9a:	61fa      	str	r2, [r7, #28]
 8005f9c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f9e:	69b9      	ldr	r1, [r7, #24]
 8005fa0:	69fa      	ldr	r2, [r7, #28]
 8005fa2:	e841 2300 	strex	r3, r2, [r1]
 8005fa6:	617b      	str	r3, [r7, #20]
   return(result);
 8005fa8:	697b      	ldr	r3, [r7, #20]
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d1e5      	bne.n	8005f7a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	2220      	movs	r2, #32
 8005fb2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	2200      	movs	r2, #0
 8005fba:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005fbe:	2303      	movs	r3, #3
 8005fc0:	e012      	b.n	8005fe8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	2220      	movs	r2, #32
 8005fc6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	2220      	movs	r2, #32
 8005fce:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	2200      	movs	r2, #0
 8005fd6:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	2200      	movs	r2, #0
 8005fdc:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	2200      	movs	r2, #0
 8005fe2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005fe6:	2300      	movs	r3, #0
}
 8005fe8:	4618      	mov	r0, r3
 8005fea:	3758      	adds	r7, #88	@ 0x58
 8005fec:	46bd      	mov	sp, r7
 8005fee:	bd80      	pop	{r7, pc}

08005ff0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005ff0:	b580      	push	{r7, lr}
 8005ff2:	b084      	sub	sp, #16
 8005ff4:	af00      	add	r7, sp, #0
 8005ff6:	60f8      	str	r0, [r7, #12]
 8005ff8:	60b9      	str	r1, [r7, #8]
 8005ffa:	603b      	str	r3, [r7, #0]
 8005ffc:	4613      	mov	r3, r2
 8005ffe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006000:	e049      	b.n	8006096 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006002:	69bb      	ldr	r3, [r7, #24]
 8006004:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006008:	d045      	beq.n	8006096 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800600a:	f7fc fa7f 	bl	800250c <HAL_GetTick>
 800600e:	4602      	mov	r2, r0
 8006010:	683b      	ldr	r3, [r7, #0]
 8006012:	1ad3      	subs	r3, r2, r3
 8006014:	69ba      	ldr	r2, [r7, #24]
 8006016:	429a      	cmp	r2, r3
 8006018:	d302      	bcc.n	8006020 <UART_WaitOnFlagUntilTimeout+0x30>
 800601a:	69bb      	ldr	r3, [r7, #24]
 800601c:	2b00      	cmp	r3, #0
 800601e:	d101      	bne.n	8006024 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006020:	2303      	movs	r3, #3
 8006022:	e048      	b.n	80060b6 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	f003 0304 	and.w	r3, r3, #4
 800602e:	2b00      	cmp	r3, #0
 8006030:	d031      	beq.n	8006096 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	69db      	ldr	r3, [r3, #28]
 8006038:	f003 0308 	and.w	r3, r3, #8
 800603c:	2b08      	cmp	r3, #8
 800603e:	d110      	bne.n	8006062 <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	2208      	movs	r2, #8
 8006046:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006048:	68f8      	ldr	r0, [r7, #12]
 800604a:	f000 f95b 	bl	8006304 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	2208      	movs	r2, #8
 8006052:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	2200      	movs	r2, #0
 800605a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800605e:	2301      	movs	r3, #1
 8006060:	e029      	b.n	80060b6 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	69db      	ldr	r3, [r3, #28]
 8006068:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800606c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006070:	d111      	bne.n	8006096 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800607a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800607c:	68f8      	ldr	r0, [r7, #12]
 800607e:	f000 f941 	bl	8006304 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	2220      	movs	r2, #32
 8006086:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	2200      	movs	r2, #0
 800608e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8006092:	2303      	movs	r3, #3
 8006094:	e00f      	b.n	80060b6 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	69da      	ldr	r2, [r3, #28]
 800609c:	68bb      	ldr	r3, [r7, #8]
 800609e:	4013      	ands	r3, r2
 80060a0:	68ba      	ldr	r2, [r7, #8]
 80060a2:	429a      	cmp	r2, r3
 80060a4:	bf0c      	ite	eq
 80060a6:	2301      	moveq	r3, #1
 80060a8:	2300      	movne	r3, #0
 80060aa:	b2db      	uxtb	r3, r3
 80060ac:	461a      	mov	r2, r3
 80060ae:	79fb      	ldrb	r3, [r7, #7]
 80060b0:	429a      	cmp	r2, r3
 80060b2:	d0a6      	beq.n	8006002 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80060b4:	2300      	movs	r3, #0
}
 80060b6:	4618      	mov	r0, r3
 80060b8:	3710      	adds	r7, #16
 80060ba:	46bd      	mov	sp, r7
 80060bc:	bd80      	pop	{r7, pc}
	...

080060c0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80060c0:	b480      	push	{r7}
 80060c2:	b0a3      	sub	sp, #140	@ 0x8c
 80060c4:	af00      	add	r7, sp, #0
 80060c6:	60f8      	str	r0, [r7, #12]
 80060c8:	60b9      	str	r1, [r7, #8]
 80060ca:	4613      	mov	r3, r2
 80060cc:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	68ba      	ldr	r2, [r7, #8]
 80060d2:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	88fa      	ldrh	r2, [r7, #6]
 80060d8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	88fa      	ldrh	r2, [r7, #6]
 80060e0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	2200      	movs	r2, #0
 80060e8:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	689b      	ldr	r3, [r3, #8]
 80060ee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80060f2:	d10e      	bne.n	8006112 <UART_Start_Receive_IT+0x52>
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	691b      	ldr	r3, [r3, #16]
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	d105      	bne.n	8006108 <UART_Start_Receive_IT+0x48>
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8006102:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006106:	e02d      	b.n	8006164 <UART_Start_Receive_IT+0xa4>
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	22ff      	movs	r2, #255	@ 0xff
 800610c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006110:	e028      	b.n	8006164 <UART_Start_Receive_IT+0xa4>
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	689b      	ldr	r3, [r3, #8]
 8006116:	2b00      	cmp	r3, #0
 8006118:	d10d      	bne.n	8006136 <UART_Start_Receive_IT+0x76>
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	691b      	ldr	r3, [r3, #16]
 800611e:	2b00      	cmp	r3, #0
 8006120:	d104      	bne.n	800612c <UART_Start_Receive_IT+0x6c>
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	22ff      	movs	r2, #255	@ 0xff
 8006126:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800612a:	e01b      	b.n	8006164 <UART_Start_Receive_IT+0xa4>
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	227f      	movs	r2, #127	@ 0x7f
 8006130:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006134:	e016      	b.n	8006164 <UART_Start_Receive_IT+0xa4>
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	689b      	ldr	r3, [r3, #8]
 800613a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800613e:	d10d      	bne.n	800615c <UART_Start_Receive_IT+0x9c>
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	691b      	ldr	r3, [r3, #16]
 8006144:	2b00      	cmp	r3, #0
 8006146:	d104      	bne.n	8006152 <UART_Start_Receive_IT+0x92>
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	227f      	movs	r2, #127	@ 0x7f
 800614c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006150:	e008      	b.n	8006164 <UART_Start_Receive_IT+0xa4>
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	223f      	movs	r2, #63	@ 0x3f
 8006156:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800615a:	e003      	b.n	8006164 <UART_Start_Receive_IT+0xa4>
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	2200      	movs	r2, #0
 8006160:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	2200      	movs	r2, #0
 8006168:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	2222      	movs	r2, #34	@ 0x22
 8006170:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	3308      	adds	r3, #8
 800617a:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800617c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800617e:	e853 3f00 	ldrex	r3, [r3]
 8006182:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8006184:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006186:	f043 0301 	orr.w	r3, r3, #1
 800618a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	3308      	adds	r3, #8
 8006194:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8006198:	673a      	str	r2, [r7, #112]	@ 0x70
 800619a:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800619c:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800619e:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80061a0:	e841 2300 	strex	r3, r2, [r1]
 80061a4:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 80061a6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d1e3      	bne.n	8006174 <UART_Start_Receive_IT+0xb4>

#if defined(USART_CR1_FIFOEN)
  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80061b0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80061b4:	d14f      	bne.n	8006256 <UART_Start_Receive_IT+0x196>
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80061bc:	88fa      	ldrh	r2, [r7, #6]
 80061be:	429a      	cmp	r2, r3
 80061c0:	d349      	bcc.n	8006256 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	689b      	ldr	r3, [r3, #8]
 80061c6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80061ca:	d107      	bne.n	80061dc <UART_Start_Receive_IT+0x11c>
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	691b      	ldr	r3, [r3, #16]
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d103      	bne.n	80061dc <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	4a47      	ldr	r2, [pc, #284]	@ (80062f4 <UART_Start_Receive_IT+0x234>)
 80061d8:	675a      	str	r2, [r3, #116]	@ 0x74
 80061da:	e002      	b.n	80061e2 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	4a46      	ldr	r2, [pc, #280]	@ (80062f8 <UART_Start_Receive_IT+0x238>)
 80061e0:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	691b      	ldr	r3, [r3, #16]
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d01a      	beq.n	8006220 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061f0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80061f2:	e853 3f00 	ldrex	r3, [r3]
 80061f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80061f8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80061fa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80061fe:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	461a      	mov	r2, r3
 8006208:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800620c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800620e:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006210:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8006212:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8006214:	e841 2300 	strex	r3, r2, [r1]
 8006218:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 800621a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800621c:	2b00      	cmp	r3, #0
 800621e:	d1e4      	bne.n	80061ea <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	3308      	adds	r3, #8
 8006226:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006228:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800622a:	e853 3f00 	ldrex	r3, [r3]
 800622e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006230:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006232:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006236:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	3308      	adds	r3, #8
 800623e:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8006240:	64ba      	str	r2, [r7, #72]	@ 0x48
 8006242:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006244:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8006246:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006248:	e841 2300 	strex	r3, r2, [r1]
 800624c:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800624e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006250:	2b00      	cmp	r3, #0
 8006252:	d1e5      	bne.n	8006220 <UART_Start_Receive_IT+0x160>
 8006254:	e046      	b.n	80062e4 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	689b      	ldr	r3, [r3, #8]
 800625a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800625e:	d107      	bne.n	8006270 <UART_Start_Receive_IT+0x1b0>
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	691b      	ldr	r3, [r3, #16]
 8006264:	2b00      	cmp	r3, #0
 8006266:	d103      	bne.n	8006270 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	4a24      	ldr	r2, [pc, #144]	@ (80062fc <UART_Start_Receive_IT+0x23c>)
 800626c:	675a      	str	r2, [r3, #116]	@ 0x74
 800626e:	e002      	b.n	8006276 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	4a23      	ldr	r2, [pc, #140]	@ (8006300 <UART_Start_Receive_IT+0x240>)
 8006274:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	691b      	ldr	r3, [r3, #16]
 800627a:	2b00      	cmp	r3, #0
 800627c:	d019      	beq.n	80062b2 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006284:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006286:	e853 3f00 	ldrex	r3, [r3]
 800628a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800628c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800628e:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8006292:	677b      	str	r3, [r7, #116]	@ 0x74
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	461a      	mov	r2, r3
 800629a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800629c:	637b      	str	r3, [r7, #52]	@ 0x34
 800629e:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062a0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80062a2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80062a4:	e841 2300 	strex	r3, r2, [r1]
 80062a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80062aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d1e6      	bne.n	800627e <UART_Start_Receive_IT+0x1be>
 80062b0:	e018      	b.n	80062e4 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062b8:	697b      	ldr	r3, [r7, #20]
 80062ba:	e853 3f00 	ldrex	r3, [r3]
 80062be:	613b      	str	r3, [r7, #16]
   return(result);
 80062c0:	693b      	ldr	r3, [r7, #16]
 80062c2:	f043 0320 	orr.w	r3, r3, #32
 80062c6:	67bb      	str	r3, [r7, #120]	@ 0x78
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	461a      	mov	r2, r3
 80062ce:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80062d0:	623b      	str	r3, [r7, #32]
 80062d2:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062d4:	69f9      	ldr	r1, [r7, #28]
 80062d6:	6a3a      	ldr	r2, [r7, #32]
 80062d8:	e841 2300 	strex	r3, r2, [r1]
 80062dc:	61bb      	str	r3, [r7, #24]
   return(result);
 80062de:	69bb      	ldr	r3, [r7, #24]
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d1e6      	bne.n	80062b2 <UART_Start_Receive_IT+0x1f2>
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 80062e4:	2300      	movs	r3, #0
}
 80062e6:	4618      	mov	r0, r3
 80062e8:	378c      	adds	r7, #140	@ 0x8c
 80062ea:	46bd      	mov	sp, r7
 80062ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f0:	4770      	bx	lr
 80062f2:	bf00      	nop
 80062f4:	08006b31 	.word	0x08006b31
 80062f8:	080067cd 	.word	0x080067cd
 80062fc:	08006611 	.word	0x08006611
 8006300:	08006455 	.word	0x08006455

08006304 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006304:	b480      	push	{r7}
 8006306:	b095      	sub	sp, #84	@ 0x54
 8006308:	af00      	add	r7, sp, #0
 800630a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006312:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006314:	e853 3f00 	ldrex	r3, [r3]
 8006318:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800631a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800631c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006320:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	461a      	mov	r2, r3
 8006328:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800632a:	643b      	str	r3, [r7, #64]	@ 0x40
 800632c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800632e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006330:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006332:	e841 2300 	strex	r3, r2, [r1]
 8006336:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006338:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800633a:	2b00      	cmp	r3, #0
 800633c:	d1e6      	bne.n	800630c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	3308      	adds	r3, #8
 8006344:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006346:	6a3b      	ldr	r3, [r7, #32]
 8006348:	e853 3f00 	ldrex	r3, [r3]
 800634c:	61fb      	str	r3, [r7, #28]
   return(result);
 800634e:	69fb      	ldr	r3, [r7, #28]
 8006350:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006354:	f023 0301 	bic.w	r3, r3, #1
 8006358:	64bb      	str	r3, [r7, #72]	@ 0x48
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	3308      	adds	r3, #8
 8006360:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006362:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006364:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006366:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006368:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800636a:	e841 2300 	strex	r3, r2, [r1]
 800636e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006370:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006372:	2b00      	cmp	r3, #0
 8006374:	d1e3      	bne.n	800633e <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800637a:	2b01      	cmp	r3, #1
 800637c:	d118      	bne.n	80063b0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	e853 3f00 	ldrex	r3, [r3]
 800638a:	60bb      	str	r3, [r7, #8]
   return(result);
 800638c:	68bb      	ldr	r3, [r7, #8]
 800638e:	f023 0310 	bic.w	r3, r3, #16
 8006392:	647b      	str	r3, [r7, #68]	@ 0x44
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	461a      	mov	r2, r3
 800639a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800639c:	61bb      	str	r3, [r7, #24]
 800639e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063a0:	6979      	ldr	r1, [r7, #20]
 80063a2:	69ba      	ldr	r2, [r7, #24]
 80063a4:	e841 2300 	strex	r3, r2, [r1]
 80063a8:	613b      	str	r3, [r7, #16]
   return(result);
 80063aa:	693b      	ldr	r3, [r7, #16]
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d1e6      	bne.n	800637e <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	2220      	movs	r2, #32
 80063b4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	2200      	movs	r2, #0
 80063bc:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	2200      	movs	r2, #0
 80063c2:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80063c4:	bf00      	nop
 80063c6:	3754      	adds	r7, #84	@ 0x54
 80063c8:	46bd      	mov	sp, r7
 80063ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ce:	4770      	bx	lr

080063d0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80063d0:	b580      	push	{r7, lr}
 80063d2:	b084      	sub	sp, #16
 80063d4:	af00      	add	r7, sp, #0
 80063d6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063dc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	2200      	movs	r2, #0
 80063e2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	2200      	movs	r2, #0
 80063ea:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80063ee:	68f8      	ldr	r0, [r7, #12]
 80063f0:	f7ff f9a0 	bl	8005734 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80063f4:	bf00      	nop
 80063f6:	3710      	adds	r7, #16
 80063f8:	46bd      	mov	sp, r7
 80063fa:	bd80      	pop	{r7, pc}

080063fc <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80063fc:	b580      	push	{r7, lr}
 80063fe:	b088      	sub	sp, #32
 8006400:	af00      	add	r7, sp, #0
 8006402:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	e853 3f00 	ldrex	r3, [r3]
 8006410:	60bb      	str	r3, [r7, #8]
   return(result);
 8006412:	68bb      	ldr	r3, [r7, #8]
 8006414:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006418:	61fb      	str	r3, [r7, #28]
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	461a      	mov	r2, r3
 8006420:	69fb      	ldr	r3, [r7, #28]
 8006422:	61bb      	str	r3, [r7, #24]
 8006424:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006426:	6979      	ldr	r1, [r7, #20]
 8006428:	69ba      	ldr	r2, [r7, #24]
 800642a:	e841 2300 	strex	r3, r2, [r1]
 800642e:	613b      	str	r3, [r7, #16]
   return(result);
 8006430:	693b      	ldr	r3, [r7, #16]
 8006432:	2b00      	cmp	r3, #0
 8006434:	d1e6      	bne.n	8006404 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	2220      	movs	r2, #32
 800643a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	2200      	movs	r2, #0
 8006442:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006444:	6878      	ldr	r0, [r7, #4]
 8006446:	f7ff f96b 	bl	8005720 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800644a:	bf00      	nop
 800644c:	3720      	adds	r7, #32
 800644e:	46bd      	mov	sp, r7
 8006450:	bd80      	pop	{r7, pc}
	...

08006454 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8006454:	b580      	push	{r7, lr}
 8006456:	b09c      	sub	sp, #112	@ 0x70
 8006458:	af00      	add	r7, sp, #0
 800645a:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8006462:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800646c:	2b22      	cmp	r3, #34	@ 0x22
 800646e:	f040 80be 	bne.w	80065ee <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8006478:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800647c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8006480:	b2d9      	uxtb	r1, r3
 8006482:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8006486:	b2da      	uxtb	r2, r3
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800648c:	400a      	ands	r2, r1
 800648e:	b2d2      	uxtb	r2, r2
 8006490:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006496:	1c5a      	adds	r2, r3, #1
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80064a2:	b29b      	uxth	r3, r3
 80064a4:	3b01      	subs	r3, #1
 80064a6:	b29a      	uxth	r2, r3
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80064b4:	b29b      	uxth	r3, r3
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	f040 80a3 	bne.w	8006602 <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064c2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80064c4:	e853 3f00 	ldrex	r3, [r3]
 80064c8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80064ca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80064cc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80064d0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	461a      	mov	r2, r3
 80064d8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80064da:	65bb      	str	r3, [r7, #88]	@ 0x58
 80064dc:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064de:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80064e0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80064e2:	e841 2300 	strex	r3, r2, [r1]
 80064e6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80064e8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d1e6      	bne.n	80064bc <UART_RxISR_8BIT+0x68>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	3308      	adds	r3, #8
 80064f4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064f8:	e853 3f00 	ldrex	r3, [r3]
 80064fc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80064fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006500:	f023 0301 	bic.w	r3, r3, #1
 8006504:	667b      	str	r3, [r7, #100]	@ 0x64
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	3308      	adds	r3, #8
 800650c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800650e:	647a      	str	r2, [r7, #68]	@ 0x44
 8006510:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006512:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006514:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006516:	e841 2300 	strex	r3, r2, [r1]
 800651a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800651c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800651e:	2b00      	cmp	r3, #0
 8006520:	d1e5      	bne.n	80064ee <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	2220      	movs	r2, #32
 8006526:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	2200      	movs	r2, #0
 800652e:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	2200      	movs	r2, #0
 8006534:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	4a34      	ldr	r2, [pc, #208]	@ (800660c <UART_RxISR_8BIT+0x1b8>)
 800653c:	4293      	cmp	r3, r2
 800653e:	d01f      	beq.n	8006580 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	685b      	ldr	r3, [r3, #4]
 8006546:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800654a:	2b00      	cmp	r3, #0
 800654c:	d018      	beq.n	8006580 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006554:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006556:	e853 3f00 	ldrex	r3, [r3]
 800655a:	623b      	str	r3, [r7, #32]
   return(result);
 800655c:	6a3b      	ldr	r3, [r7, #32]
 800655e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006562:	663b      	str	r3, [r7, #96]	@ 0x60
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	461a      	mov	r2, r3
 800656a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800656c:	633b      	str	r3, [r7, #48]	@ 0x30
 800656e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006570:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006572:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006574:	e841 2300 	strex	r3, r2, [r1]
 8006578:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800657a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800657c:	2b00      	cmp	r3, #0
 800657e:	d1e6      	bne.n	800654e <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006584:	2b01      	cmp	r3, #1
 8006586:	d12e      	bne.n	80065e6 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	2200      	movs	r2, #0
 800658c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006594:	693b      	ldr	r3, [r7, #16]
 8006596:	e853 3f00 	ldrex	r3, [r3]
 800659a:	60fb      	str	r3, [r7, #12]
   return(result);
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	f023 0310 	bic.w	r3, r3, #16
 80065a2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	461a      	mov	r2, r3
 80065aa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80065ac:	61fb      	str	r3, [r7, #28]
 80065ae:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065b0:	69b9      	ldr	r1, [r7, #24]
 80065b2:	69fa      	ldr	r2, [r7, #28]
 80065b4:	e841 2300 	strex	r3, r2, [r1]
 80065b8:	617b      	str	r3, [r7, #20]
   return(result);
 80065ba:	697b      	ldr	r3, [r7, #20]
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d1e6      	bne.n	800658e <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	69db      	ldr	r3, [r3, #28]
 80065c6:	f003 0310 	and.w	r3, r3, #16
 80065ca:	2b10      	cmp	r3, #16
 80065cc:	d103      	bne.n	80065d6 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	2210      	movs	r2, #16
 80065d4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80065dc:	4619      	mov	r1, r3
 80065de:	6878      	ldr	r0, [r7, #4]
 80065e0:	f7ff f8b2 	bl	8005748 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80065e4:	e00d      	b.n	8006602 <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 80065e6:	6878      	ldr	r0, [r7, #4]
 80065e8:	f7fb fbae 	bl	8001d48 <HAL_UART_RxCpltCallback>
}
 80065ec:	e009      	b.n	8006602 <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	8b1b      	ldrh	r3, [r3, #24]
 80065f4:	b29a      	uxth	r2, r3
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	f042 0208 	orr.w	r2, r2, #8
 80065fe:	b292      	uxth	r2, r2
 8006600:	831a      	strh	r2, [r3, #24]
}
 8006602:	bf00      	nop
 8006604:	3770      	adds	r7, #112	@ 0x70
 8006606:	46bd      	mov	sp, r7
 8006608:	bd80      	pop	{r7, pc}
 800660a:	bf00      	nop
 800660c:	40008000 	.word	0x40008000

08006610 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8006610:	b580      	push	{r7, lr}
 8006612:	b09c      	sub	sp, #112	@ 0x70
 8006614:	af00      	add	r7, sp, #0
 8006616:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800661e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006628:	2b22      	cmp	r3, #34	@ 0x22
 800662a:	f040 80be 	bne.w	80067aa <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8006634:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800663c:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800663e:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8006642:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8006646:	4013      	ands	r3, r2
 8006648:	b29a      	uxth	r2, r3
 800664a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800664c:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006652:	1c9a      	adds	r2, r3, #2
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800665e:	b29b      	uxth	r3, r3
 8006660:	3b01      	subs	r3, #1
 8006662:	b29a      	uxth	r2, r3
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006670:	b29b      	uxth	r3, r3
 8006672:	2b00      	cmp	r3, #0
 8006674:	f040 80a3 	bne.w	80067be <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800667e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006680:	e853 3f00 	ldrex	r3, [r3]
 8006684:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8006686:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006688:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800668c:	667b      	str	r3, [r7, #100]	@ 0x64
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	461a      	mov	r2, r3
 8006694:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006696:	657b      	str	r3, [r7, #84]	@ 0x54
 8006698:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800669a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800669c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800669e:	e841 2300 	strex	r3, r2, [r1]
 80066a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80066a4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d1e6      	bne.n	8006678 <UART_RxISR_16BIT+0x68>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	3308      	adds	r3, #8
 80066b0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80066b4:	e853 3f00 	ldrex	r3, [r3]
 80066b8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80066ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066bc:	f023 0301 	bic.w	r3, r3, #1
 80066c0:	663b      	str	r3, [r7, #96]	@ 0x60
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	3308      	adds	r3, #8
 80066c8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80066ca:	643a      	str	r2, [r7, #64]	@ 0x40
 80066cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066ce:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80066d0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80066d2:	e841 2300 	strex	r3, r2, [r1]
 80066d6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80066d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d1e5      	bne.n	80066aa <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	2220      	movs	r2, #32
 80066e2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	2200      	movs	r2, #0
 80066ea:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	2200      	movs	r2, #0
 80066f0:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	4a34      	ldr	r2, [pc, #208]	@ (80067c8 <UART_RxISR_16BIT+0x1b8>)
 80066f8:	4293      	cmp	r3, r2
 80066fa:	d01f      	beq.n	800673c <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	685b      	ldr	r3, [r3, #4]
 8006702:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006706:	2b00      	cmp	r3, #0
 8006708:	d018      	beq.n	800673c <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006710:	6a3b      	ldr	r3, [r7, #32]
 8006712:	e853 3f00 	ldrex	r3, [r3]
 8006716:	61fb      	str	r3, [r7, #28]
   return(result);
 8006718:	69fb      	ldr	r3, [r7, #28]
 800671a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800671e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	461a      	mov	r2, r3
 8006726:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006728:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800672a:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800672c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800672e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006730:	e841 2300 	strex	r3, r2, [r1]
 8006734:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006736:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006738:	2b00      	cmp	r3, #0
 800673a:	d1e6      	bne.n	800670a <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006740:	2b01      	cmp	r3, #1
 8006742:	d12e      	bne.n	80067a2 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	2200      	movs	r2, #0
 8006748:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	e853 3f00 	ldrex	r3, [r3]
 8006756:	60bb      	str	r3, [r7, #8]
   return(result);
 8006758:	68bb      	ldr	r3, [r7, #8]
 800675a:	f023 0310 	bic.w	r3, r3, #16
 800675e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	461a      	mov	r2, r3
 8006766:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006768:	61bb      	str	r3, [r7, #24]
 800676a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800676c:	6979      	ldr	r1, [r7, #20]
 800676e:	69ba      	ldr	r2, [r7, #24]
 8006770:	e841 2300 	strex	r3, r2, [r1]
 8006774:	613b      	str	r3, [r7, #16]
   return(result);
 8006776:	693b      	ldr	r3, [r7, #16]
 8006778:	2b00      	cmp	r3, #0
 800677a:	d1e6      	bne.n	800674a <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	69db      	ldr	r3, [r3, #28]
 8006782:	f003 0310 	and.w	r3, r3, #16
 8006786:	2b10      	cmp	r3, #16
 8006788:	d103      	bne.n	8006792 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	2210      	movs	r2, #16
 8006790:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006798:	4619      	mov	r1, r3
 800679a:	6878      	ldr	r0, [r7, #4]
 800679c:	f7fe ffd4 	bl	8005748 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80067a0:	e00d      	b.n	80067be <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 80067a2:	6878      	ldr	r0, [r7, #4]
 80067a4:	f7fb fad0 	bl	8001d48 <HAL_UART_RxCpltCallback>
}
 80067a8:	e009      	b.n	80067be <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	8b1b      	ldrh	r3, [r3, #24]
 80067b0:	b29a      	uxth	r2, r3
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	f042 0208 	orr.w	r2, r2, #8
 80067ba:	b292      	uxth	r2, r2
 80067bc:	831a      	strh	r2, [r3, #24]
}
 80067be:	bf00      	nop
 80067c0:	3770      	adds	r7, #112	@ 0x70
 80067c2:	46bd      	mov	sp, r7
 80067c4:	bd80      	pop	{r7, pc}
 80067c6:	bf00      	nop
 80067c8:	40008000 	.word	0x40008000

080067cc <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80067cc:	b580      	push	{r7, lr}
 80067ce:	b0ac      	sub	sp, #176	@ 0xb0
 80067d0:	af00      	add	r7, sp, #0
 80067d2:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80067da:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	69db      	ldr	r3, [r3, #28]
 80067e4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	689b      	ldr	r3, [r3, #8]
 80067f8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006802:	2b22      	cmp	r3, #34	@ 0x22
 8006804:	f040 8182 	bne.w	8006b0c <UART_RxISR_8BIT_FIFOEN+0x340>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800680e:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8006812:	e125      	b.n	8006a60 <UART_RxISR_8BIT_FIFOEN+0x294>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800681a:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800681e:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 8006822:	b2d9      	uxtb	r1, r3
 8006824:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8006828:	b2da      	uxtb	r2, r3
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800682e:	400a      	ands	r2, r1
 8006830:	b2d2      	uxtb	r2, r2
 8006832:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006838:	1c5a      	adds	r2, r3, #1
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006844:	b29b      	uxth	r3, r3
 8006846:	3b01      	subs	r3, #1
 8006848:	b29a      	uxth	r2, r3
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	69db      	ldr	r3, [r3, #28]
 8006856:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800685a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800685e:	f003 0307 	and.w	r3, r3, #7
 8006862:	2b00      	cmp	r3, #0
 8006864:	d053      	beq.n	800690e <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006866:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800686a:	f003 0301 	and.w	r3, r3, #1
 800686e:	2b00      	cmp	r3, #0
 8006870:	d011      	beq.n	8006896 <UART_RxISR_8BIT_FIFOEN+0xca>
 8006872:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8006876:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800687a:	2b00      	cmp	r3, #0
 800687c:	d00b      	beq.n	8006896 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	2201      	movs	r2, #1
 8006884:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800688c:	f043 0201 	orr.w	r2, r3, #1
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006896:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800689a:	f003 0302 	and.w	r3, r3, #2
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d011      	beq.n	80068c6 <UART_RxISR_8BIT_FIFOEN+0xfa>
 80068a2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80068a6:	f003 0301 	and.w	r3, r3, #1
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d00b      	beq.n	80068c6 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	2202      	movs	r2, #2
 80068b4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80068bc:	f043 0204 	orr.w	r2, r3, #4
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80068c6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80068ca:	f003 0304 	and.w	r3, r3, #4
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d011      	beq.n	80068f6 <UART_RxISR_8BIT_FIFOEN+0x12a>
 80068d2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80068d6:	f003 0301 	and.w	r3, r3, #1
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d00b      	beq.n	80068f6 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	2204      	movs	r2, #4
 80068e4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80068ec:	f043 0202 	orr.w	r2, r3, #2
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d006      	beq.n	800690e <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006900:	6878      	ldr	r0, [r7, #4]
 8006902:	f7fe ff17 	bl	8005734 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	2200      	movs	r2, #0
 800690a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006914:	b29b      	uxth	r3, r3
 8006916:	2b00      	cmp	r3, #0
 8006918:	f040 80a2 	bne.w	8006a60 <UART_RxISR_8BIT_FIFOEN+0x294>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006922:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006924:	e853 3f00 	ldrex	r3, [r3]
 8006928:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 800692a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800692c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006930:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	461a      	mov	r2, r3
 800693a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800693e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006940:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006942:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8006944:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8006946:	e841 2300 	strex	r3, r2, [r1]
 800694a:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 800694c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800694e:	2b00      	cmp	r3, #0
 8006950:	d1e4      	bne.n	800691c <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	3308      	adds	r3, #8
 8006958:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800695a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800695c:	e853 3f00 	ldrex	r3, [r3]
 8006960:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 8006962:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006964:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006968:	f023 0301 	bic.w	r3, r3, #1
 800696c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	3308      	adds	r3, #8
 8006976:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800697a:	66ba      	str	r2, [r7, #104]	@ 0x68
 800697c:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800697e:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8006980:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8006982:	e841 2300 	strex	r3, r2, [r1]
 8006986:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8006988:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800698a:	2b00      	cmp	r3, #0
 800698c:	d1e1      	bne.n	8006952 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	2220      	movs	r2, #32
 8006992:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	2200      	movs	r2, #0
 800699a:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	2200      	movs	r2, #0
 80069a0:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	4a60      	ldr	r2, [pc, #384]	@ (8006b28 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 80069a8:	4293      	cmp	r3, r2
 80069aa:	d021      	beq.n	80069f0 <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	685b      	ldr	r3, [r3, #4]
 80069b2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d01a      	beq.n	80069f0 <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069c0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80069c2:	e853 3f00 	ldrex	r3, [r3]
 80069c6:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80069c8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80069ca:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80069ce:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	461a      	mov	r2, r3
 80069d8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80069dc:	657b      	str	r3, [r7, #84]	@ 0x54
 80069de:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069e0:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80069e2:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80069e4:	e841 2300 	strex	r3, r2, [r1]
 80069e8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80069ea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	d1e4      	bne.n	80069ba <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80069f4:	2b01      	cmp	r3, #1
 80069f6:	d130      	bne.n	8006a5a <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	2200      	movs	r2, #0
 80069fc:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a04:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a06:	e853 3f00 	ldrex	r3, [r3]
 8006a0a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006a0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a0e:	f023 0310 	bic.w	r3, r3, #16
 8006a12:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	461a      	mov	r2, r3
 8006a1c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006a20:	643b      	str	r3, [r7, #64]	@ 0x40
 8006a22:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a24:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006a26:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006a28:	e841 2300 	strex	r3, r2, [r1]
 8006a2c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006a2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d1e4      	bne.n	80069fe <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	69db      	ldr	r3, [r3, #28]
 8006a3a:	f003 0310 	and.w	r3, r3, #16
 8006a3e:	2b10      	cmp	r3, #16
 8006a40:	d103      	bne.n	8006a4a <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	2210      	movs	r2, #16
 8006a48:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006a50:	4619      	mov	r1, r3
 8006a52:	6878      	ldr	r0, [r7, #4]
 8006a54:	f7fe fe78 	bl	8005748 <HAL_UARTEx_RxEventCallback>
 8006a58:	e002      	b.n	8006a60 <UART_RxISR_8BIT_FIFOEN+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8006a5a:	6878      	ldr	r0, [r7, #4]
 8006a5c:	f7fb f974 	bl	8001d48 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8006a60:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	d006      	beq.n	8006a76 <UART_RxISR_8BIT_FIFOEN+0x2aa>
 8006a68:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006a6c:	f003 0320 	and.w	r3, r3, #32
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	f47f aecf 	bne.w	8006814 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006a7c:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8006a80:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d04b      	beq.n	8006b20 <UART_RxISR_8BIT_FIFOEN+0x354>
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8006a8e:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 8006a92:	429a      	cmp	r2, r3
 8006a94:	d244      	bcs.n	8006b20 <UART_RxISR_8BIT_FIFOEN+0x354>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	3308      	adds	r3, #8
 8006a9c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a9e:	6a3b      	ldr	r3, [r7, #32]
 8006aa0:	e853 3f00 	ldrex	r3, [r3]
 8006aa4:	61fb      	str	r3, [r7, #28]
   return(result);
 8006aa6:	69fb      	ldr	r3, [r7, #28]
 8006aa8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006aac:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	3308      	adds	r3, #8
 8006ab6:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8006aba:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006abc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006abe:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006ac0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006ac2:	e841 2300 	strex	r3, r2, [r1]
 8006ac6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006ac8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006aca:	2b00      	cmp	r3, #0
 8006acc:	d1e3      	bne.n	8006a96 <UART_RxISR_8BIT_FIFOEN+0x2ca>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	4a16      	ldr	r2, [pc, #88]	@ (8006b2c <UART_RxISR_8BIT_FIFOEN+0x360>)
 8006ad2:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	e853 3f00 	ldrex	r3, [r3]
 8006ae0:	60bb      	str	r3, [r7, #8]
   return(result);
 8006ae2:	68bb      	ldr	r3, [r7, #8]
 8006ae4:	f043 0320 	orr.w	r3, r3, #32
 8006ae8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	461a      	mov	r2, r3
 8006af2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8006af6:	61bb      	str	r3, [r7, #24]
 8006af8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006afa:	6979      	ldr	r1, [r7, #20]
 8006afc:	69ba      	ldr	r2, [r7, #24]
 8006afe:	e841 2300 	strex	r3, r2, [r1]
 8006b02:	613b      	str	r3, [r7, #16]
   return(result);
 8006b04:	693b      	ldr	r3, [r7, #16]
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d1e4      	bne.n	8006ad4 <UART_RxISR_8BIT_FIFOEN+0x308>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006b0a:	e009      	b.n	8006b20 <UART_RxISR_8BIT_FIFOEN+0x354>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	8b1b      	ldrh	r3, [r3, #24]
 8006b12:	b29a      	uxth	r2, r3
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	f042 0208 	orr.w	r2, r2, #8
 8006b1c:	b292      	uxth	r2, r2
 8006b1e:	831a      	strh	r2, [r3, #24]
}
 8006b20:	bf00      	nop
 8006b22:	37b0      	adds	r7, #176	@ 0xb0
 8006b24:	46bd      	mov	sp, r7
 8006b26:	bd80      	pop	{r7, pc}
 8006b28:	40008000 	.word	0x40008000
 8006b2c:	08006455 	.word	0x08006455

08006b30 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8006b30:	b580      	push	{r7, lr}
 8006b32:	b0ae      	sub	sp, #184	@ 0xb8
 8006b34:	af00      	add	r7, sp, #0
 8006b36:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8006b3e:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	69db      	ldr	r3, [r3, #28]
 8006b48:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	689b      	ldr	r3, [r3, #8]
 8006b5c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006b66:	2b22      	cmp	r3, #34	@ 0x22
 8006b68:	f040 8186 	bne.w	8006e78 <UART_RxISR_16BIT_FIFOEN+0x348>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8006b72:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8006b76:	e129      	b.n	8006dcc <UART_RxISR_16BIT_FIFOEN+0x29c>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8006b7e:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006b86:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 8006b8a:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 8006b8e:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 8006b92:	4013      	ands	r3, r2
 8006b94:	b29a      	uxth	r2, r3
 8006b96:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006b9a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006ba0:	1c9a      	adds	r2, r3, #2
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006bac:	b29b      	uxth	r3, r3
 8006bae:	3b01      	subs	r3, #1
 8006bb0:	b29a      	uxth	r2, r3
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	69db      	ldr	r3, [r3, #28]
 8006bbe:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8006bc2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006bc6:	f003 0307 	and.w	r3, r3, #7
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d053      	beq.n	8006c76 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006bce:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006bd2:	f003 0301 	and.w	r3, r3, #1
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d011      	beq.n	8006bfe <UART_RxISR_16BIT_FIFOEN+0xce>
 8006bda:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006bde:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	d00b      	beq.n	8006bfe <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	2201      	movs	r2, #1
 8006bec:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006bf4:	f043 0201 	orr.w	r2, r3, #1
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006bfe:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006c02:	f003 0302 	and.w	r3, r3, #2
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d011      	beq.n	8006c2e <UART_RxISR_16BIT_FIFOEN+0xfe>
 8006c0a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006c0e:	f003 0301 	and.w	r3, r3, #1
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d00b      	beq.n	8006c2e <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	2202      	movs	r2, #2
 8006c1c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c24:	f043 0204 	orr.w	r2, r3, #4
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006c2e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006c32:	f003 0304 	and.w	r3, r3, #4
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d011      	beq.n	8006c5e <UART_RxISR_16BIT_FIFOEN+0x12e>
 8006c3a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006c3e:	f003 0301 	and.w	r3, r3, #1
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d00b      	beq.n	8006c5e <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	2204      	movs	r2, #4
 8006c4c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c54:	f043 0202 	orr.w	r2, r3, #2
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d006      	beq.n	8006c76 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006c68:	6878      	ldr	r0, [r7, #4]
 8006c6a:	f7fe fd63 	bl	8005734 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	2200      	movs	r2, #0
 8006c72:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006c7c:	b29b      	uxth	r3, r3
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	f040 80a4 	bne.w	8006dcc <UART_RxISR_16BIT_FIFOEN+0x29c>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c8a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006c8c:	e853 3f00 	ldrex	r3, [r3]
 8006c90:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006c92:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006c94:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006c98:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	461a      	mov	r2, r3
 8006ca2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006ca6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006caa:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cac:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006cae:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006cb2:	e841 2300 	strex	r3, r2, [r1]
 8006cb6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006cb8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d1e2      	bne.n	8006c84 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	3308      	adds	r3, #8
 8006cc4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cc6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006cc8:	e853 3f00 	ldrex	r3, [r3]
 8006ccc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006cce:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006cd0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006cd4:	f023 0301 	bic.w	r3, r3, #1
 8006cd8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	3308      	adds	r3, #8
 8006ce2:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8006ce6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006ce8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cea:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006cec:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006cee:	e841 2300 	strex	r3, r2, [r1]
 8006cf2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006cf4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d1e1      	bne.n	8006cbe <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	2220      	movs	r2, #32
 8006cfe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	2200      	movs	r2, #0
 8006d06:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	2200      	movs	r2, #0
 8006d0c:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	4a60      	ldr	r2, [pc, #384]	@ (8006e94 <UART_RxISR_16BIT_FIFOEN+0x364>)
 8006d14:	4293      	cmp	r3, r2
 8006d16:	d021      	beq.n	8006d5c <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	685b      	ldr	r3, [r3, #4]
 8006d1e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d01a      	beq.n	8006d5c <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d2c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006d2e:	e853 3f00 	ldrex	r3, [r3]
 8006d32:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006d34:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006d36:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006d3a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	461a      	mov	r2, r3
 8006d44:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006d48:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006d4a:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d4c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006d4e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006d50:	e841 2300 	strex	r3, r2, [r1]
 8006d54:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006d56:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d1e4      	bne.n	8006d26 <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006d60:	2b01      	cmp	r3, #1
 8006d62:	d130      	bne.n	8006dc6 <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	2200      	movs	r2, #0
 8006d68:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d72:	e853 3f00 	ldrex	r3, [r3]
 8006d76:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006d78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006d7a:	f023 0310 	bic.w	r3, r3, #16
 8006d7e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	461a      	mov	r2, r3
 8006d88:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8006d8c:	647b      	str	r3, [r7, #68]	@ 0x44
 8006d8e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d90:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006d92:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006d94:	e841 2300 	strex	r3, r2, [r1]
 8006d98:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006d9a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	d1e4      	bne.n	8006d6a <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	69db      	ldr	r3, [r3, #28]
 8006da6:	f003 0310 	and.w	r3, r3, #16
 8006daa:	2b10      	cmp	r3, #16
 8006dac:	d103      	bne.n	8006db6 <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	2210      	movs	r2, #16
 8006db4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006dbc:	4619      	mov	r1, r3
 8006dbe:	6878      	ldr	r0, [r7, #4]
 8006dc0:	f7fe fcc2 	bl	8005748 <HAL_UARTEx_RxEventCallback>
 8006dc4:	e002      	b.n	8006dcc <UART_RxISR_16BIT_FIFOEN+0x29c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8006dc6:	6878      	ldr	r0, [r7, #4]
 8006dc8:	f7fa ffbe 	bl	8001d48 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8006dcc:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d006      	beq.n	8006de2 <UART_RxISR_16BIT_FIFOEN+0x2b2>
 8006dd4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006dd8:	f003 0320 	and.w	r3, r3, #32
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	f47f aecb 	bne.w	8006b78 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006de8:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8006dec:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d04b      	beq.n	8006e8c <UART_RxISR_16BIT_FIFOEN+0x35c>
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8006dfa:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8006dfe:	429a      	cmp	r2, r3
 8006e00:	d244      	bcs.n	8006e8c <UART_RxISR_16BIT_FIFOEN+0x35c>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	3308      	adds	r3, #8
 8006e08:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e0c:	e853 3f00 	ldrex	r3, [r3]
 8006e10:	623b      	str	r3, [r7, #32]
   return(result);
 8006e12:	6a3b      	ldr	r3, [r7, #32]
 8006e14:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006e18:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	3308      	adds	r3, #8
 8006e22:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8006e26:	633a      	str	r2, [r7, #48]	@ 0x30
 8006e28:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e2a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006e2c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006e2e:	e841 2300 	strex	r3, r2, [r1]
 8006e32:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006e34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d1e3      	bne.n	8006e02 <UART_RxISR_16BIT_FIFOEN+0x2d2>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	4a16      	ldr	r2, [pc, #88]	@ (8006e98 <UART_RxISR_16BIT_FIFOEN+0x368>)
 8006e3e:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e46:	693b      	ldr	r3, [r7, #16]
 8006e48:	e853 3f00 	ldrex	r3, [r3]
 8006e4c:	60fb      	str	r3, [r7, #12]
   return(result);
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	f043 0320 	orr.w	r3, r3, #32
 8006e54:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	461a      	mov	r2, r3
 8006e5e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006e62:	61fb      	str	r3, [r7, #28]
 8006e64:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e66:	69b9      	ldr	r1, [r7, #24]
 8006e68:	69fa      	ldr	r2, [r7, #28]
 8006e6a:	e841 2300 	strex	r3, r2, [r1]
 8006e6e:	617b      	str	r3, [r7, #20]
   return(result);
 8006e70:	697b      	ldr	r3, [r7, #20]
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d1e4      	bne.n	8006e40 <UART_RxISR_16BIT_FIFOEN+0x310>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006e76:	e009      	b.n	8006e8c <UART_RxISR_16BIT_FIFOEN+0x35c>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	8b1b      	ldrh	r3, [r3, #24]
 8006e7e:	b29a      	uxth	r2, r3
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	f042 0208 	orr.w	r2, r2, #8
 8006e88:	b292      	uxth	r2, r2
 8006e8a:	831a      	strh	r2, [r3, #24]
}
 8006e8c:	bf00      	nop
 8006e8e:	37b8      	adds	r7, #184	@ 0xb8
 8006e90:	46bd      	mov	sp, r7
 8006e92:	bd80      	pop	{r7, pc}
 8006e94:	40008000 	.word	0x40008000
 8006e98:	08006611 	.word	0x08006611

08006e9c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8006e9c:	b480      	push	{r7}
 8006e9e:	b083      	sub	sp, #12
 8006ea0:	af00      	add	r7, sp, #0
 8006ea2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8006ea4:	bf00      	nop
 8006ea6:	370c      	adds	r7, #12
 8006ea8:	46bd      	mov	sp, r7
 8006eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eae:	4770      	bx	lr

08006eb0 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8006eb0:	b480      	push	{r7}
 8006eb2:	b083      	sub	sp, #12
 8006eb4:	af00      	add	r7, sp, #0
 8006eb6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8006eb8:	bf00      	nop
 8006eba:	370c      	adds	r7, #12
 8006ebc:	46bd      	mov	sp, r7
 8006ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ec2:	4770      	bx	lr

08006ec4 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8006ec4:	b480      	push	{r7}
 8006ec6:	b083      	sub	sp, #12
 8006ec8:	af00      	add	r7, sp, #0
 8006eca:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8006ecc:	bf00      	nop
 8006ece:	370c      	adds	r7, #12
 8006ed0:	46bd      	mov	sp, r7
 8006ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ed6:	4770      	bx	lr

08006ed8 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8006ed8:	b480      	push	{r7}
 8006eda:	b085      	sub	sp, #20
 8006edc:	af00      	add	r7, sp, #0
 8006ede:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006ee6:	2b01      	cmp	r3, #1
 8006ee8:	d101      	bne.n	8006eee <HAL_UARTEx_DisableFifoMode+0x16>
 8006eea:	2302      	movs	r3, #2
 8006eec:	e027      	b.n	8006f3e <HAL_UARTEx_DisableFifoMode+0x66>
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	2201      	movs	r2, #1
 8006ef2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	2224      	movs	r2, #36	@ 0x24
 8006efa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	681a      	ldr	r2, [r3, #0]
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	f022 0201 	bic.w	r2, r2, #1
 8006f14:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8006f1c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	2200      	movs	r2, #0
 8006f22:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	68fa      	ldr	r2, [r7, #12]
 8006f2a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	2220      	movs	r2, #32
 8006f30:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	2200      	movs	r2, #0
 8006f38:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006f3c:	2300      	movs	r3, #0
}
 8006f3e:	4618      	mov	r0, r3
 8006f40:	3714      	adds	r7, #20
 8006f42:	46bd      	mov	sp, r7
 8006f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f48:	4770      	bx	lr

08006f4a <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006f4a:	b580      	push	{r7, lr}
 8006f4c:	b084      	sub	sp, #16
 8006f4e:	af00      	add	r7, sp, #0
 8006f50:	6078      	str	r0, [r7, #4]
 8006f52:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006f5a:	2b01      	cmp	r3, #1
 8006f5c:	d101      	bne.n	8006f62 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006f5e:	2302      	movs	r3, #2
 8006f60:	e02d      	b.n	8006fbe <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	2201      	movs	r2, #1
 8006f66:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	2224      	movs	r2, #36	@ 0x24
 8006f6e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	681a      	ldr	r2, [r3, #0]
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	f022 0201 	bic.w	r2, r2, #1
 8006f88:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	689b      	ldr	r3, [r3, #8]
 8006f90:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	683a      	ldr	r2, [r7, #0]
 8006f9a:	430a      	orrs	r2, r1
 8006f9c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006f9e:	6878      	ldr	r0, [r7, #4]
 8006fa0:	f000 f850 	bl	8007044 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	68fa      	ldr	r2, [r7, #12]
 8006faa:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	2220      	movs	r2, #32
 8006fb0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	2200      	movs	r2, #0
 8006fb8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006fbc:	2300      	movs	r3, #0
}
 8006fbe:	4618      	mov	r0, r3
 8006fc0:	3710      	adds	r7, #16
 8006fc2:	46bd      	mov	sp, r7
 8006fc4:	bd80      	pop	{r7, pc}

08006fc6 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006fc6:	b580      	push	{r7, lr}
 8006fc8:	b084      	sub	sp, #16
 8006fca:	af00      	add	r7, sp, #0
 8006fcc:	6078      	str	r0, [r7, #4]
 8006fce:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006fd6:	2b01      	cmp	r3, #1
 8006fd8:	d101      	bne.n	8006fde <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006fda:	2302      	movs	r3, #2
 8006fdc:	e02d      	b.n	800703a <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	2201      	movs	r2, #1
 8006fe2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	2224      	movs	r2, #36	@ 0x24
 8006fea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	681a      	ldr	r2, [r3, #0]
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	f022 0201 	bic.w	r2, r2, #1
 8007004:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	689b      	ldr	r3, [r3, #8]
 800700c:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	683a      	ldr	r2, [r7, #0]
 8007016:	430a      	orrs	r2, r1
 8007018:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800701a:	6878      	ldr	r0, [r7, #4]
 800701c:	f000 f812 	bl	8007044 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	68fa      	ldr	r2, [r7, #12]
 8007026:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	2220      	movs	r2, #32
 800702c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	2200      	movs	r2, #0
 8007034:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007038:	2300      	movs	r3, #0
}
 800703a:	4618      	mov	r0, r3
 800703c:	3710      	adds	r7, #16
 800703e:	46bd      	mov	sp, r7
 8007040:	bd80      	pop	{r7, pc}
	...

08007044 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007044:	b480      	push	{r7}
 8007046:	b085      	sub	sp, #20
 8007048:	af00      	add	r7, sp, #0
 800704a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007050:	2b00      	cmp	r3, #0
 8007052:	d108      	bne.n	8007066 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	2201      	movs	r2, #1
 8007058:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	2201      	movs	r2, #1
 8007060:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007064:	e031      	b.n	80070ca <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8007066:	2308      	movs	r3, #8
 8007068:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800706a:	2308      	movs	r3, #8
 800706c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	689b      	ldr	r3, [r3, #8]
 8007074:	0e5b      	lsrs	r3, r3, #25
 8007076:	b2db      	uxtb	r3, r3
 8007078:	f003 0307 	and.w	r3, r3, #7
 800707c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	689b      	ldr	r3, [r3, #8]
 8007084:	0f5b      	lsrs	r3, r3, #29
 8007086:	b2db      	uxtb	r3, r3
 8007088:	f003 0307 	and.w	r3, r3, #7
 800708c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800708e:	7bbb      	ldrb	r3, [r7, #14]
 8007090:	7b3a      	ldrb	r2, [r7, #12]
 8007092:	4911      	ldr	r1, [pc, #68]	@ (80070d8 <UARTEx_SetNbDataToProcess+0x94>)
 8007094:	5c8a      	ldrb	r2, [r1, r2]
 8007096:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800709a:	7b3a      	ldrb	r2, [r7, #12]
 800709c:	490f      	ldr	r1, [pc, #60]	@ (80070dc <UARTEx_SetNbDataToProcess+0x98>)
 800709e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80070a0:	fb93 f3f2 	sdiv	r3, r3, r2
 80070a4:	b29a      	uxth	r2, r3
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80070ac:	7bfb      	ldrb	r3, [r7, #15]
 80070ae:	7b7a      	ldrb	r2, [r7, #13]
 80070b0:	4909      	ldr	r1, [pc, #36]	@ (80070d8 <UARTEx_SetNbDataToProcess+0x94>)
 80070b2:	5c8a      	ldrb	r2, [r1, r2]
 80070b4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80070b8:	7b7a      	ldrb	r2, [r7, #13]
 80070ba:	4908      	ldr	r1, [pc, #32]	@ (80070dc <UARTEx_SetNbDataToProcess+0x98>)
 80070bc:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80070be:	fb93 f3f2 	sdiv	r3, r3, r2
 80070c2:	b29a      	uxth	r2, r3
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80070ca:	bf00      	nop
 80070cc:	3714      	adds	r7, #20
 80070ce:	46bd      	mov	sp, r7
 80070d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070d4:	4770      	bx	lr
 80070d6:	bf00      	nop
 80070d8:	0800a288 	.word	0x0800a288
 80070dc:	0800a290 	.word	0x0800a290

080070e0 <arm_abs_f32>:
 80070e0:	b470      	push	{r4, r5, r6}
 80070e2:	0896      	lsrs	r6, r2, #2
 80070e4:	d025      	beq.n	8007132 <arm_abs_f32+0x52>
 80070e6:	f100 0410 	add.w	r4, r0, #16
 80070ea:	f101 0310 	add.w	r3, r1, #16
 80070ee:	4635      	mov	r5, r6
 80070f0:	ed54 7a04 	vldr	s15, [r4, #-16]
 80070f4:	eef0 7ae7 	vabs.f32	s15, s15
 80070f8:	ed43 7a04 	vstr	s15, [r3, #-16]
 80070fc:	ed54 7a03 	vldr	s15, [r4, #-12]
 8007100:	eef0 7ae7 	vabs.f32	s15, s15
 8007104:	ed43 7a03 	vstr	s15, [r3, #-12]
 8007108:	ed54 7a02 	vldr	s15, [r4, #-8]
 800710c:	eef0 7ae7 	vabs.f32	s15, s15
 8007110:	ed43 7a02 	vstr	s15, [r3, #-8]
 8007114:	ed54 7a01 	vldr	s15, [r4, #-4]
 8007118:	3d01      	subs	r5, #1
 800711a:	eef0 7ae7 	vabs.f32	s15, s15
 800711e:	ed43 7a01 	vstr	s15, [r3, #-4]
 8007122:	f104 0410 	add.w	r4, r4, #16
 8007126:	f103 0310 	add.w	r3, r3, #16
 800712a:	d1e1      	bne.n	80070f0 <arm_abs_f32+0x10>
 800712c:	0136      	lsls	r6, r6, #4
 800712e:	4430      	add	r0, r6
 8007130:	4431      	add	r1, r6
 8007132:	f012 0203 	ands.w	r2, r2, #3
 8007136:	d015      	beq.n	8007164 <arm_abs_f32+0x84>
 8007138:	edd0 7a00 	vldr	s15, [r0]
 800713c:	3a01      	subs	r2, #1
 800713e:	eef0 7ae7 	vabs.f32	s15, s15
 8007142:	edc1 7a00 	vstr	s15, [r1]
 8007146:	d00d      	beq.n	8007164 <arm_abs_f32+0x84>
 8007148:	edd0 7a01 	vldr	s15, [r0, #4]
 800714c:	2a01      	cmp	r2, #1
 800714e:	eef0 7ae7 	vabs.f32	s15, s15
 8007152:	edc1 7a01 	vstr	s15, [r1, #4]
 8007156:	d005      	beq.n	8007164 <arm_abs_f32+0x84>
 8007158:	edd0 7a02 	vldr	s15, [r0, #8]
 800715c:	eef0 7ae7 	vabs.f32	s15, s15
 8007160:	edc1 7a02 	vstr	s15, [r1, #8]
 8007164:	bc70      	pop	{r4, r5, r6}
 8007166:	4770      	bx	lr

08007168 <memset>:
 8007168:	4402      	add	r2, r0
 800716a:	4603      	mov	r3, r0
 800716c:	4293      	cmp	r3, r2
 800716e:	d100      	bne.n	8007172 <memset+0xa>
 8007170:	4770      	bx	lr
 8007172:	f803 1b01 	strb.w	r1, [r3], #1
 8007176:	e7f9      	b.n	800716c <memset+0x4>

08007178 <__errno>:
 8007178:	4b01      	ldr	r3, [pc, #4]	@ (8007180 <__errno+0x8>)
 800717a:	6818      	ldr	r0, [r3, #0]
 800717c:	4770      	bx	lr
 800717e:	bf00      	nop
 8007180:	2000004c 	.word	0x2000004c

08007184 <__libc_init_array>:
 8007184:	b570      	push	{r4, r5, r6, lr}
 8007186:	4d0d      	ldr	r5, [pc, #52]	@ (80071bc <__libc_init_array+0x38>)
 8007188:	4c0d      	ldr	r4, [pc, #52]	@ (80071c0 <__libc_init_array+0x3c>)
 800718a:	1b64      	subs	r4, r4, r5
 800718c:	10a4      	asrs	r4, r4, #2
 800718e:	2600      	movs	r6, #0
 8007190:	42a6      	cmp	r6, r4
 8007192:	d109      	bne.n	80071a8 <__libc_init_array+0x24>
 8007194:	4d0b      	ldr	r5, [pc, #44]	@ (80071c4 <__libc_init_array+0x40>)
 8007196:	4c0c      	ldr	r4, [pc, #48]	@ (80071c8 <__libc_init_array+0x44>)
 8007198:	f000 ff78 	bl	800808c <_init>
 800719c:	1b64      	subs	r4, r4, r5
 800719e:	10a4      	asrs	r4, r4, #2
 80071a0:	2600      	movs	r6, #0
 80071a2:	42a6      	cmp	r6, r4
 80071a4:	d105      	bne.n	80071b2 <__libc_init_array+0x2e>
 80071a6:	bd70      	pop	{r4, r5, r6, pc}
 80071a8:	f855 3b04 	ldr.w	r3, [r5], #4
 80071ac:	4798      	blx	r3
 80071ae:	3601      	adds	r6, #1
 80071b0:	e7ee      	b.n	8007190 <__libc_init_array+0xc>
 80071b2:	f855 3b04 	ldr.w	r3, [r5], #4
 80071b6:	4798      	blx	r3
 80071b8:	3601      	adds	r6, #1
 80071ba:	e7f2      	b.n	80071a2 <__libc_init_array+0x1e>
 80071bc:	0800a2d0 	.word	0x0800a2d0
 80071c0:	0800a2d0 	.word	0x0800a2d0
 80071c4:	0800a2d0 	.word	0x0800a2d0
 80071c8:	0800a2d4 	.word	0x0800a2d4

080071cc <pow>:
 80071cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80071ce:	ed2d 8b02 	vpush	{d8}
 80071d2:	eeb0 8a40 	vmov.f32	s16, s0
 80071d6:	eef0 8a60 	vmov.f32	s17, s1
 80071da:	ec55 4b11 	vmov	r4, r5, d1
 80071de:	f000 f873 	bl	80072c8 <__ieee754_pow>
 80071e2:	4622      	mov	r2, r4
 80071e4:	462b      	mov	r3, r5
 80071e6:	4620      	mov	r0, r4
 80071e8:	4629      	mov	r1, r5
 80071ea:	ec57 6b10 	vmov	r6, r7, d0
 80071ee:	f7f9 fc5d 	bl	8000aac <__aeabi_dcmpun>
 80071f2:	2800      	cmp	r0, #0
 80071f4:	d13b      	bne.n	800726e <pow+0xa2>
 80071f6:	ec51 0b18 	vmov	r0, r1, d8
 80071fa:	2200      	movs	r2, #0
 80071fc:	2300      	movs	r3, #0
 80071fe:	f7f9 fc23 	bl	8000a48 <__aeabi_dcmpeq>
 8007202:	b1b8      	cbz	r0, 8007234 <pow+0x68>
 8007204:	2200      	movs	r2, #0
 8007206:	2300      	movs	r3, #0
 8007208:	4620      	mov	r0, r4
 800720a:	4629      	mov	r1, r5
 800720c:	f7f9 fc1c 	bl	8000a48 <__aeabi_dcmpeq>
 8007210:	2800      	cmp	r0, #0
 8007212:	d146      	bne.n	80072a2 <pow+0xd6>
 8007214:	ec45 4b10 	vmov	d0, r4, r5
 8007218:	f000 f848 	bl	80072ac <finite>
 800721c:	b338      	cbz	r0, 800726e <pow+0xa2>
 800721e:	2200      	movs	r2, #0
 8007220:	2300      	movs	r3, #0
 8007222:	4620      	mov	r0, r4
 8007224:	4629      	mov	r1, r5
 8007226:	f7f9 fc19 	bl	8000a5c <__aeabi_dcmplt>
 800722a:	b300      	cbz	r0, 800726e <pow+0xa2>
 800722c:	f7ff ffa4 	bl	8007178 <__errno>
 8007230:	2322      	movs	r3, #34	@ 0x22
 8007232:	e01b      	b.n	800726c <pow+0xa0>
 8007234:	ec47 6b10 	vmov	d0, r6, r7
 8007238:	f000 f838 	bl	80072ac <finite>
 800723c:	b9e0      	cbnz	r0, 8007278 <pow+0xac>
 800723e:	eeb0 0a48 	vmov.f32	s0, s16
 8007242:	eef0 0a68 	vmov.f32	s1, s17
 8007246:	f000 f831 	bl	80072ac <finite>
 800724a:	b1a8      	cbz	r0, 8007278 <pow+0xac>
 800724c:	ec45 4b10 	vmov	d0, r4, r5
 8007250:	f000 f82c 	bl	80072ac <finite>
 8007254:	b180      	cbz	r0, 8007278 <pow+0xac>
 8007256:	4632      	mov	r2, r6
 8007258:	463b      	mov	r3, r7
 800725a:	4630      	mov	r0, r6
 800725c:	4639      	mov	r1, r7
 800725e:	f7f9 fc25 	bl	8000aac <__aeabi_dcmpun>
 8007262:	2800      	cmp	r0, #0
 8007264:	d0e2      	beq.n	800722c <pow+0x60>
 8007266:	f7ff ff87 	bl	8007178 <__errno>
 800726a:	2321      	movs	r3, #33	@ 0x21
 800726c:	6003      	str	r3, [r0, #0]
 800726e:	ecbd 8b02 	vpop	{d8}
 8007272:	ec47 6b10 	vmov	d0, r6, r7
 8007276:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007278:	2200      	movs	r2, #0
 800727a:	2300      	movs	r3, #0
 800727c:	4630      	mov	r0, r6
 800727e:	4639      	mov	r1, r7
 8007280:	f7f9 fbe2 	bl	8000a48 <__aeabi_dcmpeq>
 8007284:	2800      	cmp	r0, #0
 8007286:	d0f2      	beq.n	800726e <pow+0xa2>
 8007288:	eeb0 0a48 	vmov.f32	s0, s16
 800728c:	eef0 0a68 	vmov.f32	s1, s17
 8007290:	f000 f80c 	bl	80072ac <finite>
 8007294:	2800      	cmp	r0, #0
 8007296:	d0ea      	beq.n	800726e <pow+0xa2>
 8007298:	ec45 4b10 	vmov	d0, r4, r5
 800729c:	f000 f806 	bl	80072ac <finite>
 80072a0:	e7c3      	b.n	800722a <pow+0x5e>
 80072a2:	4f01      	ldr	r7, [pc, #4]	@ (80072a8 <pow+0xdc>)
 80072a4:	2600      	movs	r6, #0
 80072a6:	e7e2      	b.n	800726e <pow+0xa2>
 80072a8:	3ff00000 	.word	0x3ff00000

080072ac <finite>:
 80072ac:	b082      	sub	sp, #8
 80072ae:	ed8d 0b00 	vstr	d0, [sp]
 80072b2:	9801      	ldr	r0, [sp, #4]
 80072b4:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 80072b8:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 80072bc:	0fc0      	lsrs	r0, r0, #31
 80072be:	b002      	add	sp, #8
 80072c0:	4770      	bx	lr
 80072c2:	0000      	movs	r0, r0
 80072c4:	0000      	movs	r0, r0
	...

080072c8 <__ieee754_pow>:
 80072c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072cc:	b091      	sub	sp, #68	@ 0x44
 80072ce:	ed8d 1b00 	vstr	d1, [sp]
 80072d2:	e9dd 1900 	ldrd	r1, r9, [sp]
 80072d6:	f029 4a00 	bic.w	sl, r9, #2147483648	@ 0x80000000
 80072da:	ea5a 0001 	orrs.w	r0, sl, r1
 80072de:	ec57 6b10 	vmov	r6, r7, d0
 80072e2:	d113      	bne.n	800730c <__ieee754_pow+0x44>
 80072e4:	19b3      	adds	r3, r6, r6
 80072e6:	f487 2200 	eor.w	r2, r7, #524288	@ 0x80000
 80072ea:	4152      	adcs	r2, r2
 80072ec:	4298      	cmp	r0, r3
 80072ee:	4b98      	ldr	r3, [pc, #608]	@ (8007550 <__ieee754_pow+0x288>)
 80072f0:	4193      	sbcs	r3, r2
 80072f2:	f080 84ea 	bcs.w	8007cca <__ieee754_pow+0xa02>
 80072f6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80072fa:	4630      	mov	r0, r6
 80072fc:	4639      	mov	r1, r7
 80072fe:	f7f8 ff85 	bl	800020c <__adddf3>
 8007302:	ec41 0b10 	vmov	d0, r0, r1
 8007306:	b011      	add	sp, #68	@ 0x44
 8007308:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800730c:	4a91      	ldr	r2, [pc, #580]	@ (8007554 <__ieee754_pow+0x28c>)
 800730e:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 8007312:	4590      	cmp	r8, r2
 8007314:	463d      	mov	r5, r7
 8007316:	4633      	mov	r3, r6
 8007318:	d806      	bhi.n	8007328 <__ieee754_pow+0x60>
 800731a:	d101      	bne.n	8007320 <__ieee754_pow+0x58>
 800731c:	2e00      	cmp	r6, #0
 800731e:	d1ea      	bne.n	80072f6 <__ieee754_pow+0x2e>
 8007320:	4592      	cmp	sl, r2
 8007322:	d801      	bhi.n	8007328 <__ieee754_pow+0x60>
 8007324:	d10e      	bne.n	8007344 <__ieee754_pow+0x7c>
 8007326:	b169      	cbz	r1, 8007344 <__ieee754_pow+0x7c>
 8007328:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 800732c:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 8007330:	431d      	orrs	r5, r3
 8007332:	d1e0      	bne.n	80072f6 <__ieee754_pow+0x2e>
 8007334:	e9dd 3200 	ldrd	r3, r2, [sp]
 8007338:	18db      	adds	r3, r3, r3
 800733a:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 800733e:	4152      	adcs	r2, r2
 8007340:	429d      	cmp	r5, r3
 8007342:	e7d4      	b.n	80072ee <__ieee754_pow+0x26>
 8007344:	2d00      	cmp	r5, #0
 8007346:	46c3      	mov	fp, r8
 8007348:	da3a      	bge.n	80073c0 <__ieee754_pow+0xf8>
 800734a:	4a83      	ldr	r2, [pc, #524]	@ (8007558 <__ieee754_pow+0x290>)
 800734c:	4592      	cmp	sl, r2
 800734e:	d84d      	bhi.n	80073ec <__ieee754_pow+0x124>
 8007350:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 8007354:	4592      	cmp	sl, r2
 8007356:	f240 84c7 	bls.w	8007ce8 <__ieee754_pow+0xa20>
 800735a:	ea4f 522a 	mov.w	r2, sl, asr #20
 800735e:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 8007362:	2a14      	cmp	r2, #20
 8007364:	dd0f      	ble.n	8007386 <__ieee754_pow+0xbe>
 8007366:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 800736a:	fa21 f402 	lsr.w	r4, r1, r2
 800736e:	fa04 f202 	lsl.w	r2, r4, r2
 8007372:	428a      	cmp	r2, r1
 8007374:	f040 84b8 	bne.w	8007ce8 <__ieee754_pow+0xa20>
 8007378:	f004 0401 	and.w	r4, r4, #1
 800737c:	f1c4 0402 	rsb	r4, r4, #2
 8007380:	2900      	cmp	r1, #0
 8007382:	d158      	bne.n	8007436 <__ieee754_pow+0x16e>
 8007384:	e00e      	b.n	80073a4 <__ieee754_pow+0xdc>
 8007386:	2900      	cmp	r1, #0
 8007388:	d154      	bne.n	8007434 <__ieee754_pow+0x16c>
 800738a:	f1c2 0214 	rsb	r2, r2, #20
 800738e:	fa4a f402 	asr.w	r4, sl, r2
 8007392:	fa04 f202 	lsl.w	r2, r4, r2
 8007396:	4552      	cmp	r2, sl
 8007398:	f040 84a3 	bne.w	8007ce2 <__ieee754_pow+0xa1a>
 800739c:	f004 0401 	and.w	r4, r4, #1
 80073a0:	f1c4 0402 	rsb	r4, r4, #2
 80073a4:	4a6d      	ldr	r2, [pc, #436]	@ (800755c <__ieee754_pow+0x294>)
 80073a6:	4592      	cmp	sl, r2
 80073a8:	d12e      	bne.n	8007408 <__ieee754_pow+0x140>
 80073aa:	f1b9 0f00 	cmp.w	r9, #0
 80073ae:	f280 8494 	bge.w	8007cda <__ieee754_pow+0xa12>
 80073b2:	496a      	ldr	r1, [pc, #424]	@ (800755c <__ieee754_pow+0x294>)
 80073b4:	4632      	mov	r2, r6
 80073b6:	463b      	mov	r3, r7
 80073b8:	2000      	movs	r0, #0
 80073ba:	f7f9 fa07 	bl	80007cc <__aeabi_ddiv>
 80073be:	e7a0      	b.n	8007302 <__ieee754_pow+0x3a>
 80073c0:	2400      	movs	r4, #0
 80073c2:	bbc1      	cbnz	r1, 8007436 <__ieee754_pow+0x16e>
 80073c4:	4a63      	ldr	r2, [pc, #396]	@ (8007554 <__ieee754_pow+0x28c>)
 80073c6:	4592      	cmp	sl, r2
 80073c8:	d1ec      	bne.n	80073a4 <__ieee754_pow+0xdc>
 80073ca:	f108 4240 	add.w	r2, r8, #3221225472	@ 0xc0000000
 80073ce:	f502 1280 	add.w	r2, r2, #1048576	@ 0x100000
 80073d2:	431a      	orrs	r2, r3
 80073d4:	f000 8479 	beq.w	8007cca <__ieee754_pow+0xa02>
 80073d8:	4b61      	ldr	r3, [pc, #388]	@ (8007560 <__ieee754_pow+0x298>)
 80073da:	4598      	cmp	r8, r3
 80073dc:	d908      	bls.n	80073f0 <__ieee754_pow+0x128>
 80073de:	f1b9 0f00 	cmp.w	r9, #0
 80073e2:	f2c0 8476 	blt.w	8007cd2 <__ieee754_pow+0xa0a>
 80073e6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80073ea:	e78a      	b.n	8007302 <__ieee754_pow+0x3a>
 80073ec:	2402      	movs	r4, #2
 80073ee:	e7e8      	b.n	80073c2 <__ieee754_pow+0xfa>
 80073f0:	f1b9 0f00 	cmp.w	r9, #0
 80073f4:	f04f 0000 	mov.w	r0, #0
 80073f8:	f04f 0100 	mov.w	r1, #0
 80073fc:	da81      	bge.n	8007302 <__ieee754_pow+0x3a>
 80073fe:	e9dd 0300 	ldrd	r0, r3, [sp]
 8007402:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 8007406:	e77c      	b.n	8007302 <__ieee754_pow+0x3a>
 8007408:	f1b9 4f80 	cmp.w	r9, #1073741824	@ 0x40000000
 800740c:	d106      	bne.n	800741c <__ieee754_pow+0x154>
 800740e:	4632      	mov	r2, r6
 8007410:	463b      	mov	r3, r7
 8007412:	4630      	mov	r0, r6
 8007414:	4639      	mov	r1, r7
 8007416:	f7f9 f8af 	bl	8000578 <__aeabi_dmul>
 800741a:	e772      	b.n	8007302 <__ieee754_pow+0x3a>
 800741c:	4a51      	ldr	r2, [pc, #324]	@ (8007564 <__ieee754_pow+0x29c>)
 800741e:	4591      	cmp	r9, r2
 8007420:	d109      	bne.n	8007436 <__ieee754_pow+0x16e>
 8007422:	2d00      	cmp	r5, #0
 8007424:	db07      	blt.n	8007436 <__ieee754_pow+0x16e>
 8007426:	ec47 6b10 	vmov	d0, r6, r7
 800742a:	b011      	add	sp, #68	@ 0x44
 800742c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007430:	f000 bd52 	b.w	8007ed8 <__ieee754_sqrt>
 8007434:	2400      	movs	r4, #0
 8007436:	ec47 6b10 	vmov	d0, r6, r7
 800743a:	9302      	str	r3, [sp, #8]
 800743c:	f000 fc88 	bl	8007d50 <fabs>
 8007440:	9b02      	ldr	r3, [sp, #8]
 8007442:	ec51 0b10 	vmov	r0, r1, d0
 8007446:	bb53      	cbnz	r3, 800749e <__ieee754_pow+0x1d6>
 8007448:	4b44      	ldr	r3, [pc, #272]	@ (800755c <__ieee754_pow+0x294>)
 800744a:	f025 4240 	bic.w	r2, r5, #3221225472	@ 0xc0000000
 800744e:	429a      	cmp	r2, r3
 8007450:	d002      	beq.n	8007458 <__ieee754_pow+0x190>
 8007452:	f1b8 0f00 	cmp.w	r8, #0
 8007456:	d122      	bne.n	800749e <__ieee754_pow+0x1d6>
 8007458:	f1b9 0f00 	cmp.w	r9, #0
 800745c:	da05      	bge.n	800746a <__ieee754_pow+0x1a2>
 800745e:	4602      	mov	r2, r0
 8007460:	460b      	mov	r3, r1
 8007462:	2000      	movs	r0, #0
 8007464:	493d      	ldr	r1, [pc, #244]	@ (800755c <__ieee754_pow+0x294>)
 8007466:	f7f9 f9b1 	bl	80007cc <__aeabi_ddiv>
 800746a:	2d00      	cmp	r5, #0
 800746c:	f6bf af49 	bge.w	8007302 <__ieee754_pow+0x3a>
 8007470:	f108 4840 	add.w	r8, r8, #3221225472	@ 0xc0000000
 8007474:	f508 1880 	add.w	r8, r8, #1048576	@ 0x100000
 8007478:	ea58 0804 	orrs.w	r8, r8, r4
 800747c:	d108      	bne.n	8007490 <__ieee754_pow+0x1c8>
 800747e:	4602      	mov	r2, r0
 8007480:	460b      	mov	r3, r1
 8007482:	4610      	mov	r0, r2
 8007484:	4619      	mov	r1, r3
 8007486:	f7f8 febf 	bl	8000208 <__aeabi_dsub>
 800748a:	4602      	mov	r2, r0
 800748c:	460b      	mov	r3, r1
 800748e:	e794      	b.n	80073ba <__ieee754_pow+0xf2>
 8007490:	2c01      	cmp	r4, #1
 8007492:	f47f af36 	bne.w	8007302 <__ieee754_pow+0x3a>
 8007496:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800749a:	4619      	mov	r1, r3
 800749c:	e731      	b.n	8007302 <__ieee754_pow+0x3a>
 800749e:	0feb      	lsrs	r3, r5, #31
 80074a0:	3b01      	subs	r3, #1
 80074a2:	ea53 0204 	orrs.w	r2, r3, r4
 80074a6:	d102      	bne.n	80074ae <__ieee754_pow+0x1e6>
 80074a8:	4632      	mov	r2, r6
 80074aa:	463b      	mov	r3, r7
 80074ac:	e7e9      	b.n	8007482 <__ieee754_pow+0x1ba>
 80074ae:	3c01      	subs	r4, #1
 80074b0:	431c      	orrs	r4, r3
 80074b2:	d016      	beq.n	80074e2 <__ieee754_pow+0x21a>
 80074b4:	ed9f 7b22 	vldr	d7, [pc, #136]	@ 8007540 <__ieee754_pow+0x278>
 80074b8:	f1ba 4f84 	cmp.w	sl, #1107296256	@ 0x42000000
 80074bc:	ed8d 7b02 	vstr	d7, [sp, #8]
 80074c0:	f240 8112 	bls.w	80076e8 <__ieee754_pow+0x420>
 80074c4:	4b28      	ldr	r3, [pc, #160]	@ (8007568 <__ieee754_pow+0x2a0>)
 80074c6:	459a      	cmp	sl, r3
 80074c8:	4b25      	ldr	r3, [pc, #148]	@ (8007560 <__ieee754_pow+0x298>)
 80074ca:	d916      	bls.n	80074fa <__ieee754_pow+0x232>
 80074cc:	4598      	cmp	r8, r3
 80074ce:	d80b      	bhi.n	80074e8 <__ieee754_pow+0x220>
 80074d0:	f1b9 0f00 	cmp.w	r9, #0
 80074d4:	da0b      	bge.n	80074ee <__ieee754_pow+0x226>
 80074d6:	2000      	movs	r0, #0
 80074d8:	b011      	add	sp, #68	@ 0x44
 80074da:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80074de:	f000 bcf3 	b.w	8007ec8 <__math_oflow>
 80074e2:	ed9f 7b19 	vldr	d7, [pc, #100]	@ 8007548 <__ieee754_pow+0x280>
 80074e6:	e7e7      	b.n	80074b8 <__ieee754_pow+0x1f0>
 80074e8:	f1b9 0f00 	cmp.w	r9, #0
 80074ec:	dcf3      	bgt.n	80074d6 <__ieee754_pow+0x20e>
 80074ee:	2000      	movs	r0, #0
 80074f0:	b011      	add	sp, #68	@ 0x44
 80074f2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80074f6:	f000 bcdf 	b.w	8007eb8 <__math_uflow>
 80074fa:	4598      	cmp	r8, r3
 80074fc:	d20c      	bcs.n	8007518 <__ieee754_pow+0x250>
 80074fe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007502:	2200      	movs	r2, #0
 8007504:	2300      	movs	r3, #0
 8007506:	f7f9 faa9 	bl	8000a5c <__aeabi_dcmplt>
 800750a:	3800      	subs	r0, #0
 800750c:	bf18      	it	ne
 800750e:	2001      	movne	r0, #1
 8007510:	f1b9 0f00 	cmp.w	r9, #0
 8007514:	daec      	bge.n	80074f0 <__ieee754_pow+0x228>
 8007516:	e7df      	b.n	80074d8 <__ieee754_pow+0x210>
 8007518:	4b10      	ldr	r3, [pc, #64]	@ (800755c <__ieee754_pow+0x294>)
 800751a:	4598      	cmp	r8, r3
 800751c:	f04f 0200 	mov.w	r2, #0
 8007520:	d924      	bls.n	800756c <__ieee754_pow+0x2a4>
 8007522:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007526:	2300      	movs	r3, #0
 8007528:	f7f9 fa98 	bl	8000a5c <__aeabi_dcmplt>
 800752c:	3800      	subs	r0, #0
 800752e:	bf18      	it	ne
 8007530:	2001      	movne	r0, #1
 8007532:	f1b9 0f00 	cmp.w	r9, #0
 8007536:	dccf      	bgt.n	80074d8 <__ieee754_pow+0x210>
 8007538:	e7da      	b.n	80074f0 <__ieee754_pow+0x228>
 800753a:	bf00      	nop
 800753c:	f3af 8000 	nop.w
 8007540:	00000000 	.word	0x00000000
 8007544:	3ff00000 	.word	0x3ff00000
 8007548:	00000000 	.word	0x00000000
 800754c:	bff00000 	.word	0xbff00000
 8007550:	fff00000 	.word	0xfff00000
 8007554:	7ff00000 	.word	0x7ff00000
 8007558:	433fffff 	.word	0x433fffff
 800755c:	3ff00000 	.word	0x3ff00000
 8007560:	3fefffff 	.word	0x3fefffff
 8007564:	3fe00000 	.word	0x3fe00000
 8007568:	43f00000 	.word	0x43f00000
 800756c:	4b5a      	ldr	r3, [pc, #360]	@ (80076d8 <__ieee754_pow+0x410>)
 800756e:	f7f8 fe4b 	bl	8000208 <__aeabi_dsub>
 8007572:	a351      	add	r3, pc, #324	@ (adr r3, 80076b8 <__ieee754_pow+0x3f0>)
 8007574:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007578:	4604      	mov	r4, r0
 800757a:	460d      	mov	r5, r1
 800757c:	f7f8 fffc 	bl	8000578 <__aeabi_dmul>
 8007580:	a34f      	add	r3, pc, #316	@ (adr r3, 80076c0 <__ieee754_pow+0x3f8>)
 8007582:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007586:	4606      	mov	r6, r0
 8007588:	460f      	mov	r7, r1
 800758a:	4620      	mov	r0, r4
 800758c:	4629      	mov	r1, r5
 800758e:	f7f8 fff3 	bl	8000578 <__aeabi_dmul>
 8007592:	4b52      	ldr	r3, [pc, #328]	@ (80076dc <__ieee754_pow+0x414>)
 8007594:	4682      	mov	sl, r0
 8007596:	468b      	mov	fp, r1
 8007598:	2200      	movs	r2, #0
 800759a:	4620      	mov	r0, r4
 800759c:	4629      	mov	r1, r5
 800759e:	f7f8 ffeb 	bl	8000578 <__aeabi_dmul>
 80075a2:	4602      	mov	r2, r0
 80075a4:	460b      	mov	r3, r1
 80075a6:	a148      	add	r1, pc, #288	@ (adr r1, 80076c8 <__ieee754_pow+0x400>)
 80075a8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80075ac:	f7f8 fe2c 	bl	8000208 <__aeabi_dsub>
 80075b0:	4622      	mov	r2, r4
 80075b2:	462b      	mov	r3, r5
 80075b4:	f7f8 ffe0 	bl	8000578 <__aeabi_dmul>
 80075b8:	4602      	mov	r2, r0
 80075ba:	460b      	mov	r3, r1
 80075bc:	2000      	movs	r0, #0
 80075be:	4948      	ldr	r1, [pc, #288]	@ (80076e0 <__ieee754_pow+0x418>)
 80075c0:	f7f8 fe22 	bl	8000208 <__aeabi_dsub>
 80075c4:	4622      	mov	r2, r4
 80075c6:	4680      	mov	r8, r0
 80075c8:	4689      	mov	r9, r1
 80075ca:	462b      	mov	r3, r5
 80075cc:	4620      	mov	r0, r4
 80075ce:	4629      	mov	r1, r5
 80075d0:	f7f8 ffd2 	bl	8000578 <__aeabi_dmul>
 80075d4:	4602      	mov	r2, r0
 80075d6:	460b      	mov	r3, r1
 80075d8:	4640      	mov	r0, r8
 80075da:	4649      	mov	r1, r9
 80075dc:	f7f8 ffcc 	bl	8000578 <__aeabi_dmul>
 80075e0:	a33b      	add	r3, pc, #236	@ (adr r3, 80076d0 <__ieee754_pow+0x408>)
 80075e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075e6:	f7f8 ffc7 	bl	8000578 <__aeabi_dmul>
 80075ea:	4602      	mov	r2, r0
 80075ec:	460b      	mov	r3, r1
 80075ee:	4650      	mov	r0, sl
 80075f0:	4659      	mov	r1, fp
 80075f2:	f7f8 fe09 	bl	8000208 <__aeabi_dsub>
 80075f6:	4602      	mov	r2, r0
 80075f8:	460b      	mov	r3, r1
 80075fa:	4680      	mov	r8, r0
 80075fc:	4689      	mov	r9, r1
 80075fe:	4630      	mov	r0, r6
 8007600:	4639      	mov	r1, r7
 8007602:	f7f8 fe03 	bl	800020c <__adddf3>
 8007606:	2400      	movs	r4, #0
 8007608:	4632      	mov	r2, r6
 800760a:	463b      	mov	r3, r7
 800760c:	4620      	mov	r0, r4
 800760e:	460d      	mov	r5, r1
 8007610:	f7f8 fdfa 	bl	8000208 <__aeabi_dsub>
 8007614:	4602      	mov	r2, r0
 8007616:	460b      	mov	r3, r1
 8007618:	4640      	mov	r0, r8
 800761a:	4649      	mov	r1, r9
 800761c:	f7f8 fdf4 	bl	8000208 <__aeabi_dsub>
 8007620:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007624:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007628:	2300      	movs	r3, #0
 800762a:	9304      	str	r3, [sp, #16]
 800762c:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8007630:	4606      	mov	r6, r0
 8007632:	460f      	mov	r7, r1
 8007634:	4652      	mov	r2, sl
 8007636:	465b      	mov	r3, fp
 8007638:	e9dd 0100 	ldrd	r0, r1, [sp]
 800763c:	f7f8 fde4 	bl	8000208 <__aeabi_dsub>
 8007640:	4622      	mov	r2, r4
 8007642:	462b      	mov	r3, r5
 8007644:	f7f8 ff98 	bl	8000578 <__aeabi_dmul>
 8007648:	e9dd 2300 	ldrd	r2, r3, [sp]
 800764c:	4680      	mov	r8, r0
 800764e:	4689      	mov	r9, r1
 8007650:	4630      	mov	r0, r6
 8007652:	4639      	mov	r1, r7
 8007654:	f7f8 ff90 	bl	8000578 <__aeabi_dmul>
 8007658:	4602      	mov	r2, r0
 800765a:	460b      	mov	r3, r1
 800765c:	4640      	mov	r0, r8
 800765e:	4649      	mov	r1, r9
 8007660:	f7f8 fdd4 	bl	800020c <__adddf3>
 8007664:	4652      	mov	r2, sl
 8007666:	465b      	mov	r3, fp
 8007668:	4606      	mov	r6, r0
 800766a:	460f      	mov	r7, r1
 800766c:	4620      	mov	r0, r4
 800766e:	4629      	mov	r1, r5
 8007670:	f7f8 ff82 	bl	8000578 <__aeabi_dmul>
 8007674:	460b      	mov	r3, r1
 8007676:	4602      	mov	r2, r0
 8007678:	4680      	mov	r8, r0
 800767a:	4689      	mov	r9, r1
 800767c:	4630      	mov	r0, r6
 800767e:	4639      	mov	r1, r7
 8007680:	f7f8 fdc4 	bl	800020c <__adddf3>
 8007684:	4b17      	ldr	r3, [pc, #92]	@ (80076e4 <__ieee754_pow+0x41c>)
 8007686:	4299      	cmp	r1, r3
 8007688:	4604      	mov	r4, r0
 800768a:	460d      	mov	r5, r1
 800768c:	468a      	mov	sl, r1
 800768e:	468b      	mov	fp, r1
 8007690:	f340 82ef 	ble.w	8007c72 <__ieee754_pow+0x9aa>
 8007694:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 8007698:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 800769c:	4303      	orrs	r3, r0
 800769e:	f000 81e8 	beq.w	8007a72 <__ieee754_pow+0x7aa>
 80076a2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80076a6:	2200      	movs	r2, #0
 80076a8:	2300      	movs	r3, #0
 80076aa:	f7f9 f9d7 	bl	8000a5c <__aeabi_dcmplt>
 80076ae:	3800      	subs	r0, #0
 80076b0:	bf18      	it	ne
 80076b2:	2001      	movne	r0, #1
 80076b4:	e710      	b.n	80074d8 <__ieee754_pow+0x210>
 80076b6:	bf00      	nop
 80076b8:	60000000 	.word	0x60000000
 80076bc:	3ff71547 	.word	0x3ff71547
 80076c0:	f85ddf44 	.word	0xf85ddf44
 80076c4:	3e54ae0b 	.word	0x3e54ae0b
 80076c8:	55555555 	.word	0x55555555
 80076cc:	3fd55555 	.word	0x3fd55555
 80076d0:	652b82fe 	.word	0x652b82fe
 80076d4:	3ff71547 	.word	0x3ff71547
 80076d8:	3ff00000 	.word	0x3ff00000
 80076dc:	3fd00000 	.word	0x3fd00000
 80076e0:	3fe00000 	.word	0x3fe00000
 80076e4:	408fffff 	.word	0x408fffff
 80076e8:	4bd5      	ldr	r3, [pc, #852]	@ (8007a40 <__ieee754_pow+0x778>)
 80076ea:	402b      	ands	r3, r5
 80076ec:	2200      	movs	r2, #0
 80076ee:	b92b      	cbnz	r3, 80076fc <__ieee754_pow+0x434>
 80076f0:	4bd4      	ldr	r3, [pc, #848]	@ (8007a44 <__ieee754_pow+0x77c>)
 80076f2:	f7f8 ff41 	bl	8000578 <__aeabi_dmul>
 80076f6:	f06f 0234 	mvn.w	r2, #52	@ 0x34
 80076fa:	468b      	mov	fp, r1
 80076fc:	ea4f 532b 	mov.w	r3, fp, asr #20
 8007700:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 8007704:	4413      	add	r3, r2
 8007706:	930a      	str	r3, [sp, #40]	@ 0x28
 8007708:	4bcf      	ldr	r3, [pc, #828]	@ (8007a48 <__ieee754_pow+0x780>)
 800770a:	f3cb 0b13 	ubfx	fp, fp, #0, #20
 800770e:	f04b 557f 	orr.w	r5, fp, #1069547520	@ 0x3fc00000
 8007712:	459b      	cmp	fp, r3
 8007714:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8007718:	dd08      	ble.n	800772c <__ieee754_pow+0x464>
 800771a:	4bcc      	ldr	r3, [pc, #816]	@ (8007a4c <__ieee754_pow+0x784>)
 800771c:	459b      	cmp	fp, r3
 800771e:	f340 81a5 	ble.w	8007a6c <__ieee754_pow+0x7a4>
 8007722:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007724:	3301      	adds	r3, #1
 8007726:	930a      	str	r3, [sp, #40]	@ 0x28
 8007728:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 800772c:	f04f 0a00 	mov.w	sl, #0
 8007730:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 8007734:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007736:	4bc6      	ldr	r3, [pc, #792]	@ (8007a50 <__ieee754_pow+0x788>)
 8007738:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800773c:	ed93 7b00 	vldr	d7, [r3]
 8007740:	4629      	mov	r1, r5
 8007742:	ec53 2b17 	vmov	r2, r3, d7
 8007746:	ed8d 7b06 	vstr	d7, [sp, #24]
 800774a:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800774e:	f7f8 fd5b 	bl	8000208 <__aeabi_dsub>
 8007752:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8007756:	4606      	mov	r6, r0
 8007758:	460f      	mov	r7, r1
 800775a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800775e:	f7f8 fd55 	bl	800020c <__adddf3>
 8007762:	4602      	mov	r2, r0
 8007764:	460b      	mov	r3, r1
 8007766:	2000      	movs	r0, #0
 8007768:	49ba      	ldr	r1, [pc, #744]	@ (8007a54 <__ieee754_pow+0x78c>)
 800776a:	f7f9 f82f 	bl	80007cc <__aeabi_ddiv>
 800776e:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 8007772:	4602      	mov	r2, r0
 8007774:	460b      	mov	r3, r1
 8007776:	4630      	mov	r0, r6
 8007778:	4639      	mov	r1, r7
 800777a:	f7f8 fefd 	bl	8000578 <__aeabi_dmul>
 800777e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007782:	e9dd bc04 	ldrd	fp, ip, [sp, #16]
 8007786:	106d      	asrs	r5, r5, #1
 8007788:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 800778c:	f04f 0b00 	mov.w	fp, #0
 8007790:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 8007794:	4661      	mov	r1, ip
 8007796:	2200      	movs	r2, #0
 8007798:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 800779c:	4658      	mov	r0, fp
 800779e:	46e1      	mov	r9, ip
 80077a0:	e9cd bc0e 	strd	fp, ip, [sp, #56]	@ 0x38
 80077a4:	4614      	mov	r4, r2
 80077a6:	461d      	mov	r5, r3
 80077a8:	f7f8 fee6 	bl	8000578 <__aeabi_dmul>
 80077ac:	4602      	mov	r2, r0
 80077ae:	460b      	mov	r3, r1
 80077b0:	4630      	mov	r0, r6
 80077b2:	4639      	mov	r1, r7
 80077b4:	f7f8 fd28 	bl	8000208 <__aeabi_dsub>
 80077b8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80077bc:	4606      	mov	r6, r0
 80077be:	460f      	mov	r7, r1
 80077c0:	4620      	mov	r0, r4
 80077c2:	4629      	mov	r1, r5
 80077c4:	f7f8 fd20 	bl	8000208 <__aeabi_dsub>
 80077c8:	4602      	mov	r2, r0
 80077ca:	460b      	mov	r3, r1
 80077cc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80077d0:	f7f8 fd1a 	bl	8000208 <__aeabi_dsub>
 80077d4:	465a      	mov	r2, fp
 80077d6:	464b      	mov	r3, r9
 80077d8:	f7f8 fece 	bl	8000578 <__aeabi_dmul>
 80077dc:	4602      	mov	r2, r0
 80077de:	460b      	mov	r3, r1
 80077e0:	4630      	mov	r0, r6
 80077e2:	4639      	mov	r1, r7
 80077e4:	f7f8 fd10 	bl	8000208 <__aeabi_dsub>
 80077e8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80077ec:	f7f8 fec4 	bl	8000578 <__aeabi_dmul>
 80077f0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80077f4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80077f8:	4610      	mov	r0, r2
 80077fa:	4619      	mov	r1, r3
 80077fc:	f7f8 febc 	bl	8000578 <__aeabi_dmul>
 8007800:	a37d      	add	r3, pc, #500	@ (adr r3, 80079f8 <__ieee754_pow+0x730>)
 8007802:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007806:	4604      	mov	r4, r0
 8007808:	460d      	mov	r5, r1
 800780a:	f7f8 feb5 	bl	8000578 <__aeabi_dmul>
 800780e:	a37c      	add	r3, pc, #496	@ (adr r3, 8007a00 <__ieee754_pow+0x738>)
 8007810:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007814:	f7f8 fcfa 	bl	800020c <__adddf3>
 8007818:	4622      	mov	r2, r4
 800781a:	462b      	mov	r3, r5
 800781c:	f7f8 feac 	bl	8000578 <__aeabi_dmul>
 8007820:	a379      	add	r3, pc, #484	@ (adr r3, 8007a08 <__ieee754_pow+0x740>)
 8007822:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007826:	f7f8 fcf1 	bl	800020c <__adddf3>
 800782a:	4622      	mov	r2, r4
 800782c:	462b      	mov	r3, r5
 800782e:	f7f8 fea3 	bl	8000578 <__aeabi_dmul>
 8007832:	a377      	add	r3, pc, #476	@ (adr r3, 8007a10 <__ieee754_pow+0x748>)
 8007834:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007838:	f7f8 fce8 	bl	800020c <__adddf3>
 800783c:	4622      	mov	r2, r4
 800783e:	462b      	mov	r3, r5
 8007840:	f7f8 fe9a 	bl	8000578 <__aeabi_dmul>
 8007844:	a374      	add	r3, pc, #464	@ (adr r3, 8007a18 <__ieee754_pow+0x750>)
 8007846:	e9d3 2300 	ldrd	r2, r3, [r3]
 800784a:	f7f8 fcdf 	bl	800020c <__adddf3>
 800784e:	4622      	mov	r2, r4
 8007850:	462b      	mov	r3, r5
 8007852:	f7f8 fe91 	bl	8000578 <__aeabi_dmul>
 8007856:	a372      	add	r3, pc, #456	@ (adr r3, 8007a20 <__ieee754_pow+0x758>)
 8007858:	e9d3 2300 	ldrd	r2, r3, [r3]
 800785c:	f7f8 fcd6 	bl	800020c <__adddf3>
 8007860:	4622      	mov	r2, r4
 8007862:	4606      	mov	r6, r0
 8007864:	460f      	mov	r7, r1
 8007866:	462b      	mov	r3, r5
 8007868:	4620      	mov	r0, r4
 800786a:	4629      	mov	r1, r5
 800786c:	f7f8 fe84 	bl	8000578 <__aeabi_dmul>
 8007870:	4602      	mov	r2, r0
 8007872:	460b      	mov	r3, r1
 8007874:	4630      	mov	r0, r6
 8007876:	4639      	mov	r1, r7
 8007878:	f7f8 fe7e 	bl	8000578 <__aeabi_dmul>
 800787c:	465a      	mov	r2, fp
 800787e:	4604      	mov	r4, r0
 8007880:	460d      	mov	r5, r1
 8007882:	464b      	mov	r3, r9
 8007884:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007888:	f7f8 fcc0 	bl	800020c <__adddf3>
 800788c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007890:	f7f8 fe72 	bl	8000578 <__aeabi_dmul>
 8007894:	4622      	mov	r2, r4
 8007896:	462b      	mov	r3, r5
 8007898:	f7f8 fcb8 	bl	800020c <__adddf3>
 800789c:	465a      	mov	r2, fp
 800789e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80078a2:	464b      	mov	r3, r9
 80078a4:	4658      	mov	r0, fp
 80078a6:	4649      	mov	r1, r9
 80078a8:	f7f8 fe66 	bl	8000578 <__aeabi_dmul>
 80078ac:	4b6a      	ldr	r3, [pc, #424]	@ (8007a58 <__ieee754_pow+0x790>)
 80078ae:	2200      	movs	r2, #0
 80078b0:	4606      	mov	r6, r0
 80078b2:	460f      	mov	r7, r1
 80078b4:	f7f8 fcaa 	bl	800020c <__adddf3>
 80078b8:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80078bc:	f7f8 fca6 	bl	800020c <__adddf3>
 80078c0:	46d8      	mov	r8, fp
 80078c2:	e9dd bc0e 	ldrd	fp, ip, [sp, #56]	@ 0x38
 80078c6:	460d      	mov	r5, r1
 80078c8:	465a      	mov	r2, fp
 80078ca:	460b      	mov	r3, r1
 80078cc:	4640      	mov	r0, r8
 80078ce:	4649      	mov	r1, r9
 80078d0:	e9cd bc0c 	strd	fp, ip, [sp, #48]	@ 0x30
 80078d4:	f7f8 fe50 	bl	8000578 <__aeabi_dmul>
 80078d8:	465c      	mov	r4, fp
 80078da:	4680      	mov	r8, r0
 80078dc:	4689      	mov	r9, r1
 80078de:	4b5e      	ldr	r3, [pc, #376]	@ (8007a58 <__ieee754_pow+0x790>)
 80078e0:	2200      	movs	r2, #0
 80078e2:	4620      	mov	r0, r4
 80078e4:	4629      	mov	r1, r5
 80078e6:	f7f8 fc8f 	bl	8000208 <__aeabi_dsub>
 80078ea:	4632      	mov	r2, r6
 80078ec:	463b      	mov	r3, r7
 80078ee:	f7f8 fc8b 	bl	8000208 <__aeabi_dsub>
 80078f2:	4602      	mov	r2, r0
 80078f4:	460b      	mov	r3, r1
 80078f6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80078fa:	f7f8 fc85 	bl	8000208 <__aeabi_dsub>
 80078fe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007902:	f7f8 fe39 	bl	8000578 <__aeabi_dmul>
 8007906:	4622      	mov	r2, r4
 8007908:	4606      	mov	r6, r0
 800790a:	460f      	mov	r7, r1
 800790c:	462b      	mov	r3, r5
 800790e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007912:	f7f8 fe31 	bl	8000578 <__aeabi_dmul>
 8007916:	4602      	mov	r2, r0
 8007918:	460b      	mov	r3, r1
 800791a:	4630      	mov	r0, r6
 800791c:	4639      	mov	r1, r7
 800791e:	f7f8 fc75 	bl	800020c <__adddf3>
 8007922:	4606      	mov	r6, r0
 8007924:	460f      	mov	r7, r1
 8007926:	4602      	mov	r2, r0
 8007928:	460b      	mov	r3, r1
 800792a:	4640      	mov	r0, r8
 800792c:	4649      	mov	r1, r9
 800792e:	f7f8 fc6d 	bl	800020c <__adddf3>
 8007932:	e9dd bc0c 	ldrd	fp, ip, [sp, #48]	@ 0x30
 8007936:	a33c      	add	r3, pc, #240	@ (adr r3, 8007a28 <__ieee754_pow+0x760>)
 8007938:	e9d3 2300 	ldrd	r2, r3, [r3]
 800793c:	4658      	mov	r0, fp
 800793e:	e9cd bc08 	strd	fp, ip, [sp, #32]
 8007942:	460d      	mov	r5, r1
 8007944:	f7f8 fe18 	bl	8000578 <__aeabi_dmul>
 8007948:	465c      	mov	r4, fp
 800794a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800794e:	4642      	mov	r2, r8
 8007950:	464b      	mov	r3, r9
 8007952:	4620      	mov	r0, r4
 8007954:	4629      	mov	r1, r5
 8007956:	f7f8 fc57 	bl	8000208 <__aeabi_dsub>
 800795a:	4602      	mov	r2, r0
 800795c:	460b      	mov	r3, r1
 800795e:	4630      	mov	r0, r6
 8007960:	4639      	mov	r1, r7
 8007962:	f7f8 fc51 	bl	8000208 <__aeabi_dsub>
 8007966:	a332      	add	r3, pc, #200	@ (adr r3, 8007a30 <__ieee754_pow+0x768>)
 8007968:	e9d3 2300 	ldrd	r2, r3, [r3]
 800796c:	f7f8 fe04 	bl	8000578 <__aeabi_dmul>
 8007970:	a331      	add	r3, pc, #196	@ (adr r3, 8007a38 <__ieee754_pow+0x770>)
 8007972:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007976:	4606      	mov	r6, r0
 8007978:	460f      	mov	r7, r1
 800797a:	4620      	mov	r0, r4
 800797c:	4629      	mov	r1, r5
 800797e:	f7f8 fdfb 	bl	8000578 <__aeabi_dmul>
 8007982:	4602      	mov	r2, r0
 8007984:	460b      	mov	r3, r1
 8007986:	4630      	mov	r0, r6
 8007988:	4639      	mov	r1, r7
 800798a:	f7f8 fc3f 	bl	800020c <__adddf3>
 800798e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8007990:	4b32      	ldr	r3, [pc, #200]	@ (8007a5c <__ieee754_pow+0x794>)
 8007992:	4413      	add	r3, r2
 8007994:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007998:	f7f8 fc38 	bl	800020c <__adddf3>
 800799c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80079a0:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80079a2:	f7f8 fd7f 	bl	80004a4 <__aeabi_i2d>
 80079a6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80079a8:	4b2d      	ldr	r3, [pc, #180]	@ (8007a60 <__ieee754_pow+0x798>)
 80079aa:	4413      	add	r3, r2
 80079ac:	e9d3 8900 	ldrd	r8, r9, [r3]
 80079b0:	4606      	mov	r6, r0
 80079b2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80079b6:	460f      	mov	r7, r1
 80079b8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80079bc:	f7f8 fc26 	bl	800020c <__adddf3>
 80079c0:	4642      	mov	r2, r8
 80079c2:	464b      	mov	r3, r9
 80079c4:	f7f8 fc22 	bl	800020c <__adddf3>
 80079c8:	4632      	mov	r2, r6
 80079ca:	463b      	mov	r3, r7
 80079cc:	f7f8 fc1e 	bl	800020c <__adddf3>
 80079d0:	e9dd bc08 	ldrd	fp, ip, [sp, #32]
 80079d4:	4632      	mov	r2, r6
 80079d6:	463b      	mov	r3, r7
 80079d8:	4658      	mov	r0, fp
 80079da:	460d      	mov	r5, r1
 80079dc:	f7f8 fc14 	bl	8000208 <__aeabi_dsub>
 80079e0:	4642      	mov	r2, r8
 80079e2:	464b      	mov	r3, r9
 80079e4:	f7f8 fc10 	bl	8000208 <__aeabi_dsub>
 80079e8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80079ec:	f7f8 fc0c 	bl	8000208 <__aeabi_dsub>
 80079f0:	465c      	mov	r4, fp
 80079f2:	4602      	mov	r2, r0
 80079f4:	e036      	b.n	8007a64 <__ieee754_pow+0x79c>
 80079f6:	bf00      	nop
 80079f8:	4a454eef 	.word	0x4a454eef
 80079fc:	3fca7e28 	.word	0x3fca7e28
 8007a00:	93c9db65 	.word	0x93c9db65
 8007a04:	3fcd864a 	.word	0x3fcd864a
 8007a08:	a91d4101 	.word	0xa91d4101
 8007a0c:	3fd17460 	.word	0x3fd17460
 8007a10:	518f264d 	.word	0x518f264d
 8007a14:	3fd55555 	.word	0x3fd55555
 8007a18:	db6fabff 	.word	0xdb6fabff
 8007a1c:	3fdb6db6 	.word	0x3fdb6db6
 8007a20:	33333303 	.word	0x33333303
 8007a24:	3fe33333 	.word	0x3fe33333
 8007a28:	e0000000 	.word	0xe0000000
 8007a2c:	3feec709 	.word	0x3feec709
 8007a30:	dc3a03fd 	.word	0xdc3a03fd
 8007a34:	3feec709 	.word	0x3feec709
 8007a38:	145b01f5 	.word	0x145b01f5
 8007a3c:	be3e2fe0 	.word	0xbe3e2fe0
 8007a40:	7ff00000 	.word	0x7ff00000
 8007a44:	43400000 	.word	0x43400000
 8007a48:	0003988e 	.word	0x0003988e
 8007a4c:	000bb679 	.word	0x000bb679
 8007a50:	0800a2b8 	.word	0x0800a2b8
 8007a54:	3ff00000 	.word	0x3ff00000
 8007a58:	40080000 	.word	0x40080000
 8007a5c:	0800a298 	.word	0x0800a298
 8007a60:	0800a2a8 	.word	0x0800a2a8
 8007a64:	460b      	mov	r3, r1
 8007a66:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007a6a:	e5d7      	b.n	800761c <__ieee754_pow+0x354>
 8007a6c:	f04f 0a01 	mov.w	sl, #1
 8007a70:	e65e      	b.n	8007730 <__ieee754_pow+0x468>
 8007a72:	a3b4      	add	r3, pc, #720	@ (adr r3, 8007d44 <__ieee754_pow+0xa7c>)
 8007a74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a78:	4630      	mov	r0, r6
 8007a7a:	4639      	mov	r1, r7
 8007a7c:	f7f8 fbc6 	bl	800020c <__adddf3>
 8007a80:	4642      	mov	r2, r8
 8007a82:	e9cd 0100 	strd	r0, r1, [sp]
 8007a86:	464b      	mov	r3, r9
 8007a88:	4620      	mov	r0, r4
 8007a8a:	4629      	mov	r1, r5
 8007a8c:	f7f8 fbbc 	bl	8000208 <__aeabi_dsub>
 8007a90:	4602      	mov	r2, r0
 8007a92:	460b      	mov	r3, r1
 8007a94:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007a98:	f7f8 fffe 	bl	8000a98 <__aeabi_dcmpgt>
 8007a9c:	2800      	cmp	r0, #0
 8007a9e:	f47f ae00 	bne.w	80076a2 <__ieee754_pow+0x3da>
 8007aa2:	ea4f 5a2a 	mov.w	sl, sl, asr #20
 8007aa6:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8007aaa:	f2aa 3afe 	subw	sl, sl, #1022	@ 0x3fe
 8007aae:	fa43 fa0a 	asr.w	sl, r3, sl
 8007ab2:	44da      	add	sl, fp
 8007ab4:	f3ca 510a 	ubfx	r1, sl, #20, #11
 8007ab8:	489d      	ldr	r0, [pc, #628]	@ (8007d30 <__ieee754_pow+0xa68>)
 8007aba:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 8007abe:	4108      	asrs	r0, r1
 8007ac0:	ea00 030a 	and.w	r3, r0, sl
 8007ac4:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 8007ac8:	f1c1 0114 	rsb	r1, r1, #20
 8007acc:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 8007ad0:	fa4a fa01 	asr.w	sl, sl, r1
 8007ad4:	f1bb 0f00 	cmp.w	fp, #0
 8007ad8:	4640      	mov	r0, r8
 8007ada:	4649      	mov	r1, r9
 8007adc:	f04f 0200 	mov.w	r2, #0
 8007ae0:	bfb8      	it	lt
 8007ae2:	f1ca 0a00 	rsblt	sl, sl, #0
 8007ae6:	f7f8 fb8f 	bl	8000208 <__aeabi_dsub>
 8007aea:	4680      	mov	r8, r0
 8007aec:	4689      	mov	r9, r1
 8007aee:	4632      	mov	r2, r6
 8007af0:	463b      	mov	r3, r7
 8007af2:	4640      	mov	r0, r8
 8007af4:	4649      	mov	r1, r9
 8007af6:	f7f8 fb89 	bl	800020c <__adddf3>
 8007afa:	2400      	movs	r4, #0
 8007afc:	a37c      	add	r3, pc, #496	@ (adr r3, 8007cf0 <__ieee754_pow+0xa28>)
 8007afe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b02:	4620      	mov	r0, r4
 8007b04:	460d      	mov	r5, r1
 8007b06:	f7f8 fd37 	bl	8000578 <__aeabi_dmul>
 8007b0a:	4642      	mov	r2, r8
 8007b0c:	e9cd 0100 	strd	r0, r1, [sp]
 8007b10:	464b      	mov	r3, r9
 8007b12:	4620      	mov	r0, r4
 8007b14:	4629      	mov	r1, r5
 8007b16:	f7f8 fb77 	bl	8000208 <__aeabi_dsub>
 8007b1a:	4602      	mov	r2, r0
 8007b1c:	460b      	mov	r3, r1
 8007b1e:	4630      	mov	r0, r6
 8007b20:	4639      	mov	r1, r7
 8007b22:	f7f8 fb71 	bl	8000208 <__aeabi_dsub>
 8007b26:	a374      	add	r3, pc, #464	@ (adr r3, 8007cf8 <__ieee754_pow+0xa30>)
 8007b28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b2c:	f7f8 fd24 	bl	8000578 <__aeabi_dmul>
 8007b30:	a373      	add	r3, pc, #460	@ (adr r3, 8007d00 <__ieee754_pow+0xa38>)
 8007b32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b36:	4680      	mov	r8, r0
 8007b38:	4689      	mov	r9, r1
 8007b3a:	4620      	mov	r0, r4
 8007b3c:	4629      	mov	r1, r5
 8007b3e:	f7f8 fd1b 	bl	8000578 <__aeabi_dmul>
 8007b42:	4602      	mov	r2, r0
 8007b44:	460b      	mov	r3, r1
 8007b46:	4640      	mov	r0, r8
 8007b48:	4649      	mov	r1, r9
 8007b4a:	f7f8 fb5f 	bl	800020c <__adddf3>
 8007b4e:	4604      	mov	r4, r0
 8007b50:	460d      	mov	r5, r1
 8007b52:	4602      	mov	r2, r0
 8007b54:	460b      	mov	r3, r1
 8007b56:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007b5a:	f7f8 fb57 	bl	800020c <__adddf3>
 8007b5e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007b62:	4680      	mov	r8, r0
 8007b64:	4689      	mov	r9, r1
 8007b66:	f7f8 fb4f 	bl	8000208 <__aeabi_dsub>
 8007b6a:	4602      	mov	r2, r0
 8007b6c:	460b      	mov	r3, r1
 8007b6e:	4620      	mov	r0, r4
 8007b70:	4629      	mov	r1, r5
 8007b72:	f7f8 fb49 	bl	8000208 <__aeabi_dsub>
 8007b76:	4642      	mov	r2, r8
 8007b78:	4606      	mov	r6, r0
 8007b7a:	460f      	mov	r7, r1
 8007b7c:	464b      	mov	r3, r9
 8007b7e:	4640      	mov	r0, r8
 8007b80:	4649      	mov	r1, r9
 8007b82:	f7f8 fcf9 	bl	8000578 <__aeabi_dmul>
 8007b86:	a360      	add	r3, pc, #384	@ (adr r3, 8007d08 <__ieee754_pow+0xa40>)
 8007b88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b8c:	4604      	mov	r4, r0
 8007b8e:	460d      	mov	r5, r1
 8007b90:	f7f8 fcf2 	bl	8000578 <__aeabi_dmul>
 8007b94:	a35e      	add	r3, pc, #376	@ (adr r3, 8007d10 <__ieee754_pow+0xa48>)
 8007b96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b9a:	f7f8 fb35 	bl	8000208 <__aeabi_dsub>
 8007b9e:	4622      	mov	r2, r4
 8007ba0:	462b      	mov	r3, r5
 8007ba2:	f7f8 fce9 	bl	8000578 <__aeabi_dmul>
 8007ba6:	a35c      	add	r3, pc, #368	@ (adr r3, 8007d18 <__ieee754_pow+0xa50>)
 8007ba8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bac:	f7f8 fb2e 	bl	800020c <__adddf3>
 8007bb0:	4622      	mov	r2, r4
 8007bb2:	462b      	mov	r3, r5
 8007bb4:	f7f8 fce0 	bl	8000578 <__aeabi_dmul>
 8007bb8:	a359      	add	r3, pc, #356	@ (adr r3, 8007d20 <__ieee754_pow+0xa58>)
 8007bba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bbe:	f7f8 fb23 	bl	8000208 <__aeabi_dsub>
 8007bc2:	4622      	mov	r2, r4
 8007bc4:	462b      	mov	r3, r5
 8007bc6:	f7f8 fcd7 	bl	8000578 <__aeabi_dmul>
 8007bca:	a357      	add	r3, pc, #348	@ (adr r3, 8007d28 <__ieee754_pow+0xa60>)
 8007bcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bd0:	f7f8 fb1c 	bl	800020c <__adddf3>
 8007bd4:	4622      	mov	r2, r4
 8007bd6:	462b      	mov	r3, r5
 8007bd8:	f7f8 fcce 	bl	8000578 <__aeabi_dmul>
 8007bdc:	4602      	mov	r2, r0
 8007bde:	460b      	mov	r3, r1
 8007be0:	4640      	mov	r0, r8
 8007be2:	4649      	mov	r1, r9
 8007be4:	f7f8 fb10 	bl	8000208 <__aeabi_dsub>
 8007be8:	4604      	mov	r4, r0
 8007bea:	460d      	mov	r5, r1
 8007bec:	4602      	mov	r2, r0
 8007bee:	460b      	mov	r3, r1
 8007bf0:	4640      	mov	r0, r8
 8007bf2:	4649      	mov	r1, r9
 8007bf4:	f7f8 fcc0 	bl	8000578 <__aeabi_dmul>
 8007bf8:	2200      	movs	r2, #0
 8007bfa:	e9cd 0100 	strd	r0, r1, [sp]
 8007bfe:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8007c02:	4620      	mov	r0, r4
 8007c04:	4629      	mov	r1, r5
 8007c06:	f7f8 faff 	bl	8000208 <__aeabi_dsub>
 8007c0a:	4602      	mov	r2, r0
 8007c0c:	460b      	mov	r3, r1
 8007c0e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007c12:	f7f8 fddb 	bl	80007cc <__aeabi_ddiv>
 8007c16:	4632      	mov	r2, r6
 8007c18:	4604      	mov	r4, r0
 8007c1a:	460d      	mov	r5, r1
 8007c1c:	463b      	mov	r3, r7
 8007c1e:	4640      	mov	r0, r8
 8007c20:	4649      	mov	r1, r9
 8007c22:	f7f8 fca9 	bl	8000578 <__aeabi_dmul>
 8007c26:	4632      	mov	r2, r6
 8007c28:	463b      	mov	r3, r7
 8007c2a:	f7f8 faef 	bl	800020c <__adddf3>
 8007c2e:	4602      	mov	r2, r0
 8007c30:	460b      	mov	r3, r1
 8007c32:	4620      	mov	r0, r4
 8007c34:	4629      	mov	r1, r5
 8007c36:	f7f8 fae7 	bl	8000208 <__aeabi_dsub>
 8007c3a:	4642      	mov	r2, r8
 8007c3c:	464b      	mov	r3, r9
 8007c3e:	f7f8 fae3 	bl	8000208 <__aeabi_dsub>
 8007c42:	460b      	mov	r3, r1
 8007c44:	4602      	mov	r2, r0
 8007c46:	493b      	ldr	r1, [pc, #236]	@ (8007d34 <__ieee754_pow+0xa6c>)
 8007c48:	2000      	movs	r0, #0
 8007c4a:	f7f8 fadd 	bl	8000208 <__aeabi_dsub>
 8007c4e:	ec41 0b10 	vmov	d0, r0, r1
 8007c52:	ee10 3a90 	vmov	r3, s1
 8007c56:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8007c5a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007c5e:	da30      	bge.n	8007cc2 <__ieee754_pow+0x9fa>
 8007c60:	4650      	mov	r0, sl
 8007c62:	f000 f87d 	bl	8007d60 <scalbn>
 8007c66:	ec51 0b10 	vmov	r0, r1, d0
 8007c6a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007c6e:	f7ff bbd2 	b.w	8007416 <__ieee754_pow+0x14e>
 8007c72:	4c31      	ldr	r4, [pc, #196]	@ (8007d38 <__ieee754_pow+0xa70>)
 8007c74:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8007c78:	42a3      	cmp	r3, r4
 8007c7a:	d91a      	bls.n	8007cb2 <__ieee754_pow+0x9ea>
 8007c7c:	4b2f      	ldr	r3, [pc, #188]	@ (8007d3c <__ieee754_pow+0xa74>)
 8007c7e:	440b      	add	r3, r1
 8007c80:	4303      	orrs	r3, r0
 8007c82:	d009      	beq.n	8007c98 <__ieee754_pow+0x9d0>
 8007c84:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007c88:	2200      	movs	r2, #0
 8007c8a:	2300      	movs	r3, #0
 8007c8c:	f7f8 fee6 	bl	8000a5c <__aeabi_dcmplt>
 8007c90:	3800      	subs	r0, #0
 8007c92:	bf18      	it	ne
 8007c94:	2001      	movne	r0, #1
 8007c96:	e42b      	b.n	80074f0 <__ieee754_pow+0x228>
 8007c98:	4642      	mov	r2, r8
 8007c9a:	464b      	mov	r3, r9
 8007c9c:	f7f8 fab4 	bl	8000208 <__aeabi_dsub>
 8007ca0:	4632      	mov	r2, r6
 8007ca2:	463b      	mov	r3, r7
 8007ca4:	f7f8 feee 	bl	8000a84 <__aeabi_dcmpge>
 8007ca8:	2800      	cmp	r0, #0
 8007caa:	d1eb      	bne.n	8007c84 <__ieee754_pow+0x9bc>
 8007cac:	f8df a09c 	ldr.w	sl, [pc, #156]	@ 8007d4c <__ieee754_pow+0xa84>
 8007cb0:	e6f7      	b.n	8007aa2 <__ieee754_pow+0x7da>
 8007cb2:	469a      	mov	sl, r3
 8007cb4:	4b22      	ldr	r3, [pc, #136]	@ (8007d40 <__ieee754_pow+0xa78>)
 8007cb6:	459a      	cmp	sl, r3
 8007cb8:	f63f aef3 	bhi.w	8007aa2 <__ieee754_pow+0x7da>
 8007cbc:	f8dd a010 	ldr.w	sl, [sp, #16]
 8007cc0:	e715      	b.n	8007aee <__ieee754_pow+0x826>
 8007cc2:	ec51 0b10 	vmov	r0, r1, d0
 8007cc6:	4619      	mov	r1, r3
 8007cc8:	e7cf      	b.n	8007c6a <__ieee754_pow+0x9a2>
 8007cca:	491a      	ldr	r1, [pc, #104]	@ (8007d34 <__ieee754_pow+0xa6c>)
 8007ccc:	2000      	movs	r0, #0
 8007cce:	f7ff bb18 	b.w	8007302 <__ieee754_pow+0x3a>
 8007cd2:	2000      	movs	r0, #0
 8007cd4:	2100      	movs	r1, #0
 8007cd6:	f7ff bb14 	b.w	8007302 <__ieee754_pow+0x3a>
 8007cda:	4630      	mov	r0, r6
 8007cdc:	4639      	mov	r1, r7
 8007cde:	f7ff bb10 	b.w	8007302 <__ieee754_pow+0x3a>
 8007ce2:	460c      	mov	r4, r1
 8007ce4:	f7ff bb5e 	b.w	80073a4 <__ieee754_pow+0xdc>
 8007ce8:	2400      	movs	r4, #0
 8007cea:	f7ff bb49 	b.w	8007380 <__ieee754_pow+0xb8>
 8007cee:	bf00      	nop
 8007cf0:	00000000 	.word	0x00000000
 8007cf4:	3fe62e43 	.word	0x3fe62e43
 8007cf8:	fefa39ef 	.word	0xfefa39ef
 8007cfc:	3fe62e42 	.word	0x3fe62e42
 8007d00:	0ca86c39 	.word	0x0ca86c39
 8007d04:	be205c61 	.word	0xbe205c61
 8007d08:	72bea4d0 	.word	0x72bea4d0
 8007d0c:	3e663769 	.word	0x3e663769
 8007d10:	c5d26bf1 	.word	0xc5d26bf1
 8007d14:	3ebbbd41 	.word	0x3ebbbd41
 8007d18:	af25de2c 	.word	0xaf25de2c
 8007d1c:	3f11566a 	.word	0x3f11566a
 8007d20:	16bebd93 	.word	0x16bebd93
 8007d24:	3f66c16c 	.word	0x3f66c16c
 8007d28:	5555553e 	.word	0x5555553e
 8007d2c:	3fc55555 	.word	0x3fc55555
 8007d30:	fff00000 	.word	0xfff00000
 8007d34:	3ff00000 	.word	0x3ff00000
 8007d38:	4090cbff 	.word	0x4090cbff
 8007d3c:	3f6f3400 	.word	0x3f6f3400
 8007d40:	3fe00000 	.word	0x3fe00000
 8007d44:	652b82fe 	.word	0x652b82fe
 8007d48:	3c971547 	.word	0x3c971547
 8007d4c:	4090cc00 	.word	0x4090cc00

08007d50 <fabs>:
 8007d50:	ec51 0b10 	vmov	r0, r1, d0
 8007d54:	4602      	mov	r2, r0
 8007d56:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8007d5a:	ec43 2b10 	vmov	d0, r2, r3
 8007d5e:	4770      	bx	lr

08007d60 <scalbn>:
 8007d60:	b570      	push	{r4, r5, r6, lr}
 8007d62:	ec55 4b10 	vmov	r4, r5, d0
 8007d66:	f3c5 510a 	ubfx	r1, r5, #20, #11
 8007d6a:	4606      	mov	r6, r0
 8007d6c:	462b      	mov	r3, r5
 8007d6e:	b991      	cbnz	r1, 8007d96 <scalbn+0x36>
 8007d70:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 8007d74:	4323      	orrs	r3, r4
 8007d76:	d03d      	beq.n	8007df4 <scalbn+0x94>
 8007d78:	4b35      	ldr	r3, [pc, #212]	@ (8007e50 <scalbn+0xf0>)
 8007d7a:	4620      	mov	r0, r4
 8007d7c:	4629      	mov	r1, r5
 8007d7e:	2200      	movs	r2, #0
 8007d80:	f7f8 fbfa 	bl	8000578 <__aeabi_dmul>
 8007d84:	4b33      	ldr	r3, [pc, #204]	@ (8007e54 <scalbn+0xf4>)
 8007d86:	429e      	cmp	r6, r3
 8007d88:	4604      	mov	r4, r0
 8007d8a:	460d      	mov	r5, r1
 8007d8c:	da0f      	bge.n	8007dae <scalbn+0x4e>
 8007d8e:	a328      	add	r3, pc, #160	@ (adr r3, 8007e30 <scalbn+0xd0>)
 8007d90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d94:	e01e      	b.n	8007dd4 <scalbn+0x74>
 8007d96:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8007d9a:	4291      	cmp	r1, r2
 8007d9c:	d10b      	bne.n	8007db6 <scalbn+0x56>
 8007d9e:	4622      	mov	r2, r4
 8007da0:	4620      	mov	r0, r4
 8007da2:	4629      	mov	r1, r5
 8007da4:	f7f8 fa32 	bl	800020c <__adddf3>
 8007da8:	4604      	mov	r4, r0
 8007daa:	460d      	mov	r5, r1
 8007dac:	e022      	b.n	8007df4 <scalbn+0x94>
 8007dae:	460b      	mov	r3, r1
 8007db0:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8007db4:	3936      	subs	r1, #54	@ 0x36
 8007db6:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8007dba:	4296      	cmp	r6, r2
 8007dbc:	dd0d      	ble.n	8007dda <scalbn+0x7a>
 8007dbe:	2d00      	cmp	r5, #0
 8007dc0:	a11d      	add	r1, pc, #116	@ (adr r1, 8007e38 <scalbn+0xd8>)
 8007dc2:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007dc6:	da02      	bge.n	8007dce <scalbn+0x6e>
 8007dc8:	a11d      	add	r1, pc, #116	@ (adr r1, 8007e40 <scalbn+0xe0>)
 8007dca:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007dce:	a31a      	add	r3, pc, #104	@ (adr r3, 8007e38 <scalbn+0xd8>)
 8007dd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007dd4:	f7f8 fbd0 	bl	8000578 <__aeabi_dmul>
 8007dd8:	e7e6      	b.n	8007da8 <scalbn+0x48>
 8007dda:	1872      	adds	r2, r6, r1
 8007ddc:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 8007de0:	428a      	cmp	r2, r1
 8007de2:	dcec      	bgt.n	8007dbe <scalbn+0x5e>
 8007de4:	2a00      	cmp	r2, #0
 8007de6:	dd08      	ble.n	8007dfa <scalbn+0x9a>
 8007de8:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8007dec:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8007df0:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8007df4:	ec45 4b10 	vmov	d0, r4, r5
 8007df8:	bd70      	pop	{r4, r5, r6, pc}
 8007dfa:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 8007dfe:	da08      	bge.n	8007e12 <scalbn+0xb2>
 8007e00:	2d00      	cmp	r5, #0
 8007e02:	a10b      	add	r1, pc, #44	@ (adr r1, 8007e30 <scalbn+0xd0>)
 8007e04:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007e08:	dac1      	bge.n	8007d8e <scalbn+0x2e>
 8007e0a:	a10f      	add	r1, pc, #60	@ (adr r1, 8007e48 <scalbn+0xe8>)
 8007e0c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007e10:	e7bd      	b.n	8007d8e <scalbn+0x2e>
 8007e12:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8007e16:	3236      	adds	r2, #54	@ 0x36
 8007e18:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8007e1c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8007e20:	4620      	mov	r0, r4
 8007e22:	4b0d      	ldr	r3, [pc, #52]	@ (8007e58 <scalbn+0xf8>)
 8007e24:	4629      	mov	r1, r5
 8007e26:	2200      	movs	r2, #0
 8007e28:	e7d4      	b.n	8007dd4 <scalbn+0x74>
 8007e2a:	bf00      	nop
 8007e2c:	f3af 8000 	nop.w
 8007e30:	c2f8f359 	.word	0xc2f8f359
 8007e34:	01a56e1f 	.word	0x01a56e1f
 8007e38:	8800759c 	.word	0x8800759c
 8007e3c:	7e37e43c 	.word	0x7e37e43c
 8007e40:	8800759c 	.word	0x8800759c
 8007e44:	fe37e43c 	.word	0xfe37e43c
 8007e48:	c2f8f359 	.word	0xc2f8f359
 8007e4c:	81a56e1f 	.word	0x81a56e1f
 8007e50:	43500000 	.word	0x43500000
 8007e54:	ffff3cb0 	.word	0xffff3cb0
 8007e58:	3c900000 	.word	0x3c900000

08007e5c <with_errno>:
 8007e5c:	b510      	push	{r4, lr}
 8007e5e:	ed2d 8b02 	vpush	{d8}
 8007e62:	eeb0 8a40 	vmov.f32	s16, s0
 8007e66:	eef0 8a60 	vmov.f32	s17, s1
 8007e6a:	4604      	mov	r4, r0
 8007e6c:	f7ff f984 	bl	8007178 <__errno>
 8007e70:	eeb0 0a48 	vmov.f32	s0, s16
 8007e74:	eef0 0a68 	vmov.f32	s1, s17
 8007e78:	ecbd 8b02 	vpop	{d8}
 8007e7c:	6004      	str	r4, [r0, #0]
 8007e7e:	bd10      	pop	{r4, pc}

08007e80 <xflow>:
 8007e80:	4603      	mov	r3, r0
 8007e82:	b507      	push	{r0, r1, r2, lr}
 8007e84:	ec51 0b10 	vmov	r0, r1, d0
 8007e88:	b183      	cbz	r3, 8007eac <xflow+0x2c>
 8007e8a:	4602      	mov	r2, r0
 8007e8c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8007e90:	e9cd 2300 	strd	r2, r3, [sp]
 8007e94:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007e98:	f7f8 fb6e 	bl	8000578 <__aeabi_dmul>
 8007e9c:	ec41 0b10 	vmov	d0, r0, r1
 8007ea0:	2022      	movs	r0, #34	@ 0x22
 8007ea2:	b003      	add	sp, #12
 8007ea4:	f85d eb04 	ldr.w	lr, [sp], #4
 8007ea8:	f7ff bfd8 	b.w	8007e5c <with_errno>
 8007eac:	4602      	mov	r2, r0
 8007eae:	460b      	mov	r3, r1
 8007eb0:	e7ee      	b.n	8007e90 <xflow+0x10>
 8007eb2:	0000      	movs	r0, r0
 8007eb4:	0000      	movs	r0, r0
	...

08007eb8 <__math_uflow>:
 8007eb8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8007ec0 <__math_uflow+0x8>
 8007ebc:	f7ff bfe0 	b.w	8007e80 <xflow>
 8007ec0:	00000000 	.word	0x00000000
 8007ec4:	10000000 	.word	0x10000000

08007ec8 <__math_oflow>:
 8007ec8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8007ed0 <__math_oflow+0x8>
 8007ecc:	f7ff bfd8 	b.w	8007e80 <xflow>
 8007ed0:	00000000 	.word	0x00000000
 8007ed4:	70000000 	.word	0x70000000

08007ed8 <__ieee754_sqrt>:
 8007ed8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007edc:	4a68      	ldr	r2, [pc, #416]	@ (8008080 <__ieee754_sqrt+0x1a8>)
 8007ede:	ec55 4b10 	vmov	r4, r5, d0
 8007ee2:	43aa      	bics	r2, r5
 8007ee4:	462b      	mov	r3, r5
 8007ee6:	4621      	mov	r1, r4
 8007ee8:	d110      	bne.n	8007f0c <__ieee754_sqrt+0x34>
 8007eea:	4622      	mov	r2, r4
 8007eec:	4620      	mov	r0, r4
 8007eee:	4629      	mov	r1, r5
 8007ef0:	f7f8 fb42 	bl	8000578 <__aeabi_dmul>
 8007ef4:	4602      	mov	r2, r0
 8007ef6:	460b      	mov	r3, r1
 8007ef8:	4620      	mov	r0, r4
 8007efa:	4629      	mov	r1, r5
 8007efc:	f7f8 f986 	bl	800020c <__adddf3>
 8007f00:	4604      	mov	r4, r0
 8007f02:	460d      	mov	r5, r1
 8007f04:	ec45 4b10 	vmov	d0, r4, r5
 8007f08:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f0c:	2d00      	cmp	r5, #0
 8007f0e:	dc0e      	bgt.n	8007f2e <__ieee754_sqrt+0x56>
 8007f10:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 8007f14:	4322      	orrs	r2, r4
 8007f16:	d0f5      	beq.n	8007f04 <__ieee754_sqrt+0x2c>
 8007f18:	b19d      	cbz	r5, 8007f42 <__ieee754_sqrt+0x6a>
 8007f1a:	4622      	mov	r2, r4
 8007f1c:	4620      	mov	r0, r4
 8007f1e:	4629      	mov	r1, r5
 8007f20:	f7f8 f972 	bl	8000208 <__aeabi_dsub>
 8007f24:	4602      	mov	r2, r0
 8007f26:	460b      	mov	r3, r1
 8007f28:	f7f8 fc50 	bl	80007cc <__aeabi_ddiv>
 8007f2c:	e7e8      	b.n	8007f00 <__ieee754_sqrt+0x28>
 8007f2e:	152a      	asrs	r2, r5, #20
 8007f30:	d115      	bne.n	8007f5e <__ieee754_sqrt+0x86>
 8007f32:	2000      	movs	r0, #0
 8007f34:	e009      	b.n	8007f4a <__ieee754_sqrt+0x72>
 8007f36:	0acb      	lsrs	r3, r1, #11
 8007f38:	3a15      	subs	r2, #21
 8007f3a:	0549      	lsls	r1, r1, #21
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	d0fa      	beq.n	8007f36 <__ieee754_sqrt+0x5e>
 8007f40:	e7f7      	b.n	8007f32 <__ieee754_sqrt+0x5a>
 8007f42:	462a      	mov	r2, r5
 8007f44:	e7fa      	b.n	8007f3c <__ieee754_sqrt+0x64>
 8007f46:	005b      	lsls	r3, r3, #1
 8007f48:	3001      	adds	r0, #1
 8007f4a:	02dc      	lsls	r4, r3, #11
 8007f4c:	d5fb      	bpl.n	8007f46 <__ieee754_sqrt+0x6e>
 8007f4e:	1e44      	subs	r4, r0, #1
 8007f50:	1b12      	subs	r2, r2, r4
 8007f52:	f1c0 0420 	rsb	r4, r0, #32
 8007f56:	fa21 f404 	lsr.w	r4, r1, r4
 8007f5a:	4323      	orrs	r3, r4
 8007f5c:	4081      	lsls	r1, r0
 8007f5e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007f62:	f2a2 35ff 	subw	r5, r2, #1023	@ 0x3ff
 8007f66:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007f6a:	07d2      	lsls	r2, r2, #31
 8007f6c:	bf5c      	itt	pl
 8007f6e:	005b      	lslpl	r3, r3, #1
 8007f70:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 8007f74:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8007f78:	bf58      	it	pl
 8007f7a:	0049      	lslpl	r1, r1, #1
 8007f7c:	2600      	movs	r6, #0
 8007f7e:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 8007f82:	106d      	asrs	r5, r5, #1
 8007f84:	0049      	lsls	r1, r1, #1
 8007f86:	2016      	movs	r0, #22
 8007f88:	4632      	mov	r2, r6
 8007f8a:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 8007f8e:	1917      	adds	r7, r2, r4
 8007f90:	429f      	cmp	r7, r3
 8007f92:	bfde      	ittt	le
 8007f94:	193a      	addle	r2, r7, r4
 8007f96:	1bdb      	suble	r3, r3, r7
 8007f98:	1936      	addle	r6, r6, r4
 8007f9a:	0fcf      	lsrs	r7, r1, #31
 8007f9c:	3801      	subs	r0, #1
 8007f9e:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 8007fa2:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8007fa6:	ea4f 0454 	mov.w	r4, r4, lsr #1
 8007faa:	d1f0      	bne.n	8007f8e <__ieee754_sqrt+0xb6>
 8007fac:	4604      	mov	r4, r0
 8007fae:	2720      	movs	r7, #32
 8007fb0:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8007fb4:	429a      	cmp	r2, r3
 8007fb6:	eb00 0e0c 	add.w	lr, r0, ip
 8007fba:	db02      	blt.n	8007fc2 <__ieee754_sqrt+0xea>
 8007fbc:	d113      	bne.n	8007fe6 <__ieee754_sqrt+0x10e>
 8007fbe:	458e      	cmp	lr, r1
 8007fc0:	d811      	bhi.n	8007fe6 <__ieee754_sqrt+0x10e>
 8007fc2:	f1be 0f00 	cmp.w	lr, #0
 8007fc6:	eb0e 000c 	add.w	r0, lr, ip
 8007fca:	da42      	bge.n	8008052 <__ieee754_sqrt+0x17a>
 8007fcc:	2800      	cmp	r0, #0
 8007fce:	db40      	blt.n	8008052 <__ieee754_sqrt+0x17a>
 8007fd0:	f102 0801 	add.w	r8, r2, #1
 8007fd4:	1a9b      	subs	r3, r3, r2
 8007fd6:	458e      	cmp	lr, r1
 8007fd8:	bf88      	it	hi
 8007fda:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8007fde:	eba1 010e 	sub.w	r1, r1, lr
 8007fe2:	4464      	add	r4, ip
 8007fe4:	4642      	mov	r2, r8
 8007fe6:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 8007fea:	3f01      	subs	r7, #1
 8007fec:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 8007ff0:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8007ff4:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8007ff8:	d1dc      	bne.n	8007fb4 <__ieee754_sqrt+0xdc>
 8007ffa:	4319      	orrs	r1, r3
 8007ffc:	d01b      	beq.n	8008036 <__ieee754_sqrt+0x15e>
 8007ffe:	f8df a084 	ldr.w	sl, [pc, #132]	@ 8008084 <__ieee754_sqrt+0x1ac>
 8008002:	f8df b084 	ldr.w	fp, [pc, #132]	@ 8008088 <__ieee754_sqrt+0x1b0>
 8008006:	e9da 0100 	ldrd	r0, r1, [sl]
 800800a:	e9db 2300 	ldrd	r2, r3, [fp]
 800800e:	f7f8 f8fb 	bl	8000208 <__aeabi_dsub>
 8008012:	e9da 8900 	ldrd	r8, r9, [sl]
 8008016:	4602      	mov	r2, r0
 8008018:	460b      	mov	r3, r1
 800801a:	4640      	mov	r0, r8
 800801c:	4649      	mov	r1, r9
 800801e:	f7f8 fd27 	bl	8000a70 <__aeabi_dcmple>
 8008022:	b140      	cbz	r0, 8008036 <__ieee754_sqrt+0x15e>
 8008024:	f1b4 3fff 	cmp.w	r4, #4294967295
 8008028:	e9da 0100 	ldrd	r0, r1, [sl]
 800802c:	e9db 2300 	ldrd	r2, r3, [fp]
 8008030:	d111      	bne.n	8008056 <__ieee754_sqrt+0x17e>
 8008032:	3601      	adds	r6, #1
 8008034:	463c      	mov	r4, r7
 8008036:	1072      	asrs	r2, r6, #1
 8008038:	0863      	lsrs	r3, r4, #1
 800803a:	07f1      	lsls	r1, r6, #31
 800803c:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 8008040:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 8008044:	bf48      	it	mi
 8008046:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 800804a:	eb02 5105 	add.w	r1, r2, r5, lsl #20
 800804e:	4618      	mov	r0, r3
 8008050:	e756      	b.n	8007f00 <__ieee754_sqrt+0x28>
 8008052:	4690      	mov	r8, r2
 8008054:	e7be      	b.n	8007fd4 <__ieee754_sqrt+0xfc>
 8008056:	f7f8 f8d9 	bl	800020c <__adddf3>
 800805a:	e9da 8900 	ldrd	r8, r9, [sl]
 800805e:	4602      	mov	r2, r0
 8008060:	460b      	mov	r3, r1
 8008062:	4640      	mov	r0, r8
 8008064:	4649      	mov	r1, r9
 8008066:	f7f8 fcf9 	bl	8000a5c <__aeabi_dcmplt>
 800806a:	b120      	cbz	r0, 8008076 <__ieee754_sqrt+0x19e>
 800806c:	1ca0      	adds	r0, r4, #2
 800806e:	bf08      	it	eq
 8008070:	3601      	addeq	r6, #1
 8008072:	3402      	adds	r4, #2
 8008074:	e7df      	b.n	8008036 <__ieee754_sqrt+0x15e>
 8008076:	1c63      	adds	r3, r4, #1
 8008078:	f023 0401 	bic.w	r4, r3, #1
 800807c:	e7db      	b.n	8008036 <__ieee754_sqrt+0x15e>
 800807e:	bf00      	nop
 8008080:	7ff00000 	.word	0x7ff00000
 8008084:	200000a8 	.word	0x200000a8
 8008088:	200000a0 	.word	0x200000a0

0800808c <_init>:
 800808c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800808e:	bf00      	nop
 8008090:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008092:	bc08      	pop	{r3}
 8008094:	469e      	mov	lr, r3
 8008096:	4770      	bx	lr

08008098 <_fini>:
 8008098:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800809a:	bf00      	nop
 800809c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800809e:	bc08      	pop	{r3}
 80080a0:	469e      	mov	lr, r3
 80080a2:	4770      	bx	lr
