#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x14a6e1580 .scope module, "tb_ren_conv_top_wrapper" "tb_ren_conv_top_wrapper" 2 5;
 .timescale 0 0;
P_0x14a73c9a0 .param/l "COL_WIDTH" 0 2 8, +C4<00000000000000000000000000001000>;
P_0x14a73c9e0 .param/l "IMG_ADDR_WIDTH" 0 2 10, +C4<00000000000000000000000000000110>;
P_0x14a73ca20 .param/l "IMG_BASE_ADDR" 0 2 123, C4<00110000000000000000000100000000>;
P_0x14a73ca60 .param/l "KERN_BASE_ADDR" 0 2 124, C4<00110000000000000000001000000000>;
P_0x14a73caa0 .param/l "KERN_CNT_WIDTH" 0 2 9, +C4<00000000000000000000000000000011>;
P_0x14a73cae0 .param/l "KERN_COL_WIDTH" 0 2 7, +C4<00000000000000000000000000000011>;
P_0x14a73cb20 .param/l "NO_OF_INSTS" 0 2 6, +C4<00000000000000000000000000000100>;
P_0x14a73cb60 .param/l "REG_BASE_ADDR" 0 2 122, C4<00110000000000000000000000000000>;
P_0x14a73cba0 .param/l "RES_BASE_ADDR" 0 2 125, C4<00110000000000000000001100000000>;
P_0x14a73cbe0 .param/l "RSLT_ADDR_WIDTH" 0 2 11, +C4<00000000000000000000000000000110>;
P_0x14a73cc20 .param/l "VERBOSE" 0 2 126, +C4<00000000000000000000000000000010>;
v0x14a774d80_0 .var "clk", 0 0;
v0x14a774e30_0 .var "cols", 7 0;
v0x14a774ee0_0 .var "en_max_pool", 0 0;
v0x14a774f90_0 .var/i "i", 31 0;
v0x14a775040 .array "image", 31 0, 23 0;
v0x14a775120_0 .var/i "iter", 31 0;
v0x14a7751d0_0 .var "kern_addr_mode", 0 0;
v0x14a775270_0 .var "kern_cols", 2 0;
v0x14a775320 .array "kernels", 31 0, 23 0;
v0x14a775430_0 .var "kerns", 2 0;
v0x14a7754d0 .array "loaded_img", 95 0, 7 0;
v0x14a775570_0 .var "mask", 2 0;
v0x14a775620_0 .var "reset", 0 0;
v0x14a7756c0 .array "result", 31 0, 19 0;
v0x14a775760_0 .var "result_cols", 7 0;
v0x14a775810 .array "result_sim", 31 0, 19 0;
v0x14a7758b0_0 .var "shift", 3 0;
v0x14a775a40_0 .var "stride", 7 0;
v0x14a775ad0_0 .var "strvar1", 800 0;
v0x14a775b80_0 .var "wb_clk_i", 0 0;
v0x14a775c10_0 .var "wb_rst_i", 0 0;
v0x14a775ca0_0 .net "wbs_ack_o", 0 0, L_0x14a776320;  1 drivers
v0x14a775d50_0 .var "wbs_adr_i", 31 0;
v0x14a775de0_0 .var "wbs_cyc_i", 0 0;
v0x14a775e70_0 .var "wbs_dat_i", 31 0;
v0x14a775f00_0 .net "wbs_dat_o", 31 0, v0x14a773b90_0;  1 drivers
v0x14a775f90_0 .var "wbs_sel_i", 3 0;
v0x14a776020_0 .var "wbs_stb_i", 0 0;
v0x14a7760b0_0 .var "wbs_we_i", 0 0;
E_0x14a6d1d00 .event anyedge, v0x14a775620_0;
E_0x14a6c4700 .event anyedge, v0x14a774d80_0;
S_0x14a6eca90 .scope task, "calculate_results" "calculate_results" 2 341, 2 341 0, S_0x14a6e1580;
 .timescale 0 0;
v0x14a6f9a80_0 .var/i "c", 31 0;
v0x14a6c3fe0 .array "conv_result", 31 0, 20 0;
v0x14a6c3ca0_0 .var/i "kc", 31 0;
v0x14a6b8510_0 .var/i "ks", 31 0;
TD_tb_ren_conv_top_wrapper.calculate_results ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14a6b8510_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x14a6b8510_0;
    %load/vec4 v0x14a775430_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14a6f9a80_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x14a6f9a80_0;
    %load/vec4 v0x14a774e30_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 21;
    %load/vec4 v0x14a6f9a80_0;
    %load/vec4 v0x14a6b8510_0;
    %load/vec4 v0x14a774e30_0;
    %pad/u 32;
    %mul;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x14a6c3fe0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14a6c3ca0_0, 0, 32;
T_0.4 ;
    %load/vec4 v0x14a6c3ca0_0;
    %load/vec4 v0x14a775270_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_0.5, 5;
    %load/vec4 v0x14a6f9a80_0;
    %load/vec4 v0x14a6b8510_0;
    %load/vec4 v0x14a774e30_0;
    %pad/u 32;
    %mul;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x14a6c3fe0, 4;
    %load/vec4 v0x14a775570_0;
    %parti/s 1, 0, 2;
    %pad/u 21;
    %load/vec4 v0x14a6f9a80_0;
    %load/vec4 v0x14a6c3ca0_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x14a775040, 4;
    %parti/s 8, 0, 2;
    %pad/u 21;
    %load/vec4 v0x14a6b8510_0;
    %pushi/vec4 4, 0, 32;
    %ix/getv 5, v0x14a7751d0_0;
    %shiftl 5;
    %mul;
    %load/vec4 v0x14a6c3ca0_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x14a775320, 4;
    %parti/s 8, 0, 2;
    %pad/u 21;
    %mul;
    %mul;
    %add;
    %load/vec4 v0x14a775570_0;
    %parti/s 1, 1, 2;
    %pad/u 21;
    %load/vec4 v0x14a6f9a80_0;
    %load/vec4 v0x14a6c3ca0_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x14a775040, 4;
    %parti/s 8, 8, 5;
    %pad/u 21;
    %load/vec4 v0x14a6b8510_0;
    %pushi/vec4 4, 0, 32;
    %ix/getv 5, v0x14a7751d0_0;
    %shiftl 5;
    %mul;
    %load/vec4 v0x14a6c3ca0_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x14a775320, 4;
    %parti/s 8, 8, 5;
    %pad/u 21;
    %mul;
    %mul;
    %add;
    %load/vec4 v0x14a775570_0;
    %parti/s 1, 2, 3;
    %pad/u 21;
    %load/vec4 v0x14a6f9a80_0;
    %load/vec4 v0x14a6c3ca0_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x14a775040, 4;
    %parti/s 8, 16, 6;
    %pad/u 21;
    %load/vec4 v0x14a6b8510_0;
    %pushi/vec4 4, 0, 32;
    %ix/getv 5, v0x14a7751d0_0;
    %shiftl 5;
    %mul;
    %load/vec4 v0x14a6c3ca0_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x14a775320, 4;
    %parti/s 8, 16, 6;
    %pad/u 21;
    %mul;
    %mul;
    %add;
    %load/vec4 v0x14a6f9a80_0;
    %load/vec4 v0x14a6b8510_0;
    %load/vec4 v0x14a774e30_0;
    %pad/u 32;
    %mul;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x14a6c3fe0, 4, 0;
    %load/vec4 v0x14a6c3ca0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14a6c3ca0_0, 0, 32;
    %jmp T_0.4;
T_0.5 ;
    %load/vec4 v0x14a6f9a80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14a6f9a80_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %load/vec4 v0x14a6b8510_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14a6b8510_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %load/vec4 v0x14a774ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14a6b8510_0, 0, 32;
T_0.8 ;
    %load/vec4 v0x14a6b8510_0;
    %load/vec4 v0x14a775430_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_0.9, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14a6f9a80_0, 0, 32;
T_0.10 ;
    %load/vec4 v0x14a6f9a80_0;
    %load/vec4 v0x14a774e30_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_0.11, 5;
    %load/vec4 v0x14a6b8510_0;
    %load/vec4 v0x14a774e30_0;
    %pad/u 32;
    %mul;
    %load/vec4 v0x14a6f9a80_0;
    %add;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x14a6c3fe0, 4;
    %load/vec4 v0x14a6b8510_0;
    %load/vec4 v0x14a774e30_0;
    %pad/u 32;
    %mul;
    %load/vec4 v0x14a6f9a80_0;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x14a6c3fe0, 4;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.12, 8;
    %load/vec4 v0x14a6b8510_0;
    %load/vec4 v0x14a774e30_0;
    %pad/u 32;
    %mul;
    %load/vec4 v0x14a6f9a80_0;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x14a6c3fe0, 4;
    %jmp/1 T_0.13, 8;
T_0.12 ; End of true expr.
    %load/vec4 v0x14a6b8510_0;
    %load/vec4 v0x14a774e30_0;
    %pad/u 32;
    %mul;
    %load/vec4 v0x14a6f9a80_0;
    %add;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x14a6c3fe0, 4;
    %jmp/0 T_0.13, 8;
 ; End of false expr.
    %blend;
T_0.13;
    %pad/u 20;
    %load/vec4 v0x14a6b8510_0;
    %load/vec4 v0x14a774e30_0;
    %pad/u 32;
    %mul;
    %pushi/vec4 2, 0, 32;
    %div;
    %load/vec4 v0x14a6f9a80_0;
    %pushi/vec4 2, 0, 32;
    %div;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x14a775810, 4, 0;
    %load/vec4 v0x14a6b8510_0;
    %load/vec4 v0x14a774e30_0;
    %pad/u 32;
    %mul;
    %pushi/vec4 2, 0, 32;
    %div;
    %load/vec4 v0x14a6f9a80_0;
    %pushi/vec4 2, 0, 32;
    %div;
    %add;
    %load/vec4 v0x14a6b8510_0;
    %load/vec4 v0x14a774e30_0;
    %pad/u 32;
    %mul;
    %pushi/vec4 2, 0, 32;
    %div;
    %load/vec4 v0x14a6f9a80_0;
    %pushi/vec4 2, 0, 32;
    %div;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x14a775810, 4;
    %vpi_call 2 377 "$display", "result_sim[%0d] = %0d", S<1,vec4,u32>, S<0,vec4,u20> {2 0 0};
    %load/vec4 v0x14a6f9a80_0;
    %addi 2, 0, 32;
    %store/vec4 v0x14a6f9a80_0, 0, 32;
    %jmp T_0.10;
T_0.11 ;
    %load/vec4 v0x14a6b8510_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14a6b8510_0, 0, 32;
    %jmp T_0.8;
T_0.9 ;
    %jmp T_0.7;
T_0.6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14a6f9a80_0, 0, 32;
T_0.14 ;
    %load/vec4 v0x14a6f9a80_0;
    %load/vec4 v0x14a775760_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_0.15, 5;
    %ix/getv/s 4, v0x14a6f9a80_0;
    %load/vec4a v0x14a6c3fe0, 4;
    %pad/u 20;
    %ix/getv/s 4, v0x14a6f9a80_0;
    %store/vec4a v0x14a775810, 4, 0;
    %vpi_call 2 384 "$display", "result_sim[%0d] = %0d", v0x14a6f9a80_0, &A<v0x14a775810, v0x14a6f9a80_0 > {0 0 0};
    %load/vec4 v0x14a6f9a80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14a6f9a80_0, 0, 32;
    %jmp T_0.14;
T_0.15 ;
T_0.7 ;
    %end;
S_0x14a6f0f60 .scope task, "compare_results" "compare_results" 2 308, 2 308 0, S_0x14a6e1580;
 .timescale 0 0;
v0x14a6b7520_0 .var/i "error_cnt", 31 0;
TD_tb_ren_conv_top_wrapper.compare_results ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14a6b7520_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14a774f90_0, 0, 32;
T_1.16 ;
    %load/vec4 v0x14a774f90_0;
    %load/vec4 v0x14a775760_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_1.17, 5;
    %ix/getv/s 4, v0x14a774f90_0;
    %load/vec4a v0x14a7756c0, 4;
    %ix/getv/s 4, v0x14a774f90_0;
    %load/vec4a v0x14a775810, 4;
    %cmp/ne;
    %jmp/0xz  T_1.18, 6;
    %load/vec4 v0x14a6b7520_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14a6b7520_0, 0, 32;
    %vpi_call 2 317 "$display", "MISMATCH: Actual = %d != Simulated = %d at index %d, ERROR_CNT %d", &A<v0x14a7756c0, v0x14a774f90_0 >, &A<v0x14a775810, v0x14a774f90_0 >, v0x14a774f90_0, v0x14a6b7520_0 {0 0 0};
    %jmp T_1.19;
T_1.18 ;
    %vpi_call 2 321 "$display", "   MATCH: Actual = %d == Simulated = %d at index %d", &A<v0x14a7756c0, v0x14a774f90_0 >, &A<v0x14a775810, v0x14a774f90_0 >, v0x14a774f90_0 {0 0 0};
T_1.19 ;
    %load/vec4 v0x14a774f90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14a774f90_0, 0, 32;
    %jmp T_1.16;
T_1.17 ;
    %load/vec4 v0x14a6b7520_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.20, 4;
    %vpi_call 2 325 "$display", "STATUS: No errors found" {0 0 0};
T_1.20 ;
    %end;
S_0x14a6f0150 .scope task, "config_hw" "config_hw" 2 453, 2 453 0, S_0x14a6e1580;
 .timescale 0 0;
v0x14a6b6780_0 .var "cols_in", 7 0;
v0x14a6b6530_0 .var "en_max_pool_in", 0 0;
v0x14a6b5a50_0 .var "inst_no", 7 0;
v0x14a6b5740_0 .var "kern_addr_mode_in", 0 0;
v0x14a6b52e0_0 .var "kern_cols_in", 2 0;
v0x14a6a2950_0 .var "kerns_in", 2 0;
v0x14a6ab770_0 .var "mask_in", 2 0;
v0x14a6aaf60_0 .var "result_cols_in", 7 0;
v0x14a6aa4c0_0 .var "shift_in", 3 0;
v0x14a6aba80_0 .var "stride_in", 7 0;
TD_tb_ren_conv_top_wrapper.config_hw ;
    %pushi/vec4 805306368, 0, 32;
    %load/vec4 v0x14a6b5a50_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %addi 4, 0, 32;
    %store/vec4 v0x14a774740_0, 0, 32;
    %load/vec4 v0x14a6b52e0_0;
    %pad/u 32;
    %load/vec4 v0x14a6b6780_0;
    %pad/u 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x14a6a2950_0;
    %pad/u 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x14a6aba80_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x14a7747d0_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x14a774580;
    %join;
    %pushi/vec4 805306368, 0, 32;
    %load/vec4 v0x14a6b5a50_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %addi 8, 0, 32;
    %store/vec4 v0x14a774740_0, 0, 32;
    %load/vec4 v0x14a6aaf60_0;
    %pad/u 32;
    %load/vec4 v0x14a6aa4c0_0;
    %pad/u 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x14a6b5740_0;
    %pad/u 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x14a6b6530_0;
    %pad/u 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x14a6ab770_0;
    %pad/u 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x14a7747d0_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x14a774580;
    %join;
    %pushi/vec4 805306368, 0, 32;
    %load/vec4 v0x14a6b5a50_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x14a774740_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x14a7747d0_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x14a774580;
    %join;
    %end;
S_0x14a6ed940 .scope task, "config_test" "config_test" 2 218, 2 218 0, S_0x14a6e1580;
 .timescale 0 0;
v0x14a6aa1b0_0 .var "test_no", 31 0;
TD_tb_ren_conv_top_wrapper.config_test ;
    %load/vec4 v0x14a6aa1b0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.22, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x14a775270_0, 0, 3;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x14a774e30_0, 0, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x14a775430_0, 0, 3;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x14a775a40_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14a7751d0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x14a7758b0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14a774ee0_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x14a775570_0, 0, 3;
    %load/vec4 v0x14a774ee0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.24, 8;
    %load/vec4 v0x14a774e30_0;
    %pad/u 32;
    %load/vec4 v0x14a775430_0;
    %pad/u 32;
    %mul;
    %pushi/vec4 2, 0, 32;
    %div;
    %jmp/1 T_3.25, 8;
T_3.24 ; End of true expr.
    %load/vec4 v0x14a774e30_0;
    %pad/u 32;
    %load/vec4 v0x14a775430_0;
    %pad/u 32;
    %mul;
    %jmp/0 T_3.25, 8;
 ; End of false expr.
    %blend;
T_3.25;
    %pad/u 8;
    %store/vec4 v0x14a775760_0, 0, 8;
    %vpi_call 2 232 "$display", "\012\012\012\012\012\012--------------------------------------------------------------------------" {0 0 0};
    %jmp T_3.23;
T_3.22 ;
    %load/vec4 v0x14a6aa1b0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.26, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x14a775270_0, 0, 3;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x14a774e30_0, 0, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x14a775430_0, 0, 3;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x14a775a40_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14a7751d0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x14a7758b0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14a774ee0_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x14a775570_0, 0, 3;
    %load/vec4 v0x14a774ee0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.28, 8;
    %load/vec4 v0x14a774e30_0;
    %pad/u 32;
    %load/vec4 v0x14a775430_0;
    %pad/u 32;
    %mul;
    %pushi/vec4 2, 0, 32;
    %div;
    %jmp/1 T_3.29, 8;
T_3.28 ; End of true expr.
    %load/vec4 v0x14a774e30_0;
    %pad/u 32;
    %load/vec4 v0x14a775430_0;
    %pad/u 32;
    %mul;
    %jmp/0 T_3.29, 8;
 ; End of false expr.
    %blend;
T_3.29;
    %pad/u 8;
    %store/vec4 v0x14a775760_0, 0, 8;
    %jmp T_3.27;
T_3.26 ;
    %load/vec4 v0x14a6aa1b0_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_3.30, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x14a775270_0, 0, 3;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x14a774e30_0, 0, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x14a775430_0, 0, 3;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x14a775a40_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14a7751d0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x14a7758b0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14a774ee0_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x14a775570_0, 0, 3;
    %load/vec4 v0x14a774ee0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.32, 8;
    %load/vec4 v0x14a774e30_0;
    %pad/u 32;
    %load/vec4 v0x14a775430_0;
    %pad/u 32;
    %mul;
    %pushi/vec4 2, 0, 32;
    %div;
    %jmp/1 T_3.33, 8;
T_3.32 ; End of true expr.
    %load/vec4 v0x14a774e30_0;
    %pad/u 32;
    %load/vec4 v0x14a775430_0;
    %pad/u 32;
    %mul;
    %jmp/0 T_3.33, 8;
 ; End of false expr.
    %blend;
T_3.33;
    %pad/u 8;
    %store/vec4 v0x14a775760_0, 0, 8;
    %jmp T_3.31;
T_3.30 ;
    %load/vec4 v0x14a6aa1b0_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_3.34, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x14a775270_0, 0, 3;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x14a774e30_0, 0, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x14a775430_0, 0, 3;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x14a775a40_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14a7751d0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x14a7758b0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14a774ee0_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x14a775570_0, 0, 3;
    %load/vec4 v0x14a774ee0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.36, 8;
    %load/vec4 v0x14a774e30_0;
    %pad/u 32;
    %load/vec4 v0x14a775430_0;
    %pad/u 32;
    %mul;
    %pushi/vec4 2, 0, 32;
    %div;
    %jmp/1 T_3.37, 8;
T_3.36 ; End of true expr.
    %load/vec4 v0x14a774e30_0;
    %pad/u 32;
    %load/vec4 v0x14a775430_0;
    %pad/u 32;
    %mul;
    %jmp/0 T_3.37, 8;
 ; End of false expr.
    %blend;
T_3.37;
    %pad/u 8;
    %store/vec4 v0x14a775760_0, 0, 8;
T_3.34 ;
T_3.31 ;
T_3.27 ;
T_3.23 ;
    %vpi_call 2 271 "$display", "-----------SIMLULATION PARAMS------------" {0 0 0};
    %vpi_call 2 272 "$display", "kern_cols        = %0d", v0x14a775270_0 {0 0 0};
    %vpi_call 2 273 "$display", "cols             = %0d", v0x14a774e30_0 {0 0 0};
    %vpi_call 2 274 "$display", "kerns            = %0d", v0x14a775430_0 {0 0 0};
    %vpi_call 2 275 "$display", "stride           = %0d", v0x14a775a40_0 {0 0 0};
    %vpi_call 2 276 "$display", "kern_addr_mode   = %0d", v0x14a7751d0_0 {0 0 0};
    %vpi_call 2 277 "$display", "shift            = %0d", v0x14a7758b0_0 {0 0 0};
    %vpi_call 2 278 "$display", "en_max_pool      = %0d", v0x14a774ee0_0 {0 0 0};
    %vpi_call 2 279 "$display", "mask             = %0d", v0x14a775570_0 {0 0 0};
    %vpi_call 2 280 "$display", "result_cols      = %0d", v0x14a775760_0 {0 0 0};
    %vpi_call 2 281 "$display", "-----------------------------------------" {0 0 0};
    %end;
S_0x14a6c4df0 .scope task, "load_data" "load_data" 2 390, 2 390 0, S_0x14a6e1580;
 .timescale 0 0;
TD_tb_ren_conv_top_wrapper.load_data ;
    %pushi/vec4 3099114680, 0, 555;
    %concati/vec4 3099375800, 0, 32;
    %concati/vec4 3182803365, 0, 32;
    %concati/vec4 3453058441, 0, 32;
    %concati/vec4 2780347857, 0, 32;
    %concati/vec4 3380979129, 0, 32;
    %concati/vec4 2780404924, 0, 32;
    %concati/vec4 3233599680, 0, 32;
    %concati/vec4 3160377, 0, 22;
    %store/vec4 v0x14a775ad0_0, 0, 801;
    %vpi_call 2 409 "$readmemb", v0x14a775ad0_0, v0x14a7754d0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14a774f90_0, 0, 32;
T_4.38 ;
    %load/vec4 v0x14a774f90_0;
    %cmpi/s 96, 0, 32;
    %jmp/0xz T_4.39, 5;
    %load/vec4 v0x14a774f90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14a774f90_0, 0, 32;
    %jmp T_4.38;
T_4.39 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14a774f90_0, 0, 32;
T_4.40 ;
    %load/vec4 v0x14a774f90_0;
    %cmpi/s 96, 0, 32;
    %jmp/0xz T_4.41, 5;
    %load/vec4 v0x14a774f90_0;
    %addi 2, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x14a7754d0, 4;
    %load/vec4 v0x14a774f90_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x14a7754d0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 4, v0x14a774f90_0;
    %load/vec4a v0x14a7754d0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14a774f90_0;
    %pushi/vec4 3, 0, 32;
    %div/s;
    %ix/vec4/s 4;
    %store/vec4a v0x14a775040, 4, 0;
    %load/vec4 v0x14a774f90_0;
    %pushi/vec4 3, 0, 32;
    %div/s;
    %load/vec4 v0x14a774f90_0;
    %pushi/vec4 3, 0, 32;
    %div/s;
    %ix/vec4/s 4;
    %load/vec4a v0x14a775040, 4;
    %parti/s 8, 16, 6;
    %load/vec4 v0x14a774f90_0;
    %pushi/vec4 3, 0, 32;
    %div/s;
    %ix/vec4/s 4;
    %load/vec4a v0x14a775040, 4;
    %parti/s 8, 8, 5;
    %load/vec4 v0x14a774f90_0;
    %pushi/vec4 3, 0, 32;
    %div/s;
    %ix/vec4/s 4;
    %load/vec4a v0x14a775040, 4;
    %parti/s 8, 0, 2;
    %vpi_call 2 420 "$display", "image[%2d] => [23:16]->%2d, [15:8]->%2d, [7:0]->%2d\012", S<3,vec4,s32>, S<2,vec4,u8>, S<1,vec4,u8>, S<0,vec4,u8> {4 0 0};
    %load/vec4 v0x14a774f90_0;
    %addi 3, 0, 32;
    %store/vec4 v0x14a774f90_0, 0, 32;
    %jmp T_4.40;
T_4.41 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14a774f90_0, 0, 32;
T_4.42 ;
    %load/vec4 v0x14a774f90_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.43, 5;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x14a774f90_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %add;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x14a774f90_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %add;
    %muli 256, 0, 32;
    %add;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x14a774f90_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %add;
    %muli 65536, 0, 32;
    %add;
    %pad/u 24;
    %ix/getv/s 4, v0x14a774f90_0;
    %store/vec4a v0x14a775320, 4, 0;
    %load/vec4 v0x14a774f90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14a774f90_0, 0, 32;
    %jmp T_4.42;
T_4.43 ;
    %end;
S_0x14a6c84b0 .scope task, "poll_done" "poll_done" 2 285, 2 285 0, S_0x14a6e1580;
 .timescale 0 0;
v0x14a69d3f0_0 .var/i "cnt", 31 0;
v0x14a6a1a90_0 .var "data_", 31 0;
v0x14a6a1330_0 .var "inst_no", 7 0;
E_0x14a6ab800 .event posedge, v0x14a774d80_0;
TD_tb_ren_conv_top_wrapper.poll_done ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14a6a1a90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14a69d3f0_0, 0, 32;
T_5.44 ;
    %load/vec4 v0x14a6a1a90_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_5.45, 8;
    %pushi/vec4 805306368, 0, 32;
    %load/vec4 v0x14a6a1330_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x14a774460_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_read, S_0x14a774270;
    %join;
    %load/vec4 v0x14a7744f0_0;
    %store/vec4 v0x14a6a1a90_0, 0, 32;
    %load/vec4 v0x14a69d3f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14a69d3f0_0, 0, 32;
    %load/vec4 v0x14a69d3f0_0;
    %cmpi/s 100, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_5.46, 5;
    %vpi_call 2 300 "$display", "Stuck in polling for done... Finishing" {0 0 0};
    %vpi_call 2 301 "$finish" {0 0 0};
T_5.46 ;
    %pushi/vec4 10, 0, 32;
T_5.48 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.49, 5;
    %jmp/1 T_5.49, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x14a6ab800;
    %jmp T_5.48;
T_5.49 ;
    %pop/vec4 1;
    %jmp T_5.44;
T_5.45 ;
    %end;
S_0x14a6c5ca0 .scope task, "readback_results" "readback_results" 2 329, 2 329 0, S_0x14a6e1580;
 .timescale 0 0;
v0x14a69c820_0 .var "inst_no", 7 0;
TD_tb_ren_conv_top_wrapper.readback_results ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14a774f90_0, 0, 32;
T_6.50 ;
    %load/vec4 v0x14a774f90_0;
    %load/vec4 v0x14a775760_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_6.51, 5;
    %pushi/vec4 805307136, 0, 32;
    %load/vec4 v0x14a69c820_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x14a774f90_0;
    %muli 4, 0, 32;
    %add;
    %store/vec4 v0x14a774460_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_read, S_0x14a774270;
    %join;
    %load/vec4 v0x14a7744f0_0;
    %pad/u 20;
    %ix/getv/s 4, v0x14a774f90_0;
    %store/vec4a v0x14a7756c0, 4, 0;
    %load/vec4 v0x14a774f90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14a774f90_0, 0, 32;
    %jmp T_6.50;
T_6.51 ;
    %end;
S_0x14a69d050 .scope module, "ren_conv_top_wrapper_inst" "ren_conv_top_wrapper" 2 98, 3 3 0, S_0x14a6e1580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wb_clk_i";
    .port_info 1 /INPUT 1 "wb_rst_i";
    .port_info 2 /INPUT 1 "wbs_stb_i";
    .port_info 3 /INPUT 1 "wbs_cyc_i";
    .port_info 4 /INPUT 1 "wbs_we_i";
    .port_info 5 /INPUT 4 "wbs_sel_i";
    .port_info 6 /INPUT 32 "wbs_dat_i";
    .port_info 7 /INPUT 32 "wbs_adr_i";
    .port_info 8 /OUTPUT 1 "wbs_ack_o";
    .port_info 9 /OUTPUT 32 "wbs_dat_o";
P_0x14a6ee6d0 .param/l "COL_WIDTH" 0 3 7, +C4<00000000000000000000000000001000>;
P_0x14a6ee710 .param/l "IMG_ADDR_WIDTH" 0 3 9, +C4<00000000000000000000000000000110>;
P_0x14a6ee750 .param/l "KERN_CNT_WIDTH" 0 3 8, +C4<00000000000000000000000000000011>;
P_0x14a6ee790 .param/l "KERN_COL_WIDTH" 0 3 6, +C4<00000000000000000000000000000011>;
P_0x14a6ee7d0 .param/l "NO_OF_INSTS" 0 3 5, +C4<00000000000000000000000000000100>;
P_0x14a6ee810 .param/l "RSLT_ADDR_WIDTH" 0 3 10, +C4<00000000000000000000000000000110>;
L_0x14a776140 .functor OR 1, v0x14a73e290_0, v0x14a74f7d0_0, C4<0>, C4<0>;
L_0x14a776230 .functor OR 1, L_0x14a776140, v0x14a760cc0_0, C4<0>, C4<0>;
L_0x14a776320 .functor OR 1, L_0x14a776230, v0x14a772290_0, C4<0>, C4<0>;
v0x14a7731a0_0 .net *"_ivl_0", 0 0, L_0x14a776140;  1 drivers
v0x14a773240_0 .net *"_ivl_2", 0 0, L_0x14a776230;  1 drivers
v0x14a7732e0_0 .var "addr_r", 1 0;
v0x14a773370_0 .net "wb_clk_i", 0 0, v0x14a775b80_0;  1 drivers
v0x14a773480_0 .net "wb_rst_i", 0 0, v0x14a775c10_0;  1 drivers
v0x14a773590_0 .net "wbs_ack_o", 0 0, L_0x14a776320;  alias, 1 drivers
v0x14a773620_0 .net "wbs_ack_out_0", 0 0, v0x14a73e290_0;  1 drivers
v0x14a7736b0_0 .net "wbs_ack_out_1", 0 0, v0x14a74f7d0_0;  1 drivers
v0x14a773740_0 .net "wbs_ack_out_2", 0 0, v0x14a760cc0_0;  1 drivers
v0x14a773850_0 .net "wbs_ack_out_3", 0 0, v0x14a772290_0;  1 drivers
v0x14a7738e0_0 .net "wbs_adr_i", 31 0, v0x14a775d50_0;  1 drivers
v0x14a7739f0_0 .net "wbs_cyc_i", 0 0, v0x14a775de0_0;  1 drivers
v0x14a773b00_0 .net "wbs_dat_i", 31 0, v0x14a775e70_0;  1 drivers
v0x14a773b90_0 .var "wbs_dat_o", 31 0;
v0x14a773c20_0 .net "wbs_dat_out_0", 31 0, L_0x14a776a40;  1 drivers
v0x14a773cb0_0 .net "wbs_dat_out_1", 31 0, L_0x14a77a4c0;  1 drivers
v0x14a773d40_0 .net "wbs_dat_out_2", 31 0, L_0x14a77e330;  1 drivers
v0x14a773ed0_0 .net "wbs_dat_out_3", 31 0, L_0x14a781b00;  1 drivers
v0x14a773f60_0 .net "wbs_sel_i", 3 0, v0x14a775f90_0;  1 drivers
v0x14a773ff0_0 .net "wbs_stb_i", 0 0, v0x14a776020_0;  1 drivers
v0x14a774100_0 .net "wbs_we_i", 0 0, v0x14a7760b0_0;  1 drivers
E_0x14a6c3d30/0 .event anyedge, v0x14a7732e0_0, v0x14a73ee10_0, v0x14a750330_0, v0x14a7619c0_0;
E_0x14a6c3d30/1 .event anyedge, v0x14a772dd0_0;
E_0x14a6c3d30 .event/or E_0x14a6c3d30/0, E_0x14a6c3d30/1;
E_0x14a69dd30 .event posedge, v0x14a73ea70_0;
S_0x14a6a0710 .scope module, "ren_conv_top_inst_0" "ren_conv_top" 3 67, 4 6 0, S_0x14a69d050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wb_clk_i";
    .port_info 1 /INPUT 1 "wb_rst_i";
    .port_info 2 /INPUT 1 "wbs_stb_i";
    .port_info 3 /INPUT 1 "wbs_cyc_i";
    .port_info 4 /INPUT 1 "wbs_we_i";
    .port_info 5 /INPUT 4 "wbs_sel_i";
    .port_info 6 /INPUT 32 "wbs_dat_i";
    .port_info 7 /INPUT 32 "wbs_adr_i";
    .port_info 8 /OUTPUT 1 "wbs_ack_o";
    .port_info 9 /OUTPUT 32 "wbs_dat_o";
P_0x14a66e9e0 .param/l "COL_WIDTH" 0 4 12, +C4<00000000000000000000000000001000>;
P_0x14a66ea20 .param/l "IMG_ADDR_WIDTH" 0 4 14, +C4<00000000000000000000000000000110>;
P_0x14a66ea60 .param/l "KERN_CNT_WIDTH" 0 4 13, +C4<00000000000000000000000000000011>;
P_0x14a66eaa0 .param/l "KERN_COL_WIDTH" 0 4 11, +C4<00000000000000000000000000000011>;
P_0x14a66eae0 .param/l "MY_ADDR" 0 4 8, C4<000000000000000000000000000110000>;
P_0x14a66eb20 .param/l "MY_ADDR_LSB" 0 4 10, +C4<00000000000000000000000000011000>;
P_0x14a66eb60 .param/l "MY_ADDR_MSB" 0 4 9, +C4<00000000000000000000000000100000>;
P_0x14a66eba0 .param/l "RSLT_ADDR_WIDTH" 0 4 15, +C4<00000000000000000000000000000110>;
L_0x14a776450 .functor BUFZ 1, v0x14a775b80_0, C4<0>, C4<0>, C4<0>;
L_0x14a7764c0 .functor BUFZ 1, v0x14a775c10_0, C4<0>, C4<0>, C4<0>;
L_0x14a776880 .functor AND 1, L_0x14a776760, v0x14a775de0_0, C4<1>, C4<1>;
L_0x14a776950 .functor AND 1, L_0x14a776880, v0x14a776020_0, C4<1>, C4<1>;
L_0x14a776a40 .functor BUFZ 32, v0x14a73e1f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14a776f00 .functor AND 1, L_0x14a776dc0, L_0x14a776950, C4<1>, C4<1>;
L_0x14a777030 .functor AND 1, L_0x14a776f00, v0x14a7760b0_0, C4<1>, C4<1>;
L_0x14a777510 .functor AND 1, L_0x14a7773a0, L_0x14a776950, C4<1>, C4<1>;
L_0x14a7775d0 .functor AND 1, L_0x14a777510, v0x14a7760b0_0, C4<1>, C4<1>;
L_0x14a777980 .functor AND 1, L_0x14a7778a0, L_0x14a776950, C4<1>, C4<1>;
L_0x14a777b10 .functor AND 1, L_0x14a777980, v0x14a7760b0_0, C4<1>, C4<1>;
L_0x14a777f60 .functor AND 1, L_0x14a777e80, L_0x14a776950, C4<1>, C4<1>;
L_0x14a778080 .functor AND 1, L_0x14a777f60, v0x14a7760b0_0, C4<1>, C4<1>;
L_0x14a7796f0 .functor OR 1, L_0x14a7764c0, L_0x14a778410, C4<0>, C4<0>;
L_0x14a778010 .functor NOT 1, v0x14a71a910_0, C4<0>, C4<0>, C4<0>;
L_0x14a774190 .functor AND 1, v0x14a672440_0, L_0x14a778010, C4<1>, C4<1>;
L_0x140040058 .functor BUFT 1, C4<000000000000000000000000000110000>, C4<0>, C4<0>, C4<0>;
v0x14a6ca0a0_0 .net/2u *"_ivl_10", 32 0, L_0x140040058;  1 drivers
v0x14a6ca130_0 .net *"_ivl_12", 0 0, L_0x14a776760;  1 drivers
v0x14a70f490_0 .net *"_ivl_14", 0 0, L_0x14a776880;  1 drivers
v0x14a6a2300_0 .net *"_ivl_23", 1 0, L_0x14a776b90;  1 drivers
v0x14a6a2390_0 .net *"_ivl_24", 31 0, L_0x14a776c30;  1 drivers
L_0x1400400a0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14a71da60_0 .net *"_ivl_27", 29 0, L_0x1400400a0;  1 drivers
L_0x1400400e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14a71daf0_0 .net/2u *"_ivl_28", 31 0, L_0x1400400e8;  1 drivers
v0x14a6b9ae0_0 .net *"_ivl_30", 0 0, L_0x14a776dc0;  1 drivers
v0x14a6b9b70_0 .net *"_ivl_32", 0 0, L_0x14a776f00;  1 drivers
v0x14a6b9c00_0 .net *"_ivl_37", 1 0, L_0x14a7770e0;  1 drivers
v0x14a691d40_0 .net *"_ivl_38", 31 0, L_0x14a7772c0;  1 drivers
L_0x140040130 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14a691dd0_0 .net *"_ivl_41", 29 0, L_0x140040130;  1 drivers
L_0x140040178 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x14a691e60_0 .net/2u *"_ivl_42", 31 0, L_0x140040178;  1 drivers
v0x14a6269b0_0 .net *"_ivl_44", 0 0, L_0x14a7773a0;  1 drivers
v0x14a626a40_0 .net *"_ivl_46", 0 0, L_0x14a777510;  1 drivers
v0x14a626ad0_0 .net *"_ivl_5", 7 0, L_0x14a776530;  1 drivers
v0x14a73cea0_0 .net *"_ivl_51", 1 0, L_0x14a777680;  1 drivers
v0x14a73d030_0 .net *"_ivl_52", 31 0, L_0x14a777720;  1 drivers
L_0x1400401c0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14a73d0c0_0 .net *"_ivl_55", 29 0, L_0x1400401c0;  1 drivers
L_0x140040208 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x14a73d150_0 .net/2u *"_ivl_56", 31 0, L_0x140040208;  1 drivers
v0x14a73d1e0_0 .net *"_ivl_58", 0 0, L_0x14a7778a0;  1 drivers
v0x14a73d270_0 .net *"_ivl_6", 32 0, L_0x14a7765d0;  1 drivers
v0x14a73d300_0 .net *"_ivl_60", 0 0, L_0x14a777980;  1 drivers
v0x14a73d390_0 .net *"_ivl_65", 1 0, L_0x14a777c80;  1 drivers
v0x14a73d420_0 .net *"_ivl_66", 31 0, L_0x14a777d20;  1 drivers
L_0x140040250 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14a73d4b0_0 .net *"_ivl_69", 29 0, L_0x140040250;  1 drivers
L_0x140040298 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x14a73d540_0 .net/2u *"_ivl_70", 31 0, L_0x140040298;  1 drivers
v0x14a73d5d0_0 .net *"_ivl_72", 0 0, L_0x14a777e80;  1 drivers
v0x14a73d660_0 .net *"_ivl_74", 0 0, L_0x14a777f60;  1 drivers
L_0x140040010 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14a73d6f0_0 .net *"_ivl_9", 24 0, L_0x140040010;  1 drivers
v0x14a73d780_0 .net *"_ivl_94", 0 0, L_0x14a778010;  1 drivers
v0x14a73d810_0 .net "accum_ovrflow", 0 0, v0x14a715720_0;  1 drivers
v0x14a73d8a0_0 .net "clk", 0 0, L_0x14a776450;  1 drivers
v0x14a73cf30_0 .net "cols", 7 0, L_0x14a778650;  1 drivers
v0x14a73db30_0 .net "data_out_regs", 31 0, v0x14a7271d0_0;  1 drivers
v0x14a73dbc0_0 .net "data_out_result", 19 0, v0x14a6f0870_0;  1 drivers
v0x14a73dc50_0 .net "done", 0 0, v0x14a71a910_0;  1 drivers
v0x14a73dce0_0 .net "en_max_pool", 0 0, L_0x14a778d40;  1 drivers
v0x14a73dd70_0 .net "img_addr", 5 0, v0x14a6ef200_0;  1 drivers
v0x14a73de00_0 .net "img_data", 23 0, v0x14a732990_0;  1 drivers
v0x14a73de90_0 .net "kern_addr", 5 0, v0x14a6d75e0_0;  1 drivers
v0x14a73df20_0 .net "kern_addr_mode", 0 0, L_0x14a778bc0;  1 drivers
v0x14a73dfb0_0 .net "kern_cols", 2 0, L_0x14a778530;  1 drivers
v0x14a73e040_0 .net "kern_data", 23 0, v0x14a6eebf0_0;  1 drivers
v0x14a73e0d0_0 .net "kerns", 2 0, L_0x14a7787f0;  1 drivers
v0x14a73e160_0 .net "mask", 2 0, L_0x14a778de0;  1 drivers
v0x14a73e1f0_0 .var "rdata", 31 0;
v0x14a73e290_0 .var "ready", 0 0;
v0x14a73e330_0 .net "reset", 0 0, L_0x14a7764c0;  1 drivers
v0x14a73e3c0_0 .net "result_addr", 5 0, v0x14a6c89c0_0;  1 drivers
v0x14a73e460_0 .net "result_cols", 7 0, L_0x14a7789b0;  1 drivers
v0x14a73e500_0 .net "result_data", 19 0, v0x14a71c2f0_0;  1 drivers
v0x14a73e610_0 .net "result_valid", 0 0, v0x14a672440_0;  1 drivers
v0x14a73e720_0 .net "shift", 3 0, L_0x14a778aa0;  1 drivers
v0x14a73e830_0 .net "soft_reset", 0 0, L_0x14a778410;  1 drivers
v0x14a73e8c0_0 .net "start", 0 0, L_0x14a778370;  1 drivers
v0x14a73e950_0 .net "stride", 7 0, L_0x14a778910;  1 drivers
v0x14a73e9e0_0 .net "valid", 0 0, L_0x14a776950;  1 drivers
v0x14a73ea70_0 .net "wb_clk_i", 0 0, v0x14a775b80_0;  alias, 1 drivers
v0x14a73eb00_0 .net "wb_rst_i", 0 0, v0x14a775c10_0;  alias, 1 drivers
v0x14a73eb90_0 .net "wbs_ack_o", 0 0, v0x14a73e290_0;  alias, 1 drivers
v0x14a73ec20_0 .net "wbs_adr_i", 31 0, v0x14a775d50_0;  alias, 1 drivers
v0x14a73ecb0_0 .net "wbs_cyc_i", 0 0, v0x14a775de0_0;  alias, 1 drivers
v0x14a73ed40_0 .net "wbs_dat_i", 31 0, v0x14a775e70_0;  alias, 1 drivers
v0x14a73ee10_0 .net "wbs_dat_o", 31 0, L_0x14a776a40;  alias, 1 drivers
v0x14a73d950_0 .net "wbs_sel_i", 3 0, v0x14a775f90_0;  alias, 1 drivers
v0x14a73da00_0 .net "wbs_stb_i", 0 0, v0x14a776020_0;  alias, 1 drivers
v0x14a73daa0_0 .net "wbs_we_i", 0 0, v0x14a7760b0_0;  alias, 1 drivers
v0x14a73eeb0_0 .net "we_img_ram", 0 0, L_0x14a7775d0;  1 drivers
v0x14a73ef40_0 .net "we_kern_ram", 0 0, L_0x14a777b10;  1 drivers
v0x14a73eff0_0 .net "we_regs", 0 0, L_0x14a777030;  1 drivers
v0x14a73f0c0_0 .net "we_res_ram", 0 0, L_0x14a778080;  1 drivers
L_0x14a776530 .part v0x14a775d50_0, 24, 8;
L_0x14a7765d0 .concat [ 8 25 0 0], L_0x14a776530, L_0x140040010;
L_0x14a776760 .cmp/eq 33, L_0x14a7765d0, L_0x140040058;
L_0x14a776b90 .part v0x14a775d50_0, 8, 2;
L_0x14a776c30 .concat [ 2 30 0 0], L_0x14a776b90, L_0x1400400a0;
L_0x14a776dc0 .cmp/eq 32, L_0x14a776c30, L_0x1400400e8;
L_0x14a7770e0 .part v0x14a775d50_0, 8, 2;
L_0x14a7772c0 .concat [ 2 30 0 0], L_0x14a7770e0, L_0x140040130;
L_0x14a7773a0 .cmp/eq 32, L_0x14a7772c0, L_0x140040178;
L_0x14a777680 .part v0x14a775d50_0, 8, 2;
L_0x14a777720 .concat [ 2 30 0 0], L_0x14a777680, L_0x1400401c0;
L_0x14a7778a0 .cmp/eq 32, L_0x14a777720, L_0x140040208;
L_0x14a777c80 .part v0x14a775d50_0, 8, 2;
L_0x14a777d20 .concat [ 2 30 0 0], L_0x14a777c80, L_0x140040250;
L_0x14a777e80 .cmp/eq 32, L_0x14a777d20, L_0x140040298;
L_0x14a778f70 .part v0x14a775d50_0, 2, 2;
L_0x14a7798e0 .part L_0x14a778910, 0, 6;
L_0x14a779a10 .part L_0x14a7789b0, 0, 6;
L_0x14a779ab0 .part v0x14a775e70_0, 0, 24;
L_0x14a779bf0 .part v0x14a775d50_0, 2, 6;
L_0x14a779c90 .part v0x14a775e70_0, 0, 24;
L_0x14a779b50 .part v0x14a775d50_0, 2, 6;
L_0x14a779e70 .part v0x14a775d50_0, 2, 6;
S_0x14a69df00 .scope module, "cfg_regs_inst" "regs" 4 91, 5 3 0, S_0x14a6a0710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 1 "start";
    .port_info 7 /OUTPUT 1 "soft_reset";
    .port_info 8 /OUTPUT 3 "kern_cols";
    .port_info 9 /OUTPUT 8 "cols";
    .port_info 10 /OUTPUT 3 "kerns";
    .port_info 11 /OUTPUT 8 "stride";
    .port_info 12 /OUTPUT 1 "kern_addr_mode";
    .port_info 13 /OUTPUT 8 "result_cols";
    .port_info 14 /OUTPUT 4 "shift";
    .port_info 15 /OUTPUT 1 "en_max_pool";
    .port_info 16 /OUTPUT 3 "mask";
    .port_info 17 /INPUT 1 "done";
    .port_info 18 /INPUT 1 "accum_ovrflow";
P_0x14a733c70 .param/l "DWIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0x14a719490_0 .net *"_ivl_6", 29 0, L_0x14a7780f0;  1 drivers
v0x14a7190c0_0 .net "accum_ovrflow", 0 0, v0x14a715720_0;  alias, 1 drivers
v0x14a718df0_0 .net "addr", 1 0, L_0x14a778f70;  1 drivers
v0x14a717970_0 .net "clk", 0 0, L_0x14a776450;  alias, 1 drivers
v0x14a717660_0 .net "cols", 7 0, L_0x14a778650;  alias, 1 drivers
v0x14a70c010_0 .net "data_in", 31 0, v0x14a775e70_0;  alias, 1 drivers
v0x14a70aff0_0 .net "data_out", 31 0, v0x14a7271d0_0;  alias, 1 drivers
v0x14a70ada0_0 .net "done", 0 0, v0x14a71a910_0;  alias, 1 drivers
v0x14a70a270_0 .net "en_max_pool", 0 0, L_0x14a778d40;  alias, 1 drivers
v0x14a709fa0_0 .net "kern_addr_mode", 0 0, L_0x14a778bc0;  alias, 1 drivers
v0x14a709240_0 .net "kern_cols", 2 0, L_0x14a778530;  alias, 1 drivers
v0x14a708da0_0 .net "kerns", 2 0, L_0x14a7787f0;  alias, 1 drivers
v0x14a6fa6c0_0 .net "mask", 2 0, L_0x14a778de0;  alias, 1 drivers
v0x14a6fa750 .array "regs", 4 0;
v0x14a6fa750_0 .net v0x14a6fa750 0, 31 0, v0x14a730ea0_0; 1 drivers
v0x14a6fa750_1 .net v0x14a6fa750 1, 31 0, v0x14a730a40_0; 1 drivers
v0x14a6fa750_2 .net v0x14a6fa750 2, 31 0, v0x14a7266b0_0; 1 drivers
v0x14a6fa750_3 .net v0x14a6fa750 3, 31 0, v0x14a726420_0; 1 drivers
o0x140008a00 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x14a6fa750_4 .net v0x14a6fa750 4, 31 0, o0x140008a00; 0 drivers
v0x14a6d2a20_0 .net "reset", 0 0, L_0x14a7764c0;  alias, 1 drivers
v0x14a6d2ab0_0 .net "result_cols", 7 0, L_0x14a7789b0;  alias, 1 drivers
v0x14a6aac80_0 .net "shift", 3 0, L_0x14a778aa0;  alias, 1 drivers
v0x14a6aad10_0 .net "soft_reset", 0 0, L_0x14a778410;  alias, 1 drivers
v0x14a6ebf40_0 .net "start", 0 0, L_0x14a778370;  alias, 1 drivers
v0x14a6ebfd0_0 .net "stride", 7 0, L_0x14a778910;  alias, 1 drivers
v0x14a6defd0_0 .net "wr_en", 0 0, L_0x14a777030;  alias, 1 drivers
L_0x14a7780f0 .part v0x14a730ea0_0, 2, 30;
L_0x14a7781d0 .concat [ 1 1 30 0], v0x14a71a910_0, v0x14a715720_0, L_0x14a7780f0;
L_0x14a778370 .part v0x14a730ea0_0, 2, 1;
L_0x14a778410 .part v0x14a730ea0_0, 3, 1;
L_0x14a778530 .part v0x14a730a40_0, 0, 3;
L_0x14a778650 .part v0x14a730a40_0, 8, 8;
L_0x14a7787f0 .part v0x14a730a40_0, 16, 3;
L_0x14a778910 .part v0x14a730a40_0, 24, 8;
L_0x14a7789b0 .part v0x14a7266b0_0, 0, 8;
L_0x14a778aa0 .part v0x14a7266b0_0, 8, 4;
L_0x14a778bc0 .part v0x14a7266b0_0, 16, 1;
L_0x14a778d40 .part v0x14a7266b0_0, 17, 1;
L_0x14a778de0 .part v0x14a7266b0_0, 18, 3;
S_0x14a70d320 .scope module, "ctrl_status_regs_4_inst" "ctrl_status_regs_4" 5 42, 6 15 0, S_0x14a69df00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 32 "ctrl0";
    .port_info 7 /OUTPUT 32 "ctrl1";
    .port_info 8 /OUTPUT 32 "ctrl2";
    .port_info 9 /OUTPUT 32 "ctrl3";
    .port_info 10 /INPUT 32 "status0";
    .port_info 11 /INPUT 32 "status1";
    .port_info 12 /INPUT 32 "status2";
    .port_info 13 /INPUT 32 "status3";
P_0x14a733cf0 .param/l "DWIDTH" 0 6 17, +C4<00000000000000000000000000100000>;
v0x14a731cd0_0 .net "addr", 1 0, L_0x14a778f70;  alias, 1 drivers
v0x14a7311b0_0 .net "clk", 0 0, L_0x14a776450;  alias, 1 drivers
v0x14a730ea0_0 .var "ctrl0", 31 0;
v0x14a730a40_0 .var "ctrl1", 31 0;
v0x14a7266b0_0 .var "ctrl2", 31 0;
v0x14a726420_0 .var "ctrl3", 31 0;
v0x14a725c10_0 .net "data_in", 31 0, v0x14a775e70_0;  alias, 1 drivers
v0x14a7271d0_0 .var "data_out", 31 0;
v0x14a725900_0 .net "reset", 0 0, L_0x14a7764c0;  alias, 1 drivers
v0x14a718b50_0 .net "status0", 31 0, L_0x14a7781d0;  1 drivers
v0x14a71d1f0_0 .net "status1", 31 0, v0x14a730a40_0;  alias, 1 drivers
v0x14a71ca90_0 .net "status2", 31 0, v0x14a7266b0_0;  alias, 1 drivers
v0x14a717f80_0 .net "status3", 31 0, v0x14a726420_0;  alias, 1 drivers
v0x14a719b50_0 .net "wr_en", 0 0, L_0x14a777030;  alias, 1 drivers
E_0x14a731f50/0 .event anyedge, v0x14a731cd0_0, v0x14a718b50_0, v0x14a730a40_0, v0x14a7266b0_0;
E_0x14a731f50/1 .event anyedge, v0x14a726420_0;
E_0x14a731f50 .event/or E_0x14a731f50/0, E_0x14a731f50/1;
E_0x14a731c90 .event posedge, v0x14a7311b0_0;
S_0x14a7187b0 .scope module, "img_dffram" "dffram" 4 153, 7 1 0, S_0x14a6a0710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x14a70c0a0 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000000110>;
P_0x14a70c0e0 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000011000>;
v0x14a732c80_0 .net "adr_r", 5 0, v0x14a6ef200_0;  alias, 1 drivers
v0x14a6b7230_0 .net "adr_w", 5 0, L_0x14a779bf0;  1 drivers
v0x14a6b72c0_0 .net "clk", 0 0, L_0x14a776450;  alias, 1 drivers
v0x14a69c500_0 .net "dat_i", 23 0, L_0x14a779ab0;  1 drivers
v0x14a69c590_0 .var "dat_o", 23 0;
v0x14a732990_0 .var "dat_o2", 23 0;
v0x14a732a20 .array "r", 63 0, 23 0;
v0x14a717c60_0 .net "we", 0 0, L_0x14a7775d0;  alias, 1 drivers
S_0x14a71cc80 .scope module, "kerns_dffram" "dffram" 4 169, 7 1 0, S_0x14a6a0710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x14a718be0 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000000110>;
P_0x14a718c20 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000011000>;
v0x14a6e18f0_0 .net "adr_r", 5 0, v0x14a6d75e0_0;  alias, 1 drivers
v0x14a717cf0_0 .net "adr_w", 5 0, L_0x14a779b50;  1 drivers
v0x14a6eff30_0 .net "clk", 0 0, L_0x14a776450;  alias, 1 drivers
v0x14a6effc0_0 .net "dat_i", 23 0, L_0x14a779c90;  1 drivers
v0x14a6eeb60_0 .var "dat_o", 23 0;
v0x14a6eebf0_0 .var "dat_o2", 23 0;
v0x14a6ee4c0 .array "r", 63 0, 23 0;
v0x14a6ee550_0 .net "we", 0 0, L_0x14a777b10;  alias, 1 drivers
S_0x14a71be70 .scope module, "ren_conv_inst" "ren_conv" 4 123, 8 4 0, S_0x14a6a0710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 6 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 6 "result_cols";
    .port_info 10 /INPUT 4 "shift";
    .port_info 11 /INPUT 1 "en_max_pool";
    .port_info 12 /INPUT 3 "mask";
    .port_info 13 /INPUT 24 "img_data";
    .port_info 14 /INPUT 24 "kern_data";
    .port_info 15 /OUTPUT 6 "kern_addr";
    .port_info 16 /OUTPUT 6 "img_addr";
    .port_info 17 /OUTPUT 6 "result_addr";
    .port_info 18 /OUTPUT 20 "result_data";
    .port_info 19 /OUTPUT 1 "result_valid";
    .port_info 20 /OUTPUT 1 "accum_ovrflow";
P_0x14a73cc60 .param/l "COL_WIDTH" 0 8 7, +C4<00000000000000000000000000001000>;
P_0x14a73cca0 .param/l "IMG_ADDR_WIDTH" 0 8 9, +C4<00000000000000000000000000000110>;
P_0x14a73cce0 .param/l "IMG_DWIDTH" 0 8 12, +C4<00000000000000000000000000011000>;
P_0x14a73cd20 .param/l "KERN_CNT_WIDTH" 0 8 8, +C4<00000000000000000000000000000011>;
P_0x14a73cd60 .param/l "KERN_COL_WIDTH" 0 8 6, +C4<00000000000000000000000000000011>;
P_0x14a73cda0 .param/l "KERN_DWIDTH" 0 8 13, +C4<00000000000000000000000000011000>;
P_0x14a73cde0 .param/l "RESULT_DWIDTH" 0 8 14, +C4<00000000000000000000000000010100>;
P_0x14a73ce20 .param/l "RSLT_ADDR_WIDTH" 0 8 10, +C4<00000000000000000000000000000110>;
P_0x14a73ce60 .param/l "SHFT_WIDTH" 0 8 11, +C4<00000000000000000000000000000100>;
v0x14a6c8bd0_0 .net "accum_ovrflow", 0 0, v0x14a715720_0;  alias, 1 drivers
v0x14a6c92c0_0 .net "clk", 0 0, L_0x14a776450;  alias, 1 drivers
v0x14a6c9350_0 .net "clr_col_cnt", 0 0, v0x14a70d670_0;  1 drivers
v0x14a6bbad0_0 .net "clr_k_col_cnt", 0 0, v0x14a71a880_0;  1 drivers
v0x14a6bbb60_0 .net "cols", 7 0, L_0x14a778650;  alias, 1 drivers
v0x14a6bb770_0 .net "done", 0 0, v0x14a71a910_0;  alias, 1 drivers
v0x14a6bb800_0 .net "en_max_pool", 0 0, L_0x14a778d40;  alias, 1 drivers
v0x14a6c70c0_0 .net "img_addr", 5 0, v0x14a6ef200_0;  alias, 1 drivers
v0x14a6c7150_0 .net "img_data", 23 0, v0x14a732990_0;  alias, 1 drivers
v0x14a6c6380_0 .net "kern_addr", 5 0, v0x14a6d75e0_0;  alias, 1 drivers
v0x14a6c6410_0 .net "kern_addr_mode", 0 0, L_0x14a778bc0;  alias, 1 drivers
v0x14a6a0da0_0 .net "kern_cols", 2 0, L_0x14a778530;  alias, 1 drivers
v0x14a6a0e30_0 .net "kern_data", 23 0, v0x14a6eebf0_0;  alias, 1 drivers
v0x14a6a1520_0 .net "kerns", 2 0, L_0x14a7787f0;  alias, 1 drivers
v0x14a6a15b0_0 .net "mask", 2 0, L_0x14a778de0;  alias, 1 drivers
v0x14a693d30_0 .net "reset", 0 0, L_0x14a7796f0;  1 drivers
v0x14a693dc0_0 .net "result_addr", 5 0, v0x14a6c89c0_0;  alias, 1 drivers
v0x14a693ad0_0 .net "result_cols", 5 0, L_0x14a779a10;  1 drivers
v0x14a691a10_0 .net "result_data", 19 0, v0x14a71c2f0_0;  alias, 1 drivers
v0x14a691aa0_0 .net "result_valid", 0 0, v0x14a672440_0;  alias, 1 drivers
v0x14a69f320_0 .net "shift", 3 0, L_0x14a778aa0;  alias, 1 drivers
v0x14a69f3b0_0 .net "start", 0 0, L_0x14a778370;  alias, 1 drivers
v0x14a69e5e0_0 .net "stride", 5 0, L_0x14a7798e0;  1 drivers
S_0x14a71a3f0 .scope module, "agu_inst" "agu" 8 59, 9 3 0, S_0x14a71be70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "en_result_addr";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 6 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 6 "result_cols";
    .port_info 10 /OUTPUT 6 "kern_addr";
    .port_info 11 /OUTPUT 6 "img_addr";
    .port_info 12 /OUTPUT 6 "result_addr";
    .port_info 13 /OUTPUT 1 "clr_k_col_cnt";
    .port_info 14 /OUTPUT 1 "clr_col_cnt";
    .port_info 15 /OUTPUT 1 "done";
P_0x14a6c6820 .param/l "COL_WIDTH" 0 9 6, +C4<00000000000000000000000000001000>;
P_0x14a6c6860 .param/l "IMG_ADDR_WIDTH" 0 9 8, +C4<00000000000000000000000000000110>;
P_0x14a6c68a0 .param/l "KERN_CNT_WIDTH" 0 9 7, +C4<00000000000000000000000000000011>;
P_0x14a6c68e0 .param/l "KERN_COL_WIDTH" 0 9 5, +C4<00000000000000000000000000000011>;
P_0x14a6c6920 .param/l "RSLT_ADDR_WIDTH" 0 9 9, +C4<00000000000000000000000000000110>;
v0x14a70d5e0_0 .net "clk", 0 0, L_0x14a776450;  alias, 1 drivers
v0x14a70d670_0 .var "clr_col_cnt", 0 0;
v0x14a71bc50_0 .var "clr_img_addr", 0 0;
v0x14a71bce0_0 .var "clr_img_st", 0 0;
v0x14a71a880_0 .var "clr_k_col_cnt", 0 0;
v0x14a71a1e0_0 .var "clr_kerns_cnt", 0 0;
v0x14a71a270_0 .net "clr_kerns_cnt_d", 7 0, v0x14a733830_0;  1 drivers
v0x14a70bb40_0 .var "clr_result_addr", 0 0;
v0x14a70bbd0_0 .var "col_cnt", 7 0;
v0x14a6ff270_0 .net "cols", 7 0, L_0x14a778650;  alias, 1 drivers
v0x14a71a910_0 .var "done", 0 0;
v0x14a654be0_0 .var "en_col_cnt", 0 0;
v0x14a654c70_0 .var "en_img_addr", 0 0;
v0x14a6f1b30_0 .var "en_img_st", 0 0;
v0x14a6f1bc0_0 .var "en_k_col_cnt", 0 0;
v0x14a6f05d0_0 .var "en_kerns_cnt", 0 0;
v0x14a6f0660_0 .net "en_result_addr", 0 0, v0x14a672440_0;  alias, 1 drivers
v0x14a6ef200_0 .var "img_addr", 5 0;
v0x14a6ef290_0 .var "img_st", 5 0;
v0x14a6d7550_0 .var "k_col_cnt", 2 0;
v0x14a6d75e0_0 .var "kern_addr", 5 0;
v0x14a63cbd0_0 .net "kern_addr_mode", 0 0, L_0x14a778bc0;  alias, 1 drivers
v0x14a63cc60_0 .net "kern_cols", 2 0, L_0x14a778530;  alias, 1 drivers
v0x14a6c9e90_0 .net "kerns", 2 0, L_0x14a7787f0;  alias, 1 drivers
v0x14a6c9f20_0 .var "kerns_cnt", 2 0;
v0x14a6c8930_0 .net "reset", 0 0, L_0x14a7796f0;  alias, 1 drivers
v0x14a6c89c0_0 .var "result_addr", 5 0;
v0x14a6c7c00_0 .net "result_cols", 5 0, L_0x14a779a10;  alias, 1 drivers
v0x14a6c7c90_0 .net "start", 0 0, L_0x14a778370;  alias, 1 drivers
v0x14a6c7560_0 .var "start_d", 0 0;
v0x14a6c75f0_0 .var "start_pedge", 0 0;
v0x14a6af7b0_0 .net "stride", 5 0, L_0x14a7798e0;  alias, 1 drivers
E_0x14a6b8100 .event anyedge, v0x14a6c89c0_0, v0x14a6c7c00_0, v0x14a6f0660_0;
E_0x14a6a04f0 .event anyedge, v0x14a6ebf40_0, v0x14a6c7560_0;
E_0x14a6a0530 .event anyedge, v0x14a709fa0_0, v0x14a6c9f20_0, v0x14a6d7550_0;
E_0x14a6a0590 .event anyedge, v0x14a6ebf40_0;
E_0x14a6a05d0 .event anyedge, v0x14a71a880_0;
E_0x14a69f150 .event anyedge, v0x14a70d670_0;
E_0x14a69f190 .event anyedge, v0x14a6c9f20_0, v0x14a708da0_0, v0x14a6f05d0_0;
E_0x14a69f210 .event anyedge, v0x14a70bbd0_0, v0x14a717660_0, v0x14a654be0_0;
E_0x14a69ea80 .event anyedge, v0x14a6d7550_0, v0x14a709240_0, v0x14a6ebf40_0;
S_0x14a719660 .scope module, "ser_shift_done" "serial_shift" 9 126, 10 1 0, S_0x14a71a3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x14a69f1d0 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000001000>;
v0x14a7337a0_0 .net "clk", 0 0, L_0x14a776450;  alias, 1 drivers
v0x14a733830_0 .var "par_out", 7 0;
v0x14a71e0b0_0 .net "reset", 0 0, L_0x14a7796f0;  alias, 1 drivers
v0x14a71e140_0 .net "ser_in", 0 0, v0x14a71a1e0_0;  1 drivers
S_0x14a6f16a0 .scope module, "datapath_inst" "datapath" 8 87, 11 6 0, S_0x14a71be70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4 "shift";
    .port_info 4 /INPUT 1 "en_max_pool";
    .port_info 5 /INPUT 3 "mask";
    .port_info 6 /INPUT 24 "img_data";
    .port_info 7 /INPUT 24 "kern_data";
    .port_info 8 /OUTPUT 20 "result_data";
    .port_info 9 /OUTPUT 1 "result_valid";
    .port_info 10 /INPUT 1 "clr_k_col_cnt";
    .port_info 11 /INPUT 1 "clr_col_cnt";
    .port_info 12 /OUTPUT 1 "accum_ovrflow";
P_0x14a63e9c0 .param/l "CLR_DLY" 1 11 168, +C4<00000000000000000000000000000010>;
P_0x14a63ea00 .param/l "CLR_DLY_WIDTH" 1 11 169, +C4<00000000000000000000000000000011>;
P_0x14a63ea40 .param/l "DLY_WIDTH" 1 11 152, +C4<00000000000000000000000000010000>;
P_0x14a63ea80 .param/l "IMG_DWIDTH" 0 11 8, +C4<00000000000000000000000000011000>;
P_0x14a63eac0 .param/l "KERN_DWIDTH" 0 11 9, +C4<00000000000000000000000000011000>;
P_0x14a63eb00 .param/l "RESULT_DWIDTH" 0 11 10, +C4<00000000000000000000000000010100>;
P_0x14a63eb40 .param/l "SHFT_WIDTH" 0 11 11, +C4<00000000000000000000000000000100>;
L_0x14a779570 .functor OR 1, L_0x14a7796f0, L_0x14a7794d0, C4<0>, C4<0>;
L_0x14a779680 .functor AND 1, v0x14a70ecb0_0, L_0x14a7795e0, C4<1>, C4<1>;
v0x14a69ccc0_0 .net *"_ivl_13", 0 0, L_0x14a7794d0;  1 drivers
v0x14a715680_0 .net *"_ivl_17", 0 0, L_0x14a7795e0;  1 drivers
v0x14a715720_0 .var "accum_ovrflow", 0 0;
v0x14a713de0_0 .net "clk", 0 0, L_0x14a776450;  alias, 1 drivers
v0x14a713e70_0 .net "clr_col_cnt", 0 0, v0x14a70d670_0;  alias, 1 drivers
v0x14a712590_0 .net "clr_col_cnt_d", 7 0, v0x14a6bb2f0_0;  1 drivers
v0x14a710c40_0 .net "clr_k_col_cnt", 0 0, v0x14a71a880_0;  alias, 1 drivers
v0x14a710cd0_0 .net "clr_k_col_cnt_d", 2 0, v0x14a6c4a40_0;  1 drivers
v0x14a70ecb0_0 .var "clr_mult_accum", 0 0;
v0x14a72b5d0_0 .net "en_max_pool", 0 0, L_0x14a778d40;  alias, 1 drivers
v0x14a72b660_0 .net "img_data", 23 0, v0x14a732990_0;  alias, 1 drivers
v0x14a718370_0 .net "kern_data", 23 0, v0x14a6eebf0_0;  alias, 1 drivers
v0x14a718400_0 .net "mask", 2 0, L_0x14a778de0;  alias, 1 drivers
v0x14a6a0070_0 .var "mult_accum", 19 0;
v0x14a6a0100_0 .var "mult_accum_mux", 20 0;
v0x14a69f9d0_0 .var "mult_accum_r", 20 0;
v0x14a69fa60_0 .net "mult_out0", 15 0, v0x14a6e6880_0;  1 drivers
v0x14a70ed40_0 .var "mult_out0_r", 15 0;
v0x14a71b7d0_0 .net "mult_out1", 15 0, v0x14a65a3a0_0;  1 drivers
v0x14a71b860_0 .var "mult_out1_r", 15 0;
v0x14a71b130_0 .net "mult_out2", 15 0, v0x14a6c0490_0;  1 drivers
v0x14a71b1c0_0 .var "mult_out2_r", 15 0;
v0x14a6e3770_0 .net "reset", 0 0, L_0x14a7796f0;  alias, 1 drivers
v0x14a6e3800_0 .net "result_data", 19 0, v0x14a71c2f0_0;  alias, 1 drivers
v0x14a6e3410_0 .net "result_valid", 0 0, v0x14a672440_0;  alias, 1 drivers
v0x14a6e34a0_0 .net "shift", 3 0, L_0x14a778aa0;  alias, 1 drivers
v0x14a6ee020_0 .net "shift_out", 19 0, v0x14a62a450_0;  1 drivers
v0x14a6ee0b0_0 .net "start", 0 0, L_0x14a778370;  alias, 1 drivers
v0x14a6c8b40_0 .net "start_d", 15 0, v0x14a696e40_0;  1 drivers
E_0x14a6a21f0 .event anyedge, v0x14a6c4a40_0, v0x14a696e40_0;
E_0x14a6a0c00 .event anyedge, v0x14a69f9d0_0;
E_0x14a6a0c40 .event anyedge, v0x14a70ecb0_0, v0x14a69f9d0_0;
L_0x14a779010 .part v0x14a732990_0, 0, 8;
L_0x14a779130 .part v0x14a6eebf0_0, 0, 8;
L_0x14a779250 .part v0x14a732990_0, 8, 8;
L_0x14a7792f0 .part v0x14a6eebf0_0, 8, 8;
L_0x14a779390 .part v0x14a732990_0, 16, 8;
L_0x14a779430 .part v0x14a6eebf0_0, 16, 8;
L_0x14a7794d0 .part v0x14a6bb2f0_0, 3, 1;
L_0x14a7795e0 .part v0x14a696e40_0, 2, 1;
S_0x14a6efab0 .scope module, "max_pool_inst" "max_pool" 11 141, 12 1 0, S_0x14a6f16a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en_maxpool";
    .port_info 3 /INPUT 20 "data_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /OUTPUT 20 "data_out";
    .port_info 6 /OUTPUT 1 "valid_out";
P_0x14a6a0ca0 .param/l "DWIDTH" 0 12 3, +C4<00000000000000000000000000010100>;
v0x14a71d850_0 .net "clk", 0 0, L_0x14a776450;  alias, 1 drivers
v0x14a71d8e0_0 .net "data_in", 19 0, v0x14a62a450_0;  alias, 1 drivers
v0x14a71c2f0_0 .var "data_out", 19 0;
v0x14a71c380_0 .var "data_r", 19 0;
v0x14a71b5c0_0 .net "en_maxpool", 0 0, L_0x14a778d40;  alias, 1 drivers
v0x14a71b650_0 .var "max_pool_out", 19 0;
v0x14a71af20_0 .var "max_pool_valid", 0 0;
v0x14a71afb0_0 .net "reset", 0 0, L_0x14a779570;  1 drivers
v0x14a691550_0 .var "toggle", 0 0;
v0x14a6723b0_0 .net "valid_in", 0 0, L_0x14a779680;  1 drivers
v0x14a672440_0 .var "valid_out", 0 0;
E_0x14a69f8c0 .event anyedge, v0x14a691550_0, v0x14a6723b0_0;
E_0x14a72afc0 .event anyedge, v0x14a71c380_0, v0x14a71d8e0_0;
S_0x14a6ef410 .scope module, "mult_inst0" "mult" 11 58, 13 1 0, S_0x14a6f16a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x14a6e9950 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x14a6e9990 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x14a6e8130_0 .net/s "a", 7 0, L_0x14a779010;  1 drivers
v0x14a6e67f0_0 .net/s "b", 7 0, L_0x14a779130;  1 drivers
v0x14a6e6880_0 .var/s "out", 15 0;
E_0x14a6e80f0 .event anyedge, v0x14a6e8130_0, v0x14a6e67f0_0;
S_0x14a6c6a30 .scope module, "mult_inst1" "mult" 11 70, 13 1 0, S_0x14a6f16a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x14a6e4f70 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x14a6e4fb0 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x14a6ff8b0_0 .net/s "a", 7 0, L_0x14a779250;  1 drivers
v0x14a6ff940_0 .net/s "b", 7 0, L_0x14a7792f0;  1 drivers
v0x14a65a3a0_0 .var/s "out", 15 0;
E_0x14a6e30a0 .event anyedge, v0x14a6ff8b0_0, v0x14a6ff940_0;
S_0x14a6c9a00 .scope module, "mult_inst2" "mult" 11 82, 13 1 0, S_0x14a6f16a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x14a65a480 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x14a65a4c0 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x14a6c1d10_0 .net/s "a", 7 0, L_0x14a779390;  1 drivers
v0x14a6c0400_0 .net/s "b", 7 0, L_0x14a779430;  1 drivers
v0x14a6c0490_0 .var/s "out", 15 0;
E_0x14a6ec770 .event anyedge, v0x14a6c1d10_0, v0x14a6c0400_0;
S_0x14a6c7e10 .scope module, "ser_shift_clr_col" "serial_shift" 11 192, 10 1 0, S_0x14a6f16a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x14a6beb90 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000001000>;
v0x14a6bd2e0_0 .net "clk", 0 0, L_0x14a776450;  alias, 1 drivers
v0x14a6bb2f0_0 .var "par_out", 7 0;
v0x14a6bb380_0 .net "reset", 0 0, L_0x14a7796f0;  alias, 1 drivers
v0x14a6d7c10_0 .net "ser_in", 0 0, v0x14a70d670_0;  alias, 1 drivers
S_0x14a6c7770 .scope module, "ser_shift_clr_k_col" "serial_shift" 11 176, 10 1 0, S_0x14a6f16a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 3 "par_out";
P_0x14a6d7ca0 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000000011>;
v0x14a6c49b0_0 .net "clk", 0 0, L_0x14a776450;  alias, 1 drivers
v0x14a6c4a40_0 .var "par_out", 2 0;
v0x14a698660_0 .net "reset", 0 0, L_0x14a7796f0;  alias, 1 drivers
v0x14a6986f0_0 .net "ser_in", 0 0, v0x14a71a880_0;  alias, 1 drivers
S_0x14a69ec90 .scope module, "ser_shift_start" "serial_shift" 11 159, 10 1 0, S_0x14a6f16a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 16 "par_out";
P_0x14a69a010 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000010000>;
v0x14a696db0_0 .net "clk", 0 0, L_0x14a776450;  alias, 1 drivers
v0x14a696e40_0 .var "par_out", 15 0;
v0x14a6954e0_0 .net "reset", 0 0, L_0x14a7796f0;  alias, 1 drivers
v0x14a695570_0 .net "ser_in", 0 0, L_0x14a778370;  alias, 1 drivers
S_0x14a6a1c60 .scope module, "shifter_inst" "shifter" 11 129, 14 1 0, S_0x14a6f16a0;
 .timescale 0 0;
    .port_info 0 /INPUT 20 "in";
    .port_info 1 /INPUT 4 "shift";
    .port_info 2 /OUTPUT 20 "out";
P_0x14a6935a0 .param/l "IN_WIDTH" 0 14 3, +C4<00000000000000000000000000010100>;
P_0x14a6935e0 .param/l "OUT_WIDTH" 0 14 5, +C4<00000000000000000000000000010100>;
P_0x14a693620 .param/l "SHFT_WIDTH" 0 14 4, +C4<00000000000000000000000000000100>;
v0x14a62a3c0_0 .net "in", 19 0, v0x14a6a0070_0;  1 drivers
v0x14a62a450_0 .var "out", 19 0;
v0x14a69cc20_0 .net "shift", 3 0, L_0x14a778aa0;  alias, 1 drivers
E_0x14a62a380 .event anyedge, v0x14a6aac80_0, v0x14a62a3c0_0;
S_0x14a71c500 .scope module, "results_dffram" "dffram" 4 185, 7 1 0, S_0x14a6a0710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 20 "dat_o";
    .port_info 3 /OUTPUT 20 "dat_o2";
    .port_info 4 /INPUT 20 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x14a6c82f0 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000000110>;
P_0x14a6c8330 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000010100>;
v0x14a70f130_0 .net "adr_r", 5 0, L_0x14a779e70;  1 drivers
v0x14a70f1c0_0 .net "adr_w", 5 0, v0x14a6c89c0_0;  alias, 1 drivers
v0x14a719d40_0 .net "clk", 0 0, L_0x14a776450;  alias, 1 drivers
v0x14a719dd0_0 .net "dat_i", 19 0, v0x14a71c2f0_0;  alias, 1 drivers
v0x14a6f07e0_0 .var "dat_o", 19 0;
v0x14a6f0870_0 .var "dat_o2", 19 0;
v0x14a6eed60 .array "r", 63 0, 19 0;
v0x14a6eedf0_0 .net "we", 0 0, L_0x14a774190;  1 drivers
S_0x14a73f230 .scope module, "ren_conv_top_inst_1" "ren_conv_top" 3 93, 4 6 0, S_0x14a69d050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wb_clk_i";
    .port_info 1 /INPUT 1 "wb_rst_i";
    .port_info 2 /INPUT 1 "wbs_stb_i";
    .port_info 3 /INPUT 1 "wbs_cyc_i";
    .port_info 4 /INPUT 1 "wbs_we_i";
    .port_info 5 /INPUT 4 "wbs_sel_i";
    .port_info 6 /INPUT 32 "wbs_dat_i";
    .port_info 7 /INPUT 32 "wbs_adr_i";
    .port_info 8 /OUTPUT 1 "wbs_ack_o";
    .port_info 9 /OUTPUT 32 "wbs_dat_o";
P_0x14a73f3a0 .param/l "COL_WIDTH" 0 4 12, +C4<00000000000000000000000000001000>;
P_0x14a73f3e0 .param/l "IMG_ADDR_WIDTH" 0 4 14, +C4<00000000000000000000000000000110>;
P_0x14a73f420 .param/l "KERN_CNT_WIDTH" 0 4 13, +C4<00000000000000000000000000000011>;
P_0x14a73f460 .param/l "KERN_COL_WIDTH" 0 4 11, +C4<00000000000000000000000000000011>;
P_0x14a73f4a0 .param/l "MY_ADDR" 0 4 8, C4<000000000000000000000000000110001>;
P_0x14a73f4e0 .param/l "MY_ADDR_LSB" 0 4 10, +C4<00000000000000000000000000011000>;
P_0x14a73f520 .param/l "MY_ADDR_MSB" 0 4 9, +C4<00000000000000000000000000100000>;
P_0x14a73f560 .param/l "RSLT_ADDR_WIDTH" 0 4 15, +C4<00000000000000000000000000000110>;
L_0x14a779860 .functor BUFZ 1, v0x14a775b80_0, C4<0>, C4<0>, C4<0>;
L_0x14a779fd0 .functor BUFZ 1, v0x14a775c10_0, C4<0>, C4<0>, C4<0>;
L_0x14a77a300 .functor AND 1, L_0x14a77a1c0, v0x14a775de0_0, C4<1>, C4<1>;
L_0x14a77a3d0 .functor AND 1, L_0x14a77a300, v0x14a776020_0, C4<1>, C4<1>;
L_0x14a77a4c0 .functor BUFZ 32, v0x14a74f720_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14a77aa80 .functor AND 1, L_0x14a77a960, L_0x14a77a3d0, C4<1>, C4<1>;
L_0x14a77abb0 .functor AND 1, L_0x14a77aa80, v0x14a7760b0_0, C4<1>, C4<1>;
L_0x14a77afd0 .functor AND 1, L_0x14a77ae60, L_0x14a77a3d0, C4<1>, C4<1>;
L_0x14a77b090 .functor AND 1, L_0x14a77afd0, v0x14a7760b0_0, C4<1>, C4<1>;
L_0x14a77b500 .functor AND 1, L_0x14a77b460, L_0x14a77a3d0, C4<1>, C4<1>;
L_0x14a77b650 .functor AND 1, L_0x14a77b500, v0x14a7760b0_0, C4<1>, C4<1>;
L_0x14a77b760 .functor AND 1, L_0x14a77b8d0, L_0x14a77a3d0, C4<1>, C4<1>;
L_0x14a77bb20 .functor AND 1, L_0x14a77b760, v0x14a7760b0_0, C4<1>, C4<1>;
L_0x14a77d1b0 .functor OR 1, L_0x14a779fd0, L_0x14a77bed0, C4<0>, C4<0>;
L_0x14a77bab0 .functor NOT 1, v0x14a7454f0_0, C4<0>, C4<0>, C4<0>;
L_0x14a77b9f0 .functor AND 1, v0x14a7478a0_0, L_0x14a77bab0, C4<1>, C4<1>;
L_0x140040328 .functor BUFT 1, C4<000000000000000000000000000110001>, C4<0>, C4<0>, C4<0>;
v0x14a74d6c0_0 .net/2u *"_ivl_10", 32 0, L_0x140040328;  1 drivers
v0x14a74d760_0 .net *"_ivl_12", 0 0, L_0x14a77a1c0;  1 drivers
v0x14a74d800_0 .net *"_ivl_14", 0 0, L_0x14a77a300;  1 drivers
v0x14a74d890_0 .net *"_ivl_23", 1 0, L_0x14a77a610;  1 drivers
v0x14a74d930_0 .net *"_ivl_24", 31 0, L_0x14a777180;  1 drivers
L_0x140040370 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14a74da20_0 .net *"_ivl_27", 29 0, L_0x140040370;  1 drivers
L_0x1400403b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14a74dad0_0 .net/2u *"_ivl_28", 31 0, L_0x1400403b8;  1 drivers
v0x14a74db80_0 .net *"_ivl_30", 0 0, L_0x14a77a960;  1 drivers
v0x14a74dc20_0 .net *"_ivl_32", 0 0, L_0x14a77aa80;  1 drivers
v0x14a74dd30_0 .net *"_ivl_37", 1 0, L_0x14a77ac60;  1 drivers
v0x14a74dde0_0 .net *"_ivl_38", 31 0, L_0x14a77ad40;  1 drivers
L_0x140040400 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14a74de90_0 .net *"_ivl_41", 29 0, L_0x140040400;  1 drivers
L_0x140040448 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x14a74df40_0 .net/2u *"_ivl_42", 31 0, L_0x140040448;  1 drivers
v0x14a74dff0_0 .net *"_ivl_44", 0 0, L_0x14a77ae60;  1 drivers
v0x14a74e090_0 .net *"_ivl_46", 0 0, L_0x14a77afd0;  1 drivers
v0x14a74e140_0 .net *"_ivl_5", 7 0, L_0x14a77a040;  1 drivers
v0x14a74e1f0_0 .net *"_ivl_51", 1 0, L_0x14a77b140;  1 drivers
v0x14a74e380_0 .net *"_ivl_52", 31 0, L_0x14a77b1e0;  1 drivers
L_0x140040490 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14a74e410_0 .net *"_ivl_55", 29 0, L_0x140040490;  1 drivers
L_0x1400404d8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x14a74e4c0_0 .net/2u *"_ivl_56", 31 0, L_0x1400404d8;  1 drivers
v0x14a74e570_0 .net *"_ivl_58", 0 0, L_0x14a77b460;  1 drivers
v0x14a74e610_0 .net *"_ivl_6", 32 0, L_0x14a779d30;  1 drivers
v0x14a74e6c0_0 .net *"_ivl_60", 0 0, L_0x14a77b500;  1 drivers
v0x14a74e770_0 .net *"_ivl_65", 1 0, L_0x14a77b6c0;  1 drivers
v0x14a74e820_0 .net *"_ivl_66", 31 0, L_0x14a77b7d0;  1 drivers
L_0x140040520 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14a74e8d0_0 .net *"_ivl_69", 29 0, L_0x140040520;  1 drivers
L_0x140040568 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x14a74e980_0 .net/2u *"_ivl_70", 31 0, L_0x140040568;  1 drivers
v0x14a74ea30_0 .net *"_ivl_72", 0 0, L_0x14a77b8d0;  1 drivers
v0x14a74ead0_0 .net *"_ivl_74", 0 0, L_0x14a77b760;  1 drivers
L_0x1400402e0 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14a74eb80_0 .net *"_ivl_9", 24 0, L_0x1400402e0;  1 drivers
v0x14a74ec30_0 .net *"_ivl_94", 0 0, L_0x14a77bab0;  1 drivers
v0x14a74ece0_0 .net "accum_ovrflow", 0 0, v0x14a74a680_0;  1 drivers
v0x14a74ed70_0 .net "clk", 0 0, L_0x14a779860;  1 drivers
v0x14a74e280_0 .net "cols", 7 0, L_0x14a77c110;  1 drivers
v0x14a74f000_0 .net "data_out_regs", 31 0, v0x14a7408c0_0;  1 drivers
v0x14a74f090_0 .net "data_out_result", 19 0, v0x14a74d420_0;  1 drivers
v0x14a74f120_0 .net "done", 0 0, v0x14a7454f0_0;  1 drivers
v0x14a74f1b0_0 .net "en_max_pool", 0 0, L_0x14a77c800;  1 drivers
v0x14a74f240_0 .net "img_addr", 5 0, v0x14a745a00_0;  1 drivers
v0x14a74f2d0_0 .net "img_data", 23 0, v0x14a742710_0;  1 drivers
v0x14a74f370_0 .net "kern_addr", 5 0, v0x14a745be0_0;  1 drivers
v0x14a74f410_0 .net "kern_addr_mode", 0 0, L_0x14a77c680;  1 drivers
v0x14a74f4a0_0 .net "kern_cols", 2 0, L_0x14a77bff0;  1 drivers
v0x14a74f540_0 .net "kern_data", 23 0, v0x14a743100_0;  1 drivers
v0x14a74f5e0_0 .net "kerns", 2 0, L_0x14a77c2b0;  1 drivers
v0x14a74f680_0 .net "mask", 2 0, L_0x14a77c8a0;  1 drivers
v0x14a74f720_0 .var "rdata", 31 0;
v0x14a74f7d0_0 .var "ready", 0 0;
v0x14a74f870_0 .net "reset", 0 0, L_0x14a779fd0;  1 drivers
v0x14a74f900_0 .net "result_addr", 5 0, v0x14a745fa0_0;  1 drivers
v0x14a74f9a0_0 .net "result_cols", 7 0, L_0x14a77c470;  1 drivers
v0x14a74fa40_0 .net "result_data", 19 0, v0x14a747330_0;  1 drivers
v0x14a74fb50_0 .net "result_valid", 0 0, v0x14a7478a0_0;  1 drivers
v0x14a74fc60_0 .net "shift", 3 0, L_0x14a77c560;  1 drivers
v0x14a74fd70_0 .net "soft_reset", 0 0, L_0x14a77bed0;  1 drivers
v0x14a74fe00_0 .net "start", 0 0, L_0x14a77be30;  1 drivers
v0x14a74fe90_0 .net "stride", 7 0, L_0x14a77c3d0;  1 drivers
v0x14a74ff20_0 .net "valid", 0 0, L_0x14a77a3d0;  1 drivers
v0x14a74ffb0_0 .net "wb_clk_i", 0 0, v0x14a775b80_0;  alias, 1 drivers
v0x14a750040_0 .net "wb_rst_i", 0 0, v0x14a775c10_0;  alias, 1 drivers
v0x14a7500d0_0 .net "wbs_ack_o", 0 0, v0x14a74f7d0_0;  alias, 1 drivers
v0x14a750160_0 .net "wbs_adr_i", 31 0, v0x14a775d50_0;  alias, 1 drivers
v0x14a7501f0_0 .net "wbs_cyc_i", 0 0, v0x14a775de0_0;  alias, 1 drivers
v0x14a7502a0_0 .net "wbs_dat_i", 31 0, v0x14a775e70_0;  alias, 1 drivers
v0x14a750330_0 .net "wbs_dat_o", 31 0, L_0x14a77a4c0;  alias, 1 drivers
v0x14a74ee00_0 .net "wbs_sel_i", 3 0, v0x14a775f90_0;  alias, 1 drivers
v0x14a74eec0_0 .net "wbs_stb_i", 0 0, v0x14a776020_0;  alias, 1 drivers
v0x14a74ef70_0 .net "wbs_we_i", 0 0, v0x14a7760b0_0;  alias, 1 drivers
v0x14a7503e0_0 .net "we_img_ram", 0 0, L_0x14a77b090;  1 drivers
v0x14a750490_0 .net "we_kern_ram", 0 0, L_0x14a77b650;  1 drivers
v0x14a750540_0 .net "we_regs", 0 0, L_0x14a77abb0;  1 drivers
v0x14a750610_0 .net "we_res_ram", 0 0, L_0x14a77bb20;  1 drivers
L_0x14a77a040 .part v0x14a775d50_0, 24, 8;
L_0x14a779d30 .concat [ 8 25 0 0], L_0x14a77a040, L_0x1400402e0;
L_0x14a77a1c0 .cmp/eq 33, L_0x14a779d30, L_0x140040328;
L_0x14a77a610 .part v0x14a775d50_0, 8, 2;
L_0x14a777180 .concat [ 2 30 0 0], L_0x14a77a610, L_0x140040370;
L_0x14a77a960 .cmp/eq 32, L_0x14a777180, L_0x1400403b8;
L_0x14a77ac60 .part v0x14a775d50_0, 8, 2;
L_0x14a77ad40 .concat [ 2 30 0 0], L_0x14a77ac60, L_0x140040400;
L_0x14a77ae60 .cmp/eq 32, L_0x14a77ad40, L_0x140040448;
L_0x14a77b140 .part v0x14a775d50_0, 8, 2;
L_0x14a77b1e0 .concat [ 2 30 0 0], L_0x14a77b140, L_0x140040490;
L_0x14a77b460 .cmp/eq 32, L_0x14a77b1e0, L_0x1400404d8;
L_0x14a77b6c0 .part v0x14a775d50_0, 8, 2;
L_0x14a77b7d0 .concat [ 2 30 0 0], L_0x14a77b6c0, L_0x140040520;
L_0x14a77b8d0 .cmp/eq 32, L_0x14a77b7d0, L_0x140040568;
L_0x14a77ca30 .part v0x14a775d50_0, 2, 2;
L_0x14a77d3a0 .part L_0x14a77c3d0, 0, 6;
L_0x14a77d4d0 .part L_0x14a77c470, 0, 6;
L_0x14a77d570 .part v0x14a775e70_0, 0, 24;
L_0x14a77d810 .part v0x14a775d50_0, 2, 6;
L_0x14a77d8b0 .part v0x14a775e70_0, 0, 24;
L_0x14a77d950 .part v0x14a775d50_0, 2, 6;
L_0x14a77da80 .part v0x14a775d50_0, 2, 6;
S_0x14a73fa80 .scope module, "cfg_regs_inst" "regs" 4 91, 5 3 0, S_0x14a73f230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 1 "start";
    .port_info 7 /OUTPUT 1 "soft_reset";
    .port_info 8 /OUTPUT 3 "kern_cols";
    .port_info 9 /OUTPUT 8 "cols";
    .port_info 10 /OUTPUT 3 "kerns";
    .port_info 11 /OUTPUT 8 "stride";
    .port_info 12 /OUTPUT 1 "kern_addr_mode";
    .port_info 13 /OUTPUT 8 "result_cols";
    .port_info 14 /OUTPUT 4 "shift";
    .port_info 15 /OUTPUT 1 "en_max_pool";
    .port_info 16 /OUTPUT 3 "mask";
    .port_info 17 /INPUT 1 "done";
    .port_info 18 /INPUT 1 "accum_ovrflow";
P_0x14a73fc40 .param/l "DWIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0x14a740ee0_0 .net *"_ivl_6", 29 0, L_0x14a77bbb0;  1 drivers
v0x14a740fa0_0 .net "accum_ovrflow", 0 0, v0x14a74a680_0;  alias, 1 drivers
v0x14a741040_0 .net "addr", 1 0, L_0x14a77ca30;  1 drivers
v0x14a7410d0_0 .net "clk", 0 0, L_0x14a779860;  alias, 1 drivers
v0x14a741160_0 .net "cols", 7 0, L_0x14a77c110;  alias, 1 drivers
v0x14a741230_0 .net "data_in", 31 0, v0x14a775e70_0;  alias, 1 drivers
v0x14a741340_0 .net "data_out", 31 0, v0x14a7408c0_0;  alias, 1 drivers
v0x14a7413f0_0 .net "done", 0 0, v0x14a7454f0_0;  alias, 1 drivers
v0x14a741480_0 .net "en_max_pool", 0 0, L_0x14a77c800;  alias, 1 drivers
v0x14a741590_0 .net "kern_addr_mode", 0 0, L_0x14a77c680;  alias, 1 drivers
v0x14a741620_0 .net "kern_cols", 2 0, L_0x14a77bff0;  alias, 1 drivers
v0x14a7416b0_0 .net "kerns", 2 0, L_0x14a77c2b0;  alias, 1 drivers
v0x14a741750_0 .net "mask", 2 0, L_0x14a77c8a0;  alias, 1 drivers
v0x14a741800 .array "regs", 4 0;
v0x14a741800_0 .net v0x14a741800 0, 31 0, v0x14a740590_0; 1 drivers
v0x14a741800_1 .net v0x14a741800 1, 31 0, v0x14a740620_0; 1 drivers
v0x14a741800_2 .net v0x14a741800 2, 31 0, v0x14a7406b0_0; 1 drivers
v0x14a741800_3 .net v0x14a741800 3, 31 0, v0x14a740780_0; 1 drivers
o0x14000bfa0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x14a741800_4 .net v0x14a741800 4, 31 0, o0x14000bfa0; 0 drivers
v0x14a741970_0 .net "reset", 0 0, L_0x14a779fd0;  alias, 1 drivers
v0x14a741a00_0 .net "result_cols", 7 0, L_0x14a77c470;  alias, 1 drivers
v0x14a741a90_0 .net "shift", 3 0, L_0x14a77c560;  alias, 1 drivers
v0x14a741c20_0 .net "soft_reset", 0 0, L_0x14a77bed0;  alias, 1 drivers
v0x14a741cb0_0 .net "start", 0 0, L_0x14a77be30;  alias, 1 drivers
v0x14a741d50_0 .net "stride", 7 0, L_0x14a77c3d0;  alias, 1 drivers
v0x14a741e00_0 .net "wr_en", 0 0, L_0x14a77abb0;  alias, 1 drivers
L_0x14a77bbb0 .part v0x14a740590_0, 2, 30;
L_0x14a77bc90 .concat [ 1 1 30 0], v0x14a7454f0_0, v0x14a74a680_0, L_0x14a77bbb0;
L_0x14a77be30 .part v0x14a740590_0, 2, 1;
L_0x14a77bed0 .part v0x14a740590_0, 3, 1;
L_0x14a77bff0 .part v0x14a740620_0, 0, 3;
L_0x14a77c110 .part v0x14a740620_0, 8, 8;
L_0x14a77c2b0 .part v0x14a740620_0, 16, 3;
L_0x14a77c3d0 .part v0x14a740620_0, 24, 8;
L_0x14a77c470 .part v0x14a7406b0_0, 0, 8;
L_0x14a77c560 .part v0x14a7406b0_0, 8, 4;
L_0x14a77c680 .part v0x14a7406b0_0, 16, 1;
L_0x14a77c800 .part v0x14a7406b0_0, 17, 1;
L_0x14a77c8a0 .part v0x14a7406b0_0, 18, 3;
S_0x14a73ff50 .scope module, "ctrl_status_regs_4_inst" "ctrl_status_regs_4" 5 42, 6 15 0, S_0x14a73fa80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 32 "ctrl0";
    .port_info 7 /OUTPUT 32 "ctrl1";
    .port_info 8 /OUTPUT 32 "ctrl2";
    .port_info 9 /OUTPUT 32 "ctrl3";
    .port_info 10 /INPUT 32 "status0";
    .port_info 11 /INPUT 32 "status1";
    .port_info 12 /INPUT 32 "status2";
    .port_info 13 /INPUT 32 "status3";
P_0x14a740110 .param/l "DWIDTH" 0 6 17, +C4<00000000000000000000000000100000>;
v0x14a740430_0 .net "addr", 1 0, L_0x14a77ca30;  alias, 1 drivers
v0x14a7404f0_0 .net "clk", 0 0, L_0x14a779860;  alias, 1 drivers
v0x14a740590_0 .var "ctrl0", 31 0;
v0x14a740620_0 .var "ctrl1", 31 0;
v0x14a7406b0_0 .var "ctrl2", 31 0;
v0x14a740780_0 .var "ctrl3", 31 0;
v0x14a740820_0 .net "data_in", 31 0, v0x14a775e70_0;  alias, 1 drivers
v0x14a7408c0_0 .var "data_out", 31 0;
v0x14a740970_0 .net "reset", 0 0, L_0x14a779fd0;  alias, 1 drivers
v0x14a740a80_0 .net "status0", 31 0, L_0x14a77bc90;  1 drivers
v0x14a740b20_0 .net "status1", 31 0, v0x14a740620_0;  alias, 1 drivers
v0x14a740be0_0 .net "status2", 31 0, v0x14a7406b0_0;  alias, 1 drivers
v0x14a740c70_0 .net "status3", 31 0, v0x14a740780_0;  alias, 1 drivers
v0x14a740d00_0 .net "wr_en", 0 0, L_0x14a77abb0;  alias, 1 drivers
E_0x14a740370/0 .event anyedge, v0x14a740430_0, v0x14a740a80_0, v0x14a740620_0, v0x14a7406b0_0;
E_0x14a740370/1 .event anyedge, v0x14a740780_0;
E_0x14a740370 .event/or E_0x14a740370/0, E_0x14a740370/1;
E_0x14a7403e0 .event posedge, v0x14a7404f0_0;
S_0x14a741ff0 .scope module, "img_dffram" "dffram" 4 153, 7 1 0, S_0x14a73f230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x14a73fce0 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000000110>;
P_0x14a73fd20 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000011000>;
v0x14a7423d0_0 .net "adr_r", 5 0, v0x14a745a00_0;  alias, 1 drivers
v0x14a742480_0 .net "adr_w", 5 0, L_0x14a77d810;  1 drivers
v0x14a742520_0 .net "clk", 0 0, L_0x14a779860;  alias, 1 drivers
v0x14a7425b0_0 .net "dat_i", 23 0, L_0x14a77d570;  1 drivers
v0x14a742640_0 .var "dat_o", 23 0;
v0x14a742710_0 .var "dat_o2", 23 0;
v0x14a7427c0 .array "r", 63 0, 23 0;
v0x14a742860_0 .net "we", 0 0, L_0x14a77b090;  alias, 1 drivers
S_0x14a7429b0 .scope module, "kerns_dffram" "dffram" 4 169, 7 1 0, S_0x14a73f230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x14a742b70 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000000110>;
P_0x14a742bb0 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000011000>;
v0x14a742de0_0 .net "adr_r", 5 0, v0x14a745be0_0;  alias, 1 drivers
v0x14a742e90_0 .net "adr_w", 5 0, L_0x14a77d950;  1 drivers
v0x14a742f30_0 .net "clk", 0 0, L_0x14a779860;  alias, 1 drivers
v0x14a742fc0_0 .net "dat_i", 23 0, L_0x14a77d8b0;  1 drivers
v0x14a743050_0 .var "dat_o", 23 0;
v0x14a743100_0 .var "dat_o2", 23 0;
v0x14a7431b0 .array "r", 63 0, 23 0;
v0x14a743250_0 .net "we", 0 0, L_0x14a77b650;  alias, 1 drivers
S_0x14a7433a0 .scope module, "ren_conv_inst" "ren_conv" 4 123, 8 4 0, S_0x14a73f230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 6 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 6 "result_cols";
    .port_info 10 /INPUT 4 "shift";
    .port_info 11 /INPUT 1 "en_max_pool";
    .port_info 12 /INPUT 3 "mask";
    .port_info 13 /INPUT 24 "img_data";
    .port_info 14 /INPUT 24 "kern_data";
    .port_info 15 /OUTPUT 6 "kern_addr";
    .port_info 16 /OUTPUT 6 "img_addr";
    .port_info 17 /OUTPUT 6 "result_addr";
    .port_info 18 /OUTPUT 20 "result_data";
    .port_info 19 /OUTPUT 1 "result_valid";
    .port_info 20 /OUTPUT 1 "accum_ovrflow";
P_0x14a743560 .param/l "COL_WIDTH" 0 8 7, +C4<00000000000000000000000000001000>;
P_0x14a7435a0 .param/l "IMG_ADDR_WIDTH" 0 8 9, +C4<00000000000000000000000000000110>;
P_0x14a7435e0 .param/l "IMG_DWIDTH" 0 8 12, +C4<00000000000000000000000000011000>;
P_0x14a743620 .param/l "KERN_CNT_WIDTH" 0 8 8, +C4<00000000000000000000000000000011>;
P_0x14a743660 .param/l "KERN_COL_WIDTH" 0 8 6, +C4<00000000000000000000000000000011>;
P_0x14a7436a0 .param/l "KERN_DWIDTH" 0 8 13, +C4<00000000000000000000000000011000>;
P_0x14a7436e0 .param/l "RESULT_DWIDTH" 0 8 14, +C4<00000000000000000000000000010100>;
P_0x14a743720 .param/l "RSLT_ADDR_WIDTH" 0 8 10, +C4<00000000000000000000000000000110>;
P_0x14a743760 .param/l "SHFT_WIDTH" 0 8 11, +C4<00000000000000000000000000000100>;
v0x14a74bad0_0 .net "accum_ovrflow", 0 0, v0x14a74a680_0;  alias, 1 drivers
v0x14a74bbb0_0 .net "clk", 0 0, L_0x14a779860;  alias, 1 drivers
v0x14a74bc40_0 .net "clr_col_cnt", 0 0, v0x14a744e80_0;  1 drivers
v0x14a74bcd0_0 .net "clr_k_col_cnt", 0 0, v0x14a745050_0;  1 drivers
v0x14a74bd60_0 .net "cols", 7 0, L_0x14a77c110;  alias, 1 drivers
v0x14a74be30_0 .net "done", 0 0, v0x14a7454f0_0;  alias, 1 drivers
v0x14a74bf00_0 .net "en_max_pool", 0 0, L_0x14a77c800;  alias, 1 drivers
v0x14a74bf90_0 .net "img_addr", 5 0, v0x14a745a00_0;  alias, 1 drivers
v0x14a74c060_0 .net "img_data", 23 0, v0x14a742710_0;  alias, 1 drivers
v0x14a74c170_0 .net "kern_addr", 5 0, v0x14a745be0_0;  alias, 1 drivers
v0x14a74c240_0 .net "kern_addr_mode", 0 0, L_0x14a77c680;  alias, 1 drivers
v0x14a74c310_0 .net "kern_cols", 2 0, L_0x14a77bff0;  alias, 1 drivers
v0x14a74c3e0_0 .net "kern_data", 23 0, v0x14a743100_0;  alias, 1 drivers
v0x14a74c4b0_0 .net "kerns", 2 0, L_0x14a77c2b0;  alias, 1 drivers
v0x14a74c580_0 .net "mask", 2 0, L_0x14a77c8a0;  alias, 1 drivers
v0x14a74c610_0 .net "reset", 0 0, L_0x14a77d1b0;  1 drivers
v0x14a74c6a0_0 .net "result_addr", 5 0, v0x14a745fa0_0;  alias, 1 drivers
v0x14a74c830_0 .net "result_cols", 5 0, L_0x14a77d4d0;  1 drivers
v0x14a74c8c0_0 .net "result_data", 19 0, v0x14a747330_0;  alias, 1 drivers
v0x14a74c950_0 .net "result_valid", 0 0, v0x14a7478a0_0;  alias, 1 drivers
v0x14a74c9e0_0 .net "shift", 3 0, L_0x14a77c560;  alias, 1 drivers
v0x14a74ca70_0 .net "start", 0 0, L_0x14a77be30;  alias, 1 drivers
v0x14a74cb80_0 .net "stride", 5 0, L_0x14a77d3a0;  1 drivers
S_0x14a743dd0 .scope module, "agu_inst" "agu" 8 59, 9 3 0, S_0x14a7433a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "en_result_addr";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 6 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 6 "result_cols";
    .port_info 10 /OUTPUT 6 "kern_addr";
    .port_info 11 /OUTPUT 6 "img_addr";
    .port_info 12 /OUTPUT 6 "result_addr";
    .port_info 13 /OUTPUT 1 "clr_k_col_cnt";
    .port_info 14 /OUTPUT 1 "clr_col_cnt";
    .port_info 15 /OUTPUT 1 "done";
P_0x14a743fa0 .param/l "COL_WIDTH" 0 9 6, +C4<00000000000000000000000000001000>;
P_0x14a743fe0 .param/l "IMG_ADDR_WIDTH" 0 9 8, +C4<00000000000000000000000000000110>;
P_0x14a744020 .param/l "KERN_CNT_WIDTH" 0 9 7, +C4<00000000000000000000000000000011>;
P_0x14a744060 .param/l "KERN_COL_WIDTH" 0 9 5, +C4<00000000000000000000000000000011>;
P_0x14a7440a0 .param/l "RSLT_ADDR_WIDTH" 0 9 9, +C4<00000000000000000000000000000110>;
v0x14a744de0_0 .net "clk", 0 0, L_0x14a779860;  alias, 1 drivers
v0x14a744e80_0 .var "clr_col_cnt", 0 0;
v0x14a744f20_0 .var "clr_img_addr", 0 0;
v0x14a744fb0_0 .var "clr_img_st", 0 0;
v0x14a745050_0 .var "clr_k_col_cnt", 0 0;
v0x14a745130_0 .var "clr_kerns_cnt", 0 0;
v0x14a7451c0_0 .net "clr_kerns_cnt_d", 7 0, v0x14a744bc0_0;  1 drivers
v0x14a745270_0 .var "clr_result_addr", 0 0;
v0x14a745300_0 .var "col_cnt", 7 0;
v0x14a745430_0 .net "cols", 7 0, L_0x14a77c110;  alias, 1 drivers
v0x14a7454f0_0 .var "done", 0 0;
v0x14a745580_0 .var "en_col_cnt", 0 0;
v0x14a745610_0 .var "en_img_addr", 0 0;
v0x14a7456a0_0 .var "en_img_st", 0 0;
v0x14a745730_0 .var "en_k_col_cnt", 0 0;
v0x14a7457c0_0 .var "en_kerns_cnt", 0 0;
v0x14a745860_0 .net "en_result_addr", 0 0, v0x14a7478a0_0;  alias, 1 drivers
v0x14a745a00_0 .var "img_addr", 5 0;
v0x14a745ac0_0 .var "img_st", 5 0;
v0x14a745b50_0 .var "k_col_cnt", 2 0;
v0x14a745be0_0 .var "kern_addr", 5 0;
v0x14a745c70_0 .net "kern_addr_mode", 0 0, L_0x14a77c680;  alias, 1 drivers
v0x14a745d00_0 .net "kern_cols", 2 0, L_0x14a77bff0;  alias, 1 drivers
v0x14a745db0_0 .net "kerns", 2 0, L_0x14a77c2b0;  alias, 1 drivers
v0x14a745e60_0 .var "kerns_cnt", 2 0;
v0x14a745ef0_0 .net "reset", 0 0, L_0x14a77d1b0;  alias, 1 drivers
v0x14a745fa0_0 .var "result_addr", 5 0;
v0x14a746040_0 .net "result_cols", 5 0, L_0x14a77d4d0;  alias, 1 drivers
v0x14a7460f0_0 .net "start", 0 0, L_0x14a77be30;  alias, 1 drivers
v0x14a7461a0_0 .var "start_d", 0 0;
v0x14a746230_0 .var "start_pedge", 0 0;
v0x14a7462d0_0 .net "stride", 5 0, L_0x14a77d3a0;  alias, 1 drivers
E_0x14a744440 .event anyedge, v0x14a745fa0_0, v0x14a746040_0, v0x14a745860_0;
E_0x14a7444b0 .event anyedge, v0x14a741cb0_0, v0x14a7461a0_0;
E_0x14a744500 .event anyedge, v0x14a741590_0, v0x14a745e60_0, v0x14a745b50_0;
E_0x14a744580 .event anyedge, v0x14a741cb0_0;
E_0x14a7445c0 .event anyedge, v0x14a745050_0;
E_0x14a744640 .event anyedge, v0x14a744e80_0;
E_0x14a744690 .event anyedge, v0x14a745e60_0, v0x14a7416b0_0, v0x14a7457c0_0;
E_0x14a744710 .event anyedge, v0x14a745300_0, v0x14a741160_0, v0x14a745580_0;
E_0x14a744770 .event anyedge, v0x14a745b50_0, v0x14a741620_0, v0x14a741cb0_0;
S_0x14a744800 .scope module, "ser_shift_done" "serial_shift" 9 126, 10 1 0, S_0x14a743dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x14a7446d0 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000001000>;
v0x14a744b20_0 .net "clk", 0 0, L_0x14a779860;  alias, 1 drivers
v0x14a744bc0_0 .var "par_out", 7 0;
v0x14a744c60_0 .net "reset", 0 0, L_0x14a77d1b0;  alias, 1 drivers
v0x14a744cf0_0 .net "ser_in", 0 0, v0x14a745130_0;  1 drivers
S_0x14a746500 .scope module, "datapath_inst" "datapath" 8 87, 11 6 0, S_0x14a7433a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4 "shift";
    .port_info 4 /INPUT 1 "en_max_pool";
    .port_info 5 /INPUT 3 "mask";
    .port_info 6 /INPUT 24 "img_data";
    .port_info 7 /INPUT 24 "kern_data";
    .port_info 8 /OUTPUT 20 "result_data";
    .port_info 9 /OUTPUT 1 "result_valid";
    .port_info 10 /INPUT 1 "clr_k_col_cnt";
    .port_info 11 /INPUT 1 "clr_col_cnt";
    .port_info 12 /OUTPUT 1 "accum_ovrflow";
P_0x14a7466d0 .param/l "CLR_DLY" 1 11 168, +C4<00000000000000000000000000000010>;
P_0x14a746710 .param/l "CLR_DLY_WIDTH" 1 11 169, +C4<00000000000000000000000000000011>;
P_0x14a746750 .param/l "DLY_WIDTH" 1 11 152, +C4<00000000000000000000000000010000>;
P_0x14a746790 .param/l "IMG_DWIDTH" 0 11 8, +C4<00000000000000000000000000011000>;
P_0x14a7467d0 .param/l "KERN_DWIDTH" 0 11 9, +C4<00000000000000000000000000011000>;
P_0x14a746810 .param/l "RESULT_DWIDTH" 0 11 10, +C4<00000000000000000000000000010100>;
P_0x14a746850 .param/l "SHFT_WIDTH" 0 11 11, +C4<00000000000000000000000000000100>;
L_0x14a77d030 .functor OR 1, L_0x14a77d1b0, L_0x14a77cf90, C4<0>, C4<0>;
L_0x14a77d140 .functor AND 1, v0x14a74aae0_0, L_0x14a77d0a0, C4<1>, C4<1>;
v0x14a74a520_0 .net *"_ivl_13", 0 0, L_0x14a77cf90;  1 drivers
v0x14a74a5e0_0 .net *"_ivl_17", 0 0, L_0x14a77d0a0;  1 drivers
v0x14a74a680_0 .var "accum_ovrflow", 0 0;
v0x14a74a750_0 .net "clk", 0 0, L_0x14a779860;  alias, 1 drivers
v0x14a74a7e0_0 .net "clr_col_cnt", 0 0, v0x14a744e80_0;  alias, 1 drivers
v0x14a74a8f0_0 .net "clr_col_cnt_d", 7 0, v0x14a749030_0;  1 drivers
v0x14a74a980_0 .net "clr_k_col_cnt", 0 0, v0x14a745050_0;  alias, 1 drivers
v0x14a74aa50_0 .net "clr_k_col_cnt_d", 2 0, v0x14a749700_0;  1 drivers
v0x14a74aae0_0 .var "clr_mult_accum", 0 0;
v0x14a74abf0_0 .net "en_max_pool", 0 0, L_0x14a77c800;  alias, 1 drivers
v0x14a74ac80_0 .net "img_data", 23 0, v0x14a742710_0;  alias, 1 drivers
v0x14a74ad10_0 .net "kern_data", 23 0, v0x14a743100_0;  alias, 1 drivers
v0x14a74ada0_0 .net "mask", 2 0, L_0x14a77c8a0;  alias, 1 drivers
v0x14a74ae50_0 .var "mult_accum", 19 0;
v0x14a74af00_0 .var "mult_accum_mux", 20 0;
v0x14a74af90_0 .var "mult_accum_r", 20 0;
v0x14a74b040_0 .net "mult_out0", 15 0, v0x14a747f20_0;  1 drivers
v0x14a74b200_0 .var "mult_out0_r", 15 0;
v0x14a74b290_0 .net "mult_out1", 15 0, v0x14a748560_0;  1 drivers
v0x14a74b320_0 .var "mult_out1_r", 15 0;
v0x14a74b3b0_0 .net "mult_out2", 15 0, v0x14a748b90_0;  1 drivers
v0x14a74b440_0 .var "mult_out2_r", 15 0;
v0x14a74b4e0_0 .net "reset", 0 0, L_0x14a77d1b0;  alias, 1 drivers
v0x14a74b570_0 .net "result_data", 19 0, v0x14a747330_0;  alias, 1 drivers
v0x14a74b630_0 .net "result_valid", 0 0, v0x14a7478a0_0;  alias, 1 drivers
v0x14a74b700_0 .net "shift", 3 0, L_0x14a77c560;  alias, 1 drivers
v0x14a74b7d0_0 .net "shift_out", 19 0, v0x14a74a3e0_0;  1 drivers
v0x14a74b8a0_0 .net "start", 0 0, L_0x14a77be30;  alias, 1 drivers
v0x14a74b930_0 .net "start_d", 15 0, v0x14a749c30_0;  1 drivers
E_0x14a746ce0 .event anyedge, v0x14a749700_0, v0x14a749c30_0;
E_0x14a746d30 .event anyedge, v0x14a74af90_0;
E_0x14a746d80 .event anyedge, v0x14a74aae0_0, v0x14a74af90_0;
L_0x14a77cad0 .part v0x14a742710_0, 0, 8;
L_0x14a77cbf0 .part v0x14a743100_0, 0, 8;
L_0x14a77cd10 .part v0x14a742710_0, 8, 8;
L_0x14a77cdb0 .part v0x14a743100_0, 8, 8;
L_0x14a77ce50 .part v0x14a742710_0, 16, 8;
L_0x14a77cef0 .part v0x14a743100_0, 16, 8;
L_0x14a77cf90 .part v0x14a749030_0, 3, 1;
L_0x14a77d0a0 .part v0x14a749c30_0, 2, 1;
S_0x14a746de0 .scope module, "max_pool_inst" "max_pool" 11 141, 12 1 0, S_0x14a746500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en_maxpool";
    .port_info 3 /INPUT 20 "data_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /OUTPUT 20 "data_out";
    .port_info 6 /OUTPUT 1 "valid_out";
P_0x14a746f50 .param/l "DWIDTH" 0 12 3, +C4<00000000000000000000000000010100>;
v0x14a7471f0_0 .net "clk", 0 0, L_0x14a779860;  alias, 1 drivers
v0x14a747290_0 .net "data_in", 19 0, v0x14a74a3e0_0;  alias, 1 drivers
v0x14a747330_0 .var "data_out", 19 0;
v0x14a7473c0_0 .var "data_r", 19 0;
v0x14a747450_0 .net "en_maxpool", 0 0, L_0x14a77c800;  alias, 1 drivers
v0x14a747520_0 .var "max_pool_out", 19 0;
v0x14a7475b0_0 .var "max_pool_valid", 0 0;
v0x14a747640_0 .net "reset", 0 0, L_0x14a77d030;  1 drivers
v0x14a7476e0_0 .var "toggle", 0 0;
v0x14a747800_0 .net "valid_in", 0 0, L_0x14a77d140;  1 drivers
v0x14a7478a0_0 .var "valid_out", 0 0;
E_0x14a747140 .event anyedge, v0x14a7476e0_0, v0x14a747800_0;
E_0x14a7471a0 .event anyedge, v0x14a7473c0_0, v0x14a747290_0;
S_0x14a7479b0 .scope module, "mult_inst0" "mult" 11 58, 13 1 0, S_0x14a746500;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x14a747b80 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x14a747bc0 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x14a747dc0_0 .net/s "a", 7 0, L_0x14a77cad0;  1 drivers
v0x14a747e80_0 .net/s "b", 7 0, L_0x14a77cbf0;  1 drivers
v0x14a747f20_0 .var/s "out", 15 0;
E_0x14a747d70 .event anyedge, v0x14a747dc0_0, v0x14a747e80_0;
S_0x14a747fc0 .scope module, "mult_inst1" "mult" 11 70, 13 1 0, S_0x14a746500;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x14a748180 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x14a7481c0 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x14a748400_0 .net/s "a", 7 0, L_0x14a77cd10;  1 drivers
v0x14a7484c0_0 .net/s "b", 7 0, L_0x14a77cdb0;  1 drivers
v0x14a748560_0 .var/s "out", 15 0;
E_0x14a7483b0 .event anyedge, v0x14a748400_0, v0x14a7484c0_0;
S_0x14a748600 .scope module, "mult_inst2" "mult" 11 82, 13 1 0, S_0x14a746500;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x14a7487c0 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x14a748800 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x14a748a30_0 .net/s "a", 7 0, L_0x14a77ce50;  1 drivers
v0x14a748af0_0 .net/s "b", 7 0, L_0x14a77cef0;  1 drivers
v0x14a748b90_0 .var/s "out", 15 0;
E_0x14a7489d0 .event anyedge, v0x14a748a30_0, v0x14a748af0_0;
S_0x14a748c30 .scope module, "ser_shift_clr_col" "serial_shift" 11 192, 10 1 0, S_0x14a746500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x14a748e30 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000001000>;
v0x14a748f90_0 .net "clk", 0 0, L_0x14a779860;  alias, 1 drivers
v0x14a749030_0 .var "par_out", 7 0;
v0x14a7490d0_0 .net "reset", 0 0, L_0x14a77d1b0;  alias, 1 drivers
v0x14a749160_0 .net "ser_in", 0 0, v0x14a744e80_0;  alias, 1 drivers
S_0x14a749220 .scope module, "ser_shift_clr_k_col" "serial_shift" 11 176, 10 1 0, S_0x14a746500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 3 "par_out";
P_0x14a7493e0 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000000011>;
v0x14a749560_0 .net "clk", 0 0, L_0x14a779860;  alias, 1 drivers
v0x14a749700_0 .var "par_out", 2 0;
v0x14a749790_0 .net "reset", 0 0, L_0x14a77d1b0;  alias, 1 drivers
v0x14a749820_0 .net "ser_in", 0 0, v0x14a745050_0;  alias, 1 drivers
S_0x14a7498b0 .scope module, "ser_shift_start" "serial_shift" 11 159, 10 1 0, S_0x14a746500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 16 "par_out";
P_0x14a749a20 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000010000>;
v0x14a749ba0_0 .net "clk", 0 0, L_0x14a779860;  alias, 1 drivers
v0x14a749c30_0 .var "par_out", 15 0;
v0x14a749cd0_0 .net "reset", 0 0, L_0x14a77d1b0;  alias, 1 drivers
v0x14a749de0_0 .net "ser_in", 0 0, L_0x14a77be30;  alias, 1 drivers
S_0x14a749e70 .scope module, "shifter_inst" "shifter" 11 129, 14 1 0, S_0x14a746500;
 .timescale 0 0;
    .port_info 0 /INPUT 20 "in";
    .port_info 1 /INPUT 4 "shift";
    .port_info 2 /OUTPUT 20 "out";
P_0x14a74a030 .param/l "IN_WIDTH" 0 14 3, +C4<00000000000000000000000000010100>;
P_0x14a74a070 .param/l "OUT_WIDTH" 0 14 5, +C4<00000000000000000000000000010100>;
P_0x14a74a0b0 .param/l "SHFT_WIDTH" 0 14 4, +C4<00000000000000000000000000000100>;
v0x14a74a320_0 .net "in", 19 0, v0x14a74ae50_0;  1 drivers
v0x14a74a3e0_0 .var "out", 19 0;
v0x14a74a480_0 .net "shift", 3 0, L_0x14a77c560;  alias, 1 drivers
E_0x14a74a2c0 .event anyedge, v0x14a741a90_0, v0x14a74a320_0;
S_0x14a74cd10 .scope module, "results_dffram" "dffram" 4 185, 7 1 0, S_0x14a73f230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 20 "dat_o";
    .port_info 3 /OUTPUT 20 "dat_o2";
    .port_info 4 /INPUT 20 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x14a743b20 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000000110>;
P_0x14a743b60 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000010100>;
v0x14a74d100_0 .net "adr_r", 5 0, L_0x14a77da80;  1 drivers
v0x14a74d1b0_0 .net "adr_w", 5 0, v0x14a745fa0_0;  alias, 1 drivers
v0x14a74d250_0 .net "clk", 0 0, L_0x14a779860;  alias, 1 drivers
v0x14a74d2e0_0 .net "dat_i", 19 0, v0x14a747330_0;  alias, 1 drivers
v0x14a74d370_0 .var "dat_o", 19 0;
v0x14a74d420_0 .var "dat_o2", 19 0;
v0x14a74d4d0 .array "r", 63 0, 19 0;
v0x14a74d570_0 .net "we", 0 0, L_0x14a77b9f0;  1 drivers
S_0x14a750750 .scope module, "ren_conv_top_inst_2" "ren_conv_top" 3 119, 4 6 0, S_0x14a69d050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wb_clk_i";
    .port_info 1 /INPUT 1 "wb_rst_i";
    .port_info 2 /INPUT 1 "wbs_stb_i";
    .port_info 3 /INPUT 1 "wbs_cyc_i";
    .port_info 4 /INPUT 1 "wbs_we_i";
    .port_info 5 /INPUT 4 "wbs_sel_i";
    .port_info 6 /INPUT 32 "wbs_dat_i";
    .port_info 7 /INPUT 32 "wbs_adr_i";
    .port_info 8 /OUTPUT 1 "wbs_ack_o";
    .port_info 9 /OUTPUT 32 "wbs_dat_o";
P_0x14a7508c0 .param/l "COL_WIDTH" 0 4 12, +C4<00000000000000000000000000001000>;
P_0x14a750900 .param/l "IMG_ADDR_WIDTH" 0 4 14, +C4<00000000000000000000000000000110>;
P_0x14a750940 .param/l "KERN_CNT_WIDTH" 0 4 13, +C4<00000000000000000000000000000011>;
P_0x14a750980 .param/l "KERN_COL_WIDTH" 0 4 11, +C4<00000000000000000000000000000011>;
P_0x14a7509c0 .param/l "MY_ADDR" 0 4 8, C4<000000000000000000000000000110010>;
P_0x14a750a00 .param/l "MY_ADDR_LSB" 0 4 10, +C4<00000000000000000000000000011000>;
P_0x14a750a40 .param/l "MY_ADDR_MSB" 0 4 9, +C4<00000000000000000000000000100000>;
P_0x14a750a80 .param/l "RSLT_ADDR_WIDTH" 0 4 15, +C4<00000000000000000000000000000110>;
L_0x14a77d320 .functor BUFZ 1, v0x14a775b80_0, C4<0>, C4<0>, C4<0>;
L_0x14a7618c0 .functor BUFZ 1, v0x14a775c10_0, C4<0>, C4<0>, C4<0>;
L_0x14a77e000 .functor AND 1, L_0x14a77df20, v0x14a775de0_0, C4<1>, C4<1>;
L_0x14a773a80 .functor AND 1, L_0x14a77e000, v0x14a776020_0, C4<1>, C4<1>;
L_0x14a77e330 .functor BUFZ 32, v0x14a760c10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14a77e750 .functor AND 1, L_0x14a77e610, L_0x14a773a80, C4<1>, C4<1>;
L_0x14a77e880 .functor AND 1, L_0x14a77e750, v0x14a7760b0_0, C4<1>, C4<1>;
L_0x14a77eca0 .functor AND 1, L_0x14a77eb30, L_0x14a773a80, C4<1>, C4<1>;
L_0x14a77ed60 .functor AND 1, L_0x14a77eca0, v0x14a7760b0_0, C4<1>, C4<1>;
L_0x14a77f150 .functor AND 1, L_0x14a77f030, L_0x14a773a80, C4<1>, C4<1>;
L_0x14a77f2e0 .functor AND 1, L_0x14a77f150, v0x14a7760b0_0, C4<1>, C4<1>;
L_0x14a77f550 .functor AND 1, L_0x14a77f660, L_0x14a773a80, C4<1>, C4<1>;
L_0x14a77f8b0 .functor AND 1, L_0x14a77f550, v0x14a7760b0_0, C4<1>, C4<1>;
L_0x14a780f20 .functor OR 1, L_0x14a7618c0, L_0x14a77fc40, C4<0>, C4<0>;
L_0x14a77f840 .functor NOT 1, v0x14a7569e0_0, C4<0>, C4<0>, C4<0>;
L_0x14a7811b0 .functor AND 1, v0x14a758d90_0, L_0x14a77f840, C4<1>, C4<1>;
L_0x1400405f8 .functor BUFT 1, C4<000000000000000000000000000110010>, C4<0>, C4<0>, C4<0>;
v0x14a75ebb0_0 .net/2u *"_ivl_10", 32 0, L_0x1400405f8;  1 drivers
v0x14a75ec50_0 .net *"_ivl_12", 0 0, L_0x14a77df20;  1 drivers
v0x14a75ecf0_0 .net *"_ivl_14", 0 0, L_0x14a77e000;  1 drivers
v0x14a75ed80_0 .net *"_ivl_23", 1 0, L_0x14a77e450;  1 drivers
v0x14a75ee20_0 .net *"_ivl_24", 31 0, L_0x14a77e4f0;  1 drivers
L_0x140040640 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14a75ef10_0 .net *"_ivl_27", 29 0, L_0x140040640;  1 drivers
L_0x140040688 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14a75efc0_0 .net/2u *"_ivl_28", 31 0, L_0x140040688;  1 drivers
v0x14a75f070_0 .net *"_ivl_30", 0 0, L_0x14a77e610;  1 drivers
v0x14a75f110_0 .net *"_ivl_32", 0 0, L_0x14a77e750;  1 drivers
v0x14a75f220_0 .net *"_ivl_37", 1 0, L_0x14a77e930;  1 drivers
v0x14a75f2d0_0 .net *"_ivl_38", 31 0, L_0x14a77ea10;  1 drivers
L_0x1400406d0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14a75f380_0 .net *"_ivl_41", 29 0, L_0x1400406d0;  1 drivers
L_0x140040718 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x14a75f430_0 .net/2u *"_ivl_42", 31 0, L_0x140040718;  1 drivers
v0x14a75f4e0_0 .net *"_ivl_44", 0 0, L_0x14a77eb30;  1 drivers
v0x14a75f580_0 .net *"_ivl_46", 0 0, L_0x14a77eca0;  1 drivers
v0x14a75f630_0 .net *"_ivl_5", 7 0, L_0x14a77dde0;  1 drivers
v0x14a75f6e0_0 .net *"_ivl_51", 1 0, L_0x14a77ee10;  1 drivers
v0x14a75f870_0 .net *"_ivl_52", 31 0, L_0x14a77eeb0;  1 drivers
L_0x140040760 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14a75f900_0 .net *"_ivl_55", 29 0, L_0x140040760;  1 drivers
L_0x1400407a8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x14a75f9b0_0 .net/2u *"_ivl_56", 31 0, L_0x1400407a8;  1 drivers
v0x14a75fa60_0 .net *"_ivl_58", 0 0, L_0x14a77f030;  1 drivers
v0x14a75fb00_0 .net *"_ivl_6", 32 0, L_0x14a77de80;  1 drivers
v0x14a75fbb0_0 .net *"_ivl_60", 0 0, L_0x14a77f150;  1 drivers
v0x14a75fc60_0 .net *"_ivl_65", 1 0, L_0x14a777b80;  1 drivers
v0x14a75fd10_0 .net *"_ivl_66", 31 0, L_0x14a77f5c0;  1 drivers
L_0x1400407f0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14a75fdc0_0 .net *"_ivl_69", 29 0, L_0x1400407f0;  1 drivers
L_0x140040838 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x14a75fe70_0 .net/2u *"_ivl_70", 31 0, L_0x140040838;  1 drivers
v0x14a75ff20_0 .net *"_ivl_72", 0 0, L_0x14a77f660;  1 drivers
v0x14a75ffc0_0 .net *"_ivl_74", 0 0, L_0x14a77f550;  1 drivers
L_0x1400405b0 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14a760070_0 .net *"_ivl_9", 24 0, L_0x1400405b0;  1 drivers
v0x14a760120_0 .net *"_ivl_94", 0 0, L_0x14a77f840;  1 drivers
v0x14a7601d0_0 .net "accum_ovrflow", 0 0, v0x14a75bb70_0;  1 drivers
v0x14a760260_0 .net "clk", 0 0, L_0x14a77d320;  1 drivers
v0x14a75f770_0 .net "cols", 7 0, L_0x14a77fe80;  1 drivers
v0x14a7604f0_0 .net "data_out_regs", 31 0, v0x14a751df0_0;  1 drivers
v0x14a760580_0 .net "data_out_result", 19 0, v0x14a75e910_0;  1 drivers
v0x14a760610_0 .net "done", 0 0, v0x14a7569e0_0;  1 drivers
v0x14a7606a0_0 .net "en_max_pool", 0 0, L_0x14a780570;  1 drivers
v0x14a760730_0 .net "img_addr", 5 0, v0x14a756ef0_0;  1 drivers
v0x14a7607c0_0 .net "img_data", 23 0, v0x14a753c00_0;  1 drivers
v0x14a760860_0 .net "kern_addr", 5 0, v0x14a7570d0_0;  1 drivers
v0x14a760900_0 .net "kern_addr_mode", 0 0, L_0x14a7803f0;  1 drivers
v0x14a760990_0 .net "kern_cols", 2 0, L_0x14a77fd60;  1 drivers
v0x14a760a30_0 .net "kern_data", 23 0, v0x14a7545f0_0;  1 drivers
v0x14a760ad0_0 .net "kerns", 2 0, L_0x14a780020;  1 drivers
v0x14a760b70_0 .net "mask", 2 0, L_0x14a780610;  1 drivers
v0x14a760c10_0 .var "rdata", 31 0;
v0x14a760cc0_0 .var "ready", 0 0;
v0x14a760d60_0 .net "reset", 0 0, L_0x14a7618c0;  1 drivers
v0x14a760df0_0 .net "result_addr", 5 0, v0x14a757490_0;  1 drivers
v0x14a760e90_0 .net "result_cols", 7 0, L_0x14a7801e0;  1 drivers
v0x14a760f30_0 .net "result_data", 19 0, v0x14a758820_0;  1 drivers
v0x14a761040_0 .net "result_valid", 0 0, v0x14a758d90_0;  1 drivers
v0x14a761150_0 .net "shift", 3 0, L_0x14a7802d0;  1 drivers
v0x14a761260_0 .net "soft_reset", 0 0, L_0x14a77fc40;  1 drivers
v0x14a7612f0_0 .net "start", 0 0, L_0x14a77fba0;  1 drivers
v0x14a761380_0 .net "stride", 7 0, L_0x14a780140;  1 drivers
v0x14a761410_0 .net "valid", 0 0, L_0x14a773a80;  1 drivers
v0x14a7614a0_0 .net "wb_clk_i", 0 0, v0x14a775b80_0;  alias, 1 drivers
v0x14a761530_0 .net "wb_rst_i", 0 0, v0x14a775c10_0;  alias, 1 drivers
v0x14a761600_0 .net "wbs_ack_o", 0 0, v0x14a760cc0_0;  alias, 1 drivers
v0x14a761690_0 .net "wbs_adr_i", 31 0, v0x14a775d50_0;  alias, 1 drivers
v0x14a761760_0 .net "wbs_cyc_i", 0 0, v0x14a775de0_0;  alias, 1 drivers
v0x14a761830_0 .net "wbs_dat_i", 31 0, v0x14a775e70_0;  alias, 1 drivers
v0x14a7619c0_0 .net "wbs_dat_o", 31 0, L_0x14a77e330;  alias, 1 drivers
v0x14a7602f0_0 .net "wbs_sel_i", 3 0, v0x14a775f90_0;  alias, 1 drivers
v0x14a760380_0 .net "wbs_stb_i", 0 0, v0x14a776020_0;  alias, 1 drivers
v0x14a760410_0 .net "wbs_we_i", 0 0, v0x14a7760b0_0;  alias, 1 drivers
v0x14a761a50_0 .net "we_img_ram", 0 0, L_0x14a77ed60;  1 drivers
v0x14a761ae0_0 .net "we_kern_ram", 0 0, L_0x14a77f2e0;  1 drivers
v0x14a761b70_0 .net "we_regs", 0 0, L_0x14a77e880;  1 drivers
v0x14a761c00_0 .net "we_res_ram", 0 0, L_0x14a77f8b0;  1 drivers
L_0x14a77dde0 .part v0x14a775d50_0, 24, 8;
L_0x14a77de80 .concat [ 8 25 0 0], L_0x14a77dde0, L_0x1400405b0;
L_0x14a77df20 .cmp/eq 33, L_0x14a77de80, L_0x1400405f8;
L_0x14a77e450 .part v0x14a775d50_0, 8, 2;
L_0x14a77e4f0 .concat [ 2 30 0 0], L_0x14a77e450, L_0x140040640;
L_0x14a77e610 .cmp/eq 32, L_0x14a77e4f0, L_0x140040688;
L_0x14a77e930 .part v0x14a775d50_0, 8, 2;
L_0x14a77ea10 .concat [ 2 30 0 0], L_0x14a77e930, L_0x1400406d0;
L_0x14a77eb30 .cmp/eq 32, L_0x14a77ea10, L_0x140040718;
L_0x14a77ee10 .part v0x14a775d50_0, 8, 2;
L_0x14a77eeb0 .concat [ 2 30 0 0], L_0x14a77ee10, L_0x140040760;
L_0x14a77f030 .cmp/eq 32, L_0x14a77eeb0, L_0x1400407a8;
L_0x14a777b80 .part v0x14a775d50_0, 8, 2;
L_0x14a77f5c0 .concat [ 2 30 0 0], L_0x14a777b80, L_0x1400407f0;
L_0x14a77f660 .cmp/eq 32, L_0x14a77f5c0, L_0x140040838;
L_0x14a7807a0 .part v0x14a775d50_0, 2, 2;
L_0x14a781110 .part L_0x14a780140, 0, 6;
L_0x14a781240 .part L_0x14a7801e0, 0, 6;
L_0x14a7812e0 .part v0x14a775e70_0, 0, 24;
L_0x14a781420 .part v0x14a775d50_0, 2, 6;
L_0x14a7814c0 .part v0x14a775e70_0, 0, 24;
L_0x14a781380 .part v0x14a775d50_0, 2, 6;
L_0x14a7816a0 .part v0x14a775d50_0, 2, 6;
S_0x14a750fa0 .scope module, "cfg_regs_inst" "regs" 4 91, 5 3 0, S_0x14a750750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 1 "start";
    .port_info 7 /OUTPUT 1 "soft_reset";
    .port_info 8 /OUTPUT 3 "kern_cols";
    .port_info 9 /OUTPUT 8 "cols";
    .port_info 10 /OUTPUT 3 "kerns";
    .port_info 11 /OUTPUT 8 "stride";
    .port_info 12 /OUTPUT 1 "kern_addr_mode";
    .port_info 13 /OUTPUT 8 "result_cols";
    .port_info 14 /OUTPUT 4 "shift";
    .port_info 15 /OUTPUT 1 "en_max_pool";
    .port_info 16 /OUTPUT 3 "mask";
    .port_info 17 /INPUT 1 "done";
    .port_info 18 /INPUT 1 "accum_ovrflow";
P_0x14a751160 .param/l "DWIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0x14a752410_0 .net *"_ivl_6", 29 0, L_0x14a77f920;  1 drivers
v0x14a7524d0_0 .net "accum_ovrflow", 0 0, v0x14a75bb70_0;  alias, 1 drivers
v0x14a752570_0 .net "addr", 1 0, L_0x14a7807a0;  1 drivers
v0x14a752600_0 .net "clk", 0 0, L_0x14a77d320;  alias, 1 drivers
v0x14a752690_0 .net "cols", 7 0, L_0x14a77fe80;  alias, 1 drivers
v0x14a752760_0 .net "data_in", 31 0, v0x14a775e70_0;  alias, 1 drivers
v0x14a7527f0_0 .net "data_out", 31 0, v0x14a751df0_0;  alias, 1 drivers
v0x14a752890_0 .net "done", 0 0, v0x14a7569e0_0;  alias, 1 drivers
v0x14a752920_0 .net "en_max_pool", 0 0, L_0x14a780570;  alias, 1 drivers
v0x14a752a40_0 .net "kern_addr_mode", 0 0, L_0x14a7803f0;  alias, 1 drivers
v0x14a752ae0_0 .net "kern_cols", 2 0, L_0x14a77fd60;  alias, 1 drivers
v0x14a752b90_0 .net "kerns", 2 0, L_0x14a780020;  alias, 1 drivers
v0x14a752c40_0 .net "mask", 2 0, L_0x14a780610;  alias, 1 drivers
v0x14a752cf0 .array "regs", 4 0;
v0x14a752cf0_0 .net v0x14a752cf0 0, 31 0, v0x14a751ac0_0; 1 drivers
v0x14a752cf0_1 .net v0x14a752cf0 1, 31 0, v0x14a751b50_0; 1 drivers
v0x14a752cf0_2 .net v0x14a752cf0 2, 31 0, v0x14a751be0_0; 1 drivers
v0x14a752cf0_3 .net v0x14a752cf0 3, 31 0, v0x14a751cb0_0; 1 drivers
o0x14000f3f0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x14a752cf0_4 .net v0x14a752cf0 4, 31 0, o0x14000f3f0; 0 drivers
v0x14a752e60_0 .net "reset", 0 0, L_0x14a7618c0;  alias, 1 drivers
v0x14a752ef0_0 .net "result_cols", 7 0, L_0x14a7801e0;  alias, 1 drivers
v0x14a752f80_0 .net "shift", 3 0, L_0x14a7802d0;  alias, 1 drivers
v0x14a753110_0 .net "soft_reset", 0 0, L_0x14a77fc40;  alias, 1 drivers
v0x14a7531a0_0 .net "start", 0 0, L_0x14a77fba0;  alias, 1 drivers
v0x14a753240_0 .net "stride", 7 0, L_0x14a780140;  alias, 1 drivers
v0x14a7532f0_0 .net "wr_en", 0 0, L_0x14a77e880;  alias, 1 drivers
L_0x14a77f920 .part v0x14a751ac0_0, 2, 30;
L_0x14a77fa00 .concat [ 1 1 30 0], v0x14a7569e0_0, v0x14a75bb70_0, L_0x14a77f920;
L_0x14a77fba0 .part v0x14a751ac0_0, 2, 1;
L_0x14a77fc40 .part v0x14a751ac0_0, 3, 1;
L_0x14a77fd60 .part v0x14a751b50_0, 0, 3;
L_0x14a77fe80 .part v0x14a751b50_0, 8, 8;
L_0x14a780020 .part v0x14a751b50_0, 16, 3;
L_0x14a780140 .part v0x14a751b50_0, 24, 8;
L_0x14a7801e0 .part v0x14a751be0_0, 0, 8;
L_0x14a7802d0 .part v0x14a751be0_0, 8, 4;
L_0x14a7803f0 .part v0x14a751be0_0, 16, 1;
L_0x14a780570 .part v0x14a751be0_0, 17, 1;
L_0x14a780610 .part v0x14a751be0_0, 18, 3;
S_0x14a751470 .scope module, "ctrl_status_regs_4_inst" "ctrl_status_regs_4" 5 42, 6 15 0, S_0x14a750fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 32 "ctrl0";
    .port_info 7 /OUTPUT 32 "ctrl1";
    .port_info 8 /OUTPUT 32 "ctrl2";
    .port_info 9 /OUTPUT 32 "ctrl3";
    .port_info 10 /INPUT 32 "status0";
    .port_info 11 /INPUT 32 "status1";
    .port_info 12 /INPUT 32 "status2";
    .port_info 13 /INPUT 32 "status3";
P_0x14a751630 .param/l "DWIDTH" 0 6 17, +C4<00000000000000000000000000100000>;
v0x14a751960_0 .net "addr", 1 0, L_0x14a7807a0;  alias, 1 drivers
v0x14a751a20_0 .net "clk", 0 0, L_0x14a77d320;  alias, 1 drivers
v0x14a751ac0_0 .var "ctrl0", 31 0;
v0x14a751b50_0 .var "ctrl1", 31 0;
v0x14a751be0_0 .var "ctrl2", 31 0;
v0x14a751cb0_0 .var "ctrl3", 31 0;
v0x14a751d50_0 .net "data_in", 31 0, v0x14a775e70_0;  alias, 1 drivers
v0x14a751df0_0 .var "data_out", 31 0;
v0x14a751ea0_0 .net "reset", 0 0, L_0x14a7618c0;  alias, 1 drivers
v0x14a751fb0_0 .net "status0", 31 0, L_0x14a77fa00;  1 drivers
v0x14a752050_0 .net "status1", 31 0, v0x14a751b50_0;  alias, 1 drivers
v0x14a752110_0 .net "status2", 31 0, v0x14a751be0_0;  alias, 1 drivers
v0x14a7521a0_0 .net "status3", 31 0, v0x14a751cb0_0;  alias, 1 drivers
v0x14a752230_0 .net "wr_en", 0 0, L_0x14a77e880;  alias, 1 drivers
E_0x14a751890/0 .event anyedge, v0x14a751960_0, v0x14a751fb0_0, v0x14a751b50_0, v0x14a751be0_0;
E_0x14a751890/1 .event anyedge, v0x14a751cb0_0;
E_0x14a751890 .event/or E_0x14a751890/0, E_0x14a751890/1;
E_0x14a751910 .event posedge, v0x14a751a20_0;
S_0x14a7534e0 .scope module, "img_dffram" "dffram" 4 153, 7 1 0, S_0x14a750750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x14a751200 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000000110>;
P_0x14a751240 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000011000>;
v0x14a7538c0_0 .net "adr_r", 5 0, v0x14a756ef0_0;  alias, 1 drivers
v0x14a753970_0 .net "adr_w", 5 0, L_0x14a781420;  1 drivers
v0x14a753a10_0 .net "clk", 0 0, L_0x14a77d320;  alias, 1 drivers
v0x14a753aa0_0 .net "dat_i", 23 0, L_0x14a7812e0;  1 drivers
v0x14a753b30_0 .var "dat_o", 23 0;
v0x14a753c00_0 .var "dat_o2", 23 0;
v0x14a753cb0 .array "r", 63 0, 23 0;
v0x14a753d50_0 .net "we", 0 0, L_0x14a77ed60;  alias, 1 drivers
S_0x14a753ea0 .scope module, "kerns_dffram" "dffram" 4 169, 7 1 0, S_0x14a750750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x14a754060 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000000110>;
P_0x14a7540a0 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000011000>;
v0x14a7542d0_0 .net "adr_r", 5 0, v0x14a7570d0_0;  alias, 1 drivers
v0x14a754380_0 .net "adr_w", 5 0, L_0x14a781380;  1 drivers
v0x14a754420_0 .net "clk", 0 0, L_0x14a77d320;  alias, 1 drivers
v0x14a7544b0_0 .net "dat_i", 23 0, L_0x14a7814c0;  1 drivers
v0x14a754540_0 .var "dat_o", 23 0;
v0x14a7545f0_0 .var "dat_o2", 23 0;
v0x14a7546a0 .array "r", 63 0, 23 0;
v0x14a754740_0 .net "we", 0 0, L_0x14a77f2e0;  alias, 1 drivers
S_0x14a754890 .scope module, "ren_conv_inst" "ren_conv" 4 123, 8 4 0, S_0x14a750750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 6 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 6 "result_cols";
    .port_info 10 /INPUT 4 "shift";
    .port_info 11 /INPUT 1 "en_max_pool";
    .port_info 12 /INPUT 3 "mask";
    .port_info 13 /INPUT 24 "img_data";
    .port_info 14 /INPUT 24 "kern_data";
    .port_info 15 /OUTPUT 6 "kern_addr";
    .port_info 16 /OUTPUT 6 "img_addr";
    .port_info 17 /OUTPUT 6 "result_addr";
    .port_info 18 /OUTPUT 20 "result_data";
    .port_info 19 /OUTPUT 1 "result_valid";
    .port_info 20 /OUTPUT 1 "accum_ovrflow";
P_0x14a754a50 .param/l "COL_WIDTH" 0 8 7, +C4<00000000000000000000000000001000>;
P_0x14a754a90 .param/l "IMG_ADDR_WIDTH" 0 8 9, +C4<00000000000000000000000000000110>;
P_0x14a754ad0 .param/l "IMG_DWIDTH" 0 8 12, +C4<00000000000000000000000000011000>;
P_0x14a754b10 .param/l "KERN_CNT_WIDTH" 0 8 8, +C4<00000000000000000000000000000011>;
P_0x14a754b50 .param/l "KERN_COL_WIDTH" 0 8 6, +C4<00000000000000000000000000000011>;
P_0x14a754b90 .param/l "KERN_DWIDTH" 0 8 13, +C4<00000000000000000000000000011000>;
P_0x14a754bd0 .param/l "RESULT_DWIDTH" 0 8 14, +C4<00000000000000000000000000010100>;
P_0x14a754c10 .param/l "RSLT_ADDR_WIDTH" 0 8 10, +C4<00000000000000000000000000000110>;
P_0x14a754c50 .param/l "SHFT_WIDTH" 0 8 11, +C4<00000000000000000000000000000100>;
v0x14a75cfc0_0 .net "accum_ovrflow", 0 0, v0x14a75bb70_0;  alias, 1 drivers
v0x14a75d0a0_0 .net "clk", 0 0, L_0x14a77d320;  alias, 1 drivers
v0x14a75d130_0 .net "clr_col_cnt", 0 0, v0x14a756370_0;  1 drivers
v0x14a75d1c0_0 .net "clr_k_col_cnt", 0 0, v0x14a756540_0;  1 drivers
v0x14a75d250_0 .net "cols", 7 0, L_0x14a77fe80;  alias, 1 drivers
v0x14a75d320_0 .net "done", 0 0, v0x14a7569e0_0;  alias, 1 drivers
v0x14a75d3f0_0 .net "en_max_pool", 0 0, L_0x14a780570;  alias, 1 drivers
v0x14a75d480_0 .net "img_addr", 5 0, v0x14a756ef0_0;  alias, 1 drivers
v0x14a75d550_0 .net "img_data", 23 0, v0x14a753c00_0;  alias, 1 drivers
v0x14a75d660_0 .net "kern_addr", 5 0, v0x14a7570d0_0;  alias, 1 drivers
v0x14a75d730_0 .net "kern_addr_mode", 0 0, L_0x14a7803f0;  alias, 1 drivers
v0x14a75d800_0 .net "kern_cols", 2 0, L_0x14a77fd60;  alias, 1 drivers
v0x14a75d8d0_0 .net "kern_data", 23 0, v0x14a7545f0_0;  alias, 1 drivers
v0x14a75d9a0_0 .net "kerns", 2 0, L_0x14a780020;  alias, 1 drivers
v0x14a75da70_0 .net "mask", 2 0, L_0x14a780610;  alias, 1 drivers
v0x14a75db00_0 .net "reset", 0 0, L_0x14a780f20;  1 drivers
v0x14a75db90_0 .net "result_addr", 5 0, v0x14a757490_0;  alias, 1 drivers
v0x14a75dd20_0 .net "result_cols", 5 0, L_0x14a781240;  1 drivers
v0x14a75ddb0_0 .net "result_data", 19 0, v0x14a758820_0;  alias, 1 drivers
v0x14a75de40_0 .net "result_valid", 0 0, v0x14a758d90_0;  alias, 1 drivers
v0x14a75ded0_0 .net "shift", 3 0, L_0x14a7802d0;  alias, 1 drivers
v0x14a75df60_0 .net "start", 0 0, L_0x14a77fba0;  alias, 1 drivers
v0x14a75e070_0 .net "stride", 5 0, L_0x14a781110;  1 drivers
S_0x14a7552c0 .scope module, "agu_inst" "agu" 8 59, 9 3 0, S_0x14a754890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "en_result_addr";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 6 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 6 "result_cols";
    .port_info 10 /OUTPUT 6 "kern_addr";
    .port_info 11 /OUTPUT 6 "img_addr";
    .port_info 12 /OUTPUT 6 "result_addr";
    .port_info 13 /OUTPUT 1 "clr_k_col_cnt";
    .port_info 14 /OUTPUT 1 "clr_col_cnt";
    .port_info 15 /OUTPUT 1 "done";
P_0x14a755490 .param/l "COL_WIDTH" 0 9 6, +C4<00000000000000000000000000001000>;
P_0x14a7554d0 .param/l "IMG_ADDR_WIDTH" 0 9 8, +C4<00000000000000000000000000000110>;
P_0x14a755510 .param/l "KERN_CNT_WIDTH" 0 9 7, +C4<00000000000000000000000000000011>;
P_0x14a755550 .param/l "KERN_COL_WIDTH" 0 9 5, +C4<00000000000000000000000000000011>;
P_0x14a755590 .param/l "RSLT_ADDR_WIDTH" 0 9 9, +C4<00000000000000000000000000000110>;
v0x14a7562d0_0 .net "clk", 0 0, L_0x14a77d320;  alias, 1 drivers
v0x14a756370_0 .var "clr_col_cnt", 0 0;
v0x14a756410_0 .var "clr_img_addr", 0 0;
v0x14a7564a0_0 .var "clr_img_st", 0 0;
v0x14a756540_0 .var "clr_k_col_cnt", 0 0;
v0x14a756620_0 .var "clr_kerns_cnt", 0 0;
v0x14a7566b0_0 .net "clr_kerns_cnt_d", 7 0, v0x14a7560b0_0;  1 drivers
v0x14a756760_0 .var "clr_result_addr", 0 0;
v0x14a7567f0_0 .var "col_cnt", 7 0;
v0x14a756920_0 .net "cols", 7 0, L_0x14a77fe80;  alias, 1 drivers
v0x14a7569e0_0 .var "done", 0 0;
v0x14a756a70_0 .var "en_col_cnt", 0 0;
v0x14a756b00_0 .var "en_img_addr", 0 0;
v0x14a756b90_0 .var "en_img_st", 0 0;
v0x14a756c20_0 .var "en_k_col_cnt", 0 0;
v0x14a756cb0_0 .var "en_kerns_cnt", 0 0;
v0x14a756d50_0 .net "en_result_addr", 0 0, v0x14a758d90_0;  alias, 1 drivers
v0x14a756ef0_0 .var "img_addr", 5 0;
v0x14a756fb0_0 .var "img_st", 5 0;
v0x14a757040_0 .var "k_col_cnt", 2 0;
v0x14a7570d0_0 .var "kern_addr", 5 0;
v0x14a757160_0 .net "kern_addr_mode", 0 0, L_0x14a7803f0;  alias, 1 drivers
v0x14a7571f0_0 .net "kern_cols", 2 0, L_0x14a77fd60;  alias, 1 drivers
v0x14a7572a0_0 .net "kerns", 2 0, L_0x14a780020;  alias, 1 drivers
v0x14a757350_0 .var "kerns_cnt", 2 0;
v0x14a7573e0_0 .net "reset", 0 0, L_0x14a780f20;  alias, 1 drivers
v0x14a757490_0 .var "result_addr", 5 0;
v0x14a757530_0 .net "result_cols", 5 0, L_0x14a781240;  alias, 1 drivers
v0x14a7575e0_0 .net "start", 0 0, L_0x14a77fba0;  alias, 1 drivers
v0x14a757690_0 .var "start_d", 0 0;
v0x14a757720_0 .var "start_pedge", 0 0;
v0x14a7577c0_0 .net "stride", 5 0, L_0x14a781110;  alias, 1 drivers
E_0x14a755930 .event anyedge, v0x14a757490_0, v0x14a757530_0, v0x14a756d50_0;
E_0x14a7559a0 .event anyedge, v0x14a7531a0_0, v0x14a757690_0;
E_0x14a7559f0 .event anyedge, v0x14a752a40_0, v0x14a757350_0, v0x14a757040_0;
E_0x14a755a70 .event anyedge, v0x14a7531a0_0;
E_0x14a755ab0 .event anyedge, v0x14a756540_0;
E_0x14a755b30 .event anyedge, v0x14a756370_0;
E_0x14a755b80 .event anyedge, v0x14a757350_0, v0x14a752b90_0, v0x14a756cb0_0;
E_0x14a755c00 .event anyedge, v0x14a7567f0_0, v0x14a752690_0, v0x14a756a70_0;
E_0x14a755c60 .event anyedge, v0x14a757040_0, v0x14a752ae0_0, v0x14a7531a0_0;
S_0x14a755cf0 .scope module, "ser_shift_done" "serial_shift" 9 126, 10 1 0, S_0x14a7552c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x14a755bc0 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000001000>;
v0x14a756010_0 .net "clk", 0 0, L_0x14a77d320;  alias, 1 drivers
v0x14a7560b0_0 .var "par_out", 7 0;
v0x14a756150_0 .net "reset", 0 0, L_0x14a780f20;  alias, 1 drivers
v0x14a7561e0_0 .net "ser_in", 0 0, v0x14a756620_0;  1 drivers
S_0x14a7579f0 .scope module, "datapath_inst" "datapath" 8 87, 11 6 0, S_0x14a754890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4 "shift";
    .port_info 4 /INPUT 1 "en_max_pool";
    .port_info 5 /INPUT 3 "mask";
    .port_info 6 /INPUT 24 "img_data";
    .port_info 7 /INPUT 24 "kern_data";
    .port_info 8 /OUTPUT 20 "result_data";
    .port_info 9 /OUTPUT 1 "result_valid";
    .port_info 10 /INPUT 1 "clr_k_col_cnt";
    .port_info 11 /INPUT 1 "clr_col_cnt";
    .port_info 12 /OUTPUT 1 "accum_ovrflow";
P_0x14a757bc0 .param/l "CLR_DLY" 1 11 168, +C4<00000000000000000000000000000010>;
P_0x14a757c00 .param/l "CLR_DLY_WIDTH" 1 11 169, +C4<00000000000000000000000000000011>;
P_0x14a757c40 .param/l "DLY_WIDTH" 1 11 152, +C4<00000000000000000000000000010000>;
P_0x14a757c80 .param/l "IMG_DWIDTH" 0 11 8, +C4<00000000000000000000000000011000>;
P_0x14a757cc0 .param/l "KERN_DWIDTH" 0 11 9, +C4<00000000000000000000000000011000>;
P_0x14a757d00 .param/l "RESULT_DWIDTH" 0 11 10, +C4<00000000000000000000000000010100>;
P_0x14a757d40 .param/l "SHFT_WIDTH" 0 11 11, +C4<00000000000000000000000000000100>;
L_0x14a780da0 .functor OR 1, L_0x14a780f20, L_0x14a780d00, C4<0>, C4<0>;
L_0x14a780eb0 .functor AND 1, v0x14a75bfd0_0, L_0x14a780e10, C4<1>, C4<1>;
v0x14a75ba10_0 .net *"_ivl_13", 0 0, L_0x14a780d00;  1 drivers
v0x14a75bad0_0 .net *"_ivl_17", 0 0, L_0x14a780e10;  1 drivers
v0x14a75bb70_0 .var "accum_ovrflow", 0 0;
v0x14a75bc40_0 .net "clk", 0 0, L_0x14a77d320;  alias, 1 drivers
v0x14a75bcd0_0 .net "clr_col_cnt", 0 0, v0x14a756370_0;  alias, 1 drivers
v0x14a75bde0_0 .net "clr_col_cnt_d", 7 0, v0x14a75a520_0;  1 drivers
v0x14a75be70_0 .net "clr_k_col_cnt", 0 0, v0x14a756540_0;  alias, 1 drivers
v0x14a75bf40_0 .net "clr_k_col_cnt_d", 2 0, v0x14a75abf0_0;  1 drivers
v0x14a75bfd0_0 .var "clr_mult_accum", 0 0;
v0x14a75c0e0_0 .net "en_max_pool", 0 0, L_0x14a780570;  alias, 1 drivers
v0x14a75c170_0 .net "img_data", 23 0, v0x14a753c00_0;  alias, 1 drivers
v0x14a75c200_0 .net "kern_data", 23 0, v0x14a7545f0_0;  alias, 1 drivers
v0x14a75c290_0 .net "mask", 2 0, L_0x14a780610;  alias, 1 drivers
v0x14a75c340_0 .var "mult_accum", 19 0;
v0x14a75c3f0_0 .var "mult_accum_mux", 20 0;
v0x14a75c480_0 .var "mult_accum_r", 20 0;
v0x14a75c530_0 .net "mult_out0", 15 0, v0x14a759410_0;  1 drivers
v0x14a75c6f0_0 .var "mult_out0_r", 15 0;
v0x14a75c780_0 .net "mult_out1", 15 0, v0x14a759a50_0;  1 drivers
v0x14a75c810_0 .var "mult_out1_r", 15 0;
v0x14a75c8a0_0 .net "mult_out2", 15 0, v0x14a75a080_0;  1 drivers
v0x14a75c930_0 .var "mult_out2_r", 15 0;
v0x14a75c9d0_0 .net "reset", 0 0, L_0x14a780f20;  alias, 1 drivers
v0x14a75ca60_0 .net "result_data", 19 0, v0x14a758820_0;  alias, 1 drivers
v0x14a75cb20_0 .net "result_valid", 0 0, v0x14a758d90_0;  alias, 1 drivers
v0x14a75cbf0_0 .net "shift", 3 0, L_0x14a7802d0;  alias, 1 drivers
v0x14a75ccc0_0 .net "shift_out", 19 0, v0x14a75b8d0_0;  1 drivers
v0x14a75cd90_0 .net "start", 0 0, L_0x14a77fba0;  alias, 1 drivers
v0x14a75ce20_0 .net "start_d", 15 0, v0x14a75b120_0;  1 drivers
E_0x14a7581d0 .event anyedge, v0x14a75abf0_0, v0x14a75b120_0;
E_0x14a758220 .event anyedge, v0x14a75c480_0;
E_0x14a758270 .event anyedge, v0x14a75bfd0_0, v0x14a75c480_0;
L_0x14a780840 .part v0x14a753c00_0, 0, 8;
L_0x14a780960 .part v0x14a7545f0_0, 0, 8;
L_0x14a780a80 .part v0x14a753c00_0, 8, 8;
L_0x14a780b20 .part v0x14a7545f0_0, 8, 8;
L_0x14a780bc0 .part v0x14a753c00_0, 16, 8;
L_0x14a780c60 .part v0x14a7545f0_0, 16, 8;
L_0x14a780d00 .part v0x14a75a520_0, 3, 1;
L_0x14a780e10 .part v0x14a75b120_0, 2, 1;
S_0x14a7582d0 .scope module, "max_pool_inst" "max_pool" 11 141, 12 1 0, S_0x14a7579f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en_maxpool";
    .port_info 3 /INPUT 20 "data_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /OUTPUT 20 "data_out";
    .port_info 6 /OUTPUT 1 "valid_out";
P_0x14a758440 .param/l "DWIDTH" 0 12 3, +C4<00000000000000000000000000010100>;
v0x14a7586e0_0 .net "clk", 0 0, L_0x14a77d320;  alias, 1 drivers
v0x14a758780_0 .net "data_in", 19 0, v0x14a75b8d0_0;  alias, 1 drivers
v0x14a758820_0 .var "data_out", 19 0;
v0x14a7588b0_0 .var "data_r", 19 0;
v0x14a758940_0 .net "en_maxpool", 0 0, L_0x14a780570;  alias, 1 drivers
v0x14a758a10_0 .var "max_pool_out", 19 0;
v0x14a758aa0_0 .var "max_pool_valid", 0 0;
v0x14a758b30_0 .net "reset", 0 0, L_0x14a780da0;  1 drivers
v0x14a758bd0_0 .var "toggle", 0 0;
v0x14a758cf0_0 .net "valid_in", 0 0, L_0x14a780eb0;  1 drivers
v0x14a758d90_0 .var "valid_out", 0 0;
E_0x14a758630 .event anyedge, v0x14a758bd0_0, v0x14a758cf0_0;
E_0x14a758690 .event anyedge, v0x14a7588b0_0, v0x14a758780_0;
S_0x14a758ea0 .scope module, "mult_inst0" "mult" 11 58, 13 1 0, S_0x14a7579f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x14a759070 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x14a7590b0 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x14a7592b0_0 .net/s "a", 7 0, L_0x14a780840;  1 drivers
v0x14a759370_0 .net/s "b", 7 0, L_0x14a780960;  1 drivers
v0x14a759410_0 .var/s "out", 15 0;
E_0x14a759260 .event anyedge, v0x14a7592b0_0, v0x14a759370_0;
S_0x14a7594b0 .scope module, "mult_inst1" "mult" 11 70, 13 1 0, S_0x14a7579f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x14a759670 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x14a7596b0 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x14a7598f0_0 .net/s "a", 7 0, L_0x14a780a80;  1 drivers
v0x14a7599b0_0 .net/s "b", 7 0, L_0x14a780b20;  1 drivers
v0x14a759a50_0 .var/s "out", 15 0;
E_0x14a7598a0 .event anyedge, v0x14a7598f0_0, v0x14a7599b0_0;
S_0x14a759af0 .scope module, "mult_inst2" "mult" 11 82, 13 1 0, S_0x14a7579f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x14a759cb0 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x14a759cf0 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x14a759f20_0 .net/s "a", 7 0, L_0x14a780bc0;  1 drivers
v0x14a759fe0_0 .net/s "b", 7 0, L_0x14a780c60;  1 drivers
v0x14a75a080_0 .var/s "out", 15 0;
E_0x14a759ec0 .event anyedge, v0x14a759f20_0, v0x14a759fe0_0;
S_0x14a75a120 .scope module, "ser_shift_clr_col" "serial_shift" 11 192, 10 1 0, S_0x14a7579f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x14a75a320 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000001000>;
v0x14a75a480_0 .net "clk", 0 0, L_0x14a77d320;  alias, 1 drivers
v0x14a75a520_0 .var "par_out", 7 0;
v0x14a75a5c0_0 .net "reset", 0 0, L_0x14a780f20;  alias, 1 drivers
v0x14a75a650_0 .net "ser_in", 0 0, v0x14a756370_0;  alias, 1 drivers
S_0x14a75a710 .scope module, "ser_shift_clr_k_col" "serial_shift" 11 176, 10 1 0, S_0x14a7579f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 3 "par_out";
P_0x14a75a8d0 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000000011>;
v0x14a75aa50_0 .net "clk", 0 0, L_0x14a77d320;  alias, 1 drivers
v0x14a75abf0_0 .var "par_out", 2 0;
v0x14a75ac80_0 .net "reset", 0 0, L_0x14a780f20;  alias, 1 drivers
v0x14a75ad10_0 .net "ser_in", 0 0, v0x14a756540_0;  alias, 1 drivers
S_0x14a75ada0 .scope module, "ser_shift_start" "serial_shift" 11 159, 10 1 0, S_0x14a7579f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 16 "par_out";
P_0x14a75af10 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000010000>;
v0x14a75b090_0 .net "clk", 0 0, L_0x14a77d320;  alias, 1 drivers
v0x14a75b120_0 .var "par_out", 15 0;
v0x14a75b1c0_0 .net "reset", 0 0, L_0x14a780f20;  alias, 1 drivers
v0x14a75b2d0_0 .net "ser_in", 0 0, L_0x14a77fba0;  alias, 1 drivers
S_0x14a75b360 .scope module, "shifter_inst" "shifter" 11 129, 14 1 0, S_0x14a7579f0;
 .timescale 0 0;
    .port_info 0 /INPUT 20 "in";
    .port_info 1 /INPUT 4 "shift";
    .port_info 2 /OUTPUT 20 "out";
P_0x14a75b520 .param/l "IN_WIDTH" 0 14 3, +C4<00000000000000000000000000010100>;
P_0x14a75b560 .param/l "OUT_WIDTH" 0 14 5, +C4<00000000000000000000000000010100>;
P_0x14a75b5a0 .param/l "SHFT_WIDTH" 0 14 4, +C4<00000000000000000000000000000100>;
v0x14a75b810_0 .net "in", 19 0, v0x14a75c340_0;  1 drivers
v0x14a75b8d0_0 .var "out", 19 0;
v0x14a75b970_0 .net "shift", 3 0, L_0x14a7802d0;  alias, 1 drivers
E_0x14a75b7b0 .event anyedge, v0x14a752f80_0, v0x14a75b810_0;
S_0x14a75e200 .scope module, "results_dffram" "dffram" 4 185, 7 1 0, S_0x14a750750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 20 "dat_o";
    .port_info 3 /OUTPUT 20 "dat_o2";
    .port_info 4 /INPUT 20 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x14a755010 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000000110>;
P_0x14a755050 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000010100>;
v0x14a75e5f0_0 .net "adr_r", 5 0, L_0x14a7816a0;  1 drivers
v0x14a75e6a0_0 .net "adr_w", 5 0, v0x14a757490_0;  alias, 1 drivers
v0x14a75e740_0 .net "clk", 0 0, L_0x14a77d320;  alias, 1 drivers
v0x14a75e7d0_0 .net "dat_i", 19 0, v0x14a758820_0;  alias, 1 drivers
v0x14a75e860_0 .var "dat_o", 19 0;
v0x14a75e910_0 .var "dat_o2", 19 0;
v0x14a75e9c0 .array "r", 63 0, 19 0;
v0x14a75ea60_0 .net "we", 0 0, L_0x14a7811b0;  1 drivers
S_0x14a761d30 .scope module, "ren_conv_top_inst_3" "ren_conv_top" 3 145, 4 6 0, S_0x14a69d050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wb_clk_i";
    .port_info 1 /INPUT 1 "wb_rst_i";
    .port_info 2 /INPUT 1 "wbs_stb_i";
    .port_info 3 /INPUT 1 "wbs_cyc_i";
    .port_info 4 /INPUT 1 "wbs_we_i";
    .port_info 5 /INPUT 4 "wbs_sel_i";
    .port_info 6 /INPUT 32 "wbs_dat_i";
    .port_info 7 /INPUT 32 "wbs_adr_i";
    .port_info 8 /OUTPUT 1 "wbs_ack_o";
    .port_info 9 /OUTPUT 32 "wbs_dat_o";
P_0x14a761ea0 .param/l "COL_WIDTH" 0 4 12, +C4<00000000000000000000000000001000>;
P_0x14a761ee0 .param/l "IMG_ADDR_WIDTH" 0 4 14, +C4<00000000000000000000000000000110>;
P_0x14a761f20 .param/l "KERN_CNT_WIDTH" 0 4 13, +C4<00000000000000000000000000000011>;
P_0x14a761f60 .param/l "KERN_COL_WIDTH" 0 4 11, +C4<00000000000000000000000000000011>;
P_0x14a761fa0 .param/l "MY_ADDR" 0 4 8, C4<000000000000000000000000000110011>;
P_0x14a761fe0 .param/l "MY_ADDR_LSB" 0 4 10, +C4<00000000000000000000000000011000>;
P_0x14a762020 .param/l "MY_ADDR_MSB" 0 4 9, +C4<00000000000000000000000000100000>;
P_0x14a762060 .param/l "RSLT_ADDR_WIDTH" 0 4 15, +C4<00000000000000000000000000000110>;
L_0x14a781090 .functor BUFZ 1, v0x14a775b80_0, C4<0>, C4<0>, C4<0>;
L_0x14a77a770 .functor BUFZ 1, v0x14a775c10_0, C4<0>, C4<0>, C4<0>;
L_0x14a781940 .functor AND 1, L_0x14a781800, v0x14a775de0_0, C4<1>, C4<1>;
L_0x14a781a10 .functor AND 1, L_0x14a781940, v0x14a776020_0, C4<1>, C4<1>;
L_0x14a781b00 .functor BUFZ 32, v0x14a7721e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14a782090 .functor AND 1, L_0x14a77b360, L_0x14a781a10, C4<1>, C4<1>;
L_0x14a7821c0 .functor AND 1, L_0x14a782090, v0x14a7760b0_0, C4<1>, C4<1>;
L_0x14a7825e0 .functor AND 1, L_0x14a782470, L_0x14a781a10, C4<1>, C4<1>;
L_0x14a7826a0 .functor AND 1, L_0x14a7825e0, v0x14a7760b0_0, C4<1>, C4<1>;
L_0x14a782a90 .functor AND 1, L_0x14a782970, L_0x14a781a10, C4<1>, C4<1>;
L_0x14a782c20 .functor AND 1, L_0x14a782a90, v0x14a7760b0_0, C4<1>, C4<1>;
L_0x14a782d30 .functor AND 1, L_0x14a782e80, L_0x14a781a10, C4<1>, C4<1>;
L_0x14a7830d0 .functor AND 1, L_0x14a782d30, v0x14a7760b0_0, C4<1>, C4<1>;
L_0x14a784760 .functor OR 1, L_0x14a77a770, L_0x14a783480, C4<0>, C4<0>;
L_0x14a783060 .functor NOT 1, v0x14a767fb0_0, C4<0>, C4<0>, C4<0>;
L_0x14a7849f0 .functor AND 1, v0x14a76a360_0, L_0x14a783060, C4<1>, C4<1>;
L_0x1400408c8 .functor BUFT 1, C4<000000000000000000000000000110011>, C4<0>, C4<0>, C4<0>;
v0x14a770180_0 .net/2u *"_ivl_10", 32 0, L_0x1400408c8;  1 drivers
v0x14a770220_0 .net *"_ivl_12", 0 0, L_0x14a781800;  1 drivers
v0x14a7702c0_0 .net *"_ivl_14", 0 0, L_0x14a781940;  1 drivers
v0x14a770350_0 .net *"_ivl_23", 1 0, L_0x14a781c50;  1 drivers
v0x14a7703f0_0 .net *"_ivl_24", 31 0, L_0x14a781cf0;  1 drivers
L_0x140040910 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14a7704e0_0 .net *"_ivl_27", 29 0, L_0x140040910;  1 drivers
L_0x140040958 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14a770590_0 .net/2u *"_ivl_28", 31 0, L_0x140040958;  1 drivers
v0x14a770640_0 .net *"_ivl_30", 0 0, L_0x14a77b360;  1 drivers
v0x14a7706e0_0 .net *"_ivl_32", 0 0, L_0x14a782090;  1 drivers
v0x14a7707f0_0 .net *"_ivl_37", 1 0, L_0x14a782270;  1 drivers
v0x14a7708a0_0 .net *"_ivl_38", 31 0, L_0x14a782350;  1 drivers
L_0x1400409a0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14a770950_0 .net *"_ivl_41", 29 0, L_0x1400409a0;  1 drivers
L_0x1400409e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x14a770a00_0 .net/2u *"_ivl_42", 31 0, L_0x1400409e8;  1 drivers
v0x14a770ab0_0 .net *"_ivl_44", 0 0, L_0x14a782470;  1 drivers
v0x14a770b50_0 .net *"_ivl_46", 0 0, L_0x14a7825e0;  1 drivers
v0x14a770c00_0 .net *"_ivl_5", 7 0, L_0x14a77a7e0;  1 drivers
v0x14a770cb0_0 .net *"_ivl_51", 1 0, L_0x14a782750;  1 drivers
v0x14a770e40_0 .net *"_ivl_52", 31 0, L_0x14a7827f0;  1 drivers
L_0x140040a30 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14a770ed0_0 .net *"_ivl_55", 29 0, L_0x140040a30;  1 drivers
L_0x140040a78 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x14a770f80_0 .net/2u *"_ivl_56", 31 0, L_0x140040a78;  1 drivers
v0x14a771030_0 .net *"_ivl_58", 0 0, L_0x14a782970;  1 drivers
v0x14a7710d0_0 .net *"_ivl_6", 32 0, L_0x14a781560;  1 drivers
v0x14a771180_0 .net *"_ivl_60", 0 0, L_0x14a782a90;  1 drivers
v0x14a771230_0 .net *"_ivl_65", 1 0, L_0x14a782c90;  1 drivers
v0x14a7712e0_0 .net *"_ivl_66", 31 0, L_0x14a782da0;  1 drivers
L_0x140040ac0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14a771390_0 .net *"_ivl_69", 29 0, L_0x140040ac0;  1 drivers
L_0x140040b08 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x14a771440_0 .net/2u *"_ivl_70", 31 0, L_0x140040b08;  1 drivers
v0x14a7714f0_0 .net *"_ivl_72", 0 0, L_0x14a782e80;  1 drivers
v0x14a771590_0 .net *"_ivl_74", 0 0, L_0x14a782d30;  1 drivers
L_0x140040880 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14a771640_0 .net *"_ivl_9", 24 0, L_0x140040880;  1 drivers
v0x14a7716f0_0 .net *"_ivl_94", 0 0, L_0x14a783060;  1 drivers
v0x14a7717a0_0 .net "accum_ovrflow", 0 0, v0x14a76d140_0;  1 drivers
v0x14a771830_0 .net "clk", 0 0, L_0x14a781090;  1 drivers
v0x14a770d40_0 .net "cols", 7 0, L_0x14a7836c0;  1 drivers
v0x14a771ac0_0 .net "data_out_regs", 31 0, v0x14a7633c0_0;  1 drivers
v0x14a771b50_0 .net "data_out_result", 19 0, v0x14a76fee0_0;  1 drivers
v0x14a771be0_0 .net "done", 0 0, v0x14a767fb0_0;  1 drivers
v0x14a771c70_0 .net "en_max_pool", 0 0, L_0x14a783db0;  1 drivers
v0x14a771d00_0 .net "img_addr", 5 0, v0x14a7684c0_0;  1 drivers
v0x14a771d90_0 .net "img_data", 23 0, v0x14a7651d0_0;  1 drivers
v0x14a771e30_0 .net "kern_addr", 5 0, v0x14a7686a0_0;  1 drivers
v0x14a771ed0_0 .net "kern_addr_mode", 0 0, L_0x14a783c30;  1 drivers
v0x14a771f60_0 .net "kern_cols", 2 0, L_0x14a7835a0;  1 drivers
v0x14a772000_0 .net "kern_data", 23 0, v0x14a765bc0_0;  1 drivers
v0x14a7720a0_0 .net "kerns", 2 0, L_0x14a783860;  1 drivers
v0x14a772140_0 .net "mask", 2 0, L_0x14a783e50;  1 drivers
v0x14a7721e0_0 .var "rdata", 31 0;
v0x14a772290_0 .var "ready", 0 0;
v0x14a772330_0 .net "reset", 0 0, L_0x14a77a770;  1 drivers
v0x14a7723c0_0 .net "result_addr", 5 0, v0x14a768a60_0;  1 drivers
v0x14a772460_0 .net "result_cols", 7 0, L_0x14a783a20;  1 drivers
v0x14a772500_0 .net "result_data", 19 0, v0x14a769df0_0;  1 drivers
v0x14a772610_0 .net "result_valid", 0 0, v0x14a76a360_0;  1 drivers
v0x14a772720_0 .net "shift", 3 0, L_0x14a783b10;  1 drivers
v0x14a772830_0 .net "soft_reset", 0 0, L_0x14a783480;  1 drivers
v0x14a7728c0_0 .net "start", 0 0, L_0x14a7833e0;  1 drivers
v0x14a772950_0 .net "stride", 7 0, L_0x14a783980;  1 drivers
v0x14a7729e0_0 .net "valid", 0 0, L_0x14a781a10;  1 drivers
v0x14a772a70_0 .net "wb_clk_i", 0 0, v0x14a775b80_0;  alias, 1 drivers
v0x14a772b00_0 .net "wb_rst_i", 0 0, v0x14a775c10_0;  alias, 1 drivers
v0x14a772b90_0 .net "wbs_ack_o", 0 0, v0x14a772290_0;  alias, 1 drivers
v0x14a772c20_0 .net "wbs_adr_i", 31 0, v0x14a775d50_0;  alias, 1 drivers
v0x14a772cb0_0 .net "wbs_cyc_i", 0 0, v0x14a775de0_0;  alias, 1 drivers
v0x14a772d40_0 .net "wbs_dat_i", 31 0, v0x14a775e70_0;  alias, 1 drivers
v0x14a772dd0_0 .net "wbs_dat_o", 31 0, L_0x14a781b00;  alias, 1 drivers
v0x14a7718c0_0 .net "wbs_sel_i", 3 0, v0x14a775f90_0;  alias, 1 drivers
v0x14a771950_0 .net "wbs_stb_i", 0 0, v0x14a776020_0;  alias, 1 drivers
v0x14a7719e0_0 .net "wbs_we_i", 0 0, v0x14a7760b0_0;  alias, 1 drivers
v0x14a772e60_0 .net "we_img_ram", 0 0, L_0x14a7826a0;  1 drivers
v0x14a772ef0_0 .net "we_kern_ram", 0 0, L_0x14a782c20;  1 drivers
v0x14a772f80_0 .net "we_regs", 0 0, L_0x14a7821c0;  1 drivers
v0x14a773050_0 .net "we_res_ram", 0 0, L_0x14a7830d0;  1 drivers
L_0x14a77a7e0 .part v0x14a775d50_0, 24, 8;
L_0x14a781560 .concat [ 8 25 0 0], L_0x14a77a7e0, L_0x140040880;
L_0x14a781800 .cmp/eq 33, L_0x14a781560, L_0x1400408c8;
L_0x14a781c50 .part v0x14a775d50_0, 8, 2;
L_0x14a781cf0 .concat [ 2 30 0 0], L_0x14a781c50, L_0x140040910;
L_0x14a77b360 .cmp/eq 32, L_0x14a781cf0, L_0x140040958;
L_0x14a782270 .part v0x14a775d50_0, 8, 2;
L_0x14a782350 .concat [ 2 30 0 0], L_0x14a782270, L_0x1400409a0;
L_0x14a782470 .cmp/eq 32, L_0x14a782350, L_0x1400409e8;
L_0x14a782750 .part v0x14a775d50_0, 8, 2;
L_0x14a7827f0 .concat [ 2 30 0 0], L_0x14a782750, L_0x140040a30;
L_0x14a782970 .cmp/eq 32, L_0x14a7827f0, L_0x140040a78;
L_0x14a782c90 .part v0x14a775d50_0, 8, 2;
L_0x14a782da0 .concat [ 2 30 0 0], L_0x14a782c90, L_0x140040ac0;
L_0x14a782e80 .cmp/eq 32, L_0x14a782da0, L_0x140040b08;
L_0x14a783fe0 .part v0x14a775d50_0, 2, 2;
L_0x14a784950 .part L_0x14a783980, 0, 6;
L_0x14a784a80 .part L_0x14a783a20, 0, 6;
L_0x14a784b20 .part v0x14a775e70_0, 0, 24;
L_0x14a784c60 .part v0x14a775d50_0, 2, 6;
L_0x14a784d00 .part v0x14a775e70_0, 0, 24;
L_0x14a784bc0 .part v0x14a775d50_0, 2, 6;
L_0x14a784ee0 .part v0x14a775d50_0, 2, 6;
S_0x14a762560 .scope module, "cfg_regs_inst" "regs" 4 91, 5 3 0, S_0x14a761d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 1 "start";
    .port_info 7 /OUTPUT 1 "soft_reset";
    .port_info 8 /OUTPUT 3 "kern_cols";
    .port_info 9 /OUTPUT 8 "cols";
    .port_info 10 /OUTPUT 3 "kerns";
    .port_info 11 /OUTPUT 8 "stride";
    .port_info 12 /OUTPUT 1 "kern_addr_mode";
    .port_info 13 /OUTPUT 8 "result_cols";
    .port_info 14 /OUTPUT 4 "shift";
    .port_info 15 /OUTPUT 1 "en_max_pool";
    .port_info 16 /OUTPUT 3 "mask";
    .port_info 17 /INPUT 1 "done";
    .port_info 18 /INPUT 1 "accum_ovrflow";
P_0x14a762720 .param/l "DWIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0x14a7639e0_0 .net *"_ivl_6", 29 0, L_0x14a783160;  1 drivers
v0x14a763aa0_0 .net "accum_ovrflow", 0 0, v0x14a76d140_0;  alias, 1 drivers
v0x14a763b40_0 .net "addr", 1 0, L_0x14a783fe0;  1 drivers
v0x14a763bd0_0 .net "clk", 0 0, L_0x14a781090;  alias, 1 drivers
v0x14a763c60_0 .net "cols", 7 0, L_0x14a7836c0;  alias, 1 drivers
v0x14a763d30_0 .net "data_in", 31 0, v0x14a775e70_0;  alias, 1 drivers
v0x14a763dc0_0 .net "data_out", 31 0, v0x14a7633c0_0;  alias, 1 drivers
v0x14a763e60_0 .net "done", 0 0, v0x14a767fb0_0;  alias, 1 drivers
v0x14a763ef0_0 .net "en_max_pool", 0 0, L_0x14a783db0;  alias, 1 drivers
v0x14a764010_0 .net "kern_addr_mode", 0 0, L_0x14a783c30;  alias, 1 drivers
v0x14a7640b0_0 .net "kern_cols", 2 0, L_0x14a7835a0;  alias, 1 drivers
v0x14a764160_0 .net "kerns", 2 0, L_0x14a783860;  alias, 1 drivers
v0x14a764210_0 .net "mask", 2 0, L_0x14a783e50;  alias, 1 drivers
v0x14a7642c0 .array "regs", 4 0;
v0x14a7642c0_0 .net v0x14a7642c0 0, 31 0, v0x14a763090_0; 1 drivers
v0x14a7642c0_1 .net v0x14a7642c0 1, 31 0, v0x14a763120_0; 1 drivers
v0x14a7642c0_2 .net v0x14a7642c0 2, 31 0, v0x14a7631b0_0; 1 drivers
v0x14a7642c0_3 .net v0x14a7642c0 3, 31 0, v0x14a763280_0; 1 drivers
o0x140012840 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x14a7642c0_4 .net v0x14a7642c0 4, 31 0, o0x140012840; 0 drivers
v0x14a764430_0 .net "reset", 0 0, L_0x14a77a770;  alias, 1 drivers
v0x14a7644c0_0 .net "result_cols", 7 0, L_0x14a783a20;  alias, 1 drivers
v0x14a764550_0 .net "shift", 3 0, L_0x14a783b10;  alias, 1 drivers
v0x14a7646e0_0 .net "soft_reset", 0 0, L_0x14a783480;  alias, 1 drivers
v0x14a764770_0 .net "start", 0 0, L_0x14a7833e0;  alias, 1 drivers
v0x14a764810_0 .net "stride", 7 0, L_0x14a783980;  alias, 1 drivers
v0x14a7648c0_0 .net "wr_en", 0 0, L_0x14a7821c0;  alias, 1 drivers
L_0x14a783160 .part v0x14a763090_0, 2, 30;
L_0x14a783240 .concat [ 1 1 30 0], v0x14a767fb0_0, v0x14a76d140_0, L_0x14a783160;
L_0x14a7833e0 .part v0x14a763090_0, 2, 1;
L_0x14a783480 .part v0x14a763090_0, 3, 1;
L_0x14a7835a0 .part v0x14a763120_0, 0, 3;
L_0x14a7836c0 .part v0x14a763120_0, 8, 8;
L_0x14a783860 .part v0x14a763120_0, 16, 3;
L_0x14a783980 .part v0x14a763120_0, 24, 8;
L_0x14a783a20 .part v0x14a7631b0_0, 0, 8;
L_0x14a783b10 .part v0x14a7631b0_0, 8, 4;
L_0x14a783c30 .part v0x14a7631b0_0, 16, 1;
L_0x14a783db0 .part v0x14a7631b0_0, 17, 1;
L_0x14a783e50 .part v0x14a7631b0_0, 18, 3;
S_0x14a762a30 .scope module, "ctrl_status_regs_4_inst" "ctrl_status_regs_4" 5 42, 6 15 0, S_0x14a762560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 32 "ctrl0";
    .port_info 7 /OUTPUT 32 "ctrl1";
    .port_info 8 /OUTPUT 32 "ctrl2";
    .port_info 9 /OUTPUT 32 "ctrl3";
    .port_info 10 /INPUT 32 "status0";
    .port_info 11 /INPUT 32 "status1";
    .port_info 12 /INPUT 32 "status2";
    .port_info 13 /INPUT 32 "status3";
P_0x14a762c00 .param/l "DWIDTH" 0 6 17, +C4<00000000000000000000000000100000>;
v0x14a762f30_0 .net "addr", 1 0, L_0x14a783fe0;  alias, 1 drivers
v0x14a762ff0_0 .net "clk", 0 0, L_0x14a781090;  alias, 1 drivers
v0x14a763090_0 .var "ctrl0", 31 0;
v0x14a763120_0 .var "ctrl1", 31 0;
v0x14a7631b0_0 .var "ctrl2", 31 0;
v0x14a763280_0 .var "ctrl3", 31 0;
v0x14a763320_0 .net "data_in", 31 0, v0x14a775e70_0;  alias, 1 drivers
v0x14a7633c0_0 .var "data_out", 31 0;
v0x14a763470_0 .net "reset", 0 0, L_0x14a77a770;  alias, 1 drivers
v0x14a763580_0 .net "status0", 31 0, L_0x14a783240;  1 drivers
v0x14a763620_0 .net "status1", 31 0, v0x14a763120_0;  alias, 1 drivers
v0x14a7636e0_0 .net "status2", 31 0, v0x14a7631b0_0;  alias, 1 drivers
v0x14a763770_0 .net "status3", 31 0, v0x14a763280_0;  alias, 1 drivers
v0x14a763800_0 .net "wr_en", 0 0, L_0x14a7821c0;  alias, 1 drivers
E_0x14a762e60/0 .event anyedge, v0x14a762f30_0, v0x14a763580_0, v0x14a763120_0, v0x14a7631b0_0;
E_0x14a762e60/1 .event anyedge, v0x14a763280_0;
E_0x14a762e60 .event/or E_0x14a762e60/0, E_0x14a762e60/1;
E_0x14a762ee0 .event posedge, v0x14a762ff0_0;
S_0x14a764ab0 .scope module, "img_dffram" "dffram" 4 153, 7 1 0, S_0x14a761d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x14a7627c0 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000000110>;
P_0x14a762800 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000011000>;
v0x14a764e90_0 .net "adr_r", 5 0, v0x14a7684c0_0;  alias, 1 drivers
v0x14a764f40_0 .net "adr_w", 5 0, L_0x14a784c60;  1 drivers
v0x14a764fe0_0 .net "clk", 0 0, L_0x14a781090;  alias, 1 drivers
v0x14a765070_0 .net "dat_i", 23 0, L_0x14a784b20;  1 drivers
v0x14a765100_0 .var "dat_o", 23 0;
v0x14a7651d0_0 .var "dat_o2", 23 0;
v0x14a765280 .array "r", 63 0, 23 0;
v0x14a765320_0 .net "we", 0 0, L_0x14a7826a0;  alias, 1 drivers
S_0x14a765470 .scope module, "kerns_dffram" "dffram" 4 169, 7 1 0, S_0x14a761d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x14a765630 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000000110>;
P_0x14a765670 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000011000>;
v0x14a7658a0_0 .net "adr_r", 5 0, v0x14a7686a0_0;  alias, 1 drivers
v0x14a765950_0 .net "adr_w", 5 0, L_0x14a784bc0;  1 drivers
v0x14a7659f0_0 .net "clk", 0 0, L_0x14a781090;  alias, 1 drivers
v0x14a765a80_0 .net "dat_i", 23 0, L_0x14a784d00;  1 drivers
v0x14a765b10_0 .var "dat_o", 23 0;
v0x14a765bc0_0 .var "dat_o2", 23 0;
v0x14a765c70 .array "r", 63 0, 23 0;
v0x14a765d10_0 .net "we", 0 0, L_0x14a782c20;  alias, 1 drivers
S_0x14a765e60 .scope module, "ren_conv_inst" "ren_conv" 4 123, 8 4 0, S_0x14a761d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 6 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 6 "result_cols";
    .port_info 10 /INPUT 4 "shift";
    .port_info 11 /INPUT 1 "en_max_pool";
    .port_info 12 /INPUT 3 "mask";
    .port_info 13 /INPUT 24 "img_data";
    .port_info 14 /INPUT 24 "kern_data";
    .port_info 15 /OUTPUT 6 "kern_addr";
    .port_info 16 /OUTPUT 6 "img_addr";
    .port_info 17 /OUTPUT 6 "result_addr";
    .port_info 18 /OUTPUT 20 "result_data";
    .port_info 19 /OUTPUT 1 "result_valid";
    .port_info 20 /OUTPUT 1 "accum_ovrflow";
P_0x14a766020 .param/l "COL_WIDTH" 0 8 7, +C4<00000000000000000000000000001000>;
P_0x14a766060 .param/l "IMG_ADDR_WIDTH" 0 8 9, +C4<00000000000000000000000000000110>;
P_0x14a7660a0 .param/l "IMG_DWIDTH" 0 8 12, +C4<00000000000000000000000000011000>;
P_0x14a7660e0 .param/l "KERN_CNT_WIDTH" 0 8 8, +C4<00000000000000000000000000000011>;
P_0x14a766120 .param/l "KERN_COL_WIDTH" 0 8 6, +C4<00000000000000000000000000000011>;
P_0x14a766160 .param/l "KERN_DWIDTH" 0 8 13, +C4<00000000000000000000000000011000>;
P_0x14a7661a0 .param/l "RESULT_DWIDTH" 0 8 14, +C4<00000000000000000000000000010100>;
P_0x14a7661e0 .param/l "RSLT_ADDR_WIDTH" 0 8 10, +C4<00000000000000000000000000000110>;
P_0x14a766220 .param/l "SHFT_WIDTH" 0 8 11, +C4<00000000000000000000000000000100>;
v0x14a76e590_0 .net "accum_ovrflow", 0 0, v0x14a76d140_0;  alias, 1 drivers
v0x14a76e670_0 .net "clk", 0 0, L_0x14a781090;  alias, 1 drivers
v0x14a76e700_0 .net "clr_col_cnt", 0 0, v0x14a767940_0;  1 drivers
v0x14a76e790_0 .net "clr_k_col_cnt", 0 0, v0x14a767b10_0;  1 drivers
v0x14a76e820_0 .net "cols", 7 0, L_0x14a7836c0;  alias, 1 drivers
v0x14a76e8f0_0 .net "done", 0 0, v0x14a767fb0_0;  alias, 1 drivers
v0x14a76e9c0_0 .net "en_max_pool", 0 0, L_0x14a783db0;  alias, 1 drivers
v0x14a76ea50_0 .net "img_addr", 5 0, v0x14a7684c0_0;  alias, 1 drivers
v0x14a76eb20_0 .net "img_data", 23 0, v0x14a7651d0_0;  alias, 1 drivers
v0x14a76ec30_0 .net "kern_addr", 5 0, v0x14a7686a0_0;  alias, 1 drivers
v0x14a76ed00_0 .net "kern_addr_mode", 0 0, L_0x14a783c30;  alias, 1 drivers
v0x14a76edd0_0 .net "kern_cols", 2 0, L_0x14a7835a0;  alias, 1 drivers
v0x14a76eea0_0 .net "kern_data", 23 0, v0x14a765bc0_0;  alias, 1 drivers
v0x14a76ef70_0 .net "kerns", 2 0, L_0x14a783860;  alias, 1 drivers
v0x14a76f040_0 .net "mask", 2 0, L_0x14a783e50;  alias, 1 drivers
v0x14a76f0d0_0 .net "reset", 0 0, L_0x14a784760;  1 drivers
v0x14a76f160_0 .net "result_addr", 5 0, v0x14a768a60_0;  alias, 1 drivers
v0x14a76f2f0_0 .net "result_cols", 5 0, L_0x14a784a80;  1 drivers
v0x14a76f380_0 .net "result_data", 19 0, v0x14a769df0_0;  alias, 1 drivers
v0x14a76f410_0 .net "result_valid", 0 0, v0x14a76a360_0;  alias, 1 drivers
v0x14a76f4a0_0 .net "shift", 3 0, L_0x14a783b10;  alias, 1 drivers
v0x14a76f530_0 .net "start", 0 0, L_0x14a7833e0;  alias, 1 drivers
v0x14a76f640_0 .net "stride", 5 0, L_0x14a784950;  1 drivers
S_0x14a766890 .scope module, "agu_inst" "agu" 8 59, 9 3 0, S_0x14a765e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "en_result_addr";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 6 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 6 "result_cols";
    .port_info 10 /OUTPUT 6 "kern_addr";
    .port_info 11 /OUTPUT 6 "img_addr";
    .port_info 12 /OUTPUT 6 "result_addr";
    .port_info 13 /OUTPUT 1 "clr_k_col_cnt";
    .port_info 14 /OUTPUT 1 "clr_col_cnt";
    .port_info 15 /OUTPUT 1 "done";
P_0x14a766a60 .param/l "COL_WIDTH" 0 9 6, +C4<00000000000000000000000000001000>;
P_0x14a766aa0 .param/l "IMG_ADDR_WIDTH" 0 9 8, +C4<00000000000000000000000000000110>;
P_0x14a766ae0 .param/l "KERN_CNT_WIDTH" 0 9 7, +C4<00000000000000000000000000000011>;
P_0x14a766b20 .param/l "KERN_COL_WIDTH" 0 9 5, +C4<00000000000000000000000000000011>;
P_0x14a766b60 .param/l "RSLT_ADDR_WIDTH" 0 9 9, +C4<00000000000000000000000000000110>;
v0x14a7678a0_0 .net "clk", 0 0, L_0x14a781090;  alias, 1 drivers
v0x14a767940_0 .var "clr_col_cnt", 0 0;
v0x14a7679e0_0 .var "clr_img_addr", 0 0;
v0x14a767a70_0 .var "clr_img_st", 0 0;
v0x14a767b10_0 .var "clr_k_col_cnt", 0 0;
v0x14a767bf0_0 .var "clr_kerns_cnt", 0 0;
v0x14a767c80_0 .net "clr_kerns_cnt_d", 7 0, v0x14a767680_0;  1 drivers
v0x14a767d30_0 .var "clr_result_addr", 0 0;
v0x14a767dc0_0 .var "col_cnt", 7 0;
v0x14a767ef0_0 .net "cols", 7 0, L_0x14a7836c0;  alias, 1 drivers
v0x14a767fb0_0 .var "done", 0 0;
v0x14a768040_0 .var "en_col_cnt", 0 0;
v0x14a7680d0_0 .var "en_img_addr", 0 0;
v0x14a768160_0 .var "en_img_st", 0 0;
v0x14a7681f0_0 .var "en_k_col_cnt", 0 0;
v0x14a768280_0 .var "en_kerns_cnt", 0 0;
v0x14a768320_0 .net "en_result_addr", 0 0, v0x14a76a360_0;  alias, 1 drivers
v0x14a7684c0_0 .var "img_addr", 5 0;
v0x14a768580_0 .var "img_st", 5 0;
v0x14a768610_0 .var "k_col_cnt", 2 0;
v0x14a7686a0_0 .var "kern_addr", 5 0;
v0x14a768730_0 .net "kern_addr_mode", 0 0, L_0x14a783c30;  alias, 1 drivers
v0x14a7687c0_0 .net "kern_cols", 2 0, L_0x14a7835a0;  alias, 1 drivers
v0x14a768870_0 .net "kerns", 2 0, L_0x14a783860;  alias, 1 drivers
v0x14a768920_0 .var "kerns_cnt", 2 0;
v0x14a7689b0_0 .net "reset", 0 0, L_0x14a784760;  alias, 1 drivers
v0x14a768a60_0 .var "result_addr", 5 0;
v0x14a768b00_0 .net "result_cols", 5 0, L_0x14a784a80;  alias, 1 drivers
v0x14a768bb0_0 .net "start", 0 0, L_0x14a7833e0;  alias, 1 drivers
v0x14a768c60_0 .var "start_d", 0 0;
v0x14a768cf0_0 .var "start_pedge", 0 0;
v0x14a768d90_0 .net "stride", 5 0, L_0x14a784950;  alias, 1 drivers
E_0x14a766f00 .event anyedge, v0x14a768a60_0, v0x14a768b00_0, v0x14a768320_0;
E_0x14a766f70 .event anyedge, v0x14a764770_0, v0x14a768c60_0;
E_0x14a766fc0 .event anyedge, v0x14a764010_0, v0x14a768920_0, v0x14a768610_0;
E_0x14a767040 .event anyedge, v0x14a764770_0;
E_0x14a767080 .event anyedge, v0x14a767b10_0;
E_0x14a767100 .event anyedge, v0x14a767940_0;
E_0x14a767150 .event anyedge, v0x14a768920_0, v0x14a764160_0, v0x14a768280_0;
E_0x14a7671d0 .event anyedge, v0x14a767dc0_0, v0x14a763c60_0, v0x14a768040_0;
E_0x14a767230 .event anyedge, v0x14a768610_0, v0x14a7640b0_0, v0x14a764770_0;
S_0x14a7672c0 .scope module, "ser_shift_done" "serial_shift" 9 126, 10 1 0, S_0x14a766890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x14a767190 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000001000>;
v0x14a7675e0_0 .net "clk", 0 0, L_0x14a781090;  alias, 1 drivers
v0x14a767680_0 .var "par_out", 7 0;
v0x14a767720_0 .net "reset", 0 0, L_0x14a784760;  alias, 1 drivers
v0x14a7677b0_0 .net "ser_in", 0 0, v0x14a767bf0_0;  1 drivers
S_0x14a768fc0 .scope module, "datapath_inst" "datapath" 8 87, 11 6 0, S_0x14a765e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4 "shift";
    .port_info 4 /INPUT 1 "en_max_pool";
    .port_info 5 /INPUT 3 "mask";
    .port_info 6 /INPUT 24 "img_data";
    .port_info 7 /INPUT 24 "kern_data";
    .port_info 8 /OUTPUT 20 "result_data";
    .port_info 9 /OUTPUT 1 "result_valid";
    .port_info 10 /INPUT 1 "clr_k_col_cnt";
    .port_info 11 /INPUT 1 "clr_col_cnt";
    .port_info 12 /OUTPUT 1 "accum_ovrflow";
P_0x14a769190 .param/l "CLR_DLY" 1 11 168, +C4<00000000000000000000000000000010>;
P_0x14a7691d0 .param/l "CLR_DLY_WIDTH" 1 11 169, +C4<00000000000000000000000000000011>;
P_0x14a769210 .param/l "DLY_WIDTH" 1 11 152, +C4<00000000000000000000000000010000>;
P_0x14a769250 .param/l "IMG_DWIDTH" 0 11 8, +C4<00000000000000000000000000011000>;
P_0x14a769290 .param/l "KERN_DWIDTH" 0 11 9, +C4<00000000000000000000000000011000>;
P_0x14a7692d0 .param/l "RESULT_DWIDTH" 0 11 10, +C4<00000000000000000000000000010100>;
P_0x14a769310 .param/l "SHFT_WIDTH" 0 11 11, +C4<00000000000000000000000000000100>;
L_0x14a7845e0 .functor OR 1, L_0x14a784760, L_0x14a784540, C4<0>, C4<0>;
L_0x14a7846f0 .functor AND 1, v0x14a76d5a0_0, L_0x14a784650, C4<1>, C4<1>;
v0x14a76cfe0_0 .net *"_ivl_13", 0 0, L_0x14a784540;  1 drivers
v0x14a76d0a0_0 .net *"_ivl_17", 0 0, L_0x14a784650;  1 drivers
v0x14a76d140_0 .var "accum_ovrflow", 0 0;
v0x14a76d210_0 .net "clk", 0 0, L_0x14a781090;  alias, 1 drivers
v0x14a76d2a0_0 .net "clr_col_cnt", 0 0, v0x14a767940_0;  alias, 1 drivers
v0x14a76d3b0_0 .net "clr_col_cnt_d", 7 0, v0x14a76baf0_0;  1 drivers
v0x14a76d440_0 .net "clr_k_col_cnt", 0 0, v0x14a767b10_0;  alias, 1 drivers
v0x14a76d510_0 .net "clr_k_col_cnt_d", 2 0, v0x14a76c1c0_0;  1 drivers
v0x14a76d5a0_0 .var "clr_mult_accum", 0 0;
v0x14a76d6b0_0 .net "en_max_pool", 0 0, L_0x14a783db0;  alias, 1 drivers
v0x14a76d740_0 .net "img_data", 23 0, v0x14a7651d0_0;  alias, 1 drivers
v0x14a76d7d0_0 .net "kern_data", 23 0, v0x14a765bc0_0;  alias, 1 drivers
v0x14a76d860_0 .net "mask", 2 0, L_0x14a783e50;  alias, 1 drivers
v0x14a76d910_0 .var "mult_accum", 19 0;
v0x14a76d9c0_0 .var "mult_accum_mux", 20 0;
v0x14a76da50_0 .var "mult_accum_r", 20 0;
v0x14a76db00_0 .net "mult_out0", 15 0, v0x14a76a9e0_0;  1 drivers
v0x14a76dcc0_0 .var "mult_out0_r", 15 0;
v0x14a76dd50_0 .net "mult_out1", 15 0, v0x14a76b020_0;  1 drivers
v0x14a76dde0_0 .var "mult_out1_r", 15 0;
v0x14a76de70_0 .net "mult_out2", 15 0, v0x14a76b650_0;  1 drivers
v0x14a76df00_0 .var "mult_out2_r", 15 0;
v0x14a76dfa0_0 .net "reset", 0 0, L_0x14a784760;  alias, 1 drivers
v0x14a76e030_0 .net "result_data", 19 0, v0x14a769df0_0;  alias, 1 drivers
v0x14a76e0f0_0 .net "result_valid", 0 0, v0x14a76a360_0;  alias, 1 drivers
v0x14a76e1c0_0 .net "shift", 3 0, L_0x14a783b10;  alias, 1 drivers
v0x14a76e290_0 .net "shift_out", 19 0, v0x14a76cea0_0;  1 drivers
v0x14a76e360_0 .net "start", 0 0, L_0x14a7833e0;  alias, 1 drivers
v0x14a76e3f0_0 .net "start_d", 15 0, v0x14a76c6f0_0;  1 drivers
E_0x14a7697a0 .event anyedge, v0x14a76c1c0_0, v0x14a76c6f0_0;
E_0x14a7697f0 .event anyedge, v0x14a76da50_0;
E_0x14a769840 .event anyedge, v0x14a76d5a0_0, v0x14a76da50_0;
L_0x14a784080 .part v0x14a7651d0_0, 0, 8;
L_0x14a7841a0 .part v0x14a765bc0_0, 0, 8;
L_0x14a7842c0 .part v0x14a7651d0_0, 8, 8;
L_0x14a784360 .part v0x14a765bc0_0, 8, 8;
L_0x14a784400 .part v0x14a7651d0_0, 16, 8;
L_0x14a7844a0 .part v0x14a765bc0_0, 16, 8;
L_0x14a784540 .part v0x14a76baf0_0, 3, 1;
L_0x14a784650 .part v0x14a76c6f0_0, 2, 1;
S_0x14a7698a0 .scope module, "max_pool_inst" "max_pool" 11 141, 12 1 0, S_0x14a768fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en_maxpool";
    .port_info 3 /INPUT 20 "data_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /OUTPUT 20 "data_out";
    .port_info 6 /OUTPUT 1 "valid_out";
P_0x14a769a10 .param/l "DWIDTH" 0 12 3, +C4<00000000000000000000000000010100>;
v0x14a769cb0_0 .net "clk", 0 0, L_0x14a781090;  alias, 1 drivers
v0x14a769d50_0 .net "data_in", 19 0, v0x14a76cea0_0;  alias, 1 drivers
v0x14a769df0_0 .var "data_out", 19 0;
v0x14a769e80_0 .var "data_r", 19 0;
v0x14a769f10_0 .net "en_maxpool", 0 0, L_0x14a783db0;  alias, 1 drivers
v0x14a769fe0_0 .var "max_pool_out", 19 0;
v0x14a76a070_0 .var "max_pool_valid", 0 0;
v0x14a76a100_0 .net "reset", 0 0, L_0x14a7845e0;  1 drivers
v0x14a76a1a0_0 .var "toggle", 0 0;
v0x14a76a2c0_0 .net "valid_in", 0 0, L_0x14a7846f0;  1 drivers
v0x14a76a360_0 .var "valid_out", 0 0;
E_0x14a769c00 .event anyedge, v0x14a76a1a0_0, v0x14a76a2c0_0;
E_0x14a769c60 .event anyedge, v0x14a769e80_0, v0x14a769d50_0;
S_0x14a76a470 .scope module, "mult_inst0" "mult" 11 58, 13 1 0, S_0x14a768fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x14a76a640 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x14a76a680 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x14a76a880_0 .net/s "a", 7 0, L_0x14a784080;  1 drivers
v0x14a76a940_0 .net/s "b", 7 0, L_0x14a7841a0;  1 drivers
v0x14a76a9e0_0 .var/s "out", 15 0;
E_0x14a76a830 .event anyedge, v0x14a76a880_0, v0x14a76a940_0;
S_0x14a76aa80 .scope module, "mult_inst1" "mult" 11 70, 13 1 0, S_0x14a768fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x14a76ac40 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x14a76ac80 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x14a76aec0_0 .net/s "a", 7 0, L_0x14a7842c0;  1 drivers
v0x14a76af80_0 .net/s "b", 7 0, L_0x14a784360;  1 drivers
v0x14a76b020_0 .var/s "out", 15 0;
E_0x14a76ae70 .event anyedge, v0x14a76aec0_0, v0x14a76af80_0;
S_0x14a76b0c0 .scope module, "mult_inst2" "mult" 11 82, 13 1 0, S_0x14a768fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x14a76b280 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x14a76b2c0 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x14a76b4f0_0 .net/s "a", 7 0, L_0x14a784400;  1 drivers
v0x14a76b5b0_0 .net/s "b", 7 0, L_0x14a7844a0;  1 drivers
v0x14a76b650_0 .var/s "out", 15 0;
E_0x14a76b490 .event anyedge, v0x14a76b4f0_0, v0x14a76b5b0_0;
S_0x14a76b6f0 .scope module, "ser_shift_clr_col" "serial_shift" 11 192, 10 1 0, S_0x14a768fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x14a76b8f0 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000001000>;
v0x14a76ba50_0 .net "clk", 0 0, L_0x14a781090;  alias, 1 drivers
v0x14a76baf0_0 .var "par_out", 7 0;
v0x14a76bb90_0 .net "reset", 0 0, L_0x14a784760;  alias, 1 drivers
v0x14a76bc20_0 .net "ser_in", 0 0, v0x14a767940_0;  alias, 1 drivers
S_0x14a76bce0 .scope module, "ser_shift_clr_k_col" "serial_shift" 11 176, 10 1 0, S_0x14a768fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 3 "par_out";
P_0x14a76bea0 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000000011>;
v0x14a76c020_0 .net "clk", 0 0, L_0x14a781090;  alias, 1 drivers
v0x14a76c1c0_0 .var "par_out", 2 0;
v0x14a76c250_0 .net "reset", 0 0, L_0x14a784760;  alias, 1 drivers
v0x14a76c2e0_0 .net "ser_in", 0 0, v0x14a767b10_0;  alias, 1 drivers
S_0x14a76c370 .scope module, "ser_shift_start" "serial_shift" 11 159, 10 1 0, S_0x14a768fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 16 "par_out";
P_0x14a76c4e0 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000010000>;
v0x14a76c660_0 .net "clk", 0 0, L_0x14a781090;  alias, 1 drivers
v0x14a76c6f0_0 .var "par_out", 15 0;
v0x14a76c790_0 .net "reset", 0 0, L_0x14a784760;  alias, 1 drivers
v0x14a76c8a0_0 .net "ser_in", 0 0, L_0x14a7833e0;  alias, 1 drivers
S_0x14a76c930 .scope module, "shifter_inst" "shifter" 11 129, 14 1 0, S_0x14a768fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 20 "in";
    .port_info 1 /INPUT 4 "shift";
    .port_info 2 /OUTPUT 20 "out";
P_0x14a76caf0 .param/l "IN_WIDTH" 0 14 3, +C4<00000000000000000000000000010100>;
P_0x14a76cb30 .param/l "OUT_WIDTH" 0 14 5, +C4<00000000000000000000000000010100>;
P_0x14a76cb70 .param/l "SHFT_WIDTH" 0 14 4, +C4<00000000000000000000000000000100>;
v0x14a76cde0_0 .net "in", 19 0, v0x14a76d910_0;  1 drivers
v0x14a76cea0_0 .var "out", 19 0;
v0x14a76cf40_0 .net "shift", 3 0, L_0x14a783b10;  alias, 1 drivers
E_0x14a76cd80 .event anyedge, v0x14a764550_0, v0x14a76cde0_0;
S_0x14a76f7d0 .scope module, "results_dffram" "dffram" 4 185, 7 1 0, S_0x14a761d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 20 "dat_o";
    .port_info 3 /OUTPUT 20 "dat_o2";
    .port_info 4 /INPUT 20 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x14a7665e0 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000000110>;
P_0x14a766620 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000010100>;
v0x14a76fbc0_0 .net "adr_r", 5 0, L_0x14a784ee0;  1 drivers
v0x14a76fc70_0 .net "adr_w", 5 0, v0x14a768a60_0;  alias, 1 drivers
v0x14a76fd10_0 .net "clk", 0 0, L_0x14a781090;  alias, 1 drivers
v0x14a76fda0_0 .net "dat_i", 19 0, v0x14a769df0_0;  alias, 1 drivers
v0x14a76fe30_0 .var "dat_o", 19 0;
v0x14a76fee0_0 .var "dat_o2", 19 0;
v0x14a76ff90 .array "r", 63 0, 19 0;
v0x14a770030_0 .net "we", 0 0, L_0x14a7849f0;  1 drivers
S_0x14a774270 .scope task, "wb_read" "wb_read" 2 522, 2 522 0, S_0x14a6e1580;
 .timescale 0 0;
v0x14a774460_0 .var "addr", 31 0;
v0x14a7744f0_0 .var "data", 31 0;
TD_tb_ren_conv_top_wrapper.wb_read ;
    %wait E_0x14a6ab800;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14a776020_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14a775de0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14a7760b0_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x14a775f90_0, 0, 4;
    %load/vec4 v0x14a774460_0;
    %store/vec4 v0x14a775d50_0, 0, 32;
    %wait E_0x14a6ab800;
T_7.52 ;
    %load/vec4 v0x14a775ca0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz T_7.53, 8;
    %wait E_0x14a6ab800;
    %jmp T_7.52;
T_7.53 ;
    %delay 1, 0;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x14a776020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14a775de0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x14a7760b0_0, 0, 1;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x14a775f90_0, 0, 4;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x14a775d50_0, 0, 32;
    %load/vec4 v0x14a775f00_0;
    %store/vec4 v0x14a7744f0_0, 0, 32;
    %end;
S_0x14a774580 .scope task, "wb_write" "wb_write" 2 495, 2 495 0, S_0x14a6e1580;
 .timescale 0 0;
v0x14a774740_0 .var "addr", 31 0;
v0x14a7747d0_0 .var "data", 31 0;
TD_tb_ren_conv_top_wrapper.wb_write ;
    %wait E_0x14a6ab800;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14a776020_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14a775de0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14a7760b0_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x14a775f90_0, 0, 4;
    %load/vec4 v0x14a7747d0_0;
    %store/vec4 v0x14a775e70_0, 0, 32;
    %load/vec4 v0x14a774740_0;
    %store/vec4 v0x14a775d50_0, 0, 32;
    %wait E_0x14a6ab800;
T_8.54 ;
    %load/vec4 v0x14a775ca0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz T_8.55, 8;
    %wait E_0x14a6ab800;
    %jmp T_8.54;
T_8.55 ;
    %delay 1, 0;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x14a776020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14a775de0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x14a7760b0_0, 0, 1;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x14a775f90_0, 0, 4;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x14a775e70_0, 0, 32;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x14a775d50_0, 0, 32;
    %end;
S_0x14a774880 .scope task, "write_image" "write_image" 2 435, 2 435 0, S_0x14a6e1580;
 .timescale 0 0;
v0x14a774a40_0 .var "inst_no", 7 0;
TD_tb_ren_conv_top_wrapper.write_image ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14a774f90_0, 0, 32;
T_9.56 ;
    %load/vec4 v0x14a774f90_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_9.57, 5;
    %pushi/vec4 805306624, 0, 32;
    %load/vec4 v0x14a774a40_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x14a774f90_0;
    %muli 4, 0, 32;
    %add;
    %store/vec4 v0x14a774740_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x14a774f90_0;
    %load/vec4a v0x14a775040, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14a7747d0_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x14a774580;
    %join;
    %load/vec4 v0x14a774f90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14a774f90_0, 0, 32;
    %jmp T_9.56;
T_9.57 ;
    %end;
S_0x14a774b00 .scope task, "write_kernel" "write_kernel" 2 445, 2 445 0, S_0x14a6e1580;
 .timescale 0 0;
v0x14a774cc0_0 .var "inst_no", 7 0;
TD_tb_ren_conv_top_wrapper.write_kernel ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14a774f90_0, 0, 32;
T_10.58 ;
    %load/vec4 v0x14a774f90_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_10.59, 5;
    %pushi/vec4 805306880, 0, 32;
    %load/vec4 v0x14a774cc0_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x14a774f90_0;
    %muli 4, 0, 32;
    %add;
    %store/vec4 v0x14a774740_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x14a774f90_0;
    %load/vec4a v0x14a775320, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14a7747d0_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x14a774580;
    %join;
    %load/vec4 v0x14a774f90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14a774f90_0, 0, 32;
    %jmp T_10.58;
T_10.59 ;
    %end;
    .scope S_0x14a70d320;
T_11 ;
    %wait E_0x14a731c90;
    %load/vec4 v0x14a725900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14a730ea0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14a730a40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14a7266b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14a726420_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x14a719b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x14a731cd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %jmp T_11.8;
T_11.4 ;
    %load/vec4 v0x14a725c10_0;
    %assign/vec4 v0x14a730ea0_0, 0;
    %jmp T_11.8;
T_11.5 ;
    %load/vec4 v0x14a725c10_0;
    %assign/vec4 v0x14a730a40_0, 0;
    %jmp T_11.8;
T_11.6 ;
    %load/vec4 v0x14a725c10_0;
    %assign/vec4 v0x14a7266b0_0, 0;
    %jmp T_11.8;
T_11.7 ;
    %load/vec4 v0x14a725c10_0;
    %assign/vec4 v0x14a726420_0, 0;
    %jmp T_11.8;
T_11.8 ;
    %pop/vec4 1;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x14a70d320;
T_12 ;
    %wait E_0x14a731f50;
    %load/vec4 v0x14a731cd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %jmp T_12.4;
T_12.0 ;
    %load/vec4 v0x14a718b50_0;
    %store/vec4 v0x14a7271d0_0, 0, 32;
    %jmp T_12.4;
T_12.1 ;
    %load/vec4 v0x14a71d1f0_0;
    %store/vec4 v0x14a7271d0_0, 0, 32;
    %jmp T_12.4;
T_12.2 ;
    %load/vec4 v0x14a71ca90_0;
    %store/vec4 v0x14a7271d0_0, 0, 32;
    %jmp T_12.4;
T_12.3 ;
    %load/vec4 v0x14a717f80_0;
    %store/vec4 v0x14a7271d0_0, 0, 32;
    %jmp T_12.4;
T_12.4 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x14a719660;
T_13 ;
    %wait E_0x14a731c90;
    %load/vec4 v0x14a71e0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x14a733830_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x14a733830_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x14a71e140_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x14a733830_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x14a71a3f0;
T_14 ;
    %wait E_0x14a731c90;
    %load/vec4 v0x14a6c8930_0;
    %load/vec4 v0x14a71a880_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x14a6d7550_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x14a6f1bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x14a6d7550_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x14a6d7550_0, 0;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x14a71a3f0;
T_15 ;
    %wait E_0x14a69ea80;
    %load/vec4 v0x14a6d7550_0;
    %load/vec4 v0x14a63cc60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x14a6c7c90_0;
    %and;
    %store/vec4 v0x14a71a880_0, 0, 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x14a71a3f0;
T_16 ;
    %wait E_0x14a6a0590;
    %load/vec4 v0x14a6c7c90_0;
    %store/vec4 v0x14a6f1bc0_0, 0, 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x14a71a3f0;
T_17 ;
    %wait E_0x14a731c90;
    %load/vec4 v0x14a6c8930_0;
    %load/vec4 v0x14a70d670_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x14a70bbd0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x14a654be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x14a70bbd0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x14a70bbd0_0, 0;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x14a71a3f0;
T_18 ;
    %wait E_0x14a69f210;
    %load/vec4 v0x14a70bbd0_0;
    %load/vec4 v0x14a6ff270_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x14a654be0_0;
    %and;
    %store/vec4 v0x14a70d670_0, 0, 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x14a71a3f0;
T_19 ;
    %wait E_0x14a6a05d0;
    %load/vec4 v0x14a71a880_0;
    %store/vec4 v0x14a654be0_0, 0, 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x14a71a3f0;
T_20 ;
    %wait E_0x14a731c90;
    %load/vec4 v0x14a6c8930_0;
    %load/vec4 v0x14a71a1e0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x14a6c9f20_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x14a6f05d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x14a6c9f20_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x14a6c9f20_0, 0;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x14a71a3f0;
T_21 ;
    %wait E_0x14a69f190;
    %load/vec4 v0x14a6c9f20_0;
    %load/vec4 v0x14a6c9e90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x14a6f05d0_0;
    %and;
    %store/vec4 v0x14a71a1e0_0, 0, 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x14a71a3f0;
T_22 ;
    %wait E_0x14a69f150;
    %load/vec4 v0x14a70d670_0;
    %store/vec4 v0x14a6f05d0_0, 0, 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x14a71a3f0;
T_23 ;
    %wait E_0x14a731c90;
    %load/vec4 v0x14a6c8930_0;
    %load/vec4 v0x14a71bce0_0;
    %or;
    %load/vec4 v0x14a6c75f0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x14a6af7b0_0;
    %assign/vec4 v0x14a6ef290_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x14a6f1b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x14a6ef290_0;
    %load/vec4 v0x14a6af7b0_0;
    %add;
    %assign/vec4 v0x14a6ef290_0, 0;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x14a71a3f0;
T_24 ;
    %wait E_0x14a69f150;
    %load/vec4 v0x14a70d670_0;
    %store/vec4 v0x14a71bce0_0, 0, 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x14a71a3f0;
T_25 ;
    %wait E_0x14a6a05d0;
    %load/vec4 v0x14a71a880_0;
    %store/vec4 v0x14a6f1b30_0, 0, 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x14a71a3f0;
T_26 ;
    %wait E_0x14a731c90;
    %load/vec4 v0x14a6c8930_0;
    %load/vec4 v0x14a71bce0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x14a6ef200_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x14a71bc50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x14a6ef290_0;
    %assign/vec4 v0x14a6ef200_0, 0;
    %jmp T_26.3;
T_26.2 ;
    %load/vec4 v0x14a654c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %load/vec4 v0x14a6ef200_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x14a6ef200_0, 0;
T_26.4 ;
T_26.3 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x14a71a3f0;
T_27 ;
    %wait E_0x14a6a05d0;
    %load/vec4 v0x14a71a880_0;
    %store/vec4 v0x14a71bc50_0, 0, 1;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x14a71a3f0;
T_28 ;
    %wait E_0x14a6a0590;
    %load/vec4 v0x14a6c7c90_0;
    %store/vec4 v0x14a654c70_0, 0, 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x14a71a3f0;
T_29 ;
    %wait E_0x14a6a0530;
    %load/vec4 v0x14a63cbd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_29.0, 8;
    %load/vec4 v0x14a6c9f20_0;
    %load/vec4 v0x14a6d7550_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_29.1, 8;
T_29.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x14a6c9f20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14a6d7550_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_29.1, 8;
 ; End of false expr.
    %blend;
T_29.1;
    %store/vec4 v0x14a6d75e0_0, 0, 6;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x14a71a3f0;
T_30 ;
    %wait E_0x14a731c90;
    %load/vec4 v0x14a6c8930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14a6c7560_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x14a6c7c90_0;
    %assign/vec4 v0x14a6c7560_0, 0;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x14a71a3f0;
T_31 ;
    %wait E_0x14a6a04f0;
    %load/vec4 v0x14a6c7c90_0;
    %load/vec4 v0x14a6c7560_0;
    %inv;
    %and;
    %store/vec4 v0x14a6c75f0_0, 0, 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x14a71a3f0;
T_32 ;
    %wait E_0x14a731c90;
    %load/vec4 v0x14a6c8930_0;
    %load/vec4 v0x14a70bb40_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x14a6c89c0_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x14a6f0660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0x14a6c89c0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x14a6c89c0_0, 0;
T_32.2 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x14a71a3f0;
T_33 ;
    %wait E_0x14a6b8100;
    %load/vec4 v0x14a6c89c0_0;
    %load/vec4 v0x14a6c7c00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x14a6f0660_0;
    %and;
    %store/vec4 v0x14a70bb40_0, 0, 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x14a71a3f0;
T_34 ;
    %wait E_0x14a731c90;
    %load/vec4 v0x14a6c8930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14a71a910_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x14a71a270_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14a71a910_0, 0;
T_34.2 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x14a6ef410;
T_35 ;
    %wait E_0x14a6e80f0;
    %load/vec4 v0x14a6e8130_0;
    %pad/s 16;
    %load/vec4 v0x14a6e67f0_0;
    %pad/s 16;
    %mul;
    %store/vec4 v0x14a6e6880_0, 0, 16;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x14a6c6a30;
T_36 ;
    %wait E_0x14a6e30a0;
    %load/vec4 v0x14a6ff8b0_0;
    %pad/s 16;
    %load/vec4 v0x14a6ff940_0;
    %pad/s 16;
    %mul;
    %store/vec4 v0x14a65a3a0_0, 0, 16;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x14a6c9a00;
T_37 ;
    %wait E_0x14a6ec770;
    %load/vec4 v0x14a6c1d10_0;
    %pad/s 16;
    %load/vec4 v0x14a6c0400_0;
    %pad/s 16;
    %mul;
    %store/vec4 v0x14a6c0490_0, 0, 16;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x14a6a1c60;
T_38 ;
    %wait E_0x14a62a380;
    %load/vec4 v0x14a69cc20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_38.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_38.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_38.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_38.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_38.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_38.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_38.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_38.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_38.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_38.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_38.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_38.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_38.12, 6;
    %jmp T_38.13;
T_38.0 ;
    %load/vec4 v0x14a62a3c0_0;
    %store/vec4 v0x14a62a450_0, 0, 20;
    %jmp T_38.13;
T_38.1 ;
    %load/vec4 v0x14a62a3c0_0;
    %parti/s 20, 3, 2;
    %store/vec4 v0x14a62a450_0, 0, 20;
    %jmp T_38.13;
T_38.2 ;
    %load/vec4 v0x14a62a3c0_0;
    %parti/s 20, 2, 2;
    %store/vec4 v0x14a62a450_0, 0, 20;
    %jmp T_38.13;
T_38.3 ;
    %load/vec4 v0x14a62a3c0_0;
    %parti/s 20, 5, 3;
    %store/vec4 v0x14a62a450_0, 0, 20;
    %jmp T_38.13;
T_38.4 ;
    %load/vec4 v0x14a62a3c0_0;
    %parti/s 20, 4, 3;
    %store/vec4 v0x14a62a450_0, 0, 20;
    %jmp T_38.13;
T_38.5 ;
    %load/vec4 v0x14a62a3c0_0;
    %parti/s 20, 11, 4;
    %store/vec4 v0x14a62a450_0, 0, 20;
    %jmp T_38.13;
T_38.6 ;
    %load/vec4 v0x14a62a3c0_0;
    %parti/s 20, 10, 4;
    %store/vec4 v0x14a62a450_0, 0, 20;
    %jmp T_38.13;
T_38.7 ;
    %load/vec4 v0x14a62a3c0_0;
    %parti/s 20, 9, 4;
    %store/vec4 v0x14a62a450_0, 0, 20;
    %jmp T_38.13;
T_38.8 ;
    %load/vec4 v0x14a62a3c0_0;
    %parti/s 20, 8, 4;
    %store/vec4 v0x14a62a450_0, 0, 20;
    %jmp T_38.13;
T_38.9 ;
    %load/vec4 v0x14a62a3c0_0;
    %parti/s 20, 23, 5;
    %store/vec4 v0x14a62a450_0, 0, 20;
    %jmp T_38.13;
T_38.10 ;
    %load/vec4 v0x14a62a3c0_0;
    %parti/s 20, 22, 5;
    %store/vec4 v0x14a62a450_0, 0, 20;
    %jmp T_38.13;
T_38.11 ;
    %load/vec4 v0x14a62a3c0_0;
    %parti/s 20, 21, 5;
    %store/vec4 v0x14a62a450_0, 0, 20;
    %jmp T_38.13;
T_38.12 ;
    %load/vec4 v0x14a62a3c0_0;
    %parti/s 20, 20, 5;
    %store/vec4 v0x14a62a450_0, 0, 20;
    %jmp T_38.13;
T_38.13 ;
    %pop/vec4 1;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x14a6efab0;
T_39 ;
    %wait E_0x14a731c90;
    %load/vec4 v0x14a71afb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x14a71c380_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x14a6723b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %load/vec4 v0x14a71d8e0_0;
    %assign/vec4 v0x14a71c380_0, 0;
T_39.2 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x14a6efab0;
T_40 ;
    %wait E_0x14a72afc0;
    %load/vec4 v0x14a71d8e0_0;
    %load/vec4 v0x14a71c380_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_40.0, 8;
    %load/vec4 v0x14a71c380_0;
    %jmp/1 T_40.1, 8;
T_40.0 ; End of true expr.
    %load/vec4 v0x14a71d8e0_0;
    %jmp/0 T_40.1, 8;
 ; End of false expr.
    %blend;
T_40.1;
    %assign/vec4 v0x14a71b650_0, 0;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x14a6efab0;
T_41 ;
    %wait E_0x14a731c90;
    %load/vec4 v0x14a71afb0_0;
    %load/vec4 v0x14a71b5c0_0;
    %inv;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14a691550_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x14a6723b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %load/vec4 v0x14a691550_0;
    %inv;
    %assign/vec4 v0x14a691550_0, 0;
T_41.2 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x14a6efab0;
T_42 ;
    %wait E_0x14a69f8c0;
    %load/vec4 v0x14a691550_0;
    %load/vec4 v0x14a6723b0_0;
    %and;
    %assign/vec4 v0x14a71af20_0, 0;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x14a6efab0;
T_43 ;
    %wait E_0x14a731c90;
    %load/vec4 v0x14a71afb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x14a71c2f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14a672440_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0x14a71b5c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_43.2, 8;
    %load/vec4 v0x14a71b650_0;
    %jmp/1 T_43.3, 8;
T_43.2 ; End of true expr.
    %load/vec4 v0x14a71d8e0_0;
    %jmp/0 T_43.3, 8;
 ; End of false expr.
    %blend;
T_43.3;
    %assign/vec4 v0x14a71c2f0_0, 0;
    %load/vec4 v0x14a71b5c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_43.4, 8;
    %load/vec4 v0x14a71af20_0;
    %jmp/1 T_43.5, 8;
T_43.4 ; End of true expr.
    %load/vec4 v0x14a6723b0_0;
    %jmp/0 T_43.5, 8;
 ; End of false expr.
    %blend;
T_43.5;
    %assign/vec4 v0x14a672440_0, 0;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x14a69ec90;
T_44 ;
    %wait E_0x14a731c90;
    %load/vec4 v0x14a6954e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x14a696e40_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x14a696e40_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0x14a695570_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x14a696e40_0, 0;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x14a6c7770;
T_45 ;
    %wait E_0x14a731c90;
    %load/vec4 v0x14a698660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x14a6c4a40_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x14a6c4a40_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x14a6986f0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x14a6c4a40_0, 0;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x14a6c7e10;
T_46 ;
    %wait E_0x14a731c90;
    %load/vec4 v0x14a6bb380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x14a6bb2f0_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x14a6bb2f0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x14a6d7c10_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x14a6bb2f0_0, 0;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x14a6f16a0;
T_47 ;
    %wait E_0x14a731c90;
    %load/vec4 v0x14a6e3770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x14a70ed40_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x14a71b860_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x14a71b1c0_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x14a718400_0;
    %parti/s 1, 0, 2;
    %replicate 16;
    %load/vec4 v0x14a69fa60_0;
    %and;
    %assign/vec4 v0x14a70ed40_0, 0;
    %load/vec4 v0x14a718400_0;
    %parti/s 1, 1, 2;
    %replicate 16;
    %load/vec4 v0x14a71b7d0_0;
    %and;
    %assign/vec4 v0x14a71b860_0, 0;
    %load/vec4 v0x14a718400_0;
    %parti/s 1, 2, 3;
    %replicate 16;
    %load/vec4 v0x14a71b130_0;
    %and;
    %assign/vec4 v0x14a71b1c0_0, 0;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x14a6f16a0;
T_48 ;
    %wait E_0x14a731c90;
    %load/vec4 v0x14a6e3770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0x14a69f9d0_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0x14a6a0100_0;
    %load/vec4 v0x14a70ed40_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x14a70ed40_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x14a71b860_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x14a71b860_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x14a71b1c0_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x14a71b1c0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x14a69f9d0_0, 0;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x14a6f16a0;
T_49 ;
    %wait E_0x14a6a0c40;
    %load/vec4 v0x14a70ecb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_49.0, 8;
    %pushi/vec4 0, 0, 21;
    %jmp/1 T_49.1, 8;
T_49.0 ; End of true expr.
    %load/vec4 v0x14a69f9d0_0;
    %jmp/0 T_49.1, 8;
 ; End of false expr.
    %blend;
T_49.1;
    %store/vec4 v0x14a6a0100_0, 0, 21;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x14a6f16a0;
T_50 ;
    %wait E_0x14a6a0c00;
    %load/vec4 v0x14a69f9d0_0;
    %parti/s 20, 0, 2;
    %store/vec4 v0x14a6a0070_0, 0, 20;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x14a6f16a0;
T_51 ;
    %wait E_0x14a731c90;
    %load/vec4 v0x14a6e3770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14a715720_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0x14a69f9d0_0;
    %parti/s 1, 20, 6;
    %load/vec4 v0x14a69f9d0_0;
    %parti/s 1, 19, 6;
    %xor;
    %load/vec4 v0x14a6c8b40_0;
    %parti/s 1, 2, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14a715720_0, 0;
T_51.2 ;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0x14a6f16a0;
T_52 ;
    %wait E_0x14a6a21f0;
    %load/vec4 v0x14a710cd0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x14a6c8b40_0;
    %parti/s 1, 2, 3;
    %inv;
    %or;
    %store/vec4 v0x14a70ecb0_0, 0, 1;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x14a7187b0;
T_53 ;
    %wait E_0x14a731c90;
    %load/vec4 v0x14a717c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %load/vec4 v0x14a69c500_0;
    %load/vec4 v0x14a6b7230_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14a732a20, 0, 4;
T_53.0 ;
    %load/vec4 v0x14a6b7230_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x14a732a20, 4;
    %assign/vec4 v0x14a69c590_0, 0;
    %load/vec4 v0x14a732c80_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x14a732a20, 4;
    %assign/vec4 v0x14a732990_0, 0;
    %jmp T_53;
    .thread T_53;
    .scope S_0x14a71cc80;
T_54 ;
    %wait E_0x14a731c90;
    %load/vec4 v0x14a6ee550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %load/vec4 v0x14a6effc0_0;
    %load/vec4 v0x14a717cf0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14a6ee4c0, 0, 4;
T_54.0 ;
    %load/vec4 v0x14a717cf0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x14a6ee4c0, 4;
    %assign/vec4 v0x14a6eeb60_0, 0;
    %load/vec4 v0x14a6e18f0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x14a6ee4c0, 4;
    %assign/vec4 v0x14a6eebf0_0, 0;
    %jmp T_54;
    .thread T_54;
    .scope S_0x14a71c500;
T_55 ;
    %wait E_0x14a731c90;
    %load/vec4 v0x14a6eedf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %load/vec4 v0x14a719dd0_0;
    %load/vec4 v0x14a70f1c0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14a6eed60, 0, 4;
T_55.0 ;
    %load/vec4 v0x14a70f1c0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x14a6eed60, 4;
    %assign/vec4 v0x14a6f07e0_0, 0;
    %load/vec4 v0x14a70f130_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x14a6eed60, 4;
    %assign/vec4 v0x14a6f0870_0, 0;
    %jmp T_55;
    .thread T_55;
    .scope S_0x14a6a0710;
T_56 ;
    %wait E_0x14a731c90;
    %load/vec4 v0x14a73e330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14a73e1f0_0, 0;
    %jmp T_56.1;
T_56.0 ;
    %load/vec4 v0x14a73ec20_0;
    %parti/s 2, 8, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_56.2, 4;
    %load/vec4 v0x14a73db30_0;
    %assign/vec4 v0x14a73e1f0_0, 0;
    %jmp T_56.3;
T_56.2 ;
    %load/vec4 v0x14a73ec20_0;
    %parti/s 2, 8, 5;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_56.4, 4;
    %load/vec4 v0x14a73dbc0_0;
    %pad/u 32;
    %assign/vec4 v0x14a73e1f0_0, 0;
T_56.4 ;
T_56.3 ;
T_56.1 ;
    %jmp T_56;
    .thread T_56;
    .scope S_0x14a6a0710;
T_57 ;
    %wait E_0x14a731c90;
    %load/vec4 v0x14a73e330_0;
    %load/vec4 v0x14a73e290_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14a73e290_0, 0;
    %jmp T_57.1;
T_57.0 ;
    %load/vec4 v0x14a73e9e0_0;
    %load/vec4 v0x14a73e290_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14a73e290_0, 0;
T_57.2 ;
T_57.1 ;
    %jmp T_57;
    .thread T_57;
    .scope S_0x14a73ff50;
T_58 ;
    %wait E_0x14a7403e0;
    %load/vec4 v0x14a740970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14a740590_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14a740620_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14a7406b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14a740780_0, 0;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v0x14a740d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.2, 8;
    %load/vec4 v0x14a740430_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_58.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_58.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_58.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_58.7, 6;
    %jmp T_58.8;
T_58.4 ;
    %load/vec4 v0x14a740820_0;
    %assign/vec4 v0x14a740590_0, 0;
    %jmp T_58.8;
T_58.5 ;
    %load/vec4 v0x14a740820_0;
    %assign/vec4 v0x14a740620_0, 0;
    %jmp T_58.8;
T_58.6 ;
    %load/vec4 v0x14a740820_0;
    %assign/vec4 v0x14a7406b0_0, 0;
    %jmp T_58.8;
T_58.7 ;
    %load/vec4 v0x14a740820_0;
    %assign/vec4 v0x14a740780_0, 0;
    %jmp T_58.8;
T_58.8 ;
    %pop/vec4 1;
T_58.2 ;
T_58.1 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0x14a73ff50;
T_59 ;
    %wait E_0x14a740370;
    %load/vec4 v0x14a740430_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_59.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_59.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_59.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_59.3, 6;
    %jmp T_59.4;
T_59.0 ;
    %load/vec4 v0x14a740a80_0;
    %store/vec4 v0x14a7408c0_0, 0, 32;
    %jmp T_59.4;
T_59.1 ;
    %load/vec4 v0x14a740b20_0;
    %store/vec4 v0x14a7408c0_0, 0, 32;
    %jmp T_59.4;
T_59.2 ;
    %load/vec4 v0x14a740be0_0;
    %store/vec4 v0x14a7408c0_0, 0, 32;
    %jmp T_59.4;
T_59.3 ;
    %load/vec4 v0x14a740c70_0;
    %store/vec4 v0x14a7408c0_0, 0, 32;
    %jmp T_59.4;
T_59.4 ;
    %pop/vec4 1;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x14a744800;
T_60 ;
    %wait E_0x14a7403e0;
    %load/vec4 v0x14a744c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x14a744bc0_0, 0;
    %jmp T_60.1;
T_60.0 ;
    %load/vec4 v0x14a744bc0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x14a744cf0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x14a744bc0_0, 0;
T_60.1 ;
    %jmp T_60;
    .thread T_60;
    .scope S_0x14a743dd0;
T_61 ;
    %wait E_0x14a7403e0;
    %load/vec4 v0x14a745ef0_0;
    %load/vec4 v0x14a745050_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x14a745b50_0, 0;
    %jmp T_61.1;
T_61.0 ;
    %load/vec4 v0x14a745730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.2, 8;
    %load/vec4 v0x14a745b50_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x14a745b50_0, 0;
T_61.2 ;
T_61.1 ;
    %jmp T_61;
    .thread T_61;
    .scope S_0x14a743dd0;
T_62 ;
    %wait E_0x14a744770;
    %load/vec4 v0x14a745b50_0;
    %load/vec4 v0x14a745d00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x14a7460f0_0;
    %and;
    %store/vec4 v0x14a745050_0, 0, 1;
    %jmp T_62;
    .thread T_62, $push;
    .scope S_0x14a743dd0;
T_63 ;
    %wait E_0x14a744580;
    %load/vec4 v0x14a7460f0_0;
    %store/vec4 v0x14a745730_0, 0, 1;
    %jmp T_63;
    .thread T_63, $push;
    .scope S_0x14a743dd0;
T_64 ;
    %wait E_0x14a7403e0;
    %load/vec4 v0x14a745ef0_0;
    %load/vec4 v0x14a744e80_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x14a745300_0, 0;
    %jmp T_64.1;
T_64.0 ;
    %load/vec4 v0x14a745580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.2, 8;
    %load/vec4 v0x14a745300_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x14a745300_0, 0;
T_64.2 ;
T_64.1 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x14a743dd0;
T_65 ;
    %wait E_0x14a744710;
    %load/vec4 v0x14a745300_0;
    %load/vec4 v0x14a745430_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x14a745580_0;
    %and;
    %store/vec4 v0x14a744e80_0, 0, 1;
    %jmp T_65;
    .thread T_65, $push;
    .scope S_0x14a743dd0;
T_66 ;
    %wait E_0x14a7445c0;
    %load/vec4 v0x14a745050_0;
    %store/vec4 v0x14a745580_0, 0, 1;
    %jmp T_66;
    .thread T_66, $push;
    .scope S_0x14a743dd0;
T_67 ;
    %wait E_0x14a7403e0;
    %load/vec4 v0x14a745ef0_0;
    %load/vec4 v0x14a745130_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x14a745e60_0, 0;
    %jmp T_67.1;
T_67.0 ;
    %load/vec4 v0x14a7457c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.2, 8;
    %load/vec4 v0x14a745e60_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x14a745e60_0, 0;
T_67.2 ;
T_67.1 ;
    %jmp T_67;
    .thread T_67;
    .scope S_0x14a743dd0;
T_68 ;
    %wait E_0x14a744690;
    %load/vec4 v0x14a745e60_0;
    %load/vec4 v0x14a745db0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x14a7457c0_0;
    %and;
    %store/vec4 v0x14a745130_0, 0, 1;
    %jmp T_68;
    .thread T_68, $push;
    .scope S_0x14a743dd0;
T_69 ;
    %wait E_0x14a744640;
    %load/vec4 v0x14a744e80_0;
    %store/vec4 v0x14a7457c0_0, 0, 1;
    %jmp T_69;
    .thread T_69, $push;
    .scope S_0x14a743dd0;
T_70 ;
    %wait E_0x14a7403e0;
    %load/vec4 v0x14a745ef0_0;
    %load/vec4 v0x14a744fb0_0;
    %or;
    %load/vec4 v0x14a746230_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %load/vec4 v0x14a7462d0_0;
    %assign/vec4 v0x14a745ac0_0, 0;
    %jmp T_70.1;
T_70.0 ;
    %load/vec4 v0x14a7456a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %load/vec4 v0x14a745ac0_0;
    %load/vec4 v0x14a7462d0_0;
    %add;
    %assign/vec4 v0x14a745ac0_0, 0;
T_70.2 ;
T_70.1 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x14a743dd0;
T_71 ;
    %wait E_0x14a744640;
    %load/vec4 v0x14a744e80_0;
    %store/vec4 v0x14a744fb0_0, 0, 1;
    %jmp T_71;
    .thread T_71, $push;
    .scope S_0x14a743dd0;
T_72 ;
    %wait E_0x14a7445c0;
    %load/vec4 v0x14a745050_0;
    %store/vec4 v0x14a7456a0_0, 0, 1;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0x14a743dd0;
T_73 ;
    %wait E_0x14a7403e0;
    %load/vec4 v0x14a745ef0_0;
    %load/vec4 v0x14a744fb0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x14a745a00_0, 0;
    %jmp T_73.1;
T_73.0 ;
    %load/vec4 v0x14a744f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.2, 8;
    %load/vec4 v0x14a745ac0_0;
    %assign/vec4 v0x14a745a00_0, 0;
    %jmp T_73.3;
T_73.2 ;
    %load/vec4 v0x14a745610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.4, 8;
    %load/vec4 v0x14a745a00_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x14a745a00_0, 0;
T_73.4 ;
T_73.3 ;
T_73.1 ;
    %jmp T_73;
    .thread T_73;
    .scope S_0x14a743dd0;
T_74 ;
    %wait E_0x14a7445c0;
    %load/vec4 v0x14a745050_0;
    %store/vec4 v0x14a744f20_0, 0, 1;
    %jmp T_74;
    .thread T_74, $push;
    .scope S_0x14a743dd0;
T_75 ;
    %wait E_0x14a744580;
    %load/vec4 v0x14a7460f0_0;
    %store/vec4 v0x14a745610_0, 0, 1;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_0x14a743dd0;
T_76 ;
    %wait E_0x14a744500;
    %load/vec4 v0x14a745c70_0;
    %flag_set/vec4 8;
    %jmp/0 T_76.0, 8;
    %load/vec4 v0x14a745e60_0;
    %load/vec4 v0x14a745b50_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_76.1, 8;
T_76.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x14a745e60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14a745b50_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_76.1, 8;
 ; End of false expr.
    %blend;
T_76.1;
    %store/vec4 v0x14a745be0_0, 0, 6;
    %jmp T_76;
    .thread T_76, $push;
    .scope S_0x14a743dd0;
T_77 ;
    %wait E_0x14a7403e0;
    %load/vec4 v0x14a745ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14a7461a0_0, 0;
    %jmp T_77.1;
T_77.0 ;
    %load/vec4 v0x14a7460f0_0;
    %assign/vec4 v0x14a7461a0_0, 0;
T_77.1 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0x14a743dd0;
T_78 ;
    %wait E_0x14a7444b0;
    %load/vec4 v0x14a7460f0_0;
    %load/vec4 v0x14a7461a0_0;
    %inv;
    %and;
    %store/vec4 v0x14a746230_0, 0, 1;
    %jmp T_78;
    .thread T_78, $push;
    .scope S_0x14a743dd0;
T_79 ;
    %wait E_0x14a7403e0;
    %load/vec4 v0x14a745ef0_0;
    %load/vec4 v0x14a745270_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x14a745fa0_0, 0;
    %jmp T_79.1;
T_79.0 ;
    %load/vec4 v0x14a745860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.2, 8;
    %load/vec4 v0x14a745fa0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x14a745fa0_0, 0;
T_79.2 ;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0x14a743dd0;
T_80 ;
    %wait E_0x14a744440;
    %load/vec4 v0x14a745fa0_0;
    %load/vec4 v0x14a746040_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x14a745860_0;
    %and;
    %store/vec4 v0x14a745270_0, 0, 1;
    %jmp T_80;
    .thread T_80, $push;
    .scope S_0x14a743dd0;
T_81 ;
    %wait E_0x14a7403e0;
    %load/vec4 v0x14a745ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14a7454f0_0, 0;
    %jmp T_81.1;
T_81.0 ;
    %load/vec4 v0x14a7451c0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14a7454f0_0, 0;
T_81.2 ;
T_81.1 ;
    %jmp T_81;
    .thread T_81;
    .scope S_0x14a7479b0;
T_82 ;
    %wait E_0x14a747d70;
    %load/vec4 v0x14a747dc0_0;
    %pad/s 16;
    %load/vec4 v0x14a747e80_0;
    %pad/s 16;
    %mul;
    %store/vec4 v0x14a747f20_0, 0, 16;
    %jmp T_82;
    .thread T_82, $push;
    .scope S_0x14a747fc0;
T_83 ;
    %wait E_0x14a7483b0;
    %load/vec4 v0x14a748400_0;
    %pad/s 16;
    %load/vec4 v0x14a7484c0_0;
    %pad/s 16;
    %mul;
    %store/vec4 v0x14a748560_0, 0, 16;
    %jmp T_83;
    .thread T_83, $push;
    .scope S_0x14a748600;
T_84 ;
    %wait E_0x14a7489d0;
    %load/vec4 v0x14a748a30_0;
    %pad/s 16;
    %load/vec4 v0x14a748af0_0;
    %pad/s 16;
    %mul;
    %store/vec4 v0x14a748b90_0, 0, 16;
    %jmp T_84;
    .thread T_84, $push;
    .scope S_0x14a749e70;
T_85 ;
    %wait E_0x14a74a2c0;
    %load/vec4 v0x14a74a480_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_85.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_85.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_85.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_85.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_85.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_85.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_85.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_85.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_85.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_85.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_85.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_85.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_85.12, 6;
    %jmp T_85.13;
T_85.0 ;
    %load/vec4 v0x14a74a320_0;
    %store/vec4 v0x14a74a3e0_0, 0, 20;
    %jmp T_85.13;
T_85.1 ;
    %load/vec4 v0x14a74a320_0;
    %parti/s 20, 3, 2;
    %store/vec4 v0x14a74a3e0_0, 0, 20;
    %jmp T_85.13;
T_85.2 ;
    %load/vec4 v0x14a74a320_0;
    %parti/s 20, 2, 2;
    %store/vec4 v0x14a74a3e0_0, 0, 20;
    %jmp T_85.13;
T_85.3 ;
    %load/vec4 v0x14a74a320_0;
    %parti/s 20, 5, 3;
    %store/vec4 v0x14a74a3e0_0, 0, 20;
    %jmp T_85.13;
T_85.4 ;
    %load/vec4 v0x14a74a320_0;
    %parti/s 20, 4, 3;
    %store/vec4 v0x14a74a3e0_0, 0, 20;
    %jmp T_85.13;
T_85.5 ;
    %load/vec4 v0x14a74a320_0;
    %parti/s 20, 11, 4;
    %store/vec4 v0x14a74a3e0_0, 0, 20;
    %jmp T_85.13;
T_85.6 ;
    %load/vec4 v0x14a74a320_0;
    %parti/s 20, 10, 4;
    %store/vec4 v0x14a74a3e0_0, 0, 20;
    %jmp T_85.13;
T_85.7 ;
    %load/vec4 v0x14a74a320_0;
    %parti/s 20, 9, 4;
    %store/vec4 v0x14a74a3e0_0, 0, 20;
    %jmp T_85.13;
T_85.8 ;
    %load/vec4 v0x14a74a320_0;
    %parti/s 20, 8, 4;
    %store/vec4 v0x14a74a3e0_0, 0, 20;
    %jmp T_85.13;
T_85.9 ;
    %load/vec4 v0x14a74a320_0;
    %parti/s 20, 23, 5;
    %store/vec4 v0x14a74a3e0_0, 0, 20;
    %jmp T_85.13;
T_85.10 ;
    %load/vec4 v0x14a74a320_0;
    %parti/s 20, 22, 5;
    %store/vec4 v0x14a74a3e0_0, 0, 20;
    %jmp T_85.13;
T_85.11 ;
    %load/vec4 v0x14a74a320_0;
    %parti/s 20, 21, 5;
    %store/vec4 v0x14a74a3e0_0, 0, 20;
    %jmp T_85.13;
T_85.12 ;
    %load/vec4 v0x14a74a320_0;
    %parti/s 20, 20, 5;
    %store/vec4 v0x14a74a3e0_0, 0, 20;
    %jmp T_85.13;
T_85.13 ;
    %pop/vec4 1;
    %jmp T_85;
    .thread T_85, $push;
    .scope S_0x14a746de0;
T_86 ;
    %wait E_0x14a7403e0;
    %load/vec4 v0x14a747640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x14a7473c0_0, 0;
    %jmp T_86.1;
T_86.0 ;
    %load/vec4 v0x14a747800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.2, 8;
    %load/vec4 v0x14a747290_0;
    %assign/vec4 v0x14a7473c0_0, 0;
T_86.2 ;
T_86.1 ;
    %jmp T_86;
    .thread T_86;
    .scope S_0x14a746de0;
T_87 ;
    %wait E_0x14a7471a0;
    %load/vec4 v0x14a747290_0;
    %load/vec4 v0x14a7473c0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_87.0, 8;
    %load/vec4 v0x14a7473c0_0;
    %jmp/1 T_87.1, 8;
T_87.0 ; End of true expr.
    %load/vec4 v0x14a747290_0;
    %jmp/0 T_87.1, 8;
 ; End of false expr.
    %blend;
T_87.1;
    %assign/vec4 v0x14a747520_0, 0;
    %jmp T_87;
    .thread T_87, $push;
    .scope S_0x14a746de0;
T_88 ;
    %wait E_0x14a7403e0;
    %load/vec4 v0x14a747640_0;
    %load/vec4 v0x14a747450_0;
    %inv;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14a7476e0_0, 0;
    %jmp T_88.1;
T_88.0 ;
    %load/vec4 v0x14a747800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.2, 8;
    %load/vec4 v0x14a7476e0_0;
    %inv;
    %assign/vec4 v0x14a7476e0_0, 0;
T_88.2 ;
T_88.1 ;
    %jmp T_88;
    .thread T_88;
    .scope S_0x14a746de0;
T_89 ;
    %wait E_0x14a747140;
    %load/vec4 v0x14a7476e0_0;
    %load/vec4 v0x14a747800_0;
    %and;
    %assign/vec4 v0x14a7475b0_0, 0;
    %jmp T_89;
    .thread T_89, $push;
    .scope S_0x14a746de0;
T_90 ;
    %wait E_0x14a7403e0;
    %load/vec4 v0x14a747640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x14a747330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14a7478a0_0, 0;
    %jmp T_90.1;
T_90.0 ;
    %load/vec4 v0x14a747450_0;
    %flag_set/vec4 8;
    %jmp/0 T_90.2, 8;
    %load/vec4 v0x14a747520_0;
    %jmp/1 T_90.3, 8;
T_90.2 ; End of true expr.
    %load/vec4 v0x14a747290_0;
    %jmp/0 T_90.3, 8;
 ; End of false expr.
    %blend;
T_90.3;
    %assign/vec4 v0x14a747330_0, 0;
    %load/vec4 v0x14a747450_0;
    %flag_set/vec4 8;
    %jmp/0 T_90.4, 8;
    %load/vec4 v0x14a7475b0_0;
    %jmp/1 T_90.5, 8;
T_90.4 ; End of true expr.
    %load/vec4 v0x14a747800_0;
    %jmp/0 T_90.5, 8;
 ; End of false expr.
    %blend;
T_90.5;
    %assign/vec4 v0x14a7478a0_0, 0;
T_90.1 ;
    %jmp T_90;
    .thread T_90;
    .scope S_0x14a7498b0;
T_91 ;
    %wait E_0x14a7403e0;
    %load/vec4 v0x14a749cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x14a749c30_0, 0;
    %jmp T_91.1;
T_91.0 ;
    %load/vec4 v0x14a749c30_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0x14a749de0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x14a749c30_0, 0;
T_91.1 ;
    %jmp T_91;
    .thread T_91;
    .scope S_0x14a749220;
T_92 ;
    %wait E_0x14a7403e0;
    %load/vec4 v0x14a749790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x14a749700_0, 0;
    %jmp T_92.1;
T_92.0 ;
    %load/vec4 v0x14a749700_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x14a749820_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x14a749700_0, 0;
T_92.1 ;
    %jmp T_92;
    .thread T_92;
    .scope S_0x14a748c30;
T_93 ;
    %wait E_0x14a7403e0;
    %load/vec4 v0x14a7490d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x14a749030_0, 0;
    %jmp T_93.1;
T_93.0 ;
    %load/vec4 v0x14a749030_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x14a749160_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x14a749030_0, 0;
T_93.1 ;
    %jmp T_93;
    .thread T_93;
    .scope S_0x14a746500;
T_94 ;
    %wait E_0x14a7403e0;
    %load/vec4 v0x14a74b4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x14a74b200_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x14a74b320_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x14a74b440_0, 0;
    %jmp T_94.1;
T_94.0 ;
    %load/vec4 v0x14a74ada0_0;
    %parti/s 1, 0, 2;
    %replicate 16;
    %load/vec4 v0x14a74b040_0;
    %and;
    %assign/vec4 v0x14a74b200_0, 0;
    %load/vec4 v0x14a74ada0_0;
    %parti/s 1, 1, 2;
    %replicate 16;
    %load/vec4 v0x14a74b290_0;
    %and;
    %assign/vec4 v0x14a74b320_0, 0;
    %load/vec4 v0x14a74ada0_0;
    %parti/s 1, 2, 3;
    %replicate 16;
    %load/vec4 v0x14a74b3b0_0;
    %and;
    %assign/vec4 v0x14a74b440_0, 0;
T_94.1 ;
    %jmp T_94;
    .thread T_94;
    .scope S_0x14a746500;
T_95 ;
    %wait E_0x14a7403e0;
    %load/vec4 v0x14a74b4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_95.0, 8;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0x14a74af90_0, 0;
    %jmp T_95.1;
T_95.0 ;
    %load/vec4 v0x14a74af00_0;
    %load/vec4 v0x14a74b200_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x14a74b200_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x14a74b320_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x14a74b320_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x14a74b440_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x14a74b440_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x14a74af90_0, 0;
T_95.1 ;
    %jmp T_95;
    .thread T_95;
    .scope S_0x14a746500;
T_96 ;
    %wait E_0x14a746d80;
    %load/vec4 v0x14a74aae0_0;
    %flag_set/vec4 8;
    %jmp/0 T_96.0, 8;
    %pushi/vec4 0, 0, 21;
    %jmp/1 T_96.1, 8;
T_96.0 ; End of true expr.
    %load/vec4 v0x14a74af90_0;
    %jmp/0 T_96.1, 8;
 ; End of false expr.
    %blend;
T_96.1;
    %store/vec4 v0x14a74af00_0, 0, 21;
    %jmp T_96;
    .thread T_96, $push;
    .scope S_0x14a746500;
T_97 ;
    %wait E_0x14a746d30;
    %load/vec4 v0x14a74af90_0;
    %parti/s 20, 0, 2;
    %store/vec4 v0x14a74ae50_0, 0, 20;
    %jmp T_97;
    .thread T_97, $push;
    .scope S_0x14a746500;
T_98 ;
    %wait E_0x14a7403e0;
    %load/vec4 v0x14a74b4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14a74a680_0, 0;
    %jmp T_98.1;
T_98.0 ;
    %load/vec4 v0x14a74af90_0;
    %parti/s 1, 20, 6;
    %load/vec4 v0x14a74af90_0;
    %parti/s 1, 19, 6;
    %xor;
    %load/vec4 v0x14a74b930_0;
    %parti/s 1, 2, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14a74a680_0, 0;
T_98.2 ;
T_98.1 ;
    %jmp T_98;
    .thread T_98;
    .scope S_0x14a746500;
T_99 ;
    %wait E_0x14a746ce0;
    %load/vec4 v0x14a74aa50_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x14a74b930_0;
    %parti/s 1, 2, 3;
    %inv;
    %or;
    %store/vec4 v0x14a74aae0_0, 0, 1;
    %jmp T_99;
    .thread T_99, $push;
    .scope S_0x14a741ff0;
T_100 ;
    %wait E_0x14a7403e0;
    %load/vec4 v0x14a742860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.0, 8;
    %load/vec4 v0x14a7425b0_0;
    %load/vec4 v0x14a742480_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14a7427c0, 0, 4;
T_100.0 ;
    %load/vec4 v0x14a742480_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x14a7427c0, 4;
    %assign/vec4 v0x14a742640_0, 0;
    %load/vec4 v0x14a7423d0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x14a7427c0, 4;
    %assign/vec4 v0x14a742710_0, 0;
    %jmp T_100;
    .thread T_100;
    .scope S_0x14a7429b0;
T_101 ;
    %wait E_0x14a7403e0;
    %load/vec4 v0x14a743250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.0, 8;
    %load/vec4 v0x14a742fc0_0;
    %load/vec4 v0x14a742e90_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14a7431b0, 0, 4;
T_101.0 ;
    %load/vec4 v0x14a742e90_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x14a7431b0, 4;
    %assign/vec4 v0x14a743050_0, 0;
    %load/vec4 v0x14a742de0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x14a7431b0, 4;
    %assign/vec4 v0x14a743100_0, 0;
    %jmp T_101;
    .thread T_101;
    .scope S_0x14a74cd10;
T_102 ;
    %wait E_0x14a7403e0;
    %load/vec4 v0x14a74d570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.0, 8;
    %load/vec4 v0x14a74d2e0_0;
    %load/vec4 v0x14a74d1b0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14a74d4d0, 0, 4;
T_102.0 ;
    %load/vec4 v0x14a74d1b0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x14a74d4d0, 4;
    %assign/vec4 v0x14a74d370_0, 0;
    %load/vec4 v0x14a74d100_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x14a74d4d0, 4;
    %assign/vec4 v0x14a74d420_0, 0;
    %jmp T_102;
    .thread T_102;
    .scope S_0x14a73f230;
T_103 ;
    %wait E_0x14a7403e0;
    %load/vec4 v0x14a74f870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14a74f720_0, 0;
    %jmp T_103.1;
T_103.0 ;
    %load/vec4 v0x14a750160_0;
    %parti/s 2, 8, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_103.2, 4;
    %load/vec4 v0x14a74f000_0;
    %assign/vec4 v0x14a74f720_0, 0;
    %jmp T_103.3;
T_103.2 ;
    %load/vec4 v0x14a750160_0;
    %parti/s 2, 8, 5;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_103.4, 4;
    %load/vec4 v0x14a74f090_0;
    %pad/u 32;
    %assign/vec4 v0x14a74f720_0, 0;
T_103.4 ;
T_103.3 ;
T_103.1 ;
    %jmp T_103;
    .thread T_103;
    .scope S_0x14a73f230;
T_104 ;
    %wait E_0x14a7403e0;
    %load/vec4 v0x14a74f870_0;
    %load/vec4 v0x14a74f7d0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_104.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14a74f7d0_0, 0;
    %jmp T_104.1;
T_104.0 ;
    %load/vec4 v0x14a74ff20_0;
    %load/vec4 v0x14a74f7d0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_104.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14a74f7d0_0, 0;
T_104.2 ;
T_104.1 ;
    %jmp T_104;
    .thread T_104;
    .scope S_0x14a751470;
T_105 ;
    %wait E_0x14a751910;
    %load/vec4 v0x14a751ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14a751ac0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14a751b50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14a751be0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14a751cb0_0, 0;
    %jmp T_105.1;
T_105.0 ;
    %load/vec4 v0x14a752230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.2, 8;
    %load/vec4 v0x14a751960_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_105.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_105.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_105.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_105.7, 6;
    %jmp T_105.8;
T_105.4 ;
    %load/vec4 v0x14a751d50_0;
    %assign/vec4 v0x14a751ac0_0, 0;
    %jmp T_105.8;
T_105.5 ;
    %load/vec4 v0x14a751d50_0;
    %assign/vec4 v0x14a751b50_0, 0;
    %jmp T_105.8;
T_105.6 ;
    %load/vec4 v0x14a751d50_0;
    %assign/vec4 v0x14a751be0_0, 0;
    %jmp T_105.8;
T_105.7 ;
    %load/vec4 v0x14a751d50_0;
    %assign/vec4 v0x14a751cb0_0, 0;
    %jmp T_105.8;
T_105.8 ;
    %pop/vec4 1;
T_105.2 ;
T_105.1 ;
    %jmp T_105;
    .thread T_105;
    .scope S_0x14a751470;
T_106 ;
    %wait E_0x14a751890;
    %load/vec4 v0x14a751960_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_106.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_106.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_106.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_106.3, 6;
    %jmp T_106.4;
T_106.0 ;
    %load/vec4 v0x14a751fb0_0;
    %store/vec4 v0x14a751df0_0, 0, 32;
    %jmp T_106.4;
T_106.1 ;
    %load/vec4 v0x14a752050_0;
    %store/vec4 v0x14a751df0_0, 0, 32;
    %jmp T_106.4;
T_106.2 ;
    %load/vec4 v0x14a752110_0;
    %store/vec4 v0x14a751df0_0, 0, 32;
    %jmp T_106.4;
T_106.3 ;
    %load/vec4 v0x14a7521a0_0;
    %store/vec4 v0x14a751df0_0, 0, 32;
    %jmp T_106.4;
T_106.4 ;
    %pop/vec4 1;
    %jmp T_106;
    .thread T_106, $push;
    .scope S_0x14a755cf0;
T_107 ;
    %wait E_0x14a751910;
    %load/vec4 v0x14a756150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x14a7560b0_0, 0;
    %jmp T_107.1;
T_107.0 ;
    %load/vec4 v0x14a7560b0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x14a7561e0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x14a7560b0_0, 0;
T_107.1 ;
    %jmp T_107;
    .thread T_107;
    .scope S_0x14a7552c0;
T_108 ;
    %wait E_0x14a751910;
    %load/vec4 v0x14a7573e0_0;
    %load/vec4 v0x14a756540_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x14a757040_0, 0;
    %jmp T_108.1;
T_108.0 ;
    %load/vec4 v0x14a756c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.2, 8;
    %load/vec4 v0x14a757040_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x14a757040_0, 0;
T_108.2 ;
T_108.1 ;
    %jmp T_108;
    .thread T_108;
    .scope S_0x14a7552c0;
T_109 ;
    %wait E_0x14a755c60;
    %load/vec4 v0x14a757040_0;
    %load/vec4 v0x14a7571f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x14a7575e0_0;
    %and;
    %store/vec4 v0x14a756540_0, 0, 1;
    %jmp T_109;
    .thread T_109, $push;
    .scope S_0x14a7552c0;
T_110 ;
    %wait E_0x14a755a70;
    %load/vec4 v0x14a7575e0_0;
    %store/vec4 v0x14a756c20_0, 0, 1;
    %jmp T_110;
    .thread T_110, $push;
    .scope S_0x14a7552c0;
T_111 ;
    %wait E_0x14a751910;
    %load/vec4 v0x14a7573e0_0;
    %load/vec4 v0x14a756370_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_111.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x14a7567f0_0, 0;
    %jmp T_111.1;
T_111.0 ;
    %load/vec4 v0x14a756a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_111.2, 8;
    %load/vec4 v0x14a7567f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x14a7567f0_0, 0;
T_111.2 ;
T_111.1 ;
    %jmp T_111;
    .thread T_111;
    .scope S_0x14a7552c0;
T_112 ;
    %wait E_0x14a755c00;
    %load/vec4 v0x14a7567f0_0;
    %load/vec4 v0x14a756920_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x14a756a70_0;
    %and;
    %store/vec4 v0x14a756370_0, 0, 1;
    %jmp T_112;
    .thread T_112, $push;
    .scope S_0x14a7552c0;
T_113 ;
    %wait E_0x14a755ab0;
    %load/vec4 v0x14a756540_0;
    %store/vec4 v0x14a756a70_0, 0, 1;
    %jmp T_113;
    .thread T_113, $push;
    .scope S_0x14a7552c0;
T_114 ;
    %wait E_0x14a751910;
    %load/vec4 v0x14a7573e0_0;
    %load/vec4 v0x14a756620_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x14a757350_0, 0;
    %jmp T_114.1;
T_114.0 ;
    %load/vec4 v0x14a756cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.2, 8;
    %load/vec4 v0x14a757350_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x14a757350_0, 0;
T_114.2 ;
T_114.1 ;
    %jmp T_114;
    .thread T_114;
    .scope S_0x14a7552c0;
T_115 ;
    %wait E_0x14a755b80;
    %load/vec4 v0x14a757350_0;
    %load/vec4 v0x14a7572a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x14a756cb0_0;
    %and;
    %store/vec4 v0x14a756620_0, 0, 1;
    %jmp T_115;
    .thread T_115, $push;
    .scope S_0x14a7552c0;
T_116 ;
    %wait E_0x14a755b30;
    %load/vec4 v0x14a756370_0;
    %store/vec4 v0x14a756cb0_0, 0, 1;
    %jmp T_116;
    .thread T_116, $push;
    .scope S_0x14a7552c0;
T_117 ;
    %wait E_0x14a751910;
    %load/vec4 v0x14a7573e0_0;
    %load/vec4 v0x14a7564a0_0;
    %or;
    %load/vec4 v0x14a757720_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.0, 8;
    %load/vec4 v0x14a7577c0_0;
    %assign/vec4 v0x14a756fb0_0, 0;
    %jmp T_117.1;
T_117.0 ;
    %load/vec4 v0x14a756b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.2, 8;
    %load/vec4 v0x14a756fb0_0;
    %load/vec4 v0x14a7577c0_0;
    %add;
    %assign/vec4 v0x14a756fb0_0, 0;
T_117.2 ;
T_117.1 ;
    %jmp T_117;
    .thread T_117;
    .scope S_0x14a7552c0;
T_118 ;
    %wait E_0x14a755b30;
    %load/vec4 v0x14a756370_0;
    %store/vec4 v0x14a7564a0_0, 0, 1;
    %jmp T_118;
    .thread T_118, $push;
    .scope S_0x14a7552c0;
T_119 ;
    %wait E_0x14a755ab0;
    %load/vec4 v0x14a756540_0;
    %store/vec4 v0x14a756b90_0, 0, 1;
    %jmp T_119;
    .thread T_119, $push;
    .scope S_0x14a7552c0;
T_120 ;
    %wait E_0x14a751910;
    %load/vec4 v0x14a7573e0_0;
    %load/vec4 v0x14a7564a0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x14a756ef0_0, 0;
    %jmp T_120.1;
T_120.0 ;
    %load/vec4 v0x14a756410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.2, 8;
    %load/vec4 v0x14a756fb0_0;
    %assign/vec4 v0x14a756ef0_0, 0;
    %jmp T_120.3;
T_120.2 ;
    %load/vec4 v0x14a756b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.4, 8;
    %load/vec4 v0x14a756ef0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x14a756ef0_0, 0;
T_120.4 ;
T_120.3 ;
T_120.1 ;
    %jmp T_120;
    .thread T_120;
    .scope S_0x14a7552c0;
T_121 ;
    %wait E_0x14a755ab0;
    %load/vec4 v0x14a756540_0;
    %store/vec4 v0x14a756410_0, 0, 1;
    %jmp T_121;
    .thread T_121, $push;
    .scope S_0x14a7552c0;
T_122 ;
    %wait E_0x14a755a70;
    %load/vec4 v0x14a7575e0_0;
    %store/vec4 v0x14a756b00_0, 0, 1;
    %jmp T_122;
    .thread T_122, $push;
    .scope S_0x14a7552c0;
T_123 ;
    %wait E_0x14a7559f0;
    %load/vec4 v0x14a757160_0;
    %flag_set/vec4 8;
    %jmp/0 T_123.0, 8;
    %load/vec4 v0x14a757350_0;
    %load/vec4 v0x14a757040_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_123.1, 8;
T_123.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x14a757350_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14a757040_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_123.1, 8;
 ; End of false expr.
    %blend;
T_123.1;
    %store/vec4 v0x14a7570d0_0, 0, 6;
    %jmp T_123;
    .thread T_123, $push;
    .scope S_0x14a7552c0;
T_124 ;
    %wait E_0x14a751910;
    %load/vec4 v0x14a7573e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_124.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14a757690_0, 0;
    %jmp T_124.1;
T_124.0 ;
    %load/vec4 v0x14a7575e0_0;
    %assign/vec4 v0x14a757690_0, 0;
T_124.1 ;
    %jmp T_124;
    .thread T_124;
    .scope S_0x14a7552c0;
T_125 ;
    %wait E_0x14a7559a0;
    %load/vec4 v0x14a7575e0_0;
    %load/vec4 v0x14a757690_0;
    %inv;
    %and;
    %store/vec4 v0x14a757720_0, 0, 1;
    %jmp T_125;
    .thread T_125, $push;
    .scope S_0x14a7552c0;
T_126 ;
    %wait E_0x14a751910;
    %load/vec4 v0x14a7573e0_0;
    %load/vec4 v0x14a756760_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_126.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x14a757490_0, 0;
    %jmp T_126.1;
T_126.0 ;
    %load/vec4 v0x14a756d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_126.2, 8;
    %load/vec4 v0x14a757490_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x14a757490_0, 0;
T_126.2 ;
T_126.1 ;
    %jmp T_126;
    .thread T_126;
    .scope S_0x14a7552c0;
T_127 ;
    %wait E_0x14a755930;
    %load/vec4 v0x14a757490_0;
    %load/vec4 v0x14a757530_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x14a756d50_0;
    %and;
    %store/vec4 v0x14a756760_0, 0, 1;
    %jmp T_127;
    .thread T_127, $push;
    .scope S_0x14a7552c0;
T_128 ;
    %wait E_0x14a751910;
    %load/vec4 v0x14a7573e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_128.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14a7569e0_0, 0;
    %jmp T_128.1;
T_128.0 ;
    %load/vec4 v0x14a7566b0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_128.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14a7569e0_0, 0;
T_128.2 ;
T_128.1 ;
    %jmp T_128;
    .thread T_128;
    .scope S_0x14a758ea0;
T_129 ;
    %wait E_0x14a759260;
    %load/vec4 v0x14a7592b0_0;
    %pad/s 16;
    %load/vec4 v0x14a759370_0;
    %pad/s 16;
    %mul;
    %store/vec4 v0x14a759410_0, 0, 16;
    %jmp T_129;
    .thread T_129, $push;
    .scope S_0x14a7594b0;
T_130 ;
    %wait E_0x14a7598a0;
    %load/vec4 v0x14a7598f0_0;
    %pad/s 16;
    %load/vec4 v0x14a7599b0_0;
    %pad/s 16;
    %mul;
    %store/vec4 v0x14a759a50_0, 0, 16;
    %jmp T_130;
    .thread T_130, $push;
    .scope S_0x14a759af0;
T_131 ;
    %wait E_0x14a759ec0;
    %load/vec4 v0x14a759f20_0;
    %pad/s 16;
    %load/vec4 v0x14a759fe0_0;
    %pad/s 16;
    %mul;
    %store/vec4 v0x14a75a080_0, 0, 16;
    %jmp T_131;
    .thread T_131, $push;
    .scope S_0x14a75b360;
T_132 ;
    %wait E_0x14a75b7b0;
    %load/vec4 v0x14a75b970_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_132.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_132.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_132.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_132.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_132.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_132.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_132.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_132.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_132.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_132.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_132.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_132.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_132.12, 6;
    %jmp T_132.13;
T_132.0 ;
    %load/vec4 v0x14a75b810_0;
    %store/vec4 v0x14a75b8d0_0, 0, 20;
    %jmp T_132.13;
T_132.1 ;
    %load/vec4 v0x14a75b810_0;
    %parti/s 20, 3, 2;
    %store/vec4 v0x14a75b8d0_0, 0, 20;
    %jmp T_132.13;
T_132.2 ;
    %load/vec4 v0x14a75b810_0;
    %parti/s 20, 2, 2;
    %store/vec4 v0x14a75b8d0_0, 0, 20;
    %jmp T_132.13;
T_132.3 ;
    %load/vec4 v0x14a75b810_0;
    %parti/s 20, 5, 3;
    %store/vec4 v0x14a75b8d0_0, 0, 20;
    %jmp T_132.13;
T_132.4 ;
    %load/vec4 v0x14a75b810_0;
    %parti/s 20, 4, 3;
    %store/vec4 v0x14a75b8d0_0, 0, 20;
    %jmp T_132.13;
T_132.5 ;
    %load/vec4 v0x14a75b810_0;
    %parti/s 20, 11, 4;
    %store/vec4 v0x14a75b8d0_0, 0, 20;
    %jmp T_132.13;
T_132.6 ;
    %load/vec4 v0x14a75b810_0;
    %parti/s 20, 10, 4;
    %store/vec4 v0x14a75b8d0_0, 0, 20;
    %jmp T_132.13;
T_132.7 ;
    %load/vec4 v0x14a75b810_0;
    %parti/s 20, 9, 4;
    %store/vec4 v0x14a75b8d0_0, 0, 20;
    %jmp T_132.13;
T_132.8 ;
    %load/vec4 v0x14a75b810_0;
    %parti/s 20, 8, 4;
    %store/vec4 v0x14a75b8d0_0, 0, 20;
    %jmp T_132.13;
T_132.9 ;
    %load/vec4 v0x14a75b810_0;
    %parti/s 20, 23, 5;
    %store/vec4 v0x14a75b8d0_0, 0, 20;
    %jmp T_132.13;
T_132.10 ;
    %load/vec4 v0x14a75b810_0;
    %parti/s 20, 22, 5;
    %store/vec4 v0x14a75b8d0_0, 0, 20;
    %jmp T_132.13;
T_132.11 ;
    %load/vec4 v0x14a75b810_0;
    %parti/s 20, 21, 5;
    %store/vec4 v0x14a75b8d0_0, 0, 20;
    %jmp T_132.13;
T_132.12 ;
    %load/vec4 v0x14a75b810_0;
    %parti/s 20, 20, 5;
    %store/vec4 v0x14a75b8d0_0, 0, 20;
    %jmp T_132.13;
T_132.13 ;
    %pop/vec4 1;
    %jmp T_132;
    .thread T_132, $push;
    .scope S_0x14a7582d0;
T_133 ;
    %wait E_0x14a751910;
    %load/vec4 v0x14a758b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_133.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x14a7588b0_0, 0;
    %jmp T_133.1;
T_133.0 ;
    %load/vec4 v0x14a758cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_133.2, 8;
    %load/vec4 v0x14a758780_0;
    %assign/vec4 v0x14a7588b0_0, 0;
T_133.2 ;
T_133.1 ;
    %jmp T_133;
    .thread T_133;
    .scope S_0x14a7582d0;
T_134 ;
    %wait E_0x14a758690;
    %load/vec4 v0x14a758780_0;
    %load/vec4 v0x14a7588b0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_134.0, 8;
    %load/vec4 v0x14a7588b0_0;
    %jmp/1 T_134.1, 8;
T_134.0 ; End of true expr.
    %load/vec4 v0x14a758780_0;
    %jmp/0 T_134.1, 8;
 ; End of false expr.
    %blend;
T_134.1;
    %assign/vec4 v0x14a758a10_0, 0;
    %jmp T_134;
    .thread T_134, $push;
    .scope S_0x14a7582d0;
T_135 ;
    %wait E_0x14a751910;
    %load/vec4 v0x14a758b30_0;
    %load/vec4 v0x14a758940_0;
    %inv;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_135.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14a758bd0_0, 0;
    %jmp T_135.1;
T_135.0 ;
    %load/vec4 v0x14a758cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_135.2, 8;
    %load/vec4 v0x14a758bd0_0;
    %inv;
    %assign/vec4 v0x14a758bd0_0, 0;
T_135.2 ;
T_135.1 ;
    %jmp T_135;
    .thread T_135;
    .scope S_0x14a7582d0;
T_136 ;
    %wait E_0x14a758630;
    %load/vec4 v0x14a758bd0_0;
    %load/vec4 v0x14a758cf0_0;
    %and;
    %assign/vec4 v0x14a758aa0_0, 0;
    %jmp T_136;
    .thread T_136, $push;
    .scope S_0x14a7582d0;
T_137 ;
    %wait E_0x14a751910;
    %load/vec4 v0x14a758b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_137.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x14a758820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14a758d90_0, 0;
    %jmp T_137.1;
T_137.0 ;
    %load/vec4 v0x14a758940_0;
    %flag_set/vec4 8;
    %jmp/0 T_137.2, 8;
    %load/vec4 v0x14a758a10_0;
    %jmp/1 T_137.3, 8;
T_137.2 ; End of true expr.
    %load/vec4 v0x14a758780_0;
    %jmp/0 T_137.3, 8;
 ; End of false expr.
    %blend;
T_137.3;
    %assign/vec4 v0x14a758820_0, 0;
    %load/vec4 v0x14a758940_0;
    %flag_set/vec4 8;
    %jmp/0 T_137.4, 8;
    %load/vec4 v0x14a758aa0_0;
    %jmp/1 T_137.5, 8;
T_137.4 ; End of true expr.
    %load/vec4 v0x14a758cf0_0;
    %jmp/0 T_137.5, 8;
 ; End of false expr.
    %blend;
T_137.5;
    %assign/vec4 v0x14a758d90_0, 0;
T_137.1 ;
    %jmp T_137;
    .thread T_137;
    .scope S_0x14a75ada0;
T_138 ;
    %wait E_0x14a751910;
    %load/vec4 v0x14a75b1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_138.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x14a75b120_0, 0;
    %jmp T_138.1;
T_138.0 ;
    %load/vec4 v0x14a75b120_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0x14a75b2d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x14a75b120_0, 0;
T_138.1 ;
    %jmp T_138;
    .thread T_138;
    .scope S_0x14a75a710;
T_139 ;
    %wait E_0x14a751910;
    %load/vec4 v0x14a75ac80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_139.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x14a75abf0_0, 0;
    %jmp T_139.1;
T_139.0 ;
    %load/vec4 v0x14a75abf0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x14a75ad10_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x14a75abf0_0, 0;
T_139.1 ;
    %jmp T_139;
    .thread T_139;
    .scope S_0x14a75a120;
T_140 ;
    %wait E_0x14a751910;
    %load/vec4 v0x14a75a5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_140.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x14a75a520_0, 0;
    %jmp T_140.1;
T_140.0 ;
    %load/vec4 v0x14a75a520_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x14a75a650_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x14a75a520_0, 0;
T_140.1 ;
    %jmp T_140;
    .thread T_140;
    .scope S_0x14a7579f0;
T_141 ;
    %wait E_0x14a751910;
    %load/vec4 v0x14a75c9d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_141.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x14a75c6f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x14a75c810_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x14a75c930_0, 0;
    %jmp T_141.1;
T_141.0 ;
    %load/vec4 v0x14a75c290_0;
    %parti/s 1, 0, 2;
    %replicate 16;
    %load/vec4 v0x14a75c530_0;
    %and;
    %assign/vec4 v0x14a75c6f0_0, 0;
    %load/vec4 v0x14a75c290_0;
    %parti/s 1, 1, 2;
    %replicate 16;
    %load/vec4 v0x14a75c780_0;
    %and;
    %assign/vec4 v0x14a75c810_0, 0;
    %load/vec4 v0x14a75c290_0;
    %parti/s 1, 2, 3;
    %replicate 16;
    %load/vec4 v0x14a75c8a0_0;
    %and;
    %assign/vec4 v0x14a75c930_0, 0;
T_141.1 ;
    %jmp T_141;
    .thread T_141;
    .scope S_0x14a7579f0;
T_142 ;
    %wait E_0x14a751910;
    %load/vec4 v0x14a75c9d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_142.0, 8;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0x14a75c480_0, 0;
    %jmp T_142.1;
T_142.0 ;
    %load/vec4 v0x14a75c3f0_0;
    %load/vec4 v0x14a75c6f0_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x14a75c6f0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x14a75c810_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x14a75c810_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x14a75c930_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x14a75c930_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x14a75c480_0, 0;
T_142.1 ;
    %jmp T_142;
    .thread T_142;
    .scope S_0x14a7579f0;
T_143 ;
    %wait E_0x14a758270;
    %load/vec4 v0x14a75bfd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_143.0, 8;
    %pushi/vec4 0, 0, 21;
    %jmp/1 T_143.1, 8;
T_143.0 ; End of true expr.
    %load/vec4 v0x14a75c480_0;
    %jmp/0 T_143.1, 8;
 ; End of false expr.
    %blend;
T_143.1;
    %store/vec4 v0x14a75c3f0_0, 0, 21;
    %jmp T_143;
    .thread T_143, $push;
    .scope S_0x14a7579f0;
T_144 ;
    %wait E_0x14a758220;
    %load/vec4 v0x14a75c480_0;
    %parti/s 20, 0, 2;
    %store/vec4 v0x14a75c340_0, 0, 20;
    %jmp T_144;
    .thread T_144, $push;
    .scope S_0x14a7579f0;
T_145 ;
    %wait E_0x14a751910;
    %load/vec4 v0x14a75c9d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_145.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14a75bb70_0, 0;
    %jmp T_145.1;
T_145.0 ;
    %load/vec4 v0x14a75c480_0;
    %parti/s 1, 20, 6;
    %load/vec4 v0x14a75c480_0;
    %parti/s 1, 19, 6;
    %xor;
    %load/vec4 v0x14a75ce20_0;
    %parti/s 1, 2, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_145.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14a75bb70_0, 0;
T_145.2 ;
T_145.1 ;
    %jmp T_145;
    .thread T_145;
    .scope S_0x14a7579f0;
T_146 ;
    %wait E_0x14a7581d0;
    %load/vec4 v0x14a75bf40_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x14a75ce20_0;
    %parti/s 1, 2, 3;
    %inv;
    %or;
    %store/vec4 v0x14a75bfd0_0, 0, 1;
    %jmp T_146;
    .thread T_146, $push;
    .scope S_0x14a7534e0;
T_147 ;
    %wait E_0x14a751910;
    %load/vec4 v0x14a753d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_147.0, 8;
    %load/vec4 v0x14a753aa0_0;
    %load/vec4 v0x14a753970_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14a753cb0, 0, 4;
T_147.0 ;
    %load/vec4 v0x14a753970_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x14a753cb0, 4;
    %assign/vec4 v0x14a753b30_0, 0;
    %load/vec4 v0x14a7538c0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x14a753cb0, 4;
    %assign/vec4 v0x14a753c00_0, 0;
    %jmp T_147;
    .thread T_147;
    .scope S_0x14a753ea0;
T_148 ;
    %wait E_0x14a751910;
    %load/vec4 v0x14a754740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_148.0, 8;
    %load/vec4 v0x14a7544b0_0;
    %load/vec4 v0x14a754380_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14a7546a0, 0, 4;
T_148.0 ;
    %load/vec4 v0x14a754380_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x14a7546a0, 4;
    %assign/vec4 v0x14a754540_0, 0;
    %load/vec4 v0x14a7542d0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x14a7546a0, 4;
    %assign/vec4 v0x14a7545f0_0, 0;
    %jmp T_148;
    .thread T_148;
    .scope S_0x14a75e200;
T_149 ;
    %wait E_0x14a751910;
    %load/vec4 v0x14a75ea60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_149.0, 8;
    %load/vec4 v0x14a75e7d0_0;
    %load/vec4 v0x14a75e6a0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14a75e9c0, 0, 4;
T_149.0 ;
    %load/vec4 v0x14a75e6a0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x14a75e9c0, 4;
    %assign/vec4 v0x14a75e860_0, 0;
    %load/vec4 v0x14a75e5f0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x14a75e9c0, 4;
    %assign/vec4 v0x14a75e910_0, 0;
    %jmp T_149;
    .thread T_149;
    .scope S_0x14a750750;
T_150 ;
    %wait E_0x14a751910;
    %load/vec4 v0x14a760d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_150.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14a760c10_0, 0;
    %jmp T_150.1;
T_150.0 ;
    %load/vec4 v0x14a761690_0;
    %parti/s 2, 8, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_150.2, 4;
    %load/vec4 v0x14a7604f0_0;
    %assign/vec4 v0x14a760c10_0, 0;
    %jmp T_150.3;
T_150.2 ;
    %load/vec4 v0x14a761690_0;
    %parti/s 2, 8, 5;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_150.4, 4;
    %load/vec4 v0x14a760580_0;
    %pad/u 32;
    %assign/vec4 v0x14a760c10_0, 0;
T_150.4 ;
T_150.3 ;
T_150.1 ;
    %jmp T_150;
    .thread T_150;
    .scope S_0x14a750750;
T_151 ;
    %wait E_0x14a751910;
    %load/vec4 v0x14a760d60_0;
    %load/vec4 v0x14a760cc0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_151.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14a760cc0_0, 0;
    %jmp T_151.1;
T_151.0 ;
    %load/vec4 v0x14a761410_0;
    %load/vec4 v0x14a760cc0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_151.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14a760cc0_0, 0;
T_151.2 ;
T_151.1 ;
    %jmp T_151;
    .thread T_151;
    .scope S_0x14a762a30;
T_152 ;
    %wait E_0x14a762ee0;
    %load/vec4 v0x14a763470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_152.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14a763090_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14a763120_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14a7631b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14a763280_0, 0;
    %jmp T_152.1;
T_152.0 ;
    %load/vec4 v0x14a763800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_152.2, 8;
    %load/vec4 v0x14a762f30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_152.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_152.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_152.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_152.7, 6;
    %jmp T_152.8;
T_152.4 ;
    %load/vec4 v0x14a763320_0;
    %assign/vec4 v0x14a763090_0, 0;
    %jmp T_152.8;
T_152.5 ;
    %load/vec4 v0x14a763320_0;
    %assign/vec4 v0x14a763120_0, 0;
    %jmp T_152.8;
T_152.6 ;
    %load/vec4 v0x14a763320_0;
    %assign/vec4 v0x14a7631b0_0, 0;
    %jmp T_152.8;
T_152.7 ;
    %load/vec4 v0x14a763320_0;
    %assign/vec4 v0x14a763280_0, 0;
    %jmp T_152.8;
T_152.8 ;
    %pop/vec4 1;
T_152.2 ;
T_152.1 ;
    %jmp T_152;
    .thread T_152;
    .scope S_0x14a762a30;
T_153 ;
    %wait E_0x14a762e60;
    %load/vec4 v0x14a762f30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_153.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_153.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_153.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_153.3, 6;
    %jmp T_153.4;
T_153.0 ;
    %load/vec4 v0x14a763580_0;
    %store/vec4 v0x14a7633c0_0, 0, 32;
    %jmp T_153.4;
T_153.1 ;
    %load/vec4 v0x14a763620_0;
    %store/vec4 v0x14a7633c0_0, 0, 32;
    %jmp T_153.4;
T_153.2 ;
    %load/vec4 v0x14a7636e0_0;
    %store/vec4 v0x14a7633c0_0, 0, 32;
    %jmp T_153.4;
T_153.3 ;
    %load/vec4 v0x14a763770_0;
    %store/vec4 v0x14a7633c0_0, 0, 32;
    %jmp T_153.4;
T_153.4 ;
    %pop/vec4 1;
    %jmp T_153;
    .thread T_153, $push;
    .scope S_0x14a7672c0;
T_154 ;
    %wait E_0x14a762ee0;
    %load/vec4 v0x14a767720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_154.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x14a767680_0, 0;
    %jmp T_154.1;
T_154.0 ;
    %load/vec4 v0x14a767680_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x14a7677b0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x14a767680_0, 0;
T_154.1 ;
    %jmp T_154;
    .thread T_154;
    .scope S_0x14a766890;
T_155 ;
    %wait E_0x14a762ee0;
    %load/vec4 v0x14a7689b0_0;
    %load/vec4 v0x14a767b10_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_155.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x14a768610_0, 0;
    %jmp T_155.1;
T_155.0 ;
    %load/vec4 v0x14a7681f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_155.2, 8;
    %load/vec4 v0x14a768610_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x14a768610_0, 0;
T_155.2 ;
T_155.1 ;
    %jmp T_155;
    .thread T_155;
    .scope S_0x14a766890;
T_156 ;
    %wait E_0x14a767230;
    %load/vec4 v0x14a768610_0;
    %load/vec4 v0x14a7687c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x14a768bb0_0;
    %and;
    %store/vec4 v0x14a767b10_0, 0, 1;
    %jmp T_156;
    .thread T_156, $push;
    .scope S_0x14a766890;
T_157 ;
    %wait E_0x14a767040;
    %load/vec4 v0x14a768bb0_0;
    %store/vec4 v0x14a7681f0_0, 0, 1;
    %jmp T_157;
    .thread T_157, $push;
    .scope S_0x14a766890;
T_158 ;
    %wait E_0x14a762ee0;
    %load/vec4 v0x14a7689b0_0;
    %load/vec4 v0x14a767940_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_158.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x14a767dc0_0, 0;
    %jmp T_158.1;
T_158.0 ;
    %load/vec4 v0x14a768040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_158.2, 8;
    %load/vec4 v0x14a767dc0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x14a767dc0_0, 0;
T_158.2 ;
T_158.1 ;
    %jmp T_158;
    .thread T_158;
    .scope S_0x14a766890;
T_159 ;
    %wait E_0x14a7671d0;
    %load/vec4 v0x14a767dc0_0;
    %load/vec4 v0x14a767ef0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x14a768040_0;
    %and;
    %store/vec4 v0x14a767940_0, 0, 1;
    %jmp T_159;
    .thread T_159, $push;
    .scope S_0x14a766890;
T_160 ;
    %wait E_0x14a767080;
    %load/vec4 v0x14a767b10_0;
    %store/vec4 v0x14a768040_0, 0, 1;
    %jmp T_160;
    .thread T_160, $push;
    .scope S_0x14a766890;
T_161 ;
    %wait E_0x14a762ee0;
    %load/vec4 v0x14a7689b0_0;
    %load/vec4 v0x14a767bf0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_161.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x14a768920_0, 0;
    %jmp T_161.1;
T_161.0 ;
    %load/vec4 v0x14a768280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_161.2, 8;
    %load/vec4 v0x14a768920_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x14a768920_0, 0;
T_161.2 ;
T_161.1 ;
    %jmp T_161;
    .thread T_161;
    .scope S_0x14a766890;
T_162 ;
    %wait E_0x14a767150;
    %load/vec4 v0x14a768920_0;
    %load/vec4 v0x14a768870_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x14a768280_0;
    %and;
    %store/vec4 v0x14a767bf0_0, 0, 1;
    %jmp T_162;
    .thread T_162, $push;
    .scope S_0x14a766890;
T_163 ;
    %wait E_0x14a767100;
    %load/vec4 v0x14a767940_0;
    %store/vec4 v0x14a768280_0, 0, 1;
    %jmp T_163;
    .thread T_163, $push;
    .scope S_0x14a766890;
T_164 ;
    %wait E_0x14a762ee0;
    %load/vec4 v0x14a7689b0_0;
    %load/vec4 v0x14a767a70_0;
    %or;
    %load/vec4 v0x14a768cf0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_164.0, 8;
    %load/vec4 v0x14a768d90_0;
    %assign/vec4 v0x14a768580_0, 0;
    %jmp T_164.1;
T_164.0 ;
    %load/vec4 v0x14a768160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_164.2, 8;
    %load/vec4 v0x14a768580_0;
    %load/vec4 v0x14a768d90_0;
    %add;
    %assign/vec4 v0x14a768580_0, 0;
T_164.2 ;
T_164.1 ;
    %jmp T_164;
    .thread T_164;
    .scope S_0x14a766890;
T_165 ;
    %wait E_0x14a767100;
    %load/vec4 v0x14a767940_0;
    %store/vec4 v0x14a767a70_0, 0, 1;
    %jmp T_165;
    .thread T_165, $push;
    .scope S_0x14a766890;
T_166 ;
    %wait E_0x14a767080;
    %load/vec4 v0x14a767b10_0;
    %store/vec4 v0x14a768160_0, 0, 1;
    %jmp T_166;
    .thread T_166, $push;
    .scope S_0x14a766890;
T_167 ;
    %wait E_0x14a762ee0;
    %load/vec4 v0x14a7689b0_0;
    %load/vec4 v0x14a767a70_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_167.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x14a7684c0_0, 0;
    %jmp T_167.1;
T_167.0 ;
    %load/vec4 v0x14a7679e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_167.2, 8;
    %load/vec4 v0x14a768580_0;
    %assign/vec4 v0x14a7684c0_0, 0;
    %jmp T_167.3;
T_167.2 ;
    %load/vec4 v0x14a7680d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_167.4, 8;
    %load/vec4 v0x14a7684c0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x14a7684c0_0, 0;
T_167.4 ;
T_167.3 ;
T_167.1 ;
    %jmp T_167;
    .thread T_167;
    .scope S_0x14a766890;
T_168 ;
    %wait E_0x14a767080;
    %load/vec4 v0x14a767b10_0;
    %store/vec4 v0x14a7679e0_0, 0, 1;
    %jmp T_168;
    .thread T_168, $push;
    .scope S_0x14a766890;
T_169 ;
    %wait E_0x14a767040;
    %load/vec4 v0x14a768bb0_0;
    %store/vec4 v0x14a7680d0_0, 0, 1;
    %jmp T_169;
    .thread T_169, $push;
    .scope S_0x14a766890;
T_170 ;
    %wait E_0x14a766fc0;
    %load/vec4 v0x14a768730_0;
    %flag_set/vec4 8;
    %jmp/0 T_170.0, 8;
    %load/vec4 v0x14a768920_0;
    %load/vec4 v0x14a768610_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_170.1, 8;
T_170.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x14a768920_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14a768610_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_170.1, 8;
 ; End of false expr.
    %blend;
T_170.1;
    %store/vec4 v0x14a7686a0_0, 0, 6;
    %jmp T_170;
    .thread T_170, $push;
    .scope S_0x14a766890;
T_171 ;
    %wait E_0x14a762ee0;
    %load/vec4 v0x14a7689b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_171.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14a768c60_0, 0;
    %jmp T_171.1;
T_171.0 ;
    %load/vec4 v0x14a768bb0_0;
    %assign/vec4 v0x14a768c60_0, 0;
T_171.1 ;
    %jmp T_171;
    .thread T_171;
    .scope S_0x14a766890;
T_172 ;
    %wait E_0x14a766f70;
    %load/vec4 v0x14a768bb0_0;
    %load/vec4 v0x14a768c60_0;
    %inv;
    %and;
    %store/vec4 v0x14a768cf0_0, 0, 1;
    %jmp T_172;
    .thread T_172, $push;
    .scope S_0x14a766890;
T_173 ;
    %wait E_0x14a762ee0;
    %load/vec4 v0x14a7689b0_0;
    %load/vec4 v0x14a767d30_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_173.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x14a768a60_0, 0;
    %jmp T_173.1;
T_173.0 ;
    %load/vec4 v0x14a768320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_173.2, 8;
    %load/vec4 v0x14a768a60_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x14a768a60_0, 0;
T_173.2 ;
T_173.1 ;
    %jmp T_173;
    .thread T_173;
    .scope S_0x14a766890;
T_174 ;
    %wait E_0x14a766f00;
    %load/vec4 v0x14a768a60_0;
    %load/vec4 v0x14a768b00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x14a768320_0;
    %and;
    %store/vec4 v0x14a767d30_0, 0, 1;
    %jmp T_174;
    .thread T_174, $push;
    .scope S_0x14a766890;
T_175 ;
    %wait E_0x14a762ee0;
    %load/vec4 v0x14a7689b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_175.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14a767fb0_0, 0;
    %jmp T_175.1;
T_175.0 ;
    %load/vec4 v0x14a767c80_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_175.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14a767fb0_0, 0;
T_175.2 ;
T_175.1 ;
    %jmp T_175;
    .thread T_175;
    .scope S_0x14a76a470;
T_176 ;
    %wait E_0x14a76a830;
    %load/vec4 v0x14a76a880_0;
    %pad/s 16;
    %load/vec4 v0x14a76a940_0;
    %pad/s 16;
    %mul;
    %store/vec4 v0x14a76a9e0_0, 0, 16;
    %jmp T_176;
    .thread T_176, $push;
    .scope S_0x14a76aa80;
T_177 ;
    %wait E_0x14a76ae70;
    %load/vec4 v0x14a76aec0_0;
    %pad/s 16;
    %load/vec4 v0x14a76af80_0;
    %pad/s 16;
    %mul;
    %store/vec4 v0x14a76b020_0, 0, 16;
    %jmp T_177;
    .thread T_177, $push;
    .scope S_0x14a76b0c0;
T_178 ;
    %wait E_0x14a76b490;
    %load/vec4 v0x14a76b4f0_0;
    %pad/s 16;
    %load/vec4 v0x14a76b5b0_0;
    %pad/s 16;
    %mul;
    %store/vec4 v0x14a76b650_0, 0, 16;
    %jmp T_178;
    .thread T_178, $push;
    .scope S_0x14a76c930;
T_179 ;
    %wait E_0x14a76cd80;
    %load/vec4 v0x14a76cf40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_179.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_179.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_179.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_179.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_179.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_179.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_179.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_179.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_179.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_179.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_179.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_179.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_179.12, 6;
    %jmp T_179.13;
T_179.0 ;
    %load/vec4 v0x14a76cde0_0;
    %store/vec4 v0x14a76cea0_0, 0, 20;
    %jmp T_179.13;
T_179.1 ;
    %load/vec4 v0x14a76cde0_0;
    %parti/s 20, 3, 2;
    %store/vec4 v0x14a76cea0_0, 0, 20;
    %jmp T_179.13;
T_179.2 ;
    %load/vec4 v0x14a76cde0_0;
    %parti/s 20, 2, 2;
    %store/vec4 v0x14a76cea0_0, 0, 20;
    %jmp T_179.13;
T_179.3 ;
    %load/vec4 v0x14a76cde0_0;
    %parti/s 20, 5, 3;
    %store/vec4 v0x14a76cea0_0, 0, 20;
    %jmp T_179.13;
T_179.4 ;
    %load/vec4 v0x14a76cde0_0;
    %parti/s 20, 4, 3;
    %store/vec4 v0x14a76cea0_0, 0, 20;
    %jmp T_179.13;
T_179.5 ;
    %load/vec4 v0x14a76cde0_0;
    %parti/s 20, 11, 4;
    %store/vec4 v0x14a76cea0_0, 0, 20;
    %jmp T_179.13;
T_179.6 ;
    %load/vec4 v0x14a76cde0_0;
    %parti/s 20, 10, 4;
    %store/vec4 v0x14a76cea0_0, 0, 20;
    %jmp T_179.13;
T_179.7 ;
    %load/vec4 v0x14a76cde0_0;
    %parti/s 20, 9, 4;
    %store/vec4 v0x14a76cea0_0, 0, 20;
    %jmp T_179.13;
T_179.8 ;
    %load/vec4 v0x14a76cde0_0;
    %parti/s 20, 8, 4;
    %store/vec4 v0x14a76cea0_0, 0, 20;
    %jmp T_179.13;
T_179.9 ;
    %load/vec4 v0x14a76cde0_0;
    %parti/s 20, 23, 5;
    %store/vec4 v0x14a76cea0_0, 0, 20;
    %jmp T_179.13;
T_179.10 ;
    %load/vec4 v0x14a76cde0_0;
    %parti/s 20, 22, 5;
    %store/vec4 v0x14a76cea0_0, 0, 20;
    %jmp T_179.13;
T_179.11 ;
    %load/vec4 v0x14a76cde0_0;
    %parti/s 20, 21, 5;
    %store/vec4 v0x14a76cea0_0, 0, 20;
    %jmp T_179.13;
T_179.12 ;
    %load/vec4 v0x14a76cde0_0;
    %parti/s 20, 20, 5;
    %store/vec4 v0x14a76cea0_0, 0, 20;
    %jmp T_179.13;
T_179.13 ;
    %pop/vec4 1;
    %jmp T_179;
    .thread T_179, $push;
    .scope S_0x14a7698a0;
T_180 ;
    %wait E_0x14a762ee0;
    %load/vec4 v0x14a76a100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x14a769e80_0, 0;
    %jmp T_180.1;
T_180.0 ;
    %load/vec4 v0x14a76a2c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.2, 8;
    %load/vec4 v0x14a769d50_0;
    %assign/vec4 v0x14a769e80_0, 0;
T_180.2 ;
T_180.1 ;
    %jmp T_180;
    .thread T_180;
    .scope S_0x14a7698a0;
T_181 ;
    %wait E_0x14a769c60;
    %load/vec4 v0x14a769d50_0;
    %load/vec4 v0x14a769e80_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_181.0, 8;
    %load/vec4 v0x14a769e80_0;
    %jmp/1 T_181.1, 8;
T_181.0 ; End of true expr.
    %load/vec4 v0x14a769d50_0;
    %jmp/0 T_181.1, 8;
 ; End of false expr.
    %blend;
T_181.1;
    %assign/vec4 v0x14a769fe0_0, 0;
    %jmp T_181;
    .thread T_181, $push;
    .scope S_0x14a7698a0;
T_182 ;
    %wait E_0x14a762ee0;
    %load/vec4 v0x14a76a100_0;
    %load/vec4 v0x14a769f10_0;
    %inv;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_182.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14a76a1a0_0, 0;
    %jmp T_182.1;
T_182.0 ;
    %load/vec4 v0x14a76a2c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_182.2, 8;
    %load/vec4 v0x14a76a1a0_0;
    %inv;
    %assign/vec4 v0x14a76a1a0_0, 0;
T_182.2 ;
T_182.1 ;
    %jmp T_182;
    .thread T_182;
    .scope S_0x14a7698a0;
T_183 ;
    %wait E_0x14a769c00;
    %load/vec4 v0x14a76a1a0_0;
    %load/vec4 v0x14a76a2c0_0;
    %and;
    %assign/vec4 v0x14a76a070_0, 0;
    %jmp T_183;
    .thread T_183, $push;
    .scope S_0x14a7698a0;
T_184 ;
    %wait E_0x14a762ee0;
    %load/vec4 v0x14a76a100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_184.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x14a769df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14a76a360_0, 0;
    %jmp T_184.1;
T_184.0 ;
    %load/vec4 v0x14a769f10_0;
    %flag_set/vec4 8;
    %jmp/0 T_184.2, 8;
    %load/vec4 v0x14a769fe0_0;
    %jmp/1 T_184.3, 8;
T_184.2 ; End of true expr.
    %load/vec4 v0x14a769d50_0;
    %jmp/0 T_184.3, 8;
 ; End of false expr.
    %blend;
T_184.3;
    %assign/vec4 v0x14a769df0_0, 0;
    %load/vec4 v0x14a769f10_0;
    %flag_set/vec4 8;
    %jmp/0 T_184.4, 8;
    %load/vec4 v0x14a76a070_0;
    %jmp/1 T_184.5, 8;
T_184.4 ; End of true expr.
    %load/vec4 v0x14a76a2c0_0;
    %jmp/0 T_184.5, 8;
 ; End of false expr.
    %blend;
T_184.5;
    %assign/vec4 v0x14a76a360_0, 0;
T_184.1 ;
    %jmp T_184;
    .thread T_184;
    .scope S_0x14a76c370;
T_185 ;
    %wait E_0x14a762ee0;
    %load/vec4 v0x14a76c790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_185.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x14a76c6f0_0, 0;
    %jmp T_185.1;
T_185.0 ;
    %load/vec4 v0x14a76c6f0_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0x14a76c8a0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x14a76c6f0_0, 0;
T_185.1 ;
    %jmp T_185;
    .thread T_185;
    .scope S_0x14a76bce0;
T_186 ;
    %wait E_0x14a762ee0;
    %load/vec4 v0x14a76c250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_186.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x14a76c1c0_0, 0;
    %jmp T_186.1;
T_186.0 ;
    %load/vec4 v0x14a76c1c0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x14a76c2e0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x14a76c1c0_0, 0;
T_186.1 ;
    %jmp T_186;
    .thread T_186;
    .scope S_0x14a76b6f0;
T_187 ;
    %wait E_0x14a762ee0;
    %load/vec4 v0x14a76bb90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_187.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x14a76baf0_0, 0;
    %jmp T_187.1;
T_187.0 ;
    %load/vec4 v0x14a76baf0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x14a76bc20_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x14a76baf0_0, 0;
T_187.1 ;
    %jmp T_187;
    .thread T_187;
    .scope S_0x14a768fc0;
T_188 ;
    %wait E_0x14a762ee0;
    %load/vec4 v0x14a76dfa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_188.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x14a76dcc0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x14a76dde0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x14a76df00_0, 0;
    %jmp T_188.1;
T_188.0 ;
    %load/vec4 v0x14a76d860_0;
    %parti/s 1, 0, 2;
    %replicate 16;
    %load/vec4 v0x14a76db00_0;
    %and;
    %assign/vec4 v0x14a76dcc0_0, 0;
    %load/vec4 v0x14a76d860_0;
    %parti/s 1, 1, 2;
    %replicate 16;
    %load/vec4 v0x14a76dd50_0;
    %and;
    %assign/vec4 v0x14a76dde0_0, 0;
    %load/vec4 v0x14a76d860_0;
    %parti/s 1, 2, 3;
    %replicate 16;
    %load/vec4 v0x14a76de70_0;
    %and;
    %assign/vec4 v0x14a76df00_0, 0;
T_188.1 ;
    %jmp T_188;
    .thread T_188;
    .scope S_0x14a768fc0;
T_189 ;
    %wait E_0x14a762ee0;
    %load/vec4 v0x14a76dfa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_189.0, 8;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0x14a76da50_0, 0;
    %jmp T_189.1;
T_189.0 ;
    %load/vec4 v0x14a76d9c0_0;
    %load/vec4 v0x14a76dcc0_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x14a76dcc0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x14a76dde0_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x14a76dde0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x14a76df00_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x14a76df00_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x14a76da50_0, 0;
T_189.1 ;
    %jmp T_189;
    .thread T_189;
    .scope S_0x14a768fc0;
T_190 ;
    %wait E_0x14a769840;
    %load/vec4 v0x14a76d5a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_190.0, 8;
    %pushi/vec4 0, 0, 21;
    %jmp/1 T_190.1, 8;
T_190.0 ; End of true expr.
    %load/vec4 v0x14a76da50_0;
    %jmp/0 T_190.1, 8;
 ; End of false expr.
    %blend;
T_190.1;
    %store/vec4 v0x14a76d9c0_0, 0, 21;
    %jmp T_190;
    .thread T_190, $push;
    .scope S_0x14a768fc0;
T_191 ;
    %wait E_0x14a7697f0;
    %load/vec4 v0x14a76da50_0;
    %parti/s 20, 0, 2;
    %store/vec4 v0x14a76d910_0, 0, 20;
    %jmp T_191;
    .thread T_191, $push;
    .scope S_0x14a768fc0;
T_192 ;
    %wait E_0x14a762ee0;
    %load/vec4 v0x14a76dfa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_192.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14a76d140_0, 0;
    %jmp T_192.1;
T_192.0 ;
    %load/vec4 v0x14a76da50_0;
    %parti/s 1, 20, 6;
    %load/vec4 v0x14a76da50_0;
    %parti/s 1, 19, 6;
    %xor;
    %load/vec4 v0x14a76e3f0_0;
    %parti/s 1, 2, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_192.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14a76d140_0, 0;
T_192.2 ;
T_192.1 ;
    %jmp T_192;
    .thread T_192;
    .scope S_0x14a768fc0;
T_193 ;
    %wait E_0x14a7697a0;
    %load/vec4 v0x14a76d510_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x14a76e3f0_0;
    %parti/s 1, 2, 3;
    %inv;
    %or;
    %store/vec4 v0x14a76d5a0_0, 0, 1;
    %jmp T_193;
    .thread T_193, $push;
    .scope S_0x14a764ab0;
T_194 ;
    %wait E_0x14a762ee0;
    %load/vec4 v0x14a765320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_194.0, 8;
    %load/vec4 v0x14a765070_0;
    %load/vec4 v0x14a764f40_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14a765280, 0, 4;
T_194.0 ;
    %load/vec4 v0x14a764f40_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x14a765280, 4;
    %assign/vec4 v0x14a765100_0, 0;
    %load/vec4 v0x14a764e90_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x14a765280, 4;
    %assign/vec4 v0x14a7651d0_0, 0;
    %jmp T_194;
    .thread T_194;
    .scope S_0x14a765470;
T_195 ;
    %wait E_0x14a762ee0;
    %load/vec4 v0x14a765d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_195.0, 8;
    %load/vec4 v0x14a765a80_0;
    %load/vec4 v0x14a765950_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14a765c70, 0, 4;
T_195.0 ;
    %load/vec4 v0x14a765950_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x14a765c70, 4;
    %assign/vec4 v0x14a765b10_0, 0;
    %load/vec4 v0x14a7658a0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x14a765c70, 4;
    %assign/vec4 v0x14a765bc0_0, 0;
    %jmp T_195;
    .thread T_195;
    .scope S_0x14a76f7d0;
T_196 ;
    %wait E_0x14a762ee0;
    %load/vec4 v0x14a770030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_196.0, 8;
    %load/vec4 v0x14a76fda0_0;
    %load/vec4 v0x14a76fc70_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14a76ff90, 0, 4;
T_196.0 ;
    %load/vec4 v0x14a76fc70_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x14a76ff90, 4;
    %assign/vec4 v0x14a76fe30_0, 0;
    %load/vec4 v0x14a76fbc0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x14a76ff90, 4;
    %assign/vec4 v0x14a76fee0_0, 0;
    %jmp T_196;
    .thread T_196;
    .scope S_0x14a761d30;
T_197 ;
    %wait E_0x14a762ee0;
    %load/vec4 v0x14a772330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_197.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14a7721e0_0, 0;
    %jmp T_197.1;
T_197.0 ;
    %load/vec4 v0x14a772c20_0;
    %parti/s 2, 8, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_197.2, 4;
    %load/vec4 v0x14a771ac0_0;
    %assign/vec4 v0x14a7721e0_0, 0;
    %jmp T_197.3;
T_197.2 ;
    %load/vec4 v0x14a772c20_0;
    %parti/s 2, 8, 5;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_197.4, 4;
    %load/vec4 v0x14a771b50_0;
    %pad/u 32;
    %assign/vec4 v0x14a7721e0_0, 0;
T_197.4 ;
T_197.3 ;
T_197.1 ;
    %jmp T_197;
    .thread T_197;
    .scope S_0x14a761d30;
T_198 ;
    %wait E_0x14a762ee0;
    %load/vec4 v0x14a772330_0;
    %load/vec4 v0x14a772290_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_198.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14a772290_0, 0;
    %jmp T_198.1;
T_198.0 ;
    %load/vec4 v0x14a7729e0_0;
    %load/vec4 v0x14a772290_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_198.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14a772290_0, 0;
T_198.2 ;
T_198.1 ;
    %jmp T_198;
    .thread T_198;
    .scope S_0x14a69d050;
T_199 ;
    %wait E_0x14a69dd30;
    %load/vec4 v0x14a7738e0_0;
    %parti/s 2, 24, 6;
    %assign/vec4 v0x14a7732e0_0, 0;
    %jmp T_199;
    .thread T_199;
    .scope S_0x14a69d050;
T_200 ;
    %wait E_0x14a6c3d30;
    %load/vec4 v0x14a7732e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_200.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_200.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_200.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_200.3, 6;
    %jmp T_200.4;
T_200.0 ;
    %load/vec4 v0x14a773c20_0;
    %store/vec4 v0x14a773b90_0, 0, 32;
    %jmp T_200.4;
T_200.1 ;
    %load/vec4 v0x14a773cb0_0;
    %store/vec4 v0x14a773b90_0, 0, 32;
    %jmp T_200.4;
T_200.2 ;
    %load/vec4 v0x14a773d40_0;
    %store/vec4 v0x14a773b90_0, 0, 32;
    %jmp T_200.4;
T_200.3 ;
    %load/vec4 v0x14a773ed0_0;
    %store/vec4 v0x14a773b90_0, 0, 32;
    %jmp T_200.4;
T_200.4 ;
    %pop/vec4 1;
    %jmp T_200;
    .thread T_200, $push;
    .scope S_0x14a6e1580;
T_201 ;
    %wait E_0x14a6c4700;
    %load/vec4 v0x14a774d80_0;
    %store/vec4 v0x14a775b80_0, 0, 1;
    %jmp T_201;
    .thread T_201, $push;
    .scope S_0x14a6e1580;
T_202 ;
    %wait E_0x14a6d1d00;
    %load/vec4 v0x14a775620_0;
    %store/vec4 v0x14a775c10_0, 0, 1;
    %jmp T_202;
    .thread T_202, $push;
    .scope S_0x14a6e1580;
T_203 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14a774d80_0, 0, 1;
T_203.0 ;
    %delay 5, 0;
    %load/vec4 v0x14a774d80_0;
    %inv;
    %store/vec4 v0x14a774d80_0, 0, 1;
    %jmp T_203.0;
    %end;
    .thread T_203;
    .scope S_0x14a6e1580;
T_204 ;
    %vpi_call 2 132 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 133 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x14a6e1580 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14a775b80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14a776020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14a775de0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14a7760b0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x14a775f90_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14a775e70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14a775d50_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14a775620_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_204.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_204.1, 5;
    %jmp/1 T_204.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x14a6ab800;
    %jmp T_204.0;
T_204.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14a775620_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_204.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_204.3, 5;
    %jmp/1 T_204.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x14a6ab800;
    %jmp T_204.2;
T_204.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14a775620_0, 0, 1;
    %pushi/vec4 10, 0, 32;
T_204.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_204.5, 5;
    %jmp/1 T_204.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x14a6ab800;
    %jmp T_204.4;
T_204.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14a6aa1b0_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.config_test, S_0x14a6ed940;
    %join;
    %fork TD_tb_ren_conv_top_wrapper.load_data, S_0x14a6c4df0;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14a775120_0, 0, 32;
    %load/vec4 v0x14a775120_0;
    %pad/s 8;
    %store/vec4 v0x14a774a40_0, 0, 8;
    %fork TD_tb_ren_conv_top_wrapper.write_image, S_0x14a774880;
    %join;
    %load/vec4 v0x14a775120_0;
    %pad/s 8;
    %store/vec4 v0x14a774cc0_0, 0, 8;
    %fork TD_tb_ren_conv_top_wrapper.write_kernel, S_0x14a774b00;
    %join;
    %vpi_call 2 161 "$display", "-------- iteration %0d ----------", v0x14a775120_0 {0 0 0};
    %fork TD_tb_ren_conv_top_wrapper.calculate_results, S_0x14a6eca90;
    %join;
    %load/vec4 v0x14a775120_0;
    %pad/s 8;
    %store/vec4 v0x14a6b5a50_0, 0, 8;
    %load/vec4 v0x14a775270_0;
    %subi 1, 0, 3;
    %store/vec4 v0x14a6b52e0_0, 0, 3;
    %load/vec4 v0x14a774e30_0;
    %subi 1, 0, 8;
    %store/vec4 v0x14a6b6780_0, 0, 8;
    %load/vec4 v0x14a775430_0;
    %subi 1, 0, 3;
    %store/vec4 v0x14a6a2950_0, 0, 3;
    %load/vec4 v0x14a775a40_0;
    %store/vec4 v0x14a6aba80_0, 0, 8;
    %load/vec4 v0x14a7751d0_0;
    %store/vec4 v0x14a6b5740_0, 0, 1;
    %load/vec4 v0x14a775760_0;
    %subi 1, 0, 8;
    %store/vec4 v0x14a6aaf60_0, 0, 8;
    %load/vec4 v0x14a7758b0_0;
    %store/vec4 v0x14a6aa4c0_0, 0, 4;
    %load/vec4 v0x14a774ee0_0;
    %store/vec4 v0x14a6b6530_0, 0, 1;
    %load/vec4 v0x14a775570_0;
    %store/vec4 v0x14a6ab770_0, 0, 3;
    %fork TD_tb_ren_conv_top_wrapper.config_hw, S_0x14a6f0150;
    %join;
    %load/vec4 v0x14a775120_0;
    %pad/s 8;
    %store/vec4 v0x14a6a1330_0, 0, 8;
    %fork TD_tb_ren_conv_top_wrapper.poll_done, S_0x14a6c84b0;
    %join;
    %pushi/vec4 10, 0, 32;
T_204.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_204.7, 5;
    %jmp/1 T_204.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x14a6ab800;
    %jmp T_204.6;
T_204.7 ;
    %pop/vec4 1;
    %load/vec4 v0x14a775120_0;
    %pad/s 8;
    %store/vec4 v0x14a69c820_0, 0, 8;
    %fork TD_tb_ren_conv_top_wrapper.readback_results, S_0x14a6c5ca0;
    %join;
    %pushi/vec4 10, 0, 32;
T_204.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_204.9, 5;
    %jmp/1 T_204.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x14a6ab800;
    %jmp T_204.8;
T_204.9 ;
    %pop/vec4 1;
    %fork TD_tb_ren_conv_top_wrapper.compare_results, S_0x14a6f0f60;
    %join;
    %pushi/vec4 805306368, 0, 32;
    %load/vec4 v0x14a775120_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x14a774740_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14a7747d0_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x14a774580;
    %join;
    %pushi/vec4 805306368, 0, 32;
    %load/vec4 v0x14a775120_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x14a774740_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x14a7747d0_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x14a774580;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14a774f90_0, 0, 32;
T_204.10 ;
    %load/vec4 v0x14a774f90_0;
    %cmpi/s 12, 0, 32;
    %jmp/0xz T_204.11, 5;
    %delay 5, 0;
    %vpi_call 2 177 "$display", "result[%3d] ===> %10d", v0x14a774f90_0, &A<v0x14a7756c0, v0x14a774f90_0 > {0 0 0};
    %load/vec4 v0x14a774f90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14a774f90_0, 0, 32;
    %jmp T_204.10;
T_204.11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14a774f90_0, 0, 32;
T_204.12 ;
    %load/vec4 v0x14a774f90_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_204.13, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x14a774f90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14a775810, 0, 4;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x14a774f90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14a7756c0, 0, 4;
    %load/vec4 v0x14a774f90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14a774f90_0, 0, 32;
    %jmp T_204.12;
T_204.13 ;
    %pushi/vec4 805306368, 0, 32;
    %load/vec4 v0x14a775120_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x14a774740_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14a7747d0_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x14a774580;
    %join;
    %load/vec4 v0x14a775120_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14a775120_0, 0, 32;
    %vpi_call 2 188 "$display", "STATUS: Simulation complete" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14a774f90_0, 0, 32;
T_204.14 ;
    %load/vec4 v0x14a774f90_0;
    %cmpi/s 12, 0, 32;
    %jmp/0xz T_204.15, 5;
    %delay 5, 0;
    %vpi_call 2 193 "$display", "r[%3d] ===> %10d", v0x14a774f90_0, &A<v0x14a6eed60, v0x14a774f90_0 > {0 0 0};
    %load/vec4 v0x14a774f90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14a774f90_0, 0, 32;
    %jmp T_204.14;
T_204.15 ;
    %vpi_call 2 215 "$finish" {0 0 0};
    %end;
    .thread T_204;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "tb_ren_conv_top_wrapper.v";
    "../verilog/ren_conv_top_wrapper.v";
    "../verilog/ren_conv_top.v";
    "../verilog/regs.v";
    "../verilog/ctrl_status_regs_4.v";
    "../verilog/dffram.v";
    "../verilog/ren_conv.v";
    "../verilog/agu.v";
    "../verilog/serial_shift.v";
    "../verilog/datapath.v";
    "../verilog/max_pool.v";
    "../verilog/mult.v";
    "../verilog/shifter.v";
