=====
SETUP
-0.331
14.101
13.770
clk_50M_ibuf[0]
0.000
0.982
clk_led_0_Z[0]
4.370
4.828
spi0/un2_step_id_1_0_m3_am_cZ[2]
7.919
9.018
spi0/un2_step_id_1_0_m3[2]
9.018
9.167
spi0/un2_step_id_1_0_m3_RNITMG61[2]
10.950
11.982
led_Z[1]
14.101
=====
SETUP
1.375
12.395
13.770
clk_50M_ibuf[0]
0.000
0.982
clk_led_0_Z[0]
4.370
4.828
spi0/un2_step_id_i_a2_0_m2_am_cZ[3]
7.919
9.018
spi0/un2_step_id_i_a2_0_m2[3]
9.018
9.167
spi0/un2_step_id_i_a2_0_a2[3]
9.667
10.293
led_Z[0]
12.395
=====
SETUP
5.690
8.436
14.126
clk_50M_ibuf[0]
0.000
0.982
cnt_Z[4]
4.370
4.828
spi0/un2_cntlto7_4_cZ
5.248
6.309
spi0/un2_cntlto7_3_RNIMJ861
6.728
7.353
clk_led_0_Z[0]
8.436
=====
SETUP
6.710
7.060
13.770
clk_50M_ibuf[0]
0.000
0.982
cnt_Z[1]
4.370
4.828
un1_cnt_cry_1_0
5.167
6.212
un1_cnt_cry_2_0
6.212
6.269
un1_cnt_cry_3_0
6.269
6.326
un1_cnt_cry_4_0
6.326
6.383
un1_cnt_cry_5_0
6.383
6.440
un1_cnt_cry_6_0
6.440
6.497
un1_cnt_s_7_0
6.497
7.060
cnt_Z[7]
7.060
=====
SETUP
6.767
7.003
13.770
clk_50M_ibuf[0]
0.000
0.982
cnt_Z[1]
4.370
4.828
un1_cnt_cry_1_0
5.167
6.212
un1_cnt_cry_2_0
6.212
6.269
un1_cnt_cry_3_0
6.269
6.326
un1_cnt_cry_4_0
6.326
6.383
un1_cnt_cry_5_0
6.383
6.440
un1_cnt_cry_6_0
6.440
7.003
cnt_Z[6]
7.003
=====
SETUP
6.824
6.946
13.770
clk_50M_ibuf[0]
0.000
0.982
cnt_Z[1]
4.370
4.828
un1_cnt_cry_1_0
5.167
6.212
un1_cnt_cry_2_0
6.212
6.269
un1_cnt_cry_3_0
6.269
6.326
un1_cnt_cry_4_0
6.326
6.383
un1_cnt_cry_5_0
6.383
6.946
cnt_Z[5]
6.946
=====
SETUP
6.881
6.889
13.770
clk_50M_ibuf[0]
0.000
0.982
cnt_Z[1]
4.370
4.828
un1_cnt_cry_1_0
5.167
6.212
un1_cnt_cry_2_0
6.212
6.269
un1_cnt_cry_3_0
6.269
6.326
un1_cnt_cry_4_0
6.326
6.889
cnt_Z[4]
6.889
=====
SETUP
6.938
6.832
13.770
clk_50M_ibuf[0]
0.000
0.982
cnt_Z[1]
4.370
4.828
un1_cnt_cry_1_0
5.167
6.212
un1_cnt_cry_2_0
6.212
6.269
un1_cnt_cry_3_0
6.269
6.832
cnt_Z[3]
6.832
=====
SETUP
6.995
6.775
13.770
clk_50M_ibuf[0]
0.000
0.982
cnt_Z[1]
4.370
4.828
un1_cnt_cry_1_0
5.167
6.212
un1_cnt_cry_2_0
6.212
6.775
cnt_Z[2]
6.775
=====
SETUP
7.325
6.444
13.770
clk_50M_ibuf[0]
0.000
0.982
cnt_Z[0]
4.370
4.828
un1_cnt_cry_0_0
4.836
5.881
un1_cnt_cry_1_0
5.881
6.444
cnt_Z[1]
6.444
=====
SETUP
8.205
5.564
13.770
clk_50M_ibuf[0]
0.000
0.982
cnt_Z[0]
4.370
4.828
un1_cnt_cry_0_0
4.836
5.564
cnt_Z[0]
5.564
=====
SETUP
8.307
5.462
13.770
clk_50M_ibuf[0]
0.000
0.982
clk_led_0_Z[0]
4.370
4.828
clk_led_i_i_cZ[0]
4.836
5.462
clk_led_0_Z[0]
5.462
=====
HOLD
0.708
4.067
3.359
clk_50M_ibuf[0]
0.000
0.844
clk_led_0_Z[0]
3.359
3.693
clk_led_i_i_cZ[0]
3.695
4.067
clk_led_0_Z[0]
4.067
=====
HOLD
0.853
4.212
3.359
clk_50M_ibuf[0]
0.000
0.844
cnt_Z[6]
3.359
3.693
un1_cnt_cry_6_0
3.695
4.212
cnt_Z[6]
4.212
=====
HOLD
0.853
4.212
3.359
clk_50M_ibuf[0]
0.000
0.844
cnt_Z[0]
3.359
3.693
un1_cnt_cry_0_0
3.695
4.212
cnt_Z[0]
4.212
=====
HOLD
0.853
4.212
3.359
clk_50M_ibuf[0]
0.000
0.844
cnt_Z[2]
3.359
3.693
un1_cnt_cry_2_0
3.695
4.212
cnt_Z[2]
4.212
=====
HOLD
1.085
4.444
3.359
clk_50M_ibuf[0]
0.000
0.844
cnt_Z[4]
3.359
3.693
un1_cnt_cry_4_0
3.927
4.444
cnt_Z[4]
4.444
=====
HOLD
1.085
4.444
3.359
clk_50M_ibuf[0]
0.000
0.844
cnt_Z[5]
3.359
3.693
un1_cnt_cry_5_0
3.927
4.444
cnt_Z[5]
4.444
=====
HOLD
1.088
4.447
3.359
clk_50M_ibuf[0]
0.000
0.844
cnt_Z[3]
3.359
3.693
un1_cnt_cry_3_0
3.930
4.447
cnt_Z[3]
4.447
=====
HOLD
1.088
4.447
3.359
clk_50M_ibuf[0]
0.000
0.844
cnt_Z[7]
3.359
3.693
un1_cnt_s_7_0
3.930
4.447
cnt_Z[7]
4.447
=====
HOLD
1.088
4.447
3.359
clk_50M_ibuf[0]
0.000
0.844
cnt_Z[1]
3.359
3.693
un1_cnt_cry_1_0
3.930
4.447
cnt_Z[1]
4.447
=====
HOLD
1.893
5.268
3.374
clk_50M_ibuf[0]
0.000
0.844
cnt_Z[2]
3.359
3.693
spi0/un2_cntlto7_3_RNIMJ861
3.930
4.486
clk_led_0_Z[0]
5.268
=====
HOLD
5.187
8.547
3.359
clk_50M_ibuf[0]
0.000
0.844
clk_led_0_Z[0]
3.359
3.693
spi0/un2_step_id_i_a2_0_m2_am_cZ[3]
5.933
6.657
spi0/un2_step_id_i_a2_0_m2[3]
6.657
6.755
spi0/un2_step_id_i_a2_0_a2[3]
7.025
7.410
led_Z[0]
8.547
=====
HOLD
6.291
9.650
3.359
clk_50M_ibuf[0]
0.000
0.844
clk_led_0_Z[0]
3.359
3.693
spi0/un2_step_id_1_0_m3_am_cZ[2]
5.933
6.657
spi0/un2_step_id_1_0_m3[2]
6.657
6.755
spi0/un2_step_id_1_0_m3_RNITMG61[2]
7.858
8.584
led_Z[1]
9.650
