vendor_name = ModelSim
source_file = 1, C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv
source_file = 1, C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv
source_file = 1, C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv
source_file = 1, C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SysPLL.qip
source_file = 1, C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SysPLL.v
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/aglobal180.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/syspll_altpll.v
design_name = Typhoon
instance = comp, \Clk~input , Clk~input, Typhoon, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
