@W: CL169 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\UART_PACKETS\UART_packets.v":66:1:66:6|Pruning unused register UART_TxBusy. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\UART_PACKETS\UART_packets.v":66:1:66:6|Pruning unused register UART_RxValid. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\UART_PACKETS\UART_packets.v":66:1:66:6|Pruning unused register UART_RX_DATA[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\UART_PACKETS\UART_packets.v":66:1:66:6|Pruning unused register UART_TxData_cl[7]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\UART_PACKETS\UART_packets.v":66:1:66:6|Pruning unused register UART_TxData_cl[6]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\UART_PACKETS\UART_packets.v":66:1:66:6|Pruning unused register UART_TxData_cl[5]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\UART_PACKETS\UART_packets.v":66:1:66:6|Pruning unused register UART_TxData_cl[4]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\UART_PACKETS\UART_packets.v":66:1:66:6|Pruning unused register UART_TxData_cl[3]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\UART_PACKETS\UART_packets.v":66:1:66:6|Pruning unused register UART_TxData_cl[2]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\UART_PACKETS\UART_packets.v":66:1:66:6|Pruning unused register UART_TxData_cl[1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\UART_PACKETS\UART_packets.v":66:1:66:6|Pruning unused register UART_TxData_cl[0]. Make sure that there are no unused intermediate registers.
@W: CL177 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\UART_PACKETS\UART_packets.v":84:2:84:5|Sharing sequential element UART_TxData_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\UART_PACKETS\UART_packets.v":84:2:84:5|Sharing sequential element UART_TxData_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\UART_PACKETS\UART_packets.v":84:2:84:5|Sharing sequential element UART_TxData_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\UART_PACKETS\UART_packets.v":84:2:84:5|Sharing sequential element UART_TxData_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\UART_PACKETS\UART_packets.v":84:2:84:5|Sharing sequential element UART_TxData_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\UART_PACKETS\UART_packets.v":84:2:84:5|Sharing sequential element UART_TxData_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\UART_PACKETS\UART_packets.v":84:2:84:5|Sharing sequential element UART_TxData_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CG781 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\Test\Test.v":34:17:34:30|Input opTxReady on instance readController is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\Test\Test.v":13:13:13:25|Removing wire opReadAddress, as there is no assignment to it.
@W: CG133 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\Structures\Structures.v":13:14:13:19|Object ipTxStream.Source is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\Structures\Structures.v":14:14:14:24|Object ipTxStream.Destination is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\Structures\Structures.v":15:14:15:19|Object ipTxStream.Length is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\Structures\Structures.v":16:10:16:12|Object ipTxStream.SoP is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\Structures\Structures.v":17:10:17:12|Object ipTxStream.EoP is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\Structures\Structures.v":18:14:18:17|Object ipTxStream.Data is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\Structures\Structures.v":19:10:19:14|Object ipTxStream.Valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\Structures\Structures.v":3:14:3:23|Object readRegisters.ClockTicks is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\Structures\Structures.v":4:13:4:19|Object readRegisters.Buttons is declared but not assigned. Either assign a value or remove the declaration.
@W: CL260 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\UART\UART.v":53:1:53:6|Pruning register bit 10 of txCounter[10:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\UART\UART.v":53:1:53:6|Pruning register bit 10 of rxCounter[10:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\UART\UART.v":53:1:53:6|Pruning register bit 9 of txCounter[9:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\UART\UART.v":53:1:53:6|Pruning register bit 9 of rxCounter[9:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL246 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\Registers\Registers.v":17:22:17:29|Input port bits 31 to 8 of ipWrData[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\ReadController\ReadController.v":8:24:8:33|Input port bits 18 to 9 of ipRxStream[34:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL260 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\WriteController\WriteController.v":23:2:23:7|Pruning register bit 3 of dataLength[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL246 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\WriteController\WriteController.v":6:24:6:33|Input port bits 26 to 11 of ipTxStream[34:0] are unused. Assign logic for all port bits or change the input port size.

