<DOC>
<DOCNO>EP-0631322</DOCNO> 
<TEXT>
<INVENTION-TITLE>
Microelectronic circuit struture and its manufacturing method
</INVENTION-TITLE>
<CLASSIFICATIONS>H01L2940	H01L2978	H01L2902	H01L29786	H01L2912	H01L2966	H01L21336	H01L29423	H01L213105	H01L2102	H01L21265	H01L2966	H01L21335	</CLASSIFICATIONS>
<CLASSIFICATIONS-THIRD>H01L	H01L	H01L	H01L	H01L	H01L	H01L	H01L	H01L	H01L	H01L	H01L	H01L	</CLASSIFICATIONS-THIRD>
<CLASSIFICATIONS-FOURTH>H01L29	H01L29	H01L29	H01L29	H01L29	H01L29	H01L21	H01L29	H01L21	H01L21	H01L21	H01L29	H01L21	</CLASSIFICATIONS-FOURTH>
<APPLICANTS>
<APPLICANT-NAME>
SIEMENS AG
</APPLICANT-NAME>
<APPLICANT-NAME>
SIEMENS AKTIENGESELLSCHAFT
</APPLICANT-NAME>
</APPLICANTS>
<INVENTORS>
<INVENTOR-NAME>
HOFMANN KARL R DR
</INVENTOR-NAME>
<INVENTOR-NAME>
SCHULZ MAXIMILIAN PROF DR
</INVENTOR-NAME>
<INVENTOR-NAME>
HOFMANN, KARL R., DR
</INVENTOR-NAME>
<INVENTOR-NAME>
SCHULZ, MAXIMILIAN, PROF.DR.
</INVENTOR-NAME>
</INVENTORS>
<CLAIMS>
Microelectronic circuit structure having at least 
one semiconductor layer and one dielectric layer, 


the semiconductor layer and the dielectric layer 
being arranged adjacent to one another, 
the dielectric layer having an electric charge 
distribution with localized electric charges which 

is localized near to the interface with the semiconductor 
layer and effects in the semiconductor 

layer a shift in the local semiconductor surface 
potential, and consequently effects at the surface 

of the semiconductor layer local potential barriers 
and, as a result, electron and hole channels, 
the form and extent of these electron and hole 
channels being predetermined by the charge distribution 

in the dielectric layer. 
Microelectronic circuit structure according to 
Claim 1,
 
in which a maximum charge storage density of the order of 

1 to 100 µC/cm
2
 occurs in the charge distribution. 
Microelectronic circuit structure according to 
Claim 1 or 2,
 
in which the semiconductor layer is doped. 
Microelectronic circuit structure according to 
one of Claims 1 to 3,
 
in which the charge distribution is inhomogeneous in the 

plane parallel to the interface with the semiconductor 
layer, with the result that the shift in the local 

semiconductor surface potential is effected in a limited 
region of the surface of the semiconductor layer.  

 
Microelectronic circuit structure according to 
one of Claims 1 to 4,
 
in which at least one gate electrode is arranged on the 

surface of the dielectric layer, via which gate electrode 
the shift in the local semiconductor surface potential in 

the semiconductor layer can be controlled. 
Microelectronic circuit structure according to 
one of Claims 1 to 5,
 
in which the dielectric layer comprises a ferroelectric 

and in which the charge distribution is realized by 
polarization of the ferroelectric. 
Microelectronic circuit structure according to 
Claim 6,
 
in which the dielectric layer comprises at least one 

amorphous or polycrystalline layer made of BaTiO
3
, 
Pb(Zr, Ti)O
3
 or ((Pb, La) (Zr, Ti)O
3
). 
Microelectronic circuit structure according to 
one of Claims 1 to 5,
 
in which the charge distribution comprises negative 

and/or positive electric charge carriers. 
Microelectronic circuit structure according to 
Claim 8, 


in which the dielectric layer comprises a layer 
sequence having three layers, a first layer being 

arranged directly adjacent to the semiconductor 
layer and a second layer being arranged directly 

adjacent to the first layer and a third layer being 
arranged directly adjacent to the second layer, 
in which the second layer has a higher capture 
cross-section for charge carriers than the first 

layer and the third layer, 
in which the first layer and the third layer form a 
potential barrier against the flowing-away of charge 

carriers from the second layer, 
in which the thickness of the first layer is set in 
such a way that the charge distribution of charge 

carriers captured in the second layer effects the 
shift in the local semiconductor surface potential  

 
in the semiconductor layer. 
Microelectronic circuit structure according to 
Claim 9,
 
in which the first layer and the third layer comprise 

SiO
2
 and in which the second layer comprises Si
3
N
4
 or 
Al
2
O
3
. 
Microelectronic circuit structure according to 
Claim 10,
 
in which the first layer has a thickness in the range 

between 3 and 10 nm, the second layer has a thickness in 
the range between 3 and 10 nm and the third layer has a 

thickness in the range between 3 and 10 nm. 
Microelectronic circuit structure according to 
one of Claims 8 to 11,
 
in which impurities are arranged in the dielectric layer 

for the purpose of forming the charge distribution, which 
impurities are occupied by charge carriers and have an 

increased capture cross-section for charge carriers 
compared with the remaining part of the dielectric layer. 
Microelectronic circuit structure according to 
Claim 12,
 
in which the impurities are realized by doping with 

tungsten. 
Microelectronic circuit structure according to 
one of Claims 1 to 13,
 
in which the semiconductor layer is composed of monocrystalline 

silicon. 
Microelectronic circuit structure according to 
Claim 14,
 
in which the semiconductor layer is part of an SOI 

substrate. 
Method for producing a microelectronic circuit 
structure, 


in which a dielectric layer is applied to the surface 
of a semiconductor layer, 
in which a charge distribution with localized electric 
charges is produced in the dielectric layer 

near to the interface with the semiconductor layer,  
 

which charge distribution effects in the semiconductor 
layer a shift in the local semiconductor surface 

potential, and consequently effects at the surface 
of the semiconductor layer local potential barriers 

and, as a result, electron and hole channels, 
the form and extent of these electron and hole 
channels being predetermined by the charge distribution 

in the dielectric layer. 
Method according to Claim 16,
 
in which the charge distribution in the dielectric layer 

is inhomogeneous in the plane parallel to the interface 
with the semiconductor layer, with the result that the 

shift in the local semiconductor surface potential is 
effected in a limited region of the surface of the 

semiconductor layer. 
Method according to Claim 16 or 17,
 
in which the charge distribution is produced with maximum 

charge storage densities of the order of 1 to 100 µC/cm
2
. 
Method according to one of Claims 16 to 18,
 
in which a gate electrode is applied to the surface of 

the dielectric layer, via which gate electrode the shift 
in the local semiconductor surface potential in the 

semiconductor layer can be controlled. 
Method according to one of Claims 16 to 19, 

in which the surface of the dielectric layer is 
covered with a substance containing a metal for the 

purpose of producing the charge distribution, 
in which positive metal ions are driven into the 
dielectric layer by applying a local electric field. 
Method according to Claim 20,
 
in which the substance containing the metal is locally 

deposited. 
Method according to one of Claims 16 to 19, 

in which positive metal ions are introduced into the 
dielectric layer over the whole area up to the 

interface with the semiconductor layer, 
in which locally positive charge carriers are 
removed at the interface with the semiconductor  

 
layer by applying a local electric field. 
Method according to one of Claims 20 to 22,
 
in which the local electric field is produced by applying 

an electric voltage between a metal tip, which is 
directed at the surface of the dielectric layer at a 

location where metal ions are to be driven in, and the 
semiconductor layer. 
Method according to Claim 23,
 
in which the metal tip has a radius of between 1 nm and 

20 nm and in which the metal tip is arranged at a distance 
of between 0 nm and 10 nm from the surface of the 

dielectric layer and in which the magnitude of the 
electric voltage is between 10
5
 V/cm and 10
7
 V/cm. 
Method according to one of Claims 20 to 24,
 
in which the metal ions are driven in at a higher temperature 

than the operating temperature of the circuit 
structure. 
Method according to one of Claims 20 to 25,
 
in which the metal used is potassium, rubidium or 

caesium. 
Method according to one of Claims 16 to 19,
 
in which the charge distribution is produced using 

localized electron, ion or photon radiation. 
Method according to one of Claims 16 to 19,
 
in which the charge distribution is produced by masked 

ion implantation. 
Method according to one of Claims 16 to 19,
 
in which charge carrier traps which are loaded by charge 

carrier injection are formed in the dielectric layer. 
Method according to Claim 29,
 
in which the dielectric layer is formed from three 

adjacent layers, the middle layer having a higher capture 
cross-section for charge carriers than the two outer 

layers and the two outer layers forming a barrier against 
the flowing-away of charge carriers from the middle 

layer. 
Method according to Claim 30,
 
in which the outer layers are formed from SiO
2
 and the  
 

middle layer is formed from Si
3
N
4
 or Al
2
O
3
, in which the 
outer layers and the middle layer are formed with 

thicknesses of in each case at most 10 nm and in which 
the outer layer adjoining the semiconductor layer is 

formed with a thickness of at least 3 nm. 
Method according to one of Claims 29 to 31,
 
in which the charge carrier traps are formed by doping. 
Method according to Claim 32,
 
in which the charge carrier traps are formed by the 

implantation of tungsten. 
Method according to one of Claims 16 to 19, 

in which at least one ferroelectric layer is produced 
for the purpose of producing the dielectric 

layer, 
in which the ferroelectric layer is locally polarized. 
Method according to Claim 34,
 
in which the ferroelectric layer is polarized with a 

metal tip directed at the surface of the dielectric 
layer. 
Method according to Claim 34 or 35,
 
in which the ferroelectric layer is formed from amorphous 

or polycrystalline BaTiO
3
, Pb(Zr, Ti)O
3
 or 
((Pb, La) (Zr, Ti)O
3
). 
Method according to one of Claims 16 to 36,
 
in which the semiconductor layer is formed from monocrystalline 

silicon. 
Method according to Claim 37,
 
in which the semiconductor layer is part of an SOI 

substrate. 
</CLAIMS>
</TEXT>
</DOC>
