// ============================================================
// AMD Linux Driver Learning Platform - Module 9 Micro-Lessons
// Module 9: GPU Toolchain & LLVM (GPU å·¥å…·é“¾ä¸ LLVM)
// 5 lessons in 2 groups, ~15 min each, total ~75 min
// ============================================================
import type { MicroLessonModule } from './micro_lesson_types';

export const module9MicroLessons: MicroLessonModule = {
  moduleId: 'llvm',
  groups: [
    // â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
    // Group 9.1: LLVM ç¼–è¯‘å™¨æ¡†æ¶
    // â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
    {
      id: '9-1',
      number: '9.1',
      title: 'LLVM ç¼–è¯‘å™¨æ¡†æ¶',
      titleEn: 'LLVM Compiler Framework',
      icon: 'ğŸ—ï¸',
      description: 'ç†è§£ LLVM çš„ä¸‰æ®µå¼æ¶æ„â€”â€”å‰ç«¯ã€ä¸­ç«¯ä¼˜åŒ–ã€åç«¯â€”â€”ä»¥åŠ LLVM IR ä½œä¸ºé€šç”¨ä¸­é—´è¡¨ç¤ºçš„æ ¸å¿ƒè®¾è®¡æ€æƒ³ã€‚æŒæ¡ SSA å½¢å¼å’Œ IR è¯­æ³•æ˜¯é˜…è¯» GPU ç¼–è¯‘å™¨è¾“å‡ºçš„åŸºç¡€ã€‚',
      lessons: [
        // â”€â”€ Lesson 9.1.1 â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
        {
          id: '9-1-1',
          number: '9.1.1',
          title: 'LLVM ä¸‰æ®µå¼æ¶æ„ï¼šå‰ç«¯â†’ä¸­ç«¯â†’åç«¯',
          titleEn: 'LLVM Three-Phase Architecture: Frontend â†’ Optimizer â†’ Backend',
          duration: 15,
          difficulty: 'advanced',
          tags: ['LLVM', 'compiler', 'Clang', 'HIP', 'pass-pipeline'],
          concept: {
            summary: 'LLVM é‡‡ç”¨ç»å…¸çš„ä¸‰æ®µå¼ç¼–è¯‘å™¨æ¶æ„ï¼šå‰ç«¯ï¼ˆFrontendï¼‰å°†ä¸åŒè¯­è¨€ç¿»è¯‘ä¸ºç»Ÿä¸€çš„ LLVM IRï¼›ä¸­ç«¯ï¼ˆMiddle-endï¼‰å¯¹ IR æ‰§è¡Œæ•°ç™¾ä¸ªä¼˜åŒ– Passï¼›åç«¯ï¼ˆBackendï¼‰å°†ä¼˜åŒ–åçš„ IR ç¼–è¯‘ä¸ºç›®æ ‡å¹³å°çš„æœºå™¨ç ã€‚AMDGPU åç«¯æ˜¯ LLVM ä¸­æœ€å¤æ‚çš„åç«¯ä¹‹ä¸€ï¼Œè´Ÿè´£å°† LLVM IR ç¼–è¯‘ä¸º GCN/RDNA ISAã€‚',
            explanation: [
              'ä¼ ç»Ÿç¼–è¯‘å™¨ï¼ˆå¦‚æ—©æœŸ GCCï¼‰æŠŠå‰ç«¯è§£æã€ä¼˜åŒ–å’Œä»£ç ç”Ÿæˆç´§å¯†è€¦åˆåœ¨ä¸€èµ·ã€‚å¦‚æœä½ æƒ³æ”¯æŒ M ç§è¯­è¨€å’Œ N ç§ç›®æ ‡å¹³å°ï¼Œç†è®ºä¸Šéœ€è¦ MÃ—N ä¸ªç¼–è¯‘å™¨ã€‚LLVM çš„æ ¸å¿ƒåˆ›æ–°åœ¨äºå¼•å…¥äº†ä¸€å±‚é€šç”¨çš„ä¸­é—´è¡¨ç¤ºâ€”â€”LLVM IRã€‚å‰ç«¯åªéœ€å°†æºè¯­è¨€ç¿»è¯‘ä¸º LLVM IRï¼ˆM ä¸ªå‰ç«¯ï¼‰ï¼Œåç«¯åªéœ€å°† LLVM IR ç¿»è¯‘ä¸ºç›®æ ‡æœºå™¨ç ï¼ˆN ä¸ªåç«¯ï¼‰ï¼Œæ‰€æœ‰ä¼˜åŒ–éƒ½åœ¨ LLVM IR å±‚é¢è¿›è¡Œå¹¶è¢«å…±äº«ã€‚è¿™å°† MÃ—N é—®é¢˜é™ä½ä¸º M+Nã€‚',
              'å¯¹ AMD GPU ç¼–è¯‘æ¥è¯´ï¼Œå‰ç«¯æ˜¯ Clangã€‚HIP ä»£ç ï¼ˆ__global__ void kernel(...)ï¼‰é¦–å…ˆè¢« Clang è§£æä¸º ASTï¼ˆæŠ½è±¡è¯­æ³•æ ‘ï¼‰ï¼Œç„¶å Clang CodeGen å°† AST é™ä½ä¸º LLVM IRã€‚Clang éœ€è¦è¯†åˆ« GPU ç‰¹æœ‰çš„è¯­ä¹‰â€”â€”æ¯”å¦‚ __global__ å±æ€§å˜ä¸º amdgpu_kernel è°ƒç”¨çº¦å®šï¼ŒthreadIdx.x å˜ä¸ºå¯¹å†…ç½®å‡½æ•° llvm.amdgcn.workitem.id.x çš„è°ƒç”¨ã€‚OpenCL çš„ç¼–è¯‘è·¯å¾„ç±»ä¼¼ï¼Œåªæ˜¯å‰ç«¯çš„è¯­æ³•å¤„ç†ä¸åŒã€‚',
              'ä¸­ç«¯æ˜¯ LLVM çš„ Pass Managerï¼Œå®ƒæŒ‰é¡ºåºæ‰§è¡Œæ•°ç™¾ä¸ª Pass å¯¹ IR è¿›è¡Œä¼˜åŒ–ã€‚é€šç”¨ Pass åŒ…æ‹¬ mem2regï¼ˆå°†å†…å­˜ä¸­çš„å˜é‡æå‡ä¸º SSA å¯„å­˜å™¨ï¼‰ã€instcombineï¼ˆä»£æ•°åŒ–ç®€ï¼‰ã€loop-unrollï¼ˆå¾ªç¯å±•å¼€ï¼‰ã€inlineï¼ˆå‡½æ•°å†…è”ï¼‰ç­‰ã€‚æ­¤å¤–è¿˜æœ‰ AMDGPU ä¸“ç”¨çš„ Passï¼Œå¦‚ amdgpu-promote-allocaï¼ˆå°†æ ˆåˆ†é…æå‡åˆ° LDS æˆ–å¯„å­˜å™¨ï¼‰ã€amdgpu-lower-kernel-argumentsï¼ˆé™ä½å†…æ ¸å‚æ•°ä¼ é€’ï¼‰ã€‚è¿™äº› Pass çš„æ‰§è¡Œé¡ºåºç”± PassBuilder æ§åˆ¶ï¼Œé”™è¯¯çš„é¡ºåºå¯èƒ½å¯¼è‡´ä¼˜åŒ–å¤±æ•ˆç”šè‡³äº§ç”Ÿé”™è¯¯ä»£ç ã€‚',
              'åç«¯æ˜¯ AMDGPU Targetï¼Œå®ƒå°†ä¼˜åŒ–åçš„ LLVM IR ç¼–è¯‘ä¸º AMDGPU ISA æœºå™¨ç ã€‚åç«¯çš„æµç¨‹ï¼šSelectionDAGï¼ˆå°† IR è½¬æ¢ä¸º DAG å¹¶åšæŒ‡ä»¤é€‰æ‹©ï¼‰â†’ MachineInstrï¼ˆæœºå™¨æŒ‡ä»¤è¡¨ç¤ºï¼‰â†’ Register Allocationï¼ˆå¯„å­˜å™¨åˆ†é…ï¼‰â†’ Instruction Schedulingï¼ˆæŒ‡ä»¤è°ƒåº¦ï¼‰â†’ MC Layerï¼ˆç¼–ç ä¸ºäºŒè¿›åˆ¶æœºå™¨ç ï¼‰ã€‚æœ€ç»ˆè¾“å‡º .hsaco æ–‡ä»¶ï¼ˆELF æ ¼å¼çš„ GPU å¯æ‰§è¡Œæ–‡ä»¶ï¼‰ï¼ŒåŒ…å« GPU æœºå™¨ç ã€å…ƒæ•°æ®å’Œèµ„æºä½¿ç”¨ä¿¡æ¯ã€‚',
              'hipcc æ˜¯ HIP ç¼–è¯‘å·¥å…·é“¾çš„å…¥å£ã€‚æ‰§è¡Œ hipcc vector_add.hip æ—¶ï¼Œå®é™…å‘ç”Ÿçš„æ­¥éª¤æ˜¯ï¼š(1) hipcc è°ƒç”¨ Clang å‰ç«¯ç¼–è¯‘è®¾å¤‡ä»£ç ï¼Œtarget triple è®¾ä¸º amdgcn-amd-amdhsaï¼›(2) Clang ç”Ÿæˆ LLVM IRï¼Œå¸¦æœ‰ amdgpu_kernel æ ‡æ³¨ï¼›(3) LLVM ä¸­ç«¯æ‰§è¡Œä¼˜åŒ– Pass åºåˆ—ï¼›(4) AMDGPU åç«¯å°† IR ç¼–è¯‘ä¸ºç›®æ ‡ GPUï¼ˆå¦‚ gfx1102 å¯¹åº” RX 7600 XTï¼Œgfx1100 å¯¹åº” RX 7900 XTXï¼Œgfx1030 å¯¹åº” RX 6800 XTï¼‰çš„æœºå™¨ç ï¼›(5) Clang å‰ç«¯åŒæ—¶ç¼–è¯‘ä¸»æœºä»£ç ï¼ˆtarget triple ä¸º x86_64ï¼‰ï¼›(6) clang-offload-bundler å°†è®¾å¤‡ä»£ç å’Œä¸»æœºä»£ç æ‰“åŒ…ä¸º fat binaryã€‚ç†è§£è¿™ä¸ªå®Œæ•´æµç¨‹æ˜¯è°ƒè¯•ç¼–è¯‘å™¨é—®é¢˜å’Œåšæ€§èƒ½ä¼˜åŒ–çš„åŸºç¡€ã€‚',
            ],
            keyPoints: [
              'LLVM ä¸‰æ®µå¼ï¼šå‰ç«¯ï¼ˆClangï¼‰â†’ ä¸­ç«¯ï¼ˆPass Managerï¼‰â†’ åç«¯ï¼ˆAMDGPU Targetï¼‰ï¼Œé€šè¿‡ LLVM IR è§£è€¦',
              'å‰ç«¯è´Ÿè´£è¯­è¨€ç‰¹å®šè§£æï¼šHIP __global__ â†’ amdgpu_kernelï¼ŒthreadIdx.x â†’ llvm.amdgcn.workitem.id.x',
              'ä¸­ç«¯æ‰§è¡Œæ•°ç™¾ä¸ªä¼˜åŒ– Passï¼šé€šç”¨ï¼ˆmem2reg/inline/loop-unrollï¼‰+ AMDGPU ä¸“ç”¨ï¼ˆpromote-allocaï¼‰',
              'åç«¯æµç¨‹ï¼šSelectionDAG â†’ MachineInstr â†’ RegAlloc â†’ Scheduling â†’ MC emit',
              'hipcc å®Œæ•´é“¾ï¼šHIP â†’ Clang â†’ LLVM IR â†’ AMDGPU åç«¯ â†’ .hsacoï¼ˆELF GPU binaryï¼‰',
              'M+N è®¾è®¡ï¼šM ç§è¯­è¨€å‰ç«¯ + N ç§åç«¯å…±äº«åŒä¸€å¥— IR å’Œä¼˜åŒ–ï¼Œæ¶ˆé™¤ MÃ—N é—®é¢˜',
            ],
          },
          diagram: {
            title: 'hipcc ç¼–è¯‘æµç¨‹ï¼šä» HIP æºç åˆ° GPU å¯æ‰§è¡Œæ–‡ä»¶',
            content: `hipcc ç¼–è¯‘æµç¨‹å…¨æ™¯å›¾

 HIP æºç  (vector_add.hip)
 â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
 â”‚ __global__ void vector_add(float *a, float *b, float *c) {  â”‚
 â”‚   int i = blockIdx.x * blockDim.x + threadIdx.x;            â”‚
 â”‚   c[i] = a[i] + b[i];                                       â”‚
 â”‚ }                                                            â”‚
 â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                          â”‚
          â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
          â”‚               â”‚                  â”‚
          â–¼               â–¼                  â”‚
   è®¾å¤‡ä»£ç ç¼–è¯‘      ä¸»æœºä»£ç ç¼–è¯‘             â”‚
   target:           target:                 â”‚
   amdgcn-amd-       x86_64-linux-           â”‚
   amdhsa            gnu                     â”‚
          â”‚               â”‚                  â”‚
          â–¼               â”‚                  â”‚
   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”        â”‚                  â”‚
   â”‚ Clang å‰ç«¯   â”‚        â”‚                  â”‚
   â”‚ AST â†’ IR     â”‚        â”‚                  â”‚
   â”‚ __global__ â†’ â”‚        â”‚                  â”‚
   â”‚ amdgpu_kernelâ”‚        â”‚                  â”‚
   â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜        â”‚                  â”‚
          â–¼               â”‚                  â”‚
   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”        â”‚                  â”‚
   â”‚ LLVM ä¸­ç«¯    â”‚        â”‚                  â”‚
   â”‚ ä¼˜åŒ– Passes  â”‚        â”‚                  â”‚
   â”‚ mem2reg      â”‚        â”‚                  â”‚
   â”‚ instcombine  â”‚        â”‚                  â”‚
   â”‚ loop-unroll  â”‚        â”‚                  â”‚
   â”‚ promote-     â”‚        â”‚                  â”‚
   â”‚   alloca     â”‚        â”‚                  â”‚
   â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜        â”‚                  â”‚
          â–¼               â”‚                  â”‚
   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”        â”‚                  â”‚
   â”‚ AMDGPU åç«¯  â”‚        â”‚                  â”‚
   â”‚ ISel â†’ RA â†’  â”‚        â”‚                  â”‚
   â”‚ Sched â†’ MC   â”‚        â”‚                  â”‚
   â”‚              â”‚        â”‚                  â”‚
   â”‚ gfx1102 ISA  â”‚        â”‚                  â”‚
   â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜        â”‚                  â”‚
          â”‚               â”‚                  â”‚
          â–¼               â–¼                  â”‚
   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”           â”‚
   â”‚ .hsaco       â”‚ â”‚ host .o     â”‚           â”‚
   â”‚ (GPU ELF)    â”‚ â”‚ (x86 obj)   â”‚           â”‚
   â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜ â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜           â”‚
          â”‚               â”‚                  â”‚
          â””â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”˜                  â”‚
                  â–¼                          â”‚
          clang-offload-bundler              â”‚
                  â”‚                          â”‚
                  â–¼                          â”‚
           fat binary (.out)                 â”‚
           â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”               â”‚
           â”‚ host code (x86) â”‚               â”‚
           â”‚ device code     â”‚               â”‚
           â”‚  (gfx1102 ISA)  â”‚               â”‚
           â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

æŸ¥çœ‹æ¯ä¸€æ­¥çš„è¾“å‡ºï¼š
  hipcc -E  vector_add.hip   â†’ é¢„å¤„ç†
  hipcc -S -emit-llvm ...    â†’ LLVM IR (.ll)
  hipcc -S  ...              â†’ AMDGPU æ±‡ç¼– (.s)
  hipcc     vector_add.hip   â†’ fat binary`,
            caption: 'hipcc å°† HIP æºç åŒæ—¶ç¼–è¯‘ä¸ºè®¾å¤‡ä»£ç ï¼ˆAMDGPU ISAï¼‰å’Œä¸»æœºä»£ç ï¼ˆx86ï¼‰ï¼Œæœ€ç»ˆé€šè¿‡ offload-bundler æ‰“åŒ…ä¸º fat binaryã€‚æ•´ä¸ªè¿‡ç¨‹å¯¹ç”¨æˆ·é€æ˜ï¼Œä½†ç†è§£æ¯ä¸€æ­¥å¯¹äºè°ƒè¯•ç¼–è¯‘å™¨é—®é¢˜è‡³å…³é‡è¦ã€‚',
          },
          codeWalk: {
            title: 'hipcc ç¼–è¯‘ç®¡çº¿ï¼šä» HIP åˆ° LLVM IR åˆ° AMDGPU ISA',
            file: 'terminal â€” hipcc compilation pipeline',
            language: 'bash',
            code: `# â”€â”€ Step 1: ç¼–å†™ä¸€ä¸ªæœ€ç®€å•çš„ HIP kernel â”€â”€
cat > vector_add.hip << 'EOF'
#include <hip/hip_runtime.h>

__global__ void vector_add(const float *a,
                           const float *b,
                           float *c, int n) {
    int i = blockIdx.x * blockDim.x + threadIdx.x;
    if (i < n) c[i] = a[i] + b[i];
}
EOF

# â”€â”€ Step 2: æŸ¥çœ‹ hipcc å®é™…è°ƒç”¨çš„ Clang å‘½ä»¤ â”€â”€
hipcc -v vector_add.hip -c 2>&1 | grep "clang.*amdgcn"
# è¾“å‡ºç±»ä¼¼ï¼š
# "/opt/rocm/llvm/bin/clang" -cc1 -triple amdgcn-amd-amdhsa
#   -target-cpu gfx1102 -emit-llvm-bc ...

# â”€â”€ Step 3: ç”Ÿæˆ LLVM IRï¼ˆäººç±»å¯è¯»çš„ .ll æ ¼å¼ï¼‰â”€â”€
hipcc -S -emit-llvm --offload-arch=gfx1102 \\
      vector_add.hip -o vector_add.ll
# æŸ¥çœ‹å…³é”®éƒ¨åˆ†ï¼š
grep -A 5 "define amdgpu_kernel" vector_add.ll
# define amdgpu_kernel void @_Z10vector_addPKfS0_Pfi(
#   ptr addrspace(1) %a,       â† addrspace(1) = global memory
#   ptr addrspace(1) %b,
#   ptr addrspace(1) %c,
#   i32 %n) #0 {

# â”€â”€ Step 4: ç”Ÿæˆ AMDGPU æ±‡ç¼–ï¼ˆ.s æ ¼å¼ï¼‰â”€â”€
hipcc -S --offload-arch=gfx1102 \\
      vector_add.hip -o vector_add.s
# æŸ¥çœ‹ ISA æŒ‡ä»¤ï¼š
grep -E "v_add|s_load|global_load|s_waitcnt" vector_add.s
# global_load_b32 v1, v0, s[4:5]   â† ä»å…¨å±€å†…å­˜åŠ è½½ a[i]
# global_load_b32 v2, v0, s[6:7]   â† ä»å…¨å±€å†…å­˜åŠ è½½ b[i]
# v_add_f32_e32 v1, v1, v2         â† VALU: v1 = a[i] + b[i]
# global_store_b32 v0, v1, s[8:9]  â† å†™å› c[i]

# â”€â”€ Step 5: æŸ¥çœ‹ç¼–è¯‘å™¨ä½¿ç”¨äº†å¤šå°‘å¯„å­˜å™¨ â”€â”€
grep -E "NumSgprs|NumVgprs|ScratchSize" vector_add.s
# .amdhsa_next_free_vgpr 3    â† ä½¿ç”¨ 3 ä¸ª VGPR
# .amdhsa_next_free_sgpr 16   â† ä½¿ç”¨ 16 ä¸ª SGPR
# .amdhsa_private_segment_fixed_size 0  â† æ— æ ˆæº¢å‡º`,
            annotations: [
              'hipcc -v æ˜¾ç¤ºå®é™…çš„ clang å‘½ä»¤è¡Œï¼Œ-triple amdgcn-amd-amdhsa æŒ‡å®š GPU ç›®æ ‡',
              '-target-cpu gfx1102 å¯¹åº” RX 7600 XT (RDNA3 Navi33)ï¼›å…¶ä»– GPU ä½¿ç”¨å¯¹åº” gfx ç‰ˆæœ¬å·ï¼ˆå¯é€šè¿‡ rocminfo æŸ¥çœ‹ï¼‰',
              'LLVM IR ä¸­çš„ amdgpu_kernel è°ƒç”¨çº¦å®šå‘Šè¯‰åç«¯è¿™æ˜¯ GPU kernel å…¥å£',
              'addrspace(1) æ˜¯ AMDGPU çš„å…¨å±€å†…å­˜åœ°å€ç©ºé—´ç¼–å·ï¼Œ0=privateï¼Œ3=LDSï¼Œ4=constant',
              'v_add_f32_e32 æ˜¯ RDNA3 çš„å‘é‡æµ®ç‚¹åŠ æ³•æŒ‡ä»¤ï¼Œ_e32 è¡¨ç¤º 32 ä½ç¼–ç æ ¼å¼',
              'NumVgprs/NumSgprs æ˜¯ç¼–è¯‘å™¨çš„å¯„å­˜å™¨ä½¿ç”¨æŠ¥å‘Šï¼Œç›´æ¥å½±å“ GPU å ç”¨ç‡ï¼ˆOccupancyï¼‰',
            ],
            explanation: 'è¿™ä¸ªå®Œæ•´çš„ç¼–è¯‘ç®¡çº¿å±•ç¤ºäº† hipcc å¦‚ä½•å°† HIP æºç é€æ­¥é™ä½ä¸º GPU æœºå™¨ç ã€‚å…³é”®è§‚å¯Ÿï¼šä¸€ä¸ªç®€å•çš„ c[i]=a[i]+b[i] æ“ä½œï¼Œåœ¨ LLVM IR å±‚é¢æ˜¯ loadâ†’loadâ†’faddâ†’store çš„ SSA æŒ‡ä»¤åºåˆ—ï¼Œåœ¨ ISA å±‚é¢å˜æˆ global_loadâ†’global_loadâ†’v_add_f32â†’global_storeã€‚ç†è§£è¿™ç§å¯¹åº”å…³ç³»æ˜¯æ€§èƒ½ä¼˜åŒ–çš„åŸºç¡€â€”â€”ä½ èƒ½çœ‹åˆ°ç¼–è¯‘å™¨åšäº†ä»€ä¹ˆã€æ²¡åšä»€ä¹ˆã€‚',
          },
          miniLab: {
            title: 'è¿½è¸ª HIP ç¨‹åºçš„å®Œæ•´ç¼–è¯‘æµç¨‹',
            objective: 'åŠ¨æ‰‹æ‰§è¡Œ hipcc çš„æ¯ä¸€ä¸ªç¼–è¯‘é˜¶æ®µï¼Œè§‚å¯Ÿ HIP ä»£ç å¦‚ä½•é€æ­¥å˜ä¸º GPU æœºå™¨ç ã€‚',
            setup: `# ç¡®ä¿å·²å®‰è£… ROCm å’Œ hipcc
which hipcc || echo "è¯·å…ˆå®‰è£… ROCm: https://rocm.docs.amd.com"
hipcc --version`,
            steps: [
              'ç¼–å†™ vector_add.hipï¼ˆä¸Šè¿° Code Walk ä¸­çš„ä»£ç ï¼‰ï¼Œä¿å­˜åˆ°å·¥ä½œç›®å½•',
              'ç”Ÿæˆé¢„å¤„ç†åçš„ä»£ç ï¼šhipcc -E vector_add.hip -o vector_add.iï¼Œæœç´¢ vector_add å‡½æ•°çœ‹ HIP å®è¢«å±•å¼€åçš„æ ·å­',
              'ç”Ÿæˆ LLVM IRï¼šhipcc -S -emit-llvm --offload-arch=gfx1102 vector_add.hip -o vector_add.llï¼Œé˜…è¯» define amdgpu_kernel å¼€å¤´çš„å‡½æ•°',
              'ç”Ÿæˆä¼˜åŒ–åçš„ IRï¼šhipcc -S -emit-llvm -O3 --offload-arch=gfx1102 vector_add.hip -o vector_add_opt.llï¼Œå¯¹æ¯” -O0 å’Œ -O3 çš„ IR å·®å¼‚',
              'ç”Ÿæˆ AMDGPU æ±‡ç¼–ï¼šhipcc -S -O3 --offload-arch=gfx1102 vector_add.hip -o vector_add.sï¼Œç»Ÿè®¡ä½¿ç”¨çš„ VGPR/SGPR æ•°é‡',
              'ç¼–è¯‘ä¸ºå¯æ‰§è¡Œæ–‡ä»¶ï¼šhipcc vector_add.hip -o vector_add --offload-arch=gfx1102ï¼Œç”¨ llvm-objdump --disassemble-all vector_add æŸ¥çœ‹åµŒå…¥çš„ GPU ä»£ç ',
            ],
            expectedOutput: `$ wc -l vector_add.ll vector_add_opt.ll vector_add.s
  45 vector_add.ll       â† æœªä¼˜åŒ– IRï¼ˆçº¦ 45 è¡Œï¼‰
  28 vector_add_opt.ll   â† ä¼˜åŒ–å IR æ›´çŸ­ï¼ˆä¼˜åŒ–å™¨æ¶ˆé™¤äº†å†—ä½™æŒ‡ä»¤ï¼‰
  85 vector_add.s        â† AMDGPU æ±‡ç¼–ï¼ˆå«å…ƒæ•°æ®å’ŒæŒ‡ä»¤ï¼‰

$ grep "amdhsa_next_free" vector_add.s
.amdhsa_next_free_vgpr 3
.amdhsa_next_free_sgpr 16`,
            hint: 'å¦‚æœæ²¡æœ‰ AMD GPUï¼Œå¯ä»¥ç”¨ --offload-arch=gfx900 (Vega) æˆ– gfx1030 (RDNA2) äº¤å‰ç¼–è¯‘ã€‚ç¼–è¯‘ä¸éœ€è¦ç‰©ç† GPUï¼Œåªæœ‰è¿è¡Œæ‰éœ€è¦ã€‚ä¹Ÿå¯ä»¥ä½¿ç”¨ godbolt.org (Compiler Explorer) åœ¨çº¿æŸ¥çœ‹ AMDGPU ç¼–è¯‘è¾“å‡ºã€‚',
          },
          debugExercise: {
            title: 'è¯Šæ–­ hipcc ç¼–è¯‘é”™è¯¯',
            language: 'c',
            description: 'ä»¥ä¸‹ HIP ä»£ç ç¼–è¯‘æ—¶å‡ºé”™ã€‚æ‰¾å‡ºé”™è¯¯åŸå› å¹¶ä¿®å¤ã€‚',
            question: 'è¿™æ®µä»£ç åœ¨ hipcc ç¼–è¯‘æ—¶ä¸ºä»€ä¹ˆä¼šå¤±è´¥ï¼Ÿé”™è¯¯æ¥è‡ªç¼–è¯‘ç®¡çº¿çš„å“ªä¸ªé˜¶æ®µï¼Ÿ',
            buggyCode: `#include <hip/hip_runtime.h>

__global__ void broken_kernel(float *out, int n) {
    int tid = threadIdx.x;
    /* å°è¯•åœ¨ GPU kernel ä¸­ä½¿ç”¨ printf æ‰“å°æ‰€æœ‰çº¿ç¨‹çš„å€¼ */
    float local_array[1024];  /* BUG: å·¨å¤§çš„æ ˆåˆ†é… */
    for (int i = 0; i < 1024; i++)
        local_array[i] = tid * i;
    float sum = 0;
    for (int i = 0; i < 1024; i++)
        sum += local_array[i];
    out[tid] = sum;
}

/* ç¼–è¯‘æŠ¥å‘Šï¼š
 * warning: register pressure too high;
 * NumVgprs: 258 (exceeds 256 limit)
 * ScratchSize: 4096  â† spill to scratch memory
 */`,
            hint: 'æ¯ä¸ª CU çš„ VGPR æ€»æ•°æœ‰é™ï¼Œå¦‚æœæ¯ä¸ª Wavefront ä½¿ç”¨å¤ªå¤š VGPRï¼ŒGPU åªèƒ½åŒæ—¶è¿è¡Œå¾ˆå°‘çš„ Wavefrontï¼ˆä½ Occupancyï¼‰ã€‚1024 ä¸ª float çš„æ ˆåˆ†é…å¯¹ GPU æ¥è¯´æ„å‘³ç€ä»€ä¹ˆï¼Ÿ',
            answer: 'é—®é¢˜ï¼šåœ¨ GPU kernel ä¸­åˆ†é…äº† 1024 ä¸ª float çš„æœ¬åœ°æ•°ç»„ï¼ˆ4KBï¼‰ï¼Œè¿œè¶…å•ä¸ªçº¿ç¨‹å¯ç”¨çš„å¯„å­˜å™¨ç©ºé—´ã€‚AMDGPU æ¯ä¸ª CU æœ‰ 256 ä¸ª VGPRï¼ˆRDNA3ï¼‰ï¼Œæ¯ä¸ª VGPR æ˜¯ 32 ä½ã€‚1024 ä¸ª float éœ€è¦ 1024 ä¸ª VGPRï¼Œè¿œè¶…ä¸Šé™ã€‚ç¼–è¯‘å™¨è¢«è¿«å°†å¤§éƒ¨åˆ†æ•°æ® spill åˆ° scratch memoryï¼ˆGPU çš„æ ˆå†…å­˜ï¼Œä½äº VRAMï¼‰ï¼Œå¯¼è‡´ï¼š(1) ScratchSize éé›¶ï¼Œè¡¨ç¤ºå‘ç”Ÿäº†å¯„å­˜å™¨æº¢å‡ºï¼›(2) æ€§èƒ½æ€¥å‰§ä¸‹é™â€”â€”scratch è®¿é—®å»¶è¿Ÿæ˜¯å¯„å­˜å™¨çš„ 100 å€ä»¥ä¸Šï¼›(3) Occupancy é™è‡³æœ€ä½ï¼Œå› ä¸º scratch buffer ä¹Ÿå ç”¨èµ„æºã€‚è¿™ä¸ªé—®é¢˜åœ¨ LLVM AMDGPU åç«¯çš„ register allocation é˜¶æ®µæš´éœ²ã€‚ä¿®å¤æ–¹æ³•ï¼šç”¨ __shared__ï¼ˆLDSï¼‰æ›¿ä»£å¤§æ•°ç»„ï¼Œæˆ–ç”¨å¾ªç¯åˆ†å—å¤„ç†é¿å…ä¸€æ¬¡æ€§åˆ†é…å¤§æ•°ç»„ã€‚åœ¨ GPU ç¼–ç¨‹ä¸­ï¼Œç§æœ‰æ•°ç»„åº”å°½é‡å°ï¼ˆ<16 å…ƒç´ ï¼‰ä»¥ç¡®ä¿ç¼–è¯‘å™¨èƒ½å°†å…¶å®Œå…¨æ”¾å…¥å¯„å­˜å™¨ã€‚',
          },
          interviewQ: {
            question: 'æè¿° LLVM çš„ä¸‰æ®µå¼æ¶æ„å’Œå…¶æ ¸å¿ƒè®¾è®¡ç†å¿µã€‚ä¸ºä»€ä¹ˆ AMD GPU ç¼–è¯‘å™¨é€‰æ‹©åŸºäº LLVMï¼Ÿ',
            difficulty: 'medium',
            hint: 'ä» MÃ—N é—®é¢˜ã€IR ä½œä¸ºé€šç”¨ä¸­é—´è¡¨ç¤ºã€Pass å¤ç”¨çš„è§’åº¦å›ç­”ã€‚å¯¹ AMD æ¥è¯´ï¼ŒLLVM ç”Ÿæ€ç³»ç»Ÿçš„ä¼˜åŠ¿æ˜¯ä»€ä¹ˆï¼Ÿ',
            answer: 'LLVM çš„ä¸‰æ®µå¼æ¶æ„å°†ç¼–è¯‘å™¨åˆ†ä¸ºå‰ç«¯ã€ä¸­ç«¯å’Œåç«¯ï¼Œé€šè¿‡ç»Ÿä¸€çš„ LLVM IRï¼ˆIntermediate Representationï¼‰è§£è€¦ã€‚å‰ç«¯å°†ä¸åŒè¯­è¨€ï¼ˆC/C++/HIP/OpenCL/GLSLï¼‰ç¼–è¯‘ä¸º LLVM IRï¼Œä¸­ç«¯åœ¨ IR ä¸Šæ‰§è¡Œæ•°ç™¾ä¸ªä¼˜åŒ– Passï¼ˆé€šç”¨ä¼˜åŒ–å¦‚ inline/GVN/LICM + ç›®æ ‡ç‰¹å®šä¼˜åŒ–å¦‚ amdgpu-promote-allocaï¼‰ï¼Œåç«¯å°†ä¼˜åŒ–åçš„ IR é™ä½ä¸ºç›®æ ‡æœºå™¨ç ã€‚è¿™ç§è®¾è®¡å°† M ç§è¯­è¨€ Ã— N ç§åç«¯çš„ MÃ—N é—®é¢˜é™ä¸º M+Nã€‚AMD é€‰æ‹© LLVM çš„åŸå› ï¼š(1) æˆç†Ÿçš„ä¼˜åŒ–æ¡†æ¶â€”â€”æ•°ç™¾ä¸ªç»è¿‡éªŒè¯çš„ä¼˜åŒ– Pass å¯ä»¥ç›´æ¥å¤ç”¨ï¼ŒAMD åªéœ€å¼€å‘ AMDGPU-specific åç«¯å’Œå°‘é‡ç‰¹å®š Passï¼›(2) å¤šè¯­è¨€æ”¯æŒâ€”â€”åŒä¸€ä¸ª AMDGPU åç«¯åŒæ—¶æœåŠ¡äº HIPã€OpenCLã€Vulkan SPIR-Vã€ROCm ç­‰å¤šç§å‰ç«¯ï¼›(3) ç¤¾åŒºå’Œç”Ÿæ€â€”â€”LLVM ç¤¾åŒºæ´»è·ƒï¼ŒAMD Toolchain å›¢é˜Ÿçš„å·¥ç¨‹å¸ˆï¼ˆå¦‚ Matt Arsenaultã€Jay Foadï¼‰æ˜¯ LLVM æ ¸å¿ƒè´¡çŒ®è€…ï¼Œä»£ç å®¡æ ¸å’Œç»´æŠ¤æˆæœ¬ç”±ç¤¾åŒºåˆ†æ‹…ï¼›(4) ä¸ ROCm ç”Ÿæ€çš„ä¸€è‡´æ€§â€”â€”ROCm å…¨æ ˆåŸºäº LLVM/Clangï¼Œä»ç¼–è¯‘å™¨åˆ°è°ƒè¯•å™¨ï¼ˆLLDBï¼‰åˆ°åˆ†æå™¨ï¼ˆrocprofï¼‰éƒ½åœ¨åŒä¸€ä¸ªæ¡†æ¶ä¸‹ã€‚',
            amdContext: 'AMD Markham çš„ Toolchain å›¢é˜Ÿæ˜¯ LLVM AMDGPU åç«¯çš„æ ¸å¿ƒç»´æŠ¤è€…ã€‚é¢è¯•æ—¶å±•ç¤ºä½ ç†è§£ LLVM æ¶æ„å’Œ AMDGPU åç«¯çš„è®¾è®¡ï¼Œä»¥åŠ AMD é€‰æ‹© LLVM çš„æˆ˜ç•¥æ„ä¹‰ï¼Œä¼šæ˜¾ç¤ºå‡ºä½ å¯¹è¿™ä¸ªå›¢é˜Ÿå·¥ä½œçš„æ·±åˆ»ç†è§£ã€‚',
          },
        },

        // â”€â”€ Lesson 9.1.2 â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
        {
          id: '9-1-2',
          number: '9.1.2',
          title: 'LLVM IR ä¸ SSA å½¢å¼',
          titleEn: 'LLVM IR and SSA Form',
          duration: 15,
          difficulty: 'advanced',
          tags: ['LLVM-IR', 'SSA', 'phi-node', 'basic-block', 'amdgpu_kernel'],
          concept: {
            summary: 'LLVM IR æ˜¯ä¸€ç§å¼ºç±»å‹ã€SSAï¼ˆStatic Single Assignmentï¼‰å½¢å¼çš„ä¸­é—´è¡¨ç¤ºã€‚æ¯ä¸ªå˜é‡åªè¢«èµ‹å€¼ä¸€æ¬¡ï¼Œæ§åˆ¶æµåˆå¹¶ç‚¹ä½¿ç”¨ phi èŠ‚ç‚¹é€‰æ‹©å€¼ã€‚AMDGPU ç‰¹æœ‰çš„ IR ç‰¹å¾åŒ…æ‹¬ amdgpu_kernel è°ƒç”¨çº¦å®šå’Œåœ°å€ç©ºé—´æ ‡æ³¨ï¼ˆaddrspaceï¼‰ã€‚',
            explanation: [
              'LLVM IR æ˜¯ç¼–è¯‘å™¨ä¸­ç«¯å’Œåç«¯ä¹‹é—´çš„é€šç”¨è¯­è¨€ã€‚å®ƒæœ‰ä¸‰ç§ç­‰ä»·çš„è¡¨ç°å½¢å¼ï¼šäººç±»å¯è¯»çš„æ–‡æœ¬æ ¼å¼ï¼ˆ.ll æ–‡ä»¶ï¼‰ã€ç´§å‡‘çš„äºŒè¿›åˆ¶æ ¼å¼ï¼ˆ.bc æ–‡ä»¶ï¼Œå³ bitcodeï¼‰ã€ä»¥åŠå†…å­˜ä¸­çš„ C++ å¯¹è±¡ï¼ˆllvm::Module/Function/Instruction ç­‰ï¼‰ã€‚ä¸‰ç§å½¢å¼æ˜¯å®Œå…¨ç­‰ä»·çš„ï¼Œå¯ä»¥äº’ç›¸è½¬æ¢ã€‚å¯¹äºå­¦ä¹ å’Œè°ƒè¯•ï¼Œæˆ‘ä»¬ä¸»è¦ä½¿ç”¨ .ll æ–‡æœ¬æ ¼å¼ã€‚',
              'SSAï¼ˆStatic Single Assignmentï¼‰æ˜¯ LLVM IR æœ€æ ¸å¿ƒçš„æ€§è´¨ï¼šæ¯ä¸ªè™šæ‹Ÿå¯„å­˜å™¨ï¼ˆä»¥ % å¼€å¤´ï¼‰åªè¢«å®šä¹‰ï¼ˆèµ‹å€¼ï¼‰ä¸€æ¬¡ã€‚ä¾‹å¦‚ %sum = fadd float %a, %b å®šä¹‰äº† %sumï¼Œä¹‹åä¸èƒ½å†ç»™ %sum èµ‹æ–°å€¼ã€‚å¦‚æœæºä»£ç ä¸­æœ‰å˜é‡è¢«å¤šæ¬¡èµ‹å€¼ï¼ˆå¦‚ x = x + 1ï¼‰ï¼ŒSSA å½¢å¼ä¼šåˆ›å»ºæ–°çš„ç‰ˆæœ¬ï¼ˆ%x.1 = add i32 %x.0, 1ï¼‰ã€‚SSA çš„å¥½å¤„æ˜¯æå¤§ç®€åŒ–äº†æ•°æ®æµåˆ†æâ€”â€”æ¯ä¸ªå€¼çš„å®šä¹‰ç‚¹å”¯ä¸€ï¼Œä½¿ç”¨-å®šä¹‰é“¾ï¼ˆuse-def chainï¼‰å¯ä»¥ç›´æ¥å»ºç«‹ã€‚',
              'å½“ä¸¤ä¸ªæ§åˆ¶æµè·¯å¾„åˆå¹¶æ—¶ï¼ŒSSA éœ€è¦ phi èŠ‚ç‚¹æ¥é€‰æ‹©ä½¿ç”¨å“ªä¸ªè·¯å¾„çš„å€¼ã€‚ä¾‹å¦‚ if-else è¯­å¥ä¸­ x åœ¨ä¸¤ä¸ªåˆ†æ”¯ä¸­è¢«èµ‹ä¸åŒçš„å€¼ï¼Œåˆå¹¶ç‚¹éœ€è¦ %x.merge = phi i32 [%x.then, %bb.then], [%x.else, %bb.else]ã€‚phi æŒ‡ä»¤æ ¹æ®æ§åˆ¶æµæ¥æºé€‰æ‹©å€¼â€”â€”å¦‚æœä» %bb.then åˆ°è¾¾åˆ™é€‰ %x.thenï¼Œä» %bb.else åˆ°è¾¾åˆ™é€‰ %x.elseã€‚phi èŠ‚ç‚¹æ˜¯ SSA çš„æ ¸å¿ƒæœºåˆ¶ï¼Œå®ƒå…è®¸åœ¨ä¿æŒ"æ¯ä¸ªå˜é‡åªèµ‹å€¼ä¸€æ¬¡"çš„åŒæ—¶è¡¨è¾¾æ§åˆ¶æµä¾èµ–çš„å€¼ã€‚',
              'LLVM IR çš„åŸºæœ¬ç»“æ„å•ä½æ˜¯ Basic Blockï¼ˆåŸºæœ¬å—ï¼‰ï¼šä¸€æ®µé¡ºåºæ‰§è¡Œçš„æŒ‡ä»¤åºåˆ—ï¼Œä»¥ label å¼€å¤´ã€ä»¥ terminator æŒ‡ä»¤ï¼ˆbr/ret/switchï¼‰ç»“å°¾ã€‚å‡½æ•°æ˜¯ Basic Block çš„é›†åˆï¼Œæ¨¡å—ï¼ˆModuleï¼‰æ˜¯å‡½æ•°çš„é›†åˆã€‚å…³é”®æŒ‡ä»¤ç±»å‹ï¼šç®—æœ¯ï¼ˆadd/fadd/mulï¼‰ã€å†…å­˜ï¼ˆload/store/allocaï¼‰ã€æ§åˆ¶æµï¼ˆbr/ret/phiï¼‰ã€ç±»å‹è½¬æ¢ï¼ˆbitcast/zext/truncï¼‰ã€è°ƒç”¨ï¼ˆcallï¼‰ã€GEPï¼ˆgetelementptrâ€”â€”æ•°ç»„/ç»“æ„ä½“åœ°å€è®¡ç®—ï¼‰ã€‚',
              'å¯¹äº AMDGPUï¼ŒIR æœ‰å‡ ä¸ªé‡è¦çš„ç‰¹æ®Šæ ‡æ³¨ï¼š(1) amdgpu_kernel è°ƒç”¨çº¦å®šâ€”â€”æ ‡è®°è¿™æ˜¯ä¸€ä¸ª GPU kernel å…¥å£å‡½æ•°ï¼Œåç«¯ä¼šä¸ºå…¶ç”Ÿæˆç‰¹æ®Šçš„ prologï¼ˆåŠ è½½ kernel argumentsã€è®¾ç½® workgroup info ç­‰ï¼‰ï¼›(2) addrspace åœ°å€ç©ºé—´æ ‡æ³¨â€”â€”addrspace(0)=privateï¼ˆæ¯çº¿ç¨‹æ ˆï¼‰ã€addrspace(1)=globalï¼ˆå…¨å±€å†…å­˜/VRAMï¼‰ã€addrspace(3)=localï¼ˆLDSï¼Œworkgroup å…±äº«ï¼‰ã€addrspace(4)=constantï¼ˆåªè¯»å¸¸é‡å†…å­˜ï¼‰ï¼›(3) llvm.amdgcn.* å†…ç½®å‡½æ•°â€”â€”å¦‚ llvm.amdgcn.workitem.id.xï¼ˆè·å–çº¿ç¨‹ IDï¼‰ã€llvm.amdgcn.s.barrierï¼ˆåŒæ­¥å±éšœï¼‰ã€‚è¿™äº›æ ‡æ³¨è®©åç«¯çŸ¥é“å¦‚ä½•ç”Ÿæˆæ­£ç¡®çš„å†…å­˜è®¿é—®æŒ‡ä»¤å’Œåœ°å€è®¡ç®—ã€‚',
              'ç†è§£ LLVM IR æ˜¯é˜…è¯»ç¼–è¯‘å™¨è¾“å‡ºå’Œè¯Šæ–­ä¼˜åŒ–é—®é¢˜çš„åŸºç¡€ã€‚å½“ä½ å‘ç° GPU kernel æ€§èƒ½ä¸ä½³æ—¶ï¼Œç¬¬ä¸€æ­¥é€šå¸¸æ˜¯ hipcc -S -emit-llvm æŸ¥çœ‹ IRâ€”â€”çœ‹ä¼˜åŒ–å™¨æ˜¯å¦æˆåŠŸæ¶ˆé™¤å†—ä½™è®¡ç®—ã€æ˜¯å¦æ­£ç¡®å±•å¼€å¾ªç¯ã€æ˜¯å¦å°†å†…å­˜æ“ä½œè½¬åŒ–ä¸ºæ›´é«˜æ•ˆçš„å½¢å¼ã€‚IR å±‚é¢çš„é—®é¢˜æ¯” ISA å±‚é¢æ›´å®¹æ˜“ç†è§£å’Œå®šä½ã€‚',
            ],
            keyPoints: [
              'LLVM IR ä¸‰ç§å½¢å¼ï¼š.llï¼ˆæ–‡æœ¬ï¼‰ã€.bcï¼ˆbitcode äºŒè¿›åˆ¶ï¼‰ã€å†…å­˜å¯¹è±¡â€”â€”å®Œå…¨ç­‰ä»·å¯äº’è½¬',
              'SSA å½¢å¼ï¼šæ¯ä¸ª %å˜é‡åªè¢«å®šä¹‰ä¸€æ¬¡ï¼Œç®€åŒ–æ•°æ®æµåˆ†æå’Œä¼˜åŒ–',
              'phi èŠ‚ç‚¹åœ¨æ§åˆ¶æµåˆå¹¶ç‚¹é€‰æ‹©å€¼ï¼šphi i32 [%val.then, %bb.then], [%val.else, %bb.else]',
              'Basic Blockï¼šä»¥ label å¼€å¤´ã€terminator ç»“å°¾çš„çº¿æ€§æŒ‡ä»¤åºåˆ—',
              'AMDGPU ç‰¹æœ‰ï¼šamdgpu_kernel è°ƒç”¨çº¦å®šã€addrspace(0/1/3/4) åœ°å€ç©ºé—´ã€llvm.amdgcn.* intrinsics',
              'å…³é”®æŒ‡ä»¤ï¼šload/storeï¼ˆå†…å­˜ï¼‰ã€getelementptrï¼ˆåœ°å€è®¡ç®—ï¼‰ã€fadd/fmulï¼ˆç®—æœ¯ï¼‰ã€br/phiï¼ˆæ§åˆ¶æµï¼‰',
            ],
          },
          diagram: {
            title: 'LLVM IR ä¸­çš„ SSA å½¢å¼ä¸ phi èŠ‚ç‚¹',
            content: `ä» C ä»£ç åˆ° LLVM IR SSA å½¢å¼

â”€â”€ æºä»£ç ï¼ˆHIP kernel ä¸­çš„æ¡ä»¶åˆ†æ”¯ï¼‰â”€â”€

  float result;
  if (tid < n) {
      result = a[tid] + b[tid];    // then åˆ†æ”¯
  } else {
      result = 0.0f;               // else åˆ†æ”¯
  }
  out[tid] = result;               // ä½¿ç”¨åˆå¹¶åçš„å€¼


â”€â”€ ç¼–è¯‘ä¸º LLVM IR (SSA å½¢å¼) â”€â”€

  define amdgpu_kernel void @kernel(
      ptr addrspace(1) %a,         ; addrspace(1) = global memory
      ptr addrspace(1) %b,
      ptr addrspace(1) %out,
      i32 %n) {

  entry:                            ; â† Basic Block: entry
    %tid = call i32 @llvm.amdgcn.workitem.id.x()
    %cmp = icmp slt i32 %tid, %n   ; tid < n ?
    br i1 %cmp, label %bb.then,    ; â† terminator: conditional branch
              label %bb.else

  bb.then:                          ; â† Basic Block: then
    %ptr.a = getelementptr float,   ; è®¡ç®— &a[tid]
              ptr addrspace(1) %a, i32 %tid
    %val.a = load float,            ; åŠ è½½ a[tid]
              ptr addrspace(1) %ptr.a
    %ptr.b = getelementptr float,   ; è®¡ç®— &b[tid]
              ptr addrspace(1) %b, i32 %tid
    %val.b = load float,            ; åŠ è½½ b[tid]
              ptr addrspace(1) %ptr.b
    %sum = fadd float %val.a, %val.b  ; a[tid] + b[tid]
    br label %bb.merge              ; â† terminator: unconditional branch

  bb.else:                          ; â† Basic Block: else
    br label %bb.merge

  bb.merge:                         ; â† Basic Block: merge (åˆå¹¶ç‚¹)
    %result = phi float             ; â˜… PHI èŠ‚ç‚¹ â˜…
      [ %sum,  %bb.then ],         ; ä» then æ¥ â†’ ç”¨ %sum
      [ 0.0,   %bb.else ]          ; ä» else æ¥ â†’ ç”¨ 0.0
    %ptr.out = getelementptr float,
              ptr addrspace(1) %out, i32 %tid
    store float %result,            ; out[tid] = result
              ptr addrspace(1) %ptr.out
    ret void
  }

æ³¨æ„ SSA æ€§è´¨ï¼šæ¯ä¸ª %å˜é‡åªè¢«èµ‹å€¼ä¸€æ¬¡
  %tid    = call ...    (å®šä¹‰ä¸€æ¬¡)
  %val.a  = load ...    (å®šä¹‰ä¸€æ¬¡)
  %sum    = fadd ...    (å®šä¹‰ä¸€æ¬¡)
  %result = phi ...     (å®šä¹‰ä¸€æ¬¡ï¼Œä½†å€¼å–å†³äºæ¥æºè·¯å¾„)`,
            caption: 'SSA å½¢å¼ä¸­æ¯ä¸ªå˜é‡åªè¢«å®šä¹‰ä¸€æ¬¡ã€‚phi èŠ‚ç‚¹æ˜¯ SSA å¤„ç†æ§åˆ¶æµåˆå¹¶çš„æ ¸å¿ƒæœºåˆ¶â€”â€”å®ƒä¸ç”Ÿæˆä»»ä½•æœºå™¨æŒ‡ä»¤ï¼Œè€Œæ˜¯å‘Šè¯‰å¯„å­˜å™¨åˆ†é…å™¨åœ¨åˆå¹¶ç‚¹é€‰æ‹©æ­£ç¡®çš„å€¼ã€‚æ³¨æ„ AMDGPU ç‰¹æœ‰çš„ amdgpu_kernel å’Œ addrspace(1) æ ‡æ³¨ã€‚',
          },
          codeWalk: {
            title: 'vector_add ç¼–è¯‘ä¸º LLVM IRï¼šå®Œæ•´æ ‡æ³¨',
            file: 'vector_add.ll â€” hipcc -S -emit-llvm -O2 output',
            language: 'llvm',
            code: `; ModuleID = 'vector_add.hip'
target datalayout = "e-p:64:64-p1:64:64-p2:32:32-p3:32:32-p4:64:64-p5:32:32-p6:32:32-p7:160:256:256:32-p8:128:128-i64:64-v16:16-v24:32-v32:32-v48:64-v96:128-v192:256-v256:256-v512:512-v1024:1024-v2048:2048-n32:64-S32-A5-G1-ni:7:8"
target triple = "amdgcn-amd-amdhsa"

; å‡½æ•°å®šä¹‰ï¼šamdgpu_kernel æ ‡è®°è¿™æ˜¯ GPU kernel å…¥å£
define amdgpu_kernel void @_Z10vector_addPKfS0_Pfi(
    ptr addrspace(1) nocapture readonly %a,   ; const float* (global)
    ptr addrspace(1) nocapture readonly %b,   ; const float* (global)
    ptr addrspace(1) nocapture writeonly %c,  ; float*       (global)
    i32 %n                                    ; int n
) #0 {
entry:
  ; è·å–çº¿ç¨‹ç´¢å¼•ï¼šblockIdx.x * blockDim.x + threadIdx.x
  %tid.x = tail call i32 @llvm.amdgcn.workitem.id.x()
  %bid.x = tail call i32 @llvm.amdgcn.workgroup.id.x()
  %bsz.x = tail call i32 @llvm.amdgcn.dispatch.ptr.load.i32(i32 4)
  %tmp0 = mul i32 %bid.x, %bsz.x
  %i = add i32 %tmp0, %tid.x

  ; è¾¹ç•Œæ£€æŸ¥ï¼šif (i < n)
  %cmp = icmp slt i32 %i, %n
  br i1 %cmp, label %if.then, label %if.end

if.then:
  ; GEP: è®¡ç®—æ•°ç»„å…ƒç´ åœ°å€  &a[i] = a + i*sizeof(float)
  %idx = sext i32 %i to i64
  %ptr.a = getelementptr inbounds float, ptr addrspace(1) %a, i64 %idx
  %ptr.b = getelementptr inbounds float, ptr addrspace(1) %b, i64 %idx
  %ptr.c = getelementptr inbounds float, ptr addrspace(1) %c, i64 %idx

  ; load: ä»å…¨å±€å†…å­˜åŠ è½½å€¼
  %val.a = load float, ptr addrspace(1) %ptr.a, align 4
  %val.b = load float, ptr addrspace(1) %ptr.b, align 4

  ; fadd: æµ®ç‚¹åŠ æ³•  c[i] = a[i] + b[i]
  %sum = fadd float %val.a, %val.b

  ; store: å†™å›å…¨å±€å†…å­˜
  store float %sum, ptr addrspace(1) %ptr.c, align 4
  br label %if.end

if.end:
  ret void
}

; AMDGPU intrinsics å£°æ˜
declare i32 @llvm.amdgcn.workitem.id.x()
declare i32 @llvm.amdgcn.workgroup.id.x()

; å‡½æ•°å±æ€§
attributes #0 = {
  "amdgpu-flat-work-group-size"="1,1024"
  "uniform-work-group-size"="true"
}`,
            annotations: [
              'target triple "amdgcn-amd-amdhsa"â€”â€”amdgcn æ˜¯ AMD GCN/RDNA ISA æ¶æ„åï¼Œamdhsa æ˜¯ HSA è¿è¡Œæ—¶ ABI',
              'amdgpu_kernel è°ƒç”¨çº¦å®šï¼šåç«¯ä¼šç”Ÿæˆç‰¹æ®Š prolog ä» SGPRs åŠ è½½ kernel arguments',
              'addrspace(1) æ ‡æ³¨æ‰€æœ‰å…¨å±€å†…å­˜æŒ‡é’ˆâ€”â€”åç«¯æ®æ­¤é€‰æ‹© global_load/global_store æŒ‡ä»¤',
              'getelementptr (GEP) ä¸æ‰§è¡Œä»»ä½•å†…å­˜æ“ä½œï¼Œåªè®¡ç®—åœ°å€åç§»â€”â€”å®ƒæ˜¯ LLVM IR çš„åœ°å€è¿ç®—æŒ‡ä»¤',
              'sext i32 %i to i64ï¼šå°† 32 ä½ç´¢å¼•ç¬¦å·æ‰©å±•ä¸º 64 ä½â€”â€”AMDGPU çš„å…¨å±€åœ°å€æ˜¯ 64 ä½',
              'llvm.amdgcn.workitem.id.x() å¯¹åº” RDNA3 çš„ v0 å¯„å­˜å™¨â€”â€”ç¡¬ä»¶åœ¨ kernel å¯åŠ¨æ—¶è‡ªåŠ¨å¡«å……çº¿ç¨‹ ID',
            ],
            explanation: 'è¿™æ®µ LLVM IR æ˜¯ vector_add kernel åœ¨ -O2 ä¼˜åŒ–åçš„è¾“å‡ºã€‚å¯¹æ¯” HIP æºç å’Œ IRï¼šblockIdx.x*blockDim.x+threadIdx.x å˜ä¸º AMDGCN intrinsic è°ƒç”¨å’Œç®—æœ¯æŒ‡ä»¤ï¼›c[i]=a[i]+b[i] å˜ä¸º GEPâ†’loadâ†’loadâ†’faddâ†’store çš„ SSA æŒ‡ä»¤åºåˆ—ã€‚æ³¨æ„æ¯ä¸ª % å˜é‡åªè¢«èµ‹å€¼ä¸€æ¬¡ï¼ˆSSA æ€§è´¨ï¼‰ï¼Œaddrspace(1) æ ‡æ³¨ç¡®ä¿åç«¯ç”Ÿæˆæ­£ç¡®çš„å…¨å±€å†…å­˜è®¿é—®æŒ‡ä»¤ã€‚',
          },
          miniLab: {
            title: 'æ‰‹åŠ¨åˆ†æ LLVM IR çš„ SSA å’Œ phi èŠ‚ç‚¹',
            objective: 'é€šè¿‡ç¼–å†™åŒ…å«æ¡ä»¶åˆ†æ”¯çš„ HIP ä»£ç ï¼Œè§‚å¯Ÿç¼–è¯‘å™¨ç”Ÿæˆçš„ phi èŠ‚ç‚¹å’Œ SSA å½¢å¼ã€‚',
            steps: [
              'ç¼–å†™åŒ…å« if-else çš„ HIP kernelï¼ˆå¦‚ä¸Šè¿° diagram ä¸­çš„ä»£ç ï¼‰ï¼Œä¿å­˜ä¸º phi_test.hip',
              'ç”Ÿæˆæœªä¼˜åŒ–çš„ IRï¼šhipcc -S -emit-llvm -O0 --offload-arch=gfx1102 phi_test.hip -o phi_O0.ll',
              'åœ¨ phi_O0.ll ä¸­æœç´¢ allocaâ€”â€”-O0 ä¸åš mem2regï¼Œæ‰€ä»¥å˜é‡åœ¨æ ˆä¸Š',
              'ç”Ÿæˆä¼˜åŒ–åçš„ IRï¼šhipcc -S -emit-llvm -O2 --offload-arch=gfx1102 phi_test.hip -o phi_O2.ll',
              'åœ¨ phi_O2.ll ä¸­æœç´¢ phiâ€”â€”O2 æ‰§è¡Œäº† mem2regï¼Œalloca å˜ä¸º phi èŠ‚ç‚¹',
              'ç”»å‡º phi_O2.ll çš„æ§åˆ¶æµå›¾ï¼šæ¯ä¸ª label æ˜¯ä¸€ä¸ªèŠ‚ç‚¹ï¼Œbr æŒ‡ä»¤æ˜¯è¾¹ï¼Œæ ‡æ³¨ phi èŠ‚ç‚¹çš„æ•°æ®æµ',
            ],
            expectedOutput: `$ grep "alloca" phi_O0.ll
  %result = alloca float, align 4, addrspace(5)  â† -O0: å˜é‡åœ¨æ ˆä¸Š
  %tid.addr = alloca i32, align 4, addrspace(5)

$ grep "phi" phi_O2.ll
  %result = phi float [ %sum, %if.then ], [ 0.000000e+00, %if.else ]
  â† -O2: alloca è¢«æ¶ˆé™¤ï¼Œå˜ä¸º phi èŠ‚ç‚¹`,
            hint: 'mem2reg Pass æ˜¯å°†é SSA ä»£ç ï¼ˆå¸¦ alloca/load/storeï¼‰è½¬åŒ–ä¸º SSA ä»£ç ï¼ˆå¸¦ phi èŠ‚ç‚¹ï¼‰çš„å…³é”® Passã€‚ä½¿ç”¨ opt -passes=mem2reg å¯ä»¥å•ç‹¬è¿è¡Œè¿™ä¸ª Passã€‚',
          },
          debugExercise: {
            title: 'ä¿®å¤ä¸åˆæ³•çš„ LLVM IR',
            language: 'llvm',
            description: 'ä»¥ä¸‹ LLVM IR ç‰‡æ®µæœ‰ä¸¤ä¸ªè¿å SSA è§„åˆ™çš„é”™è¯¯ã€‚æ‰¾å‡ºå¹¶ä¿®æ­£å®ƒä»¬ã€‚',
            question: 'å“ªä¸¤æ¡æŒ‡ä»¤è¿åäº† LLVM IR çš„ SSA è§„åˆ™ï¼Ÿå¦‚ä½•ä¿®æ­£ï¼Ÿ',
            buggyCode: `define amdgpu_kernel void @bad_ssa(ptr addrspace(1) %out, i32 %n) {
entry:
  %i = add i32 0, 1          ; %i = 1
  %i = add i32 %i, 1         ; BUG #1: %i è¢«èµ‹å€¼ä¸¤æ¬¡ï¼
  br i1 true, label %bb1, label %bb2

bb1:
  %val = fadd float 1.0, 2.0
  br label %merge

bb2:
  %val = fadd float 3.0, 4.0 ; BUG #2: %val åœ¨å¦ä¸€ä¸ª BB ä¸­ä¹Ÿè¢«å®šä¹‰ï¼
  br label %merge

merge:
  store float %val, ptr addrspace(1) %out
  ret void
}`,
            hint: 'SSA çš„æ ¸å¿ƒè§„åˆ™ï¼šæ¯ä¸ªè™šæ‹Ÿå¯„å­˜å™¨ï¼ˆ%nameï¼‰åœ¨æ•´ä¸ªå‡½æ•°ä¸­åªèƒ½è¢«å®šä¹‰ï¼ˆèµ‹å€¼ï¼‰ä¸€æ¬¡ã€‚æ§åˆ¶æµåˆå¹¶ç‚¹éœ€è¦ä½¿ç”¨ä»€ä¹ˆç‰¹æ®ŠæŒ‡ä»¤ï¼Ÿ',
            answer: 'BUG #1ï¼š%i åœ¨ entry å—ä¸­è¢«å®šä¹‰äº†ä¸¤æ¬¡ã€‚SSA è¦æ±‚æ¯ä¸ª %å˜é‡åªèƒ½æœ‰ä¸€ä¸ªå®šä¹‰ç‚¹ã€‚ä¿®æ­£ï¼šå°†ç¬¬äºŒæ¬¡èµ‹å€¼æ”¹ä¸º %i2 = add i32 %i, 1ã€‚BUG #2ï¼š%val åœ¨ bb1 å’Œ bb2 ä¸­éƒ½è¢«å®šä¹‰ã€‚å³ä½¿ä¸¤ä¸ªå®šä¹‰åœ¨ä¸åŒçš„åŸºæœ¬å—ä¸­ï¼ŒSSA ä»ç„¶è¦æ±‚å…¨å±€å”¯ä¸€ã€‚ä¿®æ­£ï¼šbb1 ä¸­ç”¨ %val.1 = fadd float 1.0, 2.0ï¼Œbb2 ä¸­ç”¨ %val.2 = fadd float 3.0, 4.0ï¼Œç„¶ååœ¨ merge å—ä¸­æ·»åŠ  phi èŠ‚ç‚¹ï¼š%val = phi float [%val.1, %bb1], [%val.2, %bb2]ã€‚è¿™æ­£æ˜¯ phi èŠ‚ç‚¹å­˜åœ¨çš„æ„ä¹‰â€”â€”åœ¨ä¿æŒ SSA å”¯ä¸€å®šä¹‰è§„åˆ™çš„åŒæ—¶è¡¨è¾¾æ§åˆ¶æµåˆå¹¶ã€‚LLVM çš„ verifier passï¼ˆopt -verifyï¼‰ä¼šè‡ªåŠ¨æ£€æµ‹è¿™äº›è¿è§„ã€‚',
          },
          interviewQ: {
            question: 'ä»€ä¹ˆæ˜¯ SSA å½¢å¼ï¼ŸLLVM IR ä¸­çš„ phi èŠ‚ç‚¹æ˜¯ä»€ä¹ˆï¼Ÿå®ƒå¦‚ä½•å¸®åŠ©ç¼–è¯‘å™¨ä¼˜åŒ–ï¼Ÿ',
            difficulty: 'medium',
            hint: 'ä»å®šä¹‰å”¯ä¸€æ€§ã€use-def chainã€æ•°æ®æµåˆ†æç®€åŒ–çš„è§’åº¦å›ç­”ã€‚phi èŠ‚ç‚¹è§£å†³äº†ä»€ä¹ˆé—®é¢˜ï¼Ÿ',
            answer: 'SSAï¼ˆStatic Single Assignmentï¼‰æ˜¯ä¸€ç§ IR è¡¨ç¤ºå½¢å¼ï¼Œå…¶æ ¸å¿ƒè§„åˆ™æ˜¯æ¯ä¸ªå˜é‡åªè¢«å®šä¹‰ï¼ˆèµ‹å€¼ï¼‰ä¸€æ¬¡ã€‚ä¾‹å¦‚æºç ä¸­çš„ x=1; x=x+1; åœ¨ SSA ä¸­å˜ä¸º %x.0=1; %x.1=add %x.0, 1ã€‚è¿™ä½¿å¾— use-def chainï¼ˆä½¿ç”¨-å®šä¹‰é“¾ï¼‰æ˜¯å¹³å‡¡çš„â€”â€”æ¯ä¸ªä½¿ç”¨ç›´æ¥æŒ‡å‘å”¯ä¸€çš„å®šä¹‰ï¼Œä¸éœ€è¦æ•°æ®æµåˆ†ææ¥æ¶ˆæ­§ã€‚è¿™æå¤§ç®€åŒ–äº†å¸¸é‡ä¼ æ’­ã€æ­»ä»£ç æ¶ˆé™¤ã€å…¬å…±å­è¡¨è¾¾å¼æ¶ˆé™¤ç­‰ä¼˜åŒ–ã€‚phi èŠ‚ç‚¹æ˜¯ SSA å¤„ç†æ§åˆ¶æµåˆå¹¶çš„æœºåˆ¶ã€‚å½“ä¸¤ä¸ªåˆ†æ”¯å¯¹åŒä¸€å˜é‡èµ‹ä¸åŒçš„å€¼æ—¶ï¼Œåˆå¹¶ç‚¹éœ€è¦ phi float [%v1, %bb1], [%v2, %bb2] æ¥è¡¨è¾¾"å€¼å–å†³äºä»å“ªä¸ªè·¯å¾„åˆ°è¾¾"ã€‚phi èŠ‚ç‚¹ä¸ç”Ÿæˆä»»ä½•å®é™…æœºå™¨æŒ‡ä»¤â€”â€”åœ¨å¯„å­˜å™¨åˆ†é…é˜¶æ®µï¼Œå®ƒä¼šè¢«æ¶ˆè§£ä¸ºå¯„å­˜å™¨å¤åˆ¶æˆ–ç›´æ¥åˆ©ç”¨å¯„å­˜å™¨å‘½åã€‚phi èŠ‚ç‚¹å¸®åŠ©ä¼˜åŒ–å™¨è¿›è¡Œæ›´ç²¾ç¡®çš„æ•°æ®æµåˆ†æï¼šä¾‹å¦‚ GVNï¼ˆGlobal Value Numberingï¼‰å¯ä»¥é€šè¿‡ phi èŠ‚ç‚¹å‘ç°å†—ä½™è®¡ç®—ï¼ŒLICMï¼ˆLoop Invariant Code Motionï¼‰å¯ä»¥é€šè¿‡ phi èŠ‚ç‚¹ç¡®å®šå¾ªç¯ä¸­çš„ä¸å˜é‡ã€‚',
            amdContext: 'AMD Toolchain å›¢é˜Ÿæ—¥å¸¸å·¥ä½œç›´æ¥æ“ä½œ LLVM IRã€‚é¢è¯•ä¸­å±•ç¤ºä½ èƒ½è¯»æ‡‚ IRã€ç†è§£ SSA å½¢å¼å’Œ phi èŠ‚ç‚¹ï¼Œè¯´æ˜ä½ æœ‰èƒ½åŠ›å‚ä¸ç¼–è¯‘å™¨å¼€å‘å·¥ä½œã€‚æåˆ° AMDGPU-specific çš„ IR ç‰¹å¾ï¼ˆamdgpu_kernel, addrspaceï¼‰æ˜¯åŠ åˆ†é¡¹ã€‚',
          },
        },
      ],
    },

    // â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
    // Group 9.2: AMDGPU åç«¯
    // â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
    {
      id: '9-2',
      number: '9.2',
      title: 'AMDGPU åç«¯',
      titleEn: 'AMDGPU Backend',
      icon: 'âš™ï¸',
      description: 'æ·±å…¥ LLVM AMDGPU åç«¯ï¼šæŒ‡ä»¤é€‰æ‹©ã€å¯„å­˜å™¨åˆ†é…ã€ISA æ±‡ç¼–ã€‚è¿™æ˜¯ AMD Markham Toolchain å›¢é˜Ÿçš„æ ¸å¿ƒå·¥ä½œâ€”â€”å°† LLVM IR é«˜æ•ˆç¼–è¯‘ä¸º AMD GPU æœºå™¨ç ã€‚',
      lessons: [
        // â”€â”€ Lesson 9.2.1 â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
        {
          id: '9-2-1',
          number: '9.2.1',
          title: 'AMDGPU åç«¯æ¶æ„',
          titleEn: 'AMDGPU Backend Architecture',
          duration: 15,
          difficulty: 'expert',
          tags: ['AMDGPU-backend', 'SelectionDAG', 'MachineInstr', 'instruction-selection', 'pass-pipeline'],
          concept: {
            summary: 'AMDGPU åç«¯æ˜¯ LLVM ä¸­æœ€å¤æ‚çš„åç«¯ä¹‹ä¸€ã€‚å®ƒé€šè¿‡ SelectionDAG å°† LLVM IR è½¬æ¢ä¸º GPU æœºå™¨æŒ‡ä»¤ï¼ˆMachineInstrï¼‰ï¼Œç„¶åç»è¿‡å¯„å­˜å™¨åˆ†é…å’ŒæŒ‡ä»¤è°ƒåº¦ï¼Œæœ€ç»ˆç”Ÿæˆ AMDGPU ISA äºŒè¿›åˆ¶ã€‚åç«¯è¿˜åŒ…å«å¤šä¸ª GPU ä¸“ç”¨ Passï¼Œå¦‚ promote-alloca å’Œ lower-kernel-argumentsã€‚',
            explanation: [
              'AMDGPU åç«¯çš„å…¥å£æ˜¯ AMDGPUTargetMachine ç±»ï¼ˆllvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cppï¼‰ã€‚å®ƒæ³¨å†Œäº† AMDGPU çš„æ‰€æœ‰åç«¯ç»„ä»¶ï¼šæŒ‡ä»¤å®šä¹‰ï¼ˆAMDGPUInstrInfoï¼‰ã€å¯„å­˜å™¨æ–‡ä»¶ï¼ˆSIRegisterInfoï¼‰ã€å­ç›®æ ‡ä¿¡æ¯ï¼ˆGCNSubtargetï¼‰ã€è°ƒç”¨çº¦å®šã€åˆæ³•åŒ–è§„åˆ™ç­‰ã€‚é€šè¿‡ --mcpu=gfx1102 å‚æ•°ï¼Œåç«¯é€‰æ‹© RDNA3 çš„å­ç›®æ ‡é…ç½®ï¼ŒåŒ…æ‹¬å¯ç”¨æŒ‡ä»¤é›†ã€å¯„å­˜å™¨é™åˆ¶ã€æµæ°´çº¿ç‰¹å¾ã€‚',
              'æŒ‡ä»¤é€‰æ‹©ï¼ˆInstruction Selectionï¼‰æ˜¯åç«¯æœ€å…³é”®çš„é˜¶æ®µã€‚å®ƒå°† LLVM IR çš„æŠ½è±¡æ“ä½œè½¬æ¢ä¸ºç›®æ ‡æœºå™¨çš„å…·ä½“æŒ‡ä»¤ã€‚AMDGPU ä½¿ç”¨ SelectionDAG-based ISelï¼šé¦–å…ˆå°† LLVM IR æ„å»ºä¸º DAGï¼ˆæœ‰å‘æ— ç¯å›¾ï¼‰ï¼Œç„¶åé€šè¿‡ pattern matching å°† DAG èŠ‚ç‚¹åŒ¹é…åˆ° AMDGPU æŒ‡ä»¤ã€‚ä¾‹å¦‚ LLVM IR çš„ fadd float â†’ DAG çš„ ISD::FADD â†’ AMDGPU çš„ V_ADD_F32_e32ï¼ˆVALU æµ®ç‚¹åŠ æ³•ï¼‰ã€‚è¿™äº›åŒ¹é…è§„åˆ™å®šä¹‰åœ¨ .tdï¼ˆTableGenï¼‰æ–‡ä»¶ä¸­ï¼Œå¦‚ SIInstructions.tdã€‚',
              'æŒ‡ä»¤é€‰æ‹©åï¼ŒIR ä» LLVM IR é™ä½ä¸º MachineInstrâ€”â€”ä¸€ç§æ¥è¿‘æœ€ç»ˆæœºå™¨ç ä½†ä»ä½¿ç”¨è™šæ‹Ÿå¯„å­˜å™¨çš„è¡¨ç¤ºã€‚æ­¤æ—¶çš„ä»£ç å·²ç»ä½¿ç”¨äº†å…·ä½“çš„ AMDGPU æŒ‡ä»¤ï¼ˆV_ADD_F32ã€S_LOAD_DWORDX4ã€GLOBAL_LOAD_DWORD ç­‰ï¼‰ï¼Œä½†å¯„å­˜å™¨è¿˜æ˜¯è™šæ‹Ÿçš„ï¼ˆå¦‚ %vreg0ã€%vreg1ï¼‰ã€‚åç»­çš„å¯„å­˜å™¨åˆ†é…é˜¶æ®µä¼šå°†è™šæ‹Ÿå¯„å­˜å™¨æ˜ å°„åˆ°ç‰©ç†å¯„å­˜å™¨ï¼ˆv0ã€v1ã€s0ã€s1 ç­‰ï¼‰ã€‚',
              'AMDGPU åç«¯åŒ…å«å¤šä¸ª GPU ä¸“ç”¨ Passï¼Œå®ƒä»¬å¤„ç† GPU ç¡¬ä»¶çš„ç‰¹æ®Šéœ€æ±‚ï¼š(1) AMDGPUPromoteAllocaâ€”â€”å°† allocaï¼ˆæ ˆä¸Šçš„ç§æœ‰æ•°ç»„ï¼‰æå‡åˆ° LDSï¼ˆLocal Data Shareï¼‰æˆ–å‘é‡å¯„å­˜å™¨ï¼Œé¿å…æ˜‚è´µçš„ scratch å†…å­˜è®¿é—®ï¼›(2) AMDGPULowerKernelArgumentsâ€”â€”å°† kernel å‚æ•°ä»å†…æ ¸å‚æ•°æ®µï¼ˆkern_arg_segmentï¼‰åŠ è½½åˆ°å¯„å­˜å™¨ï¼›(3) SIFixSGPRCopiesâ€”â€”ä¿®å¤ SGPRâ†”VGPR ä¹‹é—´éæ³•çš„å¤åˆ¶æ“ä½œï¼›(4) SIInsertWaitcntsâ€”â€”åœ¨å¿…è¦ä½ç½®æ’å…¥ s_waitcnt æŒ‡ä»¤ï¼Œç¡®ä¿å†…å­˜æ“ä½œå®Œæˆåå†ä½¿ç”¨ç»“æœï¼›(5) SIOptimizeExecMaskingPreRAâ€”â€”ä¼˜åŒ– exec mask æ“ä½œä»¥å‡å°‘æ§åˆ¶æµå¼€é”€ã€‚è¿™äº› Pass æ˜¯ AMDGPU åç«¯åŒºåˆ«äºé€šç”¨åç«¯çš„æ ¸å¿ƒæ‰€åœ¨ã€‚',
              'å®Œæ•´çš„ AMDGPU åç«¯ Pass ç®¡çº¿ï¼ˆä» LLVM IR åˆ°æœºå™¨ç ï¼‰å¤§è‡´ä¸ºï¼šLLVM IR â†’ AMDGPULowerIntrinsics â†’ AMDGPUPromoteAlloca â†’ AMDGPULowerKernelArguments â†’ SelectionDAG ISel â†’ SIFixSGPRCopies â†’ SIOptimizeExecMasking â†’ Register Allocation â†’ SIInsertWaitcnts â†’ Post-RA Scheduling â†’ MC Code Emissionã€‚å¯ä»¥ç”¨ llc -mtriple=amdgcn -mcpu=gfx1102 -debug-pass=Structure æŸ¥çœ‹å®Œæ•´çš„ Pass åˆ—è¡¨ã€‚',
              'Two AMDGPU-specific passes deserve special attention. SIInsertWaitcnts inserts s_waitcnt instructions to handle the GPU\'s asynchronous memory model â€” without these wait instructions, a shader might read data before the previous store completes, causing silent corruption. The pass analyzes data dependencies and inserts the minimum necessary waits (vmcnt for vector memory, lgkmcnt for LDS/GDS/scalar, expcnt for exports). The second critical pass is SIShrinkInstructions, which converts 64-bit VOP3 encoding to 32-bit VOP1/VOP2 where possible, saving instruction cache space. When VGPR pressure exceeds available registers, the compiler spills to scratch memory (private per-thread VRAM space accessed via MUBUF instructions), which is 100x slower than register access â€” this is why minimizing VGPR usage is critical for performance.',
            ],
            keyPoints: [
              'AMDGPUTargetMachine æ˜¯åç«¯å…¥å£ï¼Œé€šè¿‡ --mcpu=gfx1102 é€‰æ‹© RDNA3 å­ç›®æ ‡é…ç½®',
              'æŒ‡ä»¤é€‰æ‹©ï¼šSelectionDAG ISel é€šè¿‡ .td æ–‡ä»¶ä¸­çš„ pattern matching å°† IR èŠ‚ç‚¹åŒ¹é…åˆ° AMDGPU æŒ‡ä»¤',
              'MachineInstr æ˜¯åç«¯çš„æ ¸å¿ƒè¡¨ç¤ºâ€”â€”å…·ä½“çš„ AMDGPU æŒ‡ä»¤ + è™šæ‹Ÿå¯„å­˜å™¨',
              'GPU ä¸“ç”¨ Passï¼špromote-allocaï¼ˆé¿å… scratchï¼‰ã€lower-kernel-argumentsã€fix-sgpr-copiesã€insert-waitcnts',
              'Pass ç®¡çº¿ï¼šIR â†’ Lower â†’ Promote â†’ ISel â†’ RegAlloc â†’ Scheduling â†’ MC Emit',
              'ç”¨ llc -debug-pass=Structure æŸ¥çœ‹å®Œæ•´çš„ Pass åˆ—è¡¨å’Œæ‰§è¡Œé¡ºåº',
              'SIInsertWaitcnts pass prevents data corruption by inserting s_waitcnt for async memory ops',
              'Scratch memory spill (VGPR overflow â†’ VRAM) is 100x slower than register access',
            ],
          },
          diagram: {
            title: 'AMDGPU åç«¯ Pass ç®¡çº¿',
            content: `AMDGPU åç«¯ï¼šä» LLVM IR åˆ° GPU æœºå™¨ç çš„å®Œæ•´ Pass ç®¡çº¿

LLVM IR (SSA form, target-independent)
 â”‚
 â–¼ â•â•â•â•â•â•â• AMDGPU Pre-ISel Passes â•â•â•â•â•â•â•
 â”‚
 â”œâ”€ AMDGPULowerIntrinsics
 â”‚    å°†é€šç”¨ LLVM intrinsic é™ä½ä¸º AMDGPU ç‰¹å®šæ“ä½œ
 â”‚
 â”œâ”€ AMDGPUPromoteAlloca        â˜… GPU å…³é”®ä¼˜åŒ–
 â”‚    alloca (ç§æœ‰æ ˆ) â†’ LDS æˆ–å‘é‡å¯„å­˜å™¨
 â”‚    é¿å… scratch memory çš„å·¨å¤§å»¶è¿Ÿå¼€é”€
 â”‚
 â”œâ”€ AMDGPULowerKernelArguments
 â”‚    kernel å‚æ•°ä» kernarg segment åŠ è½½åˆ°å¯„å­˜å™¨
 â”‚    s_load_dwordx4 s[0:3], s[4:5], 0x0
 â”‚
 â–¼ â•â•â•â•â•â•â• Instruction Selection â•â•â•â•â•â•â•
 â”‚
 â”œâ”€ SelectionDAG Builder
 â”‚    LLVM IR â†’ DAG (æœ‰å‘æ— ç¯å›¾)
 â”‚    fadd float %a, %b â†’ (fadd f32 $a, $b)
 â”‚
 â”œâ”€ DAG Legalization
 â”‚    ç¡®ä¿æ‰€æœ‰æ“ä½œåœ¨ AMDGPU ä¸Šåˆæ³•
 â”‚    ä¸æ”¯æŒçš„æ“ä½œè¢«æ‰©å±•ä¸ºæ”¯æŒçš„åºåˆ—
 â”‚
 â”œâ”€ DAG-to-DAG ISel (SIInstrInfo.td patterns)
 â”‚    (fadd f32 $src0, $src1) â†’ V_ADD_F32_e32
 â”‚    (load global addr) â†’ GLOBAL_LOAD_DWORD
 â”‚
 â–¼ â•â•â•â•â•â•â• MachineInstr Level â•â•â•â•â•â•â•
 â”‚
 â”‚  æ­¤æ—¶ä»£ç ä½¿ç”¨ AMDGPU æŒ‡ä»¤ + è™šæ‹Ÿå¯„å­˜å™¨ï¼š
 â”‚  %vreg3:vgpr_32 = V_ADD_F32_e32 %vreg1, %vreg2
 â”‚
 â”œâ”€ SIFixSGPRCopies
 â”‚    ä¿®å¤ SGPRâ†”VGPR éæ³•å¤åˆ¶
 â”‚    (SGPR ä¸èƒ½ç›´æ¥å†™å…¥ VGPR åœ¨æŸäº›ä¸Šä¸‹æ–‡ä¸­)
 â”‚
 â”œâ”€ Register Allocation          â˜… æ ¸å¿ƒé˜¶æ®µ
 â”‚    è™šæ‹Ÿå¯„å­˜å™¨ â†’ ç‰©ç†å¯„å­˜å™¨ (v0-v255, s0-s105)
 â”‚    å†³å®š VGPR/SGPR ä½¿ç”¨é‡ â†’ å½±å“ Occupancy
 â”‚
 â”œâ”€ SIInsertWaitcnts             â˜… æ­£ç¡®æ€§å…³é”®
 â”‚    æ’å…¥ s_waitcnt vmcnt(0) / lgkmcnt(0)
 â”‚    ç¡®ä¿å†…å­˜æ“ä½œå®Œæˆåå†ä½¿ç”¨ç»“æœ
 â”‚
 â”œâ”€ Post-RA Instruction Scheduling
 â”‚    é‡æ’æŒ‡ä»¤ä»¥éšè—å»¶è¿Ÿã€ä¼˜åŒ–åå
 â”‚
 â–¼ â•â•â•â•â•â•â• MC Layer (Code Emission) â•â•â•â•â•â•â•
 â”‚
 â””â”€ AMDGPUMCCodeEmitter
      MachineInstr â†’ äºŒè¿›åˆ¶ç¼–ç 
      V_ADD_F32_e32 v1, v2, v3 â†’ 0x02020503
      è¾“å‡º .text section (GPU ISA bytes)
      è¾“å‡º .note section (metadata)
      â†’ .hsaco (ELF æ ¼å¼ GPU å¯æ‰§è¡Œæ–‡ä»¶)`,
            caption: 'AMDGPU åç«¯çš„å®Œæ•´ Pass ç®¡çº¿ã€‚æ¯ä¸ª Pass éƒ½å¯ä»¥ç”¨ -debug-only=<pass-name> å•ç‹¬æŸ¥çœ‹å…¶è¾“å‡ºã€‚GPU ä¸“ç”¨ Passï¼ˆpromote-allocaã€insert-waitcnts ç­‰ï¼‰æ˜¯ AMDGPU åç«¯ä¸é€šç”¨åç«¯çš„æ ¸å¿ƒåŒºåˆ«ã€‚',
          },
          codeWalk: {
            title: 'å…³é”® AMDGPU åç«¯ Passï¼šä» IR åˆ°æœºå™¨æŒ‡ä»¤',
            file: 'llvm/lib/Target/AMDGPU/ â€” key passes overview',
            language: 'c',
            code: `/* â•â•â• AMDGPUTargetMachine.cpp â€” åç«¯å…¥å£ â•â•â• */
/* æ³¨å†Œæ‰€æœ‰ AMDGPU åç«¯ Pass */
void GCNPassConfig::addPreISel() {
  /* GPU ç‰¹å®šçš„ Pre-ISel Pass */
  addPass(createAMDGPULowerIntrinsicsPass());
  addPass(createAMDGPUPromoteAllocaPass());
  /* â†‘ å°† alloca æå‡ä¸º LDS æˆ–å¯„å­˜å™¨
   * ä¾‹ï¼šfloat arr[4] â†’ 4 ä¸ª VGPR
   * ä¾‹ï¼š__shared__ float smem[256] â†’ LDS */
  addPass(createAMDGPULowerKernelArgumentsPass());
}

void GCNPassConfig::addInstSelector() {
  /* SelectionDAG æŒ‡ä»¤é€‰æ‹© */
  addPass(createAMDGPUISelDag(getAMDGPUTargetMachine()));
}

void GCNPassConfig::addPreRegAlloc() {
  addPass(&SIFixSGPRCopiesID);
  /* â†‘ ä¿®å¤ SGPR-VGPR å¤åˆ¶é—®é¢˜
   * SGPR (æ ‡é‡) å’Œ VGPR (å‘é‡) æœ‰ä¸åŒçš„ä½¿ç”¨è§„åˆ™
   * æŸäº›æ“ä½œåªèƒ½ç”¨ VGPRï¼ŒæŸäº›åªèƒ½ç”¨ SGPR */
  addPass(&SIOptimizeExecMaskingPreRAID);
}

void GCNPassConfig::addPostRegAlloc() {
  addPass(&SIInsertWaitcntsID);
  /* â†‘ åœ¨å†…å­˜æ“ä½œåæ’å…¥ s_waitcnt
   * global_load_b32 v1, v0, s[0:1]
   * s_waitcnt vmcnt(0)    â† ç­‰å¾… load å®Œæˆ
   * v_add_f32 v2, v1, v3  â† ç°åœ¨å¯ä»¥å®‰å…¨ä½¿ç”¨ v1 */
}

/* â•â•â• SIInstructions.td â€” æŒ‡ä»¤é€‰æ‹©æ¨¡å¼ï¼ˆTableGenï¼‰â•â•â• */
/* DAG pattern matching è§„åˆ™ç¤ºä¾‹ */

/* fadd f32 â†’ V_ADD_F32_e32 */
// def : GCNPat<
//   (fadd f32:$src0, f32:$src1),
//   (V_ADD_F32_e32 $src0, $src1)
// >;

/* global load float â†’ GLOBAL_LOAD_DWORD */
// def : GCNPat<
//   (f32 (load (global_addr i64:$addr))),
//   (GLOBAL_LOAD_DWORD $addr, 0, 0)
// >;

/* è¿™äº› .td è§„åˆ™ç”± TableGen å·¥å…·åœ¨ç¼–è¯‘æœŸç”Ÿæˆ
 * C++ åŒ¹é…ä»£ç ï¼ŒISel è¿è¡Œæ—¶æ‰§è¡ŒåŒ¹é… */`,
            annotations: [
              'GCNPassConfig ç»§æ‰¿è‡ª LLVM çš„ TargetPassConfigï¼Œä¸º GCN/RDNA æ¶æ„å®šåˆ¶ Pass ç®¡çº¿',
              'addPreISel() ä¸­çš„ Pass åœ¨æŒ‡ä»¤é€‰æ‹©ä¹‹å‰è¿è¡Œâ€”â€”å¤„ç† GPU ç‰¹æœ‰çš„ IR è½¬æ¢',
              'PromoteAlloca æ˜¯æ€§èƒ½å…³é”® Passâ€”â€”å°†æ ˆåˆ†é…æå‡åˆ°å¯„å­˜å™¨/LDS é¿å… scratch å†…å­˜',
              'SIFixSGPRCopies ç¡®ä¿æ ‡é‡/å‘é‡å¯„å­˜å™¨ä½¿ç”¨è§„åˆ™æ­£ç¡®â€”â€”AMDGPU åŒå¯„å­˜å™¨æ–‡ä»¶çš„ç‰¹æ®Šéœ€æ±‚',
              'SIInsertWaitcnts æ˜¯æ­£ç¡®æ€§å…³é”®â€”â€”æ²¡æœ‰æ­£ç¡®çš„ waitcntï¼ŒGPU ä¼šä½¿ç”¨æœªå°±ç»ªçš„æ•°æ®',
              '.td æ–‡ä»¶ä¸­çš„ Pattern matching è§„åˆ™åœ¨ç¼–è¯‘ LLVM æœ¬èº«æ—¶ç”± TableGen å¤„ç†ä¸º C++ ä»£ç ',
            ],
            explanation: 'è¿™æ®µä»£ç å±•ç¤ºäº† AMDGPU åç«¯çš„ Pass ç®¡çº¿ç»„ç»‡æ–¹å¼ã€‚GCNPassConfig ç±»æ§åˆ¶ Pass çš„æ³¨å†Œå’Œæ‰§è¡Œé¡ºåºã€‚å…³é”®ç†è§£ï¼š(1) GPU åç«¯æ¯” CPU åç«¯å¤æ‚å¾—å¤šï¼Œå› ä¸ºéœ€è¦å¤„ç† SGPR/VGPR åŒå¯„å­˜å™¨æ–‡ä»¶ã€LDS å†…å­˜ã€wavefront æ‰§è¡Œæ¨¡å‹ç­‰ GPU ç‰¹æœ‰æ¦‚å¿µï¼›(2) å¾ˆå¤š AMDGPU Passï¼ˆå¦‚ InsertWaitcntsï¼‰æ˜¯æ­£ç¡®æ€§ Pass è€Œéä¼˜åŒ– Passâ€”â€”æ²¡æœ‰å®ƒä»¬ç¨‹åºä¼šäº§ç”Ÿé”™è¯¯ç»“æœã€‚',
          },
          miniLab: {
            title: 'æŸ¥çœ‹ AMDGPU åç«¯çš„å®Œæ•´ Pass åˆ—è¡¨',
            objective: 'ä½¿ç”¨ llc çš„è°ƒè¯•é€‰é¡¹æŸ¥çœ‹ AMDGPU åç«¯æ‰§è¡Œäº†å“ªäº› Passï¼Œç†è§£ç¼–è¯‘ç®¡çº¿çš„å¤æ‚åº¦ã€‚',
            setup: `# å‡†å¤‡ä¸€ä¸ª LLVM IR è¾“å…¥æ–‡ä»¶
hipcc -S -emit-llvm -O2 --offload-arch=gfx1102 vector_add.hip -o vector_add.ll
# æˆ–æ‰‹åŠ¨åˆ›å»ºæœ€ç®€ IRï¼š
cat > simple.ll << 'EOF'
define amdgpu_kernel void @k(ptr addrspace(1) %p) {
  %v = load float, ptr addrspace(1) %p
  %r = fadd float %v, 1.0
  store float %r, ptr addrspace(1) %p
  ret void
}
EOF`,
            steps: [
              'æŸ¥çœ‹ Pass åˆ—è¡¨ï¼šllc -mtriple=amdgcn-amd-amdhsa -mcpu=gfx1102 -debug-pass=Structure simple.ll -o /dev/null 2>&1 | head -80',
              'ç»Ÿè®¡ Pass æ•°é‡ï¼šä¸Šè¿°å‘½ä»¤ | wc -lï¼ˆé€šå¸¸è¶…è¿‡ 100 ä¸ª Passï¼‰',
              'æŸ¥çœ‹æŒ‡ä»¤é€‰æ‹©è¾“å‡ºï¼šllc -mtriple=amdgcn-amd-amdhsa -mcpu=gfx1102 -debug-only=isel simple.ll -o /dev/null 2>&1 | head -40',
              'æŸ¥çœ‹å¯„å­˜å™¨åˆ†é…ï¼šllc -mtriple=amdgcn-amd-amdhsa -mcpu=gfx1102 -debug-only=regalloc simple.ll -o /dev/null 2>&1 | head -40',
              'æŸ¥çœ‹ waitcnt æ’å…¥ï¼šllc -mtriple=amdgcn-amd-amdhsa -mcpu=gfx1102 -debug-only=si-insert-waitcnts simple.ll -o /dev/null 2>&1',
              'å¯¹æ¯”æœ€ç»ˆæ±‡ç¼–è¾“å‡ºï¼šllc -mtriple=amdgcn-amd-amdhsa -mcpu=gfx1102 simple.ll -o simple.s && cat simple.s',
            ],
            expectedOutput: `$ llc ... -debug-pass=Structure 2>&1 | grep -c "Pass"
120+    â† AMDGPU åç«¯æ‰§è¡Œè¶…è¿‡ 120 ä¸ª Pass

$ cat simple.s | grep -v "^[;.]"
  s_load_b32 s0, s[4:5], 0x0     ; load *p
  s_waitcnt lgkmcnt(0)            ; wait for load
  v_add_f32_e64 v0, s0, 1.0      ; *p + 1.0
  global_store_b32 v[0:1], v0, off ; store result
  s_endpgm                         ; end kernel`,
            hint: 'å¦‚æœæ²¡æœ‰å®‰è£… ROCmï¼Œå¯ä»¥ä» LLVM æºç ç¼–è¯‘ llc å¹¶å¯ç”¨ AMDGPU targetï¼šcmake -DLLVM_TARGETS_TO_BUILD="AMDGPU" ../llvmã€‚æˆ–è€…ä½¿ç”¨ godbolt.org åœ¨çº¿é€‰æ‹© AMDGPU llc æŸ¥çœ‹è¾“å‡ºã€‚',
          },
          debugExercise: {
            title: 'è¯Šæ–­ç¼ºå¤±çš„ s_waitcnt å¯¼è‡´çš„æ•°æ®ç«äº‰',
            language: 'asm',
            description: 'ä»¥ä¸‹ AMDGPU æ±‡ç¼–ç‰‡æ®µæœ‰ä¸€ä¸ªæ­£ç¡®æ€§ Bugâ€”â€”ç¼ºå¤±äº†å¿…è¦çš„ç­‰å¾…æŒ‡ä»¤ã€‚',
            question: 'è¿™æ®µä»£ç åœ¨ä»€ä¹ˆæƒ…å†µä¸‹ä¼šäº§ç”Ÿé”™è¯¯ç»“æœï¼Ÿéœ€è¦åœ¨å“ªé‡Œæ’å…¥ä»€ä¹ˆæŒ‡ä»¤ï¼Ÿ',
            buggyCode: `; ä»å…¨å±€å†…å­˜åŠ è½½ä¸¤ä¸ªå€¼å¹¶ç›¸åŠ 
global_load_b32 v1, v0, s[0:1]    ; v1 = memory[addr1]
global_load_b32 v2, v0, s[2:3]    ; v2 = memory[addr2]
; BUG: æ²¡æœ‰ç­‰å¾… load å®Œæˆå°±ä½¿ç”¨ç»“æœï¼
v_add_f32_e32 v3, v1, v2          ; v3 = v1 + v2  (v1, v2 å¯èƒ½è¿˜æ²¡å‡†å¤‡å¥½)
global_store_b32 v0, v3, s[4:5]   ; å†™å›ç»“æœ
s_endpgm`,
            hint: 'AMDGPU çš„ global_load æ˜¯å¼‚æ­¥æ“ä½œâ€”â€”å‘å‡º load è¯·æ±‚å GPU ç»§ç»­æ‰§è¡Œåç»­æŒ‡ä»¤ï¼Œä¸ä¼šè‡ªåŠ¨ç­‰å¾…ã€‚éœ€è¦ä»€ä¹ˆæŒ‡ä»¤æ¥ç¡®ä¿ load å®Œæˆï¼Ÿ',
            answer: 'é—®é¢˜ï¼šglobal_load_b32 æ˜¯å¼‚æ­¥å†…å­˜æ“ä½œã€‚åœ¨ RDNA3 ä¸Šï¼Œglobal_load å‘å‡ºå GPU ä¼šç»§ç»­æ‰§è¡Œåç»­æŒ‡ä»¤ï¼Œload çš„ç»“æœå¯èƒ½åœ¨æ•°ååˆ°æ•°ç™¾ä¸ªå‘¨æœŸåæ‰åˆ°è¾¾å¯„å­˜å™¨ã€‚å¦‚æœåœ¨ load å®Œæˆå‰ä½¿ç”¨ v1/v2ï¼Œä¼šè¯»åˆ°æœªå®šä¹‰çš„æ—§å€¼ã€‚ä¿®æ­£ï¼šåœ¨ä¸¤æ¡ load å’Œ v_add ä¹‹é—´æ’å…¥ s_waitcnt vmcnt(0)ã€‚vmcnt æ˜¯ Vector Memory Countï¼Œè·Ÿè¸ªæœªå®Œæˆçš„å‘é‡å†…å­˜æ“ä½œæ•°é‡ã€‚vmcnt(0) è¡¨ç¤ºç­‰å¾…æ‰€æœ‰æœªå®Œæˆçš„å‘é‡å†…å­˜æ“ä½œå®Œæˆã€‚æ­£ç¡®ä»£ç ï¼šglobal_load_b32 v1, ...; global_load_b32 v2, ...; s_waitcnt vmcnt(0); v_add_f32_e32 v3, v1, v2; ...ã€‚åœ¨ LLVM AMDGPU åç«¯ä¸­ï¼ŒSIInsertWaitcnts Pass è´Ÿè´£è‡ªåŠ¨æ’å…¥è¿™äº›ç­‰å¾…æŒ‡ä»¤ã€‚å¦‚æœè¿™ä¸ª Pass æœ‰ Bugï¼Œå°±ä¼šå‡ºç°è¿™ç§éš¾ä»¥è°ƒè¯•çš„æ•°æ®ç«äº‰é—®é¢˜â€”â€”ç»“æœæœ‰æ—¶æ­£ç¡®æœ‰æ—¶é”™è¯¯ï¼Œå–å†³äºå†…å­˜å»¶è¿Ÿã€‚',
          },
          interviewQ: {
            question: 'æè¿° LLVM AMDGPU åç«¯çš„ Pass ç®¡çº¿ã€‚å“ªäº›æ˜¯ GPU ç‰¹æœ‰çš„ Passï¼Ÿä¸ºä»€ä¹ˆéœ€è¦å®ƒä»¬ï¼Ÿ',
            difficulty: 'hard',
            hint: 'ä» ISel â†’ RegAlloc â†’ Scheduling â†’ Emit çš„ä¸»å¹²çº¿å‡ºå‘ï¼ŒæåŠ promote-allocaã€fix-sgpr-copiesã€insert-waitcnts ç­‰ GPU ç‰¹æœ‰ Passã€‚',
            answer: 'AMDGPU åç«¯ Pass ç®¡çº¿ï¼š(1) Pre-ISel é˜¶æ®µï¼šAMDGPULowerIntrinsicsï¼ˆé™ä½é€šç”¨ intrinsicï¼‰ã€AMDGPUPromoteAllocaï¼ˆå°†æ ˆåˆ†é…æå‡åˆ° LDS/å¯„å­˜å™¨â€”â€”GPU æ²¡æœ‰é«˜æ•ˆçš„æ ˆï¼Œscratch memory å»¶è¿Ÿæ˜¯å¯„å­˜å™¨çš„ 100 å€ä»¥ä¸Šï¼‰ã€AMDGPULowerKernelArgumentsï¼ˆå°† kernel å‚æ•°ä» kernarg segment åŠ è½½åˆ°å¯„å­˜å™¨ï¼‰ã€‚(2) ISel é˜¶æ®µï¼šSelectionDAG æŒ‡ä»¤é€‰æ‹©ï¼Œé€šè¿‡ .td å®šä¹‰çš„ pattern matching å°† IR èŠ‚ç‚¹åŒ¹é…åˆ° AMDGPU æŒ‡ä»¤ã€‚(3) Pre-RegAllocï¼šSIFixSGPRCopiesï¼ˆä¿®å¤ SGPR/VGPR éæ³•å¤åˆ¶â€”â€”GPU æœ‰ä¸¤ä¸ªä¸åŒçš„å¯„å­˜å™¨æ–‡ä»¶ï¼ŒæŸäº›æ“ä½œå¯¹å¯„å­˜å™¨ç±»å‹æœ‰è¦æ±‚ï¼‰ã€SIOptimizeExecMaskingï¼ˆä¼˜åŒ– exec mask æ“ä½œå‡å°‘æ§åˆ¶æµå¼€é”€â€”â€”GPU ä½¿ç”¨ exec mask å®ç°åˆ†æ”¯ï¼Œä¸æ˜¯æ¡ä»¶è·³è½¬ï¼‰ã€‚(4) RegAllocï¼šåˆ†é… VGPR å’Œ SGPRï¼Œè¿™ç›´æ¥å†³å®š Occupancyã€‚(5) Post-RegAllocï¼šSIInsertWaitcntsï¼ˆæ’å…¥å†…å­˜åŒæ­¥æŒ‡ä»¤â€”â€”GPU å†…å­˜æ“ä½œæ˜¯å¼‚æ­¥çš„ï¼Œå¿…é¡»æ˜¾å¼ç­‰å¾…ï¼‰ã€Post-RA Schedulingï¼ˆé‡æ’æŒ‡ä»¤éšè—å»¶è¿Ÿï¼‰ã€‚(6) MC Emitï¼šç¼–ç ä¸ºäºŒè¿›åˆ¶æœºå™¨ç ã€‚GPU ç‰¹æœ‰ Pass çš„å­˜åœ¨æ˜¯å› ä¸º GPU çš„æ‰§è¡Œæ¨¡å‹ä¸ CPU æ ¹æœ¬ä¸åŒï¼šSIMD æ‰§è¡Œï¼ˆexec maskï¼‰ã€å¼‚æ­¥å†…å­˜ï¼ˆwaitcntï¼‰ã€åŒå¯„å­˜å™¨æ–‡ä»¶ï¼ˆSGPR/VGPRï¼‰ã€æ— é«˜æ•ˆæ ˆï¼ˆscratchï¼‰ã€‚',
            amdContext: 'AMDGPU åç«¯çš„ Pass ç®¡çº¿æ˜¯ AMD Toolchain å›¢é˜Ÿçš„æ ¸å¿ƒå·¥ä½œã€‚é¢è¯•ä¸­èƒ½è¯¦ç»†æè¿°è¿™ä¸ªç®¡çº¿ï¼Œå¹¶è§£é‡Šæ¯ä¸ª GPU ç‰¹æœ‰ Pass çš„å­˜åœ¨ç†ç”±ï¼Œè¯´æ˜ä½ ä¸åªæ˜¯ä¼šç”¨ç¼–è¯‘å™¨ï¼Œè€Œæ˜¯ç†è§£ç¼–è¯‘å™¨çš„å†…éƒ¨å·¥ä½œæœºåˆ¶ã€‚',
          },
        },

        // â”€â”€ Lesson 9.2.2 â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
        {
          id: '9-2-2',
          number: '9.2.2',
          title: 'VGPR ä¸ SGPRï¼šGPU å¯„å­˜å™¨åˆ†é…',
          titleEn: 'VGPR and SGPR: GPU Register Allocation',
          duration: 15,
          difficulty: 'expert',
          tags: ['VGPR', 'SGPR', 'register-allocation', 'occupancy', 'spilling', 'uniformity'],
          concept: {
            summary: 'AMD GPU æœ‰ä¸¤ç±»å¯„å­˜å™¨ï¼šVGPRï¼ˆVector GPRï¼Œæ¯çº¿ç¨‹ç‹¬ç«‹ï¼‰å’Œ SGPRï¼ˆScalar GPRï¼Œæ•´ä¸ª Wavefront å…±äº«ï¼‰ã€‚ç¼–è¯‘å™¨é€šè¿‡ Uniformity Analysis å†³å®šæ•°æ®æ”¾åœ¨å“ªç§å¯„å­˜å™¨ä¸­ã€‚VGPR ä½¿ç”¨é‡ç›´æ¥å†³å®š Occupancyï¼ˆGPU å¹¶å‘ Wavefront æ•°ï¼‰ï¼Œè¿‡å¤šçš„ VGPR ä½¿ç”¨ä¼šå¯¼è‡´å¯„å­˜å™¨ spill åˆ° scratch memoryï¼Œä¸¥é‡å½±å“æ€§èƒ½ã€‚',
            explanation: [
              'VGPRï¼ˆVector General Purpose Registerï¼‰æ˜¯æ¯ä¸ªçº¿ç¨‹ç§æœ‰çš„å¯„å­˜å™¨ã€‚åœ¨ RDNA3 æ¶æ„ä¸­ï¼Œæ¯ä¸ª CUï¼ˆCompute Unitï¼‰æœ‰ 1536 ä¸ª 32 ä½ VGPRï¼ˆä»¥ wave32 ä¸ºå•ä½åˆ†é…ï¼Œå®é™…æ˜¯ 1536 Ã— 32 lanesï¼‰ã€‚VGPR ç”¨äºå­˜å‚¨çº¿ç¨‹ç§æœ‰æ•°æ®ï¼šçº¿ç¨‹ IDã€æ•°ç»„ç´¢å¼•ã€åŠ è½½çš„æ•°æ®å€¼ã€è®¡ç®—ä¸­é—´ç»“æœç­‰ã€‚VALUï¼ˆVector ALUï¼‰æŒ‡ä»¤æ“ä½œ VGPRâ€”â€”ä¸€æ¡ v_add_f32 æŒ‡ä»¤åŒæ—¶å¯¹ Wavefront ä¸­æ‰€æœ‰ 32 ä¸ªçº¿ç¨‹çš„ VGPR æ‰§è¡ŒåŠ æ³•ã€‚',
              'SGPRï¼ˆScalar General Purpose Registerï¼‰æ˜¯æ•´ä¸ª Wavefront å…±äº«çš„å¯„å­˜å™¨ã€‚æ¯ä¸ª CU æœ‰ 512 ä¸ª 32 ä½ SGPRã€‚SGPR ç”¨äºå­˜å‚¨æ‰€æœ‰çº¿ç¨‹ç›¸åŒçš„æ•°æ®ï¼ˆuniform dataï¼‰ï¼šå¾ªç¯è®¡æ•°å™¨ã€å¸¸é‡æŒ‡é’ˆã€kernel å‚æ•°ã€æ¡ä»¶åˆ†æ”¯çš„ç»Ÿä¸€æ¡ä»¶ç­‰ã€‚SALUï¼ˆScalar ALUï¼‰æŒ‡ä»¤æ“ä½œ SGPRâ€”â€”èƒ½è€—è¿œä½äº VALUã€‚ç¼–è¯‘å™¨å°†å°½å¯èƒ½å¤šçš„è®¡ç®—æ”¾åœ¨ SGPR/SALU ä¸Šæ˜¯é‡è¦çš„ä¼˜åŒ–ã€‚',
              'Uniformity Analysis æ˜¯ç¼–è¯‘å™¨å†³å®šæ•°æ®æ”¾ VGPR è¿˜æ˜¯ SGPR çš„å…³é”®åˆ†æã€‚å¦‚æœä¸€ä¸ªå€¼åœ¨ Wavefront çš„æ‰€æœ‰çº¿ç¨‹ä¸­ç›¸åŒï¼ˆuniformï¼‰ï¼Œå®ƒåº”è¯¥æ”¾åœ¨ SGPR ä¸­ã€‚ä¾‹å¦‚ kernel å‚æ•°ã€å¾ªç¯å˜é‡ã€blockDim.x éƒ½æ˜¯ uniform çš„ã€‚å¦‚æœä¸€ä¸ªå€¼åœ¨ä¸åŒçº¿ç¨‹ä¸­ä¸åŒï¼ˆdivergentï¼‰ï¼Œå®ƒå¿…é¡»æ”¾åœ¨ VGPR ä¸­ã€‚ä¾‹å¦‚ threadIdx.xã€a[threadIdx.x] çš„åŠ è½½ç»“æœéƒ½æ˜¯ divergent çš„ã€‚ç¼–è¯‘å™¨çš„ Uniformity Analysis Pass è¿½è¸ªæ¯ä¸ªå€¼çš„ uniform/divergent å±æ€§ï¼Œå¹¶å°†ç»“æœä¼ é€’ç»™å¯„å­˜å™¨åˆ†é…å™¨ã€‚',
              'VGPR ä½¿ç”¨é‡ä¸ Occupancyï¼ˆå ç”¨ç‡ï¼‰ç›´æ¥ç›¸å…³ã€‚Occupancy æ˜¯æŒ‡ CU ä¸ŠåŒæ—¶æ´»è·ƒçš„ Wavefront æ•°é‡ä¸æœ€å¤§å€¼çš„æ¯”ç‡ã€‚RDNA3 æ¯ä¸ª CU æœ€å¤šåŒæ—¶è¿è¡Œ 16 ä¸ª wave32ã€‚å¦‚æœ kernel ä½¿ç”¨ 48 ä¸ª VGPRï¼Œé‚£ä¹ˆ 1536Ã·48=32 ä¸ª wave å¯ä»¥å…±å­˜ï¼Œä½†ç”±äºä¸Šé™æ˜¯ 16ï¼Œæ‰€ä»¥ Occupancy=16/16=100%ã€‚å¦‚æœä½¿ç”¨ 128 ä¸ª VGPRï¼Œåˆ™ 1536Ã·128=12 ä¸ª waveï¼ŒOccupancy=12/16=75%ã€‚å¦‚æœä½¿ç”¨ 256 ä¸ª VGPRï¼Œåªæœ‰ 6 ä¸ª waveï¼ŒOccupancy=6/16=37.5%ã€‚æ›´ä½çš„ Occupancy æ„å‘³ç€æ›´å°‘çš„ Wavefront å¯ä»¥éšè—å†…å­˜å»¶è¿Ÿï¼Œé€šå¸¸å¯¼è‡´æ€§èƒ½ä¸‹é™ã€‚',
              'å½“ kernel éœ€è¦çš„å¯„å­˜å™¨è¶…è¿‡å¯ç”¨é‡æ—¶ï¼Œç¼–è¯‘å™¨è¢«è¿«å°†éƒ¨åˆ†å¯„å­˜å™¨å€¼ spillï¼ˆæº¢å‡ºï¼‰åˆ° scratch memoryã€‚Scratch memory æ˜¯ VRAM ä¸­ä¸ºæ¯ä¸ªçº¿ç¨‹é¢„ç•™çš„æ ˆç©ºé—´ï¼Œè®¿é—®å»¶è¿Ÿæ¯”å¯„å­˜å™¨é«˜ 100 å€ä»¥ä¸Šã€‚Spill çš„è¡¨ç°ï¼šç¼–è¯‘è¾“å‡ºä¸­ .amdhsa_private_segment_fixed_size > 0ï¼ˆè¡¨ç¤ºéœ€è¦ scratch ç©ºé—´ï¼‰ã€æ±‡ç¼–ä¸­å‡ºç° scratch_load/scratch_store æŒ‡ä»¤ï¼ˆå°† VGPR å€¼ä¿å­˜åˆ° scratch å¹¶åœ¨éœ€è¦æ—¶æ¢å¤ï¼‰ã€‚å¯„å­˜å™¨å‹åŠ›æ˜¯ GPU ç¼–ç¨‹ä¸­æœ€é‡è¦çš„æ€§èƒ½å› ç´ ä¹‹ä¸€â€”â€”å‡å°‘ VGPR ä½¿ç”¨ï¼ˆé€šè¿‡å‡å°‘æ´»è·ƒå˜é‡ã€é‡ç»„è®¡ç®—ã€ä½¿ç”¨ LDS æ›¿ä»£ç§æœ‰æ•°ç»„ï¼‰æ˜¯ GPU æ€§èƒ½ä¼˜åŒ–çš„æ ¸å¿ƒæŠ€å·§ã€‚',
              'The AMDGPU backend\'s wave size selection is controlled by the amdgpu-waves-per-eu attribute and target features. For RDNA GPUs (gfx10+), the compiler defaults to Wave32 for pixel shaders (better for small triangles with high divergence) and Wave64 for compute shaders (better throughput for uniform workloads). This is configured in AMDGPUSubtarget::getWavesPerEU() and affects register allocation pressure â€” Wave32 halves the VGPR file consumption compared to Wave64 for the same number of active waves. Game developers often force Wave32 for all shaders on RDNA, while HPC developers prefer Wave64 for maximum ALU throughput.',
            ],
            keyPoints: [
              'VGPRï¼šæ¯çº¿ç¨‹ç§æœ‰ï¼ŒRDNA3 æ¯ CU æœ‰ 1536 ä¸ªï¼ˆwave32 åˆ†é…å•ä½ï¼‰ï¼Œå­˜å‚¨ divergent æ•°æ®',
              'SGPRï¼šWavefront å…±äº«ï¼Œæ¯ CU æœ‰ 512 ä¸ªï¼Œå­˜å‚¨ uniform æ•°æ®ï¼ˆå‚æ•°ã€å¸¸é‡ã€å¾ªç¯å˜é‡ï¼‰',
              'Uniformity Analysisï¼šç¼–è¯‘å™¨åˆ†ææ¯ä¸ªå€¼æ˜¯ uniformï¼ˆâ†’SGPRï¼‰è¿˜æ˜¯ divergentï¼ˆâ†’VGPRï¼‰',
              'Occupancy = å¹¶å‘ Wavefront æ•° / æœ€å¤§å€¼ï¼›VGPR ä½¿ç”¨é‡è¶Šå°‘ â†’ Occupancy è¶Šé«˜ â†’ å»¶è¿Ÿéšè—è¶Šå¥½',
              'Spillï¼šVGPR ä¸å¤Ÿæ—¶æº¢å‡ºåˆ° scratch memoryï¼ˆVRAMï¼‰ï¼Œå»¶è¿Ÿå¢åŠ  100 å€ä»¥ä¸Š',
              'ç¼–è¯‘å™¨è¾“å‡ºä¸­ .amdhsa_next_free_vgpr/sgpr æŠ¥å‘Šå¯„å­˜å™¨ä½¿ç”¨é‡ï¼ŒScratchSize æŠ¥å‘Š spill å¤§å°',
              'Wave32 default for pixel shaders (less divergence waste), Wave64 for compute (more throughput)',
            ],
          },
          diagram: {
            title: 'VGPR/SGPR ä¸ Occupancy çš„å…³ç³»',
            content: `RDNA3 (gfx1102) CU å¯„å­˜å™¨èµ„æºä¸ Occupancy

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€ Compute Unit (CU) â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                                                            â”‚
â”‚  VGPR File: 1536 Ã— 32-bit registers (wave32 mode)         â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”‚
â”‚  â”‚ Wave 0: v0-v47  â”‚ Wave 1: v0-v47  â”‚ Wave 2: ...   â”‚    â”‚
â”‚  â”‚ (48 VGPRs)      â”‚ (48 VGPRs)      â”‚               â”‚    â”‚
â”‚  â”‚ ...              â”‚ ...              â”‚               â”‚    â”‚
â”‚  â”‚ Wave 15 (æœ€å¤š)                                     â”‚    â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â”‚
â”‚                                                            â”‚
â”‚  SGPR File: 512 Ã— 32-bit registers                         â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”‚
â”‚  â”‚ æ¯ä¸ª Wavefront æœ€å¤š 106 ä¸ª SGPR                     â”‚    â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â”‚
â”‚                                                            â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

VGPR ä½¿ç”¨é‡ vs Occupancy (RDNA3 wave32, 1536 VGPRs/CU)ï¼š

  VGPRs/wave    Max Waves    Occupancy    å»¶è¿Ÿéšè—èƒ½åŠ›
  â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€    â”€â”€â”€â”€â”€â”€â”€â”€â”€    â”€â”€â”€â”€â”€â”€â”€â”€â”€    â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
     24            16         100.0%      â˜…â˜…â˜…â˜…â˜… æä½³
     48            16         100.0%      â˜…â˜…â˜…â˜…â˜… æä½³
     64            16         100.0%      â˜…â˜…â˜…â˜…â˜… æä½³
     96            16         100.0%      â˜…â˜…â˜…â˜…â˜… æä½³
     128           12          75.0%      â˜…â˜…â˜…â˜…â˜† è‰¯å¥½
     192            8          50.0%      â˜…â˜…â˜…â˜†â˜† ä¸­ç­‰
     256            6          37.5%      â˜…â˜…â˜†â˜†â˜† è¾ƒå·®
    >256         spill!        â€”â€”          â˜…â˜†â˜†â˜†â˜† æå·®

Uniform vs Divergent å€¼çš„å¯„å­˜å™¨åˆ†é…ï¼š

  HIP ä»£ç                     å±æ€§          å¯„å­˜å™¨
  â”€â”€â”€â”€â”€â”€â”€â”€â”€                   â”€â”€â”€â”€          â”€â”€â”€â”€â”€â”€
  kernel å‚æ•° (*a, *b, n)     uniform  â†’    SGPR
  blockDim.x                  uniform  â†’    SGPR
  blockIdx.x                  uniform  â†’    SGPR
  threadIdx.x                 divergent â†’   VGPR
  a[threadIdx.x]              divergent â†’   VGPR
  å¾ªç¯è®¡æ•°å™¨ (uniform loop)   uniform  â†’    SGPR

  SGPR æ“ä½œèƒ½è€— â‰ˆ VGPR æ“ä½œçš„ 1/32ï¼ˆæ ‡é‡ vs 32 è·¯ SIMDï¼‰`,
            caption: 'VGPR ä½¿ç”¨é‡ç›´æ¥å†³å®š Occupancyã€‚ç¼–è¯‘å™¨çš„ Uniformity Analysis å°† uniform å€¼åˆ†é…åˆ° SGPRï¼ˆå»‰ä»·ï¼‰ï¼Œdivergent å€¼åˆ†é…åˆ° VGPRï¼ˆæ˜‚è´µï¼‰ã€‚ä¿æŒä½ VGPR ä½¿ç”¨é‡æ˜¯ GPU æ€§èƒ½ä¼˜åŒ–çš„æ ¸å¿ƒã€‚',
          },
          codeWalk: {
            title: 'ç¼–è¯‘å™¨è¾“å‡ºä¸­çš„ VGPR/SGPR åˆ†é…æŠ¥å‘Š',
            file: 'hipcc -S output â€” register allocation report',
            language: 'asm',
            code: `; â•â•â• vector_add kernel çš„ç¼–è¯‘è¾“å‡ºï¼ˆgfx1102, -O2ï¼‰â•â•â•

; --- æ±‡ç¼–æŒ‡ä»¤éƒ¨åˆ† ---
_Z10vector_addPKfS0_Pfi:
  ; kernel å‚æ•°é€šè¿‡ SGPR ä¼ å…¥ï¼ˆuniformï¼‰
  s_load_b64 s[0:1], s[4:5], 0x0    ; s[0:1] = &a (SGPR: æŒ‡é’ˆæ˜¯ uniform)
  s_load_b64 s[2:3], s[4:5], 0x8    ; s[2:3] = &b
  s_load_b64 s[6:7], s[4:5], 0x10   ; s[6:7] = &c
  s_load_b32 s8, s[4:5], 0x18       ; s8 = n

  ; è®¡ç®—çº¿ç¨‹å…¨å±€ IDï¼ˆdivergent â†’ VGPRï¼‰
  v_mov_b32_e32 v1, s8               ; æš‚å­˜ n åˆ° VGPR (ä¸ºäº† v_cmp)
  v_mad_u32_u24 v0, s12, v0, s13     ; v0 = blockIdx.x * blockDim.x + threadIdx.x
  ;                ^^^       ^^^
  ;              uniform   divergent â†’ ç»“æœ divergent â†’ VGPR

  ; è¾¹ç•Œæ£€æŸ¥
  v_cmp_lt_i32_e32 vcc_lo, v0, v1   ; v0 < n ?  (é€çº¿ç¨‹æ¯”è¾ƒ)
  s_and_saveexec_b32 s9, vcc_lo      ; exec mask = vcc (ç¦ç”¨è¶Šç•Œçº¿ç¨‹)

  ; åŠ è½½å’Œè®¡ç®—ï¼ˆåªæœ‰è¾¹ç•Œå†…çš„çº¿ç¨‹æ‰§è¡Œï¼‰
  s_waitcnt lgkmcnt(0)               ; ç­‰å¾… s_load å®Œæˆ
  v_lshlrev_b32_e32 v1, 2, v0       ; v1 = i * 4 (byte offset)
  global_load_b32 v2, v1, s[0:1]    ; v2 = a[i]  (VGPR: divergent)
  global_load_b32 v3, v1, s[2:3]    ; v3 = b[i]  (VGPR: divergent)
  s_waitcnt vmcnt(0)                 ; ç­‰å¾… global_load å®Œæˆ
  v_add_f32_e32 v2, v2, v3          ; v2 = a[i] + b[i]
  global_store_b32 v1, v2, s[6:7]   ; c[i] = v2

  s_endpgm                           ; ç»“æŸ kernel

; --- èµ„æºä½¿ç”¨æŠ¥å‘Š ---
; .amdhsa_next_free_vgpr 4          â† ä½¿ç”¨ 4 ä¸ª VGPR (v0-v3)
; .amdhsa_next_free_sgpr 14         â† ä½¿ç”¨ 14 ä¸ª SGPR (s0-s13)
; .amdhsa_private_segment_fixed_size 0  â† æ—  spill!

; Occupancy è®¡ç®—ï¼š
; VGPR: 4 â†’ 1536/4 = 384 waves (capped at 16) â†’ 100%
; SGPR: 14 â†’ 512/14 = 36 waves (capped at 16) â†’ 100%
; â†’ æ€» Occupancy = min(100%, 100%) = 100%  â˜… æœ€ä¼˜`,
            annotations: [
              's_load_b64 ä½¿ç”¨ SGPR å­˜å‚¨æŒ‡é’ˆâ€”â€”kernel å‚æ•°å¯¹æ‰€æœ‰çº¿ç¨‹ç›¸åŒï¼ˆuniformï¼‰',
              'v_mad_u32_u24 çš„è¾“å…¥æ··åˆ SGPR (s12=blockIdx) å’Œ VGPR (v0=threadIdx)ï¼Œç»“æœæ˜¯ divergent â†’ VGPR',
              'v_cmp_lt_i32 é€çº¿ç¨‹æ¯”è¾ƒ â†’ è®¾ç½® vccï¼ˆå‘é‡æ¡ä»¶ç ï¼‰ï¼Œåªæœ‰æ»¡è¶³æ¡ä»¶çš„çº¿ç¨‹ç»§ç»­æ‰§è¡Œ',
              's_and_saveexec_b32 ä¿®æ”¹ exec mask å®ç°åˆ†æ”¯â€”â€”GPU ä¸ç”¨æ¡ä»¶è·³è½¬ï¼Œç”¨ mask ç¦ç”¨çº¿ç¨‹',
              'åªç”¨ 4 ä¸ª VGPR å’Œ 14 ä¸ª SGPRï¼ŒOccupancy=100%â€”â€”simple kernel çš„å¯„å­˜å™¨ä½¿ç”¨éå¸¸å°‘',
              '.amdhsa_private_segment_fixed_size 0 è¡¨ç¤ºæ²¡æœ‰ spillï¼Œæ‰€æœ‰æ•°æ®åœ¨å¯„å­˜å™¨ä¸­',
            ],
            explanation: 'è¿™æ®µç¼–è¯‘è¾“å‡ºå±•ç¤ºäº†ç¼–è¯‘å™¨å¦‚ä½•å°† uniform æ•°æ®æ”¾å…¥ SGPRï¼ˆæŒ‡é’ˆã€å‚æ•°ã€blockIdxï¼‰ï¼Œå°† divergent æ•°æ®æ”¾å…¥ VGPRï¼ˆthreadIdxã€åŠ è½½çš„æ•°æ®ã€è®¡ç®—ç»“æœï¼‰ã€‚vector_add åªä½¿ç”¨ 4 ä¸ª VGPRï¼Œè¿œä½äº Occupancy é™çº§çš„é˜ˆå€¼ã€‚è¿™æ˜¯ä¸€ä¸ªç†æƒ³çš„ kernelâ€”â€”æ²¡æœ‰ spillï¼Œ100% Occupancyã€‚å¤æ‚ kernel çš„ VGPR ä½¿ç”¨å¯ä»¥è¶…è¿‡ 100 ä¸ªï¼Œæ­¤æ—¶ä½ éœ€è¦å…³æ³¨ Occupancy æ˜¯å¦å¯æ¥å—ã€‚',
          },
          miniLab: {
            title: 'è§‚å¯Ÿ VGPR å‹åŠ›å¯¹ Occupancy çš„å½±å“',
            objective: 'é€šè¿‡ç¼–å†™ VGPR ä½¿ç”¨é‡ä¸åŒçš„ kernelï¼Œè§‚å¯Ÿç¼–è¯‘å™¨æŠ¥å‘Šçš„å¯„å­˜å™¨ä½¿ç”¨é‡å’Œ Occupancy å˜åŒ–ã€‚',
            steps: [
              'ç¼–å†™ simple kernelï¼ˆvector_addï¼‰å’Œ complex kernelï¼ˆä½¿ç”¨å¤§é‡å±€éƒ¨å˜é‡ï¼‰ï¼Œåˆ†åˆ«ç¼–è¯‘ä¸ºæ±‡ç¼–',
              'å¯¹ simple kernelï¼šgrep "amdhsa_next_free_vgpr" simple.sï¼Œè®°å½• VGPR æ•°é‡',
              'å¯¹ complex kernelï¼šæ•…æ„åˆ›å»º 30+ ä¸ªå±€éƒ¨ float å˜é‡çš„ kernelï¼Œç¼–è¯‘å¹¶æŸ¥çœ‹ VGPR ä½¿ç”¨é‡',
              'ä½¿ç”¨ ROCm å·¥å…·è®¡ç®— Occupancyï¼šrocm-smi --showoccupancy æˆ–æ‰‹åŠ¨è®¡ç®— 1536Ã·VGPR_count',
              'ç¼–è¯‘æ—¶æ·»åŠ  -Rpass-analysis=regalloc æŸ¥çœ‹å¯„å­˜å™¨åˆ†é…è¯¦æƒ…',
              'è§‚å¯Ÿ .amdhsa_private_segment_fixed_size æ˜¯å¦ > 0ï¼ˆè¡¨ç¤ºå‘ç”Ÿäº† spillï¼‰',
            ],
            expectedOutput: `$ grep "amdhsa_next_free" simple.s
.amdhsa_next_free_vgpr 4     â† ç®€å• kernel: 4 VGPR, Occupancy=100%
.amdhsa_next_free_sgpr 14

$ grep "amdhsa_next_free" complex.s
.amdhsa_next_free_vgpr 168   â† å¤æ‚ kernel: 168 VGPR, Occupancy=56%
.amdhsa_next_free_sgpr 42

$ grep "private_segment_fixed_size" very_complex.s
.amdhsa_private_segment_fixed_size 256  â† å‘ç”Ÿäº† spill!`,
            hint: 'å¯ä»¥ç”¨ #pragma unroll å’Œå¤§é‡å±€éƒ¨å˜é‡æ¥äººä¸ºå¢åŠ å¯„å­˜å™¨å‹åŠ›ã€‚godbolt.org (Compiler Explorer) å¯ä»¥åœ¨çº¿å®éªŒä¸åŒä»£ç å¯¹ VGPR ä½¿ç”¨çš„å½±å“ï¼Œé€‰æ‹© AMDGPU åç«¯å³å¯ã€‚',
          },
          debugExercise: {
            title: 'è¯Šæ–­ç”±å¯„å­˜å™¨æº¢å‡ºå¯¼è‡´çš„æ€§èƒ½é—®é¢˜',
            language: 'c',
            description: 'ä»¥ä¸‹ HIP kernel çš„æ‰§è¡Œé€Ÿåº¦è¿œä½äºé¢„æœŸã€‚ç¼–è¯‘æŠ¥å‘Šæ˜¾ç¤ºäº†é—®é¢˜çº¿ç´¢ã€‚',
            question: 'ä¸ºä»€ä¹ˆè¿™ä¸ª kernel è¿™ä¹ˆæ…¢ï¼Ÿå¦‚ä½•ä¼˜åŒ–å¯„å­˜å™¨ä½¿ç”¨ï¼Ÿ',
            buggyCode: `__global__ void slow_kernel(float *data, int n) {
    int tid = threadIdx.x + blockIdx.x * blockDim.x;
    /* å¤§é‡å±€éƒ¨å˜é‡å¯¼è‡´é«˜å¯„å­˜å™¨å‹åŠ› */
    float t0, t1, t2, t3, t4, t5, t6, t7;
    float t8, t9, t10, t11, t12, t13, t14, t15;
    float t16, t17, t18, t19, t20, t21, t22, t23;
    float t24, t25, t26, t27, t28, t29, t30, t31;

    t0 = data[tid]; t1 = t0*1.1; t2 = t1*1.2; t3 = t2*1.3;
    t4 = t0*2.1; t5 = t1*2.2; t6 = t2*2.3; t7 = t3*2.4;
    /* ... ç±»ä¼¼çš„ chain å¯¹ t8-t31 èµ‹å€¼ ... */
    t31 = t0 + t1 + t2 + t3 + t4 + t5 + t6 + t7;
    /* æ³¨æ„ï¼šæ‰€æœ‰ t å˜é‡åŒæ—¶æ´»è·ƒï¼ */

    data[tid] = t0+t1+t2+t3+t4+t5+t6+t7+t8+t9+t10+t11
               +t12+t13+t14+t15+t16+t17+t18+t19+t20+t21
               +t22+t23+t24+t25+t26+t27+t28+t29+t30+t31;
}
/* ç¼–è¯‘å™¨æŠ¥å‘Šï¼š
 * .amdhsa_next_free_vgpr 196
 * .amdhsa_private_segment_fixed_size 128  â† spill!
 * Occupancy: 50% (8/16 waves)
 */`,
            hint: 'é—®é¢˜åœ¨äºæ‰€æœ‰ 32 ä¸ª float å±€éƒ¨å˜é‡åœ¨æœ€ç»ˆæ±‚å’Œæ—¶åŒæ—¶æ´»è·ƒï¼ˆliveï¼‰ï¼Œç¼–è¯‘å™¨æ— æ³•å¤ç”¨å¯„å­˜å™¨ã€‚å¦‚ä½•é‡æ„ä»£ç å‡å°‘åŒæ—¶æ´»è·ƒçš„å˜é‡æ•°ï¼Ÿ',
            answer: 'é—®é¢˜åˆ†æï¼š32 ä¸ª float å˜é‡ï¼ˆéœ€è¦è‡³å°‘ 32 ä¸ª VGPRï¼‰åœ¨æœ€ç»ˆæ±‚å’Œç‚¹åŒæ—¶æ´»è·ƒï¼ŒåŠ ä¸Šåœ°å€è®¡ç®—å’Œä¸­é—´å€¼ï¼Œæ€» VGPR ä½¿ç”¨é‡è¾¾åˆ° 196 ä¸ªã€‚private_segment_fixed_size=128 è¡¨ç¤ºéƒ¨åˆ† VGPR è¢« spill åˆ° scratch memoryã€‚Occupancy åªæœ‰ 50%ï¼ˆ8 wavesï¼‰ï¼Œè€Œä¸” spill çš„ scratch è®¿é—®ä¸¥é‡å¢åŠ å»¶è¿Ÿã€‚ä¼˜åŒ–æ–¹æ³•ï¼š(1) ç´¯åŠ å™¨æ¨¡å¼â€”â€”ä¸ä¿ç•™æ‰€æœ‰ä¸­é—´å€¼ï¼Œç”¨ä¸€ä¸ªè¿è¡Œçš„ç´¯åŠ å™¨ï¼šfloat acc = 0; acc += data[tid]*1.1; acc += prev*1.2; ... è¿™æ ·æ¯æ¬¡åªéœ€ 2-3 ä¸ªæ´»è·ƒ VGPRï¼›(2) åˆ†ç»„å¤„ç†â€”â€”å°† 32 ä¸ªå€¼åˆ†ä¸º 4 ç»„ï¼Œæ¯ç»„ 8 ä¸ªï¼Œå…ˆç»„å†…æ±‚å’Œå†ç»„é—´æ±‚å’Œï¼›(3) ä½¿ç”¨ LDSâ€”â€”å¦‚æœå¤šä¸ªçº¿ç¨‹åä½œå¤„ç†ç›¸å…³æ•°æ®ï¼Œå°†ä¸­é—´ç»“æœæ”¾åœ¨ __shared__ è€Œéç§æœ‰å˜é‡ä¸­ã€‚æ ¸å¿ƒåŸåˆ™ï¼šå‡å°‘åŒæ—¶æ´»è·ƒçš„å˜é‡æ•°ï¼ˆlive rangeï¼‰ï¼Œè®©ç¼–è¯‘å™¨å¤ç”¨å¯„å­˜å™¨ã€‚ç›®æ ‡æ˜¯å°† VGPR æ§åˆ¶åœ¨ 96 ä»¥å†…ä»¥ä¿æŒ 100% Occupancyã€‚',
          },
          interviewQ: {
            question: 'è§£é‡Š AMD GPU ä¸­ VGPR å’Œ SGPR çš„åŒºåˆ«ã€‚ç¼–è¯‘å™¨å¦‚ä½•å†³å®šä½¿ç”¨å“ªç§å¯„å­˜å™¨ï¼ŸVGPR ä½¿ç”¨é‡å¦‚ä½•å½±å“æ€§èƒ½ï¼Ÿ',
            difficulty: 'medium',
            hint: 'ä» uniform/divergent åˆ†æã€Occupancy è®¡ç®—ã€spill æœºåˆ¶ä¸‰ä¸ªæ–¹é¢å›ç­”ã€‚ç»™å‡ºå…·ä½“æ•°å­—ï¼ˆRDNA3 æ¯ CU çš„å¯„å­˜å™¨æ•°é‡ï¼‰ã€‚',
            answer: 'VGPRï¼ˆVector GPRï¼‰æ˜¯æ¯ä¸ªçº¿ç¨‹ç§æœ‰çš„å¯„å­˜å™¨ï¼Œæ¯ä¸ª RDNA3 CU æœ‰ 1536 ä¸ª 32-bit VGPRï¼ˆwave32 æ¨¡å¼ï¼‰ã€‚VGPR å­˜å‚¨ divergent æ•°æ®â€”â€”ä¸åŒçº¿ç¨‹æœ‰ä¸åŒå€¼çš„æ•°æ®ï¼ˆå¦‚ threadIdx.xã€åŠ è½½çš„æ•°æ®ï¼‰ã€‚SGPRï¼ˆScalar GPRï¼‰æ˜¯æ•´ä¸ª Wavefront å…±äº«çš„å¯„å­˜å™¨ï¼Œæ¯ CU æœ‰ 512 ä¸ªã€‚SGPR å­˜å‚¨ uniform æ•°æ®â€”â€”æ‰€æœ‰çº¿ç¨‹ç›¸åŒçš„å€¼ï¼ˆå¦‚ kernel å‚æ•°ã€blockDimã€å¾ªç¯è®¡æ•°å™¨ï¼‰ã€‚ä½¿ç”¨ SGPR æ¯” VGPR é«˜æ•ˆ 32 å€ï¼ˆæ ‡é‡æ“ä½œ vs 32-lane SIMD æ“ä½œï¼‰ã€‚ç¼–è¯‘å™¨é€šè¿‡ Uniformity Analysis ç¡®å®šæ¯ä¸ªå€¼çš„å±æ€§ï¼šä» kernel å‚æ•°ï¼ˆuniformï¼‰å’Œ threadIdxï¼ˆdivergentï¼‰å‡ºå‘ï¼Œæ²¿ç€æ•°æ®æµå›¾ä¼ æ’­â€”â€”ä»»ä½•ä¾èµ– divergent å€¼çš„è®¡ç®—ç»“æœä¹Ÿæ˜¯ divergentã€‚VGPR ä½¿ç”¨é‡ç›´æ¥å½±å“ Occupancyï¼šæ¯ä¸ª CU æœ€å¤š 16 ä¸ª wave32ï¼Œä½¿ç”¨ 96 VGPR æ—¶ 1536/96=16 waves â†’ 100%ï¼›ä½¿ç”¨ 192 VGPR æ—¶ 1536/192=8 waves â†’ 50%ã€‚ä½ Occupancy å‡å°‘äº†éšè—å†…å­˜å»¶è¿Ÿçš„èƒ½åŠ›ã€‚å¦‚æœ VGPR è¶…è¿‡ 256 ä¸ªï¼Œå¿…é¡» spill åˆ° scratch memoryï¼ˆVRAMï¼‰ï¼Œå»¶è¿Ÿå¢åŠ  100 å€ä»¥ä¸Šã€‚å› æ­¤å¯„å­˜å™¨ä¼˜åŒ–æ˜¯ GPU æ€§èƒ½ä¼˜åŒ–çš„æ ¸å¿ƒã€‚',
            amdContext: 'VGPR/SGPR å’Œ Occupancy æ˜¯ AMD GPU ç¼–ç¨‹çš„åŸºç¡€æ¦‚å¿µï¼Œä¹Ÿæ˜¯é¢è¯•å¿…é—®é¢˜ã€‚å±•ç¤ºä½ çŸ¥é“å…·ä½“çš„å¯„å­˜å™¨æ•°é‡ï¼ˆ1536 VGPR/CU for RDNA3ï¼‰ã€Occupancy è®¡ç®—æ–¹æ³•å’Œ spill çš„æ€§èƒ½å½±å“ï¼Œè¯æ˜ä½ æœ‰å®é™…çš„ GPU æ€§èƒ½åˆ†æç»éªŒã€‚',
          },
        },

        // â”€â”€ Lesson 9.2.3 â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
        {
          id: '9-2-3',
          number: '9.2.3',
          title: 'é˜…è¯» AMDGPU ISA æ±‡ç¼–',
          titleEn: 'Reading AMDGPU ISA Assembly',
          duration: 15,
          difficulty: 'expert',
          tags: ['ISA', 'RDNA3', 'VOP', 'SOP', 'SMEM', 'MUBUF', 's_waitcnt', 'exec-mask'],
          concept: {
            summary: 'RDNA3 ISA æŒ‡ä»¤åˆ†ä¸ºå¤šä¸ªæ ¼å¼ï¼šVOPï¼ˆå‘é‡è¿ç®—ï¼‰ã€SOPï¼ˆæ ‡é‡è¿ç®—ï¼‰ã€SMEMï¼ˆæ ‡é‡å†…å­˜ï¼‰ã€MUBUF/GLOBALï¼ˆå…¨å±€å†…å­˜ï¼‰ã€LDSï¼ˆå…±äº«å†…å­˜ï¼‰ç­‰ã€‚ç†è§£ s_waitcnt åŒæ­¥è¯­ä¹‰å’Œ v_cmp + exec mask çš„åˆ†æ”¯æœºåˆ¶ï¼Œæ˜¯é˜…è¯» GPU æ±‡ç¼–å’Œè°ƒè¯•ç¼–è¯‘å™¨è¾“å‡ºçš„åŸºç¡€ã€‚',
            explanation: [
              'RDNA3ï¼ˆgfx1102ï¼‰çš„æŒ‡ä»¤é›†æŒ‰æ“ä½œç±»å‹å’Œç¼–ç æ ¼å¼åˆ†ä¸ºå¤šä¸ªç±»åˆ«ã€‚VOPï¼ˆVector Operationï¼‰æŒ‡ä»¤æ“ä½œ VGPRï¼šVOP1ï¼ˆå•æ“ä½œæ•°ï¼Œå¦‚ v_mov_b32ï¼‰ã€VOP2ï¼ˆåŒæ“ä½œæ•°ï¼Œå¦‚ v_add_f32_e32ï¼‰ã€VOP3ï¼ˆä¸‰æ“ä½œæ•° + ä¿®é¥°ç¬¦ï¼Œå¦‚ v_fma_f32ï¼‰ã€VOPCï¼ˆæ¯”è¾ƒæ“ä½œï¼Œå¦‚ v_cmp_lt_f32ï¼Œç»“æœå†™å…¥ vccï¼‰ã€‚VOP æŒ‡ä»¤åç§°æ ¼å¼ç»Ÿä¸€ï¼šv_<op>_<type>_e<encoding>ï¼Œå¦‚ v_add_f32_e32 è¡¨ç¤ºå‘é‡æµ®ç‚¹åŠ æ³•ã€32 ä½ç¼–ç ã€‚',
              'SOPï¼ˆScalar Operationï¼‰æŒ‡ä»¤æ“ä½œ SGPRï¼šSOP1ï¼ˆå¦‚ s_mov_b32ï¼‰ã€SOP2ï¼ˆå¦‚ s_add_u32ï¼‰ã€SOPCï¼ˆæ¯”è¾ƒï¼Œå¦‚ s_cmp_lt_i32ï¼‰ã€SOPPï¼ˆç¨‹åºæ§åˆ¶ï¼Œå¦‚ s_branchã€s_endpgmã€s_waitcntï¼‰ã€‚æ ‡é‡æŒ‡ä»¤åœ¨ SALU ä¸Šæ‰§è¡Œï¼Œæ¯ä¸ªå‘¨æœŸä¸€æ¡ã€‚é‡è¦çš„æ ‡é‡æŒ‡ä»¤åŒ…æ‹¬ s_and_saveexec_b32ï¼ˆexec mask æ“ä½œï¼Œç”¨äºåˆ†æ”¯ï¼‰ã€s_cbranch_execzï¼ˆå¦‚æœ exec=0 åˆ™è·³è½¬ï¼‰ã€s_barrierï¼ˆworkgroup åŒæ­¥å±éšœï¼‰ã€‚',
              'SMEMï¼ˆScalar Memoryï¼‰æŒ‡ä»¤ç”¨ SGPR å­˜å‚¨çš„åœ°å€åšæ ‡é‡å†…å­˜è®¿é—®ï¼šs_load_b32/b64/b128 ä»å†…å­˜åŠ è½½åˆ° SGPRï¼Œä¸»è¦ç”¨äºåŠ è½½ kernel å‚æ•°å’Œå¸¸é‡ã€‚SMEM ä½¿ç”¨ lgkmcntï¼ˆLDS/GDS/Const/Msg counterï¼‰è·Ÿè¸ªæœªå®Œæˆçš„æ“ä½œã€‚GLOBAL_LOAD/GLOBAL_STORE æ˜¯å…¨å±€å†…å­˜è®¿é—®æŒ‡ä»¤ï¼Œç”¨ VGPR åšåœ°å€ï¼Œç»“æœå†™å…¥ VGPRâ€”â€”è¿™æ˜¯ kernel ä¸­æœ€å¸¸è§çš„å†…å­˜æ“ä½œã€‚å…¨å±€å†…å­˜æ“ä½œä½¿ç”¨ vmcntï¼ˆVector Memory counterï¼‰è·Ÿè¸ªã€‚',
              's_waitcnt æ˜¯ AMDGPU ISA ä¸­æœ€é‡è¦çš„åŒæ­¥æŒ‡ä»¤ã€‚GPU çš„å†…å­˜æ“ä½œæ˜¯å¼‚æ­¥çš„â€”â€”å‘å‡º load åä¸ä¼šè‡ªåŠ¨ç­‰å¾…ç»“æœã€‚s_waitcnt vmcnt(N) ç­‰å¾…ç›´åˆ°æœªå®Œæˆçš„å‘é‡å†…å­˜æ“ä½œæ•°é‡ â‰¤ Nï¼ˆvmcnt(0) = ç­‰å¾…å…¨éƒ¨å®Œæˆï¼‰ã€‚s_waitcnt lgkmcnt(N) ç­‰å¾…æ ‡é‡å†…å­˜æ“ä½œã€‚s_waitcnt expcnt(N) ç­‰å¾… export/GDS æ“ä½œã€‚ç¼–è¯‘å™¨çš„ SIInsertWaitcnts Pass è´Ÿè´£åœ¨æ­£ç¡®ä½ç½®æ’å…¥ waitcntã€‚é”™è¯¯çš„ waitcnt ä¼šå¯¼è‡´ä½¿ç”¨æœªå°±ç»ªæ•°æ®ï¼ˆåŠŸèƒ½é”™è¯¯ï¼‰æˆ–è¿‡åº¦ç­‰å¾…ï¼ˆæ€§èƒ½é—®é¢˜ï¼‰ã€‚',
              'GPU çš„åˆ†æ”¯æœºåˆ¶ä¸ CPU å®Œå…¨ä¸åŒã€‚CPU ä½¿ç”¨æ¡ä»¶è·³è½¬ï¼ˆif-elseï¼‰ï¼›GPU ä½¿ç”¨ exec mask åšè°“è¯æ‰§è¡Œï¼ˆpredicationï¼‰ã€‚æµç¨‹ï¼š(1) v_cmp_lt_i32 vcc, v0, v1 é€çº¿ç¨‹æ¯”è¾ƒï¼Œç»“æœå­˜å…¥ vccï¼ˆå‘é‡æ¡ä»¶ç ï¼Œ32 ä½ bitmaskï¼‰ï¼›(2) s_and_saveexec_b32 s0, vcc ä¿å­˜æ—§ exec mask åˆ° s0ï¼Œæ–° exec = exec & vccï¼ˆåªæœ‰æ»¡è¶³æ¡ä»¶çš„çº¿ç¨‹ç»§ç»­ï¼‰ï¼›(3) æ‰§è¡Œ then åˆ†æ”¯çš„æŒ‡ä»¤ï¼ˆåªæœ‰ exec=1 çš„çº¿ç¨‹ç”Ÿæ•ˆï¼‰ï¼›(4) s_xor_b32 exec, exec, s0 ç¿»è½¬ mask æ‰§è¡Œ else åˆ†æ”¯ï¼›(5) s_or_b32 exec, exec, s0 æ¢å¤åŸå§‹ maskã€‚å¦‚æœ Wavefront ä¸­æ‰€æœ‰çº¿ç¨‹èµ°åŒä¸€è·¯å¾„ï¼ˆuniform branchï¼‰ï¼Œexec ä¸å˜ï¼Œæ— é¢å¤–å¼€é”€ã€‚',
              's_endpgm æ˜¯ kernel çš„ç»“æŸæŒ‡ä»¤â€”â€”å‘Šè¯‰ç¡¬ä»¶è¿™ä¸ª Wavefront æ‰§è¡Œå®Œæ¯•ï¼Œé‡Šæ”¾å…¶å ç”¨çš„å¯„å­˜å™¨å’Œèµ„æºã€‚æ¯ä¸ª kernel çš„æœ€åä¸€æ¡æŒ‡ä»¤å¿…é¡»æ˜¯ s_endpgmã€‚',
            ],
            keyPoints: [
              'VOP æŒ‡ä»¤ï¼ˆv_ï¼‰æ“ä½œ VGPRï¼šVOP1ï¼ˆå•æ“ä½œæ•°ï¼‰ã€VOP2ï¼ˆåŒæ“ä½œæ•°ï¼‰ã€VOP3ï¼ˆä¸‰æ“ä½œæ•°+ä¿®é¥°ç¬¦ï¼‰ã€VOPCï¼ˆæ¯”è¾ƒâ†’vccï¼‰',
              'SOP æŒ‡ä»¤ï¼ˆs_ï¼‰æ“ä½œ SGPRï¼šSOP1/SOP2ï¼ˆç®—æœ¯ï¼‰ã€SOPPï¼ˆæ§åˆ¶æµ/s_waitcnt/s_endpgm/s_barrierï¼‰',
              'SMEMï¼ˆs_load_*ï¼‰ï¼šæ ‡é‡å†…å­˜åŠ è½½â†’SGPRï¼Œç”¨ lgkmcnt è·Ÿè¸ªï¼›GLOBAL_LOADï¼šå…¨å±€å†…å­˜â†’VGPRï¼Œç”¨ vmcnt è·Ÿè¸ª',
              's_waitcnt vmcnt(N)/lgkmcnt(N)ï¼šç­‰å¾…å¼‚æ­¥å†…å­˜æ“ä½œå®Œæˆï¼ŒN=0 è¡¨ç¤ºå…¨éƒ¨ç­‰å¾…',
              'exec mask åˆ†æ”¯ï¼šv_cmpâ†’vcc + s_and_saveexecâ†’exec mask + æ‰§è¡Œ then/else + æ¢å¤ exec',
              's_endpgmï¼škernel ç»“æŸï¼Œé‡Šæ”¾ Wavefront èµ„æºï¼ˆå¯„å­˜å™¨ã€è°ƒåº¦æ§½ä½ï¼‰',
            ],
          },
          diagram: {
            title: 'RDNA3 ISA æŒ‡ä»¤æ ¼å¼åˆ†ç±»',
            content: `RDNA3 (gfx1102) ISA æŒ‡ä»¤æ ¼å¼æ€»è§ˆ

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  Vector Instructions (v_*) â€” æ“ä½œ VGPR, åœ¨ VALU ä¸Šæ‰§è¡Œ       â”‚
â”‚                                                               â”‚
â”‚  VOP1    v_<op>_e32 dst, src0        å•æ“ä½œæ•°                 â”‚
â”‚          v_mov_b32_e32 v0, v1        å¤åˆ¶                     â”‚
â”‚          v_cvt_f32_i32_e32 v0, v1    ç±»å‹è½¬æ¢                 â”‚
â”‚                                                               â”‚
â”‚  VOP2    v_<op>_e32 dst, src0, src1  åŒæ“ä½œæ•°                 â”‚
â”‚          v_add_f32_e32 v0, v1, v2    æµ®ç‚¹åŠ                    â”‚
â”‚          v_mul_f32_e32 v0, v1, v2    æµ®ç‚¹ä¹˜                   â”‚
â”‚                                                               â”‚
â”‚  VOP3    v_<op>_e64 dst, src0, src1, src2  ä¸‰æ“ä½œæ•°+ä¿®é¥°ç¬¦   â”‚
â”‚          v_fma_f32 v0, v1, v2, v3    èåˆä¹˜åŠ  (FMA)          â”‚
â”‚          v_add_f32_e64 v0, |v1|, -v2 æ”¯æŒ abs/neg ä¿®é¥°ç¬¦    â”‚
â”‚                                                               â”‚
â”‚  VOPC    v_cmp_<cc>_<type> vcc, src0, src1  æ¯”è¾ƒâ†’vcc         â”‚
â”‚          v_cmp_lt_f32_e32 vcc_lo, v0, v1  é€çº¿ç¨‹æ¯”è¾ƒ         â”‚
â”‚                                                               â”‚
â”‚  VINTERP v_interp_p1/p2_f32         åƒç´ æ’å€¼ï¼ˆå›¾å½¢ï¼‰         â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  Scalar Instructions (s_*) â€” æ“ä½œ SGPR, åœ¨ SALU ä¸Šæ‰§è¡Œ       â”‚
â”‚                                                               â”‚
â”‚  SOP1    s_mov_b32 s0, s1            æ ‡é‡å¤åˆ¶                 â”‚
â”‚  SOP2    s_add_u32 s0, s1, s2        æ ‡é‡åŠ æ³•                 â”‚
â”‚  SOPP    s_waitcnt vmcnt(0)          ç­‰å¾…å†…å­˜æ“ä½œ             â”‚
â”‚          s_barrier                   workgroup åŒæ­¥           â”‚
â”‚          s_branch <label>            æ— æ¡ä»¶è·³è½¬               â”‚
â”‚          s_cbranch_execz <label>     exec=0 æ—¶è·³è½¬            â”‚
â”‚          s_endpgm                    kernel ç»“æŸ              â”‚
â”‚  SOPK    s_movk_i32 s0, 0x100       16-bit ç«‹å³æ•°            â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  Memory Instructions â€” å…¨å±€/æ ‡é‡/æœ¬åœ°å†…å­˜è®¿é—®                 â”‚
â”‚                                                               â”‚
â”‚  SMEM    s_load_b32 s0, s[2:3], off  æ ‡é‡å†…å­˜åŠ è½½â†’SGPR       â”‚
â”‚          s_load_b128 s[0:3], ...     åŠ è½½ 128-bit (4 dword)  â”‚
â”‚          â†’ ä½¿ç”¨ lgkmcnt è·Ÿè¸ª                                 â”‚
â”‚                                                               â”‚
â”‚  GLOBAL  global_load_b32 v0, v1, s[0:1]   å…¨å±€åŠ è½½â†’VGPR     â”‚
â”‚          global_store_b32 v0, v1, s[0:1]  å…¨å±€å­˜å‚¨            â”‚
â”‚          â†’ ä½¿ç”¨ vmcnt è·Ÿè¸ª                                   â”‚
â”‚                                                               â”‚
â”‚  LDS     ds_read_b32 v0, v1          LDS è¯»å–                â”‚
â”‚          ds_write_b32 v0, v1         LDS å†™å…¥                â”‚
â”‚          â†’ ä½¿ç”¨ lgkmcnt è·Ÿè¸ª                                 â”‚
â”‚                                                               â”‚
â”‚  SCRATCH scratch_load_b32 v0, off    scratch (spill) è¯»å–    â”‚
â”‚          scratch_store_b32 off, v0   scratch (spill) å†™å…¥    â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

s_waitcnt åŒæ­¥è¯­ä¹‰ï¼š
  vmcnt   â€” è·Ÿè¸ª global_load/storeï¼ˆå‘é‡å†…å­˜ï¼‰
  lgkmcnt â€” è·Ÿè¸ª s_load/ds_read/ds_writeï¼ˆæ ‡é‡å†…å­˜/LDSï¼‰
  expcnt  â€” è·Ÿè¸ª export/GDS`,
            caption: 'RDNA3 ISA æŒ‡ä»¤æŒ‰æ‰§è¡Œå•å…ƒå’ŒåŠŸèƒ½åˆ†ç±»ã€‚v_ å‰ç¼€æ˜¯å‘é‡æŒ‡ä»¤ï¼ˆVALUï¼‰ï¼Œs_ å‰ç¼€æ˜¯æ ‡é‡æŒ‡ä»¤ï¼ˆSALUï¼‰ï¼Œglobal_/ds_/scratch_ æ˜¯å†…å­˜æŒ‡ä»¤ã€‚ç†è§£è¿™äº›åˆ†ç±»æ˜¯é˜…è¯» GPU æ±‡ç¼–çš„åŸºç¡€ã€‚',
          },
          codeWalk: {
            title: 'æ ‡æ³¨çš„ vector_add ISA æ±‡ç¼–ï¼ˆgfx1102 RDNA3ï¼‰',
            file: 'vector_add.s â€” hipcc -S -O2 --offload-arch=gfx1102 output',
            language: 'asm',
            code: `; â•â•â• vector_add kernel: c[i] = a[i] + b[i] â•â•â•
; Target: gfx1102 (RDNA3, Navi33, RX 7600 XT)

        .text
        .globl  _Z10vector_addPKfS0_Pfi
        .p2align 8                          ; 256-byte å¯¹é½ (ç¡¬ä»¶è¦æ±‚)
_Z10vector_addPKfS0_Pfi:

; â”€â”€ Kernel Prolog: åŠ è½½å‚æ•°å’Œè®¡ç®—çº¿ç¨‹ ID â”€â”€

        ; SGPR åˆå§‹çŠ¶æ€ (ç¡¬ä»¶å¡«å……):
        ;   s[4:5] = kernarg_segment åŸºåœ°å€ (æŒ‡å‘ kernel å‚æ•°)
        ;   s12 = workgroup_id_x (= blockIdx.x)

        ; åŠ è½½ kernel å‚æ•°: *a, *b, *c, n (ä» kernarg segment)
        s_load_b64  s[0:1], s[4:5], 0x0    ; s[0:1] = a  (64-bit ptr)
        s_load_b64  s[2:3], s[4:5], 0x8    ; s[2:3] = b
        s_load_b64  s[6:7], s[4:5], 0x10   ; s[6:7] = c
        s_load_b32  s8, s[4:5], 0x18       ; s8 = n
        ;           â†‘ SMEM æŒ‡ä»¤ï¼Œå¼‚æ­¥æ‰§è¡Œï¼Œä½¿ç”¨ lgkmcnt è·Ÿè¸ª

        ; è®¡ç®— i = blockIdx.x * blockDim.x + threadIdx.x
        ; v0 = threadIdx.x (ç¡¬ä»¶å¡«å……ï¼Œæ¯çº¿ç¨‹ä¸åŒ â†’ VGPR)
        ; s12 = blockIdx.x (ç¡¬ä»¶å¡«å……ï¼Œæ•´ä¸ª workgroup ç›¸åŒ â†’ SGPR)
        s_lshl_b32  s9, s12, 8             ; s9 = blockIdx.x << 8
        ;           å‡è®¾ blockDim.x=256, å³ blockIdx.x * 256
        v_add_nc_u32 v0, s9, v0            ; v0 = s9 + threadIdx.x = å…¨å±€ i
        ;            â†‘ VGPR + SGPR æ··åˆæ“ä½œï¼Œç»“æœæ”¾ VGPR (divergent)

; â”€â”€ è¾¹ç•Œæ£€æŸ¥: if (i < n) â”€â”€

        s_waitcnt   lgkmcnt(0)             ; ç­‰å¾… s_load å…¨éƒ¨å®Œæˆ
        ;           â†‘ å¿…é¡»ç­‰ s8(n) åŠ è½½å®Œæ‰èƒ½æ¯”è¾ƒ
        v_cmp_lt_i32_e32 vcc_lo, v0, s8    ; é€çº¿ç¨‹: v0 < n ?
        ;                â†‘ æ¯ä¸ªçº¿ç¨‹ç‹¬ç«‹æ¯”è¾ƒï¼Œç»“æœæ±‡èšåˆ° vcc (32-bit mask)
        s_and_saveexec_b32 s9, vcc_lo      ; ä¿å­˜æ—§ execâ†’s9
        ;                                    æ–° exec = exec & vcc
        ;                                    è¶Šç•Œçº¿ç¨‹è¢«ç¦ç”¨ (mask=0)
        s_cbranch_execz .Lexit             ; å¦‚æœæ‰€æœ‰çº¿ç¨‹éƒ½è¶Šç•Œâ†’è·³åˆ°ç»“æŸ

; â”€â”€ æ ¸å¿ƒè®¡ç®—: c[i] = a[i] + b[i] â”€â”€

        ; è®¡ç®—å­—èŠ‚åç§»: byte_offset = i * 4
        v_lshlrev_b32_e32 v3, 2, v0       ; v3 = v0 << 2 = i * 4

        ; åŠ è½½ a[i] å’Œ b[i]
        global_load_b32 v1, v3, s[0:1]    ; v1 = *(a + byte_offset)
        global_load_b32 v2, v3, s[2:3]    ; v2 = *(b + byte_offset)
        ;               â†‘ å¼‚æ­¥å…¨å±€å†…å­˜è¯»å–ï¼Œä½¿ç”¨ vmcnt è·Ÿè¸ª

        ; ç­‰å¾…ä¸¤ä¸ª load å®Œæˆ
        s_waitcnt   vmcnt(0)               ; vmcnt=0: ç­‰å¾…æ‰€æœ‰ global_load
        ;           â†‘ æ²¡æœ‰è¿™æ¡æŒ‡ä»¤ï¼Œv1/v2 å¯èƒ½æ˜¯åƒåœ¾å€¼ï¼

        ; æµ®ç‚¹åŠ æ³•
        v_add_f32_e32 v1, v1, v2           ; v1 = a[i] + b[i]
        ;             â†‘ VALU æŒ‡ä»¤ï¼Œ32 ä¸ªçº¿ç¨‹åŒæ—¶æ‰§è¡Œ

        ; å­˜å‚¨ c[i]
        global_store_b32 v3, v1, s[6:7]   ; *(c + byte_offset) = v1

.Lexit:
        s_endpgm                            ; kernel ç»“æŸï¼Œé‡Šæ”¾ wave èµ„æº

; â”€â”€ å…ƒæ•°æ® â”€â”€
.amdhsa_kernel _Z10vector_addPKfS0_Pfi
  .amdhsa_next_free_vgpr 4                 ; ä½¿ç”¨ 4 ä¸ª VGPR (v0-v3)
  .amdhsa_next_free_sgpr 14                ; ä½¿ç”¨ 14 ä¸ª SGPR
  .amdhsa_private_segment_fixed_size 0     ; æ—  scratch/spill
  .amdhsa_group_segment_fixed_size 0       ; æ—  LDS ä½¿ç”¨
  .amdhsa_float_denorm_mode_32 3           ; FP32 denorm å¯ç”¨
  .amdhsa_wavefront_size32 1               ; wave32 æ¨¡å¼
.end_amdhsa_kernel`,
            annotations: [
              's_load_b64 ä» kernarg segment åŠ è½½å‚æ•°â€”â€”æ‰€æœ‰å‚æ•°å¯¹æ‰€æœ‰çº¿ç¨‹ç›¸åŒï¼Œæ”¾åœ¨ SGPR ä¸­',
              'v0 åœ¨ kernel å…¥å£ç”±ç¡¬ä»¶è‡ªåŠ¨å¡«å……ä¸º threadIdx.xâ€”â€”æ¯ä¸ªçº¿ç¨‹ä¸åŒï¼Œå¤©ç„¶åœ¨ VGPR ä¸­',
              's_waitcnt lgkmcnt(0) ç­‰å¾… s_load å®Œæˆï¼›s_waitcnt vmcnt(0) ç­‰å¾… global_load å®Œæˆâ€”â€”ä¸¤ç§ä¸åŒçš„è®¡æ•°å™¨',
              'v_cmp â†’ vcc â†’ s_and_saveexec æ˜¯ GPU å®ç° if åˆ†æ”¯çš„æ ‡å‡†æ¨¡å¼ï¼ˆexec mask predicationï¼‰',
              's_cbranch_execz ä¼˜åŒ–ï¼šå¦‚æœæ•´ä¸ª wave éƒ½è¶Šç•Œï¼Œç›´æ¥è·³åˆ°ç»“æŸï¼Œä¸æ‰§è¡Œ load/compute',
              '.amdhsa_kernel å…ƒæ•°æ®æ®µå‘Šè¯‰è¿è¡Œæ—¶å¦‚ä½•åˆ†é…èµ„æºâ€”â€”VGPR/SGPR æ•°é‡å†³å®š Occupancy',
            ],
            explanation: 'è¿™æ®µæ ‡æ³¨æ±‡ç¼–æ˜¯ vector_add åœ¨ gfx1102 ä¸Šçš„å®Œæ•´ç¼–è¯‘è¾“å‡ºã€‚æ¯æ¡æŒ‡ä»¤éƒ½æœ‰æ˜ç¡®çš„ç›®çš„ï¼šs_load åŠ è½½å‚æ•°ã€v_cmp+exec mask åšè¾¹ç•Œæ£€æŸ¥ã€global_load å–æ•°æ®ã€v_add_f32 åšè®¡ç®—ã€global_store å†™ç»“æœã€s_endpgm ç»“æŸã€‚å…³é”®åŒæ­¥ç‚¹æ˜¯ä¸¤ä¸ª s_waitcntâ€”â€”åˆ†åˆ«ç­‰å¾…æ ‡é‡å’Œå‘é‡å†…å­˜æ“ä½œã€‚è¯»æ‡‚è¿™æ ·çš„æ±‡ç¼–æ˜¯åš GPU æ€§èƒ½ä¼˜åŒ–å’Œç¼–è¯‘å™¨è°ƒè¯•çš„æ ¸å¿ƒæŠ€èƒ½ã€‚',
          },
          miniLab: {
            title: 'æ‰‹åŠ¨æ ‡æ³¨ AMDGPU ISA æ±‡ç¼–',
            objective: 'ç¼–è¯‘ä¸€ä¸ªç¨å¤æ‚çš„ kernelï¼Œç‹¬ç«‹é˜…è¯»å¹¶æ ‡æ³¨æ¯æ¡æ±‡ç¼–æŒ‡ä»¤çš„åŠŸèƒ½ï¼ŒéªŒè¯ä½ å¯¹ ISA çš„ç†è§£ã€‚',
            steps: [
              'ç¼–å†™ä¸€ä¸ªåŒ…å«æ¡ä»¶åˆ†æ”¯å’Œä¹˜æ³•çš„ kernelï¼šif (i < n) c[i] = a[i] * b[i] + a[i]',
              'ç¼–è¯‘ä¸ºæ±‡ç¼–ï¼šhipcc -S -O2 --offload-arch=gfx1102 kernel.hip -o kernel.s',
              'åœ¨ kernel.s ä¸­æ‰¾åˆ° kernel å‡½æ•°ï¼Œé€è¡Œæ ‡æ³¨æ¯æ¡æŒ‡ä»¤çš„åŠŸèƒ½',
              'æ ‡è®°æ‰€æœ‰ s_waitcnt æŒ‡ä»¤ï¼Œè§£é‡Šä¸ºä»€ä¹ˆéœ€è¦åœ¨é‚£ä¸ªä½ç½®ç­‰å¾…',
              'æ‰¾åˆ° exec mask æ“ä½œï¼ˆs_and_saveexecã€s_cbranch_execz ç­‰ï¼‰ï¼Œç”»å‡ºæ§åˆ¶æµå›¾',
              'è®°å½• VGPR/SGPR ä½¿ç”¨æŠ¥å‘Šï¼Œè®¡ç®—ç†è®º Occupancy',
            ],
            expectedOutput: `æ ‡æ³¨ç¤ºä¾‹ï¼š
  s_load_b64 s[0:1], s[4:5], 0x0   ; [SMEM] åŠ è½½ kernel arg: ptr a
  s_waitcnt lgkmcnt(0)              ; [SYNC] ç­‰å¾…æ‰€æœ‰ scalar loads
  v_cmp_lt_i32 vcc_lo, v0, s8      ; [VOPC] è¾¹ç•Œæ£€æŸ¥: tid < n?
  v_fma_f32 v1, v2, v3, v2         ; [VOP3] fused multiply-add: a*b+a

VGPR: 5, SGPR: 16 â†’ Occupancy: 100%`,
            hint: 'æŸ¥é˜… AMD "RDNA3 Instruction Set Architecture" å®˜æ–¹æ–‡æ¡£ï¼ˆåœ¨ GPUOpen ç½‘ç«™å¯ä¸‹è½½ï¼‰è·å–æ¯æ¡æŒ‡ä»¤çš„ç²¾ç¡®è¯­ä¹‰ã€‚æœç´¢ "RDNA3 ISA Reference Guide" å³å¯æ‰¾åˆ°ã€‚',
          },
          debugExercise: {
            title: 'æ‰¾å‡º ISA æ±‡ç¼–ä¸­çš„ exec mask é”™è¯¯',
            language: 'asm',
            description: 'ä»¥ä¸‹æ±‡ç¼–å®ç°äº†ä¸€ä¸ª if-else åˆ†æ”¯ï¼Œä½† exec mask æ“ä½œæœ‰é”™è¯¯ï¼Œå¯¼è‡´ else åˆ†æ”¯çš„çº¿ç¨‹æ²¡æœ‰æ­£ç¡®æ‰§è¡Œã€‚',
            question: 'å“ªæ¡ exec mask æ“ä½œæ˜¯é”™è¯¯çš„ï¼Ÿæ­£ç¡®çš„åº”è¯¥æ˜¯ä»€ä¹ˆï¼Ÿ',
            buggyCode: `; if (v0 < v1) { v2 = 1.0; } else { v2 = 0.0; }
v_cmp_lt_f32_e32 vcc_lo, v0, v1     ; æ¯”è¾ƒ v0 < v1 â†’ vcc
s_and_saveexec_b32 s0, vcc_lo       ; exec = exec & vcc (then branch)
                                     ; s0 = æ—§ exec (ä¿å­˜)
; â”€â”€ then branch: æ»¡è¶³æ¡ä»¶çš„çº¿ç¨‹ â”€â”€
v_mov_b32_e32 v2, 1.0               ; v2 = 1.0

; â”€â”€ else branch: ä¸æ»¡è¶³æ¡ä»¶çš„çº¿ç¨‹ â”€â”€
s_or_b32 exec_lo, exec_lo, s0       ; BUG! è¿™é‡Œåº”è¯¥ç¿»è½¬ mask
v_mov_b32_e32 v2, 0.0               ; v2 = 0.0  (ä½†æ‰€æœ‰çº¿ç¨‹éƒ½æ‰§è¡Œäº†!)

; â”€â”€ æ¢å¤ exec â”€â”€
s_or_b32 exec_lo, exec_lo, s0       ; æ¢å¤å®Œæ•´ exec`,
            hint: 'è¿›å…¥ else åˆ†æ”¯å‰ï¼Œéœ€è¦å°† exec mask ç¿»è½¬ä¸º "then æ²¡æœ‰æ‰§è¡Œçš„çº¿ç¨‹"ã€‚s_or_b32 æ˜¯åˆå¹¶æ“ä½œï¼Œä¸æ˜¯ç¿»è½¬ã€‚åº”è¯¥ç”¨ä»€ä¹ˆæ“ä½œï¼Ÿ',
            answer: 'BUGï¼šelse åˆ†æ”¯å…¥å£åº”è¯¥ç”¨ s_xor_b32 exec_lo, exec_lo, s0 è€Œä¸æ˜¯ s_or_b32ã€‚s_or_b32 å°† s0ï¼ˆæ—§çš„å®Œæ•´ execï¼‰ä¸å½“å‰ exec ORï¼Œç»“æœæ˜¯æ‰€æœ‰çº¿ç¨‹éƒ½å¯ç”¨â€”â€”è¿™å¯¼è‡´ then å’Œ else çš„ä»£ç éƒ½è¢«æ‰€æœ‰çº¿ç¨‹æ‰§è¡Œã€‚æ­£ç¡®çš„æ¨¡å¼ï¼š(1) s_and_saveexec_b32 s0, vcc â†’ then çº¿ç¨‹æ‰§è¡Œï¼Œs0=åŸå§‹ execï¼›(2) æ‰§è¡Œ then åˆ†æ”¯ï¼›(3) s_xor_b32 exec_lo, exec_lo, s0 â†’ exec = åŸå§‹exec XOR å½“å‰exec = else çº¿ç¨‹ï¼›(4) æ‰§è¡Œ else åˆ†æ”¯ï¼›(5) s_or_b32 exec_lo, exec_lo, s0 â†’ æ¢å¤åŸå§‹ execï¼ˆåˆå¹¶ then å’Œ else çº¿ç¨‹ï¼‰ã€‚XOR æ“ä½œå°† mask ç¿»è½¬ä¸º"then ä¸­æ²¡æœ‰æ‰§è¡Œçš„çº¿ç¨‹"ï¼Œè¿™æ­£æ˜¯ else åˆ†æ”¯éœ€è¦çš„çº¿ç¨‹é›†åˆã€‚è¿™æ˜¯ AMDGPU å®ç° if-else çš„æ ‡å‡† exec mask åè®®ã€‚',
          },
          interviewQ: {
            question: 'è§£é‡Š AMDGPU ISA ä¸­ s_waitcnt æŒ‡ä»¤çš„ä½œç”¨ã€‚vmcnt å’Œ lgkmcnt åˆ†åˆ«è·Ÿè¸ªä»€ä¹ˆï¼Ÿå¦‚æœçœç•¥ s_waitcnt ä¼šå‘ç”Ÿä»€ä¹ˆï¼Ÿ',
            difficulty: 'hard',
            hint: 'ä» GPU å†…å­˜æ“ä½œçš„å¼‚æ­¥ç‰¹æ€§å‡ºå‘ã€‚è§£é‡Šä¸¤ç§è®¡æ•°å™¨è·Ÿè¸ªçš„æ“ä½œç±»å‹ï¼Œä»¥åŠçœç•¥ waitcnt çš„åŠŸèƒ½æ€§å’Œæ€§èƒ½å½±å“ã€‚',
            answer: 's_waitcnt æ˜¯ AMDGPU çš„å†…å­˜åŒæ­¥æŒ‡ä»¤ï¼Œç¡®ä¿å¼‚æ­¥å†…å­˜æ“ä½œåœ¨ä½¿ç”¨ç»“æœå‰å®Œæˆã€‚GPU çš„å†…å­˜æ“ä½œæ˜¯å¼‚æ­¥çš„â€”â€”å‘å‡º load è¯·æ±‚å GPU ç»§ç»­æ‰§è¡Œåç»­æŒ‡ä»¤ï¼Œä¸ä¼šè‡ªåŠ¨ç­‰å¾…ç»“æœã€‚vmcntï¼ˆVector Memory Countï¼‰è·Ÿè¸ªæœªå®Œæˆçš„å‘é‡å†…å­˜æ“ä½œï¼ˆglobal_loadã€global_storeã€buffer_load ç­‰ï¼‰ï¼Œè¿™äº›æ“ä½œè®¿é—® VRAM æˆ–ç³»ç»Ÿå†…å­˜ã€‚lgkmcntï¼ˆLDS/GDS/Const/Msg Countï¼‰è·Ÿè¸ªæœªå®Œæˆçš„æ ‡é‡å†…å­˜æ“ä½œï¼ˆs_loadï¼‰å’Œ LDS æ“ä½œï¼ˆds_read/ds_writeï¼‰ã€‚s_waitcnt vmcnt(N) ç­‰å¾…ç›´åˆ°æœªå®Œæˆçš„å‘é‡å†…å­˜æ“ä½œæ•° â‰¤ Nï¼›vmcnt(0) ç­‰å…¨éƒ¨å®Œæˆã€‚s_waitcnt lgkmcnt(0) ç­‰å…¨éƒ¨æ ‡é‡/LDS æ“ä½œå®Œæˆã€‚çœç•¥ s_waitcnt çš„åæœï¼š(1) åŠŸèƒ½é”™è¯¯â€”â€”ä½¿ç”¨æœªå°±ç»ªçš„å¯„å­˜å™¨å€¼ï¼Œå¾—åˆ°éšæœºæ—§æ•°æ®ï¼›(2) éš¾ä»¥è°ƒè¯•â€”â€”é”™è¯¯æ˜¯éç¡®å®šæ€§çš„ï¼Œå–å†³äºå†…å­˜å»¶è¿Ÿï¼ˆæœ‰æ—¶æ­£ç¡®æœ‰æ—¶é”™è¯¯ï¼‰ï¼›(3) å¯èƒ½é—´æ­‡æ€§æ­£ç¡®â€”â€”å¦‚æœæ°å¥½å…¶ä»–æŒ‡ä»¤æä¾›äº†è¶³å¤Ÿå»¶è¿Ÿè®© load å®Œæˆã€‚æ€§èƒ½ä¼˜åŒ–è§’åº¦ï¼šç²¾ç¡®çš„ waitcnt æ¯” waitcnt(0) å¥½â€”â€”ä¾‹å¦‚è¿ç»­ä¸¤ä¸ª load ååªéœ€ç­‰ç¬¬ä¸€ä¸ªç»“æœï¼Œå¯ä»¥ç”¨ vmcnt(1) è€Œé vmcnt(0)ï¼Œè®©ç¬¬äºŒä¸ª load ç»§ç»­ä¼ è¾“ã€‚LLVM çš„ SIInsertWaitcnts Pass è´Ÿè´£æ’å…¥æœ€ä¼˜çš„ waitcnt å€¼ã€‚',
            amdContext: 's_waitcnt æ˜¯ AMDGPU ç¡¬ä»¶å·¥ç¨‹å¸ˆå’Œç¼–è¯‘å™¨å·¥ç¨‹å¸ˆéƒ½å¿…é¡»æ·±åˆ»ç†è§£çš„æœºåˆ¶ã€‚é¢è¯•ä¸­èƒ½è§£é‡Š vmcnt å’Œ lgkmcnt çš„åŒºåˆ«ã€ç²¾ç¡® waitcnt çš„æ€§èƒ½å½±å“ï¼Œè¯´æ˜ä½ ç†è§£ GPU å¼‚æ­¥å†…å­˜æ¨¡å‹çš„æ·±å±‚æœºåˆ¶ã€‚',
          },
        },
      ],
    },
  ],
  completionChecklist: [
    'ç†è§£ LLVM ä¸‰æ®µå¼æ¶æ„ï¼ˆå‰ç«¯â†’ä¸­ç«¯â†’åç«¯ï¼‰å’Œ LLVM IR ä½œä¸ºé€šç”¨ä¸­é—´è¡¨ç¤ºçš„æ ¸å¿ƒè®¾è®¡',
    'èƒ½ä½¿ç”¨ hipcc ç”Ÿæˆ LLVM IR (.ll) å’Œ AMDGPU æ±‡ç¼– (.s)ï¼Œç†è§£æ¯ä¸€æ­¥çš„ç¼–è¯‘æµç¨‹',
    'æŒæ¡ SSA å½¢å¼å’Œ phi èŠ‚ç‚¹çš„æ¦‚å¿µï¼Œèƒ½é˜…è¯»å’Œåˆ†æ LLVM IR ä»£ç ',
    'äº†è§£ AMDGPU åç«¯çš„ Pass ç®¡çº¿ï¼šISel â†’ RegAlloc â†’ Scheduling â†’ MC Emit',
    'ç†è§£ VGPR/SGPR çš„åŒºåˆ«ã€Uniformity Analysisã€ä»¥åŠ VGPR ä½¿ç”¨é‡å¯¹ Occupancy çš„å½±å“',
    'èƒ½é˜…è¯» RDNA3 ISA æ±‡ç¼–ï¼šVOP/SOP/SMEM/GLOBAL æŒ‡ä»¤æ ¼å¼ã€s_waitcnt åŒæ­¥ã€exec mask åˆ†æ”¯',
  ],
};
