// Seed: 2443299710
module module_0;
  wire id_2, id_3, id_4 = id_1, id_5, id_6;
endmodule
module module_1 (
    input supply1 id_0,
    input supply1 id_1,
    output logic id_2,
    input wand id_3,
    input tri0 id_4,
    input tri1 id_5,
    output wire id_6,
    output supply1 id_7,
    output wand id_8,
    input wire id_9
);
  assign id_8 = 1;
  reg   id_11;
  module_0();
  uwire id_12 = id_3.id_1;
  always_latch id_2 <= id_11;
  wire id_13;
endmodule
