#! /c/iverilog/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-965-g55e06db6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000000000091bc30 .scope module, "top" "top" 2 3;
 .timescale 0 0;
v00000000009844c0_0 .var "clk", 0 0;
v0000000000983f20_0 .var "dividend", 31 0;
v0000000000983e80_0 .var "divisor", 31 0;
v0000000000984740_0 .net "done", 0 0, v00000000009105e0_0;  1 drivers
v0000000000984560_0 .var/s "len_dividend", 6 0;
v0000000000984060_0 .var/s "len_divisor", 6 0;
v0000000000984600_0 .var "newInput", 0 0;
v0000000000983de0_0 .net "numAdd", 4 0, v00000000009109a0_0;  1 drivers
v00000000009846a0_0 .net "numSub", 4 0, v0000000000910a40_0;  1 drivers
v0000000000984100_0 .net "quotient", 31 0, v0000000000913a80_0;  1 drivers
v0000000000984420_0 .net/s "remainder", 31 0, v0000000000983d40_0;  1 drivers
v00000000009841a0_0 .var "start", 0 0;
v0000000000984240_0 .var "test_case_num", 3 0;
E_000000000090ee50/0 .event negedge, v00000000008e2b60_0;
E_000000000090ee50/1 .event posedge, v00000000009841a0_0;
E_000000000090ee50 .event/or E_000000000090ee50/0, E_000000000090ee50/1;
S_000000000091bdc0 .scope module, "NRD" "nrd" 2 18, 3 3 0, S_000000000091bc30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "dividend";
    .port_info 1 /INPUT 32 "divisor";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 7 "len_dividend";
    .port_info 4 /INPUT 7 "len_divisor";
    .port_info 5 /INPUT 1 "newInput";
    .port_info 6 /OUTPUT 32 "quotient";
    .port_info 7 /OUTPUT 32 "remainder";
    .port_info 8 /OUTPUT 1 "done";
    .port_info 9 /OUTPUT 5 "numAdd";
    .port_info 10 /OUTPUT 5 "numSub";
v000000000091c010_0 .var "aligned_divisor", 31 0;
v00000000008e2b60_0 .net "clk", 0 0, v00000000009844c0_0;  1 drivers
v00000000009104a0_0 .net "dividend", 31 0, v0000000000983f20_0;  1 drivers
v0000000000910540_0 .net "divisor", 31 0, v0000000000983e80_0;  1 drivers
v00000000009105e0_0 .var "done", 0 0;
v0000000000910680_0 .var "isFirstCycle", 0 0;
v0000000000910720_0 .var "iteration", 5 0;
v00000000009107c0_0 .net/s "len_dividend", 6 0, v0000000000984560_0;  1 drivers
v0000000000910860_0 .net/s "len_divisor", 6 0, v0000000000984060_0;  1 drivers
v0000000000910900_0 .net "newInput", 0 0, v0000000000984600_0;  1 drivers
v00000000009109a0_0 .var "numAdd", 4 0;
v0000000000910a40_0 .var "numSub", 4 0;
v0000000000913a80_0 .var "quotient", 31 0;
v0000000000983d40_0 .var/s "remainder", 31 0;
E_000000000090f110 .event posedge, v00000000008e2b60_0;
E_000000000090f010 .event posedge, v0000000000910900_0;
    .scope S_000000000091bdc0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000913a80_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000009105e0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000000009109a0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000000000910a40_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000910680_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000000000910720_0, 0, 6;
    %end;
    .thread T_0;
    .scope S_000000000091bdc0;
T_1 ;
    %wait E_000000000090f010;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000913a80_0, 0;
    %load/vec4 v00000000009104a0_0;
    %assign/vec4 v0000000000983d40_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000000000910720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000009105e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000000009109a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000000910a40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000910680_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_000000000091bdc0;
T_2 ;
    %wait E_000000000090f110;
    %load/vec4 v00000000009107c0_0;
    %pad/s 32;
    %load/vec4 v0000000000910860_0;
    %pad/s 32;
    %sub;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.0, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000009105e0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000000000910680_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0000000000910540_0;
    %load/vec4 v00000000009107c0_0;
    %load/vec4 v0000000000910860_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v000000000091c010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000910680_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0000000000983d40_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.4, 5;
    %load/vec4 v0000000000983d40_0;
    %load/vec4 v000000000091c010_0;
    %add;
    %assign/vec4 v0000000000983d40_0, 0;
    %load/vec4 v00000000009109a0_0;
    %addi 1, 0, 5;
    %assign/vec4 v00000000009109a0_0, 0;
    %load/vec4 v0000000000913a80_0;
    %pushi/vec4 1, 0, 32;
    %xor;
    %assign/vec4 v0000000000913a80_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0000000000983d40_0;
    %load/vec4 v000000000091c010_0;
    %sub;
    %assign/vec4 v0000000000983d40_0, 0;
    %load/vec4 v0000000000910a40_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000000000910a40_0, 0;
T_2.5 ;
    %delay 1, 0;
    %load/vec4 v0000000000913a80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 1, 0, 32;
    %or;
    %assign/vec4 v0000000000913a80_0, 0;
    %load/vec4 v000000000091c010_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v000000000091c010_0, 0;
    %load/vec4 v0000000000910720_0;
    %addi 1, 0, 6;
    %assign/vec4 v0000000000910720_0, 0;
    %delay 1, 0;
    %load/vec4 v0000000000910720_0;
    %pad/u 32;
    %load/vec4 v00000000009107c0_0;
    %pad/u 32;
    %load/vec4 v0000000000910860_0;
    %pad/u 32;
    %sub;
    %addi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_2.6, 4;
    %load/vec4 v0000000000983d40_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.8, 5;
    %load/vec4 v0000000000983d40_0;
    %load/vec4 v0000000000910540_0;
    %add;
    %assign/vec4 v0000000000983d40_0, 0;
    %load/vec4 v00000000009109a0_0;
    %addi 1, 0, 5;
    %assign/vec4 v00000000009109a0_0, 0;
    %load/vec4 v0000000000913a80_0;
    %subi 1, 0, 32;
    %assign/vec4 v0000000000913a80_0, 0;
T_2.8 ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000009105e0_0, 0;
T_2.6 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000000000091bc30;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000984240_0, 0, 4;
    %end;
    .thread T_3;
    .scope S_000000000091bc30;
T_4 ;
    %wait E_000000000090ee50;
    %load/vec4 v0000000000984740_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0000000000984560_0;
    %pad/s 32;
    %load/vec4 v0000000000984060_0;
    %pad/s 32;
    %sub;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_4.2, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000984600_0, 0, 1;
T_4.2 ;
    %load/vec4 v0000000000984240_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_4.4, 5;
    %vpi_call 2 26 "$display", "%d, %d, %d, %d, %d, %d", v0000000000983f20_0, v0000000000983e80_0, v0000000000984100_0, v0000000000984420_0, v0000000000983de0_0, v00000000009846a0_0 {0 0 0};
T_4.4 ;
    %load/vec4 v0000000000984240_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.6, 4;
    %pushi/vec4 2020, 0, 32;
    %store/vec4 v0000000000983f20_0, 0, 32;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v0000000000983e80_0, 0, 32;
    %pushi/vec4 11, 0, 7;
    %store/vec4 v0000000000984560_0, 0, 7;
    %pushi/vec4 5, 0, 7;
    %store/vec4 v0000000000984060_0, 0, 7;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000984600_0, 0, 1;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v0000000000984240_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.8, 4;
    %pushi/vec4 9, 0, 32;
    %store/vec4 v0000000000983f20_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000983e80_0, 0, 32;
    %pushi/vec4 4, 0, 7;
    %store/vec4 v0000000000984560_0, 0, 7;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v0000000000984060_0, 0, 7;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000984600_0, 0, 1;
    %jmp T_4.9;
T_4.8 ;
    %load/vec4 v0000000000984240_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_4.10, 4;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000000000983f20_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000983e80_0, 0, 32;
    %pushi/vec4 4, 0, 7;
    %store/vec4 v0000000000984560_0, 0, 7;
    %pushi/vec4 1, 0, 7;
    %store/vec4 v0000000000984060_0, 0, 7;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000984600_0, 0, 1;
    %jmp T_4.11;
T_4.10 ;
    %load/vec4 v0000000000984240_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_4.12, 4;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000000000983f20_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0000000000983e80_0, 0, 32;
    %pushi/vec4 4, 0, 7;
    %store/vec4 v0000000000984560_0, 0, 7;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v0000000000984060_0, 0, 7;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000984600_0, 0, 1;
    %jmp T_4.13;
T_4.12 ;
    %load/vec4 v0000000000984240_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_4.14, 4;
    %pushi/vec4 50, 0, 32;
    %store/vec4 v0000000000983f20_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0000000000983e80_0, 0, 32;
    %pushi/vec4 6, 0, 7;
    %store/vec4 v0000000000984560_0, 0, 7;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v0000000000984060_0, 0, 7;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000984600_0, 0, 1;
    %jmp T_4.15;
T_4.14 ;
    %load/vec4 v0000000000984240_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_4.16, 4;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000000000983f20_0, 0, 32;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0000000000983e80_0, 0, 32;
    %pushi/vec4 4, 0, 7;
    %store/vec4 v0000000000984560_0, 0, 7;
    %pushi/vec4 7, 0, 7;
    %store/vec4 v0000000000984060_0, 0, 7;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000984600_0, 0, 1;
    %jmp T_4.17;
T_4.16 ;
    %load/vec4 v0000000000984240_0;
    %pad/u 32;
    %cmpi/e 6, 0, 32;
    %jmp/0xz  T_4.18, 4;
    %pushi/vec4 74, 0, 32;
    %store/vec4 v0000000000983f20_0, 0, 32;
    %pushi/vec4 9, 0, 32;
    %store/vec4 v0000000000983e80_0, 0, 32;
    %pushi/vec4 7, 0, 7;
    %store/vec4 v0000000000984560_0, 0, 7;
    %pushi/vec4 4, 0, 7;
    %store/vec4 v0000000000984060_0, 0, 7;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000984600_0, 0, 1;
    %jmp T_4.19;
T_4.18 ;
    %load/vec4 v0000000000984240_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_4.20, 4;
    %pushi/vec4 1000, 0, 32;
    %store/vec4 v0000000000983f20_0, 0, 32;
    %pushi/vec4 1000, 0, 32;
    %store/vec4 v0000000000983e80_0, 0, 32;
    %pushi/vec4 10, 0, 7;
    %store/vec4 v0000000000984560_0, 0, 7;
    %pushi/vec4 10, 0, 7;
    %store/vec4 v0000000000984060_0, 0, 7;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000984600_0, 0, 1;
    %jmp T_4.21;
T_4.20 ;
    %load/vec4 v0000000000984240_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_4.22, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000000983f20_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000983e80_0, 0, 32;
    %pushi/vec4 32, 0, 7;
    %store/vec4 v0000000000984560_0, 0, 7;
    %pushi/vec4 1, 0, 7;
    %store/vec4 v0000000000984060_0, 0, 7;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000984600_0, 0, 1;
    %jmp T_4.23;
T_4.22 ;
    %load/vec4 v0000000000984240_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_4.24, 4;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000983f20_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000000983e80_0, 0, 32;
    %pushi/vec4 1, 0, 7;
    %store/vec4 v0000000000984560_0, 0, 7;
    %pushi/vec4 32, 0, 7;
    %store/vec4 v0000000000984060_0, 0, 7;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000984600_0, 0, 1;
    %jmp T_4.25;
T_4.24 ;
    %vpi_call 2 59 "$display", "Program completed." {0 0 0};
    %vpi_call 2 60 "$finish" {0 0 0};
T_4.25 ;
T_4.23 ;
T_4.21 ;
T_4.19 ;
T_4.17 ;
T_4.15 ;
T_4.13 ;
T_4.11 ;
T_4.9 ;
T_4.7 ;
    %load/vec4 v0000000000984240_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000000000984240_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000984600_0, 0, 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000000000091bc30;
T_5 ;
    %vpi_call 2 71 "$display", "dividend, divisor, quotient, remainder, numAdd, numSub" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000009841a0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009841a0_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_000000000091bc30;
T_6 ;
T_6.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000009844c0_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000009844c0_0, 0;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000009844c0_0, 0;
    %jmp T_6.0;
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "A11Q2_top.v";
    "././A11Q2_nrd.v";
