Fitter report for cpu-verilog
Mon Jun 03 19:48:17 2013
Version 6.0 Build 178 04/27/2006 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Fitter Device Options
  5. Input Pins
  6. All Package Pins
  7. Row Interconnect
  8. LAB Column Interconnect
  9. LAB Column Interconnect
 10. Fitter Resource Usage Summary
 11. Fitter Resource Utilization by Entity
 12. Delay Chain Summary
 13. Pin-Out File
 14. Fitter Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------+
; Fitter Summary                                                   ;
+-----------------------+------------------------------------------+
; Fitter Status         ; Successful - Mon Jun 03 19:48:16 2013    ;
; Quartus II Version    ; 6.0 Build 178 04/27/2006 SJ Full Version ;
; Revision Name         ; cpu-verilog                              ;
; Top-level Entity Name ; cpu                                      ;
; Family                ; FLEX10K                                  ;
; Device                ; EPF10K10LC84-3                           ;
; Timing Models         ; Final                                    ;
; Total logic elements  ; 0 / 576 ( 0 % )                          ;
; Total pins            ; 2 / 59 ( 3 % )                           ;
; Total memory bits     ; 0 / 6,144 ( 0 % )                        ;
+-----------------------+------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                      ;
+------------------------------------------------------------+--------------------+--------------------+
; Option                                                     ; Setting            ; Default Value      ;
+------------------------------------------------------------+--------------------+--------------------+
; Device                                                     ; AUTO               ;                    ;
; Use smart compilation                                      ; Off                ; Off                ;
; Router Timing Optimization Level                           ; Normal             ; Normal             ;
; Placement Effort Multiplier                                ; 1.0                ; 1.0                ;
; Router Effort Multiplier                                   ; 1.0                ; 1.0                ;
; Optimize Timing                                            ; Normal compilation ; Normal compilation ;
; Optimize IOC Register Placement for Timing                 ; On                 ; On                 ;
; Limit to One Fitting Attempt                               ; Off                ; Off                ;
; Final Placement Optimizations                              ; Automatically      ; Automatically      ;
; Fitter Aggressive Routability Optimizations                ; Automatically      ; Automatically      ;
; Fitter Initial Placement Seed                              ; 1                  ; 1                  ;
; Slow Slew Rate                                             ; Off                ; Off                ;
; Auto Global Memory Control Signals                         ; Off                ; Off                ;
; Logic Cell Insertion - Individual Logic Cells              ; On                 ; On                 ;
; Logic Cell Insertion - I/Os Fed By Carry or Cascade Chains ; On                 ; On                 ;
; Fitter Effort                                              ; Auto Fit           ; Auto Fit           ;
; Auto Global Clock                                          ; On                 ; On                 ;
; Auto Global Output Enable                                  ; On                 ; On                 ;
; Auto Global Register Control Signals                       ; On                 ; On                 ;
+------------------------------------------------------------+--------------------+--------------------+


+-------------------------------------------------------------------------+
; Fitter Device Options                                                   ;
+----------------------------------------------+--------------------------+
; Option                                       ; Setting                  ;
+----------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                      ;
; Enable device-wide reset (DEV_CLRn)          ; Off                      ;
; Enable device-wide output enable (DEV_OE)    ; Off                      ;
; Enable INIT_DONE output                      ; Off                      ;
; Configuration scheme                         ; Passive Serial           ;
; Reserve all unused pins                      ; As output driving ground ;
; Base pin-out file on sameframe device        ; Off                      ;
+----------------------------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                           ;
+------+-------+-----+------+---------+--------+--------------+-------------------------+---------------+---------------+--------------+
; Name ; Pin # ; Row ; Col. ; Fan-Out ; Global ; I/O Register ; Use Local Routing Input ; Power Up High ; Single-Pin CE ; I/O Standard ;
+------+-------+-----+------+---------+--------+--------------+-------------------------+---------------+---------------+--------------+
; nrst ; 2     ; --  ; --   ; 0       ; no     ; no           ; no                      ; no            ; no            ; TTL          ;
; clk  ; 84    ; --  ; --   ; 0       ; no     ; no           ; no                      ; no            ; no            ; TTL          ;
+------+-------+-----+------+---------+--------+--------------+-------------------------+---------------+---------------+--------------+


+-----------------------------------+
; All Package Pins                  ;
+-------+------------+--------------+
; Pin # ; Usage      ; I/O Standard ;
+-------+------------+--------------+
; 1     ; GND+       ;              ;
; 2     ; nrst       ; TTL          ;
; 3     ; GND*       ;              ;
; 4     ; VCC_INT    ;              ;
; 5     ; GND*       ;              ;
; 6     ; GND*       ;              ;
; 7     ; GND*       ;              ;
; 8     ; GND*       ;              ;
; 9     ; GND*       ;              ;
; 10    ; GND*       ;              ;
; 11    ; GND*       ;              ;
; 12    ; ^DATA0     ;              ;
; 13    ; ^DCLK      ;              ;
; 14    ; ^nCE       ;              ;
; 15    ; #TDI       ;              ;
; 16    ; GND*       ;              ;
; 17    ; GND*       ;              ;
; 18    ; GND*       ;              ;
; 19    ; GND*       ;              ;
; 20    ; VCC_INT    ;              ;
; 21    ; GND*       ;              ;
; 22    ; GND*       ;              ;
; 23    ; GND*       ;              ;
; 24    ; GND*       ;              ;
; 25    ; GND*       ;              ;
; 26    ; GND_INT    ;              ;
; 27    ; GND*       ;              ;
; 28    ; GND*       ;              ;
; 29    ; GND*       ;              ;
; 30    ; GND*       ;              ;
; 31    ; ^MSEL0     ;              ;
; 32    ; ^MSEL1     ;              ;
; 33    ; VCC_INT    ;              ;
; 34    ; ^nCONFIG   ;              ;
; 35    ; GND*       ;              ;
; 36    ; GND*       ;              ;
; 37    ; GND*       ;              ;
; 38    ; GND*       ;              ;
; 39    ; GND*       ;              ;
; 40    ; VCC_INT    ;              ;
; 41    ; GND_INT    ;              ;
; 42    ; GND+       ;              ;
; 43    ; GND+       ;              ;
; 44    ; GND+       ;              ;
; 45    ; VCC_INT    ;              ;
; 46    ; GND_INT    ;              ;
; 47    ; GND*       ;              ;
; 48    ; GND*       ;              ;
; 49    ; GND*       ;              ;
; 50    ; GND*       ;              ;
; 51    ; GND*       ;              ;
; 52    ; GND*       ;              ;
; 53    ; GND*       ;              ;
; 54    ; GND*       ;              ;
; 55    ; ^nSTATUS   ;              ;
; 56    ; #TRST      ;              ;
; 57    ; #TMS       ;              ;
; 58    ; GND*       ;              ;
; 59    ; GND*       ;              ;
; 60    ; GND*       ;              ;
; 61    ; GND*       ;              ;
; 62    ; GND*       ;              ;
; 63    ; VCC_INT    ;              ;
; 64    ; GND*       ;              ;
; 65    ; GND*       ;              ;
; 66    ; GND*       ;              ;
; 67    ; GND*       ;              ;
; 68    ; GND_INT    ;              ;
; 69    ; GND*       ;              ;
; 70    ; GND*       ;              ;
; 71    ; GND*       ;              ;
; 72    ; GND*       ;              ;
; 73    ; GND*       ;              ;
; 74    ; #TDO       ;              ;
; 75    ; ^nCEO      ;              ;
; 76    ; ^CONF_DONE ;              ;
; 77    ; #TCK       ;              ;
; 78    ; GND*       ;              ;
; 79    ; GND*       ;              ;
; 80    ; GND*       ;              ;
; 81    ; GND*       ;              ;
; 82    ; GND_INT    ;              ;
; 83    ; GND*       ;              ;
; 84    ; clk        ; TTL          ;
+-------+------------+--------------+


+----------------------------------------------------------------------------------------+
; Row Interconnect                                                                       ;
+-------+-------------------+-----------------------------+------------------------------+
; Row   ; Interconnect Used ; Left Half Interconnect Used ; Right Half Interconnect Used ;
+-------+-------------------+-----------------------------+------------------------------+
;  A    ;  0 / 96 ( 0 % )   ;  0 / 48 ( 0 % )             ;  0 / 48 ( 0 % )              ;
;  B    ;  0 / 96 ( 0 % )   ;  0 / 48 ( 0 % )             ;  0 / 48 ( 0 % )              ;
;  C    ;  0 / 96 ( 0 % )   ;  0 / 48 ( 0 % )             ;  0 / 48 ( 0 % )              ;
; Total ;  0 / 288 ( 0 % )  ;  0 / 144 ( 0 % )            ;  0 / 144 ( 0 % )             ;
+-------+-------------------+-----------------------------+------------------------------+


+---------------------------+
; LAB Column Interconnect   ;
+-------+-------------------+
; Col.  ; Interconnect Used ;
+-------+-------------------+
; 1     ;  0 / 24 ( 0 % )   ;
; 2     ;  0 / 24 ( 0 % )   ;
; 3     ;  0 / 24 ( 0 % )   ;
; 4     ;  0 / 24 ( 0 % )   ;
; 5     ;  0 / 24 ( 0 % )   ;
; 6     ;  0 / 24 ( 0 % )   ;
; 7     ;  0 / 24 ( 0 % )   ;
; 8     ;  0 / 24 ( 0 % )   ;
; 9     ;  0 / 24 ( 0 % )   ;
; 10    ;  0 / 24 ( 0 % )   ;
; 11    ;  0 / 24 ( 0 % )   ;
; 12    ;  0 / 24 ( 0 % )   ;
; 13    ;  0 / 24 ( 0 % )   ;
; 14    ;  0 / 24 ( 0 % )   ;
; 15    ;  0 / 24 ( 0 % )   ;
; 16    ;  0 / 24 ( 0 % )   ;
; 17    ;  0 / 24 ( 0 % )   ;
; 18    ;  0 / 24 ( 0 % )   ;
; 19    ;  0 / 24 ( 0 % )   ;
; 20    ;  0 / 24 ( 0 % )   ;
; 21    ;  0 / 24 ( 0 % )   ;
; 22    ;  0 / 24 ( 0 % )   ;
; 23    ;  0 / 24 ( 0 % )   ;
; 24    ;  0 / 24 ( 0 % )   ;
; Total ;  0 / 576 ( 0 % )  ;
+-------+-------------------+


+---------------------------+
; LAB Column Interconnect   ;
+-------+-------------------+
; Col.  ; Interconnect Used ;
+-------+-------------------+
; 1     ;  0 / 24 ( 0 % )   ;
; Total ;  0 / 24 ( 0 % )   ;
+-------+-------------------+


+----------------------------------------------------+
; Fitter Resource Usage Summary                      ;
+--------------------------------+-------------------+
; Resource                       ; Usage             ;
+--------------------------------+-------------------+
; Registers                      ; 0 / 576 ( 0 % )   ;
; Total LABs                     ; 0 / 72 ( 0 % )    ;
; Logic elements in carry chains ; 0                 ;
; User inserted logic elements   ; 0                 ;
; I/O pins                       ; 2 / 59 ( 3 % )    ;
;     -- Clock pins              ; 0 / 0 ( -- )      ;
;     -- Dedicated input pins    ; 2 / 4 ( 50 % )    ;
; Global signals                 ; 0                 ;
; EABs                           ; 0 / 3 ( 0 % )     ;
; Total memory bits              ; 0 / 6,144 ( 0 % ) ;
; Total RAM block bits           ; 0 / 6,144 ( 0 % ) ;
+--------------------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                   ;
+----------------------------+-------------+--------------+-------------+------+--------------+-------------------+------------------+-----------------+------------+---------------------+
; Compilation Hierarchy Node ; Logic Cells ; LC Registers ; Memory Bits ; Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name ;
+----------------------------+-------------+--------------+-------------+------+--------------+-------------------+------------------+-----------------+------------+---------------------+
; |cpu                       ; 0 (0)       ; 0            ; 0           ; 2    ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |cpu                ;
+----------------------------+-------------+--------------+-------------+------+--------------+-------------------+------------------+-----------------+------------+---------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------+
; Delay Chain Summary           ;
+------+----------+-------------+
; Name ; Pin Type ; Pad to Core ;
+------+----------+-------------+
; nrst ; Input    ; OFF         ;
; clk  ; Input    ; OFF         ;
+------+----------+-------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in //10.6.0.1/dlx/merge/qout/cpu-verilog.pin.


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II Fitter
    Info: Version 6.0 Build 178 04/27/2006 SJ Full Version
    Info: Processing started: Mon Jun 03 19:48:15 2013
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off cpu -c cpu-verilog
Info: Automatically selected device EPF10K10LC84-3 for design cpu-verilog
Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements
    Info: Assuming a global fmax requirement of 1000 MHz
    Info: Not setting a global tsu requirement
    Info: Not setting a global tco requirement
    Info: Not setting a global tpd requirement
Info: Inserted 0 logic cells in first fitting attempt
Info: Started fitting attempt 1 on Mon Jun 03 2013 at 19:48:16
Info: Fitter placement preparation operations beginning
Info: Fitter placement preparation operations ending: elapsed time is 00:00:00
Info: Fitter placement operations beginning
Info: Fitter placement operations ending: elapsed time is 00:00:00
Info: Fitter routing operations beginning
Info: Fitter routing operations ending: elapsed time is 00:00:00
Info: Quartus II Fitter was successful. 0 errors, 0 warnings
    Info: Processing ended: Mon Jun 03 19:48:16 2013
    Info: Elapsed time: 00:00:01


