Analysis & Synthesis report for uniciclo
Mon Jun 24 15:06:13 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1
 16. Source assignments for DataPath:Datapath0|CodeMemory:codeData|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_arn1:auto_generated|altsyncram_g7e2:altsyncram1
 17. Parameter Settings for User Entity Instance: DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component
 18. Parameter Settings for User Entity Instance: DataPath:Datapath0|CodeMemory:codeData|UserCodeBlock:MB0|altsyncram:altsyncram_component
 19. altsyncram Parameter Settings by Entity Instance
 20. Port Connectivity Checks: "DataPath:Datapath0|Control:control"
 21. Port Connectivity Checks: "DataPath:Datapath0|CodeMemory:codeData|UserCodeBlock:MB0"
 22. Port Connectivity Checks: "DataPath:Datapath0|CodeMemory:codeData"
 23. Port Connectivity Checks: "DataPath:Datapath0|DataMemory:memData"
 24. Port Connectivity Checks: "DataPath:Datapath0|ALU:ALUunit"
 25. Port Connectivity Checks: "DataPath:Datapath0"
 26. In-System Memory Content Editor Settings
 27. Post-Synthesis Netlist Statistics for Top Partition
 28. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 29. Elapsed Time Per Partition
 30. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Jun 24 15:06:13 2019       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; uniciclo                                    ;
; Top-level Entity Name           ; TopDE                                       ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 293                                         ;
; Total pins                      ; 97                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,572,864                                   ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; TopDE              ; uniciclo           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Verilog Show LMF Mapping Messages                                               ; Off                ;                    ;
; Verilog Version                                                                 ; SystemVerilog_2005 ; Verilog_2001       ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                               ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------+-------------+
; TopDE.v                                                            ; yes             ; User Verilog HDL File                        ; C:/Users/dijub/Documents/processadorarm/TopDE.v                                                            ;             ;
; ALU.v                                                              ; yes             ; User Verilog HDL File                        ; C:/Users/dijub/Documents/processadorarm/ALU.v                                                              ;             ;
; Parametros.v                                                       ; yes             ; User Verilog HDL File                        ; C:/Users/dijub/Documents/processadorarm/Parametros.v                                                       ;             ;
; ALUControl.v                                                       ; yes             ; User Verilog HDL File                        ; C:/Users/dijub/Documents/processadorarm/ALUControl.v                                                       ;             ;
; Control.v                                                          ; yes             ; User Verilog HDL File                        ; C:/Users/dijub/Documents/processadorarm/Control.v                                                          ;             ;
; DataPath.v                                                         ; yes             ; User Verilog HDL File                        ; C:/Users/dijub/Documents/processadorarm/DataPath.v                                                         ;             ;
; decoder7.v                                                         ; yes             ; User Verilog HDL File                        ; C:/Users/dijub/Documents/processadorarm/decoder7.v                                                         ;             ;
; DataMemory.v                                                       ; yes             ; User Verilog HDL File                        ; C:/Users/dijub/Documents/processadorarm/DataMemory.v                                                       ;             ;
; CodeMemory.v                                                       ; yes             ; User Verilog HDL File                        ; C:/Users/dijub/Documents/processadorarm/CodeMemory.v                                                       ;             ;
; UserDataBlock.v                                                    ; yes             ; User Wizard-Generated File                   ; C:/Users/dijub/Documents/processadorarm/UserDataBlock.v                                                    ;             ;
; UserCodeBlock.v                                                    ; yes             ; User Wizard-Generated File                   ; C:/Users/dijub/Documents/processadorarm/UserCodeBlock.v                                                    ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                      ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                               ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                         ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                      ;             ;
; aglobal181.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                      ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                       ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                          ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                          ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                        ;             ;
; db/altsyncram_ern1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dijub/Documents/processadorarm/db/altsyncram_ern1.tdf                                             ;             ;
; db/altsyncram_q7e2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf                                             ;             ;
; db/decode_5la.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dijub/Documents/processadorarm/db/decode_5la.tdf                                                  ;             ;
; db/decode_u0a.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dijub/Documents/processadorarm/db/decode_u0a.tdf                                                  ;             ;
; db/mux_7hb.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dijub/Documents/processadorarm/db/mux_7hb.tdf                                                     ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                 ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                       ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                   ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                      ;             ;
; db/altsyncram_arn1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dijub/Documents/processadorarm/db/altsyncram_arn1.tdf                                             ;             ;
; db/altsyncram_g7e2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dijub/Documents/processadorarm/db/altsyncram_g7e2.tdf                                             ;             ;
; db/mux_2hb.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dijub/Documents/processadorarm/db/mux_2hb.tdf                                                     ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                         ; altera_sld  ;
; db/ip/sld96dd7f55/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/dijub/Documents/processadorarm/db/ip/sld96dd7f55/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld96dd7f55/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/dijub/Documents/processadorarm/db/ip/sld96dd7f55/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld96dd7f55/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/dijub/Documents/processadorarm/db/ip/sld96dd7f55/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld96dd7f55/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/dijub/Documents/processadorarm/db/ip/sld96dd7f55/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld96dd7f55/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/dijub/Documents/processadorarm/db/ip/sld96dd7f55/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld96dd7f55/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/dijub/Documents/processadorarm/db/ip/sld96dd7f55/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                    ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimate of Logic utilization (ALMs needed) ; 322                      ;
;                                             ;                          ;
; Combinational ALUT usage for logic          ; 469                      ;
;     -- 7 input functions                    ; 37                       ;
;     -- 6 input functions                    ; 102                      ;
;     -- 5 input functions                    ; 53                       ;
;     -- 4 input functions                    ; 95                       ;
;     -- <=3 input functions                  ; 182                      ;
;                                             ;                          ;
; Dedicated logic registers                   ; 293                      ;
;                                             ;                          ;
; I/O pins                                    ; 97                       ;
; Total MLAB memory bits                      ; 0                        ;
; Total block memory bits                     ; 1572864                  ;
;                                             ;                          ;
; Total DSP Blocks                            ; 0                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 514                      ;
; Total fan-out                               ; 6775                     ;
; Average fan-out                             ; 5.86                     ;
+---------------------------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                               ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |TopDE                                                                                                                                  ; 469 (37)            ; 293 (4)                   ; 1572864           ; 0          ; 97   ; 0            ; |TopDE                                                                                                                                                                                                                                                                                                                                            ; TopDE                             ; work         ;
;    |DataPath:Datapath0|                                                                                                                 ; 266 (0)             ; 175 (0)                   ; 1572864           ; 0          ; 0    ; 0            ; |TopDE|DataPath:Datapath0                                                                                                                                                                                                                                                                                                                         ; DataPath                          ; work         ;
;       |CodeMemory:codeData|                                                                                                             ; 85 (0)              ; 71 (0)                    ; 524288            ; 0          ; 0    ; 0            ; |TopDE|DataPath:Datapath0|CodeMemory:codeData                                                                                                                                                                                                                                                                                                     ; CodeMemory                        ; work         ;
;          |UserCodeBlock:MB0|                                                                                                            ; 85 (0)              ; 71 (0)                    ; 524288            ; 0          ; 0    ; 0            ; |TopDE|DataPath:Datapath0|CodeMemory:codeData|UserCodeBlock:MB0                                                                                                                                                                                                                                                                                   ; UserCodeBlock                     ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 85 (0)              ; 71 (0)                    ; 524288            ; 0          ; 0    ; 0            ; |TopDE|DataPath:Datapath0|CodeMemory:codeData|UserCodeBlock:MB0|altsyncram:altsyncram_component                                                                                                                                                                                                                                                   ; altsyncram                        ; work         ;
;                |altsyncram_arn1:auto_generated|                                                                                         ; 85 (0)              ; 71 (0)                    ; 524288            ; 0          ; 0    ; 0            ; |TopDE|DataPath:Datapath0|CodeMemory:codeData|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_arn1:auto_generated                                                                                                                                                                                                                    ; altsyncram_arn1                   ; work         ;
;                   |altsyncram_g7e2:altsyncram1|                                                                                         ; 2 (0)               ; 1 (1)                     ; 524288            ; 0          ; 0    ; 0            ; |TopDE|DataPath:Datapath0|CodeMemory:codeData|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_arn1:auto_generated|altsyncram_g7e2:altsyncram1                                                                                                                                                                                        ; altsyncram_g7e2                   ; work         ;
;                      |decode_5la:decode5|                                                                                               ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|DataPath:Datapath0|CodeMemory:codeData|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_arn1:auto_generated|altsyncram_g7e2:altsyncram1|decode_5la:decode5                                                                                                                                                                     ; decode_5la                        ; work         ;
;                   |sld_mod_ram_rom:mgl_prim2|                                                                                           ; 83 (65)             ; 70 (61)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|DataPath:Datapath0|CodeMemory:codeData|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_arn1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                          ; sld_mod_ram_rom                   ; work         ;
;                      |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                               ; 18 (18)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|DataPath:Datapath0|CodeMemory:codeData|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_arn1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                       ; sld_rom_sr                        ; work         ;
;       |DataMemory:memData|                                                                                                              ; 181 (0)             ; 104 (0)                   ; 1048576           ; 0          ; 0    ; 0            ; |TopDE|DataPath:Datapath0|DataMemory:memData                                                                                                                                                                                                                                                                                                      ; DataMemory                        ; work         ;
;          |UserDataBlock:MB0|                                                                                                            ; 181 (0)             ; 104 (0)                   ; 1048576           ; 0          ; 0    ; 0            ; |TopDE|DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0                                                                                                                                                                                                                                                                                    ; UserDataBlock                     ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 181 (0)             ; 104 (0)                   ; 1048576           ; 0          ; 0    ; 0            ; |TopDE|DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component                                                                                                                                                                                                                                                    ; altsyncram                        ; work         ;
;                |altsyncram_ern1:auto_generated|                                                                                         ; 181 (0)             ; 104 (0)                   ; 1048576           ; 0          ; 0    ; 0            ; |TopDE|DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated                                                                                                                                                                                                                     ; altsyncram_ern1                   ; work         ;
;                   |altsyncram_q7e2:altsyncram1|                                                                                         ; 2 (0)               ; 1 (1)                     ; 1048576           ; 0          ; 0    ; 0            ; |TopDE|DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1                                                                                                                                                                                         ; altsyncram_q7e2                   ; work         ;
;                      |decode_5la:decode5|                                                                                               ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|decode_5la:decode5                                                                                                                                                                      ; decode_5la                        ; work         ;
;                   |sld_mod_ram_rom:mgl_prim2|                                                                                           ; 179 (162)           ; 103 (94)                  ; 0                 ; 0          ; 0    ; 0            ; |TopDE|DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                           ; sld_mod_ram_rom                   ; work         ;
;                      |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                               ; 17 (17)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                        ; sld_rom_sr                        ; work         ;
;    |Decoder7:Dec0|                                                                                                                      ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Decoder7:Dec0                                                                                                                                                                                                                                                                                                                              ; Decoder7                          ; work         ;
;    |Decoder7:Dec1|                                                                                                                      ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Decoder7:Dec1                                                                                                                                                                                                                                                                                                                              ; Decoder7                          ; work         ;
;    |Decoder7:Dec2|                                                                                                                      ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Decoder7:Dec2                                                                                                                                                                                                                                                                                                                              ; Decoder7                          ; work         ;
;    |Decoder7:Dec3|                                                                                                                      ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Decoder7:Dec3                                                                                                                                                                                                                                                                                                                              ; Decoder7                          ; work         ;
;    |Decoder7:Dec4|                                                                                                                      ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Decoder7:Dec4                                                                                                                                                                                                                                                                                                                              ; Decoder7                          ; work         ;
;    |Decoder7:Dec5|                                                                                                                      ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Decoder7:Dec5                                                                                                                                                                                                                                                                                                                              ; Decoder7                          ; work         ;
;    |Decoder7:Dec6|                                                                                                                      ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Decoder7:Dec6                                                                                                                                                                                                                                                                                                                              ; Decoder7                          ; work         ;
;    |Decoder7:Dec7|                                                                                                                      ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Decoder7:Dec7                                                                                                                                                                                                                                                                                                                              ; Decoder7                          ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 110 (1)             ; 114 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 109 (0)             ; 114 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 109 (0)             ; 114 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 109 (1)             ; 114 (6)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 108 (0)             ; 108 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 108 (75)            ; 108 (80)                  ; 0                 ; 0          ; 0    ; 0            ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 14 (14)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+---------+------+
; Name                                                                                                                                                           ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+---------+------+
; DataPath:Datapath0|CodeMemory:codeData|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_arn1:auto_generated|altsyncram_g7e2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 16384        ; 32           ; 16384        ; 32           ; 524288  ; None ;
; DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM  ; AUTO ; True Dual Port ; 16384        ; 64           ; 16384        ; 64           ; 1048576 ; None ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+---------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                            ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; RAM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |TopDE|DataPath:Datapath0|CodeMemory:codeData|UserCodeBlock:MB0                                                                                                                                                                                                            ; UserCodeBlock.v ;
; Altera ; RAM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |TopDE|DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0                                                                                                                                                                                                             ; UserDataBlock.v ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                                                                                            ; Reason for Removal                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; CLKAutoSlow                                                                                                                                                              ; Stuck at GND due to stuck port clock   ;
; CLKAutoFast                                                                                                                                                              ; Stuck at GND due to stuck port clock   ;
; LEDR[0]~reg0                                                                                                                                                             ; Stuck at GND due to stuck port data_in ;
; LEDR[2]~reg0                                                                                                                                                             ; Stuck at GND due to stuck port data_in ;
; LEDR[3]~reg0                                                                                                                                                             ; Stuck at GND due to stuck port data_in ;
; LEDR[4]~reg0                                                                                                                                                             ; Stuck at GND due to stuck port data_in ;
; LEDR[5]~reg0                                                                                                                                                             ; Stuck at GND due to stuck port data_in ;
; LEDR[8]~reg0                                                                                                                                                             ; Stuck at GND due to stuck port data_in ;
; DataPath:Datapath0|PC[0..31]                                                                                                                                             ; Stuck at GND due to stuck port data_in ;
; DataPath:Datapath0|CodeMemory:codeData|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_arn1:auto_generated|altsyncram_g7e2:altsyncram1|address_reg_a[0]     ; Stuck at GND due to stuck port clock   ;
; DataPath:Datapath0|CodeMemory:codeData|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_arn1:auto_generated|altsyncram_g7e2:altsyncram1|out_address_reg_a[0] ; Stuck at GND due to stuck port clock   ;
; LEDR[7]~reg0                                                                                                                                                             ; Stuck at GND due to stuck port data_in ;
; LEDR[6]~reg0                                                                                                                                                             ; Stuck at GND due to stuck port data_in ;
; CLKSelectFast                                                                                                                                                            ; Lost fanout                            ;
; Total Number of Removed Registers = 45                                                                                                                                   ;                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                        ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DataPath:Datapath0|PC[1]                                                                                                                                             ; Stuck at GND              ; LEDR[7]~reg0, LEDR[6]~reg0                                                                                                                                               ;
;                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                          ;
; CLKAutoSlow                                                                                                                                                          ; Stuck at GND              ; CLKSelectFast                                                                                                                                                            ;
;                                                                                                                                                                      ; due to stuck port clock   ;                                                                                                                                                                          ;
; DataPath:Datapath0|CodeMemory:codeData|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_arn1:auto_generated|altsyncram_g7e2:altsyncram1|address_reg_a[0] ; Stuck at GND              ; DataPath:Datapath0|CodeMemory:codeData|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_arn1:auto_generated|altsyncram_g7e2:altsyncram1|out_address_reg_a[0] ;
;                                                                                                                                                                      ; due to stuck port clock   ;                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 293   ;
; Number of registers using Synchronous Clear  ; 7     ;
; Number of registers using Synchronous Load   ; 69    ;
; Number of registers using Asynchronous Clear ; 120   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 249   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 2                                                                                                                                                                                                                                                                                          ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |TopDE|DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |TopDE|DataPath:Datapath0|CodeMemory:codeData|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_arn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                         ;
; 3:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |TopDE|DataPath:Datapath0|CodeMemory:codeData|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_arn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                                    ;
; 3:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |TopDE|DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                                     ;
; 4:1                ; 64 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |TopDE|DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                                                                                                                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |TopDE|DataPath:Datapath0|CodeMemory:codeData|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_arn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                                                                                                                                                   ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |TopDE|DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]                                                                                                                                      ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |TopDE|DataPath:Datapath0|CodeMemory:codeData|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_arn1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]                                                                                                                                     ;
; 26:1               ; 4 bits    ; 68 LEs        ; 56 LEs               ; 12 LEs                 ; Yes        ; |TopDE|DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                                                                                                                                           ;
; 26:1               ; 4 bits    ; 68 LEs        ; 44 LEs               ; 24 LEs                 ; Yes        ; |TopDE|DataPath:Datapath0|CodeMemory:codeData|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_arn1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                                                                                                                                          ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |TopDE|Mux29                                                                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 28:1               ; 4 bits    ; 72 LEs        ; 56 LEs               ; 16 LEs                 ; Yes        ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DataPath:Datapath0|CodeMemory:codeData|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_arn1:auto_generated|altsyncram_g7e2:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                  ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                  ;
; WIDTH_A                            ; 64                   ; Signed Integer                                                           ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                                                           ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                                                           ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_ern1      ; Untyped                                                                  ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataPath:Datapath0|CodeMemory:codeData|UserCodeBlock:MB0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                   ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                   ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                            ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                                                            ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                                                            ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_arn1      ; Untyped                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                     ;
+-------------------------------------------+------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                    ;
+-------------------------------------------+------------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                        ;
; Entity Instance                           ; DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                              ;
;     -- WIDTH_A                            ; 64                                                                                       ;
;     -- NUMWORDS_A                         ; 16384                                                                                    ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                ;
; Entity Instance                           ; DataPath:Datapath0|CodeMemory:codeData|UserCodeBlock:MB0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                       ;
;     -- NUMWORDS_A                         ; 16384                                                                                    ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                ;
+-------------------------------------------+------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DataPath:Datapath0|Control:control"                                                   ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Branch ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DataPath:Datapath0|CodeMemory:codeData|UserCodeBlock:MB0"                                                                                             ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                             ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is smaller than the input port (14 bits) it drives.  Extra input bit(s) "address[13..12]" will be connected to GND. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DataPath:Datapath0|CodeMemory:codeData"                                                                                                                                                  ;
+------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; iAddress   ; Input ; Warning  ; Input port expression (64 bits) is wider than the input port (32 bits) it drives.  The 32 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; iWriteData ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
+------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DataPath:Datapath0|DataMemory:memData"                                                  ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; oMemData ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DataPath:Datapath0|ALU:ALUunit"                                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Zero ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DataPath:Datapath0"                                                                                                                                                                    ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                                                                               ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wPC[63..32]           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                   ;
; wControlReg2Loc       ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (2 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; wRegisterShow[63..32] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                   ;
; wControlALUSrc        ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (2 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; wControlMemtoReg      ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (2 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                                            ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                                                      ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------------------+
; 0              ; DATA        ; 64    ; 16384 ; Read/Write ; DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated  ;
; 1              ; CODE        ; 32    ; 16384 ; Read/Write ; DataPath:Datapath0|CodeMemory:codeData|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_arn1:auto_generated ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 179                         ;
;     CLR               ; 8                           ;
;     CLR SLD           ; 2                           ;
;     ENA               ; 114                         ;
;     ENA CLR           ; 21                          ;
;     ENA CLR SLD       ; 28                          ;
;     plain             ; 6                           ;
; arriav_lcell_comb     ; 368                         ;
;     arith             ; 35                          ;
;         1 data inputs ; 35                          ;
;     extend            ; 35                          ;
;         7 data inputs ; 35                          ;
;     normal            ; 298                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 11                          ;
;         2 data inputs ; 7                           ;
;         3 data inputs ; 94                          ;
;         4 data inputs ; 82                          ;
;         5 data inputs ; 22                          ;
;         6 data inputs ; 80                          ;
; boundary_port         ; 151                         ;
; stratixv_ram_block    ; 192                         ;
;                       ;                             ;
; Max LUT depth         ; 3.00                        ;
; Average LUT depth     ; 1.79                        ;
+-----------------------+-----------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 114                                      ;
;     CLR               ; 5                                        ;
;     ENA               ; 30                                       ;
;     ENA CLR           ; 17                                       ;
;     ENA CLR SLD       ; 39                                       ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; arriav_lcell_comb     ; 110                                      ;
;     extend            ; 2                                        ;
;         7 data inputs ; 2                                        ;
;     normal            ; 108                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 4                                        ;
;         2 data inputs ; 22                                       ;
;         3 data inputs ; 15                                       ;
;         4 data inputs ; 13                                       ;
;         5 data inputs ; 31                                       ;
;         6 data inputs ; 22                                       ;
; boundary_port         ; 165                                      ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.33                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:06     ;
; sld_hub:auto_hub ; 00:00:01     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon Jun 24 15:04:22 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off uniciclo -c uniciclo
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file topde.v
    Info (12023): Found entity 1: TopDE File: C:/Users/dijub/Documents/processadorarm/TopDE.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU File: C:/Users/dijub/Documents/processadorarm/ALU.v Line: 3
Info (12021): Found 0 design units, including 0 entities, in source file parametros.v
Info (12021): Found 1 design units, including 1 entities, in source file alucontrol.v
    Info (12023): Found entity 1: ALUControl File: C:/Users/dijub/Documents/processadorarm/ALUControl.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file control.v
    Info (12023): Found entity 1: Control File: C:/Users/dijub/Documents/processadorarm/Control.v Line: 7
Warning (10238): Verilog Module Declaration warning at DataPath.v(32): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "DataPath" File: C:/Users/dijub/Documents/processadorarm/DataPath.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file datapath.v
    Info (12023): Found entity 1: DataPath File: C:/Users/dijub/Documents/processadorarm/DataPath.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file registers.v
    Info (12023): Found entity 1: Registers File: C:/Users/dijub/Documents/processadorarm/Registers.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file decoder7.v
    Info (12023): Found entity 1: Decoder7 File: C:/Users/dijub/Documents/processadorarm/decoder7.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datamemory.v
    Info (12023): Found entity 1: DataMemory File: C:/Users/dijub/Documents/processadorarm/DataMemory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file codememory.v
    Info (12023): Found entity 1: CodeMemory File: C:/Users/dijub/Documents/processadorarm/CodeMemory.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file userdatablock.v
    Info (12023): Found entity 1: UserDataBlock File: C:/Users/dijub/Documents/processadorarm/UserDataBlock.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file usercodeblock.v
    Info (12023): Found entity 1: UserCodeBlock File: C:/Users/dijub/Documents/processadorarm/UserCodeBlock.v Line: 39
Warning (10236): Verilog HDL Implicit Net warning at DataPath.v(120): created implicit net for "wAddressRt" File: C:/Users/dijub/Documents/processadorarm/DataPath.v Line: 120
Warning (10236): Verilog HDL Implicit Net warning at DataPath.v(152): created implicit net for "iCLKMem" File: C:/Users/dijub/Documents/processadorarm/DataPath.v Line: 152
Warning (10236): Verilog HDL Implicit Net warning at DataPath.v(176): created implicit net for "wBranch" File: C:/Users/dijub/Documents/processadorarm/DataPath.v Line: 176
Info (12127): Elaborating entity "TopDE" for the top level hierarchy
Warning (10858): Verilog HDL warning at TopDE.v(40): object clock50_ctrl used but never assigned File: C:/Users/dijub/Documents/processadorarm/TopDE.v Line: 40
Warning (10235): Verilog HDL Always Construct warning at TopDE.v(111): variable "PC" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/dijub/Documents/processadorarm/TopDE.v Line: 111
Warning (10235): Verilog HDL Always Construct warning at TopDE.v(112): variable "wInstr" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/dijub/Documents/processadorarm/TopDE.v Line: 112
Warning (10235): Verilog HDL Always Construct warning at TopDE.v(113): variable "extOpcode" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/dijub/Documents/processadorarm/TopDE.v Line: 113
Warning (10235): Verilog HDL Always Construct warning at TopDE.v(114): variable "wRegDisp" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/dijub/Documents/processadorarm/TopDE.v Line: 114
Warning (10030): Net "clock50_ctrl" at TopDE.v(40) has no driver or initial value, using a default initial value '0' File: C:/Users/dijub/Documents/processadorarm/TopDE.v Line: 40
Warning (10034): Output port "LEDG[6..0]" at TopDE.v(33) has no driver File: C:/Users/dijub/Documents/processadorarm/TopDE.v Line: 33
Info (12128): Elaborating entity "DataPath" for hierarchy "DataPath:Datapath0" File: C:/Users/dijub/Documents/processadorarm/TopDE.v Line: 211
Warning (10036): Verilog HDL or VHDL warning at DataPath.v(120): object "wAddressRt" assigned a value but never read File: C:/Users/dijub/Documents/processadorarm/DataPath.v Line: 120
Warning (10858): Verilog HDL warning at DataPath.v(69): object wiPC used but never assigned File: C:/Users/dijub/Documents/processadorarm/DataPath.v Line: 69
Warning (10036): Verilog HDL or VHDL warning at DataPath.v(80): object "wAddressRm" assigned a value but never read File: C:/Users/dijub/Documents/processadorarm/DataPath.v Line: 80
Warning (10036): Verilog HDL or VHDL warning at DataPath.v(80): object "wAddressRn" assigned a value but never read File: C:/Users/dijub/Documents/processadorarm/DataPath.v Line: 80
Warning (10036): Verilog HDL or VHDL warning at DataPath.v(96): object "wInstructionExtended" assigned a value but never read File: C:/Users/dijub/Documents/processadorarm/DataPath.v Line: 96
Warning (10858): Verilog HDL warning at DataPath.v(98): object wBranchANDZero used but never assigned File: C:/Users/dijub/Documents/processadorarm/DataPath.v Line: 98
Warning (10230): Verilog HDL assignment warning at DataPath.v(120): truncated value with size 5 to match size of target (1) File: C:/Users/dijub/Documents/processadorarm/DataPath.v Line: 120
Warning (10235): Verilog HDL Always Construct warning at DataPath.v(211): variable "wPC_MAIS_4" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/dijub/Documents/processadorarm/DataPath.v Line: 211
Warning (10230): Verilog HDL assignment warning at DataPath.v(211): truncated value with size 64 to match size of target (2) File: C:/Users/dijub/Documents/processadorarm/DataPath.v Line: 211
Warning (10235): Verilog HDL Always Construct warning at DataPath.v(214): variable "wBranchANDZero" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/dijub/Documents/processadorarm/DataPath.v Line: 214
Warning (10270): Verilog HDL Case Statement warning at DataPath.v(209): incomplete case statement has no default case item File: C:/Users/dijub/Documents/processadorarm/DataPath.v Line: 209
Warning (10240): Verilog HDL Always Construct warning at DataPath.v(207): inferring latch(es) for variable "wControlOrigemPC", which holds its previous value in one or more paths through the always construct File: C:/Users/dijub/Documents/processadorarm/DataPath.v Line: 207
Warning (10030): Net "wBranchANDZero" at DataPath.v(98) has no driver or initial value, using a default initial value '0' File: C:/Users/dijub/Documents/processadorarm/DataPath.v Line: 98
Warning (10034): Output port "wRegisterShow" at DataPath.v(41) has no driver File: C:/Users/dijub/Documents/processadorarm/DataPath.v Line: 41
Info (10041): Inferred latch for "wControlOrigemPC[0]" at DataPath.v(207) File: C:/Users/dijub/Documents/processadorarm/DataPath.v Line: 207
Info (10041): Inferred latch for "wControlOrigemPC[1]" at DataPath.v(207) File: C:/Users/dijub/Documents/processadorarm/DataPath.v Line: 207
Info (12128): Elaborating entity "ALUControl" for hierarchy "DataPath:Datapath0|ALUControl:ALUControlunit" File: C:/Users/dijub/Documents/processadorarm/DataPath.v Line: 136
Warning (10230): Verilog HDL assignment warning at ALUControl.v(11): truncated value with size 3 to match size of target (1) File: C:/Users/dijub/Documents/processadorarm/ALUControl.v Line: 11
Warning (10235): Verilog HDL Always Construct warning at ALUControl.v(22): variable "DefOp" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/dijub/Documents/processadorarm/ALUControl.v Line: 22
Warning (10199): Verilog HDL Case Statement warning at ALUControl.v(25): case item expression never matches the case expression File: C:/Users/dijub/Documents/processadorarm/ALUControl.v Line: 25
Warning (10199): Verilog HDL Case Statement warning at ALUControl.v(29): case item expression never matches the case expression File: C:/Users/dijub/Documents/processadorarm/ALUControl.v Line: 29
Warning (10270): Verilog HDL Case Statement warning at ALUControl.v(15): incomplete case statement has no default case item File: C:/Users/dijub/Documents/processadorarm/ALUControl.v Line: 15
Warning (10240): Verilog HDL Always Construct warning at ALUControl.v(13): inferring latch(es) for variable "oControlSignal", which holds its previous value in one or more paths through the always construct File: C:/Users/dijub/Documents/processadorarm/ALUControl.v Line: 13
Info (10041): Inferred latch for "oControlSignal[0]" at ALUControl.v(13) File: C:/Users/dijub/Documents/processadorarm/ALUControl.v Line: 13
Info (10041): Inferred latch for "oControlSignal[1]" at ALUControl.v(13) File: C:/Users/dijub/Documents/processadorarm/ALUControl.v Line: 13
Info (10041): Inferred latch for "oControlSignal[2]" at ALUControl.v(13) File: C:/Users/dijub/Documents/processadorarm/ALUControl.v Line: 13
Info (10041): Inferred latch for "oControlSignal[3]" at ALUControl.v(13) File: C:/Users/dijub/Documents/processadorarm/ALUControl.v Line: 13
Info (12128): Elaborating entity "ALU" for hierarchy "DataPath:Datapath0|ALU:ALUunit" File: C:/Users/dijub/Documents/processadorarm/DataPath.v Line: 147
Warning (10230): Verilog HDL assignment warning at ALU.v(10): truncated value with size 32 to match size of target (1) File: C:/Users/dijub/Documents/processadorarm/ALU.v Line: 10
Info (12128): Elaborating entity "DataMemory" for hierarchy "DataPath:Datapath0|DataMemory:memData" File: C:/Users/dijub/Documents/processadorarm/DataPath.v Line: 158
Info (12128): Elaborating entity "UserDataBlock" for hierarchy "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0" File: C:/Users/dijub/Documents/processadorarm/DataMemory.v Line: 33
Info (12128): Elaborating entity "altsyncram" for hierarchy "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component" File: C:/Users/dijub/Documents/processadorarm/UserDataBlock.v Line: 85
Info (12130): Elaborated megafunction instantiation "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component" File: C:/Users/dijub/Documents/processadorarm/UserDataBlock.v Line: 85
Info (12133): Instantiated megafunction "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/dijub/Documents/processadorarm/UserDataBlock.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=DATA"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "64"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ern1.tdf
    Info (12023): Found entity 1: altsyncram_ern1 File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_ern1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ern1" for hierarchy "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_q7e2.tdf
    Info (12023): Found entity 1: altsyncram_q7e2 File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_q7e2" for hierarchy "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1" File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_ern1.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_5la.tdf
    Info (12023): Found entity 1: decode_5la File: C:/Users/dijub/Documents/processadorarm/db/decode_5la.tdf Line: 22
Info (12128): Elaborating entity "decode_5la" for hierarchy "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|decode_5la:decode4" File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_u0a.tdf
    Info (12023): Found entity 1: decode_u0a File: C:/Users/dijub/Documents/processadorarm/db/decode_u0a.tdf Line: 22
Info (12128): Elaborating entity "decode_u0a" for hierarchy "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|decode_u0a:rden_decode_a" File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_7hb.tdf
    Info (12023): Found entity 1: mux_7hb File: C:/Users/dijub/Documents/processadorarm/db/mux_7hb.tdf Line: 22
Info (12128): Elaborating entity "mux_7hb" for hierarchy "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|mux_7hb:mux6" File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 54
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_ern1.tdf Line: 37
Info (12130): Elaborated megafunction instantiation "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_ern1.tdf Line: 37
Info (12133): Instantiated megafunction "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_ern1.tdf Line: 37
    Info (12134): Parameter "CVALUE" = "0000000000000000000000000000000000000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1145132097"
    Info (12134): Parameter "NUMWORDS" = "16384"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "7"
    Info (12134): Parameter "WIDTH_WORD" = "64"
    Info (12134): Parameter "WIDTHAD" = "14"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "CodeMemory" for hierarchy "DataPath:Datapath0|CodeMemory:codeData" File: C:/Users/dijub/Documents/processadorarm/DataPath.v Line: 169
Info (12128): Elaborating entity "UserCodeBlock" for hierarchy "DataPath:Datapath0|CodeMemory:codeData|UserCodeBlock:MB0" File: C:/Users/dijub/Documents/processadorarm/CodeMemory.v Line: 42
Info (12128): Elaborating entity "altsyncram" for hierarchy "DataPath:Datapath0|CodeMemory:codeData|UserCodeBlock:MB0|altsyncram:altsyncram_component" File: C:/Users/dijub/Documents/processadorarm/UserCodeBlock.v Line: 85
Info (12130): Elaborated megafunction instantiation "DataPath:Datapath0|CodeMemory:codeData|UserCodeBlock:MB0|altsyncram:altsyncram_component" File: C:/Users/dijub/Documents/processadorarm/UserCodeBlock.v Line: 85
Info (12133): Instantiated megafunction "DataPath:Datapath0|CodeMemory:codeData|UserCodeBlock:MB0|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/dijub/Documents/processadorarm/UserCodeBlock.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=CODE"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_arn1.tdf
    Info (12023): Found entity 1: altsyncram_arn1 File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_arn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_arn1" for hierarchy "DataPath:Datapath0|CodeMemory:codeData|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_arn1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g7e2.tdf
    Info (12023): Found entity 1: altsyncram_g7e2 File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_g7e2.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_g7e2" for hierarchy "DataPath:Datapath0|CodeMemory:codeData|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_arn1:auto_generated|altsyncram_g7e2:altsyncram1" File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_arn1.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf
    Info (12023): Found entity 1: mux_2hb File: C:/Users/dijub/Documents/processadorarm/db/mux_2hb.tdf Line: 22
Info (12128): Elaborating entity "mux_2hb" for hierarchy "DataPath:Datapath0|CodeMemory:codeData|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_arn1:auto_generated|altsyncram_g7e2:altsyncram1|mux_2hb:mux6" File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_g7e2.tdf Line: 54
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "DataPath:Datapath0|CodeMemory:codeData|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_arn1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_arn1.tdf Line: 37
Info (12130): Elaborated megafunction instantiation "DataPath:Datapath0|CodeMemory:codeData|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_arn1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_arn1.tdf Line: 37
Info (12133): Instantiated megafunction "DataPath:Datapath0|CodeMemory:codeData|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_arn1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_arn1.tdf Line: 37
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1129268293"
    Info (12134): Parameter "NUMWORDS" = "16384"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "14"
Info (12128): Elaborating entity "Control" for hierarchy "DataPath:Datapath0|Control:control" File: C:/Users/dijub/Documents/processadorarm/DataPath.v Line: 183
Warning (10230): Verilog HDL assignment warning at Control.v(24): truncated value with size 11 to match size of target (1) File: C:/Users/dijub/Documents/processadorarm/Control.v Line: 24
Warning (10199): Verilog HDL Case Statement warning at Control.v(43): case item expression never matches the case expression File: C:/Users/dijub/Documents/processadorarm/Control.v Line: 43
Warning (10199): Verilog HDL Case Statement warning at Control.v(55): case item expression never matches the case expression File: C:/Users/dijub/Documents/processadorarm/Control.v Line: 55
Warning (10199): Verilog HDL Case Statement warning at Control.v(91): case item expression never matches the case expression File: C:/Users/dijub/Documents/processadorarm/Control.v Line: 91
Warning (10199): Verilog HDL Case Statement warning at Control.v(103): case item expression never matches the case expression File: C:/Users/dijub/Documents/processadorarm/Control.v Line: 103
Info (12128): Elaborating entity "Decoder7" for hierarchy "Decoder7:Dec0" File: C:/Users/dijub/Documents/processadorarm/TopDE.v Line: 227
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "DataPath:Datapath0|iCLKMem" is missing source, defaulting to GND File: C:/Users/dijub/Documents/processadorarm/DataPath.v Line: 152
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2019.06.24.15:05:23 Progress: Loading sld96dd7f55/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld96dd7f55/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/dijub/Documents/processadorarm/db/ip/sld96dd7f55/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld96dd7f55/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/dijub/Documents/processadorarm/db/ip/sld96dd7f55/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld96dd7f55/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/dijub/Documents/processadorarm/db/ip/sld96dd7f55/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld96dd7f55/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/dijub/Documents/processadorarm/db/ip/sld96dd7f55/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld96dd7f55/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/dijub/Documents/processadorarm/db/ip/sld96dd7f55/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/dijub/Documents/processadorarm/db/ip/sld96dd7f55/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld96dd7f55/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/dijub/Documents/processadorarm/db/ip/sld96dd7f55/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14026): LATCH primitive "DataPath:Datapath0|ALUControl:ALUControlunit|oControlSignal[1]" is permanently enabled File: C:/Users/dijub/Documents/processadorarm/ALUControl.v Line: 13
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "oHEX0_DP" is stuck at VCC File: C:/Users/dijub/Documents/processadorarm/TopDE.v Line: 36
    Warning (13410): Pin "oHEX1_DP" is stuck at VCC File: C:/Users/dijub/Documents/processadorarm/TopDE.v Line: 36
    Warning (13410): Pin "oHEX2_DP" is stuck at VCC File: C:/Users/dijub/Documents/processadorarm/TopDE.v Line: 36
    Warning (13410): Pin "oHEX3_DP" is stuck at VCC File: C:/Users/dijub/Documents/processadorarm/TopDE.v Line: 36
    Warning (13410): Pin "oHEX4_DP" is stuck at VCC File: C:/Users/dijub/Documents/processadorarm/TopDE.v Line: 36
    Warning (13410): Pin "oHEX5_DP" is stuck at VCC File: C:/Users/dijub/Documents/processadorarm/TopDE.v Line: 36
    Warning (13410): Pin "oHEX6_DP" is stuck at VCC File: C:/Users/dijub/Documents/processadorarm/TopDE.v Line: 36
    Warning (13410): Pin "oHEX7_DP" is stuck at VCC File: C:/Users/dijub/Documents/processadorarm/TopDE.v Line: 36
    Warning (13410): Pin "LEDG[0]" is stuck at GND File: C:/Users/dijub/Documents/processadorarm/TopDE.v Line: 33
    Warning (13410): Pin "LEDG[1]" is stuck at GND File: C:/Users/dijub/Documents/processadorarm/TopDE.v Line: 33
    Warning (13410): Pin "LEDG[2]" is stuck at GND File: C:/Users/dijub/Documents/processadorarm/TopDE.v Line: 33
    Warning (13410): Pin "LEDG[3]" is stuck at GND File: C:/Users/dijub/Documents/processadorarm/TopDE.v Line: 33
    Warning (13410): Pin "LEDG[4]" is stuck at GND File: C:/Users/dijub/Documents/processadorarm/TopDE.v Line: 33
    Warning (13410): Pin "LEDG[5]" is stuck at GND File: C:/Users/dijub/Documents/processadorarm/TopDE.v Line: 33
    Warning (13410): Pin "LEDG[6]" is stuck at GND File: C:/Users/dijub/Documents/processadorarm/TopDE.v Line: 33
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: C:/Users/dijub/Documents/processadorarm/TopDE.v Line: 57
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Users/dijub/Documents/processadorarm/TopDE.v Line: 57
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/dijub/Documents/processadorarm/TopDE.v Line: 57
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/dijub/Documents/processadorarm/TopDE.v Line: 57
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/dijub/Documents/processadorarm/TopDE.v Line: 57
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/dijub/Documents/processadorarm/TopDE.v Line: 57
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/dijub/Documents/processadorarm/TopDE.v Line: 57
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/dijub/Documents/processadorarm/TopDE.v Line: 57
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|CodeMemory:codeData|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_arn1:auto_generated|altsyncram_g7e2:altsyncram1|ram_block3a21" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_g7e2.tdf Line: 812
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|CodeMemory:codeData|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_arn1:auto_generated|altsyncram_g7e2:altsyncram1|ram_block3a0" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_g7e2.tdf Line: 56
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|CodeMemory:codeData|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_arn1:auto_generated|altsyncram_g7e2:altsyncram1|ram_block3a22" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_g7e2.tdf Line: 848
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|CodeMemory:codeData|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_arn1:auto_generated|altsyncram_g7e2:altsyncram1|ram_block3a1" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_g7e2.tdf Line: 92
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|CodeMemory:codeData|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_arn1:auto_generated|altsyncram_g7e2:altsyncram1|ram_block3a23" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_g7e2.tdf Line: 884
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|CodeMemory:codeData|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_arn1:auto_generated|altsyncram_g7e2:altsyncram1|ram_block3a2" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_g7e2.tdf Line: 128
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|CodeMemory:codeData|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_arn1:auto_generated|altsyncram_g7e2:altsyncram1|ram_block3a24" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_g7e2.tdf Line: 920
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|CodeMemory:codeData|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_arn1:auto_generated|altsyncram_g7e2:altsyncram1|ram_block3a3" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_g7e2.tdf Line: 164
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|CodeMemory:codeData|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_arn1:auto_generated|altsyncram_g7e2:altsyncram1|ram_block3a25" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_g7e2.tdf Line: 956
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|CodeMemory:codeData|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_arn1:auto_generated|altsyncram_g7e2:altsyncram1|ram_block3a4" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_g7e2.tdf Line: 200
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|CodeMemory:codeData|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_arn1:auto_generated|altsyncram_g7e2:altsyncram1|ram_block3a26" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_g7e2.tdf Line: 992
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|CodeMemory:codeData|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_arn1:auto_generated|altsyncram_g7e2:altsyncram1|ram_block3a5" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_g7e2.tdf Line: 236
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|CodeMemory:codeData|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_arn1:auto_generated|altsyncram_g7e2:altsyncram1|ram_block3a27" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_g7e2.tdf Line: 1028
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|CodeMemory:codeData|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_arn1:auto_generated|altsyncram_g7e2:altsyncram1|ram_block3a6" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_g7e2.tdf Line: 272
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|CodeMemory:codeData|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_arn1:auto_generated|altsyncram_g7e2:altsyncram1|ram_block3a28" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_g7e2.tdf Line: 1064
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|CodeMemory:codeData|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_arn1:auto_generated|altsyncram_g7e2:altsyncram1|ram_block3a7" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_g7e2.tdf Line: 308
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|CodeMemory:codeData|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_arn1:auto_generated|altsyncram_g7e2:altsyncram1|ram_block3a29" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_g7e2.tdf Line: 1100
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|CodeMemory:codeData|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_arn1:auto_generated|altsyncram_g7e2:altsyncram1|ram_block3a8" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_g7e2.tdf Line: 344
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|CodeMemory:codeData|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_arn1:auto_generated|altsyncram_g7e2:altsyncram1|ram_block3a30" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_g7e2.tdf Line: 1136
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|CodeMemory:codeData|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_arn1:auto_generated|altsyncram_g7e2:altsyncram1|ram_block3a9" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_g7e2.tdf Line: 380
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|CodeMemory:codeData|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_arn1:auto_generated|altsyncram_g7e2:altsyncram1|ram_block3a31" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_g7e2.tdf Line: 1172
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|CodeMemory:codeData|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_arn1:auto_generated|altsyncram_g7e2:altsyncram1|ram_block3a10" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_g7e2.tdf Line: 416
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|CodeMemory:codeData|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_arn1:auto_generated|altsyncram_g7e2:altsyncram1|ram_block3a11" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_g7e2.tdf Line: 452
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|CodeMemory:codeData|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_arn1:auto_generated|altsyncram_g7e2:altsyncram1|ram_block3a12" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_g7e2.tdf Line: 488
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|CodeMemory:codeData|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_arn1:auto_generated|altsyncram_g7e2:altsyncram1|ram_block3a13" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_g7e2.tdf Line: 524
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|CodeMemory:codeData|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_arn1:auto_generated|altsyncram_g7e2:altsyncram1|ram_block3a14" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_g7e2.tdf Line: 560
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|CodeMemory:codeData|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_arn1:auto_generated|altsyncram_g7e2:altsyncram1|ram_block3a15" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_g7e2.tdf Line: 596
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|CodeMemory:codeData|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_arn1:auto_generated|altsyncram_g7e2:altsyncram1|ram_block3a16" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_g7e2.tdf Line: 632
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|CodeMemory:codeData|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_arn1:auto_generated|altsyncram_g7e2:altsyncram1|ram_block3a17" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_g7e2.tdf Line: 668
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|CodeMemory:codeData|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_arn1:auto_generated|altsyncram_g7e2:altsyncram1|ram_block3a18" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_g7e2.tdf Line: 704
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|CodeMemory:codeData|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_arn1:auto_generated|altsyncram_g7e2:altsyncram1|ram_block3a19" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_g7e2.tdf Line: 740
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|CodeMemory:codeData|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_arn1:auto_generated|altsyncram_g7e2:altsyncram1|ram_block3a20" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_g7e2.tdf Line: 776
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a64" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 2360
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a0" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 56
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|CodeMemory:codeData|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_arn1:auto_generated|altsyncram_g7e2:altsyncram1|ram_block3a32" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_g7e2.tdf Line: 1208
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|CodeMemory:codeData|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_arn1:auto_generated|altsyncram_g7e2:altsyncram1|ram_block3a53" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_g7e2.tdf Line: 1964
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|CodeMemory:codeData|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_arn1:auto_generated|altsyncram_g7e2:altsyncram1|ram_block3a54" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_g7e2.tdf Line: 2000
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|CodeMemory:codeData|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_arn1:auto_generated|altsyncram_g7e2:altsyncram1|ram_block3a33" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_g7e2.tdf Line: 1244
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|CodeMemory:codeData|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_arn1:auto_generated|altsyncram_g7e2:altsyncram1|ram_block3a55" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_g7e2.tdf Line: 2036
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|CodeMemory:codeData|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_arn1:auto_generated|altsyncram_g7e2:altsyncram1|ram_block3a34" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_g7e2.tdf Line: 1280
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|CodeMemory:codeData|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_arn1:auto_generated|altsyncram_g7e2:altsyncram1|ram_block3a56" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_g7e2.tdf Line: 2072
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|CodeMemory:codeData|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_arn1:auto_generated|altsyncram_g7e2:altsyncram1|ram_block3a35" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_g7e2.tdf Line: 1316
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|CodeMemory:codeData|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_arn1:auto_generated|altsyncram_g7e2:altsyncram1|ram_block3a57" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_g7e2.tdf Line: 2108
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|CodeMemory:codeData|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_arn1:auto_generated|altsyncram_g7e2:altsyncram1|ram_block3a36" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_g7e2.tdf Line: 1352
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|CodeMemory:codeData|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_arn1:auto_generated|altsyncram_g7e2:altsyncram1|ram_block3a58" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_g7e2.tdf Line: 2144
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|CodeMemory:codeData|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_arn1:auto_generated|altsyncram_g7e2:altsyncram1|ram_block3a37" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_g7e2.tdf Line: 1388
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|CodeMemory:codeData|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_arn1:auto_generated|altsyncram_g7e2:altsyncram1|ram_block3a59" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_g7e2.tdf Line: 2180
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|CodeMemory:codeData|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_arn1:auto_generated|altsyncram_g7e2:altsyncram1|ram_block3a38" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_g7e2.tdf Line: 1424
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|CodeMemory:codeData|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_arn1:auto_generated|altsyncram_g7e2:altsyncram1|ram_block3a60" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_g7e2.tdf Line: 2216
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|CodeMemory:codeData|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_arn1:auto_generated|altsyncram_g7e2:altsyncram1|ram_block3a39" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_g7e2.tdf Line: 1460
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|CodeMemory:codeData|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_arn1:auto_generated|altsyncram_g7e2:altsyncram1|ram_block3a61" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_g7e2.tdf Line: 2252
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|CodeMemory:codeData|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_arn1:auto_generated|altsyncram_g7e2:altsyncram1|ram_block3a40" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_g7e2.tdf Line: 1496
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|CodeMemory:codeData|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_arn1:auto_generated|altsyncram_g7e2:altsyncram1|ram_block3a62" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_g7e2.tdf Line: 2288
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|CodeMemory:codeData|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_arn1:auto_generated|altsyncram_g7e2:altsyncram1|ram_block3a41" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_g7e2.tdf Line: 1532
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|CodeMemory:codeData|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_arn1:auto_generated|altsyncram_g7e2:altsyncram1|ram_block3a63" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_g7e2.tdf Line: 2324
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|CodeMemory:codeData|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_arn1:auto_generated|altsyncram_g7e2:altsyncram1|ram_block3a42" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_g7e2.tdf Line: 1568
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|CodeMemory:codeData|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_arn1:auto_generated|altsyncram_g7e2:altsyncram1|ram_block3a43" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_g7e2.tdf Line: 1604
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|CodeMemory:codeData|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_arn1:auto_generated|altsyncram_g7e2:altsyncram1|ram_block3a44" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_g7e2.tdf Line: 1640
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|CodeMemory:codeData|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_arn1:auto_generated|altsyncram_g7e2:altsyncram1|ram_block3a45" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_g7e2.tdf Line: 1676
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|CodeMemory:codeData|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_arn1:auto_generated|altsyncram_g7e2:altsyncram1|ram_block3a46" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_g7e2.tdf Line: 1712
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|CodeMemory:codeData|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_arn1:auto_generated|altsyncram_g7e2:altsyncram1|ram_block3a47" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_g7e2.tdf Line: 1748
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|CodeMemory:codeData|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_arn1:auto_generated|altsyncram_g7e2:altsyncram1|ram_block3a48" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_g7e2.tdf Line: 1784
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|CodeMemory:codeData|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_arn1:auto_generated|altsyncram_g7e2:altsyncram1|ram_block3a49" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_g7e2.tdf Line: 1820
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|CodeMemory:codeData|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_arn1:auto_generated|altsyncram_g7e2:altsyncram1|ram_block3a50" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_g7e2.tdf Line: 1856
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|CodeMemory:codeData|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_arn1:auto_generated|altsyncram_g7e2:altsyncram1|ram_block3a51" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_g7e2.tdf Line: 1892
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|CodeMemory:codeData|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_arn1:auto_generated|altsyncram_g7e2:altsyncram1|ram_block3a52" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_g7e2.tdf Line: 1928
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a65" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 2396
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a1" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 92
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a66" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 2432
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a2" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 128
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a67" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 2468
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a3" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 164
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a68" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 2504
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a4" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 200
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a69" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 2540
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a5" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 236
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a70" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 2576
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a6" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 272
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a71" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 2612
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a7" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 308
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a72" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 2648
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a8" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 344
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a73" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 2684
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a9" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 380
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a74" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 2720
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a10" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 416
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a75" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 2756
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a11" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 452
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a76" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 2792
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a12" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 488
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a77" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 2828
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a13" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 524
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a78" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 2864
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a14" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 560
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a79" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 2900
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a15" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 596
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a80" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 2936
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a16" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 632
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a81" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 2972
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a17" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 668
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a82" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 3008
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a18" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 704
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a83" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 3044
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a19" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 740
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a84" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 3080
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a20" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 776
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a85" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 3116
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a21" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 812
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a86" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 3152
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a22" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 848
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a87" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 3188
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a23" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 884
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a88" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 3224
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a24" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 920
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a89" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 3260
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a25" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 956
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a90" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 3296
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a26" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 992
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a91" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 3332
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a27" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 1028
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a92" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 3368
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a28" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 1064
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a93" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 3404
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a29" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 1100
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a94" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 3440
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a30" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 1136
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a95" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 3476
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a31" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 1172
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a96" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 3512
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a32" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 1208
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a97" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 3548
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a33" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 1244
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a98" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 3584
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a34" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 1280
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a99" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 3620
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a35" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 1316
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a100" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 3656
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a36" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 1352
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a101" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 3692
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a37" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 1388
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a102" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 3728
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a38" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 1424
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a103" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 3764
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a39" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 1460
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a104" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 3800
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a40" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 1496
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a105" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 3836
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a41" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 1532
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a106" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 3872
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a42" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 1568
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a107" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 3908
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a43" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 1604
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a108" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 3944
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a44" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 1640
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a109" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 3980
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a45" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 1676
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a110" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 4016
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a46" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 1712
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a111" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 4052
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a47" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 1748
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a112" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 4088
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a48" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 1784
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a113" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 4124
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a49" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 1820
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a114" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 4160
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a50" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 1856
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a115" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 4196
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a51" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 1892
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a116" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 4232
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a52" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 1928
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a117" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 4268
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a53" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 1964
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a118" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 4304
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a54" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 2000
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a119" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 4340
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a55" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 2036
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a120" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 4376
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a56" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 2072
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a121" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 4412
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a57" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 2108
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a122" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 4448
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a58" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 2144
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a123" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 4484
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a59" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 2180
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a124" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 4520
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a60" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 2216
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a125" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 4556
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a61" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 2252
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a126" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 4592
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a62" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 2288
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a127" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 4628
Warning (15400): WYSIWYG primitive "DataPath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_ern1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a63" has a port clk0 that is stuck at GND File: C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf Line: 2324
Warning (15752): Ignored 113 Virtual Pin logic option assignments
    Warning (15751): Ignored Virtual Pin assignment to "Mux76".
    Warning (15751): Ignored Virtual Pin assignment to "Mux49".
    Warning (15751): Ignored Virtual Pin assignment to "Mux43".
    Warning (15751): Ignored Virtual Pin assignment to "Mux34".
    Warning (15751): Ignored Virtual Pin assignment to "Mux80".
    Warning (15751): Ignored Virtual Pin assignment to "Mux59".
    Warning (15751): Ignored Virtual Pin assignment to "Mux1".
    Warning (15751): Ignored Virtual Pin assignment to "Mux11".
    Warning (15751): Ignored Virtual Pin assignment to "Mux29".
    Warning (15751): Ignored Virtual Pin assignment to "Mux87".
    Warning (15751): Ignored Virtual Pin assignment to "Mux65".
    Warning (15751): Ignored Virtual Pin assignment to "Mux44".
    Warning (15751): Ignored Virtual Pin assignment to "iA0en".
    Warning (15751): Ignored Virtual Pin assignment to "Mux82".
    Warning (15751): Ignored Virtual Pin assignment to "oReadData1".
    Warning (15751): Ignored Virtual Pin assignment to "Mux48".
    Warning (15751): Ignored Virtual Pin assignment to "Mux38".
    Warning (15751): Ignored Virtual Pin assignment to "Mux33".
    Warning (15751): Ignored Virtual Pin assignment to "iCLR".
    Warning (15751): Ignored Virtual Pin assignment to "Mux42".
    Warning (15751): Ignored Virtual Pin assignment to "Mux54".
    Warning (15751): Ignored Virtual Pin assignment to "Mux91".
    Warning (15751): Ignored Virtual Pin assignment to "Mux56".
    Warning (15751): Ignored Virtual Pin assignment to "iReadRegister2".
    Warning (15751): Ignored Virtual Pin assignment to "Mux28".
    Warning (15751): Ignored Virtual Pin assignment to "iWriteData".
    Warning (15751): Ignored Virtual Pin assignment to "Mux19".
    Warning (15751): Ignored Virtual Pin assignment to "Mux39".
    Warning (15751): Ignored Virtual Pin assignment to "Mux77".
    Warning (15751): Ignored Virtual Pin assignment to "Mux69".
    Warning (15751): Ignored Virtual Pin assignment to "Mux14".
    Warning (15751): Ignored Virtual Pin assignment to "Mux85".
    Warning (15751): Ignored Virtual Pin assignment to "Mux7".
    Warning (15751): Ignored Virtual Pin assignment to "oReadData2".
    Warning (15751): Ignored Virtual Pin assignment to "Mux16".
    Warning (15751): Ignored Virtual Pin assignment to "Mux68".
    Warning (15751): Ignored Virtual Pin assignment to "Mux9".
    Warning (15751): Ignored Virtual Pin assignment to "Mux51".
    Warning (15751): Ignored Virtual Pin assignment to "Mux89".
    Warning (15751): Ignored Virtual Pin assignment to "Mux23".
    Warning (15751): Ignored Virtual Pin assignment to "Mux55".
    Warning (15751): Ignored Virtual Pin assignment to "Mux72".
    Warning (15751): Ignored Virtual Pin assignment to "registers".
    Warning (15751): Ignored Virtual Pin assignment to "i".
    Warning (15751): Ignored Virtual Pin assignment to "Mux79".
    Warning (15751): Ignored Virtual Pin assignment to "Mux18".
    Warning (15751): Ignored Virtual Pin assignment to "Mux4".
    Warning (15751): Ignored Virtual Pin assignment to "Mux61".
    Warning (15751): Ignored Virtual Pin assignment to "Mux26".
    Warning (15751): Ignored Virtual Pin assignment to "Mux93".
    Warning (15751): Ignored Virtual Pin assignment to "Mux75".
    Warning (15751): Ignored Virtual Pin assignment to "Mux13".
    Warning (15751): Ignored Virtual Pin assignment to "Mux66".
    Warning (15751): Ignored Virtual Pin assignment to "Mux31".
    Warning (15751): Ignored Virtual Pin assignment to "Mux92".
    Warning (15751): Ignored Virtual Pin assignment to "Mux6".
    Warning (15751): Ignored Virtual Pin assignment to "Mux81".
    Warning (15751): Ignored Virtual Pin assignment to "oRegDisp".
    Warning (15751): Ignored Virtual Pin assignment to "Mux62".
    Warning (15751): Ignored Virtual Pin assignment to "Mux40".
    Warning (15751): Ignored Virtual Pin assignment to "Mux74".
    Warning (15751): Ignored Virtual Pin assignment to "Mux46".
    Warning (15751): Ignored Virtual Pin assignment to "Mux22".
    Warning (15751): Ignored Virtual Pin assignment to "Mux50".
    Warning (15751): Ignored Virtual Pin assignment to "Mux35".
    Warning (15751): Ignored Virtual Pin assignment to "Mux84".
    Warning (15751): Ignored Virtual Pin assignment to "Mux58".
    Warning (15751): Ignored Virtual Pin assignment to "Mux3".
    Warning (15751): Ignored Virtual Pin assignment to "iRegA0".
    Warning (15751): Ignored Virtual Pin assignment to "Mux30".
    Warning (15751): Ignored Virtual Pin assignment to "Mux21".
    Warning (15751): Ignored Virtual Pin assignment to "Equal0".
    Warning (15751): Ignored Virtual Pin assignment to "Mux67".
    Warning (15751): Ignored Virtual Pin assignment to "iReadRegister1".
    Warning (15751): Ignored Virtual Pin assignment to "Mux45".
    Warning (15751): Ignored Virtual Pin assignment to "iRegWrite".
    Warning (15751): Ignored Virtual Pin assignment to "Mux47".
    Warning (15751): Ignored Virtual Pin assignment to "Mux41".
    Warning (15751): Ignored Virtual Pin assignment to "Mux32".
    Warning (15751): Ignored Virtual Pin assignment to "Mux94".
    Warning (15751): Ignored Virtual Pin assignment to "Mux53".
    Warning (15751): Ignored Virtual Pin assignment to "iCLK".
    Warning (15751): Ignored Virtual Pin assignment to "Mux25".
    Warning (15751): Ignored Virtual Pin assignment to "Mux57".
    Warning (15751): Ignored Virtual Pin assignment to "Mux95".
    Warning (15751): Ignored Virtual Pin assignment to "Mux20".
    Warning (15751): Ignored Virtual Pin assignment to "Mux27".
    Warning (15751): Ignored Virtual Pin assignment to "Mux90".
    Warning (15751): Ignored Virtual Pin assignment to "Mux63".
    Warning (15751): Ignored Virtual Pin assignment to "Mux78".
    Warning (15751): Ignored Virtual Pin assignment to "Mux37".
    Warning (15751): Ignored Virtual Pin assignment to "Decoder0".
    Warning (15751): Ignored Virtual Pin assignment to "Mux15".
    Warning (15751): Ignored Virtual Pin assignment to "iWriteRegister".
    Warning (15751): Ignored Virtual Pin assignment to "Mux52".
    Warning (15751): Ignored Virtual Pin assignment to "Mux24".
    Warning (15751): Ignored Virtual Pin assignment to "Mux8".
    Warning (15751): Ignored Virtual Pin assignment to "Mux73".
    Warning (15751): Ignored Virtual Pin assignment to "Mux2".
    Warning (15751): Ignored Virtual Pin assignment to "Mux83".
    Warning (15751): Ignored Virtual Pin assignment to "Mux5".
    Warning (15751): Ignored Virtual Pin assignment to "Mux10".
    Warning (15751): Ignored Virtual Pin assignment to "Mux17".
    Warning (15751): Ignored Virtual Pin assignment to "Mux60".
    Warning (15751): Ignored Virtual Pin assignment to "Mux0".
    Warning (15751): Ignored Virtual Pin assignment to "Mux71".
    Warning (15751): Ignored Virtual Pin assignment to "Mux70".
    Warning (15751): Ignored Virtual Pin assignment to "Mux12".
    Warning (15751): Ignored Virtual Pin assignment to "iRegDispSelect".
    Warning (15751): Ignored Virtual Pin assignment to "Mux88".
    Warning (15751): Ignored Virtual Pin assignment to "Mux64".
    Warning (15751): Ignored Virtual Pin assignment to "Mux86".
    Warning (15751): Ignored Virtual Pin assignment to "Mux36".
Warning (21074): Design contains 10 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLK_50" File: C:/Users/dijub/Documents/processadorarm/TopDE.v Line: 30
    Warning (15610): No output dependent on input pin "KEY[0]" File: C:/Users/dijub/Documents/processadorarm/TopDE.v Line: 31
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/dijub/Documents/processadorarm/TopDE.v Line: 31
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/dijub/Documents/processadorarm/TopDE.v Line: 32
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/dijub/Documents/processadorarm/TopDE.v Line: 32
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/dijub/Documents/processadorarm/TopDE.v Line: 32
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/dijub/Documents/processadorarm/TopDE.v Line: 32
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/dijub/Documents/processadorarm/TopDE.v Line: 32
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/dijub/Documents/processadorarm/TopDE.v Line: 32
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/dijub/Documents/processadorarm/TopDE.v Line: 32
Info (21057): Implemented 832 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 83 output pins
    Info (21061): Implemented 538 logic cells
    Info (21064): Implemented 192 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 383 warnings
    Info: Peak virtual memory: 4915 megabytes
    Info: Processing ended: Mon Jun 24 15:06:13 2019
    Info: Elapsed time: 00:01:51
    Info: Total CPU time (on all processors): 00:02:13


