[{"DBLP title": "Gate-Level Information Flow Tracking for Security Lattices.", "DBLP authors": ["Wei Hu", "Dejun Mu", "Jason Oberg", "Baolei Mao", "Mohit Tiwari", "Timothy Sherwood", "Ryan Kastner"], "year": 2014, "MAG papers": [{"PaperId": 2121894892, "PaperTitle": "gate level information flow tracking for security lattices", "Year": 2014, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"northwestern polytechnical university": 3.0, "university of texas at austin": 1.0, "university of california san diego": 2.0, "university of california santa barbara": 1.0}}], "source": "ES"}, {"DBLP title": "Clock Tree Synthesis Considering Slew Effect on Supply Voltage Variation.", "DBLP authors": ["Chun-Kai Wang", "Yeh-Chi Chang", "Hung-Ming Chen", "Ching-Yu Chin"], "year": 2014, "MAG papers": [{"PaperId": 2139580002, "PaperTitle": "clock tree synthesis considering slew effect on supply voltage variation", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"national chiao tung university": 4.0}}], "source": "ES"}, {"DBLP title": "Scaling Input Stimulus Generation through Hybrid Static and Dynamic Analysis of RTL.", "DBLP authors": ["Lingyi Liu", "Shobha Vasudevan"], "year": 2014, "MAG papers": [{"PaperId": 2074371713, "PaperTitle": "scaling input stimulus generation through hybrid static and dynamic analysis of rtl", "Year": 2014, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"university of illinois at urbana champaign": 2.0}}], "source": "ES"}, {"DBLP title": "Dataflow Graph Partitioning for Area-Efficient High-Level Synthesis with Systems Perspective.", "DBLP authors": ["Sharad Sinha", "Thambipillai Srikanthan"], "year": 2014, "MAG papers": [{"PaperId": 2041398073, "PaperTitle": "dataflow graph partitioning for area efficient high level synthesis with systems perspective", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"nanyang technological university": 2.0}}], "source": "ES"}, {"DBLP title": "Synthesizing Optimal Switching Lattices.", "DBLP authors": ["Graeme Gange", "Harald S\u00f8ndergaard", "Peter J. Stuckey"], "year": 2014, "MAG papers": [{"PaperId": 2164136814, "PaperTitle": "synthesizing optimal switching lattices", "Year": 2014, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"university of melbourne": 3.0}}], "source": "ES"}, {"DBLP title": "Efficient Coverage-Driven Stimulus Generation Using Simultaneous SAT Solving, with Application to SystemVerilog.", "DBLP authors": ["An-Che Cheng", "Chia-Chih Jack Yen", "Celina G. Val", "Sam Bayless", "Alan J. Hu", "Iris Hui-Ru Jiang", "Jing-Yang Jou"], "year": 2014, "MAG papers": [{"PaperId": 2063008354, "PaperTitle": "efficient coverage driven stimulus generation using simultaneous sat solving with application to systemverilog", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"national chiao tung university": 3.0, "university of british columbia": 3.0, "synopsys": 1.0}}], "source": "ES"}, {"DBLP title": "SmartCap: Using Machine Learning for Power Adaptation of Smartphone's Application Processor.", "DBLP authors": ["Xueliang Li", "Guihai Yan", "Yinhe Han", "Xiaowei Li"], "year": 2014, "MAG papers": [{"PaperId": 2013821507, "PaperTitle": "smartcap using machine learning for power adaptation of smartphone s application processor", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"chinese academy of sciences": 4.0}}], "source": "ES"}, {"DBLP title": "Compiler Optimization for Reducing Leakage Power in Multithread BSP Programs.", "DBLP authors": ["Wen-Li Shih", "Yi-Ping You", "Chung-Wen Huang", "Jenq Kuen Lee"], "year": 2014, "MAG papers": [{"PaperId": 2077998140, "PaperTitle": "compiler optimization for reducing leakage power in multithread bsp programs", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"national chiao tung university": 1.0, "national tsing hua university": 3.0}}], "source": "ES"}, {"DBLP title": "Hybrid Cache Designs for Reliable Hybrid High and Ultra-Low Voltage Operation.", "DBLP authors": ["Bojan Maric", "Jaume Abella", "Francisco J. Cazorla", "Mateo Valero"], "year": 2014, "MAG papers": [{"PaperId": 2091312386, "PaperTitle": "hybrid cache designs for reliable hybrid high and ultra low voltage operation", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"spanish national research council": 1.0, "barcelona supercomputing center": 3.0}}], "source": "ES"}, {"DBLP title": "Reducing Contention in Shared Last-Level Cache for Throughput Processors.", "DBLP authors": ["Hsien-Kai Kuo", "Bo-Cheng Charles Lai", "Jing-Yang Jou"], "year": 2014, "MAG papers": [{"PaperId": 2017239686, "PaperTitle": "reducing contention in shared last level cache for throughput processors", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"national chiao tung university": 3.0}}], "source": "ES"}, {"DBLP title": "A Formal Approach to Incremental Converter Synthesis for System-on-Chip Design.", "DBLP authors": ["Roopak Sinha", "Alain Girault", "Gregor Goessler", "Partha S. Roop"], "year": 2014, "MAG papers": [{"PaperId": 2042491290, "PaperTitle": "a formal approach to incremental converter synthesis for system on chip design", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of auckland": 1.0, "french institute for research in computer science and automation": 2.0}}], "source": "ES"}, {"DBLP title": "Multiplierless Design of Folded DSP Blocks.", "DBLP authors": ["Levent Aksoy", "Paulo F. Flores", "Jos\u00e9 C. Monteiro"], "year": 2014, "MAG papers": [{"PaperId": 2069125731, "PaperTitle": "multiplierless design of folded dsp blocks", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"instituto superior tecnico": 2.0, "inesc id": 1.0}}], "source": "ES"}, {"DBLP title": "An Efficient Hardware-Based Higher Radix Floating Point MAC Design.", "DBLP authors": ["M. Mohamed Asan Basiri", "Sk. Noor Mahammad"], "year": 2014, "MAG papers": [{"PaperId": 2138659811, "PaperTitle": "an efficient hardware based higher radix floating point mac design", "Year": 2014, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"indian institutes of information technology": 2.0}}], "source": "ES"}, {"DBLP title": "Design of Hardened Embedded Systems on Multi-FPGA Platforms.", "DBLP authors": ["Cristiana Bolchini", "Chiara Sandionigi"], "year": 2014, "MAG papers": [{"PaperId": 1995795398, "PaperTitle": "design of hardened embedded systems on multi fpga platforms", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"polytechnic university of milan": 1.0}}], "source": "ES"}, {"DBLP title": "Performance and power profiling for emulated Android systems.", "DBLP authors": ["Chia-Heng Tu", "Hui-Hsin Hsu", "Jen-Hao Chen", "Chun-Han Chen", "Shih-Hao Hung"], "year": 2014, "MAG papers": [{"PaperId": 2017296642, "PaperTitle": "performance and power profiling for emulated android systems", "Year": 2014, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"national taiwan university": 5.0}}], "source": "ES"}, {"DBLP title": "Performance-driven dynamic thermal management of MPSoC based on task rescheduling.", "DBLP authors": ["Kunal P. Ganeshpure", "Sandip Kundu"], "year": 2014, "MAG papers": [{"PaperId": 2007452960, "PaperTitle": "performance driven dynamic thermal management of mpsoc based on task rescheduling", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of massachusetts amherst": 2.0}}], "source": "ES"}, {"DBLP title": "Cost-effective lifetime and yield optimization for NoC-based MPSoCs.", "DBLP authors": ["Brett H. Meyer", "Adam S. Hartman", "Donald E. Thomas"], "year": 2014, "MAG papers": [{"PaperId": 2043270555, "PaperTitle": "cost effective lifetime and yield optimization for noc based mpsocs", "Year": 2014, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"carnegie mellon university": 2.0, "mcgill university": 1.0}}], "source": "ES"}, {"DBLP title": "Configurable range memory for effective data reuse on programmable accelerators.", "DBLP authors": ["Jongeun Lee", "Seongseok Seo", "Jong Kyung Paek", "Kiyoung Choi"], "year": 2014, "MAG papers": [{"PaperId": 2139468240, "PaperTitle": "configurable range memory for effective data reuse on programmable accelerators", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"seoul national university": 2.0, "ulsan national institute of science and technology": 2.0}}], "source": "ES"}, {"DBLP title": "Accelerating FPGA debug: Increasing visibility using a runtime reconfigurable observation and triggering network.", "DBLP authors": ["Eddie Hung", "Steven J. E. Wilton"], "year": 2014, "MAG papers": [{"PaperId": 1966105387, "PaperTitle": "accelerating fpga debug increasing visibility using a runtime reconfigurable observation and triggering network", "Year": 2014, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"university of british columbia": 2.0}}], "source": "ES"}, {"DBLP title": "A comparative evaluation of multi-objective exploration algorithms for high-level design.", "DBLP authors": ["Jacopo Panerati", "Giovanni Beltrame"], "year": 2014, "MAG papers": [{"PaperId": 2061895663, "PaperTitle": "a comparative evaluation of multi objective exploration algorithms for high level design", "Year": 2014, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"ecole polytechnique de montreal": 2.0}}], "source": "ES"}, {"DBLP title": "Critical-path-aware high-level synthesis with distributed controller for fast timing closure.", "DBLP authors": ["Seokhyun Lee", "Kiyoung Choi"], "year": 2014, "MAG papers": [{"PaperId": 1990026810, "PaperTitle": "critical path aware high level synthesis with distributed controller for fast timing closure", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"seoul national university": 2.0}}], "source": "ES"}, {"DBLP title": "Techniques for scalable and effective routability evaluation.", "DBLP authors": ["Yaoguang Wei", "Cliff C. N. Sze", "Natarajan Viswanathan", "Zhuo Li", "Charles J. Alpert", "Lakshmi N. Reddy", "Andrew D. Huber", "Gustavo E. T\u00e9llez", "Douglas Keller", "Sachin S. Sapatnekar"], "year": 2014, "MAG papers": [{"PaperId": 1998461455, "PaperTitle": "techniques for scalable and effective routability evaluation", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"ibm": 8.0, "university of minnesota": 2.0}}], "source": "ES"}, {"DBLP title": "Low-power skewed-load tests based on functional broadside tests.", "DBLP authors": ["Irith Pomeranz"], "year": 2014, "MAG papers": [{"PaperId": 2019618674, "PaperTitle": "low power skewed load tests based on functional broadside tests", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"purdue university": 1.0}}], "source": "ES"}, {"DBLP title": "Design-for-testability for multi-cycle broadside tests by holding of state variables.", "DBLP authors": ["Irith Pomeranz"], "year": 2014, "MAG papers": [{"PaperId": 2031532240, "PaperTitle": "design for testability for multi cycle broadside tests by holding of state variables", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"purdue university": 1.0}}], "source": "ES"}, {"DBLP title": "Reducing test cost of integrated, heterogeneous systems using pass-fail test data analysis.", "DBLP authors": ["Sounil Biswas", "Hongfei Wang", "R. D. (Shawn) Blanton"], "year": 2014, "MAG papers": [{"PaperId": 1985760828, "PaperTitle": "reducing test cost of integrated heterogeneous systems using pass fail test data analysis", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"carnegie mellon university": 3.0}}], "source": "ES"}, {"DBLP title": "BLAS: Block-level adaptive striping for solid-state drives.", "DBLP authors": ["Da-Wei Chang", "Hsin-Hung Chen", "Dau-Jieu Yang", "Hsung-Pin Chang"], "year": 2014, "MAG papers": [{"PaperId": 2099185950, "PaperTitle": "blas block level adaptive striping for solid state drives", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"national cheng kung university": 3.0, "national chung hsing university": 1.0}}], "source": "ES"}, {"DBLP title": "SPMCloud: Towards the Single-Chip Embedded ScratchPad Memory-Based Storage Cloud.", "DBLP authors": ["Luis Angel D. Bathen", "Nikil D. Dutt"], "year": 2014, "MAG papers": [{"PaperId": 2008282197, "PaperTitle": "spmcloud towards the single chip embedded scratchpad memory based storage cloud", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of california irvine": 2.0}}], "source": "ES"}, {"DBLP title": "MAESTRO - Holistic Actor-Oriented Modeling of Nonfunctional Properties and Firmware Behavior for MPSoCs.", "DBLP authors": ["Rafael Rosales", "Michael Gla\u00df", "J\u00fcrgen Teich", "Bo Wang", "Yang Xu", "Ralph Hasholzner"], "year": 2014, "MAG papers": [{"PaperId": 2061227787, "PaperTitle": "maestro holistic actor oriented modeling of nonfunctional properties and firmware behavior for mpsocs", "Year": 2014, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"intel mobile communications": 3.0, "university of erlangen nuremberg": 3.0}}], "source": "ES"}, {"DBLP title": "Integrated Coherence Prediction: Towards Efficient Cache Coherence on NoC-Based Multicore Architectures.", "DBLP authors": ["Libo Huang", "Zhiying Wang", "Nong Xiao", "Yongwen Wang", "Qiang Dou"], "year": 2014, "MAG papers": [{"PaperId": 2071208495, "PaperTitle": "integrated coherence prediction towards efficient cache coherence on noc based multicore architectures", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"national university of defense technology": 5.0}}], "source": "ES"}, {"DBLP title": "Garbage Collection for Multiversion Index in Flash-Based Embedded Databases.", "DBLP authors": ["Po-Chun Huang", "Yuan-Hao Chang", "Kam-yiu Lam", "Jiantao Wang", "Chien-Chin Huang"], "year": 2014, "MAG papers": [{"PaperId": 2156774110, "PaperTitle": "garbage collection for multiversion index in flash based embedded databases", "Year": 2014, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"academia sinica": 3.0, "city university of hong kong": 2.0}}], "source": "ES"}, {"DBLP title": "Power Modeling for GPU Architectures Using McPAT.", "DBLP authors": ["Jieun Lim", "Nagesh B. Lakshminarayana", "Hyesoon Kim", "William J. Song", "Sudhakar Yalamanchili", "Wonyong Sung"], "year": 2014, "MAG papers": [{"PaperId": 2043083835, "PaperTitle": "power modeling for gpu architectures using mcpat", "Year": 2014, "CitationCount": 42, "EstimatedCitation": 66, "Affiliations": {"georgia institute of technology": 4.0, "seoul national university": 2.0}}], "source": "ES"}, {"DBLP title": "Diagnosability of Component-Composition Graphs in the MM* Model.", "DBLP authors": ["Chia-Wei Lee", "Sun-Yuan Hsieh"], "year": 2014, "MAG papers": [{"PaperId": 1974204164, "PaperTitle": "diagnosability of component composition graphs in the mm model", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"national cheng kung university": 2.0}}], "source": "ES"}, {"DBLP title": "Exact Logic and Fault Simulation in Presence of Unknowns.", "DBLP authors": ["Dominik Erb", "Michael A. Kochte", "Matthias Sauer", "Stefan Hillebrecht", "Tobias Schubert", "Hans-Joachim Wunderlich", "Bernd Becker"], "year": 2014, "MAG papers": [{"PaperId": 2065005875, "PaperTitle": "exact logic and fault simulation in presence of unknowns", "Year": 2014, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"university of stuttgart": 2.0, "university of freiburg": 5.0}}], "source": "ES"}, {"DBLP title": "An Effective Floorplan-Guided Placement Algorithm for Large-Scale Mixed-Size Designs.", "DBLP authors": ["Jackey Z. Yan", "Natarajan Viswanathan", "Chris Chu"], "year": 2014, "MAG papers": [{"PaperId": 2064910292, "PaperTitle": "an effective floorplan guided placement algorithm for large scale mixed size designs", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"cadence design systems": 1.0, "ibm": 1.0, "iowa state university": 1.0}}], "source": "ES"}, {"DBLP title": "Integrated Resource Allocation and Binding in Clock Mesh Synthesis.", "DBLP authors": ["Minseok Kang", "Taewhan Kim"], "year": 2014, "MAG papers": [{"PaperId": 1978849206, "PaperTitle": "integrated resource allocation and binding in clock mesh synthesis", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"seoul national university": 2.0}}], "source": "ES"}, {"DBLP title": "Incremental Analysis of Power Grids Using Backward Random Walks.", "DBLP authors": ["Baktash Boghrati", "Sachin S. Sapatnekar"], "year": 2014, "MAG papers": [{"PaperId": 1965820479, "PaperTitle": "incremental analysis of power grids using backward random walks", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of minnesota": 2.0}}], "source": "ES"}, {"DBLP title": "Quantifying Notions of Extensibility in FlexRay Schedule Synthesis.", "DBLP authors": ["Reinhard Schneider", "Dip Goswami", "Samarjit Chakraborty", "Unmesh D. Bordoloi", "Petru Eles", "Zebo Peng"], "year": 2014, "MAG papers": [{"PaperId": 2043175197, "PaperTitle": "quantifying notions of extensibility in flexray schedule synthesis", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"linkoping university": 3.0, "technische universitat munchen": 2.0, "eindhoven university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Scalable Power Management Using Multilevel Reinforcement Learning for Multiprocessors.", "DBLP authors": ["Gung-Yu Pan", "Jing-Yang Jou", "Bo-Cheng Lai"], "year": 2014, "MAG papers": [{"PaperId": 2140768449, "PaperTitle": "scalable power management using multilevel reinforcement learning for multiprocessors", "Year": 2014, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"national chiao tung university": 3.0}}], "source": "ES"}, {"DBLP title": "WaveSync: Low-Latency Source-Synchronous Bypass Network-on-Chip Architecture.", "DBLP authors": ["Yoon Seok Yang", "Reeshav Kumar", "Gwan S. Choi", "Paul V. Gratz"], "year": 2014, "MAG papers": [{"PaperId": 2130311883, "PaperTitle": "wavesync low latency source synchronous bypass network on chip architecture", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"texas a m university": 4.0}}], "source": "ES"}, {"DBLP title": "Implementation and Analysis of History-Based Output Channel Selection Strategies for Adaptive Routers in Mesh NoCs.", "DBLP authors": ["John Jose", "Madhu Mutyam"], "year": 2014, "MAG papers": [{"PaperId": 1977636521, "PaperTitle": "implementation and analysis of history based output channel selection strategies for adaptive routers in mesh nocs", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"indian institute of technology madras": 2.0}}], "source": "ES"}, {"DBLP title": "Power and Area Efficiency NoC Router Design for Application-Specific SoC by Using Buffer Merging and Resource Sharing.", "DBLP authors": ["Kun-Lin Tsai", "Hao-Tse Chen", "Yo-An Lin"], "year": 2014, "MAG papers": [{"PaperId": 2090424385, "PaperTitle": "power and area efficiency noc router design for application specific soc by using buffer merging and resource sharing", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"tunghai university": 3.0}}], "source": "ES"}, {"DBLP title": "Multilevel Simulation of Nonfunctional Properties by Piecewise Evaluation.", "DBLP authors": ["Nadereh Hatami", "Rafal Baranowski", "Paolo Prinetto", "Hans-Joachim Wunderlich"], "year": 2014, "MAG papers": [{"PaperId": 2074256516, "PaperTitle": "multilevel simulation of nonfunctional properties by piecewise evaluation", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"polytechnic university of turin": 1.0, "university of stuttgart": 3.0}}], "source": "ES"}, {"DBLP title": "High-Level Test Synthesis: A Survey from Synthesis Process Flow Perspective.", "DBLP authors": ["Srivaths Ravi", "Michael Joseph"], "year": 2014, "MAG papers": [{"PaperId": 2038229614, "PaperTitle": "high level test synthesis a survey from synthesis process flow perspective", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"st joseph s college of engineering": 1.0}}], "source": "ES"}, {"DBLP title": "Statistical Peak Temperature Prediction and Thermal Yield Improvement for 3D Chip Multiprocessors.", "DBLP authors": ["Da-Cheng Juan", "Siddharth Garg", "Diana Marculescu"], "year": 2014, "MAG papers": [{"PaperId": 1981141412, "PaperTitle": "statistical peak temperature prediction and thermal yield improvement for 3d chip multiprocessors", "Year": 2014, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"carnegie mellon university": 2.0, "university of waterloo": 1.0}}], "source": "ES"}, {"DBLP title": "A Hybrid Technique for Discrete Gate Sizing Based on Lagrangian Relaxation.", "DBLP authors": ["Vinicius S. Livramento", "Chrystian Guth", "Jos\u00e9 Lu\u00eds Almada G\u00fcntzel", "Marcelo O. Johann"], "year": 2014, "MAG papers": [{"PaperId": 2040498220, "PaperTitle": "a hybrid technique for discrete gate sizing based on lagrangian relaxation", "Year": 2014, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"universidade federal de santa catarina": 3.0, "universidade federal do rio grande do sul": 1.0}}], "source": "ES"}, {"DBLP title": "Understanding SRAM Stability via Bifurcation Analysis: Analytical Models and Scaling Trends.", "DBLP authors": ["Yenpo Ho", "Garng M. Huang", "Peng Li"], "year": 2014, "MAG papers": [{"PaperId": 2089571499, "PaperTitle": "understanding sram stability via bifurcation analysis analytical models and scaling trends", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"texas a m university": 3.0}}], "source": "ES"}]