

================================================================
== Vitis HLS Report for 'delete_patch_1'
================================================================
* Date:           Thu Jul 11 15:45:21 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.012 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                       Loop Name                       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_391_1                                     |        ?|        ?|       845|          -|          -|     ?|        no|
        | + VITIS_LOOP_393_2_VITIS_LOOP_397_4_VITIS_LOOP_399_5  |      720|      720|         2|          1|          1|   720|       yes|
        | + VITIS_LOOP_407_6_VITIS_LOOP_409_7_VITIS_LOOP_411_8  |      120|      120|         2|          1|          1|   120|       yes|
        |- Loop 2                                               |      720|      720|         1|          1|          1|   720|       yes|
        |- Loop 3                                               |      120|      120|         1|          1|          1|   120|       yes|
        +-------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 1
  * Pipeline-3: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 4
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
  Pipeline-1 : II = 1, D = 2, States = { 6 7 }
  Pipeline-2 : II = 1, D = 1, States = { 9 }
  Pipeline-3 : II = 1, D = 1, States = { 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 12 2 
2 --> 3 9 
3 --> 5 4 
4 --> 3 
5 --> 6 
6 --> 8 7 
7 --> 6 
8 --> 2 
9 --> 10 9 
10 --> 11 
11 --> 12 11 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.86>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_4, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_3, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_2, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_1, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_0, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_31, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_30, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_29, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_28, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_27, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_26, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_25, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_24, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_23, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_22, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_21, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_20, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_19, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_18, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_17, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_16, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_15, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_14, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_13, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_12, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_11, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_10, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_9, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_8, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_7, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_6, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_5, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_4, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_3, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_2, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_1, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_0, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%index_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %index" [patchMaker.cpp:382]   --->   Operation 50 'read' 'index_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%n_patches_read_4 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %n_patches_read" [patchMaker.cpp:382]   --->   Operation 51 'read' 'n_patches_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node or_ln384)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %index_read, i32 31" [patchMaker.cpp:384]   --->   Operation 52 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.85ns)   --->   "%icmp_ln384 = icmp_slt  i32 %index_read, i32 %n_patches_read_4" [patchMaker.cpp:384]   --->   Operation 53 'icmp' 'icmp_ln384' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node or_ln384)   --->   "%xor_ln384 = xor i1 %icmp_ln384, i1 1" [patchMaker.cpp:384]   --->   Operation 54 'xor' 'xor_ln384' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384 = or i1 %tmp, i1 %xor_ln384" [patchMaker.cpp:384]   --->   Operation 55 'or' 'or_ln384' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln384 = br i1 %or_ln384, void, void %._crit_edge1" [patchMaker.cpp:384]   --->   Operation 56 'br' 'br_ln384' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.88ns)   --->   "%sub = add i32 %n_patches_read_4, i32 4294967295" [patchMaker.cpp:382]   --->   Operation 57 'add' 'sub' <Predicate = (!or_ln384)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.85ns)   --->   "%icmp_ln391 = icmp_sgt  i32 %sub, i32 %index_read" [patchMaker.cpp:391]   --->   Operation 58 'icmp' 'icmp_ln391' <Predicate = (!or_ln384)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln391 = br i1 %icmp_ln391, void %._crit_edge, void %.lr.ph" [patchMaker.cpp:391]   --->   Operation 59 'br' 'br_ln391' <Predicate = (!or_ln384)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln391 = zext i32 %index_read" [patchMaker.cpp:391]   --->   Operation 60 'zext' 'zext_ln391' <Predicate = (!or_ln384 & icmp_ln391)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%wide_trip_count = sext i32 %sub" [patchMaker.cpp:382]   --->   Operation 61 'sext' 'wide_trip_count' <Predicate = (!or_ln384 & icmp_ln391)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.38ns)   --->   "%br_ln391 = br void" [patchMaker.cpp:391]   --->   Operation 62 'br' 'br_ln391' <Predicate = (!or_ln384 & icmp_ln391)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.14>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%i = phi i64 %indvars_iv_next47, void, i64 %zext_ln391, void %.lr.ph" [patchMaker.cpp:391]   --->   Operation 63 'phi' 'i' <Predicate = (icmp_ln391)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln413 = trunc i64 %i" [patchMaker.cpp:413]   --->   Operation 64 'trunc' 'trunc_ln413' <Predicate = (icmp_ln391)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_231_cast = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i61.i2, i61 %trunc_ln413, i2 0" [patchMaker.cpp:391]   --->   Operation 65 'bitconcatenate' 'tmp_231_cast' <Predicate = (icmp_ln391)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (1.06ns)   --->   "%icmp_ln391_1 = icmp_eq  i64 %i, i64 %wide_trip_count" [patchMaker.cpp:391]   --->   Operation 66 'icmp' 'icmp_ln391_1' <Predicate = (icmp_ln391)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln391 = br i1 %icmp_ln391_1, void %.split164, void %._crit_edge.loopexit" [patchMaker.cpp:391]   --->   Operation 67 'br' 'br_ln391' <Predicate = (icmp_ln391)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%specloopname_ln391 = specloopname void @_ssdm_op_SpecLoopName, void @empty_37" [patchMaker.cpp:391]   --->   Operation 68 'specloopname' 'specloopname_ln391' <Predicate = (icmp_ln391 & !icmp_ln391_1)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (1.14ns)   --->   "%indvars_iv_next47 = add i64 %i, i64 1" [patchMaker.cpp:391]   --->   Operation 69 'add' 'indvars_iv_next47' <Predicate = (icmp_ln391 & !icmp_ln391_1)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln413_1 = trunc i64 %indvars_iv_next47" [patchMaker.cpp:413]   --->   Operation 70 'trunc' 'trunc_ln413_1' <Predicate = (icmp_ln391 & !icmp_ln391_1)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_233_cast = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i61.i2, i61 %trunc_ln413_1, i2 0" [patchMaker.cpp:393]   --->   Operation 71 'bitconcatenate' 'tmp_233_cast' <Predicate = (icmp_ln391 & !icmp_ln391_1)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.38ns)   --->   "%br_ln393 = br void" [patchMaker.cpp:393]   --->   Operation 72 'br' 'br_ln393' <Predicate = (icmp_ln391 & !icmp_ln391_1)> <Delay = 0.38>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 73 'br' 'br_ln0' <Predicate = (icmp_ln391 & icmp_ln391_1)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%empty_114 = trunc i32 %sub" [patchMaker.cpp:382]   --->   Operation 74 'trunc' 'empty_114' <Predicate = (icmp_ln391_1) | (!icmp_ln391)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_234_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty_114, i5 0" [patchMaker.cpp:382]   --->   Operation 75 'bitconcatenate' 'tmp_234_cast' <Predicate = (icmp_ln391_1) | (!icmp_ln391)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%empty_115 = trunc i32 %sub" [patchMaker.cpp:382]   --->   Operation 76 'trunc' 'empty_115' <Predicate = (icmp_ln391_1) | (!icmp_ln391)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_235_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %empty_115, i3 0" [patchMaker.cpp:382]   --->   Operation 77 'bitconcatenate' 'tmp_235_cast' <Predicate = (icmp_ln391_1) | (!icmp_ln391)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.72ns)   --->   "%empty_116 = sub i10 %tmp_234_cast, i10 %tmp_235_cast" [patchMaker.cpp:382]   --->   Operation 78 'sub' 'empty_116' <Predicate = (icmp_ln391_1) | (!icmp_ln391)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.38ns)   --->   "%br_ln424 = br void %memset.loop25" [patchMaker.cpp:424]   --->   Operation 79 'br' 'br_ln424' <Predicate = (icmp_ln391_1) | (!icmp_ln391)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 5.01>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%indvar_flatten37 = phi i10 0, void %.split164, i10 %add_ln393_1, void %arrayidx2414.exit" [patchMaker.cpp:393]   --->   Operation 80 'phi' 'indvar_flatten37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%a = phi i3 0, void %.split164, i3 %select_ln393_1, void %arrayidx2414.exit" [patchMaker.cpp:393]   --->   Operation 81 'phi' 'a' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%indvar_flatten13 = phi i8 0, void %.split164, i8 %select_ln395_2, void %arrayidx2414.exit" [patchMaker.cpp:395]   --->   Operation 82 'phi' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%b = phi i2 0, void %.split164, i2 %select_ln395_1, void %arrayidx2414.exit" [patchMaker.cpp:395]   --->   Operation 83 'phi' 'b' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i7 0, void %.split164, i7 %select_ln397_2, void %arrayidx2414.exit" [patchMaker.cpp:397]   --->   Operation 84 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%c = phi i5 0, void %.split164, i5 %select_ln397_1, void %arrayidx2414.exit" [patchMaker.cpp:397]   --->   Operation 85 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%d = phi i2 0, void %.split164, i2 %add_ln399, void %arrayidx2414.exit" [patchMaker.cpp:399]   --->   Operation 86 'phi' 'd' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.72ns)   --->   "%add_ln393_1 = add i10 %indvar_flatten37, i10 1" [patchMaker.cpp:393]   --->   Operation 87 'add' 'add_ln393_1' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 88 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.60ns)   --->   "%icmp_ln393 = icmp_eq  i10 %indvar_flatten37, i10 720" [patchMaker.cpp:393]   --->   Operation 89 'icmp' 'icmp_ln393' <Predicate = true> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln393 = br i1 %icmp_ln393, void %.split156, void %.preheader.preheader.preheader" [patchMaker.cpp:393]   --->   Operation 90 'br' 'br_ln393' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.57ns)   --->   "%add_ln393 = add i3 %a, i3 1" [patchMaker.cpp:393]   --->   Operation 91 'add' 'add_ln393' <Predicate = (!icmp_ln393)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_393_2_VITIS_LOOP_397_4_VITIS_LOOP_399_5_str"   --->   Operation 92 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln393)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%empty_112 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 720, i64 720, i64 720"   --->   Operation 93 'speclooptripcount' 'empty_112' <Predicate = (!icmp_ln393)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.58ns)   --->   "%icmp_ln395 = icmp_eq  i8 %indvar_flatten13, i8 144" [patchMaker.cpp:395]   --->   Operation 94 'icmp' 'icmp_ln395' <Predicate = (!icmp_ln393)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.27ns)   --->   "%select_ln393 = select i1 %icmp_ln395, i2 0, i2 %b" [patchMaker.cpp:393]   --->   Operation 95 'select' 'select_ln393' <Predicate = (!icmp_ln393)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.27ns)   --->   "%select_ln393_1 = select i1 %icmp_ln395, i3 %add_ln393, i3 %a" [patchMaker.cpp:393]   --->   Operation 96 'select' 'select_ln393_1' <Predicate = (!icmp_ln393)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln401 = zext i3 %select_ln393_1" [patchMaker.cpp:401]   --->   Operation 97 'zext' 'zext_ln401' <Predicate = (!icmp_ln393)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %select_ln393_1, i2 0" [patchMaker.cpp:401]   --->   Operation 98 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln393)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln401_1 = zext i5 %tmp_s" [patchMaker.cpp:401]   --->   Operation 99 'zext' 'zext_ln401_1' <Predicate = (!icmp_ln393)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.70ns)   --->   "%sub_ln401 = sub i6 %zext_ln401_1, i6 %zext_ln401" [patchMaker.cpp:401]   --->   Operation 100 'sub' 'sub_ln401' <Predicate = (!icmp_ln393)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln395 = sext i6 %sub_ln401" [patchMaker.cpp:395]   --->   Operation 101 'sext' 'sext_ln395' <Predicate = (!icmp_ln393)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 102 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln393)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.12ns)   --->   "%xor_ln393 = xor i1 %icmp_ln395, i1 1" [patchMaker.cpp:393]   --->   Operation 103 'xor' 'xor_ln393' <Predicate = (!icmp_ln393)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.34ns)   --->   "%icmp_ln399 = icmp_eq  i2 %d, i2 3" [patchMaker.cpp:399]   --->   Operation 104 'icmp' 'icmp_ln399' <Predicate = (!icmp_ln393)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node and_ln395)   --->   "%and_ln393 = and i1 %icmp_ln399, i1 %xor_ln393" [patchMaker.cpp:393]   --->   Operation 105 'and' 'and_ln393' <Predicate = (!icmp_ln393)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.59ns)   --->   "%icmp_ln397 = icmp_eq  i7 %indvar_flatten, i7 48" [patchMaker.cpp:397]   --->   Operation 106 'icmp' 'icmp_ln397' <Predicate = (!icmp_ln393)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.12ns)   --->   "%and_ln393_1 = and i1 %icmp_ln397, i1 %xor_ln393" [patchMaker.cpp:393]   --->   Operation 107 'and' 'and_ln393_1' <Predicate = (!icmp_ln393)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.43ns)   --->   "%add_ln395 = add i2 %select_ln393, i2 1" [patchMaker.cpp:395]   --->   Operation 108 'add' 'add_ln395' <Predicate = (!icmp_ln393)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_395_3_VITIS_LOOP_397_4_VITIS_LOOP_399_5_str"   --->   Operation 109 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln393)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.12ns)   --->   "%or_ln395 = or i1 %and_ln393_1, i1 %icmp_ln395" [patchMaker.cpp:395]   --->   Operation 110 'or' 'or_ln395' <Predicate = (!icmp_ln393)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (0.27ns)   --->   "%select_ln395 = select i1 %or_ln395, i5 0, i5 %c" [patchMaker.cpp:395]   --->   Operation 111 'select' 'select_ln395' <Predicate = (!icmp_ln393)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.27ns)   --->   "%select_ln395_1 = select i1 %and_ln393_1, i2 %add_ln395, i2 %select_ln393" [patchMaker.cpp:395]   --->   Operation 112 'select' 'select_ln395_1' <Predicate = (!icmp_ln393)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln401_2 = zext i2 %select_ln395_1" [patchMaker.cpp:401]   --->   Operation 113 'zext' 'zext_ln401_2' <Predicate = (!icmp_ln393)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.70ns)   --->   "%add_ln401 = add i7 %sext_ln395, i7 %zext_ln401_2" [patchMaker.cpp:401]   --->   Operation 114 'add' 'add_ln401' <Predicate = (!icmp_ln393)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_167 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %add_ln401, i4 0" [patchMaker.cpp:397]   --->   Operation 115 'bitconcatenate' 'tmp_167' <Predicate = (!icmp_ln393)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln397 = sext i11 %tmp_167" [patchMaker.cpp:397]   --->   Operation 116 'sext' 'sext_ln397' <Predicate = (!icmp_ln393)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 117 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln393)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node and_ln395)   --->   "%xor_ln395 = xor i1 %icmp_ln397, i1 1" [patchMaker.cpp:395]   --->   Operation 118 'xor' 'xor_ln395' <Predicate = (!icmp_ln393)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node and_ln395)   --->   "%or_ln395_1 = or i1 %icmp_ln395, i1 %xor_ln395" [patchMaker.cpp:395]   --->   Operation 119 'or' 'or_ln395_1' <Predicate = (!icmp_ln393)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln395 = and i1 %and_ln393, i1 %or_ln395_1" [patchMaker.cpp:395]   --->   Operation 120 'and' 'and_ln395' <Predicate = (!icmp_ln393)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (0.70ns)   --->   "%add_ln397 = add i5 %select_ln395, i5 1" [patchMaker.cpp:397]   --->   Operation 121 'add' 'add_ln397' <Predicate = (!icmp_ln393)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_397_4_VITIS_LOOP_399_5_str"   --->   Operation 122 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln393)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node select_ln397)   --->   "%or_ln397 = or i1 %and_ln395, i1 %and_ln393_1" [patchMaker.cpp:397]   --->   Operation 123 'or' 'or_ln397' <Predicate = (!icmp_ln393)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln397)   --->   "%or_ln397_1 = or i1 %or_ln397, i1 %icmp_ln395" [patchMaker.cpp:397]   --->   Operation 124 'or' 'or_ln397_1' <Predicate = (!icmp_ln393)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 125 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln397 = select i1 %or_ln397_1, i2 0, i2 %d" [patchMaker.cpp:397]   --->   Operation 125 'select' 'select_ln397' <Predicate = (!icmp_ln393)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 126 [1/1] (0.27ns)   --->   "%select_ln397_1 = select i1 %and_ln395, i5 %add_ln397, i5 %select_ln395" [patchMaker.cpp:397]   --->   Operation 126 'select' 'select_ln397_1' <Predicate = (!icmp_ln393)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln401_3 = zext i5 %select_ln397_1" [patchMaker.cpp:401]   --->   Operation 127 'zext' 'zext_ln401_3' <Predicate = (!icmp_ln393)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.73ns)   --->   "%add_ln401_1 = add i62 %sext_ln397, i62 %zext_ln401_3" [patchMaker.cpp:401]   --->   Operation 128 'add' 'add_ln401_1' <Predicate = (!icmp_ln393)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%trunc_ln401 = trunc i62 %add_ln401_1" [patchMaker.cpp:401]   --->   Operation 129 'trunc' 'trunc_ln401' <Predicate = (!icmp_ln393)> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln401_1 = trunc i62 %add_ln401_1" [patchMaker.cpp:401]   --->   Operation 130 'trunc' 'trunc_ln401_1' <Predicate = (!icmp_ln393)> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%p_shl_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln401_1, i2 0" [patchMaker.cpp:401]   --->   Operation 131 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln393)> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln401_1 = sub i10 %p_shl_cast, i10 %trunc_ln401" [patchMaker.cpp:401]   --->   Operation 132 'sub' 'sub_ln401_1' <Predicate = (!icmp_ln393)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 133 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln393)> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln401_4 = zext i2 %select_ln397" [patchMaker.cpp:401]   --->   Operation 134 'zext' 'zext_ln401_4' <Predicate = (!icmp_ln393)> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln401_2 = add i10 %sub_ln401_1, i10 %zext_ln401_4" [patchMaker.cpp:401]   --->   Operation 135 'add' 'add_ln401_2' <Predicate = (!icmp_ln393)> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln401_5 = zext i10 %add_ln401_2" [patchMaker.cpp:401]   --->   Operation 136 'zext' 'zext_ln401_5' <Predicate = (!icmp_ln393)> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%patches_superpoints_0_addr_2 = getelementptr i64 %patches_superpoints_0, i64 0, i64 %zext_ln401_5" [patchMaker.cpp:401]   --->   Operation 137 'getelementptr' 'patches_superpoints_0_addr_2' <Predicate = (!icmp_ln393)> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%patches_superpoints_1_addr_2 = getelementptr i64 %patches_superpoints_1, i64 0, i64 %zext_ln401_5" [patchMaker.cpp:401]   --->   Operation 138 'getelementptr' 'patches_superpoints_1_addr_2' <Predicate = (!icmp_ln393)> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%patches_superpoints_2_addr_2 = getelementptr i64 %patches_superpoints_2, i64 0, i64 %zext_ln401_5" [patchMaker.cpp:401]   --->   Operation 139 'getelementptr' 'patches_superpoints_2_addr_2' <Predicate = (!icmp_ln393)> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%patches_superpoints_3_addr_2 = getelementptr i64 %patches_superpoints_3, i64 0, i64 %zext_ln401_5" [patchMaker.cpp:401]   --->   Operation 140 'getelementptr' 'patches_superpoints_3_addr_2' <Predicate = (!icmp_ln393)> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%patches_superpoints_4_addr_2 = getelementptr i64 %patches_superpoints_4, i64 0, i64 %zext_ln401_5" [patchMaker.cpp:401]   --->   Operation 141 'getelementptr' 'patches_superpoints_4_addr_2' <Predicate = (!icmp_ln393)> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%patches_superpoints_5_addr_2 = getelementptr i64 %patches_superpoints_5, i64 0, i64 %zext_ln401_5" [patchMaker.cpp:401]   --->   Operation 142 'getelementptr' 'patches_superpoints_5_addr_2' <Predicate = (!icmp_ln393)> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%patches_superpoints_6_addr_2 = getelementptr i64 %patches_superpoints_6, i64 0, i64 %zext_ln401_5" [patchMaker.cpp:401]   --->   Operation 143 'getelementptr' 'patches_superpoints_6_addr_2' <Predicate = (!icmp_ln393)> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%patches_superpoints_7_addr_2 = getelementptr i64 %patches_superpoints_7, i64 0, i64 %zext_ln401_5" [patchMaker.cpp:401]   --->   Operation 144 'getelementptr' 'patches_superpoints_7_addr_2' <Predicate = (!icmp_ln393)> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%patches_superpoints_8_addr_2 = getelementptr i64 %patches_superpoints_8, i64 0, i64 %zext_ln401_5" [patchMaker.cpp:401]   --->   Operation 145 'getelementptr' 'patches_superpoints_8_addr_2' <Predicate = (!icmp_ln393)> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%patches_superpoints_9_addr_2 = getelementptr i64 %patches_superpoints_9, i64 0, i64 %zext_ln401_5" [patchMaker.cpp:401]   --->   Operation 146 'getelementptr' 'patches_superpoints_9_addr_2' <Predicate = (!icmp_ln393)> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%patches_superpoints_10_addr_2 = getelementptr i64 %patches_superpoints_10, i64 0, i64 %zext_ln401_5" [patchMaker.cpp:401]   --->   Operation 147 'getelementptr' 'patches_superpoints_10_addr_2' <Predicate = (!icmp_ln393)> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%patches_superpoints_11_addr_2 = getelementptr i64 %patches_superpoints_11, i64 0, i64 %zext_ln401_5" [patchMaker.cpp:401]   --->   Operation 148 'getelementptr' 'patches_superpoints_11_addr_2' <Predicate = (!icmp_ln393)> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%patches_superpoints_12_addr_2 = getelementptr i64 %patches_superpoints_12, i64 0, i64 %zext_ln401_5" [patchMaker.cpp:401]   --->   Operation 149 'getelementptr' 'patches_superpoints_12_addr_2' <Predicate = (!icmp_ln393)> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%patches_superpoints_13_addr_2 = getelementptr i64 %patches_superpoints_13, i64 0, i64 %zext_ln401_5" [patchMaker.cpp:401]   --->   Operation 150 'getelementptr' 'patches_superpoints_13_addr_2' <Predicate = (!icmp_ln393)> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%patches_superpoints_14_addr_2 = getelementptr i64 %patches_superpoints_14, i64 0, i64 %zext_ln401_5" [patchMaker.cpp:401]   --->   Operation 151 'getelementptr' 'patches_superpoints_14_addr_2' <Predicate = (!icmp_ln393)> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%patches_superpoints_15_addr_2 = getelementptr i64 %patches_superpoints_15, i64 0, i64 %zext_ln401_5" [patchMaker.cpp:401]   --->   Operation 152 'getelementptr' 'patches_superpoints_15_addr_2' <Predicate = (!icmp_ln393)> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%patches_superpoints_16_addr_2 = getelementptr i64 %patches_superpoints_16, i64 0, i64 %zext_ln401_5" [patchMaker.cpp:401]   --->   Operation 153 'getelementptr' 'patches_superpoints_16_addr_2' <Predicate = (!icmp_ln393)> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%patches_superpoints_17_addr_2 = getelementptr i64 %patches_superpoints_17, i64 0, i64 %zext_ln401_5" [patchMaker.cpp:401]   --->   Operation 154 'getelementptr' 'patches_superpoints_17_addr_2' <Predicate = (!icmp_ln393)> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%patches_superpoints_18_addr_2 = getelementptr i64 %patches_superpoints_18, i64 0, i64 %zext_ln401_5" [patchMaker.cpp:401]   --->   Operation 155 'getelementptr' 'patches_superpoints_18_addr_2' <Predicate = (!icmp_ln393)> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%patches_superpoints_19_addr_2 = getelementptr i64 %patches_superpoints_19, i64 0, i64 %zext_ln401_5" [patchMaker.cpp:401]   --->   Operation 156 'getelementptr' 'patches_superpoints_19_addr_2' <Predicate = (!icmp_ln393)> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%patches_superpoints_20_addr_2 = getelementptr i64 %patches_superpoints_20, i64 0, i64 %zext_ln401_5" [patchMaker.cpp:401]   --->   Operation 157 'getelementptr' 'patches_superpoints_20_addr_2' <Predicate = (!icmp_ln393)> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "%patches_superpoints_21_addr_2 = getelementptr i64 %patches_superpoints_21, i64 0, i64 %zext_ln401_5" [patchMaker.cpp:401]   --->   Operation 158 'getelementptr' 'patches_superpoints_21_addr_2' <Predicate = (!icmp_ln393)> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%patches_superpoints_22_addr_2 = getelementptr i64 %patches_superpoints_22, i64 0, i64 %zext_ln401_5" [patchMaker.cpp:401]   --->   Operation 159 'getelementptr' 'patches_superpoints_22_addr_2' <Predicate = (!icmp_ln393)> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%patches_superpoints_23_addr_2 = getelementptr i64 %patches_superpoints_23, i64 0, i64 %zext_ln401_5" [patchMaker.cpp:401]   --->   Operation 160 'getelementptr' 'patches_superpoints_23_addr_2' <Predicate = (!icmp_ln393)> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%patches_superpoints_24_addr_2 = getelementptr i64 %patches_superpoints_24, i64 0, i64 %zext_ln401_5" [patchMaker.cpp:401]   --->   Operation 161 'getelementptr' 'patches_superpoints_24_addr_2' <Predicate = (!icmp_ln393)> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "%patches_superpoints_25_addr_2 = getelementptr i64 %patches_superpoints_25, i64 0, i64 %zext_ln401_5" [patchMaker.cpp:401]   --->   Operation 162 'getelementptr' 'patches_superpoints_25_addr_2' <Predicate = (!icmp_ln393)> <Delay = 0.00>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%patches_superpoints_26_addr_2 = getelementptr i64 %patches_superpoints_26, i64 0, i64 %zext_ln401_5" [patchMaker.cpp:401]   --->   Operation 163 'getelementptr' 'patches_superpoints_26_addr_2' <Predicate = (!icmp_ln393)> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%patches_superpoints_27_addr_2 = getelementptr i64 %patches_superpoints_27, i64 0, i64 %zext_ln401_5" [patchMaker.cpp:401]   --->   Operation 164 'getelementptr' 'patches_superpoints_27_addr_2' <Predicate = (!icmp_ln393)> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%patches_superpoints_28_addr_2 = getelementptr i64 %patches_superpoints_28, i64 0, i64 %zext_ln401_5" [patchMaker.cpp:401]   --->   Operation 165 'getelementptr' 'patches_superpoints_28_addr_2' <Predicate = (!icmp_ln393)> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%patches_superpoints_29_addr_2 = getelementptr i64 %patches_superpoints_29, i64 0, i64 %zext_ln401_5" [patchMaker.cpp:401]   --->   Operation 166 'getelementptr' 'patches_superpoints_29_addr_2' <Predicate = (!icmp_ln393)> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%patches_superpoints_30_addr_2 = getelementptr i64 %patches_superpoints_30, i64 0, i64 %zext_ln401_5" [patchMaker.cpp:401]   --->   Operation 167 'getelementptr' 'patches_superpoints_30_addr_2' <Predicate = (!icmp_ln393)> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%patches_superpoints_31_addr_3 = getelementptr i64 %patches_superpoints_31, i64 0, i64 %zext_ln401_5" [patchMaker.cpp:401]   --->   Operation 168 'getelementptr' 'patches_superpoints_31_addr_3' <Predicate = (!icmp_ln393)> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%specloopname_ln399 = specloopname void @_ssdm_op_SpecLoopName, void @empty_35" [patchMaker.cpp:399]   --->   Operation 169 'specloopname' 'specloopname_ln399' <Predicate = (!icmp_ln393)> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (0.59ns)   --->   "%switch_ln401 = switch i64 %i, void %arrayidx1410.case.0, i64 30, void %arrayidx1410.case.31, i64 0, void %arrayidx1410.case.1, i64 1, void %arrayidx1410.case.2, i64 2, void %arrayidx1410.case.3, i64 3, void %arrayidx1410.case.4, i64 4, void %arrayidx1410.case.5, i64 5, void %arrayidx1410.case.6, i64 6, void %arrayidx1410.case.7, i64 7, void %arrayidx1410.case.8, i64 8, void %arrayidx1410.case.9, i64 9, void %arrayidx1410.case.10, i64 10, void %arrayidx1410.case.11, i64 11, void %arrayidx1410.case.12, i64 12, void %arrayidx1410.case.13, i64 13, void %arrayidx1410.case.14, i64 14, void %arrayidx1410.case.15, i64 15, void %arrayidx1410.case.16, i64 16, void %arrayidx1410.case.17, i64 17, void %arrayidx1410.case.18, i64 18, void %arrayidx1410.case.19, i64 19, void %arrayidx1410.case.20, i64 20, void %arrayidx1410.case.21, i64 21, void %arrayidx1410.case.22, i64 22, void %arrayidx1410.case.23, i64 23, void %arrayidx1410.case.24, i64 24, void %arrayidx1410.case.25, i64 25, void %arrayidx1410.case.26, i64 26, void %arrayidx1410.case.27, i64 27, void %arrayidx1410.case.28, i64 28, void %arrayidx1410.case.29, i64 29, void %arrayidx1410.case.30" [patchMaker.cpp:401]   --->   Operation 170 'switch' 'switch_ln401' <Predicate = (!icmp_ln393)> <Delay = 0.59>
ST_3 : Operation 171 [2/2] (1.20ns)   --->   "%patches_superpoints_30_load = load i10 %patches_superpoints_30_addr_2" [patchMaker.cpp:401]   --->   Operation 171 'load' 'patches_superpoints_30_load' <Predicate = (!icmp_ln393 & i == 29)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_3 : Operation 172 [2/2] (1.20ns)   --->   "%patches_superpoints_29_load = load i10 %patches_superpoints_29_addr_2" [patchMaker.cpp:401]   --->   Operation 172 'load' 'patches_superpoints_29_load' <Predicate = (!icmp_ln393 & i == 28)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_3 : Operation 173 [2/2] (1.20ns)   --->   "%patches_superpoints_28_load = load i10 %patches_superpoints_28_addr_2" [patchMaker.cpp:401]   --->   Operation 173 'load' 'patches_superpoints_28_load' <Predicate = (!icmp_ln393 & i == 27)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_3 : Operation 174 [2/2] (1.20ns)   --->   "%patches_superpoints_27_load = load i10 %patches_superpoints_27_addr_2" [patchMaker.cpp:401]   --->   Operation 174 'load' 'patches_superpoints_27_load' <Predicate = (!icmp_ln393 & i == 26)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_3 : Operation 175 [2/2] (1.20ns)   --->   "%patches_superpoints_26_load = load i10 %patches_superpoints_26_addr_2" [patchMaker.cpp:401]   --->   Operation 175 'load' 'patches_superpoints_26_load' <Predicate = (!icmp_ln393 & i == 25)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_3 : Operation 176 [2/2] (1.20ns)   --->   "%patches_superpoints_25_load = load i10 %patches_superpoints_25_addr_2" [patchMaker.cpp:401]   --->   Operation 176 'load' 'patches_superpoints_25_load' <Predicate = (!icmp_ln393 & i == 24)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_3 : Operation 177 [2/2] (1.20ns)   --->   "%patches_superpoints_24_load = load i10 %patches_superpoints_24_addr_2" [patchMaker.cpp:401]   --->   Operation 177 'load' 'patches_superpoints_24_load' <Predicate = (!icmp_ln393 & i == 23)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_3 : Operation 178 [2/2] (1.20ns)   --->   "%patches_superpoints_23_load = load i10 %patches_superpoints_23_addr_2" [patchMaker.cpp:401]   --->   Operation 178 'load' 'patches_superpoints_23_load' <Predicate = (!icmp_ln393 & i == 22)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_3 : Operation 179 [2/2] (1.20ns)   --->   "%patches_superpoints_22_load = load i10 %patches_superpoints_22_addr_2" [patchMaker.cpp:401]   --->   Operation 179 'load' 'patches_superpoints_22_load' <Predicate = (!icmp_ln393 & i == 21)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_3 : Operation 180 [2/2] (1.20ns)   --->   "%patches_superpoints_21_load = load i10 %patches_superpoints_21_addr_2" [patchMaker.cpp:401]   --->   Operation 180 'load' 'patches_superpoints_21_load' <Predicate = (!icmp_ln393 & i == 20)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_3 : Operation 181 [2/2] (1.20ns)   --->   "%patches_superpoints_20_load = load i10 %patches_superpoints_20_addr_2" [patchMaker.cpp:401]   --->   Operation 181 'load' 'patches_superpoints_20_load' <Predicate = (!icmp_ln393 & i == 19)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_3 : Operation 182 [2/2] (1.20ns)   --->   "%patches_superpoints_19_load = load i10 %patches_superpoints_19_addr_2" [patchMaker.cpp:401]   --->   Operation 182 'load' 'patches_superpoints_19_load' <Predicate = (!icmp_ln393 & i == 18)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_3 : Operation 183 [2/2] (1.20ns)   --->   "%patches_superpoints_18_load = load i10 %patches_superpoints_18_addr_2" [patchMaker.cpp:401]   --->   Operation 183 'load' 'patches_superpoints_18_load' <Predicate = (!icmp_ln393 & i == 17)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_3 : Operation 184 [2/2] (1.20ns)   --->   "%patches_superpoints_17_load = load i10 %patches_superpoints_17_addr_2" [patchMaker.cpp:401]   --->   Operation 184 'load' 'patches_superpoints_17_load' <Predicate = (!icmp_ln393 & i == 16)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_3 : Operation 185 [2/2] (1.20ns)   --->   "%patches_superpoints_16_load = load i10 %patches_superpoints_16_addr_2" [patchMaker.cpp:401]   --->   Operation 185 'load' 'patches_superpoints_16_load' <Predicate = (!icmp_ln393 & i == 15)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_3 : Operation 186 [2/2] (1.20ns)   --->   "%patches_superpoints_15_load = load i10 %patches_superpoints_15_addr_2" [patchMaker.cpp:401]   --->   Operation 186 'load' 'patches_superpoints_15_load' <Predicate = (!icmp_ln393 & i == 14)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_3 : Operation 187 [2/2] (1.20ns)   --->   "%patches_superpoints_14_load = load i10 %patches_superpoints_14_addr_2" [patchMaker.cpp:401]   --->   Operation 187 'load' 'patches_superpoints_14_load' <Predicate = (!icmp_ln393 & i == 13)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_3 : Operation 188 [2/2] (1.20ns)   --->   "%patches_superpoints_13_load = load i10 %patches_superpoints_13_addr_2" [patchMaker.cpp:401]   --->   Operation 188 'load' 'patches_superpoints_13_load' <Predicate = (!icmp_ln393 & i == 12)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_3 : Operation 189 [2/2] (1.20ns)   --->   "%patches_superpoints_12_load = load i10 %patches_superpoints_12_addr_2" [patchMaker.cpp:401]   --->   Operation 189 'load' 'patches_superpoints_12_load' <Predicate = (!icmp_ln393 & i == 11)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_3 : Operation 190 [2/2] (1.20ns)   --->   "%patches_superpoints_11_load = load i10 %patches_superpoints_11_addr_2" [patchMaker.cpp:401]   --->   Operation 190 'load' 'patches_superpoints_11_load' <Predicate = (!icmp_ln393 & i == 10)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_3 : Operation 191 [2/2] (1.20ns)   --->   "%patches_superpoints_10_load = load i10 %patches_superpoints_10_addr_2" [patchMaker.cpp:401]   --->   Operation 191 'load' 'patches_superpoints_10_load' <Predicate = (!icmp_ln393 & i == 9)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_3 : Operation 192 [2/2] (1.20ns)   --->   "%patches_superpoints_9_load = load i10 %patches_superpoints_9_addr_2" [patchMaker.cpp:401]   --->   Operation 192 'load' 'patches_superpoints_9_load' <Predicate = (!icmp_ln393 & i == 8)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_3 : Operation 193 [2/2] (1.20ns)   --->   "%patches_superpoints_8_load = load i10 %patches_superpoints_8_addr_2" [patchMaker.cpp:401]   --->   Operation 193 'load' 'patches_superpoints_8_load' <Predicate = (!icmp_ln393 & i == 7)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_3 : Operation 194 [2/2] (1.20ns)   --->   "%patches_superpoints_7_load = load i10 %patches_superpoints_7_addr_2" [patchMaker.cpp:401]   --->   Operation 194 'load' 'patches_superpoints_7_load' <Predicate = (!icmp_ln393 & i == 6)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_3 : Operation 195 [2/2] (1.20ns)   --->   "%patches_superpoints_6_load = load i10 %patches_superpoints_6_addr_2" [patchMaker.cpp:401]   --->   Operation 195 'load' 'patches_superpoints_6_load' <Predicate = (!icmp_ln393 & i == 5)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_3 : Operation 196 [2/2] (1.20ns)   --->   "%patches_superpoints_5_load = load i10 %patches_superpoints_5_addr_2" [patchMaker.cpp:401]   --->   Operation 196 'load' 'patches_superpoints_5_load' <Predicate = (!icmp_ln393 & i == 4)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_3 : Operation 197 [2/2] (1.20ns)   --->   "%patches_superpoints_4_load = load i10 %patches_superpoints_4_addr_2" [patchMaker.cpp:401]   --->   Operation 197 'load' 'patches_superpoints_4_load' <Predicate = (!icmp_ln393 & i == 3)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_3 : Operation 198 [2/2] (1.20ns)   --->   "%patches_superpoints_3_load = load i10 %patches_superpoints_3_addr_2" [patchMaker.cpp:401]   --->   Operation 198 'load' 'patches_superpoints_3_load' <Predicate = (!icmp_ln393 & i == 2)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_3 : Operation 199 [2/2] (1.20ns)   --->   "%patches_superpoints_2_load = load i10 %patches_superpoints_2_addr_2" [patchMaker.cpp:401]   --->   Operation 199 'load' 'patches_superpoints_2_load' <Predicate = (!icmp_ln393 & i == 1)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_3 : Operation 200 [2/2] (1.20ns)   --->   "%patches_superpoints_1_load = load i10 %patches_superpoints_1_addr_2" [patchMaker.cpp:401]   --->   Operation 200 'load' 'patches_superpoints_1_load' <Predicate = (!icmp_ln393 & i == 0)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_3 : Operation 201 [2/2] (1.20ns)   --->   "%patches_superpoints_31_load = load i10 %patches_superpoints_31_addr_3" [patchMaker.cpp:401]   --->   Operation 201 'load' 'patches_superpoints_31_load' <Predicate = (!icmp_ln393 & i == 30)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_3 : Operation 202 [2/2] (1.20ns)   --->   "%patches_superpoints_0_load = load i10 %patches_superpoints_0_addr_2" [patchMaker.cpp:401]   --->   Operation 202 'load' 'patches_superpoints_0_load' <Predicate = (!icmp_ln393 & i != 30 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6 & i != 7 & i != 8 & i != 9 & i != 10 & i != 11 & i != 12 & i != 13 & i != 14 & i != 15 & i != 16 & i != 17 & i != 18 & i != 19 & i != 20 & i != 21 & i != 22 & i != 23 & i != 24 & i != 25 & i != 26 & i != 27 & i != 28 & i != 29)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_3 : Operation 203 [1/1] (0.59ns)   --->   "%switch_ln401 = switch i64 %i, void %arrayidx2414.case.0, i64 31, void %arrayidx2414.case.31, i64 1, void %arrayidx2414.case.1, i64 2, void %arrayidx2414.case.2, i64 3, void %arrayidx2414.case.3, i64 4, void %arrayidx2414.case.4, i64 5, void %arrayidx2414.case.5, i64 6, void %arrayidx2414.case.6, i64 7, void %arrayidx2414.case.7, i64 8, void %arrayidx2414.case.8, i64 9, void %arrayidx2414.case.9, i64 10, void %arrayidx2414.case.10, i64 11, void %arrayidx2414.case.11, i64 12, void %arrayidx2414.case.12, i64 13, void %arrayidx2414.case.13, i64 14, void %arrayidx2414.case.14, i64 15, void %arrayidx2414.case.15, i64 16, void %arrayidx2414.case.16, i64 17, void %arrayidx2414.case.17, i64 18, void %arrayidx2414.case.18, i64 19, void %arrayidx2414.case.19, i64 20, void %arrayidx2414.case.20, i64 21, void %arrayidx2414.case.21, i64 22, void %arrayidx2414.case.22, i64 23, void %arrayidx2414.case.23, i64 24, void %arrayidx2414.case.24, i64 25, void %arrayidx2414.case.25, i64 26, void %arrayidx2414.case.26, i64 27, void %arrayidx2414.case.27, i64 28, void %arrayidx2414.case.28, i64 29, void %arrayidx2414.case.29, i64 30, void %arrayidx2414.case.30" [patchMaker.cpp:401]   --->   Operation 203 'switch' 'switch_ln401' <Predicate = (!icmp_ln393)> <Delay = 0.59>
ST_3 : Operation 204 [1/1] (0.43ns)   --->   "%add_ln399 = add i2 %select_ln397, i2 1" [patchMaker.cpp:399]   --->   Operation 204 'add' 'add_ln399' <Predicate = (!icmp_ln393)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 205 [1/1] (0.70ns)   --->   "%add_ln397_1 = add i7 %indvar_flatten, i7 1" [patchMaker.cpp:397]   --->   Operation 205 'add' 'add_ln397_1' <Predicate = (!icmp_ln393)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 206 [1/1] (0.30ns)   --->   "%select_ln397_2 = select i1 %or_ln395, i7 1, i7 %add_ln397_1" [patchMaker.cpp:397]   --->   Operation 206 'select' 'select_ln397_2' <Predicate = (!icmp_ln393)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 207 [1/1] (0.70ns)   --->   "%add_ln395_1 = add i8 %indvar_flatten13, i8 1" [patchMaker.cpp:395]   --->   Operation 207 'add' 'add_ln395_1' <Predicate = (!icmp_ln393)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 208 [1/1] (0.30ns)   --->   "%select_ln395_2 = select i1 %icmp_ln395, i8 1, i8 %add_ln395_1" [patchMaker.cpp:395]   --->   Operation 208 'select' 'select_ln395_2' <Predicate = (!icmp_ln393)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 209 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 209 'br' 'br_ln0' <Predicate = (!icmp_ln393)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.05>
ST_4 : Operation 210 [1/2] (1.20ns)   --->   "%patches_superpoints_30_load = load i10 %patches_superpoints_30_addr_2" [patchMaker.cpp:401]   --->   Operation 210 'load' 'patches_superpoints_30_load' <Predicate = (!icmp_ln393 & i == 29)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_4 : Operation 211 [1/1] (0.65ns)   --->   "%br_ln401 = br void %arrayidx1410.exit" [patchMaker.cpp:401]   --->   Operation 211 'br' 'br_ln401' <Predicate = (!icmp_ln393 & i == 29)> <Delay = 0.65>
ST_4 : Operation 212 [1/2] (1.20ns)   --->   "%patches_superpoints_29_load = load i10 %patches_superpoints_29_addr_2" [patchMaker.cpp:401]   --->   Operation 212 'load' 'patches_superpoints_29_load' <Predicate = (!icmp_ln393 & i == 28)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_4 : Operation 213 [1/1] (0.65ns)   --->   "%br_ln401 = br void %arrayidx1410.exit" [patchMaker.cpp:401]   --->   Operation 213 'br' 'br_ln401' <Predicate = (!icmp_ln393 & i == 28)> <Delay = 0.65>
ST_4 : Operation 214 [1/2] (1.20ns)   --->   "%patches_superpoints_28_load = load i10 %patches_superpoints_28_addr_2" [patchMaker.cpp:401]   --->   Operation 214 'load' 'patches_superpoints_28_load' <Predicate = (!icmp_ln393 & i == 27)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_4 : Operation 215 [1/1] (0.65ns)   --->   "%br_ln401 = br void %arrayidx1410.exit" [patchMaker.cpp:401]   --->   Operation 215 'br' 'br_ln401' <Predicate = (!icmp_ln393 & i == 27)> <Delay = 0.65>
ST_4 : Operation 216 [1/2] (1.20ns)   --->   "%patches_superpoints_27_load = load i10 %patches_superpoints_27_addr_2" [patchMaker.cpp:401]   --->   Operation 216 'load' 'patches_superpoints_27_load' <Predicate = (!icmp_ln393 & i == 26)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_4 : Operation 217 [1/1] (0.65ns)   --->   "%br_ln401 = br void %arrayidx1410.exit" [patchMaker.cpp:401]   --->   Operation 217 'br' 'br_ln401' <Predicate = (!icmp_ln393 & i == 26)> <Delay = 0.65>
ST_4 : Operation 218 [1/2] (1.20ns)   --->   "%patches_superpoints_26_load = load i10 %patches_superpoints_26_addr_2" [patchMaker.cpp:401]   --->   Operation 218 'load' 'patches_superpoints_26_load' <Predicate = (!icmp_ln393 & i == 25)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_4 : Operation 219 [1/1] (0.65ns)   --->   "%br_ln401 = br void %arrayidx1410.exit" [patchMaker.cpp:401]   --->   Operation 219 'br' 'br_ln401' <Predicate = (!icmp_ln393 & i == 25)> <Delay = 0.65>
ST_4 : Operation 220 [1/2] (1.20ns)   --->   "%patches_superpoints_25_load = load i10 %patches_superpoints_25_addr_2" [patchMaker.cpp:401]   --->   Operation 220 'load' 'patches_superpoints_25_load' <Predicate = (!icmp_ln393 & i == 24)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_4 : Operation 221 [1/1] (0.65ns)   --->   "%br_ln401 = br void %arrayidx1410.exit" [patchMaker.cpp:401]   --->   Operation 221 'br' 'br_ln401' <Predicate = (!icmp_ln393 & i == 24)> <Delay = 0.65>
ST_4 : Operation 222 [1/2] (1.20ns)   --->   "%patches_superpoints_24_load = load i10 %patches_superpoints_24_addr_2" [patchMaker.cpp:401]   --->   Operation 222 'load' 'patches_superpoints_24_load' <Predicate = (!icmp_ln393 & i == 23)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_4 : Operation 223 [1/1] (0.65ns)   --->   "%br_ln401 = br void %arrayidx1410.exit" [patchMaker.cpp:401]   --->   Operation 223 'br' 'br_ln401' <Predicate = (!icmp_ln393 & i == 23)> <Delay = 0.65>
ST_4 : Operation 224 [1/2] (1.20ns)   --->   "%patches_superpoints_23_load = load i10 %patches_superpoints_23_addr_2" [patchMaker.cpp:401]   --->   Operation 224 'load' 'patches_superpoints_23_load' <Predicate = (!icmp_ln393 & i == 22)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_4 : Operation 225 [1/1] (0.65ns)   --->   "%br_ln401 = br void %arrayidx1410.exit" [patchMaker.cpp:401]   --->   Operation 225 'br' 'br_ln401' <Predicate = (!icmp_ln393 & i == 22)> <Delay = 0.65>
ST_4 : Operation 226 [1/2] (1.20ns)   --->   "%patches_superpoints_22_load = load i10 %patches_superpoints_22_addr_2" [patchMaker.cpp:401]   --->   Operation 226 'load' 'patches_superpoints_22_load' <Predicate = (!icmp_ln393 & i == 21)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_4 : Operation 227 [1/1] (0.65ns)   --->   "%br_ln401 = br void %arrayidx1410.exit" [patchMaker.cpp:401]   --->   Operation 227 'br' 'br_ln401' <Predicate = (!icmp_ln393 & i == 21)> <Delay = 0.65>
ST_4 : Operation 228 [1/2] (1.20ns)   --->   "%patches_superpoints_21_load = load i10 %patches_superpoints_21_addr_2" [patchMaker.cpp:401]   --->   Operation 228 'load' 'patches_superpoints_21_load' <Predicate = (!icmp_ln393 & i == 20)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_4 : Operation 229 [1/1] (0.65ns)   --->   "%br_ln401 = br void %arrayidx1410.exit" [patchMaker.cpp:401]   --->   Operation 229 'br' 'br_ln401' <Predicate = (!icmp_ln393 & i == 20)> <Delay = 0.65>
ST_4 : Operation 230 [1/2] (1.20ns)   --->   "%patches_superpoints_20_load = load i10 %patches_superpoints_20_addr_2" [patchMaker.cpp:401]   --->   Operation 230 'load' 'patches_superpoints_20_load' <Predicate = (!icmp_ln393 & i == 19)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_4 : Operation 231 [1/1] (0.65ns)   --->   "%br_ln401 = br void %arrayidx1410.exit" [patchMaker.cpp:401]   --->   Operation 231 'br' 'br_ln401' <Predicate = (!icmp_ln393 & i == 19)> <Delay = 0.65>
ST_4 : Operation 232 [1/2] (1.20ns)   --->   "%patches_superpoints_19_load = load i10 %patches_superpoints_19_addr_2" [patchMaker.cpp:401]   --->   Operation 232 'load' 'patches_superpoints_19_load' <Predicate = (!icmp_ln393 & i == 18)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_4 : Operation 233 [1/1] (0.65ns)   --->   "%br_ln401 = br void %arrayidx1410.exit" [patchMaker.cpp:401]   --->   Operation 233 'br' 'br_ln401' <Predicate = (!icmp_ln393 & i == 18)> <Delay = 0.65>
ST_4 : Operation 234 [1/2] (1.20ns)   --->   "%patches_superpoints_18_load = load i10 %patches_superpoints_18_addr_2" [patchMaker.cpp:401]   --->   Operation 234 'load' 'patches_superpoints_18_load' <Predicate = (!icmp_ln393 & i == 17)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_4 : Operation 235 [1/1] (0.65ns)   --->   "%br_ln401 = br void %arrayidx1410.exit" [patchMaker.cpp:401]   --->   Operation 235 'br' 'br_ln401' <Predicate = (!icmp_ln393 & i == 17)> <Delay = 0.65>
ST_4 : Operation 236 [1/2] (1.20ns)   --->   "%patches_superpoints_17_load = load i10 %patches_superpoints_17_addr_2" [patchMaker.cpp:401]   --->   Operation 236 'load' 'patches_superpoints_17_load' <Predicate = (!icmp_ln393 & i == 16)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_4 : Operation 237 [1/1] (0.65ns)   --->   "%br_ln401 = br void %arrayidx1410.exit" [patchMaker.cpp:401]   --->   Operation 237 'br' 'br_ln401' <Predicate = (!icmp_ln393 & i == 16)> <Delay = 0.65>
ST_4 : Operation 238 [1/2] (1.20ns)   --->   "%patches_superpoints_16_load = load i10 %patches_superpoints_16_addr_2" [patchMaker.cpp:401]   --->   Operation 238 'load' 'patches_superpoints_16_load' <Predicate = (!icmp_ln393 & i == 15)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_4 : Operation 239 [1/1] (0.65ns)   --->   "%br_ln401 = br void %arrayidx1410.exit" [patchMaker.cpp:401]   --->   Operation 239 'br' 'br_ln401' <Predicate = (!icmp_ln393 & i == 15)> <Delay = 0.65>
ST_4 : Operation 240 [1/2] (1.20ns)   --->   "%patches_superpoints_15_load = load i10 %patches_superpoints_15_addr_2" [patchMaker.cpp:401]   --->   Operation 240 'load' 'patches_superpoints_15_load' <Predicate = (!icmp_ln393 & i == 14)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_4 : Operation 241 [1/1] (0.65ns)   --->   "%br_ln401 = br void %arrayidx1410.exit" [patchMaker.cpp:401]   --->   Operation 241 'br' 'br_ln401' <Predicate = (!icmp_ln393 & i == 14)> <Delay = 0.65>
ST_4 : Operation 242 [1/2] (1.20ns)   --->   "%patches_superpoints_14_load = load i10 %patches_superpoints_14_addr_2" [patchMaker.cpp:401]   --->   Operation 242 'load' 'patches_superpoints_14_load' <Predicate = (!icmp_ln393 & i == 13)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_4 : Operation 243 [1/1] (0.65ns)   --->   "%br_ln401 = br void %arrayidx1410.exit" [patchMaker.cpp:401]   --->   Operation 243 'br' 'br_ln401' <Predicate = (!icmp_ln393 & i == 13)> <Delay = 0.65>
ST_4 : Operation 244 [1/2] (1.20ns)   --->   "%patches_superpoints_13_load = load i10 %patches_superpoints_13_addr_2" [patchMaker.cpp:401]   --->   Operation 244 'load' 'patches_superpoints_13_load' <Predicate = (!icmp_ln393 & i == 12)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_4 : Operation 245 [1/1] (0.65ns)   --->   "%br_ln401 = br void %arrayidx1410.exit" [patchMaker.cpp:401]   --->   Operation 245 'br' 'br_ln401' <Predicate = (!icmp_ln393 & i == 12)> <Delay = 0.65>
ST_4 : Operation 246 [1/2] (1.20ns)   --->   "%patches_superpoints_12_load = load i10 %patches_superpoints_12_addr_2" [patchMaker.cpp:401]   --->   Operation 246 'load' 'patches_superpoints_12_load' <Predicate = (!icmp_ln393 & i == 11)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_4 : Operation 247 [1/1] (0.65ns)   --->   "%br_ln401 = br void %arrayidx1410.exit" [patchMaker.cpp:401]   --->   Operation 247 'br' 'br_ln401' <Predicate = (!icmp_ln393 & i == 11)> <Delay = 0.65>
ST_4 : Operation 248 [1/2] (1.20ns)   --->   "%patches_superpoints_11_load = load i10 %patches_superpoints_11_addr_2" [patchMaker.cpp:401]   --->   Operation 248 'load' 'patches_superpoints_11_load' <Predicate = (!icmp_ln393 & i == 10)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_4 : Operation 249 [1/1] (0.65ns)   --->   "%br_ln401 = br void %arrayidx1410.exit" [patchMaker.cpp:401]   --->   Operation 249 'br' 'br_ln401' <Predicate = (!icmp_ln393 & i == 10)> <Delay = 0.65>
ST_4 : Operation 250 [1/2] (1.20ns)   --->   "%patches_superpoints_10_load = load i10 %patches_superpoints_10_addr_2" [patchMaker.cpp:401]   --->   Operation 250 'load' 'patches_superpoints_10_load' <Predicate = (!icmp_ln393 & i == 9)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_4 : Operation 251 [1/1] (0.65ns)   --->   "%br_ln401 = br void %arrayidx1410.exit" [patchMaker.cpp:401]   --->   Operation 251 'br' 'br_ln401' <Predicate = (!icmp_ln393 & i == 9)> <Delay = 0.65>
ST_4 : Operation 252 [1/2] (1.20ns)   --->   "%patches_superpoints_9_load = load i10 %patches_superpoints_9_addr_2" [patchMaker.cpp:401]   --->   Operation 252 'load' 'patches_superpoints_9_load' <Predicate = (!icmp_ln393 & i == 8)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_4 : Operation 253 [1/1] (0.65ns)   --->   "%br_ln401 = br void %arrayidx1410.exit" [patchMaker.cpp:401]   --->   Operation 253 'br' 'br_ln401' <Predicate = (!icmp_ln393 & i == 8)> <Delay = 0.65>
ST_4 : Operation 254 [1/2] (1.20ns)   --->   "%patches_superpoints_8_load = load i10 %patches_superpoints_8_addr_2" [patchMaker.cpp:401]   --->   Operation 254 'load' 'patches_superpoints_8_load' <Predicate = (!icmp_ln393 & i == 7)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_4 : Operation 255 [1/1] (0.65ns)   --->   "%br_ln401 = br void %arrayidx1410.exit" [patchMaker.cpp:401]   --->   Operation 255 'br' 'br_ln401' <Predicate = (!icmp_ln393 & i == 7)> <Delay = 0.65>
ST_4 : Operation 256 [1/2] (1.20ns)   --->   "%patches_superpoints_7_load = load i10 %patches_superpoints_7_addr_2" [patchMaker.cpp:401]   --->   Operation 256 'load' 'patches_superpoints_7_load' <Predicate = (!icmp_ln393 & i == 6)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_4 : Operation 257 [1/1] (0.65ns)   --->   "%br_ln401 = br void %arrayidx1410.exit" [patchMaker.cpp:401]   --->   Operation 257 'br' 'br_ln401' <Predicate = (!icmp_ln393 & i == 6)> <Delay = 0.65>
ST_4 : Operation 258 [1/2] (1.20ns)   --->   "%patches_superpoints_6_load = load i10 %patches_superpoints_6_addr_2" [patchMaker.cpp:401]   --->   Operation 258 'load' 'patches_superpoints_6_load' <Predicate = (!icmp_ln393 & i == 5)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_4 : Operation 259 [1/1] (0.65ns)   --->   "%br_ln401 = br void %arrayidx1410.exit" [patchMaker.cpp:401]   --->   Operation 259 'br' 'br_ln401' <Predicate = (!icmp_ln393 & i == 5)> <Delay = 0.65>
ST_4 : Operation 260 [1/2] (1.20ns)   --->   "%patches_superpoints_5_load = load i10 %patches_superpoints_5_addr_2" [patchMaker.cpp:401]   --->   Operation 260 'load' 'patches_superpoints_5_load' <Predicate = (!icmp_ln393 & i == 4)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_4 : Operation 261 [1/1] (0.65ns)   --->   "%br_ln401 = br void %arrayidx1410.exit" [patchMaker.cpp:401]   --->   Operation 261 'br' 'br_ln401' <Predicate = (!icmp_ln393 & i == 4)> <Delay = 0.65>
ST_4 : Operation 262 [1/2] (1.20ns)   --->   "%patches_superpoints_4_load = load i10 %patches_superpoints_4_addr_2" [patchMaker.cpp:401]   --->   Operation 262 'load' 'patches_superpoints_4_load' <Predicate = (!icmp_ln393 & i == 3)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_4 : Operation 263 [1/1] (0.65ns)   --->   "%br_ln401 = br void %arrayidx1410.exit" [patchMaker.cpp:401]   --->   Operation 263 'br' 'br_ln401' <Predicate = (!icmp_ln393 & i == 3)> <Delay = 0.65>
ST_4 : Operation 264 [1/2] (1.20ns)   --->   "%patches_superpoints_3_load = load i10 %patches_superpoints_3_addr_2" [patchMaker.cpp:401]   --->   Operation 264 'load' 'patches_superpoints_3_load' <Predicate = (!icmp_ln393 & i == 2)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_4 : Operation 265 [1/1] (0.65ns)   --->   "%br_ln401 = br void %arrayidx1410.exit" [patchMaker.cpp:401]   --->   Operation 265 'br' 'br_ln401' <Predicate = (!icmp_ln393 & i == 2)> <Delay = 0.65>
ST_4 : Operation 266 [1/2] (1.20ns)   --->   "%patches_superpoints_2_load = load i10 %patches_superpoints_2_addr_2" [patchMaker.cpp:401]   --->   Operation 266 'load' 'patches_superpoints_2_load' <Predicate = (!icmp_ln393 & i == 1)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_4 : Operation 267 [1/1] (0.65ns)   --->   "%br_ln401 = br void %arrayidx1410.exit" [patchMaker.cpp:401]   --->   Operation 267 'br' 'br_ln401' <Predicate = (!icmp_ln393 & i == 1)> <Delay = 0.65>
ST_4 : Operation 268 [1/2] (1.20ns)   --->   "%patches_superpoints_1_load = load i10 %patches_superpoints_1_addr_2" [patchMaker.cpp:401]   --->   Operation 268 'load' 'patches_superpoints_1_load' <Predicate = (!icmp_ln393 & i == 0)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_4 : Operation 269 [1/1] (0.65ns)   --->   "%br_ln401 = br void %arrayidx1410.exit" [patchMaker.cpp:401]   --->   Operation 269 'br' 'br_ln401' <Predicate = (!icmp_ln393 & i == 0)> <Delay = 0.65>
ST_4 : Operation 270 [1/2] (1.20ns)   --->   "%patches_superpoints_31_load = load i10 %patches_superpoints_31_addr_3" [patchMaker.cpp:401]   --->   Operation 270 'load' 'patches_superpoints_31_load' <Predicate = (!icmp_ln393 & i == 30)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_4 : Operation 271 [1/1] (0.65ns)   --->   "%br_ln401 = br void %arrayidx1410.exit" [patchMaker.cpp:401]   --->   Operation 271 'br' 'br_ln401' <Predicate = (!icmp_ln393 & i == 30)> <Delay = 0.65>
ST_4 : Operation 272 [1/2] (1.20ns)   --->   "%patches_superpoints_0_load = load i10 %patches_superpoints_0_addr_2" [patchMaker.cpp:401]   --->   Operation 272 'load' 'patches_superpoints_0_load' <Predicate = (!icmp_ln393 & i != 30 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6 & i != 7 & i != 8 & i != 9 & i != 10 & i != 11 & i != 12 & i != 13 & i != 14 & i != 15 & i != 16 & i != 17 & i != 18 & i != 19 & i != 20 & i != 21 & i != 22 & i != 23 & i != 24 & i != 25 & i != 26 & i != 27 & i != 28 & i != 29)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_4 : Operation 273 [1/1] (0.65ns)   --->   "%br_ln401 = br void %arrayidx1410.exit" [patchMaker.cpp:401]   --->   Operation 273 'br' 'br_ln401' <Predicate = (!icmp_ln393 & i != 30 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6 & i != 7 & i != 8 & i != 9 & i != 10 & i != 11 & i != 12 & i != 13 & i != 14 & i != 15 & i != 16 & i != 17 & i != 18 & i != 19 & i != 20 & i != 21 & i != 22 & i != 23 & i != 24 & i != 25 & i != 26 & i != 27 & i != 28 & i != 29)> <Delay = 0.65>
ST_4 : Operation 274 [1/1] (0.00ns)   --->   "%empty = phi i64 %patches_superpoints_0_load, void %arrayidx1410.case.0, i64 %patches_superpoints_1_load, void %arrayidx1410.case.1, i64 %patches_superpoints_2_load, void %arrayidx1410.case.2, i64 %patches_superpoints_3_load, void %arrayidx1410.case.3, i64 %patches_superpoints_4_load, void %arrayidx1410.case.4, i64 %patches_superpoints_5_load, void %arrayidx1410.case.5, i64 %patches_superpoints_6_load, void %arrayidx1410.case.6, i64 %patches_superpoints_7_load, void %arrayidx1410.case.7, i64 %patches_superpoints_8_load, void %arrayidx1410.case.8, i64 %patches_superpoints_9_load, void %arrayidx1410.case.9, i64 %patches_superpoints_10_load, void %arrayidx1410.case.10, i64 %patches_superpoints_11_load, void %arrayidx1410.case.11, i64 %patches_superpoints_12_load, void %arrayidx1410.case.12, i64 %patches_superpoints_13_load, void %arrayidx1410.case.13, i64 %patches_superpoints_14_load, void %arrayidx1410.case.14, i64 %patches_superpoints_15_load, void %arrayidx1410.case.15, i64 %patches_superpoints_16_load, void %arrayidx1410.case.16, i64 %patches_superpoints_17_load, void %arrayidx1410.case.17, i64 %patches_superpoints_18_load, void %arrayidx1410.case.18, i64 %patches_superpoints_19_load, void %arrayidx1410.case.19, i64 %patches_superpoints_20_load, void %arrayidx1410.case.20, i64 %patches_superpoints_21_load, void %arrayidx1410.case.21, i64 %patches_superpoints_22_load, void %arrayidx1410.case.22, i64 %patches_superpoints_23_load, void %arrayidx1410.case.23, i64 %patches_superpoints_24_load, void %arrayidx1410.case.24, i64 %patches_superpoints_25_load, void %arrayidx1410.case.25, i64 %patches_superpoints_26_load, void %arrayidx1410.case.26, i64 %patches_superpoints_27_load, void %arrayidx1410.case.27, i64 %patches_superpoints_28_load, void %arrayidx1410.case.28, i64 %patches_superpoints_29_load, void %arrayidx1410.case.29, i64 %patches_superpoints_30_load, void %arrayidx1410.case.30, i64 %patches_superpoints_31_load, void %arrayidx1410.case.31" [patchMaker.cpp:401]   --->   Operation 274 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 275 [1/1] (1.20ns)   --->   "%store_ln401 = store i64 %empty, i10 %patches_superpoints_30_addr_2" [patchMaker.cpp:401]   --->   Operation 275 'store' 'store_ln401' <Predicate = (i == 30)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_4 : Operation 276 [1/1] (0.00ns)   --->   "%br_ln401 = br void %arrayidx2414.exit" [patchMaker.cpp:401]   --->   Operation 276 'br' 'br_ln401' <Predicate = (i == 30)> <Delay = 0.00>
ST_4 : Operation 277 [1/1] (1.20ns)   --->   "%store_ln401 = store i64 %empty, i10 %patches_superpoints_29_addr_2" [patchMaker.cpp:401]   --->   Operation 277 'store' 'store_ln401' <Predicate = (i == 29)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_4 : Operation 278 [1/1] (0.00ns)   --->   "%br_ln401 = br void %arrayidx2414.exit" [patchMaker.cpp:401]   --->   Operation 278 'br' 'br_ln401' <Predicate = (i == 29)> <Delay = 0.00>
ST_4 : Operation 279 [1/1] (1.20ns)   --->   "%store_ln401 = store i64 %empty, i10 %patches_superpoints_28_addr_2" [patchMaker.cpp:401]   --->   Operation 279 'store' 'store_ln401' <Predicate = (i == 28)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_4 : Operation 280 [1/1] (0.00ns)   --->   "%br_ln401 = br void %arrayidx2414.exit" [patchMaker.cpp:401]   --->   Operation 280 'br' 'br_ln401' <Predicate = (i == 28)> <Delay = 0.00>
ST_4 : Operation 281 [1/1] (1.20ns)   --->   "%store_ln401 = store i64 %empty, i10 %patches_superpoints_27_addr_2" [patchMaker.cpp:401]   --->   Operation 281 'store' 'store_ln401' <Predicate = (i == 27)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_4 : Operation 282 [1/1] (0.00ns)   --->   "%br_ln401 = br void %arrayidx2414.exit" [patchMaker.cpp:401]   --->   Operation 282 'br' 'br_ln401' <Predicate = (i == 27)> <Delay = 0.00>
ST_4 : Operation 283 [1/1] (1.20ns)   --->   "%store_ln401 = store i64 %empty, i10 %patches_superpoints_26_addr_2" [patchMaker.cpp:401]   --->   Operation 283 'store' 'store_ln401' <Predicate = (i == 26)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_4 : Operation 284 [1/1] (0.00ns)   --->   "%br_ln401 = br void %arrayidx2414.exit" [patchMaker.cpp:401]   --->   Operation 284 'br' 'br_ln401' <Predicate = (i == 26)> <Delay = 0.00>
ST_4 : Operation 285 [1/1] (1.20ns)   --->   "%store_ln401 = store i64 %empty, i10 %patches_superpoints_25_addr_2" [patchMaker.cpp:401]   --->   Operation 285 'store' 'store_ln401' <Predicate = (i == 25)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_4 : Operation 286 [1/1] (0.00ns)   --->   "%br_ln401 = br void %arrayidx2414.exit" [patchMaker.cpp:401]   --->   Operation 286 'br' 'br_ln401' <Predicate = (i == 25)> <Delay = 0.00>
ST_4 : Operation 287 [1/1] (1.20ns)   --->   "%store_ln401 = store i64 %empty, i10 %patches_superpoints_24_addr_2" [patchMaker.cpp:401]   --->   Operation 287 'store' 'store_ln401' <Predicate = (i == 24)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_4 : Operation 288 [1/1] (0.00ns)   --->   "%br_ln401 = br void %arrayidx2414.exit" [patchMaker.cpp:401]   --->   Operation 288 'br' 'br_ln401' <Predicate = (i == 24)> <Delay = 0.00>
ST_4 : Operation 289 [1/1] (1.20ns)   --->   "%store_ln401 = store i64 %empty, i10 %patches_superpoints_23_addr_2" [patchMaker.cpp:401]   --->   Operation 289 'store' 'store_ln401' <Predicate = (i == 23)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_4 : Operation 290 [1/1] (0.00ns)   --->   "%br_ln401 = br void %arrayidx2414.exit" [patchMaker.cpp:401]   --->   Operation 290 'br' 'br_ln401' <Predicate = (i == 23)> <Delay = 0.00>
ST_4 : Operation 291 [1/1] (1.20ns)   --->   "%store_ln401 = store i64 %empty, i10 %patches_superpoints_22_addr_2" [patchMaker.cpp:401]   --->   Operation 291 'store' 'store_ln401' <Predicate = (i == 22)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_4 : Operation 292 [1/1] (0.00ns)   --->   "%br_ln401 = br void %arrayidx2414.exit" [patchMaker.cpp:401]   --->   Operation 292 'br' 'br_ln401' <Predicate = (i == 22)> <Delay = 0.00>
ST_4 : Operation 293 [1/1] (1.20ns)   --->   "%store_ln401 = store i64 %empty, i10 %patches_superpoints_21_addr_2" [patchMaker.cpp:401]   --->   Operation 293 'store' 'store_ln401' <Predicate = (i == 21)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_4 : Operation 294 [1/1] (0.00ns)   --->   "%br_ln401 = br void %arrayidx2414.exit" [patchMaker.cpp:401]   --->   Operation 294 'br' 'br_ln401' <Predicate = (i == 21)> <Delay = 0.00>
ST_4 : Operation 295 [1/1] (1.20ns)   --->   "%store_ln401 = store i64 %empty, i10 %patches_superpoints_20_addr_2" [patchMaker.cpp:401]   --->   Operation 295 'store' 'store_ln401' <Predicate = (i == 20)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_4 : Operation 296 [1/1] (0.00ns)   --->   "%br_ln401 = br void %arrayidx2414.exit" [patchMaker.cpp:401]   --->   Operation 296 'br' 'br_ln401' <Predicate = (i == 20)> <Delay = 0.00>
ST_4 : Operation 297 [1/1] (1.20ns)   --->   "%store_ln401 = store i64 %empty, i10 %patches_superpoints_19_addr_2" [patchMaker.cpp:401]   --->   Operation 297 'store' 'store_ln401' <Predicate = (i == 19)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_4 : Operation 298 [1/1] (0.00ns)   --->   "%br_ln401 = br void %arrayidx2414.exit" [patchMaker.cpp:401]   --->   Operation 298 'br' 'br_ln401' <Predicate = (i == 19)> <Delay = 0.00>
ST_4 : Operation 299 [1/1] (1.20ns)   --->   "%store_ln401 = store i64 %empty, i10 %patches_superpoints_18_addr_2" [patchMaker.cpp:401]   --->   Operation 299 'store' 'store_ln401' <Predicate = (i == 18)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_4 : Operation 300 [1/1] (0.00ns)   --->   "%br_ln401 = br void %arrayidx2414.exit" [patchMaker.cpp:401]   --->   Operation 300 'br' 'br_ln401' <Predicate = (i == 18)> <Delay = 0.00>
ST_4 : Operation 301 [1/1] (1.20ns)   --->   "%store_ln401 = store i64 %empty, i10 %patches_superpoints_17_addr_2" [patchMaker.cpp:401]   --->   Operation 301 'store' 'store_ln401' <Predicate = (i == 17)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_4 : Operation 302 [1/1] (0.00ns)   --->   "%br_ln401 = br void %arrayidx2414.exit" [patchMaker.cpp:401]   --->   Operation 302 'br' 'br_ln401' <Predicate = (i == 17)> <Delay = 0.00>
ST_4 : Operation 303 [1/1] (1.20ns)   --->   "%store_ln401 = store i64 %empty, i10 %patches_superpoints_16_addr_2" [patchMaker.cpp:401]   --->   Operation 303 'store' 'store_ln401' <Predicate = (i == 16)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_4 : Operation 304 [1/1] (0.00ns)   --->   "%br_ln401 = br void %arrayidx2414.exit" [patchMaker.cpp:401]   --->   Operation 304 'br' 'br_ln401' <Predicate = (i == 16)> <Delay = 0.00>
ST_4 : Operation 305 [1/1] (1.20ns)   --->   "%store_ln401 = store i64 %empty, i10 %patches_superpoints_15_addr_2" [patchMaker.cpp:401]   --->   Operation 305 'store' 'store_ln401' <Predicate = (i == 15)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_4 : Operation 306 [1/1] (0.00ns)   --->   "%br_ln401 = br void %arrayidx2414.exit" [patchMaker.cpp:401]   --->   Operation 306 'br' 'br_ln401' <Predicate = (i == 15)> <Delay = 0.00>
ST_4 : Operation 307 [1/1] (1.20ns)   --->   "%store_ln401 = store i64 %empty, i10 %patches_superpoints_14_addr_2" [patchMaker.cpp:401]   --->   Operation 307 'store' 'store_ln401' <Predicate = (i == 14)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_4 : Operation 308 [1/1] (0.00ns)   --->   "%br_ln401 = br void %arrayidx2414.exit" [patchMaker.cpp:401]   --->   Operation 308 'br' 'br_ln401' <Predicate = (i == 14)> <Delay = 0.00>
ST_4 : Operation 309 [1/1] (1.20ns)   --->   "%store_ln401 = store i64 %empty, i10 %patches_superpoints_13_addr_2" [patchMaker.cpp:401]   --->   Operation 309 'store' 'store_ln401' <Predicate = (i == 13)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_4 : Operation 310 [1/1] (0.00ns)   --->   "%br_ln401 = br void %arrayidx2414.exit" [patchMaker.cpp:401]   --->   Operation 310 'br' 'br_ln401' <Predicate = (i == 13)> <Delay = 0.00>
ST_4 : Operation 311 [1/1] (1.20ns)   --->   "%store_ln401 = store i64 %empty, i10 %patches_superpoints_12_addr_2" [patchMaker.cpp:401]   --->   Operation 311 'store' 'store_ln401' <Predicate = (i == 12)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_4 : Operation 312 [1/1] (0.00ns)   --->   "%br_ln401 = br void %arrayidx2414.exit" [patchMaker.cpp:401]   --->   Operation 312 'br' 'br_ln401' <Predicate = (i == 12)> <Delay = 0.00>
ST_4 : Operation 313 [1/1] (1.20ns)   --->   "%store_ln401 = store i64 %empty, i10 %patches_superpoints_11_addr_2" [patchMaker.cpp:401]   --->   Operation 313 'store' 'store_ln401' <Predicate = (i == 11)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_4 : Operation 314 [1/1] (0.00ns)   --->   "%br_ln401 = br void %arrayidx2414.exit" [patchMaker.cpp:401]   --->   Operation 314 'br' 'br_ln401' <Predicate = (i == 11)> <Delay = 0.00>
ST_4 : Operation 315 [1/1] (1.20ns)   --->   "%store_ln401 = store i64 %empty, i10 %patches_superpoints_10_addr_2" [patchMaker.cpp:401]   --->   Operation 315 'store' 'store_ln401' <Predicate = (i == 10)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_4 : Operation 316 [1/1] (0.00ns)   --->   "%br_ln401 = br void %arrayidx2414.exit" [patchMaker.cpp:401]   --->   Operation 316 'br' 'br_ln401' <Predicate = (i == 10)> <Delay = 0.00>
ST_4 : Operation 317 [1/1] (1.20ns)   --->   "%store_ln401 = store i64 %empty, i10 %patches_superpoints_9_addr_2" [patchMaker.cpp:401]   --->   Operation 317 'store' 'store_ln401' <Predicate = (i == 9)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_4 : Operation 318 [1/1] (0.00ns)   --->   "%br_ln401 = br void %arrayidx2414.exit" [patchMaker.cpp:401]   --->   Operation 318 'br' 'br_ln401' <Predicate = (i == 9)> <Delay = 0.00>
ST_4 : Operation 319 [1/1] (1.20ns)   --->   "%store_ln401 = store i64 %empty, i10 %patches_superpoints_8_addr_2" [patchMaker.cpp:401]   --->   Operation 319 'store' 'store_ln401' <Predicate = (i == 8)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_4 : Operation 320 [1/1] (0.00ns)   --->   "%br_ln401 = br void %arrayidx2414.exit" [patchMaker.cpp:401]   --->   Operation 320 'br' 'br_ln401' <Predicate = (i == 8)> <Delay = 0.00>
ST_4 : Operation 321 [1/1] (1.20ns)   --->   "%store_ln401 = store i64 %empty, i10 %patches_superpoints_7_addr_2" [patchMaker.cpp:401]   --->   Operation 321 'store' 'store_ln401' <Predicate = (i == 7)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_4 : Operation 322 [1/1] (0.00ns)   --->   "%br_ln401 = br void %arrayidx2414.exit" [patchMaker.cpp:401]   --->   Operation 322 'br' 'br_ln401' <Predicate = (i == 7)> <Delay = 0.00>
ST_4 : Operation 323 [1/1] (1.20ns)   --->   "%store_ln401 = store i64 %empty, i10 %patches_superpoints_6_addr_2" [patchMaker.cpp:401]   --->   Operation 323 'store' 'store_ln401' <Predicate = (i == 6)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_4 : Operation 324 [1/1] (0.00ns)   --->   "%br_ln401 = br void %arrayidx2414.exit" [patchMaker.cpp:401]   --->   Operation 324 'br' 'br_ln401' <Predicate = (i == 6)> <Delay = 0.00>
ST_4 : Operation 325 [1/1] (1.20ns)   --->   "%store_ln401 = store i64 %empty, i10 %patches_superpoints_5_addr_2" [patchMaker.cpp:401]   --->   Operation 325 'store' 'store_ln401' <Predicate = (i == 5)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_4 : Operation 326 [1/1] (0.00ns)   --->   "%br_ln401 = br void %arrayidx2414.exit" [patchMaker.cpp:401]   --->   Operation 326 'br' 'br_ln401' <Predicate = (i == 5)> <Delay = 0.00>
ST_4 : Operation 327 [1/1] (1.20ns)   --->   "%store_ln401 = store i64 %empty, i10 %patches_superpoints_4_addr_2" [patchMaker.cpp:401]   --->   Operation 327 'store' 'store_ln401' <Predicate = (i == 4)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_4 : Operation 328 [1/1] (0.00ns)   --->   "%br_ln401 = br void %arrayidx2414.exit" [patchMaker.cpp:401]   --->   Operation 328 'br' 'br_ln401' <Predicate = (i == 4)> <Delay = 0.00>
ST_4 : Operation 329 [1/1] (1.20ns)   --->   "%store_ln401 = store i64 %empty, i10 %patches_superpoints_3_addr_2" [patchMaker.cpp:401]   --->   Operation 329 'store' 'store_ln401' <Predicate = (i == 3)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_4 : Operation 330 [1/1] (0.00ns)   --->   "%br_ln401 = br void %arrayidx2414.exit" [patchMaker.cpp:401]   --->   Operation 330 'br' 'br_ln401' <Predicate = (i == 3)> <Delay = 0.00>
ST_4 : Operation 331 [1/1] (1.20ns)   --->   "%store_ln401 = store i64 %empty, i10 %patches_superpoints_2_addr_2" [patchMaker.cpp:401]   --->   Operation 331 'store' 'store_ln401' <Predicate = (i == 2)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_4 : Operation 332 [1/1] (0.00ns)   --->   "%br_ln401 = br void %arrayidx2414.exit" [patchMaker.cpp:401]   --->   Operation 332 'br' 'br_ln401' <Predicate = (i == 2)> <Delay = 0.00>
ST_4 : Operation 333 [1/1] (1.20ns)   --->   "%store_ln401 = store i64 %empty, i10 %patches_superpoints_1_addr_2" [patchMaker.cpp:401]   --->   Operation 333 'store' 'store_ln401' <Predicate = (i == 1)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_4 : Operation 334 [1/1] (0.00ns)   --->   "%br_ln401 = br void %arrayidx2414.exit" [patchMaker.cpp:401]   --->   Operation 334 'br' 'br_ln401' <Predicate = (i == 1)> <Delay = 0.00>
ST_4 : Operation 335 [1/1] (1.20ns)   --->   "%store_ln401 = store i64 %empty, i10 %patches_superpoints_31_addr_3" [patchMaker.cpp:401]   --->   Operation 335 'store' 'store_ln401' <Predicate = (i == 31)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_4 : Operation 336 [1/1] (0.00ns)   --->   "%br_ln401 = br void %arrayidx2414.exit" [patchMaker.cpp:401]   --->   Operation 336 'br' 'br_ln401' <Predicate = (i == 31)> <Delay = 0.00>
ST_4 : Operation 337 [1/1] (1.20ns)   --->   "%store_ln401 = store i64 %empty, i10 %patches_superpoints_0_addr_2" [patchMaker.cpp:401]   --->   Operation 337 'store' 'store_ln401' <Predicate = (i != 30 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6 & i != 7 & i != 8 & i != 9 & i != 10 & i != 11 & i != 12 & i != 13 & i != 14 & i != 15 & i != 16 & i != 17 & i != 18 & i != 19 & i != 20 & i != 21 & i != 22 & i != 23 & i != 24 & i != 25 & i != 26 & i != 27 & i != 28 & i != 29 & i != 31)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_4 : Operation 338 [1/1] (0.00ns)   --->   "%br_ln401 = br void %arrayidx2414.exit" [patchMaker.cpp:401]   --->   Operation 338 'br' 'br_ln401' <Predicate = (i != 30 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6 & i != 7 & i != 8 & i != 9 & i != 10 & i != 11 & i != 12 & i != 13 & i != 14 & i != 15 & i != 16 & i != 17 & i != 18 & i != 19 & i != 20 & i != 21 & i != 22 & i != 23 & i != 24 & i != 25 & i != 26 & i != 27 & i != 28 & i != 29 & i != 31)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.38>
ST_5 : Operation 339 [1/1] (0.38ns)   --->   "%br_ln407 = br void %.preheader.preheader" [patchMaker.cpp:407]   --->   Operation 339 'br' 'br_ln407' <Predicate = true> <Delay = 0.38>

State 6 <SV = 4> <Delay = 4.87>
ST_6 : Operation 340 [1/1] (0.00ns)   --->   "%indvar_flatten59 = phi i7 %add_ln407_1, void %arrayidx506.exit, i7 0, void %.preheader.preheader.preheader" [patchMaker.cpp:407]   --->   Operation 340 'phi' 'indvar_flatten59' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 341 [1/1] (0.00ns)   --->   "%a_7 = phi i3 %select_ln407_1, void %arrayidx506.exit, i3 0, void %.preheader.preheader.preheader" [patchMaker.cpp:407]   --->   Operation 341 'phi' 'a_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 342 [1/1] (0.00ns)   --->   "%indvar_flatten45 = phi i6 %select_ln409_2, void %arrayidx506.exit, i6 0, void %.preheader.preheader.preheader" [patchMaker.cpp:409]   --->   Operation 342 'phi' 'indvar_flatten45' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 343 [1/1] (0.00ns)   --->   "%b_13 = phi i3 %select_ln409_1, void %arrayidx506.exit, i3 0, void %.preheader.preheader.preheader" [patchMaker.cpp:409]   --->   Operation 343 'phi' 'b_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 344 [1/1] (0.00ns)   --->   "%c_13 = phi i3 %add_ln411, void %arrayidx506.exit, i3 0, void %.preheader.preheader.preheader" [patchMaker.cpp:411]   --->   Operation 344 'phi' 'c_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 345 [1/1] (0.70ns)   --->   "%add_ln407_1 = add i7 %indvar_flatten59, i7 1" [patchMaker.cpp:407]   --->   Operation 345 'add' 'add_ln407_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 346 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 346 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 347 [1/1] (0.59ns)   --->   "%icmp_ln407 = icmp_eq  i7 %indvar_flatten59, i7 120" [patchMaker.cpp:407]   --->   Operation 347 'icmp' 'icmp_ln407' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 348 [1/1] (0.00ns)   --->   "%br_ln407 = br i1 %icmp_ln407, void %.preheader, void" [patchMaker.cpp:407]   --->   Operation 348 'br' 'br_ln407' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 349 [1/1] (0.57ns)   --->   "%add_ln407 = add i3 %a_7, i3 1" [patchMaker.cpp:407]   --->   Operation 349 'add' 'add_ln407' <Predicate = (!icmp_ln407)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 350 [1/1] (0.61ns)   --->   "%icmp_ln409 = icmp_eq  i6 %indvar_flatten45, i6 24" [patchMaker.cpp:409]   --->   Operation 350 'icmp' 'icmp_ln409' <Predicate = (!icmp_ln407)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 351 [1/1] (0.27ns)   --->   "%select_ln407 = select i1 %icmp_ln409, i3 0, i3 %b_13" [patchMaker.cpp:407]   --->   Operation 351 'select' 'select_ln407' <Predicate = (!icmp_ln407)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node and_ln407)   --->   "%xor_ln407 = xor i1 %icmp_ln409, i1 1" [patchMaker.cpp:407]   --->   Operation 352 'xor' 'xor_ln407' <Predicate = (!icmp_ln407)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 353 [1/1] (0.49ns)   --->   "%icmp_ln411 = icmp_eq  i3 %c_13, i3 6" [patchMaker.cpp:411]   --->   Operation 353 'icmp' 'icmp_ln411' <Predicate = (!icmp_ln407)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 354 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln407 = and i1 %icmp_ln411, i1 %xor_ln407" [patchMaker.cpp:407]   --->   Operation 354 'and' 'and_ln407' <Predicate = (!icmp_ln407)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 355 [1/1] (0.27ns)   --->   "%select_ln407_1 = select i1 %icmp_ln409, i3 %add_ln407, i3 %a_7" [patchMaker.cpp:407]   --->   Operation 355 'select' 'select_ln407_1' <Predicate = (!icmp_ln407)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 356 [1/1] (0.57ns)   --->   "%add_ln409 = add i3 %select_ln407, i3 1" [patchMaker.cpp:409]   --->   Operation 356 'add' 'add_ln409' <Predicate = (!icmp_ln407)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node select_ln409)   --->   "%or_ln409 = or i1 %and_ln407, i1 %icmp_ln409" [patchMaker.cpp:409]   --->   Operation 357 'or' 'or_ln409' <Predicate = (!icmp_ln407)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 358 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln409 = select i1 %or_ln409, i3 0, i3 %c_13" [patchMaker.cpp:409]   --->   Operation 358 'select' 'select_ln409' <Predicate = (!icmp_ln407)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 359 [1/1] (0.27ns)   --->   "%select_ln409_1 = select i1 %and_ln407, i3 %add_ln409, i3 %select_ln407" [patchMaker.cpp:409]   --->   Operation 359 'select' 'select_ln409_1' <Predicate = (!icmp_ln407)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 360 [1/1] (0.00ns)   --->   "%zext_ln413 = zext i3 %select_ln409_1" [patchMaker.cpp:413]   --->   Operation 360 'zext' 'zext_ln413' <Predicate = (!icmp_ln407)> <Delay = 0.00>
ST_6 : Operation 361 [1/1] (1.13ns)   --->   "%add_ln413 = add i63 %tmp_233_cast, i63 %zext_ln413" [patchMaker.cpp:413]   --->   Operation 361 'add' 'add_ln413' <Predicate = (!icmp_ln407)> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 362 [1/1] (0.00ns)   --->   "%trunc_ln413_2 = trunc i63 %add_ln413" [patchMaker.cpp:413]   --->   Operation 362 'trunc' 'trunc_ln413_2' <Predicate = (!icmp_ln407)> <Delay = 0.00>
ST_6 : Operation 363 [1/1] (0.00ns)   --->   "%p_shl5_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %trunc_ln413_2, i3 0" [patchMaker.cpp:413]   --->   Operation 363 'bitconcatenate' 'p_shl5_cast' <Predicate = (!icmp_ln407)> <Delay = 0.00>
ST_6 : Operation 364 [1/1] (0.00ns)   --->   "%trunc_ln413_3 = trunc i63 %add_ln413" [patchMaker.cpp:413]   --->   Operation 364 'trunc' 'trunc_ln413_3' <Predicate = (!icmp_ln407)> <Delay = 0.00>
ST_6 : Operation 365 [1/1] (0.00ns)   --->   "%p_shl6_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %trunc_ln413_3, i1 0" [patchMaker.cpp:413]   --->   Operation 365 'bitconcatenate' 'p_shl6_cast' <Predicate = (!icmp_ln407)> <Delay = 0.00>
ST_6 : Operation 366 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln413 = sub i10 %p_shl5_cast, i10 %p_shl6_cast" [patchMaker.cpp:413]   --->   Operation 366 'sub' 'sub_ln413' <Predicate = (!icmp_ln407)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 367 [1/1] (1.13ns)   --->   "%add_ln413_1 = add i63 %tmp_231_cast, i63 %zext_ln413" [patchMaker.cpp:413]   --->   Operation 367 'add' 'add_ln413_1' <Predicate = (!icmp_ln407)> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 368 [1/1] (0.00ns)   --->   "%trunc_ln413_4 = trunc i63 %add_ln413_1" [patchMaker.cpp:413]   --->   Operation 368 'trunc' 'trunc_ln413_4' <Predicate = (!icmp_ln407)> <Delay = 0.00>
ST_6 : Operation 369 [1/1] (0.00ns)   --->   "%p_shl3_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %trunc_ln413_4, i3 0" [patchMaker.cpp:413]   --->   Operation 369 'bitconcatenate' 'p_shl3_cast' <Predicate = (!icmp_ln407)> <Delay = 0.00>
ST_6 : Operation 370 [1/1] (0.00ns)   --->   "%trunc_ln413_5 = trunc i63 %add_ln413_1" [patchMaker.cpp:413]   --->   Operation 370 'trunc' 'trunc_ln413_5' <Predicate = (!icmp_ln407)> <Delay = 0.00>
ST_6 : Operation 371 [1/1] (0.00ns)   --->   "%p_shl4_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %trunc_ln413_5, i1 0" [patchMaker.cpp:413]   --->   Operation 371 'bitconcatenate' 'p_shl4_cast' <Predicate = (!icmp_ln407)> <Delay = 0.00>
ST_6 : Operation 372 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln413_1 = sub i10 %p_shl3_cast, i10 %p_shl4_cast" [patchMaker.cpp:413]   --->   Operation 372 'sub' 'sub_ln413_1' <Predicate = (!icmp_ln407)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 373 [1/1] (0.00ns)   --->   "%zext_ln413_1 = zext i3 %select_ln409" [patchMaker.cpp:413]   --->   Operation 373 'zext' 'zext_ln413_1' <Predicate = (!icmp_ln407)> <Delay = 0.00>
ST_6 : Operation 374 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln413_2 = add i10 %sub_ln413, i10 %zext_ln413_1" [patchMaker.cpp:413]   --->   Operation 374 'add' 'add_ln413_2' <Predicate = (!icmp_ln407)> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 375 [1/1] (0.00ns)   --->   "%zext_ln413_2 = zext i10 %add_ln413_2" [patchMaker.cpp:413]   --->   Operation 375 'zext' 'zext_ln413_2' <Predicate = (!icmp_ln407)> <Delay = 0.00>
ST_6 : Operation 376 [1/1] (0.00ns)   --->   "%patches_parameters_0_addr_1 = getelementptr i64 %patches_parameters_0, i64 0, i64 %zext_ln413_2" [patchMaker.cpp:413]   --->   Operation 376 'getelementptr' 'patches_parameters_0_addr_1' <Predicate = (!icmp_ln407)> <Delay = 0.00>
ST_6 : Operation 377 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln413_3 = add i10 %sub_ln413_1, i10 %zext_ln413_1" [patchMaker.cpp:413]   --->   Operation 377 'add' 'add_ln413_3' <Predicate = (!icmp_ln407)> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 378 [1/1] (0.00ns)   --->   "%patches_parameters_1_addr = getelementptr i64 %patches_parameters_1, i64 0, i64 %zext_ln413_2" [patchMaker.cpp:413]   --->   Operation 378 'getelementptr' 'patches_parameters_1_addr' <Predicate = (!icmp_ln407)> <Delay = 0.00>
ST_6 : Operation 379 [1/1] (0.00ns)   --->   "%patches_parameters_2_addr = getelementptr i64 %patches_parameters_2, i64 0, i64 %zext_ln413_2" [patchMaker.cpp:413]   --->   Operation 379 'getelementptr' 'patches_parameters_2_addr' <Predicate = (!icmp_ln407)> <Delay = 0.00>
ST_6 : Operation 380 [1/1] (0.00ns)   --->   "%patches_parameters_3_addr = getelementptr i64 %patches_parameters_3, i64 0, i64 %zext_ln413_2" [patchMaker.cpp:413]   --->   Operation 380 'getelementptr' 'patches_parameters_3_addr' <Predicate = (!icmp_ln407)> <Delay = 0.00>
ST_6 : Operation 381 [1/1] (0.00ns)   --->   "%patches_parameters_4_addr = getelementptr i64 %patches_parameters_4, i64 0, i64 %zext_ln413_2" [patchMaker.cpp:413]   --->   Operation 381 'getelementptr' 'patches_parameters_4_addr' <Predicate = (!icmp_ln407)> <Delay = 0.00>
ST_6 : Operation 382 [1/1] (0.65ns)   --->   "%switch_ln413 = switch i3 %select_ln407_1, void %arrayidx506.case.0, i3 4, void %arrayidx506.case.4, i3 1, void %arrayidx506.case.1, i3 2, void %arrayidx506.case.2, i3 3, void %arrayidx506.case.3" [patchMaker.cpp:413]   --->   Operation 382 'switch' 'switch_ln413' <Predicate = (!icmp_ln407)> <Delay = 0.65>
ST_6 : Operation 383 [2/2] (1.20ns)   --->   "%patches_parameters_3_load = load i10 %patches_parameters_3_addr" [patchMaker.cpp:413]   --->   Operation 383 'load' 'patches_parameters_3_load' <Predicate = (!icmp_ln407 & select_ln407_1 == 3)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 768> <RAM>
ST_6 : Operation 384 [2/2] (1.20ns)   --->   "%patches_parameters_2_load = load i10 %patches_parameters_2_addr" [patchMaker.cpp:413]   --->   Operation 384 'load' 'patches_parameters_2_load' <Predicate = (!icmp_ln407 & select_ln407_1 == 2)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 768> <RAM>
ST_6 : Operation 385 [2/2] (1.20ns)   --->   "%patches_parameters_1_load = load i10 %patches_parameters_1_addr" [patchMaker.cpp:413]   --->   Operation 385 'load' 'patches_parameters_1_load' <Predicate = (!icmp_ln407 & select_ln407_1 == 1)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 768> <RAM>
ST_6 : Operation 386 [2/2] (1.20ns)   --->   "%patches_parameters_4_load = load i10 %patches_parameters_4_addr" [patchMaker.cpp:413]   --->   Operation 386 'load' 'patches_parameters_4_load' <Predicate = (!icmp_ln407 & select_ln407_1 == 4)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 768> <RAM>
ST_6 : Operation 387 [2/2] (1.20ns)   --->   "%patches_parameters_0_load = load i10 %patches_parameters_0_addr_1" [patchMaker.cpp:413]   --->   Operation 387 'load' 'patches_parameters_0_load' <Predicate = (!icmp_ln407 & select_ln407_1 != 4 & select_ln407_1 != 1 & select_ln407_1 != 2 & select_ln407_1 != 3)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 768> <RAM>
ST_6 : Operation 388 [1/1] (0.57ns)   --->   "%add_ln411 = add i3 %select_ln409, i3 1" [patchMaker.cpp:411]   --->   Operation 388 'add' 'add_ln411' <Predicate = (!icmp_ln407)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 389 [1/1] (0.70ns)   --->   "%add_ln409_1 = add i6 %indvar_flatten45, i6 1" [patchMaker.cpp:409]   --->   Operation 389 'add' 'add_ln409_1' <Predicate = (!icmp_ln407)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 390 [1/1] (0.29ns)   --->   "%select_ln409_2 = select i1 %icmp_ln409, i6 1, i6 %add_ln409_1" [patchMaker.cpp:409]   --->   Operation 390 'select' 'select_ln409_2' <Predicate = (!icmp_ln407)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 391 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 391 'br' 'br_ln0' <Predicate = (!icmp_ln407)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 2.40>
ST_7 : Operation 392 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_407_6_VITIS_LOOP_409_7_VITIS_LOOP_411_8_str"   --->   Operation 392 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln407)> <Delay = 0.00>
ST_7 : Operation 393 [1/1] (0.00ns)   --->   "%empty_113 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 120, i64 120, i64 120"   --->   Operation 393 'speclooptripcount' 'empty_113' <Predicate = (!icmp_ln407)> <Delay = 0.00>
ST_7 : Operation 394 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 394 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln407)> <Delay = 0.00>
ST_7 : Operation 395 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_409_7_VITIS_LOOP_411_8_str"   --->   Operation 395 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln407)> <Delay = 0.00>
ST_7 : Operation 396 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 396 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln407)> <Delay = 0.00>
ST_7 : Operation 397 [1/1] (0.00ns)   --->   "%zext_ln413_3 = zext i10 %add_ln413_3" [patchMaker.cpp:413]   --->   Operation 397 'zext' 'zext_ln413_3' <Predicate = (!icmp_ln407)> <Delay = 0.00>
ST_7 : Operation 398 [1/1] (0.00ns)   --->   "%patches_parameters_0_addr_2 = getelementptr i64 %patches_parameters_0, i64 0, i64 %zext_ln413_3" [patchMaker.cpp:413]   --->   Operation 398 'getelementptr' 'patches_parameters_0_addr_2' <Predicate = (!icmp_ln407)> <Delay = 0.00>
ST_7 : Operation 399 [1/1] (0.00ns)   --->   "%patches_parameters_1_addr_15 = getelementptr i64 %patches_parameters_1, i64 0, i64 %zext_ln413_3" [patchMaker.cpp:413]   --->   Operation 399 'getelementptr' 'patches_parameters_1_addr_15' <Predicate = (!icmp_ln407)> <Delay = 0.00>
ST_7 : Operation 400 [1/1] (0.00ns)   --->   "%patches_parameters_2_addr_10 = getelementptr i64 %patches_parameters_2, i64 0, i64 %zext_ln413_3" [patchMaker.cpp:413]   --->   Operation 400 'getelementptr' 'patches_parameters_2_addr_10' <Predicate = (!icmp_ln407)> <Delay = 0.00>
ST_7 : Operation 401 [1/1] (0.00ns)   --->   "%patches_parameters_3_addr_3 = getelementptr i64 %patches_parameters_3, i64 0, i64 %zext_ln413_3" [patchMaker.cpp:413]   --->   Operation 401 'getelementptr' 'patches_parameters_3_addr_3' <Predicate = (!icmp_ln407)> <Delay = 0.00>
ST_7 : Operation 402 [1/1] (0.00ns)   --->   "%patches_parameters_4_addr_1 = getelementptr i64 %patches_parameters_4, i64 0, i64 %zext_ln413_3" [patchMaker.cpp:413]   --->   Operation 402 'getelementptr' 'patches_parameters_4_addr_1' <Predicate = (!icmp_ln407)> <Delay = 0.00>
ST_7 : Operation 403 [1/1] (0.00ns)   --->   "%specloopname_ln411 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [patchMaker.cpp:411]   --->   Operation 403 'specloopname' 'specloopname_ln411' <Predicate = (!icmp_ln407)> <Delay = 0.00>
ST_7 : Operation 404 [1/2] (1.20ns)   --->   "%patches_parameters_3_load = load i10 %patches_parameters_3_addr" [patchMaker.cpp:413]   --->   Operation 404 'load' 'patches_parameters_3_load' <Predicate = (select_ln407_1 == 3)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 768> <RAM>
ST_7 : Operation 405 [1/1] (1.20ns)   --->   "%store_ln413 = store i64 %patches_parameters_3_load, i10 %patches_parameters_3_addr_3" [patchMaker.cpp:413]   --->   Operation 405 'store' 'store_ln413' <Predicate = (select_ln407_1 == 3)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 768> <RAM>
ST_7 : Operation 406 [1/1] (0.00ns)   --->   "%br_ln413 = br void %arrayidx506.exit" [patchMaker.cpp:413]   --->   Operation 406 'br' 'br_ln413' <Predicate = (select_ln407_1 == 3)> <Delay = 0.00>
ST_7 : Operation 407 [1/2] (1.20ns)   --->   "%patches_parameters_2_load = load i10 %patches_parameters_2_addr" [patchMaker.cpp:413]   --->   Operation 407 'load' 'patches_parameters_2_load' <Predicate = (select_ln407_1 == 2)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 768> <RAM>
ST_7 : Operation 408 [1/1] (1.20ns)   --->   "%store_ln413 = store i64 %patches_parameters_2_load, i10 %patches_parameters_2_addr_10" [patchMaker.cpp:413]   --->   Operation 408 'store' 'store_ln413' <Predicate = (select_ln407_1 == 2)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 768> <RAM>
ST_7 : Operation 409 [1/1] (0.00ns)   --->   "%br_ln413 = br void %arrayidx506.exit" [patchMaker.cpp:413]   --->   Operation 409 'br' 'br_ln413' <Predicate = (select_ln407_1 == 2)> <Delay = 0.00>
ST_7 : Operation 410 [1/2] (1.20ns)   --->   "%patches_parameters_1_load = load i10 %patches_parameters_1_addr" [patchMaker.cpp:413]   --->   Operation 410 'load' 'patches_parameters_1_load' <Predicate = (select_ln407_1 == 1)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 768> <RAM>
ST_7 : Operation 411 [1/1] (1.20ns)   --->   "%store_ln413 = store i64 %patches_parameters_1_load, i10 %patches_parameters_1_addr_15" [patchMaker.cpp:413]   --->   Operation 411 'store' 'store_ln413' <Predicate = (select_ln407_1 == 1)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 768> <RAM>
ST_7 : Operation 412 [1/1] (0.00ns)   --->   "%br_ln413 = br void %arrayidx506.exit" [patchMaker.cpp:413]   --->   Operation 412 'br' 'br_ln413' <Predicate = (select_ln407_1 == 1)> <Delay = 0.00>
ST_7 : Operation 413 [1/2] (1.20ns)   --->   "%patches_parameters_4_load = load i10 %patches_parameters_4_addr" [patchMaker.cpp:413]   --->   Operation 413 'load' 'patches_parameters_4_load' <Predicate = (select_ln407_1 == 4)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 768> <RAM>
ST_7 : Operation 414 [1/1] (1.20ns)   --->   "%store_ln413 = store i64 %patches_parameters_4_load, i10 %patches_parameters_4_addr_1" [patchMaker.cpp:413]   --->   Operation 414 'store' 'store_ln413' <Predicate = (select_ln407_1 == 4)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 768> <RAM>
ST_7 : Operation 415 [1/1] (0.00ns)   --->   "%br_ln413 = br void %arrayidx506.exit" [patchMaker.cpp:413]   --->   Operation 415 'br' 'br_ln413' <Predicate = (select_ln407_1 == 4)> <Delay = 0.00>
ST_7 : Operation 416 [1/2] (1.20ns)   --->   "%patches_parameters_0_load = load i10 %patches_parameters_0_addr_1" [patchMaker.cpp:413]   --->   Operation 416 'load' 'patches_parameters_0_load' <Predicate = (select_ln407_1 != 4 & select_ln407_1 != 1 & select_ln407_1 != 2 & select_ln407_1 != 3)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 768> <RAM>
ST_7 : Operation 417 [1/1] (1.20ns)   --->   "%store_ln413 = store i64 %patches_parameters_0_load, i10 %patches_parameters_0_addr_2" [patchMaker.cpp:413]   --->   Operation 417 'store' 'store_ln413' <Predicate = (select_ln407_1 != 4 & select_ln407_1 != 1 & select_ln407_1 != 2 & select_ln407_1 != 3)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 768> <RAM>
ST_7 : Operation 418 [1/1] (0.00ns)   --->   "%br_ln413 = br void %arrayidx506.exit" [patchMaker.cpp:413]   --->   Operation 418 'br' 'br_ln413' <Predicate = (select_ln407_1 != 4 & select_ln407_1 != 1 & select_ln407_1 != 2 & select_ln407_1 != 3)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 0.00>
ST_8 : Operation 419 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 419 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 9 <SV = 2> <Delay = 1.80>
ST_9 : Operation 420 [1/1] (0.00ns)   --->   "%empty_117 = phi i10 0, void %._crit_edge, i10 %empty_118, void %.exit"   --->   Operation 420 'phi' 'empty_117' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 421 [1/1] (0.72ns)   --->   "%empty_118 = add i10 %empty_117, i10 1"   --->   Operation 421 'add' 'empty_118' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 422 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 422 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 423 [1/1] (0.60ns)   --->   "%exitcond26150 = icmp_eq  i10 %empty_117, i10 720"   --->   Operation 423 'icmp' 'exitcond26150' <Predicate = true> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 424 [1/1] (0.00ns)   --->   "%empty_119 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 720, i64 720, i64 720"   --->   Operation 424 'speclooptripcount' 'empty_119' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 425 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond26150, void %memset.loop25.split, void %memset.loop.preheader"   --->   Operation 425 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 426 [1/1] (0.00ns)   --->   "%p_cast = zext i10 %empty_117"   --->   Operation 426 'zext' 'p_cast' <Predicate = (!exitcond26150)> <Delay = 0.00>
ST_9 : Operation 427 [1/1] (0.00ns)   --->   "%patches_superpoints_0_addr = getelementptr i64 %patches_superpoints_0, i64 0, i64 %p_cast"   --->   Operation 427 'getelementptr' 'patches_superpoints_0_addr' <Predicate = (!exitcond26150)> <Delay = 0.00>
ST_9 : Operation 428 [1/1] (0.00ns)   --->   "%patches_superpoints_1_addr = getelementptr i64 %patches_superpoints_1, i64 0, i64 %p_cast"   --->   Operation 428 'getelementptr' 'patches_superpoints_1_addr' <Predicate = (!exitcond26150)> <Delay = 0.00>
ST_9 : Operation 429 [1/1] (0.00ns)   --->   "%patches_superpoints_2_addr = getelementptr i64 %patches_superpoints_2, i64 0, i64 %p_cast"   --->   Operation 429 'getelementptr' 'patches_superpoints_2_addr' <Predicate = (!exitcond26150)> <Delay = 0.00>
ST_9 : Operation 430 [1/1] (0.00ns)   --->   "%patches_superpoints_3_addr = getelementptr i64 %patches_superpoints_3, i64 0, i64 %p_cast"   --->   Operation 430 'getelementptr' 'patches_superpoints_3_addr' <Predicate = (!exitcond26150)> <Delay = 0.00>
ST_9 : Operation 431 [1/1] (0.00ns)   --->   "%patches_superpoints_4_addr = getelementptr i64 %patches_superpoints_4, i64 0, i64 %p_cast"   --->   Operation 431 'getelementptr' 'patches_superpoints_4_addr' <Predicate = (!exitcond26150)> <Delay = 0.00>
ST_9 : Operation 432 [1/1] (0.00ns)   --->   "%patches_superpoints_5_addr = getelementptr i64 %patches_superpoints_5, i64 0, i64 %p_cast"   --->   Operation 432 'getelementptr' 'patches_superpoints_5_addr' <Predicate = (!exitcond26150)> <Delay = 0.00>
ST_9 : Operation 433 [1/1] (0.00ns)   --->   "%patches_superpoints_6_addr = getelementptr i64 %patches_superpoints_6, i64 0, i64 %p_cast"   --->   Operation 433 'getelementptr' 'patches_superpoints_6_addr' <Predicate = (!exitcond26150)> <Delay = 0.00>
ST_9 : Operation 434 [1/1] (0.00ns)   --->   "%patches_superpoints_7_addr = getelementptr i64 %patches_superpoints_7, i64 0, i64 %p_cast"   --->   Operation 434 'getelementptr' 'patches_superpoints_7_addr' <Predicate = (!exitcond26150)> <Delay = 0.00>
ST_9 : Operation 435 [1/1] (0.00ns)   --->   "%patches_superpoints_8_addr = getelementptr i64 %patches_superpoints_8, i64 0, i64 %p_cast"   --->   Operation 435 'getelementptr' 'patches_superpoints_8_addr' <Predicate = (!exitcond26150)> <Delay = 0.00>
ST_9 : Operation 436 [1/1] (0.00ns)   --->   "%patches_superpoints_9_addr = getelementptr i64 %patches_superpoints_9, i64 0, i64 %p_cast"   --->   Operation 436 'getelementptr' 'patches_superpoints_9_addr' <Predicate = (!exitcond26150)> <Delay = 0.00>
ST_9 : Operation 437 [1/1] (0.00ns)   --->   "%patches_superpoints_10_addr = getelementptr i64 %patches_superpoints_10, i64 0, i64 %p_cast"   --->   Operation 437 'getelementptr' 'patches_superpoints_10_addr' <Predicate = (!exitcond26150)> <Delay = 0.00>
ST_9 : Operation 438 [1/1] (0.00ns)   --->   "%patches_superpoints_11_addr = getelementptr i64 %patches_superpoints_11, i64 0, i64 %p_cast"   --->   Operation 438 'getelementptr' 'patches_superpoints_11_addr' <Predicate = (!exitcond26150)> <Delay = 0.00>
ST_9 : Operation 439 [1/1] (0.00ns)   --->   "%patches_superpoints_12_addr = getelementptr i64 %patches_superpoints_12, i64 0, i64 %p_cast"   --->   Operation 439 'getelementptr' 'patches_superpoints_12_addr' <Predicate = (!exitcond26150)> <Delay = 0.00>
ST_9 : Operation 440 [1/1] (0.00ns)   --->   "%patches_superpoints_13_addr = getelementptr i64 %patches_superpoints_13, i64 0, i64 %p_cast"   --->   Operation 440 'getelementptr' 'patches_superpoints_13_addr' <Predicate = (!exitcond26150)> <Delay = 0.00>
ST_9 : Operation 441 [1/1] (0.00ns)   --->   "%patches_superpoints_14_addr = getelementptr i64 %patches_superpoints_14, i64 0, i64 %p_cast"   --->   Operation 441 'getelementptr' 'patches_superpoints_14_addr' <Predicate = (!exitcond26150)> <Delay = 0.00>
ST_9 : Operation 442 [1/1] (0.00ns)   --->   "%patches_superpoints_15_addr = getelementptr i64 %patches_superpoints_15, i64 0, i64 %p_cast"   --->   Operation 442 'getelementptr' 'patches_superpoints_15_addr' <Predicate = (!exitcond26150)> <Delay = 0.00>
ST_9 : Operation 443 [1/1] (0.00ns)   --->   "%patches_superpoints_16_addr = getelementptr i64 %patches_superpoints_16, i64 0, i64 %p_cast"   --->   Operation 443 'getelementptr' 'patches_superpoints_16_addr' <Predicate = (!exitcond26150)> <Delay = 0.00>
ST_9 : Operation 444 [1/1] (0.00ns)   --->   "%patches_superpoints_17_addr = getelementptr i64 %patches_superpoints_17, i64 0, i64 %p_cast"   --->   Operation 444 'getelementptr' 'patches_superpoints_17_addr' <Predicate = (!exitcond26150)> <Delay = 0.00>
ST_9 : Operation 445 [1/1] (0.00ns)   --->   "%patches_superpoints_18_addr = getelementptr i64 %patches_superpoints_18, i64 0, i64 %p_cast"   --->   Operation 445 'getelementptr' 'patches_superpoints_18_addr' <Predicate = (!exitcond26150)> <Delay = 0.00>
ST_9 : Operation 446 [1/1] (0.00ns)   --->   "%patches_superpoints_19_addr = getelementptr i64 %patches_superpoints_19, i64 0, i64 %p_cast"   --->   Operation 446 'getelementptr' 'patches_superpoints_19_addr' <Predicate = (!exitcond26150)> <Delay = 0.00>
ST_9 : Operation 447 [1/1] (0.00ns)   --->   "%patches_superpoints_20_addr = getelementptr i64 %patches_superpoints_20, i64 0, i64 %p_cast"   --->   Operation 447 'getelementptr' 'patches_superpoints_20_addr' <Predicate = (!exitcond26150)> <Delay = 0.00>
ST_9 : Operation 448 [1/1] (0.00ns)   --->   "%patches_superpoints_21_addr = getelementptr i64 %patches_superpoints_21, i64 0, i64 %p_cast"   --->   Operation 448 'getelementptr' 'patches_superpoints_21_addr' <Predicate = (!exitcond26150)> <Delay = 0.00>
ST_9 : Operation 449 [1/1] (0.00ns)   --->   "%patches_superpoints_22_addr = getelementptr i64 %patches_superpoints_22, i64 0, i64 %p_cast"   --->   Operation 449 'getelementptr' 'patches_superpoints_22_addr' <Predicate = (!exitcond26150)> <Delay = 0.00>
ST_9 : Operation 450 [1/1] (0.00ns)   --->   "%patches_superpoints_23_addr = getelementptr i64 %patches_superpoints_23, i64 0, i64 %p_cast"   --->   Operation 450 'getelementptr' 'patches_superpoints_23_addr' <Predicate = (!exitcond26150)> <Delay = 0.00>
ST_9 : Operation 451 [1/1] (0.00ns)   --->   "%patches_superpoints_24_addr = getelementptr i64 %patches_superpoints_24, i64 0, i64 %p_cast"   --->   Operation 451 'getelementptr' 'patches_superpoints_24_addr' <Predicate = (!exitcond26150)> <Delay = 0.00>
ST_9 : Operation 452 [1/1] (0.00ns)   --->   "%patches_superpoints_25_addr = getelementptr i64 %patches_superpoints_25, i64 0, i64 %p_cast"   --->   Operation 452 'getelementptr' 'patches_superpoints_25_addr' <Predicate = (!exitcond26150)> <Delay = 0.00>
ST_9 : Operation 453 [1/1] (0.00ns)   --->   "%patches_superpoints_26_addr = getelementptr i64 %patches_superpoints_26, i64 0, i64 %p_cast"   --->   Operation 453 'getelementptr' 'patches_superpoints_26_addr' <Predicate = (!exitcond26150)> <Delay = 0.00>
ST_9 : Operation 454 [1/1] (0.00ns)   --->   "%patches_superpoints_27_addr = getelementptr i64 %patches_superpoints_27, i64 0, i64 %p_cast"   --->   Operation 454 'getelementptr' 'patches_superpoints_27_addr' <Predicate = (!exitcond26150)> <Delay = 0.00>
ST_9 : Operation 455 [1/1] (0.00ns)   --->   "%patches_superpoints_28_addr = getelementptr i64 %patches_superpoints_28, i64 0, i64 %p_cast"   --->   Operation 455 'getelementptr' 'patches_superpoints_28_addr' <Predicate = (!exitcond26150)> <Delay = 0.00>
ST_9 : Operation 456 [1/1] (0.00ns)   --->   "%patches_superpoints_29_addr = getelementptr i64 %patches_superpoints_29, i64 0, i64 %p_cast"   --->   Operation 456 'getelementptr' 'patches_superpoints_29_addr' <Predicate = (!exitcond26150)> <Delay = 0.00>
ST_9 : Operation 457 [1/1] (0.00ns)   --->   "%patches_superpoints_30_addr = getelementptr i64 %patches_superpoints_30, i64 0, i64 %p_cast"   --->   Operation 457 'getelementptr' 'patches_superpoints_30_addr' <Predicate = (!exitcond26150)> <Delay = 0.00>
ST_9 : Operation 458 [1/1] (0.00ns)   --->   "%patches_superpoints_31_addr = getelementptr i64 %patches_superpoints_31, i64 0, i64 %p_cast"   --->   Operation 458 'getelementptr' 'patches_superpoints_31_addr' <Predicate = (!exitcond26150)> <Delay = 0.00>
ST_9 : Operation 459 [1/1] (0.59ns)   --->   "%switch_ln382 = switch i32 %n_patches_read_4, void %.case.0, i32 32, void %.case.31, i32 2, void %.case.1, i32 3, void %.case.2, i32 4, void %.case.3, i32 5, void %.case.4, i32 6, void %.case.5, i32 7, void %.case.6, i32 8, void %.case.7, i32 9, void %.case.8, i32 10, void %.case.9, i32 11, void %.case.10, i32 12, void %.case.11, i32 13, void %.case.12, i32 14, void %.case.13, i32 15, void %.case.14, i32 16, void %.case.15, i32 17, void %.case.16, i32 18, void %.case.17, i32 19, void %.case.18, i32 20, void %.case.19, i32 21, void %.case.20, i32 22, void %.case.21, i32 23, void %.case.22, i32 24, void %.case.23, i32 25, void %.case.24, i32 26, void %.case.25, i32 27, void %.case.26, i32 28, void %.case.27, i32 29, void %.case.28, i32 30, void %.case.29, i32 31, void %.case.30" [patchMaker.cpp:382]   --->   Operation 459 'switch' 'switch_ln382' <Predicate = (!exitcond26150)> <Delay = 0.59>
ST_9 : Operation 460 [1/1] (1.20ns)   --->   "%store_ln0 = store i64 0, i10 %patches_superpoints_30_addr"   --->   Operation 460 'store' 'store_ln0' <Predicate = (!exitcond26150 & n_patches_read_4 == 31)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_9 : Operation 461 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 461 'br' 'br_ln0' <Predicate = (!exitcond26150 & n_patches_read_4 == 31)> <Delay = 0.00>
ST_9 : Operation 462 [1/1] (1.20ns)   --->   "%store_ln0 = store i64 0, i10 %patches_superpoints_29_addr"   --->   Operation 462 'store' 'store_ln0' <Predicate = (!exitcond26150 & n_patches_read_4 == 30)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_9 : Operation 463 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 463 'br' 'br_ln0' <Predicate = (!exitcond26150 & n_patches_read_4 == 30)> <Delay = 0.00>
ST_9 : Operation 464 [1/1] (1.20ns)   --->   "%store_ln0 = store i64 0, i10 %patches_superpoints_28_addr"   --->   Operation 464 'store' 'store_ln0' <Predicate = (!exitcond26150 & n_patches_read_4 == 29)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_9 : Operation 465 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 465 'br' 'br_ln0' <Predicate = (!exitcond26150 & n_patches_read_4 == 29)> <Delay = 0.00>
ST_9 : Operation 466 [1/1] (1.20ns)   --->   "%store_ln0 = store i64 0, i10 %patches_superpoints_27_addr"   --->   Operation 466 'store' 'store_ln0' <Predicate = (!exitcond26150 & n_patches_read_4 == 28)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_9 : Operation 467 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 467 'br' 'br_ln0' <Predicate = (!exitcond26150 & n_patches_read_4 == 28)> <Delay = 0.00>
ST_9 : Operation 468 [1/1] (1.20ns)   --->   "%store_ln0 = store i64 0, i10 %patches_superpoints_26_addr"   --->   Operation 468 'store' 'store_ln0' <Predicate = (!exitcond26150 & n_patches_read_4 == 27)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_9 : Operation 469 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 469 'br' 'br_ln0' <Predicate = (!exitcond26150 & n_patches_read_4 == 27)> <Delay = 0.00>
ST_9 : Operation 470 [1/1] (1.20ns)   --->   "%store_ln0 = store i64 0, i10 %patches_superpoints_25_addr"   --->   Operation 470 'store' 'store_ln0' <Predicate = (!exitcond26150 & n_patches_read_4 == 26)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_9 : Operation 471 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 471 'br' 'br_ln0' <Predicate = (!exitcond26150 & n_patches_read_4 == 26)> <Delay = 0.00>
ST_9 : Operation 472 [1/1] (1.20ns)   --->   "%store_ln0 = store i64 0, i10 %patches_superpoints_24_addr"   --->   Operation 472 'store' 'store_ln0' <Predicate = (!exitcond26150 & n_patches_read_4 == 25)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_9 : Operation 473 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 473 'br' 'br_ln0' <Predicate = (!exitcond26150 & n_patches_read_4 == 25)> <Delay = 0.00>
ST_9 : Operation 474 [1/1] (1.20ns)   --->   "%store_ln0 = store i64 0, i10 %patches_superpoints_23_addr"   --->   Operation 474 'store' 'store_ln0' <Predicate = (!exitcond26150 & n_patches_read_4 == 24)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_9 : Operation 475 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 475 'br' 'br_ln0' <Predicate = (!exitcond26150 & n_patches_read_4 == 24)> <Delay = 0.00>
ST_9 : Operation 476 [1/1] (1.20ns)   --->   "%store_ln0 = store i64 0, i10 %patches_superpoints_22_addr"   --->   Operation 476 'store' 'store_ln0' <Predicate = (!exitcond26150 & n_patches_read_4 == 23)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_9 : Operation 477 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 477 'br' 'br_ln0' <Predicate = (!exitcond26150 & n_patches_read_4 == 23)> <Delay = 0.00>
ST_9 : Operation 478 [1/1] (1.20ns)   --->   "%store_ln0 = store i64 0, i10 %patches_superpoints_21_addr"   --->   Operation 478 'store' 'store_ln0' <Predicate = (!exitcond26150 & n_patches_read_4 == 22)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_9 : Operation 479 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 479 'br' 'br_ln0' <Predicate = (!exitcond26150 & n_patches_read_4 == 22)> <Delay = 0.00>
ST_9 : Operation 480 [1/1] (1.20ns)   --->   "%store_ln0 = store i64 0, i10 %patches_superpoints_20_addr"   --->   Operation 480 'store' 'store_ln0' <Predicate = (!exitcond26150 & n_patches_read_4 == 21)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_9 : Operation 481 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 481 'br' 'br_ln0' <Predicate = (!exitcond26150 & n_patches_read_4 == 21)> <Delay = 0.00>
ST_9 : Operation 482 [1/1] (1.20ns)   --->   "%store_ln0 = store i64 0, i10 %patches_superpoints_19_addr"   --->   Operation 482 'store' 'store_ln0' <Predicate = (!exitcond26150 & n_patches_read_4 == 20)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_9 : Operation 483 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 483 'br' 'br_ln0' <Predicate = (!exitcond26150 & n_patches_read_4 == 20)> <Delay = 0.00>
ST_9 : Operation 484 [1/1] (1.20ns)   --->   "%store_ln0 = store i64 0, i10 %patches_superpoints_18_addr"   --->   Operation 484 'store' 'store_ln0' <Predicate = (!exitcond26150 & n_patches_read_4 == 19)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_9 : Operation 485 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 485 'br' 'br_ln0' <Predicate = (!exitcond26150 & n_patches_read_4 == 19)> <Delay = 0.00>
ST_9 : Operation 486 [1/1] (1.20ns)   --->   "%store_ln0 = store i64 0, i10 %patches_superpoints_17_addr"   --->   Operation 486 'store' 'store_ln0' <Predicate = (!exitcond26150 & n_patches_read_4 == 18)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_9 : Operation 487 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 487 'br' 'br_ln0' <Predicate = (!exitcond26150 & n_patches_read_4 == 18)> <Delay = 0.00>
ST_9 : Operation 488 [1/1] (1.20ns)   --->   "%store_ln0 = store i64 0, i10 %patches_superpoints_16_addr"   --->   Operation 488 'store' 'store_ln0' <Predicate = (!exitcond26150 & n_patches_read_4 == 17)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_9 : Operation 489 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 489 'br' 'br_ln0' <Predicate = (!exitcond26150 & n_patches_read_4 == 17)> <Delay = 0.00>
ST_9 : Operation 490 [1/1] (1.20ns)   --->   "%store_ln0 = store i64 0, i10 %patches_superpoints_15_addr"   --->   Operation 490 'store' 'store_ln0' <Predicate = (!exitcond26150 & n_patches_read_4 == 16)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_9 : Operation 491 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 491 'br' 'br_ln0' <Predicate = (!exitcond26150 & n_patches_read_4 == 16)> <Delay = 0.00>
ST_9 : Operation 492 [1/1] (1.20ns)   --->   "%store_ln0 = store i64 0, i10 %patches_superpoints_14_addr"   --->   Operation 492 'store' 'store_ln0' <Predicate = (!exitcond26150 & n_patches_read_4 == 15)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_9 : Operation 493 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 493 'br' 'br_ln0' <Predicate = (!exitcond26150 & n_patches_read_4 == 15)> <Delay = 0.00>
ST_9 : Operation 494 [1/1] (1.20ns)   --->   "%store_ln0 = store i64 0, i10 %patches_superpoints_13_addr"   --->   Operation 494 'store' 'store_ln0' <Predicate = (!exitcond26150 & n_patches_read_4 == 14)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_9 : Operation 495 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 495 'br' 'br_ln0' <Predicate = (!exitcond26150 & n_patches_read_4 == 14)> <Delay = 0.00>
ST_9 : Operation 496 [1/1] (1.20ns)   --->   "%store_ln0 = store i64 0, i10 %patches_superpoints_12_addr"   --->   Operation 496 'store' 'store_ln0' <Predicate = (!exitcond26150 & n_patches_read_4 == 13)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_9 : Operation 497 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 497 'br' 'br_ln0' <Predicate = (!exitcond26150 & n_patches_read_4 == 13)> <Delay = 0.00>
ST_9 : Operation 498 [1/1] (1.20ns)   --->   "%store_ln0 = store i64 0, i10 %patches_superpoints_11_addr"   --->   Operation 498 'store' 'store_ln0' <Predicate = (!exitcond26150 & n_patches_read_4 == 12)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_9 : Operation 499 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 499 'br' 'br_ln0' <Predicate = (!exitcond26150 & n_patches_read_4 == 12)> <Delay = 0.00>
ST_9 : Operation 500 [1/1] (1.20ns)   --->   "%store_ln0 = store i64 0, i10 %patches_superpoints_10_addr"   --->   Operation 500 'store' 'store_ln0' <Predicate = (!exitcond26150 & n_patches_read_4 == 11)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_9 : Operation 501 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 501 'br' 'br_ln0' <Predicate = (!exitcond26150 & n_patches_read_4 == 11)> <Delay = 0.00>
ST_9 : Operation 502 [1/1] (1.20ns)   --->   "%store_ln0 = store i64 0, i10 %patches_superpoints_9_addr"   --->   Operation 502 'store' 'store_ln0' <Predicate = (!exitcond26150 & n_patches_read_4 == 10)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_9 : Operation 503 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 503 'br' 'br_ln0' <Predicate = (!exitcond26150 & n_patches_read_4 == 10)> <Delay = 0.00>
ST_9 : Operation 504 [1/1] (1.20ns)   --->   "%store_ln0 = store i64 0, i10 %patches_superpoints_8_addr"   --->   Operation 504 'store' 'store_ln0' <Predicate = (!exitcond26150 & n_patches_read_4 == 9)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_9 : Operation 505 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 505 'br' 'br_ln0' <Predicate = (!exitcond26150 & n_patches_read_4 == 9)> <Delay = 0.00>
ST_9 : Operation 506 [1/1] (1.20ns)   --->   "%store_ln0 = store i64 0, i10 %patches_superpoints_7_addr"   --->   Operation 506 'store' 'store_ln0' <Predicate = (!exitcond26150 & n_patches_read_4 == 8)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_9 : Operation 507 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 507 'br' 'br_ln0' <Predicate = (!exitcond26150 & n_patches_read_4 == 8)> <Delay = 0.00>
ST_9 : Operation 508 [1/1] (1.20ns)   --->   "%store_ln0 = store i64 0, i10 %patches_superpoints_6_addr"   --->   Operation 508 'store' 'store_ln0' <Predicate = (!exitcond26150 & n_patches_read_4 == 7)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_9 : Operation 509 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 509 'br' 'br_ln0' <Predicate = (!exitcond26150 & n_patches_read_4 == 7)> <Delay = 0.00>
ST_9 : Operation 510 [1/1] (1.20ns)   --->   "%store_ln0 = store i64 0, i10 %patches_superpoints_5_addr"   --->   Operation 510 'store' 'store_ln0' <Predicate = (!exitcond26150 & n_patches_read_4 == 6)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_9 : Operation 511 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 511 'br' 'br_ln0' <Predicate = (!exitcond26150 & n_patches_read_4 == 6)> <Delay = 0.00>
ST_9 : Operation 512 [1/1] (1.20ns)   --->   "%store_ln0 = store i64 0, i10 %patches_superpoints_4_addr"   --->   Operation 512 'store' 'store_ln0' <Predicate = (!exitcond26150 & n_patches_read_4 == 5)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_9 : Operation 513 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 513 'br' 'br_ln0' <Predicate = (!exitcond26150 & n_patches_read_4 == 5)> <Delay = 0.00>
ST_9 : Operation 514 [1/1] (1.20ns)   --->   "%store_ln0 = store i64 0, i10 %patches_superpoints_3_addr"   --->   Operation 514 'store' 'store_ln0' <Predicate = (!exitcond26150 & n_patches_read_4 == 4)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_9 : Operation 515 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 515 'br' 'br_ln0' <Predicate = (!exitcond26150 & n_patches_read_4 == 4)> <Delay = 0.00>
ST_9 : Operation 516 [1/1] (1.20ns)   --->   "%store_ln0 = store i64 0, i10 %patches_superpoints_2_addr"   --->   Operation 516 'store' 'store_ln0' <Predicate = (!exitcond26150 & n_patches_read_4 == 3)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_9 : Operation 517 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 517 'br' 'br_ln0' <Predicate = (!exitcond26150 & n_patches_read_4 == 3)> <Delay = 0.00>
ST_9 : Operation 518 [1/1] (1.20ns)   --->   "%store_ln0 = store i64 0, i10 %patches_superpoints_1_addr"   --->   Operation 518 'store' 'store_ln0' <Predicate = (!exitcond26150 & n_patches_read_4 == 2)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_9 : Operation 519 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 519 'br' 'br_ln0' <Predicate = (!exitcond26150 & n_patches_read_4 == 2)> <Delay = 0.00>
ST_9 : Operation 520 [1/1] (1.20ns)   --->   "%store_ln0 = store i64 0, i10 %patches_superpoints_31_addr"   --->   Operation 520 'store' 'store_ln0' <Predicate = (!exitcond26150 & n_patches_read_4 == 32)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_9 : Operation 521 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 521 'br' 'br_ln0' <Predicate = (!exitcond26150 & n_patches_read_4 == 32)> <Delay = 0.00>
ST_9 : Operation 522 [1/1] (1.20ns)   --->   "%store_ln0 = store i64 0, i10 %patches_superpoints_0_addr"   --->   Operation 522 'store' 'store_ln0' <Predicate = (!exitcond26150 & n_patches_read_4 != 32 & n_patches_read_4 != 2 & n_patches_read_4 != 3 & n_patches_read_4 != 4 & n_patches_read_4 != 5 & n_patches_read_4 != 6 & n_patches_read_4 != 7 & n_patches_read_4 != 8 & n_patches_read_4 != 9 & n_patches_read_4 != 10 & n_patches_read_4 != 11 & n_patches_read_4 != 12 & n_patches_read_4 != 13 & n_patches_read_4 != 14 & n_patches_read_4 != 15 & n_patches_read_4 != 16 & n_patches_read_4 != 17 & n_patches_read_4 != 18 & n_patches_read_4 != 19 & n_patches_read_4 != 20 & n_patches_read_4 != 21 & n_patches_read_4 != 22 & n_patches_read_4 != 23 & n_patches_read_4 != 24 & n_patches_read_4 != 25 & n_patches_read_4 != 26 & n_patches_read_4 != 27 & n_patches_read_4 != 28 & n_patches_read_4 != 29 & n_patches_read_4 != 30 & n_patches_read_4 != 31)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_9 : Operation 523 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 523 'br' 'br_ln0' <Predicate = (!exitcond26150 & n_patches_read_4 != 32 & n_patches_read_4 != 2 & n_patches_read_4 != 3 & n_patches_read_4 != 4 & n_patches_read_4 != 5 & n_patches_read_4 != 6 & n_patches_read_4 != 7 & n_patches_read_4 != 8 & n_patches_read_4 != 9 & n_patches_read_4 != 10 & n_patches_read_4 != 11 & n_patches_read_4 != 12 & n_patches_read_4 != 13 & n_patches_read_4 != 14 & n_patches_read_4 != 15 & n_patches_read_4 != 16 & n_patches_read_4 != 17 & n_patches_read_4 != 18 & n_patches_read_4 != 19 & n_patches_read_4 != 20 & n_patches_read_4 != 21 & n_patches_read_4 != 22 & n_patches_read_4 != 23 & n_patches_read_4 != 24 & n_patches_read_4 != 25 & n_patches_read_4 != 26 & n_patches_read_4 != 27 & n_patches_read_4 != 28 & n_patches_read_4 != 29 & n_patches_read_4 != 30 & n_patches_read_4 != 31)> <Delay = 0.00>
ST_9 : Operation 524 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop25"   --->   Operation 524 'br' 'br_ln0' <Predicate = (!exitcond26150)> <Delay = 0.00>

State 10 <SV = 3> <Delay = 0.38>
ST_10 : Operation 525 [1/1] (0.38ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 525 'br' 'br_ln0' <Predicate = true> <Delay = 0.38>

State 11 <SV = 4> <Delay = 1.92>
ST_11 : Operation 526 [1/1] (0.00ns)   --->   "%empty_120 = phi i7 %empty_121, void %memset.loop.split, i7 0, void %memset.loop.preheader"   --->   Operation 526 'phi' 'empty_120' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 527 [1/1] (0.70ns)   --->   "%empty_121 = add i7 %empty_120, i7 1"   --->   Operation 527 'add' 'empty_121' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 528 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 528 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 529 [1/1] (0.59ns)   --->   "%exitcond149 = icmp_eq  i7 %empty_120, i7 120"   --->   Operation 529 'icmp' 'exitcond149' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 530 [1/1] (0.00ns)   --->   "%empty_122 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 120, i64 120, i64 120"   --->   Operation 530 'speclooptripcount' 'empty_122' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 531 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond149, void %memset.loop.split, void %split"   --->   Operation 531 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 532 [1/1] (0.00ns)   --->   "%p_cast478 = zext i7 %empty_120"   --->   Operation 532 'zext' 'p_cast478' <Predicate = (!exitcond149)> <Delay = 0.00>
ST_11 : Operation 533 [1/1] (0.72ns)   --->   "%empty_123 = add i10 %empty_116, i10 %p_cast478" [patchMaker.cpp:382]   --->   Operation 533 'add' 'empty_123' <Predicate = (!exitcond149)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 534 [1/1] (0.00ns)   --->   "%p_cast481 = zext i10 %empty_123" [patchMaker.cpp:382]   --->   Operation 534 'zext' 'p_cast481' <Predicate = (!exitcond149)> <Delay = 0.00>
ST_11 : Operation 535 [1/1] (0.00ns)   --->   "%patches_parameters_0_addr = getelementptr i64 %patches_parameters_0, i64 0, i64 %p_cast481" [patchMaker.cpp:382]   --->   Operation 535 'getelementptr' 'patches_parameters_0_addr' <Predicate = (!exitcond149)> <Delay = 0.00>
ST_11 : Operation 536 [1/1] (1.20ns)   --->   "%store_ln382 = store i64 0, i10 %patches_parameters_0_addr" [patchMaker.cpp:382]   --->   Operation 536 'store' 'store_ln382' <Predicate = (!exitcond149)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 768> <RAM>
ST_11 : Operation 537 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 537 'br' 'br_ln0' <Predicate = (!exitcond149)> <Delay = 0.00>

State 12 <SV = 5> <Delay = 0.00>
ST_12 : Operation 538 [1/1] (0.00ns)   --->   "%write_ln430 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %n_patches, i32 %sub" [patchMaker.cpp:430]   --->   Operation 538 'write' 'write_ln430' <Predicate = (!or_ln384)> <Delay = 0.00>
ST_12 : Operation 539 [1/1] (0.00ns)   --->   "%br_ln431 = br void %._crit_edge1" [patchMaker.cpp:431]   --->   Operation 539 'br' 'br_ln431' <Predicate = (!or_ln384)> <Delay = 0.00>
ST_12 : Operation 540 [1/1] (0.00ns)   --->   "%ret_ln431 = ret" [patchMaker.cpp:431]   --->   Operation 540 'ret' 'ret_ln431' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.86ns
The critical path consists of the following:
	wire read on port 'n_patches_read' (patchMaker.cpp:382) [79]  (0 ns)
	'add' operation ('sub', patchMaker.cpp:382) [86]  (0.88 ns)
	'icmp' operation ('icmp_ln391', patchMaker.cpp:391) [87]  (0.859 ns)
	blocking operation 0.122 ns on control path)

 <State 2>: 1.15ns
The critical path consists of the following:
	'phi' operation ('i', patchMaker.cpp:391) with incoming values : ('zext_ln391', patchMaker.cpp:391) ('indvars_iv_next47', patchMaker.cpp:391) [94]  (0 ns)
	'add' operation ('indvars_iv_next47', patchMaker.cpp:391) [101]  (1.15 ns)

 <State 3>: 5.01ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten13', patchMaker.cpp:395) with incoming values : ('select_ln395_2', patchMaker.cpp:395) [108]  (0 ns)
	'icmp' operation ('icmp_ln395', patchMaker.cpp:395) [121]  (0.581 ns)
	'select' operation ('select_ln393', patchMaker.cpp:393) [122]  (0.278 ns)
	'add' operation ('add_ln395', patchMaker.cpp:395) [135]  (0.436 ns)
	'select' operation ('select_ln395_1', patchMaker.cpp:395) [139]  (0.278 ns)
	'add' operation ('add_ln401', patchMaker.cpp:401) [141]  (0.706 ns)
	'add' operation ('add_ln401_1', patchMaker.cpp:401) [155]  (0.735 ns)
	'sub' operation ('sub_ln401_1', patchMaker.cpp:401) [159]  (0 ns)
	'add' operation ('add_ln401_2', patchMaker.cpp:401) [162]  (0.797 ns)
	'getelementptr' operation ('patches_superpoints_31_addr_3', patchMaker.cpp:401) [195]  (0 ns)
	'load' operation ('patches_superpoints_31_load', patchMaker.cpp:401) on array 'patches_superpoints_31' [289]  (1.2 ns)

 <State 4>: 3.05ns
The critical path consists of the following:
	'load' operation ('patches_superpoints_30_load', patchMaker.cpp:401) on array 'patches_superpoints_30' [199]  (1.2 ns)
	multiplexor before 'phi' operation ('empty', patchMaker.cpp:401) with incoming values : ('patches_superpoints_30_load', patchMaker.cpp:401) ('patches_superpoints_29_load', patchMaker.cpp:401) ('patches_superpoints_28_load', patchMaker.cpp:401) ('patches_superpoints_27_load', patchMaker.cpp:401) ('patches_superpoints_26_load', patchMaker.cpp:401) ('patches_superpoints_25_load', patchMaker.cpp:401) ('patches_superpoints_24_load', patchMaker.cpp:401) ('patches_superpoints_23_load', patchMaker.cpp:401) ('patches_superpoints_22_load', patchMaker.cpp:401) ('patches_superpoints_21_load', patchMaker.cpp:401) ('patches_superpoints_20_load', patchMaker.cpp:401) ('patches_superpoints_19_load', patchMaker.cpp:401) ('patches_superpoints_18_load', patchMaker.cpp:401) ('patches_superpoints_17_load', patchMaker.cpp:401) ('patches_superpoints_16_load', patchMaker.cpp:401) ('patches_superpoints_15_load', patchMaker.cpp:401) ('patches_superpoints_14_load', patchMaker.cpp:401) ('patches_superpoints_13_load', patchMaker.cpp:401) ('patches_superpoints_12_load', patchMaker.cpp:401) ('patches_superpoints_11_load', patchMaker.cpp:401) ('patches_superpoints_10_load', patchMaker.cpp:401) ('patches_superpoints_9_load', patchMaker.cpp:401) ('patches_superpoints_8_load', patchMaker.cpp:401) ('patches_superpoints_7_load', patchMaker.cpp:401) ('patches_superpoints_6_load', patchMaker.cpp:401) ('patches_superpoints_5_load', patchMaker.cpp:401) ('patches_superpoints_4_load', patchMaker.cpp:401) ('patches_superpoints_3_load', patchMaker.cpp:401) ('patches_superpoints_2_load', patchMaker.cpp:401) ('patches_superpoints_1_load', patchMaker.cpp:401) ('patches_superpoints_31_load', patchMaker.cpp:401) ('patches_superpoints_0_load', patchMaker.cpp:401) [295]  (0.654 ns)
	'phi' operation ('empty', patchMaker.cpp:401) with incoming values : ('patches_superpoints_30_load', patchMaker.cpp:401) ('patches_superpoints_29_load', patchMaker.cpp:401) ('patches_superpoints_28_load', patchMaker.cpp:401) ('patches_superpoints_27_load', patchMaker.cpp:401) ('patches_superpoints_26_load', patchMaker.cpp:401) ('patches_superpoints_25_load', patchMaker.cpp:401) ('patches_superpoints_24_load', patchMaker.cpp:401) ('patches_superpoints_23_load', patchMaker.cpp:401) ('patches_superpoints_22_load', patchMaker.cpp:401) ('patches_superpoints_21_load', patchMaker.cpp:401) ('patches_superpoints_20_load', patchMaker.cpp:401) ('patches_superpoints_19_load', patchMaker.cpp:401) ('patches_superpoints_18_load', patchMaker.cpp:401) ('patches_superpoints_17_load', patchMaker.cpp:401) ('patches_superpoints_16_load', patchMaker.cpp:401) ('patches_superpoints_15_load', patchMaker.cpp:401) ('patches_superpoints_14_load', patchMaker.cpp:401) ('patches_superpoints_13_load', patchMaker.cpp:401) ('patches_superpoints_12_load', patchMaker.cpp:401) ('patches_superpoints_11_load', patchMaker.cpp:401) ('patches_superpoints_10_load', patchMaker.cpp:401) ('patches_superpoints_9_load', patchMaker.cpp:401) ('patches_superpoints_8_load', patchMaker.cpp:401) ('patches_superpoints_7_load', patchMaker.cpp:401) ('patches_superpoints_6_load', patchMaker.cpp:401) ('patches_superpoints_5_load', patchMaker.cpp:401) ('patches_superpoints_4_load', patchMaker.cpp:401) ('patches_superpoints_3_load', patchMaker.cpp:401) ('patches_superpoints_2_load', patchMaker.cpp:401) ('patches_superpoints_1_load', patchMaker.cpp:401) ('patches_superpoints_31_load', patchMaker.cpp:401) ('patches_superpoints_0_load', patchMaker.cpp:401) [295]  (0 ns)
	'store' operation ('store_ln401', patchMaker.cpp:401) of variable 'empty', patchMaker.cpp:401 on array 'patches_superpoints_29' [301]  (1.2 ns)

 <State 5>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten59', patchMaker.cpp:407) with incoming values : ('add_ln407_1', patchMaker.cpp:407) [403]  (0.387 ns)

 <State 6>: 4.88ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten45', patchMaker.cpp:409) with incoming values : ('select_ln409_2', patchMaker.cpp:409) [405]  (0 ns)
	'icmp' operation ('icmp_ln409', patchMaker.cpp:409) [416]  (0.619 ns)
	'select' operation ('select_ln407', patchMaker.cpp:407) [417]  (0.278 ns)
	'add' operation ('add_ln409', patchMaker.cpp:409) [423]  (0.572 ns)
	'select' operation ('select_ln409_1', patchMaker.cpp:409) [427]  (0.278 ns)
	'add' operation ('add_ln413', patchMaker.cpp:413) [429]  (1.13 ns)
	'sub' operation ('sub_ln413', patchMaker.cpp:413) [434]  (0 ns)
	'add' operation ('add_ln413_2', patchMaker.cpp:413) [443]  (0.797 ns)
	'getelementptr' operation ('patches_parameters_0_addr_1', patchMaker.cpp:413) [445]  (0 ns)
	'load' operation ('patches_parameters_0_load', patchMaker.cpp:413) on array 'patches_parameters_0' [476]  (1.2 ns)

 <State 7>: 2.4ns
The critical path consists of the following:
	'load' operation ('patches_parameters_2_load', patchMaker.cpp:413) on array 'patches_parameters_2' [464]  (1.2 ns)
	'store' operation ('store_ln413', patchMaker.cpp:413) of variable 'patches_parameters_2_load', patchMaker.cpp:413 on array 'patches_parameters_2' [465]  (1.2 ns)

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 1.8ns
The critical path consists of the following:
	'phi' operation ('empty_117') with incoming values : ('empty_118') [496]  (0 ns)
	'getelementptr' operation ('patches_superpoints_3_addr') [507]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on array 'patches_superpoints_3' [619]  (1.2 ns)
	blocking operation 0.605 ns on control path)

 <State 10>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('empty_120') with incoming values : ('empty_121') [638]  (0.387 ns)

 <State 11>: 1.92ns
The critical path consists of the following:
	'phi' operation ('empty_120') with incoming values : ('empty_121') [638]  (0 ns)
	'add' operation ('empty_123', patchMaker.cpp:382) [646]  (0.725 ns)
	'getelementptr' operation ('patches_parameters_0_addr', patchMaker.cpp:382) [648]  (0 ns)
	'store' operation ('store_ln382', patchMaker.cpp:382) of constant 0 on array 'patches_parameters_0' [649]  (1.2 ns)

 <State 12>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
