

================================================================
== Vitis HLS Report for 'filter_kernel_Pipeline_VITIS_LOOP_147_14'
================================================================
* Date:           Wed Feb 26 23:19:20 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        image_kernel
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.208 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_147_14  |        ?|        ?|         1|          1|          1|     ?|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.20>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%k_4 = alloca i32 1" [filter_kernel.cpp:147]   --->   Operation 4 'alloca' 'k_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%window_37 = alloca i32 1"   --->   Operation 5 'alloca' 'window_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%window_38 = alloca i32 1"   --->   Operation 6 'alloca' 'window_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%window_39 = alloca i32 1"   --->   Operation 7 'alloca' 'window_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%line_buffer_5_load_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %line_buffer_5_load_1"   --->   Operation 8 'read' 'line_buffer_5_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%line_buffer_4_load_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %line_buffer_4_load_1"   --->   Operation 9 'read' 'line_buffer_4_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%line_buffer_3_load_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %line_buffer_3_load_1"   --->   Operation 10 'read' 'line_buffer_3_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%channels_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %channels"   --->   Operation 11 'read' 'channels_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%window_13_load_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %window_13_load_1"   --->   Operation 12 'read' 'window_13_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%window_12_load_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %window_12_load_1"   --->   Operation 13 'read' 'window_12_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%window_14_load_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %window_14_load_1"   --->   Operation 14 'read' 'window_14_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.14ns)   --->   "%store_ln0 = store i8 %window_14_load_1_read, i8 %window_39"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 16 [1/1] (1.14ns)   --->   "%store_ln0 = store i8 %window_12_load_1_read, i8 %window_38"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 17 [1/1] (1.14ns)   --->   "%store_ln0 = store i8 %window_13_load_1_read, i8 %window_37"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 18 [1/1] (1.14ns)   --->   "%store_ln147 = store i2 0, i2 %k_4" [filter_kernel.cpp:147]   --->   Operation 18 'store' 'store_ln147' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc234"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%k = load i2 %k_4" [filter_kernel.cpp:147]   --->   Operation 20 'load' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln147 = zext i2 %k" [filter_kernel.cpp:147]   --->   Operation 21 'zext' 'zext_ln147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.91ns)   --->   "%icmp_ln147 = icmp_slt  i32 %zext_ln147, i32 %channels_read" [filter_kernel.cpp:147]   --->   Operation 22 'icmp' 'icmp_ln147' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.14ns)   --->   "%add_ln147 = add i2 %k, i2 1" [filter_kernel.cpp:147]   --->   Operation 23 'add' 'add_ln147' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln147 = br i1 %icmp_ln147, void %for.end236.loopexit.exitStub, void %for.inc234.split" [filter_kernel.cpp:147]   --->   Operation 24 'br' 'br_ln147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln147 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_26" [filter_kernel.cpp:147]   --->   Operation 25 'specpipeline' 'specpipeline_ln147' <Predicate = (icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln147 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [filter_kernel.cpp:147]   --->   Operation 26 'specloopname' 'specloopname_ln147' <Predicate = (icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.14ns)   --->   "%tmp_2 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %line_buffer_3_load_1_read, i2 1, i8 %line_buffer_4_load_1_read, i2 2, i8 %line_buffer_5_load_1_read, i8 0, i2 %k" [filter_kernel.cpp:149]   --->   Operation 27 'sparsemux' 'tmp_2' <Predicate = (icmp_ln147)> <Delay = 1.14> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.14ns)   --->   "%switch_ln149 = switch i2 %k, void %arrayidx2337.case.2, i2 0, void %arrayidx2337.case.0, i2 1, void %for.inc234.split.arrayidx2337.exit_crit_edge" [filter_kernel.cpp:149]   --->   Operation 28 'switch' 'switch_ln149' <Predicate = (icmp_ln147)> <Delay = 1.14>
ST_1 : Operation 29 [1/1] (1.14ns)   --->   "%store_ln149 = store i8 %tmp_2, i8 %window_37" [filter_kernel.cpp:149]   --->   Operation 29 'store' 'store_ln149' <Predicate = (icmp_ln147 & k == 1)> <Delay = 1.14>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln149 = br void %arrayidx2337.exit" [filter_kernel.cpp:149]   --->   Operation 30 'br' 'br_ln149' <Predicate = (icmp_ln147 & k == 1)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.14ns)   --->   "%store_ln149 = store i8 %tmp_2, i8 %window_38" [filter_kernel.cpp:149]   --->   Operation 31 'store' 'store_ln149' <Predicate = (icmp_ln147 & k == 0)> <Delay = 1.14>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln149 = br void %arrayidx2337.exit" [filter_kernel.cpp:149]   --->   Operation 32 'br' 'br_ln149' <Predicate = (icmp_ln147 & k == 0)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.14ns)   --->   "%store_ln149 = store i8 %tmp_2, i8 %window_39" [filter_kernel.cpp:149]   --->   Operation 33 'store' 'store_ln149' <Predicate = (icmp_ln147 & k != 0 & k != 1)> <Delay = 1.14>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln149 = br void %arrayidx2337.exit" [filter_kernel.cpp:149]   --->   Operation 34 'br' 'br_ln149' <Predicate = (icmp_ln147 & k != 0 & k != 1)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.14ns)   --->   "%store_ln147 = store i2 %add_ln147, i2 %k_4" [filter_kernel.cpp:147]   --->   Operation 35 'store' 'store_ln147' <Predicate = (icmp_ln147)> <Delay = 1.14>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln147 = br void %for.inc234" [filter_kernel.cpp:147]   --->   Operation 36 'br' 'br_ln147' <Predicate = (icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%window_37_load = load i8 %window_37"   --->   Operation 37 'load' 'window_37_load' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%window_38_load = load i8 %window_38"   --->   Operation 38 'load' 'window_38_load' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%window_39_load = load i8 %window_39"   --->   Operation 39 'load' 'window_39_load' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %window_39_out, i8 %window_39_load"   --->   Operation 40 'write' 'write_ln0' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %window_38_out, i8 %window_38_load"   --->   Operation 41 'write' 'write_ln0' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %window_37_out, i8 %window_37_load"   --->   Operation 42 'write' 'write_ln0' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.14ns)   --->   "%ret_ln0 = ret"   --->   Operation 43 'ret' 'ret_ln0' <Predicate = (!icmp_ln147)> <Delay = 1.14>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ window_14_load_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ window_12_load_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ window_13_load_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ channels]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ line_buffer_3_load_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ line_buffer_4_load_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ line_buffer_5_load_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ window_39_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ window_38_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ window_37_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k_4                       (alloca      ) [ 01]
window_37                 (alloca      ) [ 01]
window_38                 (alloca      ) [ 01]
window_39                 (alloca      ) [ 01]
line_buffer_5_load_1_read (read        ) [ 00]
line_buffer_4_load_1_read (read        ) [ 00]
line_buffer_3_load_1_read (read        ) [ 00]
channels_read             (read        ) [ 00]
window_13_load_1_read     (read        ) [ 00]
window_12_load_1_read     (read        ) [ 00]
window_14_load_1_read     (read        ) [ 00]
store_ln0                 (store       ) [ 00]
store_ln0                 (store       ) [ 00]
store_ln0                 (store       ) [ 00]
store_ln147               (store       ) [ 00]
br_ln0                    (br          ) [ 00]
k                         (load        ) [ 01]
zext_ln147                (zext        ) [ 00]
icmp_ln147                (icmp        ) [ 01]
add_ln147                 (add         ) [ 00]
br_ln147                  (br          ) [ 00]
specpipeline_ln147        (specpipeline) [ 00]
specloopname_ln147        (specloopname) [ 00]
tmp_2                     (sparsemux   ) [ 00]
switch_ln149              (switch      ) [ 00]
store_ln149               (store       ) [ 00]
br_ln149                  (br          ) [ 00]
store_ln149               (store       ) [ 00]
br_ln149                  (br          ) [ 00]
store_ln149               (store       ) [ 00]
br_ln149                  (br          ) [ 00]
store_ln147               (store       ) [ 00]
br_ln147                  (br          ) [ 00]
window_37_load            (load        ) [ 00]
window_38_load            (load        ) [ 00]
window_39_load            (load        ) [ 00]
write_ln0                 (write       ) [ 00]
write_ln0                 (write       ) [ 00]
write_ln0                 (write       ) [ 00]
ret_ln0                   (ret         ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="window_14_load_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="window_14_load_1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="window_12_load_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="window_12_load_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="window_13_load_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="window_13_load_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="channels">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="channels"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="line_buffer_3_load_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_3_load_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="line_buffer_4_load_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_4_load_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="line_buffer_5_load_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_5_load_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="window_39_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="window_39_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="window_38_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="window_38_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="window_37_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="window_37_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.3i8.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="k_4_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_4/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="window_37_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_37/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="window_38_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_38/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="window_39_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_39/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="line_buffer_5_load_1_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="8" slack="0"/>
<pin id="68" dir="0" index="1" bw="8" slack="0"/>
<pin id="69" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="line_buffer_5_load_1_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="line_buffer_4_load_1_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="8" slack="0"/>
<pin id="74" dir="0" index="1" bw="8" slack="0"/>
<pin id="75" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="line_buffer_4_load_1_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="line_buffer_3_load_1_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="8" slack="0"/>
<pin id="80" dir="0" index="1" bw="8" slack="0"/>
<pin id="81" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="line_buffer_3_load_1_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="channels_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="channels_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="window_13_load_1_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="8" slack="0"/>
<pin id="92" dir="0" index="1" bw="8" slack="0"/>
<pin id="93" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="window_13_load_1_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="window_12_load_1_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8" slack="0"/>
<pin id="98" dir="0" index="1" bw="8" slack="0"/>
<pin id="99" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="window_12_load_1_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="window_14_load_1_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="8" slack="0"/>
<pin id="104" dir="0" index="1" bw="8" slack="0"/>
<pin id="105" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="window_14_load_1_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="write_ln0_write_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="8" slack="0"/>
<pin id="111" dir="0" index="2" bw="8" slack="0"/>
<pin id="112" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="write_ln0_write_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="0" slack="0"/>
<pin id="117" dir="0" index="1" bw="8" slack="0"/>
<pin id="118" dir="0" index="2" bw="8" slack="0"/>
<pin id="119" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="write_ln0_write_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="0" slack="0"/>
<pin id="124" dir="0" index="1" bw="8" slack="0"/>
<pin id="125" dir="0" index="2" bw="8" slack="0"/>
<pin id="126" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="store_ln0_store_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="8" slack="0"/>
<pin id="131" dir="0" index="1" bw="8" slack="0"/>
<pin id="132" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="store_ln0_store_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="8" slack="0"/>
<pin id="136" dir="0" index="1" bw="8" slack="0"/>
<pin id="137" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="store_ln0_store_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="8" slack="0"/>
<pin id="141" dir="0" index="1" bw="8" slack="0"/>
<pin id="142" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="store_ln147_store_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="2" slack="0"/>
<pin id="147" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln147/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="k_load_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="2" slack="0"/>
<pin id="151" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="zext_ln147_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="2" slack="0"/>
<pin id="154" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln147/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="icmp_ln147_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="2" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln147/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="add_ln147_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="2" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln147/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="tmp_2_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8" slack="0"/>
<pin id="170" dir="0" index="1" bw="2" slack="0"/>
<pin id="171" dir="0" index="2" bw="8" slack="0"/>
<pin id="172" dir="0" index="3" bw="2" slack="0"/>
<pin id="173" dir="0" index="4" bw="8" slack="0"/>
<pin id="174" dir="0" index="5" bw="2" slack="0"/>
<pin id="175" dir="0" index="6" bw="8" slack="0"/>
<pin id="176" dir="0" index="7" bw="8" slack="0"/>
<pin id="177" dir="0" index="8" bw="2" slack="0"/>
<pin id="178" dir="1" index="9" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="store_ln149_store_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="8" slack="0"/>
<pin id="190" dir="0" index="1" bw="8" slack="0"/>
<pin id="191" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln149/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="store_ln149_store_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="8" slack="0"/>
<pin id="195" dir="0" index="1" bw="8" slack="0"/>
<pin id="196" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln149/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="store_ln149_store_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="8" slack="0"/>
<pin id="200" dir="0" index="1" bw="8" slack="0"/>
<pin id="201" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln149/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="store_ln147_store_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="2" slack="0"/>
<pin id="205" dir="0" index="1" bw="2" slack="0"/>
<pin id="206" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln147/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="window_37_load_load_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="8" slack="0"/>
<pin id="210" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_37_load/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="window_38_load_load_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="8" slack="0"/>
<pin id="214" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_38_load/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="window_39_load_load_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="8" slack="0"/>
<pin id="218" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_39_load/1 "/>
</bind>
</comp>

<comp id="220" class="1005" name="k_4_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="2" slack="0"/>
<pin id="222" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="k_4 "/>
</bind>
</comp>

<comp id="227" class="1005" name="window_37_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="8" slack="0"/>
<pin id="229" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="window_37 "/>
</bind>
</comp>

<comp id="234" class="1005" name="window_38_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="8" slack="0"/>
<pin id="236" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="window_38 "/>
</bind>
</comp>

<comp id="241" class="1005" name="window_39_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="8" slack="0"/>
<pin id="243" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="window_39 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="20" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="20" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="20" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="20" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="70"><net_src comp="22" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="12" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="22" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="10" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="22" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="8" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="24" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="22" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="22" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="22" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="0" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="113"><net_src comp="48" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="14" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="48" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="16" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="48" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="18" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="133"><net_src comp="102" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="138"><net_src comp="96" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="143"><net_src comp="90" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="148"><net_src comp="26" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="155"><net_src comp="149" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="160"><net_src comp="152" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="84" pin="2"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="149" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="28" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="179"><net_src comp="42" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="180"><net_src comp="26" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="181"><net_src comp="78" pin="2"/><net_sink comp="168" pin=2"/></net>

<net id="182"><net_src comp="28" pin="0"/><net_sink comp="168" pin=3"/></net>

<net id="183"><net_src comp="72" pin="2"/><net_sink comp="168" pin=4"/></net>

<net id="184"><net_src comp="44" pin="0"/><net_sink comp="168" pin=5"/></net>

<net id="185"><net_src comp="66" pin="2"/><net_sink comp="168" pin=6"/></net>

<net id="186"><net_src comp="46" pin="0"/><net_sink comp="168" pin=7"/></net>

<net id="187"><net_src comp="149" pin="1"/><net_sink comp="168" pin=8"/></net>

<net id="192"><net_src comp="168" pin="9"/><net_sink comp="188" pin=0"/></net>

<net id="197"><net_src comp="168" pin="9"/><net_sink comp="193" pin=0"/></net>

<net id="202"><net_src comp="168" pin="9"/><net_sink comp="198" pin=0"/></net>

<net id="207"><net_src comp="162" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="211"><net_src comp="208" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="215"><net_src comp="212" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="219"><net_src comp="216" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="223"><net_src comp="50" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="225"><net_src comp="220" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="226"><net_src comp="220" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="230"><net_src comp="54" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="232"><net_src comp="227" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="233"><net_src comp="227" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="237"><net_src comp="58" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="239"><net_src comp="234" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="240"><net_src comp="234" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="244"><net_src comp="62" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="246"><net_src comp="241" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="247"><net_src comp="241" pin="1"/><net_sink comp="216" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: window_39_out | {1 }
	Port: window_38_out | {1 }
	Port: window_37_out | {1 }
 - Input state : 
	Port: filter_kernel_Pipeline_VITIS_LOOP_147_14 : window_14_load_1 | {1 }
	Port: filter_kernel_Pipeline_VITIS_LOOP_147_14 : window_12_load_1 | {1 }
	Port: filter_kernel_Pipeline_VITIS_LOOP_147_14 : window_13_load_1 | {1 }
	Port: filter_kernel_Pipeline_VITIS_LOOP_147_14 : channels | {1 }
	Port: filter_kernel_Pipeline_VITIS_LOOP_147_14 : line_buffer_3_load_1 | {1 }
	Port: filter_kernel_Pipeline_VITIS_LOOP_147_14 : line_buffer_4_load_1 | {1 }
	Port: filter_kernel_Pipeline_VITIS_LOOP_147_14 : line_buffer_5_load_1 | {1 }
  - Chain level:
	State 1
		store_ln147 : 1
		k : 1
		zext_ln147 : 2
		icmp_ln147 : 3
		add_ln147 : 2
		br_ln147 : 4
		tmp_2 : 2
		switch_ln149 : 2
		store_ln149 : 3
		store_ln149 : 3
		store_ln149 : 3
		store_ln147 : 3
		window_37_load : 1
		window_38_load : 1
		window_39_load : 1
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------|---------|---------|
| Operation|            Functional Unit           |    FF   |   LUT   |
|----------|--------------------------------------|---------|---------|
|   icmp   |           icmp_ln147_fu_156          |    0    |    39   |
|----------|--------------------------------------|---------|---------|
|    add   |           add_ln147_fu_162           |    0    |    10   |
|----------|--------------------------------------|---------|---------|
| sparsemux|             tmp_2_fu_168             |    0    |    9    |
|----------|--------------------------------------|---------|---------|
|          | line_buffer_5_load_1_read_read_fu_66 |    0    |    0    |
|          | line_buffer_4_load_1_read_read_fu_72 |    0    |    0    |
|          | line_buffer_3_load_1_read_read_fu_78 |    0    |    0    |
|   read   |       channels_read_read_fu_84       |    0    |    0    |
|          |   window_13_load_1_read_read_fu_90   |    0    |    0    |
|          |   window_12_load_1_read_read_fu_96   |    0    |    0    |
|          |   window_14_load_1_read_read_fu_102  |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|          |        write_ln0_write_fu_108        |    0    |    0    |
|   write  |        write_ln0_write_fu_115        |    0    |    0    |
|          |        write_ln0_write_fu_122        |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|   zext   |           zext_ln147_fu_152          |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|   Total  |                                      |    0    |    58   |
|----------|--------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|   k_4_reg_220   |    2   |
|window_37_reg_227|    8   |
|window_38_reg_234|    8   |
|window_39_reg_241|    8   |
+-----------------+--------+
|      Total      |   26   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   58   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   26   |    -   |
+-----------+--------+--------+
|   Total   |   26   |   58   |
+-----------+--------+--------+
