<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE register
  PUBLIC "-//Atmel//DTD DITA SIDSC Component//EN" "C:\projects\ipdm\solution\dita\dita-1.2\atmel\dtd\atmel-sidsc-component.dtd">
<register id="d3e669"><registerName>PLLDIV01</registerName><registerNameMore><registerNameFull>PLLDIV01</registerNameFull></registerNameMore><registerBody><registerDescription>PLL 0/1 division registers</registerDescription><registerProperties><registerPropset><addressOffset>0x18</addressOffset><registerSize>32</registerSize><registerAccess>read-write</registerAccess><registerResetValue>
                                        __NEEDS_REVIEW__
                                    </registerResetValue><bitOrder>descending</bitOrder></registerPropset></registerProperties></registerBody><bitField id="d3e680"><bitFieldName>VCO0PH_SEL</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription>VCOPHSEL0[2:0] - Selects one of eight VCO phases for post divider 0 (FOUTDIV[0])</bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>3</bitWidth><bitOffset>0</bitOffset><bitFieldAccess>R</bitFieldAccess><bitFieldReset><bitFieldResetValue/></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e695"><bitFieldName>DIV0_START</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription>DIVSTART0[2:0] - VCO cycle delays after reset for post divider 0 (FOUTDIV[0])</bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>3</bitWidth><bitOffset>4</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>0</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e710"><bitFieldName>POST0DIV</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription>POSTDIV0[6:0] - Post divide value for post divider 0 (FOUTDIV[0]) From: (1 to 127)</bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>7</bitWidth><bitOffset>8</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>0</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e725"><bitFieldName>VCO1PH_SEL</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription>VCOPHSEL1[2:0] - Selects one of eight VCO phases for post divider 1 (FOUTDIV[1])</bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>3</bitWidth><bitOffset>16</bitOffset><bitFieldAccess>R</bitFieldAccess><bitFieldReset><bitFieldResetValue/></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e740"><bitFieldName>DIV1_START</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription>DIVSTART1[2:0] - VCO cycle delays after reset for post divider 1 (FOUTDIV[1])</bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>3</bitWidth><bitOffset>20</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>0</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e755"><bitFieldName>POST1DIV</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription>POSTDIV1[6:0] - Post divide value for post divider 1 (FOUTDIV[1]) From: (1 to 127)</bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>7</bitWidth><bitOffset>24</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>0</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField></register>