# SystemVerilog-60-Day-Challenge
This repository documents my **60-day SystemVerilog learning challenge**, where I practice **RTL and verification concepts daily** with hands-on examples to strengthen my **Front-End VLSI** skills.
