{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.520151",
   "Default View_TopLeft":"-123,-131",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port lcd_i2c -pg 1 -lvl 6 -x 2120 -y 130 -defaultsOSRD
preplace port lcd_bl_pwm -pg 1 -lvl 6 -x 2120 -y 350 -defaultsOSRD
preplace port lcd_dclk -pg 1 -lvl 6 -x 2120 -y 480 -defaultsOSRD
preplace port lcd_de -pg 1 -lvl 6 -x 2120 -y 740 -defaultsOSRD
preplace port lcd_hsync -pg 1 -lvl 6 -x 2120 -y 780 -defaultsOSRD
preplace port lcd_vsync -pg 1 -lvl 6 -x 2120 -y 800 -defaultsOSRD
preplace portBus lcd_data -pg 1 -lvl 6 -x 2120 -y 760 -defaultsOSRD
preplace portBus lcd_intr -pg 1 -lvl 0 -x 0 -y 620 -defaultsOSRD
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 5 -x 1780 -y 150 -defaultsOSRD
preplace inst ax_pwm_0 -pg 1 -lvl 5 -x 1780 -y 350 -defaultsOSRD
preplace inst axi_dynclk_0 -pg 1 -lvl 5 -x 1780 -y 500 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 4 -x 1260 -y 140 -defaultsOSRD
preplace inst axi_vdma_0 -pg 1 -lvl 3 -x 880 -y 320 -defaultsOSRD
preplace inst proc_sys_reset_150M -pg 1 -lvl 3 -x 880 -y 110 -defaultsOSRD
preplace inst ps8_0_axi_periph -pg 1 -lvl 2 -x 540 -y 420 -defaultsOSRD
preplace inst rst_ps8_0_99M -pg 1 -lvl 1 -x 200 -y 320 -defaultsOSRD
preplace inst util_vector_logic_1 -pg 1 -lvl 3 -x 880 -y 570 -defaultsOSRD
preplace inst v_axi4s_vid_out_0 -pg 1 -lvl 5 -x 1780 -y 820 -defaultsOSRD
preplace inst v_tc_0 -pg 1 -lvl 4 -x 1260 -y 780 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 4 -x 1260 -y 550 -defaultsOSRD
preplace inst axis_subset_converter_0 -pg 1 -lvl 4 -x 1260 -y 350 -defaultsOSRD
preplace netloc Op1_0_1 1 0 3 NJ 620 NJ 620 690J
preplace netloc ax_pwm_0_pwm 1 5 1 NJ 350
preplace netloc axi_dynclk_0_PXL_CLK_O 1 3 3 1100 630 1480 590 2090
preplace netloc axi_vdma_0_mm2s_introut 1 3 1 1060 350n
preplace netloc proc_sys_reset_150M_interconnect_aresetn 1 3 1 1090 120n
preplace netloc proc_sys_reset_150M_peripheral_aresetn 1 3 1 1070 150n
preplace netloc rst_ps8_0_99M_interconnect_aresetn 1 1 1 N 340
preplace netloc rst_ps8_0_99M_peripheral_aresetn 1 1 4 370 600 710 640 1080 470 1420
preplace netloc util_vector_logic_1_Res 1 3 1 NJ 570
preplace netloc v_axi4s_vid_out_0_vid_active_video 1 5 1 NJ 740
preplace netloc v_axi4s_vid_out_0_vid_data 1 5 1 NJ 760
preplace netloc v_axi4s_vid_out_0_vid_hsync 1 5 1 NJ 780
preplace netloc v_axi4s_vid_out_0_vid_vsync 1 5 1 NJ 800
preplace netloc v_axi4s_vid_out_0_vtg_ce 1 3 3 1100 980 NJ 980 2080
preplace netloc v_tc_0_irq 1 3 2 1090 640 1420
preplace netloc xlconcat_0_dout 1 4 1 1440 180n
preplace netloc zynq_ultra_ps_e_0_pl_clk0 1 0 6 30 220 380 610 700 630 1070 460 1480 250 2080
preplace netloc zynq_ultra_ps_e_0_pl_clk1 1 2 4 710 220 1100 270 1470 270 2090
preplace netloc zynq_ultra_ps_e_0_pl_resetn0 1 0 6 20 210 NJ 210 690 210 1090J 260 NJ 260 2100
preplace netloc ps8_0_axi_periph_M01_AXI 1 2 2 690J 420 1050
preplace netloc ps8_0_axi_periph_M02_AXI 1 2 3 NJ 430 NJ 430 1460
preplace netloc zynq_ultra_ps_e_0_IIC_0 1 5 1 NJ 130
preplace netloc v_tc_0_vtiming_out 1 4 1 N 760
preplace netloc axi_interconnect_0_M00_AXI 1 4 1 1470 120n
preplace netloc axi_vdma_0_M_AXI_MM2S 1 3 1 1060 80n
preplace netloc ps8_0_axi_periph_M00_AXI 1 2 1 690 280n
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_LPD 1 1 5 390 10 NJ 10 NJ 10 NJ 10 2100
preplace netloc ps8_0_axi_periph_M03_AXI 1 2 3 NJ 450 NJ 450 1450
preplace netloc axi_vdma_0_M_AXIS_MM2S 1 3 1 1060 310n
preplace netloc axis_subset_converter_0_M_AXIS 1 4 1 1430 350n
levelinfo -pg 1 0 200 540 880 1260 1780 2120
pagesize -pg 1 -db -bbox -sgen -130 0 2260 990
"
}
0
