module Tflipflop(t,clk,reset, q);
    input t,clk,reset;
    output q;
		reg q;
		always @ (posedge clk)
		begin
		if(reset==1)
		q=1'b0;
		else if(t==0)
		q=q;
		else
		q=~q;
		end 
endmodule