#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20251012-60-g2345c5147)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x5e97bd74ee10 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5e97bd74efa0 .scope module, "fifo_tb" "fifo_tb" 3 5;
 .timescale -9 -12;
P_0x5e97bd750130 .param/l "CLOCKPERIOD" 1 3 7, +C4<00000000000000000000000001100100>;
P_0x5e97bd750170 .param/l "LEN" 1 3 9, +C4<00000000000000000000000000110010>;
P_0x5e97bd7501b0 .param/l "SIZE" 1 3 8, +C4<00000000000000000000000000100000>;
v0x5e97bd7a9900_0 .var "clk_i", 0 0;
v0x5e97bd7a99c0_0 .net "data_read", 31 0, v0x5e97bd7a8fa0_0;  1 drivers
v0x5e97bd7a9a90_0 .var "data_write", 31 0;
v0x5e97bd7a9b90_0 .net "is_full_out", 0 0, L_0x5e97bd7a9f70;  1 drivers
v0x5e97bd7a9c60_0 .var "ready_in", 0 0;
v0x5e97bd7a9d00_0 .var "rst_i", 0 0;
v0x5e97bd7a9dd0_0 .var "valid_in", 0 0;
v0x5e97bd7a9ea0_0 .net "valid_out", 0 0, v0x5e97bd7a9660_0;  1 drivers
E_0x5e97bd78e130 .event anyedge, v0x5e97bd7a94e0_0;
S_0x5e97bd77bd80 .scope module, "fifo_uut" "Fifo" 3 51, 4 4 0, S_0x5e97bd74efa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "valid_i";
    .port_info 3 /INPUT 1 "ready_i";
    .port_info 4 /INPUT 32 "data_i";
    .port_info 5 /OUTPUT 32 "data_o";
    .port_info 6 /OUTPUT 1 "valid_o";
    .port_info 7 /OUTPUT 1 "is_full_o";
P_0x5e97bd77bf10 .param/l "LEN" 0 4 5, +C4<00000000000000000000000000110010>;
P_0x5e97bd77bf50 .param/l "PTR_BIT" 1 4 18, +C4<00000000000000000000000000100000>;
P_0x5e97bd77bf90 .param/l "SIZE" 0 4 6, +C4<00000000000000000000000000100000>;
v0x5e97bd77c1b0_0 .net "clk_i", 0 0, v0x5e97bd7a9900_0;  1 drivers
v0x5e97bd7a8ec0_0 .net "data_i", 31 0, v0x5e97bd7a9a90_0;  1 drivers
v0x5e97bd7a8fa0_0 .var "data_o", 31 0;
v0x5e97bd7a9090_0 .var "data_stored", 49 0;
v0x5e97bd7a9170 .array "fifo", 0 49, 31 0;
v0x5e97bd7a9280_0 .net "is_full_o", 0 0, L_0x5e97bd7a9f70;  alias, 1 drivers
v0x5e97bd7a9340_0 .var "r_ptr", 31 0;
v0x5e97bd7a9420_0 .net "ready_i", 0 0, v0x5e97bd7a9c60_0;  1 drivers
v0x5e97bd7a94e0_0 .net "rst_i", 0 0, v0x5e97bd7a9d00_0;  1 drivers
v0x5e97bd7a95a0_0 .net "valid_i", 0 0, v0x5e97bd7a9dd0_0;  1 drivers
v0x5e97bd7a9660_0 .var "valid_o", 0 0;
v0x5e97bd7a9720_0 .var "w_ptr", 31 0;
E_0x5e97bd78f180 .event posedge, v0x5e97bd77c1b0_0;
L_0x5e97bd7a9f70 .reduce/and v0x5e97bd7a9090_0;
    .scope S_0x5e97bd77bd80;
T_0 ;
    %wait E_0x5e97bd78f180;
    %load/vec4 v0x5e97bd7a94e0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e97bd7a9720_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e97bd7a9340_0, 0;
    %pushi/vec4 0, 0, 50;
    %assign/vec4 v0x5e97bd7a9090_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e97bd7a8fa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e97bd7a9660_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e97bd7a9660_0, 0;
    %load/vec4 v0x5e97bd7a95a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0x5e97bd7a9720_0;
    %cmpi/u 49, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_0.4, 8;
    %load/vec4 v0x5e97bd7a9720_0;
    %addi 1, 0, 32;
    %jmp/1 T_0.5, 8;
T_0.4 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.5, 8;
 ; End of false expr.
    %blend;
T_0.5;
    %assign/vec4 v0x5e97bd7a9720_0, 0;
    %load/vec4 v0x5e97bd7a8ec0_0;
    %ix/getv 3, v0x5e97bd7a9720_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e97bd7a9170, 0, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x5e97bd7a9720_0;
    %assign/vec4/off/d v0x5e97bd7a9090_0, 4, 5;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x5e97bd7a9420_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.6, 4;
    %load/vec4 v0x5e97bd7a9340_0;
    %cmpi/u 49, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_0.8, 8;
    %load/vec4 v0x5e97bd7a9340_0;
    %addi 1, 0, 32;
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %assign/vec4 v0x5e97bd7a9340_0, 0;
    %ix/getv 4, v0x5e97bd7a9340_0;
    %load/vec4a v0x5e97bd7a9170, 4;
    %assign/vec4 v0x5e97bd7a8fa0_0, 0;
    %pushi/vec4 0, 0, 50;
    %assign/vec4 v0x5e97bd7a9090_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e97bd7a9660_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x5e97bd7a9340_0;
    %assign/vec4 v0x5e97bd7a9340_0, 0;
    %load/vec4 v0x5e97bd7a9720_0;
    %assign/vec4 v0x5e97bd7a9720_0, 0;
T_0.7 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5e97bd74efa0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e97bd7a9900_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x5e97bd74efa0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e97bd7a9d00_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x5e97bd74efa0;
T_3 ;
    %delay 50000, 0;
    %load/vec4 v0x5e97bd7a9900_0;
    %inv;
    %store/vec4 v0x5e97bd7a9900_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5e97bd74efa0;
T_4 ;
    %delay 2003000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e97bd7a9d00_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x5e97bd74efa0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e97bd7a9dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e97bd7a9c60_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e97bd7a9a90_0, 0, 32;
T_5.0 ;
    %load/vec4 v0x5e97bd7a9d00_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_5.1, 6;
    %wait E_0x5e97bd78e130;
    %jmp T_5.0;
T_5.1 ;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e97bd7a9dd0_0, 0, 1;
    %pushi/vec4 2882400170, 0, 32;
    %store/vec4 v0x5e97bd7a9a90_0, 0, 32;
    %delay 100000, 0;
    %pushi/vec4 3735936685, 0, 32;
    %store/vec4 v0x5e97bd7a9a90_0, 0, 32;
    %delay 100000, 0;
    %pushi/vec4 2863311530, 0, 32;
    %store/vec4 v0x5e97bd7a9a90_0, 0, 32;
    %delay 100000, 0;
    %pushi/vec4 3722304989, 0, 32;
    %store/vec4 v0x5e97bd7a9a90_0, 0, 32;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e97bd7a9dd0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e97bd7a9c60_0, 0, 1;
    %delay 200000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e97bd7a9c60_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x5e97bd74efa0;
T_6 ;
    %vpi_call/w 3 63 "$dumpfile", "fifo.vcd" {0 0 0};
    %vpi_call/w 3 64 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5e97bd74efa0 {0 0 0};
    %delay 50000000, 0;
    %vpi_call/w 3 67 "$finish", 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "fifo_tb.sv";
    "Fifo.sv";
