V 52
K 216886351700 5vlx50tff1136_smadc
F UTL
|R 20:35_11-28-05
Y 1
D 0 0 400 210
Z 10
i 960
U 0 -10 10 0 3 3 REFDES=U?
U 0 -20 10 0 3 3 HETERO_LABEL=FPGA1
U -500 100 10 0 3 0 DEVICE=5VLX50T
U -500 90 10 0 3 0 HETERO=5vlx50tff1136_0,5vlx50tff1136_0_Power,5vlx50tff1136_1,
+ 5vlx50tff1136_1_Power,5vlx50tff1136_2,5vlx50tff1136_2_Power,5vlx50tff1136_3,5v
+ lx50tff1136_3_Power,5vlx50tff1136_4,5vlx50tff1136_4_Power,5vlx50tff1136_5,5vlx
+ 50tff1136_5_Power,5vlx50tff1136_6,5vlx50tff1136_6_Power,5vlx50tff1136_11,5vlx5
+ 0tff1136_11_Power,5vlx50tff1136_12,5vlx50tff1136_12_Power,5vlx50tff1136_13,5vl
+ x50tff1136_13_Power,5vlx50tff1136_15,5vlx50tff1136_15_Power,5vlx50tff1136_17,5
+ vlx50tff1136_17_Power,5vlx50tff1136_18,5vlx50tff1136_18_Power,5vlx50tff1136_19
+ ,5vlx50tff1136_19_Power,5vlx50tff1136_20,5vlx50tff1136_20_Power,5vlx50tff1136_
+ 21,5vlx50tff1136_21_Power,5vlx50tff1136_22,5vlx50tff1136_22_Power,5vlx50tff113
+ 6_23,5vlx50tff1136_23_Power,5vlx50tff1136_25,5vlx50tff1136_25_Power,5vlx50tff1
+ 136_112,5vlx50tff1136_112_Power,5vlx50tff1136_114,5vlx50tff1136_114_Power,5vlx
+ 50tff1136_116,5vlx50tff1136_116_Power,5vlx50tff1136_118,5vlx50tff1136_118_Powe
+ r,5vlx50tff1136_120,5vlx50tff1136_120_Power,5vlx50tff1136_122,5vlx50tff1136_12
+ 2_Power,5vlx50tff1136_124,5vlx50tff1136_124_Power,5vlx50tff1136_126,5vlx50tff1
+ 136_126_Power,5vlx50tff1136_1_Gnd,5vlx50tff1136_2_Gnd,5vlx50tff1136_3_Gnd,5vlx
+ 50tff1136_4_Gnd,5vlx50tff1136_5_Gnd,5vlx50tff1136_SMADC,5vlx50tff1136_VCCINT,5
+ vlx50tff1136_VCCAUX
U -500 80 10 0 3 0 PKG_TYPE=FF1136
U -500 70 10 0 3 0 PARTS=1
U -500 60 10 0 3 0 LEVEL=STD
P 947 400 140 350 140 0 3 0
L 350 140 10 0 8 0 1 0 GND_U19
A 400 140 10 0 9 0 PINTYPE=IN
A 400 140 10 0 9 3 #=U19
b 50 50 350 160
E
