// Seed: 556752938
module module_0;
  specify
    (id_1 => id_2) = (-1, id_2);
    (negedge id_3 => (id_4 +: id_2)) = (-1, id_3);
  endspecify
endmodule
module module_1 #(
    parameter id_3 = 32'd63
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6
);
  inout tri0 id_6;
  output wire id_5;
  input wire id_4;
  input wire _id_3;
  output wire id_2;
  inout wire id_1;
  wire [(  -1  ) : id_3] id_7;
  assign id_6 = -1;
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
  logic id_8 = 1;
endmodule
