// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s_HH_
#define _gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "gru_static_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s.h"

namespace ap_rtl {

struct gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s : public sc_module {
    // Port declarations 29
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<2160> > data_V;
    sc_in< sc_logic > data_V_ap_vld;
    sc_out< sc_lv<18> > ap_return_0;
    sc_out< sc_lv<18> > ap_return_1;
    sc_out< sc_lv<18> > ap_return_2;
    sc_out< sc_lv<18> > ap_return_3;
    sc_out< sc_lv<18> > ap_return_4;
    sc_out< sc_lv<18> > ap_return_5;
    sc_out< sc_lv<18> > ap_return_6;
    sc_out< sc_lv<18> > ap_return_7;
    sc_out< sc_lv<18> > ap_return_8;
    sc_out< sc_lv<18> > ap_return_9;
    sc_out< sc_lv<18> > ap_return_10;
    sc_out< sc_lv<18> > ap_return_11;
    sc_out< sc_lv<18> > ap_return_12;
    sc_out< sc_lv<18> > ap_return_13;
    sc_out< sc_lv<18> > ap_return_14;
    sc_out< sc_lv<18> > ap_return_15;
    sc_out< sc_lv<18> > ap_return_16;
    sc_out< sc_lv<18> > ap_return_17;
    sc_out< sc_lv<18> > ap_return_18;
    sc_out< sc_lv<18> > ap_return_19;


    // Module declarations
    gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s(sc_module_name name);
    SC_HAS_PROCESS(gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s);

    ~gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s();

    sc_trace_file* mVcdFile;

    gru_static_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s* grp_gru_static_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s_fu_159;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<4> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<18> > h_state_V114_0;
    sc_signal< sc_lv<18> > h_state_V114_1;
    sc_signal< sc_lv<18> > h_state_V114_2;
    sc_signal< sc_lv<18> > h_state_V114_3;
    sc_signal< sc_lv<18> > h_state_V114_4;
    sc_signal< sc_lv<18> > h_state_V114_5;
    sc_signal< sc_lv<18> > h_state_V114_6;
    sc_signal< sc_lv<18> > h_state_V114_7;
    sc_signal< sc_lv<18> > h_state_V114_8;
    sc_signal< sc_lv<18> > h_state_V114_9;
    sc_signal< sc_lv<18> > h_state_V114_10;
    sc_signal< sc_lv<18> > h_state_V114_11;
    sc_signal< sc_lv<18> > h_state_V114_12;
    sc_signal< sc_lv<18> > h_state_V114_13;
    sc_signal< sc_lv<18> > h_state_V114_14;
    sc_signal< sc_lv<18> > h_state_V114_15;
    sc_signal< sc_lv<18> > h_state_V114_16;
    sc_signal< sc_lv<18> > h_state_V114_17;
    sc_signal< sc_lv<18> > h_state_V114_18;
    sc_signal< sc_lv<18> > h_state_V114_19;
    sc_signal< sc_logic > data_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<1> > icmp_ln487_fu_215_p2;
    sc_signal< sc_lv<5> > iloop_fu_221_p2;
    sc_signal< sc_lv<5> > iloop_reg_926;
    sc_signal< bool > ap_block_state2;
    sc_signal< sc_lv<18> > data_in_0_V_fu_289_p1;
    sc_signal< sc_lv<18> > data_in_0_V_reg_931;
    sc_signal< sc_lv<18> > data_in_1_V_fu_335_p1;
    sc_signal< sc_lv<18> > data_in_1_V_reg_936;
    sc_signal< sc_lv<18> > data_in_2_V_fu_381_p1;
    sc_signal< sc_lv<18> > data_in_2_V_reg_941;
    sc_signal< sc_lv<18> > data_in_3_V_fu_427_p1;
    sc_signal< sc_lv<18> > data_in_3_V_reg_946;
    sc_signal< sc_lv<18> > data_in_4_V_fu_473_p1;
    sc_signal< sc_lv<18> > data_in_4_V_reg_951;
    sc_signal< sc_lv<18> > data_in_5_V_fu_519_p1;
    sc_signal< sc_lv<18> > data_in_5_V_reg_956;
    sc_signal< sc_logic > grp_gru_static_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s_fu_159_ap_start;
    sc_signal< sc_logic > grp_gru_static_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s_fu_159_ap_done;
    sc_signal< sc_logic > grp_gru_static_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s_fu_159_ap_idle;
    sc_signal< sc_logic > grp_gru_static_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s_fu_159_ap_ready;
    sc_signal< sc_logic > grp_gru_static_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s_fu_159_reset_state;
    sc_signal< sc_lv<18> > grp_gru_static_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s_fu_159_ap_return_0;
    sc_signal< sc_lv<18> > grp_gru_static_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s_fu_159_ap_return_1;
    sc_signal< sc_lv<18> > grp_gru_static_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s_fu_159_ap_return_2;
    sc_signal< sc_lv<18> > grp_gru_static_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s_fu_159_ap_return_3;
    sc_signal< sc_lv<18> > grp_gru_static_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s_fu_159_ap_return_4;
    sc_signal< sc_lv<18> > grp_gru_static_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s_fu_159_ap_return_5;
    sc_signal< sc_lv<18> > grp_gru_static_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s_fu_159_ap_return_6;
    sc_signal< sc_lv<18> > grp_gru_static_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s_fu_159_ap_return_7;
    sc_signal< sc_lv<18> > grp_gru_static_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s_fu_159_ap_return_8;
    sc_signal< sc_lv<18> > grp_gru_static_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s_fu_159_ap_return_9;
    sc_signal< sc_lv<18> > grp_gru_static_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s_fu_159_ap_return_10;
    sc_signal< sc_lv<18> > grp_gru_static_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s_fu_159_ap_return_11;
    sc_signal< sc_lv<18> > grp_gru_static_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s_fu_159_ap_return_12;
    sc_signal< sc_lv<18> > grp_gru_static_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s_fu_159_ap_return_13;
    sc_signal< sc_lv<18> > grp_gru_static_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s_fu_159_ap_return_14;
    sc_signal< sc_lv<18> > grp_gru_static_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s_fu_159_ap_return_15;
    sc_signal< sc_lv<18> > grp_gru_static_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s_fu_159_ap_return_16;
    sc_signal< sc_lv<18> > grp_gru_static_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s_fu_159_ap_return_17;
    sc_signal< sc_lv<18> > grp_gru_static_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s_fu_159_ap_return_18;
    sc_signal< sc_lv<18> > grp_gru_static_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s_fu_159_ap_return_19;
    sc_signal< sc_lv<1> > reset_state_0_reg_134;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_lv<5> > iloop_0_reg_148;
    sc_signal< sc_logic > grp_gru_static_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s_fu_159_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<6> > shl_ln490_1_fu_235_p3;
    sc_signal< sc_lv<8> > shl_ln_fu_227_p3;
    sc_signal< sc_lv<8> > zext_ln203_fu_243_p1;
    sc_signal< sc_lv<8> > sub_ln203_fu_247_p2;
    sc_signal< sc_lv<9> > p_shl2_fu_261_p3;
    sc_signal< sc_lv<12> > p_shl1_fu_253_p3;
    sc_signal< sc_lv<12> > zext_ln203_1_fu_269_p1;
    sc_signal< sc_lv<12> > add_ln203_4_fu_273_p2;
    sc_signal< sc_lv<2160> > zext_ln203_2_fu_279_p1;
    sc_signal< sc_lv<2160> > lshr_ln203_fu_283_p2;
    sc_signal< sc_lv<8> > or_ln203_fu_293_p2;
    sc_signal< sc_lv<9> > p_shl4_fu_307_p3;
    sc_signal< sc_lv<12> > p_shl3_fu_299_p3;
    sc_signal< sc_lv<12> > zext_ln203_3_fu_315_p1;
    sc_signal< sc_lv<12> > add_ln203_5_fu_319_p2;
    sc_signal< sc_lv<2160> > zext_ln203_4_fu_325_p1;
    sc_signal< sc_lv<2160> > lshr_ln203_1_fu_329_p2;
    sc_signal< sc_lv<8> > add_ln203_fu_339_p2;
    sc_signal< sc_lv<9> > p_shl6_fu_353_p3;
    sc_signal< sc_lv<12> > p_shl5_fu_345_p3;
    sc_signal< sc_lv<12> > zext_ln203_5_fu_361_p1;
    sc_signal< sc_lv<12> > add_ln203_6_fu_365_p2;
    sc_signal< sc_lv<2160> > zext_ln203_6_fu_371_p1;
    sc_signal< sc_lv<2160> > lshr_ln203_2_fu_375_p2;
    sc_signal< sc_lv<8> > add_ln203_1_fu_385_p2;
    sc_signal< sc_lv<9> > p_shl8_fu_399_p3;
    sc_signal< sc_lv<12> > p_shl7_fu_391_p3;
    sc_signal< sc_lv<12> > zext_ln203_7_fu_407_p1;
    sc_signal< sc_lv<12> > add_ln203_7_fu_411_p2;
    sc_signal< sc_lv<2160> > zext_ln203_8_fu_417_p1;
    sc_signal< sc_lv<2160> > lshr_ln203_3_fu_421_p2;
    sc_signal< sc_lv<8> > add_ln203_2_fu_431_p2;
    sc_signal< sc_lv<9> > p_shl10_fu_445_p3;
    sc_signal< sc_lv<12> > p_shl9_fu_437_p3;
    sc_signal< sc_lv<12> > zext_ln203_9_fu_453_p1;
    sc_signal< sc_lv<12> > add_ln203_8_fu_457_p2;
    sc_signal< sc_lv<2160> > zext_ln203_10_fu_463_p1;
    sc_signal< sc_lv<2160> > lshr_ln203_4_fu_467_p2;
    sc_signal< sc_lv<8> > add_ln203_3_fu_477_p2;
    sc_signal< sc_lv<9> > p_shl11_fu_491_p3;
    sc_signal< sc_lv<12> > p_shl_fu_483_p3;
    sc_signal< sc_lv<12> > zext_ln203_11_fu_499_p1;
    sc_signal< sc_lv<12> > add_ln203_9_fu_503_p2;
    sc_signal< sc_lv<2160> > zext_ln203_12_fu_509_p1;
    sc_signal< sc_lv<2160> > lshr_ln203_5_fu_513_p2;
    sc_signal< sc_lv<4> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<4> ap_ST_fsm_state1;
    static const sc_lv<4> ap_ST_fsm_state2;
    static const sc_lv<4> ap_ST_fsm_state3;
    static const sc_lv<4> ap_ST_fsm_state4;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<5> ap_const_lv5_14;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<8> ap_const_lv8_2;
    static const sc_lv<8> ap_const_lv8_3;
    static const sc_lv<8> ap_const_lv8_4;
    static const sc_lv<8> ap_const_lv8_5;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln203_1_fu_385_p2();
    void thread_add_ln203_2_fu_431_p2();
    void thread_add_ln203_3_fu_477_p2();
    void thread_add_ln203_4_fu_273_p2();
    void thread_add_ln203_5_fu_319_p2();
    void thread_add_ln203_6_fu_365_p2();
    void thread_add_ln203_7_fu_411_p2();
    void thread_add_ln203_8_fu_457_p2();
    void thread_add_ln203_9_fu_503_p2();
    void thread_add_ln203_fu_339_p2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_block_state1();
    void thread_ap_block_state2();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_return_0();
    void thread_ap_return_1();
    void thread_ap_return_10();
    void thread_ap_return_11();
    void thread_ap_return_12();
    void thread_ap_return_13();
    void thread_ap_return_14();
    void thread_ap_return_15();
    void thread_ap_return_16();
    void thread_ap_return_17();
    void thread_ap_return_18();
    void thread_ap_return_19();
    void thread_ap_return_2();
    void thread_ap_return_3();
    void thread_ap_return_4();
    void thread_ap_return_5();
    void thread_ap_return_6();
    void thread_ap_return_7();
    void thread_ap_return_8();
    void thread_ap_return_9();
    void thread_data_V_blk_n();
    void thread_data_in_0_V_fu_289_p1();
    void thread_data_in_1_V_fu_335_p1();
    void thread_data_in_2_V_fu_381_p1();
    void thread_data_in_3_V_fu_427_p1();
    void thread_data_in_4_V_fu_473_p1();
    void thread_data_in_5_V_fu_519_p1();
    void thread_grp_gru_static_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s_fu_159_ap_start();
    void thread_grp_gru_static_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s_fu_159_reset_state();
    void thread_icmp_ln487_fu_215_p2();
    void thread_iloop_fu_221_p2();
    void thread_lshr_ln203_1_fu_329_p2();
    void thread_lshr_ln203_2_fu_375_p2();
    void thread_lshr_ln203_3_fu_421_p2();
    void thread_lshr_ln203_4_fu_467_p2();
    void thread_lshr_ln203_5_fu_513_p2();
    void thread_lshr_ln203_fu_283_p2();
    void thread_or_ln203_fu_293_p2();
    void thread_p_shl10_fu_445_p3();
    void thread_p_shl11_fu_491_p3();
    void thread_p_shl1_fu_253_p3();
    void thread_p_shl2_fu_261_p3();
    void thread_p_shl3_fu_299_p3();
    void thread_p_shl4_fu_307_p3();
    void thread_p_shl5_fu_345_p3();
    void thread_p_shl6_fu_353_p3();
    void thread_p_shl7_fu_391_p3();
    void thread_p_shl8_fu_399_p3();
    void thread_p_shl9_fu_437_p3();
    void thread_p_shl_fu_483_p3();
    void thread_shl_ln490_1_fu_235_p3();
    void thread_shl_ln_fu_227_p3();
    void thread_sub_ln203_fu_247_p2();
    void thread_zext_ln203_10_fu_463_p1();
    void thread_zext_ln203_11_fu_499_p1();
    void thread_zext_ln203_12_fu_509_p1();
    void thread_zext_ln203_1_fu_269_p1();
    void thread_zext_ln203_2_fu_279_p1();
    void thread_zext_ln203_3_fu_315_p1();
    void thread_zext_ln203_4_fu_325_p1();
    void thread_zext_ln203_5_fu_361_p1();
    void thread_zext_ln203_6_fu_371_p1();
    void thread_zext_ln203_7_fu_407_p1();
    void thread_zext_ln203_8_fu_417_p1();
    void thread_zext_ln203_9_fu_453_p1();
    void thread_zext_ln203_fu_243_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
