Analysis & Synthesis report for CPU
Sun Jul 19 13:06:22 2020
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. General Register Statistics
  8. Source assignments for sequencer2:inst9|counter_1bit:inst1|lpm_counter:lpm_counter_component
  9. Parameter Settings for User Entity Instance: dec_gate:inst6|lpm_decode:lpm_decode_component
 10. Parameter Settings for User Entity Instance: sequencer2:inst9|dec_12:inst|lpm_decode:lpm_decode_component
 11. Parameter Settings for User Entity Instance: sequencer2:inst9|counter_1bit:inst1|lpm_counter:lpm_counter_component
 12. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                            ;
+-------------------------------+-----------------------------------------+
; Analysis & Synthesis Status   ; Successful - Sun Jul 19 13:06:22 2020   ;
; Quartus II Version            ; 9.0 Build 132 02/25/2009 SJ Web Edition ;
; Revision Name                 ; CPU                                     ;
; Top-level Entity Name         ; CU_mp_pipline                           ;
; Family                        ; Stratix II                              ;
; Logic utilization             ; N/A                                     ;
;     Combinational ALUTs       ; 12                                      ;
;     Dedicated logic registers ; 1                                       ;
; Total registers               ; 1                                       ;
; Total pins                    ; 23                                      ;
; Total virtual pins            ; 0                                       ;
; Total block memory bits       ; 0                                       ;
; DSP block 9-bit elements      ; 0                                       ;
; Total PLLs                    ; 0                                       ;
; Total DLLs                    ; 0                                       ;
+-------------------------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                            ;
+----------------------------------------------------------------+--------------------+--------------------+
; Option                                                         ; Setting            ; Default Value      ;
+----------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                          ; CU_mp_pipline      ; CPU                ;
; Family name                                                    ; Stratix II         ; Stratix II         ;
; Use Generated Physical Constraints File                        ; Off                ;                    ;
; Use smart compilation                                          ; Off                ; Off                ;
; Restructure Multiplexers                                       ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                            ; Off                ; Off                ;
; Preserve fewer node names                                      ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                      ; Off                ; Off                ;
; Verilog Version                                                ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                   ; VHDL93             ; VHDL93             ;
; State Machine Processing                                       ; Auto               ; Auto               ;
; Safe State Machine                                             ; Off                ; Off                ;
; Extract Verilog State Machines                                 ; On                 ; On                 ;
; Extract VHDL State Machines                                    ; On                 ; On                 ;
; Ignore Verilog initial constructs                              ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                     ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                 ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                        ; On                 ; On                 ;
; Parallel Synthesis                                             ; Off                ; Off                ;
; DSP Block Balancing                                            ; Auto               ; Auto               ;
; NOT Gate Push-Back                                             ; On                 ; On                 ;
; Power-Up Don't Care                                            ; On                 ; On                 ;
; Remove Redundant Logic Cells                                   ; Off                ; Off                ;
; Remove Duplicate Registers                                     ; On                 ; On                 ;
; Ignore CARRY Buffers                                           ; Off                ; Off                ;
; Ignore CASCADE Buffers                                         ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                          ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                      ; Off                ; Off                ;
; Ignore LCELL Buffers                                           ; Off                ; Off                ;
; Ignore SOFT Buffers                                            ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                 ; Off                ; Off                ;
; Optimization Technique                                         ; Balanced           ; Balanced           ;
; Carry Chain Length                                             ; 70                 ; 70                 ;
; Auto Carry Chains                                              ; On                 ; On                 ;
; Auto Open-Drain Pins                                           ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                          ; Off                ; Off                ;
; Auto ROM Replacement                                           ; On                 ; On                 ;
; Auto RAM Replacement                                           ; On                 ; On                 ;
; Auto DSP Block Replacement                                     ; On                 ; On                 ;
; Auto Shift Register Replacement                                ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                  ; On                 ; On                 ;
; Strict RAM Replacement                                         ; Off                ; Off                ;
; Allow Synchronous Control Signals                              ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                         ; Off                ; Off                ;
; Auto RAM Block Balancing                                       ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                              ; Off                ; Off                ;
; Auto Resource Sharing                                          ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                             ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                             ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                  ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing            ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives              ; Off                ; Off                ;
; Timing-Driven Synthesis                                        ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report             ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                             ; Off                ; Off                ;
; Synchronization Register Chain Length                          ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                              ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report       ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report      ; 100                ; 100                ;
; Clock MUX Protection                                           ; On                 ; On                 ;
; Auto Gated Clock Conversion                                    ; Off                ; Off                ;
; Block Design Naming                                            ; Auto               ; Auto               ;
; SDC constraint protection                                      ; Off                ; Off                ;
; Synthesis Effort                                               ; Auto               ; Auto               ;
; Allows Asynchronous Clear Usage For Shift Register Replacement ; On                 ; On                 ;
; Analysis & Synthesis Message Level                             ; Medium             ; Medium             ;
+----------------------------------------------------------------+--------------------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                         ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                         ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------+
; sequencer2.bdf                   ; yes             ; User Block Diagram/Schematic File  ; F:/dev/CR_CPU/sequencer2.bdf                                         ;
; counter_1bit.v                   ; yes             ; User Wizard-Generated File         ; F:/dev/CR_CPU/counter_1bit.v                                         ;
; dec_12.v                         ; yes             ; User Wizard-Generated File         ; F:/dev/CR_CPU/dec_12.v                                               ;
; dec_gate.v                       ; yes             ; User Wizard-Generated File         ; F:/dev/CR_CPU/dec_gate.v                                             ;
; CU_mp_pipline.bdf                ; yes             ; User Block Diagram/Schematic File  ; F:/dev/CR_CPU/CU_mp_pipline.bdf                                      ;
; lpm_decode.tdf                   ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/lpm_decode.tdf          ;
; declut.inc                       ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/declut.inc              ;
; altshift.inc                     ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/altshift.inc            ;
; lpm_compare.inc                  ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/lpm_compare.inc         ;
; lpm_constant.inc                 ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/lpm_constant.inc        ;
; aglobal90.inc                    ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/aglobal90.inc           ;
; db/decode_ltf.tdf                ; yes             ; Auto-Generated Megafunction        ; F:/dev/CR_CPU/db/decode_ltf.tdf                                      ;
; db/decode_m7f.tdf                ; yes             ; Auto-Generated Megafunction        ; F:/dev/CR_CPU/db/decode_m7f.tdf                                      ;
; lpm_counter.tdf                  ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf         ;
; lpm_decode.inc                   ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/lpm_decode.inc          ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/lpm_add_sub.inc         ;
; cmpconst.inc                     ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/cmpconst.inc            ;
; lpm_counter.inc                  ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/lpm_counter.inc         ;
; dffeea.inc                       ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/dffeea.inc              ;
; alt_synch_counter.inc            ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/alt_synch_counter.inc   ;
; alt_synch_counter_f.inc          ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/alt_synch_counter_f.inc ;
; alt_counter_f10ke.inc            ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/alt_counter_f10ke.inc   ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/alt_counter_stratix.inc ;
; db/cntr_nlh.tdf                  ; yes             ; Auto-Generated Megafunction        ; F:/dev/CR_CPU/db/cntr_nlh.tdf                                        ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+-----------------------------------------------+-----------+
; Resource                                      ; Usage     ;
+-----------------------------------------------+-----------+
; Estimated ALUTs Used                          ; 12        ;
; Dedicated logic registers                     ; 1         ;
;                                               ;           ;
; Estimated ALUTs Unavailable                   ; 2         ;
;                                               ;           ;
; Total combinational functions                 ; 12        ;
; Combinational ALUT usage by number of inputs  ;           ;
;     -- 7 input functions                      ; 0         ;
;     -- 6 input functions                      ; 4         ;
;     -- 5 input functions                      ; 2         ;
;     -- 4 input functions                      ; 4         ;
;     -- <=3 input functions                    ; 2         ;
;                                               ;           ;
; Combinational ALUTs by mode                   ;           ;
;     -- normal mode                            ; 12        ;
;     -- extended LUT mode                      ; 0         ;
;     -- arithmetic mode                        ; 0         ;
;     -- shared arithmetic mode                 ; 0         ;
;                                               ;           ;
; Estimated ALUT/register pairs used            ; 12        ;
;                                               ;           ;
; Total registers                               ; 1         ;
;     -- Dedicated logic registers              ; 1         ;
;     -- I/O registers                          ; 0         ;
;                                               ;           ;
; Estimated ALMs:  partially or completely used ; 6         ;
;                                               ;           ;
; I/O pins                                      ; 23        ;
; Maximum fan-out node                          ; opcode[4] ;
; Maximum fan-out                               ; 11        ;
; Total fan-out                                 ; 71        ;
; Average fan-out                               ; 1.97      ;
+-----------------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                      ;
+----------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                          ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------+--------------+
; |CU_mp_pipline                               ; 12 (7)            ; 1 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 23   ; 0            ; |CU_mp_pipline                                                                                               ; work         ;
;    |dec_gate:inst6|                          ; 4 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CU_mp_pipline|dec_gate:inst6                                                                                ; work         ;
;       |lpm_decode:lpm_decode_component|      ; 4 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CU_mp_pipline|dec_gate:inst6|lpm_decode:lpm_decode_component                                                ; work         ;
;          |decode_ltf:auto_generated|         ; 4 (4)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CU_mp_pipline|dec_gate:inst6|lpm_decode:lpm_decode_component|decode_ltf:auto_generated                      ; work         ;
;    |sequencer2:inst9|                        ; 1 (0)             ; 1 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CU_mp_pipline|sequencer2:inst9                                                                              ; work         ;
;       |counter_1bit:inst1|                   ; 1 (0)             ; 1 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CU_mp_pipline|sequencer2:inst9|counter_1bit:inst1                                                           ; work         ;
;          |lpm_counter:lpm_counter_component| ; 1 (0)             ; 1 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CU_mp_pipline|sequencer2:inst9|counter_1bit:inst1|lpm_counter:lpm_counter_component                         ; work         ;
;             |cntr_nlh:auto_generated|        ; 1 (1)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CU_mp_pipline|sequencer2:inst9|counter_1bit:inst1|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated ; work         ;
+----------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------+
; Source assignments for sequencer2:inst9|counter_1bit:inst1|lpm_counter:lpm_counter_component ;
+---------------------------+-------+------+---------------------------------------------------+
; Assignment                ; Value ; From ; To                                                ;
+---------------------------+-------+------+---------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                                 ;
+---------------------------+-------+------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dec_gate:inst6|lpm_decode:lpm_decode_component ;
+------------------------+------------+-------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                  ;
+------------------------+------------+-------------------------------------------------------+
; LPM_WIDTH              ; 4          ; Signed Integer                                        ;
; LPM_DECODES            ; 16         ; Signed Integer                                        ;
; LPM_PIPELINE           ; 0          ; Untyped                                               ;
; CASCADE_CHAIN          ; MANUAL     ; Untyped                                               ;
; DEVICE_FAMILY          ; Stratix II ; Untyped                                               ;
; CBXI_PARAMETER         ; decode_ltf ; Untyped                                               ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                        ;
+------------------------+------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sequencer2:inst9|dec_12:inst|lpm_decode:lpm_decode_component ;
+------------------------+------------+---------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                ;
+------------------------+------------+---------------------------------------------------------------------+
; LPM_WIDTH              ; 1          ; Signed Integer                                                      ;
; LPM_DECODES            ; 2          ; Signed Integer                                                      ;
; LPM_PIPELINE           ; 0          ; Untyped                                                             ;
; CASCADE_CHAIN          ; MANUAL     ; Untyped                                                             ;
; DEVICE_FAMILY          ; Stratix II ; Untyped                                                             ;
; CBXI_PARAMETER         ; decode_m7f ; Untyped                                                             ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                      ;
+------------------------+------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sequencer2:inst9|counter_1bit:inst1|lpm_counter:lpm_counter_component ;
+------------------------+-------------+-----------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                        ;
+------------------------+-------------+-----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                              ;
; LPM_WIDTH              ; 1           ; Signed Integer                                                              ;
; LPM_DIRECTION          ; UP          ; Untyped                                                                     ;
; LPM_MODULUS            ; 0           ; Untyped                                                                     ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                     ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                     ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                                     ;
; DEVICE_FAMILY          ; Stratix II  ; Untyped                                                                     ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                     ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                          ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                                          ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                                     ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                                     ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                                     ;
; CBXI_PARAMETER         ; cntr_nlh    ; Untyped                                                                     ;
+------------------------+-------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Sun Jul 19 13:06:18 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU
Info: Found 1 design units, including 1 entities, in source file sequencer2.bdf
    Info: Found entity 1: sequencer2
Info: Found 1 design units, including 1 entities, in source file test_cu_pipline.bdf
    Info: Found entity 1: test_cu_pipline
Info: Found 1 design units, including 1 entities, in source file counter_1bit.v
    Info: Found entity 1: counter_1bit
Info: Found 1 design units, including 1 entities, in source file dec_12.v
    Info: Found entity 1: dec_12
Info: Found 1 design units, including 1 entities, in source file dec_gate.v
    Info: Found entity 1: dec_gate
Info: Found 1 design units, including 1 entities, in source file CU_mp_pipline.bdf
    Info: Found entity 1: CU_mp_pipline
Info: Found 1 design units, including 1 entities, in source file CPU.bdf
    Info: Found entity 1: CPU
Info: Found 1 design units, including 1 entities, in source file ALU.bdf
    Info: Found entity 1: ALU
Info: Found 1 design units, including 1 entities, in source file pc.v
    Info: Found entity 1: pc
Info: Found 1 design units, including 1 entities, in source file counter.v
    Info: Found entity 1: counter
Info: Found 1 design units, including 1 entities, in source file dec24.v
    Info: Found entity 1: dec24
Info: Found 1 design units, including 1 entities, in source file CU.bdf
    Info: Found entity 1: CU
Info: Found 1 design units, including 1 entities, in source file sequencer4.bdf
    Info: Found entity 1: sequencer4
Info: Found 1 design units, including 1 entities, in source file sign_extend_16to32.bdf
    Info: Found entity 1: sign_extend_16to32
Info: Found 1 design units, including 1 entities, in source file mux21.v
    Info: Found entity 1: mux21
Info: Found 1 design units, including 1 entities, in source file zero_const.v
    Info: Found entity 1: zero_const
Info: Found 1 design units, including 1 entities, in source file all_one_const.v
    Info: Found entity 1: all_one_const
Info: Found 1 design units, including 1 entities, in source file mux21_5bit.v
    Info: Found entity 1: mux21_5bit
Info: Found 1 design units, including 1 entities, in source file regs_8bit.v
    Info: Found entity 1: regs_8bit
Info: Found 1 design units, including 1 entities, in source file registers_mem.bdf
    Info: Found entity 1: registers_mem
Info: Found 1 design units, including 1 entities, in source file mux21_8bit.v
    Info: Found entity 1: mux21_8bit
Info: Found 1 design units, including 1 entities, in source file mux21_1bit.v
    Info: Found entity 1: mux21_1bit
Info: Found 1 design units, including 1 entities, in source file regs2_8bit.v
    Info: Found entity 1: regs2_8bit
Info: Found 1 design units, including 1 entities, in source file regs3_8bit.v
    Info: Found entity 1: regs3_8bit
Info: Found 1 design units, including 1 entities, in source file regs4_8bit.v
    Info: Found entity 1: regs4_8bit
Info: Found 1 design units, including 1 entities, in source file test_reg_mem.bdf
    Info: Found entity 1: test_reg_mem
Info: Found 1 design units, including 1 entities, in source file main_mem1_8bit.v
    Info: Found entity 1: main_mem1_8bit
Info: Found 1 design units, including 1 entities, in source file main_mem.bdf
    Info: Found entity 1: main_mem
Info: Found 1 design units, including 1 entities, in source file main_mem2_8bit.v
    Info: Found entity 1: main_mem2_8bit
Info: Found 1 design units, including 1 entities, in source file main_mem3_8bit.v
    Info: Found entity 1: main_mem3_8bit
Info: Found 1 design units, including 1 entities, in source file main_mem4_8bit.v
    Info: Found entity 1: main_mem4_8bit
Info: Found 1 design units, including 1 entities, in source file dec32.v
    Info: Found entity 1: dec32
Info: Found 1 design units, including 1 entities, in source file CU_mp.bdf
    Info: Found entity 1: CU_mp
Info: Found 1 design units, including 1 entities, in source file pc_micro.v
    Info: Found entity 1: pc_micro
Info: Found 1 design units, including 1 entities, in source file micro_mem.v
    Info: Found entity 1: micro_mem
Info: Found 1 design units, including 1 entities, in source file cu_buf.v
    Info: Found entity 1: cu_buf
Info: Found 1 design units, including 1 entities, in source file one_const.v
    Info: Found entity 1: one_const
Info: Found 1 design units, including 1 entities, in source file mux41_8bit.v
    Info: Found entity 1: mux41_8bit
Info: Found 1 design units, including 1 entities, in source file mux41_1bit.v
    Info: Found entity 1: mux41_1bit
Info: Found 1 design units, including 1 entities, in source file adder_3bit.v
    Info: Found entity 1: adder_3bit
Info: Found 1 design units, including 1 entities, in source file adder_5bit.v
    Info: Found entity 1: adder_5bit
Info: Found 1 design units, including 1 entities, in source file mux81_1bit.v
    Info: Found entity 1: mux81_1bit
Info: Found 1 design units, including 1 entities, in source file zero_const_1bit.v
    Info: Found entity 1: zero_const_1bit
Info: Found 1 design units, including 1 entities, in source file mux21_13bit.v
    Info: Found entity 1: mux21_13bit
Info: Found 1 design units, including 1 entities, in source file zero_const_13bit.v
    Info: Found entity 1: zero_const_13bit
Info: Found 1 design units, including 1 entities, in source file mux31_8bit.v
    Info: Found entity 1: mux31_8bit
Info: Found 1 design units, including 1 entities, in source file test_mux.bdf
    Info: Found entity 1: test_mux
Info: Found 1 design units, including 1 entities, in source file mux21_20bit.v
    Info: Found entity 1: mux21_20bit
Info: Found 1 design units, including 1 entities, in source file zero_const_20bit.v
    Info: Found entity 1: zero_const_20bit
Info: Found 1 design units, including 1 entities, in source file sub_6bit.v
    Info: Found entity 1: sub_6bit
Info: Found 1 design units, including 1 entities, in source file mux21_6bit.v
    Info: Found entity 1: mux21_6bit
Info: Found 1 design units, including 1 entities, in source file immediate_sel.bdf
    Info: Found entity 1: immediate_sel
Info: Found 1 design units, including 1 entities, in source file sub2_6bit.v
    Info: Found entity 1: sub2_6bit
Info: Found 1 design units, including 1 entities, in source file mux21_4bit.v
    Info: Found entity 1: mux21_4bit
Info: Found 1 design units, including 1 entities, in source file adder_4bit.v
    Info: Found entity 1: adder_4bit
Info: Found 1 design units, including 1 entities, in source file jump_sel.bdf
    Info: Found entity 1: jump_sel
Info: Found 1 design units, including 1 entities, in source file mux10to1_1bit.v
    Info: Found entity 1: mux10to1_1bit
Info: Found 1 design units, including 1 entities, in source file comp_cu.v
    Info: Found entity 1: comp_cu
Info: Found 1 design units, including 1 entities, in source file IF_ID.bdf
    Info: Found entity 1: IF_ID
Info: Found 1 design units, including 1 entities, in source file ID_EX.bdf
    Info: Found entity 1: ID_EX
Info: Found 1 design units, including 1 entities, in source file D_FF_4.v
    Info: Found entity 1: D_FF_4
Info: Found 1 design units, including 1 entities, in source file EX_MEM.bdf
    Info: Found entity 1: EX_MEM
Info: Found 1 design units, including 1 entities, in source file MEM_WB.bdf
    Info: Found entity 1: MEM_WB
Info: Found 1 design units, including 1 entities, in source file D_FF_8.v
    Info: Found entity 1: D_FF_8
Info: Elaborating entity "CU_mp_pipline" for the top level hierarchy
Info: Elaborating entity "dec_gate" for hierarchy "dec_gate:inst6"
Info: Elaborating entity "lpm_decode" for hierarchy "dec_gate:inst6|lpm_decode:lpm_decode_component"
Info: Elaborated megafunction instantiation "dec_gate:inst6|lpm_decode:lpm_decode_component"
Info: Instantiated megafunction "dec_gate:inst6|lpm_decode:lpm_decode_component" with the following parameter:
    Info: Parameter "lpm_decodes" = "16"
    Info: Parameter "lpm_type" = "LPM_DECODE"
    Info: Parameter "lpm_width" = "4"
Info: Found 1 design units, including 1 entities, in source file db/decode_ltf.tdf
    Info: Found entity 1: decode_ltf
Info: Elaborating entity "decode_ltf" for hierarchy "dec_gate:inst6|lpm_decode:lpm_decode_component|decode_ltf:auto_generated"
Info: Elaborating entity "sequencer2" for hierarchy "sequencer2:inst9"
Info: Elaborating entity "dec_12" for hierarchy "sequencer2:inst9|dec_12:inst"
Info: Elaborating entity "lpm_decode" for hierarchy "sequencer2:inst9|dec_12:inst|lpm_decode:lpm_decode_component"
Info: Elaborated megafunction instantiation "sequencer2:inst9|dec_12:inst|lpm_decode:lpm_decode_component"
Info: Instantiated megafunction "sequencer2:inst9|dec_12:inst|lpm_decode:lpm_decode_component" with the following parameter:
    Info: Parameter "lpm_decodes" = "2"
    Info: Parameter "lpm_type" = "LPM_DECODE"
    Info: Parameter "lpm_width" = "1"
Info: Found 1 design units, including 1 entities, in source file db/decode_m7f.tdf
    Info: Found entity 1: decode_m7f
Info: Elaborating entity "decode_m7f" for hierarchy "sequencer2:inst9|dec_12:inst|lpm_decode:lpm_decode_component|decode_m7f:auto_generated"
Info: Elaborating entity "counter_1bit" for hierarchy "sequencer2:inst9|counter_1bit:inst1"
Info: Elaborating entity "lpm_counter" for hierarchy "sequencer2:inst9|counter_1bit:inst1|lpm_counter:lpm_counter_component"
Info: Elaborated megafunction instantiation "sequencer2:inst9|counter_1bit:inst1|lpm_counter:lpm_counter_component"
Info: Instantiated megafunction "sequencer2:inst9|counter_1bit:inst1|lpm_counter:lpm_counter_component" with the following parameter:
    Info: Parameter "lpm_direction" = "UP"
    Info: Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info: Parameter "lpm_type" = "LPM_COUNTER"
    Info: Parameter "lpm_width" = "1"
Info: Found 1 design units, including 1 entities, in source file db/cntr_nlh.tdf
    Info: Found entity 1: cntr_nlh
Info: Elaborating entity "cntr_nlh" for hierarchy "sequencer2:inst9|counter_1bit:inst1|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated"
Info: Implemented 35 device resources after synthesis - the final resource count might be different
    Info: Implemented 7 input pins
    Info: Implemented 16 output pins
    Info: Implemented 12 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 244 megabytes
    Info: Processing ended: Sun Jul 19 13:06:22 2020
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


