// Seed: 1487808713
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  wire id_3;
  always @(posedge id_1 - -1) #1;
endmodule
module module_1 (
    output wand id_0,
    input supply1 id_1,
    input wire id_2,
    input wand id_3,
    output tri id_4
);
  integer id_6;
  wire id_7;
  module_0 modCall_1 (
      id_7,
      id_6
  );
  logic id_8 = "";
  bufif0 primCall (id_4, id_3, id_7);
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  inout supply0 id_8;
  input wire id_7;
  output reg id_6;
  output logic [7:0] id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_5[1'b0] = -1 ? id_1 : 1 ? id_3 : 1'b0;
  module_0 modCall_1 (
      id_4,
      id_9
  );
  always @(1'b0) begin : LABEL_0
    id_6 <= -1;
  end
  assign id_8 = 1 == -1'h0 ? id_4 : id_3 >= 1;
  logic id_10;
  ;
endmodule
