{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 12 22:14:58 2013 " "Info: Processing started: Tue Nov 12 22:14:58 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off 2FSK -c 2FSK " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off 2FSK -c 2FSK" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "2FSK EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design 2FSK" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S30F484C3 " "Info: Device EP2S30F484C3 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S60F484C3 " "Info: Device EP2S60F484C3 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S60F484C3ES " "Info: Device EP2S60F484C3ES is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "11 11 " "Warning: No exact pin location assignment(s) for 11 pins of 11 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_out " "Info: Pin m_out not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { m_out } } } { "2FSK.bdf" "" { Schematic "T:/1/2FSK_8point/2FSK.bdf" { { 272 1008 1184 288 "m_out" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { m_out } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSK_out\[7\] " "Info: Pin FSK_out\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { FSK_out[7] } } } { "2FSK.bdf" "" { Schematic "T:/1/2FSK_8point/2FSK.bdf" { { 448 1016 1192 464 "FSK_out\[7..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSK_out[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSK_out\[6\] " "Info: Pin FSK_out\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { FSK_out[6] } } } { "2FSK.bdf" "" { Schematic "T:/1/2FSK_8point/2FSK.bdf" { { 448 1016 1192 464 "FSK_out\[7..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSK_out[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSK_out\[5\] " "Info: Pin FSK_out\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { FSK_out[5] } } } { "2FSK.bdf" "" { Schematic "T:/1/2FSK_8point/2FSK.bdf" { { 448 1016 1192 464 "FSK_out\[7..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSK_out[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSK_out\[4\] " "Info: Pin FSK_out\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { FSK_out[4] } } } { "2FSK.bdf" "" { Schematic "T:/1/2FSK_8point/2FSK.bdf" { { 448 1016 1192 464 "FSK_out\[7..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSK_out[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSK_out\[3\] " "Info: Pin FSK_out\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { FSK_out[3] } } } { "2FSK.bdf" "" { Schematic "T:/1/2FSK_8point/2FSK.bdf" { { 448 1016 1192 464 "FSK_out\[7..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSK_out[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSK_out\[2\] " "Info: Pin FSK_out\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { FSK_out[2] } } } { "2FSK.bdf" "" { Schematic "T:/1/2FSK_8point/2FSK.bdf" { { 448 1016 1192 464 "FSK_out\[7..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSK_out[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSK_out\[1\] " "Info: Pin FSK_out\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { FSK_out[1] } } } { "2FSK.bdf" "" { Schematic "T:/1/2FSK_8point/2FSK.bdf" { { 448 1016 1192 464 "FSK_out\[7..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSK_out[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSK_out\[0\] " "Info: Pin FSK_out\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { FSK_out[0] } } } { "2FSK.bdf" "" { Schematic "T:/1/2FSK_8point/2FSK.bdf" { { 448 1016 1192 464 "FSK_out\[7..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSK_out[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_in " "Info: Pin clk_in not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { clk_in } } } { "2FSK.bdf" "" { Schematic "T:/1/2FSK_8point/2FSK.bdf" { { 392 184 352 408 "clk_in" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "start " "Info: Pin start not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { start } } } { "2FSK.bdf" "" { Schematic "T:/1/2FSK_8point/2FSK.bdf" { { 488 184 352 504 "start" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { start } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lpm_counter_16:inst3\|lpm_counter:lpm_counter_component\|cntr_ppj:auto_generated\|counter_comb_bita3~1  " "Info: Automatically promoted node lpm_counter_16:inst3\|lpm_counter:lpm_counter_component\|cntr_ppj:auto_generated\|counter_comb_bita3~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter_16:inst3\|lpm_counter:lpm_counter_component\|cntr_ppj:auto_generated\|counter_reg_bit1a\[3\] " "Info: Destination node lpm_counter_16:inst3\|lpm_counter:lpm_counter_component\|cntr_ppj:auto_generated\|counter_reg_bit1a\[3\]" {  } { { "db/cntr_ppj.tdf" "" { Text "T:/1/2FSK_8point/db/cntr_ppj.tdf" 60 19 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[3] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter_16:inst3\|lpm_counter:lpm_counter_component\|cntr_ppj:auto_generated\|counter_reg_bit1a\[2\] " "Info: Destination node lpm_counter_16:inst3\|lpm_counter:lpm_counter_component\|cntr_ppj:auto_generated\|counter_reg_bit1a\[2\]" {  } { { "db/cntr_ppj.tdf" "" { Text "T:/1/2FSK_8point/db/cntr_ppj.tdf" 60 19 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[2] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter_16:inst3\|lpm_counter:lpm_counter_component\|cntr_ppj:auto_generated\|counter_reg_bit1a\[1\] " "Info: Destination node lpm_counter_16:inst3\|lpm_counter:lpm_counter_component\|cntr_ppj:auto_generated\|counter_reg_bit1a\[1\]" {  } { { "db/cntr_ppj.tdf" "" { Text "T:/1/2FSK_8point/db/cntr_ppj.tdf" 60 19 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[1] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter_16:inst3\|lpm_counter:lpm_counter_component\|cntr_ppj:auto_generated\|counter_reg_bit1a\[0\] " "Info: Destination node lpm_counter_16:inst3\|lpm_counter:lpm_counter_component\|cntr_ppj:auto_generated\|counter_reg_bit1a\[0\]" {  } { { "db/cntr_ppj.tdf" "" { Text "T:/1/2FSK_8point/db/cntr_ppj.tdf" 60 19 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[0] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "db/cntr_ppj.tdf" "" { Text "T:/1/2FSK_8point/db/cntr_ppj.tdf" 54 2 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_comb_bita3~1 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lpm_counter_8:inst5\|lpm_counter:lpm_counter_component\|cntr_opj:auto_generated\|counter_comb_bita2~1  " "Info: Automatically promoted node lpm_counter_8:inst5\|lpm_counter:lpm_counter_component\|cntr_opj:auto_generated\|counter_comb_bita2~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter_8:inst5\|lpm_counter:lpm_counter_component\|cntr_opj:auto_generated\|counter_reg_bit1a\[2\] " "Info: Destination node lpm_counter_8:inst5\|lpm_counter:lpm_counter_component\|cntr_opj:auto_generated\|counter_reg_bit1a\[2\]" {  } { { "db/cntr_opj.tdf" "" { Text "T:/1/2FSK_8point/db/cntr_opj.tdf" 54 19 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter_8:inst5|lpm_counter:lpm_counter_component|cntr_opj:auto_generated|safe_q[2] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter_8:inst5\|lpm_counter:lpm_counter_component\|cntr_opj:auto_generated\|counter_reg_bit1a\[1\] " "Info: Destination node lpm_counter_8:inst5\|lpm_counter:lpm_counter_component\|cntr_opj:auto_generated\|counter_reg_bit1a\[1\]" {  } { { "db/cntr_opj.tdf" "" { Text "T:/1/2FSK_8point/db/cntr_opj.tdf" 54 19 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter_8:inst5|lpm_counter:lpm_counter_component|cntr_opj:auto_generated|safe_q[1] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter_8:inst5\|lpm_counter:lpm_counter_component\|cntr_opj:auto_generated\|counter_reg_bit1a\[0\] " "Info: Destination node lpm_counter_8:inst5\|lpm_counter:lpm_counter_component\|cntr_opj:auto_generated\|counter_reg_bit1a\[0\]" {  } { { "db/cntr_opj.tdf" "" { Text "T:/1/2FSK_8point/db/cntr_opj.tdf" 54 19 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter_8:inst5|lpm_counter:lpm_counter_component|cntr_opj:auto_generated|safe_q[0] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "db/cntr_opj.tdf" "" { Text "T:/1/2FSK_8point/db/cntr_opj.tdf" 48 2 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter_8:inst5|lpm_counter:lpm_counter_component|cntr_opj:auto_generated|counter_comb_bita2~1 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lpm_counter_512:inst\|lpm_counter:lpm_counter_component\|cntr_upj:auto_generated\|counter_comb_bita8~1  " "Info: Automatically promoted node lpm_counter_512:inst\|lpm_counter:lpm_counter_component\|cntr_upj:auto_generated\|counter_comb_bita8~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter_512:inst\|lpm_counter:lpm_counter_component\|cntr_upj:auto_generated\|counter_reg_bit1a\[8\] " "Info: Destination node lpm_counter_512:inst\|lpm_counter:lpm_counter_component\|cntr_upj:auto_generated\|counter_reg_bit1a\[8\]" {  } { { "db/cntr_upj.tdf" "" { Text "T:/1/2FSK_8point/db/cntr_upj.tdf" 90 19 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[8] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter_512:inst\|lpm_counter:lpm_counter_component\|cntr_upj:auto_generated\|counter_reg_bit1a\[7\] " "Info: Destination node lpm_counter_512:inst\|lpm_counter:lpm_counter_component\|cntr_upj:auto_generated\|counter_reg_bit1a\[7\]" {  } { { "db/cntr_upj.tdf" "" { Text "T:/1/2FSK_8point/db/cntr_upj.tdf" 90 19 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[7] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter_512:inst\|lpm_counter:lpm_counter_component\|cntr_upj:auto_generated\|counter_reg_bit1a\[6\] " "Info: Destination node lpm_counter_512:inst\|lpm_counter:lpm_counter_component\|cntr_upj:auto_generated\|counter_reg_bit1a\[6\]" {  } { { "db/cntr_upj.tdf" "" { Text "T:/1/2FSK_8point/db/cntr_upj.tdf" 90 19 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[6] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter_512:inst\|lpm_counter:lpm_counter_component\|cntr_upj:auto_generated\|counter_reg_bit1a\[5\] " "Info: Destination node lpm_counter_512:inst\|lpm_counter:lpm_counter_component\|cntr_upj:auto_generated\|counter_reg_bit1a\[5\]" {  } { { "db/cntr_upj.tdf" "" { Text "T:/1/2FSK_8point/db/cntr_upj.tdf" 90 19 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[5] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter_512:inst\|lpm_counter:lpm_counter_component\|cntr_upj:auto_generated\|counter_reg_bit1a\[4\] " "Info: Destination node lpm_counter_512:inst\|lpm_counter:lpm_counter_component\|cntr_upj:auto_generated\|counter_reg_bit1a\[4\]" {  } { { "db/cntr_upj.tdf" "" { Text "T:/1/2FSK_8point/db/cntr_upj.tdf" 90 19 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[4] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter_512:inst\|lpm_counter:lpm_counter_component\|cntr_upj:auto_generated\|counter_reg_bit1a\[3\] " "Info: Destination node lpm_counter_512:inst\|lpm_counter:lpm_counter_component\|cntr_upj:auto_generated\|counter_reg_bit1a\[3\]" {  } { { "db/cntr_upj.tdf" "" { Text "T:/1/2FSK_8point/db/cntr_upj.tdf" 90 19 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[3] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter_512:inst\|lpm_counter:lpm_counter_component\|cntr_upj:auto_generated\|counter_reg_bit1a\[2\] " "Info: Destination node lpm_counter_512:inst\|lpm_counter:lpm_counter_component\|cntr_upj:auto_generated\|counter_reg_bit1a\[2\]" {  } { { "db/cntr_upj.tdf" "" { Text "T:/1/2FSK_8point/db/cntr_upj.tdf" 90 19 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[2] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter_512:inst\|lpm_counter:lpm_counter_component\|cntr_upj:auto_generated\|counter_reg_bit1a\[1\] " "Info: Destination node lpm_counter_512:inst\|lpm_counter:lpm_counter_component\|cntr_upj:auto_generated\|counter_reg_bit1a\[1\]" {  } { { "db/cntr_upj.tdf" "" { Text "T:/1/2FSK_8point/db/cntr_upj.tdf" 90 19 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[1] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter_512:inst\|lpm_counter:lpm_counter_component\|cntr_upj:auto_generated\|counter_reg_bit1a\[0\] " "Info: Destination node lpm_counter_512:inst\|lpm_counter:lpm_counter_component\|cntr_upj:auto_generated\|counter_reg_bit1a\[0\]" {  } { { "db/cntr_upj.tdf" "" { Text "T:/1/2FSK_8point/db/cntr_upj.tdf" 90 19 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[0] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "db/cntr_upj.tdf" "" { Text "T:/1/2FSK_8point/db/cntr_upj.tdf" 84 2 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|counter_comb_bita8~1 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "11 unused 3.3V 2 9 0 " "Info: Number of I/O pins in group: 11 (unused VREF, 3.3V VCCIO, 2 input, 9 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 40 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "memory Sin:inst4\|lpm_rom_sin:inst1\|altsyncram:altsyncram_component\|altsyncram_7o71:auto_generated\|ram_block1a7~porta_address_reg2 memory Sin:inst4\|lpm_rom_sin:inst1\|altsyncram:altsyncram_component\|altsyncram_7o71:auto_generated\|q_a\[7\] -1.032 ns " "Info: Slack time is -1.032 ns between source memory \"Sin:inst4\|lpm_rom_sin:inst1\|altsyncram:altsyncram_component\|altsyncram_7o71:auto_generated\|ram_block1a7~porta_address_reg2\" and destination memory \"Sin:inst4\|lpm_rom_sin:inst1\|altsyncram:altsyncram_component\|altsyncram_7o71:auto_generated\|q_a\[7\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.688 ns + Largest memory memory " "Info: + Largest memory to memory requirement is 0.688 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "start destination 6.800 ns   Shortest register " "Info:   Shortest clock path from clock \"start\" to destination register is 6.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 0.787 ns start 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.787 ns) = 0.787 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'start'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { start } "NODE_NAME" } } { "2FSK.bdf" "" { Schematic "T:/1/2FSK_8point/2FSK.bdf" { { 488 184 352 504 "start" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.286 ns) + CELL(0.357 ns) 2.430 ns lpm_and0:inst2\|lpm_and:lpm_and_component\|and_node\[0\]\[1\] 2 COMB Unassigned 7 " "Info: 2: + IC(1.286 ns) + CELL(0.357 ns) = 2.430 ns; Loc. = Unassigned; Fanout = 7; COMB Node = 'lpm_and0:inst2\|lpm_and:lpm_and_component\|and_node\[0\]\[1\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.643 ns" { start lpm_and0:inst2|lpm_and:lpm_and_component|and_node[0][1] } "NODE_NAME" } } { "lpm_and.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/lpm_and.tdf" 66 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.525 ns) + CELL(0.712 ns) 3.667 ns lpm_counter_16:inst3\|lpm_counter:lpm_counter_component\|cntr_ppj:auto_generated\|safe_q\[3\] 3 REG Unassigned 2 " "Info: 3: + IC(0.525 ns) + CELL(0.712 ns) = 3.667 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'lpm_counter_16:inst3\|lpm_counter:lpm_counter_component\|cntr_ppj:auto_generated\|safe_q\[3\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.237 ns" { lpm_and0:inst2|lpm_and:lpm_and_component|and_node[0][1] lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_ppj.tdf" "" { Text "T:/1/2FSK_8point/db/cntr_ppj.tdf" 69 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.233 ns) + CELL(0.350 ns) 4.250 ns lpm_counter_16:inst3\|lpm_counter:lpm_counter_component\|cntr_ppj:auto_generated\|counter_comb_bita3~COUT 4 COMB Unassigned 1 " "Info: 4: + IC(0.233 ns) + CELL(0.350 ns) = 4.250 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_counter_16:inst3\|lpm_counter:lpm_counter_component\|cntr_ppj:auto_generated\|counter_comb_bita3~COUT'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[3] lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_ppj.tdf" "" { Text "T:/1/2FSK_8point/db/cntr_ppj.tdf" 54 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 4.375 ns lpm_counter_16:inst3\|lpm_counter:lpm_counter_component\|cntr_ppj:auto_generated\|counter_comb_bita3~1 5 COMB Unassigned 5 " "Info: 5: + IC(0.000 ns) + CELL(0.125 ns) = 4.375 ns; Loc. = Unassigned; Fanout = 5; COMB Node = 'lpm_counter_16:inst3\|lpm_counter:lpm_counter_component\|cntr_ppj:auto_generated\|counter_comb_bita3~1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_comb_bita3~COUT lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_comb_bita3~1 } "NODE_NAME" } } { "db/cntr_ppj.tdf" "" { Text "T:/1/2FSK_8point/db/cntr_ppj.tdf" 54 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.315 ns) + CELL(0.000 ns) 5.690 ns lpm_counter_16:inst3\|lpm_counter:lpm_counter_component\|cntr_ppj:auto_generated\|counter_comb_bita3~1clkctrl 6 COMB Unassigned 35 " "Info: 6: + IC(1.315 ns) + CELL(0.000 ns) = 5.690 ns; Loc. = Unassigned; Fanout = 35; COMB Node = 'lpm_counter_16:inst3\|lpm_counter:lpm_counter_component\|cntr_ppj:auto_generated\|counter_comb_bita3~1clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_comb_bita3~1 lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_comb_bita3~1clkctrl } "NODE_NAME" } } { "db/cntr_ppj.tdf" "" { Text "T:/1/2FSK_8point/db/cntr_ppj.tdf" 54 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.413 ns) 6.800 ns Sin:inst4\|lpm_rom_sin:inst1\|altsyncram:altsyncram_component\|altsyncram_7o71:auto_generated\|q_a\[7\] 7 MEM Unassigned 1 " "Info: 7: + IC(0.697 ns) + CELL(0.413 ns) = 6.800 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'Sin:inst4\|lpm_rom_sin:inst1\|altsyncram:altsyncram_component\|altsyncram_7o71:auto_generated\|q_a\[7\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.110 ns" { lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_comb_bita3~1clkctrl Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[7] } "NODE_NAME" } } { "db/altsyncram_7o71.tdf" "" { Text "T:/1/2FSK_8point/db/altsyncram_7o71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.744 ns ( 40.35 % ) " "Info: Total cell delay = 2.744 ns ( 40.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.056 ns ( 59.65 % ) " "Info: Total interconnect delay = 4.056 ns ( 59.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "2FSK.bdf" "" { Schematic "T:/1/2FSK_8point/2FSK.bdf" { { 488 184 352 504 "start" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 8.319 ns   Longest register " "Info:   Longest clock path from clock \"clk_in\" to destination register is 8.319 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 0.787 ns clk_in 1 CLK Unassigned 10 " "Info: 1: + IC(0.000 ns) + CELL(0.787 ns) = 0.787 ns; Loc. = Unassigned; Fanout = 10; CLK Node = 'clk_in'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "2FSK.bdf" "" { Schematic "T:/1/2FSK_8point/2FSK.bdf" { { 392 184 352 408 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.679 ns) + CELL(0.378 ns) 3.844 ns lpm_and0:inst2\|lpm_and:lpm_and_component\|and_node\[0\]\[1\] 2 COMB Unassigned 7 " "Info: 2: + IC(2.679 ns) + CELL(0.378 ns) = 3.844 ns; Loc. = Unassigned; Fanout = 7; COMB Node = 'lpm_and0:inst2\|lpm_and:lpm_and_component\|and_node\[0\]\[1\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.057 ns" { clk_in lpm_and0:inst2|lpm_and:lpm_and_component|and_node[0][1] } "NODE_NAME" } } { "lpm_and.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/lpm_and.tdf" 66 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.525 ns) + CELL(0.712 ns) 5.081 ns lpm_counter_16:inst3\|lpm_counter:lpm_counter_component\|cntr_ppj:auto_generated\|safe_q\[0\] 3 REG Unassigned 2 " "Info: 3: + IC(0.525 ns) + CELL(0.712 ns) = 5.081 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'lpm_counter_16:inst3\|lpm_counter:lpm_counter_component\|cntr_ppj:auto_generated\|safe_q\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.237 ns" { lpm_and0:inst2|lpm_and:lpm_and_component|and_node[0][1] lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_ppj.tdf" "" { Text "T:/1/2FSK_8point/db/cntr_ppj.tdf" 69 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.233 ns) + CELL(0.350 ns) 5.664 ns lpm_counter_16:inst3\|lpm_counter:lpm_counter_component\|cntr_ppj:auto_generated\|counter_comb_bita0~COUT 4 COMB Unassigned 2 " "Info: 4: + IC(0.233 ns) + CELL(0.350 ns) = 5.664 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_counter_16:inst3\|lpm_counter:lpm_counter_component\|cntr_ppj:auto_generated\|counter_comb_bita0~COUT'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[0] lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_ppj.tdf" "" { Text "T:/1/2FSK_8point/db/cntr_ppj.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.699 ns lpm_counter_16:inst3\|lpm_counter:lpm_counter_component\|cntr_ppj:auto_generated\|counter_comb_bita1~COUT 5 COMB Unassigned 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 5.699 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_counter_16:inst3\|lpm_counter:lpm_counter_component\|cntr_ppj:auto_generated\|counter_comb_bita1~COUT'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_comb_bita0~COUT lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_ppj.tdf" "" { Text "T:/1/2FSK_8point/db/cntr_ppj.tdf" 42 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.734 ns lpm_counter_16:inst3\|lpm_counter:lpm_counter_component\|cntr_ppj:auto_generated\|counter_comb_bita2~COUT 6 COMB Unassigned 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 5.734 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_counter_16:inst3\|lpm_counter:lpm_counter_component\|cntr_ppj:auto_generated\|counter_comb_bita2~COUT'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_comb_bita1~COUT lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_ppj.tdf" "" { Text "T:/1/2FSK_8point/db/cntr_ppj.tdf" 48 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.769 ns lpm_counter_16:inst3\|lpm_counter:lpm_counter_component\|cntr_ppj:auto_generated\|counter_comb_bita3~COUT 7 COMB Unassigned 1 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 5.769 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_counter_16:inst3\|lpm_counter:lpm_counter_component\|cntr_ppj:auto_generated\|counter_comb_bita3~COUT'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_comb_bita2~COUT lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_ppj.tdf" "" { Text "T:/1/2FSK_8point/db/cntr_ppj.tdf" 54 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 5.894 ns lpm_counter_16:inst3\|lpm_counter:lpm_counter_component\|cntr_ppj:auto_generated\|counter_comb_bita3~1 8 COMB Unassigned 5 " "Info: 8: + IC(0.000 ns) + CELL(0.125 ns) = 5.894 ns; Loc. = Unassigned; Fanout = 5; COMB Node = 'lpm_counter_16:inst3\|lpm_counter:lpm_counter_component\|cntr_ppj:auto_generated\|counter_comb_bita3~1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_comb_bita3~COUT lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_comb_bita3~1 } "NODE_NAME" } } { "db/cntr_ppj.tdf" "" { Text "T:/1/2FSK_8point/db/cntr_ppj.tdf" 54 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.315 ns) + CELL(0.000 ns) 7.209 ns lpm_counter_16:inst3\|lpm_counter:lpm_counter_component\|cntr_ppj:auto_generated\|counter_comb_bita3~1clkctrl 9 COMB Unassigned 35 " "Info: 9: + IC(1.315 ns) + CELL(0.000 ns) = 7.209 ns; Loc. = Unassigned; Fanout = 35; COMB Node = 'lpm_counter_16:inst3\|lpm_counter:lpm_counter_component\|cntr_ppj:auto_generated\|counter_comb_bita3~1clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_comb_bita3~1 lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_comb_bita3~1clkctrl } "NODE_NAME" } } { "db/cntr_ppj.tdf" "" { Text "T:/1/2FSK_8point/db/cntr_ppj.tdf" 54 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.413 ns) 8.319 ns Sin:inst4\|lpm_rom_sin:inst1\|altsyncram:altsyncram_component\|altsyncram_7o71:auto_generated\|q_a\[7\] 10 MEM Unassigned 1 " "Info: 10: + IC(0.697 ns) + CELL(0.413 ns) = 8.319 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'Sin:inst4\|lpm_rom_sin:inst1\|altsyncram:altsyncram_component\|altsyncram_7o71:auto_generated\|q_a\[7\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.110 ns" { lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_comb_bita3~1clkctrl Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[7] } "NODE_NAME" } } { "db/altsyncram_7o71.tdf" "" { Text "T:/1/2FSK_8point/db/altsyncram_7o71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.870 ns ( 34.50 % ) " "Info: Total cell delay = 2.870 ns ( 34.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.449 ns ( 65.50 % ) " "Info: Total interconnect delay = 5.449 ns ( 65.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "2FSK.bdf" "" { Schematic "T:/1/2FSK_8point/2FSK.bdf" { { 392 184 352 408 "clk_in" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "start source 6.845 ns   Shortest register " "Info:   Shortest clock path from clock \"start\" to source register is 6.845 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 0.787 ns start 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.787 ns) = 0.787 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'start'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { start } "NODE_NAME" } } { "2FSK.bdf" "" { Schematic "T:/1/2FSK_8point/2FSK.bdf" { { 488 184 352 504 "start" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.286 ns) + CELL(0.357 ns) 2.430 ns lpm_and0:inst2\|lpm_and:lpm_and_component\|and_node\[0\]\[1\] 2 COMB Unassigned 7 " "Info: 2: + IC(1.286 ns) + CELL(0.357 ns) = 2.430 ns; Loc. = Unassigned; Fanout = 7; COMB Node = 'lpm_and0:inst2\|lpm_and:lpm_and_component\|and_node\[0\]\[1\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.643 ns" { start lpm_and0:inst2|lpm_and:lpm_and_component|and_node[0][1] } "NODE_NAME" } } { "lpm_and.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/lpm_and.tdf" 66 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.525 ns) + CELL(0.712 ns) 3.667 ns lpm_counter_16:inst3\|lpm_counter:lpm_counter_component\|cntr_ppj:auto_generated\|safe_q\[3\] 3 REG Unassigned 2 " "Info: 3: + IC(0.525 ns) + CELL(0.712 ns) = 3.667 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'lpm_counter_16:inst3\|lpm_counter:lpm_counter_component\|cntr_ppj:auto_generated\|safe_q\[3\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.237 ns" { lpm_and0:inst2|lpm_and:lpm_and_component|and_node[0][1] lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_ppj.tdf" "" { Text "T:/1/2FSK_8point/db/cntr_ppj.tdf" 69 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.233 ns) + CELL(0.350 ns) 4.250 ns lpm_counter_16:inst3\|lpm_counter:lpm_counter_component\|cntr_ppj:auto_generated\|counter_comb_bita3~COUT 4 COMB Unassigned 1 " "Info: 4: + IC(0.233 ns) + CELL(0.350 ns) = 4.250 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_counter_16:inst3\|lpm_counter:lpm_counter_component\|cntr_ppj:auto_generated\|counter_comb_bita3~COUT'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[3] lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_ppj.tdf" "" { Text "T:/1/2FSK_8point/db/cntr_ppj.tdf" 54 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 4.375 ns lpm_counter_16:inst3\|lpm_counter:lpm_counter_component\|cntr_ppj:auto_generated\|counter_comb_bita3~1 5 COMB Unassigned 5 " "Info: 5: + IC(0.000 ns) + CELL(0.125 ns) = 4.375 ns; Loc. = Unassigned; Fanout = 5; COMB Node = 'lpm_counter_16:inst3\|lpm_counter:lpm_counter_component\|cntr_ppj:auto_generated\|counter_comb_bita3~1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_comb_bita3~COUT lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_comb_bita3~1 } "NODE_NAME" } } { "db/cntr_ppj.tdf" "" { Text "T:/1/2FSK_8point/db/cntr_ppj.tdf" 54 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.315 ns) + CELL(0.000 ns) 5.690 ns lpm_counter_16:inst3\|lpm_counter:lpm_counter_component\|cntr_ppj:auto_generated\|counter_comb_bita3~1clkctrl 6 COMB Unassigned 35 " "Info: 6: + IC(1.315 ns) + CELL(0.000 ns) = 5.690 ns; Loc. = Unassigned; Fanout = 35; COMB Node = 'lpm_counter_16:inst3\|lpm_counter:lpm_counter_component\|cntr_ppj:auto_generated\|counter_comb_bita3~1clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_comb_bita3~1 lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_comb_bita3~1clkctrl } "NODE_NAME" } } { "db/cntr_ppj.tdf" "" { Text "T:/1/2FSK_8point/db/cntr_ppj.tdf" 54 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.458 ns) 6.845 ns Sin:inst4\|lpm_rom_sin:inst1\|altsyncram:altsyncram_component\|altsyncram_7o71:auto_generated\|ram_block1a7~porta_address_reg2 7 MEM Unassigned 1 " "Info: 7: + IC(0.697 ns) + CELL(0.458 ns) = 6.845 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'Sin:inst4\|lpm_rom_sin:inst1\|altsyncram:altsyncram_component\|altsyncram_7o71:auto_generated\|ram_block1a7~porta_address_reg2'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.155 ns" { lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_comb_bita3~1clkctrl Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a7~porta_address_reg2 } "NODE_NAME" } } { "db/altsyncram_7o71.tdf" "" { Text "T:/1/2FSK_8point/db/altsyncram_7o71.tdf" 174 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.789 ns ( 40.75 % ) " "Info: Total cell delay = 2.789 ns ( 40.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.056 ns ( 59.25 % ) " "Info: Total interconnect delay = 4.056 ns ( 59.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "2FSK.bdf" "" { Schematic "T:/1/2FSK_8point/2FSK.bdf" { { 488 184 352 504 "start" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 8.364 ns   Longest register " "Info:   Longest clock path from clock \"clk_in\" to source register is 8.364 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 0.787 ns clk_in 1 CLK Unassigned 10 " "Info: 1: + IC(0.000 ns) + CELL(0.787 ns) = 0.787 ns; Loc. = Unassigned; Fanout = 10; CLK Node = 'clk_in'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "2FSK.bdf" "" { Schematic "T:/1/2FSK_8point/2FSK.bdf" { { 392 184 352 408 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.679 ns) + CELL(0.378 ns) 3.844 ns lpm_and0:inst2\|lpm_and:lpm_and_component\|and_node\[0\]\[1\] 2 COMB Unassigned 7 " "Info: 2: + IC(2.679 ns) + CELL(0.378 ns) = 3.844 ns; Loc. = Unassigned; Fanout = 7; COMB Node = 'lpm_and0:inst2\|lpm_and:lpm_and_component\|and_node\[0\]\[1\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.057 ns" { clk_in lpm_and0:inst2|lpm_and:lpm_and_component|and_node[0][1] } "NODE_NAME" } } { "lpm_and.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/lpm_and.tdf" 66 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.525 ns) + CELL(0.712 ns) 5.081 ns lpm_counter_16:inst3\|lpm_counter:lpm_counter_component\|cntr_ppj:auto_generated\|safe_q\[0\] 3 REG Unassigned 2 " "Info: 3: + IC(0.525 ns) + CELL(0.712 ns) = 5.081 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'lpm_counter_16:inst3\|lpm_counter:lpm_counter_component\|cntr_ppj:auto_generated\|safe_q\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.237 ns" { lpm_and0:inst2|lpm_and:lpm_and_component|and_node[0][1] lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_ppj.tdf" "" { Text "T:/1/2FSK_8point/db/cntr_ppj.tdf" 69 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.233 ns) + CELL(0.350 ns) 5.664 ns lpm_counter_16:inst3\|lpm_counter:lpm_counter_component\|cntr_ppj:auto_generated\|counter_comb_bita0~COUT 4 COMB Unassigned 2 " "Info: 4: + IC(0.233 ns) + CELL(0.350 ns) = 5.664 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_counter_16:inst3\|lpm_counter:lpm_counter_component\|cntr_ppj:auto_generated\|counter_comb_bita0~COUT'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[0] lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_ppj.tdf" "" { Text "T:/1/2FSK_8point/db/cntr_ppj.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.699 ns lpm_counter_16:inst3\|lpm_counter:lpm_counter_component\|cntr_ppj:auto_generated\|counter_comb_bita1~COUT 5 COMB Unassigned 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 5.699 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_counter_16:inst3\|lpm_counter:lpm_counter_component\|cntr_ppj:auto_generated\|counter_comb_bita1~COUT'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_comb_bita0~COUT lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_ppj.tdf" "" { Text "T:/1/2FSK_8point/db/cntr_ppj.tdf" 42 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.734 ns lpm_counter_16:inst3\|lpm_counter:lpm_counter_component\|cntr_ppj:auto_generated\|counter_comb_bita2~COUT 6 COMB Unassigned 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 5.734 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_counter_16:inst3\|lpm_counter:lpm_counter_component\|cntr_ppj:auto_generated\|counter_comb_bita2~COUT'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_comb_bita1~COUT lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_ppj.tdf" "" { Text "T:/1/2FSK_8point/db/cntr_ppj.tdf" 48 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.769 ns lpm_counter_16:inst3\|lpm_counter:lpm_counter_component\|cntr_ppj:auto_generated\|counter_comb_bita3~COUT 7 COMB Unassigned 1 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 5.769 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_counter_16:inst3\|lpm_counter:lpm_counter_component\|cntr_ppj:auto_generated\|counter_comb_bita3~COUT'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_comb_bita2~COUT lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_ppj.tdf" "" { Text "T:/1/2FSK_8point/db/cntr_ppj.tdf" 54 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 5.894 ns lpm_counter_16:inst3\|lpm_counter:lpm_counter_component\|cntr_ppj:auto_generated\|counter_comb_bita3~1 8 COMB Unassigned 5 " "Info: 8: + IC(0.000 ns) + CELL(0.125 ns) = 5.894 ns; Loc. = Unassigned; Fanout = 5; COMB Node = 'lpm_counter_16:inst3\|lpm_counter:lpm_counter_component\|cntr_ppj:auto_generated\|counter_comb_bita3~1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_comb_bita3~COUT lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_comb_bita3~1 } "NODE_NAME" } } { "db/cntr_ppj.tdf" "" { Text "T:/1/2FSK_8point/db/cntr_ppj.tdf" 54 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.315 ns) + CELL(0.000 ns) 7.209 ns lpm_counter_16:inst3\|lpm_counter:lpm_counter_component\|cntr_ppj:auto_generated\|counter_comb_bita3~1clkctrl 9 COMB Unassigned 35 " "Info: 9: + IC(1.315 ns) + CELL(0.000 ns) = 7.209 ns; Loc. = Unassigned; Fanout = 35; COMB Node = 'lpm_counter_16:inst3\|lpm_counter:lpm_counter_component\|cntr_ppj:auto_generated\|counter_comb_bita3~1clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_comb_bita3~1 lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_comb_bita3~1clkctrl } "NODE_NAME" } } { "db/cntr_ppj.tdf" "" { Text "T:/1/2FSK_8point/db/cntr_ppj.tdf" 54 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.458 ns) 8.364 ns Sin:inst4\|lpm_rom_sin:inst1\|altsyncram:altsyncram_component\|altsyncram_7o71:auto_generated\|ram_block1a7~porta_address_reg2 10 MEM Unassigned 1 " "Info: 10: + IC(0.697 ns) + CELL(0.458 ns) = 8.364 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'Sin:inst4\|lpm_rom_sin:inst1\|altsyncram:altsyncram_component\|altsyncram_7o71:auto_generated\|ram_block1a7~porta_address_reg2'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.155 ns" { lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_comb_bita3~1clkctrl Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a7~porta_address_reg2 } "NODE_NAME" } } { "db/altsyncram_7o71.tdf" "" { Text "T:/1/2FSK_8point/db/altsyncram_7o71.tdf" 174 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.915 ns ( 34.85 % ) " "Info: Total cell delay = 2.915 ns ( 34.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.449 ns ( 65.15 % ) " "Info: Total interconnect delay = 5.449 ns ( 65.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "2FSK.bdf" "" { Schematic "T:/1/2FSK_8point/2FSK.bdf" { { 392 184 352 408 "clk_in" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.140 ns   " "Info:   Micro clock to output delay of source is 0.140 ns" {  } { { "db/altsyncram_7o71.tdf" "" { Text "T:/1/2FSK_8point/db/altsyncram_7o71.tdf" 174 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns   " "Info:   Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_7o71.tdf" "" { Text "T:/1/2FSK_8point/db/altsyncram_7o71.tdf" 31 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.720 ns - Longest memory memory " "Info: - Longest memory to memory delay is 1.720 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Sin:inst4\|lpm_rom_sin:inst1\|altsyncram:altsyncram_component\|altsyncram_7o71:auto_generated\|ram_block1a7~porta_address_reg2 1 MEM Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'Sin:inst4\|lpm_rom_sin:inst1\|altsyncram:altsyncram_component\|altsyncram_7o71:auto_generated\|ram_block1a7~porta_address_reg2'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a7~porta_address_reg2 } "NODE_NAME" } } { "db/altsyncram_7o71.tdf" "" { Text "T:/1/2FSK_8point/db/altsyncram_7o71.tdf" 174 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.720 ns) 1.720 ns Sin:inst4\|lpm_rom_sin:inst1\|altsyncram:altsyncram_component\|altsyncram_7o71:auto_generated\|q_a\[7\] 2 MEM Unassigned 1 " "Info: 2: + IC(0.000 ns) + CELL(1.720 ns) = 1.720 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'Sin:inst4\|lpm_rom_sin:inst1\|altsyncram:altsyncram_component\|altsyncram_7o71:auto_generated\|q_a\[7\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.720 ns" { Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a7~porta_address_reg2 Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[7] } "NODE_NAME" } } { "db/altsyncram_7o71.tdf" "" { Text "T:/1/2FSK_8point/db/altsyncram_7o71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.720 ns ( 100.00 % ) " "Info: Total cell delay = 1.720 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.720 ns" { Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a7~porta_address_reg2 Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[7] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.720 ns" { Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a7~porta_address_reg2 Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[7] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "1.720 ns memory memory " "Info: Estimated most critical path is memory to memory delay of 1.720 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Sin:inst4\|lpm_rom_sin:inst1\|altsyncram:altsyncram_component\|altsyncram_7o71:auto_generated\|ram_block1a7~porta_address_reg2 1 MEM M512_X36_Y13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M512_X36_Y13; Fanout = 1; MEM Node = 'Sin:inst4\|lpm_rom_sin:inst1\|altsyncram:altsyncram_component\|altsyncram_7o71:auto_generated\|ram_block1a7~porta_address_reg2'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a7~porta_address_reg2 } "NODE_NAME" } } { "db/altsyncram_7o71.tdf" "" { Text "T:/1/2FSK_8point/db/altsyncram_7o71.tdf" 174 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.720 ns) 1.720 ns Sin:inst4\|lpm_rom_sin:inst1\|altsyncram:altsyncram_component\|altsyncram_7o71:auto_generated\|q_a\[7\] 2 MEM M512_X36_Y13 1 " "Info: 2: + IC(0.000 ns) + CELL(1.720 ns) = 1.720 ns; Loc. = M512_X36_Y13; Fanout = 1; MEM Node = 'Sin:inst4\|lpm_rom_sin:inst1\|altsyncram:altsyncram_component\|altsyncram_7o71:auto_generated\|q_a\[7\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.720 ns" { Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a7~porta_address_reg2 Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[7] } "NODE_NAME" } } { "db/altsyncram_7o71.tdf" "" { Text "T:/1/2FSK_8point/db/altsyncram_7o71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.720 ns ( 100.00 % ) " "Info: Total cell delay = 1.720 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.720 ns" { Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a7~porta_address_reg2 Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[7] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X27_Y0 X40_Y13 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X27_Y0 to location X40_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "9 " "Warning: Found 9 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "m_out 0 " "Info: Pin \"m_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FSK_out\[7\] 0 " "Info: Pin \"FSK_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FSK_out\[6\] 0 " "Info: Pin \"FSK_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FSK_out\[5\] 0 " "Info: Pin \"FSK_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FSK_out\[4\] 0 " "Info: Pin \"FSK_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FSK_out\[3\] 0 " "Info: Pin \"FSK_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FSK_out\[2\] 0 " "Info: Pin \"FSK_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FSK_out\[1\] 0 " "Info: Pin \"FSK_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FSK_out\[0\] 0 " "Info: Pin \"FSK_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "T:/1/2FSK_8point/2FSK.fit.smsg " "Info: Generated suppressed messages file T:/1/2FSK_8point/2FSK.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "276 " "Info: Peak virtual memory: 276 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 12 22:15:05 2013 " "Info: Processing ended: Tue Nov 12 22:15:05 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
