INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub_local_repos/USTC-ComputerArchitecture-2020S/Lab4/Lab4/Lab4.srcs/sources_1/imports/SourceCode/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub_local_repos/USTC-ComputerArchitecture-2020S/Lab4/Lab4/Lab4.srcs/sources_1/imports/SourceCode/IdExSegReg/AddrEx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addr_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub_local_repos/USTC-ComputerArchitecture-2020S/Lab4/Lab4/Lab4.srcs/sources_1/imports/SourceCode/ExMemSegReg/AddrMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addr_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub_local_repos/USTC-ComputerArchitecture-2020S/Lab4/Lab4/Lab4.srcs/sources_1/imports/SourceCode/MemWbSegReg/AddrWb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addr_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub_local_repos/USTC-ComputerArchitecture-2020S/Lab4/Lab4/Lab4.srcs/sources_1/new/BHT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BHT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub_local_repos/USTC-ComputerArchitecture-2020S/Lab4/Lab4/Lab4.srcs/sources_1/new/BR_hisinfo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BR_hisinfo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub_local_repos/USTC-ComputerArchitecture-2020S/Lab4/Lab4/Lab4.srcs/sources_1/new/BTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BTB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub_local_repos/USTC-ComputerArchitecture-2020S/Lab4/Lab4/Lab4.srcs/sources_1/imports/SourceCode/IdExSegReg/BrTarget.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BR_Target_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub_local_repos/USTC-ComputerArchitecture-2020S/Lab4/Lab4/Lab4.srcs/sources_1/imports/SourceCode/BranchDecision.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchDecision
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub_local_repos/USTC-ComputerArchitecture-2020S/Lab4/Lab4/Lab4.srcs/sources_1/new/BranchPrediction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchPrediction
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub_local_repos/USTC-ComputerArchitecture-2020S/Lab4/Lab4/Lab4.srcs/sources_1/imports/SourceCode/CSR_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSR_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub_local_repos/USTC-ComputerArchitecture-2020S/Lab4/Lab4/Lab4.srcs/sources_1/imports/SourceCode/CSR_Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSR_Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub_local_repos/USTC-ComputerArchitecture-2020S/Lab4/Lab4/Lab4.srcs/sources_1/imports/SourceCode/ControllerDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControllerDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub_local_repos/USTC-ComputerArchitecture-2020S/Lab4/Lab4/Lab4.srcs/sources_1/imports/SourceCode/IdExSegReg/CtrlEx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub_local_repos/USTC-ComputerArchitecture-2020S/Lab4/Lab4/Lab4.srcs/sources_1/imports/SourceCode/ExMemSegReg/CtrlMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub_local_repos/USTC-ComputerArchitecture-2020S/Lab4/Lab4/Lab4.srcs/sources_1/imports/SourceCode/MemWbSegReg/CtrlWb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub_local_repos/USTC-ComputerArchitecture-2020S/Lab4/Lab4/Lab4.srcs/sources_1/imports/SourceCode/DataExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub_local_repos/USTC-ComputerArchitecture-2020S/Lab4/Lab4/Lab4.srcs/sources_1/imports/SourceCode/GeneralRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub_local_repos/USTC-ComputerArchitecture-2020S/Lab4/Lab4/Lab4.srcs/sources_1/imports/SourceCode/Hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HarzardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub_local_repos/USTC-ComputerArchitecture-2020S/Lab4/Lab4/Lab4.srcs/sources_1/imports/SourceCode/IfIdSegReg/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub_local_repos/USTC-ComputerArchitecture-2020S/Lab4/Lab4/Lab4.srcs/sources_1/imports/SourceCode/Imm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub_local_repos/USTC-ComputerArchitecture-2020S/Lab4/Lab4/Lab4.srcs/sources_1/imports/SourceCode/ImmExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub_local_repos/USTC-ComputerArchitecture-2020S/Lab4/Lab4/Lab4.srcs/sources_1/imports/SourceCode/Cache/InstructionCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionCache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub_local_repos/USTC-ComputerArchitecture-2020S/Lab4/Lab4/Lab4.srcs/sources_1/imports/SourceCode/NPCGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC_Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub_local_repos/USTC-ComputerArchitecture-2020S/Lab4/Lab4/Lab4.srcs/sources_1/imports/SourceCode/IdExSegReg/Op1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Op1_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub_local_repos/USTC-ComputerArchitecture-2020S/Lab4/Lab4/Lab4.srcs/sources_1/imports/SourceCode/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub_local_repos/USTC-ComputerArchitecture-2020S/Lab4/Lab4/Lab4.srcs/sources_1/imports/SourceCode/IdExSegReg/PcEx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub_local_repos/USTC-ComputerArchitecture-2020S/Lab4/Lab4/Lab4.srcs/sources_1/imports/SourceCode/IfIdSegReg/PcId.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub_local_repos/USTC-ComputerArchitecture-2020S/Lab4/Lab4/Lab4.srcs/sources_1/imports/SourceCode/RV32ICore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32ICore
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub_local_repos/USTC-ComputerArchitecture-2020S/Lab4/Lab4/Lab4.srcs/sources_1/imports/SourceCode/IdExSegReg/Reg2Ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg2_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub_local_repos/USTC-ComputerArchitecture-2020S/Lab4/Lab4/Lab4.srcs/sources_1/imports/SourceCode/ExMemSegReg/Reg2Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg2_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub_local_repos/USTC-ComputerArchitecture-2020S/Lab4/Lab4/Lab4.srcs/sources_1/imports/SourceCode/ExMemSegReg/Result.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Result_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub_local_repos/USTC-ComputerArchitecture-2020S/Lab4/Lab4/Lab4.srcs/sources_1/imports/SourceCode/MemWbSegReg/WbData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_Data_WB
