

================================================================
== Synthesis Summary Report of 'fourbit_adder'
================================================================
+ General Information: 
    * Date:           Mon Mar 11 18:01:04 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        ADDER
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: artix7
    * Target device:  xc7a100t-csg324-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------+------+------+---------+--------+----------+---------+------+----------+------+----+---+----------+-----+
    |     Modules     | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |    |   |          |     |
    |     & Loops     | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP| FF|    LUT   | URAM|
    +-----------------+------+------+---------+--------+----------+---------+------+----------+------+----+---+----------+-----+
    |+ fourbit_adder  |     -|  3.39|        0|   0.000|         -|        1|     -|        no|     -|   -|  -|  40 (~0%)|    -|
    +-----------------+------+------+---------+--------+----------+---------+------+----------+------+----+---+----------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+------+---------+-----------+----------+
| Port | Mode    | Direction | Bitwidth |
+------+---------+-----------+----------+
| a0   | ap_none | in        | 1        |
| a1   | ap_none | in        | 1        |
| a2   | ap_none | in        | 1        |
| a3   | ap_none | in        | 1        |
| b0   | ap_none | in        | 1        |
| b1   | ap_none | in        | 1        |
| b2   | ap_none | in        | 1        |
| b3   | ap_none | in        | 1        |
| c3   | ap_none | out       | 1        |
| s0   | ap_none | out       | 1        |
| s1   | ap_none | out       | 1        |
| s2   | ap_none | out       | 1        |
| s3   | ap_none | out       | 1        |
+------+---------+-----------+----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| a0       | in        | bool     |
| a1       | in        | bool     |
| a2       | in        | bool     |
| a3       | in        | bool     |
| b0       | in        | bool     |
| b1       | in        | bool     |
| b2       | in        | bool     |
| b3       | in        | bool     |
| s0       | out       | bool&    |
| s1       | out       | bool&    |
| s2       | out       | bool&    |
| s3       | out       | bool&    |
| c3       | out       | bool&    |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| a0       | a0           | port    |
| a1       | a1           | port    |
| a2       | a2           | port    |
| a3       | a3           | port    |
| b0       | b0           | port    |
| b1       | b1           | port    |
| b2       | b2           | port    |
| b3       | b3           | port    |
| s0       | s0           | port    |
| s1       | s1           | port    |
| s2       | s2           | port    |
| s3       | s3           | port    |
| c3       | c3           | port    |
+----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
  No bind op info in design

================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+--------------------------+---------------------------------------+
| Type      | Options                  | Location                              |
+-----------+--------------------------+---------------------------------------+
| interface | ap_ctrl_none port=return | adder.cpp:16 in fourbit_adder, return |
| interface | ap_none port=a0          | adder.cpp:17 in fourbit_adder, a0     |
| interface | ap_none port=a1          | adder.cpp:18 in fourbit_adder, a1     |
| interface | ap_none port=a2          | adder.cpp:19 in fourbit_adder, a2     |
| interface | ap_none port=a3          | adder.cpp:20 in fourbit_adder, a3     |
| interface | ap_none port=b0          | adder.cpp:21 in fourbit_adder, b0     |
| interface | ap_none port=b1          | adder.cpp:22 in fourbit_adder, b1     |
| interface | ap_none port=b2          | adder.cpp:23 in fourbit_adder, b2     |
| interface | ap_none port=b3          | adder.cpp:24 in fourbit_adder, b3     |
| interface | ap_none port=s0          | adder.cpp:25 in fourbit_adder, s0     |
| interface | ap_none port=s1          | adder.cpp:26 in fourbit_adder, s1     |
| interface | ap_none port=s2          | adder.cpp:27 in fourbit_adder, s2     |
| interface | ap_none port=s3          | adder.cpp:28 in fourbit_adder, s3     |
| interface | ap_none port=c3          | adder.cpp:29 in fourbit_adder, c3     |
+-----------+--------------------------+---------------------------------------+


