# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../rv32i-pipelined-cpu.srcs/sources_1/imports/new/alu.v" \
"../../../../rv32i-pipelined-cpu.srcs/sources_1/imports/new/control_unit.v" \
"../../../../rv32i-pipelined-cpu.srcs/sources_1/imports/new/data_memory.v" \
"../../../../rv32i-pipelined-cpu.srcs/sources_1/imports/new/ex_mem_pipe.v" \
"../../../../rv32i-pipelined-cpu.srcs/sources_1/imports/new/forward_unit.v" \
"../../../../rv32i-pipelined-cpu.srcs/sources_1/imports/new/hazard_unit.v" \
"../../../../rv32i-pipelined-cpu.srcs/sources_1/imports/new/id_ex_pipe.v" \
"../../../../rv32i-pipelined-cpu.srcs/sources_1/imports/new/if_id_pipe.v" \
"../../../../rv32i-pipelined-cpu.srcs/sources_1/imports/new/immediate_generator.v" \
"../../../../rv32i-pipelined-cpu.srcs/sources_1/imports/new/instruction_memory.v" \
"../../../../rv32i-pipelined-cpu.srcs/sources_1/imports/new/mem_wb_pipe.v" \
"../../../../rv32i-pipelined-cpu.srcs/sources_1/imports/new/register_file.v" \
"../../../../rv32i-pipelined-cpu.srcs/sources_1/imports/new/riscv_cpu.v" \
"../../../../rv32i-pipelined-cpu.srcs/sources_1/imports/new/riscv_cpu_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
