<profile>

<section name = "Vitis HLS Report for 'Self_attention_Pipeline_l_mh_separate_i7_l_j7'" level="0">
<item name = "Date">Sun Sep  3 07:20:15 2023
</item>
<item name = "Version">2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)</item>
<item name = "Project">out.prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.098 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">771, 771, 7.710 us, 7.710 us, 771, 771, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- l_mh_separate_i7_l_j7">769, 769, 3, 1, 1, 768, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 129, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 72, -</column>
<column name="Register">-, -, 57, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln163_1_fu_187_p2">+, 0, 0, 13, 10, 1</column>
<column name="add_ln163_fu_199_p2">+, 0, 0, 13, 4, 1</column>
<column name="add_ln164_fu_237_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln165_fu_231_p2">+, 0, 0, 13, 10, 10</column>
<column name="add_ln166_1_fu_297_p2">+, 0, 0, 14, 14, 14</column>
<column name="add_ln166_fu_289_p2">+, 0, 0, 13, 10, 10</column>
<column name="sub_ln166_fu_276_p2">-, 0, 0, 14, 14, 14</column>
<column name="icmp_ln163_fu_181_p2">icmp, 0, 0, 11, 10, 10</column>
<column name="icmp_ln164_fu_205_p2">icmp, 0, 0, 11, 7, 8</column>
<column name="select_ln163_1_fu_219_p3">select, 0, 0, 4, 1, 4</column>
<column name="select_ln163_fu_211_p3">select, 0, 0, 7, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i7_load">9, 2, 4, 8</column>
<column name="ap_sig_allocacmp_indvar_flatten_load">9, 2, 10, 20</column>
<column name="ap_sig_allocacmp_j7_load">9, 2, 7, 14</column>
<column name="i7_fu_68">9, 2, 4, 8</column>
<column name="indvar_flatten_fu_72">9, 2, 10, 20</column>
<column name="j7_fu_64">9, 2, 7, 14</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln165_reg_353">10, 0, 10, 0</column>
<column name="add_ln166_reg_358">10, 0, 10, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="i7_fu_68">4, 0, 4, 0</column>
<column name="indvar_flatten_fu_72">10, 0, 10, 0</column>
<column name="j7_fu_64">7, 0, 7, 0</column>
<column name="select_ln163_1_reg_341">4, 0, 4, 0</column>
<column name="zext_ln166_1_reg_348">7, 0, 10, 3</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Self_attention_Pipeline_l_mh_separate_i7_l_j7, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Self_attention_Pipeline_l_mh_separate_i7_l_j7, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Self_attention_Pipeline_l_mh_separate_i7_l_j7, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Self_attention_Pipeline_l_mh_separate_i7_l_j7, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Self_attention_Pipeline_l_mh_separate_i7_l_j7, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Self_attention_Pipeline_l_mh_separate_i7_l_j7, return value</column>
<column name="Q_h_V_address0">out, 10, ap_memory, Q_h_V, array</column>
<column name="Q_h_V_ce0">out, 1, ap_memory, Q_h_V, array</column>
<column name="Q_h_V_we0">out, 1, ap_memory, Q_h_V, array</column>
<column name="Q_h_V_d0">out, 24, ap_memory, Q_h_V, array</column>
<column name="K_h_V_address0">out, 10, ap_memory, K_h_V, array</column>
<column name="K_h_V_ce0">out, 1, ap_memory, K_h_V, array</column>
<column name="K_h_V_we0">out, 1, ap_memory, K_h_V, array</column>
<column name="K_h_V_d0">out, 24, ap_memory, K_h_V, array</column>
<column name="V_h_V_address0">out, 10, ap_memory, V_h_V, array</column>
<column name="V_h_V_ce0">out, 1, ap_memory, V_h_V, array</column>
<column name="V_h_V_we0">out, 1, ap_memory, V_h_V, array</column>
<column name="V_h_V_d0">out, 24, ap_memory, V_h_V, array</column>
<column name="tmp_43">in, 10, ap_none, tmp_43, scalar</column>
<column name="v82_address0">out, 14, ap_memory, v82, array</column>
<column name="v82_ce0">out, 1, ap_memory, v82, array</column>
<column name="v82_q0">in, 24, ap_memory, v82, array</column>
<column name="v83_address0">out, 14, ap_memory, v83, array</column>
<column name="v83_ce0">out, 1, ap_memory, v83, array</column>
<column name="v83_q0">in, 24, ap_memory, v83, array</column>
<column name="v84_address0">out, 14, ap_memory, v84, array</column>
<column name="v84_ce0">out, 1, ap_memory, v84, array</column>
<column name="v84_q0">in, 24, ap_memory, v84, array</column>
</table>
</item>
</section>
</profile>
