//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-27506705
// Cuda compilation tools, release 10.2, V10.2.89
// Based on LLVM 3.4svn
//

.version 6.5
.target sm_30
.address_size 64

	// .globl	_Z13latencyKernelPiS_S_

.visible .entry _Z13latencyKernelPiS_S_(
	.param .u64 _Z13latencyKernelPiS_S__param_0,
	.param .u64 _Z13latencyKernelPiS_S__param_1,
	.param .u64 _Z13latencyKernelPiS_S__param_2
)
{
	.reg .pred 	%p<7>;
	.reg .b32 	%r<36>;
	.reg .b64 	%rd<29>;


	ld.param.u64 	%rd11, [_Z13latencyKernelPiS_S__param_0];
	ld.param.u64 	%rd12, [_Z13latencyKernelPiS_S__param_1];
	ld.param.u64 	%rd10, [_Z13latencyKernelPiS_S__param_2];
	cvta.to.global.u64 	%rd1, %rd11;
	cvta.to.global.u64 	%rd13, %rd12;
	ld.global.u32 	%r1, [%rd13];
	setp.lt.s32	%p1, %r1, 1;
	@%p1 bra 	BB0_9;

	mov.u32 	%r30, 1;
	max.s32 	%r2, %r1, %r30;
	and.b32  	%r16, %r2, 3;
	mov.u32 	%r35, 0;
	setp.eq.s32	%p2, %r16, 0;
	mov.u64 	%rd28, %rd1;
	mov.u32 	%r33, %r35;
	@%p2 bra 	BB0_7;

	setp.eq.s32	%p3, %r16, 1;
	mov.u64 	%rd26, %rd1;
	mov.u32 	%r31, %r35;
	@%p3 bra 	BB0_6;

	setp.eq.s32	%p4, %r16, 2;
	mov.u64 	%rd25, %rd1;
	@%p4 bra 	BB0_5;

	ld.global.u32 	%r18, [%rd1];
	mul.wide.s32 	%rd14, %r18, 4;
	add.s64 	%rd25, %rd1, %rd14;
	mov.u32 	%r30, 2;

BB0_5:
	ld.global.u32 	%r19, [%rd25];
	mul.wide.s32 	%rd15, %r19, 4;
	add.s64 	%rd26, %rd1, %rd15;
	mov.u32 	%r31, %r30;

BB0_6:
	ld.global.u32 	%r20, [%rd26];
	mul.wide.s32 	%rd16, %r20, 4;
	add.s64 	%rd28, %rd1, %rd16;
	add.s32 	%r33, %r31, 1;

BB0_7:
	setp.lt.u32	%p5, %r2, 4;
	@%p5 bra 	BB0_9;

BB0_8:
	ld.global.u32 	%r23, [%rd28];
	add.s32 	%r24, %r23, %r35;
	mul.wide.s32 	%rd17, %r23, 4;
	add.s64 	%rd18, %rd1, %rd17;
	ld.global.u32 	%r25, [%rd18];
	add.s32 	%r26, %r25, %r24;
	mul.wide.s32 	%rd19, %r25, 4;
	add.s64 	%rd20, %rd1, %rd19;
	ld.global.u32 	%r27, [%rd20];
	add.s32 	%r28, %r27, %r26;
	mul.wide.s32 	%rd21, %r27, 4;
	add.s64 	%rd22, %rd1, %rd21;
	ld.global.u32 	%r29, [%rd22];
	add.s32 	%r35, %r29, %r28;
	mul.wide.s32 	%rd23, %r29, 4;
	add.s64 	%rd28, %rd1, %rd23;
	add.s32 	%r33, %r33, 4;
	setp.lt.s32	%p6, %r33, %r1;
	@%p6 bra 	BB0_8;

BB0_9:
	cvta.to.global.u64 	%rd24, %rd10;
	st.global.u32 	[%rd24], %r35;
	ret;
}


