# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-DTRACE -DSIMULATION -DRISCV_BINARY=_/home/it366/ecad-distribution2025/riscv/clarvi/../assembly/build/mem.txt_ -Wno-fatal -Wno-lint --binary clarvi_sim.sv"
S  10993608   176742  1755170725   788443272  1705136080           0 "/usr/bin/verilator_bin"
S      4942   178563  1755170725   800443318  1705136080           0 "/usr/share/verilator/include/verilated_std.sv"
S     37109   416368  1760534195   400109486  1760534195   400109486 "clarvi.sv"
S      3922   416373  1760534195   400109486  1760534195   400109486 "clarvi_avalon.sv"
S      7177   416375  1760534195   400109486  1760534195   400109486 "clarvi_debug.sv"
S      6280   416378  1760534195   401109496  1760534195   401109496 "clarvi_sim.sv"
S      3640   416381  1760534195   401109496  1760534195   401109496 "dual_port_bram.sv"
T      3498   660092  1763650235   673237137  1763650235   673237137 "obj_dir/Vclarvi_sim.cpp"
T      3262   660091  1763650235   672237132  1763650235   672237132 "obj_dir/Vclarvi_sim.h"
T      1770   660106  1763650235   682237179  1763650235   682237179 "obj_dir/Vclarvi_sim.mk"
T       420   660090  1763650235   672237132  1763650235   672237132 "obj_dir/Vclarvi_sim__ConstPool_0.cpp"
T       973   660088  1763650235   672237132  1763650235   672237132 "obj_dir/Vclarvi_sim__Syms.cpp"
T      1061   660089  1763650235   672237132  1763650235   672237132 "obj_dir/Vclarvi_sim__Syms.h"
T     11030   660094  1763650235   673237137  1763650235   673237137 "obj_dir/Vclarvi_sim___024root.h"
T    397041   660100  1763650235   682237179  1763650235   682237179 "obj_dir/Vclarvi_sim___024root__DepSet_hd4046c5c__0.cpp"
T    230264   660098  1763650235   676237151  1763650235   676237151 "obj_dir/Vclarvi_sim___024root__DepSet_hd4046c5c__0__Slow.cpp"
T    115184   660099  1763650235   678237160  1763650235   678237160 "obj_dir/Vclarvi_sim___024root__DepSet_hfd562ed1__0.cpp"
T      1962   660097  1763650235   673237137  1763650235   673237137 "obj_dir/Vclarvi_sim___024root__DepSet_hfd562ed1__0__Slow.cpp"
T       746   660096  1763650235   673237137  1763650235   673237137 "obj_dir/Vclarvi_sim___024root__Slow.cpp"
T      1041   660095  1763650235   673237137  1763650235   673237137 "obj_dir/Vclarvi_sim___024unit.h"
T      7400   660103  1763650235   682237179  1763650235   682237179 "obj_dir/Vclarvi_sim___024unit__DepSet_hf262917b__0__Slow.cpp"
T      1036   660101  1763650235   682237179  1763650235   682237179 "obj_dir/Vclarvi_sim___024unit__Slow.cpp"
T       979   660104  1763650235   682237179  1763650235   682237179 "obj_dir/Vclarvi_sim__main.cpp"
T       719   660093  1763650235   673237137  1763650235   673237137 "obj_dir/Vclarvi_sim__pch.h"
T       897   660107  1763650235   683237184  1763650235   683237184 "obj_dir/Vclarvi_sim__ver.d"
T         0        0  1763650235   683237184  1763650235   683237184 "obj_dir/Vclarvi_sim__verFiles.dat"
T      1829   660105  1763650235   682237179  1763650235   682237179 "obj_dir/Vclarvi_sim_classes.mk"
S      7593   416385  1760534195   401109496  1760534195   401109496 "riscv.svh"
