// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.2
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

// AXILiteS
// 0x00 : reserved
// 0x04 : reserved
// 0x08 : reserved
// 0x0c : reserved
// 0x10 : Data signal of image_in_i
//        bit 31~0 - image_in_i[31:0] (Read/Write)
// 0x14 : reserved
// 0x18 : Data signal of c1_w_i
//        bit 31~0 - c1_w_i[31:0] (Read/Write)
// 0x1c : reserved
// 0x20 : Data signal of c1_b_i
//        bit 31~0 - c1_b_i[31:0] (Read/Write)
// 0x24 : reserved
// 0x28 : Data signal of c3_w_i
//        bit 31~0 - c3_w_i[31:0] (Read/Write)
// 0x2c : reserved
// 0x30 : Data signal of c3_b_i
//        bit 31~0 - c3_b_i[31:0] (Read/Write)
// 0x34 : reserved
// 0x38 : Data signal of c5_w_i
//        bit 31~0 - c5_w_i[31:0] (Read/Write)
// 0x3c : reserved
// 0x40 : Data signal of c5_b_i
//        bit 31~0 - c5_b_i[31:0] (Read/Write)
// 0x44 : reserved
// 0x48 : Data signal of fc6_o_o
//        bit 31~0 - fc6_o_o[31:0] (Read/Write)
// 0x4c : reserved
// 0x50 : Data signal of done
//        bit 31~0 - done[31:0] (Read/Write)
// 0x54 : reserved
// 0x58 : Data signal of start
//        bit 31~0 - start[31:0] (Read/Write)
// 0x5c : reserved
// (SC = Self Clear, COR = Clear on Read, TOW = Toggle on Write, COH = Clear on Handshake)

#define XLENET_WRAPPER_AXILITES_ADDR_IMAGE_IN_I_DATA 0x10
#define XLENET_WRAPPER_AXILITES_BITS_IMAGE_IN_I_DATA 32
#define XLENET_WRAPPER_AXILITES_ADDR_C1_W_I_DATA     0x18
#define XLENET_WRAPPER_AXILITES_BITS_C1_W_I_DATA     32
#define XLENET_WRAPPER_AXILITES_ADDR_C1_B_I_DATA     0x20
#define XLENET_WRAPPER_AXILITES_BITS_C1_B_I_DATA     32
#define XLENET_WRAPPER_AXILITES_ADDR_C3_W_I_DATA     0x28
#define XLENET_WRAPPER_AXILITES_BITS_C3_W_I_DATA     32
#define XLENET_WRAPPER_AXILITES_ADDR_C3_B_I_DATA     0x30
#define XLENET_WRAPPER_AXILITES_BITS_C3_B_I_DATA     32
#define XLENET_WRAPPER_AXILITES_ADDR_C5_W_I_DATA     0x38
#define XLENET_WRAPPER_AXILITES_BITS_C5_W_I_DATA     32
#define XLENET_WRAPPER_AXILITES_ADDR_C5_B_I_DATA     0x40
#define XLENET_WRAPPER_AXILITES_BITS_C5_B_I_DATA     32
#define XLENET_WRAPPER_AXILITES_ADDR_FC6_O_O_DATA    0x48
#define XLENET_WRAPPER_AXILITES_BITS_FC6_O_O_DATA    32
#define XLENET_WRAPPER_AXILITES_ADDR_DONE_DATA       0x50
#define XLENET_WRAPPER_AXILITES_BITS_DONE_DATA       32
#define XLENET_WRAPPER_AXILITES_ADDR_START_DATA      0x58
#define XLENET_WRAPPER_AXILITES_BITS_START_DATA      32

