// Seed: 946859231
module module_0 (
    output uwire id_0,
    input tri0 id_1,
    input wand id_2,
    output wor id_3,
    input supply1 id_4,
    output tri0 id_5,
    output wor id_6,
    input uwire id_7,
    output supply0 id_8
    , id_10
);
  id_11(
      .id_0(1), .id_1(1), .id_2(1), .id_3(id_7), .id_4(id_3), .id_5(id_8), .id_6(id_4)
  );
endmodule
module module_1 (
    input supply1 id_0,
    output wand id_1,
    input wor id_2
    , id_26,
    output uwire id_3,
    input wand id_4,
    input tri0 id_5,
    input tri1 id_6,
    input tri1 id_7,
    input supply0 id_8,
    input uwire id_9,
    output tri0 id_10,
    input wand id_11,
    output supply0 id_12,
    output wire id_13,
    input wand id_14,
    output tri1 id_15,
    output uwire id_16,
    input tri0 id_17,
    input wand id_18,
    input tri0 id_19,
    input wand id_20,
    input wire id_21,
    input uwire id_22,
    output wand id_23,
    input wand id_24
);
  generate
    assign id_12 = id_8;
    wire id_27;
  endgenerate
  module_0(
      id_16, id_11, id_14, id_10, id_17, id_10, id_16, id_14, id_10
  );
endmodule
