<stg><name>dma_master_test</name>


<trans_list>

<trans id="510" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="511" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="512" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="513" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="514" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="515" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="516" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="517" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="518" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="519" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="520" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="521" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="522" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="523" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="524" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="525" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="526" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="527" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="528" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="529" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="530" from="21" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="531" from="21" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="533" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="534" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="535" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="536" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="537" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="538" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="539" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="540" from="29" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="601" from="29" to="88">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="542" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="543" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="544" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="545" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="546" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="547" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="548" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="549" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="550" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="551" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="552" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="553" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="554" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="555" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="556" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="557" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="558" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="559" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="560" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="561" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="562" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="563" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="564" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="565" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="566" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="567" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="568" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="569" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="570" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="571" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="572" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="573" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="574" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="575" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="576" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="577" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="578" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="579" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="580" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="581" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="582" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="583" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="584" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="585" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="586" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="587" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="588" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="589" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="590" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="591" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="592" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="593" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="594" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="595" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="596" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="597" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="598" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="599" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="600" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="603" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="604" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="605" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="606" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="607" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="608" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="96" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:0 %num_quads_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %num_quads

]]></Node>
<StgValue><ssdm name="num_quads_read"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:1 %arr_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %arr

]]></Node>
<StgValue><ssdm name="arr_read"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="64">
<![CDATA[
entry:2 %success_index_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="success_index_loc"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="64">
<![CDATA[
entry:3 %t_final_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="t_final_loc"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="64">
<![CDATA[
entry:13 %buff = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="64">
<![CDATA[
entry:14 %buff_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_1"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="64">
<![CDATA[
entry:15 %buff_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_2"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="64">
<![CDATA[
entry:16 %buff_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_3"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="64">
<![CDATA[
entry:17 %buff_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_4"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="64">
<![CDATA[
entry:18 %t_finals = alloca i64 1

]]></Node>
<StgValue><ssdm name="t_finals"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:25 %trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %arr_read, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="62">
<![CDATA[
entry:26 %sext_ln31 = sext i62 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln31"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
entry:27 %gmem_addr = getelementptr i32 %gmem, i64 %sext_ln31

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:28 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 514

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="110" st_id="3" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:28 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 514

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="111" st_id="4" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:28 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 514

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="112" st_id="5" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:28 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 514

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="113" st_id="6" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:28 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 514

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="114" st_id="7" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:28 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 514

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="115" st_id="8" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:28 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 514

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="116" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:24 %call_ln0 = call void @dma_master_test_Pipeline_1, i32 %t_finals

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="117" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="0">
<![CDATA[
entry:29 %call_ln31 = call void @dma_master_test_Pipeline_2, i32 %gmem, i62 %trunc_ln, i32 %buff, i32 %buff_1, i32 %buff_2, i32 %buff_3, i32 %buff_4

]]></Node>
<StgValue><ssdm name="call_ln31"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="118" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:24 %call_ln0 = call void @dma_master_test_Pipeline_1, i32 %t_finals

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="119" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="0">
<![CDATA[
entry:29 %call_ln31 = call void @dma_master_test_Pipeline_2, i32 %gmem, i62 %trunc_ln, i32 %buff, i32 %buff_1, i32 %buff_2, i32 %buff_3, i32 %buff_4

]]></Node>
<StgValue><ssdm name="call_ln31"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="120" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:30 %buff_3_addr_1 = getelementptr i32 %buff_3, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="buff_3_addr_1"/></StgValue>
</operation>

<operation id="121" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="7" op_1_bw="0">
<![CDATA[
entry:31 %px = load i7 %buff_3_addr_1

]]></Node>
<StgValue><ssdm name="px"/></StgValue>
</operation>

<operation id="122" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:32 %buff_4_addr_1 = getelementptr i32 %buff_4, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="buff_4_addr_1"/></StgValue>
</operation>

<operation id="123" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="7" op_1_bw="0">
<![CDATA[
entry:33 %py = load i7 %buff_4_addr_1

]]></Node>
<StgValue><ssdm name="py"/></StgValue>
</operation>

<operation id="124" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:34 %buff_addr_1 = getelementptr i32 %buff, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="buff_addr_1"/></StgValue>
</operation>

<operation id="125" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="7" op_1_bw="0">
<![CDATA[
entry:35 %pz = load i7 %buff_addr_1

]]></Node>
<StgValue><ssdm name="pz"/></StgValue>
</operation>

<operation id="126" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:36 %buff_1_addr_1 = getelementptr i32 %buff_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="buff_1_addr_1"/></StgValue>
</operation>

<operation id="127" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="7" op_1_bw="0">
<![CDATA[
entry:37 %dx = load i7 %buff_1_addr_1

]]></Node>
<StgValue><ssdm name="dx"/></StgValue>
</operation>

<operation id="128" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:38 %buff_2_addr_1 = getelementptr i32 %buff_2, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="buff_2_addr_1"/></StgValue>
</operation>

<operation id="129" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="7" op_1_bw="0">
<![CDATA[
entry:39 %dy = load i7 %buff_2_addr_1

]]></Node>
<StgValue><ssdm name="dy"/></StgValue>
</operation>

<operation id="130" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:40 %buff_3_addr_2 = getelementptr i32 %buff_3, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="buff_3_addr_2"/></StgValue>
</operation>

<operation id="131" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="7" op_1_bw="0">
<![CDATA[
entry:41 %dz = load i7 %buff_3_addr_2

]]></Node>
<StgValue><ssdm name="dz"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="132" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="7" op_1_bw="0">
<![CDATA[
entry:31 %px = load i7 %buff_3_addr_1

]]></Node>
<StgValue><ssdm name="px"/></StgValue>
</operation>

<operation id="133" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="7" op_1_bw="0">
<![CDATA[
entry:33 %py = load i7 %buff_4_addr_1

]]></Node>
<StgValue><ssdm name="py"/></StgValue>
</operation>

<operation id="134" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="7" op_1_bw="0">
<![CDATA[
entry:35 %pz = load i7 %buff_addr_1

]]></Node>
<StgValue><ssdm name="pz"/></StgValue>
</operation>

<operation id="135" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="7" op_1_bw="0">
<![CDATA[
entry:37 %dx = load i7 %buff_1_addr_1

]]></Node>
<StgValue><ssdm name="dx"/></StgValue>
</operation>

<operation id="136" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="7" op_1_bw="0">
<![CDATA[
entry:39 %dy = load i7 %buff_2_addr_1

]]></Node>
<StgValue><ssdm name="dy"/></StgValue>
</operation>

<operation id="137" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="7" op_1_bw="0">
<![CDATA[
entry:41 %dz = load i7 %buff_3_addr_2

]]></Node>
<StgValue><ssdm name="dz"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="138" st_id="13" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:42 %mul = fmul i32 %px, i32 %dy

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="139" st_id="13" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:43 %mul1 = fmul i32 %dx, i32 %py

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="140" st_id="13" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:45 %mul2 = fmul i32 %px, i32 %dz

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="141" st_id="13" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:46 %mul3 = fmul i32 %dx, i32 %pz

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="142" st_id="13" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:48 %mul4 = fmul i32 %py, i32 %dz

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="143" st_id="13" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:49 %mul5 = fmul i32 %dy, i32 %pz

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="144" st_id="14" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:42 %mul = fmul i32 %px, i32 %dy

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="145" st_id="14" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:43 %mul1 = fmul i32 %dx, i32 %py

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="146" st_id="14" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:45 %mul2 = fmul i32 %px, i32 %dz

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="147" st_id="14" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:46 %mul3 = fmul i32 %dx, i32 %pz

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="148" st_id="14" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:48 %mul4 = fmul i32 %py, i32 %dz

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="149" st_id="14" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:49 %mul5 = fmul i32 %dy, i32 %pz

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="150" st_id="15" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:42 %mul = fmul i32 %px, i32 %dy

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="151" st_id="15" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:43 %mul1 = fmul i32 %dx, i32 %py

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="152" st_id="15" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:45 %mul2 = fmul i32 %px, i32 %dz

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="153" st_id="15" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:46 %mul3 = fmul i32 %dx, i32 %pz

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="154" st_id="15" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:48 %mul4 = fmul i32 %py, i32 %dz

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="155" st_id="15" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:49 %mul5 = fmul i32 %dy, i32 %pz

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="156" st_id="16" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:42 %mul = fmul i32 %px, i32 %dy

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="157" st_id="16" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:43 %mul1 = fmul i32 %dx, i32 %py

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="158" st_id="16" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:45 %mul2 = fmul i32 %px, i32 %dz

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="159" st_id="16" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:46 %mul3 = fmul i32 %dx, i32 %pz

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="160" st_id="16" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:48 %mul4 = fmul i32 %py, i32 %dz

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="161" st_id="16" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:49 %mul5 = fmul i32 %dy, i32 %pz

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="162" st_id="17" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:44 %add = fadd i32 %mul, i32 %mul1

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="163" st_id="17" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:47 %add1 = fadd i32 %mul2, i32 %mul3

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="164" st_id="17" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:50 %add2 = fadd i32 %mul4, i32 %mul5

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="165" st_id="18" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:44 %add = fadd i32 %mul, i32 %mul1

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="166" st_id="18" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:47 %add1 = fadd i32 %mul2, i32 %mul3

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="167" st_id="18" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:50 %add2 = fadd i32 %mul4, i32 %mul5

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="168" st_id="19" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:44 %add = fadd i32 %mul, i32 %mul1

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="169" st_id="19" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:47 %add1 = fadd i32 %mul2, i32 %mul3

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="170" st_id="19" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:50 %add2 = fadd i32 %mul4, i32 %mul5

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="171" st_id="20" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:44 %add = fadd i32 %mul, i32 %mul1

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="172" st_id="20" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:47 %add1 = fadd i32 %mul2, i32 %mul3

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="173" st_id="20" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:50 %add2 = fadd i32 %mul4, i32 %mul5

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="174" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:4 %spectopmodule_ln23 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_9

]]></Node>
<StgValue><ssdm name="spectopmodule_ln23"/></StgValue>
</operation>

<operation id="175" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 514, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="176" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="177" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arr, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="178" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arr, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="179" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:9 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %num_quads

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="180" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %num_quads, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_8, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="181" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %num_quads, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="182" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="183" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:19 %buff_addr = getelementptr i32 %buff, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="buff_addr"/></StgValue>
</operation>

<operation id="184" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:20 %buff_1_addr = getelementptr i32 %buff_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="buff_1_addr"/></StgValue>
</operation>

<operation id="185" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:21 %buff_2_addr = getelementptr i32 %buff_2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="buff_2_addr"/></StgValue>
</operation>

<operation id="186" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:22 %buff_3_addr = getelementptr i32 %buff_3, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="buff_3_addr"/></StgValue>
</operation>

<operation id="187" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:23 %buff_4_addr = getelementptr i32 %buff_4, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="buff_4_addr"/></StgValue>
</operation>

<operation id="188" st_id="21" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:44 %add = fadd i32 %mul, i32 %mul1

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="189" st_id="21" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:47 %add1 = fadd i32 %mul2, i32 %mul3

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="190" st_id="21" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:50 %add2 = fadd i32 %mul4, i32 %mul5

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>

<operation id="191" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:51 %icmp_ln43 = icmp_sgt  i32 %num_quads_read, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln43"/></StgValue>
</operation>

<operation id="192" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:52 %br_ln43 = br i1 %icmp_ln43, void %for.end170, void %for.body.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="193" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="31" op_0_bw="32">
<![CDATA[
for.body.lr.ph:0 %trunc_ln43 = trunc i32 %num_quads_read

]]></Node>
<StgValue><ssdm name="trunc_ln43"/></StgValue>
</operation>

<operation id="194" st_id="21" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.lr.ph:1 %tmp1 = fmul i32 %dx, i32 %dx

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="195" st_id="21" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.lr.ph:2 %tmp4 = fmul i32 %dy, i32 %dy

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="196" st_id="21" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.lr.ph:3 %tmp9 = fmul i32 %dz, i32 %dz

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="197" st_id="21" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.lr.ph:4 %tmp20 = fmul i32 %px, i32 2

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="198" st_id="21" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.lr.ph:5 %tmp22 = fmul i32 %py, i32 2

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>

<operation id="199" st_id="21" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.lr.ph:6 %tmp23 = fmul i32 %pz, i32 2

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="200" st_id="22" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.lr.ph:1 %tmp1 = fmul i32 %dx, i32 %dx

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="201" st_id="22" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.lr.ph:2 %tmp4 = fmul i32 %dy, i32 %dy

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="202" st_id="22" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.lr.ph:3 %tmp9 = fmul i32 %dz, i32 %dz

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="203" st_id="22" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.lr.ph:4 %tmp20 = fmul i32 %px, i32 2

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="204" st_id="22" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.lr.ph:5 %tmp22 = fmul i32 %py, i32 2

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>

<operation id="205" st_id="22" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.lr.ph:6 %tmp23 = fmul i32 %pz, i32 2

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="206" st_id="23" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.lr.ph:1 %tmp1 = fmul i32 %dx, i32 %dx

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="207" st_id="23" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.lr.ph:2 %tmp4 = fmul i32 %dy, i32 %dy

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="208" st_id="23" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.lr.ph:3 %tmp9 = fmul i32 %dz, i32 %dz

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="209" st_id="23" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.lr.ph:4 %tmp20 = fmul i32 %px, i32 2

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="210" st_id="23" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.lr.ph:5 %tmp22 = fmul i32 %py, i32 2

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>

<operation id="211" st_id="23" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.lr.ph:6 %tmp23 = fmul i32 %pz, i32 2

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="212" st_id="24" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.lr.ph:1 %tmp1 = fmul i32 %dx, i32 %dx

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="213" st_id="24" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.lr.ph:2 %tmp4 = fmul i32 %dy, i32 %dy

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="214" st_id="24" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.lr.ph:3 %tmp9 = fmul i32 %dz, i32 %dz

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="215" st_id="24" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.lr.ph:4 %tmp20 = fmul i32 %px, i32 2

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="216" st_id="24" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.lr.ph:5 %tmp22 = fmul i32 %py, i32 2

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>

<operation id="217" st_id="24" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.lr.ph:6 %tmp23 = fmul i32 %pz, i32 2

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="218" st_id="25" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="31" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0">
<![CDATA[
for.body.lr.ph:7 %call_ln43 = call void @dma_master_test_Pipeline_VITIS_LOOP_43_1, i31 %trunc_ln43, i32 %buff_4, i32 %buff, i32 %buff_1, i32 %buff_2, i32 %buff_3, i32 %tmp1, i32 %dy, i32 %dx, i32 %dz, i32 %tmp4, i32 %tmp9, i32 %px, i32 %add, i32 %add1, i32 %py, i32 %add2, i32 %pz, i32 %tmp20, i32 %tmp22, i32 %tmp23, i32 %t_finals

]]></Node>
<StgValue><ssdm name="call_ln43"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="219" st_id="26" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="31" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0">
<![CDATA[
for.body.lr.ph:7 %call_ln43 = call void @dma_master_test_Pipeline_VITIS_LOOP_43_1, i31 %trunc_ln43, i32 %buff_4, i32 %buff, i32 %buff_1, i32 %buff_2, i32 %buff_3, i32 %tmp1, i32 %dy, i32 %dx, i32 %dz, i32 %tmp4, i32 %tmp9, i32 %px, i32 %add, i32 %add1, i32 %py, i32 %add2, i32 %pz, i32 %tmp20, i32 %tmp22, i32 %tmp23, i32 %t_finals

]]></Node>
<StgValue><ssdm name="call_ln43"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="220" st_id="27" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="31" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
for.body.lr.ph:8 %call_ln43 = call void @dma_master_test_Pipeline_VITIS_LOOP_120_2, i31 %trunc_ln43, i32 %t_finals, i32 %t_final_loc, i32 %success_index_loc

]]></Node>
<StgValue><ssdm name="call_ln43"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="221" st_id="28" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="31" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
for.body.lr.ph:8 %call_ln43 = call void @dma_master_test_Pipeline_VITIS_LOOP_120_2, i31 %trunc_ln43, i32 %t_finals, i32 %t_final_loc, i32 %success_index_loc

]]></Node>
<StgValue><ssdm name="call_ln43"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="222" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body.lr.ph:9 %t_final_loc_load = load i32 %t_final_loc

]]></Node>
<StgValue><ssdm name="t_final_loc_load"/></StgValue>
</operation>

<operation id="223" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body.lr.ph:10 %success_index_loc_load = load i32 %success_index_loc

]]></Node>
<StgValue><ssdm name="success_index_loc_load"/></StgValue>
</operation>

<operation id="224" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
for.body.lr.ph:11 %br_ln0 = br void %for.end170

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="225" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.end170:0 %success_index_0_lcssa = phi i32 %success_index_loc_load, void %for.body.lr.ph, i32 4294967295, void %entry

]]></Node>
<StgValue><ssdm name="success_index_0_lcssa"/></StgValue>
</operation>

<operation id="226" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.end170:1 %t_final_0_lcssa = phi i32 %t_final_loc_load, void %for.body.lr.ph, i32 1e+06, void %entry

]]></Node>
<StgValue><ssdm name="t_final_0_lcssa"/></StgValue>
</operation>

<operation id="227" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end170:2 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %success_index_0_lcssa, i32 31

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="228" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.end170:3 %br_ln129 = br i1 %tmp, void %if.then172, void %if.else253

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="229" st_id="29" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:3 %mul33 = fmul i32 %dx, i32 %t_final_0_lcssa

]]></Node>
<StgValue><ssdm name="mul33"/></StgValue>
</operation>

<operation id="230" st_id="29" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:5 %mul34 = fmul i32 %dy, i32 %t_final_0_lcssa

]]></Node>
<StgValue><ssdm name="mul34"/></StgValue>
</operation>

<operation id="231" st_id="29" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:7 %mul35 = fmul i32 %dz, i32 %t_final_0_lcssa

]]></Node>
<StgValue><ssdm name="mul35"/></StgValue>
</operation>

<operation id="232" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.else253:0 %store_ln157 = store i32 -1, i7 %buff_addr

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="233" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0">
<![CDATA[
if.else253:1 %br_ln0 = br void %if.end255

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="234" st_id="30" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:3 %mul33 = fmul i32 %dx, i32 %t_final_0_lcssa

]]></Node>
<StgValue><ssdm name="mul33"/></StgValue>
</operation>

<operation id="235" st_id="30" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:5 %mul34 = fmul i32 %dy, i32 %t_final_0_lcssa

]]></Node>
<StgValue><ssdm name="mul34"/></StgValue>
</operation>

<operation id="236" st_id="30" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:7 %mul35 = fmul i32 %dz, i32 %t_final_0_lcssa

]]></Node>
<StgValue><ssdm name="mul35"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="237" st_id="31" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:3 %mul33 = fmul i32 %dx, i32 %t_final_0_lcssa

]]></Node>
<StgValue><ssdm name="mul33"/></StgValue>
</operation>

<operation id="238" st_id="31" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:5 %mul34 = fmul i32 %dy, i32 %t_final_0_lcssa

]]></Node>
<StgValue><ssdm name="mul34"/></StgValue>
</operation>

<operation id="239" st_id="31" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:7 %mul35 = fmul i32 %dz, i32 %t_final_0_lcssa

]]></Node>
<StgValue><ssdm name="mul35"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="240" st_id="32" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:3 %mul33 = fmul i32 %dx, i32 %t_final_0_lcssa

]]></Node>
<StgValue><ssdm name="mul33"/></StgValue>
</operation>

<operation id="241" st_id="32" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:5 %mul34 = fmul i32 %dy, i32 %t_final_0_lcssa

]]></Node>
<StgValue><ssdm name="mul34"/></StgValue>
</operation>

<operation id="242" st_id="32" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:7 %mul35 = fmul i32 %dz, i32 %t_final_0_lcssa

]]></Node>
<StgValue><ssdm name="mul35"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="243" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:0 %shl_ln130 = shl i32 %success_index_0_lcssa, i32 3

]]></Node>
<StgValue><ssdm name="shl_ln130"/></StgValue>
</operation>

<operation id="244" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:1 %shl_ln130_1 = shl i32 %success_index_0_lcssa, i32 1

]]></Node>
<StgValue><ssdm name="shl_ln130_1"/></StgValue>
</operation>

<operation id="245" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:2 %mult = add i32 %shl_ln130, i32 %shl_ln130_1

]]></Node>
<StgValue><ssdm name="mult"/></StgValue>
</operation>

<operation id="246" st_id="33" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:4 %pox = fadd i32 %px, i32 %mul33

]]></Node>
<StgValue><ssdm name="pox"/></StgValue>
</operation>

<operation id="247" st_id="33" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:6 %poy = fadd i32 %py, i32 %mul34

]]></Node>
<StgValue><ssdm name="poy"/></StgValue>
</operation>

<operation id="248" st_id="33" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:8 %poz = fadd i32 %pz, i32 %mul35

]]></Node>
<StgValue><ssdm name="poz"/></StgValue>
</operation>

<operation id="249" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:9 %add_ln135 = add i32 %mult, i32 14

]]></Node>
<StgValue><ssdm name="add_ln135"/></StgValue>
</operation>

<operation id="250" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:17 %add_ln135_1 = add i32 %mult, i32 15

]]></Node>
<StgValue><ssdm name="add_ln135_1"/></StgValue>
</operation>

<operation id="251" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:25 %add_ln135_2 = add i32 %mult, i32 16

]]></Node>
<StgValue><ssdm name="add_ln135_2"/></StgValue>
</operation>

<operation id="252" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:44 %add_ln136 = add i32 %mult, i32 18

]]></Node>
<StgValue><ssdm name="add_ln136"/></StgValue>
</operation>

<operation id="253" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:52 %add_ln136_1 = add i32 %mult, i32 19

]]></Node>
<StgValue><ssdm name="add_ln136_1"/></StgValue>
</operation>

<operation id="254" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:72 %add_ln137 = add i32 %mult, i32 21

]]></Node>
<StgValue><ssdm name="add_ln137"/></StgValue>
</operation>

<operation id="255" st_id="33" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32">
<![CDATA[
if.then172:117 %conv2 = sitofp i32 %success_index_0_lcssa

]]></Node>
<StgValue><ssdm name="conv2"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="256" st_id="34" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:4 %pox = fadd i32 %px, i32 %mul33

]]></Node>
<StgValue><ssdm name="pox"/></StgValue>
</operation>

<operation id="257" st_id="34" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:6 %poy = fadd i32 %py, i32 %mul34

]]></Node>
<StgValue><ssdm name="poy"/></StgValue>
</operation>

<operation id="258" st_id="34" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:8 %poz = fadd i32 %pz, i32 %mul35

]]></Node>
<StgValue><ssdm name="poz"/></StgValue>
</operation>

<operation id="259" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="65" op_0_bw="32">
<![CDATA[
if.then172:10 %zext_ln135_4 = zext i32 %add_ln135

]]></Node>
<StgValue><ssdm name="zext_ln135_4"/></StgValue>
</operation>

<operation id="260" st_id="34" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
if.then172:11 %mul_ln135 = mul i65 %zext_ln135_4, i65 6871947674

]]></Node>
<StgValue><ssdm name="mul_ln135"/></StgValue>
</operation>

<operation id="261" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="65" op_0_bw="32">
<![CDATA[
if.then172:18 %zext_ln135_5 = zext i32 %add_ln135_1

]]></Node>
<StgValue><ssdm name="zext_ln135_5"/></StgValue>
</operation>

<operation id="262" st_id="34" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
if.then172:19 %mul_ln135_1 = mul i65 %zext_ln135_5, i65 6871947674

]]></Node>
<StgValue><ssdm name="mul_ln135_1"/></StgValue>
</operation>

<operation id="263" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="65" op_0_bw="32">
<![CDATA[
if.then172:26 %zext_ln135_6 = zext i32 %add_ln135_2

]]></Node>
<StgValue><ssdm name="zext_ln135_6"/></StgValue>
</operation>

<operation id="264" st_id="34" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
if.then172:27 %mul_ln135_2 = mul i65 %zext_ln135_6, i65 6871947674

]]></Node>
<StgValue><ssdm name="mul_ln135_2"/></StgValue>
</operation>

<operation id="265" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:33 %add_ln135_3 = add i32 %mult, i32 17

]]></Node>
<StgValue><ssdm name="add_ln135_3"/></StgValue>
</operation>

<operation id="266" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="65" op_0_bw="32">
<![CDATA[
if.then172:45 %zext_ln136_3 = zext i32 %add_ln136

]]></Node>
<StgValue><ssdm name="zext_ln136_3"/></StgValue>
</operation>

<operation id="267" st_id="34" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
if.then172:46 %mul_ln136 = mul i65 %zext_ln136_3, i65 6871947674

]]></Node>
<StgValue><ssdm name="mul_ln136"/></StgValue>
</operation>

<operation id="268" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="65" op_0_bw="32">
<![CDATA[
if.then172:53 %zext_ln136_4 = zext i32 %add_ln136_1

]]></Node>
<StgValue><ssdm name="zext_ln136_4"/></StgValue>
</operation>

<operation id="269" st_id="34" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
if.then172:54 %mul_ln136_1 = mul i65 %zext_ln136_4, i65 6871947674

]]></Node>
<StgValue><ssdm name="mul_ln136_1"/></StgValue>
</operation>

<operation id="270" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:60 %add_ln136_2 = add i32 %mult, i32 20

]]></Node>
<StgValue><ssdm name="add_ln136_2"/></StgValue>
</operation>

<operation id="271" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="65" op_0_bw="32">
<![CDATA[
if.then172:73 %zext_ln137_2 = zext i32 %add_ln137

]]></Node>
<StgValue><ssdm name="zext_ln137_2"/></StgValue>
</operation>

<operation id="272" st_id="34" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
if.then172:74 %mul_ln137 = mul i65 %zext_ln137_2, i65 6871947674

]]></Node>
<StgValue><ssdm name="mul_ln137"/></StgValue>
</operation>

<operation id="273" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:80 %add_ln137_1 = add i32 %mult, i32 22

]]></Node>
<StgValue><ssdm name="add_ln137_1"/></StgValue>
</operation>

<operation id="274" st_id="34" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32">
<![CDATA[
if.then172:117 %conv2 = sitofp i32 %success_index_0_lcssa

]]></Node>
<StgValue><ssdm name="conv2"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="275" st_id="35" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:4 %pox = fadd i32 %px, i32 %mul33

]]></Node>
<StgValue><ssdm name="pox"/></StgValue>
</operation>

<operation id="276" st_id="35" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:6 %poy = fadd i32 %py, i32 %mul34

]]></Node>
<StgValue><ssdm name="poy"/></StgValue>
</operation>

<operation id="277" st_id="35" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:8 %poz = fadd i32 %pz, i32 %mul35

]]></Node>
<StgValue><ssdm name="poz"/></StgValue>
</operation>

<operation id="278" st_id="35" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
if.then172:11 %mul_ln135 = mul i65 %zext_ln135_4, i65 6871947674

]]></Node>
<StgValue><ssdm name="mul_ln135"/></StgValue>
</operation>

<operation id="279" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="30" op_0_bw="30" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then172:12 %tmp_33 = partselect i30 @_ssdm_op_PartSelect.i30.i65.i32.i32, i65 %mul_ln135, i32 35, i32 64

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="280" st_id="35" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
if.then172:19 %mul_ln135_1 = mul i65 %zext_ln135_5, i65 6871947674

]]></Node>
<StgValue><ssdm name="mul_ln135_1"/></StgValue>
</operation>

<operation id="281" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="30" op_0_bw="30" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then172:20 %tmp_34 = partselect i30 @_ssdm_op_PartSelect.i30.i65.i32.i32, i65 %mul_ln135_1, i32 35, i32 64

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="282" st_id="35" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
if.then172:27 %mul_ln135_2 = mul i65 %zext_ln135_6, i65 6871947674

]]></Node>
<StgValue><ssdm name="mul_ln135_2"/></StgValue>
</operation>

<operation id="283" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="30" op_0_bw="30" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then172:28 %tmp_35 = partselect i30 @_ssdm_op_PartSelect.i30.i65.i32.i32, i65 %mul_ln135_2, i32 35, i32 64

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="284" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="65" op_0_bw="32">
<![CDATA[
if.then172:34 %zext_ln135_7 = zext i32 %add_ln135_3

]]></Node>
<StgValue><ssdm name="zext_ln135_7"/></StgValue>
</operation>

<operation id="285" st_id="35" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
if.then172:35 %mul_ln135_3 = mul i65 %zext_ln135_7, i65 6871947674

]]></Node>
<StgValue><ssdm name="mul_ln135_3"/></StgValue>
</operation>

<operation id="286" st_id="35" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
if.then172:46 %mul_ln136 = mul i65 %zext_ln136_3, i65 6871947674

]]></Node>
<StgValue><ssdm name="mul_ln136"/></StgValue>
</operation>

<operation id="287" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="30" op_0_bw="30" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then172:47 %tmp_37 = partselect i30 @_ssdm_op_PartSelect.i30.i65.i32.i32, i65 %mul_ln136, i32 35, i32 64

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="288" st_id="35" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
if.then172:54 %mul_ln136_1 = mul i65 %zext_ln136_4, i65 6871947674

]]></Node>
<StgValue><ssdm name="mul_ln136_1"/></StgValue>
</operation>

<operation id="289" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="30" op_0_bw="30" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then172:55 %tmp_38 = partselect i30 @_ssdm_op_PartSelect.i30.i65.i32.i32, i65 %mul_ln136_1, i32 35, i32 64

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="290" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="65" op_0_bw="32">
<![CDATA[
if.then172:61 %zext_ln136_5 = zext i32 %add_ln136_2

]]></Node>
<StgValue><ssdm name="zext_ln136_5"/></StgValue>
</operation>

<operation id="291" st_id="35" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
if.then172:62 %mul_ln136_2 = mul i65 %zext_ln136_5, i65 6871947674

]]></Node>
<StgValue><ssdm name="mul_ln136_2"/></StgValue>
</operation>

<operation id="292" st_id="35" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
if.then172:74 %mul_ln137 = mul i65 %zext_ln137_2, i65 6871947674

]]></Node>
<StgValue><ssdm name="mul_ln137"/></StgValue>
</operation>

<operation id="293" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="30" op_0_bw="30" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then172:75 %tmp_40 = partselect i30 @_ssdm_op_PartSelect.i30.i65.i32.i32, i65 %mul_ln137, i32 35, i32 64

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="294" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="65" op_0_bw="32">
<![CDATA[
if.then172:81 %zext_ln137_3 = zext i32 %add_ln137_1

]]></Node>
<StgValue><ssdm name="zext_ln137_3"/></StgValue>
</operation>

<operation id="295" st_id="35" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
if.then172:82 %mul_ln137_1 = mul i65 %zext_ln137_3, i65 6871947674

]]></Node>
<StgValue><ssdm name="mul_ln137_1"/></StgValue>
</operation>

<operation id="296" st_id="35" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32">
<![CDATA[
if.then172:117 %conv2 = sitofp i32 %success_index_0_lcssa

]]></Node>
<StgValue><ssdm name="conv2"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="297" st_id="36" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:4 %pox = fadd i32 %px, i32 %mul33

]]></Node>
<StgValue><ssdm name="pox"/></StgValue>
</operation>

<operation id="298" st_id="36" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:6 %poy = fadd i32 %py, i32 %mul34

]]></Node>
<StgValue><ssdm name="poy"/></StgValue>
</operation>

<operation id="299" st_id="36" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:8 %poz = fadd i32 %pz, i32 %mul35

]]></Node>
<StgValue><ssdm name="poz"/></StgValue>
</operation>

<operation id="300" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="30">
<![CDATA[
if.then172:13 %zext_ln135 = zext i30 %tmp_33

]]></Node>
<StgValue><ssdm name="zext_ln135"/></StgValue>
</operation>

<operation id="301" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then172:14 %buff_4_addr_2 = getelementptr i32 %buff_4, i64 0, i64 %zext_ln135

]]></Node>
<StgValue><ssdm name="buff_4_addr_2"/></StgValue>
</operation>

<operation id="302" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then172:15 %buff_4_load = load i7 %buff_4_addr_2

]]></Node>
<StgValue><ssdm name="buff_4_load"/></StgValue>
</operation>

<operation id="303" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="30">
<![CDATA[
if.then172:21 %zext_ln135_1 = zext i30 %tmp_34

]]></Node>
<StgValue><ssdm name="zext_ln135_1"/></StgValue>
</operation>

<operation id="304" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then172:22 %buff_addr_2 = getelementptr i32 %buff, i64 0, i64 %zext_ln135_1

]]></Node>
<StgValue><ssdm name="buff_addr_2"/></StgValue>
</operation>

<operation id="305" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then172:23 %buff_load = load i7 %buff_addr_2

]]></Node>
<StgValue><ssdm name="buff_load"/></StgValue>
</operation>

<operation id="306" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="30">
<![CDATA[
if.then172:29 %zext_ln135_2 = zext i30 %tmp_35

]]></Node>
<StgValue><ssdm name="zext_ln135_2"/></StgValue>
</operation>

<operation id="307" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then172:30 %buff_1_addr_2 = getelementptr i32 %buff_1, i64 0, i64 %zext_ln135_2

]]></Node>
<StgValue><ssdm name="buff_1_addr_2"/></StgValue>
</operation>

<operation id="308" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then172:31 %buff_1_load = load i7 %buff_1_addr_2

]]></Node>
<StgValue><ssdm name="buff_1_load"/></StgValue>
</operation>

<operation id="309" st_id="36" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
if.then172:35 %mul_ln135_3 = mul i65 %zext_ln135_7, i65 6871947674

]]></Node>
<StgValue><ssdm name="mul_ln135_3"/></StgValue>
</operation>

<operation id="310" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="30" op_0_bw="30" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then172:36 %tmp_36 = partselect i30 @_ssdm_op_PartSelect.i30.i65.i32.i32, i65 %mul_ln135_3, i32 35, i32 64

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="311" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="30">
<![CDATA[
if.then172:48 %zext_ln136 = zext i30 %tmp_37

]]></Node>
<StgValue><ssdm name="zext_ln136"/></StgValue>
</operation>

<operation id="312" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then172:49 %buff_3_addr_3 = getelementptr i32 %buff_3, i64 0, i64 %zext_ln136

]]></Node>
<StgValue><ssdm name="buff_3_addr_3"/></StgValue>
</operation>

<operation id="313" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then172:50 %buff_3_load = load i7 %buff_3_addr_3

]]></Node>
<StgValue><ssdm name="buff_3_load"/></StgValue>
</operation>

<operation id="314" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="30">
<![CDATA[
if.then172:56 %zext_ln136_1 = zext i30 %tmp_38

]]></Node>
<StgValue><ssdm name="zext_ln136_1"/></StgValue>
</operation>

<operation id="315" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then172:57 %buff_4_addr_3 = getelementptr i32 %buff_4, i64 0, i64 %zext_ln136_1

]]></Node>
<StgValue><ssdm name="buff_4_addr_3"/></StgValue>
</operation>

<operation id="316" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then172:58 %buff_4_load_1 = load i7 %buff_4_addr_3

]]></Node>
<StgValue><ssdm name="buff_4_load_1"/></StgValue>
</operation>

<operation id="317" st_id="36" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
if.then172:62 %mul_ln136_2 = mul i65 %zext_ln136_5, i65 6871947674

]]></Node>
<StgValue><ssdm name="mul_ln136_2"/></StgValue>
</operation>

<operation id="318" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="30" op_0_bw="30" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then172:63 %tmp_39 = partselect i30 @_ssdm_op_PartSelect.i30.i65.i32.i32, i65 %mul_ln136_2, i32 35, i32 64

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="319" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="30">
<![CDATA[
if.then172:76 %zext_ln137 = zext i30 %tmp_40

]]></Node>
<StgValue><ssdm name="zext_ln137"/></StgValue>
</operation>

<operation id="320" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then172:77 %buff_1_addr_3 = getelementptr i32 %buff_1, i64 0, i64 %zext_ln137

]]></Node>
<StgValue><ssdm name="buff_1_addr_3"/></StgValue>
</operation>

<operation id="321" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then172:78 %buff_1_load_1 = load i7 %buff_1_addr_3

]]></Node>
<StgValue><ssdm name="buff_1_load_1"/></StgValue>
</operation>

<operation id="322" st_id="36" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
if.then172:82 %mul_ln137_1 = mul i65 %zext_ln137_3, i65 6871947674

]]></Node>
<StgValue><ssdm name="mul_ln137_1"/></StgValue>
</operation>

<operation id="323" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="30" op_0_bw="30" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then172:83 %tmp_41 = partselect i30 @_ssdm_op_PartSelect.i30.i65.i32.i32, i65 %mul_ln137_1, i32 35, i32 64

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="324" st_id="36" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32">
<![CDATA[
if.then172:117 %conv2 = sitofp i32 %success_index_0_lcssa

]]></Node>
<StgValue><ssdm name="conv2"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="325" st_id="37" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:4 %pox = fadd i32 %px, i32 %mul33

]]></Node>
<StgValue><ssdm name="pox"/></StgValue>
</operation>

<operation id="326" st_id="37" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:6 %poy = fadd i32 %py, i32 %mul34

]]></Node>
<StgValue><ssdm name="poy"/></StgValue>
</operation>

<operation id="327" st_id="37" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:8 %poz = fadd i32 %pz, i32 %mul35

]]></Node>
<StgValue><ssdm name="poz"/></StgValue>
</operation>

<operation id="328" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then172:15 %buff_4_load = load i7 %buff_4_addr_2

]]></Node>
<StgValue><ssdm name="buff_4_load"/></StgValue>
</operation>

<operation id="329" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then172:23 %buff_load = load i7 %buff_addr_2

]]></Node>
<StgValue><ssdm name="buff_load"/></StgValue>
</operation>

<operation id="330" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then172:31 %buff_1_load = load i7 %buff_1_addr_2

]]></Node>
<StgValue><ssdm name="buff_1_load"/></StgValue>
</operation>

<operation id="331" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="30">
<![CDATA[
if.then172:37 %zext_ln135_3 = zext i30 %tmp_36

]]></Node>
<StgValue><ssdm name="zext_ln135_3"/></StgValue>
</operation>

<operation id="332" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then172:38 %buff_2_addr_2 = getelementptr i32 %buff_2, i64 0, i64 %zext_ln135_3

]]></Node>
<StgValue><ssdm name="buff_2_addr_2"/></StgValue>
</operation>

<operation id="333" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then172:39 %buff_2_load = load i7 %buff_2_addr_2

]]></Node>
<StgValue><ssdm name="buff_2_load"/></StgValue>
</operation>

<operation id="334" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then172:50 %buff_3_load = load i7 %buff_3_addr_3

]]></Node>
<StgValue><ssdm name="buff_3_load"/></StgValue>
</operation>

<operation id="335" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then172:58 %buff_4_load_1 = load i7 %buff_4_addr_3

]]></Node>
<StgValue><ssdm name="buff_4_load_1"/></StgValue>
</operation>

<operation id="336" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="30">
<![CDATA[
if.then172:64 %zext_ln136_2 = zext i30 %tmp_39

]]></Node>
<StgValue><ssdm name="zext_ln136_2"/></StgValue>
</operation>

<operation id="337" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then172:65 %buff_addr_3 = getelementptr i32 %buff, i64 0, i64 %zext_ln136_2

]]></Node>
<StgValue><ssdm name="buff_addr_3"/></StgValue>
</operation>

<operation id="338" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then172:66 %buff_load_1 = load i7 %buff_addr_3

]]></Node>
<StgValue><ssdm name="buff_load_1"/></StgValue>
</operation>

<operation id="339" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then172:78 %buff_1_load_1 = load i7 %buff_1_addr_3

]]></Node>
<StgValue><ssdm name="buff_1_load_1"/></StgValue>
</operation>

<operation id="340" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then172:105 %store_ln141 = store i32 %t_final_0_lcssa, i7 %buff_addr

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="341" st_id="37" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32">
<![CDATA[
if.then172:117 %conv2 = sitofp i32 %success_index_0_lcssa

]]></Node>
<StgValue><ssdm name="conv2"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="342" st_id="38" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:16 %mul36 = fmul i32 %buff_4_load, i32 %pox

]]></Node>
<StgValue><ssdm name="mul36"/></StgValue>
</operation>

<operation id="343" st_id="38" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:24 %mul37 = fmul i32 %buff_load, i32 %poy

]]></Node>
<StgValue><ssdm name="mul37"/></StgValue>
</operation>

<operation id="344" st_id="38" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:32 %mul38 = fmul i32 %buff_1_load, i32 %poz

]]></Node>
<StgValue><ssdm name="mul38"/></StgValue>
</operation>

<operation id="345" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then172:39 %buff_2_load = load i7 %buff_2_addr_2

]]></Node>
<StgValue><ssdm name="buff_2_load"/></StgValue>
</operation>

<operation id="346" st_id="38" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:43 %mul39 = fmul i32 %buff_load, i32 %pox

]]></Node>
<StgValue><ssdm name="mul39"/></StgValue>
</operation>

<operation id="347" st_id="38" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:51 %mul40 = fmul i32 %buff_3_load, i32 %poy

]]></Node>
<StgValue><ssdm name="mul40"/></StgValue>
</operation>

<operation id="348" st_id="38" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:59 %mul41 = fmul i32 %buff_4_load_1, i32 %poz

]]></Node>
<StgValue><ssdm name="mul41"/></StgValue>
</operation>

<operation id="349" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then172:66 %buff_load_1 = load i7 %buff_addr_3

]]></Node>
<StgValue><ssdm name="buff_load_1"/></StgValue>
</operation>

<operation id="350" st_id="38" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:70 %mul42 = fmul i32 %buff_1_load, i32 %pox

]]></Node>
<StgValue><ssdm name="mul42"/></StgValue>
</operation>

<operation id="351" st_id="38" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:71 %mul43 = fmul i32 %buff_4_load_1, i32 %poy

]]></Node>
<StgValue><ssdm name="mul43"/></StgValue>
</operation>

<operation id="352" st_id="38" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:79 %mul44 = fmul i32 %buff_1_load_1, i32 %poz

]]></Node>
<StgValue><ssdm name="mul44"/></StgValue>
</operation>

<operation id="353" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="30">
<![CDATA[
if.then172:84 %zext_ln137_1 = zext i30 %tmp_41

]]></Node>
<StgValue><ssdm name="zext_ln137_1"/></StgValue>
</operation>

<operation id="354" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then172:85 %buff_2_addr_3 = getelementptr i32 %buff_2, i64 0, i64 %zext_ln137_1

]]></Node>
<StgValue><ssdm name="buff_2_addr_3"/></StgValue>
</operation>

<operation id="355" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then172:86 %buff_2_load_1 = load i7 %buff_2_addr_3

]]></Node>
<StgValue><ssdm name="buff_2_load_1"/></StgValue>
</operation>

<operation id="356" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then172:106 %store_ln143 = store i32 %pox, i7 %buff_1_addr

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="357" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then172:107 %store_ln144 = store i32 %poy, i7 %buff_2_addr

]]></Node>
<StgValue><ssdm name="store_ln144"/></StgValue>
</operation>

<operation id="358" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
if.then172:108 %store_ln145 = store i32 %poz, i7 %buff_3_addr

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="359" st_id="38" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32">
<![CDATA[
if.then172:117 %conv2 = sitofp i32 %success_index_0_lcssa

]]></Node>
<StgValue><ssdm name="conv2"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="360" st_id="39" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:16 %mul36 = fmul i32 %buff_4_load, i32 %pox

]]></Node>
<StgValue><ssdm name="mul36"/></StgValue>
</operation>

<operation id="361" st_id="39" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:24 %mul37 = fmul i32 %buff_load, i32 %poy

]]></Node>
<StgValue><ssdm name="mul37"/></StgValue>
</operation>

<operation id="362" st_id="39" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:32 %mul38 = fmul i32 %buff_1_load, i32 %poz

]]></Node>
<StgValue><ssdm name="mul38"/></StgValue>
</operation>

<operation id="363" st_id="39" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:43 %mul39 = fmul i32 %buff_load, i32 %pox

]]></Node>
<StgValue><ssdm name="mul39"/></StgValue>
</operation>

<operation id="364" st_id="39" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:51 %mul40 = fmul i32 %buff_3_load, i32 %poy

]]></Node>
<StgValue><ssdm name="mul40"/></StgValue>
</operation>

<operation id="365" st_id="39" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:59 %mul41 = fmul i32 %buff_4_load_1, i32 %poz

]]></Node>
<StgValue><ssdm name="mul41"/></StgValue>
</operation>

<operation id="366" st_id="39" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:70 %mul42 = fmul i32 %buff_1_load, i32 %pox

]]></Node>
<StgValue><ssdm name="mul42"/></StgValue>
</operation>

<operation id="367" st_id="39" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:71 %mul43 = fmul i32 %buff_4_load_1, i32 %poy

]]></Node>
<StgValue><ssdm name="mul43"/></StgValue>
</operation>

<operation id="368" st_id="39" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:79 %mul44 = fmul i32 %buff_1_load_1, i32 %poz

]]></Node>
<StgValue><ssdm name="mul44"/></StgValue>
</operation>

<operation id="369" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then172:86 %buff_2_load_1 = load i7 %buff_2_addr_3

]]></Node>
<StgValue><ssdm name="buff_2_load_1"/></StgValue>
</operation>

<operation id="370" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then172:118 %buff_2_addr_4 = getelementptr i32 %buff_2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="buff_2_addr_4"/></StgValue>
</operation>

<operation id="371" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then172:119 %store_ln152 = store i32 %conv2, i7 %buff_2_addr_4

]]></Node>
<StgValue><ssdm name="store_ln152"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="372" st_id="40" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:16 %mul36 = fmul i32 %buff_4_load, i32 %pox

]]></Node>
<StgValue><ssdm name="mul36"/></StgValue>
</operation>

<operation id="373" st_id="40" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:24 %mul37 = fmul i32 %buff_load, i32 %poy

]]></Node>
<StgValue><ssdm name="mul37"/></StgValue>
</operation>

<operation id="374" st_id="40" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:32 %mul38 = fmul i32 %buff_1_load, i32 %poz

]]></Node>
<StgValue><ssdm name="mul38"/></StgValue>
</operation>

<operation id="375" st_id="40" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:43 %mul39 = fmul i32 %buff_load, i32 %pox

]]></Node>
<StgValue><ssdm name="mul39"/></StgValue>
</operation>

<operation id="376" st_id="40" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:51 %mul40 = fmul i32 %buff_3_load, i32 %poy

]]></Node>
<StgValue><ssdm name="mul40"/></StgValue>
</operation>

<operation id="377" st_id="40" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:59 %mul41 = fmul i32 %buff_4_load_1, i32 %poz

]]></Node>
<StgValue><ssdm name="mul41"/></StgValue>
</operation>

<operation id="378" st_id="40" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:70 %mul42 = fmul i32 %buff_1_load, i32 %pox

]]></Node>
<StgValue><ssdm name="mul42"/></StgValue>
</operation>

<operation id="379" st_id="40" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:71 %mul43 = fmul i32 %buff_4_load_1, i32 %poy

]]></Node>
<StgValue><ssdm name="mul43"/></StgValue>
</operation>

<operation id="380" st_id="40" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:79 %mul44 = fmul i32 %buff_1_load_1, i32 %poz

]]></Node>
<StgValue><ssdm name="mul44"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="381" st_id="41" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:16 %mul36 = fmul i32 %buff_4_load, i32 %pox

]]></Node>
<StgValue><ssdm name="mul36"/></StgValue>
</operation>

<operation id="382" st_id="41" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:24 %mul37 = fmul i32 %buff_load, i32 %poy

]]></Node>
<StgValue><ssdm name="mul37"/></StgValue>
</operation>

<operation id="383" st_id="41" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:32 %mul38 = fmul i32 %buff_1_load, i32 %poz

]]></Node>
<StgValue><ssdm name="mul38"/></StgValue>
</operation>

<operation id="384" st_id="41" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:43 %mul39 = fmul i32 %buff_load, i32 %pox

]]></Node>
<StgValue><ssdm name="mul39"/></StgValue>
</operation>

<operation id="385" st_id="41" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:51 %mul40 = fmul i32 %buff_3_load, i32 %poy

]]></Node>
<StgValue><ssdm name="mul40"/></StgValue>
</operation>

<operation id="386" st_id="41" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:59 %mul41 = fmul i32 %buff_4_load_1, i32 %poz

]]></Node>
<StgValue><ssdm name="mul41"/></StgValue>
</operation>

<operation id="387" st_id="41" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:70 %mul42 = fmul i32 %buff_1_load, i32 %pox

]]></Node>
<StgValue><ssdm name="mul42"/></StgValue>
</operation>

<operation id="388" st_id="41" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:71 %mul43 = fmul i32 %buff_4_load_1, i32 %poy

]]></Node>
<StgValue><ssdm name="mul43"/></StgValue>
</operation>

<operation id="389" st_id="41" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:79 %mul44 = fmul i32 %buff_1_load_1, i32 %poz

]]></Node>
<StgValue><ssdm name="mul44"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="390" st_id="42" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:40 %tmp34 = fadd i32 %buff_2_load, i32 %mul37

]]></Node>
<StgValue><ssdm name="tmp34"/></StgValue>
</operation>

<operation id="391" st_id="42" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:41 %tmp35 = fadd i32 %mul38, i32 %mul36

]]></Node>
<StgValue><ssdm name="tmp35"/></StgValue>
</operation>

<operation id="392" st_id="42" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:67 %tmp36 = fadd i32 %buff_load_1, i32 %mul40

]]></Node>
<StgValue><ssdm name="tmp36"/></StgValue>
</operation>

<operation id="393" st_id="42" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:68 %tmp37 = fadd i32 %mul41, i32 %mul39

]]></Node>
<StgValue><ssdm name="tmp37"/></StgValue>
</operation>

<operation id="394" st_id="42" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:87 %tmp38 = fadd i32 %buff_2_load_1, i32 %mul43

]]></Node>
<StgValue><ssdm name="tmp38"/></StgValue>
</operation>

<operation id="395" st_id="42" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:88 %tmp39 = fadd i32 %mul44, i32 %mul42

]]></Node>
<StgValue><ssdm name="tmp39"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="396" st_id="43" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:40 %tmp34 = fadd i32 %buff_2_load, i32 %mul37

]]></Node>
<StgValue><ssdm name="tmp34"/></StgValue>
</operation>

<operation id="397" st_id="43" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:41 %tmp35 = fadd i32 %mul38, i32 %mul36

]]></Node>
<StgValue><ssdm name="tmp35"/></StgValue>
</operation>

<operation id="398" st_id="43" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:67 %tmp36 = fadd i32 %buff_load_1, i32 %mul40

]]></Node>
<StgValue><ssdm name="tmp36"/></StgValue>
</operation>

<operation id="399" st_id="43" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:68 %tmp37 = fadd i32 %mul41, i32 %mul39

]]></Node>
<StgValue><ssdm name="tmp37"/></StgValue>
</operation>

<operation id="400" st_id="43" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:87 %tmp38 = fadd i32 %buff_2_load_1, i32 %mul43

]]></Node>
<StgValue><ssdm name="tmp38"/></StgValue>
</operation>

<operation id="401" st_id="43" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:88 %tmp39 = fadd i32 %mul44, i32 %mul42

]]></Node>
<StgValue><ssdm name="tmp39"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="402" st_id="44" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:40 %tmp34 = fadd i32 %buff_2_load, i32 %mul37

]]></Node>
<StgValue><ssdm name="tmp34"/></StgValue>
</operation>

<operation id="403" st_id="44" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:41 %tmp35 = fadd i32 %mul38, i32 %mul36

]]></Node>
<StgValue><ssdm name="tmp35"/></StgValue>
</operation>

<operation id="404" st_id="44" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:67 %tmp36 = fadd i32 %buff_load_1, i32 %mul40

]]></Node>
<StgValue><ssdm name="tmp36"/></StgValue>
</operation>

<operation id="405" st_id="44" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:68 %tmp37 = fadd i32 %mul41, i32 %mul39

]]></Node>
<StgValue><ssdm name="tmp37"/></StgValue>
</operation>

<operation id="406" st_id="44" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:87 %tmp38 = fadd i32 %buff_2_load_1, i32 %mul43

]]></Node>
<StgValue><ssdm name="tmp38"/></StgValue>
</operation>

<operation id="407" st_id="44" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:88 %tmp39 = fadd i32 %mul44, i32 %mul42

]]></Node>
<StgValue><ssdm name="tmp39"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="408" st_id="45" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:40 %tmp34 = fadd i32 %buff_2_load, i32 %mul37

]]></Node>
<StgValue><ssdm name="tmp34"/></StgValue>
</operation>

<operation id="409" st_id="45" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:41 %tmp35 = fadd i32 %mul38, i32 %mul36

]]></Node>
<StgValue><ssdm name="tmp35"/></StgValue>
</operation>

<operation id="410" st_id="45" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:67 %tmp36 = fadd i32 %buff_load_1, i32 %mul40

]]></Node>
<StgValue><ssdm name="tmp36"/></StgValue>
</operation>

<operation id="411" st_id="45" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:68 %tmp37 = fadd i32 %mul41, i32 %mul39

]]></Node>
<StgValue><ssdm name="tmp37"/></StgValue>
</operation>

<operation id="412" st_id="45" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:87 %tmp38 = fadd i32 %buff_2_load_1, i32 %mul43

]]></Node>
<StgValue><ssdm name="tmp38"/></StgValue>
</operation>

<operation id="413" st_id="45" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:88 %tmp39 = fadd i32 %mul44, i32 %mul42

]]></Node>
<StgValue><ssdm name="tmp39"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="414" st_id="46" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:40 %tmp34 = fadd i32 %buff_2_load, i32 %mul37

]]></Node>
<StgValue><ssdm name="tmp34"/></StgValue>
</operation>

<operation id="415" st_id="46" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:41 %tmp35 = fadd i32 %mul38, i32 %mul36

]]></Node>
<StgValue><ssdm name="tmp35"/></StgValue>
</operation>

<operation id="416" st_id="46" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:67 %tmp36 = fadd i32 %buff_load_1, i32 %mul40

]]></Node>
<StgValue><ssdm name="tmp36"/></StgValue>
</operation>

<operation id="417" st_id="46" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:68 %tmp37 = fadd i32 %mul41, i32 %mul39

]]></Node>
<StgValue><ssdm name="tmp37"/></StgValue>
</operation>

<operation id="418" st_id="46" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:87 %tmp38 = fadd i32 %buff_2_load_1, i32 %mul43

]]></Node>
<StgValue><ssdm name="tmp38"/></StgValue>
</operation>

<operation id="419" st_id="46" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:88 %tmp39 = fadd i32 %mul44, i32 %mul42

]]></Node>
<StgValue><ssdm name="tmp39"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="420" st_id="47" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:42 %n_x = fadd i32 %tmp35, i32 %tmp34

]]></Node>
<StgValue><ssdm name="n_x"/></StgValue>
</operation>

<operation id="421" st_id="47" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:69 %n_y = fadd i32 %tmp37, i32 %tmp36

]]></Node>
<StgValue><ssdm name="n_y"/></StgValue>
</operation>

<operation id="422" st_id="47" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:89 %n_z = fadd i32 %tmp39, i32 %tmp38

]]></Node>
<StgValue><ssdm name="n_z"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="423" st_id="48" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:42 %n_x = fadd i32 %tmp35, i32 %tmp34

]]></Node>
<StgValue><ssdm name="n_x"/></StgValue>
</operation>

<operation id="424" st_id="48" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:69 %n_y = fadd i32 %tmp37, i32 %tmp36

]]></Node>
<StgValue><ssdm name="n_y"/></StgValue>
</operation>

<operation id="425" st_id="48" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:89 %n_z = fadd i32 %tmp39, i32 %tmp38

]]></Node>
<StgValue><ssdm name="n_z"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="426" st_id="49" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:42 %n_x = fadd i32 %tmp35, i32 %tmp34

]]></Node>
<StgValue><ssdm name="n_x"/></StgValue>
</operation>

<operation id="427" st_id="49" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:69 %n_y = fadd i32 %tmp37, i32 %tmp36

]]></Node>
<StgValue><ssdm name="n_y"/></StgValue>
</operation>

<operation id="428" st_id="49" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:89 %n_z = fadd i32 %tmp39, i32 %tmp38

]]></Node>
<StgValue><ssdm name="n_z"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="429" st_id="50" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:42 %n_x = fadd i32 %tmp35, i32 %tmp34

]]></Node>
<StgValue><ssdm name="n_x"/></StgValue>
</operation>

<operation id="430" st_id="50" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:69 %n_y = fadd i32 %tmp37, i32 %tmp36

]]></Node>
<StgValue><ssdm name="n_y"/></StgValue>
</operation>

<operation id="431" st_id="50" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:89 %n_z = fadd i32 %tmp39, i32 %tmp38

]]></Node>
<StgValue><ssdm name="n_z"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="432" st_id="51" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:42 %n_x = fadd i32 %tmp35, i32 %tmp34

]]></Node>
<StgValue><ssdm name="n_x"/></StgValue>
</operation>

<operation id="433" st_id="51" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:69 %n_y = fadd i32 %tmp37, i32 %tmp36

]]></Node>
<StgValue><ssdm name="n_y"/></StgValue>
</operation>

<operation id="434" st_id="51" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:89 %n_z = fadd i32 %tmp39, i32 %tmp38

]]></Node>
<StgValue><ssdm name="n_z"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="435" st_id="52" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:91 %mul46 = fmul i32 %n_y, i32 %n_y

]]></Node>
<StgValue><ssdm name="mul46"/></StgValue>
</operation>

<operation id="436" st_id="52" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:92 %mul47 = fmul i32 %n_z, i32 %n_z

]]></Node>
<StgValue><ssdm name="mul47"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="437" st_id="53" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:91 %mul46 = fmul i32 %n_y, i32 %n_y

]]></Node>
<StgValue><ssdm name="mul46"/></StgValue>
</operation>

<operation id="438" st_id="53" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:92 %mul47 = fmul i32 %n_z, i32 %n_z

]]></Node>
<StgValue><ssdm name="mul47"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="439" st_id="54" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:91 %mul46 = fmul i32 %n_y, i32 %n_y

]]></Node>
<StgValue><ssdm name="mul46"/></StgValue>
</operation>

<operation id="440" st_id="54" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:92 %mul47 = fmul i32 %n_z, i32 %n_z

]]></Node>
<StgValue><ssdm name="mul47"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="441" st_id="55" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:91 %mul46 = fmul i32 %n_y, i32 %n_y

]]></Node>
<StgValue><ssdm name="mul46"/></StgValue>
</operation>

<operation id="442" st_id="55" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:92 %mul47 = fmul i32 %n_z, i32 %n_z

]]></Node>
<StgValue><ssdm name="mul47"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="443" st_id="56" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:93 %tmp40 = fadd i32 %mul46, i32 %mul47

]]></Node>
<StgValue><ssdm name="tmp40"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="444" st_id="57" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:90 %mul45 = fmul i32 %n_x, i32 %n_x

]]></Node>
<StgValue><ssdm name="mul45"/></StgValue>
</operation>

<operation id="445" st_id="57" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:93 %tmp40 = fadd i32 %mul46, i32 %mul47

]]></Node>
<StgValue><ssdm name="tmp40"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="446" st_id="58" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:90 %mul45 = fmul i32 %n_x, i32 %n_x

]]></Node>
<StgValue><ssdm name="mul45"/></StgValue>
</operation>

<operation id="447" st_id="58" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:93 %tmp40 = fadd i32 %mul46, i32 %mul47

]]></Node>
<StgValue><ssdm name="tmp40"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="448" st_id="59" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:90 %mul45 = fmul i32 %n_x, i32 %n_x

]]></Node>
<StgValue><ssdm name="mul45"/></StgValue>
</operation>

<operation id="449" st_id="59" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:93 %tmp40 = fadd i32 %mul46, i32 %mul47

]]></Node>
<StgValue><ssdm name="tmp40"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="450" st_id="60" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:90 %mul45 = fmul i32 %n_x, i32 %n_x

]]></Node>
<StgValue><ssdm name="mul45"/></StgValue>
</operation>

<operation id="451" st_id="60" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:93 %tmp40 = fadd i32 %mul46, i32 %mul47

]]></Node>
<StgValue><ssdm name="tmp40"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="452" st_id="61" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:94 %n_assign = fadd i32 %tmp40, i32 %mul45

]]></Node>
<StgValue><ssdm name="n_assign"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="453" st_id="62" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:94 %n_assign = fadd i32 %tmp40, i32 %mul45

]]></Node>
<StgValue><ssdm name="n_assign"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="454" st_id="63" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:94 %n_assign = fadd i32 %tmp40, i32 %mul45

]]></Node>
<StgValue><ssdm name="n_assign"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="455" st_id="64" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:94 %n_assign = fadd i32 %tmp40, i32 %mul45

]]></Node>
<StgValue><ssdm name="n_assign"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="456" st_id="65" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:94 %n_assign = fadd i32 %tmp40, i32 %mul45

]]></Node>
<StgValue><ssdm name="n_assign"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="457" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32">
<![CDATA[
if.then172:95 %y = bitcast i32 %n_assign

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="458" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then172:96 %lshr_ln = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %y, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="459" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="31">
<![CDATA[
if.then172:97 %zext_ln15 = zext i31 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln15"/></StgValue>
</operation>

<operation id="460" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:98 %sub_ln15 = sub i32 1597463007, i32 %zext_ln15

]]></Node>
<StgValue><ssdm name="sub_ln15"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="461" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32">
<![CDATA[
if.then172:99 %bitcast_ln15 = bitcast i32 %sub_ln15

]]></Node>
<StgValue><ssdm name="bitcast_ln15"/></StgValue>
</operation>

<operation id="462" st_id="67" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:100 %tmp41 = fmul i32 %n_assign, i32 0.5

]]></Node>
<StgValue><ssdm name="tmp41"/></StgValue>
</operation>

<operation id="463" st_id="67" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:101 %tmp42 = fmul i32 %bitcast_ln15, i32 %bitcast_ln15

]]></Node>
<StgValue><ssdm name="tmp42"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="464" st_id="68" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:100 %tmp41 = fmul i32 %n_assign, i32 0.5

]]></Node>
<StgValue><ssdm name="tmp41"/></StgValue>
</operation>

<operation id="465" st_id="68" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:101 %tmp42 = fmul i32 %bitcast_ln15, i32 %bitcast_ln15

]]></Node>
<StgValue><ssdm name="tmp42"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="466" st_id="69" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:100 %tmp41 = fmul i32 %n_assign, i32 0.5

]]></Node>
<StgValue><ssdm name="tmp41"/></StgValue>
</operation>

<operation id="467" st_id="69" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:101 %tmp42 = fmul i32 %bitcast_ln15, i32 %bitcast_ln15

]]></Node>
<StgValue><ssdm name="tmp42"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="468" st_id="70" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:100 %tmp41 = fmul i32 %n_assign, i32 0.5

]]></Node>
<StgValue><ssdm name="tmp41"/></StgValue>
</operation>

<operation id="469" st_id="70" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:101 %tmp42 = fmul i32 %bitcast_ln15, i32 %bitcast_ln15

]]></Node>
<StgValue><ssdm name="tmp42"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="470" st_id="71" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:102 %mul2_i = fmul i32 %tmp42, i32 %tmp41

]]></Node>
<StgValue><ssdm name="mul2_i"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="471" st_id="72" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:102 %mul2_i = fmul i32 %tmp42, i32 %tmp41

]]></Node>
<StgValue><ssdm name="mul2_i"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="472" st_id="73" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:102 %mul2_i = fmul i32 %tmp42, i32 %tmp41

]]></Node>
<StgValue><ssdm name="mul2_i"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="473" st_id="74" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:102 %mul2_i = fmul i32 %tmp42, i32 %tmp41

]]></Node>
<StgValue><ssdm name="mul2_i"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="474" st_id="75" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:103 %sub3_i = fsub i32 1.5, i32 %mul2_i

]]></Node>
<StgValue><ssdm name="sub3_i"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="475" st_id="76" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:103 %sub3_i = fsub i32 1.5, i32 %mul2_i

]]></Node>
<StgValue><ssdm name="sub3_i"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="476" st_id="77" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:103 %sub3_i = fsub i32 1.5, i32 %mul2_i

]]></Node>
<StgValue><ssdm name="sub3_i"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="477" st_id="78" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:103 %sub3_i = fsub i32 1.5, i32 %mul2_i

]]></Node>
<StgValue><ssdm name="sub3_i"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="478" st_id="79" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:103 %sub3_i = fsub i32 1.5, i32 %mul2_i

]]></Node>
<StgValue><ssdm name="sub3_i"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="479" st_id="80" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:104 %mod = fmul i32 %bitcast_ln15, i32 %sub3_i

]]></Node>
<StgValue><ssdm name="mod"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="480" st_id="81" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:104 %mod = fmul i32 %bitcast_ln15, i32 %sub3_i

]]></Node>
<StgValue><ssdm name="mod"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="481" st_id="82" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:104 %mod = fmul i32 %bitcast_ln15, i32 %sub3_i

]]></Node>
<StgValue><ssdm name="mod"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="482" st_id="83" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:104 %mod = fmul i32 %bitcast_ln15, i32 %sub3_i

]]></Node>
<StgValue><ssdm name="mod"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="483" st_id="84" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:109 %mul48 = fmul i32 %n_x, i32 %mod

]]></Node>
<StgValue><ssdm name="mul48"/></StgValue>
</operation>

<operation id="484" st_id="84" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:111 %mul49 = fmul i32 %n_y, i32 %mod

]]></Node>
<StgValue><ssdm name="mul49"/></StgValue>
</operation>

<operation id="485" st_id="84" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:114 %mul50 = fmul i32 %n_z, i32 %mod

]]></Node>
<StgValue><ssdm name="mul50"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="486" st_id="85" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:109 %mul48 = fmul i32 %n_x, i32 %mod

]]></Node>
<StgValue><ssdm name="mul48"/></StgValue>
</operation>

<operation id="487" st_id="85" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:111 %mul49 = fmul i32 %n_y, i32 %mod

]]></Node>
<StgValue><ssdm name="mul49"/></StgValue>
</operation>

<operation id="488" st_id="85" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:114 %mul50 = fmul i32 %n_z, i32 %mod

]]></Node>
<StgValue><ssdm name="mul50"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="489" st_id="86" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:109 %mul48 = fmul i32 %n_x, i32 %mod

]]></Node>
<StgValue><ssdm name="mul48"/></StgValue>
</operation>

<operation id="490" st_id="86" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:111 %mul49 = fmul i32 %n_y, i32 %mod

]]></Node>
<StgValue><ssdm name="mul49"/></StgValue>
</operation>

<operation id="491" st_id="86" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:114 %mul50 = fmul i32 %n_z, i32 %mod

]]></Node>
<StgValue><ssdm name="mul50"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="492" st_id="87" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:109 %mul48 = fmul i32 %n_x, i32 %mod

]]></Node>
<StgValue><ssdm name="mul48"/></StgValue>
</operation>

<operation id="493" st_id="87" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:111 %mul49 = fmul i32 %n_y, i32 %mod

]]></Node>
<StgValue><ssdm name="mul49"/></StgValue>
</operation>

<operation id="494" st_id="87" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then172:114 %mul50 = fmul i32 %n_z, i32 %mod

]]></Node>
<StgValue><ssdm name="mul50"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="495" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then172:110 %store_ln149 = store i32 %mul48, i7 %buff_4_addr

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="496" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then172:112 %buff_addr_4 = getelementptr i32 %buff, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="buff_addr_4"/></StgValue>
</operation>

<operation id="497" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then172:113 %store_ln150 = store i32 %mul49, i7 %buff_addr_4

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="498" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then172:115 %buff_1_addr_4 = getelementptr i32 %buff_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="buff_1_addr_4"/></StgValue>
</operation>

<operation id="499" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then172:116 %store_ln151 = store i32 %mul50, i7 %buff_1_addr_4

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="500" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0">
<![CDATA[
if.then172:120 %br_ln155 = br void %if.end255

]]></Node>
<StgValue><ssdm name="br_ln155"/></StgValue>
</operation>

<operation id="501" st_id="88" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.end255:0 %empty_32 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr, i32 8

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="502" st_id="89" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0">
<![CDATA[
if.end255:1 %call_ln31 = call void @dma_master_test_Pipeline_5, i32 %gmem, i62 %trunc_ln, i32 %buff, i32 %buff_1, i32 %buff_2, i32 %buff_3, i32 %buff_4

]]></Node>
<StgValue><ssdm name="call_ln31"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="503" st_id="90" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0">
<![CDATA[
if.end255:1 %call_ln31 = call void @dma_master_test_Pipeline_5, i32 %gmem, i62 %trunc_ln, i32 %buff, i32 %buff_1, i32 %buff_2, i32 %buff_3, i32 %buff_4

]]></Node>
<StgValue><ssdm name="call_ln31"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="504" st_id="91" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.end255:2 %empty_33 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="505" st_id="92" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.end255:2 %empty_33 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="506" st_id="93" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.end255:2 %empty_33 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="507" st_id="94" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.end255:2 %empty_33 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="508" st_id="95" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.end255:2 %empty_33 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="509" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0">
<![CDATA[
if.end255:3 %ret_ln162 = ret

]]></Node>
<StgValue><ssdm name="ret_ln162"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
