
# ##############################################################################
# Created by Base System Builder Wizard for Xilinx EDK 10.1.03 Build EDK_K_SP3.6
# Mon Jan 26 13:25:50 2009
# Target Board:  Custom
# Family:    virtex5
# Device:    xc5vfx70t
# Package:   ff1136
# Speed Grade:  -1
# Processor: ppc440_0
# Processor clock frequency: 125.00 MHz
# Bus clock frequency: 125.00 MHz
# On Chip Memory :  64 KB
# ##############################################################################
 PARAMETER VERSION = 2.1.0


 PORT CLK_BPM_125_INT_P = CLK_BPM_125_INT_P, DIR = I, SIGIS = CLK, CLK_FREQ = 125000000
 PORT CLK_BPM_125_INT_N = CLK_BPM_125_INT_N, DIR = I, SIGIS = CLK, CLK_FREQ = 125000000
 PORT CLK_BPM_200_IDL_P = CLK_BPM_200_IDL_P, DIR = I, SIGIS = CLK, CLK_FREQ = 200000000
 PORT CLK_BPM_200_IDL_N = CLK_BPM_200_IDL_N, DIR = I, SIGIS = CLK, CLK_FREQ = 200000000
 PORT CLK_BPM_250_INT_P = CLK_BPM_250_INT_P, DIR = I, SIGIS = CLK, CLK_FREQ = 250000000
 PORT CLK_BPM_250_INT_N = CLK_BPM_250_INT_N, DIR = I, SIGIS = CLK, CLK_FREQ = 250000000
 PORT BPM_FP_LED = BPM_CFG_COM_3_DEV_READY & fp_led[2] & fp_led[1] & fp_led[0], DIR = O, VEC = [3:0]
 PORT BPM_JMP = intc_irq & jmp[1] & jmp[0] & BUNCH_TRAIN_DONE, DIR = O, VEC = [3:0]
 PORT BPM_CFG_COM_0_UART_TX = BPM_CFG_COM_0_UART_TX, DIR = O
 PORT BPM_CFG_COM_1_UART_RX = BPM_CFG_COM_1_UART_RX, DIR = I
 PORT BPM_CFG_COM_2_DEV_READY = BPM_CFG_COM_2_DEV_READY, DIR = I
 PORT BPM_CFG_COM_3_DEV_READY = BPM_CFG_COM_3_DEV_READY, DIR = I
 PORT BPM_CFG_COM_4_GA = BPM_CFG_COM_4_GA, DIR = I
 PORT FL_CLK_P = FL_CLK_P, DIR = O
 PORT FL_CLK_N = FL_CLK_N, DIR = O
 PORT FL_IDLE_P = FL_IDLE_P, DIR = I
 PORT FL_IDLE_N = FL_IDLE_N, DIR = I
 PORT FL_SDO_P = FL_SDO_P, DIR = O
 PORT FL_SDO_N = FL_SDO_N, DIR = O
 PORT FL_SDI_P = FL_SDI_P, DIR = I
 PORT FL_SDI_N = FL_SDI_N, DIR = I
 PORT ADC_HCK_P = ADC_HCK_P, DIR = I
 PORT ADC_HCK_N = ADC_HCK_N, DIR = I
 PORT ADC_TRIG_PB_P = ADC_TRIG_PB_P, DIR = I
 PORT ADC_TRIG_PB_N = ADC_TRIG_PB_N, DIR = I
 PORT ADC_TRIG_BP_P = ADC_TRIG_BP_P, DIR = I
 PORT ADC_TRIG_BP_N = ADC_TRIG_BP_N, DIR = I
 PORT ADC_TRIG_SYS_P = ADC_TRIG_SYS_P, DIR = I
 PORT ADC_TRIG_SYS_N = ADC_TRIG_SYS_N, DIR = I
 PORT ADC_0_CK_P = ADC_0_CK_P, DIR = I
 PORT ADC_0_CK_N = ADC_0_CK_N, DIR = I
 PORT ADC_0_D_P = ADC_0_D_P, DIR = I, VEC = [15:0]
 PORT ADC_0_D_N = ADC_0_D_N, DIR = I, VEC = [15:0]
 PORT ADC_1_CK_P = ADC_1_CK_P, DIR = I
 PORT ADC_1_CK_N = ADC_1_CK_N, DIR = I
 PORT ADC_1_D_P = ADC_1_D_P, DIR = I, VEC = [15:0]
 PORT ADC_1_D_N = ADC_1_D_N, DIR = I, VEC = [15:0]
 PORT ADC_2_CK_P = ADC_2_CK_P, DIR = I
 PORT ADC_2_CK_N = ADC_2_CK_N, DIR = I
 PORT ADC_2_D_P = ADC_2_D_P, DIR = I, VEC = [15:0]
 PORT ADC_2_D_N = ADC_2_D_N, DIR = I, VEC = [15:0]
 PORT ADC_3_CK_P = ADC_3_CK_P, DIR = I
 PORT ADC_3_CK_N = ADC_3_CK_N, DIR = I
 PORT ADC_3_D_P = ADC_3_D_P, DIR = I, VEC = [15:0]
 PORT ADC_3_D_N = ADC_3_D_N, DIR = I, VEC = [15:0]
 PORT ADC_4_CK_P = ADC_4_CK_P, DIR = I
 PORT ADC_4_CK_N = ADC_4_CK_N, DIR = I
 PORT ADC_4_D_P = ADC_4_D_P, DIR = I, VEC = [15:0]
 PORT ADC_4_D_N = ADC_4_D_N, DIR = I, VEC = [15:0]
 PORT ADC_5_CK_P = ADC_5_CK_P, DIR = I
 PORT ADC_5_CK_N = ADC_5_CK_N, DIR = I
 PORT ADC_5_D_P = ADC_5_D_P, DIR = I, VEC = [15:0]
 PORT ADC_5_D_N = ADC_5_D_N, DIR = I, VEC = [15:0]
 PORT CLK_BPM_125_MGT_18_P = CLK_BPM_125_MGT_18_P, DIR = I, SIGIS = CLK, CLK_FREQ = 125000000
 PORT CLK_BPM_125_MGT_18_N = CLK_BPM_125_MGT_18_N, DIR = I, SIGIS = CLK, CLK_FREQ = 125000000
 PORT CLK_BPM_125_MGT_9F_P = CLK_BPM_125_MGT_9F_P, DIR = I, SIGIS = CLK, CLK_FREQ = 125000000
 PORT CLK_BPM_125_MGT_9F_N = CLK_BPM_125_MGT_9F_N, DIR = I, SIGIS = CLK, CLK_FREQ = 125000000
 PORT CLK_BPM_150_MGT_P = CLK_BPM_150_MGT_P, DIR = I, SIGIS = CLK, CLK_FREQ = 150000000
 PORT CLK_BPM_150_MGT_N = CLK_BPM_150_MGT_N, DIR = I, SIGIS = CLK, CLK_FREQ = 150000000
 PORT SYS_BPM_1MGT_P = SYS_BPM_1MGT_P, DIR = I
 PORT SYS_BPM_1MGT_N = SYS_BPM_1MGT_N, DIR = I
 PORT BPM_SYS_1MGT_P = BPM_SYS_1MGT_P, DIR = O
 PORT BPM_SYS_1MGT_N = BPM_SYS_1MGT_N, DIR = O
 PORT BPM2_BPM1_1MGT_P = BPM2_BPM1_1MGT_P, DIR = I
 PORT BPM2_BPM1_1MGT_N = BPM2_BPM1_1MGT_N, DIR = I
 PORT BPM1_BPM2_1MGT_P = BPM1_BPM2_1MGT_P, DIR = O
 PORT BPM1_BPM2_1MGT_N = BPM1_BPM2_1MGT_N, DIR = O
 PORT BP_BPM_I2C_SCL = BP_BPM_I2C_SCL, DIR = I
 PORT BPM_BP_I2C_SCL = BPM_BP_I2C_SCL, DIR = O
 PORT BP_BPM_I2C_SDA = BP_BPM_I2C_SDA, DIR = I
 PORT BPM_BP_I2C_SDA = BPM_BP_I2C_SDA, DIR = O
 PORT BPM_BP_MSP_B = BPM_BP_MSP_B, DIR = O
 PORT P0_2MGT_RX0_P = P0_2MGT_RX0_P, DIR = I
 PORT P0_2MGT_RX0_N = P0_2MGT_RX0_N, DIR = I
 PORT P0_2MGT_TX0_P = P0_2MGT_TX0_P, DIR = O
 PORT P0_2MGT_TX0_N = P0_2MGT_TX0_N, DIR = O
 PORT P0_2MGT_RX1_P = P0_2MGT_RX1_P, DIR = I
 PORT P0_2MGT_RX1_N = P0_2MGT_RX1_N, DIR = I
 PORT P0_2MGT_TX1_P = P0_2MGT_TX1_P, DIR = O
 PORT P0_2MGT_TX1_N = P0_2MGT_TX1_N, DIR = O
 PORT BPM_BPM_RX_MGT0_P = BPM_BPM_RX_MGT0_P, DIR = I
 PORT BPM_BPM_RX_MGT1_P = BPM_BPM_RX_MGT1_P, DIR = I
# PORT BPM_BPM_RX_MGT2_P = BPM_BPM_RX_MGT2_P, DIR = I
# PORT BPM_BPM_RX_MGT3_P = BPM_BPM_RX_MGT3_P, DIR = I
 PORT BPM_BPM_RX_MGT0_N = BPM_BPM_RX_MGT0_N, DIR = I
 PORT BPM_BPM_RX_MGT1_N = BPM_BPM_RX_MGT1_N, DIR = I
# PORT BPM_BPM_RX_MGT2_N = BPM_BPM_RX_MGT2_N, DIR = I
# PORT BPM_BPM_RX_MGT3_N = BPM_BPM_RX_MGT3_N, DIR = I
 PORT BPM_BPM_TX_MGT0_P = BPM_BPM_TX_MGT0_P, DIR = O
 PORT BPM_BPM_TX_MGT1_P = BPM_BPM_TX_MGT1_P, DIR = O
# PORT BPM_BPM_TX_MGT2_P = BPM_BPM_TX_MGT2_P, DIR = O
# PORT BPM_BPM_TX_MGT3_P = BPM_BPM_TX_MGT3_P, DIR = O
 PORT BPM_BPM_TX_MGT0_N = BPM_BPM_TX_MGT0_N, DIR = O
 PORT BPM_BPM_TX_MGT1_N = BPM_BPM_TX_MGT1_N, DIR = O
# PORT BPM_BPM_TX_MGT2_N = BPM_BPM_TX_MGT2_N, DIR = O
# PORT BPM_BPM_TX_MGT3_N = BPM_BPM_TX_MGT3_N, DIR = O
# PORT PB_BPM_5_P = PB_BPM_5_P, DIR = I
# PORT PB_BPM_5_N = PB_BPM_5_N, DIR = I
# PORT PB_BPM_7_P = PB_BPM_7_P, DIR = I
# PORT PB_BPM_7_N = PB_BPM_7_N, DIR = I
# PORT BPM_PB_5_P = BPM_PB_5_P, DIR = O
# PORT BPM_PB_5_N = BPM_PB_5_N, DIR = O
# PORT BPM_PB_7_P = BPM_PB_7_P, DIR = O
# PORT BPM_PB_7_N = BPM_PB_7_N, DIR = O
 PORT BPM_EEPROM_WP = BPM_EEPROM_WP, DIR = O
 PORT BPM_EEPROM_SCL = BPM_EEPROM_SCL, DIR = O
 PORT BPM_EEPROM_SDA = BPM_EEPROM_SDA, DIR = IO, THREE_STATE = FALSE


BEGIN clock
 PARAMETER INSTANCE = clock_inst
 PARAMETER HW_VER = 1.00.a
 PORT i_clk_125MHz_p = CLK_BPM_125_INT_P
 PORT i_clk_125MHz_n = CLK_BPM_125_INT_N
 PORT i_clk_200MHz_p = CLK_BPM_200_IDL_P
 PORT i_clk_200MHz_n = CLK_BPM_200_IDL_N
 PORT i_clk_250MHz_p = CLK_BPM_250_INT_P
 PORT i_clk_250MHz_n = CLK_BPM_250_INT_N
 PORT i_clk_125MHz_mgt_18_p = CLK_BPM_125_MGT_18_P
 PORT i_clk_125MHz_mgt_18_n = CLK_BPM_125_MGT_18_N
 PORT i_clk_125MHz_mgt_9f_p = CLK_BPM_125_MGT_9F_P
 PORT i_clk_125MHz_mgt_9f_n = CLK_BPM_125_MGT_9F_N
 PORT i_clk_150MHz_mgt_p = CLK_BPM_150_MGT_P
 PORT i_clk_150MHz_mgt_n = CLK_BPM_150_MGT_N
 PORT clk_ppc = clk_ppc
 PORT rst_125MHz = rst_125MHz
 PORT clk_125MHz = clk_125MHz
 PORT clk_125MHz_mgt_9f = clk_bpm_125_mgt_9f
END

# PORT clk_125MHz_mgt_18 = clk_bpm_125_mgt_18
BEGIN proc_sys_reset
 PARAMETER INSTANCE = reset_sys_inst
 PARAMETER HW_VER = 3.00.a
 PORT Slowest_sync_clk = clk_125MHz
 PORT Bus_Struct_Reset = sys_bus_reset
 PORT Aux_Reset_In = rst_125MHz
 PORT Dcm_locked = net_vcc
END

BEGIN proc_sys_reset
 PARAMETER INSTANCE = reset_ppc_inst
 PARAMETER HW_VER = 3.00.a
 PARAMETER C_EXT_RESET_HIGH = 0
 BUS_INTERFACE RESETPPC0 = reset_ppc
 PORT Slowest_sync_clk = clk_125MHz
 PORT Ext_Reset_In = BPM_CFG_COM_3_DEV_READY
 PORT Aux_Reset_In = sys_bus_reset
 PORT Dcm_locked = net_vcc
END

BEGIN jtagppc_cntlr
 PARAMETER INSTANCE = jtagppc_cntlr_inst
 PARAMETER HW_VER = 2.01.c
 BUS_INTERFACE JTAGPPC0 = jtag_ppc
END

BEGIN ppc440_virtex5
 PARAMETER INSTANCE = ppc440_inst
 PARAMETER HW_VER = 1.01.a
 PARAMETER C_IDCR_BASEADDR = 0b0000000000
 PARAMETER C_IDCR_HIGHADDR = 0b0011111111
 PARAMETER C_SPLB0_NUM_MPLB_ADDR_RNG = 0
 PARAMETER C_SPLB1_NUM_MPLB_ADDR_RNG = 0
 PARAMETER C_APU_CONTROL = 0b00000000000000001
 BUS_INTERFACE MPLB = plb
 BUS_INTERFACE JTAGPPC = jtag_ppc
 BUS_INTERFACE RESETPPC = reset_ppc
 BUS_INTERFACE MFCB = fcb
 PORT CPMC440CLKEN = net_vcc
 PORT CPMC440CLK = clk_ppc
 PORT CPMINTERCONNECTCLKEN = net_vcc
 PORT CPMINTERCONNECTCLKNTO1 = net_vcc
 PORT CPMINTERCONNECTCLK = clk_ppc
 PORT CPMPPCMPLBCLK = clk_125MHz
 PORT CPMPPCS0PLBCLK = clk_125MHz
 PORT CPMPPCS1PLBCLK = clk_125MHz
 PORT CPMDCRCLK = clk_125MHz
 PORT EICC440EXTIRQ = intc_irq
END

BEGIN fcb_v20
 PARAMETER INSTANCE = fcb
 PARAMETER HW_VER = 1.00.a
 PORT SYS_RST = rst_125MHz
 PORT FCB_CLK = clk_125MHz
END

BEGIN apu_fpu_virtex5
 PARAMETER INSTANCE = apu_fpu_inst
 PARAMETER HW_VER = 1.01.a
 PARAMETER C_DOUBLE_PRECISION = 1
 BUS_INTERFACE SFCB2 = fcb
END

BEGIN plb_v46
 PARAMETER INSTANCE = plb
 PARAMETER C_DCR_INTFCE = 0
 PARAMETER HW_VER = 1.05.a
 PORT PLB_Clk = clk_125MHz
 PORT SYS_Rst = sys_bus_reset
END

BEGIN version_date
 PARAMETER INSTANCE = version_date_inst
 PARAMETER HW_VER = 2.00.a
 PARAMETER C_VERSION = 0x01000000
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x000003FF
 PARAMETER C_VERSION_MAJOR = CBPM
 PARAMETER C_VERSION_MINOR = EXFEL
 BUS_INTERFACE SPLB = plb
END

BEGIN xps_intc
 PARAMETER INSTANCE = intc_inst
 PARAMETER HW_VER = 2.01.a
 PARAMETER C_BASEADDR = 0x81800000
 PARAMETER C_HIGHADDR = 0x8180ffff
 PARAMETER C_IRQ_IS_LEVEL = 1
 PARAMETER C_HAS_IVR = 0
 PARAMETER C_HAS_SIE = 0
 PARAMETER C_HAS_CIE = 0
 BUS_INTERFACE SPLB = plb
 PORT Irq = intc_irq
 PORT Intr = uart_irq & sys_init_inst_o_int & BUNCH_TRAIN_DONE
END

BEGIN xps_bram_if_cntlr
 PARAMETER INSTANCE = bram_cntlr_inst
 PARAMETER HW_VER = 1.00.b
 PARAMETER C_BASEADDR = 0xffff0000
 PARAMETER C_HIGHADDR = 0xffffffff
 PARAMETER C_SPLB_NATIVE_DWIDTH = 64
 PARAMETER C_SPLB_P2P = 0
 PARAMETER C_SPLB_SUPPORT_BURSTS = 1
 BUS_INTERFACE SPLB = plb
 BUS_INTERFACE PORTA = bram1_port
END

BEGIN bram_block
 PARAMETER INSTANCE = bram_inst
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = bram1_port
END

BEGIN xps_uartlite
 PARAMETER INSTANCE = uart_inst
 PARAMETER HW_VER = 1.02.a
 PARAMETER C_BASEADDR = 0x84000000
 PARAMETER C_HIGHADDR = 0x8400ffff
 PARAMETER C_SPLB_CLK_FREQ_HZ = 125000000
 PARAMETER C_USE_PARITY = 0
 PARAMETER C_BAUDRATE = 115200
 BUS_INTERFACE SPLB = plb
 PORT TX = BPM_CFG_COM_0_UART_TX
 PORT RX = BPM_CFG_COM_1_UART_RX
 PORT Interrupt = uart_irq
END

BEGIN psi_plbovergtx
 PARAMETER INSTANCE = gpac_plbovergtx_inst
 PARAMETER HW_VER = 2.03.a
 PARAMETER C_GTX0_ENA = 1
 PARAMETER C_GTX0_TYPE = 1
 PARAMETER C_GTX_125_BAUD_RATE = 5000000
 BUS_INTERFACE MPLB0 = plb
 PORT I_GTX_CLK = clk_bpm_125_mgt_9f
 PORT I_GTX0_RX_P = SYS_BPM_1MGT_P
 PORT I_GTX0_RX_N = SYS_BPM_1MGT_N
 PORT O_GTX0_TX_P = BPM_SYS_1MGT_P
 PORT O_GTX0_TX_N = BPM_SYS_1MGT_N
 PORT I_GTX1_RX_P = BPM2_BPM1_1MGT_P
 PORT I_GTX1_RX_N = BPM2_BPM1_1MGT_N
 PORT O_GTX1_TX_P = BPM1_BPM2_1MGT_P
 PORT O_GTX1_TX_N = BPM1_BPM2_1MGT_N
 PORT I_GTX0_INT = BUNCH_TRAIN_DONE
END

BEGIN xps_gpio
 PARAMETER INSTANCE = led_inst
 PARAMETER HW_VER = 2.00.a
 PARAMETER C_BASEADDR = 0x00001000
 PARAMETER C_HIGHADDR = 0x000013FF
 PARAMETER C_GPIO_WIDTH = 4
 PARAMETER C_TRI_DEFAULT = 0x00000000
 BUS_INTERFACE SPLB = plb
 PORT GPIO_IO_O = fp_led
END

BEGIN xps_gpio
 PARAMETER INSTANCE = jmp_inst
 PARAMETER HW_VER = 2.00.a
 PARAMETER C_BASEADDR = 0x00001400
 PARAMETER C_HIGHADDR = 0x000017FF
 PARAMETER C_GPIO_WIDTH = 3
 PARAMETER C_TRI_DEFAULT = 0x00000000
 BUS_INTERFACE SPLB = plb
 PORT GPIO_IO_O = jmp
END

BEGIN plb46_to_fastlink_mmap
 PARAMETER INSTANCE = plb46_to_fastlink_mmap_inst
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_MEM0_BASEADDR = 0x00010000
 PARAMETER C_MEM0_HIGHADDR = 0x0001ffff
 PARAMETER C_BASEADDR = 0x00020000
 PARAMETER C_HIGHADDR = 0x00023FFF
 BUS_INTERFACE SPLB = plb
 PORT i_update = BUNCH_TRAIN_DONE
 PORT o_fl_clk_p = FL_CLK_P
 PORT o_fl_clk_n = FL_CLK_N
 PORT i_fl_idle_p = FL_IDLE_P
 PORT i_fl_idle_n = FL_IDLE_N
 PORT o_fl_sdo_p = FL_SDO_P
 PORT o_fl_sdo_n = FL_SDO_N
 PORT i_fl_sdi_p = FL_SDI_P
 PORT i_fl_sdi_n = FL_SDI_N
END

BEGIN plb46_to_iic_mmap
 PARAMETER INSTANCE = plb46_to_iic_mmap_inst
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x00050000
 PARAMETER C_HIGHADDR = 0x0005ffff
 PARAMETER C_MEM0_BASEADDR = 0x00040000
 PARAMETER C_MEM0_HIGHADDR = 0x0004ffff
 BUS_INTERFACE SPLB = plb
 PORT o_i2c_scl_tx = BPM_BP_I2C_SCL
 PORT o_i2c_sda_tx = BPM_BP_I2C_SDA
 PORT i_i2c_sda_rx = BP_BPM_I2C_SDA
 PORT i_i2c_scl_rx = BP_BPM_I2C_SCL
 PORT i_update = BUNCH_TRAIN_DONE
END

BEGIN sys_init
 PARAMETER INSTANCE = sys_init_inst
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x00030000
 PARAMETER C_HIGHADDR = 0x000300FF
 PARAMETER C_MEM0_BASEADDR = 0x00038000
 PARAMETER C_MEM0_HIGHADDR = 0x00039FFF
 BUS_INTERFACE SPLB = plb
 PORT o_int = sys_init_inst_o_int
END

BEGIN bram_block
 PARAMETER INSTANCE = meas_bram_inst
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = meas_inst_PORTA
END

BEGIN xps_bram_if_cntlr
 PARAMETER INSTANCE = meas_bram_cntlr_inst
 PARAMETER HW_VER = 1.00.b
 PARAMETER C_BASEADDR = 0x00070000
 PARAMETER C_HIGHADDR = 0x0007FFFF
 PARAMETER C_SPLB_NATIVE_DWIDTH = 32
 BUS_INTERFACE SPLB = plb
 BUS_INTERFACE PORTA = meas_inst_PORTA
END

BEGIN bpm_cav_exfel
 PARAMETER INSTANCE = bpm_cav_exfel_inst
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x00060000
 PARAMETER C_HIGHADDR = 0x0006FFFF
 PARAMETER C_MEM0_BASEADDR = 0x00100000
 PARAMETER C_MEM0_HIGHADDR = 0x001FFFFF
 BUS_INTERFACE SPLB = plb
 PORT ADC_HCK_P = ADC_HCK_P
 PORT ADC_HCK_N = ADC_HCK_N
 PORT ADC_TRIG_BP_P = ADC_TRIG_BP_P
 PORT ADC_TRIG_BP_N = ADC_TRIG_BP_N
 PORT ADC_TRIG_PB_P = ADC_TRIG_PB_P
 PORT ADC_TRIG_PB_N = ADC_TRIG_PB_N
 PORT ADC_TRIG_SYS_P = ADC_TRIG_SYS_P
 PORT ADC_TRIG_SYS_N = ADC_TRIG_SYS_N
 PORT ADC_0_CK_P = ADC_0_CK_P
 PORT ADC_0_CK_N = ADC_0_CK_N
 PORT ADC_0_D_P = ADC_0_D_P
 PORT ADC_0_D_N = ADC_0_D_N
 PORT ADC_1_CK_P = ADC_1_CK_P
 PORT ADC_1_CK_N = ADC_1_CK_N
 PORT ADC_1_D_P = ADC_1_D_P
 PORT ADC_1_D_N = ADC_1_D_N
 PORT ADC_2_CK_P = ADC_2_CK_P
 PORT ADC_2_CK_N = ADC_2_CK_N
 PORT ADC_2_D_P = ADC_2_D_P
 PORT ADC_2_D_N = ADC_2_D_N
 PORT ADC_3_CK_P = ADC_3_CK_P
 PORT ADC_3_CK_N = ADC_3_CK_N
 PORT ADC_3_D_P = ADC_3_D_P
 PORT ADC_3_D_N = ADC_3_D_N
 PORT ADC_4_CK_P = ADC_4_CK_P
 PORT ADC_4_CK_N = ADC_4_CK_N
 PORT ADC_4_D_P = ADC_4_D_P
 PORT ADC_4_D_N = ADC_4_D_N
 PORT ADC_5_CK_P = ADC_5_CK_P
 PORT ADC_5_CK_N = ADC_5_CK_N
 PORT ADC_5_D_P = ADC_5_D_P
 PORT ADC_5_D_N = ADC_5_D_N
 PORT o_adc_rst = adc_rst
 PORT o_adc_clk = adc_clk
 PORT o_adc_bunch_train_trig = adc_bunch_train_trig
 PORT o_adc_q_new = adc_q_new
 PORT o_adc_q_valid = adc_q_valid
 PORT o_adc_q = adc_q
 PORT o_adc_x_new = adc_x_new
 PORT o_adc_x_valid = adc_x_valid
 PORT o_adc_x = adc_x
 PORT o_adc_y_new = adc_y_new
 PORT o_adc_y_valid = adc_y_valid
 PORT o_adc_y = adc_y
 PORT BUNCH_TRAIN_DONE = BUNCH_TRAIN_DONE
 PORT o_adc_mps_b = BPM_BP_MSP_B
 PORT debug_clk = debug_clk
 PORT debug = debug
END

# BEGIN psi_gtx_link
# PARAMETER INSTANCE = gtx_link_com_sfp_inst
# PARAMETER HW_VER = 1.00.a
# PARAMETER C_BASEADDR = 0x00080000
# PARAMETER C_HIGHADDR = 0x000800FF
# PARAMETER C_GTX0_ENA = 1
# PARAMETER C_GTX1_ENA = 1
# PARAMETER C_GTX_125_BAUD_RATE = 3125000
# BUS_INTERFACE SPLB = plb
# PORT i_adc_rst = adc_rst
# PORT i_adc_clk = adc_clk
# PORT i_adc_bunch_train_trig = adc_bunch_train_trig
# PORT i_adc_q_new = adc_q_new
# PORT i_adc_q_valid = adc_q_valid
# PORT i_adc_q = adc_q
# PORT i_adc_x_new = adc_x_new
# PORT i_adc_x_valid = adc_x_valid
# PORT i_adc_x = adc_x
# PORT i_adc_y_new = adc_y_new
# PORT i_adc_y_valid = adc_y_valid
# PORT i_adc_y = adc_y
# PORT I_GTX_CLK = clk_bpm_125_mgt_9f
# PORT I_GTX0_RX_P = P0_2MGT_RX1_P
# PORT I_GTX0_RX_N = P0_2MGT_RX1_N
# PORT O_GTX0_TX_P = P0_2MGT_TX1_P
# PORT O_GTX0_TX_N = P0_2MGT_TX1_N
# PORT I_GTX1_RX_P = P0_2MGT_RX0_P
# PORT I_GTX1_RX_N = P0_2MGT_RX0_N
# PORT O_GTX1_TX_P = P0_2MGT_TX0_P
# PORT O_GTX1_TX_N = P0_2MGT_TX0_N
# END
BEGIN chipscope_icon
 PARAMETER INSTANCE = chipscope_icon_inst
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_NUM_CONTROL_PORTS = 3
 PORT control0 = chipscope_icon_inst_control0
 PORT control1 = chipscope_icon_inst_control1
 PORT control2 = chipscope_icon_inst_control2
END

BEGIN chipscope_plbv46_iba
 PARAMETER INSTANCE = chipscope_iba_inst
 PARAMETER HW_VER = 1.03.a
 PARAMETER C_USE_MU_4_WR_DBUS = 1
 PARAMETER C_USE_MU_6A_SLV_CTL = 1
 PARAMETER C_USE_MU_6B_SLV_SZ_WADDR = 1
 PARAMETER C_USE_MU_11_MSTR_CTL = 1
 PARAMETER C_MAX_SEQUENCER_LEVELS = 1
 PARAMETER C_USE_MU_1A_RST_ERR_STAT = 0
 PARAMETER C_USE_MU_5_RD_DBUS = 1
 PARAMETER C_USE_MU_2B_SIZE_BE = 1
 BUS_INTERFACE MON_PLB = plb
 PORT chipscope_icon_control = chipscope_icon_inst_control0
END

BEGIN chipscope_ila
 PARAMETER INSTANCE = chipscope_ila_inst
 PARAMETER HW_VER = 1.05.a
 PARAMETER C_NUM_DATA_SAMPLES = 1024
 PARAMETER C_TRIG0_TRIGGER_IN_WIDTH = 128
 PORT CHIPSCOPE_ILA_CONTROL = chipscope_icon_inst_control1
 PORT CLK = debug_clk
 PORT TRIG0 = debug
END

BEGIN ibfb_bpm_router
 PARAMETER INSTANCE = ibfb_bpm_router_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x00000400
 PARAMETER C_HIGHADDR = 0x000004FF
 PARAMETER C_GTX_REFCLK_SEL = 0b011
 PARAMETER C_MEM0_BASEADDR = 0x00004000
 PARAMETER C_MEM0_HIGHADDR = 0x00007FFF
 BUS_INTERFACE SPLB = plb
 PORT I_GTX_REFCLK1_IN = clk_bpm_125_mgt_9f
 PORT I_GTX_REFCLK2_IN = clk_bpm_125_mgt_9f
 PORT I_GTX_RX_P = BPM_BPM_RX_MGT1_P & BPM_BPM_RX_MGT0_P & P0_2MGT_RX1_P & P0_2MGT_RX0_P
 PORT I_GTX_RX_N = BPM_BPM_RX_MGT1_N & BPM_BPM_RX_MGT0_N & P0_2MGT_RX1_N & P0_2MGT_RX0_N
 PORT O_GTX_TX_P = BPM_BPM_TX_MGT1_P & BPM_BPM_TX_MGT0_P & P0_2MGT_TX1_P & P0_2MGT_TX0_P
 PORT O_GTX_TX_N = BPM_BPM_TX_MGT1_N & BPM_BPM_TX_MGT0_N & P0_2MGT_TX1_N & P0_2MGT_TX0_N
 PORT i_adc_clk = adc_clk
 PORT i_adc_bunch_train_trig = adc_bunch_train_trig
 PORT i_adc_x_new = adc_x_new
 PORT i_adc_x_valid = adc_x_valid
 PORT i_adc_x = adc_x
 PORT i_adc_y_new = adc_y_new
 PORT i_adc_y_valid = adc_y_valid
 PORT i_adc_y = adc_y
 PORT O_CSP_CLK = bpmr_csp_clk
 PORT O_CSP_DATA = bpmr_csp_data
END

BEGIN chipscope_ila
 PARAMETER INSTANCE = chipscope_ila_bpmr
 PARAMETER HW_VER = 1.05.a
 PARAMETER C_NUM_DATA_SAMPLES = 1024
 PARAMETER C_TRIG0_TRIGGER_IN_WIDTH = 128
 PARAMETER C_ENABLE_TRIGGER_OUT = 0
 PARAMETER C_TRIG0_UNITS = 3
 PARAMETER C_TRIG0_UNIT_MATCH_TYPE = basic with edges
 PARAMETER C_MAX_SEQUENCER_LEVELS = 2
 PORT CHIPSCOPE_ILA_CONTROL = chipscope_icon_inst_control2
 PORT CLK = bpmr_csp_clk
 PORT TRIG0 = bpmr_csp_data
END

BEGIN gpac_eeprom
 PARAMETER INSTANCE = gpac_eeprom_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x00000800
 PARAMETER C_HIGHADDR = 0x000008FF
 BUS_INTERFACE SPLB = plb
 PORT BPM_EEPROM_WP = BPM_EEPROM_WP
 PORT BPM_EEPROM_SCL = BPM_EEPROM_SCL
 PORT BPM_EEPROM_SDA = BPM_EEPROM_SDA
END

# BEGIN virtex5_gtx_unused
# PARAMETER INSTANCE = mgt122_not_used
# PARAMETER HW_VER = 1.00.a
# PORT i_ref_clk = clk_bpm_125_mgt_18
# PORT i_gtx_rx_0_p = PB_BPM_5_P
# PORT i_gtx_rx_0_n = PB_BPM_5_N
# PORT o_gtx_tx_0_p = BPM_PB_5_P
# PORT o_gtx_tx_0_n = BPM_PB_5_N
# PORT i_gtx_rx_1_p = PB_BPM_7_P
# PORT i_gtx_rx_1_n = PB_BPM_7_N
# PORT o_gtx_tx_1_p = BPM_PB_7_P
# PORT o_gtx_tx_1_n = BPM_PB_7_N
# END
