#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Dec  1 21:14:13 2020
# Process ID: 22676
# Current directory: D:/mine/personal/coding/selvagit/mtech_dissertation/src/integration/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20248 D:\mine\personal\coding\selvagit\mtech_dissertation\src\integration\project_1\project_1.xpr
# Log file: D:/mine/personal/coding/selvagit/mtech_dissertation/src/integration/project_1/vivado.log
# Journal file: D:/mine/personal/coding/selvagit/mtech_dissertation/src/integration/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/mine/personal/coding/selvagit/mtech_dissertation/src/integration/project_1/project_1.xpr
INFO: [Project 1-313] Project file moved from 'D:/mine/personal/coding/xilinx_projects/project_1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/mine/personal/coding/selvagit/mtech_dissertation/src/integration/ip_repo/ecpri_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx_install/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 1200.145 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {D:/mine/personal/coding/selvagit/mtech_dissertation/src/integration/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:axi_ethernetlite:3.0 - axi_ethernetlite_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_100M
Adding component instance block -- rma.lan:user:ecpri:1.0 - ecpri_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_1
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_1
Successfully read diagram <design_1> from BD file <D:/mine/personal/coding/selvagit/mtech_dissertation/src/integration/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1200.145 ; gain = 0.000
create_bd_design "ecpri_1"
Wrote  : <D:\mine\personal\coding\selvagit\mtech_dissertation\src\integration\project_1\project_1.srcs\sources_1\bd\ecpri_1\ecpri_1.bd> 
update_compile_order -fileset sources_1
close_bd_design [get_bd_designs ecpri_1]
Wrote  : <D:/mine/personal/coding/selvagit/mtech_dissertation/src/integration/project_1/project_1.srcs/sources_1/bd/ecpri_1/ui/bd_23d5cb7b.ui> 
close_project
create_project ecpri_1 D:/mine/personal/coding/selvagit/mtech_dissertation/src/integration/ecpri_1 -part xc7z010iclg225-1L
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx_install/Vivado/2020.1/data/ip'.
create_bd_design "ecpri"
Wrote  : <D:\mine\personal\coding\selvagit\mtech_dissertation\src\integration\ecpri_1\ecpri_1.srcs\sources_1\bd\ecpri\ecpri.bd> 
update_compile_order -fileset sources_1
open_bd_design {D:/mine/personal/coding/selvagit/mtech_dissertation/src/integration/ecpri_1/ecpri_1.srcs/sources_1/bd/ecpri/ecpri.bd}
open_bd_design {D:/mine/personal/coding/selvagit/mtech_dissertation/src/integration/ecpri_1/ecpri_1.srcs/sources_1/bd/ecpri/ecpri.bd}
open_bd_design {D:/mine/personal/coding/selvagit/mtech_dissertation/src/integration/ecpri_1/ecpri_1.srcs/sources_1/bd/ecpri/ecpri.bd}
create_peripheral rma.lan user ecpri 2.0 -dir D:/mine/personal/coding/selvagit/mtech_dissertation/src/integration/ecpri_1/../ip_repo
add_peripheral_interface M00_AXI -interface_mode master -axi_type lite [ipx::find_open_core rma.lan:user:ecpri:2.0]
generate_peripheral -driver -bfm_example_design -enable_interrupt -debug_hw_example_design [ipx::find_open_core rma.lan:user:ecpri:2.0]
write_peripheral [ipx::find_open_core rma.lan:user:ecpri:2.0]
set_property  ip_repo_paths  D:/mine/personal/coding/selvagit/mtech_dissertation/src/integration/ecpri_1/../ip_repo/ecpri_2.0 [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/mine/personal/coding/selvagit/mtech_dissertation/src/integration/ip_repo/ecpri_2.0'.
open_bd_design {D:/mine/personal/coding/selvagit/mtech_dissertation/src/integration/ecpri_1/ecpri_1.srcs/sources_1/bd/ecpri/ecpri.bd}
close_project
open_project D:/mine/personal/coding/selvagit/mtech_dissertation/src/integration/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/mine/personal/coding/selvagit/mtech_dissertation/src/integration/ip_repo/ecpri_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx_install/Vivado/2020.1/data/ip'.
update_compile_order -fileset sources_1
open_bd_design {D:/mine/personal/coding/selvagit/mtech_dissertation/src/integration/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:axi_ethernetlite:3.0 - axi_ethernetlite_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_100M
Adding component instance block -- rma.lan:user:ecpri:1.0 - ecpri_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_1
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_1
Successfully read diagram <design_1> from BD file <D:/mine/personal/coding/selvagit/mtech_dissertation/src/integration/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd>
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/mine/personal/coding/selvagit/mtech_dissertation/src/integration/ip_repo/ecpri_1.0'.
set_property  ip_repo_paths  {d:/mine/personal/coding/selvagit/mtech_dissertation/src/integration/ip_repo/ecpri_1.0 D:/mine/personal/coding/selvagit/mtech_dissertation/src/integration/ip_repo/ecpri_2.0} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/mine/personal/coding/selvagit/mtech_dissertation/src/integration/ip_repo/ecpri_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/mine/personal/coding/selvagit/mtech_dissertation/src/integration/ip_repo/ecpri_2.0'.
startgroup
create_bd_cell -type ip -vlnv rma.lan:user:ecpri:2.0 ecpri_1
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/clk_wiz/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz/clk_out1 (100 MHz)} Master {/ecpri_1/M00_AXI} Slave {/axi_ethernetlite_0/S_AXI} ddr_seg {Auto} intc_ip {/axi_interconnect_0} master_apm {0}}  [get_bd_intf_pins ecpri_1/M00_AXI]
Slave segment '/axi_bram_ctrl_0/S_AXI/Mem0' is being assigned into address space '/ecpri_1/M00_AXI' at <0x4000_0000 [ 8K ]>.
Slave segment '/axi_bram_ctrl_1/S_AXI/Mem0' is being assigned into address space '/ecpri_1/M00_AXI' at <0x4200_0000 [ 8K ]>.
Slave segment '/axi_ethernetlite_0/S_AXI/Reg' is being assigned into address space '/ecpri_1/M00_AXI' at <0x40E0_0000 [ 64K ]>.
Slave segment '/ecpri_0/S00_AXI/S00_AXI_reg' is being assigned into address space '/ecpri_1/M00_AXI' at <0x43C0_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz/clk_out1 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/ecpri_1/S_AXI_INTR} ddr_seg {Auto} intc_ip {/axi_interconnect_0} master_apm {0}}  [get_bd_intf_pins ecpri_1/S_AXI_INTR]
Slave segment '/ecpri_1/S_AXI_INTR/S_AXI_INTR_reg' is being assigned into address space '/processing_system7_0/Data' at <0x43C1_0000 [ 64K ]>.
Slave segment '/ecpri_1/S_AXI_INTR/S_AXI_INTR_reg' is being assigned into address space '/ecpri_1/M00_AXI' at <0x43C1_0000 [ 64K ]>.
regenerate_bd_layout
save_bd_design
Wrote  : <D:\mine\personal\coding\selvagit\mtech_dissertation\src\integration\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/mine/personal/coding/selvagit/mtech_dissertation/src/integration/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
report_ip_status -name ip_status 
validate_bd_design
CRITICAL WARNING: [BD 41-1178] The design is using an old version of the following IPs. It is recommended that you upgrade these cells to their latest version: 
/ecpri_0

WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_1> to default.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz clk_wiz propagate
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/ecpri_1/m00_axi_init_axi_txn

validate_bd_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1200.145 ; gain = 0.000
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
write_bd_layout -format pdf -orientation portrait D:/mine/personal/coding/selvagit/mtech_dissertation/src/integration/design_1.pdf
D:/mine/personal/coding/selvagit/mtech_dissertation/src/integration/design_1.pdf
regenerate_bd_layout
write_bd_layout -format pdf -orientation portrait D:/mine/personal/coding/selvagit/mtech_dissertation/src/integration/design_2.pdf
D:/mine/personal/coding/selvagit/mtech_dissertation/src/integration/design_2.pdf
write_bd_layout -format pdf -orientation landscape D:/mine/personal/coding/selvagit/mtech_dissertation/src/integration/design_3.pdf
D:/mine/personal/coding/selvagit/mtech_dissertation/src/integration/design_3.pdf
regenerate_bd_layout
write_bd_layout -format pdf -orientation portrait D:/mine/personal/coding/selvagit/mtech_dissertation/src/integration/interface_view_1.pdf
D:/mine/personal/coding/selvagit/mtech_dissertation/src/integration/interface_view_1.pdf
save_bd_design
Wrote  : <D:\mine\personal\coding\selvagit\mtech_dissertation\src\integration\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/mine/personal/coding/selvagit/mtech_dissertation/src/integration/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Tue Dec  1 21:58:43 2020...
