Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o D:/Library/Projects/Subeq/Subleq V2/SubLEQV2/cpu_top_tb_isim_beh.exe -prj D:/Library/Projects/Subeq/Subleq V2/SubLEQV2/cpu_top_tb_beh.prj work.cpu_top_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 16
Turning on mult-threading, number of parallel sub-compilation jobs: 32 
Determining compilation order of HDL files
Parsing VHDL file "D:/Library/Projects/Subeq/Subleq V2/SubLEQV2/../Sources/SFR.vhd" into library work
Parsing VHDL file "D:/Library/Projects/Subeq/Subleq V2/SubLEQV2/../Sources/MainRAM.vhd" into library work
Parsing VHDL file "D:/Library/Projects/Subeq/Subleq V2/SubLEQV2/../Sources/MMU.vhd" into library work
Parsing VHDL file "D:/Library/Projects/Subeq/Subleq V2/SubLEQV2/../Sources/CPU.vhd" into library work
Parsing VHDL file "D:/Library/Projects/Subeq/Subleq V2/SubLEQV2/../Sources/cpu_top.vhd" into library work
Parsing VHDL file "D:/Library/Projects/Subeq/Subleq V2/SubLEQV2/../Sources/cpu_top_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package textio
Compiling package numeric_std
Compiling package std_logic_textio
Compiling package io_interface
Compiling architecture behavioral of entity CPU [cpu_default]
Compiling architecture syn of entity MainRAM [mainram_default]
Compiling architecture behavioral of entity SFR [sfr_default]
Compiling architecture behavioral of entity MMU [mmu_default]
Compiling architecture behavioral of entity cpu_top [cpu_top_default]
Compiling architecture behavioral of entity cpu_top_tb
Time Resolution for simulation is 1ps.
Compiled 17 VHDL Units
Built simulation executable D:/Library/Projects/Subeq/Subleq V2/SubLEQV2/cpu_top_tb_isim_beh.exe
Fuse Memory Usage: 37076 KB
Fuse CPU Usage: 546 ms
