# Pipelined-Processor
A 5-stage pipelined processor with write through cache policy for 32 bit arm like instruction set.Code has been simulated on model-sim.

## Instruction Set

![Instruction_Set](https://raw.github.com/harshaa947/Pipelined-Processor/master/Instruction_Code.PNG)
