// Seed: 4262911047
module module_0 (
    input supply1 id_0,
    input wor id_1,
    input wand id_2,
    output logic id_3
    , id_18,
    output tri0 id_4,
    output supply0 id_5,
    input tri id_6,
    output uwire id_7,
    output uwire id_8,
    input tri id_9,
    input supply0 id_10,
    input tri0 id_11,
    output tri1 id_12,
    output tri0 id_13,
    output uwire id_14,
    output uwire id_15,
    input tri1 id_16
);
  wire [1 : 1] id_19;
  always disable id_20;
  always if (-1) id_3 = -1;
endmodule
macromodule module_1 (
    input wire id_0,
    input wand id_1,
    output uwire id_2,
    output logic id_3,
    output wire id_4,
    input wire id_5,
    input uwire id_6,
    output supply1 id_7
);
  wire [1 : +  (  -1  )] id_9;
  assign id_7 = id_6;
  always id_3 <= 1'b0;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_1,
      id_3,
      id_4,
      id_4,
      id_6,
      id_2,
      id_7,
      id_0,
      id_1,
      id_0,
      id_7,
      id_4,
      id_7,
      id_4,
      id_6
  );
endmodule
