-- -------------------------------------------------------------
-- 
-- File Name: C:\ultrazohm_sw\ip_cores\parallel_min_cost_function_vopt_6phase\hdlsrc\parallel_min_cost_function_vopt_6phase\parallel_min_cost_function_vopt_6Phase_dut.vhd
-- Created: 2022-10-05 13:58:08
-- 
-- Generated by MATLAB 9.12 and HDL Coder 3.20
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: parallel_min_cost_function_vopt_6Phase_dut
-- Source Path: parallel_min_cost_function_vopt_6Phase/parallel_min_cost_function_vopt_6Phase_dut
-- Hierarchy Level: 1
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY parallel_min_cost_function_vopt_6Phase_dut IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        dut_enable                        :   IN    std_logic;  -- ufix1
        Index_in                          :   IN    std_logic_vector(31 DOWNTO 0);  -- sfix32
        valid_in                          :   IN    std_logic;  -- ufix1
        J_in_0                            :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        J_in_1                            :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        J_in_2                            :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        J_in_3                            :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        J_in_4                            :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        J_in_5                            :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        J_in_6                            :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        J_in_7                            :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        J_in_8                            :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        J_in_9                            :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        J_in_10                           :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        J_in_11                           :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        J_in_12                           :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        J_in_13                           :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        J_in_14                           :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        J_in_15                           :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        phase_voltages_per_switching_state_in_0 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_1 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_2 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_3 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_4 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_5 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_6 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_7 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_8 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_9 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_10 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_11 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_12 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_13 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_14 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_15 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_16 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_17 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_18 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_19 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_20 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_21 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_22 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_23 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_24 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_25 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_26 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_27 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_28 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_29 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_30 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_31 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_32 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_33 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_34 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_35 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_36 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_37 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_38 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_39 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_40 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_41 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_42 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_43 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_44 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_45 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_46 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_47 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_48 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_49 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_50 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_51 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_52 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_53 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_54 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_55 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_56 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_57 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_58 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_59 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_60 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_61 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_62 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_in_63 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        ce_out                            :   OUT   std_logic;  -- ufix1
        done                              :   OUT   std_logic;  -- ufix1
        done_complete                     :   OUT   std_logic;  -- ufix1
        J_AXI                             :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        Index                             :   OUT   std_logic_vector(31 DOWNTO 0);  -- sfix32
        voltages_0                        :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        voltages_1                        :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        voltages_2                        :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        voltages_3                        :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        Index_AXI                         :   OUT   std_logic_vector(31 DOWNTO 0)  -- sfix32
        );
END parallel_min_cost_function_vopt_6Phase_dut;


ARCHITECTURE rtl OF parallel_min_cost_function_vopt_6Phase_dut IS

  -- Component Declarations
  COMPONENT parallel_min_cost_function_vopt_6Phase_src_Min_cost_function_and_vopt
    PORT( clk                             :   IN    std_logic;
          clk_enable                      :   IN    std_logic;
          reset                           :   IN    std_logic;
          Index_in                        :   IN    std_logic_vector(31 DOWNTO 0);  -- sfix32
          valid_in                        :   IN    std_logic;  -- ufix1
          J_in_0                          :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
          J_in_1                          :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
          J_in_2                          :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
          J_in_3                          :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
          J_in_4                          :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
          J_in_5                          :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
          J_in_6                          :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
          J_in_7                          :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
          J_in_8                          :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
          J_in_9                          :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
          J_in_10                         :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
          J_in_11                         :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
          J_in_12                         :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
          J_in_13                         :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
          J_in_14                         :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
          J_in_15                         :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
          phase_voltages_per_switching_state_in_0 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_1 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_2 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_3 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_4 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_5 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_6 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_7 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_8 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_9 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_10 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_11 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_12 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_13 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_14 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_15 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_16 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_17 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_18 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_19 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_20 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_21 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_22 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_23 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_24 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_25 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_26 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_27 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_28 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_29 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_30 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_31 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_32 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_33 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_34 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_35 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_36 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_37 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_38 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_39 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_40 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_41 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_42 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_43 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_44 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_45 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_46 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_47 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_48 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_49 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_50 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_51 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_52 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_53 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_54 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_55 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_56 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_57 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_58 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_59 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_60 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_61 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_62 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_63 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          ce_out                          :   OUT   std_logic;  -- ufix1
          done                            :   OUT   std_logic;  -- ufix1
          done_complete                   :   OUT   std_logic;  -- ufix1
          J_AXI                           :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
          Index                           :   OUT   std_logic_vector(31 DOWNTO 0);  -- sfix32
          voltages_0                      :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          voltages_1                      :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          voltages_2                      :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          voltages_3                      :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          Index_AXI                       :   OUT   std_logic_vector(31 DOWNTO 0)  -- sfix32
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : parallel_min_cost_function_vopt_6Phase_src_Min_cost_function_and_vopt
    USE ENTITY work.parallel_min_cost_function_vopt_6Phase_src_Min_cost_function_and_vopt(rtl);

  -- Signals
  SIGNAL enb                              : std_logic;
  SIGNAL valid_in_sig                     : std_logic;  -- ufix1
  SIGNAL ce_out_sig                       : std_logic;  -- ufix1
  SIGNAL done_sig                         : std_logic;  -- ufix1
  SIGNAL done_complete_sig                : std_logic;  -- ufix1
  SIGNAL J_AXI_sig                        : std_logic_vector(19 DOWNTO 0);  -- ufix20
  SIGNAL Index_sig                        : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL voltages_0_sig                   : std_logic_vector(23 DOWNTO 0);  -- ufix24
  SIGNAL voltages_1_sig                   : std_logic_vector(23 DOWNTO 0);  -- ufix24
  SIGNAL voltages_2_sig                   : std_logic_vector(23 DOWNTO 0);  -- ufix24
  SIGNAL voltages_3_sig                   : std_logic_vector(23 DOWNTO 0);  -- ufix24
  SIGNAL Index_AXI_sig                    : std_logic_vector(31 DOWNTO 0);  -- ufix32

BEGIN
  u_parallel_min_cost_function_vopt_6Phase_src_Min_cost_function_and_vopt : parallel_min_cost_function_vopt_6Phase_src_Min_cost_function_and_vopt
    PORT MAP( clk => clk,
              clk_enable => enb,
              reset => reset,
              Index_in => Index_in,  -- sfix32
              valid_in => valid_in_sig,  -- ufix1
              J_in_0 => J_in_0,  -- sfix20_En11
              J_in_1 => J_in_1,  -- sfix20_En11
              J_in_2 => J_in_2,  -- sfix20_En11
              J_in_3 => J_in_3,  -- sfix20_En11
              J_in_4 => J_in_4,  -- sfix20_En11
              J_in_5 => J_in_5,  -- sfix20_En11
              J_in_6 => J_in_6,  -- sfix20_En11
              J_in_7 => J_in_7,  -- sfix20_En11
              J_in_8 => J_in_8,  -- sfix20_En11
              J_in_9 => J_in_9,  -- sfix20_En11
              J_in_10 => J_in_10,  -- sfix20_En11
              J_in_11 => J_in_11,  -- sfix20_En11
              J_in_12 => J_in_12,  -- sfix20_En11
              J_in_13 => J_in_13,  -- sfix20_En11
              J_in_14 => J_in_14,  -- sfix20_En11
              J_in_15 => J_in_15,  -- sfix20_En11
              phase_voltages_per_switching_state_in_0 => phase_voltages_per_switching_state_in_0,  -- sfix24_En11
              phase_voltages_per_switching_state_in_1 => phase_voltages_per_switching_state_in_1,  -- sfix24_En11
              phase_voltages_per_switching_state_in_2 => phase_voltages_per_switching_state_in_2,  -- sfix24_En11
              phase_voltages_per_switching_state_in_3 => phase_voltages_per_switching_state_in_3,  -- sfix24_En11
              phase_voltages_per_switching_state_in_4 => phase_voltages_per_switching_state_in_4,  -- sfix24_En11
              phase_voltages_per_switching_state_in_5 => phase_voltages_per_switching_state_in_5,  -- sfix24_En11
              phase_voltages_per_switching_state_in_6 => phase_voltages_per_switching_state_in_6,  -- sfix24_En11
              phase_voltages_per_switching_state_in_7 => phase_voltages_per_switching_state_in_7,  -- sfix24_En11
              phase_voltages_per_switching_state_in_8 => phase_voltages_per_switching_state_in_8,  -- sfix24_En11
              phase_voltages_per_switching_state_in_9 => phase_voltages_per_switching_state_in_9,  -- sfix24_En11
              phase_voltages_per_switching_state_in_10 => phase_voltages_per_switching_state_in_10,  -- sfix24_En11
              phase_voltages_per_switching_state_in_11 => phase_voltages_per_switching_state_in_11,  -- sfix24_En11
              phase_voltages_per_switching_state_in_12 => phase_voltages_per_switching_state_in_12,  -- sfix24_En11
              phase_voltages_per_switching_state_in_13 => phase_voltages_per_switching_state_in_13,  -- sfix24_En11
              phase_voltages_per_switching_state_in_14 => phase_voltages_per_switching_state_in_14,  -- sfix24_En11
              phase_voltages_per_switching_state_in_15 => phase_voltages_per_switching_state_in_15,  -- sfix24_En11
              phase_voltages_per_switching_state_in_16 => phase_voltages_per_switching_state_in_16,  -- sfix24_En11
              phase_voltages_per_switching_state_in_17 => phase_voltages_per_switching_state_in_17,  -- sfix24_En11
              phase_voltages_per_switching_state_in_18 => phase_voltages_per_switching_state_in_18,  -- sfix24_En11
              phase_voltages_per_switching_state_in_19 => phase_voltages_per_switching_state_in_19,  -- sfix24_En11
              phase_voltages_per_switching_state_in_20 => phase_voltages_per_switching_state_in_20,  -- sfix24_En11
              phase_voltages_per_switching_state_in_21 => phase_voltages_per_switching_state_in_21,  -- sfix24_En11
              phase_voltages_per_switching_state_in_22 => phase_voltages_per_switching_state_in_22,  -- sfix24_En11
              phase_voltages_per_switching_state_in_23 => phase_voltages_per_switching_state_in_23,  -- sfix24_En11
              phase_voltages_per_switching_state_in_24 => phase_voltages_per_switching_state_in_24,  -- sfix24_En11
              phase_voltages_per_switching_state_in_25 => phase_voltages_per_switching_state_in_25,  -- sfix24_En11
              phase_voltages_per_switching_state_in_26 => phase_voltages_per_switching_state_in_26,  -- sfix24_En11
              phase_voltages_per_switching_state_in_27 => phase_voltages_per_switching_state_in_27,  -- sfix24_En11
              phase_voltages_per_switching_state_in_28 => phase_voltages_per_switching_state_in_28,  -- sfix24_En11
              phase_voltages_per_switching_state_in_29 => phase_voltages_per_switching_state_in_29,  -- sfix24_En11
              phase_voltages_per_switching_state_in_30 => phase_voltages_per_switching_state_in_30,  -- sfix24_En11
              phase_voltages_per_switching_state_in_31 => phase_voltages_per_switching_state_in_31,  -- sfix24_En11
              phase_voltages_per_switching_state_in_32 => phase_voltages_per_switching_state_in_32,  -- sfix24_En11
              phase_voltages_per_switching_state_in_33 => phase_voltages_per_switching_state_in_33,  -- sfix24_En11
              phase_voltages_per_switching_state_in_34 => phase_voltages_per_switching_state_in_34,  -- sfix24_En11
              phase_voltages_per_switching_state_in_35 => phase_voltages_per_switching_state_in_35,  -- sfix24_En11
              phase_voltages_per_switching_state_in_36 => phase_voltages_per_switching_state_in_36,  -- sfix24_En11
              phase_voltages_per_switching_state_in_37 => phase_voltages_per_switching_state_in_37,  -- sfix24_En11
              phase_voltages_per_switching_state_in_38 => phase_voltages_per_switching_state_in_38,  -- sfix24_En11
              phase_voltages_per_switching_state_in_39 => phase_voltages_per_switching_state_in_39,  -- sfix24_En11
              phase_voltages_per_switching_state_in_40 => phase_voltages_per_switching_state_in_40,  -- sfix24_En11
              phase_voltages_per_switching_state_in_41 => phase_voltages_per_switching_state_in_41,  -- sfix24_En11
              phase_voltages_per_switching_state_in_42 => phase_voltages_per_switching_state_in_42,  -- sfix24_En11
              phase_voltages_per_switching_state_in_43 => phase_voltages_per_switching_state_in_43,  -- sfix24_En11
              phase_voltages_per_switching_state_in_44 => phase_voltages_per_switching_state_in_44,  -- sfix24_En11
              phase_voltages_per_switching_state_in_45 => phase_voltages_per_switching_state_in_45,  -- sfix24_En11
              phase_voltages_per_switching_state_in_46 => phase_voltages_per_switching_state_in_46,  -- sfix24_En11
              phase_voltages_per_switching_state_in_47 => phase_voltages_per_switching_state_in_47,  -- sfix24_En11
              phase_voltages_per_switching_state_in_48 => phase_voltages_per_switching_state_in_48,  -- sfix24_En11
              phase_voltages_per_switching_state_in_49 => phase_voltages_per_switching_state_in_49,  -- sfix24_En11
              phase_voltages_per_switching_state_in_50 => phase_voltages_per_switching_state_in_50,  -- sfix24_En11
              phase_voltages_per_switching_state_in_51 => phase_voltages_per_switching_state_in_51,  -- sfix24_En11
              phase_voltages_per_switching_state_in_52 => phase_voltages_per_switching_state_in_52,  -- sfix24_En11
              phase_voltages_per_switching_state_in_53 => phase_voltages_per_switching_state_in_53,  -- sfix24_En11
              phase_voltages_per_switching_state_in_54 => phase_voltages_per_switching_state_in_54,  -- sfix24_En11
              phase_voltages_per_switching_state_in_55 => phase_voltages_per_switching_state_in_55,  -- sfix24_En11
              phase_voltages_per_switching_state_in_56 => phase_voltages_per_switching_state_in_56,  -- sfix24_En11
              phase_voltages_per_switching_state_in_57 => phase_voltages_per_switching_state_in_57,  -- sfix24_En11
              phase_voltages_per_switching_state_in_58 => phase_voltages_per_switching_state_in_58,  -- sfix24_En11
              phase_voltages_per_switching_state_in_59 => phase_voltages_per_switching_state_in_59,  -- sfix24_En11
              phase_voltages_per_switching_state_in_60 => phase_voltages_per_switching_state_in_60,  -- sfix24_En11
              phase_voltages_per_switching_state_in_61 => phase_voltages_per_switching_state_in_61,  -- sfix24_En11
              phase_voltages_per_switching_state_in_62 => phase_voltages_per_switching_state_in_62,  -- sfix24_En11
              phase_voltages_per_switching_state_in_63 => phase_voltages_per_switching_state_in_63,  -- sfix24_En11
              ce_out => ce_out_sig,  -- ufix1
              done => done_sig,  -- ufix1
              done_complete => done_complete_sig,  -- ufix1
              J_AXI => J_AXI_sig,  -- sfix20_En11
              Index => Index_sig,  -- sfix32
              voltages_0 => voltages_0_sig,  -- sfix24_En11
              voltages_1 => voltages_1_sig,  -- sfix24_En11
              voltages_2 => voltages_2_sig,  -- sfix24_En11
              voltages_3 => voltages_3_sig,  -- sfix24_En11
              Index_AXI => Index_AXI_sig  -- sfix32
              );

  valid_in_sig <= valid_in;

  enb <= dut_enable;

  ce_out <= ce_out_sig;

  done <= done_sig;

  done_complete <= done_complete_sig;

  J_AXI <= J_AXI_sig;

  Index <= Index_sig;

  voltages_0 <= voltages_0_sig;

  voltages_1 <= voltages_1_sig;

  voltages_2 <= voltages_2_sig;

  voltages_3 <= voltages_3_sig;

  Index_AXI <= Index_AXI_sig;

END rtl;

