Running FasterCap version 6.0.7
Copyright 2019 FastFieldSolvers S.R.L. http://www.fastfieldsolvers.com, All Rights reserved
Starting capacitance extraction with the following parameters:
Input file: fasterCap_3v2.standard.20.0.0.OverUnder3/./TYP/OverUnder3/M4oM2uM7/W0.14_W0.14/S0.28_S0.28_L10/wires.lst
Auto calculation with max error: 0.01
Remark: Auto option overrides all other Manual settings

3D Solver Engine invoked
Solution scheme (-g): Galerkin, GMRES tolerance (-t): 0.005
Out-of-core free memory to link memory condition (-f): 1
Potential interaction coefficient to mesh refinement ratio (-d): 1
Mesh curvature (-mc): 3
Number of input panels to solver engine: 15856
***************************************
Iteration number #0 
***************************************
Refining the geometry.. 
Refinement completed
Mesh refinement (-m): 1e+32
***************************************
Computing the links.. 
Number of panels after refinement: 15856
Number of links to be computed: 36966
Done computing links
***************************************
Precond Type(s) (-p): Jacobi 
GMRES Iterations: 9 
GMRES Iterations: 11 
GMRES Iterations: 10 
GMRES Iterations: 9 
GMRES Iterations: 11 
Capacitance matrix is:
Dimension 5 x 5
g1_wire_M2_w2  1.4522e-14 -5.51368e-15 -3.5831e-16 6.0101e-17 -2.86225e-16 
g2_wire_M7_w7  -1.31915e-14 6.56551e-15 1.78738e-16 -6.09523e-17 9.468e-17 
g3_wire_M4_w1  2.63945e-15 -4.73652e-16 4.61727e-16 -2.89713e-16 1.1838e-16 
g4_wire_M4_w2  -2.18849e-15 6.28153e-16 -3.57838e-16 7.58178e-16 -3.66326e-16 
g5_wire_M4_w3  -1.36128e-15 9.56382e-17 4.53107e-17 -4.80801e-16 3.92785e-16 


Solve statistics:
Number of input panels: 228 of which 54 conductors and 174 dielectric
Number of input panels to solver engine: 15856
Number of panels after refinement: 15856
Number of potential estimates: 36589
Number of links: 52822 (uncompressed 251412736, compression ratio is 100.0%)
Number of precond panels: 0
Number of precond links: 0
Max recursion level: 17
Max Mesh relative refinement value: 0.0239105
Time for reading input file: 0.002757s
Time for building super hierarchy: 0.002818s
Time for discretization: 0.003603s
Time for building potential matrix: 0.054531s
Time for precond calculation: 0.000584s
Time for gmres solving: 0.138323s
Memory allocated for panel hierarchy: 6343456 bytes
Memory allocated for links structure: 1073868688 bytes
Memory allocated for conductor list: 364080 bytes
Memory allocated for Gmres: 3093104 bytes
Memory allocated for preconditioner: 0 bytes
Memory allocated for charge vectors: 0 bytes
Memory allocated for hierarchical multiplication: 0 bytes
Iteration time: 0.202893s (0 days, 0 hours, 0 mins, 0 s)
Iteration allocated memory: 1058270 kilobytes
***************************************
Iteration number #1 
***************************************
Increasing the geometric refinement.. 
Delta in refined panel and link count w.r.t. previous iteration less than 10%
(Panels # 15937, Links # 45544)
Automatically increasing the refinement parameters
Delta in refined panel and link count w.r.t. previous iteration less than 10%
(Panels # 16276, Links # 57268)
Automatically increasing the refinement parameters
Delta in refined panel and link count w.r.t. previous iteration less than 10%
(Panels # 16864, Links # 79822)
Automatically increasing the refinement parameters
Refinement completed
Mesh refinement (-m): 0.005907
***************************************
Computing the links.. 
Number of panels after refinement: 17847
Number of links to be computed: 120736
Done computing links
***************************************
Precond Type(s) (-p): Two-levels, two-levels preconditioner dimension (-ps): 128 
GMRES Iterations: 74 
GMRES Iterations: 68 
GMRES Iterations: 76 
GMRES Iterations: 78 
GMRES Iterations: 75 
Capacitance matrix is:
Dimension 5 x 5
g1_wire_M2_w2  1.18036e-15 -5.50684e-16 9.45302e-18 -1.0707e-16 9.1518e-17 
g2_wire_M7_w7  -1.37729e-15 1.4308e-15 -5.00457e-17 -1.5895e-17 -5.99271e-17 
g3_wire_M4_w1  1.55691e-16 -3.52525e-18 3.06195e-16 -2.06158e-16 -2.54145e-17 
g4_wire_M4_w2  1.8324e-16 -2.12298e-18 -1.86461e-16 5.25024e-16 -2.3807e-16 
g5_wire_M4_w3  6.41966e-16 -1.75125e-17 -3.84554e-17 -2.05944e-16 2.9037e-16 

Weighted Frobenius norm of the difference between capacitance (auto option): 7.54774

Solve statistics:
Number of input panels: 228 of which 54 conductors and 174 dielectric
Number of input panels to solver engine: 15856
Number of panels after refinement: 17847
Number of potential estimates: 120190
Number of links: 138583 (uncompressed 318515409, compression ratio is 100.0%)
Number of precond panels: 0
Number of precond links: 0
Max recursion level: 25
Max Mesh relative refinement value: 0.00590445
Time for reading input file: 0.001636s
Time for building super hierarchy: 0.001654s
Time for discretization: 0.018731s
Time for building potential matrix: 0.231662s
Time for precond calculation: 0.000593s
Time for gmres solving: 1.457363s
Memory allocated for panel hierarchy: 7141847 bytes
Memory allocated for links structure: 1073884616 bytes
Memory allocated for conductor list: 364080 bytes
Memory allocated for Gmres: 13066560 bytes
Memory allocated for preconditioner: 0 bytes
Memory allocated for charge vectors: 0 bytes
Memory allocated for hierarchical multiplication: 0 bytes
Iteration time: 1.752959s (0 days, 0 hours, 0 mins, 1 s)
Iteration allocated memory: 1068805 kilobytes
***************************************
Iteration number #2 
***************************************
Increasing the geometric refinement.. 
Delta in refined panel and link count w.r.t. previous iteration less than 10%
(Panels # 19399, Links # 206916)
Automatically increasing the refinement parameters
Refinement completed
Mesh refinement (-m): 0.00295213
***************************************
Computing the links.. 
Number of panels after refinement: 23051
Number of links to be computed: 373558
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Error: mutual-potential calculation failed.
       Remark: the precision of the result is affected.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible c