{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.1 Build 176 10/26/2005 Service Pack 0.15 SJ Web Edition " "Info: Version 5.1 Build 176 10/26/2005 Service Pack 0.15 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 16 11:03:41 2006 " "Info: Processing started: Thu Mar 16 11:03:41 2006" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ex8_2 -c ex8_2 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ex8_2 -c ex8_2" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file shift_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_reg-shift_reg_architecture " "Info: Found design unit 1: shift_reg-shift_reg_architecture" {  } { { "shift_reg.vhd" "" { Text "C:/altera/FPGA_course/ex8/ex8_2/shift_reg.vhd" 45 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 shift_reg " "Info: Found entity 1: shift_reg" {  } { { "shift_reg.vhd" "" { Text "C:/altera/FPGA_course/ex8/ex8_2/shift_reg.vhd" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulse_generator.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pulse_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pulse_generator-pulse_generator_architecture " "Info: Found design unit 1: pulse_generator-pulse_generator_architecture" {  } { { "pulse_generator.vhd" "" { Text "C:/altera/FPGA_course/ex8/ex8_2/pulse_generator.vhd" 43 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 pulse_generator " "Info: Found entity 1: pulse_generator" {  } { { "pulse_generator.vhd" "" { Text "C:/altera/FPGA_course/ex8/ex8_2/pulse_generator.vhd" 28 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex8_2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ex8_2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ex8_2 " "Info: Found entity 1: ex8_2" {  } { { "ex8_2.bdf" "" { Schematic "C:/altera/FPGA_course/ex8/ex8_2/ex8_2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pattern.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pattern.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pattern-pattern_architecture " "Info: Found design unit 1: pattern-pattern_architecture" {  } { { "pattern.vhd" "" { Text "C:/altera/FPGA_course/ex8/ex8_2/pattern.vhd" 45 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 pattern " "Info: Found entity 1: pattern" {  } { { "pattern.vhd" "" { Text "C:/altera/FPGA_course/ex8/ex8_2/pattern.vhd" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "ex8_2 " "Info: Elaborating entity \"ex8_2\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg shift_reg:inst2 " "Info: Elaborating entity \"shift_reg\" for hierarchy \"shift_reg:inst2\"" {  } { { "ex8_2.bdf" "inst2" { Schematic "C:/altera/FPGA_course/ex8/ex8_2/ex8_2.bdf" { { 168 208 384 288 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ce shift_reg.vhd(53) " "Warning (10492): VHDL Process Statement warning at shift_reg.vhd(53): signal \"ce\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "shift_reg.vhd" "" { Text "C:/altera/FPGA_course/ex8/ex8_2/shift_reg.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulse_generator pulse_generator:inst " "Info: Elaborating entity \"pulse_generator\" for hierarchy \"pulse_generator:inst\"" {  } { { "ex8_2.bdf" "inst" { Schematic "C:/altera/FPGA_course/ex8/ex8_2/ex8_2.bdf" { { 32 208 368 128 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pattern pattern:inst1 " "Info: Elaborating entity \"pattern\" for hierarchy \"pattern:inst1\"" {  } { { "ex8_2.bdf" "inst1" { Schematic "C:/altera/FPGA_course/ex8/ex8_2/ex8_2.bdf" { { 328 208 352 448 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 speed 28 " "Info: Resynthesizing 0 WYSIWYG logic cells and I/Os using \"speed\" technology mapper which leaves 28 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 0 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0}
{ "Info" "IOPT_MLS_GATE_LEVEL_RETIMING_STARTED_INFO" "" "Info: Performing gate-level register retiming" {  } {  } 0 0 "Performing gate-level register retiming" 0 0}
{ "Info" "IOPT_MLS_RETIMING_DONT_TOUCH_REGISTERS_HDR" "7 " "Info: Not allowed to move 7 registers" { { "Info" "IOPT_MLS_RETIMING_DONT_TOUCH_REGISTERS_OUTPUT_DETAILS" "7 " "Info: Not allowed to move 7 registers because they feed output pins directly" {  } {  } 0 0 "Not allowed to move %1!d! registers because they feed output pins directly" 0 0}  } {  } 0 0 "Not allowed to move %1!d! registers" 0 0}
{ "Info" "IOPT_MLS_GATE_LEVEL_RETIMING_RESULTS_HDR" "0 " "Info: Quartus II software applied gate-level register retiming to 0 clock domains" {  } {  } 0 0 "Quartus II software applied gate-level register retiming to %1!d! clock domains" 0 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "85 " "Info: Implemented 85 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "1 " "Info: Implemented 1 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0} { "Info" "ISCL_SCL_TM_OPINS" "7 " "Info: Implemented 7 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0} { "Info" "ISCL_SCL_TM_LCELLS" "77 " "Info: Implemented 77 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 16 11:03:49 2006 " "Info: Processing ended: Thu Mar 16 11:03:49 2006" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
