{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1512344682261 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512344682262 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  4 05:14:42 2017 " "Processing started: Mon Dec  4 05:14:42 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512344682262 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512344682262 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test -c test " "Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512344682263 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1512344682501 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1512344682501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/EX_MA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/EX_MA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EX_MA-four " "Found design unit 1: EX_MA-four" {  } { { "../EX_MA.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/EX_MA.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344697793 ""} { "Info" "ISGN_ENTITY_NAME" "1 EX_MA " "Found entity 1: EX_MA" {  } { { "../EX_MA.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/EX_MA.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344697793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512344697793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/MA_WB.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/MA_WB.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MA_WB-five " "Found design unit 1: MA_WB-five" {  } { { "../MA_WB.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/MA_WB.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344697794 ""} { "Info" "ISGN_ENTITY_NAME" "1 MA_WB " "Found entity 1: MA_WB" {  } { { "../MA_WB.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/MA_WB.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344697794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512344697794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/RR_EX.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/RR_EX.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RR_EX-three " "Found design unit 1: RR_EX-three" {  } { { "../RR_EX.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/RR_EX.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344697794 ""} { "Info" "ISGN_ENTITY_NAME" "1 RR_EX " "Found entity 1: RR_EX" {  } { { "../RR_EX.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/RR_EX.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344697794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512344697794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/ID_RR.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/ID_RR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ID_RR-two " "Found design unit 1: ID_RR-two" {  } { { "../ID_RR.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/ID_RR.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344697795 ""} { "Info" "ISGN_ENTITY_NAME" "1 ID_RR " "Found entity 1: ID_RR" {  } { { "../ID_RR.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/ID_RR.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344697795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512344697795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/IF_ID.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/IF_ID.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IF_ID-one " "Found design unit 1: IF_ID-one" {  } { { "../IF_ID.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/IF_ID.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344697796 ""} { "Info" "ISGN_ENTITY_NAME" "1 IF_ID " "Found entity 1: IF_ID" {  } { { "../IF_ID.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/IF_ID.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344697796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512344697796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-behave " "Found design unit 1: datapath-behave" {  } { { "../datapath.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/datapath.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344697797 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../datapath.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/datapath.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344697797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512344697797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/d_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/d_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_memory-behave " "Found design unit 1: d_memory-behave" {  } { { "../d_memory.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/d_memory.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344697798 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_memory " "Found entity 1: d_memory" {  } { { "../d_memory.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/d_memory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344697798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512344697798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/comp2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/comp2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp2-behave " "Found design unit 1: comp2-behave" {  } { { "../comp2.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/comp2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344697798 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp2 " "Found entity 1: comp2" {  } { { "../comp2.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/comp2.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344697798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512344697798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/comp1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/comp1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp1-behave " "Found design unit 1: comp1-behave" {  } { { "../comp1.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/comp1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344697799 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp1 " "Found entity 1: comp1" {  } { { "../comp1.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/comp1.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344697799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512344697799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/i_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/i_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_memory-behave " "Found design unit 1: i_memory-behave" {  } { { "../i_memory.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/i_memory.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344697799 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_memory " "Found entity 1: i_memory" {  } { { "../i_memory.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/i_memory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344697799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512344697799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/Hazard_mitigation_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/Hazard_mitigation_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HazardMitigationUnit-behave " "Found design unit 1: HazardMitigationUnit-behave" {  } { { "../Hazard_mitigation_unit.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/Hazard_mitigation_unit.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344697800 ""} { "Info" "ISGN_ENTITY_NAME" "1 HazardMitigationUnit " "Found entity 1: HazardMitigationUnit" {  } { { "../Hazard_mitigation_unit.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/Hazard_mitigation_unit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344697800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512344697800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/Flag_Unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/Flag_Unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flag_unit-behave " "Found design unit 1: flag_unit-behave" {  } { { "../Flag_Unit.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/Flag_Unit.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344697801 ""} { "Info" "ISGN_ENTITY_NAME" "1 flag_unit " "Found entity 1: flag_unit" {  } { { "../Flag_Unit.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/Flag_Unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344697801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512344697801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/flag_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/flag_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flag_reg-behave " "Found design unit 1: flag_reg-behave" {  } { { "../flag_reg.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/flag_reg.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344697802 ""} { "Info" "ISGN_ENTITY_NAME" "1 flag_reg " "Found entity 1: flag_reg" {  } { { "../flag_reg.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/flag_reg.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344697802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512344697802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-behave " "Found design unit 1: decoder-behave" {  } { { "../decoder.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344697803 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "../decoder.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344697803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512344697803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/RF.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/RF.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RF-behave " "Found design unit 1: RF-behave" {  } { { "../RF.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/RF.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344697804 ""} { "Info" "ISGN_ENTITY_NAME" "1 RF " "Found entity 1: RF" {  } { { "../RF.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/RF.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344697804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512344697804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/PC_Control_Block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/PC_Control_Block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC_Control_Block-behave " "Found design unit 1: PC_Control_Block-behave" {  } { { "../PC_Control_Block.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/PC_Control_Block.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344697804 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC_Control_Block " "Found entity 1: PC_Control_Block" {  } { { "../PC_Control_Block.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/PC_Control_Block.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344697804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512344697804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lsm_logic_block-behave " "Found design unit 1: lsm_logic_block-behave" {  } { { "../lsm_logic_block.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344697805 ""} { "Info" "ISGN_ENTITY_NAME" "1 lsm_logic_block " "Found entity 1: lsm_logic_block" {  } { { "../lsm_logic_block.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344697805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512344697805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lsm_block-behave " "Found design unit 1: lsm_block-behave" {  } { { "../lsm_block.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_block.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344697806 ""} { "Info" "ISGN_ENTITY_NAME" "1 lsm_block " "Found entity 1: lsm_block" {  } { { "../lsm_block.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_block.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344697806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512344697806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/FU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/FU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FU-behave " "Found design unit 1: FU-behave" {  } { { "../FU.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/FU.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344697807 ""} { "Info" "ISGN_ENTITY_NAME" "1 FU " "Found entity 1: FU" {  } { { "../FU.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/FU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344697807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512344697807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd 27 13 " "Found 27 design units, including 13 entities, in source file /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 basic " "Found design unit 1: basic" {  } { { "../components.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344697808 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mux_2to1-behave " "Found design unit 2: mux_2to1-behave" {  } { { "../components.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 124 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344697808 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 mux_2to1_nbits-behave " "Found design unit 3: mux_2to1_nbits-behave" {  } { { "../components.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 143 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344697808 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 mux_4to1-behave " "Found design unit 4: mux_4to1-behave" {  } { { "../components.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 163 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344697808 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 mux_4to1_nbits-behave " "Found design unit 5: mux_4to1_nbits-behave" {  } { { "../components.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 187 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344697808 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 sign_extend-extend " "Found design unit 6: sign_extend-extend" {  } { { "../components.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 214 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344697808 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 nor_box-norer " "Found design unit 7: nor_box-norer" {  } { { "../components.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 235 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344697808 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 unsigned_comparator-behave " "Found design unit 8: unsigned_comparator-behave" {  } { { "../components.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 265 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344697808 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 left7_shifter-shift " "Found design unit 9: left7_shifter-shift" {  } { { "../components.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 302 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344697808 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 alu-Behavioral " "Found design unit 10: alu-Behavioral" {  } { { "../components.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 324 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344697808 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 dregister-behave " "Found design unit 11: dregister-behave" {  } { { "../components.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 381 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344697808 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 dflipflop-behave " "Found design unit 12: dflipflop-behave" {  } { { "../components.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 412 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344697808 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 PriorityEncoder-behave " "Found design unit 13: PriorityEncoder-behave" {  } { { "../components.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 443 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344697808 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 counter-behave " "Found design unit 14: counter-behave" {  } { { "../components.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 473 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344697808 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "../components.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 118 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344697808 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_2to1_nbits " "Found entity 2: mux_2to1_nbits" {  } { { "../components.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344697808 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux_4to1 " "Found entity 3: mux_4to1" {  } { { "../components.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344697808 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux_4to1_nbits " "Found entity 4: mux_4to1_nbits" {  } { { "../components.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 179 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344697808 ""} { "Info" "ISGN_ENTITY_NAME" "5 sign_extend " "Found entity 5: sign_extend" {  } { { "../components.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 206 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344697808 ""} { "Info" "ISGN_ENTITY_NAME" "6 nor_box " "Found entity 6: nor_box" {  } { { "../components.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344697808 ""} { "Info" "ISGN_ENTITY_NAME" "7 unsigned_comparator " "Found entity 7: unsigned_comparator" {  } { { "../components.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 254 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344697808 ""} { "Info" "ISGN_ENTITY_NAME" "8 left7_shifter " "Found entity 8: left7_shifter" {  } { { "../components.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 294 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344697808 ""} { "Info" "ISGN_ENTITY_NAME" "9 alu " "Found entity 9: alu" {  } { { "../components.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 313 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344697808 ""} { "Info" "ISGN_ENTITY_NAME" "10 dregister " "Found entity 10: dregister" {  } { { "../components.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 370 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344697808 ""} { "Info" "ISGN_ENTITY_NAME" "11 dflipflop " "Found entity 11: dflipflop" {  } { { "../components.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 403 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344697808 ""} { "Info" "ISGN_ENTITY_NAME" "12 PriorityEncoder " "Found entity 12: PriorityEncoder" {  } { { "../components.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 435 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344697808 ""} { "Info" "ISGN_ENTITY_NAME" "13 counter " "Found entity 13: counter" {  } { { "../components.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 467 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512344697808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512344697808 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath " "Elaborating entity \"datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1512344697871 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "hmu_pc datapath.vhd(275) " "VHDL Signal Declaration warning at datapath.vhd(275): used implicit default value for signal \"hmu_pc\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../datapath.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/datapath.vhd" 275 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1512344697873 "|datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mux_7sh_out datapath.vhd(276) " "Verilog HDL or VHDL warning at datapath.vhd(276): object \"mux_7sh_out\" assigned a value but never read" {  } { { "../datapath.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/datapath.vhd" 276 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512344697873 "|datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rr_ir datapath.vhd(276) " "Verilog HDL or VHDL warning at datapath.vhd(276): object \"rr_ir\" assigned a value but never read" {  } { { "../datapath.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/datapath.vhd" 276 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512344697873 "|datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rr_pc datapath.vhd(276) " "Verilog HDL or VHDL warning at datapath.vhd(276): object \"rr_pc\" assigned a value but never read" {  } { { "../datapath.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/datapath.vhd" 276 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512344697873 "|datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rr_op2 datapath.vhd(276) " "Verilog HDL or VHDL warning at datapath.vhd(276): object \"rr_op2\" assigned a value but never read" {  } { { "../datapath.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/datapath.vhd" 276 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512344697873 "|datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rr_se6 datapath.vhd(276) " "Verilog HDL or VHDL warning at datapath.vhd(276): object \"rr_se6\" assigned a value but never read" {  } { { "../datapath.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/datapath.vhd" 276 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512344697873 "|datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rr_sh7 datapath.vhd(276) " "Verilog HDL or VHDL warning at datapath.vhd(276): object \"rr_sh7\" assigned a value but never read" {  } { { "../datapath.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/datapath.vhd" 276 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512344697873 "|datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rr_pc_im datapath.vhd(277) " "Verilog HDL or VHDL warning at datapath.vhd(277): object \"rr_pc_im\" assigned a value but never read" {  } { { "../datapath.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/datapath.vhd" 277 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512344697873 "|datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "hmu_pc_en datapath.vhd(279) " "VHDL Signal Declaration warning at datapath.vhd(279): used implicit default value for signal \"hmu_pc_en\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../datapath.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/datapath.vhd" 279 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1512344697873 "|datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "hmu_lsm_stall datapath.vhd(279) " "VHDL Signal Declaration warning at datapath.vhd(279): used implicit default value for signal \"hmu_lsm_stall\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../datapath.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/datapath.vhd" 279 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1512344697873 "|datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lsm_halt datapath.vhd(281) " "Verilog HDL or VHDL warning at datapath.vhd(281): object \"lsm_halt\" assigned a value but never read" {  } { { "../datapath.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/datapath.vhd" 281 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512344697874 "|datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lsm_nop datapath.vhd(281) " "Verilog HDL or VHDL warning at datapath.vhd(281): object \"lsm_nop\" assigned a value but never read" {  } { { "../datapath.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/datapath.vhd" 281 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512344697874 "|datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rr_a1_out datapath.vhd(286) " "Verilog HDL or VHDL warning at datapath.vhd(286): object \"rr_a1_out\" assigned a value but never read" {  } { { "../datapath.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/datapath.vhd" 286 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512344697874 "|datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rr_a2_out datapath.vhd(286) " "Verilog HDL or VHDL warning at datapath.vhd(286): object \"rr_a2_out\" assigned a value but never read" {  } { { "../datapath.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/datapath.vhd" 286 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512344697874 "|datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rr_a3_out datapath.vhd(286) " "Verilog HDL or VHDL warning at datapath.vhd(286): object \"rr_a3_out\" assigned a value but never read" {  } { { "../datapath.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/datapath.vhd" 286 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512344697874 "|datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "hmu_flush_bits datapath.vhd(288) " "VHDL Signal Declaration warning at datapath.vhd(288): used implicit default value for signal \"hmu_flush_bits\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../datapath.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/datapath.vhd" 288 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1512344697874 "|datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "hmu_pipe_en_bits datapath.vhd(288) " "VHDL Signal Declaration warning at datapath.vhd(288): used implicit default value for signal \"hmu_pipe_en_bits\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../datapath.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/datapath.vhd" 288 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1512344697874 "|datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rr_cs1_out datapath.vhd(293) " "Verilog HDL or VHDL warning at datapath.vhd(293): object \"rr_cs1_out\" assigned a value but never read" {  } { { "../datapath.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/datapath.vhd" 293 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512344697874 "|datapath"}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "16 3 datapath.vhd(386) " "VHDL expression error at datapath.vhd(386): expression has 16 elements, but must have 3 elements" {  } { { "../datapath.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/datapath.vhd" 386 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1512344697879 ""}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "16 3 datapath.vhd(391) " "VHDL expression error at datapath.vhd(391): expression has 16 elements, but must have 3 elements" {  } { { "../datapath.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/datapath.vhd" 391 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1512344697879 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "OP2_in datapath.vhd(383) " "VHDL error at datapath.vhd(383): formal port or parameter \"OP2_in\" must have actual or default value" {  } { { "../datapath.vhd" "" { Text "/home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/datapath.vhd" 383 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1512344697879 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1512344697881 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 19 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "953 " "Peak virtual memory: 953 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512344698000 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec  4 05:14:57 2017 " "Processing ended: Mon Dec  4 05:14:57 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512344698000 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512344698000 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512344698000 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1512344698000 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 19 s " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 19 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1512344698156 ""}
