<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable>
  <columns>
   <connections preferredWidth="111" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="546" />
   <clocksource preferredWidth="545" />
   <frequency preferredWidth="526" />
  </columns>
 </clocktable>
 <library
   expandedCategories="Library/Bridges,Library/Interface Protocols/Serial,Library/Verification,Project,Library/Interface Protocols,Library,Library/Bridges/Memory-Mapped,Library/Verification/Debug &amp; Performance" />
 <window width="1942" height="1042" x="-11" y="-11" />
 <hdlexample language="VERILOG" />
 <generation testbench_system="SIMPLE" />
</preferences>
