<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>FEMU: femu/nand/nand.h 源文件</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">FEMU
   &#160;<span id="projectnumber">原版 master 7e238cc</span>
   </div>
   <div id="projectbrief">FEMU: Accurate, Scalable and Extensible NVMe SSD Emulator (FAST&#39;18)</div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="搜索" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- 制作者 Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'搜索');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('nand_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">nand.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="nand_8h.html">浏览该文件的文档.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="preprocessor">#ifndef __FEMU_NAND_H</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="preprocessor">#define __FEMU_NAND_H</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160; </div>
<div class="line"><a name="l00004"></a><span class="lineno"><a class="line" href="nand_8h.html#a25637c137b0aeec8daef1f496104d261">    4</a></span>&#160;<span class="preprocessor">#define MAX_SUPPORTED_PAGES_PER_BLOCK (512)</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160; </div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * SLC NAND latency numbers in naoseconds</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00009"></a><span class="lineno"><a class="line" href="nand_8h.html#a770e8b85c74ab2b0278ee698d3387ade">    9</a></span>&#160;<span class="preprocessor">#define SLC_PAGE_READ_LATENCY_NS          (40000)</span></div>
<div class="line"><a name="l00010"></a><span class="lineno"><a class="line" href="nand_8h.html#a7d6153e2fdfb68a96c229f24ba9da909">   10</a></span>&#160;<span class="preprocessor">#define SLC_PAGE_WRITE_LATENCY_NS         (800000)</span></div>
<div class="line"><a name="l00011"></a><span class="lineno"><a class="line" href="nand_8h.html#ad899873b468175705d04b08ae48b2e9a">   11</a></span>&#160;<span class="preprocessor">#define SLC_BLOCK_ERASE_LATENCY_NS        (2000000)</span></div>
<div class="line"><a name="l00012"></a><span class="lineno"><a class="line" href="nand_8h.html#a956293ec67dba5d383263bcc26c9938a">   12</a></span>&#160;<span class="preprocessor">#define SLC_CHNL_PAGE_TRANSFER_LATENCY_NS (20000)</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160; </div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * MLC NAND latency numbers in nanoseconds</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * Profiled from Micron L95B MLC NAND Flash chips used in CNEX OCSSD</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00019"></a><span class="lineno"><a class="line" href="nand_8h.html#a9ee820239f3441eb49de08b7cf3d2b15">   19</a></span>&#160;<span class="preprocessor">#define MLC_LOWER_PAGE_READ_LATENCY_NS    (48000)</span></div>
<div class="line"><a name="l00020"></a><span class="lineno"><a class="line" href="nand_8h.html#a0a7ad4354871562d022f2693ce5de213">   20</a></span>&#160;<span class="preprocessor">#define MLC_UPPER_PAGE_READ_LATENCY_NS    (64000)</span></div>
<div class="line"><a name="l00021"></a><span class="lineno"><a class="line" href="nand_8h.html#a5ce0af3b9206ed6ff071e2045597de8a">   21</a></span>&#160;<span class="preprocessor">#define MLC_LOWER_PAGE_WRITE_LATENCY_NS   (850000)</span></div>
<div class="line"><a name="l00022"></a><span class="lineno"><a class="line" href="nand_8h.html#a8bc4400352e0ce35d4f5c146105e5429">   22</a></span>&#160;<span class="preprocessor">#define MLC_UPPER_PAGE_WRITE_LATENCY_NS   (2300000)</span></div>
<div class="line"><a name="l00023"></a><span class="lineno"><a class="line" href="nand_8h.html#a886750530238d7e2c6d8d2f07af05bc3">   23</a></span>&#160;<span class="preprocessor">#define MLC_CHNL_PAGE_TRANSFER_LATENCY_NS (52433)</span></div>
<div class="line"><a name="l00024"></a><span class="lineno"><a class="line" href="nand_8h.html#acb94b10986d8f3d98fdde3671aa99fd7">   24</a></span>&#160;<span class="preprocessor">#define MLC_BLOCK_ERASE_LATENCY_NS        (3000000)</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160; </div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * TLC NAND latency numbers in nanoseconds</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * Based on the paper: &quot;SimpleSSD: Modeling Solid State Drives for Holistic</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> *                      System Simulation&quot;</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="nand_8h.html#aaad17bd14f559ee5c6741db095b49e97">   32</a></span>&#160;<span class="preprocessor">#define TLC_LOWER_PAGE_READ_LATENCY_NS    (56500)</span></div>
<div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="nand_8h.html#a0f31d94d5344bd136edf35abd28c7da1">   33</a></span>&#160;<span class="preprocessor">#define TLC_CENTER_PAGE_READ_LATENCY_NS   (77500)</span></div>
<div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="nand_8h.html#ad3f063c308c3122b40808e6d04a01426">   34</a></span>&#160;<span class="preprocessor">#define TLC_UPPER_PAGE_READ_LATENCY_NS    (106000)</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160; </div>
<div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="nand_8h.html#a19e019dae321ecfed24bba9481a7fee9">   36</a></span>&#160;<span class="preprocessor">#define TLC_LOWER_PAGE_WRITE_LATENCY_NS   (820500)</span></div>
<div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="nand_8h.html#a7ddaec3eb495e019e58dbac8236229b5">   37</a></span>&#160;<span class="preprocessor">#define TLC_CENTER_PAGE_WRITE_LATENCY_NS  (2225000)</span></div>
<div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="nand_8h.html#a310e1cb4927705edf12fc3b649671e1c">   38</a></span>&#160;<span class="preprocessor">#define TLC_UPPER_PAGE_WRITE_LATENCY_NS   (5734000)</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160; </div>
<div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="nand_8h.html#a305a3fa1d95fcec5502726ee8e2caf5a">   40</a></span>&#160;<span class="preprocessor">#define TLC_CHNL_PAGE_TRANSFER_LATENCY_NS (52433)</span></div>
<div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="nand_8h.html#ab81bc1d7bc8c1ca2a6f2d8431ad6e04a">   41</a></span>&#160;<span class="preprocessor">#define TLC_BLOCK_ERASE_LATENCY_NS        (3000000)</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160; </div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment"> * QLC NAND latency numbers in nanoseconds</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment"> * Read Latency is extrapolated from TLC drives based on Micron FMS&#39;19</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment"> * presentation: &quot;Component-Level Characterization of 3D TLC, QLC, and</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment"> *                Low-Latency NAND&quot;</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment"> * Write Latency is increased similar to read latencies, but may be higher in</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment"> * practice.</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160; </div>
<div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="nand_8h.html#a0ff6376d6a10e337f0db1bf8ff72b9cf">   54</a></span>&#160;<span class="preprocessor">#define QLC_LOWER_PAGE_READ_LATENCY_NS          (TLC_LOWER_PAGE_READ_LATENCY_NS * 1.05)</span></div>
<div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="nand_8h.html#a2cf458d57dfda5fec669043e76127852">   55</a></span>&#160;<span class="preprocessor">#define QLC_CENTER_LOWER_PAGE_READ_LATENCY_NS   (TLC_CENTER_PAGE_READ_LATENCY_NS * 1.1)</span></div>
<div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="nand_8h.html#a4dad7b4a5f6544d8bdde76a041995809">   56</a></span>&#160;<span class="preprocessor">#define QLC_CENTER_UPPER_PAGE_READ_LATENCY_NS   (TLC_UPPER_PAGE_READ_LATENCY_NS * 1.2)</span></div>
<div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="nand_8h.html#af06adefcc7a5f1480e0bf91ce9d49c49">   57</a></span>&#160;<span class="preprocessor">#define QLC_UPPER_PAGE_READ_LATENCY_NS          (TLC_UPPER_PAGE_READ_LATENCY_NS * 1.6)</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160; </div>
<div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="nand_8h.html#af1d0647e854e426d242f2e8a9b4b1a04">   59</a></span>&#160;<span class="preprocessor">#define QLC_LOWER_PAGE_WRITE_LATENCY_NS         (TLC_LOWER_PAGE_WRITE_LATENCY_NS * 1.05)</span></div>
<div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="nand_8h.html#ade2503c34653bdc5a0d73e6440ac9591">   60</a></span>&#160;<span class="preprocessor">#define QLC_CENTER_LOWER_PAGE_WRITE_LATENCY_NS  (TLC_CENTER_PAGE_WRITE_LATENCY_NS * 1.1)</span></div>
<div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="nand_8h.html#a50e932672d307bfea95eb0a59121dac9">   61</a></span>&#160;<span class="preprocessor">#define QLC_CENTER_UPPER_PAGE_WRITE_LATENCY_NS  (TLC_UPPER_PAGE_WRITE_LATENCY_NS * 1.2)</span></div>
<div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="nand_8h.html#af06521499a77c5c0bfa1be974b9682ff">   62</a></span>&#160;<span class="preprocessor">#define QLC_UPPER_PAGE_WRITE_LATENCY_NS         (TLC_UPPER_PAGE_WRITE_LATENCY_NS * 1.6)</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160; </div>
<div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="nand_8h.html#aa200fd73c97829d228d13ba3c14584c6">   64</a></span>&#160;<span class="preprocessor">#define QLC_CHNL_PAGE_TRANSFER_LATENCY_NS       (52433)</span></div>
<div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="nand_8h.html#a159c011e7a9433c36240214042d85dda">   65</a></span>&#160;<span class="preprocessor">#define QLC_BLOCK_ERASE_LATENCY_NS              (3000000)</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160; </div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="keyword">enum</span> {</div>
<div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="nand_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da31da60fe6aaa6a82f1c5254fd7617d91">   68</a></span>&#160;    <a class="code" href="nand_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da31da60fe6aaa6a82f1c5254fd7617d91">SLC_PAGE</a>              = 0,</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160; </div>
<div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="nand_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da190392c8900fdf22c314c44779b26a9d">   70</a></span>&#160;    <a class="code" href="nand_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da190392c8900fdf22c314c44779b26a9d">MLC_LOWER_PAGE</a>        = 0,</div>
<div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="nand_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da2d5818a4ac96c21ca4317f423b22d85f">   71</a></span>&#160;    <a class="code" href="nand_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da2d5818a4ac96c21ca4317f423b22d85f">MLC_UPPER_PAGE</a>        = 1,</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160; </div>
<div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="nand_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da5352f782b8c51e866d21184aeea0ed4e">   73</a></span>&#160;    <a class="code" href="nand_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da5352f782b8c51e866d21184aeea0ed4e">TLC_LOWER_PAGE</a>        = 0,</div>
<div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="nand_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da355807060d0768598efabaf65fe5246e">   74</a></span>&#160;    <a class="code" href="nand_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da355807060d0768598efabaf65fe5246e">TLC_CENTER_PAGE</a>       = 1,</div>
<div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="nand_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da6970b892bb1e2681490bbb50a0dab5b2">   75</a></span>&#160;    <a class="code" href="nand_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da6970b892bb1e2681490bbb50a0dab5b2">TLC_UPPER_PAGE</a>        = 2,</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160; </div>
<div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="nand_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2daf75b88c6c20f57758e4c45febe0b3574">   77</a></span>&#160;    <a class="code" href="nand_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2daf75b88c6c20f57758e4c45febe0b3574">QLC_LOWER_PAGE</a>        = 0,</div>
<div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="nand_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da131b522180adff1d426056fc5a92e1bd">   78</a></span>&#160;    <a class="code" href="nand_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da131b522180adff1d426056fc5a92e1bd">QLC_LOWER_CENTER_PAGE</a> = 1,</div>
<div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="nand_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da1d2b8f476b0ac95c19f7e47ec40adca2">   79</a></span>&#160;    <a class="code" href="nand_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da1d2b8f476b0ac95c19f7e47ec40adca2">QLC_UPPER_CENTER_PAGE</a> = 2,</div>
<div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="nand_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da2bb9c5ee845a2e6ec5dfbd5b44de96b6">   80</a></span>&#160;    <a class="code" href="nand_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da2bb9c5ee845a2e6ec5dfbd5b44de96b6">QLC_UPPER_PAGE</a>        = 3,</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;};</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160; </div>
<div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="nand_8h.html#ad8e6e6c2dc9a795f88629a1430740af3">   83</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="nand_8h.html#ad8e6e6c2dc9a795f88629a1430740af3">FlashType</a> {</div>
<div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="nand_8h.html#ad8e6e6c2dc9a795f88629a1430740af3a419fdbc333100159418e87ca1ec9e650">   84</a></span>&#160;    <a class="code" href="nand_8h.html#ad8e6e6c2dc9a795f88629a1430740af3a419fdbc333100159418e87ca1ec9e650">SLC</a>            = 1,</div>
<div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="nand_8h.html#ad8e6e6c2dc9a795f88629a1430740af3afce6375bdc97d09f3ed104d7b52e5a4e">   85</a></span>&#160;    <a class="code" href="nand_8h.html#ad8e6e6c2dc9a795f88629a1430740af3afce6375bdc97d09f3ed104d7b52e5a4e">MLC</a>            = 2,</div>
<div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="nand_8h.html#ad8e6e6c2dc9a795f88629a1430740af3a526240b921568a69cefc51a2146f14dc">   86</a></span>&#160;    <a class="code" href="nand_8h.html#ad8e6e6c2dc9a795f88629a1430740af3a526240b921568a69cefc51a2146f14dc">TLC</a>            = 3,</div>
<div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="nand_8h.html#ad8e6e6c2dc9a795f88629a1430740af3a086283c9ab12205fe91ff58fc088f95c">   87</a></span>&#160;    <a class="code" href="nand_8h.html#ad8e6e6c2dc9a795f88629a1430740af3a086283c9ab12205fe91ff58fc088f95c">QLC</a>            = 4,</div>
<div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="nand_8h.html#ad8e6e6c2dc9a795f88629a1430740af3ac29f2d30eaf9c00aff3de2e747ee8e0a">   88</a></span>&#160;    <a class="code" href="nand_8h.html#ad8e6e6c2dc9a795f88629a1430740af3ac29f2d30eaf9c00aff3de2e747ee8e0a">PLC</a>            = 5,</div>
<div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="nand_8h.html#ad8e6e6c2dc9a795f88629a1430740af3a8cfdd0ef42623a6d76a96990489f4f89">   89</a></span>&#160;    <a class="code" href="nand_8h.html#ad8e6e6c2dc9a795f88629a1430740af3a8cfdd0ef42623a6d76a96990489f4f89">MAX_FLASH_TYPE</a> = 6,</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;} <a class="code" href="nand_8h.html#ad8e6e6c2dc9a795f88629a1430740af3">FlashType</a>;</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160; </div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment"> * This is a cheat sheet of the timing parameters for all the supported NAND</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment"> * flash types: SLC/MLC/TLC/QLC/PLC</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="structNandFlashTiming.html">   96</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structNandFlashTiming.html">NandFlashTiming</a> {</div>
<div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="structNandFlashTiming.html#a9dbf1598792d79fb11994a28960c6c36">   97</a></span>&#160;    int64_t <a class="code" href="structNandFlashTiming.html#a9dbf1598792d79fb11994a28960c6c36">pg_rd_lat</a>[<a class="code" href="nand_8h.html#ad8e6e6c2dc9a795f88629a1430740af3a8cfdd0ef42623a6d76a96990489f4f89">MAX_FLASH_TYPE</a>][<a class="code" href="nand_8h.html#ad8e6e6c2dc9a795f88629a1430740af3a8cfdd0ef42623a6d76a96990489f4f89">MAX_FLASH_TYPE</a>];</div>
<div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="structNandFlashTiming.html#a3b6eadce7df322b4ff26d05635e4a3d5">   98</a></span>&#160;    int64_t <a class="code" href="structNandFlashTiming.html#a3b6eadce7df322b4ff26d05635e4a3d5">pg_wr_lat</a>[<a class="code" href="nand_8h.html#ad8e6e6c2dc9a795f88629a1430740af3a8cfdd0ef42623a6d76a96990489f4f89">MAX_FLASH_TYPE</a>][<a class="code" href="nand_8h.html#ad8e6e6c2dc9a795f88629a1430740af3a8cfdd0ef42623a6d76a96990489f4f89">MAX_FLASH_TYPE</a>];</div>
<div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="structNandFlashTiming.html#a76c69fc26ca650cbec39588351d572b7">   99</a></span>&#160;    int64_t <a class="code" href="structNandFlashTiming.html#a76c69fc26ca650cbec39588351d572b7">blk_er_lat</a>[<a class="code" href="nand_8h.html#ad8e6e6c2dc9a795f88629a1430740af3a8cfdd0ef42623a6d76a96990489f4f89">MAX_FLASH_TYPE</a>];</div>
<div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="structNandFlashTiming.html#a4e9f7d7ad549efc4beba40c4fb77037f">  100</a></span>&#160;    int64_t <a class="code" href="structNandFlashTiming.html#a4e9f7d7ad549efc4beba40c4fb77037f">chnl_pg_xfer_lat</a>[<a class="code" href="nand_8h.html#ad8e6e6c2dc9a795f88629a1430740af3a8cfdd0ef42623a6d76a96990489f4f89">MAX_FLASH_TYPE</a>];</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;} <a class="code" href="nand_8h.html#a713558f23a4a61e2636c1ca139cf081b">NandFlashTiming</a>;</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160; </div>
<div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="nand_8h.html#a123c05bc7063e25294e77b2c14768413">  103</a></span>&#160;<span class="keyword">static</span> <span class="keyword">struct </span><a class="code" href="structNandFlashTiming.html">NandFlashTiming</a> <a class="code" href="nand_8h.html#a123c05bc7063e25294e77b2c14768413">nand_flash_timing</a>;</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160; </div>
<div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="structNandFlash.html">  105</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structNandFlash.html">NandFlash</a> {</div>
<div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="structNandFlash.html#a383be5b401182996c24130a05b5c2b08">  106</a></span>&#160;    uint8_t <a class="code" href="structNandFlash.html#a383be5b401182996c24130a05b5c2b08">flash_type</a>;</div>
<div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="structNandFlash.html#ab6cc4501f95e2a45eb2cd47f8f895de5">  107</a></span>&#160;    int64_t <a class="code" href="structNandFlash.html#ab6cc4501f95e2a45eb2cd47f8f895de5">page_rd_lat</a>[<a class="code" href="nand_8h.html#ad8e6e6c2dc9a795f88629a1430740af3a8cfdd0ef42623a6d76a96990489f4f89">MAX_FLASH_TYPE</a>];</div>
<div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="structNandFlash.html#a58d6cd87b9494e9a5e4cc210ded99e9c">  108</a></span>&#160;    int64_t <a class="code" href="structNandFlash.html#a58d6cd87b9494e9a5e4cc210ded99e9c">page_wr_lat</a>[<a class="code" href="nand_8h.html#ad8e6e6c2dc9a795f88629a1430740af3a8cfdd0ef42623a6d76a96990489f4f89">MAX_FLASH_TYPE</a>];</div>
<div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="structNandFlash.html#ad95d4eab459400f78e2634691a9525f3">  109</a></span>&#160;    int64_t <a class="code" href="structNandFlash.html#ad95d4eab459400f78e2634691a9525f3">blk_er_lat</a>;</div>
<div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="structNandFlash.html#a6018f24e2db082c9a170010f48b65a7e">  110</a></span>&#160;    int64_t <a class="code" href="structNandFlash.html#a6018f24e2db082c9a170010f48b65a7e">chnl_pg_xfer_lat</a>;</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;};</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160; </div>
<div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="nand_8h.html#adfbaba29b1f26d638ba0358de7aec107">  113</a></span>&#160;<span class="preprocessor">#define PPA_CH(ln, ppa)  ((ppa &amp; ln-&gt;ppaf.ch_mask) &gt;&gt; ln-&gt;ppaf.ch_offset)</span></div>
<div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="nand_8h.html#a61ca2e3531ba78a2d7f62cb9c077dbec">  114</a></span>&#160;<span class="preprocessor">#define PPA_LUN(ln, ppa) ((ppa &amp; ln-&gt;ppaf.lun_mask) &gt;&gt; ln-&gt;ppaf.lun_offset)</span></div>
<div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="nand_8h.html#a1d76007eb272ea57874f05dc798f9d99">  115</a></span>&#160;<span class="preprocessor">#define PPA_PLN(ln, ppa) ((ppa &amp; ln-&gt;ppaf.pln_mask) &gt;&gt; ln-&gt;ppaf.pln_offset)</span></div>
<div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="nand_8h.html#a4ffad3c1a39f11cbd50e21734894bcee">  116</a></span>&#160;<span class="preprocessor">#define PPA_BLK(ln, ppa) ((ppa &amp; ln-&gt;ppaf.blk_mask) &gt;&gt; ln-&gt;ppaf.blk_offset)</span></div>
<div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="nand_8h.html#a277eb77cc9a0d195f464a357430de968">  117</a></span>&#160;<span class="preprocessor">#define PPA_PG(ln, ppa)  ((ppa &amp; ln-&gt;ppaf.pg_mask) &gt;&gt; ln-&gt;ppaf.pg_offset)</span></div>
<div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="nand_8h.html#a3dfa4d340b137c1c335b19a70ca2fbde">  118</a></span>&#160;<span class="preprocessor">#define PPA_SEC(ln, ppa) ((ppa &amp; ln-&gt;ppaf.sec_mask) &gt;&gt; ln-&gt;ppaf.sec_offset)</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160; </div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">/* Lower/Upper page format within one block */</span></div>
<div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="nand_8h.html#a3d0412d1ec8a9f4304fc88fb50169875">  121</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">int</span> <a class="code" href="nand_8h.html#a3d0412d1ec8a9f4304fc88fb50169875">slc_tbl</a>[<a class="code" href="nand_8h.html#a25637c137b0aeec8daef1f496104d261">MAX_SUPPORTED_PAGES_PER_BLOCK</a>];</div>
<div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="nand_8h.html#ab1bfaf5129bcfd3f49d9c8af4a9efba3">  122</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">int</span> <a class="code" href="nand_8h.html#ab1bfaf5129bcfd3f49d9c8af4a9efba3">mlc_tbl</a>[<a class="code" href="nand_8h.html#a25637c137b0aeec8daef1f496104d261">MAX_SUPPORTED_PAGES_PER_BLOCK</a>];</div>
<div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="nand_8h.html#a45d9b64fc49fb338ac8374d3a8e6c2e3">  123</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">int</span> <a class="code" href="nand_8h.html#a45d9b64fc49fb338ac8374d3a8e6c2e3">tlc_tbl</a>[<a class="code" href="nand_8h.html#a25637c137b0aeec8daef1f496104d261">MAX_SUPPORTED_PAGES_PER_BLOCK</a>];</div>
<div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="nand_8h.html#ab1831a81954abb0e34e6b8ab765a1b3d">  124</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">int</span> <a class="code" href="nand_8h.html#ab1831a81954abb0e34e6b8ab765a1b3d">qlc_tbl</a>[<a class="code" href="nand_8h.html#a25637c137b0aeec8daef1f496104d261">MAX_SUPPORTED_PAGES_PER_BLOCK</a>];</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160; </div>
<div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="nand_8h.html#aea24174b997828eb73fe8f0e7c83209e">  126</a></span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> uint8_t <a class="code" href="nand_8h.html#aea24174b997828eb73fe8f0e7c83209e">get_page_type</a>(<span class="keywordtype">int</span> flash_type, <span class="keywordtype">int</span> pg)</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;{</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;    <span class="keywordflow">switch</span> (flash_type) {</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="nand_8h.html#ad8e6e6c2dc9a795f88629a1430740af3a419fdbc333100159418e87ca1ec9e650">SLC</a>:</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="nand_8h.html#a3d0412d1ec8a9f4304fc88fb50169875">slc_tbl</a>[pg];</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="nand_8h.html#ad8e6e6c2dc9a795f88629a1430740af3afce6375bdc97d09f3ed104d7b52e5a4e">MLC</a>:</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="nand_8h.html#ab1bfaf5129bcfd3f49d9c8af4a9efba3">mlc_tbl</a>[pg];</div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="nand_8h.html#ad8e6e6c2dc9a795f88629a1430740af3a526240b921568a69cefc51a2146f14dc">TLC</a>:</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="nand_8h.html#a45d9b64fc49fb338ac8374d3a8e6c2e3">tlc_tbl</a>[pg];</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="nand_8h.html#ad8e6e6c2dc9a795f88629a1430740af3a086283c9ab12205fe91ff58fc088f95c">QLC</a>:</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="nand_8h.html#ab1831a81954abb0e34e6b8ab765a1b3d">qlc_tbl</a>[pg];</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;    <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;        abort();</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    }</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;}</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160; </div>
<div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="nand_8h.html#a1df10f9cc5736ecc33431a60f6191356">  142</a></span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> int64_t <a class="code" href="nand_8h.html#a1df10f9cc5736ecc33431a60f6191356">get_page_read_latency</a>(<span class="keywordtype">int</span> flash_type, <span class="keywordtype">int</span> page_type)</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;{</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="nand_8h.html#a123c05bc7063e25294e77b2c14768413">nand_flash_timing</a>.<a class="code" href="structNandFlashTiming.html#a9dbf1598792d79fb11994a28960c6c36">pg_rd_lat</a>[flash_type][page_type];</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;}</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160; </div>
<div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="nand_8h.html#ab8913f0fbdd3cb447393cef3754be7c4">  147</a></span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> int64_t <a class="code" href="nand_8h.html#ab8913f0fbdd3cb447393cef3754be7c4">get_page_write_latency</a>(<span class="keywordtype">int</span> flash_type, <span class="keywordtype">int</span> page_type)</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;{</div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="nand_8h.html#a123c05bc7063e25294e77b2c14768413">nand_flash_timing</a>.<a class="code" href="structNandFlashTiming.html#a3b6eadce7df322b4ff26d05635e4a3d5">pg_wr_lat</a>[flash_type][page_type];</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;}</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160; </div>
<div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="nand_8h.html#a8114ba8a535f9a3dba0f920bd8a3ade3">  152</a></span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> int64_t <a class="code" href="nand_8h.html#a8114ba8a535f9a3dba0f920bd8a3ade3">get_blk_erase_latency</a>(<span class="keywordtype">int</span> flash_type)</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;{</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="nand_8h.html#a123c05bc7063e25294e77b2c14768413">nand_flash_timing</a>.<a class="code" href="structNandFlashTiming.html#a76c69fc26ca650cbec39588351d572b7">blk_er_lat</a>[flash_type];</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;}</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160; </div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="keywordtype">int</span> <a class="code" href="nand_8h.html#abf5d19b68122bdd6e7769c2d86d12e12">init_nand_flash</a>(<span class="keywordtype">void</span> *opaque);</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160; </div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160; </div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<div class="ttc" id="astructNvmeCQueue_html"><div class="ttname"><a href="structNvmeCQueue.html">NvmeCQueue</a></div><div class="ttdef"><b>Definition:</b> nvme.h:1034</div></div>
<div class="ttc" id="anand_8h_html_a0a7ad4354871562d022f2693ce5de213"><div class="ttname"><a href="nand_8h.html#a0a7ad4354871562d022f2693ce5de213">MLC_UPPER_PAGE_READ_LATENCY_NS</a></div><div class="ttdeci">#define MLC_UPPER_PAGE_READ_LATENCY_NS</div><div class="ttdef"><b>Definition:</b> nand.h:20</div></div>
<div class="ttc" id="anand_8h_html_ad8e6e6c2dc9a795f88629a1430740af3a8cfdd0ef42623a6d76a96990489f4f89"><div class="ttname"><a href="nand_8h.html#ad8e6e6c2dc9a795f88629a1430740af3a8cfdd0ef42623a6d76a96990489f4f89">MAX_FLASH_TYPE</a></div><div class="ttdeci">@ MAX_FLASH_TYPE</div><div class="ttdef"><b>Definition:</b> nand.h:89</div></div>
<div class="ttc" id="aintr_8c_html_ac07d39a331aa32f4da4f27f31f1abc1c"><div class="ttname"><a href="intr_8c.html#ac07d39a331aa32f4da4f27f31f1abc1c">nvme_isr_notify_io</a></div><div class="ttdeci">void nvme_isr_notify_io(void *opaque)</div><div class="ttdoc">中断通知上层取cq</div><div class="ttdef"><b>Definition:</b> intr.c:202</div></div>
<div class="ttc" id="astructNandFlash_html_a58d6cd87b9494e9a5e4cc210ded99e9c"><div class="ttname"><a href="structNandFlash.html#a58d6cd87b9494e9a5e4cc210ded99e9c">NandFlash::page_wr_lat</a></div><div class="ttdeci">int64_t page_wr_lat[MAX_FLASH_TYPE]</div><div class="ttdef"><b>Definition:</b> nand.h:108</div></div>
<div class="ttc" id="apqueue_8h_html_a1c3f02694b2a0ec19584c395a88bb6f9"><div class="ttname"><a href="pqueue_8h.html#a1c3f02694b2a0ec19584c395a88bb6f9">pqueue_cmp_pri_f</a></div><div class="ttdeci">int(* pqueue_cmp_pri_f)(pqueue_pri_t next, pqueue_pri_t curr)</div><div class="ttdef"><b>Definition:</b> pqueue.h:44</div></div>
<div class="ttc" id="arte__ring_8h_html_aecdaba437ff3f20b3277728f69a81f01"><div class="ttname"><a href="rte__ring_8h.html#aecdaba437ff3f20b3277728f69a81f01">__IS_MC</a></div><div class="ttdeci">#define __IS_MC</div><div class="ttdef"><b>Definition:</b> rte_ring.h:164</div></div>
<div class="ttc" id="aintr_8c_html_a404cdb00218c3c3b27c4048b43d7d8db"><div class="ttname"><a href="intr_8c.html#a404cdb00218c3c3b27c4048b43d7d8db">nvme_set_guest_notifier</a></div><div class="ttdeci">static int nvme_set_guest_notifier(FemuCtrl *n, EventNotifier *notifier, uint32_t qid)</div><div class="ttdef"><b>Definition:</b> intr.c:46</div></div>
<div class="ttc" id="arte__ring_8c_html_a9d095bc1979e862ea41c3222f153715c"><div class="ttname"><a href="rte__ring_8c.html#a9d095bc1979e862ea41c3222f153715c">POWEROF2</a></div><div class="ttdeci">#define POWEROF2(x)</div><div class="ttdef"><b>Definition:</b> rte_ring.c:84</div></div>
<div class="ttc" id="arte__ring_8h_html_a40c2b32849ee40a3926720f2ab1cdec7a4d55236339bad776b055208601d2e4d4"><div class="ttname"><a href="rte__ring_8h.html#a40c2b32849ee40a3926720f2ab1cdec7a4d55236339bad776b055208601d2e4d4">FEMU_RING_TYPE_MP_MC</a></div><div class="ttdeci">@ FEMU_RING_TYPE_MP_MC</div><div class="ttdef"><b>Definition:</b> rte_ring.h:1124</div></div>
<div class="ttc" id="astructNandFlashTiming_html_a4e9f7d7ad549efc4beba40c4fb77037f"><div class="ttname"><a href="structNandFlashTiming.html#a4e9f7d7ad549efc4beba40c4fb77037f">NandFlashTiming::chnl_pg_xfer_lat</a></div><div class="ttdeci">int64_t chnl_pg_xfer_lat[MAX_FLASH_TYPE]</div><div class="ttdef"><b>Definition:</b> nand.h:100</div></div>
<div class="ttc" id="astructFemuCtrl_html"><div class="ttname"><a href="structFemuCtrl.html">FemuCtrl</a></div><div class="ttdoc">femu相关控制参数和数据成员</div><div class="ttdef"><b>Definition:</b> nvme.h:1180</div></div>
<div class="ttc" id="apqueue_8c_html_a1de33eff030939b5f511acd4de320d2f"><div class="ttname"><a href="pqueue_8c.html#a1de33eff030939b5f511acd4de320d2f">set_pri</a></div><div class="ttdeci">static void set_pri(void *d, pqueue_pri_t pri)</div><div class="ttdef"><b>Definition:</b> pqueue.c:216</div></div>
<div class="ttc" id="arte__ring_8h_html_aeecc92053129fb9aff3e9ced08f3a834"><div class="ttname"><a href="rte__ring_8h.html#aeecc92053129fb9aff3e9ced08f3a834">RTE_RING_SZ_MASK</a></div><div class="ttdeci">#define RTE_RING_SZ_MASK</div><div class="ttdef"><b>Definition:</b> rte_ring.h:158</div></div>
<div class="ttc" id="astructNandFlashTiming_html"><div class="ttname"><a href="structNandFlashTiming.html">NandFlashTiming</a></div><div class="ttdef"><b>Definition:</b> nand.h:96</div></div>
<div class="ttc" id="astructNvmeCQueue_html_a42f6225e7294b5db037fd1e099a8060f"><div class="ttname"><a href="structNvmeCQueue.html#a42f6225e7294b5db037fd1e099a8060f">NvmeCQueue::vector</a></div><div class="ttdeci">uint32_t vector</div><div class="ttdef"><b>Definition:</b> nvme.h:1043</div></div>
<div class="ttc" id="astructNandFlash_html_ad95d4eab459400f78e2634691a9525f3"><div class="ttname"><a href="structNandFlash.html#ad95d4eab459400f78e2634691a9525f3">NandFlash::blk_er_lat</a></div><div class="ttdeci">int64_t blk_er_lat</div><div class="ttdef"><b>Definition:</b> nand.h:109</div></div>
<div class="ttc" id="aintr_8c_html_aa6089f663c0aef824344bde303c46238"><div class="ttname"><a href="intr_8c.html#aa6089f663c0aef824344bde303c46238">nvme_setup_virq</a></div><div class="ttdeci">int nvme_setup_virq(FemuCtrl *n, NvmeCQueue *cq)</div><div class="ttdef"><b>Definition:</b> intr.c:216</div></div>
<div class="ttc" id="arte__ring_8h_html_aad5423899c79ed55b32ec46ab28faf15"><div class="ttname"><a href="rte__ring_8h.html#aad5423899c79ed55b32ec46ab28faf15">__IS_SP</a></div><div class="ttdeci">#define __IS_SP</div><div class="ttdef"><b>Definition:</b> rte_ring.h:161</div></div>
<div class="ttc" id="anand_8h_html_a25637c137b0aeec8daef1f496104d261"><div class="ttname"><a href="nand_8h.html#a25637c137b0aeec8daef1f496104d261">MAX_SUPPORTED_PAGES_PER_BLOCK</a></div><div class="ttdeci">#define MAX_SUPPORTED_PAGES_PER_BLOCK</div><div class="ttdef"><b>Definition:</b> nand.h:4</div></div>
<div class="ttc" id="astructNvmeCQueue_html_a81de77c41f0fe454ab844dff5914bae5"><div class="ttname"><a href="structNvmeCQueue.html#a81de77c41f0fe454ab844dff5914bae5">NvmeCQueue::cqid</a></div><div class="ttdeci">uint16_t cqid</div><div class="ttdef"><b>Definition:</b> nvme.h:1038</div></div>
<div class="ttc" id="anand_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2da355807060d0768598efabaf65fe5246e"><div class="ttname"><a href="nand_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da355807060d0768598efabaf65fe5246e">TLC_CENTER_PAGE</a></div><div class="ttdeci">@ TLC_CENTER_PAGE</div><div class="ttdef"><b>Definition:</b> nand.h:74</div></div>
<div class="ttc" id="anand_8c_html_a8cb0a9f52feff4b7ff071d57c217cf86"><div class="ttname"><a href="nand_8c.html#a8cb0a9f52feff4b7ff071d57c217cf86">init_tlc_page_pairing</a></div><div class="ttdeci">static void init_tlc_page_pairing(FemuCtrl *n)</div><div class="ttdef"><b>Definition:</b> nand.c:30</div></div>
<div class="ttc" id="apqueue_8c_html_ae0cf88c8360a5f08ada81feaaeb40505"><div class="ttname"><a href="pqueue_8c.html#ae0cf88c8360a5f08ada81feaaeb40505">pqueue_size</a></div><div class="ttdeci">size_t pqueue_size(pqueue_t *q)</div><div class="ttdef"><b>Definition:</b> pqueue.c:68</div></div>
<div class="ttc" id="anand_8h_html_ad8e6e6c2dc9a795f88629a1430740af3a086283c9ab12205fe91ff58fc088f95c"><div class="ttname"><a href="nand_8h.html#ad8e6e6c2dc9a795f88629a1430740af3a086283c9ab12205fe91ff58fc088f95c">QLC</a></div><div class="ttdeci">@ QLC</div><div class="ttdef"><b>Definition:</b> nand.h:87</div></div>
<div class="ttc" id="anand_8h_html_a7d6153e2fdfb68a96c229f24ba9da909"><div class="ttname"><a href="nand_8h.html#a7d6153e2fdfb68a96c229f24ba9da909">SLC_PAGE_WRITE_LATENCY_NS</a></div><div class="ttdeci">#define SLC_PAGE_WRITE_LATENCY_NS</div><div class="ttdef"><b>Definition:</b> nand.h:10</div></div>
<div class="ttc" id="arte__ring_8c_html_a6bc92444f7239ca27c5a89de99f5f4ac"><div class="ttname"><a href="rte__ring_8c.html#a6bc92444f7239ca27c5a89de99f5f4ac">femu_ring_create</a></div><div class="ttdeci">struct rte_ring * femu_ring_create(enum femu_ring_type type, size_t count)</div><div class="ttdef"><b>Definition:</b> rte_ring.c:187</div></div>
<div class="ttc" id="apqueue_8c_html_aaa65a8fd39dc6a0a5bae297f37b7046c"><div class="ttname"><a href="pqueue_8c.html#aaa65a8fd39dc6a0a5bae297f37b7046c">subtree_is_valid</a></div><div class="ttdeci">static int subtree_is_valid(pqueue_t *q, int pos)</div><div class="ttdef"><b>Definition:</b> pqueue.c:239</div></div>
<div class="ttc" id="astructpqueue__t_html_ab405fbb415065192ce9a1a39b5f45978"><div class="ttname"><a href="structpqueue__t.html#ab405fbb415065192ce9a1a39b5f45978">pqueue_t::step</a></div><div class="ttdeci">size_t step</div><div class="ttdef"><b>Definition:</b> pqueue.h:58</div></div>
<div class="ttc" id="astructrte__ring_html_ab0a59b82d10d92cbd7b7f4fdcd706d5f"><div class="ttname"><a href="structrte__ring.html#ab0a59b82d10d92cbd7b7f4fdcd706d5f">rte_ring::name</a></div><div class="ttdeci">char name[RTE_NAMESIZE]</div><div class="ttdef"><b>Definition:</b> rte_ring.h:133</div></div>
<div class="ttc" id="anand_8h_html_ad8e6e6c2dc9a795f88629a1430740af3a419fdbc333100159418e87ca1ec9e650"><div class="ttname"><a href="nand_8h.html#ad8e6e6c2dc9a795f88629a1430740af3a419fdbc333100159418e87ca1ec9e650">SLC</a></div><div class="ttdeci">@ SLC</div><div class="ttdef"><b>Definition:</b> nand.h:84</div></div>
<div class="ttc" id="arte__ring_8h_html_abc8376d2c6e609707d52032860880b34"><div class="ttname"><a href="rte__ring_8h.html#abc8376d2c6e609707d52032860880b34">rte_ring_count</a></div><div class="ttdeci">static unsigned rte_ring_count(const struct rte_ring *r)</div><div class="ttdef"><b>Definition:</b> rte_ring.h:862</div></div>
<div class="ttc" id="anvme_8h_html_aef2bfc05ccbdba79aef90226efe46ad4"><div class="ttname"><a href="nvme_8h.html#aef2bfc05ccbdba79aef90226efe46ad4">femu_debug</a></div><div class="ttdeci">#define femu_debug(fmt,...)</div><div class="ttdef"><b>Definition:</b> nvme.h:1495</div></div>
<div class="ttc" id="anand_8h_html_aea24174b997828eb73fe8f0e7c83209e"><div class="ttname"><a href="nand_8h.html#aea24174b997828eb73fe8f0e7c83209e">get_page_type</a></div><div class="ttdeci">static uint8_t get_page_type(int flash_type, int pg)</div><div class="ttdef"><b>Definition:</b> nand.h:126</div></div>
<div class="ttc" id="anand_8h_html_ade2503c34653bdc5a0d73e6440ac9591"><div class="ttname"><a href="nand_8h.html#ade2503c34653bdc5a0d73e6440ac9591">QLC_CENTER_LOWER_PAGE_WRITE_LATENCY_NS</a></div><div class="ttdeci">#define QLC_CENTER_LOWER_PAGE_WRITE_LATENCY_NS</div><div class="ttdef"><b>Definition:</b> nand.h:60</div></div>
<div class="ttc" id="astructFemuCtrl_html_ae419c3a209fe0ffb9f6e04bc6ff3cd7e"><div class="ttname"><a href="structFemuCtrl.html#ae419c3a209fe0ffb9f6e04bc6ff3cd7e">FemuCtrl::bar</a></div><div class="ttdeci">NvmeBar bar</div><div class="ttdef"><b>Definition:</b> nvme.h:1184</div></div>
<div class="ttc" id="apqueue_8c_html_aecb92aa04f03ad7866508bc27778d7e9"><div class="ttname"><a href="pqueue_8c.html#aecb92aa04f03ad7866508bc27778d7e9">pqueue_is_valid</a></div><div class="ttdeci">int pqueue_is_valid(pqueue_t *q)</div><div class="ttdef"><b>Definition:</b> pqueue.c:258</div></div>
<div class="ttc" id="anand_8h_html_a8114ba8a535f9a3dba0f920bd8a3ade3"><div class="ttname"><a href="nand_8h.html#a8114ba8a535f9a3dba0f920bd8a3ade3">get_blk_erase_latency</a></div><div class="ttdeci">static int64_t get_blk_erase_latency(int flash_type)</div><div class="ttdef"><b>Definition:</b> nand.h:152</div></div>
<div class="ttc" id="apqueue_8h_html_ad8239ddc32134716f57e54bb972f6bf0"><div class="ttname"><a href="pqueue_8h.html#ad8239ddc32134716f57e54bb972f6bf0">pqueue_pri_t</a></div><div class="ttdeci">unsigned long long pqueue_pri_t</div><div class="ttdef"><b>Definition:</b> pqueue.h:39</div></div>
<div class="ttc" id="arte__ring_8c_html_a3afc06d02f63e84fe1569c99955af57a"><div class="ttname"><a href="rte__ring_8c.html#a3afc06d02f63e84fe1569c99955af57a">femu_ring_enqueue</a></div><div class="ttdeci">size_t femu_ring_enqueue(struct rte_ring *ring, void **objs, size_t count)</div><div class="ttdef"><b>Definition:</b> rte_ring.c:223</div></div>
<div class="ttc" id="anand_8c_html_ac06b76cb4e1499cd0f5086d231a92bf2"><div class="ttname"><a href="nand_8c.html#ac06b76cb4e1499cd0f5086d231a92bf2">init_mlc_page_pairing</a></div><div class="ttdeci">static void init_mlc_page_pairing(FemuCtrl *n)</div><div class="ttdef"><b>Definition:</b> nand.c:7</div></div>
<div class="ttc" id="arte__ring_8h_html_ab8debfb458e927d559e7ce750048502d"><div class="ttname"><a href="rte__ring_8h.html#ab8debfb458e927d559e7ce750048502d">rte_ring_enqueue_bulk</a></div><div class="ttdeci">static __rte_always_inline unsigned int rte_ring_enqueue_bulk(struct rte_ring *r, void *const *obj_table, unsigned int n, unsigned int *free_space)</div><div class="ttdef"><b>Definition:</b> rte_ring.h:650</div></div>
<div class="ttc" id="anand_8h_html_a1df10f9cc5736ecc33431a60f6191356"><div class="ttname"><a href="nand_8h.html#a1df10f9cc5736ecc33431a60f6191356">get_page_read_latency</a></div><div class="ttdeci">static int64_t get_page_read_latency(int flash_type, int page_type)</div><div class="ttdef"><b>Definition:</b> nand.h:142</div></div>
<div class="ttc" id="astructNandFlash_html"><div class="ttname"><a href="structNandFlash.html">NandFlash</a></div><div class="ttdef"><b>Definition:</b> nand.h:105</div></div>
<div class="ttc" id="arte__ring_8c_html_a564e012c1eb4ae08f9eea3acfd08b377"><div class="ttname"><a href="rte__ring_8c.html#a564e012c1eb4ae08f9eea3acfd08b377">rte_ring_free</a></div><div class="ttdeci">void rte_ring_free(struct rte_ring *r)</div><div class="ttdef"><b>Definition:</b> rte_ring.c:164</div></div>
<div class="ttc" id="anand_8h_html_a3d0412d1ec8a9f4304fc88fb50169875"><div class="ttname"><a href="nand_8h.html#a3d0412d1ec8a9f4304fc88fb50169875">slc_tbl</a></div><div class="ttdeci">static int slc_tbl[MAX_SUPPORTED_PAGES_PER_BLOCK]</div><div class="ttdef"><b>Definition:</b> nand.h:121</div></div>
<div class="ttc" id="astructpqueue__t_html_a37a81db394494e542cdaec80ce4f2f42"><div class="ttname"><a href="structpqueue__t.html#a37a81db394494e542cdaec80ce4f2f42">pqueue_t::size</a></div><div class="ttdeci">size_t size</div><div class="ttdef"><b>Definition:</b> pqueue.h:56</div></div>
<div class="ttc" id="aintr_8c_html_a05882837e726b101a16a02a652f3bbf0"><div class="ttname"><a href="intr_8c.html#a05882837e726b101a16a02a652f3bbf0">nvme_vector_poll</a></div><div class="ttdeci">static void nvme_vector_poll(PCIDevice *dev, unsigned int vector_start, unsigned int vector_end)</div><div class="ttdef"><b>Definition:</b> intr.c:133</div></div>
<div class="ttc" id="aintr_8c_html_ad98adfb6254598edb5f608bbf2018c8c"><div class="ttname"><a href="intr_8c.html#ad98adfb6254598edb5f608bbf2018c8c">nvme_clear_virq</a></div><div class="ttdeci">int nvme_clear_virq(FemuCtrl *n)</div><div class="ttdef"><b>Definition:</b> intr.c:246</div></div>
<div class="ttc" id="arte__ring_8h_html_a40c2b32849ee40a3926720f2ab1cdec7ad2388957eaf21c85bc07f6044f60af88"><div class="ttname"><a href="rte__ring_8h.html#a40c2b32849ee40a3926720f2ab1cdec7ad2388957eaf21c85bc07f6044f60af88">FEMU_RING_TYPE_MP_SC</a></div><div class="ttdeci">@ FEMU_RING_TYPE_MP_SC</div><div class="ttdef"><b>Definition:</b> rte_ring.h:1123</div></div>
<div class="ttc" id="anand_8h_html_a310e1cb4927705edf12fc3b649671e1c"><div class="ttname"><a href="nand_8h.html#a310e1cb4927705edf12fc3b649671e1c">TLC_UPPER_PAGE_WRITE_LATENCY_NS</a></div><div class="ttdeci">#define TLC_UPPER_PAGE_WRITE_LATENCY_NS</div><div class="ttdef"><b>Definition:</b> nand.h:38</div></div>
<div class="ttc" id="arte__ring_8c_html_a09c464281266543ebc0766902467c69b"><div class="ttname"><a href="rte__ring_8c.html#a09c464281266543ebc0766902467c69b">rte_ring_dump</a></div><div class="ttdeci">void rte_ring_dump(FILE *f, const struct rte_ring *r)</div><div class="ttdef"><b>Definition:</b> rte_ring.c:173</div></div>
<div class="ttc" id="anand_8h_html_ad8e6e6c2dc9a795f88629a1430740af3"><div class="ttname"><a href="nand_8h.html#ad8e6e6c2dc9a795f88629a1430740af3">FlashType</a></div><div class="ttdeci">FlashType</div><div class="ttdef"><b>Definition:</b> nand.h:83</div></div>
<div class="ttc" id="astructNvmeBar_html_a6388aeea1a613c4341fe8a6c4d6cafb6"><div class="ttname"><a href="structNvmeBar.html#a6388aeea1a613c4341fe8a6c4d6cafb6">NvmeBar::intms</a></div><div class="ttdeci">uint32_t intms</div><div class="ttdef"><b>Definition:</b> nvme.h:42</div></div>
<div class="ttc" id="apqueue_8c_html_acceacc4429dd9cd31d5af09f3f473cb0"><div class="ttname"><a href="pqueue_8c.html#acceacc4429dd9cd31d5af09f3f473cb0">pqueue_free</a></div><div class="ttdeci">void pqueue_free(pqueue_t *q)</div><div class="ttdef"><b>Definition:</b> pqueue.c:62</div></div>
<div class="ttc" id="arte__ring_8c_html_a7a44f25853c926ac1b29562857244366"><div class="ttname"><a href="rte__ring_8c.html#a7a44f25853c926ac1b29562857244366">rte_ring_init</a></div><div class="ttdeci">int rte_ring_init(struct rte_ring *r, const char *name, unsigned count, unsigned flags)</div><div class="ttdef"><b>Definition:</b> rte_ring.c:99</div></div>
<div class="ttc" id="apqueue_8c_html_a8c5b724e07dbf478147835a06ed64d42"><div class="ttname"><a href="pqueue_8c.html#a8c5b724e07dbf478147835a06ed64d42">pqueue_print</a></div><div class="ttdeci">void pqueue_print(pqueue_t *q, FILE *out, pqueue_print_entry_f print)</div><div class="ttdef"><b>Definition:</b> pqueue.c:221</div></div>
<div class="ttc" id="apqueue_8h_html_afdc8f52cbc45181ef375df22917bc4f9"><div class="ttname"><a href="pqueue_8h.html#afdc8f52cbc45181ef375df22917bc4f9">pqueue_set_pos_f</a></div><div class="ttdeci">void(* pqueue_set_pos_f)(void *a, size_t pos)</div><div class="ttdef"><b>Definition:</b> pqueue.h:48</div></div>
<div class="ttc" id="apqueue_8c_html_a2919d3e817688b81da746d4123f51ba3"><div class="ttname"><a href="pqueue_8c.html#a2919d3e817688b81da746d4123f51ba3">pqueue_peek</a></div><div class="ttdeci">void * pqueue_peek(pqueue_t *q)</div><div class="ttdef"><b>Definition:</b> pqueue.c:186</div></div>
<div class="ttc" id="astructNandFlashTiming_html_a9dbf1598792d79fb11994a28960c6c36"><div class="ttname"><a href="structNandFlashTiming.html#a9dbf1598792d79fb11994a28960c6c36">NandFlashTiming::pg_rd_lat</a></div><div class="ttdeci">int64_t pg_rd_lat[MAX_FLASH_TYPE][MAX_FLASH_TYPE]</div><div class="ttdef"><b>Definition:</b> nand.h:97</div></div>
<div class="ttc" id="astructrte__ring_html_a87cbbf8a4319375d954819403ff292d7"><div class="ttname"><a href="structrte__ring.html#a87cbbf8a4319375d954819403ff292d7">rte_ring::size</a></div><div class="ttdeci">uint32_t size</div><div class="ttdef"><b>Definition:</b> rte_ring.h:136</div></div>
<div class="ttc" id="anand_8h_html_af06521499a77c5c0bfa1be974b9682ff"><div class="ttname"><a href="nand_8h.html#af06521499a77c5c0bfa1be974b9682ff">QLC_UPPER_PAGE_WRITE_LATENCY_NS</a></div><div class="ttdeci">#define QLC_UPPER_PAGE_WRITE_LATENCY_NS</div><div class="ttdef"><b>Definition:</b> nand.h:62</div></div>
<div class="ttc" id="astructpqueue__t_html_a20a38eccf17fb90e2c483503326c3fba"><div class="ttname"><a href="structpqueue__t.html#a20a38eccf17fb90e2c483503326c3fba">pqueue_t::getpos</a></div><div class="ttdeci">pqueue_get_pos_f getpos</div><div class="ttdef"><b>Definition:</b> pqueue.h:62</div></div>
<div class="ttc" id="astructNandFlash_html_a383be5b401182996c24130a05b5c2b08"><div class="ttname"><a href="structNandFlash.html#a383be5b401182996c24130a05b5c2b08">NandFlash::flash_type</a></div><div class="ttdeci">uint8_t flash_type</div><div class="ttdef"><b>Definition:</b> nand.h:106</div></div>
<div class="ttc" id="arte__ring_8h_html_a8742d4b89ce43dbd93cc2ef48518ccf0"><div class="ttname"><a href="rte__ring_8h.html#a8742d4b89ce43dbd93cc2ef48518ccf0">rte_ring_dequeue_burst</a></div><div class="ttdeci">static __rte_always_inline unsigned rte_ring_dequeue_burst(struct rte_ring *r, void **obj_table, unsigned int n, unsigned int *available)</div><div class="ttdef"><b>Definition:</b> rte_ring.h:1113</div></div>
<div class="ttc" id="astructpqueue__t_html_a2edc2359d1420efc7031677ecd19c1ec"><div class="ttname"><a href="structpqueue__t.html#a2edc2359d1420efc7031677ecd19c1ec">pqueue_t::avail</a></div><div class="ttdeci">size_t avail</div><div class="ttdef"><b>Definition:</b> pqueue.h:57</div></div>
<div class="ttc" id="apqueue_8c_html_a88f812bfe1d7a86c0c2992626aa4b73d"><div class="ttname"><a href="pqueue_8c.html#a88f812bfe1d7a86c0c2992626aa4b73d">left</a></div><div class="ttdeci">#define left(i)</div><div class="ttdef"><b>Definition:</b> pqueue.c:33</div></div>
<div class="ttc" id="astructpqueue__t_html_af44c1953e47510529147cfbea33489ef"><div class="ttname"><a href="structpqueue__t.html#af44c1953e47510529147cfbea33489ef">pqueue_t::cmppri</a></div><div class="ttdeci">pqueue_cmp_pri_f cmppri</div><div class="ttdef"><b>Definition:</b> pqueue.h:59</div></div>
<div class="ttc" id="arte__ring_8c_html_a122812947c00f9ed3066232accf5fa5a"><div class="ttname"><a href="rte__ring_8c.html#a122812947c00f9ed3066232accf5fa5a">rte_ring_create</a></div><div class="ttdeci">struct rte_ring * rte_ring_create(const char *name, unsigned count, unsigned flags)</div><div class="ttdef"><b>Definition:</b> rte_ring.c:132</div></div>
<div class="ttc" id="aintr_8c_html_a1eff260b4323e3ba8942b9c13ac1c89d"><div class="ttname"><a href="intr_8c.html#a1eff260b4323e3ba8942b9c13ac1c89d">nvme_vector_unmask</a></div><div class="ttdeci">static int nvme_vector_unmask(PCIDevice *dev, unsigned vector, MSIMessage msg)</div><div class="ttdef"><b>Definition:</b> intr.c:73</div></div>
<div class="ttc" id="aintr_8c_html_a1bcc1a1b3495a3ea33365a4afaf44b0a"><div class="ttname"><a href="intr_8c.html#a1bcc1a1b3495a3ea33365a4afaf44b0a">nvme_isr_notify_legacy</a></div><div class="ttdeci">static void nvme_isr_notify_legacy(void *opaque)</div><div class="ttdoc">传统的中断通知方式</div><div class="ttdef"><b>Definition:</b> intr.c:166</div></div>
<div class="ttc" id="anand_8h_html_acb94b10986d8f3d98fdde3671aa99fd7"><div class="ttname"><a href="nand_8h.html#acb94b10986d8f3d98fdde3671aa99fd7">MLC_BLOCK_ERASE_LATENCY_NS</a></div><div class="ttdeci">#define MLC_BLOCK_ERASE_LATENCY_NS</div><div class="ttdef"><b>Definition:</b> nand.h:24</div></div>
<div class="ttc" id="arte__ring_8h_html_a2ef0470e7e801a61031e9e7f2994914c"><div class="ttname"><a href="rte__ring_8h.html#a2ef0470e7e801a61031e9e7f2994914c">RTE_RING_MZ_PREFIX</a></div><div class="ttdeci">#define RTE_RING_MZ_PREFIX</div><div class="ttdef"><b>Definition:</b> rte_ring.h:104</div></div>
<div class="ttc" id="anand_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2da131b522180adff1d426056fc5a92e1bd"><div class="ttname"><a href="nand_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da131b522180adff1d426056fc5a92e1bd">QLC_LOWER_CENTER_PAGE</a></div><div class="ttdeci">@ QLC_LOWER_CENTER_PAGE</div><div class="ttdef"><b>Definition:</b> nand.h:78</div></div>
<div class="ttc" id="apqueue_8c_html_a3e99f0cb15bfac6eeee46df9c875073a"><div class="ttname"><a href="pqueue_8c.html#a3e99f0cb15bfac6eeee46df9c875073a">maxchild</a></div><div class="ttdeci">static size_t maxchild(pqueue_t *q, size_t i)</div><div class="ttdef"><b>Definition:</b> pqueue.c:91</div></div>
<div class="ttc" id="anand_8h_html_a0ff6376d6a10e337f0db1bf8ff72b9cf"><div class="ttname"><a href="nand_8h.html#a0ff6376d6a10e337f0db1bf8ff72b9cf">QLC_LOWER_PAGE_READ_LATENCY_NS</a></div><div class="ttdeci">#define QLC_LOWER_PAGE_READ_LATENCY_NS</div><div class="ttdef"><b>Definition:</b> nand.h:54</div></div>
<div class="ttc" id="anand_8h_html_ad3f063c308c3122b40808e6d04a01426"><div class="ttname"><a href="nand_8h.html#ad3f063c308c3122b40808e6d04a01426">TLC_UPPER_PAGE_READ_LATENCY_NS</a></div><div class="ttdeci">#define TLC_UPPER_PAGE_READ_LATENCY_NS</div><div class="ttdef"><b>Definition:</b> nand.h:34</div></div>
<div class="ttc" id="anand_8h_html_a305a3fa1d95fcec5502726ee8e2caf5a"><div class="ttname"><a href="nand_8h.html#a305a3fa1d95fcec5502726ee8e2caf5a">TLC_CHNL_PAGE_TRANSFER_LATENCY_NS</a></div><div class="ttdeci">#define TLC_CHNL_PAGE_TRANSFER_LATENCY_NS</div><div class="ttdef"><b>Definition:</b> nand.h:40</div></div>
<div class="ttc" id="astructrte__ring_html"><div class="ttname"><a href="structrte__ring.html">rte_ring</a></div><div class="ttdef"><b>Definition:</b> rte_ring.h:127</div></div>
<div class="ttc" id="anand_8h_html_ab1bfaf5129bcfd3f49d9c8af4a9efba3"><div class="ttname"><a href="nand_8h.html#ab1bfaf5129bcfd3f49d9c8af4a9efba3">mlc_tbl</a></div><div class="ttdeci">static int mlc_tbl[MAX_SUPPORTED_PAGES_PER_BLOCK]</div><div class="ttdef"><b>Definition:</b> nand.h:122</div></div>
<div class="ttc" id="anand_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2daf75b88c6c20f57758e4c45febe0b3574"><div class="ttname"><a href="nand_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2daf75b88c6c20f57758e4c45febe0b3574">QLC_LOWER_PAGE</a></div><div class="ttdeci">@ QLC_LOWER_PAGE</div><div class="ttdef"><b>Definition:</b> nand.h:77</div></div>
<div class="ttc" id="apqueue_8c_html_afb834e980c25bd436c8c1ad10fd91532"><div class="ttname"><a href="pqueue_8c.html#afb834e980c25bd436c8c1ad10fd91532">set_pos</a></div><div class="ttdeci">static void set_pos(void *d, size_t val)</div><div class="ttdef"><b>Definition:</b> pqueue.c:211</div></div>
<div class="ttc" id="anand_8h_html_a9ee820239f3441eb49de08b7cf3d2b15"><div class="ttname"><a href="nand_8h.html#a9ee820239f3441eb49de08b7cf3d2b15">MLC_LOWER_PAGE_READ_LATENCY_NS</a></div><div class="ttdeci">#define MLC_LOWER_PAGE_READ_LATENCY_NS</div><div class="ttdef"><b>Definition:</b> nand.h:19</div></div>
<div class="ttc" id="arte__ring_8c_html_aae4026d87730ebef2cbcd08a42778e80"><div class="ttname"><a href="rte__ring_8c.html#aae4026d87730ebef2cbcd08a42778e80">femu_ring_free</a></div><div class="ttdeci">void femu_ring_free(struct rte_ring *ring)</div><div class="ttdef"><b>Definition:</b> rte_ring.c:213</div></div>
<div class="ttc" id="anand_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2da31da60fe6aaa6a82f1c5254fd7617d91"><div class="ttname"><a href="nand_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da31da60fe6aaa6a82f1c5254fd7617d91">SLC_PAGE</a></div><div class="ttdeci">@ SLC_PAGE</div><div class="ttdef"><b>Definition:</b> nand.h:68</div></div>
<div class="ttc" id="anand_8h_html_a159c011e7a9433c36240214042d85dda"><div class="ttname"><a href="nand_8h.html#a159c011e7a9433c36240214042d85dda">QLC_BLOCK_ERASE_LATENCY_NS</a></div><div class="ttdeci">#define QLC_BLOCK_ERASE_LATENCY_NS</div><div class="ttdef"><b>Definition:</b> nand.h:65</div></div>
<div class="ttc" id="arte__ring_8c_html_a96ef17a77ac3deecdb8a1fb71b6bdf63"><div class="ttname"><a href="rte__ring_8c.html#a96ef17a77ac3deecdb8a1fb71b6bdf63">femu_ring_count</a></div><div class="ttdeci">size_t femu_ring_count(struct rte_ring *ring)</div><div class="ttdef"><b>Definition:</b> rte_ring.c:218</div></div>
<div class="ttc" id="astructrte__ring__headtail_html_a80db8266417a562dc74a4794fc615c4f"><div class="ttname"><a href="structrte__ring__headtail.html#a80db8266417a562dc74a4794fc615c4f">rte_ring_headtail::head</a></div><div class="ttdeci">volatile uint32_t head</div><div class="ttdef"><b>Definition:</b> rte_ring.h:112</div></div>
<div class="ttc" id="apqueue_8c_html_a69ad19c161ae75369d1a444c83f4600c"><div class="ttname"><a href="pqueue_8c.html#a69ad19c161ae75369d1a444c83f4600c">percolate_down</a></div><div class="ttdeci">static void percolate_down(pqueue_t *q, size_t i)</div><div class="ttdef"><b>Definition:</b> pqueue.c:105</div></div>
<div class="ttc" id="anand_8h_html_a45d9b64fc49fb338ac8374d3a8e6c2e3"><div class="ttname"><a href="nand_8h.html#a45d9b64fc49fb338ac8374d3a8e6c2e3">tlc_tbl</a></div><div class="ttdeci">static int tlc_tbl[MAX_SUPPORTED_PAGES_PER_BLOCK]</div><div class="ttdef"><b>Definition:</b> nand.h:123</div></div>
<div class="ttc" id="arte__ring_8h_html_a40c2b32849ee40a3926720f2ab1cdec7ab01c5582b0ca471ab9c188d7d1580c05"><div class="ttname"><a href="rte__ring_8h.html#a40c2b32849ee40a3926720f2ab1cdec7ab01c5582b0ca471ab9c188d7d1580c05">FEMU_RING_TYPE_SP_SC</a></div><div class="ttdeci">@ FEMU_RING_TYPE_SP_SC</div><div class="ttdef"><b>Definition:</b> rte_ring.h:1122</div></div>
<div class="ttc" id="anand_8h_html_a770e8b85c74ab2b0278ee698d3387ade"><div class="ttname"><a href="nand_8h.html#a770e8b85c74ab2b0278ee698d3387ade">SLC_PAGE_READ_LATENCY_NS</a></div><div class="ttdeci">#define SLC_PAGE_READ_LATENCY_NS</div><div class="ttdef"><b>Definition:</b> nand.h:9</div></div>
<div class="ttc" id="anand_8c_html_a7710f745cac37cb6e8bce3f23563ae3f"><div class="ttname"><a href="nand_8c.html#a7710f745cac37cb6e8bce3f23563ae3f">init_qlc_page_pairing</a></div><div class="ttdeci">static void init_qlc_page_pairing(FemuCtrl *n)</div><div class="ttdef"><b>Definition:</b> nand.c:56</div></div>
<div class="ttc" id="astructFemuCtrl_html_ac1f0a61a35c7607ee9066006d588f7af"><div class="ttname"><a href="structFemuCtrl.html#ac1f0a61a35c7607ee9066006d588f7af">FemuCtrl::vector_poll_started</a></div><div class="ttdeci">bool vector_poll_started</div><div class="ttdef"><b>Definition:</b> nvme.h:1270</div></div>
<div class="ttc" id="astructNandFlashTiming_html_a3b6eadce7df322b4ff26d05635e4a3d5"><div class="ttname"><a href="structNandFlashTiming.html#a3b6eadce7df322b4ff26d05635e4a3d5">NandFlashTiming::pg_wr_lat</a></div><div class="ttdeci">int64_t pg_wr_lat[MAX_FLASH_TYPE][MAX_FLASH_TYPE]</div><div class="ttdef"><b>Definition:</b> nand.h:98</div></div>
<div class="ttc" id="anand_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2da2d5818a4ac96c21ca4317f423b22d85f"><div class="ttname"><a href="nand_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da2d5818a4ac96c21ca4317f423b22d85f">MLC_UPPER_PAGE</a></div><div class="ttdeci">@ MLC_UPPER_PAGE</div><div class="ttdef"><b>Definition:</b> nand.h:71</div></div>
<div class="ttc" id="anand_8h_html_a713558f23a4a61e2636c1ca139cf081b"><div class="ttname"><a href="nand_8h.html#a713558f23a4a61e2636c1ca139cf081b">NandFlashTiming</a></div><div class="ttdeci">struct NandFlashTiming NandFlashTiming</div></div>
<div class="ttc" id="astructFemuCtrl_html_ab09f359cd5d2e1882bd8a04046becf28"><div class="ttname"><a href="structFemuCtrl.html#ab09f359cd5d2e1882bd8a04046becf28">FemuCtrl::num_io_queues</a></div><div class="ttdeci">uint32_t num_io_queues</div><div class="ttdef"><b>Definition:</b> nvme.h:1229</div></div>
<div class="ttc" id="arte__ring_8h_html_a6797237f9f8cfa0ea1e8ae5362baf914"><div class="ttname"><a href="rte__ring_8h.html#a6797237f9f8cfa0ea1e8ae5362baf914">__IS_MP</a></div><div class="ttdeci">#define __IS_MP</div><div class="ttdef"><b>Definition:</b> rte_ring.h:162</div></div>
<div class="ttc" id="astructrte__ring_html_abd7c62a3cb4a6927816fe881f7940151"><div class="ttname"><a href="structrte__ring.html#abd7c62a3cb4a6927816fe881f7940151">rte_ring::cons</a></div><div class="ttdeci">struct rte_ring_headtail cons</div><div class="ttdef"><b>Definition:</b> rte_ring.h:144</div></div>
<div class="ttc" id="arte__ring_8h_html_a421a61b2f94cdf65b3a6ac146c492fb9"><div class="ttname"><a href="rte__ring_8h.html#a421a61b2f94cdf65b3a6ac146c492fb9">RING_F_SC_DEQ</a></div><div class="ttdeci">#define RING_F_SC_DEQ</div><div class="ttdef"><b>Definition:</b> rte_ring.h:148</div></div>
<div class="ttc" id="anand_8c_html_abf5d19b68122bdd6e7769c2d86d12e12"><div class="ttname"><a href="nand_8c.html#abf5d19b68122bdd6e7769c2d86d12e12">init_nand_flash</a></div><div class="ttdeci">int init_nand_flash(void *opaque)</div><div class="ttdef"><b>Definition:</b> nand.c:148</div></div>
<div class="ttc" id="anand_8h_html_a4dad7b4a5f6544d8bdde76a041995809"><div class="ttname"><a href="nand_8h.html#a4dad7b4a5f6544d8bdde76a041995809">QLC_CENTER_UPPER_PAGE_READ_LATENCY_NS</a></div><div class="ttdeci">#define QLC_CENTER_UPPER_PAGE_READ_LATENCY_NS</div><div class="ttdef"><b>Definition:</b> nand.h:56</div></div>
<div class="ttc" id="apqueue_8c_html_a7dfaa607ca404b915355d4b123c669ee"><div class="ttname"><a href="pqueue_8c.html#a7dfaa607ca404b915355d4b123c669ee">pqueue_change_priority</a></div><div class="ttdeci">void pqueue_change_priority(pqueue_t *q, pqueue_pri_t new_pri, void *d)</div><div class="ttdef"><b>Definition:</b> pqueue.c:147</div></div>
<div class="ttc" id="apqueue_8c_html_a9a509654dacb6be3d34ff7a4958ab4dd"><div class="ttname"><a href="pqueue_8c.html#a9a509654dacb6be3d34ff7a4958ab4dd">pqueue_remove</a></div><div class="ttdeci">int pqueue_remove(pqueue_t *q, void *d)</div><div class="ttdef"><b>Definition:</b> pqueue.c:160</div></div>
<div class="ttc" id="arte__ring_8c_html_ac29f8523d355c107377858bdeb468486"><div class="ttname"><a href="rte__ring_8c.html#ac29f8523d355c107377858bdeb468486">rte_ring_get_memsize</a></div><div class="ttdeci">ssize_t rte_ring_get_memsize(unsigned count)</div><div class="ttdef"><b>Definition:</b> rte_ring.c:87</div></div>
<div class="ttc" id="arte__ring_8h_html_a11c27e4768116c096185f4cd260e2ec5"><div class="ttname"><a href="rte__ring_8h.html#a11c27e4768116c096185f4cd260e2ec5">__IS_SC</a></div><div class="ttdeci">#define __IS_SC</div><div class="ttdef"><b>Definition:</b> rte_ring.h:163</div></div>
<div class="ttc" id="astructNvmeCQueue_html_a7e7932bf4a5db62c73cd516a27f14f44"><div class="ttname"><a href="structNvmeCQueue.html#a7e7932bf4a5db62c73cd516a27f14f44">NvmeCQueue::virq</a></div><div class="ttdeci">int32_t virq</div><div class="ttdef"><b>Definition:</b> nvme.h:1042</div></div>
<div class="ttc" id="astructpqueue__t_html"><div class="ttname"><a href="structpqueue__t.html">pqueue_t</a></div><div class="ttdef"><b>Definition:</b> pqueue.h:54</div></div>
<div class="ttc" id="apqueue_8c_html_a2c27c13ed1c988e9fc7b259e6820ca8c"><div class="ttname"><a href="pqueue_8c.html#a2c27c13ed1c988e9fc7b259e6820ca8c">pqueue_init</a></div><div class="ttdeci">pqueue_t * pqueue_init(size_t n, pqueue_cmp_pri_f cmppri, pqueue_get_pri_f getpri, pqueue_set_pri_f setpri, pqueue_get_pos_f getpos, pqueue_set_pos_f setpos)</div><div class="ttdef"><b>Definition:</b> pqueue.c:37</div></div>
<div class="ttc" id="apqueue_8h_html_a792d634f9284f7328c817ec4b8ed4230"><div class="ttname"><a href="pqueue_8h.html#a792d634f9284f7328c817ec4b8ed4230">pqueue_set_pri_f</a></div><div class="ttdeci">void(* pqueue_set_pri_f)(void *a, pqueue_pri_t pri)</div><div class="ttdef"><b>Definition:</b> pqueue.h:43</div></div>
<div class="ttc" id="arte__ring_8h_html_a54967fd85fe8fe16fe0b2925e5ceb170"><div class="ttname"><a href="rte__ring_8h.html#a54967fd85fe8fe16fe0b2925e5ceb170">RTE_NAMESIZE</a></div><div class="ttdeci">#define RTE_NAMESIZE</div><div class="ttdef"><b>Definition:</b> rte_ring.h:116</div></div>
<div class="ttc" id="anand_8h_html_ad899873b468175705d04b08ae48b2e9a"><div class="ttname"><a href="nand_8h.html#ad899873b468175705d04b08ae48b2e9a">SLC_BLOCK_ERASE_LATENCY_NS</a></div><div class="ttdeci">#define SLC_BLOCK_ERASE_LATENCY_NS</div><div class="ttdef"><b>Definition:</b> nand.h:11</div></div>
<div class="ttc" id="anand_8h_html_abf5d19b68122bdd6e7769c2d86d12e12"><div class="ttname"><a href="nand_8h.html#abf5d19b68122bdd6e7769c2d86d12e12">init_nand_flash</a></div><div class="ttdeci">int init_nand_flash(void *opaque)</div><div class="ttdef"><b>Definition:</b> nand.c:148</div></div>
<div class="ttc" id="aintr_8c_html_ab8fc684c66f6970e095cb683d02426d5"><div class="ttname"><a href="intr_8c.html#ab8fc684c66f6970e095cb683d02426d5">nvme_isr_notify_admin</a></div><div class="ttdeci">void nvme_isr_notify_admin(void *opaque)</div><div class="ttdoc">通知上层admin命令已完成</div><div class="ttdef"><b>Definition:</b> intr.c:192</div></div>
<div class="ttc" id="anand_8h_html_aa200fd73c97829d228d13ba3c14584c6"><div class="ttname"><a href="nand_8h.html#aa200fd73c97829d228d13ba3c14584c6">QLC_CHNL_PAGE_TRANSFER_LATENCY_NS</a></div><div class="ttdeci">#define QLC_CHNL_PAGE_TRANSFER_LATENCY_NS</div><div class="ttdef"><b>Definition:</b> nand.h:64</div></div>
<div class="ttc" id="anand_8h_html_af06adefcc7a5f1480e0bf91ce9d49c49"><div class="ttname"><a href="nand_8h.html#af06adefcc7a5f1480e0bf91ce9d49c49">QLC_UPPER_PAGE_READ_LATENCY_NS</a></div><div class="ttdeci">#define QLC_UPPER_PAGE_READ_LATENCY_NS</div><div class="ttdef"><b>Definition:</b> nand.h:57</div></div>
<div class="ttc" id="arte__ring_8h_html_aa6fe2e810cf4015bb95023c54e18b73a"><div class="ttname"><a href="rte__ring_8h.html#aa6fe2e810cf4015bb95023c54e18b73a">rte_ring_free_count</a></div><div class="ttdeci">static unsigned rte_ring_free_count(const struct rte_ring *r)</div><div class="ttdef"><b>Definition:</b> rte_ring.h:879</div></div>
<div class="ttc" id="anand_8c_html_a37e87937b3211fc7dbe4b940ba9b6797"><div class="ttname"><a href="nand_8c.html#a37e87937b3211fc7dbe4b940ba9b6797">init_nand_flash_timing</a></div><div class="ttdeci">static void init_nand_flash_timing(FemuCtrl *n)</div><div class="ttdef"><b>Definition:</b> nand.c:85</div></div>
<div class="ttc" id="astructpqueue__t_html_a92b9ee0486259382e9087cd1f05f2792"><div class="ttname"><a href="structpqueue__t.html#a92b9ee0486259382e9087cd1f05f2792">pqueue_t::d</a></div><div class="ttdeci">void ** d</div><div class="ttdef"><b>Definition:</b> pqueue.h:64</div></div>
<div class="ttc" id="apqueue_8c_html_a915a9564b15f2c25e828da2e9a05769c"><div class="ttname"><a href="pqueue_8c.html#a915a9564b15f2c25e828da2e9a05769c">parent</a></div><div class="ttdeci">#define parent(i)</div><div class="ttdef"><b>Definition:</b> pqueue.c:35</div></div>
<div class="ttc" id="apqueue_8h_html_aa84f0100faf971295df5aed226c390a6"><div class="ttname"><a href="pqueue_8h.html#aa84f0100faf971295df5aed226c390a6">pqueue_get_pri_f</a></div><div class="ttdeci">pqueue_pri_t(* pqueue_get_pri_f)(void *a)</div><div class="ttdef"><b>Definition:</b> pqueue.h:42</div></div>
<div class="ttc" id="apqueue_8c_html_ae438267d8665f75709c9a9248923f32e"><div class="ttname"><a href="pqueue_8c.html#ae438267d8665f75709c9a9248923f32e">pqueue_dump</a></div><div class="ttdeci">void pqueue_dump(pqueue_t *q, FILE *out, pqueue_print_entry_f print)</div><div class="ttdef"><b>Definition:</b> pqueue.c:196</div></div>
<div class="ttc" id="anand_8h_html_a19e019dae321ecfed24bba9481a7fee9"><div class="ttname"><a href="nand_8h.html#a19e019dae321ecfed24bba9481a7fee9">TLC_LOWER_PAGE_WRITE_LATENCY_NS</a></div><div class="ttdeci">#define TLC_LOWER_PAGE_WRITE_LATENCY_NS</div><div class="ttdef"><b>Definition:</b> nand.h:36</div></div>
<div class="ttc" id="astructFemuCtrl_html_a380a277dfc1bb8f2a192f6244a3f4fdb"><div class="ttname"><a href="structFemuCtrl.html#a380a277dfc1bb8f2a192f6244a3f4fdb">FemuCtrl::cq</a></div><div class="ttdeci">NvmeCQueue ** cq</div><div class="ttdef"><b>Definition:</b> nvme.h:1277</div></div>
<div class="ttc" id="anand_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2da6970b892bb1e2681490bbb50a0dab5b2"><div class="ttname"><a href="nand_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da6970b892bb1e2681490bbb50a0dab5b2">TLC_UPPER_PAGE</a></div><div class="ttdeci">@ TLC_UPPER_PAGE</div><div class="ttdef"><b>Definition:</b> nand.h:75</div></div>
<div class="ttc" id="aintr_8c_html_a9e513f85a2a84b262bdcb918d1785fea"><div class="ttname"><a href="intr_8c.html#a9e513f85a2a84b262bdcb918d1785fea">nvme_clear_guest_notifier</a></div><div class="ttdeci">static void nvme_clear_guest_notifier(FemuCtrl *n)</div><div class="ttdef"><b>Definition:</b> intr.c:52</div></div>
<div class="ttc" id="anand_8h_html_a5ce0af3b9206ed6ff071e2045597de8a"><div class="ttname"><a href="nand_8h.html#a5ce0af3b9206ed6ff071e2045597de8a">MLC_LOWER_PAGE_WRITE_LATENCY_NS</a></div><div class="ttdeci">#define MLC_LOWER_PAGE_WRITE_LATENCY_NS</div><div class="ttdef"><b>Definition:</b> nand.h:21</div></div>
<div class="ttc" id="anand_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2da5352f782b8c51e866d21184aeea0ed4e"><div class="ttname"><a href="nand_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da5352f782b8c51e866d21184aeea0ed4e">TLC_LOWER_PAGE</a></div><div class="ttdeci">@ TLC_LOWER_PAGE</div><div class="ttdef"><b>Definition:</b> nand.h:73</div></div>
<div class="ttc" id="astructNvmeCQueue_html_adbb1a433a87d65e986849bc91d4c46e0"><div class="ttname"><a href="structNvmeCQueue.html#adbb1a433a87d65e986849bc91d4c46e0">NvmeCQueue::irq_enabled</a></div><div class="ttdeci">uint16_t irq_enabled</div><div class="ttdef"><b>Definition:</b> nvme.h:1039</div></div>
<div class="ttc" id="astructrte__ring_html_a5c1b5e68d4b572c4d95c4180937e377c"><div class="ttname"><a href="structrte__ring.html#a5c1b5e68d4b572c4d95c4180937e377c">rte_ring::capacity</a></div><div class="ttdeci">uint32_t capacity</div><div class="ttdef"><b>Definition:</b> rte_ring.h:138</div></div>
<div class="ttc" id="anand_8h_html_a2cf458d57dfda5fec669043e76127852"><div class="ttname"><a href="nand_8h.html#a2cf458d57dfda5fec669043e76127852">QLC_CENTER_LOWER_PAGE_READ_LATENCY_NS</a></div><div class="ttdeci">#define QLC_CENTER_LOWER_PAGE_READ_LATENCY_NS</div><div class="ttdef"><b>Definition:</b> nand.h:55</div></div>
<div class="ttc" id="astructrte__ring_html_abd91203a74bb75092a568aedba0969b0"><div class="ttname"><a href="structrte__ring.html#abd91203a74bb75092a568aedba0969b0">rte_ring::flags</a></div><div class="ttdeci">int flags</div><div class="ttdef"><b>Definition:</b> rte_ring.h:134</div></div>
<div class="ttc" id="anand_8h_html_af1d0647e854e426d242f2e8a9b4b1a04"><div class="ttname"><a href="nand_8h.html#af1d0647e854e426d242f2e8a9b4b1a04">QLC_LOWER_PAGE_WRITE_LATENCY_NS</a></div><div class="ttdeci">#define QLC_LOWER_PAGE_WRITE_LATENCY_NS</div><div class="ttdef"><b>Definition:</b> nand.h:59</div></div>
<div class="ttc" id="apqueue_8h_html_a31ca7927983005bd7866021819ad7037"><div class="ttname"><a href="pqueue_8h.html#a31ca7927983005bd7866021819ad7037">pqueue_get_pos_f</a></div><div class="ttdeci">size_t(* pqueue_get_pos_f)(void *a)</div><div class="ttdef"><b>Definition:</b> pqueue.h:47</div></div>
<div class="ttc" id="astructNvmeCQueue_html_a246bac5db8d9de809ad1be3b186854e4"><div class="ttname"><a href="structNvmeCQueue.html#a246bac5db8d9de809ad1be3b186854e4">NvmeCQueue::guest_notifier</a></div><div class="ttdeci">EventNotifier guest_notifier</div><div class="ttdef"><b>Definition:</b> nvme.h:1048</div></div>
<div class="ttc" id="astructNandFlashTiming_html_a76c69fc26ca650cbec39588351d572b7"><div class="ttname"><a href="structNandFlashTiming.html#a76c69fc26ca650cbec39588351d572b7">NandFlashTiming::blk_er_lat</a></div><div class="ttdeci">int64_t blk_er_lat[MAX_FLASH_TYPE]</div><div class="ttdef"><b>Definition:</b> nand.h:99</div></div>
<div class="ttc" id="anvme_8h_html"><div class="ttname"><a href="nvme_8h.html">nvme.h</a></div><div class="ttdoc">nvme相关数据声明</div></div>
<div class="ttc" id="aintr_8c_html_a1a56c08c52edde31f9e476178fb352a1"><div class="ttname"><a href="intr_8c.html#a1a56c08c52edde31f9e476178fb352a1">nvme_remove_kvm_msi_virq</a></div><div class="ttdeci">static void nvme_remove_kvm_msi_virq(NvmeCQueue *cq)</div><div class="ttdef"><b>Definition:</b> intr.c:39</div></div>
<div class="ttc" id="arte__ring_8c_html_ab2417e0e85ffd0e61ec4b0ee263ab809"><div class="ttname"><a href="rte__ring_8c.html#ab2417e0e85ffd0e61ec4b0ee263ab809">femu_ring_dequeue</a></div><div class="ttdeci">size_t femu_ring_dequeue(struct rte_ring *ring, void **objs, size_t count)</div><div class="ttdef"><b>Definition:</b> rte_ring.c:228</div></div>
<div class="ttc" id="astructNvmeCQueue_html_a83ec5b565d4c97540ef1db6462f3efd2"><div class="ttname"><a href="structNvmeCQueue.html#a83ec5b565d4c97540ef1db6462f3efd2">NvmeCQueue::ctrl</a></div><div class="ttdeci">struct FemuCtrl * ctrl</div><div class="ttdef"><b>Definition:</b> nvme.h:1035</div></div>
<div class="ttc" id="anand_8h_html_ad8e6e6c2dc9a795f88629a1430740af3afce6375bdc97d09f3ed104d7b52e5a4e"><div class="ttname"><a href="nand_8h.html#ad8e6e6c2dc9a795f88629a1430740af3afce6375bdc97d09f3ed104d7b52e5a4e">MLC</a></div><div class="ttdeci">@ MLC</div><div class="ttdef"><b>Definition:</b> nand.h:85</div></div>
<div class="ttc" id="aintr_8c_html_a4546f8dc3153b6b272979b26d9ee3a5f"><div class="ttname"><a href="intr_8c.html#a4546f8dc3153b6b272979b26d9ee3a5f">nvme_add_kvm_msi_virq</a></div><div class="ttdeci">static int nvme_add_kvm_msi_virq(FemuCtrl *n, NvmeCQueue *cq)</div><div class="ttdef"><b>Definition:</b> intr.c:9</div></div>
<div class="ttc" id="arte__ring_8h_html_a127c66adbeab4653a47649993b94f35b"><div class="ttname"><a href="rte__ring_8h.html#a127c66adbeab4653a47649993b94f35b">RING_F_SP_ENQ</a></div><div class="ttdeci">#define RING_F_SP_ENQ</div><div class="ttdef"><b>Definition:</b> rte_ring.h:147</div></div>
<div class="ttc" id="anand_8h_html_ab8913f0fbdd3cb447393cef3754be7c4"><div class="ttname"><a href="nand_8h.html#ab8913f0fbdd3cb447393cef3754be7c4">get_page_write_latency</a></div><div class="ttdeci">static int64_t get_page_write_latency(int flash_type, int page_type)</div><div class="ttdef"><b>Definition:</b> nand.h:147</div></div>
<div class="ttc" id="astructNandFlash_html_ab6cc4501f95e2a45eb2cd47f8f895de5"><div class="ttname"><a href="structNandFlash.html#ab6cc4501f95e2a45eb2cd47f8f895de5">NandFlash::page_rd_lat</a></div><div class="ttdeci">int64_t page_rd_lat[MAX_FLASH_TYPE]</div><div class="ttdef"><b>Definition:</b> nand.h:107</div></div>
<div class="ttc" id="apqueue_8c_html_aa5fbf3b618e0f76fb19954b173e3cfd7"><div class="ttname"><a href="pqueue_8c.html#aa5fbf3b618e0f76fb19954b173e3cfd7">right</a></div><div class="ttdeci">#define right(i)</div><div class="ttdef"><b>Definition:</b> pqueue.c:34</div></div>
<div class="ttc" id="arte__ring_8h_html_a40c2b32849ee40a3926720f2ab1cdec7"><div class="ttname"><a href="rte__ring_8h.html#a40c2b32849ee40a3926720f2ab1cdec7">femu_ring_type</a></div><div class="ttdeci">femu_ring_type</div><div class="ttdef"><b>Definition:</b> rte_ring.h:1121</div></div>
<div class="ttc" id="astructNandFlash_html_a6018f24e2db082c9a170010f48b65a7e"><div class="ttname"><a href="structNandFlash.html#a6018f24e2db082c9a170010f48b65a7e">NandFlash::chnl_pg_xfer_lat</a></div><div class="ttdeci">int64_t chnl_pg_xfer_lat</div><div class="ttdef"><b>Definition:</b> nand.h:110</div></div>
<div class="ttc" id="anand_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2da190392c8900fdf22c314c44779b26a9d"><div class="ttname"><a href="nand_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da190392c8900fdf22c314c44779b26a9d">MLC_LOWER_PAGE</a></div><div class="ttdeci">@ MLC_LOWER_PAGE</div><div class="ttdef"><b>Definition:</b> nand.h:70</div></div>
<div class="ttc" id="anand_8h_html_ad8e6e6c2dc9a795f88629a1430740af3a526240b921568a69cefc51a2146f14dc"><div class="ttname"><a href="nand_8h.html#ad8e6e6c2dc9a795f88629a1430740af3a526240b921568a69cefc51a2146f14dc">TLC</a></div><div class="ttdeci">@ TLC</div><div class="ttdef"><b>Definition:</b> nand.h:86</div></div>
<div class="ttc" id="anand_8h_html_ab81bc1d7bc8c1ca2a6f2d8431ad6e04a"><div class="ttname"><a href="nand_8h.html#ab81bc1d7bc8c1ca2a6f2d8431ad6e04a">TLC_BLOCK_ERASE_LATENCY_NS</a></div><div class="ttdeci">#define TLC_BLOCK_ERASE_LATENCY_NS</div><div class="ttdef"><b>Definition:</b> nand.h:41</div></div>
<div class="ttc" id="anand_8h_html_aaad17bd14f559ee5c6741db095b49e97"><div class="ttname"><a href="nand_8h.html#aaad17bd14f559ee5c6741db095b49e97">TLC_LOWER_PAGE_READ_LATENCY_NS</a></div><div class="ttdeci">#define TLC_LOWER_PAGE_READ_LATENCY_NS</div><div class="ttdef"><b>Definition:</b> nand.h:32</div></div>
<div class="ttc" id="astructpqueue__t_html_ab6c06f219a79bd53f024c6f205cee104"><div class="ttname"><a href="structpqueue__t.html#ab6c06f219a79bd53f024c6f205cee104">pqueue_t::setpri</a></div><div class="ttdeci">pqueue_set_pri_f setpri</div><div class="ttdef"><b>Definition:</b> pqueue.h:61</div></div>
<div class="ttc" id="anand_8h_html_a886750530238d7e2c6d8d2f07af05bc3"><div class="ttname"><a href="nand_8h.html#a886750530238d7e2c6d8d2f07af05bc3">MLC_CHNL_PAGE_TRANSFER_LATENCY_NS</a></div><div class="ttdeci">#define MLC_CHNL_PAGE_TRANSFER_LATENCY_NS</div><div class="ttdef"><b>Definition:</b> nand.h:23</div></div>
<div class="ttc" id="apqueue_8c_html_abec9363c7a9cc89190bf0925a4a1652c"><div class="ttname"><a href="pqueue_8c.html#abec9363c7a9cc89190bf0925a4a1652c">pqueue_pop</a></div><div class="ttdeci">void * pqueue_pop(pqueue_t *q)</div><div class="ttdef"><b>Definition:</b> pqueue.c:172</div></div>
<div class="ttc" id="anand_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2da1d2b8f476b0ac95c19f7e47ec40adca2"><div class="ttname"><a href="nand_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da1d2b8f476b0ac95c19f7e47ec40adca2">QLC_UPPER_CENTER_PAGE</a></div><div class="ttdeci">@ QLC_UPPER_CENTER_PAGE</div><div class="ttdef"><b>Definition:</b> nand.h:79</div></div>
<div class="ttc" id="apqueue_8c_html_addd8cdfbc8c47b8cdd7eb4c4560de7aa"><div class="ttname"><a href="pqueue_8c.html#addd8cdfbc8c47b8cdd7eb4c4560de7aa">pqueue_insert</a></div><div class="ttdeci">int pqueue_insert(pqueue_t *q, void *d)</div><div class="ttdef"><b>Definition:</b> pqueue.c:122</div></div>
<div class="ttc" id="astructrte__ring__headtail_html_aba2365e2b056da3bac44e83a1f45de40"><div class="ttname"><a href="structrte__ring__headtail.html#aba2365e2b056da3bac44e83a1f45de40">rte_ring_headtail::tail</a></div><div class="ttdeci">volatile uint32_t tail</div><div class="ttdef"><b>Definition:</b> rte_ring.h:113</div></div>
<div class="ttc" id="astructFemuCtrl_html_a9d862ea82682f6232413280b92ddc4d1"><div class="ttname"><a href="structFemuCtrl.html#a9d862ea82682f6232413280b92ddc4d1">FemuCtrl::parent_obj</a></div><div class="ttdeci">PCIDevice parent_obj</div><div class="ttdef"><b>Definition:</b> nvme.h:1181</div></div>
<div class="ttc" id="anand_8h_html_a956293ec67dba5d383263bcc26c9938a"><div class="ttname"><a href="nand_8h.html#a956293ec67dba5d383263bcc26c9938a">SLC_CHNL_PAGE_TRANSFER_LATENCY_NS</a></div><div class="ttdeci">#define SLC_CHNL_PAGE_TRANSFER_LATENCY_NS</div><div class="ttdef"><b>Definition:</b> nand.h:12</div></div>
<div class="ttc" id="arte__ring_8h_html_a136e9157866738284259cf2d64a06783"><div class="ttname"><a href="rte__ring_8h.html#a136e9157866738284259cf2d64a06783">RING_F_EXACT_SZ</a></div><div class="ttdeci">#define RING_F_EXACT_SZ</div><div class="ttdef"><b>Definition:</b> rte_ring.h:157</div></div>
<div class="ttc" id="astructpqueue__t_html_a0960bed72e0c851bccf1591c39360c73"><div class="ttname"><a href="structpqueue__t.html#a0960bed72e0c851bccf1591c39360c73">pqueue_t::setpos</a></div><div class="ttdeci">pqueue_set_pos_f setpos</div><div class="ttdef"><b>Definition:</b> pqueue.h:63</div></div>
<div class="ttc" id="astructrte__ring_html_a1721b53743c15b90e0453679f66d12ac"><div class="ttname"><a href="structrte__ring.html#a1721b53743c15b90e0453679f66d12ac">rte_ring::mask</a></div><div class="ttdeci">uint32_t mask</div><div class="ttdef"><b>Definition:</b> rte_ring.h:137</div></div>
<div class="ttc" id="anand_8h_html_a8bc4400352e0ce35d4f5c146105e5429"><div class="ttname"><a href="nand_8h.html#a8bc4400352e0ce35d4f5c146105e5429">MLC_UPPER_PAGE_WRITE_LATENCY_NS</a></div><div class="ttdeci">#define MLC_UPPER_PAGE_WRITE_LATENCY_NS</div><div class="ttdef"><b>Definition:</b> nand.h:22</div></div>
<div class="ttc" id="anand_8h_html_a123c05bc7063e25294e77b2c14768413"><div class="ttname"><a href="nand_8h.html#a123c05bc7063e25294e77b2c14768413">nand_flash_timing</a></div><div class="ttdeci">static struct NandFlashTiming nand_flash_timing</div><div class="ttdef"><b>Definition:</b> nand.h:103</div></div>
<div class="ttc" id="anand_8h_html_a50e932672d307bfea95eb0a59121dac9"><div class="ttname"><a href="nand_8h.html#a50e932672d307bfea95eb0a59121dac9">QLC_CENTER_UPPER_PAGE_WRITE_LATENCY_NS</a></div><div class="ttdeci">#define QLC_CENTER_UPPER_PAGE_WRITE_LATENCY_NS</div><div class="ttdef"><b>Definition:</b> nand.h:61</div></div>
<div class="ttc" id="arte__ring_8h_html_a5a85fd1038be9376de166494057e6aa1"><div class="ttname"><a href="rte__ring_8h.html#a5a85fd1038be9376de166494057e6aa1">rte_align32pow2</a></div><div class="ttdeci">static uint32_t rte_align32pow2(uint32_t x)</div><div class="ttdef"><b>Definition:</b> rte_ring.h:167</div></div>
<div class="ttc" id="astructrte__ring_html_ac2660d8388e6b02a1084654eb8ec88b1"><div class="ttname"><a href="structrte__ring.html#ac2660d8388e6b02a1084654eb8ec88b1">rte_ring::prod</a></div><div class="ttdeci">struct rte_ring_headtail prod</div><div class="ttdef"><b>Definition:</b> rte_ring.h:141</div></div>
<div class="ttc" id="astructpqueue__t_html_ae1c098eb8c14bdfbce6797ede3f0c387"><div class="ttname"><a href="structpqueue__t.html#ae1c098eb8c14bdfbce6797ede3f0c387">pqueue_t::getpri</a></div><div class="ttdeci">pqueue_get_pri_f getpri</div><div class="ttdef"><b>Definition:</b> pqueue.h:60</div></div>
<div class="ttc" id="anand_8h_html_ad8e6e6c2dc9a795f88629a1430740af3ac29f2d30eaf9c00aff3de2e747ee8e0a"><div class="ttname"><a href="nand_8h.html#ad8e6e6c2dc9a795f88629a1430740af3ac29f2d30eaf9c00aff3de2e747ee8e0a">PLC</a></div><div class="ttdeci">@ PLC</div><div class="ttdef"><b>Definition:</b> nand.h:88</div></div>
<div class="ttc" id="aintr_8c_html_aef207536dce0a636e5d7c2467c73110a"><div class="ttname"><a href="intr_8c.html#aef207536dce0a636e5d7c2467c73110a">nvme_vector_mask</a></div><div class="ttdeci">static void nvme_vector_mask(PCIDevice *dev, unsigned vector)</div><div class="ttdef"><b>Definition:</b> intr.c:109</div></div>
<div class="ttc" id="anand_8h_html_ab1831a81954abb0e34e6b8ab765a1b3d"><div class="ttname"><a href="nand_8h.html#ab1831a81954abb0e34e6b8ab765a1b3d">qlc_tbl</a></div><div class="ttdeci">static int qlc_tbl[MAX_SUPPORTED_PAGES_PER_BLOCK]</div><div class="ttdef"><b>Definition:</b> nand.h:124</div></div>
<div class="ttc" id="anand_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2da2bb9c5ee845a2e6ec5dfbd5b44de96b6"><div class="ttname"><a href="nand_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da2bb9c5ee845a2e6ec5dfbd5b44de96b6">QLC_UPPER_PAGE</a></div><div class="ttdeci">@ QLC_UPPER_PAGE</div><div class="ttdef"><b>Definition:</b> nand.h:80</div></div>
<div class="ttc" id="astructrte__ring__headtail_html_a95cc4b1cb9a073c09c3cd9cf41f8f9fb"><div class="ttname"><a href="structrte__ring__headtail.html#a95cc4b1cb9a073c09c3cd9cf41f8f9fb">rte_ring_headtail::single</a></div><div class="ttdeci">uint32_t single</div><div class="ttdef"><b>Definition:</b> rte_ring.h:114</div></div>
<div class="ttc" id="anand_8h_html_a0f31d94d5344bd136edf35abd28c7da1"><div class="ttname"><a href="nand_8h.html#a0f31d94d5344bd136edf35abd28c7da1">TLC_CENTER_PAGE_READ_LATENCY_NS</a></div><div class="ttdeci">#define TLC_CENTER_PAGE_READ_LATENCY_NS</div><div class="ttdef"><b>Definition:</b> nand.h:33</div></div>
<div class="ttc" id="anand_8h_html_a7ddaec3eb495e019e58dbac8236229b5"><div class="ttname"><a href="nand_8h.html#a7ddaec3eb495e019e58dbac8236229b5">TLC_CENTER_PAGE_WRITE_LATENCY_NS</a></div><div class="ttdeci">#define TLC_CENTER_PAGE_WRITE_LATENCY_NS</div><div class="ttdef"><b>Definition:</b> nand.h:37</div></div>
<div class="ttc" id="apqueue_8c_html_a918fcd7df850b9a0c17111abc9c323b1"><div class="ttname"><a href="pqueue_8c.html#a918fcd7df850b9a0c17111abc9c323b1">bubble_up</a></div><div class="ttdeci">static void bubble_up(pqueue_t *q, size_t i)</div><div class="ttdef"><b>Definition:</b> pqueue.c:74</div></div>
<div class="ttc" id="anvme_8h_html_a50171c329ed9567d9e35cd7bade09800"><div class="ttname"><a href="nvme_8h.html#a50171c329ed9567d9e35cd7bade09800">femu_err</a></div><div class="ttdeci">#define femu_err(fmt,...)</div><div class="ttdef"><b>Definition:</b> nvme.h:1499</div></div>
<div class="ttc" id="apqueue_8h_html_a614d5575a4e34ef0dcb513afc8965ded"><div class="ttname"><a href="pqueue_8h.html#a614d5575a4e34ef0dcb513afc8965ded">pqueue_print_entry_f</a></div><div class="ttdeci">void(* pqueue_print_entry_f)(FILE *out, void *a)</div><div class="ttdef"><b>Definition:</b> pqueue.h:51</div></div>
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_a482d5bde24295b7334c8aec815f3a1a.html">femu</a></li><li class="navelem"><a class="el" href="dir_40a5edbd122110022aafc81cb99db939.html">nand</a></li><li class="navelem"><a class="el" href="nand_8h.html">nand.h</a></li>
    <li class="footer">制作者
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.17 </li>
  </ul>
</div>
</body>
</html>
