Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sun May 16 13:58:30 2021
| Host         : ece-rschsrv01.ece.gatech.edu running 64-bit Red Hat Enterprise Linux Server release 7.9 (Maipo)
| Command      : report_timing -max_paths 10 -file ./report/top_dfg_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.945ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_ln7_reg_101_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.338ns  (logic 2.907ns (54.461%)  route 2.431ns (45.539%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=174, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X36Y61         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln7_reg_101_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y61         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/mul_ln7_reg_101_reg[5]/Q
                         net (fo=1, routed)           0.819     2.310    bd_0_i/hls_inst/inst/mul_ln7_reg_101[5]
    SLICE_X35Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.966 r  bd_0_i/hls_inst/inst/t1_reg_106_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.966    bd_0_i/hls_inst/inst/t1_reg_106_reg[8]_i_1_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     3.222 r  bd_0_i/hls_inst/inst/t1_reg_106_reg[12]_i_1/O[2]
                         net (fo=2, routed)           0.983     4.205    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg_1[11]
    SLICE_X36Y54         LUT2 (Prop_lut2_I1_O)        0.302     4.507 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product_i_14/O
                         net (fo=1, routed)           0.000     4.507    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product_i_14_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.883 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.883    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product_i_3_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.000 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.000    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product_i_2_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.117 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.117    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product_i_1_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.234 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.234    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg_i_3_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.351 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.351    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg_i_2_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.682 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg_i_1/O[3]
                         net (fo=5, routed)           0.629     6.311    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/D[31]
    DSP48_X2Y22          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=174, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/ap_clk
    DSP48_X2Y22          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y22          DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -0.633    10.256    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg
  -------------------------------------------------------------------
                         required time                         10.256    
                         arrival time                          -6.311    
  -------------------------------------------------------------------
                         slack                                  3.945    

Slack (MET) :             3.950ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_ln7_reg_101_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.345ns  (logic 2.808ns (52.534%)  route 2.537ns (47.466%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=174, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X36Y61         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln7_reg_101_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y61         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/mul_ln7_reg_101_reg[5]/Q
                         net (fo=1, routed)           0.819     2.310    bd_0_i/hls_inst/inst/mul_ln7_reg_101[5]
    SLICE_X35Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.966 r  bd_0_i/hls_inst/inst/t1_reg_106_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.966    bd_0_i/hls_inst/inst/t1_reg_106_reg[8]_i_1_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     3.222 r  bd_0_i/hls_inst/inst/t1_reg_106_reg[12]_i_1/O[2]
                         net (fo=2, routed)           0.983     4.205    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg_1[11]
    SLICE_X36Y54         LUT2 (Prop_lut2_I1_O)        0.302     4.507 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product_i_14/O
                         net (fo=1, routed)           0.000     4.507    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product_i_14_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.883 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.883    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product_i_3_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.000 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.000    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product_i_2_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.117 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.117    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product_i_1_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.234 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.234    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg_i_3_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.351 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.351    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg_i_2_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     5.583 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg_i_1/O[0]
                         net (fo=2, routed)           0.735     6.318    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/D[28]
    DSP48_X2Y22          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=174, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/ap_clk
    DSP48_X2Y22          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y22          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.621    10.268    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg
  -------------------------------------------------------------------
                         required time                         10.268    
                         arrival time                          -6.318    
  -------------------------------------------------------------------
                         slack                                  3.950    

Slack (MET) :             3.954ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_ln7_reg_101_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.329ns  (logic 2.907ns (54.549%)  route 2.422ns (45.451%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=174, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X36Y61         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln7_reg_101_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y61         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/mul_ln7_reg_101_reg[5]/Q
                         net (fo=1, routed)           0.819     2.310    bd_0_i/hls_inst/inst/mul_ln7_reg_101[5]
    SLICE_X35Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.966 r  bd_0_i/hls_inst/inst/t1_reg_106_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.966    bd_0_i/hls_inst/inst/t1_reg_106_reg[8]_i_1_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     3.222 r  bd_0_i/hls_inst/inst/t1_reg_106_reg[12]_i_1/O[2]
                         net (fo=2, routed)           0.983     4.205    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg_1[11]
    SLICE_X36Y54         LUT2 (Prop_lut2_I1_O)        0.302     4.507 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product_i_14/O
                         net (fo=1, routed)           0.000     4.507    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product_i_14_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.883 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.883    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product_i_3_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.000 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.000    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product_i_2_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.117 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.117    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product_i_1_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.234 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.234    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg_i_3_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.351 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.351    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg_i_2_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.682 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg_i_1/O[3]
                         net (fo=5, routed)           0.620     6.302    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/D[31]
    DSP48_X2Y22          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=174, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/ap_clk
    DSP48_X2Y22          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y22          DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -0.633    10.256    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg
  -------------------------------------------------------------------
                         required time                         10.256    
                         arrival time                          -6.302    
  -------------------------------------------------------------------
                         slack                                  3.954    

Slack (MET) :             3.961ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_ln7_reg_101_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.323ns  (logic 2.913ns (54.722%)  route 2.410ns (45.278%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=174, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X36Y61         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln7_reg_101_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y61         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/mul_ln7_reg_101_reg[5]/Q
                         net (fo=1, routed)           0.819     2.310    bd_0_i/hls_inst/inst/mul_ln7_reg_101[5]
    SLICE_X35Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.966 r  bd_0_i/hls_inst/inst/t1_reg_106_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.966    bd_0_i/hls_inst/inst/t1_reg_106_reg[8]_i_1_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     3.222 r  bd_0_i/hls_inst/inst/t1_reg_106_reg[12]_i_1/O[2]
                         net (fo=2, routed)           0.983     4.205    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg_1[11]
    SLICE_X36Y54         LUT2 (Prop_lut2_I1_O)        0.302     4.507 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product_i_14/O
                         net (fo=1, routed)           0.000     4.507    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product_i_14_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.883 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.883    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product_i_3_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.000 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.000    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product_i_2_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.117 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.117    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product_i_1_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.234 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.234    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg_i_3_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.351 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.351    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg_i_2_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.688 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg_i_1/O[1]
                         net (fo=2, routed)           0.609     6.296    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/D[29]
    DSP48_X2Y22          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=174, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/ap_clk
    DSP48_X2Y22          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y22          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.632    10.257    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg
  -------------------------------------------------------------------
                         required time                         10.257    
                         arrival time                          -6.296    
  -------------------------------------------------------------------
                         slack                                  3.961    

Slack (MET) :             4.067ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_ln7_reg_101_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.228ns  (logic 2.691ns (51.472%)  route 2.537ns (48.528%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=174, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X36Y61         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln7_reg_101_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y61         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/mul_ln7_reg_101_reg[5]/Q
                         net (fo=1, routed)           0.819     2.310    bd_0_i/hls_inst/inst/mul_ln7_reg_101[5]
    SLICE_X35Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.966 r  bd_0_i/hls_inst/inst/t1_reg_106_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.966    bd_0_i/hls_inst/inst/t1_reg_106_reg[8]_i_1_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     3.222 r  bd_0_i/hls_inst/inst/t1_reg_106_reg[12]_i_1/O[2]
                         net (fo=2, routed)           0.983     4.205    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg_1[11]
    SLICE_X36Y54         LUT2 (Prop_lut2_I1_O)        0.302     4.507 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product_i_14/O
                         net (fo=1, routed)           0.000     4.507    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product_i_14_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.883 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.883    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product_i_3_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.000 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.000    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product_i_2_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.117 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.117    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product_i_1_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.234 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.234    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg_i_3_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     5.466 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg_i_2/O[0]
                         net (fo=2, routed)           0.735     6.201    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/D[24]
    DSP48_X2Y22          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=174, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/ap_clk
    DSP48_X2Y22          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y22          DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -0.621    10.268    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg
  -------------------------------------------------------------------
                         required time                         10.268    
                         arrival time                          -6.201    
  -------------------------------------------------------------------
                         slack                                  4.067    

Slack (MET) :             4.107ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_ln7_reg_101_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.182ns  (logic 2.832ns (54.653%)  route 2.350ns (45.347%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=174, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X36Y61         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln7_reg_101_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y61         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/mul_ln7_reg_101_reg[5]/Q
                         net (fo=1, routed)           0.819     2.310    bd_0_i/hls_inst/inst/mul_ln7_reg_101[5]
    SLICE_X35Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.966 r  bd_0_i/hls_inst/inst/t1_reg_106_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.966    bd_0_i/hls_inst/inst/t1_reg_106_reg[8]_i_1_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     3.222 r  bd_0_i/hls_inst/inst/t1_reg_106_reg[12]_i_1/O[2]
                         net (fo=2, routed)           0.983     4.205    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg_1[11]
    SLICE_X36Y54         LUT2 (Prop_lut2_I1_O)        0.302     4.507 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product_i_14/O
                         net (fo=1, routed)           0.000     4.507    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product_i_14_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.883 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.883    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product_i_3_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.000 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.000    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product_i_2_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.117 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.117    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product_i_1_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.234 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.234    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg_i_3_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.351 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.351    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg_i_2_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     5.607 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg_i_1/O[2]
                         net (fo=2, routed)           0.548     6.155    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/D[30]
    DSP48_X2Y22          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=174, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/ap_clk
    DSP48_X2Y22          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y22          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.627    10.262    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg
  -------------------------------------------------------------------
                         required time                         10.262    
                         arrival time                          -6.155    
  -------------------------------------------------------------------
                         slack                                  4.107    

Slack (MET) :             4.122ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_ln7_reg_101_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product__0/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.167ns  (logic 2.364ns (45.755%)  route 2.803ns (54.245%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=174, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X36Y61         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln7_reg_101_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y61         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/mul_ln7_reg_101_reg[5]/Q
                         net (fo=1, routed)           0.819     2.310    bd_0_i/hls_inst/inst/mul_ln7_reg_101[5]
    SLICE_X35Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.966 r  bd_0_i/hls_inst/inst/t1_reg_106_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.966    bd_0_i/hls_inst/inst/t1_reg_106_reg[8]_i_1_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     3.222 r  bd_0_i/hls_inst/inst/t1_reg_106_reg[12]_i_1/O[2]
                         net (fo=2, routed)           0.983     4.205    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg_1[11]
    SLICE_X36Y54         LUT2 (Prop_lut2_I1_O)        0.302     4.507 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product_i_14/O
                         net (fo=1, routed)           0.000     4.507    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product_i_14_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.883 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.883    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product_i_3_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     5.139 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product_i_2/O[2]
                         net (fo=3, routed)           1.001     6.140    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/D[14]
    DSP48_X2Y21          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product__0/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=174, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/ap_clk
    DSP48_X2Y21          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product__0/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y21          DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.627    10.262    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product__0
  -------------------------------------------------------------------
                         required time                         10.262    
                         arrival time                          -6.140    
  -------------------------------------------------------------------
                         slack                                  4.122    

Slack (MET) :             4.135ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_ln7_reg_101_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.148ns  (logic 2.907ns (56.465%)  route 2.241ns (43.535%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=174, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X36Y61         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln7_reg_101_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y61         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/mul_ln7_reg_101_reg[5]/Q
                         net (fo=1, routed)           0.819     2.310    bd_0_i/hls_inst/inst/mul_ln7_reg_101[5]
    SLICE_X35Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.966 r  bd_0_i/hls_inst/inst/t1_reg_106_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.966    bd_0_i/hls_inst/inst/t1_reg_106_reg[8]_i_1_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     3.222 r  bd_0_i/hls_inst/inst/t1_reg_106_reg[12]_i_1/O[2]
                         net (fo=2, routed)           0.983     4.205    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg_1[11]
    SLICE_X36Y54         LUT2 (Prop_lut2_I1_O)        0.302     4.507 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product_i_14/O
                         net (fo=1, routed)           0.000     4.507    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product_i_14_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.883 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.883    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product_i_3_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.000 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.000    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product_i_2_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.117 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.117    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product_i_1_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.234 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.234    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg_i_3_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.351 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.351    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg_i_2_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.682 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg_i_1/O[3]
                         net (fo=5, routed)           0.440     6.121    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/D[31]
    DSP48_X2Y22          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=174, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/ap_clk
    DSP48_X2Y22          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y22          DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.633    10.256    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg
  -------------------------------------------------------------------
                         required time                         10.256    
                         arrival time                          -6.121    
  -------------------------------------------------------------------
                         slack                                  4.135    

Slack (MET) :             4.139ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_ln7_reg_101_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.145ns  (logic 2.796ns (54.344%)  route 2.349ns (45.656%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=174, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X36Y61         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln7_reg_101_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y61         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/mul_ln7_reg_101_reg[5]/Q
                         net (fo=1, routed)           0.819     2.310    bd_0_i/hls_inst/inst/mul_ln7_reg_101[5]
    SLICE_X35Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.966 r  bd_0_i/hls_inst/inst/t1_reg_106_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.966    bd_0_i/hls_inst/inst/t1_reg_106_reg[8]_i_1_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     3.222 r  bd_0_i/hls_inst/inst/t1_reg_106_reg[12]_i_1/O[2]
                         net (fo=2, routed)           0.983     4.205    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg_1[11]
    SLICE_X36Y54         LUT2 (Prop_lut2_I1_O)        0.302     4.507 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product_i_14/O
                         net (fo=1, routed)           0.000     4.507    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product_i_14_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.883 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.883    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product_i_3_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.000 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.000    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product_i_2_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.117 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.117    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product_i_1_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.234 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.234    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg_i_3_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.571 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg_i_2/O[1]
                         net (fo=2, routed)           0.547     6.118    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/D[25]
    DSP48_X2Y22          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=174, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/ap_clk
    DSP48_X2Y22          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y22          DSP48E1 (Setup_dsp48e1_CLK_B[8])
                                                     -0.632    10.257    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg
  -------------------------------------------------------------------
                         required time                         10.257    
                         arrival time                          -6.118    
  -------------------------------------------------------------------
                         slack                                  4.139    

Slack (MET) :             4.143ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_ln7_reg_101_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.140ns  (logic 2.907ns (56.560%)  route 2.233ns (43.440%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=174, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X36Y61         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln7_reg_101_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y61         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/mul_ln7_reg_101_reg[5]/Q
                         net (fo=1, routed)           0.819     2.310    bd_0_i/hls_inst/inst/mul_ln7_reg_101[5]
    SLICE_X35Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.966 r  bd_0_i/hls_inst/inst/t1_reg_106_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.966    bd_0_i/hls_inst/inst/t1_reg_106_reg[8]_i_1_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     3.222 r  bd_0_i/hls_inst/inst/t1_reg_106_reg[12]_i_1/O[2]
                         net (fo=2, routed)           0.983     4.205    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg_1[11]
    SLICE_X36Y54         LUT2 (Prop_lut2_I1_O)        0.302     4.507 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product_i_14/O
                         net (fo=1, routed)           0.000     4.507    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product_i_14_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.883 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.883    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product_i_3_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.000 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.000    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product_i_2_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.117 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.117    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product_i_1_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.234 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.234    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg_i_3_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.351 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.351    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg_i_2_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.682 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg_i_1/O[3]
                         net (fo=5, routed)           0.431     6.113    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/D[31]
    DSP48_X2Y22          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=174, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/ap_clk
    DSP48_X2Y22          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y22          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.633    10.256    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg
  -------------------------------------------------------------------
                         required time                         10.256    
                         arrival time                          -6.113    
  -------------------------------------------------------------------
                         slack                                  4.143    




