Release 4.2WP3.x - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.05 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.05 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.05 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : master_cpld.prj

---- Target Parameters
Target Device                      : XC9500XV
Output File Name                   : master_cpld
Output Format                      : NGC
Target Technology                  : 9500xv

---- Source Options
Entity Name                        : master_cpld
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Macro Generator                    : Macro+
MACRO Preserve                     : YES
XOR Preserve                       : YES

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================

Compiling vhdl file C:/PT-Trilevel/xilinx/IC6/hw_debug/sif/master_cpld/../serial_interface.vhd in Library work.
Entity <serial_interface> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/PT-Trilevel/xilinx/IC6/hw_debug/sif/master_cpld/../master_cpld.vhd in Library work.
Entity <master_cpld> (Architecture <behavioral>) compiled.

Analyzing Entity <master_cpld> (Architecture <behavioral>).
WARNING:Xst:753 - C:/PT-Trilevel/xilinx/IC6/hw_debug/sif/master_cpld/../master_cpld.vhd (Line 115). Unconnected output port 'lpf_ok' of component 'serial_interface'.
WARNING:Xst:753 - C:/PT-Trilevel/xilinx/IC6/hw_debug/sif/master_cpld/../master_cpld.vhd (Line 115). Unconnected output port 'sm_ok' of component 'serial_interface'.
Entity <master_cpld> analyzed. Unit <master_cpld> generated.

Analyzing Entity <serial_interface> (Architecture <behavioral>).
Entity <serial_interface> analyzed. Unit <serial_interface> generated.


Synthesizing Unit <serial_interface>.
    Related source file is C:/PT-Trilevel/xilinx/IC6/hw_debug/sif/master_cpld/../serial_interface.vhd.
    Found 11-bit register for signal <lpf_tsg1>.
    Found 1-bit register for signal <sm_tsg1>.
    Found 11-bit register for signal <lpf_tsg2>.
    Found 1-bit register for signal <sm_tsg2>.
    Found 11-bit register for signal <lpf_tsg3>.
    Found 1-bit register for signal <sm_tsg3>.
    Found 4-bit register for signal <buf_ptr>.
    Found 1-bit register for signal <lpf_lsb>.
    Found 2-bit register for signal <output_id>.
    Found 1-bit register for signal <scan_method>.
WARNING:Xst:647 - Input <mreset> is never used.
WARNING:Xst:1220 - Output <lpf_ok> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <sm_ok> is never assigned. Tied to value 0.
    Summary:
	inferred  44 D-type flip-flop(s).
Unit <serial_interface> synthesized.


Synthesizing Unit <master_cpld>.
    Related source file is C:/PT-Trilevel/xilinx/IC6/hw_debug/sif/master_cpld/../master_cpld.vhd.
WARNING:Xst:647 - Input <miso> is never used.
WARNING:Xst:647 - Input <gpbus17> is never used.
WARNING:Xst:647 - Input <gpbus16> is never used.
WARNING:Xst:1220 - Output <gpbus15> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <gpbus14> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <gpbus13> is never used.
WARNING:Xst:1220 - Output <gpbus12> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <gpbus11> is never used.
WARNING:Xst:1220 - Output <gpbus10> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <gpbus27> is never used.
WARNING:Xst:647 - Input <gpbus26> is never used.
WARNING:Xst:1220 - Output <gpbus25> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <gpbus24> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <gpbus23> is never used.
WARNING:Xst:1220 - Output <gpbus22> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <gpbus21> is never used.
WARNING:Xst:1220 - Output <gpbus20> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <gpbus37> is never used.
WARNING:Xst:647 - Input <gpbus36> is never used.
WARNING:Xst:1220 - Output <gpbus35> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <gpbus34> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <gpbus33> is never used.
WARNING:Xst:1220 - Output <gpbus32> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <gpbus31> is never used.
WARNING:Xst:1220 - Output <gpbus30> is never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <lpf_tsg1<10>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg1<9>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg1<8>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg1<7>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg1<6>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg1<5>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg1<4>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg1<3>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg1<2>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg1<1>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg1<0>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg2<10>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg2<9>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg2<8>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg2<7>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg2<6>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg2<5>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg2<4>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg2<3>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg2<2>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg2<1>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg2<0>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg3<10>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg3<9>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg3<8>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg3<7>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg3<6>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg3<5>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg3<4>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg3<3>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg3<2>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg3<1>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg3<0>> is assigned but never used.
WARNING:Xst:646 - Signal <sm_tsg1> is assigned but never used.
WARNING:Xst:646 - Signal <sm_tsg2> is assigned but never used.
WARNING:Xst:646 - Signal <sm_tsg3> is assigned but never used.
Unit <master_cpld> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 14
  11-bit register                  : 3
  1-bit register                   : 11

=========================================================================


Starting low level synthesis...

Optimizing unit <serial_interface> ...
	lpf_tsg3_9 and lpf_tsg3_7 are equivalent: (lpf_tsg3_7) is removed.
	lpf_tsg3_9 and lpf_tsg3_3 are equivalent: (lpf_tsg3_3) is removed.
	lpf_tsg3_9 and lpf_tsg3_0 are equivalent: (lpf_tsg3_0) is removed.
	lpf_tsg2_9 and lpf_tsg2_7 are equivalent: (lpf_tsg2_7) is removed.
	lpf_tsg2_9 and lpf_tsg2_3 are equivalent: (lpf_tsg2_3) is removed.
	lpf_tsg2_9 and lpf_tsg2_0 are equivalent: (lpf_tsg2_0) is removed.
	lpf_tsg1_9 and lpf_tsg1_7 are equivalent: (lpf_tsg1_7) is removed.
	lpf_tsg1_9 and lpf_tsg1_3 are equivalent: (lpf_tsg1_3) is removed.
	lpf_tsg1_9 and lpf_tsg1_0 are equivalent: (lpf_tsg1_0) is removed.

Optimizing unit <master_cpld> ...

Merging netlists...

=========================================================================
Final Results
Output File Name                   : master_cpld
Output Format                      : NGC
Optimization Criterion             : Speed
Target Technology                  : 9500xv
Keep Hierarchy                     : YES
Macro Preserve                     : YES
Macro Generation                   : Macro+
XOR Preserve                       : YES

Design Statistics
# Edif Instances                   : 94
# I/Os                             : 53

=========================================================================
CPU : 2.64 / 2.69 s | Elapsed : 3.00 / 3.00 s
 
--> 
