<stg><name>fft32_Pipeline_bit_rev_assign_loop</name>


<trans_list>

<trans id="39" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:1 %store_ln0 = store i6 0, i6 %i_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %for.inc23

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc23:0 %i = load i6 %i_1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc23:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc23:2 %icmp_ln84 = icmp_eq  i6 %i, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln84"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc23:3 %add_ln84 = add i6 %i, i6 1

]]></Node>
<StgValue><ssdm name="add_ln84"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc23:4 %br_ln84 = br i1 %icmp_ln84, void %for.inc23.split, void %arrayctor.loop29.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="5" op_0_bw="5" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc23.split:3 %or_ln56_3 = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %i, i32 4, i32 0

]]></Node>
<StgValue><ssdm name="or_ln56_3"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="5">
<![CDATA[
for.inc23.split:4 %zext_ln86 = zext i5 %or_ln56_3

]]></Node>
<StgValue><ssdm name="zext_ln86"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc23.split:5 %data_real_addr = getelementptr i16 %data_real, i64 0, i64 %zext_ln86

]]></Node>
<StgValue><ssdm name="data_real_addr"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc23.split:6 %data_imag_addr = getelementptr i16 %data_imag, i64 0, i64 %zext_ln86

]]></Node>
<StgValue><ssdm name="data_imag_addr"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="5">
<![CDATA[
for.inc23.split:9 %data_real_load = load i5 %data_real_addr

]]></Node>
<StgValue><ssdm name="data_real_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="5">
<![CDATA[
for.inc23.split:10 %data_imag_load = load i5 %data_imag_addr

]]></Node>
<StgValue><ssdm name="data_imag_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc23.split:13 %store_ln84 = store i6 %add_ln84, i6 %i_1

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0">
<![CDATA[
arrayctor.loop29.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="6">
<![CDATA[
for.inc23.split:0 %i_3_cast = zext i6 %i

]]></Node>
<StgValue><ssdm name="i_3_cast"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc23.split:1 %speclooptripcount_ln84 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln84"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc23.split:2 %specloopname_ln84 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln84"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc23.split:7 %stage0_real_addr = getelementptr i16 %stage0_real, i64 0, i64 %i_3_cast

]]></Node>
<StgValue><ssdm name="stage0_real_addr"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc23.split:8 %stage0_imag_addr = getelementptr i16 %stage0_imag, i64 0, i64 %i_3_cast

]]></Node>
<StgValue><ssdm name="stage0_imag_addr"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="5">
<![CDATA[
for.inc23.split:9 %data_real_load = load i5 %data_real_addr

]]></Node>
<StgValue><ssdm name="data_real_load"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="5">
<![CDATA[
for.inc23.split:10 %data_imag_load = load i5 %data_imag_addr

]]></Node>
<StgValue><ssdm name="data_imag_load"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
for.inc23.split:11 %store_ln86 = store i16 %data_real_load, i5 %stage0_real_addr

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
for.inc23.split:12 %store_ln86 = store i16 %data_imag_load, i5 %stage0_imag_addr

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
for.inc23.split:14 %br_ln84 = br void %for.inc23

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="40" name="data_real" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="data_real"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="41" name="data_imag" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="data_imag"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="42" name="stage0_real" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="stage0_real"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="43" name="stage0_imag" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="stage0_imag"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="45" from="StgValue_44" to="i_1" fromId="44" toId="5">
</dataflow>
<dataflow id="47" from="StgValue_46" to="store_ln0" fromId="46" toId="6">
</dataflow>
<dataflow id="48" from="i_1" to="store_ln0" fromId="5" toId="6">
</dataflow>
<dataflow id="49" from="i_1" to="i" fromId="5" toId="8">
</dataflow>
<dataflow id="51" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="50" toId="9">
</dataflow>
<dataflow id="53" from="StgValue_52" to="specpipeline_ln0" fromId="52" toId="9">
</dataflow>
<dataflow id="55" from="StgValue_54" to="specpipeline_ln0" fromId="54" toId="9">
</dataflow>
<dataflow id="56" from="StgValue_44" to="specpipeline_ln0" fromId="44" toId="9">
</dataflow>
<dataflow id="57" from="StgValue_54" to="specpipeline_ln0" fromId="54" toId="9">
</dataflow>
<dataflow id="59" from="p_str" to="specpipeline_ln0" fromId="58" toId="9">
</dataflow>
<dataflow id="60" from="i" to="icmp_ln84" fromId="8" toId="10">
</dataflow>
<dataflow id="62" from="StgValue_61" to="icmp_ln84" fromId="61" toId="10">
</dataflow>
<dataflow id="63" from="i" to="add_ln84" fromId="8" toId="11">
</dataflow>
<dataflow id="65" from="StgValue_64" to="add_ln84" fromId="64" toId="11">
</dataflow>
<dataflow id="66" from="icmp_ln84" to="br_ln84" fromId="10" toId="12">
</dataflow>
<dataflow id="68" from="_ssdm_op_PartSelect.i5.i6.i32.i32" to="or_ln56_3" fromId="67" toId="13">
</dataflow>
<dataflow id="69" from="i" to="or_ln56_3" fromId="8" toId="13">
</dataflow>
<dataflow id="71" from="StgValue_70" to="or_ln56_3" fromId="70" toId="13">
</dataflow>
<dataflow id="72" from="StgValue_54" to="or_ln56_3" fromId="54" toId="13">
</dataflow>
<dataflow id="73" from="or_ln56_3" to="zext_ln86" fromId="13" toId="14">
</dataflow>
<dataflow id="74" from="data_real" to="data_real_addr" fromId="40" toId="15">
</dataflow>
<dataflow id="76" from="StgValue_75" to="data_real_addr" fromId="75" toId="15">
</dataflow>
<dataflow id="77" from="zext_ln86" to="data_real_addr" fromId="14" toId="15">
</dataflow>
<dataflow id="78" from="data_imag" to="data_imag_addr" fromId="41" toId="16">
</dataflow>
<dataflow id="79" from="StgValue_75" to="data_imag_addr" fromId="75" toId="16">
</dataflow>
<dataflow id="80" from="zext_ln86" to="data_imag_addr" fromId="14" toId="16">
</dataflow>
<dataflow id="81" from="data_real_addr" to="data_real_load" fromId="15" toId="17">
</dataflow>
<dataflow id="82" from="data_imag_addr" to="data_imag_load" fromId="16" toId="18">
</dataflow>
<dataflow id="83" from="add_ln84" to="store_ln84" fromId="11" toId="19">
</dataflow>
<dataflow id="84" from="i_1" to="store_ln84" fromId="5" toId="19">
</dataflow>
<dataflow id="85" from="i" to="i_3_cast" fromId="8" toId="20">
</dataflow>
<dataflow id="87" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln84" fromId="86" toId="21">
</dataflow>
<dataflow id="89" from="StgValue_88" to="speclooptripcount_ln84" fromId="88" toId="21">
</dataflow>
<dataflow id="90" from="StgValue_88" to="speclooptripcount_ln84" fromId="88" toId="21">
</dataflow>
<dataflow id="91" from="StgValue_88" to="speclooptripcount_ln84" fromId="88" toId="21">
</dataflow>
<dataflow id="93" from="_ssdm_op_SpecLoopName" to="specloopname_ln84" fromId="92" toId="22">
</dataflow>
<dataflow id="95" from="empty_7" to="specloopname_ln84" fromId="94" toId="22">
</dataflow>
<dataflow id="96" from="stage0_real" to="stage0_real_addr" fromId="42" toId="23">
</dataflow>
<dataflow id="97" from="StgValue_75" to="stage0_real_addr" fromId="75" toId="23">
</dataflow>
<dataflow id="98" from="i_3_cast" to="stage0_real_addr" fromId="20" toId="23">
</dataflow>
<dataflow id="99" from="stage0_imag" to="stage0_imag_addr" fromId="43" toId="24">
</dataflow>
<dataflow id="100" from="StgValue_75" to="stage0_imag_addr" fromId="75" toId="24">
</dataflow>
<dataflow id="101" from="i_3_cast" to="stage0_imag_addr" fromId="20" toId="24">
</dataflow>
<dataflow id="102" from="data_real_addr" to="data_real_load" fromId="15" toId="25">
</dataflow>
<dataflow id="103" from="data_imag_addr" to="data_imag_load" fromId="16" toId="26">
</dataflow>
<dataflow id="104" from="data_real_load" to="store_ln86" fromId="25" toId="27">
</dataflow>
<dataflow id="105" from="stage0_real_addr" to="store_ln86" fromId="23" toId="27">
</dataflow>
<dataflow id="106" from="data_imag_load" to="store_ln86" fromId="26" toId="28">
</dataflow>
<dataflow id="107" from="stage0_imag_addr" to="store_ln86" fromId="24" toId="28">
</dataflow>
<dataflow id="108" from="icmp_ln84" to="StgValue_2" fromId="10" toId="2">
</dataflow>
</dataflows>


</stg>
