// Seed: 1638356483
module module_0 ();
  always_ff id_1[-1+1] <= -1;
  wire id_3, id_4, id_5, id_6;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input wor id_0,
    input tri id_1,
    output uwire id_2,
    input wand id_3,
    input supply0 id_4,
    output wor id_5,
    input wand id_6,
    output supply1 id_7
);
  wire id_9;
  module_0 modCall_1 ();
  final id_5 = -1;
endmodule
module module_2 (
    id_1
);
  output wire id_1;
  module_0 modCall_1 ();
  wire id_3, id_4;
endmodule
