# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab7_counters_and_clock_dividers.srcs/sources_1/new/lab7_counter_and_clock_divider.vhd" \
"../../../../lab7_counters_and_clock_dividers.srcs/sim_1/new/counter_and_clock_divider_TB.vhd" \

# Do not sort compile order
nosort
