

================================================================
== Vitis HLS Report for 'nn_inference'
================================================================
* Date:           Sun Dec 18 11:16:32 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        AInetwork
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.096 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    23674|    23674|  0.237 ms|  0.237 ms|  23675|  23675|     none|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- col     |    23360|    23360|       292|          -|          -|    80|        no|
        | + prod   |      289|      289|         3|          1|          1|   288|       yes|
        |- loop1   |       82|       82|         4|          1|          1|    80|       yes|
        |- col     |      220|      220|        44|          -|          -|     5|        no|
        | + prod   |       41|       41|         3|          1|          1|    40|       yes|
        |- loop1   |        6|        6|         2|          1|          1|     5|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1696|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    8|       0|    156|    -|
|Memory           |       53|    -|      48|      2|    -|
|Multiplexer      |        -|    -|       -|    331|    -|
|Register         |        -|    -|     506|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       53|    8|     554|   2217|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       12|    2|      ~0|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+-----------------------------+---------+----+---+----+-----+
    |            Instance            |            Module           | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------------+-----------------------------+---------+----+---+----+-----+
    |dcmp_64ns_64ns_1_2_no_dsp_1_U1  |dcmp_64ns_64ns_1_2_no_dsp_1  |        0|   0|  0|   0|    0|
    |mul_20s_24s_44_1_1_U2           |mul_20s_24s_44_1_1           |        0|   2|  0|  39|    0|
    |mul_20s_24s_44_1_1_U3           |mul_20s_24s_44_1_1           |        0|   2|  0|  39|    0|
    |mul_21s_24s_45_1_1_U4           |mul_21s_24s_45_1_1           |        0|   2|  0|  39|    0|
    |mul_21s_24s_45_1_1_U5           |mul_21s_24s_45_1_1           |        0|   2|  0|  39|    0|
    +--------------------------------+-----------------------------+---------+----+---+----+-----+
    |Total                           |                             |        0|   8|  0| 156|    0|
    +--------------------------------+-----------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------------------+--------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |           Memory           |          Module          | BRAM_18K| FF | LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +----------------------------+--------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |temp_output2_0_V_U          |temp_output2_0_V          |        0|  48|   2|    0|      5|   24|     1|          120|
    |temp_output_0_V_U           |temp_output_0_V           |        1|   0|   0|    0|     80|   24|     1|         1920|
    |weights_layer1_weights_V_U  |weights_layer1_weights_V  |       51|   0|   0|    0|  46080|   20|     1|       921600|
    |weights_layer2_weights_V_U  |weights_layer2_weights_V  |        1|   0|   0|    0|    400|   21|     1|         8400|
    +----------------------------+--------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |Total                       |                          |       53|  48|   2|    0|  46565|   89|     4|       932040|
    +----------------------------+--------------------------+---------+----+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+----+---+-----+------------+------------+
    |        Variable Name        | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+----+---+-----+------------+------------+
    |add_ln10_fu_477_p2           |         +|   0|  0|   17|          10|           2|
    |add_ln1118_1_fu_514_p2       |         +|   0|  0|   18|          16|          16|
    |add_ln1118_2_fu_582_p2       |         +|   0|  0|   18|          16|          16|
    |add_ln1118_3_fu_588_p2       |         +|   0|  0|   18|          16|          16|
    |add_ln1118_4_fu_1080_p2      |         +|   0|  0|   18|           9|           9|
    |add_ln1118_5_fu_1086_p2      |         +|   0|  0|   18|           9|           9|
    |add_ln1118_6_fu_1143_p2      |         +|   0|  0|   18|           9|           9|
    |add_ln1118_7_fu_1149_p2      |         +|   0|  0|   18|           9|           9|
    |add_ln1118_fu_508_p2         |         +|   0|  0|   18|          16|          16|
    |add_ln26_fu_1031_p2          |         +|   0|  0|   10|           3|           1|
    |add_ln30_fu_1057_p2          |         +|   0|  0|   14|           7|           2|
    |add_ln48_fu_694_p2           |         +|   0|  0|   14|           7|           1|
    |add_ln65_fu_1250_p2          |         +|   0|  0|   10|           3|           1|
    |add_ln6_fu_451_p2            |         +|   0|  0|   14|           7|           1|
    |add_ln899_fu_849_p2          |         +|   0|  0|   31|          24|           7|
    |add_ln908_fu_875_p2          |         +|   0|  0|   39|          32|           7|
    |add_ln915_fu_969_p2          |         +|   0|  0|   18|          11|          11|
    |lsb_index_fu_775_p2          |         +|   0|  0|   39|          32|           7|
    |m_3_fu_928_p2                |         +|   0|  0|   71|          64|          64|
    |ret_V_1_fu_660_p2            |         +|   0|  0|   50|          43|          43|
    |ret_V_2_fu_1167_p2           |         +|   0|  0|   50|          43|          43|
    |ret_V_3_fu_1216_p2           |         +|   0|  0|   50|          43|          43|
    |ret_V_fu_606_p2              |         +|   0|  0|   50|          43|          43|
    |sum_V_11_fu_624_p2           |         +|   0|  0|   31|          24|          24|
    |sum_V_13_fu_1185_p2          |         +|   0|  0|   31|          24|          24|
    |sum_V_4_fu_688_p2            |         +|   0|  0|   31|          24|          24|
    |sum_V_9_fu_1244_p2           |         +|   0|  0|   31|          24|          24|
    |sub_ln894_fu_765_p2          |         -|   0|  0|   39|           5|          32|
    |sub_ln897_fu_801_p2          |         -|   0|  0|   12|           4|           5|
    |sub_ln909_fu_881_p2          |         -|   0|  0|   39|           6|          32|
    |sub_ln915_fu_964_p2          |         -|   0|  0|   18|           3|          11|
    |tmp_V_fu_725_p2              |         -|   0|  0|   31|           1|          24|
    |and_ln1506_fu_1025_p2        |       and|   0|  0|    2|           1|           1|
    |and_ln896_fu_843_p2          |       and|   0|  0|    2|           1|           1|
    |p_Result_4_fu_817_p2         |       and|   0|  0|   24|          24|          24|
    |tobool34_i_i_i105_fu_887_p2  |       and|   0|  0|    2|           1|           1|
    |icmp_ln10_fu_471_p2          |      icmp|   0|  0|   11|          10|          10|
    |icmp_ln1494_fu_1267_p2       |      icmp|   0|  0|   16|          24|          24|
    |icmp_ln1506_1_fu_1015_p2     |      icmp|   0|  0|   24|          52|           1|
    |icmp_ln1506_fu_1009_p2       |      icmp|   0|  0|   11|          11|           2|
    |icmp_ln26_fu_1037_p2         |      icmp|   0|  0|    8|           3|           3|
    |icmp_ln30_fu_1051_p2         |      icmp|   0|  0|   10|           7|           7|
    |icmp_ln48_fu_700_p2          |      icmp|   0|  0|   10|           7|           7|
    |icmp_ln65_fu_1256_p2         |      icmp|   0|  0|    8|           3|           3|
    |icmp_ln6_fu_457_p2           |      icmp|   0|  0|   10|           7|           7|
    |icmp_ln885_fu_711_p2         |      icmp|   0|  0|   16|          24|           1|
    |icmp_ln896_fu_791_p2         |      icmp|   0|  0|   19|          31|           1|
    |icmp_ln897_fu_823_p2         |      icmp|   0|  0|   16|          24|           1|
    |icmp_ln908_fu_869_p2         |      icmp|   0|  0|   20|          32|           1|
    |lshr_ln897_fu_811_p2         |      lshr|   0|  0|   67|           2|          24|
    |lshr_ln908_fu_903_p2         |      lshr|   0|  0|  179|          64|          64|
    |a_fu_863_p2                  |        or|   0|  0|    2|           1|           1|
    |or_ln10_fu_524_p2            |        or|   0|  0|   10|          10|           1|
    |or_ln1506_fu_1021_p2         |        or|   0|  0|    2|           1|           1|
    |or_ln30_fu_1096_p2           |        or|   0|  0|    7|           7|           1|
    |m_1_fu_918_p3                |    select|   0|  0|   56|           1|          64|
    |max_idx_1_fu_1285_p3         |    select|   0|  0|   32|           1|          32|
    |select_ln67_fu_1273_p3       |    select|   0|  0|   24|           1|          24|
    |select_ln893_fu_956_p3       |    select|   0|  0|    9|           1|          10|
    |tmp_V_2_fu_731_p3            |    select|   0|  0|   24|           1|          24|
    |shl_ln909_fu_912_p2          |       shl|   0|  0|  179|          64|          64|
    |ap_enable_pp0                |       xor|   0|  0|    2|           1|           2|
    |ap_enable_pp1                |       xor|   0|  0|    2|           1|           2|
    |ap_enable_pp2                |       xor|   0|  0|    2|           1|           2|
    |ap_enable_pp3                |       xor|   0|  0|    2|           1|           2|
    |ap_enable_reg_pp1_iter1      |       xor|   0|  0|    2|           2|           1|
    |xor_ln899_fu_837_p2          |       xor|   0|  0|    2|           1|           2|
    +-----------------------------+----------+----+---+-----+------------+------------+
    |Total                        |          |   0|  0| 1696|        1010|         992|
    +-----------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  65|         12|    1|         12|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2       |  14|          3|    1|          3|
    |ap_enable_reg_pp1_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter3       |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter2       |  14|          3|    1|          3|
    |ap_enable_reg_pp3_iter1       |   9|          2|    1|          2|
    |ap_phi_mux_i_1_phi_fu_415_p4  |   9|          2|    3|          6|
    |empty_24_reg_435              |   9|          2|   24|         48|
    |i_1_reg_411                   |   9|          2|    3|          6|
    |i_reg_365                     |   9|          2|    7|         14|
    |j_1_reg_376                   |   9|          2|    3|          6|
    |j_reg_330                     |   9|          2|    7|         14|
    |k_1_reg_387                   |   9|          2|    7|         14|
    |k_reg_341                     |   9|          2|   10|         20|
    |max_idx_reg_423               |   9|          2|   32|         64|
    |sum_V_10_reg_352              |   9|          2|   24|         48|
    |sum_V_12_reg_398              |   9|          2|   24|         48|
    |temp_output2_0_V_address0     |  20|          4|    3|         12|
    |temp_output2_0_V_d0           |  14|          3|   24|         72|
    |temp_output_0_V_address0      |  26|          5|    7|         35|
    |temp_output_0_V_address1      |  14|          3|    7|         21|
    |temp_output_0_V_d0            |  20|          4|   24|         96|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 331|         69|  217|        552|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln26_reg_1436                  |   3|   0|    3|          0|
    |add_ln65_reg_1511                  |   3|   0|    3|          0|
    |add_ln6_reg_1293                   |   7|   0|    7|          0|
    |add_ln908_reg_1398                 |  32|   0|   32|          0|
    |ap_CS_fsm                          |  11|   0|   11|          0|
    |ap_enable_reg_pp0_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1            |   1|   0|    1|          0|
    |empty_24_reg_435                   |  24|   0|   24|          0|
    |i_1_reg_411                        |   3|   0|    3|          0|
    |i_reg_365                          |   7|   0|    7|          0|
    |icmp_ln10_reg_1313                 |   1|   0|    1|          0|
    |icmp_ln10_reg_1313_pp0_iter1_reg   |   1|   0|    1|          0|
    |icmp_ln1506_1_reg_1428             |   1|   0|    1|          0|
    |icmp_ln1506_reg_1423               |   1|   0|    1|          0|
    |icmp_ln30_reg_1456                 |   1|   0|    1|          0|
    |icmp_ln30_reg_1456_pp2_iter1_reg   |   1|   0|    1|          0|
    |icmp_ln65_reg_1516                 |   1|   0|    1|          0|
    |icmp_ln885_reg_1379                |   1|   0|    1|          0|
    |icmp_ln885_reg_1379_pp1_iter2_reg  |   1|   0|    1|          0|
    |icmp_ln908_reg_1393                |   1|   0|    1|          0|
    |j_1_reg_376                        |   3|   0|    3|          0|
    |j_reg_330                          |   7|   0|    7|          0|
    |k_1_reg_387                        |   7|   0|    7|          0|
    |k_reg_341                          |  10|   0|   10|          0|
    |max_idx_reg_423                    |  32|   0|   32|          0|
    |or_ln10_reg_1332                   |   9|   0|   10|          1|
    |or_ln30_reg_1475                   |   6|   0|    7|          1|
    |p_Result_7_reg_1383                |   1|   0|    1|          0|
    |r_V_6_reg_1501                     |  24|   0|   24|          0|
    |sub_ln909_reg_1403                 |  32|   0|   32|          0|
    |sum_V_10_reg_352                   |  24|   0|   24|          0|
    |sum_V_12_reg_398                   |  24|   0|   24|          0|
    |temp_output_0_V_addr_1_reg_1373    |   7|   0|    7|          0|
    |tmp_14_reg_1491                    |   1|   0|    1|          0|
    |tmp_8_reg_1344                     |   1|   0|    1|          0|
    |tmp_V_2_reg_1388                   |  24|   0|   24|          0|
    |tobool34_i_i_i105_reg_1408         |   1|   0|    1|          0|
    |trunc_ln1192_2_reg_1486            |  43|   0|   43|          0|
    |trunc_ln1192_reg_1339              |  43|   0|   43|          0|
    |trunc_ln893_reg_1413               |  11|   0|   11|          0|
    |zext_ln26_1_reg_1450               |   3|   0|    9|          6|
    |zext_ln26_reg_1445                 |   3|   0|   64|         61|
    |zext_ln6_1_reg_1307                |   7|   0|   16|          9|
    |zext_ln6_reg_1302                  |   7|   0|   64|         57|
    |temp_output_0_V_addr_1_reg_1373    |  64|  32|    7|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 506|  32|  584|        135|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  nn_inference|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  nn_inference|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  nn_inference|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  nn_inference|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  nn_inference|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  nn_inference|  return value|
|ap_return           |  out|   32|  ap_ctrl_hs|  nn_inference|  return value|
|input_img_address0  |  out|   10|   ap_memory|     input_img|         array|
|input_img_ce0       |  out|    1|   ap_memory|     input_img|         array|
|input_img_q0        |   in|   32|   ap_memory|     input_img|         array|
|input_img_address1  |  out|   10|   ap_memory|     input_img|         array|
|input_img_ce1       |  out|    1|   ap_memory|     input_img|         array|
|input_img_q1        |   in|   32|   ap_memory|     input_img|         array|
+--------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 4
  * Pipeline-2: initiation interval (II) = 1, depth = 3
  * Pipeline-3: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 4
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
  Pipeline-1 : II = 1, D = 4, States = { 7 8 9 10 }
  Pipeline-2 : II = 1, D = 3, States = { 13 14 15 }
  Pipeline-3 : II = 1, D = 2, States = { 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 7 
3 --> 4 
4 --> 6 5 
5 --> 3 
6 --> 2 
7 --> 11 8 
8 --> 9 
9 --> 10 
10 --> 7 
11 --> 12 
12 --> 13 17 
13 --> 14 
14 --> 16 15 
15 --> 13 
16 --> 12 
17 --> 18 
18 --> 19 17 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.70>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 21 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_img, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_img"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.35ns)   --->   "%temp_output_0_V = alloca i64 1" [../../FPGA_AI/src/hls/matmul.cpp:82]   --->   Operation 24 'alloca' 'temp_output_0_V' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 80> <RAM>
ST_1 : Operation 25 [1/1] (0.79ns)   --->   "%temp_output2_0_V = alloca i64 1" [../../FPGA_AI/src/hls/matmul.cpp:83]   --->   Operation 25 'alloca' 'temp_output2_0_V' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 5> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr = getelementptr i24 %temp_output_0_V, i64 0, i64 0"   --->   Operation 26 'getelementptr' 'temp_output_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.35ns)   --->   "%store_ln731 = store i24 524288, i7 %temp_output_0_V_addr"   --->   Operation 27 'store' 'store_ln731' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 80> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr = getelementptr i24 %temp_output2_0_V, i64 0, i64 0"   --->   Operation 28 'getelementptr' 'temp_output2_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.79ns)   --->   "%store_ln731 = store i24 524288, i3 %temp_output2_0_V_addr"   --->   Operation 29 'store' 'store_ln731' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 5> <RAM>
ST_1 : Operation 30 [1/1] (0.48ns)   --->   "%br_ln6 = br void" [../../FPGA_AI/src/hls/matmul.cpp:6]   --->   Operation 30 'br' 'br_ln6' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 0.89>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%j = phi i7 %add_ln6, void, i7 0, void %_ZN8ap_fixedILi24ELi5EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit" [../../FPGA_AI/src/hls/matmul.cpp:6]   --->   Operation 31 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.89ns)   --->   "%add_ln6 = add i7 %j, i7 1" [../../FPGA_AI/src/hls/matmul.cpp:6]   --->   Operation 32 'add' 'add_ln6' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.86ns)   --->   "%icmp_ln6 = icmp_eq  i7 %j, i7 80" [../../FPGA_AI/src/hls/matmul.cpp:6]   --->   Operation 33 'icmp' 'icmp_ln6' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 80, i64 80, i64 80"   --->   Operation 34 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln6 = br i1 %icmp_ln6, void %.split11, void %_Z11hwmm_layer1P8ap_fixedILi24ELi5EL9ap_q_mode0EL9ap_o_mode3ELi0EEPA80_KS2_PA80_S2_.exit.preheader" [../../FPGA_AI/src/hls/matmul.cpp:6]   --->   Operation 35 'br' 'br_ln6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln6 = zext i7 %j" [../../FPGA_AI/src/hls/matmul.cpp:6]   --->   Operation 36 'zext' 'zext_ln6' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln6_1 = zext i7 %j" [../../FPGA_AI/src/hls/matmul.cpp:6]   --->   Operation 37 'zext' 'zext_ln6_1' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln6 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../../FPGA_AI/src/hls/matmul.cpp:6]   --->   Operation 38 'specloopname' 'specloopname_ln6' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.48ns)   --->   "%br_ln10 = br void %_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i" [../../FPGA_AI/src/hls/matmul.cpp:10]   --->   Operation 39 'br' 'br_ln10' <Predicate = (!icmp_ln6)> <Delay = 0.48>
ST_2 : Operation 40 [1/1] (0.48ns)   --->   "%br_ln0 = br void %_Z11hwmm_layer1P8ap_fixedILi24ELi5EL9ap_q_mode0EL9ap_o_mode3ELi0EEPA80_KS2_PA80_S2_.exit"   --->   Operation 40 'br' 'br_ln0' <Predicate = (icmp_ln6)> <Delay = 0.48>

State 3 <SV = 2> <Delay = 2.18>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%k = phi i10 %add_ln10, void %_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split, i10 0, void %.split11" [../../FPGA_AI/src/hls/matmul.cpp:10]   --->   Operation 41 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.85ns)   --->   "%icmp_ln10 = icmp_ult  i10 %k, i10 576" [../../FPGA_AI/src/hls/matmul.cpp:10]   --->   Operation 42 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %icmp_ln10, void, void %_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split" [../../FPGA_AI/src/hls/matmul.cpp:10]   --->   Operation 43 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.93ns)   --->   "%add_ln10 = add i10 %k, i10 2" [../../FPGA_AI/src/hls/matmul.cpp:10]   --->   Operation 44 'add' 'add_ln10' <Predicate = (icmp_ln10)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%k_cast14 = zext i10 %k" [../../FPGA_AI/src/hls/matmul.cpp:10]   --->   Operation 45 'zext' 'k_cast14' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %k, i6 0"   --->   Operation 46 'bitconcatenate' 'tmp_2' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %k, i4 0"   --->   Operation 47 'bitconcatenate' 'tmp_3' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i14 %tmp_3"   --->   Operation 48 'zext' 'zext_ln1118' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1118 = add i16 %tmp_2, i16 %zext_ln1118"   --->   Operation 49 'add' 'add_ln1118' <Predicate = (icmp_ln10)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.58> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 50 [1/1] (0.82ns) (root node of TernaryAdder)   --->   "%add_ln1118_1 = add i16 %add_ln1118, i16 %zext_ln6_1"   --->   Operation 50 'add' 'add_ln1118_1' <Predicate = (icmp_ln10)> <Delay = 0.82> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.58> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln1118_1 = zext i16 %add_ln1118_1"   --->   Operation 51 'zext' 'zext_ln1118_1' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%weights_layer1_weights_V_addr = getelementptr i20 %weights_layer1_weights_V, i64 0, i64 %zext_ln1118_1"   --->   Operation 52 'getelementptr' 'weights_layer1_weights_V_addr' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%input_img_addr = getelementptr i32 %input_img, i64 0, i64 %k_cast14"   --->   Operation 53 'getelementptr' 'input_img_addr' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 54 [2/2] (1.35ns)   --->   "%input_img_load = load i10 %input_img_addr"   --->   Operation 54 'load' 'input_img_load' <Predicate = (icmp_ln10)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_3 : Operation 55 [2/2] (1.35ns)   --->   "%weights_layer1_weights_V_load = load i16 %weights_layer1_weights_V_addr"   --->   Operation 55 'load' 'weights_layer1_weights_V_load' <Predicate = (icmp_ln10)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 20> <Depth = 46080> <ROM>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%or_ln10 = or i10 %k, i10 1" [../../FPGA_AI/src/hls/matmul.cpp:10]   --->   Operation 56 'or' 'or_ln10' <Predicate = (icmp_ln10)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.73>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%sum_V_10 = phi i24 %sum_V_4, void %_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split, i24 0, void %.split11"   --->   Operation 57 'phi' 'sum_V_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 58 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%empty_20 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 288, i64 288, i64 288"   --->   Operation 59 'speclooptripcount' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/2] (1.35ns)   --->   "%input_img_load = load i10 %input_img_addr"   --->   Operation 60 'load' 'input_img_load' <Predicate = (icmp_ln10)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%r_V = trunc i32 %input_img_load"   --->   Operation 61 'trunc' 'r_V' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln1115 = sext i24 %r_V"   --->   Operation 62 'sext' 'sext_ln1115' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 63 [1/2] (1.35ns)   --->   "%weights_layer1_weights_V_load = load i16 %weights_layer1_weights_V_addr"   --->   Operation 63 'load' 'weights_layer1_weights_V_load' <Predicate = (icmp_ln10)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 20> <Depth = 46080> <ROM>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i20 %weights_layer1_weights_V_load"   --->   Operation 64 'sext' 'sext_ln1118' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (3.38ns)   --->   "%r_V_1 = mul i44 %sext_ln1118, i44 %sext_ln1115"   --->   Operation 65 'mul' 'r_V_1' <Predicate = (icmp_ln10)> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln1192 = trunc i44 %r_V_1"   --->   Operation 66 'trunc' 'trunc_ln1192' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i44.i32, i44 %r_V_1, i32 18"   --->   Operation 67 'bitselect' 'tmp_8' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln8 = zext i10 %or_ln10" [../../FPGA_AI/src/hls/matmul.cpp:8]   --->   Operation 68 'zext' 'zext_ln8' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %or_ln10, i6 0"   --->   Operation 69 'bitconcatenate' 'tmp_4' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %or_ln10, i4 0"   --->   Operation 70 'bitconcatenate' 'tmp_5' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln1118_2 = zext i14 %tmp_5"   --->   Operation 71 'zext' 'zext_ln1118_2' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1118_2 = add i16 %tmp_4, i16 %zext_ln1118_2"   --->   Operation 72 'add' 'add_ln1118_2' <Predicate = (icmp_ln10)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.58> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 73 [1/1] (0.82ns) (root node of TernaryAdder)   --->   "%add_ln1118_3 = add i16 %add_ln1118_2, i16 %zext_ln6_1"   --->   Operation 73 'add' 'add_ln1118_3' <Predicate = (icmp_ln10)> <Delay = 0.82> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.58> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln1118_3 = zext i16 %add_ln1118_3"   --->   Operation 74 'zext' 'zext_ln1118_3' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%weights_layer1_weights_V_addr_1 = getelementptr i20 %weights_layer1_weights_V, i64 0, i64 %zext_ln1118_3"   --->   Operation 75 'getelementptr' 'weights_layer1_weights_V_addr_1' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%input_img_addr_1 = getelementptr i32 %input_img, i64 0, i64 %zext_ln8"   --->   Operation 76 'getelementptr' 'input_img_addr_1' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 77 [2/2] (1.35ns)   --->   "%input_img_load_1 = load i10 %input_img_addr_1"   --->   Operation 77 'load' 'input_img_load_1' <Predicate = (icmp_ln10)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_4 : Operation 78 [2/2] (1.35ns)   --->   "%weights_layer1_weights_V_load_1 = load i16 %weights_layer1_weights_V_addr_1"   --->   Operation 78 'load' 'weights_layer1_weights_V_load_1' <Predicate = (icmp_ln10)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 20> <Depth = 46080> <ROM>

State 5 <SV = 4> <Delay = 7.09>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [../../FPGA_AI/src/hls/matmul.cpp:8]   --->   Operation 79 'specloopname' 'specloopname_ln8' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%lhs_1 = bitconcatenate i43 @_ssdm_op_BitConcatenate.i43.i24.i19, i24 %sum_V_10, i19 0"   --->   Operation 80 'bitconcatenate' 'lhs_1' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (1.24ns)   --->   "%ret_V = add i43 %lhs_1, i43 %trunc_ln1192"   --->   Operation 81 'add' 'ret_V' <Predicate = (icmp_ln10)> <Delay = 1.24> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%sum_V = partselect i24 @_ssdm_op_PartSelect.i24.i43.i32.i32, i43 %ret_V, i32 19, i32 42"   --->   Operation 82 'partselect' 'sum_V' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln415 = zext i1 %tmp_8"   --->   Operation 83 'zext' 'zext_ln415' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (1.10ns)   --->   "%sum_V_11 = add i24 %zext_ln415, i24 %sum_V"   --->   Operation 84 'add' 'sum_V_11' <Predicate = (icmp_ln10)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/2] (1.35ns)   --->   "%input_img_load_1 = load i10 %input_img_addr_1"   --->   Operation 85 'load' 'input_img_load_1' <Predicate = (icmp_ln10)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%r_V_2 = trunc i32 %input_img_load_1"   --->   Operation 86 'trunc' 'r_V_2' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln1115_1 = sext i24 %r_V_2"   --->   Operation 87 'sext' 'sext_ln1115_1' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 88 [1/2] (1.35ns)   --->   "%weights_layer1_weights_V_load_1 = load i16 %weights_layer1_weights_V_addr_1"   --->   Operation 88 'load' 'weights_layer1_weights_V_load_1' <Predicate = (icmp_ln10)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 20> <Depth = 46080> <ROM>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i20 %weights_layer1_weights_V_load_1"   --->   Operation 89 'sext' 'sext_ln1118_1' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (3.38ns)   --->   "%r_V_3 = mul i44 %sext_ln1118_1, i44 %sext_ln1115_1"   --->   Operation 90 'mul' 'r_V_3' <Predicate = (icmp_ln10)> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%lhs_3 = bitconcatenate i43 @_ssdm_op_BitConcatenate.i43.i24.i19, i24 %sum_V_11, i19 0"   --->   Operation 91 'bitconcatenate' 'lhs_3' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln1192_1 = trunc i44 %r_V_3"   --->   Operation 92 'trunc' 'trunc_ln1192_1' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (1.24ns)   --->   "%ret_V_1 = add i43 %lhs_3, i43 %trunc_ln1192_1"   --->   Operation 93 'add' 'ret_V_1' <Predicate = (icmp_ln10)> <Delay = 1.24> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%sum_V_2 = partselect i24 @_ssdm_op_PartSelect.i24.i43.i32.i32, i43 %ret_V_1, i32 19, i32 42"   --->   Operation 94 'partselect' 'sum_V_2' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i44.i32, i44 %r_V_3, i32 18"   --->   Operation 95 'bitselect' 'tmp_9' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln415_1 = zext i1 %tmp_9"   --->   Operation 96 'zext' 'zext_ln415_1' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (1.10ns)   --->   "%sum_V_4 = add i24 %zext_ln415_1, i24 %sum_V_2"   --->   Operation 97 'add' 'sum_V_4' <Predicate = (icmp_ln10)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i"   --->   Operation 98 'br' 'br_ln0' <Predicate = (icmp_ln10)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 1.35>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_2 = getelementptr i24 %temp_output_0_V, i64 0, i64 %zext_ln6" [../../FPGA_AI/src/hls/matmul.cpp:15]   --->   Operation 99 'getelementptr' 'temp_output_0_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (1.35ns)   --->   "%store_ln15 = store i24 %sum_V_10, i7 %temp_output_0_V_addr_2" [../../FPGA_AI/src/hls/matmul.cpp:15]   --->   Operation 100 'store' 'store_ln15' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 80> <RAM>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 101 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 7 <SV = 2> <Delay = 1.35>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%i = phi i7 %add_ln48, void %_ZNK13ap_fixed_baseILi24ELi5ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEltEd.exit.i.thread, i7 0, void %_Z11hwmm_layer1P8ap_fixedILi24ELi5EL9ap_q_mode0EL9ap_o_mode3ELi0EEPA80_KS2_PA80_S2_.exit.preheader" [../../FPGA_AI/src/hls/matmul.cpp:48]   --->   Operation 102 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.89ns)   --->   "%add_ln48 = add i7 %i, i7 1" [../../FPGA_AI/src/hls/matmul.cpp:48]   --->   Operation 103 'add' 'add_ln48' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 104 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (0.86ns)   --->   "%icmp_ln48 = icmp_eq  i7 %i, i7 80" [../../FPGA_AI/src/hls/matmul.cpp:48]   --->   Operation 105 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%empty_21 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 80, i64 80, i64 80"   --->   Operation 106 'speclooptripcount' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln48 = br i1 %icmp_ln48, void %.split8, void %_Z13hw_act_layer1PA80_8ap_fixedILi24ELi5EL9ap_q_mode0EL9ap_o_mode3ELi0EES4_.exit.preheader" [../../FPGA_AI/src/hls/matmul.cpp:48]   --->   Operation 107 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%i_cast = zext i7 %i" [../../FPGA_AI/src/hls/matmul.cpp:48]   --->   Operation 108 'zext' 'i_cast' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_1 = getelementptr i24 %temp_output_0_V, i64 0, i64 %i_cast"   --->   Operation 109 'getelementptr' 'temp_output_0_V_addr_1' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_7 : Operation 110 [2/2] (1.35ns)   --->   "%p_Val2_2 = load i7 %temp_output_0_V_addr_1"   --->   Operation 110 'load' 'p_Val2_2' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 80> <RAM>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z11hwmm_layer1P8ap_fixedILi24ELi5EL9ap_q_mode0EL9ap_o_mode3ELi0EEPA80_KS2_PA80_S2_.exit"   --->   Operation 111 'br' 'br_ln0' <Predicate = (!icmp_ln48)> <Delay = 0.00>

State 8 <SV = 3> <Delay = 6.72>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%specloopname_ln48 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [../../FPGA_AI/src/hls/matmul.cpp:48]   --->   Operation 112 'specloopname' 'specloopname_ln48' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 113 [1/2] (1.35ns)   --->   "%p_Val2_2 = load i7 %temp_output_0_V_addr_1"   --->   Operation 113 'load' 'p_Val2_2' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 80> <RAM>
ST_8 : Operation 114 [1/1] (0.98ns)   --->   "%icmp_ln885 = icmp_eq  i24 %p_Val2_2, i24 0"   --->   Operation 114 'icmp' 'icmp_ln885' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln885 = br i1 %icmp_ln885, void %_ifconv, void %_ZNK13ap_fixed_baseILi24ELi5ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEltEd.exit.i.thread"   --->   Operation 115 'br' 'br_ln885' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%p_Result_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %p_Val2_2, i32 23"   --->   Operation 116 'bitselect' 'p_Result_7' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (1.10ns)   --->   "%tmp_V = sub i24 0, i24 %p_Val2_2"   --->   Operation 117 'sub' 'tmp_V' <Predicate = (!icmp_ln885)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 118 [1/1] (0.43ns)   --->   "%tmp_V_2 = select i1 %p_Result_7, i24 %tmp_V, i24 %p_Val2_2"   --->   Operation 118 'select' 'tmp_V_2' <Predicate = (!icmp_ln885)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%p_Result_s = partselect i24 @llvm.part.select.i24, i24 %tmp_V_2, i32 23, i32 0"   --->   Operation 119 'partselect' 'p_Result_s' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%p_Result_8 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i24, i8 255, i24 %p_Result_s"   --->   Operation 120 'bitconcatenate' 'p_Result_8' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%l = cttz i32 @llvm.cttz.i32, i32 %p_Result_8, i1 1"   --->   Operation 121 'cttz' 'l' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (1.20ns)   --->   "%sub_ln894 = sub i32 24, i32 %l"   --->   Operation 122 'sub' 'sub_ln894' <Predicate = (!icmp_ln885)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln894 = trunc i32 %sub_ln894"   --->   Operation 123 'trunc' 'trunc_ln894' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (1.20ns)   --->   "%lsb_index = add i32 %sub_ln894, i32 4294967243"   --->   Operation 124 'add' 'lsb_index' <Predicate = (!icmp_ln885)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32 1, i32 31"   --->   Operation 125 'partselect' 'tmp_11' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (1.09ns)   --->   "%icmp_ln896 = icmp_sgt  i31 %tmp_11, i31 0"   --->   Operation 126 'icmp' 'icmp_ln896' <Predicate = (!icmp_ln885)> <Delay = 1.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln897 = trunc i32 %sub_ln894"   --->   Operation 127 'trunc' 'trunc_ln897' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (0.87ns)   --->   "%sub_ln897 = sub i5 14, i5 %trunc_ln897"   --->   Operation 128 'sub' 'sub_ln897' <Predicate = (!icmp_ln885)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897)   --->   "%zext_ln897 = zext i5 %sub_ln897"   --->   Operation 129 'zext' 'zext_ln897' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897)   --->   "%lshr_ln897 = lshr i24 16777215, i24 %zext_ln897"   --->   Operation 130 'lshr' 'lshr_ln897' <Predicate = (!icmp_ln885)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897)   --->   "%p_Result_4 = and i24 %tmp_V_2, i24 %lshr_ln897"   --->   Operation 131 'and' 'p_Result_4' <Predicate = (!icmp_ln885)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 132 [1/1] (0.98ns) (out node of the LUT)   --->   "%icmp_ln897 = icmp_ne  i24 %p_Result_4, i24 0"   --->   Operation 132 'icmp' 'icmp_ln897' <Predicate = (!icmp_ln885)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node tobool34_i_i_i105)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32 31"   --->   Operation 133 'bitselect' 'tmp_12' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_8 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node tobool34_i_i_i105)   --->   "%xor_ln899 = xor i1 %tmp_12, i1 1"   --->   Operation 134 'xor' 'xor_ln899' <Predicate = (!icmp_ln885)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node tobool34_i_i_i105)   --->   "%and_ln896 = and i1 %icmp_ln896, i1 %icmp_ln897"   --->   Operation 135 'and' 'and_ln896' <Predicate = (!icmp_ln885)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 136 [1/1] (1.10ns)   --->   "%add_ln899 = add i24 %trunc_ln894, i24 16777163"   --->   Operation 136 'add' 'add_ln899' <Predicate = (!icmp_ln885)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node tobool34_i_i_i105)   --->   "%p_Result_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i24, i24 %tmp_V_2, i24 %add_ln899"   --->   Operation 137 'bitselect' 'p_Result_3' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_8 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node tobool34_i_i_i105)   --->   "%a = or i1 %p_Result_3, i1 %and_ln896"   --->   Operation 138 'or' 'a' <Predicate = (!icmp_ln885)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 139 [1/1] (1.11ns)   --->   "%icmp_ln908 = icmp_sgt  i32 %lsb_index, i32 0"   --->   Operation 139 'icmp' 'icmp_ln908' <Predicate = (!icmp_ln885)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 140 [1/1] (1.20ns)   --->   "%add_ln908 = add i32 %sub_ln894, i32 4294967242"   --->   Operation 140 'add' 'add_ln908' <Predicate = (!icmp_ln885)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 141 [1/1] (1.20ns)   --->   "%sub_ln909 = sub i32 54, i32 %sub_ln894"   --->   Operation 141 'sub' 'sub_ln909' <Predicate = (!icmp_ln885)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 142 [1/1] (0.33ns) (out node of the LUT)   --->   "%tobool34_i_i_i105 = and i1 %a, i1 %xor_ln899"   --->   Operation 142 'and' 'tobool34_i_i_i105' <Predicate = (!icmp_ln885)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 143 [1/1] (0.00ns)   --->   "%trunc_ln893 = trunc i32 %l"   --->   Operation 143 'trunc' 'trunc_ln893' <Predicate = (!icmp_ln885)> <Delay = 0.00>

State 9 <SV = 4> <Delay = 6.60>
ST_9 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln907 = zext i24 %tmp_V_2"   --->   Operation 144 'zext' 'zext_ln907' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_9 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%zext_ln908 = zext i32 %add_ln908"   --->   Operation 145 'zext' 'zext_ln908' <Predicate = (!icmp_ln885 & icmp_ln908)> <Delay = 0.00>
ST_9 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%lshr_ln908 = lshr i64 %zext_ln907, i64 %zext_ln908"   --->   Operation 146 'lshr' 'lshr_ln908' <Predicate = (!icmp_ln885 & icmp_ln908)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%zext_ln909 = zext i32 %sub_ln909"   --->   Operation 147 'zext' 'zext_ln909' <Predicate = (!icmp_ln885 & !icmp_ln908)> <Delay = 0.00>
ST_9 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%shl_ln909 = shl i64 %zext_ln907, i64 %zext_ln909"   --->   Operation 148 'shl' 'shl_ln909' <Predicate = (!icmp_ln885 & !icmp_ln908)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%m_1 = select i1 %icmp_ln908, i64 %lshr_ln908, i64 %shl_ln909"   --->   Operation 149 'select' 'm_1' <Predicate = (!icmp_ln885)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%zext_ln911 = zext i1 %tobool34_i_i_i105"   --->   Operation 150 'zext' 'zext_ln911' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_9 : Operation 151 [1/1] (1.47ns) (out node of the LUT)   --->   "%m_3 = add i64 %m_1, i64 %zext_ln911"   --->   Operation 151 'add' 'm_3' <Predicate = (!icmp_ln885)> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 152 [1/1] (0.00ns)   --->   "%m = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_3, i32 1, i32 63"   --->   Operation 152 'partselect' 'm' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_9 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln912 = zext i63 %m"   --->   Operation 153 'zext' 'zext_ln912' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_9 : Operation 154 [1/1] (0.00ns)   --->   "%p_Result_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_3, i32 54"   --->   Operation 154 'bitselect' 'p_Result_5' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_9 : Operation 155 [1/1] (0.45ns)   --->   "%select_ln893 = select i1 %p_Result_5, i11 1023, i11 1022"   --->   Operation 155 'select' 'select_ln893' <Predicate = (!icmp_ln885)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 156 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln915 = sub i11 5, i11 %trunc_ln893"   --->   Operation 156 'sub' 'sub_ln915' <Predicate = (!icmp_ln885)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.58> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_9 : Operation 157 [1/1] (1.07ns) (root node of TernaryAdder)   --->   "%add_ln915 = add i11 %sub_ln915, i11 %select_ln893"   --->   Operation 157 'add' 'add_ln915' <Predicate = (!icmp_ln885)> <Delay = 1.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.58> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_9 : Operation 158 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 %p_Result_7, i11 %add_ln915"   --->   Operation 158 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_9 : Operation 159 [1/1] (0.00ns)   --->   "%p_Result_9 = partset i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32, i64 %zext_ln912, i12 %tmp, i32 52, i32 63"   --->   Operation 159 'partset' 'p_Result_9' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_9 : Operation 160 [1/1] (0.00ns)   --->   "%bitcast_ln734 = bitcast i64 %p_Result_9"   --->   Operation 160 'bitcast' 'bitcast_ln734' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_9 : Operation 161 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i52 @_ssdm_op_PartSelect.i52.i64.i32.i32, i64 %m_3, i32 1, i32 52"   --->   Operation 161 'partselect' 'trunc_ln4' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_9 : Operation 162 [1/1] (0.85ns)   --->   "%icmp_ln1506 = icmp_ne  i11 %add_ln915, i11 2047"   --->   Operation 162 'icmp' 'icmp_ln1506' <Predicate = (!icmp_ln885)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 163 [1/1] (1.34ns)   --->   "%icmp_ln1506_1 = icmp_eq  i52 %trunc_ln4, i52 0"   --->   Operation 163 'icmp' 'icmp_ln1506_1' <Predicate = (!icmp_ln885)> <Delay = 1.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 164 [2/2] (3.61ns)   --->   "%tmp_1 = fcmp_olt  i64 %bitcast_ln734, i64 0"   --->   Operation 164 'dcmp' 'tmp_1' <Predicate = (!icmp_ln885)> <Delay = 3.61> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 5> <Delay = 5.29>
ST_10 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node and_ln1506)   --->   "%or_ln1506 = or i1 %icmp_ln1506_1, i1 %icmp_ln1506"   --->   Operation 165 'or' 'or_ln1506' <Predicate = (!icmp_ln885)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 166 [1/2] (3.61ns)   --->   "%tmp_1 = fcmp_olt  i64 %bitcast_ln734, i64 0"   --->   Operation 166 'dcmp' 'tmp_1' <Predicate = (!icmp_ln885)> <Delay = 3.61> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 167 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln1506 = and i1 %or_ln1506, i1 %tmp_1"   --->   Operation 167 'and' 'and_ln1506' <Predicate = (!icmp_ln885)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln50 = br i1 %and_ln1506, void %_ZNK13ap_fixed_baseILi24ELi5ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEltEd.exit.i.thread, void" [../../FPGA_AI/src/hls/matmul.cpp:50]   --->   Operation 168 'br' 'br_ln50' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_10 : Operation 169 [1/1] (1.35ns)   --->   "%store_ln51 = store i24 0, i7 %temp_output_0_V_addr_1" [../../FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 169 'store' 'store_ln51' <Predicate = (!icmp_ln885 & and_ln1506)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 80> <RAM>
ST_10 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln51 = br void %_ZNK13ap_fixed_baseILi24ELi5ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEltEd.exit.i.thread" [../../FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 170 'br' 'br_ln51' <Predicate = (!icmp_ln885 & and_ln1506)> <Delay = 0.00>

State 11 <SV = 3> <Delay = 0.48>
ST_11 : Operation 171 [1/1] (0.48ns)   --->   "%br_ln26 = br void %_Z13hw_act_layer1PA80_8ap_fixedILi24ELi5EL9ap_q_mode0EL9ap_o_mode3ELi0EES4_.exit" [../../FPGA_AI/src/hls/matmul.cpp:26]   --->   Operation 171 'br' 'br_ln26' <Predicate = true> <Delay = 0.48>

State 12 <SV = 4> <Delay = 0.74>
ST_12 : Operation 172 [1/1] (0.00ns)   --->   "%j_1 = phi i3 %add_ln26, void, i3 0, void %_Z13hw_act_layer1PA80_8ap_fixedILi24ELi5EL9ap_q_mode0EL9ap_o_mode3ELi0EES4_.exit.preheader" [../../FPGA_AI/src/hls/matmul.cpp:26]   --->   Operation 172 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 173 [1/1] (0.74ns)   --->   "%add_ln26 = add i3 %j_1, i3 1" [../../FPGA_AI/src/hls/matmul.cpp:26]   --->   Operation 173 'add' 'add_ln26' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 174 [1/1] (0.69ns)   --->   "%icmp_ln26 = icmp_eq  i3 %j_1, i3 5" [../../FPGA_AI/src/hls/matmul.cpp:26]   --->   Operation 174 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 175 [1/1] (0.00ns)   --->   "%empty_22 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5"   --->   Operation 175 'speclooptripcount' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %.split6, void %_Z11hwmm_layer2PA80_8ap_fixedILi24ELi5EL9ap_q_mode0EL9ap_o_mode3ELi0EEPA5_KS2_PA5_S2_.exit.preheader" [../../FPGA_AI/src/hls/matmul.cpp:26]   --->   Operation 176 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i3 %j_1" [../../FPGA_AI/src/hls/matmul.cpp:26]   --->   Operation 177 'zext' 'zext_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_12 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i3 %j_1" [../../FPGA_AI/src/hls/matmul.cpp:26]   --->   Operation 178 'zext' 'zext_ln26_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_12 : Operation 179 [1/1] (0.00ns)   --->   "%specloopname_ln26 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../../FPGA_AI/src/hls/matmul.cpp:26]   --->   Operation 179 'specloopname' 'specloopname_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_12 : Operation 180 [1/1] (0.48ns)   --->   "%br_ln30 = br void %_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61" [../../FPGA_AI/src/hls/matmul.cpp:30]   --->   Operation 180 'br' 'br_ln30' <Predicate = (!icmp_ln26)> <Delay = 0.48>
ST_12 : Operation 181 [1/1] (0.48ns)   --->   "%br_ln0 = br void %_Z11hwmm_layer2PA80_8ap_fixedILi24ELi5EL9ap_q_mode0EL9ap_o_mode3ELi0EEPA5_KS2_PA5_S2_.exit"   --->   Operation 181 'br' 'br_ln0' <Predicate = (icmp_ln26)> <Delay = 0.48>

State 13 <SV = 5> <Delay = 2.52>
ST_13 : Operation 182 [1/1] (0.00ns)   --->   "%k_1 = phi i7 %add_ln30, void %_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61.split, i7 0, void %.split6" [../../FPGA_AI/src/hls/matmul.cpp:30]   --->   Operation 182 'phi' 'k_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 183 [1/1] (0.86ns)   --->   "%icmp_ln30 = icmp_ult  i7 %k_1, i7 80" [../../FPGA_AI/src/hls/matmul.cpp:30]   --->   Operation 183 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 184 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln30, void, void %_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61.split" [../../FPGA_AI/src/hls/matmul.cpp:30]   --->   Operation 184 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 185 [1/1] (0.89ns)   --->   "%add_ln30 = add i7 %k_1, i7 2" [../../FPGA_AI/src/hls/matmul.cpp:30]   --->   Operation 185 'add' 'add_ln30' <Predicate = (icmp_ln30)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 186 [1/1] (0.00ns)   --->   "%k_1_cast16 = zext i7 %k_1" [../../FPGA_AI/src/hls/matmul.cpp:30]   --->   Operation 186 'zext' 'k_1_cast16' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_13 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln1118_4 = zext i7 %k_1"   --->   Operation 187 'zext' 'zext_ln1118_4' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_13 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %k_1, i2 0"   --->   Operation 188 'bitconcatenate' 'tmp_6' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_13 : Operation 189 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1118_4 = add i9 %tmp_6, i9 %zext_ln1118_4"   --->   Operation 189 'add' 'add_ln1118_4' <Predicate = (icmp_ln30)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.58> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_13 : Operation 190 [1/1] (1.17ns) (root node of TernaryAdder)   --->   "%add_ln1118_5 = add i9 %add_ln1118_4, i9 %zext_ln26_1"   --->   Operation 190 'add' 'add_ln1118_5' <Predicate = (icmp_ln30)> <Delay = 1.17> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.58> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_13 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln1118_5 = zext i9 %add_ln1118_5"   --->   Operation 191 'zext' 'zext_ln1118_5' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_13 : Operation 192 [1/1] (0.00ns)   --->   "%weights_layer2_weights_V_addr = getelementptr i21 %weights_layer2_weights_V, i64 0, i64 %zext_ln1118_5"   --->   Operation 192 'getelementptr' 'weights_layer2_weights_V_addr' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_13 : Operation 193 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_3 = getelementptr i24 %temp_output_0_V, i64 0, i64 %k_1_cast16"   --->   Operation 193 'getelementptr' 'temp_output_0_V_addr_3' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_13 : Operation 194 [2/2] (1.35ns)   --->   "%r_V_4 = load i7 %temp_output_0_V_addr_3"   --->   Operation 194 'load' 'r_V_4' <Predicate = (icmp_ln30)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 80> <RAM>
ST_13 : Operation 195 [2/2] (1.35ns)   --->   "%weights_layer2_weights_V_load = load i9 %weights_layer2_weights_V_addr"   --->   Operation 195 'load' 'weights_layer2_weights_V_load' <Predicate = (icmp_ln30)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 400> <ROM>
ST_13 : Operation 196 [1/1] (0.00ns)   --->   "%or_ln30 = or i7 %k_1, i7 1" [../../FPGA_AI/src/hls/matmul.cpp:30]   --->   Operation 196 'or' 'or_ln30' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_13 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i7 %or_ln30" [../../FPGA_AI/src/hls/matmul.cpp:28]   --->   Operation 197 'zext' 'zext_ln28' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_13 : Operation 198 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_4 = getelementptr i24 %temp_output_0_V, i64 0, i64 %zext_ln28"   --->   Operation 198 'getelementptr' 'temp_output_0_V_addr_4' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_13 : Operation 199 [2/2] (1.35ns)   --->   "%r_V_6 = load i7 %temp_output_0_V_addr_4"   --->   Operation 199 'load' 'r_V_6' <Predicate = (icmp_ln30)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 80> <RAM>

State 14 <SV = 6> <Delay = 4.73>
ST_14 : Operation 200 [1/1] (0.00ns)   --->   "%sum_V_12 = phi i24 %sum_V_9, void %_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61.split, i24 0, void %.split6"   --->   Operation 200 'phi' 'sum_V_12' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 201 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 201 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 202 [1/1] (0.00ns)   --->   "%empty_23 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 40, i64 40, i64 40"   --->   Operation 202 'speclooptripcount' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 203 [1/2] (1.35ns)   --->   "%r_V_4 = load i7 %temp_output_0_V_addr_3"   --->   Operation 203 'load' 'r_V_4' <Predicate = (icmp_ln30)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 80> <RAM>
ST_14 : Operation 204 [1/1] (0.00ns)   --->   "%sext_ln1115_2 = sext i24 %r_V_4"   --->   Operation 204 'sext' 'sext_ln1115_2' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_14 : Operation 205 [1/2] (1.35ns)   --->   "%weights_layer2_weights_V_load = load i9 %weights_layer2_weights_V_addr"   --->   Operation 205 'load' 'weights_layer2_weights_V_load' <Predicate = (icmp_ln30)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 400> <ROM>
ST_14 : Operation 206 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i21 %weights_layer2_weights_V_load"   --->   Operation 206 'sext' 'sext_ln1118_2' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_14 : Operation 207 [1/1] (3.38ns)   --->   "%r_V_5 = mul i45 %sext_ln1118_2, i45 %sext_ln1115_2"   --->   Operation 207 'mul' 'r_V_5' <Predicate = (icmp_ln30)> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 208 [1/1] (0.00ns)   --->   "%trunc_ln1192_2 = trunc i45 %r_V_5"   --->   Operation 208 'trunc' 'trunc_ln1192_2' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_14 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i45.i32, i45 %r_V_5, i32 18"   --->   Operation 209 'bitselect' 'tmp_14' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_14 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln1118_6 = zext i7 %or_ln30"   --->   Operation 210 'zext' 'zext_ln1118_6' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_14 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %or_ln30, i2 0"   --->   Operation 211 'bitconcatenate' 'tmp_7' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_14 : Operation 212 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1118_6 = add i9 %tmp_7, i9 %zext_ln1118_6"   --->   Operation 212 'add' 'add_ln1118_6' <Predicate = (icmp_ln30)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.58> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_14 : Operation 213 [1/1] (1.17ns) (root node of TernaryAdder)   --->   "%add_ln1118_7 = add i9 %add_ln1118_6, i9 %zext_ln26_1"   --->   Operation 213 'add' 'add_ln1118_7' <Predicate = (icmp_ln30)> <Delay = 1.17> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.58> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_14 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln1118_7 = zext i9 %add_ln1118_7"   --->   Operation 214 'zext' 'zext_ln1118_7' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_14 : Operation 215 [1/1] (0.00ns)   --->   "%weights_layer2_weights_V_addr_1 = getelementptr i21 %weights_layer2_weights_V, i64 0, i64 %zext_ln1118_7"   --->   Operation 215 'getelementptr' 'weights_layer2_weights_V_addr_1' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_14 : Operation 216 [1/2] (1.35ns)   --->   "%r_V_6 = load i7 %temp_output_0_V_addr_4"   --->   Operation 216 'load' 'r_V_6' <Predicate = (icmp_ln30)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 80> <RAM>
ST_14 : Operation 217 [2/2] (1.35ns)   --->   "%weights_layer2_weights_V_load_1 = load i9 %weights_layer2_weights_V_addr_1"   --->   Operation 217 'load' 'weights_layer2_weights_V_load_1' <Predicate = (icmp_ln30)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 400> <ROM>

State 15 <SV = 7> <Delay = 7.09>
ST_15 : Operation 218 [1/1] (0.00ns)   --->   "%specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [../../FPGA_AI/src/hls/matmul.cpp:28]   --->   Operation 218 'specloopname' 'specloopname_ln28' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_15 : Operation 219 [1/1] (0.00ns)   --->   "%lhs_5 = bitconcatenate i43 @_ssdm_op_BitConcatenate.i43.i24.i19, i24 %sum_V_12, i19 0"   --->   Operation 219 'bitconcatenate' 'lhs_5' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_15 : Operation 220 [1/1] (1.24ns)   --->   "%ret_V_2 = add i43 %lhs_5, i43 %trunc_ln1192_2"   --->   Operation 220 'add' 'ret_V_2' <Predicate = (icmp_ln30)> <Delay = 1.24> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 221 [1/1] (0.00ns)   --->   "%sum_V_5 = partselect i24 @_ssdm_op_PartSelect.i24.i43.i32.i32, i43 %ret_V_2, i32 19, i32 42"   --->   Operation 221 'partselect' 'sum_V_5' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_15 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln415_2 = zext i1 %tmp_14"   --->   Operation 222 'zext' 'zext_ln415_2' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_15 : Operation 223 [1/1] (1.10ns)   --->   "%sum_V_13 = add i24 %zext_ln415_2, i24 %sum_V_5"   --->   Operation 223 'add' 'sum_V_13' <Predicate = (icmp_ln30)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 224 [1/1] (0.00ns)   --->   "%sext_ln1115_3 = sext i24 %r_V_6"   --->   Operation 224 'sext' 'sext_ln1115_3' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_15 : Operation 225 [1/2] (1.35ns)   --->   "%weights_layer2_weights_V_load_1 = load i9 %weights_layer2_weights_V_addr_1"   --->   Operation 225 'load' 'weights_layer2_weights_V_load_1' <Predicate = (icmp_ln30)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 400> <ROM>
ST_15 : Operation 226 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i21 %weights_layer2_weights_V_load_1"   --->   Operation 226 'sext' 'sext_ln1118_3' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_15 : Operation 227 [1/1] (3.38ns)   --->   "%r_V_7 = mul i45 %sext_ln1118_3, i45 %sext_ln1115_3"   --->   Operation 227 'mul' 'r_V_7' <Predicate = (icmp_ln30)> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 228 [1/1] (0.00ns)   --->   "%lhs_7 = bitconcatenate i43 @_ssdm_op_BitConcatenate.i43.i24.i19, i24 %sum_V_13, i19 0"   --->   Operation 228 'bitconcatenate' 'lhs_7' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_15 : Operation 229 [1/1] (0.00ns)   --->   "%trunc_ln1192_3 = trunc i45 %r_V_7"   --->   Operation 229 'trunc' 'trunc_ln1192_3' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_15 : Operation 230 [1/1] (1.24ns)   --->   "%ret_V_3 = add i43 %lhs_7, i43 %trunc_ln1192_3"   --->   Operation 230 'add' 'ret_V_3' <Predicate = (icmp_ln30)> <Delay = 1.24> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 231 [1/1] (0.00ns)   --->   "%sum_V_7 = partselect i24 @_ssdm_op_PartSelect.i24.i43.i32.i32, i43 %ret_V_3, i32 19, i32 42"   --->   Operation 231 'partselect' 'sum_V_7' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_15 : Operation 232 [1/1] (0.00ns)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i45.i32, i45 %r_V_7, i32 18"   --->   Operation 232 'bitselect' 'tmp_15' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_15 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln415_3 = zext i1 %tmp_15"   --->   Operation 233 'zext' 'zext_ln415_3' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_15 : Operation 234 [1/1] (1.10ns)   --->   "%sum_V_9 = add i24 %zext_ln415_3, i24 %sum_V_7"   --->   Operation 234 'add' 'sum_V_9' <Predicate = (icmp_ln30)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 235 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61"   --->   Operation 235 'br' 'br_ln0' <Predicate = (icmp_ln30)> <Delay = 0.00>

State 16 <SV = 7> <Delay = 0.79>
ST_16 : Operation 236 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_2 = getelementptr i24 %temp_output2_0_V, i64 0, i64 %zext_ln26" [../../FPGA_AI/src/hls/matmul.cpp:34]   --->   Operation 236 'getelementptr' 'temp_output2_0_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 237 [1/1] (0.79ns)   --->   "%store_ln34 = store i24 %sum_V_12, i3 %temp_output2_0_V_addr_2" [../../FPGA_AI/src/hls/matmul.cpp:34]   --->   Operation 237 'store' 'store_ln34' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 5> <RAM>
ST_16 : Operation 238 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z13hw_act_layer1PA80_8ap_fixedILi24ELi5EL9ap_q_mode0EL9ap_o_mode3ELi0EES4_.exit"   --->   Operation 238 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 17 <SV = 5> <Delay = 0.79>
ST_17 : Operation 239 [1/1] (0.00ns)   --->   "%i_1 = phi i3 %add_ln65, void %.split, i3 0, void %_Z11hwmm_layer2PA80_8ap_fixedILi24ELi5EL9ap_q_mode0EL9ap_o_mode3ELi0EEPA5_KS2_PA5_S2_.exit.preheader" [../../FPGA_AI/src/hls/matmul.cpp:67]   --->   Operation 239 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 240 [1/1] (0.74ns)   --->   "%add_ln65 = add i3 %i_1, i3 1" [../../FPGA_AI/src/hls/matmul.cpp:65]   --->   Operation 240 'add' 'add_ln65' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 241 [1/1] (0.69ns)   --->   "%icmp_ln65 = icmp_eq  i3 %i_1, i3 5" [../../FPGA_AI/src/hls/matmul.cpp:65]   --->   Operation 241 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 242 [1/1] (0.00ns)   --->   "%br_ln65 = br i1 %icmp_ln65, void %.split, void %_Z13hw_act_layer2PA5_8ap_fixedILi24ELi5EL9ap_q_mode0EL9ap_o_mode3ELi0EERi.exit" [../../FPGA_AI/src/hls/matmul.cpp:65]   --->   Operation 242 'br' 'br_ln65' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 243 [1/1] (0.00ns)   --->   "%trunc_ln67_cast = zext i3 %i_1" [../../FPGA_AI/src/hls/matmul.cpp:67]   --->   Operation 243 'zext' 'trunc_ln67_cast' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_17 : Operation 244 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_1 = getelementptr i24 %temp_output2_0_V, i64 0, i64 %trunc_ln67_cast"   --->   Operation 244 'getelementptr' 'temp_output2_0_V_addr_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_17 : Operation 245 [2/2] (0.79ns)   --->   "%temp_output2_0_V_load = load i3 %temp_output2_0_V_addr_1"   --->   Operation 245 'load' 'temp_output2_0_V_load' <Predicate = (!icmp_ln65)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 5> <RAM>

State 18 <SV = 6> <Delay = 2.30>
ST_18 : Operation 246 [1/1] (0.00ns)   --->   "%max_idx = phi i32 %max_idx_1, void %.split, i32 4294967295, void %_Z11hwmm_layer2PA80_8ap_fixedILi24ELi5EL9ap_q_mode0EL9ap_o_mode3ELi0EEPA5_KS2_PA5_S2_.exit.preheader"   --->   Operation 246 'phi' 'max_idx' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 247 [1/1] (0.00ns)   --->   "%empty_24 = phi i24 %select_ln67, void %.split, i24 12635341, void %_Z11hwmm_layer2PA80_8ap_fixedILi24ELi5EL9ap_q_mode0EL9ap_o_mode3ELi0EEPA5_KS2_PA5_S2_.exit.preheader" [../../FPGA_AI/src/hls/matmul.cpp:67]   --->   Operation 247 'phi' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 248 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 248 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 249 [1/1] (0.00ns)   --->   "%empty_25 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5"   --->   Operation 249 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 250 [1/1] (0.00ns)   --->   "%specloopname_ln63 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [../../FPGA_AI/src/hls/matmul.cpp:63]   --->   Operation 250 'specloopname' 'specloopname_ln63' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_18 : Operation 251 [1/2] (0.79ns)   --->   "%temp_output2_0_V_load = load i3 %temp_output2_0_V_addr_1"   --->   Operation 251 'load' 'temp_output2_0_V_load' <Predicate = (!icmp_ln65)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 5> <RAM>
ST_18 : Operation 252 [1/1] (0.98ns)   --->   "%icmp_ln1494 = icmp_sgt  i24 %temp_output2_0_V_load, i24 %empty_24"   --->   Operation 252 'icmp' 'icmp_ln1494' <Predicate = (!icmp_ln65)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 253 [1/1] (0.43ns)   --->   "%select_ln67 = select i1 %icmp_ln1494, i24 %temp_output2_0_V_load, i24 %empty_24" [../../FPGA_AI/src/hls/matmul.cpp:67]   --->   Operation 253 'select' 'select_ln67' <Predicate = (!icmp_ln65)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln67 = zext i3 %i_1" [../../FPGA_AI/src/hls/matmul.cpp:67]   --->   Operation 254 'zext' 'zext_ln67' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_18 : Operation 255 [1/1] (0.52ns)   --->   "%max_idx_1 = select i1 %icmp_ln1494, i32 %zext_ln67, i32 %max_idx" [../../FPGA_AI/src/hls/matmul.cpp:67]   --->   Operation 255 'select' 'max_idx_1' <Predicate = (!icmp_ln65)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 256 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z11hwmm_layer2PA80_8ap_fixedILi24ELi5EL9ap_q_mode0EL9ap_o_mode3ELi0EEPA5_KS2_PA5_S2_.exit"   --->   Operation 256 'br' 'br_ln0' <Predicate = (!icmp_ln65)> <Delay = 0.00>

State 19 <SV = 7> <Delay = 0.00>
ST_19 : Operation 257 [1/1] (0.00ns)   --->   "%ret_ln91 = ret i32 %max_idx" [../../FPGA_AI/src/hls/matmul.cpp:91]   --->   Operation 257 'ret' 'ret_ln91' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_img]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ weights_layer1_weights_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ weights_layer2_weights_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0                 (specbitsmap      ) [ 00000000000000000000]
spectopmodule_ln0               (spectopmodule    ) [ 00000000000000000000]
specinterface_ln0               (specinterface    ) [ 00000000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 00000000000000000000]
temp_output_0_V                 (alloca           ) [ 00111111111111111000]
temp_output2_0_V                (alloca           ) [ 00111111111111111110]
temp_output_0_V_addr            (getelementptr    ) [ 00000000000000000000]
store_ln731                     (store            ) [ 00000000000000000000]
temp_output2_0_V_addr           (getelementptr    ) [ 00000000000000000000]
store_ln731                     (store            ) [ 00000000000000000000]
br_ln6                          (br               ) [ 01111110000000000000]
j                               (phi              ) [ 00100000000000000000]
add_ln6                         (add              ) [ 01111110000000000000]
icmp_ln6                        (icmp             ) [ 00111111111000000000]
empty                           (speclooptripcount) [ 00000000000000000000]
br_ln6                          (br               ) [ 00000000000000000000]
zext_ln6                        (zext             ) [ 00011110000000000000]
zext_ln6_1                      (zext             ) [ 00011100000000000000]
specloopname_ln6                (specloopname     ) [ 00000000000000000000]
br_ln10                         (br               ) [ 00111110000000000000]
br_ln0                          (br               ) [ 00111111111000000000]
k                               (phi              ) [ 00010000000000000000]
icmp_ln10                       (icmp             ) [ 00111110000000000000]
br_ln10                         (br               ) [ 00000000000000000000]
add_ln10                        (add              ) [ 00111110000000000000]
k_cast14                        (zext             ) [ 00000000000000000000]
tmp_2                           (bitconcatenate   ) [ 00000000000000000000]
tmp_3                           (bitconcatenate   ) [ 00000000000000000000]
zext_ln1118                     (zext             ) [ 00000000000000000000]
add_ln1118                      (add              ) [ 00000000000000000000]
add_ln1118_1                    (add              ) [ 00000000000000000000]
zext_ln1118_1                   (zext             ) [ 00000000000000000000]
weights_layer1_weights_V_addr   (getelementptr    ) [ 00011000000000000000]
input_img_addr                  (getelementptr    ) [ 00011000000000000000]
or_ln10                         (or               ) [ 00011000000000000000]
sum_V_10                        (phi              ) [ 00011110000000000000]
specpipeline_ln0                (specpipeline     ) [ 00000000000000000000]
empty_20                        (speclooptripcount) [ 00000000000000000000]
input_img_load                  (load             ) [ 00000000000000000000]
r_V                             (trunc            ) [ 00000000000000000000]
sext_ln1115                     (sext             ) [ 00000000000000000000]
weights_layer1_weights_V_load   (load             ) [ 00000000000000000000]
sext_ln1118                     (sext             ) [ 00000000000000000000]
r_V_1                           (mul              ) [ 00000000000000000000]
trunc_ln1192                    (trunc            ) [ 00010100000000000000]
tmp_8                           (bitselect        ) [ 00010100000000000000]
zext_ln8                        (zext             ) [ 00000000000000000000]
tmp_4                           (bitconcatenate   ) [ 00000000000000000000]
tmp_5                           (bitconcatenate   ) [ 00000000000000000000]
zext_ln1118_2                   (zext             ) [ 00000000000000000000]
add_ln1118_2                    (add              ) [ 00000000000000000000]
add_ln1118_3                    (add              ) [ 00000000000000000000]
zext_ln1118_3                   (zext             ) [ 00000000000000000000]
weights_layer1_weights_V_addr_1 (getelementptr    ) [ 00010100000000000000]
input_img_addr_1                (getelementptr    ) [ 00010100000000000000]
specloopname_ln8                (specloopname     ) [ 00000000000000000000]
lhs_1                           (bitconcatenate   ) [ 00000000000000000000]
ret_V                           (add              ) [ 00000000000000000000]
sum_V                           (partselect       ) [ 00000000000000000000]
zext_ln415                      (zext             ) [ 00000000000000000000]
sum_V_11                        (add              ) [ 00000000000000000000]
input_img_load_1                (load             ) [ 00000000000000000000]
r_V_2                           (trunc            ) [ 00000000000000000000]
sext_ln1115_1                   (sext             ) [ 00000000000000000000]
weights_layer1_weights_V_load_1 (load             ) [ 00000000000000000000]
sext_ln1118_1                   (sext             ) [ 00000000000000000000]
r_V_3                           (mul              ) [ 00000000000000000000]
lhs_3                           (bitconcatenate   ) [ 00000000000000000000]
trunc_ln1192_1                  (trunc            ) [ 00000000000000000000]
ret_V_1                         (add              ) [ 00000000000000000000]
sum_V_2                         (partselect       ) [ 00000000000000000000]
tmp_9                           (bitselect        ) [ 00000000000000000000]
zext_ln415_1                    (zext             ) [ 00000000000000000000]
sum_V_4                         (add              ) [ 00111110000000000000]
br_ln0                          (br               ) [ 00111110000000000000]
temp_output_0_V_addr_2          (getelementptr    ) [ 00000000000000000000]
store_ln15                      (store            ) [ 00000000000000000000]
br_ln0                          (br               ) [ 01111110000000000000]
i                               (phi              ) [ 00000001111000000000]
add_ln48                        (add              ) [ 00100001111000000000]
specpipeline_ln0                (specpipeline     ) [ 00000000000000000000]
icmp_ln48                       (icmp             ) [ 00000001111000000000]
empty_21                        (speclooptripcount) [ 00000000000000000000]
br_ln48                         (br               ) [ 00000000000000000000]
i_cast                          (zext             ) [ 00000000000000000000]
temp_output_0_V_addr_1          (getelementptr    ) [ 00000001111000000000]
br_ln0                          (br               ) [ 00100001111000000000]
specloopname_ln48               (specloopname     ) [ 00000000000000000000]
p_Val2_2                        (load             ) [ 00000000000000000000]
icmp_ln885                      (icmp             ) [ 00000001111000000000]
br_ln885                        (br               ) [ 00000000000000000000]
p_Result_7                      (bitselect        ) [ 00000001010000000000]
tmp_V                           (sub              ) [ 00000000000000000000]
tmp_V_2                         (select           ) [ 00000001010000000000]
p_Result_s                      (partselect       ) [ 00000000000000000000]
p_Result_8                      (bitconcatenate   ) [ 00000000000000000000]
l                               (cttz             ) [ 00000000000000000000]
sub_ln894                       (sub              ) [ 00000000000000000000]
trunc_ln894                     (trunc            ) [ 00000000000000000000]
lsb_index                       (add              ) [ 00000000000000000000]
tmp_11                          (partselect       ) [ 00000000000000000000]
icmp_ln896                      (icmp             ) [ 00000000000000000000]
trunc_ln897                     (trunc            ) [ 00000000000000000000]
sub_ln897                       (sub              ) [ 00000000000000000000]
zext_ln897                      (zext             ) [ 00000000000000000000]
lshr_ln897                      (lshr             ) [ 00000000000000000000]
p_Result_4                      (and              ) [ 00000000000000000000]
icmp_ln897                      (icmp             ) [ 00000000000000000000]
tmp_12                          (bitselect        ) [ 00000000000000000000]
xor_ln899                       (xor              ) [ 00000000000000000000]
and_ln896                       (and              ) [ 00000000000000000000]
add_ln899                       (add              ) [ 00000000000000000000]
p_Result_3                      (bitselect        ) [ 00000000000000000000]
a                               (or               ) [ 00000000000000000000]
icmp_ln908                      (icmp             ) [ 00000001010000000000]
add_ln908                       (add              ) [ 00000001010000000000]
sub_ln909                       (sub              ) [ 00000001010000000000]
tobool34_i_i_i105               (and              ) [ 00000001010000000000]
trunc_ln893                     (trunc            ) [ 00000001010000000000]
zext_ln907                      (zext             ) [ 00000000000000000000]
zext_ln908                      (zext             ) [ 00000000000000000000]
lshr_ln908                      (lshr             ) [ 00000000000000000000]
zext_ln909                      (zext             ) [ 00000000000000000000]
shl_ln909                       (shl              ) [ 00000000000000000000]
m_1                             (select           ) [ 00000000000000000000]
zext_ln911                      (zext             ) [ 00000000000000000000]
m_3                             (add              ) [ 00000000000000000000]
m                               (partselect       ) [ 00000000000000000000]
zext_ln912                      (zext             ) [ 00000000000000000000]
p_Result_5                      (bitselect        ) [ 00000000000000000000]
select_ln893                    (select           ) [ 00000000000000000000]
sub_ln915                       (sub              ) [ 00000000000000000000]
add_ln915                       (add              ) [ 00000000000000000000]
tmp                             (bitconcatenate   ) [ 00000000000000000000]
p_Result_9                      (partset          ) [ 00000000000000000000]
bitcast_ln734                   (bitcast          ) [ 00000001001000000000]
trunc_ln4                       (partselect       ) [ 00000000000000000000]
icmp_ln1506                     (icmp             ) [ 00000001001000000000]
icmp_ln1506_1                   (icmp             ) [ 00000001001000000000]
or_ln1506                       (or               ) [ 00000000000000000000]
tmp_1                           (dcmp             ) [ 00000000000000000000]
and_ln1506                      (and              ) [ 00000001111000000000]
br_ln50                         (br               ) [ 00000000000000000000]
store_ln51                      (store            ) [ 00000000000000000000]
br_ln51                         (br               ) [ 00000000000000000000]
br_ln26                         (br               ) [ 00000000000111111000]
j_1                             (phi              ) [ 00000000000010000000]
add_ln26                        (add              ) [ 00000000000111111000]
icmp_ln26                       (icmp             ) [ 00000000000011111110]
empty_22                        (speclooptripcount) [ 00000000000000000000]
br_ln26                         (br               ) [ 00000000000000000000]
zext_ln26                       (zext             ) [ 00000000000001111000]
zext_ln26_1                     (zext             ) [ 00000000000001110000]
specloopname_ln26               (specloopname     ) [ 00000000000000000000]
br_ln30                         (br               ) [ 00000000000011111000]
br_ln0                          (br               ) [ 00000000000011111110]
k_1                             (phi              ) [ 00000000000001000000]
icmp_ln30                       (icmp             ) [ 00000000000011111000]
br_ln30                         (br               ) [ 00000000000000000000]
add_ln30                        (add              ) [ 00000000000011111000]
k_1_cast16                      (zext             ) [ 00000000000000000000]
zext_ln1118_4                   (zext             ) [ 00000000000000000000]
tmp_6                           (bitconcatenate   ) [ 00000000000000000000]
add_ln1118_4                    (add              ) [ 00000000000000000000]
add_ln1118_5                    (add              ) [ 00000000000000000000]
zext_ln1118_5                   (zext             ) [ 00000000000000000000]
weights_layer2_weights_V_addr   (getelementptr    ) [ 00000000000001100000]
temp_output_0_V_addr_3          (getelementptr    ) [ 00000000000001100000]
or_ln30                         (or               ) [ 00000000000001100000]
zext_ln28                       (zext             ) [ 00000000000000000000]
temp_output_0_V_addr_4          (getelementptr    ) [ 00000000000001100000]
sum_V_12                        (phi              ) [ 00000000000001111000]
specpipeline_ln0                (specpipeline     ) [ 00000000000000000000]
empty_23                        (speclooptripcount) [ 00000000000000000000]
r_V_4                           (load             ) [ 00000000000000000000]
sext_ln1115_2                   (sext             ) [ 00000000000000000000]
weights_layer2_weights_V_load   (load             ) [ 00000000000000000000]
sext_ln1118_2                   (sext             ) [ 00000000000000000000]
r_V_5                           (mul              ) [ 00000000000000000000]
trunc_ln1192_2                  (trunc            ) [ 00000000000001010000]
tmp_14                          (bitselect        ) [ 00000000000001010000]
zext_ln1118_6                   (zext             ) [ 00000000000000000000]
tmp_7                           (bitconcatenate   ) [ 00000000000000000000]
add_ln1118_6                    (add              ) [ 00000000000000000000]
add_ln1118_7                    (add              ) [ 00000000000000000000]
zext_ln1118_7                   (zext             ) [ 00000000000000000000]
weights_layer2_weights_V_addr_1 (getelementptr    ) [ 00000000000001010000]
r_V_6                           (load             ) [ 00000000000001010000]
specloopname_ln28               (specloopname     ) [ 00000000000000000000]
lhs_5                           (bitconcatenate   ) [ 00000000000000000000]
ret_V_2                         (add              ) [ 00000000000000000000]
sum_V_5                         (partselect       ) [ 00000000000000000000]
zext_ln415_2                    (zext             ) [ 00000000000000000000]
sum_V_13                        (add              ) [ 00000000000000000000]
sext_ln1115_3                   (sext             ) [ 00000000000000000000]
weights_layer2_weights_V_load_1 (load             ) [ 00000000000000000000]
sext_ln1118_3                   (sext             ) [ 00000000000000000000]
r_V_7                           (mul              ) [ 00000000000000000000]
lhs_7                           (bitconcatenate   ) [ 00000000000000000000]
trunc_ln1192_3                  (trunc            ) [ 00000000000000000000]
ret_V_3                         (add              ) [ 00000000000000000000]
sum_V_7                         (partselect       ) [ 00000000000000000000]
tmp_15                          (bitselect        ) [ 00000000000000000000]
zext_ln415_3                    (zext             ) [ 00000000000000000000]
sum_V_9                         (add              ) [ 00000000000011111000]
br_ln0                          (br               ) [ 00000000000011111000]
temp_output2_0_V_addr_2         (getelementptr    ) [ 00000000000000000000]
store_ln34                      (store            ) [ 00000000000000000000]
br_ln0                          (br               ) [ 00000000000111111000]
i_1                             (phi              ) [ 00000000000000000110]
add_ln65                        (add              ) [ 00000000000010000110]
icmp_ln65                       (icmp             ) [ 00000000000000000110]
br_ln65                         (br               ) [ 00000000000000000000]
trunc_ln67_cast                 (zext             ) [ 00000000000000000000]
temp_output2_0_V_addr_1         (getelementptr    ) [ 00000000000000000110]
max_idx                         (phi              ) [ 00000000000000000111]
empty_24                        (phi              ) [ 00000000000000000110]
specpipeline_ln0                (specpipeline     ) [ 00000000000000000000]
empty_25                        (speclooptripcount) [ 00000000000000000000]
specloopname_ln63               (specloopname     ) [ 00000000000000000000]
temp_output2_0_V_load           (load             ) [ 00000000000000000000]
icmp_ln1494                     (icmp             ) [ 00000000000000000000]
select_ln67                     (select           ) [ 00000000000010000110]
zext_ln67                       (zext             ) [ 00000000000000000000]
max_idx_1                       (select           ) [ 00000000000010000110]
br_ln0                          (br               ) [ 00000000000010000110]
ret_ln91                        (ret              ) [ 00000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_img">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_img"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weights_layer1_weights_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_layer1_weights_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weights_layer2_weights_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_layer2_weights_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i10.i6"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i10.i4"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i44.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i43.i24.i19"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i43.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i24"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i8.i24"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i24"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i1.i11"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i64.i64.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i52.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i7.i2"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i45.i32"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1004" name="temp_output_0_V_alloca_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_output_0_V/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="temp_output2_0_V_alloca_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_output2_0_V/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="temp_output_0_V_addr_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="24" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="1" slack="0"/>
<pin id="182" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_output_0_V_addr/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_access_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="7" slack="0"/>
<pin id="188" dir="0" index="1" bw="24" slack="0"/>
<pin id="189" dir="0" index="2" bw="0" slack="0"/>
<pin id="271" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="272" dir="0" index="5" bw="24" slack="2147483647"/>
<pin id="273" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="3" bw="24" slack="1"/>
<pin id="274" dir="1" index="7" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln731/1 store_ln15/6 p_Val2_2/7 store_ln51/10 r_V_4/13 r_V_6/13 "/>
</bind>
</comp>

<comp id="193" class="1004" name="temp_output2_0_V_addr_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="24" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="1" slack="0"/>
<pin id="197" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_output2_0_V_addr/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="grp_access_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="3" slack="0"/>
<pin id="203" dir="0" index="1" bw="24" slack="0"/>
<pin id="204" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln731/1 store_ln34/16 temp_output2_0_V_load/17 "/>
</bind>
</comp>

<comp id="208" class="1004" name="weights_layer1_weights_V_addr_gep_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="20" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="0" index="2" bw="16" slack="0"/>
<pin id="212" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_layer1_weights_V_addr/3 "/>
</bind>
</comp>

<comp id="215" class="1004" name="input_img_addr_gep_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="0" index="2" bw="10" slack="0"/>
<pin id="219" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_img_addr/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_access_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="10" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="225" dir="0" index="2" bw="0" slack="0"/>
<pin id="227" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="228" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="229" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="3" bw="32" slack="0"/>
<pin id="230" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_img_load/3 input_img_load_1/4 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_access_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="16" slack="0"/>
<pin id="234" dir="0" index="1" bw="20" slack="2147483647"/>
<pin id="235" dir="0" index="2" bw="0" slack="0"/>
<pin id="237" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="238" dir="0" index="5" bw="20" slack="2147483647"/>
<pin id="239" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="3" bw="20" slack="0"/>
<pin id="240" dir="1" index="7" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights_layer1_weights_V_load/3 weights_layer1_weights_V_load_1/4 "/>
</bind>
</comp>

<comp id="242" class="1004" name="weights_layer1_weights_V_addr_1_gep_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="20" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="16" slack="0"/>
<pin id="246" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_layer1_weights_V_addr_1/4 "/>
</bind>
</comp>

<comp id="249" class="1004" name="input_img_addr_1_gep_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="0" index="2" bw="10" slack="0"/>
<pin id="253" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_img_addr_1/4 "/>
</bind>
</comp>

<comp id="258" class="1004" name="temp_output_0_V_addr_2_gep_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="0" index="2" bw="7" slack="3"/>
<pin id="262" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_output_0_V_addr_2/6 "/>
</bind>
</comp>

<comp id="265" class="1004" name="temp_output_0_V_addr_1_gep_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="0" index="2" bw="7" slack="0"/>
<pin id="269" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_output_0_V_addr_1/7 "/>
</bind>
</comp>

<comp id="277" class="1004" name="weights_layer2_weights_V_addr_gep_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="21" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="0" index="2" bw="9" slack="0"/>
<pin id="281" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_layer2_weights_V_addr/13 "/>
</bind>
</comp>

<comp id="284" class="1004" name="temp_output_0_V_addr_3_gep_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="0" index="2" bw="7" slack="0"/>
<pin id="288" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_output_0_V_addr_3/13 "/>
</bind>
</comp>

<comp id="291" class="1004" name="grp_access_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="9" slack="0"/>
<pin id="293" dir="0" index="1" bw="21" slack="2147483647"/>
<pin id="294" dir="0" index="2" bw="0" slack="0"/>
<pin id="296" dir="0" index="4" bw="9" slack="2147483647"/>
<pin id="297" dir="0" index="5" bw="21" slack="2147483647"/>
<pin id="298" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="295" dir="1" index="3" bw="21" slack="0"/>
<pin id="299" dir="1" index="7" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights_layer2_weights_V_load/13 weights_layer2_weights_V_load_1/14 "/>
</bind>
</comp>

<comp id="301" class="1004" name="temp_output_0_V_addr_4_gep_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="0" index="2" bw="7" slack="0"/>
<pin id="305" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_output_0_V_addr_4/13 "/>
</bind>
</comp>

<comp id="308" class="1004" name="weights_layer2_weights_V_addr_1_gep_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="21" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="0" index="2" bw="9" slack="0"/>
<pin id="312" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_layer2_weights_V_addr_1/14 "/>
</bind>
</comp>

<comp id="316" class="1004" name="temp_output2_0_V_addr_2_gep_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="0" index="2" bw="3" slack="3"/>
<pin id="320" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_output2_0_V_addr_2/16 "/>
</bind>
</comp>

<comp id="323" class="1004" name="temp_output2_0_V_addr_1_gep_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="0" index="2" bw="3" slack="0"/>
<pin id="327" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_output2_0_V_addr_1/17 "/>
</bind>
</comp>

<comp id="330" class="1005" name="j_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="7" slack="1"/>
<pin id="332" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="334" class="1004" name="j_phi_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="7" slack="0"/>
<pin id="336" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="337" dir="0" index="2" bw="1" slack="1"/>
<pin id="338" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="339" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="341" class="1005" name="k_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="10" slack="1"/>
<pin id="343" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="345" class="1004" name="k_phi_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="10" slack="0"/>
<pin id="347" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="348" dir="0" index="2" bw="1" slack="1"/>
<pin id="349" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="350" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/3 "/>
</bind>
</comp>

<comp id="352" class="1005" name="sum_V_10_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="24" slack="1"/>
<pin id="354" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sum_V_10 (phireg) "/>
</bind>
</comp>

<comp id="357" class="1004" name="sum_V_10_phi_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="24" slack="1"/>
<pin id="359" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="360" dir="0" index="2" bw="1" slack="2"/>
<pin id="361" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="362" dir="1" index="4" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_V_10/4 "/>
</bind>
</comp>

<comp id="365" class="1005" name="i_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="7" slack="1"/>
<pin id="367" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="369" class="1004" name="i_phi_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="7" slack="0"/>
<pin id="371" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="372" dir="0" index="2" bw="1" slack="1"/>
<pin id="373" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="374" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/7 "/>
</bind>
</comp>

<comp id="376" class="1005" name="j_1_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="3" slack="1"/>
<pin id="378" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j_1 (phireg) "/>
</bind>
</comp>

<comp id="380" class="1004" name="j_1_phi_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="3" slack="0"/>
<pin id="382" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="383" dir="0" index="2" bw="1" slack="1"/>
<pin id="384" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="385" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1/12 "/>
</bind>
</comp>

<comp id="387" class="1005" name="k_1_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="7" slack="1"/>
<pin id="389" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="k_1 (phireg) "/>
</bind>
</comp>

<comp id="391" class="1004" name="k_1_phi_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="7" slack="0"/>
<pin id="393" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="394" dir="0" index="2" bw="1" slack="1"/>
<pin id="395" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="396" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_1/13 "/>
</bind>
</comp>

<comp id="398" class="1005" name="sum_V_12_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="24" slack="1"/>
<pin id="400" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sum_V_12 (phireg) "/>
</bind>
</comp>

<comp id="403" class="1004" name="sum_V_12_phi_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="24" slack="1"/>
<pin id="405" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="406" dir="0" index="2" bw="1" slack="2"/>
<pin id="407" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="408" dir="1" index="4" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_V_12/14 "/>
</bind>
</comp>

<comp id="411" class="1005" name="i_1_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="3" slack="1"/>
<pin id="413" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="415" class="1004" name="i_1_phi_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="3" slack="0"/>
<pin id="417" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="418" dir="0" index="2" bw="1" slack="1"/>
<pin id="419" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="420" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/17 "/>
</bind>
</comp>

<comp id="423" class="1005" name="max_idx_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="1"/>
<pin id="425" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="max_idx (phireg) "/>
</bind>
</comp>

<comp id="427" class="1004" name="max_idx_phi_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="0"/>
<pin id="429" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="430" dir="0" index="2" bw="1" slack="2"/>
<pin id="431" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="432" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_idx/18 "/>
</bind>
</comp>

<comp id="435" class="1005" name="empty_24_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="24" slack="2"/>
<pin id="437" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="empty_24 (phireg) "/>
</bind>
</comp>

<comp id="439" class="1004" name="empty_24_phi_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="24" slack="0"/>
<pin id="441" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="442" dir="0" index="2" bw="23" slack="2"/>
<pin id="443" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="444" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_24/18 "/>
</bind>
</comp>

<comp id="446" class="1004" name="grp_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="64" slack="0"/>
<pin id="448" dir="0" index="1" bw="64" slack="0"/>
<pin id="449" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_1/9 "/>
</bind>
</comp>

<comp id="451" class="1004" name="add_ln6_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="7" slack="0"/>
<pin id="453" dir="0" index="1" bw="1" slack="0"/>
<pin id="454" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln6/2 "/>
</bind>
</comp>

<comp id="457" class="1004" name="icmp_ln6_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="7" slack="0"/>
<pin id="459" dir="0" index="1" bw="7" slack="0"/>
<pin id="460" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln6/2 "/>
</bind>
</comp>

<comp id="463" class="1004" name="zext_ln6_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="7" slack="0"/>
<pin id="465" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln6/2 "/>
</bind>
</comp>

<comp id="467" class="1004" name="zext_ln6_1_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="7" slack="0"/>
<pin id="469" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln6_1/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="icmp_ln10_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="10" slack="0"/>
<pin id="473" dir="0" index="1" bw="10" slack="0"/>
<pin id="474" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/3 "/>
</bind>
</comp>

<comp id="477" class="1004" name="add_ln10_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="10" slack="0"/>
<pin id="479" dir="0" index="1" bw="3" slack="0"/>
<pin id="480" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10/3 "/>
</bind>
</comp>

<comp id="483" class="1004" name="k_cast14_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="10" slack="0"/>
<pin id="485" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k_cast14/3 "/>
</bind>
</comp>

<comp id="488" class="1004" name="tmp_2_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="16" slack="0"/>
<pin id="490" dir="0" index="1" bw="10" slack="0"/>
<pin id="491" dir="0" index="2" bw="1" slack="0"/>
<pin id="492" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="496" class="1004" name="tmp_3_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="14" slack="0"/>
<pin id="498" dir="0" index="1" bw="10" slack="0"/>
<pin id="499" dir="0" index="2" bw="1" slack="0"/>
<pin id="500" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="504" class="1004" name="zext_ln1118_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="14" slack="0"/>
<pin id="506" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118/3 "/>
</bind>
</comp>

<comp id="508" class="1004" name="add_ln1118_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="16" slack="0"/>
<pin id="510" dir="0" index="1" bw="14" slack="0"/>
<pin id="511" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1118/3 "/>
</bind>
</comp>

<comp id="514" class="1004" name="add_ln1118_1_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="16" slack="0"/>
<pin id="516" dir="0" index="1" bw="7" slack="1"/>
<pin id="517" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1118_1/3 "/>
</bind>
</comp>

<comp id="519" class="1004" name="zext_ln1118_1_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="16" slack="0"/>
<pin id="521" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_1/3 "/>
</bind>
</comp>

<comp id="524" class="1004" name="or_ln10_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="10" slack="0"/>
<pin id="526" dir="0" index="1" bw="10" slack="0"/>
<pin id="527" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln10/3 "/>
</bind>
</comp>

<comp id="530" class="1004" name="r_V_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="32" slack="0"/>
<pin id="532" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="r_V/4 "/>
</bind>
</comp>

<comp id="534" class="1004" name="sext_ln1115_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="24" slack="0"/>
<pin id="536" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1115/4 "/>
</bind>
</comp>

<comp id="538" class="1004" name="sext_ln1118_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="20" slack="0"/>
<pin id="540" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/4 "/>
</bind>
</comp>

<comp id="542" class="1004" name="r_V_1_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="20" slack="0"/>
<pin id="544" dir="0" index="1" bw="24" slack="0"/>
<pin id="545" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_1/4 "/>
</bind>
</comp>

<comp id="548" class="1004" name="trunc_ln1192_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="44" slack="0"/>
<pin id="550" dir="1" index="1" bw="43" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1192/4 "/>
</bind>
</comp>

<comp id="552" class="1004" name="tmp_8_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="0"/>
<pin id="554" dir="0" index="1" bw="44" slack="0"/>
<pin id="555" dir="0" index="2" bw="6" slack="0"/>
<pin id="556" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="560" class="1004" name="zext_ln8_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="10" slack="1"/>
<pin id="562" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln8/4 "/>
</bind>
</comp>

<comp id="564" class="1004" name="tmp_4_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="16" slack="0"/>
<pin id="566" dir="0" index="1" bw="10" slack="1"/>
<pin id="567" dir="0" index="2" bw="1" slack="0"/>
<pin id="568" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="571" class="1004" name="tmp_5_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="14" slack="0"/>
<pin id="573" dir="0" index="1" bw="10" slack="1"/>
<pin id="574" dir="0" index="2" bw="1" slack="0"/>
<pin id="575" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="578" class="1004" name="zext_ln1118_2_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="14" slack="0"/>
<pin id="580" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_2/4 "/>
</bind>
</comp>

<comp id="582" class="1004" name="add_ln1118_2_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="16" slack="0"/>
<pin id="584" dir="0" index="1" bw="14" slack="0"/>
<pin id="585" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1118_2/4 "/>
</bind>
</comp>

<comp id="588" class="1004" name="add_ln1118_3_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="16" slack="0"/>
<pin id="590" dir="0" index="1" bw="7" slack="2"/>
<pin id="591" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1118_3/4 "/>
</bind>
</comp>

<comp id="593" class="1004" name="zext_ln1118_3_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="16" slack="0"/>
<pin id="595" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_3/4 "/>
</bind>
</comp>

<comp id="598" class="1004" name="lhs_1_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="43" slack="0"/>
<pin id="600" dir="0" index="1" bw="24" slack="1"/>
<pin id="601" dir="0" index="2" bw="1" slack="0"/>
<pin id="602" dir="1" index="3" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_1/5 "/>
</bind>
</comp>

<comp id="606" class="1004" name="ret_V_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="43" slack="0"/>
<pin id="608" dir="0" index="1" bw="43" slack="1"/>
<pin id="609" dir="1" index="2" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/5 "/>
</bind>
</comp>

<comp id="611" class="1004" name="sum_V_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="24" slack="0"/>
<pin id="613" dir="0" index="1" bw="43" slack="0"/>
<pin id="614" dir="0" index="2" bw="6" slack="0"/>
<pin id="615" dir="0" index="3" bw="7" slack="0"/>
<pin id="616" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="sum_V/5 "/>
</bind>
</comp>

<comp id="621" class="1004" name="zext_ln415_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="1" slack="1"/>
<pin id="623" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415/5 "/>
</bind>
</comp>

<comp id="624" class="1004" name="sum_V_11_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="1" slack="0"/>
<pin id="626" dir="0" index="1" bw="24" slack="0"/>
<pin id="627" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_V_11/5 "/>
</bind>
</comp>

<comp id="630" class="1004" name="r_V_2_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="32" slack="0"/>
<pin id="632" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="r_V_2/5 "/>
</bind>
</comp>

<comp id="634" class="1004" name="sext_ln1115_1_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="24" slack="0"/>
<pin id="636" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1115_1/5 "/>
</bind>
</comp>

<comp id="638" class="1004" name="sext_ln1118_1_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="20" slack="0"/>
<pin id="640" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1/5 "/>
</bind>
</comp>

<comp id="642" class="1004" name="r_V_3_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="20" slack="0"/>
<pin id="644" dir="0" index="1" bw="24" slack="0"/>
<pin id="645" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_3/5 "/>
</bind>
</comp>

<comp id="648" class="1004" name="lhs_3_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="43" slack="0"/>
<pin id="650" dir="0" index="1" bw="24" slack="0"/>
<pin id="651" dir="0" index="2" bw="1" slack="0"/>
<pin id="652" dir="1" index="3" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_3/5 "/>
</bind>
</comp>

<comp id="656" class="1004" name="trunc_ln1192_1_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="44" slack="0"/>
<pin id="658" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1192_1/5 "/>
</bind>
</comp>

<comp id="660" class="1004" name="ret_V_1_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="43" slack="0"/>
<pin id="662" dir="0" index="1" bw="43" slack="0"/>
<pin id="663" dir="1" index="2" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_1/5 "/>
</bind>
</comp>

<comp id="666" class="1004" name="sum_V_2_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="24" slack="0"/>
<pin id="668" dir="0" index="1" bw="43" slack="0"/>
<pin id="669" dir="0" index="2" bw="6" slack="0"/>
<pin id="670" dir="0" index="3" bw="7" slack="0"/>
<pin id="671" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="sum_V_2/5 "/>
</bind>
</comp>

<comp id="676" class="1004" name="tmp_9_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="1" slack="0"/>
<pin id="678" dir="0" index="1" bw="44" slack="0"/>
<pin id="679" dir="0" index="2" bw="6" slack="0"/>
<pin id="680" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="684" class="1004" name="zext_ln415_1_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="1" slack="0"/>
<pin id="686" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415_1/5 "/>
</bind>
</comp>

<comp id="688" class="1004" name="sum_V_4_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="1" slack="0"/>
<pin id="690" dir="0" index="1" bw="24" slack="0"/>
<pin id="691" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_V_4/5 "/>
</bind>
</comp>

<comp id="694" class="1004" name="add_ln48_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="7" slack="0"/>
<pin id="696" dir="0" index="1" bw="1" slack="0"/>
<pin id="697" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48/7 "/>
</bind>
</comp>

<comp id="700" class="1004" name="icmp_ln48_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="7" slack="0"/>
<pin id="702" dir="0" index="1" bw="7" slack="0"/>
<pin id="703" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln48/7 "/>
</bind>
</comp>

<comp id="706" class="1004" name="i_cast_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="7" slack="0"/>
<pin id="708" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/7 "/>
</bind>
</comp>

<comp id="711" class="1004" name="icmp_ln885_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="24" slack="0"/>
<pin id="713" dir="0" index="1" bw="24" slack="0"/>
<pin id="714" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln885/8 "/>
</bind>
</comp>

<comp id="717" class="1004" name="p_Result_7_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="1" slack="0"/>
<pin id="719" dir="0" index="1" bw="24" slack="0"/>
<pin id="720" dir="0" index="2" bw="6" slack="0"/>
<pin id="721" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_7/8 "/>
</bind>
</comp>

<comp id="725" class="1004" name="tmp_V_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="1" slack="0"/>
<pin id="727" dir="0" index="1" bw="24" slack="0"/>
<pin id="728" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_V/8 "/>
</bind>
</comp>

<comp id="731" class="1004" name="tmp_V_2_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="1" slack="0"/>
<pin id="733" dir="0" index="1" bw="24" slack="0"/>
<pin id="734" dir="0" index="2" bw="24" slack="0"/>
<pin id="735" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_2/8 "/>
</bind>
</comp>

<comp id="739" class="1004" name="p_Result_s_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="24" slack="0"/>
<pin id="741" dir="0" index="1" bw="24" slack="0"/>
<pin id="742" dir="0" index="2" bw="6" slack="0"/>
<pin id="743" dir="0" index="3" bw="1" slack="0"/>
<pin id="744" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/8 "/>
</bind>
</comp>

<comp id="749" class="1004" name="p_Result_8_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="32" slack="0"/>
<pin id="751" dir="0" index="1" bw="1" slack="0"/>
<pin id="752" dir="0" index="2" bw="24" slack="0"/>
<pin id="753" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_8/8 "/>
</bind>
</comp>

<comp id="757" class="1004" name="l_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="32" slack="0"/>
<pin id="759" dir="0" index="1" bw="32" slack="0"/>
<pin id="760" dir="0" index="2" bw="1" slack="0"/>
<pin id="761" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="l/8 "/>
</bind>
</comp>

<comp id="765" class="1004" name="sub_ln894_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="6" slack="0"/>
<pin id="767" dir="0" index="1" bw="32" slack="0"/>
<pin id="768" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln894/8 "/>
</bind>
</comp>

<comp id="771" class="1004" name="trunc_ln894_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="32" slack="0"/>
<pin id="773" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln894/8 "/>
</bind>
</comp>

<comp id="775" class="1004" name="lsb_index_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="32" slack="0"/>
<pin id="777" dir="0" index="1" bw="7" slack="0"/>
<pin id="778" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lsb_index/8 "/>
</bind>
</comp>

<comp id="781" class="1004" name="tmp_11_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="31" slack="0"/>
<pin id="783" dir="0" index="1" bw="32" slack="0"/>
<pin id="784" dir="0" index="2" bw="1" slack="0"/>
<pin id="785" dir="0" index="3" bw="6" slack="0"/>
<pin id="786" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/8 "/>
</bind>
</comp>

<comp id="791" class="1004" name="icmp_ln896_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="31" slack="0"/>
<pin id="793" dir="0" index="1" bw="31" slack="0"/>
<pin id="794" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln896/8 "/>
</bind>
</comp>

<comp id="797" class="1004" name="trunc_ln897_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="32" slack="0"/>
<pin id="799" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln897/8 "/>
</bind>
</comp>

<comp id="801" class="1004" name="sub_ln897_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="5" slack="0"/>
<pin id="803" dir="0" index="1" bw="5" slack="0"/>
<pin id="804" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln897/8 "/>
</bind>
</comp>

<comp id="807" class="1004" name="zext_ln897_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="5" slack="0"/>
<pin id="809" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln897/8 "/>
</bind>
</comp>

<comp id="811" class="1004" name="lshr_ln897_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="1" slack="0"/>
<pin id="813" dir="0" index="1" bw="5" slack="0"/>
<pin id="814" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln897/8 "/>
</bind>
</comp>

<comp id="817" class="1004" name="p_Result_4_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="24" slack="0"/>
<pin id="819" dir="0" index="1" bw="24" slack="0"/>
<pin id="820" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_4/8 "/>
</bind>
</comp>

<comp id="823" class="1004" name="icmp_ln897_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="24" slack="0"/>
<pin id="825" dir="0" index="1" bw="24" slack="0"/>
<pin id="826" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln897/8 "/>
</bind>
</comp>

<comp id="829" class="1004" name="tmp_12_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="1" slack="0"/>
<pin id="831" dir="0" index="1" bw="32" slack="0"/>
<pin id="832" dir="0" index="2" bw="6" slack="0"/>
<pin id="833" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/8 "/>
</bind>
</comp>

<comp id="837" class="1004" name="xor_ln899_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="1" slack="0"/>
<pin id="839" dir="0" index="1" bw="1" slack="0"/>
<pin id="840" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln899/8 "/>
</bind>
</comp>

<comp id="843" class="1004" name="and_ln896_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="1" slack="0"/>
<pin id="845" dir="0" index="1" bw="1" slack="0"/>
<pin id="846" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln896/8 "/>
</bind>
</comp>

<comp id="849" class="1004" name="add_ln899_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="24" slack="0"/>
<pin id="851" dir="0" index="1" bw="7" slack="0"/>
<pin id="852" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln899/8 "/>
</bind>
</comp>

<comp id="855" class="1004" name="p_Result_3_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="1" slack="0"/>
<pin id="857" dir="0" index="1" bw="24" slack="0"/>
<pin id="858" dir="0" index="2" bw="24" slack="0"/>
<pin id="859" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_3/8 "/>
</bind>
</comp>

<comp id="863" class="1004" name="a_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="1" slack="0"/>
<pin id="865" dir="0" index="1" bw="1" slack="0"/>
<pin id="866" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="a/8 "/>
</bind>
</comp>

<comp id="869" class="1004" name="icmp_ln908_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="32" slack="0"/>
<pin id="871" dir="0" index="1" bw="32" slack="0"/>
<pin id="872" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln908/8 "/>
</bind>
</comp>

<comp id="875" class="1004" name="add_ln908_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="32" slack="0"/>
<pin id="877" dir="0" index="1" bw="7" slack="0"/>
<pin id="878" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln908/8 "/>
</bind>
</comp>

<comp id="881" class="1004" name="sub_ln909_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="7" slack="0"/>
<pin id="883" dir="0" index="1" bw="32" slack="0"/>
<pin id="884" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln909/8 "/>
</bind>
</comp>

<comp id="887" class="1004" name="tobool34_i_i_i105_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="1" slack="0"/>
<pin id="889" dir="0" index="1" bw="1" slack="0"/>
<pin id="890" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tobool34_i_i_i105/8 "/>
</bind>
</comp>

<comp id="893" class="1004" name="trunc_ln893_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="32" slack="0"/>
<pin id="895" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln893/8 "/>
</bind>
</comp>

<comp id="897" class="1004" name="zext_ln907_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="24" slack="1"/>
<pin id="899" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln907/9 "/>
</bind>
</comp>

<comp id="900" class="1004" name="zext_ln908_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="32" slack="1"/>
<pin id="902" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln908/9 "/>
</bind>
</comp>

<comp id="903" class="1004" name="lshr_ln908_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="24" slack="0"/>
<pin id="905" dir="0" index="1" bw="32" slack="0"/>
<pin id="906" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln908/9 "/>
</bind>
</comp>

<comp id="909" class="1004" name="zext_ln909_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="32" slack="1"/>
<pin id="911" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln909/9 "/>
</bind>
</comp>

<comp id="912" class="1004" name="shl_ln909_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="24" slack="0"/>
<pin id="914" dir="0" index="1" bw="32" slack="0"/>
<pin id="915" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln909/9 "/>
</bind>
</comp>

<comp id="918" class="1004" name="m_1_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="1" slack="1"/>
<pin id="920" dir="0" index="1" bw="64" slack="0"/>
<pin id="921" dir="0" index="2" bw="64" slack="0"/>
<pin id="922" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_1/9 "/>
</bind>
</comp>

<comp id="925" class="1004" name="zext_ln911_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="1" slack="1"/>
<pin id="927" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln911/9 "/>
</bind>
</comp>

<comp id="928" class="1004" name="m_3_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="64" slack="0"/>
<pin id="930" dir="0" index="1" bw="1" slack="0"/>
<pin id="931" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_3/9 "/>
</bind>
</comp>

<comp id="934" class="1004" name="m_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="63" slack="0"/>
<pin id="936" dir="0" index="1" bw="64" slack="0"/>
<pin id="937" dir="0" index="2" bw="1" slack="0"/>
<pin id="938" dir="0" index="3" bw="7" slack="0"/>
<pin id="939" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m/9 "/>
</bind>
</comp>

<comp id="944" class="1004" name="zext_ln912_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="63" slack="0"/>
<pin id="946" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln912/9 "/>
</bind>
</comp>

<comp id="948" class="1004" name="p_Result_5_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="1" slack="0"/>
<pin id="950" dir="0" index="1" bw="64" slack="0"/>
<pin id="951" dir="0" index="2" bw="7" slack="0"/>
<pin id="952" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_5/9 "/>
</bind>
</comp>

<comp id="956" class="1004" name="select_ln893_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="1" slack="0"/>
<pin id="958" dir="0" index="1" bw="11" slack="0"/>
<pin id="959" dir="0" index="2" bw="11" slack="0"/>
<pin id="960" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln893/9 "/>
</bind>
</comp>

<comp id="964" class="1004" name="sub_ln915_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="4" slack="0"/>
<pin id="966" dir="0" index="1" bw="11" slack="1"/>
<pin id="967" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln915/9 "/>
</bind>
</comp>

<comp id="969" class="1004" name="add_ln915_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="11" slack="0"/>
<pin id="971" dir="0" index="1" bw="11" slack="0"/>
<pin id="972" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln915/9 "/>
</bind>
</comp>

<comp id="975" class="1004" name="tmp_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="12" slack="0"/>
<pin id="977" dir="0" index="1" bw="1" slack="1"/>
<pin id="978" dir="0" index="2" bw="11" slack="0"/>
<pin id="979" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/9 "/>
</bind>
</comp>

<comp id="982" class="1004" name="p_Result_9_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="64" slack="0"/>
<pin id="984" dir="0" index="1" bw="63" slack="0"/>
<pin id="985" dir="0" index="2" bw="12" slack="0"/>
<pin id="986" dir="0" index="3" bw="7" slack="0"/>
<pin id="987" dir="0" index="4" bw="7" slack="0"/>
<pin id="988" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_9/9 "/>
</bind>
</comp>

<comp id="994" class="1004" name="bitcast_ln734_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="64" slack="0"/>
<pin id="996" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln734/9 "/>
</bind>
</comp>

<comp id="999" class="1004" name="trunc_ln4_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="52" slack="0"/>
<pin id="1001" dir="0" index="1" bw="64" slack="0"/>
<pin id="1002" dir="0" index="2" bw="1" slack="0"/>
<pin id="1003" dir="0" index="3" bw="7" slack="0"/>
<pin id="1004" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/9 "/>
</bind>
</comp>

<comp id="1009" class="1004" name="icmp_ln1506_fu_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="11" slack="0"/>
<pin id="1011" dir="0" index="1" bw="11" slack="0"/>
<pin id="1012" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1506/9 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="icmp_ln1506_1_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="52" slack="0"/>
<pin id="1017" dir="0" index="1" bw="52" slack="0"/>
<pin id="1018" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1506_1/9 "/>
</bind>
</comp>

<comp id="1021" class="1004" name="or_ln1506_fu_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="1" slack="1"/>
<pin id="1023" dir="0" index="1" bw="1" slack="1"/>
<pin id="1024" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1506/10 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="and_ln1506_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="1" slack="0"/>
<pin id="1027" dir="0" index="1" bw="1" slack="0"/>
<pin id="1028" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1506/10 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="add_ln26_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="3" slack="0"/>
<pin id="1033" dir="0" index="1" bw="1" slack="0"/>
<pin id="1034" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/12 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="icmp_ln26_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="3" slack="0"/>
<pin id="1039" dir="0" index="1" bw="3" slack="0"/>
<pin id="1040" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/12 "/>
</bind>
</comp>

<comp id="1043" class="1004" name="zext_ln26_fu_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="3" slack="0"/>
<pin id="1045" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/12 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="zext_ln26_1_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="3" slack="0"/>
<pin id="1049" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_1/12 "/>
</bind>
</comp>

<comp id="1051" class="1004" name="icmp_ln30_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="7" slack="0"/>
<pin id="1053" dir="0" index="1" bw="7" slack="0"/>
<pin id="1054" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/13 "/>
</bind>
</comp>

<comp id="1057" class="1004" name="add_ln30_fu_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="7" slack="0"/>
<pin id="1059" dir="0" index="1" bw="3" slack="0"/>
<pin id="1060" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/13 "/>
</bind>
</comp>

<comp id="1063" class="1004" name="k_1_cast16_fu_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="7" slack="0"/>
<pin id="1065" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k_1_cast16/13 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="zext_ln1118_4_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="7" slack="0"/>
<pin id="1070" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_4/13 "/>
</bind>
</comp>

<comp id="1072" class="1004" name="tmp_6_fu_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="9" slack="0"/>
<pin id="1074" dir="0" index="1" bw="7" slack="0"/>
<pin id="1075" dir="0" index="2" bw="1" slack="0"/>
<pin id="1076" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/13 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="add_ln1118_4_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="9" slack="0"/>
<pin id="1082" dir="0" index="1" bw="7" slack="0"/>
<pin id="1083" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1118_4/13 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="add_ln1118_5_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="9" slack="0"/>
<pin id="1088" dir="0" index="1" bw="3" slack="1"/>
<pin id="1089" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1118_5/13 "/>
</bind>
</comp>

<comp id="1091" class="1004" name="zext_ln1118_5_fu_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="9" slack="0"/>
<pin id="1093" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_5/13 "/>
</bind>
</comp>

<comp id="1096" class="1004" name="or_ln30_fu_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="7" slack="0"/>
<pin id="1098" dir="0" index="1" bw="7" slack="0"/>
<pin id="1099" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln30/13 "/>
</bind>
</comp>

<comp id="1102" class="1004" name="zext_ln28_fu_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="7" slack="0"/>
<pin id="1104" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/13 "/>
</bind>
</comp>

<comp id="1107" class="1004" name="sext_ln1115_2_fu_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="24" slack="0"/>
<pin id="1109" dir="1" index="1" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1115_2/14 "/>
</bind>
</comp>

<comp id="1111" class="1004" name="sext_ln1118_2_fu_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="21" slack="0"/>
<pin id="1113" dir="1" index="1" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_2/14 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="r_V_5_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="21" slack="0"/>
<pin id="1117" dir="0" index="1" bw="24" slack="0"/>
<pin id="1118" dir="1" index="2" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_5/14 "/>
</bind>
</comp>

<comp id="1121" class="1004" name="trunc_ln1192_2_fu_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="45" slack="0"/>
<pin id="1123" dir="1" index="1" bw="43" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1192_2/14 "/>
</bind>
</comp>

<comp id="1125" class="1004" name="tmp_14_fu_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="1" slack="0"/>
<pin id="1127" dir="0" index="1" bw="45" slack="0"/>
<pin id="1128" dir="0" index="2" bw="6" slack="0"/>
<pin id="1129" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_14/14 "/>
</bind>
</comp>

<comp id="1133" class="1004" name="zext_ln1118_6_fu_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="7" slack="1"/>
<pin id="1135" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_6/14 "/>
</bind>
</comp>

<comp id="1136" class="1004" name="tmp_7_fu_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="9" slack="0"/>
<pin id="1138" dir="0" index="1" bw="7" slack="1"/>
<pin id="1139" dir="0" index="2" bw="1" slack="0"/>
<pin id="1140" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/14 "/>
</bind>
</comp>

<comp id="1143" class="1004" name="add_ln1118_6_fu_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="9" slack="0"/>
<pin id="1145" dir="0" index="1" bw="7" slack="0"/>
<pin id="1146" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1118_6/14 "/>
</bind>
</comp>

<comp id="1149" class="1004" name="add_ln1118_7_fu_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="9" slack="0"/>
<pin id="1151" dir="0" index="1" bw="3" slack="2"/>
<pin id="1152" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1118_7/14 "/>
</bind>
</comp>

<comp id="1154" class="1004" name="zext_ln1118_7_fu_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="9" slack="0"/>
<pin id="1156" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_7/14 "/>
</bind>
</comp>

<comp id="1159" class="1004" name="lhs_5_fu_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="43" slack="0"/>
<pin id="1161" dir="0" index="1" bw="24" slack="1"/>
<pin id="1162" dir="0" index="2" bw="1" slack="0"/>
<pin id="1163" dir="1" index="3" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_5/15 "/>
</bind>
</comp>

<comp id="1167" class="1004" name="ret_V_2_fu_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="43" slack="0"/>
<pin id="1169" dir="0" index="1" bw="43" slack="1"/>
<pin id="1170" dir="1" index="2" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_2/15 "/>
</bind>
</comp>

<comp id="1172" class="1004" name="sum_V_5_fu_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="24" slack="0"/>
<pin id="1174" dir="0" index="1" bw="43" slack="0"/>
<pin id="1175" dir="0" index="2" bw="6" slack="0"/>
<pin id="1176" dir="0" index="3" bw="7" slack="0"/>
<pin id="1177" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="sum_V_5/15 "/>
</bind>
</comp>

<comp id="1182" class="1004" name="zext_ln415_2_fu_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="1" slack="1"/>
<pin id="1184" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415_2/15 "/>
</bind>
</comp>

<comp id="1185" class="1004" name="sum_V_13_fu_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="1" slack="0"/>
<pin id="1187" dir="0" index="1" bw="24" slack="0"/>
<pin id="1188" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_V_13/15 "/>
</bind>
</comp>

<comp id="1191" class="1004" name="sext_ln1115_3_fu_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="24" slack="1"/>
<pin id="1193" dir="1" index="1" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1115_3/15 "/>
</bind>
</comp>

<comp id="1194" class="1004" name="sext_ln1118_3_fu_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="21" slack="0"/>
<pin id="1196" dir="1" index="1" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_3/15 "/>
</bind>
</comp>

<comp id="1198" class="1004" name="r_V_7_fu_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="21" slack="0"/>
<pin id="1200" dir="0" index="1" bw="24" slack="0"/>
<pin id="1201" dir="1" index="2" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_7/15 "/>
</bind>
</comp>

<comp id="1204" class="1004" name="lhs_7_fu_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="43" slack="0"/>
<pin id="1206" dir="0" index="1" bw="24" slack="0"/>
<pin id="1207" dir="0" index="2" bw="1" slack="0"/>
<pin id="1208" dir="1" index="3" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_7/15 "/>
</bind>
</comp>

<comp id="1212" class="1004" name="trunc_ln1192_3_fu_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="45" slack="0"/>
<pin id="1214" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1192_3/15 "/>
</bind>
</comp>

<comp id="1216" class="1004" name="ret_V_3_fu_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="43" slack="0"/>
<pin id="1218" dir="0" index="1" bw="43" slack="0"/>
<pin id="1219" dir="1" index="2" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_3/15 "/>
</bind>
</comp>

<comp id="1222" class="1004" name="sum_V_7_fu_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="24" slack="0"/>
<pin id="1224" dir="0" index="1" bw="43" slack="0"/>
<pin id="1225" dir="0" index="2" bw="6" slack="0"/>
<pin id="1226" dir="0" index="3" bw="7" slack="0"/>
<pin id="1227" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="sum_V_7/15 "/>
</bind>
</comp>

<comp id="1232" class="1004" name="tmp_15_fu_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="1" slack="0"/>
<pin id="1234" dir="0" index="1" bw="45" slack="0"/>
<pin id="1235" dir="0" index="2" bw="6" slack="0"/>
<pin id="1236" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_15/15 "/>
</bind>
</comp>

<comp id="1240" class="1004" name="zext_ln415_3_fu_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="1" slack="0"/>
<pin id="1242" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415_3/15 "/>
</bind>
</comp>

<comp id="1244" class="1004" name="sum_V_9_fu_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="1" slack="0"/>
<pin id="1246" dir="0" index="1" bw="24" slack="0"/>
<pin id="1247" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_V_9/15 "/>
</bind>
</comp>

<comp id="1250" class="1004" name="add_ln65_fu_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="3" slack="0"/>
<pin id="1252" dir="0" index="1" bw="1" slack="0"/>
<pin id="1253" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65/17 "/>
</bind>
</comp>

<comp id="1256" class="1004" name="icmp_ln65_fu_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="3" slack="0"/>
<pin id="1258" dir="0" index="1" bw="3" slack="0"/>
<pin id="1259" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65/17 "/>
</bind>
</comp>

<comp id="1262" class="1004" name="trunc_ln67_cast_fu_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="3" slack="0"/>
<pin id="1264" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="trunc_ln67_cast/17 "/>
</bind>
</comp>

<comp id="1267" class="1004" name="icmp_ln1494_fu_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="24" slack="0"/>
<pin id="1269" dir="0" index="1" bw="24" slack="0"/>
<pin id="1270" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494/18 "/>
</bind>
</comp>

<comp id="1273" class="1004" name="select_ln67_fu_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="1" slack="0"/>
<pin id="1275" dir="0" index="1" bw="24" slack="0"/>
<pin id="1276" dir="0" index="2" bw="24" slack="0"/>
<pin id="1277" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln67/18 "/>
</bind>
</comp>

<comp id="1281" class="1004" name="zext_ln67_fu_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="3" slack="1"/>
<pin id="1283" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln67/18 "/>
</bind>
</comp>

<comp id="1285" class="1004" name="max_idx_1_fu_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="1" slack="0"/>
<pin id="1287" dir="0" index="1" bw="32" slack="0"/>
<pin id="1288" dir="0" index="2" bw="32" slack="0"/>
<pin id="1289" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_idx_1/18 "/>
</bind>
</comp>

<comp id="1293" class="1005" name="add_ln6_reg_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="7" slack="0"/>
<pin id="1295" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln6 "/>
</bind>
</comp>

<comp id="1298" class="1005" name="icmp_ln6_reg_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="1" slack="1"/>
<pin id="1300" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln6 "/>
</bind>
</comp>

<comp id="1302" class="1005" name="zext_ln6_reg_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="64" slack="3"/>
<pin id="1304" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln6 "/>
</bind>
</comp>

<comp id="1307" class="1005" name="zext_ln6_1_reg_1307">
<pin_list>
<pin id="1308" dir="0" index="0" bw="16" slack="1"/>
<pin id="1309" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln6_1 "/>
</bind>
</comp>

<comp id="1313" class="1005" name="icmp_ln10_reg_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="1" slack="1"/>
<pin id="1315" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln10 "/>
</bind>
</comp>

<comp id="1317" class="1005" name="add_ln10_reg_1317">
<pin_list>
<pin id="1318" dir="0" index="0" bw="10" slack="0"/>
<pin id="1319" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln10 "/>
</bind>
</comp>

<comp id="1322" class="1005" name="weights_layer1_weights_V_addr_reg_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="16" slack="1"/>
<pin id="1324" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="weights_layer1_weights_V_addr "/>
</bind>
</comp>

<comp id="1327" class="1005" name="input_img_addr_reg_1327">
<pin_list>
<pin id="1328" dir="0" index="0" bw="10" slack="1"/>
<pin id="1329" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_img_addr "/>
</bind>
</comp>

<comp id="1332" class="1005" name="or_ln10_reg_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="10" slack="1"/>
<pin id="1334" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="or_ln10 "/>
</bind>
</comp>

<comp id="1339" class="1005" name="trunc_ln1192_reg_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="43" slack="1"/>
<pin id="1341" dir="1" index="1" bw="43" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1192 "/>
</bind>
</comp>

<comp id="1344" class="1005" name="tmp_8_reg_1344">
<pin_list>
<pin id="1345" dir="0" index="0" bw="1" slack="1"/>
<pin id="1346" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="1349" class="1005" name="weights_layer1_weights_V_addr_1_reg_1349">
<pin_list>
<pin id="1350" dir="0" index="0" bw="16" slack="1"/>
<pin id="1351" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="weights_layer1_weights_V_addr_1 "/>
</bind>
</comp>

<comp id="1354" class="1005" name="input_img_addr_1_reg_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="10" slack="1"/>
<pin id="1356" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_img_addr_1 "/>
</bind>
</comp>

<comp id="1359" class="1005" name="sum_V_4_reg_1359">
<pin_list>
<pin id="1360" dir="0" index="0" bw="24" slack="1"/>
<pin id="1361" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sum_V_4 "/>
</bind>
</comp>

<comp id="1364" class="1005" name="add_ln48_reg_1364">
<pin_list>
<pin id="1365" dir="0" index="0" bw="7" slack="0"/>
<pin id="1366" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln48 "/>
</bind>
</comp>

<comp id="1369" class="1005" name="icmp_ln48_reg_1369">
<pin_list>
<pin id="1370" dir="0" index="0" bw="1" slack="1"/>
<pin id="1371" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln48 "/>
</bind>
</comp>

<comp id="1373" class="1005" name="temp_output_0_V_addr_1_reg_1373">
<pin_list>
<pin id="1374" dir="0" index="0" bw="7" slack="1"/>
<pin id="1375" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="temp_output_0_V_addr_1 "/>
</bind>
</comp>

<comp id="1379" class="1005" name="icmp_ln885_reg_1379">
<pin_list>
<pin id="1380" dir="0" index="0" bw="1" slack="1"/>
<pin id="1381" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln885 "/>
</bind>
</comp>

<comp id="1383" class="1005" name="p_Result_7_reg_1383">
<pin_list>
<pin id="1384" dir="0" index="0" bw="1" slack="1"/>
<pin id="1385" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_7 "/>
</bind>
</comp>

<comp id="1388" class="1005" name="tmp_V_2_reg_1388">
<pin_list>
<pin id="1389" dir="0" index="0" bw="24" slack="1"/>
<pin id="1390" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_2 "/>
</bind>
</comp>

<comp id="1393" class="1005" name="icmp_ln908_reg_1393">
<pin_list>
<pin id="1394" dir="0" index="0" bw="1" slack="1"/>
<pin id="1395" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln908 "/>
</bind>
</comp>

<comp id="1398" class="1005" name="add_ln908_reg_1398">
<pin_list>
<pin id="1399" dir="0" index="0" bw="32" slack="1"/>
<pin id="1400" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln908 "/>
</bind>
</comp>

<comp id="1403" class="1005" name="sub_ln909_reg_1403">
<pin_list>
<pin id="1404" dir="0" index="0" bw="32" slack="1"/>
<pin id="1405" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln909 "/>
</bind>
</comp>

<comp id="1408" class="1005" name="tobool34_i_i_i105_reg_1408">
<pin_list>
<pin id="1409" dir="0" index="0" bw="1" slack="1"/>
<pin id="1410" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tobool34_i_i_i105 "/>
</bind>
</comp>

<comp id="1413" class="1005" name="trunc_ln893_reg_1413">
<pin_list>
<pin id="1414" dir="0" index="0" bw="11" slack="1"/>
<pin id="1415" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln893 "/>
</bind>
</comp>

<comp id="1418" class="1005" name="bitcast_ln734_reg_1418">
<pin_list>
<pin id="1419" dir="0" index="0" bw="64" slack="1"/>
<pin id="1420" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln734 "/>
</bind>
</comp>

<comp id="1423" class="1005" name="icmp_ln1506_reg_1423">
<pin_list>
<pin id="1424" dir="0" index="0" bw="1" slack="1"/>
<pin id="1425" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1506 "/>
</bind>
</comp>

<comp id="1428" class="1005" name="icmp_ln1506_1_reg_1428">
<pin_list>
<pin id="1429" dir="0" index="0" bw="1" slack="1"/>
<pin id="1430" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1506_1 "/>
</bind>
</comp>

<comp id="1436" class="1005" name="add_ln26_reg_1436">
<pin_list>
<pin id="1437" dir="0" index="0" bw="3" slack="0"/>
<pin id="1438" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln26 "/>
</bind>
</comp>

<comp id="1441" class="1005" name="icmp_ln26_reg_1441">
<pin_list>
<pin id="1442" dir="0" index="0" bw="1" slack="1"/>
<pin id="1443" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln26 "/>
</bind>
</comp>

<comp id="1445" class="1005" name="zext_ln26_reg_1445">
<pin_list>
<pin id="1446" dir="0" index="0" bw="64" slack="3"/>
<pin id="1447" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln26 "/>
</bind>
</comp>

<comp id="1450" class="1005" name="zext_ln26_1_reg_1450">
<pin_list>
<pin id="1451" dir="0" index="0" bw="9" slack="1"/>
<pin id="1452" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln26_1 "/>
</bind>
</comp>

<comp id="1456" class="1005" name="icmp_ln30_reg_1456">
<pin_list>
<pin id="1457" dir="0" index="0" bw="1" slack="1"/>
<pin id="1458" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln30 "/>
</bind>
</comp>

<comp id="1460" class="1005" name="add_ln30_reg_1460">
<pin_list>
<pin id="1461" dir="0" index="0" bw="7" slack="0"/>
<pin id="1462" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln30 "/>
</bind>
</comp>

<comp id="1465" class="1005" name="weights_layer2_weights_V_addr_reg_1465">
<pin_list>
<pin id="1466" dir="0" index="0" bw="9" slack="1"/>
<pin id="1467" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="weights_layer2_weights_V_addr "/>
</bind>
</comp>

<comp id="1470" class="1005" name="temp_output_0_V_addr_3_reg_1470">
<pin_list>
<pin id="1471" dir="0" index="0" bw="7" slack="1"/>
<pin id="1472" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="temp_output_0_V_addr_3 "/>
</bind>
</comp>

<comp id="1475" class="1005" name="or_ln30_reg_1475">
<pin_list>
<pin id="1476" dir="0" index="0" bw="7" slack="1"/>
<pin id="1477" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="or_ln30 "/>
</bind>
</comp>

<comp id="1481" class="1005" name="temp_output_0_V_addr_4_reg_1481">
<pin_list>
<pin id="1482" dir="0" index="0" bw="7" slack="1"/>
<pin id="1483" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="temp_output_0_V_addr_4 "/>
</bind>
</comp>

<comp id="1486" class="1005" name="trunc_ln1192_2_reg_1486">
<pin_list>
<pin id="1487" dir="0" index="0" bw="43" slack="1"/>
<pin id="1488" dir="1" index="1" bw="43" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1192_2 "/>
</bind>
</comp>

<comp id="1491" class="1005" name="tmp_14_reg_1491">
<pin_list>
<pin id="1492" dir="0" index="0" bw="1" slack="1"/>
<pin id="1493" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="1496" class="1005" name="weights_layer2_weights_V_addr_1_reg_1496">
<pin_list>
<pin id="1497" dir="0" index="0" bw="9" slack="1"/>
<pin id="1498" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="weights_layer2_weights_V_addr_1 "/>
</bind>
</comp>

<comp id="1501" class="1005" name="r_V_6_reg_1501">
<pin_list>
<pin id="1502" dir="0" index="0" bw="24" slack="1"/>
<pin id="1503" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="r_V_6 "/>
</bind>
</comp>

<comp id="1506" class="1005" name="sum_V_9_reg_1506">
<pin_list>
<pin id="1507" dir="0" index="0" bw="24" slack="1"/>
<pin id="1508" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sum_V_9 "/>
</bind>
</comp>

<comp id="1511" class="1005" name="add_ln65_reg_1511">
<pin_list>
<pin id="1512" dir="0" index="0" bw="3" slack="0"/>
<pin id="1513" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln65 "/>
</bind>
</comp>

<comp id="1516" class="1005" name="icmp_ln65_reg_1516">
<pin_list>
<pin id="1517" dir="0" index="0" bw="1" slack="1"/>
<pin id="1518" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln65 "/>
</bind>
</comp>

<comp id="1520" class="1005" name="temp_output2_0_V_addr_1_reg_1520">
<pin_list>
<pin id="1521" dir="0" index="0" bw="3" slack="1"/>
<pin id="1522" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="temp_output2_0_V_addr_1 "/>
</bind>
</comp>

<comp id="1525" class="1005" name="select_ln67_reg_1525">
<pin_list>
<pin id="1526" dir="0" index="0" bw="24" slack="0"/>
<pin id="1527" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="select_ln67 "/>
</bind>
</comp>

<comp id="1530" class="1005" name="max_idx_1_reg_1530">
<pin_list>
<pin id="1531" dir="0" index="0" bw="32" slack="0"/>
<pin id="1532" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="max_idx_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="173"><net_src comp="22" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="22" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="183"><net_src comp="170" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="24" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="185"><net_src comp="24" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="191"><net_src comp="26" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="192"><net_src comp="178" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="198"><net_src comp="174" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="24" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="200"><net_src comp="24" pin="0"/><net_sink comp="193" pin=2"/></net>

<net id="206"><net_src comp="26" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="207"><net_src comp="193" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="213"><net_src comp="2" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="24" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="220"><net_src comp="0" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="24" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="231"><net_src comp="215" pin="3"/><net_sink comp="222" pin=2"/></net>

<net id="241"><net_src comp="208" pin="3"/><net_sink comp="232" pin=2"/></net>

<net id="247"><net_src comp="2" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="24" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="254"><net_src comp="0" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="24" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="256"><net_src comp="249" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="257"><net_src comp="242" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="263"><net_src comp="24" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="264"><net_src comp="258" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="270"><net_src comp="24" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="275"><net_src comp="265" pin="3"/><net_sink comp="186" pin=2"/></net>

<net id="276"><net_src comp="58" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="282"><net_src comp="4" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="24" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="289"><net_src comp="24" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="290"><net_src comp="284" pin="3"/><net_sink comp="186" pin=2"/></net>

<net id="300"><net_src comp="277" pin="3"/><net_sink comp="291" pin=2"/></net>

<net id="306"><net_src comp="24" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="307"><net_src comp="301" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="313"><net_src comp="4" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="24" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="315"><net_src comp="308" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="321"><net_src comp="24" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="322"><net_src comp="316" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="328"><net_src comp="24" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="329"><net_src comp="323" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="333"><net_src comp="28" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="340"><net_src comp="330" pin="1"/><net_sink comp="334" pin=2"/></net>

<net id="344"><net_src comp="42" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="351"><net_src comp="341" pin="1"/><net_sink comp="345" pin=2"/></net>

<net id="355"><net_src comp="58" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="363"><net_src comp="352" pin="1"/><net_sink comp="357" pin=2"/></net>

<net id="364"><net_src comp="357" pin="4"/><net_sink comp="352" pin=0"/></net>

<net id="368"><net_src comp="28" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="375"><net_src comp="365" pin="1"/><net_sink comp="369" pin=2"/></net>

<net id="379"><net_src comp="150" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="386"><net_src comp="376" pin="1"/><net_sink comp="380" pin=2"/></net>

<net id="390"><net_src comp="28" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="397"><net_src comp="387" pin="1"/><net_sink comp="391" pin=2"/></net>

<net id="401"><net_src comp="58" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="409"><net_src comp="398" pin="1"/><net_sink comp="403" pin=2"/></net>

<net id="410"><net_src comp="403" pin="4"/><net_sink comp="398" pin=0"/></net>

<net id="414"><net_src comp="150" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="421"><net_src comp="411" pin="1"/><net_sink comp="415" pin=2"/></net>

<net id="422"><net_src comp="415" pin="4"/><net_sink comp="411" pin=0"/></net>

<net id="426"><net_src comp="20" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="433"><net_src comp="423" pin="1"/><net_sink comp="427" pin=2"/></net>

<net id="434"><net_src comp="427" pin="4"/><net_sink comp="423" pin=0"/></net>

<net id="438"><net_src comp="168" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="445"><net_src comp="435" pin="1"/><net_sink comp="439" pin=2"/></net>

<net id="450"><net_src comp="148" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="455"><net_src comp="334" pin="4"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="30" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="461"><net_src comp="334" pin="4"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="32" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="466"><net_src comp="334" pin="4"/><net_sink comp="463" pin=0"/></net>

<net id="470"><net_src comp="334" pin="4"/><net_sink comp="467" pin=0"/></net>

<net id="475"><net_src comp="345" pin="4"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="44" pin="0"/><net_sink comp="471" pin=1"/></net>

<net id="481"><net_src comp="345" pin="4"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="46" pin="0"/><net_sink comp="477" pin=1"/></net>

<net id="486"><net_src comp="345" pin="4"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="493"><net_src comp="48" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="494"><net_src comp="345" pin="4"/><net_sink comp="488" pin=1"/></net>

<net id="495"><net_src comp="50" pin="0"/><net_sink comp="488" pin=2"/></net>

<net id="501"><net_src comp="52" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="502"><net_src comp="345" pin="4"/><net_sink comp="496" pin=1"/></net>

<net id="503"><net_src comp="54" pin="0"/><net_sink comp="496" pin=2"/></net>

<net id="507"><net_src comp="496" pin="3"/><net_sink comp="504" pin=0"/></net>

<net id="512"><net_src comp="488" pin="3"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="504" pin="1"/><net_sink comp="508" pin=1"/></net>

<net id="518"><net_src comp="508" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="522"><net_src comp="514" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="528"><net_src comp="345" pin="4"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="56" pin="0"/><net_sink comp="524" pin=1"/></net>

<net id="533"><net_src comp="222" pin="7"/><net_sink comp="530" pin=0"/></net>

<net id="537"><net_src comp="530" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="541"><net_src comp="232" pin="7"/><net_sink comp="538" pin=0"/></net>

<net id="546"><net_src comp="538" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="534" pin="1"/><net_sink comp="542" pin=1"/></net>

<net id="551"><net_src comp="542" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="557"><net_src comp="68" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="558"><net_src comp="542" pin="2"/><net_sink comp="552" pin=1"/></net>

<net id="559"><net_src comp="70" pin="0"/><net_sink comp="552" pin=2"/></net>

<net id="563"><net_src comp="560" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="569"><net_src comp="48" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="570"><net_src comp="50" pin="0"/><net_sink comp="564" pin=2"/></net>

<net id="576"><net_src comp="52" pin="0"/><net_sink comp="571" pin=0"/></net>

<net id="577"><net_src comp="54" pin="0"/><net_sink comp="571" pin=2"/></net>

<net id="581"><net_src comp="571" pin="3"/><net_sink comp="578" pin=0"/></net>

<net id="586"><net_src comp="564" pin="3"/><net_sink comp="582" pin=0"/></net>

<net id="587"><net_src comp="578" pin="1"/><net_sink comp="582" pin=1"/></net>

<net id="592"><net_src comp="582" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="596"><net_src comp="588" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="603"><net_src comp="74" pin="0"/><net_sink comp="598" pin=0"/></net>

<net id="604"><net_src comp="352" pin="1"/><net_sink comp="598" pin=1"/></net>

<net id="605"><net_src comp="76" pin="0"/><net_sink comp="598" pin=2"/></net>

<net id="610"><net_src comp="598" pin="3"/><net_sink comp="606" pin=0"/></net>

<net id="617"><net_src comp="78" pin="0"/><net_sink comp="611" pin=0"/></net>

<net id="618"><net_src comp="606" pin="2"/><net_sink comp="611" pin=1"/></net>

<net id="619"><net_src comp="80" pin="0"/><net_sink comp="611" pin=2"/></net>

<net id="620"><net_src comp="82" pin="0"/><net_sink comp="611" pin=3"/></net>

<net id="628"><net_src comp="621" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="611" pin="4"/><net_sink comp="624" pin=1"/></net>

<net id="633"><net_src comp="222" pin="3"/><net_sink comp="630" pin=0"/></net>

<net id="637"><net_src comp="630" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="641"><net_src comp="232" pin="3"/><net_sink comp="638" pin=0"/></net>

<net id="646"><net_src comp="638" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="647"><net_src comp="634" pin="1"/><net_sink comp="642" pin=1"/></net>

<net id="653"><net_src comp="74" pin="0"/><net_sink comp="648" pin=0"/></net>

<net id="654"><net_src comp="624" pin="2"/><net_sink comp="648" pin=1"/></net>

<net id="655"><net_src comp="76" pin="0"/><net_sink comp="648" pin=2"/></net>

<net id="659"><net_src comp="642" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="664"><net_src comp="648" pin="3"/><net_sink comp="660" pin=0"/></net>

<net id="665"><net_src comp="656" pin="1"/><net_sink comp="660" pin=1"/></net>

<net id="672"><net_src comp="78" pin="0"/><net_sink comp="666" pin=0"/></net>

<net id="673"><net_src comp="660" pin="2"/><net_sink comp="666" pin=1"/></net>

<net id="674"><net_src comp="80" pin="0"/><net_sink comp="666" pin=2"/></net>

<net id="675"><net_src comp="82" pin="0"/><net_sink comp="666" pin=3"/></net>

<net id="681"><net_src comp="68" pin="0"/><net_sink comp="676" pin=0"/></net>

<net id="682"><net_src comp="642" pin="2"/><net_sink comp="676" pin=1"/></net>

<net id="683"><net_src comp="70" pin="0"/><net_sink comp="676" pin=2"/></net>

<net id="687"><net_src comp="676" pin="3"/><net_sink comp="684" pin=0"/></net>

<net id="692"><net_src comp="684" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="693"><net_src comp="666" pin="4"/><net_sink comp="688" pin=1"/></net>

<net id="698"><net_src comp="369" pin="4"/><net_sink comp="694" pin=0"/></net>

<net id="699"><net_src comp="30" pin="0"/><net_sink comp="694" pin=1"/></net>

<net id="704"><net_src comp="369" pin="4"/><net_sink comp="700" pin=0"/></net>

<net id="705"><net_src comp="32" pin="0"/><net_sink comp="700" pin=1"/></net>

<net id="709"><net_src comp="369" pin="4"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="715"><net_src comp="186" pin="7"/><net_sink comp="711" pin=0"/></net>

<net id="716"><net_src comp="58" pin="0"/><net_sink comp="711" pin=1"/></net>

<net id="722"><net_src comp="86" pin="0"/><net_sink comp="717" pin=0"/></net>

<net id="723"><net_src comp="186" pin="7"/><net_sink comp="717" pin=1"/></net>

<net id="724"><net_src comp="88" pin="0"/><net_sink comp="717" pin=2"/></net>

<net id="729"><net_src comp="58" pin="0"/><net_sink comp="725" pin=0"/></net>

<net id="730"><net_src comp="186" pin="7"/><net_sink comp="725" pin=1"/></net>

<net id="736"><net_src comp="717" pin="3"/><net_sink comp="731" pin=0"/></net>

<net id="737"><net_src comp="725" pin="2"/><net_sink comp="731" pin=1"/></net>

<net id="738"><net_src comp="186" pin="7"/><net_sink comp="731" pin=2"/></net>

<net id="745"><net_src comp="90" pin="0"/><net_sink comp="739" pin=0"/></net>

<net id="746"><net_src comp="731" pin="3"/><net_sink comp="739" pin=1"/></net>

<net id="747"><net_src comp="88" pin="0"/><net_sink comp="739" pin=2"/></net>

<net id="748"><net_src comp="8" pin="0"/><net_sink comp="739" pin=3"/></net>

<net id="754"><net_src comp="92" pin="0"/><net_sink comp="749" pin=0"/></net>

<net id="755"><net_src comp="94" pin="0"/><net_sink comp="749" pin=1"/></net>

<net id="756"><net_src comp="739" pin="4"/><net_sink comp="749" pin=2"/></net>

<net id="762"><net_src comp="96" pin="0"/><net_sink comp="757" pin=0"/></net>

<net id="763"><net_src comp="749" pin="3"/><net_sink comp="757" pin=1"/></net>

<net id="764"><net_src comp="98" pin="0"/><net_sink comp="757" pin=2"/></net>

<net id="769"><net_src comp="100" pin="0"/><net_sink comp="765" pin=0"/></net>

<net id="770"><net_src comp="757" pin="3"/><net_sink comp="765" pin=1"/></net>

<net id="774"><net_src comp="765" pin="2"/><net_sink comp="771" pin=0"/></net>

<net id="779"><net_src comp="765" pin="2"/><net_sink comp="775" pin=0"/></net>

<net id="780"><net_src comp="102" pin="0"/><net_sink comp="775" pin=1"/></net>

<net id="787"><net_src comp="104" pin="0"/><net_sink comp="781" pin=0"/></net>

<net id="788"><net_src comp="775" pin="2"/><net_sink comp="781" pin=1"/></net>

<net id="789"><net_src comp="62" pin="0"/><net_sink comp="781" pin=2"/></net>

<net id="790"><net_src comp="106" pin="0"/><net_sink comp="781" pin=3"/></net>

<net id="795"><net_src comp="781" pin="4"/><net_sink comp="791" pin=0"/></net>

<net id="796"><net_src comp="108" pin="0"/><net_sink comp="791" pin=1"/></net>

<net id="800"><net_src comp="765" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="805"><net_src comp="110" pin="0"/><net_sink comp="801" pin=0"/></net>

<net id="806"><net_src comp="797" pin="1"/><net_sink comp="801" pin=1"/></net>

<net id="810"><net_src comp="801" pin="2"/><net_sink comp="807" pin=0"/></net>

<net id="815"><net_src comp="112" pin="0"/><net_sink comp="811" pin=0"/></net>

<net id="816"><net_src comp="807" pin="1"/><net_sink comp="811" pin=1"/></net>

<net id="821"><net_src comp="731" pin="3"/><net_sink comp="817" pin=0"/></net>

<net id="822"><net_src comp="811" pin="2"/><net_sink comp="817" pin=1"/></net>

<net id="827"><net_src comp="817" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="828"><net_src comp="58" pin="0"/><net_sink comp="823" pin=1"/></net>

<net id="834"><net_src comp="114" pin="0"/><net_sink comp="829" pin=0"/></net>

<net id="835"><net_src comp="775" pin="2"/><net_sink comp="829" pin=1"/></net>

<net id="836"><net_src comp="106" pin="0"/><net_sink comp="829" pin=2"/></net>

<net id="841"><net_src comp="829" pin="3"/><net_sink comp="837" pin=0"/></net>

<net id="842"><net_src comp="98" pin="0"/><net_sink comp="837" pin=1"/></net>

<net id="847"><net_src comp="791" pin="2"/><net_sink comp="843" pin=0"/></net>

<net id="848"><net_src comp="823" pin="2"/><net_sink comp="843" pin=1"/></net>

<net id="853"><net_src comp="771" pin="1"/><net_sink comp="849" pin=0"/></net>

<net id="854"><net_src comp="116" pin="0"/><net_sink comp="849" pin=1"/></net>

<net id="860"><net_src comp="118" pin="0"/><net_sink comp="855" pin=0"/></net>

<net id="861"><net_src comp="731" pin="3"/><net_sink comp="855" pin=1"/></net>

<net id="862"><net_src comp="849" pin="2"/><net_sink comp="855" pin=2"/></net>

<net id="867"><net_src comp="855" pin="3"/><net_sink comp="863" pin=0"/></net>

<net id="868"><net_src comp="843" pin="2"/><net_sink comp="863" pin=1"/></net>

<net id="873"><net_src comp="775" pin="2"/><net_sink comp="869" pin=0"/></net>

<net id="874"><net_src comp="8" pin="0"/><net_sink comp="869" pin=1"/></net>

<net id="879"><net_src comp="765" pin="2"/><net_sink comp="875" pin=0"/></net>

<net id="880"><net_src comp="120" pin="0"/><net_sink comp="875" pin=1"/></net>

<net id="885"><net_src comp="122" pin="0"/><net_sink comp="881" pin=0"/></net>

<net id="886"><net_src comp="765" pin="2"/><net_sink comp="881" pin=1"/></net>

<net id="891"><net_src comp="863" pin="2"/><net_sink comp="887" pin=0"/></net>

<net id="892"><net_src comp="837" pin="2"/><net_sink comp="887" pin=1"/></net>

<net id="896"><net_src comp="757" pin="3"/><net_sink comp="893" pin=0"/></net>

<net id="907"><net_src comp="897" pin="1"/><net_sink comp="903" pin=0"/></net>

<net id="908"><net_src comp="900" pin="1"/><net_sink comp="903" pin=1"/></net>

<net id="916"><net_src comp="897" pin="1"/><net_sink comp="912" pin=0"/></net>

<net id="917"><net_src comp="909" pin="1"/><net_sink comp="912" pin=1"/></net>

<net id="923"><net_src comp="903" pin="2"/><net_sink comp="918" pin=1"/></net>

<net id="924"><net_src comp="912" pin="2"/><net_sink comp="918" pin=2"/></net>

<net id="932"><net_src comp="918" pin="3"/><net_sink comp="928" pin=0"/></net>

<net id="933"><net_src comp="925" pin="1"/><net_sink comp="928" pin=1"/></net>

<net id="940"><net_src comp="124" pin="0"/><net_sink comp="934" pin=0"/></net>

<net id="941"><net_src comp="928" pin="2"/><net_sink comp="934" pin=1"/></net>

<net id="942"><net_src comp="62" pin="0"/><net_sink comp="934" pin=2"/></net>

<net id="943"><net_src comp="126" pin="0"/><net_sink comp="934" pin=3"/></net>

<net id="947"><net_src comp="934" pin="4"/><net_sink comp="944" pin=0"/></net>

<net id="953"><net_src comp="128" pin="0"/><net_sink comp="948" pin=0"/></net>

<net id="954"><net_src comp="928" pin="2"/><net_sink comp="948" pin=1"/></net>

<net id="955"><net_src comp="122" pin="0"/><net_sink comp="948" pin=2"/></net>

<net id="961"><net_src comp="948" pin="3"/><net_sink comp="956" pin=0"/></net>

<net id="962"><net_src comp="130" pin="0"/><net_sink comp="956" pin=1"/></net>

<net id="963"><net_src comp="132" pin="0"/><net_sink comp="956" pin=2"/></net>

<net id="968"><net_src comp="134" pin="0"/><net_sink comp="964" pin=0"/></net>

<net id="973"><net_src comp="964" pin="2"/><net_sink comp="969" pin=0"/></net>

<net id="974"><net_src comp="956" pin="3"/><net_sink comp="969" pin=1"/></net>

<net id="980"><net_src comp="136" pin="0"/><net_sink comp="975" pin=0"/></net>

<net id="981"><net_src comp="969" pin="2"/><net_sink comp="975" pin=2"/></net>

<net id="989"><net_src comp="138" pin="0"/><net_sink comp="982" pin=0"/></net>

<net id="990"><net_src comp="944" pin="1"/><net_sink comp="982" pin=1"/></net>

<net id="991"><net_src comp="975" pin="3"/><net_sink comp="982" pin=2"/></net>

<net id="992"><net_src comp="140" pin="0"/><net_sink comp="982" pin=3"/></net>

<net id="993"><net_src comp="126" pin="0"/><net_sink comp="982" pin=4"/></net>

<net id="997"><net_src comp="982" pin="5"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="1005"><net_src comp="142" pin="0"/><net_sink comp="999" pin=0"/></net>

<net id="1006"><net_src comp="928" pin="2"/><net_sink comp="999" pin=1"/></net>

<net id="1007"><net_src comp="62" pin="0"/><net_sink comp="999" pin=2"/></net>

<net id="1008"><net_src comp="140" pin="0"/><net_sink comp="999" pin=3"/></net>

<net id="1013"><net_src comp="969" pin="2"/><net_sink comp="1009" pin=0"/></net>

<net id="1014"><net_src comp="144" pin="0"/><net_sink comp="1009" pin=1"/></net>

<net id="1019"><net_src comp="999" pin="4"/><net_sink comp="1015" pin=0"/></net>

<net id="1020"><net_src comp="146" pin="0"/><net_sink comp="1015" pin=1"/></net>

<net id="1029"><net_src comp="1021" pin="2"/><net_sink comp="1025" pin=0"/></net>

<net id="1030"><net_src comp="446" pin="2"/><net_sink comp="1025" pin=1"/></net>

<net id="1035"><net_src comp="380" pin="4"/><net_sink comp="1031" pin=0"/></net>

<net id="1036"><net_src comp="152" pin="0"/><net_sink comp="1031" pin=1"/></net>

<net id="1041"><net_src comp="380" pin="4"/><net_sink comp="1037" pin=0"/></net>

<net id="1042"><net_src comp="154" pin="0"/><net_sink comp="1037" pin=1"/></net>

<net id="1046"><net_src comp="380" pin="4"/><net_sink comp="1043" pin=0"/></net>

<net id="1050"><net_src comp="380" pin="4"/><net_sink comp="1047" pin=0"/></net>

<net id="1055"><net_src comp="391" pin="4"/><net_sink comp="1051" pin=0"/></net>

<net id="1056"><net_src comp="32" pin="0"/><net_sink comp="1051" pin=1"/></net>

<net id="1061"><net_src comp="391" pin="4"/><net_sink comp="1057" pin=0"/></net>

<net id="1062"><net_src comp="158" pin="0"/><net_sink comp="1057" pin=1"/></net>

<net id="1066"><net_src comp="391" pin="4"/><net_sink comp="1063" pin=0"/></net>

<net id="1067"><net_src comp="1063" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="1071"><net_src comp="391" pin="4"/><net_sink comp="1068" pin=0"/></net>

<net id="1077"><net_src comp="160" pin="0"/><net_sink comp="1072" pin=0"/></net>

<net id="1078"><net_src comp="391" pin="4"/><net_sink comp="1072" pin=1"/></net>

<net id="1079"><net_src comp="162" pin="0"/><net_sink comp="1072" pin=2"/></net>

<net id="1084"><net_src comp="1072" pin="3"/><net_sink comp="1080" pin=0"/></net>

<net id="1085"><net_src comp="1068" pin="1"/><net_sink comp="1080" pin=1"/></net>

<net id="1090"><net_src comp="1080" pin="2"/><net_sink comp="1086" pin=0"/></net>

<net id="1094"><net_src comp="1086" pin="2"/><net_sink comp="1091" pin=0"/></net>

<net id="1095"><net_src comp="1091" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="1100"><net_src comp="391" pin="4"/><net_sink comp="1096" pin=0"/></net>

<net id="1101"><net_src comp="30" pin="0"/><net_sink comp="1096" pin=1"/></net>

<net id="1105"><net_src comp="1096" pin="2"/><net_sink comp="1102" pin=0"/></net>

<net id="1106"><net_src comp="1102" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="1110"><net_src comp="186" pin="7"/><net_sink comp="1107" pin=0"/></net>

<net id="1114"><net_src comp="291" pin="7"/><net_sink comp="1111" pin=0"/></net>

<net id="1119"><net_src comp="1111" pin="1"/><net_sink comp="1115" pin=0"/></net>

<net id="1120"><net_src comp="1107" pin="1"/><net_sink comp="1115" pin=1"/></net>

<net id="1124"><net_src comp="1115" pin="2"/><net_sink comp="1121" pin=0"/></net>

<net id="1130"><net_src comp="166" pin="0"/><net_sink comp="1125" pin=0"/></net>

<net id="1131"><net_src comp="1115" pin="2"/><net_sink comp="1125" pin=1"/></net>

<net id="1132"><net_src comp="70" pin="0"/><net_sink comp="1125" pin=2"/></net>

<net id="1141"><net_src comp="160" pin="0"/><net_sink comp="1136" pin=0"/></net>

<net id="1142"><net_src comp="162" pin="0"/><net_sink comp="1136" pin=2"/></net>

<net id="1147"><net_src comp="1136" pin="3"/><net_sink comp="1143" pin=0"/></net>

<net id="1148"><net_src comp="1133" pin="1"/><net_sink comp="1143" pin=1"/></net>

<net id="1153"><net_src comp="1143" pin="2"/><net_sink comp="1149" pin=0"/></net>

<net id="1157"><net_src comp="1149" pin="2"/><net_sink comp="1154" pin=0"/></net>

<net id="1158"><net_src comp="1154" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="1164"><net_src comp="74" pin="0"/><net_sink comp="1159" pin=0"/></net>

<net id="1165"><net_src comp="398" pin="1"/><net_sink comp="1159" pin=1"/></net>

<net id="1166"><net_src comp="76" pin="0"/><net_sink comp="1159" pin=2"/></net>

<net id="1171"><net_src comp="1159" pin="3"/><net_sink comp="1167" pin=0"/></net>

<net id="1178"><net_src comp="78" pin="0"/><net_sink comp="1172" pin=0"/></net>

<net id="1179"><net_src comp="1167" pin="2"/><net_sink comp="1172" pin=1"/></net>

<net id="1180"><net_src comp="80" pin="0"/><net_sink comp="1172" pin=2"/></net>

<net id="1181"><net_src comp="82" pin="0"/><net_sink comp="1172" pin=3"/></net>

<net id="1189"><net_src comp="1182" pin="1"/><net_sink comp="1185" pin=0"/></net>

<net id="1190"><net_src comp="1172" pin="4"/><net_sink comp="1185" pin=1"/></net>

<net id="1197"><net_src comp="291" pin="3"/><net_sink comp="1194" pin=0"/></net>

<net id="1202"><net_src comp="1194" pin="1"/><net_sink comp="1198" pin=0"/></net>

<net id="1203"><net_src comp="1191" pin="1"/><net_sink comp="1198" pin=1"/></net>

<net id="1209"><net_src comp="74" pin="0"/><net_sink comp="1204" pin=0"/></net>

<net id="1210"><net_src comp="1185" pin="2"/><net_sink comp="1204" pin=1"/></net>

<net id="1211"><net_src comp="76" pin="0"/><net_sink comp="1204" pin=2"/></net>

<net id="1215"><net_src comp="1198" pin="2"/><net_sink comp="1212" pin=0"/></net>

<net id="1220"><net_src comp="1204" pin="3"/><net_sink comp="1216" pin=0"/></net>

<net id="1221"><net_src comp="1212" pin="1"/><net_sink comp="1216" pin=1"/></net>

<net id="1228"><net_src comp="78" pin="0"/><net_sink comp="1222" pin=0"/></net>

<net id="1229"><net_src comp="1216" pin="2"/><net_sink comp="1222" pin=1"/></net>

<net id="1230"><net_src comp="80" pin="0"/><net_sink comp="1222" pin=2"/></net>

<net id="1231"><net_src comp="82" pin="0"/><net_sink comp="1222" pin=3"/></net>

<net id="1237"><net_src comp="166" pin="0"/><net_sink comp="1232" pin=0"/></net>

<net id="1238"><net_src comp="1198" pin="2"/><net_sink comp="1232" pin=1"/></net>

<net id="1239"><net_src comp="70" pin="0"/><net_sink comp="1232" pin=2"/></net>

<net id="1243"><net_src comp="1232" pin="3"/><net_sink comp="1240" pin=0"/></net>

<net id="1248"><net_src comp="1240" pin="1"/><net_sink comp="1244" pin=0"/></net>

<net id="1249"><net_src comp="1222" pin="4"/><net_sink comp="1244" pin=1"/></net>

<net id="1254"><net_src comp="415" pin="4"/><net_sink comp="1250" pin=0"/></net>

<net id="1255"><net_src comp="152" pin="0"/><net_sink comp="1250" pin=1"/></net>

<net id="1260"><net_src comp="415" pin="4"/><net_sink comp="1256" pin=0"/></net>

<net id="1261"><net_src comp="154" pin="0"/><net_sink comp="1256" pin=1"/></net>

<net id="1265"><net_src comp="415" pin="4"/><net_sink comp="1262" pin=0"/></net>

<net id="1266"><net_src comp="1262" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="1271"><net_src comp="201" pin="3"/><net_sink comp="1267" pin=0"/></net>

<net id="1272"><net_src comp="439" pin="4"/><net_sink comp="1267" pin=1"/></net>

<net id="1278"><net_src comp="1267" pin="2"/><net_sink comp="1273" pin=0"/></net>

<net id="1279"><net_src comp="201" pin="3"/><net_sink comp="1273" pin=1"/></net>

<net id="1280"><net_src comp="439" pin="4"/><net_sink comp="1273" pin=2"/></net>

<net id="1284"><net_src comp="411" pin="1"/><net_sink comp="1281" pin=0"/></net>

<net id="1290"><net_src comp="1267" pin="2"/><net_sink comp="1285" pin=0"/></net>

<net id="1291"><net_src comp="1281" pin="1"/><net_sink comp="1285" pin=1"/></net>

<net id="1292"><net_src comp="427" pin="4"/><net_sink comp="1285" pin=2"/></net>

<net id="1296"><net_src comp="451" pin="2"/><net_sink comp="1293" pin=0"/></net>

<net id="1297"><net_src comp="1293" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="1301"><net_src comp="457" pin="2"/><net_sink comp="1298" pin=0"/></net>

<net id="1305"><net_src comp="463" pin="1"/><net_sink comp="1302" pin=0"/></net>

<net id="1306"><net_src comp="1302" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="1310"><net_src comp="467" pin="1"/><net_sink comp="1307" pin=0"/></net>

<net id="1311"><net_src comp="1307" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="1312"><net_src comp="1307" pin="1"/><net_sink comp="588" pin=1"/></net>

<net id="1316"><net_src comp="471" pin="2"/><net_sink comp="1313" pin=0"/></net>

<net id="1320"><net_src comp="477" pin="2"/><net_sink comp="1317" pin=0"/></net>

<net id="1321"><net_src comp="1317" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="1325"><net_src comp="208" pin="3"/><net_sink comp="1322" pin=0"/></net>

<net id="1326"><net_src comp="1322" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="1330"><net_src comp="215" pin="3"/><net_sink comp="1327" pin=0"/></net>

<net id="1331"><net_src comp="1327" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="1335"><net_src comp="524" pin="2"/><net_sink comp="1332" pin=0"/></net>

<net id="1336"><net_src comp="1332" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="1337"><net_src comp="1332" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="1338"><net_src comp="1332" pin="1"/><net_sink comp="571" pin=1"/></net>

<net id="1342"><net_src comp="548" pin="1"/><net_sink comp="1339" pin=0"/></net>

<net id="1343"><net_src comp="1339" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="1347"><net_src comp="552" pin="3"/><net_sink comp="1344" pin=0"/></net>

<net id="1348"><net_src comp="1344" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="1352"><net_src comp="242" pin="3"/><net_sink comp="1349" pin=0"/></net>

<net id="1353"><net_src comp="1349" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="1357"><net_src comp="249" pin="3"/><net_sink comp="1354" pin=0"/></net>

<net id="1358"><net_src comp="1354" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="1362"><net_src comp="688" pin="2"/><net_sink comp="1359" pin=0"/></net>

<net id="1363"><net_src comp="1359" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="1367"><net_src comp="694" pin="2"/><net_sink comp="1364" pin=0"/></net>

<net id="1368"><net_src comp="1364" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="1372"><net_src comp="700" pin="2"/><net_sink comp="1369" pin=0"/></net>

<net id="1376"><net_src comp="265" pin="3"/><net_sink comp="1373" pin=0"/></net>

<net id="1377"><net_src comp="1373" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="1378"><net_src comp="1373" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="1382"><net_src comp="711" pin="2"/><net_sink comp="1379" pin=0"/></net>

<net id="1386"><net_src comp="717" pin="3"/><net_sink comp="1383" pin=0"/></net>

<net id="1387"><net_src comp="1383" pin="1"/><net_sink comp="975" pin=1"/></net>

<net id="1391"><net_src comp="731" pin="3"/><net_sink comp="1388" pin=0"/></net>

<net id="1392"><net_src comp="1388" pin="1"/><net_sink comp="897" pin=0"/></net>

<net id="1396"><net_src comp="869" pin="2"/><net_sink comp="1393" pin=0"/></net>

<net id="1397"><net_src comp="1393" pin="1"/><net_sink comp="918" pin=0"/></net>

<net id="1401"><net_src comp="875" pin="2"/><net_sink comp="1398" pin=0"/></net>

<net id="1402"><net_src comp="1398" pin="1"/><net_sink comp="900" pin=0"/></net>

<net id="1406"><net_src comp="881" pin="2"/><net_sink comp="1403" pin=0"/></net>

<net id="1407"><net_src comp="1403" pin="1"/><net_sink comp="909" pin=0"/></net>

<net id="1411"><net_src comp="887" pin="2"/><net_sink comp="1408" pin=0"/></net>

<net id="1412"><net_src comp="1408" pin="1"/><net_sink comp="925" pin=0"/></net>

<net id="1416"><net_src comp="893" pin="1"/><net_sink comp="1413" pin=0"/></net>

<net id="1417"><net_src comp="1413" pin="1"/><net_sink comp="964" pin=1"/></net>

<net id="1421"><net_src comp="994" pin="1"/><net_sink comp="1418" pin=0"/></net>

<net id="1422"><net_src comp="1418" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="1426"><net_src comp="1009" pin="2"/><net_sink comp="1423" pin=0"/></net>

<net id="1427"><net_src comp="1423" pin="1"/><net_sink comp="1021" pin=1"/></net>

<net id="1431"><net_src comp="1015" pin="2"/><net_sink comp="1428" pin=0"/></net>

<net id="1432"><net_src comp="1428" pin="1"/><net_sink comp="1021" pin=0"/></net>

<net id="1439"><net_src comp="1031" pin="2"/><net_sink comp="1436" pin=0"/></net>

<net id="1440"><net_src comp="1436" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="1444"><net_src comp="1037" pin="2"/><net_sink comp="1441" pin=0"/></net>

<net id="1448"><net_src comp="1043" pin="1"/><net_sink comp="1445" pin=0"/></net>

<net id="1449"><net_src comp="1445" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="1453"><net_src comp="1047" pin="1"/><net_sink comp="1450" pin=0"/></net>

<net id="1454"><net_src comp="1450" pin="1"/><net_sink comp="1086" pin=1"/></net>

<net id="1455"><net_src comp="1450" pin="1"/><net_sink comp="1149" pin=1"/></net>

<net id="1459"><net_src comp="1051" pin="2"/><net_sink comp="1456" pin=0"/></net>

<net id="1463"><net_src comp="1057" pin="2"/><net_sink comp="1460" pin=0"/></net>

<net id="1464"><net_src comp="1460" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="1468"><net_src comp="277" pin="3"/><net_sink comp="1465" pin=0"/></net>

<net id="1469"><net_src comp="1465" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="1473"><net_src comp="284" pin="3"/><net_sink comp="1470" pin=0"/></net>

<net id="1474"><net_src comp="1470" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="1478"><net_src comp="1096" pin="2"/><net_sink comp="1475" pin=0"/></net>

<net id="1479"><net_src comp="1475" pin="1"/><net_sink comp="1133" pin=0"/></net>

<net id="1480"><net_src comp="1475" pin="1"/><net_sink comp="1136" pin=1"/></net>

<net id="1484"><net_src comp="301" pin="3"/><net_sink comp="1481" pin=0"/></net>

<net id="1485"><net_src comp="1481" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="1489"><net_src comp="1121" pin="1"/><net_sink comp="1486" pin=0"/></net>

<net id="1490"><net_src comp="1486" pin="1"/><net_sink comp="1167" pin=1"/></net>

<net id="1494"><net_src comp="1125" pin="3"/><net_sink comp="1491" pin=0"/></net>

<net id="1495"><net_src comp="1491" pin="1"/><net_sink comp="1182" pin=0"/></net>

<net id="1499"><net_src comp="308" pin="3"/><net_sink comp="1496" pin=0"/></net>

<net id="1500"><net_src comp="1496" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="1504"><net_src comp="186" pin="3"/><net_sink comp="1501" pin=0"/></net>

<net id="1505"><net_src comp="1501" pin="1"/><net_sink comp="1191" pin=0"/></net>

<net id="1509"><net_src comp="1244" pin="2"/><net_sink comp="1506" pin=0"/></net>

<net id="1510"><net_src comp="1506" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="1514"><net_src comp="1250" pin="2"/><net_sink comp="1511" pin=0"/></net>

<net id="1515"><net_src comp="1511" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="1519"><net_src comp="1256" pin="2"/><net_sink comp="1516" pin=0"/></net>

<net id="1523"><net_src comp="323" pin="3"/><net_sink comp="1520" pin=0"/></net>

<net id="1524"><net_src comp="1520" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="1528"><net_src comp="1273" pin="3"/><net_sink comp="1525" pin=0"/></net>

<net id="1529"><net_src comp="1525" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="1533"><net_src comp="1285" pin="3"/><net_sink comp="1530" pin=0"/></net>

<net id="1534"><net_src comp="1530" pin="1"/><net_sink comp="427" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: nn_inference : input_img | {3 4 5 }
	Port: nn_inference : weights_layer1_weights_V | {3 4 5 }
	Port: nn_inference : weights_layer2_weights_V | {13 14 15 }
  - Chain level:
	State 1
		temp_output_0_V_addr : 1
		store_ln731 : 2
		temp_output2_0_V_addr : 1
		store_ln731 : 2
	State 2
		add_ln6 : 1
		icmp_ln6 : 1
		br_ln6 : 2
		zext_ln6 : 1
		zext_ln6_1 : 1
	State 3
		icmp_ln10 : 1
		br_ln10 : 2
		add_ln10 : 1
		k_cast14 : 1
		tmp_2 : 1
		tmp_3 : 1
		zext_ln1118 : 2
		add_ln1118 : 3
		add_ln1118_1 : 4
		zext_ln1118_1 : 5
		weights_layer1_weights_V_addr : 6
		input_img_addr : 2
		input_img_load : 3
		weights_layer1_weights_V_load : 7
		or_ln10 : 1
	State 4
		r_V : 1
		sext_ln1115 : 2
		sext_ln1118 : 1
		r_V_1 : 3
		trunc_ln1192 : 4
		tmp_8 : 4
		zext_ln1118_2 : 1
		add_ln1118_2 : 2
		add_ln1118_3 : 3
		zext_ln1118_3 : 4
		weights_layer1_weights_V_addr_1 : 5
		input_img_addr_1 : 1
		input_img_load_1 : 2
		weights_layer1_weights_V_load_1 : 6
	State 5
		ret_V : 1
		sum_V : 2
		sum_V_11 : 3
		r_V_2 : 1
		sext_ln1115_1 : 2
		sext_ln1118_1 : 1
		r_V_3 : 3
		lhs_3 : 4
		trunc_ln1192_1 : 4
		ret_V_1 : 5
		sum_V_2 : 6
		tmp_9 : 4
		zext_ln415_1 : 5
		sum_V_4 : 7
	State 6
		store_ln15 : 1
	State 7
		add_ln48 : 1
		icmp_ln48 : 1
		br_ln48 : 2
		i_cast : 1
		temp_output_0_V_addr_1 : 2
		p_Val2_2 : 3
	State 8
		icmp_ln885 : 1
		br_ln885 : 2
		p_Result_7 : 1
		tmp_V : 1
		tmp_V_2 : 2
		p_Result_s : 3
		p_Result_8 : 4
		l : 5
		sub_ln894 : 6
		trunc_ln894 : 7
		lsb_index : 7
		tmp_11 : 8
		icmp_ln896 : 9
		trunc_ln897 : 7
		sub_ln897 : 8
		zext_ln897 : 9
		lshr_ln897 : 10
		p_Result_4 : 11
		icmp_ln897 : 11
		tmp_12 : 8
		xor_ln899 : 9
		and_ln896 : 12
		add_ln899 : 8
		p_Result_3 : 9
		a : 12
		icmp_ln908 : 8
		add_ln908 : 7
		sub_ln909 : 7
		tobool34_i_i_i105 : 12
		trunc_ln893 : 6
	State 9
		lshr_ln908 : 1
		shl_ln909 : 1
		m_1 : 2
		m_3 : 3
		m : 4
		zext_ln912 : 5
		p_Result_5 : 4
		select_ln893 : 5
		add_ln915 : 6
		tmp : 7
		p_Result_9 : 8
		bitcast_ln734 : 9
		trunc_ln4 : 4
		icmp_ln1506 : 7
		icmp_ln1506_1 : 5
		tmp_1 : 10
	State 10
		and_ln1506 : 1
		br_ln50 : 1
	State 11
	State 12
		add_ln26 : 1
		icmp_ln26 : 1
		br_ln26 : 2
		zext_ln26 : 1
		zext_ln26_1 : 1
	State 13
		icmp_ln30 : 1
		br_ln30 : 2
		add_ln30 : 1
		k_1_cast16 : 1
		zext_ln1118_4 : 1
		tmp_6 : 1
		add_ln1118_4 : 2
		add_ln1118_5 : 3
		zext_ln1118_5 : 4
		weights_layer2_weights_V_addr : 5
		temp_output_0_V_addr_3 : 2
		r_V_4 : 3
		weights_layer2_weights_V_load : 6
		or_ln30 : 1
		zext_ln28 : 1
		temp_output_0_V_addr_4 : 2
		r_V_6 : 3
	State 14
		sext_ln1115_2 : 1
		sext_ln1118_2 : 1
		r_V_5 : 2
		trunc_ln1192_2 : 3
		tmp_14 : 3
		add_ln1118_6 : 1
		add_ln1118_7 : 2
		zext_ln1118_7 : 3
		weights_layer2_weights_V_addr_1 : 4
		weights_layer2_weights_V_load_1 : 5
	State 15
		ret_V_2 : 1
		sum_V_5 : 2
		sum_V_13 : 3
		sext_ln1118_3 : 1
		r_V_7 : 2
		lhs_7 : 4
		trunc_ln1192_3 : 3
		ret_V_3 : 5
		sum_V_7 : 6
		tmp_15 : 3
		zext_ln415_3 : 4
		sum_V_9 : 7
	State 16
		store_ln34 : 1
	State 17
		add_ln65 : 1
		icmp_ln65 : 1
		br_ln65 : 2
		trunc_ln67_cast : 1
		temp_output2_0_V_addr_1 : 2
		temp_output2_0_V_load : 3
	State 18
		icmp_ln1494 : 1
		select_ln67 : 2
		max_idx_1 : 2
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|          |      add_ln6_fu_451      |    0    |    0    |    14   |
|          |      add_ln10_fu_477     |    0    |    0    |    17   |
|          |     add_ln1118_fu_508    |    0    |    0    |    18   |
|          |    add_ln1118_1_fu_514   |    0    |    0    |    18   |
|          |    add_ln1118_2_fu_582   |    0    |    0    |    18   |
|          |    add_ln1118_3_fu_588   |    0    |    0    |    18   |
|          |       ret_V_fu_606       |    0    |    0    |    50   |
|          |      sum_V_11_fu_624     |    0    |    0    |    31   |
|          |      ret_V_1_fu_660      |    0    |    0    |    50   |
|          |      sum_V_4_fu_688      |    0    |    0    |    31   |
|          |      add_ln48_fu_694     |    0    |    0    |    14   |
|          |     lsb_index_fu_775     |    0    |    0    |    39   |
|          |     add_ln899_fu_849     |    0    |    0    |    31   |
|    add   |     add_ln908_fu_875     |    0    |    0    |    39   |
|          |        m_3_fu_928        |    0    |    0    |    71   |
|          |     add_ln915_fu_969     |    0    |    0    |    18   |
|          |     add_ln26_fu_1031     |    0    |    0    |    10   |
|          |     add_ln30_fu_1057     |    0    |    0    |    14   |
|          |   add_ln1118_4_fu_1080   |    0    |    0    |    18   |
|          |   add_ln1118_5_fu_1086   |    0    |    0    |    18   |
|          |   add_ln1118_6_fu_1143   |    0    |    0    |    18   |
|          |   add_ln1118_7_fu_1149   |    0    |    0    |    18   |
|          |      ret_V_2_fu_1167     |    0    |    0    |    50   |
|          |     sum_V_13_fu_1185     |    0    |    0    |    31   |
|          |      ret_V_3_fu_1216     |    0    |    0    |    50   |
|          |      sum_V_9_fu_1244     |    0    |    0    |    31   |
|          |     add_ln65_fu_1250     |    0    |    0    |    10   |
|----------|--------------------------|---------|---------|---------|
|          |      icmp_ln6_fu_457     |    0    |    0    |    10   |
|          |     icmp_ln10_fu_471     |    0    |    0    |    11   |
|          |     icmp_ln48_fu_700     |    0    |    0    |    10   |
|          |     icmp_ln885_fu_711    |    0    |    0    |    16   |
|          |     icmp_ln896_fu_791    |    0    |    0    |    19   |
|          |     icmp_ln897_fu_823    |    0    |    0    |    16   |
|   icmp   |     icmp_ln908_fu_869    |    0    |    0    |    20   |
|          |    icmp_ln1506_fu_1009   |    0    |    0    |    11   |
|          |   icmp_ln1506_1_fu_1015  |    0    |    0    |    24   |
|          |     icmp_ln26_fu_1037    |    0    |    0    |    8    |
|          |     icmp_ln30_fu_1051    |    0    |    0    |    10   |
|          |     icmp_ln65_fu_1256    |    0    |    0    |    8    |
|          |    icmp_ln1494_fu_1267   |    0    |    0    |    16   |
|----------|--------------------------|---------|---------|---------|
|          |       r_V_1_fu_542       |    2    |    0    |    39   |
|    mul   |       r_V_3_fu_642       |    2    |    0    |    39   |
|          |       r_V_5_fu_1115      |    2    |    0    |    39   |
|          |       r_V_7_fu_1198      |    2    |    0    |    39   |
|----------|--------------------------|---------|---------|---------|
|          |      tmp_V_2_fu_731      |    0    |    0    |    24   |
|          |        m_1_fu_918        |    0    |    0    |    56   |
|  select  |    select_ln893_fu_956   |    0    |    0    |    10   |
|          |    select_ln67_fu_1273   |    0    |    0    |    24   |
|          |     max_idx_1_fu_1285    |    0    |    0    |    32   |
|----------|--------------------------|---------|---------|---------|
|          |       tmp_V_fu_725       |    0    |    0    |    31   |
|          |     sub_ln894_fu_765     |    0    |    0    |    39   |
|    sub   |     sub_ln897_fu_801     |    0    |    0    |    12   |
|          |     sub_ln909_fu_881     |    0    |    0    |    39   |
|          |     sub_ln915_fu_964     |    0    |    0    |    18   |
|----------|--------------------------|---------|---------|---------|
|   lshr   |     lshr_ln897_fu_811    |    0    |    0    |    11   |
|          |     lshr_ln908_fu_903    |    0    |    0    |   100   |
|----------|--------------------------|---------|---------|---------|
|    shl   |     shl_ln909_fu_912     |    0    |    0    |   100   |
|----------|--------------------------|---------|---------|---------|
|          |     p_Result_4_fu_817    |    0    |    0    |    24   |
|    and   |     and_ln896_fu_843     |    0    |    0    |    2    |
|          | tobool34_i_i_i105_fu_887 |    0    |    0    |    2    |
|          |    and_ln1506_fu_1025    |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|          |      or_ln10_fu_524      |    0    |    0    |    0    |
|    or    |         a_fu_863         |    0    |    0    |    2    |
|          |     or_ln1506_fu_1021    |    0    |    0    |    2    |
|          |      or_ln30_fu_1096     |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|    xor   |     xor_ln899_fu_837     |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|   dcmp   |        grp_fu_446        |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |      zext_ln6_fu_463     |    0    |    0    |    0    |
|          |     zext_ln6_1_fu_467    |    0    |    0    |    0    |
|          |      k_cast14_fu_483     |    0    |    0    |    0    |
|          |    zext_ln1118_fu_504    |    0    |    0    |    0    |
|          |   zext_ln1118_1_fu_519   |    0    |    0    |    0    |
|          |      zext_ln8_fu_560     |    0    |    0    |    0    |
|          |   zext_ln1118_2_fu_578   |    0    |    0    |    0    |
|          |   zext_ln1118_3_fu_593   |    0    |    0    |    0    |
|          |     zext_ln415_fu_621    |    0    |    0    |    0    |
|          |    zext_ln415_1_fu_684   |    0    |    0    |    0    |
|          |       i_cast_fu_706      |    0    |    0    |    0    |
|          |     zext_ln897_fu_807    |    0    |    0    |    0    |
|          |     zext_ln907_fu_897    |    0    |    0    |    0    |
|          |     zext_ln908_fu_900    |    0    |    0    |    0    |
|   zext   |     zext_ln909_fu_909    |    0    |    0    |    0    |
|          |     zext_ln911_fu_925    |    0    |    0    |    0    |
|          |     zext_ln912_fu_944    |    0    |    0    |    0    |
|          |     zext_ln26_fu_1043    |    0    |    0    |    0    |
|          |    zext_ln26_1_fu_1047   |    0    |    0    |    0    |
|          |    k_1_cast16_fu_1063    |    0    |    0    |    0    |
|          |   zext_ln1118_4_fu_1068  |    0    |    0    |    0    |
|          |   zext_ln1118_5_fu_1091  |    0    |    0    |    0    |
|          |     zext_ln28_fu_1102    |    0    |    0    |    0    |
|          |   zext_ln1118_6_fu_1133  |    0    |    0    |    0    |
|          |   zext_ln1118_7_fu_1154  |    0    |    0    |    0    |
|          |   zext_ln415_2_fu_1182   |    0    |    0    |    0    |
|          |   zext_ln415_3_fu_1240   |    0    |    0    |    0    |
|          |  trunc_ln67_cast_fu_1262 |    0    |    0    |    0    |
|          |     zext_ln67_fu_1281    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |       tmp_2_fu_488       |    0    |    0    |    0    |
|          |       tmp_3_fu_496       |    0    |    0    |    0    |
|          |       tmp_4_fu_564       |    0    |    0    |    0    |
|          |       tmp_5_fu_571       |    0    |    0    |    0    |
|          |       lhs_1_fu_598       |    0    |    0    |    0    |
|bitconcatenate|       lhs_3_fu_648       |    0    |    0    |    0    |
|          |     p_Result_8_fu_749    |    0    |    0    |    0    |
|          |        tmp_fu_975        |    0    |    0    |    0    |
|          |       tmp_6_fu_1072      |    0    |    0    |    0    |
|          |       tmp_7_fu_1136      |    0    |    0    |    0    |
|          |       lhs_5_fu_1159      |    0    |    0    |    0    |
|          |       lhs_7_fu_1204      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |        r_V_fu_530        |    0    |    0    |    0    |
|          |    trunc_ln1192_fu_548   |    0    |    0    |    0    |
|          |       r_V_2_fu_630       |    0    |    0    |    0    |
|          |   trunc_ln1192_1_fu_656  |    0    |    0    |    0    |
|   trunc  |    trunc_ln894_fu_771    |    0    |    0    |    0    |
|          |    trunc_ln897_fu_797    |    0    |    0    |    0    |
|          |    trunc_ln893_fu_893    |    0    |    0    |    0    |
|          |  trunc_ln1192_2_fu_1121  |    0    |    0    |    0    |
|          |  trunc_ln1192_3_fu_1212  |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |    sext_ln1115_fu_534    |    0    |    0    |    0    |
|          |    sext_ln1118_fu_538    |    0    |    0    |    0    |
|          |   sext_ln1115_1_fu_634   |    0    |    0    |    0    |
|   sext   |   sext_ln1118_1_fu_638   |    0    |    0    |    0    |
|          |   sext_ln1115_2_fu_1107  |    0    |    0    |    0    |
|          |   sext_ln1118_2_fu_1111  |    0    |    0    |    0    |
|          |   sext_ln1115_3_fu_1191  |    0    |    0    |    0    |
|          |   sext_ln1118_3_fu_1194  |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |       tmp_8_fu_552       |    0    |    0    |    0    |
|          |       tmp_9_fu_676       |    0    |    0    |    0    |
|          |     p_Result_7_fu_717    |    0    |    0    |    0    |
| bitselect|       tmp_12_fu_829      |    0    |    0    |    0    |
|          |     p_Result_3_fu_855    |    0    |    0    |    0    |
|          |     p_Result_5_fu_948    |    0    |    0    |    0    |
|          |      tmp_14_fu_1125      |    0    |    0    |    0    |
|          |      tmp_15_fu_1232      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |       sum_V_fu_611       |    0    |    0    |    0    |
|          |      sum_V_2_fu_666      |    0    |    0    |    0    |
|          |     p_Result_s_fu_739    |    0    |    0    |    0    |
|partselect|       tmp_11_fu_781      |    0    |    0    |    0    |
|          |         m_fu_934         |    0    |    0    |    0    |
|          |     trunc_ln4_fu_999     |    0    |    0    |    0    |
|          |      sum_V_5_fu_1172     |    0    |    0    |    0    |
|          |      sum_V_7_fu_1222     |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   cttz   |         l_fu_757         |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|  partset |     p_Result_9_fu_982    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    8    |    0    |   1612  |
|----------|--------------------------|---------|---------|---------|

Memories:
+------------------------+--------+--------+--------+
|                        |  BRAM  |   FF   |   LUT  |
+------------------------+--------+--------+--------+
|    temp_output2_0_V    |    0   |   48   |    2   |
|     temp_output_0_V    |    1   |    0   |    0   |
|weights_layer1_weights_V|   51   |    0   |    0   |
|weights_layer2_weights_V|    1   |    0   |    0   |
+------------------------+--------+--------+--------+
|          Total         |   53   |   48   |    2   |
+------------------------+--------+--------+--------+

* Register list:
+----------------------------------------+--------+
|                                        |   FF   |
+----------------------------------------+--------+
|            add_ln10_reg_1317           |   10   |
|            add_ln26_reg_1436           |    3   |
|            add_ln30_reg_1460           |    7   |
|            add_ln48_reg_1364           |    7   |
|            add_ln65_reg_1511           |    3   |
|            add_ln6_reg_1293            |    7   |
|           add_ln908_reg_1398           |   32   |
|         bitcast_ln734_reg_1418         |   64   |
|            empty_24_reg_435            |   24   |
|               i_1_reg_411              |    3   |
|                i_reg_365               |    7   |
|           icmp_ln10_reg_1313           |    1   |
|         icmp_ln1506_1_reg_1428         |    1   |
|          icmp_ln1506_reg_1423          |    1   |
|           icmp_ln26_reg_1441           |    1   |
|           icmp_ln30_reg_1456           |    1   |
|           icmp_ln48_reg_1369           |    1   |
|           icmp_ln65_reg_1516           |    1   |
|            icmp_ln6_reg_1298           |    1   |
|           icmp_ln885_reg_1379          |    1   |
|           icmp_ln908_reg_1393          |    1   |
|        input_img_addr_1_reg_1354       |   10   |
|         input_img_addr_reg_1327        |   10   |
|               j_1_reg_376              |    3   |
|                j_reg_330               |    7   |
|               k_1_reg_387              |    7   |
|                k_reg_341               |   10   |
|           max_idx_1_reg_1530           |   32   |
|             max_idx_reg_423            |   32   |
|            or_ln10_reg_1332            |   10   |
|            or_ln30_reg_1475            |    7   |
|           p_Result_7_reg_1383          |    1   |
|             r_V_6_reg_1501             |   24   |
|          select_ln67_reg_1525          |   24   |
|           sub_ln909_reg_1403           |   32   |
|            sum_V_10_reg_352            |   24   |
|            sum_V_12_reg_398            |   24   |
|            sum_V_4_reg_1359            |   24   |
|            sum_V_9_reg_1506            |   24   |
|    temp_output2_0_V_addr_1_reg_1520    |    3   |
|     temp_output_0_V_addr_1_reg_1373    |    7   |
|     temp_output_0_V_addr_3_reg_1470    |    7   |
|     temp_output_0_V_addr_4_reg_1481    |    7   |
|             tmp_14_reg_1491            |    1   |
|             tmp_8_reg_1344             |    1   |
|            tmp_V_2_reg_1388            |   24   |
|       tobool34_i_i_i105_reg_1408       |    1   |
|         trunc_ln1192_2_reg_1486        |   43   |
|          trunc_ln1192_reg_1339         |   43   |
|          trunc_ln893_reg_1413          |   11   |
|weights_layer1_weights_V_addr_1_reg_1349|   16   |
| weights_layer1_weights_V_addr_reg_1322 |   16   |
|weights_layer2_weights_V_addr_1_reg_1496|    9   |
| weights_layer2_weights_V_addr_reg_1465 |    9   |
|          zext_ln26_1_reg_1450          |    9   |
|           zext_ln26_reg_1445           |   64   |
|           zext_ln6_1_reg_1307          |   16   |
|            zext_ln6_reg_1302           |   64   |
+----------------------------------------+--------+
|                  Total                 |   833  |
+----------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_186 |  p0  |   5  |   7  |   35   ||    26   |
| grp_access_fu_186 |  p1  |   3  |  24  |   72   ||    9    |
| grp_access_fu_186 |  p2  |   4  |   0  |    0   ||    20   |
| grp_access_fu_201 |  p0  |   4  |   3  |   12   ||    20   |
| grp_access_fu_201 |  p1  |   2  |  24  |   48   ||    9    |
| grp_access_fu_222 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_222 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_232 |  p0  |   2  |  16  |   32   ||    9    |
| grp_access_fu_232 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_291 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_291 |  p2  |   2  |   0  |    0   ||    9    |
|  sum_V_10_reg_352 |  p0  |   2  |  24  |   48   ||    9    |
|  sum_V_12_reg_398 |  p0  |   2  |  24  |   48   ||    9    |
|    i_1_reg_411    |  p0  |   2  |   3  |    6   ||    9    |
|  max_idx_reg_423  |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_446    |  p0  |   2  |  64  |   128  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   531  ||  8.288  ||   183   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    8   |    -   |    0   |  1612  |
|   Memory  |   53   |    -   |    -   |   48   |    2   |
|Multiplexer|    -   |    -   |    8   |    -   |   183  |
|  Register |    -   |    -   |    -   |   833  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   53   |    8   |    8   |   881  |  1797  |
+-----------+--------+--------+--------+--------+--------+
