Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2_sdx (lin64) Build 1972098 Wed Aug 23 11:34:38 MDT 2017
| Date         : Fri Dec  1 14:43:03 2017
| Host         : aerotennaKS running 64-bit unknown
| Command      : report_methodology -file ocpoc_top_methodology_drc_routed.rpt -rpx ocpoc_top_methodology_drc_routed.rpx
| Design       : ocpoc_top
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 35
+-----------+----------+----------------------------------------------------+------------+
| Rule      | Severity | Description                                        | Violations |
+-----------+----------+----------------------------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay                      | 33         |
| TIMING-37 | Warning  | Bus skew constraint applied on signals with fanout | 2          |
+-----------+----------+----------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on IIC_PL_0_scl_io relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on IIC_PL_0_sda_io relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on IIC_PL_1_scl_io relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on IIC_PL_1_sda_io relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on IIC_PL_2_scl_io relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on IIC_PL_2_sda_io relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on IIC_PL_3_scl_io relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on IIC_PL_3_sda_io relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on UART_PL_1_rxd relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on UART_PL_2_rxd relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on UART_PL_3_rxd relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on UART_PL_5_rxd relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on UART_PL_6_rxd relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on UART_PL_7_rxd relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on sbus_in relative to clock(s) clk_fpga_0 clk_fpga_1 
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on UART_PL_1_txd relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on UART_PL_2_txd relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on UART_PL_3_txd relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on UART_PL_5_txd relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on UART_PL_6_txd relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on UART_PL_7_txd relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on pwm_0 relative to clock(s) clk_fpga_1 
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on pwm_1 relative to clock(s) clk_fpga_1 
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on pwm_10 relative to clock(s) clk_fpga_1 
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on pwm_11 relative to clock(s) clk_fpga_1 
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on pwm_2 relative to clock(s) clk_fpga_1 
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on pwm_3 relative to clock(s) clk_fpga_1 
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on pwm_4 relative to clock(s) clk_fpga_1 
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on pwm_5 relative to clock(s) clk_fpga_1 
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on pwm_6 relative to clock(s) clk_fpga_1 
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on pwm_7 relative to clock(s) clk_fpga_1 
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on pwm_8 relative to clock(s) clk_fpga_1 
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on pwm_9 relative to clock(s) clk_fpga_1 
Related violations: <none>

TIMING-37#1 Warning
Bus skew constraint applied on signals with fanout  
Bus skew constraint is not recommended on signals that have a fanout (see constraint position 12 in the Timing Constraint window in Vivado IDE)
Related violations: <none>

TIMING-37#2 Warning
Bus skew constraint applied on signals with fanout  
Bus skew constraint is not recommended on signals that have a fanout (see constraint position 22 in the Timing Constraint window in Vivado IDE)
Related violations: <none>


