
Demo6_1_Mutex.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006c34  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000254  08006dc4  08006dc4  00007dc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007018  08007018  0000906c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007018  08007018  00008018  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007020  08007020  0000906c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007020  08007020  00008020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007024  08007024  00008024  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  08007028  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000906c  2**0
                  CONTENTS
 10 .bss          00004bf8  2000006c  2000006c  0000906c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20004c64  20004c64  0000906c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000906c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00018b64  00000000  00000000  0000909c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003782  00000000  00000000  00021c00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000014e0  00000000  00000000  00025388  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001021  00000000  00000000  00026868  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002467b  00000000  00000000  00027889  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00017b19  00000000  00000000  0004bf04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d78db  00000000  00000000  00063a1d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0013b2f8  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005e98  00000000  00000000  0013b33c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006b  00000000  00000000  001411d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000006c 	.word	0x2000006c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006dac 	.word	0x08006dac

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000070 	.word	0x20000070
 80001cc:	08006dac 	.word	0x08006dac

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 800059c:	b580      	push	{r7, lr}
 800059e:	af00      	add	r7, sp, #0
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of token */
  tokenHandle = osSemaphoreNew(1, 1, &token_attributes);
 80005a0:	4a10      	ldr	r2, [pc, #64]	@ (80005e4 <MX_FREERTOS_Init+0x48>)
 80005a2:	2101      	movs	r1, #1
 80005a4:	2001      	movs	r0, #1
 80005a6:	f002 fc03 	bl	8002db0 <osSemaphoreNew>
 80005aa:	4603      	mov	r3, r0
 80005ac:	4a0e      	ldr	r2, [pc, #56]	@ (80005e8 <MX_FREERTOS_Init+0x4c>)
 80005ae:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of Task_High */
  Task_HighHandle = osThreadNew(AppTask_High, NULL, &Task_High_attributes);
 80005b0:	4a0e      	ldr	r2, [pc, #56]	@ (80005ec <MX_FREERTOS_Init+0x50>)
 80005b2:	2100      	movs	r1, #0
 80005b4:	480e      	ldr	r0, [pc, #56]	@ (80005f0 <MX_FREERTOS_Init+0x54>)
 80005b6:	f002 fb69 	bl	8002c8c <osThreadNew>
 80005ba:	4603      	mov	r3, r0
 80005bc:	4a0d      	ldr	r2, [pc, #52]	@ (80005f4 <MX_FREERTOS_Init+0x58>)
 80005be:	6013      	str	r3, [r2, #0]

  /* creation of Task_Middle */
  Task_MiddleHandle = osThreadNew(AppTask_Middle, NULL, &Task_Middle_attributes);
 80005c0:	4a0d      	ldr	r2, [pc, #52]	@ (80005f8 <MX_FREERTOS_Init+0x5c>)
 80005c2:	2100      	movs	r1, #0
 80005c4:	480d      	ldr	r0, [pc, #52]	@ (80005fc <MX_FREERTOS_Init+0x60>)
 80005c6:	f002 fb61 	bl	8002c8c <osThreadNew>
 80005ca:	4603      	mov	r3, r0
 80005cc:	4a0c      	ldr	r2, [pc, #48]	@ (8000600 <MX_FREERTOS_Init+0x64>)
 80005ce:	6013      	str	r3, [r2, #0]

  /* creation of Task_Low */
  Task_LowHandle = osThreadNew(AppTask_Low, NULL, &Task_Low_attributes);
 80005d0:	4a0c      	ldr	r2, [pc, #48]	@ (8000604 <MX_FREERTOS_Init+0x68>)
 80005d2:	2100      	movs	r1, #0
 80005d4:	480c      	ldr	r0, [pc, #48]	@ (8000608 <MX_FREERTOS_Init+0x6c>)
 80005d6:	f002 fb59 	bl	8002c8c <osThreadNew>
 80005da:	4603      	mov	r3, r0
 80005dc:	4a0b      	ldr	r2, [pc, #44]	@ (800060c <MX_FREERTOS_Init+0x70>)
 80005de:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 80005e0:	bf00      	nop
 80005e2:	bd80      	pop	{r7, pc}
 80005e4:	08006fbc 	.word	0x08006fbc
 80005e8:	20000094 	.word	0x20000094
 80005ec:	08006f50 	.word	0x08006f50
 80005f0:	08000611 	.word	0x08000611
 80005f4:	20000088 	.word	0x20000088
 80005f8:	08006f74 	.word	0x08006f74
 80005fc:	08000685 	.word	0x08000685
 8000600:	2000008c 	.word	0x2000008c
 8000604:	08006f98 	.word	0x08006f98
 8000608:	080006d1 	.word	0x080006d1
 800060c:	20000090 	.word	0x20000090

08000610 <AppTask_High>:
  * it sends a message and then enters the blocking state for 500ms.
  *
 */
/* USER CODE END Header_AppTask_High */
void AppTask_High(void *argument)
{
 8000610:	b5b0      	push	{r4, r5, r7, lr}
 8000612:	b092      	sub	sp, #72	@ 0x48
 8000614:	af00      	add	r7, sp, #0
 8000616:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN AppTask_High */
  /* Infinite loop */
	uint8_t strHigh[]="Task_High takes token, sends a message, then releases it.\r\n";
 8000618:	4b17      	ldr	r3, [pc, #92]	@ (8000678 <AppTask_High+0x68>)
 800061a:	f107 040c 	add.w	r4, r7, #12
 800061e:	461d      	mov	r5, r3
 8000620:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000622:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000624:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000626:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000628:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800062a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800062c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000630:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	for(;;)
	{
		if (xSemaphoreTake(tokenHandle, portMAX_DELAY)==pdTRUE)  //Get the semaphore.
 8000634:	4b11      	ldr	r3, [pc, #68]	@ (800067c <AppTask_High+0x6c>)
 8000636:	681b      	ldr	r3, [r3, #0]
 8000638:	f04f 31ff 	mov.w	r1, #4294967295
 800063c:	4618      	mov	r0, r3
 800063e:	f003 f95f 	bl	8003900 <xQueueSemaphoreTake>
 8000642:	4603      	mov	r3, r0
 8000644:	2b01      	cmp	r3, #1
 8000646:	d111      	bne.n	800066c <AppTask_High+0x5c>
		{
			HAL_UART_Transmit(&huart3,strHigh,sizeof(strHigh),300);
 8000648:	f107 010c 	add.w	r1, r7, #12
 800064c:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 8000650:	223c      	movs	r2, #60	@ 0x3c
 8000652:	480b      	ldr	r0, [pc, #44]	@ (8000680 <AppTask_High+0x70>)
 8000654:	f001 fed0 	bl	80023f8 <HAL_UART_Transmit>
			HAL_Delay(10);								//Delay is required, otherwise the \n cannot be output normally.
 8000658:	200a      	movs	r0, #10
 800065a:	f000 fcaf 	bl	8000fbc <HAL_Delay>
			xSemaphoreGive(tokenHandle);	//Release semaphore.
 800065e:	4b07      	ldr	r3, [pc, #28]	@ (800067c <AppTask_High+0x6c>)
 8000660:	6818      	ldr	r0, [r3, #0]
 8000662:	2300      	movs	r3, #0
 8000664:	2200      	movs	r2, #0
 8000666:	2100      	movs	r1, #0
 8000668:	f002 fec8 	bl	80033fc <xQueueGenericSend>
		}
		vTaskDelay(500);
 800066c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000670:	f003 fde8 	bl	8004244 <vTaskDelay>
		if (xSemaphoreTake(tokenHandle, portMAX_DELAY)==pdTRUE)  //Get the semaphore.
 8000674:	e7de      	b.n	8000634 <AppTask_High+0x24>
 8000676:	bf00      	nop
 8000678:	08006df0 	.word	0x08006df0
 800067c:	20000094 	.word	0x20000094
 8000680:	200000e4 	.word	0x200000e4

08000684 <AppTask_Middle>:
 * send a message, and then enter the blocking state for 500ms.
 *
 */
/* USER CODE END Header_AppTask_Middle */
void AppTask_Middle(void *argument)
{
 8000684:	b5b0      	push	{r4, r5, r7, lr}
 8000686:	b08c      	sub	sp, #48	@ 0x30
 8000688:	af00      	add	r7, sp, #0
 800068a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN AppTask_Middle */
  /* Infinite loop */
	uint8_t strMid[]="Task_Middle is running without token.\r\n";
 800068c:	4b0e      	ldr	r3, [pc, #56]	@ (80006c8 <AppTask_Middle+0x44>)
 800068e:	f107 0408 	add.w	r4, r7, #8
 8000692:	461d      	mov	r5, r3
 8000694:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000696:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000698:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800069a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800069c:	e895 0003 	ldmia.w	r5, {r0, r1}
 80006a0:	e884 0003 	stmia.w	r4, {r0, r1}
	for(;;)
	{
		HAL_UART_Transmit(&huart3,strMid,sizeof(strMid),300);
 80006a4:	f107 0108 	add.w	r1, r7, #8
 80006a8:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 80006ac:	2228      	movs	r2, #40	@ 0x28
 80006ae:	4807      	ldr	r0, [pc, #28]	@ (80006cc <AppTask_Middle+0x48>)
 80006b0:	f001 fea2 	bl	80023f8 <HAL_UART_Transmit>
		HAL_Delay(10);
 80006b4:	200a      	movs	r0, #10
 80006b6:	f000 fc81 	bl	8000fbc <HAL_Delay>
		vTaskDelay(400);
 80006ba:	f44f 70c8 	mov.w	r0, #400	@ 0x190
 80006be:	f003 fdc1 	bl	8004244 <vTaskDelay>
		HAL_UART_Transmit(&huart3,strMid,sizeof(strMid),300);
 80006c2:	bf00      	nop
 80006c4:	e7ee      	b.n	80006a4 <AppTask_Middle+0x20>
 80006c6:	bf00      	nop
 80006c8:	08006e2c 	.word	0x08006e2c
 80006cc:	200000e4 	.word	0x200000e4

080006d0 <AppTask_Low>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_AppTask_Low */
void AppTask_Low(void *argument)
{
 80006d0:	b5b0      	push	{r4, r5, r7, lr}
 80006d2:	b08e      	sub	sp, #56	@ 0x38
 80006d4:	af00      	add	r7, sp, #0
 80006d6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN AppTask_Low */
  /* Infinite loop */
	uint8_t str1[]="Task_Low take token.\r\n";
 80006d8:	4b23      	ldr	r3, [pc, #140]	@ (8000768 <AppTask_Low+0x98>)
 80006da:	f107 0420 	add.w	r4, r7, #32
 80006de:	461d      	mov	r5, r3
 80006e0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006e2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80006e4:	e895 0003 	ldmia.w	r5, {r0, r1}
 80006e8:	6020      	str	r0, [r4, #0]
 80006ea:	3404      	adds	r4, #4
 80006ec:	8021      	strh	r1, [r4, #0]
 80006ee:	3402      	adds	r4, #2
 80006f0:	0c0b      	lsrs	r3, r1, #16
 80006f2:	7023      	strb	r3, [r4, #0]
	uint8_t str2[]="Task_Low give token.\r\n";
 80006f4:	4b1d      	ldr	r3, [pc, #116]	@ (800076c <AppTask_Low+0x9c>)
 80006f6:	f107 0408 	add.w	r4, r7, #8
 80006fa:	461d      	mov	r5, r3
 80006fc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006fe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000700:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000704:	6020      	str	r0, [r4, #0]
 8000706:	3404      	adds	r4, #4
 8000708:	8021      	strh	r1, [r4, #0]
 800070a:	3402      	adds	r4, #2
 800070c:	0c0b      	lsrs	r3, r1, #16
 800070e:	7023      	strb	r3, [r4, #0]
 	for(;;)
 	{
		if (xSemaphoreTake(tokenHandle, pdMS_TO_TICKS(200))==pdTRUE)
 8000710:	4b17      	ldr	r3, [pc, #92]	@ (8000770 <AppTask_Low+0xa0>)
 8000712:	681b      	ldr	r3, [r3, #0]
 8000714:	21c8      	movs	r1, #200	@ 0xc8
 8000716:	4618      	mov	r0, r3
 8000718:	f003 f8f2 	bl	8003900 <xQueueSemaphoreTake>
 800071c:	4603      	mov	r3, r0
 800071e:	2b01      	cmp	r3, #1
 8000720:	d11d      	bne.n	800075e <AppTask_Low+0x8e>
		{
			HAL_UART_Transmit(&huart3,str1,sizeof(str1),300);
 8000722:	f107 0120 	add.w	r1, r7, #32
 8000726:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 800072a:	2217      	movs	r2, #23
 800072c:	4811      	ldr	r0, [pc, #68]	@ (8000774 <AppTask_Low+0xa4>)
 800072e:	f001 fe63 	bl	80023f8 <HAL_UART_Transmit>
			HAL_Delay(1000);	//Continuous delay, but no semaphore is released, and the task will be preempted by Task_Middle during this period.
 8000732:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000736:	f000 fc41 	bl	8000fbc <HAL_Delay>
			HAL_UART_Transmit(&huart3,str2,sizeof(str2),300);
 800073a:	f107 0108 	add.w	r1, r7, #8
 800073e:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 8000742:	2217      	movs	r2, #23
 8000744:	480b      	ldr	r0, [pc, #44]	@ (8000774 <AppTask_Low+0xa4>)
 8000746:	f001 fe57 	bl	80023f8 <HAL_UART_Transmit>
			HAL_Delay(10);
 800074a:	200a      	movs	r0, #10
 800074c:	f000 fc36 	bl	8000fbc <HAL_Delay>
			xSemaphoreGive(tokenHandle);
 8000750:	4b07      	ldr	r3, [pc, #28]	@ (8000770 <AppTask_Low+0xa0>)
 8000752:	6818      	ldr	r0, [r3, #0]
 8000754:	2300      	movs	r3, #0
 8000756:	2200      	movs	r2, #0
 8000758:	2100      	movs	r1, #0
 800075a:	f002 fe4f 	bl	80033fc <xQueueGenericSend>
		}
		vTaskDelay(20);
 800075e:	2014      	movs	r0, #20
 8000760:	f003 fd70 	bl	8004244 <vTaskDelay>
		if (xSemaphoreTake(tokenHandle, pdMS_TO_TICKS(200))==pdTRUE)
 8000764:	e7d4      	b.n	8000710 <AppTask_Low+0x40>
 8000766:	bf00      	nop
 8000768:	08006e54 	.word	0x08006e54
 800076c:	08006e6c 	.word	0x08006e6c
 8000770:	20000094 	.word	0x20000094
 8000774:	200000e4 	.word	0x200000e4

08000778 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000778:	b480      	push	{r7}
 800077a:	b085      	sub	sp, #20
 800077c:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800077e:	2300      	movs	r3, #0
 8000780:	60fb      	str	r3, [r7, #12]
 8000782:	4b17      	ldr	r3, [pc, #92]	@ (80007e0 <MX_GPIO_Init+0x68>)
 8000784:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000786:	4a16      	ldr	r2, [pc, #88]	@ (80007e0 <MX_GPIO_Init+0x68>)
 8000788:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800078c:	6313      	str	r3, [r2, #48]	@ 0x30
 800078e:	4b14      	ldr	r3, [pc, #80]	@ (80007e0 <MX_GPIO_Init+0x68>)
 8000790:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000792:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000796:	60fb      	str	r3, [r7, #12]
 8000798:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800079a:	2300      	movs	r3, #0
 800079c:	60bb      	str	r3, [r7, #8]
 800079e:	4b10      	ldr	r3, [pc, #64]	@ (80007e0 <MX_GPIO_Init+0x68>)
 80007a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007a2:	4a0f      	ldr	r2, [pc, #60]	@ (80007e0 <MX_GPIO_Init+0x68>)
 80007a4:	f043 0302 	orr.w	r3, r3, #2
 80007a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80007aa:	4b0d      	ldr	r3, [pc, #52]	@ (80007e0 <MX_GPIO_Init+0x68>)
 80007ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007ae:	f003 0302 	and.w	r3, r3, #2
 80007b2:	60bb      	str	r3, [r7, #8]
 80007b4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007b6:	2300      	movs	r3, #0
 80007b8:	607b      	str	r3, [r7, #4]
 80007ba:	4b09      	ldr	r3, [pc, #36]	@ (80007e0 <MX_GPIO_Init+0x68>)
 80007bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007be:	4a08      	ldr	r2, [pc, #32]	@ (80007e0 <MX_GPIO_Init+0x68>)
 80007c0:	f043 0301 	orr.w	r3, r3, #1
 80007c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80007c6:	4b06      	ldr	r3, [pc, #24]	@ (80007e0 <MX_GPIO_Init+0x68>)
 80007c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007ca:	f003 0301 	and.w	r3, r3, #1
 80007ce:	607b      	str	r3, [r7, #4]
 80007d0:	687b      	ldr	r3, [r7, #4]

}
 80007d2:	bf00      	nop
 80007d4:	3714      	adds	r7, #20
 80007d6:	46bd      	mov	sp, r7
 80007d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007dc:	4770      	bx	lr
 80007de:	bf00      	nop
 80007e0:	40023800 	.word	0x40023800

080007e4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80007e4:	b5b0      	push	{r4, r5, r7, lr}
 80007e6:	b0a8      	sub	sp, #160	@ 0xa0
 80007e8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007ea:	f000 fba5 	bl	8000f38 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007ee:	f000 f8b3 	bl	8000958 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80007f2:	f7ff ffc1 	bl	8000778 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 80007f6:	f000 fb03 	bl	8000e00 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  // start menu
  uint8_t startstr[] = "Demo6_1:Priority inversion.\r\n";
 80007fa:	4b4f      	ldr	r3, [pc, #316]	@ (8000938 <main+0x154>)
 80007fc:	f107 0480 	add.w	r4, r7, #128	@ 0x80
 8000800:	461d      	mov	r5, r3
 8000802:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000804:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000806:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800080a:	c407      	stmia	r4!, {r0, r1, r2}
 800080c:	8023      	strh	r3, [r4, #0]
  HAL_UART_Transmit(&huart3,startstr,sizeof(startstr),0xFFFF);
 800080e:	f107 0180 	add.w	r1, r7, #128	@ 0x80
 8000812:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000816:	221e      	movs	r2, #30
 8000818:	4848      	ldr	r0, [pc, #288]	@ (800093c <main+0x158>)
 800081a:	f001 fded 	bl	80023f8 <HAL_UART_Transmit>

  uint8_t startstr1[] = "Using binary semaphore.\r\n";
 800081e:	4b48      	ldr	r3, [pc, #288]	@ (8000940 <main+0x15c>)
 8000820:	f107 0464 	add.w	r4, r7, #100	@ 0x64
 8000824:	461d      	mov	r5, r3
 8000826:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000828:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800082a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800082e:	c403      	stmia	r4!, {r0, r1}
 8000830:	8022      	strh	r2, [r4, #0]
  HAL_UART_Transmit(&huart3,startstr1,sizeof(startstr1),0xFFFF);
 8000832:	f107 0164 	add.w	r1, r7, #100	@ 0x64
 8000836:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800083a:	221a      	movs	r2, #26
 800083c:	483f      	ldr	r0, [pc, #252]	@ (800093c <main+0x158>)
 800083e:	f001 fddb 	bl	80023f8 <HAL_UART_Transmit>

  // transmit 32bit BaudRate，process low 16b only.
  uint8_t startstr2[] = "Baud Rate = ";
 8000842:	4b40      	ldr	r3, [pc, #256]	@ (8000944 <main+0x160>)
 8000844:	f107 0454 	add.w	r4, r7, #84	@ 0x54
 8000848:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800084a:	c407      	stmia	r4!, {r0, r1, r2}
 800084c:	7023      	strb	r3, [r4, #0]
  HAL_UART_Transmit(&huart3,startstr2,sizeof(startstr2),0xFFFF);
 800084e:	f107 0154 	add.w	r1, r7, #84	@ 0x54
 8000852:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000856:	220d      	movs	r2, #13
 8000858:	4838      	ldr	r0, [pc, #224]	@ (800093c <main+0x158>)
 800085a:	f001 fdcd 	bl	80023f8 <HAL_UART_Transmit>

  uint16_t high8Bits = HexToASCII((huart3.Init.BaudRate>>8) & 0xFF); 		//high 8bit
 800085e:	4b37      	ldr	r3, [pc, #220]	@ (800093c <main+0x158>)
 8000860:	685b      	ldr	r3, [r3, #4]
 8000862:	0a1b      	lsrs	r3, r3, #8
 8000864:	b2db      	uxtb	r3, r3
 8000866:	4618      	mov	r0, r3
 8000868:	f000 f8f2 	bl	8000a50 <HexToASCII>
 800086c:	4603      	mov	r3, r0
 800086e:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52
  uint16_t low8Bits = HexToASCII(huart3.Init.BaudRate & 0xFF); 				//low 8bit
 8000872:	4b32      	ldr	r3, [pc, #200]	@ (800093c <main+0x158>)
 8000874:	685b      	ldr	r3, [r3, #4]
 8000876:	b2db      	uxtb	r3, r3
 8000878:	4618      	mov	r0, r3
 800087a:	f000 f8e9 	bl	8000a50 <HexToASCII>
 800087e:	4603      	mov	r3, r0
 8000880:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

  HAL_UART_Transmit(&huart3,&high8Bits,2,100);										//transmit high 8 bit
 8000884:	f107 0152 	add.w	r1, r7, #82	@ 0x52
 8000888:	2364      	movs	r3, #100	@ 0x64
 800088a:	2202      	movs	r2, #2
 800088c:	482b      	ldr	r0, [pc, #172]	@ (800093c <main+0x158>)
 800088e:	f001 fdb3 	bl	80023f8 <HAL_UART_Transmit>
  HAL_UART_Transmit(&huart3,&low8Bits,2,100);										//transmit low 8 bit
 8000892:	f107 0150 	add.w	r1, r7, #80	@ 0x50
 8000896:	2364      	movs	r3, #100	@ 0x64
 8000898:	2202      	movs	r2, #2
 800089a:	4828      	ldr	r0, [pc, #160]	@ (800093c <main+0x158>)
 800089c:	f001 fdac 	bl	80023f8 <HAL_UART_Transmit>

  uint8_t startstr3[] = "\r\n";
 80008a0:	4a29      	ldr	r2, [pc, #164]	@ (8000948 <main+0x164>)
 80008a2:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80008a6:	6812      	ldr	r2, [r2, #0]
 80008a8:	4611      	mov	r1, r2
 80008aa:	8019      	strh	r1, [r3, #0]
 80008ac:	3302      	adds	r3, #2
 80008ae:	0c12      	lsrs	r2, r2, #16
 80008b0:	701a      	strb	r2, [r3, #0]
  HAL_UART_Transmit(&huart3,startstr3,sizeof(startstr3),0xFFFF);
 80008b2:	f107 014c 	add.w	r1, r7, #76	@ 0x4c
 80008b6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80008ba:	2203      	movs	r2, #3
 80008bc:	481f      	ldr	r0, [pc, #124]	@ (800093c <main+0x158>)
 80008be:	f001 fd9b 	bl	80023f8 <HAL_UART_Transmit>
  HAL_Delay(10);
 80008c2:	200a      	movs	r0, #10
 80008c4:	f000 fb7a 	bl	8000fbc <HAL_Delay>

  //or
  printf("Baud Rate = %ld.\r\n\r\n",huart3.Init.BaudRate);
 80008c8:	4b1c      	ldr	r3, [pc, #112]	@ (800093c <main+0x158>)
 80008ca:	685b      	ldr	r3, [r3, #4]
 80008cc:	4619      	mov	r1, r3
 80008ce:	481f      	ldr	r0, [pc, #124]	@ (800094c <main+0x168>)
 80008d0:	f005 fb94 	bl	8005ffc <iprintf>

  uint8_t startstr4[] = "1. Connect to PC via USART3.\r\n";
 80008d4:	4b1e      	ldr	r3, [pc, #120]	@ (8000950 <main+0x16c>)
 80008d6:	f107 042c 	add.w	r4, r7, #44	@ 0x2c
 80008da:	461d      	mov	r5, r3
 80008dc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80008de:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80008e0:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80008e4:	c407      	stmia	r4!, {r0, r1, r2}
 80008e6:	8023      	strh	r3, [r4, #0]
 80008e8:	3402      	adds	r4, #2
 80008ea:	0c1b      	lsrs	r3, r3, #16
 80008ec:	7023      	strb	r3, [r4, #0]
  HAL_UART_Transmit(&huart3,startstr4,sizeof(startstr4),0xFFFF);
 80008ee:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 80008f2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80008f6:	221f      	movs	r2, #31
 80008f8:	4810      	ldr	r0, [pc, #64]	@ (800093c <main+0x158>)
 80008fa:	f001 fd7d 	bl	80023f8 <HAL_UART_Transmit>

  uint8_t startstr5[] = "2. View result on PC via ComAssistant.\r\n\r\n";
 80008fe:	4b15      	ldr	r3, [pc, #84]	@ (8000954 <main+0x170>)
 8000900:	463c      	mov	r4, r7
 8000902:	461d      	mov	r5, r3
 8000904:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000906:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000908:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800090a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800090c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000910:	c403      	stmia	r4!, {r0, r1}
 8000912:	8022      	strh	r2, [r4, #0]
 8000914:	3402      	adds	r4, #2
 8000916:	0c13      	lsrs	r3, r2, #16
 8000918:	7023      	strb	r3, [r4, #0]
  HAL_UART_Transmit(&huart3,startstr5,sizeof(startstr5),0xFFFF);
 800091a:	4639      	mov	r1, r7
 800091c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000920:	222b      	movs	r2, #43	@ 0x2b
 8000922:	4806      	ldr	r0, [pc, #24]	@ (800093c <main+0x158>)
 8000924:	f001 fd68 	bl	80023f8 <HAL_UART_Transmit>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000928:	f002 f966 	bl	8002bf8 <osKernelInitialize>

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 800092c:	f7ff fe36 	bl	800059c <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8000930:	f002 f986 	bl	8002c40 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000934:	bf00      	nop
 8000936:	e7fd      	b.n	8000934 <main+0x150>
 8000938:	08006e9c 	.word	0x08006e9c
 800093c:	200000e4 	.word	0x200000e4
 8000940:	08006ebc 	.word	0x08006ebc
 8000944:	08006ed8 	.word	0x08006ed8
 8000948:	08006ee8 	.word	0x08006ee8
 800094c:	08006e84 	.word	0x08006e84
 8000950:	08006eec 	.word	0x08006eec
 8000954:	08006f0c 	.word	0x08006f0c

08000958 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000958:	b580      	push	{r7, lr}
 800095a:	b094      	sub	sp, #80	@ 0x50
 800095c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800095e:	f107 0320 	add.w	r3, r7, #32
 8000962:	2230      	movs	r2, #48	@ 0x30
 8000964:	2100      	movs	r1, #0
 8000966:	4618      	mov	r0, r3
 8000968:	f005 fb9d 	bl	80060a6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800096c:	f107 030c 	add.w	r3, r7, #12
 8000970:	2200      	movs	r2, #0
 8000972:	601a      	str	r2, [r3, #0]
 8000974:	605a      	str	r2, [r3, #4]
 8000976:	609a      	str	r2, [r3, #8]
 8000978:	60da      	str	r2, [r3, #12]
 800097a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800097c:	2300      	movs	r3, #0
 800097e:	60bb      	str	r3, [r7, #8]
 8000980:	4b28      	ldr	r3, [pc, #160]	@ (8000a24 <SystemClock_Config+0xcc>)
 8000982:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000984:	4a27      	ldr	r2, [pc, #156]	@ (8000a24 <SystemClock_Config+0xcc>)
 8000986:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800098a:	6413      	str	r3, [r2, #64]	@ 0x40
 800098c:	4b25      	ldr	r3, [pc, #148]	@ (8000a24 <SystemClock_Config+0xcc>)
 800098e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000990:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000994:	60bb      	str	r3, [r7, #8]
 8000996:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000998:	2300      	movs	r3, #0
 800099a:	607b      	str	r3, [r7, #4]
 800099c:	4b22      	ldr	r3, [pc, #136]	@ (8000a28 <SystemClock_Config+0xd0>)
 800099e:	681b      	ldr	r3, [r3, #0]
 80009a0:	4a21      	ldr	r2, [pc, #132]	@ (8000a28 <SystemClock_Config+0xd0>)
 80009a2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80009a6:	6013      	str	r3, [r2, #0]
 80009a8:	4b1f      	ldr	r3, [pc, #124]	@ (8000a28 <SystemClock_Config+0xd0>)
 80009aa:	681b      	ldr	r3, [r3, #0]
 80009ac:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80009b0:	607b      	str	r3, [r7, #4]
 80009b2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80009b4:	2301      	movs	r3, #1
 80009b6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80009b8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80009bc:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80009be:	2302      	movs	r3, #2
 80009c0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80009c2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80009c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 80009c8:	2319      	movs	r3, #25
 80009ca:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80009cc:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80009d0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80009d2:	2302      	movs	r3, #2
 80009d4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80009d6:	2304      	movs	r3, #4
 80009d8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009da:	f107 0320 	add.w	r3, r7, #32
 80009de:	4618      	mov	r0, r3
 80009e0:	f000 fd8e 	bl	8001500 <HAL_RCC_OscConfig>
 80009e4:	4603      	mov	r3, r0
 80009e6:	2b00      	cmp	r3, #0
 80009e8:	d001      	beq.n	80009ee <SystemClock_Config+0x96>
  {
    Error_Handler();
 80009ea:	f000 f87f 	bl	8000aec <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009ee:	230f      	movs	r3, #15
 80009f0:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80009f2:	2302      	movs	r3, #2
 80009f4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80009f6:	2300      	movs	r3, #0
 80009f8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80009fa:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80009fe:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000a00:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000a04:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000a06:	f107 030c 	add.w	r3, r7, #12
 8000a0a:	2105      	movs	r1, #5
 8000a0c:	4618      	mov	r0, r3
 8000a0e:	f000 ffef 	bl	80019f0 <HAL_RCC_ClockConfig>
 8000a12:	4603      	mov	r3, r0
 8000a14:	2b00      	cmp	r3, #0
 8000a16:	d001      	beq.n	8000a1c <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000a18:	f000 f868 	bl	8000aec <Error_Handler>
  }
}
 8000a1c:	bf00      	nop
 8000a1e:	3750      	adds	r7, #80	@ 0x50
 8000a20:	46bd      	mov	sp, r7
 8000a22:	bd80      	pop	{r7, pc}
 8000a24:	40023800 	.word	0x40023800
 8000a28:	40007000 	.word	0x40007000

08000a2c <__io_putchar>:

/* USER CODE BEGIN 4 */
int __io_putchar(int ch)
{
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	b082      	sub	sp, #8
 8000a30:	af00      	add	r7, sp, #0
 8000a32:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart3,(uint8_t*)&ch,1,0xFFFF);
 8000a34:	1d39      	adds	r1, r7, #4
 8000a36:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000a3a:	2201      	movs	r2, #1
 8000a3c:	4803      	ldr	r0, [pc, #12]	@ (8000a4c <__io_putchar+0x20>)
 8000a3e:	f001 fcdb 	bl	80023f8 <HAL_UART_Transmit>
	return ch;
 8000a42:	687b      	ldr	r3, [r7, #4]
}
 8000a44:	4618      	mov	r0, r3
 8000a46:	3708      	adds	r7, #8
 8000a48:	46bd      	mov	sp, r7
 8000a4a:	bd80      	pop	{r7, pc}
 8000a4c:	200000e4 	.word	0x200000e4

08000a50 <HexToASCII>:

//将单个字节转化为两个ASCII字符进行显示，即一个字节转化为两个字节。
//如0x27，转化为'2' '7'两个字符。
uint16_t HexToASCII(uint8_t data_hex)
{
 8000a50:	b480      	push	{r7}
 8000a52:	b085      	sub	sp, #20
 8000a54:	af00      	add	r7, sp, #0
 8000a56:	4603      	mov	r3, r0
 8000a58:	71fb      	strb	r3, [r7, #7]
    uint8_t data_ASCII_H;
    uint8_t data_ASCII_L;
    uint16_t data_ASCII;

    data_ASCII_H = ((data_hex >> 4) & 0x0F);
 8000a5a:	79fb      	ldrb	r3, [r7, #7]
 8000a5c:	091b      	lsrs	r3, r3, #4
 8000a5e:	73fb      	strb	r3, [r7, #15]
    data_ASCII_L = data_hex & 0x0F;
 8000a60:	79fb      	ldrb	r3, [r7, #7]
 8000a62:	f003 030f 	and.w	r3, r3, #15
 8000a66:	73bb      	strb	r3, [r7, #14]

    if(data_ASCII_H <= 9)
 8000a68:	7bfb      	ldrb	r3, [r7, #15]
 8000a6a:	2b09      	cmp	r3, #9
 8000a6c:	d803      	bhi.n	8000a76 <HexToASCII+0x26>
    {
        data_ASCII_H += 0x30;
 8000a6e:	7bfb      	ldrb	r3, [r7, #15]
 8000a70:	3330      	adds	r3, #48	@ 0x30
 8000a72:	73fb      	strb	r3, [r7, #15]
 8000a74:	e008      	b.n	8000a88 <HexToASCII+0x38>
    }
    else if((data_ASCII_H >= 10) && (data_ASCII_H <= 15))
 8000a76:	7bfb      	ldrb	r3, [r7, #15]
 8000a78:	2b09      	cmp	r3, #9
 8000a7a:	d905      	bls.n	8000a88 <HexToASCII+0x38>
 8000a7c:	7bfb      	ldrb	r3, [r7, #15]
 8000a7e:	2b0f      	cmp	r3, #15
 8000a80:	d802      	bhi.n	8000a88 <HexToASCII+0x38>
    {
        data_ASCII_H += 0x37;
 8000a82:	7bfb      	ldrb	r3, [r7, #15]
 8000a84:	3337      	adds	r3, #55	@ 0x37
 8000a86:	73fb      	strb	r3, [r7, #15]
    }

    if(data_ASCII_L <= 9)
 8000a88:	7bbb      	ldrb	r3, [r7, #14]
 8000a8a:	2b09      	cmp	r3, #9
 8000a8c:	d803      	bhi.n	8000a96 <HexToASCII+0x46>
    {
        data_ASCII_L += 0x30;
 8000a8e:	7bbb      	ldrb	r3, [r7, #14]
 8000a90:	3330      	adds	r3, #48	@ 0x30
 8000a92:	73bb      	strb	r3, [r7, #14]
 8000a94:	e008      	b.n	8000aa8 <HexToASCII+0x58>
    }
    else if((data_ASCII_L >= 10) && (data_ASCII_L <= 15))
 8000a96:	7bbb      	ldrb	r3, [r7, #14]
 8000a98:	2b09      	cmp	r3, #9
 8000a9a:	d905      	bls.n	8000aa8 <HexToASCII+0x58>
 8000a9c:	7bbb      	ldrb	r3, [r7, #14]
 8000a9e:	2b0f      	cmp	r3, #15
 8000aa0:	d802      	bhi.n	8000aa8 <HexToASCII+0x58>
    {
        data_ASCII_L += 0x37;
 8000aa2:	7bbb      	ldrb	r3, [r7, #14]
 8000aa4:	3337      	adds	r3, #55	@ 0x37
 8000aa6:	73bb      	strb	r3, [r7, #14]
    }
    //HAL_UART_Transmit打印输出顺序是先低8b后高8b
    data_ASCII = (((data_ASCII_L & 0x00FF) << 8) | data_ASCII_H);
 8000aa8:	7bbb      	ldrb	r3, [r7, #14]
 8000aaa:	b21b      	sxth	r3, r3
 8000aac:	021b      	lsls	r3, r3, #8
 8000aae:	b21a      	sxth	r2, r3
 8000ab0:	7bfb      	ldrb	r3, [r7, #15]
 8000ab2:	b21b      	sxth	r3, r3
 8000ab4:	4313      	orrs	r3, r2
 8000ab6:	b21b      	sxth	r3, r3
 8000ab8:	81bb      	strh	r3, [r7, #12]

    return data_ASCII;
 8000aba:	89bb      	ldrh	r3, [r7, #12]
}
 8000abc:	4618      	mov	r0, r3
 8000abe:	3714      	adds	r7, #20
 8000ac0:	46bd      	mov	sp, r7
 8000ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac6:	4770      	bx	lr

08000ac8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	b082      	sub	sp, #8
 8000acc:	af00      	add	r7, sp, #0
 8000ace:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	681b      	ldr	r3, [r3, #0]
 8000ad4:	4a04      	ldr	r2, [pc, #16]	@ (8000ae8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000ad6:	4293      	cmp	r3, r2
 8000ad8:	d101      	bne.n	8000ade <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000ada:	f000 fa4f 	bl	8000f7c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000ade:	bf00      	nop
 8000ae0:	3708      	adds	r7, #8
 8000ae2:	46bd      	mov	sp, r7
 8000ae4:	bd80      	pop	{r7, pc}
 8000ae6:	bf00      	nop
 8000ae8:	40001000 	.word	0x40001000

08000aec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000aec:	b480      	push	{r7}
 8000aee:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000af0:	b672      	cpsid	i
}
 8000af2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000af4:	bf00      	nop
 8000af6:	e7fd      	b.n	8000af4 <Error_Handler+0x8>

08000af8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000af8:	b580      	push	{r7, lr}
 8000afa:	b082      	sub	sp, #8
 8000afc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000afe:	2300      	movs	r3, #0
 8000b00:	607b      	str	r3, [r7, #4]
 8000b02:	4b12      	ldr	r3, [pc, #72]	@ (8000b4c <HAL_MspInit+0x54>)
 8000b04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b06:	4a11      	ldr	r2, [pc, #68]	@ (8000b4c <HAL_MspInit+0x54>)
 8000b08:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000b0c:	6453      	str	r3, [r2, #68]	@ 0x44
 8000b0e:	4b0f      	ldr	r3, [pc, #60]	@ (8000b4c <HAL_MspInit+0x54>)
 8000b10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b12:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000b16:	607b      	str	r3, [r7, #4]
 8000b18:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b1a:	2300      	movs	r3, #0
 8000b1c:	603b      	str	r3, [r7, #0]
 8000b1e:	4b0b      	ldr	r3, [pc, #44]	@ (8000b4c <HAL_MspInit+0x54>)
 8000b20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b22:	4a0a      	ldr	r2, [pc, #40]	@ (8000b4c <HAL_MspInit+0x54>)
 8000b24:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000b28:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b2a:	4b08      	ldr	r3, [pc, #32]	@ (8000b4c <HAL_MspInit+0x54>)
 8000b2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b2e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b32:	603b      	str	r3, [r7, #0]
 8000b34:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000b36:	2200      	movs	r2, #0
 8000b38:	210f      	movs	r1, #15
 8000b3a:	f06f 0001 	mvn.w	r0, #1
 8000b3e:	f000 fb19 	bl	8001174 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b42:	bf00      	nop
 8000b44:	3708      	adds	r7, #8
 8000b46:	46bd      	mov	sp, r7
 8000b48:	bd80      	pop	{r7, pc}
 8000b4a:	bf00      	nop
 8000b4c:	40023800 	.word	0x40023800

08000b50 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b50:	b580      	push	{r7, lr}
 8000b52:	b08e      	sub	sp, #56	@ 0x38
 8000b54:	af00      	add	r7, sp, #0
 8000b56:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000b58:	2300      	movs	r3, #0
 8000b5a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000b5c:	2300      	movs	r3, #0
 8000b5e:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000b60:	2300      	movs	r3, #0
 8000b62:	60fb      	str	r3, [r7, #12]
 8000b64:	4b33      	ldr	r3, [pc, #204]	@ (8000c34 <HAL_InitTick+0xe4>)
 8000b66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b68:	4a32      	ldr	r2, [pc, #200]	@ (8000c34 <HAL_InitTick+0xe4>)
 8000b6a:	f043 0310 	orr.w	r3, r3, #16
 8000b6e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b70:	4b30      	ldr	r3, [pc, #192]	@ (8000c34 <HAL_InitTick+0xe4>)
 8000b72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b74:	f003 0310 	and.w	r3, r3, #16
 8000b78:	60fb      	str	r3, [r7, #12]
 8000b7a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000b7c:	f107 0210 	add.w	r2, r7, #16
 8000b80:	f107 0314 	add.w	r3, r7, #20
 8000b84:	4611      	mov	r1, r2
 8000b86:	4618      	mov	r0, r3
 8000b88:	f001 f912 	bl	8001db0 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000b8c:	6a3b      	ldr	r3, [r7, #32]
 8000b8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000b90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000b92:	2b00      	cmp	r3, #0
 8000b94:	d103      	bne.n	8000b9e <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000b96:	f001 f8e3 	bl	8001d60 <HAL_RCC_GetPCLK1Freq>
 8000b9a:	6378      	str	r0, [r7, #52]	@ 0x34
 8000b9c:	e004      	b.n	8000ba8 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000b9e:	f001 f8df 	bl	8001d60 <HAL_RCC_GetPCLK1Freq>
 8000ba2:	4603      	mov	r3, r0
 8000ba4:	005b      	lsls	r3, r3, #1
 8000ba6:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000ba8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000baa:	4a23      	ldr	r2, [pc, #140]	@ (8000c38 <HAL_InitTick+0xe8>)
 8000bac:	fba2 2303 	umull	r2, r3, r2, r3
 8000bb0:	0c9b      	lsrs	r3, r3, #18
 8000bb2:	3b01      	subs	r3, #1
 8000bb4:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000bb6:	4b21      	ldr	r3, [pc, #132]	@ (8000c3c <HAL_InitTick+0xec>)
 8000bb8:	4a21      	ldr	r2, [pc, #132]	@ (8000c40 <HAL_InitTick+0xf0>)
 8000bba:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000bbc:	4b1f      	ldr	r3, [pc, #124]	@ (8000c3c <HAL_InitTick+0xec>)
 8000bbe:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000bc2:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000bc4:	4a1d      	ldr	r2, [pc, #116]	@ (8000c3c <HAL_InitTick+0xec>)
 8000bc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000bc8:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000bca:	4b1c      	ldr	r3, [pc, #112]	@ (8000c3c <HAL_InitTick+0xec>)
 8000bcc:	2200      	movs	r2, #0
 8000bce:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000bd0:	4b1a      	ldr	r3, [pc, #104]	@ (8000c3c <HAL_InitTick+0xec>)
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000bd6:	4b19      	ldr	r3, [pc, #100]	@ (8000c3c <HAL_InitTick+0xec>)
 8000bd8:	2200      	movs	r2, #0
 8000bda:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8000bdc:	4817      	ldr	r0, [pc, #92]	@ (8000c3c <HAL_InitTick+0xec>)
 8000bde:	f001 f919 	bl	8001e14 <HAL_TIM_Base_Init>
 8000be2:	4603      	mov	r3, r0
 8000be4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8000be8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	d11b      	bne.n	8000c28 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8000bf0:	4812      	ldr	r0, [pc, #72]	@ (8000c3c <HAL_InitTick+0xec>)
 8000bf2:	f001 f969 	bl	8001ec8 <HAL_TIM_Base_Start_IT>
 8000bf6:	4603      	mov	r3, r0
 8000bf8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8000bfc:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d111      	bne.n	8000c28 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000c04:	2036      	movs	r0, #54	@ 0x36
 8000c06:	f000 fad1 	bl	80011ac <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	2b0f      	cmp	r3, #15
 8000c0e:	d808      	bhi.n	8000c22 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8000c10:	2200      	movs	r2, #0
 8000c12:	6879      	ldr	r1, [r7, #4]
 8000c14:	2036      	movs	r0, #54	@ 0x36
 8000c16:	f000 faad 	bl	8001174 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000c1a:	4a0a      	ldr	r2, [pc, #40]	@ (8000c44 <HAL_InitTick+0xf4>)
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	6013      	str	r3, [r2, #0]
 8000c20:	e002      	b.n	8000c28 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8000c22:	2301      	movs	r3, #1
 8000c24:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000c28:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8000c2c:	4618      	mov	r0, r3
 8000c2e:	3738      	adds	r7, #56	@ 0x38
 8000c30:	46bd      	mov	sp, r7
 8000c32:	bd80      	pop	{r7, pc}
 8000c34:	40023800 	.word	0x40023800
 8000c38:	431bde83 	.word	0x431bde83
 8000c3c:	20000098 	.word	0x20000098
 8000c40:	40001000 	.word	0x40001000
 8000c44:	20000004 	.word	0x20000004

08000c48 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c48:	b480      	push	{r7}
 8000c4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000c4c:	bf00      	nop
 8000c4e:	e7fd      	b.n	8000c4c <NMI_Handler+0x4>

08000c50 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c50:	b480      	push	{r7}
 8000c52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c54:	bf00      	nop
 8000c56:	e7fd      	b.n	8000c54 <HardFault_Handler+0x4>

08000c58 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c58:	b480      	push	{r7}
 8000c5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c5c:	bf00      	nop
 8000c5e:	e7fd      	b.n	8000c5c <MemManage_Handler+0x4>

08000c60 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c60:	b480      	push	{r7}
 8000c62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c64:	bf00      	nop
 8000c66:	e7fd      	b.n	8000c64 <BusFault_Handler+0x4>

08000c68 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c68:	b480      	push	{r7}
 8000c6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c6c:	bf00      	nop
 8000c6e:	e7fd      	b.n	8000c6c <UsageFault_Handler+0x4>

08000c70 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c70:	b480      	push	{r7}
 8000c72:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c74:	bf00      	nop
 8000c76:	46bd      	mov	sp, r7
 8000c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c7c:	4770      	bx	lr
	...

08000c80 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000c80:	b580      	push	{r7, lr}
 8000c82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000c84:	4802      	ldr	r0, [pc, #8]	@ (8000c90 <TIM6_DAC_IRQHandler+0x10>)
 8000c86:	f001 f98f 	bl	8001fa8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000c8a:	bf00      	nop
 8000c8c:	bd80      	pop	{r7, pc}
 8000c8e:	bf00      	nop
 8000c90:	20000098 	.word	0x20000098

08000c94 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000c94:	b580      	push	{r7, lr}
 8000c96:	b086      	sub	sp, #24
 8000c98:	af00      	add	r7, sp, #0
 8000c9a:	60f8      	str	r0, [r7, #12]
 8000c9c:	60b9      	str	r1, [r7, #8]
 8000c9e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ca0:	2300      	movs	r3, #0
 8000ca2:	617b      	str	r3, [r7, #20]
 8000ca4:	e00a      	b.n	8000cbc <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000ca6:	f3af 8000 	nop.w
 8000caa:	4601      	mov	r1, r0
 8000cac:	68bb      	ldr	r3, [r7, #8]
 8000cae:	1c5a      	adds	r2, r3, #1
 8000cb0:	60ba      	str	r2, [r7, #8]
 8000cb2:	b2ca      	uxtb	r2, r1
 8000cb4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000cb6:	697b      	ldr	r3, [r7, #20]
 8000cb8:	3301      	adds	r3, #1
 8000cba:	617b      	str	r3, [r7, #20]
 8000cbc:	697a      	ldr	r2, [r7, #20]
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	429a      	cmp	r2, r3
 8000cc2:	dbf0      	blt.n	8000ca6 <_read+0x12>
  }

  return len;
 8000cc4:	687b      	ldr	r3, [r7, #4]
}
 8000cc6:	4618      	mov	r0, r3
 8000cc8:	3718      	adds	r7, #24
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	bd80      	pop	{r7, pc}

08000cce <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000cce:	b580      	push	{r7, lr}
 8000cd0:	b086      	sub	sp, #24
 8000cd2:	af00      	add	r7, sp, #0
 8000cd4:	60f8      	str	r0, [r7, #12]
 8000cd6:	60b9      	str	r1, [r7, #8]
 8000cd8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000cda:	2300      	movs	r3, #0
 8000cdc:	617b      	str	r3, [r7, #20]
 8000cde:	e009      	b.n	8000cf4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000ce0:	68bb      	ldr	r3, [r7, #8]
 8000ce2:	1c5a      	adds	r2, r3, #1
 8000ce4:	60ba      	str	r2, [r7, #8]
 8000ce6:	781b      	ldrb	r3, [r3, #0]
 8000ce8:	4618      	mov	r0, r3
 8000cea:	f7ff fe9f 	bl	8000a2c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000cee:	697b      	ldr	r3, [r7, #20]
 8000cf0:	3301      	adds	r3, #1
 8000cf2:	617b      	str	r3, [r7, #20]
 8000cf4:	697a      	ldr	r2, [r7, #20]
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	429a      	cmp	r2, r3
 8000cfa:	dbf1      	blt.n	8000ce0 <_write+0x12>
  }
  return len;
 8000cfc:	687b      	ldr	r3, [r7, #4]
}
 8000cfe:	4618      	mov	r0, r3
 8000d00:	3718      	adds	r7, #24
 8000d02:	46bd      	mov	sp, r7
 8000d04:	bd80      	pop	{r7, pc}

08000d06 <_close>:

int _close(int file)
{
 8000d06:	b480      	push	{r7}
 8000d08:	b083      	sub	sp, #12
 8000d0a:	af00      	add	r7, sp, #0
 8000d0c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000d0e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000d12:	4618      	mov	r0, r3
 8000d14:	370c      	adds	r7, #12
 8000d16:	46bd      	mov	sp, r7
 8000d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d1c:	4770      	bx	lr

08000d1e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000d1e:	b480      	push	{r7}
 8000d20:	b083      	sub	sp, #12
 8000d22:	af00      	add	r7, sp, #0
 8000d24:	6078      	str	r0, [r7, #4]
 8000d26:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000d28:	683b      	ldr	r3, [r7, #0]
 8000d2a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000d2e:	605a      	str	r2, [r3, #4]
  return 0;
 8000d30:	2300      	movs	r3, #0
}
 8000d32:	4618      	mov	r0, r3
 8000d34:	370c      	adds	r7, #12
 8000d36:	46bd      	mov	sp, r7
 8000d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d3c:	4770      	bx	lr

08000d3e <_isatty>:

int _isatty(int file)
{
 8000d3e:	b480      	push	{r7}
 8000d40:	b083      	sub	sp, #12
 8000d42:	af00      	add	r7, sp, #0
 8000d44:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000d46:	2301      	movs	r3, #1
}
 8000d48:	4618      	mov	r0, r3
 8000d4a:	370c      	adds	r7, #12
 8000d4c:	46bd      	mov	sp, r7
 8000d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d52:	4770      	bx	lr

08000d54 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000d54:	b480      	push	{r7}
 8000d56:	b085      	sub	sp, #20
 8000d58:	af00      	add	r7, sp, #0
 8000d5a:	60f8      	str	r0, [r7, #12]
 8000d5c:	60b9      	str	r1, [r7, #8]
 8000d5e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000d60:	2300      	movs	r3, #0
}
 8000d62:	4618      	mov	r0, r3
 8000d64:	3714      	adds	r7, #20
 8000d66:	46bd      	mov	sp, r7
 8000d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d6c:	4770      	bx	lr
	...

08000d70 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d70:	b580      	push	{r7, lr}
 8000d72:	b086      	sub	sp, #24
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d78:	4a14      	ldr	r2, [pc, #80]	@ (8000dcc <_sbrk+0x5c>)
 8000d7a:	4b15      	ldr	r3, [pc, #84]	@ (8000dd0 <_sbrk+0x60>)
 8000d7c:	1ad3      	subs	r3, r2, r3
 8000d7e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d80:	697b      	ldr	r3, [r7, #20]
 8000d82:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d84:	4b13      	ldr	r3, [pc, #76]	@ (8000dd4 <_sbrk+0x64>)
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	d102      	bne.n	8000d92 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d8c:	4b11      	ldr	r3, [pc, #68]	@ (8000dd4 <_sbrk+0x64>)
 8000d8e:	4a12      	ldr	r2, [pc, #72]	@ (8000dd8 <_sbrk+0x68>)
 8000d90:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d92:	4b10      	ldr	r3, [pc, #64]	@ (8000dd4 <_sbrk+0x64>)
 8000d94:	681a      	ldr	r2, [r3, #0]
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	4413      	add	r3, r2
 8000d9a:	693a      	ldr	r2, [r7, #16]
 8000d9c:	429a      	cmp	r2, r3
 8000d9e:	d207      	bcs.n	8000db0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000da0:	f005 fa2e 	bl	8006200 <__errno>
 8000da4:	4603      	mov	r3, r0
 8000da6:	220c      	movs	r2, #12
 8000da8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000daa:	f04f 33ff 	mov.w	r3, #4294967295
 8000dae:	e009      	b.n	8000dc4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000db0:	4b08      	ldr	r3, [pc, #32]	@ (8000dd4 <_sbrk+0x64>)
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000db6:	4b07      	ldr	r3, [pc, #28]	@ (8000dd4 <_sbrk+0x64>)
 8000db8:	681a      	ldr	r2, [r3, #0]
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	4413      	add	r3, r2
 8000dbe:	4a05      	ldr	r2, [pc, #20]	@ (8000dd4 <_sbrk+0x64>)
 8000dc0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000dc2:	68fb      	ldr	r3, [r7, #12]
}
 8000dc4:	4618      	mov	r0, r3
 8000dc6:	3718      	adds	r7, #24
 8000dc8:	46bd      	mov	sp, r7
 8000dca:	bd80      	pop	{r7, pc}
 8000dcc:	20020000 	.word	0x20020000
 8000dd0:	00000400 	.word	0x00000400
 8000dd4:	200000e0 	.word	0x200000e0
 8000dd8:	20004c68 	.word	0x20004c68

08000ddc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000ddc:	b480      	push	{r7}
 8000dde:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000de0:	4b06      	ldr	r3, [pc, #24]	@ (8000dfc <SystemInit+0x20>)
 8000de2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000de6:	4a05      	ldr	r2, [pc, #20]	@ (8000dfc <SystemInit+0x20>)
 8000de8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000dec:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000df0:	bf00      	nop
 8000df2:	46bd      	mov	sp, r7
 8000df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df8:	4770      	bx	lr
 8000dfa:	bf00      	nop
 8000dfc:	e000ed00 	.word	0xe000ed00

08000e00 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8000e00:	b580      	push	{r7, lr}
 8000e02:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000e04:	4b11      	ldr	r3, [pc, #68]	@ (8000e4c <MX_USART3_UART_Init+0x4c>)
 8000e06:	4a12      	ldr	r2, [pc, #72]	@ (8000e50 <MX_USART3_UART_Init+0x50>)
 8000e08:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 57600;
 8000e0a:	4b10      	ldr	r3, [pc, #64]	@ (8000e4c <MX_USART3_UART_Init+0x4c>)
 8000e0c:	f44f 4261 	mov.w	r2, #57600	@ 0xe100
 8000e10:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000e12:	4b0e      	ldr	r3, [pc, #56]	@ (8000e4c <MX_USART3_UART_Init+0x4c>)
 8000e14:	2200      	movs	r2, #0
 8000e16:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000e18:	4b0c      	ldr	r3, [pc, #48]	@ (8000e4c <MX_USART3_UART_Init+0x4c>)
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000e1e:	4b0b      	ldr	r3, [pc, #44]	@ (8000e4c <MX_USART3_UART_Init+0x4c>)
 8000e20:	2200      	movs	r2, #0
 8000e22:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000e24:	4b09      	ldr	r3, [pc, #36]	@ (8000e4c <MX_USART3_UART_Init+0x4c>)
 8000e26:	220c      	movs	r2, #12
 8000e28:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e2a:	4b08      	ldr	r3, [pc, #32]	@ (8000e4c <MX_USART3_UART_Init+0x4c>)
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e30:	4b06      	ldr	r3, [pc, #24]	@ (8000e4c <MX_USART3_UART_Init+0x4c>)
 8000e32:	2200      	movs	r2, #0
 8000e34:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000e36:	4805      	ldr	r0, [pc, #20]	@ (8000e4c <MX_USART3_UART_Init+0x4c>)
 8000e38:	f001 fa8e 	bl	8002358 <HAL_UART_Init>
 8000e3c:	4603      	mov	r3, r0
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	d001      	beq.n	8000e46 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8000e42:	f7ff fe53 	bl	8000aec <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000e46:	bf00      	nop
 8000e48:	bd80      	pop	{r7, pc}
 8000e4a:	bf00      	nop
 8000e4c:	200000e4 	.word	0x200000e4
 8000e50:	40004800 	.word	0x40004800

08000e54 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b08a      	sub	sp, #40	@ 0x28
 8000e58:	af00      	add	r7, sp, #0
 8000e5a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e5c:	f107 0314 	add.w	r3, r7, #20
 8000e60:	2200      	movs	r2, #0
 8000e62:	601a      	str	r2, [r3, #0]
 8000e64:	605a      	str	r2, [r3, #4]
 8000e66:	609a      	str	r2, [r3, #8]
 8000e68:	60da      	str	r2, [r3, #12]
 8000e6a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART3)
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	4a19      	ldr	r2, [pc, #100]	@ (8000ed8 <HAL_UART_MspInit+0x84>)
 8000e72:	4293      	cmp	r3, r2
 8000e74:	d12c      	bne.n	8000ed0 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000e76:	2300      	movs	r3, #0
 8000e78:	613b      	str	r3, [r7, #16]
 8000e7a:	4b18      	ldr	r3, [pc, #96]	@ (8000edc <HAL_UART_MspInit+0x88>)
 8000e7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e7e:	4a17      	ldr	r2, [pc, #92]	@ (8000edc <HAL_UART_MspInit+0x88>)
 8000e80:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000e84:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e86:	4b15      	ldr	r3, [pc, #84]	@ (8000edc <HAL_UART_MspInit+0x88>)
 8000e88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e8a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000e8e:	613b      	str	r3, [r7, #16]
 8000e90:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e92:	2300      	movs	r3, #0
 8000e94:	60fb      	str	r3, [r7, #12]
 8000e96:	4b11      	ldr	r3, [pc, #68]	@ (8000edc <HAL_UART_MspInit+0x88>)
 8000e98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e9a:	4a10      	ldr	r2, [pc, #64]	@ (8000edc <HAL_UART_MspInit+0x88>)
 8000e9c:	f043 0302 	orr.w	r3, r3, #2
 8000ea0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ea2:	4b0e      	ldr	r3, [pc, #56]	@ (8000edc <HAL_UART_MspInit+0x88>)
 8000ea4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ea6:	f003 0302 	and.w	r3, r3, #2
 8000eaa:	60fb      	str	r3, [r7, #12]
 8000eac:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000eae:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000eb2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000eb4:	2302      	movs	r3, #2
 8000eb6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eb8:	2300      	movs	r3, #0
 8000eba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ebc:	2303      	movs	r3, #3
 8000ebe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000ec0:	2307      	movs	r3, #7
 8000ec2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ec4:	f107 0314 	add.w	r3, r7, #20
 8000ec8:	4619      	mov	r1, r3
 8000eca:	4805      	ldr	r0, [pc, #20]	@ (8000ee0 <HAL_UART_MspInit+0x8c>)
 8000ecc:	f000 f97c 	bl	80011c8 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8000ed0:	bf00      	nop
 8000ed2:	3728      	adds	r7, #40	@ 0x28
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	bd80      	pop	{r7, pc}
 8000ed8:	40004800 	.word	0x40004800
 8000edc:	40023800 	.word	0x40023800
 8000ee0:	40020400 	.word	0x40020400

08000ee4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000ee4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000f1c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000ee8:	f7ff ff78 	bl	8000ddc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000eec:	480c      	ldr	r0, [pc, #48]	@ (8000f20 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000eee:	490d      	ldr	r1, [pc, #52]	@ (8000f24 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000ef0:	4a0d      	ldr	r2, [pc, #52]	@ (8000f28 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000ef2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ef4:	e002      	b.n	8000efc <LoopCopyDataInit>

08000ef6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ef6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ef8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000efa:	3304      	adds	r3, #4

08000efc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000efc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000efe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f00:	d3f9      	bcc.n	8000ef6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f02:	4a0a      	ldr	r2, [pc, #40]	@ (8000f2c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000f04:	4c0a      	ldr	r4, [pc, #40]	@ (8000f30 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000f06:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f08:	e001      	b.n	8000f0e <LoopFillZerobss>

08000f0a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f0a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f0c:	3204      	adds	r2, #4

08000f0e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f0e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f10:	d3fb      	bcc.n	8000f0a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000f12:	f005 f97b 	bl	800620c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000f16:	f7ff fc65 	bl	80007e4 <main>
  bx  lr    
 8000f1a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000f1c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000f20:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f24:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8000f28:	08007028 	.word	0x08007028
  ldr r2, =_sbss
 8000f2c:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8000f30:	20004c64 	.word	0x20004c64

08000f34 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000f34:	e7fe      	b.n	8000f34 <ADC_IRQHandler>
	...

08000f38 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000f3c:	4b0e      	ldr	r3, [pc, #56]	@ (8000f78 <HAL_Init+0x40>)
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	4a0d      	ldr	r2, [pc, #52]	@ (8000f78 <HAL_Init+0x40>)
 8000f42:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000f46:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000f48:	4b0b      	ldr	r3, [pc, #44]	@ (8000f78 <HAL_Init+0x40>)
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	4a0a      	ldr	r2, [pc, #40]	@ (8000f78 <HAL_Init+0x40>)
 8000f4e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000f52:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f54:	4b08      	ldr	r3, [pc, #32]	@ (8000f78 <HAL_Init+0x40>)
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	4a07      	ldr	r2, [pc, #28]	@ (8000f78 <HAL_Init+0x40>)
 8000f5a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000f5e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f60:	2003      	movs	r0, #3
 8000f62:	f000 f8fc 	bl	800115e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f66:	2000      	movs	r0, #0
 8000f68:	f7ff fdf2 	bl	8000b50 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000f6c:	f7ff fdc4 	bl	8000af8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f70:	2300      	movs	r3, #0
}
 8000f72:	4618      	mov	r0, r3
 8000f74:	bd80      	pop	{r7, pc}
 8000f76:	bf00      	nop
 8000f78:	40023c00 	.word	0x40023c00

08000f7c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f7c:	b480      	push	{r7}
 8000f7e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f80:	4b06      	ldr	r3, [pc, #24]	@ (8000f9c <HAL_IncTick+0x20>)
 8000f82:	781b      	ldrb	r3, [r3, #0]
 8000f84:	461a      	mov	r2, r3
 8000f86:	4b06      	ldr	r3, [pc, #24]	@ (8000fa0 <HAL_IncTick+0x24>)
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	4413      	add	r3, r2
 8000f8c:	4a04      	ldr	r2, [pc, #16]	@ (8000fa0 <HAL_IncTick+0x24>)
 8000f8e:	6013      	str	r3, [r2, #0]
}
 8000f90:	bf00      	nop
 8000f92:	46bd      	mov	sp, r7
 8000f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f98:	4770      	bx	lr
 8000f9a:	bf00      	nop
 8000f9c:	20000008 	.word	0x20000008
 8000fa0:	2000012c 	.word	0x2000012c

08000fa4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000fa4:	b480      	push	{r7}
 8000fa6:	af00      	add	r7, sp, #0
  return uwTick;
 8000fa8:	4b03      	ldr	r3, [pc, #12]	@ (8000fb8 <HAL_GetTick+0x14>)
 8000faa:	681b      	ldr	r3, [r3, #0]
}
 8000fac:	4618      	mov	r0, r3
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb4:	4770      	bx	lr
 8000fb6:	bf00      	nop
 8000fb8:	2000012c 	.word	0x2000012c

08000fbc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b084      	sub	sp, #16
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000fc4:	f7ff ffee 	bl	8000fa4 <HAL_GetTick>
 8000fc8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000fce:	68fb      	ldr	r3, [r7, #12]
 8000fd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000fd4:	d005      	beq.n	8000fe2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000fd6:	4b0a      	ldr	r3, [pc, #40]	@ (8001000 <HAL_Delay+0x44>)
 8000fd8:	781b      	ldrb	r3, [r3, #0]
 8000fda:	461a      	mov	r2, r3
 8000fdc:	68fb      	ldr	r3, [r7, #12]
 8000fde:	4413      	add	r3, r2
 8000fe0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000fe2:	bf00      	nop
 8000fe4:	f7ff ffde 	bl	8000fa4 <HAL_GetTick>
 8000fe8:	4602      	mov	r2, r0
 8000fea:	68bb      	ldr	r3, [r7, #8]
 8000fec:	1ad3      	subs	r3, r2, r3
 8000fee:	68fa      	ldr	r2, [r7, #12]
 8000ff0:	429a      	cmp	r2, r3
 8000ff2:	d8f7      	bhi.n	8000fe4 <HAL_Delay+0x28>
  {
  }
}
 8000ff4:	bf00      	nop
 8000ff6:	bf00      	nop
 8000ff8:	3710      	adds	r7, #16
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bd80      	pop	{r7, pc}
 8000ffe:	bf00      	nop
 8001000:	20000008 	.word	0x20000008

08001004 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001004:	b480      	push	{r7}
 8001006:	b085      	sub	sp, #20
 8001008:	af00      	add	r7, sp, #0
 800100a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	f003 0307 	and.w	r3, r3, #7
 8001012:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001014:	4b0c      	ldr	r3, [pc, #48]	@ (8001048 <__NVIC_SetPriorityGrouping+0x44>)
 8001016:	68db      	ldr	r3, [r3, #12]
 8001018:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800101a:	68ba      	ldr	r2, [r7, #8]
 800101c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001020:	4013      	ands	r3, r2
 8001022:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001024:	68fb      	ldr	r3, [r7, #12]
 8001026:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001028:	68bb      	ldr	r3, [r7, #8]
 800102a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800102c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001030:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001034:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001036:	4a04      	ldr	r2, [pc, #16]	@ (8001048 <__NVIC_SetPriorityGrouping+0x44>)
 8001038:	68bb      	ldr	r3, [r7, #8]
 800103a:	60d3      	str	r3, [r2, #12]
}
 800103c:	bf00      	nop
 800103e:	3714      	adds	r7, #20
 8001040:	46bd      	mov	sp, r7
 8001042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001046:	4770      	bx	lr
 8001048:	e000ed00 	.word	0xe000ed00

0800104c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800104c:	b480      	push	{r7}
 800104e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001050:	4b04      	ldr	r3, [pc, #16]	@ (8001064 <__NVIC_GetPriorityGrouping+0x18>)
 8001052:	68db      	ldr	r3, [r3, #12]
 8001054:	0a1b      	lsrs	r3, r3, #8
 8001056:	f003 0307 	and.w	r3, r3, #7
}
 800105a:	4618      	mov	r0, r3
 800105c:	46bd      	mov	sp, r7
 800105e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001062:	4770      	bx	lr
 8001064:	e000ed00 	.word	0xe000ed00

08001068 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001068:	b480      	push	{r7}
 800106a:	b083      	sub	sp, #12
 800106c:	af00      	add	r7, sp, #0
 800106e:	4603      	mov	r3, r0
 8001070:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001072:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001076:	2b00      	cmp	r3, #0
 8001078:	db0b      	blt.n	8001092 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800107a:	79fb      	ldrb	r3, [r7, #7]
 800107c:	f003 021f 	and.w	r2, r3, #31
 8001080:	4907      	ldr	r1, [pc, #28]	@ (80010a0 <__NVIC_EnableIRQ+0x38>)
 8001082:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001086:	095b      	lsrs	r3, r3, #5
 8001088:	2001      	movs	r0, #1
 800108a:	fa00 f202 	lsl.w	r2, r0, r2
 800108e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001092:	bf00      	nop
 8001094:	370c      	adds	r7, #12
 8001096:	46bd      	mov	sp, r7
 8001098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109c:	4770      	bx	lr
 800109e:	bf00      	nop
 80010a0:	e000e100 	.word	0xe000e100

080010a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80010a4:	b480      	push	{r7}
 80010a6:	b083      	sub	sp, #12
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	4603      	mov	r3, r0
 80010ac:	6039      	str	r1, [r7, #0]
 80010ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	db0a      	blt.n	80010ce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010b8:	683b      	ldr	r3, [r7, #0]
 80010ba:	b2da      	uxtb	r2, r3
 80010bc:	490c      	ldr	r1, [pc, #48]	@ (80010f0 <__NVIC_SetPriority+0x4c>)
 80010be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010c2:	0112      	lsls	r2, r2, #4
 80010c4:	b2d2      	uxtb	r2, r2
 80010c6:	440b      	add	r3, r1
 80010c8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80010cc:	e00a      	b.n	80010e4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010ce:	683b      	ldr	r3, [r7, #0]
 80010d0:	b2da      	uxtb	r2, r3
 80010d2:	4908      	ldr	r1, [pc, #32]	@ (80010f4 <__NVIC_SetPriority+0x50>)
 80010d4:	79fb      	ldrb	r3, [r7, #7]
 80010d6:	f003 030f 	and.w	r3, r3, #15
 80010da:	3b04      	subs	r3, #4
 80010dc:	0112      	lsls	r2, r2, #4
 80010de:	b2d2      	uxtb	r2, r2
 80010e0:	440b      	add	r3, r1
 80010e2:	761a      	strb	r2, [r3, #24]
}
 80010e4:	bf00      	nop
 80010e6:	370c      	adds	r7, #12
 80010e8:	46bd      	mov	sp, r7
 80010ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ee:	4770      	bx	lr
 80010f0:	e000e100 	.word	0xe000e100
 80010f4:	e000ed00 	.word	0xe000ed00

080010f8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80010f8:	b480      	push	{r7}
 80010fa:	b089      	sub	sp, #36	@ 0x24
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	60f8      	str	r0, [r7, #12]
 8001100:	60b9      	str	r1, [r7, #8]
 8001102:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001104:	68fb      	ldr	r3, [r7, #12]
 8001106:	f003 0307 	and.w	r3, r3, #7
 800110a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800110c:	69fb      	ldr	r3, [r7, #28]
 800110e:	f1c3 0307 	rsb	r3, r3, #7
 8001112:	2b04      	cmp	r3, #4
 8001114:	bf28      	it	cs
 8001116:	2304      	movcs	r3, #4
 8001118:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800111a:	69fb      	ldr	r3, [r7, #28]
 800111c:	3304      	adds	r3, #4
 800111e:	2b06      	cmp	r3, #6
 8001120:	d902      	bls.n	8001128 <NVIC_EncodePriority+0x30>
 8001122:	69fb      	ldr	r3, [r7, #28]
 8001124:	3b03      	subs	r3, #3
 8001126:	e000      	b.n	800112a <NVIC_EncodePriority+0x32>
 8001128:	2300      	movs	r3, #0
 800112a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800112c:	f04f 32ff 	mov.w	r2, #4294967295
 8001130:	69bb      	ldr	r3, [r7, #24]
 8001132:	fa02 f303 	lsl.w	r3, r2, r3
 8001136:	43da      	mvns	r2, r3
 8001138:	68bb      	ldr	r3, [r7, #8]
 800113a:	401a      	ands	r2, r3
 800113c:	697b      	ldr	r3, [r7, #20]
 800113e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001140:	f04f 31ff 	mov.w	r1, #4294967295
 8001144:	697b      	ldr	r3, [r7, #20]
 8001146:	fa01 f303 	lsl.w	r3, r1, r3
 800114a:	43d9      	mvns	r1, r3
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001150:	4313      	orrs	r3, r2
         );
}
 8001152:	4618      	mov	r0, r3
 8001154:	3724      	adds	r7, #36	@ 0x24
 8001156:	46bd      	mov	sp, r7
 8001158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115c:	4770      	bx	lr

0800115e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800115e:	b580      	push	{r7, lr}
 8001160:	b082      	sub	sp, #8
 8001162:	af00      	add	r7, sp, #0
 8001164:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001166:	6878      	ldr	r0, [r7, #4]
 8001168:	f7ff ff4c 	bl	8001004 <__NVIC_SetPriorityGrouping>
}
 800116c:	bf00      	nop
 800116e:	3708      	adds	r7, #8
 8001170:	46bd      	mov	sp, r7
 8001172:	bd80      	pop	{r7, pc}

08001174 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001174:	b580      	push	{r7, lr}
 8001176:	b086      	sub	sp, #24
 8001178:	af00      	add	r7, sp, #0
 800117a:	4603      	mov	r3, r0
 800117c:	60b9      	str	r1, [r7, #8]
 800117e:	607a      	str	r2, [r7, #4]
 8001180:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001182:	2300      	movs	r3, #0
 8001184:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001186:	f7ff ff61 	bl	800104c <__NVIC_GetPriorityGrouping>
 800118a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800118c:	687a      	ldr	r2, [r7, #4]
 800118e:	68b9      	ldr	r1, [r7, #8]
 8001190:	6978      	ldr	r0, [r7, #20]
 8001192:	f7ff ffb1 	bl	80010f8 <NVIC_EncodePriority>
 8001196:	4602      	mov	r2, r0
 8001198:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800119c:	4611      	mov	r1, r2
 800119e:	4618      	mov	r0, r3
 80011a0:	f7ff ff80 	bl	80010a4 <__NVIC_SetPriority>
}
 80011a4:	bf00      	nop
 80011a6:	3718      	adds	r7, #24
 80011a8:	46bd      	mov	sp, r7
 80011aa:	bd80      	pop	{r7, pc}

080011ac <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b082      	sub	sp, #8
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	4603      	mov	r3, r0
 80011b4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80011b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011ba:	4618      	mov	r0, r3
 80011bc:	f7ff ff54 	bl	8001068 <__NVIC_EnableIRQ>
}
 80011c0:	bf00      	nop
 80011c2:	3708      	adds	r7, #8
 80011c4:	46bd      	mov	sp, r7
 80011c6:	bd80      	pop	{r7, pc}

080011c8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80011c8:	b480      	push	{r7}
 80011ca:	b089      	sub	sp, #36	@ 0x24
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	6078      	str	r0, [r7, #4]
 80011d0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80011d2:	2300      	movs	r3, #0
 80011d4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80011d6:	2300      	movs	r3, #0
 80011d8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80011da:	2300      	movs	r3, #0
 80011dc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80011de:	2300      	movs	r3, #0
 80011e0:	61fb      	str	r3, [r7, #28]
 80011e2:	e16b      	b.n	80014bc <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80011e4:	2201      	movs	r2, #1
 80011e6:	69fb      	ldr	r3, [r7, #28]
 80011e8:	fa02 f303 	lsl.w	r3, r2, r3
 80011ec:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80011ee:	683b      	ldr	r3, [r7, #0]
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	697a      	ldr	r2, [r7, #20]
 80011f4:	4013      	ands	r3, r2
 80011f6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80011f8:	693a      	ldr	r2, [r7, #16]
 80011fa:	697b      	ldr	r3, [r7, #20]
 80011fc:	429a      	cmp	r2, r3
 80011fe:	f040 815a 	bne.w	80014b6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001202:	683b      	ldr	r3, [r7, #0]
 8001204:	685b      	ldr	r3, [r3, #4]
 8001206:	f003 0303 	and.w	r3, r3, #3
 800120a:	2b01      	cmp	r3, #1
 800120c:	d005      	beq.n	800121a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800120e:	683b      	ldr	r3, [r7, #0]
 8001210:	685b      	ldr	r3, [r3, #4]
 8001212:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001216:	2b02      	cmp	r3, #2
 8001218:	d130      	bne.n	800127c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	689b      	ldr	r3, [r3, #8]
 800121e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001220:	69fb      	ldr	r3, [r7, #28]
 8001222:	005b      	lsls	r3, r3, #1
 8001224:	2203      	movs	r2, #3
 8001226:	fa02 f303 	lsl.w	r3, r2, r3
 800122a:	43db      	mvns	r3, r3
 800122c:	69ba      	ldr	r2, [r7, #24]
 800122e:	4013      	ands	r3, r2
 8001230:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001232:	683b      	ldr	r3, [r7, #0]
 8001234:	68da      	ldr	r2, [r3, #12]
 8001236:	69fb      	ldr	r3, [r7, #28]
 8001238:	005b      	lsls	r3, r3, #1
 800123a:	fa02 f303 	lsl.w	r3, r2, r3
 800123e:	69ba      	ldr	r2, [r7, #24]
 8001240:	4313      	orrs	r3, r2
 8001242:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	69ba      	ldr	r2, [r7, #24]
 8001248:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	685b      	ldr	r3, [r3, #4]
 800124e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001250:	2201      	movs	r2, #1
 8001252:	69fb      	ldr	r3, [r7, #28]
 8001254:	fa02 f303 	lsl.w	r3, r2, r3
 8001258:	43db      	mvns	r3, r3
 800125a:	69ba      	ldr	r2, [r7, #24]
 800125c:	4013      	ands	r3, r2
 800125e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001260:	683b      	ldr	r3, [r7, #0]
 8001262:	685b      	ldr	r3, [r3, #4]
 8001264:	091b      	lsrs	r3, r3, #4
 8001266:	f003 0201 	and.w	r2, r3, #1
 800126a:	69fb      	ldr	r3, [r7, #28]
 800126c:	fa02 f303 	lsl.w	r3, r2, r3
 8001270:	69ba      	ldr	r2, [r7, #24]
 8001272:	4313      	orrs	r3, r2
 8001274:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	69ba      	ldr	r2, [r7, #24]
 800127a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800127c:	683b      	ldr	r3, [r7, #0]
 800127e:	685b      	ldr	r3, [r3, #4]
 8001280:	f003 0303 	and.w	r3, r3, #3
 8001284:	2b03      	cmp	r3, #3
 8001286:	d017      	beq.n	80012b8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	68db      	ldr	r3, [r3, #12]
 800128c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800128e:	69fb      	ldr	r3, [r7, #28]
 8001290:	005b      	lsls	r3, r3, #1
 8001292:	2203      	movs	r2, #3
 8001294:	fa02 f303 	lsl.w	r3, r2, r3
 8001298:	43db      	mvns	r3, r3
 800129a:	69ba      	ldr	r2, [r7, #24]
 800129c:	4013      	ands	r3, r2
 800129e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80012a0:	683b      	ldr	r3, [r7, #0]
 80012a2:	689a      	ldr	r2, [r3, #8]
 80012a4:	69fb      	ldr	r3, [r7, #28]
 80012a6:	005b      	lsls	r3, r3, #1
 80012a8:	fa02 f303 	lsl.w	r3, r2, r3
 80012ac:	69ba      	ldr	r2, [r7, #24]
 80012ae:	4313      	orrs	r3, r2
 80012b0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	69ba      	ldr	r2, [r7, #24]
 80012b6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80012b8:	683b      	ldr	r3, [r7, #0]
 80012ba:	685b      	ldr	r3, [r3, #4]
 80012bc:	f003 0303 	and.w	r3, r3, #3
 80012c0:	2b02      	cmp	r3, #2
 80012c2:	d123      	bne.n	800130c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80012c4:	69fb      	ldr	r3, [r7, #28]
 80012c6:	08da      	lsrs	r2, r3, #3
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	3208      	adds	r2, #8
 80012cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80012d0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80012d2:	69fb      	ldr	r3, [r7, #28]
 80012d4:	f003 0307 	and.w	r3, r3, #7
 80012d8:	009b      	lsls	r3, r3, #2
 80012da:	220f      	movs	r2, #15
 80012dc:	fa02 f303 	lsl.w	r3, r2, r3
 80012e0:	43db      	mvns	r3, r3
 80012e2:	69ba      	ldr	r2, [r7, #24]
 80012e4:	4013      	ands	r3, r2
 80012e6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80012e8:	683b      	ldr	r3, [r7, #0]
 80012ea:	691a      	ldr	r2, [r3, #16]
 80012ec:	69fb      	ldr	r3, [r7, #28]
 80012ee:	f003 0307 	and.w	r3, r3, #7
 80012f2:	009b      	lsls	r3, r3, #2
 80012f4:	fa02 f303 	lsl.w	r3, r2, r3
 80012f8:	69ba      	ldr	r2, [r7, #24]
 80012fa:	4313      	orrs	r3, r2
 80012fc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80012fe:	69fb      	ldr	r3, [r7, #28]
 8001300:	08da      	lsrs	r2, r3, #3
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	3208      	adds	r2, #8
 8001306:	69b9      	ldr	r1, [r7, #24]
 8001308:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001312:	69fb      	ldr	r3, [r7, #28]
 8001314:	005b      	lsls	r3, r3, #1
 8001316:	2203      	movs	r2, #3
 8001318:	fa02 f303 	lsl.w	r3, r2, r3
 800131c:	43db      	mvns	r3, r3
 800131e:	69ba      	ldr	r2, [r7, #24]
 8001320:	4013      	ands	r3, r2
 8001322:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001324:	683b      	ldr	r3, [r7, #0]
 8001326:	685b      	ldr	r3, [r3, #4]
 8001328:	f003 0203 	and.w	r2, r3, #3
 800132c:	69fb      	ldr	r3, [r7, #28]
 800132e:	005b      	lsls	r3, r3, #1
 8001330:	fa02 f303 	lsl.w	r3, r2, r3
 8001334:	69ba      	ldr	r2, [r7, #24]
 8001336:	4313      	orrs	r3, r2
 8001338:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	69ba      	ldr	r2, [r7, #24]
 800133e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001340:	683b      	ldr	r3, [r7, #0]
 8001342:	685b      	ldr	r3, [r3, #4]
 8001344:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001348:	2b00      	cmp	r3, #0
 800134a:	f000 80b4 	beq.w	80014b6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800134e:	2300      	movs	r3, #0
 8001350:	60fb      	str	r3, [r7, #12]
 8001352:	4b60      	ldr	r3, [pc, #384]	@ (80014d4 <HAL_GPIO_Init+0x30c>)
 8001354:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001356:	4a5f      	ldr	r2, [pc, #380]	@ (80014d4 <HAL_GPIO_Init+0x30c>)
 8001358:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800135c:	6453      	str	r3, [r2, #68]	@ 0x44
 800135e:	4b5d      	ldr	r3, [pc, #372]	@ (80014d4 <HAL_GPIO_Init+0x30c>)
 8001360:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001362:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001366:	60fb      	str	r3, [r7, #12]
 8001368:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800136a:	4a5b      	ldr	r2, [pc, #364]	@ (80014d8 <HAL_GPIO_Init+0x310>)
 800136c:	69fb      	ldr	r3, [r7, #28]
 800136e:	089b      	lsrs	r3, r3, #2
 8001370:	3302      	adds	r3, #2
 8001372:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001376:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001378:	69fb      	ldr	r3, [r7, #28]
 800137a:	f003 0303 	and.w	r3, r3, #3
 800137e:	009b      	lsls	r3, r3, #2
 8001380:	220f      	movs	r2, #15
 8001382:	fa02 f303 	lsl.w	r3, r2, r3
 8001386:	43db      	mvns	r3, r3
 8001388:	69ba      	ldr	r2, [r7, #24]
 800138a:	4013      	ands	r3, r2
 800138c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	4a52      	ldr	r2, [pc, #328]	@ (80014dc <HAL_GPIO_Init+0x314>)
 8001392:	4293      	cmp	r3, r2
 8001394:	d02b      	beq.n	80013ee <HAL_GPIO_Init+0x226>
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	4a51      	ldr	r2, [pc, #324]	@ (80014e0 <HAL_GPIO_Init+0x318>)
 800139a:	4293      	cmp	r3, r2
 800139c:	d025      	beq.n	80013ea <HAL_GPIO_Init+0x222>
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	4a50      	ldr	r2, [pc, #320]	@ (80014e4 <HAL_GPIO_Init+0x31c>)
 80013a2:	4293      	cmp	r3, r2
 80013a4:	d01f      	beq.n	80013e6 <HAL_GPIO_Init+0x21e>
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	4a4f      	ldr	r2, [pc, #316]	@ (80014e8 <HAL_GPIO_Init+0x320>)
 80013aa:	4293      	cmp	r3, r2
 80013ac:	d019      	beq.n	80013e2 <HAL_GPIO_Init+0x21a>
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	4a4e      	ldr	r2, [pc, #312]	@ (80014ec <HAL_GPIO_Init+0x324>)
 80013b2:	4293      	cmp	r3, r2
 80013b4:	d013      	beq.n	80013de <HAL_GPIO_Init+0x216>
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	4a4d      	ldr	r2, [pc, #308]	@ (80014f0 <HAL_GPIO_Init+0x328>)
 80013ba:	4293      	cmp	r3, r2
 80013bc:	d00d      	beq.n	80013da <HAL_GPIO_Init+0x212>
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	4a4c      	ldr	r2, [pc, #304]	@ (80014f4 <HAL_GPIO_Init+0x32c>)
 80013c2:	4293      	cmp	r3, r2
 80013c4:	d007      	beq.n	80013d6 <HAL_GPIO_Init+0x20e>
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	4a4b      	ldr	r2, [pc, #300]	@ (80014f8 <HAL_GPIO_Init+0x330>)
 80013ca:	4293      	cmp	r3, r2
 80013cc:	d101      	bne.n	80013d2 <HAL_GPIO_Init+0x20a>
 80013ce:	2307      	movs	r3, #7
 80013d0:	e00e      	b.n	80013f0 <HAL_GPIO_Init+0x228>
 80013d2:	2308      	movs	r3, #8
 80013d4:	e00c      	b.n	80013f0 <HAL_GPIO_Init+0x228>
 80013d6:	2306      	movs	r3, #6
 80013d8:	e00a      	b.n	80013f0 <HAL_GPIO_Init+0x228>
 80013da:	2305      	movs	r3, #5
 80013dc:	e008      	b.n	80013f0 <HAL_GPIO_Init+0x228>
 80013de:	2304      	movs	r3, #4
 80013e0:	e006      	b.n	80013f0 <HAL_GPIO_Init+0x228>
 80013e2:	2303      	movs	r3, #3
 80013e4:	e004      	b.n	80013f0 <HAL_GPIO_Init+0x228>
 80013e6:	2302      	movs	r3, #2
 80013e8:	e002      	b.n	80013f0 <HAL_GPIO_Init+0x228>
 80013ea:	2301      	movs	r3, #1
 80013ec:	e000      	b.n	80013f0 <HAL_GPIO_Init+0x228>
 80013ee:	2300      	movs	r3, #0
 80013f0:	69fa      	ldr	r2, [r7, #28]
 80013f2:	f002 0203 	and.w	r2, r2, #3
 80013f6:	0092      	lsls	r2, r2, #2
 80013f8:	4093      	lsls	r3, r2
 80013fa:	69ba      	ldr	r2, [r7, #24]
 80013fc:	4313      	orrs	r3, r2
 80013fe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001400:	4935      	ldr	r1, [pc, #212]	@ (80014d8 <HAL_GPIO_Init+0x310>)
 8001402:	69fb      	ldr	r3, [r7, #28]
 8001404:	089b      	lsrs	r3, r3, #2
 8001406:	3302      	adds	r3, #2
 8001408:	69ba      	ldr	r2, [r7, #24]
 800140a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800140e:	4b3b      	ldr	r3, [pc, #236]	@ (80014fc <HAL_GPIO_Init+0x334>)
 8001410:	689b      	ldr	r3, [r3, #8]
 8001412:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001414:	693b      	ldr	r3, [r7, #16]
 8001416:	43db      	mvns	r3, r3
 8001418:	69ba      	ldr	r2, [r7, #24]
 800141a:	4013      	ands	r3, r2
 800141c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800141e:	683b      	ldr	r3, [r7, #0]
 8001420:	685b      	ldr	r3, [r3, #4]
 8001422:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001426:	2b00      	cmp	r3, #0
 8001428:	d003      	beq.n	8001432 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800142a:	69ba      	ldr	r2, [r7, #24]
 800142c:	693b      	ldr	r3, [r7, #16]
 800142e:	4313      	orrs	r3, r2
 8001430:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001432:	4a32      	ldr	r2, [pc, #200]	@ (80014fc <HAL_GPIO_Init+0x334>)
 8001434:	69bb      	ldr	r3, [r7, #24]
 8001436:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001438:	4b30      	ldr	r3, [pc, #192]	@ (80014fc <HAL_GPIO_Init+0x334>)
 800143a:	68db      	ldr	r3, [r3, #12]
 800143c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800143e:	693b      	ldr	r3, [r7, #16]
 8001440:	43db      	mvns	r3, r3
 8001442:	69ba      	ldr	r2, [r7, #24]
 8001444:	4013      	ands	r3, r2
 8001446:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001448:	683b      	ldr	r3, [r7, #0]
 800144a:	685b      	ldr	r3, [r3, #4]
 800144c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001450:	2b00      	cmp	r3, #0
 8001452:	d003      	beq.n	800145c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001454:	69ba      	ldr	r2, [r7, #24]
 8001456:	693b      	ldr	r3, [r7, #16]
 8001458:	4313      	orrs	r3, r2
 800145a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800145c:	4a27      	ldr	r2, [pc, #156]	@ (80014fc <HAL_GPIO_Init+0x334>)
 800145e:	69bb      	ldr	r3, [r7, #24]
 8001460:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001462:	4b26      	ldr	r3, [pc, #152]	@ (80014fc <HAL_GPIO_Init+0x334>)
 8001464:	685b      	ldr	r3, [r3, #4]
 8001466:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001468:	693b      	ldr	r3, [r7, #16]
 800146a:	43db      	mvns	r3, r3
 800146c:	69ba      	ldr	r2, [r7, #24]
 800146e:	4013      	ands	r3, r2
 8001470:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001472:	683b      	ldr	r3, [r7, #0]
 8001474:	685b      	ldr	r3, [r3, #4]
 8001476:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800147a:	2b00      	cmp	r3, #0
 800147c:	d003      	beq.n	8001486 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800147e:	69ba      	ldr	r2, [r7, #24]
 8001480:	693b      	ldr	r3, [r7, #16]
 8001482:	4313      	orrs	r3, r2
 8001484:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001486:	4a1d      	ldr	r2, [pc, #116]	@ (80014fc <HAL_GPIO_Init+0x334>)
 8001488:	69bb      	ldr	r3, [r7, #24]
 800148a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800148c:	4b1b      	ldr	r3, [pc, #108]	@ (80014fc <HAL_GPIO_Init+0x334>)
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001492:	693b      	ldr	r3, [r7, #16]
 8001494:	43db      	mvns	r3, r3
 8001496:	69ba      	ldr	r2, [r7, #24]
 8001498:	4013      	ands	r3, r2
 800149a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800149c:	683b      	ldr	r3, [r7, #0]
 800149e:	685b      	ldr	r3, [r3, #4]
 80014a0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d003      	beq.n	80014b0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80014a8:	69ba      	ldr	r2, [r7, #24]
 80014aa:	693b      	ldr	r3, [r7, #16]
 80014ac:	4313      	orrs	r3, r2
 80014ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80014b0:	4a12      	ldr	r2, [pc, #72]	@ (80014fc <HAL_GPIO_Init+0x334>)
 80014b2:	69bb      	ldr	r3, [r7, #24]
 80014b4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80014b6:	69fb      	ldr	r3, [r7, #28]
 80014b8:	3301      	adds	r3, #1
 80014ba:	61fb      	str	r3, [r7, #28]
 80014bc:	69fb      	ldr	r3, [r7, #28]
 80014be:	2b0f      	cmp	r3, #15
 80014c0:	f67f ae90 	bls.w	80011e4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80014c4:	bf00      	nop
 80014c6:	bf00      	nop
 80014c8:	3724      	adds	r7, #36	@ 0x24
 80014ca:	46bd      	mov	sp, r7
 80014cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d0:	4770      	bx	lr
 80014d2:	bf00      	nop
 80014d4:	40023800 	.word	0x40023800
 80014d8:	40013800 	.word	0x40013800
 80014dc:	40020000 	.word	0x40020000
 80014e0:	40020400 	.word	0x40020400
 80014e4:	40020800 	.word	0x40020800
 80014e8:	40020c00 	.word	0x40020c00
 80014ec:	40021000 	.word	0x40021000
 80014f0:	40021400 	.word	0x40021400
 80014f4:	40021800 	.word	0x40021800
 80014f8:	40021c00 	.word	0x40021c00
 80014fc:	40013c00 	.word	0x40013c00

08001500 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b086      	sub	sp, #24
 8001504:	af00      	add	r7, sp, #0
 8001506:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	2b00      	cmp	r3, #0
 800150c:	d101      	bne.n	8001512 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800150e:	2301      	movs	r3, #1
 8001510:	e267      	b.n	80019e2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	f003 0301 	and.w	r3, r3, #1
 800151a:	2b00      	cmp	r3, #0
 800151c:	d075      	beq.n	800160a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800151e:	4b88      	ldr	r3, [pc, #544]	@ (8001740 <HAL_RCC_OscConfig+0x240>)
 8001520:	689b      	ldr	r3, [r3, #8]
 8001522:	f003 030c 	and.w	r3, r3, #12
 8001526:	2b04      	cmp	r3, #4
 8001528:	d00c      	beq.n	8001544 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800152a:	4b85      	ldr	r3, [pc, #532]	@ (8001740 <HAL_RCC_OscConfig+0x240>)
 800152c:	689b      	ldr	r3, [r3, #8]
 800152e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001532:	2b08      	cmp	r3, #8
 8001534:	d112      	bne.n	800155c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001536:	4b82      	ldr	r3, [pc, #520]	@ (8001740 <HAL_RCC_OscConfig+0x240>)
 8001538:	685b      	ldr	r3, [r3, #4]
 800153a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800153e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001542:	d10b      	bne.n	800155c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001544:	4b7e      	ldr	r3, [pc, #504]	@ (8001740 <HAL_RCC_OscConfig+0x240>)
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800154c:	2b00      	cmp	r3, #0
 800154e:	d05b      	beq.n	8001608 <HAL_RCC_OscConfig+0x108>
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	685b      	ldr	r3, [r3, #4]
 8001554:	2b00      	cmp	r3, #0
 8001556:	d157      	bne.n	8001608 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001558:	2301      	movs	r3, #1
 800155a:	e242      	b.n	80019e2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	685b      	ldr	r3, [r3, #4]
 8001560:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001564:	d106      	bne.n	8001574 <HAL_RCC_OscConfig+0x74>
 8001566:	4b76      	ldr	r3, [pc, #472]	@ (8001740 <HAL_RCC_OscConfig+0x240>)
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	4a75      	ldr	r2, [pc, #468]	@ (8001740 <HAL_RCC_OscConfig+0x240>)
 800156c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001570:	6013      	str	r3, [r2, #0]
 8001572:	e01d      	b.n	80015b0 <HAL_RCC_OscConfig+0xb0>
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	685b      	ldr	r3, [r3, #4]
 8001578:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800157c:	d10c      	bne.n	8001598 <HAL_RCC_OscConfig+0x98>
 800157e:	4b70      	ldr	r3, [pc, #448]	@ (8001740 <HAL_RCC_OscConfig+0x240>)
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	4a6f      	ldr	r2, [pc, #444]	@ (8001740 <HAL_RCC_OscConfig+0x240>)
 8001584:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001588:	6013      	str	r3, [r2, #0]
 800158a:	4b6d      	ldr	r3, [pc, #436]	@ (8001740 <HAL_RCC_OscConfig+0x240>)
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	4a6c      	ldr	r2, [pc, #432]	@ (8001740 <HAL_RCC_OscConfig+0x240>)
 8001590:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001594:	6013      	str	r3, [r2, #0]
 8001596:	e00b      	b.n	80015b0 <HAL_RCC_OscConfig+0xb0>
 8001598:	4b69      	ldr	r3, [pc, #420]	@ (8001740 <HAL_RCC_OscConfig+0x240>)
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	4a68      	ldr	r2, [pc, #416]	@ (8001740 <HAL_RCC_OscConfig+0x240>)
 800159e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80015a2:	6013      	str	r3, [r2, #0]
 80015a4:	4b66      	ldr	r3, [pc, #408]	@ (8001740 <HAL_RCC_OscConfig+0x240>)
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	4a65      	ldr	r2, [pc, #404]	@ (8001740 <HAL_RCC_OscConfig+0x240>)
 80015aa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80015ae:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	685b      	ldr	r3, [r3, #4]
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d013      	beq.n	80015e0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015b8:	f7ff fcf4 	bl	8000fa4 <HAL_GetTick>
 80015bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80015be:	e008      	b.n	80015d2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80015c0:	f7ff fcf0 	bl	8000fa4 <HAL_GetTick>
 80015c4:	4602      	mov	r2, r0
 80015c6:	693b      	ldr	r3, [r7, #16]
 80015c8:	1ad3      	subs	r3, r2, r3
 80015ca:	2b64      	cmp	r3, #100	@ 0x64
 80015cc:	d901      	bls.n	80015d2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80015ce:	2303      	movs	r3, #3
 80015d0:	e207      	b.n	80019e2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80015d2:	4b5b      	ldr	r3, [pc, #364]	@ (8001740 <HAL_RCC_OscConfig+0x240>)
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d0f0      	beq.n	80015c0 <HAL_RCC_OscConfig+0xc0>
 80015de:	e014      	b.n	800160a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015e0:	f7ff fce0 	bl	8000fa4 <HAL_GetTick>
 80015e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80015e6:	e008      	b.n	80015fa <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80015e8:	f7ff fcdc 	bl	8000fa4 <HAL_GetTick>
 80015ec:	4602      	mov	r2, r0
 80015ee:	693b      	ldr	r3, [r7, #16]
 80015f0:	1ad3      	subs	r3, r2, r3
 80015f2:	2b64      	cmp	r3, #100	@ 0x64
 80015f4:	d901      	bls.n	80015fa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80015f6:	2303      	movs	r3, #3
 80015f8:	e1f3      	b.n	80019e2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80015fa:	4b51      	ldr	r3, [pc, #324]	@ (8001740 <HAL_RCC_OscConfig+0x240>)
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001602:	2b00      	cmp	r3, #0
 8001604:	d1f0      	bne.n	80015e8 <HAL_RCC_OscConfig+0xe8>
 8001606:	e000      	b.n	800160a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001608:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	f003 0302 	and.w	r3, r3, #2
 8001612:	2b00      	cmp	r3, #0
 8001614:	d063      	beq.n	80016de <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001616:	4b4a      	ldr	r3, [pc, #296]	@ (8001740 <HAL_RCC_OscConfig+0x240>)
 8001618:	689b      	ldr	r3, [r3, #8]
 800161a:	f003 030c 	and.w	r3, r3, #12
 800161e:	2b00      	cmp	r3, #0
 8001620:	d00b      	beq.n	800163a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001622:	4b47      	ldr	r3, [pc, #284]	@ (8001740 <HAL_RCC_OscConfig+0x240>)
 8001624:	689b      	ldr	r3, [r3, #8]
 8001626:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800162a:	2b08      	cmp	r3, #8
 800162c:	d11c      	bne.n	8001668 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800162e:	4b44      	ldr	r3, [pc, #272]	@ (8001740 <HAL_RCC_OscConfig+0x240>)
 8001630:	685b      	ldr	r3, [r3, #4]
 8001632:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001636:	2b00      	cmp	r3, #0
 8001638:	d116      	bne.n	8001668 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800163a:	4b41      	ldr	r3, [pc, #260]	@ (8001740 <HAL_RCC_OscConfig+0x240>)
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	f003 0302 	and.w	r3, r3, #2
 8001642:	2b00      	cmp	r3, #0
 8001644:	d005      	beq.n	8001652 <HAL_RCC_OscConfig+0x152>
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	68db      	ldr	r3, [r3, #12]
 800164a:	2b01      	cmp	r3, #1
 800164c:	d001      	beq.n	8001652 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800164e:	2301      	movs	r3, #1
 8001650:	e1c7      	b.n	80019e2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001652:	4b3b      	ldr	r3, [pc, #236]	@ (8001740 <HAL_RCC_OscConfig+0x240>)
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	691b      	ldr	r3, [r3, #16]
 800165e:	00db      	lsls	r3, r3, #3
 8001660:	4937      	ldr	r1, [pc, #220]	@ (8001740 <HAL_RCC_OscConfig+0x240>)
 8001662:	4313      	orrs	r3, r2
 8001664:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001666:	e03a      	b.n	80016de <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	68db      	ldr	r3, [r3, #12]
 800166c:	2b00      	cmp	r3, #0
 800166e:	d020      	beq.n	80016b2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001670:	4b34      	ldr	r3, [pc, #208]	@ (8001744 <HAL_RCC_OscConfig+0x244>)
 8001672:	2201      	movs	r2, #1
 8001674:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001676:	f7ff fc95 	bl	8000fa4 <HAL_GetTick>
 800167a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800167c:	e008      	b.n	8001690 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800167e:	f7ff fc91 	bl	8000fa4 <HAL_GetTick>
 8001682:	4602      	mov	r2, r0
 8001684:	693b      	ldr	r3, [r7, #16]
 8001686:	1ad3      	subs	r3, r2, r3
 8001688:	2b02      	cmp	r3, #2
 800168a:	d901      	bls.n	8001690 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800168c:	2303      	movs	r3, #3
 800168e:	e1a8      	b.n	80019e2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001690:	4b2b      	ldr	r3, [pc, #172]	@ (8001740 <HAL_RCC_OscConfig+0x240>)
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	f003 0302 	and.w	r3, r3, #2
 8001698:	2b00      	cmp	r3, #0
 800169a:	d0f0      	beq.n	800167e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800169c:	4b28      	ldr	r3, [pc, #160]	@ (8001740 <HAL_RCC_OscConfig+0x240>)
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	691b      	ldr	r3, [r3, #16]
 80016a8:	00db      	lsls	r3, r3, #3
 80016aa:	4925      	ldr	r1, [pc, #148]	@ (8001740 <HAL_RCC_OscConfig+0x240>)
 80016ac:	4313      	orrs	r3, r2
 80016ae:	600b      	str	r3, [r1, #0]
 80016b0:	e015      	b.n	80016de <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80016b2:	4b24      	ldr	r3, [pc, #144]	@ (8001744 <HAL_RCC_OscConfig+0x244>)
 80016b4:	2200      	movs	r2, #0
 80016b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016b8:	f7ff fc74 	bl	8000fa4 <HAL_GetTick>
 80016bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80016be:	e008      	b.n	80016d2 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80016c0:	f7ff fc70 	bl	8000fa4 <HAL_GetTick>
 80016c4:	4602      	mov	r2, r0
 80016c6:	693b      	ldr	r3, [r7, #16]
 80016c8:	1ad3      	subs	r3, r2, r3
 80016ca:	2b02      	cmp	r3, #2
 80016cc:	d901      	bls.n	80016d2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80016ce:	2303      	movs	r3, #3
 80016d0:	e187      	b.n	80019e2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80016d2:	4b1b      	ldr	r3, [pc, #108]	@ (8001740 <HAL_RCC_OscConfig+0x240>)
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	f003 0302 	and.w	r3, r3, #2
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d1f0      	bne.n	80016c0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	f003 0308 	and.w	r3, r3, #8
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d036      	beq.n	8001758 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	695b      	ldr	r3, [r3, #20]
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d016      	beq.n	8001720 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80016f2:	4b15      	ldr	r3, [pc, #84]	@ (8001748 <HAL_RCC_OscConfig+0x248>)
 80016f4:	2201      	movs	r2, #1
 80016f6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80016f8:	f7ff fc54 	bl	8000fa4 <HAL_GetTick>
 80016fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80016fe:	e008      	b.n	8001712 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001700:	f7ff fc50 	bl	8000fa4 <HAL_GetTick>
 8001704:	4602      	mov	r2, r0
 8001706:	693b      	ldr	r3, [r7, #16]
 8001708:	1ad3      	subs	r3, r2, r3
 800170a:	2b02      	cmp	r3, #2
 800170c:	d901      	bls.n	8001712 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800170e:	2303      	movs	r3, #3
 8001710:	e167      	b.n	80019e2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001712:	4b0b      	ldr	r3, [pc, #44]	@ (8001740 <HAL_RCC_OscConfig+0x240>)
 8001714:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001716:	f003 0302 	and.w	r3, r3, #2
 800171a:	2b00      	cmp	r3, #0
 800171c:	d0f0      	beq.n	8001700 <HAL_RCC_OscConfig+0x200>
 800171e:	e01b      	b.n	8001758 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001720:	4b09      	ldr	r3, [pc, #36]	@ (8001748 <HAL_RCC_OscConfig+0x248>)
 8001722:	2200      	movs	r2, #0
 8001724:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001726:	f7ff fc3d 	bl	8000fa4 <HAL_GetTick>
 800172a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800172c:	e00e      	b.n	800174c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800172e:	f7ff fc39 	bl	8000fa4 <HAL_GetTick>
 8001732:	4602      	mov	r2, r0
 8001734:	693b      	ldr	r3, [r7, #16]
 8001736:	1ad3      	subs	r3, r2, r3
 8001738:	2b02      	cmp	r3, #2
 800173a:	d907      	bls.n	800174c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800173c:	2303      	movs	r3, #3
 800173e:	e150      	b.n	80019e2 <HAL_RCC_OscConfig+0x4e2>
 8001740:	40023800 	.word	0x40023800
 8001744:	42470000 	.word	0x42470000
 8001748:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800174c:	4b88      	ldr	r3, [pc, #544]	@ (8001970 <HAL_RCC_OscConfig+0x470>)
 800174e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001750:	f003 0302 	and.w	r3, r3, #2
 8001754:	2b00      	cmp	r3, #0
 8001756:	d1ea      	bne.n	800172e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	f003 0304 	and.w	r3, r3, #4
 8001760:	2b00      	cmp	r3, #0
 8001762:	f000 8097 	beq.w	8001894 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001766:	2300      	movs	r3, #0
 8001768:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800176a:	4b81      	ldr	r3, [pc, #516]	@ (8001970 <HAL_RCC_OscConfig+0x470>)
 800176c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800176e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001772:	2b00      	cmp	r3, #0
 8001774:	d10f      	bne.n	8001796 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001776:	2300      	movs	r3, #0
 8001778:	60bb      	str	r3, [r7, #8]
 800177a:	4b7d      	ldr	r3, [pc, #500]	@ (8001970 <HAL_RCC_OscConfig+0x470>)
 800177c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800177e:	4a7c      	ldr	r2, [pc, #496]	@ (8001970 <HAL_RCC_OscConfig+0x470>)
 8001780:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001784:	6413      	str	r3, [r2, #64]	@ 0x40
 8001786:	4b7a      	ldr	r3, [pc, #488]	@ (8001970 <HAL_RCC_OscConfig+0x470>)
 8001788:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800178a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800178e:	60bb      	str	r3, [r7, #8]
 8001790:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001792:	2301      	movs	r3, #1
 8001794:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001796:	4b77      	ldr	r3, [pc, #476]	@ (8001974 <HAL_RCC_OscConfig+0x474>)
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d118      	bne.n	80017d4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80017a2:	4b74      	ldr	r3, [pc, #464]	@ (8001974 <HAL_RCC_OscConfig+0x474>)
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	4a73      	ldr	r2, [pc, #460]	@ (8001974 <HAL_RCC_OscConfig+0x474>)
 80017a8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80017ac:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80017ae:	f7ff fbf9 	bl	8000fa4 <HAL_GetTick>
 80017b2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80017b4:	e008      	b.n	80017c8 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80017b6:	f7ff fbf5 	bl	8000fa4 <HAL_GetTick>
 80017ba:	4602      	mov	r2, r0
 80017bc:	693b      	ldr	r3, [r7, #16]
 80017be:	1ad3      	subs	r3, r2, r3
 80017c0:	2b02      	cmp	r3, #2
 80017c2:	d901      	bls.n	80017c8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80017c4:	2303      	movs	r3, #3
 80017c6:	e10c      	b.n	80019e2 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80017c8:	4b6a      	ldr	r3, [pc, #424]	@ (8001974 <HAL_RCC_OscConfig+0x474>)
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d0f0      	beq.n	80017b6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	689b      	ldr	r3, [r3, #8]
 80017d8:	2b01      	cmp	r3, #1
 80017da:	d106      	bne.n	80017ea <HAL_RCC_OscConfig+0x2ea>
 80017dc:	4b64      	ldr	r3, [pc, #400]	@ (8001970 <HAL_RCC_OscConfig+0x470>)
 80017de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80017e0:	4a63      	ldr	r2, [pc, #396]	@ (8001970 <HAL_RCC_OscConfig+0x470>)
 80017e2:	f043 0301 	orr.w	r3, r3, #1
 80017e6:	6713      	str	r3, [r2, #112]	@ 0x70
 80017e8:	e01c      	b.n	8001824 <HAL_RCC_OscConfig+0x324>
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	689b      	ldr	r3, [r3, #8]
 80017ee:	2b05      	cmp	r3, #5
 80017f0:	d10c      	bne.n	800180c <HAL_RCC_OscConfig+0x30c>
 80017f2:	4b5f      	ldr	r3, [pc, #380]	@ (8001970 <HAL_RCC_OscConfig+0x470>)
 80017f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80017f6:	4a5e      	ldr	r2, [pc, #376]	@ (8001970 <HAL_RCC_OscConfig+0x470>)
 80017f8:	f043 0304 	orr.w	r3, r3, #4
 80017fc:	6713      	str	r3, [r2, #112]	@ 0x70
 80017fe:	4b5c      	ldr	r3, [pc, #368]	@ (8001970 <HAL_RCC_OscConfig+0x470>)
 8001800:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001802:	4a5b      	ldr	r2, [pc, #364]	@ (8001970 <HAL_RCC_OscConfig+0x470>)
 8001804:	f043 0301 	orr.w	r3, r3, #1
 8001808:	6713      	str	r3, [r2, #112]	@ 0x70
 800180a:	e00b      	b.n	8001824 <HAL_RCC_OscConfig+0x324>
 800180c:	4b58      	ldr	r3, [pc, #352]	@ (8001970 <HAL_RCC_OscConfig+0x470>)
 800180e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001810:	4a57      	ldr	r2, [pc, #348]	@ (8001970 <HAL_RCC_OscConfig+0x470>)
 8001812:	f023 0301 	bic.w	r3, r3, #1
 8001816:	6713      	str	r3, [r2, #112]	@ 0x70
 8001818:	4b55      	ldr	r3, [pc, #340]	@ (8001970 <HAL_RCC_OscConfig+0x470>)
 800181a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800181c:	4a54      	ldr	r2, [pc, #336]	@ (8001970 <HAL_RCC_OscConfig+0x470>)
 800181e:	f023 0304 	bic.w	r3, r3, #4
 8001822:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	689b      	ldr	r3, [r3, #8]
 8001828:	2b00      	cmp	r3, #0
 800182a:	d015      	beq.n	8001858 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800182c:	f7ff fbba 	bl	8000fa4 <HAL_GetTick>
 8001830:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001832:	e00a      	b.n	800184a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001834:	f7ff fbb6 	bl	8000fa4 <HAL_GetTick>
 8001838:	4602      	mov	r2, r0
 800183a:	693b      	ldr	r3, [r7, #16]
 800183c:	1ad3      	subs	r3, r2, r3
 800183e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001842:	4293      	cmp	r3, r2
 8001844:	d901      	bls.n	800184a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001846:	2303      	movs	r3, #3
 8001848:	e0cb      	b.n	80019e2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800184a:	4b49      	ldr	r3, [pc, #292]	@ (8001970 <HAL_RCC_OscConfig+0x470>)
 800184c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800184e:	f003 0302 	and.w	r3, r3, #2
 8001852:	2b00      	cmp	r3, #0
 8001854:	d0ee      	beq.n	8001834 <HAL_RCC_OscConfig+0x334>
 8001856:	e014      	b.n	8001882 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001858:	f7ff fba4 	bl	8000fa4 <HAL_GetTick>
 800185c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800185e:	e00a      	b.n	8001876 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001860:	f7ff fba0 	bl	8000fa4 <HAL_GetTick>
 8001864:	4602      	mov	r2, r0
 8001866:	693b      	ldr	r3, [r7, #16]
 8001868:	1ad3      	subs	r3, r2, r3
 800186a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800186e:	4293      	cmp	r3, r2
 8001870:	d901      	bls.n	8001876 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001872:	2303      	movs	r3, #3
 8001874:	e0b5      	b.n	80019e2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001876:	4b3e      	ldr	r3, [pc, #248]	@ (8001970 <HAL_RCC_OscConfig+0x470>)
 8001878:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800187a:	f003 0302 	and.w	r3, r3, #2
 800187e:	2b00      	cmp	r3, #0
 8001880:	d1ee      	bne.n	8001860 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001882:	7dfb      	ldrb	r3, [r7, #23]
 8001884:	2b01      	cmp	r3, #1
 8001886:	d105      	bne.n	8001894 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001888:	4b39      	ldr	r3, [pc, #228]	@ (8001970 <HAL_RCC_OscConfig+0x470>)
 800188a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800188c:	4a38      	ldr	r2, [pc, #224]	@ (8001970 <HAL_RCC_OscConfig+0x470>)
 800188e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001892:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	699b      	ldr	r3, [r3, #24]
 8001898:	2b00      	cmp	r3, #0
 800189a:	f000 80a1 	beq.w	80019e0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800189e:	4b34      	ldr	r3, [pc, #208]	@ (8001970 <HAL_RCC_OscConfig+0x470>)
 80018a0:	689b      	ldr	r3, [r3, #8]
 80018a2:	f003 030c 	and.w	r3, r3, #12
 80018a6:	2b08      	cmp	r3, #8
 80018a8:	d05c      	beq.n	8001964 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	699b      	ldr	r3, [r3, #24]
 80018ae:	2b02      	cmp	r3, #2
 80018b0:	d141      	bne.n	8001936 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80018b2:	4b31      	ldr	r3, [pc, #196]	@ (8001978 <HAL_RCC_OscConfig+0x478>)
 80018b4:	2200      	movs	r2, #0
 80018b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018b8:	f7ff fb74 	bl	8000fa4 <HAL_GetTick>
 80018bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80018be:	e008      	b.n	80018d2 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80018c0:	f7ff fb70 	bl	8000fa4 <HAL_GetTick>
 80018c4:	4602      	mov	r2, r0
 80018c6:	693b      	ldr	r3, [r7, #16]
 80018c8:	1ad3      	subs	r3, r2, r3
 80018ca:	2b02      	cmp	r3, #2
 80018cc:	d901      	bls.n	80018d2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80018ce:	2303      	movs	r3, #3
 80018d0:	e087      	b.n	80019e2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80018d2:	4b27      	ldr	r3, [pc, #156]	@ (8001970 <HAL_RCC_OscConfig+0x470>)
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d1f0      	bne.n	80018c0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	69da      	ldr	r2, [r3, #28]
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	6a1b      	ldr	r3, [r3, #32]
 80018e6:	431a      	orrs	r2, r3
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018ec:	019b      	lsls	r3, r3, #6
 80018ee:	431a      	orrs	r2, r3
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018f4:	085b      	lsrs	r3, r3, #1
 80018f6:	3b01      	subs	r3, #1
 80018f8:	041b      	lsls	r3, r3, #16
 80018fa:	431a      	orrs	r2, r3
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001900:	061b      	lsls	r3, r3, #24
 8001902:	491b      	ldr	r1, [pc, #108]	@ (8001970 <HAL_RCC_OscConfig+0x470>)
 8001904:	4313      	orrs	r3, r2
 8001906:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001908:	4b1b      	ldr	r3, [pc, #108]	@ (8001978 <HAL_RCC_OscConfig+0x478>)
 800190a:	2201      	movs	r2, #1
 800190c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800190e:	f7ff fb49 	bl	8000fa4 <HAL_GetTick>
 8001912:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001914:	e008      	b.n	8001928 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001916:	f7ff fb45 	bl	8000fa4 <HAL_GetTick>
 800191a:	4602      	mov	r2, r0
 800191c:	693b      	ldr	r3, [r7, #16]
 800191e:	1ad3      	subs	r3, r2, r3
 8001920:	2b02      	cmp	r3, #2
 8001922:	d901      	bls.n	8001928 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001924:	2303      	movs	r3, #3
 8001926:	e05c      	b.n	80019e2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001928:	4b11      	ldr	r3, [pc, #68]	@ (8001970 <HAL_RCC_OscConfig+0x470>)
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001930:	2b00      	cmp	r3, #0
 8001932:	d0f0      	beq.n	8001916 <HAL_RCC_OscConfig+0x416>
 8001934:	e054      	b.n	80019e0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001936:	4b10      	ldr	r3, [pc, #64]	@ (8001978 <HAL_RCC_OscConfig+0x478>)
 8001938:	2200      	movs	r2, #0
 800193a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800193c:	f7ff fb32 	bl	8000fa4 <HAL_GetTick>
 8001940:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001942:	e008      	b.n	8001956 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001944:	f7ff fb2e 	bl	8000fa4 <HAL_GetTick>
 8001948:	4602      	mov	r2, r0
 800194a:	693b      	ldr	r3, [r7, #16]
 800194c:	1ad3      	subs	r3, r2, r3
 800194e:	2b02      	cmp	r3, #2
 8001950:	d901      	bls.n	8001956 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001952:	2303      	movs	r3, #3
 8001954:	e045      	b.n	80019e2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001956:	4b06      	ldr	r3, [pc, #24]	@ (8001970 <HAL_RCC_OscConfig+0x470>)
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800195e:	2b00      	cmp	r3, #0
 8001960:	d1f0      	bne.n	8001944 <HAL_RCC_OscConfig+0x444>
 8001962:	e03d      	b.n	80019e0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	699b      	ldr	r3, [r3, #24]
 8001968:	2b01      	cmp	r3, #1
 800196a:	d107      	bne.n	800197c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800196c:	2301      	movs	r3, #1
 800196e:	e038      	b.n	80019e2 <HAL_RCC_OscConfig+0x4e2>
 8001970:	40023800 	.word	0x40023800
 8001974:	40007000 	.word	0x40007000
 8001978:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800197c:	4b1b      	ldr	r3, [pc, #108]	@ (80019ec <HAL_RCC_OscConfig+0x4ec>)
 800197e:	685b      	ldr	r3, [r3, #4]
 8001980:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	699b      	ldr	r3, [r3, #24]
 8001986:	2b01      	cmp	r3, #1
 8001988:	d028      	beq.n	80019dc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800198a:	68fb      	ldr	r3, [r7, #12]
 800198c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001994:	429a      	cmp	r2, r3
 8001996:	d121      	bne.n	80019dc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001998:	68fb      	ldr	r3, [r7, #12]
 800199a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80019a2:	429a      	cmp	r2, r3
 80019a4:	d11a      	bne.n	80019dc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80019a6:	68fa      	ldr	r2, [r7, #12]
 80019a8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80019ac:	4013      	ands	r3, r2
 80019ae:	687a      	ldr	r2, [r7, #4]
 80019b0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80019b2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80019b4:	4293      	cmp	r3, r2
 80019b6:	d111      	bne.n	80019dc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019c2:	085b      	lsrs	r3, r3, #1
 80019c4:	3b01      	subs	r3, #1
 80019c6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80019c8:	429a      	cmp	r2, r3
 80019ca:	d107      	bne.n	80019dc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80019d6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80019d8:	429a      	cmp	r2, r3
 80019da:	d001      	beq.n	80019e0 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80019dc:	2301      	movs	r3, #1
 80019de:	e000      	b.n	80019e2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80019e0:	2300      	movs	r3, #0
}
 80019e2:	4618      	mov	r0, r3
 80019e4:	3718      	adds	r7, #24
 80019e6:	46bd      	mov	sp, r7
 80019e8:	bd80      	pop	{r7, pc}
 80019ea:	bf00      	nop
 80019ec:	40023800 	.word	0x40023800

080019f0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b084      	sub	sp, #16
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	6078      	str	r0, [r7, #4]
 80019f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d101      	bne.n	8001a04 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001a00:	2301      	movs	r3, #1
 8001a02:	e0cc      	b.n	8001b9e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001a04:	4b68      	ldr	r3, [pc, #416]	@ (8001ba8 <HAL_RCC_ClockConfig+0x1b8>)
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	f003 0307 	and.w	r3, r3, #7
 8001a0c:	683a      	ldr	r2, [r7, #0]
 8001a0e:	429a      	cmp	r2, r3
 8001a10:	d90c      	bls.n	8001a2c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a12:	4b65      	ldr	r3, [pc, #404]	@ (8001ba8 <HAL_RCC_ClockConfig+0x1b8>)
 8001a14:	683a      	ldr	r2, [r7, #0]
 8001a16:	b2d2      	uxtb	r2, r2
 8001a18:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a1a:	4b63      	ldr	r3, [pc, #396]	@ (8001ba8 <HAL_RCC_ClockConfig+0x1b8>)
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	f003 0307 	and.w	r3, r3, #7
 8001a22:	683a      	ldr	r2, [r7, #0]
 8001a24:	429a      	cmp	r2, r3
 8001a26:	d001      	beq.n	8001a2c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001a28:	2301      	movs	r3, #1
 8001a2a:	e0b8      	b.n	8001b9e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	f003 0302 	and.w	r3, r3, #2
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d020      	beq.n	8001a7a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	f003 0304 	and.w	r3, r3, #4
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d005      	beq.n	8001a50 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001a44:	4b59      	ldr	r3, [pc, #356]	@ (8001bac <HAL_RCC_ClockConfig+0x1bc>)
 8001a46:	689b      	ldr	r3, [r3, #8]
 8001a48:	4a58      	ldr	r2, [pc, #352]	@ (8001bac <HAL_RCC_ClockConfig+0x1bc>)
 8001a4a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001a4e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	f003 0308 	and.w	r3, r3, #8
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d005      	beq.n	8001a68 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001a5c:	4b53      	ldr	r3, [pc, #332]	@ (8001bac <HAL_RCC_ClockConfig+0x1bc>)
 8001a5e:	689b      	ldr	r3, [r3, #8]
 8001a60:	4a52      	ldr	r2, [pc, #328]	@ (8001bac <HAL_RCC_ClockConfig+0x1bc>)
 8001a62:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001a66:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001a68:	4b50      	ldr	r3, [pc, #320]	@ (8001bac <HAL_RCC_ClockConfig+0x1bc>)
 8001a6a:	689b      	ldr	r3, [r3, #8]
 8001a6c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	689b      	ldr	r3, [r3, #8]
 8001a74:	494d      	ldr	r1, [pc, #308]	@ (8001bac <HAL_RCC_ClockConfig+0x1bc>)
 8001a76:	4313      	orrs	r3, r2
 8001a78:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	f003 0301 	and.w	r3, r3, #1
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d044      	beq.n	8001b10 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	685b      	ldr	r3, [r3, #4]
 8001a8a:	2b01      	cmp	r3, #1
 8001a8c:	d107      	bne.n	8001a9e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a8e:	4b47      	ldr	r3, [pc, #284]	@ (8001bac <HAL_RCC_ClockConfig+0x1bc>)
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d119      	bne.n	8001ace <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a9a:	2301      	movs	r3, #1
 8001a9c:	e07f      	b.n	8001b9e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	685b      	ldr	r3, [r3, #4]
 8001aa2:	2b02      	cmp	r3, #2
 8001aa4:	d003      	beq.n	8001aae <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001aaa:	2b03      	cmp	r3, #3
 8001aac:	d107      	bne.n	8001abe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001aae:	4b3f      	ldr	r3, [pc, #252]	@ (8001bac <HAL_RCC_ClockConfig+0x1bc>)
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d109      	bne.n	8001ace <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001aba:	2301      	movs	r3, #1
 8001abc:	e06f      	b.n	8001b9e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001abe:	4b3b      	ldr	r3, [pc, #236]	@ (8001bac <HAL_RCC_ClockConfig+0x1bc>)
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	f003 0302 	and.w	r3, r3, #2
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d101      	bne.n	8001ace <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001aca:	2301      	movs	r3, #1
 8001acc:	e067      	b.n	8001b9e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001ace:	4b37      	ldr	r3, [pc, #220]	@ (8001bac <HAL_RCC_ClockConfig+0x1bc>)
 8001ad0:	689b      	ldr	r3, [r3, #8]
 8001ad2:	f023 0203 	bic.w	r2, r3, #3
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	685b      	ldr	r3, [r3, #4]
 8001ada:	4934      	ldr	r1, [pc, #208]	@ (8001bac <HAL_RCC_ClockConfig+0x1bc>)
 8001adc:	4313      	orrs	r3, r2
 8001ade:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001ae0:	f7ff fa60 	bl	8000fa4 <HAL_GetTick>
 8001ae4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ae6:	e00a      	b.n	8001afe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ae8:	f7ff fa5c 	bl	8000fa4 <HAL_GetTick>
 8001aec:	4602      	mov	r2, r0
 8001aee:	68fb      	ldr	r3, [r7, #12]
 8001af0:	1ad3      	subs	r3, r2, r3
 8001af2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001af6:	4293      	cmp	r3, r2
 8001af8:	d901      	bls.n	8001afe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001afa:	2303      	movs	r3, #3
 8001afc:	e04f      	b.n	8001b9e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001afe:	4b2b      	ldr	r3, [pc, #172]	@ (8001bac <HAL_RCC_ClockConfig+0x1bc>)
 8001b00:	689b      	ldr	r3, [r3, #8]
 8001b02:	f003 020c 	and.w	r2, r3, #12
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	685b      	ldr	r3, [r3, #4]
 8001b0a:	009b      	lsls	r3, r3, #2
 8001b0c:	429a      	cmp	r2, r3
 8001b0e:	d1eb      	bne.n	8001ae8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001b10:	4b25      	ldr	r3, [pc, #148]	@ (8001ba8 <HAL_RCC_ClockConfig+0x1b8>)
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	f003 0307 	and.w	r3, r3, #7
 8001b18:	683a      	ldr	r2, [r7, #0]
 8001b1a:	429a      	cmp	r2, r3
 8001b1c:	d20c      	bcs.n	8001b38 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b1e:	4b22      	ldr	r3, [pc, #136]	@ (8001ba8 <HAL_RCC_ClockConfig+0x1b8>)
 8001b20:	683a      	ldr	r2, [r7, #0]
 8001b22:	b2d2      	uxtb	r2, r2
 8001b24:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b26:	4b20      	ldr	r3, [pc, #128]	@ (8001ba8 <HAL_RCC_ClockConfig+0x1b8>)
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	f003 0307 	and.w	r3, r3, #7
 8001b2e:	683a      	ldr	r2, [r7, #0]
 8001b30:	429a      	cmp	r2, r3
 8001b32:	d001      	beq.n	8001b38 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001b34:	2301      	movs	r3, #1
 8001b36:	e032      	b.n	8001b9e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	f003 0304 	and.w	r3, r3, #4
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d008      	beq.n	8001b56 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001b44:	4b19      	ldr	r3, [pc, #100]	@ (8001bac <HAL_RCC_ClockConfig+0x1bc>)
 8001b46:	689b      	ldr	r3, [r3, #8]
 8001b48:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	68db      	ldr	r3, [r3, #12]
 8001b50:	4916      	ldr	r1, [pc, #88]	@ (8001bac <HAL_RCC_ClockConfig+0x1bc>)
 8001b52:	4313      	orrs	r3, r2
 8001b54:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	f003 0308 	and.w	r3, r3, #8
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d009      	beq.n	8001b76 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001b62:	4b12      	ldr	r3, [pc, #72]	@ (8001bac <HAL_RCC_ClockConfig+0x1bc>)
 8001b64:	689b      	ldr	r3, [r3, #8]
 8001b66:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	691b      	ldr	r3, [r3, #16]
 8001b6e:	00db      	lsls	r3, r3, #3
 8001b70:	490e      	ldr	r1, [pc, #56]	@ (8001bac <HAL_RCC_ClockConfig+0x1bc>)
 8001b72:	4313      	orrs	r3, r2
 8001b74:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001b76:	f000 f821 	bl	8001bbc <HAL_RCC_GetSysClockFreq>
 8001b7a:	4602      	mov	r2, r0
 8001b7c:	4b0b      	ldr	r3, [pc, #44]	@ (8001bac <HAL_RCC_ClockConfig+0x1bc>)
 8001b7e:	689b      	ldr	r3, [r3, #8]
 8001b80:	091b      	lsrs	r3, r3, #4
 8001b82:	f003 030f 	and.w	r3, r3, #15
 8001b86:	490a      	ldr	r1, [pc, #40]	@ (8001bb0 <HAL_RCC_ClockConfig+0x1c0>)
 8001b88:	5ccb      	ldrb	r3, [r1, r3]
 8001b8a:	fa22 f303 	lsr.w	r3, r2, r3
 8001b8e:	4a09      	ldr	r2, [pc, #36]	@ (8001bb4 <HAL_RCC_ClockConfig+0x1c4>)
 8001b90:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8001b92:	4b09      	ldr	r3, [pc, #36]	@ (8001bb8 <HAL_RCC_ClockConfig+0x1c8>)
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	4618      	mov	r0, r3
 8001b98:	f7fe ffda 	bl	8000b50 <HAL_InitTick>

  return HAL_OK;
 8001b9c:	2300      	movs	r3, #0
}
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	3710      	adds	r7, #16
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	bd80      	pop	{r7, pc}
 8001ba6:	bf00      	nop
 8001ba8:	40023c00 	.word	0x40023c00
 8001bac:	40023800 	.word	0x40023800
 8001bb0:	08006fcc 	.word	0x08006fcc
 8001bb4:	20000000 	.word	0x20000000
 8001bb8:	20000004 	.word	0x20000004

08001bbc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001bbc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001bc0:	b090      	sub	sp, #64	@ 0x40
 8001bc2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8001bc8:	2300      	movs	r3, #0
 8001bca:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8001bcc:	2300      	movs	r3, #0
 8001bce:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001bd4:	4b59      	ldr	r3, [pc, #356]	@ (8001d3c <HAL_RCC_GetSysClockFreq+0x180>)
 8001bd6:	689b      	ldr	r3, [r3, #8]
 8001bd8:	f003 030c 	and.w	r3, r3, #12
 8001bdc:	2b08      	cmp	r3, #8
 8001bde:	d00d      	beq.n	8001bfc <HAL_RCC_GetSysClockFreq+0x40>
 8001be0:	2b08      	cmp	r3, #8
 8001be2:	f200 80a1 	bhi.w	8001d28 <HAL_RCC_GetSysClockFreq+0x16c>
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d002      	beq.n	8001bf0 <HAL_RCC_GetSysClockFreq+0x34>
 8001bea:	2b04      	cmp	r3, #4
 8001bec:	d003      	beq.n	8001bf6 <HAL_RCC_GetSysClockFreq+0x3a>
 8001bee:	e09b      	b.n	8001d28 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001bf0:	4b53      	ldr	r3, [pc, #332]	@ (8001d40 <HAL_RCC_GetSysClockFreq+0x184>)
 8001bf2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001bf4:	e09b      	b.n	8001d2e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001bf6:	4b53      	ldr	r3, [pc, #332]	@ (8001d44 <HAL_RCC_GetSysClockFreq+0x188>)
 8001bf8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001bfa:	e098      	b.n	8001d2e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001bfc:	4b4f      	ldr	r3, [pc, #316]	@ (8001d3c <HAL_RCC_GetSysClockFreq+0x180>)
 8001bfe:	685b      	ldr	r3, [r3, #4]
 8001c00:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001c04:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001c06:	4b4d      	ldr	r3, [pc, #308]	@ (8001d3c <HAL_RCC_GetSysClockFreq+0x180>)
 8001c08:	685b      	ldr	r3, [r3, #4]
 8001c0a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d028      	beq.n	8001c64 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001c12:	4b4a      	ldr	r3, [pc, #296]	@ (8001d3c <HAL_RCC_GetSysClockFreq+0x180>)
 8001c14:	685b      	ldr	r3, [r3, #4]
 8001c16:	099b      	lsrs	r3, r3, #6
 8001c18:	2200      	movs	r2, #0
 8001c1a:	623b      	str	r3, [r7, #32]
 8001c1c:	627a      	str	r2, [r7, #36]	@ 0x24
 8001c1e:	6a3b      	ldr	r3, [r7, #32]
 8001c20:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8001c24:	2100      	movs	r1, #0
 8001c26:	4b47      	ldr	r3, [pc, #284]	@ (8001d44 <HAL_RCC_GetSysClockFreq+0x188>)
 8001c28:	fb03 f201 	mul.w	r2, r3, r1
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	fb00 f303 	mul.w	r3, r0, r3
 8001c32:	4413      	add	r3, r2
 8001c34:	4a43      	ldr	r2, [pc, #268]	@ (8001d44 <HAL_RCC_GetSysClockFreq+0x188>)
 8001c36:	fba0 1202 	umull	r1, r2, r0, r2
 8001c3a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001c3c:	460a      	mov	r2, r1
 8001c3e:	62ba      	str	r2, [r7, #40]	@ 0x28
 8001c40:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001c42:	4413      	add	r3, r2
 8001c44:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001c46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001c48:	2200      	movs	r2, #0
 8001c4a:	61bb      	str	r3, [r7, #24]
 8001c4c:	61fa      	str	r2, [r7, #28]
 8001c4e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001c52:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8001c56:	f7fe fb0b 	bl	8000270 <__aeabi_uldivmod>
 8001c5a:	4602      	mov	r2, r0
 8001c5c:	460b      	mov	r3, r1
 8001c5e:	4613      	mov	r3, r2
 8001c60:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001c62:	e053      	b.n	8001d0c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001c64:	4b35      	ldr	r3, [pc, #212]	@ (8001d3c <HAL_RCC_GetSysClockFreq+0x180>)
 8001c66:	685b      	ldr	r3, [r3, #4]
 8001c68:	099b      	lsrs	r3, r3, #6
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	613b      	str	r3, [r7, #16]
 8001c6e:	617a      	str	r2, [r7, #20]
 8001c70:	693b      	ldr	r3, [r7, #16]
 8001c72:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8001c76:	f04f 0b00 	mov.w	fp, #0
 8001c7a:	4652      	mov	r2, sl
 8001c7c:	465b      	mov	r3, fp
 8001c7e:	f04f 0000 	mov.w	r0, #0
 8001c82:	f04f 0100 	mov.w	r1, #0
 8001c86:	0159      	lsls	r1, r3, #5
 8001c88:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001c8c:	0150      	lsls	r0, r2, #5
 8001c8e:	4602      	mov	r2, r0
 8001c90:	460b      	mov	r3, r1
 8001c92:	ebb2 080a 	subs.w	r8, r2, sl
 8001c96:	eb63 090b 	sbc.w	r9, r3, fp
 8001c9a:	f04f 0200 	mov.w	r2, #0
 8001c9e:	f04f 0300 	mov.w	r3, #0
 8001ca2:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8001ca6:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8001caa:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8001cae:	ebb2 0408 	subs.w	r4, r2, r8
 8001cb2:	eb63 0509 	sbc.w	r5, r3, r9
 8001cb6:	f04f 0200 	mov.w	r2, #0
 8001cba:	f04f 0300 	mov.w	r3, #0
 8001cbe:	00eb      	lsls	r3, r5, #3
 8001cc0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001cc4:	00e2      	lsls	r2, r4, #3
 8001cc6:	4614      	mov	r4, r2
 8001cc8:	461d      	mov	r5, r3
 8001cca:	eb14 030a 	adds.w	r3, r4, sl
 8001cce:	603b      	str	r3, [r7, #0]
 8001cd0:	eb45 030b 	adc.w	r3, r5, fp
 8001cd4:	607b      	str	r3, [r7, #4]
 8001cd6:	f04f 0200 	mov.w	r2, #0
 8001cda:	f04f 0300 	mov.w	r3, #0
 8001cde:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001ce2:	4629      	mov	r1, r5
 8001ce4:	028b      	lsls	r3, r1, #10
 8001ce6:	4621      	mov	r1, r4
 8001ce8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001cec:	4621      	mov	r1, r4
 8001cee:	028a      	lsls	r2, r1, #10
 8001cf0:	4610      	mov	r0, r2
 8001cf2:	4619      	mov	r1, r3
 8001cf4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	60bb      	str	r3, [r7, #8]
 8001cfa:	60fa      	str	r2, [r7, #12]
 8001cfc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001d00:	f7fe fab6 	bl	8000270 <__aeabi_uldivmod>
 8001d04:	4602      	mov	r2, r0
 8001d06:	460b      	mov	r3, r1
 8001d08:	4613      	mov	r3, r2
 8001d0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001d0c:	4b0b      	ldr	r3, [pc, #44]	@ (8001d3c <HAL_RCC_GetSysClockFreq+0x180>)
 8001d0e:	685b      	ldr	r3, [r3, #4]
 8001d10:	0c1b      	lsrs	r3, r3, #16
 8001d12:	f003 0303 	and.w	r3, r3, #3
 8001d16:	3301      	adds	r3, #1
 8001d18:	005b      	lsls	r3, r3, #1
 8001d1a:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8001d1c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001d1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001d20:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d24:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001d26:	e002      	b.n	8001d2e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001d28:	4b05      	ldr	r3, [pc, #20]	@ (8001d40 <HAL_RCC_GetSysClockFreq+0x184>)
 8001d2a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001d2c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001d2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8001d30:	4618      	mov	r0, r3
 8001d32:	3740      	adds	r7, #64	@ 0x40
 8001d34:	46bd      	mov	sp, r7
 8001d36:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001d3a:	bf00      	nop
 8001d3c:	40023800 	.word	0x40023800
 8001d40:	00f42400 	.word	0x00f42400
 8001d44:	017d7840 	.word	0x017d7840

08001d48 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001d48:	b480      	push	{r7}
 8001d4a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001d4c:	4b03      	ldr	r3, [pc, #12]	@ (8001d5c <HAL_RCC_GetHCLKFreq+0x14>)
 8001d4e:	681b      	ldr	r3, [r3, #0]
}
 8001d50:	4618      	mov	r0, r3
 8001d52:	46bd      	mov	sp, r7
 8001d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d58:	4770      	bx	lr
 8001d5a:	bf00      	nop
 8001d5c:	20000000 	.word	0x20000000

08001d60 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001d64:	f7ff fff0 	bl	8001d48 <HAL_RCC_GetHCLKFreq>
 8001d68:	4602      	mov	r2, r0
 8001d6a:	4b05      	ldr	r3, [pc, #20]	@ (8001d80 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001d6c:	689b      	ldr	r3, [r3, #8]
 8001d6e:	0a9b      	lsrs	r3, r3, #10
 8001d70:	f003 0307 	and.w	r3, r3, #7
 8001d74:	4903      	ldr	r1, [pc, #12]	@ (8001d84 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001d76:	5ccb      	ldrb	r3, [r1, r3]
 8001d78:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	bd80      	pop	{r7, pc}
 8001d80:	40023800 	.word	0x40023800
 8001d84:	08006fdc 	.word	0x08006fdc

08001d88 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001d8c:	f7ff ffdc 	bl	8001d48 <HAL_RCC_GetHCLKFreq>
 8001d90:	4602      	mov	r2, r0
 8001d92:	4b05      	ldr	r3, [pc, #20]	@ (8001da8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001d94:	689b      	ldr	r3, [r3, #8]
 8001d96:	0b5b      	lsrs	r3, r3, #13
 8001d98:	f003 0307 	and.w	r3, r3, #7
 8001d9c:	4903      	ldr	r1, [pc, #12]	@ (8001dac <HAL_RCC_GetPCLK2Freq+0x24>)
 8001d9e:	5ccb      	ldrb	r3, [r1, r3]
 8001da0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001da4:	4618      	mov	r0, r3
 8001da6:	bd80      	pop	{r7, pc}
 8001da8:	40023800 	.word	0x40023800
 8001dac:	08006fdc 	.word	0x08006fdc

08001db0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001db0:	b480      	push	{r7}
 8001db2:	b083      	sub	sp, #12
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	6078      	str	r0, [r7, #4]
 8001db8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	220f      	movs	r2, #15
 8001dbe:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001dc0:	4b12      	ldr	r3, [pc, #72]	@ (8001e0c <HAL_RCC_GetClockConfig+0x5c>)
 8001dc2:	689b      	ldr	r3, [r3, #8]
 8001dc4:	f003 0203 	and.w	r2, r3, #3
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001dcc:	4b0f      	ldr	r3, [pc, #60]	@ (8001e0c <HAL_RCC_GetClockConfig+0x5c>)
 8001dce:	689b      	ldr	r3, [r3, #8]
 8001dd0:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001dd8:	4b0c      	ldr	r3, [pc, #48]	@ (8001e0c <HAL_RCC_GetClockConfig+0x5c>)
 8001dda:	689b      	ldr	r3, [r3, #8]
 8001ddc:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001de4:	4b09      	ldr	r3, [pc, #36]	@ (8001e0c <HAL_RCC_GetClockConfig+0x5c>)
 8001de6:	689b      	ldr	r3, [r3, #8]
 8001de8:	08db      	lsrs	r3, r3, #3
 8001dea:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001df2:	4b07      	ldr	r3, [pc, #28]	@ (8001e10 <HAL_RCC_GetClockConfig+0x60>)
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	f003 0207 	and.w	r2, r3, #7
 8001dfa:	683b      	ldr	r3, [r7, #0]
 8001dfc:	601a      	str	r2, [r3, #0]
}
 8001dfe:	bf00      	nop
 8001e00:	370c      	adds	r7, #12
 8001e02:	46bd      	mov	sp, r7
 8001e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e08:	4770      	bx	lr
 8001e0a:	bf00      	nop
 8001e0c:	40023800 	.word	0x40023800
 8001e10:	40023c00 	.word	0x40023c00

08001e14 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b082      	sub	sp, #8
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d101      	bne.n	8001e26 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001e22:	2301      	movs	r3, #1
 8001e24:	e041      	b.n	8001eaa <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001e2c:	b2db      	uxtb	r3, r3
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d106      	bne.n	8001e40 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	2200      	movs	r2, #0
 8001e36:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001e3a:	6878      	ldr	r0, [r7, #4]
 8001e3c:	f000 f839 	bl	8001eb2 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	2202      	movs	r2, #2
 8001e44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681a      	ldr	r2, [r3, #0]
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	3304      	adds	r3, #4
 8001e50:	4619      	mov	r1, r3
 8001e52:	4610      	mov	r0, r2
 8001e54:	f000 f9c0 	bl	80021d8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	2201      	movs	r2, #1
 8001e5c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	2201      	movs	r2, #1
 8001e64:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	2201      	movs	r2, #1
 8001e6c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	2201      	movs	r2, #1
 8001e74:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	2201      	movs	r2, #1
 8001e7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	2201      	movs	r2, #1
 8001e84:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	2201      	movs	r2, #1
 8001e8c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	2201      	movs	r2, #1
 8001e94:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	2201      	movs	r2, #1
 8001e9c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	2201      	movs	r2, #1
 8001ea4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001ea8:	2300      	movs	r3, #0
}
 8001eaa:	4618      	mov	r0, r3
 8001eac:	3708      	adds	r7, #8
 8001eae:	46bd      	mov	sp, r7
 8001eb0:	bd80      	pop	{r7, pc}

08001eb2 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001eb2:	b480      	push	{r7}
 8001eb4:	b083      	sub	sp, #12
 8001eb6:	af00      	add	r7, sp, #0
 8001eb8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001eba:	bf00      	nop
 8001ebc:	370c      	adds	r7, #12
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec4:	4770      	bx	lr
	...

08001ec8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001ec8:	b480      	push	{r7}
 8001eca:	b085      	sub	sp, #20
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001ed6:	b2db      	uxtb	r3, r3
 8001ed8:	2b01      	cmp	r3, #1
 8001eda:	d001      	beq.n	8001ee0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001edc:	2301      	movs	r3, #1
 8001ede:	e04e      	b.n	8001f7e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	2202      	movs	r2, #2
 8001ee4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	68da      	ldr	r2, [r3, #12]
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	f042 0201 	orr.w	r2, r2, #1
 8001ef6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	4a23      	ldr	r2, [pc, #140]	@ (8001f8c <HAL_TIM_Base_Start_IT+0xc4>)
 8001efe:	4293      	cmp	r3, r2
 8001f00:	d022      	beq.n	8001f48 <HAL_TIM_Base_Start_IT+0x80>
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001f0a:	d01d      	beq.n	8001f48 <HAL_TIM_Base_Start_IT+0x80>
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	4a1f      	ldr	r2, [pc, #124]	@ (8001f90 <HAL_TIM_Base_Start_IT+0xc8>)
 8001f12:	4293      	cmp	r3, r2
 8001f14:	d018      	beq.n	8001f48 <HAL_TIM_Base_Start_IT+0x80>
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	4a1e      	ldr	r2, [pc, #120]	@ (8001f94 <HAL_TIM_Base_Start_IT+0xcc>)
 8001f1c:	4293      	cmp	r3, r2
 8001f1e:	d013      	beq.n	8001f48 <HAL_TIM_Base_Start_IT+0x80>
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	4a1c      	ldr	r2, [pc, #112]	@ (8001f98 <HAL_TIM_Base_Start_IT+0xd0>)
 8001f26:	4293      	cmp	r3, r2
 8001f28:	d00e      	beq.n	8001f48 <HAL_TIM_Base_Start_IT+0x80>
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	4a1b      	ldr	r2, [pc, #108]	@ (8001f9c <HAL_TIM_Base_Start_IT+0xd4>)
 8001f30:	4293      	cmp	r3, r2
 8001f32:	d009      	beq.n	8001f48 <HAL_TIM_Base_Start_IT+0x80>
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	4a19      	ldr	r2, [pc, #100]	@ (8001fa0 <HAL_TIM_Base_Start_IT+0xd8>)
 8001f3a:	4293      	cmp	r3, r2
 8001f3c:	d004      	beq.n	8001f48 <HAL_TIM_Base_Start_IT+0x80>
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	4a18      	ldr	r2, [pc, #96]	@ (8001fa4 <HAL_TIM_Base_Start_IT+0xdc>)
 8001f44:	4293      	cmp	r3, r2
 8001f46:	d111      	bne.n	8001f6c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	689b      	ldr	r3, [r3, #8]
 8001f4e:	f003 0307 	and.w	r3, r3, #7
 8001f52:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	2b06      	cmp	r3, #6
 8001f58:	d010      	beq.n	8001f7c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	681a      	ldr	r2, [r3, #0]
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	f042 0201 	orr.w	r2, r2, #1
 8001f68:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001f6a:	e007      	b.n	8001f7c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	681a      	ldr	r2, [r3, #0]
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	f042 0201 	orr.w	r2, r2, #1
 8001f7a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001f7c:	2300      	movs	r3, #0
}
 8001f7e:	4618      	mov	r0, r3
 8001f80:	3714      	adds	r7, #20
 8001f82:	46bd      	mov	sp, r7
 8001f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f88:	4770      	bx	lr
 8001f8a:	bf00      	nop
 8001f8c:	40010000 	.word	0x40010000
 8001f90:	40000400 	.word	0x40000400
 8001f94:	40000800 	.word	0x40000800
 8001f98:	40000c00 	.word	0x40000c00
 8001f9c:	40010400 	.word	0x40010400
 8001fa0:	40014000 	.word	0x40014000
 8001fa4:	40001800 	.word	0x40001800

08001fa8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	b084      	sub	sp, #16
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	68db      	ldr	r3, [r3, #12]
 8001fb6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	691b      	ldr	r3, [r3, #16]
 8001fbe:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8001fc0:	68bb      	ldr	r3, [r7, #8]
 8001fc2:	f003 0302 	and.w	r3, r3, #2
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d020      	beq.n	800200c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	f003 0302 	and.w	r3, r3, #2
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d01b      	beq.n	800200c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	f06f 0202 	mvn.w	r2, #2
 8001fdc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	2201      	movs	r2, #1
 8001fe2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	699b      	ldr	r3, [r3, #24]
 8001fea:	f003 0303 	and.w	r3, r3, #3
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d003      	beq.n	8001ffa <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001ff2:	6878      	ldr	r0, [r7, #4]
 8001ff4:	f000 f8d2 	bl	800219c <HAL_TIM_IC_CaptureCallback>
 8001ff8:	e005      	b.n	8002006 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001ffa:	6878      	ldr	r0, [r7, #4]
 8001ffc:	f000 f8c4 	bl	8002188 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002000:	6878      	ldr	r0, [r7, #4]
 8002002:	f000 f8d5 	bl	80021b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	2200      	movs	r2, #0
 800200a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800200c:	68bb      	ldr	r3, [r7, #8]
 800200e:	f003 0304 	and.w	r3, r3, #4
 8002012:	2b00      	cmp	r3, #0
 8002014:	d020      	beq.n	8002058 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	f003 0304 	and.w	r3, r3, #4
 800201c:	2b00      	cmp	r3, #0
 800201e:	d01b      	beq.n	8002058 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	f06f 0204 	mvn.w	r2, #4
 8002028:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	2202      	movs	r2, #2
 800202e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	699b      	ldr	r3, [r3, #24]
 8002036:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800203a:	2b00      	cmp	r3, #0
 800203c:	d003      	beq.n	8002046 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800203e:	6878      	ldr	r0, [r7, #4]
 8002040:	f000 f8ac 	bl	800219c <HAL_TIM_IC_CaptureCallback>
 8002044:	e005      	b.n	8002052 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002046:	6878      	ldr	r0, [r7, #4]
 8002048:	f000 f89e 	bl	8002188 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800204c:	6878      	ldr	r0, [r7, #4]
 800204e:	f000 f8af 	bl	80021b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	2200      	movs	r2, #0
 8002056:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002058:	68bb      	ldr	r3, [r7, #8]
 800205a:	f003 0308 	and.w	r3, r3, #8
 800205e:	2b00      	cmp	r3, #0
 8002060:	d020      	beq.n	80020a4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	f003 0308 	and.w	r3, r3, #8
 8002068:	2b00      	cmp	r3, #0
 800206a:	d01b      	beq.n	80020a4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	f06f 0208 	mvn.w	r2, #8
 8002074:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	2204      	movs	r2, #4
 800207a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	69db      	ldr	r3, [r3, #28]
 8002082:	f003 0303 	and.w	r3, r3, #3
 8002086:	2b00      	cmp	r3, #0
 8002088:	d003      	beq.n	8002092 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800208a:	6878      	ldr	r0, [r7, #4]
 800208c:	f000 f886 	bl	800219c <HAL_TIM_IC_CaptureCallback>
 8002090:	e005      	b.n	800209e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002092:	6878      	ldr	r0, [r7, #4]
 8002094:	f000 f878 	bl	8002188 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002098:	6878      	ldr	r0, [r7, #4]
 800209a:	f000 f889 	bl	80021b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	2200      	movs	r2, #0
 80020a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80020a4:	68bb      	ldr	r3, [r7, #8]
 80020a6:	f003 0310 	and.w	r3, r3, #16
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d020      	beq.n	80020f0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	f003 0310 	and.w	r3, r3, #16
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d01b      	beq.n	80020f0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	f06f 0210 	mvn.w	r2, #16
 80020c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	2208      	movs	r2, #8
 80020c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	69db      	ldr	r3, [r3, #28]
 80020ce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d003      	beq.n	80020de <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80020d6:	6878      	ldr	r0, [r7, #4]
 80020d8:	f000 f860 	bl	800219c <HAL_TIM_IC_CaptureCallback>
 80020dc:	e005      	b.n	80020ea <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80020de:	6878      	ldr	r0, [r7, #4]
 80020e0:	f000 f852 	bl	8002188 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80020e4:	6878      	ldr	r0, [r7, #4]
 80020e6:	f000 f863 	bl	80021b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	2200      	movs	r2, #0
 80020ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80020f0:	68bb      	ldr	r3, [r7, #8]
 80020f2:	f003 0301 	and.w	r3, r3, #1
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d00c      	beq.n	8002114 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	f003 0301 	and.w	r3, r3, #1
 8002100:	2b00      	cmp	r3, #0
 8002102:	d007      	beq.n	8002114 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	f06f 0201 	mvn.w	r2, #1
 800210c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800210e:	6878      	ldr	r0, [r7, #4]
 8002110:	f7fe fcda 	bl	8000ac8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002114:	68bb      	ldr	r3, [r7, #8]
 8002116:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800211a:	2b00      	cmp	r3, #0
 800211c:	d00c      	beq.n	8002138 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002124:	2b00      	cmp	r3, #0
 8002126:	d007      	beq.n	8002138 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002130:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002132:	6878      	ldr	r0, [r7, #4]
 8002134:	f000 f906 	bl	8002344 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002138:	68bb      	ldr	r3, [r7, #8]
 800213a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800213e:	2b00      	cmp	r3, #0
 8002140:	d00c      	beq.n	800215c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002148:	2b00      	cmp	r3, #0
 800214a:	d007      	beq.n	800215c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002154:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002156:	6878      	ldr	r0, [r7, #4]
 8002158:	f000 f834 	bl	80021c4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800215c:	68bb      	ldr	r3, [r7, #8]
 800215e:	f003 0320 	and.w	r3, r3, #32
 8002162:	2b00      	cmp	r3, #0
 8002164:	d00c      	beq.n	8002180 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	f003 0320 	and.w	r3, r3, #32
 800216c:	2b00      	cmp	r3, #0
 800216e:	d007      	beq.n	8002180 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	f06f 0220 	mvn.w	r2, #32
 8002178:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800217a:	6878      	ldr	r0, [r7, #4]
 800217c:	f000 f8d8 	bl	8002330 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002180:	bf00      	nop
 8002182:	3710      	adds	r7, #16
 8002184:	46bd      	mov	sp, r7
 8002186:	bd80      	pop	{r7, pc}

08002188 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002188:	b480      	push	{r7}
 800218a:	b083      	sub	sp, #12
 800218c:	af00      	add	r7, sp, #0
 800218e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002190:	bf00      	nop
 8002192:	370c      	adds	r7, #12
 8002194:	46bd      	mov	sp, r7
 8002196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219a:	4770      	bx	lr

0800219c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800219c:	b480      	push	{r7}
 800219e:	b083      	sub	sp, #12
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80021a4:	bf00      	nop
 80021a6:	370c      	adds	r7, #12
 80021a8:	46bd      	mov	sp, r7
 80021aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ae:	4770      	bx	lr

080021b0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80021b0:	b480      	push	{r7}
 80021b2:	b083      	sub	sp, #12
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80021b8:	bf00      	nop
 80021ba:	370c      	adds	r7, #12
 80021bc:	46bd      	mov	sp, r7
 80021be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c2:	4770      	bx	lr

080021c4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80021c4:	b480      	push	{r7}
 80021c6:	b083      	sub	sp, #12
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80021cc:	bf00      	nop
 80021ce:	370c      	adds	r7, #12
 80021d0:	46bd      	mov	sp, r7
 80021d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d6:	4770      	bx	lr

080021d8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80021d8:	b480      	push	{r7}
 80021da:	b085      	sub	sp, #20
 80021dc:	af00      	add	r7, sp, #0
 80021de:	6078      	str	r0, [r7, #4]
 80021e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	4a46      	ldr	r2, [pc, #280]	@ (8002304 <TIM_Base_SetConfig+0x12c>)
 80021ec:	4293      	cmp	r3, r2
 80021ee:	d013      	beq.n	8002218 <TIM_Base_SetConfig+0x40>
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80021f6:	d00f      	beq.n	8002218 <TIM_Base_SetConfig+0x40>
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	4a43      	ldr	r2, [pc, #268]	@ (8002308 <TIM_Base_SetConfig+0x130>)
 80021fc:	4293      	cmp	r3, r2
 80021fe:	d00b      	beq.n	8002218 <TIM_Base_SetConfig+0x40>
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	4a42      	ldr	r2, [pc, #264]	@ (800230c <TIM_Base_SetConfig+0x134>)
 8002204:	4293      	cmp	r3, r2
 8002206:	d007      	beq.n	8002218 <TIM_Base_SetConfig+0x40>
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	4a41      	ldr	r2, [pc, #260]	@ (8002310 <TIM_Base_SetConfig+0x138>)
 800220c:	4293      	cmp	r3, r2
 800220e:	d003      	beq.n	8002218 <TIM_Base_SetConfig+0x40>
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	4a40      	ldr	r2, [pc, #256]	@ (8002314 <TIM_Base_SetConfig+0x13c>)
 8002214:	4293      	cmp	r3, r2
 8002216:	d108      	bne.n	800222a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800221e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002220:	683b      	ldr	r3, [r7, #0]
 8002222:	685b      	ldr	r3, [r3, #4]
 8002224:	68fa      	ldr	r2, [r7, #12]
 8002226:	4313      	orrs	r3, r2
 8002228:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	4a35      	ldr	r2, [pc, #212]	@ (8002304 <TIM_Base_SetConfig+0x12c>)
 800222e:	4293      	cmp	r3, r2
 8002230:	d02b      	beq.n	800228a <TIM_Base_SetConfig+0xb2>
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002238:	d027      	beq.n	800228a <TIM_Base_SetConfig+0xb2>
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	4a32      	ldr	r2, [pc, #200]	@ (8002308 <TIM_Base_SetConfig+0x130>)
 800223e:	4293      	cmp	r3, r2
 8002240:	d023      	beq.n	800228a <TIM_Base_SetConfig+0xb2>
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	4a31      	ldr	r2, [pc, #196]	@ (800230c <TIM_Base_SetConfig+0x134>)
 8002246:	4293      	cmp	r3, r2
 8002248:	d01f      	beq.n	800228a <TIM_Base_SetConfig+0xb2>
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	4a30      	ldr	r2, [pc, #192]	@ (8002310 <TIM_Base_SetConfig+0x138>)
 800224e:	4293      	cmp	r3, r2
 8002250:	d01b      	beq.n	800228a <TIM_Base_SetConfig+0xb2>
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	4a2f      	ldr	r2, [pc, #188]	@ (8002314 <TIM_Base_SetConfig+0x13c>)
 8002256:	4293      	cmp	r3, r2
 8002258:	d017      	beq.n	800228a <TIM_Base_SetConfig+0xb2>
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	4a2e      	ldr	r2, [pc, #184]	@ (8002318 <TIM_Base_SetConfig+0x140>)
 800225e:	4293      	cmp	r3, r2
 8002260:	d013      	beq.n	800228a <TIM_Base_SetConfig+0xb2>
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	4a2d      	ldr	r2, [pc, #180]	@ (800231c <TIM_Base_SetConfig+0x144>)
 8002266:	4293      	cmp	r3, r2
 8002268:	d00f      	beq.n	800228a <TIM_Base_SetConfig+0xb2>
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	4a2c      	ldr	r2, [pc, #176]	@ (8002320 <TIM_Base_SetConfig+0x148>)
 800226e:	4293      	cmp	r3, r2
 8002270:	d00b      	beq.n	800228a <TIM_Base_SetConfig+0xb2>
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	4a2b      	ldr	r2, [pc, #172]	@ (8002324 <TIM_Base_SetConfig+0x14c>)
 8002276:	4293      	cmp	r3, r2
 8002278:	d007      	beq.n	800228a <TIM_Base_SetConfig+0xb2>
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	4a2a      	ldr	r2, [pc, #168]	@ (8002328 <TIM_Base_SetConfig+0x150>)
 800227e:	4293      	cmp	r3, r2
 8002280:	d003      	beq.n	800228a <TIM_Base_SetConfig+0xb2>
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	4a29      	ldr	r2, [pc, #164]	@ (800232c <TIM_Base_SetConfig+0x154>)
 8002286:	4293      	cmp	r3, r2
 8002288:	d108      	bne.n	800229c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002290:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002292:	683b      	ldr	r3, [r7, #0]
 8002294:	68db      	ldr	r3, [r3, #12]
 8002296:	68fa      	ldr	r2, [r7, #12]
 8002298:	4313      	orrs	r3, r2
 800229a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80022a2:	683b      	ldr	r3, [r7, #0]
 80022a4:	695b      	ldr	r3, [r3, #20]
 80022a6:	4313      	orrs	r3, r2
 80022a8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	68fa      	ldr	r2, [r7, #12]
 80022ae:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80022b0:	683b      	ldr	r3, [r7, #0]
 80022b2:	689a      	ldr	r2, [r3, #8]
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80022b8:	683b      	ldr	r3, [r7, #0]
 80022ba:	681a      	ldr	r2, [r3, #0]
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	4a10      	ldr	r2, [pc, #64]	@ (8002304 <TIM_Base_SetConfig+0x12c>)
 80022c4:	4293      	cmp	r3, r2
 80022c6:	d003      	beq.n	80022d0 <TIM_Base_SetConfig+0xf8>
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	4a12      	ldr	r2, [pc, #72]	@ (8002314 <TIM_Base_SetConfig+0x13c>)
 80022cc:	4293      	cmp	r3, r2
 80022ce:	d103      	bne.n	80022d8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80022d0:	683b      	ldr	r3, [r7, #0]
 80022d2:	691a      	ldr	r2, [r3, #16]
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	2201      	movs	r2, #1
 80022dc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	691b      	ldr	r3, [r3, #16]
 80022e2:	f003 0301 	and.w	r3, r3, #1
 80022e6:	2b01      	cmp	r3, #1
 80022e8:	d105      	bne.n	80022f6 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	691b      	ldr	r3, [r3, #16]
 80022ee:	f023 0201 	bic.w	r2, r3, #1
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	611a      	str	r2, [r3, #16]
  }
}
 80022f6:	bf00      	nop
 80022f8:	3714      	adds	r7, #20
 80022fa:	46bd      	mov	sp, r7
 80022fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002300:	4770      	bx	lr
 8002302:	bf00      	nop
 8002304:	40010000 	.word	0x40010000
 8002308:	40000400 	.word	0x40000400
 800230c:	40000800 	.word	0x40000800
 8002310:	40000c00 	.word	0x40000c00
 8002314:	40010400 	.word	0x40010400
 8002318:	40014000 	.word	0x40014000
 800231c:	40014400 	.word	0x40014400
 8002320:	40014800 	.word	0x40014800
 8002324:	40001800 	.word	0x40001800
 8002328:	40001c00 	.word	0x40001c00
 800232c:	40002000 	.word	0x40002000

08002330 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002330:	b480      	push	{r7}
 8002332:	b083      	sub	sp, #12
 8002334:	af00      	add	r7, sp, #0
 8002336:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002338:	bf00      	nop
 800233a:	370c      	adds	r7, #12
 800233c:	46bd      	mov	sp, r7
 800233e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002342:	4770      	bx	lr

08002344 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002344:	b480      	push	{r7}
 8002346:	b083      	sub	sp, #12
 8002348:	af00      	add	r7, sp, #0
 800234a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800234c:	bf00      	nop
 800234e:	370c      	adds	r7, #12
 8002350:	46bd      	mov	sp, r7
 8002352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002356:	4770      	bx	lr

08002358 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002358:	b580      	push	{r7, lr}
 800235a:	b082      	sub	sp, #8
 800235c:	af00      	add	r7, sp, #0
 800235e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	2b00      	cmp	r3, #0
 8002364:	d101      	bne.n	800236a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002366:	2301      	movs	r3, #1
 8002368:	e042      	b.n	80023f0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002370:	b2db      	uxtb	r3, r3
 8002372:	2b00      	cmp	r3, #0
 8002374:	d106      	bne.n	8002384 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	2200      	movs	r2, #0
 800237a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800237e:	6878      	ldr	r0, [r7, #4]
 8002380:	f7fe fd68 	bl	8000e54 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	2224      	movs	r2, #36	@ 0x24
 8002388:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	68da      	ldr	r2, [r3, #12]
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800239a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800239c:	6878      	ldr	r0, [r7, #4]
 800239e:	f000 f973 	bl	8002688 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	691a      	ldr	r2, [r3, #16]
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80023b0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	695a      	ldr	r2, [r3, #20]
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80023c0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	68da      	ldr	r2, [r3, #12]
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80023d0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	2200      	movs	r2, #0
 80023d6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	2220      	movs	r2, #32
 80023dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	2220      	movs	r2, #32
 80023e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	2200      	movs	r2, #0
 80023ec:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80023ee:	2300      	movs	r3, #0
}
 80023f0:	4618      	mov	r0, r3
 80023f2:	3708      	adds	r7, #8
 80023f4:	46bd      	mov	sp, r7
 80023f6:	bd80      	pop	{r7, pc}

080023f8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	b08a      	sub	sp, #40	@ 0x28
 80023fc:	af02      	add	r7, sp, #8
 80023fe:	60f8      	str	r0, [r7, #12]
 8002400:	60b9      	str	r1, [r7, #8]
 8002402:	603b      	str	r3, [r7, #0]
 8002404:	4613      	mov	r3, r2
 8002406:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002408:	2300      	movs	r3, #0
 800240a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002412:	b2db      	uxtb	r3, r3
 8002414:	2b20      	cmp	r3, #32
 8002416:	d175      	bne.n	8002504 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002418:	68bb      	ldr	r3, [r7, #8]
 800241a:	2b00      	cmp	r3, #0
 800241c:	d002      	beq.n	8002424 <HAL_UART_Transmit+0x2c>
 800241e:	88fb      	ldrh	r3, [r7, #6]
 8002420:	2b00      	cmp	r3, #0
 8002422:	d101      	bne.n	8002428 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002424:	2301      	movs	r3, #1
 8002426:	e06e      	b.n	8002506 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	2200      	movs	r2, #0
 800242c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	2221      	movs	r2, #33	@ 0x21
 8002432:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002436:	f7fe fdb5 	bl	8000fa4 <HAL_GetTick>
 800243a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	88fa      	ldrh	r2, [r7, #6]
 8002440:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	88fa      	ldrh	r2, [r7, #6]
 8002446:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	689b      	ldr	r3, [r3, #8]
 800244c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002450:	d108      	bne.n	8002464 <HAL_UART_Transmit+0x6c>
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	691b      	ldr	r3, [r3, #16]
 8002456:	2b00      	cmp	r3, #0
 8002458:	d104      	bne.n	8002464 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800245a:	2300      	movs	r3, #0
 800245c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800245e:	68bb      	ldr	r3, [r7, #8]
 8002460:	61bb      	str	r3, [r7, #24]
 8002462:	e003      	b.n	800246c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002464:	68bb      	ldr	r3, [r7, #8]
 8002466:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002468:	2300      	movs	r3, #0
 800246a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800246c:	e02e      	b.n	80024cc <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800246e:	683b      	ldr	r3, [r7, #0]
 8002470:	9300      	str	r3, [sp, #0]
 8002472:	697b      	ldr	r3, [r7, #20]
 8002474:	2200      	movs	r2, #0
 8002476:	2180      	movs	r1, #128	@ 0x80
 8002478:	68f8      	ldr	r0, [r7, #12]
 800247a:	f000 f848 	bl	800250e <UART_WaitOnFlagUntilTimeout>
 800247e:	4603      	mov	r3, r0
 8002480:	2b00      	cmp	r3, #0
 8002482:	d005      	beq.n	8002490 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	2220      	movs	r2, #32
 8002488:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800248c:	2303      	movs	r3, #3
 800248e:	e03a      	b.n	8002506 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002490:	69fb      	ldr	r3, [r7, #28]
 8002492:	2b00      	cmp	r3, #0
 8002494:	d10b      	bne.n	80024ae <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002496:	69bb      	ldr	r3, [r7, #24]
 8002498:	881b      	ldrh	r3, [r3, #0]
 800249a:	461a      	mov	r2, r3
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80024a4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80024a6:	69bb      	ldr	r3, [r7, #24]
 80024a8:	3302      	adds	r3, #2
 80024aa:	61bb      	str	r3, [r7, #24]
 80024ac:	e007      	b.n	80024be <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80024ae:	69fb      	ldr	r3, [r7, #28]
 80024b0:	781a      	ldrb	r2, [r3, #0]
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80024b8:	69fb      	ldr	r3, [r7, #28]
 80024ba:	3301      	adds	r3, #1
 80024bc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80024c2:	b29b      	uxth	r3, r3
 80024c4:	3b01      	subs	r3, #1
 80024c6:	b29a      	uxth	r2, r3
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80024d0:	b29b      	uxth	r3, r3
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d1cb      	bne.n	800246e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80024d6:	683b      	ldr	r3, [r7, #0]
 80024d8:	9300      	str	r3, [sp, #0]
 80024da:	697b      	ldr	r3, [r7, #20]
 80024dc:	2200      	movs	r2, #0
 80024de:	2140      	movs	r1, #64	@ 0x40
 80024e0:	68f8      	ldr	r0, [r7, #12]
 80024e2:	f000 f814 	bl	800250e <UART_WaitOnFlagUntilTimeout>
 80024e6:	4603      	mov	r3, r0
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d005      	beq.n	80024f8 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	2220      	movs	r2, #32
 80024f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80024f4:	2303      	movs	r3, #3
 80024f6:	e006      	b.n	8002506 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	2220      	movs	r2, #32
 80024fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002500:	2300      	movs	r3, #0
 8002502:	e000      	b.n	8002506 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002504:	2302      	movs	r3, #2
  }
}
 8002506:	4618      	mov	r0, r3
 8002508:	3720      	adds	r7, #32
 800250a:	46bd      	mov	sp, r7
 800250c:	bd80      	pop	{r7, pc}

0800250e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800250e:	b580      	push	{r7, lr}
 8002510:	b086      	sub	sp, #24
 8002512:	af00      	add	r7, sp, #0
 8002514:	60f8      	str	r0, [r7, #12]
 8002516:	60b9      	str	r1, [r7, #8]
 8002518:	603b      	str	r3, [r7, #0]
 800251a:	4613      	mov	r3, r2
 800251c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800251e:	e03b      	b.n	8002598 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002520:	6a3b      	ldr	r3, [r7, #32]
 8002522:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002526:	d037      	beq.n	8002598 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002528:	f7fe fd3c 	bl	8000fa4 <HAL_GetTick>
 800252c:	4602      	mov	r2, r0
 800252e:	683b      	ldr	r3, [r7, #0]
 8002530:	1ad3      	subs	r3, r2, r3
 8002532:	6a3a      	ldr	r2, [r7, #32]
 8002534:	429a      	cmp	r2, r3
 8002536:	d302      	bcc.n	800253e <UART_WaitOnFlagUntilTimeout+0x30>
 8002538:	6a3b      	ldr	r3, [r7, #32]
 800253a:	2b00      	cmp	r3, #0
 800253c:	d101      	bne.n	8002542 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800253e:	2303      	movs	r3, #3
 8002540:	e03a      	b.n	80025b8 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	68db      	ldr	r3, [r3, #12]
 8002548:	f003 0304 	and.w	r3, r3, #4
 800254c:	2b00      	cmp	r3, #0
 800254e:	d023      	beq.n	8002598 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002550:	68bb      	ldr	r3, [r7, #8]
 8002552:	2b80      	cmp	r3, #128	@ 0x80
 8002554:	d020      	beq.n	8002598 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002556:	68bb      	ldr	r3, [r7, #8]
 8002558:	2b40      	cmp	r3, #64	@ 0x40
 800255a:	d01d      	beq.n	8002598 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	f003 0308 	and.w	r3, r3, #8
 8002566:	2b08      	cmp	r3, #8
 8002568:	d116      	bne.n	8002598 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800256a:	2300      	movs	r3, #0
 800256c:	617b      	str	r3, [r7, #20]
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	617b      	str	r3, [r7, #20]
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	685b      	ldr	r3, [r3, #4]
 800257c:	617b      	str	r3, [r7, #20]
 800257e:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002580:	68f8      	ldr	r0, [r7, #12]
 8002582:	f000 f81d 	bl	80025c0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	2208      	movs	r2, #8
 800258a:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	2200      	movs	r2, #0
 8002590:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002594:	2301      	movs	r3, #1
 8002596:	e00f      	b.n	80025b8 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	681a      	ldr	r2, [r3, #0]
 800259e:	68bb      	ldr	r3, [r7, #8]
 80025a0:	4013      	ands	r3, r2
 80025a2:	68ba      	ldr	r2, [r7, #8]
 80025a4:	429a      	cmp	r2, r3
 80025a6:	bf0c      	ite	eq
 80025a8:	2301      	moveq	r3, #1
 80025aa:	2300      	movne	r3, #0
 80025ac:	b2db      	uxtb	r3, r3
 80025ae:	461a      	mov	r2, r3
 80025b0:	79fb      	ldrb	r3, [r7, #7]
 80025b2:	429a      	cmp	r2, r3
 80025b4:	d0b4      	beq.n	8002520 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80025b6:	2300      	movs	r3, #0
}
 80025b8:	4618      	mov	r0, r3
 80025ba:	3718      	adds	r7, #24
 80025bc:	46bd      	mov	sp, r7
 80025be:	bd80      	pop	{r7, pc}

080025c0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80025c0:	b480      	push	{r7}
 80025c2:	b095      	sub	sp, #84	@ 0x54
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	330c      	adds	r3, #12
 80025ce:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80025d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80025d2:	e853 3f00 	ldrex	r3, [r3]
 80025d6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80025d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80025da:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80025de:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	330c      	adds	r3, #12
 80025e6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80025e8:	643a      	str	r2, [r7, #64]	@ 0x40
 80025ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80025ec:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80025ee:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80025f0:	e841 2300 	strex	r3, r2, [r1]
 80025f4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80025f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d1e5      	bne.n	80025c8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	3314      	adds	r3, #20
 8002602:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002604:	6a3b      	ldr	r3, [r7, #32]
 8002606:	e853 3f00 	ldrex	r3, [r3]
 800260a:	61fb      	str	r3, [r7, #28]
   return(result);
 800260c:	69fb      	ldr	r3, [r7, #28]
 800260e:	f023 0301 	bic.w	r3, r3, #1
 8002612:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	3314      	adds	r3, #20
 800261a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800261c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800261e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002620:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002622:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002624:	e841 2300 	strex	r3, r2, [r1]
 8002628:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800262a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800262c:	2b00      	cmp	r3, #0
 800262e:	d1e5      	bne.n	80025fc <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002634:	2b01      	cmp	r3, #1
 8002636:	d119      	bne.n	800266c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	330c      	adds	r3, #12
 800263e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	e853 3f00 	ldrex	r3, [r3]
 8002646:	60bb      	str	r3, [r7, #8]
   return(result);
 8002648:	68bb      	ldr	r3, [r7, #8]
 800264a:	f023 0310 	bic.w	r3, r3, #16
 800264e:	647b      	str	r3, [r7, #68]	@ 0x44
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	330c      	adds	r3, #12
 8002656:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002658:	61ba      	str	r2, [r7, #24]
 800265a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800265c:	6979      	ldr	r1, [r7, #20]
 800265e:	69ba      	ldr	r2, [r7, #24]
 8002660:	e841 2300 	strex	r3, r2, [r1]
 8002664:	613b      	str	r3, [r7, #16]
   return(result);
 8002666:	693b      	ldr	r3, [r7, #16]
 8002668:	2b00      	cmp	r3, #0
 800266a:	d1e5      	bne.n	8002638 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	2220      	movs	r2, #32
 8002670:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	2200      	movs	r2, #0
 8002678:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800267a:	bf00      	nop
 800267c:	3754      	adds	r7, #84	@ 0x54
 800267e:	46bd      	mov	sp, r7
 8002680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002684:	4770      	bx	lr
	...

08002688 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002688:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800268c:	b0c0      	sub	sp, #256	@ 0x100
 800268e:	af00      	add	r7, sp, #0
 8002690:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002694:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	691b      	ldr	r3, [r3, #16]
 800269c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80026a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80026a4:	68d9      	ldr	r1, [r3, #12]
 80026a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80026aa:	681a      	ldr	r2, [r3, #0]
 80026ac:	ea40 0301 	orr.w	r3, r0, r1
 80026b0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80026b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80026b6:	689a      	ldr	r2, [r3, #8]
 80026b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80026bc:	691b      	ldr	r3, [r3, #16]
 80026be:	431a      	orrs	r2, r3
 80026c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80026c4:	695b      	ldr	r3, [r3, #20]
 80026c6:	431a      	orrs	r2, r3
 80026c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80026cc:	69db      	ldr	r3, [r3, #28]
 80026ce:	4313      	orrs	r3, r2
 80026d0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80026d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	68db      	ldr	r3, [r3, #12]
 80026dc:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80026e0:	f021 010c 	bic.w	r1, r1, #12
 80026e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80026e8:	681a      	ldr	r2, [r3, #0]
 80026ea:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80026ee:	430b      	orrs	r3, r1
 80026f0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80026f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	695b      	ldr	r3, [r3, #20]
 80026fa:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80026fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002702:	6999      	ldr	r1, [r3, #24]
 8002704:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002708:	681a      	ldr	r2, [r3, #0]
 800270a:	ea40 0301 	orr.w	r3, r0, r1
 800270e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002710:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002714:	681a      	ldr	r2, [r3, #0]
 8002716:	4b8f      	ldr	r3, [pc, #572]	@ (8002954 <UART_SetConfig+0x2cc>)
 8002718:	429a      	cmp	r2, r3
 800271a:	d005      	beq.n	8002728 <UART_SetConfig+0xa0>
 800271c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002720:	681a      	ldr	r2, [r3, #0]
 8002722:	4b8d      	ldr	r3, [pc, #564]	@ (8002958 <UART_SetConfig+0x2d0>)
 8002724:	429a      	cmp	r2, r3
 8002726:	d104      	bne.n	8002732 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002728:	f7ff fb2e 	bl	8001d88 <HAL_RCC_GetPCLK2Freq>
 800272c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8002730:	e003      	b.n	800273a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002732:	f7ff fb15 	bl	8001d60 <HAL_RCC_GetPCLK1Freq>
 8002736:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800273a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800273e:	69db      	ldr	r3, [r3, #28]
 8002740:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002744:	f040 810c 	bne.w	8002960 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002748:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800274c:	2200      	movs	r2, #0
 800274e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8002752:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8002756:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800275a:	4622      	mov	r2, r4
 800275c:	462b      	mov	r3, r5
 800275e:	1891      	adds	r1, r2, r2
 8002760:	65b9      	str	r1, [r7, #88]	@ 0x58
 8002762:	415b      	adcs	r3, r3
 8002764:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002766:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800276a:	4621      	mov	r1, r4
 800276c:	eb12 0801 	adds.w	r8, r2, r1
 8002770:	4629      	mov	r1, r5
 8002772:	eb43 0901 	adc.w	r9, r3, r1
 8002776:	f04f 0200 	mov.w	r2, #0
 800277a:	f04f 0300 	mov.w	r3, #0
 800277e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002782:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002786:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800278a:	4690      	mov	r8, r2
 800278c:	4699      	mov	r9, r3
 800278e:	4623      	mov	r3, r4
 8002790:	eb18 0303 	adds.w	r3, r8, r3
 8002794:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002798:	462b      	mov	r3, r5
 800279a:	eb49 0303 	adc.w	r3, r9, r3
 800279e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80027a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80027a6:	685b      	ldr	r3, [r3, #4]
 80027a8:	2200      	movs	r2, #0
 80027aa:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80027ae:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80027b2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80027b6:	460b      	mov	r3, r1
 80027b8:	18db      	adds	r3, r3, r3
 80027ba:	653b      	str	r3, [r7, #80]	@ 0x50
 80027bc:	4613      	mov	r3, r2
 80027be:	eb42 0303 	adc.w	r3, r2, r3
 80027c2:	657b      	str	r3, [r7, #84]	@ 0x54
 80027c4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80027c8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80027cc:	f7fd fd50 	bl	8000270 <__aeabi_uldivmod>
 80027d0:	4602      	mov	r2, r0
 80027d2:	460b      	mov	r3, r1
 80027d4:	4b61      	ldr	r3, [pc, #388]	@ (800295c <UART_SetConfig+0x2d4>)
 80027d6:	fba3 2302 	umull	r2, r3, r3, r2
 80027da:	095b      	lsrs	r3, r3, #5
 80027dc:	011c      	lsls	r4, r3, #4
 80027de:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80027e2:	2200      	movs	r2, #0
 80027e4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80027e8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80027ec:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80027f0:	4642      	mov	r2, r8
 80027f2:	464b      	mov	r3, r9
 80027f4:	1891      	adds	r1, r2, r2
 80027f6:	64b9      	str	r1, [r7, #72]	@ 0x48
 80027f8:	415b      	adcs	r3, r3
 80027fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80027fc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002800:	4641      	mov	r1, r8
 8002802:	eb12 0a01 	adds.w	sl, r2, r1
 8002806:	4649      	mov	r1, r9
 8002808:	eb43 0b01 	adc.w	fp, r3, r1
 800280c:	f04f 0200 	mov.w	r2, #0
 8002810:	f04f 0300 	mov.w	r3, #0
 8002814:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002818:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800281c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002820:	4692      	mov	sl, r2
 8002822:	469b      	mov	fp, r3
 8002824:	4643      	mov	r3, r8
 8002826:	eb1a 0303 	adds.w	r3, sl, r3
 800282a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800282e:	464b      	mov	r3, r9
 8002830:	eb4b 0303 	adc.w	r3, fp, r3
 8002834:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002838:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800283c:	685b      	ldr	r3, [r3, #4]
 800283e:	2200      	movs	r2, #0
 8002840:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002844:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8002848:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800284c:	460b      	mov	r3, r1
 800284e:	18db      	adds	r3, r3, r3
 8002850:	643b      	str	r3, [r7, #64]	@ 0x40
 8002852:	4613      	mov	r3, r2
 8002854:	eb42 0303 	adc.w	r3, r2, r3
 8002858:	647b      	str	r3, [r7, #68]	@ 0x44
 800285a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800285e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8002862:	f7fd fd05 	bl	8000270 <__aeabi_uldivmod>
 8002866:	4602      	mov	r2, r0
 8002868:	460b      	mov	r3, r1
 800286a:	4611      	mov	r1, r2
 800286c:	4b3b      	ldr	r3, [pc, #236]	@ (800295c <UART_SetConfig+0x2d4>)
 800286e:	fba3 2301 	umull	r2, r3, r3, r1
 8002872:	095b      	lsrs	r3, r3, #5
 8002874:	2264      	movs	r2, #100	@ 0x64
 8002876:	fb02 f303 	mul.w	r3, r2, r3
 800287a:	1acb      	subs	r3, r1, r3
 800287c:	00db      	lsls	r3, r3, #3
 800287e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8002882:	4b36      	ldr	r3, [pc, #216]	@ (800295c <UART_SetConfig+0x2d4>)
 8002884:	fba3 2302 	umull	r2, r3, r3, r2
 8002888:	095b      	lsrs	r3, r3, #5
 800288a:	005b      	lsls	r3, r3, #1
 800288c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8002890:	441c      	add	r4, r3
 8002892:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002896:	2200      	movs	r2, #0
 8002898:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800289c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80028a0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80028a4:	4642      	mov	r2, r8
 80028a6:	464b      	mov	r3, r9
 80028a8:	1891      	adds	r1, r2, r2
 80028aa:	63b9      	str	r1, [r7, #56]	@ 0x38
 80028ac:	415b      	adcs	r3, r3
 80028ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80028b0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80028b4:	4641      	mov	r1, r8
 80028b6:	1851      	adds	r1, r2, r1
 80028b8:	6339      	str	r1, [r7, #48]	@ 0x30
 80028ba:	4649      	mov	r1, r9
 80028bc:	414b      	adcs	r3, r1
 80028be:	637b      	str	r3, [r7, #52]	@ 0x34
 80028c0:	f04f 0200 	mov.w	r2, #0
 80028c4:	f04f 0300 	mov.w	r3, #0
 80028c8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80028cc:	4659      	mov	r1, fp
 80028ce:	00cb      	lsls	r3, r1, #3
 80028d0:	4651      	mov	r1, sl
 80028d2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80028d6:	4651      	mov	r1, sl
 80028d8:	00ca      	lsls	r2, r1, #3
 80028da:	4610      	mov	r0, r2
 80028dc:	4619      	mov	r1, r3
 80028de:	4603      	mov	r3, r0
 80028e0:	4642      	mov	r2, r8
 80028e2:	189b      	adds	r3, r3, r2
 80028e4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80028e8:	464b      	mov	r3, r9
 80028ea:	460a      	mov	r2, r1
 80028ec:	eb42 0303 	adc.w	r3, r2, r3
 80028f0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80028f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80028f8:	685b      	ldr	r3, [r3, #4]
 80028fa:	2200      	movs	r2, #0
 80028fc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8002900:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8002904:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8002908:	460b      	mov	r3, r1
 800290a:	18db      	adds	r3, r3, r3
 800290c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800290e:	4613      	mov	r3, r2
 8002910:	eb42 0303 	adc.w	r3, r2, r3
 8002914:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002916:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800291a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800291e:	f7fd fca7 	bl	8000270 <__aeabi_uldivmod>
 8002922:	4602      	mov	r2, r0
 8002924:	460b      	mov	r3, r1
 8002926:	4b0d      	ldr	r3, [pc, #52]	@ (800295c <UART_SetConfig+0x2d4>)
 8002928:	fba3 1302 	umull	r1, r3, r3, r2
 800292c:	095b      	lsrs	r3, r3, #5
 800292e:	2164      	movs	r1, #100	@ 0x64
 8002930:	fb01 f303 	mul.w	r3, r1, r3
 8002934:	1ad3      	subs	r3, r2, r3
 8002936:	00db      	lsls	r3, r3, #3
 8002938:	3332      	adds	r3, #50	@ 0x32
 800293a:	4a08      	ldr	r2, [pc, #32]	@ (800295c <UART_SetConfig+0x2d4>)
 800293c:	fba2 2303 	umull	r2, r3, r2, r3
 8002940:	095b      	lsrs	r3, r3, #5
 8002942:	f003 0207 	and.w	r2, r3, #7
 8002946:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	4422      	add	r2, r4
 800294e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002950:	e106      	b.n	8002b60 <UART_SetConfig+0x4d8>
 8002952:	bf00      	nop
 8002954:	40011000 	.word	0x40011000
 8002958:	40011400 	.word	0x40011400
 800295c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002960:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002964:	2200      	movs	r2, #0
 8002966:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800296a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800296e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8002972:	4642      	mov	r2, r8
 8002974:	464b      	mov	r3, r9
 8002976:	1891      	adds	r1, r2, r2
 8002978:	6239      	str	r1, [r7, #32]
 800297a:	415b      	adcs	r3, r3
 800297c:	627b      	str	r3, [r7, #36]	@ 0x24
 800297e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002982:	4641      	mov	r1, r8
 8002984:	1854      	adds	r4, r2, r1
 8002986:	4649      	mov	r1, r9
 8002988:	eb43 0501 	adc.w	r5, r3, r1
 800298c:	f04f 0200 	mov.w	r2, #0
 8002990:	f04f 0300 	mov.w	r3, #0
 8002994:	00eb      	lsls	r3, r5, #3
 8002996:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800299a:	00e2      	lsls	r2, r4, #3
 800299c:	4614      	mov	r4, r2
 800299e:	461d      	mov	r5, r3
 80029a0:	4643      	mov	r3, r8
 80029a2:	18e3      	adds	r3, r4, r3
 80029a4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80029a8:	464b      	mov	r3, r9
 80029aa:	eb45 0303 	adc.w	r3, r5, r3
 80029ae:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80029b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80029b6:	685b      	ldr	r3, [r3, #4]
 80029b8:	2200      	movs	r2, #0
 80029ba:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80029be:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80029c2:	f04f 0200 	mov.w	r2, #0
 80029c6:	f04f 0300 	mov.w	r3, #0
 80029ca:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80029ce:	4629      	mov	r1, r5
 80029d0:	008b      	lsls	r3, r1, #2
 80029d2:	4621      	mov	r1, r4
 80029d4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80029d8:	4621      	mov	r1, r4
 80029da:	008a      	lsls	r2, r1, #2
 80029dc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80029e0:	f7fd fc46 	bl	8000270 <__aeabi_uldivmod>
 80029e4:	4602      	mov	r2, r0
 80029e6:	460b      	mov	r3, r1
 80029e8:	4b60      	ldr	r3, [pc, #384]	@ (8002b6c <UART_SetConfig+0x4e4>)
 80029ea:	fba3 2302 	umull	r2, r3, r3, r2
 80029ee:	095b      	lsrs	r3, r3, #5
 80029f0:	011c      	lsls	r4, r3, #4
 80029f2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80029f6:	2200      	movs	r2, #0
 80029f8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80029fc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002a00:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8002a04:	4642      	mov	r2, r8
 8002a06:	464b      	mov	r3, r9
 8002a08:	1891      	adds	r1, r2, r2
 8002a0a:	61b9      	str	r1, [r7, #24]
 8002a0c:	415b      	adcs	r3, r3
 8002a0e:	61fb      	str	r3, [r7, #28]
 8002a10:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002a14:	4641      	mov	r1, r8
 8002a16:	1851      	adds	r1, r2, r1
 8002a18:	6139      	str	r1, [r7, #16]
 8002a1a:	4649      	mov	r1, r9
 8002a1c:	414b      	adcs	r3, r1
 8002a1e:	617b      	str	r3, [r7, #20]
 8002a20:	f04f 0200 	mov.w	r2, #0
 8002a24:	f04f 0300 	mov.w	r3, #0
 8002a28:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002a2c:	4659      	mov	r1, fp
 8002a2e:	00cb      	lsls	r3, r1, #3
 8002a30:	4651      	mov	r1, sl
 8002a32:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002a36:	4651      	mov	r1, sl
 8002a38:	00ca      	lsls	r2, r1, #3
 8002a3a:	4610      	mov	r0, r2
 8002a3c:	4619      	mov	r1, r3
 8002a3e:	4603      	mov	r3, r0
 8002a40:	4642      	mov	r2, r8
 8002a42:	189b      	adds	r3, r3, r2
 8002a44:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002a48:	464b      	mov	r3, r9
 8002a4a:	460a      	mov	r2, r1
 8002a4c:	eb42 0303 	adc.w	r3, r2, r3
 8002a50:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002a54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002a58:	685b      	ldr	r3, [r3, #4]
 8002a5a:	2200      	movs	r2, #0
 8002a5c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002a5e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8002a60:	f04f 0200 	mov.w	r2, #0
 8002a64:	f04f 0300 	mov.w	r3, #0
 8002a68:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8002a6c:	4649      	mov	r1, r9
 8002a6e:	008b      	lsls	r3, r1, #2
 8002a70:	4641      	mov	r1, r8
 8002a72:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002a76:	4641      	mov	r1, r8
 8002a78:	008a      	lsls	r2, r1, #2
 8002a7a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8002a7e:	f7fd fbf7 	bl	8000270 <__aeabi_uldivmod>
 8002a82:	4602      	mov	r2, r0
 8002a84:	460b      	mov	r3, r1
 8002a86:	4611      	mov	r1, r2
 8002a88:	4b38      	ldr	r3, [pc, #224]	@ (8002b6c <UART_SetConfig+0x4e4>)
 8002a8a:	fba3 2301 	umull	r2, r3, r3, r1
 8002a8e:	095b      	lsrs	r3, r3, #5
 8002a90:	2264      	movs	r2, #100	@ 0x64
 8002a92:	fb02 f303 	mul.w	r3, r2, r3
 8002a96:	1acb      	subs	r3, r1, r3
 8002a98:	011b      	lsls	r3, r3, #4
 8002a9a:	3332      	adds	r3, #50	@ 0x32
 8002a9c:	4a33      	ldr	r2, [pc, #204]	@ (8002b6c <UART_SetConfig+0x4e4>)
 8002a9e:	fba2 2303 	umull	r2, r3, r2, r3
 8002aa2:	095b      	lsrs	r3, r3, #5
 8002aa4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002aa8:	441c      	add	r4, r3
 8002aaa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002aae:	2200      	movs	r2, #0
 8002ab0:	673b      	str	r3, [r7, #112]	@ 0x70
 8002ab2:	677a      	str	r2, [r7, #116]	@ 0x74
 8002ab4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8002ab8:	4642      	mov	r2, r8
 8002aba:	464b      	mov	r3, r9
 8002abc:	1891      	adds	r1, r2, r2
 8002abe:	60b9      	str	r1, [r7, #8]
 8002ac0:	415b      	adcs	r3, r3
 8002ac2:	60fb      	str	r3, [r7, #12]
 8002ac4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002ac8:	4641      	mov	r1, r8
 8002aca:	1851      	adds	r1, r2, r1
 8002acc:	6039      	str	r1, [r7, #0]
 8002ace:	4649      	mov	r1, r9
 8002ad0:	414b      	adcs	r3, r1
 8002ad2:	607b      	str	r3, [r7, #4]
 8002ad4:	f04f 0200 	mov.w	r2, #0
 8002ad8:	f04f 0300 	mov.w	r3, #0
 8002adc:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002ae0:	4659      	mov	r1, fp
 8002ae2:	00cb      	lsls	r3, r1, #3
 8002ae4:	4651      	mov	r1, sl
 8002ae6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002aea:	4651      	mov	r1, sl
 8002aec:	00ca      	lsls	r2, r1, #3
 8002aee:	4610      	mov	r0, r2
 8002af0:	4619      	mov	r1, r3
 8002af2:	4603      	mov	r3, r0
 8002af4:	4642      	mov	r2, r8
 8002af6:	189b      	adds	r3, r3, r2
 8002af8:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002afa:	464b      	mov	r3, r9
 8002afc:	460a      	mov	r2, r1
 8002afe:	eb42 0303 	adc.w	r3, r2, r3
 8002b02:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002b04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b08:	685b      	ldr	r3, [r3, #4]
 8002b0a:	2200      	movs	r2, #0
 8002b0c:	663b      	str	r3, [r7, #96]	@ 0x60
 8002b0e:	667a      	str	r2, [r7, #100]	@ 0x64
 8002b10:	f04f 0200 	mov.w	r2, #0
 8002b14:	f04f 0300 	mov.w	r3, #0
 8002b18:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8002b1c:	4649      	mov	r1, r9
 8002b1e:	008b      	lsls	r3, r1, #2
 8002b20:	4641      	mov	r1, r8
 8002b22:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002b26:	4641      	mov	r1, r8
 8002b28:	008a      	lsls	r2, r1, #2
 8002b2a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8002b2e:	f7fd fb9f 	bl	8000270 <__aeabi_uldivmod>
 8002b32:	4602      	mov	r2, r0
 8002b34:	460b      	mov	r3, r1
 8002b36:	4b0d      	ldr	r3, [pc, #52]	@ (8002b6c <UART_SetConfig+0x4e4>)
 8002b38:	fba3 1302 	umull	r1, r3, r3, r2
 8002b3c:	095b      	lsrs	r3, r3, #5
 8002b3e:	2164      	movs	r1, #100	@ 0x64
 8002b40:	fb01 f303 	mul.w	r3, r1, r3
 8002b44:	1ad3      	subs	r3, r2, r3
 8002b46:	011b      	lsls	r3, r3, #4
 8002b48:	3332      	adds	r3, #50	@ 0x32
 8002b4a:	4a08      	ldr	r2, [pc, #32]	@ (8002b6c <UART_SetConfig+0x4e4>)
 8002b4c:	fba2 2303 	umull	r2, r3, r2, r3
 8002b50:	095b      	lsrs	r3, r3, #5
 8002b52:	f003 020f 	and.w	r2, r3, #15
 8002b56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	4422      	add	r2, r4
 8002b5e:	609a      	str	r2, [r3, #8]
}
 8002b60:	bf00      	nop
 8002b62:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8002b66:	46bd      	mov	sp, r7
 8002b68:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002b6c:	51eb851f 	.word	0x51eb851f

08002b70 <__NVIC_SetPriority>:
{
 8002b70:	b480      	push	{r7}
 8002b72:	b083      	sub	sp, #12
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	4603      	mov	r3, r0
 8002b78:	6039      	str	r1, [r7, #0]
 8002b7a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	db0a      	blt.n	8002b9a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b84:	683b      	ldr	r3, [r7, #0]
 8002b86:	b2da      	uxtb	r2, r3
 8002b88:	490c      	ldr	r1, [pc, #48]	@ (8002bbc <__NVIC_SetPriority+0x4c>)
 8002b8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b8e:	0112      	lsls	r2, r2, #4
 8002b90:	b2d2      	uxtb	r2, r2
 8002b92:	440b      	add	r3, r1
 8002b94:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8002b98:	e00a      	b.n	8002bb0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b9a:	683b      	ldr	r3, [r7, #0]
 8002b9c:	b2da      	uxtb	r2, r3
 8002b9e:	4908      	ldr	r1, [pc, #32]	@ (8002bc0 <__NVIC_SetPriority+0x50>)
 8002ba0:	79fb      	ldrb	r3, [r7, #7]
 8002ba2:	f003 030f 	and.w	r3, r3, #15
 8002ba6:	3b04      	subs	r3, #4
 8002ba8:	0112      	lsls	r2, r2, #4
 8002baa:	b2d2      	uxtb	r2, r2
 8002bac:	440b      	add	r3, r1
 8002bae:	761a      	strb	r2, [r3, #24]
}
 8002bb0:	bf00      	nop
 8002bb2:	370c      	adds	r7, #12
 8002bb4:	46bd      	mov	sp, r7
 8002bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bba:	4770      	bx	lr
 8002bbc:	e000e100 	.word	0xe000e100
 8002bc0:	e000ed00 	.word	0xe000ed00

08002bc4 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8002bc4:	b580      	push	{r7, lr}
 8002bc6:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8002bc8:	4b05      	ldr	r3, [pc, #20]	@ (8002be0 <SysTick_Handler+0x1c>)
 8002bca:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8002bcc:	f001 ffd4 	bl	8004b78 <xTaskGetSchedulerState>
 8002bd0:	4603      	mov	r3, r0
 8002bd2:	2b01      	cmp	r3, #1
 8002bd4:	d001      	beq.n	8002bda <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8002bd6:	f002 fecf 	bl	8005978 <xPortSysTickHandler>
  }
}
 8002bda:	bf00      	nop
 8002bdc:	bd80      	pop	{r7, pc}
 8002bde:	bf00      	nop
 8002be0:	e000e010 	.word	0xe000e010

08002be4 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8002be4:	b580      	push	{r7, lr}
 8002be6:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8002be8:	2100      	movs	r1, #0
 8002bea:	f06f 0004 	mvn.w	r0, #4
 8002bee:	f7ff ffbf 	bl	8002b70 <__NVIC_SetPriority>
#endif
}
 8002bf2:	bf00      	nop
 8002bf4:	bd80      	pop	{r7, pc}
	...

08002bf8 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8002bf8:	b480      	push	{r7}
 8002bfa:	b083      	sub	sp, #12
 8002bfc:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002bfe:	f3ef 8305 	mrs	r3, IPSR
 8002c02:	603b      	str	r3, [r7, #0]
  return(result);
 8002c04:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d003      	beq.n	8002c12 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8002c0a:	f06f 0305 	mvn.w	r3, #5
 8002c0e:	607b      	str	r3, [r7, #4]
 8002c10:	e00c      	b.n	8002c2c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8002c12:	4b0a      	ldr	r3, [pc, #40]	@ (8002c3c <osKernelInitialize+0x44>)
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d105      	bne.n	8002c26 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8002c1a:	4b08      	ldr	r3, [pc, #32]	@ (8002c3c <osKernelInitialize+0x44>)
 8002c1c:	2201      	movs	r2, #1
 8002c1e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8002c20:	2300      	movs	r3, #0
 8002c22:	607b      	str	r3, [r7, #4]
 8002c24:	e002      	b.n	8002c2c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8002c26:	f04f 33ff 	mov.w	r3, #4294967295
 8002c2a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8002c2c:	687b      	ldr	r3, [r7, #4]
}
 8002c2e:	4618      	mov	r0, r3
 8002c30:	370c      	adds	r7, #12
 8002c32:	46bd      	mov	sp, r7
 8002c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c38:	4770      	bx	lr
 8002c3a:	bf00      	nop
 8002c3c:	20000130 	.word	0x20000130

08002c40 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8002c40:	b580      	push	{r7, lr}
 8002c42:	b082      	sub	sp, #8
 8002c44:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002c46:	f3ef 8305 	mrs	r3, IPSR
 8002c4a:	603b      	str	r3, [r7, #0]
  return(result);
 8002c4c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d003      	beq.n	8002c5a <osKernelStart+0x1a>
    stat = osErrorISR;
 8002c52:	f06f 0305 	mvn.w	r3, #5
 8002c56:	607b      	str	r3, [r7, #4]
 8002c58:	e010      	b.n	8002c7c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8002c5a:	4b0b      	ldr	r3, [pc, #44]	@ (8002c88 <osKernelStart+0x48>)
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	2b01      	cmp	r3, #1
 8002c60:	d109      	bne.n	8002c76 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8002c62:	f7ff ffbf 	bl	8002be4 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8002c66:	4b08      	ldr	r3, [pc, #32]	@ (8002c88 <osKernelStart+0x48>)
 8002c68:	2202      	movs	r2, #2
 8002c6a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8002c6c:	f001 fb20 	bl	80042b0 <vTaskStartScheduler>
      stat = osOK;
 8002c70:	2300      	movs	r3, #0
 8002c72:	607b      	str	r3, [r7, #4]
 8002c74:	e002      	b.n	8002c7c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8002c76:	f04f 33ff 	mov.w	r3, #4294967295
 8002c7a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8002c7c:	687b      	ldr	r3, [r7, #4]
}
 8002c7e:	4618      	mov	r0, r3
 8002c80:	3708      	adds	r7, #8
 8002c82:	46bd      	mov	sp, r7
 8002c84:	bd80      	pop	{r7, pc}
 8002c86:	bf00      	nop
 8002c88:	20000130 	.word	0x20000130

08002c8c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	b08e      	sub	sp, #56	@ 0x38
 8002c90:	af04      	add	r7, sp, #16
 8002c92:	60f8      	str	r0, [r7, #12]
 8002c94:	60b9      	str	r1, [r7, #8]
 8002c96:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8002c98:	2300      	movs	r3, #0
 8002c9a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002c9c:	f3ef 8305 	mrs	r3, IPSR
 8002ca0:	617b      	str	r3, [r7, #20]
  return(result);
 8002ca2:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d17e      	bne.n	8002da6 <osThreadNew+0x11a>
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d07b      	beq.n	8002da6 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8002cae:	2380      	movs	r3, #128	@ 0x80
 8002cb0:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8002cb2:	2318      	movs	r3, #24
 8002cb4:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8002cb6:	2300      	movs	r3, #0
 8002cb8:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8002cba:	f04f 33ff 	mov.w	r3, #4294967295
 8002cbe:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d045      	beq.n	8002d52 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d002      	beq.n	8002cd4 <osThreadNew+0x48>
        name = attr->name;
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	699b      	ldr	r3, [r3, #24]
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d002      	beq.n	8002ce2 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	699b      	ldr	r3, [r3, #24]
 8002ce0:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8002ce2:	69fb      	ldr	r3, [r7, #28]
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d008      	beq.n	8002cfa <osThreadNew+0x6e>
 8002ce8:	69fb      	ldr	r3, [r7, #28]
 8002cea:	2b38      	cmp	r3, #56	@ 0x38
 8002cec:	d805      	bhi.n	8002cfa <osThreadNew+0x6e>
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	685b      	ldr	r3, [r3, #4]
 8002cf2:	f003 0301 	and.w	r3, r3, #1
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d001      	beq.n	8002cfe <osThreadNew+0x72>
        return (NULL);
 8002cfa:	2300      	movs	r3, #0
 8002cfc:	e054      	b.n	8002da8 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	695b      	ldr	r3, [r3, #20]
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d003      	beq.n	8002d0e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	695b      	ldr	r3, [r3, #20]
 8002d0a:	089b      	lsrs	r3, r3, #2
 8002d0c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	689b      	ldr	r3, [r3, #8]
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d00e      	beq.n	8002d34 <osThreadNew+0xa8>
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	68db      	ldr	r3, [r3, #12]
 8002d1a:	2ba7      	cmp	r3, #167	@ 0xa7
 8002d1c:	d90a      	bls.n	8002d34 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d006      	beq.n	8002d34 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	695b      	ldr	r3, [r3, #20]
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d002      	beq.n	8002d34 <osThreadNew+0xa8>
        mem = 1;
 8002d2e:	2301      	movs	r3, #1
 8002d30:	61bb      	str	r3, [r7, #24]
 8002d32:	e010      	b.n	8002d56 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	689b      	ldr	r3, [r3, #8]
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d10c      	bne.n	8002d56 <osThreadNew+0xca>
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	68db      	ldr	r3, [r3, #12]
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d108      	bne.n	8002d56 <osThreadNew+0xca>
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	691b      	ldr	r3, [r3, #16]
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d104      	bne.n	8002d56 <osThreadNew+0xca>
          mem = 0;
 8002d4c:	2300      	movs	r3, #0
 8002d4e:	61bb      	str	r3, [r7, #24]
 8002d50:	e001      	b.n	8002d56 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8002d52:	2300      	movs	r3, #0
 8002d54:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8002d56:	69bb      	ldr	r3, [r7, #24]
 8002d58:	2b01      	cmp	r3, #1
 8002d5a:	d110      	bne.n	8002d7e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8002d60:	687a      	ldr	r2, [r7, #4]
 8002d62:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8002d64:	9202      	str	r2, [sp, #8]
 8002d66:	9301      	str	r3, [sp, #4]
 8002d68:	69fb      	ldr	r3, [r7, #28]
 8002d6a:	9300      	str	r3, [sp, #0]
 8002d6c:	68bb      	ldr	r3, [r7, #8]
 8002d6e:	6a3a      	ldr	r2, [r7, #32]
 8002d70:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002d72:	68f8      	ldr	r0, [r7, #12]
 8002d74:	f001 f8a8 	bl	8003ec8 <xTaskCreateStatic>
 8002d78:	4603      	mov	r3, r0
 8002d7a:	613b      	str	r3, [r7, #16]
 8002d7c:	e013      	b.n	8002da6 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8002d7e:	69bb      	ldr	r3, [r7, #24]
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d110      	bne.n	8002da6 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8002d84:	6a3b      	ldr	r3, [r7, #32]
 8002d86:	b29a      	uxth	r2, r3
 8002d88:	f107 0310 	add.w	r3, r7, #16
 8002d8c:	9301      	str	r3, [sp, #4]
 8002d8e:	69fb      	ldr	r3, [r7, #28]
 8002d90:	9300      	str	r3, [sp, #0]
 8002d92:	68bb      	ldr	r3, [r7, #8]
 8002d94:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002d96:	68f8      	ldr	r0, [r7, #12]
 8002d98:	f001 f8f6 	bl	8003f88 <xTaskCreate>
 8002d9c:	4603      	mov	r3, r0
 8002d9e:	2b01      	cmp	r3, #1
 8002da0:	d001      	beq.n	8002da6 <osThreadNew+0x11a>
            hTask = NULL;
 8002da2:	2300      	movs	r3, #0
 8002da4:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8002da6:	693b      	ldr	r3, [r7, #16]
}
 8002da8:	4618      	mov	r0, r3
 8002daa:	3728      	adds	r7, #40	@ 0x28
 8002dac:	46bd      	mov	sp, r7
 8002dae:	bd80      	pop	{r7, pc}

08002db0 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8002db0:	b580      	push	{r7, lr}
 8002db2:	b08a      	sub	sp, #40	@ 0x28
 8002db4:	af02      	add	r7, sp, #8
 8002db6:	60f8      	str	r0, [r7, #12]
 8002db8:	60b9      	str	r1, [r7, #8]
 8002dba:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8002dbc:	2300      	movs	r3, #0
 8002dbe:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002dc0:	f3ef 8305 	mrs	r3, IPSR
 8002dc4:	613b      	str	r3, [r7, #16]
  return(result);
 8002dc6:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d175      	bne.n	8002eb8 <osSemaphoreNew+0x108>
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d072      	beq.n	8002eb8 <osSemaphoreNew+0x108>
 8002dd2:	68ba      	ldr	r2, [r7, #8]
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	429a      	cmp	r2, r3
 8002dd8:	d86e      	bhi.n	8002eb8 <osSemaphoreNew+0x108>
    mem = -1;
 8002dda:	f04f 33ff 	mov.w	r3, #4294967295
 8002dde:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d015      	beq.n	8002e12 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	689b      	ldr	r3, [r3, #8]
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d006      	beq.n	8002dfc <osSemaphoreNew+0x4c>
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	68db      	ldr	r3, [r3, #12]
 8002df2:	2b4f      	cmp	r3, #79	@ 0x4f
 8002df4:	d902      	bls.n	8002dfc <osSemaphoreNew+0x4c>
        mem = 1;
 8002df6:	2301      	movs	r3, #1
 8002df8:	61bb      	str	r3, [r7, #24]
 8002dfa:	e00c      	b.n	8002e16 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	689b      	ldr	r3, [r3, #8]
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d108      	bne.n	8002e16 <osSemaphoreNew+0x66>
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	68db      	ldr	r3, [r3, #12]
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d104      	bne.n	8002e16 <osSemaphoreNew+0x66>
          mem = 0;
 8002e0c:	2300      	movs	r3, #0
 8002e0e:	61bb      	str	r3, [r7, #24]
 8002e10:	e001      	b.n	8002e16 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 8002e12:	2300      	movs	r3, #0
 8002e14:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 8002e16:	69bb      	ldr	r3, [r7, #24]
 8002e18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e1c:	d04c      	beq.n	8002eb8 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	2b01      	cmp	r3, #1
 8002e22:	d128      	bne.n	8002e76 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 8002e24:	69bb      	ldr	r3, [r7, #24]
 8002e26:	2b01      	cmp	r3, #1
 8002e28:	d10a      	bne.n	8002e40 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	689b      	ldr	r3, [r3, #8]
 8002e2e:	2203      	movs	r2, #3
 8002e30:	9200      	str	r2, [sp, #0]
 8002e32:	2200      	movs	r2, #0
 8002e34:	2100      	movs	r1, #0
 8002e36:	2001      	movs	r0, #1
 8002e38:	f000 f996 	bl	8003168 <xQueueGenericCreateStatic>
 8002e3c:	61f8      	str	r0, [r7, #28]
 8002e3e:	e005      	b.n	8002e4c <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 8002e40:	2203      	movs	r2, #3
 8002e42:	2100      	movs	r1, #0
 8002e44:	2001      	movs	r0, #1
 8002e46:	f000 fa0c 	bl	8003262 <xQueueGenericCreate>
 8002e4a:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8002e4c:	69fb      	ldr	r3, [r7, #28]
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d022      	beq.n	8002e98 <osSemaphoreNew+0xe8>
 8002e52:	68bb      	ldr	r3, [r7, #8]
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d01f      	beq.n	8002e98 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8002e58:	2300      	movs	r3, #0
 8002e5a:	2200      	movs	r2, #0
 8002e5c:	2100      	movs	r1, #0
 8002e5e:	69f8      	ldr	r0, [r7, #28]
 8002e60:	f000 facc 	bl	80033fc <xQueueGenericSend>
 8002e64:	4603      	mov	r3, r0
 8002e66:	2b01      	cmp	r3, #1
 8002e68:	d016      	beq.n	8002e98 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 8002e6a:	69f8      	ldr	r0, [r7, #28]
 8002e6c:	f000 fe58 	bl	8003b20 <vQueueDelete>
            hSemaphore = NULL;
 8002e70:	2300      	movs	r3, #0
 8002e72:	61fb      	str	r3, [r7, #28]
 8002e74:	e010      	b.n	8002e98 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 8002e76:	69bb      	ldr	r3, [r7, #24]
 8002e78:	2b01      	cmp	r3, #1
 8002e7a:	d108      	bne.n	8002e8e <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	689b      	ldr	r3, [r3, #8]
 8002e80:	461a      	mov	r2, r3
 8002e82:	68b9      	ldr	r1, [r7, #8]
 8002e84:	68f8      	ldr	r0, [r7, #12]
 8002e86:	f000 fa4a 	bl	800331e <xQueueCreateCountingSemaphoreStatic>
 8002e8a:	61f8      	str	r0, [r7, #28]
 8002e8c:	e004      	b.n	8002e98 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8002e8e:	68b9      	ldr	r1, [r7, #8]
 8002e90:	68f8      	ldr	r0, [r7, #12]
 8002e92:	f000 fa7d 	bl	8003390 <xQueueCreateCountingSemaphore>
 8002e96:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8002e98:	69fb      	ldr	r3, [r7, #28]
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d00c      	beq.n	8002eb8 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d003      	beq.n	8002eac <osSemaphoreNew+0xfc>
          name = attr->name;
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	617b      	str	r3, [r7, #20]
 8002eaa:	e001      	b.n	8002eb0 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 8002eac:	2300      	movs	r3, #0
 8002eae:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8002eb0:	6979      	ldr	r1, [r7, #20]
 8002eb2:	69f8      	ldr	r0, [r7, #28]
 8002eb4:	f000 ff80 	bl	8003db8 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8002eb8:	69fb      	ldr	r3, [r7, #28]
}
 8002eba:	4618      	mov	r0, r3
 8002ebc:	3720      	adds	r7, #32
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	bd80      	pop	{r7, pc}
	...

08002ec4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8002ec4:	b480      	push	{r7}
 8002ec6:	b085      	sub	sp, #20
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	60f8      	str	r0, [r7, #12]
 8002ecc:	60b9      	str	r1, [r7, #8]
 8002ece:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	4a07      	ldr	r2, [pc, #28]	@ (8002ef0 <vApplicationGetIdleTaskMemory+0x2c>)
 8002ed4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8002ed6:	68bb      	ldr	r3, [r7, #8]
 8002ed8:	4a06      	ldr	r2, [pc, #24]	@ (8002ef4 <vApplicationGetIdleTaskMemory+0x30>)
 8002eda:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	2280      	movs	r2, #128	@ 0x80
 8002ee0:	601a      	str	r2, [r3, #0]
}
 8002ee2:	bf00      	nop
 8002ee4:	3714      	adds	r7, #20
 8002ee6:	46bd      	mov	sp, r7
 8002ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eec:	4770      	bx	lr
 8002eee:	bf00      	nop
 8002ef0:	20000134 	.word	0x20000134
 8002ef4:	200001dc 	.word	0x200001dc

08002ef8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8002ef8:	b480      	push	{r7}
 8002efa:	b085      	sub	sp, #20
 8002efc:	af00      	add	r7, sp, #0
 8002efe:	60f8      	str	r0, [r7, #12]
 8002f00:	60b9      	str	r1, [r7, #8]
 8002f02:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	4a07      	ldr	r2, [pc, #28]	@ (8002f24 <vApplicationGetTimerTaskMemory+0x2c>)
 8002f08:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8002f0a:	68bb      	ldr	r3, [r7, #8]
 8002f0c:	4a06      	ldr	r2, [pc, #24]	@ (8002f28 <vApplicationGetTimerTaskMemory+0x30>)
 8002f0e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002f16:	601a      	str	r2, [r3, #0]
}
 8002f18:	bf00      	nop
 8002f1a:	3714      	adds	r7, #20
 8002f1c:	46bd      	mov	sp, r7
 8002f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f22:	4770      	bx	lr
 8002f24:	200003dc 	.word	0x200003dc
 8002f28:	20000484 	.word	0x20000484

08002f2c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002f2c:	b480      	push	{r7}
 8002f2e:	b083      	sub	sp, #12
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	f103 0208 	add.w	r2, r3, #8
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	f04f 32ff 	mov.w	r2, #4294967295
 8002f44:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	f103 0208 	add.w	r2, r3, #8
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	f103 0208 	add.w	r2, r3, #8
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	2200      	movs	r2, #0
 8002f5e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002f60:	bf00      	nop
 8002f62:	370c      	adds	r7, #12
 8002f64:	46bd      	mov	sp, r7
 8002f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f6a:	4770      	bx	lr

08002f6c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002f6c:	b480      	push	{r7}
 8002f6e:	b083      	sub	sp, #12
 8002f70:	af00      	add	r7, sp, #0
 8002f72:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	2200      	movs	r2, #0
 8002f78:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002f7a:	bf00      	nop
 8002f7c:	370c      	adds	r7, #12
 8002f7e:	46bd      	mov	sp, r7
 8002f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f84:	4770      	bx	lr

08002f86 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002f86:	b480      	push	{r7}
 8002f88:	b085      	sub	sp, #20
 8002f8a:	af00      	add	r7, sp, #0
 8002f8c:	6078      	str	r0, [r7, #4]
 8002f8e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	685b      	ldr	r3, [r3, #4]
 8002f94:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8002f96:	683b      	ldr	r3, [r7, #0]
 8002f98:	68fa      	ldr	r2, [r7, #12]
 8002f9a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	689a      	ldr	r2, [r3, #8]
 8002fa0:	683b      	ldr	r3, [r7, #0]
 8002fa2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	689b      	ldr	r3, [r3, #8]
 8002fa8:	683a      	ldr	r2, [r7, #0]
 8002faa:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	683a      	ldr	r2, [r7, #0]
 8002fb0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8002fb2:	683b      	ldr	r3, [r7, #0]
 8002fb4:	687a      	ldr	r2, [r7, #4]
 8002fb6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	1c5a      	adds	r2, r3, #1
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	601a      	str	r2, [r3, #0]
}
 8002fc2:	bf00      	nop
 8002fc4:	3714      	adds	r7, #20
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fcc:	4770      	bx	lr

08002fce <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002fce:	b480      	push	{r7}
 8002fd0:	b085      	sub	sp, #20
 8002fd2:	af00      	add	r7, sp, #0
 8002fd4:	6078      	str	r0, [r7, #4]
 8002fd6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002fd8:	683b      	ldr	r3, [r7, #0]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8002fde:	68bb      	ldr	r3, [r7, #8]
 8002fe0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fe4:	d103      	bne.n	8002fee <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	691b      	ldr	r3, [r3, #16]
 8002fea:	60fb      	str	r3, [r7, #12]
 8002fec:	e00c      	b.n	8003008 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	3308      	adds	r3, #8
 8002ff2:	60fb      	str	r3, [r7, #12]
 8002ff4:	e002      	b.n	8002ffc <vListInsert+0x2e>
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	685b      	ldr	r3, [r3, #4]
 8002ffa:	60fb      	str	r3, [r7, #12]
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	685b      	ldr	r3, [r3, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	68ba      	ldr	r2, [r7, #8]
 8003004:	429a      	cmp	r2, r3
 8003006:	d2f6      	bcs.n	8002ff6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	685a      	ldr	r2, [r3, #4]
 800300c:	683b      	ldr	r3, [r7, #0]
 800300e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003010:	683b      	ldr	r3, [r7, #0]
 8003012:	685b      	ldr	r3, [r3, #4]
 8003014:	683a      	ldr	r2, [r7, #0]
 8003016:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003018:	683b      	ldr	r3, [r7, #0]
 800301a:	68fa      	ldr	r2, [r7, #12]
 800301c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	683a      	ldr	r2, [r7, #0]
 8003022:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8003024:	683b      	ldr	r3, [r7, #0]
 8003026:	687a      	ldr	r2, [r7, #4]
 8003028:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	1c5a      	adds	r2, r3, #1
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	601a      	str	r2, [r3, #0]
}
 8003034:	bf00      	nop
 8003036:	3714      	adds	r7, #20
 8003038:	46bd      	mov	sp, r7
 800303a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800303e:	4770      	bx	lr

08003040 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003040:	b480      	push	{r7}
 8003042:	b085      	sub	sp, #20
 8003044:	af00      	add	r7, sp, #0
 8003046:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	691b      	ldr	r3, [r3, #16]
 800304c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	685b      	ldr	r3, [r3, #4]
 8003052:	687a      	ldr	r2, [r7, #4]
 8003054:	6892      	ldr	r2, [r2, #8]
 8003056:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	689b      	ldr	r3, [r3, #8]
 800305c:	687a      	ldr	r2, [r7, #4]
 800305e:	6852      	ldr	r2, [r2, #4]
 8003060:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	685b      	ldr	r3, [r3, #4]
 8003066:	687a      	ldr	r2, [r7, #4]
 8003068:	429a      	cmp	r2, r3
 800306a:	d103      	bne.n	8003074 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	689a      	ldr	r2, [r3, #8]
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	2200      	movs	r2, #0
 8003078:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	1e5a      	subs	r2, r3, #1
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	681b      	ldr	r3, [r3, #0]
}
 8003088:	4618      	mov	r0, r3
 800308a:	3714      	adds	r7, #20
 800308c:	46bd      	mov	sp, r7
 800308e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003092:	4770      	bx	lr

08003094 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8003094:	b580      	push	{r7, lr}
 8003096:	b084      	sub	sp, #16
 8003098:	af00      	add	r7, sp, #0
 800309a:	6078      	str	r0, [r7, #4]
 800309c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d10b      	bne.n	80030c0 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80030a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80030ac:	f383 8811 	msr	BASEPRI, r3
 80030b0:	f3bf 8f6f 	isb	sy
 80030b4:	f3bf 8f4f 	dsb	sy
 80030b8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80030ba:	bf00      	nop
 80030bc:	bf00      	nop
 80030be:	e7fd      	b.n	80030bc <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80030c0:	f002 fbca 	bl	8005858 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	681a      	ldr	r2, [r3, #0]
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030cc:	68f9      	ldr	r1, [r7, #12]
 80030ce:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80030d0:	fb01 f303 	mul.w	r3, r1, r3
 80030d4:	441a      	add	r2, r3
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	2200      	movs	r2, #0
 80030de:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	681a      	ldr	r2, [r3, #0]
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	681a      	ldr	r2, [r3, #0]
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030f0:	3b01      	subs	r3, #1
 80030f2:	68f9      	ldr	r1, [r7, #12]
 80030f4:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80030f6:	fb01 f303 	mul.w	r3, r1, r3
 80030fa:	441a      	add	r2, r3
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	22ff      	movs	r2, #255	@ 0xff
 8003104:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	22ff      	movs	r2, #255	@ 0xff
 800310c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8003110:	683b      	ldr	r3, [r7, #0]
 8003112:	2b00      	cmp	r3, #0
 8003114:	d114      	bne.n	8003140 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	691b      	ldr	r3, [r3, #16]
 800311a:	2b00      	cmp	r3, #0
 800311c:	d01a      	beq.n	8003154 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	3310      	adds	r3, #16
 8003122:	4618      	mov	r0, r3
 8003124:	f001 fb62 	bl	80047ec <xTaskRemoveFromEventList>
 8003128:	4603      	mov	r3, r0
 800312a:	2b00      	cmp	r3, #0
 800312c:	d012      	beq.n	8003154 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800312e:	4b0d      	ldr	r3, [pc, #52]	@ (8003164 <xQueueGenericReset+0xd0>)
 8003130:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003134:	601a      	str	r2, [r3, #0]
 8003136:	f3bf 8f4f 	dsb	sy
 800313a:	f3bf 8f6f 	isb	sy
 800313e:	e009      	b.n	8003154 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	3310      	adds	r3, #16
 8003144:	4618      	mov	r0, r3
 8003146:	f7ff fef1 	bl	8002f2c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	3324      	adds	r3, #36	@ 0x24
 800314e:	4618      	mov	r0, r3
 8003150:	f7ff feec 	bl	8002f2c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8003154:	f002 fbb2 	bl	80058bc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8003158:	2301      	movs	r3, #1
}
 800315a:	4618      	mov	r0, r3
 800315c:	3710      	adds	r7, #16
 800315e:	46bd      	mov	sp, r7
 8003160:	bd80      	pop	{r7, pc}
 8003162:	bf00      	nop
 8003164:	e000ed04 	.word	0xe000ed04

08003168 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8003168:	b580      	push	{r7, lr}
 800316a:	b08e      	sub	sp, #56	@ 0x38
 800316c:	af02      	add	r7, sp, #8
 800316e:	60f8      	str	r0, [r7, #12]
 8003170:	60b9      	str	r1, [r7, #8]
 8003172:	607a      	str	r2, [r7, #4]
 8003174:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	2b00      	cmp	r3, #0
 800317a:	d10b      	bne.n	8003194 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800317c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003180:	f383 8811 	msr	BASEPRI, r3
 8003184:	f3bf 8f6f 	isb	sy
 8003188:	f3bf 8f4f 	dsb	sy
 800318c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800318e:	bf00      	nop
 8003190:	bf00      	nop
 8003192:	e7fd      	b.n	8003190 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8003194:	683b      	ldr	r3, [r7, #0]
 8003196:	2b00      	cmp	r3, #0
 8003198:	d10b      	bne.n	80031b2 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800319a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800319e:	f383 8811 	msr	BASEPRI, r3
 80031a2:	f3bf 8f6f 	isb	sy
 80031a6:	f3bf 8f4f 	dsb	sy
 80031aa:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80031ac:	bf00      	nop
 80031ae:	bf00      	nop
 80031b0:	e7fd      	b.n	80031ae <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d002      	beq.n	80031be <xQueueGenericCreateStatic+0x56>
 80031b8:	68bb      	ldr	r3, [r7, #8]
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d001      	beq.n	80031c2 <xQueueGenericCreateStatic+0x5a>
 80031be:	2301      	movs	r3, #1
 80031c0:	e000      	b.n	80031c4 <xQueueGenericCreateStatic+0x5c>
 80031c2:	2300      	movs	r3, #0
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d10b      	bne.n	80031e0 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80031c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80031cc:	f383 8811 	msr	BASEPRI, r3
 80031d0:	f3bf 8f6f 	isb	sy
 80031d4:	f3bf 8f4f 	dsb	sy
 80031d8:	623b      	str	r3, [r7, #32]
}
 80031da:	bf00      	nop
 80031dc:	bf00      	nop
 80031de:	e7fd      	b.n	80031dc <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d102      	bne.n	80031ec <xQueueGenericCreateStatic+0x84>
 80031e6:	68bb      	ldr	r3, [r7, #8]
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d101      	bne.n	80031f0 <xQueueGenericCreateStatic+0x88>
 80031ec:	2301      	movs	r3, #1
 80031ee:	e000      	b.n	80031f2 <xQueueGenericCreateStatic+0x8a>
 80031f0:	2300      	movs	r3, #0
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d10b      	bne.n	800320e <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 80031f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80031fa:	f383 8811 	msr	BASEPRI, r3
 80031fe:	f3bf 8f6f 	isb	sy
 8003202:	f3bf 8f4f 	dsb	sy
 8003206:	61fb      	str	r3, [r7, #28]
}
 8003208:	bf00      	nop
 800320a:	bf00      	nop
 800320c:	e7fd      	b.n	800320a <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800320e:	2350      	movs	r3, #80	@ 0x50
 8003210:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8003212:	697b      	ldr	r3, [r7, #20]
 8003214:	2b50      	cmp	r3, #80	@ 0x50
 8003216:	d00b      	beq.n	8003230 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8003218:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800321c:	f383 8811 	msr	BASEPRI, r3
 8003220:	f3bf 8f6f 	isb	sy
 8003224:	f3bf 8f4f 	dsb	sy
 8003228:	61bb      	str	r3, [r7, #24]
}
 800322a:	bf00      	nop
 800322c:	bf00      	nop
 800322e:	e7fd      	b.n	800322c <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8003230:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003232:	683b      	ldr	r3, [r7, #0]
 8003234:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8003236:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003238:	2b00      	cmp	r3, #0
 800323a:	d00d      	beq.n	8003258 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800323c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800323e:	2201      	movs	r2, #1
 8003240:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003244:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8003248:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800324a:	9300      	str	r3, [sp, #0]
 800324c:	4613      	mov	r3, r2
 800324e:	687a      	ldr	r2, [r7, #4]
 8003250:	68b9      	ldr	r1, [r7, #8]
 8003252:	68f8      	ldr	r0, [r7, #12]
 8003254:	f000 f840 	bl	80032d8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8003258:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800325a:	4618      	mov	r0, r3
 800325c:	3730      	adds	r7, #48	@ 0x30
 800325e:	46bd      	mov	sp, r7
 8003260:	bd80      	pop	{r7, pc}

08003262 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8003262:	b580      	push	{r7, lr}
 8003264:	b08a      	sub	sp, #40	@ 0x28
 8003266:	af02      	add	r7, sp, #8
 8003268:	60f8      	str	r0, [r7, #12]
 800326a:	60b9      	str	r1, [r7, #8]
 800326c:	4613      	mov	r3, r2
 800326e:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	2b00      	cmp	r3, #0
 8003274:	d10b      	bne.n	800328e <xQueueGenericCreate+0x2c>
	__asm volatile
 8003276:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800327a:	f383 8811 	msr	BASEPRI, r3
 800327e:	f3bf 8f6f 	isb	sy
 8003282:	f3bf 8f4f 	dsb	sy
 8003286:	613b      	str	r3, [r7, #16]
}
 8003288:	bf00      	nop
 800328a:	bf00      	nop
 800328c:	e7fd      	b.n	800328a <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	68ba      	ldr	r2, [r7, #8]
 8003292:	fb02 f303 	mul.w	r3, r2, r3
 8003296:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8003298:	69fb      	ldr	r3, [r7, #28]
 800329a:	3350      	adds	r3, #80	@ 0x50
 800329c:	4618      	mov	r0, r3
 800329e:	f002 fbfd 	bl	8005a9c <pvPortMalloc>
 80032a2:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80032a4:	69bb      	ldr	r3, [r7, #24]
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d011      	beq.n	80032ce <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80032aa:	69bb      	ldr	r3, [r7, #24]
 80032ac:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80032ae:	697b      	ldr	r3, [r7, #20]
 80032b0:	3350      	adds	r3, #80	@ 0x50
 80032b2:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80032b4:	69bb      	ldr	r3, [r7, #24]
 80032b6:	2200      	movs	r2, #0
 80032b8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80032bc:	79fa      	ldrb	r2, [r7, #7]
 80032be:	69bb      	ldr	r3, [r7, #24]
 80032c0:	9300      	str	r3, [sp, #0]
 80032c2:	4613      	mov	r3, r2
 80032c4:	697a      	ldr	r2, [r7, #20]
 80032c6:	68b9      	ldr	r1, [r7, #8]
 80032c8:	68f8      	ldr	r0, [r7, #12]
 80032ca:	f000 f805 	bl	80032d8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80032ce:	69bb      	ldr	r3, [r7, #24]
	}
 80032d0:	4618      	mov	r0, r3
 80032d2:	3720      	adds	r7, #32
 80032d4:	46bd      	mov	sp, r7
 80032d6:	bd80      	pop	{r7, pc}

080032d8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80032d8:	b580      	push	{r7, lr}
 80032da:	b084      	sub	sp, #16
 80032dc:	af00      	add	r7, sp, #0
 80032de:	60f8      	str	r0, [r7, #12]
 80032e0:	60b9      	str	r1, [r7, #8]
 80032e2:	607a      	str	r2, [r7, #4]
 80032e4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80032e6:	68bb      	ldr	r3, [r7, #8]
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d103      	bne.n	80032f4 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80032ec:	69bb      	ldr	r3, [r7, #24]
 80032ee:	69ba      	ldr	r2, [r7, #24]
 80032f0:	601a      	str	r2, [r3, #0]
 80032f2:	e002      	b.n	80032fa <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80032f4:	69bb      	ldr	r3, [r7, #24]
 80032f6:	687a      	ldr	r2, [r7, #4]
 80032f8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80032fa:	69bb      	ldr	r3, [r7, #24]
 80032fc:	68fa      	ldr	r2, [r7, #12]
 80032fe:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8003300:	69bb      	ldr	r3, [r7, #24]
 8003302:	68ba      	ldr	r2, [r7, #8]
 8003304:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8003306:	2101      	movs	r1, #1
 8003308:	69b8      	ldr	r0, [r7, #24]
 800330a:	f7ff fec3 	bl	8003094 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800330e:	69bb      	ldr	r3, [r7, #24]
 8003310:	78fa      	ldrb	r2, [r7, #3]
 8003312:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8003316:	bf00      	nop
 8003318:	3710      	adds	r7, #16
 800331a:	46bd      	mov	sp, r7
 800331c:	bd80      	pop	{r7, pc}

0800331e <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 800331e:	b580      	push	{r7, lr}
 8003320:	b08a      	sub	sp, #40	@ 0x28
 8003322:	af02      	add	r7, sp, #8
 8003324:	60f8      	str	r0, [r7, #12]
 8003326:	60b9      	str	r1, [r7, #8]
 8003328:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	2b00      	cmp	r3, #0
 800332e:	d10b      	bne.n	8003348 <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 8003330:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003334:	f383 8811 	msr	BASEPRI, r3
 8003338:	f3bf 8f6f 	isb	sy
 800333c:	f3bf 8f4f 	dsb	sy
 8003340:	61bb      	str	r3, [r7, #24]
}
 8003342:	bf00      	nop
 8003344:	bf00      	nop
 8003346:	e7fd      	b.n	8003344 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 8003348:	68ba      	ldr	r2, [r7, #8]
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	429a      	cmp	r2, r3
 800334e:	d90b      	bls.n	8003368 <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 8003350:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003354:	f383 8811 	msr	BASEPRI, r3
 8003358:	f3bf 8f6f 	isb	sy
 800335c:	f3bf 8f4f 	dsb	sy
 8003360:	617b      	str	r3, [r7, #20]
}
 8003362:	bf00      	nop
 8003364:	bf00      	nop
 8003366:	e7fd      	b.n	8003364 <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8003368:	2302      	movs	r3, #2
 800336a:	9300      	str	r3, [sp, #0]
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	2200      	movs	r2, #0
 8003370:	2100      	movs	r1, #0
 8003372:	68f8      	ldr	r0, [r7, #12]
 8003374:	f7ff fef8 	bl	8003168 <xQueueGenericCreateStatic>
 8003378:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 800337a:	69fb      	ldr	r3, [r7, #28]
 800337c:	2b00      	cmp	r3, #0
 800337e:	d002      	beq.n	8003386 <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8003380:	69fb      	ldr	r3, [r7, #28]
 8003382:	68ba      	ldr	r2, [r7, #8]
 8003384:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8003386:	69fb      	ldr	r3, [r7, #28]
	}
 8003388:	4618      	mov	r0, r3
 800338a:	3720      	adds	r7, #32
 800338c:	46bd      	mov	sp, r7
 800338e:	bd80      	pop	{r7, pc}

08003390 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8003390:	b580      	push	{r7, lr}
 8003392:	b086      	sub	sp, #24
 8003394:	af00      	add	r7, sp, #0
 8003396:	6078      	str	r0, [r7, #4]
 8003398:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	2b00      	cmp	r3, #0
 800339e:	d10b      	bne.n	80033b8 <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 80033a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80033a4:	f383 8811 	msr	BASEPRI, r3
 80033a8:	f3bf 8f6f 	isb	sy
 80033ac:	f3bf 8f4f 	dsb	sy
 80033b0:	613b      	str	r3, [r7, #16]
}
 80033b2:	bf00      	nop
 80033b4:	bf00      	nop
 80033b6:	e7fd      	b.n	80033b4 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 80033b8:	683a      	ldr	r2, [r7, #0]
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	429a      	cmp	r2, r3
 80033be:	d90b      	bls.n	80033d8 <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 80033c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80033c4:	f383 8811 	msr	BASEPRI, r3
 80033c8:	f3bf 8f6f 	isb	sy
 80033cc:	f3bf 8f4f 	dsb	sy
 80033d0:	60fb      	str	r3, [r7, #12]
}
 80033d2:	bf00      	nop
 80033d4:	bf00      	nop
 80033d6:	e7fd      	b.n	80033d4 <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 80033d8:	2202      	movs	r2, #2
 80033da:	2100      	movs	r1, #0
 80033dc:	6878      	ldr	r0, [r7, #4]
 80033de:	f7ff ff40 	bl	8003262 <xQueueGenericCreate>
 80033e2:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 80033e4:	697b      	ldr	r3, [r7, #20]
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d002      	beq.n	80033f0 <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 80033ea:	697b      	ldr	r3, [r7, #20]
 80033ec:	683a      	ldr	r2, [r7, #0]
 80033ee:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 80033f0:	697b      	ldr	r3, [r7, #20]
	}
 80033f2:	4618      	mov	r0, r3
 80033f4:	3718      	adds	r7, #24
 80033f6:	46bd      	mov	sp, r7
 80033f8:	bd80      	pop	{r7, pc}
	...

080033fc <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80033fc:	b580      	push	{r7, lr}
 80033fe:	b08e      	sub	sp, #56	@ 0x38
 8003400:	af00      	add	r7, sp, #0
 8003402:	60f8      	str	r0, [r7, #12]
 8003404:	60b9      	str	r1, [r7, #8]
 8003406:	607a      	str	r2, [r7, #4]
 8003408:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800340a:	2300      	movs	r3, #0
 800340c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8003412:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003414:	2b00      	cmp	r3, #0
 8003416:	d10b      	bne.n	8003430 <xQueueGenericSend+0x34>
	__asm volatile
 8003418:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800341c:	f383 8811 	msr	BASEPRI, r3
 8003420:	f3bf 8f6f 	isb	sy
 8003424:	f3bf 8f4f 	dsb	sy
 8003428:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800342a:	bf00      	nop
 800342c:	bf00      	nop
 800342e:	e7fd      	b.n	800342c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003430:	68bb      	ldr	r3, [r7, #8]
 8003432:	2b00      	cmp	r3, #0
 8003434:	d103      	bne.n	800343e <xQueueGenericSend+0x42>
 8003436:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003438:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800343a:	2b00      	cmp	r3, #0
 800343c:	d101      	bne.n	8003442 <xQueueGenericSend+0x46>
 800343e:	2301      	movs	r3, #1
 8003440:	e000      	b.n	8003444 <xQueueGenericSend+0x48>
 8003442:	2300      	movs	r3, #0
 8003444:	2b00      	cmp	r3, #0
 8003446:	d10b      	bne.n	8003460 <xQueueGenericSend+0x64>
	__asm volatile
 8003448:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800344c:	f383 8811 	msr	BASEPRI, r3
 8003450:	f3bf 8f6f 	isb	sy
 8003454:	f3bf 8f4f 	dsb	sy
 8003458:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800345a:	bf00      	nop
 800345c:	bf00      	nop
 800345e:	e7fd      	b.n	800345c <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003460:	683b      	ldr	r3, [r7, #0]
 8003462:	2b02      	cmp	r3, #2
 8003464:	d103      	bne.n	800346e <xQueueGenericSend+0x72>
 8003466:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003468:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800346a:	2b01      	cmp	r3, #1
 800346c:	d101      	bne.n	8003472 <xQueueGenericSend+0x76>
 800346e:	2301      	movs	r3, #1
 8003470:	e000      	b.n	8003474 <xQueueGenericSend+0x78>
 8003472:	2300      	movs	r3, #0
 8003474:	2b00      	cmp	r3, #0
 8003476:	d10b      	bne.n	8003490 <xQueueGenericSend+0x94>
	__asm volatile
 8003478:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800347c:	f383 8811 	msr	BASEPRI, r3
 8003480:	f3bf 8f6f 	isb	sy
 8003484:	f3bf 8f4f 	dsb	sy
 8003488:	623b      	str	r3, [r7, #32]
}
 800348a:	bf00      	nop
 800348c:	bf00      	nop
 800348e:	e7fd      	b.n	800348c <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003490:	f001 fb72 	bl	8004b78 <xTaskGetSchedulerState>
 8003494:	4603      	mov	r3, r0
 8003496:	2b00      	cmp	r3, #0
 8003498:	d102      	bne.n	80034a0 <xQueueGenericSend+0xa4>
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	2b00      	cmp	r3, #0
 800349e:	d101      	bne.n	80034a4 <xQueueGenericSend+0xa8>
 80034a0:	2301      	movs	r3, #1
 80034a2:	e000      	b.n	80034a6 <xQueueGenericSend+0xaa>
 80034a4:	2300      	movs	r3, #0
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d10b      	bne.n	80034c2 <xQueueGenericSend+0xc6>
	__asm volatile
 80034aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80034ae:	f383 8811 	msr	BASEPRI, r3
 80034b2:	f3bf 8f6f 	isb	sy
 80034b6:	f3bf 8f4f 	dsb	sy
 80034ba:	61fb      	str	r3, [r7, #28]
}
 80034bc:	bf00      	nop
 80034be:	bf00      	nop
 80034c0:	e7fd      	b.n	80034be <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80034c2:	f002 f9c9 	bl	8005858 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80034c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034c8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80034ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80034ce:	429a      	cmp	r2, r3
 80034d0:	d302      	bcc.n	80034d8 <xQueueGenericSend+0xdc>
 80034d2:	683b      	ldr	r3, [r7, #0]
 80034d4:	2b02      	cmp	r3, #2
 80034d6:	d129      	bne.n	800352c <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80034d8:	683a      	ldr	r2, [r7, #0]
 80034da:	68b9      	ldr	r1, [r7, #8]
 80034dc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80034de:	f000 fb5b 	bl	8003b98 <prvCopyDataToQueue>
 80034e2:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80034e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d010      	beq.n	800350e <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80034ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034ee:	3324      	adds	r3, #36	@ 0x24
 80034f0:	4618      	mov	r0, r3
 80034f2:	f001 f97b 	bl	80047ec <xTaskRemoveFromEventList>
 80034f6:	4603      	mov	r3, r0
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d013      	beq.n	8003524 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80034fc:	4b3f      	ldr	r3, [pc, #252]	@ (80035fc <xQueueGenericSend+0x200>)
 80034fe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003502:	601a      	str	r2, [r3, #0]
 8003504:	f3bf 8f4f 	dsb	sy
 8003508:	f3bf 8f6f 	isb	sy
 800350c:	e00a      	b.n	8003524 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800350e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003510:	2b00      	cmp	r3, #0
 8003512:	d007      	beq.n	8003524 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8003514:	4b39      	ldr	r3, [pc, #228]	@ (80035fc <xQueueGenericSend+0x200>)
 8003516:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800351a:	601a      	str	r2, [r3, #0]
 800351c:	f3bf 8f4f 	dsb	sy
 8003520:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8003524:	f002 f9ca 	bl	80058bc <vPortExitCritical>
				return pdPASS;
 8003528:	2301      	movs	r3, #1
 800352a:	e063      	b.n	80035f4 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	2b00      	cmp	r3, #0
 8003530:	d103      	bne.n	800353a <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003532:	f002 f9c3 	bl	80058bc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8003536:	2300      	movs	r3, #0
 8003538:	e05c      	b.n	80035f4 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800353a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800353c:	2b00      	cmp	r3, #0
 800353e:	d106      	bne.n	800354e <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003540:	f107 0314 	add.w	r3, r7, #20
 8003544:	4618      	mov	r0, r3
 8003546:	f001 f9b5 	bl	80048b4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800354a:	2301      	movs	r3, #1
 800354c:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800354e:	f002 f9b5 	bl	80058bc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003552:	f000 ff1d 	bl	8004390 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003556:	f002 f97f 	bl	8005858 <vPortEnterCritical>
 800355a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800355c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003560:	b25b      	sxtb	r3, r3
 8003562:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003566:	d103      	bne.n	8003570 <xQueueGenericSend+0x174>
 8003568:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800356a:	2200      	movs	r2, #0
 800356c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003570:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003572:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003576:	b25b      	sxtb	r3, r3
 8003578:	f1b3 3fff 	cmp.w	r3, #4294967295
 800357c:	d103      	bne.n	8003586 <xQueueGenericSend+0x18a>
 800357e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003580:	2200      	movs	r2, #0
 8003582:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003586:	f002 f999 	bl	80058bc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800358a:	1d3a      	adds	r2, r7, #4
 800358c:	f107 0314 	add.w	r3, r7, #20
 8003590:	4611      	mov	r1, r2
 8003592:	4618      	mov	r0, r3
 8003594:	f001 f9a4 	bl	80048e0 <xTaskCheckForTimeOut>
 8003598:	4603      	mov	r3, r0
 800359a:	2b00      	cmp	r3, #0
 800359c:	d124      	bne.n	80035e8 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800359e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80035a0:	f000 fbf2 	bl	8003d88 <prvIsQueueFull>
 80035a4:	4603      	mov	r3, r0
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d018      	beq.n	80035dc <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80035aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035ac:	3310      	adds	r3, #16
 80035ae:	687a      	ldr	r2, [r7, #4]
 80035b0:	4611      	mov	r1, r2
 80035b2:	4618      	mov	r0, r3
 80035b4:	f001 f8c8 	bl	8004748 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80035b8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80035ba:	f000 fb7d 	bl	8003cb8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80035be:	f000 fef5 	bl	80043ac <xTaskResumeAll>
 80035c2:	4603      	mov	r3, r0
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	f47f af7c 	bne.w	80034c2 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80035ca:	4b0c      	ldr	r3, [pc, #48]	@ (80035fc <xQueueGenericSend+0x200>)
 80035cc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80035d0:	601a      	str	r2, [r3, #0]
 80035d2:	f3bf 8f4f 	dsb	sy
 80035d6:	f3bf 8f6f 	isb	sy
 80035da:	e772      	b.n	80034c2 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80035dc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80035de:	f000 fb6b 	bl	8003cb8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80035e2:	f000 fee3 	bl	80043ac <xTaskResumeAll>
 80035e6:	e76c      	b.n	80034c2 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80035e8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80035ea:	f000 fb65 	bl	8003cb8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80035ee:	f000 fedd 	bl	80043ac <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80035f2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80035f4:	4618      	mov	r0, r3
 80035f6:	3738      	adds	r7, #56	@ 0x38
 80035f8:	46bd      	mov	sp, r7
 80035fa:	bd80      	pop	{r7, pc}
 80035fc:	e000ed04 	.word	0xe000ed04

08003600 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8003600:	b580      	push	{r7, lr}
 8003602:	b090      	sub	sp, #64	@ 0x40
 8003604:	af00      	add	r7, sp, #0
 8003606:	60f8      	str	r0, [r7, #12]
 8003608:	60b9      	str	r1, [r7, #8]
 800360a:	607a      	str	r2, [r7, #4]
 800360c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8003612:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003614:	2b00      	cmp	r3, #0
 8003616:	d10b      	bne.n	8003630 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8003618:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800361c:	f383 8811 	msr	BASEPRI, r3
 8003620:	f3bf 8f6f 	isb	sy
 8003624:	f3bf 8f4f 	dsb	sy
 8003628:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800362a:	bf00      	nop
 800362c:	bf00      	nop
 800362e:	e7fd      	b.n	800362c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003630:	68bb      	ldr	r3, [r7, #8]
 8003632:	2b00      	cmp	r3, #0
 8003634:	d103      	bne.n	800363e <xQueueGenericSendFromISR+0x3e>
 8003636:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003638:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800363a:	2b00      	cmp	r3, #0
 800363c:	d101      	bne.n	8003642 <xQueueGenericSendFromISR+0x42>
 800363e:	2301      	movs	r3, #1
 8003640:	e000      	b.n	8003644 <xQueueGenericSendFromISR+0x44>
 8003642:	2300      	movs	r3, #0
 8003644:	2b00      	cmp	r3, #0
 8003646:	d10b      	bne.n	8003660 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8003648:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800364c:	f383 8811 	msr	BASEPRI, r3
 8003650:	f3bf 8f6f 	isb	sy
 8003654:	f3bf 8f4f 	dsb	sy
 8003658:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800365a:	bf00      	nop
 800365c:	bf00      	nop
 800365e:	e7fd      	b.n	800365c <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003660:	683b      	ldr	r3, [r7, #0]
 8003662:	2b02      	cmp	r3, #2
 8003664:	d103      	bne.n	800366e <xQueueGenericSendFromISR+0x6e>
 8003666:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003668:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800366a:	2b01      	cmp	r3, #1
 800366c:	d101      	bne.n	8003672 <xQueueGenericSendFromISR+0x72>
 800366e:	2301      	movs	r3, #1
 8003670:	e000      	b.n	8003674 <xQueueGenericSendFromISR+0x74>
 8003672:	2300      	movs	r3, #0
 8003674:	2b00      	cmp	r3, #0
 8003676:	d10b      	bne.n	8003690 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8003678:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800367c:	f383 8811 	msr	BASEPRI, r3
 8003680:	f3bf 8f6f 	isb	sy
 8003684:	f3bf 8f4f 	dsb	sy
 8003688:	623b      	str	r3, [r7, #32]
}
 800368a:	bf00      	nop
 800368c:	bf00      	nop
 800368e:	e7fd      	b.n	800368c <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003690:	f002 f9c2 	bl	8005a18 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8003694:	f3ef 8211 	mrs	r2, BASEPRI
 8003698:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800369c:	f383 8811 	msr	BASEPRI, r3
 80036a0:	f3bf 8f6f 	isb	sy
 80036a4:	f3bf 8f4f 	dsb	sy
 80036a8:	61fa      	str	r2, [r7, #28]
 80036aa:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80036ac:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80036ae:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80036b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80036b2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80036b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80036b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80036b8:	429a      	cmp	r2, r3
 80036ba:	d302      	bcc.n	80036c2 <xQueueGenericSendFromISR+0xc2>
 80036bc:	683b      	ldr	r3, [r7, #0]
 80036be:	2b02      	cmp	r3, #2
 80036c0:	d12f      	bne.n	8003722 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80036c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80036c4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80036c8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80036cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80036ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80036d2:	683a      	ldr	r2, [r7, #0]
 80036d4:	68b9      	ldr	r1, [r7, #8]
 80036d6:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80036d8:	f000 fa5e 	bl	8003b98 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80036dc:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80036e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036e4:	d112      	bne.n	800370c <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80036e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80036e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d016      	beq.n	800371c <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80036ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80036f0:	3324      	adds	r3, #36	@ 0x24
 80036f2:	4618      	mov	r0, r3
 80036f4:	f001 f87a 	bl	80047ec <xTaskRemoveFromEventList>
 80036f8:	4603      	mov	r3, r0
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d00e      	beq.n	800371c <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	2b00      	cmp	r3, #0
 8003702:	d00b      	beq.n	800371c <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	2201      	movs	r2, #1
 8003708:	601a      	str	r2, [r3, #0]
 800370a:	e007      	b.n	800371c <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800370c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8003710:	3301      	adds	r3, #1
 8003712:	b2db      	uxtb	r3, r3
 8003714:	b25a      	sxtb	r2, r3
 8003716:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003718:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800371c:	2301      	movs	r3, #1
 800371e:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8003720:	e001      	b.n	8003726 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8003722:	2300      	movs	r3, #0
 8003724:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003726:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003728:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800372a:	697b      	ldr	r3, [r7, #20]
 800372c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8003730:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8003732:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8003734:	4618      	mov	r0, r3
 8003736:	3740      	adds	r7, #64	@ 0x40
 8003738:	46bd      	mov	sp, r7
 800373a:	bd80      	pop	{r7, pc}

0800373c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800373c:	b580      	push	{r7, lr}
 800373e:	b08c      	sub	sp, #48	@ 0x30
 8003740:	af00      	add	r7, sp, #0
 8003742:	60f8      	str	r0, [r7, #12]
 8003744:	60b9      	str	r1, [r7, #8]
 8003746:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8003748:	2300      	movs	r3, #0
 800374a:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8003750:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003752:	2b00      	cmp	r3, #0
 8003754:	d10b      	bne.n	800376e <xQueueReceive+0x32>
	__asm volatile
 8003756:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800375a:	f383 8811 	msr	BASEPRI, r3
 800375e:	f3bf 8f6f 	isb	sy
 8003762:	f3bf 8f4f 	dsb	sy
 8003766:	623b      	str	r3, [r7, #32]
}
 8003768:	bf00      	nop
 800376a:	bf00      	nop
 800376c:	e7fd      	b.n	800376a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800376e:	68bb      	ldr	r3, [r7, #8]
 8003770:	2b00      	cmp	r3, #0
 8003772:	d103      	bne.n	800377c <xQueueReceive+0x40>
 8003774:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003776:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003778:	2b00      	cmp	r3, #0
 800377a:	d101      	bne.n	8003780 <xQueueReceive+0x44>
 800377c:	2301      	movs	r3, #1
 800377e:	e000      	b.n	8003782 <xQueueReceive+0x46>
 8003780:	2300      	movs	r3, #0
 8003782:	2b00      	cmp	r3, #0
 8003784:	d10b      	bne.n	800379e <xQueueReceive+0x62>
	__asm volatile
 8003786:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800378a:	f383 8811 	msr	BASEPRI, r3
 800378e:	f3bf 8f6f 	isb	sy
 8003792:	f3bf 8f4f 	dsb	sy
 8003796:	61fb      	str	r3, [r7, #28]
}
 8003798:	bf00      	nop
 800379a:	bf00      	nop
 800379c:	e7fd      	b.n	800379a <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800379e:	f001 f9eb 	bl	8004b78 <xTaskGetSchedulerState>
 80037a2:	4603      	mov	r3, r0
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d102      	bne.n	80037ae <xQueueReceive+0x72>
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d101      	bne.n	80037b2 <xQueueReceive+0x76>
 80037ae:	2301      	movs	r3, #1
 80037b0:	e000      	b.n	80037b4 <xQueueReceive+0x78>
 80037b2:	2300      	movs	r3, #0
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d10b      	bne.n	80037d0 <xQueueReceive+0x94>
	__asm volatile
 80037b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80037bc:	f383 8811 	msr	BASEPRI, r3
 80037c0:	f3bf 8f6f 	isb	sy
 80037c4:	f3bf 8f4f 	dsb	sy
 80037c8:	61bb      	str	r3, [r7, #24]
}
 80037ca:	bf00      	nop
 80037cc:	bf00      	nop
 80037ce:	e7fd      	b.n	80037cc <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80037d0:	f002 f842 	bl	8005858 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80037d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80037d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037d8:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80037da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d01f      	beq.n	8003820 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80037e0:	68b9      	ldr	r1, [r7, #8]
 80037e2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80037e4:	f000 fa42 	bl	8003c6c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80037e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037ea:	1e5a      	subs	r2, r3, #1
 80037ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80037ee:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80037f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80037f2:	691b      	ldr	r3, [r3, #16]
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d00f      	beq.n	8003818 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80037f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80037fa:	3310      	adds	r3, #16
 80037fc:	4618      	mov	r0, r3
 80037fe:	f000 fff5 	bl	80047ec <xTaskRemoveFromEventList>
 8003802:	4603      	mov	r3, r0
 8003804:	2b00      	cmp	r3, #0
 8003806:	d007      	beq.n	8003818 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8003808:	4b3c      	ldr	r3, [pc, #240]	@ (80038fc <xQueueReceive+0x1c0>)
 800380a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800380e:	601a      	str	r2, [r3, #0]
 8003810:	f3bf 8f4f 	dsb	sy
 8003814:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8003818:	f002 f850 	bl	80058bc <vPortExitCritical>
				return pdPASS;
 800381c:	2301      	movs	r3, #1
 800381e:	e069      	b.n	80038f4 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	2b00      	cmp	r3, #0
 8003824:	d103      	bne.n	800382e <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003826:	f002 f849 	bl	80058bc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800382a:	2300      	movs	r3, #0
 800382c:	e062      	b.n	80038f4 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800382e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003830:	2b00      	cmp	r3, #0
 8003832:	d106      	bne.n	8003842 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003834:	f107 0310 	add.w	r3, r7, #16
 8003838:	4618      	mov	r0, r3
 800383a:	f001 f83b 	bl	80048b4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800383e:	2301      	movs	r3, #1
 8003840:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003842:	f002 f83b 	bl	80058bc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003846:	f000 fda3 	bl	8004390 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800384a:	f002 f805 	bl	8005858 <vPortEnterCritical>
 800384e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003850:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003854:	b25b      	sxtb	r3, r3
 8003856:	f1b3 3fff 	cmp.w	r3, #4294967295
 800385a:	d103      	bne.n	8003864 <xQueueReceive+0x128>
 800385c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800385e:	2200      	movs	r2, #0
 8003860:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003864:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003866:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800386a:	b25b      	sxtb	r3, r3
 800386c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003870:	d103      	bne.n	800387a <xQueueReceive+0x13e>
 8003872:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003874:	2200      	movs	r2, #0
 8003876:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800387a:	f002 f81f 	bl	80058bc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800387e:	1d3a      	adds	r2, r7, #4
 8003880:	f107 0310 	add.w	r3, r7, #16
 8003884:	4611      	mov	r1, r2
 8003886:	4618      	mov	r0, r3
 8003888:	f001 f82a 	bl	80048e0 <xTaskCheckForTimeOut>
 800388c:	4603      	mov	r3, r0
 800388e:	2b00      	cmp	r3, #0
 8003890:	d123      	bne.n	80038da <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003892:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003894:	f000 fa62 	bl	8003d5c <prvIsQueueEmpty>
 8003898:	4603      	mov	r3, r0
 800389a:	2b00      	cmp	r3, #0
 800389c:	d017      	beq.n	80038ce <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800389e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038a0:	3324      	adds	r3, #36	@ 0x24
 80038a2:	687a      	ldr	r2, [r7, #4]
 80038a4:	4611      	mov	r1, r2
 80038a6:	4618      	mov	r0, r3
 80038a8:	f000 ff4e 	bl	8004748 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80038ac:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80038ae:	f000 fa03 	bl	8003cb8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80038b2:	f000 fd7b 	bl	80043ac <xTaskResumeAll>
 80038b6:	4603      	mov	r3, r0
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d189      	bne.n	80037d0 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80038bc:	4b0f      	ldr	r3, [pc, #60]	@ (80038fc <xQueueReceive+0x1c0>)
 80038be:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80038c2:	601a      	str	r2, [r3, #0]
 80038c4:	f3bf 8f4f 	dsb	sy
 80038c8:	f3bf 8f6f 	isb	sy
 80038cc:	e780      	b.n	80037d0 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80038ce:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80038d0:	f000 f9f2 	bl	8003cb8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80038d4:	f000 fd6a 	bl	80043ac <xTaskResumeAll>
 80038d8:	e77a      	b.n	80037d0 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80038da:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80038dc:	f000 f9ec 	bl	8003cb8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80038e0:	f000 fd64 	bl	80043ac <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80038e4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80038e6:	f000 fa39 	bl	8003d5c <prvIsQueueEmpty>
 80038ea:	4603      	mov	r3, r0
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	f43f af6f 	beq.w	80037d0 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80038f2:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80038f4:	4618      	mov	r0, r3
 80038f6:	3730      	adds	r7, #48	@ 0x30
 80038f8:	46bd      	mov	sp, r7
 80038fa:	bd80      	pop	{r7, pc}
 80038fc:	e000ed04 	.word	0xe000ed04

08003900 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8003900:	b580      	push	{r7, lr}
 8003902:	b08e      	sub	sp, #56	@ 0x38
 8003904:	af00      	add	r7, sp, #0
 8003906:	6078      	str	r0, [r7, #4]
 8003908:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800390a:	2300      	movs	r3, #0
 800390c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8003912:	2300      	movs	r3, #0
 8003914:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8003916:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003918:	2b00      	cmp	r3, #0
 800391a:	d10b      	bne.n	8003934 <xQueueSemaphoreTake+0x34>
	__asm volatile
 800391c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003920:	f383 8811 	msr	BASEPRI, r3
 8003924:	f3bf 8f6f 	isb	sy
 8003928:	f3bf 8f4f 	dsb	sy
 800392c:	623b      	str	r3, [r7, #32]
}
 800392e:	bf00      	nop
 8003930:	bf00      	nop
 8003932:	e7fd      	b.n	8003930 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8003934:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003936:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003938:	2b00      	cmp	r3, #0
 800393a:	d00b      	beq.n	8003954 <xQueueSemaphoreTake+0x54>
	__asm volatile
 800393c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003940:	f383 8811 	msr	BASEPRI, r3
 8003944:	f3bf 8f6f 	isb	sy
 8003948:	f3bf 8f4f 	dsb	sy
 800394c:	61fb      	str	r3, [r7, #28]
}
 800394e:	bf00      	nop
 8003950:	bf00      	nop
 8003952:	e7fd      	b.n	8003950 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003954:	f001 f910 	bl	8004b78 <xTaskGetSchedulerState>
 8003958:	4603      	mov	r3, r0
 800395a:	2b00      	cmp	r3, #0
 800395c:	d102      	bne.n	8003964 <xQueueSemaphoreTake+0x64>
 800395e:	683b      	ldr	r3, [r7, #0]
 8003960:	2b00      	cmp	r3, #0
 8003962:	d101      	bne.n	8003968 <xQueueSemaphoreTake+0x68>
 8003964:	2301      	movs	r3, #1
 8003966:	e000      	b.n	800396a <xQueueSemaphoreTake+0x6a>
 8003968:	2300      	movs	r3, #0
 800396a:	2b00      	cmp	r3, #0
 800396c:	d10b      	bne.n	8003986 <xQueueSemaphoreTake+0x86>
	__asm volatile
 800396e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003972:	f383 8811 	msr	BASEPRI, r3
 8003976:	f3bf 8f6f 	isb	sy
 800397a:	f3bf 8f4f 	dsb	sy
 800397e:	61bb      	str	r3, [r7, #24]
}
 8003980:	bf00      	nop
 8003982:	bf00      	nop
 8003984:	e7fd      	b.n	8003982 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003986:	f001 ff67 	bl	8005858 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800398a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800398c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800398e:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8003990:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003992:	2b00      	cmp	r3, #0
 8003994:	d024      	beq.n	80039e0 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8003996:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003998:	1e5a      	subs	r2, r3, #1
 800399a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800399c:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800399e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d104      	bne.n	80039b0 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80039a6:	f001 fa61 	bl	8004e6c <pvTaskIncrementMutexHeldCount>
 80039aa:	4602      	mov	r2, r0
 80039ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80039ae:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80039b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80039b2:	691b      	ldr	r3, [r3, #16]
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d00f      	beq.n	80039d8 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80039b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80039ba:	3310      	adds	r3, #16
 80039bc:	4618      	mov	r0, r3
 80039be:	f000 ff15 	bl	80047ec <xTaskRemoveFromEventList>
 80039c2:	4603      	mov	r3, r0
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d007      	beq.n	80039d8 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80039c8:	4b54      	ldr	r3, [pc, #336]	@ (8003b1c <xQueueSemaphoreTake+0x21c>)
 80039ca:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80039ce:	601a      	str	r2, [r3, #0]
 80039d0:	f3bf 8f4f 	dsb	sy
 80039d4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80039d8:	f001 ff70 	bl	80058bc <vPortExitCritical>
				return pdPASS;
 80039dc:	2301      	movs	r3, #1
 80039de:	e098      	b.n	8003b12 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80039e0:	683b      	ldr	r3, [r7, #0]
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d112      	bne.n	8003a0c <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80039e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d00b      	beq.n	8003a04 <xQueueSemaphoreTake+0x104>
	__asm volatile
 80039ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80039f0:	f383 8811 	msr	BASEPRI, r3
 80039f4:	f3bf 8f6f 	isb	sy
 80039f8:	f3bf 8f4f 	dsb	sy
 80039fc:	617b      	str	r3, [r7, #20]
}
 80039fe:	bf00      	nop
 8003a00:	bf00      	nop
 8003a02:	e7fd      	b.n	8003a00 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8003a04:	f001 ff5a 	bl	80058bc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8003a08:	2300      	movs	r3, #0
 8003a0a:	e082      	b.n	8003b12 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003a0c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d106      	bne.n	8003a20 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003a12:	f107 030c 	add.w	r3, r7, #12
 8003a16:	4618      	mov	r0, r3
 8003a18:	f000 ff4c 	bl	80048b4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003a1c:	2301      	movs	r3, #1
 8003a1e:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003a20:	f001 ff4c 	bl	80058bc <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003a24:	f000 fcb4 	bl	8004390 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003a28:	f001 ff16 	bl	8005858 <vPortEnterCritical>
 8003a2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a2e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003a32:	b25b      	sxtb	r3, r3
 8003a34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a38:	d103      	bne.n	8003a42 <xQueueSemaphoreTake+0x142>
 8003a3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a3c:	2200      	movs	r2, #0
 8003a3e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003a42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a44:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003a48:	b25b      	sxtb	r3, r3
 8003a4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a4e:	d103      	bne.n	8003a58 <xQueueSemaphoreTake+0x158>
 8003a50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a52:	2200      	movs	r2, #0
 8003a54:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003a58:	f001 ff30 	bl	80058bc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003a5c:	463a      	mov	r2, r7
 8003a5e:	f107 030c 	add.w	r3, r7, #12
 8003a62:	4611      	mov	r1, r2
 8003a64:	4618      	mov	r0, r3
 8003a66:	f000 ff3b 	bl	80048e0 <xTaskCheckForTimeOut>
 8003a6a:	4603      	mov	r3, r0
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d132      	bne.n	8003ad6 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003a70:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8003a72:	f000 f973 	bl	8003d5c <prvIsQueueEmpty>
 8003a76:	4603      	mov	r3, r0
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d026      	beq.n	8003aca <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003a7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d109      	bne.n	8003a98 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8003a84:	f001 fee8 	bl	8005858 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8003a88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a8a:	689b      	ldr	r3, [r3, #8]
 8003a8c:	4618      	mov	r0, r3
 8003a8e:	f001 f891 	bl	8004bb4 <xTaskPriorityInherit>
 8003a92:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8003a94:	f001 ff12 	bl	80058bc <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003a98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a9a:	3324      	adds	r3, #36	@ 0x24
 8003a9c:	683a      	ldr	r2, [r7, #0]
 8003a9e:	4611      	mov	r1, r2
 8003aa0:	4618      	mov	r0, r3
 8003aa2:	f000 fe51 	bl	8004748 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8003aa6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8003aa8:	f000 f906 	bl	8003cb8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8003aac:	f000 fc7e 	bl	80043ac <xTaskResumeAll>
 8003ab0:	4603      	mov	r3, r0
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	f47f af67 	bne.w	8003986 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8003ab8:	4b18      	ldr	r3, [pc, #96]	@ (8003b1c <xQueueSemaphoreTake+0x21c>)
 8003aba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003abe:	601a      	str	r2, [r3, #0]
 8003ac0:	f3bf 8f4f 	dsb	sy
 8003ac4:	f3bf 8f6f 	isb	sy
 8003ac8:	e75d      	b.n	8003986 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8003aca:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8003acc:	f000 f8f4 	bl	8003cb8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003ad0:	f000 fc6c 	bl	80043ac <xTaskResumeAll>
 8003ad4:	e757      	b.n	8003986 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8003ad6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8003ad8:	f000 f8ee 	bl	8003cb8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003adc:	f000 fc66 	bl	80043ac <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003ae0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8003ae2:	f000 f93b 	bl	8003d5c <prvIsQueueEmpty>
 8003ae6:	4603      	mov	r3, r0
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	f43f af4c 	beq.w	8003986 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8003aee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d00d      	beq.n	8003b10 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8003af4:	f001 feb0 	bl	8005858 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8003af8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8003afa:	f000 f835 	bl	8003b68 <prvGetDisinheritPriorityAfterTimeout>
 8003afe:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8003b00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b02:	689b      	ldr	r3, [r3, #8]
 8003b04:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003b06:	4618      	mov	r0, r3
 8003b08:	f001 f92c 	bl	8004d64 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8003b0c:	f001 fed6 	bl	80058bc <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8003b10:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8003b12:	4618      	mov	r0, r3
 8003b14:	3738      	adds	r7, #56	@ 0x38
 8003b16:	46bd      	mov	sp, r7
 8003b18:	bd80      	pop	{r7, pc}
 8003b1a:	bf00      	nop
 8003b1c:	e000ed04 	.word	0xe000ed04

08003b20 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8003b20:	b580      	push	{r7, lr}
 8003b22:	b084      	sub	sp, #16
 8003b24:	af00      	add	r7, sp, #0
 8003b26:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d10b      	bne.n	8003b4a <vQueueDelete+0x2a>
	__asm volatile
 8003b32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b36:	f383 8811 	msr	BASEPRI, r3
 8003b3a:	f3bf 8f6f 	isb	sy
 8003b3e:	f3bf 8f4f 	dsb	sy
 8003b42:	60bb      	str	r3, [r7, #8]
}
 8003b44:	bf00      	nop
 8003b46:	bf00      	nop
 8003b48:	e7fd      	b.n	8003b46 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8003b4a:	68f8      	ldr	r0, [r7, #12]
 8003b4c:	f000 f95e 	bl	8003e0c <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d102      	bne.n	8003b60 <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 8003b5a:	68f8      	ldr	r0, [r7, #12]
 8003b5c:	f002 f86c 	bl	8005c38 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8003b60:	bf00      	nop
 8003b62:	3710      	adds	r7, #16
 8003b64:	46bd      	mov	sp, r7
 8003b66:	bd80      	pop	{r7, pc}

08003b68 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8003b68:	b480      	push	{r7}
 8003b6a:	b085      	sub	sp, #20
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d006      	beq.n	8003b86 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8003b82:	60fb      	str	r3, [r7, #12]
 8003b84:	e001      	b.n	8003b8a <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8003b86:	2300      	movs	r3, #0
 8003b88:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8003b8a:	68fb      	ldr	r3, [r7, #12]
	}
 8003b8c:	4618      	mov	r0, r3
 8003b8e:	3714      	adds	r7, #20
 8003b90:	46bd      	mov	sp, r7
 8003b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b96:	4770      	bx	lr

08003b98 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8003b98:	b580      	push	{r7, lr}
 8003b9a:	b086      	sub	sp, #24
 8003b9c:	af00      	add	r7, sp, #0
 8003b9e:	60f8      	str	r0, [r7, #12]
 8003ba0:	60b9      	str	r1, [r7, #8]
 8003ba2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8003ba4:	2300      	movs	r3, #0
 8003ba6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003bac:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d10d      	bne.n	8003bd2 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d14d      	bne.n	8003c5a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	689b      	ldr	r3, [r3, #8]
 8003bc2:	4618      	mov	r0, r3
 8003bc4:	f001 f85e 	bl	8004c84 <xTaskPriorityDisinherit>
 8003bc8:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	2200      	movs	r2, #0
 8003bce:	609a      	str	r2, [r3, #8]
 8003bd0:	e043      	b.n	8003c5a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d119      	bne.n	8003c0c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	6858      	ldr	r0, [r3, #4]
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003be0:	461a      	mov	r2, r3
 8003be2:	68b9      	ldr	r1, [r7, #8]
 8003be4:	f002 fb39 	bl	800625a <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	685a      	ldr	r2, [r3, #4]
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bf0:	441a      	add	r2, r3
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	685a      	ldr	r2, [r3, #4]
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	689b      	ldr	r3, [r3, #8]
 8003bfe:	429a      	cmp	r2, r3
 8003c00:	d32b      	bcc.n	8003c5a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	681a      	ldr	r2, [r3, #0]
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	605a      	str	r2, [r3, #4]
 8003c0a:	e026      	b.n	8003c5a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	68d8      	ldr	r0, [r3, #12]
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c14:	461a      	mov	r2, r3
 8003c16:	68b9      	ldr	r1, [r7, #8]
 8003c18:	f002 fb1f 	bl	800625a <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	68da      	ldr	r2, [r3, #12]
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c24:	425b      	negs	r3, r3
 8003c26:	441a      	add	r2, r3
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	68da      	ldr	r2, [r3, #12]
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	429a      	cmp	r2, r3
 8003c36:	d207      	bcs.n	8003c48 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	689a      	ldr	r2, [r3, #8]
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c40:	425b      	negs	r3, r3
 8003c42:	441a      	add	r2, r3
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	2b02      	cmp	r3, #2
 8003c4c:	d105      	bne.n	8003c5a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003c4e:	693b      	ldr	r3, [r7, #16]
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d002      	beq.n	8003c5a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8003c54:	693b      	ldr	r3, [r7, #16]
 8003c56:	3b01      	subs	r3, #1
 8003c58:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8003c5a:	693b      	ldr	r3, [r7, #16]
 8003c5c:	1c5a      	adds	r2, r3, #1
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8003c62:	697b      	ldr	r3, [r7, #20]
}
 8003c64:	4618      	mov	r0, r3
 8003c66:	3718      	adds	r7, #24
 8003c68:	46bd      	mov	sp, r7
 8003c6a:	bd80      	pop	{r7, pc}

08003c6c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8003c6c:	b580      	push	{r7, lr}
 8003c6e:	b082      	sub	sp, #8
 8003c70:	af00      	add	r7, sp, #0
 8003c72:	6078      	str	r0, [r7, #4]
 8003c74:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d018      	beq.n	8003cb0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	68da      	ldr	r2, [r3, #12]
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c86:	441a      	add	r2, r3
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	68da      	ldr	r2, [r3, #12]
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	689b      	ldr	r3, [r3, #8]
 8003c94:	429a      	cmp	r2, r3
 8003c96:	d303      	bcc.n	8003ca0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681a      	ldr	r2, [r3, #0]
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	68d9      	ldr	r1, [r3, #12]
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ca8:	461a      	mov	r2, r3
 8003caa:	6838      	ldr	r0, [r7, #0]
 8003cac:	f002 fad5 	bl	800625a <memcpy>
	}
}
 8003cb0:	bf00      	nop
 8003cb2:	3708      	adds	r7, #8
 8003cb4:	46bd      	mov	sp, r7
 8003cb6:	bd80      	pop	{r7, pc}

08003cb8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8003cb8:	b580      	push	{r7, lr}
 8003cba:	b084      	sub	sp, #16
 8003cbc:	af00      	add	r7, sp, #0
 8003cbe:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8003cc0:	f001 fdca 	bl	8005858 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003cca:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003ccc:	e011      	b.n	8003cf2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d012      	beq.n	8003cfc <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	3324      	adds	r3, #36	@ 0x24
 8003cda:	4618      	mov	r0, r3
 8003cdc:	f000 fd86 	bl	80047ec <xTaskRemoveFromEventList>
 8003ce0:	4603      	mov	r3, r0
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d001      	beq.n	8003cea <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8003ce6:	f000 fe5f 	bl	80049a8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8003cea:	7bfb      	ldrb	r3, [r7, #15]
 8003cec:	3b01      	subs	r3, #1
 8003cee:	b2db      	uxtb	r3, r3
 8003cf0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003cf2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	dce9      	bgt.n	8003cce <prvUnlockQueue+0x16>
 8003cfa:	e000      	b.n	8003cfe <prvUnlockQueue+0x46>
					break;
 8003cfc:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	22ff      	movs	r2, #255	@ 0xff
 8003d02:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8003d06:	f001 fdd9 	bl	80058bc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8003d0a:	f001 fda5 	bl	8005858 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003d14:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003d16:	e011      	b.n	8003d3c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	691b      	ldr	r3, [r3, #16]
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d012      	beq.n	8003d46 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	3310      	adds	r3, #16
 8003d24:	4618      	mov	r0, r3
 8003d26:	f000 fd61 	bl	80047ec <xTaskRemoveFromEventList>
 8003d2a:	4603      	mov	r3, r0
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d001      	beq.n	8003d34 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8003d30:	f000 fe3a 	bl	80049a8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8003d34:	7bbb      	ldrb	r3, [r7, #14]
 8003d36:	3b01      	subs	r3, #1
 8003d38:	b2db      	uxtb	r3, r3
 8003d3a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003d3c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	dce9      	bgt.n	8003d18 <prvUnlockQueue+0x60>
 8003d44:	e000      	b.n	8003d48 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8003d46:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	22ff      	movs	r2, #255	@ 0xff
 8003d4c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8003d50:	f001 fdb4 	bl	80058bc <vPortExitCritical>
}
 8003d54:	bf00      	nop
 8003d56:	3710      	adds	r7, #16
 8003d58:	46bd      	mov	sp, r7
 8003d5a:	bd80      	pop	{r7, pc}

08003d5c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8003d5c:	b580      	push	{r7, lr}
 8003d5e:	b084      	sub	sp, #16
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003d64:	f001 fd78 	bl	8005858 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d102      	bne.n	8003d76 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8003d70:	2301      	movs	r3, #1
 8003d72:	60fb      	str	r3, [r7, #12]
 8003d74:	e001      	b.n	8003d7a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8003d76:	2300      	movs	r3, #0
 8003d78:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003d7a:	f001 fd9f 	bl	80058bc <vPortExitCritical>

	return xReturn;
 8003d7e:	68fb      	ldr	r3, [r7, #12]
}
 8003d80:	4618      	mov	r0, r3
 8003d82:	3710      	adds	r7, #16
 8003d84:	46bd      	mov	sp, r7
 8003d86:	bd80      	pop	{r7, pc}

08003d88 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8003d88:	b580      	push	{r7, lr}
 8003d8a:	b084      	sub	sp, #16
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003d90:	f001 fd62 	bl	8005858 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d9c:	429a      	cmp	r2, r3
 8003d9e:	d102      	bne.n	8003da6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8003da0:	2301      	movs	r3, #1
 8003da2:	60fb      	str	r3, [r7, #12]
 8003da4:	e001      	b.n	8003daa <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8003da6:	2300      	movs	r3, #0
 8003da8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003daa:	f001 fd87 	bl	80058bc <vPortExitCritical>

	return xReturn;
 8003dae:	68fb      	ldr	r3, [r7, #12]
}
 8003db0:	4618      	mov	r0, r3
 8003db2:	3710      	adds	r7, #16
 8003db4:	46bd      	mov	sp, r7
 8003db6:	bd80      	pop	{r7, pc}

08003db8 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8003db8:	b480      	push	{r7}
 8003dba:	b085      	sub	sp, #20
 8003dbc:	af00      	add	r7, sp, #0
 8003dbe:	6078      	str	r0, [r7, #4]
 8003dc0:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003dc2:	2300      	movs	r3, #0
 8003dc4:	60fb      	str	r3, [r7, #12]
 8003dc6:	e014      	b.n	8003df2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8003dc8:	4a0f      	ldr	r2, [pc, #60]	@ (8003e08 <vQueueAddToRegistry+0x50>)
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d10b      	bne.n	8003dec <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8003dd4:	490c      	ldr	r1, [pc, #48]	@ (8003e08 <vQueueAddToRegistry+0x50>)
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	683a      	ldr	r2, [r7, #0]
 8003dda:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8003dde:	4a0a      	ldr	r2, [pc, #40]	@ (8003e08 <vQueueAddToRegistry+0x50>)
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	00db      	lsls	r3, r3, #3
 8003de4:	4413      	add	r3, r2
 8003de6:	687a      	ldr	r2, [r7, #4]
 8003de8:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8003dea:	e006      	b.n	8003dfa <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	3301      	adds	r3, #1
 8003df0:	60fb      	str	r3, [r7, #12]
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	2b07      	cmp	r3, #7
 8003df6:	d9e7      	bls.n	8003dc8 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8003df8:	bf00      	nop
 8003dfa:	bf00      	nop
 8003dfc:	3714      	adds	r7, #20
 8003dfe:	46bd      	mov	sp, r7
 8003e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e04:	4770      	bx	lr
 8003e06:	bf00      	nop
 8003e08:	20000884 	.word	0x20000884

08003e0c <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8003e0c:	b480      	push	{r7}
 8003e0e:	b085      	sub	sp, #20
 8003e10:	af00      	add	r7, sp, #0
 8003e12:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003e14:	2300      	movs	r3, #0
 8003e16:	60fb      	str	r3, [r7, #12]
 8003e18:	e016      	b.n	8003e48 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8003e1a:	4a10      	ldr	r2, [pc, #64]	@ (8003e5c <vQueueUnregisterQueue+0x50>)
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	00db      	lsls	r3, r3, #3
 8003e20:	4413      	add	r3, r2
 8003e22:	685b      	ldr	r3, [r3, #4]
 8003e24:	687a      	ldr	r2, [r7, #4]
 8003e26:	429a      	cmp	r2, r3
 8003e28:	d10b      	bne.n	8003e42 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8003e2a:	4a0c      	ldr	r2, [pc, #48]	@ (8003e5c <vQueueUnregisterQueue+0x50>)
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	2100      	movs	r1, #0
 8003e30:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8003e34:	4a09      	ldr	r2, [pc, #36]	@ (8003e5c <vQueueUnregisterQueue+0x50>)
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	00db      	lsls	r3, r3, #3
 8003e3a:	4413      	add	r3, r2
 8003e3c:	2200      	movs	r2, #0
 8003e3e:	605a      	str	r2, [r3, #4]
				break;
 8003e40:	e006      	b.n	8003e50 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	3301      	adds	r3, #1
 8003e46:	60fb      	str	r3, [r7, #12]
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	2b07      	cmp	r3, #7
 8003e4c:	d9e5      	bls.n	8003e1a <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8003e4e:	bf00      	nop
 8003e50:	bf00      	nop
 8003e52:	3714      	adds	r7, #20
 8003e54:	46bd      	mov	sp, r7
 8003e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e5a:	4770      	bx	lr
 8003e5c:	20000884 	.word	0x20000884

08003e60 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003e60:	b580      	push	{r7, lr}
 8003e62:	b086      	sub	sp, #24
 8003e64:	af00      	add	r7, sp, #0
 8003e66:	60f8      	str	r0, [r7, #12]
 8003e68:	60b9      	str	r1, [r7, #8]
 8003e6a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8003e70:	f001 fcf2 	bl	8005858 <vPortEnterCritical>
 8003e74:	697b      	ldr	r3, [r7, #20]
 8003e76:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003e7a:	b25b      	sxtb	r3, r3
 8003e7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e80:	d103      	bne.n	8003e8a <vQueueWaitForMessageRestricted+0x2a>
 8003e82:	697b      	ldr	r3, [r7, #20]
 8003e84:	2200      	movs	r2, #0
 8003e86:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003e8a:	697b      	ldr	r3, [r7, #20]
 8003e8c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003e90:	b25b      	sxtb	r3, r3
 8003e92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e96:	d103      	bne.n	8003ea0 <vQueueWaitForMessageRestricted+0x40>
 8003e98:	697b      	ldr	r3, [r7, #20]
 8003e9a:	2200      	movs	r2, #0
 8003e9c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003ea0:	f001 fd0c 	bl	80058bc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8003ea4:	697b      	ldr	r3, [r7, #20]
 8003ea6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d106      	bne.n	8003eba <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8003eac:	697b      	ldr	r3, [r7, #20]
 8003eae:	3324      	adds	r3, #36	@ 0x24
 8003eb0:	687a      	ldr	r2, [r7, #4]
 8003eb2:	68b9      	ldr	r1, [r7, #8]
 8003eb4:	4618      	mov	r0, r3
 8003eb6:	f000 fc6d 	bl	8004794 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8003eba:	6978      	ldr	r0, [r7, #20]
 8003ebc:	f7ff fefc 	bl	8003cb8 <prvUnlockQueue>
	}
 8003ec0:	bf00      	nop
 8003ec2:	3718      	adds	r7, #24
 8003ec4:	46bd      	mov	sp, r7
 8003ec6:	bd80      	pop	{r7, pc}

08003ec8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8003ec8:	b580      	push	{r7, lr}
 8003eca:	b08e      	sub	sp, #56	@ 0x38
 8003ecc:	af04      	add	r7, sp, #16
 8003ece:	60f8      	str	r0, [r7, #12]
 8003ed0:	60b9      	str	r1, [r7, #8]
 8003ed2:	607a      	str	r2, [r7, #4]
 8003ed4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8003ed6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d10b      	bne.n	8003ef4 <xTaskCreateStatic+0x2c>
	__asm volatile
 8003edc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ee0:	f383 8811 	msr	BASEPRI, r3
 8003ee4:	f3bf 8f6f 	isb	sy
 8003ee8:	f3bf 8f4f 	dsb	sy
 8003eec:	623b      	str	r3, [r7, #32]
}
 8003eee:	bf00      	nop
 8003ef0:	bf00      	nop
 8003ef2:	e7fd      	b.n	8003ef0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8003ef4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d10b      	bne.n	8003f12 <xTaskCreateStatic+0x4a>
	__asm volatile
 8003efa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003efe:	f383 8811 	msr	BASEPRI, r3
 8003f02:	f3bf 8f6f 	isb	sy
 8003f06:	f3bf 8f4f 	dsb	sy
 8003f0a:	61fb      	str	r3, [r7, #28]
}
 8003f0c:	bf00      	nop
 8003f0e:	bf00      	nop
 8003f10:	e7fd      	b.n	8003f0e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8003f12:	23a8      	movs	r3, #168	@ 0xa8
 8003f14:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8003f16:	693b      	ldr	r3, [r7, #16]
 8003f18:	2ba8      	cmp	r3, #168	@ 0xa8
 8003f1a:	d00b      	beq.n	8003f34 <xTaskCreateStatic+0x6c>
	__asm volatile
 8003f1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f20:	f383 8811 	msr	BASEPRI, r3
 8003f24:	f3bf 8f6f 	isb	sy
 8003f28:	f3bf 8f4f 	dsb	sy
 8003f2c:	61bb      	str	r3, [r7, #24]
}
 8003f2e:	bf00      	nop
 8003f30:	bf00      	nop
 8003f32:	e7fd      	b.n	8003f30 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8003f34:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8003f36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d01e      	beq.n	8003f7a <xTaskCreateStatic+0xb2>
 8003f3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d01b      	beq.n	8003f7a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003f42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f44:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8003f46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f48:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003f4a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8003f4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f4e:	2202      	movs	r2, #2
 8003f50:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8003f54:	2300      	movs	r3, #0
 8003f56:	9303      	str	r3, [sp, #12]
 8003f58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f5a:	9302      	str	r3, [sp, #8]
 8003f5c:	f107 0314 	add.w	r3, r7, #20
 8003f60:	9301      	str	r3, [sp, #4]
 8003f62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f64:	9300      	str	r3, [sp, #0]
 8003f66:	683b      	ldr	r3, [r7, #0]
 8003f68:	687a      	ldr	r2, [r7, #4]
 8003f6a:	68b9      	ldr	r1, [r7, #8]
 8003f6c:	68f8      	ldr	r0, [r7, #12]
 8003f6e:	f000 f851 	bl	8004014 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003f72:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003f74:	f000 f8f6 	bl	8004164 <prvAddNewTaskToReadyList>
 8003f78:	e001      	b.n	8003f7e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8003f7a:	2300      	movs	r3, #0
 8003f7c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8003f7e:	697b      	ldr	r3, [r7, #20]
	}
 8003f80:	4618      	mov	r0, r3
 8003f82:	3728      	adds	r7, #40	@ 0x28
 8003f84:	46bd      	mov	sp, r7
 8003f86:	bd80      	pop	{r7, pc}

08003f88 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8003f88:	b580      	push	{r7, lr}
 8003f8a:	b08c      	sub	sp, #48	@ 0x30
 8003f8c:	af04      	add	r7, sp, #16
 8003f8e:	60f8      	str	r0, [r7, #12]
 8003f90:	60b9      	str	r1, [r7, #8]
 8003f92:	603b      	str	r3, [r7, #0]
 8003f94:	4613      	mov	r3, r2
 8003f96:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8003f98:	88fb      	ldrh	r3, [r7, #6]
 8003f9a:	009b      	lsls	r3, r3, #2
 8003f9c:	4618      	mov	r0, r3
 8003f9e:	f001 fd7d 	bl	8005a9c <pvPortMalloc>
 8003fa2:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8003fa4:	697b      	ldr	r3, [r7, #20]
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d00e      	beq.n	8003fc8 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8003faa:	20a8      	movs	r0, #168	@ 0xa8
 8003fac:	f001 fd76 	bl	8005a9c <pvPortMalloc>
 8003fb0:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8003fb2:	69fb      	ldr	r3, [r7, #28]
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d003      	beq.n	8003fc0 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8003fb8:	69fb      	ldr	r3, [r7, #28]
 8003fba:	697a      	ldr	r2, [r7, #20]
 8003fbc:	631a      	str	r2, [r3, #48]	@ 0x30
 8003fbe:	e005      	b.n	8003fcc <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8003fc0:	6978      	ldr	r0, [r7, #20]
 8003fc2:	f001 fe39 	bl	8005c38 <vPortFree>
 8003fc6:	e001      	b.n	8003fcc <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8003fc8:	2300      	movs	r3, #0
 8003fca:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8003fcc:	69fb      	ldr	r3, [r7, #28]
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d017      	beq.n	8004002 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8003fd2:	69fb      	ldr	r3, [r7, #28]
 8003fd4:	2200      	movs	r2, #0
 8003fd6:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003fda:	88fa      	ldrh	r2, [r7, #6]
 8003fdc:	2300      	movs	r3, #0
 8003fde:	9303      	str	r3, [sp, #12]
 8003fe0:	69fb      	ldr	r3, [r7, #28]
 8003fe2:	9302      	str	r3, [sp, #8]
 8003fe4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003fe6:	9301      	str	r3, [sp, #4]
 8003fe8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fea:	9300      	str	r3, [sp, #0]
 8003fec:	683b      	ldr	r3, [r7, #0]
 8003fee:	68b9      	ldr	r1, [r7, #8]
 8003ff0:	68f8      	ldr	r0, [r7, #12]
 8003ff2:	f000 f80f 	bl	8004014 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003ff6:	69f8      	ldr	r0, [r7, #28]
 8003ff8:	f000 f8b4 	bl	8004164 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003ffc:	2301      	movs	r3, #1
 8003ffe:	61bb      	str	r3, [r7, #24]
 8004000:	e002      	b.n	8004008 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004002:	f04f 33ff 	mov.w	r3, #4294967295
 8004006:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004008:	69bb      	ldr	r3, [r7, #24]
	}
 800400a:	4618      	mov	r0, r3
 800400c:	3720      	adds	r7, #32
 800400e:	46bd      	mov	sp, r7
 8004010:	bd80      	pop	{r7, pc}
	...

08004014 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004014:	b580      	push	{r7, lr}
 8004016:	b088      	sub	sp, #32
 8004018:	af00      	add	r7, sp, #0
 800401a:	60f8      	str	r0, [r7, #12]
 800401c:	60b9      	str	r1, [r7, #8]
 800401e:	607a      	str	r2, [r7, #4]
 8004020:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8004022:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004024:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	009b      	lsls	r3, r3, #2
 800402a:	461a      	mov	r2, r3
 800402c:	21a5      	movs	r1, #165	@ 0xa5
 800402e:	f002 f83a 	bl	80060a6 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004032:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004034:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800403c:	3b01      	subs	r3, #1
 800403e:	009b      	lsls	r3, r3, #2
 8004040:	4413      	add	r3, r2
 8004042:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004044:	69bb      	ldr	r3, [r7, #24]
 8004046:	f023 0307 	bic.w	r3, r3, #7
 800404a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800404c:	69bb      	ldr	r3, [r7, #24]
 800404e:	f003 0307 	and.w	r3, r3, #7
 8004052:	2b00      	cmp	r3, #0
 8004054:	d00b      	beq.n	800406e <prvInitialiseNewTask+0x5a>
	__asm volatile
 8004056:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800405a:	f383 8811 	msr	BASEPRI, r3
 800405e:	f3bf 8f6f 	isb	sy
 8004062:	f3bf 8f4f 	dsb	sy
 8004066:	617b      	str	r3, [r7, #20]
}
 8004068:	bf00      	nop
 800406a:	bf00      	nop
 800406c:	e7fd      	b.n	800406a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800406e:	68bb      	ldr	r3, [r7, #8]
 8004070:	2b00      	cmp	r3, #0
 8004072:	d01f      	beq.n	80040b4 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004074:	2300      	movs	r3, #0
 8004076:	61fb      	str	r3, [r7, #28]
 8004078:	e012      	b.n	80040a0 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800407a:	68ba      	ldr	r2, [r7, #8]
 800407c:	69fb      	ldr	r3, [r7, #28]
 800407e:	4413      	add	r3, r2
 8004080:	7819      	ldrb	r1, [r3, #0]
 8004082:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004084:	69fb      	ldr	r3, [r7, #28]
 8004086:	4413      	add	r3, r2
 8004088:	3334      	adds	r3, #52	@ 0x34
 800408a:	460a      	mov	r2, r1
 800408c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800408e:	68ba      	ldr	r2, [r7, #8]
 8004090:	69fb      	ldr	r3, [r7, #28]
 8004092:	4413      	add	r3, r2
 8004094:	781b      	ldrb	r3, [r3, #0]
 8004096:	2b00      	cmp	r3, #0
 8004098:	d006      	beq.n	80040a8 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800409a:	69fb      	ldr	r3, [r7, #28]
 800409c:	3301      	adds	r3, #1
 800409e:	61fb      	str	r3, [r7, #28]
 80040a0:	69fb      	ldr	r3, [r7, #28]
 80040a2:	2b0f      	cmp	r3, #15
 80040a4:	d9e9      	bls.n	800407a <prvInitialiseNewTask+0x66>
 80040a6:	e000      	b.n	80040aa <prvInitialiseNewTask+0x96>
			{
				break;
 80040a8:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80040aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040ac:	2200      	movs	r2, #0
 80040ae:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80040b2:	e003      	b.n	80040bc <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80040b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040b6:	2200      	movs	r2, #0
 80040b8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80040bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040be:	2b37      	cmp	r3, #55	@ 0x37
 80040c0:	d901      	bls.n	80040c6 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80040c2:	2337      	movs	r3, #55	@ 0x37
 80040c4:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80040c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040c8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80040ca:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80040cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040ce:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80040d0:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80040d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040d4:	2200      	movs	r2, #0
 80040d6:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80040d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040da:	3304      	adds	r3, #4
 80040dc:	4618      	mov	r0, r3
 80040de:	f7fe ff45 	bl	8002f6c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80040e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040e4:	3318      	adds	r3, #24
 80040e6:	4618      	mov	r0, r3
 80040e8:	f7fe ff40 	bl	8002f6c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80040ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040ee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80040f0:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80040f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040f4:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80040f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040fa:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80040fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040fe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004100:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004102:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004104:	2200      	movs	r2, #0
 8004106:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800410a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800410c:	2200      	movs	r2, #0
 800410e:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8004112:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004114:	3354      	adds	r3, #84	@ 0x54
 8004116:	224c      	movs	r2, #76	@ 0x4c
 8004118:	2100      	movs	r1, #0
 800411a:	4618      	mov	r0, r3
 800411c:	f001 ffc3 	bl	80060a6 <memset>
 8004120:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004122:	4a0d      	ldr	r2, [pc, #52]	@ (8004158 <prvInitialiseNewTask+0x144>)
 8004124:	659a      	str	r2, [r3, #88]	@ 0x58
 8004126:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004128:	4a0c      	ldr	r2, [pc, #48]	@ (800415c <prvInitialiseNewTask+0x148>)
 800412a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800412c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800412e:	4a0c      	ldr	r2, [pc, #48]	@ (8004160 <prvInitialiseNewTask+0x14c>)
 8004130:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004132:	683a      	ldr	r2, [r7, #0]
 8004134:	68f9      	ldr	r1, [r7, #12]
 8004136:	69b8      	ldr	r0, [r7, #24]
 8004138:	f001 fa5a 	bl	80055f0 <pxPortInitialiseStack>
 800413c:	4602      	mov	r2, r0
 800413e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004140:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8004142:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004144:	2b00      	cmp	r3, #0
 8004146:	d002      	beq.n	800414e <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004148:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800414a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800414c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800414e:	bf00      	nop
 8004150:	3720      	adds	r7, #32
 8004152:	46bd      	mov	sp, r7
 8004154:	bd80      	pop	{r7, pc}
 8004156:	bf00      	nop
 8004158:	20004b18 	.word	0x20004b18
 800415c:	20004b80 	.word	0x20004b80
 8004160:	20004be8 	.word	0x20004be8

08004164 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004164:	b580      	push	{r7, lr}
 8004166:	b082      	sub	sp, #8
 8004168:	af00      	add	r7, sp, #0
 800416a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800416c:	f001 fb74 	bl	8005858 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004170:	4b2d      	ldr	r3, [pc, #180]	@ (8004228 <prvAddNewTaskToReadyList+0xc4>)
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	3301      	adds	r3, #1
 8004176:	4a2c      	ldr	r2, [pc, #176]	@ (8004228 <prvAddNewTaskToReadyList+0xc4>)
 8004178:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800417a:	4b2c      	ldr	r3, [pc, #176]	@ (800422c <prvAddNewTaskToReadyList+0xc8>)
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	2b00      	cmp	r3, #0
 8004180:	d109      	bne.n	8004196 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004182:	4a2a      	ldr	r2, [pc, #168]	@ (800422c <prvAddNewTaskToReadyList+0xc8>)
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004188:	4b27      	ldr	r3, [pc, #156]	@ (8004228 <prvAddNewTaskToReadyList+0xc4>)
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	2b01      	cmp	r3, #1
 800418e:	d110      	bne.n	80041b2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004190:	f000 fc2e 	bl	80049f0 <prvInitialiseTaskLists>
 8004194:	e00d      	b.n	80041b2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8004196:	4b26      	ldr	r3, [pc, #152]	@ (8004230 <prvAddNewTaskToReadyList+0xcc>)
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	2b00      	cmp	r3, #0
 800419c:	d109      	bne.n	80041b2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800419e:	4b23      	ldr	r3, [pc, #140]	@ (800422c <prvAddNewTaskToReadyList+0xc8>)
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041a8:	429a      	cmp	r2, r3
 80041aa:	d802      	bhi.n	80041b2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80041ac:	4a1f      	ldr	r2, [pc, #124]	@ (800422c <prvAddNewTaskToReadyList+0xc8>)
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80041b2:	4b20      	ldr	r3, [pc, #128]	@ (8004234 <prvAddNewTaskToReadyList+0xd0>)
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	3301      	adds	r3, #1
 80041b8:	4a1e      	ldr	r2, [pc, #120]	@ (8004234 <prvAddNewTaskToReadyList+0xd0>)
 80041ba:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80041bc:	4b1d      	ldr	r3, [pc, #116]	@ (8004234 <prvAddNewTaskToReadyList+0xd0>)
 80041be:	681a      	ldr	r2, [r3, #0]
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80041c8:	4b1b      	ldr	r3, [pc, #108]	@ (8004238 <prvAddNewTaskToReadyList+0xd4>)
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	429a      	cmp	r2, r3
 80041ce:	d903      	bls.n	80041d8 <prvAddNewTaskToReadyList+0x74>
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041d4:	4a18      	ldr	r2, [pc, #96]	@ (8004238 <prvAddNewTaskToReadyList+0xd4>)
 80041d6:	6013      	str	r3, [r2, #0]
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80041dc:	4613      	mov	r3, r2
 80041de:	009b      	lsls	r3, r3, #2
 80041e0:	4413      	add	r3, r2
 80041e2:	009b      	lsls	r3, r3, #2
 80041e4:	4a15      	ldr	r2, [pc, #84]	@ (800423c <prvAddNewTaskToReadyList+0xd8>)
 80041e6:	441a      	add	r2, r3
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	3304      	adds	r3, #4
 80041ec:	4619      	mov	r1, r3
 80041ee:	4610      	mov	r0, r2
 80041f0:	f7fe fec9 	bl	8002f86 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80041f4:	f001 fb62 	bl	80058bc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80041f8:	4b0d      	ldr	r3, [pc, #52]	@ (8004230 <prvAddNewTaskToReadyList+0xcc>)
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d00e      	beq.n	800421e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004200:	4b0a      	ldr	r3, [pc, #40]	@ (800422c <prvAddNewTaskToReadyList+0xc8>)
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800420a:	429a      	cmp	r2, r3
 800420c:	d207      	bcs.n	800421e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800420e:	4b0c      	ldr	r3, [pc, #48]	@ (8004240 <prvAddNewTaskToReadyList+0xdc>)
 8004210:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004214:	601a      	str	r2, [r3, #0]
 8004216:	f3bf 8f4f 	dsb	sy
 800421a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800421e:	bf00      	nop
 8004220:	3708      	adds	r7, #8
 8004222:	46bd      	mov	sp, r7
 8004224:	bd80      	pop	{r7, pc}
 8004226:	bf00      	nop
 8004228:	20000d98 	.word	0x20000d98
 800422c:	200008c4 	.word	0x200008c4
 8004230:	20000da4 	.word	0x20000da4
 8004234:	20000db4 	.word	0x20000db4
 8004238:	20000da0 	.word	0x20000da0
 800423c:	200008c8 	.word	0x200008c8
 8004240:	e000ed04 	.word	0xe000ed04

08004244 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8004244:	b580      	push	{r7, lr}
 8004246:	b084      	sub	sp, #16
 8004248:	af00      	add	r7, sp, #0
 800424a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800424c:	2300      	movs	r3, #0
 800424e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	2b00      	cmp	r3, #0
 8004254:	d018      	beq.n	8004288 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8004256:	4b14      	ldr	r3, [pc, #80]	@ (80042a8 <vTaskDelay+0x64>)
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	2b00      	cmp	r3, #0
 800425c:	d00b      	beq.n	8004276 <vTaskDelay+0x32>
	__asm volatile
 800425e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004262:	f383 8811 	msr	BASEPRI, r3
 8004266:	f3bf 8f6f 	isb	sy
 800426a:	f3bf 8f4f 	dsb	sy
 800426e:	60bb      	str	r3, [r7, #8]
}
 8004270:	bf00      	nop
 8004272:	bf00      	nop
 8004274:	e7fd      	b.n	8004272 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8004276:	f000 f88b 	bl	8004390 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800427a:	2100      	movs	r1, #0
 800427c:	6878      	ldr	r0, [r7, #4]
 800427e:	f000 fe09 	bl	8004e94 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8004282:	f000 f893 	bl	80043ac <xTaskResumeAll>
 8004286:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	2b00      	cmp	r3, #0
 800428c:	d107      	bne.n	800429e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800428e:	4b07      	ldr	r3, [pc, #28]	@ (80042ac <vTaskDelay+0x68>)
 8004290:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004294:	601a      	str	r2, [r3, #0]
 8004296:	f3bf 8f4f 	dsb	sy
 800429a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800429e:	bf00      	nop
 80042a0:	3710      	adds	r7, #16
 80042a2:	46bd      	mov	sp, r7
 80042a4:	bd80      	pop	{r7, pc}
 80042a6:	bf00      	nop
 80042a8:	20000dc0 	.word	0x20000dc0
 80042ac:	e000ed04 	.word	0xe000ed04

080042b0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80042b0:	b580      	push	{r7, lr}
 80042b2:	b08a      	sub	sp, #40	@ 0x28
 80042b4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80042b6:	2300      	movs	r3, #0
 80042b8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80042ba:	2300      	movs	r3, #0
 80042bc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80042be:	463a      	mov	r2, r7
 80042c0:	1d39      	adds	r1, r7, #4
 80042c2:	f107 0308 	add.w	r3, r7, #8
 80042c6:	4618      	mov	r0, r3
 80042c8:	f7fe fdfc 	bl	8002ec4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80042cc:	6839      	ldr	r1, [r7, #0]
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	68ba      	ldr	r2, [r7, #8]
 80042d2:	9202      	str	r2, [sp, #8]
 80042d4:	9301      	str	r3, [sp, #4]
 80042d6:	2300      	movs	r3, #0
 80042d8:	9300      	str	r3, [sp, #0]
 80042da:	2300      	movs	r3, #0
 80042dc:	460a      	mov	r2, r1
 80042de:	4924      	ldr	r1, [pc, #144]	@ (8004370 <vTaskStartScheduler+0xc0>)
 80042e0:	4824      	ldr	r0, [pc, #144]	@ (8004374 <vTaskStartScheduler+0xc4>)
 80042e2:	f7ff fdf1 	bl	8003ec8 <xTaskCreateStatic>
 80042e6:	4603      	mov	r3, r0
 80042e8:	4a23      	ldr	r2, [pc, #140]	@ (8004378 <vTaskStartScheduler+0xc8>)
 80042ea:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80042ec:	4b22      	ldr	r3, [pc, #136]	@ (8004378 <vTaskStartScheduler+0xc8>)
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d002      	beq.n	80042fa <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80042f4:	2301      	movs	r3, #1
 80042f6:	617b      	str	r3, [r7, #20]
 80042f8:	e001      	b.n	80042fe <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80042fa:	2300      	movs	r3, #0
 80042fc:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80042fe:	697b      	ldr	r3, [r7, #20]
 8004300:	2b01      	cmp	r3, #1
 8004302:	d102      	bne.n	800430a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8004304:	f000 fe1a 	bl	8004f3c <xTimerCreateTimerTask>
 8004308:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800430a:	697b      	ldr	r3, [r7, #20]
 800430c:	2b01      	cmp	r3, #1
 800430e:	d11b      	bne.n	8004348 <vTaskStartScheduler+0x98>
	__asm volatile
 8004310:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004314:	f383 8811 	msr	BASEPRI, r3
 8004318:	f3bf 8f6f 	isb	sy
 800431c:	f3bf 8f4f 	dsb	sy
 8004320:	613b      	str	r3, [r7, #16]
}
 8004322:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004324:	4b15      	ldr	r3, [pc, #84]	@ (800437c <vTaskStartScheduler+0xcc>)
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	3354      	adds	r3, #84	@ 0x54
 800432a:	4a15      	ldr	r2, [pc, #84]	@ (8004380 <vTaskStartScheduler+0xd0>)
 800432c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800432e:	4b15      	ldr	r3, [pc, #84]	@ (8004384 <vTaskStartScheduler+0xd4>)
 8004330:	f04f 32ff 	mov.w	r2, #4294967295
 8004334:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8004336:	4b14      	ldr	r3, [pc, #80]	@ (8004388 <vTaskStartScheduler+0xd8>)
 8004338:	2201      	movs	r2, #1
 800433a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800433c:	4b13      	ldr	r3, [pc, #76]	@ (800438c <vTaskStartScheduler+0xdc>)
 800433e:	2200      	movs	r2, #0
 8004340:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8004342:	f001 f9e5 	bl	8005710 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8004346:	e00f      	b.n	8004368 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004348:	697b      	ldr	r3, [r7, #20]
 800434a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800434e:	d10b      	bne.n	8004368 <vTaskStartScheduler+0xb8>
	__asm volatile
 8004350:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004354:	f383 8811 	msr	BASEPRI, r3
 8004358:	f3bf 8f6f 	isb	sy
 800435c:	f3bf 8f4f 	dsb	sy
 8004360:	60fb      	str	r3, [r7, #12]
}
 8004362:	bf00      	nop
 8004364:	bf00      	nop
 8004366:	e7fd      	b.n	8004364 <vTaskStartScheduler+0xb4>
}
 8004368:	bf00      	nop
 800436a:	3718      	adds	r7, #24
 800436c:	46bd      	mov	sp, r7
 800436e:	bd80      	pop	{r7, pc}
 8004370:	08006f38 	.word	0x08006f38
 8004374:	080049c1 	.word	0x080049c1
 8004378:	20000dbc 	.word	0x20000dbc
 800437c:	200008c4 	.word	0x200008c4
 8004380:	2000001c 	.word	0x2000001c
 8004384:	20000db8 	.word	0x20000db8
 8004388:	20000da4 	.word	0x20000da4
 800438c:	20000d9c 	.word	0x20000d9c

08004390 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004390:	b480      	push	{r7}
 8004392:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8004394:	4b04      	ldr	r3, [pc, #16]	@ (80043a8 <vTaskSuspendAll+0x18>)
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	3301      	adds	r3, #1
 800439a:	4a03      	ldr	r2, [pc, #12]	@ (80043a8 <vTaskSuspendAll+0x18>)
 800439c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800439e:	bf00      	nop
 80043a0:	46bd      	mov	sp, r7
 80043a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a6:	4770      	bx	lr
 80043a8:	20000dc0 	.word	0x20000dc0

080043ac <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80043ac:	b580      	push	{r7, lr}
 80043ae:	b084      	sub	sp, #16
 80043b0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80043b2:	2300      	movs	r3, #0
 80043b4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80043b6:	2300      	movs	r3, #0
 80043b8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80043ba:	4b42      	ldr	r3, [pc, #264]	@ (80044c4 <xTaskResumeAll+0x118>)
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d10b      	bne.n	80043da <xTaskResumeAll+0x2e>
	__asm volatile
 80043c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80043c6:	f383 8811 	msr	BASEPRI, r3
 80043ca:	f3bf 8f6f 	isb	sy
 80043ce:	f3bf 8f4f 	dsb	sy
 80043d2:	603b      	str	r3, [r7, #0]
}
 80043d4:	bf00      	nop
 80043d6:	bf00      	nop
 80043d8:	e7fd      	b.n	80043d6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80043da:	f001 fa3d 	bl	8005858 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80043de:	4b39      	ldr	r3, [pc, #228]	@ (80044c4 <xTaskResumeAll+0x118>)
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	3b01      	subs	r3, #1
 80043e4:	4a37      	ldr	r2, [pc, #220]	@ (80044c4 <xTaskResumeAll+0x118>)
 80043e6:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80043e8:	4b36      	ldr	r3, [pc, #216]	@ (80044c4 <xTaskResumeAll+0x118>)
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d162      	bne.n	80044b6 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80043f0:	4b35      	ldr	r3, [pc, #212]	@ (80044c8 <xTaskResumeAll+0x11c>)
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d05e      	beq.n	80044b6 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80043f8:	e02f      	b.n	800445a <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80043fa:	4b34      	ldr	r3, [pc, #208]	@ (80044cc <xTaskResumeAll+0x120>)
 80043fc:	68db      	ldr	r3, [r3, #12]
 80043fe:	68db      	ldr	r3, [r3, #12]
 8004400:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	3318      	adds	r3, #24
 8004406:	4618      	mov	r0, r3
 8004408:	f7fe fe1a 	bl	8003040 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	3304      	adds	r3, #4
 8004410:	4618      	mov	r0, r3
 8004412:	f7fe fe15 	bl	8003040 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800441a:	4b2d      	ldr	r3, [pc, #180]	@ (80044d0 <xTaskResumeAll+0x124>)
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	429a      	cmp	r2, r3
 8004420:	d903      	bls.n	800442a <xTaskResumeAll+0x7e>
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004426:	4a2a      	ldr	r2, [pc, #168]	@ (80044d0 <xTaskResumeAll+0x124>)
 8004428:	6013      	str	r3, [r2, #0]
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800442e:	4613      	mov	r3, r2
 8004430:	009b      	lsls	r3, r3, #2
 8004432:	4413      	add	r3, r2
 8004434:	009b      	lsls	r3, r3, #2
 8004436:	4a27      	ldr	r2, [pc, #156]	@ (80044d4 <xTaskResumeAll+0x128>)
 8004438:	441a      	add	r2, r3
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	3304      	adds	r3, #4
 800443e:	4619      	mov	r1, r3
 8004440:	4610      	mov	r0, r2
 8004442:	f7fe fda0 	bl	8002f86 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800444a:	4b23      	ldr	r3, [pc, #140]	@ (80044d8 <xTaskResumeAll+0x12c>)
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004450:	429a      	cmp	r2, r3
 8004452:	d302      	bcc.n	800445a <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8004454:	4b21      	ldr	r3, [pc, #132]	@ (80044dc <xTaskResumeAll+0x130>)
 8004456:	2201      	movs	r2, #1
 8004458:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800445a:	4b1c      	ldr	r3, [pc, #112]	@ (80044cc <xTaskResumeAll+0x120>)
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	2b00      	cmp	r3, #0
 8004460:	d1cb      	bne.n	80043fa <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	2b00      	cmp	r3, #0
 8004466:	d001      	beq.n	800446c <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8004468:	f000 fb66 	bl	8004b38 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800446c:	4b1c      	ldr	r3, [pc, #112]	@ (80044e0 <xTaskResumeAll+0x134>)
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	2b00      	cmp	r3, #0
 8004476:	d010      	beq.n	800449a <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8004478:	f000 f846 	bl	8004508 <xTaskIncrementTick>
 800447c:	4603      	mov	r3, r0
 800447e:	2b00      	cmp	r3, #0
 8004480:	d002      	beq.n	8004488 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8004482:	4b16      	ldr	r3, [pc, #88]	@ (80044dc <xTaskResumeAll+0x130>)
 8004484:	2201      	movs	r2, #1
 8004486:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	3b01      	subs	r3, #1
 800448c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	2b00      	cmp	r3, #0
 8004492:	d1f1      	bne.n	8004478 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8004494:	4b12      	ldr	r3, [pc, #72]	@ (80044e0 <xTaskResumeAll+0x134>)
 8004496:	2200      	movs	r2, #0
 8004498:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800449a:	4b10      	ldr	r3, [pc, #64]	@ (80044dc <xTaskResumeAll+0x130>)
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d009      	beq.n	80044b6 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80044a2:	2301      	movs	r3, #1
 80044a4:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80044a6:	4b0f      	ldr	r3, [pc, #60]	@ (80044e4 <xTaskResumeAll+0x138>)
 80044a8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80044ac:	601a      	str	r2, [r3, #0]
 80044ae:	f3bf 8f4f 	dsb	sy
 80044b2:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80044b6:	f001 fa01 	bl	80058bc <vPortExitCritical>

	return xAlreadyYielded;
 80044ba:	68bb      	ldr	r3, [r7, #8]
}
 80044bc:	4618      	mov	r0, r3
 80044be:	3710      	adds	r7, #16
 80044c0:	46bd      	mov	sp, r7
 80044c2:	bd80      	pop	{r7, pc}
 80044c4:	20000dc0 	.word	0x20000dc0
 80044c8:	20000d98 	.word	0x20000d98
 80044cc:	20000d58 	.word	0x20000d58
 80044d0:	20000da0 	.word	0x20000da0
 80044d4:	200008c8 	.word	0x200008c8
 80044d8:	200008c4 	.word	0x200008c4
 80044dc:	20000dac 	.word	0x20000dac
 80044e0:	20000da8 	.word	0x20000da8
 80044e4:	e000ed04 	.word	0xe000ed04

080044e8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80044e8:	b480      	push	{r7}
 80044ea:	b083      	sub	sp, #12
 80044ec:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80044ee:	4b05      	ldr	r3, [pc, #20]	@ (8004504 <xTaskGetTickCount+0x1c>)
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80044f4:	687b      	ldr	r3, [r7, #4]
}
 80044f6:	4618      	mov	r0, r3
 80044f8:	370c      	adds	r7, #12
 80044fa:	46bd      	mov	sp, r7
 80044fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004500:	4770      	bx	lr
 8004502:	bf00      	nop
 8004504:	20000d9c 	.word	0x20000d9c

08004508 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004508:	b580      	push	{r7, lr}
 800450a:	b086      	sub	sp, #24
 800450c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800450e:	2300      	movs	r3, #0
 8004510:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004512:	4b4f      	ldr	r3, [pc, #316]	@ (8004650 <xTaskIncrementTick+0x148>)
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	2b00      	cmp	r3, #0
 8004518:	f040 8090 	bne.w	800463c <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800451c:	4b4d      	ldr	r3, [pc, #308]	@ (8004654 <xTaskIncrementTick+0x14c>)
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	3301      	adds	r3, #1
 8004522:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004524:	4a4b      	ldr	r2, [pc, #300]	@ (8004654 <xTaskIncrementTick+0x14c>)
 8004526:	693b      	ldr	r3, [r7, #16]
 8004528:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800452a:	693b      	ldr	r3, [r7, #16]
 800452c:	2b00      	cmp	r3, #0
 800452e:	d121      	bne.n	8004574 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8004530:	4b49      	ldr	r3, [pc, #292]	@ (8004658 <xTaskIncrementTick+0x150>)
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	2b00      	cmp	r3, #0
 8004538:	d00b      	beq.n	8004552 <xTaskIncrementTick+0x4a>
	__asm volatile
 800453a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800453e:	f383 8811 	msr	BASEPRI, r3
 8004542:	f3bf 8f6f 	isb	sy
 8004546:	f3bf 8f4f 	dsb	sy
 800454a:	603b      	str	r3, [r7, #0]
}
 800454c:	bf00      	nop
 800454e:	bf00      	nop
 8004550:	e7fd      	b.n	800454e <xTaskIncrementTick+0x46>
 8004552:	4b41      	ldr	r3, [pc, #260]	@ (8004658 <xTaskIncrementTick+0x150>)
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	60fb      	str	r3, [r7, #12]
 8004558:	4b40      	ldr	r3, [pc, #256]	@ (800465c <xTaskIncrementTick+0x154>)
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	4a3e      	ldr	r2, [pc, #248]	@ (8004658 <xTaskIncrementTick+0x150>)
 800455e:	6013      	str	r3, [r2, #0]
 8004560:	4a3e      	ldr	r2, [pc, #248]	@ (800465c <xTaskIncrementTick+0x154>)
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	6013      	str	r3, [r2, #0]
 8004566:	4b3e      	ldr	r3, [pc, #248]	@ (8004660 <xTaskIncrementTick+0x158>)
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	3301      	adds	r3, #1
 800456c:	4a3c      	ldr	r2, [pc, #240]	@ (8004660 <xTaskIncrementTick+0x158>)
 800456e:	6013      	str	r3, [r2, #0]
 8004570:	f000 fae2 	bl	8004b38 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004574:	4b3b      	ldr	r3, [pc, #236]	@ (8004664 <xTaskIncrementTick+0x15c>)
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	693a      	ldr	r2, [r7, #16]
 800457a:	429a      	cmp	r2, r3
 800457c:	d349      	bcc.n	8004612 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800457e:	4b36      	ldr	r3, [pc, #216]	@ (8004658 <xTaskIncrementTick+0x150>)
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	2b00      	cmp	r3, #0
 8004586:	d104      	bne.n	8004592 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004588:	4b36      	ldr	r3, [pc, #216]	@ (8004664 <xTaskIncrementTick+0x15c>)
 800458a:	f04f 32ff 	mov.w	r2, #4294967295
 800458e:	601a      	str	r2, [r3, #0]
					break;
 8004590:	e03f      	b.n	8004612 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004592:	4b31      	ldr	r3, [pc, #196]	@ (8004658 <xTaskIncrementTick+0x150>)
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	68db      	ldr	r3, [r3, #12]
 8004598:	68db      	ldr	r3, [r3, #12]
 800459a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800459c:	68bb      	ldr	r3, [r7, #8]
 800459e:	685b      	ldr	r3, [r3, #4]
 80045a0:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80045a2:	693a      	ldr	r2, [r7, #16]
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	429a      	cmp	r2, r3
 80045a8:	d203      	bcs.n	80045b2 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80045aa:	4a2e      	ldr	r2, [pc, #184]	@ (8004664 <xTaskIncrementTick+0x15c>)
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80045b0:	e02f      	b.n	8004612 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80045b2:	68bb      	ldr	r3, [r7, #8]
 80045b4:	3304      	adds	r3, #4
 80045b6:	4618      	mov	r0, r3
 80045b8:	f7fe fd42 	bl	8003040 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80045bc:	68bb      	ldr	r3, [r7, #8]
 80045be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d004      	beq.n	80045ce <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80045c4:	68bb      	ldr	r3, [r7, #8]
 80045c6:	3318      	adds	r3, #24
 80045c8:	4618      	mov	r0, r3
 80045ca:	f7fe fd39 	bl	8003040 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80045ce:	68bb      	ldr	r3, [r7, #8]
 80045d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80045d2:	4b25      	ldr	r3, [pc, #148]	@ (8004668 <xTaskIncrementTick+0x160>)
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	429a      	cmp	r2, r3
 80045d8:	d903      	bls.n	80045e2 <xTaskIncrementTick+0xda>
 80045da:	68bb      	ldr	r3, [r7, #8]
 80045dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045de:	4a22      	ldr	r2, [pc, #136]	@ (8004668 <xTaskIncrementTick+0x160>)
 80045e0:	6013      	str	r3, [r2, #0]
 80045e2:	68bb      	ldr	r3, [r7, #8]
 80045e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80045e6:	4613      	mov	r3, r2
 80045e8:	009b      	lsls	r3, r3, #2
 80045ea:	4413      	add	r3, r2
 80045ec:	009b      	lsls	r3, r3, #2
 80045ee:	4a1f      	ldr	r2, [pc, #124]	@ (800466c <xTaskIncrementTick+0x164>)
 80045f0:	441a      	add	r2, r3
 80045f2:	68bb      	ldr	r3, [r7, #8]
 80045f4:	3304      	adds	r3, #4
 80045f6:	4619      	mov	r1, r3
 80045f8:	4610      	mov	r0, r2
 80045fa:	f7fe fcc4 	bl	8002f86 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80045fe:	68bb      	ldr	r3, [r7, #8]
 8004600:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004602:	4b1b      	ldr	r3, [pc, #108]	@ (8004670 <xTaskIncrementTick+0x168>)
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004608:	429a      	cmp	r2, r3
 800460a:	d3b8      	bcc.n	800457e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800460c:	2301      	movs	r3, #1
 800460e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004610:	e7b5      	b.n	800457e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004612:	4b17      	ldr	r3, [pc, #92]	@ (8004670 <xTaskIncrementTick+0x168>)
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004618:	4914      	ldr	r1, [pc, #80]	@ (800466c <xTaskIncrementTick+0x164>)
 800461a:	4613      	mov	r3, r2
 800461c:	009b      	lsls	r3, r3, #2
 800461e:	4413      	add	r3, r2
 8004620:	009b      	lsls	r3, r3, #2
 8004622:	440b      	add	r3, r1
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	2b01      	cmp	r3, #1
 8004628:	d901      	bls.n	800462e <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800462a:	2301      	movs	r3, #1
 800462c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800462e:	4b11      	ldr	r3, [pc, #68]	@ (8004674 <xTaskIncrementTick+0x16c>)
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	2b00      	cmp	r3, #0
 8004634:	d007      	beq.n	8004646 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8004636:	2301      	movs	r3, #1
 8004638:	617b      	str	r3, [r7, #20]
 800463a:	e004      	b.n	8004646 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800463c:	4b0e      	ldr	r3, [pc, #56]	@ (8004678 <xTaskIncrementTick+0x170>)
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	3301      	adds	r3, #1
 8004642:	4a0d      	ldr	r2, [pc, #52]	@ (8004678 <xTaskIncrementTick+0x170>)
 8004644:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8004646:	697b      	ldr	r3, [r7, #20]
}
 8004648:	4618      	mov	r0, r3
 800464a:	3718      	adds	r7, #24
 800464c:	46bd      	mov	sp, r7
 800464e:	bd80      	pop	{r7, pc}
 8004650:	20000dc0 	.word	0x20000dc0
 8004654:	20000d9c 	.word	0x20000d9c
 8004658:	20000d50 	.word	0x20000d50
 800465c:	20000d54 	.word	0x20000d54
 8004660:	20000db0 	.word	0x20000db0
 8004664:	20000db8 	.word	0x20000db8
 8004668:	20000da0 	.word	0x20000da0
 800466c:	200008c8 	.word	0x200008c8
 8004670:	200008c4 	.word	0x200008c4
 8004674:	20000dac 	.word	0x20000dac
 8004678:	20000da8 	.word	0x20000da8

0800467c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800467c:	b480      	push	{r7}
 800467e:	b085      	sub	sp, #20
 8004680:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004682:	4b2b      	ldr	r3, [pc, #172]	@ (8004730 <vTaskSwitchContext+0xb4>)
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	2b00      	cmp	r3, #0
 8004688:	d003      	beq.n	8004692 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800468a:	4b2a      	ldr	r3, [pc, #168]	@ (8004734 <vTaskSwitchContext+0xb8>)
 800468c:	2201      	movs	r2, #1
 800468e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8004690:	e047      	b.n	8004722 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8004692:	4b28      	ldr	r3, [pc, #160]	@ (8004734 <vTaskSwitchContext+0xb8>)
 8004694:	2200      	movs	r2, #0
 8004696:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004698:	4b27      	ldr	r3, [pc, #156]	@ (8004738 <vTaskSwitchContext+0xbc>)
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	60fb      	str	r3, [r7, #12]
 800469e:	e011      	b.n	80046c4 <vTaskSwitchContext+0x48>
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d10b      	bne.n	80046be <vTaskSwitchContext+0x42>
	__asm volatile
 80046a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80046aa:	f383 8811 	msr	BASEPRI, r3
 80046ae:	f3bf 8f6f 	isb	sy
 80046b2:	f3bf 8f4f 	dsb	sy
 80046b6:	607b      	str	r3, [r7, #4]
}
 80046b8:	bf00      	nop
 80046ba:	bf00      	nop
 80046bc:	e7fd      	b.n	80046ba <vTaskSwitchContext+0x3e>
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	3b01      	subs	r3, #1
 80046c2:	60fb      	str	r3, [r7, #12]
 80046c4:	491d      	ldr	r1, [pc, #116]	@ (800473c <vTaskSwitchContext+0xc0>)
 80046c6:	68fa      	ldr	r2, [r7, #12]
 80046c8:	4613      	mov	r3, r2
 80046ca:	009b      	lsls	r3, r3, #2
 80046cc:	4413      	add	r3, r2
 80046ce:	009b      	lsls	r3, r3, #2
 80046d0:	440b      	add	r3, r1
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d0e3      	beq.n	80046a0 <vTaskSwitchContext+0x24>
 80046d8:	68fa      	ldr	r2, [r7, #12]
 80046da:	4613      	mov	r3, r2
 80046dc:	009b      	lsls	r3, r3, #2
 80046de:	4413      	add	r3, r2
 80046e0:	009b      	lsls	r3, r3, #2
 80046e2:	4a16      	ldr	r2, [pc, #88]	@ (800473c <vTaskSwitchContext+0xc0>)
 80046e4:	4413      	add	r3, r2
 80046e6:	60bb      	str	r3, [r7, #8]
 80046e8:	68bb      	ldr	r3, [r7, #8]
 80046ea:	685b      	ldr	r3, [r3, #4]
 80046ec:	685a      	ldr	r2, [r3, #4]
 80046ee:	68bb      	ldr	r3, [r7, #8]
 80046f0:	605a      	str	r2, [r3, #4]
 80046f2:	68bb      	ldr	r3, [r7, #8]
 80046f4:	685a      	ldr	r2, [r3, #4]
 80046f6:	68bb      	ldr	r3, [r7, #8]
 80046f8:	3308      	adds	r3, #8
 80046fa:	429a      	cmp	r2, r3
 80046fc:	d104      	bne.n	8004708 <vTaskSwitchContext+0x8c>
 80046fe:	68bb      	ldr	r3, [r7, #8]
 8004700:	685b      	ldr	r3, [r3, #4]
 8004702:	685a      	ldr	r2, [r3, #4]
 8004704:	68bb      	ldr	r3, [r7, #8]
 8004706:	605a      	str	r2, [r3, #4]
 8004708:	68bb      	ldr	r3, [r7, #8]
 800470a:	685b      	ldr	r3, [r3, #4]
 800470c:	68db      	ldr	r3, [r3, #12]
 800470e:	4a0c      	ldr	r2, [pc, #48]	@ (8004740 <vTaskSwitchContext+0xc4>)
 8004710:	6013      	str	r3, [r2, #0]
 8004712:	4a09      	ldr	r2, [pc, #36]	@ (8004738 <vTaskSwitchContext+0xbc>)
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004718:	4b09      	ldr	r3, [pc, #36]	@ (8004740 <vTaskSwitchContext+0xc4>)
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	3354      	adds	r3, #84	@ 0x54
 800471e:	4a09      	ldr	r2, [pc, #36]	@ (8004744 <vTaskSwitchContext+0xc8>)
 8004720:	6013      	str	r3, [r2, #0]
}
 8004722:	bf00      	nop
 8004724:	3714      	adds	r7, #20
 8004726:	46bd      	mov	sp, r7
 8004728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800472c:	4770      	bx	lr
 800472e:	bf00      	nop
 8004730:	20000dc0 	.word	0x20000dc0
 8004734:	20000dac 	.word	0x20000dac
 8004738:	20000da0 	.word	0x20000da0
 800473c:	200008c8 	.word	0x200008c8
 8004740:	200008c4 	.word	0x200008c4
 8004744:	2000001c 	.word	0x2000001c

08004748 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8004748:	b580      	push	{r7, lr}
 800474a:	b084      	sub	sp, #16
 800474c:	af00      	add	r7, sp, #0
 800474e:	6078      	str	r0, [r7, #4]
 8004750:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	2b00      	cmp	r3, #0
 8004756:	d10b      	bne.n	8004770 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8004758:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800475c:	f383 8811 	msr	BASEPRI, r3
 8004760:	f3bf 8f6f 	isb	sy
 8004764:	f3bf 8f4f 	dsb	sy
 8004768:	60fb      	str	r3, [r7, #12]
}
 800476a:	bf00      	nop
 800476c:	bf00      	nop
 800476e:	e7fd      	b.n	800476c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004770:	4b07      	ldr	r3, [pc, #28]	@ (8004790 <vTaskPlaceOnEventList+0x48>)
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	3318      	adds	r3, #24
 8004776:	4619      	mov	r1, r3
 8004778:	6878      	ldr	r0, [r7, #4]
 800477a:	f7fe fc28 	bl	8002fce <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800477e:	2101      	movs	r1, #1
 8004780:	6838      	ldr	r0, [r7, #0]
 8004782:	f000 fb87 	bl	8004e94 <prvAddCurrentTaskToDelayedList>
}
 8004786:	bf00      	nop
 8004788:	3710      	adds	r7, #16
 800478a:	46bd      	mov	sp, r7
 800478c:	bd80      	pop	{r7, pc}
 800478e:	bf00      	nop
 8004790:	200008c4 	.word	0x200008c4

08004794 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004794:	b580      	push	{r7, lr}
 8004796:	b086      	sub	sp, #24
 8004798:	af00      	add	r7, sp, #0
 800479a:	60f8      	str	r0, [r7, #12]
 800479c:	60b9      	str	r1, [r7, #8]
 800479e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d10b      	bne.n	80047be <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 80047a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047aa:	f383 8811 	msr	BASEPRI, r3
 80047ae:	f3bf 8f6f 	isb	sy
 80047b2:	f3bf 8f4f 	dsb	sy
 80047b6:	617b      	str	r3, [r7, #20]
}
 80047b8:	bf00      	nop
 80047ba:	bf00      	nop
 80047bc:	e7fd      	b.n	80047ba <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80047be:	4b0a      	ldr	r3, [pc, #40]	@ (80047e8 <vTaskPlaceOnEventListRestricted+0x54>)
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	3318      	adds	r3, #24
 80047c4:	4619      	mov	r1, r3
 80047c6:	68f8      	ldr	r0, [r7, #12]
 80047c8:	f7fe fbdd 	bl	8002f86 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d002      	beq.n	80047d8 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 80047d2:	f04f 33ff 	mov.w	r3, #4294967295
 80047d6:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80047d8:	6879      	ldr	r1, [r7, #4]
 80047da:	68b8      	ldr	r0, [r7, #8]
 80047dc:	f000 fb5a 	bl	8004e94 <prvAddCurrentTaskToDelayedList>
	}
 80047e0:	bf00      	nop
 80047e2:	3718      	adds	r7, #24
 80047e4:	46bd      	mov	sp, r7
 80047e6:	bd80      	pop	{r7, pc}
 80047e8:	200008c4 	.word	0x200008c4

080047ec <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80047ec:	b580      	push	{r7, lr}
 80047ee:	b086      	sub	sp, #24
 80047f0:	af00      	add	r7, sp, #0
 80047f2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	68db      	ldr	r3, [r3, #12]
 80047f8:	68db      	ldr	r3, [r3, #12]
 80047fa:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80047fc:	693b      	ldr	r3, [r7, #16]
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d10b      	bne.n	800481a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8004802:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004806:	f383 8811 	msr	BASEPRI, r3
 800480a:	f3bf 8f6f 	isb	sy
 800480e:	f3bf 8f4f 	dsb	sy
 8004812:	60fb      	str	r3, [r7, #12]
}
 8004814:	bf00      	nop
 8004816:	bf00      	nop
 8004818:	e7fd      	b.n	8004816 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800481a:	693b      	ldr	r3, [r7, #16]
 800481c:	3318      	adds	r3, #24
 800481e:	4618      	mov	r0, r3
 8004820:	f7fe fc0e 	bl	8003040 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004824:	4b1d      	ldr	r3, [pc, #116]	@ (800489c <xTaskRemoveFromEventList+0xb0>)
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	2b00      	cmp	r3, #0
 800482a:	d11d      	bne.n	8004868 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800482c:	693b      	ldr	r3, [r7, #16]
 800482e:	3304      	adds	r3, #4
 8004830:	4618      	mov	r0, r3
 8004832:	f7fe fc05 	bl	8003040 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8004836:	693b      	ldr	r3, [r7, #16]
 8004838:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800483a:	4b19      	ldr	r3, [pc, #100]	@ (80048a0 <xTaskRemoveFromEventList+0xb4>)
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	429a      	cmp	r2, r3
 8004840:	d903      	bls.n	800484a <xTaskRemoveFromEventList+0x5e>
 8004842:	693b      	ldr	r3, [r7, #16]
 8004844:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004846:	4a16      	ldr	r2, [pc, #88]	@ (80048a0 <xTaskRemoveFromEventList+0xb4>)
 8004848:	6013      	str	r3, [r2, #0]
 800484a:	693b      	ldr	r3, [r7, #16]
 800484c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800484e:	4613      	mov	r3, r2
 8004850:	009b      	lsls	r3, r3, #2
 8004852:	4413      	add	r3, r2
 8004854:	009b      	lsls	r3, r3, #2
 8004856:	4a13      	ldr	r2, [pc, #76]	@ (80048a4 <xTaskRemoveFromEventList+0xb8>)
 8004858:	441a      	add	r2, r3
 800485a:	693b      	ldr	r3, [r7, #16]
 800485c:	3304      	adds	r3, #4
 800485e:	4619      	mov	r1, r3
 8004860:	4610      	mov	r0, r2
 8004862:	f7fe fb90 	bl	8002f86 <vListInsertEnd>
 8004866:	e005      	b.n	8004874 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8004868:	693b      	ldr	r3, [r7, #16]
 800486a:	3318      	adds	r3, #24
 800486c:	4619      	mov	r1, r3
 800486e:	480e      	ldr	r0, [pc, #56]	@ (80048a8 <xTaskRemoveFromEventList+0xbc>)
 8004870:	f7fe fb89 	bl	8002f86 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004874:	693b      	ldr	r3, [r7, #16]
 8004876:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004878:	4b0c      	ldr	r3, [pc, #48]	@ (80048ac <xTaskRemoveFromEventList+0xc0>)
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800487e:	429a      	cmp	r2, r3
 8004880:	d905      	bls.n	800488e <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8004882:	2301      	movs	r3, #1
 8004884:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8004886:	4b0a      	ldr	r3, [pc, #40]	@ (80048b0 <xTaskRemoveFromEventList+0xc4>)
 8004888:	2201      	movs	r2, #1
 800488a:	601a      	str	r2, [r3, #0]
 800488c:	e001      	b.n	8004892 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800488e:	2300      	movs	r3, #0
 8004890:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8004892:	697b      	ldr	r3, [r7, #20]
}
 8004894:	4618      	mov	r0, r3
 8004896:	3718      	adds	r7, #24
 8004898:	46bd      	mov	sp, r7
 800489a:	bd80      	pop	{r7, pc}
 800489c:	20000dc0 	.word	0x20000dc0
 80048a0:	20000da0 	.word	0x20000da0
 80048a4:	200008c8 	.word	0x200008c8
 80048a8:	20000d58 	.word	0x20000d58
 80048ac:	200008c4 	.word	0x200008c4
 80048b0:	20000dac 	.word	0x20000dac

080048b4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80048b4:	b480      	push	{r7}
 80048b6:	b083      	sub	sp, #12
 80048b8:	af00      	add	r7, sp, #0
 80048ba:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80048bc:	4b06      	ldr	r3, [pc, #24]	@ (80048d8 <vTaskInternalSetTimeOutState+0x24>)
 80048be:	681a      	ldr	r2, [r3, #0]
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80048c4:	4b05      	ldr	r3, [pc, #20]	@ (80048dc <vTaskInternalSetTimeOutState+0x28>)
 80048c6:	681a      	ldr	r2, [r3, #0]
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	605a      	str	r2, [r3, #4]
}
 80048cc:	bf00      	nop
 80048ce:	370c      	adds	r7, #12
 80048d0:	46bd      	mov	sp, r7
 80048d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048d6:	4770      	bx	lr
 80048d8:	20000db0 	.word	0x20000db0
 80048dc:	20000d9c 	.word	0x20000d9c

080048e0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80048e0:	b580      	push	{r7, lr}
 80048e2:	b088      	sub	sp, #32
 80048e4:	af00      	add	r7, sp, #0
 80048e6:	6078      	str	r0, [r7, #4]
 80048e8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d10b      	bne.n	8004908 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80048f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048f4:	f383 8811 	msr	BASEPRI, r3
 80048f8:	f3bf 8f6f 	isb	sy
 80048fc:	f3bf 8f4f 	dsb	sy
 8004900:	613b      	str	r3, [r7, #16]
}
 8004902:	bf00      	nop
 8004904:	bf00      	nop
 8004906:	e7fd      	b.n	8004904 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8004908:	683b      	ldr	r3, [r7, #0]
 800490a:	2b00      	cmp	r3, #0
 800490c:	d10b      	bne.n	8004926 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800490e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004912:	f383 8811 	msr	BASEPRI, r3
 8004916:	f3bf 8f6f 	isb	sy
 800491a:	f3bf 8f4f 	dsb	sy
 800491e:	60fb      	str	r3, [r7, #12]
}
 8004920:	bf00      	nop
 8004922:	bf00      	nop
 8004924:	e7fd      	b.n	8004922 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8004926:	f000 ff97 	bl	8005858 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800492a:	4b1d      	ldr	r3, [pc, #116]	@ (80049a0 <xTaskCheckForTimeOut+0xc0>)
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	685b      	ldr	r3, [r3, #4]
 8004934:	69ba      	ldr	r2, [r7, #24]
 8004936:	1ad3      	subs	r3, r2, r3
 8004938:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800493a:	683b      	ldr	r3, [r7, #0]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004942:	d102      	bne.n	800494a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8004944:	2300      	movs	r3, #0
 8004946:	61fb      	str	r3, [r7, #28]
 8004948:	e023      	b.n	8004992 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681a      	ldr	r2, [r3, #0]
 800494e:	4b15      	ldr	r3, [pc, #84]	@ (80049a4 <xTaskCheckForTimeOut+0xc4>)
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	429a      	cmp	r2, r3
 8004954:	d007      	beq.n	8004966 <xTaskCheckForTimeOut+0x86>
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	685b      	ldr	r3, [r3, #4]
 800495a:	69ba      	ldr	r2, [r7, #24]
 800495c:	429a      	cmp	r2, r3
 800495e:	d302      	bcc.n	8004966 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8004960:	2301      	movs	r3, #1
 8004962:	61fb      	str	r3, [r7, #28]
 8004964:	e015      	b.n	8004992 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8004966:	683b      	ldr	r3, [r7, #0]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	697a      	ldr	r2, [r7, #20]
 800496c:	429a      	cmp	r2, r3
 800496e:	d20b      	bcs.n	8004988 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8004970:	683b      	ldr	r3, [r7, #0]
 8004972:	681a      	ldr	r2, [r3, #0]
 8004974:	697b      	ldr	r3, [r7, #20]
 8004976:	1ad2      	subs	r2, r2, r3
 8004978:	683b      	ldr	r3, [r7, #0]
 800497a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800497c:	6878      	ldr	r0, [r7, #4]
 800497e:	f7ff ff99 	bl	80048b4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8004982:	2300      	movs	r3, #0
 8004984:	61fb      	str	r3, [r7, #28]
 8004986:	e004      	b.n	8004992 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8004988:	683b      	ldr	r3, [r7, #0]
 800498a:	2200      	movs	r2, #0
 800498c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800498e:	2301      	movs	r3, #1
 8004990:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8004992:	f000 ff93 	bl	80058bc <vPortExitCritical>

	return xReturn;
 8004996:	69fb      	ldr	r3, [r7, #28]
}
 8004998:	4618      	mov	r0, r3
 800499a:	3720      	adds	r7, #32
 800499c:	46bd      	mov	sp, r7
 800499e:	bd80      	pop	{r7, pc}
 80049a0:	20000d9c 	.word	0x20000d9c
 80049a4:	20000db0 	.word	0x20000db0

080049a8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80049a8:	b480      	push	{r7}
 80049aa:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80049ac:	4b03      	ldr	r3, [pc, #12]	@ (80049bc <vTaskMissedYield+0x14>)
 80049ae:	2201      	movs	r2, #1
 80049b0:	601a      	str	r2, [r3, #0]
}
 80049b2:	bf00      	nop
 80049b4:	46bd      	mov	sp, r7
 80049b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ba:	4770      	bx	lr
 80049bc:	20000dac 	.word	0x20000dac

080049c0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80049c0:	b580      	push	{r7, lr}
 80049c2:	b082      	sub	sp, #8
 80049c4:	af00      	add	r7, sp, #0
 80049c6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80049c8:	f000 f852 	bl	8004a70 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80049cc:	4b06      	ldr	r3, [pc, #24]	@ (80049e8 <prvIdleTask+0x28>)
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	2b01      	cmp	r3, #1
 80049d2:	d9f9      	bls.n	80049c8 <prvIdleTask+0x8>
			{
				taskYIELD();
 80049d4:	4b05      	ldr	r3, [pc, #20]	@ (80049ec <prvIdleTask+0x2c>)
 80049d6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80049da:	601a      	str	r2, [r3, #0]
 80049dc:	f3bf 8f4f 	dsb	sy
 80049e0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80049e4:	e7f0      	b.n	80049c8 <prvIdleTask+0x8>
 80049e6:	bf00      	nop
 80049e8:	200008c8 	.word	0x200008c8
 80049ec:	e000ed04 	.word	0xe000ed04

080049f0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80049f0:	b580      	push	{r7, lr}
 80049f2:	b082      	sub	sp, #8
 80049f4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80049f6:	2300      	movs	r3, #0
 80049f8:	607b      	str	r3, [r7, #4]
 80049fa:	e00c      	b.n	8004a16 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80049fc:	687a      	ldr	r2, [r7, #4]
 80049fe:	4613      	mov	r3, r2
 8004a00:	009b      	lsls	r3, r3, #2
 8004a02:	4413      	add	r3, r2
 8004a04:	009b      	lsls	r3, r3, #2
 8004a06:	4a12      	ldr	r2, [pc, #72]	@ (8004a50 <prvInitialiseTaskLists+0x60>)
 8004a08:	4413      	add	r3, r2
 8004a0a:	4618      	mov	r0, r3
 8004a0c:	f7fe fa8e 	bl	8002f2c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	3301      	adds	r3, #1
 8004a14:	607b      	str	r3, [r7, #4]
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	2b37      	cmp	r3, #55	@ 0x37
 8004a1a:	d9ef      	bls.n	80049fc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8004a1c:	480d      	ldr	r0, [pc, #52]	@ (8004a54 <prvInitialiseTaskLists+0x64>)
 8004a1e:	f7fe fa85 	bl	8002f2c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8004a22:	480d      	ldr	r0, [pc, #52]	@ (8004a58 <prvInitialiseTaskLists+0x68>)
 8004a24:	f7fe fa82 	bl	8002f2c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004a28:	480c      	ldr	r0, [pc, #48]	@ (8004a5c <prvInitialiseTaskLists+0x6c>)
 8004a2a:	f7fe fa7f 	bl	8002f2c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8004a2e:	480c      	ldr	r0, [pc, #48]	@ (8004a60 <prvInitialiseTaskLists+0x70>)
 8004a30:	f7fe fa7c 	bl	8002f2c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004a34:	480b      	ldr	r0, [pc, #44]	@ (8004a64 <prvInitialiseTaskLists+0x74>)
 8004a36:	f7fe fa79 	bl	8002f2c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8004a3a:	4b0b      	ldr	r3, [pc, #44]	@ (8004a68 <prvInitialiseTaskLists+0x78>)
 8004a3c:	4a05      	ldr	r2, [pc, #20]	@ (8004a54 <prvInitialiseTaskLists+0x64>)
 8004a3e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004a40:	4b0a      	ldr	r3, [pc, #40]	@ (8004a6c <prvInitialiseTaskLists+0x7c>)
 8004a42:	4a05      	ldr	r2, [pc, #20]	@ (8004a58 <prvInitialiseTaskLists+0x68>)
 8004a44:	601a      	str	r2, [r3, #0]
}
 8004a46:	bf00      	nop
 8004a48:	3708      	adds	r7, #8
 8004a4a:	46bd      	mov	sp, r7
 8004a4c:	bd80      	pop	{r7, pc}
 8004a4e:	bf00      	nop
 8004a50:	200008c8 	.word	0x200008c8
 8004a54:	20000d28 	.word	0x20000d28
 8004a58:	20000d3c 	.word	0x20000d3c
 8004a5c:	20000d58 	.word	0x20000d58
 8004a60:	20000d6c 	.word	0x20000d6c
 8004a64:	20000d84 	.word	0x20000d84
 8004a68:	20000d50 	.word	0x20000d50
 8004a6c:	20000d54 	.word	0x20000d54

08004a70 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004a70:	b580      	push	{r7, lr}
 8004a72:	b082      	sub	sp, #8
 8004a74:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004a76:	e019      	b.n	8004aac <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8004a78:	f000 feee 	bl	8005858 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004a7c:	4b10      	ldr	r3, [pc, #64]	@ (8004ac0 <prvCheckTasksWaitingTermination+0x50>)
 8004a7e:	68db      	ldr	r3, [r3, #12]
 8004a80:	68db      	ldr	r3, [r3, #12]
 8004a82:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	3304      	adds	r3, #4
 8004a88:	4618      	mov	r0, r3
 8004a8a:	f7fe fad9 	bl	8003040 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8004a8e:	4b0d      	ldr	r3, [pc, #52]	@ (8004ac4 <prvCheckTasksWaitingTermination+0x54>)
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	3b01      	subs	r3, #1
 8004a94:	4a0b      	ldr	r2, [pc, #44]	@ (8004ac4 <prvCheckTasksWaitingTermination+0x54>)
 8004a96:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004a98:	4b0b      	ldr	r3, [pc, #44]	@ (8004ac8 <prvCheckTasksWaitingTermination+0x58>)
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	3b01      	subs	r3, #1
 8004a9e:	4a0a      	ldr	r2, [pc, #40]	@ (8004ac8 <prvCheckTasksWaitingTermination+0x58>)
 8004aa0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8004aa2:	f000 ff0b 	bl	80058bc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8004aa6:	6878      	ldr	r0, [r7, #4]
 8004aa8:	f000 f810 	bl	8004acc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004aac:	4b06      	ldr	r3, [pc, #24]	@ (8004ac8 <prvCheckTasksWaitingTermination+0x58>)
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d1e1      	bne.n	8004a78 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8004ab4:	bf00      	nop
 8004ab6:	bf00      	nop
 8004ab8:	3708      	adds	r7, #8
 8004aba:	46bd      	mov	sp, r7
 8004abc:	bd80      	pop	{r7, pc}
 8004abe:	bf00      	nop
 8004ac0:	20000d6c 	.word	0x20000d6c
 8004ac4:	20000d98 	.word	0x20000d98
 8004ac8:	20000d80 	.word	0x20000d80

08004acc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8004acc:	b580      	push	{r7, lr}
 8004ace:	b084      	sub	sp, #16
 8004ad0:	af00      	add	r7, sp, #0
 8004ad2:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	3354      	adds	r3, #84	@ 0x54
 8004ad8:	4618      	mov	r0, r3
 8004ada:	f001 fafd 	bl	80060d8 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d108      	bne.n	8004afa <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004aec:	4618      	mov	r0, r3
 8004aee:	f001 f8a3 	bl	8005c38 <vPortFree>
				vPortFree( pxTCB );
 8004af2:	6878      	ldr	r0, [r7, #4]
 8004af4:	f001 f8a0 	bl	8005c38 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8004af8:	e019      	b.n	8004b2e <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8004b00:	2b01      	cmp	r3, #1
 8004b02:	d103      	bne.n	8004b0c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8004b04:	6878      	ldr	r0, [r7, #4]
 8004b06:	f001 f897 	bl	8005c38 <vPortFree>
	}
 8004b0a:	e010      	b.n	8004b2e <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8004b12:	2b02      	cmp	r3, #2
 8004b14:	d00b      	beq.n	8004b2e <prvDeleteTCB+0x62>
	__asm volatile
 8004b16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b1a:	f383 8811 	msr	BASEPRI, r3
 8004b1e:	f3bf 8f6f 	isb	sy
 8004b22:	f3bf 8f4f 	dsb	sy
 8004b26:	60fb      	str	r3, [r7, #12]
}
 8004b28:	bf00      	nop
 8004b2a:	bf00      	nop
 8004b2c:	e7fd      	b.n	8004b2a <prvDeleteTCB+0x5e>
	}
 8004b2e:	bf00      	nop
 8004b30:	3710      	adds	r7, #16
 8004b32:	46bd      	mov	sp, r7
 8004b34:	bd80      	pop	{r7, pc}
	...

08004b38 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004b38:	b480      	push	{r7}
 8004b3a:	b083      	sub	sp, #12
 8004b3c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004b3e:	4b0c      	ldr	r3, [pc, #48]	@ (8004b70 <prvResetNextTaskUnblockTime+0x38>)
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d104      	bne.n	8004b52 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8004b48:	4b0a      	ldr	r3, [pc, #40]	@ (8004b74 <prvResetNextTaskUnblockTime+0x3c>)
 8004b4a:	f04f 32ff 	mov.w	r2, #4294967295
 8004b4e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8004b50:	e008      	b.n	8004b64 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004b52:	4b07      	ldr	r3, [pc, #28]	@ (8004b70 <prvResetNextTaskUnblockTime+0x38>)
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	68db      	ldr	r3, [r3, #12]
 8004b58:	68db      	ldr	r3, [r3, #12]
 8004b5a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	685b      	ldr	r3, [r3, #4]
 8004b60:	4a04      	ldr	r2, [pc, #16]	@ (8004b74 <prvResetNextTaskUnblockTime+0x3c>)
 8004b62:	6013      	str	r3, [r2, #0]
}
 8004b64:	bf00      	nop
 8004b66:	370c      	adds	r7, #12
 8004b68:	46bd      	mov	sp, r7
 8004b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b6e:	4770      	bx	lr
 8004b70:	20000d50 	.word	0x20000d50
 8004b74:	20000db8 	.word	0x20000db8

08004b78 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8004b78:	b480      	push	{r7}
 8004b7a:	b083      	sub	sp, #12
 8004b7c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8004b7e:	4b0b      	ldr	r3, [pc, #44]	@ (8004bac <xTaskGetSchedulerState+0x34>)
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d102      	bne.n	8004b8c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8004b86:	2301      	movs	r3, #1
 8004b88:	607b      	str	r3, [r7, #4]
 8004b8a:	e008      	b.n	8004b9e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004b8c:	4b08      	ldr	r3, [pc, #32]	@ (8004bb0 <xTaskGetSchedulerState+0x38>)
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d102      	bne.n	8004b9a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8004b94:	2302      	movs	r3, #2
 8004b96:	607b      	str	r3, [r7, #4]
 8004b98:	e001      	b.n	8004b9e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8004b9a:	2300      	movs	r3, #0
 8004b9c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8004b9e:	687b      	ldr	r3, [r7, #4]
	}
 8004ba0:	4618      	mov	r0, r3
 8004ba2:	370c      	adds	r7, #12
 8004ba4:	46bd      	mov	sp, r7
 8004ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004baa:	4770      	bx	lr
 8004bac:	20000da4 	.word	0x20000da4
 8004bb0:	20000dc0 	.word	0x20000dc0

08004bb4 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8004bb4:	b580      	push	{r7, lr}
 8004bb6:	b084      	sub	sp, #16
 8004bb8:	af00      	add	r7, sp, #0
 8004bba:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8004bc0:	2300      	movs	r3, #0
 8004bc2:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d051      	beq.n	8004c6e <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8004bca:	68bb      	ldr	r3, [r7, #8]
 8004bcc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004bce:	4b2a      	ldr	r3, [pc, #168]	@ (8004c78 <xTaskPriorityInherit+0xc4>)
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bd4:	429a      	cmp	r2, r3
 8004bd6:	d241      	bcs.n	8004c5c <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8004bd8:	68bb      	ldr	r3, [r7, #8]
 8004bda:	699b      	ldr	r3, [r3, #24]
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	db06      	blt.n	8004bee <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004be0:	4b25      	ldr	r3, [pc, #148]	@ (8004c78 <xTaskPriorityInherit+0xc4>)
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004be6:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8004bea:	68bb      	ldr	r3, [r7, #8]
 8004bec:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8004bee:	68bb      	ldr	r3, [r7, #8]
 8004bf0:	6959      	ldr	r1, [r3, #20]
 8004bf2:	68bb      	ldr	r3, [r7, #8]
 8004bf4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004bf6:	4613      	mov	r3, r2
 8004bf8:	009b      	lsls	r3, r3, #2
 8004bfa:	4413      	add	r3, r2
 8004bfc:	009b      	lsls	r3, r3, #2
 8004bfe:	4a1f      	ldr	r2, [pc, #124]	@ (8004c7c <xTaskPriorityInherit+0xc8>)
 8004c00:	4413      	add	r3, r2
 8004c02:	4299      	cmp	r1, r3
 8004c04:	d122      	bne.n	8004c4c <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004c06:	68bb      	ldr	r3, [r7, #8]
 8004c08:	3304      	adds	r3, #4
 8004c0a:	4618      	mov	r0, r3
 8004c0c:	f7fe fa18 	bl	8003040 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8004c10:	4b19      	ldr	r3, [pc, #100]	@ (8004c78 <xTaskPriorityInherit+0xc4>)
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004c16:	68bb      	ldr	r3, [r7, #8]
 8004c18:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8004c1a:	68bb      	ldr	r3, [r7, #8]
 8004c1c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004c1e:	4b18      	ldr	r3, [pc, #96]	@ (8004c80 <xTaskPriorityInherit+0xcc>)
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	429a      	cmp	r2, r3
 8004c24:	d903      	bls.n	8004c2e <xTaskPriorityInherit+0x7a>
 8004c26:	68bb      	ldr	r3, [r7, #8]
 8004c28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c2a:	4a15      	ldr	r2, [pc, #84]	@ (8004c80 <xTaskPriorityInherit+0xcc>)
 8004c2c:	6013      	str	r3, [r2, #0]
 8004c2e:	68bb      	ldr	r3, [r7, #8]
 8004c30:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004c32:	4613      	mov	r3, r2
 8004c34:	009b      	lsls	r3, r3, #2
 8004c36:	4413      	add	r3, r2
 8004c38:	009b      	lsls	r3, r3, #2
 8004c3a:	4a10      	ldr	r2, [pc, #64]	@ (8004c7c <xTaskPriorityInherit+0xc8>)
 8004c3c:	441a      	add	r2, r3
 8004c3e:	68bb      	ldr	r3, [r7, #8]
 8004c40:	3304      	adds	r3, #4
 8004c42:	4619      	mov	r1, r3
 8004c44:	4610      	mov	r0, r2
 8004c46:	f7fe f99e 	bl	8002f86 <vListInsertEnd>
 8004c4a:	e004      	b.n	8004c56 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8004c4c:	4b0a      	ldr	r3, [pc, #40]	@ (8004c78 <xTaskPriorityInherit+0xc4>)
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004c52:	68bb      	ldr	r3, [r7, #8]
 8004c54:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8004c56:	2301      	movs	r3, #1
 8004c58:	60fb      	str	r3, [r7, #12]
 8004c5a:	e008      	b.n	8004c6e <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8004c5c:	68bb      	ldr	r3, [r7, #8]
 8004c5e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004c60:	4b05      	ldr	r3, [pc, #20]	@ (8004c78 <xTaskPriorityInherit+0xc4>)
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c66:	429a      	cmp	r2, r3
 8004c68:	d201      	bcs.n	8004c6e <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8004c6a:	2301      	movs	r3, #1
 8004c6c:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8004c6e:	68fb      	ldr	r3, [r7, #12]
	}
 8004c70:	4618      	mov	r0, r3
 8004c72:	3710      	adds	r7, #16
 8004c74:	46bd      	mov	sp, r7
 8004c76:	bd80      	pop	{r7, pc}
 8004c78:	200008c4 	.word	0x200008c4
 8004c7c:	200008c8 	.word	0x200008c8
 8004c80:	20000da0 	.word	0x20000da0

08004c84 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8004c84:	b580      	push	{r7, lr}
 8004c86:	b086      	sub	sp, #24
 8004c88:	af00      	add	r7, sp, #0
 8004c8a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8004c90:	2300      	movs	r3, #0
 8004c92:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d058      	beq.n	8004d4c <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8004c9a:	4b2f      	ldr	r3, [pc, #188]	@ (8004d58 <xTaskPriorityDisinherit+0xd4>)
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	693a      	ldr	r2, [r7, #16]
 8004ca0:	429a      	cmp	r2, r3
 8004ca2:	d00b      	beq.n	8004cbc <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8004ca4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ca8:	f383 8811 	msr	BASEPRI, r3
 8004cac:	f3bf 8f6f 	isb	sy
 8004cb0:	f3bf 8f4f 	dsb	sy
 8004cb4:	60fb      	str	r3, [r7, #12]
}
 8004cb6:	bf00      	nop
 8004cb8:	bf00      	nop
 8004cba:	e7fd      	b.n	8004cb8 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8004cbc:	693b      	ldr	r3, [r7, #16]
 8004cbe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d10b      	bne.n	8004cdc <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8004cc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004cc8:	f383 8811 	msr	BASEPRI, r3
 8004ccc:	f3bf 8f6f 	isb	sy
 8004cd0:	f3bf 8f4f 	dsb	sy
 8004cd4:	60bb      	str	r3, [r7, #8]
}
 8004cd6:	bf00      	nop
 8004cd8:	bf00      	nop
 8004cda:	e7fd      	b.n	8004cd8 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8004cdc:	693b      	ldr	r3, [r7, #16]
 8004cde:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004ce0:	1e5a      	subs	r2, r3, #1
 8004ce2:	693b      	ldr	r3, [r7, #16]
 8004ce4:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8004ce6:	693b      	ldr	r3, [r7, #16]
 8004ce8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004cea:	693b      	ldr	r3, [r7, #16]
 8004cec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004cee:	429a      	cmp	r2, r3
 8004cf0:	d02c      	beq.n	8004d4c <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8004cf2:	693b      	ldr	r3, [r7, #16]
 8004cf4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d128      	bne.n	8004d4c <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004cfa:	693b      	ldr	r3, [r7, #16]
 8004cfc:	3304      	adds	r3, #4
 8004cfe:	4618      	mov	r0, r3
 8004d00:	f7fe f99e 	bl	8003040 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8004d04:	693b      	ldr	r3, [r7, #16]
 8004d06:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004d08:	693b      	ldr	r3, [r7, #16]
 8004d0a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004d0c:	693b      	ldr	r3, [r7, #16]
 8004d0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d10:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8004d14:	693b      	ldr	r3, [r7, #16]
 8004d16:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8004d18:	693b      	ldr	r3, [r7, #16]
 8004d1a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004d1c:	4b0f      	ldr	r3, [pc, #60]	@ (8004d5c <xTaskPriorityDisinherit+0xd8>)
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	429a      	cmp	r2, r3
 8004d22:	d903      	bls.n	8004d2c <xTaskPriorityDisinherit+0xa8>
 8004d24:	693b      	ldr	r3, [r7, #16]
 8004d26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d28:	4a0c      	ldr	r2, [pc, #48]	@ (8004d5c <xTaskPriorityDisinherit+0xd8>)
 8004d2a:	6013      	str	r3, [r2, #0]
 8004d2c:	693b      	ldr	r3, [r7, #16]
 8004d2e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004d30:	4613      	mov	r3, r2
 8004d32:	009b      	lsls	r3, r3, #2
 8004d34:	4413      	add	r3, r2
 8004d36:	009b      	lsls	r3, r3, #2
 8004d38:	4a09      	ldr	r2, [pc, #36]	@ (8004d60 <xTaskPriorityDisinherit+0xdc>)
 8004d3a:	441a      	add	r2, r3
 8004d3c:	693b      	ldr	r3, [r7, #16]
 8004d3e:	3304      	adds	r3, #4
 8004d40:	4619      	mov	r1, r3
 8004d42:	4610      	mov	r0, r2
 8004d44:	f7fe f91f 	bl	8002f86 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8004d48:	2301      	movs	r3, #1
 8004d4a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8004d4c:	697b      	ldr	r3, [r7, #20]
	}
 8004d4e:	4618      	mov	r0, r3
 8004d50:	3718      	adds	r7, #24
 8004d52:	46bd      	mov	sp, r7
 8004d54:	bd80      	pop	{r7, pc}
 8004d56:	bf00      	nop
 8004d58:	200008c4 	.word	0x200008c4
 8004d5c:	20000da0 	.word	0x20000da0
 8004d60:	200008c8 	.word	0x200008c8

08004d64 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8004d64:	b580      	push	{r7, lr}
 8004d66:	b088      	sub	sp, #32
 8004d68:	af00      	add	r7, sp, #0
 8004d6a:	6078      	str	r0, [r7, #4]
 8004d6c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8004d72:	2301      	movs	r3, #1
 8004d74:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d06c      	beq.n	8004e56 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8004d7c:	69bb      	ldr	r3, [r7, #24]
 8004d7e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d10b      	bne.n	8004d9c <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8004d84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d88:	f383 8811 	msr	BASEPRI, r3
 8004d8c:	f3bf 8f6f 	isb	sy
 8004d90:	f3bf 8f4f 	dsb	sy
 8004d94:	60fb      	str	r3, [r7, #12]
}
 8004d96:	bf00      	nop
 8004d98:	bf00      	nop
 8004d9a:	e7fd      	b.n	8004d98 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8004d9c:	69bb      	ldr	r3, [r7, #24]
 8004d9e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004da0:	683a      	ldr	r2, [r7, #0]
 8004da2:	429a      	cmp	r2, r3
 8004da4:	d902      	bls.n	8004dac <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8004da6:	683b      	ldr	r3, [r7, #0]
 8004da8:	61fb      	str	r3, [r7, #28]
 8004daa:	e002      	b.n	8004db2 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8004dac:	69bb      	ldr	r3, [r7, #24]
 8004dae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004db0:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8004db2:	69bb      	ldr	r3, [r7, #24]
 8004db4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004db6:	69fa      	ldr	r2, [r7, #28]
 8004db8:	429a      	cmp	r2, r3
 8004dba:	d04c      	beq.n	8004e56 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8004dbc:	69bb      	ldr	r3, [r7, #24]
 8004dbe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004dc0:	697a      	ldr	r2, [r7, #20]
 8004dc2:	429a      	cmp	r2, r3
 8004dc4:	d147      	bne.n	8004e56 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8004dc6:	4b26      	ldr	r3, [pc, #152]	@ (8004e60 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	69ba      	ldr	r2, [r7, #24]
 8004dcc:	429a      	cmp	r2, r3
 8004dce:	d10b      	bne.n	8004de8 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8004dd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004dd4:	f383 8811 	msr	BASEPRI, r3
 8004dd8:	f3bf 8f6f 	isb	sy
 8004ddc:	f3bf 8f4f 	dsb	sy
 8004de0:	60bb      	str	r3, [r7, #8]
}
 8004de2:	bf00      	nop
 8004de4:	bf00      	nop
 8004de6:	e7fd      	b.n	8004de4 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8004de8:	69bb      	ldr	r3, [r7, #24]
 8004dea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004dec:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8004dee:	69bb      	ldr	r3, [r7, #24]
 8004df0:	69fa      	ldr	r2, [r7, #28]
 8004df2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8004df4:	69bb      	ldr	r3, [r7, #24]
 8004df6:	699b      	ldr	r3, [r3, #24]
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	db04      	blt.n	8004e06 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004dfc:	69fb      	ldr	r3, [r7, #28]
 8004dfe:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8004e02:	69bb      	ldr	r3, [r7, #24]
 8004e04:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8004e06:	69bb      	ldr	r3, [r7, #24]
 8004e08:	6959      	ldr	r1, [r3, #20]
 8004e0a:	693a      	ldr	r2, [r7, #16]
 8004e0c:	4613      	mov	r3, r2
 8004e0e:	009b      	lsls	r3, r3, #2
 8004e10:	4413      	add	r3, r2
 8004e12:	009b      	lsls	r3, r3, #2
 8004e14:	4a13      	ldr	r2, [pc, #76]	@ (8004e64 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8004e16:	4413      	add	r3, r2
 8004e18:	4299      	cmp	r1, r3
 8004e1a:	d11c      	bne.n	8004e56 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004e1c:	69bb      	ldr	r3, [r7, #24]
 8004e1e:	3304      	adds	r3, #4
 8004e20:	4618      	mov	r0, r3
 8004e22:	f7fe f90d 	bl	8003040 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8004e26:	69bb      	ldr	r3, [r7, #24]
 8004e28:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004e2a:	4b0f      	ldr	r3, [pc, #60]	@ (8004e68 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	429a      	cmp	r2, r3
 8004e30:	d903      	bls.n	8004e3a <vTaskPriorityDisinheritAfterTimeout+0xd6>
 8004e32:	69bb      	ldr	r3, [r7, #24]
 8004e34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e36:	4a0c      	ldr	r2, [pc, #48]	@ (8004e68 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8004e38:	6013      	str	r3, [r2, #0]
 8004e3a:	69bb      	ldr	r3, [r7, #24]
 8004e3c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004e3e:	4613      	mov	r3, r2
 8004e40:	009b      	lsls	r3, r3, #2
 8004e42:	4413      	add	r3, r2
 8004e44:	009b      	lsls	r3, r3, #2
 8004e46:	4a07      	ldr	r2, [pc, #28]	@ (8004e64 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8004e48:	441a      	add	r2, r3
 8004e4a:	69bb      	ldr	r3, [r7, #24]
 8004e4c:	3304      	adds	r3, #4
 8004e4e:	4619      	mov	r1, r3
 8004e50:	4610      	mov	r0, r2
 8004e52:	f7fe f898 	bl	8002f86 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004e56:	bf00      	nop
 8004e58:	3720      	adds	r7, #32
 8004e5a:	46bd      	mov	sp, r7
 8004e5c:	bd80      	pop	{r7, pc}
 8004e5e:	bf00      	nop
 8004e60:	200008c4 	.word	0x200008c4
 8004e64:	200008c8 	.word	0x200008c8
 8004e68:	20000da0 	.word	0x20000da0

08004e6c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8004e6c:	b480      	push	{r7}
 8004e6e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8004e70:	4b07      	ldr	r3, [pc, #28]	@ (8004e90 <pvTaskIncrementMutexHeldCount+0x24>)
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d004      	beq.n	8004e82 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8004e78:	4b05      	ldr	r3, [pc, #20]	@ (8004e90 <pvTaskIncrementMutexHeldCount+0x24>)
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004e7e:	3201      	adds	r2, #1
 8004e80:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 8004e82:	4b03      	ldr	r3, [pc, #12]	@ (8004e90 <pvTaskIncrementMutexHeldCount+0x24>)
 8004e84:	681b      	ldr	r3, [r3, #0]
	}
 8004e86:	4618      	mov	r0, r3
 8004e88:	46bd      	mov	sp, r7
 8004e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e8e:	4770      	bx	lr
 8004e90:	200008c4 	.word	0x200008c4

08004e94 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004e94:	b580      	push	{r7, lr}
 8004e96:	b084      	sub	sp, #16
 8004e98:	af00      	add	r7, sp, #0
 8004e9a:	6078      	str	r0, [r7, #4]
 8004e9c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8004e9e:	4b21      	ldr	r3, [pc, #132]	@ (8004f24 <prvAddCurrentTaskToDelayedList+0x90>)
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004ea4:	4b20      	ldr	r3, [pc, #128]	@ (8004f28 <prvAddCurrentTaskToDelayedList+0x94>)
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	3304      	adds	r3, #4
 8004eaa:	4618      	mov	r0, r3
 8004eac:	f7fe f8c8 	bl	8003040 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004eb6:	d10a      	bne.n	8004ece <prvAddCurrentTaskToDelayedList+0x3a>
 8004eb8:	683b      	ldr	r3, [r7, #0]
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d007      	beq.n	8004ece <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004ebe:	4b1a      	ldr	r3, [pc, #104]	@ (8004f28 <prvAddCurrentTaskToDelayedList+0x94>)
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	3304      	adds	r3, #4
 8004ec4:	4619      	mov	r1, r3
 8004ec6:	4819      	ldr	r0, [pc, #100]	@ (8004f2c <prvAddCurrentTaskToDelayedList+0x98>)
 8004ec8:	f7fe f85d 	bl	8002f86 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004ecc:	e026      	b.n	8004f1c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004ece:	68fa      	ldr	r2, [r7, #12]
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	4413      	add	r3, r2
 8004ed4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004ed6:	4b14      	ldr	r3, [pc, #80]	@ (8004f28 <prvAddCurrentTaskToDelayedList+0x94>)
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	68ba      	ldr	r2, [r7, #8]
 8004edc:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8004ede:	68ba      	ldr	r2, [r7, #8]
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	429a      	cmp	r2, r3
 8004ee4:	d209      	bcs.n	8004efa <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004ee6:	4b12      	ldr	r3, [pc, #72]	@ (8004f30 <prvAddCurrentTaskToDelayedList+0x9c>)
 8004ee8:	681a      	ldr	r2, [r3, #0]
 8004eea:	4b0f      	ldr	r3, [pc, #60]	@ (8004f28 <prvAddCurrentTaskToDelayedList+0x94>)
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	3304      	adds	r3, #4
 8004ef0:	4619      	mov	r1, r3
 8004ef2:	4610      	mov	r0, r2
 8004ef4:	f7fe f86b 	bl	8002fce <vListInsert>
}
 8004ef8:	e010      	b.n	8004f1c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004efa:	4b0e      	ldr	r3, [pc, #56]	@ (8004f34 <prvAddCurrentTaskToDelayedList+0xa0>)
 8004efc:	681a      	ldr	r2, [r3, #0]
 8004efe:	4b0a      	ldr	r3, [pc, #40]	@ (8004f28 <prvAddCurrentTaskToDelayedList+0x94>)
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	3304      	adds	r3, #4
 8004f04:	4619      	mov	r1, r3
 8004f06:	4610      	mov	r0, r2
 8004f08:	f7fe f861 	bl	8002fce <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004f0c:	4b0a      	ldr	r3, [pc, #40]	@ (8004f38 <prvAddCurrentTaskToDelayedList+0xa4>)
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	68ba      	ldr	r2, [r7, #8]
 8004f12:	429a      	cmp	r2, r3
 8004f14:	d202      	bcs.n	8004f1c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8004f16:	4a08      	ldr	r2, [pc, #32]	@ (8004f38 <prvAddCurrentTaskToDelayedList+0xa4>)
 8004f18:	68bb      	ldr	r3, [r7, #8]
 8004f1a:	6013      	str	r3, [r2, #0]
}
 8004f1c:	bf00      	nop
 8004f1e:	3710      	adds	r7, #16
 8004f20:	46bd      	mov	sp, r7
 8004f22:	bd80      	pop	{r7, pc}
 8004f24:	20000d9c 	.word	0x20000d9c
 8004f28:	200008c4 	.word	0x200008c4
 8004f2c:	20000d84 	.word	0x20000d84
 8004f30:	20000d54 	.word	0x20000d54
 8004f34:	20000d50 	.word	0x20000d50
 8004f38:	20000db8 	.word	0x20000db8

08004f3c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8004f3c:	b580      	push	{r7, lr}
 8004f3e:	b08a      	sub	sp, #40	@ 0x28
 8004f40:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8004f42:	2300      	movs	r3, #0
 8004f44:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8004f46:	f000 fb13 	bl	8005570 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8004f4a:	4b1d      	ldr	r3, [pc, #116]	@ (8004fc0 <xTimerCreateTimerTask+0x84>)
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d021      	beq.n	8004f96 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8004f52:	2300      	movs	r3, #0
 8004f54:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8004f56:	2300      	movs	r3, #0
 8004f58:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8004f5a:	1d3a      	adds	r2, r7, #4
 8004f5c:	f107 0108 	add.w	r1, r7, #8
 8004f60:	f107 030c 	add.w	r3, r7, #12
 8004f64:	4618      	mov	r0, r3
 8004f66:	f7fd ffc7 	bl	8002ef8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8004f6a:	6879      	ldr	r1, [r7, #4]
 8004f6c:	68bb      	ldr	r3, [r7, #8]
 8004f6e:	68fa      	ldr	r2, [r7, #12]
 8004f70:	9202      	str	r2, [sp, #8]
 8004f72:	9301      	str	r3, [sp, #4]
 8004f74:	2302      	movs	r3, #2
 8004f76:	9300      	str	r3, [sp, #0]
 8004f78:	2300      	movs	r3, #0
 8004f7a:	460a      	mov	r2, r1
 8004f7c:	4911      	ldr	r1, [pc, #68]	@ (8004fc4 <xTimerCreateTimerTask+0x88>)
 8004f7e:	4812      	ldr	r0, [pc, #72]	@ (8004fc8 <xTimerCreateTimerTask+0x8c>)
 8004f80:	f7fe ffa2 	bl	8003ec8 <xTaskCreateStatic>
 8004f84:	4603      	mov	r3, r0
 8004f86:	4a11      	ldr	r2, [pc, #68]	@ (8004fcc <xTimerCreateTimerTask+0x90>)
 8004f88:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8004f8a:	4b10      	ldr	r3, [pc, #64]	@ (8004fcc <xTimerCreateTimerTask+0x90>)
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d001      	beq.n	8004f96 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8004f92:	2301      	movs	r3, #1
 8004f94:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8004f96:	697b      	ldr	r3, [r7, #20]
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d10b      	bne.n	8004fb4 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8004f9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004fa0:	f383 8811 	msr	BASEPRI, r3
 8004fa4:	f3bf 8f6f 	isb	sy
 8004fa8:	f3bf 8f4f 	dsb	sy
 8004fac:	613b      	str	r3, [r7, #16]
}
 8004fae:	bf00      	nop
 8004fb0:	bf00      	nop
 8004fb2:	e7fd      	b.n	8004fb0 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8004fb4:	697b      	ldr	r3, [r7, #20]
}
 8004fb6:	4618      	mov	r0, r3
 8004fb8:	3718      	adds	r7, #24
 8004fba:	46bd      	mov	sp, r7
 8004fbc:	bd80      	pop	{r7, pc}
 8004fbe:	bf00      	nop
 8004fc0:	20000df4 	.word	0x20000df4
 8004fc4:	08006f40 	.word	0x08006f40
 8004fc8:	08005109 	.word	0x08005109
 8004fcc:	20000df8 	.word	0x20000df8

08004fd0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8004fd0:	b580      	push	{r7, lr}
 8004fd2:	b08a      	sub	sp, #40	@ 0x28
 8004fd4:	af00      	add	r7, sp, #0
 8004fd6:	60f8      	str	r0, [r7, #12]
 8004fd8:	60b9      	str	r1, [r7, #8]
 8004fda:	607a      	str	r2, [r7, #4]
 8004fdc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8004fde:	2300      	movs	r3, #0
 8004fe0:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d10b      	bne.n	8005000 <xTimerGenericCommand+0x30>
	__asm volatile
 8004fe8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004fec:	f383 8811 	msr	BASEPRI, r3
 8004ff0:	f3bf 8f6f 	isb	sy
 8004ff4:	f3bf 8f4f 	dsb	sy
 8004ff8:	623b      	str	r3, [r7, #32]
}
 8004ffa:	bf00      	nop
 8004ffc:	bf00      	nop
 8004ffe:	e7fd      	b.n	8004ffc <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8005000:	4b19      	ldr	r3, [pc, #100]	@ (8005068 <xTimerGenericCommand+0x98>)
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	2b00      	cmp	r3, #0
 8005006:	d02a      	beq.n	800505e <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8005008:	68bb      	ldr	r3, [r7, #8]
 800500a:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8005014:	68bb      	ldr	r3, [r7, #8]
 8005016:	2b05      	cmp	r3, #5
 8005018:	dc18      	bgt.n	800504c <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800501a:	f7ff fdad 	bl	8004b78 <xTaskGetSchedulerState>
 800501e:	4603      	mov	r3, r0
 8005020:	2b02      	cmp	r3, #2
 8005022:	d109      	bne.n	8005038 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8005024:	4b10      	ldr	r3, [pc, #64]	@ (8005068 <xTimerGenericCommand+0x98>)
 8005026:	6818      	ldr	r0, [r3, #0]
 8005028:	f107 0110 	add.w	r1, r7, #16
 800502c:	2300      	movs	r3, #0
 800502e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005030:	f7fe f9e4 	bl	80033fc <xQueueGenericSend>
 8005034:	6278      	str	r0, [r7, #36]	@ 0x24
 8005036:	e012      	b.n	800505e <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8005038:	4b0b      	ldr	r3, [pc, #44]	@ (8005068 <xTimerGenericCommand+0x98>)
 800503a:	6818      	ldr	r0, [r3, #0]
 800503c:	f107 0110 	add.w	r1, r7, #16
 8005040:	2300      	movs	r3, #0
 8005042:	2200      	movs	r2, #0
 8005044:	f7fe f9da 	bl	80033fc <xQueueGenericSend>
 8005048:	6278      	str	r0, [r7, #36]	@ 0x24
 800504a:	e008      	b.n	800505e <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800504c:	4b06      	ldr	r3, [pc, #24]	@ (8005068 <xTimerGenericCommand+0x98>)
 800504e:	6818      	ldr	r0, [r3, #0]
 8005050:	f107 0110 	add.w	r1, r7, #16
 8005054:	2300      	movs	r3, #0
 8005056:	683a      	ldr	r2, [r7, #0]
 8005058:	f7fe fad2 	bl	8003600 <xQueueGenericSendFromISR>
 800505c:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800505e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8005060:	4618      	mov	r0, r3
 8005062:	3728      	adds	r7, #40	@ 0x28
 8005064:	46bd      	mov	sp, r7
 8005066:	bd80      	pop	{r7, pc}
 8005068:	20000df4 	.word	0x20000df4

0800506c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800506c:	b580      	push	{r7, lr}
 800506e:	b088      	sub	sp, #32
 8005070:	af02      	add	r7, sp, #8
 8005072:	6078      	str	r0, [r7, #4]
 8005074:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005076:	4b23      	ldr	r3, [pc, #140]	@ (8005104 <prvProcessExpiredTimer+0x98>)
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	68db      	ldr	r3, [r3, #12]
 800507c:	68db      	ldr	r3, [r3, #12]
 800507e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005080:	697b      	ldr	r3, [r7, #20]
 8005082:	3304      	adds	r3, #4
 8005084:	4618      	mov	r0, r3
 8005086:	f7fd ffdb 	bl	8003040 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800508a:	697b      	ldr	r3, [r7, #20]
 800508c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005090:	f003 0304 	and.w	r3, r3, #4
 8005094:	2b00      	cmp	r3, #0
 8005096:	d023      	beq.n	80050e0 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8005098:	697b      	ldr	r3, [r7, #20]
 800509a:	699a      	ldr	r2, [r3, #24]
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	18d1      	adds	r1, r2, r3
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	683a      	ldr	r2, [r7, #0]
 80050a4:	6978      	ldr	r0, [r7, #20]
 80050a6:	f000 f8d5 	bl	8005254 <prvInsertTimerInActiveList>
 80050aa:	4603      	mov	r3, r0
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d020      	beq.n	80050f2 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80050b0:	2300      	movs	r3, #0
 80050b2:	9300      	str	r3, [sp, #0]
 80050b4:	2300      	movs	r3, #0
 80050b6:	687a      	ldr	r2, [r7, #4]
 80050b8:	2100      	movs	r1, #0
 80050ba:	6978      	ldr	r0, [r7, #20]
 80050bc:	f7ff ff88 	bl	8004fd0 <xTimerGenericCommand>
 80050c0:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80050c2:	693b      	ldr	r3, [r7, #16]
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d114      	bne.n	80050f2 <prvProcessExpiredTimer+0x86>
	__asm volatile
 80050c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050cc:	f383 8811 	msr	BASEPRI, r3
 80050d0:	f3bf 8f6f 	isb	sy
 80050d4:	f3bf 8f4f 	dsb	sy
 80050d8:	60fb      	str	r3, [r7, #12]
}
 80050da:	bf00      	nop
 80050dc:	bf00      	nop
 80050de:	e7fd      	b.n	80050dc <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80050e0:	697b      	ldr	r3, [r7, #20]
 80050e2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80050e6:	f023 0301 	bic.w	r3, r3, #1
 80050ea:	b2da      	uxtb	r2, r3
 80050ec:	697b      	ldr	r3, [r7, #20]
 80050ee:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80050f2:	697b      	ldr	r3, [r7, #20]
 80050f4:	6a1b      	ldr	r3, [r3, #32]
 80050f6:	6978      	ldr	r0, [r7, #20]
 80050f8:	4798      	blx	r3
}
 80050fa:	bf00      	nop
 80050fc:	3718      	adds	r7, #24
 80050fe:	46bd      	mov	sp, r7
 8005100:	bd80      	pop	{r7, pc}
 8005102:	bf00      	nop
 8005104:	20000dec 	.word	0x20000dec

08005108 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8005108:	b580      	push	{r7, lr}
 800510a:	b084      	sub	sp, #16
 800510c:	af00      	add	r7, sp, #0
 800510e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005110:	f107 0308 	add.w	r3, r7, #8
 8005114:	4618      	mov	r0, r3
 8005116:	f000 f859 	bl	80051cc <prvGetNextExpireTime>
 800511a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800511c:	68bb      	ldr	r3, [r7, #8]
 800511e:	4619      	mov	r1, r3
 8005120:	68f8      	ldr	r0, [r7, #12]
 8005122:	f000 f805 	bl	8005130 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8005126:	f000 f8d7 	bl	80052d8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800512a:	bf00      	nop
 800512c:	e7f0      	b.n	8005110 <prvTimerTask+0x8>
	...

08005130 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8005130:	b580      	push	{r7, lr}
 8005132:	b084      	sub	sp, #16
 8005134:	af00      	add	r7, sp, #0
 8005136:	6078      	str	r0, [r7, #4]
 8005138:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800513a:	f7ff f929 	bl	8004390 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800513e:	f107 0308 	add.w	r3, r7, #8
 8005142:	4618      	mov	r0, r3
 8005144:	f000 f866 	bl	8005214 <prvSampleTimeNow>
 8005148:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800514a:	68bb      	ldr	r3, [r7, #8]
 800514c:	2b00      	cmp	r3, #0
 800514e:	d130      	bne.n	80051b2 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8005150:	683b      	ldr	r3, [r7, #0]
 8005152:	2b00      	cmp	r3, #0
 8005154:	d10a      	bne.n	800516c <prvProcessTimerOrBlockTask+0x3c>
 8005156:	687a      	ldr	r2, [r7, #4]
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	429a      	cmp	r2, r3
 800515c:	d806      	bhi.n	800516c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800515e:	f7ff f925 	bl	80043ac <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8005162:	68f9      	ldr	r1, [r7, #12]
 8005164:	6878      	ldr	r0, [r7, #4]
 8005166:	f7ff ff81 	bl	800506c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800516a:	e024      	b.n	80051b6 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800516c:	683b      	ldr	r3, [r7, #0]
 800516e:	2b00      	cmp	r3, #0
 8005170:	d008      	beq.n	8005184 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8005172:	4b13      	ldr	r3, [pc, #76]	@ (80051c0 <prvProcessTimerOrBlockTask+0x90>)
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	2b00      	cmp	r3, #0
 800517a:	d101      	bne.n	8005180 <prvProcessTimerOrBlockTask+0x50>
 800517c:	2301      	movs	r3, #1
 800517e:	e000      	b.n	8005182 <prvProcessTimerOrBlockTask+0x52>
 8005180:	2300      	movs	r3, #0
 8005182:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8005184:	4b0f      	ldr	r3, [pc, #60]	@ (80051c4 <prvProcessTimerOrBlockTask+0x94>)
 8005186:	6818      	ldr	r0, [r3, #0]
 8005188:	687a      	ldr	r2, [r7, #4]
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	1ad3      	subs	r3, r2, r3
 800518e:	683a      	ldr	r2, [r7, #0]
 8005190:	4619      	mov	r1, r3
 8005192:	f7fe fe65 	bl	8003e60 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8005196:	f7ff f909 	bl	80043ac <xTaskResumeAll>
 800519a:	4603      	mov	r3, r0
 800519c:	2b00      	cmp	r3, #0
 800519e:	d10a      	bne.n	80051b6 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80051a0:	4b09      	ldr	r3, [pc, #36]	@ (80051c8 <prvProcessTimerOrBlockTask+0x98>)
 80051a2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80051a6:	601a      	str	r2, [r3, #0]
 80051a8:	f3bf 8f4f 	dsb	sy
 80051ac:	f3bf 8f6f 	isb	sy
}
 80051b0:	e001      	b.n	80051b6 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80051b2:	f7ff f8fb 	bl	80043ac <xTaskResumeAll>
}
 80051b6:	bf00      	nop
 80051b8:	3710      	adds	r7, #16
 80051ba:	46bd      	mov	sp, r7
 80051bc:	bd80      	pop	{r7, pc}
 80051be:	bf00      	nop
 80051c0:	20000df0 	.word	0x20000df0
 80051c4:	20000df4 	.word	0x20000df4
 80051c8:	e000ed04 	.word	0xe000ed04

080051cc <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80051cc:	b480      	push	{r7}
 80051ce:	b085      	sub	sp, #20
 80051d0:	af00      	add	r7, sp, #0
 80051d2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80051d4:	4b0e      	ldr	r3, [pc, #56]	@ (8005210 <prvGetNextExpireTime+0x44>)
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d101      	bne.n	80051e2 <prvGetNextExpireTime+0x16>
 80051de:	2201      	movs	r2, #1
 80051e0:	e000      	b.n	80051e4 <prvGetNextExpireTime+0x18>
 80051e2:	2200      	movs	r2, #0
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d105      	bne.n	80051fc <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80051f0:	4b07      	ldr	r3, [pc, #28]	@ (8005210 <prvGetNextExpireTime+0x44>)
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	68db      	ldr	r3, [r3, #12]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	60fb      	str	r3, [r7, #12]
 80051fa:	e001      	b.n	8005200 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80051fc:	2300      	movs	r3, #0
 80051fe:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8005200:	68fb      	ldr	r3, [r7, #12]
}
 8005202:	4618      	mov	r0, r3
 8005204:	3714      	adds	r7, #20
 8005206:	46bd      	mov	sp, r7
 8005208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800520c:	4770      	bx	lr
 800520e:	bf00      	nop
 8005210:	20000dec 	.word	0x20000dec

08005214 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8005214:	b580      	push	{r7, lr}
 8005216:	b084      	sub	sp, #16
 8005218:	af00      	add	r7, sp, #0
 800521a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800521c:	f7ff f964 	bl	80044e8 <xTaskGetTickCount>
 8005220:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8005222:	4b0b      	ldr	r3, [pc, #44]	@ (8005250 <prvSampleTimeNow+0x3c>)
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	68fa      	ldr	r2, [r7, #12]
 8005228:	429a      	cmp	r2, r3
 800522a:	d205      	bcs.n	8005238 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800522c:	f000 f93a 	bl	80054a4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	2201      	movs	r2, #1
 8005234:	601a      	str	r2, [r3, #0]
 8005236:	e002      	b.n	800523e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	2200      	movs	r2, #0
 800523c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800523e:	4a04      	ldr	r2, [pc, #16]	@ (8005250 <prvSampleTimeNow+0x3c>)
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8005244:	68fb      	ldr	r3, [r7, #12]
}
 8005246:	4618      	mov	r0, r3
 8005248:	3710      	adds	r7, #16
 800524a:	46bd      	mov	sp, r7
 800524c:	bd80      	pop	{r7, pc}
 800524e:	bf00      	nop
 8005250:	20000dfc 	.word	0x20000dfc

08005254 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8005254:	b580      	push	{r7, lr}
 8005256:	b086      	sub	sp, #24
 8005258:	af00      	add	r7, sp, #0
 800525a:	60f8      	str	r0, [r7, #12]
 800525c:	60b9      	str	r1, [r7, #8]
 800525e:	607a      	str	r2, [r7, #4]
 8005260:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8005262:	2300      	movs	r3, #0
 8005264:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	68ba      	ldr	r2, [r7, #8]
 800526a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	68fa      	ldr	r2, [r7, #12]
 8005270:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8005272:	68ba      	ldr	r2, [r7, #8]
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	429a      	cmp	r2, r3
 8005278:	d812      	bhi.n	80052a0 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800527a:	687a      	ldr	r2, [r7, #4]
 800527c:	683b      	ldr	r3, [r7, #0]
 800527e:	1ad2      	subs	r2, r2, r3
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	699b      	ldr	r3, [r3, #24]
 8005284:	429a      	cmp	r2, r3
 8005286:	d302      	bcc.n	800528e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8005288:	2301      	movs	r3, #1
 800528a:	617b      	str	r3, [r7, #20]
 800528c:	e01b      	b.n	80052c6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800528e:	4b10      	ldr	r3, [pc, #64]	@ (80052d0 <prvInsertTimerInActiveList+0x7c>)
 8005290:	681a      	ldr	r2, [r3, #0]
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	3304      	adds	r3, #4
 8005296:	4619      	mov	r1, r3
 8005298:	4610      	mov	r0, r2
 800529a:	f7fd fe98 	bl	8002fce <vListInsert>
 800529e:	e012      	b.n	80052c6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80052a0:	687a      	ldr	r2, [r7, #4]
 80052a2:	683b      	ldr	r3, [r7, #0]
 80052a4:	429a      	cmp	r2, r3
 80052a6:	d206      	bcs.n	80052b6 <prvInsertTimerInActiveList+0x62>
 80052a8:	68ba      	ldr	r2, [r7, #8]
 80052aa:	683b      	ldr	r3, [r7, #0]
 80052ac:	429a      	cmp	r2, r3
 80052ae:	d302      	bcc.n	80052b6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80052b0:	2301      	movs	r3, #1
 80052b2:	617b      	str	r3, [r7, #20]
 80052b4:	e007      	b.n	80052c6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80052b6:	4b07      	ldr	r3, [pc, #28]	@ (80052d4 <prvInsertTimerInActiveList+0x80>)
 80052b8:	681a      	ldr	r2, [r3, #0]
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	3304      	adds	r3, #4
 80052be:	4619      	mov	r1, r3
 80052c0:	4610      	mov	r0, r2
 80052c2:	f7fd fe84 	bl	8002fce <vListInsert>
		}
	}

	return xProcessTimerNow;
 80052c6:	697b      	ldr	r3, [r7, #20]
}
 80052c8:	4618      	mov	r0, r3
 80052ca:	3718      	adds	r7, #24
 80052cc:	46bd      	mov	sp, r7
 80052ce:	bd80      	pop	{r7, pc}
 80052d0:	20000df0 	.word	0x20000df0
 80052d4:	20000dec 	.word	0x20000dec

080052d8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80052d8:	b580      	push	{r7, lr}
 80052da:	b08e      	sub	sp, #56	@ 0x38
 80052dc:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80052de:	e0ce      	b.n	800547e <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	da19      	bge.n	800531a <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80052e6:	1d3b      	adds	r3, r7, #4
 80052e8:	3304      	adds	r3, #4
 80052ea:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80052ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d10b      	bne.n	800530a <prvProcessReceivedCommands+0x32>
	__asm volatile
 80052f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052f6:	f383 8811 	msr	BASEPRI, r3
 80052fa:	f3bf 8f6f 	isb	sy
 80052fe:	f3bf 8f4f 	dsb	sy
 8005302:	61fb      	str	r3, [r7, #28]
}
 8005304:	bf00      	nop
 8005306:	bf00      	nop
 8005308:	e7fd      	b.n	8005306 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800530a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005310:	6850      	ldr	r0, [r2, #4]
 8005312:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005314:	6892      	ldr	r2, [r2, #8]
 8005316:	4611      	mov	r1, r2
 8005318:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	2b00      	cmp	r3, #0
 800531e:	f2c0 80ae 	blt.w	800547e <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8005326:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005328:	695b      	ldr	r3, [r3, #20]
 800532a:	2b00      	cmp	r3, #0
 800532c:	d004      	beq.n	8005338 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800532e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005330:	3304      	adds	r3, #4
 8005332:	4618      	mov	r0, r3
 8005334:	f7fd fe84 	bl	8003040 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005338:	463b      	mov	r3, r7
 800533a:	4618      	mov	r0, r3
 800533c:	f7ff ff6a 	bl	8005214 <prvSampleTimeNow>
 8005340:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	2b09      	cmp	r3, #9
 8005346:	f200 8097 	bhi.w	8005478 <prvProcessReceivedCommands+0x1a0>
 800534a:	a201      	add	r2, pc, #4	@ (adr r2, 8005350 <prvProcessReceivedCommands+0x78>)
 800534c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005350:	08005379 	.word	0x08005379
 8005354:	08005379 	.word	0x08005379
 8005358:	08005379 	.word	0x08005379
 800535c:	080053ef 	.word	0x080053ef
 8005360:	08005403 	.word	0x08005403
 8005364:	0800544f 	.word	0x0800544f
 8005368:	08005379 	.word	0x08005379
 800536c:	08005379 	.word	0x08005379
 8005370:	080053ef 	.word	0x080053ef
 8005374:	08005403 	.word	0x08005403
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005378:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800537a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800537e:	f043 0301 	orr.w	r3, r3, #1
 8005382:	b2da      	uxtb	r2, r3
 8005384:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005386:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800538a:	68ba      	ldr	r2, [r7, #8]
 800538c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800538e:	699b      	ldr	r3, [r3, #24]
 8005390:	18d1      	adds	r1, r2, r3
 8005392:	68bb      	ldr	r3, [r7, #8]
 8005394:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005396:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005398:	f7ff ff5c 	bl	8005254 <prvInsertTimerInActiveList>
 800539c:	4603      	mov	r3, r0
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d06c      	beq.n	800547c <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80053a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053a4:	6a1b      	ldr	r3, [r3, #32]
 80053a6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80053a8:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80053aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053ac:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80053b0:	f003 0304 	and.w	r3, r3, #4
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d061      	beq.n	800547c <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80053b8:	68ba      	ldr	r2, [r7, #8]
 80053ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053bc:	699b      	ldr	r3, [r3, #24]
 80053be:	441a      	add	r2, r3
 80053c0:	2300      	movs	r3, #0
 80053c2:	9300      	str	r3, [sp, #0]
 80053c4:	2300      	movs	r3, #0
 80053c6:	2100      	movs	r1, #0
 80053c8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80053ca:	f7ff fe01 	bl	8004fd0 <xTimerGenericCommand>
 80053ce:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80053d0:	6a3b      	ldr	r3, [r7, #32]
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d152      	bne.n	800547c <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 80053d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053da:	f383 8811 	msr	BASEPRI, r3
 80053de:	f3bf 8f6f 	isb	sy
 80053e2:	f3bf 8f4f 	dsb	sy
 80053e6:	61bb      	str	r3, [r7, #24]
}
 80053e8:	bf00      	nop
 80053ea:	bf00      	nop
 80053ec:	e7fd      	b.n	80053ea <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80053ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053f0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80053f4:	f023 0301 	bic.w	r3, r3, #1
 80053f8:	b2da      	uxtb	r2, r3
 80053fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053fc:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8005400:	e03d      	b.n	800547e <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005402:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005404:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005408:	f043 0301 	orr.w	r3, r3, #1
 800540c:	b2da      	uxtb	r2, r3
 800540e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005410:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8005414:	68ba      	ldr	r2, [r7, #8]
 8005416:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005418:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800541a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800541c:	699b      	ldr	r3, [r3, #24]
 800541e:	2b00      	cmp	r3, #0
 8005420:	d10b      	bne.n	800543a <prvProcessReceivedCommands+0x162>
	__asm volatile
 8005422:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005426:	f383 8811 	msr	BASEPRI, r3
 800542a:	f3bf 8f6f 	isb	sy
 800542e:	f3bf 8f4f 	dsb	sy
 8005432:	617b      	str	r3, [r7, #20]
}
 8005434:	bf00      	nop
 8005436:	bf00      	nop
 8005438:	e7fd      	b.n	8005436 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800543a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800543c:	699a      	ldr	r2, [r3, #24]
 800543e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005440:	18d1      	adds	r1, r2, r3
 8005442:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005444:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005446:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005448:	f7ff ff04 	bl	8005254 <prvInsertTimerInActiveList>
					break;
 800544c:	e017      	b.n	800547e <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800544e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005450:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005454:	f003 0302 	and.w	r3, r3, #2
 8005458:	2b00      	cmp	r3, #0
 800545a:	d103      	bne.n	8005464 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800545c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800545e:	f000 fbeb 	bl	8005c38 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8005462:	e00c      	b.n	800547e <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005464:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005466:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800546a:	f023 0301 	bic.w	r3, r3, #1
 800546e:	b2da      	uxtb	r2, r3
 8005470:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005472:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8005476:	e002      	b.n	800547e <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8005478:	bf00      	nop
 800547a:	e000      	b.n	800547e <prvProcessReceivedCommands+0x1a6>
					break;
 800547c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800547e:	4b08      	ldr	r3, [pc, #32]	@ (80054a0 <prvProcessReceivedCommands+0x1c8>)
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	1d39      	adds	r1, r7, #4
 8005484:	2200      	movs	r2, #0
 8005486:	4618      	mov	r0, r3
 8005488:	f7fe f958 	bl	800373c <xQueueReceive>
 800548c:	4603      	mov	r3, r0
 800548e:	2b00      	cmp	r3, #0
 8005490:	f47f af26 	bne.w	80052e0 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8005494:	bf00      	nop
 8005496:	bf00      	nop
 8005498:	3730      	adds	r7, #48	@ 0x30
 800549a:	46bd      	mov	sp, r7
 800549c:	bd80      	pop	{r7, pc}
 800549e:	bf00      	nop
 80054a0:	20000df4 	.word	0x20000df4

080054a4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80054a4:	b580      	push	{r7, lr}
 80054a6:	b088      	sub	sp, #32
 80054a8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80054aa:	e049      	b.n	8005540 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80054ac:	4b2e      	ldr	r3, [pc, #184]	@ (8005568 <prvSwitchTimerLists+0xc4>)
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	68db      	ldr	r3, [r3, #12]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80054b6:	4b2c      	ldr	r3, [pc, #176]	@ (8005568 <prvSwitchTimerLists+0xc4>)
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	68db      	ldr	r3, [r3, #12]
 80054bc:	68db      	ldr	r3, [r3, #12]
 80054be:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	3304      	adds	r3, #4
 80054c4:	4618      	mov	r0, r3
 80054c6:	f7fd fdbb 	bl	8003040 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	6a1b      	ldr	r3, [r3, #32]
 80054ce:	68f8      	ldr	r0, [r7, #12]
 80054d0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80054d8:	f003 0304 	and.w	r3, r3, #4
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d02f      	beq.n	8005540 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	699b      	ldr	r3, [r3, #24]
 80054e4:	693a      	ldr	r2, [r7, #16]
 80054e6:	4413      	add	r3, r2
 80054e8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80054ea:	68ba      	ldr	r2, [r7, #8]
 80054ec:	693b      	ldr	r3, [r7, #16]
 80054ee:	429a      	cmp	r2, r3
 80054f0:	d90e      	bls.n	8005510 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	68ba      	ldr	r2, [r7, #8]
 80054f6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	68fa      	ldr	r2, [r7, #12]
 80054fc:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80054fe:	4b1a      	ldr	r3, [pc, #104]	@ (8005568 <prvSwitchTimerLists+0xc4>)
 8005500:	681a      	ldr	r2, [r3, #0]
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	3304      	adds	r3, #4
 8005506:	4619      	mov	r1, r3
 8005508:	4610      	mov	r0, r2
 800550a:	f7fd fd60 	bl	8002fce <vListInsert>
 800550e:	e017      	b.n	8005540 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005510:	2300      	movs	r3, #0
 8005512:	9300      	str	r3, [sp, #0]
 8005514:	2300      	movs	r3, #0
 8005516:	693a      	ldr	r2, [r7, #16]
 8005518:	2100      	movs	r1, #0
 800551a:	68f8      	ldr	r0, [r7, #12]
 800551c:	f7ff fd58 	bl	8004fd0 <xTimerGenericCommand>
 8005520:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	2b00      	cmp	r3, #0
 8005526:	d10b      	bne.n	8005540 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8005528:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800552c:	f383 8811 	msr	BASEPRI, r3
 8005530:	f3bf 8f6f 	isb	sy
 8005534:	f3bf 8f4f 	dsb	sy
 8005538:	603b      	str	r3, [r7, #0]
}
 800553a:	bf00      	nop
 800553c:	bf00      	nop
 800553e:	e7fd      	b.n	800553c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005540:	4b09      	ldr	r3, [pc, #36]	@ (8005568 <prvSwitchTimerLists+0xc4>)
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	2b00      	cmp	r3, #0
 8005548:	d1b0      	bne.n	80054ac <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800554a:	4b07      	ldr	r3, [pc, #28]	@ (8005568 <prvSwitchTimerLists+0xc4>)
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8005550:	4b06      	ldr	r3, [pc, #24]	@ (800556c <prvSwitchTimerLists+0xc8>)
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	4a04      	ldr	r2, [pc, #16]	@ (8005568 <prvSwitchTimerLists+0xc4>)
 8005556:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8005558:	4a04      	ldr	r2, [pc, #16]	@ (800556c <prvSwitchTimerLists+0xc8>)
 800555a:	697b      	ldr	r3, [r7, #20]
 800555c:	6013      	str	r3, [r2, #0]
}
 800555e:	bf00      	nop
 8005560:	3718      	adds	r7, #24
 8005562:	46bd      	mov	sp, r7
 8005564:	bd80      	pop	{r7, pc}
 8005566:	bf00      	nop
 8005568:	20000dec 	.word	0x20000dec
 800556c:	20000df0 	.word	0x20000df0

08005570 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8005570:	b580      	push	{r7, lr}
 8005572:	b082      	sub	sp, #8
 8005574:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8005576:	f000 f96f 	bl	8005858 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800557a:	4b15      	ldr	r3, [pc, #84]	@ (80055d0 <prvCheckForValidListAndQueue+0x60>)
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	2b00      	cmp	r3, #0
 8005580:	d120      	bne.n	80055c4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8005582:	4814      	ldr	r0, [pc, #80]	@ (80055d4 <prvCheckForValidListAndQueue+0x64>)
 8005584:	f7fd fcd2 	bl	8002f2c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8005588:	4813      	ldr	r0, [pc, #76]	@ (80055d8 <prvCheckForValidListAndQueue+0x68>)
 800558a:	f7fd fccf 	bl	8002f2c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800558e:	4b13      	ldr	r3, [pc, #76]	@ (80055dc <prvCheckForValidListAndQueue+0x6c>)
 8005590:	4a10      	ldr	r2, [pc, #64]	@ (80055d4 <prvCheckForValidListAndQueue+0x64>)
 8005592:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8005594:	4b12      	ldr	r3, [pc, #72]	@ (80055e0 <prvCheckForValidListAndQueue+0x70>)
 8005596:	4a10      	ldr	r2, [pc, #64]	@ (80055d8 <prvCheckForValidListAndQueue+0x68>)
 8005598:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800559a:	2300      	movs	r3, #0
 800559c:	9300      	str	r3, [sp, #0]
 800559e:	4b11      	ldr	r3, [pc, #68]	@ (80055e4 <prvCheckForValidListAndQueue+0x74>)
 80055a0:	4a11      	ldr	r2, [pc, #68]	@ (80055e8 <prvCheckForValidListAndQueue+0x78>)
 80055a2:	2110      	movs	r1, #16
 80055a4:	200a      	movs	r0, #10
 80055a6:	f7fd fddf 	bl	8003168 <xQueueGenericCreateStatic>
 80055aa:	4603      	mov	r3, r0
 80055ac:	4a08      	ldr	r2, [pc, #32]	@ (80055d0 <prvCheckForValidListAndQueue+0x60>)
 80055ae:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80055b0:	4b07      	ldr	r3, [pc, #28]	@ (80055d0 <prvCheckForValidListAndQueue+0x60>)
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d005      	beq.n	80055c4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80055b8:	4b05      	ldr	r3, [pc, #20]	@ (80055d0 <prvCheckForValidListAndQueue+0x60>)
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	490b      	ldr	r1, [pc, #44]	@ (80055ec <prvCheckForValidListAndQueue+0x7c>)
 80055be:	4618      	mov	r0, r3
 80055c0:	f7fe fbfa 	bl	8003db8 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80055c4:	f000 f97a 	bl	80058bc <vPortExitCritical>
}
 80055c8:	bf00      	nop
 80055ca:	46bd      	mov	sp, r7
 80055cc:	bd80      	pop	{r7, pc}
 80055ce:	bf00      	nop
 80055d0:	20000df4 	.word	0x20000df4
 80055d4:	20000dc4 	.word	0x20000dc4
 80055d8:	20000dd8 	.word	0x20000dd8
 80055dc:	20000dec 	.word	0x20000dec
 80055e0:	20000df0 	.word	0x20000df0
 80055e4:	20000ea0 	.word	0x20000ea0
 80055e8:	20000e00 	.word	0x20000e00
 80055ec:	08006f48 	.word	0x08006f48

080055f0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80055f0:	b480      	push	{r7}
 80055f2:	b085      	sub	sp, #20
 80055f4:	af00      	add	r7, sp, #0
 80055f6:	60f8      	str	r0, [r7, #12]
 80055f8:	60b9      	str	r1, [r7, #8]
 80055fa:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	3b04      	subs	r3, #4
 8005600:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8005608:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	3b04      	subs	r3, #4
 800560e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8005610:	68bb      	ldr	r3, [r7, #8]
 8005612:	f023 0201 	bic.w	r2, r3, #1
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	3b04      	subs	r3, #4
 800561e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005620:	4a0c      	ldr	r2, [pc, #48]	@ (8005654 <pxPortInitialiseStack+0x64>)
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	3b14      	subs	r3, #20
 800562a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800562c:	687a      	ldr	r2, [r7, #4]
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	3b04      	subs	r3, #4
 8005636:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	f06f 0202 	mvn.w	r2, #2
 800563e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	3b20      	subs	r3, #32
 8005644:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8005646:	68fb      	ldr	r3, [r7, #12]
}
 8005648:	4618      	mov	r0, r3
 800564a:	3714      	adds	r7, #20
 800564c:	46bd      	mov	sp, r7
 800564e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005652:	4770      	bx	lr
 8005654:	08005659 	.word	0x08005659

08005658 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005658:	b480      	push	{r7}
 800565a:	b085      	sub	sp, #20
 800565c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800565e:	2300      	movs	r3, #0
 8005660:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8005662:	4b13      	ldr	r3, [pc, #76]	@ (80056b0 <prvTaskExitError+0x58>)
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	f1b3 3fff 	cmp.w	r3, #4294967295
 800566a:	d00b      	beq.n	8005684 <prvTaskExitError+0x2c>
	__asm volatile
 800566c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005670:	f383 8811 	msr	BASEPRI, r3
 8005674:	f3bf 8f6f 	isb	sy
 8005678:	f3bf 8f4f 	dsb	sy
 800567c:	60fb      	str	r3, [r7, #12]
}
 800567e:	bf00      	nop
 8005680:	bf00      	nop
 8005682:	e7fd      	b.n	8005680 <prvTaskExitError+0x28>
	__asm volatile
 8005684:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005688:	f383 8811 	msr	BASEPRI, r3
 800568c:	f3bf 8f6f 	isb	sy
 8005690:	f3bf 8f4f 	dsb	sy
 8005694:	60bb      	str	r3, [r7, #8]
}
 8005696:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8005698:	bf00      	nop
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	2b00      	cmp	r3, #0
 800569e:	d0fc      	beq.n	800569a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80056a0:	bf00      	nop
 80056a2:	bf00      	nop
 80056a4:	3714      	adds	r7, #20
 80056a6:	46bd      	mov	sp, r7
 80056a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ac:	4770      	bx	lr
 80056ae:	bf00      	nop
 80056b0:	2000000c 	.word	0x2000000c
	...

080056c0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80056c0:	4b07      	ldr	r3, [pc, #28]	@ (80056e0 <pxCurrentTCBConst2>)
 80056c2:	6819      	ldr	r1, [r3, #0]
 80056c4:	6808      	ldr	r0, [r1, #0]
 80056c6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80056ca:	f380 8809 	msr	PSP, r0
 80056ce:	f3bf 8f6f 	isb	sy
 80056d2:	f04f 0000 	mov.w	r0, #0
 80056d6:	f380 8811 	msr	BASEPRI, r0
 80056da:	4770      	bx	lr
 80056dc:	f3af 8000 	nop.w

080056e0 <pxCurrentTCBConst2>:
 80056e0:	200008c4 	.word	0x200008c4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80056e4:	bf00      	nop
 80056e6:	bf00      	nop

080056e8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80056e8:	4808      	ldr	r0, [pc, #32]	@ (800570c <prvPortStartFirstTask+0x24>)
 80056ea:	6800      	ldr	r0, [r0, #0]
 80056ec:	6800      	ldr	r0, [r0, #0]
 80056ee:	f380 8808 	msr	MSP, r0
 80056f2:	f04f 0000 	mov.w	r0, #0
 80056f6:	f380 8814 	msr	CONTROL, r0
 80056fa:	b662      	cpsie	i
 80056fc:	b661      	cpsie	f
 80056fe:	f3bf 8f4f 	dsb	sy
 8005702:	f3bf 8f6f 	isb	sy
 8005706:	df00      	svc	0
 8005708:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800570a:	bf00      	nop
 800570c:	e000ed08 	.word	0xe000ed08

08005710 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005710:	b580      	push	{r7, lr}
 8005712:	b086      	sub	sp, #24
 8005714:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8005716:	4b47      	ldr	r3, [pc, #284]	@ (8005834 <xPortStartScheduler+0x124>)
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	4a47      	ldr	r2, [pc, #284]	@ (8005838 <xPortStartScheduler+0x128>)
 800571c:	4293      	cmp	r3, r2
 800571e:	d10b      	bne.n	8005738 <xPortStartScheduler+0x28>
	__asm volatile
 8005720:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005724:	f383 8811 	msr	BASEPRI, r3
 8005728:	f3bf 8f6f 	isb	sy
 800572c:	f3bf 8f4f 	dsb	sy
 8005730:	60fb      	str	r3, [r7, #12]
}
 8005732:	bf00      	nop
 8005734:	bf00      	nop
 8005736:	e7fd      	b.n	8005734 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8005738:	4b3e      	ldr	r3, [pc, #248]	@ (8005834 <xPortStartScheduler+0x124>)
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	4a3f      	ldr	r2, [pc, #252]	@ (800583c <xPortStartScheduler+0x12c>)
 800573e:	4293      	cmp	r3, r2
 8005740:	d10b      	bne.n	800575a <xPortStartScheduler+0x4a>
	__asm volatile
 8005742:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005746:	f383 8811 	msr	BASEPRI, r3
 800574a:	f3bf 8f6f 	isb	sy
 800574e:	f3bf 8f4f 	dsb	sy
 8005752:	613b      	str	r3, [r7, #16]
}
 8005754:	bf00      	nop
 8005756:	bf00      	nop
 8005758:	e7fd      	b.n	8005756 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800575a:	4b39      	ldr	r3, [pc, #228]	@ (8005840 <xPortStartScheduler+0x130>)
 800575c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800575e:	697b      	ldr	r3, [r7, #20]
 8005760:	781b      	ldrb	r3, [r3, #0]
 8005762:	b2db      	uxtb	r3, r3
 8005764:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005766:	697b      	ldr	r3, [r7, #20]
 8005768:	22ff      	movs	r2, #255	@ 0xff
 800576a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800576c:	697b      	ldr	r3, [r7, #20]
 800576e:	781b      	ldrb	r3, [r3, #0]
 8005770:	b2db      	uxtb	r3, r3
 8005772:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005774:	78fb      	ldrb	r3, [r7, #3]
 8005776:	b2db      	uxtb	r3, r3
 8005778:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800577c:	b2da      	uxtb	r2, r3
 800577e:	4b31      	ldr	r3, [pc, #196]	@ (8005844 <xPortStartScheduler+0x134>)
 8005780:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8005782:	4b31      	ldr	r3, [pc, #196]	@ (8005848 <xPortStartScheduler+0x138>)
 8005784:	2207      	movs	r2, #7
 8005786:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005788:	e009      	b.n	800579e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800578a:	4b2f      	ldr	r3, [pc, #188]	@ (8005848 <xPortStartScheduler+0x138>)
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	3b01      	subs	r3, #1
 8005790:	4a2d      	ldr	r2, [pc, #180]	@ (8005848 <xPortStartScheduler+0x138>)
 8005792:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005794:	78fb      	ldrb	r3, [r7, #3]
 8005796:	b2db      	uxtb	r3, r3
 8005798:	005b      	lsls	r3, r3, #1
 800579a:	b2db      	uxtb	r3, r3
 800579c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800579e:	78fb      	ldrb	r3, [r7, #3]
 80057a0:	b2db      	uxtb	r3, r3
 80057a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80057a6:	2b80      	cmp	r3, #128	@ 0x80
 80057a8:	d0ef      	beq.n	800578a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80057aa:	4b27      	ldr	r3, [pc, #156]	@ (8005848 <xPortStartScheduler+0x138>)
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	f1c3 0307 	rsb	r3, r3, #7
 80057b2:	2b04      	cmp	r3, #4
 80057b4:	d00b      	beq.n	80057ce <xPortStartScheduler+0xbe>
	__asm volatile
 80057b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057ba:	f383 8811 	msr	BASEPRI, r3
 80057be:	f3bf 8f6f 	isb	sy
 80057c2:	f3bf 8f4f 	dsb	sy
 80057c6:	60bb      	str	r3, [r7, #8]
}
 80057c8:	bf00      	nop
 80057ca:	bf00      	nop
 80057cc:	e7fd      	b.n	80057ca <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80057ce:	4b1e      	ldr	r3, [pc, #120]	@ (8005848 <xPortStartScheduler+0x138>)
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	021b      	lsls	r3, r3, #8
 80057d4:	4a1c      	ldr	r2, [pc, #112]	@ (8005848 <xPortStartScheduler+0x138>)
 80057d6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80057d8:	4b1b      	ldr	r3, [pc, #108]	@ (8005848 <xPortStartScheduler+0x138>)
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80057e0:	4a19      	ldr	r2, [pc, #100]	@ (8005848 <xPortStartScheduler+0x138>)
 80057e2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	b2da      	uxtb	r2, r3
 80057e8:	697b      	ldr	r3, [r7, #20]
 80057ea:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80057ec:	4b17      	ldr	r3, [pc, #92]	@ (800584c <xPortStartScheduler+0x13c>)
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	4a16      	ldr	r2, [pc, #88]	@ (800584c <xPortStartScheduler+0x13c>)
 80057f2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80057f6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80057f8:	4b14      	ldr	r3, [pc, #80]	@ (800584c <xPortStartScheduler+0x13c>)
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	4a13      	ldr	r2, [pc, #76]	@ (800584c <xPortStartScheduler+0x13c>)
 80057fe:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8005802:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8005804:	f000 f8da 	bl	80059bc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8005808:	4b11      	ldr	r3, [pc, #68]	@ (8005850 <xPortStartScheduler+0x140>)
 800580a:	2200      	movs	r2, #0
 800580c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800580e:	f000 f8f9 	bl	8005a04 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8005812:	4b10      	ldr	r3, [pc, #64]	@ (8005854 <xPortStartScheduler+0x144>)
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	4a0f      	ldr	r2, [pc, #60]	@ (8005854 <xPortStartScheduler+0x144>)
 8005818:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800581c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800581e:	f7ff ff63 	bl	80056e8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8005822:	f7fe ff2b 	bl	800467c <vTaskSwitchContext>
	prvTaskExitError();
 8005826:	f7ff ff17 	bl	8005658 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800582a:	2300      	movs	r3, #0
}
 800582c:	4618      	mov	r0, r3
 800582e:	3718      	adds	r7, #24
 8005830:	46bd      	mov	sp, r7
 8005832:	bd80      	pop	{r7, pc}
 8005834:	e000ed00 	.word	0xe000ed00
 8005838:	410fc271 	.word	0x410fc271
 800583c:	410fc270 	.word	0x410fc270
 8005840:	e000e400 	.word	0xe000e400
 8005844:	20000ef0 	.word	0x20000ef0
 8005848:	20000ef4 	.word	0x20000ef4
 800584c:	e000ed20 	.word	0xe000ed20
 8005850:	2000000c 	.word	0x2000000c
 8005854:	e000ef34 	.word	0xe000ef34

08005858 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005858:	b480      	push	{r7}
 800585a:	b083      	sub	sp, #12
 800585c:	af00      	add	r7, sp, #0
	__asm volatile
 800585e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005862:	f383 8811 	msr	BASEPRI, r3
 8005866:	f3bf 8f6f 	isb	sy
 800586a:	f3bf 8f4f 	dsb	sy
 800586e:	607b      	str	r3, [r7, #4]
}
 8005870:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8005872:	4b10      	ldr	r3, [pc, #64]	@ (80058b4 <vPortEnterCritical+0x5c>)
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	3301      	adds	r3, #1
 8005878:	4a0e      	ldr	r2, [pc, #56]	@ (80058b4 <vPortEnterCritical+0x5c>)
 800587a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800587c:	4b0d      	ldr	r3, [pc, #52]	@ (80058b4 <vPortEnterCritical+0x5c>)
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	2b01      	cmp	r3, #1
 8005882:	d110      	bne.n	80058a6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005884:	4b0c      	ldr	r3, [pc, #48]	@ (80058b8 <vPortEnterCritical+0x60>)
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	b2db      	uxtb	r3, r3
 800588a:	2b00      	cmp	r3, #0
 800588c:	d00b      	beq.n	80058a6 <vPortEnterCritical+0x4e>
	__asm volatile
 800588e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005892:	f383 8811 	msr	BASEPRI, r3
 8005896:	f3bf 8f6f 	isb	sy
 800589a:	f3bf 8f4f 	dsb	sy
 800589e:	603b      	str	r3, [r7, #0]
}
 80058a0:	bf00      	nop
 80058a2:	bf00      	nop
 80058a4:	e7fd      	b.n	80058a2 <vPortEnterCritical+0x4a>
	}
}
 80058a6:	bf00      	nop
 80058a8:	370c      	adds	r7, #12
 80058aa:	46bd      	mov	sp, r7
 80058ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058b0:	4770      	bx	lr
 80058b2:	bf00      	nop
 80058b4:	2000000c 	.word	0x2000000c
 80058b8:	e000ed04 	.word	0xe000ed04

080058bc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80058bc:	b480      	push	{r7}
 80058be:	b083      	sub	sp, #12
 80058c0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80058c2:	4b12      	ldr	r3, [pc, #72]	@ (800590c <vPortExitCritical+0x50>)
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d10b      	bne.n	80058e2 <vPortExitCritical+0x26>
	__asm volatile
 80058ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058ce:	f383 8811 	msr	BASEPRI, r3
 80058d2:	f3bf 8f6f 	isb	sy
 80058d6:	f3bf 8f4f 	dsb	sy
 80058da:	607b      	str	r3, [r7, #4]
}
 80058dc:	bf00      	nop
 80058de:	bf00      	nop
 80058e0:	e7fd      	b.n	80058de <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80058e2:	4b0a      	ldr	r3, [pc, #40]	@ (800590c <vPortExitCritical+0x50>)
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	3b01      	subs	r3, #1
 80058e8:	4a08      	ldr	r2, [pc, #32]	@ (800590c <vPortExitCritical+0x50>)
 80058ea:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80058ec:	4b07      	ldr	r3, [pc, #28]	@ (800590c <vPortExitCritical+0x50>)
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d105      	bne.n	8005900 <vPortExitCritical+0x44>
 80058f4:	2300      	movs	r3, #0
 80058f6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80058f8:	683b      	ldr	r3, [r7, #0]
 80058fa:	f383 8811 	msr	BASEPRI, r3
}
 80058fe:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8005900:	bf00      	nop
 8005902:	370c      	adds	r7, #12
 8005904:	46bd      	mov	sp, r7
 8005906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800590a:	4770      	bx	lr
 800590c:	2000000c 	.word	0x2000000c

08005910 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005910:	f3ef 8009 	mrs	r0, PSP
 8005914:	f3bf 8f6f 	isb	sy
 8005918:	4b15      	ldr	r3, [pc, #84]	@ (8005970 <pxCurrentTCBConst>)
 800591a:	681a      	ldr	r2, [r3, #0]
 800591c:	f01e 0f10 	tst.w	lr, #16
 8005920:	bf08      	it	eq
 8005922:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005926:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800592a:	6010      	str	r0, [r2, #0]
 800592c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8005930:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8005934:	f380 8811 	msr	BASEPRI, r0
 8005938:	f3bf 8f4f 	dsb	sy
 800593c:	f3bf 8f6f 	isb	sy
 8005940:	f7fe fe9c 	bl	800467c <vTaskSwitchContext>
 8005944:	f04f 0000 	mov.w	r0, #0
 8005948:	f380 8811 	msr	BASEPRI, r0
 800594c:	bc09      	pop	{r0, r3}
 800594e:	6819      	ldr	r1, [r3, #0]
 8005950:	6808      	ldr	r0, [r1, #0]
 8005952:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005956:	f01e 0f10 	tst.w	lr, #16
 800595a:	bf08      	it	eq
 800595c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8005960:	f380 8809 	msr	PSP, r0
 8005964:	f3bf 8f6f 	isb	sy
 8005968:	4770      	bx	lr
 800596a:	bf00      	nop
 800596c:	f3af 8000 	nop.w

08005970 <pxCurrentTCBConst>:
 8005970:	200008c4 	.word	0x200008c4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8005974:	bf00      	nop
 8005976:	bf00      	nop

08005978 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005978:	b580      	push	{r7, lr}
 800597a:	b082      	sub	sp, #8
 800597c:	af00      	add	r7, sp, #0
	__asm volatile
 800597e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005982:	f383 8811 	msr	BASEPRI, r3
 8005986:	f3bf 8f6f 	isb	sy
 800598a:	f3bf 8f4f 	dsb	sy
 800598e:	607b      	str	r3, [r7, #4]
}
 8005990:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005992:	f7fe fdb9 	bl	8004508 <xTaskIncrementTick>
 8005996:	4603      	mov	r3, r0
 8005998:	2b00      	cmp	r3, #0
 800599a:	d003      	beq.n	80059a4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800599c:	4b06      	ldr	r3, [pc, #24]	@ (80059b8 <xPortSysTickHandler+0x40>)
 800599e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80059a2:	601a      	str	r2, [r3, #0]
 80059a4:	2300      	movs	r3, #0
 80059a6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80059a8:	683b      	ldr	r3, [r7, #0]
 80059aa:	f383 8811 	msr	BASEPRI, r3
}
 80059ae:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80059b0:	bf00      	nop
 80059b2:	3708      	adds	r7, #8
 80059b4:	46bd      	mov	sp, r7
 80059b6:	bd80      	pop	{r7, pc}
 80059b8:	e000ed04 	.word	0xe000ed04

080059bc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80059bc:	b480      	push	{r7}
 80059be:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80059c0:	4b0b      	ldr	r3, [pc, #44]	@ (80059f0 <vPortSetupTimerInterrupt+0x34>)
 80059c2:	2200      	movs	r2, #0
 80059c4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80059c6:	4b0b      	ldr	r3, [pc, #44]	@ (80059f4 <vPortSetupTimerInterrupt+0x38>)
 80059c8:	2200      	movs	r2, #0
 80059ca:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80059cc:	4b0a      	ldr	r3, [pc, #40]	@ (80059f8 <vPortSetupTimerInterrupt+0x3c>)
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	4a0a      	ldr	r2, [pc, #40]	@ (80059fc <vPortSetupTimerInterrupt+0x40>)
 80059d2:	fba2 2303 	umull	r2, r3, r2, r3
 80059d6:	099b      	lsrs	r3, r3, #6
 80059d8:	4a09      	ldr	r2, [pc, #36]	@ (8005a00 <vPortSetupTimerInterrupt+0x44>)
 80059da:	3b01      	subs	r3, #1
 80059dc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80059de:	4b04      	ldr	r3, [pc, #16]	@ (80059f0 <vPortSetupTimerInterrupt+0x34>)
 80059e0:	2207      	movs	r2, #7
 80059e2:	601a      	str	r2, [r3, #0]
}
 80059e4:	bf00      	nop
 80059e6:	46bd      	mov	sp, r7
 80059e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ec:	4770      	bx	lr
 80059ee:	bf00      	nop
 80059f0:	e000e010 	.word	0xe000e010
 80059f4:	e000e018 	.word	0xe000e018
 80059f8:	20000000 	.word	0x20000000
 80059fc:	10624dd3 	.word	0x10624dd3
 8005a00:	e000e014 	.word	0xe000e014

08005a04 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8005a04:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8005a14 <vPortEnableVFP+0x10>
 8005a08:	6801      	ldr	r1, [r0, #0]
 8005a0a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8005a0e:	6001      	str	r1, [r0, #0]
 8005a10:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8005a12:	bf00      	nop
 8005a14:	e000ed88 	.word	0xe000ed88

08005a18 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8005a18:	b480      	push	{r7}
 8005a1a:	b085      	sub	sp, #20
 8005a1c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8005a1e:	f3ef 8305 	mrs	r3, IPSR
 8005a22:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	2b0f      	cmp	r3, #15
 8005a28:	d915      	bls.n	8005a56 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8005a2a:	4a18      	ldr	r2, [pc, #96]	@ (8005a8c <vPortValidateInterruptPriority+0x74>)
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	4413      	add	r3, r2
 8005a30:	781b      	ldrb	r3, [r3, #0]
 8005a32:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8005a34:	4b16      	ldr	r3, [pc, #88]	@ (8005a90 <vPortValidateInterruptPriority+0x78>)
 8005a36:	781b      	ldrb	r3, [r3, #0]
 8005a38:	7afa      	ldrb	r2, [r7, #11]
 8005a3a:	429a      	cmp	r2, r3
 8005a3c:	d20b      	bcs.n	8005a56 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8005a3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a42:	f383 8811 	msr	BASEPRI, r3
 8005a46:	f3bf 8f6f 	isb	sy
 8005a4a:	f3bf 8f4f 	dsb	sy
 8005a4e:	607b      	str	r3, [r7, #4]
}
 8005a50:	bf00      	nop
 8005a52:	bf00      	nop
 8005a54:	e7fd      	b.n	8005a52 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8005a56:	4b0f      	ldr	r3, [pc, #60]	@ (8005a94 <vPortValidateInterruptPriority+0x7c>)
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8005a5e:	4b0e      	ldr	r3, [pc, #56]	@ (8005a98 <vPortValidateInterruptPriority+0x80>)
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	429a      	cmp	r2, r3
 8005a64:	d90b      	bls.n	8005a7e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8005a66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a6a:	f383 8811 	msr	BASEPRI, r3
 8005a6e:	f3bf 8f6f 	isb	sy
 8005a72:	f3bf 8f4f 	dsb	sy
 8005a76:	603b      	str	r3, [r7, #0]
}
 8005a78:	bf00      	nop
 8005a7a:	bf00      	nop
 8005a7c:	e7fd      	b.n	8005a7a <vPortValidateInterruptPriority+0x62>
	}
 8005a7e:	bf00      	nop
 8005a80:	3714      	adds	r7, #20
 8005a82:	46bd      	mov	sp, r7
 8005a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a88:	4770      	bx	lr
 8005a8a:	bf00      	nop
 8005a8c:	e000e3f0 	.word	0xe000e3f0
 8005a90:	20000ef0 	.word	0x20000ef0
 8005a94:	e000ed0c 	.word	0xe000ed0c
 8005a98:	20000ef4 	.word	0x20000ef4

08005a9c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8005a9c:	b580      	push	{r7, lr}
 8005a9e:	b08a      	sub	sp, #40	@ 0x28
 8005aa0:	af00      	add	r7, sp, #0
 8005aa2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005aa4:	2300      	movs	r3, #0
 8005aa6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8005aa8:	f7fe fc72 	bl	8004390 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8005aac:	4b5c      	ldr	r3, [pc, #368]	@ (8005c20 <pvPortMalloc+0x184>)
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d101      	bne.n	8005ab8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005ab4:	f000 f924 	bl	8005d00 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005ab8:	4b5a      	ldr	r3, [pc, #360]	@ (8005c24 <pvPortMalloc+0x188>)
 8005aba:	681a      	ldr	r2, [r3, #0]
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	4013      	ands	r3, r2
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	f040 8095 	bne.w	8005bf0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d01e      	beq.n	8005b0a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8005acc:	2208      	movs	r2, #8
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	4413      	add	r3, r2
 8005ad2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	f003 0307 	and.w	r3, r3, #7
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d015      	beq.n	8005b0a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	f023 0307 	bic.w	r3, r3, #7
 8005ae4:	3308      	adds	r3, #8
 8005ae6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	f003 0307 	and.w	r3, r3, #7
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d00b      	beq.n	8005b0a <pvPortMalloc+0x6e>
	__asm volatile
 8005af2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005af6:	f383 8811 	msr	BASEPRI, r3
 8005afa:	f3bf 8f6f 	isb	sy
 8005afe:	f3bf 8f4f 	dsb	sy
 8005b02:	617b      	str	r3, [r7, #20]
}
 8005b04:	bf00      	nop
 8005b06:	bf00      	nop
 8005b08:	e7fd      	b.n	8005b06 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d06f      	beq.n	8005bf0 <pvPortMalloc+0x154>
 8005b10:	4b45      	ldr	r3, [pc, #276]	@ (8005c28 <pvPortMalloc+0x18c>)
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	687a      	ldr	r2, [r7, #4]
 8005b16:	429a      	cmp	r2, r3
 8005b18:	d86a      	bhi.n	8005bf0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8005b1a:	4b44      	ldr	r3, [pc, #272]	@ (8005c2c <pvPortMalloc+0x190>)
 8005b1c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8005b1e:	4b43      	ldr	r3, [pc, #268]	@ (8005c2c <pvPortMalloc+0x190>)
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005b24:	e004      	b.n	8005b30 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8005b26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b28:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8005b2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005b30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b32:	685b      	ldr	r3, [r3, #4]
 8005b34:	687a      	ldr	r2, [r7, #4]
 8005b36:	429a      	cmp	r2, r3
 8005b38:	d903      	bls.n	8005b42 <pvPortMalloc+0xa6>
 8005b3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d1f1      	bne.n	8005b26 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8005b42:	4b37      	ldr	r3, [pc, #220]	@ (8005c20 <pvPortMalloc+0x184>)
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b48:	429a      	cmp	r2, r3
 8005b4a:	d051      	beq.n	8005bf0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005b4c:	6a3b      	ldr	r3, [r7, #32]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	2208      	movs	r2, #8
 8005b52:	4413      	add	r3, r2
 8005b54:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005b56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b58:	681a      	ldr	r2, [r3, #0]
 8005b5a:	6a3b      	ldr	r3, [r7, #32]
 8005b5c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005b5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b60:	685a      	ldr	r2, [r3, #4]
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	1ad2      	subs	r2, r2, r3
 8005b66:	2308      	movs	r3, #8
 8005b68:	005b      	lsls	r3, r3, #1
 8005b6a:	429a      	cmp	r2, r3
 8005b6c:	d920      	bls.n	8005bb0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8005b6e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	4413      	add	r3, r2
 8005b74:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005b76:	69bb      	ldr	r3, [r7, #24]
 8005b78:	f003 0307 	and.w	r3, r3, #7
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d00b      	beq.n	8005b98 <pvPortMalloc+0xfc>
	__asm volatile
 8005b80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b84:	f383 8811 	msr	BASEPRI, r3
 8005b88:	f3bf 8f6f 	isb	sy
 8005b8c:	f3bf 8f4f 	dsb	sy
 8005b90:	613b      	str	r3, [r7, #16]
}
 8005b92:	bf00      	nop
 8005b94:	bf00      	nop
 8005b96:	e7fd      	b.n	8005b94 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005b98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b9a:	685a      	ldr	r2, [r3, #4]
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	1ad2      	subs	r2, r2, r3
 8005ba0:	69bb      	ldr	r3, [r7, #24]
 8005ba2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8005ba4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ba6:	687a      	ldr	r2, [r7, #4]
 8005ba8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8005baa:	69b8      	ldr	r0, [r7, #24]
 8005bac:	f000 f90a 	bl	8005dc4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005bb0:	4b1d      	ldr	r3, [pc, #116]	@ (8005c28 <pvPortMalloc+0x18c>)
 8005bb2:	681a      	ldr	r2, [r3, #0]
 8005bb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bb6:	685b      	ldr	r3, [r3, #4]
 8005bb8:	1ad3      	subs	r3, r2, r3
 8005bba:	4a1b      	ldr	r2, [pc, #108]	@ (8005c28 <pvPortMalloc+0x18c>)
 8005bbc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005bbe:	4b1a      	ldr	r3, [pc, #104]	@ (8005c28 <pvPortMalloc+0x18c>)
 8005bc0:	681a      	ldr	r2, [r3, #0]
 8005bc2:	4b1b      	ldr	r3, [pc, #108]	@ (8005c30 <pvPortMalloc+0x194>)
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	429a      	cmp	r2, r3
 8005bc8:	d203      	bcs.n	8005bd2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005bca:	4b17      	ldr	r3, [pc, #92]	@ (8005c28 <pvPortMalloc+0x18c>)
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	4a18      	ldr	r2, [pc, #96]	@ (8005c30 <pvPortMalloc+0x194>)
 8005bd0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005bd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bd4:	685a      	ldr	r2, [r3, #4]
 8005bd6:	4b13      	ldr	r3, [pc, #76]	@ (8005c24 <pvPortMalloc+0x188>)
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	431a      	orrs	r2, r3
 8005bdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bde:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005be0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005be2:	2200      	movs	r2, #0
 8005be4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8005be6:	4b13      	ldr	r3, [pc, #76]	@ (8005c34 <pvPortMalloc+0x198>)
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	3301      	adds	r3, #1
 8005bec:	4a11      	ldr	r2, [pc, #68]	@ (8005c34 <pvPortMalloc+0x198>)
 8005bee:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005bf0:	f7fe fbdc 	bl	80043ac <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005bf4:	69fb      	ldr	r3, [r7, #28]
 8005bf6:	f003 0307 	and.w	r3, r3, #7
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d00b      	beq.n	8005c16 <pvPortMalloc+0x17a>
	__asm volatile
 8005bfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c02:	f383 8811 	msr	BASEPRI, r3
 8005c06:	f3bf 8f6f 	isb	sy
 8005c0a:	f3bf 8f4f 	dsb	sy
 8005c0e:	60fb      	str	r3, [r7, #12]
}
 8005c10:	bf00      	nop
 8005c12:	bf00      	nop
 8005c14:	e7fd      	b.n	8005c12 <pvPortMalloc+0x176>
	return pvReturn;
 8005c16:	69fb      	ldr	r3, [r7, #28]
}
 8005c18:	4618      	mov	r0, r3
 8005c1a:	3728      	adds	r7, #40	@ 0x28
 8005c1c:	46bd      	mov	sp, r7
 8005c1e:	bd80      	pop	{r7, pc}
 8005c20:	20004b00 	.word	0x20004b00
 8005c24:	20004b14 	.word	0x20004b14
 8005c28:	20004b04 	.word	0x20004b04
 8005c2c:	20004af8 	.word	0x20004af8
 8005c30:	20004b08 	.word	0x20004b08
 8005c34:	20004b0c 	.word	0x20004b0c

08005c38 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005c38:	b580      	push	{r7, lr}
 8005c3a:	b086      	sub	sp, #24
 8005c3c:	af00      	add	r7, sp, #0
 8005c3e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d04f      	beq.n	8005cea <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8005c4a:	2308      	movs	r3, #8
 8005c4c:	425b      	negs	r3, r3
 8005c4e:	697a      	ldr	r2, [r7, #20]
 8005c50:	4413      	add	r3, r2
 8005c52:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8005c54:	697b      	ldr	r3, [r7, #20]
 8005c56:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005c58:	693b      	ldr	r3, [r7, #16]
 8005c5a:	685a      	ldr	r2, [r3, #4]
 8005c5c:	4b25      	ldr	r3, [pc, #148]	@ (8005cf4 <vPortFree+0xbc>)
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	4013      	ands	r3, r2
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d10b      	bne.n	8005c7e <vPortFree+0x46>
	__asm volatile
 8005c66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c6a:	f383 8811 	msr	BASEPRI, r3
 8005c6e:	f3bf 8f6f 	isb	sy
 8005c72:	f3bf 8f4f 	dsb	sy
 8005c76:	60fb      	str	r3, [r7, #12]
}
 8005c78:	bf00      	nop
 8005c7a:	bf00      	nop
 8005c7c:	e7fd      	b.n	8005c7a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005c7e:	693b      	ldr	r3, [r7, #16]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d00b      	beq.n	8005c9e <vPortFree+0x66>
	__asm volatile
 8005c86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c8a:	f383 8811 	msr	BASEPRI, r3
 8005c8e:	f3bf 8f6f 	isb	sy
 8005c92:	f3bf 8f4f 	dsb	sy
 8005c96:	60bb      	str	r3, [r7, #8]
}
 8005c98:	bf00      	nop
 8005c9a:	bf00      	nop
 8005c9c:	e7fd      	b.n	8005c9a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8005c9e:	693b      	ldr	r3, [r7, #16]
 8005ca0:	685a      	ldr	r2, [r3, #4]
 8005ca2:	4b14      	ldr	r3, [pc, #80]	@ (8005cf4 <vPortFree+0xbc>)
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	4013      	ands	r3, r2
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d01e      	beq.n	8005cea <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8005cac:	693b      	ldr	r3, [r7, #16]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d11a      	bne.n	8005cea <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005cb4:	693b      	ldr	r3, [r7, #16]
 8005cb6:	685a      	ldr	r2, [r3, #4]
 8005cb8:	4b0e      	ldr	r3, [pc, #56]	@ (8005cf4 <vPortFree+0xbc>)
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	43db      	mvns	r3, r3
 8005cbe:	401a      	ands	r2, r3
 8005cc0:	693b      	ldr	r3, [r7, #16]
 8005cc2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005cc4:	f7fe fb64 	bl	8004390 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005cc8:	693b      	ldr	r3, [r7, #16]
 8005cca:	685a      	ldr	r2, [r3, #4]
 8005ccc:	4b0a      	ldr	r3, [pc, #40]	@ (8005cf8 <vPortFree+0xc0>)
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	4413      	add	r3, r2
 8005cd2:	4a09      	ldr	r2, [pc, #36]	@ (8005cf8 <vPortFree+0xc0>)
 8005cd4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005cd6:	6938      	ldr	r0, [r7, #16]
 8005cd8:	f000 f874 	bl	8005dc4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8005cdc:	4b07      	ldr	r3, [pc, #28]	@ (8005cfc <vPortFree+0xc4>)
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	3301      	adds	r3, #1
 8005ce2:	4a06      	ldr	r2, [pc, #24]	@ (8005cfc <vPortFree+0xc4>)
 8005ce4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8005ce6:	f7fe fb61 	bl	80043ac <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8005cea:	bf00      	nop
 8005cec:	3718      	adds	r7, #24
 8005cee:	46bd      	mov	sp, r7
 8005cf0:	bd80      	pop	{r7, pc}
 8005cf2:	bf00      	nop
 8005cf4:	20004b14 	.word	0x20004b14
 8005cf8:	20004b04 	.word	0x20004b04
 8005cfc:	20004b10 	.word	0x20004b10

08005d00 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005d00:	b480      	push	{r7}
 8005d02:	b085      	sub	sp, #20
 8005d04:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8005d06:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8005d0a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005d0c:	4b27      	ldr	r3, [pc, #156]	@ (8005dac <prvHeapInit+0xac>)
 8005d0e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	f003 0307 	and.w	r3, r3, #7
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d00c      	beq.n	8005d34 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	3307      	adds	r3, #7
 8005d1e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	f023 0307 	bic.w	r3, r3, #7
 8005d26:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8005d28:	68ba      	ldr	r2, [r7, #8]
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	1ad3      	subs	r3, r2, r3
 8005d2e:	4a1f      	ldr	r2, [pc, #124]	@ (8005dac <prvHeapInit+0xac>)
 8005d30:	4413      	add	r3, r2
 8005d32:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8005d38:	4a1d      	ldr	r2, [pc, #116]	@ (8005db0 <prvHeapInit+0xb0>)
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8005d3e:	4b1c      	ldr	r3, [pc, #112]	@ (8005db0 <prvHeapInit+0xb0>)
 8005d40:	2200      	movs	r2, #0
 8005d42:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	68ba      	ldr	r2, [r7, #8]
 8005d48:	4413      	add	r3, r2
 8005d4a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8005d4c:	2208      	movs	r2, #8
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	1a9b      	subs	r3, r3, r2
 8005d52:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	f023 0307 	bic.w	r3, r3, #7
 8005d5a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	4a15      	ldr	r2, [pc, #84]	@ (8005db4 <prvHeapInit+0xb4>)
 8005d60:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8005d62:	4b14      	ldr	r3, [pc, #80]	@ (8005db4 <prvHeapInit+0xb4>)
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	2200      	movs	r2, #0
 8005d68:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8005d6a:	4b12      	ldr	r3, [pc, #72]	@ (8005db4 <prvHeapInit+0xb4>)
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	2200      	movs	r2, #0
 8005d70:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8005d76:	683b      	ldr	r3, [r7, #0]
 8005d78:	68fa      	ldr	r2, [r7, #12]
 8005d7a:	1ad2      	subs	r2, r2, r3
 8005d7c:	683b      	ldr	r3, [r7, #0]
 8005d7e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005d80:	4b0c      	ldr	r3, [pc, #48]	@ (8005db4 <prvHeapInit+0xb4>)
 8005d82:	681a      	ldr	r2, [r3, #0]
 8005d84:	683b      	ldr	r3, [r7, #0]
 8005d86:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005d88:	683b      	ldr	r3, [r7, #0]
 8005d8a:	685b      	ldr	r3, [r3, #4]
 8005d8c:	4a0a      	ldr	r2, [pc, #40]	@ (8005db8 <prvHeapInit+0xb8>)
 8005d8e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005d90:	683b      	ldr	r3, [r7, #0]
 8005d92:	685b      	ldr	r3, [r3, #4]
 8005d94:	4a09      	ldr	r2, [pc, #36]	@ (8005dbc <prvHeapInit+0xbc>)
 8005d96:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005d98:	4b09      	ldr	r3, [pc, #36]	@ (8005dc0 <prvHeapInit+0xc0>)
 8005d9a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8005d9e:	601a      	str	r2, [r3, #0]
}
 8005da0:	bf00      	nop
 8005da2:	3714      	adds	r7, #20
 8005da4:	46bd      	mov	sp, r7
 8005da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005daa:	4770      	bx	lr
 8005dac:	20000ef8 	.word	0x20000ef8
 8005db0:	20004af8 	.word	0x20004af8
 8005db4:	20004b00 	.word	0x20004b00
 8005db8:	20004b08 	.word	0x20004b08
 8005dbc:	20004b04 	.word	0x20004b04
 8005dc0:	20004b14 	.word	0x20004b14

08005dc4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005dc4:	b480      	push	{r7}
 8005dc6:	b085      	sub	sp, #20
 8005dc8:	af00      	add	r7, sp, #0
 8005dca:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005dcc:	4b28      	ldr	r3, [pc, #160]	@ (8005e70 <prvInsertBlockIntoFreeList+0xac>)
 8005dce:	60fb      	str	r3, [r7, #12]
 8005dd0:	e002      	b.n	8005dd8 <prvInsertBlockIntoFreeList+0x14>
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	60fb      	str	r3, [r7, #12]
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	687a      	ldr	r2, [r7, #4]
 8005dde:	429a      	cmp	r2, r3
 8005de0:	d8f7      	bhi.n	8005dd2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	685b      	ldr	r3, [r3, #4]
 8005dea:	68ba      	ldr	r2, [r7, #8]
 8005dec:	4413      	add	r3, r2
 8005dee:	687a      	ldr	r2, [r7, #4]
 8005df0:	429a      	cmp	r2, r3
 8005df2:	d108      	bne.n	8005e06 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	685a      	ldr	r2, [r3, #4]
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	685b      	ldr	r3, [r3, #4]
 8005dfc:	441a      	add	r2, r3
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	685b      	ldr	r3, [r3, #4]
 8005e0e:	68ba      	ldr	r2, [r7, #8]
 8005e10:	441a      	add	r2, r3
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	429a      	cmp	r2, r3
 8005e18:	d118      	bne.n	8005e4c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	681a      	ldr	r2, [r3, #0]
 8005e1e:	4b15      	ldr	r3, [pc, #84]	@ (8005e74 <prvInsertBlockIntoFreeList+0xb0>)
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	429a      	cmp	r2, r3
 8005e24:	d00d      	beq.n	8005e42 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	685a      	ldr	r2, [r3, #4]
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	685b      	ldr	r3, [r3, #4]
 8005e30:	441a      	add	r2, r3
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	681a      	ldr	r2, [r3, #0]
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	601a      	str	r2, [r3, #0]
 8005e40:	e008      	b.n	8005e54 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8005e42:	4b0c      	ldr	r3, [pc, #48]	@ (8005e74 <prvInsertBlockIntoFreeList+0xb0>)
 8005e44:	681a      	ldr	r2, [r3, #0]
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	601a      	str	r2, [r3, #0]
 8005e4a:	e003      	b.n	8005e54 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	681a      	ldr	r2, [r3, #0]
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005e54:	68fa      	ldr	r2, [r7, #12]
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	429a      	cmp	r2, r3
 8005e5a:	d002      	beq.n	8005e62 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	687a      	ldr	r2, [r7, #4]
 8005e60:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005e62:	bf00      	nop
 8005e64:	3714      	adds	r7, #20
 8005e66:	46bd      	mov	sp, r7
 8005e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e6c:	4770      	bx	lr
 8005e6e:	bf00      	nop
 8005e70:	20004af8 	.word	0x20004af8
 8005e74:	20004b00 	.word	0x20004b00

08005e78 <std>:
 8005e78:	2300      	movs	r3, #0
 8005e7a:	b510      	push	{r4, lr}
 8005e7c:	4604      	mov	r4, r0
 8005e7e:	e9c0 3300 	strd	r3, r3, [r0]
 8005e82:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005e86:	6083      	str	r3, [r0, #8]
 8005e88:	8181      	strh	r1, [r0, #12]
 8005e8a:	6643      	str	r3, [r0, #100]	@ 0x64
 8005e8c:	81c2      	strh	r2, [r0, #14]
 8005e8e:	6183      	str	r3, [r0, #24]
 8005e90:	4619      	mov	r1, r3
 8005e92:	2208      	movs	r2, #8
 8005e94:	305c      	adds	r0, #92	@ 0x5c
 8005e96:	f000 f906 	bl	80060a6 <memset>
 8005e9a:	4b0d      	ldr	r3, [pc, #52]	@ (8005ed0 <std+0x58>)
 8005e9c:	6263      	str	r3, [r4, #36]	@ 0x24
 8005e9e:	4b0d      	ldr	r3, [pc, #52]	@ (8005ed4 <std+0x5c>)
 8005ea0:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005ea2:	4b0d      	ldr	r3, [pc, #52]	@ (8005ed8 <std+0x60>)
 8005ea4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005ea6:	4b0d      	ldr	r3, [pc, #52]	@ (8005edc <std+0x64>)
 8005ea8:	6323      	str	r3, [r4, #48]	@ 0x30
 8005eaa:	4b0d      	ldr	r3, [pc, #52]	@ (8005ee0 <std+0x68>)
 8005eac:	6224      	str	r4, [r4, #32]
 8005eae:	429c      	cmp	r4, r3
 8005eb0:	d006      	beq.n	8005ec0 <std+0x48>
 8005eb2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005eb6:	4294      	cmp	r4, r2
 8005eb8:	d002      	beq.n	8005ec0 <std+0x48>
 8005eba:	33d0      	adds	r3, #208	@ 0xd0
 8005ebc:	429c      	cmp	r4, r3
 8005ebe:	d105      	bne.n	8005ecc <std+0x54>
 8005ec0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005ec4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005ec8:	f000 b9c4 	b.w	8006254 <__retarget_lock_init_recursive>
 8005ecc:	bd10      	pop	{r4, pc}
 8005ece:	bf00      	nop
 8005ed0:	08006021 	.word	0x08006021
 8005ed4:	08006043 	.word	0x08006043
 8005ed8:	0800607b 	.word	0x0800607b
 8005edc:	0800609f 	.word	0x0800609f
 8005ee0:	20004b18 	.word	0x20004b18

08005ee4 <stdio_exit_handler>:
 8005ee4:	4a02      	ldr	r2, [pc, #8]	@ (8005ef0 <stdio_exit_handler+0xc>)
 8005ee6:	4903      	ldr	r1, [pc, #12]	@ (8005ef4 <stdio_exit_handler+0x10>)
 8005ee8:	4803      	ldr	r0, [pc, #12]	@ (8005ef8 <stdio_exit_handler+0x14>)
 8005eea:	f000 b869 	b.w	8005fc0 <_fwalk_sglue>
 8005eee:	bf00      	nop
 8005ef0:	20000010 	.word	0x20000010
 8005ef4:	08006b0d 	.word	0x08006b0d
 8005ef8:	20000020 	.word	0x20000020

08005efc <cleanup_stdio>:
 8005efc:	6841      	ldr	r1, [r0, #4]
 8005efe:	4b0c      	ldr	r3, [pc, #48]	@ (8005f30 <cleanup_stdio+0x34>)
 8005f00:	4299      	cmp	r1, r3
 8005f02:	b510      	push	{r4, lr}
 8005f04:	4604      	mov	r4, r0
 8005f06:	d001      	beq.n	8005f0c <cleanup_stdio+0x10>
 8005f08:	f000 fe00 	bl	8006b0c <_fflush_r>
 8005f0c:	68a1      	ldr	r1, [r4, #8]
 8005f0e:	4b09      	ldr	r3, [pc, #36]	@ (8005f34 <cleanup_stdio+0x38>)
 8005f10:	4299      	cmp	r1, r3
 8005f12:	d002      	beq.n	8005f1a <cleanup_stdio+0x1e>
 8005f14:	4620      	mov	r0, r4
 8005f16:	f000 fdf9 	bl	8006b0c <_fflush_r>
 8005f1a:	68e1      	ldr	r1, [r4, #12]
 8005f1c:	4b06      	ldr	r3, [pc, #24]	@ (8005f38 <cleanup_stdio+0x3c>)
 8005f1e:	4299      	cmp	r1, r3
 8005f20:	d004      	beq.n	8005f2c <cleanup_stdio+0x30>
 8005f22:	4620      	mov	r0, r4
 8005f24:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005f28:	f000 bdf0 	b.w	8006b0c <_fflush_r>
 8005f2c:	bd10      	pop	{r4, pc}
 8005f2e:	bf00      	nop
 8005f30:	20004b18 	.word	0x20004b18
 8005f34:	20004b80 	.word	0x20004b80
 8005f38:	20004be8 	.word	0x20004be8

08005f3c <global_stdio_init.part.0>:
 8005f3c:	b510      	push	{r4, lr}
 8005f3e:	4b0b      	ldr	r3, [pc, #44]	@ (8005f6c <global_stdio_init.part.0+0x30>)
 8005f40:	4c0b      	ldr	r4, [pc, #44]	@ (8005f70 <global_stdio_init.part.0+0x34>)
 8005f42:	4a0c      	ldr	r2, [pc, #48]	@ (8005f74 <global_stdio_init.part.0+0x38>)
 8005f44:	601a      	str	r2, [r3, #0]
 8005f46:	4620      	mov	r0, r4
 8005f48:	2200      	movs	r2, #0
 8005f4a:	2104      	movs	r1, #4
 8005f4c:	f7ff ff94 	bl	8005e78 <std>
 8005f50:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005f54:	2201      	movs	r2, #1
 8005f56:	2109      	movs	r1, #9
 8005f58:	f7ff ff8e 	bl	8005e78 <std>
 8005f5c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005f60:	2202      	movs	r2, #2
 8005f62:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005f66:	2112      	movs	r1, #18
 8005f68:	f7ff bf86 	b.w	8005e78 <std>
 8005f6c:	20004c50 	.word	0x20004c50
 8005f70:	20004b18 	.word	0x20004b18
 8005f74:	08005ee5 	.word	0x08005ee5

08005f78 <__sfp_lock_acquire>:
 8005f78:	4801      	ldr	r0, [pc, #4]	@ (8005f80 <__sfp_lock_acquire+0x8>)
 8005f7a:	f000 b96c 	b.w	8006256 <__retarget_lock_acquire_recursive>
 8005f7e:	bf00      	nop
 8005f80:	20004c59 	.word	0x20004c59

08005f84 <__sfp_lock_release>:
 8005f84:	4801      	ldr	r0, [pc, #4]	@ (8005f8c <__sfp_lock_release+0x8>)
 8005f86:	f000 b967 	b.w	8006258 <__retarget_lock_release_recursive>
 8005f8a:	bf00      	nop
 8005f8c:	20004c59 	.word	0x20004c59

08005f90 <__sinit>:
 8005f90:	b510      	push	{r4, lr}
 8005f92:	4604      	mov	r4, r0
 8005f94:	f7ff fff0 	bl	8005f78 <__sfp_lock_acquire>
 8005f98:	6a23      	ldr	r3, [r4, #32]
 8005f9a:	b11b      	cbz	r3, 8005fa4 <__sinit+0x14>
 8005f9c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005fa0:	f7ff bff0 	b.w	8005f84 <__sfp_lock_release>
 8005fa4:	4b04      	ldr	r3, [pc, #16]	@ (8005fb8 <__sinit+0x28>)
 8005fa6:	6223      	str	r3, [r4, #32]
 8005fa8:	4b04      	ldr	r3, [pc, #16]	@ (8005fbc <__sinit+0x2c>)
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d1f5      	bne.n	8005f9c <__sinit+0xc>
 8005fb0:	f7ff ffc4 	bl	8005f3c <global_stdio_init.part.0>
 8005fb4:	e7f2      	b.n	8005f9c <__sinit+0xc>
 8005fb6:	bf00      	nop
 8005fb8:	08005efd 	.word	0x08005efd
 8005fbc:	20004c50 	.word	0x20004c50

08005fc0 <_fwalk_sglue>:
 8005fc0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005fc4:	4607      	mov	r7, r0
 8005fc6:	4688      	mov	r8, r1
 8005fc8:	4614      	mov	r4, r2
 8005fca:	2600      	movs	r6, #0
 8005fcc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005fd0:	f1b9 0901 	subs.w	r9, r9, #1
 8005fd4:	d505      	bpl.n	8005fe2 <_fwalk_sglue+0x22>
 8005fd6:	6824      	ldr	r4, [r4, #0]
 8005fd8:	2c00      	cmp	r4, #0
 8005fda:	d1f7      	bne.n	8005fcc <_fwalk_sglue+0xc>
 8005fdc:	4630      	mov	r0, r6
 8005fde:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005fe2:	89ab      	ldrh	r3, [r5, #12]
 8005fe4:	2b01      	cmp	r3, #1
 8005fe6:	d907      	bls.n	8005ff8 <_fwalk_sglue+0x38>
 8005fe8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005fec:	3301      	adds	r3, #1
 8005fee:	d003      	beq.n	8005ff8 <_fwalk_sglue+0x38>
 8005ff0:	4629      	mov	r1, r5
 8005ff2:	4638      	mov	r0, r7
 8005ff4:	47c0      	blx	r8
 8005ff6:	4306      	orrs	r6, r0
 8005ff8:	3568      	adds	r5, #104	@ 0x68
 8005ffa:	e7e9      	b.n	8005fd0 <_fwalk_sglue+0x10>

08005ffc <iprintf>:
 8005ffc:	b40f      	push	{r0, r1, r2, r3}
 8005ffe:	b507      	push	{r0, r1, r2, lr}
 8006000:	4906      	ldr	r1, [pc, #24]	@ (800601c <iprintf+0x20>)
 8006002:	ab04      	add	r3, sp, #16
 8006004:	6808      	ldr	r0, [r1, #0]
 8006006:	f853 2b04 	ldr.w	r2, [r3], #4
 800600a:	6881      	ldr	r1, [r0, #8]
 800600c:	9301      	str	r3, [sp, #4]
 800600e:	f000 fa55 	bl	80064bc <_vfiprintf_r>
 8006012:	b003      	add	sp, #12
 8006014:	f85d eb04 	ldr.w	lr, [sp], #4
 8006018:	b004      	add	sp, #16
 800601a:	4770      	bx	lr
 800601c:	2000001c 	.word	0x2000001c

08006020 <__sread>:
 8006020:	b510      	push	{r4, lr}
 8006022:	460c      	mov	r4, r1
 8006024:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006028:	f000 f8c6 	bl	80061b8 <_read_r>
 800602c:	2800      	cmp	r0, #0
 800602e:	bfab      	itete	ge
 8006030:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006032:	89a3      	ldrhlt	r3, [r4, #12]
 8006034:	181b      	addge	r3, r3, r0
 8006036:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800603a:	bfac      	ite	ge
 800603c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800603e:	81a3      	strhlt	r3, [r4, #12]
 8006040:	bd10      	pop	{r4, pc}

08006042 <__swrite>:
 8006042:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006046:	461f      	mov	r7, r3
 8006048:	898b      	ldrh	r3, [r1, #12]
 800604a:	05db      	lsls	r3, r3, #23
 800604c:	4605      	mov	r5, r0
 800604e:	460c      	mov	r4, r1
 8006050:	4616      	mov	r6, r2
 8006052:	d505      	bpl.n	8006060 <__swrite+0x1e>
 8006054:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006058:	2302      	movs	r3, #2
 800605a:	2200      	movs	r2, #0
 800605c:	f000 f89a 	bl	8006194 <_lseek_r>
 8006060:	89a3      	ldrh	r3, [r4, #12]
 8006062:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006066:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800606a:	81a3      	strh	r3, [r4, #12]
 800606c:	4632      	mov	r2, r6
 800606e:	463b      	mov	r3, r7
 8006070:	4628      	mov	r0, r5
 8006072:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006076:	f000 b8b1 	b.w	80061dc <_write_r>

0800607a <__sseek>:
 800607a:	b510      	push	{r4, lr}
 800607c:	460c      	mov	r4, r1
 800607e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006082:	f000 f887 	bl	8006194 <_lseek_r>
 8006086:	1c43      	adds	r3, r0, #1
 8006088:	89a3      	ldrh	r3, [r4, #12]
 800608a:	bf15      	itete	ne
 800608c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800608e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006092:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006096:	81a3      	strheq	r3, [r4, #12]
 8006098:	bf18      	it	ne
 800609a:	81a3      	strhne	r3, [r4, #12]
 800609c:	bd10      	pop	{r4, pc}

0800609e <__sclose>:
 800609e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80060a2:	f000 b809 	b.w	80060b8 <_close_r>

080060a6 <memset>:
 80060a6:	4402      	add	r2, r0
 80060a8:	4603      	mov	r3, r0
 80060aa:	4293      	cmp	r3, r2
 80060ac:	d100      	bne.n	80060b0 <memset+0xa>
 80060ae:	4770      	bx	lr
 80060b0:	f803 1b01 	strb.w	r1, [r3], #1
 80060b4:	e7f9      	b.n	80060aa <memset+0x4>
	...

080060b8 <_close_r>:
 80060b8:	b538      	push	{r3, r4, r5, lr}
 80060ba:	4d06      	ldr	r5, [pc, #24]	@ (80060d4 <_close_r+0x1c>)
 80060bc:	2300      	movs	r3, #0
 80060be:	4604      	mov	r4, r0
 80060c0:	4608      	mov	r0, r1
 80060c2:	602b      	str	r3, [r5, #0]
 80060c4:	f7fa fe1f 	bl	8000d06 <_close>
 80060c8:	1c43      	adds	r3, r0, #1
 80060ca:	d102      	bne.n	80060d2 <_close_r+0x1a>
 80060cc:	682b      	ldr	r3, [r5, #0]
 80060ce:	b103      	cbz	r3, 80060d2 <_close_r+0x1a>
 80060d0:	6023      	str	r3, [r4, #0]
 80060d2:	bd38      	pop	{r3, r4, r5, pc}
 80060d4:	20004c54 	.word	0x20004c54

080060d8 <_reclaim_reent>:
 80060d8:	4b2d      	ldr	r3, [pc, #180]	@ (8006190 <_reclaim_reent+0xb8>)
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	4283      	cmp	r3, r0
 80060de:	b570      	push	{r4, r5, r6, lr}
 80060e0:	4604      	mov	r4, r0
 80060e2:	d053      	beq.n	800618c <_reclaim_reent+0xb4>
 80060e4:	69c3      	ldr	r3, [r0, #28]
 80060e6:	b31b      	cbz	r3, 8006130 <_reclaim_reent+0x58>
 80060e8:	68db      	ldr	r3, [r3, #12]
 80060ea:	b163      	cbz	r3, 8006106 <_reclaim_reent+0x2e>
 80060ec:	2500      	movs	r5, #0
 80060ee:	69e3      	ldr	r3, [r4, #28]
 80060f0:	68db      	ldr	r3, [r3, #12]
 80060f2:	5959      	ldr	r1, [r3, r5]
 80060f4:	b9b1      	cbnz	r1, 8006124 <_reclaim_reent+0x4c>
 80060f6:	3504      	adds	r5, #4
 80060f8:	2d80      	cmp	r5, #128	@ 0x80
 80060fa:	d1f8      	bne.n	80060ee <_reclaim_reent+0x16>
 80060fc:	69e3      	ldr	r3, [r4, #28]
 80060fe:	4620      	mov	r0, r4
 8006100:	68d9      	ldr	r1, [r3, #12]
 8006102:	f000 f8b9 	bl	8006278 <_free_r>
 8006106:	69e3      	ldr	r3, [r4, #28]
 8006108:	6819      	ldr	r1, [r3, #0]
 800610a:	b111      	cbz	r1, 8006112 <_reclaim_reent+0x3a>
 800610c:	4620      	mov	r0, r4
 800610e:	f000 f8b3 	bl	8006278 <_free_r>
 8006112:	69e3      	ldr	r3, [r4, #28]
 8006114:	689d      	ldr	r5, [r3, #8]
 8006116:	b15d      	cbz	r5, 8006130 <_reclaim_reent+0x58>
 8006118:	4629      	mov	r1, r5
 800611a:	4620      	mov	r0, r4
 800611c:	682d      	ldr	r5, [r5, #0]
 800611e:	f000 f8ab 	bl	8006278 <_free_r>
 8006122:	e7f8      	b.n	8006116 <_reclaim_reent+0x3e>
 8006124:	680e      	ldr	r6, [r1, #0]
 8006126:	4620      	mov	r0, r4
 8006128:	f000 f8a6 	bl	8006278 <_free_r>
 800612c:	4631      	mov	r1, r6
 800612e:	e7e1      	b.n	80060f4 <_reclaim_reent+0x1c>
 8006130:	6961      	ldr	r1, [r4, #20]
 8006132:	b111      	cbz	r1, 800613a <_reclaim_reent+0x62>
 8006134:	4620      	mov	r0, r4
 8006136:	f000 f89f 	bl	8006278 <_free_r>
 800613a:	69e1      	ldr	r1, [r4, #28]
 800613c:	b111      	cbz	r1, 8006144 <_reclaim_reent+0x6c>
 800613e:	4620      	mov	r0, r4
 8006140:	f000 f89a 	bl	8006278 <_free_r>
 8006144:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8006146:	b111      	cbz	r1, 800614e <_reclaim_reent+0x76>
 8006148:	4620      	mov	r0, r4
 800614a:	f000 f895 	bl	8006278 <_free_r>
 800614e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006150:	b111      	cbz	r1, 8006158 <_reclaim_reent+0x80>
 8006152:	4620      	mov	r0, r4
 8006154:	f000 f890 	bl	8006278 <_free_r>
 8006158:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800615a:	b111      	cbz	r1, 8006162 <_reclaim_reent+0x8a>
 800615c:	4620      	mov	r0, r4
 800615e:	f000 f88b 	bl	8006278 <_free_r>
 8006162:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8006164:	b111      	cbz	r1, 800616c <_reclaim_reent+0x94>
 8006166:	4620      	mov	r0, r4
 8006168:	f000 f886 	bl	8006278 <_free_r>
 800616c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800616e:	b111      	cbz	r1, 8006176 <_reclaim_reent+0x9e>
 8006170:	4620      	mov	r0, r4
 8006172:	f000 f881 	bl	8006278 <_free_r>
 8006176:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8006178:	b111      	cbz	r1, 8006180 <_reclaim_reent+0xa8>
 800617a:	4620      	mov	r0, r4
 800617c:	f000 f87c 	bl	8006278 <_free_r>
 8006180:	6a23      	ldr	r3, [r4, #32]
 8006182:	b11b      	cbz	r3, 800618c <_reclaim_reent+0xb4>
 8006184:	4620      	mov	r0, r4
 8006186:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800618a:	4718      	bx	r3
 800618c:	bd70      	pop	{r4, r5, r6, pc}
 800618e:	bf00      	nop
 8006190:	2000001c 	.word	0x2000001c

08006194 <_lseek_r>:
 8006194:	b538      	push	{r3, r4, r5, lr}
 8006196:	4d07      	ldr	r5, [pc, #28]	@ (80061b4 <_lseek_r+0x20>)
 8006198:	4604      	mov	r4, r0
 800619a:	4608      	mov	r0, r1
 800619c:	4611      	mov	r1, r2
 800619e:	2200      	movs	r2, #0
 80061a0:	602a      	str	r2, [r5, #0]
 80061a2:	461a      	mov	r2, r3
 80061a4:	f7fa fdd6 	bl	8000d54 <_lseek>
 80061a8:	1c43      	adds	r3, r0, #1
 80061aa:	d102      	bne.n	80061b2 <_lseek_r+0x1e>
 80061ac:	682b      	ldr	r3, [r5, #0]
 80061ae:	b103      	cbz	r3, 80061b2 <_lseek_r+0x1e>
 80061b0:	6023      	str	r3, [r4, #0]
 80061b2:	bd38      	pop	{r3, r4, r5, pc}
 80061b4:	20004c54 	.word	0x20004c54

080061b8 <_read_r>:
 80061b8:	b538      	push	{r3, r4, r5, lr}
 80061ba:	4d07      	ldr	r5, [pc, #28]	@ (80061d8 <_read_r+0x20>)
 80061bc:	4604      	mov	r4, r0
 80061be:	4608      	mov	r0, r1
 80061c0:	4611      	mov	r1, r2
 80061c2:	2200      	movs	r2, #0
 80061c4:	602a      	str	r2, [r5, #0]
 80061c6:	461a      	mov	r2, r3
 80061c8:	f7fa fd64 	bl	8000c94 <_read>
 80061cc:	1c43      	adds	r3, r0, #1
 80061ce:	d102      	bne.n	80061d6 <_read_r+0x1e>
 80061d0:	682b      	ldr	r3, [r5, #0]
 80061d2:	b103      	cbz	r3, 80061d6 <_read_r+0x1e>
 80061d4:	6023      	str	r3, [r4, #0]
 80061d6:	bd38      	pop	{r3, r4, r5, pc}
 80061d8:	20004c54 	.word	0x20004c54

080061dc <_write_r>:
 80061dc:	b538      	push	{r3, r4, r5, lr}
 80061de:	4d07      	ldr	r5, [pc, #28]	@ (80061fc <_write_r+0x20>)
 80061e0:	4604      	mov	r4, r0
 80061e2:	4608      	mov	r0, r1
 80061e4:	4611      	mov	r1, r2
 80061e6:	2200      	movs	r2, #0
 80061e8:	602a      	str	r2, [r5, #0]
 80061ea:	461a      	mov	r2, r3
 80061ec:	f7fa fd6f 	bl	8000cce <_write>
 80061f0:	1c43      	adds	r3, r0, #1
 80061f2:	d102      	bne.n	80061fa <_write_r+0x1e>
 80061f4:	682b      	ldr	r3, [r5, #0]
 80061f6:	b103      	cbz	r3, 80061fa <_write_r+0x1e>
 80061f8:	6023      	str	r3, [r4, #0]
 80061fa:	bd38      	pop	{r3, r4, r5, pc}
 80061fc:	20004c54 	.word	0x20004c54

08006200 <__errno>:
 8006200:	4b01      	ldr	r3, [pc, #4]	@ (8006208 <__errno+0x8>)
 8006202:	6818      	ldr	r0, [r3, #0]
 8006204:	4770      	bx	lr
 8006206:	bf00      	nop
 8006208:	2000001c 	.word	0x2000001c

0800620c <__libc_init_array>:
 800620c:	b570      	push	{r4, r5, r6, lr}
 800620e:	4d0d      	ldr	r5, [pc, #52]	@ (8006244 <__libc_init_array+0x38>)
 8006210:	4c0d      	ldr	r4, [pc, #52]	@ (8006248 <__libc_init_array+0x3c>)
 8006212:	1b64      	subs	r4, r4, r5
 8006214:	10a4      	asrs	r4, r4, #2
 8006216:	2600      	movs	r6, #0
 8006218:	42a6      	cmp	r6, r4
 800621a:	d109      	bne.n	8006230 <__libc_init_array+0x24>
 800621c:	4d0b      	ldr	r5, [pc, #44]	@ (800624c <__libc_init_array+0x40>)
 800621e:	4c0c      	ldr	r4, [pc, #48]	@ (8006250 <__libc_init_array+0x44>)
 8006220:	f000 fdc4 	bl	8006dac <_init>
 8006224:	1b64      	subs	r4, r4, r5
 8006226:	10a4      	asrs	r4, r4, #2
 8006228:	2600      	movs	r6, #0
 800622a:	42a6      	cmp	r6, r4
 800622c:	d105      	bne.n	800623a <__libc_init_array+0x2e>
 800622e:	bd70      	pop	{r4, r5, r6, pc}
 8006230:	f855 3b04 	ldr.w	r3, [r5], #4
 8006234:	4798      	blx	r3
 8006236:	3601      	adds	r6, #1
 8006238:	e7ee      	b.n	8006218 <__libc_init_array+0xc>
 800623a:	f855 3b04 	ldr.w	r3, [r5], #4
 800623e:	4798      	blx	r3
 8006240:	3601      	adds	r6, #1
 8006242:	e7f2      	b.n	800622a <__libc_init_array+0x1e>
 8006244:	08007020 	.word	0x08007020
 8006248:	08007020 	.word	0x08007020
 800624c:	08007020 	.word	0x08007020
 8006250:	08007024 	.word	0x08007024

08006254 <__retarget_lock_init_recursive>:
 8006254:	4770      	bx	lr

08006256 <__retarget_lock_acquire_recursive>:
 8006256:	4770      	bx	lr

08006258 <__retarget_lock_release_recursive>:
 8006258:	4770      	bx	lr

0800625a <memcpy>:
 800625a:	440a      	add	r2, r1
 800625c:	4291      	cmp	r1, r2
 800625e:	f100 33ff 	add.w	r3, r0, #4294967295
 8006262:	d100      	bne.n	8006266 <memcpy+0xc>
 8006264:	4770      	bx	lr
 8006266:	b510      	push	{r4, lr}
 8006268:	f811 4b01 	ldrb.w	r4, [r1], #1
 800626c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006270:	4291      	cmp	r1, r2
 8006272:	d1f9      	bne.n	8006268 <memcpy+0xe>
 8006274:	bd10      	pop	{r4, pc}
	...

08006278 <_free_r>:
 8006278:	b538      	push	{r3, r4, r5, lr}
 800627a:	4605      	mov	r5, r0
 800627c:	2900      	cmp	r1, #0
 800627e:	d041      	beq.n	8006304 <_free_r+0x8c>
 8006280:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006284:	1f0c      	subs	r4, r1, #4
 8006286:	2b00      	cmp	r3, #0
 8006288:	bfb8      	it	lt
 800628a:	18e4      	addlt	r4, r4, r3
 800628c:	f000 f8e0 	bl	8006450 <__malloc_lock>
 8006290:	4a1d      	ldr	r2, [pc, #116]	@ (8006308 <_free_r+0x90>)
 8006292:	6813      	ldr	r3, [r2, #0]
 8006294:	b933      	cbnz	r3, 80062a4 <_free_r+0x2c>
 8006296:	6063      	str	r3, [r4, #4]
 8006298:	6014      	str	r4, [r2, #0]
 800629a:	4628      	mov	r0, r5
 800629c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80062a0:	f000 b8dc 	b.w	800645c <__malloc_unlock>
 80062a4:	42a3      	cmp	r3, r4
 80062a6:	d908      	bls.n	80062ba <_free_r+0x42>
 80062a8:	6820      	ldr	r0, [r4, #0]
 80062aa:	1821      	adds	r1, r4, r0
 80062ac:	428b      	cmp	r3, r1
 80062ae:	bf01      	itttt	eq
 80062b0:	6819      	ldreq	r1, [r3, #0]
 80062b2:	685b      	ldreq	r3, [r3, #4]
 80062b4:	1809      	addeq	r1, r1, r0
 80062b6:	6021      	streq	r1, [r4, #0]
 80062b8:	e7ed      	b.n	8006296 <_free_r+0x1e>
 80062ba:	461a      	mov	r2, r3
 80062bc:	685b      	ldr	r3, [r3, #4]
 80062be:	b10b      	cbz	r3, 80062c4 <_free_r+0x4c>
 80062c0:	42a3      	cmp	r3, r4
 80062c2:	d9fa      	bls.n	80062ba <_free_r+0x42>
 80062c4:	6811      	ldr	r1, [r2, #0]
 80062c6:	1850      	adds	r0, r2, r1
 80062c8:	42a0      	cmp	r0, r4
 80062ca:	d10b      	bne.n	80062e4 <_free_r+0x6c>
 80062cc:	6820      	ldr	r0, [r4, #0]
 80062ce:	4401      	add	r1, r0
 80062d0:	1850      	adds	r0, r2, r1
 80062d2:	4283      	cmp	r3, r0
 80062d4:	6011      	str	r1, [r2, #0]
 80062d6:	d1e0      	bne.n	800629a <_free_r+0x22>
 80062d8:	6818      	ldr	r0, [r3, #0]
 80062da:	685b      	ldr	r3, [r3, #4]
 80062dc:	6053      	str	r3, [r2, #4]
 80062de:	4408      	add	r0, r1
 80062e0:	6010      	str	r0, [r2, #0]
 80062e2:	e7da      	b.n	800629a <_free_r+0x22>
 80062e4:	d902      	bls.n	80062ec <_free_r+0x74>
 80062e6:	230c      	movs	r3, #12
 80062e8:	602b      	str	r3, [r5, #0]
 80062ea:	e7d6      	b.n	800629a <_free_r+0x22>
 80062ec:	6820      	ldr	r0, [r4, #0]
 80062ee:	1821      	adds	r1, r4, r0
 80062f0:	428b      	cmp	r3, r1
 80062f2:	bf04      	itt	eq
 80062f4:	6819      	ldreq	r1, [r3, #0]
 80062f6:	685b      	ldreq	r3, [r3, #4]
 80062f8:	6063      	str	r3, [r4, #4]
 80062fa:	bf04      	itt	eq
 80062fc:	1809      	addeq	r1, r1, r0
 80062fe:	6021      	streq	r1, [r4, #0]
 8006300:	6054      	str	r4, [r2, #4]
 8006302:	e7ca      	b.n	800629a <_free_r+0x22>
 8006304:	bd38      	pop	{r3, r4, r5, pc}
 8006306:	bf00      	nop
 8006308:	20004c60 	.word	0x20004c60

0800630c <sbrk_aligned>:
 800630c:	b570      	push	{r4, r5, r6, lr}
 800630e:	4e0f      	ldr	r6, [pc, #60]	@ (800634c <sbrk_aligned+0x40>)
 8006310:	460c      	mov	r4, r1
 8006312:	6831      	ldr	r1, [r6, #0]
 8006314:	4605      	mov	r5, r0
 8006316:	b911      	cbnz	r1, 800631e <sbrk_aligned+0x12>
 8006318:	f000 fcb4 	bl	8006c84 <_sbrk_r>
 800631c:	6030      	str	r0, [r6, #0]
 800631e:	4621      	mov	r1, r4
 8006320:	4628      	mov	r0, r5
 8006322:	f000 fcaf 	bl	8006c84 <_sbrk_r>
 8006326:	1c43      	adds	r3, r0, #1
 8006328:	d103      	bne.n	8006332 <sbrk_aligned+0x26>
 800632a:	f04f 34ff 	mov.w	r4, #4294967295
 800632e:	4620      	mov	r0, r4
 8006330:	bd70      	pop	{r4, r5, r6, pc}
 8006332:	1cc4      	adds	r4, r0, #3
 8006334:	f024 0403 	bic.w	r4, r4, #3
 8006338:	42a0      	cmp	r0, r4
 800633a:	d0f8      	beq.n	800632e <sbrk_aligned+0x22>
 800633c:	1a21      	subs	r1, r4, r0
 800633e:	4628      	mov	r0, r5
 8006340:	f000 fca0 	bl	8006c84 <_sbrk_r>
 8006344:	3001      	adds	r0, #1
 8006346:	d1f2      	bne.n	800632e <sbrk_aligned+0x22>
 8006348:	e7ef      	b.n	800632a <sbrk_aligned+0x1e>
 800634a:	bf00      	nop
 800634c:	20004c5c 	.word	0x20004c5c

08006350 <_malloc_r>:
 8006350:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006354:	1ccd      	adds	r5, r1, #3
 8006356:	f025 0503 	bic.w	r5, r5, #3
 800635a:	3508      	adds	r5, #8
 800635c:	2d0c      	cmp	r5, #12
 800635e:	bf38      	it	cc
 8006360:	250c      	movcc	r5, #12
 8006362:	2d00      	cmp	r5, #0
 8006364:	4606      	mov	r6, r0
 8006366:	db01      	blt.n	800636c <_malloc_r+0x1c>
 8006368:	42a9      	cmp	r1, r5
 800636a:	d904      	bls.n	8006376 <_malloc_r+0x26>
 800636c:	230c      	movs	r3, #12
 800636e:	6033      	str	r3, [r6, #0]
 8006370:	2000      	movs	r0, #0
 8006372:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006376:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800644c <_malloc_r+0xfc>
 800637a:	f000 f869 	bl	8006450 <__malloc_lock>
 800637e:	f8d8 3000 	ldr.w	r3, [r8]
 8006382:	461c      	mov	r4, r3
 8006384:	bb44      	cbnz	r4, 80063d8 <_malloc_r+0x88>
 8006386:	4629      	mov	r1, r5
 8006388:	4630      	mov	r0, r6
 800638a:	f7ff ffbf 	bl	800630c <sbrk_aligned>
 800638e:	1c43      	adds	r3, r0, #1
 8006390:	4604      	mov	r4, r0
 8006392:	d158      	bne.n	8006446 <_malloc_r+0xf6>
 8006394:	f8d8 4000 	ldr.w	r4, [r8]
 8006398:	4627      	mov	r7, r4
 800639a:	2f00      	cmp	r7, #0
 800639c:	d143      	bne.n	8006426 <_malloc_r+0xd6>
 800639e:	2c00      	cmp	r4, #0
 80063a0:	d04b      	beq.n	800643a <_malloc_r+0xea>
 80063a2:	6823      	ldr	r3, [r4, #0]
 80063a4:	4639      	mov	r1, r7
 80063a6:	4630      	mov	r0, r6
 80063a8:	eb04 0903 	add.w	r9, r4, r3
 80063ac:	f000 fc6a 	bl	8006c84 <_sbrk_r>
 80063b0:	4581      	cmp	r9, r0
 80063b2:	d142      	bne.n	800643a <_malloc_r+0xea>
 80063b4:	6821      	ldr	r1, [r4, #0]
 80063b6:	1a6d      	subs	r5, r5, r1
 80063b8:	4629      	mov	r1, r5
 80063ba:	4630      	mov	r0, r6
 80063bc:	f7ff ffa6 	bl	800630c <sbrk_aligned>
 80063c0:	3001      	adds	r0, #1
 80063c2:	d03a      	beq.n	800643a <_malloc_r+0xea>
 80063c4:	6823      	ldr	r3, [r4, #0]
 80063c6:	442b      	add	r3, r5
 80063c8:	6023      	str	r3, [r4, #0]
 80063ca:	f8d8 3000 	ldr.w	r3, [r8]
 80063ce:	685a      	ldr	r2, [r3, #4]
 80063d0:	bb62      	cbnz	r2, 800642c <_malloc_r+0xdc>
 80063d2:	f8c8 7000 	str.w	r7, [r8]
 80063d6:	e00f      	b.n	80063f8 <_malloc_r+0xa8>
 80063d8:	6822      	ldr	r2, [r4, #0]
 80063da:	1b52      	subs	r2, r2, r5
 80063dc:	d420      	bmi.n	8006420 <_malloc_r+0xd0>
 80063de:	2a0b      	cmp	r2, #11
 80063e0:	d917      	bls.n	8006412 <_malloc_r+0xc2>
 80063e2:	1961      	adds	r1, r4, r5
 80063e4:	42a3      	cmp	r3, r4
 80063e6:	6025      	str	r5, [r4, #0]
 80063e8:	bf18      	it	ne
 80063ea:	6059      	strne	r1, [r3, #4]
 80063ec:	6863      	ldr	r3, [r4, #4]
 80063ee:	bf08      	it	eq
 80063f0:	f8c8 1000 	streq.w	r1, [r8]
 80063f4:	5162      	str	r2, [r4, r5]
 80063f6:	604b      	str	r3, [r1, #4]
 80063f8:	4630      	mov	r0, r6
 80063fa:	f000 f82f 	bl	800645c <__malloc_unlock>
 80063fe:	f104 000b 	add.w	r0, r4, #11
 8006402:	1d23      	adds	r3, r4, #4
 8006404:	f020 0007 	bic.w	r0, r0, #7
 8006408:	1ac2      	subs	r2, r0, r3
 800640a:	bf1c      	itt	ne
 800640c:	1a1b      	subne	r3, r3, r0
 800640e:	50a3      	strne	r3, [r4, r2]
 8006410:	e7af      	b.n	8006372 <_malloc_r+0x22>
 8006412:	6862      	ldr	r2, [r4, #4]
 8006414:	42a3      	cmp	r3, r4
 8006416:	bf0c      	ite	eq
 8006418:	f8c8 2000 	streq.w	r2, [r8]
 800641c:	605a      	strne	r2, [r3, #4]
 800641e:	e7eb      	b.n	80063f8 <_malloc_r+0xa8>
 8006420:	4623      	mov	r3, r4
 8006422:	6864      	ldr	r4, [r4, #4]
 8006424:	e7ae      	b.n	8006384 <_malloc_r+0x34>
 8006426:	463c      	mov	r4, r7
 8006428:	687f      	ldr	r7, [r7, #4]
 800642a:	e7b6      	b.n	800639a <_malloc_r+0x4a>
 800642c:	461a      	mov	r2, r3
 800642e:	685b      	ldr	r3, [r3, #4]
 8006430:	42a3      	cmp	r3, r4
 8006432:	d1fb      	bne.n	800642c <_malloc_r+0xdc>
 8006434:	2300      	movs	r3, #0
 8006436:	6053      	str	r3, [r2, #4]
 8006438:	e7de      	b.n	80063f8 <_malloc_r+0xa8>
 800643a:	230c      	movs	r3, #12
 800643c:	6033      	str	r3, [r6, #0]
 800643e:	4630      	mov	r0, r6
 8006440:	f000 f80c 	bl	800645c <__malloc_unlock>
 8006444:	e794      	b.n	8006370 <_malloc_r+0x20>
 8006446:	6005      	str	r5, [r0, #0]
 8006448:	e7d6      	b.n	80063f8 <_malloc_r+0xa8>
 800644a:	bf00      	nop
 800644c:	20004c60 	.word	0x20004c60

08006450 <__malloc_lock>:
 8006450:	4801      	ldr	r0, [pc, #4]	@ (8006458 <__malloc_lock+0x8>)
 8006452:	f7ff bf00 	b.w	8006256 <__retarget_lock_acquire_recursive>
 8006456:	bf00      	nop
 8006458:	20004c58 	.word	0x20004c58

0800645c <__malloc_unlock>:
 800645c:	4801      	ldr	r0, [pc, #4]	@ (8006464 <__malloc_unlock+0x8>)
 800645e:	f7ff befb 	b.w	8006258 <__retarget_lock_release_recursive>
 8006462:	bf00      	nop
 8006464:	20004c58 	.word	0x20004c58

08006468 <__sfputc_r>:
 8006468:	6893      	ldr	r3, [r2, #8]
 800646a:	3b01      	subs	r3, #1
 800646c:	2b00      	cmp	r3, #0
 800646e:	b410      	push	{r4}
 8006470:	6093      	str	r3, [r2, #8]
 8006472:	da08      	bge.n	8006486 <__sfputc_r+0x1e>
 8006474:	6994      	ldr	r4, [r2, #24]
 8006476:	42a3      	cmp	r3, r4
 8006478:	db01      	blt.n	800647e <__sfputc_r+0x16>
 800647a:	290a      	cmp	r1, #10
 800647c:	d103      	bne.n	8006486 <__sfputc_r+0x1e>
 800647e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006482:	f000 bb6b 	b.w	8006b5c <__swbuf_r>
 8006486:	6813      	ldr	r3, [r2, #0]
 8006488:	1c58      	adds	r0, r3, #1
 800648a:	6010      	str	r0, [r2, #0]
 800648c:	7019      	strb	r1, [r3, #0]
 800648e:	4608      	mov	r0, r1
 8006490:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006494:	4770      	bx	lr

08006496 <__sfputs_r>:
 8006496:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006498:	4606      	mov	r6, r0
 800649a:	460f      	mov	r7, r1
 800649c:	4614      	mov	r4, r2
 800649e:	18d5      	adds	r5, r2, r3
 80064a0:	42ac      	cmp	r4, r5
 80064a2:	d101      	bne.n	80064a8 <__sfputs_r+0x12>
 80064a4:	2000      	movs	r0, #0
 80064a6:	e007      	b.n	80064b8 <__sfputs_r+0x22>
 80064a8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80064ac:	463a      	mov	r2, r7
 80064ae:	4630      	mov	r0, r6
 80064b0:	f7ff ffda 	bl	8006468 <__sfputc_r>
 80064b4:	1c43      	adds	r3, r0, #1
 80064b6:	d1f3      	bne.n	80064a0 <__sfputs_r+0xa>
 80064b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080064bc <_vfiprintf_r>:
 80064bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80064c0:	460d      	mov	r5, r1
 80064c2:	b09d      	sub	sp, #116	@ 0x74
 80064c4:	4614      	mov	r4, r2
 80064c6:	4698      	mov	r8, r3
 80064c8:	4606      	mov	r6, r0
 80064ca:	b118      	cbz	r0, 80064d4 <_vfiprintf_r+0x18>
 80064cc:	6a03      	ldr	r3, [r0, #32]
 80064ce:	b90b      	cbnz	r3, 80064d4 <_vfiprintf_r+0x18>
 80064d0:	f7ff fd5e 	bl	8005f90 <__sinit>
 80064d4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80064d6:	07d9      	lsls	r1, r3, #31
 80064d8:	d405      	bmi.n	80064e6 <_vfiprintf_r+0x2a>
 80064da:	89ab      	ldrh	r3, [r5, #12]
 80064dc:	059a      	lsls	r2, r3, #22
 80064de:	d402      	bmi.n	80064e6 <_vfiprintf_r+0x2a>
 80064e0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80064e2:	f7ff feb8 	bl	8006256 <__retarget_lock_acquire_recursive>
 80064e6:	89ab      	ldrh	r3, [r5, #12]
 80064e8:	071b      	lsls	r3, r3, #28
 80064ea:	d501      	bpl.n	80064f0 <_vfiprintf_r+0x34>
 80064ec:	692b      	ldr	r3, [r5, #16]
 80064ee:	b99b      	cbnz	r3, 8006518 <_vfiprintf_r+0x5c>
 80064f0:	4629      	mov	r1, r5
 80064f2:	4630      	mov	r0, r6
 80064f4:	f000 fb70 	bl	8006bd8 <__swsetup_r>
 80064f8:	b170      	cbz	r0, 8006518 <_vfiprintf_r+0x5c>
 80064fa:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80064fc:	07dc      	lsls	r4, r3, #31
 80064fe:	d504      	bpl.n	800650a <_vfiprintf_r+0x4e>
 8006500:	f04f 30ff 	mov.w	r0, #4294967295
 8006504:	b01d      	add	sp, #116	@ 0x74
 8006506:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800650a:	89ab      	ldrh	r3, [r5, #12]
 800650c:	0598      	lsls	r0, r3, #22
 800650e:	d4f7      	bmi.n	8006500 <_vfiprintf_r+0x44>
 8006510:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006512:	f7ff fea1 	bl	8006258 <__retarget_lock_release_recursive>
 8006516:	e7f3      	b.n	8006500 <_vfiprintf_r+0x44>
 8006518:	2300      	movs	r3, #0
 800651a:	9309      	str	r3, [sp, #36]	@ 0x24
 800651c:	2320      	movs	r3, #32
 800651e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006522:	f8cd 800c 	str.w	r8, [sp, #12]
 8006526:	2330      	movs	r3, #48	@ 0x30
 8006528:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80066d8 <_vfiprintf_r+0x21c>
 800652c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006530:	f04f 0901 	mov.w	r9, #1
 8006534:	4623      	mov	r3, r4
 8006536:	469a      	mov	sl, r3
 8006538:	f813 2b01 	ldrb.w	r2, [r3], #1
 800653c:	b10a      	cbz	r2, 8006542 <_vfiprintf_r+0x86>
 800653e:	2a25      	cmp	r2, #37	@ 0x25
 8006540:	d1f9      	bne.n	8006536 <_vfiprintf_r+0x7a>
 8006542:	ebba 0b04 	subs.w	fp, sl, r4
 8006546:	d00b      	beq.n	8006560 <_vfiprintf_r+0xa4>
 8006548:	465b      	mov	r3, fp
 800654a:	4622      	mov	r2, r4
 800654c:	4629      	mov	r1, r5
 800654e:	4630      	mov	r0, r6
 8006550:	f7ff ffa1 	bl	8006496 <__sfputs_r>
 8006554:	3001      	adds	r0, #1
 8006556:	f000 80a7 	beq.w	80066a8 <_vfiprintf_r+0x1ec>
 800655a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800655c:	445a      	add	r2, fp
 800655e:	9209      	str	r2, [sp, #36]	@ 0x24
 8006560:	f89a 3000 	ldrb.w	r3, [sl]
 8006564:	2b00      	cmp	r3, #0
 8006566:	f000 809f 	beq.w	80066a8 <_vfiprintf_r+0x1ec>
 800656a:	2300      	movs	r3, #0
 800656c:	f04f 32ff 	mov.w	r2, #4294967295
 8006570:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006574:	f10a 0a01 	add.w	sl, sl, #1
 8006578:	9304      	str	r3, [sp, #16]
 800657a:	9307      	str	r3, [sp, #28]
 800657c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006580:	931a      	str	r3, [sp, #104]	@ 0x68
 8006582:	4654      	mov	r4, sl
 8006584:	2205      	movs	r2, #5
 8006586:	f814 1b01 	ldrb.w	r1, [r4], #1
 800658a:	4853      	ldr	r0, [pc, #332]	@ (80066d8 <_vfiprintf_r+0x21c>)
 800658c:	f7f9 fe20 	bl	80001d0 <memchr>
 8006590:	9a04      	ldr	r2, [sp, #16]
 8006592:	b9d8      	cbnz	r0, 80065cc <_vfiprintf_r+0x110>
 8006594:	06d1      	lsls	r1, r2, #27
 8006596:	bf44      	itt	mi
 8006598:	2320      	movmi	r3, #32
 800659a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800659e:	0713      	lsls	r3, r2, #28
 80065a0:	bf44      	itt	mi
 80065a2:	232b      	movmi	r3, #43	@ 0x2b
 80065a4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80065a8:	f89a 3000 	ldrb.w	r3, [sl]
 80065ac:	2b2a      	cmp	r3, #42	@ 0x2a
 80065ae:	d015      	beq.n	80065dc <_vfiprintf_r+0x120>
 80065b0:	9a07      	ldr	r2, [sp, #28]
 80065b2:	4654      	mov	r4, sl
 80065b4:	2000      	movs	r0, #0
 80065b6:	f04f 0c0a 	mov.w	ip, #10
 80065ba:	4621      	mov	r1, r4
 80065bc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80065c0:	3b30      	subs	r3, #48	@ 0x30
 80065c2:	2b09      	cmp	r3, #9
 80065c4:	d94b      	bls.n	800665e <_vfiprintf_r+0x1a2>
 80065c6:	b1b0      	cbz	r0, 80065f6 <_vfiprintf_r+0x13a>
 80065c8:	9207      	str	r2, [sp, #28]
 80065ca:	e014      	b.n	80065f6 <_vfiprintf_r+0x13a>
 80065cc:	eba0 0308 	sub.w	r3, r0, r8
 80065d0:	fa09 f303 	lsl.w	r3, r9, r3
 80065d4:	4313      	orrs	r3, r2
 80065d6:	9304      	str	r3, [sp, #16]
 80065d8:	46a2      	mov	sl, r4
 80065da:	e7d2      	b.n	8006582 <_vfiprintf_r+0xc6>
 80065dc:	9b03      	ldr	r3, [sp, #12]
 80065de:	1d19      	adds	r1, r3, #4
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	9103      	str	r1, [sp, #12]
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	bfbb      	ittet	lt
 80065e8:	425b      	neglt	r3, r3
 80065ea:	f042 0202 	orrlt.w	r2, r2, #2
 80065ee:	9307      	strge	r3, [sp, #28]
 80065f0:	9307      	strlt	r3, [sp, #28]
 80065f2:	bfb8      	it	lt
 80065f4:	9204      	strlt	r2, [sp, #16]
 80065f6:	7823      	ldrb	r3, [r4, #0]
 80065f8:	2b2e      	cmp	r3, #46	@ 0x2e
 80065fa:	d10a      	bne.n	8006612 <_vfiprintf_r+0x156>
 80065fc:	7863      	ldrb	r3, [r4, #1]
 80065fe:	2b2a      	cmp	r3, #42	@ 0x2a
 8006600:	d132      	bne.n	8006668 <_vfiprintf_r+0x1ac>
 8006602:	9b03      	ldr	r3, [sp, #12]
 8006604:	1d1a      	adds	r2, r3, #4
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	9203      	str	r2, [sp, #12]
 800660a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800660e:	3402      	adds	r4, #2
 8006610:	9305      	str	r3, [sp, #20]
 8006612:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80066e8 <_vfiprintf_r+0x22c>
 8006616:	7821      	ldrb	r1, [r4, #0]
 8006618:	2203      	movs	r2, #3
 800661a:	4650      	mov	r0, sl
 800661c:	f7f9 fdd8 	bl	80001d0 <memchr>
 8006620:	b138      	cbz	r0, 8006632 <_vfiprintf_r+0x176>
 8006622:	9b04      	ldr	r3, [sp, #16]
 8006624:	eba0 000a 	sub.w	r0, r0, sl
 8006628:	2240      	movs	r2, #64	@ 0x40
 800662a:	4082      	lsls	r2, r0
 800662c:	4313      	orrs	r3, r2
 800662e:	3401      	adds	r4, #1
 8006630:	9304      	str	r3, [sp, #16]
 8006632:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006636:	4829      	ldr	r0, [pc, #164]	@ (80066dc <_vfiprintf_r+0x220>)
 8006638:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800663c:	2206      	movs	r2, #6
 800663e:	f7f9 fdc7 	bl	80001d0 <memchr>
 8006642:	2800      	cmp	r0, #0
 8006644:	d03f      	beq.n	80066c6 <_vfiprintf_r+0x20a>
 8006646:	4b26      	ldr	r3, [pc, #152]	@ (80066e0 <_vfiprintf_r+0x224>)
 8006648:	bb1b      	cbnz	r3, 8006692 <_vfiprintf_r+0x1d6>
 800664a:	9b03      	ldr	r3, [sp, #12]
 800664c:	3307      	adds	r3, #7
 800664e:	f023 0307 	bic.w	r3, r3, #7
 8006652:	3308      	adds	r3, #8
 8006654:	9303      	str	r3, [sp, #12]
 8006656:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006658:	443b      	add	r3, r7
 800665a:	9309      	str	r3, [sp, #36]	@ 0x24
 800665c:	e76a      	b.n	8006534 <_vfiprintf_r+0x78>
 800665e:	fb0c 3202 	mla	r2, ip, r2, r3
 8006662:	460c      	mov	r4, r1
 8006664:	2001      	movs	r0, #1
 8006666:	e7a8      	b.n	80065ba <_vfiprintf_r+0xfe>
 8006668:	2300      	movs	r3, #0
 800666a:	3401      	adds	r4, #1
 800666c:	9305      	str	r3, [sp, #20]
 800666e:	4619      	mov	r1, r3
 8006670:	f04f 0c0a 	mov.w	ip, #10
 8006674:	4620      	mov	r0, r4
 8006676:	f810 2b01 	ldrb.w	r2, [r0], #1
 800667a:	3a30      	subs	r2, #48	@ 0x30
 800667c:	2a09      	cmp	r2, #9
 800667e:	d903      	bls.n	8006688 <_vfiprintf_r+0x1cc>
 8006680:	2b00      	cmp	r3, #0
 8006682:	d0c6      	beq.n	8006612 <_vfiprintf_r+0x156>
 8006684:	9105      	str	r1, [sp, #20]
 8006686:	e7c4      	b.n	8006612 <_vfiprintf_r+0x156>
 8006688:	fb0c 2101 	mla	r1, ip, r1, r2
 800668c:	4604      	mov	r4, r0
 800668e:	2301      	movs	r3, #1
 8006690:	e7f0      	b.n	8006674 <_vfiprintf_r+0x1b8>
 8006692:	ab03      	add	r3, sp, #12
 8006694:	9300      	str	r3, [sp, #0]
 8006696:	462a      	mov	r2, r5
 8006698:	4b12      	ldr	r3, [pc, #72]	@ (80066e4 <_vfiprintf_r+0x228>)
 800669a:	a904      	add	r1, sp, #16
 800669c:	4630      	mov	r0, r6
 800669e:	f3af 8000 	nop.w
 80066a2:	4607      	mov	r7, r0
 80066a4:	1c78      	adds	r0, r7, #1
 80066a6:	d1d6      	bne.n	8006656 <_vfiprintf_r+0x19a>
 80066a8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80066aa:	07d9      	lsls	r1, r3, #31
 80066ac:	d405      	bmi.n	80066ba <_vfiprintf_r+0x1fe>
 80066ae:	89ab      	ldrh	r3, [r5, #12]
 80066b0:	059a      	lsls	r2, r3, #22
 80066b2:	d402      	bmi.n	80066ba <_vfiprintf_r+0x1fe>
 80066b4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80066b6:	f7ff fdcf 	bl	8006258 <__retarget_lock_release_recursive>
 80066ba:	89ab      	ldrh	r3, [r5, #12]
 80066bc:	065b      	lsls	r3, r3, #25
 80066be:	f53f af1f 	bmi.w	8006500 <_vfiprintf_r+0x44>
 80066c2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80066c4:	e71e      	b.n	8006504 <_vfiprintf_r+0x48>
 80066c6:	ab03      	add	r3, sp, #12
 80066c8:	9300      	str	r3, [sp, #0]
 80066ca:	462a      	mov	r2, r5
 80066cc:	4b05      	ldr	r3, [pc, #20]	@ (80066e4 <_vfiprintf_r+0x228>)
 80066ce:	a904      	add	r1, sp, #16
 80066d0:	4630      	mov	r0, r6
 80066d2:	f000 f879 	bl	80067c8 <_printf_i>
 80066d6:	e7e4      	b.n	80066a2 <_vfiprintf_r+0x1e6>
 80066d8:	08006fe4 	.word	0x08006fe4
 80066dc:	08006fee 	.word	0x08006fee
 80066e0:	00000000 	.word	0x00000000
 80066e4:	08006497 	.word	0x08006497
 80066e8:	08006fea 	.word	0x08006fea

080066ec <_printf_common>:
 80066ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80066f0:	4616      	mov	r6, r2
 80066f2:	4698      	mov	r8, r3
 80066f4:	688a      	ldr	r2, [r1, #8]
 80066f6:	690b      	ldr	r3, [r1, #16]
 80066f8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80066fc:	4293      	cmp	r3, r2
 80066fe:	bfb8      	it	lt
 8006700:	4613      	movlt	r3, r2
 8006702:	6033      	str	r3, [r6, #0]
 8006704:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006708:	4607      	mov	r7, r0
 800670a:	460c      	mov	r4, r1
 800670c:	b10a      	cbz	r2, 8006712 <_printf_common+0x26>
 800670e:	3301      	adds	r3, #1
 8006710:	6033      	str	r3, [r6, #0]
 8006712:	6823      	ldr	r3, [r4, #0]
 8006714:	0699      	lsls	r1, r3, #26
 8006716:	bf42      	ittt	mi
 8006718:	6833      	ldrmi	r3, [r6, #0]
 800671a:	3302      	addmi	r3, #2
 800671c:	6033      	strmi	r3, [r6, #0]
 800671e:	6825      	ldr	r5, [r4, #0]
 8006720:	f015 0506 	ands.w	r5, r5, #6
 8006724:	d106      	bne.n	8006734 <_printf_common+0x48>
 8006726:	f104 0a19 	add.w	sl, r4, #25
 800672a:	68e3      	ldr	r3, [r4, #12]
 800672c:	6832      	ldr	r2, [r6, #0]
 800672e:	1a9b      	subs	r3, r3, r2
 8006730:	42ab      	cmp	r3, r5
 8006732:	dc26      	bgt.n	8006782 <_printf_common+0x96>
 8006734:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006738:	6822      	ldr	r2, [r4, #0]
 800673a:	3b00      	subs	r3, #0
 800673c:	bf18      	it	ne
 800673e:	2301      	movne	r3, #1
 8006740:	0692      	lsls	r2, r2, #26
 8006742:	d42b      	bmi.n	800679c <_printf_common+0xb0>
 8006744:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006748:	4641      	mov	r1, r8
 800674a:	4638      	mov	r0, r7
 800674c:	47c8      	blx	r9
 800674e:	3001      	adds	r0, #1
 8006750:	d01e      	beq.n	8006790 <_printf_common+0xa4>
 8006752:	6823      	ldr	r3, [r4, #0]
 8006754:	6922      	ldr	r2, [r4, #16]
 8006756:	f003 0306 	and.w	r3, r3, #6
 800675a:	2b04      	cmp	r3, #4
 800675c:	bf02      	ittt	eq
 800675e:	68e5      	ldreq	r5, [r4, #12]
 8006760:	6833      	ldreq	r3, [r6, #0]
 8006762:	1aed      	subeq	r5, r5, r3
 8006764:	68a3      	ldr	r3, [r4, #8]
 8006766:	bf0c      	ite	eq
 8006768:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800676c:	2500      	movne	r5, #0
 800676e:	4293      	cmp	r3, r2
 8006770:	bfc4      	itt	gt
 8006772:	1a9b      	subgt	r3, r3, r2
 8006774:	18ed      	addgt	r5, r5, r3
 8006776:	2600      	movs	r6, #0
 8006778:	341a      	adds	r4, #26
 800677a:	42b5      	cmp	r5, r6
 800677c:	d11a      	bne.n	80067b4 <_printf_common+0xc8>
 800677e:	2000      	movs	r0, #0
 8006780:	e008      	b.n	8006794 <_printf_common+0xa8>
 8006782:	2301      	movs	r3, #1
 8006784:	4652      	mov	r2, sl
 8006786:	4641      	mov	r1, r8
 8006788:	4638      	mov	r0, r7
 800678a:	47c8      	blx	r9
 800678c:	3001      	adds	r0, #1
 800678e:	d103      	bne.n	8006798 <_printf_common+0xac>
 8006790:	f04f 30ff 	mov.w	r0, #4294967295
 8006794:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006798:	3501      	adds	r5, #1
 800679a:	e7c6      	b.n	800672a <_printf_common+0x3e>
 800679c:	18e1      	adds	r1, r4, r3
 800679e:	1c5a      	adds	r2, r3, #1
 80067a0:	2030      	movs	r0, #48	@ 0x30
 80067a2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80067a6:	4422      	add	r2, r4
 80067a8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80067ac:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80067b0:	3302      	adds	r3, #2
 80067b2:	e7c7      	b.n	8006744 <_printf_common+0x58>
 80067b4:	2301      	movs	r3, #1
 80067b6:	4622      	mov	r2, r4
 80067b8:	4641      	mov	r1, r8
 80067ba:	4638      	mov	r0, r7
 80067bc:	47c8      	blx	r9
 80067be:	3001      	adds	r0, #1
 80067c0:	d0e6      	beq.n	8006790 <_printf_common+0xa4>
 80067c2:	3601      	adds	r6, #1
 80067c4:	e7d9      	b.n	800677a <_printf_common+0x8e>
	...

080067c8 <_printf_i>:
 80067c8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80067cc:	7e0f      	ldrb	r7, [r1, #24]
 80067ce:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80067d0:	2f78      	cmp	r7, #120	@ 0x78
 80067d2:	4691      	mov	r9, r2
 80067d4:	4680      	mov	r8, r0
 80067d6:	460c      	mov	r4, r1
 80067d8:	469a      	mov	sl, r3
 80067da:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80067de:	d807      	bhi.n	80067f0 <_printf_i+0x28>
 80067e0:	2f62      	cmp	r7, #98	@ 0x62
 80067e2:	d80a      	bhi.n	80067fa <_printf_i+0x32>
 80067e4:	2f00      	cmp	r7, #0
 80067e6:	f000 80d1 	beq.w	800698c <_printf_i+0x1c4>
 80067ea:	2f58      	cmp	r7, #88	@ 0x58
 80067ec:	f000 80b8 	beq.w	8006960 <_printf_i+0x198>
 80067f0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80067f4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80067f8:	e03a      	b.n	8006870 <_printf_i+0xa8>
 80067fa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80067fe:	2b15      	cmp	r3, #21
 8006800:	d8f6      	bhi.n	80067f0 <_printf_i+0x28>
 8006802:	a101      	add	r1, pc, #4	@ (adr r1, 8006808 <_printf_i+0x40>)
 8006804:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006808:	08006861 	.word	0x08006861
 800680c:	08006875 	.word	0x08006875
 8006810:	080067f1 	.word	0x080067f1
 8006814:	080067f1 	.word	0x080067f1
 8006818:	080067f1 	.word	0x080067f1
 800681c:	080067f1 	.word	0x080067f1
 8006820:	08006875 	.word	0x08006875
 8006824:	080067f1 	.word	0x080067f1
 8006828:	080067f1 	.word	0x080067f1
 800682c:	080067f1 	.word	0x080067f1
 8006830:	080067f1 	.word	0x080067f1
 8006834:	08006973 	.word	0x08006973
 8006838:	0800689f 	.word	0x0800689f
 800683c:	0800692d 	.word	0x0800692d
 8006840:	080067f1 	.word	0x080067f1
 8006844:	080067f1 	.word	0x080067f1
 8006848:	08006995 	.word	0x08006995
 800684c:	080067f1 	.word	0x080067f1
 8006850:	0800689f 	.word	0x0800689f
 8006854:	080067f1 	.word	0x080067f1
 8006858:	080067f1 	.word	0x080067f1
 800685c:	08006935 	.word	0x08006935
 8006860:	6833      	ldr	r3, [r6, #0]
 8006862:	1d1a      	adds	r2, r3, #4
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	6032      	str	r2, [r6, #0]
 8006868:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800686c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006870:	2301      	movs	r3, #1
 8006872:	e09c      	b.n	80069ae <_printf_i+0x1e6>
 8006874:	6833      	ldr	r3, [r6, #0]
 8006876:	6820      	ldr	r0, [r4, #0]
 8006878:	1d19      	adds	r1, r3, #4
 800687a:	6031      	str	r1, [r6, #0]
 800687c:	0606      	lsls	r6, r0, #24
 800687e:	d501      	bpl.n	8006884 <_printf_i+0xbc>
 8006880:	681d      	ldr	r5, [r3, #0]
 8006882:	e003      	b.n	800688c <_printf_i+0xc4>
 8006884:	0645      	lsls	r5, r0, #25
 8006886:	d5fb      	bpl.n	8006880 <_printf_i+0xb8>
 8006888:	f9b3 5000 	ldrsh.w	r5, [r3]
 800688c:	2d00      	cmp	r5, #0
 800688e:	da03      	bge.n	8006898 <_printf_i+0xd0>
 8006890:	232d      	movs	r3, #45	@ 0x2d
 8006892:	426d      	negs	r5, r5
 8006894:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006898:	4858      	ldr	r0, [pc, #352]	@ (80069fc <_printf_i+0x234>)
 800689a:	230a      	movs	r3, #10
 800689c:	e011      	b.n	80068c2 <_printf_i+0xfa>
 800689e:	6821      	ldr	r1, [r4, #0]
 80068a0:	6833      	ldr	r3, [r6, #0]
 80068a2:	0608      	lsls	r0, r1, #24
 80068a4:	f853 5b04 	ldr.w	r5, [r3], #4
 80068a8:	d402      	bmi.n	80068b0 <_printf_i+0xe8>
 80068aa:	0649      	lsls	r1, r1, #25
 80068ac:	bf48      	it	mi
 80068ae:	b2ad      	uxthmi	r5, r5
 80068b0:	2f6f      	cmp	r7, #111	@ 0x6f
 80068b2:	4852      	ldr	r0, [pc, #328]	@ (80069fc <_printf_i+0x234>)
 80068b4:	6033      	str	r3, [r6, #0]
 80068b6:	bf14      	ite	ne
 80068b8:	230a      	movne	r3, #10
 80068ba:	2308      	moveq	r3, #8
 80068bc:	2100      	movs	r1, #0
 80068be:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80068c2:	6866      	ldr	r6, [r4, #4]
 80068c4:	60a6      	str	r6, [r4, #8]
 80068c6:	2e00      	cmp	r6, #0
 80068c8:	db05      	blt.n	80068d6 <_printf_i+0x10e>
 80068ca:	6821      	ldr	r1, [r4, #0]
 80068cc:	432e      	orrs	r6, r5
 80068ce:	f021 0104 	bic.w	r1, r1, #4
 80068d2:	6021      	str	r1, [r4, #0]
 80068d4:	d04b      	beq.n	800696e <_printf_i+0x1a6>
 80068d6:	4616      	mov	r6, r2
 80068d8:	fbb5 f1f3 	udiv	r1, r5, r3
 80068dc:	fb03 5711 	mls	r7, r3, r1, r5
 80068e0:	5dc7      	ldrb	r7, [r0, r7]
 80068e2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80068e6:	462f      	mov	r7, r5
 80068e8:	42bb      	cmp	r3, r7
 80068ea:	460d      	mov	r5, r1
 80068ec:	d9f4      	bls.n	80068d8 <_printf_i+0x110>
 80068ee:	2b08      	cmp	r3, #8
 80068f0:	d10b      	bne.n	800690a <_printf_i+0x142>
 80068f2:	6823      	ldr	r3, [r4, #0]
 80068f4:	07df      	lsls	r7, r3, #31
 80068f6:	d508      	bpl.n	800690a <_printf_i+0x142>
 80068f8:	6923      	ldr	r3, [r4, #16]
 80068fa:	6861      	ldr	r1, [r4, #4]
 80068fc:	4299      	cmp	r1, r3
 80068fe:	bfde      	ittt	le
 8006900:	2330      	movle	r3, #48	@ 0x30
 8006902:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006906:	f106 36ff 	addle.w	r6, r6, #4294967295
 800690a:	1b92      	subs	r2, r2, r6
 800690c:	6122      	str	r2, [r4, #16]
 800690e:	f8cd a000 	str.w	sl, [sp]
 8006912:	464b      	mov	r3, r9
 8006914:	aa03      	add	r2, sp, #12
 8006916:	4621      	mov	r1, r4
 8006918:	4640      	mov	r0, r8
 800691a:	f7ff fee7 	bl	80066ec <_printf_common>
 800691e:	3001      	adds	r0, #1
 8006920:	d14a      	bne.n	80069b8 <_printf_i+0x1f0>
 8006922:	f04f 30ff 	mov.w	r0, #4294967295
 8006926:	b004      	add	sp, #16
 8006928:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800692c:	6823      	ldr	r3, [r4, #0]
 800692e:	f043 0320 	orr.w	r3, r3, #32
 8006932:	6023      	str	r3, [r4, #0]
 8006934:	4832      	ldr	r0, [pc, #200]	@ (8006a00 <_printf_i+0x238>)
 8006936:	2778      	movs	r7, #120	@ 0x78
 8006938:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800693c:	6823      	ldr	r3, [r4, #0]
 800693e:	6831      	ldr	r1, [r6, #0]
 8006940:	061f      	lsls	r7, r3, #24
 8006942:	f851 5b04 	ldr.w	r5, [r1], #4
 8006946:	d402      	bmi.n	800694e <_printf_i+0x186>
 8006948:	065f      	lsls	r7, r3, #25
 800694a:	bf48      	it	mi
 800694c:	b2ad      	uxthmi	r5, r5
 800694e:	6031      	str	r1, [r6, #0]
 8006950:	07d9      	lsls	r1, r3, #31
 8006952:	bf44      	itt	mi
 8006954:	f043 0320 	orrmi.w	r3, r3, #32
 8006958:	6023      	strmi	r3, [r4, #0]
 800695a:	b11d      	cbz	r5, 8006964 <_printf_i+0x19c>
 800695c:	2310      	movs	r3, #16
 800695e:	e7ad      	b.n	80068bc <_printf_i+0xf4>
 8006960:	4826      	ldr	r0, [pc, #152]	@ (80069fc <_printf_i+0x234>)
 8006962:	e7e9      	b.n	8006938 <_printf_i+0x170>
 8006964:	6823      	ldr	r3, [r4, #0]
 8006966:	f023 0320 	bic.w	r3, r3, #32
 800696a:	6023      	str	r3, [r4, #0]
 800696c:	e7f6      	b.n	800695c <_printf_i+0x194>
 800696e:	4616      	mov	r6, r2
 8006970:	e7bd      	b.n	80068ee <_printf_i+0x126>
 8006972:	6833      	ldr	r3, [r6, #0]
 8006974:	6825      	ldr	r5, [r4, #0]
 8006976:	6961      	ldr	r1, [r4, #20]
 8006978:	1d18      	adds	r0, r3, #4
 800697a:	6030      	str	r0, [r6, #0]
 800697c:	062e      	lsls	r6, r5, #24
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	d501      	bpl.n	8006986 <_printf_i+0x1be>
 8006982:	6019      	str	r1, [r3, #0]
 8006984:	e002      	b.n	800698c <_printf_i+0x1c4>
 8006986:	0668      	lsls	r0, r5, #25
 8006988:	d5fb      	bpl.n	8006982 <_printf_i+0x1ba>
 800698a:	8019      	strh	r1, [r3, #0]
 800698c:	2300      	movs	r3, #0
 800698e:	6123      	str	r3, [r4, #16]
 8006990:	4616      	mov	r6, r2
 8006992:	e7bc      	b.n	800690e <_printf_i+0x146>
 8006994:	6833      	ldr	r3, [r6, #0]
 8006996:	1d1a      	adds	r2, r3, #4
 8006998:	6032      	str	r2, [r6, #0]
 800699a:	681e      	ldr	r6, [r3, #0]
 800699c:	6862      	ldr	r2, [r4, #4]
 800699e:	2100      	movs	r1, #0
 80069a0:	4630      	mov	r0, r6
 80069a2:	f7f9 fc15 	bl	80001d0 <memchr>
 80069a6:	b108      	cbz	r0, 80069ac <_printf_i+0x1e4>
 80069a8:	1b80      	subs	r0, r0, r6
 80069aa:	6060      	str	r0, [r4, #4]
 80069ac:	6863      	ldr	r3, [r4, #4]
 80069ae:	6123      	str	r3, [r4, #16]
 80069b0:	2300      	movs	r3, #0
 80069b2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80069b6:	e7aa      	b.n	800690e <_printf_i+0x146>
 80069b8:	6923      	ldr	r3, [r4, #16]
 80069ba:	4632      	mov	r2, r6
 80069bc:	4649      	mov	r1, r9
 80069be:	4640      	mov	r0, r8
 80069c0:	47d0      	blx	sl
 80069c2:	3001      	adds	r0, #1
 80069c4:	d0ad      	beq.n	8006922 <_printf_i+0x15a>
 80069c6:	6823      	ldr	r3, [r4, #0]
 80069c8:	079b      	lsls	r3, r3, #30
 80069ca:	d413      	bmi.n	80069f4 <_printf_i+0x22c>
 80069cc:	68e0      	ldr	r0, [r4, #12]
 80069ce:	9b03      	ldr	r3, [sp, #12]
 80069d0:	4298      	cmp	r0, r3
 80069d2:	bfb8      	it	lt
 80069d4:	4618      	movlt	r0, r3
 80069d6:	e7a6      	b.n	8006926 <_printf_i+0x15e>
 80069d8:	2301      	movs	r3, #1
 80069da:	4632      	mov	r2, r6
 80069dc:	4649      	mov	r1, r9
 80069de:	4640      	mov	r0, r8
 80069e0:	47d0      	blx	sl
 80069e2:	3001      	adds	r0, #1
 80069e4:	d09d      	beq.n	8006922 <_printf_i+0x15a>
 80069e6:	3501      	adds	r5, #1
 80069e8:	68e3      	ldr	r3, [r4, #12]
 80069ea:	9903      	ldr	r1, [sp, #12]
 80069ec:	1a5b      	subs	r3, r3, r1
 80069ee:	42ab      	cmp	r3, r5
 80069f0:	dcf2      	bgt.n	80069d8 <_printf_i+0x210>
 80069f2:	e7eb      	b.n	80069cc <_printf_i+0x204>
 80069f4:	2500      	movs	r5, #0
 80069f6:	f104 0619 	add.w	r6, r4, #25
 80069fa:	e7f5      	b.n	80069e8 <_printf_i+0x220>
 80069fc:	08006ff5 	.word	0x08006ff5
 8006a00:	08007006 	.word	0x08007006

08006a04 <__sflush_r>:
 8006a04:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006a08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006a0c:	0716      	lsls	r6, r2, #28
 8006a0e:	4605      	mov	r5, r0
 8006a10:	460c      	mov	r4, r1
 8006a12:	d454      	bmi.n	8006abe <__sflush_r+0xba>
 8006a14:	684b      	ldr	r3, [r1, #4]
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	dc02      	bgt.n	8006a20 <__sflush_r+0x1c>
 8006a1a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	dd48      	ble.n	8006ab2 <__sflush_r+0xae>
 8006a20:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006a22:	2e00      	cmp	r6, #0
 8006a24:	d045      	beq.n	8006ab2 <__sflush_r+0xae>
 8006a26:	2300      	movs	r3, #0
 8006a28:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006a2c:	682f      	ldr	r7, [r5, #0]
 8006a2e:	6a21      	ldr	r1, [r4, #32]
 8006a30:	602b      	str	r3, [r5, #0]
 8006a32:	d030      	beq.n	8006a96 <__sflush_r+0x92>
 8006a34:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006a36:	89a3      	ldrh	r3, [r4, #12]
 8006a38:	0759      	lsls	r1, r3, #29
 8006a3a:	d505      	bpl.n	8006a48 <__sflush_r+0x44>
 8006a3c:	6863      	ldr	r3, [r4, #4]
 8006a3e:	1ad2      	subs	r2, r2, r3
 8006a40:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006a42:	b10b      	cbz	r3, 8006a48 <__sflush_r+0x44>
 8006a44:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006a46:	1ad2      	subs	r2, r2, r3
 8006a48:	2300      	movs	r3, #0
 8006a4a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006a4c:	6a21      	ldr	r1, [r4, #32]
 8006a4e:	4628      	mov	r0, r5
 8006a50:	47b0      	blx	r6
 8006a52:	1c43      	adds	r3, r0, #1
 8006a54:	89a3      	ldrh	r3, [r4, #12]
 8006a56:	d106      	bne.n	8006a66 <__sflush_r+0x62>
 8006a58:	6829      	ldr	r1, [r5, #0]
 8006a5a:	291d      	cmp	r1, #29
 8006a5c:	d82b      	bhi.n	8006ab6 <__sflush_r+0xb2>
 8006a5e:	4a2a      	ldr	r2, [pc, #168]	@ (8006b08 <__sflush_r+0x104>)
 8006a60:	40ca      	lsrs	r2, r1
 8006a62:	07d6      	lsls	r6, r2, #31
 8006a64:	d527      	bpl.n	8006ab6 <__sflush_r+0xb2>
 8006a66:	2200      	movs	r2, #0
 8006a68:	6062      	str	r2, [r4, #4]
 8006a6a:	04d9      	lsls	r1, r3, #19
 8006a6c:	6922      	ldr	r2, [r4, #16]
 8006a6e:	6022      	str	r2, [r4, #0]
 8006a70:	d504      	bpl.n	8006a7c <__sflush_r+0x78>
 8006a72:	1c42      	adds	r2, r0, #1
 8006a74:	d101      	bne.n	8006a7a <__sflush_r+0x76>
 8006a76:	682b      	ldr	r3, [r5, #0]
 8006a78:	b903      	cbnz	r3, 8006a7c <__sflush_r+0x78>
 8006a7a:	6560      	str	r0, [r4, #84]	@ 0x54
 8006a7c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006a7e:	602f      	str	r7, [r5, #0]
 8006a80:	b1b9      	cbz	r1, 8006ab2 <__sflush_r+0xae>
 8006a82:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006a86:	4299      	cmp	r1, r3
 8006a88:	d002      	beq.n	8006a90 <__sflush_r+0x8c>
 8006a8a:	4628      	mov	r0, r5
 8006a8c:	f7ff fbf4 	bl	8006278 <_free_r>
 8006a90:	2300      	movs	r3, #0
 8006a92:	6363      	str	r3, [r4, #52]	@ 0x34
 8006a94:	e00d      	b.n	8006ab2 <__sflush_r+0xae>
 8006a96:	2301      	movs	r3, #1
 8006a98:	4628      	mov	r0, r5
 8006a9a:	47b0      	blx	r6
 8006a9c:	4602      	mov	r2, r0
 8006a9e:	1c50      	adds	r0, r2, #1
 8006aa0:	d1c9      	bne.n	8006a36 <__sflush_r+0x32>
 8006aa2:	682b      	ldr	r3, [r5, #0]
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	d0c6      	beq.n	8006a36 <__sflush_r+0x32>
 8006aa8:	2b1d      	cmp	r3, #29
 8006aaa:	d001      	beq.n	8006ab0 <__sflush_r+0xac>
 8006aac:	2b16      	cmp	r3, #22
 8006aae:	d11e      	bne.n	8006aee <__sflush_r+0xea>
 8006ab0:	602f      	str	r7, [r5, #0]
 8006ab2:	2000      	movs	r0, #0
 8006ab4:	e022      	b.n	8006afc <__sflush_r+0xf8>
 8006ab6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006aba:	b21b      	sxth	r3, r3
 8006abc:	e01b      	b.n	8006af6 <__sflush_r+0xf2>
 8006abe:	690f      	ldr	r7, [r1, #16]
 8006ac0:	2f00      	cmp	r7, #0
 8006ac2:	d0f6      	beq.n	8006ab2 <__sflush_r+0xae>
 8006ac4:	0793      	lsls	r3, r2, #30
 8006ac6:	680e      	ldr	r6, [r1, #0]
 8006ac8:	bf08      	it	eq
 8006aca:	694b      	ldreq	r3, [r1, #20]
 8006acc:	600f      	str	r7, [r1, #0]
 8006ace:	bf18      	it	ne
 8006ad0:	2300      	movne	r3, #0
 8006ad2:	eba6 0807 	sub.w	r8, r6, r7
 8006ad6:	608b      	str	r3, [r1, #8]
 8006ad8:	f1b8 0f00 	cmp.w	r8, #0
 8006adc:	dde9      	ble.n	8006ab2 <__sflush_r+0xae>
 8006ade:	6a21      	ldr	r1, [r4, #32]
 8006ae0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8006ae2:	4643      	mov	r3, r8
 8006ae4:	463a      	mov	r2, r7
 8006ae6:	4628      	mov	r0, r5
 8006ae8:	47b0      	blx	r6
 8006aea:	2800      	cmp	r0, #0
 8006aec:	dc08      	bgt.n	8006b00 <__sflush_r+0xfc>
 8006aee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006af2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006af6:	81a3      	strh	r3, [r4, #12]
 8006af8:	f04f 30ff 	mov.w	r0, #4294967295
 8006afc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006b00:	4407      	add	r7, r0
 8006b02:	eba8 0800 	sub.w	r8, r8, r0
 8006b06:	e7e7      	b.n	8006ad8 <__sflush_r+0xd4>
 8006b08:	20400001 	.word	0x20400001

08006b0c <_fflush_r>:
 8006b0c:	b538      	push	{r3, r4, r5, lr}
 8006b0e:	690b      	ldr	r3, [r1, #16]
 8006b10:	4605      	mov	r5, r0
 8006b12:	460c      	mov	r4, r1
 8006b14:	b913      	cbnz	r3, 8006b1c <_fflush_r+0x10>
 8006b16:	2500      	movs	r5, #0
 8006b18:	4628      	mov	r0, r5
 8006b1a:	bd38      	pop	{r3, r4, r5, pc}
 8006b1c:	b118      	cbz	r0, 8006b26 <_fflush_r+0x1a>
 8006b1e:	6a03      	ldr	r3, [r0, #32]
 8006b20:	b90b      	cbnz	r3, 8006b26 <_fflush_r+0x1a>
 8006b22:	f7ff fa35 	bl	8005f90 <__sinit>
 8006b26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d0f3      	beq.n	8006b16 <_fflush_r+0xa>
 8006b2e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006b30:	07d0      	lsls	r0, r2, #31
 8006b32:	d404      	bmi.n	8006b3e <_fflush_r+0x32>
 8006b34:	0599      	lsls	r1, r3, #22
 8006b36:	d402      	bmi.n	8006b3e <_fflush_r+0x32>
 8006b38:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006b3a:	f7ff fb8c 	bl	8006256 <__retarget_lock_acquire_recursive>
 8006b3e:	4628      	mov	r0, r5
 8006b40:	4621      	mov	r1, r4
 8006b42:	f7ff ff5f 	bl	8006a04 <__sflush_r>
 8006b46:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006b48:	07da      	lsls	r2, r3, #31
 8006b4a:	4605      	mov	r5, r0
 8006b4c:	d4e4      	bmi.n	8006b18 <_fflush_r+0xc>
 8006b4e:	89a3      	ldrh	r3, [r4, #12]
 8006b50:	059b      	lsls	r3, r3, #22
 8006b52:	d4e1      	bmi.n	8006b18 <_fflush_r+0xc>
 8006b54:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006b56:	f7ff fb7f 	bl	8006258 <__retarget_lock_release_recursive>
 8006b5a:	e7dd      	b.n	8006b18 <_fflush_r+0xc>

08006b5c <__swbuf_r>:
 8006b5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b5e:	460e      	mov	r6, r1
 8006b60:	4614      	mov	r4, r2
 8006b62:	4605      	mov	r5, r0
 8006b64:	b118      	cbz	r0, 8006b6e <__swbuf_r+0x12>
 8006b66:	6a03      	ldr	r3, [r0, #32]
 8006b68:	b90b      	cbnz	r3, 8006b6e <__swbuf_r+0x12>
 8006b6a:	f7ff fa11 	bl	8005f90 <__sinit>
 8006b6e:	69a3      	ldr	r3, [r4, #24]
 8006b70:	60a3      	str	r3, [r4, #8]
 8006b72:	89a3      	ldrh	r3, [r4, #12]
 8006b74:	071a      	lsls	r2, r3, #28
 8006b76:	d501      	bpl.n	8006b7c <__swbuf_r+0x20>
 8006b78:	6923      	ldr	r3, [r4, #16]
 8006b7a:	b943      	cbnz	r3, 8006b8e <__swbuf_r+0x32>
 8006b7c:	4621      	mov	r1, r4
 8006b7e:	4628      	mov	r0, r5
 8006b80:	f000 f82a 	bl	8006bd8 <__swsetup_r>
 8006b84:	b118      	cbz	r0, 8006b8e <__swbuf_r+0x32>
 8006b86:	f04f 37ff 	mov.w	r7, #4294967295
 8006b8a:	4638      	mov	r0, r7
 8006b8c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006b8e:	6823      	ldr	r3, [r4, #0]
 8006b90:	6922      	ldr	r2, [r4, #16]
 8006b92:	1a98      	subs	r0, r3, r2
 8006b94:	6963      	ldr	r3, [r4, #20]
 8006b96:	b2f6      	uxtb	r6, r6
 8006b98:	4283      	cmp	r3, r0
 8006b9a:	4637      	mov	r7, r6
 8006b9c:	dc05      	bgt.n	8006baa <__swbuf_r+0x4e>
 8006b9e:	4621      	mov	r1, r4
 8006ba0:	4628      	mov	r0, r5
 8006ba2:	f7ff ffb3 	bl	8006b0c <_fflush_r>
 8006ba6:	2800      	cmp	r0, #0
 8006ba8:	d1ed      	bne.n	8006b86 <__swbuf_r+0x2a>
 8006baa:	68a3      	ldr	r3, [r4, #8]
 8006bac:	3b01      	subs	r3, #1
 8006bae:	60a3      	str	r3, [r4, #8]
 8006bb0:	6823      	ldr	r3, [r4, #0]
 8006bb2:	1c5a      	adds	r2, r3, #1
 8006bb4:	6022      	str	r2, [r4, #0]
 8006bb6:	701e      	strb	r6, [r3, #0]
 8006bb8:	6962      	ldr	r2, [r4, #20]
 8006bba:	1c43      	adds	r3, r0, #1
 8006bbc:	429a      	cmp	r2, r3
 8006bbe:	d004      	beq.n	8006bca <__swbuf_r+0x6e>
 8006bc0:	89a3      	ldrh	r3, [r4, #12]
 8006bc2:	07db      	lsls	r3, r3, #31
 8006bc4:	d5e1      	bpl.n	8006b8a <__swbuf_r+0x2e>
 8006bc6:	2e0a      	cmp	r6, #10
 8006bc8:	d1df      	bne.n	8006b8a <__swbuf_r+0x2e>
 8006bca:	4621      	mov	r1, r4
 8006bcc:	4628      	mov	r0, r5
 8006bce:	f7ff ff9d 	bl	8006b0c <_fflush_r>
 8006bd2:	2800      	cmp	r0, #0
 8006bd4:	d0d9      	beq.n	8006b8a <__swbuf_r+0x2e>
 8006bd6:	e7d6      	b.n	8006b86 <__swbuf_r+0x2a>

08006bd8 <__swsetup_r>:
 8006bd8:	b538      	push	{r3, r4, r5, lr}
 8006bda:	4b29      	ldr	r3, [pc, #164]	@ (8006c80 <__swsetup_r+0xa8>)
 8006bdc:	4605      	mov	r5, r0
 8006bde:	6818      	ldr	r0, [r3, #0]
 8006be0:	460c      	mov	r4, r1
 8006be2:	b118      	cbz	r0, 8006bec <__swsetup_r+0x14>
 8006be4:	6a03      	ldr	r3, [r0, #32]
 8006be6:	b90b      	cbnz	r3, 8006bec <__swsetup_r+0x14>
 8006be8:	f7ff f9d2 	bl	8005f90 <__sinit>
 8006bec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006bf0:	0719      	lsls	r1, r3, #28
 8006bf2:	d422      	bmi.n	8006c3a <__swsetup_r+0x62>
 8006bf4:	06da      	lsls	r2, r3, #27
 8006bf6:	d407      	bmi.n	8006c08 <__swsetup_r+0x30>
 8006bf8:	2209      	movs	r2, #9
 8006bfa:	602a      	str	r2, [r5, #0]
 8006bfc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006c00:	81a3      	strh	r3, [r4, #12]
 8006c02:	f04f 30ff 	mov.w	r0, #4294967295
 8006c06:	e033      	b.n	8006c70 <__swsetup_r+0x98>
 8006c08:	0758      	lsls	r0, r3, #29
 8006c0a:	d512      	bpl.n	8006c32 <__swsetup_r+0x5a>
 8006c0c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006c0e:	b141      	cbz	r1, 8006c22 <__swsetup_r+0x4a>
 8006c10:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006c14:	4299      	cmp	r1, r3
 8006c16:	d002      	beq.n	8006c1e <__swsetup_r+0x46>
 8006c18:	4628      	mov	r0, r5
 8006c1a:	f7ff fb2d 	bl	8006278 <_free_r>
 8006c1e:	2300      	movs	r3, #0
 8006c20:	6363      	str	r3, [r4, #52]	@ 0x34
 8006c22:	89a3      	ldrh	r3, [r4, #12]
 8006c24:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006c28:	81a3      	strh	r3, [r4, #12]
 8006c2a:	2300      	movs	r3, #0
 8006c2c:	6063      	str	r3, [r4, #4]
 8006c2e:	6923      	ldr	r3, [r4, #16]
 8006c30:	6023      	str	r3, [r4, #0]
 8006c32:	89a3      	ldrh	r3, [r4, #12]
 8006c34:	f043 0308 	orr.w	r3, r3, #8
 8006c38:	81a3      	strh	r3, [r4, #12]
 8006c3a:	6923      	ldr	r3, [r4, #16]
 8006c3c:	b94b      	cbnz	r3, 8006c52 <__swsetup_r+0x7a>
 8006c3e:	89a3      	ldrh	r3, [r4, #12]
 8006c40:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006c44:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006c48:	d003      	beq.n	8006c52 <__swsetup_r+0x7a>
 8006c4a:	4621      	mov	r1, r4
 8006c4c:	4628      	mov	r0, r5
 8006c4e:	f000 f84f 	bl	8006cf0 <__smakebuf_r>
 8006c52:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006c56:	f013 0201 	ands.w	r2, r3, #1
 8006c5a:	d00a      	beq.n	8006c72 <__swsetup_r+0x9a>
 8006c5c:	2200      	movs	r2, #0
 8006c5e:	60a2      	str	r2, [r4, #8]
 8006c60:	6962      	ldr	r2, [r4, #20]
 8006c62:	4252      	negs	r2, r2
 8006c64:	61a2      	str	r2, [r4, #24]
 8006c66:	6922      	ldr	r2, [r4, #16]
 8006c68:	b942      	cbnz	r2, 8006c7c <__swsetup_r+0xa4>
 8006c6a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006c6e:	d1c5      	bne.n	8006bfc <__swsetup_r+0x24>
 8006c70:	bd38      	pop	{r3, r4, r5, pc}
 8006c72:	0799      	lsls	r1, r3, #30
 8006c74:	bf58      	it	pl
 8006c76:	6962      	ldrpl	r2, [r4, #20]
 8006c78:	60a2      	str	r2, [r4, #8]
 8006c7a:	e7f4      	b.n	8006c66 <__swsetup_r+0x8e>
 8006c7c:	2000      	movs	r0, #0
 8006c7e:	e7f7      	b.n	8006c70 <__swsetup_r+0x98>
 8006c80:	2000001c 	.word	0x2000001c

08006c84 <_sbrk_r>:
 8006c84:	b538      	push	{r3, r4, r5, lr}
 8006c86:	4d06      	ldr	r5, [pc, #24]	@ (8006ca0 <_sbrk_r+0x1c>)
 8006c88:	2300      	movs	r3, #0
 8006c8a:	4604      	mov	r4, r0
 8006c8c:	4608      	mov	r0, r1
 8006c8e:	602b      	str	r3, [r5, #0]
 8006c90:	f7fa f86e 	bl	8000d70 <_sbrk>
 8006c94:	1c43      	adds	r3, r0, #1
 8006c96:	d102      	bne.n	8006c9e <_sbrk_r+0x1a>
 8006c98:	682b      	ldr	r3, [r5, #0]
 8006c9a:	b103      	cbz	r3, 8006c9e <_sbrk_r+0x1a>
 8006c9c:	6023      	str	r3, [r4, #0]
 8006c9e:	bd38      	pop	{r3, r4, r5, pc}
 8006ca0:	20004c54 	.word	0x20004c54

08006ca4 <__swhatbuf_r>:
 8006ca4:	b570      	push	{r4, r5, r6, lr}
 8006ca6:	460c      	mov	r4, r1
 8006ca8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006cac:	2900      	cmp	r1, #0
 8006cae:	b096      	sub	sp, #88	@ 0x58
 8006cb0:	4615      	mov	r5, r2
 8006cb2:	461e      	mov	r6, r3
 8006cb4:	da0d      	bge.n	8006cd2 <__swhatbuf_r+0x2e>
 8006cb6:	89a3      	ldrh	r3, [r4, #12]
 8006cb8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006cbc:	f04f 0100 	mov.w	r1, #0
 8006cc0:	bf14      	ite	ne
 8006cc2:	2340      	movne	r3, #64	@ 0x40
 8006cc4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8006cc8:	2000      	movs	r0, #0
 8006cca:	6031      	str	r1, [r6, #0]
 8006ccc:	602b      	str	r3, [r5, #0]
 8006cce:	b016      	add	sp, #88	@ 0x58
 8006cd0:	bd70      	pop	{r4, r5, r6, pc}
 8006cd2:	466a      	mov	r2, sp
 8006cd4:	f000 f848 	bl	8006d68 <_fstat_r>
 8006cd8:	2800      	cmp	r0, #0
 8006cda:	dbec      	blt.n	8006cb6 <__swhatbuf_r+0x12>
 8006cdc:	9901      	ldr	r1, [sp, #4]
 8006cde:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8006ce2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8006ce6:	4259      	negs	r1, r3
 8006ce8:	4159      	adcs	r1, r3
 8006cea:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006cee:	e7eb      	b.n	8006cc8 <__swhatbuf_r+0x24>

08006cf0 <__smakebuf_r>:
 8006cf0:	898b      	ldrh	r3, [r1, #12]
 8006cf2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006cf4:	079d      	lsls	r5, r3, #30
 8006cf6:	4606      	mov	r6, r0
 8006cf8:	460c      	mov	r4, r1
 8006cfa:	d507      	bpl.n	8006d0c <__smakebuf_r+0x1c>
 8006cfc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006d00:	6023      	str	r3, [r4, #0]
 8006d02:	6123      	str	r3, [r4, #16]
 8006d04:	2301      	movs	r3, #1
 8006d06:	6163      	str	r3, [r4, #20]
 8006d08:	b003      	add	sp, #12
 8006d0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006d0c:	ab01      	add	r3, sp, #4
 8006d0e:	466a      	mov	r2, sp
 8006d10:	f7ff ffc8 	bl	8006ca4 <__swhatbuf_r>
 8006d14:	9f00      	ldr	r7, [sp, #0]
 8006d16:	4605      	mov	r5, r0
 8006d18:	4639      	mov	r1, r7
 8006d1a:	4630      	mov	r0, r6
 8006d1c:	f7ff fb18 	bl	8006350 <_malloc_r>
 8006d20:	b948      	cbnz	r0, 8006d36 <__smakebuf_r+0x46>
 8006d22:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006d26:	059a      	lsls	r2, r3, #22
 8006d28:	d4ee      	bmi.n	8006d08 <__smakebuf_r+0x18>
 8006d2a:	f023 0303 	bic.w	r3, r3, #3
 8006d2e:	f043 0302 	orr.w	r3, r3, #2
 8006d32:	81a3      	strh	r3, [r4, #12]
 8006d34:	e7e2      	b.n	8006cfc <__smakebuf_r+0xc>
 8006d36:	89a3      	ldrh	r3, [r4, #12]
 8006d38:	6020      	str	r0, [r4, #0]
 8006d3a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006d3e:	81a3      	strh	r3, [r4, #12]
 8006d40:	9b01      	ldr	r3, [sp, #4]
 8006d42:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8006d46:	b15b      	cbz	r3, 8006d60 <__smakebuf_r+0x70>
 8006d48:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006d4c:	4630      	mov	r0, r6
 8006d4e:	f000 f81d 	bl	8006d8c <_isatty_r>
 8006d52:	b128      	cbz	r0, 8006d60 <__smakebuf_r+0x70>
 8006d54:	89a3      	ldrh	r3, [r4, #12]
 8006d56:	f023 0303 	bic.w	r3, r3, #3
 8006d5a:	f043 0301 	orr.w	r3, r3, #1
 8006d5e:	81a3      	strh	r3, [r4, #12]
 8006d60:	89a3      	ldrh	r3, [r4, #12]
 8006d62:	431d      	orrs	r5, r3
 8006d64:	81a5      	strh	r5, [r4, #12]
 8006d66:	e7cf      	b.n	8006d08 <__smakebuf_r+0x18>

08006d68 <_fstat_r>:
 8006d68:	b538      	push	{r3, r4, r5, lr}
 8006d6a:	4d07      	ldr	r5, [pc, #28]	@ (8006d88 <_fstat_r+0x20>)
 8006d6c:	2300      	movs	r3, #0
 8006d6e:	4604      	mov	r4, r0
 8006d70:	4608      	mov	r0, r1
 8006d72:	4611      	mov	r1, r2
 8006d74:	602b      	str	r3, [r5, #0]
 8006d76:	f7f9 ffd2 	bl	8000d1e <_fstat>
 8006d7a:	1c43      	adds	r3, r0, #1
 8006d7c:	d102      	bne.n	8006d84 <_fstat_r+0x1c>
 8006d7e:	682b      	ldr	r3, [r5, #0]
 8006d80:	b103      	cbz	r3, 8006d84 <_fstat_r+0x1c>
 8006d82:	6023      	str	r3, [r4, #0]
 8006d84:	bd38      	pop	{r3, r4, r5, pc}
 8006d86:	bf00      	nop
 8006d88:	20004c54 	.word	0x20004c54

08006d8c <_isatty_r>:
 8006d8c:	b538      	push	{r3, r4, r5, lr}
 8006d8e:	4d06      	ldr	r5, [pc, #24]	@ (8006da8 <_isatty_r+0x1c>)
 8006d90:	2300      	movs	r3, #0
 8006d92:	4604      	mov	r4, r0
 8006d94:	4608      	mov	r0, r1
 8006d96:	602b      	str	r3, [r5, #0]
 8006d98:	f7f9 ffd1 	bl	8000d3e <_isatty>
 8006d9c:	1c43      	adds	r3, r0, #1
 8006d9e:	d102      	bne.n	8006da6 <_isatty_r+0x1a>
 8006da0:	682b      	ldr	r3, [r5, #0]
 8006da2:	b103      	cbz	r3, 8006da6 <_isatty_r+0x1a>
 8006da4:	6023      	str	r3, [r4, #0]
 8006da6:	bd38      	pop	{r3, r4, r5, pc}
 8006da8:	20004c54 	.word	0x20004c54

08006dac <_init>:
 8006dac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006dae:	bf00      	nop
 8006db0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006db2:	bc08      	pop	{r3}
 8006db4:	469e      	mov	lr, r3
 8006db6:	4770      	bx	lr

08006db8 <_fini>:
 8006db8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006dba:	bf00      	nop
 8006dbc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006dbe:	bc08      	pop	{r3}
 8006dc0:	469e      	mov	lr, r3
 8006dc2:	4770      	bx	lr
