FILE_TYPE = CONNECTIVITY;
{Design Entry HDL 15.70-s060 30-Jul-2008}
"PAGE_NUMBER" = 7;
0"NC";
1"NC";
2"K1_ON_CNTRL";
3"ALE";
4"SMC_MON_BC_FAN1_STATE";
5"3P3V";
6"SMC_MON_BC_FAN0_STATE";
7"SMC_MON_BC_FAN1_TACH_OUT";
8"SMC_MON_BC_FAN0_TACH_OUT";
9"SMC_MON_BC_PHASE_LOSS*";
10"NC";
11"GND0";
12"SMC_SPR2_FAN_IN_MON";
13"SMC_MON_PDU_JAG_THERMAL_FAULT*";
14"AD13";
15"NC";
16"NC";
17"SMC_CNTRL_JAG_SWITCHED_AC*";
18"SMC_SPR_FAN_IN_MONITOR";
19"SC_P5F";
20"AD14";
21"AD08";
22"SMC_PDU_48V_ON";
23"ADUC_RD*";
24"SMC_PDU_V1";
25"NC";
26"SMC_PDU_V0";
27"SMC_PDU_I1";
28"SMC_PDU_VBC";
29"SMC_PDU_I2";
30"SMC_PDU_VAC";
31"SMC_MON_BC_OUTPUT_FAULT*";
32"SMC_CNTRL_BC_48VDC_ON*";
33"SMC_MON_BC_OVR_TMP*";
34"SMC_MON_BC_AC_PWR_FAULT*";
35"SMC_PDU_K1_ON";
36"3P3V";
37"SMC_TH_FAN_IN_MONITOR";
38"NC";
39"AD0";
40"11MHZ_CLK";
41"NC";
42"SMC_CNTRL_JAG_48VDC_ON*";
43"AD04";
44"AD01";
45"ADUC_WR*";
46"AD15";
47"AD10";
48"AD11";
49"AD12";
50"AD07";
51"AD06";
52"AD05";
53"GND0";
54"AD02";
55"NC";
56"SMC_PDU_V2";
57"GND0";
58"SMC_MON_DC90_48V_ON";
59"AD09";
60"PWRCLR*";
61"NC";
62"3P3V";
63"AD03";
64"SMC_MON_PDU_JAG_48V_GOOD";
65"NC";
66"NC";
67"NC";
68"NC";
69"SMC_MON_BC_AC_ON*";
70"3P3V";
71"GND0";
72"48V_ON_CNTRL";
73"SMC_MON_DC90_OVR_TMP*";
74"SC_P5F";
75"SMC_CNTRL_DC90_48V_ON*";
76"SMC_PDU_MAINT";
77"SMC_PDU_VAB";
78"NC";
79"SMC_MON_DC90_OUTPUT_FAULT*";
80"SMC_SC_FAN_IN_MONITOR";
81"PSEN";
82"SMC_CNTRL_BC_SWITCHED_AC*";
83"SMC_PDU_FREQ";
84"SMC_MON_DC90_AC_PWR_FAULT*";
%"DRAWING"
"1","(2100,3800)","0","standard","";
;
LAST_MODIFIED"Wed Jan 12 08:35:59 2011"
TITLE"734-220-51"
ABBREV"SMC FPGA";
END.
