# RISC-V-core

I'm currently working on creating a RISC-V processor.
Currently /src is an empty directry but I am now posting current progress versions in /practice-files.

## Current progress

/ver1: This core can execute add.
/ver2: Start implementing other instructions other than memory related ones.