# hades.models.Design file
#  
[name] tester
[components]
hades.models.io.Ipin Z 21300 22200 @N 1001 null U
hades.models.io.Ipin C 19500 21600 @N 1001 null U
hades.models.gates.Xnor2 i7 26100 15300 @N 1001 1.0E-8
hades.models.io.Gnd i6 35700 16800 @N 1001
hades.models.gates.InvSmall i5 23100 18900 @N 1001 5.0E-9
hades.models.gates.And2 i3 30600 13800 @N 1001 1.0E-8
hades.models.gates.And2 i2 26100 17700 @N 1001 1.0E-8
hades.models.Design MUX8_1 36900 17400 @N 1001 /hades/models/rtl/Mux8_1.hds
hades.models.rtlib.io.ExpanderVertical i1 16800 24300 @N 1001 4 1.0E-8
hades.models.gates.Xor2 i0 41700 19800 @N 1001 1.0E-8
hades.models.rtlib.io.IpinVector CONDITION 16800 12000 @N 1001 4 1111_B 1.0E-8 2
hades.models.io.Ipin O 19500 20400 @N 1001 null U
hades.models.io.Ipin N 21300 21000 @N 1001 null U
hades.models.io.Opin TEST_SUCCEEDS 46200 21000 @N 1001 5.0E-9
[end components]
[signals]
hades.signals.SignalStdLogic1164 n9 3 O Y MUX8_1 A3 i7 A 5 2 21900 20400 28500 20400 2 28500 20400 36900 20400 2 19500 20400 21900 20400 2 21900 20400 21900 15900 2 21900 15900 26100 15900 1 21900 20400 
hades.signals.SignalStdLogic1164 n8 3 N Y MUX8_1 A2 i7 B 5 2 22200 21000 28200 21000 2 28200 21000 36900 21000 2 21300 21000 22200 21000 2 22200 21000 22200 17100 2 22200 17100 26100 17100 1 22200 21000 
hades.signals.SignalStdLogic1164 n7 2 i3 Y MUX8_1 A6 3 2 34200 15000 34500 15000 2 34500 15000 34500 18600 2 34500 18600 36900 18600 0 
hades.signals.SignalStdLogic1164 n6 2 i2 Y MUX8_1 A4 3 2 29700 18900 30000 18900 2 30000 18900 30000 19800 2 30000 19800 36900 19800 0 
hades.signals.SignalStdLogic1164 n5 2 i1 Y0 i0 B 3 2 18000 26700 41100 26700 2 41100 26700 41100 21600 2 41100 21600 41700 21600 0 
hades.signals.SignalStdLogic1164 n4 2 MUX8_1 Y i0 A 1 2 40500 20400 41700 20400 0 
hades.signals.SignalStdLogic1164 n3 2 i1 Y1 MUX8_1 S0 2 2 18000 26100 39300 26100 2 39300 26100 39300 23400 0 
hades.signals.SignalStdLogic1164 n2 2 i1 Y2 MUX8_1 S1 2 2 18000 25500 38700 25500 2 38700 25500 38700 23400 0 
hades.signals.SignalStdLogic1164 n1 2 i1 Y3 MUX8_1 S2 2 2 18000 24900 38100 24900 2 38100 24900 38100 23400 0 
hades.signals.SignalStdLogicVector n0 4 2 CONDITION Y i1 A 2 2 16800 12000 17400 12000 2 17400 12000 17400 24300 0 
hades.signals.SignalStdLogic1164 n7_1_0 3 C Y MUX8_1 A1 i2 A 5 2 19500 21600 22500 21600 2 22500 21600 36900 21600 2 22500 21600 22500 18300 2 22500 18300 25800 18300 2 25800 18300 26100 18300 1 22500 21600 
hades.signals.SignalStdLogic1164 n12 2 i6 GND MUX8_1 A7 4 2 35700 16800 35700 16200 2 35700 16200 36600 16200 2 36600 16200 36600 18000 2 36600 18000 36900 18000 0 
hades.signals.SignalStdLogic1164 n11 2 i0 Y TEST_SUCCEEDS A 1 2 45300 21000 46200 21000 0 
hades.signals.SignalStdLogic1164 n6_1_1 3 Z Y MUX8_1 A0 i5 A 5 2 21300 22200 22800 22200 2 27600 22200 36900 22200 2 22800 22200 22800 19500 2 22800 19500 23100 19500 2 22800 22200 27600 22200 1 22800 22200 
hades.signals.SignalStdLogic1164 n10 3 i5 Y i2 B i3 A 5 2 25500 19500 26100 19500 2 24900 19500 25500 19500 2 25500 19500 25500 14400 2 25500 14400 26100 14400 2 26100 14400 30600 14400 1 25500 19500 
hades.signals.SignalStdLogic1164 n7_2_1 3 i7 Y MUX8_1 A5 i3 B 6 2 30300 16500 30300 19200 2 30300 19200 35400 19200 2 35400 19200 36900 19200 2 29700 16500 30300 16500 2 30300 16500 30300 15600 2 30300 15600 30600 15600 1 30300 16500 
[end signals]
[end]
