// Seed: 133312057
module module_0 (
    input supply0 id_0,
    input wor id_1,
    output tri1 id_2,
    input supply0 id_3,
    input wor id_4,
    input uwire id_5,
    input wor id_6,
    input uwire id_7,
    input tri0 id_8,
    input supply0 id_9
    , id_14,
    input tri1 id_10,
    input tri1 id_11
    , id_15,
    input wor id_12
);
endmodule
module module_1 (
    input supply1 id_0,
    output uwire id_1,
    output supply1 id_2,
    input wire id_3,
    input supply0 id_4,
    output supply0 id_5
);
  wire id_7;
  always @(negedge (id_0));
  and (id_2, id_0, id_3);
  module_0(
      id_3, id_4, id_5, id_0, id_3, id_0, id_4, id_0, id_0, id_4, id_3, id_4, id_4
  );
  assign id_2 = 1'b0 ? id_0 : id_4;
  wire id_8;
endmodule
