{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1602697514794 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1602697514795 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 14 20:45:14 2020 " "Processing started: Wed Oct 14 20:45:14 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1602697514795 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602697514795 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proj -c proj " "Command: quartus_map --read_settings_files=on --write_settings_files=off proj -c proj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602697514795 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1602697515350 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1602697515350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/3sem/verilog/labfour/barrelshiftregister.v 1 1 " "Found 1 design units, including 1 entities, in source file /3sem/verilog/labfour/barrelshiftregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 BarrelShiftRegister " "Found entity 1: BarrelShiftRegister" {  } { { "../../labFour/BarrelShiftRegister.v" "" { Text "E:/3sem/verilog/labFour/BarrelShiftRegister.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602697531369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602697531369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/3sem/verilog/ipov/labtwo/quesone.v 1 1 " "Found 1 design units, including 1 entities, in source file /3sem/verilog/ipov/labtwo/quesone.v" { { "Info" "ISGN_ENTITY_NAME" "1 quesOne " "Found entity 1: quesOne" {  } { { "../../ipov/labTwo/quesOne.v" "" { Text "E:/3sem/verilog/ipov/labTwo/quesOne.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602697531371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602697531371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/3sem/verilog/labtwo/vartwo.v 1 1 " "Found 1 design units, including 1 entities, in source file /3sem/verilog/labtwo/vartwo.v" { { "Info" "ISGN_ENTITY_NAME" "1 VarTwo " "Found entity 1: VarTwo" {  } { { "../VarTwo.v" "" { Text "E:/3sem/verilog/labTwo/VarTwo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602697531373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602697531373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/3sem/verilog/labtwo/multiplex.v 1 1 " "Found 1 design units, including 1 entities, in source file /3sem/verilog/labtwo/multiplex.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplex " "Found entity 1: multiplex" {  } { { "../multiplex.v" "" { Text "E:/3sem/verilog/labTwo/multiplex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602697531375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602697531375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coder.v 1 1 " "Found 1 design units, including 1 entities, in source file coder.v" { { "Info" "ISGN_ENTITY_NAME" "1 coder " "Found entity 1: coder" {  } { { "coder.v" "" { Text "E:/3sem/verilog/labTwo/qurt/coder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602697531378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602697531378 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../labFour/work/proj.v " "Can't analyze file -- file ../../labFour/work/proj.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1602697531381 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "i_res_n BarrelShiftRegister.v(9) " "Verilog HDL error at BarrelShiftRegister.v(9): object \"i_res_n\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../../labFour/BarrelShiftRegister.v" "" { Text "E:/3sem/verilog/labFour/BarrelShiftRegister.v" 9 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1602697531382 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "i_res_n BarrelShiftRegister.v(10) " "Verilog HDL error at BarrelShiftRegister.v(10): object \"i_res_n\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../../labFour/BarrelShiftRegister.v" "" { Text "E:/3sem/verilog/labFour/BarrelShiftRegister.v" 10 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1602697531382 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring local loop variables BarrelShiftRegister.v(13) " "Verilog HDL error at BarrelShiftRegister.v(13): declaring local loop variables is a SystemVerilog feature" {  } { { "../../labFour/BarrelShiftRegister.v" "" { Text "E:/3sem/verilog/labFour/BarrelShiftRegister.v" 13 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1602697531382 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring local loop variables BarrelShiftRegister.v(18) " "Verilog HDL error at BarrelShiftRegister.v(18): declaring local loop variables is a SystemVerilog feature" {  } { { "../../labFour/BarrelShiftRegister.v" "" { Text "E:/3sem/verilog/labFour/BarrelShiftRegister.v" 18 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1602697531382 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4755 " "Peak virtual memory: 4755 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1602697531555 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct 14 20:45:31 2020 " "Processing ended: Wed Oct 14 20:45:31 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1602697531555 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1602697531555 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1602697531555 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1602697531555 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1602697532278 ""}
