Release 6.1.03i - xst G.26
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to __projnav
CPU : 0.00 / 0.16 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.16 s | Elapsed : 0.00 / 0.00 s
 
--> Reading design: TopLeveltest11.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
     4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
  6) Low Level Synthesis
  7) Final Report
     7.1) Device utilization summary
     7.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : TopLeveltest11.prj
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO
Verilog Include Directory          : 

---- Target Parameters
Output File Name                   : TopLeveltest11
Output Format                      : NGC
Target Device                      : xc3s50-4-pq208

---- Source Options
Top Module Name                    : TopLeveltest11
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
ROM Style                          : Auto
Mux Extraction                     : YES
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Resource Sharing                   : YES
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Equivalent register Removal        : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : NO
Global Optimization                : AllClockNets
RTL Output                         : Yes
Write Timing Constraints           : NO
Hierarchy Separator                : _
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
Slice Utilization Ratio Delta      : 5

---- Other Options
lso                                : TopLeveltest11.lso
Read Cores                         : YES
cross_clock_analysis               : NO
verilog2001                        : YES
Optimize Instantiated Primitives   : NO

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "alu.v"
Module <TopLeveltest11> compiled
Module <mux> compiled
Module <copyR1> compiled
Module <complement> compiled
Module <AndR1R2> compiled
Module <OrR1R2> compiled
Module <XorR1R2> compiled
Module <cla_8Bit> compiled
Module <CLA_4bit> compiled
Module <multiplier> compiled
Module <alu> compiled
No errors in compilation
Analysis of file <TopLeveltest11.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
WARNING:HDLCompilers:261 - alu.v line 15 Connection to output port 'Sum' does not match port size
Analyzing top module <TopLeveltest11>.
Module <TopLeveltest11> is correct for synthesis.
 
Analyzing module <copyR1>.
Module <copyR1> is correct for synthesis.
 
Analyzing module <complement>.
Module <complement> is correct for synthesis.
 
Analyzing module <AndR1R2>.
Module <AndR1R2> is correct for synthesis.
 
Analyzing module <OrR1R2>.
Module <OrR1R2> is correct for synthesis.
 
Analyzing module <XorR1R2>.
Module <XorR1R2> is correct for synthesis.
 
Analyzing module <cla_8Bit>.
Module <cla_8Bit> is correct for synthesis.
 
Analyzing module <CLA_4bit>.
Module <CLA_4bit> is correct for synthesis.
 
Analyzing module <multiplier>.
Module <multiplier> is correct for synthesis.
 
Analyzing module <alu>.
Module <alu> is correct for synthesis.
 
Analyzing module <mux>.
Module <mux> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================
WARNING:Xst:1851 - Detected name conflict between bus <Q> and signal <Q_1> (renamed to <Q_1_ren>).

Synthesizing Unit <alu>.
    Related source file is alu.v.
    Found 8-bit adder carry in for signal <out>.
    Summary:
	inferred   1 Adder/Subtracter(s).
Unit <alu> synthesized.


Synthesizing Unit <CLA_4bit>.
    Related source file is alu.v.
    Found 4-bit xor2 for signal <S>.
    Found 4-bit xor2 for signal <P>.
Unit <CLA_4bit> synthesized.


Synthesizing Unit <mux>.
    Related source file is alu.v.
    Found 16-bit 8-to-1 multiplexer for signal <y1>.
    Summary:
	inferred  16 Multiplexer(s).
Unit <mux> synthesized.


Synthesizing Unit <multiplier>.
    Related source file is alu.v.
    Found 4-bit comparator less for signal <busy>.
    Found 8-bit register for signal <A>.
    Found 4-bit up counter for signal <count>.
    Found 8-bit register for signal <M>.
    Found 8-bit register for signal <Q>.
    Found 1-bit register for signal <Q_1_ren>.
    Found 1-bit register for signal <start>.
    Found 8 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Counter(s).
	inferred  26 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <multiplier> synthesized.


Synthesizing Unit <cla_8Bit>.
    Related source file is alu.v.
    Found 8-bit xor2 for signal <B_test>.
Unit <cla_8Bit> synthesized.


Synthesizing Unit <XorR1R2>.
    Related source file is alu.v.
    Found 8-bit xor2 for signal <$n0000> created at line 94.
Unit <XorR1R2> synthesized.


Synthesizing Unit <OrR1R2>.
    Related source file is alu.v.
Unit <OrR1R2> synthesized.


Synthesizing Unit <AndR1R2>.
    Related source file is alu.v.
Unit <AndR1R2> synthesized.


Synthesizing Unit <complement>.
    Related source file is alu.v.
WARNING:Xst:647 - Input <R1<1>> is never used.
    Register <outcomp<2>> equivalent to <outcomp<1>> has been removed
    Found 5-bit register for signal <outcomp<7:3>>.
    Found 2-bit register for signal <outcomp<1:0>>.
    Summary:
	inferred   7 D-type flip-flop(s).
Unit <complement> synthesized.


Synthesizing Unit <copyR1>.
    Related source file is alu.v.
    Found 16-bit register for signal <outR1>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <copyR1> synthesized.


Synthesizing Unit <TopLeveltest11>.
    Related source file is alu.v.
Unit <TopLeveltest11> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 13
  8-bit register                   : 3
  1-bit register                   : 9
  16-bit register                  : 1
# Counters                         : 1
  4-bit up counter                 : 1
# Multiplexers                     : 2
  2-to-1 multiplexer               : 1
  16-bit 8-to-1 multiplexer        : 1
# Adders/Subtractors               : 2
  8-bit adder carry in             : 2
# Comparators                      : 1
  4-bit comparator less            : 1
# Xors                             : 11
  4-bit xor2                       : 8
  8-bit xor2                       : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <outR1_15> (without init value) is constant in block <copyR1>.
WARNING:Xst:1710 - FF/Latch  <outR1_8> (without init value) is constant in block <copyR1>.
WARNING:Xst:1710 - FF/Latch  <outR1_9> (without init value) is constant in block <copyR1>.
WARNING:Xst:1710 - FF/Latch  <outR1_10> (without init value) is constant in block <copyR1>.
WARNING:Xst:1710 - FF/Latch  <outR1_11> (without init value) is constant in block <copyR1>.
WARNING:Xst:1710 - FF/Latch  <outR1_12> (without init value) is constant in block <copyR1>.
WARNING:Xst:1710 - FF/Latch  <outR1_13> (without init value) is constant in block <copyR1>.
WARNING:Xst:1710 - FF/Latch  <outR1_14> (without init value) is constant in block <copyR1>.
WARNING:Xst:1426 - The value init of the FF/Latch start hinder the constant cleaning in the block multiplier.
   You should achieve better results by setting this init to 0.

Optimizing unit <TopLeveltest11> ...

Optimizing unit <AndR1R2> ...

Optimizing unit <OrR1R2> ...

Optimizing unit <CLA_4bit> ...

Optimizing unit <multiplier> ...
Loading device for application Xst from file '3s50.nph' in environment C:/XilinxISE6.

Mapping all equations...
Building and optimizing final netlist ...
Register MR1R2_A_6 equivalent to MR1R2_A_7 has been removed
Found area constraint ratio of 100 (+ 5) on block TopLeveltest11, actual ratio is 12.

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : TopLeveltest11.ngr
Top Level Output File Name         : TopLeveltest11
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 38

Macro Statistics :
# Registers                        : 14
#      1-bit register              : 9
#      16-bit register             : 1
#      4-bit register              : 1
#      8-bit register              : 3
# Multiplexers                     : 2
#      16-bit 8-to-1 multiplexer   : 1
#      2-to-1 multiplexer          : 1
# Adders/Subtractors               : 2
#      8-bit adder carry in        : 2
# Comparators                      : 1
#      4-bit comparator less       : 1

Cell Usage :
# BELS                             : 181
#      GND                         : 1
#      LUT1                        : 2
#      LUT2                        : 14
#      LUT2_D                      : 1
#      LUT2_L                      : 14
#      LUT3                        : 46
#      LUT4                        : 25
#      LUT4_L                      : 7
#      MUXCY                       : 14
#      MUXF5                       : 25
#      MUXF6                       : 16
#      VCC                         : 1
#      XORCY                       : 15
# FlipFlops/Latches                : 44
#      FD                          : 15
#      FDE                         : 9
#      FDR                         : 12
#      FDRS                        : 7
#      FDS                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 37
#      IBUF                        : 19
#      OBUF                        : 18
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50pq208-4 

 Number of Slices:                      69  out of    768     8%  
 Number of Slice Flip Flops:            44  out of   1536     2%  
 Number of 4 input LUTs:               109  out of   1536     7%  
 Number of bonded IOBs:                 37  out of    124    29%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 44    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.501ns (Maximum Frequency: 153.823MHz)
   Minimum input arrival time before clock: 4.303ns
   Maximum output required time after clock: 8.972ns
   Maximum combinational path delay: 17.352ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'clk'
Delay:               6.501ns (Levels of Logic = 10)
  Source:            MR1R2_A_0 (FF)
  Destination:       MR1R2_A_7 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: MR1R2_A_0 to MR1R2_A_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRS:C->Q             5   0.619   0.658  MR1R2_A_0 (MR1R2_A_0)
     LUT2_D:I1->LO         1   0.720   0.000  MR1R2_adder_Madd_out_inst_lut2_01 (N5843)
     MUXCY:S->O            1   0.629   0.000  MR1R2_adder_Madd_out_inst_cy_0 (MR1R2_adder_Madd_out_inst_cy_0)
     MUXCY:CI->O           1   0.090   0.000  MR1R2_adder_Madd_out_inst_cy_1 (MR1R2_adder_Madd_out_inst_cy_1)
     MUXCY:CI->O           1   0.090   0.000  MR1R2_adder_Madd_out_inst_cy_2 (MR1R2_adder_Madd_out_inst_cy_2)
     MUXCY:CI->O           1   0.090   0.000  MR1R2_adder_Madd_out_inst_cy_3 (MR1R2_adder_Madd_out_inst_cy_3)
     MUXCY:CI->O           1   0.090   0.000  MR1R2_adder_Madd_out_inst_cy_4 (MR1R2_adder_Madd_out_inst_cy_4)
     MUXCY:CI->O           1   0.090   0.000  MR1R2_adder_Madd_out_inst_cy_5 (MR1R2_adder_Madd_out_inst_cy_5)
     MUXCY:CI->O           0   0.090   0.000  MR1R2_adder_Madd_out_inst_cy_6 (MR1R2_adder_Madd_out_inst_cy_6)
     XORCY:CI->O           1   0.939   0.240  MR1R2_adder_Madd_out_inst_sum_7 (MR1R2_sum<7>)
     LUT4:I3->O            1   0.720   0.240  MR1R2__n0001<7>12 (CHOICE161)
     FDRS:S                    1.193          MR1R2_A_7
    ----------------------------------------
    Total                      6.501ns (5.363ns logic, 1.138ns route)
                                       (82.5% logic, 17.5% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
Offset:              4.303ns (Levels of Logic = 2)
  Source:            R2<7> (PAD)
  Destination:       MR1R2_Q_7 (FF)
  Destination Clock: clk rising

  Data Path: R2<7> to MR1R2_Q_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.492   0.658  R2_7_IBUF (R2_7_IBUF)
     LUT2:I1->O            1   0.720   0.240  MR1R2_Mmux__n0002_Result<7>0 (CHOICE169)
     FDS:S                     1.193          MR1R2_Q_7
    ----------------------------------------
    Total                      4.303ns (3.405ns logic, 0.898ns route)
                                       (79.1% logic, 20.9% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
Offset:              8.972ns (Levels of Logic = 4)
  Source:            MR1R2_Q_0 (FF)
  Destination:       out<0> (PAD)
  Source Clock:      clk rising

  Data Path: MR1R2_Q_0 to out<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              17   0.619   1.031  MR1R2_Q_0 (MR1R2_Q_0)
     LUT4:I3->O            1   0.720   0.000  mainMux_Mmux_y1_inst_lut3_310 (mainMux_Mmux_y1__net4)
     MUXF5:I1->O           1   0.387   0.000  mainMux_Mmux_y1_inst_mux_f5_1 (mainMux_Mmux_y1__net5)
     MUXF6:I1->O           1   0.563   0.240  mainMux_Mmux_y1_inst_mux_f6_0 (out_0_OBUF)
     OBUF:I->O                 5.412          out_0_OBUF (out<0>)
    ----------------------------------------
    Total                      8.972ns (7.701ns logic, 1.271ns route)
                                       (85.8% logic, 14.2% route)

-------------------------------------------------------------------------
Timing constraint: Default path analysis
Delay:               17.352ns (Levels of Logic = 12)
  Source:            R1<0> (PAD)
  Destination:       out<7> (PAD)

  Data Path: R1<0> to out<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            10   1.492   0.806  R1_0_IBUF (R1_0_IBUF)
     LUT4:I2->O            2   0.720   0.465  Sub_CLA_CLA0__n0016 (Sub_CLA_CLA0_C<2>)
     LUT3:I0->O            2   0.720   0.465  Sub_CLA_CLA0__n00141 (Sub_CLA_CLA0_C<3>)
     LUT3:I0->O            3   0.720   0.577  Sub_CLA_CLA0_Cout1 (Sub_CLA_carry)
     LUT3:I2->O            1   0.720   0.240  Sub_CLA_CLA1__n0016_SW1 (N5803)
     LUT3:I2->O            2   0.720   0.465  Sub_CLA_CLA1__n0016 (Sub_CLA_CLA1_C<2>)
     LUT3:I0->O            1   0.720   0.240  Sub_CLA_CLA1__n00141 (Sub_CLA_CLA1_C<3>)
     LUT3:I0->O            1   0.720   0.240  Sub_CLA_CLA1_Mxor_S_Result<3>1 (outSub<7>)
     LUT3:I1->O            1   0.720   0.000  mainMux_Mmux_y1_inst_lut3_311 (mainMux_Mmux_y1__net53)
     MUXF5:I1->O           1   0.387   0.000  mainMux_Mmux_y1_inst_mux_f5_15 (mainMux_Mmux_y1__net54)
     MUXF6:I1->O           1   0.563   0.240  mainMux_Mmux_y1_inst_mux_f6_7 (out_7_OBUF)
     OBUF:I->O                 5.412          out_7_OBUF (out<7>)
    ----------------------------------------
    Total                     17.352ns (13.614ns logic, 3.738ns route)
                                       (78.5% logic, 21.5% route)

=========================================================================
CPU : 2.22 / 2.52 s | Elapsed : 2.00 / 2.00 s
 
--> 

Total memory usage is 76964 kilobytes


