# do ROM_16.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:51:00 on Oct 26,2018
# vcom -work work ROM_16.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_lnsim_components
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cyclonev_atom_pack
# -- Loading package cyclonev_components
# -- Compiling entity ROM_16
# -- Compiling architecture structure of ROM_16
# End time: 16:51:00 on Oct 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:51:01 on Oct 26,2018
# vcom -work work Waveform.vwf.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ROM_16_vhd_vec_tst
# -- Compiling architecture ROM_16_arch of ROM_16_vhd_vec_tst
# End time: 16:51:01 on Oct 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Error (suppressible): (vsim-SDF-3196) Failed to find SDF file "ROM_16_vhd.sdo".
# vsim -novopt -c -t 1ps -sdfmax ROM_16_vhd_vec_tst/i1=ROM_16_vhd.sdo -L cyclonev -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.ROM_16_vhd_vec_tst 
# Error loading design
# Errors: 1, Warnings: 0
