\doxysection{TSC\+\_\+\+Type\+Def Struct Reference}
\hypertarget{struct_t_s_c___type_def}{}\label{struct_t_s_c___type_def}\index{TSC\_TypeDef@{TSC\_TypeDef}}


Touch Sensing Controller (TSC)  




{\ttfamily \#include $<$stm32f072xb.\+h$>$}

\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_s_c___type_def_a5242c0f547b4c65ad619dae5cf670b17}{CR}}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_s_c___type_def_a6d83a90d85e3b545cf29e98eac11765e}{IER}}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_s_c___type_def_a447b91de2a50d7ebde5716a8e7eda3ee}{ICR}}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_s_c___type_def_a7d65e605788d739a9b23a9b4a45fd10b}{ISR}}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_s_c___type_def_a715fd9205b604d1dda5046a31996296a}{IOHCR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_t_s_c___type_def_a27f20ff0eccdc070477448b973ca8df7}{RESERVED1}}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_s_c___type_def_af8a7f56b952ec2aba979eb8301e5800c}{IOASCR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_t_s_c___type_def_a7ff59eaa0f8c9e69e6736dddc514a037}{RESERVED2}}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_s_c___type_def_a95191a7f002c8738f835ffbb356e28c6}{IOSCR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_t_s_c___type_def_a0d47873260f8f0c16b8ec77e1edc8789}{RESERVED3}}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_s_c___type_def_ad468fece7d1f454e0f8967edc9068c73}{IOCCR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_t_s_c___type_def_a75a37e293ded1627c94cf521df950e31}{RESERVED4}}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_s_c___type_def_aa166b00195900a37903238cc8d50ba36}{IOGCSR}}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_s_c___type_def_a67d0b2e4315451b591e3d6b09c6c9cfc}{IOGXCR}} \mbox{[}8\mbox{]}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Touch Sensing Controller (TSC) 

\doxysubsection{Member Data Documentation}
\Hypertarget{struct_t_s_c___type_def_a5242c0f547b4c65ad619dae5cf670b17}\label{struct_t_s_c___type_def_a5242c0f547b4c65ad619dae5cf670b17} 
\index{TSC\_TypeDef@{TSC\_TypeDef}!CR@{CR}}
\index{CR@{CR}!TSC\_TypeDef@{TSC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TSC\+\_\+\+Type\+Def\+::\+CR}

TSC control register, Address offset\+: 0x00 \Hypertarget{struct_t_s_c___type_def_a447b91de2a50d7ebde5716a8e7eda3ee}\label{struct_t_s_c___type_def_a447b91de2a50d7ebde5716a8e7eda3ee} 
\index{TSC\_TypeDef@{TSC\_TypeDef}!ICR@{ICR}}
\index{ICR@{ICR}!TSC\_TypeDef@{TSC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ICR}{ICR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TSC\+\_\+\+Type\+Def\+::\+ICR}

TSC interrupt clear register, Address offset\+: 0x08 \Hypertarget{struct_t_s_c___type_def_a6d83a90d85e3b545cf29e98eac11765e}\label{struct_t_s_c___type_def_a6d83a90d85e3b545cf29e98eac11765e} 
\index{TSC\_TypeDef@{TSC\_TypeDef}!IER@{IER}}
\index{IER@{IER}!TSC\_TypeDef@{TSC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IER}{IER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TSC\+\_\+\+Type\+Def\+::\+IER}

TSC interrupt enable register, Address offset\+: 0x04 \Hypertarget{struct_t_s_c___type_def_af8a7f56b952ec2aba979eb8301e5800c}\label{struct_t_s_c___type_def_af8a7f56b952ec2aba979eb8301e5800c} 
\index{TSC\_TypeDef@{TSC\_TypeDef}!IOASCR@{IOASCR}}
\index{IOASCR@{IOASCR}!TSC\_TypeDef@{TSC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IOASCR}{IOASCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TSC\+\_\+\+Type\+Def\+::\+IOASCR}

TSC I/O analog switch control register, Address offset\+: 0x18 \Hypertarget{struct_t_s_c___type_def_ad468fece7d1f454e0f8967edc9068c73}\label{struct_t_s_c___type_def_ad468fece7d1f454e0f8967edc9068c73} 
\index{TSC\_TypeDef@{TSC\_TypeDef}!IOCCR@{IOCCR}}
\index{IOCCR@{IOCCR}!TSC\_TypeDef@{TSC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IOCCR}{IOCCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TSC\+\_\+\+Type\+Def\+::\+IOCCR}

TSC I/O channel control register, Address offset\+: 0x28 \Hypertarget{struct_t_s_c___type_def_aa166b00195900a37903238cc8d50ba36}\label{struct_t_s_c___type_def_aa166b00195900a37903238cc8d50ba36} 
\index{TSC\_TypeDef@{TSC\_TypeDef}!IOGCSR@{IOGCSR}}
\index{IOGCSR@{IOGCSR}!TSC\_TypeDef@{TSC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IOGCSR}{IOGCSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TSC\+\_\+\+Type\+Def\+::\+IOGCSR}

TSC I/O group control status register, Address offset\+: 0x30 \Hypertarget{struct_t_s_c___type_def_a67d0b2e4315451b591e3d6b09c6c9cfc}\label{struct_t_s_c___type_def_a67d0b2e4315451b591e3d6b09c6c9cfc} 
\index{TSC\_TypeDef@{TSC\_TypeDef}!IOGXCR@{IOGXCR}}
\index{IOGXCR@{IOGXCR}!TSC\_TypeDef@{TSC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IOGXCR}{IOGXCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TSC\+\_\+\+Type\+Def\+::\+IOGXCR\mbox{[}8\mbox{]}}

TSC I/O group x counter register, Address offset\+: 0x34-\/50 \Hypertarget{struct_t_s_c___type_def_a715fd9205b604d1dda5046a31996296a}\label{struct_t_s_c___type_def_a715fd9205b604d1dda5046a31996296a} 
\index{TSC\_TypeDef@{TSC\_TypeDef}!IOHCR@{IOHCR}}
\index{IOHCR@{IOHCR}!TSC\_TypeDef@{TSC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IOHCR}{IOHCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TSC\+\_\+\+Type\+Def\+::\+IOHCR}

TSC I/O hysteresis control register, Address offset\+: 0x10 \Hypertarget{struct_t_s_c___type_def_a95191a7f002c8738f835ffbb356e28c6}\label{struct_t_s_c___type_def_a95191a7f002c8738f835ffbb356e28c6} 
\index{TSC\_TypeDef@{TSC\_TypeDef}!IOSCR@{IOSCR}}
\index{IOSCR@{IOSCR}!TSC\_TypeDef@{TSC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IOSCR}{IOSCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TSC\+\_\+\+Type\+Def\+::\+IOSCR}

TSC I/O sampling control register, Address offset\+: 0x20 \Hypertarget{struct_t_s_c___type_def_a7d65e605788d739a9b23a9b4a45fd10b}\label{struct_t_s_c___type_def_a7d65e605788d739a9b23a9b4a45fd10b} 
\index{TSC\_TypeDef@{TSC\_TypeDef}!ISR@{ISR}}
\index{ISR@{ISR}!TSC\_TypeDef@{TSC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ISR}{ISR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TSC\+\_\+\+Type\+Def\+::\+ISR}

TSC interrupt status register, Address offset\+: 0x0C \Hypertarget{struct_t_s_c___type_def_a27f20ff0eccdc070477448b973ca8df7}\label{struct_t_s_c___type_def_a27f20ff0eccdc070477448b973ca8df7} 
\index{TSC\_TypeDef@{TSC\_TypeDef}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!TSC\_TypeDef@{TSC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}}
{\footnotesize\ttfamily uint32\+\_\+t TSC\+\_\+\+Type\+Def\+::\+RESERVED1}

Reserved, Address offset\+: 0x14 \Hypertarget{struct_t_s_c___type_def_a7ff59eaa0f8c9e69e6736dddc514a037}\label{struct_t_s_c___type_def_a7ff59eaa0f8c9e69e6736dddc514a037} 
\index{TSC\_TypeDef@{TSC\_TypeDef}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!TSC\_TypeDef@{TSC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED2}{RESERVED2}}
{\footnotesize\ttfamily uint32\+\_\+t TSC\+\_\+\+Type\+Def\+::\+RESERVED2}

Reserved, Address offset\+: 0x1C \Hypertarget{struct_t_s_c___type_def_a0d47873260f8f0c16b8ec77e1edc8789}\label{struct_t_s_c___type_def_a0d47873260f8f0c16b8ec77e1edc8789} 
\index{TSC\_TypeDef@{TSC\_TypeDef}!RESERVED3@{RESERVED3}}
\index{RESERVED3@{RESERVED3}!TSC\_TypeDef@{TSC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED3}{RESERVED3}}
{\footnotesize\ttfamily uint32\+\_\+t TSC\+\_\+\+Type\+Def\+::\+RESERVED3}

Reserved, Address offset\+: 0x24 \Hypertarget{struct_t_s_c___type_def_a75a37e293ded1627c94cf521df950e31}\label{struct_t_s_c___type_def_a75a37e293ded1627c94cf521df950e31} 
\index{TSC\_TypeDef@{TSC\_TypeDef}!RESERVED4@{RESERVED4}}
\index{RESERVED4@{RESERVED4}!TSC\_TypeDef@{TSC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED4}{RESERVED4}}
{\footnotesize\ttfamily uint32\+\_\+t TSC\+\_\+\+Type\+Def\+::\+RESERVED4}

Reserved, Address offset\+: 0x2C 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/lucas/\+One\+Drive/\+Documents/\+Git\+Hub/\+Rsf\+Sd\+F/\+STM32/cmsis/device/inc/\mbox{\hyperlink{stm32f072xb_8h}{stm32f072xb.\+h}}\end{DoxyCompactItemize}
