Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object "BYTE_TO_WORD_SHIFT" differs only in case from object "byte_to_word_shift" in the same scope File: D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 139
Info (10281): Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object "addr_incr" differs only in case from object "ADDR_INCR" in the same scope File: D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_wrap_burst_converter.sv Line: 279
Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_023.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_023.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_023.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_023.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_019.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_019.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_019.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_019.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_015.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_015.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_015.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_015.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_014.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_014.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_014.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_014.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_013.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_013.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_013.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_013.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_011.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_011.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_011.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_011.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_006.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_006.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_006.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_006.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_005.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_005.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_005.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_005.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_004.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_004.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv Line: 49
Warning (10273): Verilog HDL warning at nios_system_SDRAM_test_component.v(238): extended using "x" or "z" File: D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_SDRAM_test_component.v Line: 238
Warning (10273): Verilog HDL warning at nios_system_SDRAM_test_component.v(239): extended using "x" or "z" File: D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_SDRAM_test_component.v Line: 239
Warning (10273): Verilog HDL warning at nios_system_SDRAM_test_component.v(240): extended using "x" or "z" File: D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_SDRAM_test_component.v Line: 240
Warning (10273): Verilog HDL warning at nios_system_SDRAM_test_component.v(241): extended using "x" or "z" File: D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_SDRAM_test_component.v Line: 241
