#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Oct  7 23:34:09 2019
# Process ID: 6280
# Current directory: E:/cpu_builder
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17872 E:\cpu_builder\thinpad_top.xpr
# Log file: E:/cpu_builder/vivado.log
# Journal file: E:/cpu_builder\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/cpu_builder/thinpad_top.xpr
INFO: [Project 1-313] Project file moved from '/home/zhang/Projects/teaching/thinpad_top' since last save.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'pll_example_synth_1' not found
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'E:/cpu_builder/thinpad_top.ip_user_files', nor could it be found using path 'E:/home/zhang/Projects/teaching/thinpad_top/thinpad_top.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:37 . Memory (MB): peak = 812.867 ; gain = 246.988
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pll_example'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'pll_example'...
[Tue Oct  8 21:14:49 2019] Launched pll_example_synth_1, synth_1...
Run output will be captured here:
pll_example_synth_1: E:/cpu_builder/thinpad_top.runs/pll_example_synth_1/runme.log
synth_1: E:/cpu_builder/thinpad_top.runs/synth_1/runme.log
[Tue Oct  8 21:14:50 2019] Launched impl_1...
Run output will be captured here: E:/cpu_builder/thinpad_top.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 991.637 ; gain = 9.523
open_run impl_1
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a100tfgg676-2L
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.129 . Memory (MB): peak = 1757.809 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.130 . Memory (MB): peak = 1757.809 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1757.809 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 1906.949 ; gain = 888.957
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tfgg676-2L
INFO: [Project 1-454] Reading design checkpoint 'e:/cpu_builder/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.dcp' for cell 'clock_gen'
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, clock_gen/inst/clkin1_ibufg, from the path connected to top-level port: clk_50M 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clock_gen/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [e:/cpu_builder/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_board.xdc] for cell 'clock_gen/inst'
Finished Parsing XDC File [e:/cpu_builder/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_board.xdc] for cell 'clock_gen/inst'
Parsing XDC File [e:/cpu_builder/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xdc] for cell 'clock_gen/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [e:/cpu_builder/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [e:/cpu_builder/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xdc:57]
Finished Parsing XDC File [e:/cpu_builder/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xdc] for cell 'clock_gen/inst'
Parsing XDC File [E:/cpu_builder/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_11M0592_IBUF'. [E:/cpu_builder/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/cpu_builder/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [E:/cpu_builder/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2091.770 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Oct  8 21:47:02 2019] Launched synth_1...
Run output will be captured here: E:/cpu_builder/thinpad_top.runs/synth_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Oct  8 21:48:24 2019] Launched impl_1...
Run output will be captured here: E:/cpu_builder/thinpad_top.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Oct  8 21:54:35 2019] Launched impl_1...
Run output will be captured here: E:/cpu_builder/thinpad_top.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Oct  8 22:00:09 2019] Launched synth_1...
Run output will be captured here: E:/cpu_builder/thinpad_top.runs/synth_1/runme.log
[Tue Oct  8 22:00:09 2019] Launched impl_1...
Run output will be captured here: E:/cpu_builder/thinpad_top.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Oct  8 22:03:20 2019] Launched impl_1...
Run output will be captured here: E:/cpu_builder/thinpad_top.runs/impl_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [E:/cpu_builder/thinpad_top.srcs/sources_1/new/thinpad_top.v:166]
[Wed Oct  9 00:07:48 2019] Launched synth_1...
Run output will be captured here: E:/cpu_builder/thinpad_top.runs/synth_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Oct  9 00:13:17 2019] Launched synth_1...
Run output will be captured here: E:/cpu_builder/thinpad_top.runs/synth_1/runme.log
[Wed Oct  9 00:13:17 2019] Launched impl_1...
Run output will be captured here: E:/cpu_builder/thinpad_top.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Oct  9 00:16:27 2019] Launched impl_1...
Run output will be captured here: E:/cpu_builder/thinpad_top.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Oct  9 00:21:55 2019] Launched synth_1...
Run output will be captured here: E:/cpu_builder/thinpad_top.runs/synth_1/runme.log
[Wed Oct  9 00:21:55 2019] Launched impl_1...
Run output will be captured here: E:/cpu_builder/thinpad_top.runs/impl_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Oct  9 00:28:37 2019] Launched synth_1...
Run output will be captured here: E:/cpu_builder/thinpad_top.runs/synth_1/runme.log
[Wed Oct  9 00:28:37 2019] Launched impl_1...
Run output will be captured here: E:/cpu_builder/thinpad_top.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Oct  9 00:29:48 2019] Launched impl_1...
Run output will be captured here: E:/cpu_builder/thinpad_top.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Oct  9 00:32:06 2019] Launched synth_1...
Run output will be captured here: E:/cpu_builder/thinpad_top.runs/synth_1/runme.log
[Wed Oct  9 00:32:06 2019] Launched impl_1...
Run output will be captured here: E:/cpu_builder/thinpad_top.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Oct  9 20:45:35 2019] Launched impl_1...
Run output will be captured here: E:/cpu_builder/thinpad_top.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Oct  9 20:52:17 2019] Launched synth_1...
Run output will be captured here: E:/cpu_builder/thinpad_top.runs/synth_1/runme.log
[Wed Oct  9 20:52:17 2019] Launched impl_1...
Run output will be captured here: E:/cpu_builder/thinpad_top.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Oct  9 20:54:11 2019] Launched synth_1...
Run output will be captured here: E:/cpu_builder/thinpad_top.runs/synth_1/runme.log
[Wed Oct  9 20:54:11 2019] Launched impl_1...
Run output will be captured here: E:/cpu_builder/thinpad_top.runs/impl_1/runme.log
close_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Oct  9 21:29:46 2019] Launched synth_1...
Run output will be captured here: E:/cpu_builder/thinpad_top.runs/synth_1/runme.log
[Wed Oct  9 21:29:46 2019] Launched impl_1...
Run output will be captured here: E:/cpu_builder/thinpad_top.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Oct  9 21:35:31 2019] Launched synth_1...
Run output will be captured here: E:/cpu_builder/thinpad_top.runs/synth_1/runme.log
[Wed Oct  9 21:35:31 2019] Launched impl_1...
Run output will be captured here: E:/cpu_builder/thinpad_top.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Oct  9 21:44:34 2019] Launched synth_1...
Run output will be captured here: E:/cpu_builder/thinpad_top.runs/synth_1/runme.log
[Wed Oct  9 21:44:34 2019] Launched impl_1...
Run output will be captured here: E:/cpu_builder/thinpad_top.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Oct  9 22:13:25 2019] Launched synth_1...
Run output will be captured here: E:/cpu_builder/thinpad_top.runs/synth_1/runme.log
[Wed Oct  9 22:13:25 2019] Launched impl_1...
Run output will be captured here: E:/cpu_builder/thinpad_top.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Oct  9 22:15:27 2019] Launched synth_1...
Run output will be captured here: E:/cpu_builder/thinpad_top.runs/synth_1/runme.log
[Wed Oct  9 22:15:27 2019] Launched impl_1...
Run output will be captured here: E:/cpu_builder/thinpad_top.runs/impl_1/runme.log
reset_run impl_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Oct  9 22:16:15 2019] Launched synth_1...
Run output will be captured here: E:/cpu_builder/thinpad_top.runs/synth_1/runme.log
[Wed Oct  9 22:16:15 2019] Launched impl_1...
Run output will be captured here: E:/cpu_builder/thinpad_top.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Oct  9 22:19:21 2019] Launched synth_1...
Run output will be captured here: E:/cpu_builder/thinpad_top.runs/synth_1/runme.log
[Wed Oct  9 22:19:21 2019] Launched impl_1...
Run output will be captured here: E:/cpu_builder/thinpad_top.runs/impl_1/runme.log
update_compile_order -fileset sources_1
close_design
reset_run impl_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Couldn't access process for termination

close_project
open_project E:/cpu_builder/thinpad_top.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'E:/cpu_builder/thinpad_top.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Oct  9 22:24:20 2019] Launched synth_1...
Run output will be captured here: E:/cpu_builder/thinpad_top.runs/synth_1/runme.log
[Wed Oct  9 22:24:20 2019] Launched impl_1...
Run output will be captured here: E:/cpu_builder/thinpad_top.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Oct  9 22:26:57 2019] Launched synth_1...
Run output will be captured here: E:/cpu_builder/thinpad_top.runs/synth_1/runme.log
[Wed Oct  9 22:26:57 2019] Launched impl_1...
Run output will be captured here: E:/cpu_builder/thinpad_top.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Oct  9 22:36:19 2019] Launched synth_1...
Run output will be captured here: E:/cpu_builder/thinpad_top.runs/synth_1/runme.log
[Wed Oct  9 22:36:19 2019] Launched impl_1...
Run output will be captured here: E:/cpu_builder/thinpad_top.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Oct  9 22:43:33 2019] Launched synth_1...
Run output will be captured here: E:/cpu_builder/thinpad_top.runs/synth_1/runme.log
[Wed Oct  9 22:43:33 2019] Launched impl_1...
Run output will be captured here: E:/cpu_builder/thinpad_top.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Oct  9 22:44:29 2019] Launched synth_1...
Run output will be captured here: E:/cpu_builder/thinpad_top.runs/synth_1/runme.log
[Wed Oct  9 22:44:29 2019] Launched impl_1...
Run output will be captured here: E:/cpu_builder/thinpad_top.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Oct  9 22:54:00 2019] Launched synth_1...
Run output will be captured here: E:/cpu_builder/thinpad_top.runs/synth_1/runme.log
[Wed Oct  9 22:54:01 2019] Launched impl_1...
Run output will be captured here: E:/cpu_builder/thinpad_top.runs/impl_1/runme.log
