Model {
  Name			  "warplab_mimo_4x4"
  Version		  6.6
  MdlSubVersion		  0
  GraphicalInterface {
    NumRootInports	    0
    NumRootOutports	    0
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.67"
    NumModelReferences	    0
    NumTestPointedSignals   0
  }
  SavedCharacterEncoding  "windows-1252"
  SaveDefaultBlockParams  on
  SampleTimeColors	  off
  LibraryLinkDisplay	  "none"
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  off
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  Created		  "Wed Jan 07 15:32:06 2009"
  Creator		  "mduarte"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "mduarte"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Thu Jan 08 13:54:14 2009"
  ModelVersionFormat	  "1.%<AutoIncrement:67>"
  ConfigurationManager	  "None"
  SimulationMode	  "normal"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  AccelVerboseBuild	  off
  TryForcingSFcnDF	  off
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeVarName	  "covCumulativeData"
  CovCumulativeReport	  off
  CovReportOnPause	  on
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  BufferReuse		  on
  ProdHWDeviceType	  "32-bit Generic"
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      1
      Version		      "1.2.0"
      Array {
	Type			"Handle"
	Dimension		7
	Simulink.SolverCC {
	  $ObjectID		  2
	  Version		  "1.2.0"
	  StartTime		  "0.0"
	  StopTime		  "50000"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-3"
	  SolverMode		  "Auto"
	  Solver		  "ode45"
	  SolverName		  "ode45"
	  ZeroCrossControl	  "UseLocalSettings"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  RateTranMode		  "Deterministic"
	}
	Simulink.DataIOCC {
	  $ObjectID		  3
	  Version		  "1.2.0"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveFormat		  "Array"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  InspectSignalLogs	  off
	  SaveTime		  on
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  4
	  Array {
	    Type		    "Cell"
	    Dimension		    5
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "InitFltsAndDblsToZero"
	    Cell		    "OptimizeModelRefInitCode"
	    Cell		    "NoFixptDivByZeroProtection"
	    PropName		    "DisabledProps"
	  }
	  Version		  "1.2.0"
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  InlineParams		  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnforceIntegerDowncast  on
	  ExpressionFolding	  on
	  ExpressionDepthLimit	  2147483647
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  on
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  BufferReusableBoundary  on
	}
	Simulink.DebuggingCC {
	  $ObjectID		  5
	  Version		  "1.2.0"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  CheckSSInitialOutputMsg on
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "UseLocalSettings"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  SolverPrmCheckMsg	  "warning"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "error"
	  MultiTaskCondExecSysMsg "error"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "warning"
	  ParameterTunabilityLossMsg "warning"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "Use local settings"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  ModelReferenceSimTargetVerbose off
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "warning"
	  StrictBusMsg		  "Warning"
	}
	Simulink.HardwareCC {
	  $ObjectID		  6
	  Version		  "1.2.0"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  off
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  7
	  Version		  "1.2.0"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  ModelReferenceNumInstancesAllowed "Multi"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  8
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "IncludeHyperlinkInReport"
	    PropName		    "DisabledProps"
	  }
	  Version		  "1.2.0"
	  SystemTargetFile	  "grt.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  on
	  TemplateMakefile	  "grt_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ConfigAtBuild		  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  TargetLang		  "C"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  IncludeERTFirstTime	  off
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      9
	      Array {
		Type			"Cell"
		Dimension		16
		Cell			"IgnoreCustomStorageClasses"
		Cell			"InsertBlockDesc"
		Cell			"SFDataObjDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		Cell			"CustomSymbolStrGlobalVar"
		Cell			"CustomSymbolStrType"
		Cell			"CustomSymbolStrField"
		Cell			"CustomSymbolStrFcn"
		Cell			"CustomSymbolStrBlkIO"
		Cell			"CustomSymbolStrTmpVar"
		Cell			"CustomSymbolStrMacro"
		PropName		"DisabledProps"
	      }
	      Version		      "1.2.0"
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      IncDataTypeInIds	      off
	      PrefixModelToSubsysFcnNames on
	      MangleLength	      1
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      SimulinkBlockComments   on
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      10
	      Array {
		Type			"Cell"
		Dimension		15
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"GenerateTestInterfaces"
		Cell			"ModelStepFunctionPrototypeControlComp"
"liant"
		Cell			"MultiInstanceERTCode"
		Cell			"PurelyIntegerCode"
		Cell			"SupportNonFinite"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		Cell			"PortableWordSizes"
		PropName		"DisabledProps"
	      }
	      Version		      "1.2.0"
	      TargetFcnLib	      "ansi_tfl_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      GenFloatMathFcnCalls    "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      GenerateTestInterfaces  off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      IncludeMdlTerminateFcn  on
	      CombineOutputUpdateFcns off
	      SuppressErrorStatus     off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      EnableShiftOperators    on
	      ParenthesesLevel	      "Nominal"
	      PortableWordSizes	      off
	      ModelStepFunctionPrototypeControlCompliant off
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      CurrentDlgPage	      "Solver"
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    1
  }
  BlockDefaults {
    Orientation		    "right"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Arial"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Constant
      Value		      "1"
      VectorParams1D	      on
      SamplingMode	      "Sample based"
      OutDataTypeMode	      "Inherit from 'Constant value'"
      OutDataType	      "sfix(16)"
      ConRadixGroup	      "Use specified scaling"
      OutScaling	      "2^0"
      SampleTime	      "inf"
      FramePeriod	      "inf"
    }
    Block {
      BlockType		      DiscretePulseGenerator
      PulseType		      "Sample based"
      TimeSource	      "Use simulation time"
      Amplitude		      "1"
      Period		      "2"
      PulseWidth	      "1"
      PhaseDelay	      "0"
      SampleTime	      "1"
      VectorParams1D	      on
    }
    Block {
      BlockType		      Inport
      Port		      "1"
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      DataType		      "auto"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SignalType	      "auto"
      SamplingMode	      "auto"
      LatchByDelayingOutsideSignal off
      LatchByCopyingInsideSignal off
      Interpolate	      on
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      DataType		      "auto"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SignalType	      "auto"
      SamplingMode	      "auto"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      Scope
      ModelBased	      off
      TickLabels	      "OneTimeTick"
      ZoomMode		      "on"
      Grid		      "on"
      TimeRange		      "auto"
      YMin		      "-5"
      YMax		      "5"
      SaveToWorkspace	      off
      SaveName		      "ScopeData"
      LimitDataPoints	      on
      MaxDataPoints	      "5000"
      Decimation	      "1"
      SampleInput	      off
      SampleTime	      "-1"
    }
    Block {
      BlockType		      "S-Function"
      FunctionName	      "system"
      SFunctionModules	      "''"
      PortCounts	      "[]"
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      "FromPortIcon"
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      TreatAsAtomicUnit	      off
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      MinMaxOverflowLogging   "UseLocalSettings"
    }
    Block {
      BlockType		      Terminator
    }
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Arial"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    UseDisplayTextAsClickCallback off
  }
  LineDefaults {
    FontName		    "Arial"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  System {
    Name		    "warplab_mimo_4x4"
    Location		    [2, 70, 1262, 700]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    Block {
      BlockType		      Reference
      Name		      " "
      Ports		      [2, 1]
      Position		      [270, 620, 310, 675]
      SourceBlock	      "xbsIndex_r4/Logical"
      SourceType	      "Xilinx Logical Block Block"
      logical_function	      "OR"
      inputs		      "2"
      en		      off
      latency		      "0"
      precision		      "Full"
      arith_type	      "Unsigned"
      n_bits		      "16"
      bin_pt		      "0"
      align_bp		      on
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "logical"
      block_version	      "9.1.01"
      sg_icon_stat	      "40,55,1,1,white,blue,0,f4a65842,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 55 55 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 32 3"
"6 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[8 17 30 43 52 52 48 52 52 40 52 4"
"3 30 17 8 20 8 8 12 8 8 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 60 60 "
"0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin "
"icon text');\ncolor('black');disp('\\newlineor\\newlinez^{-0}','texmode','on'"
");\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      " 1"
      Ports		      [2, 1]
      Position		      [270, 722, 310, 778]
      SourceBlock	      "xbsIndex_r4/Logical"
      SourceType	      "Xilinx Logical Block Block"
      logical_function	      "OR"
      inputs		      "2"
      en		      off
      latency		      "0"
      precision		      "Full"
      arith_type	      "Unsigned"
      n_bits		      "16"
      bin_pt		      "0"
      align_bp		      on
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "logical"
      block_version	      "9.1.01"
      sg_icon_stat	      "40,56,1,1,white,blue,0,f4a65842,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 55 55 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 32 3"
"6 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[8 17 30 43 52 52 48 52 52 40 52 4"
"3 30 17 8 20 8 8 12 8 8 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 60 60 "
"0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin "
"icon text');\ncolor('black');disp('\\newlineor\\newlinez^{-0}','texmode','on'"
");\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      " System Generator"
      Tag		      "genX"
      Ports		      []
      Position		      [34, 14, 85, 64]
      ShowName		      off
      AttributesFormatString  "System\\nGenerator"
      UserDataPersistent      on
      UserData		      "DataTag0"
      SourceBlock	      "xbsIndex_r4/ System Generator"
      SourceType	      "Xilinx System Generator Block"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      infoedit		      " System Generator"
      xilinxfamily	      "virtex2p"
      part		      "xc2vp70"
      speed		      "-6"
      package		      "ff1517"
      synthesis_tool	      "XST"
      clock_wrapper	      "Clock Enables"
      directory		      "./netlist"
      testbench		      off
      simulink_period	      "1"
      sysclk_period	      "10"
      dcm_input_clock_period  "100"
      incr_netlist	      off
      trim_vbits	      "Everywhere in SubSystem"
      dbl_ovrd		      "According to Block Masks"
      core_generation	      "According to Block Masks"
      run_coregen	      off
      deprecated_control      off
      eval_field	      "0"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "sysgen"
      block_version	      "10.1.3"
      sg_icon_stat	      "51,50,-1,-1,red,beige,0,07734,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 51 51 0 ],[0 0 50 50 ],[0.93 0.92 0.86]);\npatch([12 4 16 4 12 25 29 3"
"3 47 36 25 17 29 17 25 36 47 33 29 25 12 ],[5 13 25 37 45 45 41 45 45 34 45 3"
"7 25 13 5 16 5 5 9 5 5 ],[0.6 0.2 0.25]);\nplot([0 51 51 0 0 ],[0 0 50 50 0 ]"
");\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin ico"
"n text');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "DebugRx1Buffers"
      Ports		      [0, 1]
      Position		      [785, 45, 830, 75]
      NamePlacement	      "alternate"
      AttributesFormatString  "<< %<shared_memory_name> >>"
      SourceBlock	      "xbsIndex_r4/From Register"
      SourceType	      "Xilinx Shared Memory Based From Register Block"
      infoedit		      "Register block that reads data to a shared memo"
"ry register.  Delay of one sample period."
      shared_memory_name      "'DebugRx1Buffers'"
      init		      "0"
      period		      "1"
      ownership		      "Locally owned and initialized"
      arith_type	      "Unsigned"
      n_bits		      "1"
      bin_pt		      "0"
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,381,234"
      block_type	      "fromreg"
      block_version	      "10.1.2"
      sg_icon_stat	      "45,30,1,1,white,blue,0,4b212927,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 34 3"
"8 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 4"
"0 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56 56 "
"0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin "
"icon text');\ncolor('black');port_label('output',1,'dout');\nfprintf('','COMM"
"ENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "DebugRx2Buffers"
      Ports		      [0, 1]
      Position		      [790, 190, 835, 220]
      NamePlacement	      "alternate"
      AttributesFormatString  "<< %<shared_memory_name> >>"
      SourceBlock	      "xbsIndex_r4/From Register"
      SourceType	      "Xilinx Shared Memory Based From Register Block"
      infoedit		      "Register block that reads data to a shared memo"
"ry register.  Delay of one sample period."
      shared_memory_name      "'DebugRx2Buffers'"
      init		      "0"
      period		      "1"
      ownership		      "Locally owned and initialized"
      arith_type	      "Unsigned"
      n_bits		      "1"
      bin_pt		      "0"
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,381,234"
      block_type	      "fromreg"
      block_version	      "10.1.2"
      sg_icon_stat	      "45,30,1,1,white,blue,0,4b212927,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 34 3"
"8 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 4"
"0 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56 56 "
"0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin "
"icon text');\ncolor('black');port_label('output',1,'dout');\nfprintf('','COMM"
"ENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "DebugRx3Buffers"
      Ports		      [0, 1]
      Position		      [790, 330, 835, 360]
      NamePlacement	      "alternate"
      AttributesFormatString  "<< %<shared_memory_name> >>"
      SourceBlock	      "xbsIndex_r4/From Register"
      SourceType	      "Xilinx Shared Memory Based From Register Block"
      infoedit		      "Register block that reads data to a shared memo"
"ry register.  Delay of one sample period."
      shared_memory_name      "'DebugRx3Buffers'"
      init		      "0"
      period		      "1"
      ownership		      "Locally owned and initialized"
      arith_type	      "Unsigned"
      n_bits		      "1"
      bin_pt		      "0"
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,381,234"
      block_type	      "fromreg"
      block_version	      "10.1.2"
      sg_icon_stat	      "45,30,1,1,white,blue,0,4b212927,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 34 3"
"8 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 4"
"0 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56 56 "
"0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin "
"icon text');\ncolor('black');port_label('output',1,'dout');\nfprintf('','COMM"
"ENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "DebugRx4Buffers"
      Ports		      [0, 1]
      Position		      [790, 470, 835, 500]
      NamePlacement	      "alternate"
      AttributesFormatString  "<< %<shared_memory_name> >>"
      SourceBlock	      "xbsIndex_r4/From Register"
      SourceType	      "Xilinx Shared Memory Based From Register Block"
      infoedit		      "Register block that reads data to a shared memo"
"ry register.  Delay of one sample period."
      shared_memory_name      "'DebugRx4Buffers'"
      init		      "0"
      period		      "1"
      ownership		      "Locally owned and initialized"
      arith_type	      "Unsigned"
      n_bits		      "1"
      bin_pt		      "0"
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,381,234"
      block_type	      "fromreg"
      block_version	      "10.1.2"
      sg_icon_stat	      "45,30,1,1,white,blue,0,4b212927,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 34 3"
"8 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 4"
"0 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56 56 "
"0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin "
"icon text');\ncolor('black');port_label('output',1,'dout');\nfprintf('','COMM"
"ENT: end icon text');\n"
    }
    Block {
      BlockType		      SubSystem
      Name		      "EDK Processor"
      Ports		      []
      Position		      [136, 13, 198, 77]
      CopyFcn		      "xlProcBlockCopyCallback(gcbh);xlBlockMoveCallba"
"ck(gcbh);"
      DeleteFcn		      "xlDestroyGui(gcbh);"
      LoadFcn		      "xlBlockLoadCallback(gcbh);"
      ModelCloseFcn	      "xlDestroyGui(gcbh);"
      PreSaveFcn	      "xlBlockPreSaveCallback(gcbh);"
      PostSaveFcn	      "xlBlockPostSaveCallback(gcbh);"
      DestroyFcn	      "xlDestroyGui(gcbh);"
      OpenFcn		      "bh=gcbh;xlProcBlockCallbacks('populatesharedmem"
"orylistbox',bh);xlOpenGui(bh, 'edkprocessor_gui.xml', @xlProcBlockEnablement,"
" @xlProcBlockAction)"
      CloseFcn		      "xlDestroyGui(gcbh);"
      MoveFcn		      "xlBlockMoveCallback(gcbh);"
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      MaskHideContents	      off
      MaskType		      "Xilinx EDK Processor Block"
      MaskDescription	      "Xilinx EDK Processor"
      MaskHelp		      "eval('');xlDoc('-book','sysgen','-topic','EDK_P"
"rocessor');"
      MaskPromptString	      "Configure Processor for|EDK Project| |Available"
" Memories| | |Bus Type|Base Address| |Lock| |Dual Clocks| |Register Read-Back"
"|Constraint file| |Inherit Device Type| | | | | | | | | | | | | | | | "
      MaskStyleString	      "popup(EDK pcore generation|HDL netlisting),edit"
",edit,popup(<empty>),edit,edit,popup(PLB|FSL),edit,edit,checkbox,edit,checkbo"
"x,edit,checkbox,edit,edit,checkbox,edit,edit,edit,edit,edit,edit,edit,edit,ed"
"it,edit,edit,edit,edit,edit,edit,edit"
      MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
",on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
      MaskCallbackString      "||||||||||||||||||||||||||||||||"
      MaskEnableString	      "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
",on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
      MaskVisibilityString    "on,on,off,on,on,off,on,on,off,on,off,on,off,on,"
"on,off,on,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off"
      MaskToolTipString	      "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
",on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
      MaskVarAliasString      ",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,"
      MaskVariables	      "mode=&1;xmp=&2;MemVisToProc=&3;AvailableMemorie"
"s=&4;portInterfaceTable=&5;bus_type_sgadvanced=&6;bus_type=@7;baseaddr=&8;bas"
"eaddr_lock_sgadvanced=&9;baseaddr_lock=@10;dual_clock_sgadvanced=&11;dual_clo"
"ck=@12;reg_readback_sgadvanced=&13;reg_readback=@14;ucf_file=&15;inheritDevic"
"eType_sgadvanced=&16;inheritDeviceType=@17;clock_name=&18;internalPortList=&1"
"9;resetPolarity=&20;memxtable=&21;procinfo=&22;memmapdirty=&23;blockname=&24;"
"xpsintstyle=&25;has_advanced_control=@26;sggui_pos=&27;block_type=&28;block_v"
"ersion=&29;sg_icon_stat=&30;sg_mask_display=&31;sg_list_contents=&32;sg_block"
"gui_xml=&33;"
      MaskInitialization      "try\n  tmp_gcb = gcb;\n  tmp_gcbh = gcbh;\n  if"
" (strcmp('SysGenIndex',get_param(bdroot(tmp_gcbh),'tag')) && ~isempty(regexp("
"bdroot(tmp_gcb), '^xbs', 'once')))\n    return;\n  end;\n  xlMungeMaskParams;"
"\n\nblock_type='edkprocessor';\n  serialized_declarations = '{,''block_type''"
"=>''String''}';\n  xledkprocessor_init();\n  ptable_ = xlblockprep(get_param("
"tmp_gcb, 'MaskWSVariables'));\ncatch\n  global dbgsysgen;\n  if(~isempty(dbgs"
"ysgen) && dbgsysgen)\n    e = regexprep(lasterr, '\\n', '\\nError: ');\n    d"
"isp(['Error: While running MaskInit code on block ' tmp_gcb ': ' e]);\n    er"
"ror(e);\n  end\nend\n"
      MaskDisplay	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 62 62 0 ],[0 0 64 64 ],[0.77 0.82 0.91]);\npatch([14 4 19 4 14 30 34 3"
"8 56 42 29 19 33 19 29 42 56 38 34 30 14 ],[8 18 33 48 58 58 54 58 58 44 57 4"
"7 33 19 9 22 8 8 12 8 8 ],[0.98 0.96 0.92]);\nplot([0 62 62 0 0 ],[0 0 64 64 "
"0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin "
"icon text');\ndisp('');\n\nfprintf('','COMMENT: end icon text');\n"
      MaskSelfModifiable      on
      MaskIconFrame	      off
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "EDK pcore generation||<qt bgcolor=\"#FFFFFF\"><"
"div><img src=\"C:\\Xilinx\\10.1\\DSP_Tools\\sysgen\\data\\images\\registerplu"
"s.gif\"> &lt;&lt;CaptureDone&gt;&gt;<br></div><div><img src=\"C:\\Xilinx\\10."
"1\\DSP_Tools\\sysgen\\data\\images\\registerplus.gif\"> &lt;&lt;DebugRx1Buffe"
"rs&gt;&gt;<br></div><div><img src=\"C:\\Xilinx\\10.1\\DSP_Tools\\sysgen\\data"
"\\images\\registerplus.gif\"> &lt;&lt;DebugRx2Buffers&gt;&gt;<br></div><div><"
"img src=\"C:\\Xilinx\\10.1\\DSP_Tools\\sysgen\\data\\images\\registerplus.gif"
"\"> &lt;&lt;DebugRx3Buffers&gt;&gt;<br></div><div><img src=\"C:\\Xilinx\\10.1"
"\\DSP_Tools\\sysgen\\data\\images\\registerplus.gif\"> &lt;&lt;DebugRx4Buffer"
"s&gt;&gt;<br></div><div><img src=\"C:\\Xilinx\\10.1\\DSP_Tools\\sysgen\\data"
"\\images\\registerplus.gif\"> &lt;&lt;RADIO1RXBUFF_RXEN&gt;&gt;<br></div><div"
"><img src=\"C:\\Xilinx\\10.1\\DSP_Tools\\sysgen\\data\\images\\registerplus.g"
"if\"> &lt;&lt;RADIO1TXBUFF_TXEN&gt;&gt;<br></div><div><img src=\"C:\\Xilinx\\"
"10.1\\DSP_Tools\\sysgen\\data\\images\\registerplus.gif\"> &lt;&lt;RADIO2RXBU"
"FF_RXEN&gt;&gt;<br></div><div><img src=\"C:\\Xilinx\\10.1\\DSP_Tools\\sysgen"
"\\data\\images\\registerplus.gif\"> &lt;&lt;RADIO2TXBUFF_TXEN&gt;&gt;<br></di"
"v><div><img src=\"C:\\Xilinx\\10.1\\DSP_Tools\\sysgen\\data\\images\\register"
"plus.gif\"> &lt;&lt;RADIO3RXBUFF_RXEN&gt;&gt;<br></div><div><img src=\"C:\\Xi"
"linx\\10.1\\DSP_Tools\\sysgen\\data\\images\\registerplus.gif\"> &lt;&lt;RADI"
"O3TXBUFF_TXEN&gt;&gt;<br></div><div><img src=\"C:\\Xilinx\\10.1\\DSP_Tools\\s"
"ysgen\\data\\images\\registerplus.gif\"> &lt;&lt;RADIO4RXBUFF_RXEN&gt;&gt;<br"
"></div><div><img src=\"C:\\Xilinx\\10.1\\DSP_Tools\\sysgen\\data\\images\\reg"
"isterplus.gif\"> &lt;&lt;RADIO4TXBUFF_TXEN&gt;&gt;<br></div><div><img src=\"C"
":\\Xilinx\\10.1\\DSP_Tools\\sysgen\\data\\images\\registerplus.gif\"> &lt;&lt"
";StartCapture&gt;&gt;<br></div><div><img src=\"C:\\Xilinx\\10.1\\DSP_Tools\\s"
"ysgen\\data\\images\\registerplus.gif\"> &lt;&lt;StartTx&gt;&gt;<br></div><di"
"v><img src=\"C:\\Xilinx\\10.1\\DSP_Tools\\sysgen\\data\\images\\registerplus."
"gif\"> &lt;&lt;StopTx&gt;&gt;<br></div><div><img src=\"C:\\Xilinx\\10.1\\DSP_"
"Tools\\sysgen\\data\\images\\registerplus.gif\"> &lt;&lt;TransMode&gt;&gt;<br"
"></div><div><img src=\"C:\\Xilinx\\10.1\\DSP_Tools\\sysgen\\data\\images\\reg"
"isterplus.gif\"> &lt;&lt;TxDelay&gt;&gt;<br></div><div><img src=\"C:\\Xilinx"
"\\10.1\\DSP_Tools\\sysgen\\data\\images\\registerplus.gif\"> &lt;&lt;TxLength"
"&gt;&gt;<br></div><div><img src=\"C:\\Xilinx\\10.1\\DSP_Tools\\sysgen\\data\\"
"images\\memoryplus.gif\"> &lt;&lt;RxBuff_Radio1&gt;&gt;<br></div><div><img sr"
"c=\"C:\\Xilinx\\10.1\\DSP_Tools\\sysgen\\data\\images\\memoryplus.gif\"> &lt;"
"&lt;RxBuff_Radio2&gt;&gt;<br></div><div><img src=\"C:\\Xilinx\\10.1\\DSP_Tool"
"s\\sysgen\\data\\images\\memoryplus.gif\"> &lt;&lt;RxBuff_Radio3&gt;&gt;<br><"
"/div><div><img src=\"C:\\Xilinx\\10.1\\DSP_Tools\\sysgen\\data\\images\\memor"
"yplus.gif\"> &lt;&lt;RxBuff_Radio4&gt;&gt;<br></div><div><img src=\"C:\\Xilin"
"x\\10.1\\DSP_Tools\\sysgen\\data\\images\\memoryplus.gif\"> &lt;&lt;TxBuff_Ra"
"dio1&gt;&gt;<br></div><div><img src=\"C:\\Xilinx\\10.1\\DSP_Tools\\sysgen\\da"
"ta\\images\\memoryplus.gif\"> &lt;&lt;TxBuff_Radio2&gt;&gt;<br></div><div><im"
"g src=\"C:\\Xilinx\\10.1\\DSP_Tools\\sysgen\\data\\images\\memoryplus.gif\"> "
"&lt;&lt;TxBuff_Radio3&gt;&gt;<br></div><div><img src=\"C:\\Xilinx\\10.1\\DSP_"
"Tools\\sysgen\\data\\images\\memoryplus.gif\"> &lt;&lt;TxBuff_Radio4&gt;&gt;<"
"br></div></qt>|<empty>|{'exposed'=>[],'portdir'=>[],'portname'=>[],'shortname"
"'=>[]}||PLB|0x80000000||off||on||on|||off|plb|{}|0|{'mlist'=>['warplab_mimo_4"
"x4/Rx Control/To Register','warplab_mimo_4x4/DebugRx1Buffers','warplab_mimo_4"
"x4/DebugRx2Buffers','warplab_mimo_4x4/DebugRx3Buffers','warplab_mimo_4x4/Debu"
"gRx4Buffers','warplab_mimo_4x4/From Register1','warplab_mimo_4x4/From Registe"
"r6','warplab_mimo_4x4/From Register5','warplab_mimo_4x4/From Register9','warp"
"lab_mimo_4x4/From Register11','warplab_mimo_4x4/From Register10','warplab_mim"
"o_4x4/From Register3','warplab_mimo_4x4/From Register12','warplab_mimo_4x4/Fr"
"om Register2','warplab_mimo_4x4/From Register4','warplab_mimo_4x4/From Regist"
"er7','warplab_mimo_4x4/From Register8','warplab_mimo_4x4/TxDelay','warplab_mi"
"mo_4x4/Tx Control/From Register4','warplab_mimo_4x4/Radio 1\nRx Buffers/Radio"
" 1 I//Q\nBuffer/Shared Memory','warplab_mimo_4x4/Radio 2\nRx Buffers/Radio 2 "
"I//Q\nBuffer/Shared Memory','warplab_mimo_4x4/Radio 3\nRx Buffers/Radio 3 I//"
"Q\nBuffer/Shared Memory','warplab_mimo_4x4/Radio 4\nRx Buffers/Radio 4 I//Q\n"
"Buffer/Shared Memory','warplab_mimo_4x4/Radio 1\nTx Buffer/Shared Memory','wa"
"rplab_mimo_4x4/Radio 2\nTx Buffer/Shared Memory','warplab_mimo_4x4/Radio 3\nT"
"x Buffer/Shared Memory','warplab_mimo_4x4/Radio 4\nTx Buffer/Shared Memory'],"
"'mlname'=>['\\'CaptureDone\\'','\\'DebugRx1Buffers\\'','\\'DebugRx2Buffers\\'"
"','\\'DebugRx3Buffers\\'','\\'DebugRx4Buffers\\'','\\'RADIO1RXBUFF_RXEN\\'','"
"\\'RADIO1TXBUFF_TXEN\\'','\\'RADIO2RXBUFF_RXEN\\'','\\'RADIO2TXBUFF_TXEN\\'',"
"'\\'RADIO3RXBUFF_RXEN\\'','\\'RADIO3TXBUFF_TXEN\\'','\\'RADIO4RXBUFF_RXEN\\''"
",'\\'RADIO4TXBUFF_TXEN\\'','\\'StartCapture\\'','\\'StartTx\\'','\\'StopTx\\'"
"','\\'TransMode\\'','\\'TxDelay\\'','\\'TxLength\\'','\\'RxBuff_Radio1\\'','"
"\\'RxBuff_Radio2\\'','\\'RxBuff_Radio3\\'','\\'RxBuff_Radio4\\'','\\'TxBuff_R"
"adio1\\'','\\'TxBuff_Radio2\\'','\\'TxBuff_Radio3\\'','\\'TxBuff_Radio4\\''],"
"'mlstate'=>[0.00000000000000000,0.00000000000000000,0.00000000000000000,0.000"
"00000000000000,0.00000000000000000,0.00000000000000000,0.00000000000000000,0."
"00000000000000000,0.00000000000000000,0.00000000000000000,0.00000000000000000"
",0.00000000000000000,0.00000000000000000,0.00000000000000000,0.00000000000000"
"000,0.00000000000000000,0.00000000000000000,0.00000000000000000,0.00000000000"
"000000,0.00000000000000000,0.00000000000000000,0.00000000000000000,0.00000000"
"000000000,0.00000000000000000,0.00000000000000000,0.00000000000000000,0.00000"
"000000000000]}|{'xmliface'=>'Xilinx//microblaze//iface.xml'}|off||default|0|2"
"0,20,383,441|edkprocessor|2.5|62,64,-1,-1,white,blue,0,07734,right|fprintf(''"
",'COMMENT: begin icon graphics');\npatch([0 62 62 0 ],[0 0 64 64 ],[0.77 0.82"
" 0.91]);\npatch([14 4 19 4 14 30 34 38 56 42 29 19 33 19 29 42 56 38 34 30 14"
" ],[8 18 33 48 58 58 54 58 58 44 57 47 33 19 9 22 8 8 12 8 8 ],[0.98 0.96 0.9"
"2]);\nplot([0 62 62 0 0 ],[0 0 64 64 0 ]);\nfprintf('','COMMENT: end icon gra"
"phics');\nfprintf('','COMMENT: begin icon text');\nfprintf('','COMMENT: end i"
"con text');\n|{'table'=>{'AvailableMemories'=>'popup(<empty>)','userSelection"
"s'=>{'AvailableMemories'=>'<empty>'}}}|"
      MaskTabNameString	      ",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,"
      System {
	Name			"EDK Processor"
	Location		[514, 91, 900, 269]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Constant
	  Name			  "Constant"
	  Position		  [40, 965, 60, 985]
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant1"
	  Position		  [40, 1025, 60, 1045]
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant2"
	  Position		  [40, 1085, 60, 1105]
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant3"
	  Position		  [40, 1140, 60, 1160]
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant4"
	  Position		  [40, 1200, 60, 1220]
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant5"
	  Ports			  [0, 1]
	  Position		  [20, 892, 75, 918]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Unsigned"
	  const			  "0"
	  n_bits		  "1"
	  bin_pt		  "0"
	  explicit_period	  on
	  period		  "xlGetSimulinkPeriod(gcb)"
	  dsp48_infoedit	  "The use of this block for DSP48 instruction"
"s is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "constant"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "55,26,1,1,white,blue,0,72d575a1,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);\npatch([20 16 22 16 20 2"
"7 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 23 17"
" 23 19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 26 2"
"6 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begi"
"n icon text');\ncolor('black');port_label('output',1,'0');\nfprintf('','COMME"
"NT: end icon text');\n"
	  Port {
	    PortNumber		    1
	    Name		    "Sl_wait"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant6"
	  Position		  [40, 1315, 60, 1335]
	}
	Block {
	  BlockType		  Reference
	  Name			  "From Register"
	  Ports			  [0, 1]
	  Position		  [260, 1387, 320, 1443]
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  SourceBlock		  "xbsIndex_r4/From Register"
	  SourceType		  "Xilinx Shared Memory Based From Register Bl"
"ock"
	  infoedit		  "Register block that reads data to a shared "
"memory register.  Delay of one sample period."
	  shared_memory_name	  "'CaptureDone'"
	  init			  "0"
	  period		  "xlGetSimulinkPeriod(gcb)"
	  ownership		  "Owned and initialized elsewhere"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "fromreg"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "60,56,1,1,white,blue,0,4b212927,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 "
"34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 "
"49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56"
" 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');port_label('output',1,'dout');\nfprintf('','"
"COMMENT: end icon text');\n"
	  Port {
	    PortNumber		    1
	    Name		    "CaptureDone_dout"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "PLB_ABus"
	  Ports			  [1, 1]
	  Position		  [110, 1025, 175, 1045]
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type "
"Simulink integer, double and fixed point to  Xilinx fixed point type.<P><P>Ha"
"rdware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "xlGetSimulinkPeriod(gcb)"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  sginterface		  "{'Xilinx'=>{'jtaghwcosim'=>{'non_memory_map"
"ped_port'=>'PLB_ABus'}},'iopad'=>{'constraint'=>'#'}}"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "65,20,1,1,white,yellow,0,bc55d28f,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 65 65 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\npatch([27 24 29 24 27 3"
"2 33 34 40 36 32 29 34 29 32 36 40 34 33 32 27 ],[2 5 10 15 18 18 17 18 18 14"
" 18 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 65 65 0 0 ],[0 0 20 2"
"0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begi"
"n icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In "
"','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','C"
"OMMENT: end icon text');\n"
	  Port {
	    PortNumber		    1
	    Name		    "PLB_ABus"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "PLB_PAValid"
	  Ports			  [1, 1]
	  Position		  [110, 1085, 175, 1105]
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type "
"Simulink integer, double and fixed point to  Xilinx fixed point type.<P><P>Ha"
"rdware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "xlGetSimulinkPeriod(gcb)"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  sginterface		  "{'Xilinx'=>{'jtaghwcosim'=>{'non_memory_map"
"ped_port'=>'PLB_PAValid'}},'iopad'=>{'constraint'=>'#'}}"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "65,20,1,1,white,yellow,0,bc55d28f,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 65 65 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\npatch([27 24 29 24 27 3"
"2 33 34 40 36 32 29 34 29 32 36 40 34 33 32 27 ],[2 5 10 15 18 18 17 18 18 14"
" 18 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 65 65 0 0 ],[0 0 20 2"
"0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begi"
"n icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In "
"','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','C"
"OMMENT: end icon text');\n"
	  Port {
	    PortNumber		    1
	    Name		    "PLB_PAValid"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "PLB_RNW"
	  Ports			  [1, 1]
	  Position		  [110, 1140, 175, 1160]
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type "
"Simulink integer, double and fixed point to  Xilinx fixed point type.<P><P>Ha"
"rdware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "xlGetSimulinkPeriod(gcb)"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  sginterface		  "{'Xilinx'=>{'jtaghwcosim'=>{'non_memory_map"
"ped_port'=>'PLB_RNW'}},'iopad'=>{'constraint'=>'#'}}"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "65,20,1,1,white,yellow,0,bc55d28f,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 65 65 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\npatch([27 24 29 24 27 3"
"2 33 34 40 36 32 29 34 29 32 36 40 34 33 32 27 ],[2 5 10 15 18 18 17 18 18 14"
" 18 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 65 65 0 0 ],[0 0 20 2"
"0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begi"
"n icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In "
"','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','C"
"OMMENT: end icon text');\n"
	  Port {
	    PortNumber		    1
	    Name		    "PLB_RNW"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "PLB_wrDBus"
	  Ports			  [1, 1]
	  Position		  [110, 1200, 175, 1220]
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type "
"Simulink integer, double and fixed point to  Xilinx fixed point type.<P><P>Ha"
"rdware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "xlGetSimulinkPeriod(gcb)"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  sginterface		  "{'Xilinx'=>{'jtaghwcosim'=>{'non_memory_map"
"ped_port'=>'PLB_wrDBus'}},'iopad'=>{'constraint'=>'#'}}"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "65,20,1,1,white,yellow,0,bc55d28f,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 65 65 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\npatch([27 24 29 24 27 3"
"2 33 34 40 36 32 29 34 29 32 36 40 34 33 32 27 ],[2 5 10 15 18 18 17 18 18 14"
" 18 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 65 65 0 0 ],[0 0 20 2"
"0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begi"
"n icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In "
"','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','C"
"OMMENT: end icon text');\n"
	  Port {
	    PortNumber		    1
	    Name		    "PLB_wrDBus"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "SPLB_Rst"
	  Ports			  [1, 1]
	  Position		  [110, 965, 175, 985]
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type "
"Simulink integer, double and fixed point to  Xilinx fixed point type.<P><P>Ha"
"rdware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "xlGetSimulinkPeriod(gcb)"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  sginterface		  "{'Xilinx'=>{'jtaghwcosim'=>{'non_memory_map"
"ped_port'=>'SPLB_Rst'}},'iopad'=>{'constraint'=>'#'}}"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "65,20,1,1,white,yellow,0,bc55d28f,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 65 65 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\npatch([27 24 29 24 27 3"
"2 33 34 40 36 32 29 34 29 32 36 40 34 33 32 27 ],[2 5 10 15 18 18 17 18 18 14"
" 18 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 65 65 0 0 ],[0 0 20 2"
"0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begi"
"n icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In "
"','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','C"
"OMMENT: end icon text');\n"
	  Port {
	    PortNumber		    1
	    Name		    "SPLB_Rst"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Shared Memory"
	  Ports			  [3, 1]
	  Position		  [605, 1789, 685, 1881]
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  SourceBlock		  "xbsIndex_r4/Shared Memory"
	  SourceType		  "Xilinx Shared Memory Random Access Memory B"
"lock"
	  shared_memory_name	  "'RxBuff_Radio1'"
	  depth			  "16384"
	  ownership		  "Owned and Initialized Elsewhere"
	  initVector		  "sin(pi*(0:15)/16)"
	  mutex			  "Unprotected"
	  mode			  "Read and Write"
	  write_mode		  "Read After Write"
	  time_out		  "0"
	  latency		  "1"
	  explicit_data_type	  off
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  implementation	  "Block RAM"
	  use_rpm		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "shmem"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "80,92,1,1,white,blue,0,e2c38f9a,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 80 80 0 ],[0 0 92 92 ],[0.77 0.82 0.91]);\npatch([18 5 24 5 18 39 "
"45 51 74 56 39 27 46 27 39 56 74 51 45 39 18 ],[15 28 47 66 79 79 73 79 79 61"
" 78 66 47 28 16 33 15 15 21 15 15 ],[0.98 0.96 0.92]);\nplot([0 80 80 0 0 ],["
"0 0 92 92 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMME"
"NT: begin icon text');\ncolor('black');port_label('input',1,'addr');\ncolor('"
"black');port_label('input',2,'din');\ncolor('black');port_label('input',3,'we"
"');\ncolor('black');port_label('output',1,'dout');\nfprintf('','COMMENT: end "
"icon text');\n"
	  Port {
	    PortNumber		    1
	    Name		    "RxBuff_Radio1_dout"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Shared Memory1"
	  Ports			  [3, 1]
	  Position		  [605, 1910, 685, 2000]
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  SourceBlock		  "xbsIndex_r4/Shared Memory"
	  SourceType		  "Xilinx Shared Memory Random Access Memory B"
"lock"
	  shared_memory_name	  "'RxBuff_Radio2'"
	  depth			  "16384"
	  ownership		  "Owned and Initialized Elsewhere"
	  initVector		  "sin(pi*(0:15)/16)"
	  mutex			  "Unprotected"
	  mode			  "Read and Write"
	  write_mode		  "Read After Write"
	  time_out		  "0"
	  latency		  "1"
	  explicit_data_type	  off
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  implementation	  "Block RAM"
	  use_rpm		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "shmem"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "80,90,1,1,white,blue,0,e2c38f9a,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 80 80 0 ],[0 0 90 90 ],[0.77 0.82 0.91]);\npatch([18 5 24 5 18 39 "
"45 51 74 56 39 27 46 27 39 56 74 51 45 39 18 ],[14 27 46 65 78 78 72 78 78 60"
" 77 65 46 27 15 32 14 14 20 14 14 ],[0.98 0.96 0.92]);\nplot([0 80 80 0 0 ],["
"0 0 90 90 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMME"
"NT: begin icon text');\ncolor('black');port_label('input',1,'addr');\ncolor('"
"black');port_label('input',2,'din');\ncolor('black');port_label('input',3,'we"
"');\ncolor('black');port_label('output',1,'dout');\nfprintf('','COMMENT: end "
"icon text');\n"
	  Port {
	    PortNumber		    1
	    Name		    "RxBuff_Radio2_dout"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Shared Memory2"
	  Ports			  [3, 1]
	  Position		  [605, 2029, 685, 2121]
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  SourceBlock		  "xbsIndex_r4/Shared Memory"
	  SourceType		  "Xilinx Shared Memory Random Access Memory B"
"lock"
	  shared_memory_name	  "'RxBuff_Radio3'"
	  depth			  "16384"
	  ownership		  "Owned and Initialized Elsewhere"
	  initVector		  "sin(pi*(0:15)/16)"
	  mutex			  "Unprotected"
	  mode			  "Read and Write"
	  write_mode		  "Read After Write"
	  time_out		  "0"
	  latency		  "1"
	  explicit_data_type	  off
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  implementation	  "Block RAM"
	  use_rpm		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "shmem"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "80,92,1,1,white,blue,0,e2c38f9a,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 80 80 0 ],[0 0 92 92 ],[0.77 0.82 0.91]);\npatch([18 5 24 5 18 39 "
"45 51 74 56 39 27 46 27 39 56 74 51 45 39 18 ],[15 28 47 66 79 79 73 79 79 61"
" 78 66 47 28 16 33 15 15 21 15 15 ],[0.98 0.96 0.92]);\nplot([0 80 80 0 0 ],["
"0 0 92 92 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMME"
"NT: begin icon text');\ncolor('black');port_label('input',1,'addr');\ncolor('"
"black');port_label('input',2,'din');\ncolor('black');port_label('input',3,'we"
"');\ncolor('black');port_label('output',1,'dout');\nfprintf('','COMMENT: end "
"icon text');\n"
	  Port {
	    PortNumber		    1
	    Name		    "RxBuff_Radio3_dout"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Shared Memory3"
	  Ports			  [3, 1]
	  Position		  [605, 2149, 685, 2241]
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  SourceBlock		  "xbsIndex_r4/Shared Memory"
	  SourceType		  "Xilinx Shared Memory Random Access Memory B"
"lock"
	  shared_memory_name	  "'RxBuff_Radio4'"
	  depth			  "16384"
	  ownership		  "Owned and Initialized Elsewhere"
	  initVector		  "sin(pi*(0:15)/16)"
	  mutex			  "Unprotected"
	  mode			  "Read and Write"
	  write_mode		  "Read After Write"
	  time_out		  "0"
	  latency		  "1"
	  explicit_data_type	  off
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  implementation	  "Block RAM"
	  use_rpm		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "shmem"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "80,92,1,1,white,blue,0,e2c38f9a,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 80 80 0 ],[0 0 92 92 ],[0.77 0.82 0.91]);\npatch([18 5 24 5 18 39 "
"45 51 74 56 39 27 46 27 39 56 74 51 45 39 18 ],[15 28 47 66 79 79 73 79 79 61"
" 78 66 47 28 16 33 15 15 21 15 15 ],[0.98 0.96 0.92]);\nplot([0 80 80 0 0 ],["
"0 0 92 92 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMME"
"NT: begin icon text');\ncolor('black');port_label('input',1,'addr');\ncolor('"
"black');port_label('input',2,'din');\ncolor('black');port_label('input',3,'we"
"');\ncolor('black');port_label('output',1,'dout');\nfprintf('','COMMENT: end "
"icon text');\n"
	  Port {
	    PortNumber		    1
	    Name		    "RxBuff_Radio4_dout"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Shared Memory4"
	  Ports			  [3, 1]
	  Position		  [605, 2275, 685, 2365]
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  SourceBlock		  "xbsIndex_r4/Shared Memory"
	  SourceType		  "Xilinx Shared Memory Random Access Memory B"
"lock"
	  shared_memory_name	  "'TxBuff_Radio1'"
	  depth			  "16384"
	  ownership		  "Owned and Initialized Elsewhere"
	  initVector		  "sin(pi*(0:15)/16)"
	  mutex			  "Unprotected"
	  mode			  "Read and Write"
	  write_mode		  "Read After Write"
	  time_out		  "0"
	  latency		  "1"
	  explicit_data_type	  off
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  implementation	  "Block RAM"
	  use_rpm		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "shmem"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "80,90,1,1,white,blue,0,e2c38f9a,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 80 80 0 ],[0 0 90 90 ],[0.77 0.82 0.91]);\npatch([18 5 24 5 18 39 "
"45 51 74 56 39 27 46 27 39 56 74 51 45 39 18 ],[14 27 46 65 78 78 72 78 78 60"
" 77 65 46 27 15 32 14 14 20 14 14 ],[0.98 0.96 0.92]);\nplot([0 80 80 0 0 ],["
"0 0 90 90 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMME"
"NT: begin icon text');\ncolor('black');port_label('input',1,'addr');\ncolor('"
"black');port_label('input',2,'din');\ncolor('black');port_label('input',3,'we"
"');\ncolor('black');port_label('output',1,'dout');\nfprintf('','COMMENT: end "
"icon text');\n"
	  Port {
	    PortNumber		    1
	    Name		    "TxBuff_Radio1_dout"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Shared Memory5"
	  Ports			  [3, 1]
	  Position		  [605, 2394, 685, 2486]
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  SourceBlock		  "xbsIndex_r4/Shared Memory"
	  SourceType		  "Xilinx Shared Memory Random Access Memory B"
"lock"
	  shared_memory_name	  "'TxBuff_Radio2'"
	  depth			  "16384"
	  ownership		  "Owned and Initialized Elsewhere"
	  initVector		  "sin(pi*(0:15)/16)"
	  mutex			  "Unprotected"
	  mode			  "Read and Write"
	  write_mode		  "Read After Write"
	  time_out		  "0"
	  latency		  "1"
	  explicit_data_type	  off
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  implementation	  "Block RAM"
	  use_rpm		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "shmem"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "80,92,1,1,white,blue,0,e2c38f9a,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 80 80 0 ],[0 0 92 92 ],[0.77 0.82 0.91]);\npatch([18 5 24 5 18 39 "
"45 51 74 56 39 27 46 27 39 56 74 51 45 39 18 ],[15 28 47 66 79 79 73 79 79 61"
" 78 66 47 28 16 33 15 15 21 15 15 ],[0.98 0.96 0.92]);\nplot([0 80 80 0 0 ],["
"0 0 92 92 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMME"
"NT: begin icon text');\ncolor('black');port_label('input',1,'addr');\ncolor('"
"black');port_label('input',2,'din');\ncolor('black');port_label('input',3,'we"
"');\ncolor('black');port_label('output',1,'dout');\nfprintf('','COMMENT: end "
"icon text');\n"
	  Port {
	    PortNumber		    1
	    Name		    "TxBuff_Radio2_dout"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Shared Memory6"
	  Ports			  [3, 1]
	  Position		  [605, 2514, 685, 2606]
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  SourceBlock		  "xbsIndex_r4/Shared Memory"
	  SourceType		  "Xilinx Shared Memory Random Access Memory B"
"lock"
	  shared_memory_name	  "'TxBuff_Radio3'"
	  depth			  "16384"
	  ownership		  "Owned and Initialized Elsewhere"
	  initVector		  "sin(pi*(0:15)/16)"
	  mutex			  "Unprotected"
	  mode			  "Read and Write"
	  write_mode		  "Read After Write"
	  time_out		  "0"
	  latency		  "1"
	  explicit_data_type	  off
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  implementation	  "Block RAM"
	  use_rpm		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "shmem"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "80,92,1,1,white,blue,0,e2c38f9a,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 80 80 0 ],[0 0 92 92 ],[0.77 0.82 0.91]);\npatch([18 5 24 5 18 39 "
"45 51 74 56 39 27 46 27 39 56 74 51 45 39 18 ],[15 28 47 66 79 79 73 79 79 61"
" 78 66 47 28 16 33 15 15 21 15 15 ],[0.98 0.96 0.92]);\nplot([0 80 80 0 0 ],["
"0 0 92 92 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMME"
"NT: begin icon text');\ncolor('black');port_label('input',1,'addr');\ncolor('"
"black');port_label('input',2,'din');\ncolor('black');port_label('input',3,'we"
"');\ncolor('black');port_label('output',1,'dout');\nfprintf('','COMMENT: end "
"icon text');\n"
	  Port {
	    PortNumber		    1
	    Name		    "TxBuff_Radio3_dout"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Shared Memory7"
	  Ports			  [3, 1]
	  Position		  [605, 2635, 685, 2725]
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  SourceBlock		  "xbsIndex_r4/Shared Memory"
	  SourceType		  "Xilinx Shared Memory Random Access Memory B"
"lock"
	  shared_memory_name	  "'TxBuff_Radio4'"
	  depth			  "16384"
	  ownership		  "Owned and Initialized Elsewhere"
	  initVector		  "sin(pi*(0:15)/16)"
	  mutex			  "Unprotected"
	  mode			  "Read and Write"
	  write_mode		  "Read After Write"
	  time_out		  "0"
	  latency		  "1"
	  explicit_data_type	  off
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  implementation	  "Block RAM"
	  use_rpm		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "shmem"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "80,90,1,1,white,blue,0,e2c38f9a,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 80 80 0 ],[0 0 90 90 ],[0.77 0.82 0.91]);\npatch([18 5 24 5 18 39 "
"45 51 74 56 39 27 46 27 39 56 74 51 45 39 18 ],[14 27 46 65 78 78 72 78 78 60"
" 77 65 46 27 15 32 14 14 20 14 14 ],[0.98 0.96 0.92]);\nplot([0 80 80 0 0 ],["
"0 0 90 90 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMME"
"NT: begin icon text');\ncolor('black');port_label('input',1,'addr');\ncolor('"
"black');port_label('input',2,'din');\ncolor('black');port_label('input',3,'we"
"');\ncolor('black');port_label('output',1,'dout');\nfprintf('','COMMENT: end "
"icon text');\n"
	  Port {
	    PortNumber		    1
	    Name		    "TxBuff_Radio4_dout"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Sl_addrAck"
	  Ports			  [1, 1]
	  Position		  [460, 75, 520, 95]
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed p"
"oint inputs into ouputs of type Simulink integer, double, or fixed point.<P><"
"P>Hardware notes:  In hardware these blocks become top level output ports or "
"are discarded, depending on how they are configured."
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  sginterface		  "{'Xilinx'=>{'jtaghwcosim'=>{'non_memory_map"
"ped_port'=>'Sl_addrAck'}},'iopad'=>{'constraint'=>'#'}}"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "60,20,1,1,white,yellow,0,38220381,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\npatch([24 21 26 21 24 2"
"9 30 31 37 33 29 26 31 26 29 33 37 31 30 29 24 ],[2 5 10 15 18 18 17 18 18 14"
" 18 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 20 2"
"0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begi"
"n icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');por"
"t_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','"
"COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Sl_rdComp"
	  Ports			  [1, 1]
	  Position		  [460, 185, 520, 205]
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed p"
"oint inputs into ouputs of type Simulink integer, double, or fixed point.<P><"
"P>Hardware notes:  In hardware these blocks become top level output ports or "
"are discarded, depending on how they are configured."
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  sginterface		  "{'Xilinx'=>{'jtaghwcosim'=>{'non_memory_map"
"ped_port'=>'Sl_rdComp'}},'iopad'=>{'constraint'=>'#'}}"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "60,20,1,1,white,yellow,0,38220381,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\npatch([24 21 26 21 24 2"
"9 30 31 37 33 29 26 31 26 29 33 37 31 30 29 24 ],[2 5 10 15 18 18 17 18 18 14"
" 18 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 20 2"
"0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begi"
"n icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');por"
"t_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','"
"COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Sl_rdDAck"
	  Ports			  [1, 1]
	  Position		  [460, 1895, 520, 1915]
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed p"
"oint inputs into ouputs of type Simulink integer, double, or fixed point.<P><"
"P>Hardware notes:  In hardware these blocks become top level output ports or "
"are discarded, depending on how they are configured."
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  sginterface		  "{'Xilinx'=>{'jtaghwcosim'=>{'non_memory_map"
"ped_port'=>'Sl_rdDAck'}},'iopad'=>{'constraint'=>'#'}}"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "60,20,1,1,white,yellow,0,38220381,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\npatch([24 21 26 21 24 2"
"9 30 31 37 33 29 26 31 26 29 33 37 31 30 29 24 ],[2 5 10 15 18 18 17 18 18 14"
" 18 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 20 2"
"0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begi"
"n icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');por"
"t_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','"
"COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Sl_rdDBus"
	  Ports			  [1, 1]
	  Position		  [460, 2520, 520, 2540]
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed p"
"oint inputs into ouputs of type Simulink integer, double, or fixed point.<P><"
"P>Hardware notes:  In hardware these blocks become top level output ports or "
"are discarded, depending on how they are configured."
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  sginterface		  "{'Xilinx'=>{'jtaghwcosim'=>{'non_memory_map"
"ped_port'=>'Sl_rdDBus'}},'iopad'=>{'constraint'=>'#'}}"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "60,20,1,1,white,yellow,0,38220381,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\npatch([24 21 26 21 24 2"
"9 30 31 37 33 29 26 31 26 29 33 37 31 30 29 24 ],[2 5 10 15 18 18 17 18 18 14"
" 18 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 20 2"
"0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begi"
"n icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');por"
"t_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','"
"COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Sl_wait"
	  Ports			  [1, 1]
	  Position		  [110, 895, 170, 915]
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed p"
"oint inputs into ouputs of type Simulink integer, double, or fixed point.<P><"
"P>Hardware notes:  In hardware these blocks become top level output ports or "
"are discarded, depending on how they are configured."
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  sginterface		  "{'Xilinx'=>{'jtaghwcosim'=>{'non_memory_map"
"ped_port'=>'Sl_wait'}},'iopad'=>{'constraint'=>'#'}}"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "60,20,1,1,white,yellow,0,38220381,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\npatch([24 21 26 21 24 2"
"9 30 31 37 33 29 26 31 26 29 33 37 31 30 29 24 ],[2 5 10 15 18 18 17 18 18 14"
" 18 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 20 2"
"0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begi"
"n icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');por"
"t_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','"
"COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Sl_wrComp"
	  Ports			  [1, 1]
	  Position		  [460, 630, 520, 650]
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed p"
"oint inputs into ouputs of type Simulink integer, double, or fixed point.<P><"
"P>Hardware notes:  In hardware these blocks become top level output ports or "
"are discarded, depending on how they are configured."
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  sginterface		  "{'Xilinx'=>{'jtaghwcosim'=>{'non_memory_map"
"ped_port'=>'Sl_wrComp'}},'iopad'=>{'constraint'=>'#'}}"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "60,20,1,1,white,yellow,0,38220381,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\npatch([24 21 26 21 24 2"
"9 30 31 37 33 29 26 31 26 29 33 37 31 30 29 24 ],[2 5 10 15 18 18 17 18 18 14"
" 18 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 20 2"
"0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begi"
"n icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');por"
"t_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','"
"COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Sl_wrDAck"
	  Ports			  [1, 1]
	  Position		  [460, 350, 520, 370]
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed p"
"oint inputs into ouputs of type Simulink integer, double, or fixed point.<P><"
"P>Hardware notes:  In hardware these blocks become top level output ports or "
"are discarded, depending on how they are configured."
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  sginterface		  "{'Xilinx'=>{'jtaghwcosim'=>{'non_memory_map"
"ped_port'=>'Sl_wrDAck'}},'iopad'=>{'constraint'=>'#'}}"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "60,20,1,1,white,yellow,0,38220381,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\npatch([24 21 26 21 24 2"
"9 30 31 37 33 29 26 31 26 29 33 37 31 30 29 24 ],[2 5 10 15 18 18 17 18 18 14"
" 18 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 20 2"
"0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begi"
"n icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');por"
"t_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','"
"COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator"
	  Position		  [635, 30, 655, 50]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator1"
	  Position		  [635, 80, 655, 100]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator2"
	  Position		  [635, 2755, 655, 2775]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator3"
	  Position		  [635, 2805, 655, 2825]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator4"
	  Position		  [280, 895, 300, 915]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator5"
	  Position		  [635, 130, 655, 150]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator6"
	  Position		  [635, 175, 655, 195]
	  ShowName		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "To Register"
	  Ports			  [2, 1]
	  Position		  [615, 227, 675, 283]
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  SourceBlock		  "xbsIndex_r4/To Register"
	  SourceType		  "Xilinx Shared Memory Based To Register Bloc"
"k"
	  infoedit		  "Register block that writes data to a shared"
" memory register.  Delay of one sample period."
	  shared_memory_name	  "'DebugRx1Buffers'"
	  init			  "0"
	  ownership		  "Owned and initialized elsewhere"
	  explicit_data_type	  on
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "toreg"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "60,56,1,1,white,blue,0,77cabcdf,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 "
"34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 "
"49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56"
" 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');port_label('input',1,'din');\ncolor('black')"
";port_label('input',2,'en');\ncolor('black');port_label('output',1,'dout');\n"
"fprintf('','COMMENT: end icon text');\n"
	  Port {
	    PortNumber		    1
	    Name		    "DebugRx1Buffers_dout"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "To Register1"
	  Ports			  [2, 1]
	  Position		  [615, 312, 675, 368]
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  SourceBlock		  "xbsIndex_r4/To Register"
	  SourceType		  "Xilinx Shared Memory Based To Register Bloc"
"k"
	  infoedit		  "Register block that writes data to a shared"
" memory register.  Delay of one sample period."
	  shared_memory_name	  "'DebugRx2Buffers'"
	  init			  "0"
	  ownership		  "Owned and initialized elsewhere"
	  explicit_data_type	  on
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "toreg"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "60,56,1,1,white,blue,0,77cabcdf,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 "
"34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 "
"49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56"
" 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');port_label('input',1,'din');\ncolor('black')"
";port_label('input',2,'en');\ncolor('black');port_label('output',1,'dout');\n"
"fprintf('','COMMENT: end icon text');\n"
	  Port {
	    PortNumber		    1
	    Name		    "DebugRx2Buffers_dout"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "To Register10"
	  Ports			  [2, 1]
	  Position		  [615, 1092, 675, 1148]
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  SourceBlock		  "xbsIndex_r4/To Register"
	  SourceType		  "Xilinx Shared Memory Based To Register Bloc"
"k"
	  infoedit		  "Register block that writes data to a shared"
" memory register.  Delay of one sample period."
	  shared_memory_name	  "'RADIO4RXBUFF_RXEN'"
	  init			  "0"
	  ownership		  "Owned and initialized elsewhere"
	  explicit_data_type	  on
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "toreg"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "60,56,1,1,white,blue,0,77cabcdf,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 "
"34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 "
"49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56"
" 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');port_label('input',1,'din');\ncolor('black')"
";port_label('input',2,'en');\ncolor('black');port_label('output',1,'dout');\n"
"fprintf('','COMMENT: end icon text');\n"
	  Port {
	    PortNumber		    1
	    Name		    "RADIO4RXBUFF_RXEN_dout"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "To Register11"
	  Ports			  [2, 1]
	  Position		  [615, 1182, 675, 1238]
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  SourceBlock		  "xbsIndex_r4/To Register"
	  SourceType		  "Xilinx Shared Memory Based To Register Bloc"
"k"
	  infoedit		  "Register block that writes data to a shared"
" memory register.  Delay of one sample period."
	  shared_memory_name	  "'RADIO4TXBUFF_TXEN'"
	  init			  "0"
	  ownership		  "Owned and initialized elsewhere"
	  explicit_data_type	  on
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "toreg"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "60,56,1,1,white,blue,0,77cabcdf,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 "
"34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 "
"49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56"
" 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');port_label('input',1,'din');\ncolor('black')"
";port_label('input',2,'en');\ncolor('black');port_label('output',1,'dout');\n"
"fprintf('','COMMENT: end icon text');\n"
	  Port {
	    PortNumber		    1
	    Name		    "RADIO4TXBUFF_TXEN_dout"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "To Register12"
	  Ports			  [2, 1]
	  Position		  [615, 1267, 675, 1323]
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  SourceBlock		  "xbsIndex_r4/To Register"
	  SourceType		  "Xilinx Shared Memory Based To Register Bloc"
"k"
	  infoedit		  "Register block that writes data to a shared"
" memory register.  Delay of one sample period."
	  shared_memory_name	  "'StartCapture'"
	  init			  "0"
	  ownership		  "Owned and initialized elsewhere"
	  explicit_data_type	  on
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "toreg"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "60,56,1,1,white,blue,0,77cabcdf,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 "
"34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 "
"49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56"
" 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');port_label('input',1,'din');\ncolor('black')"
";port_label('input',2,'en');\ncolor('black');port_label('output',1,'dout');\n"
"fprintf('','COMMENT: end icon text');\n"
	  Port {
	    PortNumber		    1
	    Name		    "StartCapture_dout"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "To Register13"
	  Ports			  [2, 1]
	  Position		  [615, 1352, 675, 1408]
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  SourceBlock		  "xbsIndex_r4/To Register"
	  SourceType		  "Xilinx Shared Memory Based To Register Bloc"
"k"
	  infoedit		  "Register block that writes data to a shared"
" memory register.  Delay of one sample period."
	  shared_memory_name	  "'StartTx'"
	  init			  "0"
	  ownership		  "Owned and initialized elsewhere"
	  explicit_data_type	  on
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "toreg"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "60,56,1,1,white,blue,0,77cabcdf,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 "
"34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 "
"49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56"
" 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');port_label('input',1,'din');\ncolor('black')"
";port_label('input',2,'en');\ncolor('black');port_label('output',1,'dout');\n"
"fprintf('','COMMENT: end icon text');\n"
	  Port {
	    PortNumber		    1
	    Name		    "StartTx_dout"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "To Register14"
	  Ports			  [2, 1]
	  Position		  [615, 1442, 675, 1498]
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  SourceBlock		  "xbsIndex_r4/To Register"
	  SourceType		  "Xilinx Shared Memory Based To Register Bloc"
"k"
	  infoedit		  "Register block that writes data to a shared"
" memory register.  Delay of one sample period."
	  shared_memory_name	  "'StopTx'"
	  init			  "0"
	  ownership		  "Owned and initialized elsewhere"
	  explicit_data_type	  on
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "toreg"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "60,56,1,1,white,blue,0,77cabcdf,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 "
"34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 "
"49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56"
" 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');port_label('input',1,'din');\ncolor('black')"
";port_label('input',2,'en');\ncolor('black');port_label('output',1,'dout');\n"
"fprintf('','COMMENT: end icon text');\n"
	  Port {
	    PortNumber		    1
	    Name		    "StopTx_dout"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "To Register15"
	  Ports			  [2, 1]
	  Position		  [615, 1527, 675, 1583]
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  SourceBlock		  "xbsIndex_r4/To Register"
	  SourceType		  "Xilinx Shared Memory Based To Register Bloc"
"k"
	  infoedit		  "Register block that writes data to a shared"
" memory register.  Delay of one sample period."
	  shared_memory_name	  "'TransMode'"
	  init			  "0"
	  ownership		  "Owned and initialized elsewhere"
	  explicit_data_type	  on
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "toreg"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "60,56,1,1,white,blue,0,77cabcdf,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 "
"34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 "
"49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56"
" 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');port_label('input',1,'din');\ncolor('black')"
";port_label('input',2,'en');\ncolor('black');port_label('output',1,'dout');\n"
"fprintf('','COMMENT: end icon text');\n"
	  Port {
	    PortNumber		    1
	    Name		    "TransMode_dout"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "To Register16"
	  Ports			  [2, 1]
	  Position		  [615, 1612, 675, 1668]
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  SourceBlock		  "xbsIndex_r4/To Register"
	  SourceType		  "Xilinx Shared Memory Based To Register Bloc"
"k"
	  infoedit		  "Register block that writes data to a shared"
" memory register.  Delay of one sample period."
	  shared_memory_name	  "'TxDelay'"
	  init			  "0"
	  ownership		  "Owned and initialized elsewhere"
	  explicit_data_type	  on
	  arith_type		  "Unsigned"
	  n_bits		  "14"
	  bin_pt		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "toreg"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "60,56,1,1,white,blue,0,77cabcdf,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 "
"34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 "
"49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56"
" 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');port_label('input',1,'din');\ncolor('black')"
";port_label('input',2,'en');\ncolor('black');port_label('output',1,'dout');\n"
"fprintf('','COMMENT: end icon text');\n"
	  Port {
	    PortNumber		    1
	    Name		    "TxDelay_dout"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "To Register17"
	  Ports			  [2, 1]
	  Position		  [615, 1702, 675, 1758]
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  SourceBlock		  "xbsIndex_r4/To Register"
	  SourceType		  "Xilinx Shared Memory Based To Register Bloc"
"k"
	  infoedit		  "Register block that writes data to a shared"
" memory register.  Delay of one sample period."
	  shared_memory_name	  "'TxLength'"
	  init			  "0"
	  ownership		  "Owned and initialized elsewhere"
	  explicit_data_type	  on
	  arith_type		  "Unsigned"
	  n_bits		  "14"
	  bin_pt		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "toreg"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "60,56,1,1,white,blue,0,77cabcdf,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 "
"34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 "
"49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56"
" 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');port_label('input',1,'din');\ncolor('black')"
";port_label('input',2,'en');\ncolor('black');port_label('output',1,'dout');\n"
"fprintf('','COMMENT: end icon text');\n"
	  Port {
	    PortNumber		    1
	    Name		    "TxLength_dout"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "To Register2"
	  Ports			  [2, 1]
	  Position		  [615, 402, 675, 458]
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  SourceBlock		  "xbsIndex_r4/To Register"
	  SourceType		  "Xilinx Shared Memory Based To Register Bloc"
"k"
	  infoedit		  "Register block that writes data to a shared"
" memory register.  Delay of one sample period."
	  shared_memory_name	  "'DebugRx3Buffers'"
	  init			  "0"
	  ownership		  "Owned and initialized elsewhere"
	  explicit_data_type	  on
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "toreg"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "60,56,1,1,white,blue,0,77cabcdf,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 "
"34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 "
"49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56"
" 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');port_label('input',1,'din');\ncolor('black')"
";port_label('input',2,'en');\ncolor('black');port_label('output',1,'dout');\n"
"fprintf('','COMMENT: end icon text');\n"
	  Port {
	    PortNumber		    1
	    Name		    "DebugRx3Buffers_dout"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "To Register3"
	  Ports			  [2, 1]
	  Position		  [615, 487, 675, 543]
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  SourceBlock		  "xbsIndex_r4/To Register"
	  SourceType		  "Xilinx Shared Memory Based To Register Bloc"
"k"
	  infoedit		  "Register block that writes data to a shared"
" memory register.  Delay of one sample period."
	  shared_memory_name	  "'DebugRx4Buffers'"
	  init			  "0"
	  ownership		  "Owned and initialized elsewhere"
	  explicit_data_type	  on
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "toreg"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "60,56,1,1,white,blue,0,77cabcdf,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 "
"34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 "
"49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56"
" 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');port_label('input',1,'din');\ncolor('black')"
";port_label('input',2,'en');\ncolor('black');port_label('output',1,'dout');\n"
"fprintf('','COMMENT: end icon text');\n"
	  Port {
	    PortNumber		    1
	    Name		    "DebugRx4Buffers_dout"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "To Register4"
	  Ports			  [2, 1]
	  Position		  [615, 572, 675, 628]
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  SourceBlock		  "xbsIndex_r4/To Register"
	  SourceType		  "Xilinx Shared Memory Based To Register Bloc"
"k"
	  infoedit		  "Register block that writes data to a shared"
" memory register.  Delay of one sample period."
	  shared_memory_name	  "'RADIO1RXBUFF_RXEN'"
	  init			  "0"
	  ownership		  "Owned and initialized elsewhere"
	  explicit_data_type	  on
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "toreg"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "60,56,1,1,white,blue,0,77cabcdf,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 "
"34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 "
"49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56"
" 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');port_label('input',1,'din');\ncolor('black')"
";port_label('input',2,'en');\ncolor('black');port_label('output',1,'dout');\n"
"fprintf('','COMMENT: end icon text');\n"
	  Port {
	    PortNumber		    1
	    Name		    "RADIO1RXBUFF_RXEN_dout"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "To Register5"
	  Ports			  [2, 1]
	  Position		  [615, 662, 675, 718]
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  SourceBlock		  "xbsIndex_r4/To Register"
	  SourceType		  "Xilinx Shared Memory Based To Register Bloc"
"k"
	  infoedit		  "Register block that writes data to a shared"
" memory register.  Delay of one sample period."
	  shared_memory_name	  "'RADIO1TXBUFF_TXEN'"
	  init			  "0"
	  ownership		  "Owned and initialized elsewhere"
	  explicit_data_type	  on
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "toreg"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "60,56,1,1,white,blue,0,77cabcdf,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 "
"34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 "
"49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56"
" 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');port_label('input',1,'din');\ncolor('black')"
";port_label('input',2,'en');\ncolor('black');port_label('output',1,'dout');\n"
"fprintf('','COMMENT: end icon text');\n"
	  Port {
	    PortNumber		    1
	    Name		    "RADIO1TXBUFF_TXEN_dout"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "To Register6"
	  Ports			  [2, 1]
	  Position		  [615, 747, 675, 803]
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  SourceBlock		  "xbsIndex_r4/To Register"
	  SourceType		  "Xilinx Shared Memory Based To Register Bloc"
"k"
	  infoedit		  "Register block that writes data to a shared"
" memory register.  Delay of one sample period."
	  shared_memory_name	  "'RADIO2RXBUFF_RXEN'"
	  init			  "0"
	  ownership		  "Owned and initialized elsewhere"
	  explicit_data_type	  on
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "toreg"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "60,56,1,1,white,blue,0,77cabcdf,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 "
"34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 "
"49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56"
" 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');port_label('input',1,'din');\ncolor('black')"
";port_label('input',2,'en');\ncolor('black');port_label('output',1,'dout');\n"
"fprintf('','COMMENT: end icon text');\n"
	  Port {
	    PortNumber		    1
	    Name		    "RADIO2RXBUFF_RXEN_dout"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "To Register7"
	  Ports			  [2, 1]
	  Position		  [615, 832, 675, 888]
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  SourceBlock		  "xbsIndex_r4/To Register"
	  SourceType		  "Xilinx Shared Memory Based To Register Bloc"
"k"
	  infoedit		  "Register block that writes data to a shared"
" memory register.  Delay of one sample period."
	  shared_memory_name	  "'RADIO2TXBUFF_TXEN'"
	  init			  "0"
	  ownership		  "Owned and initialized elsewhere"
	  explicit_data_type	  on
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "toreg"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "60,56,1,1,white,blue,0,77cabcdf,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 "
"34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 "
"49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56"
" 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');port_label('input',1,'din');\ncolor('black')"
";port_label('input',2,'en');\ncolor('black');port_label('output',1,'dout');\n"
"fprintf('','COMMENT: end icon text');\n"
	  Port {
	    PortNumber		    1
	    Name		    "RADIO2TXBUFF_TXEN_dout"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "To Register8"
	  Ports			  [2, 1]
	  Position		  [615, 922, 675, 978]
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  SourceBlock		  "xbsIndex_r4/To Register"
	  SourceType		  "Xilinx Shared Memory Based To Register Bloc"
"k"
	  infoedit		  "Register block that writes data to a shared"
" memory register.  Delay of one sample period."
	  shared_memory_name	  "'RADIO3RXBUFF_RXEN'"
	  init			  "0"
	  ownership		  "Owned and initialized elsewhere"
	  explicit_data_type	  on
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "toreg"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "60,56,1,1,white,blue,0,77cabcdf,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 "
"34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 "
"49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56"
" 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');port_label('input',1,'din');\ncolor('black')"
";port_label('input',2,'en');\ncolor('black');port_label('output',1,'dout');\n"
"fprintf('','COMMENT: end icon text');\n"
	  Port {
	    PortNumber		    1
	    Name		    "RADIO3RXBUFF_RXEN_dout"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "To Register9"
	  Ports			  [2, 1]
	  Position		  [615, 1007, 675, 1063]
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  SourceBlock		  "xbsIndex_r4/To Register"
	  SourceType		  "Xilinx Shared Memory Based To Register Bloc"
"k"
	  infoedit		  "Register block that writes data to a shared"
" memory register.  Delay of one sample period."
	  shared_memory_name	  "'RADIO3TXBUFF_TXEN'"
	  init			  "0"
	  ownership		  "Owned and initialized elsewhere"
	  explicit_data_type	  on
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "toreg"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "60,56,1,1,white,blue,0,77cabcdf,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 "
"34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 "
"49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56"
" 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');port_label('input',1,'din');\ncolor('black')"
";port_label('input',2,'en');\ncolor('black');port_label('output',1,'dout');\n"
"fprintf('','COMMENT: end icon text');\n"
	  Port {
	    PortNumber		    1
	    Name		    "RADIO3TXBUFF_TXEN_dout"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "plb_decode"
	  Ports			  [7, 9]
	  Position		  [205, 944, 375, 1356]
	  SourceBlock		  "xbsIndex_r4/MCode"
	  SourceType		  "Xilinx MCode Block Block"
	  infoedit		  "Pass input values to a MATLAB function for "
"evaluation in Xilinx fixed-point type. The input ports of the block are input"
" arguments of the function. The output ports of the block are output argument"
"s of the function."
	  mfname		  "xlmax"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  enable_stdout		  off
	  enable_debug		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  mfilecontent		  "function [wrDBusReg, addrAck, rdComp, wrDAc"
"k, bankAddr, RNWReg, rdDAck, rdDBus, linearAddr] = ...\n    plb_bus_decode(pl"
"bRst, plbABus, plbPAValid, plbRNW, plbWrDBus, rdData, addrPref)\n\n% constant"
" variables (TODO: should pass from outside)\nADDRPREF_LEN = 11;\nBANKADDR_LEN"
" = 2;\nLINEARADDR_LEN = 17;\nABUS_LEN = 32;\nDBUS_LEN = 32;\n\n% declare and "
"initialize persistent variables\n% register input bus signals\npersistent plb"
"RstReg_, plbRstReg_ = xl_state(0, {xlBoolean});\npersistent plbABusReg_, plbA"
"BusReg_ = xl_state(0, {xlUnsigned, ABUS_LEN, 0});\npersistent plbPAValidReg_,"
" plbPAValidReg_ = xl_state(0, {xlBoolean});\npersistent plbRNWReg_, plbRNWReg"
"_ = xl_state(0, {xlUnsigned, 1, 0});\npersistent plbWrDBusReg_, plbWrDBusReg_"
" = xl_state(0, {xlUnsigned, DBUS_LEN, 0});\n\n% ===== rest of the outputs ==="
"==\n\nbankAddr   = xl_slice(plbABusReg_, 2+BANKADDR_LEN+LINEARADDR_LEN-1, 2+L"
"INEARADDR_LEN);\nlinearAddr = xl_slice(plbABusReg_, 2+LINEARADDR_LEN-1, 2);\n"
"RNWReg = plbRNWReg_;\nwrDBusReg = plbWrDBusReg_;\n\n% ===== p_select =====\n"
"\n% register PAValid\npersistent aValidReg, aValidReg = xl_state(0, {xlBoolea"
"n});\naValidReg = plbPAValidReg_;\n\n% extract and register the address prefi"
"x\naddrPref_in = xl_slice(plbABusReg_, xl_nbits(plbABusReg_)-1, xl_nbits(plbA"
"BusReg_)-ADDRPREF_LEN);\nif addrPref_in == addrPref\n    ps1 = true;\nelse \n"
"    ps1 = false;\nend \n\npersistent ps1Reg, ps1Reg = xl_state(0, ps1);\nps1R"
"eg = ps1;\n\nps = xl_and(ps1Reg, aValidReg);\n\n% ===== addrAck =====\n\n% re"
"gister ps\npersistent psReg, psReg = xl_state(0, ps);\n\naddrAck = xfix({xlUn"
"signed, 1, 0}, xl_and(xl_not(plbRstReg_), ps, xl_not(psReg)));\n\npsReg = ps;"
"\n\n% ===== rdComp, rd/wr DAck =====\n \nrdComp1 = xfix({xlUnsigned, 1, 0}, x"
"l_and(addrAck, RNWReg));\n\nNUM_rdCompDelay = 3;\npersistent rdCompDelay, rdC"
"ompDelay = xl_state(zeros(1, NUM_rdCompDelay), rdComp1, NUM_rdCompDelay);\nrd"
"Comp2 = rdCompDelay.back;\nrdCompDelay.push_front_pop_back(rdComp1);\n\npersi"
"stent rdCompReg, rdCompReg = xl_state(0, rdComp1);\nrdComp = rdCompReg;\nrdCo"
"mpReg = rdComp2;\n\npersistent rdDAckReg, rdDAckReg = xl_state(0, rdComp1);\n"
"rdDAck = rdDAckReg;\nrdDAckReg = rdComp;\n\npersistent wrDAckReg, wrDAckReg ="
" xl_state(0, addrAck);\nwrDAck = wrDAckReg;\nwrDAckReg = xl_and(addrAck, xl_n"
"ot(RNWReg));\n\n% ===== rdDBus =====\n\nrdSel = xl_or(rdComp2, rdComp);\n\nif"
" rdSel == 1\n    rdDBus1 = rdData;\nelse\n    rdDBus1 = 0;\nend % if\n\npersi"
"stent rdDBusReg, rdDBusReg = xl_state(0, rdDBus1);\nrdDBus = rdDBusReg;\nrdDB"
"usReg = rdDBus1;\n\n% rdDBus = xl_concat(rdDBus32, rdDBus32);\n% rdDBus = rdD"
"Bus32;\n\n% ===== update the persistent variables =====\n\nplbRstReg_ = plbRs"
"t;\nplbABusReg_ = plbABus;\nplbPAValidReg_ = plbPAValid;\nplbRNWReg_ = plbRNW"
";\nplbWrDBusReg_ = xl_slice(plbWrDBus, DBUS_LEN-1, 0);\n"
	  suppress_output	  "1"
	  defparams		  "{}"
	  hide_port_list	  "{}"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "mcode"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "170,412,1,1,white,blue,0,8b15b975,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 170 170 0 ],[0 0 412 412 ],[0.77 0.82 0.91]);\npatch([40 12 52 12 "
"40 85 97 109 157 119 83 57 97 57 83 119 157 109 97 85 40 ],[139 167 207 247 2"
"75 275 263 275 275 237 273 247 207 167 141 177 139 139 151 139 139 ],[0.98 0."
"96 0.92]);\nplot([0 170 170 0 0 ],[0 0 412 412 0 ]);\nfprintf('','COMMENT: en"
"d icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');p"
"ort_label('input',1,'plbRst');\ncolor('black');port_label('input',2,'plbABus'"
");\ncolor('black');port_label('input',3,'plbPAValid');\ncolor('black');port_l"
"abel('input',4,'plbRNW');\ncolor('black');port_label('input',5,'plbWrDBus');"
"\ncolor('black');port_label('input',6,'rdData');\ncolor('black');port_label('"
"input',7,'addrPref');\ncolor('black');port_label('output',1,'wrDBusReg');\nco"
"lor('black');port_label('output',2,'addrAck');\ncolor('black');port_label('ou"
"tput',3,'rdComp');\ncolor('black');port_label('output',4,'wrDAck');\ncolor('b"
"lack');port_label('output',5,'bankAddr');\ncolor('black');port_label('output'"
",6,'RNWReg');\ncolor('black');port_label('output',7,'rdDAck');\ncolor('black'"
");port_label('output',8,'rdDBus');\ncolor('black');port_label('output',9,'lin"
"earAddr');\ncolor('black');disp('\\bf{xlmax}','texmode','on');\nfprintf('','C"
"OMMENT: end icon text');\n"
	  Port {
	    PortNumber		    1
	    Name		    "wrDBusReg"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    2
	    Name		    "Sl_addrAck"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    3
	    Name		    "Sl_rdComp"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    4
	    Name		    "Sl_wrDAck"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    5
	    Name		    "bankAddr"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    6
	    Name		    "RNWReg"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    7
	    Name		    "Sl_rdDAck"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    8
	    Name		    "Sl_rdDBus"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    9
	    Name		    "linearAddr"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "plb_memmap"
	  Ports			  [32, 61]
	  Position		  [405, 1265, 575, 1565]
	  SourceBlock		  "xbsIndex_r4/MCode"
	  SourceType		  "Xilinx MCode Block Block"
	  infoedit		  "Pass input values to a MATLAB function for "
"evaluation in Xilinx fixed-point type. The input ports of the block are input"
" arguments of the function. The output ports of the block are output argument"
"s of the function."
	  mfname		  "xlmax"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  enable_stdout		  off
	  enable_debug		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  mfilecontent		  "function [read_bank_out, sm_DebugRx1Buffers"
"_din, sm_DebugRx1Buffers_en, sm_DebugRx2Buffers_din, sm_DebugRx2Buffers_en, s"
"m_DebugRx3Buffers_din, sm_DebugRx3Buffers_en, sm_DebugRx4Buffers_din, sm_Debu"
"gRx4Buffers_en, sm_RADIO1RXBUFF_RXEN_din, sm_RADIO1RXBUFF_RXEN_en, sm_RADIO1T"
"XBUFF_TXEN_din, sm_RADIO1TXBUFF_TXEN_en, sm_RADIO2RXBUFF_RXEN_din, sm_RADIO2R"
"XBUFF_RXEN_en, sm_RADIO2TXBUFF_TXEN_din, sm_RADIO2TXBUFF_TXEN_en, sm_RADIO3RX"
"BUFF_RXEN_din, sm_RADIO3RXBUFF_RXEN_en, sm_RADIO3TXBUFF_TXEN_din, sm_RADIO3TX"
"BUFF_TXEN_en, sm_RADIO4RXBUFF_RXEN_din, sm_RADIO4RXBUFF_RXEN_en, sm_RADIO4TXB"
"UFF_TXEN_din, sm_RADIO4TXBUFF_TXEN_en, sm_StartCapture_din, sm_StartCapture_e"
"n, sm_StartTx_din, sm_StartTx_en, sm_StopTx_din, sm_StopTx_en, sm_TransMode_d"
"in, sm_TransMode_en, sm_TxDelay_din, sm_TxDelay_en, sm_TxLength_din, sm_TxLen"
"gth_en, sm_RxBuff_Radio1_addr, sm_RxBuff_Radio1_din, sm_RxBuff_Radio1_we, sm_"
"RxBuff_Radio2_addr, sm_RxBuff_Radio2_din, sm_RxBuff_Radio2_we, sm_RxBuff_Radi"
"o3_addr, sm_RxBuff_Radio3_din, sm_RxBuff_Radio3_we, sm_RxBuff_Radio4_addr, sm"
"_RxBuff_Radio4_din, sm_RxBuff_Radio4_we, sm_TxBuff_Radio1_addr, sm_TxBuff_Rad"
"io1_din, sm_TxBuff_Radio1_we, sm_TxBuff_Radio2_addr, sm_TxBuff_Radio2_din, sm"
"_TxBuff_Radio2_we, sm_TxBuff_Radio3_addr, sm_TxBuff_Radio3_din, sm_TxBuff_Rad"
"io3_we, sm_TxBuff_Radio4_addr, sm_TxBuff_Radio4_din, sm_TxBuff_Radio4_we] = p"
"lb_memmap(wrDBus, bankAddr, linearAddr, RNWReg, addrAck, sm_CaptureDone, sm_D"
"ebugRx1Buffers, sm_DebugRx2Buffers, sm_DebugRx3Buffers, sm_DebugRx4Buffers, s"
"m_RADIO1RXBUFF_RXEN, sm_RADIO1TXBUFF_TXEN, sm_RADIO2RXBUFF_RXEN, sm_RADIO2TXB"
"UFF_TXEN, sm_RADIO3RXBUFF_RXEN, sm_RADIO3TXBUFF_TXEN, sm_RADIO4RXBUFF_RXEN, s"
"m_RADIO4TXBUFF_TXEN, sm_StartCapture, sm_StartTx, sm_StopTx, sm_TransMode, sm"
"_TxDelay, sm_TxLength, sm_RxBuff_Radio1, sm_RxBuff_Radio2, sm_RxBuff_Radio3, "
"sm_RxBuff_Radio4, sm_TxBuff_Radio1, sm_TxBuff_Radio2, sm_TxBuff_Radio3, sm_Tx"
"Buff_Radio4)\n\n\n% connvert the input data to UFix_32_0 (the bus data type)"
"\n% 'From Register' blocks\n% sm_CaptureDone_bus = xfix({xlUnsigned, 32, 0}, "
"0);\nsm_CaptureDone_bus = xl_force(sm_CaptureDone, xlUnsigned, 0);\n\n% 'To R"
"egister' blocks\n\n% sm_DebugRx1Buffers_dout = xfix({xlUnsigned, 32, 0}, 0);"
"\nsm_DebugRx1Buffers_dout = xl_force(sm_DebugRx1Buffers, xlUnsigned, 0);\n\n%"
" sm_DebugRx2Buffers_dout = xfix({xlUnsigned, 32, 0}, 0);\nsm_DebugRx2Buffers_"
"dout = xl_force(sm_DebugRx2Buffers, xlUnsigned, 0);\n\n% sm_DebugRx3Buffers_d"
"out = xfix({xlUnsigned, 32, 0}, 0);\nsm_DebugRx3Buffers_dout = xl_force(sm_De"
"bugRx3Buffers, xlUnsigned, 0);\n\n% sm_DebugRx4Buffers_dout = xfix({xlUnsigne"
"d, 32, 0}, 0);\nsm_DebugRx4Buffers_dout = xl_force(sm_DebugRx4Buffers, xlUnsi"
"gned, 0);\n\n% sm_RADIO1RXBUFF_RXEN_dout = xfix({xlUnsigned, 32, 0}, 0);\nsm_"
"RADIO1RXBUFF_RXEN_dout = xl_force(sm_RADIO1RXBUFF_RXEN, xlUnsigned, 0);\n\n% "
"sm_RADIO1TXBUFF_TXEN_dout = xfix({xlUnsigned, 32, 0}, 0);\nsm_RADIO1TXBUFF_TX"
"EN_dout = xl_force(sm_RADIO1TXBUFF_TXEN, xlUnsigned, 0);\n\n% sm_RADIO2RXBUFF"
"_RXEN_dout = xfix({xlUnsigned, 32, 0}, 0);\nsm_RADIO2RXBUFF_RXEN_dout = xl_fo"
"rce(sm_RADIO2RXBUFF_RXEN, xlUnsigned, 0);\n\n% sm_RADIO2TXBUFF_TXEN_dout = xf"
"ix({xlUnsigned, 32, 0}, 0);\nsm_RADIO2TXBUFF_TXEN_dout = xl_force(sm_RADIO2TX"
"BUFF_TXEN, xlUnsigned, 0);\n\n% sm_RADIO3RXBUFF_RXEN_dout = xfix({xlUnsigned,"
" 32, 0}, 0);\nsm_RADIO3RXBUFF_RXEN_dout = xl_force(sm_RADIO3RXBUFF_RXEN, xlUn"
"signed, 0);\n\n% sm_RADIO3TXBUFF_TXEN_dout = xfix({xlUnsigned, 32, 0}, 0);\ns"
"m_RADIO3TXBUFF_TXEN_dout = xl_force(sm_RADIO3TXBUFF_TXEN, xlUnsigned, 0);\n\n"
"% sm_RADIO4RXBUFF_RXEN_dout = xfix({xlUnsigned, 32, 0}, 0);\nsm_RADIO4RXBUFF_"
"RXEN_dout = xl_force(sm_RADIO4RXBUFF_RXEN, xlUnsigned, 0);\n\n% sm_RADIO4TXBU"
"FF_TXEN_dout = xfix({xlUnsigned, 32, 0}, 0);\nsm_RADIO4TXBUFF_TXEN_dout = xl_"
"force(sm_RADIO4TXBUFF_TXEN, xlUnsigned, 0);\n\n% sm_StartCapture_dout = xfix("
"{xlUnsigned, 32, 0}, 0);\nsm_StartCapture_dout = xl_force(sm_StartCapture, xl"
"Unsigned, 0);\n\n% sm_StartTx_dout = xfix({xlUnsigned, 32, 0}, 0);\nsm_StartT"
"x_dout = xl_force(sm_StartTx, xlUnsigned, 0);\n\n% sm_StopTx_dout = xfix({xlU"
"nsigned, 32, 0}, 0);\nsm_StopTx_dout = xl_force(sm_StopTx, xlUnsigned, 0);\n"
"\n% sm_TransMode_dout = xfix({xlUnsigned, 32, 0}, 0);\nsm_TransMode_dout = xl"
"_force(sm_TransMode, xlUnsigned, 0);\n\n% sm_TxDelay_dout = xfix({xlUnsigned,"
" 32, 0}, 0);\nsm_TxDelay_dout = xl_force(sm_TxDelay, xlUnsigned, 0);\n\n% sm_"
"TxLength_dout = xfix({xlUnsigned, 32, 0}, 0);\nsm_TxLength_dout = xl_force(sm"
"_TxLength, xlUnsigned, 0);\n\n\n% 'From FIFO' blocks\n% 'To FIFO' blocks\n% '"
"Shared Memory' blocks\n% RxBuff_Radio1_bus = xfix({xlUnsigned, 32, 0}, 0);\ns"
"m_RxBuff_Radio1_bus = xl_force(sm_RxBuff_Radio1, xlUnsigned, 0);\n\n% RxBuff_"
"Radio2_bus = xfix({xlUnsigned, 32, 0}, 0);\nsm_RxBuff_Radio2_bus = xl_force(s"
"m_RxBuff_Radio2, xlUnsigned, 0);\n\n% RxBuff_Radio3_bus = xfix({xlUnsigned, 3"
"2, 0}, 0);\nsm_RxBuff_Radio3_bus = xl_force(sm_RxBuff_Radio3, xlUnsigned, 0);"
"\n\n% RxBuff_Radio4_bus = xfix({xlUnsigned, 32, 0}, 0);\nsm_RxBuff_Radio4_bus"
" = xl_force(sm_RxBuff_Radio4, xlUnsigned, 0);\n\n% TxBuff_Radio1_bus = xfix({"
"xlUnsigned, 32, 0}, 0);\nsm_TxBuff_Radio1_bus = xl_force(sm_TxBuff_Radio1, xl"
"Unsigned, 0);\n\n% TxBuff_Radio2_bus = xfix({xlUnsigned, 32, 0}, 0);\nsm_TxBu"
"ff_Radio2_bus = xl_force(sm_TxBuff_Radio2, xlUnsigned, 0);\n\n% TxBuff_Radio3"
"_bus = xfix({xlUnsigned, 32, 0}, 0);\nsm_TxBuff_Radio3_bus = xl_force(sm_TxBu"
"ff_Radio3, xlUnsigned, 0);\n\n% TxBuff_Radio4_bus = xfix({xlUnsigned, 32, 0},"
" 0);\nsm_TxBuff_Radio4_bus = xl_force(sm_TxBuff_Radio4, xlUnsigned, 0);\n\n\n"
"% 'dout' ports of 'From Register' blocks\n\n% registered register mux output"
"\npersistent reg_bank_out_reg; reg_bank_out_reg = xl_state(0, {xlUnsigned, 32"
", 0});\nreg_bank_out = reg_bank_out_reg;\n\nif linearAddr == 18\n    reg_bank"
"_out_reg = sm_CaptureDone_bus;\nelseif linearAddr == 0\n    reg_bank_out_reg "
"= sm_DebugRx1Buffers_dout;\nelseif linearAddr == 1\n    reg_bank_out_reg = sm"
"_DebugRx2Buffers_dout;\nelseif linearAddr == 2\n    reg_bank_out_reg = sm_Deb"
"ugRx3Buffers_dout;\nelseif linearAddr == 3\n    reg_bank_out_reg = sm_DebugRx"
"4Buffers_dout;\nelseif linearAddr == 4\n    reg_bank_out_reg = sm_RADIO1RXBUF"
"F_RXEN_dout;\nelseif linearAddr == 5\n    reg_bank_out_reg = sm_RADIO1TXBUFF_"
"TXEN_dout;\nelseif linearAddr == 6\n    reg_bank_out_reg = sm_RADIO2RXBUFF_RX"
"EN_dout;\nelseif linearAddr == 7\n    reg_bank_out_reg = sm_RADIO2TXBUFF_TXEN"
"_dout;\nelseif linearAddr == 8\n    reg_bank_out_reg = sm_RADIO3RXBUFF_RXEN_d"
"out;\nelseif linearAddr == 9\n    reg_bank_out_reg = sm_RADIO3TXBUFF_TXEN_dou"
"t;\nelseif linearAddr == 10\n    reg_bank_out_reg = sm_RADIO4RXBUFF_RXEN_dout"
";\nelseif linearAddr == 11\n    reg_bank_out_reg = sm_RADIO4TXBUFF_TXEN_dout;"
"\nelseif linearAddr == 12\n    reg_bank_out_reg = sm_StartCapture_dout;\nelse"
"if linearAddr == 13\n    reg_bank_out_reg = sm_StartTx_dout;\nelseif linearAd"
"dr == 14\n    reg_bank_out_reg = sm_StopTx_dout;\nelseif linearAddr == 15\n  "
"  reg_bank_out_reg = sm_TransMode_dout;\nelseif linearAddr == 16\n    reg_ban"
"k_out_reg = sm_TxDelay_dout;\nelseif linearAddr == 17\n    reg_bank_out_reg ="
" sm_TxLength_dout;\n\nend\n\n\n% 'From FIFO' and 'To FIFO' blocks\n\n\n\n\n\n"
"opCode = xl_concat(addrAck, RNWReg, bankAddr, linearAddr);\n\n% 'Shared Memor"
"y' blocks\n\nsm_RxBuff_Radio1_sel_value = xl_concat(xl_slice(linearAddr, ..."
"\n                                        xl_nbits(linearAddr) - 1, ...\n    "
"                                    14) ...\n                                "
"    );\nif sm_RxBuff_Radio1_sel_value == xfix({xlUnsigned, ...\n             "
"                           xl_nbits(linearAddr) - 14, ...\n                  "
"                      0}, ...\n                                        0);\n "
"   sm_RxBuff_Radio1_sel = true;\nelse\n    sm_RxBuff_Radio1_sel = false;\nend"
"\nsm_RxBuff_Radio2_sel_value = xl_concat(xl_slice(linearAddr, ...\n          "
"                              xl_nbits(linearAddr) - 1, ...\n                "
"                        14) ...\n                                    );\nif s"
"m_RxBuff_Radio2_sel_value == xfix({xlUnsigned, ...\n                         "
"               xl_nbits(linearAddr) - 14, ...\n                              "
"          0}, ...\n                                        1);\n    sm_RxBuff"
"_Radio2_sel = true;\nelse\n    sm_RxBuff_Radio2_sel = false;\nend\nsm_RxBuff_"
"Radio3_sel_value = xl_concat(xl_slice(linearAddr, ...\n                      "
"                  xl_nbits(linearAddr) - 1, ...\n                            "
"            14) ...\n                                    );\nif sm_RxBuff_Rad"
"io3_sel_value == xfix({xlUnsigned, ...\n                                     "
"   xl_nbits(linearAddr) - 14, ...\n                                        0}"
", ...\n                                        2);\n    sm_RxBuff_Radio3_sel "
"= true;\nelse\n    sm_RxBuff_Radio3_sel = false;\nend\nsm_RxBuff_Radio4_sel_v"
"alue = xl_concat(xl_slice(linearAddr, ...\n                                  "
"      xl_nbits(linearAddr) - 1, ...\n                                        "
"14) ...\n                                    );\nif sm_RxBuff_Radio4_sel_valu"
"e == xfix({xlUnsigned, ...\n                                        xl_nbits("
"linearAddr) - 14, ...\n                                        0}, ...\n     "
"                                   3);\n    sm_RxBuff_Radio4_sel = true;\nels"
"e\n    sm_RxBuff_Radio4_sel = false;\nend\nsm_TxBuff_Radio1_sel_value = xl_co"
"ncat(xl_slice(linearAddr, ...\n                                        xl_nbi"
"ts(linearAddr) - 1, ...\n                                        14) ...\n   "
"                                 );\nif sm_TxBuff_Radio1_sel_value == xfix({x"
"lUnsigned, ...\n                                        xl_nbits(linearAddr) "
"- 14, ...\n                                        0}, ...\n                 "
"                       4);\n    sm_TxBuff_Radio1_sel = true;\nelse\n    sm_Tx"
"Buff_Radio1_sel = false;\nend\nsm_TxBuff_Radio2_sel_value = xl_concat(xl_slic"
"e(linearAddr, ...\n                                        xl_nbits(linearAdd"
"r) - 1, ...\n                                        14) ...\n               "
"                     );\nif sm_TxBuff_Radio2_sel_value == xfix({xlUnsigned, ."
"..\n                                        xl_nbits(linearAddr) - 14, ...\n "
"                                       0}, ...\n                             "
"           5);\n    sm_TxBuff_Radio2_sel = true;\nelse\n    sm_TxBuff_Radio2_"
"sel = false;\nend\nsm_TxBuff_Radio3_sel_value = xl_concat(xl_slice(linearAddr"
", ...\n                                        xl_nbits(linearAddr) - 1, ..."
"\n                                        14) ...\n                          "
"          );\nif sm_TxBuff_Radio3_sel_value == xfix({xlUnsigned, ...\n       "
"                                 xl_nbits(linearAddr) - 14, ...\n            "
"                            0}, ...\n                                        "
"6);\n    sm_TxBuff_Radio3_sel = true;\nelse\n    sm_TxBuff_Radio3_sel = false"
";\nend\nsm_TxBuff_Radio4_sel_value = xl_concat(xl_slice(linearAddr, ...\n    "
"                                    xl_nbits(linearAddr) - 1, ...\n          "
"                              14) ...\n                                    );"
"\nif sm_TxBuff_Radio4_sel_value == xfix({xlUnsigned, ...\n                   "
"                     xl_nbits(linearAddr) - 14, ...\n                        "
"                0}, ...\n                                        7);\n    sm_"
"TxBuff_Radio4_sel = true;\nelse\n    sm_TxBuff_Radio4_sel = false;\nend\n\n\n"
"% registered Shared Memory mux output\npersistent ram_bank_out_reg; ram_bank_"
"out_reg = xl_state(0, {xlUnsigned, 32, 0});\nram_bank_out = ram_bank_out_reg;"
"\nif sm_RxBuff_Radio1_sel\n    ram_bank_out_reg = sm_RxBuff_Radio1_bus;\nelse"
"if sm_RxBuff_Radio2_sel\n    ram_bank_out_reg = sm_RxBuff_Radio2_bus;\nelseif"
" sm_RxBuff_Radio3_sel\n    ram_bank_out_reg = sm_RxBuff_Radio3_bus;\nelseif s"
"m_RxBuff_Radio4_sel\n    ram_bank_out_reg = sm_RxBuff_Radio4_bus;\nelseif sm_"
"TxBuff_Radio1_sel\n    ram_bank_out_reg = sm_TxBuff_Radio1_bus;\nelseif sm_Tx"
"Buff_Radio2_sel\n    ram_bank_out_reg = sm_TxBuff_Radio2_bus;\nelseif sm_TxBu"
"ff_Radio3_sel\n    ram_bank_out_reg = sm_TxBuff_Radio3_bus;\nelseif sm_TxBuff"
"_Radio4_sel\n    ram_bank_out_reg = sm_TxBuff_Radio4_bus;\nend\n\n% 'din' por"
"ts of 'Shared Memory' blocks\nsm_RxBuff_Radio1_din = xl_force(xl_slice(wrDBus"
", 32 - 1, 0), ...\n                                 xlUnsigned, ...\n        "
"                         0);\nsm_RxBuff_Radio2_din = xl_force(xl_slice(wrDBus"
", 32 - 1, 0), ...\n                                 xlUnsigned, ...\n        "
"                         0);\nsm_RxBuff_Radio3_din = xl_force(xl_slice(wrDBus"
", 32 - 1, 0), ...\n                                 xlUnsigned, ...\n        "
"                         0);\nsm_RxBuff_Radio4_din = xl_force(xl_slice(wrDBus"
", 32 - 1, 0), ...\n                                 xlUnsigned, ...\n        "
"                         0);\nsm_TxBuff_Radio1_din = xl_force(xl_slice(wrDBus"
", 32 - 1, 0), ...\n                                 xlUnsigned, ...\n        "
"                         0);\nsm_TxBuff_Radio2_din = xl_force(xl_slice(wrDBus"
", 32 - 1, 0), ...\n                                 xlUnsigned, ...\n        "
"                         0);\nsm_TxBuff_Radio3_din = xl_force(xl_slice(wrDBus"
", 32 - 1, 0), ...\n                                 xlUnsigned, ...\n        "
"                         0);\nsm_TxBuff_Radio4_din = xl_force(xl_slice(wrDBus"
", 32 - 1, 0), ...\n                                 xlUnsigned, ...\n        "
"                         0);\n\n\n% 'we' ports of 'Shared Memory' blocks\nper"
"sistent sm_RxBuff_Radio1_we_reg; sm_RxBuff_Radio1_we_reg = xl_state(false, {x"
"lBoolean});\nsm_RxBuff_Radio1_we = sm_RxBuff_Radio1_we_reg;\nopCode_sm_RxBuff"
"_Radio1 = xl_concat(addrAck, ...\n                                     RNWReg"
", ...\n                                     bankAddr, ...\n                  "
"                   xl_slice(linearAddr, ...\n                                "
"              xl_nbits(linearAddr) - 1, ...\n                                "
"              14) ...\n                                    );\nif opCode_sm_R"
"xBuff_Radio1 == xl_concat(xfix({xlUnsigned, 4, 0}, 8), ...\n                 "
"                        xfix({xlUnsigned, ...\n                              "
"                 xl_nbits(linearAddr) - 14, ...\n                            "
"                   0}, ...\n                                               0)"
" ...\n                                        );\n    sm_RxBuff_Radio1_we_reg"
" = true;\nelse\n    sm_RxBuff_Radio1_we_reg = false;\nend\npersistent sm_RxBu"
"ff_Radio2_we_reg; sm_RxBuff_Radio2_we_reg = xl_state(false, {xlBoolean});\nsm"
"_RxBuff_Radio2_we = sm_RxBuff_Radio2_we_reg;\nopCode_sm_RxBuff_Radio2 = xl_co"
"ncat(addrAck, ...\n                                     RNWReg, ...\n        "
"                             bankAddr, ...\n                                 "
"    xl_slice(linearAddr, ...\n                                              x"
"l_nbits(linearAddr) - 1, ...\n                                              1"
"4) ...\n                                    );\nif opCode_sm_RxBuff_Radio2 =="
" xl_concat(xfix({xlUnsigned, 4, 0}, 8), ...\n                                "
"         xfix({xlUnsigned, ...\n                                             "
"  xl_nbits(linearAddr) - 14, ...\n                                           "
"    0}, ...\n                                               1) ...\n         "
"                               );\n    sm_RxBuff_Radio2_we_reg = true;\nelse"
"\n    sm_RxBuff_Radio2_we_reg = false;\nend\npersistent sm_RxBuff_Radio3_we_r"
"eg; sm_RxBuff_Radio3_we_reg = xl_state(false, {xlBoolean});\nsm_RxBuff_Radio3"
"_we = sm_RxBuff_Radio3_we_reg;\nopCode_sm_RxBuff_Radio3 = xl_concat(addrAck, "
"...\n                                     RNWReg, ...\n                      "
"               bankAddr, ...\n                                     xl_slice(l"
"inearAddr, ...\n                                              xl_nbits(linear"
"Addr) - 1, ...\n                                              14) ...\n      "
"                              );\nif opCode_sm_RxBuff_Radio3 == xl_concat(xfi"
"x({xlUnsigned, 4, 0}, 8), ...\n                                         xfix("
"{xlUnsigned, ...\n                                               xl_nbits(lin"
"earAddr) - 14, ...\n                                               0}, ...\n "
"                                              2) ...\n                       "
"                 );\n    sm_RxBuff_Radio3_we_reg = true;\nelse\n    sm_RxBuff"
"_Radio3_we_reg = false;\nend\npersistent sm_RxBuff_Radio4_we_reg; sm_RxBuff_R"
"adio4_we_reg = xl_state(false, {xlBoolean});\nsm_RxBuff_Radio4_we = sm_RxBuff"
"_Radio4_we_reg;\nopCode_sm_RxBuff_Radio4 = xl_concat(addrAck, ...\n          "
"                           RNWReg, ...\n                                     "
"bankAddr, ...\n                                     xl_slice(linearAddr, ..."
"\n                                              xl_nbits(linearAddr) - 1, ..."
"\n                                              14) ...\n                    "
"                );\nif opCode_sm_RxBuff_Radio4 == xl_concat(xfix({xlUnsigned,"
" 4, 0}, 8), ...\n                                         xfix({xlUnsigned, ."
"..\n                                               xl_nbits(linearAddr) - 14,"
" ...\n                                               0}, ...\n               "
"                                3) ...\n                                     "
"   );\n    sm_RxBuff_Radio4_we_reg = true;\nelse\n    sm_RxBuff_Radio4_we_reg"
" = false;\nend\npersistent sm_TxBuff_Radio1_we_reg; sm_TxBuff_Radio1_we_reg ="
" xl_state(false, {xlBoolean});\nsm_TxBuff_Radio1_we = sm_TxBuff_Radio1_we_reg"
";\nopCode_sm_TxBuff_Radio1 = xl_concat(addrAck, ...\n                        "
"             RNWReg, ...\n                                     bankAddr, ..."
"\n                                     xl_slice(linearAddr, ...\n            "
"                                  xl_nbits(linearAddr) - 1, ...\n            "
"                                  14) ...\n                                  "
"  );\nif opCode_sm_TxBuff_Radio1 == xl_concat(xfix({xlUnsigned, 4, 0}, 8), .."
".\n                                         xfix({xlUnsigned, ...\n          "
"                                     xl_nbits(linearAddr) - 14, ...\n        "
"                                       0}, ...\n                             "
"                  4) ...\n                                        );\n    sm_"
"TxBuff_Radio1_we_reg = true;\nelse\n    sm_TxBuff_Radio1_we_reg = false;\nend"
"\npersistent sm_TxBuff_Radio2_we_reg; sm_TxBuff_Radio2_we_reg = xl_state(fals"
"e, {xlBoolean});\nsm_TxBuff_Radio2_we = sm_TxBuff_Radio2_we_reg;\nopCode_sm_T"
"xBuff_Radio2 = xl_concat(addrAck, ...\n                                     R"
"NWReg, ...\n                                     bankAddr, ...\n             "
"                        xl_slice(linearAddr, ...\n                           "
"                   xl_nbits(linearAddr) - 1, ...\n                           "
"                   14) ...\n                                    );\nif opCode"
"_sm_TxBuff_Radio2 == xl_concat(xfix({xlUnsigned, 4, 0}, 8), ...\n            "
"                             xfix({xlUnsigned, ...\n                         "
"                      xl_nbits(linearAddr) - 14, ...\n                       "
"                        0}, ...\n                                            "
"   5) ...\n                                        );\n    sm_TxBuff_Radio2_w"
"e_reg = true;\nelse\n    sm_TxBuff_Radio2_we_reg = false;\nend\npersistent sm"
"_TxBuff_Radio3_we_reg; sm_TxBuff_Radio3_we_reg = xl_state(false, {xlBoolean})"
";\nsm_TxBuff_Radio3_we = sm_TxBuff_Radio3_we_reg;\nopCode_sm_TxBuff_Radio3 = "
"xl_concat(addrAck, ...\n                                     RNWReg, ...\n   "
"                                  bankAddr, ...\n                            "
"         xl_slice(linearAddr, ...\n                                          "
"    xl_nbits(linearAddr) - 1, ...\n                                          "
"    14) ...\n                                    );\nif opCode_sm_TxBuff_Radi"
"o3 == xl_concat(xfix({xlUnsigned, 4, 0}, 8), ...\n                           "
"              xfix({xlUnsigned, ...\n                                        "
"       xl_nbits(linearAddr) - 14, ...\n                                      "
"         0}, ...\n                                               6) ...\n    "
"                                    );\n    sm_TxBuff_Radio3_we_reg = true;\n"
"else\n    sm_TxBuff_Radio3_we_reg = false;\nend\npersistent sm_TxBuff_Radio4_"
"we_reg; sm_TxBuff_Radio4_we_reg = xl_state(false, {xlBoolean});\nsm_TxBuff_Ra"
"dio4_we = sm_TxBuff_Radio4_we_reg;\nopCode_sm_TxBuff_Radio4 = xl_concat(addrA"
"ck, ...\n                                     RNWReg, ...\n                  "
"                   bankAddr, ...\n                                     xl_sli"
"ce(linearAddr, ...\n                                              xl_nbits(li"
"nearAddr) - 1, ...\n                                              14) ...\n  "
"                                  );\nif opCode_sm_TxBuff_Radio4 == xl_concat"
"(xfix({xlUnsigned, 4, 0}, 8), ...\n                                         x"
"fix({xlUnsigned, ...\n                                               xl_nbits"
"(linearAddr) - 14, ...\n                                               0}, .."
".\n                                               7) ...\n                   "
"                     );\n    sm_TxBuff_Radio4_we_reg = true;\nelse\n    sm_Tx"
"Buff_Radio4_we_reg = false;\nend\n\n\n% 'addr' ports of 'Shared Memory' block"
"s\npersistent sm_RxBuff_Radio1_addr_reg; \nsm_RxBuff_Radio1_addr_reg = xl_sta"
"te(0, {xlUnsigned, 14, 0});\nsm_RxBuff_Radio1_addr = sm_RxBuff_Radio1_addr_re"
"g;\nif addrAck == 1\n    sm_RxBuff_Radio1_addr_reg = xl_slice(linearAddr, 14,"
" 0);\nelse\n    sm_RxBuff_Radio1_addr_reg = sm_RxBuff_Radio1_addr_reg;\nend\n"
"persistent sm_RxBuff_Radio2_addr_reg; \nsm_RxBuff_Radio2_addr_reg = xl_state("
"0, {xlUnsigned, 14, 0});\nsm_RxBuff_Radio2_addr = sm_RxBuff_Radio2_addr_reg;"
"\nif addrAck == 1\n    sm_RxBuff_Radio2_addr_reg = xl_slice(linearAddr, 14, 0"
");\nelse\n    sm_RxBuff_Radio2_addr_reg = sm_RxBuff_Radio2_addr_reg;\nend\npe"
"rsistent sm_RxBuff_Radio3_addr_reg; \nsm_RxBuff_Radio3_addr_reg = xl_state(0,"
" {xlUnsigned, 14, 0});\nsm_RxBuff_Radio3_addr = sm_RxBuff_Radio3_addr_reg;\ni"
"f addrAck == 1\n    sm_RxBuff_Radio3_addr_reg = xl_slice(linearAddr, 14, 0);"
"\nelse\n    sm_RxBuff_Radio3_addr_reg = sm_RxBuff_Radio3_addr_reg;\nend\npers"
"istent sm_RxBuff_Radio4_addr_reg; \nsm_RxBuff_Radio4_addr_reg = xl_state(0, {"
"xlUnsigned, 14, 0});\nsm_RxBuff_Radio4_addr = sm_RxBuff_Radio4_addr_reg;\nif "
"addrAck == 1\n    sm_RxBuff_Radio4_addr_reg = xl_slice(linearAddr, 14, 0);\ne"
"lse\n    sm_RxBuff_Radio4_addr_reg = sm_RxBuff_Radio4_addr_reg;\nend\npersist"
"ent sm_TxBuff_Radio1_addr_reg; \nsm_TxBuff_Radio1_addr_reg = xl_state(0, {xlU"
"nsigned, 14, 0});\nsm_TxBuff_Radio1_addr = sm_TxBuff_Radio1_addr_reg;\nif add"
"rAck == 1\n    sm_TxBuff_Radio1_addr_reg = xl_slice(linearAddr, 14, 0);\nelse"
"\n    sm_TxBuff_Radio1_addr_reg = sm_TxBuff_Radio1_addr_reg;\nend\npersistent"
" sm_TxBuff_Radio2_addr_reg; \nsm_TxBuff_Radio2_addr_reg = xl_state(0, {xlUnsi"
"gned, 14, 0});\nsm_TxBuff_Radio2_addr = sm_TxBuff_Radio2_addr_reg;\nif addrAc"
"k == 1\n    sm_TxBuff_Radio2_addr_reg = xl_slice(linearAddr, 14, 0);\nelse\n "
"   sm_TxBuff_Radio2_addr_reg = sm_TxBuff_Radio2_addr_reg;\nend\npersistent sm"
"_TxBuff_Radio3_addr_reg; \nsm_TxBuff_Radio3_addr_reg = xl_state(0, {xlUnsigne"
"d, 14, 0});\nsm_TxBuff_Radio3_addr = sm_TxBuff_Radio3_addr_reg;\nif addrAck ="
"= 1\n    sm_TxBuff_Radio3_addr_reg = xl_slice(linearAddr, 14, 0);\nelse\n    "
"sm_TxBuff_Radio3_addr_reg = sm_TxBuff_Radio3_addr_reg;\nend\npersistent sm_Tx"
"Buff_Radio4_addr_reg; \nsm_TxBuff_Radio4_addr_reg = xl_state(0, {xlUnsigned, "
"14, 0});\nsm_TxBuff_Radio4_addr = sm_TxBuff_Radio4_addr_reg;\nif addrAck == 1"
"\n    sm_TxBuff_Radio4_addr_reg = xl_slice(linearAddr, 14, 0);\nelse\n    sm_"
"TxBuff_Radio4_addr_reg = sm_TxBuff_Radio4_addr_reg;\nend\n\n\n% 're' ports of"
" 'From FIFO' blocks\n\n\n% 'en' ports of 'To Register' blocks\nif opCode == x"
"l_concat(xfix({xlUnsigned, 4, 0}, 10), ...\n                       xfix({xlUn"
"signed, xl_nbits(linearAddr), 0}, 0))\n    sm_DebugRx1Buffers_en = true;\nels"
"e\n    sm_DebugRx1Buffers_en = false;\nend\nif opCode == xl_concat(xfix({xlUn"
"signed, 4, 0}, 10), ...\n                       xfix({xlUnsigned, xl_nbits(li"
"nearAddr), 0}, 1))\n    sm_DebugRx2Buffers_en = true;\nelse\n    sm_DebugRx2B"
"uffers_en = false;\nend\nif opCode == xl_concat(xfix({xlUnsigned, 4, 0}, 10),"
" ...\n                       xfix({xlUnsigned, xl_nbits(linearAddr), 0}, 2))"
"\n    sm_DebugRx3Buffers_en = true;\nelse\n    sm_DebugRx3Buffers_en = false;"
"\nend\nif opCode == xl_concat(xfix({xlUnsigned, 4, 0}, 10), ...\n            "
"           xfix({xlUnsigned, xl_nbits(linearAddr), 0}, 3))\n    sm_DebugRx4Bu"
"ffers_en = true;\nelse\n    sm_DebugRx4Buffers_en = false;\nend\nif opCode =="
" xl_concat(xfix({xlUnsigned, 4, 0}, 10), ...\n                       xfix({xl"
"Unsigned, xl_nbits(linearAddr), 0}, 4))\n    sm_RADIO1RXBUFF_RXEN_en = true;"
"\nelse\n    sm_RADIO1RXBUFF_RXEN_en = false;\nend\nif opCode == xl_concat(xfi"
"x({xlUnsigned, 4, 0}, 10), ...\n                       xfix({xlUnsigned, xl_n"
"bits(linearAddr), 0}, 5))\n    sm_RADIO1TXBUFF_TXEN_en = true;\nelse\n    sm_"
"RADIO1TXBUFF_TXEN_en = false;\nend\nif opCode == xl_concat(xfix({xlUnsigned, "
"4, 0}, 10), ...\n                       xfix({xlUnsigned, xl_nbits(linearAddr"
"), 0}, 6))\n    sm_RADIO2RXBUFF_RXEN_en = true;\nelse\n    sm_RADIO2RXBUFF_RX"
"EN_en = false;\nend\nif opCode == xl_concat(xfix({xlUnsigned, 4, 0}, 10), ..."
"\n                       xfix({xlUnsigned, xl_nbits(linearAddr), 0}, 7))\n   "
" sm_RADIO2TXBUFF_TXEN_en = true;\nelse\n    sm_RADIO2TXBUFF_TXEN_en = false;"
"\nend\nif opCode == xl_concat(xfix({xlUnsigned, 4, 0}, 10), ...\n            "
"           xfix({xlUnsigned, xl_nbits(linearAddr), 0}, 8))\n    sm_RADIO3RXBU"
"FF_RXEN_en = true;\nelse\n    sm_RADIO3RXBUFF_RXEN_en = false;\nend\nif opCod"
"e == xl_concat(xfix({xlUnsigned, 4, 0}, 10), ...\n                       xfix"
"({xlUnsigned, xl_nbits(linearAddr), 0}, 9))\n    sm_RADIO3TXBUFF_TXEN_en = tr"
"ue;\nelse\n    sm_RADIO3TXBUFF_TXEN_en = false;\nend\nif opCode == xl_concat("
"xfix({xlUnsigned, 4, 0}, 10), ...\n                       xfix({xlUnsigned, x"
"l_nbits(linearAddr), 0}, 10))\n    sm_RADIO4RXBUFF_RXEN_en = true;\nelse\n   "
" sm_RADIO4RXBUFF_RXEN_en = false;\nend\nif opCode == xl_concat(xfix({xlUnsign"
"ed, 4, 0}, 10), ...\n                       xfix({xlUnsigned, xl_nbits(linear"
"Addr), 0}, 11))\n    sm_RADIO4TXBUFF_TXEN_en = true;\nelse\n    sm_RADIO4TXBU"
"FF_TXEN_en = false;\nend\nif opCode == xl_concat(xfix({xlUnsigned, 4, 0}, 10)"
", ...\n                       xfix({xlUnsigned, xl_nbits(linearAddr), 0}, 12)"
")\n    sm_StartCapture_en = true;\nelse\n    sm_StartCapture_en = false;\nend"
"\nif opCode == xl_concat(xfix({xlUnsigned, 4, 0}, 10), ...\n                 "
"      xfix({xlUnsigned, xl_nbits(linearAddr), 0}, 13))\n    sm_StartTx_en = t"
"rue;\nelse\n    sm_StartTx_en = false;\nend\nif opCode == xl_concat(xfix({xlU"
"nsigned, 4, 0}, 10), ...\n                       xfix({xlUnsigned, xl_nbits(l"
"inearAddr), 0}, 14))\n    sm_StopTx_en = true;\nelse\n    sm_StopTx_en = fals"
"e;\nend\nif opCode == xl_concat(xfix({xlUnsigned, 4, 0}, 10), ...\n          "
"             xfix({xlUnsigned, xl_nbits(linearAddr), 0}, 15))\n    sm_TransMo"
"de_en = true;\nelse\n    sm_TransMode_en = false;\nend\nif opCode == xl_conca"
"t(xfix({xlUnsigned, 4, 0}, 10), ...\n                       xfix({xlUnsigned,"
" xl_nbits(linearAddr), 0}, 16))\n    sm_TxDelay_en = true;\nelse\n    sm_TxDe"
"lay_en = false;\nend\nif opCode == xl_concat(xfix({xlUnsigned, 4, 0}, 10), .."
".\n                       xfix({xlUnsigned, xl_nbits(linearAddr), 0}, 17))\n "
"   sm_TxLength_en = true;\nelse\n    sm_TxLength_en = false;\nend\n\n\n% 'din"
"' ports of 'To FIFO' blocks\n\n\n% 'we' ports of 'To FIFO' blocks\n\n\n% 'din"
"' ports of 'To Register' blocks\nsm_DebugRx1Buffers_din = xl_force(xl_slice(w"
"rDBus, 1 - 1, 0), ...\n                                 xlUnsigned, ...\n    "
"                             0);\nsm_DebugRx2Buffers_din = xl_force(xl_slice("
"wrDBus, 1 - 1, 0), ...\n                                 xlUnsigned, ...\n   "
"                              0);\nsm_DebugRx3Buffers_din = xl_force(xl_slice"
"(wrDBus, 1 - 1, 0), ...\n                                 xlUnsigned, ...\n  "
"                               0);\nsm_DebugRx4Buffers_din = xl_force(xl_slic"
"e(wrDBus, 1 - 1, 0), ...\n                                 xlUnsigned, ...\n "
"                                0);\nsm_RADIO1RXBUFF_RXEN_din = xl_force(xl_s"
"lice(wrDBus, 1 - 1, 0), ...\n                                 xlUnsigned, ..."
"\n                                 0);\nsm_RADIO1TXBUFF_TXEN_din = xl_force(x"
"l_slice(wrDBus, 1 - 1, 0), ...\n                                 xlUnsigned, "
"...\n                                 0);\nsm_RADIO2RXBUFF_RXEN_din = xl_forc"
"e(xl_slice(wrDBus, 1 - 1, 0), ...\n                                 xlUnsigne"
"d, ...\n                                 0);\nsm_RADIO2TXBUFF_TXEN_din = xl_f"
"orce(xl_slice(wrDBus, 1 - 1, 0), ...\n                                 xlUnsi"
"gned, ...\n                                 0);\nsm_RADIO3RXBUFF_RXEN_din = x"
"l_force(xl_slice(wrDBus, 1 - 1, 0), ...\n                                 xlU"
"nsigned, ...\n                                 0);\nsm_RADIO3TXBUFF_TXEN_din "
"= xl_force(xl_slice(wrDBus, 1 - 1, 0), ...\n                                 "
"xlUnsigned, ...\n                                 0);\nsm_RADIO4RXBUFF_RXEN_d"
"in = xl_force(xl_slice(wrDBus, 1 - 1, 0), ...\n                              "
"   xlUnsigned, ...\n                                 0);\nsm_RADIO4TXBUFF_TXE"
"N_din = xl_force(xl_slice(wrDBus, 1 - 1, 0), ...\n                           "
"      xlUnsigned, ...\n                                 0);\nsm_StartCapture_"
"din = xl_force(xl_slice(wrDBus, 1 - 1, 0), ...\n                             "
"    xlUnsigned, ...\n                                 0);\nsm_StartTx_din = x"
"l_force(xl_slice(wrDBus, 1 - 1, 0), ...\n                                 xlU"
"nsigned, ...\n                                 0);\nsm_StopTx_din = xl_force("
"xl_slice(wrDBus, 1 - 1, 0), ...\n                                 xlUnsigned,"
" ...\n                                 0);\nsm_TransMode_din = xl_force(xl_sl"
"ice(wrDBus, 1 - 1, 0), ...\n                                 xlUnsigned, ..."
"\n                                 0);\nsm_TxDelay_din = xl_force(xl_slice(wr"
"DBus, 14 - 1, 0), ...\n                                 xlUnsigned, ...\n    "
"                             0);\nsm_TxLength_din = xl_force(xl_slice(wrDBus,"
" 14 - 1, 0), ...\n                                 xlUnsigned, ...\n         "
"                        0);\n\n\npersistent read_bank_out_reg; read_bank_out_"
"reg = xl_state(0, {xlUnsigned, 32, 0});\nread_bank_out = read_bank_out_reg;\n"
"\npersistent bankAddr_reg; bankAddr_reg = xl_state(0, bankAddr);\n\nif bankAd"
"dr_reg == 0\n    % Bank 0: Shared Memories\n    read_bank_out_reg = ram_bank_"
"out;\nelseif bankAddr_reg == 1\n    % Bank 1: From/To FIFOs\n    read_bank_ou"
"t_reg =  0;\nelseif bankAddr_reg == 2\n    % Bank 2: From/To Registers\n    r"
"ead_bank_out_reg = reg_bank_out;\nelseif bankAddr_reg == 3\n    % Bank 3: Con"
"figuration Registers\n    read_bank_out_reg = 0;\nend\n\nbankAddr_reg = bankA"
"ddr;\n"
	  suppress_output	  "1"
	  defparams		  "{}"
	  hide_port_list	  "{}"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "mcode"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "170,300,1,1,white,blue,0,1474cac8,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 170 170 0 ],[0 0 300 300 ],[0.77 0.82 0.91]);\npatch([40 12 52 12 "
"40 85 97 109 157 119 83 57 97 57 83 119 157 109 97 85 40 ],[83 111 151 191 21"
"9 219 207 219 219 181 217 191 151 111 85 121 83 83 95 83 83 ],[0.98 0.96 0.92"
"]);\nplot([0 170 170 0 0 ],[0 0 300 300 0 ]);\nfprintf('','COMMENT: end icon "
"graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_lab"
"el('input',1,'wrDBus');\ncolor('black');port_label('input',2,'bankAddr');\nco"
"lor('black');port_label('input',3,'linearAddr');\ncolor('black');port_label('"
"input',4,'RNWReg');\ncolor('black');port_label('input',5,'addrAck');\ncolor('"
"black');port_label('input',6,'sm_CaptureDone');\ncolor('black');port_label('i"
"nput',7,'sm_DebugRx1Buffers');\ncolor('black');port_label('input',8,'sm_Debug"
"Rx2Buffers');\ncolor('black');port_label('input',9,'sm_DebugRx3Buffers');\nco"
"lor('black');port_label('input',10,'sm_DebugRx4Buffers');\ncolor('black');por"
"t_label('input',11,'sm_RADIO1RXBUFF_RXEN');\ncolor('black');port_label('input"
"',12,'sm_RADIO1TXBUFF_TXEN');\ncolor('black');port_label('input',13,'sm_RADIO"
"2RXBUFF_RXEN');\ncolor('black');port_label('input',14,'sm_RADIO2TXBUFF_TXEN')"
";\ncolor('black');port_label('input',15,'sm_RADIO3RXBUFF_RXEN');\ncolor('blac"
"k');port_label('input',16,'sm_RADIO3TXBUFF_TXEN');\ncolor('black');port_label"
"('input',17,'sm_RADIO4RXBUFF_RXEN');\ncolor('black');port_label('input',18,'s"
"m_RADIO4TXBUFF_TXEN');\ncolor('black');port_label('input',19,'sm_StartCapture"
"');\ncolor('black');port_label('input',20,'sm_StartTx');\ncolor('black');port"
"_label('input',21,'sm_StopTx');\ncolor('black');port_label('input',22,'sm_Tra"
"nsMode');\ncolor('black');port_label('input',23,'sm_TxDelay');\ncolor('black'"
");port_label('input',24,'sm_TxLength');\ncolor('black');port_label('input',25"
",'sm_RxBuff_Radio1');\ncolor('black');port_label('input',26,'sm_RxBuff_Radio2"
"');\ncolor('black');port_label('input',27,'sm_RxBuff_Radio3');\ncolor('black'"
");port_label('input',28,'sm_RxBuff_Radio4');\ncolor('black');port_label('inpu"
"t',29,'sm_TxBuff_Radio1');\ncolor('black');port_label('input',30,'sm_TxBuff_R"
"adio2');\ncolor('black');port_label('input',31,'sm_TxBuff_Radio3');\ncolor('b"
"lack');port_label('input',32,'sm_TxBuff_Radio4');\ncolor('black');port_label("
"'output',1,'read_bank_out');\ncolor('black');port_label('output',2,'sm_DebugR"
"x1Buffers_din');\ncolor('black');port_label('output',3,'sm_DebugRx1Buffers_en"
"');\ncolor('black');port_label('output',4,'sm_DebugRx2Buffers_din');\ncolor('"
"black');port_label('output',5,'sm_DebugRx2Buffers_en');\ncolor('black');port_"
"label('output',6,'sm_DebugRx3Buffers_din');\ncolor('black');port_label('outpu"
"t',7,'sm_DebugRx3Buffers_en');\ncolor('black');port_label('output',8,'sm_Debu"
"gRx4Buffers_din');\ncolor('black');port_label('output',9,'sm_DebugRx4Buffers_"
"en');\ncolor('black');port_label('output',10,'sm_RADIO1RXBUFF_RXEN_din');\nco"
"lor('black');port_label('output',11,'sm_RADIO1RXBUFF_RXEN_en');\ncolor('black"
"');port_label('output',12,'sm_RADIO1TXBUFF_TXEN_din');\ncolor('black');port_l"
"abel('output',13,'sm_RADIO1TXBUFF_TXEN_en');\ncolor('black');port_label('outp"
"ut',14,'sm_RADIO2RXBUFF_RXEN_din');\ncolor('black');port_label('output',15,'s"
"m_RADIO2RXBUFF_RXEN_en');\ncolor('black');port_label('output',16,'sm_RADIO2TX"
"BUFF_TXEN_din');\ncolor('black');port_label('output',17,'sm_RADIO2TXBUFF_TXEN"
"_en');\ncolor('black');port_label('output',18,'sm_RADIO3RXBUFF_RXEN_din');\nc"
"olor('black');port_label('output',19,'sm_RADIO3RXBUFF_RXEN_en');\ncolor('blac"
"k');port_label('output',20,'sm_RADIO3TXBUFF_TXEN_din');\ncolor('black');port_"
"label('output',21,'sm_RADIO3TXBUFF_TXEN_en');\ncolor('black');port_label('out"
"put',22,'sm_RADIO4RXBUFF_RXEN_din');\ncolor('black');port_label('output',23,'"
"sm_RADIO4RXBUFF_RXEN_en');\ncolor('black');port_label('output',24,'sm_RADIO4T"
"XBUFF_TXEN_din');\ncolor('black');port_label('output',25,'sm_RADIO4TXBUFF_TXE"
"N_en');\ncolor('black');port_label('output',26,'sm_StartCapture_din');\ncolor"
"('black');port_label('output',27,'sm_StartCapture_en');\ncolor('black');port_"
"label('output',28,'sm_StartTx_din');\ncolor('black');port_label('output',29,'"
"sm_StartTx_en');\ncolor('black');port_label('output',30,'sm_StopTx_din');\nco"
"lor('black');port_label('output',31,'sm_StopTx_en');\ncolor('black');port_lab"
"el('output',32,'sm_TransMode_din');\ncolor('black');port_label('output',33,'s"
"m_TransMode_en');\ncolor('black');port_label('output',34,'sm_TxDelay_din');\n"
"color('black');port_label('output',35,'sm_TxDelay_en');\ncolor('black');port_"
"label('output',36,'sm_TxLength_din');\ncolor('black');port_label('output',37,"
"'sm_TxLength_en');\ncolor('black');port_label('output',38,'sm_RxBuff_Radio1_a"
"ddr');\ncolor('black');port_label('output',39,'sm_RxBuff_Radio1_din');\ncolor"
"('black');port_label('output',40,'sm_RxBuff_Radio1_we');\ncolor('black');port"
"_label('output',41,'sm_RxBuff_Radio2_addr');\ncolor('black');port_label('outp"
"ut',42,'sm_RxBuff_Radio2_din');\ncolor('black');port_label('output',43,'sm_Rx"
"Buff_Radio2_we');\ncolor('black');port_label('output',44,'sm_RxBuff_Radio3_ad"
"dr');\ncolor('black');port_label('output',45,'sm_RxBuff_Radio3_din');\ncolor("
"'black');port_label('output',46,'sm_RxBuff_Radio3_we');\ncolor('black');port_"
"label('output',47,'sm_RxBuff_Radio4_addr');\ncolor('black');port_label('outpu"
"t',48,'sm_RxBuff_Radio4_din');\ncolor('black');port_label('output',49,'sm_RxB"
"uff_Radio4_we');\ncolor('black');port_label('output',50,'sm_TxBuff_Radio1_add"
"r');\ncolor('black');port_label('output',51,'sm_TxBuff_Radio1_din');\ncolor('"
"black');port_label('output',52,'sm_TxBuff_Radio1_we');\ncolor('black');port_l"
"abel('output',53,'sm_TxBuff_Radio2_addr');\ncolor('black');port_label('output"
"',54,'sm_TxBuff_Radio2_din');\ncolor('black');port_label('output',55,'sm_TxBu"
"ff_Radio2_we');\ncolor('black');port_label('output',56,'sm_TxBuff_Radio3_addr"
"');\ncolor('black');port_label('output',57,'sm_TxBuff_Radio3_din');\ncolor('b"
"lack');port_label('output',58,'sm_TxBuff_Radio3_we');\ncolor('black');port_la"
"bel('output',59,'sm_TxBuff_Radio4_addr');\ncolor('black');port_label('output'"
",60,'sm_TxBuff_Radio4_din');\ncolor('black');port_label('output',61,'sm_TxBuf"
"f_Radio4_we');\ncolor('black');disp('\\bf{xlmax}','texmode','on');\nfprintf('"
"','COMMENT: end icon text');\n"
	  Port {
	    PortNumber		    1
	    Name		    "rdData"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    2
	    Name		    "DebugRx1Buffers_din"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    3
	    Name		    "DebugRx1Buffers_en"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    4
	    Name		    "DebugRx2Buffers_din"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    5
	    Name		    "DebugRx2Buffers_en"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    6
	    Name		    "DebugRx3Buffers_din"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    7
	    Name		    "DebugRx3Buffers_en"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    8
	    Name		    "DebugRx4Buffers_din"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    9
	    Name		    "DebugRx4Buffers_en"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    10
	    Name		    "RADIO1RXBUFF_RXEN_din"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    11
	    Name		    "RADIO1RXBUFF_RXEN_en"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    12
	    Name		    "RADIO1TXBUFF_TXEN_din"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    13
	    Name		    "RADIO1TXBUFF_TXEN_en"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    14
	    Name		    "RADIO2RXBUFF_RXEN_din"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    15
	    Name		    "RADIO2RXBUFF_RXEN_en"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    16
	    Name		    "RADIO2TXBUFF_TXEN_din"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    17
	    Name		    "RADIO2TXBUFF_TXEN_en"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    18
	    Name		    "RADIO3RXBUFF_RXEN_din"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    19
	    Name		    "RADIO3RXBUFF_RXEN_en"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    20
	    Name		    "RADIO3TXBUFF_TXEN_din"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    21
	    Name		    "RADIO3TXBUFF_TXEN_en"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    22
	    Name		    "RADIO4RXBUFF_RXEN_din"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    23
	    Name		    "RADIO4RXBUFF_RXEN_en"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    24
	    Name		    "RADIO4TXBUFF_TXEN_din"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    25
	    Name		    "RADIO4TXBUFF_TXEN_en"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    26
	    Name		    "StartCapture_din"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    27
	    Name		    "StartCapture_en"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    28
	    Name		    "StartTx_din"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    29
	    Name		    "StartTx_en"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    30
	    Name		    "StopTx_din"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    31
	    Name		    "StopTx_en"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    32
	    Name		    "TransMode_din"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    33
	    Name		    "TransMode_en"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    34
	    Name		    "TxDelay_din"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    35
	    Name		    "TxDelay_en"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    36
	    Name		    "TxLength_din"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    37
	    Name		    "TxLength_en"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    38
	    Name		    "RxBuff_Radio1_addr"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    39
	    Name		    "RxBuff_Radio1_din"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    40
	    Name		    "RxBuff_Radio1_we"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    41
	    Name		    "RxBuff_Radio2_addr"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    42
	    Name		    "RxBuff_Radio2_din"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    43
	    Name		    "RxBuff_Radio2_we"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    44
	    Name		    "RxBuff_Radio3_addr"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    45
	    Name		    "RxBuff_Radio3_din"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    46
	    Name		    "RxBuff_Radio3_we"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    47
	    Name		    "RxBuff_Radio4_addr"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    48
	    Name		    "RxBuff_Radio4_din"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    49
	    Name		    "RxBuff_Radio4_we"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    50
	    Name		    "TxBuff_Radio1_addr"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    51
	    Name		    "TxBuff_Radio1_din"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    52
	    Name		    "TxBuff_Radio1_we"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    53
	    Name		    "TxBuff_Radio2_addr"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    54
	    Name		    "TxBuff_Radio2_din"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    55
	    Name		    "TxBuff_Radio2_we"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    56
	    Name		    "TxBuff_Radio3_addr"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    57
	    Name		    "TxBuff_Radio3_din"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    58
	    Name		    "TxBuff_Radio3_we"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    59
	    Name		    "TxBuff_Radio4_addr"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    60
	    Name		    "TxBuff_Radio4_din"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    61
	    Name		    "TxBuff_Radio4_we"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "sg_plb_addrpref"
	  Ports			  [1, 1]
	  Position		  [110, 1315, 175, 1335]
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type "
"Simulink integer, double and fixed point to  Xilinx fixed point type.<P><P>Ha"
"rdware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Unsigned"
	  n_bits		  "11"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "xlGetSimulinkPeriod(gcb)"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  sginterface		  "{'Xilinx'=>{'jtaghwcosim'=>{'non_memory_map"
"ped_port'=>'sg_plb_addrpref'}},'iopad'=>{'constraint'=>'#'}}"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "65,20,1,1,white,yellow,0,bc55d28f,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 65 65 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\npatch([27 24 29 24 27 3"
"2 33 34 40 36 32 29 34 29 32 36 40 34 33 32 27 ],[2 5 10 15 18 18 17 18 18 14"
" 18 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 65 65 0 0 ],[0 0 20 2"
"0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begi"
"n icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In "
"','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','C"
"OMMENT: end icon text');\n"
	  Port {
	    PortNumber		    1
	    Name		    "addrPref"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Line {
	  Name			  "Sl_addrAck"
	  SrcBlock		  "plb_decode"
	  SrcPort		  2
	  Points		  [0, 0]
	  Branch {
	    Labels		    [1, 0]
	    Points		    [5, 0; 0, 285]
	    DstBlock		    "plb_memmap"
	    DstPort		    5
	  }
	  Branch {
	    Labels		    [0, 0]
	    Points		    [30, 0; 0, -930]
	    DstBlock		    "Sl_addrAck"
	    DstPort		    1
	  }
	}
	Line {
	  Name			  "Sl_wrDAck"
	  SrcBlock		  "plb_decode"
	  SrcPort		  4
	  Points		  [0, 0]
	  Branch {
	    Labels		    [1, 0]
	    Points		    [30, 0; 0, -745]
	    DstBlock		    "Sl_wrDAck"
	    DstPort		    1
	  }
	  Branch {
	    Labels		    [0, 0]
	    Points		    [30, 0; 0, -465]
	    DstBlock		    "Sl_wrComp"
	    DstPort		    1
	  }
	}
	Line {
	  Name			  "TxBuff_Radio4_we"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_memmap"
	  SrcPort		  61
	  Points		  [5, 0; 0, 1145]
	  DstBlock		  "Shared Memory7"
	  DstPort		  3
	}
	Line {
	  Name			  "TxBuff_Radio4_din"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_memmap"
	  SrcPort		  60
	  Points		  [5, 0; 0, 1120]
	  DstBlock		  "Shared Memory7"
	  DstPort		  2
	}
	Line {
	  Name			  "TxBuff_Radio4_addr"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_memmap"
	  SrcPort		  59
	  Points		  [5, 0; 0, 1095]
	  DstBlock		  "Shared Memory7"
	  DstPort		  1
	}
	Line {
	  Name			  "TxBuff_Radio3_we"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_memmap"
	  SrcPort		  58
	  Points		  [5, 0; 0, 1040]
	  DstBlock		  "Shared Memory6"
	  DstPort		  3
	}
	Line {
	  Name			  "TxBuff_Radio3_din"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_memmap"
	  SrcPort		  57
	  Points		  [5, 0; 0, 1015]
	  DstBlock		  "Shared Memory6"
	  DstPort		  2
	}
	Line {
	  Name			  "TxBuff_Radio3_addr"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_memmap"
	  SrcPort		  56
	  Points		  [5, 0; 0, 990]
	  DstBlock		  "Shared Memory6"
	  DstPort		  1
	}
	Line {
	  Name			  "TxBuff_Radio2_we"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_memmap"
	  SrcPort		  55
	  Points		  [5, 0; 0, 935]
	  DstBlock		  "Shared Memory5"
	  DstPort		  3
	}
	Line {
	  Name			  "TxBuff_Radio2_din"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_memmap"
	  SrcPort		  54
	  Points		  [5, 0; 0, 910]
	  DstBlock		  "Shared Memory5"
	  DstPort		  2
	}
	Line {
	  Name			  "TxBuff_Radio2_addr"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_memmap"
	  SrcPort		  53
	  Points		  [5, 0; 0, 885]
	  DstBlock		  "Shared Memory5"
	  DstPort		  1
	}
	Line {
	  Name			  "TxBuff_Radio1_we"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_memmap"
	  SrcPort		  52
	  Points		  [5, 0; 0, 830]
	  DstBlock		  "Shared Memory4"
	  DstPort		  3
	}
	Line {
	  Name			  "TxBuff_Radio1_din"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_memmap"
	  SrcPort		  51
	  Points		  [5, 0; 0, 805]
	  DstBlock		  "Shared Memory4"
	  DstPort		  2
	}
	Line {
	  Name			  "TxBuff_Radio1_addr"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_memmap"
	  SrcPort		  50
	  Points		  [5, 0; 0, 780]
	  DstBlock		  "Shared Memory4"
	  DstPort		  1
	}
	Line {
	  Name			  "RxBuff_Radio4_we"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_memmap"
	  SrcPort		  49
	  Points		  [5, 0; 0, 720]
	  DstBlock		  "Shared Memory3"
	  DstPort		  3
	}
	Line {
	  Name			  "RxBuff_Radio4_din"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_memmap"
	  SrcPort		  48
	  Points		  [5, 0; 0, 695]
	  DstBlock		  "Shared Memory3"
	  DstPort		  2
	}
	Line {
	  Name			  "RxBuff_Radio4_addr"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_memmap"
	  SrcPort		  47
	  Points		  [5, 0; 0, 670]
	  DstBlock		  "Shared Memory3"
	  DstPort		  1
	}
	Line {
	  Name			  "RxBuff_Radio3_we"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_memmap"
	  SrcPort		  46
	  Points		  [5, 0; 0, 615]
	  DstBlock		  "Shared Memory2"
	  DstPort		  3
	}
	Line {
	  Name			  "RxBuff_Radio3_din"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_memmap"
	  SrcPort		  45
	  Points		  [5, 0; 0, 590]
	  DstBlock		  "Shared Memory2"
	  DstPort		  2
	}
	Line {
	  Name			  "RxBuff_Radio3_addr"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_memmap"
	  SrcPort		  44
	  Points		  [5, 0; 0, 565]
	  DstBlock		  "Shared Memory2"
	  DstPort		  1
	}
	Line {
	  Name			  "RxBuff_Radio2_we"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_memmap"
	  SrcPort		  43
	  Points		  [5, 0; 0, 510]
	  DstBlock		  "Shared Memory1"
	  DstPort		  3
	}
	Line {
	  Name			  "RxBuff_Radio2_din"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_memmap"
	  SrcPort		  42
	  Points		  [5, 0; 0, 485]
	  DstBlock		  "Shared Memory1"
	  DstPort		  2
	}
	Line {
	  Name			  "RxBuff_Radio2_addr"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_memmap"
	  SrcPort		  41
	  Points		  [5, 0; 0, 460]
	  DstBlock		  "Shared Memory1"
	  DstPort		  1
	}
	Line {
	  Name			  "RxBuff_Radio1_we"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_memmap"
	  SrcPort		  40
	  Points		  [5, 0; 0, 405]
	  DstBlock		  "Shared Memory"
	  DstPort		  3
	}
	Line {
	  Name			  "RxBuff_Radio1_din"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_memmap"
	  SrcPort		  39
	  Points		  [5, 0; 0, 380]
	  DstBlock		  "Shared Memory"
	  DstPort		  2
	}
	Line {
	  Name			  "RxBuff_Radio1_addr"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_memmap"
	  SrcPort		  38
	  Points		  [10, 0]
	  DstBlock		  "Shared Memory"
	  DstPort		  1
	}
	Line {
	  Name			  "TxLength_en"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_memmap"
	  SrcPort		  37
	  Points		  [15, 0; 0, 300]
	  DstBlock		  "To Register17"
	  DstPort		  2
	}
	Line {
	  Name			  "TxLength_din"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_memmap"
	  SrcPort		  36
	  Points		  [15, 0; 0, 275]
	  DstBlock		  "To Register17"
	  DstPort		  1
	}
	Line {
	  Name			  "TxDelay_en"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_memmap"
	  SrcPort		  35
	  Points		  [15, 0; 0, 220]
	  DstBlock		  "To Register16"
	  DstPort		  2
	}
	Line {
	  Name			  "TxDelay_din"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_memmap"
	  SrcPort		  34
	  Points		  [15, 0; 0, 195]
	  DstBlock		  "To Register16"
	  DstPort		  1
	}
	Line {
	  Name			  "TransMode_en"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_memmap"
	  SrcPort		  33
	  Points		  [15, 0; 0, 145]
	  DstBlock		  "To Register15"
	  DstPort		  2
	}
	Line {
	  Name			  "TransMode_din"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_memmap"
	  SrcPort		  32
	  Points		  [15, 0; 0, 120]
	  DstBlock		  "To Register15"
	  DstPort		  1
	}
	Line {
	  Name			  "StopTx_en"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_memmap"
	  SrcPort		  31
	  Points		  [15, 0; 0, 70]
	  DstBlock		  "To Register14"
	  DstPort		  2
	}
	Line {
	  Name			  "StopTx_din"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_memmap"
	  SrcPort		  30
	  Points		  [20, 0]
	  DstBlock		  "To Register14"
	  DstPort		  1
	}
	Line {
	  Name			  "StartTx_en"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_memmap"
	  SrcPort		  29
	  Points		  [20, 0]
	  DstBlock		  "To Register13"
	  DstPort		  2
	}
	Line {
	  Name			  "StartTx_din"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_memmap"
	  SrcPort		  28
	  Points		  [15, 0; 0, -35]
	  DstBlock		  "To Register13"
	  DstPort		  1
	}
	Line {
	  Name			  "StartCapture_en"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_memmap"
	  SrcPort		  27
	  Points		  [15, 0; 0, -85]
	  DstBlock		  "To Register12"
	  DstPort		  2
	}
	Line {
	  Name			  "StartCapture_din"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_memmap"
	  SrcPort		  26
	  Points		  [15, 0; 0, -110]
	  DstBlock		  "To Register12"
	  DstPort		  1
	}
	Line {
	  Name			  "RADIO4TXBUFF_TXEN_en"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_memmap"
	  SrcPort		  25
	  Points		  [15, 0; 0, -160]
	  DstBlock		  "To Register11"
	  DstPort		  2
	}
	Line {
	  Name			  "RADIO4TXBUFF_TXEN_din"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_memmap"
	  SrcPort		  24
	  Points		  [15, 0; 0, -185]
	  DstBlock		  "To Register11"
	  DstPort		  1
	}
	Line {
	  Name			  "RADIO4RXBUFF_RXEN_en"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_memmap"
	  SrcPort		  23
	  Points		  [15, 0; 0, -240]
	  DstBlock		  "To Register10"
	  DstPort		  2
	}
	Line {
	  Name			  "RADIO4RXBUFF_RXEN_din"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_memmap"
	  SrcPort		  22
	  Points		  [15, 0; 0, -265]
	  DstBlock		  "To Register10"
	  DstPort		  1
	}
	Line {
	  Name			  "RADIO3TXBUFF_TXEN_en"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_memmap"
	  SrcPort		  21
	  Points		  [15, 0; 0, -315]
	  DstBlock		  "To Register9"
	  DstPort		  2
	}
	Line {
	  Name			  "RADIO3TXBUFF_TXEN_din"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_memmap"
	  SrcPort		  20
	  Points		  [15, 0; 0, -340]
	  DstBlock		  "To Register9"
	  DstPort		  1
	}
	Line {
	  Name			  "RADIO3RXBUFF_RXEN_en"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_memmap"
	  SrcPort		  19
	  Points		  [15, 0; 0, -390]
	  DstBlock		  "To Register8"
	  DstPort		  2
	}
	Line {
	  Name			  "RADIO3RXBUFF_RXEN_din"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_memmap"
	  SrcPort		  18
	  Points		  [15, 0; 0, -415]
	  DstBlock		  "To Register8"
	  DstPort		  1
	}
	Line {
	  Name			  "RADIO2TXBUFF_TXEN_en"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_memmap"
	  SrcPort		  17
	  Points		  [15, 0; 0, -470]
	  DstBlock		  "To Register7"
	  DstPort		  2
	}
	Line {
	  Name			  "RADIO2TXBUFF_TXEN_din"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_memmap"
	  SrcPort		  16
	  Points		  [15, 0; 0, -495]
	  DstBlock		  "To Register7"
	  DstPort		  1
	}
	Line {
	  Name			  "RADIO2RXBUFF_RXEN_en"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_memmap"
	  SrcPort		  15
	  Points		  [15, 0; 0, -545]
	  DstBlock		  "To Register6"
	  DstPort		  2
	}
	Line {
	  Name			  "RADIO2RXBUFF_RXEN_din"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_memmap"
	  SrcPort		  14
	  Points		  [15, 0; 0, -570]
	  DstBlock		  "To Register6"
	  DstPort		  1
	}
	Line {
	  Name			  "RADIO1TXBUFF_TXEN_en"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_memmap"
	  SrcPort		  13
	  Points		  [15, 0; 0, -620]
	  DstBlock		  "To Register5"
	  DstPort		  2
	}
	Line {
	  Name			  "RADIO1TXBUFF_TXEN_din"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_memmap"
	  SrcPort		  12
	  Points		  [15, 0; 0, -645]
	  DstBlock		  "To Register5"
	  DstPort		  1
	}
	Line {
	  Name			  "RADIO1RXBUFF_RXEN_en"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_memmap"
	  SrcPort		  11
	  Points		  [15, 0; 0, -700]
	  DstBlock		  "To Register4"
	  DstPort		  2
	}
	Line {
	  Name			  "RADIO1RXBUFF_RXEN_din"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_memmap"
	  SrcPort		  10
	  Points		  [15, 0; 0, -725]
	  DstBlock		  "To Register4"
	  DstPort		  1
	}
	Line {
	  Name			  "DebugRx4Buffers_en"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_memmap"
	  SrcPort		  9
	  Points		  [15, 0; 0, -775]
	  DstBlock		  "To Register3"
	  DstPort		  2
	}
	Line {
	  Name			  "DebugRx4Buffers_din"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_memmap"
	  SrcPort		  8
	  Points		  [15, 0; 0, -800]
	  DstBlock		  "To Register3"
	  DstPort		  1
	}
	Line {
	  Name			  "DebugRx3Buffers_en"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_memmap"
	  SrcPort		  7
	  Points		  [15, 0; 0, -850]
	  DstBlock		  "To Register2"
	  DstPort		  2
	}
	Line {
	  Name			  "DebugRx3Buffers_din"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_memmap"
	  SrcPort		  6
	  Points		  [15, 0; 0, -875]
	  DstBlock		  "To Register2"
	  DstPort		  1
	}
	Line {
	  Name			  "DebugRx2Buffers_en"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_memmap"
	  SrcPort		  5
	  Points		  [15, 0; 0, -930]
	  DstBlock		  "To Register1"
	  DstPort		  2
	}
	Line {
	  Name			  "DebugRx2Buffers_din"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_memmap"
	  SrcPort		  4
	  Points		  [15, 0; 0, -955]
	  DstBlock		  "To Register1"
	  DstPort		  1
	}
	Line {
	  Name			  "DebugRx1Buffers_en"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_memmap"
	  SrcPort		  3
	  Points		  [15, 0; 0, -1005]
	  DstBlock		  "To Register"
	  DstPort		  2
	}
	Line {
	  Name			  "DebugRx1Buffers_din"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_memmap"
	  SrcPort		  2
	  Points		  [15, 0; 0, -1030]
	  DstBlock		  "To Register"
	  DstPort		  1
	}
	Line {
	  Name			  "rdData"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_memmap"
	  SrcPort		  1
	  Points		  [0, -15; -195, 0; 0, 115; -200, 0; 0, -95]
	  DstBlock		  "plb_decode"
	  DstPort		  6
	}
	Line {
	  Name			  "TxBuff_Radio4_dout"
	  Labels		  [0, 0]
	  SrcBlock		  "Shared Memory7"
	  SrcPort		  1
	  Points		  [0, -65; -300, 0]
	  DstBlock		  "plb_memmap"
	  DstPort		  32
	}
	Line {
	  Name			  "TxBuff_Radio3_dout"
	  Labels		  [0, 0]
	  SrcBlock		  "Shared Memory6"
	  SrcPort		  1
	  Points		  [0, -65; -305, 0; 0, -935]
	  DstBlock		  "plb_memmap"
	  DstPort		  31
	}
	Line {
	  Name			  "TxBuff_Radio2_dout"
	  Labels		  [0, 0]
	  SrcBlock		  "Shared Memory5"
	  SrcPort		  1
	  Points		  [0, -70; -305, 0; 0, -820]
	  DstBlock		  "plb_memmap"
	  DstPort		  30
	}
	Line {
	  Name			  "TxBuff_Radio1_dout"
	  Labels		  [0, 0]
	  SrcBlock		  "Shared Memory4"
	  SrcPort		  1
	  Points		  [0, -70; -305, 0; 0, -710]
	  DstBlock		  "plb_memmap"
	  DstPort		  29
	}
	Line {
	  Name			  "RxBuff_Radio4_dout"
	  Labels		  [0, 0]
	  SrcBlock		  "Shared Memory3"
	  SrcPort		  1
	  Points		  [0, -65; -305, 0; 0, -600]
	  DstBlock		  "plb_memmap"
	  DstPort		  28
	}
	Line {
	  Name			  "RxBuff_Radio3_dout"
	  Labels		  [0, 0]
	  SrcBlock		  "Shared Memory2"
	  SrcPort		  1
	  Points		  [0, -70; -305, 0; 0, -485]
	  DstBlock		  "plb_memmap"
	  DstPort		  27
	}
	Line {
	  Name			  "RxBuff_Radio2_dout"
	  Labels		  [0, 0]
	  SrcBlock		  "Shared Memory1"
	  SrcPort		  1
	  Points		  [0, -65; -305, 0; 0, -380]
	  DstBlock		  "plb_memmap"
	  DstPort		  26
	}
	Line {
	  Name			  "RxBuff_Radio1_dout"
	  Labels		  [0, 0]
	  SrcBlock		  "Shared Memory"
	  SrcPort		  1
	  Points		  [0, -245; -305, 0; 0, -90]
	  DstBlock		  "plb_memmap"
	  DstPort		  25
	}
	Line {
	  Name			  "TxLength_dout"
	  Labels		  [0, 0]
	  SrcBlock		  "To Register17"
	  SrcPort		  1
	  Points		  [0, -55; -295, 0; 0, -185]
	  DstBlock		  "plb_memmap"
	  DstPort		  24
	}
	Line {
	  Name			  "TxDelay_dout"
	  Labels		  [0, 0]
	  SrcBlock		  "To Register16"
	  SrcPort		  1
	  Points		  [0, -50; -295, 0; 0, -110]
	  DstBlock		  "plb_memmap"
	  DstPort		  23
	}
	Line {
	  Name			  "TransMode_dout"
	  Labels		  [0, 0]
	  SrcBlock		  "To Register15"
	  SrcPort		  1
	  Points		  [0, 35; -295, 0; 0, -120]
	  DstBlock		  "plb_memmap"
	  DstPort		  22
	}
	Line {
	  Name			  "StopTx_dout"
	  Labels		  [0, 0]
	  SrcBlock		  "To Register14"
	  SrcPort		  1
	  Points		  [0, 50; -95, 0; 0, 60; -200, 0; 0, -120]
	  DstBlock		  "plb_memmap"
	  DstPort		  21
	}
	Line {
	  Name			  "StartTx_dout"
	  Labels		  [0, 0]
	  SrcBlock		  "To Register13"
	  SrcPort		  1
	  Points		  [0, -50; -95, 0; 0, -80; -200, 0; 0, 200]
	  DstBlock		  "plb_memmap"
	  DstPort		  20
	}
	Line {
	  Name			  "StartCapture_dout"
	  Labels		  [0, 0]
	  SrcBlock		  "To Register12"
	  SrcPort		  1
	  Points		  [0, -45; -295, 0; 0, 190]
	  DstBlock		  "plb_memmap"
	  DstPort		  19
	}
	Line {
	  Name			  "RADIO4TXBUFF_TXEN_dout"
	  Labels		  [0, 0]
	  SrcBlock		  "To Register11"
	  SrcPort		  1
	  Points		  [0, 40; -295, 0; 0, 180]
	  DstBlock		  "plb_memmap"
	  DstPort		  18
	}
	Line {
	  Name			  "RADIO4RXBUFF_RXEN_dout"
	  Labels		  [0, 0]
	  SrcBlock		  "To Register10"
	  SrcPort		  1
	  Points		  [0, 55; -295, 0; 0, 245]
	  DstBlock		  "plb_memmap"
	  DstPort		  17
	}
	Line {
	  Name			  "RADIO3TXBUFF_TXEN_dout"
	  Labels		  [0, 0]
	  SrcBlock		  "To Register9"
	  SrcPort		  1
	  Points		  [0, 50; -295, 0; 0, 325]
	  DstBlock		  "plb_memmap"
	  DstPort		  16
	}
	Line {
	  Name			  "RADIO3RXBUFF_RXEN_dout"
	  Labels		  [0, 0]
	  SrcBlock		  "To Register8"
	  SrcPort		  1
	  Points		  [0, 50; -295, 0; 0, 400]
	  DstBlock		  "plb_memmap"
	  DstPort		  15
	}
	Line {
	  Name			  "RADIO2TXBUFF_TXEN_dout"
	  Labels		  [0, 0]
	  SrcBlock		  "To Register7"
	  SrcPort		  1
	  Points		  [0, 55; -295, 0; 0, 475]
	  DstBlock		  "plb_memmap"
	  DstPort		  14
	}
	Line {
	  Name			  "RADIO2RXBUFF_RXEN_dout"
	  Labels		  [0, 0]
	  SrcBlock		  "To Register6"
	  SrcPort		  1
	  Points		  [0, 50; -295, 0; 0, 555]
	  DstBlock		  "plb_memmap"
	  DstPort		  13
	}
	Line {
	  Name			  "RADIO1TXBUFF_TXEN_dout"
	  Labels		  [0, 0]
	  SrcBlock		  "To Register5"
	  SrcPort		  1
	  Points		  [0, 50; -295, 0; 0, 630]
	  DstBlock		  "plb_memmap"
	  DstPort		  12
	}
	Line {
	  Name			  "RADIO1RXBUFF_RXEN_dout"
	  Labels		  [0, 0]
	  SrcBlock		  "To Register4"
	  SrcPort		  1
	  Points		  [0, 55; -295, 0; 0, 705]
	  DstBlock		  "plb_memmap"
	  DstPort		  11
	}
	Line {
	  Name			  "DebugRx4Buffers_dout"
	  Labels		  [0, 0]
	  SrcBlock		  "To Register3"
	  SrcPort		  1
	  Points		  [0, 50; -295, 0; 0, 785]
	  DstBlock		  "plb_memmap"
	  DstPort		  10
	}
	Line {
	  Name			  "DebugRx3Buffers_dout"
	  Labels		  [0, 0]
	  SrcBlock		  "To Register2"
	  SrcPort		  1
	  Points		  [0, 50; -295, 0; 0, 860]
	  DstBlock		  "plb_memmap"
	  DstPort		  9
	}
	Line {
	  Name			  "DebugRx2Buffers_dout"
	  Labels		  [0, 0]
	  SrcBlock		  "To Register1"
	  SrcPort		  1
	  Points		  [0, 55; -295, 0; 0, 935]
	  DstBlock		  "plb_memmap"
	  DstPort		  8
	}
	Line {
	  Name			  "DebugRx1Buffers_dout"
	  Labels		  [0, 0]
	  SrcBlock		  "To Register"
	  SrcPort		  1
	  Points		  [0, 50; -295, 0; 0, 1015]
	  DstBlock		  "plb_memmap"
	  DstPort		  7
	}
	Line {
	  Name			  "CaptureDone_dout"
	  Labels		  [0, 0]
	  SrcBlock		  "From Register"
	  SrcPort		  1
	  Points		  [60, 0; 0, -105]
	  DstBlock		  "plb_memmap"
	  DstPort		  6
	}
	Line {
	  Name			  "RNWReg"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_decode"
	  SrcPort		  6
	  Points		  [5, 0; 0, 95]
	  DstBlock		  "plb_memmap"
	  DstPort		  4
	}
	Line {
	  Name			  "linearAddr"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_decode"
	  SrcPort		  9
	  Points		  [5, 0; 0, -50]
	  DstBlock		  "plb_memmap"
	  DstPort		  3
	}
	Line {
	  Name			  "bankAddr"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_decode"
	  SrcPort		  5
	  Points		  [5, 0; 0, 120]
	  DstBlock		  "plb_memmap"
	  DstPort		  2
	}
	Line {
	  Name			  "wrDBusReg"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_decode"
	  SrcPort		  1
	  Points		  [10, 0]
	  DstBlock		  "plb_memmap"
	  DstPort		  1
	}
	Line {
	  Name			  "Sl_rdDBus"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_decode"
	  SrcPort		  8
	  Points		  [5, 0; 0, 1245]
	  DstBlock		  "Sl_rdDBus"
	  DstPort		  1
	}
	Line {
	  Name			  "Sl_rdDAck"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_decode"
	  SrcPort		  7
	  Points		  [5, 0; 0, 665]
	  DstBlock		  "Sl_rdDAck"
	  DstPort		  1
	}
	Line {
	  Name			  "Sl_rdComp"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_decode"
	  SrcPort		  3
	  Points		  [60, 0; 0, -865]
	  DstBlock		  "Sl_rdComp"
	  DstPort		  1
	}
	Line {
	  Name			  "addrPref"
	  Labels		  [0, 0]
	  SrcBlock		  "sg_plb_addrpref"
	  SrcPort		  1
	  Points		  [10, 0]
	  DstBlock		  "plb_decode"
	  DstPort		  7
	}
	Line {
	  Name			  "PLB_wrDBus"
	  Labels		  [0, 0]
	  SrcBlock		  "PLB_wrDBus"
	  SrcPort		  1
	  DstBlock		  "plb_decode"
	  DstPort		  5
	}
	Line {
	  Name			  "PLB_RNW"
	  Labels		  [0, 0]
	  SrcBlock		  "PLB_RNW"
	  SrcPort		  1
	  DstBlock		  "plb_decode"
	  DstPort		  4
	}
	Line {
	  Name			  "PLB_PAValid"
	  Labels		  [0, 0]
	  SrcBlock		  "PLB_PAValid"
	  SrcPort		  1
	  Points		  [5, 0; 0, -5]
	  DstBlock		  "plb_decode"
	  DstPort		  3
	}
	Line {
	  Name			  "PLB_ABus"
	  Labels		  [0, 0]
	  SrcBlock		  "PLB_ABus"
	  SrcPort		  1
	  Points		  [5, 0; 0, -5]
	  DstBlock		  "plb_decode"
	  DstPort		  2
	}
	Line {
	  Name			  "SPLB_Rst"
	  Labels		  [0, 0]
	  SrcBlock		  "SPLB_Rst"
	  SrcPort		  1
	  Points		  [5, 0; 0, -5]
	  DstBlock		  "plb_decode"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant6"
	  SrcPort		  1
	  DstBlock		  "sg_plb_addrpref"
	  DstPort		  1
	}
	Line {
	  Name			  "Sl_wait"
	  Labels		  [0, 0]
	  SrcBlock		  "Constant5"
	  SrcPort		  1
	  DstBlock		  "Sl_wait"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant4"
	  SrcPort		  1
	  DstBlock		  "PLB_wrDBus"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant3"
	  SrcPort		  1
	  DstBlock		  "PLB_RNW"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant2"
	  SrcPort		  1
	  DstBlock		  "PLB_PAValid"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant1"
	  SrcPort		  1
	  DstBlock		  "PLB_ABus"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  DstBlock		  "SPLB_Rst"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Sl_wrComp"
	  SrcPort		  1
	  Points		  [70, 0; 0, -455]
	  DstBlock		  "Terminator6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Sl_wrDAck"
	  SrcPort		  1
	  Points		  [70, 0; 0, -220]
	  DstBlock		  "Terminator5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Sl_wait"
	  SrcPort		  1
	  DstBlock		  "Terminator4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Sl_rdDBus"
	  SrcPort		  1
	  Points		  [60, 0; 0, 285]
	  DstBlock		  "Terminator3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Sl_rdDAck"
	  SrcPort		  1
	  Points		  [60, 0; 0, 860]
	  DstBlock		  "Terminator2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Sl_rdComp"
	  SrcPort		  1
	  Points		  [60, 0; 0, -100; 35, 0]
	  DstBlock		  "Terminator1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Sl_addrAck"
	  SrcPort		  1
	  Points		  [45, 0; 0, -45]
	  DstBlock		  "Terminator"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "From Register1"
      Ports		      [0, 1]
      Position		      [975, 105, 1020, 135]
      ShowName		      off
      AttributesFormatString  "RADIO1RXBUFF_RXEN\\n<< %<shared_memory_name> >>"
      SourceBlock	      "xbsIndex_r4/From Register"
      SourceType	      "Xilinx Shared Memory Based From Register Block"
      infoedit		      "Register block that reads data to a shared memo"
"ry register.  Delay of one sample period."
      shared_memory_name      "'RADIO1RXBUFF_RXEN'"
      init		      "0"
      period		      "1"
      ownership		      "Locally owned and initialized"
      arith_type	      "Unsigned"
      n_bits		      "1"
      bin_pt		      "0"
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,381,246"
      block_type	      "fromreg"
      block_version	      "8.2"
      sg_icon_stat	      "45,30,1,1,white,blue,0,4b212927,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 34 3"
"8 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 4"
"0 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56 56 "
"0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin "
"icon text');\ncolor('black');port_label('output',1,'dout');\nfprintf('','COMM"
"ENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "From Register10"
      Ports		      [0, 1]
      Position		      [920, 875, 965, 905]
      ShowName		      off
      AttributesFormatString  "RADIO3TXBUFF_TXEN\\n<< %<shared_memory_name> >>"
      SourceBlock	      "xbsIndex_r4/From Register"
      SourceType	      "Xilinx Shared Memory Based From Register Block"
      infoedit		      "Register block that reads data to a shared memo"
"ry register.  Delay of one sample period."
      shared_memory_name      "'RADIO3TXBUFF_TXEN'"
      init		      "0"
      period		      "1"
      ownership		      "Locally owned and initialized"
      arith_type	      "Unsigned"
      n_bits		      "1"
      bin_pt		      "0"
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,379,246"
      block_type	      "fromreg"
      block_version	      "8.2"
      sg_icon_stat	      "45,30,1,1,white,blue,0,4b212927,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 34 3"
"8 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 4"
"0 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56 56 "
"0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin "
"icon text');\ncolor('black');port_label('output',1,'dout');\nfprintf('','COMM"
"ENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "From Register11"
      Ports		      [0, 1]
      Position		      [975, 390, 1020, 420]
      ShowName		      off
      AttributesFormatString  "RADIO3RXBUFF_RXEN\\n<< %<shared_memory_name> >>"
      SourceBlock	      "xbsIndex_r4/From Register"
      SourceType	      "Xilinx Shared Memory Based From Register Block"
      infoedit		      "Register block that reads data to a shared memo"
"ry register.  Delay of one sample period."
      shared_memory_name      "'RADIO3RXBUFF_RXEN'"
      init		      "0"
      period		      "1"
      ownership		      "Locally owned and initialized"
      arith_type	      "Unsigned"
      n_bits		      "1"
      bin_pt		      "0"
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,381,246"
      block_type	      "fromreg"
      block_version	      "8.2"
      sg_icon_stat	      "45,30,1,1,white,blue,0,4b212927,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 34 3"
"8 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 4"
"0 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56 56 "
"0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin "
"icon text');\ncolor('black');port_label('output',1,'dout');\nfprintf('','COMM"
"ENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "From Register12"
      Ports		      [0, 1]
      Position		      [920, 975, 965, 1005]
      ShowName		      off
      AttributesFormatString  "RADIO4TXBUFF_TXEN\\n<< %<shared_memory_name> >>"
      SourceBlock	      "xbsIndex_r4/From Register"
      SourceType	      "Xilinx Shared Memory Based From Register Block"
      infoedit		      "Register block that reads data to a shared memo"
"ry register.  Delay of one sample period."
      shared_memory_name      "'RADIO4TXBUFF_TXEN'"
      init		      "0"
      period		      "1"
      ownership		      "Locally owned and initialized"
      arith_type	      "Unsigned"
      n_bits		      "1"
      bin_pt		      "0"
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,381,246"
      block_type	      "fromreg"
      block_version	      "8.2"
      sg_icon_stat	      "45,30,1,1,white,blue,0,4b212927,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 34 3"
"8 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 4"
"0 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56 56 "
"0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin "
"icon text');\ncolor('black');port_label('output',1,'dout');\nfprintf('','COMM"
"ENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "From Register2"
      Ports		      [0, 1]
      Position		      [120, 230, 165, 260]
      ShowName		      off
      AttributesFormatString  "StartCapture\\n<< %<shared_memory_name> >>"
      SourceBlock	      "xbsIndex_r4/From Register"
      SourceType	      "Xilinx Shared Memory Based From Register Block"
      infoedit		      "Register block that reads data to a shared memo"
"ry register.  Delay of one sample period."
      shared_memory_name      "'StartCapture'"
      init		      "0"
      period		      "1"
      ownership		      "Locally owned and initialized"
      arith_type	      "Unsigned"
      n_bits		      "1"
      bin_pt		      "0"
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,447,246"
      block_type	      "fromreg"
      block_version	      "8.2"
      sg_icon_stat	      "45,30,1,1,white,blue,0,4b212927,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 34 3"
"8 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 4"
"0 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56 56 "
"0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin "
"icon text');\ncolor('black');port_label('output',1,'dout');\nfprintf('','COMM"
"ENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "From Register3"
      Ports		      [0, 1]
      Position		      [975, 530, 1020, 560]
      ShowName		      off
      AttributesFormatString  "RADIO4RXBUFF_RXEN\\n<< %<shared_memory_name> >>"
      SourceBlock	      "xbsIndex_r4/From Register"
      SourceType	      "Xilinx Shared Memory Based From Register Block"
      infoedit		      "Register block that reads data to a shared memo"
"ry register.  Delay of one sample period."
      shared_memory_name      "'RADIO4RXBUFF_RXEN'"
      init		      "0"
      period		      "1"
      ownership		      "Locally owned and initialized"
      arith_type	      "Unsigned"
      n_bits		      "1"
      bin_pt		      "0"
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,381,246"
      block_type	      "fromreg"
      block_version	      "8.2"
      sg_icon_stat	      "45,30,1,1,white,blue,0,4b212927,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 34 3"
"8 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 4"
"0 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56 56 "
"0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin "
"icon text');\ncolor('black');port_label('output',1,'dout');\nfprintf('','COMM"
"ENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "From Register4"
      Ports		      [0, 1]
      Position		      [165, 645, 210, 675]
      ShowName		      off
      AttributesFormatString  "StartTx\\n<< %<shared_memory_name> >>"
      SourceBlock	      "xbsIndex_r4/From Register"
      SourceType	      "Xilinx Shared Memory Based From Register Block"
      infoedit		      "Register block that reads data to a shared memo"
"ry register.  Delay of one sample period."
      shared_memory_name      "'StartTx'"
      init		      "0"
      period		      "1"
      ownership		      "Locally owned and initialized"
      arith_type	      "Unsigned"
      n_bits		      "1"
      bin_pt		      "0"
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,379,246"
      block_type	      "fromreg"
      block_version	      "8.2"
      sg_icon_stat	      "45,30,1,1,white,blue,0,4b212927,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 34 3"
"8 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 4"
"0 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56 56 "
"0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin "
"icon text');\ncolor('black');port_label('output',1,'dout');\nfprintf('','COMM"
"ENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "From Register5"
      Ports		      [0, 1]
      Position		      [975, 250, 1020, 280]
      ShowName		      off
      AttributesFormatString  "RADIO2RXBUFF_RXEN\\n<< %<shared_memory_name> >>"
      SourceBlock	      "xbsIndex_r4/From Register"
      SourceType	      "Xilinx Shared Memory Based From Register Block"
      infoedit		      "Register block that reads data to a shared memo"
"ry register.  Delay of one sample period."
      shared_memory_name      "'RADIO2RXBUFF_RXEN'"
      init		      "0"
      period		      "1"
      ownership		      "Locally owned and initialized"
      arith_type	      "Unsigned"
      n_bits		      "1"
      bin_pt		      "0"
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,381,246"
      block_type	      "fromreg"
      block_version	      "8.2"
      sg_icon_stat	      "45,30,1,1,white,blue,0,4b212927,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 34 3"
"8 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 4"
"0 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56 56 "
"0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin "
"icon text');\ncolor('black');port_label('output',1,'dout');\nfprintf('','COMM"
"ENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "From Register6"
      Ports		      [0, 1]
      Position		      [915, 685, 960, 715]
      ShowName		      off
      AttributesFormatString  "RADIO1TXBUFF_TXEN\\n<< %<shared_memory_name> >>"
      SourceBlock	      "xbsIndex_r4/From Register"
      SourceType	      "Xilinx Shared Memory Based From Register Block"
      infoedit		      "Register block that reads data to a shared memo"
"ry register.  Delay of one sample period."
      shared_memory_name      "'RADIO1TXBUFF_TXEN'"
      init		      "0"
      period		      "1"
      ownership		      "Locally owned and initialized"
      arith_type	      "Unsigned"
      n_bits		      "1"
      bin_pt		      "0"
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,381,246"
      block_type	      "fromreg"
      block_version	      "8.2"
      sg_icon_stat	      "45,30,1,1,white,blue,0,4b212927,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 34 3"
"8 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 4"
"0 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56 56 "
"0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin "
"icon text');\ncolor('black');port_label('output',1,'dout');\nfprintf('','COMM"
"ENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "From Register7"
      Ports		      [0, 1]
      Position		      [165, 750, 210, 780]
      ShowName		      off
      AttributesFormatString  "StopTx\\n<< %<shared_memory_name> >>"
      SourceBlock	      "xbsIndex_r4/From Register"
      SourceType	      "Xilinx Shared Memory Based From Register Block"
      infoedit		      "Register block that reads data to a shared memo"
"ry register.  Delay of one sample period."
      shared_memory_name      "'StopTx'"
      init		      "0"
      period		      "1"
      ownership		      "Locally owned and initialized"
      arith_type	      "Unsigned"
      n_bits		      "1"
      bin_pt		      "0"
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,381,246"
      block_type	      "fromreg"
      block_version	      "8.2"
      sg_icon_stat	      "45,30,1,1,white,blue,0,4b212927,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 34 3"
"8 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 4"
"0 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56 56 "
"0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin "
"icon text');\ncolor('black');port_label('output',1,'dout');\nfprintf('','COMM"
"ENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "From Register8"
      Ports		      [0, 1]
      Position		      [365, 805, 410, 835]
      ShowName		      off
      AttributesFormatString  "TransMode\\n<< %<shared_memory_name> >>"
      SourceBlock	      "xbsIndex_r4/From Register"
      SourceType	      "Xilinx Shared Memory Based From Register Block"
      infoedit		      "Register block that reads data to a shared memo"
"ry register.  Delay of one sample period."
      shared_memory_name      "'TransMode'"
      init		      "0"
      period		      "1"
      ownership		      "Locally owned and initialized"
      arith_type	      "Unsigned"
      n_bits		      "1"
      bin_pt		      "0"
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,381,246"
      block_type	      "fromreg"
      block_version	      "8.2"
      sg_icon_stat	      "45,30,1,1,white,blue,0,4b212927,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 34 3"
"8 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 4"
"0 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56 56 "
"0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin "
"icon text');\ncolor('black');port_label('output',1,'dout');\nfprintf('','COMM"
"ENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "From Register9"
      Ports		      [0, 1]
      Position		      [915, 780, 960, 810]
      ShowName		      off
      AttributesFormatString  "RADIO2TXBUFF_TXEN\\n<< %<shared_memory_name> >>"
      SourceBlock	      "xbsIndex_r4/From Register"
      SourceType	      "Xilinx Shared Memory Based From Register Block"
      infoedit		      "Register block that reads data to a shared memo"
"ry register.  Delay of one sample period."
      shared_memory_name      "'RADIO2TXBUFF_TXEN'"
      init		      "0"
      period		      "1"
      ownership		      "Locally owned and initialized"
      arith_type	      "Unsigned"
      n_bits		      "1"
      bin_pt		      "0"
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,379,246"
      block_type	      "fromreg"
      block_version	      "8.2"
      sg_icon_stat	      "45,30,1,1,white,blue,0,4b212927,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 34 3"
"8 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 4"
"0 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56 56 "
"0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin "
"icon text');\ncolor('black');port_label('output',1,'dout');\nfprintf('','COMM"
"ENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Inverter"
      Ports		      [1, 1]
      Position		      [770, 681, 795, 699]
      ShowName		      off
      SourceBlock	      "xbsIndex_r4/Inverter"
      SourceType	      "Xilinx Inverter Block"
      infoedit		      "Bitwise logical negation (one's complement) ope"
"rator."
      en		      off
      latency		      "0"
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "inv"
      block_version	      "8.2"
      sg_icon_stat	      "25,18,1,1,white,blue,0,1ab4a85f,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 55 55 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 32 3"
"6 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[7 16 29 42 51 51 47 51 51 39 51 4"
"2 29 16 7 19 7 7 11 7 7 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 58 58 "
"0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin "
"icon text');\ncolor('black');disp('not');\nfprintf('','COMMENT: end icon text"
"');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Logical"
      Ports		      [2, 1]
      Position		      [225, 205, 260, 260]
      ShowName		      off
      SourceBlock	      "xbsIndex_r4/Logical"
      SourceType	      "Xilinx Logical Block Block"
      logical_function	      "OR"
      inputs		      "2"
      en		      off
      latency		      "0"
      precision		      "Full"
      arith_type	      "Unsigned"
      n_bits		      "16"
      bin_pt		      "0"
      align_bp		      on
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "logical"
      block_version	      "8.2"
      sg_icon_stat	      "35,55,1,1,white,blue,0,f4a65842,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 55 55 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 32 3"
"6 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[8 17 30 43 52 52 48 52 52 40 52 4"
"3 30 17 8 20 8 8 12 8 8 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 60 60 "
"0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin "
"icon text');\ncolor('black');disp('\\newlineor\\newlinez^{-0}','texmode','on'"
");\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      SubSystem
      Name		      "Posedge"
      Ports		      [1, 1]
      Position		      [330, 223, 375, 247]
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      MaskHideContents	      off
      System {
	Name			"Posedge"
	Location		[132, 719, 452, 817]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "D"
	  Position		  [25, 33, 55, 47]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay"
	  Ports			  [1, 1]
	  Position		  [145, 45, 175, 75]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, ea"
"ch link of which is an SRL16 followed by a flip-flop. If register retiming is"
" enabled, the delay line is a chain of flip-flops."
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  block_version		  "8.2"
	  sg_icon_stat		  "30,30,1,1,white,blue,0,fc531c0e,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 "
"34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 "
"49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56"
" 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','"
"COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter"
	  Ports			  [1, 1]
	  Position		  [90, 47, 120, 73]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Inverter"
	  SourceType		  "Xilinx Inverter Block"
	  infoedit		  "Bitwise logical negation (one's complement)"
" operator."
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "inv"
	  block_version		  "8.2"
	  sg_icon_stat		  "30,26,1,1,white,blue,0,1ab4a85f,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 55 55 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 "
"32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[7 16 29 42 51 51 47 51 51 39 "
"51 42 29 16 7 19 7 7 11 7 7 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 58"
" 58 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');disp('not');\nfprintf('','COMMENT: end icon "
"text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical"
	  Ports			  [2, 1]
	  Position		  [205, 29, 240, 71]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  align_bp		  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "logical"
	  block_version		  "8.2"
	  sg_icon_stat		  "35,42,1,1,white,blue,0,087b5522,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 55 55 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 "
"32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[8 17 30 43 52 52 48 52 52 40 "
"52 43 30 17 8 20 8 8 12 8 8 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 60"
" 60 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');disp('\\newlineand\\newlinez^{-0}','texmode'"
",'on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Q"
	  Position		  [265, 43, 295, 57]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "D"
	  SrcPort		  1
	  Points		  [0, 0; 15, 0]
	  Branch {
	    DstBlock		    "Inverter"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Logical"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Inverter"
	  SrcPort		  1
	  DstBlock		  "Delay"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Logical"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Logical"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Q"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Posedge1"
      Ports		      [1, 1]
      Position		      [365, 638, 410, 662]
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      MaskHideContents	      off
      System {
	Name			"Posedge1"
	Location		[132, 719, 452, 817]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "D"
	  Position		  [25, 33, 55, 47]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay"
	  Ports			  [1, 1]
	  Position		  [145, 45, 175, 75]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, ea"
"ch link of which is an SRL16 followed by a flip-flop. If register retiming is"
" enabled, the delay line is a chain of flip-flops."
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  block_version		  "8.2"
	  sg_icon_stat		  "30,30,1,1,white,blue,0,fc531c0e,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 "
"34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 "
"49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56"
" 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','"
"COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter"
	  Ports			  [1, 1]
	  Position		  [90, 47, 120, 73]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Inverter"
	  SourceType		  "Xilinx Inverter Block"
	  infoedit		  "Bitwise logical negation (one's complement)"
" operator."
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "inv"
	  block_version		  "8.2"
	  sg_icon_stat		  "30,26,1,1,white,blue,0,1ab4a85f,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 55 55 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 "
"32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[7 16 29 42 51 51 47 51 51 39 "
"51 42 29 16 7 19 7 7 11 7 7 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 58"
" 58 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');disp('not');\nfprintf('','COMMENT: end icon "
"text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical"
	  Ports			  [2, 1]
	  Position		  [205, 29, 240, 71]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  align_bp		  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "logical"
	  block_version		  "8.2"
	  sg_icon_stat		  "35,42,1,1,white,blue,0,087b5522,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 55 55 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 "
"32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[8 17 30 43 52 52 48 52 52 40 "
"52 43 30 17 8 20 8 8 12 8 8 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 60"
" 60 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');disp('\\newlineand\\newlinez^{-0}','texmode'"
",'on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Q"
	  Position		  [265, 43, 295, 57]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Logical"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Q"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Logical"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Inverter"
	  SrcPort		  1
	  DstBlock		  "Delay"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "D"
	  SrcPort		  1
	  Points		  [0, 0; 15, 0]
	  Branch {
	    DstBlock		    "Logical"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Inverter"
	    DstPort		    1
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Posedge2"
      Ports		      [1, 1]
      Position		      [365, 738, 410, 762]
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      MaskHideContents	      off
      System {
	Name			"Posedge2"
	Location		[132, 719, 452, 817]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "D"
	  Position		  [25, 33, 55, 47]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay"
	  Ports			  [1, 1]
	  Position		  [145, 45, 175, 75]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, ea"
"ch link of which is an SRL16 followed by a flip-flop. If register retiming is"
" enabled, the delay line is a chain of flip-flops."
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  block_version		  "8.2"
	  sg_icon_stat		  "30,30,1,1,white,blue,0,fc531c0e,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 "
"34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 "
"49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56"
" 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','"
"COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter"
	  Ports			  [1, 1]
	  Position		  [90, 47, 120, 73]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Inverter"
	  SourceType		  "Xilinx Inverter Block"
	  infoedit		  "Bitwise logical negation (one's complement)"
" operator."
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "inv"
	  block_version		  "8.2"
	  sg_icon_stat		  "30,26,1,1,white,blue,0,1ab4a85f,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 55 55 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 "
"32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[7 16 29 42 51 51 47 51 51 39 "
"51 42 29 16 7 19 7 7 11 7 7 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 58"
" 58 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');disp('not');\nfprintf('','COMMENT: end icon "
"text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical"
	  Ports			  [2, 1]
	  Position		  [205, 29, 240, 71]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  align_bp		  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "logical"
	  block_version		  "8.2"
	  sg_icon_stat		  "35,42,1,1,white,blue,0,087b5522,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 55 55 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 "
"32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[8 17 30 43 52 52 48 52 52 40 "
"52 43 30 17 8 20 8 8 12 8 8 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 60"
" 60 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');disp('\\newlineand\\newlinez^{-0}','texmode'"
",'on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Q"
	  Position		  [265, 43, 295, 57]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Logical"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Q"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Logical"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Inverter"
	  SrcPort		  1
	  DstBlock		  "Delay"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "D"
	  SrcPort		  1
	  Points		  [0, 0; 15, 0]
	  Branch {
	    DstBlock		    "Logical"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Inverter"
	    DstPort		    1
	  }
	}
      }
    }
    Block {
      BlockType		      DiscretePulseGenerator
      Name		      "Pulse\nGenerator"
      Ports		      [0, 1]
      Position		      [35, 202, 65, 238]
      Period		      "1000000"
      PulseWidth	      "50"
      PhaseDelay	      "2"
    }
    Block {
      BlockType		      DiscretePulseGenerator
      Name		      "Pulse\nGenerator1"
      Ports		      [0, 1]
      Position		      [60, 618, 105, 652]
      Period		      "10 * 2^14"
      PulseWidth	      "50"
      PhaseDelay	      "2"
    }
    Block {
      BlockType		      DiscretePulseGenerator
      Name		      "Pulse\nGenerator2"
      Ports		      [0, 1]
      Position		      [60, 718, 105, 752]
      Period		      "10 * 2^14"
      PulseWidth	      "50"
      PhaseDelay	      "2.5 * 2^14"
    }
    Block {
      BlockType		      Reference
      Name		      "RSSI Clock\nGenerator"
      Ports		      [0, 1]
      Position		      [40, 312, 85, 338]
      SourceBlock	      "xbsIndex_r4/Counter"
      SourceType	      "Xilinx Counter Block"
      infoedit		      "Hardware notes: Free running counters are the l"
"east expensive in hardware.  A count limited counter is implemented by combin"
"ing a counter with a comparator."
      cnt_type		      "Free Running"
      cnt_to		      "Inf"
      operation		      "Up"
      start_count	      "0"
      cnt_by_val	      "1"
      arith_type	      "Unsigned"
      n_bits		      "1"
      bin_pt		      "0"
      load_pin		      off
      rst		      off
      en		      off
      explicit_period	      "on"
      period		      "2"
      dbl_ovrd		      off
      use_behavioral_HDL      off
      use_rpm		      off
      implementation	      "Fabric"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,356,630"
      block_type	      "counter"
      block_version	      "VER_STRING_GOES_HERE"
      sg_icon_stat	      "45,26,1,1,white,blue,0,a170c862,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 60 60 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([14 4 18 4 14 30 34 3"
"8 55 42 29 20 35 20 29 42 55 38 34 30 14 ],[6 16 30 44 54 54 50 54 54 41 54 4"
"5 30 15 6 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 60 60 "
"0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin "
"icon text');\ncolor('black');port_label('output',1,'out');\nfprintf('','COMME"
"NT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "RSSI_ADC_CLK"
      Ports		      [1, 1]
      Position		      [145, 318, 185, 332]
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed point"
" inputs into ouputs of type Simulink integer, double, or fixed point.<P><P>Ha"
"rdware notes:  In hardware these blocks become top level output ports or are "
"discarded, depending on how they are configured."
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "gatewayout"
      block_version	      "8.2"
      sg_icon_stat	      "40,14,1,1,white,yellow,0,38220381,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 40 40 0 ],[0 0 14 14 ],[0.95 0.93 0.65]);\npatch([16 14 17 14 16 20 21"
" 22 26 23 20 18 21 18 20 23 26 22 21 20 16 ],[2 4 7 10 12 12 11 12 12 9 12 10"
" 7 4 2 5 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 40 40 0 0 ],[0 0 14 14 0 ]);"
"\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon "
"text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label"
"('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT"
": end icon text');\n"
    }
    Block {
      BlockType		      SubSystem
      Name		      "Radio 1\nRx Buffers"
      Ports		      [4]
      Position		      [1155, 51, 1220, 129]
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      MaskHideContents	      off
      System {
	Name			"Radio 1\nRx Buffers"
	Location		[2, 74, 1270, 726]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "I/Q"
	  Position		  [545, 163, 575, 177]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Addr"
	  Position		  [325, 128, 355, 142]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "WE"
	  Position		  [110, 183, 140, 197]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "EN"
	  Position		  [110, 213, 140, 227]
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert1"
	  Ports			  [1, 1]
	  Position		  [185, 212, 210, 228]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating req"
"uire hardware resources; truncating and wrapping do not."
	  arith_type		  "Boolean"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,374,375"
	  block_type		  "convert"
	  block_version		  "8.2"
	  sg_icon_stat		  "25,16,1,1,white,blue,0,74901e60,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([15 10 17 10 15 2"
"3 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 27 20"
" 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0 30 "
"30 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: beg"
"in icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','C"
"OMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out"
	  Ports			  [1, 1]
	  Position		  [500, 30, 530, 40]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed p"
"oint inputs into ouputs of type Simulink integer, double, or fixed point.<P><"
"P>Hardware notes:  In hardware these blocks become top level output ports or "
"are discarded, depending on how they are configured."
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,386"
	  block_type		  "gatewayout"
	  block_version		  "10.1.2"
	  sg_icon_stat		  "30,10,1,1,white,grey,0,b3a044a9,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 30 30 0 ],[0 0 10 10 ],[0.88 0.88 0.88]);\npatch([13 11 13 11 13 1"
"6 17 18 21 19 17 15 17 15 17 19 21 18 17 16 13 ],[1 3 5 7 9 9 8 9 9 7 9 7 5 3"
" 1 3 1 1 2 1 1 ],[0.98 0.96 0.92]);\nplot([0 30 30 0 0 ],[0 0 10 10 0 ]);\nfp"
"rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text"
"');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('ou"
"tput',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMMENT: end ic"
"on text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out1"
	  Ports			  [1, 1]
	  Position		  [500, 70, 530, 80]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed p"
"oint inputs into ouputs of type Simulink integer, double, or fixed point.<P><"
"P>Hardware notes:  In hardware these blocks become top level output ports or "
"are discarded, depending on how they are configured."
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,386"
	  block_type		  "gatewayout"
	  block_version		  "10.1.2"
	  sg_icon_stat		  "30,10,1,1,white,grey,0,b3a044a9,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 30 30 0 ],[0 0 10 10 ],[0.88 0.88 0.88]);\npatch([13 11 13 11 13 1"
"6 17 18 21 19 17 15 17 15 17 19 21 18 17 16 13 ],[1 3 5 7 9 9 8 9 9 7 9 7 5 3"
" 1 3 1 1 2 1 1 ],[0.98 0.96 0.92]);\nplot([0 30 30 0 0 ],[0 0 10 10 0 ]);\nfp"
"rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text"
"');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('ou"
"tput',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMMENT: end ic"
"on text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical"
	  Ports			  [2, 1]
	  Position		  [255, 175, 310, 235]
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  align_bp		  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "logical"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "55,60,1,1,white,blue,0,087b5522,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 55 55 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 "
"32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[8 17 30 43 52 52 48 52 52 40 "
"52 43 30 17 8 20 8 8 12 8 8 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 60"
" 60 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');disp('\\newlineand\\newlinez^{-0}','texmode'"
",'on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Radio 1 I/Q\nBuffer"
	  Ports			  [3]
	  Position		  [645, 118, 700, 222]
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  System {
	    Name		    "Radio 1 I/Q\nBuffer"
	    Location		    [2, 74, 1270, 726]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "Addr_14b"
	      Position		      [190, 68, 220, 82]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "I/Q_32b"
	      Position		      [190, 98, 220, 112]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "WE"
	      Position		      [190, 128, 220, 142]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Shared Memory"
	      Ports		      [3, 1]
	      Position		      [320, 60, 400, 150]
	      AttributesFormatString  "<< %<shared_memory_name> >>"
	      SourceBlock	      "xbsIndex_r4/Shared Memory"
	      SourceType	      "Xilinx Shared Memory Random Access Memo"
"ry Block"
	      shared_memory_name      "'RxBuff_Radio1'"
	      depth		      "2^14"
	      ownership		      "Locally Owned and Initialized"
	      initVector	      "0"
	      mutex		      "Unprotected"
	      mode		      "Read and Write"
	      write_mode	      "Read After Write"
	      time_out		      "0"
	      latency		      "1"
	      explicit_data_type      on
	      arith_type	      "Unsigned"
	      n_bits		      "32"
	      bin_pt		      "0"
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      implementation	      "Block RAM"
	      use_rpm		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,384,381"
	      block_type	      "shmem"
	      block_version	      "10.1.2"
	      sg_icon_stat	      "80,90,1,1,white,blue,0,e2c38f9a,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 80 80 0 ],[0 0 90 90 ],[0.77 0.82 0.91]);\npatch([18 5 24 5 18"
" 39 45 51 74 56 39 27 46 27 39 56 74 51 45 39 18 ],[14 27 46 65 78 78 72 78 7"
"8 60 77 65 46 27 15 32 14 14 20 14 14 ],[0.98 0.96 0.92]);\nplot([0 80 80 0 0"
" ],[0 0 90 90 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','C"
"OMMENT: begin icon text');\ncolor('black');port_label('input',1,'addr');\ncol"
"or('black');port_label('input',2,'din');\ncolor('black');port_label('input',3"
",'we');\ncolor('black');port_label('output',1,'dout');\nfprintf('','COMMENT: "
"end icon text');\n"
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator"
	      Position		      [450, 95, 470, 115]
	      ShowName		      off
	    }
	    Line {
	      SrcBlock		      "Addr_14b"
	      SrcPort		      1
	      DstBlock		      "Shared Memory"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "I/Q_32b"
	      SrcPort		      1
	      DstBlock		      "Shared Memory"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "WE"
	      SrcPort		      1
	      DstBlock		      "Shared Memory"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Shared Memory"
	      SrcPort		      1
	      DstBlock		      "Terminator"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope"
	  Ports			  [2]
	  Position		  [585, 14, 625, 96]
	  Floating		  off
	  Location		  [5, 49, 1285, 757]
	  Open			  off
	  NumInputPorts		  "2"
	  ZoomMode		  "yonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "%<SignalLabel>"
	    axes2		    "%<SignalLabel>"
	  }
	  YMin			  "-5~-5"
	  YMax			  "5~5"
	  SaveName		  "ScopeData2"
	  DataFormat		  "StructureWithTime"
	  MaxDataPoints		  "40000"
	  SampleTime		  "0"
	}
	Line {
	  SrcBlock		  "Logical"
	  SrcPort		  1
	  Points		  [150, 0]
	  Branch {
	    Points		    [0, -130]
	    DstBlock		    "Gateway Out1"
	    DstPort		    1
	  }
	  Branch {
	    Labels		    [0, 0]
	    DstBlock		    "Radio 1 I/Q\nBuffer"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "Addr"
	  SrcPort		  1
	  Points		  [75, 0]
	  Branch {
	    Points		    [0, -100]
	    DstBlock		    "Gateway Out"
	    DstPort		    1
	  }
	  Branch {
	    Labels		    [0, 0]
	    DstBlock		    "Radio 1 I/Q\nBuffer"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "WE"
	  SrcPort		  1
	  DstBlock		  "Logical"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "EN"
	  SrcPort		  1
	  DstBlock		  "Convert1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert1"
	  SrcPort		  1
	  DstBlock		  "Logical"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "I/Q"
	  SrcPort		  1
	  DstBlock		  "Radio 1 I/Q\nBuffer"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out"
	  SrcPort		  1
	  DstBlock		  "Scope"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out1"
	  SrcPort		  1
	  DstBlock		  "Scope"
	  DstPort		  2
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Radio 1\nTx Buffer"
      Ports		      [3, 1]
      Position		      [1015, 651, 1095, 709]
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      MaskHideContents	      off
      System {
	Name			"Radio 1\nTx Buffer"
	Location		[6, 74, 1274, 696]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "RdAddr_14b"
	  Position		  [350, 288, 380, 302]
	  NamePlacement		  "alternate"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Rst"
	  Position		  [30, 173, 60, 187]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "En"
	  Position		  [30, 203, 60, 217]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant"
	  Ports			  [0, 1]
	  Position		  [630, 350, 655, 370]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Unsigned"
	  const			  "0"
	  n_bits		  "32"
	  bin_pt		  "0"
	  explicit_period	  off
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instruction"
"s is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,400,346"
	  block_type		  "constant"
	  block_version		  "10.1.2"
	  sg_icon_stat		  "25,20,1,1,white,blue,0,72d575a1,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);\npatch([20 16 22 16 20 2"
"7 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 23 17"
" 23 19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 26 2"
"6 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begi"
"n icon text');\ncolor('black');port_label('output',1,'0');\nfprintf('','COMME"
"NT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant1"
	  Ports			  [0, 1]
	  Position		  [355, 345, 380, 365]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Boolean"
	  const			  "0"
	  n_bits		  "32"
	  bin_pt		  "0"
	  explicit_period	  off
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instruction"
"s is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,400,346"
	  block_type		  "constant"
	  block_version		  "10.1.2"
	  sg_icon_stat		  "25,20,1,1,white,blue,0,72d575a1,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);\npatch([20 16 22 16 20 2"
"7 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 23 17"
" 23 19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 26 2"
"6 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begi"
"n icon text');\ncolor('black');port_label('output',1,'0');\nfprintf('','COMME"
"NT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant2"
	  Ports			  [0, 1]
	  Position		  [355, 315, 380, 335]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Unsigned"
	  const			  "0"
	  n_bits		  "32"
	  bin_pt		  "0"
	  explicit_period	  off
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instruction"
"s is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,400,346"
	  block_type		  "constant"
	  block_version		  "10.1.2"
	  sg_icon_stat		  "25,20,1,1,white,blue,0,72d575a1,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);\npatch([20 16 22 16 20 2"
"7 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 23 17"
" 23 19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 26 2"
"6 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begi"
"n icon text');\ncolor('black');port_label('output',1,'0');\nfprintf('','COMME"
"NT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert"
	  Ports			  [1, 1]
	  Position		  [350, 188, 375, 202]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating req"
"uire hardware resources; truncating and wrapping do not."
	  arith_type		  "Boolean"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,374,375"
	  block_type		  "convert"
	  block_version		  "8.2"
	  sg_icon_stat		  "25,14,1,1,white,blue,0,74901e60,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([15 10 17 10 15 2"
"3 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 27 20"
" 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0 30 "
"30 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: beg"
"in icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','C"
"OMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert1"
	  Ports			  [1, 1]
	  Position		  [100, 203, 120, 217]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating req"
"uire hardware resources; truncating and wrapping do not."
	  arith_type		  "Boolean"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,374,375"
	  block_type		  "convert"
	  block_version		  "8.2"
	  sg_icon_stat		  "20,14,1,1,white,blue,0,74901e60,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([15 10 17 10 15 2"
"3 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 27 20"
" 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0 30 "
"30 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: beg"
"in icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','C"
"OMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter"
	  Ports			  [1, 1]
	  Position		  [150, 201, 180, 219]
	  SourceBlock		  "xbsIndex_r4/Inverter"
	  SourceType		  "Xilinx Inverter Block"
	  infoedit		  "Bitwise logical negation (one's complement)"
" operator."
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "inv"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "30,18,1,1,white,blue,0,1ab4a85f,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 55 55 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 "
"32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[7 16 29 42 51 51 47 51 51 39 "
"51 42 29 16 7 19 7 7 11 7 7 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 58"
" 58 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');disp('not');\nfprintf('','COMMENT: end icon "
"text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical"
	  Ports			  [2, 1]
	  Position		  [215, 165, 270, 225]
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "OR"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  align_bp		  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,261"
	  block_type		  "logical"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "55,60,1,1,white,blue,0,f4a65842,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 55 55 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 "
"32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[8 17 30 43 52 52 48 52 52 40 "
"52 43 30 17 8 20 8 8 12 8 8 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 60"
" 60 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');disp('\\newlineor\\newlinez^{-0}','texmode',"
"'on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux"
	  Ports			  [3, 1]
	  Position		  [750, 273, 795, 377]
	  SourceBlock		  "xbsIndex_r4/Mux"
	  SourceType		  "Xilinx Bus Multiplexer Block"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,303"
	  block_type		  "mux"
	  block_version		  "10.1.2"
	  sg_icon_stat		  "45,104,1,1,white,blue,3,613f58e1,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 45 45 0 ],[0 14.8571 89.1429 104 ],[0.77 0.82 0.91]);\npatch([10 3"
" 14 3 10 22 25 28 41 31 21 14 25 14 21 31 41 28 25 22 10 ],[34 41 52 63 70 70"
" 67 70 70 60 70 63 52 41 34 44 34 34 37 34 34 ],[0.98 0.96 0.92]);\nplot([0 4"
"5 45 0 0 ],[0 14.8571 89.1429 104 0 ]);\nfprintf('','COMMENT: end icon graphi"
"cs');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('in"
"put',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');po"
"rt_label('input',3,'d1');\ncolor('black');disp('\\bf{}','texmode','on');\nfpr"
"intf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Shared Memory"
	  Ports			  [3, 1]
	  Position		  [445, 280, 525, 370]
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  SourceBlock		  "xbsIndex_r4/Shared Memory"
	  SourceType		  "Xilinx Shared Memory Random Access Memory B"
"lock"
	  shared_memory_name	  "'TxBuff_Radio1'"
	  depth			  "2^14"
	  ownership		  "Locally Owned and Initialized"
	  initVector		  "0"
	  mutex			  "Unprotected"
	  mode			  "Read and Write"
	  write_mode		  "Read After Write"
	  time_out		  "0"
	  latency		  "1"
	  explicit_data_type	  on
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  implementation	  "Block RAM"
	  use_rpm		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,384,381"
	  block_type		  "shmem"
	  block_version		  "10.1.2"
	  sg_icon_stat		  "80,90,1,1,white,blue,0,e2c38f9a,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 80 80 0 ],[0 0 90 90 ],[0.77 0.82 0.91]);\npatch([18 5 24 5 18 39 "
"45 51 74 56 39 27 46 27 39 56 74 51 45 39 18 ],[14 27 46 65 78 78 72 78 78 60"
" 77 65 46 27 15 32 14 14 20 14 14 ],[0.98 0.96 0.92]);\nplot([0 80 80 0 0 ],["
"0 0 90 90 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMME"
"NT: begin icon text');\ncolor('black');port_label('input',1,'addr');\ncolor('"
"black');port_label('input',2,'din');\ncolor('black');port_label('input',3,'we"
"');\ncolor('black');port_label('output',1,'dout');\nfprintf('','COMMENT: end "
"icon text');\n"
	}
	Block {
	  BlockType		  Outport
	  Name			  "IQ_32b"
	  Position		  [885, 318, 915, 332]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Logical"
	  SrcPort		  1
	  DstBlock		  "Convert"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert"
	  SrcPort		  1
	  Points		  [160, 0; 0, 95]
	  DstBlock		  "Mux"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Rst"
	  SrcPort		  1
	  DstBlock		  "Logical"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "En"
	  SrcPort		  1
	  DstBlock		  "Convert1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert1"
	  SrcPort		  1
	  DstBlock		  "Inverter"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Inverter"
	  SrcPort		  1
	  DstBlock		  "Logical"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "RdAddr_14b"
	  SrcPort		  1
	  DstBlock		  "Shared Memory"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Shared Memory"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Constant1"
	  SrcPort		  1
	  DstBlock		  "Shared Memory"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Constant2"
	  SrcPort		  1
	  DstBlock		  "Shared Memory"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Mux"
	  SrcPort		  1
	  DstBlock		  "IQ_32b"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Radio 1 Inputs"
      Ports		      [1, 1]
      Position		      [920, 43, 1060, 77]
      NamePlacement	      "alternate"
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      MaskHideContents	      off
      System {
	Name			"Radio 1 Inputs"
	Location		[22, 80, 1204, 732]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "DebugRxBuffers"
	  Position		  [180, 263, 210, 277]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "ADC I"
	  Ports			  [1, 2]
	  Position		  [505, 250, 575, 285]
	  NamePlacement		  "alternate"
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  System {
	    Name		    "ADC I"
	    Location		    [2, 74, 1184, 726]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "Debug"
	      Position		      [600, 53, 630, 67]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant1"
	      Position		      [145, 320, 175, 350]
	      ShowName		      off
	      Value		      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      Ports		      [0, 1]
	      Position		      [435, 340, 495, 400]
	      SourceBlock	      "xbsIndex_r4/Counter"
	      SourceType	      "Xilinx Counter Block"
	      infoedit		      "Hardware notes: Free running counters a"
"re the least expensive in hardware.  A count limited counter is implemented b"
"y combining a counter with a comparator."
	      cnt_type		      "Free Running"
	      cnt_to		      "Inf"
	      operation		      "Down"
	      start_count	      "2^14-1"
	      cnt_by_val	      "1"
	      arith_type	      "Unsigned"
	      n_bits		      "14"
	      bin_pt		      "0"
	      load_pin		      off
	      rst		      off
	      en		      off
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      off
	      use_behavioral_HDL      off
	      use_rpm		      off
	      implementation	      "Fabric"
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,619"
	      block_type	      "counter"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "60,60,1,1,white,blue,0,a170c862,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([14 4 18 4 14"
" 30 34 38 55 42 29 20 35 20 29 42 55 38 34 30 14 ],[6 16 30 44 54 54 50 54 54"
" 41 54 45 30 15 6 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 "
"0 60 60 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('output',1,'out');\nfprintf('"
"','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux"
	      Ports		      [3, 1]
	      Position		      [735, 88, 780, 192]
	      SourceBlock	      "xbsIndex_r4/Mux"
	      SourceType	      "Xilinx Bus Multiplexer Block"
	      inputs		      "2"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,303"
	      block_type	      "mux"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "45,104,1,1,white,blue,3,613f58e1,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 45 45 0 ],[0 14.8571 89.1429 104 ],[0.77 0.82 0.91]);\npatch(["
"10 3 14 3 10 22 25 28 41 31 21 14 25 14 21 31 41 28 25 22 10 ],[34 41 52 63 7"
"0 70 67 70 70 60 70 63 52 41 34 44 34 34 37 34 34 ],[0.98 0.96 0.92]);\nplot("
"[0 45 45 0 0 ],[0 14.8571 89.1429 104 0 ]);\nfprintf('','COMMENT: end icon gr"
"aphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
"('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black'"
");port_label('input',3,'d1');\ncolor('black');disp('\\bf{}','texmode','on');"
"\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux1"
	      Ports		      [3, 1]
	      Position		      [735, 283, 780, 387]
	      SourceBlock	      "xbsIndex_r4/Mux"
	      SourceType	      "Xilinx Bus Multiplexer Block"
	      inputs		      "2"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,303"
	      block_type	      "mux"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "45,104,1,1,white,blue,3,613f58e1,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 45 45 0 ],[0 14.8571 89.1429 104 ],[0.77 0.82 0.91]);\npatch(["
"10 3 14 3 10 22 25 28 41 31 21 14 25 14 21 31 41 28 25 22 10 ],[34 41 52 63 7"
"0 70 67 70 70 60 70 63 52 41 34 44 34 34 37 34 34 ],[0.98 0.96 0.92]);\nplot("
"[0 45 45 0 0 ],[0 14.8571 89.1429 104 0 ]);\nfprintf('','COMMENT: end icon gr"
"aphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
"('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black'"
");port_label('input',3,'d1');\ncolor('black');disp('\\bf{}','texmode','on');"
"\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Radio 1 ADC I"
	      Ports		      [1, 1]
	      Position		      [220, 314, 315, 356]
	      LinkData {
		BlockName		"radio1_adc_I"
		DialogParameters {
		  sg_icon_stat		  "65,20,1,1,white,yellow,0,bc55d28f,r"
"ight"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon gra"
"phics');\npatch([0 65 65 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\npatch([27 24 29"
" 24 27 32 33 34 40 36 32 29 34 29 32 36 40 34 33 32 27 ],[2 5 10 15 18 18 17 "
"18 18 14 18 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 65 65 0 0 ],["
"0 0 20 20 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMME"
"NT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}"
"\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprin"
"tf('','COMMENT: end icon text');\n"
		}
	      }
	      SourceBlock	      "WARP_Blockset/WARP Radio Board ADC//DAC"
"s/Radio 1 ADC I"
	      SourceType	      ""
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      samp_period	      "1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register"
	      Ports		      [1, 1]
	      Position		      [365, 321, 400, 349]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      rst		      off
	      en		      off
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "register"
	      block_version	      "8.2"
	      sg_icon_stat	      "35,28,1,1,white,blue,0,ac6b57db,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15"
" 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50"
" 37 49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 "
"0 56 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('black"
"');port_label('output',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texmode',"
"'on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      Ports		      [1, 1]
	      Position		      [580, 354, 630, 386]
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering th"
"e binary representation.   You can changed the signal between signed and unsi"
"gned, and relocate the binary point.<P><P>Hardware notes: In hardware this bl"
"ock costs nothing.<P><P>Example:  Suppose the input is 6 bits wide, signed, w"
"ith 2 fractional bits, and the output is forced to unsigned with 0 fractional"
" bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
"utput of 56 (111000 in binary)."
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "13"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,336,312"
	      block_type	      "reinterpret"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "50,32,1,1,white,blue,0,8982c1db,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 50 50 0 ],[0 0 32 32 ],[0.77 0.82 0.91]);\npatch([16 11 18 11 "
"16 24 26 28 37 30 23 18 25 18 23 30 37 28 26 24 16 ],[3 8 15 22 27 27 25 27 2"
"7 20 27 22 15 8 3 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 50 50 0 0 ],[0 0"
" 32 32 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT:"
" begin icon text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT"
": end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice"
	      Ports		      [1, 1]
	      Position		      [585, 160, 645, 190]
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from eac"
"h input sample and presents it at the output.  The output type is ordinarily "
"unsigned with binary point at zero, but can be Boolean when the slice is one "
"bit wide.<P><P>Hardware notes: In hardware this block costs nothing."
	      nbits		      "1"
	      boolean_output	      off
	      mode		      "Lower Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,449,376"
	      block_type	      "slice"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "60,30,1,1,white,blue,0,b1026674,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([22 17 24 17 "
"22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 2"
"7 20 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0"
" 30 30 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT:"
" begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf("
"'','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "radio1_ADC_I_OTR"
	      Ports		      [1, 1]
	      Position		      [240, 134, 295, 146]
	      NamePlacement	      "alternate"
	      SourceBlock	      "xbsIndex_r4/Gateway In"
	      SourceType	      "Xilinx Gateway In Block"
	      infoedit		      "Gateway in block.  Converts inputs of t"
"ype Simulink integer, double and fixed point to  Xilinx fixed point type.<P><"
"P>Hardware notes:  In hardware these blocks become top level input ports."
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      quantization	      "Round  (unbiased: +/- Inf)"
	      overflow		      "Saturate"
	      period		      "1"
	      dbl_ovrd		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,356,432"
	      block_type	      "gatewayin"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "55,12,1,1,white,yellow,0,bc55d28f,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 65 65 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\npatch([27 24 29 24 "
"27 32 33 34 40 36 32 29 34 29 32 36 40 34 33 32 27 ],[2 5 10 15 18 18 17 18 1"
"8 14 18 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 65 65 0 0 ],[0 0 "
"20 20 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: "
"begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf"
" In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('"
"','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "OTR I"
	      Position		      [840, 133, 870, 147]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "ADC I"
	      Position		      [840, 328, 870, 342]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Constant1"
	      SrcPort		      1
	      Points		      [20, 0]
	      Branch {
		Points			[0, -195]
		DstBlock		"radio1_ADC_I_OTR"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Radio 1 ADC I"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Radio 1 ADC I"
	      SrcPort		      1
	      DstBlock		      "Register"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      DstBlock		      "OTR I"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Debug"
	      SrcPort		      1
	      Points		      [40, 0; 0, 45]
	      Branch {
		DstBlock		"Mux"
		DstPort			1
	      }
	      Branch {
		Points			[0, 195]
		DstBlock		"Mux1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "radio1_ADC_I_OTR"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Slice"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Mux1"
	      SrcPort		      1
	      DstBlock		      "ADC I"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Register"
	      SrcPort		      1
	      DstBlock		      "Mux1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "Mux1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      Points		      [25, 0]
	      Branch {
		DstBlock		"Reinterpret"
		DstPort			1
	      }
	      Branch {
		Points			[0, -195]
		DstBlock		"Slice"
		DstPort			1
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "ADC Q"
	  Ports			  [1, 2]
	  Position		  [505, 325, 575, 360]
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  System {
	    Name		    "ADC Q"
	    Location		    [66, 91, 1248, 743]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "Debug"
	      Position		      [585, 43, 615, 57]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant1"
	      Position		      [140, 310, 170, 340]
	      ShowName		      off
	      Value		      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      Ports		      [0, 1]
	      Position		      [415, 330, 475, 390]
	      SourceBlock	      "xbsIndex_r4/Counter"
	      SourceType	      "Xilinx Counter Block"
	      infoedit		      "Hardware notes: Free running counters a"
"re the least expensive in hardware.  A count limited counter is implemented b"
"y combining a counter with a comparator."
	      cnt_type		      "Free Running"
	      cnt_to		      "Inf"
	      operation		      "Up"
	      start_count	      "0"
	      cnt_by_val	      "1"
	      arith_type	      "Unsigned"
	      n_bits		      "14"
	      bin_pt		      "0"
	      load_pin		      off
	      rst		      off
	      en		      off
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      off
	      use_behavioral_HDL      off
	      use_rpm		      off
	      implementation	      "Fabric"
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,619"
	      block_type	      "counter"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "60,60,1,1,white,blue,0,a170c862,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([14 4 18 4 14"
" 30 34 38 55 42 29 20 35 20 29 42 55 38 34 30 14 ],[6 16 30 44 54 54 50 54 54"
" 41 54 45 30 15 6 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 "
"0 60 60 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('output',1,'out');\nfprintf('"
"','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux"
	      Ports		      [3, 1]
	      Position		      [720, 78, 765, 182]
	      SourceBlock	      "xbsIndex_r4/Mux"
	      SourceType	      "Xilinx Bus Multiplexer Block"
	      inputs		      "2"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,303"
	      block_type	      "mux"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "45,104,1,1,white,blue,3,613f58e1,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 45 45 0 ],[0 14.8571 89.1429 104 ],[0.77 0.82 0.91]);\npatch(["
"10 3 14 3 10 22 25 28 41 31 21 14 25 14 21 31 41 28 25 22 10 ],[34 41 52 63 7"
"0 70 67 70 70 60 70 63 52 41 34 44 34 34 37 34 34 ],[0.98 0.96 0.92]);\nplot("
"[0 45 45 0 0 ],[0 14.8571 89.1429 104 0 ]);\nfprintf('','COMMENT: end icon gr"
"aphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
"('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black'"
");port_label('input',3,'d1');\ncolor('black');disp('\\bf{}','texmode','on');"
"\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux1"
	      Ports		      [3, 1]
	      Position		      [720, 273, 765, 377]
	      SourceBlock	      "xbsIndex_r4/Mux"
	      SourceType	      "Xilinx Bus Multiplexer Block"
	      inputs		      "2"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,303"
	      block_type	      "mux"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "45,104,1,1,white,blue,3,613f58e1,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 45 45 0 ],[0 14.8571 89.1429 104 ],[0.77 0.82 0.91]);\npatch(["
"10 3 14 3 10 22 25 28 41 31 21 14 25 14 21 31 41 28 25 22 10 ],[34 41 52 63 7"
"0 70 67 70 70 60 70 63 52 41 34 44 34 34 37 34 34 ],[0.98 0.96 0.92]);\nplot("
"[0 45 45 0 0 ],[0 14.8571 89.1429 104 0 ]);\nfprintf('','COMMENT: end icon gr"
"aphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
"('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black'"
");port_label('input',3,'d1');\ncolor('black');disp('\\bf{}','texmode','on');"
"\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Radio 1 ADC Q"
	      Ports		      [1, 1]
	      Position		      [215, 304, 310, 346]
	      LinkData {
		BlockName		"radio1_adc_Q"
		DialogParameters {
		  sg_icon_stat		  "65,20,1,1,white,yellow,0,bc55d28f,r"
"ight"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon gra"
"phics');\npatch([0 65 65 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\npatch([27 24 29"
" 24 27 32 33 34 40 36 32 29 34 29 32 36 40 34 33 32 27 ],[2 5 10 15 18 18 17 "
"18 18 14 18 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 65 65 0 0 ],["
"0 0 20 20 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMME"
"NT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}"
"\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprin"
"tf('','COMMENT: end icon text');\n"
		}
	      }
	      SourceBlock	      "WARP_Blockset/WARP Radio Board ADC//DAC"
"s/Radio 1 ADC Q"
	      SourceType	      ""
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      samp_period	      "1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register"
	      Ports		      [1, 1]
	      Position		      [345, 311, 380, 339]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      rst		      off
	      en		      off
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "register"
	      block_version	      "8.2"
	      sg_icon_stat	      "35,28,1,1,white,blue,0,ac6b57db,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15"
" 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50"
" 37 49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 "
"0 56 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('black"
"');port_label('output',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texmode',"
"'on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      Ports		      [1, 1]
	      Position		      [565, 344, 615, 376]
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering th"
"e binary representation.   You can changed the signal between signed and unsi"
"gned, and relocate the binary point.<P><P>Hardware notes: In hardware this bl"
"ock costs nothing.<P><P>Example:  Suppose the input is 6 bits wide, signed, w"
"ith 2 fractional bits, and the output is forced to unsigned with 0 fractional"
" bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
"utput of 56 (111000 in binary)."
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "13"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,336,312"
	      block_type	      "reinterpret"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "50,32,1,1,white,blue,0,8982c1db,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 50 50 0 ],[0 0 32 32 ],[0.77 0.82 0.91]);\npatch([16 11 18 11 "
"16 24 26 28 37 30 23 18 25 18 23 30 37 28 26 24 16 ],[3 8 15 22 27 27 25 27 2"
"7 20 27 22 15 8 3 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 50 50 0 0 ],[0 0"
" 32 32 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT:"
" begin icon text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT"
": end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice"
	      Ports		      [1, 1]
	      Position		      [570, 150, 630, 180]
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from eac"
"h input sample and presents it at the output.  The output type is ordinarily "
"unsigned with binary point at zero, but can be Boolean when the slice is one "
"bit wide.<P><P>Hardware notes: In hardware this block costs nothing."
	      nbits		      "1"
	      boolean_output	      off
	      mode		      "Lower Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,449,376"
	      block_type	      "slice"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "60,30,1,1,white,blue,0,b1026674,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([22 17 24 17 "
"22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 2"
"7 20 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0"
" 30 30 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT:"
" begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf("
"'','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "radio1_ADC_Q_OTR"
	      Ports		      [1, 1]
	      Position		      [240, 124, 295, 136]
	      SourceBlock	      "xbsIndex_r4/Gateway In"
	      SourceType	      "Xilinx Gateway In Block"
	      infoedit		      "Gateway in block.  Converts inputs of t"
"ype Simulink integer, double and fixed point to  Xilinx fixed point type.<P><"
"P>Hardware notes:  In hardware these blocks become top level input ports."
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      quantization	      "Round  (unbiased: +/- Inf)"
	      overflow		      "Saturate"
	      period		      "1"
	      dbl_ovrd		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,356,432"
	      block_type	      "gatewayin"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "55,12,1,1,white,yellow,0,bc55d28f,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 65 65 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\npatch([27 24 29 24 "
"27 32 33 34 40 36 32 29 34 29 32 36 40 34 33 32 27 ],[2 5 10 15 18 18 17 18 1"
"8 14 18 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 65 65 0 0 ],[0 0 "
"20 20 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: "
"begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf"
" In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('"
"','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "OTR Q"
	      Position		      [860, 123, 890, 137]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "ADC Q"
	      Position		      [860, 318, 890, 332]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Radio 1 ADC Q"
	      SrcPort		      1
	      DstBlock		      "Register"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant1"
	      SrcPort		      1
	      Points		      [20, 0]
	      Branch {
		Points			[0, -195]
		DstBlock		"radio1_ADC_Q_OTR"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Radio 1 ADC Q"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      DstBlock		      "OTR Q"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Debug"
	      SrcPort		      1
	      Points		      [40, 0; 0, 45]
	      Branch {
		DstBlock		"Mux"
		DstPort			1
	      }
	      Branch {
		Points			[0, 195]
		DstBlock		"Mux1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "radio1_ADC_Q_OTR"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Slice"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Mux1"
	      SrcPort		      1
	      DstBlock		      "ADC Q"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Register"
	      SrcPort		      1
	      DstBlock		      "Mux1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "Mux1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      Points		      [30, 0]
	      Branch {
		DstBlock		"Reinterpret"
		DstPort			1
	      }
	      Branch {
		Points			[0, -195]
		DstBlock		"Slice"
		DstPort			1
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Concatenates_1"
	  Ports			  [4, 1]
	  Position		  [695, 218, 740, 372]
	  NamePlacement		  "alternate"
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  System {
	    Name		    "Concatenates_1"
	    Location		    [2, 74, 1270, 726]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "OTR_I"
	      Position		      [395, 43, 425, 57]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "ADC_I"
	      Position		      [330, 93, 360, 107]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "OTR_Q"
	      Position		      [390, 163, 420, 177]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "ADC_Q"
	      Position		      [330, 213, 360, 227]
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat1"
	      Ports		      [2, 1]
	      Position		      [490, 191, 520, 229]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Concat"
	      SourceType	      "Xilinx Bus Concatenator Block"
	      infoedit		      "Concatenates two or more inputs.  Outpu"
"t will be cast to an unsigned value with the binary point at zero."
	      num_inputs	      "2"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "concat"
	      block_version	      "8.2"
	      sg_icon_stat	      "30,38,1,1,white,blue,0,df1e5aba,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([14 4 18 4 14"
" 30 34 38 55 42 29 20 35 20 29 42 55 38 34 30 14 ],[6 16 30 44 54 54 50 54 54"
" 41 54 45 30 15 6 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 "
"0 60 60 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'hi');\ncolor('blac"
"k');port_label('input',2,'lo');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat2"
	      Ports		      [2, 1]
	      Position		      [490, 71, 520, 109]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Concat"
	      SourceType	      "Xilinx Bus Concatenator Block"
	      infoedit		      "Concatenates two or more inputs.  Outpu"
"t will be cast to an unsigned value with the binary point at zero."
	      num_inputs	      "2"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "concat"
	      block_version	      "8.2"
	      sg_icon_stat	      "30,38,1,1,white,blue,0,df1e5aba,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([14 4 18 4 14"
" 30 34 38 55 42 29 20 35 20 29 42 55 38 34 30 14 ],[6 16 30 44 54 54 50 54 54"
" 41 54 45 30 15 6 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 "
"0 60 60 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'hi');\ncolor('blac"
"k');port_label('input',2,'lo');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat3"
	      Ports		      [2, 1]
	      Position		      [550, 150, 575, 230]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Concat"
	      SourceType	      "Xilinx Bus Concatenator Block"
	      infoedit		      "Concatenates two or more inputs.  Outpu"
"t will be cast to an unsigned value with the binary point at zero."
	      num_inputs	      "2"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "concat"
	      block_version	      "8.2"
	      sg_icon_stat	      "25,80,1,1,white,blue,0,df1e5aba,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([14 4 18 4 14"
" 30 34 38 55 42 29 20 35 20 29 42 55 38 34 30 14 ],[6 16 30 44 54 54 50 54 54"
" 41 54 45 30 15 6 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 "
"0 60 60 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'hi');\ncolor('blac"
"k');port_label('input',2,'lo');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat4"
	      Ports		      [2, 1]
	      Position		      [550, 30, 575, 110]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Concat"
	      SourceType	      "Xilinx Bus Concatenator Block"
	      infoedit		      "Concatenates two or more inputs.  Outpu"
"t will be cast to an unsigned value with the binary point at zero."
	      num_inputs	      "2"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "concat"
	      block_version	      "8.2"
	      sg_icon_stat	      "25,80,1,1,white,blue,0,df1e5aba,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([14 4 18 4 14"
" 30 34 38 55 42 29 20 35 20 29 42 55 38 34 30 14 ],[6 16 30 44 54 54 50 54 54"
" 41 54 45 30 15 6 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 "
"0 60 60 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'hi');\ncolor('blac"
"k');port_label('input',2,'lo');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat5"
	      Ports		      [2, 1]
	      Position		      [635, 50, 660, 130]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Concat"
	      SourceType	      "Xilinx Bus Concatenator Block"
	      infoedit		      "Concatenates two or more inputs.  Outpu"
"t will be cast to an unsigned value with the binary point at zero."
	      num_inputs	      "2"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "concat"
	      block_version	      "8.2"
	      sg_icon_stat	      "25,80,1,1,white,blue,0,df1e5aba,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([14 4 18 4 14"
" 30 34 38 55 42 29 20 35 20 29 42 55 38 34 30 14 ],[6 16 30 44 54 54 50 54 54"
" 41 54 45 30 15 6 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 "
"0 60 60 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'hi');\ncolor('blac"
"k');port_label('input',2,'lo');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      Ports		      [1, 1]
	      Position		      [385, 90, 420, 110]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering th"
"e binary representation.   You can changed the signal between signed and unsi"
"gned, and relocate the binary point.<P><P>Hardware notes: In hardware this bl"
"ock costs nothing.<P><P>Example:  Suppose the input is 6 bits wide, signed, w"
"ith 2 fractional bits, and the output is forced to unsigned with 0 fractional"
" bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
"utput of 56 (111000 in binary)."
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,356,309"
	      block_type	      "reinterpret"
	      block_version	      "8.2"
	      sg_icon_stat	      "35,20,1,1,white,blue,0,8982c1db,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 50 50 0 ],[0 0 32 32 ],[0.77 0.82 0.91]);\npatch([16 11 18 11 "
"16 24 26 28 37 30 23 18 25 18 23 30 37 28 26 24 16 ],[3 8 15 22 27 27 25 27 2"
"7 20 27 22 15 8 3 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 50 50 0 0 ],[0 0"
" 32 32 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT:"
" begin icon text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT"
": end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret1"
	      Ports		      [1, 1]
	      Position		      [390, 210, 425, 230]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering th"
"e binary representation.   You can changed the signal between signed and unsi"
"gned, and relocate the binary point.<P><P>Hardware notes: In hardware this bl"
"ock costs nothing.<P><P>Example:  Suppose the input is 6 bits wide, signed, w"
"ith 2 fractional bits, and the output is forced to unsigned with 0 fractional"
" bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
"utput of 56 (111000 in binary)."
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,356,309"
	      block_type	      "reinterpret"
	      block_version	      "8.2"
	      sg_icon_stat	      "35,20,1,1,white,blue,0,8982c1db,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 50 50 0 ],[0 0 32 32 ],[0.77 0.82 0.91]);\npatch([16 11 18 11 "
"16 24 26 28 37 30 23 18 25 18 23 30 37 28 26 24 16 ],[3 8 15 22 27 27 25 27 2"
"7 20 27 22 15 8 3 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 50 50 0 0 ],[0 0"
" 32 32 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT:"
" begin icon text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT"
": end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "zero"
	      Ports		      [0, 1]
	      Position		      [440, 191, 460, 209]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      arith_type	      "Unsigned"
	      const		      "0"
	      n_bits		      "1"
	      bin_pt		      "0"
	      explicit_period	      off
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instruc"
"tions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "constant"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "20,18,1,1,white,blue,0,72d575a1,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);\npatch([20 16 22 16 "
"20 27 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 2"
"3 17 23 19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 "
"26 26 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: "
"begin icon text');\ncolor('black');port_label('output',1,'0');\nfprintf('','C"
"OMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "zero1"
	      Ports		      [0, 1]
	      Position		      [440, 71, 460, 89]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      arith_type	      "Unsigned"
	      const		      "0"
	      n_bits		      "1"
	      bin_pt		      "0"
	      explicit_period	      off
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instruc"
"tions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "constant"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "20,18,1,1,white,blue,0,72d575a1,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);\npatch([20 16 22 16 "
"20 27 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 2"
"3 17 23 19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 "
"26 26 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: "
"begin icon text');\ncolor('black');port_label('output',1,'0');\nfprintf('','C"
"OMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "32b"
	      Position		      [685, 83, 715, 97]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Reinterpret1"
	      SrcPort		      1
	      DstBlock		      "Concat1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "Concat2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "ADC_Q"
	      SrcPort		      1
	      DstBlock		      "Reinterpret1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "OTR_Q"
	      SrcPort		      1
	      DstBlock		      "Concat3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ADC_I"
	      SrcPort		      1
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Concat5"
	      SrcPort		      1
	      DstBlock		      "32b"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "OTR_I"
	      SrcPort		      1
	      DstBlock		      "Concat4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Concat3"
	      SrcPort		      1
	      Points		      [25, 0; 0, -80]
	      DstBlock		      "Concat5"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Concat4"
	      SrcPort		      1
	      DstBlock		      "Concat5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Concat2"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Concat4"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "zero1"
	      SrcPort		      1
	      DstBlock		      "Concat2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Concat1"
	      SrcPort		      1
	      DstBlock		      "Concat3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "zero"
	      SrcPort		      1
	      DstBlock		      "Concat1"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out1"
	  Ports			  [1, 1]
	  Position		  [710, 135, 740, 145]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed p"
"oint inputs into ouputs of type Simulink integer, double, or fixed point.<P><"
"P>Hardware notes:  In hardware these blocks become top level output ports or "
"are discarded, depending on how they are configured."
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,386"
	  block_type		  "gatewayout"
	  block_version		  "10.1.2"
	  sg_icon_stat		  "30,10,1,1,white,grey,0,b3a044a9,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 30 30 0 ],[0 0 10 10 ],[0.88 0.88 0.88]);\npatch([13 11 13 11 13 1"
"6 17 18 21 19 17 15 17 15 17 19 21 18 17 16 13 ],[1 3 5 7 9 9 8 9 9 7 9 7 5 3"
" 1 3 1 1 2 1 1 ],[0.98 0.96 0.92]);\nplot([0 30 30 0 0 ],[0 0 10 10 0 ]);\nfp"
"rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text"
"');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('ou"
"tput',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMMENT: end ic"
"on text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out4"
	  Ports			  [1, 1]
	  Position		  [710, 120, 740, 130]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed p"
"oint inputs into ouputs of type Simulink integer, double, or fixed point.<P><"
"P>Hardware notes:  In hardware these blocks become top level output ports or "
"are discarded, depending on how they are configured."
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,386"
	  block_type		  "gatewayout"
	  block_version		  "10.1.2"
	  sg_icon_stat		  "30,10,1,1,white,grey,0,b3a044a9,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 30 30 0 ],[0 0 10 10 ],[0.88 0.88 0.88]);\npatch([13 11 13 11 13 1"
"6 17 18 21 19 17 15 17 15 17 19 21 18 17 16 13 ],[1 3 5 7 9 9 8 9 9 7 9 7 5 3"
" 1 3 1 1 2 1 1 ],[0.98 0.96 0.92]);\nplot([0 30 30 0 0 ],[0 0 10 10 0 ]);\nfp"
"rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text"
"');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('ou"
"tput',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMMENT: end ic"
"on text');\n"
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope"
	  Ports			  [2]
	  Position		  [800, 111, 830, 164]
	  Floating		  off
	  Location		  [5, 34, 1285, 912]
	  Open			  off
	  NumInputPorts		  "2"
	  List {
	    ListType		    AxesTitles
	    axes1		    "%<SignalLabel>"
	    axes2		    "%<SignalLabel>"
	  }
	  YMin			  "-5~-5"
	  YMax			  "5~5"
	  DataFormat		  "StructureWithTime"
	  SampleTime		  "0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Radio 1 I/Q"
	  Position		  [865, 288, 895, 302]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "ADC Q"
	  SrcPort		  2
	  Points		  [55, 0; 0, 5; 30, 0]
	  Branch {
	    DstBlock		    "Concatenates_1"
	    DstPort		    4
	  }
	  Branch {
	    Points		    [0, -215]
	    DstBlock		    "Gateway Out1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "ADC Q"
	  SrcPort		  1
	  Points		  [0, -20]
	  DstBlock		  "Concatenates_1"
	  DstPort		  3
	}
	Line {
	  Labels		  [0, 0]
	  SrcBlock		  "ADC I"
	  SrcPort		  2
	  Points		  [75, 0]
	  Branch {
	    DstBlock		    "Concatenates_1"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, -150]
	    DstBlock		    "Gateway Out4"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "ADC I"
	  SrcPort		  1
	  Points		  [35, 0; 0, -25]
	  DstBlock		  "Concatenates_1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Concatenates_1"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Radio 1 I/Q"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out4"
	  SrcPort		  1
	  DstBlock		  "Scope"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out1"
	  SrcPort		  1
	  Points		  [40, 0]
	  DstBlock		  "Scope"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "DebugRxBuffers"
	  SrcPort		  1
	  Points		  [160, 0]
	  Branch {
	    DstBlock		    "ADC I"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 75]
	    DstBlock		    "ADC Q"
	    DstPort		    1
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Radio 1 Outputs"
      Ports		      [1]
      Position		      [1180, 656, 1230, 704]
      NamePlacement	      "alternate"
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      MaskHideContents	      off
      System {
	Name			"Radio 1 Outputs"
	Location		[2, 74, 1078, 531]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "32b"
	  Position		  [250, 93, 280, 107]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "16LSB"
	  Ports			  [1, 1]
	  Position		  [430, 92, 470, 108]
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each in"
"put sample and presents it at the output.  The output type is ordinarily unsi"
"gned with binary point at zero, but can be Boolean when the slice is one bit "
"wide.<P><P>Hardware notes: In hardware this block costs nothing."
	  nbits			  "16"
	  boolean_output	  off
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,442,407"
	  block_type		  "slice"
	  block_version		  "8.2"
	  sg_icon_stat		  "40,16,1,1,white,blue,0,b1026674,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([22 17 24 17 22 3"
"0 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20"
" 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 30 "
"30 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: beg"
"in icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','"
"COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "16MSB"
	  Ports			  [1, 1]
	  Position		  [430, 36, 470, 54]
	  NamePlacement		  "alternate"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each in"
"put sample and presents it at the output.  The output type is ordinarily unsi"
"gned with binary point at zero, but can be Boolean when the slice is one bit "
"wide.<P><P>Hardware notes: In hardware this block costs nothing."
	  nbits			  "16"
	  boolean_output	  off
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,442,407"
	  block_type		  "slice"
	  block_version		  "8.2"
	  sg_icon_stat		  "40,18,1,1,white,blue,0,b1026674,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([22 17 24 17 22 3"
"0 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20"
" 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 30 "
"30 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: beg"
"in icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','"
"COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Radio 1 DAC I"
	  Ports			  [1, 1]
	  Position		  [685, 24, 780, 66]
	  LinkData {
	    BlockName		    "Convert"
	    DialogParameters {
	      sg_icon_stat	      "45,30,1,1,white,blue,0,74901e60,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([15 10 17 10 "
"15 23 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 2"
"7 20 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0"
" 30 30 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT:"
" begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('"
"','COMMENT: end icon text');\n"
	    }
	    BlockName		    "radio1_dac_I"
	    DialogParameters {
	      sg_icon_stat	      "60,20,1,1,white,yellow,0,38220381,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\npatch([24 21 26 21 "
"24 29 30 31 37 33 29 26 31 26 29 33 37 31 30 29 24 ],[2 5 10 15 18 18 17 18 1"
"8 14 18 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 "
"20 20 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: "
"begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black')"
";port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf("
"'','COMMENT: end icon text');\n"
	    }
	  }
	  SourceBlock		  "WARP_Blockset/WARP Radio Board ADC//DACs/Ra"
"dio 1 DAC I"
	  SourceType		  ""
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Radio 1 DAC Q"
	  Ports			  [1, 1]
	  Position		  [685, 79, 780, 121]
	  LinkData {
	    BlockName		    "Convert"
	    DialogParameters {
	      sg_icon_stat	      "45,30,1,1,white,blue,0,74901e60,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([15 10 17 10 "
"15 23 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 2"
"7 20 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0"
" 30 30 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT:"
" begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('"
"','COMMENT: end icon text');\n"
	    }
	    BlockName		    "radio1_dac_Q"
	    DialogParameters {
	      sg_icon_stat	      "60,20,1,1,white,yellow,0,38220381,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\npatch([24 21 26 21 "
"24 29 30 31 37 33 29 26 31 26 29 33 37 31 30 29 24 ],[2 5 10 15 18 18 17 18 1"
"8 14 18 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 "
"20 20 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: "
"begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black')"
";port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf("
"'','COMMENT: end icon text');\n"
	    }
	  }
	  SourceBlock		  "WARP_Blockset/WARP Radio Board ADC//DACs/Ra"
"dio 1 DAC Q"
	  SourceType		  ""
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register"
	  Ports			  [1, 1]
	  Position		  [595, 31, 630, 59]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  rst			  off
	  en			  off
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "register"
	  block_version		  "8.2"
	  sg_icon_stat		  "35,28,1,1,white,blue,0,ac6b57db,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 "
"34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 "
"49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56"
" 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('black');p"
"ort_label('output',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texmode','on'"
");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register1"
	  Ports			  [1, 1]
	  Position		  [595, 86, 630, 114]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  rst			  off
	  en			  off
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "register"
	  block_version		  "8.2"
	  sg_icon_stat		  "35,28,1,1,white,blue,0,ac6b57db,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 "
"34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 "
"49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56"
" 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('black');p"
"ort_label('output',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texmode','on'"
");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret"
	  Ports			  [1, 1]
	  Position		  [530, 35, 575, 55]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the bi"
"nary representation.   You can changed the signal between signed and unsigned"
", and relocate the binary point.<P><P>Hardware notes: In hardware this block "
"costs nothing.<P><P>Example:  Suppose the input is 6 bits wide, signed, with "
"2 fractional bits, and the output is forced to unsigned with 0 fractional bit"
"s.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an outpu"
"t of 56 (111000 in binary)."
	  force_arith_type	  on
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  on
	  bin_pt		  "15"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,356,309"
	  block_type		  "reinterpret"
	  block_version		  "8.2"
	  sg_icon_stat		  "45,20,1,1,white,blue,0,8982c1db,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 50 50 0 ],[0 0 32 32 ],[0.77 0.82 0.91]);\npatch([16 11 18 11 16 2"
"4 26 28 37 30 23 18 25 18 23 30 37 28 26 24 16 ],[3 8 15 22 27 27 25 27 27 20"
" 27 22 15 8 3 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 50 50 0 0 ],[0 0 32 "
"32 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: beg"
"in icon text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: en"
"d icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret1"
	  Ports			  [1, 1]
	  Position		  [530, 90, 575, 110]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the bi"
"nary representation.   You can changed the signal between signed and unsigned"
", and relocate the binary point.<P><P>Hardware notes: In hardware this block "
"costs nothing.<P><P>Example:  Suppose the input is 6 bits wide, signed, with "
"2 fractional bits, and the output is forced to unsigned with 0 fractional bit"
"s.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an outpu"
"t of 56 (111000 in binary)."
	  force_arith_type	  on
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  on
	  bin_pt		  "15"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,356,309"
	  block_type		  "reinterpret"
	  block_version		  "8.2"
	  sg_icon_stat		  "45,20,1,1,white,blue,0,8982c1db,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 50 50 0 ],[0 0 32 32 ],[0.77 0.82 0.91]);\npatch([16 11 18 11 16 2"
"4 26 28 37 30 23 18 25 18 23 30 37 28 26 24 16 ],[3 8 15 22 27 27 25 27 27 20"
" 27 22 15 8 3 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 50 50 0 0 ],[0 0 32 "
"32 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: beg"
"in icon text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: en"
"d icon text');\n"
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator1"
	  Position		  [840, 35, 860, 55]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator2"
	  Position		  [840, 90, 860, 110]
	  ShowName		  off
	}
	Line {
	  SrcBlock		  "Radio 1 DAC Q"
	  SrcPort		  1
	  DstBlock		  "Terminator2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Radio 1 DAC I"
	  SrcPort		  1
	  DstBlock		  "Terminator1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret1"
	  SrcPort		  1
	  DstBlock		  "Register1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret"
	  SrcPort		  1
	  DstBlock		  "Register"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "16LSB"
	  SrcPort		  1
	  DstBlock		  "Reinterpret1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "16MSB"
	  SrcPort		  1
	  DstBlock		  "Reinterpret"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Register"
	  SrcPort		  1
	  DstBlock		  "Radio 1 DAC I"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Register1"
	  SrcPort		  1
	  DstBlock		  "Radio 1 DAC Q"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "32b"
	  SrcPort		  1
	  Points		  [65, 0]
	  Branch {
	    Points		    [0, -55]
	    DstBlock		    "16MSB"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "16LSB"
	    DstPort		    1
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Radio 2\nRx Buffers"
      Ports		      [4]
      Position		      [1155, 196, 1220, 274]
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      MaskHideContents	      off
      System {
	Name			"Radio 2\nRx Buffers"
	Location		[2, 74, 1270, 726]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "I/Q"
	  Position		  [545, 163, 575, 177]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Addr"
	  Position		  [325, 128, 355, 142]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "WE"
	  Position		  [110, 183, 140, 197]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "EN"
	  Position		  [110, 213, 140, 227]
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert1"
	  Ports			  [1, 1]
	  Position		  [185, 212, 210, 228]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating req"
"uire hardware resources; truncating and wrapping do not."
	  arith_type		  "Boolean"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,374,375"
	  block_type		  "convert"
	  block_version		  "8.2"
	  sg_icon_stat		  "25,16,1,1,white,blue,0,74901e60,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([15 10 17 10 15 2"
"3 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 27 20"
" 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0 30 "
"30 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: beg"
"in icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','C"
"OMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out"
	  Ports			  [1, 1]
	  Position		  [500, 30, 530, 40]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed p"
"oint inputs into ouputs of type Simulink integer, double, or fixed point.<P><"
"P>Hardware notes:  In hardware these blocks become top level output ports or "
"are discarded, depending on how they are configured."
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,386"
	  block_type		  "gatewayout"
	  block_version		  "10.1.2"
	  sg_icon_stat		  "30,10,1,1,white,grey,0,b3a044a9,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 30 30 0 ],[0 0 10 10 ],[0.88 0.88 0.88]);\npatch([13 11 13 11 13 1"
"6 17 18 21 19 17 15 17 15 17 19 21 18 17 16 13 ],[1 3 5 7 9 9 8 9 9 7 9 7 5 3"
" 1 3 1 1 2 1 1 ],[0.98 0.96 0.92]);\nplot([0 30 30 0 0 ],[0 0 10 10 0 ]);\nfp"
"rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text"
"');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('ou"
"tput',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMMENT: end ic"
"on text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out1"
	  Ports			  [1, 1]
	  Position		  [500, 70, 530, 80]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed p"
"oint inputs into ouputs of type Simulink integer, double, or fixed point.<P><"
"P>Hardware notes:  In hardware these blocks become top level output ports or "
"are discarded, depending on how they are configured."
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,386"
	  block_type		  "gatewayout"
	  block_version		  "10.1.2"
	  sg_icon_stat		  "30,10,1,1,white,grey,0,b3a044a9,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 30 30 0 ],[0 0 10 10 ],[0.88 0.88 0.88]);\npatch([13 11 13 11 13 1"
"6 17 18 21 19 17 15 17 15 17 19 21 18 17 16 13 ],[1 3 5 7 9 9 8 9 9 7 9 7 5 3"
" 1 3 1 1 2 1 1 ],[0.98 0.96 0.92]);\nplot([0 30 30 0 0 ],[0 0 10 10 0 ]);\nfp"
"rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text"
"');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('ou"
"tput',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMMENT: end ic"
"on text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical"
	  Ports			  [2, 1]
	  Position		  [255, 175, 310, 235]
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  align_bp		  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "logical"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "55,60,1,1,white,blue,0,087b5522,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 55 55 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 "
"32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[8 17 30 43 52 52 48 52 52 40 "
"52 43 30 17 8 20 8 8 12 8 8 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 60"
" 60 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');disp('\\newlineand\\newlinez^{-0}','texmode'"
",'on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Radio 2 I/Q\nBuffer"
	  Ports			  [3]
	  Position		  [645, 118, 700, 222]
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  System {
	    Name		    "Radio 2 I/Q\nBuffer"
	    Location		    [2, 74, 1270, 726]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "Addr_14b"
	      Position		      [205, 68, 235, 82]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "I/Q_32b"
	      Position		      [205, 98, 235, 112]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "WE"
	      Position		      [205, 128, 235, 142]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Shared Memory"
	      Ports		      [3, 1]
	      Position		      [315, 60, 395, 150]
	      AttributesFormatString  "<< %<shared_memory_name> >>"
	      SourceBlock	      "xbsIndex_r4/Shared Memory"
	      SourceType	      "Xilinx Shared Memory Random Access Memo"
"ry Block"
	      shared_memory_name      "'RxBuff_Radio2'"
	      depth		      "2^14"
	      ownership		      "Locally Owned and Initialized"
	      initVector	      "0"
	      mutex		      "Unprotected"
	      mode		      "Read and Write"
	      write_mode	      "Read After Write"
	      time_out		      "0"
	      latency		      "1"
	      explicit_data_type      on
	      arith_type	      "Unsigned"
	      n_bits		      "32"
	      bin_pt		      "0"
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      implementation	      "Block RAM"
	      use_rpm		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,384,381"
	      block_type	      "shmem"
	      block_version	      "10.1.2"
	      sg_icon_stat	      "80,90,1,1,white,blue,0,e2c38f9a,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 80 80 0 ],[0 0 90 90 ],[0.77 0.82 0.91]);\npatch([18 5 24 5 18"
" 39 45 51 74 56 39 27 46 27 39 56 74 51 45 39 18 ],[14 27 46 65 78 78 72 78 7"
"8 60 77 65 46 27 15 32 14 14 20 14 14 ],[0.98 0.96 0.92]);\nplot([0 80 80 0 0"
" ],[0 0 90 90 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','C"
"OMMENT: begin icon text');\ncolor('black');port_label('input',1,'addr');\ncol"
"or('black');port_label('input',2,'din');\ncolor('black');port_label('input',3"
",'we');\ncolor('black');port_label('output',1,'dout');\nfprintf('','COMMENT: "
"end icon text');\n"
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator"
	      Position		      [445, 95, 465, 115]
	      ShowName		      off
	    }
	    Line {
	      SrcBlock		      "Addr_14b"
	      SrcPort		      1
	      DstBlock		      "Shared Memory"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "I/Q_32b"
	      SrcPort		      1
	      DstBlock		      "Shared Memory"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "WE"
	      SrcPort		      1
	      DstBlock		      "Shared Memory"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Shared Memory"
	      SrcPort		      1
	      DstBlock		      "Terminator"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope"
	  Ports			  [2]
	  Position		  [585, 14, 625, 96]
	  Floating		  off
	  Location		  [5, 49, 1285, 757]
	  Open			  off
	  NumInputPorts		  "2"
	  ZoomMode		  "yonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "%<SignalLabel>"
	    axes2		    "%<SignalLabel>"
	  }
	  YMin			  "-5~-5"
	  YMax			  "5~5"
	  SaveName		  "ScopeData2"
	  DataFormat		  "StructureWithTime"
	  MaxDataPoints		  "40000"
	  SampleTime		  "0"
	}
	Line {
	  SrcBlock		  "Logical"
	  SrcPort		  1
	  Points		  [150, 0]
	  Branch {
	    Points		    [0, -130]
	    DstBlock		    "Gateway Out1"
	    DstPort		    1
	  }
	  Branch {
	    Labels		    [0, 0]
	    DstBlock		    "Radio 2 I/Q\nBuffer"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "Addr"
	  SrcPort		  1
	  Points		  [75, 0]
	  Branch {
	    Points		    [0, -100]
	    DstBlock		    "Gateway Out"
	    DstPort		    1
	  }
	  Branch {
	    Labels		    [0, 0]
	    DstBlock		    "Radio 2 I/Q\nBuffer"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "WE"
	  SrcPort		  1
	  DstBlock		  "Logical"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "EN"
	  SrcPort		  1
	  DstBlock		  "Convert1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert1"
	  SrcPort		  1
	  DstBlock		  "Logical"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "I/Q"
	  SrcPort		  1
	  DstBlock		  "Radio 2 I/Q\nBuffer"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out"
	  SrcPort		  1
	  DstBlock		  "Scope"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out1"
	  SrcPort		  1
	  DstBlock		  "Scope"
	  DstPort		  2
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Radio 2\nTx Buffer"
      Ports		      [3, 1]
      Position		      [1015, 746, 1095, 804]
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      MaskHideContents	      off
      System {
	Name			"Radio 2\nTx Buffer"
	Location		[2, 74, 827, 638]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "RdAddr_14b"
	  Position		  [355, 288, 385, 302]
	  NamePlacement		  "alternate"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Rst"
	  Position		  [30, 173, 60, 187]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "En"
	  Position		  [30, 203, 60, 217]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant"
	  Ports			  [0, 1]
	  Position		  [630, 350, 655, 370]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Unsigned"
	  const			  "0"
	  n_bits		  "32"
	  bin_pt		  "0"
	  explicit_period	  off
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instruction"
"s is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,400,346"
	  block_type		  "constant"
	  block_version		  "10.1.2"
	  sg_icon_stat		  "25,20,1,1,white,blue,0,72d575a1,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);\npatch([20 16 22 16 20 2"
"7 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 23 17"
" 23 19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 26 2"
"6 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begi"
"n icon text');\ncolor('black');port_label('output',1,'0');\nfprintf('','COMME"
"NT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant1"
	  Ports			  [0, 1]
	  Position		  [355, 345, 380, 365]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Boolean"
	  const			  "0"
	  n_bits		  "32"
	  bin_pt		  "0"
	  explicit_period	  off
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instruction"
"s is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,400,346"
	  block_type		  "constant"
	  block_version		  "10.1.2"
	  sg_icon_stat		  "25,20,1,1,white,blue,0,72d575a1,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);\npatch([20 16 22 16 20 2"
"7 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 23 17"
" 23 19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 26 2"
"6 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begi"
"n icon text');\ncolor('black');port_label('output',1,'0');\nfprintf('','COMME"
"NT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant2"
	  Ports			  [0, 1]
	  Position		  [355, 315, 380, 335]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Unsigned"
	  const			  "0"
	  n_bits		  "32"
	  bin_pt		  "0"
	  explicit_period	  off
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instruction"
"s is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,400,346"
	  block_type		  "constant"
	  block_version		  "10.1.2"
	  sg_icon_stat		  "25,20,1,1,white,blue,0,72d575a1,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);\npatch([20 16 22 16 20 2"
"7 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 23 17"
" 23 19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 26 2"
"6 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begi"
"n icon text');\ncolor('black');port_label('output',1,'0');\nfprintf('','COMME"
"NT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert"
	  Ports			  [1, 1]
	  Position		  [350, 188, 375, 202]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating req"
"uire hardware resources; truncating and wrapping do not."
	  arith_type		  "Boolean"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,374,375"
	  block_type		  "convert"
	  block_version		  "8.2"
	  sg_icon_stat		  "25,14,1,1,white,blue,0,74901e60,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([15 10 17 10 15 2"
"3 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 27 20"
" 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0 30 "
"30 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: beg"
"in icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','C"
"OMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert1"
	  Ports			  [1, 1]
	  Position		  [100, 203, 120, 217]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating req"
"uire hardware resources; truncating and wrapping do not."
	  arith_type		  "Boolean"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,374,375"
	  block_type		  "convert"
	  block_version		  "8.2"
	  sg_icon_stat		  "20,14,1,1,white,blue,0,74901e60,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([15 10 17 10 15 2"
"3 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 27 20"
" 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0 30 "
"30 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: beg"
"in icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','C"
"OMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter"
	  Ports			  [1, 1]
	  Position		  [150, 201, 180, 219]
	  SourceBlock		  "xbsIndex_r4/Inverter"
	  SourceType		  "Xilinx Inverter Block"
	  infoedit		  "Bitwise logical negation (one's complement)"
" operator."
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "inv"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "30,18,1,1,white,blue,0,1ab4a85f,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 55 55 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 "
"32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[7 16 29 42 51 51 47 51 51 39 "
"51 42 29 16 7 19 7 7 11 7 7 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 58"
" 58 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');disp('not');\nfprintf('','COMMENT: end icon "
"text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical"
	  Ports			  [2, 1]
	  Position		  [215, 165, 270, 225]
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "OR"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  align_bp		  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "logical"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "55,60,1,1,white,blue,0,f4a65842,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 55 55 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 "
"32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[8 17 30 43 52 52 48 52 52 40 "
"52 43 30 17 8 20 8 8 12 8 8 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 60"
" 60 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');disp('\\newlineor\\newlinez^{-0}','texmode',"
"'on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux"
	  Ports			  [3, 1]
	  Position		  [750, 273, 795, 377]
	  SourceBlock		  "xbsIndex_r4/Mux"
	  SourceType		  "Xilinx Bus Multiplexer Block"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,303"
	  block_type		  "mux"
	  block_version		  "10.1.2"
	  sg_icon_stat		  "45,104,1,1,white,blue,3,613f58e1,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 45 45 0 ],[0 14.8571 89.1429 104 ],[0.77 0.82 0.91]);\npatch([10 3"
" 14 3 10 22 25 28 41 31 21 14 25 14 21 31 41 28 25 22 10 ],[34 41 52 63 70 70"
" 67 70 70 60 70 63 52 41 34 44 34 34 37 34 34 ],[0.98 0.96 0.92]);\nplot([0 4"
"5 45 0 0 ],[0 14.8571 89.1429 104 0 ]);\nfprintf('','COMMENT: end icon graphi"
"cs');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('in"
"put',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');po"
"rt_label('input',3,'d1');\ncolor('black');disp('\\bf{}','texmode','on');\nfpr"
"intf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Shared Memory"
	  Ports			  [3, 1]
	  Position		  [445, 280, 525, 370]
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  SourceBlock		  "xbsIndex_r4/Shared Memory"
	  SourceType		  "Xilinx Shared Memory Random Access Memory B"
"lock"
	  shared_memory_name	  "'TxBuff_Radio2'"
	  depth			  "2^14"
	  ownership		  "Locally Owned and Initialized"
	  initVector		  "0"
	  mutex			  "Unprotected"
	  mode			  "Read and Write"
	  write_mode		  "Read After Write"
	  time_out		  "0"
	  latency		  "1"
	  explicit_data_type	  on
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  implementation	  "Block RAM"
	  use_rpm		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,384,381"
	  block_type		  "shmem"
	  block_version		  "10.1.2"
	  sg_icon_stat		  "80,90,1,1,white,blue,0,e2c38f9a,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 80 80 0 ],[0 0 90 90 ],[0.77 0.82 0.91]);\npatch([18 5 24 5 18 39 "
"45 51 74 56 39 27 46 27 39 56 74 51 45 39 18 ],[14 27 46 65 78 78 72 78 78 60"
" 77 65 46 27 15 32 14 14 20 14 14 ],[0.98 0.96 0.92]);\nplot([0 80 80 0 0 ],["
"0 0 90 90 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMME"
"NT: begin icon text');\ncolor('black');port_label('input',1,'addr');\ncolor('"
"black');port_label('input',2,'din');\ncolor('black');port_label('input',3,'we"
"');\ncolor('black');port_label('output',1,'dout');\nfprintf('','COMMENT: end "
"icon text');\n"
	}
	Block {
	  BlockType		  Outport
	  Name			  "IQ_32b"
	  Position		  [885, 318, 915, 332]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Logical"
	  SrcPort		  1
	  DstBlock		  "Convert"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert"
	  SrcPort		  1
	  Points		  [160, 0; 0, 95]
	  DstBlock		  "Mux"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Rst"
	  SrcPort		  1
	  DstBlock		  "Logical"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "En"
	  SrcPort		  1
	  DstBlock		  "Convert1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert1"
	  SrcPort		  1
	  DstBlock		  "Inverter"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Inverter"
	  SrcPort		  1
	  DstBlock		  "Logical"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "RdAddr_14b"
	  SrcPort		  1
	  DstBlock		  "Shared Memory"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Shared Memory"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Constant1"
	  SrcPort		  1
	  DstBlock		  "Shared Memory"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Constant2"
	  SrcPort		  1
	  DstBlock		  "Shared Memory"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Mux"
	  SrcPort		  1
	  DstBlock		  "IQ_32b"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Radio 2 Inputs"
      Ports		      [1, 1]
      Position		      [925, 188, 1065, 222]
      NamePlacement	      "alternate"
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      MaskHideContents	      off
      System {
	Name			"Radio 2 Inputs"
	Location		[22, 80, 1204, 732]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "DebugRxBuffers"
	  Position		  [180, 263, 210, 277]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "ADC I"
	  Ports			  [1, 2]
	  Position		  [505, 250, 575, 285]
	  NamePlacement		  "alternate"
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  System {
	    Name		    "ADC I"
	    Location		    [2, 74, 1184, 726]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "Debug"
	      Position		      [600, 53, 630, 67]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant1"
	      Position		      [145, 320, 175, 350]
	      ShowName		      off
	      Value		      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      Ports		      [0, 1]
	      Position		      [435, 340, 495, 400]
	      SourceBlock	      "xbsIndex_r4/Counter"
	      SourceType	      "Xilinx Counter Block"
	      infoedit		      "Hardware notes: Free running counters a"
"re the least expensive in hardware.  A count limited counter is implemented b"
"y combining a counter with a comparator."
	      cnt_type		      "Free Running"
	      cnt_to		      "Inf"
	      operation		      "Down"
	      start_count	      "2^14-1"
	      cnt_by_val	      "1"
	      arith_type	      "Unsigned"
	      n_bits		      "14"
	      bin_pt		      "0"
	      load_pin		      off
	      rst		      off
	      en		      off
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      off
	      use_behavioral_HDL      off
	      use_rpm		      off
	      implementation	      "Fabric"
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,619"
	      block_type	      "counter"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "60,60,1,1,white,blue,0,a170c862,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([14 4 18 4 14"
" 30 34 38 55 42 29 20 35 20 29 42 55 38 34 30 14 ],[6 16 30 44 54 54 50 54 54"
" 41 54 45 30 15 6 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 "
"0 60 60 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('output',1,'out');\nfprintf('"
"','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux"
	      Ports		      [3, 1]
	      Position		      [735, 88, 780, 192]
	      SourceBlock	      "xbsIndex_r4/Mux"
	      SourceType	      "Xilinx Bus Multiplexer Block"
	      inputs		      "2"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,303"
	      block_type	      "mux"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "45,104,1,1,white,blue,3,613f58e1,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 45 45 0 ],[0 14.8571 89.1429 104 ],[0.77 0.82 0.91]);\npatch(["
"10 3 14 3 10 22 25 28 41 31 21 14 25 14 21 31 41 28 25 22 10 ],[34 41 52 63 7"
"0 70 67 70 70 60 70 63 52 41 34 44 34 34 37 34 34 ],[0.98 0.96 0.92]);\nplot("
"[0 45 45 0 0 ],[0 14.8571 89.1429 104 0 ]);\nfprintf('','COMMENT: end icon gr"
"aphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
"('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black'"
");port_label('input',3,'d1');\ncolor('black');disp('\\bf{}','texmode','on');"
"\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux1"
	      Ports		      [3, 1]
	      Position		      [735, 283, 780, 387]
	      SourceBlock	      "xbsIndex_r4/Mux"
	      SourceType	      "Xilinx Bus Multiplexer Block"
	      inputs		      "2"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,303"
	      block_type	      "mux"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "45,104,1,1,white,blue,3,613f58e1,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 45 45 0 ],[0 14.8571 89.1429 104 ],[0.77 0.82 0.91]);\npatch(["
"10 3 14 3 10 22 25 28 41 31 21 14 25 14 21 31 41 28 25 22 10 ],[34 41 52 63 7"
"0 70 67 70 70 60 70 63 52 41 34 44 34 34 37 34 34 ],[0.98 0.96 0.92]);\nplot("
"[0 45 45 0 0 ],[0 14.8571 89.1429 104 0 ]);\nfprintf('','COMMENT: end icon gr"
"aphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
"('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black'"
");port_label('input',3,'d1');\ncolor('black');disp('\\bf{}','texmode','on');"
"\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Radio 2 ADC I"
	      Ports		      [1, 1]
	      Position		      [215, 314, 310, 356]
	      LinkData {
		BlockName		"radio2_adc_I"
		DialogParameters {
		  sg_icon_stat		  "65,20,1,1,white,yellow,0,bc55d28f,r"
"ight"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon gra"
"phics');\npatch([0 65 65 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\npatch([27 24 29"
" 24 27 32 33 34 40 36 32 29 34 29 32 36 40 34 33 32 27 ],[2 5 10 15 18 18 17 "
"18 18 14 18 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 65 65 0 0 ],["
"0 0 20 20 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMME"
"NT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}"
"\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprin"
"tf('','COMMENT: end icon text');\n"
		}
	      }
	      SourceBlock	      "WARP_Blockset/WARP Radio Board ADC//DAC"
"s/Radio 2 ADC I"
	      SourceType	      ""
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      samp_period	      "1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register"
	      Ports		      [1, 1]
	      Position		      [365, 321, 400, 349]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      rst		      off
	      en		      off
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "register"
	      block_version	      "8.2"
	      sg_icon_stat	      "35,28,1,1,white,blue,0,ac6b57db,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15"
" 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50"
" 37 49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 "
"0 56 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('black"
"');port_label('output',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texmode',"
"'on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      Ports		      [1, 1]
	      Position		      [580, 354, 630, 386]
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering th"
"e binary representation.   You can changed the signal between signed and unsi"
"gned, and relocate the binary point.<P><P>Hardware notes: In hardware this bl"
"ock costs nothing.<P><P>Example:  Suppose the input is 6 bits wide, signed, w"
"ith 2 fractional bits, and the output is forced to unsigned with 0 fractional"
" bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
"utput of 56 (111000 in binary)."
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "13"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,336,312"
	      block_type	      "reinterpret"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "50,32,1,1,white,blue,0,8982c1db,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 50 50 0 ],[0 0 32 32 ],[0.77 0.82 0.91]);\npatch([16 11 18 11 "
"16 24 26 28 37 30 23 18 25 18 23 30 37 28 26 24 16 ],[3 8 15 22 27 27 25 27 2"
"7 20 27 22 15 8 3 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 50 50 0 0 ],[0 0"
" 32 32 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT:"
" begin icon text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT"
": end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice"
	      Ports		      [1, 1]
	      Position		      [585, 160, 645, 190]
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from eac"
"h input sample and presents it at the output.  The output type is ordinarily "
"unsigned with binary point at zero, but can be Boolean when the slice is one "
"bit wide.<P><P>Hardware notes: In hardware this block costs nothing."
	      nbits		      "1"
	      boolean_output	      off
	      mode		      "Lower Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,449,376"
	      block_type	      "slice"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "60,30,1,1,white,blue,0,b1026674,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([22 17 24 17 "
"22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 2"
"7 20 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0"
" 30 30 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT:"
" begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf("
"'','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "radio2_ADC_I_OTR"
	      Ports		      [1, 1]
	      Position		      [240, 134, 295, 146]
	      NamePlacement	      "alternate"
	      SourceBlock	      "xbsIndex_r4/Gateway In"
	      SourceType	      "Xilinx Gateway In Block"
	      infoedit		      "Gateway in block.  Converts inputs of t"
"ype Simulink integer, double and fixed point to  Xilinx fixed point type.<P><"
"P>Hardware notes:  In hardware these blocks become top level input ports."
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      quantization	      "Round  (unbiased: +/- Inf)"
	      overflow		      "Saturate"
	      period		      "1"
	      dbl_ovrd		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,356,432"
	      block_type	      "gatewayin"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "55,12,1,1,white,yellow,0,bc55d28f,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 65 65 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\npatch([27 24 29 24 "
"27 32 33 34 40 36 32 29 34 29 32 36 40 34 33 32 27 ],[2 5 10 15 18 18 17 18 1"
"8 14 18 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 65 65 0 0 ],[0 0 "
"20 20 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: "
"begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf"
" In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('"
"','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "OTR I"
	      Position		      [840, 133, 870, 147]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "ADC I"
	      Position		      [840, 328, 870, 342]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Constant1"
	      SrcPort		      1
	      Points		      [20, 0]
	      Branch {
		Points			[0, -195]
		DstBlock		"radio2_ADC_I_OTR"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Radio 2 ADC I"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Radio 2 ADC I"
	      SrcPort		      1
	      DstBlock		      "Register"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      DstBlock		      "OTR I"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Debug"
	      SrcPort		      1
	      Points		      [40, 0; 0, 45]
	      Branch {
		DstBlock		"Mux"
		DstPort			1
	      }
	      Branch {
		Points			[0, 195]
		DstBlock		"Mux1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "radio2_ADC_I_OTR"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Slice"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Mux1"
	      SrcPort		      1
	      DstBlock		      "ADC I"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Register"
	      SrcPort		      1
	      DstBlock		      "Mux1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "Mux1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      Points		      [25, 0]
	      Branch {
		DstBlock		"Reinterpret"
		DstPort			1
	      }
	      Branch {
		Points			[0, -195]
		DstBlock		"Slice"
		DstPort			1
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "ADC Q"
	  Ports			  [1, 2]
	  Position		  [505, 305, 575, 340]
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  System {
	    Name		    "ADC Q"
	    Location		    [66, 91, 1248, 743]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "Debug"
	      Position		      [585, 43, 615, 57]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant1"
	      Position		      [140, 310, 170, 340]
	      ShowName		      off
	      Value		      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      Ports		      [0, 1]
	      Position		      [415, 330, 475, 390]
	      SourceBlock	      "xbsIndex_r4/Counter"
	      SourceType	      "Xilinx Counter Block"
	      infoedit		      "Hardware notes: Free running counters a"
"re the least expensive in hardware.  A count limited counter is implemented b"
"y combining a counter with a comparator."
	      cnt_type		      "Free Running"
	      cnt_to		      "Inf"
	      operation		      "Up"
	      start_count	      "0"
	      cnt_by_val	      "1"
	      arith_type	      "Unsigned"
	      n_bits		      "14"
	      bin_pt		      "0"
	      load_pin		      off
	      rst		      off
	      en		      off
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      off
	      use_behavioral_HDL      off
	      use_rpm		      off
	      implementation	      "Fabric"
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,619"
	      block_type	      "counter"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "60,60,1,1,white,blue,0,a170c862,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([14 4 18 4 14"
" 30 34 38 55 42 29 20 35 20 29 42 55 38 34 30 14 ],[6 16 30 44 54 54 50 54 54"
" 41 54 45 30 15 6 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 "
"0 60 60 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('output',1,'out');\nfprintf('"
"','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux"
	      Ports		      [3, 1]
	      Position		      [720, 78, 765, 182]
	      SourceBlock	      "xbsIndex_r4/Mux"
	      SourceType	      "Xilinx Bus Multiplexer Block"
	      inputs		      "2"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,303"
	      block_type	      "mux"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "45,104,1,1,white,blue,3,613f58e1,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 45 45 0 ],[0 14.8571 89.1429 104 ],[0.77 0.82 0.91]);\npatch(["
"10 3 14 3 10 22 25 28 41 31 21 14 25 14 21 31 41 28 25 22 10 ],[34 41 52 63 7"
"0 70 67 70 70 60 70 63 52 41 34 44 34 34 37 34 34 ],[0.98 0.96 0.92]);\nplot("
"[0 45 45 0 0 ],[0 14.8571 89.1429 104 0 ]);\nfprintf('','COMMENT: end icon gr"
"aphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
"('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black'"
");port_label('input',3,'d1');\ncolor('black');disp('\\bf{}','texmode','on');"
"\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux1"
	      Ports		      [3, 1]
	      Position		      [720, 273, 765, 377]
	      SourceBlock	      "xbsIndex_r4/Mux"
	      SourceType	      "Xilinx Bus Multiplexer Block"
	      inputs		      "2"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,303"
	      block_type	      "mux"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "45,104,1,1,white,blue,3,613f58e1,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 45 45 0 ],[0 14.8571 89.1429 104 ],[0.77 0.82 0.91]);\npatch(["
"10 3 14 3 10 22 25 28 41 31 21 14 25 14 21 31 41 28 25 22 10 ],[34 41 52 63 7"
"0 70 67 70 70 60 70 63 52 41 34 44 34 34 37 34 34 ],[0.98 0.96 0.92]);\nplot("
"[0 45 45 0 0 ],[0 14.8571 89.1429 104 0 ]);\nfprintf('','COMMENT: end icon gr"
"aphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
"('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black'"
");port_label('input',3,'d1');\ncolor('black');disp('\\bf{}','texmode','on');"
"\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Radio 2 ADC Q"
	      Ports		      [1, 1]
	      Position		      [210, 304, 305, 346]
	      LinkData {
		BlockName		"radio2_adc_Q"
		DialogParameters {
		  sg_icon_stat		  "65,20,1,1,white,yellow,0,bc55d28f,r"
"ight"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon gra"
"phics');\npatch([0 65 65 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\npatch([27 24 29"
" 24 27 32 33 34 40 36 32 29 34 29 32 36 40 34 33 32 27 ],[2 5 10 15 18 18 17 "
"18 18 14 18 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 65 65 0 0 ],["
"0 0 20 20 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMME"
"NT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}"
"\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprin"
"tf('','COMMENT: end icon text');\n"
		}
	      }
	      SourceBlock	      "WARP_Blockset/WARP Radio Board ADC//DAC"
"s/Radio 2 ADC Q"
	      SourceType	      ""
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      samp_period	      "1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register"
	      Ports		      [1, 1]
	      Position		      [345, 311, 380, 339]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      rst		      off
	      en		      off
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "register"
	      block_version	      "8.2"
	      sg_icon_stat	      "35,28,1,1,white,blue,0,ac6b57db,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15"
" 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50"
" 37 49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 "
"0 56 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('black"
"');port_label('output',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texmode',"
"'on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      Ports		      [1, 1]
	      Position		      [565, 344, 615, 376]
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering th"
"e binary representation.   You can changed the signal between signed and unsi"
"gned, and relocate the binary point.<P><P>Hardware notes: In hardware this bl"
"ock costs nothing.<P><P>Example:  Suppose the input is 6 bits wide, signed, w"
"ith 2 fractional bits, and the output is forced to unsigned with 0 fractional"
" bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
"utput of 56 (111000 in binary)."
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "13"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,336,312"
	      block_type	      "reinterpret"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "50,32,1,1,white,blue,0,8982c1db,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 50 50 0 ],[0 0 32 32 ],[0.77 0.82 0.91]);\npatch([16 11 18 11 "
"16 24 26 28 37 30 23 18 25 18 23 30 37 28 26 24 16 ],[3 8 15 22 27 27 25 27 2"
"7 20 27 22 15 8 3 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 50 50 0 0 ],[0 0"
" 32 32 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT:"
" begin icon text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT"
": end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice"
	      Ports		      [1, 1]
	      Position		      [570, 150, 630, 180]
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from eac"
"h input sample and presents it at the output.  The output type is ordinarily "
"unsigned with binary point at zero, but can be Boolean when the slice is one "
"bit wide.<P><P>Hardware notes: In hardware this block costs nothing."
	      nbits		      "1"
	      boolean_output	      off
	      mode		      "Lower Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,449,376"
	      block_type	      "slice"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "60,30,1,1,white,blue,0,b1026674,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([22 17 24 17 "
"22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 2"
"7 20 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0"
" 30 30 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT:"
" begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf("
"'','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "radio2_ADC_Q_OTR"
	      Ports		      [1, 1]
	      Position		      [240, 124, 295, 136]
	      SourceBlock	      "xbsIndex_r4/Gateway In"
	      SourceType	      "Xilinx Gateway In Block"
	      infoedit		      "Gateway in block.  Converts inputs of t"
"ype Simulink integer, double and fixed point to  Xilinx fixed point type.<P><"
"P>Hardware notes:  In hardware these blocks become top level input ports."
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      quantization	      "Round  (unbiased: +/- Inf)"
	      overflow		      "Saturate"
	      period		      "1"
	      dbl_ovrd		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,356,432"
	      block_type	      "gatewayin"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "55,12,1,1,white,yellow,0,bc55d28f,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 65 65 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\npatch([27 24 29 24 "
"27 32 33 34 40 36 32 29 34 29 32 36 40 34 33 32 27 ],[2 5 10 15 18 18 17 18 1"
"8 14 18 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 65 65 0 0 ],[0 0 "
"20 20 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: "
"begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf"
" In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('"
"','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "OTR Q"
	      Position		      [860, 123, 890, 137]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "ADC Q"
	      Position		      [860, 318, 890, 332]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Radio 2 ADC Q"
	      SrcPort		      1
	      DstBlock		      "Register"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant1"
	      SrcPort		      1
	      Points		      [20, 0]
	      Branch {
		Points			[0, -195]
		DstBlock		"radio2_ADC_Q_OTR"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Radio 2 ADC Q"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      DstBlock		      "OTR Q"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Debug"
	      SrcPort		      1
	      Points		      [40, 0; 0, 45]
	      Branch {
		DstBlock		"Mux"
		DstPort			1
	      }
	      Branch {
		Points			[0, 195]
		DstBlock		"Mux1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "radio2_ADC_Q_OTR"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Slice"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Mux1"
	      SrcPort		      1
	      DstBlock		      "ADC Q"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Register"
	      SrcPort		      1
	      DstBlock		      "Mux1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "Mux1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      Points		      [30, 0]
	      Branch {
		DstBlock		"Reinterpret"
		DstPort			1
	      }
	      Branch {
		Points			[0, -195]
		DstBlock		"Slice"
		DstPort			1
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Concatenates_1"
	  Ports			  [4, 1]
	  Position		  [695, 218, 740, 372]
	  NamePlacement		  "alternate"
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  System {
	    Name		    "Concatenates_1"
	    Location		    [2, 74, 1270, 726]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "OTR_I"
	      Position		      [395, 43, 425, 57]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "ADC_I"
	      Position		      [330, 93, 360, 107]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "OTR_Q"
	      Position		      [390, 163, 420, 177]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "ADC_Q"
	      Position		      [330, 213, 360, 227]
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat1"
	      Ports		      [2, 1]
	      Position		      [490, 191, 520, 229]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Concat"
	      SourceType	      "Xilinx Bus Concatenator Block"
	      infoedit		      "Concatenates two or more inputs.  Outpu"
"t will be cast to an unsigned value with the binary point at zero."
	      num_inputs	      "2"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "concat"
	      block_version	      "8.2"
	      sg_icon_stat	      "30,38,1,1,white,blue,0,df1e5aba,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([14 4 18 4 14"
" 30 34 38 55 42 29 20 35 20 29 42 55 38 34 30 14 ],[6 16 30 44 54 54 50 54 54"
" 41 54 45 30 15 6 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 "
"0 60 60 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'hi');\ncolor('blac"
"k');port_label('input',2,'lo');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat2"
	      Ports		      [2, 1]
	      Position		      [490, 71, 520, 109]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Concat"
	      SourceType	      "Xilinx Bus Concatenator Block"
	      infoedit		      "Concatenates two or more inputs.  Outpu"
"t will be cast to an unsigned value with the binary point at zero."
	      num_inputs	      "2"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "concat"
	      block_version	      "8.2"
	      sg_icon_stat	      "30,38,1,1,white,blue,0,df1e5aba,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([14 4 18 4 14"
" 30 34 38 55 42 29 20 35 20 29 42 55 38 34 30 14 ],[6 16 30 44 54 54 50 54 54"
" 41 54 45 30 15 6 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 "
"0 60 60 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'hi');\ncolor('blac"
"k');port_label('input',2,'lo');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat3"
	      Ports		      [2, 1]
	      Position		      [550, 150, 575, 230]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Concat"
	      SourceType	      "Xilinx Bus Concatenator Block"
	      infoedit		      "Concatenates two or more inputs.  Outpu"
"t will be cast to an unsigned value with the binary point at zero."
	      num_inputs	      "2"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "concat"
	      block_version	      "8.2"
	      sg_icon_stat	      "25,80,1,1,white,blue,0,df1e5aba,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([14 4 18 4 14"
" 30 34 38 55 42 29 20 35 20 29 42 55 38 34 30 14 ],[6 16 30 44 54 54 50 54 54"
" 41 54 45 30 15 6 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 "
"0 60 60 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'hi');\ncolor('blac"
"k');port_label('input',2,'lo');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat4"
	      Ports		      [2, 1]
	      Position		      [550, 30, 575, 110]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Concat"
	      SourceType	      "Xilinx Bus Concatenator Block"
	      infoedit		      "Concatenates two or more inputs.  Outpu"
"t will be cast to an unsigned value with the binary point at zero."
	      num_inputs	      "2"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "concat"
	      block_version	      "8.2"
	      sg_icon_stat	      "25,80,1,1,white,blue,0,df1e5aba,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([14 4 18 4 14"
" 30 34 38 55 42 29 20 35 20 29 42 55 38 34 30 14 ],[6 16 30 44 54 54 50 54 54"
" 41 54 45 30 15 6 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 "
"0 60 60 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'hi');\ncolor('blac"
"k');port_label('input',2,'lo');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat5"
	      Ports		      [2, 1]
	      Position		      [635, 50, 660, 130]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Concat"
	      SourceType	      "Xilinx Bus Concatenator Block"
	      infoedit		      "Concatenates two or more inputs.  Outpu"
"t will be cast to an unsigned value with the binary point at zero."
	      num_inputs	      "2"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "concat"
	      block_version	      "8.2"
	      sg_icon_stat	      "25,80,1,1,white,blue,0,df1e5aba,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([14 4 18 4 14"
" 30 34 38 55 42 29 20 35 20 29 42 55 38 34 30 14 ],[6 16 30 44 54 54 50 54 54"
" 41 54 45 30 15 6 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 "
"0 60 60 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'hi');\ncolor('blac"
"k');port_label('input',2,'lo');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      Ports		      [1, 1]
	      Position		      [385, 90, 420, 110]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering th"
"e binary representation.   You can changed the signal between signed and unsi"
"gned, and relocate the binary point.<P><P>Hardware notes: In hardware this bl"
"ock costs nothing.<P><P>Example:  Suppose the input is 6 bits wide, signed, w"
"ith 2 fractional bits, and the output is forced to unsigned with 0 fractional"
" bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
"utput of 56 (111000 in binary)."
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,356,309"
	      block_type	      "reinterpret"
	      block_version	      "8.2"
	      sg_icon_stat	      "35,20,1,1,white,blue,0,8982c1db,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 50 50 0 ],[0 0 32 32 ],[0.77 0.82 0.91]);\npatch([16 11 18 11 "
"16 24 26 28 37 30 23 18 25 18 23 30 37 28 26 24 16 ],[3 8 15 22 27 27 25 27 2"
"7 20 27 22 15 8 3 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 50 50 0 0 ],[0 0"
" 32 32 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT:"
" begin icon text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT"
": end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret1"
	      Ports		      [1, 1]
	      Position		      [390, 210, 425, 230]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering th"
"e binary representation.   You can changed the signal between signed and unsi"
"gned, and relocate the binary point.<P><P>Hardware notes: In hardware this bl"
"ock costs nothing.<P><P>Example:  Suppose the input is 6 bits wide, signed, w"
"ith 2 fractional bits, and the output is forced to unsigned with 0 fractional"
" bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
"utput of 56 (111000 in binary)."
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,356,309"
	      block_type	      "reinterpret"
	      block_version	      "8.2"
	      sg_icon_stat	      "35,20,1,1,white,blue,0,8982c1db,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 50 50 0 ],[0 0 32 32 ],[0.77 0.82 0.91]);\npatch([16 11 18 11 "
"16 24 26 28 37 30 23 18 25 18 23 30 37 28 26 24 16 ],[3 8 15 22 27 27 25 27 2"
"7 20 27 22 15 8 3 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 50 50 0 0 ],[0 0"
" 32 32 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT:"
" begin icon text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT"
": end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "zero"
	      Ports		      [0, 1]
	      Position		      [440, 191, 460, 209]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      arith_type	      "Unsigned"
	      const		      "0"
	      n_bits		      "1"
	      bin_pt		      "0"
	      explicit_period	      off
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instruc"
"tions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "constant"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "20,18,1,1,white,blue,0,72d575a1,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);\npatch([20 16 22 16 "
"20 27 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 2"
"3 17 23 19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 "
"26 26 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: "
"begin icon text');\ncolor('black');port_label('output',1,'0');\nfprintf('','C"
"OMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "zero1"
	      Ports		      [0, 1]
	      Position		      [440, 71, 460, 89]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      arith_type	      "Unsigned"
	      const		      "0"
	      n_bits		      "1"
	      bin_pt		      "0"
	      explicit_period	      off
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instruc"
"tions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "constant"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "20,18,1,1,white,blue,0,72d575a1,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);\npatch([20 16 22 16 "
"20 27 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 2"
"3 17 23 19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 "
"26 26 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: "
"begin icon text');\ncolor('black');port_label('output',1,'0');\nfprintf('','C"
"OMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "32b"
	      Position		      [685, 83, 715, 97]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Reinterpret1"
	      SrcPort		      1
	      DstBlock		      "Concat1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "Concat2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "ADC_Q"
	      SrcPort		      1
	      DstBlock		      "Reinterpret1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "OTR_Q"
	      SrcPort		      1
	      DstBlock		      "Concat3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ADC_I"
	      SrcPort		      1
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Concat5"
	      SrcPort		      1
	      DstBlock		      "32b"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "OTR_I"
	      SrcPort		      1
	      DstBlock		      "Concat4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Concat3"
	      SrcPort		      1
	      Points		      [25, 0; 0, -80]
	      DstBlock		      "Concat5"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Concat4"
	      SrcPort		      1
	      DstBlock		      "Concat5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Concat2"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Concat4"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "zero1"
	      SrcPort		      1
	      DstBlock		      "Concat2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Concat1"
	      SrcPort		      1
	      DstBlock		      "Concat3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "zero"
	      SrcPort		      1
	      DstBlock		      "Concat1"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out1"
	  Ports			  [1, 1]
	  Position		  [710, 135, 740, 145]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed p"
"oint inputs into ouputs of type Simulink integer, double, or fixed point.<P><"
"P>Hardware notes:  In hardware these blocks become top level output ports or "
"are discarded, depending on how they are configured."
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,386"
	  block_type		  "gatewayout"
	  block_version		  "10.1.2"
	  sg_icon_stat		  "30,10,1,1,white,grey,0,b3a044a9,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 30 30 0 ],[0 0 10 10 ],[0.88 0.88 0.88]);\npatch([13 11 13 11 13 1"
"6 17 18 21 19 17 15 17 15 17 19 21 18 17 16 13 ],[1 3 5 7 9 9 8 9 9 7 9 7 5 3"
" 1 3 1 1 2 1 1 ],[0.98 0.96 0.92]);\nplot([0 30 30 0 0 ],[0 0 10 10 0 ]);\nfp"
"rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text"
"');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('ou"
"tput',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMMENT: end ic"
"on text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out4"
	  Ports			  [1, 1]
	  Position		  [710, 120, 740, 130]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed p"
"oint inputs into ouputs of type Simulink integer, double, or fixed point.<P><"
"P>Hardware notes:  In hardware these blocks become top level output ports or "
"are discarded, depending on how they are configured."
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,386"
	  block_type		  "gatewayout"
	  block_version		  "10.1.2"
	  sg_icon_stat		  "30,10,1,1,white,grey,0,b3a044a9,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 30 30 0 ],[0 0 10 10 ],[0.88 0.88 0.88]);\npatch([13 11 13 11 13 1"
"6 17 18 21 19 17 15 17 15 17 19 21 18 17 16 13 ],[1 3 5 7 9 9 8 9 9 7 9 7 5 3"
" 1 3 1 1 2 1 1 ],[0.98 0.96 0.92]);\nplot([0 30 30 0 0 ],[0 0 10 10 0 ]);\nfp"
"rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text"
"');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('ou"
"tput',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMMENT: end ic"
"on text');\n"
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope"
	  Ports			  [2]
	  Position		  [800, 111, 830, 164]
	  Floating		  off
	  Location		  [5, 34, 1285, 912]
	  Open			  off
	  NumInputPorts		  "2"
	  List {
	    ListType		    AxesTitles
	    axes1		    "%<SignalLabel>"
	    axes2		    "%<SignalLabel>"
	  }
	  YMin			  "-5~-5"
	  YMax			  "5~5"
	  DataFormat		  "StructureWithTime"
	  SampleTime		  "0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Radio 2 I/Q"
	  Position		  [865, 288, 895, 302]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "ADC Q"
	  SrcPort		  2
	  Points		  [55, 0; 0, 25; 30, 0]
	  Branch {
	    DstBlock		    "Concatenates_1"
	    DstPort		    4
	  }
	  Branch {
	    Points		    [0, -215]
	    DstBlock		    "Gateway Out1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "ADC Q"
	  SrcPort		  1
	  DstBlock		  "Concatenates_1"
	  DstPort		  3
	}
	Line {
	  Labels		  [0, 0]
	  SrcBlock		  "ADC I"
	  SrcPort		  2
	  Points		  [75, 0]
	  Branch {
	    DstBlock		    "Concatenates_1"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, -150]
	    DstBlock		    "Gateway Out4"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "ADC I"
	  SrcPort		  1
	  Points		  [35, 0; 0, -25]
	  DstBlock		  "Concatenates_1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Concatenates_1"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Radio 2 I/Q"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out4"
	  SrcPort		  1
	  DstBlock		  "Scope"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out1"
	  SrcPort		  1
	  Points		  [40, 0]
	  DstBlock		  "Scope"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "DebugRxBuffers"
	  SrcPort		  1
	  Points		  [160, 0]
	  Branch {
	    DstBlock		    "ADC I"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 55]
	    DstBlock		    "ADC Q"
	    DstPort		    1
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Radio 2 Outputs"
      Ports		      [1]
      Position		      [1180, 751, 1230, 799]
      NamePlacement	      "alternate"
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      MaskHideContents	      off
      System {
	Name			"Radio 2 Outputs"
	Location		[2, 74, 1078, 531]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "32b"
	  Position		  [250, 93, 280, 107]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "16LSB"
	  Ports			  [1, 1]
	  Position		  [430, 92, 470, 108]
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each in"
"put sample and presents it at the output.  The output type is ordinarily unsi"
"gned with binary point at zero, but can be Boolean when the slice is one bit "
"wide.<P><P>Hardware notes: In hardware this block costs nothing."
	  nbits			  "16"
	  boolean_output	  off
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,442,407"
	  block_type		  "slice"
	  block_version		  "8.2"
	  sg_icon_stat		  "40,16,1,1,white,blue,0,b1026674,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([22 17 24 17 22 3"
"0 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20"
" 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 30 "
"30 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: beg"
"in icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','"
"COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "16MSB"
	  Ports			  [1, 1]
	  Position		  [430, 36, 470, 54]
	  NamePlacement		  "alternate"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each in"
"put sample and presents it at the output.  The output type is ordinarily unsi"
"gned with binary point at zero, but can be Boolean when the slice is one bit "
"wide.<P><P>Hardware notes: In hardware this block costs nothing."
	  nbits			  "16"
	  boolean_output	  off
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,442,407"
	  block_type		  "slice"
	  block_version		  "8.2"
	  sg_icon_stat		  "40,18,1,1,white,blue,0,b1026674,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([22 17 24 17 22 3"
"0 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20"
" 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 30 "
"30 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: beg"
"in icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','"
"COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Radio 2 DAC I"
	  Ports			  [1, 1]
	  Position		  [680, 24, 775, 66]
	  LinkData {
	    BlockName		    "Convert"
	    DialogParameters {
	      sg_icon_stat	      "45,30,1,1,white,blue,0,74901e60,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([15 10 17 10 "
"15 23 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 2"
"7 20 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0"
" 30 30 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT:"
" begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('"
"','COMMENT: end icon text');\n"
	    }
	    BlockName		    "radio2_dac_I"
	    DialogParameters {
	      sg_icon_stat	      "60,20,1,1,white,yellow,0,38220381,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\npatch([24 21 26 21 "
"24 29 30 31 37 33 29 26 31 26 29 33 37 31 30 29 24 ],[2 5 10 15 18 18 17 18 1"
"8 14 18 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 "
"20 20 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: "
"begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black')"
";port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf("
"'','COMMENT: end icon text');\n"
	    }
	  }
	  SourceBlock		  "WARP_Blockset/WARP Radio Board ADC//DACs/Ra"
"dio 2 DAC I"
	  SourceType		  ""
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Radio 2 DAC Q"
	  Ports			  [1, 1]
	  Position		  [680, 79, 775, 121]
	  LinkData {
	    BlockName		    "Convert"
	    DialogParameters {
	      sg_icon_stat	      "45,30,1,1,white,blue,0,74901e60,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([15 10 17 10 "
"15 23 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 2"
"7 20 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0"
" 30 30 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT:"
" begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('"
"','COMMENT: end icon text');\n"
	    }
	    BlockName		    "radio2_dac_Q"
	    DialogParameters {
	      sg_icon_stat	      "60,20,1,1,white,yellow,0,38220381,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\npatch([24 21 26 21 "
"24 29 30 31 37 33 29 26 31 26 29 33 37 31 30 29 24 ],[2 5 10 15 18 18 17 18 1"
"8 14 18 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 "
"20 20 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: "
"begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black')"
";port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf("
"'','COMMENT: end icon text');\n"
	    }
	  }
	  SourceBlock		  "WARP_Blockset/WARP Radio Board ADC//DACs/Ra"
"dio 2 DAC Q"
	  SourceType		  ""
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register"
	  Ports			  [1, 1]
	  Position		  [595, 31, 630, 59]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  rst			  off
	  en			  off
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "register"
	  block_version		  "8.2"
	  sg_icon_stat		  "35,28,1,1,white,blue,0,ac6b57db,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 "
"34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 "
"49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56"
" 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('black');p"
"ort_label('output',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texmode','on'"
");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register1"
	  Ports			  [1, 1]
	  Position		  [595, 86, 630, 114]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  rst			  off
	  en			  off
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "register"
	  block_version		  "8.2"
	  sg_icon_stat		  "35,28,1,1,white,blue,0,ac6b57db,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 "
"34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 "
"49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56"
" 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('black');p"
"ort_label('output',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texmode','on'"
");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret"
	  Ports			  [1, 1]
	  Position		  [530, 35, 575, 55]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the bi"
"nary representation.   You can changed the signal between signed and unsigned"
", and relocate the binary point.<P><P>Hardware notes: In hardware this block "
"costs nothing.<P><P>Example:  Suppose the input is 6 bits wide, signed, with "
"2 fractional bits, and the output is forced to unsigned with 0 fractional bit"
"s.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an outpu"
"t of 56 (111000 in binary)."
	  force_arith_type	  on
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  on
	  bin_pt		  "15"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,356,309"
	  block_type		  "reinterpret"
	  block_version		  "8.2"
	  sg_icon_stat		  "45,20,1,1,white,blue,0,8982c1db,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 50 50 0 ],[0 0 32 32 ],[0.77 0.82 0.91]);\npatch([16 11 18 11 16 2"
"4 26 28 37 30 23 18 25 18 23 30 37 28 26 24 16 ],[3 8 15 22 27 27 25 27 27 20"
" 27 22 15 8 3 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 50 50 0 0 ],[0 0 32 "
"32 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: beg"
"in icon text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: en"
"d icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret1"
	  Ports			  [1, 1]
	  Position		  [530, 90, 575, 110]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the bi"
"nary representation.   You can changed the signal between signed and unsigned"
", and relocate the binary point.<P><P>Hardware notes: In hardware this block "
"costs nothing.<P><P>Example:  Suppose the input is 6 bits wide, signed, with "
"2 fractional bits, and the output is forced to unsigned with 0 fractional bit"
"s.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an outpu"
"t of 56 (111000 in binary)."
	  force_arith_type	  on
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  on
	  bin_pt		  "15"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,356,309"
	  block_type		  "reinterpret"
	  block_version		  "8.2"
	  sg_icon_stat		  "45,20,1,1,white,blue,0,8982c1db,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 50 50 0 ],[0 0 32 32 ],[0.77 0.82 0.91]);\npatch([16 11 18 11 16 2"
"4 26 28 37 30 23 18 25 18 23 30 37 28 26 24 16 ],[3 8 15 22 27 27 25 27 27 20"
" 27 22 15 8 3 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 50 50 0 0 ],[0 0 32 "
"32 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: beg"
"in icon text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: en"
"d icon text');\n"
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator1"
	  Position		  [840, 35, 860, 55]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator2"
	  Position		  [840, 90, 860, 110]
	  ShowName		  off
	}
	Line {
	  SrcBlock		  "Radio 2 DAC Q"
	  SrcPort		  1
	  DstBlock		  "Terminator2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Radio 2 DAC I"
	  SrcPort		  1
	  DstBlock		  "Terminator1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret1"
	  SrcPort		  1
	  DstBlock		  "Register1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret"
	  SrcPort		  1
	  DstBlock		  "Register"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "16LSB"
	  SrcPort		  1
	  DstBlock		  "Reinterpret1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "16MSB"
	  SrcPort		  1
	  DstBlock		  "Reinterpret"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Register"
	  SrcPort		  1
	  DstBlock		  "Radio 2 DAC I"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Register1"
	  SrcPort		  1
	  DstBlock		  "Radio 2 DAC Q"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "32b"
	  SrcPort		  1
	  Points		  [65, 0]
	  Branch {
	    Points		    [0, -55]
	    DstBlock		    "16MSB"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "16LSB"
	    DstPort		    1
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Radio 3\nRx Buffers"
      Ports		      [4]
      Position		      [1155, 336, 1220, 414]
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      MaskHideContents	      off
      System {
	Name			"Radio 3\nRx Buffers"
	Location		[2, 74, 1270, 726]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "I/Q"
	  Position		  [545, 163, 575, 177]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Addr"
	  Position		  [325, 128, 355, 142]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "WE"
	  Position		  [110, 183, 140, 197]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "EN"
	  Position		  [110, 213, 140, 227]
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert1"
	  Ports			  [1, 1]
	  Position		  [185, 212, 210, 228]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating req"
"uire hardware resources; truncating and wrapping do not."
	  arith_type		  "Boolean"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,374,375"
	  block_type		  "convert"
	  block_version		  "8.2"
	  sg_icon_stat		  "25,16,1,1,white,blue,0,74901e60,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([15 10 17 10 15 2"
"3 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 27 20"
" 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0 30 "
"30 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: beg"
"in icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','C"
"OMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out"
	  Ports			  [1, 1]
	  Position		  [500, 30, 530, 40]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed p"
"oint inputs into ouputs of type Simulink integer, double, or fixed point.<P><"
"P>Hardware notes:  In hardware these blocks become top level output ports or "
"are discarded, depending on how they are configured."
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,386"
	  block_type		  "gatewayout"
	  block_version		  "10.1.2"
	  sg_icon_stat		  "30,10,1,1,white,grey,0,b3a044a9,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 30 30 0 ],[0 0 10 10 ],[0.88 0.88 0.88]);\npatch([13 11 13 11 13 1"
"6 17 18 21 19 17 15 17 15 17 19 21 18 17 16 13 ],[1 3 5 7 9 9 8 9 9 7 9 7 5 3"
" 1 3 1 1 2 1 1 ],[0.98 0.96 0.92]);\nplot([0 30 30 0 0 ],[0 0 10 10 0 ]);\nfp"
"rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text"
"');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('ou"
"tput',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMMENT: end ic"
"on text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out1"
	  Ports			  [1, 1]
	  Position		  [500, 70, 530, 80]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed p"
"oint inputs into ouputs of type Simulink integer, double, or fixed point.<P><"
"P>Hardware notes:  In hardware these blocks become top level output ports or "
"are discarded, depending on how they are configured."
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,386"
	  block_type		  "gatewayout"
	  block_version		  "10.1.2"
	  sg_icon_stat		  "30,10,1,1,white,grey,0,b3a044a9,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 30 30 0 ],[0 0 10 10 ],[0.88 0.88 0.88]);\npatch([13 11 13 11 13 1"
"6 17 18 21 19 17 15 17 15 17 19 21 18 17 16 13 ],[1 3 5 7 9 9 8 9 9 7 9 7 5 3"
" 1 3 1 1 2 1 1 ],[0.98 0.96 0.92]);\nplot([0 30 30 0 0 ],[0 0 10 10 0 ]);\nfp"
"rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text"
"');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('ou"
"tput',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMMENT: end ic"
"on text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical"
	  Ports			  [2, 1]
	  Position		  [255, 175, 310, 235]
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  align_bp		  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "logical"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "55,60,1,1,white,blue,0,087b5522,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 55 55 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 "
"32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[8 17 30 43 52 52 48 52 52 40 "
"52 43 30 17 8 20 8 8 12 8 8 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 60"
" 60 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');disp('\\newlineand\\newlinez^{-0}','texmode'"
",'on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Radio 3 I/Q\nBuffer"
	  Ports			  [3]
	  Position		  [650, 116, 705, 224]
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  System {
	    Name		    "Radio 3 I/Q\nBuffer"
	    Location		    [2, 74, 1270, 726]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "Addr_14b"
	      Position		      [200, 68, 230, 82]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "I/Q_32b"
	      Position		      [200, 98, 230, 112]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "WE"
	      Position		      [200, 128, 230, 142]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Shared Memory"
	      Ports		      [3, 1]
	      Position		      [320, 60, 400, 150]
	      AttributesFormatString  "<< %<shared_memory_name> >>"
	      SourceBlock	      "xbsIndex_r4/Shared Memory"
	      SourceType	      "Xilinx Shared Memory Random Access Memo"
"ry Block"
	      shared_memory_name      "'RxBuff_Radio3'"
	      depth		      "2^14"
	      ownership		      "Locally Owned and Initialized"
	      initVector	      "0"
	      mutex		      "Unprotected"
	      mode		      "Read and Write"
	      write_mode	      "Read After Write"
	      time_out		      "0"
	      latency		      "1"
	      explicit_data_type      on
	      arith_type	      "Unsigned"
	      n_bits		      "32"
	      bin_pt		      "0"
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      implementation	      "Block RAM"
	      use_rpm		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,384,381"
	      block_type	      "shmem"
	      block_version	      "10.1.2"
	      sg_icon_stat	      "80,90,1,1,white,blue,0,e2c38f9a,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 80 80 0 ],[0 0 90 90 ],[0.77 0.82 0.91]);\npatch([18 5 24 5 18"
" 39 45 51 74 56 39 27 46 27 39 56 74 51 45 39 18 ],[14 27 46 65 78 78 72 78 7"
"8 60 77 65 46 27 15 32 14 14 20 14 14 ],[0.98 0.96 0.92]);\nplot([0 80 80 0 0"
" ],[0 0 90 90 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','C"
"OMMENT: begin icon text');\ncolor('black');port_label('input',1,'addr');\ncol"
"or('black');port_label('input',2,'din');\ncolor('black');port_label('input',3"
",'we');\ncolor('black');port_label('output',1,'dout');\nfprintf('','COMMENT: "
"end icon text');\n"
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator"
	      Position		      [450, 95, 470, 115]
	      ShowName		      off
	    }
	    Line {
	      SrcBlock		      "Shared Memory"
	      SrcPort		      1
	      DstBlock		      "Terminator"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "WE"
	      SrcPort		      1
	      DstBlock		      "Shared Memory"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "I/Q_32b"
	      SrcPort		      1
	      DstBlock		      "Shared Memory"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Addr_14b"
	      SrcPort		      1
	      DstBlock		      "Shared Memory"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope"
	  Ports			  [2]
	  Position		  [585, 14, 625, 96]
	  Floating		  off
	  Location		  [5, 49, 1285, 757]
	  Open			  off
	  NumInputPorts		  "2"
	  ZoomMode		  "yonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "%<SignalLabel>"
	    axes2		    "%<SignalLabel>"
	  }
	  YMin			  "-5~-5"
	  YMax			  "5~5"
	  SaveName		  "ScopeData2"
	  DataFormat		  "StructureWithTime"
	  MaxDataPoints		  "40000"
	  SampleTime		  "0"
	}
	Line {
	  SrcBlock		  "Gateway Out1"
	  SrcPort		  1
	  DstBlock		  "Scope"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out"
	  SrcPort		  1
	  DstBlock		  "Scope"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "I/Q"
	  SrcPort		  1
	  DstBlock		  "Radio 3 I/Q\nBuffer"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Convert1"
	  SrcPort		  1
	  DstBlock		  "Logical"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "EN"
	  SrcPort		  1
	  DstBlock		  "Convert1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "WE"
	  SrcPort		  1
	  DstBlock		  "Logical"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Addr"
	  SrcPort		  1
	  Points		  [75, 0]
	  Branch {
	    Points		    [0, -100]
	    DstBlock		    "Gateway Out"
	    DstPort		    1
	  }
	  Branch {
	    Labels		    [0, 0]
	    DstBlock		    "Radio 3 I/Q\nBuffer"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Logical"
	  SrcPort		  1
	  Points		  [150, 0]
	  Branch {
	    Points		    [0, -130]
	    DstBlock		    "Gateway Out1"
	    DstPort		    1
	  }
	  Branch {
	    Labels		    [0, 0]
	    DstBlock		    "Radio 3 I/Q\nBuffer"
	    DstPort		    3
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Radio 3\nTx Buffer"
      Ports		      [3, 1]
      Position		      [1015, 842, 1095, 898]
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      MaskHideContents	      off
      System {
	Name			"Radio 3\nTx Buffer"
	Location		[2, 74, 1270, 726]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "RdAddr_14b"
	  Position		  [350, 288, 380, 302]
	  NamePlacement		  "alternate"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Rst"
	  Position		  [30, 173, 60, 187]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "En"
	  Position		  [30, 203, 60, 217]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant"
	  Ports			  [0, 1]
	  Position		  [630, 350, 655, 370]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Unsigned"
	  const			  "0"
	  n_bits		  "32"
	  bin_pt		  "0"
	  explicit_period	  off
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instruction"
"s is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,400,346"
	  block_type		  "constant"
	  block_version		  "10.1.2"
	  sg_icon_stat		  "25,20,1,1,white,blue,0,72d575a1,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);\npatch([20 16 22 16 20 2"
"7 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 23 17"
" 23 19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 26 2"
"6 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begi"
"n icon text');\ncolor('black');port_label('output',1,'0');\nfprintf('','COMME"
"NT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant1"
	  Ports			  [0, 1]
	  Position		  [355, 345, 380, 365]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Boolean"
	  const			  "0"
	  n_bits		  "32"
	  bin_pt		  "0"
	  explicit_period	  off
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instruction"
"s is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,400,346"
	  block_type		  "constant"
	  block_version		  "10.1.2"
	  sg_icon_stat		  "25,20,1,1,white,blue,0,72d575a1,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);\npatch([20 16 22 16 20 2"
"7 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 23 17"
" 23 19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 26 2"
"6 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begi"
"n icon text');\ncolor('black');port_label('output',1,'0');\nfprintf('','COMME"
"NT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant2"
	  Ports			  [0, 1]
	  Position		  [355, 315, 380, 335]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Unsigned"
	  const			  "0"
	  n_bits		  "32"
	  bin_pt		  "0"
	  explicit_period	  off
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instruction"
"s is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,400,346"
	  block_type		  "constant"
	  block_version		  "10.1.2"
	  sg_icon_stat		  "25,20,1,1,white,blue,0,72d575a1,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);\npatch([20 16 22 16 20 2"
"7 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 23 17"
" 23 19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 26 2"
"6 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begi"
"n icon text');\ncolor('black');port_label('output',1,'0');\nfprintf('','COMME"
"NT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert"
	  Ports			  [1, 1]
	  Position		  [350, 188, 375, 202]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating req"
"uire hardware resources; truncating and wrapping do not."
	  arith_type		  "Boolean"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,374,375"
	  block_type		  "convert"
	  block_version		  "8.2"
	  sg_icon_stat		  "25,14,1,1,white,blue,0,74901e60,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([15 10 17 10 15 2"
"3 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 27 20"
" 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0 30 "
"30 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: beg"
"in icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','C"
"OMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert1"
	  Ports			  [1, 1]
	  Position		  [100, 203, 120, 217]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating req"
"uire hardware resources; truncating and wrapping do not."
	  arith_type		  "Boolean"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,374,375"
	  block_type		  "convert"
	  block_version		  "8.2"
	  sg_icon_stat		  "20,14,1,1,white,blue,0,74901e60,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([15 10 17 10 15 2"
"3 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 27 20"
" 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0 30 "
"30 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: beg"
"in icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','C"
"OMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter"
	  Ports			  [1, 1]
	  Position		  [150, 201, 180, 219]
	  SourceBlock		  "xbsIndex_r4/Inverter"
	  SourceType		  "Xilinx Inverter Block"
	  infoedit		  "Bitwise logical negation (one's complement)"
" operator."
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "inv"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "30,18,1,1,white,blue,0,1ab4a85f,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 55 55 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 "
"32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[7 16 29 42 51 51 47 51 51 39 "
"51 42 29 16 7 19 7 7 11 7 7 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 58"
" 58 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');disp('not');\nfprintf('','COMMENT: end icon "
"text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical"
	  Ports			  [2, 1]
	  Position		  [215, 165, 270, 225]
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "OR"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  align_bp		  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "logical"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "55,60,1,1,white,blue,0,f4a65842,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 55 55 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 "
"32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[8 17 30 43 52 52 48 52 52 40 "
"52 43 30 17 8 20 8 8 12 8 8 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 60"
" 60 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');disp('\\newlineor\\newlinez^{-0}','texmode',"
"'on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux"
	  Ports			  [3, 1]
	  Position		  [750, 273, 795, 377]
	  SourceBlock		  "xbsIndex_r4/Mux"
	  SourceType		  "Xilinx Bus Multiplexer Block"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,303"
	  block_type		  "mux"
	  block_version		  "10.1.2"
	  sg_icon_stat		  "45,104,1,1,white,blue,3,613f58e1,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 45 45 0 ],[0 14.8571 89.1429 104 ],[0.77 0.82 0.91]);\npatch([10 3"
" 14 3 10 22 25 28 41 31 21 14 25 14 21 31 41 28 25 22 10 ],[34 41 52 63 70 70"
" 67 70 70 60 70 63 52 41 34 44 34 34 37 34 34 ],[0.98 0.96 0.92]);\nplot([0 4"
"5 45 0 0 ],[0 14.8571 89.1429 104 0 ]);\nfprintf('','COMMENT: end icon graphi"
"cs');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('in"
"put',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');po"
"rt_label('input',3,'d1');\ncolor('black');disp('\\bf{}','texmode','on');\nfpr"
"intf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Shared Memory"
	  Ports			  [3, 1]
	  Position		  [445, 280, 525, 370]
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  SourceBlock		  "xbsIndex_r4/Shared Memory"
	  SourceType		  "Xilinx Shared Memory Random Access Memory B"
"lock"
	  shared_memory_name	  "'TxBuff_Radio3'"
	  depth			  "2^14"
	  ownership		  "Locally Owned and Initialized"
	  initVector		  "0"
	  mutex			  "Unprotected"
	  mode			  "Read and Write"
	  write_mode		  "Read After Write"
	  time_out		  "0"
	  latency		  "1"
	  explicit_data_type	  on
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  implementation	  "Block RAM"
	  use_rpm		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,384,381"
	  block_type		  "shmem"
	  block_version		  "10.1.2"
	  sg_icon_stat		  "80,90,1,1,white,blue,0,e2c38f9a,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 80 80 0 ],[0 0 90 90 ],[0.77 0.82 0.91]);\npatch([18 5 24 5 18 39 "
"45 51 74 56 39 27 46 27 39 56 74 51 45 39 18 ],[14 27 46 65 78 78 72 78 78 60"
" 77 65 46 27 15 32 14 14 20 14 14 ],[0.98 0.96 0.92]);\nplot([0 80 80 0 0 ],["
"0 0 90 90 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMME"
"NT: begin icon text');\ncolor('black');port_label('input',1,'addr');\ncolor('"
"black');port_label('input',2,'din');\ncolor('black');port_label('input',3,'we"
"');\ncolor('black');port_label('output',1,'dout');\nfprintf('','COMMENT: end "
"icon text');\n"
	}
	Block {
	  BlockType		  Outport
	  Name			  "IQ_32b"
	  Position		  [885, 318, 915, 332]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Mux"
	  SrcPort		  1
	  DstBlock		  "IQ_32b"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant2"
	  SrcPort		  1
	  DstBlock		  "Shared Memory"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Constant1"
	  SrcPort		  1
	  DstBlock		  "Shared Memory"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Shared Memory"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "RdAddr_14b"
	  SrcPort		  1
	  DstBlock		  "Shared Memory"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Inverter"
	  SrcPort		  1
	  DstBlock		  "Logical"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Convert1"
	  SrcPort		  1
	  DstBlock		  "Inverter"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "En"
	  SrcPort		  1
	  DstBlock		  "Convert1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Rst"
	  SrcPort		  1
	  DstBlock		  "Logical"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert"
	  SrcPort		  1
	  Points		  [160, 0; 0, 95]
	  DstBlock		  "Mux"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical"
	  SrcPort		  1
	  DstBlock		  "Convert"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Radio 3 Inputs"
      Ports		      [1, 1]
      Position		      [925, 327, 1060, 363]
      NamePlacement	      "alternate"
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      MaskHideContents	      off
      System {
	Name			"Radio 3 Inputs"
	Location		[2, 74, 1184, 726]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "DebugRxBuffers"
	  Position		  [180, 268, 210, 282]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "ADC I"
	  Ports			  [1, 2]
	  Position		  [505, 255, 575, 290]
	  NamePlacement		  "alternate"
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  System {
	    Name		    "ADC I"
	    Location		    [37, 74, 1219, 726]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "Debug"
	      Position		      [605, 13, 635, 27]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant1"
	      Position		      [175, 280, 205, 310]
	      ShowName		      off
	      Value		      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      Ports		      [0, 1]
	      Position		      [440, 300, 500, 360]
	      SourceBlock	      "xbsIndex_r4/Counter"
	      SourceType	      "Xilinx Counter Block"
	      infoedit		      "Hardware notes: Free running counters a"
"re the least expensive in hardware.  A count limited counter is implemented b"
"y combining a counter with a comparator."
	      cnt_type		      "Free Running"
	      cnt_to		      "Inf"
	      operation		      "Down"
	      start_count	      "2^14-1"
	      cnt_by_val	      "1"
	      arith_type	      "Unsigned"
	      n_bits		      "14"
	      bin_pt		      "0"
	      load_pin		      off
	      rst		      off
	      en		      off
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      off
	      use_behavioral_HDL      off
	      use_rpm		      off
	      implementation	      "Fabric"
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,619"
	      block_type	      "counter"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "60,60,1,1,white,blue,0,a170c862,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([14 4 18 4 14"
" 30 34 38 55 42 29 20 35 20 29 42 55 38 34 30 14 ],[6 16 30 44 54 54 50 54 54"
" 41 54 45 30 15 6 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 "
"0 60 60 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('output',1,'out');\nfprintf('"
"','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux"
	      Ports		      [3, 1]
	      Position		      [740, 48, 785, 152]
	      SourceBlock	      "xbsIndex_r4/Mux"
	      SourceType	      "Xilinx Bus Multiplexer Block"
	      inputs		      "2"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,303"
	      block_type	      "mux"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "45,104,1,1,white,blue,3,613f58e1,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 45 45 0 ],[0 14.8571 89.1429 104 ],[0.77 0.82 0.91]);\npatch(["
"10 3 14 3 10 22 25 28 41 31 21 14 25 14 21 31 41 28 25 22 10 ],[34 41 52 63 7"
"0 70 67 70 70 60 70 63 52 41 34 44 34 34 37 34 34 ],[0.98 0.96 0.92]);\nplot("
"[0 45 45 0 0 ],[0 14.8571 89.1429 104 0 ]);\nfprintf('','COMMENT: end icon gr"
"aphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
"('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black'"
");port_label('input',3,'d1');\ncolor('black');disp('\\bf{}','texmode','on');"
"\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux1"
	      Ports		      [3, 1]
	      Position		      [740, 243, 785, 347]
	      SourceBlock	      "xbsIndex_r4/Mux"
	      SourceType	      "Xilinx Bus Multiplexer Block"
	      inputs		      "2"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,303"
	      block_type	      "mux"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "45,104,1,1,white,blue,3,613f58e1,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 45 45 0 ],[0 14.8571 89.1429 104 ],[0.77 0.82 0.91]);\npatch(["
"10 3 14 3 10 22 25 28 41 31 21 14 25 14 21 31 41 28 25 22 10 ],[34 41 52 63 7"
"0 70 67 70 70 60 70 63 52 41 34 44 34 34 37 34 34 ],[0.98 0.96 0.92]);\nplot("
"[0 45 45 0 0 ],[0 14.8571 89.1429 104 0 ]);\nfprintf('','COMMENT: end icon gr"
"aphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
"('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black'"
");port_label('input',3,'d1');\ncolor('black');disp('\\bf{}','texmode','on');"
"\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Radio 3 ADC I"
	      Ports		      [1, 1]
	      Position		      [240, 274, 335, 316]
	      LinkData {
		BlockName		"radio3_adc_I"
		DialogParameters {
		  sg_icon_stat		  "65,20,1,1,white,yellow,0,bc55d28f,r"
"ight"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon gra"
"phics');\npatch([0 65 65 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\npatch([27 24 29"
" 24 27 32 33 34 40 36 32 29 34 29 32 36 40 34 33 32 27 ],[2 5 10 15 18 18 17 "
"18 18 14 18 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 65 65 0 0 ],["
"0 0 20 20 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMME"
"NT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}"
"\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprin"
"tf('','COMMENT: end icon text');\n"
		}
	      }
	      SourceBlock	      "WARP_Blockset/WARP Radio Board ADC//DAC"
"s/Radio 3 ADC I"
	      SourceType	      ""
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      samp_period	      "1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register"
	      Ports		      [1, 1]
	      Position		      [365, 281, 400, 309]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      rst		      off
	      en		      off
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "register"
	      block_version	      "8.2"
	      sg_icon_stat	      "35,28,1,1,white,blue,0,ac6b57db,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15"
" 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50"
" 37 49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 "
"0 56 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('black"
"');port_label('output',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texmode',"
"'on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      Ports		      [1, 1]
	      Position		      [585, 314, 635, 346]
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering th"
"e binary representation.   You can changed the signal between signed and unsi"
"gned, and relocate the binary point.<P><P>Hardware notes: In hardware this bl"
"ock costs nothing.<P><P>Example:  Suppose the input is 6 bits wide, signed, w"
"ith 2 fractional bits, and the output is forced to unsigned with 0 fractional"
" bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
"utput of 56 (111000 in binary)."
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "13"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,336,312"
	      block_type	      "reinterpret"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "50,32,1,1,white,blue,0,8982c1db,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 50 50 0 ],[0 0 32 32 ],[0.77 0.82 0.91]);\npatch([16 11 18 11 "
"16 24 26 28 37 30 23 18 25 18 23 30 37 28 26 24 16 ],[3 8 15 22 27 27 25 27 2"
"7 20 27 22 15 8 3 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 50 50 0 0 ],[0 0"
" 32 32 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT:"
" begin icon text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT"
": end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice"
	      Ports		      [1, 1]
	      Position		      [590, 120, 650, 150]
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from eac"
"h input sample and presents it at the output.  The output type is ordinarily "
"unsigned with binary point at zero, but can be Boolean when the slice is one "
"bit wide.<P><P>Hardware notes: In hardware this block costs nothing."
	      nbits		      "1"
	      boolean_output	      off
	      mode		      "Lower Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,449,376"
	      block_type	      "slice"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "60,30,1,1,white,blue,0,b1026674,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([22 17 24 17 "
"22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 2"
"7 20 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0"
" 30 30 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT:"
" begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf("
"'','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "radio3_ADC_I_OTR"
	      Ports		      [1, 1]
	      Position		      [360, 94, 415, 106]
	      NamePlacement	      "alternate"
	      SourceBlock	      "xbsIndex_r4/Gateway In"
	      SourceType	      "Xilinx Gateway In Block"
	      infoedit		      "Gateway in block.  Converts inputs of t"
"ype Simulink integer, double and fixed point to  Xilinx fixed point type.<P><"
"P>Hardware notes:  In hardware these blocks become top level input ports."
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      quantization	      "Round  (unbiased: +/- Inf)"
	      overflow		      "Saturate"
	      period		      "1"
	      dbl_ovrd		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,356,432"
	      block_type	      "gatewayin"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "55,12,1,1,white,yellow,0,bc55d28f,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 65 65 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\npatch([27 24 29 24 "
"27 32 33 34 40 36 32 29 34 29 32 36 40 34 33 32 27 ],[2 5 10 15 18 18 17 18 1"
"8 14 18 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 65 65 0 0 ],[0 0 "
"20 20 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: "
"begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf"
" In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('"
"','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "OTR I"
	      Position		      [845, 93, 875, 107]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "ADC I"
	      Position		      [845, 288, 875, 302]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Constant1"
	      SrcPort		      1
	      Points		      [20, 0]
	      Branch {
		Points			[0, -195]
		DstBlock		"radio3_ADC_I_OTR"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Radio 3 ADC I"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Radio 3 ADC I"
	      SrcPort		      1
	      DstBlock		      "Register"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      DstBlock		      "OTR I"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Debug"
	      SrcPort		      1
	      Points		      [40, 0; 0, 45]
	      Branch {
		DstBlock		"Mux"
		DstPort			1
	      }
	      Branch {
		Points			[0, 195]
		DstBlock		"Mux1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "radio3_ADC_I_OTR"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Slice"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Mux1"
	      SrcPort		      1
	      DstBlock		      "ADC I"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Register"
	      SrcPort		      1
	      DstBlock		      "Mux1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "Mux1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      Points		      [25, 0]
	      Branch {
		DstBlock		"Reinterpret"
		DstPort			1
	      }
	      Branch {
		Points			[0, -195]
		DstBlock		"Slice"
		DstPort			1
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "ADC Q"
	  Ports			  [1, 2]
	  Position		  [505, 305, 575, 340]
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  System {
	    Name		    "ADC Q"
	    Location		    [2, 74, 1184, 726]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "Debug"
	      Position		      [585, 13, 615, 27]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant1"
	      Position		      [140, 280, 170, 310]
	      ShowName		      off
	      Value		      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      Ports		      [0, 1]
	      Position		      [415, 300, 475, 360]
	      SourceBlock	      "xbsIndex_r4/Counter"
	      SourceType	      "Xilinx Counter Block"
	      infoedit		      "Hardware notes: Free running counters a"
"re the least expensive in hardware.  A count limited counter is implemented b"
"y combining a counter with a comparator."
	      cnt_type		      "Free Running"
	      cnt_to		      "Inf"
	      operation		      "Up"
	      start_count	      "0"
	      cnt_by_val	      "1"
	      arith_type	      "Unsigned"
	      n_bits		      "14"
	      bin_pt		      "0"
	      load_pin		      off
	      rst		      off
	      en		      off
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      off
	      use_behavioral_HDL      off
	      use_rpm		      off
	      implementation	      "Fabric"
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,619"
	      block_type	      "counter"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "60,60,1,1,white,blue,0,a170c862,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([14 4 18 4 14"
" 30 34 38 55 42 29 20 35 20 29 42 55 38 34 30 14 ],[6 16 30 44 54 54 50 54 54"
" 41 54 45 30 15 6 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 "
"0 60 60 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('output',1,'out');\nfprintf('"
"','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux"
	      Ports		      [3, 1]
	      Position		      [720, 48, 765, 152]
	      SourceBlock	      "xbsIndex_r4/Mux"
	      SourceType	      "Xilinx Bus Multiplexer Block"
	      inputs		      "2"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,303"
	      block_type	      "mux"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "45,104,1,1,white,blue,3,613f58e1,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 45 45 0 ],[0 14.8571 89.1429 104 ],[0.77 0.82 0.91]);\npatch(["
"10 3 14 3 10 22 25 28 41 31 21 14 25 14 21 31 41 28 25 22 10 ],[34 41 52 63 7"
"0 70 67 70 70 60 70 63 52 41 34 44 34 34 37 34 34 ],[0.98 0.96 0.92]);\nplot("
"[0 45 45 0 0 ],[0 14.8571 89.1429 104 0 ]);\nfprintf('','COMMENT: end icon gr"
"aphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
"('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black'"
");port_label('input',3,'d1');\ncolor('black');disp('\\bf{}','texmode','on');"
"\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux1"
	      Ports		      [3, 1]
	      Position		      [720, 243, 765, 347]
	      SourceBlock	      "xbsIndex_r4/Mux"
	      SourceType	      "Xilinx Bus Multiplexer Block"
	      inputs		      "2"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,303"
	      block_type	      "mux"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "45,104,1,1,white,blue,3,613f58e1,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 45 45 0 ],[0 14.8571 89.1429 104 ],[0.77 0.82 0.91]);\npatch(["
"10 3 14 3 10 22 25 28 41 31 21 14 25 14 21 31 41 28 25 22 10 ],[34 41 52 63 7"
"0 70 67 70 70 60 70 63 52 41 34 44 34 34 37 34 34 ],[0.98 0.96 0.92]);\nplot("
"[0 45 45 0 0 ],[0 14.8571 89.1429 104 0 ]);\nfprintf('','COMMENT: end icon gr"
"aphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
"('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black'"
");port_label('input',3,'d1');\ncolor('black');disp('\\bf{}','texmode','on');"
"\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Radio 3 ADC Q"
	      Ports		      [1, 1]
	      Position		      [210, 274, 305, 316]
	      LinkData {
		BlockName		"radio3_adc_Q"
		DialogParameters {
		  sg_icon_stat		  "65,20,1,1,white,yellow,0,bc55d28f,r"
"ight"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon gra"
"phics');\npatch([0 65 65 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\npatch([27 24 29"
" 24 27 32 33 34 40 36 32 29 34 29 32 36 40 34 33 32 27 ],[2 5 10 15 18 18 17 "
"18 18 14 18 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 65 65 0 0 ],["
"0 0 20 20 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMME"
"NT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}"
"\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprin"
"tf('','COMMENT: end icon text');\n"
		}
	      }
	      SourceBlock	      "WARP_Blockset/WARP Radio Board ADC//DAC"
"s/Radio 3 ADC Q"
	      SourceType	      ""
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      samp_period	      "1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register"
	      Ports		      [1, 1]
	      Position		      [345, 281, 380, 309]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      rst		      off
	      en		      off
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "register"
	      block_version	      "8.2"
	      sg_icon_stat	      "35,28,1,1,white,blue,0,ac6b57db,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15"
" 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50"
" 37 49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 "
"0 56 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('black"
"');port_label('output',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texmode',"
"'on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      Ports		      [1, 1]
	      Position		      [565, 314, 615, 346]
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering th"
"e binary representation.   You can changed the signal between signed and unsi"
"gned, and relocate the binary point.<P><P>Hardware notes: In hardware this bl"
"ock costs nothing.<P><P>Example:  Suppose the input is 6 bits wide, signed, w"
"ith 2 fractional bits, and the output is forced to unsigned with 0 fractional"
" bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
"utput of 56 (111000 in binary)."
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "13"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,336,312"
	      block_type	      "reinterpret"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "50,32,1,1,white,blue,0,8982c1db,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 50 50 0 ],[0 0 32 32 ],[0.77 0.82 0.91]);\npatch([16 11 18 11 "
"16 24 26 28 37 30 23 18 25 18 23 30 37 28 26 24 16 ],[3 8 15 22 27 27 25 27 2"
"7 20 27 22 15 8 3 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 50 50 0 0 ],[0 0"
" 32 32 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT:"
" begin icon text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT"
": end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice"
	      Ports		      [1, 1]
	      Position		      [570, 120, 630, 150]
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from eac"
"h input sample and presents it at the output.  The output type is ordinarily "
"unsigned with binary point at zero, but can be Boolean when the slice is one "
"bit wide.<P><P>Hardware notes: In hardware this block costs nothing."
	      nbits		      "1"
	      boolean_output	      off
	      mode		      "Lower Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,449,376"
	      block_type	      "slice"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "60,30,1,1,white,blue,0,b1026674,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([22 17 24 17 "
"22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 2"
"7 20 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0"
" 30 30 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT:"
" begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf("
"'','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "radio3_ADC_Q_OTR"
	      Ports		      [1, 1]
	      Position		      [240, 94, 295, 106]
	      SourceBlock	      "xbsIndex_r4/Gateway In"
	      SourceType	      "Xilinx Gateway In Block"
	      infoedit		      "Gateway in block.  Converts inputs of t"
"ype Simulink integer, double and fixed point to  Xilinx fixed point type.<P><"
"P>Hardware notes:  In hardware these blocks become top level input ports."
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      quantization	      "Round  (unbiased: +/- Inf)"
	      overflow		      "Saturate"
	      period		      "1"
	      dbl_ovrd		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,356,432"
	      block_type	      "gatewayin"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "55,12,1,1,white,yellow,0,bc55d28f,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 65 65 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\npatch([27 24 29 24 "
"27 32 33 34 40 36 32 29 34 29 32 36 40 34 33 32 27 ],[2 5 10 15 18 18 17 18 1"
"8 14 18 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 65 65 0 0 ],[0 0 "
"20 20 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: "
"begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf"
" In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('"
"','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "OTR Q"
	      Position		      [865, 93, 895, 107]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "ADC Q"
	      Position		      [860, 288, 890, 302]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Radio 3 ADC Q"
	      SrcPort		      1
	      DstBlock		      "Register"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant1"
	      SrcPort		      1
	      Points		      [20, 0]
	      Branch {
		Points			[0, -195]
		DstBlock		"radio3_ADC_Q_OTR"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Radio 3 ADC Q"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      DstBlock		      "OTR Q"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Debug"
	      SrcPort		      1
	      Points		      [40, 0; 0, 45]
	      Branch {
		DstBlock		"Mux"
		DstPort			1
	      }
	      Branch {
		Points			[0, 195]
		DstBlock		"Mux1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "radio3_ADC_Q_OTR"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Slice"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Mux1"
	      SrcPort		      1
	      DstBlock		      "ADC Q"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Register"
	      SrcPort		      1
	      DstBlock		      "Mux1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "Mux1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      Points		      [30, 0]
	      Branch {
		DstBlock		"Reinterpret"
		DstPort			1
	      }
	      Branch {
		Points			[0, -195]
		DstBlock		"Slice"
		DstPort			1
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Concatenates_1"
	  Ports			  [4, 1]
	  Position		  [695, 218, 740, 372]
	  NamePlacement		  "alternate"
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  System {
	    Name		    "Concatenates_1"
	    Location		    [2, 74, 1270, 726]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "OTR_I"
	      Position		      [395, 43, 425, 57]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "ADC_I"
	      Position		      [330, 93, 360, 107]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "OTR_Q"
	      Position		      [390, 163, 420, 177]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "ADC_Q"
	      Position		      [330, 213, 360, 227]
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat1"
	      Ports		      [2, 1]
	      Position		      [490, 191, 520, 229]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Concat"
	      SourceType	      "Xilinx Bus Concatenator Block"
	      infoedit		      "Concatenates two or more inputs.  Outpu"
"t will be cast to an unsigned value with the binary point at zero."
	      num_inputs	      "2"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "concat"
	      block_version	      "8.2"
	      sg_icon_stat	      "30,38,1,1,white,blue,0,df1e5aba,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([14 4 18 4 14"
" 30 34 38 55 42 29 20 35 20 29 42 55 38 34 30 14 ],[6 16 30 44 54 54 50 54 54"
" 41 54 45 30 15 6 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 "
"0 60 60 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'hi');\ncolor('blac"
"k');port_label('input',2,'lo');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat2"
	      Ports		      [2, 1]
	      Position		      [490, 71, 520, 109]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Concat"
	      SourceType	      "Xilinx Bus Concatenator Block"
	      infoedit		      "Concatenates two or more inputs.  Outpu"
"t will be cast to an unsigned value with the binary point at zero."
	      num_inputs	      "2"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "concat"
	      block_version	      "8.2"
	      sg_icon_stat	      "30,38,1,1,white,blue,0,df1e5aba,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([14 4 18 4 14"
" 30 34 38 55 42 29 20 35 20 29 42 55 38 34 30 14 ],[6 16 30 44 54 54 50 54 54"
" 41 54 45 30 15 6 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 "
"0 60 60 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'hi');\ncolor('blac"
"k');port_label('input',2,'lo');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat3"
	      Ports		      [2, 1]
	      Position		      [550, 150, 575, 230]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Concat"
	      SourceType	      "Xilinx Bus Concatenator Block"
	      infoedit		      "Concatenates two or more inputs.  Outpu"
"t will be cast to an unsigned value with the binary point at zero."
	      num_inputs	      "2"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "concat"
	      block_version	      "8.2"
	      sg_icon_stat	      "25,80,1,1,white,blue,0,df1e5aba,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([14 4 18 4 14"
" 30 34 38 55 42 29 20 35 20 29 42 55 38 34 30 14 ],[6 16 30 44 54 54 50 54 54"
" 41 54 45 30 15 6 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 "
"0 60 60 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'hi');\ncolor('blac"
"k');port_label('input',2,'lo');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat4"
	      Ports		      [2, 1]
	      Position		      [550, 30, 575, 110]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Concat"
	      SourceType	      "Xilinx Bus Concatenator Block"
	      infoedit		      "Concatenates two or more inputs.  Outpu"
"t will be cast to an unsigned value with the binary point at zero."
	      num_inputs	      "2"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "concat"
	      block_version	      "8.2"
	      sg_icon_stat	      "25,80,1,1,white,blue,0,df1e5aba,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([14 4 18 4 14"
" 30 34 38 55 42 29 20 35 20 29 42 55 38 34 30 14 ],[6 16 30 44 54 54 50 54 54"
" 41 54 45 30 15 6 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 "
"0 60 60 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'hi');\ncolor('blac"
"k');port_label('input',2,'lo');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat5"
	      Ports		      [2, 1]
	      Position		      [635, 50, 660, 130]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Concat"
	      SourceType	      "Xilinx Bus Concatenator Block"
	      infoedit		      "Concatenates two or more inputs.  Outpu"
"t will be cast to an unsigned value with the binary point at zero."
	      num_inputs	      "2"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "concat"
	      block_version	      "8.2"
	      sg_icon_stat	      "25,80,1,1,white,blue,0,df1e5aba,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([14 4 18 4 14"
" 30 34 38 55 42 29 20 35 20 29 42 55 38 34 30 14 ],[6 16 30 44 54 54 50 54 54"
" 41 54 45 30 15 6 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 "
"0 60 60 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'hi');\ncolor('blac"
"k');port_label('input',2,'lo');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      Ports		      [1, 1]
	      Position		      [385, 90, 420, 110]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering th"
"e binary representation.   You can changed the signal between signed and unsi"
"gned, and relocate the binary point.<P><P>Hardware notes: In hardware this bl"
"ock costs nothing.<P><P>Example:  Suppose the input is 6 bits wide, signed, w"
"ith 2 fractional bits, and the output is forced to unsigned with 0 fractional"
" bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
"utput of 56 (111000 in binary)."
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,356,309"
	      block_type	      "reinterpret"
	      block_version	      "8.2"
	      sg_icon_stat	      "35,20,1,1,white,blue,0,8982c1db,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 50 50 0 ],[0 0 32 32 ],[0.77 0.82 0.91]);\npatch([16 11 18 11 "
"16 24 26 28 37 30 23 18 25 18 23 30 37 28 26 24 16 ],[3 8 15 22 27 27 25 27 2"
"7 20 27 22 15 8 3 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 50 50 0 0 ],[0 0"
" 32 32 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT:"
" begin icon text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT"
": end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret1"
	      Ports		      [1, 1]
	      Position		      [390, 210, 425, 230]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering th"
"e binary representation.   You can changed the signal between signed and unsi"
"gned, and relocate the binary point.<P><P>Hardware notes: In hardware this bl"
"ock costs nothing.<P><P>Example:  Suppose the input is 6 bits wide, signed, w"
"ith 2 fractional bits, and the output is forced to unsigned with 0 fractional"
" bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
"utput of 56 (111000 in binary)."
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,356,309"
	      block_type	      "reinterpret"
	      block_version	      "8.2"
	      sg_icon_stat	      "35,20,1,1,white,blue,0,8982c1db,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 50 50 0 ],[0 0 32 32 ],[0.77 0.82 0.91]);\npatch([16 11 18 11 "
"16 24 26 28 37 30 23 18 25 18 23 30 37 28 26 24 16 ],[3 8 15 22 27 27 25 27 2"
"7 20 27 22 15 8 3 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 50 50 0 0 ],[0 0"
" 32 32 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT:"
" begin icon text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT"
": end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "zero"
	      Ports		      [0, 1]
	      Position		      [440, 191, 460, 209]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      arith_type	      "Unsigned"
	      const		      "0"
	      n_bits		      "1"
	      bin_pt		      "0"
	      explicit_period	      off
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instruc"
"tions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "constant"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "20,18,1,1,white,blue,0,72d575a1,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);\npatch([20 16 22 16 "
"20 27 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 2"
"3 17 23 19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 "
"26 26 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: "
"begin icon text');\ncolor('black');port_label('output',1,'0');\nfprintf('','C"
"OMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "zero1"
	      Ports		      [0, 1]
	      Position		      [440, 71, 460, 89]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      arith_type	      "Unsigned"
	      const		      "0"
	      n_bits		      "1"
	      bin_pt		      "0"
	      explicit_period	      off
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instruc"
"tions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "constant"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "20,18,1,1,white,blue,0,72d575a1,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);\npatch([20 16 22 16 "
"20 27 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 2"
"3 17 23 19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 "
"26 26 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: "
"begin icon text');\ncolor('black');port_label('output',1,'0');\nfprintf('','C"
"OMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "32b"
	      Position		      [840, 83, 870, 97]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Reinterpret1"
	      SrcPort		      1
	      DstBlock		      "Concat1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "Concat2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "ADC_Q"
	      SrcPort		      1
	      DstBlock		      "Reinterpret1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "OTR_Q"
	      SrcPort		      1
	      DstBlock		      "Concat3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ADC_I"
	      SrcPort		      1
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Concat5"
	      SrcPort		      1
	      DstBlock		      "32b"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "OTR_I"
	      SrcPort		      1
	      DstBlock		      "Concat4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Concat3"
	      SrcPort		      1
	      Points		      [25, 0; 0, -80]
	      DstBlock		      "Concat5"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Concat4"
	      SrcPort		      1
	      DstBlock		      "Concat5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Concat2"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Concat4"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "zero1"
	      SrcPort		      1
	      DstBlock		      "Concat2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Concat1"
	      SrcPort		      1
	      DstBlock		      "Concat3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "zero"
	      SrcPort		      1
	      DstBlock		      "Concat1"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out1"
	  Ports			  [1, 1]
	  Position		  [725, 135, 755, 145]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed p"
"oint inputs into ouputs of type Simulink integer, double, or fixed point.<P><"
"P>Hardware notes:  In hardware these blocks become top level output ports or "
"are discarded, depending on how they are configured."
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,386"
	  block_type		  "gatewayout"
	  block_version		  "10.1.2"
	  sg_icon_stat		  "30,10,1,1,white,grey,0,b3a044a9,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 30 30 0 ],[0 0 10 10 ],[0.88 0.88 0.88]);\npatch([13 11 13 11 13 1"
"6 17 18 21 19 17 15 17 15 17 19 21 18 17 16 13 ],[1 3 5 7 9 9 8 9 9 7 9 7 5 3"
" 1 3 1 1 2 1 1 ],[0.98 0.96 0.92]);\nplot([0 30 30 0 0 ],[0 0 10 10 0 ]);\nfp"
"rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text"
"');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('ou"
"tput',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMMENT: end ic"
"on text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out4"
	  Ports			  [1, 1]
	  Position		  [725, 120, 755, 130]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed p"
"oint inputs into ouputs of type Simulink integer, double, or fixed point.<P><"
"P>Hardware notes:  In hardware these blocks become top level output ports or "
"are discarded, depending on how they are configured."
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,386"
	  block_type		  "gatewayout"
	  block_version		  "10.1.2"
	  sg_icon_stat		  "30,10,1,1,white,grey,0,b3a044a9,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 30 30 0 ],[0 0 10 10 ],[0.88 0.88 0.88]);\npatch([13 11 13 11 13 1"
"6 17 18 21 19 17 15 17 15 17 19 21 18 17 16 13 ],[1 3 5 7 9 9 8 9 9 7 9 7 5 3"
" 1 3 1 1 2 1 1 ],[0.98 0.96 0.92]);\nplot([0 30 30 0 0 ],[0 0 10 10 0 ]);\nfp"
"rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text"
"');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('ou"
"tput',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMMENT: end ic"
"on text');\n"
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope"
	  Ports			  [2]
	  Position		  [800, 111, 830, 164]
	  Floating		  off
	  Location		  [5, 34, 1285, 912]
	  Open			  off
	  NumInputPorts		  "2"
	  List {
	    ListType		    AxesTitles
	    axes1		    "%<SignalLabel>"
	    axes2		    "%<SignalLabel>"
	  }
	  YMin			  "-5~-5"
	  YMax			  "5~5"
	  DataFormat		  "StructureWithTime"
	  SampleTime		  "0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Radio 3 I/Q"
	  Position		  [865, 288, 895, 302]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "ADC Q"
	  SrcPort		  2
	  Points		  [55, 0; 0, 25; 30, 0]
	  Branch {
	    DstBlock		    "Concatenates_1"
	    DstPort		    4
	  }
	  Branch {
	    Points		    [0, -215]
	    DstBlock		    "Gateway Out1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "ADC Q"
	  SrcPort		  1
	  DstBlock		  "Concatenates_1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "ADC I"
	  SrcPort		  2
	  Points		  [0, -5; 75, 0]
	  Branch {
	    DstBlock		    "Concatenates_1"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, -150]
	    DstBlock		    "Gateway Out4"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "ADC I"
	  SrcPort		  1
	  Points		  [0, -30]
	  DstBlock		  "Concatenates_1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Concatenates_1"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Radio 3 I/Q"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out4"
	  SrcPort		  1
	  DstBlock		  "Scope"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out1"
	  SrcPort		  1
	  Points		  [25, 0]
	  DstBlock		  "Scope"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "DebugRxBuffers"
	  SrcPort		  1
	  Points		  [150, 0]
	  Branch {
	    DstBlock		    "ADC I"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 50]
	    DstBlock		    "ADC Q"
	    DstPort		    1
	  }
	}
	Annotation {
	  Position		  [518, 257]
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Radio 3 Outputs"
      Ports		      [1]
      Position		      [1180, 848, 1225, 892]
      NamePlacement	      "alternate"
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      MaskHideContents	      off
      System {
	Name			"Radio 3 Outputs"
	Location		[60, 247, 880, 529]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "32b"
	  Position		  [145, 148, 175, 162]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "16LSB"
	  Ports			  [1, 1]
	  Position		  [305, 147, 340, 163]
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each in"
"put sample and presents it at the output.  The output type is ordinarily unsi"
"gned with binary point at zero, but can be Boolean when the slice is one bit "
"wide.<P><P>Hardware notes: In hardware this block costs nothing."
	  nbits			  "16"
	  boolean_output	  off
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "593,46,442,407"
	  block_type		  "slice"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "35,16,1,1,white,blue,0,b1026674,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([22 17 24 17 22 3"
"0 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20"
" 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 30 "
"30 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: beg"
"in icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','"
"COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "16MSB"
	  Ports			  [1, 1]
	  Position		  [305, 82, 345, 98]
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each in"
"put sample and presents it at the output.  The output type is ordinarily unsi"
"gned with binary point at zero, but can be Boolean when the slice is one bit "
"wide.<P><P>Hardware notes: In hardware this block costs nothing."
	  nbits			  "16"
	  boolean_output	  off
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "593,46,442,407"
	  block_type		  "slice"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "40,16,1,1,white,blue,0,b1026674,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([22 17 24 17 22 3"
"0 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20"
" 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 30 "
"30 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: beg"
"in icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','"
"COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Radio 3 DAC I"
	  Ports			  [1, 1]
	  Position		  [560, 69, 655, 111]
	  LinkData {
	    BlockName		    "Convert"
	    DialogParameters {
	      sg_icon_stat	      "45,30,1,1,white,blue,0,74901e60,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([15 10 17 10 "
"15 23 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 2"
"7 20 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0"
" 30 30 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT:"
" begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('"
"','COMMENT: end icon text');\n"
	    }
	    BlockName		    "radio3_dac_I"
	    DialogParameters {
	      sg_icon_stat	      "60,20,1,1,white,yellow,0,38220381,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\npatch([24 21 26 21 "
"24 29 30 31 37 33 29 26 31 26 29 33 37 31 30 29 24 ],[2 5 10 15 18 18 17 18 1"
"8 14 18 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 "
"20 20 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: "
"begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black')"
";port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf("
"'','COMMENT: end icon text');\n"
	    }
	  }
	  SourceBlock		  "WARP_Blockset/WARP Radio Board ADC//DACs/Ra"
"dio 3 DAC I"
	  SourceType		  ""
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Radio 3 DAC Q"
	  Ports			  [1, 1]
	  Position		  [560, 134, 655, 176]
	  LinkData {
	    BlockName		    "Convert"
	    DialogParameters {
	      sg_icon_stat	      "45,30,1,1,white,blue,0,74901e60,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([15 10 17 10 "
"15 23 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 2"
"7 20 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0"
" 30 30 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT:"
" begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('"
"','COMMENT: end icon text');\n"
	    }
	    BlockName		    "radio3_dac_Q"
	    DialogParameters {
	      sg_icon_stat	      "60,20,1,1,white,yellow,0,38220381,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\npatch([24 21 26 21 "
"24 29 30 31 37 33 29 26 31 26 29 33 37 31 30 29 24 ],[2 5 10 15 18 18 17 18 1"
"8 14 18 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 "
"20 20 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: "
"begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black')"
";port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf("
"'','COMMENT: end icon text');\n"
	    }
	  }
	  SourceBlock		  "WARP_Blockset/WARP Radio Board ADC//DACs/Ra"
"dio 3 DAC Q"
	  SourceType		  ""
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register"
	  Ports			  [1, 1]
	  Position		  [475, 79, 520, 101]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  rst			  off
	  en			  off
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "568,185,356,193"
	  block_type		  "register"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "45,22,1,1,white,blue,0,ac6b57db,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 "
"34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 "
"49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56"
" 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('black');p"
"ort_label('output',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texmode','on'"
");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register1"
	  Ports			  [1, 1]
	  Position		  [475, 144, 520, 166]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  rst			  off
	  en			  off
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "568,185,356,193"
	  block_type		  "register"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "45,22,1,1,white,blue,0,ac6b57db,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 "
"34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 "
"49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56"
" 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('black');p"
"ort_label('output',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texmode','on'"
");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret"
	  Ports			  [1, 1]
	  Position		  [380, 81, 440, 99]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the bi"
"nary representation.   You can changed the signal between signed and unsigned"
", and relocate the binary point.<P><P>Hardware notes: In hardware this block "
"costs nothing.<P><P>Example:  Suppose the input is 6 bits wide, signed, with "
"2 fractional bits, and the output is forced to unsigned with 0 fractional bit"
"s.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an outpu"
"t of 56 (111000 in binary)."
	  force_arith_type	  on
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  on
	  bin_pt		  "15"
	  has_advanced_control	  "0"
	  sggui_pos		  "436,54,356,309"
	  block_type		  "reinterpret"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "60,18,1,1,white,blue,0,8982c1db,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 50 50 0 ],[0 0 32 32 ],[0.77 0.82 0.91]);\npatch([16 11 18 11 16 2"
"4 26 28 37 30 23 18 25 18 23 30 37 28 26 24 16 ],[3 8 15 22 27 27 25 27 27 20"
" 27 22 15 8 3 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 50 50 0 0 ],[0 0 32 "
"32 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: beg"
"in icon text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: en"
"d icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret1"
	  Ports			  [1, 1]
	  Position		  [380, 146, 440, 164]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the bi"
"nary representation.   You can changed the signal between signed and unsigned"
", and relocate the binary point.<P><P>Hardware notes: In hardware this block "
"costs nothing.<P><P>Example:  Suppose the input is 6 bits wide, signed, with "
"2 fractional bits, and the output is forced to unsigned with 0 fractional bit"
"s.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an outpu"
"t of 56 (111000 in binary)."
	  force_arith_type	  on
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  on
	  bin_pt		  "15"
	  has_advanced_control	  "0"
	  sggui_pos		  "436,54,356,309"
	  block_type		  "reinterpret"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "60,18,1,1,white,blue,0,8982c1db,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 50 50 0 ],[0 0 32 32 ],[0.77 0.82 0.91]);\npatch([16 11 18 11 16 2"
"4 26 28 37 30 23 18 25 18 23 30 37 28 26 24 16 ],[3 8 15 22 27 27 25 27 27 20"
" 27 22 15 8 3 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 50 50 0 0 ],[0 0 32 "
"32 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: beg"
"in icon text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: en"
"d icon text');\n"
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator"
	  Position		  [680, 80, 700, 100]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator1"
	  Position		  [685, 145, 705, 165]
	  ShowName		  off
	}
	Line {
	  SrcBlock		  "32b"
	  SrcPort		  1
	  Points		  [85, 0]
	  Branch {
	    DstBlock		    "16LSB"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -65]
	    DstBlock		    "16MSB"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "16MSB"
	  SrcPort		  1
	  DstBlock		  "Reinterpret"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "16LSB"
	  SrcPort		  1
	  DstBlock		  "Reinterpret1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret"
	  SrcPort		  1
	  DstBlock		  "Register"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret1"
	  SrcPort		  1
	  DstBlock		  "Register1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Register"
	  SrcPort		  1
	  DstBlock		  "Radio 3 DAC I"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Register1"
	  SrcPort		  1
	  DstBlock		  "Radio 3 DAC Q"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Radio 3 DAC I"
	  SrcPort		  1
	  DstBlock		  "Terminator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Radio 3 DAC Q"
	  SrcPort		  1
	  DstBlock		  "Terminator1"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Radio 4\nRx Buffers"
      Ports		      [4]
      Position		      [1155, 476, 1220, 554]
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      MaskHideContents	      off
      System {
	Name			"Radio 4\nRx Buffers"
	Location		[2, 74, 1270, 726]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "I/Q"
	  Position		  [545, 163, 575, 177]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Addr"
	  Position		  [325, 128, 355, 142]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "WE"
	  Position		  [110, 183, 140, 197]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "EN"
	  Position		  [110, 213, 140, 227]
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert1"
	  Ports			  [1, 1]
	  Position		  [185, 212, 210, 228]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating req"
"uire hardware resources; truncating and wrapping do not."
	  arith_type		  "Boolean"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,374,375"
	  block_type		  "convert"
	  block_version		  "8.2"
	  sg_icon_stat		  "25,16,1,1,white,blue,0,74901e60,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([15 10 17 10 15 2"
"3 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 27 20"
" 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0 30 "
"30 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: beg"
"in icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','C"
"OMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out"
	  Ports			  [1, 1]
	  Position		  [500, 30, 530, 40]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed p"
"oint inputs into ouputs of type Simulink integer, double, or fixed point.<P><"
"P>Hardware notes:  In hardware these blocks become top level output ports or "
"are discarded, depending on how they are configured."
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,386"
	  block_type		  "gatewayout"
	  block_version		  "10.1.2"
	  sg_icon_stat		  "30,10,1,1,white,grey,0,b3a044a9,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 30 30 0 ],[0 0 10 10 ],[0.88 0.88 0.88]);\npatch([13 11 13 11 13 1"
"6 17 18 21 19 17 15 17 15 17 19 21 18 17 16 13 ],[1 3 5 7 9 9 8 9 9 7 9 7 5 3"
" 1 3 1 1 2 1 1 ],[0.98 0.96 0.92]);\nplot([0 30 30 0 0 ],[0 0 10 10 0 ]);\nfp"
"rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text"
"');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('ou"
"tput',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMMENT: end ic"
"on text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out1"
	  Ports			  [1, 1]
	  Position		  [500, 70, 530, 80]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed p"
"oint inputs into ouputs of type Simulink integer, double, or fixed point.<P><"
"P>Hardware notes:  In hardware these blocks become top level output ports or "
"are discarded, depending on how they are configured."
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,386"
	  block_type		  "gatewayout"
	  block_version		  "10.1.2"
	  sg_icon_stat		  "30,10,1,1,white,grey,0,b3a044a9,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 30 30 0 ],[0 0 10 10 ],[0.88 0.88 0.88]);\npatch([13 11 13 11 13 1"
"6 17 18 21 19 17 15 17 15 17 19 21 18 17 16 13 ],[1 3 5 7 9 9 8 9 9 7 9 7 5 3"
" 1 3 1 1 2 1 1 ],[0.98 0.96 0.92]);\nplot([0 30 30 0 0 ],[0 0 10 10 0 ]);\nfp"
"rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text"
"');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('ou"
"tput',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMMENT: end ic"
"on text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical"
	  Ports			  [2, 1]
	  Position		  [255, 175, 310, 235]
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  align_bp		  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "logical"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "55,60,1,1,white,blue,0,087b5522,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 55 55 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 "
"32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[8 17 30 43 52 52 48 52 52 40 "
"52 43 30 17 8 20 8 8 12 8 8 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 60"
" 60 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');disp('\\newlineand\\newlinez^{-0}','texmode'"
",'on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Radio 4 I/Q\nBuffer"
	  Ports			  [3]
	  Position		  [650, 116, 705, 224]
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  System {
	    Name		    "Radio 4 I/Q\nBuffer"
	    Location		    [2, 74, 1270, 726]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "Addr_14b"
	      Position		      [205, 68, 235, 82]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "I/Q_32b"
	      Position		      [205, 98, 235, 112]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "WE"
	      Position		      [205, 128, 235, 142]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Shared Memory"
	      Ports		      [3, 1]
	      Position		      [320, 60, 400, 150]
	      AttributesFormatString  "<< %<shared_memory_name> >>"
	      SourceBlock	      "xbsIndex_r4/Shared Memory"
	      SourceType	      "Xilinx Shared Memory Random Access Memo"
"ry Block"
	      shared_memory_name      "'RxBuff_Radio4'"
	      depth		      "2^14"
	      ownership		      "Locally Owned and Initialized"
	      initVector	      "0"
	      mutex		      "Unprotected"
	      mode		      "Read and Write"
	      write_mode	      "Read After Write"
	      time_out		      "0"
	      latency		      "1"
	      explicit_data_type      on
	      arith_type	      "Unsigned"
	      n_bits		      "32"
	      bin_pt		      "0"
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      implementation	      "Block RAM"
	      use_rpm		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,384,381"
	      block_type	      "shmem"
	      block_version	      "10.1.2"
	      sg_icon_stat	      "80,90,1,1,white,blue,0,e2c38f9a,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 80 80 0 ],[0 0 90 90 ],[0.77 0.82 0.91]);\npatch([18 5 24 5 18"
" 39 45 51 74 56 39 27 46 27 39 56 74 51 45 39 18 ],[14 27 46 65 78 78 72 78 7"
"8 60 77 65 46 27 15 32 14 14 20 14 14 ],[0.98 0.96 0.92]);\nplot([0 80 80 0 0"
" ],[0 0 90 90 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','C"
"OMMENT: begin icon text');\ncolor('black');port_label('input',1,'addr');\ncol"
"or('black');port_label('input',2,'din');\ncolor('black');port_label('input',3"
",'we');\ncolor('black');port_label('output',1,'dout');\nfprintf('','COMMENT: "
"end icon text');\n"
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator"
	      Position		      [450, 95, 470, 115]
	      ShowName		      off
	    }
	    Line {
	      SrcBlock		      "Shared Memory"
	      SrcPort		      1
	      DstBlock		      "Terminator"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "WE"
	      SrcPort		      1
	      DstBlock		      "Shared Memory"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "I/Q_32b"
	      SrcPort		      1
	      DstBlock		      "Shared Memory"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Addr_14b"
	      SrcPort		      1
	      DstBlock		      "Shared Memory"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope"
	  Ports			  [2]
	  Position		  [585, 14, 625, 96]
	  Floating		  off
	  Location		  [5, 49, 1285, 757]
	  Open			  off
	  NumInputPorts		  "2"
	  ZoomMode		  "yonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "%<SignalLabel>"
	    axes2		    "%<SignalLabel>"
	  }
	  YMin			  "-5~-5"
	  YMax			  "5~5"
	  SaveName		  "ScopeData2"
	  DataFormat		  "StructureWithTime"
	  MaxDataPoints		  "40000"
	  SampleTime		  "0"
	}
	Line {
	  SrcBlock		  "Gateway Out1"
	  SrcPort		  1
	  DstBlock		  "Scope"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out"
	  SrcPort		  1
	  DstBlock		  "Scope"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "I/Q"
	  SrcPort		  1
	  DstBlock		  "Radio 4 I/Q\nBuffer"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Convert1"
	  SrcPort		  1
	  DstBlock		  "Logical"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "EN"
	  SrcPort		  1
	  DstBlock		  "Convert1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "WE"
	  SrcPort		  1
	  DstBlock		  "Logical"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Addr"
	  SrcPort		  1
	  Points		  [75, 0]
	  Branch {
	    Points		    [0, -100]
	    DstBlock		    "Gateway Out"
	    DstPort		    1
	  }
	  Branch {
	    Labels		    [0, 0]
	    DstBlock		    "Radio 4 I/Q\nBuffer"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Logical"
	  SrcPort		  1
	  Points		  [150, 0]
	  Branch {
	    Points		    [0, -130]
	    DstBlock		    "Gateway Out1"
	    DstPort		    1
	  }
	  Branch {
	    Labels		    [0, 0]
	    DstBlock		    "Radio 4 I/Q\nBuffer"
	    DstPort		    3
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Radio 4\nTx Buffer"
      Ports		      [3, 1]
      Position		      [1015, 942, 1095, 998]
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      MaskHideContents	      off
      System {
	Name			"Radio 4\nTx Buffer"
	Location		[2, 74, 1270, 726]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "RdAddr_14b"
	  Position		  [350, 288, 380, 302]
	  NamePlacement		  "alternate"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Rst"
	  Position		  [30, 173, 60, 187]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "En"
	  Position		  [30, 203, 60, 217]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant"
	  Ports			  [0, 1]
	  Position		  [630, 350, 655, 370]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Unsigned"
	  const			  "0"
	  n_bits		  "32"
	  bin_pt		  "0"
	  explicit_period	  off
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instruction"
"s is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,400,346"
	  block_type		  "constant"
	  block_version		  "10.1.2"
	  sg_icon_stat		  "25,20,1,1,white,blue,0,72d575a1,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);\npatch([20 16 22 16 20 2"
"7 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 23 17"
" 23 19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 26 2"
"6 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begi"
"n icon text');\ncolor('black');port_label('output',1,'0');\nfprintf('','COMME"
"NT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant1"
	  Ports			  [0, 1]
	  Position		  [355, 345, 380, 365]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Boolean"
	  const			  "0"
	  n_bits		  "32"
	  bin_pt		  "0"
	  explicit_period	  off
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instruction"
"s is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,400,346"
	  block_type		  "constant"
	  block_version		  "10.1.2"
	  sg_icon_stat		  "25,20,1,1,white,blue,0,72d575a1,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);\npatch([20 16 22 16 20 2"
"7 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 23 17"
" 23 19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 26 2"
"6 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begi"
"n icon text');\ncolor('black');port_label('output',1,'0');\nfprintf('','COMME"
"NT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant2"
	  Ports			  [0, 1]
	  Position		  [355, 315, 380, 335]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Unsigned"
	  const			  "0"
	  n_bits		  "32"
	  bin_pt		  "0"
	  explicit_period	  off
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instruction"
"s is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,400,346"
	  block_type		  "constant"
	  block_version		  "10.1.2"
	  sg_icon_stat		  "25,20,1,1,white,blue,0,72d575a1,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);\npatch([20 16 22 16 20 2"
"7 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 23 17"
" 23 19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 26 2"
"6 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begi"
"n icon text');\ncolor('black');port_label('output',1,'0');\nfprintf('','COMME"
"NT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert"
	  Ports			  [1, 1]
	  Position		  [350, 188, 375, 202]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating req"
"uire hardware resources; truncating and wrapping do not."
	  arith_type		  "Boolean"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,374,375"
	  block_type		  "convert"
	  block_version		  "8.2"
	  sg_icon_stat		  "25,14,1,1,white,blue,0,74901e60,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([15 10 17 10 15 2"
"3 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 27 20"
" 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0 30 "
"30 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: beg"
"in icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','C"
"OMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert1"
	  Ports			  [1, 1]
	  Position		  [100, 203, 120, 217]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating req"
"uire hardware resources; truncating and wrapping do not."
	  arith_type		  "Boolean"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,374,375"
	  block_type		  "convert"
	  block_version		  "8.2"
	  sg_icon_stat		  "20,14,1,1,white,blue,0,74901e60,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([15 10 17 10 15 2"
"3 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 27 20"
" 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0 30 "
"30 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: beg"
"in icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','C"
"OMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter"
	  Ports			  [1, 1]
	  Position		  [150, 201, 180, 219]
	  SourceBlock		  "xbsIndex_r4/Inverter"
	  SourceType		  "Xilinx Inverter Block"
	  infoedit		  "Bitwise logical negation (one's complement)"
" operator."
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "inv"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "30,18,1,1,white,blue,0,1ab4a85f,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 55 55 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 "
"32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[7 16 29 42 51 51 47 51 51 39 "
"51 42 29 16 7 19 7 7 11 7 7 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 58"
" 58 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');disp('not');\nfprintf('','COMMENT: end icon "
"text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical"
	  Ports			  [2, 1]
	  Position		  [215, 165, 270, 225]
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "OR"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  align_bp		  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "logical"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "55,60,1,1,white,blue,0,f4a65842,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 55 55 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 "
"32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[8 17 30 43 52 52 48 52 52 40 "
"52 43 30 17 8 20 8 8 12 8 8 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 60"
" 60 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');disp('\\newlineor\\newlinez^{-0}','texmode',"
"'on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux"
	  Ports			  [3, 1]
	  Position		  [750, 273, 795, 377]
	  SourceBlock		  "xbsIndex_r4/Mux"
	  SourceType		  "Xilinx Bus Multiplexer Block"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,303"
	  block_type		  "mux"
	  block_version		  "10.1.2"
	  sg_icon_stat		  "45,104,1,1,white,blue,3,613f58e1,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 45 45 0 ],[0 14.8571 89.1429 104 ],[0.77 0.82 0.91]);\npatch([10 3"
" 14 3 10 22 25 28 41 31 21 14 25 14 21 31 41 28 25 22 10 ],[34 41 52 63 70 70"
" 67 70 70 60 70 63 52 41 34 44 34 34 37 34 34 ],[0.98 0.96 0.92]);\nplot([0 4"
"5 45 0 0 ],[0 14.8571 89.1429 104 0 ]);\nfprintf('','COMMENT: end icon graphi"
"cs');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('in"
"put',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');po"
"rt_label('input',3,'d1');\ncolor('black');disp('\\bf{}','texmode','on');\nfpr"
"intf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Shared Memory"
	  Ports			  [3, 1]
	  Position		  [445, 280, 525, 370]
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  SourceBlock		  "xbsIndex_r4/Shared Memory"
	  SourceType		  "Xilinx Shared Memory Random Access Memory B"
"lock"
	  shared_memory_name	  "'TxBuff_Radio4'"
	  depth			  "2^14"
	  ownership		  "Locally Owned and Initialized"
	  initVector		  "0"
	  mutex			  "Unprotected"
	  mode			  "Read and Write"
	  write_mode		  "Read After Write"
	  time_out		  "0"
	  latency		  "1"
	  explicit_data_type	  on
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  implementation	  "Block RAM"
	  use_rpm		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,384,381"
	  block_type		  "shmem"
	  block_version		  "10.1.2"
	  sg_icon_stat		  "80,90,1,1,white,blue,0,e2c38f9a,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 80 80 0 ],[0 0 90 90 ],[0.77 0.82 0.91]);\npatch([18 5 24 5 18 39 "
"45 51 74 56 39 27 46 27 39 56 74 51 45 39 18 ],[14 27 46 65 78 78 72 78 78 60"
" 77 65 46 27 15 32 14 14 20 14 14 ],[0.98 0.96 0.92]);\nplot([0 80 80 0 0 ],["
"0 0 90 90 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMME"
"NT: begin icon text');\ncolor('black');port_label('input',1,'addr');\ncolor('"
"black');port_label('input',2,'din');\ncolor('black');port_label('input',3,'we"
"');\ncolor('black');port_label('output',1,'dout');\nfprintf('','COMMENT: end "
"icon text');\n"
	}
	Block {
	  BlockType		  Outport
	  Name			  "IQ_32b"
	  Position		  [885, 318, 915, 332]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Mux"
	  SrcPort		  1
	  DstBlock		  "IQ_32b"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant2"
	  SrcPort		  1
	  DstBlock		  "Shared Memory"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Constant1"
	  SrcPort		  1
	  DstBlock		  "Shared Memory"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Shared Memory"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "RdAddr_14b"
	  SrcPort		  1
	  DstBlock		  "Shared Memory"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Inverter"
	  SrcPort		  1
	  DstBlock		  "Logical"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Convert1"
	  SrcPort		  1
	  DstBlock		  "Inverter"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "En"
	  SrcPort		  1
	  DstBlock		  "Convert1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Rst"
	  SrcPort		  1
	  DstBlock		  "Logical"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert"
	  SrcPort		  1
	  Points		  [160, 0; 0, 95]
	  DstBlock		  "Mux"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical"
	  SrcPort		  1
	  DstBlock		  "Convert"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Radio 4 Inputs"
      Ports		      [1, 1]
      Position		      [925, 467, 1060, 503]
      NamePlacement	      "alternate"
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      MaskHideContents	      off
      System {
	Name			"Radio 4 Inputs"
	Location		[2, 74, 1184, 726]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "DebugRxBuffers"
	  Position		  [180, 268, 210, 282]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "ADC I"
	  Ports			  [1, 2]
	  Position		  [505, 255, 575, 290]
	  NamePlacement		  "alternate"
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  System {
	    Name		    "ADC I"
	    Location		    [37, 74, 1219, 726]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "Debug"
	      Position		      [605, 13, 635, 27]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant1"
	      Position		      [175, 280, 205, 310]
	      ShowName		      off
	      Value		      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      Ports		      [0, 1]
	      Position		      [440, 300, 500, 360]
	      SourceBlock	      "xbsIndex_r4/Counter"
	      SourceType	      "Xilinx Counter Block"
	      infoedit		      "Hardware notes: Free running counters a"
"re the least expensive in hardware.  A count limited counter is implemented b"
"y combining a counter with a comparator."
	      cnt_type		      "Free Running"
	      cnt_to		      "Inf"
	      operation		      "Down"
	      start_count	      "2^14-1"
	      cnt_by_val	      "1"
	      arith_type	      "Unsigned"
	      n_bits		      "14"
	      bin_pt		      "0"
	      load_pin		      off
	      rst		      off
	      en		      off
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      off
	      use_behavioral_HDL      off
	      use_rpm		      off
	      implementation	      "Fabric"
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,619"
	      block_type	      "counter"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "60,60,1,1,white,blue,0,a170c862,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([14 4 18 4 14"
" 30 34 38 55 42 29 20 35 20 29 42 55 38 34 30 14 ],[6 16 30 44 54 54 50 54 54"
" 41 54 45 30 15 6 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 "
"0 60 60 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('output',1,'out');\nfprintf('"
"','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux"
	      Ports		      [3, 1]
	      Position		      [740, 48, 785, 152]
	      SourceBlock	      "xbsIndex_r4/Mux"
	      SourceType	      "Xilinx Bus Multiplexer Block"
	      inputs		      "2"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,303"
	      block_type	      "mux"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "45,104,1,1,white,blue,3,613f58e1,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 45 45 0 ],[0 14.8571 89.1429 104 ],[0.77 0.82 0.91]);\npatch(["
"10 3 14 3 10 22 25 28 41 31 21 14 25 14 21 31 41 28 25 22 10 ],[34 41 52 63 7"
"0 70 67 70 70 60 70 63 52 41 34 44 34 34 37 34 34 ],[0.98 0.96 0.92]);\nplot("
"[0 45 45 0 0 ],[0 14.8571 89.1429 104 0 ]);\nfprintf('','COMMENT: end icon gr"
"aphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
"('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black'"
");port_label('input',3,'d1');\ncolor('black');disp('\\bf{}','texmode','on');"
"\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux1"
	      Ports		      [3, 1]
	      Position		      [740, 243, 785, 347]
	      SourceBlock	      "xbsIndex_r4/Mux"
	      SourceType	      "Xilinx Bus Multiplexer Block"
	      inputs		      "2"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,303"
	      block_type	      "mux"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "45,104,1,1,white,blue,3,613f58e1,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 45 45 0 ],[0 14.8571 89.1429 104 ],[0.77 0.82 0.91]);\npatch(["
"10 3 14 3 10 22 25 28 41 31 21 14 25 14 21 31 41 28 25 22 10 ],[34 41 52 63 7"
"0 70 67 70 70 60 70 63 52 41 34 44 34 34 37 34 34 ],[0.98 0.96 0.92]);\nplot("
"[0 45 45 0 0 ],[0 14.8571 89.1429 104 0 ]);\nfprintf('','COMMENT: end icon gr"
"aphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
"('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black'"
");port_label('input',3,'d1');\ncolor('black');disp('\\bf{}','texmode','on');"
"\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Radio 4 ADC I"
	      Ports		      [1, 1]
	      Position		      [245, 274, 340, 316]
	      LinkData {
		BlockName		"radio4_adc_I"
		DialogParameters {
		  sg_icon_stat		  "65,20,1,1,white,yellow,0,bc55d28f,r"
"ight"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon gra"
"phics');\npatch([0 65 65 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\npatch([27 24 29"
" 24 27 32 33 34 40 36 32 29 34 29 32 36 40 34 33 32 27 ],[2 5 10 15 18 18 17 "
"18 18 14 18 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 65 65 0 0 ],["
"0 0 20 20 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMME"
"NT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}"
"\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprin"
"tf('','COMMENT: end icon text');\n"
		}
	      }
	      SourceBlock	      "WARP_Blockset/WARP Radio Board ADC//DAC"
"s/Radio 4 ADC I"
	      SourceType	      ""
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      samp_period	      "1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register"
	      Ports		      [1, 1]
	      Position		      [365, 281, 400, 309]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      rst		      off
	      en		      off
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "register"
	      block_version	      "8.2"
	      sg_icon_stat	      "35,28,1,1,white,blue,0,ac6b57db,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15"
" 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50"
" 37 49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 "
"0 56 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('black"
"');port_label('output',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texmode',"
"'on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      Ports		      [1, 1]
	      Position		      [585, 314, 635, 346]
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering th"
"e binary representation.   You can changed the signal between signed and unsi"
"gned, and relocate the binary point.<P><P>Hardware notes: In hardware this bl"
"ock costs nothing.<P><P>Example:  Suppose the input is 6 bits wide, signed, w"
"ith 2 fractional bits, and the output is forced to unsigned with 0 fractional"
" bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
"utput of 56 (111000 in binary)."
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "13"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,336,312"
	      block_type	      "reinterpret"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "50,32,1,1,white,blue,0,8982c1db,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 50 50 0 ],[0 0 32 32 ],[0.77 0.82 0.91]);\npatch([16 11 18 11 "
"16 24 26 28 37 30 23 18 25 18 23 30 37 28 26 24 16 ],[3 8 15 22 27 27 25 27 2"
"7 20 27 22 15 8 3 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 50 50 0 0 ],[0 0"
" 32 32 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT:"
" begin icon text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT"
": end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice"
	      Ports		      [1, 1]
	      Position		      [590, 120, 650, 150]
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from eac"
"h input sample and presents it at the output.  The output type is ordinarily "
"unsigned with binary point at zero, but can be Boolean when the slice is one "
"bit wide.<P><P>Hardware notes: In hardware this block costs nothing."
	      nbits		      "1"
	      boolean_output	      off
	      mode		      "Lower Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,449,376"
	      block_type	      "slice"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "60,30,1,1,white,blue,0,b1026674,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([22 17 24 17 "
"22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 2"
"7 20 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0"
" 30 30 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT:"
" begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf("
"'','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "radio4_ADC_I_OTR"
	      Ports		      [1, 1]
	      Position		      [360, 94, 415, 106]
	      NamePlacement	      "alternate"
	      SourceBlock	      "xbsIndex_r4/Gateway In"
	      SourceType	      "Xilinx Gateway In Block"
	      infoedit		      "Gateway in block.  Converts inputs of t"
"ype Simulink integer, double and fixed point to  Xilinx fixed point type.<P><"
"P>Hardware notes:  In hardware these blocks become top level input ports."
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      quantization	      "Round  (unbiased: +/- Inf)"
	      overflow		      "Saturate"
	      period		      "1"
	      dbl_ovrd		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,356,432"
	      block_type	      "gatewayin"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "55,12,1,1,white,yellow,0,bc55d28f,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 65 65 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\npatch([27 24 29 24 "
"27 32 33 34 40 36 32 29 34 29 32 36 40 34 33 32 27 ],[2 5 10 15 18 18 17 18 1"
"8 14 18 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 65 65 0 0 ],[0 0 "
"20 20 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: "
"begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf"
" In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('"
"','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "OTR I"
	      Position		      [845, 93, 875, 107]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "ADC I"
	      Position		      [845, 288, 875, 302]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Constant1"
	      SrcPort		      1
	      Points		      [20, 0]
	      Branch {
		Points			[0, -195]
		DstBlock		"radio4_ADC_I_OTR"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Radio 4 ADC I"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Radio 4 ADC I"
	      SrcPort		      1
	      DstBlock		      "Register"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      DstBlock		      "OTR I"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Debug"
	      SrcPort		      1
	      Points		      [40, 0; 0, 45]
	      Branch {
		DstBlock		"Mux"
		DstPort			1
	      }
	      Branch {
		Points			[0, 195]
		DstBlock		"Mux1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "radio4_ADC_I_OTR"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Slice"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Mux1"
	      SrcPort		      1
	      DstBlock		      "ADC I"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Register"
	      SrcPort		      1
	      DstBlock		      "Mux1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "Mux1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      Points		      [25, 0]
	      Branch {
		DstBlock		"Reinterpret"
		DstPort			1
	      }
	      Branch {
		Points			[0, -195]
		DstBlock		"Slice"
		DstPort			1
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "ADC Q"
	  Ports			  [1, 2]
	  Position		  [505, 305, 575, 340]
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  System {
	    Name		    "ADC Q"
	    Location		    [22, 84, 1204, 736]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "Debug"
	      Position		      [585, 13, 615, 27]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant1"
	      Position		      [140, 280, 170, 310]
	      ShowName		      off
	      Value		      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      Ports		      [0, 1]
	      Position		      [415, 300, 475, 360]
	      SourceBlock	      "xbsIndex_r4/Counter"
	      SourceType	      "Xilinx Counter Block"
	      infoedit		      "Hardware notes: Free running counters a"
"re the least expensive in hardware.  A count limited counter is implemented b"
"y combining a counter with a comparator."
	      cnt_type		      "Free Running"
	      cnt_to		      "Inf"
	      operation		      "Up"
	      start_count	      "0"
	      cnt_by_val	      "1"
	      arith_type	      "Unsigned"
	      n_bits		      "14"
	      bin_pt		      "0"
	      load_pin		      off
	      rst		      off
	      en		      off
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      off
	      use_behavioral_HDL      off
	      use_rpm		      off
	      implementation	      "Fabric"
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,619"
	      block_type	      "counter"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "60,60,1,1,white,blue,0,a170c862,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([14 4 18 4 14"
" 30 34 38 55 42 29 20 35 20 29 42 55 38 34 30 14 ],[6 16 30 44 54 54 50 54 54"
" 41 54 45 30 15 6 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 "
"0 60 60 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('output',1,'out');\nfprintf('"
"','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux"
	      Ports		      [3, 1]
	      Position		      [720, 48, 765, 152]
	      SourceBlock	      "xbsIndex_r4/Mux"
	      SourceType	      "Xilinx Bus Multiplexer Block"
	      inputs		      "2"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,303"
	      block_type	      "mux"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "45,104,1,1,white,blue,3,613f58e1,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 45 45 0 ],[0 14.8571 89.1429 104 ],[0.77 0.82 0.91]);\npatch(["
"10 3 14 3 10 22 25 28 41 31 21 14 25 14 21 31 41 28 25 22 10 ],[34 41 52 63 7"
"0 70 67 70 70 60 70 63 52 41 34 44 34 34 37 34 34 ],[0.98 0.96 0.92]);\nplot("
"[0 45 45 0 0 ],[0 14.8571 89.1429 104 0 ]);\nfprintf('','COMMENT: end icon gr"
"aphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
"('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black'"
");port_label('input',3,'d1');\ncolor('black');disp('\\bf{}','texmode','on');"
"\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux1"
	      Ports		      [3, 1]
	      Position		      [720, 243, 765, 347]
	      SourceBlock	      "xbsIndex_r4/Mux"
	      SourceType	      "Xilinx Bus Multiplexer Block"
	      inputs		      "2"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,303"
	      block_type	      "mux"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "45,104,1,1,white,blue,3,613f58e1,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 45 45 0 ],[0 14.8571 89.1429 104 ],[0.77 0.82 0.91]);\npatch(["
"10 3 14 3 10 22 25 28 41 31 21 14 25 14 21 31 41 28 25 22 10 ],[34 41 52 63 7"
"0 70 67 70 70 60 70 63 52 41 34 44 34 34 37 34 34 ],[0.98 0.96 0.92]);\nplot("
"[0 45 45 0 0 ],[0 14.8571 89.1429 104 0 ]);\nfprintf('','COMMENT: end icon gr"
"aphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
"('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black'"
");port_label('input',3,'d1');\ncolor('black');disp('\\bf{}','texmode','on');"
"\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Radio 4 ADC Q"
	      Ports		      [1, 1]
	      Position		      [210, 274, 305, 316]
	      LinkData {
		BlockName		"radio4_adc_Q"
		DialogParameters {
		  sg_icon_stat		  "65,20,1,1,white,yellow,0,bc55d28f,r"
"ight"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon gra"
"phics');\npatch([0 65 65 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\npatch([27 24 29"
" 24 27 32 33 34 40 36 32 29 34 29 32 36 40 34 33 32 27 ],[2 5 10 15 18 18 17 "
"18 18 14 18 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 65 65 0 0 ],["
"0 0 20 20 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMME"
"NT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}"
"\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprin"
"tf('','COMMENT: end icon text');\n"
		}
	      }
	      SourceBlock	      "WARP_Blockset/WARP Radio Board ADC//DAC"
"s/Radio 4 ADC Q"
	      SourceType	      ""
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      samp_period	      "1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register"
	      Ports		      [1, 1]
	      Position		      [345, 281, 380, 309]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      rst		      off
	      en		      off
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "register"
	      block_version	      "8.2"
	      sg_icon_stat	      "35,28,1,1,white,blue,0,ac6b57db,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15"
" 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50"
" 37 49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 "
"0 56 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('black"
"');port_label('output',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texmode',"
"'on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      Ports		      [1, 1]
	      Position		      [565, 314, 615, 346]
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering th"
"e binary representation.   You can changed the signal between signed and unsi"
"gned, and relocate the binary point.<P><P>Hardware notes: In hardware this bl"
"ock costs nothing.<P><P>Example:  Suppose the input is 6 bits wide, signed, w"
"ith 2 fractional bits, and the output is forced to unsigned with 0 fractional"
" bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
"utput of 56 (111000 in binary)."
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "13"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,336,312"
	      block_type	      "reinterpret"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "50,32,1,1,white,blue,0,8982c1db,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 50 50 0 ],[0 0 32 32 ],[0.77 0.82 0.91]);\npatch([16 11 18 11 "
"16 24 26 28 37 30 23 18 25 18 23 30 37 28 26 24 16 ],[3 8 15 22 27 27 25 27 2"
"7 20 27 22 15 8 3 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 50 50 0 0 ],[0 0"
" 32 32 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT:"
" begin icon text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT"
": end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice"
	      Ports		      [1, 1]
	      Position		      [570, 120, 630, 150]
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from eac"
"h input sample and presents it at the output.  The output type is ordinarily "
"unsigned with binary point at zero, but can be Boolean when the slice is one "
"bit wide.<P><P>Hardware notes: In hardware this block costs nothing."
	      nbits		      "1"
	      boolean_output	      off
	      mode		      "Lower Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,449,376"
	      block_type	      "slice"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "60,30,1,1,white,blue,0,b1026674,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([22 17 24 17 "
"22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 2"
"7 20 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0"
" 30 30 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT:"
" begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf("
"'','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "radio4_ADC_Q_OTR"
	      Ports		      [1, 1]
	      Position		      [240, 94, 295, 106]
	      SourceBlock	      "xbsIndex_r4/Gateway In"
	      SourceType	      "Xilinx Gateway In Block"
	      infoedit		      "Gateway in block.  Converts inputs of t"
"ype Simulink integer, double and fixed point to  Xilinx fixed point type.<P><"
"P>Hardware notes:  In hardware these blocks become top level input ports."
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      quantization	      "Round  (unbiased: +/- Inf)"
	      overflow		      "Saturate"
	      period		      "1"
	      dbl_ovrd		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,356,432"
	      block_type	      "gatewayin"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "55,12,1,1,white,yellow,0,bc55d28f,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 65 65 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\npatch([27 24 29 24 "
"27 32 33 34 40 36 32 29 34 29 32 36 40 34 33 32 27 ],[2 5 10 15 18 18 17 18 1"
"8 14 18 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 65 65 0 0 ],[0 0 "
"20 20 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: "
"begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf"
" In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('"
"','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "OTR Q"
	      Position		      [865, 93, 895, 107]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "ADC Q"
	      Position		      [860, 288, 890, 302]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Radio 4 ADC Q"
	      SrcPort		      1
	      DstBlock		      "Register"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant1"
	      SrcPort		      1
	      Points		      [20, 0]
	      Branch {
		Points			[0, -195]
		DstBlock		"radio4_ADC_Q_OTR"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Radio 4 ADC Q"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      DstBlock		      "OTR Q"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Debug"
	      SrcPort		      1
	      Points		      [40, 0; 0, 45]
	      Branch {
		DstBlock		"Mux"
		DstPort			1
	      }
	      Branch {
		Points			[0, 195]
		DstBlock		"Mux1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "radio4_ADC_Q_OTR"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Slice"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Mux1"
	      SrcPort		      1
	      DstBlock		      "ADC Q"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Register"
	      SrcPort		      1
	      DstBlock		      "Mux1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "Mux1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      Points		      [30, 0]
	      Branch {
		DstBlock		"Reinterpret"
		DstPort			1
	      }
	      Branch {
		Points			[0, -195]
		DstBlock		"Slice"
		DstPort			1
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Concatenates_1"
	  Ports			  [4, 1]
	  Position		  [695, 218, 740, 372]
	  NamePlacement		  "alternate"
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  System {
	    Name		    "Concatenates_1"
	    Location		    [2, 74, 1270, 726]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "OTR_I"
	      Position		      [395, 43, 425, 57]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "ADC_I"
	      Position		      [330, 93, 360, 107]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "OTR_Q"
	      Position		      [390, 163, 420, 177]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "ADC_Q"
	      Position		      [330, 213, 360, 227]
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat1"
	      Ports		      [2, 1]
	      Position		      [490, 191, 520, 229]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Concat"
	      SourceType	      "Xilinx Bus Concatenator Block"
	      infoedit		      "Concatenates two or more inputs.  Outpu"
"t will be cast to an unsigned value with the binary point at zero."
	      num_inputs	      "2"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "concat"
	      block_version	      "8.2"
	      sg_icon_stat	      "30,38,1,1,white,blue,0,df1e5aba,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([14 4 18 4 14"
" 30 34 38 55 42 29 20 35 20 29 42 55 38 34 30 14 ],[6 16 30 44 54 54 50 54 54"
" 41 54 45 30 15 6 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 "
"0 60 60 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'hi');\ncolor('blac"
"k');port_label('input',2,'lo');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat2"
	      Ports		      [2, 1]
	      Position		      [490, 71, 520, 109]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Concat"
	      SourceType	      "Xilinx Bus Concatenator Block"
	      infoedit		      "Concatenates two or more inputs.  Outpu"
"t will be cast to an unsigned value with the binary point at zero."
	      num_inputs	      "2"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "concat"
	      block_version	      "8.2"
	      sg_icon_stat	      "30,38,1,1,white,blue,0,df1e5aba,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([14 4 18 4 14"
" 30 34 38 55 42 29 20 35 20 29 42 55 38 34 30 14 ],[6 16 30 44 54 54 50 54 54"
" 41 54 45 30 15 6 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 "
"0 60 60 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'hi');\ncolor('blac"
"k');port_label('input',2,'lo');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat3"
	      Ports		      [2, 1]
	      Position		      [550, 150, 575, 230]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Concat"
	      SourceType	      "Xilinx Bus Concatenator Block"
	      infoedit		      "Concatenates two or more inputs.  Outpu"
"t will be cast to an unsigned value with the binary point at zero."
	      num_inputs	      "2"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "concat"
	      block_version	      "8.2"
	      sg_icon_stat	      "25,80,1,1,white,blue,0,df1e5aba,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([14 4 18 4 14"
" 30 34 38 55 42 29 20 35 20 29 42 55 38 34 30 14 ],[6 16 30 44 54 54 50 54 54"
" 41 54 45 30 15 6 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 "
"0 60 60 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'hi');\ncolor('blac"
"k');port_label('input',2,'lo');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat4"
	      Ports		      [2, 1]
	      Position		      [550, 30, 575, 110]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Concat"
	      SourceType	      "Xilinx Bus Concatenator Block"
	      infoedit		      "Concatenates two or more inputs.  Outpu"
"t will be cast to an unsigned value with the binary point at zero."
	      num_inputs	      "2"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "concat"
	      block_version	      "8.2"
	      sg_icon_stat	      "25,80,1,1,white,blue,0,df1e5aba,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([14 4 18 4 14"
" 30 34 38 55 42 29 20 35 20 29 42 55 38 34 30 14 ],[6 16 30 44 54 54 50 54 54"
" 41 54 45 30 15 6 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 "
"0 60 60 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'hi');\ncolor('blac"
"k');port_label('input',2,'lo');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat5"
	      Ports		      [2, 1]
	      Position		      [635, 50, 660, 130]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Concat"
	      SourceType	      "Xilinx Bus Concatenator Block"
	      infoedit		      "Concatenates two or more inputs.  Outpu"
"t will be cast to an unsigned value with the binary point at zero."
	      num_inputs	      "2"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "concat"
	      block_version	      "8.2"
	      sg_icon_stat	      "25,80,1,1,white,blue,0,df1e5aba,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([14 4 18 4 14"
" 30 34 38 55 42 29 20 35 20 29 42 55 38 34 30 14 ],[6 16 30 44 54 54 50 54 54"
" 41 54 45 30 15 6 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 "
"0 60 60 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'hi');\ncolor('blac"
"k');port_label('input',2,'lo');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      Ports		      [1, 1]
	      Position		      [385, 90, 420, 110]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering th"
"e binary representation.   You can changed the signal between signed and unsi"
"gned, and relocate the binary point.<P><P>Hardware notes: In hardware this bl"
"ock costs nothing.<P><P>Example:  Suppose the input is 6 bits wide, signed, w"
"ith 2 fractional bits, and the output is forced to unsigned with 0 fractional"
" bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
"utput of 56 (111000 in binary)."
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,356,309"
	      block_type	      "reinterpret"
	      block_version	      "8.2"
	      sg_icon_stat	      "35,20,1,1,white,blue,0,8982c1db,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 50 50 0 ],[0 0 32 32 ],[0.77 0.82 0.91]);\npatch([16 11 18 11 "
"16 24 26 28 37 30 23 18 25 18 23 30 37 28 26 24 16 ],[3 8 15 22 27 27 25 27 2"
"7 20 27 22 15 8 3 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 50 50 0 0 ],[0 0"
" 32 32 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT:"
" begin icon text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT"
": end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret1"
	      Ports		      [1, 1]
	      Position		      [390, 210, 425, 230]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering th"
"e binary representation.   You can changed the signal between signed and unsi"
"gned, and relocate the binary point.<P><P>Hardware notes: In hardware this bl"
"ock costs nothing.<P><P>Example:  Suppose the input is 6 bits wide, signed, w"
"ith 2 fractional bits, and the output is forced to unsigned with 0 fractional"
" bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
"utput of 56 (111000 in binary)."
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,356,309"
	      block_type	      "reinterpret"
	      block_version	      "8.2"
	      sg_icon_stat	      "35,20,1,1,white,blue,0,8982c1db,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 50 50 0 ],[0 0 32 32 ],[0.77 0.82 0.91]);\npatch([16 11 18 11 "
"16 24 26 28 37 30 23 18 25 18 23 30 37 28 26 24 16 ],[3 8 15 22 27 27 25 27 2"
"7 20 27 22 15 8 3 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 50 50 0 0 ],[0 0"
" 32 32 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT:"
" begin icon text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT"
": end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "zero"
	      Ports		      [0, 1]
	      Position		      [440, 191, 460, 209]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      arith_type	      "Unsigned"
	      const		      "0"
	      n_bits		      "1"
	      bin_pt		      "0"
	      explicit_period	      off
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instruc"
"tions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "constant"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "20,18,1,1,white,blue,0,72d575a1,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);\npatch([20 16 22 16 "
"20 27 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 2"
"3 17 23 19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 "
"26 26 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: "
"begin icon text');\ncolor('black');port_label('output',1,'0');\nfprintf('','C"
"OMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "zero1"
	      Ports		      [0, 1]
	      Position		      [440, 71, 460, 89]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      arith_type	      "Unsigned"
	      const		      "0"
	      n_bits		      "1"
	      bin_pt		      "0"
	      explicit_period	      off
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instruc"
"tions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "constant"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "20,18,1,1,white,blue,0,72d575a1,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);\npatch([20 16 22 16 "
"20 27 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 2"
"3 17 23 19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 "
"26 26 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: "
"begin icon text');\ncolor('black');port_label('output',1,'0');\nfprintf('','C"
"OMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "32b"
	      Position		      [840, 83, 870, 97]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Reinterpret1"
	      SrcPort		      1
	      DstBlock		      "Concat1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "Concat2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "ADC_Q"
	      SrcPort		      1
	      DstBlock		      "Reinterpret1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "OTR_Q"
	      SrcPort		      1
	      DstBlock		      "Concat3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ADC_I"
	      SrcPort		      1
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Concat5"
	      SrcPort		      1
	      DstBlock		      "32b"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "OTR_I"
	      SrcPort		      1
	      DstBlock		      "Concat4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Concat3"
	      SrcPort		      1
	      Points		      [25, 0; 0, -80]
	      DstBlock		      "Concat5"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Concat4"
	      SrcPort		      1
	      DstBlock		      "Concat5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Concat2"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Concat4"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "zero1"
	      SrcPort		      1
	      DstBlock		      "Concat2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Concat1"
	      SrcPort		      1
	      DstBlock		      "Concat3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "zero"
	      SrcPort		      1
	      DstBlock		      "Concat1"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out1"
	  Ports			  [1, 1]
	  Position		  [725, 135, 755, 145]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed p"
"oint inputs into ouputs of type Simulink integer, double, or fixed point.<P><"
"P>Hardware notes:  In hardware these blocks become top level output ports or "
"are discarded, depending on how they are configured."
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,386"
	  block_type		  "gatewayout"
	  block_version		  "10.1.2"
	  sg_icon_stat		  "30,10,1,1,white,grey,0,b3a044a9,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 30 30 0 ],[0 0 10 10 ],[0.88 0.88 0.88]);\npatch([13 11 13 11 13 1"
"6 17 18 21 19 17 15 17 15 17 19 21 18 17 16 13 ],[1 3 5 7 9 9 8 9 9 7 9 7 5 3"
" 1 3 1 1 2 1 1 ],[0.98 0.96 0.92]);\nplot([0 30 30 0 0 ],[0 0 10 10 0 ]);\nfp"
"rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text"
"');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('ou"
"tput',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMMENT: end ic"
"on text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out4"
	  Ports			  [1, 1]
	  Position		  [725, 120, 755, 130]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed p"
"oint inputs into ouputs of type Simulink integer, double, or fixed point.<P><"
"P>Hardware notes:  In hardware these blocks become top level output ports or "
"are discarded, depending on how they are configured."
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,386"
	  block_type		  "gatewayout"
	  block_version		  "10.1.2"
	  sg_icon_stat		  "30,10,1,1,white,grey,0,b3a044a9,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 30 30 0 ],[0 0 10 10 ],[0.88 0.88 0.88]);\npatch([13 11 13 11 13 1"
"6 17 18 21 19 17 15 17 15 17 19 21 18 17 16 13 ],[1 3 5 7 9 9 8 9 9 7 9 7 5 3"
" 1 3 1 1 2 1 1 ],[0.98 0.96 0.92]);\nplot([0 30 30 0 0 ],[0 0 10 10 0 ]);\nfp"
"rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text"
"');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('ou"
"tput',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMMENT: end ic"
"on text');\n"
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope"
	  Ports			  [2]
	  Position		  [800, 111, 830, 164]
	  Floating		  off
	  Location		  [5, 34, 1285, 912]
	  Open			  off
	  NumInputPorts		  "2"
	  List {
	    ListType		    AxesTitles
	    axes1		    "%<SignalLabel>"
	    axes2		    "%<SignalLabel>"
	  }
	  YMin			  "-5~-5"
	  YMax			  "5~5"
	  DataFormat		  "StructureWithTime"
	  SampleTime		  "0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Radio 4 I/Q"
	  Position		  [865, 288, 895, 302]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "ADC Q"
	  SrcPort		  2
	  Points		  [55, 0; 0, 25; 30, 0]
	  Branch {
	    DstBlock		    "Concatenates_1"
	    DstPort		    4
	  }
	  Branch {
	    Points		    [0, -215]
	    DstBlock		    "Gateway Out1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "ADC Q"
	  SrcPort		  1
	  DstBlock		  "Concatenates_1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "ADC I"
	  SrcPort		  2
	  Points		  [0, -5; 75, 0]
	  Branch {
	    DstBlock		    "Concatenates_1"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, -150]
	    DstBlock		    "Gateway Out4"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "ADC I"
	  SrcPort		  1
	  Points		  [0, -30]
	  DstBlock		  "Concatenates_1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Concatenates_1"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Radio 4 I/Q"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out4"
	  SrcPort		  1
	  DstBlock		  "Scope"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out1"
	  SrcPort		  1
	  Points		  [25, 0]
	  DstBlock		  "Scope"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "DebugRxBuffers"
	  SrcPort		  1
	  Points		  [150, 0]
	  Branch {
	    DstBlock		    "ADC I"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 50]
	    DstBlock		    "ADC Q"
	    DstPort		    1
	  }
	}
	Annotation {
	  Position		  [518, 257]
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Radio 4 Outputs"
      Ports		      [1]
      Position		      [1180, 948, 1225, 992]
      NamePlacement	      "alternate"
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      MaskHideContents	      off
      System {
	Name			"Radio 4 Outputs"
	Location		[60, 247, 880, 529]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "32b"
	  Position		  [145, 148, 175, 162]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "16LSB"
	  Ports			  [1, 1]
	  Position		  [305, 147, 340, 163]
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each in"
"put sample and presents it at the output.  The output type is ordinarily unsi"
"gned with binary point at zero, but can be Boolean when the slice is one bit "
"wide.<P><P>Hardware notes: In hardware this block costs nothing."
	  nbits			  "16"
	  boolean_output	  off
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "593,46,442,407"
	  block_type		  "slice"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "35,16,1,1,white,blue,0,b1026674,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([22 17 24 17 22 3"
"0 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20"
" 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 30 "
"30 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: beg"
"in icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','"
"COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "16MSB"
	  Ports			  [1, 1]
	  Position		  [305, 82, 345, 98]
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each in"
"put sample and presents it at the output.  The output type is ordinarily unsi"
"gned with binary point at zero, but can be Boolean when the slice is one bit "
"wide.<P><P>Hardware notes: In hardware this block costs nothing."
	  nbits			  "16"
	  boolean_output	  off
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "593,46,442,407"
	  block_type		  "slice"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "40,16,1,1,white,blue,0,b1026674,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([22 17 24 17 22 3"
"0 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20"
" 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 30 "
"30 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: beg"
"in icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','"
"COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Radio 4 DAC I"
	  Ports			  [1, 1]
	  Position		  [560, 69, 655, 111]
	  LinkData {
	    BlockName		    "Convert"
	    DialogParameters {
	      sg_icon_stat	      "45,30,1,1,white,blue,0,74901e60,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([15 10 17 10 "
"15 23 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 2"
"7 20 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0"
" 30 30 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT:"
" begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('"
"','COMMENT: end icon text');\n"
	    }
	    BlockName		    "radio4_dac_I"
	    DialogParameters {
	      sg_icon_stat	      "60,20,1,1,white,yellow,0,38220381,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\npatch([24 21 26 21 "
"24 29 30 31 37 33 29 26 31 26 29 33 37 31 30 29 24 ],[2 5 10 15 18 18 17 18 1"
"8 14 18 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 "
"20 20 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: "
"begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black')"
";port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf("
"'','COMMENT: end icon text');\n"
	    }
	  }
	  SourceBlock		  "WARP_Blockset/WARP Radio Board ADC//DACs/Ra"
"dio 4 DAC I"
	  SourceType		  ""
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Radio 4 DAC Q"
	  Ports			  [1, 1]
	  Position		  [560, 134, 655, 176]
	  LinkData {
	    BlockName		    "Convert"
	    DialogParameters {
	      sg_icon_stat	      "45,30,1,1,white,blue,0,74901e60,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([15 10 17 10 "
"15 23 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 2"
"7 20 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0"
" 30 30 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT:"
" begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('"
"','COMMENT: end icon text');\n"
	    }
	    BlockName		    "radio4_dac_Q"
	    DialogParameters {
	      sg_icon_stat	      "60,20,1,1,white,yellow,0,38220381,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\npatch([24 21 26 21 "
"24 29 30 31 37 33 29 26 31 26 29 33 37 31 30 29 24 ],[2 5 10 15 18 18 17 18 1"
"8 14 18 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 "
"20 20 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: "
"begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black')"
";port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf("
"'','COMMENT: end icon text');\n"
	    }
	  }
	  SourceBlock		  "WARP_Blockset/WARP Radio Board ADC//DACs/Ra"
"dio 4 DAC Q"
	  SourceType		  ""
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register"
	  Ports			  [1, 1]
	  Position		  [475, 79, 520, 101]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  rst			  off
	  en			  off
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "568,185,356,193"
	  block_type		  "register"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "45,22,1,1,white,blue,0,ac6b57db,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 "
"34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 "
"49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56"
" 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('black');p"
"ort_label('output',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texmode','on'"
");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register1"
	  Ports			  [1, 1]
	  Position		  [475, 144, 520, 166]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  rst			  off
	  en			  off
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "568,185,356,193"
	  block_type		  "register"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "45,22,1,1,white,blue,0,ac6b57db,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 "
"34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 "
"49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56"
" 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('black');p"
"ort_label('output',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texmode','on'"
");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret"
	  Ports			  [1, 1]
	  Position		  [380, 81, 440, 99]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the bi"
"nary representation.   You can changed the signal between signed and unsigned"
", and relocate the binary point.<P><P>Hardware notes: In hardware this block "
"costs nothing.<P><P>Example:  Suppose the input is 6 bits wide, signed, with "
"2 fractional bits, and the output is forced to unsigned with 0 fractional bit"
"s.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an outpu"
"t of 56 (111000 in binary)."
	  force_arith_type	  on
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  on
	  bin_pt		  "15"
	  has_advanced_control	  "0"
	  sggui_pos		  "436,54,356,309"
	  block_type		  "reinterpret"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "60,18,1,1,white,blue,0,8982c1db,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 50 50 0 ],[0 0 32 32 ],[0.77 0.82 0.91]);\npatch([16 11 18 11 16 2"
"4 26 28 37 30 23 18 25 18 23 30 37 28 26 24 16 ],[3 8 15 22 27 27 25 27 27 20"
" 27 22 15 8 3 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 50 50 0 0 ],[0 0 32 "
"32 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: beg"
"in icon text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: en"
"d icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret1"
	  Ports			  [1, 1]
	  Position		  [380, 146, 440, 164]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the bi"
"nary representation.   You can changed the signal between signed and unsigned"
", and relocate the binary point.<P><P>Hardware notes: In hardware this block "
"costs nothing.<P><P>Example:  Suppose the input is 6 bits wide, signed, with "
"2 fractional bits, and the output is forced to unsigned with 0 fractional bit"
"s.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an outpu"
"t of 56 (111000 in binary)."
	  force_arith_type	  on
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  on
	  bin_pt		  "15"
	  has_advanced_control	  "0"
	  sggui_pos		  "436,54,356,309"
	  block_type		  "reinterpret"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "60,18,1,1,white,blue,0,8982c1db,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 50 50 0 ],[0 0 32 32 ],[0.77 0.82 0.91]);\npatch([16 11 18 11 16 2"
"4 26 28 37 30 23 18 25 18 23 30 37 28 26 24 16 ],[3 8 15 22 27 27 25 27 27 20"
" 27 22 15 8 3 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 50 50 0 0 ],[0 0 32 "
"32 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: beg"
"in icon text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: en"
"d icon text');\n"
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator"
	  Position		  [680, 80, 700, 100]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator1"
	  Position		  [685, 145, 705, 165]
	  ShowName		  off
	}
	Line {
	  SrcBlock		  "32b"
	  SrcPort		  1
	  Points		  [85, 0]
	  Branch {
	    DstBlock		    "16LSB"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -65]
	    DstBlock		    "16MSB"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "16MSB"
	  SrcPort		  1
	  DstBlock		  "Reinterpret"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "16LSB"
	  SrcPort		  1
	  DstBlock		  "Reinterpret1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret"
	  SrcPort		  1
	  DstBlock		  "Register"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret1"
	  SrcPort		  1
	  DstBlock		  "Register1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Register"
	  SrcPort		  1
	  DstBlock		  "Radio 4 DAC I"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Register1"
	  SrcPort		  1
	  DstBlock		  "Radio 4 DAC Q"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Radio 4 DAC I"
	  SrcPort		  1
	  DstBlock		  "Terminator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Radio 4 DAC Q"
	  SrcPort		  1
	  DstBlock		  "Terminator1"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Rx Control"
      Ports		      [1, 2]
      Position		      [465, 214, 560, 256]
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      MaskHideContents	      off
      System {
	Name			"Rx Control"
	Location		[2, 74, 1270, 726]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"159"
	Block {
	  BlockType		  Inport
	  Name			  "Start"
	  Position		  [15, 298, 45, 312]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert"
	  Ports			  [1, 1]
	  Position		  [635, 162, 665, 178]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating req"
"uire hardware resources; truncating and wrapping do not."
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,461,334"
	  block_type		  "convert"
	  block_version		  "10.1.2"
	  sg_icon_stat		  "30,16,1,1,white,blue,0,74901e60,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([15 10 17 10 15 2"
"3 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 27 20"
" 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0 30 "
"30 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: beg"
"in icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','C"
"OMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out1"
	  Ports			  [1, 1]
	  Position		  [585, 25, 615, 35]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed p"
"oint inputs into ouputs of type Simulink integer, double, or fixed point.<P><"
"P>Hardware notes:  In hardware these blocks become top level output ports or "
"are discarded, depending on how they are configured."
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,386"
	  block_type		  "gatewayout"
	  block_version		  "10.1.2"
	  sg_icon_stat		  "30,10,1,1,white,grey,0,b3a044a9,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 30 30 0 ],[0 0 10 10 ],[0.88 0.88 0.88]);\npatch([13 11 13 11 13 1"
"6 17 18 21 19 17 15 17 15 17 19 21 18 17 16 13 ],[1 3 5 7 9 9 8 9 9 7 9 7 5 3"
" 1 3 1 1 2 1 1 ],[0.98 0.96 0.92]);\nplot([0 30 30 0 0 ],[0 0 10 10 0 ]);\nfp"
"rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text"
"');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('ou"
"tput',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMMENT: end ic"
"on text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out2"
	  Ports			  [1, 1]
	  Position		  [585, 40, 615, 50]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed p"
"oint inputs into ouputs of type Simulink integer, double, or fixed point.<P><"
"P>Hardware notes:  In hardware these blocks become top level output ports or "
"are discarded, depending on how they are configured."
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,386"
	  block_type		  "gatewayout"
	  block_version		  "10.1.2"
	  sg_icon_stat		  "30,10,1,1,white,grey,0,b3a044a9,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 30 30 0 ],[0 0 10 10 ],[0.88 0.88 0.88]);\npatch([13 11 13 11 13 1"
"6 17 18 21 19 17 15 17 15 17 19 21 18 17 16 13 ],[1 3 5 7 9 9 8 9 9 7 9 7 5 3"
" 1 3 1 1 2 1 1 ],[0.98 0.96 0.92]);\nplot([0 30 30 0 0 ],[0 0 10 10 0 ]);\nfp"
"rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text"
"');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('ou"
"tput',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMMENT: end ic"
"on text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out3"
	  Ports			  [1, 1]
	  Position		  [585, 55, 615, 65]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed p"
"oint inputs into ouputs of type Simulink integer, double, or fixed point.<P><"
"P>Hardware notes:  In hardware these blocks become top level output ports or "
"are discarded, depending on how they are configured."
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,386"
	  block_type		  "gatewayout"
	  block_version		  "10.1.2"
	  sg_icon_stat		  "30,10,1,1,white,grey,0,b3a044a9,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 30 30 0 ],[0 0 10 10 ],[0.88 0.88 0.88]);\npatch([13 11 13 11 13 1"
"6 17 18 21 19 17 15 17 15 17 19 21 18 17 16 13 ],[1 3 5 7 9 9 8 9 9 7 9 7 5 3"
" 1 3 1 1 2 1 1 ],[0.98 0.96 0.92]);\nplot([0 30 30 0 0 ],[0 0 10 10 0 ]);\nfp"
"rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text"
"');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('ou"
"tput',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMMENT: end ic"
"on text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out4"
	  Ports			  [1, 1]
	  Position		  [585, 70, 615, 80]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed p"
"oint inputs into ouputs of type Simulink integer, double, or fixed point.<P><"
"P>Hardware notes:  In hardware these blocks become top level output ports or "
"are discarded, depending on how they are configured."
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,386"
	  block_type		  "gatewayout"
	  block_version		  "10.1.2"
	  sg_icon_stat		  "30,10,1,1,white,grey,0,b3a044a9,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 30 30 0 ],[0 0 10 10 ],[0.88 0.88 0.88]);\npatch([13 11 13 11 13 1"
"6 17 18 21 19 17 15 17 15 17 19 21 18 17 16 13 ],[1 3 5 7 9 9 8 9 9 7 9 7 5 3"
" 1 3 1 1 2 1 1 ],[0.98 0.96 0.92]);\nplot([0 30 30 0 0 ],[0 0 10 10 0 ]);\nfp"
"rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text"
"');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('ou"
"tput',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMMENT: end ic"
"on text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out5"
	  Ports			  [1, 1]
	  Position		  [585, 85, 615, 95]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed p"
"oint inputs into ouputs of type Simulink integer, double, or fixed point.<P><"
"P>Hardware notes:  In hardware these blocks become top level output ports or "
"are discarded, depending on how they are configured."
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,386"
	  block_type		  "gatewayout"
	  block_version		  "10.1.2"
	  sg_icon_stat		  "30,10,1,1,white,grey,0,b3a044a9,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 30 30 0 ],[0 0 10 10 ],[0.88 0.88 0.88]);\npatch([13 11 13 11 13 1"
"6 17 18 21 19 17 15 17 15 17 19 21 18 17 16 13 ],[1 3 5 7 9 9 8 9 9 7 9 7 5 3"
" 1 3 1 1 2 1 1 ],[0.98 0.96 0.92]);\nplot([0 30 30 0 0 ],[0 0 10 10 0 ]);\nfp"
"rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text"
"');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('ou"
"tput',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMMENT: end ic"
"on text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter1"
	  Ports			  [1, 1]
	  Position		  [360, 281, 385, 299]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Inverter"
	  SourceType		  "Xilinx Inverter Block"
	  infoedit		  "Bitwise logical negation (one's complement)"
" operator."
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "inv"
	  block_version		  "8.2"
	  sg_icon_stat		  "25,18,1,1,white,blue,0,1ab4a85f,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 55 55 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 "
"32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[7 16 29 42 51 51 47 51 51 39 "
"51 42 29 16 7 19 7 7 11 7 7 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 58"
" 58 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');disp('not');\nfprintf('','COMMENT: end icon "
"text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter2"
	  Ports			  [1, 1]
	  Position		  [570, 161, 595, 179]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Inverter"
	  SourceType		  "Xilinx Inverter Block"
	  infoedit		  "Bitwise logical negation (one's complement)"
" operator."
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "inv"
	  block_version		  "8.2"
	  sg_icon_stat		  "25,18,1,1,white,blue,0,1ab4a85f,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 55 55 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 "
"32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[7 16 29 42 51 51 47 51 51 39 "
"51 42 29 16 7 19 7 7 11 7 7 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 58"
" 58 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');disp('not');\nfprintf('','COMMENT: end icon "
"text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational1"
	  Ports			  [2, 1]
	  Position		  [425, 354, 470, 401]
	  Orientation		  "left"
	  NamePlacement		  "alternate"
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Relational"
	  SourceType		  "Xilinx Arithmetic Relational Operator Block"
	  mode			  "a>=b"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,193"
	  block_type		  "relational"
	  block_version		  "8.2"
	  sg_icon_stat		  "45,47,1,1,white,blue,0,6d6ac162,left"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 55 55 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 "
"32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[6 15 28 41 50 50 46 50 50 38 "
"50 41 28 15 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 56"
" 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');p"
"ort_label('input',2,'b');\ncolor('black');disp('\\newline\\bf{a>=b}\\newlinez"
"^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Rx Addr Counter1"
	  Ports			  [2, 1]
	  Position		  [425, 276, 465, 329]
	  NamePlacement		  "alternate"
	  SourceBlock		  "xbsIndex_r4/Counter"
	  SourceType		  "Xilinx Counter Block"
	  infoedit		  "Hardware notes: Free running counters are t"
"he least expensive in hardware.  A count limited counter is implemented by co"
"mbining a counter with a comparator."
	  cnt_type		  "Free Running"
	  cnt_to		  "Inf"
	  operation		  "Up"
	  start_count		  "0"
	  cnt_by_val		  "1"
	  arith_type		  "Unsigned"
	  n_bits		  "14"
	  bin_pt		  "0"
	  load_pin		  off
	  rst			  on
	  en			  on
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  off
	  use_behavioral_HDL	  off
	  use_rpm		  off
	  implementation	  "Fabric"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,356,630"
	  block_type		  "counter"
	  block_version		  "8.2"
	  sg_icon_stat		  "40,53,1,1,white,blue,0,46c73e85,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 40 40 0 ],[0 0 53 53 ],[0.77 0.82 0.91]);\npatch([10 3 12 3 10 21 "
"24 27 38 29 20 14 24 14 20 29 38 27 24 21 10 ],[11 18 27 36 43 43 40 43 43 34"
" 43 37 27 17 11 20 11 11 14 11 11 ],[0.98 0.96 0.92]);\nplot([0 40 40 0 0 ],["
"0 0 53 53 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMME"
"NT: begin icon text');\ncolor('black');port_label('input',1,'rst');\ncolor('b"
"lack');port_label('input',2,'en');\ncolor('black');port_label('output',1,'out"
"');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Scope
	  Name			  "Rx Control"
	  Ports			  [5]
	  Position		  [665, 22, 695, 98]
	  Floating		  off
	  Location		  [5, 34, 1285, 742]
	  Open			  off
	  NumInputPorts		  "5"
	  ZoomMode		  "yonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "%<SignalLabel>"
	    axes2		    "%<SignalLabel>"
	    axes3		    "%<SignalLabel>"
	    axes4		    "%<SignalLabel>"
	    axes5		    "%<SignalLabel>"
	  }
	  TimeRange		  "70000"
	  YMin			  "0~0~0~0~0"
	  YMax			  "1~1~1~1~20000"
	  SaveName		  "ScopeData1"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	  SampleTime		  "0"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "S-R Latch1"
	  Ports			  [2, 1]
	  Position		  [225, 297, 265, 333]
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  System {
	    Name		    "S-R Latch1"
	    Location		    [2, 74, 1184, 1000]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "S"
	      Position		      [125, 198, 155, 212]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "R"
	      Position		      [125, 178, 155, 192]
	      NamePlacement	      "alternate"
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert"
	      Ports		      [1, 1]
	      Position		      [200, 178, 230, 192]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating"
" require hardware resources; truncating and wrapping do not."
	      arith_type	      "Boolean"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      dbl_ovrd		      off
	      pipeline		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,374,375"
	      block_type	      "convert"
	      block_version	      "8.2"
	      sg_icon_stat	      "30,14,1,1,white,blue,0,74901e60,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([15 10 17 10 "
"15 23 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 2"
"7 20 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0"
" 30 30 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT:"
" begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('"
"','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert1"
	      Ports		      [1, 1]
	      Position		      [200, 198, 230, 212]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating"
" require hardware resources; truncating and wrapping do not."
	      arith_type	      "Boolean"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      dbl_ovrd		      off
	      pipeline		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,374,375"
	      block_type	      "convert"
	      block_version	      "8.2"
	      sg_icon_stat	      "30,14,1,1,white,blue,0,74901e60,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([15 10 17 10 "
"15 23 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 2"
"7 20 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0"
" 30 30 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT:"
" begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('"
"','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register"
	      Ports		      [3, 1]
	      Position		      [280, 153, 330, 217]
	      NamePlacement	      "alternate"
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      rst		      on
	      en		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "register"
	      block_version	      "8.2"
	      sg_icon_stat	      "50,64,1,1,white,blue,0,923c1847,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15"
" 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50"
" 37 49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 "
"0 56 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('black"
"');port_label('input',2,'rst');\ncolor('black');port_label('input',3,'en');\n"
"color('black');port_label('output',1,'q');\ncolor('black');disp('\\bf{z^{-1}}"
"','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "zero3"
	      Ports		      [0, 1]
	      Position		      [215, 156, 235, 174]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      arith_type	      "Boolean"
	      const		      "1"
	      n_bits		      "1"
	      bin_pt		      "0"
	      explicit_period	      off
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instruc"
"tions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "constant"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "20,18,1,1,white,blue,0,06094819,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);\npatch([20 16 22 16 "
"20 27 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 2"
"3 17 23 19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 "
"26 26 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: "
"begin icon text');\ncolor('black');port_label('output',1,'1');\nfprintf('','C"
"OMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Q"
	      Position		      [395, 178, 425, 192]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Convert1"
	      SrcPort		      1
	      DstBlock		      "Register"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Convert"
	      SrcPort		      1
	      DstBlock		      "Register"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Register"
	      SrcPort		      1
	      DstBlock		      "Q"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "S"
	      SrcPort		      1
	      DstBlock		      "Convert1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "R"
	      SrcPort		      1
	      DstBlock		      "Convert"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "zero3"
	      SrcPort		      1
	      DstBlock		      "Register"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "To Register"
	  Ports			  [2, 1]
	  Position		  [710, 156, 755, 214]
	  NamePlacement		  "alternate"
	  ShowName		  off
	  AttributesFormatString  "CaptureDone\\n<< %<shared_memory_name> >>"
	  SourceBlock		  "xbsIndex_r4/To Register"
	  SourceType		  "Xilinx Shared Memory Based To Register Bloc"
"k"
	  infoedit		  "Register block that writes data to a shared"
" memory register.  Delay of one sample period."
	  shared_memory_name	  "'CaptureDone'"
	  init			  "0"
	  ownership		  "Locally owned and initialized"
	  explicit_data_type	  on
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,381,270"
	  block_type		  "toreg"
	  block_version		  "8.2"
	  sg_icon_stat		  "45,58,1,1,white,blue,0,77cabcdf,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 "
"34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 "
"49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56"
" 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');port_label('input',1,'din');\ncolor('black')"
";port_label('input',2,'en');\ncolor('black');port_label('output',1,'dout');\n"
"fprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "zero1"
	  Ports			  [0, 1]
	  Position		  [640, 191, 660, 209]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Boolean"
	  const			  "1"
	  n_bits		  "1"
	  bin_pt		  "0"
	  explicit_period	  off
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instruction"
"s is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "constant"
	  block_version		  "VER_STRING_GOES_HERE"
	  sg_icon_stat		  "20,18,1,1,white,blue,0,06094819,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);\npatch([20 16 22 16 20 2"
"7 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 23 17"
" 23 19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 26 2"
"6 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begi"
"n icon text');\ncolor('black');port_label('output',1,'1');\nfprintf('','COMME"
"NT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "zero3"
	  Ports			  [0, 1]
	  Position		  [510, 380, 565, 400]
	  Orientation		  "left"
	  NamePlacement		  "alternate"
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Unsigned"
	  const			  "2^14-1"
	  n_bits		  "14"
	  bin_pt		  "0"
	  explicit_period	  off
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instruction"
"s is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,400,346"
	  block_type		  "constant"
	  block_version		  "VER_STRING_GOES_HERE"
	  sg_icon_stat		  "55,20,1,1,white,blue,0,63905735,left"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);\npatch([20 16 22 16 20 2"
"7 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 23 17"
" 23 19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 26 2"
"6 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begi"
"n icon text');\ncolor('black');port_label('output',1,'16383');\nfprintf('','C"
"OMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Outport
	  Name			  "WrAddr"
	  Position		  [730, 298, 760, 312]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "WrEn"
	  Position		  [730, 233, 760, 247]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Start"
	  SrcPort		  1
	  Points		  [145, 0]
	  Branch {
	    DstBlock		    "S-R Latch1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -275]
	    DstBlock		    "Gateway Out1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "S-R Latch1"
	  SrcPort		  1
	  Points		  [60, 0]
	  Branch {
	    DstBlock		    "Rx Addr Counter1"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, -25]
	    Branch {
	      DstBlock		      "Inverter1"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, -50]
	      Branch {
		Points			[200, 0]
		Branch {
		  DstBlock		  "WrEn"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, -70]
		  DstBlock		  "Inverter2"
		  DstPort		  1
		}
	      }
	      Branch {
		Points			[0, -180]
		DstBlock		"Gateway Out3"
		DstPort			1
	      }
	    }
	  }
	}
	Line {
	  SrcBlock		  "Inverter1"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    DstBlock		    "Rx Addr Counter1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -215]
	    DstBlock		    "Gateway Out4"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Rx Addr Counter1"
	  SrcPort		  1
	  Points		  [45, 0]
	  Branch {
	    Points		    [0, 60]
	    DstBlock		    "Relational1"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "WrAddr"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -215]
	    DstBlock		    "Gateway Out5"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Gateway Out5"
	  SrcPort		  1
	  DstBlock		  "Rx Control"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Gateway Out4"
	  SrcPort		  1
	  DstBlock		  "Rx Control"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Gateway Out3"
	  SrcPort		  1
	  DstBlock		  "Rx Control"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Gateway Out2"
	  SrcPort		  1
	  DstBlock		  "Rx Control"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out1"
	  SrcPort		  1
	  DstBlock		  "Rx Control"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "zero3"
	  SrcPort		  1
	  DstBlock		  "Relational1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Relational1"
	  SrcPort		  1
	  Points		  [-220, 0; 0, -55]
	  Branch {
	    DstBlock		    "S-R Latch1"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, -280]
	    DstBlock		    "Gateway Out2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "zero1"
	  SrcPort		  1
	  DstBlock		  "To Register"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Inverter2"
	  SrcPort		  1
	  DstBlock		  "Convert"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert"
	  SrcPort		  1
	  DstBlock		  "To Register"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "StartCapture"
      Ports		      [1, 1]
      Position		      [110, 214, 165, 226]
      NamePlacement	      "alternate"
      SourceBlock	      "xbsIndex_r4/Gateway In"
      SourceType	      "Xilinx Gateway In Block"
      infoedit		      "Gateway in block.  Converts inputs of type Simu"
"link integer, double and fixed point to  Xilinx fixed point type.<P><P>Hardwa"
"re notes:  In hardware these blocks become top level input ports."
      arith_type	      "Unsigned"
      n_bits		      "1"
      bin_pt		      "0"
      quantization	      "Round  (unbiased: +/- Inf)"
      overflow		      "Saturate"
      period		      "1"
      dbl_ovrd		      off
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,356,432"
      block_type	      "gatewayin"
      block_version	      "VER_STRING_GOES_HERE"
      sg_icon_stat	      "55,12,1,1,white,yellow,0,bc55d28f,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 65 65 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\npatch([27 24 29 24 27 32 33"
" 34 40 36 32 29 34 29 32 36 40 34 33 32 27 ],[2 5 10 15 18 18 17 18 18 14 18 "
"15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 "
"]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin ic"
"on text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','t"
"exmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMME"
"NT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "StartTx"
      Ports		      [1, 1]
      Position		      [160, 629, 215, 641]
      NamePlacement	      "alternate"
      SourceBlock	      "xbsIndex_r4/Gateway In"
      SourceType	      "Xilinx Gateway In Block"
      infoedit		      "Gateway in block.  Converts inputs of type Simu"
"link integer, double and fixed point to  Xilinx fixed point type.<P><P>Hardwa"
"re notes:  In hardware these blocks become top level input ports."
      arith_type	      "Unsigned"
      n_bits		      "1"
      bin_pt		      "0"
      quantization	      "Round  (unbiased: +/- Inf)"
      overflow		      "Saturate"
      period		      "1"
      dbl_ovrd		      off
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,356,432"
      block_type	      "gatewayin"
      block_version	      "VER_STRING_GOES_HERE"
      sg_icon_stat	      "55,12,1,1,white,yellow,0,bc55d28f,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 65 65 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\npatch([27 24 29 24 27 32 33"
" 34 40 36 32 29 34 29 32 36 40 34 33 32 27 ],[2 5 10 15 18 18 17 18 18 14 18 "
"15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 "
"]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin ic"
"on text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','t"
"exmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMME"
"NT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "StopTx"
      Ports		      [1, 1]
      Position		      [160, 729, 215, 741]
      NamePlacement	      "alternate"
      SourceBlock	      "xbsIndex_r4/Gateway In"
      SourceType	      "Xilinx Gateway In Block"
      infoedit		      "Gateway in block.  Converts inputs of type Simu"
"link integer, double and fixed point to  Xilinx fixed point type.<P><P>Hardwa"
"re notes:  In hardware these blocks become top level input ports."
      arith_type	      "Unsigned"
      n_bits		      "1"
      bin_pt		      "0"
      quantization	      "Round  (unbiased: +/- Inf)"
      overflow		      "Saturate"
      period		      "1"
      dbl_ovrd		      off
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,356,432"
      block_type	      "gatewayin"
      block_version	      "VER_STRING_GOES_HERE"
      sg_icon_stat	      "55,12,1,1,white,yellow,0,bc55d28f,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 65 65 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\npatch([27 24 29 24 27 32 33"
" 34 40 36 32 29 34 29 32 36 40 34 33 32 27 ],[2 5 10 15 18 18 17 18 18 14 18 "
"15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 "
"]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin ic"
"on text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','t"
"exmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMME"
"NT: end icon text');\n"
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator"
      Position		      [235, 315, 255, 335]
      ShowName		      off
    }
    Block {
      BlockType		      SubSystem
      Name		      "Tx Control"
      Ports		      [4, 2]
      Position		      [570, 640, 680, 705]
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      MaskHideContents	      off
      System {
	Name			"Tx Control"
	Location		[2, 74, 1254, 710]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "StartTx"
	  Position		  [390, 368, 420, 382]
	  NamePlacement		  "alternate"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "StopTx"
	  Position		  [145, 423, 175, 437]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "ContinuousTx"
	  Position		  [150, 353, 180, 367]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "TxDelay"
	  Position		  [750, 413, 780, 427]
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert1"
	  Ports			  [1, 1]
	  Position		  [470, 366, 500, 384]
	  NamePlacement		  "alternate"
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating req"
"uire hardware resources; truncating and wrapping do not."
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,461,375"
	  block_type		  "convert"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "30,18,1,1,white,blue,0,74901e60,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([15 10 17 10 15 2"
"3 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 27 20"
" 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0 30 "
"30 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: beg"
"in icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','C"
"OMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert2"
	  Ports			  [1, 1]
	  Position		  [230, 421, 260, 439]
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating req"
"uire hardware resources; truncating and wrapping do not."
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,461,375"
	  block_type		  "convert"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "30,18,1,1,white,blue,0,74901e60,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([15 10 17 10 15 2"
"3 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 27 20"
" 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0 30 "
"30 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: beg"
"in icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','C"
"OMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "From Register4"
	  Ports			  [0, 1]
	  Position		  [1230, 220, 1275, 250]
	  Orientation		  "left"
	  NamePlacement		  "alternate"
	  ShowName		  off
	  AttributesFormatString  "TxLength\\n<< %<shared_memory_name> >>"
	  SourceBlock		  "xbsIndex_r4/From Register"
	  SourceType		  "Xilinx Shared Memory Based From Register Bl"
"ock"
	  infoedit		  "Register block that reads data to a shared "
"memory register.  Delay of one sample period."
	  shared_memory_name	  "'TxLength'"
	  init			  "2^14-1"
	  period		  "1"
	  ownership		  "Locally owned and initialized"
	  arith_type		  "Unsigned"
	  n_bits		  "14"
	  bin_pt		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,381,246"
	  block_type		  "fromreg"
	  block_version		  "8.2"
	  sg_icon_stat		  "45,30,1,1,white,blue,0,4b212927,left"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 "
"34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 "
"49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56"
" 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');port_label('output',1,'dout');\nfprintf('','"
"COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out1"
	  Ports			  [1, 1]
	  Position		  [1295, 620, 1325, 630]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed p"
"oint inputs into ouputs of type Simulink integer, double, or fixed point.<P><"
"P>Hardware notes:  In hardware these blocks become top level output ports or "
"are discarded, depending on how they are configured."
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,386"
	  block_type		  "gatewayout"
	  block_version		  "10.1.2"
	  sg_icon_stat		  "30,10,1,1,white,grey,0,b3a044a9,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 30 30 0 ],[0 0 10 10 ],[0.88 0.88 0.88]);\npatch([13 11 13 11 13 1"
"6 17 18 21 19 17 15 17 15 17 19 21 18 17 16 13 ],[1 3 5 7 9 9 8 9 9 7 9 7 5 3"
" 1 3 1 1 2 1 1 ],[0.98 0.96 0.92]);\nplot([0 30 30 0 0 ],[0 0 10 10 0 ]);\nfp"
"rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text"
"');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('ou"
"tput',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMMENT: end ic"
"on text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out2"
	  Ports			  [1, 1]
	  Position		  [1295, 635, 1325, 645]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed p"
"oint inputs into ouputs of type Simulink integer, double, or fixed point.<P><"
"P>Hardware notes:  In hardware these blocks become top level output ports or "
"are discarded, depending on how they are configured."
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,386"
	  block_type		  "gatewayout"
	  block_version		  "10.1.2"
	  sg_icon_stat		  "30,10,1,1,white,grey,0,b3a044a9,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 30 30 0 ],[0 0 10 10 ],[0.88 0.88 0.88]);\npatch([13 11 13 11 13 1"
"6 17 18 21 19 17 15 17 15 17 19 21 18 17 16 13 ],[1 3 5 7 9 9 8 9 9 7 9 7 5 3"
" 1 3 1 1 2 1 1 ],[0.98 0.96 0.92]);\nplot([0 30 30 0 0 ],[0 0 10 10 0 ]);\nfp"
"rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text"
"');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('ou"
"tput',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMMENT: end ic"
"on text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out3"
	  Ports			  [1, 1]
	  Position		  [1295, 650, 1325, 660]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed p"
"oint inputs into ouputs of type Simulink integer, double, or fixed point.<P><"
"P>Hardware notes:  In hardware these blocks become top level output ports or "
"are discarded, depending on how they are configured."
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,386"
	  block_type		  "gatewayout"
	  block_version		  "10.1.2"
	  sg_icon_stat		  "30,10,1,1,white,grey,0,b3a044a9,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 30 30 0 ],[0 0 10 10 ],[0.88 0.88 0.88]);\npatch([13 11 13 11 13 1"
"6 17 18 21 19 17 15 17 15 17 19 21 18 17 16 13 ],[1 3 5 7 9 9 8 9 9 7 9 7 5 3"
" 1 3 1 1 2 1 1 ],[0.98 0.96 0.92]);\nplot([0 30 30 0 0 ],[0 0 10 10 0 ]);\nfp"
"rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text"
"');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('ou"
"tput',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMMENT: end ic"
"on text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out4"
	  Ports			  [1, 1]
	  Position		  [1295, 665, 1325, 675]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed p"
"oint inputs into ouputs of type Simulink integer, double, or fixed point.<P><"
"P>Hardware notes:  In hardware these blocks become top level output ports or "
"are discarded, depending on how they are configured."
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,386"
	  block_type		  "gatewayout"
	  block_version		  "10.1.2"
	  sg_icon_stat		  "30,10,1,1,white,grey,0,b3a044a9,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 30 30 0 ],[0 0 10 10 ],[0.88 0.88 0.88]);\npatch([13 11 13 11 13 1"
"6 17 18 21 19 17 15 17 15 17 19 21 18 17 16 13 ],[1 3 5 7 9 9 8 9 9 7 9 7 5 3"
" 1 3 1 1 2 1 1 ],[0.98 0.96 0.92]);\nplot([0 30 30 0 0 ],[0 0 10 10 0 ]);\nfp"
"rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text"
"');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('ou"
"tput',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMMENT: end ic"
"on text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out5"
	  Ports			  [1, 1]
	  Position		  [1295, 680, 1325, 690]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed p"
"oint inputs into ouputs of type Simulink integer, double, or fixed point.<P><"
"P>Hardware notes:  In hardware these blocks become top level output ports or "
"are discarded, depending on how they are configured."
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,386"
	  block_type		  "gatewayout"
	  block_version		  "10.1.2"
	  sg_icon_stat		  "30,10,1,1,white,grey,0,b3a044a9,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 30 30 0 ],[0 0 10 10 ],[0.88 0.88 0.88]);\npatch([13 11 13 11 13 1"
"6 17 18 21 19 17 15 17 15 17 19 21 18 17 16 13 ],[1 3 5 7 9 9 8 9 9 7 9 7 5 3"
" 1 3 1 1 2 1 1 ],[0.98 0.96 0.92]);\nplot([0 30 30 0 0 ],[0 0 10 10 0 ]);\nfp"
"rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text"
"');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('ou"
"tput',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMMENT: end ic"
"on text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out6"
	  Ports			  [1, 1]
	  Position		  [1295, 695, 1325, 705]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed p"
"oint inputs into ouputs of type Simulink integer, double, or fixed point.<P><"
"P>Hardware notes:  In hardware these blocks become top level output ports or "
"are discarded, depending on how they are configured."
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,386"
	  block_type		  "gatewayout"
	  block_version		  "10.1.2"
	  sg_icon_stat		  "30,10,1,1,white,grey,0,b3a044a9,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 30 30 0 ],[0 0 10 10 ],[0.88 0.88 0.88]);\npatch([13 11 13 11 13 1"
"6 17 18 21 19 17 15 17 15 17 19 21 18 17 16 13 ],[1 3 5 7 9 9 8 9 9 7 9 7 5 3"
" 1 3 1 1 2 1 1 ],[0.98 0.96 0.92]);\nplot([0 30 30 0 0 ],[0 0 10 10 0 ]);\nfp"
"rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text"
"');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('ou"
"tput',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMMENT: end ic"
"on text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out7"
	  Ports			  [1, 1]
	  Position		  [1295, 710, 1325, 720]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed p"
"oint inputs into ouputs of type Simulink integer, double, or fixed point.<P><"
"P>Hardware notes:  In hardware these blocks become top level output ports or "
"are discarded, depending on how they are configured."
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,386"
	  block_type		  "gatewayout"
	  block_version		  "10.1.2"
	  sg_icon_stat		  "30,10,1,1,white,grey,0,b3a044a9,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 30 30 0 ],[0 0 10 10 ],[0.88 0.88 0.88]);\npatch([13 11 13 11 13 1"
"6 17 18 21 19 17 15 17 15 17 19 21 18 17 16 13 ],[1 3 5 7 9 9 8 9 9 7 9 7 5 3"
" 1 3 1 1 2 1 1 ],[0.98 0.96 0.92]);\nplot([0 30 30 0 0 ],[0 0 10 10 0 ]);\nfp"
"rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text"
"');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('ou"
"tput',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMMENT: end ic"
"on text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out8"
	  Ports			  [1, 1]
	  Position		  [1295, 725, 1325, 735]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed p"
"oint inputs into ouputs of type Simulink integer, double, or fixed point.<P><"
"P>Hardware notes:  In hardware these blocks become top level output ports or "
"are discarded, depending on how they are configured."
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,386"
	  block_type		  "gatewayout"
	  block_version		  "10.1.2"
	  sg_icon_stat		  "30,10,1,1,white,grey,0,b3a044a9,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 30 30 0 ],[0 0 10 10 ],[0.88 0.88 0.88]);\npatch([13 11 13 11 13 1"
"6 17 18 21 19 17 15 17 15 17 19 21 18 17 16 13 ],[1 3 5 7 9 9 8 9 9 7 9 7 5 3"
" 1 3 1 1 2 1 1 ],[0.98 0.96 0.92]);\nplot([0 30 30 0 0 ],[0 0 10 10 0 ]);\nfp"
"rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text"
"');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('ou"
"tput',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMMENT: end ic"
"on text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter"
	  Ports			  [1, 1]
	  Position		  [765, 476, 790, 494]
	  Orientation		  "left"
	  NamePlacement		  "alternate"
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Inverter"
	  SourceType		  "Xilinx Inverter Block"
	  infoedit		  "Bitwise logical negation (one's complement)"
" operator."
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "inv"
	  block_version		  "8.2"
	  sg_icon_stat		  "25,18,1,1,white,blue,0,1ab4a85f,left"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 55 55 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 "
"32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[7 16 29 42 51 51 47 51 51 39 "
"51 42 29 16 7 19 7 7 11 7 7 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 58"
" 58 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');disp('not');\nfprintf('','COMMENT: end icon "
"text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical"
	  Ports			  [2, 1]
	  Position		  [665, 376, 700, 409]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  align_bp		  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,261"
	  block_type		  "logical"
	  block_version		  "8.2"
	  sg_icon_stat		  "35,33,1,1,white,blue,0,087b5522,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 55 55 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 "
"32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[8 17 30 43 52 52 48 52 52 40 "
"52 43 30 17 8 20 8 8 12 8 8 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 60"
" 60 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');disp('\\newlineand\\newlinez^{-0}','texmode'"
",'on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical1"
	  Ports			  [2, 1]
	  Position		  [970, 326, 1005, 359]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  align_bp		  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,261"
	  block_type		  "logical"
	  block_version		  "8.2"
	  sg_icon_stat		  "35,33,1,1,white,blue,0,087b5522,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 55 55 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 "
"32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[8 17 30 43 52 52 48 52 52 40 "
"52 43 30 17 8 20 8 8 12 8 8 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 60"
" 60 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');disp('\\newlineand\\newlinez^{-0}','texmode'"
",'on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical2"
	  Ports			  [2, 1]
	  Position		  [645, 216, 680, 249]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "OR"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  align_bp		  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,261"
	  block_type		  "logical"
	  block_version		  "8.2"
	  sg_icon_stat		  "35,33,1,1,white,blue,0,f4a65842,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 55 55 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 "
"32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[8 17 30 43 52 52 48 52 52 40 "
"52 43 30 17 8 20 8 8 12 8 8 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 60"
" 60 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');disp('\\newlineor\\newlinez^{-0}','texmode',"
"'on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Posedge2"
	  Ports			  [1, 1]
	  Position		  [570, 233, 605, 247]
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  System {
	    Name		    "Posedge2"
	    Location		    [132, 719, 452, 817]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "D"
	      Position		      [25, 33, 55, 47]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      Ports		      [1, 1]
	      Position		      [145, 45, 175, 75]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain"
", each link of which is an SRL16 followed by a flip-flop. If register retimin"
"g is enabled, the delay line is a chain of flip-flops."
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      block_version	      "8.2"
	      sg_icon_stat	      "30,30,1,1,white,blue,0,fc531c0e,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15"
" 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50"
" 37 49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 "
"0 56 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf("
"'','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      Ports		      [1, 1]
	      Position		      [90, 47, 120, 73]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Inverter"
	      SourceType	      "Xilinx Inverter Block"
	      infoedit		      "Bitwise logical negation (one's complem"
"ent) operator."
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,251"
	      block_type	      "inv"
	      block_version	      "8.2"
	      sg_icon_stat	      "30,26,1,1,white,blue,0,1ab4a85f,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 55 55 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13"
" 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[7 16 29 42 51 51 47 51 51"
" 39 51 42 29 16 7 19 7 7 11 7 7 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 "
"0 58 58 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');disp('not');\nfprintf('','COMMENT: end i"
"con text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical"
	      Ports		      [2, 1]
	      Position		      [205, 29, 240, 71]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "0"
	      align_bp		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,261"
	      block_type	      "logical"
	      block_version	      "8.2"
	      sg_icon_stat	      "35,42,1,1,white,blue,0,087b5522,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 55 55 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13"
" 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[8 17 30 43 52 52 48 52 52"
" 40 52 43 30 17 8 20 8 8 12 8 8 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 "
"0 60 60 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');disp('\\newlineand\\newlinez^{-0}','texm"
"ode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Q"
	      Position		      [265, 43, 295, 57]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Logical"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Q"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Logical"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      DstBlock		      "Delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "D"
	      SrcPort		      1
	      Points		      [0, 0; 15, 0]
	      Branch {
		DstBlock		"Logical"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Inverter"
		DstPort			1
	      }
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational"
	  Ports			  [2, 1]
	  Position		  [1085, 223, 1130, 272]
	  Orientation		  "left"
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Relational"
	  SourceType		  "Xilinx Arithmetic Relational Operator Block"
	  mode			  "a<=b"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,193"
	  block_type		  "relational"
	  block_version		  "8.2"
	  sg_icon_stat		  "45,49,1,1,white,blue,0,07808d72,left"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 55 55 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 "
"32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[6 15 28 41 50 50 46 50 50 38 "
"50 41 28 15 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 56"
" 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');p"
"ort_label('input',2,'b');\ncolor('black');disp('\\newline\\bf{a<=b}\\newlinez"
"^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational1"
	  Ports			  [2, 1]
	  Position		  [845, 367, 890, 438]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Relational"
	  SourceType		  "Xilinx Arithmetic Relational Operator Block"
	  mode			  "a>=b"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,193"
	  block_type		  "relational"
	  block_version		  "8.2"
	  sg_icon_stat		  "45,71,1,1,white,blue,0,6d6ac162,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 55 55 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 "
"32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[6 15 28 41 50 50 46 50 50 38 "
"50 41 28 15 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 56"
" 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');p"
"ort_label('input',2,'b');\ncolor('black');disp('\\newline\\bf{a>=b}\\newlinez"
"^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "S-R Latch"
	  Ports			  [2, 1]
	  Position		  [555, 367, 595, 403]
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  System {
	    Name		    "S-R Latch"
	    Location		    [2, 74, 1184, 726]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "S"
	      Position		      [125, 198, 155, 212]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "R"
	      Position		      [125, 178, 155, 192]
	      NamePlacement	      "alternate"
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert"
	      Ports		      [1, 1]
	      Position		      [200, 178, 230, 192]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating"
" require hardware resources; truncating and wrapping do not."
	      arith_type	      "Boolean"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      dbl_ovrd		      off
	      pipeline		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,374,375"
	      block_type	      "convert"
	      block_version	      "8.2"
	      sg_icon_stat	      "30,14,1,1,white,blue,0,74901e60,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([15 10 17 10 "
"15 23 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 2"
"7 20 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0"
" 30 30 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT:"
" begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('"
"','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert1"
	      Ports		      [1, 1]
	      Position		      [200, 198, 230, 212]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating"
" require hardware resources; truncating and wrapping do not."
	      arith_type	      "Boolean"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      dbl_ovrd		      off
	      pipeline		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,374,375"
	      block_type	      "convert"
	      block_version	      "8.2"
	      sg_icon_stat	      "30,14,1,1,white,blue,0,74901e60,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([15 10 17 10 "
"15 23 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 2"
"7 20 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0"
" 30 30 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT:"
" begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('"
"','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register"
	      Ports		      [3, 1]
	      Position		      [280, 153, 330, 217]
	      NamePlacement	      "alternate"
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      rst		      on
	      en		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "register"
	      block_version	      "8.2"
	      sg_icon_stat	      "50,64,1,1,white,blue,0,923c1847,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15"
" 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50"
" 37 49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 "
"0 56 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('black"
"');port_label('input',2,'rst');\ncolor('black');port_label('input',3,'en');\n"
"color('black');port_label('output',1,'q');\ncolor('black');disp('\\bf{z^{-1}}"
"','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "zero3"
	      Ports		      [0, 1]
	      Position		      [215, 156, 235, 174]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      arith_type	      "Boolean"
	      const		      "1"
	      n_bits		      "1"
	      bin_pt		      "0"
	      explicit_period	      off
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instruc"
"tions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "constant"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "20,18,1,1,white,blue,0,06094819,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);\npatch([20 16 22 16 "
"20 27 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 2"
"3 17 23 19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 "
"26 26 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: "
"begin icon text');\ncolor('black');port_label('output',1,'1');\nfprintf('','C"
"OMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Q"
	      Position		      [395, 178, 425, 192]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Convert1"
	      SrcPort		      1
	      DstBlock		      "Register"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Convert"
	      SrcPort		      1
	      DstBlock		      "Register"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Register"
	      SrcPort		      1
	      DstBlock		      "Q"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "S"
	      SrcPort		      1
	      DstBlock		      "Convert1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "R"
	      SrcPort		      1
	      DstBlock		      "Convert"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "zero3"
	      SrcPort		      1
	      DstBlock		      "Register"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Transmisson\nMode Selector"
	  Ports			  [3, 1]
	  Position		  [315, 343, 350, 447]
	  SourceBlock		  "xbsIndex_r4/Mux"
	  SourceType		  "Xilinx Bus Multiplexer Block"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "mux"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "35,104,1,1,white,blue,3,613f58e1,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 45 45 0 ],[0 14.8571 89.1429 104 ],[0.77 0.82 0.91]);\npatch([10 3"
" 14 3 10 22 25 28 41 31 21 14 25 14 21 31 41 28 25 22 10 ],[34 41 52 63 70 70"
" 67 70 70 60 70 63 52 41 34 44 34 34 37 34 34 ],[0.98 0.96 0.92]);\nplot([0 4"
"5 45 0 0 ],[0 14.8571 89.1429 104 0 ]);\nfprintf('','COMMENT: end icon graphi"
"cs');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('in"
"put',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');po"
"rt_label('input',3,'d1');\ncolor('black');disp('\\bf{}','texmode','on');\nfpr"
"intf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Tx Addr Counter"
	  Ports			  [2, 1]
	  Position		  [1085, 308, 1130, 357]
	  NamePlacement		  "alternate"
	  SourceBlock		  "xbsIndex_r4/Counter"
	  SourceType		  "Xilinx Counter Block"
	  infoedit		  "Hardware notes: Free running counters are t"
"he least expensive in hardware.  A count limited counter is implemented by co"
"mbining a counter with a comparator."
	  cnt_type		  "Free Running"
	  cnt_to		  "Inf"
	  operation		  "Up"
	  start_count		  "0"
	  cnt_by_val		  "1"
	  arith_type		  "Unsigned"
	  n_bits		  "14"
	  bin_pt		  "0"
	  load_pin		  off
	  rst			  on
	  en			  on
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  off
	  use_behavioral_HDL	  off
	  use_rpm		  off
	  implementation	  "Fabric"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,356,630"
	  block_type		  "counter"
	  block_version		  "8.2"
	  sg_icon_stat		  "45,49,1,1,white,blue,0,46c73e85,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 45 45 0 ],[0 0 49 49 ],[0.77 0.82 0.91]);\npatch([10 3 14 3 10 22 "
"25 28 41 31 21 14 25 14 21 31 41 28 25 22 10 ],[7 14 25 36 43 43 40 43 43 33 "
"43 36 25 14 7 17 7 7 10 7 7 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0 49"
" 49 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');port_label('input',1,'rst');\ncolor('black')"
";port_label('input',2,'en');\ncolor('black');port_label('output',1,'out');\nf"
"printf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Scope
	  Name			  "Tx Control"
	  Ports			  [8]
	  Position		  [1375, 624, 1405, 731]
	  Floating		  off
	  Location		  [1, 45, 1281, 719]
	  Open			  off
	  NumInputPorts		  "8"
	  ZoomMode		  "yonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "%<SignalLabel>"
	    axes2		    "%<SignalLabel>"
	    axes3		    "%<SignalLabel>"
	    axes4		    "%<SignalLabel>"
	    axes5		    "%<SignalLabel>"
	    axes6		    "%<SignalLabel>"
	    axes7		    "%<SignalLabel>"
	    axes8		    "%<SignalLabel>"
	  }
	  TimeRange		  "70000"
	  YMin			  "0~0~0~0~0~0~0~0"
	  YMax			  "2~1~1~1~1~100~1~20000"
	  SaveName		  "ScopeData3"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	  SampleTime		  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Tx Delay Counter"
	  Ports			  [2, 1]
	  Position		  [745, 356, 785, 409]
	  NamePlacement		  "alternate"
	  SourceBlock		  "xbsIndex_r4/Counter"
	  SourceType		  "Xilinx Counter Block"
	  infoedit		  "Hardware notes: Free running counters are t"
"he least expensive in hardware.  A count limited counter is implemented by co"
"mbining a counter with a comparator."
	  cnt_type		  "Free Running"
	  cnt_to		  "Inf"
	  operation		  "Up"
	  start_count		  "0"
	  cnt_by_val		  "1"
	  arith_type		  "Unsigned"
	  n_bits		  "14"
	  bin_pt		  "0"
	  load_pin		  off
	  rst			  on
	  en			  on
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  off
	  use_behavioral_HDL	  off
	  use_rpm		  off
	  implementation	  "Fabric"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,356,630"
	  block_type		  "counter"
	  block_version		  "8.2"
	  sg_icon_stat		  "40,53,1,1,white,blue,0,46c73e85,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 40 40 0 ],[0 0 53 53 ],[0.77 0.82 0.91]);\npatch([10 3 12 3 10 21 "
"24 27 38 29 20 14 24 14 20 29 38 27 24 21 10 ],[11 18 27 36 43 43 40 43 43 34"
" 43 37 27 17 11 20 11 11 14 11 11 ],[0.98 0.96 0.92]);\nplot([0 40 40 0 0 ],["
"0 0 53 53 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMME"
"NT: begin icon text');\ncolor('black');port_label('input',1,'rst');\ncolor('b"
"lack');port_label('input',2,'en');\ncolor('black');port_label('output',1,'out"
"');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Addr"
	  Position		  [1315, 328, 1345, 342]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Vout"
	  Position		  [1160, 418, 1190, 432]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Transmisson\nMode Selector"
	  SrcPort		  1
	  Points		  [20, 0]
	  Branch {
	    DstBlock		    "S-R Latch"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, -170]
	    DstBlock		    "Logical2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Tx Delay Counter"
	  SrcPort		  1
	  Points		  [25, 0]
	  Branch {
	    DstBlock		    "Relational1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 315]
	    DstBlock		    "Gateway Out6"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "TxDelay"
	  SrcPort		  1
	  DstBlock		  "Relational1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "ContinuousTx"
	  SrcPort		  1
	  Points		  [105, 0]
	  Branch {
	    DstBlock		    "Transmisson\nMode Selector"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 265]
	    DstBlock		    "Gateway Out1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "StartTx"
	  SrcPort		  1
	  DstBlock		  "Convert1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "StopTx"
	  SrcPort		  1
	  DstBlock		  "Convert2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical"
	  SrcPort		  1
	  DstBlock		  "Tx Delay Counter"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "S-R Latch"
	  SrcPort		  1
	  Points		  [20, 0]
	  Branch {
	    Points		    [0, 0]
	    Branch {
	      DstBlock		      "Logical"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 0; 0, -50]
	      DstBlock		      "Logical1"
	      DstPort		      1
	    }
	  }
	  Branch {
	    Points		    [0, 300]
	    DstBlock		    "Gateway Out5"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Relational1"
	  SrcPort		  1
	  Points		  [50, 0]
	  Branch {
	    Points		    [0, 80]
	    DstBlock		    "Inverter"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -55]
	    DstBlock		    "Logical1"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Inverter"
	  SrcPort		  1
	  Points		  [-130, 0; 0, -85]
	  DstBlock		  "Logical"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Logical1"
	  SrcPort		  1
	  Points		  [30, 0]
	  Branch {
	    DstBlock		    "Tx Addr Counter"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 80]
	    Branch {
	      DstBlock		      "Vout"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 290]
	      DstBlock		      "Gateway Out7"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "Tx Addr Counter"
	  SrcPort		  1
	  Points		  [65, 0]
	  Branch {
	    DstBlock		    "Addr"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -75]
	    DstBlock		    "Relational"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 395]
	    DstBlock		    "Gateway Out8"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "From Register4"
	  SrcPort		  1
	  DstBlock		  "Relational"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Posedge2"
	  SrcPort		  1
	  DstBlock		  "Logical2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Relational"
	  SrcPort		  1
	  Points		  [-90, 0; 0, -60; -715, 0; 0, 205]
	  Branch {
	    DstBlock		    "Transmisson\nMode Selector"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 245]
	    DstBlock		    "Gateway Out2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Logical2"
	  SrcPort		  1
	  Points		  [20, 0]
	  Branch {
	    Points		    [240, 0; 0, 85]
	    DstBlock		    "Tx Addr Counter"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 135]
	    DstBlock		    "Tx Delay Counter"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Convert1"
	  SrcPort		  1
	  Points		  [25, 0]
	  Branch {
	    DstBlock		    "S-R Latch"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -135]
	    DstBlock		    "Posedge2"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 295]
	    DstBlock		    "Gateway Out4"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Convert2"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    DstBlock		    "Transmisson\nMode Selector"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [0, 225]
	    DstBlock		    "Gateway Out3"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Gateway Out5"
	  SrcPort		  1
	  DstBlock		  "Tx Control"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Gateway Out4"
	  SrcPort		  1
	  DstBlock		  "Tx Control"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Gateway Out3"
	  SrcPort		  1
	  DstBlock		  "Tx Control"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Gateway Out2"
	  SrcPort		  1
	  DstBlock		  "Tx Control"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out1"
	  SrcPort		  1
	  DstBlock		  "Tx Control"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out6"
	  SrcPort		  1
	  DstBlock		  "Tx Control"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "Gateway Out7"
	  SrcPort		  1
	  DstBlock		  "Tx Control"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "Gateway Out8"
	  SrcPort		  1
	  DstBlock		  "Tx Control"
	  DstPort		  8
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "TxDelay"
      Ports		      [0, 1]
      Position		      [365, 880, 410, 910]
      AttributesFormatString  "<< %<shared_memory_name> >>"
      SourceBlock	      "xbsIndex_r4/From Register"
      SourceType	      "Xilinx Shared Memory Based From Register Block"
      infoedit		      "Register block that reads data to a shared memo"
"ry register.  Delay of one sample period."
      shared_memory_name      "'TxDelay'"
      init		      "1000"
      period		      "1"
      ownership		      "Locally owned and initialized"
      arith_type	      "Unsigned"
      n_bits		      "14"
      bin_pt		      "0"
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,381,234"
      block_type	      "fromreg"
      block_version	      "10.1.2"
      sg_icon_stat	      "45,30,1,1,white,blue,0,4b212927,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 34 3"
"8 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 4"
"0 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56 56 "
"0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin "
"icon text');\ncolor('black');port_label('output',1,'dout');\nfprintf('','COMM"
"ENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "debug_Capturing"
      Ports		      [1, 1]
      Position		      [560, 518, 600, 532]
      Orientation	      "left"
      NamePlacement	      "alternate"
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed point"
" inputs into ouputs of type Simulink integer, double, or fixed point.<P><P>Ha"
"rdware notes:  In hardware these blocks become top level output ports or are "
"discarded, depending on how they are configured."
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "gatewayout"
      block_version	      "8.2"
      sg_icon_stat	      "40,14,1,1,white,yellow,0,38220381,left"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 40 40 0 ],[0 0 14 14 ],[0.95 0.93 0.65]);\npatch([16 14 17 14 16 20 21"
" 22 26 23 20 18 21 18 20 23 26 22 21 20 16 ],[2 4 7 10 12 12 11 12 12 9 12 10"
" 7 4 2 5 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 40 40 0 0 ],[0 0 14 14 0 ]);"
"\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon "
"text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label"
"('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT"
": end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "debug_Transmitting"
      Ports		      [1, 1]
      Position		      [755, 753, 795, 767]
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed point"
" inputs into ouputs of type Simulink integer, double, or fixed point.<P><P>Ha"
"rdware notes:  In hardware these blocks become top level output ports or are "
"discarded, depending on how they are configured."
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "gatewayout"
      block_version	      "8.2"
      sg_icon_stat	      "40,14,1,1,white,yellow,0,38220381,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 40 40 0 ],[0 0 14 14 ],[0.95 0.93 0.65]);\npatch([16 14 17 14 16 20 21"
" 22 26 23 20 18 21 18 20 23 26 22 21 20 16 ],[2 4 7 10 12 12 11 12 12 9 12 10"
" 7 4 2 5 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 40 40 0 0 ],[0 0 14 14 0 ]);"
"\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon "
"text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label"
"('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT"
": end icon text');\n"
    }
    Line {
      SrcBlock		      "Pulse\nGenerator"
      SrcPort		      1
      DstBlock		      "StartCapture"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From Register2"
      SrcPort		      1
      DstBlock		      "Logical"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Logical"
      SrcPort		      1
      DstBlock		      "Posedge"
      DstPort		      1
    }
    Line {
      SrcBlock		      "StartCapture"
      SrcPort		      1
      DstBlock		      "Logical"
      DstPort		      1
    }
    Line {
      SrcBlock		      "RSSI Clock\nGenerator"
      SrcPort		      1
      DstBlock		      "RSSI_ADC_CLK"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Radio 3 Inputs"
      SrcPort		      1
      DstBlock		      "Radio 3\nRx Buffers"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From Register11"
      SrcPort		      1
      DstBlock		      "Radio 3\nRx Buffers"
      DstPort		      4
    }
    Line {
      SrcBlock		      "Radio 2 Inputs"
      SrcPort		      1
      DstBlock		      "Radio 2\nRx Buffers"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From Register5"
      SrcPort		      1
      DstBlock		      "Radio 2\nRx Buffers"
      DstPort		      4
    }
    Line {
      SrcBlock		      "RSSI_ADC_CLK"
      SrcPort		      1
      DstBlock		      "Terminator"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Posedge"
      SrcPort		      1
      DstBlock		      "Rx Control"
      DstPort		      1
    }
    Line {
      SrcBlock		      "DebugRx2Buffers"
      SrcPort		      1
      DstBlock		      "Radio 2 Inputs"
      DstPort		      1
    }
    Line {
      SrcBlock		      "DebugRx3Buffers"
      SrcPort		      1
      DstBlock		      "Radio 3 Inputs"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Radio 1 Inputs"
      SrcPort		      1
      DstBlock		      "Radio 1\nRx Buffers"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From Register1"
      SrcPort		      1
      DstBlock		      "Radio 1\nRx Buffers"
      DstPort		      4
    }
    Line {
      SrcBlock		      "DebugRx1Buffers"
      SrcPort		      1
      DstBlock		      "Radio 1 Inputs"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Radio 4 Inputs"
      SrcPort		      1
      DstBlock		      "Radio 4\nRx Buffers"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From Register3"
      SrcPort		      1
      DstBlock		      "Radio 4\nRx Buffers"
      DstPort		      4
    }
    Line {
      SrcBlock		      "DebugRx4Buffers"
      SrcPort		      1
      DstBlock		      "Radio 4 Inputs"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Rx Control"
      SrcPort		      1
      Points		      [85, 0]
      Branch {
	DstBlock		"Radio 2\nRx Buffers"
	DstPort			2
      }
      Branch {
	Points			[0, -145]
	DstBlock		"Radio 1\nRx Buffers"
	DstPort			2
      }
      Branch {
	Points			[0, 140]
	Branch {
	  DstBlock		  "Radio 3\nRx Buffers"
	  DstPort		  2
	}
	Branch {
	  Points		  [0, 140]
	  DstBlock		  "Radio 4\nRx Buffers"
	  DstPort		  2
	}
      }
    }
    Line {
      SrcBlock		      "Rx Control"
      SrcPort		      2
      Points		      [110, 0]
      Branch {
	Labels			[1, 0]
	DstBlock		"Radio 2\nRx Buffers"
	DstPort			3
      }
      Branch {
	Points			[0, 140]
	Branch {
	  DstBlock		  "Radio 3\nRx Buffers"
	  DstPort		  3
	}
	Branch {
	  Points		  [0, 140]
	  Branch {
	    DstBlock		    "Radio 4\nRx Buffers"
	    DstPort		    3
	  }
	  Branch {
	    DstBlock		    "debug_Capturing"
	    DstPort		    1
	  }
	}
      }
      Branch {
	Points			[0, -145]
	DstBlock		"Radio 1\nRx Buffers"
	DstPort			3
      }
    }
    Line {
      SrcBlock		      "Radio 2\nTx Buffer"
      SrcPort		      1
      DstBlock		      "Radio 2 Outputs"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Posedge1"
      SrcPort		      1
      DstBlock		      "Tx Control"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From Register4"
      SrcPort		      1
      DstBlock		      " "
      DstPort		      2
    }
    Line {
      SrcBlock		      "From Register7"
      SrcPort		      1
      DstBlock		      " 1"
      DstPort		      2
    }
    Line {
      SrcBlock		      "From Register8"
      SrcPort		      1
      Points		      [75, 0; 0, -140]
      DstBlock		      "Tx Control"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Posedge2"
      SrcPort		      1
      Points		      [60, 0; 0, -85]
      DstBlock		      "Tx Control"
      DstPort		      2
    }
    Line {
      SrcBlock		      " 1"
      SrcPort		      1
      DstBlock		      "Posedge2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "StopTx"
      SrcPort		      1
      DstBlock		      " 1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Pulse\nGenerator2"
      SrcPort		      1
      DstBlock		      "StopTx"
      DstPort		      1
    }
    Line {
      SrcBlock		      " "
      SrcPort		      1
      DstBlock		      "Posedge1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "StartTx"
      SrcPort		      1
      DstBlock		      " "
      DstPort		      1
    }
    Line {
      SrcBlock		      "Pulse\nGenerator1"
      SrcPort		      1
      DstBlock		      "StartTx"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From Register9"
      SrcPort		      1
      DstBlock		      "Radio 2\nTx Buffer"
      DstPort		      3
    }
    Line {
      SrcBlock		      "TxDelay"
      SrcPort		      1
      Points		      [100, 0; 0, -200]
      DstBlock		      "Tx Control"
      DstPort		      4
    }
    Line {
      SrcBlock		      "Tx Control"
      SrcPort		      2
      Points		      [25, 0]
      Branch {
	Points			[0, 70]
	DstBlock		"debug_Transmitting"
	DstPort			1
      }
      Branch {
	DstBlock		"Inverter"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Radio 3\nTx Buffer"
      SrcPort		      1
      DstBlock		      "Radio 3 Outputs"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From Register10"
      SrcPort		      1
      DstBlock		      "Radio 3\nTx Buffer"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Radio 1\nTx Buffer"
      SrcPort		      1
      DstBlock		      "Radio 1 Outputs"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From Register6"
      SrcPort		      1
      DstBlock		      "Radio 1\nTx Buffer"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Radio 4\nTx Buffer"
      SrcPort		      1
      DstBlock		      "Radio 4 Outputs"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From Register12"
      SrcPort		      1
      DstBlock		      "Radio 4\nTx Buffer"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Tx Control"
      SrcPort		      1
      Points		      [155, 0]
      Branch {
	DstBlock		"Radio 1\nTx Buffer"
	DstPort			1
      }
      Branch {
	Points			[0, 95]
	Branch {
	  DstBlock		  "Radio 2\nTx Buffer"
	  DstPort		  1
	}
	Branch {
	  Points		  [0, 95]
	  Branch {
	    DstBlock		    "Radio 3\nTx Buffer"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 100]
	    DstBlock		    "Radio 4\nTx Buffer"
	    DstPort		    1
	  }
	}
      }
    }
    Line {
      SrcBlock		      "Inverter"
      SrcPort		      1
      Points		      [55, 0]
      Branch {
	Points			[0, -10]
	DstBlock		"Radio 1\nTx Buffer"
	DstPort			2
      }
      Branch {
	Points			[0, 85]
	Branch {
	  DstBlock		  "Radio 2\nTx Buffer"
	  DstPort		  2
	}
	Branch {
	  Points		  [0, 95]
	  Branch {
	    DstBlock		    "Radio 3\nTx Buffer"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 100]
	    DstBlock		    "Radio 4\nTx Buffer"
	    DstPort		    2
	  }
	}
      }
    }
  }
}
MatData {
  NumRecords		  1
  DataRecord {
    Tag			    DataTag0
    Data		    "  %)30     .    Z%(   8    (     @         %    "
"\"     $    !     0         %  0 !@    $    ,    <V%V960 =V]R:P        X   !("
"*0  !@    @    \"          4    (     0    $    !          4 !  ,     0   !@ "
"  !S:&%R960       !C;VUP:6QA=&EO;@ .    8 0   8    (     @         %    \"   "
"  $    !     0         %  0 $P    $   \"8    8V]M<&EL871I;VX          &-O;7!I"
";&%T:6]N7VQU=     !S:6UU;&EN:U]P97)I;V0     :6YC<E]N971L:7-T         '1R:6U?="
"F)I=',           !D8FQ?;W9R9               9&5P<F5C871E9%]C;VYT<F]L &)L;V-K7V"
"EC;VY?9&ES<&QA>0 .    .     8    (    !          %    \"     $    '     0    "
"     0    !P   '1A<F=E=#( #@   , !   &    \"     (         !0    @    !     0"
"    $         !0 $  <    !    #@   &ME>7,   !V86QU97,    .    P     8    (   "
"  0         %    \"     $    \"     0         .    0     8    (    !         "
" %    \"     $    +     0         0    \"P   $A$3\"!.971L:7-T       .    2   "
"  8    (    !          %    \"     $    8     0         0    &    $5X<&]R=\"!"
"A<R!A('!C;W)E('1O($5$2PX   \"H    !@    @    !          4    (     0    (    "
"!          X    X    !@    @    $          4    (     0    <    !         !  "
"   '    =&%R9V5T,0 .    .     8    (    !          %    \"     $    '     0  "
"       0    !P   '1A<F=E=#( #@   #     &    \"     0         !0    @    !    "
" 0    $         $  ! #$    .    ,     8    (    !          %    \"     $    #"
"     0         0  , ;V9F  X   !(    !@    @    $          4    (     0   !<  "
"  !         !     7    179E<GEW:&5R92!I;B!3=6)3>7-T96T #@   $@    &    \"    "
" 0         !0    @    !    &     $         $    !@   !!8V-O<F1I;F<@=&\\@0FQO8"
"VL@36%S:W,.    ,     8    (    !          %    \"     $    #     0         0 "
" , ;V9F  X    X    !@    @    $          4    (     0    <    !         !    "
" '    1&5F875L=  .    B\"0   8    (     @         %    \"     $    !     0   "
"      %  0 \"     $    0    =&%R9V5T,0!T87)G970R  X   !0#@  !@    @    \"    "
"      4    (     0    $    !          4 !  >     0   !H$  !I;F9O961I=        "
"                     !X:6QI;GAF86UI;'D                       !P87)T          "
"                        !S<&5E9                                 !P86-K86=E   "
"                           !S>6YT:&5S:7-?=&]O;%]S9V%D=F%N8V5D      !S>6YT:&5S"
":7-?=&]O;                     !C;&]C:U]W<F%P<&5R7W-G861V86YC960       !C;&]C:"
"U]W<F%P<&5R                      !D:7)E8W1O<GD                           !T97"
"-T8F5N8VA?<V=A9'9A;F-E9             !T97-T8F5N8V@                           !"
"S>7-C;&M?<&5R:6]D                      !D8VU?:6YP=71?8VQO8VM?<&5R:6]D        "
"  !I;F-R7VYE=&QI<W1?<V=A9'9A;F-E9         !T<FEM7W9B:71S7W-G861V86YC960      "
"     !D8FQ?;W9R9%]S9V%D=F%N8V5D              !C;W)E7V=E;F5R871I;VY?<V=A9'9A;F"
"-E9     !C;W)E7V=E;F5R871I;VX                   !R=6Y?8V]R96=E;E]S9V%D=F%N8V5"
"D          !R=6Y?8V]R96=E;@                        !D97!R96-A=&5D7V-O;G1R;VQ?"
"<V=A9'9A;F-E9 !E=F%L7V9I96QD                          !H87-?861V86YC961?8V]N="
"')O;             !S9V=U:5]P;W,                           !B;&]C:U]T>7!E      "
"                    !B;&]C:U]V97)S:6]N                      !S9U]I8V]N7W-T870"
"                       !S9U]M87-K7V1I<W!L87D                   !S9U]L:7-T7V-O"
";G1E;G1S                  !S9U]B;&]C:V=U:5]X;6P                   !C;&]C:U]L;"
"V,                           !S>6YT:&5S:7-?;&%N9W5A9V4               !C95]C;'"
"(                               !P<F5S97)V95]H:65R87)C:'D                    "
"    .    2     8    (    !          %    \"     $    1     0         0    $0 "
"  \"!3>7-T96T@1V5N97)A=&]R          X    X    !@    @    $          4    (   "
"  0    <    !         !     '    =FER=&5X-  .    .     8    (    !          %"
"    \"     $    (     0         0    \"    'AC-'9S>#,U#@   #     &    \"     "
"0         !0    @    !     P    $         $  # \"TQ,  .    .     8    (    ! "
"         %    \"     $    %     0         0    !0   &9F-C8X    #@   #     &  "
"  \"     0         !0    @               $         $          .    ,     8   "
" (    !          %    \"     $    #     0         0  , 6%-4  X    P    !@    "
"@    $          4    (               !         !          #@   $     &    \" "
"    0         !0    @    !    #0    $         $     T   !#;&]C:R!%;F%B;&5S   "
" #@   $     &    \"     0         !0    @    !    \"0    $         $     D   "
" N+VYE=&QI<W0         #@   #     &    \"     0         !0    @               "
"$         $          .    ,     8    (    !          %    \"     $    #     0"
"         0  , ;V9F  X    P    !@    @    $          4    (     0    ,    !   "
"      !   P Q,#  #@   #     &    \"     0         !0    @    !     P    $    "
"     $  # #$P,  .    ,     8    (    !          %    \"                0     "
"    0          X    P    !@    @    $          4    (               !        "
" !          #@   #     &    \"     0         !0    @               $         "
"$          .    ,     8    (    !          %    \"                0         0"
"          X   !(    !@    @    $          4    (     0   !@    !         !   "
"  8    06-C;W)D:6YG('1O($)L;V-K($UA<VMS#@   #     &    \"     0         !0   "
" @               $         $          .    ,     8    (    !          %    \""
"     $    #     0         0  , ;V9F  X    P    !@    @    $          4    (  "
"             !         !          #@   #     &    \"     0         !0    @   "
" !     0    $         $  ! #     .    ,     8    (    !          %    \"     "
"$    !     0         0  $ ,     X   !     !@    @    $          4    (     0 "
"   L    !         !     +    +3$L+3$L+3$L+3$       X    X    !@    @    $    "
"      4    (     0    8    !         !     &    <WES9V5N   .    .     8    ( "
"   !          %    \"     $    &     0         0    !@   #$P+C$N,P  #@   %@  "
"  &    \"     0         !0    @    !    (P    $         $    \",    U,2PU,\"P"
"M,2PM,2QR960L8F5I9V4L,\"PP-S<S-\"QR:6=H=       #@   , !   &    \"     0      "
"   !0    @    !    C@$   $         $    (X!  !F<')I;G1F*\"<G+\"=#3TU-14Y4.B!B"
"96=I;B!I8V]N(&=R87!H:6-S)RD[\"G!A=&-H*%LP(#4Q(#4Q(# @72Q;,\" P(#4P(#4P(%TL6S "
"N.3,@,\"XY,B P+C@V72D[\"G!A=&-H*%LQ,B T(#$V(#0@,3(@,C4@,CD@,S,@-#<@,S8@,C4@,3"
"<@,CD@,3<@,C4@,S8@-#<@,S,@,CD@,C4@,3(@72Q;-2 Q,R R-2 S-R T-2 T-2 T,2 T-2 T-2 "
"S-\" T-2 S-R R-2 Q,R U(#$V(#4@-2 Y(#4@-2!=+%LP+C8@,\"XR(# N,C5=*3L*<&QO=\"A;,"
"\" U,2 U,2 P(# @72Q;,\" P(#4P(#4P(# @72D[\"F9P<FEN=&8H)R<L)T-/34U%3E0Z(&5N9\""
"!I8V]N(&=R87!H:6-S)RD[\"F9P<FEN=&8H)R<L)T-/34U%3E0Z(&)E9VEN(&EC;VX@=&5X=\"<I."
"PIF<')I;G1F*\"<G+\"=#3TU-14Y4.B!E;F0@:6-O;B!T97AT)RD[\"@  #@   #     &    \" "
"    0         !0    @               $         $          .    ,     8    (   "
" !          %    \"                0         0          X    P    !@    @    "
"$          4    (               !         !          #@   #     &    \"     0"
"         !0    @    !    !     $         $  $ %9(1$P.    .     8    (    !@  "
"       %    \"     $    !     0         )    \"               #@   #@    &   "
" \"     8         !0    @    !     0    $         \"0    @               X   "
"#@%0  !@    @    \"          4    (     0    $    !          4 !  >     0   ,"
"X$  !I;F9O961I=                             !X:6QI;GAF86UI;'D                "
"       !P87)T                                  !S<&5E9                       "
"          !P86-K86=E                              !S>6YT:&5S:7-?=&]O;%]S9V%D="
"F%N8V5D      !S>6YT:&5S:7-?=&]O;                     !C;&]C:U]W<F%P<&5R7W-G86"
"1V86YC960       !C;&]C:U]W<F%P<&5R                      !D:7)E8W1O<GD        "
"                   !T97-T8F5N8VA?<V=A9'9A;F-E9             !T97-T8F5N8V@     "
"                      !S>7-C;&M?<&5R:6]D                      !D8VU?:6YP=71?8"
"VQO8VM?<&5R:6]D          !I;F-R7VYE=&QI<W1?<V=A9'9A;F-E9         !T<FEM7W9B:7"
"1S7W-G861V86YC960           !D8FQ?;W9R9%]S9V%D=F%N8V5D              !C;W)E7V="
"E;F5R871I;VY?<V=A9'9A;F-E9     !C;W)E7V=E;F5R871I;VX                   !R=6Y?"
"8V]R96=E;E]S9V%D=F%N8V5D          !R=6Y?8V]R96=E;@                        !D9"
"7!R96-A=&5D7V-O;G1R;VQ?<V=A9'9A;F-E9 !E=F%L7V9I96QD                          "
"!H87-?861V86YC961?8V]N=')O;             !S9V=U:5]P;W,                        "
"   !B;&]C:U]T>7!E                          !B;&]C:U]V97)S:6]N                "
"      !S9U]I8V]N7W-T870                       !S9U]M87-K7V1I<W!L87D          "
"         !S9U]L:7-T7V-O;G1E;G1S                  !S9U]B;&]C:V=U:5]X;6P       "
"            !C;&]C:U]L;V,                           !S>6YT:&5S:7-?;&%N9W5A9V4"
"               !C95]C;'(                               !P<F5S97)V95]H:65R87)C"
":'D               !V97)S:6]N                              !P;W-T9V5N97)A=&EO;"
"E]F8VX               !S971T:6YG<U]F8VX                       !P<F5C;VUP:6QE7V"
"9C;@                    !U<&1A=&5?9F-N                          !X;&5D:W-E='1"
"I;F=S9&%T80                    X   !(    !@    @    $          4    (     0  "
" !$    !         !     1    (%-Y<W1E;2!'96YE<F%T;W(         #@   #@    &    "
"\"     0         !0    @    !    \"     $         $     @   !V:7)T97@R< X    "
"X    !@    @    $          4    (     0    <    !         !     '    >&,R=G W"
",  .    ,     8    (    !          %    \"     $    \"     0         0  ( +38"
"   X    X    !@    @    $          4    (     0    8    !         !     &    "
"9F8Q-3$W   .    ,     8    (    !          %    \"                0         0"
"          X    P    !@    @    $          4    (     0    ,    !         !   "
"P!84U0 #@   #     &    \"     0         !0    @               $         $    "
"      .    0     8    (    !          %    \"     $    -     0         0    #"
"0   $-L;V-K($5N86)L97,    .    0     8    (    !          %    \"     $    ) "
"    0         0    \"0   \"XO;F5T;&ES=          .    ,     8    (    !       "
"   %    \"                0         0          X    P    !@    @    $        "
"  4    (     0    ,    !         !   P!O9F8 #@   #     &    \"     0         "
"!0    @    !     @    $         $  \" #$P   .    ,     8    (    !          %"
"    \"     $    #     0         0  , ,3 P  X    P    !@    @    $          4 "
"   (               !         !          #@   #     &    \"     0         !0  "
"  @               $         $          .    ,     8    (    !          %    "
"\"                0         0          X    P    !@    @    $          4    ("
"               !         !          #@   $@    &    \"     0         !0    @ "
"   !    &     $         $    !@   !!8V-O<F1I;F<@=&\\@0FQO8VL@36%S:W,.    ,   "
"  8    (    !          %    \"                0         0          X    P    "
"!@    @    $          4    (     0    ,    !         !   P!O9F8 #@   #     & "
"   \"     0         !0    @               $         $          .    ,     8  "
"  (    !          %    \"     $    !     0         0  $ ,     X    P    !@   "
" @    $          4    (     0    $    !         !   0 P    #@   $     &    \""
"     0         !0    @    !    \"P    $         $     L    M,2PM,2PM,2PM,0   "
"   #@   #@    &    \"     0         !0    @    !    !@    $         $     8  "
" !S>7-G96X   X    X    !@    @    $          4    (     0    8    !         !"
"     &    ,3 N,2XS   .    6     8    (    !          %    \"     $    C     0"
"         0    (P   #4Q+#4P+\"TQ+\"TQ+')E9\"QB96EG92PP+# W-S,T+')I9VAT       ."
"    P $   8    (    !          %    \"     $   \". 0   0         0    C@$  &9"
"P<FEN=&8H)R<L)T-/34U%3E0Z(&)E9VEN(&EC;VX@9W)A<&AI8W,G*3L*<&%T8V@H6S @-3$@-3$@"
",\"!=+%LP(# @-3 @-3 @72Q;,\"XY,R P+CDR(# N.#9=*3L*<&%T8V@H6S$R(#0@,38@-\" Q,B"
" R-2 R.2 S,R T-R S-B R-2 Q-R R.2 Q-R R-2 S-B T-R S,R R.2 R-2 Q,B!=+%LU(#$S(#("
"U(#,W(#0U(#0U(#0Q(#0U(#0U(#,T(#0U(#,W(#(U(#$S(#4@,38@-2 U(#D@-2 U(%TL6S N-B P"
"+C(@,\"XR-5TI.PIP;&]T*%LP(#4Q(#4Q(# @,\"!=+%LP(# @-3 @-3 @,\"!=*3L*9G!R:6YT9B"
"@G)RPG0T]-345.5#H@96YD(&EC;VX@9W)A<&AI8W,G*3L*9G!R:6YT9B@G)RPG0T]-345.5#H@8F5"
"G:6X@:6-O;B!T97AT)RD[\"F9P<FEN=&8H)R<L)T-/34U%3E0Z(&5N9\"!I8V]N('1E>'0G*3L*  "
" .    ,     8    (    !          %    \"                0         0          "
"X    P    !@    @    $          4    (               !         !          #@ "
"  #     &    \"     0         !0    @               $         $          .   "
" ,     8    (    !          %    \"     $    $     0         0  0 5DA$3 X    "
"X    !@    @    &          4    (     0    $    !          D    (            "
"   .    .     8    (    !@         %    \"     $    !     0         )    \"  "
"             #@   #@    &    \"     0         !0    @    !    !@    $        "
" $     8    Y+C(N,#$   X   !     !@    @    $          4    (     0    P    !"
"         !     ,    >&QE9&MP;W-T9V5N      X   !     !@    @    $          4  "
"  (     0    T    !         !     -    >&QE9&MS971T:6YG<P    X   !     !@    "
"@    $          4    (     0    \\    !         !     /    >&QE9&MP<F5C;VUP:6"
"QE  X   !     !@    @    $          4    (     0    T    !         !     -   "
" >&QE9&MU<&1A=&5F;@    X   !X!0  !@    @    \"          4    (     0    $    "
"!          4 !  8     0   #@!  !E>'!O<G0                       !E>'!O<G1D:7( "
"                  !S96QE8W1I;VYT86<               !E>'!O<G1D:7)P871H         "
"     !M86IO<@                        !M:6YO<@                        !H=U]C;V"
"UP871I8FEL:71Y          !M86I?<VQI9&5R                  !M:6YO<E]S;&ED97(    "
"           !H=U]C;VUP871I8FEL:71Y7W-L:61E<@!I<T1E=F5L;W!M96YT              !U"
"<V5#=7-T;VU\"=7-);G1E<F9A8V4   !C=7-T;VU\"=7-);G1E<F9A8V5686QU90 .    .     8"
"    (    !@         %    \"     $    !     0         )    \"            / _#@"
"   +     &    \"     0         !0    @    !    ?@    $         $    'X   !#.E"
"QL;V-A;&AO;65<365L:7-S841U87)T95Q705)03$%B7U)E;&5A<V5?,#1?4')O=&]P='EP95PT>#1"
"<5T%24$QA8E]-24U/7S1X-%]2969E<F5N8V5$97-I9VY?>'!S7W8P-%]0<F]T;W1Y<&5?=C Q7'-Y"
"<W1E;2YX;7    X    X    !@    @    $          4    (     0    8    !         "
"!     &    97AP;W)T   .    J     8    (    !          %    \"     $   !S     "
"0         0    <P   $,Z7&QO8V%L:&]M95Q-96QI<W-A1'5A<G1E7%=!4E!,06)?4F5L96%S95"
"\\P-%]0<F]T;W!T>7!E7#1X-%Q705)03&%B7TU)34]?-'@T7U)E9F5R96YC941E<VEG;E]X<'-?=C"
" T7U!R;W1O='EP95]V,#$       X    P    !@    @    $          4    (     0    $"
"    !         !   0 Q    #@   #     &    \"     0         !0    @    !     @ "
"   $         $  \" # P   .    ,     8    (    !          %    \"     $    !  "
"   0         0  $ 80    X    X    !@    @    &          4    (     0    $    "
"!          D    (            \\#\\.    .     8    (    !@         %    \"    "
" $    !     0         )    \"               #@   #@    &    \"     8         "
"!0    @    !     0    $         \"0    @          $!80 X    X    !@    @    &"
"          4    (     0    $    !          D    (               .    .     8  "
"  (    !@         %    \"     $    !     0         )    \"               #@  "
" #     &    \"     8         !0    @               $         \"0         .   "
" 2\"D   8    (     @         %    \"     $    !     0         %  0 #     $   "
" 8    <VAA<F5D        8V]M<&EL871I;VX #@   & $   &    \"     (         !0    "
"@    !     0    $         !0 $ !,    !    F    &-O;7!I;&%T:6]N          !C;VU"
"P:6QA=&EO;E]L=70     <VEM=6QI;FM?<&5R:6]D     &EN8W)?;F5T;&ES=         !T<FEM"
"7W9B:71S            9&)L7V]V<F0              &1E<')E8V%T961?8V]N=')O; !B;&]C:"
"U]I8V]N7V1I<W!L87D #@   #@    &    \"     0         !0    @    !    !P    $  "
"       $     <   !T87)G970R  X   #  0  !@    @    \"          4    (     0   "
" $    !          4 !  '     0    X   !K97ES    =F%L=65S    #@   ,     &    \""
"     $         !0    @    !     @    $         #@   $     &    \"     0      "
"   !0    @    !    \"P    $         $     L   !(1$P@3F5T;&ES=       #@   $@  "
"  &    \"     0         !0    @    !    &     $         $    !@   !%>'!O<G0@8"
"7,@82!P8V]R92!T;R!%1$L.    J     8    (     0         %    \"     $    \"    "
" 0         .    .     8    (    !          %    \"     $    '     0         0"
"    !P   '1A<F=E=#$ #@   #@    &    \"     0         !0    @    !    !P    $ "
"        $     <   !T87)G970R  X    P    !@    @    $          4    (     0   "
" $    !         !   0 Q    #@   #     &    \"     0         !0    @    !     "
"P    $         $  # &]F9@ .    2     8    (    !          %    \"     $    7 "
"    0         0    %P   $5V97)Y=VAE<F4@:6X@4W5B4WES=&5M  X   !(    !@    @   "
" $          4    (     0   !@    !         !     8    06-C;W)D:6YG('1O($)L;V-"
"K($UA<VMS#@   #     &    \"     0         !0    @    !     P    $         $  "
"# &]F9@ .    .     8    (    !          %    \"     $    '     0         0   "
" !P   $1E9F%U;'0 #@   (@D   &    \"     (         !0    @    !     0    $    "
"     !0 $  @    !    $    '1A<F=E=#$ =&%R9V5T,@ .    4 X   8    (     @      "
"   %    \"     $    !     0         %  0 '@    $    :!   :6YF;V5D:70         "
"                    >&EL:6YX9F%M:6QY                        <&%R=            "
"                       <W!E960                                 <&%C:V%G90    "
"                          <WEN=&AE<VES7W1O;VQ?<V=A9'9A;F-E9       <WEN=&AE<VE"
"S7W1O;VP                     8VQO8VM?=W)A<'!E<E]S9V%D=F%N8V5D        8VQO8VM?"
"=W)A<'!E<@                      9&ER96-T;W)Y                            =&5S="
"&)E;F-H7W-G861V86YC960             =&5S=&)E;F-H                            <W"
"ES8VQK7W!E<FEO9                       9&-M7VEN<'5T7V-L;V-K7W!E<FEO9          "
" :6YC<E]N971L:7-T7W-G861V86YC960         =')I;5]V8FET<U]S9V%D=F%N8V5D        "
"    9&)L7V]V<F1?<V=A9'9A;F-E9               8V]R95]G96YE<F%T:6]N7W-G861V86YC9"
"60     8V]R95]G96YE<F%T:6]N                    <G5N7V-O<F5G96Y?<V=A9'9A;F-E9 "
"          <G5N7V-O<F5G96X                         9&5P<F5C871E9%]C;VYT<F]L7W-"
"G861V86YC960 979A;%]F:65L9                           :&%S7V%D=F%N8V5D7V-O;G1R"
";VP             <V=G=6E?<&]S                            8FQO8VM?='EP90       "
"                   8FQO8VM?=F5R<VEO;@                      <V=?:6-O;E]S=&%T  "
"                      <V=?;6%S:U]D:7-P;&%Y                    <V=?;&ES=%]C;VY"
"T96YT<P                  <V=?8FQO8VMG=6E?>&UL                    8VQO8VM?;&]C"
"                            <WEN=&AE<VES7VQA;F=U86=E                8V5?8VQR "
"                               <')E<V5R=F5?:&EE<F%R8VAY                      "
"  #@   $@    &    \"     0         !0    @    !    $0    $         $    !$   "
" @4WES=&5M($=E;F5R871O<@         .    .     8    (    !          %    \"     "
"$    '     0         0    !P   '9I<G1E>#0 #@   #@    &    \"     0         !0"
"    @    !    \"     $         $     @   !X8S1V<W@S-0X    P    !@    @    $  "
"        4    (     0    ,    !         !   P M,3  #@   #@    &    \"     0   "
"      !0    @    !    !0    $         $     4   !F9C8V.     X    P    !@    @"
"    $          4    (               !         !          #@   #     &    \"  "
"   0         !0    @    !     P    $         $  # %A35  .    ,     8    (    "
"!          %    \"                0         0          X   !     !@    @    $"
"          4    (     0    T    !         !     -    0VQO8VL@16YA8FQE<P    X  "
" !     !@    @    $          4    (     0    D    !         !     )    +B]N97"
"1L:7-T          X    P    !@    @    $          4    (               !       "
"  !          #@   #     &    \"     0         !0    @    !     P    $        "
" $  # &]F9@ .    ,     8    (    !          %    \"     $    #     0         "
"0  , ,3 P  X    P    !@    @    $          4    (     0    ,    !         !  "
" P Q,#  #@   #     &    \"     0         !0    @               $         $   "
"       .    ,     8    (    !          %    \"                0         0    "
"      X    P    !@    @    $          4    (               !         !       "
"   #@   #     &    \"     0         !0    @               $         $        "
"  .    2     8    (    !          %    \"     $    8     0         0    &    "
"$%C8V]R9&EN9R!T;R!\";&]C:R!-87-K<PX    P    !@    @    $          4    (     "
"          !         !          #@   #     &    \"     0         !0    @    ! "
"    P    $         $  # &]F9@ .    ,     8    (    !          %    \"        "
"        0         0          X    P    !@    @    $          4    (     0    "
"$    !         !   0 P    #@   #     &    \"     0         !0    @    !     0"
"    $         $  ! #     .    0     8    (    !          %    \"     $    +  "
"   0         0    \"P   \"TQ+\"TQ+\"TQ+\"TQ       .    .     8    (    !     "
"     %    \"     $    &     0         0    !@   '-Y<V=E;@  #@   #@    &    \""
"     0         !0    @    !    !@    $         $     8    Q,\"XQ+C,   X   !8 "
"   !@    @    $          4    (     0   \",    !         !     C    -3$L-3 L+"
"3$L+3$L<F5D+&)E:6=E+# L,#<W,S0L<FEG:'0       X   #  0  !@    @    $          "
"4    (     0   (X!   !         !    \". 0  9G!R:6YT9B@G)RPG0T]-345.5#H@8F5G:6"
"X@:6-O;B!G<F%P:&EC<R<I.PIP871C:\"A;,\" U,2 U,2 P(%TL6S @,\" U,\" U,\"!=+%LP+C"
"DS(# N.3(@,\"XX-ETI.PIP871C:\"A;,3(@-\" Q-B T(#$R(#(U(#(Y(#,S(#0W(#,V(#(U(#$W"
"(#(Y(#$W(#(U(#,V(#0W(#,S(#(Y(#(U(#$R(%TL6S4@,3,@,C4@,S<@-#4@-#4@-#$@-#4@-#4@,"
"S0@-#4@,S<@,C4@,3,@-2 Q-B U(#4@.2 U(#4@72Q;,\"XV(# N,B P+C(U72D[\"G!L;W0H6S @"
"-3$@-3$@,\" P(%TL6S @,\" U,\" U,\" P(%TI.PIF<')I;G1F*\"<G+\"=#3TU-14Y4.B!E;F0"
"@:6-O;B!G<F%P:&EC<R<I.PIF<')I;G1F*\"<G+\"=#3TU-14Y4.B!B96=I;B!I8V]N('1E>'0G*3"
"L*9G!R:6YT9B@G)RPG0T]-345.5#H@96YD(&EC;VX@=&5X=\"<I.PH   X    P    !@    @   "
" $          4    (               !         !          #@   #     &    \"     "
"0         !0    @               $         $          .    ,     8    (    !  "
"        %    \"                0         0          X    P    !@    @    $   "
"       4    (     0    0    !         !  ! !62$1,#@   #@    &    \"     8    "
"     !0    @    !     0    $         \"0    @               X    X    !@    @"
"    &          4    (     0    $    !          D    (               .    X!4 "
"  8    (     @         %    \"     $    !     0         %  0 '@    $   #.!   "
":6YF;V5D:70                             >&EL:6YX9F%M:6QY                     "
"   <&%R=                                   <W!E960                           "
"      <&%C:V%G90                              <WEN=&AE<VES7W1O;VQ?<V=A9'9A;F-"
"E9       <WEN=&AE<VES7W1O;VP                     8VQO8VM?=W)A<'!E<E]S9V%D=F%N"
"8V5D        8VQO8VM?=W)A<'!E<@                      9&ER96-T;W)Y             "
"               =&5S=&)E;F-H7W-G861V86YC960             =&5S=&)E;F-H          "
"                  <WES8VQK7W!E<FEO9                       9&-M7VEN<'5T7V-L;V-"
"K7W!E<FEO9           :6YC<E]N971L:7-T7W-G861V86YC960         =')I;5]V8FET<U]S"
"9V%D=F%N8V5D            9&)L7V]V<F1?<V=A9'9A;F-E9               8V]R95]G96YE<"
"F%T:6]N7W-G861V86YC960     8V]R95]G96YE<F%T:6]N                    <G5N7V-O<F"
"5G96Y?<V=A9'9A;F-E9           <G5N7V-O<F5G96X                         9&5P<F5"
"C871E9%]C;VYT<F]L7W-G861V86YC960 979A;%]F:65L9                           :&%S"
"7V%D=F%N8V5D7V-O;G1R;VP             <V=G=6E?<&]S                            8"
"FQO8VM?='EP90                          8FQO8VM?=F5R<VEO;@                    "
"  <V=?:6-O;E]S=&%T                        <V=?;6%S:U]D:7-P;&%Y               "
"     <V=?;&ES=%]C;VYT96YT<P                  <V=?8FQO8VMG=6E?>&UL            "
"        8VQO8VM?;&]C                            <WEN=&AE<VES7VQA;F=U86=E     "
"           8V5?8VQR                                <')E<V5R=F5?:&EE<F%R8VAY  "
"              =F5R<VEO;@                              <&]S=&=E;F5R871I;VY?9F-"
"N                <V5T=&EN9W-?9F-N                        <')E8V]M<&EL95]F8VX "
"                    =7!D871E7V9C;@                          >&QE9&MS971T:6YG<"
"V1A=&$                    .    2     8    (    !          %    \"     $    1 "
"    0         0    $0   \"!3>7-T96T@1V5N97)A=&]R          X    X    !@    @  "
"  $          4    (     0    @    !         !     (    =FER=&5X,G .    .     "
"8    (    !          %    \"     $    '     0         0    !P   'AC,G9P-S  #@"
"   #     &    \"     0         !0    @    !     @    $         $  \" \"TV   ."
"    .     8    (    !          %    \"     $    &     0         0    !@   &9F"
",34Q-P  #@   #     &    \"     0         !0    @               $         $   "
"       .    ,     8    (    !          %    \"     $    #     0         0  , "
"6%-4  X    P    !@    @    $          4    (               !         !       "
"   #@   $     &    \"     0         !0    @    !    #0    $         $     T  "
" !#;&]C:R!%;F%B;&5S    #@   $     &    \"     0         !0    @    !    \"0  "
"  $         $     D    N+VYE=&QI<W0         #@   #     &    \"     0         "
"!0    @               $         $          .    ,     8    (    !          % "
"   \"     $    #     0         0  , ;V9F  X    P    !@    @    $          4  "
"  (     0    (    !         !   @ Q,   #@   #     &    \"     0         !0   "
" @    !     P    $         $  # #$P,  .    ,     8    (    !          %    \""
"                0         0          X    P    !@    @    $          4    (  "
"             !         !          #@   #     &    \"     0         !0    @   "
"            $         $          .    ,     8    (    !          %    \"     "
"           0         0          X   !(    !@    @    $          4    (     0 "
"  !@    !         !     8    06-C;W)D:6YG('1O($)L;V-K($UA<VMS#@   #     &    "
"\"     0         !0    @               $         $          .    ,     8    ("
"    !          %    \"     $    #     0         0  , ;V9F  X    P    !@    @ "
"   $          4    (               !         !          #@   #     &    \"   "
"  0         !0    @    !     0    $         $  ! #     .    ,     8    (    !"
"          %    \"     $    !     0         0  $ ,     X   !     !@    @    $ "
"         4    (     0    L    !         !     +    +3$L+3$L+3$L+3$       X   "
" X    !@    @    $          4    (     0    8    !         !     &    <WES9V5"
"N   .    .     8    (    !          %    \"     $    &     0         0    !@ "
"  #$P+C$N,P  #@   %@    &    \"     0         !0    @    !    (P    $        "
" $    \",    U,2PU,\"PM,2PM,2QR960L8F5I9V4L,\"PP-S<S-\"QR:6=H=       #@   , !"
"   &    \"     0         !0    @    !    C@$   $         $    (X!  !F<')I;G1F"
"*\"<G+\"=#3TU-14Y4.B!B96=I;B!I8V]N(&=R87!H:6-S)RD[\"G!A=&-H*%LP(#4Q(#4Q(# @72"
"Q;,\" P(#4P(#4P(%TL6S N.3,@,\"XY,B P+C@V72D[\"G!A=&-H*%LQ,B T(#$V(#0@,3(@,C4@"
",CD@,S,@-#<@,S8@,C4@,3<@,CD@,3<@,C4@,S8@-#<@,S,@,CD@,C4@,3(@72Q;-2 Q,R R-2 S-"
"R T-2 T-2 T,2 T-2 T-2 S-\" T-2 S-R R-2 Q,R U(#$V(#4@-2 Y(#4@-2!=+%LP+C8@,\"XR"
"(# N,C5=*3L*<&QO=\"A;,\" U,2 U,2 P(# @72Q;,\" P(#4P(#4P(# @72D[\"F9P<FEN=&8H)"
"R<L)T-/34U%3E0Z(&5N9\"!I8V]N(&=R87!H:6-S)RD[\"F9P<FEN=&8H)R<L)T-/34U%3E0Z(&)E"
"9VEN(&EC;VX@=&5X=\"<I.PIF<')I;G1F*\"<G+\"=#3TU-14Y4.B!E;F0@:6-O;B!T97AT)RD[\""
"@  #@   #     &    \"     0         !0    @               $         $        "
"  .    ,     8    (    !          %    \"                0         0         "
" X    P    !@    @    $          4    (               !         !          #@"
"   #     &    \"     0         !0    @    !    !     $         $  $ %9(1$P.  "
"  .     8    (    !@         %    \"     $    !     0         )    \"        "
"       #@   #@    &    \"     8         !0    @    !     0    $         \"0  "
"  @               X    X    !@    @    $          4    (     0    8    !     "
"    !     &    .2XR+C Q   .    0     8    (    !          %    \"     $    , "
"    0         0    #    'AL961K<&]S=&=E;@     .    0     8    (    !         "
" %    \"     $    -     0         0    #0   'AL961K<V5T=&EN9W,    .    0     "
"8    (    !          %    \"     $    /     0         0    #P   'AL961K<')E8V"
"]M<&EL90 .    0     8    (    !          %    \"     $    -     0         0  "
"  #0   'AL961K=7!D871E9FX    .    > 4   8    (     @         %    \"     $   "
" !     0         %  0 &     $    X 0  97AP;W)T                        97AP;W)"
"T9&ER                    <V5L96-T:6]N=&%G                97AP;W)T9&ER<&%T:   "
"            ;6%J;W(                         ;6EN;W(                         :"
"'=?8V]M<&%T:6)I;&ET>0          ;6%J7W-L:61E<@                  ;6EN;W)?<VQI9&"
"5R                :'=?8V]M<&%T:6)I;&ET>5]S;&ED97( :7-$979E;&]P;65N=          "
"     =7-E0W5S=&]M0G5S26YT97)F86-E    8W5S=&]M0G5S26YT97)F86-E5F%L=64 #@   #@ "
"   &    \"     8         !0    @    !     0    $         \"0    @           #"
"P/PX   \"P    !@    @    $          4    (     0   'X    !         !    !^   "
" 0SI<;&]C86QH;VUE7$UE;&ES<V%$=6%R=&5<5T%24$Q!8E]296QE87-E7S T7U!R;W1O<'1Y<&5<"
"-'@T7%=!4E!,86)?34E-3U\\T>#1?4F5F97)E;F-E1&5S:6=N7WAP<U]V,#1?4')O=&]T>7!E7W8P"
",5QS>7-T96TN>&UP   .    .     8    (    !          %    \"     $    &     0  "
"       0    !@   &5X<&]R=   #@   *@    &    \"     0         !0    @    !    "
"<P    $         $    ',   !#.EQL;V-A;&AO;65<365L:7-S841U87)T95Q705)03$%B7U)E;"
"&5A<V5?,#1?4')O=&]P='EP95PT>#1<5T%24$QA8E]-24U/7S1X-%]2969E<F5N8V5$97-I9VY?>'"
"!S7W8P-%]0<F]T;W1Y<&5?=C Q       .    ,     8    (    !          %    \"     "
"$    !     0         0  $ ,0    X    P    !@    @    $          4    (     0 "
"   (    !         !   @ P,   #@   #     &    \"     0         !0    @    !   "
"  0    $         $  ! &$    .    .     8    (    !@         %    \"     $    "
"!     0         )    \"            / _#@   #@    &    \"     8         !0    "
"@    !     0    $         \"0    @               X    X    !@    @    &      "
"    4    (     0    $    !          D    (          ! 6$ .    .     8    (   "
" !@         %    \"     $    !     0         )    \"               #@   #@   "
" &    \"     8         !0    @    !     0    $         \"0    @              "
" X    P    !@    @    &          4    (               !          D         "
  }
}
