// Seed: 4045913464
`define pp_5 (  pp_6  ,  pp_7  ,  pp_8  )  0
module module_0;
  logic id_1;
  assign id_0 = 1;
endmodule
`timescale 1 ps / 1ps
module module_1 (
    input  id_0,
    output id_1,
    output id_2,
    input  id_3,
    input  id_4
);
  assign id_2 = (id_3 || 1 || id_0[""]);
endmodule
