###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID ee215lnx20.ecn.purdue.edu)
#  Generated on:      Thu Mar  3 18:47:44 2016
#  Command:           optDesign -postCTS -drv
###############################################################
Path 1: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.877
- Setup                         4.872
+ Phase Shift                   5.000
= Required Time                 1.004
- Arrival Time                  3.125
= Slack Time                   -2.121
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   -1.005 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.039 | 0.139 |   1.255 |   -0.866 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.110 | 0.101 |   1.356 |   -0.765 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.175 | 0.136 |   1.491 |   -0.630 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC44_wenable_fifo  | A v -> Y v     | BUFX4    | 0.615 | 0.610 |   2.101 |   -0.020 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262               | S v -> Y ^     | MUX2X1   | 1.031 | 0.878 |   2.979 |    0.858 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U188               | B ^ -> Y v     | MUX2X1   | 0.376 | 0.146 |   3.125 |    1.004 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] | D v            | DFFPOSX1 | 0.376 | 0.000 |   3.125 |    1.004 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.221 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    2.362 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    2.686 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.298 | 0.307 |   0.873 |    2.994 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] | CLK ^          | DFFPOSX1 | 0.301 | 0.004 |   0.877 |    2.997 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.877
- Setup                         4.749
+ Phase Shift                   5.000
= Required Time                 1.128
- Arrival Time                  3.118
= Slack Time                   -1.991
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   -0.874 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.039 | 0.139 |   1.255 |   -0.736 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.110 | 0.101 |   1.356 |   -0.635 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.175 | 0.136 |   1.491 |   -0.499 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC44_wenable_fifo  | A v -> Y v     | BUFX4    | 0.615 | 0.610 |   2.101 |    0.111 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262               | S v -> Y ^     | MUX2X1   | 1.031 | 0.878 |   2.979 |    0.988 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U222               | B ^ -> Y v     | MUX2X1   | 0.371 | 0.139 |   3.118 |    1.128 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] | D v            | DFFPOSX1 | 0.371 | 0.000 |   3.118 |    1.128 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.091 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    2.231 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    2.556 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.298 | 0.307 |   0.873 |    2.863 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] | CLK ^          | DFFPOSX1 | 0.301 | 0.004 |   0.877 |    2.868 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.891
- Setup                         4.569
+ Phase Shift                   5.000
= Required Time                 1.323
- Arrival Time                  3.127
= Slack Time                   -1.804
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   -0.687 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.039 | 0.139 |   1.255 |   -0.549 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.110 | 0.101 |   1.356 |   -0.448 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.175 | 0.136 |   1.491 |   -0.312 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC44_wenable_fifo  | A v -> Y v     | BUFX4    | 0.615 | 0.610 |   2.101 |    0.298 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262               | S v -> Y ^     | MUX2X1   | 1.031 | 0.878 |   2.979 |    1.175 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U259               | B ^ -> Y v     | MUX2X1   | 0.377 | 0.147 |   3.126 |    1.322 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] | D v            | DFFPOSX1 | 0.377 | 0.000 |   3.127 |    1.323 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.904 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    2.045 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    2.369 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.311 | 0.309 |   0.875 |    2.678 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] | CLK ^          | DFFPOSX1 | 0.323 | 0.017 |   0.891 |    2.695 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.890
- Setup                         4.541
+ Phase Shift                   5.000
= Required Time                 1.349
- Arrival Time                  3.124
= Slack Time                   -1.775
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   -0.659 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.039 | 0.139 |   1.255 |   -0.521 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.110 | 0.101 |   1.356 |   -0.420 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.175 | 0.136 |   1.491 |   -0.284 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC44_wenable_fifo  | A v -> Y v     | BUFX4    | 0.615 | 0.610 |   2.101 |    0.326 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262               | S v -> Y ^     | MUX2X1   | 1.031 | 0.878 |   2.979 |    1.203 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U138               | B ^ -> Y v     | MUX2X1   | 0.375 | 0.145 |   3.124 |    1.348 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] | D v            | DFFPOSX1 | 0.375 | 0.000 |   3.124 |    1.349 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.875 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    2.016 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    2.341 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.311 | 0.309 |   0.875 |    2.650 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] | CLK ^          | DFFPOSX1 | 0.322 | 0.015 |   0.890 |    2.665 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.880
- Setup                         4.503
+ Phase Shift                   5.000
= Required Time                 1.377
- Arrival Time                  3.091
= Slack Time                   -1.714
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   -0.598 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.039 | 0.139 |   1.255 |   -0.459 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.110 | 0.101 |   1.356 |   -0.358 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.175 | 0.136 |   1.491 |   -0.222 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC44_wenable_fifo  | A v -> Y v     | BUFX4    | 0.615 | 0.610 |   2.101 |    0.387 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255               | S v -> Y ^     | MUX2X1   | 0.979 | 0.848 |   2.949 |    1.236 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U150               | B ^ -> Y v     | MUX2X1   | 0.361 | 0.141 |   3.091 |    1.377 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] | D v            | DFFPOSX1 | 0.361 | 0.000 |   3.091 |    1.377 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.814 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    1.955 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    2.279 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.298 | 0.307 |   0.873 |    2.586 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] | CLK ^          | DFFPOSX1 | 0.303 | 0.007 |   0.880 |    2.594 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.880
- Setup                         4.450
+ Phase Shift                   5.000
= Required Time                 1.431
- Arrival Time                  3.087
= Slack Time                   -1.657
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   -0.541 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.039 | 0.139 |   1.255 |   -0.402 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.110 | 0.101 |   1.356 |   -0.301 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.175 | 0.136 |   1.491 |   -0.166 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC44_wenable_fifo  | A v -> Y v     | BUFX4    | 0.615 | 0.610 |   2.101 |    0.444 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255               | S v -> Y ^     | MUX2X1   | 0.979 | 0.848 |   2.949 |    1.293 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U253               | B ^ -> Y v     | MUX2X1   | 0.359 | 0.138 |   3.087 |    1.430 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] | D v            | DFFPOSX1 | 0.359 | 0.000 |   3.087 |    1.431 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.757 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    1.898 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    2.223 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.298 | 0.307 |   0.873 |    2.530 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] | CLK ^          | DFFPOSX1 | 0.303 | 0.008 |   0.880 |    2.537 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.887
- Setup                         4.395
+ Phase Shift                   5.000
= Required Time                 1.492
- Arrival Time                  3.109
= Slack Time                   -1.617
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   -0.501 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.039 | 0.139 |   1.255 |   -0.362 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.110 | 0.101 |   1.356 |   -0.262 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.175 | 0.136 |   1.491 |   -0.126 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC44_wenable_fifo  | A v -> Y v     | BUFX4    | 0.615 | 0.610 |   2.101 |    0.484 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262               | S v -> Y ^     | MUX2X1   | 1.031 | 0.878 |   2.979 |    1.362 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U205               | B ^ -> Y v     | MUX2X1   | 0.368 | 0.130 |   3.108 |    1.491 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] | D v            | DFFPOSX1 | 0.368 | 0.000 |   3.109 |    1.492 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.717 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    1.858 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    2.183 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.311 | 0.309 |   0.875 |    2.492 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] | CLK ^          | DFFPOSX1 | 0.321 | 0.012 |   0.887 |    2.504 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.888
- Setup                         4.390
+ Phase Shift                   5.000
= Required Time                 1.498
- Arrival Time                  3.114
= Slack Time                   -1.616
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   -0.500 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.039 | 0.139 |   1.255 |   -0.361 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.110 | 0.101 |   1.356 |   -0.261 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.175 | 0.136 |   1.491 |   -0.125 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC44_wenable_fifo  | A v -> Y v     | BUFX4    | 0.615 | 0.610 |   2.101 |    0.485 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262               | S v -> Y ^     | MUX2X1   | 1.031 | 0.878 |   2.979 |    1.363 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U240               | B ^ -> Y v     | MUX2X1   | 0.368 | 0.135 |   3.114 |    1.498 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] | D v            | DFFPOSX1 | 0.368 | 0.000 |   3.114 |    1.498 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.716 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    1.857 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    2.182 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.311 | 0.309 |   0.875 |    2.491 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] | CLK ^          | DFFPOSX1 | 0.322 | 0.013 |   0.888 |    2.504 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.877
- Setup                         4.224
+ Phase Shift                   5.000
= Required Time                 1.653
- Arrival Time                  3.095
= Slack Time                   -1.442
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   -0.326 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.039 | 0.139 |   1.255 |   -0.187 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.110 | 0.101 |   1.356 |   -0.086 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.175 | 0.136 |   1.491 |    0.049 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC44_wenable_fifo  | A v -> Y v     | BUFX4    | 0.615 | 0.610 |   2.101 |    0.659 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255               | S v -> Y ^     | MUX2X1   | 0.979 | 0.848 |   2.949 |    1.508 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U218               | B ^ -> Y v     | MUX2X1   | 0.365 | 0.145 |   3.094 |    1.653 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] | D v            | DFFPOSX1 | 0.365 | 0.000 |   3.095 |    1.653 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.542 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    1.683 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    2.007 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.315 | 0.296 |   0.861 |    2.303 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] | CLK ^          | DFFPOSX1 | 0.329 | 0.016 |   0.877 |    2.319 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.888
- Setup                         4.095
+ Phase Shift                   5.000
= Required Time                 1.793
- Arrival Time                  3.080
= Slack Time                   -1.287
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   -0.171 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.039 | 0.139 |   1.255 |   -0.032 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.110 | 0.101 |   1.356 |    0.068 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.175 | 0.136 |   1.491 |    0.204 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC44_wenable_fifo  | A v -> Y v     | BUFX4    | 0.615 | 0.610 |   2.101 |    0.814 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255               | S v -> Y ^     | MUX2X1   | 0.979 | 0.848 |   2.949 |    1.662 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134               | B ^ -> Y v     | MUX2X1   | 0.354 | 0.131 |   3.080 |    1.793 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] | D v            | DFFPOSX1 | 0.354 | 0.000 |   3.080 |    1.793 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.387 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    1.528 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    1.853 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.311 | 0.309 |   0.875 |    2.162 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] | CLK ^          | DFFPOSX1 | 0.322 | 0.014 |   0.888 |    2.176 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.892
- Setup                         4.069
+ Phase Shift                   5.000
= Required Time                 1.824
- Arrival Time                  3.093
= Slack Time                   -1.270
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   -0.154 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.039 | 0.139 |   1.255 |   -0.015 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.110 | 0.101 |   1.356 |    0.086 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.175 | 0.136 |   1.491 |    0.221 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC44_wenable_fifo  | A v -> Y v     | BUFX4    | 0.615 | 0.610 |   2.101 |    0.831 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255               | S v -> Y ^     | MUX2X1   | 0.979 | 0.848 |   2.949 |    1.680 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U236               | B ^ -> Y v     | MUX2X1   | 0.363 | 0.143 |   3.093 |    1.823 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] | D v            | DFFPOSX1 | 0.363 | 0.000 |   3.093 |    1.824 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.370 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    1.511 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    1.835 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.322 | 0.306 |   0.872 |    2.141 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] | CLK ^          | DFFPOSX1 | 0.338 | 0.021 |   0.892 |    2.162 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.883
- Setup                         4.057
+ Phase Shift                   5.000
= Required Time                 1.827
- Arrival Time                  3.086
= Slack Time                   -1.259
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   -0.143 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.039 | 0.139 |   1.255 |   -0.004 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.110 | 0.101 |   1.356 |    0.096 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.175 | 0.136 |   1.491 |    0.232 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC44_wenable_fifo  | A v -> Y v     | BUFX4    | 0.615 | 0.610 |   2.101 |    0.842 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255               | S v -> Y ^     | MUX2X1   | 0.979 | 0.848 |   2.949 |    1.690 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U184               | B ^ -> Y v     | MUX2X1   | 0.358 | 0.136 |   3.086 |    1.826 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] | D v            | DFFPOSX1 | 0.358 | 0.000 |   3.086 |    1.827 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.359 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    1.500 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    1.825 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.319 | 0.306 |   0.871 |    2.130 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] | CLK ^          | DFFPOSX1 | 0.331 | 0.012 |   0.883 |    2.143 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.898
- Setup                         4.039
+ Phase Shift                   5.000
= Required Time                 1.860
- Arrival Time                  3.079
= Slack Time                   -1.220
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   -0.104 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.039 | 0.139 |   1.255 |    0.035 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.110 | 0.101 |   1.356 |    0.136 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.175 | 0.136 |   1.491 |    0.272 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC44_wenable_fifo  | A v -> Y v     | BUFX4    | 0.615 | 0.610 |   2.101 |    0.881 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | S v -> Y ^     | MUX2X1   | 0.939 | 0.818 |   2.919 |    1.700 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U238               | B ^ -> Y v     | MUX2X1   | 0.360 | 0.160 |   3.079 |    1.859 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] | D v            | DFFPOSX1 | 0.360 | 0.000 |   3.079 |    1.860 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.320 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    1.461 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    1.785 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.315 | 0.296 |   0.861 |    2.081 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] | CLK ^          | DFFPOSX1 | 0.335 | 0.037 |   0.898 |    2.118 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.894
- Setup                         3.944
+ Phase Shift                   5.000
= Required Time                 1.951
- Arrival Time                  3.115
= Slack Time                   -1.164
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   -0.048 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.039 | 0.139 |   1.255 |    0.090 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.110 | 0.101 |   1.356 |    0.191 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.175 | 0.136 |   1.491 |    0.327 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC44_wenable_fifo  | A v -> Y v     | BUFX4    | 0.615 | 0.610 |   2.101 |    0.937 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262               | S v -> Y ^     | MUX2X1   | 1.031 | 0.878 |   2.979 |    1.814 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U171               | B ^ -> Y v     | MUX2X1   | 0.371 | 0.136 |   3.115 |    1.951 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] | D v            | DFFPOSX1 | 0.371 | 0.000 |   3.115 |    1.951 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.265 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    1.405 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    1.730 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.332 | 0.306 |   0.871 |    2.036 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] | CLK ^          | DFFPOSX1 | 0.358 | 0.023 |   0.894 |    2.059 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.899
- Setup                         3.957
+ Phase Shift                   5.000
= Required Time                 1.942
- Arrival Time                  3.105
= Slack Time                   -1.163
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   -0.047 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.039 | 0.139 |   1.255 |    0.092 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.110 | 0.101 |   1.356 |    0.193 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.175 | 0.136 |   1.491 |    0.328 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC44_wenable_fifo  | A v -> Y v     | BUFX4    | 0.615 | 0.610 |   2.101 |    0.938 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279               | S v -> Y ^     | MUX2X1   | 0.934 | 0.840 |   2.942 |    1.779 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251               | B ^ -> Y v     | MUX2X1   | 0.361 | 0.163 |   3.105 |    1.942 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3] | D v            | DFFPOSX1 | 0.361 | 0.001 |   3.105 |    1.942 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.263 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    1.404 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    1.729 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.328 | 0.315 |   0.880 |    2.043 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3] | CLK ^          | DFFPOSX1 | 0.343 | 0.019 |   0.899 |    2.062 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.900
- Setup                         3.971
+ Phase Shift                   5.000
= Required Time                 1.929
- Arrival Time                  3.082
= Slack Time                   -1.153
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   -0.037 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.039 | 0.139 |   1.255 |    0.102 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.110 | 0.101 |   1.356 |    0.203 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.175 | 0.136 |   1.491 |    0.338 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC44_wenable_fifo  | A v -> Y v     | BUFX4    | 0.615 | 0.610 |   2.101 |    0.948 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255               | S v -> Y ^     | MUX2X1   | 0.979 | 0.848 |   2.949 |    1.796 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U201               | B ^ -> Y v     | MUX2X1   | 0.356 | 0.132 |   3.082 |    1.929 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] | D v            | DFFPOSX1 | 0.356 | 0.000 |   3.082 |    1.929 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.253 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    1.394 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    1.719 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.315 | 0.296 |   0.861 |    2.014 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] | CLK ^          | DFFPOSX1 | 0.335 | 0.039 |   0.900 |    2.053 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.895
- Setup                         3.937
+ Phase Shift                   5.000
= Required Time                 1.959
- Arrival Time                  3.073
= Slack Time                   -1.114
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.002 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.039 | 0.139 |   1.255 |    0.141 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.110 | 0.101 |   1.356 |    0.242 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.175 | 0.136 |   1.491 |    0.377 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC44_wenable_fifo  | A v -> Y v     | BUFX4    | 0.615 | 0.610 |   2.101 |    0.987 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | S v -> Y ^     | MUX2X1   | 0.939 | 0.818 |   2.919 |    1.805 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U186               | B ^ -> Y v     | MUX2X1   | 0.355 | 0.153 |   3.072 |    1.958 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] | D v            | DFFPOSX1 | 0.355 | 0.000 |   3.073 |    1.959 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.214 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    1.355 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    1.680 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.315 | 0.296 |   0.861 |    1.975 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] | CLK ^          | DFFPOSX1 | 0.335 | 0.034 |   0.895 |    2.010 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.897
- Setup                         3.916
+ Phase Shift                   5.000
= Required Time                 1.981
- Arrival Time                  3.083
= Slack Time                   -1.102
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.014 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.039 | 0.139 |   1.255 |    0.153 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.110 | 0.101 |   1.356 |    0.254 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.175 | 0.136 |   1.491 |    0.389 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC44_wenable_fifo  | A v -> Y v     | BUFX4    | 0.615 | 0.610 |   2.101 |    0.999 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255               | S v -> Y ^     | MUX2X1   | 0.979 | 0.848 |   2.949 |    1.848 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U167               | B ^ -> Y v     | MUX2X1   | 0.357 | 0.133 |   3.082 |    1.981 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] | D v            | DFFPOSX1 | 0.357 | 0.000 |   3.083 |    1.981 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.202 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    1.343 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    1.667 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.322 | 0.306 |   0.872 |    1.973 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] | CLK ^          | DFFPOSX1 | 0.340 | 0.026 |   0.897 |    1.999 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.894
- Setup                         3.882
+ Phase Shift                   5.000
= Required Time                 2.012
- Arrival Time                  3.110
= Slack Time                   -1.097
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.019 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.039 | 0.139 |   1.255 |    0.158 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.110 | 0.101 |   1.356 |    0.258 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.175 | 0.136 |   1.491 |    0.394 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC44_wenable_fifo  | A v -> Y v     | BUFX4    | 0.615 | 0.610 |   2.101 |    1.004 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262               | S v -> Y ^     | MUX2X1   | 1.031 | 0.878 |   2.979 |    1.881 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U154               | B ^ -> Y v     | MUX2X1   | 0.368 | 0.131 |   3.109 |    2.012 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] | D v            | DFFPOSX1 | 0.368 | 0.000 |   3.110 |    2.012 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.197 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    1.338 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    1.663 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.332 | 0.306 |   0.871 |    1.969 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] | CLK ^          | DFFPOSX1 | 0.357 | 0.023 |   0.894 |    1.992 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.893
- Setup                         3.832
+ Phase Shift                   5.000
= Required Time                 2.060
- Arrival Time                  3.071
= Slack Time                   -1.010
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.106 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.039 | 0.139 |   1.255 |    0.245 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.110 | 0.101 |   1.356 |    0.345 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.175 | 0.136 |   1.491 |    0.481 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC44_wenable_fifo  | A v -> Y v     | BUFX4    | 0.615 | 0.610 |   2.101 |    1.091 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265               | S v -> Y ^     | MUX2X1   | 0.930 | 0.823 |   2.924 |    1.914 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U191               | B ^ -> Y v     | MUX2X1   | 0.350 | 0.146 |   3.070 |    2.060 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] | D v            | DFFPOSX1 | 0.350 | 0.000 |   3.071 |    2.060 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.110 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    1.251 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    1.576 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.315 | 0.296 |   0.861 |    1.871 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] | CLK ^          | DFFPOSX1 | 0.335 | 0.032 |   0.893 |    1.903 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.897
- Setup                         3.834
+ Phase Shift                   5.000
= Required Time                 2.063
- Arrival Time                  3.066
= Slack Time                   -1.003
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.113 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.039 | 0.139 |   1.255 |    0.252 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.110 | 0.101 |   1.356 |    0.352 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.175 | 0.136 |   1.491 |    0.488 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC44_wenable_fifo  | A v -> Y v     | BUFX4    | 0.615 | 0.610 |   2.101 |    1.098 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | S v -> Y ^     | MUX2X1   | 0.939 | 0.818 |   2.919 |    1.916 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152               | B ^ -> Y v     | MUX2X1   | 0.350 | 0.146 |   3.066 |    2.062 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] | D v            | DFFPOSX1 | 0.350 | 0.000 |   3.066 |    2.063 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.103 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    1.244 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    1.569 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.315 | 0.296 |   0.861 |    1.864 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] | CLK ^          | DFFPOSX1 | 0.335 | 0.036 |   0.897 |    1.900 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.907
- Setup                         3.820
+ Phase Shift                   5.000
= Required Time                 2.087
- Arrival Time                  3.073
= Slack Time                   -0.986
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.130 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.039 | 0.139 |   1.255 |    0.269 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.110 | 0.101 |   1.356 |    0.370 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.175 | 0.136 |   1.491 |    0.506 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC44_wenable_fifo  | A v -> Y v     | BUFX4    | 0.615 | 0.610 |   2.101 |    1.115 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265               | S v -> Y ^     | MUX2X1   | 0.930 | 0.823 |   2.924 |    1.938 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U263               | B ^ -> Y v     | MUX2X1   | 0.351 | 0.148 |   3.072 |    2.086 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] | D v            | DFFPOSX1 | 0.351 | 0.000 |   3.073 |    2.087 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.086 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    1.227 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    1.551 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.319 | 0.306 |   0.871 |    1.857 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] | CLK ^          | DFFPOSX1 | 0.338 | 0.036 |   0.907 |    1.893 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.897
- Setup                         3.793
+ Phase Shift                   5.000
= Required Time                 2.103
- Arrival Time                  3.062
= Slack Time                   -0.959
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.157 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.039 | 0.139 |   1.255 |    0.296 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.110 | 0.101 |   1.356 |    0.397 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.175 | 0.136 |   1.491 |    0.532 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC44_wenable_fifo  | A v -> Y v     | BUFX4    | 0.615 | 0.610 |   2.101 |    1.142 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | S v -> Y ^     | MUX2X1   | 0.939 | 0.818 |   2.919 |    1.960 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U220               | B ^ -> Y v     | MUX2X1   | 0.348 | 0.143 |   3.062 |    2.103 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] | D v            | DFFPOSX1 | 0.348 | 0.000 |   3.062 |    2.103 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.059 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    1.200 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    1.525 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.315 | 0.296 |   0.861 |    1.820 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] | CLK ^          | DFFPOSX1 | 0.335 | 0.036 |   0.897 |    1.856 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.901
- Setup                         3.776
+ Phase Shift                   5.000
= Required Time                 2.124
- Arrival Time                  3.058
= Slack Time                   -0.933
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.183 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.039 | 0.139 |   1.255 |    0.321 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.110 | 0.101 |   1.356 |    0.422 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.175 | 0.136 |   1.491 |    0.558 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC44_wenable_fifo  | A v -> Y v     | BUFX4    | 0.615 | 0.610 |   2.101 |    1.168 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | S v -> Y ^     | MUX2X1   | 0.939 | 0.818 |   2.919 |    1.986 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U203               | B ^ -> Y v     | MUX2X1   | 0.347 | 0.138 |   3.057 |    2.124 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] | D v            | DFFPOSX1 | 0.347 | 0.000 |   3.058 |    2.124 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.033 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    1.174 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    1.499 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.315 | 0.296 |   0.861 |    1.795 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] | CLK ^          | DFFPOSX1 | 0.335 | 0.040 |   0.901 |    1.834 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.907
- Setup                         3.752
+ Phase Shift                   5.000
= Required Time                 2.155
- Arrival Time                  3.068
= Slack Time                   -0.913
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.203 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.039 | 0.139 |   1.255 |    0.342 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.110 | 0.101 |   1.356 |    0.443 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.175 | 0.136 |   1.491 |    0.578 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC44_wenable_fifo  | A v -> Y v     | BUFX4    | 0.615 | 0.610 |   2.101 |    1.188 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265               | S v -> Y ^     | MUX2X1   | 0.930 | 0.823 |   2.924 |    2.011 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U157               | B ^ -> Y v     | MUX2X1   | 0.347 | 0.143 |   3.067 |    2.154 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] | D v            | DFFPOSX1 | 0.347 | 0.000 |   3.068 |    2.155 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.013 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    1.154 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    1.479 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.319 | 0.306 |   0.871 |    1.784 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] | CLK ^          | DFFPOSX1 | 0.338 | 0.036 |   0.907 |    1.820 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.906
- Setup                         3.748
+ Phase Shift                   5.000
= Required Time                 2.158
- Arrival Time                  3.067
= Slack Time                   -0.909
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.208 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.039 | 0.139 |   1.255 |    0.346 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.110 | 0.101 |   1.356 |    0.447 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.175 | 0.136 |   1.491 |    0.583 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC44_wenable_fifo  | A v -> Y v     | BUFX4    | 0.615 | 0.610 |   2.101 |    1.193 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265               | S v -> Y ^     | MUX2X1   | 0.930 | 0.823 |   2.924 |    2.015 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U208               | B ^ -> Y v     | MUX2X1   | 0.347 | 0.143 |   3.067 |    2.158 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] | D v            | DFFPOSX1 | 0.347 | 0.000 |   3.067 |    2.158 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.009 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    1.150 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    1.474 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.319 | 0.306 |   0.871 |    1.780 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] | CLK ^          | DFFPOSX1 | 0.338 | 0.035 |   0.906 |    1.815 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.887
- Setup                         3.734
+ Phase Shift                   5.000
= Required Time                 2.153
- Arrival Time                  3.059
= Slack Time                   -0.906
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.211 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.039 | 0.139 |   1.255 |    0.349 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.110 | 0.101 |   1.356 |    0.450 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.175 | 0.136 |   1.491 |    0.586 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC44_wenable_fifo  | A v -> Y v     | BUFX4    | 0.615 | 0.610 |   2.101 |    1.196 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | S v -> Y ^     | MUX2X1   | 0.939 | 0.818 |   2.919 |    2.014 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U256               | B ^ -> Y v     | MUX2X1   | 0.344 | 0.139 |   3.058 |    2.152 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] | D v            | DFFPOSX1 | 0.344 | 0.000 |   3.059 |    2.153 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.006 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    1.147 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    1.471 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.315 | 0.296 |   0.861 |    1.767 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] | CLK ^          | DFFPOSX1 | 0.334 | 0.026 |   0.887 |    1.793 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.900
- Setup                         3.730
+ Phase Shift                   5.000
= Required Time                 2.170
- Arrival Time                  3.055
= Slack Time                   -0.885
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.231 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.039 | 0.139 |   1.255 |    0.370 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.110 | 0.101 |   1.356 |    0.471 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.175 | 0.136 |   1.491 |    0.607 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC44_wenable_fifo  | A v -> Y v     | BUFX4    | 0.615 | 0.610 |   2.101 |    1.216 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | S v -> Y ^     | MUX2X1   | 0.939 | 0.818 |   2.919 |    2.035 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U136               | B ^ -> Y v     | MUX2X1   | 0.345 | 0.135 |   3.055 |    2.170 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] | D v            | DFFPOSX1 | 0.345 | 0.000 |   3.055 |    2.170 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.985 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    1.126 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    1.450 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.315 | 0.296 |   0.861 |    1.746 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] | CLK ^          | DFFPOSX1 | 0.335 | 0.039 |   0.900 |    1.785 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.906
- Setup                         3.678
+ Phase Shift                   5.000
= Required Time                 2.228
- Arrival Time                  3.060
= Slack Time                   -0.832
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.284 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.039 | 0.139 |   1.255 |    0.423 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.110 | 0.101 |   1.356 |    0.524 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.175 | 0.136 |   1.491 |    0.659 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC44_wenable_fifo  | A v -> Y v     | BUFX4    | 0.615 | 0.610 |   2.101 |    1.269 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265               | S v -> Y ^     | MUX2X1   | 0.930 | 0.823 |   2.924 |    2.092 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U174               | B ^ -> Y v     | MUX2X1   | 0.344 | 0.136 |   3.060 |    2.228 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] | D v            | DFFPOSX1 | 0.344 | 0.000 |   3.060 |    2.228 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.932 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    1.073 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    1.398 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.319 | 0.306 |   0.871 |    1.703 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] | CLK ^          | DFFPOSX1 | 0.338 | 0.035 |   0.906 |    1.738 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.903
- Setup                         3.664
+ Phase Shift                   5.000
= Required Time                 2.239
- Arrival Time                  3.058
= Slack Time                   -0.819
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.297 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.039 | 0.139 |   1.255 |    0.436 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.110 | 0.101 |   1.356 |    0.537 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.175 | 0.136 |   1.491 |    0.672 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC44_wenable_fifo  | A v -> Y v     | BUFX4    | 0.615 | 0.610 |   2.101 |    1.282 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265               | S v -> Y ^     | MUX2X1   | 0.930 | 0.823 |   2.924 |    2.105 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140               | B ^ -> Y v     | MUX2X1   | 0.343 | 0.133 |   3.057 |    2.238 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] | D v            | DFFPOSX1 | 0.343 | 0.000 |   3.058 |    2.239 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.919 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    1.060 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    1.385 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.319 | 0.306 |   0.871 |    1.690 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] | CLK ^          | DFFPOSX1 | 0.338 | 0.032 |   0.903 |    1.722 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.906
- Setup                         3.661
+ Phase Shift                   5.000
= Required Time                 2.245
- Arrival Time                  3.061
= Slack Time                   -0.816
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.300 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.039 | 0.139 |   1.255 |    0.439 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.110 | 0.101 |   1.356 |    0.540 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.175 | 0.136 |   1.491 |    0.675 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC44_wenable_fifo  | A v -> Y v     | BUFX4    | 0.615 | 0.610 |   2.101 |    1.285 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265               | S v -> Y ^     | MUX2X1   | 0.930 | 0.823 |   2.924 |    2.108 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U226               | B ^ -> Y v     | MUX2X1   | 0.343 | 0.137 |   3.061 |    2.245 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] | D v            | DFFPOSX1 | 0.343 | 0.000 |   3.061 |    2.245 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.916 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    1.057 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    1.382 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.319 | 0.306 |   0.871 |    1.687 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] | CLK ^          | DFFPOSX1 | 0.338 | 0.035 |   0.906 |    1.722 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.900
- Setup                         3.632
+ Phase Shift                   5.000
= Required Time                 2.268
- Arrival Time                  3.050
= Slack Time                   -0.782
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.335 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.039 | 0.139 |   1.255 |    0.473 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.110 | 0.101 |   1.356 |    0.574 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.175 | 0.136 |   1.491 |    0.710 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC44_wenable_fifo  | A v -> Y v     | BUFX4    | 0.615 | 0.610 |   2.101 |    1.320 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | S v -> Y ^     | MUX2X1   | 0.939 | 0.818 |   2.919 |    2.138 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U169               | B ^ -> Y v     | MUX2X1   | 0.340 | 0.130 |   3.049 |    2.268 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] | D v            | DFFPOSX1 | 0.340 | 0.000 |   3.050 |    2.268 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.882 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    1.022 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    1.347 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.315 | 0.296 |   0.861 |    1.643 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] | CLK ^          | DFFPOSX1 | 0.335 | 0.039 |   0.900 |    1.682 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.900
- Setup                         3.606
+ Phase Shift                   5.000
= Required Time                 2.293
- Arrival Time                  3.053
= Slack Time                   -0.759
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.357 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.039 | 0.139 |   1.255 |    0.496 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.110 | 0.101 |   1.356 |    0.596 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.175 | 0.136 |   1.491 |    0.732 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC44_wenable_fifo  | A v -> Y v     | BUFX4    | 0.615 | 0.610 |   2.101 |    1.342 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265               | S v -> Y ^     | MUX2X1   | 0.930 | 0.823 |   2.924 |    2.165 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U243               | B ^ -> Y v     | MUX2X1   | 0.340 | 0.128 |   3.052 |    2.293 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] | D v            | DFFPOSX1 | 0.340 | 0.000 |   3.053 |    2.293 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.859 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    1.000 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    1.325 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.319 | 0.306 |   0.871 |    1.630 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] | CLK ^          | DFFPOSX1 | 0.337 | 0.029 |   0.900 |    1.659 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.893
- Setup                         3.447
+ Phase Shift                   5.000
= Required Time                 2.446
- Arrival Time                  3.081
= Slack Time                   -0.635
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.481 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.039 | 0.139 |   1.255 |    0.620 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.110 | 0.101 |   1.356 |    0.721 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.175 | 0.136 |   1.491 |    0.856 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC44_wenable_fifo  | A v -> Y v     | BUFX4    | 0.615 | 0.610 |   2.101 |    1.466 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279               | S v -> Y ^     | MUX2X1   | 0.934 | 0.840 |   2.942 |    2.307 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275               | B ^ -> Y v     | MUX2X1   | 0.344 | 0.139 |   3.080 |    2.445 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3] | D v            | DFFPOSX1 | 0.344 | 0.000 |   3.081 |    2.446 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.735 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    0.876 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    1.201 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.332 | 0.306 |   0.871 |    1.506 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3] | CLK ^          | DFFPOSX1 | 0.357 | 0.022 |   0.893 |    1.528 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.908
- Setup                         3.457
+ Phase Shift                   5.000
= Required Time                 2.451
- Arrival Time                  3.084
= Slack Time                   -0.633
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.483 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.039 | 0.139 |   1.255 |    0.622 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.110 | 0.101 |   1.356 |    0.722 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.175 | 0.136 |   1.491 |    0.858 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC44_wenable_fifo  | A v -> Y v     | BUFX4    | 0.615 | 0.610 |   2.101 |    1.468 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279               | S v -> Y ^     | MUX2X1   | 0.934 | 0.840 |   2.942 |    2.308 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U182               | B ^ -> Y v     | MUX2X1   | 0.349 | 0.142 |   3.084 |    2.451 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3] | D v            | DFFPOSX1 | 0.349 | 0.000 |   3.084 |    2.451 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.733 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    0.874 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    1.199 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.332 | 0.306 |   0.871 |    1.505 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3] | CLK ^          | DFFPOSX1 | 0.363 | 0.036 |   0.908 |    1.541 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.906
- Setup                         3.449
+ Phase Shift                   5.000
= Required Time                 2.457
- Arrival Time                  3.082
= Slack Time                   -0.625
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.491 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.039 | 0.139 |   1.255 |    0.629 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.110 | 0.101 |   1.356 |    0.730 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.175 | 0.136 |   1.491 |    0.866 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC44_wenable_fifo  | A v -> Y v     | BUFX4    | 0.615 | 0.610 |   2.101 |    1.476 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279               | S v -> Y ^     | MUX2X1   | 0.934 | 0.840 |   2.942 |    2.316 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U199               | B ^ -> Y v     | MUX2X1   | 0.348 | 0.140 |   3.082 |    2.457 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] | D v            | DFFPOSX1 | 0.348 | 0.000 |   3.082 |    2.457 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.725 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    0.866 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    1.191 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.332 | 0.306 |   0.871 |    1.497 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] | CLK ^          | DFFPOSX1 | 0.363 | 0.035 |   0.906 |    1.532 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.907
- Setup                         3.436
+ Phase Shift                   5.000
= Required Time                 2.471
- Arrival Time                  3.081
= Slack Time                   -0.610
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.507 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.039 | 0.139 |   1.255 |    0.645 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.110 | 0.101 |   1.356 |    0.746 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.175 | 0.136 |   1.491 |    0.882 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC44_wenable_fifo  | A v -> Y v     | BUFX4    | 0.615 | 0.610 |   2.101 |    1.492 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279               | S v -> Y ^     | MUX2X1   | 0.934 | 0.840 |   2.942 |    2.332 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U216               | B ^ -> Y v     | MUX2X1   | 0.347 | 0.139 |   3.080 |    2.471 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] | D v            | DFFPOSX1 | 0.347 | 0.000 |   3.081 |    2.471 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.710 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    0.851 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    1.175 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.332 | 0.306 |   0.871 |    1.481 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] | CLK ^          | DFFPOSX1 | 0.363 | 0.036 |   0.907 |    1.517 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.908
- Setup                         3.400
+ Phase Shift                   5.000
= Required Time                 2.508
- Arrival Time                  3.082
= Slack Time                   -0.574
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.542 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.039 | 0.139 |   1.255 |    0.681 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.110 | 0.101 |   1.356 |    0.781 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.175 | 0.136 |   1.491 |    0.917 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC44_wenable_fifo  | A v -> Y v     | BUFX4    | 0.615 | 0.610 |   2.101 |    1.527 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279               | S v -> Y ^     | MUX2X1   | 0.934 | 0.840 |   2.942 |    2.367 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U148               | B ^ -> Y v     | MUX2X1   | 0.345 | 0.140 |   3.081 |    2.507 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3] | D v            | DFFPOSX1 | 0.345 | 0.000 |   3.082 |    2.508 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.674 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    0.815 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    1.140 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.332 | 0.306 |   0.871 |    1.445 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3] | CLK ^          | DFFPOSX1 | 0.363 | 0.036 |   0.908 |    1.482 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.894
- Setup                         3.375
+ Phase Shift                   5.000
= Required Time                 2.518
- Arrival Time                  3.076
= Slack Time                   -0.557
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.559 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.039 | 0.139 |   1.255 |    0.698 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.110 | 0.101 |   1.356 |    0.798 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.175 | 0.136 |   1.491 |    0.934 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC44_wenable_fifo  | A v -> Y v     | BUFX4    | 0.615 | 0.610 |   2.101 |    1.544 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279               | S v -> Y ^     | MUX2X1   | 0.934 | 0.840 |   2.942 |    2.384 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U234               | B ^ -> Y v     | MUX2X1   | 0.340 | 0.134 |   3.075 |    2.518 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3] | D v            | DFFPOSX1 | 0.340 | 0.000 |   3.076 |    2.518 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.657 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    0.798 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    1.123 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.332 | 0.306 |   0.871 |    1.429 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3] | CLK ^          | DFFPOSX1 | 0.357 | 0.022 |   0.894 |    1.451 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.905
- Setup                         3.320
+ Phase Shift                   5.000
= Required Time                 2.585
- Arrival Time                  3.072
= Slack Time                   -0.487
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.629 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.039 | 0.139 |   1.255 |    0.768 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.110 | 0.101 |   1.356 |    0.869 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.175 | 0.136 |   1.491 |    1.004 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC44_wenable_fifo  | A v -> Y v     | BUFX4    | 0.615 | 0.610 |   2.101 |    1.614 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279               | S v -> Y ^     | MUX2X1   | 0.934 | 0.840 |   2.942 |    2.455 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U165               | B ^ -> Y v     | MUX2X1   | 0.341 | 0.130 |   3.072 |    2.585 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3] | D v            | DFFPOSX1 | 0.341 | 0.000 |   3.072 |    2.585 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.587 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    0.728 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    1.053 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.332 | 0.306 |   0.871 |    1.358 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3] | CLK ^          | DFFPOSX1 | 0.362 | 0.033 |   0.905 |    1.391 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg/CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg/D (v) checked with  
leading edge of 'clk'
Beginpoint: write_enable                                (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.888
- Setup                         0.145
+ Phase Shift                   5.000
= Required Time                 5.743
- Arrival Time                  4.645
= Slack Time                    1.098
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                 |                |         |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                                 | write_enable v |         | 0.162 |       |   1.116 |    2.214 | 
     | U18                                             | YPAD v -> DI v | PADINC  | 0.039 | 0.139 |   1.255 |    2.353 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                   | A v -> Y ^     | INVX4   | 0.110 | 0.101 |   1.356 |    2.454 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                   | B ^ -> Y v     | NOR2X1  | 0.175 | 0.136 |   1.491 |    2.589 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC44_wenable_fifo | A v -> Y v     | BUFX4   | 0.615 | 0.610 |   2.101 |    3.199 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U18              | C v -> Y ^     | NAND3X1 | 0.338 | 0.429 |   2.530 |    3.628 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U17              | A ^ -> Y v     | INVX4   | 0.136 | 0.111 |   2.641 |    3.739 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U13              | B v -> Y ^     | NAND2X1 | 0.220 | 0.174 |   2.815 |    3.913 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U12              | A ^ -> Y ^     | XNOR2X1 | 0.691 | 0.538 |   3.352 |    4.451 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U11              | A ^ -> Y v     | XOR2X1  | 0.271 | 0.385 |   3.737 |    4.835 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U21                   | B v -> Y v     | XOR2X1  | 0.279 | 0.333 |   4.070 |    5.168 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U20                   | B v -> Y v     | XOR2X1  | 0.140 | 0.228 |   4.298 |    5.396 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U19                   | B v -> Y ^     | NAND2X1 | 0.135 | 0.128 |   4.425 |    5.524 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U18                   | B ^ -> Y v     | NOR2X1  | 0.250 | 0.218 |   4.644 |    5.742 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg       | D v            | DFFSR   | 0.250 | 0.002 |   4.645 |    5.743 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                           |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                           | clk ^          |        | 0.161 |       |   0.100 |   -0.998 | 
     | U7                                        | YPAD ^ -> DI ^ | PADINC | 0.077 | 0.141 |   0.241 |   -0.857 | 
     | nclk__L1_I0                               | A ^ -> Y v     | INVX8  | 0.401 | 0.325 |   0.566 |   -0.532 | 
     | nclk__L2_I6                               | A v -> Y ^     | INVX8  | 0.311 | 0.309 |   0.875 |   -0.223 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg | CLK ^          | DFFSR  | 0.322 | 0.014 |   0.888 |   -0.210 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.882
- Setup                         1.611
+ Phase Shift                   5.000
= Required Time                 4.271
- Arrival Time                  2.975
= Slack Time                    1.296
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    2.412 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.039 | 0.139 |   1.255 |    2.551 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.110 | 0.101 |   1.356 |    2.652 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.175 | 0.136 |   1.491 |    2.787 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC44_wenable_fifo  | A v -> Y v     | BUFX4    | 0.615 | 0.610 |   2.101 |    3.397 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_149_0        | A v -> Y ^     | NOR3X1   | 0.273 | 0.178 |   2.279 |    3.575 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_148_0        | A ^ -> Y ^     | OR2X2    | 0.521 | 0.556 |   2.835 |    4.131 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U159               | B ^ -> Y v     | MUX2X1   | 0.234 | 0.140 |   2.975 |    4.271 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][6] | D v            | DFFPOSX1 | 0.234 | 0.000 |   2.975 |    4.271 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.196 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |   -1.055 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |   -0.730 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.298 | 0.307 |   0.873 |   -0.423 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][6] | CLK ^          | DFFPOSX1 | 0.304 | 0.009 |   0.882 |   -0.414 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.884
- Setup                         1.571
+ Phase Shift                   5.000
= Required Time                 4.313
- Arrival Time                  2.974
= Slack Time                    1.340
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    2.456 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.039 | 0.139 |   1.255 |    2.595 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.110 | 0.101 |   1.356 |    2.695 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.175 | 0.136 |   1.491 |    2.831 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC44_wenable_fifo  | A v -> Y v     | BUFX4    | 0.615 | 0.610 |   2.101 |    3.441 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_149_0        | A v -> Y ^     | NOR3X1   | 0.273 | 0.178 |   2.279 |    3.619 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_148_0        | A ^ -> Y ^     | OR2X2    | 0.521 | 0.556 |   2.835 |    4.175 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245               | B ^ -> Y v     | MUX2X1   | 0.233 | 0.138 |   2.973 |    4.313 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6] | D v            | DFFPOSX1 | 0.233 | 0.000 |   2.974 |    4.313 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.240 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |   -1.099 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |   -0.774 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.298 | 0.307 |   0.873 |   -0.467 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6] | CLK ^          | DFFPOSX1 | 0.305 | 0.011 |   0.884 |   -0.456 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.892
- Setup                         1.551
+ Phase Shift                   5.000
= Required Time                 4.341
- Arrival Time                  2.941
= Slack Time                    1.400
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    2.516 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.039 | 0.139 |   1.255 |    2.655 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.110 | 0.101 |   1.356 |    2.756 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.175 | 0.136 |   1.491 |    2.892 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC44_wenable_fifo  | A v -> Y v     | BUFX4    | 0.615 | 0.610 |   2.101 |    3.501 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_145_0        | A v -> Y ^     | NOR3X1   | 0.249 | 0.150 |   2.252 |    3.652 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_144_0        | A ^ -> Y ^     | OR2X2    | 0.522 | 0.553 |   2.804 |    4.205 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U195               | B ^ -> Y v     | MUX2X1   | 0.235 | 0.136 |   2.940 |    4.340 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] | D v            | DFFPOSX1 | 0.235 | 0.000 |   2.941 |    4.341 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.300 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |   -1.159 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |   -0.835 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.311 | 0.309 |   0.875 |   -0.526 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] | CLK ^          | DFFPOSX1 | 0.323 | 0.017 |   0.892 |   -0.509 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.880
- Setup                         1.481
+ Phase Shift                   5.000
= Required Time                 4.399
- Arrival Time                  2.965
= Slack Time                    1.435
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    2.551 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.039 | 0.139 |   1.255 |    2.690 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.110 | 0.101 |   1.356 |    2.790 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.175 | 0.136 |   1.491 |    2.926 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC44_wenable_fifo  | A v -> Y v     | BUFX4    | 0.615 | 0.610 |   2.101 |    3.536 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_149_0        | A v -> Y ^     | NOR3X1   | 0.273 | 0.178 |   2.279 |    3.714 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_148_0        | A ^ -> Y ^     | OR2X2    | 0.521 | 0.556 |   2.835 |    4.270 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U193               | B ^ -> Y v     | MUX2X1   | 0.228 | 0.129 |   2.964 |    4.399 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6] | D v            | DFFPOSX1 | 0.228 | 0.000 |   2.965 |    4.399 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.335 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |   -1.194 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |   -0.869 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.298 | 0.307 |   0.873 |   -0.562 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6] | CLK ^          | DFFPOSX1 | 0.303 | 0.008 |   0.880 |   -0.554 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.877
- Setup                         1.503
+ Phase Shift                   5.000
= Required Time                 4.374
- Arrival Time                  2.935
= Slack Time                    1.439
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    2.555 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.039 | 0.139 |   1.255 |    2.694 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.110 | 0.101 |   1.356 |    2.794 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.175 | 0.136 |   1.491 |    2.930 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC44_wenable_fifo  | A v -> Y v     | BUFX4    | 0.615 | 0.610 |   2.101 |    3.540 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_145_0        | A v -> Y ^     | NOR3X1   | 0.249 | 0.150 |   2.252 |    3.690 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_144_0        | A ^ -> Y ^     | OR2X2    | 0.522 | 0.553 |   2.804 |    4.243 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U269               | B ^ -> Y v     | MUX2X1   | 0.229 | 0.131 |   2.935 |    4.374 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] | D v            | DFFPOSX1 | 0.229 | 0.000 |   2.935 |    4.374 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.339 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |   -1.198 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |   -0.873 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.298 | 0.307 |   0.873 |   -0.566 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] | CLK ^          | DFFPOSX1 | 0.301 | 0.005 |   0.877 |   -0.561 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.882
- Setup                         1.471
+ Phase Shift                   5.000
= Required Time                 4.411
- Arrival Time                  2.968
= Slack Time                    1.443
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    2.559 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.039 | 0.139 |   1.255 |    2.698 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.110 | 0.101 |   1.356 |    2.799 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.175 | 0.136 |   1.491 |    2.934 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC44_wenable_fifo  | A v -> Y v     | BUFX4    | 0.615 | 0.610 |   2.101 |    3.544 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_149_0        | A v -> Y ^     | NOR3X1   | 0.273 | 0.178 |   2.279 |    3.722 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_148_0        | A ^ -> Y ^     | OR2X2    | 0.521 | 0.556 |   2.835 |    4.278 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U142               | B ^ -> Y v     | MUX2X1   | 0.228 | 0.132 |   2.967 |    4.411 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6] | D v            | DFFPOSX1 | 0.228 | 0.000 |   2.968 |    4.411 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.343 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |   -1.202 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |   -0.878 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.298 | 0.307 |   0.873 |   -0.570 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6] | CLK ^          | DFFPOSX1 | 0.304 | 0.009 |   0.882 |   -0.561 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.900
- Setup                         1.474
+ Phase Shift                   5.000
= Required Time                 4.427
- Arrival Time                  2.977
= Slack Time                    1.450
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    2.566 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.039 | 0.139 |   1.255 |    2.705 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.110 | 0.101 |   1.356 |    2.805 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.175 | 0.136 |   1.491 |    2.941 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC44_wenable_fifo  | A v -> Y v     | BUFX4    | 0.615 | 0.610 |   2.101 |    3.551 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_149_0        | A v -> Y ^     | NOR3X1   | 0.273 | 0.178 |   2.279 |    3.729 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_148_0        | A ^ -> Y ^     | OR2X2    | 0.521 | 0.556 |   2.835 |    4.285 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U210               | B ^ -> Y v     | MUX2X1   | 0.234 | 0.141 |   2.977 |    4.426 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6] | D v            | DFFPOSX1 | 0.234 | 0.000 |   2.977 |    4.427 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.350 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |   -1.209 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |   -0.884 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.319 | 0.306 |   0.871 |   -0.579 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6] | CLK ^          | DFFPOSX1 | 0.337 | 0.029 |   0.900 |   -0.549 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.881
- Setup                         1.455
+ Phase Shift                   5.000
= Required Time                 4.427
- Arrival Time                  2.934
= Slack Time                    1.493
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    2.609 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.039 | 0.139 |   1.255 |    2.748 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.110 | 0.101 |   1.356 |    2.848 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.175 | 0.136 |   1.491 |    2.984 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC44_wenable_fifo  | A v -> Y v     | BUFX4    | 0.615 | 0.610 |   2.101 |    3.594 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_145_0        | A v -> Y ^     | NOR3X1   | 0.249 | 0.150 |   2.252 |    3.745 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_144_0        | A ^ -> Y ^     | OR2X2    | 0.522 | 0.553 |   2.804 |    4.297 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230               | B ^ -> Y v     | MUX2X1   | 0.227 | 0.129 |   2.934 |    4.426 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5] | D v            | DFFPOSX1 | 0.227 | 0.000 |   2.934 |    4.427 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.393 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |   -1.252 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |   -0.927 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.298 | 0.307 |   0.873 |   -0.620 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5] | CLK ^          | DFFPOSX1 | 0.303 | 0.009 |   0.881 |   -0.612 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.896
- Setup                         1.408
+ Phase Shift                   5.000
= Required Time                 4.488
- Arrival Time                  2.973
= Slack Time                    1.514
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    2.631 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.039 | 0.139 |   1.255 |    2.769 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.110 | 0.101 |   1.356 |    2.870 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.175 | 0.136 |   1.491 |    3.006 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC44_wenable_fifo  | A v -> Y v     | BUFX4    | 0.615 | 0.610 |   2.101 |    3.616 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_149_0        | A v -> Y ^     | NOR3X1   | 0.273 | 0.178 |   2.279 |    3.794 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_148_0        | A ^ -> Y ^     | OR2X2    | 0.521 | 0.556 |   2.835 |    4.350 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U228               | B ^ -> Y v     | MUX2X1   | 0.230 | 0.138 |   2.973 |    4.487 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] | D v            | DFFPOSX1 | 0.230 | 0.000 |   2.973 |    4.488 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.414 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |   -1.273 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |   -0.949 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.319 | 0.306 |   0.871 |   -0.643 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] | CLK ^          | DFFPOSX1 | 0.337 | 0.025 |   0.896 |   -0.619 | 
     +-------------------------------------------------------------------------------------------------------------------+ 

