library IEEE;
use ieee.std_logic_1164.all;

entity buffer3state is
	generic
	(
		DATA_WIDTH : natural := 8
	)
	port
	(
		entrada : in std_logic_vector((DATA_WIDTH-1) downto 0);
		hab : in std_logic := '1';
		
		output : out std_logic_vector((DATA_WIDTH-1) downto 0)
	)
end buffer3state;

architecture arch_buffer3state of buffer3state is

begin

	if (hab = '1') then
		output <= entrada;
	end if;
end arch_buffer3state;
