Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Apr 30 08:50:27 2025
| Host         : DESKTOP-2TI4DL6 running 64-bit major release  (build 9200)
| Command      : report_methodology -file top_cnn_methodology_drc_routed.rpt -pb top_cnn_methodology_drc_routed.pb -rpx top_cnn_methodology_drc_routed.rpx
| Design       : top_cnn
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 214
+-----------+----------+-------------------------------------------------+------------+
| Rule      | Severity | Description                                     | Violations |
+-----------+----------+-------------------------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert                    | 10         |
| PDRC-190  | Warning  | Suboptimally placed synchronized register chain | 10         |
| SYNTH-6   | Warning  | Timing of a block RAM might be sub-optimal      | 5          |
| SYNTH-12  | Warning  | DSP input not registered                        | 150        |
| TIMING-18 | Warning  | Missing input or output delay                   | 6          |
| TIMING-20 | Warning  | Non-clocked latch                               | 33         |
+-----------+----------+-------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell cnn_core/FC_Ctrl/FSM_onehot_next_state_reg[0]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) cnn_core/BiasROM/data_o_reg[16]/CLR, cnn_core/BiasROM/data_o_reg[20]/CLR, cnn_core/BiasROM/data_o_reg[23]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell cnn_core/FC_Ctrl/FSM_onehot_next_state_reg[0]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) cnn_core/FC_BiasROM/data_o_reg[74]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell cnn_core/PE_Array_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) cnn_core/PE_Array/PE_ARRAY1[1].PE_Ch1/ACC/acc_out_reg[0]/CLR, cnn_core/PE_Array/PE_ARRAY1[1].PE_Ch1/ACC/acc_out_reg[10]/CLR, cnn_core/PE_Array/PE_ARRAY1[1].PE_Ch1/ACC/acc_out_reg[11]/CLR, cnn_core/PE_Array/PE_ARRAY1[1].PE_Ch1/ACC/acc_out_reg[12]/CLR, cnn_core/PE_Array/PE_ARRAY1[1].PE_Ch1/ACC/acc_out_reg[13]/CLR, cnn_core/PE_Array/PE_ARRAY1[1].PE_Ch1/ACC/acc_out_reg[14]/CLR, cnn_core/PE_Array/PE_ARRAY1[1].PE_Ch1/ACC/acc_out_reg[15]/CLR, cnn_core/PE_Array/PE_ARRAY1[1].PE_Ch1/ACC/acc_out_reg[16]/CLR, cnn_core/PE_Array/PE_ARRAY1[1].PE_Ch1/ACC/acc_out_reg[17]/CLR, cnn_core/PE_Array/PE_ARRAY1[1].PE_Ch1/ACC/acc_out_reg[18]/CLR, cnn_core/PE_Array/PE_ARRAY1[1].PE_Ch1/ACC/acc_out_reg[19]/CLR, cnn_core/PE_Array/PE_ARRAY1[1].PE_Ch1/ACC/acc_out_reg[1]/CLR, cnn_core/PE_Array/PE_ARRAY1[1].PE_Ch1/ACC/acc_out_reg[2]/CLR, cnn_core/PE_Array/PE_ARRAY1[1].PE_Ch1/ACC/acc_out_reg[3]/CLR, cnn_core/PE_Array/PE_ARRAY1[1].PE_Ch1/ACC/acc_out_reg[4]/CLR (the first 15 of 3240 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell cnn_core/global_ctrl/FIFO_valid_INST_0, with 2 or more inputs, drives asynchronous preset/clear pin(s) cnn_core/global_ctrl/Conv_Layer_reg[0]/CLR, cnn_core/global_ctrl/Conv_Layer_reg[1]/CLR, cnn_core/global_ctrl/Conv_Layer_reg[2]/CLR, cnn_core/global_ctrl/IMG_BASE_reg[10]/CLR, cnn_core/global_ctrl/IMG_BASE_reg[11]/CLR, cnn_core/global_ctrl/IMG_BASE_reg[12]/CLR, cnn_core/global_ctrl/IMG_BASE_reg[3]/CLR, cnn_core/global_ctrl/IMG_BASE_reg[4]/CLR, cnn_core/global_ctrl/IMG_BASE_reg[5]/CLR, cnn_core/global_ctrl/IMG_BASE_reg[6]/CLR, cnn_core/global_ctrl/IMG_BASE_reg[7]/CLR, cnn_core/global_ctrl/IMG_BASE_reg[8]/CLR, cnn_core/global_ctrl/IMG_BASE_reg[9]/CLR, cnn_core/global_ctrl/IMG_CNT_reg[0]/CLR, cnn_core/global_ctrl/IMG_CNT_reg[1]/CLR (the first 15 of 25 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell cnn_core/y_buf/y_buf_done_INST_0, with 2 or more inputs, drives asynchronous preset/clear pin(s) cnn_core/y_buf/buf_addr_reg[0]/CLR, cnn_core/y_buf/buf_addr_reg[10]/CLR, cnn_core/y_buf/buf_addr_reg[11]/CLR, cnn_core/y_buf/buf_addr_reg[12]/CLR, cnn_core/y_buf/buf_addr_reg[13]/CLR, cnn_core/y_buf/buf_addr_reg[14]/CLR, cnn_core/y_buf/buf_addr_reg[15]/CLR, cnn_core/y_buf/buf_addr_reg[16]/CLR, cnn_core/y_buf/buf_addr_reg[17]/CLR, cnn_core/y_buf/buf_addr_reg[18]/CLR, cnn_core/y_buf/buf_addr_reg[19]/CLR, cnn_core/y_buf/buf_addr_reg[1]/CLR, cnn_core/y_buf/buf_addr_reg[20]/CLR, cnn_core/y_buf/buf_addr_reg[21]/CLR, cnn_core/y_buf/buf_addr_reg[22]/CLR (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTDO_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0] in site SLICE_X109Y75 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#2 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1] in site SLICE_X111Y73 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#3 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2] in site SLICE_X110Y75 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#4 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3] in site SLICE_X111Y75 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#5 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0] in site SLICE_X113Y75 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#6 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1] in site SLICE_X112Y75 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#7 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2] in site SLICE_X111Y77 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#8 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0] in site SLICE_X112Y80 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#9 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1] in site SLICE_X111Y79 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#10 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2] in site SLICE_X113Y78 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

SYNTH-6#1 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance cnn_core/FC_weight_rom/mem_reg_2, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#2 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance cnn_core/conv_wrom_ch1/mem_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#3 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance cnn_core/conv_wrom_ch1/mem_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#4 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance cnn_core/conv_wrom_ch3/mem_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#5 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance cnn_core/conv_wrom_ch3/mem_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-12#1 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY1[0].PE_Ch1/PE_MUL[0].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#2 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY1[0].PE_Ch1/PE_MUL[10].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#3 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY1[0].PE_Ch1/PE_MUL[11].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#4 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY1[0].PE_Ch1/PE_MUL[12].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#5 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY1[0].PE_Ch1/PE_MUL[13].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#6 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY1[0].PE_Ch1/PE_MUL[14].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#7 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY1[0].PE_Ch1/PE_MUL[15].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#8 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY1[0].PE_Ch1/PE_MUL[16].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#9 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY1[0].PE_Ch1/PE_MUL[17].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#10 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY1[0].PE_Ch1/PE_MUL[18].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#11 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY1[0].PE_Ch1/PE_MUL[19].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#12 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY1[0].PE_Ch1/PE_MUL[1].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#13 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY1[0].PE_Ch1/PE_MUL[20].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#14 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY1[0].PE_Ch1/PE_MUL[21].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#15 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY1[0].PE_Ch1/PE_MUL[22].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#16 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY1[0].PE_Ch1/PE_MUL[23].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#17 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY1[0].PE_Ch1/PE_MUL[24].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#18 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY1[0].PE_Ch1/PE_MUL[2].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#19 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY1[0].PE_Ch1/PE_MUL[3].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#20 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY1[0].PE_Ch1/PE_MUL[4].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#21 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY1[0].PE_Ch1/PE_MUL[5].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#22 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY1[0].PE_Ch1/PE_MUL[6].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#23 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY1[0].PE_Ch1/PE_MUL[7].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#24 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY1[0].PE_Ch1/PE_MUL[8].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#25 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY1[0].PE_Ch1/PE_MUL[9].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#26 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY1[1].PE_Ch1/PE_MUL[0].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#27 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY1[1].PE_Ch1/PE_MUL[10].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#28 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY1[1].PE_Ch1/PE_MUL[11].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#29 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY1[1].PE_Ch1/PE_MUL[12].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#30 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY1[1].PE_Ch1/PE_MUL[13].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#31 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY1[1].PE_Ch1/PE_MUL[14].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#32 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY1[1].PE_Ch1/PE_MUL[15].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#33 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY1[1].PE_Ch1/PE_MUL[16].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#34 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY1[1].PE_Ch1/PE_MUL[17].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#35 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY1[1].PE_Ch1/PE_MUL[18].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#36 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY1[1].PE_Ch1/PE_MUL[19].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#37 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY1[1].PE_Ch1/PE_MUL[1].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#38 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY1[1].PE_Ch1/PE_MUL[20].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#39 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY1[1].PE_Ch1/PE_MUL[21].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#40 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY1[1].PE_Ch1/PE_MUL[22].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#41 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY1[1].PE_Ch1/PE_MUL[23].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#42 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY1[1].PE_Ch1/PE_MUL[24].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#43 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY1[1].PE_Ch1/PE_MUL[2].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#44 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY1[1].PE_Ch1/PE_MUL[3].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#45 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY1[1].PE_Ch1/PE_MUL[4].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#46 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY1[1].PE_Ch1/PE_MUL[5].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#47 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY1[1].PE_Ch1/PE_MUL[6].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#48 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY1[1].PE_Ch1/PE_MUL[7].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#49 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY1[1].PE_Ch1/PE_MUL[8].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#50 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY1[1].PE_Ch1/PE_MUL[9].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#51 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY2[0].PE_Ch2/PE_MUL[0].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#52 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY2[0].PE_Ch2/PE_MUL[10].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#53 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY2[0].PE_Ch2/PE_MUL[11].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#54 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY2[0].PE_Ch2/PE_MUL[12].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#55 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY2[0].PE_Ch2/PE_MUL[13].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#56 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY2[0].PE_Ch2/PE_MUL[14].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#57 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY2[0].PE_Ch2/PE_MUL[15].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#58 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY2[0].PE_Ch2/PE_MUL[16].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#59 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY2[0].PE_Ch2/PE_MUL[17].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#60 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY2[0].PE_Ch2/PE_MUL[18].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#61 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY2[0].PE_Ch2/PE_MUL[19].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#62 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY2[0].PE_Ch2/PE_MUL[1].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#63 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY2[0].PE_Ch2/PE_MUL[20].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#64 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY2[0].PE_Ch2/PE_MUL[21].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#65 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY2[0].PE_Ch2/PE_MUL[22].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#66 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY2[0].PE_Ch2/PE_MUL[23].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#67 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY2[0].PE_Ch2/PE_MUL[24].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#68 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY2[0].PE_Ch2/PE_MUL[2].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#69 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY2[0].PE_Ch2/PE_MUL[3].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#70 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY2[0].PE_Ch2/PE_MUL[4].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#71 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY2[0].PE_Ch2/PE_MUL[5].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#72 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY2[0].PE_Ch2/PE_MUL[6].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#73 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY2[0].PE_Ch2/PE_MUL[7].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#74 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY2[0].PE_Ch2/PE_MUL[8].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#75 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY2[0].PE_Ch2/PE_MUL[9].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#76 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY2[1].PE_Ch2/PE_MUL[0].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#77 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY2[1].PE_Ch2/PE_MUL[10].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#78 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY2[1].PE_Ch2/PE_MUL[11].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#79 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY2[1].PE_Ch2/PE_MUL[12].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#80 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY2[1].PE_Ch2/PE_MUL[13].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#81 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY2[1].PE_Ch2/PE_MUL[14].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#82 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY2[1].PE_Ch2/PE_MUL[15].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#83 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY2[1].PE_Ch2/PE_MUL[16].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#84 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY2[1].PE_Ch2/PE_MUL[17].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#85 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY2[1].PE_Ch2/PE_MUL[18].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#86 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY2[1].PE_Ch2/PE_MUL[19].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#87 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY2[1].PE_Ch2/PE_MUL[1].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#88 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY2[1].PE_Ch2/PE_MUL[20].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#89 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY2[1].PE_Ch2/PE_MUL[21].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#90 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY2[1].PE_Ch2/PE_MUL[22].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#91 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY2[1].PE_Ch2/PE_MUL[23].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#92 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY2[1].PE_Ch2/PE_MUL[24].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#93 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY2[1].PE_Ch2/PE_MUL[2].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#94 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY2[1].PE_Ch2/PE_MUL[3].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#95 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY2[1].PE_Ch2/PE_MUL[4].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#96 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY2[1].PE_Ch2/PE_MUL[5].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#97 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY2[1].PE_Ch2/PE_MUL[6].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#98 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY2[1].PE_Ch2/PE_MUL[7].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#99 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY2[1].PE_Ch2/PE_MUL[8].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#100 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY2[1].PE_Ch2/PE_MUL[9].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#101 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY3[0].PE_Ch3/PE_MUL[0].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#102 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY3[0].PE_Ch3/PE_MUL[10].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#103 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY3[0].PE_Ch3/PE_MUL[11].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#104 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY3[0].PE_Ch3/PE_MUL[12].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#105 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY3[0].PE_Ch3/PE_MUL[13].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#106 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY3[0].PE_Ch3/PE_MUL[14].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#107 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY3[0].PE_Ch3/PE_MUL[15].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#108 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY3[0].PE_Ch3/PE_MUL[16].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#109 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY3[0].PE_Ch3/PE_MUL[17].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#110 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY3[0].PE_Ch3/PE_MUL[18].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#111 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY3[0].PE_Ch3/PE_MUL[19].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#112 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY3[0].PE_Ch3/PE_MUL[1].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#113 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY3[0].PE_Ch3/PE_MUL[20].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#114 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY3[0].PE_Ch3/PE_MUL[21].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#115 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY3[0].PE_Ch3/PE_MUL[22].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#116 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY3[0].PE_Ch3/PE_MUL[23].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#117 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY3[0].PE_Ch3/PE_MUL[24].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#118 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY3[0].PE_Ch3/PE_MUL[2].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#119 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY3[0].PE_Ch3/PE_MUL[3].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#120 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY3[0].PE_Ch3/PE_MUL[4].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#121 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY3[0].PE_Ch3/PE_MUL[5].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#122 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY3[0].PE_Ch3/PE_MUL[6].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#123 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY3[0].PE_Ch3/PE_MUL[7].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#124 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY3[0].PE_Ch3/PE_MUL[8].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#125 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY3[0].PE_Ch3/PE_MUL[9].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#126 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY3[1].PE_Ch3/PE_MUL[0].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#127 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY3[1].PE_Ch3/PE_MUL[10].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#128 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY3[1].PE_Ch3/PE_MUL[11].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#129 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY3[1].PE_Ch3/PE_MUL[12].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#130 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY3[1].PE_Ch3/PE_MUL[13].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#131 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY3[1].PE_Ch3/PE_MUL[14].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#132 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY3[1].PE_Ch3/PE_MUL[15].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#133 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY3[1].PE_Ch3/PE_MUL[16].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#134 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY3[1].PE_Ch3/PE_MUL[17].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#135 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY3[1].PE_Ch3/PE_MUL[18].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#136 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY3[1].PE_Ch3/PE_MUL[19].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#137 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY3[1].PE_Ch3/PE_MUL[1].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#138 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY3[1].PE_Ch3/PE_MUL[20].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#139 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY3[1].PE_Ch3/PE_MUL[21].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#140 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY3[1].PE_Ch3/PE_MUL[22].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#141 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY3[1].PE_Ch3/PE_MUL[23].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#142 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY3[1].PE_Ch3/PE_MUL[24].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#143 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY3[1].PE_Ch3/PE_MUL[2].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#144 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY3[1].PE_Ch3/PE_MUL[3].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#145 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY3[1].PE_Ch3/PE_MUL[4].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#146 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY3[1].PE_Ch3/PE_MUL[5].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#147 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY3[1].PE_Ch3/PE_MUL[6].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#148 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY3[1].PE_Ch3/PE_MUL[7].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#149 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY3[1].PE_Ch3/PE_MUL[8].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#150 Warning
DSP input not registered  
DSP instance cnn_core/PE_Array/PE_ARRAY3[1].PE_Ch3/PE_MUL[9].MUL/result_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on rst_n relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on start_i relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on done_intr_o relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on done_led_o relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on y_buf_en relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on y_buf_wr_en relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch cnn_core/FC_Ctrl/FSM_onehot_next_state_reg[0] cannot be properly analyzed as its control pin cnn_core/FC_Ctrl/FSM_onehot_next_state_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch cnn_core/FC_Ctrl/FSM_onehot_next_state_reg[1] cannot be properly analyzed as its control pin cnn_core/FC_Ctrl/FSM_onehot_next_state_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch cnn_core/FC_Ctrl/FSM_onehot_next_state_reg[2] cannot be properly analyzed as its control pin cnn_core/FC_Ctrl/FSM_onehot_next_state_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch cnn_core/FC_Ctrl/FSM_onehot_next_state_reg[3] cannot be properly analyzed as its control pin cnn_core/FC_Ctrl/FSM_onehot_next_state_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch cnn_core/FC_Ctrl/FSM_onehot_next_state_reg[4] cannot be properly analyzed as its control pin cnn_core/FC_Ctrl/FSM_onehot_next_state_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch cnn_core/FC_Ctrl/FSM_onehot_next_state_reg[5] cannot be properly analyzed as its control pin cnn_core/FC_Ctrl/FSM_onehot_next_state_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch cnn_core/FC_Ctrl/FSM_onehot_next_state_reg[6] cannot be properly analyzed as its control pin cnn_core/FC_Ctrl/FSM_onehot_next_state_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch cnn_core/FC_Ctrl/FSM_onehot_next_state_reg[7] cannot be properly analyzed as its control pin cnn_core/FC_Ctrl/FSM_onehot_next_state_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch cnn_core/global_ctrl/Conv_Layer_reg[0] cannot be properly analyzed as its control pin cnn_core/global_ctrl/Conv_Layer_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch cnn_core/global_ctrl/Conv_Layer_reg[1] cannot be properly analyzed as its control pin cnn_core/global_ctrl/Conv_Layer_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch cnn_core/global_ctrl/Conv_Layer_reg[2] cannot be properly analyzed as its control pin cnn_core/global_ctrl/Conv_Layer_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch cnn_core/global_ctrl/IMG_BASE_reg[10] cannot be properly analyzed as its control pin cnn_core/global_ctrl/IMG_BASE_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch cnn_core/global_ctrl/IMG_BASE_reg[11] cannot be properly analyzed as its control pin cnn_core/global_ctrl/IMG_BASE_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch cnn_core/global_ctrl/IMG_BASE_reg[12] cannot be properly analyzed as its control pin cnn_core/global_ctrl/IMG_BASE_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch cnn_core/global_ctrl/IMG_BASE_reg[3] cannot be properly analyzed as its control pin cnn_core/global_ctrl/IMG_BASE_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch cnn_core/global_ctrl/IMG_BASE_reg[4] cannot be properly analyzed as its control pin cnn_core/global_ctrl/IMG_BASE_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch cnn_core/global_ctrl/IMG_BASE_reg[5] cannot be properly analyzed as its control pin cnn_core/global_ctrl/IMG_BASE_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch cnn_core/global_ctrl/IMG_BASE_reg[6] cannot be properly analyzed as its control pin cnn_core/global_ctrl/IMG_BASE_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch cnn_core/global_ctrl/IMG_BASE_reg[7] cannot be properly analyzed as its control pin cnn_core/global_ctrl/IMG_BASE_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch cnn_core/global_ctrl/IMG_BASE_reg[8] cannot be properly analyzed as its control pin cnn_core/global_ctrl/IMG_BASE_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch cnn_core/global_ctrl/IMG_BASE_reg[9] cannot be properly analyzed as its control pin cnn_core/global_ctrl/IMG_BASE_reg[9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch cnn_core/global_ctrl/IMG_CNT_reg[0] cannot be properly analyzed as its control pin cnn_core/global_ctrl/IMG_CNT_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch cnn_core/global_ctrl/IMG_CNT_reg[1] cannot be properly analyzed as its control pin cnn_core/global_ctrl/IMG_CNT_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch cnn_core/global_ctrl/IMG_CNT_reg[2] cannot be properly analyzed as its control pin cnn_core/global_ctrl/IMG_CNT_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch cnn_core/global_ctrl/IMG_CNT_reg[3] cannot be properly analyzed as its control pin cnn_core/global_ctrl/IMG_CNT_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch cnn_core/global_ctrl/IMG_CNT_reg[4] cannot be properly analyzed as its control pin cnn_core/global_ctrl/IMG_CNT_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch cnn_core/global_ctrl/Weight_base_reg[0] cannot be properly analyzed as its control pin cnn_core/global_ctrl/Weight_base_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch cnn_core/global_ctrl/Weight_base_reg[1] cannot be properly analyzed as its control pin cnn_core/global_ctrl/Weight_base_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#29 Warning
Non-clocked latch  
The latch cnn_core/global_ctrl/Weight_base_reg[2] cannot be properly analyzed as its control pin cnn_core/global_ctrl/Weight_base_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#30 Warning
Non-clocked latch  
The latch cnn_core/global_ctrl/Weight_base_reg[3] cannot be properly analyzed as its control pin cnn_core/global_ctrl/Weight_base_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#31 Warning
Non-clocked latch  
The latch cnn_core/global_ctrl/Weight_base_reg[4] cannot be properly analyzed as its control pin cnn_core/global_ctrl/Weight_base_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#32 Warning
Non-clocked latch  
The latch cnn_core/global_ctrl/all_clear_reg cannot be properly analyzed as its control pin cnn_core/global_ctrl/all_clear_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#33 Warning
Non-clocked latch  
The latch cnn_core/global_ctrl/cnt_en_reg cannot be properly analyzed as its control pin cnn_core/global_ctrl/cnt_en_reg/G is not reached by a timing clock
Related violations: <none>


