22:11:18 INFO  : Registering command handlers for SDK TCF services
22:11:19 INFO  : Launching XSCT server: xsct.bat -interactive D:\Lectures\FPGA\Lab03\Program_3\Program_3.sdk\temp_xsdb_launch_script.tcl
22:11:22 INFO  : XSCT server has started successfully.
22:11:22 INFO  : Successfully done setting XSCT server connection channel  
22:11:23 INFO  : Successfully done setting SDK workspace  
22:11:23 INFO  : Processing command line option -hwspec D:/Lectures/FPGA/Lab03/Program_3/Program_3.sdk/design_1_wrapper.hdf.
22:40:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:40:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:40:29 INFO  : 'jtag frequency' command is executed.
22:40:29 INFO  : Sourcing of 'D:/Lectures/FPGA/Lab03/Program_3/Program_3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:40:29 INFO  : Context for 'APU' is selected.
22:40:29 INFO  : Hardware design information is loaded from 'D:/Lectures/FPGA/Lab03/Program_3/Program_3.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:40:29 INFO  : 'configparams force-mem-access 1' command is executed.
22:40:29 INFO  : Context for 'APU' is selected.
22:40:29 INFO  : 'stop' command is executed.
22:40:29 INFO  : 'ps7_init' command is executed.
22:40:29 INFO  : 'ps7_post_config' command is executed.
22:40:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:40:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:40:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:40:31 INFO  : The application 'D:/Lectures/FPGA/Lab03/Program_3/Program_3.sdk/QuickSort/Debug/QuickSort.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:40:31 INFO  : 'configparams force-mem-access 0' command is executed.
22:40:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Lectures/FPGA/Lab03/Program_3/Program_3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Lectures/FPGA/Lab03/Program_3/Program_3.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Lectures/FPGA/Lab03/Program_3/Program_3.sdk/QuickSort/Debug/QuickSort.elf
configparams force-mem-access 0
----------------End of Script----------------

22:40:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:40:31 INFO  : 'con' command is executed.
22:40:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:40:31 INFO  : Disconnected from the channel tcfchan#1.
22:53:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:53:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:53:01 INFO  : 'jtag frequency' command is executed.
22:53:01 INFO  : Sourcing of 'D:/Lectures/FPGA/Lab03/Program_3/Program_3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:53:02 INFO  : Context for 'APU' is selected.
22:53:02 INFO  : Hardware design information is loaded from 'D:/Lectures/FPGA/Lab03/Program_3/Program_3.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:53:02 INFO  : 'configparams force-mem-access 1' command is executed.
22:53:02 INFO  : Context for 'APU' is selected.
22:53:02 INFO  : 'stop' command is executed.
22:53:02 INFO  : 'ps7_init' command is executed.
22:53:02 INFO  : 'ps7_post_config' command is executed.
22:53:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:53:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:53:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:53:03 INFO  : The application 'D:/Lectures/FPGA/Lab03/Program_3/Program_3.sdk/QuickSort/Debug/QuickSort.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:53:03 INFO  : 'configparams force-mem-access 0' command is executed.
22:53:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Lectures/FPGA/Lab03/Program_3/Program_3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Lectures/FPGA/Lab03/Program_3/Program_3.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Lectures/FPGA/Lab03/Program_3/Program_3.sdk/QuickSort/Debug/QuickSort.elf
configparams force-mem-access 0
----------------End of Script----------------

22:53:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:53:03 INFO  : 'con' command is executed.
22:53:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:53:03 INFO  : Disconnected from the channel tcfchan#2.
22:53:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:53:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:53:37 INFO  : 'jtag frequency' command is executed.
22:53:37 INFO  : Sourcing of 'D:/Lectures/FPGA/Lab03/Program_3/Program_3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:53:37 INFO  : Context for 'APU' is selected.
22:53:38 INFO  : Hardware design information is loaded from 'D:/Lectures/FPGA/Lab03/Program_3/Program_3.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:53:38 INFO  : 'configparams force-mem-access 1' command is executed.
22:53:38 INFO  : Context for 'APU' is selected.
22:53:39 INFO  : 'stop' command is executed.
22:53:39 INFO  : 'ps7_init' command is executed.
22:53:39 INFO  : 'ps7_post_config' command is executed.
22:53:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:53:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:53:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:53:39 INFO  : The application 'D:/Lectures/FPGA/Lab03/Program_3/Program_3.sdk/QuickSort/Debug/QuickSort.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:53:39 INFO  : 'configparams force-mem-access 0' command is executed.
22:53:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Lectures/FPGA/Lab03/Program_3/Program_3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Lectures/FPGA/Lab03/Program_3/Program_3.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Lectures/FPGA/Lab03/Program_3/Program_3.sdk/QuickSort/Debug/QuickSort.elf
configparams force-mem-access 0
----------------End of Script----------------

22:53:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:53:39 INFO  : 'con' command is executed.
22:53:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:53:39 INFO  : Disconnected from the channel tcfchan#3.
23:19:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:19:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:19:35 INFO  : 'jtag frequency' command is executed.
23:19:35 INFO  : Sourcing of 'D:/Lectures/FPGA/Lab03/Program_3/Program_3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:19:35 INFO  : Context for 'APU' is selected.
23:19:36 INFO  : Hardware design information is loaded from 'D:/Lectures/FPGA/Lab03/Program_3/Program_3.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:19:36 INFO  : 'configparams force-mem-access 1' command is executed.
23:19:36 INFO  : Context for 'APU' is selected.
23:19:36 INFO  : 'stop' command is executed.
23:19:36 INFO  : 'ps7_init' command is executed.
23:19:36 INFO  : 'ps7_post_config' command is executed.
23:19:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:19:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:19:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:19:37 INFO  : The application 'D:/Lectures/FPGA/Lab03/Program_3/Program_3.sdk/QuickSort/Debug/QuickSort.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:19:37 INFO  : 'configparams force-mem-access 0' command is executed.
23:19:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Lectures/FPGA/Lab03/Program_3/Program_3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Lectures/FPGA/Lab03/Program_3/Program_3.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Lectures/FPGA/Lab03/Program_3/Program_3.sdk/QuickSort/Debug/QuickSort.elf
configparams force-mem-access 0
----------------End of Script----------------

23:19:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:19:37 INFO  : 'con' command is executed.
23:19:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:19:37 INFO  : Disconnected from the channel tcfchan#4.
23:19:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:19:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:19:45 INFO  : 'jtag frequency' command is executed.
23:19:45 INFO  : Sourcing of 'D:/Lectures/FPGA/Lab03/Program_3/Program_3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:19:45 INFO  : Context for 'APU' is selected.
23:19:47 INFO  : Hardware design information is loaded from 'D:/Lectures/FPGA/Lab03/Program_3/Program_3.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:19:47 INFO  : 'configparams force-mem-access 1' command is executed.
23:19:47 INFO  : Context for 'APU' is selected.
23:19:47 INFO  : 'stop' command is executed.
23:19:47 INFO  : 'ps7_init' command is executed.
23:19:47 INFO  : 'ps7_post_config' command is executed.
23:19:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:19:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:19:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:19:48 INFO  : The application 'D:/Lectures/FPGA/Lab03/Program_3/Program_3.sdk/QuickSort/Debug/QuickSort.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:19:48 INFO  : 'configparams force-mem-access 0' command is executed.
23:19:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Lectures/FPGA/Lab03/Program_3/Program_3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Lectures/FPGA/Lab03/Program_3/Program_3.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Lectures/FPGA/Lab03/Program_3/Program_3.sdk/QuickSort/Debug/QuickSort.elf
configparams force-mem-access 0
----------------End of Script----------------

23:19:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:19:48 INFO  : 'con' command is executed.
23:19:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:19:48 INFO  : Disconnected from the channel tcfchan#5.
23:19:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:19:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:19:56 INFO  : 'jtag frequency' command is executed.
23:19:56 INFO  : Sourcing of 'D:/Lectures/FPGA/Lab03/Program_3/Program_3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:19:56 INFO  : Context for 'APU' is selected.
23:19:57 INFO  : Hardware design information is loaded from 'D:/Lectures/FPGA/Lab03/Program_3/Program_3.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:19:57 INFO  : 'configparams force-mem-access 1' command is executed.
23:19:57 INFO  : Context for 'APU' is selected.
23:19:58 INFO  : 'stop' command is executed.
23:19:58 INFO  : 'ps7_init' command is executed.
23:19:58 INFO  : 'ps7_post_config' command is executed.
23:19:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:19:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:19:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:19:58 INFO  : The application 'D:/Lectures/FPGA/Lab03/Program_3/Program_3.sdk/QuickSort/Debug/QuickSort.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:19:58 INFO  : 'configparams force-mem-access 0' command is executed.
23:19:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Lectures/FPGA/Lab03/Program_3/Program_3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Lectures/FPGA/Lab03/Program_3/Program_3.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Lectures/FPGA/Lab03/Program_3/Program_3.sdk/QuickSort/Debug/QuickSort.elf
configparams force-mem-access 0
----------------End of Script----------------

23:19:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:19:58 INFO  : 'con' command is executed.
23:19:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:19:58 INFO  : Disconnected from the channel tcfchan#6.
23:20:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:20:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:20:19 INFO  : 'jtag frequency' command is executed.
23:20:19 INFO  : Sourcing of 'D:/Lectures/FPGA/Lab03/Program_3/Program_3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:20:19 INFO  : Context for 'APU' is selected.
23:20:20 INFO  : Hardware design information is loaded from 'D:/Lectures/FPGA/Lab03/Program_3/Program_3.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:20:20 INFO  : 'configparams force-mem-access 1' command is executed.
23:20:20 INFO  : Context for 'APU' is selected.
23:20:20 INFO  : 'stop' command is executed.
23:20:21 INFO  : 'ps7_init' command is executed.
23:20:21 INFO  : 'ps7_post_config' command is executed.
23:20:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:20:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:20:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:20:21 INFO  : The application 'D:/Lectures/FPGA/Lab03/Program_3/Program_3.sdk/QuickSort/Debug/QuickSort.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:20:21 INFO  : 'configparams force-mem-access 0' command is executed.
23:20:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Lectures/FPGA/Lab03/Program_3/Program_3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Lectures/FPGA/Lab03/Program_3/Program_3.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Lectures/FPGA/Lab03/Program_3/Program_3.sdk/QuickSort/Debug/QuickSort.elf
configparams force-mem-access 0
----------------End of Script----------------

23:20:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:20:21 INFO  : 'con' command is executed.
23:20:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:20:21 INFO  : Disconnected from the channel tcfchan#7.
23:21:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:21:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:21:26 INFO  : 'jtag frequency' command is executed.
23:21:26 INFO  : Sourcing of 'D:/Lectures/FPGA/Lab03/Program_3/Program_3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:21:26 INFO  : Context for 'APU' is selected.
23:21:27 INFO  : Hardware design information is loaded from 'D:/Lectures/FPGA/Lab03/Program_3/Program_3.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:21:27 INFO  : 'configparams force-mem-access 1' command is executed.
23:21:27 INFO  : Context for 'APU' is selected.
23:21:27 INFO  : 'stop' command is executed.
23:21:27 INFO  : 'ps7_init' command is executed.
23:21:27 INFO  : 'ps7_post_config' command is executed.
23:21:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:21:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:21:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:21:28 INFO  : The application 'D:/Lectures/FPGA/Lab03/Program_3/Program_3.sdk/QuickSort/Debug/QuickSort.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:21:28 INFO  : 'configparams force-mem-access 0' command is executed.
23:21:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Lectures/FPGA/Lab03/Program_3/Program_3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Lectures/FPGA/Lab03/Program_3/Program_3.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Lectures/FPGA/Lab03/Program_3/Program_3.sdk/QuickSort/Debug/QuickSort.elf
configparams force-mem-access 0
----------------End of Script----------------

23:21:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:21:28 INFO  : 'con' command is executed.
23:21:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:21:28 INFO  : Disconnected from the channel tcfchan#8.
23:22:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:22:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:22:38 INFO  : 'jtag frequency' command is executed.
23:22:38 INFO  : Sourcing of 'D:/Lectures/FPGA/Lab03/Program_3/Program_3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:22:38 INFO  : Context for 'APU' is selected.
23:22:39 INFO  : Hardware design information is loaded from 'D:/Lectures/FPGA/Lab03/Program_3/Program_3.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:22:39 INFO  : 'configparams force-mem-access 1' command is executed.
23:22:39 INFO  : Context for 'APU' is selected.
23:22:39 INFO  : 'stop' command is executed.
23:22:39 INFO  : 'ps7_init' command is executed.
23:22:39 INFO  : 'ps7_post_config' command is executed.
23:22:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:22:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:22:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:22:40 INFO  : The application 'D:/Lectures/FPGA/Lab03/Program_3/Program_3.sdk/QuickSort/Debug/QuickSort.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:22:40 INFO  : 'configparams force-mem-access 0' command is executed.
23:22:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Lectures/FPGA/Lab03/Program_3/Program_3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Lectures/FPGA/Lab03/Program_3/Program_3.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Lectures/FPGA/Lab03/Program_3/Program_3.sdk/QuickSort/Debug/QuickSort.elf
configparams force-mem-access 0
----------------End of Script----------------

23:22:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:22:40 INFO  : 'con' command is executed.
23:22:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:22:40 INFO  : Disconnected from the channel tcfchan#9.
23:26:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:26:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:26:01 INFO  : 'jtag frequency' command is executed.
23:26:01 INFO  : Sourcing of 'D:/Lectures/FPGA/Lab03/Program_3/Program_3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:26:01 INFO  : Context for 'APU' is selected.
23:26:02 INFO  : Hardware design information is loaded from 'D:/Lectures/FPGA/Lab03/Program_3/Program_3.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:26:02 INFO  : 'configparams force-mem-access 1' command is executed.
23:26:02 INFO  : Context for 'APU' is selected.
23:26:02 INFO  : 'stop' command is executed.
23:26:02 INFO  : 'ps7_init' command is executed.
23:26:02 INFO  : 'ps7_post_config' command is executed.
23:26:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:26:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:26:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:26:03 INFO  : The application 'D:/Lectures/FPGA/Lab03/Program_3/Program_3.sdk/QuickSort/Debug/QuickSort.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:26:03 INFO  : 'configparams force-mem-access 0' command is executed.
23:26:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Lectures/FPGA/Lab03/Program_3/Program_3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Lectures/FPGA/Lab03/Program_3/Program_3.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Lectures/FPGA/Lab03/Program_3/Program_3.sdk/QuickSort/Debug/QuickSort.elf
configparams force-mem-access 0
----------------End of Script----------------

23:26:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:26:03 INFO  : 'con' command is executed.
23:26:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:26:03 INFO  : Disconnected from the channel tcfchan#10.
23:27:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:27:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:27:37 INFO  : 'jtag frequency' command is executed.
23:27:37 INFO  : Sourcing of 'D:/Lectures/FPGA/Lab03/Program_3/Program_3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:27:37 INFO  : Context for 'APU' is selected.
23:27:39 INFO  : Hardware design information is loaded from 'D:/Lectures/FPGA/Lab03/Program_3/Program_3.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:27:39 INFO  : 'configparams force-mem-access 1' command is executed.
23:27:39 INFO  : Context for 'APU' is selected.
23:27:39 INFO  : 'stop' command is executed.
23:27:39 INFO  : 'ps7_init' command is executed.
23:27:39 INFO  : 'ps7_post_config' command is executed.
23:27:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:27:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:27:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:27:40 INFO  : The application 'D:/Lectures/FPGA/Lab03/Program_3/Program_3.sdk/QuickSort/Debug/QuickSort.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:27:40 INFO  : 'configparams force-mem-access 0' command is executed.
23:27:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Lectures/FPGA/Lab03/Program_3/Program_3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Lectures/FPGA/Lab03/Program_3/Program_3.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Lectures/FPGA/Lab03/Program_3/Program_3.sdk/QuickSort/Debug/QuickSort.elf
configparams force-mem-access 0
----------------End of Script----------------

23:27:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:27:40 INFO  : 'con' command is executed.
23:27:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:27:40 INFO  : Disconnected from the channel tcfchan#11.
23:30:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:30:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:30:01 INFO  : 'jtag frequency' command is executed.
23:30:01 INFO  : Sourcing of 'D:/Lectures/FPGA/Lab03/Program_3/Program_3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:30:01 INFO  : Context for 'APU' is selected.
23:30:02 INFO  : Hardware design information is loaded from 'D:/Lectures/FPGA/Lab03/Program_3/Program_3.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:30:02 INFO  : 'configparams force-mem-access 1' command is executed.
23:30:02 INFO  : Context for 'APU' is selected.
23:30:02 INFO  : 'stop' command is executed.
23:30:02 INFO  : 'ps7_init' command is executed.
23:30:02 INFO  : 'ps7_post_config' command is executed.
23:30:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:30:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:30:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:30:03 INFO  : The application 'D:/Lectures/FPGA/Lab03/Program_3/Program_3.sdk/QuickSort/Debug/QuickSort.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:30:03 INFO  : 'configparams force-mem-access 0' command is executed.
23:30:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Lectures/FPGA/Lab03/Program_3/Program_3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Lectures/FPGA/Lab03/Program_3/Program_3.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Lectures/FPGA/Lab03/Program_3/Program_3.sdk/QuickSort/Debug/QuickSort.elf
configparams force-mem-access 0
----------------End of Script----------------

23:30:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:30:03 INFO  : 'con' command is executed.
23:30:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:30:03 INFO  : Disconnected from the channel tcfchan#12.
23:33:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:33:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:33:47 INFO  : 'jtag frequency' command is executed.
23:33:47 INFO  : Sourcing of 'D:/Lectures/FPGA/Lab03/Program_3/Program_3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:33:47 INFO  : Context for 'APU' is selected.
23:33:48 INFO  : Hardware design information is loaded from 'D:/Lectures/FPGA/Lab03/Program_3/Program_3.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:33:48 INFO  : 'configparams force-mem-access 1' command is executed.
23:33:48 INFO  : Context for 'APU' is selected.
23:33:48 INFO  : 'stop' command is executed.
23:33:49 INFO  : 'ps7_init' command is executed.
23:33:49 INFO  : 'ps7_post_config' command is executed.
23:33:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:33:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:33:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:33:49 INFO  : The application 'D:/Lectures/FPGA/Lab03/Program_3/Program_3.sdk/QuickSort/Debug/QuickSort.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:33:49 INFO  : 'configparams force-mem-access 0' command is executed.
23:33:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Lectures/FPGA/Lab03/Program_3/Program_3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Lectures/FPGA/Lab03/Program_3/Program_3.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Lectures/FPGA/Lab03/Program_3/Program_3.sdk/QuickSort/Debug/QuickSort.elf
configparams force-mem-access 0
----------------End of Script----------------

23:33:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:33:49 INFO  : 'con' command is executed.
23:33:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:33:49 INFO  : Disconnected from the channel tcfchan#13.
23:34:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:34:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:34:34 INFO  : 'jtag frequency' command is executed.
23:34:34 INFO  : Sourcing of 'D:/Lectures/FPGA/Lab03/Program_3/Program_3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:34:34 INFO  : Context for 'APU' is selected.
23:34:35 INFO  : Hardware design information is loaded from 'D:/Lectures/FPGA/Lab03/Program_3/Program_3.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:34:35 INFO  : 'configparams force-mem-access 1' command is executed.
23:34:35 INFO  : Context for 'APU' is selected.
23:34:35 INFO  : 'stop' command is executed.
23:34:36 INFO  : 'ps7_init' command is executed.
23:34:36 INFO  : 'ps7_post_config' command is executed.
23:34:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:34:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:34:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:34:36 INFO  : The application 'D:/Lectures/FPGA/Lab03/Program_3/Program_3.sdk/QuickSort/Debug/QuickSort.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:34:36 INFO  : 'configparams force-mem-access 0' command is executed.
23:34:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Lectures/FPGA/Lab03/Program_3/Program_3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Lectures/FPGA/Lab03/Program_3/Program_3.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Lectures/FPGA/Lab03/Program_3/Program_3.sdk/QuickSort/Debug/QuickSort.elf
configparams force-mem-access 0
----------------End of Script----------------

23:34:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:34:36 INFO  : 'con' command is executed.
23:34:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:34:36 INFO  : Disconnected from the channel tcfchan#14.
23:35:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:35:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:35:15 INFO  : 'jtag frequency' command is executed.
23:35:15 INFO  : Sourcing of 'D:/Lectures/FPGA/Lab03/Program_3/Program_3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:35:15 INFO  : Context for 'APU' is selected.
23:35:16 INFO  : Hardware design information is loaded from 'D:/Lectures/FPGA/Lab03/Program_3/Program_3.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:35:16 INFO  : 'configparams force-mem-access 1' command is executed.
23:35:16 INFO  : Context for 'APU' is selected.
23:35:16 INFO  : 'stop' command is executed.
23:35:16 INFO  : 'ps7_init' command is executed.
23:35:16 INFO  : 'ps7_post_config' command is executed.
23:35:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:35:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:35:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:35:17 INFO  : The application 'D:/Lectures/FPGA/Lab03/Program_3/Program_3.sdk/QuickSort/Debug/QuickSort.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:35:17 INFO  : 'configparams force-mem-access 0' command is executed.
23:35:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Lectures/FPGA/Lab03/Program_3/Program_3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Lectures/FPGA/Lab03/Program_3/Program_3.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Lectures/FPGA/Lab03/Program_3/Program_3.sdk/QuickSort/Debug/QuickSort.elf
configparams force-mem-access 0
----------------End of Script----------------

23:35:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:35:17 INFO  : 'con' command is executed.
23:35:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:35:17 INFO  : Disconnected from the channel tcfchan#15.
23:35:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:35:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:35:30 INFO  : 'jtag frequency' command is executed.
23:35:30 INFO  : Sourcing of 'D:/Lectures/FPGA/Lab03/Program_3/Program_3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:35:30 INFO  : Context for 'APU' is selected.
23:35:31 INFO  : Hardware design information is loaded from 'D:/Lectures/FPGA/Lab03/Program_3/Program_3.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:35:31 INFO  : 'configparams force-mem-access 1' command is executed.
23:35:31 INFO  : Context for 'APU' is selected.
23:35:31 INFO  : 'stop' command is executed.
23:35:32 INFO  : 'ps7_init' command is executed.
23:35:32 INFO  : 'ps7_post_config' command is executed.
23:35:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:35:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:35:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:35:32 INFO  : The application 'D:/Lectures/FPGA/Lab03/Program_3/Program_3.sdk/QuickSort/Debug/QuickSort.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:35:32 INFO  : 'configparams force-mem-access 0' command is executed.
23:35:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Lectures/FPGA/Lab03/Program_3/Program_3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Lectures/FPGA/Lab03/Program_3/Program_3.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Lectures/FPGA/Lab03/Program_3/Program_3.sdk/QuickSort/Debug/QuickSort.elf
configparams force-mem-access 0
----------------End of Script----------------

23:35:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:35:32 INFO  : 'con' command is executed.
23:35:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:35:32 INFO  : Disconnected from the channel tcfchan#16.
23:35:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:35:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:35:53 INFO  : 'jtag frequency' command is executed.
23:35:53 INFO  : Sourcing of 'D:/Lectures/FPGA/Lab03/Program_3/Program_3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:35:53 INFO  : Context for 'APU' is selected.
23:35:55 INFO  : Hardware design information is loaded from 'D:/Lectures/FPGA/Lab03/Program_3/Program_3.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:35:55 INFO  : 'configparams force-mem-access 1' command is executed.
23:35:55 INFO  : Context for 'APU' is selected.
23:35:55 INFO  : 'stop' command is executed.
23:35:55 INFO  : 'ps7_init' command is executed.
23:35:55 INFO  : 'ps7_post_config' command is executed.
23:35:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:35:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:35:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:35:56 INFO  : The application 'D:/Lectures/FPGA/Lab03/Program_3/Program_3.sdk/QuickSort/Debug/QuickSort.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:35:56 INFO  : 'configparams force-mem-access 0' command is executed.
23:35:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Lectures/FPGA/Lab03/Program_3/Program_3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Lectures/FPGA/Lab03/Program_3/Program_3.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Lectures/FPGA/Lab03/Program_3/Program_3.sdk/QuickSort/Debug/QuickSort.elf
configparams force-mem-access 0
----------------End of Script----------------

23:35:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:35:56 INFO  : 'con' command is executed.
23:35:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:35:56 INFO  : Disconnected from the channel tcfchan#17.
