[{"DBLP title": "Fidelity metrics for estimation models.", "DBLP authors": ["Haris Javaid", "Aleksandar Ignjatovic", "Sri Parameswaran"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5653959", "OA papers": [{"PaperId": "https://openalex.org/W3145537777", "PaperTitle": "Fidelity metrics for estimation models", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {}, "Authors": ["Javaid", "Ignjatovic", "Parameswaran"]}]}, {"DBLP title": "Fast performance evaluation of fixed-point systems with un-smooth operators.", "DBLP authors": ["Karthick Parashar", "Daniel M\u00e9nard", "Romuald Rocher", "Olivier Sentieys", "David Novo", "Francky Catthoor"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5654064", "OA papers": [{"PaperId": "https://openalex.org/W3149538382", "PaperTitle": "Fast performance evaluation of fixed-point systems with un-smooth operators", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Parashar", "Menard", "Rocher", "Sentieys", "Novo", "Catthoor"]}]}, {"DBLP title": "Variation-aware layout-driven scheduling for performance yield optimization.", "DBLP authors": ["Gregory Lucas", "Deming Chen"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5654344", "OA papers": [{"PaperId": "https://openalex.org/W4230512174", "PaperTitle": "Variation-aware layout-driven scheduling for performance yield optimization", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Gregory M. Lucas", "Deming Chen"]}]}, {"DBLP title": "Analysis and optimization of SRAM robustness for double patterning lithography.", "DBLP authors": ["Vivek Joshi", "Kanak Agarwal", "David T. Blaauw", "Dennis Sylvester"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5654105", "OA papers": [{"PaperId": "https://openalex.org/W3152439229", "PaperTitle": "Analysis and optimization of SRAM robustness for double patterning lithography", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Michigan\u2013Ann Arbor": 3.0, "IBM Research - Austin": 1.0}, "Authors": ["Joshi", "Agarwal", "Blaauw", "Sylvester"]}]}, {"DBLP title": "WISDOM: Wire spreading enhanced decomposition of masks in Double Patterning Lithography.", "DBLP authors": ["Kun Yuan", "David Z. Pan"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5654070", "OA papers": [{"PaperId": "https://openalex.org/W4238726164", "PaperTitle": "WISDOM: Wire spreading enhanced decomposition of masks in Double Patterning Lithography", "Year": 2010, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {}, "Authors": ["Kun Yuan", "David Z. Pan"]}]}, {"DBLP title": "Maximum-information storage system: Concept, implementation and application.", "DBLP authors": ["Xin Li"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5653971", "OA papers": [{"PaperId": "https://openalex.org/W4251091432", "PaperTitle": "Maximum-information storage system: Concept, implementation and application", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Xin Li"]}]}, {"DBLP title": "Multi-Wafer Virtual Probe: Minimum-cost variation characterization by exploring wafer-to-wafer correlation.", "DBLP authors": ["Wangyang Zhang", "Xin Li", "Emrah Acar", "Frank Liu", "Rob A. Rutenbar"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5654349", "OA papers": [{"PaperId": "https://openalex.org/W4255991306", "PaperTitle": "Multi-Wafer Virtual Probe: Minimum-cost variation characterization by exploring wafer-to-wafer correlation", "Year": 2010, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Carnegie Mellon University": 2.0, "IBM Research - Austin": 1.0, "University of Illinois Urbana-Champaign": 1.0}, "Authors": ["Wangyang Zhang", "Xin Li", "Emrah Acar", "Frank Liu", "Rob A. Rutenbar"]}]}, {"DBLP title": "On behavioral model equivalence checking for large analog/mixed signal systems.", "DBLP authors": ["Amandeep Singh", "Peng Li"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5651402", "OA papers": [{"PaperId": "https://openalex.org/W4242900738", "PaperTitle": "On behavioral model equivalence checking for large analog/mixed signal systems", "Year": 2010, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Texas A&M University": 1.0}, "Authors": ["Amandeep Singh", "Peng Li"]}]}, {"DBLP title": "An algorithm for exploiting modeling error statistics to enable robust analog optimization.", "DBLP authors": ["Ashish Kumar Singh", "Mario Lok", "Kareem Ragab", "Constantine Caramanis", "Michael Orshansky"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5654325", "OA papers": [{"PaperId": "https://openalex.org/W3145731363", "PaperTitle": "An algorithm for exploiting modeling error statistics to enable robust analog optimization", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Singh", "Lok", "Ragab", "Caramanis", "Orshansky"]}]}, {"DBLP title": "A simple implementation of determinant decision diagram.", "DBLP authors": ["Guoyong Shi"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5654333", "OA papers": [{"PaperId": "https://openalex.org/W4248662816", "PaperTitle": "A simple implementation of determinant decision diagram", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Shanghai Jiao Tong University": 1.0}, "Authors": ["Guoyong Shi"]}]}, {"DBLP title": "Aging analysis at gate and macro cell level.", "DBLP authors": ["Dominik Lorenz", "Martin Barke", "Ulf Schlichtmann"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5654309", "OA papers": [{"PaperId": "https://openalex.org/W3145030156", "PaperTitle": "Aging analysis at gate and macro cell level", "Year": 2010, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"Technical University of Munich": 3.0}, "Authors": ["Dominik Lorenz", "Martin Barke", "Ulf Schlichtmann"]}]}, {"DBLP title": "Resilient microprocessor design for improving performance and energy efficiency.", "DBLP authors": ["Keith A. Bowman", "James W. Tschanz"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5654317", "OA papers": [{"PaperId": "https://openalex.org/W3139751470", "PaperTitle": "Resilient microprocessor design for improving performance and energy efficiency", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Bowman", "Tschanz"]}]}, {"DBLP title": "Process variation aware performance modeling and dynamic power management for multi-core systems.", "DBLP authors": ["Siddharth Garg", "Diana Marculescu", "Sebastian Herbert"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5654293", "OA papers": [{"PaperId": "https://openalex.org/W3143038876", "PaperTitle": "Process variation aware performance modeling and dynamic power management for multi-core systems", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Garg", "Marculescu", "Herbert"]}]}, {"DBLP title": "Design-aware mask inspection.", "DBLP authors": ["Abde Ali Kagalwalla", "Puneet Gupta", "Christopher J. Progler", "Steve McDonald"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5654304", "OA papers": [{"PaperId": "https://openalex.org/W3144893046", "PaperTitle": "Design-aware mask inspection", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Kagalwalla", "Gupta", "Progler", "McDONALD"]}]}, {"DBLP title": "SMATO: Simultaneous mask and target optimization for improving lithographic process window.", "DBLP authors": ["Shayak Banerjee", "Kanak B. Agarwal", "Michael Orshansky"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5654341", "OA papers": [{"PaperId": "https://openalex.org/W3143665566", "PaperTitle": "SMATO: Simultaneous mask and target optimization for improving lithographic process window", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {}, "Authors": ["Banerjee", "Agarwal", "Orshansky"]}]}, {"DBLP title": "Template-mask design methodology for double patterning technology.", "DBLP authors": ["Chin-Hsiung Hsu", "Yao-Wen Chang", "Sani R. Nassif"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5654288", "OA papers": [{"PaperId": "https://openalex.org/W4253112696", "PaperTitle": "Template-mask design methodology for double patterning technology", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Chiun Hsu", "Yao-Wen Chang", "Sani R. Nassif"]}]}, {"DBLP title": "Fast and lossless graph division method for layout decomposition using SPQR-tree.", "DBLP authors": ["Wai-Shing Luk", "Huiping Huang"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5654108", "OA papers": [{"PaperId": "https://openalex.org/W4255985149", "PaperTitle": "Fast and lossless graph division method for layout decomposition using SPQR-tree", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}, "Authors": ["Wai-Shing Luk", "Huiping Huang"]}]}, {"DBLP title": "Design dependent process monitoring for back-end manufacturing cost reduction.", "DBLP authors": ["Tuck-Boon Chan", "Aashish Pant", "Lerong Cheng", "Puneet Gupta"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5654280", "OA papers": [{"PaperId": "https://openalex.org/W4233391220", "PaperTitle": "Design dependent process monitoring for back-end manufacturing cost reduction", "Year": 2010, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {}, "Authors": ["Tuck-Boon Chan", "Aashish Raj Pant", "Lerong Cheng", "Puneet Gupta"]}]}, {"DBLP title": "SETS: Stochastic execution time scheduling for multicore systems by joint state space and Monte Carlo.", "DBLP authors": ["Nabeel Iqbal", "J\u00f6rg Henkel"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5654114", "OA papers": [{"PaperId": "https://openalex.org/W3151327353", "PaperTitle": "SETS: Stochastic execution time scheduling for multicore systems by joint state space and Monte Carlo", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Iqbal"]}]}, {"DBLP title": "Combining optimistic and pessimistic DVS scheduling: An adaptive scheme and analysis.", "DBLP authors": ["Simon Perathoner", "Kai Lampka", "Nikolay Stoimenov", "Lothar Thiele", "Jian-Jia Chen"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5654109", "OA papers": [{"PaperId": "https://openalex.org/W4242714820", "PaperTitle": "Combining optimistic and pessimistic DVS scheduling: An adaptive scheme and analysis", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Gabriele Centi", "Kai Lampka", "Nikolay Stoimenov", "Lothar Thiele", "Chen J.-J."]}]}, {"DBLP title": "Unified theory of real-time task scheduling and dynamic voltage/frequency Scaling on MPSoCs.", "DBLP authors": ["Hessam Kooti", "Eli Bozorgzadeh"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5654119", "OA papers": [{"PaperId": "https://openalex.org/W3146219287", "PaperTitle": "Unified theory of real-time task scheduling and dynamic voltage/frequency Scaling on MPSoCs", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of California, Irvine": 2.0}, "Authors": ["Kooti", "Bozorgzadeh"]}]}, {"DBLP title": "In-place decomposition for robustness in FPGA.", "DBLP authors": ["Ju-Yueh Lee", "Zhe Feng", "Lei He"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5654113", "OA papers": [{"PaperId": "https://openalex.org/W4240833370", "PaperTitle": "In-place decomposition for robustness in FPGA", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Ju-Yueh Lee", "Zhe Chuan Feng", "Lei He"]}]}, {"DBLP title": "MVP: Capture-power reduction with minimum-violations partitioning for delay testing.", "DBLP authors": ["Zhen Chen", "Krishnendu Chakrabarty", "Dong Xiang"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5654124", "OA papers": [{"PaperId": "https://openalex.org/W4253662837", "PaperTitle": "MVP: Capture-power reduction with minimum-violations partitioning for delay testing", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Zhen Chen", "Krishnendu Chakrabarty", "Dong Xiang"]}]}, {"DBLP title": "Testing methods for detecting stuck-open power switches in coarse-grain MTCMOS designs.", "DBLP authors": ["Szu-Pang Mu", "Yi-Ming Wang", "Hao-Yu Yang", "Mango Chia-Tso Chao", "Shi-Hao Chen", "Chih-Mou Tseng", "Tsung-Ying Tsai"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5654118", "OA papers": [{"PaperId": "https://openalex.org/W4235906114", "PaperTitle": "Testing methods for detecting stuck-open power switches in coarse-grain MTCMOS designs", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Szu-Pang Mu", "Yiming Wang", "Haoyu Yang", "Mango C.-T. Chao", "Shihao Chen", "Chih-Mou Tseng", "Tsung-Ying Tsai"]}]}, {"DBLP title": "A scalable quantitative measure of IR-drop effects for scan pattern generation.", "DBLP authors": ["Meng-Fan Wu", "Kun-Han Tsai", "Wu-Tung Cheng", "Hsin-Cheih Pan", "Jiun-Lang Huang", "Augusli Kifli"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5654130", "OA papers": [{"PaperId": "https://openalex.org/W4240435252", "PaperTitle": "A scalable quantitative measure of IR-drop effects for scan pattern generation", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Taiwan University": 3.0, "Mentor Technologies": 2.0, "Faraday Technology (Taiwan)": 1.0}, "Authors": ["Ming C. Wu", "Kun-Han Tsai", "Wu-Tung Cheng", "Howard Pan", "Jiun-Lang Huang", "Augusli Kifli"]}]}, {"DBLP title": "Trace signal selection to enhance timing and logic visibility in post-silicon validation.", "DBLP authors": ["Hamid Shojaei", "Azadeh Davoodi"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5654123", "OA papers": [{"PaperId": "https://openalex.org/W3143010053", "PaperTitle": "Trace signal selection to enhance timing and logic visibility in post-silicon validation", "Year": 2010, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {}, "Authors": ["Shojaei", "mahdi davoodi"]}]}, {"DBLP title": "System-level impact of chip-level failure mechanisms and screens.", "DBLP authors": ["Anne Gattiker"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5654135", "OA papers": [{"PaperId": "https://openalex.org/W3141965330", "PaperTitle": "System-level impact of chip-level failure mechanisms and screens", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Gattiker"]}]}, {"DBLP title": "Cross-layer error resilience for robust systems.", "DBLP authors": ["Larkhoon Leem", "Hyungmin Cho", "Hsiao-Heng Lee", "Young Moon Kim", "Yanjing Li", "Subhasish Mitra"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5654129", "OA papers": [{"PaperId": "https://openalex.org/W4252024481", "PaperTitle": "Cross-layer error resilience for robust systems", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {}, "Authors": ["Larkhoon Leem", "Hyungmin Cho", "Hsiao-Heng Kelin Lee", "Young Ho Kim", "Yanjing Li", "Subhasish Mitra"]}]}, {"DBLP title": "Reliability, thermal, and power modeling and optimization.", "DBLP authors": ["Robert P. Dick"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5654140", "OA papers": [{"PaperId": "https://openalex.org/W3144144648", "PaperTitle": "Reliability, thermal, and power modeling and optimization", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Dick"]}]}, {"DBLP title": "Symbolic system level reliability analysis.", "DBLP authors": ["Michael Gla\u00df", "Martin Lukasiewycz", "Felix Reimann", "Christian Haubelt", "J\u00fcrgen Teich"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5654134", "OA papers": [{"PaperId": "https://openalex.org/W3143279894", "PaperTitle": "Symbolic system level reliability analysis", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Gla\u00df", "Lukasiewycz", "Reimann", "Haubelt", "Teich"]}]}, {"DBLP title": "Hierarchical memory scheduling for multimedia MPSoCs.", "DBLP authors": ["Ye-Jyun Lin", "Chia-Lin Yang", "Tay-Jyi Lin", "Jiao-Wei Huang", "Naehyuck Chang"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5654145", "OA papers": [{"PaperId": "https://openalex.org/W4251879008", "PaperTitle": "Hierarchical memory scheduling for multimedia MPSoCs", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Ye-Jyun Lin", "Chia-Lin Yang", "Tay-Jyi Lin", "Jiao-Wei Huang", "Naehyuck Chang"]}]}, {"DBLP title": "Credit Borrow and Repay: Sharing DRAM with minimum latency and bandwidth guarantees.", "DBLP authors": ["Zefu Dai", "Mark Jarvin", "Jianwen Zhu"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5654139", "OA papers": [{"PaperId": "https://openalex.org/W4238021835", "PaperTitle": "Credit Borrow and Repay: Sharing DRAM with minimum latency and bandwidth guarantees", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Turin": 3.0}, "Authors": ["Zefu Dai", "Mark Jarvin", "Jianwen Zhu"]}]}, {"DBLP title": "Scheduling of synchronous data flow models on scratchpad memory based embedded processors.", "DBLP authors": ["Weijia Che", "Karam S. Chatha"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5654150", "OA papers": [{"PaperId": "https://openalex.org/W4253634383", "PaperTitle": "Scheduling of synchronous data flow models on scratchpad memory based embedded processors", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Weijia Che", "Karam S. Chatha"]}]}, {"DBLP title": "The fast optimal voltage partitioning algorithm for peak power density minimization.", "DBLP authors": ["Jia Wang", "Shiyan Hu"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5654144", "OA papers": [{"PaperId": "https://openalex.org/W4253321163", "PaperTitle": "The fast optimal voltage partitioning algorithm for peak power density minimization", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Michigan Technological University": 2.0}, "Authors": ["Jia Wang", "Shiyan Hu"]}]}, {"DBLP title": "Post-placement power optimization with multi-bit flip-flops.", "DBLP authors": ["Yao-Tsung Chang", "Chih-Cheng Hsu", "Mark Po-Hung Lin", "Yu-Wen Tsai", "Sheng-Fong Chen"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5654155", "OA papers": [{"PaperId": "https://openalex.org/W4245154887", "PaperTitle": "Post-placement power optimization with multi-bit flip-flops", "Year": 2010, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {}, "Authors": ["Yao-Tsung Chang", "Chih-Cheng Hsu", "Mark Po-Hung Lin", "Yu-Wen Tsai", "Sheng-Fong Chen"]}]}, {"DBLP title": "On power and fault-tolerance optimization in FPGA physical synthesis.", "DBLP authors": ["Manu Jose", "Yu Hu", "Rupak Majumdar"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5654149", "OA papers": [{"PaperId": "https://openalex.org/W4235228207", "PaperTitle": "On power and fault-tolerance optimization in FPGA physical synthesis", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Manu Jose", "Yu Hu", "Rupak Majumdar"]}]}, {"DBLP title": "Yield enhancement for 3D-stacked memory by redundancy sharing across dies.", "DBLP authors": ["Li Jiang", "Rong Ye", "Qiang Xu"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5654160", "OA papers": [{"PaperId": "https://openalex.org/W4243406756", "PaperTitle": "Yield enhancement for 3D-stacked memory by redundancy sharing across dies", "Year": 2010, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {}, "Authors": ["Li Jun Jiang", "Rong Ye", "Qiang Xu"]}]}, {"DBLP title": "Mathematical yield estimation for two-dimensional-redundancy memory arrays.", "DBLP authors": ["Mango Chia-Tso Chao", "Ching-Yu Chin", "Chen-Wei Lin"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5654154", "OA papers": [{"PaperId": "https://openalex.org/W4236108996", "PaperTitle": "Mathematical yield estimation for two-dimensional-redundancy memory arrays", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Yang Ming Chiao Tung University": 3.0}, "Authors": ["Mango C.-T. Chao", "Ching-Yu Chin", "Chenwei Lin"]}]}, {"DBLP title": "Analog test metrics estimates with PPM accuracy.", "DBLP authors": ["Haralampos-G. D. Stratigopoulos", "Salvador Mir"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5654165", "OA papers": [{"PaperId": "https://openalex.org/W3146889211", "PaperTitle": "Analog test metrics estimates with PPM accuracy", "Year": 2010, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {}, "Authors": ["Stratigopoulos", "Mir"]}]}, {"DBLP title": "Efficient trace-driven metaheuristics for optimization of networks-on-chip configurations.", "DBLP authors": ["Andrew B. Kahng", "Bill Lin", "Kambiz Samadi", "Rohit Sunkam Ramanujam"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5654164", "OA papers": [{"PaperId": "https://openalex.org/W3144888798", "PaperTitle": "Efficient trace-driven metaheuristics for optimization of networks-on-chip configurations", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Kahng", "Lin", "Samadi", "Ramanujam"]}]}, {"DBLP title": "A self-evolving design methodology for power efficient multi-core systems.", "DBLP authors": ["Jin Sun", "Rui Zheng", "Jyothi Velamala", "Yu Cao", "Roman L. Lysecky", "Karthik Shankar", "Janet Meiling Wang Roveda"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5654175", "OA papers": [{"PaperId": "https://openalex.org/W4245584657", "PaperTitle": "A self-evolving design methodology for power efficient multi-core systems", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Jin Sun", "Rui Zheng", "Jyothi Velamala", "Yu Cao", "Roman Lysecky", "Karthik Shankar", "Janet Roveda"]}]}, {"DBLP title": "An energy and power-aware approach to high-level synthesis of asynchronous systems.", "DBLP authors": ["John Hansen", "Montek Singh"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5654169", "OA papers": [{"PaperId": "https://openalex.org/W3149123344", "PaperTitle": "An energy and power-aware approach to high-level synthesis of asynchronous systems", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Hansen", "Singh"]}]}, {"DBLP title": "Clustering-based simultaneous task and voltage scheduling for NoC systems.", "DBLP authors": ["Yifang Liu", "Yu Yang", "Jiang Hu"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5654180", "OA papers": [{"PaperId": "https://openalex.org/W4249662820", "PaperTitle": "Clustering-based simultaneous task and voltage scheduling for NoC systems", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Yifang Liu", "Yu Yang", "Jiang Hu"]}]}, {"DBLP title": "Generalized nonlinear timing/phase macromodeling: Theory, numerical methods and applications.", "DBLP authors": ["Chenjie Gu", "Jaijeet S. Roychowdhury"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5654174", "OA papers": [{"PaperId": "https://openalex.org/W4248142912", "PaperTitle": "Generalized nonlinear timing/phase macromodeling: Theory, numerical methods and applications", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Chenjie Gu", "Jaijeet Roychowdhury"]}]}, {"DBLP title": "Phase equations for quasi-periodic oscillators.", "DBLP authors": ["Alper Demir", "Chenjie Gu", "Jaijeet S. Roychowdhury"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5654185", "OA papers": [{"PaperId": "https://openalex.org/W4241742028", "PaperTitle": "Phase equations for quasi-periodic oscillators", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Ko\u00e7 University": 1.0, "University of California, Berkeley": 2.0}, "Authors": ["Alper Demirt", "Chenjie Gu", "Jaijeet Roychowdhury"]}]}, {"DBLP title": "On-the-fly runtime adaptation for efficient execution of parallel multi-algorithm circuit simulation.", "DBLP authors": ["Xiaoji Ye", "Peng Li"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5654179", "OA papers": [{"PaperId": "https://openalex.org/W4252420459", "PaperTitle": "On-the-fly runtime adaptation for efficient execution of parallel multi-algorithm circuit simulation", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Xiaoji Ye", "Peng Li"]}]}, {"DBLP title": "An auction based pre-processing technique to determine detour in global routing.", "DBLP authors": ["Yue Xu", "Chris Chu"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5654089", "OA papers": [{"PaperId": "https://openalex.org/W4252470809", "PaperTitle": "An auction based pre-processing technique to determine detour in global routing", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Yue Xu", "Chris Chu"]}]}, {"DBLP title": "Simultaneous antenna avoidance and via optimization in layer assignment of multi-layer global routing.", "DBLP authors": ["Tsung-Hsien Lee", "Ting-Chi Wang"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5654184", "OA papers": [{"PaperId": "https://openalex.org/W4239186902", "PaperTitle": "Simultaneous antenna avoidance and via optimization in layer assignment of multi-layer global routing", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"National Tsing Hua University": 2.0}, "Authors": ["Tsung-Hsien Lee", "Ting-Chi Wang"]}]}, {"DBLP title": "GLADE: A modern global router considering layer directives.", "DBLP authors": ["Yen-Jung Chang", "Tsung-Hsien Lee", "Ting-Chi Wang"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5654094", "OA papers": [{"PaperId": "https://openalex.org/W4245571887", "PaperTitle": "GLADE: A modern global router considering layer directives", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Yen Chang", "Tsung-Hsien Lee", "Ting-Chi Wang"]}]}, {"DBLP title": "Transaction level modeling in practice: Motivation and introduction.", "DBLP authors": ["Guido Stehr", "Josef Eckmuuller"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5654095", "OA papers": [{"PaperId": "https://openalex.org/W3151817464", "PaperTitle": "Transaction level modeling in practice: Motivation and introduction", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Stehr", "Eckmu\u0308ller"]}]}, {"DBLP title": "Standards for System Level Design.", "DBLP authors": ["Laurent Maillet-Contoz"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5653620", "OA papers": [{"PaperId": "https://openalex.org/W3142104536", "PaperTitle": "Standards for System Level Design", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"STMicroelectronics (France)": 1.0}, "Authors": ["Maillet-Contoz"]}]}, {"DBLP title": "Design space exploration and performance evaluation at Electronic System Level for NoC-based MPSoC.", "DBLP authors": ["S\u00f6ren Sonntag", "Francisco Gilabert Villam\u00f3n"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5654090", "OA papers": [{"PaperId": "https://openalex.org/W3149378326", "PaperTitle": "Design space exploration and performance evaluation at Electronic System Level for NoC-based MPSoC", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Sonntag", "Gilabert"]}]}, {"DBLP title": "ESL solutions for low power design.", "DBLP authors": ["Sylvian Kaiser", "Ilija Materic", "Rabih Saade"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5653615", "OA papers": [{"PaperId": "https://openalex.org/W3149244010", "PaperTitle": "ESL solutions for low power design", "Year": 2010, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {}, "Authors": ["Kaiser", "Materic", "Saade"]}]}, {"DBLP title": "HW/SW co-design of parallel systems.", "DBLP authors": ["Enno Wein"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5653616", "OA papers": [{"PaperId": "https://openalex.org/W3148057506", "PaperTitle": "HW/SW co-design of parallel systems", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Wein"]}]}, {"DBLP title": "Application specific processor design: Architectures, design methods and tools.", "DBLP authors": ["Achim Nohl", "Frank Schirrmeister", "Drew Taussig"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5653632", "OA papers": [{"PaperId": "https://openalex.org/W3147463035", "PaperTitle": "Application specific processor design: Architectures, design methods and tools", "Year": 2010, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {}, "Authors": ["Nohl", "Schirrmeister", "Taussig"]}]}, {"DBLP title": "Selective instruction set muting for energy-aware adaptive processors.", "DBLP authors": ["Muhammad Shafique", "Lars Bauer", "J\u00f6rg Henkel"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5653636", "OA papers": [{"PaperId": "https://openalex.org/W3150126041", "PaperTitle": "Selective instruction set muting for energy-aware adaptive processors", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}, "Authors": ["Shafique", "Bauer"]}]}, {"DBLP title": "Optimal algorithm for profile-based power gating: A compiler technique for reducing leakage on execution units in microprocessors.", "DBLP authors": ["Danbee Park", "Jungseob Lee", "Nam Sung Kim", "Taewhan Kim"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5653652", "OA papers": [{"PaperId": "https://openalex.org/W4245432303", "PaperTitle": "Optimal algorithm for profile-based power gating: A compiler technique for reducing leakage on execution units in microprocessors", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}, "Authors": ["Danbee Park", "Jung-Seob Lee", "Nam Kim", "Taewhan Kim"]}]}, {"DBLP title": "Memory access aware on-line voltage control for performance and energy optimization.", "DBLP authors": ["Xi Chen", "Chi Xu", "Robert P. Dick"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5653631", "OA papers": [{"PaperId": "https://openalex.org/W4231482686", "PaperTitle": "Memory access aware on-line voltage control for performance and energy optimization", "Year": 2010, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Michigan\u2013Ann Arbor": 2.0, "University of Minnesota": 1.0}, "Authors": ["Xi Chen", "Chi Xu", "Robert P. Dick"]}]}, {"DBLP title": "SPIRE: A retiming-based physical-synthesis transformation system.", "DBLP authors": ["David A. Papa", "Smita Krishnaswamy", "Igor L. Markov"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5653647", "OA papers": [{"PaperId": "https://openalex.org/W3141052313", "PaperTitle": "SPIRE: A retiming-based physical-synthesis transformation system", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Papa", "Krishnaswamy"]}]}, {"DBLP title": "Redundant-wires-aware ECO timing and mask cost optimization.", "DBLP authors": ["Shao-Yun Fang", "Tzuo-Fan Chien", "Yao-Wen Chang"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5653648", "OA papers": [{"PaperId": "https://openalex.org/W4252141111", "PaperTitle": "Redundant-wires-aware ECO timing and mask cost optimization", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Shao-Yun Fang", "Tzuo-Fan Chien", "Yao-Wen Chang"]}]}, {"DBLP title": "Through-silicon-via management during 3D physical design: When to add and how many?", "DBLP authors": ["Mohit Pathak", "Young-Joon Lee", "Thomas Moon", "Sung Kyu Lim"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5653703", "OA papers": [{"PaperId": "https://openalex.org/W4245053922", "PaperTitle": "Through-silicon-via management during 3D physical design: When to add and how many?", "Year": 2010, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"Georgia Institute of Technology": 4.0}, "Authors": ["Mohit Pathak", "Young-Joon Lee", "Thomas W. Moon", "Sung Kyu Lim"]}]}, {"DBLP title": "A synthesis flow for digital signal processing with biomolecular reactions.", "DBLP authors": ["Hua Jiang", "Aleksandra P. Kharam", "Marc D. Riedel", "Keshab K. Parhi"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5654189", "OA papers": [{"PaperId": "https://openalex.org/W4240883001", "PaperTitle": "A synthesis flow for digital signal processing with biomolecular reactions", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Minnesota": 4.0}, "Authors": ["Hua Jiang", "Aleksandra P. Kharam", "Marc D. Riedel", "Keshab K. Parhi"]}]}, {"DBLP title": "A network-flow based pin-count aware routing algorithm for broadcast electrode-addressing EWOD chips.", "DBLP authors": ["Tsung-Wei Huang", "Shih-Yuan Yeh", "Tsung-Yi Ho"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5653715", "OA papers": [{"PaperId": "https://openalex.org/W4242173336", "PaperTitle": "A network-flow based pin-count aware routing algorithm for broadcast electrode-addressing EWOD chips", "Year": 2010, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"National Cheng Kung University": 3.0}, "Authors": ["Tsung-Wei Huang", "Shih-Yuan Yeh", "Tsung-Yi Ho"]}]}, {"DBLP title": "Variation tolerant sensing scheme of Spin-Transfer Torque Memory for yield improvement.", "DBLP authors": ["Zhenyu Sun", "Hai Li", "Yiran Chen", "Xiaobin Wang"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5653720", "OA papers": [{"PaperId": "https://openalex.org/W4256248576", "PaperTitle": "Variation tolerant sensing scheme of Spin-Transfer Torque Memory for yield improvement", "Year": 2010, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"New York University": 1.0, "SUNY Polytechnic Institute": 1.0, "University of Pittsburgh": 1.0, "Seagate (United States)": 1.0}, "Authors": ["Zhenyu Sun", "Hai Li", "Yi Chen", "Ralf Gold"]}]}, {"DBLP title": "Novel binary linear programming for high performance clock mesh synthesis.", "DBLP authors": ["Minsik Cho", "David Z. Pan", "Ruchir Puri"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5653737", "OA papers": [{"PaperId": "https://openalex.org/W4229863931", "PaperTitle": "Novel binary linear programming for high performance clock mesh synthesis", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"IBM Research - Thomas J. Watson Research Center": 2.0, "The University of Texas at Austin": 1.0}, "Authors": ["Minsik Cho", "David Z. Pan", "Ruchir Puri"]}]}, {"DBLP title": "Low-power clock trees for CPUs.", "DBLP authors": ["Dongjin Lee", "Myung-Chul Kim", "Igor L. Markov"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5653738", "OA papers": [{"PaperId": "https://openalex.org/W4250702245", "PaperTitle": "Low-power clock trees for CPUs", "Year": 2010, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {}, "Authors": ["Dongjin Lee", "Myungchul Kim", "Igor L. Markov"]}]}, {"DBLP title": "High variation-tolerant obstacle-avoiding clock mesh synthesis with symmetrical driving trees.", "DBLP authors": ["Xin-Wei Shih", "Hsu-Chieh Lee", "Kuan-Hsien Ho", "Yao-Wen Chang"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5653754", "OA papers": [{"PaperId": "https://openalex.org/W4236190982", "PaperTitle": "High variation-tolerant obstacle-avoiding clock mesh synthesis with symmetrical driving trees", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"National Taiwan University": 4.0}, "Authors": ["Xin-Wei Shih", "Hsu-Chieh Lee", "Kuan-Hsien Ho", "Yao-Wen Chang"]}]}, {"DBLP title": "Local clock skew minimization using blockage-aware mixed tree-mesh clock network.", "DBLP authors": ["Linfu Xiao", "Zigang Xiao", "Zaichen Qian", "Yan Jiang", "Tao Huang", "Haitong Tian", "Evangeline F. Y. Young"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5653732", "OA papers": [{"PaperId": "https://openalex.org/W4234450736", "PaperTitle": "Local clock skew minimization using blockage-aware mixed tree-mesh clock network", "Year": 2010, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Chinese University of Hong Kong": 7.0}, "Authors": ["Linfu Xiao", "Zigang Xiao", "Zaichen Qian", "Yuxin Jiang", "Tao Huang", "Haitong Tian", "Evangeline F. Y. Young"]}]}, {"DBLP title": "3D-ICE: Fast compact transient thermal modeling for 3D ICs with inter-tier liquid cooling.", "DBLP authors": ["Arvind Sridhar", "Alessandro Vincenzi", "Martino Ruggiero", "Thomas Brunschwiler", "David Atienza"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5653749", "OA papers": [{"PaperId": "https://openalex.org/W3142845206", "PaperTitle": "3D-ICE: Fast compact transient thermal modeling for 3D ICs with inter-tier liquid cooling", "Year": 2010, "CitationCount": 178, "EstimatedCitation": 178, "Affiliations": {"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 4.0, "IBM Research - Zurich": 1.0}, "Authors": ["Sridhar", "Vincenzi", "Ruggiero", "Brunschwiler", "Atienza"]}]}, {"DBLP title": "Cost-effective integration of three-dimensional (3D) ICs emphasizing testing cost analysis.", "DBLP authors": ["Yibo Chen", "Dimin Niu", "Yuan Xie", "Krishnendu Chakrabarty"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5653753", "OA papers": [{"PaperId": "https://openalex.org/W4250657101", "PaperTitle": "Cost-effective integration of three-dimensional (3D) ICs emphasizing testing cost analysis", "Year": 2010, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"Pennsylvania State University": 3.0, "Duke University": 1.0}, "Authors": ["Yibo Chen", "Niu Dimin", "Yuan Xie", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "Evaluation of using inductive/capacitive-coupling vertical interconnects in 3D network-on-chip.", "DBLP authors": ["Jin Ouyang", "Jing Xie", "Matthew Poremba", "Yuan Xie"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5653769", "OA papers": [{"PaperId": "https://openalex.org/W4253374773", "PaperTitle": "Evaluation of using inductive/capacitive-coupling vertical interconnects in 3D network-on-chip", "Year": 2010, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Pennsylvania State University": 4.0}, "Authors": ["Jin Ouyang", "Jing Xie", "Matthew Poremba", "Yuan Xie"]}]}, {"DBLP title": "Scalable segmentation-based malicious circuitry detection and diagnosis.", "DBLP authors": ["Sheng Wei", "Miodrag Potkonjak"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5653770", "OA papers": [{"PaperId": "https://openalex.org/W4248967823", "PaperTitle": "Scalable segmentation-based malicious circuitry detection and diagnosis", "Year": 2010, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {}, "Authors": ["Qingyi Wei", "Miodrag Potkonjak"]}]}, {"DBLP title": "Application-Aware diagnosis of runtime hardware faults.", "DBLP authors": ["Andrea Pellegrini", "Valeria Bertacco"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5653788", "OA papers": [{"PaperId": "https://openalex.org/W3147230633", "PaperTitle": "Application-Aware diagnosis of runtime hardware faults", "Year": 2010, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {}, "Authors": ["Pellegrini", "Bertacco"]}]}, {"DBLP title": "Design and manufacturing of organic RFID circuits: Coping with intrinsic parameter variations in organic devices by circuit design.", "DBLP authors": ["Jan Genoe", "Kris Myny", "Soeren Steudel", "Paul Heremans"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5653782", "OA papers": [{"PaperId": "https://openalex.org/W3139984132", "PaperTitle": "Design and manufacturing of organic RFID circuits: Coping with intrinsic parameter variations in organic devices by circuit design", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Genoe", "Myny", "Steudel", "Heremans"]}]}, {"DBLP title": "Design of large area electronics with organic transistors.", "DBLP authors": ["Makoto Takamiya", "Koichi Ishida", "Tsuyoshi Sekitani", "Takao Someya", "Takayasu Sakurai"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5653787", "OA papers": [{"PaperId": "https://openalex.org/W3148586754", "PaperTitle": "Design of large area electronics with organic transistors", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"The University of Tokyo": 5.0}, "Authors": ["Takamiya", "Ishida", "Sekitani", "Someya", "Sakurai"]}]}, {"DBLP title": "Design of analog circuits using organic field-effect transistors.", "DBLP authors": ["Boris Murmann", "Wei Xiong"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5653805", "OA papers": [{"PaperId": "https://openalex.org/W4253182797", "PaperTitle": "Design of analog circuits using organic field-effect transistors", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Stanford University": 2.0}, "Authors": ["Boris Murmann", "Wei Xiong"]}]}, {"DBLP title": "Active learning framework for post-silicon variation extraction and test cost reduction.", "DBLP authors": ["Cheng Zhuo", "Kanak Agarwal", "David T. Blaauw", "Dennis Sylvester"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5653806", "OA papers": [{"PaperId": "https://openalex.org/W4233873697", "PaperTitle": "Active learning framework for post-silicon variation extraction and test cost reduction", "Year": 2010, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of Michigan\u2013Ann Arbor": 3.0, "IBM Research - Austin": 1.0}, "Authors": ["Cheng Zhuo", "Kanak B. Agarwal", "David Blaauw", "Dennis Sylvester"]}]}, {"DBLP title": "Analysis of circuit dynamic behavior with timed ternary decision diagram.", "DBLP authors": ["Lu Wan", "Deming Chen"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5653852", "OA papers": [{"PaperId": "https://openalex.org/W4238543231", "PaperTitle": "Analysis of circuit dynamic behavior with timed ternary decision diagram", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Lu Wan", "Deming Chen"]}]}, {"DBLP title": "Fast statistical timing analysis of latch-controlled circuits for arbitrary clock periods.", "DBLP authors": ["Bing Li", "Ning Chen", "Ulf Schlichtmann"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5653800", "OA papers": [{"PaperId": "https://openalex.org/W4250773463", "PaperTitle": "Fast statistical timing analysis of latch-controlled circuits for arbitrary clock periods", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Bing Li", "Ning Chen", "Ulf Schlichtmann"]}]}, {"DBLP title": "On timing-independent false path identification.", "DBLP authors": ["Feng Yuan", "Qiang Xu"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5653847", "OA papers": [{"PaperId": "https://openalex.org/W4254551191", "PaperTitle": "On timing-independent false path identification", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Feng Yuan", "Qiang Xu"]}]}, {"DBLP title": "3POr - Parallel projection based parameterized order reduction for multi-dimensional linear models.", "DBLP authors": ["Jorge Fernandez Villena", "Lu\u00eds Miguel Silveira"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5653851", "OA papers": [{"PaperId": "https://openalex.org/W3149629134", "PaperTitle": "3POr &#x2014; Parallel projection based parameterized order reduction for multi-dimensional linear models", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento": 1.0, "University of Lisbon": 1.0}, "Authors": ["Villena", "Silveira"]}]}, {"DBLP title": "A hierarchical matrix inversion algorithm for vectorless power grid verification.", "DBLP authors": ["Xuanxing Xiong", "Jia Wang"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5654195", "OA papers": [{"PaperId": "https://openalex.org/W4253481569", "PaperTitle": "A hierarchical matrix inversion algorithm for vectorless power grid verification", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Xuanxing Xiong", "Jia Wang"]}]}, {"DBLP title": "Fast thermal analysis on GPU for 3D-ICs with integrated microchannel cooling.", "DBLP authors": ["Zhuo Feng", "Peng Li"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5653869", "OA papers": [{"PaperId": "https://openalex.org/W4239370782", "PaperTitle": "Fast thermal analysis on GPU for 3D-ICs with integrated microchannel cooling", "Year": 2010, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Michigan Technological University": 1.0, "Texas A&M University": 1.0}, "Authors": ["Zhuo Feng", "Peng Li"]}]}, {"DBLP title": "Native-conflict-aware wire perturbation for double patterning technology.", "DBLP authors": ["Szu-Yu Chen", "Yao-Wen Chang"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5654200", "OA papers": [{"PaperId": "https://openalex.org/W4245120272", "PaperTitle": "Native-conflict-aware wire perturbation for double patterning technology", "Year": 2010, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {}, "Authors": ["Szu-Yu Chen", "Yao-Wen Chang"]}]}, {"DBLP title": "A lower bound computation method for evaluation of statistical design techniques.", "DBLP authors": ["Vineeth Veetil", "Dennis Sylvester", "David T. Blaauw"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5654194", "OA papers": [{"PaperId": "https://openalex.org/W3142471456", "PaperTitle": "A lower bound computation method for evaluation of statistical design techniques", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Michigan\u2013Ann Arbor": 3.0}, "Authors": ["Veetil", "Sylvester", "Blaauw"]}]}, {"DBLP title": "Timing yield optimization via discrete gate sizing using globally-informed delay PDFs.", "DBLP authors": ["Shantanu Dutt", "Huan Ren"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5654205", "OA papers": [{"PaperId": "https://openalex.org/W4230508037", "PaperTitle": "Timing yield optimization via discrete gate sizing using globally-informed delay PDFs", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Illinois at Chicago": 2.0}, "Authors": ["Shantanu Dutt", "Huan Ren"]}]}, {"DBLP title": "Digital microfluidic biochips: A vision for functional diversity and more than moore.", "DBLP authors": ["Tsung-Yi Ho", "Jun Zeng", "Krishnendu Chakrabarty"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5654199", "OA papers": [{"PaperId": "https://openalex.org/W4253948146", "PaperTitle": "Digital microfluidic biochips: A vision for functional diversity and more than moore", "Year": 2010, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": {"National Cheng Kung University": 1.0, "Hewlett-Packard (United States)": 1.0, "Duke University": 1.0}, "Authors": ["Tsung-Yi Ho", "Jun Zeng", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "Bi-decomposition of large Boolean functions using blocking edge graphs.", "DBLP authors": ["Mihir R. Choudhury", "Kartik Mohanram"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5654210", "OA papers": [{"PaperId": "https://openalex.org/W3144903090", "PaperTitle": "Bi-decomposition of large Boolean functions using blocking edge graphs", "Year": 2010, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {}, "Authors": ["Choudhury", "Mohanram"]}]}, {"DBLP title": "Peak current reduction by simultaneous state replication and re-encoding.", "DBLP authors": ["Junjun Gu", "Gang Qu", "Lin Yuan", "Qiang Zhou"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5654204", "OA papers": [{"PaperId": "https://openalex.org/W4230407199", "PaperTitle": "Peak current reduction by simultaneous state replication and re-encoding", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Junjun Gu", "Gang Qu", "Lin Yuan", "Qiang Zhou"]}]}, {"DBLP title": "Boolean matching of function vectors with strengthened learning.", "DBLP authors": ["Chih-Fan Lai", "Jie-Hong R. Jiang", "Kuo-Hua Wang"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5654215", "OA papers": [{"PaperId": "https://openalex.org/W4235188625", "PaperTitle": "Boolean matching of function vectors with strengthened learning", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Chih-Fan Lai", "Jie-Hong R. Jiang", "Kuo-Hua Wang"]}]}, {"DBLP title": "Reduction of interpolants for logic synthesis.", "DBLP authors": ["John D. Backes", "Marc D. Riedel"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5654209", "OA papers": [{"PaperId": "https://openalex.org/W3152140073", "PaperTitle": "Reduction of interpolants for logic synthesis", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Minnesota": 2.0}, "Authors": ["Backes", "Riedel"]}]}, {"DBLP title": "Obstacle-avoiding rectilinear Steiner minimum tree construction: An optimal approach.", "DBLP authors": ["Tao Huang", "Evangeline F. Y. Young"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5654220", "OA papers": [{"PaperId": "https://openalex.org/W4232025991", "PaperTitle": "Obstacle-avoiding rectilinear Steiner minimum tree construction: An optimal approach", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {}, "Authors": ["Tao Huang", "Evangeline F. Y. Young"]}]}, {"DBLP title": "On the escape routing of differential pairs.", "DBLP authors": ["Tan Yan", "Pei-Ci Wu", "Qiang Ma", "Martin D. F. Wong"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5654214", "OA papers": [{"PaperId": "https://openalex.org/W4239809259", "PaperTitle": "On the escape routing of differential pairs", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Illinois Urbana-Champaign": 0.5, "Synopsys (United States)": 3.5}, "Authors": ["Tan Yan", "Pei-Ci Wu", "Qiang Ma", "Martin C.S. Wong"]}]}, {"DBLP title": "New placement prediction and mitigation techniques for local routing congestion.", "DBLP authors": ["Taraneh Taghavi", "Zhuo Li", "Charles J. Alpert", "Gi-Joon Nam", "Andrew D. Huber", "Shyam Ramji"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5654225", "OA papers": [{"PaperId": "https://openalex.org/W4234740743", "PaperTitle": "New placement prediction and mitigation techniques for local routing congestion", "Year": 2010, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"IBM (United States)": 3.0, "IBM Research - Austin": 3.0}, "Authors": ["Taraneh Taghavi", "Zhuo Li", "Charles J. Alpert", "Gi-Joon Nam", "Andrew D. Huber", "Shyam Ramji"]}]}, {"DBLP title": "Misleading energy and performance claims in sub/near threshold digital systems.", "DBLP authors": ["Yu Pu", "Xin Zhang", "Jim Huang", "Atsushi Muramatsu", "Masahiro Nomura", "Koji Hirairi", "Hidehiro Takata", "Taro Sakurabayashi", "Shinji Miyano", "Makoto Takamiya", "Takayasu Sakurai"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5654219", "OA papers": [{"PaperId": "https://openalex.org/W2725411899", "PaperTitle": "Misleading energy and performance claims in sub/near threshold digital systems", "Year": 2010, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"The University of Tokyo": 5.0, "Semiconductor Technology Academic Research Center, Japan": 6.0}, "Authors": ["Yu Pu", "Xin Zhang", "Jim Huang", "Atsushi Muramatsu", "M. A. Nomura", "Koji Hirairi", "Hidehiro Takata", "Taro Sakurabayashi", "Shinji Miyano", "Makoto Takamiya", "Takayasu Sakurai"]}]}, {"DBLP title": "Stretching the limit of microarchitectural level leakage control with Adaptive Light-Weight Vth Hopping.", "DBLP authors": ["Hao Xu", "Wen-Ben Jone", "Ranga Vemuri"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5654230", "OA papers": [{"PaperId": "https://openalex.org/W4235559750", "PaperTitle": "Stretching the limit of microarchitectural level leakage control with Adaptive Light-Weight Vth Hopping", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Hao Xu", "Wen-Ben Jone", "Ranga Vemuri"]}]}, {"DBLP title": "Current shaping and multi-thread activation for fast and reliable power mode transition in multicore designs.", "DBLP authors": ["Hao Xu", "Ranga Vemuri", "Wen-Ben Jone"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5654224", "OA papers": [{"PaperId": "https://openalex.org/W4249698408", "PaperTitle": "Current shaping and multi-thread activation for fast and reliable power mode transition in multicore designs", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Hao Xu", "Ranga Vemuri", "Wen-Ben Jone"]}]}, {"DBLP title": "Fuzzy control for enforcing energy efficiency in high-performance 3D systems.", "DBLP authors": ["Mohamed M. Sabry", "Ayse K. Coskun", "David Atienza"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5654235", "OA papers": [{"PaperId": "https://openalex.org/W3145620434", "PaperTitle": "Fuzzy control for enforcing energy efficiency in high-performance 3D systems", "Year": 2010, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 2.0, "Boston University": 1.0}, "Authors": ["Sabry", "Coskun", "Atienza"]}]}, {"DBLP title": "SimPL: An effective placement algorithm.", "DBLP authors": ["Myung-Chul Kim", "Dongjin Lee", "Igor L. Markov"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5654229", "OA papers": [{"PaperId": "https://openalex.org/W4234618292", "PaperTitle": "SimPL: An effective placement algorithm", "Year": 2010, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {}, "Authors": ["Myungchul Kim", "Dongjin Lee", "Igor L. Markov"]}]}, {"DBLP title": "Unified analytical global placement for large-scale mixed-size circuit designs.", "DBLP authors": ["Meng-Kai Hsu", "Yao-Wen Chang"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5654240", "OA papers": [{"PaperId": "https://openalex.org/W4254059538", "PaperTitle": "Unified analytical global placement for large-scale mixed-size circuit designs", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"National Taiwan University": 2.0}, "Authors": ["Meng-Kai Hsu", "Yao-Wen Chang"]}]}, {"DBLP title": "Design-hierarchy aware mixed-size placement for routability optimization.", "DBLP authors": ["Yi-Lin Chuang", "Gi-Joon Nam", "Charles J. Alpert", "Yao-Wen Chang", "Jarrod A. Roy", "Natarajan Viswanathan"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5654234", "OA papers": [{"PaperId": "https://openalex.org/W4247344326", "PaperTitle": "Design-hierarchy aware mixed-size placement for routability optimization", "Year": 2010, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"National Taiwan University": 2.0, "IBM Research - Austin": 4.0}, "Authors": ["Yi-Lin Chuang", "Gi-Joon Nam", "Charles J. Alpert", "Yao-Wen Chang", "Jarrod A. Roy", "Natarajan Viswanathan"]}]}, {"DBLP title": "Stress-driven 3D-IC placement with TSV keep-out zone and regularity study.", "DBLP authors": ["Krit Athikulwongse", "Ashutosh Chakraborty", "Jae-Seok Yang", "David Z. Pan", "Sung Kyu Lim"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5654245", "OA papers": [{"PaperId": "https://openalex.org/W4230375614", "PaperTitle": "Stress-driven 3D-IC placement with TSV keep-out zone and regularity study", "Year": 2010, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": {"Georgia Institute of Technology": 2.0, "The University of Texas at Austin": 3.0}, "Authors": ["Krit Athikulwongse", "Ashutosh Chakraborty", "Jaeseok Yang", "David Z. Pan", "Sung Kyu Lim"]}]}, {"DBLP title": "Practical placement and routing techniques for analog circuit designs.", "DBLP authors": ["Linfu Xiao", "Evangeline F. Y. Young", "Xiao-Yong He", "Kong-Pang Pun"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5654239", "OA papers": [{"PaperId": "https://openalex.org/W4249900664", "PaperTitle": "Practical placement and routing techniques for analog circuit designs", "Year": 2010, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {}, "Authors": ["Linfu Xiao", "Evangeline F. Y. Young", "Xiaoyong He", "Kong-Pang Pun"]}]}, {"DBLP title": "Characterizing the lifetime reliability of manycore processors with core-level redundancy.", "DBLP authors": ["Lin Huang", "Qiang Xu"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5654250", "OA papers": [{"PaperId": "https://openalex.org/W4233774062", "PaperTitle": "Characterizing the lifetime reliability of manycore processors with core-level redundancy", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {}, "Authors": ["L. Q. Huang", "Qiang Xu"]}]}, {"DBLP title": "Electrical characterization of RF TSV for 3D multi-core and heterogeneous ICs.", "DBLP authors": ["Le Yu", "Haigang Yang", "Tom T. Jing", "Min Xu", "Robert E. Geer", "Wei Wang"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5654244", "OA papers": [{"PaperId": "https://openalex.org/W4244222459", "PaperTitle": "Electrical characterization of RF TSV for 3D multi-core and heterogeneous ICs", "Year": 2010, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {}, "Authors": ["Le Yu", "Haigang Yang", "Tom Tong Jing", "Min Xu", "Robert E. Geer", "Wei Wang"]}]}, {"DBLP title": "Design method and test structure to characterize and repair TSV defect induced signal degradation in 3D system.", "DBLP authors": ["Minki Cho", "Chang Liu", "Dae Hyun Kim", "Sung Kyu Lim", "Saibal Mukhopadhyay"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5654255", "OA papers": [{"PaperId": "https://openalex.org/W4231431893", "PaperTitle": "Design method and test structure to characterize and repair TSV defect induced signal degradation in 3D system", "Year": 2010, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"Georgia Institute of Technology": 5.0}, "Authors": ["Minki Cho", "Chang Liu", "Dae Won Kim", "Sung Kyu Lim", "Saibal Mukhopadhyay"]}]}, {"DBLP title": "Fast Poisson solvers for thermal analysis.", "DBLP authors": ["Haifeng Qian", "Sachin S. Sapatnekar"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5654249", "OA papers": [{"PaperId": "https://openalex.org/W4252901513", "PaperTitle": "Fast Poisson solvers for thermal analysis", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Haifeng Qian", "Sachin S. Sapatnekar"]}]}, {"DBLP title": "Sequential importance sampling for low-probability and high-dimensional SRAM yield analysis.", "DBLP authors": ["Kentaro Katayama", "Shiho Hagiwara", "Hiroshi Tsutsui", "Hiroyuki Ochi", "Takashi Sato"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5654259", "OA papers": [{"PaperId": "https://openalex.org/W3151880060", "PaperTitle": "Sequential importance sampling for low-probability and high-dimensional SRAM yield analysis", "Year": 2010, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": {}, "Authors": ["Katayama", "Hagiwara", "Tsutsui", "Ochi", "Sato"]}]}, {"DBLP title": "Simulation of random telegraph Noise with 2-stage equivalent circuit.", "DBLP authors": ["Yun Ye", "Chi-Chao Wang", "Yu Cao"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5654254", "OA papers": [{"PaperId": "https://openalex.org/W4244052966", "PaperTitle": "Simulation of random telegraph Noise with 2-stage equivalent circuit", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {}, "Authors": ["Yun Ye", "Chi-Chao Wang", "Yu Cao"]}]}, {"DBLP title": "Work-function variation induced fluctuation in bias-temperature-instability characteristics of emerging metal-gate devices and implications for digital design.", "DBLP authors": ["Seid Hadi Rasouli", "Kazuhiko Endo", "Kaustav Banerjee"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5654260", "OA papers": [{"PaperId": "https://openalex.org/W3145416085", "PaperTitle": "Work-function variation induced fluctuation in bias-temperature-instability characteristics of emerging metal-gate devices and implications for digital design", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of California, Santa Barbara": 2.0, "National Institute of Advanced Industrial Science and Technology": 1.0}, "Authors": ["Rasouli", "Endo", "Banerjee"]}]}, {"DBLP title": "Structured analog circuit design and MOS transistor decomposition for high accuracy applications.", "DBLP authors": ["Bo Yang", "Qing Dong", "Jing Li", "Shigetoshi Nakatake"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5654264", "OA papers": [{"PaperId": "https://openalex.org/W4231474959", "PaperTitle": "Structured analog circuit design and MOS transistor decomposition for high accuracy applications", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"The University of Kitakyushu": 4.0}, "Authors": ["Bo Yang", "Qing Dong", "Jing Li", "Shigetoshi Nakatake"]}]}, {"DBLP title": "A robust functional ECO engine by SAT proof minimization and interpolation techniques.", "DBLP authors": ["Bo-Han Wu", "Chun-Ju Yang", "Chung-Yang Huang", "Jie-Hong Roland Jiang"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5654265", "OA papers": [{"PaperId": "https://openalex.org/W4246399691", "PaperTitle": "A robust functional ECO engine by SAT proof minimization and interpolation techniques", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["None Hong Ren Wu", "None Liuqing Yang", "None Xubo Huang", "Jie-Hong R. Jiang"]}]}, {"DBLP title": "Efficient arithmetic sum-of-product (SOP) based Multiple Constant Multiplication (MCM) for FFT.", "DBLP authors": ["Vinay Karkala", "Joseph Wanstrath", "Travis Lacour", "Sunil P. Khatri"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5654269", "OA papers": [{"PaperId": "https://openalex.org/W3145070162", "PaperTitle": "Efficient arithmetic sum-of-product (SOP) based Multiple Constant Multiplication (MCM) for FFT", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Karkala", "Wanstrath", "Lacour", "Khatri"]}]}, {"DBLP title": "Analysis of precision for scaling the intermediate variables in fixed-point arithmetic circuits.", "DBLP authors": ["Omid Sarbishei", "Katarzyna Radecka"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5654270", "OA papers": [{"PaperId": "https://openalex.org/W3145632036", "PaperTitle": "Analysis of precision for scaling the intermediate variables in fixed-point arithmetic circuits", "Year": 2010, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"McGill University": 2.0}, "Authors": ["Sarbishei", "Radecka"]}]}, {"DBLP title": "Synthesis of an efficient controlling structure for post-silicon clock skew minimization.", "DBLP authors": ["Yu-Chien Kao", "Hsuan-Ming Chou", "Kun-Ting Tsai", "Shih-Chieh Chang"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5654274", "OA papers": [{"PaperId": "https://openalex.org/W4236597533", "PaperTitle": "Synthesis of an efficient controlling structure for post-silicon clock skew minimization", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Yu-Chien Kao", "Hsuan-Ming Chou", "Kun-Ting Tsai", "Shih-Chieh Chang"]}]}, {"DBLP title": "Engineering a scalable Boolean matching based on EDA SaaS 2.0.", "DBLP authors": ["Chun Zhang", "Yu Hu", "Lingli Wang", "Lei He", "Jiarong Tong"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5654275", "OA papers": [{"PaperId": "https://openalex.org/W4251487314", "PaperTitle": "Engineering a scalable Boolean matching based on EDA SaaS 2.0", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Chun Zhang", "Yu Hu", "Lingli Wang", "Lei He", "Jiarong Tong"]}]}, {"DBLP title": "Polynomial datapath optimization using constraint solving and formal modelling.", "DBLP authors": ["Finn Haedicke", "Bijan Alizadeh", "G\u00f6rschwin Fey", "Masahiro Fujita", "Rolf Drechsler"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5654279", "OA papers": [{"PaperId": "https://openalex.org/W3141088899", "PaperTitle": "Polynomial datapath optimization using constraint solving and formal modelling", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Haedicke", "Alizadeh", "Fey", "Fujita", "Drechsler"]}]}, {"DBLP title": "Online selection of effective functional test programs based on novelty detection.", "DBLP authors": ["Po-Hsien Chang", "Dragoljub Gagi Drmanac", "Li-C. Wang"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5653868", "OA papers": [{"PaperId": "https://openalex.org/W4253600697", "PaperTitle": "Online selection of effective functional test programs based on novelty detection", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["None Dau-Chyrh Chang", "Darko Drmanac", "None Weidong Wang"]}]}, {"DBLP title": "Flexible interpolation with local proof transformations.", "DBLP authors": ["Roberto Bruttomesso", "Simone Rollini", "Natasha Sharygina", "Aliaksei Tsitovich"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5654297", "OA papers": [{"PaperId": "https://openalex.org/W3145234087", "PaperTitle": "Flexible interpolation with local proof transformations", "Year": 2010, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Universit\u00e0 della Svizzera italiana": 4.0}, "Authors": ["Bruttomesso", "Rollini", "Sharygina", "Tsitovich"]}]}, {"DBLP title": "Symbolic performance analysis of elastic systems.", "DBLP authors": ["Marc Galceran Oms", "Jordi Cortadella", "Michael Kishinevsky"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5653886", "OA papers": [{"PaperId": "https://openalex.org/W3148087729", "PaperTitle": "Symbolic performance analysis of elastic systems", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Galceran-Oms", "Cortadella", "Kishinevsky"]}]}, {"DBLP title": "Efficient state space exploration: Interleaving stateless and state-based model checking.", "DBLP authors": ["Malay K. Ganai", "Chao Wang", "Weihong Li"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5653863", "OA papers": [{"PaperId": "https://openalex.org/W4241193439", "PaperTitle": "Efficient state space exploration: Interleaving stateless and state-based model checking", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Malay K. Ganai", "Chao Wang", "Weihong Li"]}]}, {"DBLP title": "Formal deadlock checking on high-level SystemC designs.", "DBLP authors": ["Chun-Nan Chou", "Chang-Hong Hsu", "Yueh-Tung Chao", "Chung-Yang Huang"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5653880", "OA papers": [{"PaperId": "https://openalex.org/W4243318443", "PaperTitle": "Formal deadlock checking on high-level SystemC designs", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Taiwan University": 4.0}, "Authors": ["None Chou", "None Hsun-Jen Hsu", "None Chuli Chao", "None Xubo Huang"]}]}, {"DBLP title": "PEDS: Passivity enforcement for descriptor systems via Hamiltonian-symplectic matrix pencil perturbation.", "DBLP authors": ["Yuanzhe Wang", "Zheng Zhang", "Cheng-Kok Koh", "Grantham K. H. Pang", "Ngai Wong"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5653885", "OA papers": [{"PaperId": "https://openalex.org/W4252134663", "PaperTitle": "PEDS: Passivity enforcement for descriptor systems via Hamiltonian-symplectic matrix pencil perturbation", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Purdue University West Lafayette": 1.0}, "Authors": ["Yuanzhe Wang", "Zheng Gang Zhang", "Cheng-Kok Koh", "Grantham K. H. Pang", "Ngai Wong"]}]}, {"DBLP title": "Power grid correction using sensitivity analysis.", "DBLP authors": ["Meric Aydonat", "Farid N. Najm"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5653903", "OA papers": [{"PaperId": "https://openalex.org/W3149083993", "PaperTitle": "Power grid correction using sensitivity analysis", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Toronto": 2.0}, "Authors": ["Aydonat", "Najm"]}]}, {"DBLP title": "Early P/G grid voltage integrity verification.", "DBLP authors": ["Mehmet Avci", "Farid N. Najm"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5653904", "OA papers": [{"PaperId": "https://openalex.org/W3148016738", "PaperTitle": "Early P/G grid voltage integrity verification", "Year": 2010, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {}, "Authors": ["Avci", "Najm"]}]}, {"DBLP title": "Characterization of the worst-case current waveform excitations in general RLC-model power grid analysis.", "DBLP authors": ["Nestoras E. Evmorfopoulos", "Maria-Aikaterini Rammou", "George I. Stamoulis", "John Moondanos"], "year": 2010, "doi": "https://doi.org/10.1109/ICCAD.2010.5653921", "OA papers": [{"PaperId": "https://openalex.org/W3151650033", "PaperTitle": "Characterization of the worst-case current waveform excitations in general RLC-model power grid analysis", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Evmorfopoulos", "Rammou", "Stamoulis", "Moondanos"]}]}]