[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 3677443 heartbeat IPC: 2.719 cumulative IPC: 2.719 (Simulation time: 00 hr 00 min 31 sec)
Warmup finished CPU 0 instructions: 10000003 cycles: 3677443 cumulative IPC: 2.719 (Simulation time: 00 hr 00 min 31 sec)
Warmup complete CPU 0 instructions: 10000003 cycles: 3677443 cumulative IPC: 2.719 (Simulation time: 00 hr 00 min 31 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 12697468 heartbeat IPC: 1.109 cumulative IPC: 1.109 (Simulation time: 00 hr 01 min 21 sec)
Heartbeat CPU 0 instructions: 30000011 cycles: 22601561 heartbeat IPC: 1.01 cumulative IPC: 1.057 (Simulation time: 00 hr 02 min 14 sec)
Heartbeat CPU 0 instructions: 40000014 cycles: 33600827 heartbeat IPC: 0.9092 cumulative IPC: 1.003 (Simulation time: 00 hr 03 min 12 sec)
Simulation finished CPU 0 instructions: 40000001 cycles: 38752219 cumulative IPC: 1.032 (Simulation time: 00 hr 04 min 02 sec)
Simulation complete CPU 0 instructions: 40000001 cycles: 38752219 cumulative IPC: 1.032 (Simulation time: 00 hr 04 min 02 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs xalancbmk_748B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.032 instructions: 40000001 cycles: 38752219
CPU 0 Branch Prediction Accuracy: 96.26% MPKI: 10.43 Average ROB Occupancy at Mispredict: 36.86
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.004175
BRANCH_INDIRECT: 0.4708
BRANCH_CONDITIONAL: 5.886
BRANCH_DIRECT_CALL: 0.1179
BRANCH_INDIRECT_CALL: 0.7228
BRANCH_RETURN: 3.228

cpu0->cpu0_STLB TOTAL        ACCESS:     457609 HIT:     419883 MISS:      37726 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     457609 HIT:     419883 MISS:      37726 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 309.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     685213 HIT:     467538 MISS:     217675 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     359618 HIT:     291983 MISS:      67635 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      96855 HIT:       6424 MISS:      90431 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     142887 HIT:     142569 MISS:        318 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      85853 HIT:      26562 MISS:      59291 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 143.6 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    6694825 HIT:    6610027 MISS:      84798 MSHR_MERGE:      27687
cpu0->cpu0_L1I LOAD         ACCESS:    6694825 HIT:    6610027 MISS:      84798 MSHR_MERGE:      27687
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 16.47 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13124896 HIT:   12111118 MISS:    1013778 MSHR_MERGE:     528555
cpu0->cpu0_L1D LOAD         ACCESS:    8039871 HIT:    7510101 MISS:     529770 MSHR_MERGE:     227258
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    4991393 HIT:    4594793 MISS:     396600 MSHR_MERGE:     299742
cpu0->cpu0_L1D TRANSLATION  ACCESS:      93632 HIT:       6224 MISS:      87408 MSHR_MERGE:       1555
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 71.9 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    5728952 HIT:    5616819 MISS:     112133 MSHR_MERGE:      50961
cpu0->cpu0_ITLB LOAD         ACCESS:    5728952 HIT:    5616819 MISS:     112133 MSHR_MERGE:      50961
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 7.385 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12423686 HIT:   11703379 MISS:     720307 MSHR_MERGE:     323870
cpu0->cpu0_DTLB LOAD         ACCESS:   12423686 HIT:   11703379 MISS:     720307 MSHR_MERGE:     323870
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 34.18 cycles
cpu0->LLC TOTAL        ACCESS:     335426 HIT:     194268 MISS:     141158 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      67635 HIT:      36593 MISS:      31042 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      90431 HIT:      10930 MISS:      79501 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     118069 HIT:     117979 MISS:         90 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      59291 HIT:      28766 MISS:      30525 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 197.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1304
  ROW_BUFFER_MISS:     139751
  AVG DBUS CONGESTED CYCLE: 11.28
Channel 0 WQ ROW_BUFFER_HIT:      11009
  ROW_BUFFER_MISS:      73795
  FULL:          0
Channel 0 REFRESHES ISSUED:       3229
