#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Mon Jan  6 12:31:59 2025
# Process ID: 21132
# Current directory: C:/FPGA_project/AXI_UART/AXI_UART.runs/impl_1
# Command line: vivado.exe -log AXI_UART_TX_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source AXI_UART_TX_wrapper.tcl -notrace
# Log file: C:/FPGA_project/AXI_UART/AXI_UART.runs/impl_1/AXI_UART_TX_wrapper.vdi
# Journal file: C:/FPGA_project/AXI_UART/AXI_UART.runs/impl_1\vivado.jou
# Running On        :COMSYS01
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :13th Gen Intel(R) Core(TM) i7-13700
# CPU Frequency     :2112 MHz
# CPU Physical cores:16
# CPU Logical cores :24
# Host memory       :34020 MB
# Swap memory       :2147 MB
# Total Virtual     :36167 MB
# Available Virtual :19438 MB
#-----------------------------------------------------------
source AXI_UART_TX_wrapper.tcl -notrace
