-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.3
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity FC_1u_64u_10u_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    in_stream_a_V_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    in_stream_a_V_V_empty_n : IN STD_LOGIC;
    in_stream_a_V_V_read : OUT STD_LOGIC;
    out_stream_V_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_stream_V_V_full_n : IN STD_LOGIC;
    out_stream_V_V_write : OUT STD_LOGIC );
end;


architecture behav of FC_1u_64u_10u_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (20 downto 0) := "000000000001000000000";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (20 downto 0) := "000000000010000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (20 downto 0) := "000000000100000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (20 downto 0) := "000000001000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (20 downto 0) := "000000010000000000000";
    constant ap_ST_fsm_pp1_stage0 : STD_LOGIC_VECTOR (20 downto 0) := "000000100000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (20 downto 0) := "000001000000000000000";
    constant ap_ST_fsm_pp2_stage0 : STD_LOGIC_VECTOR (20 downto 0) := "000010000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (20 downto 0) := "000100000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (20 downto 0) := "001000000000000000000";
    constant ap_ST_fsm_pp3_stage0 : STD_LOGIC_VECTOR (20 downto 0) := "010000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (20 downto 0) := "100000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv34_0 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000000000000000000000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv5_E : STD_LOGIC_VECTOR (4 downto 0) := "01110";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv5_D : STD_LOGIC_VECTOR (4 downto 0) := "01101";
    constant ap_const_lv5_C : STD_LOGIC_VECTOR (4 downto 0) := "01100";
    constant ap_const_lv5_B : STD_LOGIC_VECTOR (4 downto 0) := "01011";
    constant ap_const_lv5_A : STD_LOGIC_VECTOR (4 downto 0) := "01010";
    constant ap_const_lv5_9 : STD_LOGIC_VECTOR (4 downto 0) := "01001";
    constant ap_const_lv5_8 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_const_lv5_7 : STD_LOGIC_VECTOR (4 downto 0) := "00111";
    constant ap_const_lv5_6 : STD_LOGIC_VECTOR (4 downto 0) := "00110";
    constant ap_const_lv5_5 : STD_LOGIC_VECTOR (4 downto 0) := "00101";
    constant ap_const_lv5_4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_const_lv5_3 : STD_LOGIC_VECTOR (4 downto 0) := "00011";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv31_1 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000001";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv34_1 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000000000000000000000001";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv18_0 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    constant ap_const_lv10_280 : STD_LOGIC_VECTOR (9 downto 0) := "1010000000";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";

    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal B_COL_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    signal B_ROW_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    signal OFMDim_current_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal A_ROW_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    signal A_V_1_0_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal A_V_1_0_ce0 : STD_LOGIC;
    signal A_V_1_0_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal A_V_1_0_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal A_V_1_0_ce1 : STD_LOGIC;
    signal A_V_1_0_we1 : STD_LOGIC;
    signal A_V_1_0_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_V_1_0_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal B_V_1_0_ce0 : STD_LOGIC;
    signal B_V_1_0_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_V_1_0_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal B_V_1_0_ce1 : STD_LOGIC;
    signal B_V_1_0_we1 : STD_LOGIC;
    signal B_V_1_0_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal A_V_1_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal A_V_1_1_ce0 : STD_LOGIC;
    signal A_V_1_1_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal A_V_1_1_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal A_V_1_1_ce1 : STD_LOGIC;
    signal A_V_1_1_we1 : STD_LOGIC;
    signal A_V_1_1_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_V_1_1_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal B_V_1_1_ce0 : STD_LOGIC;
    signal B_V_1_1_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_V_1_1_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal B_V_1_1_ce1 : STD_LOGIC;
    signal B_V_1_1_we1 : STD_LOGIC;
    signal B_V_1_1_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal A_V_1_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal A_V_1_2_ce0 : STD_LOGIC;
    signal A_V_1_2_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal A_V_1_2_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal A_V_1_2_ce1 : STD_LOGIC;
    signal A_V_1_2_we1 : STD_LOGIC;
    signal A_V_1_2_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_V_1_2_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal B_V_1_2_ce0 : STD_LOGIC;
    signal B_V_1_2_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_V_1_2_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal B_V_1_2_ce1 : STD_LOGIC;
    signal B_V_1_2_we1 : STD_LOGIC;
    signal B_V_1_2_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal A_V_1_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal A_V_1_3_ce0 : STD_LOGIC;
    signal A_V_1_3_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal A_V_1_3_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal A_V_1_3_ce1 : STD_LOGIC;
    signal A_V_1_3_we1 : STD_LOGIC;
    signal A_V_1_3_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_V_1_3_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal B_V_1_3_ce0 : STD_LOGIC;
    signal B_V_1_3_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_V_1_3_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal B_V_1_3_ce1 : STD_LOGIC;
    signal B_V_1_3_we1 : STD_LOGIC;
    signal B_V_1_3_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal A_V_1_4_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal A_V_1_4_ce0 : STD_LOGIC;
    signal A_V_1_4_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal A_V_1_4_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal A_V_1_4_ce1 : STD_LOGIC;
    signal A_V_1_4_we1 : STD_LOGIC;
    signal A_V_1_4_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_V_1_4_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal B_V_1_4_ce0 : STD_LOGIC;
    signal B_V_1_4_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_V_1_4_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal B_V_1_4_ce1 : STD_LOGIC;
    signal B_V_1_4_we1 : STD_LOGIC;
    signal B_V_1_4_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal A_V_1_5_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal A_V_1_5_ce0 : STD_LOGIC;
    signal A_V_1_5_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal A_V_1_5_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal A_V_1_5_ce1 : STD_LOGIC;
    signal A_V_1_5_we1 : STD_LOGIC;
    signal A_V_1_5_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_V_1_5_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal B_V_1_5_ce0 : STD_LOGIC;
    signal B_V_1_5_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_V_1_5_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal B_V_1_5_ce1 : STD_LOGIC;
    signal B_V_1_5_we1 : STD_LOGIC;
    signal B_V_1_5_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal A_V_1_6_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal A_V_1_6_ce0 : STD_LOGIC;
    signal A_V_1_6_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal A_V_1_6_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal A_V_1_6_ce1 : STD_LOGIC;
    signal A_V_1_6_we1 : STD_LOGIC;
    signal A_V_1_6_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_V_1_6_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal B_V_1_6_ce0 : STD_LOGIC;
    signal B_V_1_6_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_V_1_6_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal B_V_1_6_ce1 : STD_LOGIC;
    signal B_V_1_6_we1 : STD_LOGIC;
    signal B_V_1_6_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal A_V_1_7_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal A_V_1_7_ce0 : STD_LOGIC;
    signal A_V_1_7_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal A_V_1_7_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal A_V_1_7_ce1 : STD_LOGIC;
    signal A_V_1_7_we1 : STD_LOGIC;
    signal A_V_1_7_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_V_1_7_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal B_V_1_7_ce0 : STD_LOGIC;
    signal B_V_1_7_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_V_1_7_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal B_V_1_7_ce1 : STD_LOGIC;
    signal B_V_1_7_we1 : STD_LOGIC;
    signal B_V_1_7_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal A_V_1_8_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal A_V_1_8_ce0 : STD_LOGIC;
    signal A_V_1_8_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal A_V_1_8_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal A_V_1_8_ce1 : STD_LOGIC;
    signal A_V_1_8_we1 : STD_LOGIC;
    signal A_V_1_8_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_V_1_8_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal B_V_1_8_ce0 : STD_LOGIC;
    signal B_V_1_8_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_V_1_8_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal B_V_1_8_ce1 : STD_LOGIC;
    signal B_V_1_8_we1 : STD_LOGIC;
    signal B_V_1_8_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal A_V_1_9_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal A_V_1_9_ce0 : STD_LOGIC;
    signal A_V_1_9_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal A_V_1_9_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal A_V_1_9_ce1 : STD_LOGIC;
    signal A_V_1_9_we1 : STD_LOGIC;
    signal A_V_1_9_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_V_1_9_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal B_V_1_9_ce0 : STD_LOGIC;
    signal B_V_1_9_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_V_1_9_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal B_V_1_9_ce1 : STD_LOGIC;
    signal B_V_1_9_we1 : STD_LOGIC;
    signal B_V_1_9_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal A_V_1_10_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal A_V_1_10_ce0 : STD_LOGIC;
    signal A_V_1_10_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal A_V_1_10_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal A_V_1_10_ce1 : STD_LOGIC;
    signal A_V_1_10_we1 : STD_LOGIC;
    signal A_V_1_10_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_V_1_10_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal B_V_1_10_ce0 : STD_LOGIC;
    signal B_V_1_10_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_V_1_10_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal B_V_1_10_ce1 : STD_LOGIC;
    signal B_V_1_10_we1 : STD_LOGIC;
    signal B_V_1_10_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal A_V_1_11_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal A_V_1_11_ce0 : STD_LOGIC;
    signal A_V_1_11_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal A_V_1_11_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal A_V_1_11_ce1 : STD_LOGIC;
    signal A_V_1_11_we1 : STD_LOGIC;
    signal A_V_1_11_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_V_1_11_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal B_V_1_11_ce0 : STD_LOGIC;
    signal B_V_1_11_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_V_1_11_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal B_V_1_11_ce1 : STD_LOGIC;
    signal B_V_1_11_we1 : STD_LOGIC;
    signal B_V_1_11_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal A_V_1_12_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal A_V_1_12_ce0 : STD_LOGIC;
    signal A_V_1_12_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal A_V_1_12_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal A_V_1_12_ce1 : STD_LOGIC;
    signal A_V_1_12_we1 : STD_LOGIC;
    signal A_V_1_12_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_V_1_12_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal B_V_1_12_ce0 : STD_LOGIC;
    signal B_V_1_12_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_V_1_12_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal B_V_1_12_ce1 : STD_LOGIC;
    signal B_V_1_12_we1 : STD_LOGIC;
    signal B_V_1_12_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal A_V_1_13_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal A_V_1_13_ce0 : STD_LOGIC;
    signal A_V_1_13_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal A_V_1_13_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal A_V_1_13_ce1 : STD_LOGIC;
    signal A_V_1_13_we1 : STD_LOGIC;
    signal A_V_1_13_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_V_1_13_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal B_V_1_13_ce0 : STD_LOGIC;
    signal B_V_1_13_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_V_1_13_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal B_V_1_13_ce1 : STD_LOGIC;
    signal B_V_1_13_we1 : STD_LOGIC;
    signal B_V_1_13_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal A_V_1_14_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal A_V_1_14_ce0 : STD_LOGIC;
    signal A_V_1_14_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal A_V_1_14_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal A_V_1_14_ce1 : STD_LOGIC;
    signal A_V_1_14_we1 : STD_LOGIC;
    signal A_V_1_14_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_V_1_14_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal B_V_1_14_ce0 : STD_LOGIC;
    signal B_V_1_14_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_V_1_14_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal B_V_1_14_ce1 : STD_LOGIC;
    signal B_V_1_14_we1 : STD_LOGIC;
    signal B_V_1_14_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal A_V_1_15_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal A_V_1_15_ce0 : STD_LOGIC;
    signal A_V_1_15_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal A_V_1_15_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal A_V_1_15_ce1 : STD_LOGIC;
    signal A_V_1_15_we1 : STD_LOGIC;
    signal A_V_1_15_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_V_1_15_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal B_V_1_15_ce0 : STD_LOGIC;
    signal B_V_1_15_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_V_1_15_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal B_V_1_15_ce1 : STD_LOGIC;
    signal B_V_1_15_we1 : STD_LOGIC;
    signal B_V_1_15_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal in_stream_a_V_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_CS_fsm_pp3_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp3_stage0 : signal is "none";
    signal ap_enable_reg_pp3_iter1 : STD_LOGIC := '0';
    signal ap_block_pp3_stage0 : BOOLEAN;
    signal or_cond_reg_2834 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage0 : signal is "none";
    signal ap_enable_reg_pp1_iter1 : STD_LOGIC := '0';
    signal ap_block_pp1_stage0 : BOOLEAN;
    signal tmp_123_reg_2391 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal exitcond3_reg_2351 : STD_LOGIC_VECTOR (0 downto 0);
    signal out_stream_V_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp2_iter6 : STD_LOGIC := '0';
    signal ap_block_pp2_stage0 : BOOLEAN;
    signal ifzero_reg_2567 : STD_LOGIC_VECTOR (0 downto 0);
    signal ifzero_reg_2567_pp2_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal i3_reg_1346 : STD_LOGIC_VECTOR (31 downto 0);
    signal j2_reg_1379 : STD_LOGIC_VECTOR (6 downto 0);
    signal indvar_flatten6_reg_1390 : STD_LOGIC_VECTOR (33 downto 0);
    signal ib_reg_1401 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_2_reg_1412 : STD_LOGIC_VECTOR (31 downto 0);
    signal ic_reg_1424 : STD_LOGIC_VECTOR (2 downto 0);
    signal indvar_flatten_reg_1435 : STD_LOGIC_VECTOR (9 downto 0);
    signal i_reg_1446 : STD_LOGIC_VECTOR (3 downto 0);
    signal j_reg_1457 : STD_LOGIC_VECTOR (6 downto 0);
    signal reg_1487 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_enable_reg_pp1_iter0 : STD_LOGIC := '0';
    signal ap_block_state16_pp1_stage0_iter0 : BOOLEAN;
    signal ap_block_state17_pp1_stage0_iter1 : BOOLEAN;
    signal ap_block_pp1_stage0_11001 : BOOLEAN;
    signal tmp_122_fu_1599_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_123_fu_1619_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_1491 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_enable_reg_pp3_iter0 : STD_LOGIC := '0';
    signal ap_block_state28_pp3_stage0_iter0 : BOOLEAN;
    signal ap_block_state29_pp3_stage0_iter1 : BOOLEAN;
    signal ap_block_pp3_stage0_11001 : BOOLEAN;
    signal exitcond_flatten_fu_2008_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_fu_2075_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_V_reg_2275 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal tmp_V_305_reg_2281 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state2 : BOOLEAN;
    signal tmp_V_307_reg_2286 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state3 : BOOLEAN;
    signal tmp_V_309_reg_2294 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state4 : BOOLEAN;
    signal tmp_V_313_reg_2300 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state6 : BOOLEAN;
    signal tmp_V_315_reg_2308 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state7 : BOOLEAN;
    signal tmp_s_fu_1495_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state8 : BOOLEAN;
    signal B_ROW_3_load_reg_2317 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_117_fu_1508_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal KER_size_0_fu_1513_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal KER_size_0_reg_2326 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_138_fu_1517_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal tmp_138_reg_2331 : STD_LOGIC_VECTOR (33 downto 0);
    signal tmp1_fu_1530_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp1_reg_2336 : STD_LOGIC_VECTOR (31 downto 0);
    signal KER_size_1_fu_1539_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal KER_size_1_reg_2341 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal KER_bound_fu_1543_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal KER_bound_reg_2346 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal exitcond3_fu_1547_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state11_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal i_13_fu_1552_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal num_imag_4_fu_1563_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal num_imag_4_reg_2363 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal A_COL_ITER_fu_1573_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal A_COL_ITER_reg_2368 : STD_LOGIC_VECTOR (31 downto 0);
    signal exitcond_fu_1558_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_121_fu_1588_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal iter_4_fu_1593_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal iter_4_reg_2377 : STD_LOGIC_VECTOR (30 downto 0);
    signal j_11_fu_1605_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_251_fu_1625_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_251_reg_2395 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_250_fu_1629_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_250_reg_2400 : STD_LOGIC_VECTOR (1 downto 0);
    signal exitcond_flatten8_fu_1691_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten8_reg_2405 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp2_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp2_stage0 : signal is "none";
    signal ap_block_state19_pp2_stage0_iter0 : BOOLEAN;
    signal ap_block_state20_pp2_stage0_iter1 : BOOLEAN;
    signal ap_block_state21_pp2_stage0_iter2 : BOOLEAN;
    signal ap_block_state22_pp2_stage0_iter3 : BOOLEAN;
    signal ap_block_state23_pp2_stage0_iter4 : BOOLEAN;
    signal ap_block_state24_pp2_stage0_iter5 : BOOLEAN;
    signal ap_block_state25_pp2_stage0_iter6 : BOOLEAN;
    signal ap_block_pp2_stage0_11001 : BOOLEAN;
    signal exitcond_flatten8_reg_2405_pp2_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten8_reg_2405_pp2_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten8_reg_2405_pp2_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten8_reg_2405_pp2_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten8_reg_2405_pp2_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_flatten_next7_fu_1696_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal ap_enable_reg_pp2_iter0 : STD_LOGIC := '0';
    signal exitcond10_fu_1708_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond10_reg_2414 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond10_reg_2414_pp2_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond10_reg_2414_pp2_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond10_reg_2414_pp2_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond10_reg_2414_pp2_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ic_mid2_fu_1714_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ic_mid2_reg_2419 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_142_mid2_v_fu_1722_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_142_mid2_v_reg_2424 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_155_cast_fu_1752_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_155_cast_reg_2429 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_155_cast_reg_2429_pp2_iter1_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal ic_4_fu_1760_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ic_4_reg_2465 : STD_LOGIC_VECTOR (2 downto 0);
    signal ic4_fu_1766_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ic4_reg_2471 : STD_LOGIC_VECTOR (63 downto 0);
    signal B_V_1_1_load_reg_2547 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_enable_reg_pp2_iter1 : STD_LOGIC := '0';
    signal B_V_1_3_load_reg_2552 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_V_1_9_load_reg_2557 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_V_1_11_load_reg_2562 : STD_LOGIC_VECTOR (15 downto 0);
    signal ifzero_fu_1773_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ifzero_reg_2567_pp2_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ifzero_reg_2567_pp2_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ifzero_reg_2567_pp2_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal B_V_1_0_load_reg_2651 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_enable_reg_pp2_iter2 : STD_LOGIC := '0';
    signal ret_V_1_fu_2167_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ret_V_1_reg_2656 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_V_1_2_load_reg_2661 : STD_LOGIC_VECTOR (15 downto 0);
    signal ret_V_3_fu_2173_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ret_V_3_reg_2666 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_V_1_5_load_reg_2671 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_V_1_7_load_reg_2676 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_V_1_8_load_reg_2681 : STD_LOGIC_VECTOR (15 downto 0);
    signal ret_V_9_fu_2179_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ret_V_9_reg_2686 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_V_1_10_load_reg_2691 : STD_LOGIC_VECTOR (15 downto 0);
    signal ret_V_11_fu_2185_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ret_V_11_reg_2696 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_V_1_13_load_reg_2701 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_V_1_15_load_reg_2706 : STD_LOGIC_VECTOR (15 downto 0);
    signal A_V_1_4_load_reg_2711 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_enable_reg_pp2_iter3 : STD_LOGIC := '0';
    signal B_V_1_4_load_reg_2716 : STD_LOGIC_VECTOR (15 downto 0);
    signal ret_V_5_fu_2205_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ret_V_5_reg_2721 : STD_LOGIC_VECTOR (31 downto 0);
    signal A_V_1_6_load_reg_2726 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_V_1_6_load_reg_2731 : STD_LOGIC_VECTOR (15 downto 0);
    signal ret_V_7_fu_2211_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ret_V_7_reg_2736 : STD_LOGIC_VECTOR (31 downto 0);
    signal A_V_1_12_load_reg_2741 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_V_1_12_load_reg_2746 : STD_LOGIC_VECTOR (15 downto 0);
    signal ret_V_13_fu_2231_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ret_V_13_reg_2751 : STD_LOGIC_VECTOR (31 downto 0);
    signal A_V_1_14_load_reg_2756 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_V_1_14_load_reg_2761 : STD_LOGIC_VECTOR (15 downto 0);
    signal ret_V_15_fu_2237_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ret_V_15_reg_2766 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2191_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp4_reg_2771 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2198_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp5_reg_2776 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2217_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp11_reg_2781 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2224_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp12_reg_2786 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp2_fu_1894_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp2_reg_2791 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp9_fu_1908_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp9_reg_2796 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_V_s_fu_1925_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_V_s_reg_2801 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp2_iter5 : STD_LOGIC := '0';
    signal tmp_145_reg_2808 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_116_fu_1989_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_116_reg_2813 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal exitcond_flatten_reg_2818 : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_flatten_next_fu_2014_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_135_mid2_v_fu_2045_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_135_mid2_v_reg_2827 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_248_fu_2081_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_248_reg_2838 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_247_fu_2085_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_247_reg_2843 : STD_LOGIC_VECTOR (1 downto 0);
    signal j_10_fu_2089_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state11 : STD_LOGIC;
    signal ap_block_pp1_stage0_subdone : BOOLEAN;
    signal ap_condition_pp1_exit_iter0_state16 : STD_LOGIC;
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal ap_block_pp2_stage0_subdone : BOOLEAN;
    signal ap_condition_pp2_exit_iter0_state19 : STD_LOGIC;
    signal ap_enable_reg_pp2_iter4 : STD_LOGIC := '0';
    signal ap_block_pp3_stage0_subdone : BOOLEAN;
    signal ap_condition_pp3_exit_iter0_state28 : STD_LOGIC;
    signal num_imag_reg_1357 : STD_LOGIC_VECTOR (31 downto 0);
    signal iter_reg_1368 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal ap_phi_mux_ib_phi_fu_1405_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_p_2_phi_fu_1416_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_ic_phi_fu_1428_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_mux_i_phi_fu_1450_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal newIndex7_fu_1633_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal newIndex6_fu_1672_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_143_fu_2101_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_141_fu_2147_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_state5 : BOOLEAN;
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal tmp_V_324_fu_1984_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp2_stage0_01001 : BOOLEAN;
    signal ap_block_pp3_stage0_01001 : BOOLEAN;
    signal tmp_249_fu_1652_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_246_fu_2121_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal j_mid2_fu_2032_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal A_COL_ITER_fu_1573_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal A_COL_ITER_fu_1573_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal iter_cast_fu_1584_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal j2_cast_fu_1611_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ib_4_fu_1702_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_252_fu_1730_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_154_cast_fu_1734_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal ic4_cast_fu_1742_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_144_fu_1746_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_2243_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2251_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp3_fu_1886_p2 : STD_LOGIC_VECTOR (31 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of tmp3_fu_1886_p2 : signal is "no";
    signal tmp6_fu_1890_p2 : STD_LOGIC_VECTOR (31 downto 0);
    attribute use_dsp48 of tmp6_fu_1890_p2 : signal is "no";
    signal grp_fu_2259_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2267_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp10_fu_1900_p2 : STD_LOGIC_VECTOR (31 downto 0);
    attribute use_dsp48 of tmp10_fu_1900_p2 : signal is "no";
    signal tmp13_fu_1904_p2 : STD_LOGIC_VECTOR (31 downto 0);
    attribute use_dsp48 of tmp13_fu_1904_p2 : signal is "no";
    signal tmp_28_fu_1921_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_2_mid2_fu_1914_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_neg_fu_1931_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_lshr_cast_fu_1954_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_146_fu_1963_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_253_fu_1947_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_neg_t_fu_1957_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_lshr_f_cast_fu_1972_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal output_data_fu_1976_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal i_cast_fu_1999_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_139_fu_2026_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_12_fu_2020_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal i_cast_mid1_fu_2041_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_136_mid1_fu_2053_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_118_fu_2003_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_cast_fu_2066_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_120_fu_2070_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_136_mid2_fu_2058_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_142_fu_2095_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_140_fu_2141_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_idle_pp1 : STD_LOGIC;
    signal ap_enable_pp1 : STD_LOGIC;
    signal ap_idle_pp2 : STD_LOGIC;
    signal ap_enable_pp2 : STD_LOGIC;
    signal ap_idle_pp3 : STD_LOGIC;
    signal ap_enable_pp3 : STD_LOGIC;
    signal ap_condition_2050 : BOOLEAN;
    signal ap_condition_2053 : BOOLEAN;
    signal ap_condition_2056 : BOOLEAN;
    signal ap_condition_2059 : BOOLEAN;
    signal ap_condition_2062 : BOOLEAN;
    signal ap_condition_2065 : BOOLEAN;
    signal ap_condition_2082 : BOOLEAN;
    signal ap_condition_2085 : BOOLEAN;
    signal ap_condition_2088 : BOOLEAN;
    signal ap_condition_2091 : BOOLEAN;
    signal ap_condition_2094 : BOOLEAN;
    signal ap_condition_2097 : BOOLEAN;
    signal ap_condition_2100 : BOOLEAN;
    signal ap_condition_2103 : BOOLEAN;
    signal ap_condition_2106 : BOOLEAN;
    signal ap_condition_2109 : BOOLEAN;
    signal ap_condition_2112 : BOOLEAN;
    signal ap_condition_2115 : BOOLEAN;
    signal ap_condition_2118 : BOOLEAN;
    signal ap_condition_2121 : BOOLEAN;
    signal ap_condition_2124 : BOOLEAN;
    signal ap_condition_2127 : BOOLEAN;
    signal ap_condition_2144 : BOOLEAN;
    signal ap_condition_2147 : BOOLEAN;
    signal ap_condition_2150 : BOOLEAN;
    signal ap_condition_2153 : BOOLEAN;
    signal ap_condition_2156 : BOOLEAN;
    signal ap_condition_2159 : BOOLEAN;
    signal ap_condition_2162 : BOOLEAN;
    signal ap_condition_2165 : BOOLEAN;
    signal ap_condition_2168 : BOOLEAN;
    signal ap_condition_2171 : BOOLEAN;

    component cifar_10_mul_32s_bkb IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component cifar_10_mul_mul_2iS IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component cifar_10_mac_mula3i2 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component FC_1u_64u_10u_s_AdQK IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component FC_1u_64u_10u_s_BdRK IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;



begin
    A_V_1_0_U : component FC_1u_64u_10u_s_AdQK
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => A_V_1_0_address0,
        ce0 => A_V_1_0_ce0,
        q0 => A_V_1_0_q0,
        address1 => A_V_1_0_address1,
        ce1 => A_V_1_0_ce1,
        we1 => A_V_1_0_we1,
        d1 => A_V_1_0_d1);

    B_V_1_0_U : component FC_1u_64u_10u_s_BdRK
    generic map (
        DataWidth => 16,
        AddressRange => 40,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => B_V_1_0_address0,
        ce0 => B_V_1_0_ce0,
        q0 => B_V_1_0_q0,
        address1 => B_V_1_0_address1,
        ce1 => B_V_1_0_ce1,
        we1 => B_V_1_0_we1,
        d1 => B_V_1_0_d1);

    A_V_1_1_U : component FC_1u_64u_10u_s_AdQK
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => A_V_1_1_address0,
        ce0 => A_V_1_1_ce0,
        q0 => A_V_1_1_q0,
        address1 => A_V_1_1_address1,
        ce1 => A_V_1_1_ce1,
        we1 => A_V_1_1_we1,
        d1 => A_V_1_1_d1);

    B_V_1_1_U : component FC_1u_64u_10u_s_BdRK
    generic map (
        DataWidth => 16,
        AddressRange => 40,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => B_V_1_1_address0,
        ce0 => B_V_1_1_ce0,
        q0 => B_V_1_1_q0,
        address1 => B_V_1_1_address1,
        ce1 => B_V_1_1_ce1,
        we1 => B_V_1_1_we1,
        d1 => B_V_1_1_d1);

    A_V_1_2_U : component FC_1u_64u_10u_s_AdQK
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => A_V_1_2_address0,
        ce0 => A_V_1_2_ce0,
        q0 => A_V_1_2_q0,
        address1 => A_V_1_2_address1,
        ce1 => A_V_1_2_ce1,
        we1 => A_V_1_2_we1,
        d1 => A_V_1_2_d1);

    B_V_1_2_U : component FC_1u_64u_10u_s_BdRK
    generic map (
        DataWidth => 16,
        AddressRange => 40,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => B_V_1_2_address0,
        ce0 => B_V_1_2_ce0,
        q0 => B_V_1_2_q0,
        address1 => B_V_1_2_address1,
        ce1 => B_V_1_2_ce1,
        we1 => B_V_1_2_we1,
        d1 => B_V_1_2_d1);

    A_V_1_3_U : component FC_1u_64u_10u_s_AdQK
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => A_V_1_3_address0,
        ce0 => A_V_1_3_ce0,
        q0 => A_V_1_3_q0,
        address1 => A_V_1_3_address1,
        ce1 => A_V_1_3_ce1,
        we1 => A_V_1_3_we1,
        d1 => A_V_1_3_d1);

    B_V_1_3_U : component FC_1u_64u_10u_s_BdRK
    generic map (
        DataWidth => 16,
        AddressRange => 40,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => B_V_1_3_address0,
        ce0 => B_V_1_3_ce0,
        q0 => B_V_1_3_q0,
        address1 => B_V_1_3_address1,
        ce1 => B_V_1_3_ce1,
        we1 => B_V_1_3_we1,
        d1 => B_V_1_3_d1);

    A_V_1_4_U : component FC_1u_64u_10u_s_AdQK
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => A_V_1_4_address0,
        ce0 => A_V_1_4_ce0,
        q0 => A_V_1_4_q0,
        address1 => A_V_1_4_address1,
        ce1 => A_V_1_4_ce1,
        we1 => A_V_1_4_we1,
        d1 => A_V_1_4_d1);

    B_V_1_4_U : component FC_1u_64u_10u_s_BdRK
    generic map (
        DataWidth => 16,
        AddressRange => 40,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => B_V_1_4_address0,
        ce0 => B_V_1_4_ce0,
        q0 => B_V_1_4_q0,
        address1 => B_V_1_4_address1,
        ce1 => B_V_1_4_ce1,
        we1 => B_V_1_4_we1,
        d1 => B_V_1_4_d1);

    A_V_1_5_U : component FC_1u_64u_10u_s_AdQK
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => A_V_1_5_address0,
        ce0 => A_V_1_5_ce0,
        q0 => A_V_1_5_q0,
        address1 => A_V_1_5_address1,
        ce1 => A_V_1_5_ce1,
        we1 => A_V_1_5_we1,
        d1 => A_V_1_5_d1);

    B_V_1_5_U : component FC_1u_64u_10u_s_BdRK
    generic map (
        DataWidth => 16,
        AddressRange => 40,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => B_V_1_5_address0,
        ce0 => B_V_1_5_ce0,
        q0 => B_V_1_5_q0,
        address1 => B_V_1_5_address1,
        ce1 => B_V_1_5_ce1,
        we1 => B_V_1_5_we1,
        d1 => B_V_1_5_d1);

    A_V_1_6_U : component FC_1u_64u_10u_s_AdQK
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => A_V_1_6_address0,
        ce0 => A_V_1_6_ce0,
        q0 => A_V_1_6_q0,
        address1 => A_V_1_6_address1,
        ce1 => A_V_1_6_ce1,
        we1 => A_V_1_6_we1,
        d1 => A_V_1_6_d1);

    B_V_1_6_U : component FC_1u_64u_10u_s_BdRK
    generic map (
        DataWidth => 16,
        AddressRange => 40,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => B_V_1_6_address0,
        ce0 => B_V_1_6_ce0,
        q0 => B_V_1_6_q0,
        address1 => B_V_1_6_address1,
        ce1 => B_V_1_6_ce1,
        we1 => B_V_1_6_we1,
        d1 => B_V_1_6_d1);

    A_V_1_7_U : component FC_1u_64u_10u_s_AdQK
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => A_V_1_7_address0,
        ce0 => A_V_1_7_ce0,
        q0 => A_V_1_7_q0,
        address1 => A_V_1_7_address1,
        ce1 => A_V_1_7_ce1,
        we1 => A_V_1_7_we1,
        d1 => A_V_1_7_d1);

    B_V_1_7_U : component FC_1u_64u_10u_s_BdRK
    generic map (
        DataWidth => 16,
        AddressRange => 40,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => B_V_1_7_address0,
        ce0 => B_V_1_7_ce0,
        q0 => B_V_1_7_q0,
        address1 => B_V_1_7_address1,
        ce1 => B_V_1_7_ce1,
        we1 => B_V_1_7_we1,
        d1 => B_V_1_7_d1);

    A_V_1_8_U : component FC_1u_64u_10u_s_AdQK
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => A_V_1_8_address0,
        ce0 => A_V_1_8_ce0,
        q0 => A_V_1_8_q0,
        address1 => A_V_1_8_address1,
        ce1 => A_V_1_8_ce1,
        we1 => A_V_1_8_we1,
        d1 => A_V_1_8_d1);

    B_V_1_8_U : component FC_1u_64u_10u_s_BdRK
    generic map (
        DataWidth => 16,
        AddressRange => 40,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => B_V_1_8_address0,
        ce0 => B_V_1_8_ce0,
        q0 => B_V_1_8_q0,
        address1 => B_V_1_8_address1,
        ce1 => B_V_1_8_ce1,
        we1 => B_V_1_8_we1,
        d1 => B_V_1_8_d1);

    A_V_1_9_U : component FC_1u_64u_10u_s_AdQK
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => A_V_1_9_address0,
        ce0 => A_V_1_9_ce0,
        q0 => A_V_1_9_q0,
        address1 => A_V_1_9_address1,
        ce1 => A_V_1_9_ce1,
        we1 => A_V_1_9_we1,
        d1 => A_V_1_9_d1);

    B_V_1_9_U : component FC_1u_64u_10u_s_BdRK
    generic map (
        DataWidth => 16,
        AddressRange => 40,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => B_V_1_9_address0,
        ce0 => B_V_1_9_ce0,
        q0 => B_V_1_9_q0,
        address1 => B_V_1_9_address1,
        ce1 => B_V_1_9_ce1,
        we1 => B_V_1_9_we1,
        d1 => B_V_1_9_d1);

    A_V_1_10_U : component FC_1u_64u_10u_s_AdQK
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => A_V_1_10_address0,
        ce0 => A_V_1_10_ce0,
        q0 => A_V_1_10_q0,
        address1 => A_V_1_10_address1,
        ce1 => A_V_1_10_ce1,
        we1 => A_V_1_10_we1,
        d1 => A_V_1_10_d1);

    B_V_1_10_U : component FC_1u_64u_10u_s_BdRK
    generic map (
        DataWidth => 16,
        AddressRange => 40,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => B_V_1_10_address0,
        ce0 => B_V_1_10_ce0,
        q0 => B_V_1_10_q0,
        address1 => B_V_1_10_address1,
        ce1 => B_V_1_10_ce1,
        we1 => B_V_1_10_we1,
        d1 => B_V_1_10_d1);

    A_V_1_11_U : component FC_1u_64u_10u_s_AdQK
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => A_V_1_11_address0,
        ce0 => A_V_1_11_ce0,
        q0 => A_V_1_11_q0,
        address1 => A_V_1_11_address1,
        ce1 => A_V_1_11_ce1,
        we1 => A_V_1_11_we1,
        d1 => A_V_1_11_d1);

    B_V_1_11_U : component FC_1u_64u_10u_s_BdRK
    generic map (
        DataWidth => 16,
        AddressRange => 40,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => B_V_1_11_address0,
        ce0 => B_V_1_11_ce0,
        q0 => B_V_1_11_q0,
        address1 => B_V_1_11_address1,
        ce1 => B_V_1_11_ce1,
        we1 => B_V_1_11_we1,
        d1 => B_V_1_11_d1);

    A_V_1_12_U : component FC_1u_64u_10u_s_AdQK
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => A_V_1_12_address0,
        ce0 => A_V_1_12_ce0,
        q0 => A_V_1_12_q0,
        address1 => A_V_1_12_address1,
        ce1 => A_V_1_12_ce1,
        we1 => A_V_1_12_we1,
        d1 => A_V_1_12_d1);

    B_V_1_12_U : component FC_1u_64u_10u_s_BdRK
    generic map (
        DataWidth => 16,
        AddressRange => 40,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => B_V_1_12_address0,
        ce0 => B_V_1_12_ce0,
        q0 => B_V_1_12_q0,
        address1 => B_V_1_12_address1,
        ce1 => B_V_1_12_ce1,
        we1 => B_V_1_12_we1,
        d1 => B_V_1_12_d1);

    A_V_1_13_U : component FC_1u_64u_10u_s_AdQK
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => A_V_1_13_address0,
        ce0 => A_V_1_13_ce0,
        q0 => A_V_1_13_q0,
        address1 => A_V_1_13_address1,
        ce1 => A_V_1_13_ce1,
        we1 => A_V_1_13_we1,
        d1 => A_V_1_13_d1);

    B_V_1_13_U : component FC_1u_64u_10u_s_BdRK
    generic map (
        DataWidth => 16,
        AddressRange => 40,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => B_V_1_13_address0,
        ce0 => B_V_1_13_ce0,
        q0 => B_V_1_13_q0,
        address1 => B_V_1_13_address1,
        ce1 => B_V_1_13_ce1,
        we1 => B_V_1_13_we1,
        d1 => B_V_1_13_d1);

    A_V_1_14_U : component FC_1u_64u_10u_s_AdQK
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => A_V_1_14_address0,
        ce0 => A_V_1_14_ce0,
        q0 => A_V_1_14_q0,
        address1 => A_V_1_14_address1,
        ce1 => A_V_1_14_ce1,
        we1 => A_V_1_14_we1,
        d1 => A_V_1_14_d1);

    B_V_1_14_U : component FC_1u_64u_10u_s_BdRK
    generic map (
        DataWidth => 16,
        AddressRange => 40,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => B_V_1_14_address0,
        ce0 => B_V_1_14_ce0,
        q0 => B_V_1_14_q0,
        address1 => B_V_1_14_address1,
        ce1 => B_V_1_14_ce1,
        we1 => B_V_1_14_we1,
        d1 => B_V_1_14_d1);

    A_V_1_15_U : component FC_1u_64u_10u_s_AdQK
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => A_V_1_15_address0,
        ce0 => A_V_1_15_ce0,
        q0 => A_V_1_15_q0,
        address1 => A_V_1_15_address1,
        ce1 => A_V_1_15_ce1,
        we1 => A_V_1_15_we1,
        d1 => A_V_1_15_d1);

    B_V_1_15_U : component FC_1u_64u_10u_s_BdRK
    generic map (
        DataWidth => 16,
        AddressRange => 40,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => B_V_1_15_address0,
        ce0 => B_V_1_15_ce0,
        q0 => B_V_1_15_q0,
        address1 => B_V_1_15_address1,
        ce1 => B_V_1_15_ce1,
        we1 => B_V_1_15_we1,
        d1 => B_V_1_15_d1);

    cifar_10_mul_32s_bkb_U190 : component cifar_10_mul_32s_bkb
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => tmp_V_313_reg_2300,
        din1 => tmp_V_307_reg_2286,
        dout => KER_size_0_fu_1513_p2);

    cifar_10_mul_32s_bkb_U191 : component cifar_10_mul_32s_bkb
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => tmp_V_307_reg_2286,
        din1 => KER_size_0_reg_2326,
        dout => KER_size_1_fu_1539_p2);

    cifar_10_mul_32s_bkb_U192 : component cifar_10_mul_32s_bkb
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => tmp_V_309_reg_2294,
        din1 => KER_size_1_reg_2341,
        dout => KER_bound_fu_1543_p2);

    cifar_10_mul_mul_2iS_U193 : component cifar_10_mul_mul_2iS
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => A_V_1_1_q0,
        din1 => B_V_1_1_load_reg_2547,
        dout => ret_V_1_fu_2167_p2);

    cifar_10_mul_mul_2iS_U194 : component cifar_10_mul_mul_2iS
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => A_V_1_3_q0,
        din1 => B_V_1_3_load_reg_2552,
        dout => ret_V_3_fu_2173_p2);

    cifar_10_mul_mul_2iS_U195 : component cifar_10_mul_mul_2iS
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => A_V_1_9_q0,
        din1 => B_V_1_9_load_reg_2557,
        dout => ret_V_9_fu_2179_p2);

    cifar_10_mul_mul_2iS_U196 : component cifar_10_mul_mul_2iS
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => A_V_1_11_q0,
        din1 => B_V_1_11_load_reg_2562,
        dout => ret_V_11_fu_2185_p2);

    cifar_10_mac_mula3i2_U197 : component cifar_10_mac_mula3i2
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => A_V_1_0_q0,
        din1 => B_V_1_0_load_reg_2651,
        din2 => ret_V_1_reg_2656,
        dout => grp_fu_2191_p3);

    cifar_10_mac_mula3i2_U198 : component cifar_10_mac_mula3i2
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => A_V_1_2_q0,
        din1 => B_V_1_2_load_reg_2661,
        din2 => ret_V_3_reg_2666,
        dout => grp_fu_2198_p3);

    cifar_10_mul_mul_2iS_U199 : component cifar_10_mul_mul_2iS
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => A_V_1_5_q0,
        din1 => B_V_1_5_load_reg_2671,
        dout => ret_V_5_fu_2205_p2);

    cifar_10_mul_mul_2iS_U200 : component cifar_10_mul_mul_2iS
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => A_V_1_7_q0,
        din1 => B_V_1_7_load_reg_2676,
        dout => ret_V_7_fu_2211_p2);

    cifar_10_mac_mula3i2_U201 : component cifar_10_mac_mula3i2
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => A_V_1_8_q0,
        din1 => B_V_1_8_load_reg_2681,
        din2 => ret_V_9_reg_2686,
        dout => grp_fu_2217_p3);

    cifar_10_mac_mula3i2_U202 : component cifar_10_mac_mula3i2
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => A_V_1_10_q0,
        din1 => B_V_1_10_load_reg_2691,
        din2 => ret_V_11_reg_2696,
        dout => grp_fu_2224_p3);

    cifar_10_mul_mul_2iS_U203 : component cifar_10_mul_mul_2iS
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => A_V_1_13_q0,
        din1 => B_V_1_13_load_reg_2701,
        dout => ret_V_13_fu_2231_p2);

    cifar_10_mul_mul_2iS_U204 : component cifar_10_mul_mul_2iS
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => A_V_1_15_q0,
        din1 => B_V_1_15_load_reg_2706,
        dout => ret_V_15_fu_2237_p2);

    cifar_10_mac_mula3i2_U205 : component cifar_10_mac_mula3i2
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => A_V_1_4_load_reg_2711,
        din1 => B_V_1_4_load_reg_2716,
        din2 => ret_V_5_reg_2721,
        dout => grp_fu_2243_p3);

    cifar_10_mac_mula3i2_U206 : component cifar_10_mac_mula3i2
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => A_V_1_6_load_reg_2726,
        din1 => B_V_1_6_load_reg_2731,
        din2 => ret_V_7_reg_2736,
        dout => grp_fu_2251_p3);

    cifar_10_mac_mula3i2_U207 : component cifar_10_mac_mula3i2
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => A_V_1_12_load_reg_2741,
        din1 => B_V_1_12_load_reg_2746,
        din2 => ret_V_13_reg_2751,
        dout => grp_fu_2259_p3);

    cifar_10_mac_mula3i2_U208 : component cifar_10_mac_mula3i2
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => A_V_1_14_load_reg_2756,
        din1 => B_V_1_14_load_reg_2761,
        din2 => ret_V_15_reg_2766,
        dout => grp_fu_2267_p3);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state11) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state11))) then 
                    ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state11);
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp1_exit_iter0_state16) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
                elsif (((tmp_121_fu_1588_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp1_exit_iter0_state16))) then 
                    ap_enable_reg_pp1_iter1 <= (ap_const_logic_1 xor ap_condition_pp1_exit_iter0_state16);
                elsif ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
                elsif (((tmp_121_fu_1588_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                    ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp2_exit_iter0_state19) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
                    ap_enable_reg_pp2_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                    ap_enable_reg_pp2_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp2_exit_iter0_state19)) then 
                        ap_enable_reg_pp2_iter1 <= (ap_const_logic_1 xor ap_condition_pp2_exit_iter0_state19);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then 
                    ap_enable_reg_pp2_iter2 <= ap_enable_reg_pp2_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then 
                    ap_enable_reg_pp2_iter3 <= ap_enable_reg_pp2_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then 
                    ap_enable_reg_pp2_iter4 <= ap_enable_reg_pp2_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then 
                    ap_enable_reg_pp2_iter5 <= ap_enable_reg_pp2_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then 
                    ap_enable_reg_pp2_iter6 <= ap_enable_reg_pp2_iter5;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                    ap_enable_reg_pp2_iter6 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp3_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp3_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp3_exit_iter0_state28) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
                    ap_enable_reg_pp3_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
                    ap_enable_reg_pp3_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp3_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp3_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp3_exit_iter0_state28))) then 
                    ap_enable_reg_pp3_iter1 <= (ap_const_logic_1 xor ap_condition_pp3_exit_iter0_state28);
                elsif ((ap_const_boolean_0 = ap_block_pp3_stage0_subdone)) then 
                    ap_enable_reg_pp3_iter1 <= ap_enable_reg_pp3_iter0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
                    ap_enable_reg_pp3_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((internal_ap_ready = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i3_reg_1346_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (exitcond3_fu_1547_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                i3_reg_1346 <= i_13_fu_1552_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                i3_reg_1346 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    i_reg_1446_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (exitcond_flatten_reg_2818 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
                i_reg_1446 <= tmp_135_mid2_v_reg_2827;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
                i_reg_1446 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    ib_reg_1401_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (exitcond_flatten8_reg_2405 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
                ib_reg_1401 <= tmp_142_mid2_v_reg_2424;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                ib_reg_1401 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    ic_reg_1424_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (exitcond_flatten8_reg_2405 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
                ic_reg_1424 <= ic_4_reg_2465;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                ic_reg_1424 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;

    indvar_flatten6_reg_1390_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (exitcond_flatten8_fu_1691_p2 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
                indvar_flatten6_reg_1390 <= indvar_flatten_next7_fu_1696_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                indvar_flatten6_reg_1390 <= ap_const_lv34_0;
            end if; 
        end if;
    end process;

    indvar_flatten_reg_1435_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (exitcond_flatten_fu_2008_p2 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
                indvar_flatten_reg_1435 <= indvar_flatten_next_fu_2014_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
                indvar_flatten_reg_1435 <= ap_const_lv10_0;
            end if; 
        end if;
    end process;

    iter_reg_1368_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
                iter_reg_1368 <= iter_4_reg_2377;
            elsif (((exitcond_fu_1558_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
                iter_reg_1368 <= ap_const_lv31_0;
            end if; 
        end if;
    end process;

    j2_reg_1379_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_121_fu_1588_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                j2_reg_1379 <= ap_const_lv7_0;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (tmp_122_fu_1599_p2 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                j2_reg_1379 <= j_11_fu_1605_p2;
            end if; 
        end if;
    end process;

    j_reg_1457_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (exitcond_flatten_fu_2008_p2 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
                j_reg_1457 <= j_10_fu_2089_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
                j_reg_1457 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    num_imag_reg_1357_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_121_fu_1588_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                num_imag_reg_1357 <= num_imag_4_reg_2363;
            elsif ((not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (tmp_s_fu_1495_p2 = ap_const_lv1_0) and (tmp_117_fu_1508_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                num_imag_reg_1357 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    p_2_reg_1412_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (exitcond_flatten8_reg_2405_pp2_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter6 = ap_const_logic_1))) then 
                p_2_reg_1412 <= sum_V_s_reg_2801;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                p_2_reg_1412 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_fu_1558_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                A_COL_ITER_reg_2368 <= A_COL_ITER_fu_1573_p2;
                A_ROW_3 <= B_ROW_3_load_reg_2317;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (exitcond_flatten8_reg_2405_pp2_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1))) then
                A_V_1_12_load_reg_2741 <= A_V_1_12_q0;
                A_V_1_14_load_reg_2756 <= A_V_1_14_q0;
                A_V_1_4_load_reg_2711 <= A_V_1_4_q0;
                A_V_1_6_load_reg_2726 <= A_V_1_6_q0;
                B_V_1_12_load_reg_2746 <= B_V_1_12_q0;
                B_V_1_14_load_reg_2761 <= B_V_1_14_q0;
                B_V_1_4_load_reg_2716 <= B_V_1_4_q0;
                B_V_1_6_load_reg_2731 <= B_V_1_6_q0;
                tmp11_reg_2781 <= grp_fu_2217_p3;
                tmp12_reg_2786 <= grp_fu_2224_p3;
                tmp4_reg_2771 <= grp_fu_2191_p3;
                tmp5_reg_2776 <= grp_fu_2198_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (tmp_s_fu_1495_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                B_COL_3 <= tmp_V_313_reg_2300;
                OFMDim_current_3 <= tmp_V_315_reg_2308;
                tmp1_reg_2336 <= tmp1_fu_1530_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state27)) then
                B_ROW_3 <= tmp_116_fu_1989_p2;
                tmp_116_reg_2813 <= tmp_116_fu_1989_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                B_ROW_3_load_reg_2317 <= B_ROW_3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (exitcond_flatten8_reg_2405_pp2_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then
                B_V_1_0_load_reg_2651 <= B_V_1_0_q0;
                B_V_1_10_load_reg_2691 <= B_V_1_10_q0;
                B_V_1_13_load_reg_2701 <= B_V_1_13_q0;
                B_V_1_15_load_reg_2706 <= B_V_1_15_q0;
                B_V_1_2_load_reg_2661 <= B_V_1_2_q0;
                B_V_1_5_load_reg_2671 <= B_V_1_5_q0;
                B_V_1_7_load_reg_2676 <= B_V_1_7_q0;
                B_V_1_8_load_reg_2681 <= B_V_1_8_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (exitcond_flatten8_reg_2405 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then
                B_V_1_11_load_reg_2562 <= B_V_1_11_q0;
                B_V_1_1_load_reg_2547 <= B_V_1_1_q0;
                B_V_1_3_load_reg_2552 <= B_V_1_3_q0;
                B_V_1_9_load_reg_2557 <= B_V_1_9_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                KER_bound_reg_2346 <= KER_bound_fu_1543_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (tmp_117_fu_1508_p2 = ap_const_lv1_0) and (tmp_s_fu_1495_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                KER_size_0_reg_2326 <= KER_size_0_fu_1513_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                KER_size_1_reg_2341 <= KER_size_1_fu_1539_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (exitcond_flatten8_fu_1691_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then
                exitcond10_reg_2414 <= exitcond10_fu_1708_p2;
                ic_mid2_reg_2419 <= ic_mid2_fu_1714_p3;
                tmp_155_cast_reg_2429 <= tmp_155_cast_fu_1752_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then
                exitcond10_reg_2414_pp2_iter1_reg <= exitcond10_reg_2414;
                exitcond_flatten8_reg_2405 <= exitcond_flatten8_fu_1691_p2;
                exitcond_flatten8_reg_2405_pp2_iter1_reg <= exitcond_flatten8_reg_2405;
                tmp_155_cast_reg_2429_pp2_iter1_reg <= tmp_155_cast_reg_2429;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp2_stage0_11001)) then
                exitcond10_reg_2414_pp2_iter2_reg <= exitcond10_reg_2414_pp2_iter1_reg;
                exitcond10_reg_2414_pp2_iter3_reg <= exitcond10_reg_2414_pp2_iter2_reg;
                exitcond10_reg_2414_pp2_iter4_reg <= exitcond10_reg_2414_pp2_iter3_reg;
                exitcond_flatten8_reg_2405_pp2_iter2_reg <= exitcond_flatten8_reg_2405_pp2_iter1_reg;
                exitcond_flatten8_reg_2405_pp2_iter3_reg <= exitcond_flatten8_reg_2405_pp2_iter2_reg;
                exitcond_flatten8_reg_2405_pp2_iter4_reg <= exitcond_flatten8_reg_2405_pp2_iter3_reg;
                exitcond_flatten8_reg_2405_pp2_iter5_reg <= exitcond_flatten8_reg_2405_pp2_iter4_reg;
                ifzero_reg_2567_pp2_iter2_reg <= ifzero_reg_2567;
                ifzero_reg_2567_pp2_iter3_reg <= ifzero_reg_2567_pp2_iter2_reg;
                ifzero_reg_2567_pp2_iter4_reg <= ifzero_reg_2567_pp2_iter3_reg;
                ifzero_reg_2567_pp2_iter5_reg <= ifzero_reg_2567_pp2_iter4_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                exitcond3_reg_2351 <= exitcond3_fu_1547_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then
                exitcond_flatten_reg_2818 <= exitcond_flatten_fu_2008_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (exitcond_flatten8_reg_2405 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then
                    ic4_reg_2471(2 downto 0) <= ic4_fu_1766_p1(2 downto 0);
                ifzero_reg_2567 <= ifzero_fu_1773_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (exitcond_flatten8_fu_1691_p2 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then
                ic_4_reg_2465 <= ic_4_fu_1760_p2;
                tmp_142_mid2_v_reg_2424 <= tmp_142_mid2_v_fu_1722_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state15)) then
                iter_4_reg_2377 <= iter_4_fu_1593_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state14)) then
                num_imag_4_reg_2363 <= num_imag_4_fu_1563_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (exitcond_flatten_fu_2008_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then
                or_cond_reg_2834 <= or_cond_fu_2075_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (tmp_122_fu_1599_p2 = ap_const_lv1_0) and (tmp_123_fu_1619_p2 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (tmp_123_fu_1619_p2 = ap_const_lv1_0) and (tmp_122_fu_1599_p2 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then
                reg_1487 <= j2_reg_1379(6 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (exitcond_flatten_fu_2008_p2 = ap_const_lv1_0) and (or_cond_fu_2075_p2 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (or_cond_fu_2075_p2 = ap_const_lv1_0) and (exitcond_flatten_fu_2008_p2 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then
                reg_1491 <= j_mid2_fu_2032_p3(6 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (exitcond_flatten8_reg_2405_pp2_iter1_reg = ap_const_lv1_0))) then
                ret_V_11_reg_2696 <= ret_V_11_fu_2185_p2;
                ret_V_1_reg_2656 <= ret_V_1_fu_2167_p2;
                ret_V_3_reg_2666 <= ret_V_3_fu_2173_p2;
                ret_V_9_reg_2686 <= ret_V_9_fu_2179_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (exitcond_flatten8_reg_2405_pp2_iter2_reg = ap_const_lv1_0))) then
                ret_V_13_reg_2751 <= ret_V_13_fu_2231_p2;
                ret_V_15_reg_2766 <= ret_V_15_fu_2237_p2;
                ret_V_5_reg_2721 <= ret_V_5_fu_2205_p2;
                ret_V_7_reg_2736 <= ret_V_7_fu_2211_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (exitcond_flatten8_reg_2405_pp2_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter5 = ap_const_logic_1))) then
                sum_V_s_reg_2801 <= sum_V_s_fu_1925_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (exitcond_flatten8_reg_2405_pp2_iter3_reg = ap_const_lv1_0))) then
                tmp2_reg_2791 <= tmp2_fu_1894_p2;
                tmp9_reg_2796 <= tmp9_fu_1908_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (tmp_122_fu_1599_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                tmp_123_reg_2391 <= tmp_123_fu_1619_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (exitcond_flatten_fu_2008_p2 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then
                tmp_135_mid2_v_reg_2827 <= tmp_135_mid2_v_fu_2045_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (tmp_s_fu_1495_p2 = ap_const_lv1_0) and (tmp_117_fu_1508_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    tmp_138_reg_2331(33 downto 2) <= tmp_138_fu_1517_p3(33 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ifzero_reg_2567_pp2_iter4_reg = ap_const_lv1_1))) then
                tmp_145_reg_2808 <= p_neg_fu_1931_p2(31 downto 15);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (exitcond_flatten_fu_2008_p2 = ap_const_lv1_0) and (or_cond_fu_2075_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then
                tmp_247_reg_2843 <= tmp_247_fu_2085_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (or_cond_fu_2075_p2 = ap_const_lv1_0) and (exitcond_flatten_fu_2008_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then
                tmp_248_reg_2838 <= tmp_248_fu_2081_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (tmp_122_fu_1599_p2 = ap_const_lv1_0) and (tmp_123_fu_1619_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                tmp_250_reg_2400 <= tmp_250_fu_1629_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (tmp_123_fu_1619_p2 = ap_const_lv1_0) and (tmp_122_fu_1599_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                tmp_251_reg_2395 <= tmp_251_fu_1625_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                tmp_V_305_reg_2281 <= in_stream_a_V_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                tmp_V_307_reg_2286 <= in_stream_a_V_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                tmp_V_309_reg_2294 <= in_stream_a_V_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                tmp_V_313_reg_2300 <= in_stream_a_V_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                tmp_V_315_reg_2308 <= in_stream_a_V_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_done_reg = ap_const_logic_1) or (out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                tmp_V_reg_2275 <= in_stream_a_V_V_dout;
            end if;
        end if;
    end process;
    tmp_138_reg_2331(1 downto 0) <= "00";
    ic4_reg_2471(63 downto 3) <= "0000000000000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (real_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, in_stream_a_V_V_empty_n, out_stream_V_V_full_n, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_enable_reg_pp2_iter6, ap_enable_reg_pp1_iter0, tmp_122_fu_1599_p2, ap_enable_reg_pp3_iter0, exitcond_flatten_fu_2008_p2, tmp_s_fu_1495_p2, tmp_117_fu_1508_p2, exitcond3_fu_1547_p2, ap_enable_reg_pp0_iter0, ap_CS_fsm_state14, exitcond_fu_1558_p2, tmp_121_fu_1588_p2, ap_CS_fsm_state15, exitcond_flatten8_fu_1691_p2, ap_enable_reg_pp2_iter0, ap_enable_reg_pp2_iter1, ap_enable_reg_pp2_iter5, ap_block_pp0_stage0_subdone, ap_block_pp1_stage0_subdone, ap_block_pp2_stage0_subdone, ap_block_pp3_stage0_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_done_reg = ap_const_logic_1) or (out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if ((not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if ((not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                if ((not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                if ((not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                if ((not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                if ((not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                if ((not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (tmp_s_fu_1495_p2 = ap_const_lv1_0) and (tmp_117_fu_1508_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                elsif ((not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (tmp_117_fu_1508_p2 = ap_const_lv1_0) and (tmp_s_fu_1495_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                elsif ((not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (tmp_s_fu_1495_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state27;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when ap_ST_fsm_pp0_stage0 => 
                if (not(((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (exitcond3_fu_1547_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (exitcond3_fu_1547_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when ap_ST_fsm_state14 => 
                if (((exitcond_fu_1558_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state15;
                end if;
            when ap_ST_fsm_state15 => 
                if (((tmp_121_fu_1588_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                end if;
            when ap_ST_fsm_pp1_stage0 => 
                if (not(((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (tmp_122_fu_1599_p2 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (tmp_122_fu_1599_p2 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state18;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                end if;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
            when ap_ST_fsm_pp2_stage0 => 
                if ((not(((ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (ap_enable_reg_pp2_iter1 = ap_const_logic_0) and (exitcond_flatten8_fu_1691_p2 = ap_const_lv1_1) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1))) and not(((ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (ap_enable_reg_pp2_iter5 = ap_const_logic_0) and (ap_enable_reg_pp2_iter6 = ap_const_logic_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
                elsif ((((ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (ap_enable_reg_pp2_iter1 = ap_const_logic_0) and (exitcond_flatten8_fu_1691_p2 = ap_const_lv1_1) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (ap_enable_reg_pp2_iter5 = ap_const_logic_0) and (ap_enable_reg_pp2_iter6 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state26;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
                end if;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
            when ap_ST_fsm_pp3_stage0 => 
                if (not(((ap_const_boolean_0 = ap_block_pp3_stage0_subdone) and (exitcond_flatten_fu_2008_p2 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp3_stage0_subdone) and (exitcond_flatten_fu_2008_p2 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state30;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
                end if;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    A_COL_ITER_fu_1573_p0 <= OFMDim_current_3;
    A_COL_ITER_fu_1573_p1 <= OFMDim_current_3;
    A_COL_ITER_fu_1573_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(A_COL_ITER_fu_1573_p0) * signed(A_COL_ITER_fu_1573_p1))), 32));
    A_V_1_0_address0 <= ic4_reg_2471(2 - 1 downto 0);

    A_V_1_0_address1_assign_proc : process(tmp_123_reg_2391, newIndex7_fu_1633_p1, newIndex6_fu_1672_p1, ap_condition_2050)
    begin
        if ((ap_const_boolean_1 = ap_condition_2050)) then
            if ((tmp_123_reg_2391 = ap_const_lv1_1)) then 
                A_V_1_0_address1 <= newIndex6_fu_1672_p1(2 - 1 downto 0);
            elsif ((tmp_123_reg_2391 = ap_const_lv1_0)) then 
                A_V_1_0_address1 <= newIndex7_fu_1633_p1(2 - 1 downto 0);
            else 
                A_V_1_0_address1 <= "XX";
            end if;
        else 
            A_V_1_0_address1 <= "XX";
        end if; 
    end process;


    A_V_1_0_ce0_assign_proc : process(ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            A_V_1_0_ce0 <= ap_const_logic_1;
        else 
            A_V_1_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_V_1_0_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_123_reg_2391, reg_1487, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_1487 = ap_const_lv5_0) and (tmp_123_reg_2391 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_1487 = ap_const_lv5_0) and (tmp_123_reg_2391 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            A_V_1_0_ce1 <= ap_const_logic_1;
        else 
            A_V_1_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    A_V_1_0_d1_assign_proc : process(tmp_123_reg_2391, tmp_249_fu_1652_p1, ap_condition_2050)
    begin
        if ((ap_const_boolean_1 = ap_condition_2050)) then
            if ((tmp_123_reg_2391 = ap_const_lv1_1)) then 
                A_V_1_0_d1 <= tmp_249_fu_1652_p1;
            elsif ((tmp_123_reg_2391 = ap_const_lv1_0)) then 
                A_V_1_0_d1 <= ap_const_lv16_0;
            else 
                A_V_1_0_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            A_V_1_0_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    A_V_1_0_we1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_123_reg_2391, reg_1487, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_1487 = ap_const_lv5_0) and (tmp_123_reg_2391 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_1487 = ap_const_lv5_0) and (tmp_123_reg_2391 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            A_V_1_0_we1 <= ap_const_logic_1;
        else 
            A_V_1_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    A_V_1_10_address0 <= ic4_reg_2471(2 - 1 downto 0);

    A_V_1_10_address1_assign_proc : process(tmp_123_reg_2391, newIndex7_fu_1633_p1, newIndex6_fu_1672_p1, ap_condition_2053)
    begin
        if ((ap_const_boolean_1 = ap_condition_2053)) then
            if ((tmp_123_reg_2391 = ap_const_lv1_1)) then 
                A_V_1_10_address1 <= newIndex6_fu_1672_p1(2 - 1 downto 0);
            elsif ((tmp_123_reg_2391 = ap_const_lv1_0)) then 
                A_V_1_10_address1 <= newIndex7_fu_1633_p1(2 - 1 downto 0);
            else 
                A_V_1_10_address1 <= "XX";
            end if;
        else 
            A_V_1_10_address1 <= "XX";
        end if; 
    end process;


    A_V_1_10_ce0_assign_proc : process(ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            A_V_1_10_ce0 <= ap_const_logic_1;
        else 
            A_V_1_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_V_1_10_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_123_reg_2391, reg_1487, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_1487 = ap_const_lv5_A) and (tmp_123_reg_2391 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_1487 = ap_const_lv5_A) and (tmp_123_reg_2391 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            A_V_1_10_ce1 <= ap_const_logic_1;
        else 
            A_V_1_10_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    A_V_1_10_d1_assign_proc : process(tmp_123_reg_2391, tmp_249_fu_1652_p1, ap_condition_2053)
    begin
        if ((ap_const_boolean_1 = ap_condition_2053)) then
            if ((tmp_123_reg_2391 = ap_const_lv1_1)) then 
                A_V_1_10_d1 <= tmp_249_fu_1652_p1;
            elsif ((tmp_123_reg_2391 = ap_const_lv1_0)) then 
                A_V_1_10_d1 <= ap_const_lv16_0;
            else 
                A_V_1_10_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            A_V_1_10_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    A_V_1_10_we1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_123_reg_2391, reg_1487, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_1487 = ap_const_lv5_A) and (tmp_123_reg_2391 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_1487 = ap_const_lv5_A) and (tmp_123_reg_2391 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            A_V_1_10_we1 <= ap_const_logic_1;
        else 
            A_V_1_10_we1 <= ap_const_logic_0;
        end if; 
    end process;

    A_V_1_11_address0 <= ic4_fu_1766_p1(2 - 1 downto 0);

    A_V_1_11_address1_assign_proc : process(tmp_123_reg_2391, newIndex7_fu_1633_p1, newIndex6_fu_1672_p1, ap_condition_2056)
    begin
        if ((ap_const_boolean_1 = ap_condition_2056)) then
            if ((tmp_123_reg_2391 = ap_const_lv1_1)) then 
                A_V_1_11_address1 <= newIndex6_fu_1672_p1(2 - 1 downto 0);
            elsif ((tmp_123_reg_2391 = ap_const_lv1_0)) then 
                A_V_1_11_address1 <= newIndex7_fu_1633_p1(2 - 1 downto 0);
            else 
                A_V_1_11_address1 <= "XX";
            end if;
        else 
            A_V_1_11_address1 <= "XX";
        end if; 
    end process;


    A_V_1_11_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            A_V_1_11_ce0 <= ap_const_logic_1;
        else 
            A_V_1_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_V_1_11_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_123_reg_2391, reg_1487, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_1487 = ap_const_lv5_B) and (tmp_123_reg_2391 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_1487 = ap_const_lv5_B) and (tmp_123_reg_2391 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            A_V_1_11_ce1 <= ap_const_logic_1;
        else 
            A_V_1_11_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    A_V_1_11_d1_assign_proc : process(tmp_123_reg_2391, tmp_249_fu_1652_p1, ap_condition_2056)
    begin
        if ((ap_const_boolean_1 = ap_condition_2056)) then
            if ((tmp_123_reg_2391 = ap_const_lv1_1)) then 
                A_V_1_11_d1 <= tmp_249_fu_1652_p1;
            elsif ((tmp_123_reg_2391 = ap_const_lv1_0)) then 
                A_V_1_11_d1 <= ap_const_lv16_0;
            else 
                A_V_1_11_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            A_V_1_11_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    A_V_1_11_we1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_123_reg_2391, reg_1487, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_1487 = ap_const_lv5_B) and (tmp_123_reg_2391 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_1487 = ap_const_lv5_B) and (tmp_123_reg_2391 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            A_V_1_11_we1 <= ap_const_logic_1;
        else 
            A_V_1_11_we1 <= ap_const_logic_0;
        end if; 
    end process;

    A_V_1_12_address0 <= ic4_reg_2471(2 - 1 downto 0);

    A_V_1_12_address1_assign_proc : process(tmp_123_reg_2391, newIndex7_fu_1633_p1, newIndex6_fu_1672_p1, ap_condition_2059)
    begin
        if ((ap_const_boolean_1 = ap_condition_2059)) then
            if ((tmp_123_reg_2391 = ap_const_lv1_1)) then 
                A_V_1_12_address1 <= newIndex6_fu_1672_p1(2 - 1 downto 0);
            elsif ((tmp_123_reg_2391 = ap_const_lv1_0)) then 
                A_V_1_12_address1 <= newIndex7_fu_1633_p1(2 - 1 downto 0);
            else 
                A_V_1_12_address1 <= "XX";
            end if;
        else 
            A_V_1_12_address1 <= "XX";
        end if; 
    end process;


    A_V_1_12_ce0_assign_proc : process(ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            A_V_1_12_ce0 <= ap_const_logic_1;
        else 
            A_V_1_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_V_1_12_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_123_reg_2391, reg_1487, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_1487 = ap_const_lv5_C) and (tmp_123_reg_2391 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_1487 = ap_const_lv5_C) and (tmp_123_reg_2391 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            A_V_1_12_ce1 <= ap_const_logic_1;
        else 
            A_V_1_12_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    A_V_1_12_d1_assign_proc : process(tmp_123_reg_2391, tmp_249_fu_1652_p1, ap_condition_2059)
    begin
        if ((ap_const_boolean_1 = ap_condition_2059)) then
            if ((tmp_123_reg_2391 = ap_const_lv1_1)) then 
                A_V_1_12_d1 <= tmp_249_fu_1652_p1;
            elsif ((tmp_123_reg_2391 = ap_const_lv1_0)) then 
                A_V_1_12_d1 <= ap_const_lv16_0;
            else 
                A_V_1_12_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            A_V_1_12_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    A_V_1_12_we1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_123_reg_2391, reg_1487, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_1487 = ap_const_lv5_C) and (tmp_123_reg_2391 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_1487 = ap_const_lv5_C) and (tmp_123_reg_2391 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            A_V_1_12_we1 <= ap_const_logic_1;
        else 
            A_V_1_12_we1 <= ap_const_logic_0;
        end if; 
    end process;

    A_V_1_13_address0 <= ic4_reg_2471(2 - 1 downto 0);

    A_V_1_13_address1_assign_proc : process(tmp_123_reg_2391, newIndex7_fu_1633_p1, newIndex6_fu_1672_p1, ap_condition_2062)
    begin
        if ((ap_const_boolean_1 = ap_condition_2062)) then
            if ((tmp_123_reg_2391 = ap_const_lv1_1)) then 
                A_V_1_13_address1 <= newIndex6_fu_1672_p1(2 - 1 downto 0);
            elsif ((tmp_123_reg_2391 = ap_const_lv1_0)) then 
                A_V_1_13_address1 <= newIndex7_fu_1633_p1(2 - 1 downto 0);
            else 
                A_V_1_13_address1 <= "XX";
            end if;
        else 
            A_V_1_13_address1 <= "XX";
        end if; 
    end process;


    A_V_1_13_ce0_assign_proc : process(ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            A_V_1_13_ce0 <= ap_const_logic_1;
        else 
            A_V_1_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_V_1_13_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_123_reg_2391, reg_1487, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_1487 = ap_const_lv5_D) and (tmp_123_reg_2391 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_1487 = ap_const_lv5_D) and (tmp_123_reg_2391 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            A_V_1_13_ce1 <= ap_const_logic_1;
        else 
            A_V_1_13_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    A_V_1_13_d1_assign_proc : process(tmp_123_reg_2391, tmp_249_fu_1652_p1, ap_condition_2062)
    begin
        if ((ap_const_boolean_1 = ap_condition_2062)) then
            if ((tmp_123_reg_2391 = ap_const_lv1_1)) then 
                A_V_1_13_d1 <= tmp_249_fu_1652_p1;
            elsif ((tmp_123_reg_2391 = ap_const_lv1_0)) then 
                A_V_1_13_d1 <= ap_const_lv16_0;
            else 
                A_V_1_13_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            A_V_1_13_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    A_V_1_13_we1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_123_reg_2391, reg_1487, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_1487 = ap_const_lv5_D) and (tmp_123_reg_2391 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_1487 = ap_const_lv5_D) and (tmp_123_reg_2391 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            A_V_1_13_we1 <= ap_const_logic_1;
        else 
            A_V_1_13_we1 <= ap_const_logic_0;
        end if; 
    end process;

    A_V_1_14_address0 <= ic4_reg_2471(2 - 1 downto 0);

    A_V_1_14_address1_assign_proc : process(tmp_123_reg_2391, newIndex7_fu_1633_p1, newIndex6_fu_1672_p1, ap_condition_2065)
    begin
        if ((ap_const_boolean_1 = ap_condition_2065)) then
            if ((tmp_123_reg_2391 = ap_const_lv1_1)) then 
                A_V_1_14_address1 <= newIndex6_fu_1672_p1(2 - 1 downto 0);
            elsif ((tmp_123_reg_2391 = ap_const_lv1_0)) then 
                A_V_1_14_address1 <= newIndex7_fu_1633_p1(2 - 1 downto 0);
            else 
                A_V_1_14_address1 <= "XX";
            end if;
        else 
            A_V_1_14_address1 <= "XX";
        end if; 
    end process;


    A_V_1_14_ce0_assign_proc : process(ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            A_V_1_14_ce0 <= ap_const_logic_1;
        else 
            A_V_1_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_V_1_14_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_123_reg_2391, reg_1487, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_1487 = ap_const_lv5_E) and (tmp_123_reg_2391 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_1487 = ap_const_lv5_E) and (tmp_123_reg_2391 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            A_V_1_14_ce1 <= ap_const_logic_1;
        else 
            A_V_1_14_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    A_V_1_14_d1_assign_proc : process(tmp_123_reg_2391, tmp_249_fu_1652_p1, ap_condition_2065)
    begin
        if ((ap_const_boolean_1 = ap_condition_2065)) then
            if ((tmp_123_reg_2391 = ap_const_lv1_1)) then 
                A_V_1_14_d1 <= tmp_249_fu_1652_p1;
            elsif ((tmp_123_reg_2391 = ap_const_lv1_0)) then 
                A_V_1_14_d1 <= ap_const_lv16_0;
            else 
                A_V_1_14_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            A_V_1_14_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    A_V_1_14_we1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_123_reg_2391, reg_1487, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_1487 = ap_const_lv5_E) and (tmp_123_reg_2391 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_1487 = ap_const_lv5_E) and (tmp_123_reg_2391 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            A_V_1_14_we1 <= ap_const_logic_1;
        else 
            A_V_1_14_we1 <= ap_const_logic_0;
        end if; 
    end process;

    A_V_1_15_address0 <= ic4_reg_2471(2 - 1 downto 0);

    A_V_1_15_address1_assign_proc : process(tmp_123_reg_2391, newIndex7_fu_1633_p1, newIndex6_fu_1672_p1, ap_condition_2082)
    begin
        if ((ap_const_boolean_1 = ap_condition_2082)) then
            if ((tmp_123_reg_2391 = ap_const_lv1_1)) then 
                A_V_1_15_address1 <= newIndex6_fu_1672_p1(2 - 1 downto 0);
            elsif ((tmp_123_reg_2391 = ap_const_lv1_0)) then 
                A_V_1_15_address1 <= newIndex7_fu_1633_p1(2 - 1 downto 0);
            else 
                A_V_1_15_address1 <= "XX";
            end if;
        else 
            A_V_1_15_address1 <= "XX";
        end if; 
    end process;


    A_V_1_15_ce0_assign_proc : process(ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            A_V_1_15_ce0 <= ap_const_logic_1;
        else 
            A_V_1_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_V_1_15_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_123_reg_2391, reg_1487, ap_block_pp1_stage0_11001)
    begin
        if (((not((reg_1487 = ap_const_lv5_0)) and not((reg_1487 = ap_const_lv5_1)) and not((reg_1487 = ap_const_lv5_2)) and not((reg_1487 = ap_const_lv5_3)) and not((reg_1487 = ap_const_lv5_4)) and not((reg_1487 = ap_const_lv5_5)) and not((reg_1487 = ap_const_lv5_6)) and not((reg_1487 = ap_const_lv5_7)) and not((reg_1487 = ap_const_lv5_8)) and not((reg_1487 = ap_const_lv5_9)) and not((reg_1487 = ap_const_lv5_A)) and not((reg_1487 = ap_const_lv5_B)) and not((reg_1487 = ap_const_lv5_C)) and not((reg_1487 = ap_const_lv5_D)) and not((reg_1487 = ap_const_lv5_E)) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (tmp_123_reg_2391 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or (not((reg_1487 = ap_const_lv5_0)) and not((reg_1487 = ap_const_lv5_1)) and not((reg_1487 = ap_const_lv5_2)) and not((reg_1487 = ap_const_lv5_3)) and not((reg_1487 = ap_const_lv5_4)) and not((reg_1487 = ap_const_lv5_5)) and not((reg_1487 = ap_const_lv5_6)) and not((reg_1487 = ap_const_lv5_7)) and not((reg_1487 = ap_const_lv5_8)) and not((reg_1487 = ap_const_lv5_9)) and not((reg_1487 = ap_const_lv5_A)) and not((reg_1487 = ap_const_lv5_B)) and not((reg_1487 = ap_const_lv5_C)) and not((reg_1487 = ap_const_lv5_D)) and not((reg_1487 = ap_const_lv5_E)) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (tmp_123_reg_2391 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            A_V_1_15_ce1 <= ap_const_logic_1;
        else 
            A_V_1_15_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    A_V_1_15_d1_assign_proc : process(tmp_123_reg_2391, tmp_249_fu_1652_p1, ap_condition_2082)
    begin
        if ((ap_const_boolean_1 = ap_condition_2082)) then
            if ((tmp_123_reg_2391 = ap_const_lv1_1)) then 
                A_V_1_15_d1 <= tmp_249_fu_1652_p1;
            elsif ((tmp_123_reg_2391 = ap_const_lv1_0)) then 
                A_V_1_15_d1 <= ap_const_lv16_0;
            else 
                A_V_1_15_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            A_V_1_15_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    A_V_1_15_we1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_123_reg_2391, reg_1487, ap_block_pp1_stage0_11001)
    begin
        if (((not((reg_1487 = ap_const_lv5_0)) and not((reg_1487 = ap_const_lv5_1)) and not((reg_1487 = ap_const_lv5_2)) and not((reg_1487 = ap_const_lv5_3)) and not((reg_1487 = ap_const_lv5_4)) and not((reg_1487 = ap_const_lv5_5)) and not((reg_1487 = ap_const_lv5_6)) and not((reg_1487 = ap_const_lv5_7)) and not((reg_1487 = ap_const_lv5_8)) and not((reg_1487 = ap_const_lv5_9)) and not((reg_1487 = ap_const_lv5_A)) and not((reg_1487 = ap_const_lv5_B)) and not((reg_1487 = ap_const_lv5_C)) and not((reg_1487 = ap_const_lv5_D)) and not((reg_1487 = ap_const_lv5_E)) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (tmp_123_reg_2391 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or (not((reg_1487 = ap_const_lv5_0)) and not((reg_1487 = ap_const_lv5_1)) and not((reg_1487 = ap_const_lv5_2)) and not((reg_1487 = ap_const_lv5_3)) and not((reg_1487 = ap_const_lv5_4)) and not((reg_1487 = ap_const_lv5_5)) and not((reg_1487 = ap_const_lv5_6)) and not((reg_1487 = ap_const_lv5_7)) and not((reg_1487 = ap_const_lv5_8)) and not((reg_1487 = ap_const_lv5_9)) and not((reg_1487 = ap_const_lv5_A)) and not((reg_1487 = ap_const_lv5_B)) and not((reg_1487 = ap_const_lv5_C)) and not((reg_1487 = ap_const_lv5_D)) and not((reg_1487 = ap_const_lv5_E)) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (tmp_123_reg_2391 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            A_V_1_15_we1 <= ap_const_logic_1;
        else 
            A_V_1_15_we1 <= ap_const_logic_0;
        end if; 
    end process;

    A_V_1_1_address0 <= ic4_fu_1766_p1(2 - 1 downto 0);

    A_V_1_1_address1_assign_proc : process(tmp_123_reg_2391, newIndex7_fu_1633_p1, newIndex6_fu_1672_p1, ap_condition_2085)
    begin
        if ((ap_const_boolean_1 = ap_condition_2085)) then
            if ((tmp_123_reg_2391 = ap_const_lv1_1)) then 
                A_V_1_1_address1 <= newIndex6_fu_1672_p1(2 - 1 downto 0);
            elsif ((tmp_123_reg_2391 = ap_const_lv1_0)) then 
                A_V_1_1_address1 <= newIndex7_fu_1633_p1(2 - 1 downto 0);
            else 
                A_V_1_1_address1 <= "XX";
            end if;
        else 
            A_V_1_1_address1 <= "XX";
        end if; 
    end process;


    A_V_1_1_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            A_V_1_1_ce0 <= ap_const_logic_1;
        else 
            A_V_1_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_V_1_1_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_123_reg_2391, reg_1487, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_1487 = ap_const_lv5_1) and (tmp_123_reg_2391 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_1487 = ap_const_lv5_1) and (tmp_123_reg_2391 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            A_V_1_1_ce1 <= ap_const_logic_1;
        else 
            A_V_1_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    A_V_1_1_d1_assign_proc : process(tmp_123_reg_2391, tmp_249_fu_1652_p1, ap_condition_2085)
    begin
        if ((ap_const_boolean_1 = ap_condition_2085)) then
            if ((tmp_123_reg_2391 = ap_const_lv1_1)) then 
                A_V_1_1_d1 <= tmp_249_fu_1652_p1;
            elsif ((tmp_123_reg_2391 = ap_const_lv1_0)) then 
                A_V_1_1_d1 <= ap_const_lv16_0;
            else 
                A_V_1_1_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            A_V_1_1_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    A_V_1_1_we1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_123_reg_2391, reg_1487, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_1487 = ap_const_lv5_1) and (tmp_123_reg_2391 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_1487 = ap_const_lv5_1) and (tmp_123_reg_2391 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            A_V_1_1_we1 <= ap_const_logic_1;
        else 
            A_V_1_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    A_V_1_2_address0 <= ic4_reg_2471(2 - 1 downto 0);

    A_V_1_2_address1_assign_proc : process(tmp_123_reg_2391, newIndex7_fu_1633_p1, newIndex6_fu_1672_p1, ap_condition_2088)
    begin
        if ((ap_const_boolean_1 = ap_condition_2088)) then
            if ((tmp_123_reg_2391 = ap_const_lv1_1)) then 
                A_V_1_2_address1 <= newIndex6_fu_1672_p1(2 - 1 downto 0);
            elsif ((tmp_123_reg_2391 = ap_const_lv1_0)) then 
                A_V_1_2_address1 <= newIndex7_fu_1633_p1(2 - 1 downto 0);
            else 
                A_V_1_2_address1 <= "XX";
            end if;
        else 
            A_V_1_2_address1 <= "XX";
        end if; 
    end process;


    A_V_1_2_ce0_assign_proc : process(ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            A_V_1_2_ce0 <= ap_const_logic_1;
        else 
            A_V_1_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_V_1_2_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_123_reg_2391, reg_1487, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_1487 = ap_const_lv5_2) and (tmp_123_reg_2391 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_1487 = ap_const_lv5_2) and (tmp_123_reg_2391 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            A_V_1_2_ce1 <= ap_const_logic_1;
        else 
            A_V_1_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    A_V_1_2_d1_assign_proc : process(tmp_123_reg_2391, tmp_249_fu_1652_p1, ap_condition_2088)
    begin
        if ((ap_const_boolean_1 = ap_condition_2088)) then
            if ((tmp_123_reg_2391 = ap_const_lv1_1)) then 
                A_V_1_2_d1 <= tmp_249_fu_1652_p1;
            elsif ((tmp_123_reg_2391 = ap_const_lv1_0)) then 
                A_V_1_2_d1 <= ap_const_lv16_0;
            else 
                A_V_1_2_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            A_V_1_2_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    A_V_1_2_we1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_123_reg_2391, reg_1487, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_1487 = ap_const_lv5_2) and (tmp_123_reg_2391 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_1487 = ap_const_lv5_2) and (tmp_123_reg_2391 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            A_V_1_2_we1 <= ap_const_logic_1;
        else 
            A_V_1_2_we1 <= ap_const_logic_0;
        end if; 
    end process;

    A_V_1_3_address0 <= ic4_fu_1766_p1(2 - 1 downto 0);

    A_V_1_3_address1_assign_proc : process(tmp_123_reg_2391, newIndex7_fu_1633_p1, newIndex6_fu_1672_p1, ap_condition_2091)
    begin
        if ((ap_const_boolean_1 = ap_condition_2091)) then
            if ((tmp_123_reg_2391 = ap_const_lv1_1)) then 
                A_V_1_3_address1 <= newIndex6_fu_1672_p1(2 - 1 downto 0);
            elsif ((tmp_123_reg_2391 = ap_const_lv1_0)) then 
                A_V_1_3_address1 <= newIndex7_fu_1633_p1(2 - 1 downto 0);
            else 
                A_V_1_3_address1 <= "XX";
            end if;
        else 
            A_V_1_3_address1 <= "XX";
        end if; 
    end process;


    A_V_1_3_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            A_V_1_3_ce0 <= ap_const_logic_1;
        else 
            A_V_1_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_V_1_3_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_123_reg_2391, reg_1487, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_1487 = ap_const_lv5_3) and (tmp_123_reg_2391 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_1487 = ap_const_lv5_3) and (tmp_123_reg_2391 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            A_V_1_3_ce1 <= ap_const_logic_1;
        else 
            A_V_1_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    A_V_1_3_d1_assign_proc : process(tmp_123_reg_2391, tmp_249_fu_1652_p1, ap_condition_2091)
    begin
        if ((ap_const_boolean_1 = ap_condition_2091)) then
            if ((tmp_123_reg_2391 = ap_const_lv1_1)) then 
                A_V_1_3_d1 <= tmp_249_fu_1652_p1;
            elsif ((tmp_123_reg_2391 = ap_const_lv1_0)) then 
                A_V_1_3_d1 <= ap_const_lv16_0;
            else 
                A_V_1_3_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            A_V_1_3_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    A_V_1_3_we1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_123_reg_2391, reg_1487, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_1487 = ap_const_lv5_3) and (tmp_123_reg_2391 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_1487 = ap_const_lv5_3) and (tmp_123_reg_2391 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            A_V_1_3_we1 <= ap_const_logic_1;
        else 
            A_V_1_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    A_V_1_4_address0 <= ic4_reg_2471(2 - 1 downto 0);

    A_V_1_4_address1_assign_proc : process(tmp_123_reg_2391, newIndex7_fu_1633_p1, newIndex6_fu_1672_p1, ap_condition_2094)
    begin
        if ((ap_const_boolean_1 = ap_condition_2094)) then
            if ((tmp_123_reg_2391 = ap_const_lv1_1)) then 
                A_V_1_4_address1 <= newIndex6_fu_1672_p1(2 - 1 downto 0);
            elsif ((tmp_123_reg_2391 = ap_const_lv1_0)) then 
                A_V_1_4_address1 <= newIndex7_fu_1633_p1(2 - 1 downto 0);
            else 
                A_V_1_4_address1 <= "XX";
            end if;
        else 
            A_V_1_4_address1 <= "XX";
        end if; 
    end process;


    A_V_1_4_ce0_assign_proc : process(ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            A_V_1_4_ce0 <= ap_const_logic_1;
        else 
            A_V_1_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_V_1_4_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_123_reg_2391, reg_1487, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_1487 = ap_const_lv5_4) and (tmp_123_reg_2391 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_1487 = ap_const_lv5_4) and (tmp_123_reg_2391 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            A_V_1_4_ce1 <= ap_const_logic_1;
        else 
            A_V_1_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    A_V_1_4_d1_assign_proc : process(tmp_123_reg_2391, tmp_249_fu_1652_p1, ap_condition_2094)
    begin
        if ((ap_const_boolean_1 = ap_condition_2094)) then
            if ((tmp_123_reg_2391 = ap_const_lv1_1)) then 
                A_V_1_4_d1 <= tmp_249_fu_1652_p1;
            elsif ((tmp_123_reg_2391 = ap_const_lv1_0)) then 
                A_V_1_4_d1 <= ap_const_lv16_0;
            else 
                A_V_1_4_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            A_V_1_4_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    A_V_1_4_we1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_123_reg_2391, reg_1487, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_1487 = ap_const_lv5_4) and (tmp_123_reg_2391 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_1487 = ap_const_lv5_4) and (tmp_123_reg_2391 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            A_V_1_4_we1 <= ap_const_logic_1;
        else 
            A_V_1_4_we1 <= ap_const_logic_0;
        end if; 
    end process;

    A_V_1_5_address0 <= ic4_reg_2471(2 - 1 downto 0);

    A_V_1_5_address1_assign_proc : process(tmp_123_reg_2391, newIndex7_fu_1633_p1, newIndex6_fu_1672_p1, ap_condition_2097)
    begin
        if ((ap_const_boolean_1 = ap_condition_2097)) then
            if ((tmp_123_reg_2391 = ap_const_lv1_1)) then 
                A_V_1_5_address1 <= newIndex6_fu_1672_p1(2 - 1 downto 0);
            elsif ((tmp_123_reg_2391 = ap_const_lv1_0)) then 
                A_V_1_5_address1 <= newIndex7_fu_1633_p1(2 - 1 downto 0);
            else 
                A_V_1_5_address1 <= "XX";
            end if;
        else 
            A_V_1_5_address1 <= "XX";
        end if; 
    end process;


    A_V_1_5_ce0_assign_proc : process(ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            A_V_1_5_ce0 <= ap_const_logic_1;
        else 
            A_V_1_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_V_1_5_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_123_reg_2391, reg_1487, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_1487 = ap_const_lv5_5) and (tmp_123_reg_2391 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_1487 = ap_const_lv5_5) and (tmp_123_reg_2391 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            A_V_1_5_ce1 <= ap_const_logic_1;
        else 
            A_V_1_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    A_V_1_5_d1_assign_proc : process(tmp_123_reg_2391, tmp_249_fu_1652_p1, ap_condition_2097)
    begin
        if ((ap_const_boolean_1 = ap_condition_2097)) then
            if ((tmp_123_reg_2391 = ap_const_lv1_1)) then 
                A_V_1_5_d1 <= tmp_249_fu_1652_p1;
            elsif ((tmp_123_reg_2391 = ap_const_lv1_0)) then 
                A_V_1_5_d1 <= ap_const_lv16_0;
            else 
                A_V_1_5_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            A_V_1_5_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    A_V_1_5_we1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_123_reg_2391, reg_1487, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_1487 = ap_const_lv5_5) and (tmp_123_reg_2391 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_1487 = ap_const_lv5_5) and (tmp_123_reg_2391 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            A_V_1_5_we1 <= ap_const_logic_1;
        else 
            A_V_1_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    A_V_1_6_address0 <= ic4_reg_2471(2 - 1 downto 0);

    A_V_1_6_address1_assign_proc : process(tmp_123_reg_2391, newIndex7_fu_1633_p1, newIndex6_fu_1672_p1, ap_condition_2100)
    begin
        if ((ap_const_boolean_1 = ap_condition_2100)) then
            if ((tmp_123_reg_2391 = ap_const_lv1_1)) then 
                A_V_1_6_address1 <= newIndex6_fu_1672_p1(2 - 1 downto 0);
            elsif ((tmp_123_reg_2391 = ap_const_lv1_0)) then 
                A_V_1_6_address1 <= newIndex7_fu_1633_p1(2 - 1 downto 0);
            else 
                A_V_1_6_address1 <= "XX";
            end if;
        else 
            A_V_1_6_address1 <= "XX";
        end if; 
    end process;


    A_V_1_6_ce0_assign_proc : process(ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            A_V_1_6_ce0 <= ap_const_logic_1;
        else 
            A_V_1_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_V_1_6_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_123_reg_2391, reg_1487, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_1487 = ap_const_lv5_6) and (tmp_123_reg_2391 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_1487 = ap_const_lv5_6) and (tmp_123_reg_2391 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            A_V_1_6_ce1 <= ap_const_logic_1;
        else 
            A_V_1_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    A_V_1_6_d1_assign_proc : process(tmp_123_reg_2391, tmp_249_fu_1652_p1, ap_condition_2100)
    begin
        if ((ap_const_boolean_1 = ap_condition_2100)) then
            if ((tmp_123_reg_2391 = ap_const_lv1_1)) then 
                A_V_1_6_d1 <= tmp_249_fu_1652_p1;
            elsif ((tmp_123_reg_2391 = ap_const_lv1_0)) then 
                A_V_1_6_d1 <= ap_const_lv16_0;
            else 
                A_V_1_6_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            A_V_1_6_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    A_V_1_6_we1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_123_reg_2391, reg_1487, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_1487 = ap_const_lv5_6) and (tmp_123_reg_2391 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_1487 = ap_const_lv5_6) and (tmp_123_reg_2391 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            A_V_1_6_we1 <= ap_const_logic_1;
        else 
            A_V_1_6_we1 <= ap_const_logic_0;
        end if; 
    end process;

    A_V_1_7_address0 <= ic4_reg_2471(2 - 1 downto 0);

    A_V_1_7_address1_assign_proc : process(tmp_123_reg_2391, newIndex7_fu_1633_p1, newIndex6_fu_1672_p1, ap_condition_2103)
    begin
        if ((ap_const_boolean_1 = ap_condition_2103)) then
            if ((tmp_123_reg_2391 = ap_const_lv1_1)) then 
                A_V_1_7_address1 <= newIndex6_fu_1672_p1(2 - 1 downto 0);
            elsif ((tmp_123_reg_2391 = ap_const_lv1_0)) then 
                A_V_1_7_address1 <= newIndex7_fu_1633_p1(2 - 1 downto 0);
            else 
                A_V_1_7_address1 <= "XX";
            end if;
        else 
            A_V_1_7_address1 <= "XX";
        end if; 
    end process;


    A_V_1_7_ce0_assign_proc : process(ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            A_V_1_7_ce0 <= ap_const_logic_1;
        else 
            A_V_1_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_V_1_7_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_123_reg_2391, reg_1487, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_1487 = ap_const_lv5_7) and (tmp_123_reg_2391 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_1487 = ap_const_lv5_7) and (tmp_123_reg_2391 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            A_V_1_7_ce1 <= ap_const_logic_1;
        else 
            A_V_1_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    A_V_1_7_d1_assign_proc : process(tmp_123_reg_2391, tmp_249_fu_1652_p1, ap_condition_2103)
    begin
        if ((ap_const_boolean_1 = ap_condition_2103)) then
            if ((tmp_123_reg_2391 = ap_const_lv1_1)) then 
                A_V_1_7_d1 <= tmp_249_fu_1652_p1;
            elsif ((tmp_123_reg_2391 = ap_const_lv1_0)) then 
                A_V_1_7_d1 <= ap_const_lv16_0;
            else 
                A_V_1_7_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            A_V_1_7_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    A_V_1_7_we1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_123_reg_2391, reg_1487, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_1487 = ap_const_lv5_7) and (tmp_123_reg_2391 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_1487 = ap_const_lv5_7) and (tmp_123_reg_2391 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            A_V_1_7_we1 <= ap_const_logic_1;
        else 
            A_V_1_7_we1 <= ap_const_logic_0;
        end if; 
    end process;

    A_V_1_8_address0 <= ic4_reg_2471(2 - 1 downto 0);

    A_V_1_8_address1_assign_proc : process(tmp_123_reg_2391, newIndex7_fu_1633_p1, newIndex6_fu_1672_p1, ap_condition_2106)
    begin
        if ((ap_const_boolean_1 = ap_condition_2106)) then
            if ((tmp_123_reg_2391 = ap_const_lv1_1)) then 
                A_V_1_8_address1 <= newIndex6_fu_1672_p1(2 - 1 downto 0);
            elsif ((tmp_123_reg_2391 = ap_const_lv1_0)) then 
                A_V_1_8_address1 <= newIndex7_fu_1633_p1(2 - 1 downto 0);
            else 
                A_V_1_8_address1 <= "XX";
            end if;
        else 
            A_V_1_8_address1 <= "XX";
        end if; 
    end process;


    A_V_1_8_ce0_assign_proc : process(ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            A_V_1_8_ce0 <= ap_const_logic_1;
        else 
            A_V_1_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_V_1_8_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_123_reg_2391, reg_1487, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_1487 = ap_const_lv5_8) and (tmp_123_reg_2391 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_1487 = ap_const_lv5_8) and (tmp_123_reg_2391 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            A_V_1_8_ce1 <= ap_const_logic_1;
        else 
            A_V_1_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    A_V_1_8_d1_assign_proc : process(tmp_123_reg_2391, tmp_249_fu_1652_p1, ap_condition_2106)
    begin
        if ((ap_const_boolean_1 = ap_condition_2106)) then
            if ((tmp_123_reg_2391 = ap_const_lv1_1)) then 
                A_V_1_8_d1 <= tmp_249_fu_1652_p1;
            elsif ((tmp_123_reg_2391 = ap_const_lv1_0)) then 
                A_V_1_8_d1 <= ap_const_lv16_0;
            else 
                A_V_1_8_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            A_V_1_8_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    A_V_1_8_we1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_123_reg_2391, reg_1487, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_1487 = ap_const_lv5_8) and (tmp_123_reg_2391 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_1487 = ap_const_lv5_8) and (tmp_123_reg_2391 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            A_V_1_8_we1 <= ap_const_logic_1;
        else 
            A_V_1_8_we1 <= ap_const_logic_0;
        end if; 
    end process;

    A_V_1_9_address0 <= ic4_fu_1766_p1(2 - 1 downto 0);

    A_V_1_9_address1_assign_proc : process(tmp_123_reg_2391, newIndex7_fu_1633_p1, newIndex6_fu_1672_p1, ap_condition_2109)
    begin
        if ((ap_const_boolean_1 = ap_condition_2109)) then
            if ((tmp_123_reg_2391 = ap_const_lv1_1)) then 
                A_V_1_9_address1 <= newIndex6_fu_1672_p1(2 - 1 downto 0);
            elsif ((tmp_123_reg_2391 = ap_const_lv1_0)) then 
                A_V_1_9_address1 <= newIndex7_fu_1633_p1(2 - 1 downto 0);
            else 
                A_V_1_9_address1 <= "XX";
            end if;
        else 
            A_V_1_9_address1 <= "XX";
        end if; 
    end process;


    A_V_1_9_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            A_V_1_9_ce0 <= ap_const_logic_1;
        else 
            A_V_1_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_V_1_9_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_123_reg_2391, reg_1487, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_1487 = ap_const_lv5_9) and (tmp_123_reg_2391 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_1487 = ap_const_lv5_9) and (tmp_123_reg_2391 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            A_V_1_9_ce1 <= ap_const_logic_1;
        else 
            A_V_1_9_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    A_V_1_9_d1_assign_proc : process(tmp_123_reg_2391, tmp_249_fu_1652_p1, ap_condition_2109)
    begin
        if ((ap_const_boolean_1 = ap_condition_2109)) then
            if ((tmp_123_reg_2391 = ap_const_lv1_1)) then 
                A_V_1_9_d1 <= tmp_249_fu_1652_p1;
            elsif ((tmp_123_reg_2391 = ap_const_lv1_0)) then 
                A_V_1_9_d1 <= ap_const_lv16_0;
            else 
                A_V_1_9_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            A_V_1_9_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    A_V_1_9_we1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_123_reg_2391, reg_1487, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_1487 = ap_const_lv5_9) and (tmp_123_reg_2391 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_1487 = ap_const_lv5_9) and (tmp_123_reg_2391 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            A_V_1_9_we1 <= ap_const_logic_1;
        else 
            A_V_1_9_we1 <= ap_const_logic_0;
        end if; 
    end process;

    B_V_1_0_address0 <= tmp_155_cast_reg_2429(6 - 1 downto 0);

    B_V_1_0_address1_assign_proc : process(or_cond_reg_2834, tmp_143_fu_2101_p1, tmp_141_fu_2147_p1, ap_condition_2112)
    begin
        if ((ap_const_boolean_1 = ap_condition_2112)) then
            if ((or_cond_reg_2834 = ap_const_lv1_1)) then 
                B_V_1_0_address1 <= tmp_141_fu_2147_p1(6 - 1 downto 0);
            elsif ((or_cond_reg_2834 = ap_const_lv1_0)) then 
                B_V_1_0_address1 <= tmp_143_fu_2101_p1(6 - 1 downto 0);
            else 
                B_V_1_0_address1 <= "XXXXXX";
            end if;
        else 
            B_V_1_0_address1 <= "XXXXXX";
        end if; 
    end process;


    B_V_1_0_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            B_V_1_0_ce0 <= ap_const_logic_1;
        else 
            B_V_1_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_1_0_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, or_cond_reg_2834, reg_1491, ap_block_pp3_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_1491 = ap_const_lv5_0) and (or_cond_reg_2834 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_1491 = ap_const_lv5_0) and (or_cond_reg_2834 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            B_V_1_0_ce1 <= ap_const_logic_1;
        else 
            B_V_1_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_1_0_d1_assign_proc : process(or_cond_reg_2834, tmp_246_fu_2121_p1, ap_condition_2112)
    begin
        if ((ap_const_boolean_1 = ap_condition_2112)) then
            if ((or_cond_reg_2834 = ap_const_lv1_1)) then 
                B_V_1_0_d1 <= tmp_246_fu_2121_p1;
            elsif ((or_cond_reg_2834 = ap_const_lv1_0)) then 
                B_V_1_0_d1 <= ap_const_lv16_0;
            else 
                B_V_1_0_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            B_V_1_0_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    B_V_1_0_we1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, or_cond_reg_2834, reg_1491, ap_block_pp3_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_1491 = ap_const_lv5_0) and (or_cond_reg_2834 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_1491 = ap_const_lv5_0) and (or_cond_reg_2834 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            B_V_1_0_we1 <= ap_const_logic_1;
        else 
            B_V_1_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    B_V_1_10_address0 <= tmp_155_cast_reg_2429(6 - 1 downto 0);

    B_V_1_10_address1_assign_proc : process(or_cond_reg_2834, tmp_143_fu_2101_p1, tmp_141_fu_2147_p1, ap_condition_2115)
    begin
        if ((ap_const_boolean_1 = ap_condition_2115)) then
            if ((or_cond_reg_2834 = ap_const_lv1_1)) then 
                B_V_1_10_address1 <= tmp_141_fu_2147_p1(6 - 1 downto 0);
            elsif ((or_cond_reg_2834 = ap_const_lv1_0)) then 
                B_V_1_10_address1 <= tmp_143_fu_2101_p1(6 - 1 downto 0);
            else 
                B_V_1_10_address1 <= "XXXXXX";
            end if;
        else 
            B_V_1_10_address1 <= "XXXXXX";
        end if; 
    end process;


    B_V_1_10_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            B_V_1_10_ce0 <= ap_const_logic_1;
        else 
            B_V_1_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_1_10_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, or_cond_reg_2834, reg_1491, ap_block_pp3_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_1491 = ap_const_lv5_A) and (or_cond_reg_2834 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_1491 = ap_const_lv5_A) and (or_cond_reg_2834 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            B_V_1_10_ce1 <= ap_const_logic_1;
        else 
            B_V_1_10_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_1_10_d1_assign_proc : process(or_cond_reg_2834, tmp_246_fu_2121_p1, ap_condition_2115)
    begin
        if ((ap_const_boolean_1 = ap_condition_2115)) then
            if ((or_cond_reg_2834 = ap_const_lv1_1)) then 
                B_V_1_10_d1 <= tmp_246_fu_2121_p1;
            elsif ((or_cond_reg_2834 = ap_const_lv1_0)) then 
                B_V_1_10_d1 <= ap_const_lv16_0;
            else 
                B_V_1_10_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            B_V_1_10_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    B_V_1_10_we1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, or_cond_reg_2834, reg_1491, ap_block_pp3_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_1491 = ap_const_lv5_A) and (or_cond_reg_2834 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_1491 = ap_const_lv5_A) and (or_cond_reg_2834 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            B_V_1_10_we1 <= ap_const_logic_1;
        else 
            B_V_1_10_we1 <= ap_const_logic_0;
        end if; 
    end process;

    B_V_1_11_address0 <= tmp_155_cast_fu_1752_p1(6 - 1 downto 0);

    B_V_1_11_address1_assign_proc : process(or_cond_reg_2834, tmp_143_fu_2101_p1, tmp_141_fu_2147_p1, ap_condition_2118)
    begin
        if ((ap_const_boolean_1 = ap_condition_2118)) then
            if ((or_cond_reg_2834 = ap_const_lv1_1)) then 
                B_V_1_11_address1 <= tmp_141_fu_2147_p1(6 - 1 downto 0);
            elsif ((or_cond_reg_2834 = ap_const_lv1_0)) then 
                B_V_1_11_address1 <= tmp_143_fu_2101_p1(6 - 1 downto 0);
            else 
                B_V_1_11_address1 <= "XXXXXX";
            end if;
        else 
            B_V_1_11_address1 <= "XXXXXX";
        end if; 
    end process;


    B_V_1_11_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            B_V_1_11_ce0 <= ap_const_logic_1;
        else 
            B_V_1_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_1_11_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, or_cond_reg_2834, reg_1491, ap_block_pp3_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_1491 = ap_const_lv5_B) and (or_cond_reg_2834 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_1491 = ap_const_lv5_B) and (or_cond_reg_2834 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            B_V_1_11_ce1 <= ap_const_logic_1;
        else 
            B_V_1_11_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_1_11_d1_assign_proc : process(or_cond_reg_2834, tmp_246_fu_2121_p1, ap_condition_2118)
    begin
        if ((ap_const_boolean_1 = ap_condition_2118)) then
            if ((or_cond_reg_2834 = ap_const_lv1_1)) then 
                B_V_1_11_d1 <= tmp_246_fu_2121_p1;
            elsif ((or_cond_reg_2834 = ap_const_lv1_0)) then 
                B_V_1_11_d1 <= ap_const_lv16_0;
            else 
                B_V_1_11_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            B_V_1_11_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    B_V_1_11_we1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, or_cond_reg_2834, reg_1491, ap_block_pp3_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_1491 = ap_const_lv5_B) and (or_cond_reg_2834 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_1491 = ap_const_lv5_B) and (or_cond_reg_2834 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            B_V_1_11_we1 <= ap_const_logic_1;
        else 
            B_V_1_11_we1 <= ap_const_logic_0;
        end if; 
    end process;

    B_V_1_12_address0 <= tmp_155_cast_reg_2429_pp2_iter1_reg(6 - 1 downto 0);

    B_V_1_12_address1_assign_proc : process(or_cond_reg_2834, tmp_143_fu_2101_p1, tmp_141_fu_2147_p1, ap_condition_2121)
    begin
        if ((ap_const_boolean_1 = ap_condition_2121)) then
            if ((or_cond_reg_2834 = ap_const_lv1_1)) then 
                B_V_1_12_address1 <= tmp_141_fu_2147_p1(6 - 1 downto 0);
            elsif ((or_cond_reg_2834 = ap_const_lv1_0)) then 
                B_V_1_12_address1 <= tmp_143_fu_2101_p1(6 - 1 downto 0);
            else 
                B_V_1_12_address1 <= "XXXXXX";
            end if;
        else 
            B_V_1_12_address1 <= "XXXXXX";
        end if; 
    end process;


    B_V_1_12_ce0_assign_proc : process(ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            B_V_1_12_ce0 <= ap_const_logic_1;
        else 
            B_V_1_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_1_12_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, or_cond_reg_2834, reg_1491, ap_block_pp3_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_1491 = ap_const_lv5_C) and (or_cond_reg_2834 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_1491 = ap_const_lv5_C) and (or_cond_reg_2834 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            B_V_1_12_ce1 <= ap_const_logic_1;
        else 
            B_V_1_12_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_1_12_d1_assign_proc : process(or_cond_reg_2834, tmp_246_fu_2121_p1, ap_condition_2121)
    begin
        if ((ap_const_boolean_1 = ap_condition_2121)) then
            if ((or_cond_reg_2834 = ap_const_lv1_1)) then 
                B_V_1_12_d1 <= tmp_246_fu_2121_p1;
            elsif ((or_cond_reg_2834 = ap_const_lv1_0)) then 
                B_V_1_12_d1 <= ap_const_lv16_0;
            else 
                B_V_1_12_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            B_V_1_12_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    B_V_1_12_we1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, or_cond_reg_2834, reg_1491, ap_block_pp3_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_1491 = ap_const_lv5_C) and (or_cond_reg_2834 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_1491 = ap_const_lv5_C) and (or_cond_reg_2834 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            B_V_1_12_we1 <= ap_const_logic_1;
        else 
            B_V_1_12_we1 <= ap_const_logic_0;
        end if; 
    end process;

    B_V_1_13_address0 <= tmp_155_cast_reg_2429(6 - 1 downto 0);

    B_V_1_13_address1_assign_proc : process(or_cond_reg_2834, tmp_143_fu_2101_p1, tmp_141_fu_2147_p1, ap_condition_2124)
    begin
        if ((ap_const_boolean_1 = ap_condition_2124)) then
            if ((or_cond_reg_2834 = ap_const_lv1_1)) then 
                B_V_1_13_address1 <= tmp_141_fu_2147_p1(6 - 1 downto 0);
            elsif ((or_cond_reg_2834 = ap_const_lv1_0)) then 
                B_V_1_13_address1 <= tmp_143_fu_2101_p1(6 - 1 downto 0);
            else 
                B_V_1_13_address1 <= "XXXXXX";
            end if;
        else 
            B_V_1_13_address1 <= "XXXXXX";
        end if; 
    end process;


    B_V_1_13_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            B_V_1_13_ce0 <= ap_const_logic_1;
        else 
            B_V_1_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_1_13_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, or_cond_reg_2834, reg_1491, ap_block_pp3_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_1491 = ap_const_lv5_D) and (or_cond_reg_2834 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_1491 = ap_const_lv5_D) and (or_cond_reg_2834 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            B_V_1_13_ce1 <= ap_const_logic_1;
        else 
            B_V_1_13_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_1_13_d1_assign_proc : process(or_cond_reg_2834, tmp_246_fu_2121_p1, ap_condition_2124)
    begin
        if ((ap_const_boolean_1 = ap_condition_2124)) then
            if ((or_cond_reg_2834 = ap_const_lv1_1)) then 
                B_V_1_13_d1 <= tmp_246_fu_2121_p1;
            elsif ((or_cond_reg_2834 = ap_const_lv1_0)) then 
                B_V_1_13_d1 <= ap_const_lv16_0;
            else 
                B_V_1_13_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            B_V_1_13_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    B_V_1_13_we1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, or_cond_reg_2834, reg_1491, ap_block_pp3_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_1491 = ap_const_lv5_D) and (or_cond_reg_2834 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_1491 = ap_const_lv5_D) and (or_cond_reg_2834 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            B_V_1_13_we1 <= ap_const_logic_1;
        else 
            B_V_1_13_we1 <= ap_const_logic_0;
        end if; 
    end process;

    B_V_1_14_address0 <= tmp_155_cast_reg_2429_pp2_iter1_reg(6 - 1 downto 0);

    B_V_1_14_address1_assign_proc : process(or_cond_reg_2834, tmp_143_fu_2101_p1, tmp_141_fu_2147_p1, ap_condition_2127)
    begin
        if ((ap_const_boolean_1 = ap_condition_2127)) then
            if ((or_cond_reg_2834 = ap_const_lv1_1)) then 
                B_V_1_14_address1 <= tmp_141_fu_2147_p1(6 - 1 downto 0);
            elsif ((or_cond_reg_2834 = ap_const_lv1_0)) then 
                B_V_1_14_address1 <= tmp_143_fu_2101_p1(6 - 1 downto 0);
            else 
                B_V_1_14_address1 <= "XXXXXX";
            end if;
        else 
            B_V_1_14_address1 <= "XXXXXX";
        end if; 
    end process;


    B_V_1_14_ce0_assign_proc : process(ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            B_V_1_14_ce0 <= ap_const_logic_1;
        else 
            B_V_1_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_1_14_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, or_cond_reg_2834, reg_1491, ap_block_pp3_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_1491 = ap_const_lv5_E) and (or_cond_reg_2834 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_1491 = ap_const_lv5_E) and (or_cond_reg_2834 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            B_V_1_14_ce1 <= ap_const_logic_1;
        else 
            B_V_1_14_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_1_14_d1_assign_proc : process(or_cond_reg_2834, tmp_246_fu_2121_p1, ap_condition_2127)
    begin
        if ((ap_const_boolean_1 = ap_condition_2127)) then
            if ((or_cond_reg_2834 = ap_const_lv1_1)) then 
                B_V_1_14_d1 <= tmp_246_fu_2121_p1;
            elsif ((or_cond_reg_2834 = ap_const_lv1_0)) then 
                B_V_1_14_d1 <= ap_const_lv16_0;
            else 
                B_V_1_14_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            B_V_1_14_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    B_V_1_14_we1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, or_cond_reg_2834, reg_1491, ap_block_pp3_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_1491 = ap_const_lv5_E) and (or_cond_reg_2834 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_1491 = ap_const_lv5_E) and (or_cond_reg_2834 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            B_V_1_14_we1 <= ap_const_logic_1;
        else 
            B_V_1_14_we1 <= ap_const_logic_0;
        end if; 
    end process;

    B_V_1_15_address0 <= tmp_155_cast_reg_2429(6 - 1 downto 0);

    B_V_1_15_address1_assign_proc : process(or_cond_reg_2834, tmp_143_fu_2101_p1, tmp_141_fu_2147_p1, ap_condition_2144)
    begin
        if ((ap_const_boolean_1 = ap_condition_2144)) then
            if ((or_cond_reg_2834 = ap_const_lv1_1)) then 
                B_V_1_15_address1 <= tmp_141_fu_2147_p1(6 - 1 downto 0);
            elsif ((or_cond_reg_2834 = ap_const_lv1_0)) then 
                B_V_1_15_address1 <= tmp_143_fu_2101_p1(6 - 1 downto 0);
            else 
                B_V_1_15_address1 <= "XXXXXX";
            end if;
        else 
            B_V_1_15_address1 <= "XXXXXX";
        end if; 
    end process;


    B_V_1_15_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            B_V_1_15_ce0 <= ap_const_logic_1;
        else 
            B_V_1_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_1_15_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, or_cond_reg_2834, reg_1491, ap_block_pp3_stage0_11001)
    begin
        if (((not((reg_1491 = ap_const_lv5_E)) and not((reg_1491 = ap_const_lv5_C)) and not((reg_1491 = ap_const_lv5_6)) and not((reg_1491 = ap_const_lv5_4)) and not((reg_1491 = ap_const_lv5_D)) and not((reg_1491 = ap_const_lv5_A)) and not((reg_1491 = ap_const_lv5_8)) and not((reg_1491 = ap_const_lv5_7)) and not((reg_1491 = ap_const_lv5_5)) and not((reg_1491 = ap_const_lv5_2)) and not((reg_1491 = ap_const_lv5_0)) and not((reg_1491 = ap_const_lv5_B)) and not((reg_1491 = ap_const_lv5_9)) and not((reg_1491 = ap_const_lv5_3)) and not((reg_1491 = ap_const_lv5_1)) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (or_cond_reg_2834 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or (not((reg_1491 = ap_const_lv5_E)) and not((reg_1491 = ap_const_lv5_C)) and not((reg_1491 = ap_const_lv5_6)) and not((reg_1491 = ap_const_lv5_4)) and not((reg_1491 = ap_const_lv5_D)) and not((reg_1491 = ap_const_lv5_A)) and not((reg_1491 = ap_const_lv5_8)) and not((reg_1491 = ap_const_lv5_7)) and not((reg_1491 = ap_const_lv5_5)) and not((reg_1491 = ap_const_lv5_2)) and not((reg_1491 = ap_const_lv5_0)) and not((reg_1491 = ap_const_lv5_B)) and not((reg_1491 = ap_const_lv5_9)) and not((reg_1491 = ap_const_lv5_3)) and not((reg_1491 = ap_const_lv5_1)) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (or_cond_reg_2834 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            B_V_1_15_ce1 <= ap_const_logic_1;
        else 
            B_V_1_15_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_1_15_d1_assign_proc : process(or_cond_reg_2834, tmp_246_fu_2121_p1, ap_condition_2144)
    begin
        if ((ap_const_boolean_1 = ap_condition_2144)) then
            if ((or_cond_reg_2834 = ap_const_lv1_1)) then 
                B_V_1_15_d1 <= tmp_246_fu_2121_p1;
            elsif ((or_cond_reg_2834 = ap_const_lv1_0)) then 
                B_V_1_15_d1 <= ap_const_lv16_0;
            else 
                B_V_1_15_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            B_V_1_15_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    B_V_1_15_we1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, or_cond_reg_2834, reg_1491, ap_block_pp3_stage0_11001)
    begin
        if (((not((reg_1491 = ap_const_lv5_E)) and not((reg_1491 = ap_const_lv5_C)) and not((reg_1491 = ap_const_lv5_6)) and not((reg_1491 = ap_const_lv5_4)) and not((reg_1491 = ap_const_lv5_D)) and not((reg_1491 = ap_const_lv5_A)) and not((reg_1491 = ap_const_lv5_8)) and not((reg_1491 = ap_const_lv5_7)) and not((reg_1491 = ap_const_lv5_5)) and not((reg_1491 = ap_const_lv5_2)) and not((reg_1491 = ap_const_lv5_0)) and not((reg_1491 = ap_const_lv5_B)) and not((reg_1491 = ap_const_lv5_9)) and not((reg_1491 = ap_const_lv5_3)) and not((reg_1491 = ap_const_lv5_1)) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (or_cond_reg_2834 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or (not((reg_1491 = ap_const_lv5_E)) and not((reg_1491 = ap_const_lv5_C)) and not((reg_1491 = ap_const_lv5_6)) and not((reg_1491 = ap_const_lv5_4)) and not((reg_1491 = ap_const_lv5_D)) and not((reg_1491 = ap_const_lv5_A)) and not((reg_1491 = ap_const_lv5_8)) and not((reg_1491 = ap_const_lv5_7)) and not((reg_1491 = ap_const_lv5_5)) and not((reg_1491 = ap_const_lv5_2)) and not((reg_1491 = ap_const_lv5_0)) and not((reg_1491 = ap_const_lv5_B)) and not((reg_1491 = ap_const_lv5_9)) and not((reg_1491 = ap_const_lv5_3)) and not((reg_1491 = ap_const_lv5_1)) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (or_cond_reg_2834 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            B_V_1_15_we1 <= ap_const_logic_1;
        else 
            B_V_1_15_we1 <= ap_const_logic_0;
        end if; 
    end process;

    B_V_1_1_address0 <= tmp_155_cast_fu_1752_p1(6 - 1 downto 0);

    B_V_1_1_address1_assign_proc : process(or_cond_reg_2834, tmp_143_fu_2101_p1, tmp_141_fu_2147_p1, ap_condition_2147)
    begin
        if ((ap_const_boolean_1 = ap_condition_2147)) then
            if ((or_cond_reg_2834 = ap_const_lv1_1)) then 
                B_V_1_1_address1 <= tmp_141_fu_2147_p1(6 - 1 downto 0);
            elsif ((or_cond_reg_2834 = ap_const_lv1_0)) then 
                B_V_1_1_address1 <= tmp_143_fu_2101_p1(6 - 1 downto 0);
            else 
                B_V_1_1_address1 <= "XXXXXX";
            end if;
        else 
            B_V_1_1_address1 <= "XXXXXX";
        end if; 
    end process;


    B_V_1_1_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            B_V_1_1_ce0 <= ap_const_logic_1;
        else 
            B_V_1_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_1_1_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, or_cond_reg_2834, reg_1491, ap_block_pp3_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_1491 = ap_const_lv5_1) and (or_cond_reg_2834 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_1491 = ap_const_lv5_1) and (or_cond_reg_2834 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            B_V_1_1_ce1 <= ap_const_logic_1;
        else 
            B_V_1_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_1_1_d1_assign_proc : process(or_cond_reg_2834, tmp_246_fu_2121_p1, ap_condition_2147)
    begin
        if ((ap_const_boolean_1 = ap_condition_2147)) then
            if ((or_cond_reg_2834 = ap_const_lv1_1)) then 
                B_V_1_1_d1 <= tmp_246_fu_2121_p1;
            elsif ((or_cond_reg_2834 = ap_const_lv1_0)) then 
                B_V_1_1_d1 <= ap_const_lv16_0;
            else 
                B_V_1_1_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            B_V_1_1_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    B_V_1_1_we1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, or_cond_reg_2834, reg_1491, ap_block_pp3_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_1491 = ap_const_lv5_1) and (or_cond_reg_2834 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_1491 = ap_const_lv5_1) and (or_cond_reg_2834 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            B_V_1_1_we1 <= ap_const_logic_1;
        else 
            B_V_1_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    B_V_1_2_address0 <= tmp_155_cast_reg_2429(6 - 1 downto 0);

    B_V_1_2_address1_assign_proc : process(or_cond_reg_2834, tmp_143_fu_2101_p1, tmp_141_fu_2147_p1, ap_condition_2150)
    begin
        if ((ap_const_boolean_1 = ap_condition_2150)) then
            if ((or_cond_reg_2834 = ap_const_lv1_1)) then 
                B_V_1_2_address1 <= tmp_141_fu_2147_p1(6 - 1 downto 0);
            elsif ((or_cond_reg_2834 = ap_const_lv1_0)) then 
                B_V_1_2_address1 <= tmp_143_fu_2101_p1(6 - 1 downto 0);
            else 
                B_V_1_2_address1 <= "XXXXXX";
            end if;
        else 
            B_V_1_2_address1 <= "XXXXXX";
        end if; 
    end process;


    B_V_1_2_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            B_V_1_2_ce0 <= ap_const_logic_1;
        else 
            B_V_1_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_1_2_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, or_cond_reg_2834, reg_1491, ap_block_pp3_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_1491 = ap_const_lv5_2) and (or_cond_reg_2834 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_1491 = ap_const_lv5_2) and (or_cond_reg_2834 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            B_V_1_2_ce1 <= ap_const_logic_1;
        else 
            B_V_1_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_1_2_d1_assign_proc : process(or_cond_reg_2834, tmp_246_fu_2121_p1, ap_condition_2150)
    begin
        if ((ap_const_boolean_1 = ap_condition_2150)) then
            if ((or_cond_reg_2834 = ap_const_lv1_1)) then 
                B_V_1_2_d1 <= tmp_246_fu_2121_p1;
            elsif ((or_cond_reg_2834 = ap_const_lv1_0)) then 
                B_V_1_2_d1 <= ap_const_lv16_0;
            else 
                B_V_1_2_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            B_V_1_2_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    B_V_1_2_we1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, or_cond_reg_2834, reg_1491, ap_block_pp3_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_1491 = ap_const_lv5_2) and (or_cond_reg_2834 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_1491 = ap_const_lv5_2) and (or_cond_reg_2834 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            B_V_1_2_we1 <= ap_const_logic_1;
        else 
            B_V_1_2_we1 <= ap_const_logic_0;
        end if; 
    end process;

    B_V_1_3_address0 <= tmp_155_cast_fu_1752_p1(6 - 1 downto 0);

    B_V_1_3_address1_assign_proc : process(or_cond_reg_2834, tmp_143_fu_2101_p1, tmp_141_fu_2147_p1, ap_condition_2153)
    begin
        if ((ap_const_boolean_1 = ap_condition_2153)) then
            if ((or_cond_reg_2834 = ap_const_lv1_1)) then 
                B_V_1_3_address1 <= tmp_141_fu_2147_p1(6 - 1 downto 0);
            elsif ((or_cond_reg_2834 = ap_const_lv1_0)) then 
                B_V_1_3_address1 <= tmp_143_fu_2101_p1(6 - 1 downto 0);
            else 
                B_V_1_3_address1 <= "XXXXXX";
            end if;
        else 
            B_V_1_3_address1 <= "XXXXXX";
        end if; 
    end process;


    B_V_1_3_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            B_V_1_3_ce0 <= ap_const_logic_1;
        else 
            B_V_1_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_1_3_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, or_cond_reg_2834, reg_1491, ap_block_pp3_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_1491 = ap_const_lv5_3) and (or_cond_reg_2834 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_1491 = ap_const_lv5_3) and (or_cond_reg_2834 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            B_V_1_3_ce1 <= ap_const_logic_1;
        else 
            B_V_1_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_1_3_d1_assign_proc : process(or_cond_reg_2834, tmp_246_fu_2121_p1, ap_condition_2153)
    begin
        if ((ap_const_boolean_1 = ap_condition_2153)) then
            if ((or_cond_reg_2834 = ap_const_lv1_1)) then 
                B_V_1_3_d1 <= tmp_246_fu_2121_p1;
            elsif ((or_cond_reg_2834 = ap_const_lv1_0)) then 
                B_V_1_3_d1 <= ap_const_lv16_0;
            else 
                B_V_1_3_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            B_V_1_3_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    B_V_1_3_we1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, or_cond_reg_2834, reg_1491, ap_block_pp3_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_1491 = ap_const_lv5_3) and (or_cond_reg_2834 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_1491 = ap_const_lv5_3) and (or_cond_reg_2834 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            B_V_1_3_we1 <= ap_const_logic_1;
        else 
            B_V_1_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    B_V_1_4_address0 <= tmp_155_cast_reg_2429_pp2_iter1_reg(6 - 1 downto 0);

    B_V_1_4_address1_assign_proc : process(or_cond_reg_2834, tmp_143_fu_2101_p1, tmp_141_fu_2147_p1, ap_condition_2156)
    begin
        if ((ap_const_boolean_1 = ap_condition_2156)) then
            if ((or_cond_reg_2834 = ap_const_lv1_1)) then 
                B_V_1_4_address1 <= tmp_141_fu_2147_p1(6 - 1 downto 0);
            elsif ((or_cond_reg_2834 = ap_const_lv1_0)) then 
                B_V_1_4_address1 <= tmp_143_fu_2101_p1(6 - 1 downto 0);
            else 
                B_V_1_4_address1 <= "XXXXXX";
            end if;
        else 
            B_V_1_4_address1 <= "XXXXXX";
        end if; 
    end process;


    B_V_1_4_ce0_assign_proc : process(ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            B_V_1_4_ce0 <= ap_const_logic_1;
        else 
            B_V_1_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_1_4_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, or_cond_reg_2834, reg_1491, ap_block_pp3_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_1491 = ap_const_lv5_4) and (or_cond_reg_2834 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_1491 = ap_const_lv5_4) and (or_cond_reg_2834 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            B_V_1_4_ce1 <= ap_const_logic_1;
        else 
            B_V_1_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_1_4_d1_assign_proc : process(or_cond_reg_2834, tmp_246_fu_2121_p1, ap_condition_2156)
    begin
        if ((ap_const_boolean_1 = ap_condition_2156)) then
            if ((or_cond_reg_2834 = ap_const_lv1_1)) then 
                B_V_1_4_d1 <= tmp_246_fu_2121_p1;
            elsif ((or_cond_reg_2834 = ap_const_lv1_0)) then 
                B_V_1_4_d1 <= ap_const_lv16_0;
            else 
                B_V_1_4_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            B_V_1_4_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    B_V_1_4_we1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, or_cond_reg_2834, reg_1491, ap_block_pp3_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_1491 = ap_const_lv5_4) and (or_cond_reg_2834 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_1491 = ap_const_lv5_4) and (or_cond_reg_2834 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            B_V_1_4_we1 <= ap_const_logic_1;
        else 
            B_V_1_4_we1 <= ap_const_logic_0;
        end if; 
    end process;

    B_V_1_5_address0 <= tmp_155_cast_reg_2429(6 - 1 downto 0);

    B_V_1_5_address1_assign_proc : process(or_cond_reg_2834, tmp_143_fu_2101_p1, tmp_141_fu_2147_p1, ap_condition_2159)
    begin
        if ((ap_const_boolean_1 = ap_condition_2159)) then
            if ((or_cond_reg_2834 = ap_const_lv1_1)) then 
                B_V_1_5_address1 <= tmp_141_fu_2147_p1(6 - 1 downto 0);
            elsif ((or_cond_reg_2834 = ap_const_lv1_0)) then 
                B_V_1_5_address1 <= tmp_143_fu_2101_p1(6 - 1 downto 0);
            else 
                B_V_1_5_address1 <= "XXXXXX";
            end if;
        else 
            B_V_1_5_address1 <= "XXXXXX";
        end if; 
    end process;


    B_V_1_5_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            B_V_1_5_ce0 <= ap_const_logic_1;
        else 
            B_V_1_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_1_5_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, or_cond_reg_2834, reg_1491, ap_block_pp3_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_1491 = ap_const_lv5_5) and (or_cond_reg_2834 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_1491 = ap_const_lv5_5) and (or_cond_reg_2834 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            B_V_1_5_ce1 <= ap_const_logic_1;
        else 
            B_V_1_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_1_5_d1_assign_proc : process(or_cond_reg_2834, tmp_246_fu_2121_p1, ap_condition_2159)
    begin
        if ((ap_const_boolean_1 = ap_condition_2159)) then
            if ((or_cond_reg_2834 = ap_const_lv1_1)) then 
                B_V_1_5_d1 <= tmp_246_fu_2121_p1;
            elsif ((or_cond_reg_2834 = ap_const_lv1_0)) then 
                B_V_1_5_d1 <= ap_const_lv16_0;
            else 
                B_V_1_5_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            B_V_1_5_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    B_V_1_5_we1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, or_cond_reg_2834, reg_1491, ap_block_pp3_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_1491 = ap_const_lv5_5) and (or_cond_reg_2834 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_1491 = ap_const_lv5_5) and (or_cond_reg_2834 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            B_V_1_5_we1 <= ap_const_logic_1;
        else 
            B_V_1_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    B_V_1_6_address0 <= tmp_155_cast_reg_2429_pp2_iter1_reg(6 - 1 downto 0);

    B_V_1_6_address1_assign_proc : process(or_cond_reg_2834, tmp_143_fu_2101_p1, tmp_141_fu_2147_p1, ap_condition_2162)
    begin
        if ((ap_const_boolean_1 = ap_condition_2162)) then
            if ((or_cond_reg_2834 = ap_const_lv1_1)) then 
                B_V_1_6_address1 <= tmp_141_fu_2147_p1(6 - 1 downto 0);
            elsif ((or_cond_reg_2834 = ap_const_lv1_0)) then 
                B_V_1_6_address1 <= tmp_143_fu_2101_p1(6 - 1 downto 0);
            else 
                B_V_1_6_address1 <= "XXXXXX";
            end if;
        else 
            B_V_1_6_address1 <= "XXXXXX";
        end if; 
    end process;


    B_V_1_6_ce0_assign_proc : process(ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            B_V_1_6_ce0 <= ap_const_logic_1;
        else 
            B_V_1_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_1_6_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, or_cond_reg_2834, reg_1491, ap_block_pp3_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_1491 = ap_const_lv5_6) and (or_cond_reg_2834 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_1491 = ap_const_lv5_6) and (or_cond_reg_2834 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            B_V_1_6_ce1 <= ap_const_logic_1;
        else 
            B_V_1_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_1_6_d1_assign_proc : process(or_cond_reg_2834, tmp_246_fu_2121_p1, ap_condition_2162)
    begin
        if ((ap_const_boolean_1 = ap_condition_2162)) then
            if ((or_cond_reg_2834 = ap_const_lv1_1)) then 
                B_V_1_6_d1 <= tmp_246_fu_2121_p1;
            elsif ((or_cond_reg_2834 = ap_const_lv1_0)) then 
                B_V_1_6_d1 <= ap_const_lv16_0;
            else 
                B_V_1_6_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            B_V_1_6_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    B_V_1_6_we1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, or_cond_reg_2834, reg_1491, ap_block_pp3_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_1491 = ap_const_lv5_6) and (or_cond_reg_2834 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_1491 = ap_const_lv5_6) and (or_cond_reg_2834 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            B_V_1_6_we1 <= ap_const_logic_1;
        else 
            B_V_1_6_we1 <= ap_const_logic_0;
        end if; 
    end process;

    B_V_1_7_address0 <= tmp_155_cast_reg_2429(6 - 1 downto 0);

    B_V_1_7_address1_assign_proc : process(or_cond_reg_2834, tmp_143_fu_2101_p1, tmp_141_fu_2147_p1, ap_condition_2165)
    begin
        if ((ap_const_boolean_1 = ap_condition_2165)) then
            if ((or_cond_reg_2834 = ap_const_lv1_1)) then 
                B_V_1_7_address1 <= tmp_141_fu_2147_p1(6 - 1 downto 0);
            elsif ((or_cond_reg_2834 = ap_const_lv1_0)) then 
                B_V_1_7_address1 <= tmp_143_fu_2101_p1(6 - 1 downto 0);
            else 
                B_V_1_7_address1 <= "XXXXXX";
            end if;
        else 
            B_V_1_7_address1 <= "XXXXXX";
        end if; 
    end process;


    B_V_1_7_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            B_V_1_7_ce0 <= ap_const_logic_1;
        else 
            B_V_1_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_1_7_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, or_cond_reg_2834, reg_1491, ap_block_pp3_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_1491 = ap_const_lv5_7) and (or_cond_reg_2834 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_1491 = ap_const_lv5_7) and (or_cond_reg_2834 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            B_V_1_7_ce1 <= ap_const_logic_1;
        else 
            B_V_1_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_1_7_d1_assign_proc : process(or_cond_reg_2834, tmp_246_fu_2121_p1, ap_condition_2165)
    begin
        if ((ap_const_boolean_1 = ap_condition_2165)) then
            if ((or_cond_reg_2834 = ap_const_lv1_1)) then 
                B_V_1_7_d1 <= tmp_246_fu_2121_p1;
            elsif ((or_cond_reg_2834 = ap_const_lv1_0)) then 
                B_V_1_7_d1 <= ap_const_lv16_0;
            else 
                B_V_1_7_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            B_V_1_7_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    B_V_1_7_we1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, or_cond_reg_2834, reg_1491, ap_block_pp3_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_1491 = ap_const_lv5_7) and (or_cond_reg_2834 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_1491 = ap_const_lv5_7) and (or_cond_reg_2834 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            B_V_1_7_we1 <= ap_const_logic_1;
        else 
            B_V_1_7_we1 <= ap_const_logic_0;
        end if; 
    end process;

    B_V_1_8_address0 <= tmp_155_cast_reg_2429(6 - 1 downto 0);

    B_V_1_8_address1_assign_proc : process(or_cond_reg_2834, tmp_143_fu_2101_p1, tmp_141_fu_2147_p1, ap_condition_2168)
    begin
        if ((ap_const_boolean_1 = ap_condition_2168)) then
            if ((or_cond_reg_2834 = ap_const_lv1_1)) then 
                B_V_1_8_address1 <= tmp_141_fu_2147_p1(6 - 1 downto 0);
            elsif ((or_cond_reg_2834 = ap_const_lv1_0)) then 
                B_V_1_8_address1 <= tmp_143_fu_2101_p1(6 - 1 downto 0);
            else 
                B_V_1_8_address1 <= "XXXXXX";
            end if;
        else 
            B_V_1_8_address1 <= "XXXXXX";
        end if; 
    end process;


    B_V_1_8_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            B_V_1_8_ce0 <= ap_const_logic_1;
        else 
            B_V_1_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_1_8_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, or_cond_reg_2834, reg_1491, ap_block_pp3_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_1491 = ap_const_lv5_8) and (or_cond_reg_2834 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_1491 = ap_const_lv5_8) and (or_cond_reg_2834 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            B_V_1_8_ce1 <= ap_const_logic_1;
        else 
            B_V_1_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_1_8_d1_assign_proc : process(or_cond_reg_2834, tmp_246_fu_2121_p1, ap_condition_2168)
    begin
        if ((ap_const_boolean_1 = ap_condition_2168)) then
            if ((or_cond_reg_2834 = ap_const_lv1_1)) then 
                B_V_1_8_d1 <= tmp_246_fu_2121_p1;
            elsif ((or_cond_reg_2834 = ap_const_lv1_0)) then 
                B_V_1_8_d1 <= ap_const_lv16_0;
            else 
                B_V_1_8_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            B_V_1_8_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    B_V_1_8_we1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, or_cond_reg_2834, reg_1491, ap_block_pp3_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_1491 = ap_const_lv5_8) and (or_cond_reg_2834 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_1491 = ap_const_lv5_8) and (or_cond_reg_2834 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            B_V_1_8_we1 <= ap_const_logic_1;
        else 
            B_V_1_8_we1 <= ap_const_logic_0;
        end if; 
    end process;

    B_V_1_9_address0 <= tmp_155_cast_fu_1752_p1(6 - 1 downto 0);

    B_V_1_9_address1_assign_proc : process(or_cond_reg_2834, tmp_143_fu_2101_p1, tmp_141_fu_2147_p1, ap_condition_2171)
    begin
        if ((ap_const_boolean_1 = ap_condition_2171)) then
            if ((or_cond_reg_2834 = ap_const_lv1_1)) then 
                B_V_1_9_address1 <= tmp_141_fu_2147_p1(6 - 1 downto 0);
            elsif ((or_cond_reg_2834 = ap_const_lv1_0)) then 
                B_V_1_9_address1 <= tmp_143_fu_2101_p1(6 - 1 downto 0);
            else 
                B_V_1_9_address1 <= "XXXXXX";
            end if;
        else 
            B_V_1_9_address1 <= "XXXXXX";
        end if; 
    end process;


    B_V_1_9_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            B_V_1_9_ce0 <= ap_const_logic_1;
        else 
            B_V_1_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_1_9_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, or_cond_reg_2834, reg_1491, ap_block_pp3_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_1491 = ap_const_lv5_9) and (or_cond_reg_2834 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_1491 = ap_const_lv5_9) and (or_cond_reg_2834 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            B_V_1_9_ce1 <= ap_const_logic_1;
        else 
            B_V_1_9_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_1_9_d1_assign_proc : process(or_cond_reg_2834, tmp_246_fu_2121_p1, ap_condition_2171)
    begin
        if ((ap_const_boolean_1 = ap_condition_2171)) then
            if ((or_cond_reg_2834 = ap_const_lv1_1)) then 
                B_V_1_9_d1 <= tmp_246_fu_2121_p1;
            elsif ((or_cond_reg_2834 = ap_const_lv1_0)) then 
                B_V_1_9_d1 <= ap_const_lv16_0;
            else 
                B_V_1_9_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            B_V_1_9_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    B_V_1_9_we1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, or_cond_reg_2834, reg_1491, ap_block_pp3_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_1491 = ap_const_lv5_9) and (or_cond_reg_2834 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_1491 = ap_const_lv5_9) and (or_cond_reg_2834 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            B_V_1_9_we1 <= ap_const_logic_1;
        else 
            B_V_1_9_we1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(10);
    ap_CS_fsm_pp1_stage0 <= ap_CS_fsm(14);
    ap_CS_fsm_pp2_stage0 <= ap_CS_fsm(16);
    ap_CS_fsm_pp3_stage0 <= ap_CS_fsm(19);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state13 <= ap_CS_fsm(11);
    ap_CS_fsm_state14 <= ap_CS_fsm(12);
    ap_CS_fsm_state15 <= ap_CS_fsm(13);
    ap_CS_fsm_state18 <= ap_CS_fsm(15);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state26 <= ap_CS_fsm(17);
    ap_CS_fsm_state27 <= ap_CS_fsm(18);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(in_stream_a_V_V_empty_n, out_stream_V_V_full_n, ap_enable_reg_pp0_iter1, exitcond3_reg_2351)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((exitcond3_reg_2351 = ap_const_lv1_0) and (out_stream_V_V_full_n = ap_const_logic_0)) or ((exitcond3_reg_2351 = ap_const_lv1_0) and (in_stream_a_V_V_empty_n = ap_const_logic_0))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(in_stream_a_V_V_empty_n, out_stream_V_V_full_n, ap_enable_reg_pp0_iter1, exitcond3_reg_2351)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((exitcond3_reg_2351 = ap_const_lv1_0) and (out_stream_V_V_full_n = ap_const_logic_0)) or ((exitcond3_reg_2351 = ap_const_lv1_0) and (in_stream_a_V_V_empty_n = ap_const_logic_0))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(in_stream_a_V_V_empty_n, out_stream_V_V_full_n, ap_enable_reg_pp0_iter1, exitcond3_reg_2351)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((exitcond3_reg_2351 = ap_const_lv1_0) and (out_stream_V_V_full_n = ap_const_logic_0)) or ((exitcond3_reg_2351 = ap_const_lv1_0) and (in_stream_a_V_V_empty_n = ap_const_logic_0))));
    end process;

        ap_block_pp1_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp1_stage0_11001_assign_proc : process(in_stream_a_V_V_empty_n, ap_enable_reg_pp1_iter1, tmp_123_reg_2391)
    begin
                ap_block_pp1_stage0_11001 <= ((tmp_123_reg_2391 = ap_const_lv1_1) and (in_stream_a_V_V_empty_n = ap_const_logic_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp1_stage0_subdone_assign_proc : process(in_stream_a_V_V_empty_n, ap_enable_reg_pp1_iter1, tmp_123_reg_2391)
    begin
                ap_block_pp1_stage0_subdone <= ((tmp_123_reg_2391 = ap_const_lv1_1) and (in_stream_a_V_V_empty_n = ap_const_logic_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1));
    end process;

        ap_block_pp2_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp2_stage0_01001_assign_proc : process(out_stream_V_V_full_n, ap_enable_reg_pp2_iter6, ifzero_reg_2567_pp2_iter5_reg)
    begin
                ap_block_pp2_stage0_01001 <= ((ifzero_reg_2567_pp2_iter5_reg = ap_const_lv1_1) and (out_stream_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp2_iter6 = ap_const_logic_1));
    end process;


    ap_block_pp2_stage0_11001_assign_proc : process(out_stream_V_V_full_n, ap_enable_reg_pp2_iter6, ifzero_reg_2567_pp2_iter5_reg)
    begin
                ap_block_pp2_stage0_11001 <= ((ifzero_reg_2567_pp2_iter5_reg = ap_const_lv1_1) and (out_stream_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp2_iter6 = ap_const_logic_1));
    end process;


    ap_block_pp2_stage0_subdone_assign_proc : process(out_stream_V_V_full_n, ap_enable_reg_pp2_iter6, ifzero_reg_2567_pp2_iter5_reg)
    begin
                ap_block_pp2_stage0_subdone <= ((ifzero_reg_2567_pp2_iter5_reg = ap_const_lv1_1) and (out_stream_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp2_iter6 = ap_const_logic_1));
    end process;

        ap_block_pp3_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp3_stage0_01001_assign_proc : process(in_stream_a_V_V_empty_n, out_stream_V_V_full_n, ap_enable_reg_pp3_iter1, or_cond_reg_2834)
    begin
                ap_block_pp3_stage0_01001 <= ((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (((or_cond_reg_2834 = ap_const_lv1_1) and (out_stream_V_V_full_n = ap_const_logic_0)) or ((or_cond_reg_2834 = ap_const_lv1_1) and (in_stream_a_V_V_empty_n = ap_const_logic_0))));
    end process;


    ap_block_pp3_stage0_11001_assign_proc : process(in_stream_a_V_V_empty_n, out_stream_V_V_full_n, ap_enable_reg_pp3_iter1, or_cond_reg_2834)
    begin
                ap_block_pp3_stage0_11001 <= ((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (((or_cond_reg_2834 = ap_const_lv1_1) and (out_stream_V_V_full_n = ap_const_logic_0)) or ((or_cond_reg_2834 = ap_const_lv1_1) and (in_stream_a_V_V_empty_n = ap_const_logic_0))));
    end process;


    ap_block_pp3_stage0_subdone_assign_proc : process(in_stream_a_V_V_empty_n, out_stream_V_V_full_n, ap_enable_reg_pp3_iter1, or_cond_reg_2834)
    begin
                ap_block_pp3_stage0_subdone <= ((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (((or_cond_reg_2834 = ap_const_lv1_1) and (out_stream_V_V_full_n = ap_const_logic_0)) or ((or_cond_reg_2834 = ap_const_lv1_1) and (in_stream_a_V_V_empty_n = ap_const_logic_0))));
    end process;


    ap_block_state1_assign_proc : process(real_start, ap_done_reg, in_stream_a_V_V_empty_n, out_stream_V_V_full_n)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0) or (real_start = ap_const_logic_0));
    end process;

        ap_block_state11_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state12_pp0_stage0_iter1_assign_proc : process(in_stream_a_V_V_empty_n, out_stream_V_V_full_n, exitcond3_reg_2351)
    begin
                ap_block_state12_pp0_stage0_iter1 <= (((exitcond3_reg_2351 = ap_const_lv1_0) and (out_stream_V_V_full_n = ap_const_logic_0)) or ((exitcond3_reg_2351 = ap_const_lv1_0) and (in_stream_a_V_V_empty_n = ap_const_logic_0)));
    end process;

        ap_block_state16_pp1_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state17_pp1_stage0_iter1_assign_proc : process(in_stream_a_V_V_empty_n, tmp_123_reg_2391)
    begin
                ap_block_state17_pp1_stage0_iter1 <= ((tmp_123_reg_2391 = ap_const_lv1_1) and (in_stream_a_V_V_empty_n = ap_const_logic_0));
    end process;

        ap_block_state19_pp2_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state2_assign_proc : process(in_stream_a_V_V_empty_n, out_stream_V_V_full_n)
    begin
                ap_block_state2 <= ((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0));
    end process;

        ap_block_state20_pp2_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp2_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp2_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp2_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp2_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state25_pp2_stage0_iter6_assign_proc : process(out_stream_V_V_full_n, ifzero_reg_2567_pp2_iter5_reg)
    begin
                ap_block_state25_pp2_stage0_iter6 <= ((ifzero_reg_2567_pp2_iter5_reg = ap_const_lv1_1) and (out_stream_V_V_full_n = ap_const_logic_0));
    end process;

        ap_block_state28_pp3_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state29_pp3_stage0_iter1_assign_proc : process(in_stream_a_V_V_empty_n, out_stream_V_V_full_n, or_cond_reg_2834)
    begin
                ap_block_state29_pp3_stage0_iter1 <= (((or_cond_reg_2834 = ap_const_lv1_1) and (out_stream_V_V_full_n = ap_const_logic_0)) or ((or_cond_reg_2834 = ap_const_lv1_1) and (in_stream_a_V_V_empty_n = ap_const_logic_0)));
    end process;


    ap_block_state3_assign_proc : process(in_stream_a_V_V_empty_n, out_stream_V_V_full_n)
    begin
                ap_block_state3 <= ((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0));
    end process;


    ap_block_state4_assign_proc : process(in_stream_a_V_V_empty_n, out_stream_V_V_full_n)
    begin
                ap_block_state4 <= ((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0));
    end process;


    ap_block_state5_assign_proc : process(in_stream_a_V_V_empty_n, out_stream_V_V_full_n)
    begin
                ap_block_state5 <= ((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0));
    end process;


    ap_block_state6_assign_proc : process(in_stream_a_V_V_empty_n, out_stream_V_V_full_n)
    begin
                ap_block_state6 <= ((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0));
    end process;


    ap_block_state7_assign_proc : process(in_stream_a_V_V_empty_n, out_stream_V_V_full_n)
    begin
                ap_block_state7 <= ((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0));
    end process;


    ap_block_state8_assign_proc : process(in_stream_a_V_V_empty_n, out_stream_V_V_full_n)
    begin
                ap_block_state8 <= ((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0));
    end process;


    ap_condition_2050_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, reg_1487)
    begin
                ap_condition_2050 <= ((reg_1487 = ap_const_lv5_0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0));
    end process;


    ap_condition_2053_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, reg_1487)
    begin
                ap_condition_2053 <= ((reg_1487 = ap_const_lv5_A) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0));
    end process;


    ap_condition_2056_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, reg_1487)
    begin
                ap_condition_2056 <= ((reg_1487 = ap_const_lv5_B) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0));
    end process;


    ap_condition_2059_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, reg_1487)
    begin
                ap_condition_2059 <= ((reg_1487 = ap_const_lv5_C) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0));
    end process;


    ap_condition_2062_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, reg_1487)
    begin
                ap_condition_2062 <= ((reg_1487 = ap_const_lv5_D) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0));
    end process;


    ap_condition_2065_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, reg_1487)
    begin
                ap_condition_2065 <= ((reg_1487 = ap_const_lv5_E) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0));
    end process;


    ap_condition_2082_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, reg_1487)
    begin
                ap_condition_2082 <= (not((reg_1487 = ap_const_lv5_0)) and not((reg_1487 = ap_const_lv5_1)) and not((reg_1487 = ap_const_lv5_2)) and not((reg_1487 = ap_const_lv5_3)) and not((reg_1487 = ap_const_lv5_4)) and not((reg_1487 = ap_const_lv5_5)) and not((reg_1487 = ap_const_lv5_6)) and not((reg_1487 = ap_const_lv5_7)) and not((reg_1487 = ap_const_lv5_8)) and not((reg_1487 = ap_const_lv5_9)) and not((reg_1487 = ap_const_lv5_A)) and not((reg_1487 = ap_const_lv5_B)) and not((reg_1487 = ap_const_lv5_C)) and not((reg_1487 = ap_const_lv5_D)) and not((reg_1487 = ap_const_lv5_E)) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0));
    end process;


    ap_condition_2085_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, reg_1487)
    begin
                ap_condition_2085 <= ((reg_1487 = ap_const_lv5_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0));
    end process;


    ap_condition_2088_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, reg_1487)
    begin
                ap_condition_2088 <= ((reg_1487 = ap_const_lv5_2) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0));
    end process;


    ap_condition_2091_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, reg_1487)
    begin
                ap_condition_2091 <= ((reg_1487 = ap_const_lv5_3) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0));
    end process;


    ap_condition_2094_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, reg_1487)
    begin
                ap_condition_2094 <= ((reg_1487 = ap_const_lv5_4) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0));
    end process;


    ap_condition_2097_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, reg_1487)
    begin
                ap_condition_2097 <= ((reg_1487 = ap_const_lv5_5) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0));
    end process;


    ap_condition_2100_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, reg_1487)
    begin
                ap_condition_2100 <= ((reg_1487 = ap_const_lv5_6) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0));
    end process;


    ap_condition_2103_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, reg_1487)
    begin
                ap_condition_2103 <= ((reg_1487 = ap_const_lv5_7) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0));
    end process;


    ap_condition_2106_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, reg_1487)
    begin
                ap_condition_2106 <= ((reg_1487 = ap_const_lv5_8) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0));
    end process;


    ap_condition_2109_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, reg_1487)
    begin
                ap_condition_2109 <= ((reg_1487 = ap_const_lv5_9) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0));
    end process;


    ap_condition_2112_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, reg_1491)
    begin
                ap_condition_2112 <= ((reg_1491 = ap_const_lv5_0) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0));
    end process;


    ap_condition_2115_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, reg_1491)
    begin
                ap_condition_2115 <= ((reg_1491 = ap_const_lv5_A) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0));
    end process;


    ap_condition_2118_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, reg_1491)
    begin
                ap_condition_2118 <= ((reg_1491 = ap_const_lv5_B) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0));
    end process;


    ap_condition_2121_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, reg_1491)
    begin
                ap_condition_2121 <= ((reg_1491 = ap_const_lv5_C) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0));
    end process;


    ap_condition_2124_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, reg_1491)
    begin
                ap_condition_2124 <= ((reg_1491 = ap_const_lv5_D) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0));
    end process;


    ap_condition_2127_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, reg_1491)
    begin
                ap_condition_2127 <= ((reg_1491 = ap_const_lv5_E) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0));
    end process;


    ap_condition_2144_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, reg_1491)
    begin
                ap_condition_2144 <= (not((reg_1491 = ap_const_lv5_E)) and not((reg_1491 = ap_const_lv5_C)) and not((reg_1491 = ap_const_lv5_6)) and not((reg_1491 = ap_const_lv5_4)) and not((reg_1491 = ap_const_lv5_D)) and not((reg_1491 = ap_const_lv5_A)) and not((reg_1491 = ap_const_lv5_8)) and not((reg_1491 = ap_const_lv5_7)) and not((reg_1491 = ap_const_lv5_5)) and not((reg_1491 = ap_const_lv5_2)) and not((reg_1491 = ap_const_lv5_0)) and not((reg_1491 = ap_const_lv5_B)) and not((reg_1491 = ap_const_lv5_9)) and not((reg_1491 = ap_const_lv5_3)) and not((reg_1491 = ap_const_lv5_1)) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0));
    end process;


    ap_condition_2147_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, reg_1491)
    begin
                ap_condition_2147 <= ((reg_1491 = ap_const_lv5_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0));
    end process;


    ap_condition_2150_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, reg_1491)
    begin
                ap_condition_2150 <= ((reg_1491 = ap_const_lv5_2) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0));
    end process;


    ap_condition_2153_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, reg_1491)
    begin
                ap_condition_2153 <= ((reg_1491 = ap_const_lv5_3) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0));
    end process;


    ap_condition_2156_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, reg_1491)
    begin
                ap_condition_2156 <= ((reg_1491 = ap_const_lv5_4) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0));
    end process;


    ap_condition_2159_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, reg_1491)
    begin
                ap_condition_2159 <= ((reg_1491 = ap_const_lv5_5) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0));
    end process;


    ap_condition_2162_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, reg_1491)
    begin
                ap_condition_2162 <= ((reg_1491 = ap_const_lv5_6) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0));
    end process;


    ap_condition_2165_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, reg_1491)
    begin
                ap_condition_2165 <= ((reg_1491 = ap_const_lv5_7) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0));
    end process;


    ap_condition_2168_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, reg_1491)
    begin
                ap_condition_2168 <= ((reg_1491 = ap_const_lv5_8) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0));
    end process;


    ap_condition_2171_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, reg_1491)
    begin
                ap_condition_2171 <= ((reg_1491 = ap_const_lv5_9) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0));
    end process;


    ap_condition_pp0_exit_iter0_state11_assign_proc : process(exitcond3_fu_1547_p2)
    begin
        if ((exitcond3_fu_1547_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state11 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state11 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp1_exit_iter0_state16_assign_proc : process(tmp_122_fu_1599_p2)
    begin
        if ((tmp_122_fu_1599_p2 = ap_const_lv1_1)) then 
            ap_condition_pp1_exit_iter0_state16 <= ap_const_logic_1;
        else 
            ap_condition_pp1_exit_iter0_state16 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp2_exit_iter0_state19_assign_proc : process(exitcond_flatten8_fu_1691_p2)
    begin
        if ((exitcond_flatten8_fu_1691_p2 = ap_const_lv1_1)) then 
            ap_condition_pp2_exit_iter0_state19 <= ap_const_logic_1;
        else 
            ap_condition_pp2_exit_iter0_state19 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp3_exit_iter0_state28_assign_proc : process(exitcond_flatten_fu_2008_p2)
    begin
        if ((exitcond_flatten_fu_2008_p2 = ap_const_lv1_1)) then 
            ap_condition_pp3_exit_iter0_state28 <= ap_const_logic_1;
        else 
            ap_condition_pp3_exit_iter0_state28 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_pp1 <= (ap_idle_pp1 xor ap_const_logic_1);
    ap_enable_pp2 <= (ap_idle_pp2 xor ap_const_logic_1);
    ap_enable_pp3 <= (ap_idle_pp3 xor ap_const_logic_1);

    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((real_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp1_assign_proc : process(ap_enable_reg_pp1_iter1, ap_enable_reg_pp1_iter0)
    begin
        if (((ap_enable_reg_pp1_iter0 = ap_const_logic_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0))) then 
            ap_idle_pp1 <= ap_const_logic_1;
        else 
            ap_idle_pp1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp2_assign_proc : process(ap_enable_reg_pp2_iter6, ap_enable_reg_pp2_iter0, ap_enable_reg_pp2_iter1, ap_enable_reg_pp2_iter2, ap_enable_reg_pp2_iter3, ap_enable_reg_pp2_iter5, ap_enable_reg_pp2_iter4)
    begin
        if (((ap_enable_reg_pp2_iter4 = ap_const_logic_0) and (ap_enable_reg_pp2_iter5 = ap_const_logic_0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_0) and (ap_enable_reg_pp2_iter6 = ap_const_logic_0))) then 
            ap_idle_pp2 <= ap_const_logic_1;
        else 
            ap_idle_pp2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp3_assign_proc : process(ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter0)
    begin
        if (((ap_enable_reg_pp3_iter0 = ap_const_logic_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_0))) then 
            ap_idle_pp3 <= ap_const_logic_1;
        else 
            ap_idle_pp3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_i_phi_fu_1450_p4_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, i_reg_1446, exitcond_flatten_reg_2818, tmp_135_mid2_v_reg_2827)
    begin
        if (((exitcond_flatten_reg_2818 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            ap_phi_mux_i_phi_fu_1450_p4 <= tmp_135_mid2_v_reg_2827;
        else 
            ap_phi_mux_i_phi_fu_1450_p4 <= i_reg_1446;
        end if; 
    end process;


    ap_phi_mux_ib_phi_fu_1405_p4_assign_proc : process(ap_block_pp2_stage0, ib_reg_1401, exitcond_flatten8_reg_2405, ap_CS_fsm_pp2_stage0, tmp_142_mid2_v_reg_2424, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (exitcond_flatten8_reg_2405 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            ap_phi_mux_ib_phi_fu_1405_p4 <= tmp_142_mid2_v_reg_2424;
        else 
            ap_phi_mux_ib_phi_fu_1405_p4 <= ib_reg_1401;
        end if; 
    end process;


    ap_phi_mux_ic_phi_fu_1428_p4_assign_proc : process(ap_block_pp2_stage0, ic_reg_1424, exitcond_flatten8_reg_2405, ap_CS_fsm_pp2_stage0, ic_4_reg_2465, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (exitcond_flatten8_reg_2405 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            ap_phi_mux_ic_phi_fu_1428_p4 <= ic_4_reg_2465;
        else 
            ap_phi_mux_ic_phi_fu_1428_p4 <= ic_reg_1424;
        end if; 
    end process;


    ap_phi_mux_p_2_phi_fu_1416_p4_assign_proc : process(ap_enable_reg_pp2_iter6, ap_block_pp2_stage0, p_2_reg_1412, exitcond_flatten8_reg_2405_pp2_iter5_reg, sum_V_s_reg_2801)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (exitcond_flatten8_reg_2405_pp2_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter6 = ap_const_logic_1))) then 
            ap_phi_mux_p_2_phi_fu_1416_p4 <= sum_V_s_reg_2801;
        else 
            ap_phi_mux_p_2_phi_fu_1416_p4 <= p_2_reg_1412;
        end if; 
    end process;

    ap_ready <= internal_ap_ready;
    exitcond10_fu_1708_p2 <= "1" when (ap_phi_mux_ic_phi_fu_1428_p4 = ap_const_lv3_4) else "0";
    exitcond3_fu_1547_p2 <= "1" when (i3_reg_1346 = KER_bound_reg_2346) else "0";
    exitcond_flatten8_fu_1691_p2 <= "1" when (indvar_flatten6_reg_1390 = tmp_138_reg_2331) else "0";
    exitcond_flatten_fu_2008_p2 <= "1" when (indvar_flatten_reg_1435 = ap_const_lv10_280) else "0";
    exitcond_fu_1558_p2 <= "1" when (num_imag_reg_1357 = tmp_V_305_reg_2281) else "0";
    i_12_fu_2020_p2 <= std_logic_vector(unsigned(ap_phi_mux_i_phi_fu_1450_p4) + unsigned(ap_const_lv4_1));
    i_13_fu_1552_p2 <= std_logic_vector(unsigned(i3_reg_1346) + unsigned(ap_const_lv32_1));
    i_cast_fu_1999_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_i_phi_fu_1450_p4),32));
    i_cast_mid1_fu_2041_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_12_fu_2020_p2),32));
    ib_4_fu_1702_p2 <= std_logic_vector(unsigned(ap_const_lv32_1) + unsigned(ap_phi_mux_ib_phi_fu_1405_p4));
    ic4_cast_fu_1742_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ic_mid2_fu_1714_p3),7));
    ic4_fu_1766_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ic_mid2_reg_2419),64));
    ic_4_fu_1760_p2 <= std_logic_vector(unsigned(ap_const_lv3_1) + unsigned(ic_mid2_fu_1714_p3));
    ic_mid2_fu_1714_p3 <= 
        ap_const_lv3_0 when (exitcond10_fu_1708_p2(0) = '1') else 
        ap_phi_mux_ic_phi_fu_1428_p4;
    ifzero_fu_1773_p2 <= "1" when (ic_4_reg_2465 = ap_const_lv3_4) else "0";

    in_stream_a_V_V_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, in_stream_a_V_V_empty_n, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, or_cond_reg_2834, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, tmp_123_reg_2391, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, exitcond3_reg_2351)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((exitcond3_reg_2351 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0) and (tmp_123_reg_2391 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((or_cond_reg_2834 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or (not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            in_stream_a_V_V_blk_n <= in_stream_a_V_V_empty_n;
        else 
            in_stream_a_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_stream_a_V_V_read_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, in_stream_a_V_V_empty_n, out_stream_V_V_full_n, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, or_cond_reg_2834, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_123_reg_2391, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond3_reg_2351, ap_block_pp1_stage0_11001, ap_block_pp3_stage0_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (exitcond3_reg_2351 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (tmp_123_reg_2391 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (or_cond_reg_2834 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or (not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8)) or (not(((ap_done_reg = ap_const_logic_1) or (out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1)) or (not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)) or (not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)) or (not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4)) or (not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            in_stream_a_V_V_read <= ap_const_logic_1;
        else 
            in_stream_a_V_V_read <= ap_const_logic_0;
        end if; 
    end process;

    indvar_flatten_next7_fu_1696_p2 <= std_logic_vector(unsigned(indvar_flatten6_reg_1390) + unsigned(ap_const_lv34_1));
    indvar_flatten_next_fu_2014_p2 <= std_logic_vector(unsigned(indvar_flatten_reg_1435) + unsigned(ap_const_lv10_1));

    internal_ap_ready_assign_proc : process(ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    iter_4_fu_1593_p2 <= std_logic_vector(unsigned(iter_reg_1368) + unsigned(ap_const_lv31_1));
    iter_cast_fu_1584_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(iter_reg_1368),32));
    j2_cast_fu_1611_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j2_reg_1379),32));
    j_10_fu_2089_p2 <= std_logic_vector(unsigned(j_mid2_fu_2032_p3) + unsigned(ap_const_lv7_1));
    j_11_fu_1605_p2 <= std_logic_vector(unsigned(j2_reg_1379) + unsigned(ap_const_lv7_1));
    j_cast_fu_2066_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_mid2_fu_2032_p3),32));
    j_mid2_fu_2032_p3 <= 
        ap_const_lv7_0 when (tmp_139_fu_2026_p2(0) = '1') else 
        j_reg_1457;
    newIndex6_fu_1672_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_250_reg_2400),64));
    newIndex7_fu_1633_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_251_reg_2395),64));
    num_imag_4_fu_1563_p2 <= std_logic_vector(unsigned(num_imag_reg_1357) + unsigned(ap_const_lv32_1));
    or_cond_fu_2075_p2 <= (tmp_136_mid2_fu_2058_p3 and tmp_120_fu_2070_p2);

    out_stream_V_V_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, out_stream_V_V_full_n, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, or_cond_reg_2834, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, exitcond3_reg_2351, ap_enable_reg_pp2_iter6, ap_block_pp2_stage0, ifzero_reg_2567_pp2_iter5_reg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_boolean_0 = ap_block_pp2_stage0) and (ifzero_reg_2567_pp2_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp2_iter6 = ap_const_logic_1)) or ((exitcond3_reg_2351 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((or_cond_reg_2834 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or (not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            out_stream_V_V_blk_n <= out_stream_V_V_full_n;
        else 
            out_stream_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    out_stream_V_V_din_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, in_stream_a_V_V_dout, in_stream_a_V_V_empty_n, out_stream_V_V_full_n, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, or_cond_reg_2834, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond3_reg_2351, ap_enable_reg_pp2_iter6, ifzero_reg_2567_pp2_iter5_reg, ap_block_pp0_stage0_01001, tmp_V_324_fu_1984_p1, ap_block_pp2_stage0_01001, ap_block_pp3_stage0_01001)
    begin
        if (((ifzero_reg_2567_pp2_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp2_iter6 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_01001))) then 
            out_stream_V_V_din <= tmp_V_324_fu_1984_p1;
        elsif ((((exitcond3_reg_2351 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001)) or ((or_cond_reg_2834 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_const_boolean_0 = ap_block_pp3_stage0_01001)) or (not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8)) or (not(((ap_done_reg = ap_const_logic_1) or (out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1)) or (not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)) or (not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)) or (not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4)) or (not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            out_stream_V_V_din <= in_stream_a_V_V_dout;
        else 
            out_stream_V_V_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    out_stream_V_V_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, in_stream_a_V_V_empty_n, out_stream_V_V_full_n, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, or_cond_reg_2834, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond3_reg_2351, ap_enable_reg_pp2_iter6, ifzero_reg_2567_pp2_iter5_reg, ap_block_pp3_stage0_11001, ap_block_pp0_stage0_11001, ap_block_pp2_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ifzero_reg_2567_pp2_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp2_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (exitcond3_reg_2351 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (or_cond_reg_2834 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or (not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8)) or (not(((ap_done_reg = ap_const_logic_1) or (out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1)) or (not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)) or (not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)) or (not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4)) or (not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            out_stream_V_V_write <= ap_const_logic_1;
        else 
            out_stream_V_V_write <= ap_const_logic_0;
        end if; 
    end process;

    output_data_fu_1976_p3 <= 
        p_neg_t_fu_1957_p2 when (tmp_253_fu_1947_p3(0) = '1') else 
        p_lshr_f_cast_fu_1972_p1;
    p_2_mid2_fu_1914_p3 <= 
        ap_const_lv32_0 when (exitcond10_reg_2414_pp2_iter4_reg(0) = '1') else 
        ap_phi_mux_p_2_phi_fu_1416_p4;
    p_lshr_cast_fu_1954_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_145_reg_2808),18));
    p_lshr_f_cast_fu_1972_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_146_fu_1963_p4),18));
    p_neg_fu_1931_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(sum_V_s_fu_1925_p2));
    p_neg_t_fu_1957_p2 <= std_logic_vector(unsigned(ap_const_lv18_0) - unsigned(p_lshr_cast_fu_1954_p1));

    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (start_full_n = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

    sum_V_s_fu_1925_p2 <= std_logic_vector(unsigned(tmp_28_fu_1921_p2) + unsigned(p_2_mid2_fu_1914_p3));
    tmp10_fu_1900_p2 <= std_logic_vector(signed(tmp11_reg_2781) + signed(tmp12_reg_2786));
    tmp13_fu_1904_p2 <= std_logic_vector(signed(grp_fu_2259_p3) + signed(grp_fu_2267_p3));
    tmp1_fu_1530_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(tmp_V_307_reg_2286) * signed(tmp_V_309_reg_2294))), 32));
    tmp2_fu_1894_p2 <= std_logic_vector(unsigned(tmp3_fu_1886_p2) + unsigned(tmp6_fu_1890_p2));
    tmp3_fu_1886_p2 <= std_logic_vector(signed(tmp4_reg_2771) + signed(tmp5_reg_2776));
    tmp6_fu_1890_p2 <= std_logic_vector(signed(grp_fu_2243_p3) + signed(grp_fu_2251_p3));
    tmp9_fu_1908_p2 <= std_logic_vector(unsigned(tmp10_fu_1900_p2) + unsigned(tmp13_fu_1904_p2));
    tmp_116_fu_1989_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(tmp1_reg_2336) * signed(tmp_V_307_reg_2286))), 32));
    tmp_117_fu_1508_p2 <= "1" when (tmp_V_reg_2275 = ap_const_lv32_0) else "0";
    tmp_118_fu_2003_p2 <= "1" when (unsigned(i_cast_fu_1999_p1) < unsigned(tmp_V_313_reg_2300)) else "0";
    tmp_120_fu_2070_p2 <= "1" when (unsigned(j_cast_fu_2066_p1) < unsigned(tmp_116_reg_2813)) else "0";
    tmp_121_fu_1588_p2 <= "1" when (signed(iter_cast_fu_1584_p1) < signed(A_COL_ITER_reg_2368)) else "0";
    tmp_122_fu_1599_p2 <= "1" when (j2_reg_1379 = ap_const_lv7_40) else "0";
    tmp_123_fu_1619_p2 <= "1" when (unsigned(j2_cast_fu_1611_p1) < unsigned(A_ROW_3)) else "0";
    tmp_135_mid2_v_fu_2045_p3 <= 
        i_12_fu_2020_p2 when (tmp_139_fu_2026_p2(0) = '1') else 
        ap_phi_mux_i_phi_fu_1450_p4;
    tmp_136_mid1_fu_2053_p2 <= "1" when (unsigned(i_cast_mid1_fu_2041_p1) < unsigned(tmp_V_313_reg_2300)) else "0";
    tmp_136_mid2_fu_2058_p3 <= 
        tmp_136_mid1_fu_2053_p2 when (tmp_139_fu_2026_p2(0) = '1') else 
        tmp_118_fu_2003_p2;
    tmp_138_fu_1517_p3 <= (B_COL_3 & ap_const_lv2_0);
    tmp_139_fu_2026_p2 <= "1" when (j_reg_1457 = ap_const_lv7_40) else "0";
    tmp_140_fu_2141_p3 <= (tmp_135_mid2_v_reg_2827 & tmp_247_reg_2843);
    tmp_141_fu_2147_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_140_fu_2141_p3),64));
    tmp_142_fu_2095_p3 <= (tmp_135_mid2_v_reg_2827 & tmp_248_reg_2838);
    tmp_142_mid2_v_fu_1722_p3 <= 
        ib_4_fu_1702_p2 when (exitcond10_fu_1708_p2(0) = '1') else 
        ap_phi_mux_ib_phi_fu_1405_p4;
    tmp_143_fu_2101_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_142_fu_2095_p3),64));
    tmp_144_fu_1746_p2 <= std_logic_vector(unsigned(tmp_154_cast_fu_1734_p3) + unsigned(ic4_cast_fu_1742_p1));
    tmp_146_fu_1963_p4 <= sum_V_s_reg_2801(31 downto 15);
    tmp_154_cast_fu_1734_p3 <= (tmp_252_fu_1730_p1 & ap_const_lv2_0);
        tmp_155_cast_fu_1752_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_144_fu_1746_p2),64));

    tmp_246_fu_2121_p1 <= in_stream_a_V_V_dout(16 - 1 downto 0);
    tmp_247_fu_2085_p1 <= j_mid2_fu_2032_p3(2 - 1 downto 0);
    tmp_248_fu_2081_p1 <= j_mid2_fu_2032_p3(2 - 1 downto 0);
    tmp_249_fu_1652_p1 <= in_stream_a_V_V_dout(16 - 1 downto 0);
    tmp_250_fu_1629_p1 <= j2_reg_1379(2 - 1 downto 0);
    tmp_251_fu_1625_p1 <= j2_reg_1379(2 - 1 downto 0);
    tmp_252_fu_1730_p1 <= tmp_142_mid2_v_fu_1722_p3(5 - 1 downto 0);
    tmp_253_fu_1947_p3 <= sum_V_s_reg_2801(31 downto 31);
    tmp_28_fu_1921_p2 <= std_logic_vector(unsigned(tmp2_reg_2791) + unsigned(tmp9_reg_2796));
        tmp_V_324_fu_1984_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(output_data_fu_1976_p3),32));

    tmp_s_fu_1495_p2 <= "1" when (tmp_V_reg_2275 = ap_const_lv32_5) else "0";
end behav;
