// Seed: 54386323
module module_0 (
    input  wire id_0,
    input  tri  id_1,
    output tri  id_2,
    input  tri0 id_3,
    input  tri  id_4,
    output wor  id_5,
    output tri1 id_6,
    input  tri0 id_7
);
  id_9 :
  assert property (@(posedge -1'b0) -1)
  else;
  assign id_5 = -1 - -1;
endmodule
module module_1 #(
    parameter id_4 = 32'd25,
    parameter id_7 = 32'd96
) (
    output tri1 id_0,
    input wor id_1,
    input wor id_2,
    output supply0 id_3,
    input supply1 _id_4
);
  assign id_3 = id_4 | id_1;
  logic [id_4 : -1] id_6;
  logic _id_7;
  ;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_3,
      id_1,
      id_2,
      id_3,
      id_0,
      id_1
  );
  wire [1 'h0 : id_7] id_8;
  wire id_9;
  ;
endmodule
