

================================================================
== Vitis HLS Report for 'syr2k_Pipeline_VITIS_LOOP_48_25'
================================================================
* Date:           Tue Feb 27 22:18:01 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        proj_syr2k
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.600 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       62|      302|  1.240 us|  6.040 us|   62|  302|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_48_2  |       60|      300|        16|         15|          1|  4 ~ 20|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 15, depth = 16


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 1
  Pipeline-0 : II = 15, D = 16, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.94>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvars_iv55 = alloca i32 1"   --->   Operation 19 'alloca' 'indvars_iv55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_cast8_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_cast8"   --->   Operation 20 'read' 'p_cast8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%C_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %C"   --->   Operation 21 'read' 'C_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %empty"   --->   Operation 22 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%indvars_iv73_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %indvars_iv73"   --->   Operation 23 'read' 'indvars_iv73_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_cast8_cast = zext i32 %p_cast8_read"   --->   Operation 24 'zext' 'p_cast8_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_12, i32 0, i32 256, void @empty_0, void @empty_1, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.84ns)   --->   "%store_ln0 = store i5 0, i5 %indvars_iv55"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.3"   --->   Operation 27 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%indvars_iv55_load = load i5 %indvars_iv55"   --->   Operation 28 'load' 'indvars_iv55_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.87ns)   --->   "%exitcond6110 = icmp_eq  i5 %indvars_iv55_load, i5 %indvars_iv73_read"   --->   Operation 30 'icmp' 'exitcond6110' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%empty_81 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 20, i64 0"   --->   Operation 31 'speclooptripcount' 'empty_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.09ns)   --->   "%indvars_iv_next56 = add i5 %indvars_iv55_load, i5 1"   --->   Operation 32 'add' 'indvars_iv_next56' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond6110, void %for.inc.3.split, void %VITIS_LOOP_54_4.3.preheader.exitStub"   --->   Operation 33 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%empty_82 = trunc i5 %indvars_iv55_load"   --->   Operation 34 'trunc' 'empty_82' <Predicate = (!exitcond6110)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %tmp, i32 4, i32 7"   --->   Operation 35 'partselect' 'tmp_17' <Predicate = (!exitcond6110)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 %tmp_17, i4 %empty_82, i2 0"   --->   Operation 36 'bitconcatenate' 'tmp_s' <Predicate = (!exitcond6110)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_cast92 = zext i10 %tmp_s"   --->   Operation 37 'zext' 'p_cast92' <Predicate = (!exitcond6110)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.81ns)   --->   "%empty_83 = add i64 %p_cast92, i64 %C_read"   --->   Operation 38 'add' 'empty_83' <Predicate = (!exitcond6110)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_cast = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_83, i32 2, i32 63"   --->   Operation 39 'partselect' 'p_cast' <Predicate = (!exitcond6110)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_cast54_cast = sext i62 %p_cast"   --->   Operation 40 'sext' 'p_cast54_cast' <Predicate = (!exitcond6110)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %p_cast54_cast"   --->   Operation 41 'getelementptr' 'gmem_addr' <Predicate = (!exitcond6110)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.84ns)   --->   "%store_ln0 = store i5 %indvars_iv_next56, i5 %indvars_iv55"   --->   Operation 42 'store' 'store_ln0' <Predicate = (!exitcond6110)> <Delay = 0.84>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 65 'ret' 'ret_ln0' <Predicate = (exitcond6110)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 14.6>
ST_2 : Operation 43 [7/7] (14.6ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1"   --->   Operation 43 'readreq' 'gmem_load_15_req' <Predicate = (!exitcond6110)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 14.6>
ST_3 : Operation 44 [6/7] (14.6ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1"   --->   Operation 44 'readreq' 'gmem_load_15_req' <Predicate = (!exitcond6110)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 14.6>
ST_4 : Operation 45 [5/7] (14.6ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1"   --->   Operation 45 'readreq' 'gmem_load_15_req' <Predicate = (!exitcond6110)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 14.6>
ST_5 : Operation 46 [4/7] (14.6ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1"   --->   Operation 46 'readreq' 'gmem_load_15_req' <Predicate = (!exitcond6110)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 14.6>
ST_6 : Operation 47 [3/7] (14.6ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1"   --->   Operation 47 'readreq' 'gmem_load_15_req' <Predicate = (!exitcond6110)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 14.6>
ST_7 : Operation 48 [2/7] (14.6ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1"   --->   Operation 48 'readreq' 'gmem_load_15_req' <Predicate = (!exitcond6110)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 14.6>
ST_8 : Operation 49 [1/7] (14.6ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1"   --->   Operation 49 'readreq' 'gmem_load_15_req' <Predicate = (!exitcond6110)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 14.6>
ST_9 : Operation 50 [1/1] (14.6ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr"   --->   Operation 50 'read' 'gmem_addr_read' <Predicate = (!exitcond6110)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 14.6>
ST_10 : Operation 51 [1/1] (0.00ns)   --->   "%gmem_load_15_cast = sext i32 %gmem_addr_read"   --->   Operation 51 'sext' 'gmem_load_15_cast' <Predicate = (!exitcond6110)> <Delay = 0.00>
ST_10 : Operation 52 [1/1] (5.48ns)   --->   "%empty_84 = mul i45 %gmem_load_15_cast, i45 %p_cast8_cast"   --->   Operation 52 'mul' 'empty_84' <Predicate = (!exitcond6110)> <Delay = 5.48> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i16 @_ssdm_op_PartSelect.i16.i45.i32.i32, i45 %empty_84, i32 29, i32 44"   --->   Operation 53 'partselect' 'tmp_20' <Predicate = (!exitcond6110)> <Delay = 0.00>
ST_10 : Operation 54 [1/1] (14.6ns)   --->   "%gmem_addr_15_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr, i32 1"   --->   Operation 54 'writereq' 'gmem_addr_15_req' <Predicate = (!exitcond6110)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 14.6>
ST_11 : Operation 55 [1/1] (0.00ns)   --->   "%mul12_u0_32fixp_31_cast = zext i16 %tmp_20"   --->   Operation 55 'zext' 'mul12_u0_32fixp_31_cast' <Predicate = (!exitcond6110)> <Delay = 0.00>
ST_11 : Operation 56 [1/1] (14.6ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr, i32 %mul12_u0_32fixp_31_cast, i4 15"   --->   Operation 56 'write' 'write_ln0' <Predicate = (!exitcond6110)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 14.6>
ST_12 : Operation 57 [5/5] (14.6ns)   --->   "%gmem_addr_15_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr"   --->   Operation 57 'writeresp' 'gmem_addr_15_resp' <Predicate = (!exitcond6110)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 14.6>
ST_13 : Operation 58 [4/5] (14.6ns)   --->   "%gmem_addr_15_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr"   --->   Operation 58 'writeresp' 'gmem_addr_15_resp' <Predicate = (!exitcond6110)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 14.6>
ST_14 : Operation 59 [3/5] (14.6ns)   --->   "%gmem_addr_15_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr"   --->   Operation 59 'writeresp' 'gmem_addr_15_resp' <Predicate = (!exitcond6110)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 14.6>
ST_15 : Operation 60 [2/5] (14.6ns)   --->   "%gmem_addr_15_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr"   --->   Operation 60 'writeresp' 'gmem_addr_15_resp' <Predicate = (!exitcond6110)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 14.6>
ST_16 : Operation 61 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12"   --->   Operation 61 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 62 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9"   --->   Operation 62 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 63 [1/5] (14.6ns)   --->   "%gmem_addr_15_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr"   --->   Operation 63 'writeresp' 'gmem_addr_15_resp' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.3"   --->   Operation 64 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 5.4ns.

 <State 1>: 1.94ns
The critical path consists of the following:
	'alloca' operation ('indvars_iv55') [6]  (0 ns)
	'load' operation ('indvars_iv55_load') on local variable 'indvars_iv55' [16]  (0 ns)
	'add' operation ('indvars_iv_next56') [20]  (1.1 ns)
	'store' operation ('store_ln0') of variable 'indvars_iv_next56' on local variable 'indvars_iv55' [42]  (0.844 ns)

 <State 2>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_15_req') on port 'gmem' [33]  (14.6 ns)

 <State 3>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_15_req') on port 'gmem' [33]  (14.6 ns)

 <State 4>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_15_req') on port 'gmem' [33]  (14.6 ns)

 <State 5>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_15_req') on port 'gmem' [33]  (14.6 ns)

 <State 6>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_15_req') on port 'gmem' [33]  (14.6 ns)

 <State 7>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_15_req') on port 'gmem' [33]  (14.6 ns)

 <State 8>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_15_req') on port 'gmem' [33]  (14.6 ns)

 <State 9>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read') on port 'gmem' [34]  (14.6 ns)

 <State 10>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_addr_15_req') on port 'gmem' [39]  (14.6 ns)

 <State 11>: 14.6ns
The critical path consists of the following:
	bus write operation ('write_ln0') on port 'gmem' [40]  (14.6 ns)

 <State 12>: 14.6ns
The critical path consists of the following:
	bus response operation ('gmem_addr_15_resp') on port 'gmem' [41]  (14.6 ns)

 <State 13>: 14.6ns
The critical path consists of the following:
	bus response operation ('gmem_addr_15_resp') on port 'gmem' [41]  (14.6 ns)

 <State 14>: 14.6ns
The critical path consists of the following:
	bus response operation ('gmem_addr_15_resp') on port 'gmem' [41]  (14.6 ns)

 <State 15>: 14.6ns
The critical path consists of the following:
	bus response operation ('gmem_addr_15_resp') on port 'gmem' [41]  (14.6 ns)

 <State 16>: 14.6ns
The critical path consists of the following:
	bus response operation ('gmem_addr_15_resp') on port 'gmem' [41]  (14.6 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
