pll_50_to_all_eth	pll_50_to_all_eth_inst (
	.areset ( areset_sig ),
	.inclk0 ( inclk0_sig ),
	.inclk1 ( inclk1_sig ),
	.activeclock ( activeclock_sig ),
	.c0 ( c0_sig ),
	.c1 ( c1_sig ),
	.c2 ( c2_sig ),
	.clkbad0 ( clkbad0_sig ),
	.clkbad1 ( clkbad1_sig ),
	.locked ( locked_sig )
	);
