# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version
# File: C:\Users\danleaf\Source\Repos\Ultrasonic-Flaw-Detector\fpga\88e1111.csv
# Generated on: Fri Aug 21 16:35:52 2015

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

To,Direction,Location,I/O Standard,Reserved,Current Strength,I/O Bank,VREF Group,Slew Rate,Differential Pair
altera_reserved_tck,Input,,,,,,,,
altera_reserved_tdi,Input,,,,,,,,
altera_reserved_tdo,Output,,,,,,,,
altera_reserved_tms,Input,,,,,,,,
i_clk48M,Input,PIN_T22,,,,5,B5_N0,,
i_clk50M,Input,PIN_AB11,2.5 V,,,3,B3_N0,,
i_eth_col,Input,,,,,,,,
i_eth_crs,Input,,,,,,,,
i_eth_rxclk,Input,PIN_L21,2.5 V,,,6,B6_N3,,
i_eth_rxd[7],Input,PIN_H22,2.5 V,,,6,B6_N3,,
i_eth_rxd[6],Input,PIN_H21,2.5 V,,,6,B6_N2,,
i_eth_rxd[5],Input,PIN_J22,2.5 V,,,6,B6_N3,,
i_eth_rxd[4],Input,PIN_J21,2.5 V,,,6,B6_N3,,
i_eth_rxd[3],Input,PIN_N22,2.5 V,,,5,B5_N0,,
i_eth_rxd[2],Input,PIN_K21,2.5 V,,,6,B6_N3,,
i_eth_rxd[1],Input,PIN_M20,2.5 V,,,5,B5_N0,,
i_eth_rxd[0],Input,PIN_M19,2.5 V,,,5,B5_N0,,
i_eth_rxdv,Input,PIN_L22,2.5 V,,,6,B6_N3,,
i_eth_rxer,Input,,,,,,,,
i_rst_n,Input,PIN_N21,2.5 V,,,5,B5_N0,,
i_trig,Input,,,,,,,,
o_eth_gtxclk,Output,PIN_M21,2.5 V,,,5,B5_N0,,
o_eth_mdc,Output,,,,,,,,
o_eth_rst,Output,PIN_R19,2.5 V,,,5,B5_N1,,
o_eth_txd[7],Output,PIN_P16,2.5 V,,,5,B5_N2,,
o_eth_txd[6],Output,PIN_R21,2.5 V,,,5,B5_N1,,
o_eth_txd[5],Output,PIN_R22,2.5 V,,,5,B5_N1,,
o_eth_txd[4],Output,PIN_P21,2.5 V,,,5,B5_N1,,
o_eth_txd[3],Output,PIN_P22,2.5 V,,,5,B5_N1,,
o_eth_txd[2],Output,PIN_N17,2.5 V,,,5,B5_N0,,
o_eth_txd[1],Output,PIN_N18,2.5 V,,,5,B5_N0,,
o_eth_txd[0],Output,PIN_N19,2.5 V,,,5,B5_N1,,
o_eth_txen,Output,PIN_N20,2.5 V,,,5,B5_N1,,
o_eth_txer,Output,,,,,,,,
