vendor_name = ModelSim
source_file = 1, D:/17_1/digital/assignment/full_adder/full_adder.vhd
source_file = 1, D:/17_1/digital/assignment/full_adder/HA.vhd
source_file = 1, D:/17_1/digital/assignment/full_adder/or_2.vhd
source_file = 1, D:/17_1/digital/assignment/full_adder/full_adder.vwf
source_file = 1, D:/17_1/digital/assignment/full_adder/db/full_adder.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = full_adder
instance = comp, \carry~output , carry~output, full_adder, 1
instance = comp, \sum~output , sum~output, full_adder, 1
instance = comp, \w~input , w~input, full_adder, 1
instance = comp, \y~input , y~input, full_adder, 1
instance = comp, \x~input , x~input, full_adder, 1
instance = comp, \u3|c~0 , u3|c~0, full_adder, 1
instance = comp, \u2|s~0 , u2|s~0, full_adder, 1
