// Seed: 617827338
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
endmodule
module module_1 (
    output wor id_0,
    input wire id_1,
    output logic id_2,
    input tri id_3,
    input supply0 id_4,
    input tri0 id_5,
    output supply1 id_6,
    output tri id_7,
    output wor id_8
);
  wire id_10;
  always id_2 = #1 1'h0;
  assign id_7 = id_3;
  module_0(
      id_10, id_10, id_10, id_10
  );
  wire id_11;
endmodule
