Item(by='fanf2', descendants=None, kids=None, score=None, time=1602757589, title=None, item_type='comment', url=None, parent=24785788, text='The best answer to any RISC vs CISC question is the analysis John Mashey posted to Usenet comp.arch <a href="https:&#x2F;&#x2F;www.yarchive.net&#x2F;comp&#x2F;risc_definition.html" rel="nofollow">https:&#x2F;&#x2F;www.yarchive.net&#x2F;comp&#x2F;risc_definition.html</a> (Mashey was a CPU designer for MIPS.)<p>In the analysis he counts instruction set features like number of registers, number of addressing modes, number of memory accessed per instruction. He compares over a dozen architectures.<p>ARM comes out as the least RISCy RISC, but definitely on that side of the line, and x86 as the least CISCy CISC. (This was before amd64.)')