<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>megaraid_sas_fusion.h source code [linux-4.18.y/drivers/scsi/megaraid/megaraid_sas_fusion.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="CMD_RET_VALUES,IO_REQUEST_INFO,LD_LOAD_BALANCE_INFO,LD_STREAM_DETECT,LOG_BLOCK_SPAN_INFO,MEGASAS_RAID_MFA_IO_REQUEST_DESCRIPTOR,MEGASAS_REQUEST_DESCRIPTOR_UNION,MPI25_IEEE_SGE_CHAIN64,MPI2_ADDRESS_REPLY_DESCRIPTOR,MPI2_DEFAULT_REPLY_DESCRIPTOR,MPI2_DEFAULT_REQUEST_DESCRIPTOR,MPI2_HIGH_PRIORITY_REQUEST_DESCRIPTOR,MPI2_IEEE_SGE_CHAIN32,MPI2_IEEE_SGE_CHAIN64,MPI2_IEEE_SGE_CHAIN_UNION,MPI2_IEEE_SGE_SIMPLE32,MPI2_IEEE_SGE_SIMPLE64,MPI2_IEEE_SGE_SIMPLE_UNION,MPI2_IOC_INIT_RDPQ_ARRAY_ENTRY,MPI2_IOC_INIT_REQUEST,MPI2_RAID_ACCELERATOR_SUCCESS_REPLY_DESCRIPTOR,MPI2_RAID_ACCEL_REQUEST_DESCRIPTOR,MPI2_RAID_SCSI_IO_REQUEST,MPI2_REPLY_DESCRIPTORS_UNION,MPI2_SCSI_IO_CDB_EEDP32,MPI2_SCSI_IO_CDB_UNION,MPI2_SCSI_IO_REQUEST_DESCRIPTOR,MPI2_SCSI_IO_SUCCESS_REPLY_DESCRIPTOR,MPI2_SCSI_TARGET_REQUEST_DESCRIPTOR,MPI2_SCSI_TASK_MANAGE_REPLY,MPI2_SCSI_TASK_MANAGE_REQUEST,MPI2_SGE_CHAIN_UNION,MPI2_SGE_IO_UNION,MPI2_SGE_SIMPLE_UNION,MPI2_TARGETASSIST_SUCCESS_REPLY_DESCRIPTOR,MPI2_TARGET_COMMAND_BUFFER_REPLY_DESCRIPTOR,MR_ARRAY_INFO,MR_CPU_AFFINITY_MASK,MR_DEV_HANDLE_INFO,MR_DRV_RAID_MAP,MR_DRV_RAID_MAP_ALL,MR_FW_RAID_MAP,MR_FW_RAID_MAP_ALL,MR_FW_RAID_MAP_DYNAMIC,MR_FW_RAID_MAP_EXT,MR_IO_AFFINITY,MR_LD_RAID,MR_LD_SPAN,MR_LD_SPAN_MAP,MR_LD_TARGET_SYNC,MR_PD_CFG_SEQ,MR_PD_CFG_SEQ_NUM_SYNC,MR_QUAD_ELEMENT,MR_RAID_FLAGS_IO_SUB_TYPE,MR_RAID_MAP_DESC_TABLE,MR_RAID_MAP_DESC_TYPE,MR_SPAN_BLOCK_INFO,MR_SPAN_INFO,MR_TASK_MANAGE_REQUEST,MR_TM_REPLY,MR_TM_REQUEST,RAID_CONTEXT,RAID_CONTEXT_G35,RAID_CONTEXT_UNION,REGION_TYPE,STREAM_DETECT,_LD_SPAN_SET,desc_value,desc_word,fusion_context,megasas_cmd_fusion,rdpq_alloc_detail "/>
<link rel="stylesheet" href="../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'linux-4.18.y/drivers/scsi/megaraid/megaraid_sas_fusion.h'; var root_path = '../../../..'; var data_path = '../../../../../data';</script>
<script src='../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>linux-4.18.y</a>/<a href='../..'>drivers</a>/<a href='..'>scsi</a>/<a href='./'>megaraid</a>/<a href='megaraid_sas_fusion.h.html'>megaraid_sas_fusion.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*</i></td></tr>
<tr><th id="2">2</th><td><i> *  Linux MegaRAID driver for SAS based RAID controllers</i></td></tr>
<tr><th id="3">3</th><td><i> *</i></td></tr>
<tr><th id="4">4</th><td><i> *  Copyright (c) 2009-2013  LSI Corporation</i></td></tr>
<tr><th id="5">5</th><td><i> *  Copyright (c) 2013-2014  Avago Technologies</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> *  This program is free software; you can redistribute it and/or</i></td></tr>
<tr><th id="8">8</th><td><i> *  modify it under the terms of the GNU General Public License</i></td></tr>
<tr><th id="9">9</th><td><i> *  as published by the Free Software Foundation; either version 2</i></td></tr>
<tr><th id="10">10</th><td><i> *  of the License, or (at your option) any later version.</i></td></tr>
<tr><th id="11">11</th><td><i> *</i></td></tr>
<tr><th id="12">12</th><td><i> *  This program is distributed in the hope that it will be useful,</i></td></tr>
<tr><th id="13">13</th><td><i> *  but WITHOUT ANY WARRANTY; without even the implied warranty of</i></td></tr>
<tr><th id="14">14</th><td><i> *  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</i></td></tr>
<tr><th id="15">15</th><td><i> *  GNU General Public License for more details.</i></td></tr>
<tr><th id="16">16</th><td><i> *</i></td></tr>
<tr><th id="17">17</th><td><i> *  You should have received a copy of the GNU General Public License</i></td></tr>
<tr><th id="18">18</th><td><i> *  along with this program.  If not, see &lt;<a href="http://www.gnu.org/licenses/">http://www.gnu.org/licenses/</a>&gt;.</i></td></tr>
<tr><th id="19">19</th><td><i> *</i></td></tr>
<tr><th id="20">20</th><td><i> *  FILE: megaraid_sas_fusion.h</i></td></tr>
<tr><th id="21">21</th><td><i> *</i></td></tr>
<tr><th id="22">22</th><td><i> *  Authors: Avago Technologies</i></td></tr>
<tr><th id="23">23</th><td><i> *           Manoj Jose</i></td></tr>
<tr><th id="24">24</th><td><i> *           Sumant Patro</i></td></tr>
<tr><th id="25">25</th><td><i> *           Kashyap Desai &lt;kashyap.desai@avagotech.com&gt;</i></td></tr>
<tr><th id="26">26</th><td><i> *           Sumit Saxena &lt;sumit.saxena@avagotech.com&gt;</i></td></tr>
<tr><th id="27">27</th><td><i> *</i></td></tr>
<tr><th id="28">28</th><td><i> *  Send feedback to: megaraidlinux.pdl@avagotech.com</i></td></tr>
<tr><th id="29">29</th><td><i> *</i></td></tr>
<tr><th id="30">30</th><td><i> *  Mail to: Avago Technologies, 350 West Trimble Road, Building 90,</i></td></tr>
<tr><th id="31">31</th><td><i> *  San Jose, California 95131</i></td></tr>
<tr><th id="32">32</th><td><i> */</i></td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><u>#<span data-ppcond="34">ifndef</span> <span class="macro" data-ref="_M/_MEGARAID_SAS_FUSION_H_">_MEGARAID_SAS_FUSION_H_</span></u></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/_MEGARAID_SAS_FUSION_H_" data-ref="_M/_MEGARAID_SAS_FUSION_H_">_MEGARAID_SAS_FUSION_H_</dfn></u></td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><i>/* Fusion defines */</i></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/MEGASAS_CHAIN_FRAME_SZ_MIN" data-ref="_M/MEGASAS_CHAIN_FRAME_SZ_MIN">MEGASAS_CHAIN_FRAME_SZ_MIN</dfn> 1024</u></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/MFI_FUSION_ENABLE_INTERRUPT_MASK" data-ref="_M/MFI_FUSION_ENABLE_INTERRUPT_MASK">MFI_FUSION_ENABLE_INTERRUPT_MASK</dfn> (0x00000009)</u></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/MEGASAS_MAX_CHAIN_SHIFT" data-ref="_M/MEGASAS_MAX_CHAIN_SHIFT">MEGASAS_MAX_CHAIN_SHIFT</dfn>			5</u></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/MEGASAS_MAX_CHAIN_SIZE_UNITS_MASK" data-ref="_M/MEGASAS_MAX_CHAIN_SIZE_UNITS_MASK">MEGASAS_MAX_CHAIN_SIZE_UNITS_MASK</dfn>	0x400000</u></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/MEGASAS_MAX_CHAIN_SIZE_MASK" data-ref="_M/MEGASAS_MAX_CHAIN_SIZE_MASK">MEGASAS_MAX_CHAIN_SIZE_MASK</dfn>		0x3E0</u></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/MEGASAS_256K_IO" data-ref="_M/MEGASAS_256K_IO">MEGASAS_256K_IO</dfn>				128</u></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/MEGASAS_1MB_IO" data-ref="_M/MEGASAS_1MB_IO">MEGASAS_1MB_IO</dfn>				(MEGASAS_256K_IO * 4)</u></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/MEGA_MPI2_RAID_DEFAULT_IO_FRAME_SIZE" data-ref="_M/MEGA_MPI2_RAID_DEFAULT_IO_FRAME_SIZE">MEGA_MPI2_RAID_DEFAULT_IO_FRAME_SIZE</dfn> 256</u></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/MEGASAS_MPI2_FUNCTION_PASSTHRU_IO_REQUEST" data-ref="_M/MEGASAS_MPI2_FUNCTION_PASSTHRU_IO_REQUEST">MEGASAS_MPI2_FUNCTION_PASSTHRU_IO_REQUEST</dfn>   0xF0</u></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/MEGASAS_MPI2_FUNCTION_LD_IO_REQUEST" data-ref="_M/MEGASAS_MPI2_FUNCTION_LD_IO_REQUEST">MEGASAS_MPI2_FUNCTION_LD_IO_REQUEST</dfn>         0xF1</u></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/MEGASAS_LOAD_BALANCE_FLAG" data-ref="_M/MEGASAS_LOAD_BALANCE_FLAG">MEGASAS_LOAD_BALANCE_FLAG</dfn>		    0x1</u></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/MEGASAS_DCMD_MBOX_PEND_FLAG" data-ref="_M/MEGASAS_DCMD_MBOX_PEND_FLAG">MEGASAS_DCMD_MBOX_PEND_FLAG</dfn>		    0x1</u></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/HOST_DIAG_WRITE_ENABLE" data-ref="_M/HOST_DIAG_WRITE_ENABLE">HOST_DIAG_WRITE_ENABLE</dfn>			    0x80</u></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/HOST_DIAG_RESET_ADAPTER" data-ref="_M/HOST_DIAG_RESET_ADAPTER">HOST_DIAG_RESET_ADAPTER</dfn>			    0x4</u></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/MEGASAS_FUSION_MAX_RESET_TRIES" data-ref="_M/MEGASAS_FUSION_MAX_RESET_TRIES">MEGASAS_FUSION_MAX_RESET_TRIES</dfn>		    3</u></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/MAX_MSIX_QUEUES_FUSION" data-ref="_M/MAX_MSIX_QUEUES_FUSION">MAX_MSIX_QUEUES_FUSION</dfn>			    128</u></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/RDPQ_MAX_INDEX_IN_ONE_CHUNK" data-ref="_M/RDPQ_MAX_INDEX_IN_ONE_CHUNK">RDPQ_MAX_INDEX_IN_ONE_CHUNK</dfn>		    16</u></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/RDPQ_MAX_CHUNK_COUNT" data-ref="_M/RDPQ_MAX_CHUNK_COUNT">RDPQ_MAX_CHUNK_COUNT</dfn> (MAX_MSIX_QUEUES_FUSION / RDPQ_MAX_INDEX_IN_ONE_CHUNK)</u></td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td><i>/* Invader defines */</i></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/MPI2_TYPE_CUDA" data-ref="_M/MPI2_TYPE_CUDA">MPI2_TYPE_CUDA</dfn>				    0x2</u></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/MPI25_SAS_DEVICE0_FLAGS_ENABLED_FAST_PATH" data-ref="_M/MPI25_SAS_DEVICE0_FLAGS_ENABLED_FAST_PATH">MPI25_SAS_DEVICE0_FLAGS_ENABLED_FAST_PATH</dfn>   0x4000</u></td></tr>
<tr><th id="60">60</th><td><u>#define	<dfn class="macro" id="_M/MR_RL_FLAGS_GRANT_DESTINATION_CPU0" data-ref="_M/MR_RL_FLAGS_GRANT_DESTINATION_CPU0">MR_RL_FLAGS_GRANT_DESTINATION_CPU0</dfn>	    0x00</u></td></tr>
<tr><th id="61">61</th><td><u>#define	<dfn class="macro" id="_M/MR_RL_FLAGS_GRANT_DESTINATION_CPU1" data-ref="_M/MR_RL_FLAGS_GRANT_DESTINATION_CPU1">MR_RL_FLAGS_GRANT_DESTINATION_CPU1</dfn>	    0x10</u></td></tr>
<tr><th id="62">62</th><td><u>#define	<dfn class="macro" id="_M/MR_RL_FLAGS_GRANT_DESTINATION_CUDA" data-ref="_M/MR_RL_FLAGS_GRANT_DESTINATION_CUDA">MR_RL_FLAGS_GRANT_DESTINATION_CUDA</dfn>	    0x80</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/MR_RL_FLAGS_SEQ_NUM_ENABLE" data-ref="_M/MR_RL_FLAGS_SEQ_NUM_ENABLE">MR_RL_FLAGS_SEQ_NUM_ENABLE</dfn>		    0x8</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/MR_RL_WRITE_THROUGH_MODE" data-ref="_M/MR_RL_WRITE_THROUGH_MODE">MR_RL_WRITE_THROUGH_MODE</dfn>		    0x00</u></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/MR_RL_WRITE_BACK_MODE" data-ref="_M/MR_RL_WRITE_BACK_MODE">MR_RL_WRITE_BACK_MODE</dfn>			    0x01</u></td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td><i>/* T10 PI defines */</i></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/MR_PROT_INFO_TYPE_CONTROLLER" data-ref="_M/MR_PROT_INFO_TYPE_CONTROLLER">MR_PROT_INFO_TYPE_CONTROLLER</dfn>                0x8</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/MEGASAS_SCSI_VARIABLE_LENGTH_CMD" data-ref="_M/MEGASAS_SCSI_VARIABLE_LENGTH_CMD">MEGASAS_SCSI_VARIABLE_LENGTH_CMD</dfn>            0x7f</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/MEGASAS_SCSI_SERVICE_ACTION_READ32" data-ref="_M/MEGASAS_SCSI_SERVICE_ACTION_READ32">MEGASAS_SCSI_SERVICE_ACTION_READ32</dfn>          0x9</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/MEGASAS_SCSI_SERVICE_ACTION_WRITE32" data-ref="_M/MEGASAS_SCSI_SERVICE_ACTION_WRITE32">MEGASAS_SCSI_SERVICE_ACTION_WRITE32</dfn>         0xB</u></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/MEGASAS_SCSI_ADDL_CDB_LEN" data-ref="_M/MEGASAS_SCSI_ADDL_CDB_LEN">MEGASAS_SCSI_ADDL_CDB_LEN</dfn>                   0x18</u></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/MEGASAS_RD_WR_PROTECT_CHECK_ALL" data-ref="_M/MEGASAS_RD_WR_PROTECT_CHECK_ALL">MEGASAS_RD_WR_PROTECT_CHECK_ALL</dfn>		    0x20</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/MEGASAS_RD_WR_PROTECT_CHECK_NONE" data-ref="_M/MEGASAS_RD_WR_PROTECT_CHECK_NONE">MEGASAS_RD_WR_PROTECT_CHECK_NONE</dfn>	    0x60</u></td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/MPI2_SUP_REPLY_POST_HOST_INDEX_OFFSET" data-ref="_M/MPI2_SUP_REPLY_POST_HOST_INDEX_OFFSET">MPI2_SUP_REPLY_POST_HOST_INDEX_OFFSET</dfn>   (0x0000030C)</u></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/MPI2_REPLY_POST_HOST_INDEX_OFFSET" data-ref="_M/MPI2_REPLY_POST_HOST_INDEX_OFFSET">MPI2_REPLY_POST_HOST_INDEX_OFFSET</dfn>	(0x0000006C)</u></td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td><i>/*</i></td></tr>
<tr><th id="80">80</th><td><i> * Raid context flags</i></td></tr>
<tr><th id="81">81</th><td><i> */</i></td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/MR_RAID_CTX_RAID_FLAGS_IO_SUB_TYPE_SHIFT" data-ref="_M/MR_RAID_CTX_RAID_FLAGS_IO_SUB_TYPE_SHIFT">MR_RAID_CTX_RAID_FLAGS_IO_SUB_TYPE_SHIFT</dfn>   0x4</u></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/MR_RAID_CTX_RAID_FLAGS_IO_SUB_TYPE_MASK" data-ref="_M/MR_RAID_CTX_RAID_FLAGS_IO_SUB_TYPE_MASK">MR_RAID_CTX_RAID_FLAGS_IO_SUB_TYPE_MASK</dfn>    0x30</u></td></tr>
<tr><th id="85">85</th><td><b>enum</b> <dfn class="type def" id="MR_RAID_FLAGS_IO_SUB_TYPE" title='MR_RAID_FLAGS_IO_SUB_TYPE' data-ref="MR_RAID_FLAGS_IO_SUB_TYPE">MR_RAID_FLAGS_IO_SUB_TYPE</dfn> {</td></tr>
<tr><th id="86">86</th><td>	<dfn class="enum" id="MR_RAID_FLAGS_IO_SUB_TYPE_NONE" title='MR_RAID_FLAGS_IO_SUB_TYPE_NONE' data-ref="MR_RAID_FLAGS_IO_SUB_TYPE_NONE">MR_RAID_FLAGS_IO_SUB_TYPE_NONE</dfn> = <var>0</var>,</td></tr>
<tr><th id="87">87</th><td>	<dfn class="enum" id="MR_RAID_FLAGS_IO_SUB_TYPE_SYSTEM_PD" title='MR_RAID_FLAGS_IO_SUB_TYPE_SYSTEM_PD' data-ref="MR_RAID_FLAGS_IO_SUB_TYPE_SYSTEM_PD">MR_RAID_FLAGS_IO_SUB_TYPE_SYSTEM_PD</dfn> = <var>1</var>,</td></tr>
<tr><th id="88">88</th><td>	<dfn class="enum" id="MR_RAID_FLAGS_IO_SUB_TYPE_RMW_DATA" title='MR_RAID_FLAGS_IO_SUB_TYPE_RMW_DATA' data-ref="MR_RAID_FLAGS_IO_SUB_TYPE_RMW_DATA">MR_RAID_FLAGS_IO_SUB_TYPE_RMW_DATA</dfn>     = <var>2</var>,</td></tr>
<tr><th id="89">89</th><td>	<dfn class="enum" id="MR_RAID_FLAGS_IO_SUB_TYPE_RMW_P" title='MR_RAID_FLAGS_IO_SUB_TYPE_RMW_P' data-ref="MR_RAID_FLAGS_IO_SUB_TYPE_RMW_P">MR_RAID_FLAGS_IO_SUB_TYPE_RMW_P</dfn>        = <var>3</var>,</td></tr>
<tr><th id="90">90</th><td>	<dfn class="enum" id="MR_RAID_FLAGS_IO_SUB_TYPE_RMW_Q" title='MR_RAID_FLAGS_IO_SUB_TYPE_RMW_Q' data-ref="MR_RAID_FLAGS_IO_SUB_TYPE_RMW_Q">MR_RAID_FLAGS_IO_SUB_TYPE_RMW_Q</dfn>        = <var>4</var>,</td></tr>
<tr><th id="91">91</th><td>	<dfn class="enum" id="MR_RAID_FLAGS_IO_SUB_TYPE_CACHE_BYPASS" title='MR_RAID_FLAGS_IO_SUB_TYPE_CACHE_BYPASS' data-ref="MR_RAID_FLAGS_IO_SUB_TYPE_CACHE_BYPASS">MR_RAID_FLAGS_IO_SUB_TYPE_CACHE_BYPASS</dfn> = <var>6</var>,</td></tr>
<tr><th id="92">92</th><td>	<dfn class="enum" id="MR_RAID_FLAGS_IO_SUB_TYPE_LDIO_BW_LIMIT" title='MR_RAID_FLAGS_IO_SUB_TYPE_LDIO_BW_LIMIT' data-ref="MR_RAID_FLAGS_IO_SUB_TYPE_LDIO_BW_LIMIT">MR_RAID_FLAGS_IO_SUB_TYPE_LDIO_BW_LIMIT</dfn> = <var>7</var></td></tr>
<tr><th id="93">93</th><td>};</td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td><i>/*</i></td></tr>
<tr><th id="96">96</th><td><i> * Request descriptor types</i></td></tr>
<tr><th id="97">97</th><td><i> */</i></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/MEGASAS_REQ_DESCRIPT_FLAGS_LD_IO" data-ref="_M/MEGASAS_REQ_DESCRIPT_FLAGS_LD_IO">MEGASAS_REQ_DESCRIPT_FLAGS_LD_IO</dfn>           0x7</u></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/MEGASAS_REQ_DESCRIPT_FLAGS_MFA" data-ref="_M/MEGASAS_REQ_DESCRIPT_FLAGS_MFA">MEGASAS_REQ_DESCRIPT_FLAGS_MFA</dfn>             0x1</u></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/MEGASAS_REQ_DESCRIPT_FLAGS_NO_LOCK" data-ref="_M/MEGASAS_REQ_DESCRIPT_FLAGS_NO_LOCK">MEGASAS_REQ_DESCRIPT_FLAGS_NO_LOCK</dfn>	   0x2</u></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/MEGASAS_REQ_DESCRIPT_FLAGS_TYPE_SHIFT" data-ref="_M/MEGASAS_REQ_DESCRIPT_FLAGS_TYPE_SHIFT">MEGASAS_REQ_DESCRIPT_FLAGS_TYPE_SHIFT</dfn>      1</u></td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/MEGASAS_FP_CMD_LEN" data-ref="_M/MEGASAS_FP_CMD_LEN">MEGASAS_FP_CMD_LEN</dfn>	16</u></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/MEGASAS_FUSION_IN_RESET" data-ref="_M/MEGASAS_FUSION_IN_RESET">MEGASAS_FUSION_IN_RESET</dfn> 0</u></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/THRESHOLD_REPLY_COUNT" data-ref="_M/THRESHOLD_REPLY_COUNT">THRESHOLD_REPLY_COUNT</dfn> 50</u></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/RAID_1_PEER_CMDS" data-ref="_M/RAID_1_PEER_CMDS">RAID_1_PEER_CMDS</dfn> 2</u></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/JBOD_MAPS_COUNT" data-ref="_M/JBOD_MAPS_COUNT">JBOD_MAPS_COUNT</dfn>	2</u></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/MEGASAS_REDUCE_QD_COUNT" data-ref="_M/MEGASAS_REDUCE_QD_COUNT">MEGASAS_REDUCE_QD_COUNT</dfn> 64</u></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/IOC_INIT_FRAME_SIZE" data-ref="_M/IOC_INIT_FRAME_SIZE">IOC_INIT_FRAME_SIZE</dfn> 4096</u></td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td><i>/*</i></td></tr>
<tr><th id="112">112</th><td><i> * Raid Context structure which describes MegaRAID specific IO Parameters</i></td></tr>
<tr><th id="113">113</th><td><i> * This resides at offset 0x60 where the SGL normally starts in MPT IO Frames</i></td></tr>
<tr><th id="114">114</th><td><i> */</i></td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td><b>struct</b> <dfn class="type def" id="RAID_CONTEXT" title='RAID_CONTEXT' data-ref="RAID_CONTEXT">RAID_CONTEXT</dfn> {</td></tr>
<tr><th id="117">117</th><td><u>#<span data-ppcond="117">if</span>   defined(<span class="macro" data-ref="_M/__BIG_ENDIAN_BITFIELD">__BIG_ENDIAN_BITFIELD</span>)</u></td></tr>
<tr><th id="118">118</th><td>	u8 nseg:<var>4</var>;</td></tr>
<tr><th id="119">119</th><td>	u8 type:<var>4</var>;</td></tr>
<tr><th id="120">120</th><td><u>#<span data-ppcond="117">else</span></u></td></tr>
<tr><th id="121">121</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="decl field" id="RAID_CONTEXT::type" title='RAID_CONTEXT::type' data-ref="RAID_CONTEXT::type">type</dfn>:<var>4</var>;</td></tr>
<tr><th id="122">122</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="decl field" id="RAID_CONTEXT::nseg" title='RAID_CONTEXT::nseg' data-ref="RAID_CONTEXT::nseg">nseg</dfn>:<var>4</var>;</td></tr>
<tr><th id="123">123</th><td><u>#<span data-ppcond="117">endif</span></u></td></tr>
<tr><th id="124">124</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="decl field" id="RAID_CONTEXT::resvd0" title='RAID_CONTEXT::resvd0' data-ref="RAID_CONTEXT::resvd0">resvd0</dfn>;</td></tr>
<tr><th id="125">125</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le16" title='__le16' data-type='__u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="RAID_CONTEXT::timeout_value" title='RAID_CONTEXT::timeout_value' data-ref="RAID_CONTEXT::timeout_value">timeout_value</dfn>;</td></tr>
<tr><th id="126">126</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="decl field" id="RAID_CONTEXT::reg_lock_flags" title='RAID_CONTEXT::reg_lock_flags' data-ref="RAID_CONTEXT::reg_lock_flags">reg_lock_flags</dfn>;</td></tr>
<tr><th id="127">127</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="decl field" id="RAID_CONTEXT::resvd1" title='RAID_CONTEXT::resvd1' data-ref="RAID_CONTEXT::resvd1">resvd1</dfn>;</td></tr>
<tr><th id="128">128</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le16" title='__le16' data-type='__u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="RAID_CONTEXT::virtual_disk_tgt_id" title='RAID_CONTEXT::virtual_disk_tgt_id' data-ref="RAID_CONTEXT::virtual_disk_tgt_id">virtual_disk_tgt_id</dfn>;</td></tr>
<tr><th id="129">129</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le64" title='__le64' data-type='__u64' data-ref="__le64">__le64</a> <dfn class="decl field" id="RAID_CONTEXT::reg_lock_row_lba" title='RAID_CONTEXT::reg_lock_row_lba' data-ref="RAID_CONTEXT::reg_lock_row_lba">reg_lock_row_lba</dfn>;</td></tr>
<tr><th id="130">130</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le32" title='__le32' data-type='__u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="RAID_CONTEXT::reg_lock_length" title='RAID_CONTEXT::reg_lock_length' data-ref="RAID_CONTEXT::reg_lock_length">reg_lock_length</dfn>;</td></tr>
<tr><th id="131">131</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le16" title='__le16' data-type='__u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="RAID_CONTEXT::next_lmid" title='RAID_CONTEXT::next_lmid' data-ref="RAID_CONTEXT::next_lmid">next_lmid</dfn>;</td></tr>
<tr><th id="132">132</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="decl field" id="RAID_CONTEXT::ex_status" title='RAID_CONTEXT::ex_status' data-ref="RAID_CONTEXT::ex_status">ex_status</dfn>;</td></tr>
<tr><th id="133">133</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="decl field" id="RAID_CONTEXT::status" title='RAID_CONTEXT::status' data-ref="RAID_CONTEXT::status">status</dfn>;</td></tr>
<tr><th id="134">134</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="decl field" id="RAID_CONTEXT::raid_flags" title='RAID_CONTEXT::raid_flags' data-ref="RAID_CONTEXT::raid_flags">raid_flags</dfn>;</td></tr>
<tr><th id="135">135</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="decl field" id="RAID_CONTEXT::num_sge" title='RAID_CONTEXT::num_sge' data-ref="RAID_CONTEXT::num_sge">num_sge</dfn>;</td></tr>
<tr><th id="136">136</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le16" title='__le16' data-type='__u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="RAID_CONTEXT::config_seq_num" title='RAID_CONTEXT::config_seq_num' data-ref="RAID_CONTEXT::config_seq_num">config_seq_num</dfn>;</td></tr>
<tr><th id="137">137</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="decl field" id="RAID_CONTEXT::span_arm" title='RAID_CONTEXT::span_arm' data-ref="RAID_CONTEXT::span_arm">span_arm</dfn>;</td></tr>
<tr><th id="138">138</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="decl field" id="RAID_CONTEXT::priority" title='RAID_CONTEXT::priority' data-ref="RAID_CONTEXT::priority">priority</dfn>;</td></tr>
<tr><th id="139">139</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="decl field" id="RAID_CONTEXT::num_sge_ext" title='RAID_CONTEXT::num_sge_ext' data-ref="RAID_CONTEXT::num_sge_ext">num_sge_ext</dfn>;</td></tr>
<tr><th id="140">140</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="decl field" id="RAID_CONTEXT::resvd2" title='RAID_CONTEXT::resvd2' data-ref="RAID_CONTEXT::resvd2">resvd2</dfn>;</td></tr>
<tr><th id="141">141</th><td>};</td></tr>
<tr><th id="142">142</th><td></td></tr>
<tr><th id="143">143</th><td><i>/*</i></td></tr>
<tr><th id="144">144</th><td><i> * Raid Context structure which describes ventura MegaRAID specific</i></td></tr>
<tr><th id="145">145</th><td><i> * IO Paramenters ,This resides at offset 0x60 where the SGL normally</i></td></tr>
<tr><th id="146">146</th><td><i> * starts in MPT IO Frames</i></td></tr>
<tr><th id="147">147</th><td><i> */</i></td></tr>
<tr><th id="148">148</th><td><b>struct</b> <dfn class="type def" id="RAID_CONTEXT_G35" title='RAID_CONTEXT_G35' data-ref="RAID_CONTEXT_G35">RAID_CONTEXT_G35</dfn> {</td></tr>
<tr><th id="149">149</th><td>	<u>#define <dfn class="macro" id="_M/RAID_CONTEXT_NSEG_MASK" data-ref="_M/RAID_CONTEXT_NSEG_MASK">RAID_CONTEXT_NSEG_MASK</dfn>	0x00F0</u></td></tr>
<tr><th id="150">150</th><td>	<u>#define <dfn class="macro" id="_M/RAID_CONTEXT_NSEG_SHIFT" data-ref="_M/RAID_CONTEXT_NSEG_SHIFT">RAID_CONTEXT_NSEG_SHIFT</dfn>	4</u></td></tr>
<tr><th id="151">151</th><td>	<u>#define <dfn class="macro" id="_M/RAID_CONTEXT_TYPE_MASK" data-ref="_M/RAID_CONTEXT_TYPE_MASK">RAID_CONTEXT_TYPE_MASK</dfn>	0x000F</u></td></tr>
<tr><th id="152">152</th><td>	<u>#define <dfn class="macro" id="_M/RAID_CONTEXT_TYPE_SHIFT" data-ref="_M/RAID_CONTEXT_TYPE_SHIFT">RAID_CONTEXT_TYPE_SHIFT</dfn>	0</u></td></tr>
<tr><th id="153">153</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16">u16</a>		<dfn class="decl field" id="RAID_CONTEXT_G35::nseg_type" title='RAID_CONTEXT_G35::nseg_type' data-ref="RAID_CONTEXT_G35::nseg_type">nseg_type</dfn>;</td></tr>
<tr><th id="154">154</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16">u16</a> <dfn class="decl field" id="RAID_CONTEXT_G35::timeout_value" title='RAID_CONTEXT_G35::timeout_value' data-ref="RAID_CONTEXT_G35::timeout_value">timeout_value</dfn>; <i>/* 0x02 -0x03 */</i></td></tr>
<tr><th id="155">155</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16">u16</a>		<dfn class="decl field" id="RAID_CONTEXT_G35::routing_flags" title='RAID_CONTEXT_G35::routing_flags' data-ref="RAID_CONTEXT_G35::routing_flags">routing_flags</dfn>;	<i>// 0x04 -0x05 routing flags</i></td></tr>
<tr><th id="156">156</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16">u16</a> <dfn class="decl field" id="RAID_CONTEXT_G35::virtual_disk_tgt_id" title='RAID_CONTEXT_G35::virtual_disk_tgt_id' data-ref="RAID_CONTEXT_G35::virtual_disk_tgt_id">virtual_disk_tgt_id</dfn>;   <i>/* 0x06 -0x07 */</i></td></tr>
<tr><th id="157">157</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64">u64</a> <dfn class="decl field" id="RAID_CONTEXT_G35::reg_lock_row_lba" title='RAID_CONTEXT_G35::reg_lock_row_lba' data-ref="RAID_CONTEXT_G35::reg_lock_row_lba">reg_lock_row_lba</dfn>;      <i>/* 0x08 - 0x0F */</i></td></tr>
<tr><th id="158">158</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32">u32</a> <dfn class="decl field" id="RAID_CONTEXT_G35::reg_lock_length" title='RAID_CONTEXT_G35::reg_lock_length' data-ref="RAID_CONTEXT_G35::reg_lock_length">reg_lock_length</dfn>;      <i>/* 0x10 - 0x13 */</i></td></tr>
<tr><th id="159">159</th><td>	<b>union</b> {</td></tr>
<tr><th id="160">160</th><td>		<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16">u16</a> <dfn class="decl field" id="RAID_CONTEXT_G35::(anonymous)::next_lmid" title='RAID_CONTEXT_G35::(anonymous union)::next_lmid' data-ref="RAID_CONTEXT_G35::(anonymous)::next_lmid">next_lmid</dfn>; <i>/* 0x14 - 0x15 */</i></td></tr>
<tr><th id="161">161</th><td>		<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16">u16</a>	<dfn class="decl field" id="RAID_CONTEXT_G35::(anonymous)::peer_smid" title='RAID_CONTEXT_G35::(anonymous union)::peer_smid' data-ref="RAID_CONTEXT_G35::(anonymous)::peer_smid">peer_smid</dfn>;	<i>/* used for the raid 1/10 fp writes */</i></td></tr>
<tr><th id="162">162</th><td>	} <dfn class="decl field" id="RAID_CONTEXT_G35::smid" title='RAID_CONTEXT_G35::smid' data-ref="RAID_CONTEXT_G35::smid">smid</dfn>;</td></tr>
<tr><th id="163">163</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="decl field" id="RAID_CONTEXT_G35::ex_status" title='RAID_CONTEXT_G35::ex_status' data-ref="RAID_CONTEXT_G35::ex_status">ex_status</dfn>;       <i>/* 0x16 : OUT */</i></td></tr>
<tr><th id="164">164</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="decl field" id="RAID_CONTEXT_G35::status" title='RAID_CONTEXT_G35::status' data-ref="RAID_CONTEXT_G35::status">status</dfn>;          <i>/* 0x17 status */</i></td></tr>
<tr><th id="165">165</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="decl field" id="RAID_CONTEXT_G35::raid_flags" title='RAID_CONTEXT_G35::raid_flags' data-ref="RAID_CONTEXT_G35::raid_flags">raid_flags</dfn>;		<i>/* 0x18 resvd[7:6], ioSubType[5:4],</i></td></tr>
<tr><th id="166">166</th><td><i>				 * resvd[3:1], preferredCpu[0]</i></td></tr>
<tr><th id="167">167</th><td><i>				 */</i></td></tr>
<tr><th id="168">168</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="decl field" id="RAID_CONTEXT_G35::span_arm" title='RAID_CONTEXT_G35::span_arm' data-ref="RAID_CONTEXT_G35::span_arm">span_arm</dfn>;            <i>/* 0x1C span[7:5], arm[4:0] */</i></td></tr>
<tr><th id="169">169</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16">u16</a>	<dfn class="decl field" id="RAID_CONTEXT_G35::config_seq_num" title='RAID_CONTEXT_G35::config_seq_num' data-ref="RAID_CONTEXT_G35::config_seq_num">config_seq_num</dfn>;           <i>/* 0x1A -0x1B */</i></td></tr>
<tr><th id="170">170</th><td>	<b>union</b> {</td></tr>
<tr><th id="171">171</th><td>		<i>/*</i></td></tr>
<tr><th id="172">172</th><td><i>		 * Bit format:</i></td></tr>
<tr><th id="173">173</th><td><i>		 *	 ---------------------------------</i></td></tr>
<tr><th id="174">174</th><td><i>		 *	 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |</i></td></tr>
<tr><th id="175">175</th><td><i>		 *	 ---------------------------------</i></td></tr>
<tr><th id="176">176</th><td><i>		 * Byte0 |    numSGE[7]- numSGE[0]	 |</i></td></tr>
<tr><th id="177">177</th><td><i>		 *	 ---------------------------------</i></td></tr>
<tr><th id="178">178</th><td><i>		 * Byte1 |SD | resvd     | numSGE 8-11   |</i></td></tr>
<tr><th id="179">179</th><td><i>		 *        --------------------------------</i></td></tr>
<tr><th id="180">180</th><td><i>		 */</i></td></tr>
<tr><th id="181">181</th><td>		<u>#define <dfn class="macro" id="_M/NUM_SGE_MASK_LOWER" data-ref="_M/NUM_SGE_MASK_LOWER">NUM_SGE_MASK_LOWER</dfn>	0xFF</u></td></tr>
<tr><th id="182">182</th><td>		<u>#define <dfn class="macro" id="_M/NUM_SGE_MASK_UPPER" data-ref="_M/NUM_SGE_MASK_UPPER">NUM_SGE_MASK_UPPER</dfn>	0x0F</u></td></tr>
<tr><th id="183">183</th><td>		<u>#define <dfn class="macro" id="_M/NUM_SGE_SHIFT_UPPER" data-ref="_M/NUM_SGE_SHIFT_UPPER">NUM_SGE_SHIFT_UPPER</dfn>	8</u></td></tr>
<tr><th id="184">184</th><td>		<u>#define <dfn class="macro" id="_M/STREAM_DETECT_SHIFT" data-ref="_M/STREAM_DETECT_SHIFT">STREAM_DETECT_SHIFT</dfn>	7</u></td></tr>
<tr><th id="185">185</th><td>		<u>#define <dfn class="macro" id="_M/STREAM_DETECT_MASK" data-ref="_M/STREAM_DETECT_MASK">STREAM_DETECT_MASK</dfn>	0x80</u></td></tr>
<tr><th id="186">186</th><td>		<b>struct</b> {</td></tr>
<tr><th id="187">187</th><td><u>#<span data-ppcond="187">if</span>   defined(<span class="macro" data-ref="_M/__BIG_ENDIAN_BITFIELD">__BIG_ENDIAN_BITFIELD</span>) /* 0x1C - 0x1D */</u></td></tr>
<tr><th id="188">188</th><td>			u16 stream_detected:<var>1</var>;</td></tr>
<tr><th id="189">189</th><td>			u16 reserved:<var>3</var>;</td></tr>
<tr><th id="190">190</th><td>			u16 num_sge:<var>12</var>;</td></tr>
<tr><th id="191">191</th><td><u>#<span data-ppcond="187">else</span></u></td></tr>
<tr><th id="192">192</th><td>			<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16">u16</a> <dfn class="decl field" id="RAID_CONTEXT_G35::(anonymousunion)::(anonymous)::num_sge" title='RAID_CONTEXT_G35::(anonymous union)::(anonymous struct)::num_sge' data-ref="RAID_CONTEXT_G35::(anonymousunion)::(anonymous)::num_sge">num_sge</dfn>:<var>12</var>;</td></tr>
<tr><th id="193">193</th><td>			<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16">u16</a> <dfn class="decl field" id="RAID_CONTEXT_G35::(anonymousunion)::(anonymous)::reserved" title='RAID_CONTEXT_G35::(anonymous union)::(anonymous struct)::reserved' data-ref="RAID_CONTEXT_G35::(anonymousunion)::(anonymous)::reserved">reserved</dfn>:<var>3</var>;</td></tr>
<tr><th id="194">194</th><td>			<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16">u16</a> <dfn class="decl field" id="RAID_CONTEXT_G35::(anonymousunion)::(anonymous)::stream_detected" title='RAID_CONTEXT_G35::(anonymous union)::(anonymous struct)::stream_detected' data-ref="RAID_CONTEXT_G35::(anonymousunion)::(anonymous)::stream_detected">stream_detected</dfn>:<var>1</var>;</td></tr>
<tr><th id="195">195</th><td><u>#<span data-ppcond="187">endif</span></u></td></tr>
<tr><th id="196">196</th><td>		} <dfn class="decl field" id="RAID_CONTEXT_G35::(anonymous)::bits" title='RAID_CONTEXT_G35::(anonymous union)::bits' data-ref="RAID_CONTEXT_G35::(anonymous)::bits">bits</dfn>;</td></tr>
<tr><th id="197">197</th><td>		<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="decl field" id="RAID_CONTEXT_G35::(anonymous)::bytes" title='RAID_CONTEXT_G35::(anonymous union)::bytes' data-ref="RAID_CONTEXT_G35::(anonymous)::bytes">bytes</dfn>[<var>2</var>];</td></tr>
<tr><th id="198">198</th><td>	} <dfn class="decl field" id="RAID_CONTEXT_G35::u" title='RAID_CONTEXT_G35::u' data-ref="RAID_CONTEXT_G35::u">u</dfn>;</td></tr>
<tr><th id="199">199</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="decl field" id="RAID_CONTEXT_G35::resvd2" title='RAID_CONTEXT_G35::resvd2' data-ref="RAID_CONTEXT_G35::resvd2">resvd2</dfn>[<var>2</var>];          <i>/* 0x1E-0x1F */</i></td></tr>
<tr><th id="200">200</th><td>};</td></tr>
<tr><th id="201">201</th><td></td></tr>
<tr><th id="202">202</th><td><u>#define <dfn class="macro" id="_M/MR_RAID_CTX_ROUTINGFLAGS_SLD_SHIFT" data-ref="_M/MR_RAID_CTX_ROUTINGFLAGS_SLD_SHIFT">MR_RAID_CTX_ROUTINGFLAGS_SLD_SHIFT</dfn>	1</u></td></tr>
<tr><th id="203">203</th><td><u>#define <dfn class="macro" id="_M/MR_RAID_CTX_ROUTINGFLAGS_C2D_SHIFT" data-ref="_M/MR_RAID_CTX_ROUTINGFLAGS_C2D_SHIFT">MR_RAID_CTX_ROUTINGFLAGS_C2D_SHIFT</dfn>	2</u></td></tr>
<tr><th id="204">204</th><td><u>#define <dfn class="macro" id="_M/MR_RAID_CTX_ROUTINGFLAGS_FWD_SHIFT" data-ref="_M/MR_RAID_CTX_ROUTINGFLAGS_FWD_SHIFT">MR_RAID_CTX_ROUTINGFLAGS_FWD_SHIFT</dfn>	3</u></td></tr>
<tr><th id="205">205</th><td><u>#define <dfn class="macro" id="_M/MR_RAID_CTX_ROUTINGFLAGS_SQN_SHIFT" data-ref="_M/MR_RAID_CTX_ROUTINGFLAGS_SQN_SHIFT">MR_RAID_CTX_ROUTINGFLAGS_SQN_SHIFT</dfn>	4</u></td></tr>
<tr><th id="206">206</th><td><u>#define <dfn class="macro" id="_M/MR_RAID_CTX_ROUTINGFLAGS_SBS_SHIFT" data-ref="_M/MR_RAID_CTX_ROUTINGFLAGS_SBS_SHIFT">MR_RAID_CTX_ROUTINGFLAGS_SBS_SHIFT</dfn>	5</u></td></tr>
<tr><th id="207">207</th><td><u>#define <dfn class="macro" id="_M/MR_RAID_CTX_ROUTINGFLAGS_RW_SHIFT" data-ref="_M/MR_RAID_CTX_ROUTINGFLAGS_RW_SHIFT">MR_RAID_CTX_ROUTINGFLAGS_RW_SHIFT</dfn>	6</u></td></tr>
<tr><th id="208">208</th><td><u>#define <dfn class="macro" id="_M/MR_RAID_CTX_ROUTINGFLAGS_LOG_SHIFT" data-ref="_M/MR_RAID_CTX_ROUTINGFLAGS_LOG_SHIFT">MR_RAID_CTX_ROUTINGFLAGS_LOG_SHIFT</dfn>	7</u></td></tr>
<tr><th id="209">209</th><td><u>#define <dfn class="macro" id="_M/MR_RAID_CTX_ROUTINGFLAGS_CPUSEL_SHIFT" data-ref="_M/MR_RAID_CTX_ROUTINGFLAGS_CPUSEL_SHIFT">MR_RAID_CTX_ROUTINGFLAGS_CPUSEL_SHIFT</dfn>	8</u></td></tr>
<tr><th id="210">210</th><td><u>#define <dfn class="macro" id="_M/MR_RAID_CTX_ROUTINGFLAGS_CPUSEL_MASK" data-ref="_M/MR_RAID_CTX_ROUTINGFLAGS_CPUSEL_MASK">MR_RAID_CTX_ROUTINGFLAGS_CPUSEL_MASK</dfn>	0x0F00</u></td></tr>
<tr><th id="211">211</th><td><u>#define <dfn class="macro" id="_M/MR_RAID_CTX_ROUTINGFLAGS_SETDIVERT_SHIFT" data-ref="_M/MR_RAID_CTX_ROUTINGFLAGS_SETDIVERT_SHIFT">MR_RAID_CTX_ROUTINGFLAGS_SETDIVERT_SHIFT</dfn>	12</u></td></tr>
<tr><th id="212">212</th><td><u>#define <dfn class="macro" id="_M/MR_RAID_CTX_ROUTINGFLAGS_SETDIVERT_MASK" data-ref="_M/MR_RAID_CTX_ROUTINGFLAGS_SETDIVERT_MASK">MR_RAID_CTX_ROUTINGFLAGS_SETDIVERT_MASK</dfn>	0xF000</u></td></tr>
<tr><th id="213">213</th><td></td></tr>
<tr><th id="214">214</th><td><em>static</em> <a class="macro" href="../../../include/linux/compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <em>void</em> <dfn class="decl def fn" id="set_num_sge" title='set_num_sge' data-ref="set_num_sge">set_num_sge</dfn>(<b>struct</b> <a class="type" href="#RAID_CONTEXT_G35" title='RAID_CONTEXT_G35' data-ref="RAID_CONTEXT_G35">RAID_CONTEXT_G35</a> *<dfn class="local col1 decl" id="1rctx_g35" title='rctx_g35' data-type='struct RAID_CONTEXT_G35 *' data-ref="1rctx_g35">rctx_g35</dfn>,</td></tr>
<tr><th id="215">215</th><td>			       <a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16">u16</a> <dfn class="local col2 decl" id="2sge_count" title='sge_count' data-type='u16' data-ref="2sge_count">sge_count</dfn>)</td></tr>
<tr><th id="216">216</th><td>{</td></tr>
<tr><th id="217">217</th><td>	<a class="local col1 ref" href="#1rctx_g35" title='rctx_g35' data-ref="1rctx_g35">rctx_g35</a>-&gt;<a class="ref field" href="#RAID_CONTEXT_G35::u" title='RAID_CONTEXT_G35::u' data-ref="RAID_CONTEXT_G35::u">u</a>.<a class="ref field" href="#RAID_CONTEXT_G35::(anonymous)::bytes" title='RAID_CONTEXT_G35::(anonymous union)::bytes' data-ref="RAID_CONTEXT_G35::(anonymous)::bytes">bytes</a>[<var>0</var>] = (<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>)(<a class="local col2 ref" href="#2sge_count" title='sge_count' data-ref="2sge_count">sge_count</a> &amp; <a class="macro" href="#181" title="0xFF" data-ref="_M/NUM_SGE_MASK_LOWER">NUM_SGE_MASK_LOWER</a>);</td></tr>
<tr><th id="218">218</th><td>	<a class="local col1 ref" href="#1rctx_g35" title='rctx_g35' data-ref="1rctx_g35">rctx_g35</a>-&gt;<a class="ref field" href="#RAID_CONTEXT_G35::u" title='RAID_CONTEXT_G35::u' data-ref="RAID_CONTEXT_G35::u">u</a>.<a class="ref field" href="#RAID_CONTEXT_G35::(anonymous)::bytes" title='RAID_CONTEXT_G35::(anonymous union)::bytes' data-ref="RAID_CONTEXT_G35::(anonymous)::bytes">bytes</a>[<var>1</var>] |= (<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>)((<a class="local col2 ref" href="#2sge_count" title='sge_count' data-ref="2sge_count">sge_count</a> &gt;&gt; <a class="macro" href="#183" title="8" data-ref="_M/NUM_SGE_SHIFT_UPPER">NUM_SGE_SHIFT_UPPER</a>)</td></tr>
<tr><th id="219">219</th><td>							&amp; <a class="macro" href="#182" title="0x0F" data-ref="_M/NUM_SGE_MASK_UPPER">NUM_SGE_MASK_UPPER</a>);</td></tr>
<tr><th id="220">220</th><td>}</td></tr>
<tr><th id="221">221</th><td></td></tr>
<tr><th id="222">222</th><td><em>static</em> <a class="macro" href="../../../include/linux/compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16">u16</a> <dfn class="decl def fn" id="get_num_sge" title='get_num_sge' data-ref="get_num_sge">get_num_sge</dfn>(<b>struct</b> <a class="type" href="#RAID_CONTEXT_G35" title='RAID_CONTEXT_G35' data-ref="RAID_CONTEXT_G35">RAID_CONTEXT_G35</a> *<dfn class="local col3 decl" id="3rctx_g35" title='rctx_g35' data-type='struct RAID_CONTEXT_G35 *' data-ref="3rctx_g35">rctx_g35</dfn>)</td></tr>
<tr><th id="223">223</th><td>{</td></tr>
<tr><th id="224">224</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16">u16</a> <dfn class="local col4 decl" id="4sge_count" title='sge_count' data-type='u16' data-ref="4sge_count">sge_count</dfn>;</td></tr>
<tr><th id="225">225</th><td></td></tr>
<tr><th id="226">226</th><td>	<a class="local col4 ref" href="#4sge_count" title='sge_count' data-ref="4sge_count">sge_count</a> = (<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16">u16</a>)(((<a class="local col3 ref" href="#3rctx_g35" title='rctx_g35' data-ref="3rctx_g35">rctx_g35</a>-&gt;<a class="ref field" href="#RAID_CONTEXT_G35::u" title='RAID_CONTEXT_G35::u' data-ref="RAID_CONTEXT_G35::u">u</a>.<a class="ref field" href="#RAID_CONTEXT_G35::(anonymous)::bytes" title='RAID_CONTEXT_G35::(anonymous union)::bytes' data-ref="RAID_CONTEXT_G35::(anonymous)::bytes">bytes</a>[<var>1</var>] &amp; <a class="macro" href="#182" title="0x0F" data-ref="_M/NUM_SGE_MASK_UPPER">NUM_SGE_MASK_UPPER</a>)</td></tr>
<tr><th id="227">227</th><td>			&lt;&lt; <a class="macro" href="#183" title="8" data-ref="_M/NUM_SGE_SHIFT_UPPER">NUM_SGE_SHIFT_UPPER</a>) | (<a class="local col3 ref" href="#3rctx_g35" title='rctx_g35' data-ref="3rctx_g35">rctx_g35</a>-&gt;<a class="ref field" href="#RAID_CONTEXT_G35::u" title='RAID_CONTEXT_G35::u' data-ref="RAID_CONTEXT_G35::u">u</a>.<a class="ref field" href="#RAID_CONTEXT_G35::(anonymous)::bytes" title='RAID_CONTEXT_G35::(anonymous union)::bytes' data-ref="RAID_CONTEXT_G35::(anonymous)::bytes">bytes</a>[<var>0</var>]));</td></tr>
<tr><th id="228">228</th><td>	<b>return</b> <a class="local col4 ref" href="#4sge_count" title='sge_count' data-ref="4sge_count">sge_count</a>;</td></tr>
<tr><th id="229">229</th><td>}</td></tr>
<tr><th id="230">230</th><td></td></tr>
<tr><th id="231">231</th><td><u>#define <dfn class="macro" id="_M/SET_STREAM_DETECTED" data-ref="_M/SET_STREAM_DETECTED">SET_STREAM_DETECTED</dfn>(rctx_g35) \</u></td></tr>
<tr><th id="232">232</th><td><u>	(rctx_g35.u.bytes[1] |= STREAM_DETECT_MASK)</u></td></tr>
<tr><th id="233">233</th><td></td></tr>
<tr><th id="234">234</th><td><u>#define <dfn class="macro" id="_M/CLEAR_STREAM_DETECTED" data-ref="_M/CLEAR_STREAM_DETECTED">CLEAR_STREAM_DETECTED</dfn>(rctx_g35) \</u></td></tr>
<tr><th id="235">235</th><td><u>	(rctx_g35.u.bytes[1] &amp;= ~(STREAM_DETECT_MASK))</u></td></tr>
<tr><th id="236">236</th><td></td></tr>
<tr><th id="237">237</th><td><em>static</em> <a class="macro" href="../../../include/linux/compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <a class="typedef" href="../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a> <dfn class="decl def fn" id="is_stream_detected" title='is_stream_detected' data-ref="is_stream_detected">is_stream_detected</dfn>(<b>struct</b> <a class="type" href="#RAID_CONTEXT_G35" title='RAID_CONTEXT_G35' data-ref="RAID_CONTEXT_G35">RAID_CONTEXT_G35</a> *<dfn class="local col5 decl" id="5rctx_g35" title='rctx_g35' data-type='struct RAID_CONTEXT_G35 *' data-ref="5rctx_g35">rctx_g35</dfn>)</td></tr>
<tr><th id="238">238</th><td>{</td></tr>
<tr><th id="239">239</th><td>	<b>return</b> ((<a class="local col5 ref" href="#5rctx_g35" title='rctx_g35' data-ref="5rctx_g35">rctx_g35</a>-&gt;<a class="ref field" href="#RAID_CONTEXT_G35::u" title='RAID_CONTEXT_G35::u' data-ref="RAID_CONTEXT_G35::u">u</a>.<a class="ref field" href="#RAID_CONTEXT_G35::(anonymous)::bytes" title='RAID_CONTEXT_G35::(anonymous union)::bytes' data-ref="RAID_CONTEXT_G35::(anonymous)::bytes">bytes</a>[<var>1</var>] &amp; <a class="macro" href="#185" title="0x80" data-ref="_M/STREAM_DETECT_MASK">STREAM_DETECT_MASK</a>));</td></tr>
<tr><th id="240">240</th><td>}</td></tr>
<tr><th id="241">241</th><td></td></tr>
<tr><th id="242">242</th><td><b>union</b> <dfn class="type def" id="RAID_CONTEXT_UNION" title='RAID_CONTEXT_UNION' data-ref="RAID_CONTEXT_UNION">RAID_CONTEXT_UNION</dfn> {</td></tr>
<tr><th id="243">243</th><td>	<b>struct</b> <a class="type" href="#RAID_CONTEXT" title='RAID_CONTEXT' data-ref="RAID_CONTEXT">RAID_CONTEXT</a> <dfn class="decl field" id="RAID_CONTEXT_UNION::raid_context" title='RAID_CONTEXT_UNION::raid_context' data-ref="RAID_CONTEXT_UNION::raid_context">raid_context</dfn>;</td></tr>
<tr><th id="244">244</th><td>	<b>struct</b> <a class="type" href="#RAID_CONTEXT_G35" title='RAID_CONTEXT_G35' data-ref="RAID_CONTEXT_G35">RAID_CONTEXT_G35</a> <dfn class="decl field" id="RAID_CONTEXT_UNION::raid_context_g35" title='RAID_CONTEXT_UNION::raid_context_g35' data-ref="RAID_CONTEXT_UNION::raid_context_g35">raid_context_g35</dfn>;</td></tr>
<tr><th id="245">245</th><td>};</td></tr>
<tr><th id="246">246</th><td></td></tr>
<tr><th id="247">247</th><td><u>#define <dfn class="macro" id="_M/RAID_CTX_SPANARM_ARM_SHIFT" data-ref="_M/RAID_CTX_SPANARM_ARM_SHIFT">RAID_CTX_SPANARM_ARM_SHIFT</dfn>	(0)</u></td></tr>
<tr><th id="248">248</th><td><u>#define <dfn class="macro" id="_M/RAID_CTX_SPANARM_ARM_MASK" data-ref="_M/RAID_CTX_SPANARM_ARM_MASK">RAID_CTX_SPANARM_ARM_MASK</dfn>	(0x1f)</u></td></tr>
<tr><th id="249">249</th><td></td></tr>
<tr><th id="250">250</th><td><u>#define <dfn class="macro" id="_M/RAID_CTX_SPANARM_SPAN_SHIFT" data-ref="_M/RAID_CTX_SPANARM_SPAN_SHIFT">RAID_CTX_SPANARM_SPAN_SHIFT</dfn>	(5)</u></td></tr>
<tr><th id="251">251</th><td><u>#define <dfn class="macro" id="_M/RAID_CTX_SPANARM_SPAN_MASK" data-ref="_M/RAID_CTX_SPANARM_SPAN_MASK">RAID_CTX_SPANARM_SPAN_MASK</dfn>	(0xE0)</u></td></tr>
<tr><th id="252">252</th><td></td></tr>
<tr><th id="253">253</th><td><i>/* number of bits per index in U32 TrackStream */</i></td></tr>
<tr><th id="254">254</th><td><u>#define <dfn class="macro" id="_M/BITS_PER_INDEX_STREAM" data-ref="_M/BITS_PER_INDEX_STREAM">BITS_PER_INDEX_STREAM</dfn>		4</u></td></tr>
<tr><th id="255">255</th><td><u>#define <dfn class="macro" id="_M/INVALID_STREAM_NUM" data-ref="_M/INVALID_STREAM_NUM">INVALID_STREAM_NUM</dfn>              16</u></td></tr>
<tr><th id="256">256</th><td><u>#define <dfn class="macro" id="_M/MR_STREAM_BITMAP" data-ref="_M/MR_STREAM_BITMAP">MR_STREAM_BITMAP</dfn>		0x76543210</u></td></tr>
<tr><th id="257">257</th><td><u>#define <dfn class="macro" id="_M/STREAM_MASK" data-ref="_M/STREAM_MASK">STREAM_MASK</dfn>			((1 &lt;&lt; BITS_PER_INDEX_STREAM) - 1)</u></td></tr>
<tr><th id="258">258</th><td><u>#define <dfn class="macro" id="_M/ZERO_LAST_STREAM" data-ref="_M/ZERO_LAST_STREAM">ZERO_LAST_STREAM</dfn>		0x0fffffff</u></td></tr>
<tr><th id="259">259</th><td><u>#define <dfn class="macro" id="_M/MAX_STREAMS_TRACKED" data-ref="_M/MAX_STREAMS_TRACKED">MAX_STREAMS_TRACKED</dfn>		8</u></td></tr>
<tr><th id="260">260</th><td></td></tr>
<tr><th id="261">261</th><td><i>/*</i></td></tr>
<tr><th id="262">262</th><td><i> * define region lock types</i></td></tr>
<tr><th id="263">263</th><td><i> */</i></td></tr>
<tr><th id="264">264</th><td><b>enum</b> <dfn class="type def" id="REGION_TYPE" title='REGION_TYPE' data-ref="REGION_TYPE">REGION_TYPE</dfn> {</td></tr>
<tr><th id="265">265</th><td>	<dfn class="enum" id="REGION_TYPE_UNUSED" title='REGION_TYPE_UNUSED' data-ref="REGION_TYPE_UNUSED">REGION_TYPE_UNUSED</dfn>       = <var>0</var>,</td></tr>
<tr><th id="266">266</th><td>	<dfn class="enum" id="REGION_TYPE_SHARED_READ" title='REGION_TYPE_SHARED_READ' data-ref="REGION_TYPE_SHARED_READ">REGION_TYPE_SHARED_READ</dfn>  = <var>1</var>,</td></tr>
<tr><th id="267">267</th><td>	<dfn class="enum" id="REGION_TYPE_SHARED_WRITE" title='REGION_TYPE_SHARED_WRITE' data-ref="REGION_TYPE_SHARED_WRITE">REGION_TYPE_SHARED_WRITE</dfn> = <var>2</var>,</td></tr>
<tr><th id="268">268</th><td>	<dfn class="enum" id="REGION_TYPE_EXCLUSIVE" title='REGION_TYPE_EXCLUSIVE' data-ref="REGION_TYPE_EXCLUSIVE">REGION_TYPE_EXCLUSIVE</dfn>    = <var>3</var>,</td></tr>
<tr><th id="269">269</th><td>};</td></tr>
<tr><th id="270">270</th><td></td></tr>
<tr><th id="271">271</th><td><i>/* MPI2 defines */</i></td></tr>
<tr><th id="272">272</th><td><u>#define <dfn class="macro" id="_M/MPI2_FUNCTION_IOC_INIT" data-ref="_M/MPI2_FUNCTION_IOC_INIT">MPI2_FUNCTION_IOC_INIT</dfn>              (0x02) /* IOC Init */</u></td></tr>
<tr><th id="273">273</th><td><u>#define <dfn class="macro" id="_M/MPI2_WHOINIT_HOST_DRIVER" data-ref="_M/MPI2_WHOINIT_HOST_DRIVER">MPI2_WHOINIT_HOST_DRIVER</dfn>            (0x04)</u></td></tr>
<tr><th id="274">274</th><td><u>#define <dfn class="macro" id="_M/MPI2_VERSION_MAJOR" data-ref="_M/MPI2_VERSION_MAJOR">MPI2_VERSION_MAJOR</dfn>                  (0x02)</u></td></tr>
<tr><th id="275">275</th><td><u>#define <dfn class="macro" id="_M/MPI2_VERSION_MINOR" data-ref="_M/MPI2_VERSION_MINOR">MPI2_VERSION_MINOR</dfn>                  (0x00)</u></td></tr>
<tr><th id="276">276</th><td><u>#define <dfn class="macro" id="_M/MPI2_VERSION_MAJOR_MASK" data-ref="_M/MPI2_VERSION_MAJOR_MASK">MPI2_VERSION_MAJOR_MASK</dfn>             (0xFF00)</u></td></tr>
<tr><th id="277">277</th><td><u>#define <dfn class="macro" id="_M/MPI2_VERSION_MAJOR_SHIFT" data-ref="_M/MPI2_VERSION_MAJOR_SHIFT">MPI2_VERSION_MAJOR_SHIFT</dfn>            (8)</u></td></tr>
<tr><th id="278">278</th><td><u>#define <dfn class="macro" id="_M/MPI2_VERSION_MINOR_MASK" data-ref="_M/MPI2_VERSION_MINOR_MASK">MPI2_VERSION_MINOR_MASK</dfn>             (0x00FF)</u></td></tr>
<tr><th id="279">279</th><td><u>#define <dfn class="macro" id="_M/MPI2_VERSION_MINOR_SHIFT" data-ref="_M/MPI2_VERSION_MINOR_SHIFT">MPI2_VERSION_MINOR_SHIFT</dfn>            (0)</u></td></tr>
<tr><th id="280">280</th><td><u>#define <dfn class="macro" id="_M/MPI2_VERSION" data-ref="_M/MPI2_VERSION">MPI2_VERSION</dfn> ((MPI2_VERSION_MAJOR &lt;&lt; MPI2_VERSION_MAJOR_SHIFT) | \</u></td></tr>
<tr><th id="281">281</th><td><u>		      MPI2_VERSION_MINOR)</u></td></tr>
<tr><th id="282">282</th><td><u>#define <dfn class="macro" id="_M/MPI2_HEADER_VERSION_UNIT" data-ref="_M/MPI2_HEADER_VERSION_UNIT">MPI2_HEADER_VERSION_UNIT</dfn>            (0x10)</u></td></tr>
<tr><th id="283">283</th><td><u>#define <dfn class="macro" id="_M/MPI2_HEADER_VERSION_DEV" data-ref="_M/MPI2_HEADER_VERSION_DEV">MPI2_HEADER_VERSION_DEV</dfn>             (0x00)</u></td></tr>
<tr><th id="284">284</th><td><u>#define <dfn class="macro" id="_M/MPI2_HEADER_VERSION_UNIT_MASK" data-ref="_M/MPI2_HEADER_VERSION_UNIT_MASK">MPI2_HEADER_VERSION_UNIT_MASK</dfn>       (0xFF00)</u></td></tr>
<tr><th id="285">285</th><td><u>#define <dfn class="macro" id="_M/MPI2_HEADER_VERSION_UNIT_SHIFT" data-ref="_M/MPI2_HEADER_VERSION_UNIT_SHIFT">MPI2_HEADER_VERSION_UNIT_SHIFT</dfn>      (8)</u></td></tr>
<tr><th id="286">286</th><td><u>#define <dfn class="macro" id="_M/MPI2_HEADER_VERSION_DEV_MASK" data-ref="_M/MPI2_HEADER_VERSION_DEV_MASK">MPI2_HEADER_VERSION_DEV_MASK</dfn>        (0x00FF)</u></td></tr>
<tr><th id="287">287</th><td><u>#define <dfn class="macro" id="_M/MPI2_HEADER_VERSION_DEV_SHIFT" data-ref="_M/MPI2_HEADER_VERSION_DEV_SHIFT">MPI2_HEADER_VERSION_DEV_SHIFT</dfn>       (0)</u></td></tr>
<tr><th id="288">288</th><td><u>#define <dfn class="macro" id="_M/MPI2_HEADER_VERSION" data-ref="_M/MPI2_HEADER_VERSION">MPI2_HEADER_VERSION</dfn> ((MPI2_HEADER_VERSION_UNIT &lt;&lt; 8) | \</u></td></tr>
<tr><th id="289">289</th><td><u>			     MPI2_HEADER_VERSION_DEV)</u></td></tr>
<tr><th id="290">290</th><td><u>#define <dfn class="macro" id="_M/MPI2_IEEE_SGE_FLAGS_IOCPLBNTA_ADDR" data-ref="_M/MPI2_IEEE_SGE_FLAGS_IOCPLBNTA_ADDR">MPI2_IEEE_SGE_FLAGS_IOCPLBNTA_ADDR</dfn>      (0x03)</u></td></tr>
<tr><th id="291">291</th><td><u>#define <dfn class="macro" id="_M/MPI2_SCSIIO_EEDPFLAGS_INC_PRI_REFTAG" data-ref="_M/MPI2_SCSIIO_EEDPFLAGS_INC_PRI_REFTAG">MPI2_SCSIIO_EEDPFLAGS_INC_PRI_REFTAG</dfn>        (0x8000)</u></td></tr>
<tr><th id="292">292</th><td><u>#define <dfn class="macro" id="_M/MPI2_SCSIIO_EEDPFLAGS_CHECK_REFTAG" data-ref="_M/MPI2_SCSIIO_EEDPFLAGS_CHECK_REFTAG">MPI2_SCSIIO_EEDPFLAGS_CHECK_REFTAG</dfn>          (0x0400)</u></td></tr>
<tr><th id="293">293</th><td><u>#define <dfn class="macro" id="_M/MPI2_SCSIIO_EEDPFLAGS_CHECK_REMOVE_OP" data-ref="_M/MPI2_SCSIIO_EEDPFLAGS_CHECK_REMOVE_OP">MPI2_SCSIIO_EEDPFLAGS_CHECK_REMOVE_OP</dfn>       (0x0003)</u></td></tr>
<tr><th id="294">294</th><td><u>#define <dfn class="macro" id="_M/MPI2_SCSIIO_EEDPFLAGS_CHECK_APPTAG" data-ref="_M/MPI2_SCSIIO_EEDPFLAGS_CHECK_APPTAG">MPI2_SCSIIO_EEDPFLAGS_CHECK_APPTAG</dfn>          (0x0200)</u></td></tr>
<tr><th id="295">295</th><td><u>#define <dfn class="macro" id="_M/MPI2_SCSIIO_EEDPFLAGS_CHECK_GUARD" data-ref="_M/MPI2_SCSIIO_EEDPFLAGS_CHECK_GUARD">MPI2_SCSIIO_EEDPFLAGS_CHECK_GUARD</dfn>           (0x0100)</u></td></tr>
<tr><th id="296">296</th><td><u>#define <dfn class="macro" id="_M/MPI2_SCSIIO_EEDPFLAGS_INSERT_OP" data-ref="_M/MPI2_SCSIIO_EEDPFLAGS_INSERT_OP">MPI2_SCSIIO_EEDPFLAGS_INSERT_OP</dfn>             (0x0004)</u></td></tr>
<tr><th id="297">297</th><td><i>/* EEDP escape mode */</i></td></tr>
<tr><th id="298">298</th><td><u>#define <dfn class="macro" id="_M/MPI25_SCSIIO_EEDPFLAGS_DO_NOT_DISABLE_MODE" data-ref="_M/MPI25_SCSIIO_EEDPFLAGS_DO_NOT_DISABLE_MODE">MPI25_SCSIIO_EEDPFLAGS_DO_NOT_DISABLE_MODE</dfn>  (0x0040)</u></td></tr>
<tr><th id="299">299</th><td><u>#define <dfn class="macro" id="_M/MPI2_FUNCTION_SCSI_IO_REQUEST" data-ref="_M/MPI2_FUNCTION_SCSI_IO_REQUEST">MPI2_FUNCTION_SCSI_IO_REQUEST</dfn>               (0x00) /* SCSI IO */</u></td></tr>
<tr><th id="300">300</th><td><u>#define <dfn class="macro" id="_M/MPI2_FUNCTION_SCSI_TASK_MGMT" data-ref="_M/MPI2_FUNCTION_SCSI_TASK_MGMT">MPI2_FUNCTION_SCSI_TASK_MGMT</dfn>                (0x01)</u></td></tr>
<tr><th id="301">301</th><td><u>#define <dfn class="macro" id="_M/MPI2_REQ_DESCRIPT_FLAGS_HIGH_PRIORITY" data-ref="_M/MPI2_REQ_DESCRIPT_FLAGS_HIGH_PRIORITY">MPI2_REQ_DESCRIPT_FLAGS_HIGH_PRIORITY</dfn>       (0x03)</u></td></tr>
<tr><th id="302">302</th><td><u>#define <dfn class="macro" id="_M/MPI2_REQ_DESCRIPT_FLAGS_FP_IO" data-ref="_M/MPI2_REQ_DESCRIPT_FLAGS_FP_IO">MPI2_REQ_DESCRIPT_FLAGS_FP_IO</dfn>               (0x06)</u></td></tr>
<tr><th id="303">303</th><td><u>#define <dfn class="macro" id="_M/MPI2_REQ_DESCRIPT_FLAGS_SCSI_IO" data-ref="_M/MPI2_REQ_DESCRIPT_FLAGS_SCSI_IO">MPI2_REQ_DESCRIPT_FLAGS_SCSI_IO</dfn>                 (0x00)</u></td></tr>
<tr><th id="304">304</th><td><u>#define <dfn class="macro" id="_M/MPI2_SGE_FLAGS_64_BIT_ADDRESSING" data-ref="_M/MPI2_SGE_FLAGS_64_BIT_ADDRESSING">MPI2_SGE_FLAGS_64_BIT_ADDRESSING</dfn>        (0x02)</u></td></tr>
<tr><th id="305">305</th><td><u>#define <dfn class="macro" id="_M/MPI2_SCSIIO_CONTROL_WRITE" data-ref="_M/MPI2_SCSIIO_CONTROL_WRITE">MPI2_SCSIIO_CONTROL_WRITE</dfn>               (0x01000000)</u></td></tr>
<tr><th id="306">306</th><td><u>#define <dfn class="macro" id="_M/MPI2_SCSIIO_CONTROL_READ" data-ref="_M/MPI2_SCSIIO_CONTROL_READ">MPI2_SCSIIO_CONTROL_READ</dfn>                (0x02000000)</u></td></tr>
<tr><th id="307">307</th><td><u>#define <dfn class="macro" id="_M/MPI2_REQ_DESCRIPT_FLAGS_TYPE_MASK" data-ref="_M/MPI2_REQ_DESCRIPT_FLAGS_TYPE_MASK">MPI2_REQ_DESCRIPT_FLAGS_TYPE_MASK</dfn>       (0x0E)</u></td></tr>
<tr><th id="308">308</th><td><u>#define <dfn class="macro" id="_M/MPI2_RPY_DESCRIPT_FLAGS_UNUSED" data-ref="_M/MPI2_RPY_DESCRIPT_FLAGS_UNUSED">MPI2_RPY_DESCRIPT_FLAGS_UNUSED</dfn>          (0x0F)</u></td></tr>
<tr><th id="309">309</th><td><u>#define <dfn class="macro" id="_M/MPI2_RPY_DESCRIPT_FLAGS_SCSI_IO_SUCCESS" data-ref="_M/MPI2_RPY_DESCRIPT_FLAGS_SCSI_IO_SUCCESS">MPI2_RPY_DESCRIPT_FLAGS_SCSI_IO_SUCCESS</dfn> (0x00)</u></td></tr>
<tr><th id="310">310</th><td><u>#define <dfn class="macro" id="_M/MPI2_RPY_DESCRIPT_FLAGS_TYPE_MASK" data-ref="_M/MPI2_RPY_DESCRIPT_FLAGS_TYPE_MASK">MPI2_RPY_DESCRIPT_FLAGS_TYPE_MASK</dfn>       (0x0F)</u></td></tr>
<tr><th id="311">311</th><td><u>#define <dfn class="macro" id="_M/MPI2_WRSEQ_FLUSH_KEY_VALUE" data-ref="_M/MPI2_WRSEQ_FLUSH_KEY_VALUE">MPI2_WRSEQ_FLUSH_KEY_VALUE</dfn>              (0x0)</u></td></tr>
<tr><th id="312">312</th><td><u>#define <dfn class="macro" id="_M/MPI2_WRITE_SEQUENCE_OFFSET" data-ref="_M/MPI2_WRITE_SEQUENCE_OFFSET">MPI2_WRITE_SEQUENCE_OFFSET</dfn>              (0x00000004)</u></td></tr>
<tr><th id="313">313</th><td><u>#define <dfn class="macro" id="_M/MPI2_WRSEQ_1ST_KEY_VALUE" data-ref="_M/MPI2_WRSEQ_1ST_KEY_VALUE">MPI2_WRSEQ_1ST_KEY_VALUE</dfn>                (0xF)</u></td></tr>
<tr><th id="314">314</th><td><u>#define <dfn class="macro" id="_M/MPI2_WRSEQ_2ND_KEY_VALUE" data-ref="_M/MPI2_WRSEQ_2ND_KEY_VALUE">MPI2_WRSEQ_2ND_KEY_VALUE</dfn>                (0x4)</u></td></tr>
<tr><th id="315">315</th><td><u>#define <dfn class="macro" id="_M/MPI2_WRSEQ_3RD_KEY_VALUE" data-ref="_M/MPI2_WRSEQ_3RD_KEY_VALUE">MPI2_WRSEQ_3RD_KEY_VALUE</dfn>                (0xB)</u></td></tr>
<tr><th id="316">316</th><td><u>#define <dfn class="macro" id="_M/MPI2_WRSEQ_4TH_KEY_VALUE" data-ref="_M/MPI2_WRSEQ_4TH_KEY_VALUE">MPI2_WRSEQ_4TH_KEY_VALUE</dfn>                (0x2)</u></td></tr>
<tr><th id="317">317</th><td><u>#define <dfn class="macro" id="_M/MPI2_WRSEQ_5TH_KEY_VALUE" data-ref="_M/MPI2_WRSEQ_5TH_KEY_VALUE">MPI2_WRSEQ_5TH_KEY_VALUE</dfn>                (0x7)</u></td></tr>
<tr><th id="318">318</th><td><u>#define <dfn class="macro" id="_M/MPI2_WRSEQ_6TH_KEY_VALUE" data-ref="_M/MPI2_WRSEQ_6TH_KEY_VALUE">MPI2_WRSEQ_6TH_KEY_VALUE</dfn>                (0xD)</u></td></tr>
<tr><th id="319">319</th><td></td></tr>
<tr><th id="320">320</th><td><b>struct</b> <dfn class="type def" id="MPI25_IEEE_SGE_CHAIN64" title='MPI25_IEEE_SGE_CHAIN64' data-ref="MPI25_IEEE_SGE_CHAIN64">MPI25_IEEE_SGE_CHAIN64</dfn> {</td></tr>
<tr><th id="321">321</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le64" title='__le64' data-type='__u64' data-ref="__le64">__le64</a>			<dfn class="decl field" id="MPI25_IEEE_SGE_CHAIN64::Address" title='MPI25_IEEE_SGE_CHAIN64::Address' data-ref="MPI25_IEEE_SGE_CHAIN64::Address">Address</dfn>;</td></tr>
<tr><th id="322">322</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le32" title='__le32' data-type='__u32' data-ref="__le32">__le32</a>			<dfn class="decl field" id="MPI25_IEEE_SGE_CHAIN64::Length" title='MPI25_IEEE_SGE_CHAIN64::Length' data-ref="MPI25_IEEE_SGE_CHAIN64::Length">Length</dfn>;</td></tr>
<tr><th id="323">323</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le16" title='__le16' data-type='__u16' data-ref="__le16">__le16</a>			<dfn class="decl field" id="MPI25_IEEE_SGE_CHAIN64::Reserved1" title='MPI25_IEEE_SGE_CHAIN64::Reserved1' data-ref="MPI25_IEEE_SGE_CHAIN64::Reserved1">Reserved1</dfn>;</td></tr>
<tr><th id="324">324</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>                      <dfn class="decl field" id="MPI25_IEEE_SGE_CHAIN64::NextChainOffset" title='MPI25_IEEE_SGE_CHAIN64::NextChainOffset' data-ref="MPI25_IEEE_SGE_CHAIN64::NextChainOffset">NextChainOffset</dfn>;</td></tr>
<tr><th id="325">325</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>                      <dfn class="decl field" id="MPI25_IEEE_SGE_CHAIN64::Flags" title='MPI25_IEEE_SGE_CHAIN64::Flags' data-ref="MPI25_IEEE_SGE_CHAIN64::Flags">Flags</dfn>;</td></tr>
<tr><th id="326">326</th><td>};</td></tr>
<tr><th id="327">327</th><td></td></tr>
<tr><th id="328">328</th><td><b>struct</b> <dfn class="type def" id="MPI2_SGE_SIMPLE_UNION" title='MPI2_SGE_SIMPLE_UNION' data-ref="MPI2_SGE_SIMPLE_UNION">MPI2_SGE_SIMPLE_UNION</dfn> {</td></tr>
<tr><th id="329">329</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le32" title='__le32' data-type='__u32' data-ref="__le32">__le32</a>                     <dfn class="decl field" id="MPI2_SGE_SIMPLE_UNION::FlagsLength" title='MPI2_SGE_SIMPLE_UNION::FlagsLength' data-ref="MPI2_SGE_SIMPLE_UNION::FlagsLength">FlagsLength</dfn>;</td></tr>
<tr><th id="330">330</th><td>	<b>union</b> {</td></tr>
<tr><th id="331">331</th><td>		<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le32" title='__le32' data-type='__u32' data-ref="__le32">__le32</a>                 <dfn class="decl field" id="MPI2_SGE_SIMPLE_UNION::(anonymous)::Address32" title='MPI2_SGE_SIMPLE_UNION::(anonymous union)::Address32' data-ref="MPI2_SGE_SIMPLE_UNION::(anonymous)::Address32">Address32</dfn>;</td></tr>
<tr><th id="332">332</th><td>		<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le64" title='__le64' data-type='__u64' data-ref="__le64">__le64</a>                 <dfn class="decl field" id="MPI2_SGE_SIMPLE_UNION::(anonymous)::Address64" title='MPI2_SGE_SIMPLE_UNION::(anonymous union)::Address64' data-ref="MPI2_SGE_SIMPLE_UNION::(anonymous)::Address64">Address64</dfn>;</td></tr>
<tr><th id="333">333</th><td>	} <dfn class="decl field" id="MPI2_SGE_SIMPLE_UNION::u" title='MPI2_SGE_SIMPLE_UNION::u' data-ref="MPI2_SGE_SIMPLE_UNION::u">u</dfn>;</td></tr>
<tr><th id="334">334</th><td>};</td></tr>
<tr><th id="335">335</th><td></td></tr>
<tr><th id="336">336</th><td><b>struct</b> <dfn class="type def" id="MPI2_SCSI_IO_CDB_EEDP32" title='MPI2_SCSI_IO_CDB_EEDP32' data-ref="MPI2_SCSI_IO_CDB_EEDP32">MPI2_SCSI_IO_CDB_EEDP32</dfn> {</td></tr>
<tr><th id="337">337</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>                      <dfn class="decl field" id="MPI2_SCSI_IO_CDB_EEDP32::CDB" title='MPI2_SCSI_IO_CDB_EEDP32::CDB' data-ref="MPI2_SCSI_IO_CDB_EEDP32::CDB">CDB</dfn>[<var>20</var>];                    <i>/* 0x00 */</i></td></tr>
<tr><th id="338">338</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__be32" title='__be32' data-type='__u32' data-ref="__be32">__be32</a>			<dfn class="decl field" id="MPI2_SCSI_IO_CDB_EEDP32::PrimaryReferenceTag" title='MPI2_SCSI_IO_CDB_EEDP32::PrimaryReferenceTag' data-ref="MPI2_SCSI_IO_CDB_EEDP32::PrimaryReferenceTag">PrimaryReferenceTag</dfn>;        <i>/* 0x14 */</i></td></tr>
<tr><th id="339">339</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__be16" title='__be16' data-type='__u16' data-ref="__be16">__be16</a>			<dfn class="decl field" id="MPI2_SCSI_IO_CDB_EEDP32::PrimaryApplicationTag" title='MPI2_SCSI_IO_CDB_EEDP32::PrimaryApplicationTag' data-ref="MPI2_SCSI_IO_CDB_EEDP32::PrimaryApplicationTag">PrimaryApplicationTag</dfn>;      <i>/* 0x18 */</i></td></tr>
<tr><th id="340">340</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__be16" title='__be16' data-type='__u16' data-ref="__be16">__be16</a>			<dfn class="decl field" id="MPI2_SCSI_IO_CDB_EEDP32::PrimaryApplicationTagMask" title='MPI2_SCSI_IO_CDB_EEDP32::PrimaryApplicationTagMask' data-ref="MPI2_SCSI_IO_CDB_EEDP32::PrimaryApplicationTagMask">PrimaryApplicationTagMask</dfn>;  <i>/* 0x1A */</i></td></tr>
<tr><th id="341">341</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le32" title='__le32' data-type='__u32' data-ref="__le32">__le32</a>			<dfn class="decl field" id="MPI2_SCSI_IO_CDB_EEDP32::TransferLength" title='MPI2_SCSI_IO_CDB_EEDP32::TransferLength' data-ref="MPI2_SCSI_IO_CDB_EEDP32::TransferLength">TransferLength</dfn>;             <i>/* 0x1C */</i></td></tr>
<tr><th id="342">342</th><td>};</td></tr>
<tr><th id="343">343</th><td></td></tr>
<tr><th id="344">344</th><td><b>struct</b> <dfn class="type def" id="MPI2_SGE_CHAIN_UNION" title='MPI2_SGE_CHAIN_UNION' data-ref="MPI2_SGE_CHAIN_UNION">MPI2_SGE_CHAIN_UNION</dfn> {</td></tr>
<tr><th id="345">345</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le16" title='__le16' data-type='__u16' data-ref="__le16">__le16</a>			<dfn class="decl field" id="MPI2_SGE_CHAIN_UNION::Length" title='MPI2_SGE_CHAIN_UNION::Length' data-ref="MPI2_SGE_CHAIN_UNION::Length">Length</dfn>;</td></tr>
<tr><th id="346">346</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>                      <dfn class="decl field" id="MPI2_SGE_CHAIN_UNION::NextChainOffset" title='MPI2_SGE_CHAIN_UNION::NextChainOffset' data-ref="MPI2_SGE_CHAIN_UNION::NextChainOffset">NextChainOffset</dfn>;</td></tr>
<tr><th id="347">347</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>                      <dfn class="decl field" id="MPI2_SGE_CHAIN_UNION::Flags" title='MPI2_SGE_CHAIN_UNION::Flags' data-ref="MPI2_SGE_CHAIN_UNION::Flags">Flags</dfn>;</td></tr>
<tr><th id="348">348</th><td>	<b>union</b> {</td></tr>
<tr><th id="349">349</th><td>		<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le32" title='__le32' data-type='__u32' data-ref="__le32">__le32</a>		<dfn class="decl field" id="MPI2_SGE_CHAIN_UNION::(anonymous)::Address32" title='MPI2_SGE_CHAIN_UNION::(anonymous union)::Address32' data-ref="MPI2_SGE_CHAIN_UNION::(anonymous)::Address32">Address32</dfn>;</td></tr>
<tr><th id="350">350</th><td>		<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le64" title='__le64' data-type='__u64' data-ref="__le64">__le64</a>		<dfn class="decl field" id="MPI2_SGE_CHAIN_UNION::(anonymous)::Address64" title='MPI2_SGE_CHAIN_UNION::(anonymous union)::Address64' data-ref="MPI2_SGE_CHAIN_UNION::(anonymous)::Address64">Address64</dfn>;</td></tr>
<tr><th id="351">351</th><td>	} <dfn class="decl field" id="MPI2_SGE_CHAIN_UNION::u" title='MPI2_SGE_CHAIN_UNION::u' data-ref="MPI2_SGE_CHAIN_UNION::u">u</dfn>;</td></tr>
<tr><th id="352">352</th><td>};</td></tr>
<tr><th id="353">353</th><td></td></tr>
<tr><th id="354">354</th><td><b>struct</b> <dfn class="type def" id="MPI2_IEEE_SGE_SIMPLE32" title='MPI2_IEEE_SGE_SIMPLE32' data-ref="MPI2_IEEE_SGE_SIMPLE32">MPI2_IEEE_SGE_SIMPLE32</dfn> {</td></tr>
<tr><th id="355">355</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le32" title='__le32' data-type='__u32' data-ref="__le32">__le32</a>			<dfn class="decl field" id="MPI2_IEEE_SGE_SIMPLE32::Address" title='MPI2_IEEE_SGE_SIMPLE32::Address' data-ref="MPI2_IEEE_SGE_SIMPLE32::Address">Address</dfn>;</td></tr>
<tr><th id="356">356</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le32" title='__le32' data-type='__u32' data-ref="__le32">__le32</a>			<dfn class="decl field" id="MPI2_IEEE_SGE_SIMPLE32::FlagsLength" title='MPI2_IEEE_SGE_SIMPLE32::FlagsLength' data-ref="MPI2_IEEE_SGE_SIMPLE32::FlagsLength">FlagsLength</dfn>;</td></tr>
<tr><th id="357">357</th><td>};</td></tr>
<tr><th id="358">358</th><td></td></tr>
<tr><th id="359">359</th><td><b>struct</b> <dfn class="type def" id="MPI2_IEEE_SGE_CHAIN32" title='MPI2_IEEE_SGE_CHAIN32' data-ref="MPI2_IEEE_SGE_CHAIN32">MPI2_IEEE_SGE_CHAIN32</dfn> {</td></tr>
<tr><th id="360">360</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le32" title='__le32' data-type='__u32' data-ref="__le32">__le32</a>			<dfn class="decl field" id="MPI2_IEEE_SGE_CHAIN32::Address" title='MPI2_IEEE_SGE_CHAIN32::Address' data-ref="MPI2_IEEE_SGE_CHAIN32::Address">Address</dfn>;</td></tr>
<tr><th id="361">361</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le32" title='__le32' data-type='__u32' data-ref="__le32">__le32</a>			<dfn class="decl field" id="MPI2_IEEE_SGE_CHAIN32::FlagsLength" title='MPI2_IEEE_SGE_CHAIN32::FlagsLength' data-ref="MPI2_IEEE_SGE_CHAIN32::FlagsLength">FlagsLength</dfn>;</td></tr>
<tr><th id="362">362</th><td>};</td></tr>
<tr><th id="363">363</th><td></td></tr>
<tr><th id="364">364</th><td><b>struct</b> <dfn class="type def" id="MPI2_IEEE_SGE_SIMPLE64" title='MPI2_IEEE_SGE_SIMPLE64' data-ref="MPI2_IEEE_SGE_SIMPLE64">MPI2_IEEE_SGE_SIMPLE64</dfn> {</td></tr>
<tr><th id="365">365</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le64" title='__le64' data-type='__u64' data-ref="__le64">__le64</a>			<dfn class="decl field" id="MPI2_IEEE_SGE_SIMPLE64::Address" title='MPI2_IEEE_SGE_SIMPLE64::Address' data-ref="MPI2_IEEE_SGE_SIMPLE64::Address">Address</dfn>;</td></tr>
<tr><th id="366">366</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le32" title='__le32' data-type='__u32' data-ref="__le32">__le32</a>			<dfn class="decl field" id="MPI2_IEEE_SGE_SIMPLE64::Length" title='MPI2_IEEE_SGE_SIMPLE64::Length' data-ref="MPI2_IEEE_SGE_SIMPLE64::Length">Length</dfn>;</td></tr>
<tr><th id="367">367</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le16" title='__le16' data-type='__u16' data-ref="__le16">__le16</a>			<dfn class="decl field" id="MPI2_IEEE_SGE_SIMPLE64::Reserved1" title='MPI2_IEEE_SGE_SIMPLE64::Reserved1' data-ref="MPI2_IEEE_SGE_SIMPLE64::Reserved1">Reserved1</dfn>;</td></tr>
<tr><th id="368">368</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>                      <dfn class="decl field" id="MPI2_IEEE_SGE_SIMPLE64::Reserved2" title='MPI2_IEEE_SGE_SIMPLE64::Reserved2' data-ref="MPI2_IEEE_SGE_SIMPLE64::Reserved2">Reserved2</dfn>;</td></tr>
<tr><th id="369">369</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>                      <dfn class="decl field" id="MPI2_IEEE_SGE_SIMPLE64::Flags" title='MPI2_IEEE_SGE_SIMPLE64::Flags' data-ref="MPI2_IEEE_SGE_SIMPLE64::Flags">Flags</dfn>;</td></tr>
<tr><th id="370">370</th><td>};</td></tr>
<tr><th id="371">371</th><td></td></tr>
<tr><th id="372">372</th><td><b>struct</b> <dfn class="type def" id="MPI2_IEEE_SGE_CHAIN64" title='MPI2_IEEE_SGE_CHAIN64' data-ref="MPI2_IEEE_SGE_CHAIN64">MPI2_IEEE_SGE_CHAIN64</dfn> {</td></tr>
<tr><th id="373">373</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le64" title='__le64' data-type='__u64' data-ref="__le64">__le64</a>			<dfn class="decl field" id="MPI2_IEEE_SGE_CHAIN64::Address" title='MPI2_IEEE_SGE_CHAIN64::Address' data-ref="MPI2_IEEE_SGE_CHAIN64::Address">Address</dfn>;</td></tr>
<tr><th id="374">374</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le32" title='__le32' data-type='__u32' data-ref="__le32">__le32</a>			<dfn class="decl field" id="MPI2_IEEE_SGE_CHAIN64::Length" title='MPI2_IEEE_SGE_CHAIN64::Length' data-ref="MPI2_IEEE_SGE_CHAIN64::Length">Length</dfn>;</td></tr>
<tr><th id="375">375</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le16" title='__le16' data-type='__u16' data-ref="__le16">__le16</a>			<dfn class="decl field" id="MPI2_IEEE_SGE_CHAIN64::Reserved1" title='MPI2_IEEE_SGE_CHAIN64::Reserved1' data-ref="MPI2_IEEE_SGE_CHAIN64::Reserved1">Reserved1</dfn>;</td></tr>
<tr><th id="376">376</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>                      <dfn class="decl field" id="MPI2_IEEE_SGE_CHAIN64::Reserved2" title='MPI2_IEEE_SGE_CHAIN64::Reserved2' data-ref="MPI2_IEEE_SGE_CHAIN64::Reserved2">Reserved2</dfn>;</td></tr>
<tr><th id="377">377</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>                      <dfn class="decl field" id="MPI2_IEEE_SGE_CHAIN64::Flags" title='MPI2_IEEE_SGE_CHAIN64::Flags' data-ref="MPI2_IEEE_SGE_CHAIN64::Flags">Flags</dfn>;</td></tr>
<tr><th id="378">378</th><td>};</td></tr>
<tr><th id="379">379</th><td></td></tr>
<tr><th id="380">380</th><td><b>union</b> <dfn class="type def" id="MPI2_IEEE_SGE_SIMPLE_UNION" title='MPI2_IEEE_SGE_SIMPLE_UNION' data-ref="MPI2_IEEE_SGE_SIMPLE_UNION">MPI2_IEEE_SGE_SIMPLE_UNION</dfn> {</td></tr>
<tr><th id="381">381</th><td>	<b>struct</b> <a class="type" href="#MPI2_IEEE_SGE_SIMPLE32" title='MPI2_IEEE_SGE_SIMPLE32' data-ref="MPI2_IEEE_SGE_SIMPLE32">MPI2_IEEE_SGE_SIMPLE32</a>  <dfn class="decl field" id="MPI2_IEEE_SGE_SIMPLE_UNION::Simple32" title='MPI2_IEEE_SGE_SIMPLE_UNION::Simple32' data-ref="MPI2_IEEE_SGE_SIMPLE_UNION::Simple32">Simple32</dfn>;</td></tr>
<tr><th id="382">382</th><td>	<b>struct</b> <a class="type" href="#MPI2_IEEE_SGE_SIMPLE64" title='MPI2_IEEE_SGE_SIMPLE64' data-ref="MPI2_IEEE_SGE_SIMPLE64">MPI2_IEEE_SGE_SIMPLE64</a>  <dfn class="decl field" id="MPI2_IEEE_SGE_SIMPLE_UNION::Simple64" title='MPI2_IEEE_SGE_SIMPLE_UNION::Simple64' data-ref="MPI2_IEEE_SGE_SIMPLE_UNION::Simple64">Simple64</dfn>;</td></tr>
<tr><th id="383">383</th><td>};</td></tr>
<tr><th id="384">384</th><td></td></tr>
<tr><th id="385">385</th><td><b>union</b> <dfn class="type def" id="MPI2_IEEE_SGE_CHAIN_UNION" title='MPI2_IEEE_SGE_CHAIN_UNION' data-ref="MPI2_IEEE_SGE_CHAIN_UNION">MPI2_IEEE_SGE_CHAIN_UNION</dfn> {</td></tr>
<tr><th id="386">386</th><td>	<b>struct</b> <a class="type" href="#MPI2_IEEE_SGE_CHAIN32" title='MPI2_IEEE_SGE_CHAIN32' data-ref="MPI2_IEEE_SGE_CHAIN32">MPI2_IEEE_SGE_CHAIN32</a>   <dfn class="decl field" id="MPI2_IEEE_SGE_CHAIN_UNION::Chain32" title='MPI2_IEEE_SGE_CHAIN_UNION::Chain32' data-ref="MPI2_IEEE_SGE_CHAIN_UNION::Chain32">Chain32</dfn>;</td></tr>
<tr><th id="387">387</th><td>	<b>struct</b> <a class="type" href="#MPI2_IEEE_SGE_CHAIN64" title='MPI2_IEEE_SGE_CHAIN64' data-ref="MPI2_IEEE_SGE_CHAIN64">MPI2_IEEE_SGE_CHAIN64</a>   <dfn class="decl field" id="MPI2_IEEE_SGE_CHAIN_UNION::Chain64" title='MPI2_IEEE_SGE_CHAIN_UNION::Chain64' data-ref="MPI2_IEEE_SGE_CHAIN_UNION::Chain64">Chain64</dfn>;</td></tr>
<tr><th id="388">388</th><td>};</td></tr>
<tr><th id="389">389</th><td></td></tr>
<tr><th id="390">390</th><td><b>union</b> <dfn class="type def" id="MPI2_SGE_IO_UNION" title='MPI2_SGE_IO_UNION' data-ref="MPI2_SGE_IO_UNION">MPI2_SGE_IO_UNION</dfn> {</td></tr>
<tr><th id="391">391</th><td>	<b>struct</b> <a class="type" href="#MPI2_SGE_SIMPLE_UNION" title='MPI2_SGE_SIMPLE_UNION' data-ref="MPI2_SGE_SIMPLE_UNION">MPI2_SGE_SIMPLE_UNION</a>       <dfn class="decl field" id="MPI2_SGE_IO_UNION::MpiSimple" title='MPI2_SGE_IO_UNION::MpiSimple' data-ref="MPI2_SGE_IO_UNION::MpiSimple">MpiSimple</dfn>;</td></tr>
<tr><th id="392">392</th><td>	<b>struct</b> <a class="type" href="#MPI2_SGE_CHAIN_UNION" title='MPI2_SGE_CHAIN_UNION' data-ref="MPI2_SGE_CHAIN_UNION">MPI2_SGE_CHAIN_UNION</a>        <dfn class="decl field" id="MPI2_SGE_IO_UNION::MpiChain" title='MPI2_SGE_IO_UNION::MpiChain' data-ref="MPI2_SGE_IO_UNION::MpiChain">MpiChain</dfn>;</td></tr>
<tr><th id="393">393</th><td>	<b>union</b> <a class="type" href="#MPI2_IEEE_SGE_SIMPLE_UNION" title='MPI2_IEEE_SGE_SIMPLE_UNION' data-ref="MPI2_IEEE_SGE_SIMPLE_UNION">MPI2_IEEE_SGE_SIMPLE_UNION</a>  <dfn class="decl field" id="MPI2_SGE_IO_UNION::IeeeSimple" title='MPI2_SGE_IO_UNION::IeeeSimple' data-ref="MPI2_SGE_IO_UNION::IeeeSimple">IeeeSimple</dfn>;</td></tr>
<tr><th id="394">394</th><td>	<b>union</b> <a class="type" href="#MPI2_IEEE_SGE_CHAIN_UNION" title='MPI2_IEEE_SGE_CHAIN_UNION' data-ref="MPI2_IEEE_SGE_CHAIN_UNION">MPI2_IEEE_SGE_CHAIN_UNION</a>   <dfn class="decl field" id="MPI2_SGE_IO_UNION::IeeeChain" title='MPI2_SGE_IO_UNION::IeeeChain' data-ref="MPI2_SGE_IO_UNION::IeeeChain">IeeeChain</dfn>;</td></tr>
<tr><th id="395">395</th><td>};</td></tr>
<tr><th id="396">396</th><td></td></tr>
<tr><th id="397">397</th><td><b>union</b> <dfn class="type def" id="MPI2_SCSI_IO_CDB_UNION" title='MPI2_SCSI_IO_CDB_UNION' data-ref="MPI2_SCSI_IO_CDB_UNION">MPI2_SCSI_IO_CDB_UNION</dfn> {</td></tr>
<tr><th id="398">398</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>                      <dfn class="decl field" id="MPI2_SCSI_IO_CDB_UNION::CDB32" title='MPI2_SCSI_IO_CDB_UNION::CDB32' data-ref="MPI2_SCSI_IO_CDB_UNION::CDB32">CDB32</dfn>[<var>32</var>];</td></tr>
<tr><th id="399">399</th><td>	<b>struct</b> <a class="type" href="#MPI2_SCSI_IO_CDB_EEDP32" title='MPI2_SCSI_IO_CDB_EEDP32' data-ref="MPI2_SCSI_IO_CDB_EEDP32">MPI2_SCSI_IO_CDB_EEDP32</a> <dfn class="decl field" id="MPI2_SCSI_IO_CDB_UNION::EEDP32" title='MPI2_SCSI_IO_CDB_UNION::EEDP32' data-ref="MPI2_SCSI_IO_CDB_UNION::EEDP32">EEDP32</dfn>;</td></tr>
<tr><th id="400">400</th><td>	<b>struct</b> <a class="type" href="#MPI2_SGE_SIMPLE_UNION" title='MPI2_SGE_SIMPLE_UNION' data-ref="MPI2_SGE_SIMPLE_UNION">MPI2_SGE_SIMPLE_UNION</a> <dfn class="decl field" id="MPI2_SCSI_IO_CDB_UNION::SGE" title='MPI2_SCSI_IO_CDB_UNION::SGE' data-ref="MPI2_SCSI_IO_CDB_UNION::SGE">SGE</dfn>;</td></tr>
<tr><th id="401">401</th><td>};</td></tr>
<tr><th id="402">402</th><td></td></tr>
<tr><th id="403">403</th><td><i>/****************************************************************************</i></td></tr>
<tr><th id="404">404</th><td><i>*  SCSI Task Management messages</i></td></tr>
<tr><th id="405">405</th><td><i>****************************************************************************/</i></td></tr>
<tr><th id="406">406</th><td></td></tr>
<tr><th id="407">407</th><td><i>/*SCSI Task Management Request Message */</i></td></tr>
<tr><th id="408">408</th><td><b>struct</b> <dfn class="type def" id="MPI2_SCSI_TASK_MANAGE_REQUEST" title='MPI2_SCSI_TASK_MANAGE_REQUEST' data-ref="MPI2_SCSI_TASK_MANAGE_REQUEST">MPI2_SCSI_TASK_MANAGE_REQUEST</dfn> {</td></tr>
<tr><th id="409">409</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16">u16</a> <dfn class="decl field" id="MPI2_SCSI_TASK_MANAGE_REQUEST::DevHandle" title='MPI2_SCSI_TASK_MANAGE_REQUEST::DevHandle' data-ref="MPI2_SCSI_TASK_MANAGE_REQUEST::DevHandle">DevHandle</dfn>;		<i>/*0x00 */</i></td></tr>
<tr><th id="410">410</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="decl field" id="MPI2_SCSI_TASK_MANAGE_REQUEST::ChainOffset" title='MPI2_SCSI_TASK_MANAGE_REQUEST::ChainOffset' data-ref="MPI2_SCSI_TASK_MANAGE_REQUEST::ChainOffset">ChainOffset</dfn>;		<i>/*0x02 */</i></td></tr>
<tr><th id="411">411</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="decl field" id="MPI2_SCSI_TASK_MANAGE_REQUEST::Function" title='MPI2_SCSI_TASK_MANAGE_REQUEST::Function' data-ref="MPI2_SCSI_TASK_MANAGE_REQUEST::Function">Function</dfn>;		<i>/*0x03 */</i></td></tr>
<tr><th id="412">412</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="decl field" id="MPI2_SCSI_TASK_MANAGE_REQUEST::Reserved1" title='MPI2_SCSI_TASK_MANAGE_REQUEST::Reserved1' data-ref="MPI2_SCSI_TASK_MANAGE_REQUEST::Reserved1">Reserved1</dfn>;		<i>/*0x04 */</i></td></tr>
<tr><th id="413">413</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="decl field" id="MPI2_SCSI_TASK_MANAGE_REQUEST::TaskType" title='MPI2_SCSI_TASK_MANAGE_REQUEST::TaskType' data-ref="MPI2_SCSI_TASK_MANAGE_REQUEST::TaskType">TaskType</dfn>;		<i>/*0x05 */</i></td></tr>
<tr><th id="414">414</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="decl field" id="MPI2_SCSI_TASK_MANAGE_REQUEST::Reserved2" title='MPI2_SCSI_TASK_MANAGE_REQUEST::Reserved2' data-ref="MPI2_SCSI_TASK_MANAGE_REQUEST::Reserved2">Reserved2</dfn>;		<i>/*0x06 */</i></td></tr>
<tr><th id="415">415</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="decl field" id="MPI2_SCSI_TASK_MANAGE_REQUEST::MsgFlags" title='MPI2_SCSI_TASK_MANAGE_REQUEST::MsgFlags' data-ref="MPI2_SCSI_TASK_MANAGE_REQUEST::MsgFlags">MsgFlags</dfn>;		<i>/*0x07 */</i></td></tr>
<tr><th id="416">416</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="decl field" id="MPI2_SCSI_TASK_MANAGE_REQUEST::VP_ID" title='MPI2_SCSI_TASK_MANAGE_REQUEST::VP_ID' data-ref="MPI2_SCSI_TASK_MANAGE_REQUEST::VP_ID">VP_ID</dfn>;		<i>/*0x08 */</i></td></tr>
<tr><th id="417">417</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="decl field" id="MPI2_SCSI_TASK_MANAGE_REQUEST::VF_ID" title='MPI2_SCSI_TASK_MANAGE_REQUEST::VF_ID' data-ref="MPI2_SCSI_TASK_MANAGE_REQUEST::VF_ID">VF_ID</dfn>;		<i>/*0x09 */</i></td></tr>
<tr><th id="418">418</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16">u16</a> <dfn class="decl field" id="MPI2_SCSI_TASK_MANAGE_REQUEST::Reserved3" title='MPI2_SCSI_TASK_MANAGE_REQUEST::Reserved3' data-ref="MPI2_SCSI_TASK_MANAGE_REQUEST::Reserved3">Reserved3</dfn>;		<i>/*0x0A */</i></td></tr>
<tr><th id="419">419</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="decl field" id="MPI2_SCSI_TASK_MANAGE_REQUEST::LUN" title='MPI2_SCSI_TASK_MANAGE_REQUEST::LUN' data-ref="MPI2_SCSI_TASK_MANAGE_REQUEST::LUN">LUN</dfn>[<var>8</var>];		<i>/*0x0C */</i></td></tr>
<tr><th id="420">420</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32">u32</a> <dfn class="decl field" id="MPI2_SCSI_TASK_MANAGE_REQUEST::Reserved4" title='MPI2_SCSI_TASK_MANAGE_REQUEST::Reserved4' data-ref="MPI2_SCSI_TASK_MANAGE_REQUEST::Reserved4">Reserved4</dfn>[<var>7</var>];	<i>/*0x14 */</i></td></tr>
<tr><th id="421">421</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16">u16</a> <dfn class="decl field" id="MPI2_SCSI_TASK_MANAGE_REQUEST::TaskMID" title='MPI2_SCSI_TASK_MANAGE_REQUEST::TaskMID' data-ref="MPI2_SCSI_TASK_MANAGE_REQUEST::TaskMID">TaskMID</dfn>;		<i>/*0x30 */</i></td></tr>
<tr><th id="422">422</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16">u16</a> <dfn class="decl field" id="MPI2_SCSI_TASK_MANAGE_REQUEST::Reserved5" title='MPI2_SCSI_TASK_MANAGE_REQUEST::Reserved5' data-ref="MPI2_SCSI_TASK_MANAGE_REQUEST::Reserved5">Reserved5</dfn>;		<i>/*0x32 */</i></td></tr>
<tr><th id="423">423</th><td>};</td></tr>
<tr><th id="424">424</th><td></td></tr>
<tr><th id="425">425</th><td></td></tr>
<tr><th id="426">426</th><td><i>/*SCSI Task Management Reply Message */</i></td></tr>
<tr><th id="427">427</th><td><b>struct</b> <dfn class="type def" id="MPI2_SCSI_TASK_MANAGE_REPLY" title='MPI2_SCSI_TASK_MANAGE_REPLY' data-ref="MPI2_SCSI_TASK_MANAGE_REPLY">MPI2_SCSI_TASK_MANAGE_REPLY</dfn> {</td></tr>
<tr><th id="428">428</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16">u16</a> <dfn class="decl field" id="MPI2_SCSI_TASK_MANAGE_REPLY::DevHandle" title='MPI2_SCSI_TASK_MANAGE_REPLY::DevHandle' data-ref="MPI2_SCSI_TASK_MANAGE_REPLY::DevHandle">DevHandle</dfn>;		<i>/*0x00 */</i></td></tr>
<tr><th id="429">429</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="decl field" id="MPI2_SCSI_TASK_MANAGE_REPLY::MsgLength" title='MPI2_SCSI_TASK_MANAGE_REPLY::MsgLength' data-ref="MPI2_SCSI_TASK_MANAGE_REPLY::MsgLength">MsgLength</dfn>;		<i>/*0x02 */</i></td></tr>
<tr><th id="430">430</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="decl field" id="MPI2_SCSI_TASK_MANAGE_REPLY::Function" title='MPI2_SCSI_TASK_MANAGE_REPLY::Function' data-ref="MPI2_SCSI_TASK_MANAGE_REPLY::Function">Function</dfn>;		<i>/*0x03 */</i></td></tr>
<tr><th id="431">431</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="decl field" id="MPI2_SCSI_TASK_MANAGE_REPLY::ResponseCode" title='MPI2_SCSI_TASK_MANAGE_REPLY::ResponseCode' data-ref="MPI2_SCSI_TASK_MANAGE_REPLY::ResponseCode">ResponseCode</dfn>;	<i>/*0x04 */</i></td></tr>
<tr><th id="432">432</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="decl field" id="MPI2_SCSI_TASK_MANAGE_REPLY::TaskType" title='MPI2_SCSI_TASK_MANAGE_REPLY::TaskType' data-ref="MPI2_SCSI_TASK_MANAGE_REPLY::TaskType">TaskType</dfn>;		<i>/*0x05 */</i></td></tr>
<tr><th id="433">433</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="decl field" id="MPI2_SCSI_TASK_MANAGE_REPLY::Reserved1" title='MPI2_SCSI_TASK_MANAGE_REPLY::Reserved1' data-ref="MPI2_SCSI_TASK_MANAGE_REPLY::Reserved1">Reserved1</dfn>;		<i>/*0x06 */</i></td></tr>
<tr><th id="434">434</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="decl field" id="MPI2_SCSI_TASK_MANAGE_REPLY::MsgFlags" title='MPI2_SCSI_TASK_MANAGE_REPLY::MsgFlags' data-ref="MPI2_SCSI_TASK_MANAGE_REPLY::MsgFlags">MsgFlags</dfn>;		<i>/*0x07 */</i></td></tr>
<tr><th id="435">435</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="decl field" id="MPI2_SCSI_TASK_MANAGE_REPLY::VP_ID" title='MPI2_SCSI_TASK_MANAGE_REPLY::VP_ID' data-ref="MPI2_SCSI_TASK_MANAGE_REPLY::VP_ID">VP_ID</dfn>;		<i>/*0x08 */</i></td></tr>
<tr><th id="436">436</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="decl field" id="MPI2_SCSI_TASK_MANAGE_REPLY::VF_ID" title='MPI2_SCSI_TASK_MANAGE_REPLY::VF_ID' data-ref="MPI2_SCSI_TASK_MANAGE_REPLY::VF_ID">VF_ID</dfn>;		<i>/*0x09 */</i></td></tr>
<tr><th id="437">437</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16">u16</a> <dfn class="decl field" id="MPI2_SCSI_TASK_MANAGE_REPLY::Reserved2" title='MPI2_SCSI_TASK_MANAGE_REPLY::Reserved2' data-ref="MPI2_SCSI_TASK_MANAGE_REPLY::Reserved2">Reserved2</dfn>;		<i>/*0x0A */</i></td></tr>
<tr><th id="438">438</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16">u16</a> <dfn class="decl field" id="MPI2_SCSI_TASK_MANAGE_REPLY::Reserved3" title='MPI2_SCSI_TASK_MANAGE_REPLY::Reserved3' data-ref="MPI2_SCSI_TASK_MANAGE_REPLY::Reserved3">Reserved3</dfn>;		<i>/*0x0C */</i></td></tr>
<tr><th id="439">439</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16">u16</a> <dfn class="decl field" id="MPI2_SCSI_TASK_MANAGE_REPLY::IOCStatus" title='MPI2_SCSI_TASK_MANAGE_REPLY::IOCStatus' data-ref="MPI2_SCSI_TASK_MANAGE_REPLY::IOCStatus">IOCStatus</dfn>;		<i>/*0x0E */</i></td></tr>
<tr><th id="440">440</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32">u32</a> <dfn class="decl field" id="MPI2_SCSI_TASK_MANAGE_REPLY::IOCLogInfo" title='MPI2_SCSI_TASK_MANAGE_REPLY::IOCLogInfo' data-ref="MPI2_SCSI_TASK_MANAGE_REPLY::IOCLogInfo">IOCLogInfo</dfn>;		<i>/*0x10 */</i></td></tr>
<tr><th id="441">441</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32">u32</a> <dfn class="decl field" id="MPI2_SCSI_TASK_MANAGE_REPLY::TerminationCount" title='MPI2_SCSI_TASK_MANAGE_REPLY::TerminationCount' data-ref="MPI2_SCSI_TASK_MANAGE_REPLY::TerminationCount">TerminationCount</dfn>;	<i>/*0x14 */</i></td></tr>
<tr><th id="442">442</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32">u32</a> <dfn class="decl field" id="MPI2_SCSI_TASK_MANAGE_REPLY::ResponseInfo" title='MPI2_SCSI_TASK_MANAGE_REPLY::ResponseInfo' data-ref="MPI2_SCSI_TASK_MANAGE_REPLY::ResponseInfo">ResponseInfo</dfn>;	<i>/*0x18 */</i></td></tr>
<tr><th id="443">443</th><td>};</td></tr>
<tr><th id="444">444</th><td></td></tr>
<tr><th id="445">445</th><td><b>struct</b> <dfn class="type def" id="MR_TM_REQUEST" title='MR_TM_REQUEST' data-ref="MR_TM_REQUEST">MR_TM_REQUEST</dfn> {</td></tr>
<tr><th id="446">446</th><td>	<em>char</em> <dfn class="decl field" id="MR_TM_REQUEST::request" title='MR_TM_REQUEST::request' data-ref="MR_TM_REQUEST::request">request</dfn>[<var>128</var>];</td></tr>
<tr><th id="447">447</th><td>};</td></tr>
<tr><th id="448">448</th><td></td></tr>
<tr><th id="449">449</th><td><b>struct</b> <dfn class="type def" id="MR_TM_REPLY" title='MR_TM_REPLY' data-ref="MR_TM_REPLY">MR_TM_REPLY</dfn> {</td></tr>
<tr><th id="450">450</th><td>	<em>char</em> <dfn class="decl field" id="MR_TM_REPLY::reply" title='MR_TM_REPLY::reply' data-ref="MR_TM_REPLY::reply">reply</dfn>[<var>128</var>];</td></tr>
<tr><th id="451">451</th><td>};</td></tr>
<tr><th id="452">452</th><td></td></tr>
<tr><th id="453">453</th><td><i>/* SCSI Task Management Request Message */</i></td></tr>
<tr><th id="454">454</th><td><b>struct</b> <dfn class="type def" id="MR_TASK_MANAGE_REQUEST" title='MR_TASK_MANAGE_REQUEST' data-ref="MR_TASK_MANAGE_REQUEST">MR_TASK_MANAGE_REQUEST</dfn> {</td></tr>
<tr><th id="455">455</th><td>	<i>/*To be type casted to struct MPI2_SCSI_TASK_MANAGE_REQUEST */</i></td></tr>
<tr><th id="456">456</th><td>	<b>struct</b> <a class="type" href="#MR_TM_REQUEST" title='MR_TM_REQUEST' data-ref="MR_TM_REQUEST">MR_TM_REQUEST</a>         <dfn class="decl field" id="MR_TASK_MANAGE_REQUEST::TmRequest" title='MR_TASK_MANAGE_REQUEST::TmRequest' data-ref="MR_TASK_MANAGE_REQUEST::TmRequest">TmRequest</dfn>;</td></tr>
<tr><th id="457">457</th><td>	<b>union</b> {</td></tr>
<tr><th id="458">458</th><td>		<b>struct</b> {</td></tr>
<tr><th id="459">459</th><td><u>#<span data-ppcond="459">if</span>   defined(<span class="macro" data-ref="_M/__BIG_ENDIAN_BITFIELD">__BIG_ENDIAN_BITFIELD</span>)</u></td></tr>
<tr><th id="460">460</th><td>			u32 reserved1:<var>30</var>;</td></tr>
<tr><th id="461">461</th><td>			u32 isTMForPD:<var>1</var>;</td></tr>
<tr><th id="462">462</th><td>			u32 isTMForLD:<var>1</var>;</td></tr>
<tr><th id="463">463</th><td><u>#<span data-ppcond="459">else</span></u></td></tr>
<tr><th id="464">464</th><td>			<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32">u32</a> <dfn class="decl field" id="MR_TASK_MANAGE_REQUEST::(anonymousunion)::(anonymous)::isTMForLD" title='MR_TASK_MANAGE_REQUEST::(anonymous union)::(anonymous struct)::isTMForLD' data-ref="MR_TASK_MANAGE_REQUEST::(anonymousunion)::(anonymous)::isTMForLD">isTMForLD</dfn>:<var>1</var>;</td></tr>
<tr><th id="465">465</th><td>			<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32">u32</a> <dfn class="decl field" id="MR_TASK_MANAGE_REQUEST::(anonymousunion)::(anonymous)::isTMForPD" title='MR_TASK_MANAGE_REQUEST::(anonymous union)::(anonymous struct)::isTMForPD' data-ref="MR_TASK_MANAGE_REQUEST::(anonymousunion)::(anonymous)::isTMForPD">isTMForPD</dfn>:<var>1</var>;</td></tr>
<tr><th id="466">466</th><td>			<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32">u32</a> <dfn class="decl field" id="MR_TASK_MANAGE_REQUEST::(anonymousunion)::(anonymous)::reserved1" title='MR_TASK_MANAGE_REQUEST::(anonymous union)::(anonymous struct)::reserved1' data-ref="MR_TASK_MANAGE_REQUEST::(anonymousunion)::(anonymous)::reserved1">reserved1</dfn>:<var>30</var>;</td></tr>
<tr><th id="467">467</th><td><u>#<span data-ppcond="459">endif</span></u></td></tr>
<tr><th id="468">468</th><td>			<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32">u32</a> <dfn class="decl field" id="MR_TASK_MANAGE_REQUEST::(anonymousunion)::(anonymous)::reserved2" title='MR_TASK_MANAGE_REQUEST::(anonymous union)::(anonymous struct)::reserved2' data-ref="MR_TASK_MANAGE_REQUEST::(anonymousunion)::(anonymous)::reserved2">reserved2</dfn>;</td></tr>
<tr><th id="469">469</th><td>		} <dfn class="decl field" id="MR_TASK_MANAGE_REQUEST::(anonymous)::tmReqFlags" title='MR_TASK_MANAGE_REQUEST::(anonymous union)::tmReqFlags' data-ref="MR_TASK_MANAGE_REQUEST::(anonymous)::tmReqFlags">tmReqFlags</dfn>;</td></tr>
<tr><th id="470">470</th><td>		<b>struct</b> <a class="type" href="#MR_TM_REPLY" title='MR_TM_REPLY' data-ref="MR_TM_REPLY">MR_TM_REPLY</a>   <dfn class="decl field" id="MR_TASK_MANAGE_REQUEST::(anonymous)::TMReply" title='MR_TASK_MANAGE_REQUEST::(anonymous union)::TMReply' data-ref="MR_TASK_MANAGE_REQUEST::(anonymous)::TMReply">TMReply</dfn>;</td></tr>
<tr><th id="471">471</th><td>	};</td></tr>
<tr><th id="472">472</th><td>};</td></tr>
<tr><th id="473">473</th><td></td></tr>
<tr><th id="474">474</th><td><i>/* TaskType values */</i></td></tr>
<tr><th id="475">475</th><td></td></tr>
<tr><th id="476">476</th><td><u>#define <dfn class="macro" id="_M/MPI2_SCSITASKMGMT_TASKTYPE_ABORT_TASK" data-ref="_M/MPI2_SCSITASKMGMT_TASKTYPE_ABORT_TASK">MPI2_SCSITASKMGMT_TASKTYPE_ABORT_TASK</dfn>           (0x01)</u></td></tr>
<tr><th id="477">477</th><td><u>#define <dfn class="macro" id="_M/MPI2_SCSITASKMGMT_TASKTYPE_ABRT_TASK_SET" data-ref="_M/MPI2_SCSITASKMGMT_TASKTYPE_ABRT_TASK_SET">MPI2_SCSITASKMGMT_TASKTYPE_ABRT_TASK_SET</dfn>        (0x02)</u></td></tr>
<tr><th id="478">478</th><td><u>#define <dfn class="macro" id="_M/MPI2_SCSITASKMGMT_TASKTYPE_TARGET_RESET" data-ref="_M/MPI2_SCSITASKMGMT_TASKTYPE_TARGET_RESET">MPI2_SCSITASKMGMT_TASKTYPE_TARGET_RESET</dfn>         (0x03)</u></td></tr>
<tr><th id="479">479</th><td><u>#define <dfn class="macro" id="_M/MPI2_SCSITASKMGMT_TASKTYPE_LOGICAL_UNIT_RESET" data-ref="_M/MPI2_SCSITASKMGMT_TASKTYPE_LOGICAL_UNIT_RESET">MPI2_SCSITASKMGMT_TASKTYPE_LOGICAL_UNIT_RESET</dfn>   (0x05)</u></td></tr>
<tr><th id="480">480</th><td><u>#define <dfn class="macro" id="_M/MPI2_SCSITASKMGMT_TASKTYPE_CLEAR_TASK_SET" data-ref="_M/MPI2_SCSITASKMGMT_TASKTYPE_CLEAR_TASK_SET">MPI2_SCSITASKMGMT_TASKTYPE_CLEAR_TASK_SET</dfn>       (0x06)</u></td></tr>
<tr><th id="481">481</th><td><u>#define <dfn class="macro" id="_M/MPI2_SCSITASKMGMT_TASKTYPE_QUERY_TASK" data-ref="_M/MPI2_SCSITASKMGMT_TASKTYPE_QUERY_TASK">MPI2_SCSITASKMGMT_TASKTYPE_QUERY_TASK</dfn>           (0x07)</u></td></tr>
<tr><th id="482">482</th><td><u>#define <dfn class="macro" id="_M/MPI2_SCSITASKMGMT_TASKTYPE_CLR_ACA" data-ref="_M/MPI2_SCSITASKMGMT_TASKTYPE_CLR_ACA">MPI2_SCSITASKMGMT_TASKTYPE_CLR_ACA</dfn>              (0x08)</u></td></tr>
<tr><th id="483">483</th><td><u>#define <dfn class="macro" id="_M/MPI2_SCSITASKMGMT_TASKTYPE_QRY_TASK_SET" data-ref="_M/MPI2_SCSITASKMGMT_TASKTYPE_QRY_TASK_SET">MPI2_SCSITASKMGMT_TASKTYPE_QRY_TASK_SET</dfn>         (0x09)</u></td></tr>
<tr><th id="484">484</th><td><u>#define <dfn class="macro" id="_M/MPI2_SCSITASKMGMT_TASKTYPE_QRY_ASYNC_EVENT" data-ref="_M/MPI2_SCSITASKMGMT_TASKTYPE_QRY_ASYNC_EVENT">MPI2_SCSITASKMGMT_TASKTYPE_QRY_ASYNC_EVENT</dfn>      (0x0A)</u></td></tr>
<tr><th id="485">485</th><td></td></tr>
<tr><th id="486">486</th><td><i>/* ResponseCode values */</i></td></tr>
<tr><th id="487">487</th><td></td></tr>
<tr><th id="488">488</th><td><u>#define <dfn class="macro" id="_M/MPI2_SCSITASKMGMT_RSP_TM_COMPLETE" data-ref="_M/MPI2_SCSITASKMGMT_RSP_TM_COMPLETE">MPI2_SCSITASKMGMT_RSP_TM_COMPLETE</dfn>               (0x00)</u></td></tr>
<tr><th id="489">489</th><td><u>#define <dfn class="macro" id="_M/MPI2_SCSITASKMGMT_RSP_INVALID_FRAME" data-ref="_M/MPI2_SCSITASKMGMT_RSP_INVALID_FRAME">MPI2_SCSITASKMGMT_RSP_INVALID_FRAME</dfn>             (0x02)</u></td></tr>
<tr><th id="490">490</th><td><u>#define <dfn class="macro" id="_M/MPI2_SCSITASKMGMT_RSP_TM_NOT_SUPPORTED" data-ref="_M/MPI2_SCSITASKMGMT_RSP_TM_NOT_SUPPORTED">MPI2_SCSITASKMGMT_RSP_TM_NOT_SUPPORTED</dfn>          (0x04)</u></td></tr>
<tr><th id="491">491</th><td><u>#define <dfn class="macro" id="_M/MPI2_SCSITASKMGMT_RSP_TM_FAILED" data-ref="_M/MPI2_SCSITASKMGMT_RSP_TM_FAILED">MPI2_SCSITASKMGMT_RSP_TM_FAILED</dfn>                 (0x05)</u></td></tr>
<tr><th id="492">492</th><td><u>#define <dfn class="macro" id="_M/MPI2_SCSITASKMGMT_RSP_TM_SUCCEEDED" data-ref="_M/MPI2_SCSITASKMGMT_RSP_TM_SUCCEEDED">MPI2_SCSITASKMGMT_RSP_TM_SUCCEEDED</dfn>              (0x08)</u></td></tr>
<tr><th id="493">493</th><td><u>#define <dfn class="macro" id="_M/MPI2_SCSITASKMGMT_RSP_TM_INVALID_LUN" data-ref="_M/MPI2_SCSITASKMGMT_RSP_TM_INVALID_LUN">MPI2_SCSITASKMGMT_RSP_TM_INVALID_LUN</dfn>            (0x09)</u></td></tr>
<tr><th id="494">494</th><td><u>#define <dfn class="macro" id="_M/MPI2_SCSITASKMGMT_RSP_TM_OVERLAPPED_TAG" data-ref="_M/MPI2_SCSITASKMGMT_RSP_TM_OVERLAPPED_TAG">MPI2_SCSITASKMGMT_RSP_TM_OVERLAPPED_TAG</dfn>         (0x0A)</u></td></tr>
<tr><th id="495">495</th><td><u>#define <dfn class="macro" id="_M/MPI2_SCSITASKMGMT_RSP_IO_QUEUED_ON_IOC" data-ref="_M/MPI2_SCSITASKMGMT_RSP_IO_QUEUED_ON_IOC">MPI2_SCSITASKMGMT_RSP_IO_QUEUED_ON_IOC</dfn>          (0x80)</u></td></tr>
<tr><th id="496">496</th><td></td></tr>
<tr><th id="497">497</th><td><i>/*</i></td></tr>
<tr><th id="498">498</th><td><i> * RAID SCSI IO Request Message</i></td></tr>
<tr><th id="499">499</th><td><i> * Total SGE count will be one less than  _MPI2_SCSI_IO_REQUEST</i></td></tr>
<tr><th id="500">500</th><td><i> */</i></td></tr>
<tr><th id="501">501</th><td><b>struct</b> <dfn class="type def" id="MPI2_RAID_SCSI_IO_REQUEST" title='MPI2_RAID_SCSI_IO_REQUEST' data-ref="MPI2_RAID_SCSI_IO_REQUEST">MPI2_RAID_SCSI_IO_REQUEST</dfn> {</td></tr>
<tr><th id="502">502</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le16" title='__le16' data-type='__u16' data-ref="__le16">__le16</a>			<dfn class="decl field" id="MPI2_RAID_SCSI_IO_REQUEST::DevHandle" title='MPI2_RAID_SCSI_IO_REQUEST::DevHandle' data-ref="MPI2_RAID_SCSI_IO_REQUEST::DevHandle">DevHandle</dfn>;                      <i>/* 0x00 */</i></td></tr>
<tr><th id="503">503</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>                      <dfn class="decl field" id="MPI2_RAID_SCSI_IO_REQUEST::ChainOffset" title='MPI2_RAID_SCSI_IO_REQUEST::ChainOffset' data-ref="MPI2_RAID_SCSI_IO_REQUEST::ChainOffset">ChainOffset</dfn>;                    <i>/* 0x02 */</i></td></tr>
<tr><th id="504">504</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>                      <dfn class="decl field" id="MPI2_RAID_SCSI_IO_REQUEST::Function" title='MPI2_RAID_SCSI_IO_REQUEST::Function' data-ref="MPI2_RAID_SCSI_IO_REQUEST::Function">Function</dfn>;                       <i>/* 0x03 */</i></td></tr>
<tr><th id="505">505</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le16" title='__le16' data-type='__u16' data-ref="__le16">__le16</a>			<dfn class="decl field" id="MPI2_RAID_SCSI_IO_REQUEST::Reserved1" title='MPI2_RAID_SCSI_IO_REQUEST::Reserved1' data-ref="MPI2_RAID_SCSI_IO_REQUEST::Reserved1">Reserved1</dfn>;                      <i>/* 0x04 */</i></td></tr>
<tr><th id="506">506</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>                      <dfn class="decl field" id="MPI2_RAID_SCSI_IO_REQUEST::Reserved2" title='MPI2_RAID_SCSI_IO_REQUEST::Reserved2' data-ref="MPI2_RAID_SCSI_IO_REQUEST::Reserved2">Reserved2</dfn>;                      <i>/* 0x06 */</i></td></tr>
<tr><th id="507">507</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>                      <dfn class="decl field" id="MPI2_RAID_SCSI_IO_REQUEST::MsgFlags" title='MPI2_RAID_SCSI_IO_REQUEST::MsgFlags' data-ref="MPI2_RAID_SCSI_IO_REQUEST::MsgFlags">MsgFlags</dfn>;                       <i>/* 0x07 */</i></td></tr>
<tr><th id="508">508</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>                      <dfn class="decl field" id="MPI2_RAID_SCSI_IO_REQUEST::VP_ID" title='MPI2_RAID_SCSI_IO_REQUEST::VP_ID' data-ref="MPI2_RAID_SCSI_IO_REQUEST::VP_ID">VP_ID</dfn>;                          <i>/* 0x08 */</i></td></tr>
<tr><th id="509">509</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>                      <dfn class="decl field" id="MPI2_RAID_SCSI_IO_REQUEST::VF_ID" title='MPI2_RAID_SCSI_IO_REQUEST::VF_ID' data-ref="MPI2_RAID_SCSI_IO_REQUEST::VF_ID">VF_ID</dfn>;                          <i>/* 0x09 */</i></td></tr>
<tr><th id="510">510</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le16" title='__le16' data-type='__u16' data-ref="__le16">__le16</a>			<dfn class="decl field" id="MPI2_RAID_SCSI_IO_REQUEST::Reserved3" title='MPI2_RAID_SCSI_IO_REQUEST::Reserved3' data-ref="MPI2_RAID_SCSI_IO_REQUEST::Reserved3">Reserved3</dfn>;                      <i>/* 0x0A */</i></td></tr>
<tr><th id="511">511</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le32" title='__le32' data-type='__u32' data-ref="__le32">__le32</a>			<dfn class="decl field" id="MPI2_RAID_SCSI_IO_REQUEST::SenseBufferLowAddress" title='MPI2_RAID_SCSI_IO_REQUEST::SenseBufferLowAddress' data-ref="MPI2_RAID_SCSI_IO_REQUEST::SenseBufferLowAddress">SenseBufferLowAddress</dfn>;          <i>/* 0x0C */</i></td></tr>
<tr><th id="512">512</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le16" title='__le16' data-type='__u16' data-ref="__le16">__le16</a>			<dfn class="decl field" id="MPI2_RAID_SCSI_IO_REQUEST::SGLFlags" title='MPI2_RAID_SCSI_IO_REQUEST::SGLFlags' data-ref="MPI2_RAID_SCSI_IO_REQUEST::SGLFlags">SGLFlags</dfn>;                       <i>/* 0x10 */</i></td></tr>
<tr><th id="513">513</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>                      <dfn class="decl field" id="MPI2_RAID_SCSI_IO_REQUEST::SenseBufferLength" title='MPI2_RAID_SCSI_IO_REQUEST::SenseBufferLength' data-ref="MPI2_RAID_SCSI_IO_REQUEST::SenseBufferLength">SenseBufferLength</dfn>;              <i>/* 0x12 */</i></td></tr>
<tr><th id="514">514</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>                      <dfn class="decl field" id="MPI2_RAID_SCSI_IO_REQUEST::Reserved4" title='MPI2_RAID_SCSI_IO_REQUEST::Reserved4' data-ref="MPI2_RAID_SCSI_IO_REQUEST::Reserved4">Reserved4</dfn>;                      <i>/* 0x13 */</i></td></tr>
<tr><th id="515">515</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>                      <dfn class="decl field" id="MPI2_RAID_SCSI_IO_REQUEST::SGLOffset0" title='MPI2_RAID_SCSI_IO_REQUEST::SGLOffset0' data-ref="MPI2_RAID_SCSI_IO_REQUEST::SGLOffset0">SGLOffset0</dfn>;                     <i>/* 0x14 */</i></td></tr>
<tr><th id="516">516</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>                      <dfn class="decl field" id="MPI2_RAID_SCSI_IO_REQUEST::SGLOffset1" title='MPI2_RAID_SCSI_IO_REQUEST::SGLOffset1' data-ref="MPI2_RAID_SCSI_IO_REQUEST::SGLOffset1">SGLOffset1</dfn>;                     <i>/* 0x15 */</i></td></tr>
<tr><th id="517">517</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>                      <dfn class="decl field" id="MPI2_RAID_SCSI_IO_REQUEST::SGLOffset2" title='MPI2_RAID_SCSI_IO_REQUEST::SGLOffset2' data-ref="MPI2_RAID_SCSI_IO_REQUEST::SGLOffset2">SGLOffset2</dfn>;                     <i>/* 0x16 */</i></td></tr>
<tr><th id="518">518</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>                      <dfn class="decl field" id="MPI2_RAID_SCSI_IO_REQUEST::SGLOffset3" title='MPI2_RAID_SCSI_IO_REQUEST::SGLOffset3' data-ref="MPI2_RAID_SCSI_IO_REQUEST::SGLOffset3">SGLOffset3</dfn>;                     <i>/* 0x17 */</i></td></tr>
<tr><th id="519">519</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le32" title='__le32' data-type='__u32' data-ref="__le32">__le32</a>			<dfn class="decl field" id="MPI2_RAID_SCSI_IO_REQUEST::SkipCount" title='MPI2_RAID_SCSI_IO_REQUEST::SkipCount' data-ref="MPI2_RAID_SCSI_IO_REQUEST::SkipCount">SkipCount</dfn>;                      <i>/* 0x18 */</i></td></tr>
<tr><th id="520">520</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le32" title='__le32' data-type='__u32' data-ref="__le32">__le32</a>			<dfn class="decl field" id="MPI2_RAID_SCSI_IO_REQUEST::DataLength" title='MPI2_RAID_SCSI_IO_REQUEST::DataLength' data-ref="MPI2_RAID_SCSI_IO_REQUEST::DataLength">DataLength</dfn>;                     <i>/* 0x1C */</i></td></tr>
<tr><th id="521">521</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le32" title='__le32' data-type='__u32' data-ref="__le32">__le32</a>			<dfn class="decl field" id="MPI2_RAID_SCSI_IO_REQUEST::BidirectionalDataLength" title='MPI2_RAID_SCSI_IO_REQUEST::BidirectionalDataLength' data-ref="MPI2_RAID_SCSI_IO_REQUEST::BidirectionalDataLength">BidirectionalDataLength</dfn>;        <i>/* 0x20 */</i></td></tr>
<tr><th id="522">522</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le16" title='__le16' data-type='__u16' data-ref="__le16">__le16</a>			<dfn class="decl field" id="MPI2_RAID_SCSI_IO_REQUEST::IoFlags" title='MPI2_RAID_SCSI_IO_REQUEST::IoFlags' data-ref="MPI2_RAID_SCSI_IO_REQUEST::IoFlags">IoFlags</dfn>;                        <i>/* 0x24 */</i></td></tr>
<tr><th id="523">523</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le16" title='__le16' data-type='__u16' data-ref="__le16">__le16</a>			<dfn class="decl field" id="MPI2_RAID_SCSI_IO_REQUEST::EEDPFlags" title='MPI2_RAID_SCSI_IO_REQUEST::EEDPFlags' data-ref="MPI2_RAID_SCSI_IO_REQUEST::EEDPFlags">EEDPFlags</dfn>;                      <i>/* 0x26 */</i></td></tr>
<tr><th id="524">524</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le32" title='__le32' data-type='__u32' data-ref="__le32">__le32</a>			<dfn class="decl field" id="MPI2_RAID_SCSI_IO_REQUEST::EEDPBlockSize" title='MPI2_RAID_SCSI_IO_REQUEST::EEDPBlockSize' data-ref="MPI2_RAID_SCSI_IO_REQUEST::EEDPBlockSize">EEDPBlockSize</dfn>;                  <i>/* 0x28 */</i></td></tr>
<tr><th id="525">525</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le32" title='__le32' data-type='__u32' data-ref="__le32">__le32</a>			<dfn class="decl field" id="MPI2_RAID_SCSI_IO_REQUEST::SecondaryReferenceTag" title='MPI2_RAID_SCSI_IO_REQUEST::SecondaryReferenceTag' data-ref="MPI2_RAID_SCSI_IO_REQUEST::SecondaryReferenceTag">SecondaryReferenceTag</dfn>;          <i>/* 0x2C */</i></td></tr>
<tr><th id="526">526</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le16" title='__le16' data-type='__u16' data-ref="__le16">__le16</a>			<dfn class="decl field" id="MPI2_RAID_SCSI_IO_REQUEST::SecondaryApplicationTag" title='MPI2_RAID_SCSI_IO_REQUEST::SecondaryApplicationTag' data-ref="MPI2_RAID_SCSI_IO_REQUEST::SecondaryApplicationTag">SecondaryApplicationTag</dfn>;        <i>/* 0x30 */</i></td></tr>
<tr><th id="527">527</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le16" title='__le16' data-type='__u16' data-ref="__le16">__le16</a>			<dfn class="decl field" id="MPI2_RAID_SCSI_IO_REQUEST::ApplicationTagTranslationMask" title='MPI2_RAID_SCSI_IO_REQUEST::ApplicationTagTranslationMask' data-ref="MPI2_RAID_SCSI_IO_REQUEST::ApplicationTagTranslationMask">ApplicationTagTranslationMask</dfn>;  <i>/* 0x32 */</i></td></tr>
<tr><th id="528">528</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>                      <dfn class="decl field" id="MPI2_RAID_SCSI_IO_REQUEST::LUN" title='MPI2_RAID_SCSI_IO_REQUEST::LUN' data-ref="MPI2_RAID_SCSI_IO_REQUEST::LUN">LUN</dfn>[<var>8</var>];                         <i>/* 0x34 */</i></td></tr>
<tr><th id="529">529</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le32" title='__le32' data-type='__u32' data-ref="__le32">__le32</a>			<dfn class="decl field" id="MPI2_RAID_SCSI_IO_REQUEST::Control" title='MPI2_RAID_SCSI_IO_REQUEST::Control' data-ref="MPI2_RAID_SCSI_IO_REQUEST::Control">Control</dfn>;                        <i>/* 0x3C */</i></td></tr>
<tr><th id="530">530</th><td>	<b>union</b> <a class="type" href="#MPI2_SCSI_IO_CDB_UNION" title='MPI2_SCSI_IO_CDB_UNION' data-ref="MPI2_SCSI_IO_CDB_UNION">MPI2_SCSI_IO_CDB_UNION</a>  <dfn class="decl field" id="MPI2_RAID_SCSI_IO_REQUEST::CDB" title='MPI2_RAID_SCSI_IO_REQUEST::CDB' data-ref="MPI2_RAID_SCSI_IO_REQUEST::CDB">CDB</dfn>;			<i>/* 0x40 */</i></td></tr>
<tr><th id="531">531</th><td>	<b>union</b> <a class="type" href="#RAID_CONTEXT_UNION" title='RAID_CONTEXT_UNION' data-ref="RAID_CONTEXT_UNION">RAID_CONTEXT_UNION</a> <dfn class="decl field" id="MPI2_RAID_SCSI_IO_REQUEST::RaidContext" title='MPI2_RAID_SCSI_IO_REQUEST::RaidContext' data-ref="MPI2_RAID_SCSI_IO_REQUEST::RaidContext">RaidContext</dfn>;  <i>/* 0x60 */</i></td></tr>
<tr><th id="532">532</th><td>	<b>union</b> <a class="type" href="#MPI2_SGE_IO_UNION" title='MPI2_SGE_IO_UNION' data-ref="MPI2_SGE_IO_UNION">MPI2_SGE_IO_UNION</a>       <dfn class="decl field" id="MPI2_RAID_SCSI_IO_REQUEST::SGL" title='MPI2_RAID_SCSI_IO_REQUEST::SGL' data-ref="MPI2_RAID_SCSI_IO_REQUEST::SGL">SGL</dfn>;			<i>/* 0x80 */</i></td></tr>
<tr><th id="533">533</th><td>};</td></tr>
<tr><th id="534">534</th><td></td></tr>
<tr><th id="535">535</th><td><i>/*</i></td></tr>
<tr><th id="536">536</th><td><i> * MPT RAID MFA IO Descriptor.</i></td></tr>
<tr><th id="537">537</th><td><i> */</i></td></tr>
<tr><th id="538">538</th><td><b>struct</b> <dfn class="type def" id="MEGASAS_RAID_MFA_IO_REQUEST_DESCRIPTOR" title='MEGASAS_RAID_MFA_IO_REQUEST_DESCRIPTOR' data-ref="MEGASAS_RAID_MFA_IO_REQUEST_DESCRIPTOR">MEGASAS_RAID_MFA_IO_REQUEST_DESCRIPTOR</dfn> {</td></tr>
<tr><th id="539">539</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32">u32</a>     <dfn class="decl field" id="MEGASAS_RAID_MFA_IO_REQUEST_DESCRIPTOR::RequestFlags" title='MEGASAS_RAID_MFA_IO_REQUEST_DESCRIPTOR::RequestFlags' data-ref="MEGASAS_RAID_MFA_IO_REQUEST_DESCRIPTOR::RequestFlags">RequestFlags</dfn>:<var>8</var>;</td></tr>
<tr><th id="540">540</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32">u32</a>     <dfn class="decl field" id="MEGASAS_RAID_MFA_IO_REQUEST_DESCRIPTOR::MessageAddress1" title='MEGASAS_RAID_MFA_IO_REQUEST_DESCRIPTOR::MessageAddress1' data-ref="MEGASAS_RAID_MFA_IO_REQUEST_DESCRIPTOR::MessageAddress1">MessageAddress1</dfn>:<var>24</var>;</td></tr>
<tr><th id="541">541</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32">u32</a>     <dfn class="decl field" id="MEGASAS_RAID_MFA_IO_REQUEST_DESCRIPTOR::MessageAddress2" title='MEGASAS_RAID_MFA_IO_REQUEST_DESCRIPTOR::MessageAddress2' data-ref="MEGASAS_RAID_MFA_IO_REQUEST_DESCRIPTOR::MessageAddress2">MessageAddress2</dfn>;</td></tr>
<tr><th id="542">542</th><td>};</td></tr>
<tr><th id="543">543</th><td></td></tr>
<tr><th id="544">544</th><td><i>/* Default Request Descriptor */</i></td></tr>
<tr><th id="545">545</th><td><b>struct</b> <dfn class="type def" id="MPI2_DEFAULT_REQUEST_DESCRIPTOR" title='MPI2_DEFAULT_REQUEST_DESCRIPTOR' data-ref="MPI2_DEFAULT_REQUEST_DESCRIPTOR">MPI2_DEFAULT_REQUEST_DESCRIPTOR</dfn> {</td></tr>
<tr><th id="546">546</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>              <dfn class="decl field" id="MPI2_DEFAULT_REQUEST_DESCRIPTOR::RequestFlags" title='MPI2_DEFAULT_REQUEST_DESCRIPTOR::RequestFlags' data-ref="MPI2_DEFAULT_REQUEST_DESCRIPTOR::RequestFlags">RequestFlags</dfn>;               <i>/* 0x00 */</i></td></tr>
<tr><th id="547">547</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>              <dfn class="decl field" id="MPI2_DEFAULT_REQUEST_DESCRIPTOR::MSIxIndex" title='MPI2_DEFAULT_REQUEST_DESCRIPTOR::MSIxIndex' data-ref="MPI2_DEFAULT_REQUEST_DESCRIPTOR::MSIxIndex">MSIxIndex</dfn>;                  <i>/* 0x01 */</i></td></tr>
<tr><th id="548">548</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le16" title='__le16' data-type='__u16' data-ref="__le16">__le16</a>		<dfn class="decl field" id="MPI2_DEFAULT_REQUEST_DESCRIPTOR::SMID" title='MPI2_DEFAULT_REQUEST_DESCRIPTOR::SMID' data-ref="MPI2_DEFAULT_REQUEST_DESCRIPTOR::SMID">SMID</dfn>;                       <i>/* 0x02 */</i></td></tr>
<tr><th id="549">549</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le16" title='__le16' data-type='__u16' data-ref="__le16">__le16</a>		<dfn class="decl field" id="MPI2_DEFAULT_REQUEST_DESCRIPTOR::LMID" title='MPI2_DEFAULT_REQUEST_DESCRIPTOR::LMID' data-ref="MPI2_DEFAULT_REQUEST_DESCRIPTOR::LMID">LMID</dfn>;                       <i>/* 0x04 */</i></td></tr>
<tr><th id="550">550</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le16" title='__le16' data-type='__u16' data-ref="__le16">__le16</a>		<dfn class="decl field" id="MPI2_DEFAULT_REQUEST_DESCRIPTOR::DescriptorTypeDependent" title='MPI2_DEFAULT_REQUEST_DESCRIPTOR::DescriptorTypeDependent' data-ref="MPI2_DEFAULT_REQUEST_DESCRIPTOR::DescriptorTypeDependent">DescriptorTypeDependent</dfn>;    <i>/* 0x06 */</i></td></tr>
<tr><th id="551">551</th><td>};</td></tr>
<tr><th id="552">552</th><td></td></tr>
<tr><th id="553">553</th><td><i>/* High Priority Request Descriptor */</i></td></tr>
<tr><th id="554">554</th><td><b>struct</b> <dfn class="type def" id="MPI2_HIGH_PRIORITY_REQUEST_DESCRIPTOR" title='MPI2_HIGH_PRIORITY_REQUEST_DESCRIPTOR' data-ref="MPI2_HIGH_PRIORITY_REQUEST_DESCRIPTOR">MPI2_HIGH_PRIORITY_REQUEST_DESCRIPTOR</dfn> {</td></tr>
<tr><th id="555">555</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>              <dfn class="decl field" id="MPI2_HIGH_PRIORITY_REQUEST_DESCRIPTOR::RequestFlags" title='MPI2_HIGH_PRIORITY_REQUEST_DESCRIPTOR::RequestFlags' data-ref="MPI2_HIGH_PRIORITY_REQUEST_DESCRIPTOR::RequestFlags">RequestFlags</dfn>;               <i>/* 0x00 */</i></td></tr>
<tr><th id="556">556</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>              <dfn class="decl field" id="MPI2_HIGH_PRIORITY_REQUEST_DESCRIPTOR::MSIxIndex" title='MPI2_HIGH_PRIORITY_REQUEST_DESCRIPTOR::MSIxIndex' data-ref="MPI2_HIGH_PRIORITY_REQUEST_DESCRIPTOR::MSIxIndex">MSIxIndex</dfn>;                  <i>/* 0x01 */</i></td></tr>
<tr><th id="557">557</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le16" title='__le16' data-type='__u16' data-ref="__le16">__le16</a>		<dfn class="decl field" id="MPI2_HIGH_PRIORITY_REQUEST_DESCRIPTOR::SMID" title='MPI2_HIGH_PRIORITY_REQUEST_DESCRIPTOR::SMID' data-ref="MPI2_HIGH_PRIORITY_REQUEST_DESCRIPTOR::SMID">SMID</dfn>;                       <i>/* 0x02 */</i></td></tr>
<tr><th id="558">558</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le16" title='__le16' data-type='__u16' data-ref="__le16">__le16</a>		<dfn class="decl field" id="MPI2_HIGH_PRIORITY_REQUEST_DESCRIPTOR::LMID" title='MPI2_HIGH_PRIORITY_REQUEST_DESCRIPTOR::LMID' data-ref="MPI2_HIGH_PRIORITY_REQUEST_DESCRIPTOR::LMID">LMID</dfn>;                       <i>/* 0x04 */</i></td></tr>
<tr><th id="559">559</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le16" title='__le16' data-type='__u16' data-ref="__le16">__le16</a>		<dfn class="decl field" id="MPI2_HIGH_PRIORITY_REQUEST_DESCRIPTOR::Reserved1" title='MPI2_HIGH_PRIORITY_REQUEST_DESCRIPTOR::Reserved1' data-ref="MPI2_HIGH_PRIORITY_REQUEST_DESCRIPTOR::Reserved1">Reserved1</dfn>;                  <i>/* 0x06 */</i></td></tr>
<tr><th id="560">560</th><td>};</td></tr>
<tr><th id="561">561</th><td></td></tr>
<tr><th id="562">562</th><td><i>/* SCSI IO Request Descriptor */</i></td></tr>
<tr><th id="563">563</th><td><b>struct</b> <dfn class="type def" id="MPI2_SCSI_IO_REQUEST_DESCRIPTOR" title='MPI2_SCSI_IO_REQUEST_DESCRIPTOR' data-ref="MPI2_SCSI_IO_REQUEST_DESCRIPTOR">MPI2_SCSI_IO_REQUEST_DESCRIPTOR</dfn> {</td></tr>
<tr><th id="564">564</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>              <dfn class="decl field" id="MPI2_SCSI_IO_REQUEST_DESCRIPTOR::RequestFlags" title='MPI2_SCSI_IO_REQUEST_DESCRIPTOR::RequestFlags' data-ref="MPI2_SCSI_IO_REQUEST_DESCRIPTOR::RequestFlags">RequestFlags</dfn>;               <i>/* 0x00 */</i></td></tr>
<tr><th id="565">565</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>              <dfn class="decl field" id="MPI2_SCSI_IO_REQUEST_DESCRIPTOR::MSIxIndex" title='MPI2_SCSI_IO_REQUEST_DESCRIPTOR::MSIxIndex' data-ref="MPI2_SCSI_IO_REQUEST_DESCRIPTOR::MSIxIndex">MSIxIndex</dfn>;                  <i>/* 0x01 */</i></td></tr>
<tr><th id="566">566</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le16" title='__le16' data-type='__u16' data-ref="__le16">__le16</a>		<dfn class="decl field" id="MPI2_SCSI_IO_REQUEST_DESCRIPTOR::SMID" title='MPI2_SCSI_IO_REQUEST_DESCRIPTOR::SMID' data-ref="MPI2_SCSI_IO_REQUEST_DESCRIPTOR::SMID">SMID</dfn>;                       <i>/* 0x02 */</i></td></tr>
<tr><th id="567">567</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le16" title='__le16' data-type='__u16' data-ref="__le16">__le16</a>		<dfn class="decl field" id="MPI2_SCSI_IO_REQUEST_DESCRIPTOR::LMID" title='MPI2_SCSI_IO_REQUEST_DESCRIPTOR::LMID' data-ref="MPI2_SCSI_IO_REQUEST_DESCRIPTOR::LMID">LMID</dfn>;                       <i>/* 0x04 */</i></td></tr>
<tr><th id="568">568</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le16" title='__le16' data-type='__u16' data-ref="__le16">__le16</a>		<dfn class="decl field" id="MPI2_SCSI_IO_REQUEST_DESCRIPTOR::DevHandle" title='MPI2_SCSI_IO_REQUEST_DESCRIPTOR::DevHandle' data-ref="MPI2_SCSI_IO_REQUEST_DESCRIPTOR::DevHandle">DevHandle</dfn>;                  <i>/* 0x06 */</i></td></tr>
<tr><th id="569">569</th><td>};</td></tr>
<tr><th id="570">570</th><td></td></tr>
<tr><th id="571">571</th><td><i>/* SCSI Target Request Descriptor */</i></td></tr>
<tr><th id="572">572</th><td><b>struct</b> <dfn class="type def" id="MPI2_SCSI_TARGET_REQUEST_DESCRIPTOR" title='MPI2_SCSI_TARGET_REQUEST_DESCRIPTOR' data-ref="MPI2_SCSI_TARGET_REQUEST_DESCRIPTOR">MPI2_SCSI_TARGET_REQUEST_DESCRIPTOR</dfn> {</td></tr>
<tr><th id="573">573</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>              <dfn class="decl field" id="MPI2_SCSI_TARGET_REQUEST_DESCRIPTOR::RequestFlags" title='MPI2_SCSI_TARGET_REQUEST_DESCRIPTOR::RequestFlags' data-ref="MPI2_SCSI_TARGET_REQUEST_DESCRIPTOR::RequestFlags">RequestFlags</dfn>;               <i>/* 0x00 */</i></td></tr>
<tr><th id="574">574</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>              <dfn class="decl field" id="MPI2_SCSI_TARGET_REQUEST_DESCRIPTOR::MSIxIndex" title='MPI2_SCSI_TARGET_REQUEST_DESCRIPTOR::MSIxIndex' data-ref="MPI2_SCSI_TARGET_REQUEST_DESCRIPTOR::MSIxIndex">MSIxIndex</dfn>;                  <i>/* 0x01 */</i></td></tr>
<tr><th id="575">575</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le16" title='__le16' data-type='__u16' data-ref="__le16">__le16</a>		<dfn class="decl field" id="MPI2_SCSI_TARGET_REQUEST_DESCRIPTOR::SMID" title='MPI2_SCSI_TARGET_REQUEST_DESCRIPTOR::SMID' data-ref="MPI2_SCSI_TARGET_REQUEST_DESCRIPTOR::SMID">SMID</dfn>;                       <i>/* 0x02 */</i></td></tr>
<tr><th id="576">576</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le16" title='__le16' data-type='__u16' data-ref="__le16">__le16</a>		<dfn class="decl field" id="MPI2_SCSI_TARGET_REQUEST_DESCRIPTOR::LMID" title='MPI2_SCSI_TARGET_REQUEST_DESCRIPTOR::LMID' data-ref="MPI2_SCSI_TARGET_REQUEST_DESCRIPTOR::LMID">LMID</dfn>;                       <i>/* 0x04 */</i></td></tr>
<tr><th id="577">577</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le16" title='__le16' data-type='__u16' data-ref="__le16">__le16</a>		<dfn class="decl field" id="MPI2_SCSI_TARGET_REQUEST_DESCRIPTOR::IoIndex" title='MPI2_SCSI_TARGET_REQUEST_DESCRIPTOR::IoIndex' data-ref="MPI2_SCSI_TARGET_REQUEST_DESCRIPTOR::IoIndex">IoIndex</dfn>;                    <i>/* 0x06 */</i></td></tr>
<tr><th id="578">578</th><td>};</td></tr>
<tr><th id="579">579</th><td></td></tr>
<tr><th id="580">580</th><td><i>/* RAID Accelerator Request Descriptor */</i></td></tr>
<tr><th id="581">581</th><td><b>struct</b> <dfn class="type def" id="MPI2_RAID_ACCEL_REQUEST_DESCRIPTOR" title='MPI2_RAID_ACCEL_REQUEST_DESCRIPTOR' data-ref="MPI2_RAID_ACCEL_REQUEST_DESCRIPTOR">MPI2_RAID_ACCEL_REQUEST_DESCRIPTOR</dfn> {</td></tr>
<tr><th id="582">582</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>              <dfn class="decl field" id="MPI2_RAID_ACCEL_REQUEST_DESCRIPTOR::RequestFlags" title='MPI2_RAID_ACCEL_REQUEST_DESCRIPTOR::RequestFlags' data-ref="MPI2_RAID_ACCEL_REQUEST_DESCRIPTOR::RequestFlags">RequestFlags</dfn>;               <i>/* 0x00 */</i></td></tr>
<tr><th id="583">583</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>              <dfn class="decl field" id="MPI2_RAID_ACCEL_REQUEST_DESCRIPTOR::MSIxIndex" title='MPI2_RAID_ACCEL_REQUEST_DESCRIPTOR::MSIxIndex' data-ref="MPI2_RAID_ACCEL_REQUEST_DESCRIPTOR::MSIxIndex">MSIxIndex</dfn>;                  <i>/* 0x01 */</i></td></tr>
<tr><th id="584">584</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le16" title='__le16' data-type='__u16' data-ref="__le16">__le16</a>		<dfn class="decl field" id="MPI2_RAID_ACCEL_REQUEST_DESCRIPTOR::SMID" title='MPI2_RAID_ACCEL_REQUEST_DESCRIPTOR::SMID' data-ref="MPI2_RAID_ACCEL_REQUEST_DESCRIPTOR::SMID">SMID</dfn>;                       <i>/* 0x02 */</i></td></tr>
<tr><th id="585">585</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le16" title='__le16' data-type='__u16' data-ref="__le16">__le16</a>		<dfn class="decl field" id="MPI2_RAID_ACCEL_REQUEST_DESCRIPTOR::LMID" title='MPI2_RAID_ACCEL_REQUEST_DESCRIPTOR::LMID' data-ref="MPI2_RAID_ACCEL_REQUEST_DESCRIPTOR::LMID">LMID</dfn>;                       <i>/* 0x04 */</i></td></tr>
<tr><th id="586">586</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le16" title='__le16' data-type='__u16' data-ref="__le16">__le16</a>		<dfn class="decl field" id="MPI2_RAID_ACCEL_REQUEST_DESCRIPTOR::Reserved" title='MPI2_RAID_ACCEL_REQUEST_DESCRIPTOR::Reserved' data-ref="MPI2_RAID_ACCEL_REQUEST_DESCRIPTOR::Reserved">Reserved</dfn>;                   <i>/* 0x06 */</i></td></tr>
<tr><th id="587">587</th><td>};</td></tr>
<tr><th id="588">588</th><td></td></tr>
<tr><th id="589">589</th><td><i>/* union of Request Descriptors */</i></td></tr>
<tr><th id="590">590</th><td><b>union</b> <dfn class="type def" id="MEGASAS_REQUEST_DESCRIPTOR_UNION" title='MEGASAS_REQUEST_DESCRIPTOR_UNION' data-ref="MEGASAS_REQUEST_DESCRIPTOR_UNION">MEGASAS_REQUEST_DESCRIPTOR_UNION</dfn> {</td></tr>
<tr><th id="591">591</th><td>	<b>struct</b> <a class="type" href="#MPI2_DEFAULT_REQUEST_DESCRIPTOR" title='MPI2_DEFAULT_REQUEST_DESCRIPTOR' data-ref="MPI2_DEFAULT_REQUEST_DESCRIPTOR">MPI2_DEFAULT_REQUEST_DESCRIPTOR</a>             <dfn class="decl field" id="MEGASAS_REQUEST_DESCRIPTOR_UNION::Default" title='MEGASAS_REQUEST_DESCRIPTOR_UNION::Default' data-ref="MEGASAS_REQUEST_DESCRIPTOR_UNION::Default">Default</dfn>;</td></tr>
<tr><th id="592">592</th><td>	<b>struct</b> <a class="type" href="#MPI2_HIGH_PRIORITY_REQUEST_DESCRIPTOR" title='MPI2_HIGH_PRIORITY_REQUEST_DESCRIPTOR' data-ref="MPI2_HIGH_PRIORITY_REQUEST_DESCRIPTOR">MPI2_HIGH_PRIORITY_REQUEST_DESCRIPTOR</a>       <dfn class="decl field" id="MEGASAS_REQUEST_DESCRIPTOR_UNION::HighPriority" title='MEGASAS_REQUEST_DESCRIPTOR_UNION::HighPriority' data-ref="MEGASAS_REQUEST_DESCRIPTOR_UNION::HighPriority">HighPriority</dfn>;</td></tr>
<tr><th id="593">593</th><td>	<b>struct</b> <a class="type" href="#MPI2_SCSI_IO_REQUEST_DESCRIPTOR" title='MPI2_SCSI_IO_REQUEST_DESCRIPTOR' data-ref="MPI2_SCSI_IO_REQUEST_DESCRIPTOR">MPI2_SCSI_IO_REQUEST_DESCRIPTOR</a>             <dfn class="decl field" id="MEGASAS_REQUEST_DESCRIPTOR_UNION::SCSIIO" title='MEGASAS_REQUEST_DESCRIPTOR_UNION::SCSIIO' data-ref="MEGASAS_REQUEST_DESCRIPTOR_UNION::SCSIIO">SCSIIO</dfn>;</td></tr>
<tr><th id="594">594</th><td>	<b>struct</b> <a class="type" href="#MPI2_SCSI_TARGET_REQUEST_DESCRIPTOR" title='MPI2_SCSI_TARGET_REQUEST_DESCRIPTOR' data-ref="MPI2_SCSI_TARGET_REQUEST_DESCRIPTOR">MPI2_SCSI_TARGET_REQUEST_DESCRIPTOR</a>         <dfn class="decl field" id="MEGASAS_REQUEST_DESCRIPTOR_UNION::SCSITarget" title='MEGASAS_REQUEST_DESCRIPTOR_UNION::SCSITarget' data-ref="MEGASAS_REQUEST_DESCRIPTOR_UNION::SCSITarget">SCSITarget</dfn>;</td></tr>
<tr><th id="595">595</th><td>	<b>struct</b> <a class="type" href="#MPI2_RAID_ACCEL_REQUEST_DESCRIPTOR" title='MPI2_RAID_ACCEL_REQUEST_DESCRIPTOR' data-ref="MPI2_RAID_ACCEL_REQUEST_DESCRIPTOR">MPI2_RAID_ACCEL_REQUEST_DESCRIPTOR</a>          <dfn class="decl field" id="MEGASAS_REQUEST_DESCRIPTOR_UNION::RAIDAccelerator" title='MEGASAS_REQUEST_DESCRIPTOR_UNION::RAIDAccelerator' data-ref="MEGASAS_REQUEST_DESCRIPTOR_UNION::RAIDAccelerator">RAIDAccelerator</dfn>;</td></tr>
<tr><th id="596">596</th><td>	<b>struct</b> <a class="type" href="#MEGASAS_RAID_MFA_IO_REQUEST_DESCRIPTOR" title='MEGASAS_RAID_MFA_IO_REQUEST_DESCRIPTOR' data-ref="MEGASAS_RAID_MFA_IO_REQUEST_DESCRIPTOR">MEGASAS_RAID_MFA_IO_REQUEST_DESCRIPTOR</a>      <dfn class="decl field" id="MEGASAS_REQUEST_DESCRIPTOR_UNION::MFAIo" title='MEGASAS_REQUEST_DESCRIPTOR_UNION::MFAIo' data-ref="MEGASAS_REQUEST_DESCRIPTOR_UNION::MFAIo">MFAIo</dfn>;</td></tr>
<tr><th id="597">597</th><td>	<b>union</b> {</td></tr>
<tr><th id="598">598</th><td>		<b>struct</b> {</td></tr>
<tr><th id="599">599</th><td>			<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le32" title='__le32' data-type='__u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="MEGASAS_REQUEST_DESCRIPTOR_UNION::(anonymousunion)::(anonymous)::low" title='MEGASAS_REQUEST_DESCRIPTOR_UNION::(anonymous union)::(anonymous struct)::low' data-ref="MEGASAS_REQUEST_DESCRIPTOR_UNION::(anonymousunion)::(anonymous)::low">low</dfn>;</td></tr>
<tr><th id="600">600</th><td>			<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le32" title='__le32' data-type='__u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="MEGASAS_REQUEST_DESCRIPTOR_UNION::(anonymousunion)::(anonymous)::high" title='MEGASAS_REQUEST_DESCRIPTOR_UNION::(anonymous union)::(anonymous struct)::high' data-ref="MEGASAS_REQUEST_DESCRIPTOR_UNION::(anonymousunion)::(anonymous)::high">high</dfn>;</td></tr>
<tr><th id="601">601</th><td>		} <dfn class="decl field" id="MEGASAS_REQUEST_DESCRIPTOR_UNION::(anonymous)::u" title='MEGASAS_REQUEST_DESCRIPTOR_UNION::(anonymous union)::u' data-ref="MEGASAS_REQUEST_DESCRIPTOR_UNION::(anonymous)::u">u</dfn>;</td></tr>
<tr><th id="602">602</th><td>		<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le64" title='__le64' data-type='__u64' data-ref="__le64">__le64</a> <dfn class="decl field" id="MEGASAS_REQUEST_DESCRIPTOR_UNION::(anonymous)::Words" title='MEGASAS_REQUEST_DESCRIPTOR_UNION::(anonymous union)::Words' data-ref="MEGASAS_REQUEST_DESCRIPTOR_UNION::(anonymous)::Words">Words</dfn>;</td></tr>
<tr><th id="603">603</th><td>	};</td></tr>
<tr><th id="604">604</th><td>};</td></tr>
<tr><th id="605">605</th><td></td></tr>
<tr><th id="606">606</th><td><i>/* Default Reply Descriptor */</i></td></tr>
<tr><th id="607">607</th><td><b>struct</b> <dfn class="type def" id="MPI2_DEFAULT_REPLY_DESCRIPTOR" title='MPI2_DEFAULT_REPLY_DESCRIPTOR' data-ref="MPI2_DEFAULT_REPLY_DESCRIPTOR">MPI2_DEFAULT_REPLY_DESCRIPTOR</dfn> {</td></tr>
<tr><th id="608">608</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>              <dfn class="decl field" id="MPI2_DEFAULT_REPLY_DESCRIPTOR::ReplyFlags" title='MPI2_DEFAULT_REPLY_DESCRIPTOR::ReplyFlags' data-ref="MPI2_DEFAULT_REPLY_DESCRIPTOR::ReplyFlags">ReplyFlags</dfn>;                 <i>/* 0x00 */</i></td></tr>
<tr><th id="609">609</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>              <dfn class="decl field" id="MPI2_DEFAULT_REPLY_DESCRIPTOR::MSIxIndex" title='MPI2_DEFAULT_REPLY_DESCRIPTOR::MSIxIndex' data-ref="MPI2_DEFAULT_REPLY_DESCRIPTOR::MSIxIndex">MSIxIndex</dfn>;                  <i>/* 0x01 */</i></td></tr>
<tr><th id="610">610</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le16" title='__le16' data-type='__u16' data-ref="__le16">__le16</a>		<dfn class="decl field" id="MPI2_DEFAULT_REPLY_DESCRIPTOR::DescriptorTypeDependent1" title='MPI2_DEFAULT_REPLY_DESCRIPTOR::DescriptorTypeDependent1' data-ref="MPI2_DEFAULT_REPLY_DESCRIPTOR::DescriptorTypeDependent1">DescriptorTypeDependent1</dfn>;   <i>/* 0x02 */</i></td></tr>
<tr><th id="611">611</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le32" title='__le32' data-type='__u32' data-ref="__le32">__le32</a>		<dfn class="decl field" id="MPI2_DEFAULT_REPLY_DESCRIPTOR::DescriptorTypeDependent2" title='MPI2_DEFAULT_REPLY_DESCRIPTOR::DescriptorTypeDependent2' data-ref="MPI2_DEFAULT_REPLY_DESCRIPTOR::DescriptorTypeDependent2">DescriptorTypeDependent2</dfn>;   <i>/* 0x04 */</i></td></tr>
<tr><th id="612">612</th><td>};</td></tr>
<tr><th id="613">613</th><td></td></tr>
<tr><th id="614">614</th><td><i>/* Address Reply Descriptor */</i></td></tr>
<tr><th id="615">615</th><td><b>struct</b> <dfn class="type def" id="MPI2_ADDRESS_REPLY_DESCRIPTOR" title='MPI2_ADDRESS_REPLY_DESCRIPTOR' data-ref="MPI2_ADDRESS_REPLY_DESCRIPTOR">MPI2_ADDRESS_REPLY_DESCRIPTOR</dfn> {</td></tr>
<tr><th id="616">616</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>              <dfn class="decl field" id="MPI2_ADDRESS_REPLY_DESCRIPTOR::ReplyFlags" title='MPI2_ADDRESS_REPLY_DESCRIPTOR::ReplyFlags' data-ref="MPI2_ADDRESS_REPLY_DESCRIPTOR::ReplyFlags">ReplyFlags</dfn>;                 <i>/* 0x00 */</i></td></tr>
<tr><th id="617">617</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>              <dfn class="decl field" id="MPI2_ADDRESS_REPLY_DESCRIPTOR::MSIxIndex" title='MPI2_ADDRESS_REPLY_DESCRIPTOR::MSIxIndex' data-ref="MPI2_ADDRESS_REPLY_DESCRIPTOR::MSIxIndex">MSIxIndex</dfn>;                  <i>/* 0x01 */</i></td></tr>
<tr><th id="618">618</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le16" title='__le16' data-type='__u16' data-ref="__le16">__le16</a>		<dfn class="decl field" id="MPI2_ADDRESS_REPLY_DESCRIPTOR::SMID" title='MPI2_ADDRESS_REPLY_DESCRIPTOR::SMID' data-ref="MPI2_ADDRESS_REPLY_DESCRIPTOR::SMID">SMID</dfn>;                       <i>/* 0x02 */</i></td></tr>
<tr><th id="619">619</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le32" title='__le32' data-type='__u32' data-ref="__le32">__le32</a>		<dfn class="decl field" id="MPI2_ADDRESS_REPLY_DESCRIPTOR::ReplyFrameAddress" title='MPI2_ADDRESS_REPLY_DESCRIPTOR::ReplyFrameAddress' data-ref="MPI2_ADDRESS_REPLY_DESCRIPTOR::ReplyFrameAddress">ReplyFrameAddress</dfn>;          <i>/* 0x04 */</i></td></tr>
<tr><th id="620">620</th><td>};</td></tr>
<tr><th id="621">621</th><td></td></tr>
<tr><th id="622">622</th><td><i>/* SCSI IO Success Reply Descriptor */</i></td></tr>
<tr><th id="623">623</th><td><b>struct</b> <dfn class="type def" id="MPI2_SCSI_IO_SUCCESS_REPLY_DESCRIPTOR" title='MPI2_SCSI_IO_SUCCESS_REPLY_DESCRIPTOR' data-ref="MPI2_SCSI_IO_SUCCESS_REPLY_DESCRIPTOR">MPI2_SCSI_IO_SUCCESS_REPLY_DESCRIPTOR</dfn> {</td></tr>
<tr><th id="624">624</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>              <dfn class="decl field" id="MPI2_SCSI_IO_SUCCESS_REPLY_DESCRIPTOR::ReplyFlags" title='MPI2_SCSI_IO_SUCCESS_REPLY_DESCRIPTOR::ReplyFlags' data-ref="MPI2_SCSI_IO_SUCCESS_REPLY_DESCRIPTOR::ReplyFlags">ReplyFlags</dfn>;                 <i>/* 0x00 */</i></td></tr>
<tr><th id="625">625</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>              <dfn class="decl field" id="MPI2_SCSI_IO_SUCCESS_REPLY_DESCRIPTOR::MSIxIndex" title='MPI2_SCSI_IO_SUCCESS_REPLY_DESCRIPTOR::MSIxIndex' data-ref="MPI2_SCSI_IO_SUCCESS_REPLY_DESCRIPTOR::MSIxIndex">MSIxIndex</dfn>;                  <i>/* 0x01 */</i></td></tr>
<tr><th id="626">626</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le16" title='__le16' data-type='__u16' data-ref="__le16">__le16</a>		<dfn class="decl field" id="MPI2_SCSI_IO_SUCCESS_REPLY_DESCRIPTOR::SMID" title='MPI2_SCSI_IO_SUCCESS_REPLY_DESCRIPTOR::SMID' data-ref="MPI2_SCSI_IO_SUCCESS_REPLY_DESCRIPTOR::SMID">SMID</dfn>;                       <i>/* 0x02 */</i></td></tr>
<tr><th id="627">627</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le16" title='__le16' data-type='__u16' data-ref="__le16">__le16</a>		<dfn class="decl field" id="MPI2_SCSI_IO_SUCCESS_REPLY_DESCRIPTOR::TaskTag" title='MPI2_SCSI_IO_SUCCESS_REPLY_DESCRIPTOR::TaskTag' data-ref="MPI2_SCSI_IO_SUCCESS_REPLY_DESCRIPTOR::TaskTag">TaskTag</dfn>;                    <i>/* 0x04 */</i></td></tr>
<tr><th id="628">628</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le16" title='__le16' data-type='__u16' data-ref="__le16">__le16</a>		<dfn class="decl field" id="MPI2_SCSI_IO_SUCCESS_REPLY_DESCRIPTOR::Reserved1" title='MPI2_SCSI_IO_SUCCESS_REPLY_DESCRIPTOR::Reserved1' data-ref="MPI2_SCSI_IO_SUCCESS_REPLY_DESCRIPTOR::Reserved1">Reserved1</dfn>;                  <i>/* 0x06 */</i></td></tr>
<tr><th id="629">629</th><td>};</td></tr>
<tr><th id="630">630</th><td></td></tr>
<tr><th id="631">631</th><td><i>/* TargetAssist Success Reply Descriptor */</i></td></tr>
<tr><th id="632">632</th><td><b>struct</b> <dfn class="type def" id="MPI2_TARGETASSIST_SUCCESS_REPLY_DESCRIPTOR" title='MPI2_TARGETASSIST_SUCCESS_REPLY_DESCRIPTOR' data-ref="MPI2_TARGETASSIST_SUCCESS_REPLY_DESCRIPTOR">MPI2_TARGETASSIST_SUCCESS_REPLY_DESCRIPTOR</dfn> {</td></tr>
<tr><th id="633">633</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>              <dfn class="decl field" id="MPI2_TARGETASSIST_SUCCESS_REPLY_DESCRIPTOR::ReplyFlags" title='MPI2_TARGETASSIST_SUCCESS_REPLY_DESCRIPTOR::ReplyFlags' data-ref="MPI2_TARGETASSIST_SUCCESS_REPLY_DESCRIPTOR::ReplyFlags">ReplyFlags</dfn>;                 <i>/* 0x00 */</i></td></tr>
<tr><th id="634">634</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>              <dfn class="decl field" id="MPI2_TARGETASSIST_SUCCESS_REPLY_DESCRIPTOR::MSIxIndex" title='MPI2_TARGETASSIST_SUCCESS_REPLY_DESCRIPTOR::MSIxIndex' data-ref="MPI2_TARGETASSIST_SUCCESS_REPLY_DESCRIPTOR::MSIxIndex">MSIxIndex</dfn>;                  <i>/* 0x01 */</i></td></tr>
<tr><th id="635">635</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le16" title='__le16' data-type='__u16' data-ref="__le16">__le16</a>		<dfn class="decl field" id="MPI2_TARGETASSIST_SUCCESS_REPLY_DESCRIPTOR::SMID" title='MPI2_TARGETASSIST_SUCCESS_REPLY_DESCRIPTOR::SMID' data-ref="MPI2_TARGETASSIST_SUCCESS_REPLY_DESCRIPTOR::SMID">SMID</dfn>;                       <i>/* 0x02 */</i></td></tr>
<tr><th id="636">636</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>              <dfn class="decl field" id="MPI2_TARGETASSIST_SUCCESS_REPLY_DESCRIPTOR::SequenceNumber" title='MPI2_TARGETASSIST_SUCCESS_REPLY_DESCRIPTOR::SequenceNumber' data-ref="MPI2_TARGETASSIST_SUCCESS_REPLY_DESCRIPTOR::SequenceNumber">SequenceNumber</dfn>;             <i>/* 0x04 */</i></td></tr>
<tr><th id="637">637</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>              <dfn class="decl field" id="MPI2_TARGETASSIST_SUCCESS_REPLY_DESCRIPTOR::Reserved1" title='MPI2_TARGETASSIST_SUCCESS_REPLY_DESCRIPTOR::Reserved1' data-ref="MPI2_TARGETASSIST_SUCCESS_REPLY_DESCRIPTOR::Reserved1">Reserved1</dfn>;                  <i>/* 0x05 */</i></td></tr>
<tr><th id="638">638</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le16" title='__le16' data-type='__u16' data-ref="__le16">__le16</a>		<dfn class="decl field" id="MPI2_TARGETASSIST_SUCCESS_REPLY_DESCRIPTOR::IoIndex" title='MPI2_TARGETASSIST_SUCCESS_REPLY_DESCRIPTOR::IoIndex' data-ref="MPI2_TARGETASSIST_SUCCESS_REPLY_DESCRIPTOR::IoIndex">IoIndex</dfn>;                    <i>/* 0x06 */</i></td></tr>
<tr><th id="639">639</th><td>};</td></tr>
<tr><th id="640">640</th><td></td></tr>
<tr><th id="641">641</th><td><i>/* Target Command Buffer Reply Descriptor */</i></td></tr>
<tr><th id="642">642</th><td><b>struct</b> <dfn class="type def" id="MPI2_TARGET_COMMAND_BUFFER_REPLY_DESCRIPTOR" title='MPI2_TARGET_COMMAND_BUFFER_REPLY_DESCRIPTOR' data-ref="MPI2_TARGET_COMMAND_BUFFER_REPLY_DESCRIPTOR">MPI2_TARGET_COMMAND_BUFFER_REPLY_DESCRIPTOR</dfn> {</td></tr>
<tr><th id="643">643</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>              <dfn class="decl field" id="MPI2_TARGET_COMMAND_BUFFER_REPLY_DESCRIPTOR::ReplyFlags" title='MPI2_TARGET_COMMAND_BUFFER_REPLY_DESCRIPTOR::ReplyFlags' data-ref="MPI2_TARGET_COMMAND_BUFFER_REPLY_DESCRIPTOR::ReplyFlags">ReplyFlags</dfn>;                 <i>/* 0x00 */</i></td></tr>
<tr><th id="644">644</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>              <dfn class="decl field" id="MPI2_TARGET_COMMAND_BUFFER_REPLY_DESCRIPTOR::MSIxIndex" title='MPI2_TARGET_COMMAND_BUFFER_REPLY_DESCRIPTOR::MSIxIndex' data-ref="MPI2_TARGET_COMMAND_BUFFER_REPLY_DESCRIPTOR::MSIxIndex">MSIxIndex</dfn>;                  <i>/* 0x01 */</i></td></tr>
<tr><th id="645">645</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>              <dfn class="decl field" id="MPI2_TARGET_COMMAND_BUFFER_REPLY_DESCRIPTOR::VP_ID" title='MPI2_TARGET_COMMAND_BUFFER_REPLY_DESCRIPTOR::VP_ID' data-ref="MPI2_TARGET_COMMAND_BUFFER_REPLY_DESCRIPTOR::VP_ID">VP_ID</dfn>;                      <i>/* 0x02 */</i></td></tr>
<tr><th id="646">646</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>              <dfn class="decl field" id="MPI2_TARGET_COMMAND_BUFFER_REPLY_DESCRIPTOR::Flags" title='MPI2_TARGET_COMMAND_BUFFER_REPLY_DESCRIPTOR::Flags' data-ref="MPI2_TARGET_COMMAND_BUFFER_REPLY_DESCRIPTOR::Flags">Flags</dfn>;                      <i>/* 0x03 */</i></td></tr>
<tr><th id="647">647</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le16" title='__le16' data-type='__u16' data-ref="__le16">__le16</a>		<dfn class="decl field" id="MPI2_TARGET_COMMAND_BUFFER_REPLY_DESCRIPTOR::InitiatorDevHandle" title='MPI2_TARGET_COMMAND_BUFFER_REPLY_DESCRIPTOR::InitiatorDevHandle' data-ref="MPI2_TARGET_COMMAND_BUFFER_REPLY_DESCRIPTOR::InitiatorDevHandle">InitiatorDevHandle</dfn>;         <i>/* 0x04 */</i></td></tr>
<tr><th id="648">648</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le16" title='__le16' data-type='__u16' data-ref="__le16">__le16</a>		<dfn class="decl field" id="MPI2_TARGET_COMMAND_BUFFER_REPLY_DESCRIPTOR::IoIndex" title='MPI2_TARGET_COMMAND_BUFFER_REPLY_DESCRIPTOR::IoIndex' data-ref="MPI2_TARGET_COMMAND_BUFFER_REPLY_DESCRIPTOR::IoIndex">IoIndex</dfn>;                    <i>/* 0x06 */</i></td></tr>
<tr><th id="649">649</th><td>};</td></tr>
<tr><th id="650">650</th><td></td></tr>
<tr><th id="651">651</th><td><i>/* RAID Accelerator Success Reply Descriptor */</i></td></tr>
<tr><th id="652">652</th><td><b>struct</b> <dfn class="type def" id="MPI2_RAID_ACCELERATOR_SUCCESS_REPLY_DESCRIPTOR" title='MPI2_RAID_ACCELERATOR_SUCCESS_REPLY_DESCRIPTOR' data-ref="MPI2_RAID_ACCELERATOR_SUCCESS_REPLY_DESCRIPTOR">MPI2_RAID_ACCELERATOR_SUCCESS_REPLY_DESCRIPTOR</dfn> {</td></tr>
<tr><th id="653">653</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>              <dfn class="decl field" id="MPI2_RAID_ACCELERATOR_SUCCESS_REPLY_DESCRIPTOR::ReplyFlags" title='MPI2_RAID_ACCELERATOR_SUCCESS_REPLY_DESCRIPTOR::ReplyFlags' data-ref="MPI2_RAID_ACCELERATOR_SUCCESS_REPLY_DESCRIPTOR::ReplyFlags">ReplyFlags</dfn>;                 <i>/* 0x00 */</i></td></tr>
<tr><th id="654">654</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>              <dfn class="decl field" id="MPI2_RAID_ACCELERATOR_SUCCESS_REPLY_DESCRIPTOR::MSIxIndex" title='MPI2_RAID_ACCELERATOR_SUCCESS_REPLY_DESCRIPTOR::MSIxIndex' data-ref="MPI2_RAID_ACCELERATOR_SUCCESS_REPLY_DESCRIPTOR::MSIxIndex">MSIxIndex</dfn>;                  <i>/* 0x01 */</i></td></tr>
<tr><th id="655">655</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le16" title='__le16' data-type='__u16' data-ref="__le16">__le16</a>		<dfn class="decl field" id="MPI2_RAID_ACCELERATOR_SUCCESS_REPLY_DESCRIPTOR::SMID" title='MPI2_RAID_ACCELERATOR_SUCCESS_REPLY_DESCRIPTOR::SMID' data-ref="MPI2_RAID_ACCELERATOR_SUCCESS_REPLY_DESCRIPTOR::SMID">SMID</dfn>;                       <i>/* 0x02 */</i></td></tr>
<tr><th id="656">656</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le32" title='__le32' data-type='__u32' data-ref="__le32">__le32</a>		<dfn class="decl field" id="MPI2_RAID_ACCELERATOR_SUCCESS_REPLY_DESCRIPTOR::Reserved" title='MPI2_RAID_ACCELERATOR_SUCCESS_REPLY_DESCRIPTOR::Reserved' data-ref="MPI2_RAID_ACCELERATOR_SUCCESS_REPLY_DESCRIPTOR::Reserved">Reserved</dfn>;                   <i>/* 0x04 */</i></td></tr>
<tr><th id="657">657</th><td>};</td></tr>
<tr><th id="658">658</th><td></td></tr>
<tr><th id="659">659</th><td><i>/* union of Reply Descriptors */</i></td></tr>
<tr><th id="660">660</th><td><b>union</b> <dfn class="type def" id="MPI2_REPLY_DESCRIPTORS_UNION" title='MPI2_REPLY_DESCRIPTORS_UNION' data-ref="MPI2_REPLY_DESCRIPTORS_UNION">MPI2_REPLY_DESCRIPTORS_UNION</dfn> {</td></tr>
<tr><th id="661">661</th><td>	<b>struct</b> <a class="type" href="#MPI2_DEFAULT_REPLY_DESCRIPTOR" title='MPI2_DEFAULT_REPLY_DESCRIPTOR' data-ref="MPI2_DEFAULT_REPLY_DESCRIPTOR">MPI2_DEFAULT_REPLY_DESCRIPTOR</a>                   <dfn class="decl field" id="MPI2_REPLY_DESCRIPTORS_UNION::Default" title='MPI2_REPLY_DESCRIPTORS_UNION::Default' data-ref="MPI2_REPLY_DESCRIPTORS_UNION::Default">Default</dfn>;</td></tr>
<tr><th id="662">662</th><td>	<b>struct</b> <a class="type" href="#MPI2_ADDRESS_REPLY_DESCRIPTOR" title='MPI2_ADDRESS_REPLY_DESCRIPTOR' data-ref="MPI2_ADDRESS_REPLY_DESCRIPTOR">MPI2_ADDRESS_REPLY_DESCRIPTOR</a>                   <dfn class="decl field" id="MPI2_REPLY_DESCRIPTORS_UNION::AddressReply" title='MPI2_REPLY_DESCRIPTORS_UNION::AddressReply' data-ref="MPI2_REPLY_DESCRIPTORS_UNION::AddressReply">AddressReply</dfn>;</td></tr>
<tr><th id="663">663</th><td>	<b>struct</b> <a class="type" href="#MPI2_SCSI_IO_SUCCESS_REPLY_DESCRIPTOR" title='MPI2_SCSI_IO_SUCCESS_REPLY_DESCRIPTOR' data-ref="MPI2_SCSI_IO_SUCCESS_REPLY_DESCRIPTOR">MPI2_SCSI_IO_SUCCESS_REPLY_DESCRIPTOR</a>           <dfn class="decl field" id="MPI2_REPLY_DESCRIPTORS_UNION::SCSIIOSuccess" title='MPI2_REPLY_DESCRIPTORS_UNION::SCSIIOSuccess' data-ref="MPI2_REPLY_DESCRIPTORS_UNION::SCSIIOSuccess">SCSIIOSuccess</dfn>;</td></tr>
<tr><th id="664">664</th><td>	<b>struct</b> <a class="type" href="#MPI2_TARGETASSIST_SUCCESS_REPLY_DESCRIPTOR" title='MPI2_TARGETASSIST_SUCCESS_REPLY_DESCRIPTOR' data-ref="MPI2_TARGETASSIST_SUCCESS_REPLY_DESCRIPTOR">MPI2_TARGETASSIST_SUCCESS_REPLY_DESCRIPTOR</a> <dfn class="decl field" id="MPI2_REPLY_DESCRIPTORS_UNION::TargetAssistSuccess" title='MPI2_REPLY_DESCRIPTORS_UNION::TargetAssistSuccess' data-ref="MPI2_REPLY_DESCRIPTORS_UNION::TargetAssistSuccess">TargetAssistSuccess</dfn>;</td></tr>
<tr><th id="665">665</th><td>	<b>struct</b> <a class="type" href="#MPI2_TARGET_COMMAND_BUFFER_REPLY_DESCRIPTOR" title='MPI2_TARGET_COMMAND_BUFFER_REPLY_DESCRIPTOR' data-ref="MPI2_TARGET_COMMAND_BUFFER_REPLY_DESCRIPTOR">MPI2_TARGET_COMMAND_BUFFER_REPLY_DESCRIPTOR</a> <dfn class="decl field" id="MPI2_REPLY_DESCRIPTORS_UNION::TargetCommandBuffer" title='MPI2_REPLY_DESCRIPTORS_UNION::TargetCommandBuffer' data-ref="MPI2_REPLY_DESCRIPTORS_UNION::TargetCommandBuffer">TargetCommandBuffer</dfn>;</td></tr>
<tr><th id="666">666</th><td>	<b>struct</b> <a class="type" href="#MPI2_RAID_ACCELERATOR_SUCCESS_REPLY_DESCRIPTOR" title='MPI2_RAID_ACCELERATOR_SUCCESS_REPLY_DESCRIPTOR' data-ref="MPI2_RAID_ACCELERATOR_SUCCESS_REPLY_DESCRIPTOR">MPI2_RAID_ACCELERATOR_SUCCESS_REPLY_DESCRIPTOR</a></td></tr>
<tr><th id="667">667</th><td>	<dfn class="decl field" id="MPI2_REPLY_DESCRIPTORS_UNION::RAIDAcceleratorSuccess" title='MPI2_REPLY_DESCRIPTORS_UNION::RAIDAcceleratorSuccess' data-ref="MPI2_REPLY_DESCRIPTORS_UNION::RAIDAcceleratorSuccess">RAIDAcceleratorSuccess</dfn>;</td></tr>
<tr><th id="668">668</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le64" title='__le64' data-type='__u64' data-ref="__le64">__le64</a>                                             <dfn class="decl field" id="MPI2_REPLY_DESCRIPTORS_UNION::Words" title='MPI2_REPLY_DESCRIPTORS_UNION::Words' data-ref="MPI2_REPLY_DESCRIPTORS_UNION::Words">Words</dfn>;</td></tr>
<tr><th id="669">669</th><td>};</td></tr>
<tr><th id="670">670</th><td></td></tr>
<tr><th id="671">671</th><td><i>/* IOCInit Request message */</i></td></tr>
<tr><th id="672">672</th><td><b>struct</b> <dfn class="type def" id="MPI2_IOC_INIT_REQUEST" title='MPI2_IOC_INIT_REQUEST' data-ref="MPI2_IOC_INIT_REQUEST">MPI2_IOC_INIT_REQUEST</dfn> {</td></tr>
<tr><th id="673">673</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>                      <dfn class="decl field" id="MPI2_IOC_INIT_REQUEST::WhoInit" title='MPI2_IOC_INIT_REQUEST::WhoInit' data-ref="MPI2_IOC_INIT_REQUEST::WhoInit">WhoInit</dfn>;                        <i>/* 0x00 */</i></td></tr>
<tr><th id="674">674</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>                      <dfn class="decl field" id="MPI2_IOC_INIT_REQUEST::Reserved1" title='MPI2_IOC_INIT_REQUEST::Reserved1' data-ref="MPI2_IOC_INIT_REQUEST::Reserved1">Reserved1</dfn>;                      <i>/* 0x01 */</i></td></tr>
<tr><th id="675">675</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>                      <dfn class="decl field" id="MPI2_IOC_INIT_REQUEST::ChainOffset" title='MPI2_IOC_INIT_REQUEST::ChainOffset' data-ref="MPI2_IOC_INIT_REQUEST::ChainOffset">ChainOffset</dfn>;                    <i>/* 0x02 */</i></td></tr>
<tr><th id="676">676</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>                      <dfn class="decl field" id="MPI2_IOC_INIT_REQUEST::Function" title='MPI2_IOC_INIT_REQUEST::Function' data-ref="MPI2_IOC_INIT_REQUEST::Function">Function</dfn>;                       <i>/* 0x03 */</i></td></tr>
<tr><th id="677">677</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le16" title='__le16' data-type='__u16' data-ref="__le16">__le16</a>			<dfn class="decl field" id="MPI2_IOC_INIT_REQUEST::Reserved2" title='MPI2_IOC_INIT_REQUEST::Reserved2' data-ref="MPI2_IOC_INIT_REQUEST::Reserved2">Reserved2</dfn>;                      <i>/* 0x04 */</i></td></tr>
<tr><th id="678">678</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>                      <dfn class="decl field" id="MPI2_IOC_INIT_REQUEST::Reserved3" title='MPI2_IOC_INIT_REQUEST::Reserved3' data-ref="MPI2_IOC_INIT_REQUEST::Reserved3">Reserved3</dfn>;                      <i>/* 0x06 */</i></td></tr>
<tr><th id="679">679</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>                      <dfn class="decl field" id="MPI2_IOC_INIT_REQUEST::MsgFlags" title='MPI2_IOC_INIT_REQUEST::MsgFlags' data-ref="MPI2_IOC_INIT_REQUEST::MsgFlags">MsgFlags</dfn>;                       <i>/* 0x07 */</i></td></tr>
<tr><th id="680">680</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>                      <dfn class="decl field" id="MPI2_IOC_INIT_REQUEST::VP_ID" title='MPI2_IOC_INIT_REQUEST::VP_ID' data-ref="MPI2_IOC_INIT_REQUEST::VP_ID">VP_ID</dfn>;                          <i>/* 0x08 */</i></td></tr>
<tr><th id="681">681</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>                      <dfn class="decl field" id="MPI2_IOC_INIT_REQUEST::VF_ID" title='MPI2_IOC_INIT_REQUEST::VF_ID' data-ref="MPI2_IOC_INIT_REQUEST::VF_ID">VF_ID</dfn>;                          <i>/* 0x09 */</i></td></tr>
<tr><th id="682">682</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le16" title='__le16' data-type='__u16' data-ref="__le16">__le16</a>			<dfn class="decl field" id="MPI2_IOC_INIT_REQUEST::Reserved4" title='MPI2_IOC_INIT_REQUEST::Reserved4' data-ref="MPI2_IOC_INIT_REQUEST::Reserved4">Reserved4</dfn>;                      <i>/* 0x0A */</i></td></tr>
<tr><th id="683">683</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le16" title='__le16' data-type='__u16' data-ref="__le16">__le16</a>			<dfn class="decl field" id="MPI2_IOC_INIT_REQUEST::MsgVersion" title='MPI2_IOC_INIT_REQUEST::MsgVersion' data-ref="MPI2_IOC_INIT_REQUEST::MsgVersion">MsgVersion</dfn>;                     <i>/* 0x0C */</i></td></tr>
<tr><th id="684">684</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le16" title='__le16' data-type='__u16' data-ref="__le16">__le16</a>			<dfn class="decl field" id="MPI2_IOC_INIT_REQUEST::HeaderVersion" title='MPI2_IOC_INIT_REQUEST::HeaderVersion' data-ref="MPI2_IOC_INIT_REQUEST::HeaderVersion">HeaderVersion</dfn>;                  <i>/* 0x0E */</i></td></tr>
<tr><th id="685">685</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32">u32</a>                     <dfn class="decl field" id="MPI2_IOC_INIT_REQUEST::Reserved5" title='MPI2_IOC_INIT_REQUEST::Reserved5' data-ref="MPI2_IOC_INIT_REQUEST::Reserved5">Reserved5</dfn>;                      <i>/* 0x10 */</i></td></tr>
<tr><th id="686">686</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le16" title='__le16' data-type='__u16' data-ref="__le16">__le16</a>			<dfn class="decl field" id="MPI2_IOC_INIT_REQUEST::Reserved6" title='MPI2_IOC_INIT_REQUEST::Reserved6' data-ref="MPI2_IOC_INIT_REQUEST::Reserved6">Reserved6</dfn>;                      <i>/* 0x14 */</i></td></tr>
<tr><th id="687">687</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>                      <dfn class="decl field" id="MPI2_IOC_INIT_REQUEST::HostPageSize" title='MPI2_IOC_INIT_REQUEST::HostPageSize' data-ref="MPI2_IOC_INIT_REQUEST::HostPageSize">HostPageSize</dfn>;                   <i>/* 0x16 */</i></td></tr>
<tr><th id="688">688</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>                      <dfn class="decl field" id="MPI2_IOC_INIT_REQUEST::HostMSIxVectors" title='MPI2_IOC_INIT_REQUEST::HostMSIxVectors' data-ref="MPI2_IOC_INIT_REQUEST::HostMSIxVectors">HostMSIxVectors</dfn>;                <i>/* 0x17 */</i></td></tr>
<tr><th id="689">689</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le16" title='__le16' data-type='__u16' data-ref="__le16">__le16</a>			<dfn class="decl field" id="MPI2_IOC_INIT_REQUEST::Reserved8" title='MPI2_IOC_INIT_REQUEST::Reserved8' data-ref="MPI2_IOC_INIT_REQUEST::Reserved8">Reserved8</dfn>;                      <i>/* 0x18 */</i></td></tr>
<tr><th id="690">690</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le16" title='__le16' data-type='__u16' data-ref="__le16">__le16</a>			<dfn class="decl field" id="MPI2_IOC_INIT_REQUEST::SystemRequestFrameSize" title='MPI2_IOC_INIT_REQUEST::SystemRequestFrameSize' data-ref="MPI2_IOC_INIT_REQUEST::SystemRequestFrameSize">SystemRequestFrameSize</dfn>;         <i>/* 0x1A */</i></td></tr>
<tr><th id="691">691</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le16" title='__le16' data-type='__u16' data-ref="__le16">__le16</a>			<dfn class="decl field" id="MPI2_IOC_INIT_REQUEST::ReplyDescriptorPostQueueDepth" title='MPI2_IOC_INIT_REQUEST::ReplyDescriptorPostQueueDepth' data-ref="MPI2_IOC_INIT_REQUEST::ReplyDescriptorPostQueueDepth">ReplyDescriptorPostQueueDepth</dfn>;  <i>/* 0x1C */</i></td></tr>
<tr><th id="692">692</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le16" title='__le16' data-type='__u16' data-ref="__le16">__le16</a>			<dfn class="decl field" id="MPI2_IOC_INIT_REQUEST::ReplyFreeQueueDepth" title='MPI2_IOC_INIT_REQUEST::ReplyFreeQueueDepth' data-ref="MPI2_IOC_INIT_REQUEST::ReplyFreeQueueDepth">ReplyFreeQueueDepth</dfn>;            <i>/* 0x1E */</i></td></tr>
<tr><th id="693">693</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le32" title='__le32' data-type='__u32' data-ref="__le32">__le32</a>			<dfn class="decl field" id="MPI2_IOC_INIT_REQUEST::SenseBufferAddressHigh" title='MPI2_IOC_INIT_REQUEST::SenseBufferAddressHigh' data-ref="MPI2_IOC_INIT_REQUEST::SenseBufferAddressHigh">SenseBufferAddressHigh</dfn>;         <i>/* 0x20 */</i></td></tr>
<tr><th id="694">694</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le32" title='__le32' data-type='__u32' data-ref="__le32">__le32</a>			<dfn class="decl field" id="MPI2_IOC_INIT_REQUEST::SystemReplyAddressHigh" title='MPI2_IOC_INIT_REQUEST::SystemReplyAddressHigh' data-ref="MPI2_IOC_INIT_REQUEST::SystemReplyAddressHigh">SystemReplyAddressHigh</dfn>;         <i>/* 0x24 */</i></td></tr>
<tr><th id="695">695</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le64" title='__le64' data-type='__u64' data-ref="__le64">__le64</a>			<dfn class="decl field" id="MPI2_IOC_INIT_REQUEST::SystemRequestFrameBaseAddress" title='MPI2_IOC_INIT_REQUEST::SystemRequestFrameBaseAddress' data-ref="MPI2_IOC_INIT_REQUEST::SystemRequestFrameBaseAddress">SystemRequestFrameBaseAddress</dfn>;  <i>/* 0x28 */</i></td></tr>
<tr><th id="696">696</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le64" title='__le64' data-type='__u64' data-ref="__le64">__le64</a>			<dfn class="decl field" id="MPI2_IOC_INIT_REQUEST::ReplyDescriptorPostQueueAddress" title='MPI2_IOC_INIT_REQUEST::ReplyDescriptorPostQueueAddress' data-ref="MPI2_IOC_INIT_REQUEST::ReplyDescriptorPostQueueAddress">ReplyDescriptorPostQueueAddress</dfn>;<i>/* 0x30 */</i></td></tr>
<tr><th id="697">697</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le64" title='__le64' data-type='__u64' data-ref="__le64">__le64</a>			<dfn class="decl field" id="MPI2_IOC_INIT_REQUEST::ReplyFreeQueueAddress" title='MPI2_IOC_INIT_REQUEST::ReplyFreeQueueAddress' data-ref="MPI2_IOC_INIT_REQUEST::ReplyFreeQueueAddress">ReplyFreeQueueAddress</dfn>;          <i>/* 0x38 */</i></td></tr>
<tr><th id="698">698</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le64" title='__le64' data-type='__u64' data-ref="__le64">__le64</a>			<dfn class="decl field" id="MPI2_IOC_INIT_REQUEST::TimeStamp" title='MPI2_IOC_INIT_REQUEST::TimeStamp' data-ref="MPI2_IOC_INIT_REQUEST::TimeStamp">TimeStamp</dfn>;                      <i>/* 0x40 */</i></td></tr>
<tr><th id="699">699</th><td>};</td></tr>
<tr><th id="700">700</th><td></td></tr>
<tr><th id="701">701</th><td><i>/* mrpriv defines */</i></td></tr>
<tr><th id="702">702</th><td><u>#define <dfn class="macro" id="_M/MR_PD_INVALID" data-ref="_M/MR_PD_INVALID">MR_PD_INVALID</dfn> 0xFFFF</u></td></tr>
<tr><th id="703">703</th><td><u>#define <dfn class="macro" id="_M/MR_DEVHANDLE_INVALID" data-ref="_M/MR_DEVHANDLE_INVALID">MR_DEVHANDLE_INVALID</dfn> 0xFFFF</u></td></tr>
<tr><th id="704">704</th><td><u>#define <dfn class="macro" id="_M/MAX_SPAN_DEPTH" data-ref="_M/MAX_SPAN_DEPTH">MAX_SPAN_DEPTH</dfn> 8</u></td></tr>
<tr><th id="705">705</th><td><u>#define <dfn class="macro" id="_M/MAX_QUAD_DEPTH" data-ref="_M/MAX_QUAD_DEPTH">MAX_QUAD_DEPTH</dfn>	MAX_SPAN_DEPTH</u></td></tr>
<tr><th id="706">706</th><td><u>#define <dfn class="macro" id="_M/MAX_RAIDMAP_SPAN_DEPTH" data-ref="_M/MAX_RAIDMAP_SPAN_DEPTH">MAX_RAIDMAP_SPAN_DEPTH</dfn> (MAX_SPAN_DEPTH)</u></td></tr>
<tr><th id="707">707</th><td><u>#define <dfn class="macro" id="_M/MAX_ROW_SIZE" data-ref="_M/MAX_ROW_SIZE">MAX_ROW_SIZE</dfn> 32</u></td></tr>
<tr><th id="708">708</th><td><u>#define <dfn class="macro" id="_M/MAX_RAIDMAP_ROW_SIZE" data-ref="_M/MAX_RAIDMAP_ROW_SIZE">MAX_RAIDMAP_ROW_SIZE</dfn> (MAX_ROW_SIZE)</u></td></tr>
<tr><th id="709">709</th><td><u>#define <dfn class="macro" id="_M/MAX_LOGICAL_DRIVES" data-ref="_M/MAX_LOGICAL_DRIVES">MAX_LOGICAL_DRIVES</dfn> 64</u></td></tr>
<tr><th id="710">710</th><td><u>#define <dfn class="macro" id="_M/MAX_LOGICAL_DRIVES_EXT" data-ref="_M/MAX_LOGICAL_DRIVES_EXT">MAX_LOGICAL_DRIVES_EXT</dfn> 256</u></td></tr>
<tr><th id="711">711</th><td><u>#define <dfn class="macro" id="_M/MAX_LOGICAL_DRIVES_DYN" data-ref="_M/MAX_LOGICAL_DRIVES_DYN">MAX_LOGICAL_DRIVES_DYN</dfn> 512</u></td></tr>
<tr><th id="712">712</th><td><u>#define <dfn class="macro" id="_M/MAX_RAIDMAP_LOGICAL_DRIVES" data-ref="_M/MAX_RAIDMAP_LOGICAL_DRIVES">MAX_RAIDMAP_LOGICAL_DRIVES</dfn> (MAX_LOGICAL_DRIVES)</u></td></tr>
<tr><th id="713">713</th><td><u>#define <dfn class="macro" id="_M/MAX_RAIDMAP_VIEWS" data-ref="_M/MAX_RAIDMAP_VIEWS">MAX_RAIDMAP_VIEWS</dfn> (MAX_LOGICAL_DRIVES)</u></td></tr>
<tr><th id="714">714</th><td><u>#define <dfn class="macro" id="_M/MAX_ARRAYS" data-ref="_M/MAX_ARRAYS">MAX_ARRAYS</dfn> 128</u></td></tr>
<tr><th id="715">715</th><td><u>#define <dfn class="macro" id="_M/MAX_RAIDMAP_ARRAYS" data-ref="_M/MAX_RAIDMAP_ARRAYS">MAX_RAIDMAP_ARRAYS</dfn> (MAX_ARRAYS)</u></td></tr>
<tr><th id="716">716</th><td><u>#define <dfn class="macro" id="_M/MAX_ARRAYS_EXT" data-ref="_M/MAX_ARRAYS_EXT">MAX_ARRAYS_EXT</dfn>	256</u></td></tr>
<tr><th id="717">717</th><td><u>#define <dfn class="macro" id="_M/MAX_API_ARRAYS_EXT" data-ref="_M/MAX_API_ARRAYS_EXT">MAX_API_ARRAYS_EXT</dfn> (MAX_ARRAYS_EXT)</u></td></tr>
<tr><th id="718">718</th><td><u>#define <dfn class="macro" id="_M/MAX_API_ARRAYS_DYN" data-ref="_M/MAX_API_ARRAYS_DYN">MAX_API_ARRAYS_DYN</dfn> 512</u></td></tr>
<tr><th id="719">719</th><td><u>#define <dfn class="macro" id="_M/MAX_PHYSICAL_DEVICES" data-ref="_M/MAX_PHYSICAL_DEVICES">MAX_PHYSICAL_DEVICES</dfn> 256</u></td></tr>
<tr><th id="720">720</th><td><u>#define <dfn class="macro" id="_M/MAX_RAIDMAP_PHYSICAL_DEVICES" data-ref="_M/MAX_RAIDMAP_PHYSICAL_DEVICES">MAX_RAIDMAP_PHYSICAL_DEVICES</dfn> (MAX_PHYSICAL_DEVICES)</u></td></tr>
<tr><th id="721">721</th><td><u>#define <dfn class="macro" id="_M/MAX_RAIDMAP_PHYSICAL_DEVICES_DYN" data-ref="_M/MAX_RAIDMAP_PHYSICAL_DEVICES_DYN">MAX_RAIDMAP_PHYSICAL_DEVICES_DYN</dfn> 512</u></td></tr>
<tr><th id="722">722</th><td><u>#define <dfn class="macro" id="_M/MR_DCMD_LD_MAP_GET_INFO" data-ref="_M/MR_DCMD_LD_MAP_GET_INFO">MR_DCMD_LD_MAP_GET_INFO</dfn>             0x0300e101</u></td></tr>
<tr><th id="723">723</th><td><u>#define <dfn class="macro" id="_M/MR_DCMD_SYSTEM_PD_MAP_GET_INFO" data-ref="_M/MR_DCMD_SYSTEM_PD_MAP_GET_INFO">MR_DCMD_SYSTEM_PD_MAP_GET_INFO</dfn>      0x0200e102</u></td></tr>
<tr><th id="724">724</th><td><u>#define <dfn class="macro" id="_M/MR_DCMD_DRV_GET_TARGET_PROP" data-ref="_M/MR_DCMD_DRV_GET_TARGET_PROP">MR_DCMD_DRV_GET_TARGET_PROP</dfn>         0x0200e103</u></td></tr>
<tr><th id="725">725</th><td><u>#define <dfn class="macro" id="_M/MR_DCMD_CTRL_SHARED_HOST_MEM_ALLOC" data-ref="_M/MR_DCMD_CTRL_SHARED_HOST_MEM_ALLOC">MR_DCMD_CTRL_SHARED_HOST_MEM_ALLOC</dfn>  0x010e8485   /* SR-IOV HB alloc*/</u></td></tr>
<tr><th id="726">726</th><td><u>#define <dfn class="macro" id="_M/MR_DCMD_LD_VF_MAP_GET_ALL_LDS_111" data-ref="_M/MR_DCMD_LD_VF_MAP_GET_ALL_LDS_111">MR_DCMD_LD_VF_MAP_GET_ALL_LDS_111</dfn>   0x03200200</u></td></tr>
<tr><th id="727">727</th><td><u>#define <dfn class="macro" id="_M/MR_DCMD_LD_VF_MAP_GET_ALL_LDS" data-ref="_M/MR_DCMD_LD_VF_MAP_GET_ALL_LDS">MR_DCMD_LD_VF_MAP_GET_ALL_LDS</dfn>       0x03150200</u></td></tr>
<tr><th id="728">728</th><td></td></tr>
<tr><th id="729">729</th><td><b>struct</b> <dfn class="type def" id="MR_DEV_HANDLE_INFO" title='MR_DEV_HANDLE_INFO' data-ref="MR_DEV_HANDLE_INFO">MR_DEV_HANDLE_INFO</dfn> {</td></tr>
<tr><th id="730">730</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le16" title='__le16' data-type='__u16' data-ref="__le16">__le16</a>	<dfn class="decl field" id="MR_DEV_HANDLE_INFO::curDevHdl" title='MR_DEV_HANDLE_INFO::curDevHdl' data-ref="MR_DEV_HANDLE_INFO::curDevHdl">curDevHdl</dfn>;</td></tr>
<tr><th id="731">731</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>      <dfn class="decl field" id="MR_DEV_HANDLE_INFO::validHandles" title='MR_DEV_HANDLE_INFO::validHandles' data-ref="MR_DEV_HANDLE_INFO::validHandles">validHandles</dfn>;</td></tr>
<tr><th id="732">732</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>      <dfn class="decl field" id="MR_DEV_HANDLE_INFO::interfaceType" title='MR_DEV_HANDLE_INFO::interfaceType' data-ref="MR_DEV_HANDLE_INFO::interfaceType">interfaceType</dfn>;</td></tr>
<tr><th id="733">733</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le16" title='__le16' data-type='__u16' data-ref="__le16">__le16</a>	<dfn class="decl field" id="MR_DEV_HANDLE_INFO::devHandle" title='MR_DEV_HANDLE_INFO::devHandle' data-ref="MR_DEV_HANDLE_INFO::devHandle">devHandle</dfn>[<var>2</var>];</td></tr>
<tr><th id="734">734</th><td>};</td></tr>
<tr><th id="735">735</th><td></td></tr>
<tr><th id="736">736</th><td><b>struct</b> <dfn class="type def" id="MR_ARRAY_INFO" title='MR_ARRAY_INFO' data-ref="MR_ARRAY_INFO">MR_ARRAY_INFO</dfn> {</td></tr>
<tr><th id="737">737</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le16" title='__le16' data-type='__u16' data-ref="__le16">__le16</a>	<dfn class="decl field" id="MR_ARRAY_INFO::pd" title='MR_ARRAY_INFO::pd' data-ref="MR_ARRAY_INFO::pd">pd</dfn>[<a class="macro" href="#708" title="(32)" data-ref="_M/MAX_RAIDMAP_ROW_SIZE">MAX_RAIDMAP_ROW_SIZE</a>];</td></tr>
<tr><th id="738">738</th><td>};</td></tr>
<tr><th id="739">739</th><td></td></tr>
<tr><th id="740">740</th><td><b>struct</b> <dfn class="type def" id="MR_QUAD_ELEMENT" title='MR_QUAD_ELEMENT' data-ref="MR_QUAD_ELEMENT">MR_QUAD_ELEMENT</dfn> {</td></tr>
<tr><th id="741">741</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le64" title='__le64' data-type='__u64' data-ref="__le64">__le64</a>     <dfn class="decl field" id="MR_QUAD_ELEMENT::logStart" title='MR_QUAD_ELEMENT::logStart' data-ref="MR_QUAD_ELEMENT::logStart">logStart</dfn>;</td></tr>
<tr><th id="742">742</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le64" title='__le64' data-type='__u64' data-ref="__le64">__le64</a>     <dfn class="decl field" id="MR_QUAD_ELEMENT::logEnd" title='MR_QUAD_ELEMENT::logEnd' data-ref="MR_QUAD_ELEMENT::logEnd">logEnd</dfn>;</td></tr>
<tr><th id="743">743</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le64" title='__le64' data-type='__u64' data-ref="__le64">__le64</a>     <dfn class="decl field" id="MR_QUAD_ELEMENT::offsetInSpan" title='MR_QUAD_ELEMENT::offsetInSpan' data-ref="MR_QUAD_ELEMENT::offsetInSpan">offsetInSpan</dfn>;</td></tr>
<tr><th id="744">744</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le32" title='__le32' data-type='__u32' data-ref="__le32">__le32</a>     <dfn class="decl field" id="MR_QUAD_ELEMENT::diff" title='MR_QUAD_ELEMENT::diff' data-ref="MR_QUAD_ELEMENT::diff">diff</dfn>;</td></tr>
<tr><th id="745">745</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le32" title='__le32' data-type='__u32' data-ref="__le32">__le32</a>     <dfn class="decl field" id="MR_QUAD_ELEMENT::reserved1" title='MR_QUAD_ELEMENT::reserved1' data-ref="MR_QUAD_ELEMENT::reserved1">reserved1</dfn>;</td></tr>
<tr><th id="746">746</th><td>};</td></tr>
<tr><th id="747">747</th><td></td></tr>
<tr><th id="748">748</th><td><b>struct</b> <dfn class="type def" id="MR_SPAN_INFO" title='MR_SPAN_INFO' data-ref="MR_SPAN_INFO">MR_SPAN_INFO</dfn> {</td></tr>
<tr><th id="749">749</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le32" title='__le32' data-type='__u32' data-ref="__le32">__le32</a>             <dfn class="decl field" id="MR_SPAN_INFO::noElements" title='MR_SPAN_INFO::noElements' data-ref="MR_SPAN_INFO::noElements">noElements</dfn>;</td></tr>
<tr><th id="750">750</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le32" title='__le32' data-type='__u32' data-ref="__le32">__le32</a>             <dfn class="decl field" id="MR_SPAN_INFO::reserved1" title='MR_SPAN_INFO::reserved1' data-ref="MR_SPAN_INFO::reserved1">reserved1</dfn>;</td></tr>
<tr><th id="751">751</th><td>	<b>struct</b> <a class="type" href="#MR_QUAD_ELEMENT" title='MR_QUAD_ELEMENT' data-ref="MR_QUAD_ELEMENT">MR_QUAD_ELEMENT</a> <dfn class="decl field" id="MR_SPAN_INFO::quad" title='MR_SPAN_INFO::quad' data-ref="MR_SPAN_INFO::quad">quad</dfn>[<a class="macro" href="#706" title="(8)" data-ref="_M/MAX_RAIDMAP_SPAN_DEPTH">MAX_RAIDMAP_SPAN_DEPTH</a>];</td></tr>
<tr><th id="752">752</th><td>};</td></tr>
<tr><th id="753">753</th><td></td></tr>
<tr><th id="754">754</th><td><b>struct</b> <dfn class="type def" id="MR_LD_SPAN" title='MR_LD_SPAN' data-ref="MR_LD_SPAN">MR_LD_SPAN</dfn> {</td></tr>
<tr><th id="755">755</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le64" title='__le64' data-type='__u64' data-ref="__le64">__le64</a>	 <dfn class="decl field" id="MR_LD_SPAN::startBlk" title='MR_LD_SPAN::startBlk' data-ref="MR_LD_SPAN::startBlk">startBlk</dfn>;</td></tr>
<tr><th id="756">756</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le64" title='__le64' data-type='__u64' data-ref="__le64">__le64</a>	 <dfn class="decl field" id="MR_LD_SPAN::numBlks" title='MR_LD_SPAN::numBlks' data-ref="MR_LD_SPAN::numBlks">numBlks</dfn>;</td></tr>
<tr><th id="757">757</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le16" title='__le16' data-type='__u16' data-ref="__le16">__le16</a>	 <dfn class="decl field" id="MR_LD_SPAN::arrayRef" title='MR_LD_SPAN::arrayRef' data-ref="MR_LD_SPAN::arrayRef">arrayRef</dfn>;</td></tr>
<tr><th id="758">758</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>       <dfn class="decl field" id="MR_LD_SPAN::spanRowSize" title='MR_LD_SPAN::spanRowSize' data-ref="MR_LD_SPAN::spanRowSize">spanRowSize</dfn>;</td></tr>
<tr><th id="759">759</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>       <dfn class="decl field" id="MR_LD_SPAN::spanRowDataSize" title='MR_LD_SPAN::spanRowDataSize' data-ref="MR_LD_SPAN::spanRowDataSize">spanRowDataSize</dfn>;</td></tr>
<tr><th id="760">760</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>       <dfn class="decl field" id="MR_LD_SPAN::reserved" title='MR_LD_SPAN::reserved' data-ref="MR_LD_SPAN::reserved">reserved</dfn>[<var>4</var>];</td></tr>
<tr><th id="761">761</th><td>};</td></tr>
<tr><th id="762">762</th><td></td></tr>
<tr><th id="763">763</th><td><b>struct</b> <dfn class="type def" id="MR_SPAN_BLOCK_INFO" title='MR_SPAN_BLOCK_INFO' data-ref="MR_SPAN_BLOCK_INFO">MR_SPAN_BLOCK_INFO</dfn> {</td></tr>
<tr><th id="764">764</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le64" title='__le64' data-type='__u64' data-ref="__le64">__le64</a>          <dfn class="decl field" id="MR_SPAN_BLOCK_INFO::num_rows" title='MR_SPAN_BLOCK_INFO::num_rows' data-ref="MR_SPAN_BLOCK_INFO::num_rows">num_rows</dfn>;</td></tr>
<tr><th id="765">765</th><td>	<b>struct</b> <a class="type" href="#MR_LD_SPAN" title='MR_LD_SPAN' data-ref="MR_LD_SPAN">MR_LD_SPAN</a>   <dfn class="decl field" id="MR_SPAN_BLOCK_INFO::span" title='MR_SPAN_BLOCK_INFO::span' data-ref="MR_SPAN_BLOCK_INFO::span">span</dfn>;</td></tr>
<tr><th id="766">766</th><td>	<b>struct</b> <a class="type" href="#MR_SPAN_INFO" title='MR_SPAN_INFO' data-ref="MR_SPAN_INFO">MR_SPAN_INFO</a> <dfn class="decl field" id="MR_SPAN_BLOCK_INFO::block_span_info" title='MR_SPAN_BLOCK_INFO::block_span_info' data-ref="MR_SPAN_BLOCK_INFO::block_span_info">block_span_info</dfn>;</td></tr>
<tr><th id="767">767</th><td>};</td></tr>
<tr><th id="768">768</th><td></td></tr>
<tr><th id="769">769</th><td><u>#define <dfn class="macro" id="_M/MR_RAID_CTX_CPUSEL_0" data-ref="_M/MR_RAID_CTX_CPUSEL_0">MR_RAID_CTX_CPUSEL_0</dfn>		0</u></td></tr>
<tr><th id="770">770</th><td><u>#define <dfn class="macro" id="_M/MR_RAID_CTX_CPUSEL_1" data-ref="_M/MR_RAID_CTX_CPUSEL_1">MR_RAID_CTX_CPUSEL_1</dfn>		1</u></td></tr>
<tr><th id="771">771</th><td><u>#define <dfn class="macro" id="_M/MR_RAID_CTX_CPUSEL_2" data-ref="_M/MR_RAID_CTX_CPUSEL_2">MR_RAID_CTX_CPUSEL_2</dfn>		2</u></td></tr>
<tr><th id="772">772</th><td><u>#define <dfn class="macro" id="_M/MR_RAID_CTX_CPUSEL_3" data-ref="_M/MR_RAID_CTX_CPUSEL_3">MR_RAID_CTX_CPUSEL_3</dfn>		3</u></td></tr>
<tr><th id="773">773</th><td><u>#define <dfn class="macro" id="_M/MR_RAID_CTX_CPUSEL_FCFS" data-ref="_M/MR_RAID_CTX_CPUSEL_FCFS">MR_RAID_CTX_CPUSEL_FCFS</dfn>		0xF</u></td></tr>
<tr><th id="774">774</th><td></td></tr>
<tr><th id="775">775</th><td><b>struct</b> <dfn class="type def" id="MR_CPU_AFFINITY_MASK" title='MR_CPU_AFFINITY_MASK' data-ref="MR_CPU_AFFINITY_MASK">MR_CPU_AFFINITY_MASK</dfn> {</td></tr>
<tr><th id="776">776</th><td>	<b>union</b> {</td></tr>
<tr><th id="777">777</th><td>		<b>struct</b> {</td></tr>
<tr><th id="778">778</th><td><u>#<span data-ppcond="778">ifndef</span> <span class="macro" data-ref="_M/MFI_BIG_ENDIAN">MFI_BIG_ENDIAN</span></u></td></tr>
<tr><th id="779">779</th><td>		<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="decl field" id="MR_CPU_AFFINITY_MASK::(anonymousunion)::(anonymous)::hw_path" title='MR_CPU_AFFINITY_MASK::(anonymous union)::(anonymous struct)::hw_path' data-ref="MR_CPU_AFFINITY_MASK::(anonymousunion)::(anonymous)::hw_path">hw_path</dfn>:<var>1</var>;</td></tr>
<tr><th id="780">780</th><td>		<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="decl field" id="MR_CPU_AFFINITY_MASK::(anonymousunion)::(anonymous)::cpu0" title='MR_CPU_AFFINITY_MASK::(anonymous union)::(anonymous struct)::cpu0' data-ref="MR_CPU_AFFINITY_MASK::(anonymousunion)::(anonymous)::cpu0">cpu0</dfn>:<var>1</var>;</td></tr>
<tr><th id="781">781</th><td>		<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="decl field" id="MR_CPU_AFFINITY_MASK::(anonymousunion)::(anonymous)::cpu1" title='MR_CPU_AFFINITY_MASK::(anonymous union)::(anonymous struct)::cpu1' data-ref="MR_CPU_AFFINITY_MASK::(anonymousunion)::(anonymous)::cpu1">cpu1</dfn>:<var>1</var>;</td></tr>
<tr><th id="782">782</th><td>		<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="decl field" id="MR_CPU_AFFINITY_MASK::(anonymousunion)::(anonymous)::cpu2" title='MR_CPU_AFFINITY_MASK::(anonymous union)::(anonymous struct)::cpu2' data-ref="MR_CPU_AFFINITY_MASK::(anonymousunion)::(anonymous)::cpu2">cpu2</dfn>:<var>1</var>;</td></tr>
<tr><th id="783">783</th><td>		<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="decl field" id="MR_CPU_AFFINITY_MASK::(anonymousunion)::(anonymous)::cpu3" title='MR_CPU_AFFINITY_MASK::(anonymous union)::(anonymous struct)::cpu3' data-ref="MR_CPU_AFFINITY_MASK::(anonymousunion)::(anonymous)::cpu3">cpu3</dfn>:<var>1</var>;</td></tr>
<tr><th id="784">784</th><td>		<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="decl field" id="MR_CPU_AFFINITY_MASK::(anonymousunion)::(anonymous)::reserved" title='MR_CPU_AFFINITY_MASK::(anonymous union)::(anonymous struct)::reserved' data-ref="MR_CPU_AFFINITY_MASK::(anonymousunion)::(anonymous)::reserved">reserved</dfn>:<var>3</var>;</td></tr>
<tr><th id="785">785</th><td><u>#<span data-ppcond="778">else</span></u></td></tr>
<tr><th id="786">786</th><td>		u8 reserved:<var>3</var>;</td></tr>
<tr><th id="787">787</th><td>		u8 cpu3:<var>1</var>;</td></tr>
<tr><th id="788">788</th><td>		u8 cpu2:<var>1</var>;</td></tr>
<tr><th id="789">789</th><td>		u8 cpu1:<var>1</var>;</td></tr>
<tr><th id="790">790</th><td>		u8 cpu0:<var>1</var>;</td></tr>
<tr><th id="791">791</th><td>		u8 hw_path:<var>1</var>;</td></tr>
<tr><th id="792">792</th><td><u>#<span data-ppcond="778">endif</span></u></td></tr>
<tr><th id="793">793</th><td>		};</td></tr>
<tr><th id="794">794</th><td>		<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="decl field" id="MR_CPU_AFFINITY_MASK::(anonymous)::core_mask" title='MR_CPU_AFFINITY_MASK::(anonymous union)::core_mask' data-ref="MR_CPU_AFFINITY_MASK::(anonymous)::core_mask">core_mask</dfn>;</td></tr>
<tr><th id="795">795</th><td>	};</td></tr>
<tr><th id="796">796</th><td>};</td></tr>
<tr><th id="797">797</th><td></td></tr>
<tr><th id="798">798</th><td><b>struct</b> <dfn class="type def" id="MR_IO_AFFINITY" title='MR_IO_AFFINITY' data-ref="MR_IO_AFFINITY">MR_IO_AFFINITY</dfn> {</td></tr>
<tr><th id="799">799</th><td>	<b>union</b> {</td></tr>
<tr><th id="800">800</th><td>		<b>struct</b> {</td></tr>
<tr><th id="801">801</th><td>			<b>struct</b> <a class="type" href="#MR_CPU_AFFINITY_MASK" title='MR_CPU_AFFINITY_MASK' data-ref="MR_CPU_AFFINITY_MASK">MR_CPU_AFFINITY_MASK</a> <dfn class="decl field" id="MR_IO_AFFINITY::(anonymousunion)::(anonymous)::pdRead" title='MR_IO_AFFINITY::(anonymous union)::(anonymous struct)::pdRead' data-ref="MR_IO_AFFINITY::(anonymousunion)::(anonymous)::pdRead">pdRead</dfn>;</td></tr>
<tr><th id="802">802</th><td>			<b>struct</b> <a class="type" href="#MR_CPU_AFFINITY_MASK" title='MR_CPU_AFFINITY_MASK' data-ref="MR_CPU_AFFINITY_MASK">MR_CPU_AFFINITY_MASK</a> <dfn class="decl field" id="MR_IO_AFFINITY::(anonymousunion)::(anonymous)::pdWrite" title='MR_IO_AFFINITY::(anonymous union)::(anonymous struct)::pdWrite' data-ref="MR_IO_AFFINITY::(anonymousunion)::(anonymous)::pdWrite">pdWrite</dfn>;</td></tr>
<tr><th id="803">803</th><td>			<b>struct</b> <a class="type" href="#MR_CPU_AFFINITY_MASK" title='MR_CPU_AFFINITY_MASK' data-ref="MR_CPU_AFFINITY_MASK">MR_CPU_AFFINITY_MASK</a> <dfn class="decl field" id="MR_IO_AFFINITY::(anonymousunion)::(anonymous)::ldRead" title='MR_IO_AFFINITY::(anonymous union)::(anonymous struct)::ldRead' data-ref="MR_IO_AFFINITY::(anonymousunion)::(anonymous)::ldRead">ldRead</dfn>;</td></tr>
<tr><th id="804">804</th><td>			<b>struct</b> <a class="type" href="#MR_CPU_AFFINITY_MASK" title='MR_CPU_AFFINITY_MASK' data-ref="MR_CPU_AFFINITY_MASK">MR_CPU_AFFINITY_MASK</a> <dfn class="decl field" id="MR_IO_AFFINITY::(anonymousunion)::(anonymous)::ldWrite" title='MR_IO_AFFINITY::(anonymous union)::(anonymous struct)::ldWrite' data-ref="MR_IO_AFFINITY::(anonymousunion)::(anonymous)::ldWrite">ldWrite</dfn>;</td></tr>
<tr><th id="805">805</th><td>			};</td></tr>
<tr><th id="806">806</th><td>		<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32">u32</a> <dfn class="decl field" id="MR_IO_AFFINITY::(anonymous)::word" title='MR_IO_AFFINITY::(anonymous union)::word' data-ref="MR_IO_AFFINITY::(anonymous)::word">word</dfn>;</td></tr>
<tr><th id="807">807</th><td>		};</td></tr>
<tr><th id="808">808</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="decl field" id="MR_IO_AFFINITY::maxCores" title='MR_IO_AFFINITY::maxCores' data-ref="MR_IO_AFFINITY::maxCores">maxCores</dfn>;    <i>/* Total cores + HW Path in ROC */</i></td></tr>
<tr><th id="809">809</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="decl field" id="MR_IO_AFFINITY::reserved" title='MR_IO_AFFINITY::reserved' data-ref="MR_IO_AFFINITY::reserved">reserved</dfn>[<var>3</var>];</td></tr>
<tr><th id="810">810</th><td>};</td></tr>
<tr><th id="811">811</th><td></td></tr>
<tr><th id="812">812</th><td><b>struct</b> <dfn class="type def" id="MR_LD_RAID" title='MR_LD_RAID' data-ref="MR_LD_RAID">MR_LD_RAID</dfn> {</td></tr>
<tr><th id="813">813</th><td>	<b>struct</b> {</td></tr>
<tr><th id="814">814</th><td><u>#<span data-ppcond="814">if</span>   defined(<span class="macro" data-ref="_M/__BIG_ENDIAN_BITFIELD">__BIG_ENDIAN_BITFIELD</span>)</u></td></tr>
<tr><th id="815">815</th><td>		u32 reserved4:<var>2</var>;</td></tr>
<tr><th id="816">816</th><td>		u32 fp_cache_bypass_capable:<var>1</var>;</td></tr>
<tr><th id="817">817</th><td>		u32 fp_rmw_capable:<var>1</var>;</td></tr>
<tr><th id="818">818</th><td>		u32 disable_coalescing:<var>1</var>;</td></tr>
<tr><th id="819">819</th><td>		u32     fpBypassRegionLock:<var>1</var>;</td></tr>
<tr><th id="820">820</th><td>		u32     tmCapable:<var>1</var>;</td></tr>
<tr><th id="821">821</th><td>		u32	fpNonRWCapable:<var>1</var>;</td></tr>
<tr><th id="822">822</th><td>		u32     fpReadAcrossStripe:<var>1</var>;</td></tr>
<tr><th id="823">823</th><td>		u32     fpWriteAcrossStripe:<var>1</var>;</td></tr>
<tr><th id="824">824</th><td>		u32     fpReadCapable:<var>1</var>;</td></tr>
<tr><th id="825">825</th><td>		u32     fpWriteCapable:<var>1</var>;</td></tr>
<tr><th id="826">826</th><td>		u32     encryptionType:<var>8</var>;</td></tr>
<tr><th id="827">827</th><td>		u32     pdPiMode:<var>4</var>;</td></tr>
<tr><th id="828">828</th><td>		u32     ldPiMode:<var>4</var>;</td></tr>
<tr><th id="829">829</th><td>		u32 reserved5:<var>2</var>;</td></tr>
<tr><th id="830">830</th><td>		u32 ra_capable:<var>1</var>;</td></tr>
<tr><th id="831">831</th><td>		u32     fpCapable:<var>1</var>;</td></tr>
<tr><th id="832">832</th><td><u>#<span data-ppcond="814">else</span></u></td></tr>
<tr><th id="833">833</th><td>		<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32">u32</a>     <dfn class="decl field" id="MR_LD_RAID::(anonymous)::fpCapable" title='MR_LD_RAID::(anonymous struct)::fpCapable' data-ref="MR_LD_RAID::(anonymous)::fpCapable">fpCapable</dfn>:<var>1</var>;</td></tr>
<tr><th id="834">834</th><td>		<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32">u32</a> <dfn class="decl field" id="MR_LD_RAID::(anonymous)::ra_capable" title='MR_LD_RAID::(anonymous struct)::ra_capable' data-ref="MR_LD_RAID::(anonymous)::ra_capable">ra_capable</dfn>:<var>1</var>;</td></tr>
<tr><th id="835">835</th><td>		<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32">u32</a> <dfn class="decl field" id="MR_LD_RAID::(anonymous)::reserved5" title='MR_LD_RAID::(anonymous struct)::reserved5' data-ref="MR_LD_RAID::(anonymous)::reserved5">reserved5</dfn>:<var>2</var>;</td></tr>
<tr><th id="836">836</th><td>		<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32">u32</a>     <dfn class="decl field" id="MR_LD_RAID::(anonymous)::ldPiMode" title='MR_LD_RAID::(anonymous struct)::ldPiMode' data-ref="MR_LD_RAID::(anonymous)::ldPiMode">ldPiMode</dfn>:<var>4</var>;</td></tr>
<tr><th id="837">837</th><td>		<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32">u32</a>     <dfn class="decl field" id="MR_LD_RAID::(anonymous)::pdPiMode" title='MR_LD_RAID::(anonymous struct)::pdPiMode' data-ref="MR_LD_RAID::(anonymous)::pdPiMode">pdPiMode</dfn>:<var>4</var>;</td></tr>
<tr><th id="838">838</th><td>		<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32">u32</a>     <dfn class="decl field" id="MR_LD_RAID::(anonymous)::encryptionType" title='MR_LD_RAID::(anonymous struct)::encryptionType' data-ref="MR_LD_RAID::(anonymous)::encryptionType">encryptionType</dfn>:<var>8</var>;</td></tr>
<tr><th id="839">839</th><td>		<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32">u32</a>     <dfn class="decl field" id="MR_LD_RAID::(anonymous)::fpWriteCapable" title='MR_LD_RAID::(anonymous struct)::fpWriteCapable' data-ref="MR_LD_RAID::(anonymous)::fpWriteCapable">fpWriteCapable</dfn>:<var>1</var>;</td></tr>
<tr><th id="840">840</th><td>		<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32">u32</a>     <dfn class="decl field" id="MR_LD_RAID::(anonymous)::fpReadCapable" title='MR_LD_RAID::(anonymous struct)::fpReadCapable' data-ref="MR_LD_RAID::(anonymous)::fpReadCapable">fpReadCapable</dfn>:<var>1</var>;</td></tr>
<tr><th id="841">841</th><td>		<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32">u32</a>     <dfn class="decl field" id="MR_LD_RAID::(anonymous)::fpWriteAcrossStripe" title='MR_LD_RAID::(anonymous struct)::fpWriteAcrossStripe' data-ref="MR_LD_RAID::(anonymous)::fpWriteAcrossStripe">fpWriteAcrossStripe</dfn>:<var>1</var>;</td></tr>
<tr><th id="842">842</th><td>		<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32">u32</a>     <dfn class="decl field" id="MR_LD_RAID::(anonymous)::fpReadAcrossStripe" title='MR_LD_RAID::(anonymous struct)::fpReadAcrossStripe' data-ref="MR_LD_RAID::(anonymous)::fpReadAcrossStripe">fpReadAcrossStripe</dfn>:<var>1</var>;</td></tr>
<tr><th id="843">843</th><td>		<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32">u32</a>	<dfn class="decl field" id="MR_LD_RAID::(anonymous)::fpNonRWCapable" title='MR_LD_RAID::(anonymous struct)::fpNonRWCapable' data-ref="MR_LD_RAID::(anonymous)::fpNonRWCapable">fpNonRWCapable</dfn>:<var>1</var>;</td></tr>
<tr><th id="844">844</th><td>		<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32">u32</a>     <dfn class="decl field" id="MR_LD_RAID::(anonymous)::tmCapable" title='MR_LD_RAID::(anonymous struct)::tmCapable' data-ref="MR_LD_RAID::(anonymous)::tmCapable">tmCapable</dfn>:<var>1</var>;</td></tr>
<tr><th id="845">845</th><td>		<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32">u32</a>     <dfn class="decl field" id="MR_LD_RAID::(anonymous)::fpBypassRegionLock" title='MR_LD_RAID::(anonymous struct)::fpBypassRegionLock' data-ref="MR_LD_RAID::(anonymous)::fpBypassRegionLock">fpBypassRegionLock</dfn>:<var>1</var>;</td></tr>
<tr><th id="846">846</th><td>		<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32">u32</a> <dfn class="decl field" id="MR_LD_RAID::(anonymous)::disable_coalescing" title='MR_LD_RAID::(anonymous struct)::disable_coalescing' data-ref="MR_LD_RAID::(anonymous)::disable_coalescing">disable_coalescing</dfn>:<var>1</var>;</td></tr>
<tr><th id="847">847</th><td>		<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32">u32</a> <dfn class="decl field" id="MR_LD_RAID::(anonymous)::fp_rmw_capable" title='MR_LD_RAID::(anonymous struct)::fp_rmw_capable' data-ref="MR_LD_RAID::(anonymous)::fp_rmw_capable">fp_rmw_capable</dfn>:<var>1</var>;</td></tr>
<tr><th id="848">848</th><td>		<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32">u32</a> <dfn class="decl field" id="MR_LD_RAID::(anonymous)::fp_cache_bypass_capable" title='MR_LD_RAID::(anonymous struct)::fp_cache_bypass_capable' data-ref="MR_LD_RAID::(anonymous)::fp_cache_bypass_capable">fp_cache_bypass_capable</dfn>:<var>1</var>;</td></tr>
<tr><th id="849">849</th><td>		<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32">u32</a> <dfn class="decl field" id="MR_LD_RAID::(anonymous)::reserved4" title='MR_LD_RAID::(anonymous struct)::reserved4' data-ref="MR_LD_RAID::(anonymous)::reserved4">reserved4</dfn>:<var>2</var>;</td></tr>
<tr><th id="850">850</th><td><u>#<span data-ppcond="814">endif</span></u></td></tr>
<tr><th id="851">851</th><td>	} <dfn class="decl field" id="MR_LD_RAID::capability" title='MR_LD_RAID::capability' data-ref="MR_LD_RAID::capability">capability</dfn>;</td></tr>
<tr><th id="852">852</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le32" title='__le32' data-type='__u32' data-ref="__le32">__le32</a>     <dfn class="decl field" id="MR_LD_RAID::reserved6" title='MR_LD_RAID::reserved6' data-ref="MR_LD_RAID::reserved6">reserved6</dfn>;</td></tr>
<tr><th id="853">853</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le64" title='__le64' data-type='__u64' data-ref="__le64">__le64</a>     <dfn class="decl field" id="MR_LD_RAID::size" title='MR_LD_RAID::size' data-ref="MR_LD_RAID::size">size</dfn>;</td></tr>
<tr><th id="854">854</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>      <dfn class="decl field" id="MR_LD_RAID::spanDepth" title='MR_LD_RAID::spanDepth' data-ref="MR_LD_RAID::spanDepth">spanDepth</dfn>;</td></tr>
<tr><th id="855">855</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>      <dfn class="decl field" id="MR_LD_RAID::level" title='MR_LD_RAID::level' data-ref="MR_LD_RAID::level">level</dfn>;</td></tr>
<tr><th id="856">856</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>      <dfn class="decl field" id="MR_LD_RAID::stripeShift" title='MR_LD_RAID::stripeShift' data-ref="MR_LD_RAID::stripeShift">stripeShift</dfn>;</td></tr>
<tr><th id="857">857</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>      <dfn class="decl field" id="MR_LD_RAID::rowSize" title='MR_LD_RAID::rowSize' data-ref="MR_LD_RAID::rowSize">rowSize</dfn>;</td></tr>
<tr><th id="858">858</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>      <dfn class="decl field" id="MR_LD_RAID::rowDataSize" title='MR_LD_RAID::rowDataSize' data-ref="MR_LD_RAID::rowDataSize">rowDataSize</dfn>;</td></tr>
<tr><th id="859">859</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>      <dfn class="decl field" id="MR_LD_RAID::writeMode" title='MR_LD_RAID::writeMode' data-ref="MR_LD_RAID::writeMode">writeMode</dfn>;</td></tr>
<tr><th id="860">860</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>      <dfn class="decl field" id="MR_LD_RAID::PRL" title='MR_LD_RAID::PRL' data-ref="MR_LD_RAID::PRL">PRL</dfn>;</td></tr>
<tr><th id="861">861</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>      <dfn class="decl field" id="MR_LD_RAID::SRL" title='MR_LD_RAID::SRL' data-ref="MR_LD_RAID::SRL">SRL</dfn>;</td></tr>
<tr><th id="862">862</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le16" title='__le16' data-type='__u16' data-ref="__le16">__le16</a>     <dfn class="decl field" id="MR_LD_RAID::targetId" title='MR_LD_RAID::targetId' data-ref="MR_LD_RAID::targetId">targetId</dfn>;</td></tr>
<tr><th id="863">863</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>      <dfn class="decl field" id="MR_LD_RAID::ldState" title='MR_LD_RAID::ldState' data-ref="MR_LD_RAID::ldState">ldState</dfn>;</td></tr>
<tr><th id="864">864</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>      <dfn class="decl field" id="MR_LD_RAID::regTypeReqOnWrite" title='MR_LD_RAID::regTypeReqOnWrite' data-ref="MR_LD_RAID::regTypeReqOnWrite">regTypeReqOnWrite</dfn>;</td></tr>
<tr><th id="865">865</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>      <dfn class="decl field" id="MR_LD_RAID::modFactor" title='MR_LD_RAID::modFactor' data-ref="MR_LD_RAID::modFactor">modFactor</dfn>;</td></tr>
<tr><th id="866">866</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>	<dfn class="decl field" id="MR_LD_RAID::regTypeReqOnRead" title='MR_LD_RAID::regTypeReqOnRead' data-ref="MR_LD_RAID::regTypeReqOnRead">regTypeReqOnRead</dfn>;</td></tr>
<tr><th id="867">867</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le16" title='__le16' data-type='__u16' data-ref="__le16">__le16</a>     <dfn class="decl field" id="MR_LD_RAID::seqNum" title='MR_LD_RAID::seqNum' data-ref="MR_LD_RAID::seqNum">seqNum</dfn>;</td></tr>
<tr><th id="868">868</th><td></td></tr>
<tr><th id="869">869</th><td>	<b>struct</b> {</td></tr>
<tr><th id="870">870</th><td>		<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32">u32</a> <dfn class="decl field" id="MR_LD_RAID::(anonymous)::ldSyncRequired" title='MR_LD_RAID::(anonymous struct)::ldSyncRequired' data-ref="MR_LD_RAID::(anonymous)::ldSyncRequired">ldSyncRequired</dfn>:<var>1</var>;</td></tr>
<tr><th id="871">871</th><td>		<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32">u32</a> <dfn class="decl field" id="MR_LD_RAID::(anonymous)::reserved" title='MR_LD_RAID::(anonymous struct)::reserved' data-ref="MR_LD_RAID::(anonymous)::reserved">reserved</dfn>:<var>31</var>;</td></tr>
<tr><th id="872">872</th><td>	} <dfn class="decl field" id="MR_LD_RAID::flags" title='MR_LD_RAID::flags' data-ref="MR_LD_RAID::flags">flags</dfn>;</td></tr>
<tr><th id="873">873</th><td></td></tr>
<tr><th id="874">874</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>	<dfn class="decl field" id="MR_LD_RAID::LUN" title='MR_LD_RAID::LUN' data-ref="MR_LD_RAID::LUN">LUN</dfn>[<var>8</var>]; <i>/* 0x24 8 byte LUN field used for SCSI IO's */</i></td></tr>
<tr><th id="875">875</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>	<dfn class="decl field" id="MR_LD_RAID::fpIoTimeoutForLd" title='MR_LD_RAID::fpIoTimeoutForLd' data-ref="MR_LD_RAID::fpIoTimeoutForLd">fpIoTimeoutForLd</dfn>;<i>/*0x2C timeout value used by driver in FP IO*/</i></td></tr>
<tr><th id="876">876</th><td>	<i>/* Ox2D This LD accept priority boost of this type */</i></td></tr>
<tr><th id="877">877</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="decl field" id="MR_LD_RAID::ld_accept_priority_type" title='MR_LD_RAID::ld_accept_priority_type' data-ref="MR_LD_RAID::ld_accept_priority_type">ld_accept_priority_type</dfn>;</td></tr>
<tr><th id="878">878</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="decl field" id="MR_LD_RAID::reserved2" title='MR_LD_RAID::reserved2' data-ref="MR_LD_RAID::reserved2">reserved2</dfn>[<var>2</var>];	        <i>/* 0x2E - 0x2F */</i></td></tr>
<tr><th id="879">879</th><td>	<i>/* 0x30 - 0x33, Logical block size for the LD */</i></td></tr>
<tr><th id="880">880</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32">u32</a> <dfn class="decl field" id="MR_LD_RAID::logical_block_length" title='MR_LD_RAID::logical_block_length' data-ref="MR_LD_RAID::logical_block_length">logical_block_length</dfn>;</td></tr>
<tr><th id="881">881</th><td>	<b>struct</b> {</td></tr>
<tr><th id="882">882</th><td><u>#<span data-ppcond="882">ifndef</span> <span class="macro" data-ref="_M/MFI_BIG_ENDIAN">MFI_BIG_ENDIAN</span></u></td></tr>
<tr><th id="883">883</th><td>	<i>/* 0x34, P_I_EXPONENT from READ CAPACITY 16 */</i></td></tr>
<tr><th id="884">884</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32">u32</a> <dfn class="decl field" id="MR_LD_RAID::(anonymous)::ld_pi_exp" title='MR_LD_RAID::(anonymous struct)::ld_pi_exp' data-ref="MR_LD_RAID::(anonymous)::ld_pi_exp">ld_pi_exp</dfn>:<var>4</var>;</td></tr>
<tr><th id="885">885</th><td>	<i>/* 0x34, LOGICAL BLOCKS PER PHYSICAL</i></td></tr>
<tr><th id="886">886</th><td><i>	 *  BLOCK EXPONENT from READ CAPACITY 16</i></td></tr>
<tr><th id="887">887</th><td><i>	 */</i></td></tr>
<tr><th id="888">888</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32">u32</a> <dfn class="decl field" id="MR_LD_RAID::(anonymous)::ld_logical_block_exp" title='MR_LD_RAID::(anonymous struct)::ld_logical_block_exp' data-ref="MR_LD_RAID::(anonymous)::ld_logical_block_exp">ld_logical_block_exp</dfn>:<var>4</var>;</td></tr>
<tr><th id="889">889</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32">u32</a> <dfn class="decl field" id="MR_LD_RAID::(anonymous)::reserved1" title='MR_LD_RAID::(anonymous struct)::reserved1' data-ref="MR_LD_RAID::(anonymous)::reserved1">reserved1</dfn>:<var>24</var>;           <i>/* 0x34 */</i></td></tr>
<tr><th id="890">890</th><td><u>#<span data-ppcond="882">else</span></u></td></tr>
<tr><th id="891">891</th><td>	u32 reserved1:<var>24</var>;           <i>/* 0x34 */</i></td></tr>
<tr><th id="892">892</th><td>	<i>/* 0x34, LOGICAL BLOCKS PER PHYSICAL</i></td></tr>
<tr><th id="893">893</th><td><i>	 *  BLOCK EXPONENT from READ CAPACITY 16</i></td></tr>
<tr><th id="894">894</th><td><i>	 */</i></td></tr>
<tr><th id="895">895</th><td>	u32 ld_logical_block_exp:<var>4</var>;</td></tr>
<tr><th id="896">896</th><td>	<i>/* 0x34, P_I_EXPONENT from READ CAPACITY 16 */</i></td></tr>
<tr><th id="897">897</th><td>	u32 ld_pi_exp:<var>4</var>;</td></tr>
<tr><th id="898">898</th><td><u>#<span data-ppcond="882">endif</span></u></td></tr>
<tr><th id="899">899</th><td>	};                               <i>/* 0x34 - 0x37 */</i></td></tr>
<tr><th id="900">900</th><td>	 <i>/* 0x38 - 0x3f, This will determine which</i></td></tr>
<tr><th id="901">901</th><td><i>	  *  core will process LD IO and PD IO.</i></td></tr>
<tr><th id="902">902</th><td><i>	  */</i></td></tr>
<tr><th id="903">903</th><td>	<b>struct</b> <a class="type" href="#MR_IO_AFFINITY" title='MR_IO_AFFINITY' data-ref="MR_IO_AFFINITY">MR_IO_AFFINITY</a> <dfn class="decl field" id="MR_LD_RAID::cpuAffinity" title='MR_LD_RAID::cpuAffinity' data-ref="MR_LD_RAID::cpuAffinity">cpuAffinity</dfn>;</td></tr>
<tr><th id="904">904</th><td>     <i>/* Bit definiations are specified by MR_IO_AFFINITY */</i></td></tr>
<tr><th id="905">905</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="decl field" id="MR_LD_RAID::reserved3" title='MR_LD_RAID::reserved3' data-ref="MR_LD_RAID::reserved3">reserved3</dfn>[<var>0x80</var> - <var>0x40</var>];    <i>/* 0x40 - 0x7f */</i></td></tr>
<tr><th id="906">906</th><td>};</td></tr>
<tr><th id="907">907</th><td></td></tr>
<tr><th id="908">908</th><td><b>struct</b> <dfn class="type def" id="MR_LD_SPAN_MAP" title='MR_LD_SPAN_MAP' data-ref="MR_LD_SPAN_MAP">MR_LD_SPAN_MAP</dfn> {</td></tr>
<tr><th id="909">909</th><td>	<b>struct</b> <a class="type" href="#MR_LD_RAID" title='MR_LD_RAID' data-ref="MR_LD_RAID">MR_LD_RAID</a>          <dfn class="decl field" id="MR_LD_SPAN_MAP::ldRaid" title='MR_LD_SPAN_MAP::ldRaid' data-ref="MR_LD_SPAN_MAP::ldRaid">ldRaid</dfn>;</td></tr>
<tr><th id="910">910</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>                  <dfn class="decl field" id="MR_LD_SPAN_MAP::dataArmMap" title='MR_LD_SPAN_MAP::dataArmMap' data-ref="MR_LD_SPAN_MAP::dataArmMap">dataArmMap</dfn>[<a class="macro" href="#708" title="(32)" data-ref="_M/MAX_RAIDMAP_ROW_SIZE">MAX_RAIDMAP_ROW_SIZE</a>];</td></tr>
<tr><th id="911">911</th><td>	<b>struct</b> <a class="type" href="#MR_SPAN_BLOCK_INFO" title='MR_SPAN_BLOCK_INFO' data-ref="MR_SPAN_BLOCK_INFO">MR_SPAN_BLOCK_INFO</a>  <dfn class="decl field" id="MR_LD_SPAN_MAP::spanBlock" title='MR_LD_SPAN_MAP::spanBlock' data-ref="MR_LD_SPAN_MAP::spanBlock">spanBlock</dfn>[<a class="macro" href="#706" title="(8)" data-ref="_M/MAX_RAIDMAP_SPAN_DEPTH">MAX_RAIDMAP_SPAN_DEPTH</a>];</td></tr>
<tr><th id="912">912</th><td>};</td></tr>
<tr><th id="913">913</th><td></td></tr>
<tr><th id="914">914</th><td><b>struct</b> <dfn class="type def" id="MR_FW_RAID_MAP" title='MR_FW_RAID_MAP' data-ref="MR_FW_RAID_MAP">MR_FW_RAID_MAP</dfn> {</td></tr>
<tr><th id="915">915</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le32" title='__le32' data-type='__u32' data-ref="__le32">__le32</a>                 <dfn class="decl field" id="MR_FW_RAID_MAP::totalSize" title='MR_FW_RAID_MAP::totalSize' data-ref="MR_FW_RAID_MAP::totalSize">totalSize</dfn>;</td></tr>
<tr><th id="916">916</th><td>	<b>union</b> {</td></tr>
<tr><th id="917">917</th><td>		<b>struct</b> {</td></tr>
<tr><th id="918">918</th><td>			<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le32" title='__le32' data-type='__u32' data-ref="__le32">__le32</a>         <dfn class="decl field" id="MR_FW_RAID_MAP::(anonymousunion)::(anonymous)::maxLd" title='MR_FW_RAID_MAP::(anonymous union)::(anonymous struct)::maxLd' data-ref="MR_FW_RAID_MAP::(anonymousunion)::(anonymous)::maxLd">maxLd</dfn>;</td></tr>
<tr><th id="919">919</th><td>			<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le32" title='__le32' data-type='__u32' data-ref="__le32">__le32</a>         <dfn class="decl field" id="MR_FW_RAID_MAP::(anonymousunion)::(anonymous)::maxSpanDepth" title='MR_FW_RAID_MAP::(anonymous union)::(anonymous struct)::maxSpanDepth' data-ref="MR_FW_RAID_MAP::(anonymousunion)::(anonymous)::maxSpanDepth">maxSpanDepth</dfn>;</td></tr>
<tr><th id="920">920</th><td>			<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le32" title='__le32' data-type='__u32' data-ref="__le32">__le32</a>         <dfn class="decl field" id="MR_FW_RAID_MAP::(anonymousunion)::(anonymous)::maxRowSize" title='MR_FW_RAID_MAP::(anonymous union)::(anonymous struct)::maxRowSize' data-ref="MR_FW_RAID_MAP::(anonymousunion)::(anonymous)::maxRowSize">maxRowSize</dfn>;</td></tr>
<tr><th id="921">921</th><td>			<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le32" title='__le32' data-type='__u32' data-ref="__le32">__le32</a>         <dfn class="decl field" id="MR_FW_RAID_MAP::(anonymousunion)::(anonymous)::maxPdCount" title='MR_FW_RAID_MAP::(anonymous union)::(anonymous struct)::maxPdCount' data-ref="MR_FW_RAID_MAP::(anonymousunion)::(anonymous)::maxPdCount">maxPdCount</dfn>;</td></tr>
<tr><th id="922">922</th><td>			<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le32" title='__le32' data-type='__u32' data-ref="__le32">__le32</a>         <dfn class="decl field" id="MR_FW_RAID_MAP::(anonymousunion)::(anonymous)::maxArrays" title='MR_FW_RAID_MAP::(anonymous union)::(anonymous struct)::maxArrays' data-ref="MR_FW_RAID_MAP::(anonymousunion)::(anonymous)::maxArrays">maxArrays</dfn>;</td></tr>
<tr><th id="923">923</th><td>		} <dfn class="decl field" id="MR_FW_RAID_MAP::(anonymous)::validationInfo" title='MR_FW_RAID_MAP::(anonymous union)::validationInfo' data-ref="MR_FW_RAID_MAP::(anonymous)::validationInfo">validationInfo</dfn>;</td></tr>
<tr><th id="924">924</th><td>		<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le32" title='__le32' data-type='__u32' data-ref="__le32">__le32</a>             <dfn class="decl field" id="MR_FW_RAID_MAP::(anonymous)::version" title='MR_FW_RAID_MAP::(anonymous union)::version' data-ref="MR_FW_RAID_MAP::(anonymous)::version">version</dfn>[<var>5</var>];</td></tr>
<tr><th id="925">925</th><td>	};</td></tr>
<tr><th id="926">926</th><td></td></tr>
<tr><th id="927">927</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le32" title='__le32' data-type='__u32' data-ref="__le32">__le32</a>                 <dfn class="decl field" id="MR_FW_RAID_MAP::ldCount" title='MR_FW_RAID_MAP::ldCount' data-ref="MR_FW_RAID_MAP::ldCount">ldCount</dfn>;</td></tr>
<tr><th id="928">928</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le32" title='__le32' data-type='__u32' data-ref="__le32">__le32</a>                 <dfn class="decl field" id="MR_FW_RAID_MAP::Reserved1" title='MR_FW_RAID_MAP::Reserved1' data-ref="MR_FW_RAID_MAP::Reserved1">Reserved1</dfn>;</td></tr>
<tr><th id="929">929</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>                  <dfn class="decl field" id="MR_FW_RAID_MAP::ldTgtIdToLd" title='MR_FW_RAID_MAP::ldTgtIdToLd' data-ref="MR_FW_RAID_MAP::ldTgtIdToLd">ldTgtIdToLd</dfn>[<a class="macro" href="#712" title="(64)" data-ref="_M/MAX_RAIDMAP_LOGICAL_DRIVES">MAX_RAIDMAP_LOGICAL_DRIVES</a>+</td></tr>
<tr><th id="930">930</th><td>					<a class="macro" href="#713" title="(64)" data-ref="_M/MAX_RAIDMAP_VIEWS">MAX_RAIDMAP_VIEWS</a>];</td></tr>
<tr><th id="931">931</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>                  <dfn class="decl field" id="MR_FW_RAID_MAP::fpPdIoTimeoutSec" title='MR_FW_RAID_MAP::fpPdIoTimeoutSec' data-ref="MR_FW_RAID_MAP::fpPdIoTimeoutSec">fpPdIoTimeoutSec</dfn>;</td></tr>
<tr><th id="932">932</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>                  <dfn class="decl field" id="MR_FW_RAID_MAP::reserved2" title='MR_FW_RAID_MAP::reserved2' data-ref="MR_FW_RAID_MAP::reserved2">reserved2</dfn>[<var>7</var>];</td></tr>
<tr><th id="933">933</th><td>	<b>struct</b> <a class="type" href="#MR_ARRAY_INFO" title='MR_ARRAY_INFO' data-ref="MR_ARRAY_INFO">MR_ARRAY_INFO</a>       <dfn class="decl field" id="MR_FW_RAID_MAP::arMapInfo" title='MR_FW_RAID_MAP::arMapInfo' data-ref="MR_FW_RAID_MAP::arMapInfo">arMapInfo</dfn>[<a class="macro" href="#715" title="(128)" data-ref="_M/MAX_RAIDMAP_ARRAYS">MAX_RAIDMAP_ARRAYS</a>];</td></tr>
<tr><th id="934">934</th><td>	<b>struct</b> <a class="type" href="#MR_DEV_HANDLE_INFO" title='MR_DEV_HANDLE_INFO' data-ref="MR_DEV_HANDLE_INFO">MR_DEV_HANDLE_INFO</a>  <dfn class="decl field" id="MR_FW_RAID_MAP::devHndlInfo" title='MR_FW_RAID_MAP::devHndlInfo' data-ref="MR_FW_RAID_MAP::devHndlInfo">devHndlInfo</dfn>[<a class="macro" href="#720" title="(256)" data-ref="_M/MAX_RAIDMAP_PHYSICAL_DEVICES">MAX_RAIDMAP_PHYSICAL_DEVICES</a>];</td></tr>
<tr><th id="935">935</th><td>	<b>struct</b> <a class="type" href="#MR_LD_SPAN_MAP" title='MR_LD_SPAN_MAP' data-ref="MR_LD_SPAN_MAP">MR_LD_SPAN_MAP</a>      <dfn class="decl field" id="MR_FW_RAID_MAP::ldSpanMap" title='MR_FW_RAID_MAP::ldSpanMap' data-ref="MR_FW_RAID_MAP::ldSpanMap">ldSpanMap</dfn>[<var>1</var>];</td></tr>
<tr><th id="936">936</th><td>};</td></tr>
<tr><th id="937">937</th><td></td></tr>
<tr><th id="938">938</th><td><b>struct</b> <dfn class="type def" id="IO_REQUEST_INFO" title='IO_REQUEST_INFO' data-ref="IO_REQUEST_INFO">IO_REQUEST_INFO</dfn> {</td></tr>
<tr><th id="939">939</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64">u64</a> <dfn class="decl field" id="IO_REQUEST_INFO::ldStartBlock" title='IO_REQUEST_INFO::ldStartBlock' data-ref="IO_REQUEST_INFO::ldStartBlock">ldStartBlock</dfn>;</td></tr>
<tr><th id="940">940</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32">u32</a> <dfn class="decl field" id="IO_REQUEST_INFO::numBlocks" title='IO_REQUEST_INFO::numBlocks' data-ref="IO_REQUEST_INFO::numBlocks">numBlocks</dfn>;</td></tr>
<tr><th id="941">941</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16">u16</a> <dfn class="decl field" id="IO_REQUEST_INFO::ldTgtId" title='IO_REQUEST_INFO::ldTgtId' data-ref="IO_REQUEST_INFO::ldTgtId">ldTgtId</dfn>;</td></tr>
<tr><th id="942">942</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="decl field" id="IO_REQUEST_INFO::isRead" title='IO_REQUEST_INFO::isRead' data-ref="IO_REQUEST_INFO::isRead">isRead</dfn>;</td></tr>
<tr><th id="943">943</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le16" title='__le16' data-type='__u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="IO_REQUEST_INFO::devHandle" title='IO_REQUEST_INFO::devHandle' data-ref="IO_REQUEST_INFO::devHandle">devHandle</dfn>;</td></tr>
<tr><th id="944">944</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="decl field" id="IO_REQUEST_INFO::pd_interface" title='IO_REQUEST_INFO::pd_interface' data-ref="IO_REQUEST_INFO::pd_interface">pd_interface</dfn>;</td></tr>
<tr><th id="945">945</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64">u64</a> <dfn class="decl field" id="IO_REQUEST_INFO::pdBlock" title='IO_REQUEST_INFO::pdBlock' data-ref="IO_REQUEST_INFO::pdBlock">pdBlock</dfn>;</td></tr>
<tr><th id="946">946</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="decl field" id="IO_REQUEST_INFO::fpOkForIo" title='IO_REQUEST_INFO::fpOkForIo' data-ref="IO_REQUEST_INFO::fpOkForIo">fpOkForIo</dfn>;</td></tr>
<tr><th id="947">947</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="decl field" id="IO_REQUEST_INFO::IoforUnevenSpan" title='IO_REQUEST_INFO::IoforUnevenSpan' data-ref="IO_REQUEST_INFO::IoforUnevenSpan">IoforUnevenSpan</dfn>;</td></tr>
<tr><th id="948">948</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="decl field" id="IO_REQUEST_INFO::start_span" title='IO_REQUEST_INFO::start_span' data-ref="IO_REQUEST_INFO::start_span">start_span</dfn>;</td></tr>
<tr><th id="949">949</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="decl field" id="IO_REQUEST_INFO::do_fp_rlbypass" title='IO_REQUEST_INFO::do_fp_rlbypass' data-ref="IO_REQUEST_INFO::do_fp_rlbypass">do_fp_rlbypass</dfn>;</td></tr>
<tr><th id="950">950</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64">u64</a> <dfn class="decl field" id="IO_REQUEST_INFO::start_row" title='IO_REQUEST_INFO::start_row' data-ref="IO_REQUEST_INFO::start_row">start_row</dfn>;</td></tr>
<tr><th id="951">951</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>  <dfn class="decl field" id="IO_REQUEST_INFO::span_arm" title='IO_REQUEST_INFO::span_arm' data-ref="IO_REQUEST_INFO::span_arm">span_arm</dfn>;	<i>/* span[7:5], arm[4:0] */</i></td></tr>
<tr><th id="952">952</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>  <dfn class="decl field" id="IO_REQUEST_INFO::pd_after_lb" title='IO_REQUEST_INFO::pd_after_lb' data-ref="IO_REQUEST_INFO::pd_after_lb">pd_after_lb</dfn>;</td></tr>
<tr><th id="953">953</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16">u16</a> <dfn class="decl field" id="IO_REQUEST_INFO::r1_alt_dev_handle" title='IO_REQUEST_INFO::r1_alt_dev_handle' data-ref="IO_REQUEST_INFO::r1_alt_dev_handle">r1_alt_dev_handle</dfn>; <i>/* raid 1/10 only */</i></td></tr>
<tr><th id="954">954</th><td>	<a class="typedef" href="../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a> <dfn class="decl field" id="IO_REQUEST_INFO::ra_capable" title='IO_REQUEST_INFO::ra_capable' data-ref="IO_REQUEST_INFO::ra_capable">ra_capable</dfn>;</td></tr>
<tr><th id="955">955</th><td>};</td></tr>
<tr><th id="956">956</th><td></td></tr>
<tr><th id="957">957</th><td><b>struct</b> <dfn class="type def" id="MR_LD_TARGET_SYNC" title='MR_LD_TARGET_SYNC' data-ref="MR_LD_TARGET_SYNC">MR_LD_TARGET_SYNC</dfn> {</td></tr>
<tr><th id="958">958</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>  <dfn class="decl field" id="MR_LD_TARGET_SYNC::targetId" title='MR_LD_TARGET_SYNC::targetId' data-ref="MR_LD_TARGET_SYNC::targetId">targetId</dfn>;</td></tr>
<tr><th id="959">959</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>  <dfn class="decl field" id="MR_LD_TARGET_SYNC::reserved" title='MR_LD_TARGET_SYNC::reserved' data-ref="MR_LD_TARGET_SYNC::reserved">reserved</dfn>;</td></tr>
<tr><th id="960">960</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le16" title='__le16' data-type='__u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="MR_LD_TARGET_SYNC::seqNum" title='MR_LD_TARGET_SYNC::seqNum' data-ref="MR_LD_TARGET_SYNC::seqNum">seqNum</dfn>;</td></tr>
<tr><th id="961">961</th><td>};</td></tr>
<tr><th id="962">962</th><td></td></tr>
<tr><th id="963">963</th><td><i>/*</i></td></tr>
<tr><th id="964">964</th><td><i> * RAID Map descriptor Types.</i></td></tr>
<tr><th id="965">965</th><td><i> * Each element should uniquely idetify one data structure in the RAID map</i></td></tr>
<tr><th id="966">966</th><td><i> */</i></td></tr>
<tr><th id="967">967</th><td><b>enum</b> <dfn class="type def" id="MR_RAID_MAP_DESC_TYPE" title='MR_RAID_MAP_DESC_TYPE' data-ref="MR_RAID_MAP_DESC_TYPE">MR_RAID_MAP_DESC_TYPE</dfn> {</td></tr>
<tr><th id="968">968</th><td>	<i>/* MR_DEV_HANDLE_INFO data */</i></td></tr>
<tr><th id="969">969</th><td>	<dfn class="enum" id="RAID_MAP_DESC_TYPE_DEVHDL_INFO" title='RAID_MAP_DESC_TYPE_DEVHDL_INFO' data-ref="RAID_MAP_DESC_TYPE_DEVHDL_INFO">RAID_MAP_DESC_TYPE_DEVHDL_INFO</dfn>    = <var>0x0</var>,</td></tr>
<tr><th id="970">970</th><td>	<i>/* target to Ld num Index map */</i></td></tr>
<tr><th id="971">971</th><td>	<dfn class="enum" id="RAID_MAP_DESC_TYPE_TGTID_INFO" title='RAID_MAP_DESC_TYPE_TGTID_INFO' data-ref="RAID_MAP_DESC_TYPE_TGTID_INFO">RAID_MAP_DESC_TYPE_TGTID_INFO</dfn>     = <var>0x1</var>,</td></tr>
<tr><th id="972">972</th><td>	<i>/* MR_ARRAY_INFO data */</i></td></tr>
<tr><th id="973">973</th><td>	<dfn class="enum" id="RAID_MAP_DESC_TYPE_ARRAY_INFO" title='RAID_MAP_DESC_TYPE_ARRAY_INFO' data-ref="RAID_MAP_DESC_TYPE_ARRAY_INFO">RAID_MAP_DESC_TYPE_ARRAY_INFO</dfn>     = <var>0x2</var>,</td></tr>
<tr><th id="974">974</th><td>	<i>/* MR_LD_SPAN_MAP data */</i></td></tr>
<tr><th id="975">975</th><td>	<dfn class="enum" id="RAID_MAP_DESC_TYPE_SPAN_INFO" title='RAID_MAP_DESC_TYPE_SPAN_INFO' data-ref="RAID_MAP_DESC_TYPE_SPAN_INFO">RAID_MAP_DESC_TYPE_SPAN_INFO</dfn>      = <var>0x3</var>,</td></tr>
<tr><th id="976">976</th><td>	<dfn class="enum" id="RAID_MAP_DESC_TYPE_COUNT" title='RAID_MAP_DESC_TYPE_COUNT' data-ref="RAID_MAP_DESC_TYPE_COUNT">RAID_MAP_DESC_TYPE_COUNT</dfn>,</td></tr>
<tr><th id="977">977</th><td>};</td></tr>
<tr><th id="978">978</th><td></td></tr>
<tr><th id="979">979</th><td><i>/*</i></td></tr>
<tr><th id="980">980</th><td><i> * This table defines the offset, size and num elements  of each descriptor</i></td></tr>
<tr><th id="981">981</th><td><i> * type in the RAID Map buffer</i></td></tr>
<tr><th id="982">982</th><td><i> */</i></td></tr>
<tr><th id="983">983</th><td><b>struct</b> <dfn class="type def" id="MR_RAID_MAP_DESC_TABLE" title='MR_RAID_MAP_DESC_TABLE' data-ref="MR_RAID_MAP_DESC_TABLE">MR_RAID_MAP_DESC_TABLE</dfn> {</td></tr>
<tr><th id="984">984</th><td>	<i>/* Raid map descriptor type */</i></td></tr>
<tr><th id="985">985</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32">u32</a> <dfn class="decl field" id="MR_RAID_MAP_DESC_TABLE::raid_map_desc_type" title='MR_RAID_MAP_DESC_TABLE::raid_map_desc_type' data-ref="MR_RAID_MAP_DESC_TABLE::raid_map_desc_type">raid_map_desc_type</dfn>;</td></tr>
<tr><th id="986">986</th><td>	<i>/* Offset into the RAID map buffer where</i></td></tr>
<tr><th id="987">987</th><td><i>	 *  descriptor data is saved</i></td></tr>
<tr><th id="988">988</th><td><i>	 */</i></td></tr>
<tr><th id="989">989</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32">u32</a> <dfn class="decl field" id="MR_RAID_MAP_DESC_TABLE::raid_map_desc_offset" title='MR_RAID_MAP_DESC_TABLE::raid_map_desc_offset' data-ref="MR_RAID_MAP_DESC_TABLE::raid_map_desc_offset">raid_map_desc_offset</dfn>;</td></tr>
<tr><th id="990">990</th><td>	<i>/* total size of the</i></td></tr>
<tr><th id="991">991</th><td><i>	 * descriptor buffer</i></td></tr>
<tr><th id="992">992</th><td><i>	 */</i></td></tr>
<tr><th id="993">993</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32">u32</a> <dfn class="decl field" id="MR_RAID_MAP_DESC_TABLE::raid_map_desc_buffer_size" title='MR_RAID_MAP_DESC_TABLE::raid_map_desc_buffer_size' data-ref="MR_RAID_MAP_DESC_TABLE::raid_map_desc_buffer_size">raid_map_desc_buffer_size</dfn>;</td></tr>
<tr><th id="994">994</th><td>	<i>/* Number of elements contained in the</i></td></tr>
<tr><th id="995">995</th><td><i>	 *  descriptor buffer</i></td></tr>
<tr><th id="996">996</th><td><i>	 */</i></td></tr>
<tr><th id="997">997</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32">u32</a> <dfn class="decl field" id="MR_RAID_MAP_DESC_TABLE::raid_map_desc_elements" title='MR_RAID_MAP_DESC_TABLE::raid_map_desc_elements' data-ref="MR_RAID_MAP_DESC_TABLE::raid_map_desc_elements">raid_map_desc_elements</dfn>;</td></tr>
<tr><th id="998">998</th><td>};</td></tr>
<tr><th id="999">999</th><td></td></tr>
<tr><th id="1000">1000</th><td><i>/*</i></td></tr>
<tr><th id="1001">1001</th><td><i> * Dynamic Raid Map Structure.</i></td></tr>
<tr><th id="1002">1002</th><td><i> */</i></td></tr>
<tr><th id="1003">1003</th><td><b>struct</b> <dfn class="type def" id="MR_FW_RAID_MAP_DYNAMIC" title='MR_FW_RAID_MAP_DYNAMIC' data-ref="MR_FW_RAID_MAP_DYNAMIC">MR_FW_RAID_MAP_DYNAMIC</dfn> {</td></tr>
<tr><th id="1004">1004</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32">u32</a> <dfn class="decl field" id="MR_FW_RAID_MAP_DYNAMIC::raid_map_size" title='MR_FW_RAID_MAP_DYNAMIC::raid_map_size' data-ref="MR_FW_RAID_MAP_DYNAMIC::raid_map_size">raid_map_size</dfn>;   <i>/* total size of RAID Map structure */</i></td></tr>
<tr><th id="1005">1005</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32">u32</a> <dfn class="decl field" id="MR_FW_RAID_MAP_DYNAMIC::desc_table_offset" title='MR_FW_RAID_MAP_DYNAMIC::desc_table_offset' data-ref="MR_FW_RAID_MAP_DYNAMIC::desc_table_offset">desc_table_offset</dfn>;<i>/* Offset of desc table into RAID map*/</i></td></tr>
<tr><th id="1006">1006</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32">u32</a> <dfn class="decl field" id="MR_FW_RAID_MAP_DYNAMIC::desc_table_size" title='MR_FW_RAID_MAP_DYNAMIC::desc_table_size' data-ref="MR_FW_RAID_MAP_DYNAMIC::desc_table_size">desc_table_size</dfn>;  <i>/* Total Size of desc table */</i></td></tr>
<tr><th id="1007">1007</th><td>	<i>/* Total Number of elements in the desc table */</i></td></tr>
<tr><th id="1008">1008</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32">u32</a> <dfn class="decl field" id="MR_FW_RAID_MAP_DYNAMIC::desc_table_num_elements" title='MR_FW_RAID_MAP_DYNAMIC::desc_table_num_elements' data-ref="MR_FW_RAID_MAP_DYNAMIC::desc_table_num_elements">desc_table_num_elements</dfn>;</td></tr>
<tr><th id="1009">1009</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64">u64</a>	<dfn class="decl field" id="MR_FW_RAID_MAP_DYNAMIC::reserved1" title='MR_FW_RAID_MAP_DYNAMIC::reserved1' data-ref="MR_FW_RAID_MAP_DYNAMIC::reserved1">reserved1</dfn>;</td></tr>
<tr><th id="1010">1010</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32">u32</a>	<dfn class="decl field" id="MR_FW_RAID_MAP_DYNAMIC::reserved2" title='MR_FW_RAID_MAP_DYNAMIC::reserved2' data-ref="MR_FW_RAID_MAP_DYNAMIC::reserved2">reserved2</dfn>[<var>3</var>];	<i>/*future use */</i></td></tr>
<tr><th id="1011">1011</th><td>	<i>/* timeout value used by driver in FP IOs */</i></td></tr>
<tr><th id="1012">1012</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="decl field" id="MR_FW_RAID_MAP_DYNAMIC::fp_pd_io_timeout_sec" title='MR_FW_RAID_MAP_DYNAMIC::fp_pd_io_timeout_sec' data-ref="MR_FW_RAID_MAP_DYNAMIC::fp_pd_io_timeout_sec">fp_pd_io_timeout_sec</dfn>;</td></tr>
<tr><th id="1013">1013</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="decl field" id="MR_FW_RAID_MAP_DYNAMIC::reserved3" title='MR_FW_RAID_MAP_DYNAMIC::reserved3' data-ref="MR_FW_RAID_MAP_DYNAMIC::reserved3">reserved3</dfn>[<var>3</var>];</td></tr>
<tr><th id="1014">1014</th><td>	<i>/* when this seqNum increments, driver needs to</i></td></tr>
<tr><th id="1015">1015</th><td><i>	 *  release RMW buffers asap</i></td></tr>
<tr><th id="1016">1016</th><td><i>	 */</i></td></tr>
<tr><th id="1017">1017</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32">u32</a> <dfn class="decl field" id="MR_FW_RAID_MAP_DYNAMIC::rmw_fp_seq_num" title='MR_FW_RAID_MAP_DYNAMIC::rmw_fp_seq_num' data-ref="MR_FW_RAID_MAP_DYNAMIC::rmw_fp_seq_num">rmw_fp_seq_num</dfn>;</td></tr>
<tr><th id="1018">1018</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16">u16</a> <dfn class="decl field" id="MR_FW_RAID_MAP_DYNAMIC::ld_count" title='MR_FW_RAID_MAP_DYNAMIC::ld_count' data-ref="MR_FW_RAID_MAP_DYNAMIC::ld_count">ld_count</dfn>;	<i>/* count of lds. */</i></td></tr>
<tr><th id="1019">1019</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16">u16</a> <dfn class="decl field" id="MR_FW_RAID_MAP_DYNAMIC::ar_count" title='MR_FW_RAID_MAP_DYNAMIC::ar_count' data-ref="MR_FW_RAID_MAP_DYNAMIC::ar_count">ar_count</dfn>;   <i>/* count of arrays */</i></td></tr>
<tr><th id="1020">1020</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16">u16</a> <dfn class="decl field" id="MR_FW_RAID_MAP_DYNAMIC::span_count" title='MR_FW_RAID_MAP_DYNAMIC::span_count' data-ref="MR_FW_RAID_MAP_DYNAMIC::span_count">span_count</dfn>; <i>/* count of spans */</i></td></tr>
<tr><th id="1021">1021</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16">u16</a> <dfn class="decl field" id="MR_FW_RAID_MAP_DYNAMIC::reserved4" title='MR_FW_RAID_MAP_DYNAMIC::reserved4' data-ref="MR_FW_RAID_MAP_DYNAMIC::reserved4">reserved4</dfn>[<var>3</var>];</td></tr>
<tr><th id="1022">1022</th><td><i>/*</i></td></tr>
<tr><th id="1023">1023</th><td><i> * The below structure of pointers is only to be used by the driver.</i></td></tr>
<tr><th id="1024">1024</th><td><i> * This is added in the ,API to reduce the amount of code changes</i></td></tr>
<tr><th id="1025">1025</th><td><i> * needed in the driver to support dynamic RAID map Firmware should</i></td></tr>
<tr><th id="1026">1026</th><td><i> * not update these pointers while preparing the raid map</i></td></tr>
<tr><th id="1027">1027</th><td><i> */</i></td></tr>
<tr><th id="1028">1028</th><td>	<b>union</b> {</td></tr>
<tr><th id="1029">1029</th><td>		<b>struct</b> {</td></tr>
<tr><th id="1030">1030</th><td>			<b>struct</b> <a class="type" href="#MR_DEV_HANDLE_INFO" title='MR_DEV_HANDLE_INFO' data-ref="MR_DEV_HANDLE_INFO">MR_DEV_HANDLE_INFO</a>  *<dfn class="decl field" id="MR_FW_RAID_MAP_DYNAMIC::(anonymousunion)::(anonymous)::dev_hndl_info" title='MR_FW_RAID_MAP_DYNAMIC::(anonymous union)::(anonymous struct)::dev_hndl_info' data-ref="MR_FW_RAID_MAP_DYNAMIC::(anonymousunion)::(anonymous)::dev_hndl_info">dev_hndl_info</dfn>;</td></tr>
<tr><th id="1031">1031</th><td>			<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16">u16</a> *<dfn class="decl field" id="MR_FW_RAID_MAP_DYNAMIC::(anonymousunion)::(anonymous)::ld_tgt_id_to_ld" title='MR_FW_RAID_MAP_DYNAMIC::(anonymous union)::(anonymous struct)::ld_tgt_id_to_ld' data-ref="MR_FW_RAID_MAP_DYNAMIC::(anonymousunion)::(anonymous)::ld_tgt_id_to_ld">ld_tgt_id_to_ld</dfn>;</td></tr>
<tr><th id="1032">1032</th><td>			<b>struct</b> <a class="type" href="#MR_ARRAY_INFO" title='MR_ARRAY_INFO' data-ref="MR_ARRAY_INFO">MR_ARRAY_INFO</a> *<dfn class="decl field" id="MR_FW_RAID_MAP_DYNAMIC::(anonymousunion)::(anonymous)::ar_map_info" title='MR_FW_RAID_MAP_DYNAMIC::(anonymous union)::(anonymous struct)::ar_map_info' data-ref="MR_FW_RAID_MAP_DYNAMIC::(anonymousunion)::(anonymous)::ar_map_info">ar_map_info</dfn>;</td></tr>
<tr><th id="1033">1033</th><td>			<b>struct</b> <a class="type" href="#MR_LD_SPAN_MAP" title='MR_LD_SPAN_MAP' data-ref="MR_LD_SPAN_MAP">MR_LD_SPAN_MAP</a> *<dfn class="decl field" id="MR_FW_RAID_MAP_DYNAMIC::(anonymousunion)::(anonymous)::ld_span_map" title='MR_FW_RAID_MAP_DYNAMIC::(anonymous union)::(anonymous struct)::ld_span_map' data-ref="MR_FW_RAID_MAP_DYNAMIC::(anonymousunion)::(anonymous)::ld_span_map">ld_span_map</dfn>;</td></tr>
<tr><th id="1034">1034</th><td>			};</td></tr>
<tr><th id="1035">1035</th><td>		<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64">u64</a> <dfn class="decl field" id="MR_FW_RAID_MAP_DYNAMIC::(anonymous)::ptr_structure_size" title='MR_FW_RAID_MAP_DYNAMIC::(anonymous union)::ptr_structure_size' data-ref="MR_FW_RAID_MAP_DYNAMIC::(anonymous)::ptr_structure_size">ptr_structure_size</dfn>[<a class="enum" href="#RAID_MAP_DESC_TYPE_COUNT" title='RAID_MAP_DESC_TYPE_COUNT' data-ref="RAID_MAP_DESC_TYPE_COUNT">RAID_MAP_DESC_TYPE_COUNT</a>];</td></tr>
<tr><th id="1036">1036</th><td>		};</td></tr>
<tr><th id="1037">1037</th><td><i>/*</i></td></tr>
<tr><th id="1038">1038</th><td><i> * RAID Map descriptor table defines the layout of data in the RAID Map.</i></td></tr>
<tr><th id="1039">1039</th><td><i> * The size of the descriptor table itself could change.</i></td></tr>
<tr><th id="1040">1040</th><td><i> */</i></td></tr>
<tr><th id="1041">1041</th><td>	<i>/* Variable Size descriptor Table. */</i></td></tr>
<tr><th id="1042">1042</th><td>	<b>struct</b> <a class="type" href="#MR_RAID_MAP_DESC_TABLE" title='MR_RAID_MAP_DESC_TABLE' data-ref="MR_RAID_MAP_DESC_TABLE">MR_RAID_MAP_DESC_TABLE</a></td></tr>
<tr><th id="1043">1043</th><td>			<dfn class="decl field" id="MR_FW_RAID_MAP_DYNAMIC::raid_map_desc_table" title='MR_FW_RAID_MAP_DYNAMIC::raid_map_desc_table' data-ref="MR_FW_RAID_MAP_DYNAMIC::raid_map_desc_table">raid_map_desc_table</dfn>[<a class="enum" href="#RAID_MAP_DESC_TYPE_COUNT" title='RAID_MAP_DESC_TYPE_COUNT' data-ref="RAID_MAP_DESC_TYPE_COUNT">RAID_MAP_DESC_TYPE_COUNT</a>];</td></tr>
<tr><th id="1044">1044</th><td>	<i>/* Variable Size buffer containing all data */</i></td></tr>
<tr><th id="1045">1045</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32">u32</a> <dfn class="decl field" id="MR_FW_RAID_MAP_DYNAMIC::raid_map_desc_data" title='MR_FW_RAID_MAP_DYNAMIC::raid_map_desc_data' data-ref="MR_FW_RAID_MAP_DYNAMIC::raid_map_desc_data">raid_map_desc_data</dfn>[<var>1</var>];</td></tr>
<tr><th id="1046">1046</th><td>}; <i>/* Dynamicaly sized RAID MAp structure */</i></td></tr>
<tr><th id="1047">1047</th><td></td></tr>
<tr><th id="1048">1048</th><td><u>#define <dfn class="macro" id="_M/IEEE_SGE_FLAGS_ADDR_MASK" data-ref="_M/IEEE_SGE_FLAGS_ADDR_MASK">IEEE_SGE_FLAGS_ADDR_MASK</dfn>            (0x03)</u></td></tr>
<tr><th id="1049">1049</th><td><u>#define <dfn class="macro" id="_M/IEEE_SGE_FLAGS_SYSTEM_ADDR" data-ref="_M/IEEE_SGE_FLAGS_SYSTEM_ADDR">IEEE_SGE_FLAGS_SYSTEM_ADDR</dfn>          (0x00)</u></td></tr>
<tr><th id="1050">1050</th><td><u>#define <dfn class="macro" id="_M/IEEE_SGE_FLAGS_IOCDDR_ADDR" data-ref="_M/IEEE_SGE_FLAGS_IOCDDR_ADDR">IEEE_SGE_FLAGS_IOCDDR_ADDR</dfn>          (0x01)</u></td></tr>
<tr><th id="1051">1051</th><td><u>#define <dfn class="macro" id="_M/IEEE_SGE_FLAGS_IOCPLB_ADDR" data-ref="_M/IEEE_SGE_FLAGS_IOCPLB_ADDR">IEEE_SGE_FLAGS_IOCPLB_ADDR</dfn>          (0x02)</u></td></tr>
<tr><th id="1052">1052</th><td><u>#define <dfn class="macro" id="_M/IEEE_SGE_FLAGS_IOCPLBNTA_ADDR" data-ref="_M/IEEE_SGE_FLAGS_IOCPLBNTA_ADDR">IEEE_SGE_FLAGS_IOCPLBNTA_ADDR</dfn>       (0x03)</u></td></tr>
<tr><th id="1053">1053</th><td><u>#define <dfn class="macro" id="_M/IEEE_SGE_FLAGS_CHAIN_ELEMENT" data-ref="_M/IEEE_SGE_FLAGS_CHAIN_ELEMENT">IEEE_SGE_FLAGS_CHAIN_ELEMENT</dfn>        (0x80)</u></td></tr>
<tr><th id="1054">1054</th><td><u>#define <dfn class="macro" id="_M/IEEE_SGE_FLAGS_END_OF_LIST" data-ref="_M/IEEE_SGE_FLAGS_END_OF_LIST">IEEE_SGE_FLAGS_END_OF_LIST</dfn>          (0x40)</u></td></tr>
<tr><th id="1055">1055</th><td></td></tr>
<tr><th id="1056">1056</th><td><u>#define <dfn class="macro" id="_M/MPI2_SGE_FLAGS_SHIFT" data-ref="_M/MPI2_SGE_FLAGS_SHIFT">MPI2_SGE_FLAGS_SHIFT</dfn>                (0x02)</u></td></tr>
<tr><th id="1057">1057</th><td><u>#define <dfn class="macro" id="_M/IEEE_SGE_FLAGS_FORMAT_MASK" data-ref="_M/IEEE_SGE_FLAGS_FORMAT_MASK">IEEE_SGE_FLAGS_FORMAT_MASK</dfn>          (0xC0)</u></td></tr>
<tr><th id="1058">1058</th><td><u>#define <dfn class="macro" id="_M/IEEE_SGE_FLAGS_FORMAT_IEEE" data-ref="_M/IEEE_SGE_FLAGS_FORMAT_IEEE">IEEE_SGE_FLAGS_FORMAT_IEEE</dfn>          (0x00)</u></td></tr>
<tr><th id="1059">1059</th><td><u>#define <dfn class="macro" id="_M/IEEE_SGE_FLAGS_FORMAT_NVME" data-ref="_M/IEEE_SGE_FLAGS_FORMAT_NVME">IEEE_SGE_FLAGS_FORMAT_NVME</dfn>          (0x02)</u></td></tr>
<tr><th id="1060">1060</th><td></td></tr>
<tr><th id="1061">1061</th><td><u>#define <dfn class="macro" id="_M/MPI26_IEEE_SGE_FLAGS_NSF_MASK" data-ref="_M/MPI26_IEEE_SGE_FLAGS_NSF_MASK">MPI26_IEEE_SGE_FLAGS_NSF_MASK</dfn>           (0x1C)</u></td></tr>
<tr><th id="1062">1062</th><td><u>#define <dfn class="macro" id="_M/MPI26_IEEE_SGE_FLAGS_NSF_MPI_IEEE" data-ref="_M/MPI26_IEEE_SGE_FLAGS_NSF_MPI_IEEE">MPI26_IEEE_SGE_FLAGS_NSF_MPI_IEEE</dfn>       (0x00)</u></td></tr>
<tr><th id="1063">1063</th><td><u>#define <dfn class="macro" id="_M/MPI26_IEEE_SGE_FLAGS_NSF_NVME_PRP" data-ref="_M/MPI26_IEEE_SGE_FLAGS_NSF_NVME_PRP">MPI26_IEEE_SGE_FLAGS_NSF_NVME_PRP</dfn>       (0x08)</u></td></tr>
<tr><th id="1064">1064</th><td><u>#define <dfn class="macro" id="_M/MPI26_IEEE_SGE_FLAGS_NSF_NVME_SGL" data-ref="_M/MPI26_IEEE_SGE_FLAGS_NSF_NVME_SGL">MPI26_IEEE_SGE_FLAGS_NSF_NVME_SGL</dfn>       (0x10)</u></td></tr>
<tr><th id="1065">1065</th><td></td></tr>
<tr><th id="1066">1066</th><td><b>struct</b> <a class="type" href="megaraid_sas.h.html#megasas_register_set" title='megasas_register_set' data-ref="megasas_register_set" id="megasas_register_set">megasas_register_set</a>;</td></tr>
<tr><th id="1067">1067</th><td><b>struct</b> <a class="type" href="megaraid_sas.h.html#megasas_instance" title='megasas_instance' data-ref="megasas_instance" id="megasas_instance">megasas_instance</a>;</td></tr>
<tr><th id="1068">1068</th><td></td></tr>
<tr><th id="1069">1069</th><td><b>union</b> <dfn class="type def" id="desc_word" title='desc_word' data-ref="desc_word">desc_word</dfn> {</td></tr>
<tr><th id="1070">1070</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64">u64</a> <dfn class="decl field" id="desc_word::word" title='desc_word::word' data-ref="desc_word::word">word</dfn>;</td></tr>
<tr><th id="1071">1071</th><td>	<b>struct</b> {</td></tr>
<tr><th id="1072">1072</th><td>		<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32">u32</a> <dfn class="decl field" id="desc_word::(anonymous)::low" title='desc_word::(anonymous struct)::low' data-ref="desc_word::(anonymous)::low">low</dfn>;</td></tr>
<tr><th id="1073">1073</th><td>		<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32">u32</a> <dfn class="decl field" id="desc_word::(anonymous)::high" title='desc_word::(anonymous struct)::high' data-ref="desc_word::(anonymous)::high">high</dfn>;</td></tr>
<tr><th id="1074">1074</th><td>	} <dfn class="decl field" id="desc_word::u" title='desc_word::u' data-ref="desc_word::u">u</dfn>;</td></tr>
<tr><th id="1075">1075</th><td>};</td></tr>
<tr><th id="1076">1076</th><td></td></tr>
<tr><th id="1077">1077</th><td><b>struct</b> <dfn class="type def" id="megasas_cmd_fusion" title='megasas_cmd_fusion' data-ref="megasas_cmd_fusion">megasas_cmd_fusion</dfn> {</td></tr>
<tr><th id="1078">1078</th><td>	<b>struct</b> <a class="type" href="#MPI2_RAID_SCSI_IO_REQUEST" title='MPI2_RAID_SCSI_IO_REQUEST' data-ref="MPI2_RAID_SCSI_IO_REQUEST">MPI2_RAID_SCSI_IO_REQUEST</a>	*<dfn class="decl field" id="megasas_cmd_fusion::io_request" title='megasas_cmd_fusion::io_request' data-ref="megasas_cmd_fusion::io_request">io_request</dfn>;</td></tr>
<tr><th id="1079">1079</th><td>	<a class="typedef" href="../../../include/linux/types.h.html#dma_addr_t" title='dma_addr_t' data-type='u64' data-ref="dma_addr_t">dma_addr_t</a>			<dfn class="decl field" id="megasas_cmd_fusion::io_request_phys_addr" title='megasas_cmd_fusion::io_request_phys_addr' data-ref="megasas_cmd_fusion::io_request_phys_addr">io_request_phys_addr</dfn>;</td></tr>
<tr><th id="1080">1080</th><td></td></tr>
<tr><th id="1081">1081</th><td>	<b>union</b> <a class="type" href="#MPI2_SGE_IO_UNION" title='MPI2_SGE_IO_UNION' data-ref="MPI2_SGE_IO_UNION">MPI2_SGE_IO_UNION</a>	*<dfn class="decl field" id="megasas_cmd_fusion::sg_frame" title='megasas_cmd_fusion::sg_frame' data-ref="megasas_cmd_fusion::sg_frame">sg_frame</dfn>;</td></tr>
<tr><th id="1082">1082</th><td>	<a class="typedef" href="../../../include/linux/types.h.html#dma_addr_t" title='dma_addr_t' data-type='u64' data-ref="dma_addr_t">dma_addr_t</a>		<dfn class="decl field" id="megasas_cmd_fusion::sg_frame_phys_addr" title='megasas_cmd_fusion::sg_frame_phys_addr' data-ref="megasas_cmd_fusion::sg_frame_phys_addr">sg_frame_phys_addr</dfn>;</td></tr>
<tr><th id="1083">1083</th><td></td></tr>
<tr><th id="1084">1084</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> *<dfn class="decl field" id="megasas_cmd_fusion::sense" title='megasas_cmd_fusion::sense' data-ref="megasas_cmd_fusion::sense">sense</dfn>;</td></tr>
<tr><th id="1085">1085</th><td>	<a class="typedef" href="../../../include/linux/types.h.html#dma_addr_t" title='dma_addr_t' data-type='u64' data-ref="dma_addr_t">dma_addr_t</a> <dfn class="decl field" id="megasas_cmd_fusion::sense_phys_addr" title='megasas_cmd_fusion::sense_phys_addr' data-ref="megasas_cmd_fusion::sense_phys_addr">sense_phys_addr</dfn>;</td></tr>
<tr><th id="1086">1086</th><td></td></tr>
<tr><th id="1087">1087</th><td>	<b>struct</b> <a class="type" href="../../../include/linux/types.h.html#list_head" title='list_head' data-ref="list_head">list_head</a> <dfn class="decl field" id="megasas_cmd_fusion::list" title='megasas_cmd_fusion::list' data-ref="megasas_cmd_fusion::list">list</dfn>;</td></tr>
<tr><th id="1088">1088</th><td>	<b>struct</b> <a class="type" href="../../../include/scsi/scsi_cmnd.h.html#scsi_cmnd" title='scsi_cmnd' data-ref="scsi_cmnd">scsi_cmnd</a> *<dfn class="decl field" id="megasas_cmd_fusion::scmd" title='megasas_cmd_fusion::scmd' data-ref="megasas_cmd_fusion::scmd">scmd</dfn>;</td></tr>
<tr><th id="1089">1089</th><td>	<b>struct</b> <a class="type" href="megaraid_sas.h.html#megasas_instance" title='megasas_instance' data-ref="megasas_instance">megasas_instance</a> *<dfn class="decl field" id="megasas_cmd_fusion::instance" title='megasas_cmd_fusion::instance' data-ref="megasas_cmd_fusion::instance">instance</dfn>;</td></tr>
<tr><th id="1090">1090</th><td></td></tr>
<tr><th id="1091">1091</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="decl field" id="megasas_cmd_fusion::retry_for_fw_reset" title='megasas_cmd_fusion::retry_for_fw_reset' data-ref="megasas_cmd_fusion::retry_for_fw_reset">retry_for_fw_reset</dfn>;</td></tr>
<tr><th id="1092">1092</th><td>	<b>union</b> <a class="type" href="#MEGASAS_REQUEST_DESCRIPTOR_UNION" title='MEGASAS_REQUEST_DESCRIPTOR_UNION' data-ref="MEGASAS_REQUEST_DESCRIPTOR_UNION">MEGASAS_REQUEST_DESCRIPTOR_UNION</a>  *<dfn class="decl field" id="megasas_cmd_fusion::request_desc" title='megasas_cmd_fusion::request_desc' data-ref="megasas_cmd_fusion::request_desc">request_desc</dfn>;</td></tr>
<tr><th id="1093">1093</th><td></td></tr>
<tr><th id="1094">1094</th><td>	<i>/*</i></td></tr>
<tr><th id="1095">1095</th><td><i>	 * Context for a MFI frame.</i></td></tr>
<tr><th id="1096">1096</th><td><i>	 * Used to get the mfi cmd from list when a MFI cmd is completed</i></td></tr>
<tr><th id="1097">1097</th><td><i>	 */</i></td></tr>
<tr><th id="1098">1098</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32">u32</a> <dfn class="decl field" id="megasas_cmd_fusion::sync_cmd_idx" title='megasas_cmd_fusion::sync_cmd_idx' data-ref="megasas_cmd_fusion::sync_cmd_idx">sync_cmd_idx</dfn>;</td></tr>
<tr><th id="1099">1099</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32">u32</a> <dfn class="decl field" id="megasas_cmd_fusion::index" title='megasas_cmd_fusion::index' data-ref="megasas_cmd_fusion::index">index</dfn>;</td></tr>
<tr><th id="1100">1100</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="decl field" id="megasas_cmd_fusion::pd_r1_lb" title='megasas_cmd_fusion::pd_r1_lb' data-ref="megasas_cmd_fusion::pd_r1_lb">pd_r1_lb</dfn>;</td></tr>
<tr><th id="1101">1101</th><td>	<b>struct</b> <a class="type" href="../../../include/linux/completion.h.html#completion" title='completion' data-ref="completion">completion</a> <dfn class="decl field" id="megasas_cmd_fusion::done" title='megasas_cmd_fusion::done' data-ref="megasas_cmd_fusion::done">done</dfn>;</td></tr>
<tr><th id="1102">1102</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="decl field" id="megasas_cmd_fusion::pd_interface" title='megasas_cmd_fusion::pd_interface' data-ref="megasas_cmd_fusion::pd_interface">pd_interface</dfn>;</td></tr>
<tr><th id="1103">1103</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16">u16</a> <dfn class="decl field" id="megasas_cmd_fusion::r1_alt_dev_handle" title='megasas_cmd_fusion::r1_alt_dev_handle' data-ref="megasas_cmd_fusion::r1_alt_dev_handle">r1_alt_dev_handle</dfn>; <i>/* raid 1/10 only*/</i></td></tr>
<tr><th id="1104">1104</th><td>	<a class="typedef" href="../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a> <dfn class="decl field" id="megasas_cmd_fusion::cmd_completed" title='megasas_cmd_fusion::cmd_completed' data-ref="megasas_cmd_fusion::cmd_completed">cmd_completed</dfn>;  <i>/* raid 1/10 fp writes status holder */</i></td></tr>
<tr><th id="1105">1105</th><td></td></tr>
<tr><th id="1106">1106</th><td>};</td></tr>
<tr><th id="1107">1107</th><td></td></tr>
<tr><th id="1108">1108</th><td><b>struct</b> <dfn class="type def" id="LD_LOAD_BALANCE_INFO" title='LD_LOAD_BALANCE_INFO' data-ref="LD_LOAD_BALANCE_INFO">LD_LOAD_BALANCE_INFO</dfn> {</td></tr>
<tr><th id="1109">1109</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>	<dfn class="decl field" id="LD_LOAD_BALANCE_INFO::loadBalanceFlag" title='LD_LOAD_BALANCE_INFO::loadBalanceFlag' data-ref="LD_LOAD_BALANCE_INFO::loadBalanceFlag">loadBalanceFlag</dfn>;</td></tr>
<tr><th id="1110">1110</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>	<dfn class="decl field" id="LD_LOAD_BALANCE_INFO::reserved1" title='LD_LOAD_BALANCE_INFO::reserved1' data-ref="LD_LOAD_BALANCE_INFO::reserved1">reserved1</dfn>;</td></tr>
<tr><th id="1111">1111</th><td>	<a class="typedef" href="../../../include/linux/types.h.html#atomic_t" title='atomic_t' data-type='struct atomic_t' data-ref="atomic_t">atomic_t</a>     <dfn class="decl field" id="LD_LOAD_BALANCE_INFO::scsi_pending_cmds" title='LD_LOAD_BALANCE_INFO::scsi_pending_cmds' data-ref="LD_LOAD_BALANCE_INFO::scsi_pending_cmds">scsi_pending_cmds</dfn>[<a class="macro" href="#719" title="256" data-ref="_M/MAX_PHYSICAL_DEVICES">MAX_PHYSICAL_DEVICES</a>];</td></tr>
<tr><th id="1112">1112</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64">u64</a>     <dfn class="decl field" id="LD_LOAD_BALANCE_INFO::last_accessed_block" title='LD_LOAD_BALANCE_INFO::last_accessed_block' data-ref="LD_LOAD_BALANCE_INFO::last_accessed_block">last_accessed_block</dfn>[<a class="macro" href="#719" title="256" data-ref="_M/MAX_PHYSICAL_DEVICES">MAX_PHYSICAL_DEVICES</a>];</td></tr>
<tr><th id="1113">1113</th><td>};</td></tr>
<tr><th id="1114">1114</th><td></td></tr>
<tr><th id="1115">1115</th><td><i>/* SPAN_SET is info caclulated from span info from Raid map per LD */</i></td></tr>
<tr><th id="1116">1116</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="_LD_SPAN_SET" title='_LD_SPAN_SET' data-ref="_LD_SPAN_SET"><a class="type" href="#_LD_SPAN_SET" title='_LD_SPAN_SET' data-ref="_LD_SPAN_SET"><a class="type" href="#_LD_SPAN_SET" title='_LD_SPAN_SET' data-ref="_LD_SPAN_SET">_LD_SPAN_SET</a></a></dfn> {</td></tr>
<tr><th id="1117">1117</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64">u64</a>  <dfn class="decl field" id="_LD_SPAN_SET::log_start_lba" title='_LD_SPAN_SET::log_start_lba' data-ref="_LD_SPAN_SET::log_start_lba">log_start_lba</dfn>;</td></tr>
<tr><th id="1118">1118</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64">u64</a>  <dfn class="decl field" id="_LD_SPAN_SET::log_end_lba" title='_LD_SPAN_SET::log_end_lba' data-ref="_LD_SPAN_SET::log_end_lba">log_end_lba</dfn>;</td></tr>
<tr><th id="1119">1119</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64">u64</a>  <dfn class="decl field" id="_LD_SPAN_SET::span_row_start" title='_LD_SPAN_SET::span_row_start' data-ref="_LD_SPAN_SET::span_row_start">span_row_start</dfn>;</td></tr>
<tr><th id="1120">1120</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64">u64</a>  <dfn class="decl field" id="_LD_SPAN_SET::span_row_end" title='_LD_SPAN_SET::span_row_end' data-ref="_LD_SPAN_SET::span_row_end">span_row_end</dfn>;</td></tr>
<tr><th id="1121">1121</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64">u64</a>  <dfn class="decl field" id="_LD_SPAN_SET::data_strip_start" title='_LD_SPAN_SET::data_strip_start' data-ref="_LD_SPAN_SET::data_strip_start">data_strip_start</dfn>;</td></tr>
<tr><th id="1122">1122</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64">u64</a>  <dfn class="decl field" id="_LD_SPAN_SET::data_strip_end" title='_LD_SPAN_SET::data_strip_end' data-ref="_LD_SPAN_SET::data_strip_end">data_strip_end</dfn>;</td></tr>
<tr><th id="1123">1123</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64">u64</a>  <dfn class="decl field" id="_LD_SPAN_SET::data_row_start" title='_LD_SPAN_SET::data_row_start' data-ref="_LD_SPAN_SET::data_row_start">data_row_start</dfn>;</td></tr>
<tr><th id="1124">1124</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64">u64</a>  <dfn class="decl field" id="_LD_SPAN_SET::data_row_end" title='_LD_SPAN_SET::data_row_end' data-ref="_LD_SPAN_SET::data_row_end">data_row_end</dfn>;</td></tr>
<tr><th id="1125">1125</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>   <dfn class="decl field" id="_LD_SPAN_SET::strip_offset" title='_LD_SPAN_SET::strip_offset' data-ref="_LD_SPAN_SET::strip_offset">strip_offset</dfn>[<a class="macro" href="#704" title="8" data-ref="_M/MAX_SPAN_DEPTH">MAX_SPAN_DEPTH</a>];</td></tr>
<tr><th id="1126">1126</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32">u32</a>    <dfn class="decl field" id="_LD_SPAN_SET::span_row_data_width" title='_LD_SPAN_SET::span_row_data_width' data-ref="_LD_SPAN_SET::span_row_data_width">span_row_data_width</dfn>;</td></tr>
<tr><th id="1127">1127</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32">u32</a>    <dfn class="decl field" id="_LD_SPAN_SET::diff" title='_LD_SPAN_SET::diff' data-ref="_LD_SPAN_SET::diff">diff</dfn>;</td></tr>
<tr><th id="1128">1128</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32">u32</a>    <dfn class="decl field" id="_LD_SPAN_SET::reserved" title='_LD_SPAN_SET::reserved' data-ref="_LD_SPAN_SET::reserved">reserved</dfn>[<var>2</var>];</td></tr>
<tr><th id="1129">1129</th><td>} <dfn class="typedef" id="LD_SPAN_SET" title='LD_SPAN_SET' data-type='struct _LD_SPAN_SET' data-ref="LD_SPAN_SET">LD_SPAN_SET</dfn>, *<dfn class="typedef" id="PLD_SPAN_SET" title='PLD_SPAN_SET' data-type='struct _LD_SPAN_SET *' data-ref="PLD_SPAN_SET">PLD_SPAN_SET</dfn>;</td></tr>
<tr><th id="1130">1130</th><td></td></tr>
<tr><th id="1131">1131</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="LOG_BLOCK_SPAN_INFO" title='LOG_BLOCK_SPAN_INFO' data-ref="LOG_BLOCK_SPAN_INFO"><a class="type" href="#LOG_BLOCK_SPAN_INFO" title='LOG_BLOCK_SPAN_INFO' data-ref="LOG_BLOCK_SPAN_INFO"><a class="type" href="#LOG_BLOCK_SPAN_INFO" title='LOG_BLOCK_SPAN_INFO' data-ref="LOG_BLOCK_SPAN_INFO">LOG_BLOCK_SPAN_INFO</a></a></dfn> {</td></tr>
<tr><th id="1132">1132</th><td>	<a class="typedef" href="#LD_SPAN_SET" title='LD_SPAN_SET' data-type='struct _LD_SPAN_SET' data-ref="LD_SPAN_SET">LD_SPAN_SET</a>  <dfn class="decl field" id="LOG_BLOCK_SPAN_INFO::span_set" title='LOG_BLOCK_SPAN_INFO::span_set' data-ref="LOG_BLOCK_SPAN_INFO::span_set">span_set</dfn>[<a class="macro" href="#704" title="8" data-ref="_M/MAX_SPAN_DEPTH">MAX_SPAN_DEPTH</a>];</td></tr>
<tr><th id="1133">1133</th><td>} <dfn class="typedef" id="LD_SPAN_INFO" title='LD_SPAN_INFO' data-type='struct LOG_BLOCK_SPAN_INFO' data-ref="LD_SPAN_INFO">LD_SPAN_INFO</dfn>, *<dfn class="typedef" id="PLD_SPAN_INFO" title='PLD_SPAN_INFO' data-type='struct LOG_BLOCK_SPAN_INFO *' data-ref="PLD_SPAN_INFO">PLD_SPAN_INFO</dfn>;</td></tr>
<tr><th id="1134">1134</th><td></td></tr>
<tr><th id="1135">1135</th><td><b>struct</b> <dfn class="type def" id="MR_FW_RAID_MAP_ALL" title='MR_FW_RAID_MAP_ALL' data-ref="MR_FW_RAID_MAP_ALL">MR_FW_RAID_MAP_ALL</dfn> {</td></tr>
<tr><th id="1136">1136</th><td>	<b>struct</b> <a class="type" href="#MR_FW_RAID_MAP" title='MR_FW_RAID_MAP' data-ref="MR_FW_RAID_MAP">MR_FW_RAID_MAP</a> <dfn class="decl field" id="MR_FW_RAID_MAP_ALL::raidMap" title='MR_FW_RAID_MAP_ALL::raidMap' data-ref="MR_FW_RAID_MAP_ALL::raidMap">raidMap</dfn>;</td></tr>
<tr><th id="1137">1137</th><td>	<b>struct</b> <a class="type" href="#MR_LD_SPAN_MAP" title='MR_LD_SPAN_MAP' data-ref="MR_LD_SPAN_MAP">MR_LD_SPAN_MAP</a> <dfn class="decl field" id="MR_FW_RAID_MAP_ALL::ldSpanMap" title='MR_FW_RAID_MAP_ALL::ldSpanMap' data-ref="MR_FW_RAID_MAP_ALL::ldSpanMap">ldSpanMap</dfn>[<a class="macro" href="#709" title="64" data-ref="_M/MAX_LOGICAL_DRIVES">MAX_LOGICAL_DRIVES</a> - <var>1</var>];</td></tr>
<tr><th id="1138">1138</th><td>} <b>__attribute__</b> ((packed));</td></tr>
<tr><th id="1139">1139</th><td></td></tr>
<tr><th id="1140">1140</th><td><b>struct</b> <dfn class="type def" id="MR_DRV_RAID_MAP" title='MR_DRV_RAID_MAP' data-ref="MR_DRV_RAID_MAP">MR_DRV_RAID_MAP</dfn> {</td></tr>
<tr><th id="1141">1141</th><td>	<i>/* total size of this structure, including this field.</i></td></tr>
<tr><th id="1142">1142</th><td><i>	 * This feild will be manupulated by driver for ext raid map,</i></td></tr>
<tr><th id="1143">1143</th><td><i>	 * else pick the value from firmware raid map.</i></td></tr>
<tr><th id="1144">1144</th><td><i>	 */</i></td></tr>
<tr><th id="1145">1145</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le32" title='__le32' data-type='__u32' data-ref="__le32">__le32</a>                 <dfn class="decl field" id="MR_DRV_RAID_MAP::totalSize" title='MR_DRV_RAID_MAP::totalSize' data-ref="MR_DRV_RAID_MAP::totalSize">totalSize</dfn>;</td></tr>
<tr><th id="1146">1146</th><td></td></tr>
<tr><th id="1147">1147</th><td>	<b>union</b> {</td></tr>
<tr><th id="1148">1148</th><td>	<b>struct</b> {</td></tr>
<tr><th id="1149">1149</th><td>		<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le32" title='__le32' data-type='__u32' data-ref="__le32">__le32</a>         <dfn class="decl field" id="MR_DRV_RAID_MAP::(anonymousunion)::(anonymous)::maxLd" title='MR_DRV_RAID_MAP::(anonymous union)::(anonymous struct)::maxLd' data-ref="MR_DRV_RAID_MAP::(anonymousunion)::(anonymous)::maxLd">maxLd</dfn>;</td></tr>
<tr><th id="1150">1150</th><td>		<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le32" title='__le32' data-type='__u32' data-ref="__le32">__le32</a>         <dfn class="decl field" id="MR_DRV_RAID_MAP::(anonymousunion)::(anonymous)::maxSpanDepth" title='MR_DRV_RAID_MAP::(anonymous union)::(anonymous struct)::maxSpanDepth' data-ref="MR_DRV_RAID_MAP::(anonymousunion)::(anonymous)::maxSpanDepth">maxSpanDepth</dfn>;</td></tr>
<tr><th id="1151">1151</th><td>		<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le32" title='__le32' data-type='__u32' data-ref="__le32">__le32</a>         <dfn class="decl field" id="MR_DRV_RAID_MAP::(anonymousunion)::(anonymous)::maxRowSize" title='MR_DRV_RAID_MAP::(anonymous union)::(anonymous struct)::maxRowSize' data-ref="MR_DRV_RAID_MAP::(anonymousunion)::(anonymous)::maxRowSize">maxRowSize</dfn>;</td></tr>
<tr><th id="1152">1152</th><td>		<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le32" title='__le32' data-type='__u32' data-ref="__le32">__le32</a>         <dfn class="decl field" id="MR_DRV_RAID_MAP::(anonymousunion)::(anonymous)::maxPdCount" title='MR_DRV_RAID_MAP::(anonymous union)::(anonymous struct)::maxPdCount' data-ref="MR_DRV_RAID_MAP::(anonymousunion)::(anonymous)::maxPdCount">maxPdCount</dfn>;</td></tr>
<tr><th id="1153">1153</th><td>		<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le32" title='__le32' data-type='__u32' data-ref="__le32">__le32</a>         <dfn class="decl field" id="MR_DRV_RAID_MAP::(anonymousunion)::(anonymous)::maxArrays" title='MR_DRV_RAID_MAP::(anonymous union)::(anonymous struct)::maxArrays' data-ref="MR_DRV_RAID_MAP::(anonymousunion)::(anonymous)::maxArrays">maxArrays</dfn>;</td></tr>
<tr><th id="1154">1154</th><td>	} <dfn class="decl field" id="MR_DRV_RAID_MAP::(anonymous)::validationInfo" title='MR_DRV_RAID_MAP::(anonymous union)::validationInfo' data-ref="MR_DRV_RAID_MAP::(anonymous)::validationInfo">validationInfo</dfn>;</td></tr>
<tr><th id="1155">1155</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le32" title='__le32' data-type='__u32' data-ref="__le32">__le32</a>             <dfn class="decl field" id="MR_DRV_RAID_MAP::(anonymous)::version" title='MR_DRV_RAID_MAP::(anonymous union)::version' data-ref="MR_DRV_RAID_MAP::(anonymous)::version">version</dfn>[<var>5</var>];</td></tr>
<tr><th id="1156">1156</th><td>	};</td></tr>
<tr><th id="1157">1157</th><td></td></tr>
<tr><th id="1158">1158</th><td>	<i>/* timeout value used by driver in FP IOs*/</i></td></tr>
<tr><th id="1159">1159</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>                  <dfn class="decl field" id="MR_DRV_RAID_MAP::fpPdIoTimeoutSec" title='MR_DRV_RAID_MAP::fpPdIoTimeoutSec' data-ref="MR_DRV_RAID_MAP::fpPdIoTimeoutSec">fpPdIoTimeoutSec</dfn>;</td></tr>
<tr><th id="1160">1160</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>                  <dfn class="decl field" id="MR_DRV_RAID_MAP::reserved2" title='MR_DRV_RAID_MAP::reserved2' data-ref="MR_DRV_RAID_MAP::reserved2">reserved2</dfn>[<var>7</var>];</td></tr>
<tr><th id="1161">1161</th><td></td></tr>
<tr><th id="1162">1162</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le16" title='__le16' data-type='__u16' data-ref="__le16">__le16</a>                 <dfn class="decl field" id="MR_DRV_RAID_MAP::ldCount" title='MR_DRV_RAID_MAP::ldCount' data-ref="MR_DRV_RAID_MAP::ldCount">ldCount</dfn>;</td></tr>
<tr><th id="1163">1163</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le16" title='__le16' data-type='__u16' data-ref="__le16">__le16</a>                 <dfn class="decl field" id="MR_DRV_RAID_MAP::arCount" title='MR_DRV_RAID_MAP::arCount' data-ref="MR_DRV_RAID_MAP::arCount">arCount</dfn>;</td></tr>
<tr><th id="1164">1164</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le16" title='__le16' data-type='__u16' data-ref="__le16">__le16</a>                 <dfn class="decl field" id="MR_DRV_RAID_MAP::spanCount" title='MR_DRV_RAID_MAP::spanCount' data-ref="MR_DRV_RAID_MAP::spanCount">spanCount</dfn>;</td></tr>
<tr><th id="1165">1165</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le16" title='__le16' data-type='__u16' data-ref="__le16">__le16</a>                 <dfn class="decl field" id="MR_DRV_RAID_MAP::reserve3" title='MR_DRV_RAID_MAP::reserve3' data-ref="MR_DRV_RAID_MAP::reserve3">reserve3</dfn>;</td></tr>
<tr><th id="1166">1166</th><td></td></tr>
<tr><th id="1167">1167</th><td>	<b>struct</b> <a class="type" href="#MR_DEV_HANDLE_INFO" title='MR_DEV_HANDLE_INFO' data-ref="MR_DEV_HANDLE_INFO">MR_DEV_HANDLE_INFO</a></td></tr>
<tr><th id="1168">1168</th><td>		<dfn class="decl field" id="MR_DRV_RAID_MAP::devHndlInfo" title='MR_DRV_RAID_MAP::devHndlInfo' data-ref="MR_DRV_RAID_MAP::devHndlInfo">devHndlInfo</dfn>[<a class="macro" href="#721" title="512" data-ref="_M/MAX_RAIDMAP_PHYSICAL_DEVICES_DYN">MAX_RAIDMAP_PHYSICAL_DEVICES_DYN</a>];</td></tr>
<tr><th id="1169">1169</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16">u16</a> <dfn class="decl field" id="MR_DRV_RAID_MAP::ldTgtIdToLd" title='MR_DRV_RAID_MAP::ldTgtIdToLd' data-ref="MR_DRV_RAID_MAP::ldTgtIdToLd">ldTgtIdToLd</dfn>[<a class="macro" href="#711" title="512" data-ref="_M/MAX_LOGICAL_DRIVES_DYN">MAX_LOGICAL_DRIVES_DYN</a>];</td></tr>
<tr><th id="1170">1170</th><td>	<b>struct</b> <a class="type" href="#MR_ARRAY_INFO" title='MR_ARRAY_INFO' data-ref="MR_ARRAY_INFO">MR_ARRAY_INFO</a> <dfn class="decl field" id="MR_DRV_RAID_MAP::arMapInfo" title='MR_DRV_RAID_MAP::arMapInfo' data-ref="MR_DRV_RAID_MAP::arMapInfo">arMapInfo</dfn>[<a class="macro" href="#718" title="512" data-ref="_M/MAX_API_ARRAYS_DYN">MAX_API_ARRAYS_DYN</a>];</td></tr>
<tr><th id="1171">1171</th><td>	<b>struct</b> <a class="type" href="#MR_LD_SPAN_MAP" title='MR_LD_SPAN_MAP' data-ref="MR_LD_SPAN_MAP">MR_LD_SPAN_MAP</a>      <dfn class="decl field" id="MR_DRV_RAID_MAP::ldSpanMap" title='MR_DRV_RAID_MAP::ldSpanMap' data-ref="MR_DRV_RAID_MAP::ldSpanMap">ldSpanMap</dfn>[<var>1</var>];</td></tr>
<tr><th id="1172">1172</th><td></td></tr>
<tr><th id="1173">1173</th><td>};</td></tr>
<tr><th id="1174">1174</th><td></td></tr>
<tr><th id="1175">1175</th><td><i>/* Driver raid map size is same as raid map ext</i></td></tr>
<tr><th id="1176">1176</th><td><i> * MR_DRV_RAID_MAP_ALL is created to sync with old raid.</i></td></tr>
<tr><th id="1177">1177</th><td><i> * And it is mainly for code re-use purpose.</i></td></tr>
<tr><th id="1178">1178</th><td><i> */</i></td></tr>
<tr><th id="1179">1179</th><td><b>struct</b> <dfn class="type def" id="MR_DRV_RAID_MAP_ALL" title='MR_DRV_RAID_MAP_ALL' data-ref="MR_DRV_RAID_MAP_ALL">MR_DRV_RAID_MAP_ALL</dfn> {</td></tr>
<tr><th id="1180">1180</th><td></td></tr>
<tr><th id="1181">1181</th><td>	<b>struct</b> <a class="type" href="#MR_DRV_RAID_MAP" title='MR_DRV_RAID_MAP' data-ref="MR_DRV_RAID_MAP">MR_DRV_RAID_MAP</a> <dfn class="decl field" id="MR_DRV_RAID_MAP_ALL::raidMap" title='MR_DRV_RAID_MAP_ALL::raidMap' data-ref="MR_DRV_RAID_MAP_ALL::raidMap">raidMap</dfn>;</td></tr>
<tr><th id="1182">1182</th><td>	<b>struct</b> <a class="type" href="#MR_LD_SPAN_MAP" title='MR_LD_SPAN_MAP' data-ref="MR_LD_SPAN_MAP">MR_LD_SPAN_MAP</a> <dfn class="decl field" id="MR_DRV_RAID_MAP_ALL::ldSpanMap" title='MR_DRV_RAID_MAP_ALL::ldSpanMap' data-ref="MR_DRV_RAID_MAP_ALL::ldSpanMap">ldSpanMap</dfn>[<a class="macro" href="#711" title="512" data-ref="_M/MAX_LOGICAL_DRIVES_DYN">MAX_LOGICAL_DRIVES_DYN</a> - <var>1</var>];</td></tr>
<tr><th id="1183">1183</th><td>} <a class="macro" href="../../../include/linux/compiler-gcc.h.html#107" title="__attribute__((packed))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="1184">1184</th><td></td></tr>
<tr><th id="1185">1185</th><td></td></tr>
<tr><th id="1186">1186</th><td></td></tr>
<tr><th id="1187">1187</th><td><b>struct</b> <dfn class="type def" id="MR_FW_RAID_MAP_EXT" title='MR_FW_RAID_MAP_EXT' data-ref="MR_FW_RAID_MAP_EXT">MR_FW_RAID_MAP_EXT</dfn> {</td></tr>
<tr><th id="1188">1188</th><td>	<i>/* Not usred in new map */</i></td></tr>
<tr><th id="1189">1189</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32">u32</a>                 <dfn class="decl field" id="MR_FW_RAID_MAP_EXT::reserved" title='MR_FW_RAID_MAP_EXT::reserved' data-ref="MR_FW_RAID_MAP_EXT::reserved">reserved</dfn>;</td></tr>
<tr><th id="1190">1190</th><td></td></tr>
<tr><th id="1191">1191</th><td>	<b>union</b> {</td></tr>
<tr><th id="1192">1192</th><td>	<b>struct</b> {</td></tr>
<tr><th id="1193">1193</th><td>		<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32">u32</a>         <dfn class="decl field" id="MR_FW_RAID_MAP_EXT::(anonymousunion)::(anonymous)::maxLd" title='MR_FW_RAID_MAP_EXT::(anonymous union)::(anonymous struct)::maxLd' data-ref="MR_FW_RAID_MAP_EXT::(anonymousunion)::(anonymous)::maxLd">maxLd</dfn>;</td></tr>
<tr><th id="1194">1194</th><td>		<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32">u32</a>         <dfn class="decl field" id="MR_FW_RAID_MAP_EXT::(anonymousunion)::(anonymous)::maxSpanDepth" title='MR_FW_RAID_MAP_EXT::(anonymous union)::(anonymous struct)::maxSpanDepth' data-ref="MR_FW_RAID_MAP_EXT::(anonymousunion)::(anonymous)::maxSpanDepth">maxSpanDepth</dfn>;</td></tr>
<tr><th id="1195">1195</th><td>		<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32">u32</a>         <dfn class="decl field" id="MR_FW_RAID_MAP_EXT::(anonymousunion)::(anonymous)::maxRowSize" title='MR_FW_RAID_MAP_EXT::(anonymous union)::(anonymous struct)::maxRowSize' data-ref="MR_FW_RAID_MAP_EXT::(anonymousunion)::(anonymous)::maxRowSize">maxRowSize</dfn>;</td></tr>
<tr><th id="1196">1196</th><td>		<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32">u32</a>         <dfn class="decl field" id="MR_FW_RAID_MAP_EXT::(anonymousunion)::(anonymous)::maxPdCount" title='MR_FW_RAID_MAP_EXT::(anonymous union)::(anonymous struct)::maxPdCount' data-ref="MR_FW_RAID_MAP_EXT::(anonymousunion)::(anonymous)::maxPdCount">maxPdCount</dfn>;</td></tr>
<tr><th id="1197">1197</th><td>		<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32">u32</a>         <dfn class="decl field" id="MR_FW_RAID_MAP_EXT::(anonymousunion)::(anonymous)::maxArrays" title='MR_FW_RAID_MAP_EXT::(anonymous union)::(anonymous struct)::maxArrays' data-ref="MR_FW_RAID_MAP_EXT::(anonymousunion)::(anonymous)::maxArrays">maxArrays</dfn>;</td></tr>
<tr><th id="1198">1198</th><td>	} <dfn class="decl field" id="MR_FW_RAID_MAP_EXT::(anonymous)::validationInfo" title='MR_FW_RAID_MAP_EXT::(anonymous union)::validationInfo' data-ref="MR_FW_RAID_MAP_EXT::(anonymous)::validationInfo">validationInfo</dfn>;</td></tr>
<tr><th id="1199">1199</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32">u32</a>             <dfn class="decl field" id="MR_FW_RAID_MAP_EXT::(anonymous)::version" title='MR_FW_RAID_MAP_EXT::(anonymous union)::version' data-ref="MR_FW_RAID_MAP_EXT::(anonymous)::version">version</dfn>[<var>5</var>];</td></tr>
<tr><th id="1200">1200</th><td>	};</td></tr>
<tr><th id="1201">1201</th><td></td></tr>
<tr><th id="1202">1202</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>                  <dfn class="decl field" id="MR_FW_RAID_MAP_EXT::fpPdIoTimeoutSec" title='MR_FW_RAID_MAP_EXT::fpPdIoTimeoutSec' data-ref="MR_FW_RAID_MAP_EXT::fpPdIoTimeoutSec">fpPdIoTimeoutSec</dfn>;</td></tr>
<tr><th id="1203">1203</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>                  <dfn class="decl field" id="MR_FW_RAID_MAP_EXT::reserved2" title='MR_FW_RAID_MAP_EXT::reserved2' data-ref="MR_FW_RAID_MAP_EXT::reserved2">reserved2</dfn>[<var>7</var>];</td></tr>
<tr><th id="1204">1204</th><td></td></tr>
<tr><th id="1205">1205</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le16" title='__le16' data-type='__u16' data-ref="__le16">__le16</a>                 <dfn class="decl field" id="MR_FW_RAID_MAP_EXT::ldCount" title='MR_FW_RAID_MAP_EXT::ldCount' data-ref="MR_FW_RAID_MAP_EXT::ldCount">ldCount</dfn>;</td></tr>
<tr><th id="1206">1206</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le16" title='__le16' data-type='__u16' data-ref="__le16">__le16</a>                 <dfn class="decl field" id="MR_FW_RAID_MAP_EXT::arCount" title='MR_FW_RAID_MAP_EXT::arCount' data-ref="MR_FW_RAID_MAP_EXT::arCount">arCount</dfn>;</td></tr>
<tr><th id="1207">1207</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le16" title='__le16' data-type='__u16' data-ref="__le16">__le16</a>                 <dfn class="decl field" id="MR_FW_RAID_MAP_EXT::spanCount" title='MR_FW_RAID_MAP_EXT::spanCount' data-ref="MR_FW_RAID_MAP_EXT::spanCount">spanCount</dfn>;</td></tr>
<tr><th id="1208">1208</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le16" title='__le16' data-type='__u16' data-ref="__le16">__le16</a>                 <dfn class="decl field" id="MR_FW_RAID_MAP_EXT::reserve3" title='MR_FW_RAID_MAP_EXT::reserve3' data-ref="MR_FW_RAID_MAP_EXT::reserve3">reserve3</dfn>;</td></tr>
<tr><th id="1209">1209</th><td></td></tr>
<tr><th id="1210">1210</th><td>	<b>struct</b> <a class="type" href="#MR_DEV_HANDLE_INFO" title='MR_DEV_HANDLE_INFO' data-ref="MR_DEV_HANDLE_INFO">MR_DEV_HANDLE_INFO</a>  <dfn class="decl field" id="MR_FW_RAID_MAP_EXT::devHndlInfo" title='MR_FW_RAID_MAP_EXT::devHndlInfo' data-ref="MR_FW_RAID_MAP_EXT::devHndlInfo">devHndlInfo</dfn>[<a class="macro" href="#720" title="(256)" data-ref="_M/MAX_RAIDMAP_PHYSICAL_DEVICES">MAX_RAIDMAP_PHYSICAL_DEVICES</a>];</td></tr>
<tr><th id="1211">1211</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>                  <dfn class="decl field" id="MR_FW_RAID_MAP_EXT::ldTgtIdToLd" title='MR_FW_RAID_MAP_EXT::ldTgtIdToLd' data-ref="MR_FW_RAID_MAP_EXT::ldTgtIdToLd">ldTgtIdToLd</dfn>[<a class="macro" href="#710" title="256" data-ref="_M/MAX_LOGICAL_DRIVES_EXT">MAX_LOGICAL_DRIVES_EXT</a>];</td></tr>
<tr><th id="1212">1212</th><td>	<b>struct</b> <a class="type" href="#MR_ARRAY_INFO" title='MR_ARRAY_INFO' data-ref="MR_ARRAY_INFO">MR_ARRAY_INFO</a>       <dfn class="decl field" id="MR_FW_RAID_MAP_EXT::arMapInfo" title='MR_FW_RAID_MAP_EXT::arMapInfo' data-ref="MR_FW_RAID_MAP_EXT::arMapInfo">arMapInfo</dfn>[<a class="macro" href="#717" title="(256)" data-ref="_M/MAX_API_ARRAYS_EXT">MAX_API_ARRAYS_EXT</a>];</td></tr>
<tr><th id="1213">1213</th><td>	<b>struct</b> <a class="type" href="#MR_LD_SPAN_MAP" title='MR_LD_SPAN_MAP' data-ref="MR_LD_SPAN_MAP">MR_LD_SPAN_MAP</a>      <dfn class="decl field" id="MR_FW_RAID_MAP_EXT::ldSpanMap" title='MR_FW_RAID_MAP_EXT::ldSpanMap' data-ref="MR_FW_RAID_MAP_EXT::ldSpanMap">ldSpanMap</dfn>[<a class="macro" href="#710" title="256" data-ref="_M/MAX_LOGICAL_DRIVES_EXT">MAX_LOGICAL_DRIVES_EXT</a>];</td></tr>
<tr><th id="1214">1214</th><td>};</td></tr>
<tr><th id="1215">1215</th><td></td></tr>
<tr><th id="1216">1216</th><td><i>/*</i></td></tr>
<tr><th id="1217">1217</th><td><i> *  * define MR_PD_CFG_SEQ structure for system PDs</i></td></tr>
<tr><th id="1218">1218</th><td><i> *   */</i></td></tr>
<tr><th id="1219">1219</th><td><b>struct</b> <dfn class="type def" id="MR_PD_CFG_SEQ" title='MR_PD_CFG_SEQ' data-ref="MR_PD_CFG_SEQ">MR_PD_CFG_SEQ</dfn> {</td></tr>
<tr><th id="1220">1220</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16">u16</a> <dfn class="decl field" id="MR_PD_CFG_SEQ::seqNum" title='MR_PD_CFG_SEQ::seqNum' data-ref="MR_PD_CFG_SEQ::seqNum">seqNum</dfn>;</td></tr>
<tr><th id="1221">1221</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16">u16</a> <dfn class="decl field" id="MR_PD_CFG_SEQ::devHandle" title='MR_PD_CFG_SEQ::devHandle' data-ref="MR_PD_CFG_SEQ::devHandle">devHandle</dfn>;</td></tr>
<tr><th id="1222">1222</th><td>	<b>struct</b> {</td></tr>
<tr><th id="1223">1223</th><td><u>#<span data-ppcond="1223">if</span>   defined(<span class="macro" data-ref="_M/__BIG_ENDIAN_BITFIELD">__BIG_ENDIAN_BITFIELD</span>)</u></td></tr>
<tr><th id="1224">1224</th><td>		u8     reserved:<var>7</var>;</td></tr>
<tr><th id="1225">1225</th><td>		u8     tmCapable:<var>1</var>;</td></tr>
<tr><th id="1226">1226</th><td><u>#<span data-ppcond="1223">else</span></u></td></tr>
<tr><th id="1227">1227</th><td>		<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>     <dfn class="decl field" id="MR_PD_CFG_SEQ::(anonymous)::tmCapable" title='MR_PD_CFG_SEQ::(anonymous struct)::tmCapable' data-ref="MR_PD_CFG_SEQ::(anonymous)::tmCapable">tmCapable</dfn>:<var>1</var>;</td></tr>
<tr><th id="1228">1228</th><td>		<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>     <dfn class="decl field" id="MR_PD_CFG_SEQ::(anonymous)::reserved" title='MR_PD_CFG_SEQ::(anonymous struct)::reserved' data-ref="MR_PD_CFG_SEQ::(anonymous)::reserved">reserved</dfn>:<var>7</var>;</td></tr>
<tr><th id="1229">1229</th><td><u>#<span data-ppcond="1223">endif</span></u></td></tr>
<tr><th id="1230">1230</th><td>	} <dfn class="decl field" id="MR_PD_CFG_SEQ::capability" title='MR_PD_CFG_SEQ::capability' data-ref="MR_PD_CFG_SEQ::capability">capability</dfn>;</td></tr>
<tr><th id="1231">1231</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>  <dfn class="decl field" id="MR_PD_CFG_SEQ::reserved" title='MR_PD_CFG_SEQ::reserved' data-ref="MR_PD_CFG_SEQ::reserved">reserved</dfn>;</td></tr>
<tr><th id="1232">1232</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16">u16</a> <dfn class="decl field" id="MR_PD_CFG_SEQ::pd_target_id" title='MR_PD_CFG_SEQ::pd_target_id' data-ref="MR_PD_CFG_SEQ::pd_target_id">pd_target_id</dfn>;</td></tr>
<tr><th id="1233">1233</th><td>} <a class="macro" href="../../../include/linux/compiler-gcc.h.html#107" title="__attribute__((packed))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="1234">1234</th><td></td></tr>
<tr><th id="1235">1235</th><td><b>struct</b> <dfn class="type def" id="MR_PD_CFG_SEQ_NUM_SYNC" title='MR_PD_CFG_SEQ_NUM_SYNC' data-ref="MR_PD_CFG_SEQ_NUM_SYNC">MR_PD_CFG_SEQ_NUM_SYNC</dfn> {</td></tr>
<tr><th id="1236">1236</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le32" title='__le32' data-type='__u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="MR_PD_CFG_SEQ_NUM_SYNC::size" title='MR_PD_CFG_SEQ_NUM_SYNC::size' data-ref="MR_PD_CFG_SEQ_NUM_SYNC::size">size</dfn>;</td></tr>
<tr><th id="1237">1237</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le32" title='__le32' data-type='__u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="MR_PD_CFG_SEQ_NUM_SYNC::count" title='MR_PD_CFG_SEQ_NUM_SYNC::count' data-ref="MR_PD_CFG_SEQ_NUM_SYNC::count">count</dfn>;</td></tr>
<tr><th id="1238">1238</th><td>	<b>struct</b> <a class="type" href="#MR_PD_CFG_SEQ" title='MR_PD_CFG_SEQ' data-ref="MR_PD_CFG_SEQ">MR_PD_CFG_SEQ</a> <dfn class="decl field" id="MR_PD_CFG_SEQ_NUM_SYNC::seq" title='MR_PD_CFG_SEQ_NUM_SYNC::seq' data-ref="MR_PD_CFG_SEQ_NUM_SYNC::seq">seq</dfn>[<var>1</var>];</td></tr>
<tr><th id="1239">1239</th><td>} <a class="macro" href="../../../include/linux/compiler-gcc.h.html#107" title="__attribute__((packed))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="1240">1240</th><td></td></tr>
<tr><th id="1241">1241</th><td><i>/* stream detection */</i></td></tr>
<tr><th id="1242">1242</th><td><b>struct</b> <dfn class="type def" id="STREAM_DETECT" title='STREAM_DETECT' data-ref="STREAM_DETECT">STREAM_DETECT</dfn> {</td></tr>
<tr><th id="1243">1243</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64">u64</a> <dfn class="decl field" id="STREAM_DETECT::next_seq_lba" title='STREAM_DETECT::next_seq_lba' data-ref="STREAM_DETECT::next_seq_lba">next_seq_lba</dfn>; <i>/* next LBA to match sequential access */</i></td></tr>
<tr><th id="1244">1244</th><td>	<b>struct</b> <a class="type" href="#megasas_cmd_fusion" title='megasas_cmd_fusion' data-ref="megasas_cmd_fusion">megasas_cmd_fusion</a> *<dfn class="decl field" id="STREAM_DETECT::first_cmd_fusion" title='STREAM_DETECT::first_cmd_fusion' data-ref="STREAM_DETECT::first_cmd_fusion">first_cmd_fusion</dfn>; <i>/* first cmd in group */</i></td></tr>
<tr><th id="1245">1245</th><td>	<b>struct</b> <a class="type" href="#megasas_cmd_fusion" title='megasas_cmd_fusion' data-ref="megasas_cmd_fusion">megasas_cmd_fusion</a> *<dfn class="decl field" id="STREAM_DETECT::last_cmd_fusion" title='STREAM_DETECT::last_cmd_fusion' data-ref="STREAM_DETECT::last_cmd_fusion">last_cmd_fusion</dfn>; <i>/* last cmd in group */</i></td></tr>
<tr><th id="1246">1246</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32">u32</a> <dfn class="decl field" id="STREAM_DETECT::count_cmds_in_stream" title='STREAM_DETECT::count_cmds_in_stream' data-ref="STREAM_DETECT::count_cmds_in_stream">count_cmds_in_stream</dfn>; <i>/* count of host commands in this stream */</i></td></tr>
<tr><th id="1247">1247</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16">u16</a> <dfn class="decl field" id="STREAM_DETECT::num_sges_in_group" title='STREAM_DETECT::num_sges_in_group' data-ref="STREAM_DETECT::num_sges_in_group">num_sges_in_group</dfn>; <i>/* total number of SGEs in grouped IOs */</i></td></tr>
<tr><th id="1248">1248</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="decl field" id="STREAM_DETECT::is_read" title='STREAM_DETECT::is_read' data-ref="STREAM_DETECT::is_read">is_read</dfn>; <i>/* SCSI OpCode for this stream */</i></td></tr>
<tr><th id="1249">1249</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="decl field" id="STREAM_DETECT::group_depth" title='STREAM_DETECT::group_depth' data-ref="STREAM_DETECT::group_depth">group_depth</dfn>; <i>/* total number of host commands in group */</i></td></tr>
<tr><th id="1250">1250</th><td>	<i>/* TRUE if cannot add any more commands to this group */</i></td></tr>
<tr><th id="1251">1251</th><td>	<a class="typedef" href="../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a> <dfn class="decl field" id="STREAM_DETECT::group_flush" title='STREAM_DETECT::group_flush' data-ref="STREAM_DETECT::group_flush">group_flush</dfn>;</td></tr>
<tr><th id="1252">1252</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="decl field" id="STREAM_DETECT::reserved" title='STREAM_DETECT::reserved' data-ref="STREAM_DETECT::reserved">reserved</dfn>[<var>7</var>]; <i>/* pad to 64-bit alignment */</i></td></tr>
<tr><th id="1253">1253</th><td>};</td></tr>
<tr><th id="1254">1254</th><td></td></tr>
<tr><th id="1255">1255</th><td><b>struct</b> <dfn class="type def" id="LD_STREAM_DETECT" title='LD_STREAM_DETECT' data-ref="LD_STREAM_DETECT">LD_STREAM_DETECT</dfn> {</td></tr>
<tr><th id="1256">1256</th><td>	<a class="typedef" href="../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a> <dfn class="decl field" id="LD_STREAM_DETECT::write_back" title='LD_STREAM_DETECT::write_back' data-ref="LD_STREAM_DETECT::write_back">write_back</dfn>; <i>/* TRUE if WB, FALSE if WT */</i></td></tr>
<tr><th id="1257">1257</th><td>	<a class="typedef" href="../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a> <dfn class="decl field" id="LD_STREAM_DETECT::fp_write_enabled" title='LD_STREAM_DETECT::fp_write_enabled' data-ref="LD_STREAM_DETECT::fp_write_enabled">fp_write_enabled</dfn>;</td></tr>
<tr><th id="1258">1258</th><td>	<a class="typedef" href="../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a> <dfn class="decl field" id="LD_STREAM_DETECT::members_ssds" title='LD_STREAM_DETECT::members_ssds' data-ref="LD_STREAM_DETECT::members_ssds">members_ssds</dfn>;</td></tr>
<tr><th id="1259">1259</th><td>	<a class="typedef" href="../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a> <dfn class="decl field" id="LD_STREAM_DETECT::fp_cache_bypass_capable" title='LD_STREAM_DETECT::fp_cache_bypass_capable' data-ref="LD_STREAM_DETECT::fp_cache_bypass_capable">fp_cache_bypass_capable</dfn>;</td></tr>
<tr><th id="1260">1260</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32">u32</a> <dfn class="decl field" id="LD_STREAM_DETECT::mru_bit_map" title='LD_STREAM_DETECT::mru_bit_map' data-ref="LD_STREAM_DETECT::mru_bit_map">mru_bit_map</dfn>; <i>/* bitmap used to track MRU and LRU stream indicies */</i></td></tr>
<tr><th id="1261">1261</th><td>	<i>/* this is the array of stream detect structures (one per stream) */</i></td></tr>
<tr><th id="1262">1262</th><td>	<b>struct</b> <a class="type" href="#STREAM_DETECT" title='STREAM_DETECT' data-ref="STREAM_DETECT">STREAM_DETECT</a> <dfn class="decl field" id="LD_STREAM_DETECT::stream_track" title='LD_STREAM_DETECT::stream_track' data-ref="LD_STREAM_DETECT::stream_track">stream_track</dfn>[<a class="macro" href="#259" title="8" data-ref="_M/MAX_STREAMS_TRACKED">MAX_STREAMS_TRACKED</a>];</td></tr>
<tr><th id="1263">1263</th><td>};</td></tr>
<tr><th id="1264">1264</th><td></td></tr>
<tr><th id="1265">1265</th><td><b>struct</b> <dfn class="type def" id="MPI2_IOC_INIT_RDPQ_ARRAY_ENTRY" title='MPI2_IOC_INIT_RDPQ_ARRAY_ENTRY' data-ref="MPI2_IOC_INIT_RDPQ_ARRAY_ENTRY">MPI2_IOC_INIT_RDPQ_ARRAY_ENTRY</dfn> {</td></tr>
<tr><th id="1266">1266</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64">u64</a> <dfn class="decl field" id="MPI2_IOC_INIT_RDPQ_ARRAY_ENTRY::RDPQBaseAddress" title='MPI2_IOC_INIT_RDPQ_ARRAY_ENTRY::RDPQBaseAddress' data-ref="MPI2_IOC_INIT_RDPQ_ARRAY_ENTRY::RDPQBaseAddress">RDPQBaseAddress</dfn>;</td></tr>
<tr><th id="1267">1267</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32">u32</a> <dfn class="decl field" id="MPI2_IOC_INIT_RDPQ_ARRAY_ENTRY::Reserved1" title='MPI2_IOC_INIT_RDPQ_ARRAY_ENTRY::Reserved1' data-ref="MPI2_IOC_INIT_RDPQ_ARRAY_ENTRY::Reserved1">Reserved1</dfn>;</td></tr>
<tr><th id="1268">1268</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32">u32</a> <dfn class="decl field" id="MPI2_IOC_INIT_RDPQ_ARRAY_ENTRY::Reserved2" title='MPI2_IOC_INIT_RDPQ_ARRAY_ENTRY::Reserved2' data-ref="MPI2_IOC_INIT_RDPQ_ARRAY_ENTRY::Reserved2">Reserved2</dfn>;</td></tr>
<tr><th id="1269">1269</th><td>};</td></tr>
<tr><th id="1270">1270</th><td></td></tr>
<tr><th id="1271">1271</th><td><b>struct</b> <dfn class="type def" id="rdpq_alloc_detail" title='rdpq_alloc_detail' data-ref="rdpq_alloc_detail">rdpq_alloc_detail</dfn> {</td></tr>
<tr><th id="1272">1272</th><td>	<b>struct</b> <a class="type" href="../../../include/linux/dmapool.h.html#dma_pool" title='dma_pool' data-ref="dma_pool">dma_pool</a> *<dfn class="decl field" id="rdpq_alloc_detail::dma_pool_ptr" title='rdpq_alloc_detail::dma_pool_ptr' data-ref="rdpq_alloc_detail::dma_pool_ptr">dma_pool_ptr</dfn>;</td></tr>
<tr><th id="1273">1273</th><td>	<a class="typedef" href="../../../include/linux/types.h.html#dma_addr_t" title='dma_addr_t' data-type='u64' data-ref="dma_addr_t">dma_addr_t</a>	<dfn class="decl field" id="rdpq_alloc_detail::pool_entry_phys" title='rdpq_alloc_detail::pool_entry_phys' data-ref="rdpq_alloc_detail::pool_entry_phys">pool_entry_phys</dfn>;</td></tr>
<tr><th id="1274">1274</th><td>	<b>union</b> <a class="type" href="#MPI2_REPLY_DESCRIPTORS_UNION" title='MPI2_REPLY_DESCRIPTORS_UNION' data-ref="MPI2_REPLY_DESCRIPTORS_UNION">MPI2_REPLY_DESCRIPTORS_UNION</a> *<dfn class="decl field" id="rdpq_alloc_detail::pool_entry_virt" title='rdpq_alloc_detail::pool_entry_virt' data-ref="rdpq_alloc_detail::pool_entry_virt">pool_entry_virt</dfn>;</td></tr>
<tr><th id="1275">1275</th><td>};</td></tr>
<tr><th id="1276">1276</th><td></td></tr>
<tr><th id="1277">1277</th><td><b>struct</b> <dfn class="type def" id="fusion_context" title='fusion_context' data-ref="fusion_context">fusion_context</dfn> {</td></tr>
<tr><th id="1278">1278</th><td>	<b>struct</b> <a class="type" href="#megasas_cmd_fusion" title='megasas_cmd_fusion' data-ref="megasas_cmd_fusion">megasas_cmd_fusion</a> **<dfn class="decl field" id="fusion_context::cmd_list" title='fusion_context::cmd_list' data-ref="fusion_context::cmd_list">cmd_list</dfn>;</td></tr>
<tr><th id="1279">1279</th><td>	<a class="typedef" href="../../../include/linux/types.h.html#dma_addr_t" title='dma_addr_t' data-type='u64' data-ref="dma_addr_t">dma_addr_t</a> <dfn class="decl field" id="fusion_context::req_frames_desc_phys" title='fusion_context::req_frames_desc_phys' data-ref="fusion_context::req_frames_desc_phys">req_frames_desc_phys</dfn>;</td></tr>
<tr><th id="1280">1280</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> *<dfn class="decl field" id="fusion_context::req_frames_desc" title='fusion_context::req_frames_desc' data-ref="fusion_context::req_frames_desc">req_frames_desc</dfn>;</td></tr>
<tr><th id="1281">1281</th><td></td></tr>
<tr><th id="1282">1282</th><td>	<b>struct</b> <a class="type" href="../../../include/linux/dmapool.h.html#dma_pool" title='dma_pool' data-ref="dma_pool">dma_pool</a> *<dfn class="decl field" id="fusion_context::io_request_frames_pool" title='fusion_context::io_request_frames_pool' data-ref="fusion_context::io_request_frames_pool">io_request_frames_pool</dfn>;</td></tr>
<tr><th id="1283">1283</th><td>	<a class="typedef" href="../../../include/linux/types.h.html#dma_addr_t" title='dma_addr_t' data-type='u64' data-ref="dma_addr_t">dma_addr_t</a> <dfn class="decl field" id="fusion_context::io_request_frames_phys" title='fusion_context::io_request_frames_phys' data-ref="fusion_context::io_request_frames_phys">io_request_frames_phys</dfn>;</td></tr>
<tr><th id="1284">1284</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> *<dfn class="decl field" id="fusion_context::io_request_frames" title='fusion_context::io_request_frames' data-ref="fusion_context::io_request_frames">io_request_frames</dfn>;</td></tr>
<tr><th id="1285">1285</th><td></td></tr>
<tr><th id="1286">1286</th><td>	<b>struct</b> <a class="type" href="../../../include/linux/dmapool.h.html#dma_pool" title='dma_pool' data-ref="dma_pool">dma_pool</a> *<dfn class="decl field" id="fusion_context::sg_dma_pool" title='fusion_context::sg_dma_pool' data-ref="fusion_context::sg_dma_pool">sg_dma_pool</dfn>;</td></tr>
<tr><th id="1287">1287</th><td>	<b>struct</b> <a class="type" href="../../../include/linux/dmapool.h.html#dma_pool" title='dma_pool' data-ref="dma_pool">dma_pool</a> *<dfn class="decl field" id="fusion_context::sense_dma_pool" title='fusion_context::sense_dma_pool' data-ref="fusion_context::sense_dma_pool">sense_dma_pool</dfn>;</td></tr>
<tr><th id="1288">1288</th><td></td></tr>
<tr><th id="1289">1289</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> *<dfn class="decl field" id="fusion_context::sense" title='fusion_context::sense' data-ref="fusion_context::sense">sense</dfn>;</td></tr>
<tr><th id="1290">1290</th><td>	<a class="typedef" href="../../../include/linux/types.h.html#dma_addr_t" title='dma_addr_t' data-type='u64' data-ref="dma_addr_t">dma_addr_t</a> <dfn class="decl field" id="fusion_context::sense_phys_addr" title='fusion_context::sense_phys_addr' data-ref="fusion_context::sense_phys_addr">sense_phys_addr</dfn>;</td></tr>
<tr><th id="1291">1291</th><td></td></tr>
<tr><th id="1292">1292</th><td>	<a class="typedef" href="../../../include/linux/types.h.html#dma_addr_t" title='dma_addr_t' data-type='u64' data-ref="dma_addr_t">dma_addr_t</a> <dfn class="decl field" id="fusion_context::reply_frames_desc_phys" title='fusion_context::reply_frames_desc_phys' data-ref="fusion_context::reply_frames_desc_phys">reply_frames_desc_phys</dfn>[<a class="macro" href="#53" title="128" data-ref="_M/MAX_MSIX_QUEUES_FUSION">MAX_MSIX_QUEUES_FUSION</a>];</td></tr>
<tr><th id="1293">1293</th><td>	<b>union</b> <a class="type" href="#MPI2_REPLY_DESCRIPTORS_UNION" title='MPI2_REPLY_DESCRIPTORS_UNION' data-ref="MPI2_REPLY_DESCRIPTORS_UNION">MPI2_REPLY_DESCRIPTORS_UNION</a> *<dfn class="decl field" id="fusion_context::reply_frames_desc" title='fusion_context::reply_frames_desc' data-ref="fusion_context::reply_frames_desc">reply_frames_desc</dfn>[<a class="macro" href="#53" title="128" data-ref="_M/MAX_MSIX_QUEUES_FUSION">MAX_MSIX_QUEUES_FUSION</a>];</td></tr>
<tr><th id="1294">1294</th><td>	<b>struct</b> <a class="type" href="#rdpq_alloc_detail" title='rdpq_alloc_detail' data-ref="rdpq_alloc_detail">rdpq_alloc_detail</a> <dfn class="decl field" id="fusion_context::rdpq_tracker" title='fusion_context::rdpq_tracker' data-ref="fusion_context::rdpq_tracker">rdpq_tracker</dfn>[<a class="macro" href="#55" title="(128 / 16)" data-ref="_M/RDPQ_MAX_CHUNK_COUNT">RDPQ_MAX_CHUNK_COUNT</a>];</td></tr>
<tr><th id="1295">1295</th><td>	<b>struct</b> <a class="type" href="../../../include/linux/dmapool.h.html#dma_pool" title='dma_pool' data-ref="dma_pool">dma_pool</a> *<dfn class="decl field" id="fusion_context::reply_frames_desc_pool" title='fusion_context::reply_frames_desc_pool' data-ref="fusion_context::reply_frames_desc_pool">reply_frames_desc_pool</dfn>;</td></tr>
<tr><th id="1296">1296</th><td>	<b>struct</b> <a class="type" href="../../../include/linux/dmapool.h.html#dma_pool" title='dma_pool' data-ref="dma_pool">dma_pool</a> *<dfn class="decl field" id="fusion_context::reply_frames_desc_pool_align" title='fusion_context::reply_frames_desc_pool_align' data-ref="fusion_context::reply_frames_desc_pool_align">reply_frames_desc_pool_align</dfn>;</td></tr>
<tr><th id="1297">1297</th><td></td></tr>
<tr><th id="1298">1298</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16">u16</a> <dfn class="decl field" id="fusion_context::last_reply_idx" title='fusion_context::last_reply_idx' data-ref="fusion_context::last_reply_idx">last_reply_idx</dfn>[<a class="macro" href="#53" title="128" data-ref="_M/MAX_MSIX_QUEUES_FUSION">MAX_MSIX_QUEUES_FUSION</a>];</td></tr>
<tr><th id="1299">1299</th><td></td></tr>
<tr><th id="1300">1300</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32">u32</a> <dfn class="decl field" id="fusion_context::reply_q_depth" title='fusion_context::reply_q_depth' data-ref="fusion_context::reply_q_depth">reply_q_depth</dfn>;</td></tr>
<tr><th id="1301">1301</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32">u32</a> <dfn class="decl field" id="fusion_context::request_alloc_sz" title='fusion_context::request_alloc_sz' data-ref="fusion_context::request_alloc_sz">request_alloc_sz</dfn>;</td></tr>
<tr><th id="1302">1302</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32">u32</a> <dfn class="decl field" id="fusion_context::reply_alloc_sz" title='fusion_context::reply_alloc_sz' data-ref="fusion_context::reply_alloc_sz">reply_alloc_sz</dfn>;</td></tr>
<tr><th id="1303">1303</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32">u32</a> <dfn class="decl field" id="fusion_context::io_frames_alloc_sz" title='fusion_context::io_frames_alloc_sz' data-ref="fusion_context::io_frames_alloc_sz">io_frames_alloc_sz</dfn>;</td></tr>
<tr><th id="1304">1304</th><td></td></tr>
<tr><th id="1305">1305</th><td>	<b>struct</b> <a class="type" href="#MPI2_IOC_INIT_RDPQ_ARRAY_ENTRY" title='MPI2_IOC_INIT_RDPQ_ARRAY_ENTRY' data-ref="MPI2_IOC_INIT_RDPQ_ARRAY_ENTRY">MPI2_IOC_INIT_RDPQ_ARRAY_ENTRY</a> *<dfn class="decl field" id="fusion_context::rdpq_virt" title='fusion_context::rdpq_virt' data-ref="fusion_context::rdpq_virt">rdpq_virt</dfn>;</td></tr>
<tr><th id="1306">1306</th><td>	<a class="typedef" href="../../../include/linux/types.h.html#dma_addr_t" title='dma_addr_t' data-type='u64' data-ref="dma_addr_t">dma_addr_t</a> <dfn class="decl field" id="fusion_context::rdpq_phys" title='fusion_context::rdpq_phys' data-ref="fusion_context::rdpq_phys">rdpq_phys</dfn>;</td></tr>
<tr><th id="1307">1307</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16">u16</a>	<dfn class="decl field" id="fusion_context::max_sge_in_main_msg" title='fusion_context::max_sge_in_main_msg' data-ref="fusion_context::max_sge_in_main_msg">max_sge_in_main_msg</dfn>;</td></tr>
<tr><th id="1308">1308</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16">u16</a>	<dfn class="decl field" id="fusion_context::max_sge_in_chain" title='fusion_context::max_sge_in_chain' data-ref="fusion_context::max_sge_in_chain">max_sge_in_chain</dfn>;</td></tr>
<tr><th id="1309">1309</th><td></td></tr>
<tr><th id="1310">1310</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>	<dfn class="decl field" id="fusion_context::chain_offset_io_request" title='fusion_context::chain_offset_io_request' data-ref="fusion_context::chain_offset_io_request">chain_offset_io_request</dfn>;</td></tr>
<tr><th id="1311">1311</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a>	<dfn class="decl field" id="fusion_context::chain_offset_mfi_pthru" title='fusion_context::chain_offset_mfi_pthru' data-ref="fusion_context::chain_offset_mfi_pthru">chain_offset_mfi_pthru</dfn>;</td></tr>
<tr><th id="1312">1312</th><td></td></tr>
<tr><th id="1313">1313</th><td>	<b>struct</b> <a class="type" href="#MR_FW_RAID_MAP_DYNAMIC" title='MR_FW_RAID_MAP_DYNAMIC' data-ref="MR_FW_RAID_MAP_DYNAMIC">MR_FW_RAID_MAP_DYNAMIC</a> *<dfn class="decl field" id="fusion_context::ld_map" title='fusion_context::ld_map' data-ref="fusion_context::ld_map">ld_map</dfn>[<var>2</var>];</td></tr>
<tr><th id="1314">1314</th><td>	<a class="typedef" href="../../../include/linux/types.h.html#dma_addr_t" title='dma_addr_t' data-type='u64' data-ref="dma_addr_t">dma_addr_t</a> <dfn class="decl field" id="fusion_context::ld_map_phys" title='fusion_context::ld_map_phys' data-ref="fusion_context::ld_map_phys">ld_map_phys</dfn>[<var>2</var>];</td></tr>
<tr><th id="1315">1315</th><td></td></tr>
<tr><th id="1316">1316</th><td>	<i>/*Non dma-able memory. Driver local copy.*/</i></td></tr>
<tr><th id="1317">1317</th><td>	<b>struct</b> <a class="type" href="#MR_DRV_RAID_MAP_ALL" title='MR_DRV_RAID_MAP_ALL' data-ref="MR_DRV_RAID_MAP_ALL">MR_DRV_RAID_MAP_ALL</a> *<dfn class="decl field" id="fusion_context::ld_drv_map" title='fusion_context::ld_drv_map' data-ref="fusion_context::ld_drv_map">ld_drv_map</dfn>[<var>2</var>];</td></tr>
<tr><th id="1318">1318</th><td></td></tr>
<tr><th id="1319">1319</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32">u32</a> <dfn class="decl field" id="fusion_context::max_map_sz" title='fusion_context::max_map_sz' data-ref="fusion_context::max_map_sz">max_map_sz</dfn>;</td></tr>
<tr><th id="1320">1320</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32">u32</a> <dfn class="decl field" id="fusion_context::current_map_sz" title='fusion_context::current_map_sz' data-ref="fusion_context::current_map_sz">current_map_sz</dfn>;</td></tr>
<tr><th id="1321">1321</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32">u32</a> <dfn class="decl field" id="fusion_context::old_map_sz" title='fusion_context::old_map_sz' data-ref="fusion_context::old_map_sz">old_map_sz</dfn>;</td></tr>
<tr><th id="1322">1322</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32">u32</a> <dfn class="decl field" id="fusion_context::new_map_sz" title='fusion_context::new_map_sz' data-ref="fusion_context::new_map_sz">new_map_sz</dfn>;</td></tr>
<tr><th id="1323">1323</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32">u32</a> <dfn class="decl field" id="fusion_context::drv_map_sz" title='fusion_context::drv_map_sz' data-ref="fusion_context::drv_map_sz">drv_map_sz</dfn>;</td></tr>
<tr><th id="1324">1324</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32">u32</a> <dfn class="decl field" id="fusion_context::drv_map_pages" title='fusion_context::drv_map_pages' data-ref="fusion_context::drv_map_pages">drv_map_pages</dfn>;</td></tr>
<tr><th id="1325">1325</th><td>	<b>struct</b> <a class="type" href="#MR_PD_CFG_SEQ_NUM_SYNC" title='MR_PD_CFG_SEQ_NUM_SYNC' data-ref="MR_PD_CFG_SEQ_NUM_SYNC">MR_PD_CFG_SEQ_NUM_SYNC</a>	*<dfn class="decl field" id="fusion_context::pd_seq_sync" title='fusion_context::pd_seq_sync' data-ref="fusion_context::pd_seq_sync">pd_seq_sync</dfn>[<a class="macro" href="#107" title="2" data-ref="_M/JBOD_MAPS_COUNT">JBOD_MAPS_COUNT</a>];</td></tr>
<tr><th id="1326">1326</th><td>	<a class="typedef" href="../../../include/linux/types.h.html#dma_addr_t" title='dma_addr_t' data-type='u64' data-ref="dma_addr_t">dma_addr_t</a> <dfn class="decl field" id="fusion_context::pd_seq_phys" title='fusion_context::pd_seq_phys' data-ref="fusion_context::pd_seq_phys">pd_seq_phys</dfn>[<a class="macro" href="#107" title="2" data-ref="_M/JBOD_MAPS_COUNT">JBOD_MAPS_COUNT</a>];</td></tr>
<tr><th id="1327">1327</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="decl field" id="fusion_context::fast_path_io" title='fusion_context::fast_path_io' data-ref="fusion_context::fast_path_io">fast_path_io</dfn>;</td></tr>
<tr><th id="1328">1328</th><td>	<b>struct</b> <a class="type" href="#LD_LOAD_BALANCE_INFO" title='LD_LOAD_BALANCE_INFO' data-ref="LD_LOAD_BALANCE_INFO">LD_LOAD_BALANCE_INFO</a> *<dfn class="decl field" id="fusion_context::load_balance_info" title='fusion_context::load_balance_info' data-ref="fusion_context::load_balance_info">load_balance_info</dfn>;</td></tr>
<tr><th id="1329">1329</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32">u32</a> <dfn class="decl field" id="fusion_context::load_balance_info_pages" title='fusion_context::load_balance_info_pages' data-ref="fusion_context::load_balance_info_pages">load_balance_info_pages</dfn>;</td></tr>
<tr><th id="1330">1330</th><td>	<a class="typedef" href="#LD_SPAN_INFO" title='LD_SPAN_INFO' data-type='struct LOG_BLOCK_SPAN_INFO' data-ref="LD_SPAN_INFO">LD_SPAN_INFO</a> *<dfn class="decl field" id="fusion_context::log_to_span" title='fusion_context::log_to_span' data-ref="fusion_context::log_to_span">log_to_span</dfn>;</td></tr>
<tr><th id="1331">1331</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32">u32</a> <dfn class="decl field" id="fusion_context::log_to_span_pages" title='fusion_context::log_to_span_pages' data-ref="fusion_context::log_to_span_pages">log_to_span_pages</dfn>;</td></tr>
<tr><th id="1332">1332</th><td>	<b>struct</b> <a class="type" href="#LD_STREAM_DETECT" title='LD_STREAM_DETECT' data-ref="LD_STREAM_DETECT">LD_STREAM_DETECT</a> **<dfn class="decl field" id="fusion_context::stream_detect_by_ld" title='fusion_context::stream_detect_by_ld' data-ref="fusion_context::stream_detect_by_ld">stream_detect_by_ld</dfn>;</td></tr>
<tr><th id="1333">1333</th><td>	<a class="typedef" href="../../../include/linux/types.h.html#dma_addr_t" title='dma_addr_t' data-type='u64' data-ref="dma_addr_t">dma_addr_t</a> <dfn class="decl field" id="fusion_context::ioc_init_request_phys" title='fusion_context::ioc_init_request_phys' data-ref="fusion_context::ioc_init_request_phys">ioc_init_request_phys</dfn>;</td></tr>
<tr><th id="1334">1334</th><td>	<b>struct</b> <a class="type" href="#MPI2_IOC_INIT_REQUEST" title='MPI2_IOC_INIT_REQUEST' data-ref="MPI2_IOC_INIT_REQUEST">MPI2_IOC_INIT_REQUEST</a> *<dfn class="decl field" id="fusion_context::ioc_init_request" title='fusion_context::ioc_init_request' data-ref="fusion_context::ioc_init_request">ioc_init_request</dfn>;</td></tr>
<tr><th id="1335">1335</th><td>	<b>struct</b> <a class="type" href="megaraid_sas.h.html#megasas_cmd" title='megasas_cmd' data-ref="megasas_cmd" id="megasas_cmd"><a class="type" href="megaraid_sas.h.html#megasas_cmd" title='megasas_cmd' data-ref="megasas_cmd">megasas_cmd</a></a> *<dfn class="decl field" id="fusion_context::ioc_init_cmd" title='fusion_context::ioc_init_cmd' data-ref="fusion_context::ioc_init_cmd">ioc_init_cmd</dfn>;</td></tr>
<tr><th id="1336">1336</th><td></td></tr>
<tr><th id="1337">1337</th><td>};</td></tr>
<tr><th id="1338">1338</th><td></td></tr>
<tr><th id="1339">1339</th><td><b>union</b> <dfn class="type def" id="desc_value" title='desc_value' data-ref="desc_value">desc_value</dfn> {</td></tr>
<tr><th id="1340">1340</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le64" title='__le64' data-type='__u64' data-ref="__le64">__le64</a> <dfn class="decl field" id="desc_value::word" title='desc_value::word' data-ref="desc_value::word">word</dfn>;</td></tr>
<tr><th id="1341">1341</th><td>	<b>struct</b> {</td></tr>
<tr><th id="1342">1342</th><td>		<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le32" title='__le32' data-type='__u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="desc_value::(anonymous)::low" title='desc_value::(anonymous struct)::low' data-ref="desc_value::(anonymous)::low">low</dfn>;</td></tr>
<tr><th id="1343">1343</th><td>		<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le32" title='__le32' data-type='__u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="desc_value::(anonymous)::high" title='desc_value::(anonymous struct)::high' data-ref="desc_value::(anonymous)::high">high</dfn>;</td></tr>
<tr><th id="1344">1344</th><td>	} <dfn class="decl field" id="desc_value::u" title='desc_value::u' data-ref="desc_value::u">u</dfn>;</td></tr>
<tr><th id="1345">1345</th><td>};</td></tr>
<tr><th id="1346">1346</th><td></td></tr>
<tr><th id="1347">1347</th><td><b>enum</b> <dfn class="type def" id="CMD_RET_VALUES" title='CMD_RET_VALUES' data-ref="CMD_RET_VALUES">CMD_RET_VALUES</dfn> {</td></tr>
<tr><th id="1348">1348</th><td>	<dfn class="enum" id="REFIRE_CMD" title='REFIRE_CMD' data-ref="REFIRE_CMD">REFIRE_CMD</dfn> = <var>1</var>,</td></tr>
<tr><th id="1349">1349</th><td>	<dfn class="enum" id="COMPLETE_CMD" title='COMPLETE_CMD' data-ref="COMPLETE_CMD">COMPLETE_CMD</dfn> = <var>2</var>,</td></tr>
<tr><th id="1350">1350</th><td>	<dfn class="enum" id="RETURN_CMD" title='RETURN_CMD' data-ref="RETURN_CMD">RETURN_CMD</dfn> = <var>3</var>,</td></tr>
<tr><th id="1351">1351</th><td>};</td></tr>
<tr><th id="1352">1352</th><td></td></tr>
<tr><th id="1353">1353</th><td><em>void</em> <dfn class="decl fn" id="megasas_free_cmds_fusion" title='megasas_free_cmds_fusion' data-ref="megasas_free_cmds_fusion">megasas_free_cmds_fusion</dfn>(<b>struct</b> <a class="type" href="megaraid_sas.h.html#megasas_instance" title='megasas_instance' data-ref="megasas_instance">megasas_instance</a> *<dfn class="local col6 decl" id="6instance" title='instance' data-type='struct megasas_instance *' data-ref="6instance">instance</dfn>);</td></tr>
<tr><th id="1354">1354</th><td><em>int</em> <dfn class="decl fn" id="megasas_ioc_init_fusion" title='megasas_ioc_init_fusion' data-ref="megasas_ioc_init_fusion">megasas_ioc_init_fusion</dfn>(<b>struct</b> <a class="type" href="megaraid_sas.h.html#megasas_instance" title='megasas_instance' data-ref="megasas_instance">megasas_instance</a> *<dfn class="local col7 decl" id="7instance" title='instance' data-type='struct megasas_instance *' data-ref="7instance">instance</dfn>);</td></tr>
<tr><th id="1355">1355</th><td><a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="decl fn" id="megasas_get_map_info" title='megasas_get_map_info' data-ref="megasas_get_map_info">megasas_get_map_info</dfn>(<b>struct</b> <a class="type" href="megaraid_sas.h.html#megasas_instance" title='megasas_instance' data-ref="megasas_instance">megasas_instance</a> *<dfn class="local col8 decl" id="8instance" title='instance' data-type='struct megasas_instance *' data-ref="8instance">instance</dfn>);</td></tr>
<tr><th id="1356">1356</th><td><em>int</em> <dfn class="decl fn" id="megasas_sync_map_info" title='megasas_sync_map_info' data-ref="megasas_sync_map_info">megasas_sync_map_info</dfn>(<b>struct</b> <a class="type" href="megaraid_sas.h.html#megasas_instance" title='megasas_instance' data-ref="megasas_instance">megasas_instance</a> *<dfn class="local col9 decl" id="9instance" title='instance' data-type='struct megasas_instance *' data-ref="9instance">instance</dfn>);</td></tr>
<tr><th id="1357">1357</th><td><em>void</em> <dfn class="decl fn" id="megasas_release_fusion" title='megasas_release_fusion' data-ref="megasas_release_fusion">megasas_release_fusion</dfn>(<b>struct</b> <a class="type" href="megaraid_sas.h.html#megasas_instance" title='megasas_instance' data-ref="megasas_instance">megasas_instance</a> *<dfn class="local col0 decl" id="10instance" title='instance' data-type='struct megasas_instance *' data-ref="10instance">instance</dfn>);</td></tr>
<tr><th id="1358">1358</th><td><em>void</em> <dfn class="decl fn" id="megasas_reset_reply_desc" title='megasas_reset_reply_desc' data-ref="megasas_reset_reply_desc">megasas_reset_reply_desc</dfn>(<b>struct</b> <a class="type" href="megaraid_sas.h.html#megasas_instance" title='megasas_instance' data-ref="megasas_instance">megasas_instance</a> *<dfn class="local col1 decl" id="11instance" title='instance' data-type='struct megasas_instance *' data-ref="11instance">instance</dfn>);</td></tr>
<tr><th id="1359">1359</th><td><em>int</em> <dfn class="decl fn" id="megasas_check_mpio_paths" title='megasas_check_mpio_paths' data-ref="megasas_check_mpio_paths">megasas_check_mpio_paths</dfn>(<b>struct</b> <a class="type" href="megaraid_sas.h.html#megasas_instance" title='megasas_instance' data-ref="megasas_instance">megasas_instance</a> *<dfn class="local col2 decl" id="12instance" title='instance' data-type='struct megasas_instance *' data-ref="12instance">instance</dfn>,</td></tr>
<tr><th id="1360">1360</th><td>			      <b>struct</b> <a class="type" href="../../../include/scsi/scsi_cmnd.h.html#scsi_cmnd" title='scsi_cmnd' data-ref="scsi_cmnd">scsi_cmnd</a> *<dfn class="local col3 decl" id="13scmd" title='scmd' data-type='struct scsi_cmnd *' data-ref="13scmd">scmd</dfn>);</td></tr>
<tr><th id="1361">1361</th><td><em>void</em> <dfn class="decl fn" id="megasas_fusion_ocr_wq" title='megasas_fusion_ocr_wq' data-ref="megasas_fusion_ocr_wq">megasas_fusion_ocr_wq</dfn>(<b>struct</b> <a class="type" href="../../../include/linux/workqueue.h.html#work_struct" title='work_struct' data-ref="work_struct">work_struct</a> *<dfn class="local col4 decl" id="14work" title='work' data-type='struct work_struct *' data-ref="14work">work</dfn>);</td></tr>
<tr><th id="1362">1362</th><td></td></tr>
<tr><th id="1363">1363</th><td><u>#<span data-ppcond="34">endif</span> /* _MEGARAID_SAS_FUSION_H_ */</u></td></tr>
<tr><th id="1364">1364</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='megaraid_sas_base.c.html'>linux-4.18.y/drivers/scsi/megaraid/megaraid_sas_base.c</a><br/>Generated on <em>2018-Oct-01</em> from project linux-4.18.y revision <em>linux-4.18.y</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
