0.7
2020.2
Nov 18 2020
09:47:47
D:/FPGA_RISC/20240528_Dedicated_Processor_0_9_Counter/20240528_Dedicated_Processor_0_9_Counter.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
D:/FPGA_RISC/20240528_Dedicated_Processor_0_9_Counter/20240528_Dedicated_Processor_0_9_Counter.srcs/sim_1/new/tb_DedicaterProcessor.v,1716870534,verilog,,,,tb_DedicaterProcessor,,,,,,,,
D:/FPGA_RISC/20240528_Dedicated_Processor_0_9_Counter/20240528_Dedicated_Processor_0_9_Counter.srcs/sources_1/new/ControlUnit.v,1716874241,verilog,,D:/FPGA_RISC/20240528_Dedicated_Processor_0_9_Counter/20240528_Dedicated_Processor_0_9_Counter.srcs/sources_1/new/DataPath.v,,controlunit,,,,,,,,
D:/FPGA_RISC/20240528_Dedicated_Processor_0_9_Counter/20240528_Dedicated_Processor_0_9_Counter.srcs/sources_1/new/DataPath.v,1716874364,verilog,,D:/FPGA_RISC/20240528_Dedicated_Processor_0_9_Counter/20240528_Dedicated_Processor_0_9_Counter.srcs/sources_1/new/DedicatedProcess.v,,MUX_2X1;adder;comparator;dataPath;outbuf;register,,,,,,,,
D:/FPGA_RISC/20240528_Dedicated_Processor_0_9_Counter/20240528_Dedicated_Processor_0_9_Counter.srcs/sources_1/new/DedicatedProcess.v,1716872308,verilog,,D:/FPGA_RISC/20240528_Dedicated_Processor_0_9_Counter/20240528_Dedicated_Processor_0_9_Counter.srcs/sim_1/new/tb_DedicaterProcessor.v,,DedicatedProcess,,,,,,,,
