/*
 * Copyright 2024-2025 NXP
 *
 * SPDX-License-Identifier: BSD-3-Clause
 */
/*${header:start}*/
#include "sm_platform.h"
#include "pin_mux.h"
#include "clock_config.h"
#include "board.h"
#include "app.h"
#include "hal_power.h"
#include "fsl_irqsteer.h"
#include "fsl_netc_endpoint.h"
#include "fsl_netc_mdio.h"
#include "fsl_netc_phy_wrapper.h"
#include "fsl_msgintr.h"
#include "rsc_table.h"

/*${header:end}*/

/*${macro:start}*/
#define IERB_E2FAUXR 0x4cde3244
#define IERB_V4FAUXR 0x4cde4104
#define IERB_V5FAUXR 0x4cde4144
/*${macro:end}*/

/*${variable:start}*/
static netc_mdio_handle_t s_mdio_handle;
static netc_mdio_handle_t s_emdio_handle;

phy_aqr113c_resource_t g_phy_aqr113c_resource;
const phy_operations_t g_app_phy_aqr113c_ops = {.phyInit             = APP_PHY_Init,
                                                .phyWrite            = NULL,
                                                .phyRead             = NULL,
                                                .phyWriteC45         = PHY_AQR113C_Write,
                                                .phyReadC45          = PHY_AQR113C_Read,
                                                .getAutoNegoStatus   = PHY_AQR113C_GetAutoNegotiationStatus,
                                                .getLinkStatus       = PHY_AQR113C_GetLinkStatus,
                                                .getLinkSpeedDuplex  = PHY_AQR113C_GetLinkSpeedDuplex,
                                                .setLinkSpeedDuplex  = PHY_AQR113C_SetLinkSpeedDuplex,
                                                .enableLoopback      = PHY_AQR113C_EnableLoopback,
                                                .enableLinkInterrupt = NULL,
                                                .clearInterrupt      = NULL};
/*${variable:end}*/

/*${function:start}*/
static status_t APP_MDIO_Init(void)
{
    status_t result = kStatus_Success;

    netc_mdio_config_t mdioConfig = {
        .isPreambleDisable = false,
        .isNegativeDriven  = false,
        .srcClockHz        = HAL_ClockGetIpFreq(hal_clock_enet),
    };

    /* EMDIO init */
    mdioConfig.mdio.type = kNETC_EMdio;
    result               = NETC_MDIOInit(&s_emdio_handle, &mdioConfig);
    if (result != kStatus_Success)
    {
        return result;
    }

    /* Internal MDIO init */
    ENETC2_PCI_HDR_TYPE0->PCI_CFH_CMD |=
        (ENETC_PCI_TYPE0_PCI_CFH_CMD_MEM_ACCESS_MASK | ENETC_PCI_TYPE0_PCI_CFH_CMD_BUS_MASTER_EN_MASK);

    mdioConfig.mdio.type = kNETC_InternalMdio;
    mdioConfig.mdio.port = kNETC_ENETC2EthPort;
    result               = NETC_MDIOInit(&s_mdio_handle, &mdioConfig);
    return result;
}

static status_t APP_EMDIOC45Write(uint8_t portAddr, uint8_t devAddr, uint16_t regAddr, uint16_t data)
{
    return NETC_MDIOC45Write(&s_emdio_handle, portAddr, devAddr, regAddr, data);
}

static status_t APP_EMDIOC45Read(uint8_t portAddr, uint8_t devAddr, uint16_t regAddr, uint16_t *pData)
{
    return NETC_MDIOC45Read(&s_emdio_handle, portAddr, devAddr, regAddr, pData);
}

status_t APP_PHY_Init(phy_handle_t *phy_handle, const phy_config_t *config)
{
    status_t result            = kStatus_Success;
    pcal6408_handle_t handle;

    /* MDIO init */
    result = APP_MDIO_Init();
    if (result != kStatus_Success)
    {
        return result;
    }

    /* PHY WRAPPER Init */
    NETC_PHYInit(&s_mdio_handle, kNETC_XGMII10G);

    /* Power up and reset */
    BOARD_InitPCAL6408_I2C5(&handle);
    PCAL6408_SetDirection(&handle, (1 << BOARD_PCAL6408_AQR_PWR_EN), kPCAL6408_Output);
    PCAL6408_SetPins(&handle, (1 << BOARD_PCAL6408_AQR_PWR_EN));
    SDK_DelayAtLeastUs(30000, SDK_DEVICE_MAXIMUM_CPU_CLOCK_FREQUENCY);

    PCAL6408_SetDirection(&handle, (1 << BOARD_PCAL6408_AQR113C_RST_B_3V3), kPCAL6408_Output);
    PCAL6408_ClearPins(&handle, (1 << BOARD_PCAL6408_AQR113C_RST_B_3V3));
    SDK_DelayAtLeastUs(10000, SDK_DEVICE_MAXIMUM_CPU_CLOCK_FREQUENCY);
    PCAL6408_SetPins(&handle, (1 << BOARD_PCAL6408_AQR113C_RST_B_3V3));
    SDK_DelayAtLeastUs(30000, SDK_DEVICE_MAXIMUM_CPU_CLOCK_FREQUENCY);

    /* Initialize PHY */
    result = PHY_AQR113C_Init(phy_handle, config);

    return result;
}

status_t APP_NETC_PreinitVsi(netc_enetc_hw_t *hw, netc_hw_si_idx_t si)
{
    uint8_t macAddr0[] = { 0x00, 0x00, 0xfa, 0xfa, 0xdd, 0xa0 };
    uint8_t macAddr1[] = { 0x00, 0x00, 0xfa, 0xfa, 0xdd, 0xa1 };
    netc_hw_enetc_si_config_t vsi0Config = {
        .txRingUse = 3U, .rxRingUse = 3U, .vlanCtrl = (uint32_t)kNETC_ENETC_StanCVlan | (uint32_t)kNETC_ENETC_StanSVlan};
    netc_hw_enetc_si_config_t vsi1Config = {
        .txRingUse = 4U, .rxRingUse = 4U, .vlanCtrl = (uint32_t)kNETC_ENETC_StanCVlan | (uint32_t)kNETC_ENETC_StanSVlan};
    netc_si_l2vf_config_t vlanConfig = {
        .acceptUntagged = true, .enPromis = true, .useOuterVlanTag = true};
    uint32_t vsi0MsixNum = 4U;
    uint32_t vsi1MsixNum = 5U;
    uint8_t vsi0Num;
    uint8_t vsi1Num;
    status_t result;

    switch (si)
    {
        case kNETC_ENETC0PSI0:
            vsi0Num = getSiNum(kNETC_ENETC0VSI0);
            vsi1Num = getSiNum(kNETC_ENETC0VSI1);
            break;
        case kNETC_ENETC1PSI0:
            vsi0Num = getSiNum(kNETC_ENETC1VSI0);
            vsi1Num = getSiNum(kNETC_ENETC1VSI1);
            break;
        case kNETC_ENETC2PSI0:
            vsi0Num = getSiNum(kNETC_ENETC2VSI0);
            vsi1Num = getSiNum(kNETC_ENETC2VSI1);
            break;
        default:
            assert(false);
            break;
    }

    /* RSS key init with generated random values */
    hw->base->PRSSKR0 = 0x995770eaU;
    hw->base->PRSSKR1 = 0x7e8cbbe3U;
    hw->base->PRSSKR2 = 0x9ac8285bU;
    hw->base->PRSSKR3 = 0xce20c189U;
    hw->base->PRSSKR4 = 0xb7ece3ebU;
    hw->base->PRSSKR5 = 0xf8bc2513U;
    hw->base->PRSSKR6 = 0x62613353U;
    hw->base->PRSSKR7 = 0x4c84ae76U;
    hw->base->PRSSKR8 = 0x72c890f1U;
    hw->base->PRSSKR9 = 0xd7a8144bU;

    /* Preinit vsi0 for mac address, BDR num, and MSIX interrupt num */
    NETC_EnetcSetSIMacAddr(hw->base, vsi0Num, macAddr0);

    result = NETC_EnetcSetMsixEntryNum(hw->base, vsi0Num, vsi0MsixNum);
    if (result != kStatus_Success)
    {
        return result;
    }

    result = NETC_EnetcConfigureSI(hw->base, vsi0Num, &vsi0Config);
    if (result != kStatus_Success)
    {
        return result;
    }

    NETC_EnetcEnableSI(hw->base, vsi0Num, true);

    /* Preinit vsi1 for mac address, BDR num, and MSIX interrupt num */
    NETC_EnetcSetSIMacAddr(hw->base, vsi1Num, macAddr1);

    result = NETC_EnetcSetMsixEntryNum(hw->base, vsi1Num, vsi1MsixNum);
    if (result != kStatus_Success)
    {
        return result;
    }

    result = NETC_EnetcConfigureSI(hw->base, vsi1Num, &vsi1Config);
    if (result != kStatus_Success)
    {
        return result;
    }

    NETC_EnetcEnableSI(hw->base, vsi1Num, true);

    NETC_EnetcConfigureVlanFilter(hw->base, getSiNum(si), &vlanConfig);
    return result;
}

void BOARD_InitHardware(void)
{
    pcal6524_handle_t handle1;
    pcal6408_handle_t handle2;

    /* clang-format off */
    /* enetClk 666.66MHz */
    hal_clk_t hal_enetclk = {
        .clk_id = hal_clock_enet,
        .pclk_id = hal_clock_syspll1dfs2,
        .div = 1,
        .enable_clk = true,
        .clk_round_opt = hal_clk_round_auto,
    };
    /* enetRefClk 250MHz */
    hal_clk_t hal_enetrefclk = {
        .clk_id = hal_clock_enetref,
        .pclk_id = hal_clock_syspll1dfs0,
        .div = 4,
        .enable_clk = true,
        .clk_round_opt = hal_clk_round_auto,
    };
    /* enetTimer1Clk 100MHz */
    hal_clk_t hal_enettimer1clk = {
        .clk_id = hal_clock_enettimer1,
        .pclk_id = hal_clock_syspll1dfs0div2,
        .div = 5,
        .enable_clk = true,
        .clk_round_opt = hal_clk_round_auto,
    };
    /* NETCMIX power up */
    hal_pwr_s_t pwrst = {
        .did = HAL_POWER_PLATFORM_MIX_SLICE_IDX_NETC,
        .st = hal_power_state_on,
    };
    /* lpi2c5Clk 24MHz */
    hal_clk_t hal_lpi2c5ClkCfg = {
        .clk_id = hal_clock_lpi2c5,
        .pclk_id = hal_clock_osc24m,
        .div = 1,
        .enable_clk = true,
        .clk_round_opt = hal_clk_round_auto,
    };
    /* lpi2c7Clk 24MHz */
    hal_clk_t hal_lpi2c7ClkCfg = {
        .clk_id = hal_clock_lpi2c7,
        .pclk_id = hal_clock_osc24m,
        .div = 1,
        .enable_clk = true,
        .clk_round_opt = hal_clk_round_auto,
    };
    /* clang-format on */

    SM_Platform_Init();

    /* Power up NETCMIX */
    HAL_PowerSetState(&pwrst);
    while(HAL_PowerGetState(&pwrst))
    {
    }

    /* Pins and clocks init */
    BOARD_InitBootPins();
    BOARD_BootClockRUN();

    HAL_ClockSetRootClk(&hal_enetclk);
    HAL_ClockSetRootClk(&hal_enetrefclk);
    HAL_ClockSetRootClk(&hal_enettimer1clk);
    HAL_ClockSetRootClk(&hal_lpi2c5ClkCfg);
    HAL_ClockSetRootClk(&hal_lpi2c7ClkCfg);

    /* Console init */
    BOARD_InitDebugConsole();

    /* Enable 156.25MHz clock to 10G ETH_CLKIN_P/ETH_CLKIN_N */
    BOARD_InitPCAL6524(&handle1);
    PCAL6524_SetDirection(&handle1, (1 << BOARD_PCAL6524_SI5332_RST), kPCAL6524_Output);
    PCAL6524_ClearPins(&handle1, (1 << BOARD_PCAL6524_SI5332_RST));
    SDK_DelayAtLeastUs(100000, SDK_DEVICE_MAXIMUM_CPU_CLOCK_FREQUENCY);

    BOARD_InitPCAL6408_I2C5(&handle2);
    PCAL6408_SetDirection(&handle2, (1 << BOARD_PCAL6408_ETH_CLK_EN), kPCAL6408_Output);
    PCAL6408_ClearPins(&handle2, (1 << BOARD_PCAL6408_ETH_CLK_EN));
    SDK_DelayAtLeastUs(100000, SDK_DEVICE_MAXIMUM_CPU_CLOCK_FREQUENCY);

    /* Protocol configure */
    BLK_CTRL_NETCMIX->CFG_LINK_MII_PROT = 0x00000522;
    BLK_CTRL_NETCMIX->CFG_LINK_PCS_PROT_2 = 0x00000040;

    /* Unlock the IERB. It will warm reset whole NETC. */
    NETC_PRIV->NETCRR &= ~NETC_PRIV_NETCRR_LOCK_MASK;
    while ((NETC_PRIV->NETCRR & NETC_PRIV_NETCRR_LOCK_MASK) != 0U)
    {
    }

    /* ENETC2 PF */
    *((volatile uint32_t *)IERB_E2FAUXR) = 4;

    /* ENETC2 VF0 */
    *((volatile uint32_t *)IERB_V4FAUXR) = 5;

    /* ENETC2 VF1 */
    *((volatile uint32_t *)IERB_V5FAUXR) = 6;

    /* Lock the IERB. */
    NETC_PRIV->NETCRR |= NETC_PRIV_NETCRR_LOCK_MASK;
    while ((NETC_PRIV->NETCSR & NETC_PRIV_NETCSR_STATE_MASK) != 0U)
    {
    }

    IRQSTEER_Init(IRQSTEER);
    IRQSTEER_EnableInterrupt(IRQSTEER, MSGINTR2_IRQn);

    g_phy_aqr113c_resource.write = APP_EMDIOC45Write;
    g_phy_aqr113c_resource.read  = APP_EMDIOC45Read;

    /* copy resource table to destination address (TCM and DRAM) */
    copyResourceTable();

    APP_SRTM_Init();
    APP_SRTM_StartCommunication();
}

/*${function:end}*/
