// Seed: 2815313613
module module_0;
  reg id_2, id_3;
  reg id_4, id_5, id_6;
  wor id_7;
  assign id_7 = 1 + id_7;
  always id_2 <= id_4;
  id_8 :
  assert property (@(posedge id_3) 1) @(1) id_2 = 1;
  assign id_3 = id_4;
  assign id_5 = 1;
  assign id_8 = id_4;
  wire id_9 = 1;
  assign id_7 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_8;
  module_0(); id_9(
      .id_0(id_7[1]), .id_1(1'b0), .id_2()
  );
endmodule
