module dff {
	output reg q;
	input d, clear, preset, clock;

	always(clear, preset)
		q <= !clear ? 0 : !preset ? 1 : q;

	always(posedge clock)
		q = !d + 2;
};
