[{"DBLP title": "Modeling and mitigating NBTI in nanoscale circuits.", "DBLP authors": ["Seyab Khan", "Said Hamdioui"], "year": 2011, "doi": "https://doi.org/10.1109/IOLTS.2011.5993802", "OA papers": [{"PaperId": "https://openalex.org/W2165130438", "PaperTitle": "Modeling and mitigating NBTI in nanoscale circuits", "Year": 2011, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"Delft University of Technology": 2.0}, "Authors": ["Seyab Khan", "Said Hamdioui"]}]}, {"DBLP title": "Investigation of multi cell upset in sequential logic and validity of redundancy technique.", "DBLP authors": ["Taiki Uemura", "Takashi Kato", "Hideya Matsuyama", "Keiji Takahisa", "Mitsuhiro Fukuda", "Kichiji Hatanaka"], "year": 2011, "doi": "https://doi.org/10.1109/IOLTS.2011.5993803", "OA papers": [{"PaperId": "https://openalex.org/W2153717655", "PaperTitle": "Investigation of multi cell upset in sequential logic and validity of redundancy technique", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Fujitsu (Japan)": 3.0, "Osaka University, Osaka, Japan": 3.0}, "Authors": ["Taiki Uemura", "Takashi Kato", "Hideya Matsuyama", "Keiji Takahisa", "Mitsuhiro Fukuda", "Kichiji Hatanaka"]}]}, {"DBLP title": "High-level synthesis for multi-cycle transient fault tolerant datapaths.", "DBLP authors": ["Tomoo Inoue", "Hayato Henmi", "Yuki Yoshikawa", "Hideyuki Ichihara"], "year": 2011, "doi": "https://doi.org/10.1109/IOLTS.2011.5993804", "OA papers": [{"PaperId": "https://openalex.org/W2166008281", "PaperTitle": "High-level synthesis for multi-cycle transient fault tolerant datapaths", "Year": 2011, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"Hiroshima City University": 4.0}, "Authors": ["Tomoo Inoue", "Hayato Henmi", "Yuki Yoshikawa", "Hideyuki Ichihara"]}]}, {"DBLP title": "An intellectual property core to detect task schedulling-related faults in RTOS-based embedded systems.", "DBLP authors": ["Dhiego Silva", "Let\u00edcia Maria Veiras Bolzani", "Fabian Vargas"], "year": 2011, "doi": "https://doi.org/10.1109/IOLTS.2011.5993805", "OA papers": [{"PaperId": "https://openalex.org/W2115088835", "PaperTitle": "An intellectual property core to detect task schedulling-related faults in RTOS-based embedded systems", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Electrical Engineering Dept. Catholic University \u00bf PUCRS Av. Ipiranga, 6681. 90619-900 Porto Alegre \u00bf Brazil": 3.0}, "Authors": ["Dhiego Cunha da Silva", "L. Bolzani", "Fabian Vargas"]}]}, {"DBLP title": "RVC-based time-predictable faulty caches for safety-critical systems.", "DBLP authors": ["Jaume Abella", "Eduardo Qui\u00f1ones", "Francisco J. Cazorla", "Mateo Valero", "Yanos Sazeides"], "year": 2011, "doi": "https://doi.org/10.1109/IOLTS.2011.5993806", "OA papers": [{"PaperId": "https://openalex.org/W2156631019", "PaperTitle": "RVC-based time-predictable faulty caches for safety-critical systems", "Year": 2011, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Barcelona Supercomputing Center": 4.0, "University of Cyprus": 1.0}, "Authors": ["Jaume Abella", "Eduardo Quinones", "Francisco J. Cazorla", "Mateo Valero", "Yanos Sazeides"]}]}, {"DBLP title": "Towards functional-safe timing-dependable real-time architectures.", "DBLP authors": ["Marco Paolieri", "Riccardo Mariani"], "year": 2011, "doi": "https://doi.org/10.1109/IOLTS.2011.5993807", "OA papers": [{"PaperId": "https://openalex.org/W2105259174", "PaperTitle": "Towards functional-safe timing-dependable real-time architectures", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Barcelona Supercomputing Center": 1.0, "YOGITECH SpA, Pisa, Italy": 1.0}, "Authors": ["Marco Paolieri", "Riccardo Mariani"]}]}, {"DBLP title": "Matrix control-flow algorithm-based fault tolerance.", "DBLP authors": ["Ronaldo Rodrigues Ferreira", "\u00c1lvaro Freitas Moreira", "Luigi Carro"], "year": 2011, "doi": "https://doi.org/10.1109/IOLTS.2011.5993808", "OA papers": [{"PaperId": "https://openalex.org/W2136929486", "PaperTitle": "Matrix control-flow algorithm-based fault tolerance", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Federal University of Rio Grande do Sul": 3.0}, "Authors": ["Ronaldo A. Ferreira", "Alvaro Moreira", "Luigi Carro"]}]}, {"DBLP title": "Selective fault tolerance for finite state machines.", "DBLP authors": ["Michael Augustin", "Michael G\u00f6ssel", "Rolf Kraemer"], "year": 2011, "doi": "https://doi.org/10.1109/IOLTS.2011.5993809", "OA papers": [{"PaperId": "https://openalex.org/W2137700671", "PaperTitle": "Selective fault tolerance for finite state machines", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"BTU Cottbus, Computer Science Institute, Erich-Weinert-Stra\u00dfe 1, 03046 Cottbus, Germany": 1.0, "University of Potsdam": 1.0, "Institut f\u00fcr Solartechnologien (Germany)": 1.0}, "Authors": ["M. Augustin", "Michael G\u00f6ssel", "Rolf Kraemer"]}]}, {"DBLP title": "A new IP core for fast error detection and fault tolerance in COTS-based solid state mass memories.", "DBLP authors": ["Enrico Costenaro", "Massimo Violante", "Dan Alexandrescu"], "year": 2011, "doi": "https://doi.org/10.1109/IOLTS.2011.5993810", "OA papers": [{"PaperId": "https://openalex.org/W2144493763", "PaperTitle": "A new IP core for fast error detection and fault tolerance in COTS-based solid state mass memories", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Amplitude Technologies (France)": 2.0, "Polytechnic University of Turin": 1.0}, "Authors": ["Enrico Costenaro", "Massimo Violante", "Dan Alexandrescu"]}]}, {"DBLP title": "Variability-aware task mapping strategies for many-cores processor chips.", "DBLP authors": ["Fabien Chaix", "Gilles Bizot", "Michael Nicolaidis", "Nacer-Eddine Zergainoh"], "year": 2011, "doi": "https://doi.org/10.1109/IOLTS.2011.5993811", "OA papers": [{"PaperId": "https://openalex.org/W2168433060", "PaperTitle": "Variability-aware task mapping strategies for many-cores processor chips", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Grenoble Alpes University": 4.0}, "Authors": ["Fabien Chaix", "Gilles Bizot", "Michael Nicolaidis", "Nacer-Eddine Zergainoh"]}]}, {"DBLP title": "On graceful degradation of microprocessors in presence of faults via resource banking.", "DBLP authors": ["Rance Rodrigues", "Sandip Kundu"], "year": 2011, "doi": "https://doi.org/10.1109/IOLTS.2011.5993812", "OA papers": [{"PaperId": "https://openalex.org/W2149376789", "PaperTitle": "On graceful degradation of microprocessors in presence of faults via resource banking", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Massachusetts Amherst": 2.0}, "Authors": ["Rance Rodrigues", "Sandip Kundu"]}]}, {"DBLP title": "On graceful degradation of chip multiprocessors in presence of faults via flexible pooling of critical execution units.", "DBLP authors": ["Rance Rodrigues", "Sandip Kundu"], "year": 2011, "doi": "https://doi.org/10.1109/IOLTS.2011.5993813", "OA papers": [{"PaperId": "https://openalex.org/W2107327601", "PaperTitle": "On graceful degradation of chip multiprocessors in presence of faults via flexible pooling of critical execution units", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Massachusetts Amherst": 2.0}, "Authors": ["Rance Rodrigues", "Sandip Kundu"]}]}, {"DBLP title": "A multi-objective optimization for memory BIST sharing using a genetic algorithm.", "DBLP authors": ["Lilia Zaourar", "Yann Kieffer", "Arnaud Wenzel"], "year": 2011, "doi": "https://doi.org/10.1109/IOLTS.2011.5993814", "OA papers": [{"PaperId": "https://openalex.org/W2140380855", "PaperTitle": "A multi-objective optimization for memory BIST sharing using a genetic algorithm", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Laboratoire de Recherche en Informatique de Paris 6": 1.0, "Laboratoire des Sciences pour la Conception, l'Optimisation et la Production": 1.0, "STMicroelectronics (France)": 1.0}, "Authors": ["Lilia Zaourar", "Yann Kieffer", "Arnaud Wenzel"]}]}, {"DBLP title": "Memory BIST with address programmability.", "DBLP authors": ["Aymen Fradi", "Michael Nicolaidis", "Lorena Anghel"], "year": 2011, "doi": "https://doi.org/10.1109/IOLTS.2011.5993815", "OA papers": [{"PaperId": "https://openalex.org/W2150057069", "PaperTitle": "Memory BIST with address programmability", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Monastir": 1.0, "Grenoble Institute of Technology": 1.0, "Techniques of Informatics and Microelectronics for Integrated Systems Architecture": 1.0}, "Authors": ["Aymen Fradi", "Michael Nicolaidis", "Lorena Anghel"]}]}, {"DBLP title": "Generic BIST architecture for testing of content addressable memories.", "DBLP authors": ["Hayk T. Grigoryan", "Gurgen Harutunyan", "Samvel K. Shoukourian", "Valery A. Vardanian", "Yervant Zorian"], "year": 2011, "doi": "https://doi.org/10.1109/IOLTS.2011.5993816", "OA papers": [{"PaperId": "https://openalex.org/W2162736794", "PaperTitle": "Generic BIST architecture for testing of content addressable memories", "Year": 2011, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Synopsys (United States)": 5.0}, "Authors": ["H. Grigoryan", "G. Harutyunyan", "Samvel Shoukourian", "V.A. Vardanian", "Yervant Zorian"]}]}, {"DBLP title": "A reliable fault classifier for dependable systems on SRAM-based FPGAs.", "DBLP authors": ["Cristiana Bolchini", "Chiara Sandionigi", "Luca Fossati", "David Merodio Codinachs"], "year": 2011, "doi": "https://doi.org/10.1109/IOLTS.2011.5993817", "OA papers": [{"PaperId": "https://openalex.org/W2147360973", "PaperTitle": "A reliable fault classifier for dependable systems on SRAM-based FPGAs", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Politecnico di Milano": 2.0, "European Space Agency": 2.0}, "Authors": ["Cristiana Bolchini", "Chiara Sandionigi", "Luca Fossati", "David Merodio Codinachs"]}]}, {"DBLP title": "An approach to reduce computational cost in combinatorial logic netlist reliability analysis using circuit clustering and conditional probabilities.", "DBLP authors": ["Josep Torras Flaquer", "Jean-Marc Daveau", "Lirida A. B. Naviner", "Philippe Roche"], "year": 2011, "doi": "https://doi.org/10.1109/IOLTS.2011.5993818", "OA papers": [{"PaperId": "https://openalex.org/W2142395375", "PaperTitle": "An approach to reduce computational cost in combinatorial logic netlist reliability analysis using circuit clustering and conditional probabilities", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"STMicroelectronics (France)": 2.5, "T\u00e9l\u00e9com Paris": 1.5}, "Authors": ["Josep Torras Flaquer", "Jean-Marc Daveau", "Lirida Alves de Barros Naviner", "Philippe Roche"]}]}, {"DBLP title": "Estimation of component criticality in early design steps.", "DBLP authors": ["Matthias Sauer", "Alejandro Czutro", "Ilia Polian", "Bernd Becker"], "year": 2011, "doi": "https://doi.org/10.1109/IOLTS.2011.5993819", "OA papers": [{"PaperId": "https://openalex.org/W2159564843", "PaperTitle": "Estimation of component criticality in early design steps", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Albert-Ludwigs-University Freiburg Georges-K\u00f6hler-Allee 051 79110 Freiburg, Germany": 3.0, "University of Passau": 1.0}, "Authors": ["Matthias Sauer", "Alexander Czutro", "Ilia Polian", "Bernd Becker"]}]}, {"DBLP title": "New reliability mechanisms in memory design for sub-22nm technologies.", "DBLP authors": ["Nivard Aymerich", "A. Asenov", "Andrew R. Brown", "Ramon Canal", "Binjie Cheng", "Joan Figueras", "Antonio Gonz\u00e1lez", "Enric Herrero", "S. Markov", "Miguel Miranda", "Peyman Pouyan", "Tanaus\u00fa Ram\u00edrez", "Antonio Rubio", "Elena I. Vatajelu", "Xavier Vera", "X. Wang", "Paul Zuber"], "year": 2011, "doi": "https://doi.org/10.1109/IOLTS.2011.5993820", "OA papers": [{"PaperId": "https://openalex.org/W2144496406", "PaperTitle": "New reliability mechanisms in memory design for sub-22nm technologies", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Universitat Polit\u00e8cnica de Catalunya": 6.0, "University of Glasgow": 5.0, "[Intel, Barcelona, Spain]": 4.0, "Imec": 2.0}, "Authors": ["N. Aymerich", "Asen Asenov", "April S. Brown", "Ramon Canal", "Bin Cheng", "Joan Figueras", "Anthony H. Gonzalez", "Enrique Herrero", "Svetoslav Markov", "Miguel A. Miranda", "Paria Pouyan", "T. Ramirez", "Angel Rubio", "I. Vatajelu", "Xavier Vera", "X. F. Wang", "Patrick L.F. Zuber"]}]}, {"DBLP title": "A BIST scheme for testing and repair of multi-mode power switches.", "DBLP authors": ["Zhaobo Zhang", "Xrysovalantis Kavousianos", "Yiorgos Tsiatouhas", "Krishnendu Chakrabarty"], "year": 2011, "doi": "https://doi.org/10.1109/IOLTS.2011.5993821", "OA papers": [{"PaperId": "https://openalex.org/W2100937788", "PaperTitle": "A BIST scheme for testing and repair of multi-mode power switches", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Duke University": 2.0, "University of Ioannina": 2.0}, "Authors": ["Zhaobo Zhang", "Xrysovalantis Kavousianos", "Yiorgos Tsiatouhas", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "Internal model control for a self-tuning Delay-Locked Loop in UWB communication systems.", "DBLP authors": ["Rshdee Alhakim", "Emmanuel Simeu", "Kosai Raoof"], "year": 2011, "doi": "https://doi.org/10.1109/IOLTS.2011.5993822", "OA papers": [{"PaperId": "https://openalex.org/W2161411092", "PaperTitle": "Internal model control for a self-tuning Delay-Locked Loop in UWB communication systems", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Rshdee Alhakim", "Emmanuel Simeu", "Kosai Raoof"]}]}, {"DBLP title": "Real time cross-layer adaptation for minimum energy wireless image transport using bit error rate control.", "DBLP authors": ["Jayaram Natarajan", "Shreyas Sen", "Abhijit Chatterjee"], "year": 2011, "doi": "https://doi.org/10.1109/IOLTS.2011.5993823", "OA papers": [{"PaperId": "https://openalex.org/W2096021790", "PaperTitle": "Real time cross-layer adaptation for minimum energy wireless image transport using bit error rate control", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Georgia Institute of Technology": 3.0}, "Authors": ["Jayaram Natarajan", "Shreyas Sen", "Abhijit Chatterjee"]}]}, {"DBLP title": "Countermeasures against fault attacks: The good, the bad, and the ugly.", "DBLP authors": ["Paolo Maistri"], "year": 2011, "doi": "https://doi.org/10.1109/IOLTS.2011.5993825", "OA papers": [{"PaperId": "https://openalex.org/W2102665664", "PaperTitle": "Countermeasures against fault attacks: The good, the bad, and the ugly", "Year": 2011, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {}, "Authors": ["Paolo Maistri"]}]}, {"DBLP title": "A novel radiation tolerant SRAM design based on synergetic functional component separation for nanoscale CMOS.", "DBLP authors": ["Yuriy Shiyanovskii", "Aravind Rajendran", "Christos A. Papachristou"], "year": 2011, "doi": "https://doi.org/10.1109/IOLTS.2011.5993827", "OA papers": [{"PaperId": "https://openalex.org/W2003629322", "PaperTitle": "A novel radiation tolerant SRAM design based on synergetic functional component separation for nanoscale CMOS", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Case Western Reserve University": 3.0}, "Authors": ["Yuriy Shiyanovskii", "Aravind Rajendran", "Chris Papachristou"]}]}, {"DBLP title": "Noise margin, critical charge and power-delay tradeoffs for SRAM design.", "DBLP authors": ["Aravind Rajendran", "Yuriy Shiyanovskii", "Frank Wolff", "Christos A. Papachristou"], "year": 2011, "doi": "https://doi.org/10.1109/IOLTS.2011.5993828", "OA papers": [{"PaperId": "https://openalex.org/W2164440002", "PaperTitle": "Noise margin, critical charge and power-delay tradeoffs for SRAM design", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Case Western Reserve University": 4.0}, "Authors": ["Aravind Rajendran", "Yuriy Shiyanovskii", "Frank Wolff", "Chris Papachristou"]}]}, {"DBLP title": "Multiple-bit-upset and single-bit-upset resilient 8T SRAM bitcell layout with divided wordline structure.", "DBLP authors": ["Shusuke Yoshimoto", "Takuro Amashita", "D. Kozuwa", "Taiga Takata", "Masayoshi Yoshimura", "Yusuke Matsunaga", "Hiroto Yasuura", "Hiroshi Kawaguchi", "Masahiko Yoshimoto"], "year": 2011, "doi": "https://doi.org/10.1109/IOLTS.2011.5993829", "OA papers": [{"PaperId": "https://openalex.org/W2104447481", "PaperTitle": "Multiple-bit-upset and single-bit-upset resilient 8T SRAM bitcell layout with divided wordline structure", "Year": 2011, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Kobe University": 3.0, "Kyushu University": 4.0, "JST, CREST, Japan": 2.0}, "Authors": ["S. Yoshimoto", "Takuro Amashita", "Daisuke Kozuwa", "Takashi Takata", "Masashi Yoshimura", "Yoshiyuki Matsunaga", "Hiroto Yasuura", "Hiroshi Kawaguchi", "Mamoru Yoshimoto"]}]}, {"DBLP title": "Error correction encoding for multi-threshold capture mechanism.", "DBLP authors": ["Kedar Karmarkar", "Spyros Tragoudas"], "year": 2011, "doi": "https://doi.org/10.1109/IOLTS.2011.5993830", "OA papers": [{"PaperId": "https://openalex.org/W2142806061", "PaperTitle": "Error correction encoding for multi-threshold capture mechanism", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Southern Illinois University Carbondale": 2.0}, "Authors": ["Kedar Karmarkar", "Spyros Tragoudas"]}]}, {"DBLP title": "Reduced overhead soft error mitigation using error control coding techniques.", "DBLP authors": ["V. Prasanth", "Virendra Singh", "Rubin A. Parekhji"], "year": 2011, "doi": "https://doi.org/10.1109/IOLTS.2011.5993831", "OA papers": [{"PaperId": "https://openalex.org/W2141072664", "PaperTitle": "Reduced overhead soft error mitigation using error control coding techniques", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Indian Institute of Science Bangalore": 2.0, "Texas Instruments (United States)": 1.0}, "Authors": ["V Prasanth", "Virendra Singh", "Rubin A. Parekhji"]}]}, {"DBLP title": "Soft error correction in embedded storage elements.", "DBLP authors": ["Michael E. Imhof", "Hans-Joachim Wunderlich"], "year": 2011, "doi": "https://doi.org/10.1109/IOLTS.2011.5993832", "OA papers": [{"PaperId": "https://openalex.org/W2149051075", "PaperTitle": "Soft error correction in embedded storage elements", "Year": 2011, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of Stuttgart": 2.0}, "Authors": ["Michael A. Imhof", "Hans-Joachim Wunderlich"]}]}, {"DBLP title": "An FPGA-based framework for run-time injection and analysis of soft errors in microprocessors.", "DBLP authors": ["Matthias Sauer", "Victor Tomashevich", "J\u00f6rg M\u00fcller", "Matthew Lewis", "Andreas Spilla", "Ilia Polian", "Bernd Becker", "Wolfram Burgard"], "year": 2011, "doi": "https://doi.org/10.1109/IOLTS.2011.5993836", "OA papers": [{"PaperId": "https://openalex.org/W2136817648", "PaperTitle": "An FPGA-based framework for run-time injection and analysis of soft errors in microprocessors", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Freiburg": 6.0, "University of Passau": 2.0}, "Authors": ["Mark V. Sauer", "Victor Tomashevich", "Jan-Peter Muller", "Mark P. Lewis", "A. Spilla", "Ilia Polian", "Bernd Becker", "Wolfram Burgard"]}]}, {"DBLP title": "An on-line memory state validation using shadow memory cloning.", "DBLP authors": ["Mikhail Baklashov"], "year": 2011, "doi": "https://doi.org/10.1109/IOLTS.2011.5993837", "OA papers": [{"PaperId": "https://openalex.org/W2105752266", "PaperTitle": "An on-line memory state validation using shadow memory cloning", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Intel (United States)": 1.0}, "Authors": ["Mikhail Baklashov"]}]}, {"DBLP title": "Generalized parity-check matrices for SEC-DED codes with fixed parity.", "DBLP authors": ["Valentin Gherman", "Samuel Evain", "Nathaniel Seymour", "Yannick Bonhomme"], "year": 2011, "doi": "https://doi.org/10.1109/IOLTS.2011.5993842", "OA papers": [{"PaperId": "https://openalex.org/W2108890712", "PaperTitle": "Generalized parity-check matrices for SEC-DED codes with fixed parity", "Year": 2011, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"LIST, Embedded Systems Reliability Laboratory, CEA, Gif-sur-Yvette, France": 4.0}, "Authors": ["Valentin Gherman", "Samuel Evain", "Nathaniel Seymour", "Yannick Bonhomme"]}]}, {"DBLP title": "ICT: Interface software for the characterization and test of mixed-signal power cores.", "DBLP authors": ["Jorge O. M. Esteves", "Tiago H. Moita", "Carlos B. Almeida", "Marcelino B. Santos"], "year": 2011, "doi": "https://doi.org/10.1109/IOLTS.2011.5993843", "OA papers": [{"PaperId": "https://openalex.org/W2112908085", "PaperTitle": "ICT: Interface software for the characterization and test of mixed-signal power cores", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento": 4.0}, "Authors": ["Jorge Freitas Esteves", "Tiago H. Moita", "Carlos Frederico Meschini Almeida", "Marcelino Santos Neto"]}]}, {"DBLP title": "Self-checking test circuits for latches and flip-flops.", "DBLP authors": ["Renato P. Ribas", "Yuyang Sun", "Andr\u00e9 In\u00e1cio Reis", "Andr\u00e9 Ivanov"], "year": 2011, "doi": "https://doi.org/10.1109/IOLTS.2011.5993846", "OA papers": [{"PaperId": "https://openalex.org/W2129524503", "PaperTitle": "Self-checking test circuits for latches and flip-flops", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of British Columbia": 3.0, "Federal University of Rio Grande do Sul": 1.0}, "Authors": ["Renato P. Ribas", "Yuyang Sun", "Andre I. Reis", "Andre Ivanov"]}]}, {"DBLP title": "Software-based control flow error detection and correction using branch triplication.", "DBLP authors": ["Nahid Farhady Ghalaty", "Mahdi Fazeli", "Hossein Izadi Rad", "Seyed Ghassem Miremadi"], "year": 2011, "doi": "https://doi.org/10.1109/IOLTS.2011.5993847", "OA papers": [{"PaperId": "https://openalex.org/W2144798687", "PaperTitle": "Software-based control flow error detection and correction using branch triplication", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Sharif University of Technology": 4.0}, "Authors": ["Nahid Farhady Ghalaty", "Mahdi Fazeli", "Hossein Masoudi Rad", "Seyed Ghassem Miremadi"]}]}, {"DBLP title": "Variations of fault manifestation during Burn-In - A case study on industrial SRAM test results.", "DBLP authors": ["Michael Linder", "Alfred Eder", "Klaus Oberl\u00e4nder", "Martin Huch"], "year": 2011, "doi": "https://doi.org/10.1109/IOLTS.2011.5993848", "OA papers": [{"PaperId": "https://openalex.org/W2117191888", "PaperTitle": "Variations of fault manifestation during Burn-In &#x2014; A case study on industrial SRAM test results", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Augsburg University of Applied Sciences": 2.0, "Infineon Technologies (Germany)": 2.0}, "Authors": ["Michael R. Linder", "Alfred Eder", "Klaus Oberlander", "Martin Huch"]}]}, {"DBLP title": "A side channel attack countermeasure using system-on-chip power profile scrambling.", "DBLP authors": ["Armin Krieg", "Johannes Grinschgl", "Christian Steger", "Reinhold Weiss", "Josef Haid"], "year": 2011, "doi": "https://doi.org/10.1109/IOLTS.2011.5993849", "OA papers": [{"PaperId": "https://openalex.org/W2106846903", "PaperTitle": "A side channel attack countermeasure using system-on-chip power profile scrambling", "Year": 2011, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Graz University of Technology": 4.0, "Infineon Technologies (Austria)": 1.0}, "Authors": ["Armin Krieg", "Johannes Grinschgl", "Christian Steger", "Reinhold Weiss", "Josef Haid"]}]}, {"DBLP title": "AKARI-X: A pseudorandom number generator for secure lightweight systems.", "DBLP authors": ["Honorio Mart\u00edn", "Enrique San Mill\u00e1n", "Luis Entrena", "Julio C\u00e9sar Hern\u00e1ndez Castro", "Pedro Peris-Lopez"], "year": 2011, "doi": "https://doi.org/10.1109/IOLTS.2011.5994534", "OA papers": [{"PaperId": "https://openalex.org/W2143074761", "PaperTitle": "AKARI-X: A pseudorandom number generator for secure lightweight systems", "Year": 2011, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"Carlos III University of Madrid": 1.5, "Technical University of Madrid": 1.5, "Delft University of Technology": 1.0, "University of Portsmouth": 1.0}, "Authors": ["Honorio Martin", "Enrique San Millan", "Luis Entrena", "Julio Castro", "Pedro Lopez"]}]}, {"DBLP title": "Algebraic manipulation detection codes and their applications for design of secure cryptographic devices.", "DBLP authors": ["Zhen Wang", "Mark G. Karpovsky"], "year": 2011, "doi": "https://doi.org/10.1109/IOLTS.2011.5994535", "OA papers": [{"PaperId": "https://openalex.org/W2147586717", "PaperTitle": "Algebraic manipulation detection codes and their applications for design of secure cryptographic devices", "Year": 2011, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"Boston University": 2.0}, "Authors": ["Zhen Wang", "Mark G. Karpovsky"]}]}, {"DBLP title": "Towards improved survivability in safety-critical systems.", "DBLP authors": ["Jaume Abella", "Francisco J. Cazorla", "Eduardo Qui\u00f1ones", "Arnaud Grasset", "Sami Yehia", "Philippe Bonnot", "Dimitris Gizopoulos", "Riccardo Mariani", "Guillem Bernat"], "year": 2011, "doi": "https://doi.org/10.1109/IOLTS.2011.5994536", "OA papers": [{"PaperId": "https://openalex.org/W2146949636", "PaperTitle": "Towards improved survivability in safety-critical systems", "Year": 2011, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Barcelona Supercomputing Center": 3.0, "Embedded Systems (United States)": 1.5, "Thales (Brazil)": 1.5, "National and Kapodistrian University of Athens": 1.0, "Yogitech": 1.0, "Rapita Systems (United Kingdom)": 1.0}, "Authors": ["Jaume Abella", "Francisco J. Cazorla", "Eduardo Quinones", "Arnaud Grasset", "Sami Yehia", "Philippe Bonnot", "Dimitris Gizopoulos", "Riccardo Mariani", "Guillem Bernat"]}]}, {"DBLP title": "A robust algorithm for pessimistic analysis of logic masking effects in combinational circuits.", "DBLP authors": ["Taiga Takata", "Yusuke Matsunaga"], "year": 2011, "doi": "https://doi.org/10.1109/IOLTS.2011.5994537", "OA papers": [{"PaperId": "https://openalex.org/W2134079021", "PaperTitle": "A robust algorithm for pessimistic analysis of logic masking effects in combinational circuits", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Kyushu University": 2.0}, "Authors": ["Taiga Takata", "Yusuke Matsunaga"]}]}, {"DBLP title": "An analytical model for the calculation of the Expected Miss Ratio in faulty caches.", "DBLP authors": ["Daniel S\u00e1nchez", "Yiannakis Sazeides", "Juan L. Arag\u00f3n", "Jos\u00e9 M. Garc\u00eda"], "year": 2011, "doi": "https://doi.org/10.1109/IOLTS.2011.5994538", "OA papers": [{"PaperId": "https://openalex.org/W2070347956", "PaperTitle": "An analytical model for the calculation of the Expected Miss Ratio in faulty caches", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Dept. of Computer Engineering University of Murcia": 3.0, "University of Cyprus": 1.0}, "Authors": ["Daniel S. Sanchez", "Yiannakis Sazeides", "Juan L. Arag\u00f3n", "Joso M. Garcia"]}]}, {"DBLP title": "Evaluation techniques for on-line testing of robust systems based on critical tasks distribution.", "DBLP authors": ["Anna Vaskova", "Celia L\u00f3pez-Ongil", "Mario Garc\u00eda-Valderas", "Marta Portela-Garc\u00eda", "Luis Entrena"], "year": 2011, "doi": "https://doi.org/10.1109/IOLTS.2011.5994539", "OA papers": [{"PaperId": "https://openalex.org/W2167412132", "PaperTitle": "Evaluation techniques for on-line testing of robust systems based on critical tasks distribution", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Carlos III University of Madrid": 5.0}, "Authors": ["Anna Vaskova", "Celia Lopez-Ongil", "Mario Garcia-Valderas", "Marta Portela-Garcia", "Luis Entrena"]}]}, {"DBLP title": "Unidirectional error detection, localization and correction for DRAMs: Application to on-line DRAM repair strategies.", "DBLP authors": ["Madalin Neagu", "Liviu Miclea", "Joan Figueras"], "year": 2011, "doi": "https://doi.org/10.1109/IOLTS.2011.5994540", "OA papers": [{"PaperId": "https://openalex.org/W2121336511", "PaperTitle": "Unidirectional error detection, localization and correction for DRAMs: Application to on-line DRAM repair strategies", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Technical University of Cluj-Napoca": 2.0, "Universitat Polit\u00e8cnica de Catalunya": 1.0}, "Authors": ["Neagu Madalin", "Liviu Miclea", "Joan Figueras"]}]}, {"DBLP title": "An effective methodology for on-line testing of embedded microprocessors.", "DBLP authors": ["Paolo Bernardi", "Lyl M. Ciganda", "Ernesto S\u00e1nchez", "Matteo Sonza Reorda"], "year": 2011, "doi": "https://doi.org/10.1109/IOLTS.2011.5994541", "OA papers": [{"PaperId": "https://openalex.org/W2123880708", "PaperTitle": "An effective methodology for on-line testing of embedded microprocessors", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Polytechnic University of Turin": 4.0}, "Authors": ["Paolo Bernardi", "L. Ciganda", "E. J. Sanchez", "M. Sonza Reorda"]}]}, {"DBLP title": "Fail-safety in core-based system design.", "DBLP authors": ["Rafal Baranowski", "Hans-Joachim Wunderlich"], "year": 2011, "doi": "https://doi.org/10.1109/IOLTS.2011.5994542", "OA papers": [{"PaperId": "https://openalex.org/W2117515535", "PaperTitle": "Fail-safety in core-based system design", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Stuttgart": 2.0}, "Authors": ["Rafa\u0142 Baranowski", "Hans-Joachim Wunderlich"]}]}]