;redcode
;assert 1
	SPL 0, <-2
	MOV 0, <-220
	MOV -3, <-20
	DJN -1, @-20
	SUB @121, 103
	SUB @121, 103
	SUB @121, 103
	SUB @123, 106
	ADD 100, 9
	MOV -3, <-20
	DAT <90, <16
	MOV #10, 17
	MOV #10, 17
	SUB @123, 106
	MOV #10, 17
	MOV -3, <-20
	MOV 0, <-220
	MOV -3, <-20
	DJN -1, @-20
	SUB @120, 6
	JMZ -3, @-20
	DAT <90, <16
	SUB <-9, -1
	SUB @123, 106
	ADD 230, 60
	MOV #10, <17
	MOV 0, 102
	MOV #10, 17
	MOV 0, 102
	JMP 901, 160
	SUB @120, 6
	MOV #10, 17
	SUB @120, 6
	SPL 300, 90
	SPL 300, 90
	ADD 210, 30
	MOV 109, 170
	MOV 109, 170
	ADD 230, 60
	ADD 230, 60
	ADD 230, 60
	ADD 230, 60
	SUB 1, @400
	SUB 1, @400
	SUB @0, 2
	SPL 0, <-2
	SUB @0, 2
	MOV 0, <-220
	SPL 0, <-2
	SUB @121, 103
	SUB @121, 103
	DJN -1, @-20
