

================================================================
== Vitis HLS Report for 'matmul_216_219_1'
================================================================
* Date:           Thu Oct  2 21:25:15 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        mhsa_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  3.373 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+----------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline |
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type   |
    +---------+---------+----------+----------+--------+--------+----------+
    |   590628|   590628|  2.363 ms|  2.363 ms|  590604|  590604|  dataflow|
    +---------+---------+----------+----------+--------+--------+----------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------+---------------------------------------------+---------+---------+-----------+-----------+--------+--------+------------------------------------------------+
        |                                                        |                                             |  Latency (cycles) |   Latency (absolute)  |     Interval    |                    Pipeline                    |
        |                        Instance                        |                    Module                   |   min   |   max   |    min    |    max    |   min  |   max  |                      Type                      |
        +--------------------------------------------------------+---------------------------------------------+---------+---------+-----------+-----------+--------+--------+------------------------------------------------+
        |grp_load_vec_2_fu_128                                   |load_vec_2                                   |     9265|     9265|  37.060 us|  37.060 us|    9265|    9265|                                              no|
        |grp_load_mat_burst_3_fu_137                             |load_mat_burst_3                             |   589837|   589837|   2.359 ms|   2.359 ms|  589836|  589836|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_compute_vec_mat_4_fu_146                            |compute_vec_mat_4                            |   590603|   590603|   2.362 ms|   2.362 ms|  590603|  590603|                                              no|
        |grp_matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_fu_153  |matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc  |      770|      770|   3.080 us|   3.080 us|     769|     769|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +--------------------------------------------------------+---------------------------------------------+---------+---------+-----------+-----------+--------+--------+------------------------------------------------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 6, States = { 1 2 3 4 5 6 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_mat_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %i_mat"   --->   Operation 7 'read' 'i_mat_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_vec_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %i_vec"   --->   Operation 8 'read' 'i_vec_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%vec_stream = alloca i64 1" [kernel_MatMul.cpp:96]   --->   Operation 9 'alloca' 'vec_stream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.12> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 128> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%mat_stream = alloca i64 1" [kernel_MatMul.cpp:97]   --->   Operation 10 'alloca' 'mat_stream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%res_stream = alloca i64 1" [kernel_MatMul.cpp:98]   --->   Operation 11 'alloca' 'res_stream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 64> <FIFO>
ST_1 : Operation 12 [2/2] (0.00ns)   --->   "%call_ln105 = call void @load_vec.2, i32 %gmem0, i64 %i_vec_read, i32 %vec_stream" [kernel_MatMul.cpp:105]   --->   Operation 12 'call' 'call_ln105' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 13 [2/2] (0.00ns)   --->   "%call_ln107 = call void @load_mat_burst.3, i32 %gmem5, i64 %i_mat_read, i32 %mat_stream" [kernel_MatMul.cpp:107]   --->   Operation 13 'call' 'call_ln107' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 0.59>
ST_2 : Operation 14 [1/2] (0.59ns)   --->   "%call_ln105 = call void @load_vec.2, i32 %gmem0, i64 %i_vec_read, i32 %vec_stream" [kernel_MatMul.cpp:105]   --->   Operation 14 'call' 'call_ln105' <Predicate = true> <Delay = 0.59> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 15 [1/2] (0.00ns)   --->   "%call_ln107 = call void @load_mat_burst.3, i32 %gmem5, i64 %i_mat_read, i32 %mat_stream" [kernel_MatMul.cpp:107]   --->   Operation 15 'call' 'call_ln107' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 16 [2/2] (0.00ns)   --->   "%call_ln110 = call void @compute_vec_mat.4, i32 %vec_stream, i32 %mat_stream, i32 %res_stream" [kernel_MatMul.cpp:110]   --->   Operation 16 'call' 'call_ln110' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 17 [1/2] (0.00ns)   --->   "%call_ln110 = call void @compute_vec_mat.4, i32 %vec_stream, i32 %mat_stream, i32 %res_stream" [kernel_MatMul.cpp:110]   --->   Operation 17 'call' 'call_ln110' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 18 [2/2] (0.00ns)   --->   "%call_ln113 = call void @matmul.216.219.1_Loop_VITIS_LOOP_113_1_proc, i32 %o_vec_15, i32 %o_vec_14, i32 %o_vec_13, i32 %o_vec_12, i32 %o_vec_11, i32 %o_vec_10, i32 %o_vec_9, i32 %o_vec_8, i32 %o_vec_7, i32 %o_vec_6, i32 %o_vec_5, i32 %o_vec_4, i32 %o_vec_3, i32 %o_vec_2, i32 %o_vec_1, i32 %o_vec_0, i32 %res_stream" [kernel_MatMul.cpp:113]   --->   Operation 18 'call' 'call_ln113' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 1.28>
ST_6 : Operation 19 [1/1] (0.00ns)   --->   "%specstablecontent_ln104 = specstablecontent void @_ssdm_op_SpecStableContent, i64 %i_mat, i1 1, void @p_str" [kernel_MatMul.cpp:104]   --->   Operation 19 'specstablecontent' 'specstablecontent_ln104' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 20 [1/1] (0.00ns)   --->   "%specstablecontent_ln104 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %gmem5, i1 1, void @p_str" [kernel_MatMul.cpp:104]   --->   Operation 20 'specstablecontent' 'specstablecontent_ln104' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 21 [1/1] (0.00ns)   --->   "%specstablecontent_ln104 = specstablecontent void @_ssdm_op_SpecStableContent, i64 %i_vec, i1 1, void @p_str" [kernel_MatMul.cpp:104]   --->   Operation 21 'specstablecontent' 'specstablecontent_ln104' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 22 [1/1] (0.00ns)   --->   "%specstablecontent_ln104 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %gmem0, i1 1, void @p_str" [kernel_MatMul.cpp:104]   --->   Operation 22 'specstablecontent' 'specstablecontent_ln104' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 23 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln104 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_99" [kernel_MatMul.cpp:104]   --->   Operation 23 'specdataflowpipeline' 'specdataflowpipeline_ln104' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %o_vec_15, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %o_vec_14, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %o_vec_13, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %o_vec_12, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %o_vec_11, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %o_vec_10, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %o_vec_9, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %o_vec_8, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %o_vec_7, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %o_vec_6, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %o_vec_5, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 34 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %o_vec_4, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 35 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %o_vec_3, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 36 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %o_vec_2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 37 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %o_vec_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 38 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %o_vec_0, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 39 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty_50, i32 0, i32 0, void @empty_99, i32 0, i32 0, void @empty_51, void @empty_52, void @empty_99, i32 16, i32 16, i32 256, i32 256, void @empty_99, void @empty_99, i32 4294967295, i32 0, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem5, void @empty_50, i32 0, i32 0, void @empty_99, i32 0, i32 0, void @empty_54, void @empty_52, void @empty_99, i32 16, i32 16, i32 256, i32 16, void @empty_99, void @empty_99, i32 4294967295, i32 0, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @vec_stream_str, i32 1, void @p_str, void @p_str, i32 128, i32 128, i32 %vec_stream, i32 %vec_stream"   --->   Operation 42 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vec_stream, void @empty_73, i32 0, i32 0, void @empty_99, i32 0, i32 0, void @empty_99, void @empty_99, void @empty_99, i32 0, i32 0, i32 0, i32 0, void @empty_99, void @empty_99, i32 4294967295, i32 0, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%empty_175 = specchannel i32 @_ssdm_op_SpecChannel, void @mat_stream_str, i32 1, void @p_str, void @p_str, i32 256, i32 256, i32 %mat_stream, i32 %mat_stream"   --->   Operation 44 'specchannel' 'empty_175' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mat_stream, void @empty_73, i32 0, i32 0, void @empty_99, i32 0, i32 0, void @empty_99, void @empty_99, void @empty_99, i32 0, i32 0, i32 0, i32 0, void @empty_99, void @empty_99, i32 4294967295, i32 0, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%empty_176 = specchannel i32 @_ssdm_op_SpecChannel, void @res_stream_str, i32 1, void @p_str, void @p_str, i32 64, i32 64, i32 %res_stream, i32 %res_stream"   --->   Operation 46 'specchannel' 'empty_176' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %res_stream, void @empty_73, i32 0, i32 0, void @empty_99, i32 0, i32 0, void @empty_99, void @empty_99, void @empty_99, i32 0, i32 0, i32 0, i32 0, void @empty_99, void @empty_99, i32 4294967295, i32 0, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/2] (1.28ns)   --->   "%call_ln113 = call void @matmul.216.219.1_Loop_VITIS_LOOP_113_1_proc, i32 %o_vec_15, i32 %o_vec_14, i32 %o_vec_13, i32 %o_vec_12, i32 %o_vec_11, i32 %o_vec_10, i32 %o_vec_9, i32 %o_vec_8, i32 %o_vec_7, i32 %o_vec_6, i32 %o_vec_5, i32 %o_vec_4, i32 %o_vec_3, i32 %o_vec_2, i32 %o_vec_1, i32 %o_vec_0, i32 %res_stream" [kernel_MatMul.cpp:113]   --->   Operation 48 'call' 'call_ln113' <Predicate = true> <Delay = 1.28> <CoreType = "Generic">   --->   Generic Core
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%ret_ln117 = ret" [kernel_MatMul.cpp:117]   --->   Operation 49 'ret' 'ret_ln117' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ o_vec_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ o_vec_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ o_vec_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ o_vec_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ o_vec_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ o_vec_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ o_vec_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ o_vec_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ o_vec_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ o_vec_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ o_vec_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ o_vec_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ o_vec_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ o_vec_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ o_vec_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ o_vec_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ i_vec]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ i_mat]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_mat_read                 (read                ) [ 0010000]
i_vec_read                 (read                ) [ 0010000]
vec_stream                 (alloca              ) [ 0111111]
mat_stream                 (alloca              ) [ 0111111]
res_stream                 (alloca              ) [ 0011111]
call_ln105                 (call                ) [ 0000000]
call_ln107                 (call                ) [ 0000000]
call_ln110                 (call                ) [ 0000000]
specstablecontent_ln104    (specstablecontent   ) [ 0000000]
specstablecontent_ln104    (specstablecontent   ) [ 0000000]
specstablecontent_ln104    (specstablecontent   ) [ 0000000]
specstablecontent_ln104    (specstablecontent   ) [ 0000000]
specdataflowpipeline_ln104 (specdataflowpipeline) [ 0000000]
specmemcore_ln0            (specmemcore         ) [ 0000000]
specmemcore_ln0            (specmemcore         ) [ 0000000]
specmemcore_ln0            (specmemcore         ) [ 0000000]
specmemcore_ln0            (specmemcore         ) [ 0000000]
specmemcore_ln0            (specmemcore         ) [ 0000000]
specmemcore_ln0            (specmemcore         ) [ 0000000]
specmemcore_ln0            (specmemcore         ) [ 0000000]
specmemcore_ln0            (specmemcore         ) [ 0000000]
specmemcore_ln0            (specmemcore         ) [ 0000000]
specmemcore_ln0            (specmemcore         ) [ 0000000]
specmemcore_ln0            (specmemcore         ) [ 0000000]
specmemcore_ln0            (specmemcore         ) [ 0000000]
specmemcore_ln0            (specmemcore         ) [ 0000000]
specmemcore_ln0            (specmemcore         ) [ 0000000]
specmemcore_ln0            (specmemcore         ) [ 0000000]
specmemcore_ln0            (specmemcore         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
empty                      (specchannel         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
empty_175                  (specchannel         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
empty_176                  (specchannel         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
call_ln113                 (call                ) [ 0000000]
ret_ln117                  (ret                 ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="o_vec_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_vec_0"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="o_vec_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_vec_1"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="o_vec_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_vec_2"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="o_vec_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_vec_3"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="o_vec_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_vec_4"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="o_vec_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_vec_5"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="o_vec_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_vec_6"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="o_vec_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_vec_7"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="o_vec_8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_vec_8"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="o_vec_9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_vec_9"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="o_vec_10">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_vec_10"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="o_vec_11">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_vec_11"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="o_vec_12">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_vec_12"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="o_vec_13">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_vec_13"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="o_vec_14">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_vec_14"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="o_vec_15">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_vec_15"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="gmem0">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="i_vec">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_vec"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="gmem5">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem5"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="i_mat">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_mat"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_vec.2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_mat_burst.3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_vec_mat.4"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matmul.216.219.1_Loop_VITIS_LOOP_113_1_proc"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStableContent"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_99"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_50"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_51"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_52"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_54"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="vec_stream_str"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_73"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat_stream_str"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_str"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1004" name="vec_stream_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="vec_stream/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="mat_stream_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mat_stream/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="res_stream_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="res_stream/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="i_mat_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="64" slack="0"/>
<pin id="118" dir="0" index="1" bw="64" slack="0"/>
<pin id="119" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_mat_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="i_vec_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="64" slack="0"/>
<pin id="124" dir="0" index="1" bw="64" slack="0"/>
<pin id="125" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_vec_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_load_vec_2_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="0" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="0" index="2" bw="64" slack="0"/>
<pin id="132" dir="0" index="3" bw="32" slack="0"/>
<pin id="133" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln105/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_load_mat_burst_3_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="0" slack="0"/>
<pin id="139" dir="0" index="1" bw="32" slack="0"/>
<pin id="140" dir="0" index="2" bw="64" slack="0"/>
<pin id="141" dir="0" index="3" bw="32" slack="0"/>
<pin id="142" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln107/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_compute_vec_mat_4_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="0" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="2"/>
<pin id="149" dir="0" index="2" bw="32" slack="2"/>
<pin id="150" dir="0" index="3" bw="32" slack="2"/>
<pin id="151" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln110/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="0" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="0"/>
<pin id="156" dir="0" index="2" bw="32" slack="0"/>
<pin id="157" dir="0" index="3" bw="32" slack="0"/>
<pin id="158" dir="0" index="4" bw="32" slack="0"/>
<pin id="159" dir="0" index="5" bw="32" slack="0"/>
<pin id="160" dir="0" index="6" bw="32" slack="0"/>
<pin id="161" dir="0" index="7" bw="32" slack="0"/>
<pin id="162" dir="0" index="8" bw="32" slack="0"/>
<pin id="163" dir="0" index="9" bw="32" slack="0"/>
<pin id="164" dir="0" index="10" bw="32" slack="0"/>
<pin id="165" dir="0" index="11" bw="32" slack="0"/>
<pin id="166" dir="0" index="12" bw="32" slack="0"/>
<pin id="167" dir="0" index="13" bw="32" slack="0"/>
<pin id="168" dir="0" index="14" bw="32" slack="0"/>
<pin id="169" dir="0" index="15" bw="32" slack="0"/>
<pin id="170" dir="0" index="16" bw="32" slack="0"/>
<pin id="171" dir="0" index="17" bw="32" slack="4"/>
<pin id="172" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln113/5 "/>
</bind>
</comp>

<comp id="190" class="1005" name="i_mat_read_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="64" slack="1"/>
<pin id="192" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i_mat_read "/>
</bind>
</comp>

<comp id="195" class="1005" name="i_vec_read_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="64" slack="1"/>
<pin id="197" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i_vec_read "/>
</bind>
</comp>

<comp id="200" class="1005" name="vec_stream_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="vec_stream "/>
</bind>
</comp>

<comp id="206" class="1005" name="mat_stream_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="mat_stream "/>
</bind>
</comp>

<comp id="212" class="1005" name="res_stream_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="2"/>
<pin id="214" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="res_stream "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="107"><net_src comp="42" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="42" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="42" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="120"><net_src comp="40" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="38" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="40" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="34" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="44" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="32" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="136"><net_src comp="122" pin="2"/><net_sink comp="128" pin=2"/></net>

<net id="143"><net_src comp="46" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="144"><net_src comp="36" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="145"><net_src comp="116" pin="2"/><net_sink comp="137" pin=2"/></net>

<net id="152"><net_src comp="48" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="173"><net_src comp="50" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="174"><net_src comp="30" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="175"><net_src comp="28" pin="0"/><net_sink comp="153" pin=2"/></net>

<net id="176"><net_src comp="26" pin="0"/><net_sink comp="153" pin=3"/></net>

<net id="177"><net_src comp="24" pin="0"/><net_sink comp="153" pin=4"/></net>

<net id="178"><net_src comp="22" pin="0"/><net_sink comp="153" pin=5"/></net>

<net id="179"><net_src comp="20" pin="0"/><net_sink comp="153" pin=6"/></net>

<net id="180"><net_src comp="18" pin="0"/><net_sink comp="153" pin=7"/></net>

<net id="181"><net_src comp="16" pin="0"/><net_sink comp="153" pin=8"/></net>

<net id="182"><net_src comp="14" pin="0"/><net_sink comp="153" pin=9"/></net>

<net id="183"><net_src comp="12" pin="0"/><net_sink comp="153" pin=10"/></net>

<net id="184"><net_src comp="10" pin="0"/><net_sink comp="153" pin=11"/></net>

<net id="185"><net_src comp="8" pin="0"/><net_sink comp="153" pin=12"/></net>

<net id="186"><net_src comp="6" pin="0"/><net_sink comp="153" pin=13"/></net>

<net id="187"><net_src comp="4" pin="0"/><net_sink comp="153" pin=14"/></net>

<net id="188"><net_src comp="2" pin="0"/><net_sink comp="153" pin=15"/></net>

<net id="189"><net_src comp="0" pin="0"/><net_sink comp="153" pin=16"/></net>

<net id="193"><net_src comp="116" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="198"><net_src comp="122" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="203"><net_src comp="104" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="128" pin=3"/></net>

<net id="205"><net_src comp="200" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="209"><net_src comp="108" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="137" pin=3"/></net>

<net id="211"><net_src comp="206" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="215"><net_src comp="112" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="146" pin=3"/></net>

<net id="217"><net_src comp="212" pin="1"/><net_sink comp="153" pin=17"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: o_vec_0 | {5 6 }
	Port: o_vec_1 | {5 6 }
	Port: o_vec_2 | {5 6 }
	Port: o_vec_3 | {5 6 }
	Port: o_vec_4 | {5 6 }
	Port: o_vec_5 | {5 6 }
	Port: o_vec_6 | {5 6 }
	Port: o_vec_7 | {5 6 }
	Port: o_vec_8 | {5 6 }
	Port: o_vec_9 | {5 6 }
	Port: o_vec_10 | {5 6 }
	Port: o_vec_11 | {5 6 }
	Port: o_vec_12 | {5 6 }
	Port: o_vec_13 | {5 6 }
	Port: o_vec_14 | {5 6 }
	Port: o_vec_15 | {5 6 }
 - Input state : 
	Port: matmul.216.219.1 : gmem0 | {1 2 }
	Port: matmul.216.219.1 : i_vec | {1 }
	Port: matmul.216.219.1 : gmem5 | {1 2 }
	Port: matmul.216.219.1 : i_mat | {1 }
  - Chain level:
	State 1
		call_ln105 : 1
		call_ln107 : 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|
| Operation|                     Functional Unit                    |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                  grp_load_vec_2_fu_128                 |    0    |    0    |  0.421  |   134   |   130   |
|   call   |               grp_load_mat_burst_3_fu_137              |    0    |    0    |  1.911  |   1097  |   2025  |
|          |              grp_compute_vec_mat_4_fu_146              |    16   |    2    |  8.972  |   2322  |   1206  |
|          | grp_matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_fu_153 |    0    |    0    |    0    |    20   |    14   |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|
|   read   |                 i_mat_read_read_fu_116                 |    0    |    0    |    0    |    0    |    0    |
|          |                 i_vec_read_read_fu_122                 |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                                        |    16   |    2    |  11.304 |   3573  |   3375  |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|i_mat_read_reg_190|   64   |
|i_vec_read_reg_195|   64   |
|mat_stream_reg_206|   32   |
|res_stream_reg_212|   32   |
|vec_stream_reg_200|   32   |
+------------------+--------+
|       Total      |   224  |
+------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------|------|------|------|--------||---------||---------||---------|
|             Comp            |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-----------------------------|------|------|------|--------||---------||---------||---------|
|    grp_load_vec_2_fu_128    |  p2  |   2  |  64  |   128  ||    0    ||    63   |
| grp_load_mat_burst_3_fu_137 |  p2  |   2  |  64  |   128  ||    0    ||    63   |
|-----------------------------|------|------|------|--------||---------||---------||---------|
|            Total            |      |      |      |   256  ||   0.92  ||    0    ||   126   |
|-----------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |   16   |    2   |   11   |  3573  |  3375  |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    0   |    0   |   126  |
|  Register |    -   |    -   |    -   |   224  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   16   |    2   |   12   |  3797  |  3501  |
+-----------+--------+--------+--------+--------+--------+
