<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\Tasks\PocketLab\src\adc.v<br>
D:\Tasks\PocketLab\src\bram_dac\bram_dac.v<br>
D:\Tasks\PocketLab\src\dac.v<br>
D:\Tasks\PocketLab\src\fifo_adc\fifo_adc.v<br>
D:\Tasks\PocketLab\src\main.v<br>
D:\Tasks\PocketLab\src\pll_adda\pll_adda.v<br>
D:\Tasks\PocketLab\src\pll_main\pll_main.v<br>
D:\Tasks\PocketLab\src\spi_slaver.v<br>
C:\Gowin\Gowin_V1.9.8.08\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_crc32.v<br>
C:\Gowin\Gowin_V1.9.8.08\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v<br>
C:\Gowin\Gowin_V1.9.8.08\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v<br>
C:\Gowin\Gowin_V1.9.8.08\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v<br>
C:\Gowin\Gowin_V1.9.8.08\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v<br>
C:\Gowin\Gowin_V1.9.8.08\IDE\data\ipcores\gw_jtag.v<br>
D:\Tasks\PocketLab\impl\gwsynthesis\RTL_GAO\gw_gao_top.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>GowinSynthesis V1.9.8.08</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Nov 13 21:49:02 2022
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>main</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.421s, Elapsed time = 0h 0m 0.409s, Peak memory usage = 76.945MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.045s, Peak memory usage = 76.945MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.019s, Peak memory usage = 76.945MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.078s, Elapsed time = 0h 0m 0.052s, Peak memory usage = 76.945MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.007s, Peak memory usage = 76.945MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.001s, Peak memory usage = 76.945MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.003s, Peak memory usage = 76.945MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.002s, Peak memory usage = 76.945MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.04s, Peak memory usage = 76.945MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.014s, Peak memory usage = 76.945MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.016s, Peak memory usage = 76.945MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 2s, Elapsed time = 0h 0m 2s, Peak memory usage = 89.277MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.06s, Peak memory usage = 89.277MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.078s, Elapsed time = 0h 0m 0.07s, Peak memory usage = 89.277MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 2s, Elapsed time = 0h 0m 2s, Peak memory usage = 89.277MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>38</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>36</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>16</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>12</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTBUF</td>
<td>8</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>469</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>11</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFS</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>33</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>50</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFP</td>
<td>7</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>33</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>130</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>189</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFNP</td>
<td>6</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFNC</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDLCE</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>630</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>74</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>160</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>396</td>
</tr>
<tr>
<td class="label"><b>MUX </b></td>
<td>9</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMUX2</td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMUX16</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>55</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>55</td>
</tr>
<tr>
<td class="label"><b>SSRAM </b></td>
<td>6</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16S4</td>
<td>6</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>10</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>10</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>35</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>35</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsprPLL</td>
<td>2</td>
</tr>
<tr>
<td class="label"><b>Black Box </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspGW_JTAG</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>747(656 LUTs, 55 ALUs, 6 SSRAMs) / 20736</td>
<td>4%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>469 / 16173</td>
<td>3%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>1 / 16173</td>
<td>1%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>468 / 16173</td>
<td>3%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>35 / 46</td>
<td>76%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>osc_27m</td>
<td>Base</td>
<td>37.037</td>
<td>27.0</td>
<td>0.000</td>
<td>18.519</td>
<td> </td>
<td> </td>
<td>osc_27m_ibuf/I </td>
</tr>
<tr>
<td>wfull_val</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val_s0/F </td>
</tr>
<tr>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>49.383</td>
<td>20.3</td>
<td>0.000</td>
<td>24.691</td>
<td>osc_27m_ibuf/I</td>
<td>osc_27m</td>
<td>pll_main_inst/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>pll_main_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>49.383</td>
<td>20.3</td>
<td>0.000</td>
<td>24.691</td>
<td>osc_27m_ibuf/I</td>
<td>osc_27m</td>
<td>pll_main_inst/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>pll_main_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>98.765</td>
<td>10.1</td>
<td>0.000</td>
<td>49.383</td>
<td>osc_27m_ibuf/I</td>
<td>osc_27m</td>
<td>pll_main_inst/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>pll_main_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>148.148</td>
<td>6.8</td>
<td>0.000</td>
<td>74.074</td>
<td>osc_27m_ibuf/I</td>
<td>osc_27m</td>
<td>pll_main_inst/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>pll_adda_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>98.765</td>
<td>10.1</td>
<td>0.000</td>
<td>49.383</td>
<td>osc_27m_ibuf/I</td>
<td>osc_27m</td>
<td>pll_adda_inst/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>pll_adda_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>98.765</td>
<td>10.1</td>
<td>0.000</td>
<td>49.383</td>
<td>osc_27m_ibuf/I</td>
<td>osc_27m</td>
<td>pll_adda_inst/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>pll_adda_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>197.531</td>
<td>5.1</td>
<td>0.000</td>
<td>98.765</td>
<td>osc_27m_ibuf/I</td>
<td>osc_27m</td>
<td>pll_adda_inst/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>pll_adda_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>296.296</td>
<td>3.4</td>
<td>0.000</td>
<td>148.148</td>
<td>osc_27m_ibuf/I</td>
<td>osc_27m</td>
<td>pll_adda_inst/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>20.3(MHz)</td>
<td>231.3(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>pll_adda_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>10.1(MHz)</td>
<td>351.9(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>45.059</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.498</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.557</td>
</tr>
<tr>
<td class="label">From</td>
<td>dac_inst/buffer_wr_addr_7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>dac_inst/buffer_wr_addr_14_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.029</td>
<td>1.029</td>
<td>tCL</td>
<td>RR</td>
<td>255</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.209</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dac_inst/buffer_wr_addr_7_s2/CLK</td>
</tr>
<tr>
<td>1.441</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>dac_inst/buffer_wr_addr_7_s2/Q</td>
</tr>
<tr>
<td>1.678</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dac_inst/n292_s18/I1</td>
</tr>
<tr>
<td>2.233</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dac_inst/n292_s18/F</td>
</tr>
<tr>
<td>2.470</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dac_inst/n292_s17/I0</td>
</tr>
<tr>
<td>2.987</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>dac_inst/n292_s17/F</td>
</tr>
<tr>
<td>3.224</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dac_inst/n289_s16/I1</td>
</tr>
<tr>
<td>3.779</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>dac_inst/n289_s16/F</td>
</tr>
<tr>
<td>4.016</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dac_inst/n274_s15/I1</td>
</tr>
<tr>
<td>4.571</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dac_inst/n274_s15/F</td>
</tr>
<tr>
<td>4.808</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dac_inst/n274_s14/I2</td>
</tr>
<tr>
<td>5.261</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dac_inst/n274_s14/F</td>
</tr>
<tr>
<td>5.498</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dac_inst/buffer_wr_addr_14_s2/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>49.383</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.412</td>
<td>1.029</td>
<td>tCL</td>
<td>RR</td>
<td>255</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.592</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dac_inst/buffer_wr_addr_14_s2/CLK</td>
</tr>
<tr>
<td>50.557</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>dac_inst/buffer_wr_addr_14_s2</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>49.383</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 2.635, 61.436%; route: 1.422, 33.155%; tC2Q: 0.232, 5.409%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>45.161</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.396</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.557</td>
</tr>
<tr>
<td class="label">From</td>
<td>dac_inst/buffer_wr_addr_7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>dac_inst/buffer_wr_addr_11_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.029</td>
<td>1.029</td>
<td>tCL</td>
<td>RR</td>
<td>255</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.209</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dac_inst/buffer_wr_addr_7_s2/CLK</td>
</tr>
<tr>
<td>1.441</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>dac_inst/buffer_wr_addr_7_s2/Q</td>
</tr>
<tr>
<td>1.678</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dac_inst/n292_s18/I1</td>
</tr>
<tr>
<td>2.233</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dac_inst/n292_s18/F</td>
</tr>
<tr>
<td>2.470</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dac_inst/n292_s17/I0</td>
</tr>
<tr>
<td>2.987</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>dac_inst/n292_s17/F</td>
</tr>
<tr>
<td>3.224</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dac_inst/n289_s16/I1</td>
</tr>
<tr>
<td>3.779</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>dac_inst/n289_s16/F</td>
</tr>
<tr>
<td>4.016</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dac_inst/n283_s15/I2</td>
</tr>
<tr>
<td>4.469</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dac_inst/n283_s15/F</td>
</tr>
<tr>
<td>4.706</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dac_inst/n283_s14/I2</td>
</tr>
<tr>
<td>5.159</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dac_inst/n283_s14/F</td>
</tr>
<tr>
<td>5.396</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dac_inst/buffer_wr_addr_11_s2/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>49.383</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.412</td>
<td>1.029</td>
<td>tCL</td>
<td>RR</td>
<td>255</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.592</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dac_inst/buffer_wr_addr_11_s2/CLK</td>
</tr>
<tr>
<td>50.557</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>dac_inst/buffer_wr_addr_11_s2</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>49.383</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 2.533, 60.497%; route: 1.422, 33.962%; tC2Q: 0.232, 5.541%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>45.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.352</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.557</td>
</tr>
<tr>
<td class="label">From</td>
<td>dac_inst/recv_data_ct_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>dac_inst/recv_data_ct_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.029</td>
<td>1.029</td>
<td>tCL</td>
<td>RR</td>
<td>255</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.209</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dac_inst/recv_data_ct_1_s2/CLK</td>
</tr>
<tr>
<td>1.441</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>dac_inst/recv_data_ct_1_s2/Q</td>
</tr>
<tr>
<td>1.678</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dac_inst/n340_s16/I1</td>
</tr>
<tr>
<td>2.233</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>dac_inst/n340_s16/F</td>
</tr>
<tr>
<td>2.470</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dac_inst/n334_s18/I3</td>
</tr>
<tr>
<td>2.841</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>dac_inst/n334_s18/F</td>
</tr>
<tr>
<td>3.078</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dac_inst/n332_s9/I1</td>
</tr>
<tr>
<td>3.633</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dac_inst/n332_s9/F</td>
</tr>
<tr>
<td>3.870</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dac_inst/n332_s8/I2</td>
</tr>
<tr>
<td>4.323</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dac_inst/n332_s8/F</td>
</tr>
<tr>
<td>4.560</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dac_inst/n332_s7/I1</td>
</tr>
<tr>
<td>5.115</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dac_inst/n332_s7/F</td>
</tr>
<tr>
<td>5.352</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dac_inst/recv_data_ct_8_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>49.383</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.412</td>
<td>1.029</td>
<td>tCL</td>
<td>RR</td>
<td>255</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.592</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dac_inst/recv_data_ct_8_s0/CLK</td>
</tr>
<tr>
<td>50.557</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>dac_inst/recv_data_ct_8_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>49.383</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 2.489, 60.077%; route: 1.422, 34.323%; tC2Q: 0.232, 5.600%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>45.243</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.314</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.557</td>
</tr>
<tr>
<td class="label">From</td>
<td>dac_inst/buffer_wr_addr_7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>dac_inst/buffer_wr_addr_12_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.029</td>
<td>1.029</td>
<td>tCL</td>
<td>RR</td>
<td>255</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.209</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dac_inst/buffer_wr_addr_7_s2/CLK</td>
</tr>
<tr>
<td>1.441</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>dac_inst/buffer_wr_addr_7_s2/Q</td>
</tr>
<tr>
<td>1.678</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dac_inst/n292_s18/I1</td>
</tr>
<tr>
<td>2.233</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dac_inst/n292_s18/F</td>
</tr>
<tr>
<td>2.470</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dac_inst/n292_s17/I0</td>
</tr>
<tr>
<td>2.987</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>dac_inst/n292_s17/F</td>
</tr>
<tr>
<td>3.224</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dac_inst/n289_s16/I1</td>
</tr>
<tr>
<td>3.779</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>dac_inst/n289_s16/F</td>
</tr>
<tr>
<td>4.016</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dac_inst/n280_s16/I3</td>
</tr>
<tr>
<td>4.387</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dac_inst/n280_s16/F</td>
</tr>
<tr>
<td>4.624</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dac_inst/n280_s14/I2</td>
</tr>
<tr>
<td>5.077</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dac_inst/n280_s14/F</td>
</tr>
<tr>
<td>5.314</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dac_inst/buffer_wr_addr_12_s2/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>49.383</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.412</td>
<td>1.029</td>
<td>tCL</td>
<td>RR</td>
<td>255</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.592</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dac_inst/buffer_wr_addr_12_s2/CLK</td>
</tr>
<tr>
<td>50.557</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>dac_inst/buffer_wr_addr_12_s2</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>49.383</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 2.451, 59.707%; route: 1.422, 34.641%; tC2Q: 0.232, 5.652%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>45.307</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.250</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.557</td>
</tr>
<tr>
<td class="label">From</td>
<td>dac_inst/recv_data_ct_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>dac_inst/recv_data_ct_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.029</td>
<td>1.029</td>
<td>tCL</td>
<td>RR</td>
<td>255</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.209</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dac_inst/recv_data_ct_1_s2/CLK</td>
</tr>
<tr>
<td>1.441</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>dac_inst/recv_data_ct_1_s2/Q</td>
</tr>
<tr>
<td>1.678</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dac_inst/n340_s16/I1</td>
</tr>
<tr>
<td>2.233</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>dac_inst/n340_s16/F</td>
</tr>
<tr>
<td>2.470</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dac_inst/n334_s18/I3</td>
</tr>
<tr>
<td>2.841</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>dac_inst/n334_s18/F</td>
</tr>
<tr>
<td>3.078</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dac_inst/n330_s9/I2</td>
</tr>
<tr>
<td>3.531</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dac_inst/n330_s9/F</td>
</tr>
<tr>
<td>3.768</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dac_inst/n330_s8/I2</td>
</tr>
<tr>
<td>4.221</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dac_inst/n330_s8/F</td>
</tr>
<tr>
<td>4.458</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dac_inst/n330_s7/I1</td>
</tr>
<tr>
<td>5.013</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dac_inst/n330_s7/F</td>
</tr>
<tr>
<td>5.250</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dac_inst/recv_data_ct_9_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>49.383</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.412</td>
<td>1.029</td>
<td>tCL</td>
<td>RR</td>
<td>255</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.592</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dac_inst/recv_data_ct_9_s0/CLK</td>
</tr>
<tr>
<td>50.557</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>dac_inst/recv_data_ct_9_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>49.383</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 2.387, 59.070%; route: 1.422, 35.189%; tC2Q: 0.232, 5.741%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
