{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1764158360748 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764158360750 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 26 18:59:20 2025 " "Processing started: Wed Nov 26 18:59:20 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764158360750 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1764158360750 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off viterbi_decoder -c viterbi_decoder " "Command: quartus_eda --read_settings_files=off --write_settings_files=off viterbi_decoder -c viterbi_decoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1764158360750 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1764158361305 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "viterbi_decoder.vo D:/backup_later/ET4340/prj/main_prj/main_prj/src/simulation/questa/ simulation " "Generated file viterbi_decoder.vo in folder \"D:/backup_later/ET4340/prj/main_prj/main_prj/src/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1764158361447 ""}
{ "Info" "IQNETO_DONE_BOARD_STA_STAMP_GENERATION" "D:/backup_later/ET4340/prj/main_prj/main_prj/src/timing/stamp//viterbi_decoder_7_1200mv_85c_board_slow.mod D:/backup_later/ET4340/prj/main_prj/main_prj/src/timing/stamp//viterbi_decoder_7_1200mv_85c_board_slow.data " "Generated files \"D:/backup_later/ET4340/prj/main_prj/main_prj/src/timing/stamp//viterbi_decoder_7_1200mv_85c_board_slow.mod\" and \"D:/backup_later/ET4340/prj/main_prj/main_prj/src/timing/stamp//viterbi_decoder_7_1200mv_85c_board_slow.data\"" {  } {  } 0 199047 "Generated files \"%1!s!\" and \"%2!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1764158361522 ""}
{ "Info" "IQNETO_DONE_BOARD_STA_STAMP_GENERATION" "D:/backup_later/ET4340/prj/main_prj/main_prj/src/timing/stamp//viterbi_decoder_7_1200mv_0c_board_slow.mod D:/backup_later/ET4340/prj/main_prj/main_prj/src/timing/stamp//viterbi_decoder_7_1200mv_0c_board_slow.data " "Generated files \"D:/backup_later/ET4340/prj/main_prj/main_prj/src/timing/stamp//viterbi_decoder_7_1200mv_0c_board_slow.mod\" and \"D:/backup_later/ET4340/prj/main_prj/main_prj/src/timing/stamp//viterbi_decoder_7_1200mv_0c_board_slow.data\"" {  } {  } 0 199047 "Generated files \"%1!s!\" and \"%2!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1764158361523 ""}
{ "Info" "IQNETO_DONE_BOARD_STA_STAMP_GENERATION" "D:/backup_later/ET4340/prj/main_prj/main_prj/src/timing/stamp//viterbi_decoder_min_1200mv_0c_board_fast.mod D:/backup_later/ET4340/prj/main_prj/main_prj/src/timing/stamp//viterbi_decoder_min_1200mv_0c_board_fast.data " "Generated files \"D:/backup_later/ET4340/prj/main_prj/main_prj/src/timing/stamp//viterbi_decoder_min_1200mv_0c_board_fast.mod\" and \"D:/backup_later/ET4340/prj/main_prj/main_prj/src/timing/stamp//viterbi_decoder_min_1200mv_0c_board_fast.data\"" {  } {  } 0 199047 "Generated files \"%1!s!\" and \"%2!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1764158361524 ""}
{ "Info" "IQNETO_DONE_BOARD_STA_STAMP_GENERATION" "D:/backup_later/ET4340/prj/main_prj/main_prj/src/timing/stamp//viterbi_decoder_board.mod D:/backup_later/ET4340/prj/main_prj/main_prj/src/timing/stamp//viterbi_decoder_board.data " "Generated files \"D:/backup_later/ET4340/prj/main_prj/main_prj/src/timing/stamp//viterbi_decoder_board.mod\" and \"D:/backup_later/ET4340/prj/main_prj/main_prj/src/timing/stamp//viterbi_decoder_board.data\"" {  } {  } 0 199047 "Generated files \"%1!s!\" and \"%2!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1764158361526 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4693 " "Peak virtual memory: 4693 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764158361588 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 26 18:59:21 2025 " "Processing ended: Wed Nov 26 18:59:21 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764158361588 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764158361588 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764158361588 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1764158361588 ""}
