<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Edidi Sai Anant | Electrical Engineering</title>
    <link rel="stylesheet" href="style.css">
    <link rel="preconnect" href="https://fonts.googleapis.com">
    <link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
    <link href="https://fonts.googleapis.com/css2?family=Poppins:wght@300;400;600;700&family=Fira+Code:wght@400;500&display=swap" rel="stylesheet">
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.5.1/css/all.min.css">
</head>
<body>
    <div id="loader">
        <div class="loader-text">
            <span>SYNTHESIZING</span>
            <div class="loader-dots">
                <div class="dot"></div>
                <div class="dot"></div>
                <div class="dot"></div>
            </div>
        </div>
        <div class="loader-grid"></div>
    </div>

    <main id="main-content">
        <section id="hero">
            <div class="hero-content">
                <h1 class="fade-in">Edidi Sai Anant</h1>
                <p class="fade-in">Electrical Engineering Master's Candidate</p>
                <div class="social-links fade-in">
                    <a href="mailto:esanant@u.nus.edu" aria-label="Email"><i class="fas fa-envelope"></i></a>
                    <a href="https://linkedin.com/in/sai-anant" target="_blank" aria-label="LinkedIn"><i class="fab fa-linkedin"></i></a>
                    <a href="https://github.com/" target="_blank" aria-label="GitHub"><i class="fab fa-github"></i></a>
                </div>
                 <div class="scroll-down-prompt">
                    <i class="fas fa-chevron-down"></i>
                </div>
            </div>
        </section>

        <section id="about">
            <h2 class="section-title">01. About Me</h2>
            <div class="about-container">
                <div class="about-text">
                    [cite_start]<p>Electrical Engineering Master's candidate with a robust foundation in semiconductor processes and IC design, built on a comprehensive academic background and hands-on experience[cite: 86]. [cite_start]Keen on exploring diverse opportunities within the Semiconductor industry to further enhance and apply this foundational knowledge[cite: 87].</p>
                    [cite_start]<p>Driven by a passion for innovation and equipped with analytical and technical skills, I am committed to contributing to collaborative teams and embracing challenges in a dynamic, future-oriented environment[cite: 88]. [cite_start]My core strengths are reliability, patience, and being a collaborative team player[cite: 89].</p>
                </div>
            </div>
        </section>

        <section id="education">
            <h2 class="section-title">02. Education</h2>
            <div class="education-container">
                <div class="education-entry">
                    <img src="https://i.imgur.com/3qg8Y3F.png" alt="National University of Singapore Logo" class="uni-logo">
                    <h3>Master of Science, Electrical Engineering</h3>
                    <h4>National University of Singapore <span class="date">(08/2023 - 06/2025)</span></h4>
                    [cite_start]<p class="tech-stack">Relevant Courses: VLSI Digital Circuit Design [cite: 92] [cite_start]• Memory Technologies [cite: 93] [cite_start]• Embedded Hardware System Design [cite: 94]</p>
                </div>
                <div class="education-entry">
                    <img src="https://i.imgur.com/sPA79s8.png" alt="SRM Institute of Science and Technology Logo" class="uni-logo">
                    <h3>Bachelor of Technology, Electronics and Communication Engineering</h3>
                    <h4>SRM Institute of Science and Technology <span class="date">(06/2019 - 07/2023)</span></h4>
                    [cite_start]<p class="tech-stack">Relevant Courses: Semiconductor Device Modelling [cite: 105] [cite_start]• VLSI Design [cite: 109] [cite_start]• ARM-Based Embedded System Design [cite: 110]</p>
                </div>
            </div>
        </section>

        <section id="experience">
            <h2 class="section-title">03. Experience</h2>
            <div class="card-container">
                <div class="card">
                    <div class="card-inner">
                        <div class="card-front">
                            <i class="fas fa-chalkboard-teacher card-icon"></i>
                            <h3>Graduate Assistant</h3>
                            <p>National University of Singapore</p>
                            <p class="tech-stack">Microcontroller Programming • Computer Architecture</p>
                        </div>
                        <div class="card-back">
                            <h4>Graduate Assistant (Part-time)</h4>
                            <h5>Aug 2024 - Present</h5>
                            <ul>
                                [cite_start]<li>Oversaw lab sessions for EE2028 Microcontroller Programming and CG3207 Computer Architecture[cite: 97, 98].</li>
                                [cite_start]<li>Provided guidance on lab work and assisted with assignments and grading[cite: 96, 99].</li>
                                [cite_start]<li>Collaborated with faculty to overhaul lab materials and processes[cite: 100].</li>
                            </ul>
                        </div>
                    </div>
                </div>
                <div class="card">
                    <div class="card-inner">
                        <div class="card-front">
                             <img src="https://i.imgur.com/Gv98K2n.png" alt="Maven Silicon Logo" class="company-logo">
                            <h3>Project Intern</h3>
                            <p>Maven Silicon</p>
                            <p class="tech-stack">Verilog HDL • RTL Design • SystemVerilog</p>
                        </div>
                        <div class="card-back">
                            <h4>Project Intern</h4>
                            <h5>Dec 2022 - Jan 2023</h5>
                            <ul>
                                [cite_start]<li>Designed an AHB to APB bridge to meet specific project needs[cite: 114].</li>
                                [cite_start]<li>Decomposed complex designs into modular components, increasing design efficiency[cite: 115].</li>
                                [cite_start]<li>Advanced proficiency in writing robust, functional RTL code in Verilog HDL[cite: 117].</li>
                                [cite_start]<li>Interpreted RTL descriptions into gate-level schematics, refining design for reliability[cite: 118].</li>
                            </ul>
                        </div>
                    </div>
                </div>
                <div class="card">
                    <div class="card-inner">
                        <div class="card-front">
                            <img src="https://i.imgur.com/sFExy5H.png" alt="Sandeepani Logo" class="company-logo">
                            <h3>Intern</h3>
                            <p>Sandeepani School of ESD</p>
                            <p class="tech-stack">SystemVerilog • Questa Sim • Functional Verification</p>
                        </div>
                        <div class="card-back">
                            <h4>Intern</h4>
                            <h5>Jun 2022 - Jul 2022</h5>
                            <ul>
                                [cite_start]<li>Collaborated on the development and meticulous verification of a UART protocol using Verilog[cite: 121].</li>
                                [cite_start]<li>Executed in-depth functional verification of a Half Adder utilizing SystemVerilog[cite: 122].</li>
                                [cite_start]<li>Performed detailed functional coverage analysis using Questa Sim for exhaustive assessment[cite: 123].</li>
                            </ul>
                        </div>
                    </div>
                </div>
            </div>
        </section>

        <section id="projects">
            <h2 class="section-title">04. Projects</h2>
             <div class="card-container">
                <div class="card">
                    <div class="card-inner">
                        <div class="card-front">
                            <i class="fas fa-microchip card-icon"></i>
                            <h3>FPGA Hardware Accelerator</h3>
                            <p>MLP Neural Network</p>
                            <p class="tech-stack">Xilinx Zynq-7000 • Verilog • HLS • Pipelining</p>
                        </div>
                        <div class="card-back">
                            <h4>FPGA Hardware Accelerator for MLP Neural Network</h4>
                             [cite_start]<p>Developed a hardware accelerator on the Xilinx Zynq-7000 FPGA to improve MLP neural network inference[cite: 144]. [cite_start]Implemented designs in software, HLS, and Verilog, executing profiling and optimisation utilising pipelining, loop unrolling, and array partitioning to achieve significant speed and efficiency gains[cite: 145, 146].</p>
                        </div>
                    </div>
                </div>
                <div class="card">
                    <div class="card-inner">
                        <div class="card-front">
                            <i class="fas fa-memory card-icon"></i>
                            <h3>In-Memory Compute Circuit</h3>
                            <p>Neural Network Acceleration</p>
                            <p class="tech-stack">NeuroSim • MuMax3 • PyTorch • Quantization</p>
                        </div>
                        <div class="card-back">
                            <h4>In-Memory Compute Circuit for Neural Network Acceleration</h4>
                            [cite_start]<p>Designed an in-memory compute circuit using NeuroSim and MuMax3 to accelerate neural network computations[cite: 148]. [cite_start]Concentrated on quantization and optimisation techniques to boost accuracy and efficiency, conducting simulations in PyTorch to compare different data types and analyze model performance[cite: 149, 150].</p>
                        </div>
                    </div>
                </div>
                <div class="card">
                    <div class="card-inner">
                        <div class="card-front">
                            <i class="fas fa-sitemap card-icon"></i>
                            <h3>VLSI Interconnect Modelling</h3>
                            <p>Modelling and Simulation</p>
                             <p class="tech-stack">Cadence Virtuoso • Elmore RC • 45nm</p>
                        </div>
                        <div class="card-back">
                            <h4>VLSI Interconnect Modelling and Simulation</h4>
                            [cite_start]<p>Engaged in optimising processor interconnects using Elmore RC models and Cadence Virtuoso for a 2-core processor at 45nm technology[cite: 137]. [cite_start]Focused on energy-delay tradeoffs to improve system efficiency, combining theory with practice to address VLSI design challenges like signal integrity and system performance[cite: 137, 138, 139].</p>
                        </div>
                    </div>
                </div>
            </div>
        </section>

        <section id="publications">
            <h2 class="section-title">05. Publications & Patents</h2>
            <div class="pub-container">
                <div class="pub-entry">
                    <i class="far fa-file-alt pub-icon"></i>
                    <div class="pub-details">
                        <h4>A SYSTEM FOR CONTROLLING AN AUTONOMOUS VEHICLE AND A METHOD THEREOF</h4>
                        <p><strong>Patent:</strong> Focuses on an intelligent system for autonomous vehicles that can detect when a driver is experiencing medical distress and respond automatically to ensure safety. <a href="#" class="pub-link">202341043496 &bull; Issued Mar 28, 2025</a></p>
                    </div>
                </div>
                <div class="pub-entry">
                    <i class="far fa-newspaper pub-icon"></i>
                    <div class="pub-details">
                        <h4>Improving Data Integrity with Reversible Logic-based Error Detection and Correction Module on AHB-APB Bridge</h4>
                        <p><strong>Publication:</strong> <a href="#" class="pub-link">IEEE &bull; Jun 1, 2023</a></p>
                    </div>
                </div>
                 <div class="pub-entry">
                    <i class="far fa-newspaper pub-icon"></i>
                    <div class="pub-details">
                        <h4>A Survey on Affordable Internet of Things(IoT) Enabled Healthcare Systems</h4>
                        <p><strong>Publication:</strong> <a href="#" class="pub-link">Grenze Scientific Society &bull; Jul 25, 2022</a></p>
                    </div>
                </div>
            </div>
        </section>
        
        <section id="certifications">
            <h2 class="section-title">06. Certifications</h2>
            <div class="cert-grid">
                [cite_start]<div class="cert-item">Building a RISC-V CPU Core <span class="issuer"> - edX/Linux Foundation</span> [cite: 159]</div>
                [cite_start]<div class="cert-item">Embedded Systems Essentials with Arm <span class="issuer"> - edX/ARM</span> [cite: 160]</div>
                [cite_start]<div class="cert-item">PCB Design <span class="issuer"> - Internshala</span> [cite: 155]</div>
                [cite_start]<div class="cert-item">Python for Data Science, AI & Development <span class="issuer"> - Coursera/IBM</span> [cite: 154]</div>
                [cite_start]<div class="cert-item">Introduction to IoT and Digital Transformation <span class="issuer"> - Cisco</span> [cite: 153]</div>
                [cite_start]<div class="cert-item">Business Considerations for 5G with Edge, IoT, and AI <span class="issuer"> - edX/Linux</span> [cite: 156]</div>
            </div>
        </section>

        <section id="skills">
            <h2 class="section-title">07. Technical Skills</h2>
            <div class="skills-container">
                <div class="skill-category">
                    <h3>EDA Tools</h3>
                    <ul>
                        <li>Cadence Virtuoso</li>
                        <li>Xilinx Vivado</li>
                        <li>Questa Sim</li>
                        <li>Xilinx Vitis</li>
                    </ul>
                </div>
                <div class="skill-category">
                    <h3>HDLs</h3>
                    <ul>
                        <li>Verilog</li>
                        <li>SystemVerilog</li>
                        <li>HLS</li>
                    </ul>
                </div>
                <div class="skill-category">
                    <h3>Programming</h3>
                     <ul>
                        <li>Python</li>
                        <li>C++</li>
                        <li>LaTeX</li>
                    </ul>
                </div>
                <div class="skill-category">
                    <h3>Embedded Systems</h3>
                     <ul>
                        <li>Arduino</li>
                        <li>NodeMCU</li>
                        <li>Raspberry Pi</li>
                        <li>Autodesk Eagle (PCB)</li>
                    </ul>
                </div>
            </div>
            <footer>
                <p>Designed & Built by Gemini. Inspired by Edidi Sai Anant's work.</p>
            </footer>
        </section>
    </main>

    <script src="script.js"></script>
</body>
</html>
