// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2013.2
// Copyright (C) 2013 Xilinx Inc. All rights reserved.
// 
// ===========================================================

#ifndef _cal_mag_phase_HH_
#define _cal_mag_phase_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "cordic_sqrt.h"
#include "cordic_atan.h"

namespace ap_rtl {

struct cal_mag_phase : public sc_module {
    // Port declarations 24
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<10> > magFrame_V_address0;
    sc_out< sc_logic > magFrame_V_ce0;
    sc_out< sc_logic > magFrame_V_we0;
    sc_out< sc_lv<32> > magFrame_V_d0;
    sc_out< sc_lv<10> > phaseFrame_V_address0;
    sc_out< sc_logic > phaseFrame_V_ce0;
    sc_out< sc_logic > phaseFrame_V_we0;
    sc_out< sc_lv<26> > phaseFrame_V_d0;
    sc_out< sc_lv<10> > phaseFrame_V_address1;
    sc_out< sc_logic > phaseFrame_V_ce1;
    sc_out< sc_logic > phaseFrame_V_we1;
    sc_out< sc_lv<26> > phaseFrame_V_d1;
    sc_out< sc_lv<10> > real_V_address0;
    sc_out< sc_logic > real_V_ce0;
    sc_in< sc_lv<32> > real_V_q0;
    sc_out< sc_lv<10> > imag_V_address0;
    sc_out< sc_logic > imag_V_ce0;
    sc_in< sc_lv<32> > imag_V_q0;


    // Module declarations
    cal_mag_phase(sc_module_name name);
    SC_HAS_PROCESS(cal_mag_phase);

    ~cal_mag_phase();

    sc_trace_file* mVcdFile;

    cordic_sqrt* grp_cordic_sqrt_fu_139;
    cordic_atan* grp_cordic_atan_fu_148;
    sc_signal< sc_lv<2> > ap_CS_fsm;
    sc_signal< sc_lv<11> > i_reg_127;
    sc_signal< sc_lv<1> > exitcond1_fu_154_p2;
    sc_signal< sc_lv<1> > exitcond1_reg_244;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it0;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it1;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it2;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it3;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it4;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it5;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it6;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it7;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it8;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it9;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it10;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it11;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it12;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it13;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it14;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it15;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it16;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it17;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it18;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it19;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it20;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it21;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it22;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it23;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it24;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it25;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it26;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it27;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it28;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it29;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it30;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it31;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it32;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it33;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it34;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it35;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it36;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_244_pp0_it1;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_244_pp0_it2;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_244_pp0_it3;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_244_pp0_it4;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_244_pp0_it5;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_244_pp0_it6;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_244_pp0_it7;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_244_pp0_it8;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_244_pp0_it9;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_244_pp0_it10;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_244_pp0_it11;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_244_pp0_it12;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_244_pp0_it13;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_244_pp0_it14;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_244_pp0_it15;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_244_pp0_it16;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_244_pp0_it17;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_244_pp0_it18;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_244_pp0_it19;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_244_pp0_it20;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_244_pp0_it21;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_244_pp0_it22;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_244_pp0_it23;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_244_pp0_it24;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_244_pp0_it25;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_244_pp0_it26;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_244_pp0_it27;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_244_pp0_it28;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_244_pp0_it29;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_244_pp0_it30;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_244_pp0_it31;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_244_pp0_it32;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_244_pp0_it33;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_244_pp0_it34;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_244_pp0_it35;
    sc_signal< sc_lv<11> > i_2_fu_160_p2;
    sc_signal< sc_lv<64> > tmp_fu_166_p1;
    sc_signal< sc_lv<64> > tmp_reg_253;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_253_pp0_it1;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_253_pp0_it2;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_253_pp0_it3;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_253_pp0_it4;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_253_pp0_it5;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_253_pp0_it6;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_253_pp0_it7;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_253_pp0_it8;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_253_pp0_it9;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_253_pp0_it10;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_253_pp0_it11;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_253_pp0_it12;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_253_pp0_it13;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_253_pp0_it14;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_253_pp0_it15;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_253_pp0_it16;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_253_pp0_it17;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_253_pp0_it18;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_253_pp0_it19;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_253_pp0_it20;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_253_pp0_it21;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_253_pp0_it22;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_253_pp0_it23;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_253_pp0_it24;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_253_pp0_it25;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_253_pp0_it26;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_253_pp0_it27;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_253_pp0_it28;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_253_pp0_it29;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_253_pp0_it30;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_253_pp0_it31;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_253_pp0_it32;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_253_pp0_it33;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_253_pp0_it34;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_253_pp0_it35;
    sc_signal< sc_lv<32> > real_V_load_reg_272;
    sc_signal< sc_lv<32> > imag_V_load_reg_278;
    sc_signal< sc_lv<1> > tmp_s_fu_172_p2;
    sc_signal< sc_lv<1> > tmp_s_reg_284;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_s_reg_284_pp0_it2;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_s_reg_284_pp0_it3;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_s_reg_284_pp0_it4;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_s_reg_284_pp0_it5;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_s_reg_284_pp0_it6;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_s_reg_284_pp0_it7;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_s_reg_284_pp0_it8;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_s_reg_284_pp0_it9;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_s_reg_284_pp0_it10;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_s_reg_284_pp0_it11;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_s_reg_284_pp0_it12;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_s_reg_284_pp0_it13;
    sc_signal< sc_lv<1> > tmp_129_fu_178_p3;
    sc_signal< sc_lv<1> > tmp_129_reg_288;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_129_reg_288_pp0_it2;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_129_reg_288_pp0_it3;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_129_reg_288_pp0_it4;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_129_reg_288_pp0_it5;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_129_reg_288_pp0_it6;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_129_reg_288_pp0_it7;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_129_reg_288_pp0_it8;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_129_reg_288_pp0_it9;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_129_reg_288_pp0_it10;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_129_reg_288_pp0_it11;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_129_reg_288_pp0_it12;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_129_reg_288_pp0_it13;
    sc_signal< sc_lv<1> > tmp_130_reg_292;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_130_reg_292_pp0_it2;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_130_reg_292_pp0_it3;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_130_reg_292_pp0_it4;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_130_reg_292_pp0_it5;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_130_reg_292_pp0_it6;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_130_reg_292_pp0_it7;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_130_reg_292_pp0_it8;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_130_reg_292_pp0_it9;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_130_reg_292_pp0_it10;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_130_reg_292_pp0_it11;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_130_reg_292_pp0_it12;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_130_reg_292_pp0_it13;
    sc_signal< sc_lv<1> > or_cond_fu_206_p2;
    sc_signal< sc_lv<22> > grp_cordic_atan_fu_148_ap_return;
    sc_signal< sc_lv<22> > arctan_V_reg_300;
    sc_signal< sc_lv<32> > grp_cordic_sqrt_fu_139_x_V;
    sc_signal< sc_lv<32> > grp_cordic_sqrt_fu_139_y_V;
    sc_signal< sc_lv<32> > grp_cordic_sqrt_fu_139_ap_return;
    sc_signal< sc_logic > grp_cordic_sqrt_fu_139_ap_ce;
    sc_signal< sc_lv<32> > grp_cordic_atan_fu_148_x_V;
    sc_signal< sc_lv<32> > grp_cordic_atan_fu_148_y_V;
    sc_signal< sc_logic > grp_cordic_atan_fu_148_ap_ce;
    sc_signal< sc_lv<10> > phaseFrame_V_addr_2_gep_fu_99_p3;
    sc_signal< sc_lv<10> > phaseFrame_V_addr_gep_fu_107_p3;
    sc_signal< sc_lv<26> > r_V_cast_cast_fu_221_p1;
    sc_signal< sc_lv<26> > r_V_cast_cast_310_fu_235_p1;
    sc_signal< sc_lv<26> > arctan_V_2_cast8_fu_240_p1;
    sc_signal< sc_lv<1> > not2_fu_194_p2;
    sc_signal< sc_lv<1> > not3_fu_200_p2;
    sc_signal< sc_lv<23> > r_V_fu_215_p0;
    sc_signal< sc_lv<23> > r_V_fu_215_p2;
    sc_signal< sc_lv<24> > r_V_s_fu_229_p0;
    sc_signal< sc_lv<24> > r_V_s_fu_229_p2;
    sc_signal< sc_lv<2> > ap_NS_fsm;
    sc_signal< bool > ap_sig_bdd_595;
    sc_signal< bool > ap_sig_bdd_597;
    sc_signal< bool > ap_sig_bdd_545;
    sc_signal< bool > ap_sig_bdd_339;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<2> ap_ST_st1_fsm_0;
    static const sc_lv<2> ap_ST_pp0_stg0_fsm_1;
    static const sc_lv<2> ap_ST_st39_fsm_2;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<26> ap_const_lv26_3E6DE05;
    static const sc_lv<26> ap_const_lv26_1921FB;
    static const sc_lv<11> ap_const_lv11_400;
    static const sc_lv<11> ap_const_lv11_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<23> ap_const_lv23_3243F6;
    static const sc_lv<24> ap_const_lv24_CDBC0A;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sig_bdd_339();
    void thread_ap_sig_bdd_545();
    void thread_ap_sig_bdd_595();
    void thread_ap_sig_bdd_597();
    void thread_arctan_V_2_cast8_fu_240_p1();
    void thread_exitcond1_fu_154_p2();
    void thread_grp_cordic_atan_fu_148_ap_ce();
    void thread_grp_cordic_atan_fu_148_x_V();
    void thread_grp_cordic_atan_fu_148_y_V();
    void thread_grp_cordic_sqrt_fu_139_ap_ce();
    void thread_grp_cordic_sqrt_fu_139_x_V();
    void thread_grp_cordic_sqrt_fu_139_y_V();
    void thread_i_2_fu_160_p2();
    void thread_imag_V_address0();
    void thread_imag_V_ce0();
    void thread_magFrame_V_address0();
    void thread_magFrame_V_ce0();
    void thread_magFrame_V_d0();
    void thread_magFrame_V_we0();
    void thread_not2_fu_194_p2();
    void thread_not3_fu_200_p2();
    void thread_or_cond_fu_206_p2();
    void thread_phaseFrame_V_addr_2_gep_fu_99_p3();
    void thread_phaseFrame_V_addr_gep_fu_107_p3();
    void thread_phaseFrame_V_address0();
    void thread_phaseFrame_V_address1();
    void thread_phaseFrame_V_ce0();
    void thread_phaseFrame_V_ce1();
    void thread_phaseFrame_V_d0();
    void thread_phaseFrame_V_d1();
    void thread_phaseFrame_V_we0();
    void thread_phaseFrame_V_we1();
    void thread_r_V_cast_cast_310_fu_235_p1();
    void thread_r_V_cast_cast_fu_221_p1();
    void thread_r_V_fu_215_p0();
    void thread_r_V_fu_215_p2();
    void thread_r_V_s_fu_229_p0();
    void thread_r_V_s_fu_229_p2();
    void thread_real_V_address0();
    void thread_real_V_ce0();
    void thread_tmp_129_fu_178_p3();
    void thread_tmp_fu_166_p1();
    void thread_tmp_s_fu_172_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
