{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1577947403408 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1577947403416 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 02 13:43:19 2020 " "Processing started: Thu Jan 02 13:43:19 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1577947403416 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577947403416 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Question1 -c Question1 " "Command: quartus_sta Question1 -c Question1" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577947403416 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1577947403597 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1577947405743 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577947405744 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577947405828 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577947405828 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altpll_t0j3 " "Entity altpll_t0j3" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from ** -to *phasedone_state*  " "set_false_path -from ** -to *phasedone_state* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1577947407381 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from ** -to *internal_phasestep*  " "set_false_path -from ** -to *internal_phasestep* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1577947407381 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1577947407381 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_o9k1 " "Entity dcfifo_o9k1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1577947407381 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jd9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jd9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1577947407381 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1577947407381 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_q9k1 " "Entity dcfifo_q9k1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe19\|dffe20a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe19\|dffe20a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1577947407381 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_gd9:dffpipe15\|dffe16a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_gd9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1577947407381 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1577947407381 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1577947407381 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1577947407381 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1577947407381 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577947407381 ""}
{ "Info" "ISTA_SDC_FOUND" "ddr3_qsys/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'ddr3_qsys/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577947407586 ""}
{ "Info" "ISTA_SDC_FOUND" "ddr3_qsys/synthesis/submodules/altera_avalon_dc_fifo.sdc " "Reading SDC File: 'ddr3_qsys/synthesis/submodules/altera_avalon_dc_fifo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577947407729 ""}
{ "Info" "ISTA_SDC_FOUND" "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0.sdc " "Reading SDC File: 'ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577947408040 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1577947408049 ""}
{ "Info" "0" "" "Initializing DDR database for CORE ddr3_qsys_ddr3_controller_p0" {  } {  } 0 0 "Initializing DDR database for CORE ddr3_qsys_ddr3_controller_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1577947408049 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: ddr3_qsys_ddr3_controller_p0 INSTANCE: u_MtDdr\|u_ddr3_qsys\|ddr3_controller" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: ddr3_qsys_ddr3_controller_p0 INSTANCE: u_MtDdr\|u_ddr3_qsys\|ddr3_controller" 0 0 "TimeQuest Timing Analyzer" 0 0 1577947408841 ""}
{ "Info" "ISTA_SDC_FOUND" "../sdc/Question1.sdc " "Reading SDC File: '../sdc/Question1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577947408993 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_PLL50\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u_PLL50\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1577947408999 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 20 -multiply_by 13 -duty_cycle 50.00 -name \{u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 20 -multiply_by 13 -duty_cycle 50.00 -name \{u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1577947408999 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577947408999 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] " " You called derive_pll_clocks. User-defined clock found on pll: u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "TimeQuest Timing Analyzer" 0 -1 1577947409000 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\] " " You called derive_pll_clocks. User-defined clock found on pll: u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "TimeQuest Timing Analyzer" 0 -1 1577947409000 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\] " " You called derive_pll_clocks. User-defined clock found on pll: u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "TimeQuest Timing Analyzer" 0 -1 1577947409000 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\] " " You called derive_pll_clocks. User-defined clock found on pll: u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "TimeQuest Timing Analyzer" 0 -1 1577947409000 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\] " " You called derive_pll_clocks. User-defined clock found on pll: u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "TimeQuest Timing Analyzer" 0 -1 1577947409000 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1577947409000 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577947409115 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1577947409115 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577947409285 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577947409285 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Rise) DDR3_CK_p\[0\] (Rise) 0.025 0.110 " "Setup clock transfer from u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Rise) to DDR3_CK_p\[0\] (Rise) has uncertainty 0.025 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1577947409292 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Rise) DDR3_CK_p\[0\] (Rise) 0.025 0.110 " "Hold clock transfer from u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Rise) to DDR3_CK_p\[0\] (Rise) has uncertainty 0.025 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1577947409292 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Fall) DDR3_CK_p\[0\] (Rise) 0.025 0.110 " "Setup clock transfer from u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Fall) to DDR3_CK_p\[0\] (Rise) has uncertainty 0.025 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1577947409292 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Fall) DDR3_CK_p\[0\] (Rise) 0.025 0.110 " "Hold clock transfer from u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Fall) to DDR3_CK_p\[0\] (Rise) has uncertainty 0.025 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1577947409292 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577947409292 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1577947409296 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1577947409374 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "TimeQuest Timing Analyzer" 0 0 1577947409594 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.128 " "Worst-case setup slack is 0.128" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947409707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947409707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.128               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk  " "    0.128               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947409707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.212               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk  " "    0.212               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947409707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.274               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0  " "    0.274               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947409707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.377               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_1  " "    0.377               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947409707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.390               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.390               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947409707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.424               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]_resync_clk  " "    0.424               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]_resync_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947409707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.641               0.000 DDR3_CK_p\[0\]  " "    0.641               0.000 DDR3_CK_p\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947409707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.826               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]_dq_write_clk  " "    0.826               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947409707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.568               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   11.568               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947409707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.415               0.000 Clk50  " "   17.415               0.000 Clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947409707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.043               0.000 DDR3_CLK_50  " "   19.043               0.000 DDR3_CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947409707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.986               0.000 altera_reserved_tck  " "   42.986               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947409707 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577947409707 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.201 " "Worst-case hold slack is 0.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947409828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947409828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.201               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947409828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.210               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk  " "    0.210               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947409828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.255               0.000 altera_reserved_tck  " "    0.255               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947409828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.294               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk  " "    0.294               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947409828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]_resync_clk  " "    0.306               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]_resync_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947409828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.330               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.330               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947409828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 Clk50  " "    0.362               0.000 Clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947409828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.397               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0  " "    0.397               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947409828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.502               0.000 DDR3_CLK_50  " "    0.502               0.000 DDR3_CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947409828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.606               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]_dq_write_clk  " "    0.606               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947409828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.733               0.000 DDR3_CK_p\[0\]  " "    0.733               0.000 DDR3_CK_p\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947409828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.008               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_1  " "    1.008               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947409828 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577947409828 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.702 " "Worst-case recovery slack is 0.702" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947409883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947409883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.702               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk  " "    0.702               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947409883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.770               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0  " "    4.770               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947409883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.178               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    7.178               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947409883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.728               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   12.728               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947409883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.246               0.000 altera_reserved_tck  " "   95.246               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947409883 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577947409883 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.603 " "Worst-case removal slack is 0.603" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947409953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947409953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.603               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0  " "    0.603               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947409953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.875               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.875               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947409953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.884               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk  " "    0.884               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947409953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.930               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.930               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947409953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.035               0.000 altera_reserved_tck  " "    1.035               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947409953 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577947409953 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.033 " "Worst-case minimum pulse width slack is 0.033" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947409977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947409977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 DDR3_CK_n\[0\]  " "    0.033               0.000 DDR3_CK_n\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947409977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 DDR3_CK_p\[0\]  " "    0.033               0.000 DDR3_CK_p\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947409977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 DDR3_DQS_n\[0\]_OUT  " "    0.033               0.000 DDR3_DQS_n\[0\]_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947409977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 DDR3_DQS_n\[1\]_OUT  " "    0.033               0.000 DDR3_DQS_n\[1\]_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947409977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 DDR3_DQS_p\[0\]_IN  " "    0.033               0.000 DDR3_DQS_p\[0\]_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947409977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 DDR3_DQS_p\[0\]_OUT  " "    0.033               0.000 DDR3_DQS_p\[0\]_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947409977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 DDR3_DQS_p\[1\]_IN  " "    0.033               0.000 DDR3_DQS_p\[1\]_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947409977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 DDR3_DQS_p\[1\]_OUT  " "    0.033               0.000 DDR3_DQS_p\[1\]_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947409977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk  " "    0.033               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947409977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.865               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]_resync_clk  " "    0.865               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]_resync_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947409977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.111               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]_dq_write_clk  " "    1.111               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947409977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.182               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk  " "    2.182               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947409977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.025               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0  " "    3.025               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947409977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.069               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_1  " "    3.069               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947409977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.653               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.653               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947409977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.373               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    7.373               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947409977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.672               0.000 Clk50  " "    9.672               0.000 Clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947409977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.691               0.000 DDR3_CLK_50  " "    9.691               0.000 DDR3_CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947409977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.494               0.000 altera_reserved_tck  " "   49.494               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947409977 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577947409977 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 69 synchronizer chains. " "Report Metastability: Found 69 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1577947410117 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1577947410117 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 69 " "Number of Synchronizer Chains Found: 69" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1577947410117 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1577947410117 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.159 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.159" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1577947410117 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 9.109 ns " "Worst Case Available Settling Time: 9.109 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1577947410117 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1577947410117 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1577947410117 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1577947410117 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1577947410117 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1577947410117 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577947410117 ""}
{ "Info" "0" "" "Initializing DDR database for CORE ddr3_qsys_ddr3_controller_p0" {  } {  } 0 0 "Initializing DDR database for CORE ddr3_qsys_ddr3_controller_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1577947410416 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: ddr3_qsys_ddr3_controller_p0 INSTANCE: u_MtDdr\|u_ddr3_qsys\|ddr3_controller" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: ddr3_qsys_ddr3_controller_p0 INSTANCE: u_MtDdr\|u_ddr3_qsys\|ddr3_controller" 0 0 "TimeQuest Timing Analyzer" 0 0 1577947411144 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.128 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.128" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*\}\] \[get_registers \{\{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*:p0\|*:umemphy\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:*in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio*\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*\}\] \[get_registers \{\{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*:p0\|*:umemphy\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:*in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio*\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1577947412750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1577947412750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1577947412750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1577947412750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller Core (setup)\} " "-panel_name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1577947412750 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577947412750 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.214 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.214" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*\}\] \[get_registers \{\{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*:p0\|*:umemphy\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:*in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio*\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*\}\] \[get_registers \{\{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*:p0\|*:umemphy\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:*in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio*\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1577947412894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1577947412894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1577947412894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1577947412894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller Core (hold)\} " "-panel_name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1577947412894 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577947412894 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 0.702 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 0.702" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*\}\] \[get_registers \{\{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*:p0\|*:umemphy\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:*in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio*\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*\}\] \[get_registers \{\{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*:p0\|*:umemphy\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:*in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio*\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1577947412976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1577947412976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1577947412976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1577947412976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller Core Recovery/Removal (recovery)\} " "-panel_name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1577947412976 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577947412976 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.603 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.603" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*\}\] \[get_registers \{\{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*:p0\|*:umemphy\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:*in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio*\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*\}\] \[get_registers \{\{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*:p0\|*:umemphy\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:*in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio*\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1577947413064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1577947413064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1577947413064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1577947413064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller Core Recovery/Removal (removal)\} " "-panel_name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1577947413064 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577947413064 ""}
{ "Info" "0" "" "Core: ddr3_qsys_ddr3_controller_p0 - Instance: u_MtDdr\|u_ddr3_qsys\|ddr3_controller" {  } {  } 0 0 "Core: ddr3_qsys_ddr3_controller_p0 - Instance: u_MtDdr\|u_ddr3_qsys\|ddr3_controller" 0 0 "TimeQuest Timing Analyzer" 0 0 1577947413149 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1577947413149 ""}
{ "Info" "0" "" "Address Command (Slow 1200mV 85C Model)               \|  0.903  0.995" {  } {  } 0 0 "Address Command (Slow 1200mV 85C Model)               \|  0.903  0.995" 0 0 "TimeQuest Timing Analyzer" 0 0 1577947413149 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1200mV 85C Model)           \|  8.328     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1200mV 85C Model)           \|  8.328     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1577947413150 ""}
{ "Info" "0" "" "Core (Slow 1200mV 85C Model)                          \|  0.128  0.214" {  } {  } 0 0 "Core (Slow 1200mV 85C Model)                          \|  0.128  0.214" 0 0 "TimeQuest Timing Analyzer" 0 0 1577947413150 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1200mV 85C Model)         \|  0.702  0.603" {  } {  } 0 0 "Core Recovery/Removal (Slow 1200mV 85C Model)         \|  0.702  0.603" 0 0 "TimeQuest Timing Analyzer" 0 0 1577947413150 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1200mV 85C Model)                     \|  1.576  1.488" {  } {  } 0 0 "DQS vs CK (Slow 1200mV 85C Model)                     \|  1.576  1.488" 0 0 "TimeQuest Timing Analyzer" 0 0 1577947413150 ""}
{ "Info" "0" "" "Read Capture (Slow 1200mV 85C Model)                  \|  0.132  0.132" {  } {  } 0 0 "Read Capture (Slow 1200mV 85C Model)                  \|  0.132  0.132" 0 0 "TimeQuest Timing Analyzer" 0 0 1577947413150 ""}
{ "Info" "0" "" "Write (Slow 1200mV 85C Model)                         \|    0.0    0.0" {  } {  } 0 0 "Write (Slow 1200mV 85C Model)                         \|    0.0    0.0" 0 0 "TimeQuest Timing Analyzer" 0 0 1577947413150 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1577947413521 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577947413612 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577947413612 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577947424885 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577947425711 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1577947425711 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577947425713 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577947425714 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Rise) DDR3_CK_p\[0\] (Rise) 0.025 0.110 " "Setup clock transfer from u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Rise) to DDR3_CK_p\[0\] (Rise) has uncertainty 0.025 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1577947425719 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Rise) DDR3_CK_p\[0\] (Rise) 0.025 0.110 " "Hold clock transfer from u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Rise) to DDR3_CK_p\[0\] (Rise) has uncertainty 0.025 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1577947425719 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Fall) DDR3_CK_p\[0\] (Rise) 0.025 0.110 " "Setup clock transfer from u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Fall) to DDR3_CK_p\[0\] (Rise) has uncertainty 0.025 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1577947425719 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Fall) DDR3_CK_p\[0\] (Rise) 0.025 0.110 " "Hold clock transfer from u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Fall) to DDR3_CK_p\[0\] (Rise) has uncertainty 0.025 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1577947425719 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577947425719 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.373 " "Worst-case setup slack is 0.373" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947426095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947426095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.373               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk  " "    0.373               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947426095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.530               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]_resync_clk  " "    0.530               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]_resync_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947426095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.564               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0  " "    0.564               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947426095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.642               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.642               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947426095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.643               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_1  " "    0.643               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947426095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.686               0.000 DDR3_CK_p\[0\]  " "    0.686               0.000 DDR3_CK_p\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947426095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.772               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk  " "    0.772               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947426095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.984               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]_dq_write_clk  " "    0.984               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947426095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.914               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   11.914               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947426095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.663               0.000 Clk50  " "   17.663               0.000 Clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947426095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.123               0.000 DDR3_CLK_50  " "   19.123               0.000 DDR3_CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947426095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.658               0.000 altera_reserved_tck  " "   43.658               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947426095 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577947426095 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.196 " "Worst-case hold slack is 0.196" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947426226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947426226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.196               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.196               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947426226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.209               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk  " "    0.209               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947426226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.245               0.000 altera_reserved_tck  " "    0.245               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947426226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.247               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]_resync_clk  " "    0.247               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]_resync_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947426226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.252               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk  " "    0.252               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947426226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.300               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.300               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947426226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.337               0.000 Clk50  " "    0.337               0.000 Clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947426226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0  " "    0.343               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947426226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.474               0.000 DDR3_CLK_50  " "    0.474               0.000 DDR3_CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947426226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.609               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]_dq_write_clk  " "    0.609               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947426226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.732               0.000 DDR3_CK_p\[0\]  " "    0.732               0.000 DDR3_CK_p\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947426226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.933               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_1  " "    0.933               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947426226 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577947426226 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 1.032 " "Worst-case recovery slack is 1.032" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947426291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947426291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.032               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk  " "    1.032               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947426291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.023               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0  " "    5.023               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947426291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.435               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    7.435               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947426291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.950               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   12.950               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947426291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.720               0.000 altera_reserved_tck  " "   95.720               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947426291 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577947426291 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.516 " "Worst-case removal slack is 0.516" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947426366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947426366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.516               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0  " "    0.516               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947426366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.809               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.809               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947426366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.814               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk  " "    0.814               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947426366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.860               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.860               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947426366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.956               0.000 altera_reserved_tck  " "    0.956               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947426366 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577947426366 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.033 " "Worst-case minimum pulse width slack is 0.033" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947426414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947426414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 DDR3_CK_n\[0\]  " "    0.033               0.000 DDR3_CK_n\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947426414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 DDR3_CK_p\[0\]  " "    0.033               0.000 DDR3_CK_p\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947426414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 DDR3_DQS_n\[0\]_OUT  " "    0.033               0.000 DDR3_DQS_n\[0\]_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947426414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 DDR3_DQS_n\[1\]_OUT  " "    0.033               0.000 DDR3_DQS_n\[1\]_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947426414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 DDR3_DQS_p\[0\]_IN  " "    0.033               0.000 DDR3_DQS_p\[0\]_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947426414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 DDR3_DQS_p\[0\]_OUT  " "    0.033               0.000 DDR3_DQS_p\[0\]_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947426414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 DDR3_DQS_p\[1\]_IN  " "    0.033               0.000 DDR3_DQS_p\[1\]_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947426414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 DDR3_DQS_p\[1\]_OUT  " "    0.033               0.000 DDR3_DQS_p\[1\]_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947426414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk  " "    0.033               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947426414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.865               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]_resync_clk  " "    0.865               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]_resync_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947426414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.111               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]_dq_write_clk  " "    1.111               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947426414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.162               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk  " "    2.162               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947426414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.031               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_1  " "    3.031               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947426414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.035               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0  " "    3.035               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947426414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.671               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.671               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947426414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.385               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    7.385               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947426414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.678               0.000 DDR3_CLK_50  " "    9.678               0.000 DDR3_CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947426414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.688               0.000 Clk50  " "    9.688               0.000 Clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947426414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.508               0.000 altera_reserved_tck  " "   49.508               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947426414 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577947426414 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 69 synchronizer chains. " "Report Metastability: Found 69 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1577947426536 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1577947426536 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 69 " "Number of Synchronizer Chains Found: 69" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1577947426536 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1577947426536 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.159 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.159" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1577947426536 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 9.181 ns " "Worst Case Available Settling Time: 9.181 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1577947426536 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1577947426536 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1577947426536 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1577947426536 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1577947426536 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1577947426536 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577947426536 ""}
{ "Info" "0" "" "Initializing DDR database for CORE ddr3_qsys_ddr3_controller_p0" {  } {  } 0 0 "Initializing DDR database for CORE ddr3_qsys_ddr3_controller_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1577947426856 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: ddr3_qsys_ddr3_controller_p0 INSTANCE: u_MtDdr\|u_ddr3_qsys\|ddr3_controller" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: ddr3_qsys_ddr3_controller_p0 INSTANCE: u_MtDdr\|u_ddr3_qsys\|ddr3_controller" 0 0 "TimeQuest Timing Analyzer" 0 0 1577947427633 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.373 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.373" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*\}\] \[get_registers \{\{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*:p0\|*:umemphy\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:*in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio*\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*\}\] \[get_registers \{\{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*:p0\|*:umemphy\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:*in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio*\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1577947428864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1577947428864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1577947428864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1577947428864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller Core (setup)\} " "-panel_name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1577947428864 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577947428864 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.214 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.214" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*\}\] \[get_registers \{\{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*:p0\|*:umemphy\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:*in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio*\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*\}\] \[get_registers \{\{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*:p0\|*:umemphy\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:*in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio*\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1577947429021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1577947429021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1577947429021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1577947429021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller Core (hold)\} " "-panel_name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1577947429021 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577947429021 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 1.032 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 1.032" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*\}\] \[get_registers \{\{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*:p0\|*:umemphy\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:*in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio*\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*\}\] \[get_registers \{\{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*:p0\|*:umemphy\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:*in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio*\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1577947429153 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1577947429153 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1577947429153 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1577947429153 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller Core Recovery/Removal (recovery)\} " "-panel_name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1577947429153 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577947429153 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.516 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.516" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*\}\] \[get_registers \{\{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*:p0\|*:umemphy\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:*in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio*\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*\}\] \[get_registers \{\{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*:p0\|*:umemphy\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:*in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio*\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1577947429250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1577947429250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1577947429250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1577947429250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller Core Recovery/Removal (removal)\} " "-panel_name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1577947429250 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577947429250 ""}
{ "Info" "0" "" "Core: ddr3_qsys_ddr3_controller_p0 - Instance: u_MtDdr\|u_ddr3_qsys\|ddr3_controller" {  } {  } 0 0 "Core: ddr3_qsys_ddr3_controller_p0 - Instance: u_MtDdr\|u_ddr3_qsys\|ddr3_controller" 0 0 "TimeQuest Timing Analyzer" 0 0 1577947429356 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1577947429356 ""}
{ "Info" "0" "" "Address Command (Slow 1200mV 0C Model)                \|  0.932  0.978" {  } {  } 0 0 "Address Command (Slow 1200mV 0C Model)                \|  0.932  0.978" 0 0 "TimeQuest Timing Analyzer" 0 0 1577947429356 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1200mV 0C Model)            \|  8.359     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1200mV 0C Model)            \|  8.359     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1577947429356 ""}
{ "Info" "0" "" "Core (Slow 1200mV 0C Model)                           \|  0.373  0.214" {  } {  } 0 0 "Core (Slow 1200mV 0C Model)                           \|  0.373  0.214" 0 0 "TimeQuest Timing Analyzer" 0 0 1577947429357 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1200mV 0C Model)          \|  1.032  0.516" {  } {  } 0 0 "Core Recovery/Removal (Slow 1200mV 0C Model)          \|  1.032  0.516" 0 0 "TimeQuest Timing Analyzer" 0 0 1577947429357 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1200mV 0C Model)                      \|  1.592  1.502" {  } {  } 0 0 "DQS vs CK (Slow 1200mV 0C Model)                      \|  1.592  1.502" 0 0 "TimeQuest Timing Analyzer" 0 0 1577947429357 ""}
{ "Info" "0" "" "Read Capture (Slow 1200mV 0C Model)                   \|  0.134  0.134" {  } {  } 0 0 "Read Capture (Slow 1200mV 0C Model)                   \|  0.134  0.134" 0 0 "TimeQuest Timing Analyzer" 0 0 1577947429357 ""}
{ "Info" "0" "" "Write (Slow 1200mV 0C Model)                          \|    0.0    0.0" {  } {  } 0 0 "Write (Slow 1200mV 0C Model)                          \|    0.0    0.0" 0 0 "TimeQuest Timing Analyzer" 0 0 1577947429357 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1577947429694 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577947430219 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1577947430219 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577947430222 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577947430222 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Rise) DDR3_CK_p\[0\] (Rise) 0.025 0.110 " "Setup clock transfer from u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Rise) to DDR3_CK_p\[0\] (Rise) has uncertainty 0.025 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1577947430227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Rise) DDR3_CK_p\[0\] (Rise) 0.025 0.110 " "Hold clock transfer from u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Rise) to DDR3_CK_p\[0\] (Rise) has uncertainty 0.025 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1577947430227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Fall) DDR3_CK_p\[0\] (Rise) 0.025 0.110 " "Setup clock transfer from u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Fall) to DDR3_CK_p\[0\] (Rise) has uncertainty 0.025 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1577947430227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Fall) DDR3_CK_p\[0\] (Rise) 0.025 0.110 " "Hold clock transfer from u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Fall) to DDR3_CK_p\[0\] (Rise) has uncertainty 0.025 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1577947430227 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577947430227 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.754 " "Worst-case setup slack is 0.754" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947430377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947430377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.754               0.000 DDR3_CK_p\[0\]  " "    0.754               0.000 DDR3_CK_p\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947430377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.012               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]_resync_clk  " "    1.012               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]_resync_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947430377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.044               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk  " "    1.044               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947430377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.612               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.612               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947430377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.747               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]_dq_write_clk  " "    1.747               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947430377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.755               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0  " "    1.755               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947430377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.800               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_1  " "    1.800               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947430377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.087               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk  " "    2.087               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947430377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.475               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   13.475               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947430377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.761               0.000 Clk50  " "   18.761               0.000 Clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947430377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.493               0.000 DDR3_CLK_50  " "   19.493               0.000 DDR3_CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947430377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.760               0.000 altera_reserved_tck  " "   46.760               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947430377 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577947430377 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.078 " "Worst-case hold slack is 0.078" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947430527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947430527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.078               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.078               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947430527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.083               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk  " "    0.083               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947430527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.109               0.000 altera_reserved_tck  " "    0.109               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947430527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.138               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk  " "    0.138               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947430527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.144               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0  " "    0.144               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947430527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]_resync_clk  " "    0.149               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]_resync_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947430527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.151               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947430527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.159               0.000 Clk50  " "    0.159               0.000 Clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947430527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.217               0.000 DDR3_CLK_50  " "    0.217               0.000 DDR3_CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947430527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.456               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_1  " "    0.456               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947430527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.699               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]_dq_write_clk  " "    0.699               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947430527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.920               0.000 DDR3_CK_p\[0\]  " "    0.920               0.000 DDR3_CK_p\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947430527 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577947430527 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 1.896 " "Worst-case recovery slack is 1.896" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947430608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947430608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.896               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk  " "    1.896               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947430608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.584               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0  " "    5.584               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947430608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.601               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    8.601               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947430608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.095               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   14.095               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947430608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.496               0.000 altera_reserved_tck  " "   97.496               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947430608 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577947430608 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.285 " "Worst-case removal slack is 0.285" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947430708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947430708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.285               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0  " "    0.285               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947430708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.407               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.407               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947430708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.412               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk  " "    0.412               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947430708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.432               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.432               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947430708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.480               0.000 altera_reserved_tck  " "    0.480               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947430708 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577947430708 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.033 " "Worst-case minimum pulse width slack is 0.033" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947430775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947430775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 DDR3_CK_n\[0\]  " "    0.033               0.000 DDR3_CK_n\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947430775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 DDR3_CK_p\[0\]  " "    0.033               0.000 DDR3_CK_p\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947430775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 DDR3_DQS_n\[0\]_OUT  " "    0.033               0.000 DDR3_DQS_n\[0\]_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947430775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 DDR3_DQS_n\[1\]_OUT  " "    0.033               0.000 DDR3_DQS_n\[1\]_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947430775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 DDR3_DQS_p\[0\]_IN  " "    0.033               0.000 DDR3_DQS_p\[0\]_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947430775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 DDR3_DQS_p\[0\]_OUT  " "    0.033               0.000 DDR3_DQS_p\[0\]_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947430775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 DDR3_DQS_p\[1\]_IN  " "    0.033               0.000 DDR3_DQS_p\[1\]_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947430775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 DDR3_DQS_p\[1\]_OUT  " "    0.033               0.000 DDR3_DQS_p\[1\]_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947430775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk  " "    0.033               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947430775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.313               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]_resync_clk  " "    1.313               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]_resync_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947430775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.333               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]_dq_write_clk  " "    1.333               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947430775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.288               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk  " "    2.288               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947430775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.959               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0  " "    2.959               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947430775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.029               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_1  " "    3.029               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947430775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.716               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.716               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947430775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.419               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    7.419               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947430775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.476               0.000 Clk50  " "    9.476               0.000 Clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947430775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.783               0.000 DDR3_CLK_50  " "    9.783               0.000 DDR3_CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947430775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.391               0.000 altera_reserved_tck  " "   49.391               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577947430775 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577947430775 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 69 synchronizer chains. " "Report Metastability: Found 69 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1577947430901 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1577947430901 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 69 " "Number of Synchronizer Chains Found: 69" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1577947430901 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1577947430901 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.159 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.159" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1577947430901 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 9.577 ns " "Worst Case Available Settling Time: 9.577 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1577947430901 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1577947430901 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1577947430901 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1577947430901 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1577947430901 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1577947430901 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577947430901 ""}
{ "Info" "0" "" "Initializing DDR database for CORE ddr3_qsys_ddr3_controller_p0" {  } {  } 0 0 "Initializing DDR database for CORE ddr3_qsys_ddr3_controller_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1577947431793 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: ddr3_qsys_ddr3_controller_p0 INSTANCE: u_MtDdr\|u_ddr3_qsys\|ddr3_controller" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: ddr3_qsys_ddr3_controller_p0 INSTANCE: u_MtDdr\|u_ddr3_qsys\|ddr3_controller" 0 0 "TimeQuest Timing Analyzer" 0 0 1577947432552 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.012 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.012" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*\}\] \[get_registers \{\{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*:p0\|*:umemphy\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:*in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio*\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*\}\] \[get_registers \{\{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*:p0\|*:umemphy\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:*in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio*\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1577947434357 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1577947434357 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1577947434357 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1577947434357 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller Core (setup)\} " "-panel_name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1577947434357 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577947434357 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.083 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.083" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*\}\] \[get_registers \{\{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*:p0\|*:umemphy\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:*in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio*\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*\}\] \[get_registers \{\{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*:p0\|*:umemphy\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:*in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio*\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1577947434535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1577947434535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1577947434535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1577947434535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller Core (hold)\} " "-panel_name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1577947434535 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577947434535 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 1.896 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 1.896" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*\}\] \[get_registers \{\{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*:p0\|*:umemphy\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:*in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio*\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*\}\] \[get_registers \{\{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*:p0\|*:umemphy\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:*in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio*\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1577947434643 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1577947434643 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1577947434643 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1577947434643 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller Core Recovery/Removal (recovery)\} " "-panel_name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1577947434643 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577947434643 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.285 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.285" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*\}\] \[get_registers \{\{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*:p0\|*:umemphy\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:*in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio*\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*\}\] \[get_registers \{\{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*:p0\|*:umemphy\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:*in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio*\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1577947434793 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1577947434793 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1577947434793 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1577947434793 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller Core Recovery/Removal (removal)\} " "-panel_name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1577947434793 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577947434793 ""}
{ "Info" "0" "" "Core: ddr3_qsys_ddr3_controller_p0 - Instance: u_MtDdr\|u_ddr3_qsys\|ddr3_controller" {  } {  } 0 0 "Core: ddr3_qsys_ddr3_controller_p0 - Instance: u_MtDdr\|u_ddr3_qsys\|ddr3_controller" 0 0 "TimeQuest Timing Analyzer" 0 0 1577947434932 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1577947434932 ""}
{ "Info" "0" "" "Address Command (Fast 1200mV 0C Model)                \|  1.004  1.065" {  } {  } 0 0 "Address Command (Fast 1200mV 0C Model)                \|  1.004  1.065" 0 0 "TimeQuest Timing Analyzer" 0 0 1577947434932 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1200mV 0C Model)            \|  8.526     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1200mV 0C Model)            \|  8.526     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1577947434932 ""}
{ "Info" "0" "" "Core (Fast 1200mV 0C Model)                           \|  1.012  0.083" {  } {  } 0 0 "Core (Fast 1200mV 0C Model)                           \|  1.012  0.083" 0 0 "TimeQuest Timing Analyzer" 0 0 1577947434933 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1200mV 0C Model)          \|  1.896  0.285" {  } {  } 0 0 "Core Recovery/Removal (Fast 1200mV 0C Model)          \|  1.896  0.285" 0 0 "TimeQuest Timing Analyzer" 0 0 1577947434933 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1200mV 0C Model)                      \|  0.899  1.568" {  } {  } 0 0 "DQS vs CK (Fast 1200mV 0C Model)                      \|  0.899  1.568" 0 0 "TimeQuest Timing Analyzer" 0 0 1577947434933 ""}
{ "Info" "0" "" "Read Capture (Fast 1200mV 0C Model)                   \|  0.143  0.143" {  } {  } 0 0 "Read Capture (Fast 1200mV 0C Model)                   \|  0.143  0.143" 0 0 "TimeQuest Timing Analyzer" 0 0 1577947434933 ""}
{ "Info" "0" "" "Write (Fast 1200mV 0C Model)                          \|    0.0    0.0" {  } {  } 0 0 "Write (Fast 1200mV 0C Model)                          \|    0.0    0.0" 0 0 "TimeQuest Timing Analyzer" 0 0 1577947434933 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577947437688 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577947437689 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 2 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "848 " "Peak virtual memory: 848 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1577947438524 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 02 13:43:58 2020 " "Processing ended: Thu Jan 02 13:43:58 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1577947438524 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1577947438524 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1577947438524 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577947438524 ""}
