Warning (10268): Verilog HDL information at target_port.sv(70): always construct contains both blocking and non-blocking assignments File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/target_port.sv Line: 70
Warning (10268): Verilog HDL information at split_target_port.sv(81): always construct contains both blocking and non-blocking assignments File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/split_target_port.sv Line: 81
Warning (10268): Verilog HDL information at initiator.sv(70): always construct contains both blocking and non-blocking assignments File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/initiator.sv Line: 70
Warning (10268): Verilog HDL information at init_port.sv(120): always construct contains both blocking and non-blocking assignments File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/init_port.sv Line: 120
Warning (10268): Verilog HDL information at bus_bridge_target_if.sv(88): always construct contains both blocking and non-blocking assignments File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/bus_bridge_target_if.sv Line: 88
Info (10281): Verilog HDL Declaration information at arbiter.sv(9): object "grant_split" differs only in case from object "GRANT_SPLIT" in the same scope File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/arbiter.sv Line: 9
Warning (10268): Verilog HDL information at addr_decoder.sv(62): always construct contains both blocking and non-blocking assignments File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/addr_decoder.sv Line: 62
Info (10281): Verilog HDL Declaration information at slave_port.v(27): object "addr" differs only in case from object "ADDR" in the same scope File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/slave_port.v Line: 27
Info (10281): Verilog HDL Declaration information at slave_port.v(28): object "rdata" differs only in case from object "RDATA" in the same scope File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/slave_port.v Line: 28
Info (10281): Verilog HDL Declaration information at slave_port.v(26): object "wdata" differs only in case from object "WDATA" in the same scope File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/slave_port.v Line: 26
Info (10281): Verilog HDL Declaration information at slave_port.v(19): object "sready" differs only in case from object "SREADY" in the same scope File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/slave_port.v Line: 19
Info (10281): Verilog HDL Declaration information at slave_port.v(7): object "rvalid" differs only in case from object "RVALID" in the same scope File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/slave_port.v Line: 7
Info (10281): Verilog HDL Declaration information at master_port.v(37): object "addr" differs only in case from object "ADDR" in the same scope File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/master_port.v Line: 37
Info (10281): Verilog HDL Declaration information at master_port.v(36): object "rdata" differs only in case from object "RDATA" in the same scope File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/master_port.v Line: 36
Info (10281): Verilog HDL Declaration information at master_port.v(36): object "wdata" differs only in case from object "WDATA" in the same scope File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/master_port.v Line: 36
