// Seed: 1666339621
module module_0 (
    input wire id_0,
    output wor id_1,
    output uwire id_2,
    input uwire id_3,
    input tri id_4,
    output wor id_5,
    output wand id_6,
    input supply0 module_0,
    input supply1 id_8
    , id_13,
    input wand id_9,
    input supply1 id_10
    , id_14,
    input supply0 id_11
);
  wire id_15;
  id_16 :
  assert property (@(posedge id_15) 1 == -1'b0)
  else $unsigned(59);
  ;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input wand id_1,
    input supply1 id_2,
    input tri0 id_3,
    output wor id_4,
    input wor id_5
);
  module_0 modCall_1 (
      id_2,
      id_4,
      id_4,
      id_1,
      id_0,
      id_4,
      id_4,
      id_5,
      id_2,
      id_5,
      id_5,
      id_1
  );
endmodule
