#[doc = "Register `EXTICR1` reader"]
pub type R = crate::R<Exticr1Spec>;
#[doc = "Register `EXTICR1` writer"]
pub type W = crate::W<Exticr1Spec>;
#[doc = "Field `EXTI0` reader - GPIO port selection"]
pub type Exti0R = crate::FieldReader;
#[doc = "Field `EXTI0` writer - GPIO port selection"]
pub type Exti0W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
#[doc = "Field `EXTI1` reader - GPIO port selection"]
pub type Exti1R = crate::FieldReader;
#[doc = "Field `EXTI1` writer - GPIO port selection"]
pub type Exti1W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
#[doc = "Field `EXTI2` reader - GPIO port selection"]
pub type Exti2R = crate::FieldReader;
#[doc = "Field `EXTI2` writer - GPIO port selection"]
pub type Exti2W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
#[doc = "Field `EXTI3` reader - GPIO port selection"]
pub type Exti3R = crate::FieldReader;
#[doc = "Field `EXTI3` writer - GPIO port selection"]
pub type Exti3W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
impl R {
    #[doc = "Bits 0:1 - GPIO port selection"]
    #[inline(always)]
    pub fn exti0(&self) -> Exti0R {
        Exti0R::new((self.bits & 3) as u8)
    }
    #[doc = "Bits 8:9 - GPIO port selection"]
    #[inline(always)]
    pub fn exti1(&self) -> Exti1R {
        Exti1R::new(((self.bits >> 8) & 3) as u8)
    }
    #[doc = "Bits 16:17 - GPIO port selection"]
    #[inline(always)]
    pub fn exti2(&self) -> Exti2R {
        Exti2R::new(((self.bits >> 16) & 3) as u8)
    }
    #[doc = "Bits 24:25 - GPIO port selection"]
    #[inline(always)]
    pub fn exti3(&self) -> Exti3R {
        Exti3R::new(((self.bits >> 24) & 3) as u8)
    }
}
impl W {
    #[doc = "Bits 0:1 - GPIO port selection"]
    #[inline(always)]
    pub fn exti0(&mut self) -> Exti0W<'_, Exticr1Spec> {
        Exti0W::new(self, 0)
    }
    #[doc = "Bits 8:9 - GPIO port selection"]
    #[inline(always)]
    pub fn exti1(&mut self) -> Exti1W<'_, Exticr1Spec> {
        Exti1W::new(self, 8)
    }
    #[doc = "Bits 16:17 - GPIO port selection"]
    #[inline(always)]
    pub fn exti2(&mut self) -> Exti2W<'_, Exticr1Spec> {
        Exti2W::new(self, 16)
    }
    #[doc = "Bits 24:25 - GPIO port selection"]
    #[inline(always)]
    pub fn exti3(&mut self) -> Exti3W<'_, Exticr1Spec> {
        Exti3W::new(self, 24)
    }
}
#[doc = "EXTI external interrupt selection register\n\nYou can [`read`](crate::Reg::read) this register and get [`exticr1::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`exticr1::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct Exticr1Spec;
impl crate::RegisterSpec for Exticr1Spec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`exticr1::R`](R) reader structure"]
impl crate::Readable for Exticr1Spec {}
#[doc = "`write(|w| ..)` method takes [`exticr1::W`](W) writer structure"]
impl crate::Writable for Exticr1Spec {
    type Safety = crate::Unsafe;
}
#[doc = "`reset()` method sets EXTICR1 to value 0"]
impl crate::Resettable for Exticr1Spec {}
