{
  "id": "36",
  "stream": "electrical-engineering",
  "packet": "2023",
  "year": "2023",
  "type": "MCQ",
  "key": "(D) \nSol. \nGiven circuit is,\n\nGATE 2023 \n [Forenoon Session]\nElectrical Engineering\nPAGE\n28\n\n1\nD\n1k\n\uf057\nz\nD\n2\nD\n15V\n\uf02b\n1k\n\uf057\n\u2013\n+\n0\nV\n10sin (1000 )V\nin\nV\nt\n\uf03d\n+\n\u2013\n15V\n\uf02d\nFor positive half cycle the diodes \n1\nD\n  and \nz\nD\n  are forward bias and \n2\nD\n  is reverse biased and the circuit is\nshown below,\nR\n15V\n+\n0\nV\nR\n15V\n-\nin\nV\nWhen \n10V,\nin\nV\n \uf03d\n0\n10\n10 V\nR\nV\nR\n\uf02d\n\uf03d\n\uf0b4\n\uf03d\uf02d\n\uf05c\n  \n0\nV\n  will be \n10V\n\uf02d\n.\nFor negative half cycle, diode \n2\nD\n  is forward bias and \n1\nD\n , \nz\nD\n  is reverse bias. Zener diode is in\nbreakdown region and the circuit is shown below,\nR\n5V\n+\n\u2013\n15V\n\uf02b\n\u2013\nR\no\nV\n+\n\u2013\nin\nV\n15V\n\uf02d\n+\n\uf05c\n \n0\n5 V\nV\n \uf03d\n\uf0de\nmax\n0\n5 V\nV\n\uf03d\n and\nmin\n0\n10 V\nV\n\uf03d\uf02d\nHence, the correct option is (D). \nQuestion 38 \nControl system ( bode plot)\n\nGATE 2023 \n [Forenoon Session]\nElectrical Engineering\nPAGE\n29\n\ns\n\uf02b\uf061\n\uf03d\n\uf062\uf03e\n\uf061\uf03e\n\uf02b\uf061\uf062\n1\n( )\n,\n1,\n0\n1\nConsider a lead compensator of the form\n.\nK s\ns\nThe frequency at which this compensator produces maximum phase lead is 4 rad/sec. At this frequency, \nthe gain amplification provided by the controller, assuming asymptotic Bode magnitude plot of \n( )\nK s\n , is\n6 dB. The values of \n,\n\uf061\uf062\n respectively\n(A) 1, 16 \n(B) 2, 4 \n \n \n(C) 3, 5 \n(D) 2.66, 2.25 \n (B)\ns\n\uf02b\uf061\n\uf03d\n1\n( )",
  "question_text": "Question 36 \nControl system ( bode plot)\n \n \nMagnitude and phase plots of an LTI system are shown in the figure. The transfer function of the system \nis\nMagnitude\n8 dB\n0 dB\nlog\n, rad/sec\n10\n\uf077\n0\n\uf077\n rad/sec\n1\n0\n\u2013 60\nPhase\n\n\nGATE 2023 \n [Forenoon Session]\nElectrical Engineering\nPAGE\n27\n\n\uf02d\ns\ne\ns\n514\n.2\n(A) \ns\ne\n032\n.0\n51\n.2\n\uf02d\n \n(B) \n1\n\n\uf02b\n(C) \ns\ne\n514\n.2\n04\n.1\n\uf02d\n \n(D) \ns\ne\n047\n.1\n51\n.2\n\uf02d\n \nAns. (D) \nSol. \nFrom the given bode plot\nLet \n( )\nsT\nT s\nK e\n\uf02d\n\uf03d\nWhere, \nT\n \uf0ae\nTransportation lag. \n \nFrom bode plot, \n20log\n8dB\nK\n \uf03d\n2.511\nK\n \uf03d\n0\n60\n\uf066\uf03d\uf02d\nAt \n1 rad/sec\n\uf077\uf03d\n,\n0\n180\nT\n\uf066\uf03d\uf02d\uf077\uf0b4\n\uf070\nFrom transfer function,\n0\n0\n180\n60\nT\n\uf02d\n\uf03d\uf02d\uf0b4\n\uf070\n\n1.047\nT\n \uf03d\n1.047\n( )\n2.511\ns\nT s\ne\n\uf02d\n\uf03d\n\nHence, the correct option is (D). \nQuestion 37 \nAnalog Electronics ( Operations amplifier)\n \n \nConsider the Op-Amp based circuit shown in the figure. Ignore the conduction drops of diodes \n1\nD\n  and\n2\nD\n . All the components are ideal and the breakdown voltage of the Zener is 5 V. Which of the following\nstatements is true?\n1\nD\n1k\n\uf057\nz\nD\n2\nD\n15V\n\uf02b\n1k\n\uf057\n\u2013\n+\n0\nV\n10sin (1000 )V\nin\nV\nt\n\uf03d\n+\n\u2013\n15V\n\uf02d\n(A) The maximum and minimum values of the output voltage \n0\nV\n  are +15 V and \u201310 V, respectively.\n(B) The maximum and minimum values of the output voltage \n0\nV\n  are +5 V and \u2013 15 V, respectively.\n(C) The maximum and minimum values of the output voltage \n0\nV\n  are +10 V and \u20135 V, respectively.\n(D) The maximum and minimum values of the output voltage \n0\nV\n  are +5 V and \u201310 V, respectively.",
  "answer_text": "(D) \nSol. \nGiven circuit is,\n\nGATE 2023 \n [Forenoon Session]\nElectrical Engineering\nPAGE\n28\n\n1\nD\n1k\n\uf057\nz\nD\n2\nD\n15V\n\uf02b\n1k\n\uf057\n\u2013\n+\n0\nV\n10sin (1000 )V\nin\nV\nt\n\uf03d\n+\n\u2013\n15V\n\uf02d\nFor positive half cycle the diodes \n1\nD\n  and \nz\nD\n  are forward bias and \n2\nD\n  is reverse biased and the circuit is\nshown below,\nR\n15V\n+\n0\nV\nR\n15V\n-\nin\nV\nWhen \n10V,\nin\nV\n \uf03d\n0\n10\n10 V\nR\nV\nR\n\uf02d\n\uf03d\n\uf0b4\n\uf03d\uf02d\n\uf05c\n  \n0\nV\n  will be \n10V\n\uf02d\n.\nFor negative half cycle, diode \n2\nD\n  is forward bias and \n1\nD\n , \nz\nD\n  is reverse bias. Zener diode is in\nbreakdown region and the circuit is shown below,\nR\n5V\n+\n\u2013\n15V\n\uf02b\n\u2013\nR\no\nV\n+\n\u2013\nin\nV\n15V\n\uf02d\n+\n\uf05c\n \n0\n5 V\nV\n \uf03d\n\uf0de\nmax\n0\n5 V\nV\n\uf03d\n and\nmin\n0\n10 V\nV\n\uf03d\uf02d\nHence, the correct option is (D). \nQuestion 38 \nControl system ( bode plot)\n\nGATE 2023 \n [Forenoon Session]\nElectrical Engineering\nPAGE\n29\n\ns\n\uf02b\uf061\n\uf03d\n\uf062\uf03e\n\uf061\uf03e\n\uf02b\uf061\uf062\n1\n( )\n,\n1,\n0\n1\nConsider a lead compensator of the form\n.\nK s\ns\nThe frequency at which this compensator produces maximum phase lead is 4 rad/sec. At this frequency, \nthe gain amplification provided by the controller, assuming asymptotic Bode magnitude plot of \n( )\nK s\n , is\n6 dB. The values of \n,\n\uf061\uf062\n respectively\n(A) 1, 16 \n(B) 2, 4 \n \n \n(C) 3, 5 \n(D) 2.66, 2.25 \n (B)\ns\n\uf02b\uf061\n\uf03d\n1\n( )",
  "explanation_text": "Sol. \nGiven :\n\nK s\ns\n\uf02b\uf061\uf062\n1\n( )\ns\nK s\ns\n\uf02b\uf061\n\uf061\uf062\n\uf03d\n\uf0b4\n\uf061\n\uf02b\uf061\uf062\n(\n)\n( )\n(\n)\ns\nK s\ns\n\uf062\n\uf02b\uf061\n\uf03d\n\uf02b\uf061\uf062\n4\n\uf061\uf0b4\uf061\uf062\uf03d\n4\n\uf061\uf062\uf03d\n \n \n \n \n \n \n\u2026(i)\nAlso, \n\uf061\uf062\uf03e\uf061\n  \n \n \n \n \n\u2026(ii)\n(\n)\n(\n)\nj\nK j\nj\n\uf062\n\uf077\uf02b\uf061\n\uf077\uf03d\n\uf077\uf02b\uf061\uf062\n(\n)\nK j\n\uf062\uf077\uf02b\uf061\n\uf077\uf03d\n2\n2\n2\n2\n(\n)\n\n\n\uf077\uf02b\uf061\uf062\nGiven : \n10\n20log\n(\n)\n6dB\nK j\n\uf077\uf03d\n at 4 rad/sec.\n(\n)\n2\nK j\n\uf0de\n\uf077\uf03d\n\uf062\n\uf077\uf02b\uf061\n\uf0de\n\uf03d\n\uf077\uf02b\uf061\uf062\n2\n2\n2\n2\n(\n)\n2\n(\n)\n\n\n\uf062\n\uf02b\uf061\n\uf0de\n\uf03d\n\uf02b\uf061\uf062\n2\n2\n16\n2\n16\n(\n)\n\n\n2\n(16\n)\n4\n16\n(\n)\n\uf062\n\uf02b\uf061\n\uf0de\n\uf03d\n\uf02b\uf061\uf062\n2\n2\n\n2\n2\n2\n(16\n)\n64 4(\n)\n\uf0de\n\uf062\n\uf02b\uf061\n\uf03d\n\uf02b\n\uf061\uf062\n\n\nGATE 2023 \n [Forenoon Session]\nElectrical Engineering\nPAGE\n30\n\n2\n2\n2\n2\n16\n64 4(\n)\n\uf0de\n\uf061\uf062\uf02b\n\uf062\uf03d\n\uf02b\n\uf061\uf062\n\n2\n2\n16\n64 3(\n)\n\uf0de\n\uf062\uf03d\n\uf02b\n\uf061\uf062\n \n\u2026\u2026(iii)\n\nOnly the values \n2 and\n4\n\uf061\uf03d\n\uf062\uf03d\n satisfies the conditions (i),(ii) and (iii)\nHence, the correct option is (B).\n\uf026\n Key Point :\n1. If \n(\n)\n( )\nk s\nz\nG s\ns\np\n\uf02b\n\uf03d\n\uf02b\n is the transfer function of a lead compensator then then\nfrequency at which this compensator provides maximum phase lead is,\nrad/sec\nm\np\nz\n\uf077\uf03d\n\uf0b4\n.\n2. If \n(\n)\n( )\nk s\nz\nG s\ns\np\n\uf02b\n\uf03d\n\uf02b\n has to act as a lead compensator then \np\n must be greater than\nz i.e. \np\n > \nz\n."
}