<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="chip2.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="chip.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="chip.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="chip.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="chip.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="chip.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="chip.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="chip.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="chip.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="chip_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="chip_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="chip_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="no_i2c_chip_test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1461280739" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1461280739">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1461280808" xil_pn:in_ck="5571183467332581037" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1461280808">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="chip.v"/>
      <outfile xil_pn:name="chip_reg.v"/>
      <outfile xil_pn:name="chip_test_bist_enable.v"/>
      <outfile xil_pn:name="chip_test_i2s_serial_enable.v"/>
      <outfile xil_pn:name="fifo.v"/>
      <outfile xil_pn:name="filter.v"/>
      <outfile xil_pn:name="filter_accumulator.v"/>
      <outfile xil_pn:name="filter_accumulator_tf.v"/>
      <outfile xil_pn:name="filter_barrel_shifter_tf.v"/>
      <outfile xil_pn:name="filter_mux.v"/>
      <outfile xil_pn:name="filter_mux_tf.v"/>
      <outfile xil_pn:name="filter_round_truncate.v"/>
      <outfile xil_pn:name="filter_round_truncate_tf.v"/>
      <outfile xil_pn:name="filter_stm.v"/>
      <outfile xil_pn:name="filter_stm_tf.v"/>
      <outfile xil_pn:name="filter_storage.v"/>
      <outfile xil_pn:name="filter_storage_tf.v"/>
      <outfile xil_pn:name="filter_tf.v"/>
      <outfile xil_pn:name="i2c.v"/>
      <outfile xil_pn:name="i2c_deserializer.v"/>
      <outfile xil_pn:name="i2c_sequencer.v"/>
      <outfile xil_pn:name="i2c_serializer.v"/>
      <outfile xil_pn:name="i2s_in.v"/>
      <outfile xil_pn:name="i2s_out.v"/>
      <outfile xil_pn:name="i2si_bist_gen.v"/>
      <outfile xil_pn:name="i2si_deserializer.v"/>
      <outfile xil_pn:name="i2si_mux.v"/>
      <outfile xil_pn:name="i2so_serializer.v"/>
      <outfile xil_pn:name="no_i2c_chip_test.v"/>
      <outfile xil_pn:name="reg_testbench.v"/>
      <outfile xil_pn:name="register.v"/>
      <outfile xil_pn:name="register_testbench.v"/>
      <outfile xil_pn:name="serializer_testbench.v"/>
      <outfile xil_pn:name="synchronizer.v"/>
      <outfile xil_pn:name="synchronizer_testbench.v"/>
      <outfile xil_pn:name="trig_generator.v"/>
      <outfile xil_pn:name="trig_generator_testbench.v"/>
      <outfile xil_pn:name="trig_generator_testbench1.v"/>
    </transform>
    <transform xil_pn:end_ts="1461276320" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1461276319">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1461276320" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="1157362340469731943" xil_pn:start_ts="1461276320">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461276320" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="7015366628447699688" xil_pn:start_ts="1461276320">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461276320" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1461276320">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461276320" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="1627607932060180539" xil_pn:start_ts="1461276320">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461276320" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="5702940744460053484" xil_pn:start_ts="1461276320">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461276320" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-3278771714678691086" xil_pn:start_ts="1461276320">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461277531" xil_pn:in_ck="8257064061083714757" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-3596534041140570382" xil_pn:start_ts="1461277129">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="chip.lso"/>
      <outfile xil_pn:name="chip.ngc"/>
      <outfile xil_pn:name="chip.ngr"/>
      <outfile xil_pn:name="chip.prj"/>
      <outfile xil_pn:name="chip.stx"/>
      <outfile xil_pn:name="chip.syr"/>
      <outfile xil_pn:name="chip.xst"/>
      <outfile xil_pn:name="chip_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
