

================================================================
== Vitis HLS Report for 'msn_table'
================================================================
* Date:           Tue Aug 15 18:30:19 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        rocev2_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx690t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.40 ns|  4.602 ns|     1.73 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        3|  19.200 ns|  19.200 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      26|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        5|     -|       0|       0|    -|
|Multiplexer      |        -|     -|       -|     153|    -|
|Register         |        -|     -|     425|      64|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        5|     0|     425|     243|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2940|  3600|  866400|  433200|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +--------------------------+----------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |          Memory          |                          Module                          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------------+----------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |msn_table_dma_length_V_U  |msn_table_msn_table_dma_length_V_RAM_2P_BRAM_1R1W         |        1|  0|   0|    0|   500|   32|     1|        16000|
    |msn_table_r_key_V_U       |msn_table_msn_table_dma_length_V_RAM_2P_BRAM_1R1W         |        1|  0|   0|    0|   500|   32|     1|        16000|
    |msn_table_vaddr_V_U       |msn_table_msn_table_vaddr_V_RAM_2P_BRAM_1R1W              |        2|  0|   0|    0|   500|   64|     1|        32000|
    |msn_table_msn_V_U         |state_table_state_table_req_old_unack_V_RAM_2P_BRAM_1R1W  |        1|  0|   0|    0|   500|   24|     1|        12000|
    +--------------------------+----------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                     |                                                          |        5|  0|   0|    0|  2000|  152|     4|        76000|
    +--------------------------+----------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |       and|   0|  0|   2|           1|           1|
    |ap_condition_87                   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op44_read_state2     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op81_write_state4    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op88_write_state4    |       and|   0|  0|   2|           1|           1|
    |tmp_130_i_nbreadreq_fu_118_p3     |       and|   0|  0|   2|           1|           0|
    |tmp_i_252_nbreadreq_fu_104_p3     |       and|   0|  0|   2|           1|           0|
    |tmp_i_nbreadreq_fu_90_p3          |       and|   0|  0|   2|           1|           0|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter3  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  26|          13|          11|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_done                          |   9|          2|    1|          2|
    |if2msnTable_init_blk_n           |   9|          2|    1|          2|
    |msnTable2rxExh_rsp_blk_n         |   9|          2|    1|          2|
    |msnTable2txExh_rsp_blk_n         |   9|          2|    1|          2|
    |msn_table_dma_length_V_address1  |  13|          3|    9|         27|
    |msn_table_dma_length_V_d1        |  13|          3|   32|         96|
    |msn_table_msn_V_address1         |  17|          4|    9|         36|
    |msn_table_msn_V_d1               |  13|          3|   24|         72|
    |msn_table_r_key_V_address1       |  17|          4|    9|         36|
    |msn_table_vaddr_V_address1       |  13|          3|    9|         27|
    |msn_table_vaddr_V_d1             |  13|          3|   64|        192|
    |rxExh2msnTable_upd_req_blk_n     |   9|          2|    1|          2|
    |txExh2msnTable_req_blk_n         |   9|          2|    1|          2|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 153|         35|  162|        498|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                     |   1|   0|    1|          0|
    |ap_done_reg                                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                       |   1|   0|    1|          0|
    |qpn_V_reg_396                                 |  16|   0|   16|          0|
    |rxRequest_dma_length_V_reg_373                |  32|   0|   32|          0|
    |rxRequest_dma_length_V_reg_373_pp0_iter1_reg  |  32|   0|   32|          0|
    |rxRequest_msn_V_reg_382                       |  24|   0|   24|          0|
    |rxRequest_msn_V_reg_382_pp0_iter1_reg         |  24|   0|   24|          0|
    |rxRequest_qpn_V_reg_368                       |  16|   0|   16|          0|
    |rxRequest_qpn_V_reg_368_pp0_iter1_reg         |  16|   0|   16|          0|
    |rxRequest_vaddr_V_reg_387                     |  64|   0|   64|          0|
    |rxRequest_vaddr_V_reg_387_pp0_iter1_reg       |  64|   0|   64|          0|
    |rxRequest_write_reg_378                       |   1|   0|    1|          0|
    |tmp_i_252_reg_392                             |   1|   0|    1|          0|
    |tmp_i_252_reg_392_pp0_iter2_reg               |   1|   0|    1|          0|
    |tmp_i_reg_364                                 |   1|   0|    1|          0|
    |rxRequest_write_reg_378                       |  64|  32|    1|          0|
    |tmp_i_reg_364                                 |  64|  32|    1|          0|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         | 425|  64|  299|          0|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------+-----+-----+------------+------------------------+--------------+
|               RTL Ports               | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+---------------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                                 |   in|    1|  ap_ctrl_hs|               msn_table|  return value|
|ap_rst                                 |   in|    1|  ap_ctrl_hs|               msn_table|  return value|
|ap_start                               |   in|    1|  ap_ctrl_hs|               msn_table|  return value|
|ap_done                                |  out|    1|  ap_ctrl_hs|               msn_table|  return value|
|ap_continue                            |   in|    1|  ap_ctrl_hs|               msn_table|  return value|
|ap_idle                                |  out|    1|  ap_ctrl_hs|               msn_table|  return value|
|ap_ready                               |  out|    1|  ap_ctrl_hs|               msn_table|  return value|
|rxExh2msnTable_upd_req_dout            |   in|  137|     ap_fifo|  rxExh2msnTable_upd_req|       pointer|
|rxExh2msnTable_upd_req_num_data_valid  |   in|    2|     ap_fifo|  rxExh2msnTable_upd_req|       pointer|
|rxExh2msnTable_upd_req_fifo_cap        |   in|    2|     ap_fifo|  rxExh2msnTable_upd_req|       pointer|
|rxExh2msnTable_upd_req_empty_n         |   in|    1|     ap_fifo|  rxExh2msnTable_upd_req|       pointer|
|rxExh2msnTable_upd_req_read            |  out|    1|     ap_fifo|  rxExh2msnTable_upd_req|       pointer|
|txExh2msnTable_req_dout                |   in|   16|     ap_fifo|      txExh2msnTable_req|       pointer|
|txExh2msnTable_req_num_data_valid      |   in|    2|     ap_fifo|      txExh2msnTable_req|       pointer|
|txExh2msnTable_req_fifo_cap            |   in|    2|     ap_fifo|      txExh2msnTable_req|       pointer|
|txExh2msnTable_req_empty_n             |   in|    1|     ap_fifo|      txExh2msnTable_req|       pointer|
|txExh2msnTable_req_read                |  out|    1|     ap_fifo|      txExh2msnTable_req|       pointer|
|if2msnTable_init_dout                  |   in|   48|     ap_fifo|        if2msnTable_init|       pointer|
|if2msnTable_init_num_data_valid        |   in|    2|     ap_fifo|        if2msnTable_init|       pointer|
|if2msnTable_init_fifo_cap              |   in|    2|     ap_fifo|        if2msnTable_init|       pointer|
|if2msnTable_init_empty_n               |   in|    1|     ap_fifo|        if2msnTable_init|       pointer|
|if2msnTable_init_read                  |  out|    1|     ap_fifo|        if2msnTable_init|       pointer|
|msnTable2txExh_rsp_din                 |  out|   56|     ap_fifo|      msnTable2txExh_rsp|       pointer|
|msnTable2txExh_rsp_num_data_valid      |   in|    2|     ap_fifo|      msnTable2txExh_rsp|       pointer|
|msnTable2txExh_rsp_fifo_cap            |   in|    2|     ap_fifo|      msnTable2txExh_rsp|       pointer|
|msnTable2txExh_rsp_full_n              |   in|    1|     ap_fifo|      msnTable2txExh_rsp|       pointer|
|msnTable2txExh_rsp_write               |  out|    1|     ap_fifo|      msnTable2txExh_rsp|       pointer|
|msnTable2rxExh_rsp_din                 |  out|  152|     ap_fifo|      msnTable2rxExh_rsp|       pointer|
|msnTable2rxExh_rsp_num_data_valid      |   in|    2|     ap_fifo|      msnTable2rxExh_rsp|       pointer|
|msnTable2rxExh_rsp_fifo_cap            |   in|    2|     ap_fifo|      msnTable2rxExh_rsp|       pointer|
|msnTable2rxExh_rsp_full_n              |   in|    1|     ap_fifo|      msnTable2rxExh_rsp|       pointer|
|msnTable2rxExh_rsp_write               |  out|    1|     ap_fifo|      msnTable2rxExh_rsp|       pointer|
+---------------------------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.33>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %if2msnTable_init, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %if2msnTable_init, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %if2msnTable_init, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i152 %msnTable2rxExh_rsp, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i152 %msnTable2rxExh_rsp, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i152 %msnTable2rxExh_rsp, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i56 %msnTable2txExh_rsp, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i56 %msnTable2txExh_rsp, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i56 %msnTable2txExh_rsp, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i137 %rxExh2msnTable_upd_req, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i137 %rxExh2msnTable_upd_req, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i137 %rxExh2msnTable_upd_req, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %txExh2msnTable_req, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %txExh2msnTable_req, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %txExh2msnTable_req, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i56 %msnTable2txExh_rsp, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %txExh2msnTable_req, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i152 %msnTable2rxExh_rsp, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i137 %rxExh2msnTable_upd_req, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %if2msnTable_init, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln33 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_6" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp:33]   --->   Operation 25 'specpipeline' 'specpipeline_ln33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln42 = specmemcore void @_ssdm_op_SpecMemCore, i24 %msn_table_msn_V, i64 666, i64 22, i64 18446744073709551615" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp:42]   --->   Operation 26 'specmemcore' 'specmemcore_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln42 = specmemcore void @_ssdm_op_SpecMemCore, i64 %msn_table_vaddr_V, i64 666, i64 22, i64 18446744073709551615" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp:42]   --->   Operation 27 'specmemcore' 'specmemcore_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln42 = specmemcore void @_ssdm_op_SpecMemCore, i32 %msn_table_dma_length_V, i64 666, i64 22, i64 18446744073709551615" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp:42]   --->   Operation 28 'specmemcore' 'specmemcore_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln42 = specmemcore void @_ssdm_op_SpecMemCore, i32 %msn_table_r_key_V, i64 666, i64 22, i64 18446744073709551615" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp:42]   --->   Operation 29 'specmemcore' 'specmemcore_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i137P0A, i137 %rxExh2msnTable_upd_req, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp:50]   --->   Operation 30 'nbreadreq' 'tmp_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 137> <Depth = 2> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln50 = br i1 %tmp_i, void %if.else18.i, void %if.then.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp:50]   --->   Operation 31 'br' 'br_ln50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln0 = br void %msn_table.exit"   --->   Operation 32 'br' 'br_ln0' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (2.33ns)   --->   "%rxExh2msnTable_upd_req_read = read i137 @_ssdm_op_Read.ap_fifo.volatile.i137P0A, i137 %rxExh2msnTable_upd_req" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp:52]   --->   Operation 33 'read' 'rxExh2msnTable_upd_req_read' <Predicate = (tmp_i)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 137> <Depth = 2> <FIFO>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%rxRequest_qpn_V = trunc i137 %rxExh2msnTable_upd_req_read" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp:52]   --->   Operation 34 'trunc' 'rxRequest_qpn_V' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%rxRequest_dma_length_V = partselect i32 @_ssdm_op_PartSelect.i32.i137.i32.i32, i137 %rxExh2msnTable_upd_req_read, i32 104, i32 135" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp:52]   --->   Operation 35 'partselect' 'rxRequest_dma_length_V' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%rxRequest_write = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %rxExh2msnTable_upd_req_read, i32 136" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp:52]   --->   Operation 36 'bitselect' 'rxRequest_write' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%rxRequest_msn_V = partselect i24 @_ssdm_op_PartSelect.i24.i137.i32.i32, i137 %rxExh2msnTable_upd_req_read, i32 16, i32 39" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp:52]   --->   Operation 37 'partselect' 'rxRequest_msn_V' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%rxRequest_vaddr_V = partselect i64 @_ssdm_op_PartSelect.i64.i137.i32.i32, i137 %rxExh2msnTable_upd_req_read, i32 40, i32 103" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp:52]   --->   Operation 38 'partselect' 'rxRequest_vaddr_V' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %rxRequest_write, void %if.else.i, void %if.then3.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp:53]   --->   Operation 39 'br' 'br_ln53' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln63 = br void %msn_table.exit" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp:63]   --->   Operation 40 'br' 'br_ln63' <Predicate = (tmp_i)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.33>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_i_252 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i16P0A, i16 %txExh2msnTable_req, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp:64]   --->   Operation 41 'nbreadreq' 'tmp_i_252' <Predicate = (!tmp_i)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln64 = br i1 %tmp_i_252, void %if.else28.i, void %if.then20.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp:64]   --->   Operation 42 'br' 'br_ln64' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end56.i"   --->   Operation 43 'br' 'br_ln0' <Predicate = (!tmp_i & !tmp_i_252)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (2.33ns)   --->   "%qpn_V = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %txExh2msnTable_req" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp:66]   --->   Operation 44 'read' 'qpn_V' <Predicate = (!tmp_i & tmp_i_252)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 3 <SV = 2> <Delay = 4.60>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_130_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i48P0A, i48 %if2msnTable_init, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp:69]   --->   Operation 45 'nbreadreq' 'tmp_130_i' <Predicate = (!tmp_i & !tmp_i_252)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 2> <FIFO>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln69 = br i1 %tmp_130_i, void %if.end55.i, void %if.then30.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp:69]   --->   Operation 46 'br' 'br_ln69' <Predicate = (!tmp_i & !tmp_i_252)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (2.33ns)   --->   "%if2msnTable_init_read = read i48 @_ssdm_op_Read.ap_fifo.volatile.i48P0A, i48 %if2msnTable_init" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp:72]   --->   Operation 47 'read' 'if2msnTable_init_read' <Predicate = (!tmp_i & !tmp_i_252 & tmp_130_i)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 2> <FIFO>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%ifRequest_qpn_V = trunc i48 %if2msnTable_init_read" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp:72]   --->   Operation 48 'trunc' 'ifRequest_qpn_V' <Predicate = (!tmp_i & !tmp_i_252 & tmp_130_i)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%ifRequest_r_key_V = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %if2msnTable_init_read, i32 16, i32 47" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp:72]   --->   Operation 49 'partselect' 'ifRequest_r_key_V' <Predicate = (!tmp_i & !tmp_i_252 & tmp_130_i)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i9 %ifRequest_qpn_V" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp:72]   --->   Operation 50 'zext' 'zext_ln72' <Predicate = (!tmp_i & !tmp_i_252 & tmp_130_i)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%msn_table_msn_V_addr_2 = getelementptr i24 %msn_table_msn_V, i64 0, i64 %zext_ln72" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp:73]   --->   Operation 51 'getelementptr' 'msn_table_msn_V_addr_2' <Predicate = (!tmp_i & !tmp_i_252 & tmp_130_i)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (2.26ns)   --->   "%store_ln73 = store i24 0, i9 %msn_table_msn_V_addr_2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp:73]   --->   Operation 52 'store' 'store_ln73' <Predicate = (!tmp_i & !tmp_i_252 & tmp_130_i)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%msn_table_vaddr_V_addr_1 = getelementptr i64 %msn_table_vaddr_V, i64 0, i64 %zext_ln72" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp:74]   --->   Operation 53 'getelementptr' 'msn_table_vaddr_V_addr_1' <Predicate = (!tmp_i & !tmp_i_252 & tmp_130_i)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (2.26ns)   --->   "%store_ln74 = store i64 0, i9 %msn_table_vaddr_V_addr_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp:74]   --->   Operation 54 'store' 'store_ln74' <Predicate = (!tmp_i & !tmp_i_252 & tmp_130_i)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 500> <RAM>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%msn_table_dma_length_V_addr_1 = getelementptr i32 %msn_table_dma_length_V, i64 0, i64 %zext_ln72" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp:75]   --->   Operation 55 'getelementptr' 'msn_table_dma_length_V_addr_1' <Predicate = (!tmp_i & !tmp_i_252 & tmp_130_i)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (2.26ns)   --->   "%store_ln75 = store i32 0, i9 %msn_table_dma_length_V_addr_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp:75]   --->   Operation 56 'store' 'store_ln75' <Predicate = (!tmp_i & !tmp_i_252 & tmp_130_i)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500> <RAM>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%msn_table_r_key_V_addr_2 = getelementptr i32 %msn_table_r_key_V, i64 0, i64 %zext_ln72" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp:76]   --->   Operation 57 'getelementptr' 'msn_table_r_key_V_addr_2' <Predicate = (!tmp_i & !tmp_i_252 & tmp_130_i)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (2.26ns)   --->   "%store_ln76 = store i32 %ifRequest_r_key_V, i9 %msn_table_r_key_V_addr_2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp:76]   --->   Operation 58 'store' 'store_ln76' <Predicate = (!tmp_i & !tmp_i_252 & tmp_130_i)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500> <RAM>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln77 = br void %if.end55.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp:77]   --->   Operation 59 'br' 'br_ln77' <Predicate = (!tmp_i & !tmp_i_252 & tmp_130_i)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln541_3 = zext i16 %qpn_V"   --->   Operation 60 'zext' 'zext_ln541_3' <Predicate = (!tmp_i & tmp_i_252)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%msn_table_msn_V_addr_1 = getelementptr i24 %msn_table_msn_V, i64 0, i64 %zext_ln541_3" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp:67]   --->   Operation 61 'getelementptr' 'msn_table_msn_V_addr_1' <Predicate = (!tmp_i & tmp_i_252)> <Delay = 0.00>
ST_3 : Operation 62 [2/2] (2.26ns)   --->   "%msn_table_msn_V_load_1 = load i9 %msn_table_msn_V_addr_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp:67]   --->   Operation 62 'load' 'msn_table_msn_V_load_1' <Predicate = (!tmp_i & tmp_i_252)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%msn_table_r_key_V_addr_1 = getelementptr i32 %msn_table_r_key_V, i64 0, i64 %zext_ln541_3" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp:67]   --->   Operation 63 'getelementptr' 'msn_table_r_key_V_addr_1' <Predicate = (!tmp_i & tmp_i_252)> <Delay = 0.00>
ST_3 : Operation 64 [2/2] (2.26ns)   --->   "%msn_table_r_key_V_load_1 = load i9 %msn_table_r_key_V_addr_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp:67]   --->   Operation 64 'load' 'msn_table_r_key_V_load_1' <Predicate = (!tmp_i & tmp_i_252)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500> <RAM>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln541 = zext i16 %rxRequest_qpn_V"   --->   Operation 65 'zext' 'zext_ln541' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%msn_table_msn_V_addr = getelementptr i24 %msn_table_msn_V, i64 0, i64 %zext_ln541" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp:55]   --->   Operation 66 'getelementptr' 'msn_table_msn_V_addr' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%msn_table_vaddr_V_addr = getelementptr i64 %msn_table_vaddr_V, i64 0, i64 %zext_ln541" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp:56]   --->   Operation 67 'getelementptr' 'msn_table_vaddr_V_addr' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%msn_table_dma_length_V_addr = getelementptr i32 %msn_table_dma_length_V, i64 0, i64 %zext_ln541" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp:57]   --->   Operation 68 'getelementptr' 'msn_table_dma_length_V_addr' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%msn_table_r_key_V_addr = getelementptr i32 %msn_table_r_key_V, i64 0, i64 %zext_ln541" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp:61]   --->   Operation 69 'getelementptr' 'msn_table_r_key_V_addr' <Predicate = (tmp_i & !rxRequest_write)> <Delay = 0.00>
ST_3 : Operation 70 [2/2] (2.26ns)   --->   "%msn_table_msn_V_load = load i9 %msn_table_msn_V_addr" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp:61]   --->   Operation 70 'load' 'msn_table_msn_V_load' <Predicate = (tmp_i & !rxRequest_write)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_3 : Operation 71 [2/2] (2.26ns)   --->   "%msn_table_vaddr_V_load = load i9 %msn_table_vaddr_V_addr" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp:61]   --->   Operation 71 'load' 'msn_table_vaddr_V_load' <Predicate = (tmp_i & !rxRequest_write)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 500> <RAM>
ST_3 : Operation 72 [2/2] (2.26ns)   --->   "%msn_table_dma_length_V_load = load i9 %msn_table_dma_length_V_addr" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp:61]   --->   Operation 72 'load' 'msn_table_dma_length_V_load' <Predicate = (tmp_i & !rxRequest_write)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500> <RAM>
ST_3 : Operation 73 [2/2] (2.26ns)   --->   "%msn_table_r_key_V_load = load i9 %msn_table_r_key_V_addr" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp:61]   --->   Operation 73 'load' 'msn_table_r_key_V_load' <Predicate = (tmp_i & !rxRequest_write)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500> <RAM>
ST_3 : Operation 74 [1/1] (2.26ns)   --->   "%store_ln55 = store i24 %rxRequest_msn_V, i9 %msn_table_msn_V_addr" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp:55]   --->   Operation 74 'store' 'store_ln55' <Predicate = (tmp_i & rxRequest_write)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_3 : Operation 75 [1/1] (2.26ns)   --->   "%store_ln56 = store i64 %rxRequest_vaddr_V, i9 %msn_table_vaddr_V_addr" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp:56]   --->   Operation 75 'store' 'store_ln56' <Predicate = (tmp_i & rxRequest_write)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 500> <RAM>
ST_3 : Operation 76 [1/1] (2.26ns)   --->   "%store_ln57 = store i32 %rxRequest_dma_length_V, i9 %msn_table_dma_length_V_addr" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp:57]   --->   Operation 76 'store' 'store_ln57' <Predicate = (tmp_i & rxRequest_write)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500> <RAM>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln58 = br void %if.end.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp:58]   --->   Operation 77 'br' 'br_ln58' <Predicate = (tmp_i & rxRequest_write)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.60>
ST_4 : Operation 78 [1/2] (2.26ns)   --->   "%msn_table_msn_V_load_1 = load i9 %msn_table_msn_V_addr_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp:67]   --->   Operation 78 'load' 'msn_table_msn_V_load_1' <Predicate = (!tmp_i & tmp_i_252)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_4 : Operation 79 [1/2] (2.26ns)   --->   "%msn_table_r_key_V_load_1 = load i9 %msn_table_r_key_V_addr_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp:67]   --->   Operation 79 'load' 'msn_table_r_key_V_load_1' <Predicate = (!tmp_i & tmp_i_252)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500> <RAM>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%p_11 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %msn_table_r_key_V_load_1, i24 %msn_table_msn_V_load_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp:67]   --->   Operation 80 'bitconcatenate' 'p_11' <Predicate = (!tmp_i & tmp_i_252)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (2.33ns)   --->   "%write_ln67 = write void @_ssdm_op_Write.ap_fifo.volatile.i56P0A, i56 %msnTable2txExh_rsp, i56 %p_11" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp:67]   --->   Operation 81 'write' 'write_ln67' <Predicate = (!tmp_i & tmp_i_252)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 56> <Depth = 2> <FIFO>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln68 = br void %if.end56.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp:68]   --->   Operation 82 'br' 'br_ln68' <Predicate = (!tmp_i & tmp_i_252)> <Delay = 0.00>
ST_4 : Operation 83 [1/2] (2.26ns)   --->   "%msn_table_msn_V_load = load i9 %msn_table_msn_V_addr" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp:61]   --->   Operation 83 'load' 'msn_table_msn_V_load' <Predicate = (tmp_i & !rxRequest_write)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_4 : Operation 84 [1/2] (2.26ns)   --->   "%msn_table_vaddr_V_load = load i9 %msn_table_vaddr_V_addr" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp:61]   --->   Operation 84 'load' 'msn_table_vaddr_V_load' <Predicate = (tmp_i & !rxRequest_write)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 500> <RAM>
ST_4 : Operation 85 [1/2] (2.26ns)   --->   "%msn_table_dma_length_V_load = load i9 %msn_table_dma_length_V_addr" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp:61]   --->   Operation 85 'load' 'msn_table_dma_length_V_load' <Predicate = (tmp_i & !rxRequest_write)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500> <RAM>
ST_4 : Operation 86 [1/2] (2.26ns)   --->   "%msn_table_r_key_V_load = load i9 %msn_table_r_key_V_addr" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp:61]   --->   Operation 86 'load' 'msn_table_r_key_V_load' <Predicate = (tmp_i & !rxRequest_write)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500> <RAM>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%p_s = bitconcatenate i152 @_ssdm_op_BitConcatenate.i152.i32.i32.i64.i24, i32 %msn_table_r_key_V_load, i32 %msn_table_dma_length_V_load, i64 %msn_table_vaddr_V_load, i24 %msn_table_msn_V_load" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp:61]   --->   Operation 87 'bitconcatenate' 'p_s' <Predicate = (tmp_i & !rxRequest_write)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (2.33ns)   --->   "%write_ln61 = write void @_ssdm_op_Write.ap_fifo.volatile.i152P0A, i152 %msnTable2rxExh_rsp, i152 %p_s" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp:61]   --->   Operation 88 'write' 'write_ln61' <Predicate = (tmp_i & !rxRequest_write)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 152> <Depth = 2> <FIFO>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end.i"   --->   Operation 89 'br' 'br_ln0' <Predicate = (tmp_i & !rxRequest_write)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 90 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ rxExh2msnTable_upd_req]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ msn_table_msn_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[32]; IO mode=ap_memory:ce=0
Port [ msn_table_vaddr_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[32]; IO mode=ap_memory:ce=0
Port [ msn_table_dma_length_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[32]; IO mode=ap_memory:ce=0
Port [ msn_table_r_key_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[32]; IO mode=ap_memory:ce=0
Port [ msnTable2rxExh_rsp]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ txExh2msnTable_req]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ msnTable2txExh_rsp]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ if2msnTable_init]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0             (specinterface ) [ 00000]
specinterface_ln0             (specinterface ) [ 00000]
specinterface_ln0             (specinterface ) [ 00000]
specinterface_ln0             (specinterface ) [ 00000]
specinterface_ln0             (specinterface ) [ 00000]
specinterface_ln0             (specinterface ) [ 00000]
specinterface_ln0             (specinterface ) [ 00000]
specinterface_ln0             (specinterface ) [ 00000]
specinterface_ln0             (specinterface ) [ 00000]
specinterface_ln0             (specinterface ) [ 00000]
specinterface_ln0             (specinterface ) [ 00000]
specinterface_ln0             (specinterface ) [ 00000]
specinterface_ln0             (specinterface ) [ 00000]
specinterface_ln0             (specinterface ) [ 00000]
specinterface_ln0             (specinterface ) [ 00000]
specinterface_ln0             (specinterface ) [ 00000]
specinterface_ln0             (specinterface ) [ 00000]
specinterface_ln0             (specinterface ) [ 00000]
specinterface_ln0             (specinterface ) [ 00000]
specinterface_ln0             (specinterface ) [ 00000]
specpipeline_ln33             (specpipeline  ) [ 00000]
specmemcore_ln42              (specmemcore   ) [ 00000]
specmemcore_ln42              (specmemcore   ) [ 00000]
specmemcore_ln42              (specmemcore   ) [ 00000]
specmemcore_ln42              (specmemcore   ) [ 00000]
tmp_i                         (nbreadreq     ) [ 01111]
br_ln50                       (br            ) [ 00000]
br_ln0                        (br            ) [ 00000]
rxExh2msnTable_upd_req_read   (read          ) [ 00000]
rxRequest_qpn_V               (trunc         ) [ 01110]
rxRequest_dma_length_V        (partselect    ) [ 01110]
rxRequest_write               (bitselect     ) [ 01111]
rxRequest_msn_V               (partselect    ) [ 01110]
rxRequest_vaddr_V             (partselect    ) [ 01110]
br_ln53                       (br            ) [ 00000]
br_ln63                       (br            ) [ 00000]
tmp_i_252                     (nbreadreq     ) [ 01111]
br_ln64                       (br            ) [ 00000]
br_ln0                        (br            ) [ 00000]
qpn_V                         (read          ) [ 01010]
tmp_130_i                     (nbreadreq     ) [ 01010]
br_ln69                       (br            ) [ 00000]
if2msnTable_init_read         (read          ) [ 00000]
ifRequest_qpn_V               (trunc         ) [ 00000]
ifRequest_r_key_V             (partselect    ) [ 00000]
zext_ln72                     (zext          ) [ 00000]
msn_table_msn_V_addr_2        (getelementptr ) [ 00000]
store_ln73                    (store         ) [ 00000]
msn_table_vaddr_V_addr_1      (getelementptr ) [ 00000]
store_ln74                    (store         ) [ 00000]
msn_table_dma_length_V_addr_1 (getelementptr ) [ 00000]
store_ln75                    (store         ) [ 00000]
msn_table_r_key_V_addr_2      (getelementptr ) [ 00000]
store_ln76                    (store         ) [ 00000]
br_ln77                       (br            ) [ 00000]
zext_ln541_3                  (zext          ) [ 00000]
msn_table_msn_V_addr_1        (getelementptr ) [ 01001]
msn_table_r_key_V_addr_1      (getelementptr ) [ 01001]
zext_ln541                    (zext          ) [ 00000]
msn_table_msn_V_addr          (getelementptr ) [ 01001]
msn_table_vaddr_V_addr        (getelementptr ) [ 01001]
msn_table_dma_length_V_addr   (getelementptr ) [ 01001]
msn_table_r_key_V_addr        (getelementptr ) [ 01001]
store_ln55                    (store         ) [ 00000]
store_ln56                    (store         ) [ 00000]
store_ln57                    (store         ) [ 00000]
br_ln58                       (br            ) [ 00000]
msn_table_msn_V_load_1        (load          ) [ 00000]
msn_table_r_key_V_load_1      (load          ) [ 00000]
p_11                          (bitconcatenate) [ 00000]
write_ln67                    (write         ) [ 00000]
br_ln68                       (br            ) [ 00000]
msn_table_msn_V_load          (load          ) [ 00000]
msn_table_vaddr_V_load        (load          ) [ 00000]
msn_table_dma_length_V_load   (load          ) [ 00000]
msn_table_r_key_V_load        (load          ) [ 00000]
p_s                           (bitconcatenate) [ 00000]
write_ln61                    (write         ) [ 00000]
br_ln0                        (br            ) [ 00000]
ret_ln0                       (ret           ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="rxExh2msnTable_upd_req">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rxExh2msnTable_upd_req"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="msn_table_msn_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="msn_table_msn_V"/><MemPortTyVec>3 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="msn_table_vaddr_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="msn_table_vaddr_V"/><MemPortTyVec>3 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="msn_table_dma_length_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="msn_table_dma_length_V"/><MemPortTyVec>3 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="msn_table_r_key_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="msn_table_r_key_V"/><MemPortTyVec>3 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="msnTable2rxExh_rsp">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="msnTable2rxExh_rsp"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="txExh2msnTable_req">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="txExh2msnTable_req"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="msnTable2txExh_rsp">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="msnTable2txExh_rsp"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="if2msnTable_init">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="if2msnTable_init"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i137P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i137P0A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i137.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i137.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i137.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i137.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i48P0A"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i48P0A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i48.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i56.i32.i24"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i56P0A"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i152.i32.i32.i64.i24"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i152P0A"/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="tmp_i_nbreadreq_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="0" index="1" bw="137" slack="0"/>
<pin id="93" dir="0" index="2" bw="1" slack="0"/>
<pin id="94" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="rxExh2msnTable_upd_req_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="137" slack="0"/>
<pin id="100" dir="0" index="1" bw="137" slack="0"/>
<pin id="101" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rxExh2msnTable_upd_req_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="tmp_i_252_nbreadreq_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="0" index="1" bw="16" slack="0"/>
<pin id="107" dir="0" index="2" bw="1" slack="0"/>
<pin id="108" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i_252/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="qpn_V_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="16" slack="0"/>
<pin id="114" dir="0" index="1" bw="16" slack="0"/>
<pin id="115" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="qpn_V/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="tmp_130_i_nbreadreq_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="48" slack="0"/>
<pin id="121" dir="0" index="2" bw="1" slack="0"/>
<pin id="122" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_130_i/3 "/>
</bind>
</comp>

<comp id="126" class="1004" name="if2msnTable_init_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="48" slack="0"/>
<pin id="128" dir="0" index="1" bw="48" slack="0"/>
<pin id="129" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="if2msnTable_init_read/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="write_ln67_write_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="0" slack="0"/>
<pin id="134" dir="0" index="1" bw="56" slack="0"/>
<pin id="135" dir="0" index="2" bw="56" slack="0"/>
<pin id="136" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln67/4 "/>
</bind>
</comp>

<comp id="139" class="1004" name="write_ln61_write_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="0" slack="0"/>
<pin id="141" dir="0" index="1" bw="152" slack="0"/>
<pin id="142" dir="0" index="2" bw="152" slack="0"/>
<pin id="143" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln61/4 "/>
</bind>
</comp>

<comp id="146" class="1004" name="msn_table_msn_V_addr_2_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="24" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="9" slack="0"/>
<pin id="150" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="msn_table_msn_V_addr_2/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_access_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="9" slack="2147483647"/>
<pin id="155" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="0" slack="0"/>
<pin id="158" dir="0" index="4" bw="9" slack="0"/>
<pin id="159" dir="0" index="5" bw="24" slack="2147483647"/>
<pin id="160" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="3" bw="24" slack="2147483647"/>
<pin id="161" dir="1" index="7" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln73/3 msn_table_msn_V_load_1/3 msn_table_msn_V_load/3 store_ln55/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="msn_table_vaddr_V_addr_1_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="64" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="9" slack="0"/>
<pin id="168" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="msn_table_vaddr_V_addr_1/3 "/>
</bind>
</comp>

<comp id="171" class="1004" name="grp_access_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="9" slack="2147483647"/>
<pin id="173" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="0" slack="0"/>
<pin id="176" dir="0" index="4" bw="9" slack="0"/>
<pin id="177" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="178" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="179" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln74/3 msn_table_vaddr_V_load/3 store_ln56/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="msn_table_dma_length_V_addr_1_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="9" slack="0"/>
<pin id="186" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="msn_table_dma_length_V_addr_1/3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_access_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="9" slack="2147483647"/>
<pin id="191" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="0" slack="0"/>
<pin id="194" dir="0" index="4" bw="9" slack="0"/>
<pin id="195" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="196" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="197" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln75/3 msn_table_dma_length_V_load/3 store_ln57/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="msn_table_r_key_V_addr_2_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="9" slack="0"/>
<pin id="204" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="msn_table_r_key_V_addr_2/3 "/>
</bind>
</comp>

<comp id="207" class="1004" name="grp_access_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="9" slack="2147483647"/>
<pin id="209" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="0" slack="0"/>
<pin id="212" dir="0" index="4" bw="9" slack="0"/>
<pin id="213" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="214" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="215" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln76/3 msn_table_r_key_V_load_1/3 msn_table_r_key_V_load/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="msn_table_msn_V_addr_1_gep_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="24" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="16" slack="0"/>
<pin id="221" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="msn_table_msn_V_addr_1/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="msn_table_r_key_V_addr_1_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="16" slack="0"/>
<pin id="229" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="msn_table_r_key_V_addr_1/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="msn_table_msn_V_addr_gep_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="24" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="16" slack="0"/>
<pin id="237" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="msn_table_msn_V_addr/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="msn_table_vaddr_V_addr_gep_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="64" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="0" index="2" bw="16" slack="0"/>
<pin id="244" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="msn_table_vaddr_V_addr/3 "/>
</bind>
</comp>

<comp id="247" class="1004" name="msn_table_dma_length_V_addr_gep_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="0" index="2" bw="16" slack="0"/>
<pin id="251" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="msn_table_dma_length_V_addr/3 "/>
</bind>
</comp>

<comp id="254" class="1004" name="msn_table_r_key_V_addr_gep_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="0" index="2" bw="16" slack="0"/>
<pin id="258" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="msn_table_r_key_V_addr/3 "/>
</bind>
</comp>

<comp id="265" class="1004" name="rxRequest_qpn_V_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="137" slack="0"/>
<pin id="267" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="rxRequest_qpn_V/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="rxRequest_dma_length_V_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="0"/>
<pin id="271" dir="0" index="1" bw="137" slack="0"/>
<pin id="272" dir="0" index="2" bw="8" slack="0"/>
<pin id="273" dir="0" index="3" bw="9" slack="0"/>
<pin id="274" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="rxRequest_dma_length_V/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="rxRequest_write_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="0"/>
<pin id="281" dir="0" index="1" bw="137" slack="0"/>
<pin id="282" dir="0" index="2" bw="9" slack="0"/>
<pin id="283" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="rxRequest_write/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="rxRequest_msn_V_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="24" slack="0"/>
<pin id="289" dir="0" index="1" bw="137" slack="0"/>
<pin id="290" dir="0" index="2" bw="6" slack="0"/>
<pin id="291" dir="0" index="3" bw="7" slack="0"/>
<pin id="292" dir="1" index="4" bw="24" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="rxRequest_msn_V/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="rxRequest_vaddr_V_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="64" slack="0"/>
<pin id="299" dir="0" index="1" bw="137" slack="0"/>
<pin id="300" dir="0" index="2" bw="7" slack="0"/>
<pin id="301" dir="0" index="3" bw="8" slack="0"/>
<pin id="302" dir="1" index="4" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="rxRequest_vaddr_V/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="ifRequest_qpn_V_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="48" slack="0"/>
<pin id="309" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="ifRequest_qpn_V/3 "/>
</bind>
</comp>

<comp id="311" class="1004" name="ifRequest_r_key_V_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="0"/>
<pin id="313" dir="0" index="1" bw="48" slack="0"/>
<pin id="314" dir="0" index="2" bw="6" slack="0"/>
<pin id="315" dir="0" index="3" bw="7" slack="0"/>
<pin id="316" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ifRequest_r_key_V/3 "/>
</bind>
</comp>

<comp id="322" class="1004" name="zext_ln72_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="9" slack="0"/>
<pin id="324" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72/3 "/>
</bind>
</comp>

<comp id="330" class="1004" name="zext_ln541_3_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="16" slack="1"/>
<pin id="332" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541_3/3 "/>
</bind>
</comp>

<comp id="335" class="1004" name="zext_ln541_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="16" slack="2"/>
<pin id="337" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541/3 "/>
</bind>
</comp>

<comp id="342" class="1004" name="p_11_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="56" slack="0"/>
<pin id="344" dir="0" index="1" bw="32" slack="0"/>
<pin id="345" dir="0" index="2" bw="24" slack="0"/>
<pin id="346" dir="1" index="3" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_11/4 "/>
</bind>
</comp>

<comp id="351" class="1004" name="p_s_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="152" slack="0"/>
<pin id="353" dir="0" index="1" bw="32" slack="0"/>
<pin id="354" dir="0" index="2" bw="32" slack="0"/>
<pin id="355" dir="0" index="3" bw="64" slack="0"/>
<pin id="356" dir="0" index="4" bw="24" slack="0"/>
<pin id="357" dir="1" index="5" bw="152" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_s/4 "/>
</bind>
</comp>

<comp id="364" class="1005" name="tmp_i_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="1"/>
<pin id="366" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="368" class="1005" name="rxRequest_qpn_V_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="16" slack="2"/>
<pin id="370" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="rxRequest_qpn_V "/>
</bind>
</comp>

<comp id="373" class="1005" name="rxRequest_dma_length_V_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="2"/>
<pin id="375" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="rxRequest_dma_length_V "/>
</bind>
</comp>

<comp id="378" class="1005" name="rxRequest_write_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="2"/>
<pin id="380" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="rxRequest_write "/>
</bind>
</comp>

<comp id="382" class="1005" name="rxRequest_msn_V_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="24" slack="2"/>
<pin id="384" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="rxRequest_msn_V "/>
</bind>
</comp>

<comp id="387" class="1005" name="rxRequest_vaddr_V_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="64" slack="2"/>
<pin id="389" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="rxRequest_vaddr_V "/>
</bind>
</comp>

<comp id="392" class="1005" name="tmp_i_252_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="1"/>
<pin id="394" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i_252 "/>
</bind>
</comp>

<comp id="396" class="1005" name="qpn_V_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="16" slack="1"/>
<pin id="398" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="qpn_V "/>
</bind>
</comp>

<comp id="404" class="1005" name="msn_table_msn_V_addr_1_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="9" slack="1"/>
<pin id="406" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="msn_table_msn_V_addr_1 "/>
</bind>
</comp>

<comp id="409" class="1005" name="msn_table_r_key_V_addr_1_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="9" slack="1"/>
<pin id="411" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="msn_table_r_key_V_addr_1 "/>
</bind>
</comp>

<comp id="414" class="1005" name="msn_table_msn_V_addr_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="9" slack="1"/>
<pin id="416" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="msn_table_msn_V_addr "/>
</bind>
</comp>

<comp id="419" class="1005" name="msn_table_vaddr_V_addr_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="9" slack="1"/>
<pin id="421" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="msn_table_vaddr_V_addr "/>
</bind>
</comp>

<comp id="424" class="1005" name="msn_table_dma_length_V_addr_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="9" slack="1"/>
<pin id="426" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="msn_table_dma_length_V_addr "/>
</bind>
</comp>

<comp id="429" class="1005" name="msn_table_r_key_V_addr_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="9" slack="1"/>
<pin id="431" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="msn_table_r_key_V_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="95"><net_src comp="40" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="97"><net_src comp="30" pin="0"/><net_sink comp="90" pin=2"/></net>

<net id="102"><net_src comp="42" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="0" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="66" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="12" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="111"><net_src comp="30" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="116"><net_src comp="68" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="12" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="123"><net_src comp="70" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="16" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="125"><net_src comp="30" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="130"><net_src comp="72" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="16" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="137"><net_src comp="84" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="14" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="88" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="10" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="151"><net_src comp="2" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="78" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="162"><net_src comp="80" pin="0"/><net_sink comp="153" pin=4"/></net>

<net id="163"><net_src comp="146" pin="3"/><net_sink comp="153" pin=2"/></net>

<net id="169"><net_src comp="4" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="78" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="180"><net_src comp="78" pin="0"/><net_sink comp="171" pin=4"/></net>

<net id="181"><net_src comp="164" pin="3"/><net_sink comp="171" pin=2"/></net>

<net id="187"><net_src comp="6" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="78" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="198"><net_src comp="22" pin="0"/><net_sink comp="189" pin=4"/></net>

<net id="199"><net_src comp="182" pin="3"/><net_sink comp="189" pin=2"/></net>

<net id="205"><net_src comp="8" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="78" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="216"><net_src comp="200" pin="3"/><net_sink comp="207" pin=2"/></net>

<net id="222"><net_src comp="2" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="78" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="224"><net_src comp="217" pin="3"/><net_sink comp="153" pin=2"/></net>

<net id="230"><net_src comp="8" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="78" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="232"><net_src comp="225" pin="3"/><net_sink comp="207" pin=2"/></net>

<net id="238"><net_src comp="2" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="78" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="245"><net_src comp="4" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="78" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="252"><net_src comp="6" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="78" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="259"><net_src comp="8" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="78" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="261"><net_src comp="233" pin="3"/><net_sink comp="153" pin=2"/></net>

<net id="262"><net_src comp="240" pin="3"/><net_sink comp="171" pin=2"/></net>

<net id="263"><net_src comp="247" pin="3"/><net_sink comp="189" pin=2"/></net>

<net id="264"><net_src comp="254" pin="3"/><net_sink comp="207" pin=2"/></net>

<net id="268"><net_src comp="98" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="275"><net_src comp="44" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="276"><net_src comp="98" pin="2"/><net_sink comp="269" pin=1"/></net>

<net id="277"><net_src comp="46" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="278"><net_src comp="48" pin="0"/><net_sink comp="269" pin=3"/></net>

<net id="284"><net_src comp="50" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="98" pin="2"/><net_sink comp="279" pin=1"/></net>

<net id="286"><net_src comp="52" pin="0"/><net_sink comp="279" pin=2"/></net>

<net id="293"><net_src comp="54" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="294"><net_src comp="98" pin="2"/><net_sink comp="287" pin=1"/></net>

<net id="295"><net_src comp="56" pin="0"/><net_sink comp="287" pin=2"/></net>

<net id="296"><net_src comp="58" pin="0"/><net_sink comp="287" pin=3"/></net>

<net id="303"><net_src comp="60" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="304"><net_src comp="98" pin="2"/><net_sink comp="297" pin=1"/></net>

<net id="305"><net_src comp="62" pin="0"/><net_sink comp="297" pin=2"/></net>

<net id="306"><net_src comp="64" pin="0"/><net_sink comp="297" pin=3"/></net>

<net id="310"><net_src comp="126" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="317"><net_src comp="74" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="318"><net_src comp="126" pin="2"/><net_sink comp="311" pin=1"/></net>

<net id="319"><net_src comp="56" pin="0"/><net_sink comp="311" pin=2"/></net>

<net id="320"><net_src comp="76" pin="0"/><net_sink comp="311" pin=3"/></net>

<net id="321"><net_src comp="311" pin="4"/><net_sink comp="207" pin=4"/></net>

<net id="325"><net_src comp="307" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="327"><net_src comp="322" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="328"><net_src comp="322" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="329"><net_src comp="322" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="333"><net_src comp="330" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="338"><net_src comp="335" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="340"><net_src comp="335" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="341"><net_src comp="335" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="347"><net_src comp="82" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="348"><net_src comp="207" pin="7"/><net_sink comp="342" pin=1"/></net>

<net id="349"><net_src comp="153" pin="7"/><net_sink comp="342" pin=2"/></net>

<net id="350"><net_src comp="342" pin="3"/><net_sink comp="132" pin=2"/></net>

<net id="358"><net_src comp="86" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="359"><net_src comp="207" pin="7"/><net_sink comp="351" pin=1"/></net>

<net id="360"><net_src comp="189" pin="7"/><net_sink comp="351" pin=2"/></net>

<net id="361"><net_src comp="171" pin="7"/><net_sink comp="351" pin=3"/></net>

<net id="362"><net_src comp="153" pin="7"/><net_sink comp="351" pin=4"/></net>

<net id="363"><net_src comp="351" pin="5"/><net_sink comp="139" pin=2"/></net>

<net id="367"><net_src comp="90" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="371"><net_src comp="265" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="376"><net_src comp="269" pin="4"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="189" pin=4"/></net>

<net id="381"><net_src comp="279" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="385"><net_src comp="287" pin="4"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="153" pin=4"/></net>

<net id="390"><net_src comp="297" pin="4"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="171" pin=4"/></net>

<net id="395"><net_src comp="104" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="399"><net_src comp="112" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="407"><net_src comp="217" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="412"><net_src comp="225" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="417"><net_src comp="233" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="422"><net_src comp="240" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="427"><net_src comp="247" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="432"><net_src comp="254" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="207" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: rxExh2msnTable_upd_req | {}
	Port: msn_table_msn_V | {3 }
	Port: msn_table_vaddr_V | {3 }
	Port: msn_table_dma_length_V | {3 }
	Port: msn_table_r_key_V | {3 }
	Port: msnTable2rxExh_rsp | {4 }
	Port: txExh2msnTable_req | {}
	Port: msnTable2txExh_rsp | {4 }
	Port: if2msnTable_init | {}
 - Input state : 
	Port: msn_table : rxExh2msnTable_upd_req | {1 }
	Port: msn_table : msn_table_msn_V | {3 4 }
	Port: msn_table : msn_table_vaddr_V | {3 4 }
	Port: msn_table : msn_table_dma_length_V | {3 4 }
	Port: msn_table : msn_table_r_key_V | {3 4 }
	Port: msn_table : msnTable2rxExh_rsp | {}
	Port: msn_table : txExh2msnTable_req | {2 }
	Port: msn_table : msnTable2txExh_rsp | {}
	Port: msn_table : if2msnTable_init | {3 }
  - Chain level:
	State 1
		br_ln53 : 1
	State 2
	State 3
		zext_ln72 : 1
		msn_table_msn_V_addr_2 : 2
		store_ln73 : 3
		msn_table_vaddr_V_addr_1 : 2
		store_ln74 : 3
		msn_table_dma_length_V_addr_1 : 2
		store_ln75 : 3
		msn_table_r_key_V_addr_2 : 2
		store_ln76 : 3
		msn_table_msn_V_addr_1 : 1
		msn_table_msn_V_load_1 : 2
		msn_table_r_key_V_addr_1 : 1
		msn_table_r_key_V_load_1 : 2
		msn_table_msn_V_addr : 1
		msn_table_vaddr_V_addr : 1
		msn_table_dma_length_V_addr : 1
		msn_table_r_key_V_addr : 1
		msn_table_msn_V_load : 2
		msn_table_vaddr_V_load : 2
		msn_table_dma_length_V_load : 2
		msn_table_r_key_V_load : 2
		store_ln55 : 2
		store_ln56 : 2
		store_ln57 : 2
	State 4
		p_11 : 1
		write_ln67 : 2
		p_s : 1
		write_ln61 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------|
| Operation|             Functional Unit            |
|----------|----------------------------------------|
|          |          tmp_i_nbreadreq_fu_90         |
| nbreadreq|       tmp_i_252_nbreadreq_fu_104       |
|          |       tmp_130_i_nbreadreq_fu_118       |
|----------|----------------------------------------|
|          | rxExh2msnTable_upd_req_read_read_fu_98 |
|   read   |            qpn_V_read_fu_112           |
|          |    if2msnTable_init_read_read_fu_126   |
|----------|----------------------------------------|
|   write  |         write_ln67_write_fu_132        |
|          |         write_ln61_write_fu_139        |
|----------|----------------------------------------|
|   trunc  |         rxRequest_qpn_V_fu_265         |
|          |         ifRequest_qpn_V_fu_307         |
|----------|----------------------------------------|
|          |      rxRequest_dma_length_V_fu_269     |
|partselect|         rxRequest_msn_V_fu_287         |
|          |        rxRequest_vaddr_V_fu_297        |
|          |        ifRequest_r_key_V_fu_311        |
|----------|----------------------------------------|
| bitselect|         rxRequest_write_fu_279         |
|----------|----------------------------------------|
|          |            zext_ln72_fu_322            |
|   zext   |           zext_ln541_3_fu_330          |
|          |            zext_ln541_fu_335           |
|----------|----------------------------------------|
|bitconcatenate|               p_11_fu_342              |
|          |               p_s_fu_351               |
|----------|----------------------------------------|
|   Total  |                                        |
|----------|----------------------------------------|

Memories:
N/A

* Register list:
+-----------------------------------+--------+
|                                   |   FF   |
+-----------------------------------+--------+
|msn_table_dma_length_V_addr_reg_424|    9   |
|   msn_table_msn_V_addr_1_reg_404  |    9   |
|    msn_table_msn_V_addr_reg_414   |    9   |
|  msn_table_r_key_V_addr_1_reg_409 |    9   |
|   msn_table_r_key_V_addr_reg_429  |    9   |
|   msn_table_vaddr_V_addr_reg_419  |    9   |
|           qpn_V_reg_396           |   16   |
|   rxRequest_dma_length_V_reg_373  |   32   |
|      rxRequest_msn_V_reg_382      |   24   |
|      rxRequest_qpn_V_reg_368      |   16   |
|     rxRequest_vaddr_V_reg_387     |   64   |
|      rxRequest_write_reg_378      |    1   |
|         tmp_i_252_reg_392         |    1   |
|           tmp_i_reg_364           |    1   |
+-----------------------------------+--------+
|               Total               |   209  |
+-----------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_153 |  p2  |   5  |   0  |    0   ||    21   |
| grp_access_fu_153 |  p4  |   2  |   9  |   18   ||    9    |
| grp_access_fu_171 |  p2  |   3  |   0  |    0   ||    13   |
| grp_access_fu_171 |  p4  |   2  |   9  |   18   ||    9    |
| grp_access_fu_189 |  p2  |   3  |   0  |    0   ||    13   |
| grp_access_fu_189 |  p4  |   2  |   9  |   18   ||    9    |
| grp_access_fu_207 |  p2  |   5  |   0  |    0   ||    21   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   54   || 6.02114 ||    95   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    -   |    -   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    6   |    -   |   95   |
|  Register |    -   |   209  |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |   209  |   95   |
+-----------+--------+--------+--------+
