// Seed: 3085095718
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  id_5(
      .id_0(1), .id_1(1 - id_6), .id_2(id_1 == id_1)
  );
  wire id_7, id_8, id_9;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_3 = 1'b0;
  module_0(
      id_1, id_2, id_2, id_5
  );
  assign id_4 = 1;
endmodule
