<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p981" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_981{left:783px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_981{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_981{left:684px;bottom:1141px;letter-spacing:-0.15px;}
#t4_981{left:70px;bottom:1084px;}
#t5_981{left:96px;bottom:1088px;letter-spacing:-0.2px;}
#t6_981{left:173px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t7_981{left:96px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t8_981{left:70px;bottom:1045px;}
#t9_981{left:96px;bottom:1048px;letter-spacing:-0.19px;}
#ta_981{left:171px;bottom:1048px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tb_981{left:96px;bottom:1024px;}
#tc_981{left:122px;bottom:1024px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#td_981{left:96px;bottom:999px;}
#te_981{left:122px;bottom:999px;letter-spacing:-0.14px;word-spacing:-0.4px;}
#tf_981{left:96px;bottom:975px;letter-spacing:-0.16px;word-spacing:7.44px;}
#tg_981{left:146px;bottom:975px;}
#th_981{left:159px;bottom:975px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#ti_981{left:371px;bottom:975px;}
#tj_981{left:384px;bottom:975px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tk_981{left:122px;bottom:958px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tl_981{left:96px;bottom:935px;letter-spacing:-0.15px;word-spacing:1.43px;}
#tm_981{left:96px;bottom:918px;letter-spacing:-0.17px;word-spacing:2.57px;}
#tn_981{left:96px;bottom:901px;letter-spacing:-0.14px;word-spacing:0.02px;}
#to_981{left:70px;bottom:875px;}
#tp_981{left:96px;bottom:878px;letter-spacing:-0.2px;}
#tq_981{left:182px;bottom:878px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tr_981{left:96px;bottom:854px;}
#ts_981{left:122px;bottom:854px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#tt_981{left:96px;bottom:830px;}
#tu_981{left:122px;bottom:830px;letter-spacing:-0.14px;word-spacing:-0.4px;}
#tv_981{left:96px;bottom:805px;letter-spacing:-0.16px;word-spacing:7.44px;}
#tw_981{left:146px;bottom:805px;}
#tx_981{left:158px;bottom:805px;letter-spacing:-0.15px;word-spacing:-0.88px;}
#ty_981{left:376px;bottom:805px;}
#tz_981{left:388px;bottom:805px;letter-spacing:-0.14px;word-spacing:-0.79px;}
#t10_981{left:122px;bottom:788px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t11_981{left:96px;bottom:765px;letter-spacing:-0.15px;word-spacing:1.81px;}
#t12_981{left:96px;bottom:749px;letter-spacing:-0.17px;word-spacing:3.23px;}
#t13_981{left:96px;bottom:732px;letter-spacing:-0.15px;word-spacing:0.02px;}
#t14_981{left:70px;bottom:705px;}
#t15_981{left:96px;bottom:709px;letter-spacing:-0.2px;}
#t16_981{left:173px;bottom:709px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t17_981{left:70px;bottom:682px;}
#t18_981{left:96px;bottom:686px;letter-spacing:-0.2px;}
#t19_981{left:196px;bottom:686px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t1a_981{left:70px;bottom:660px;}
#t1b_981{left:96px;bottom:663px;letter-spacing:-0.21px;}
#t1c_981{left:165px;bottom:663px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t1d_981{left:96px;bottom:639px;}
#t1e_981{left:122px;bottom:639px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1f_981{left:96px;bottom:614px;}
#t1g_981{left:122px;bottom:614px;letter-spacing:-0.15px;word-spacing:-0.36px;}
#t1h_981{left:96px;bottom:590px;}
#t1i_981{left:122px;bottom:590px;letter-spacing:-0.15px;word-spacing:-0.39px;}
#t1j_981{left:578px;bottom:590px;}
#t1k_981{left:591px;bottom:590px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1l_981{left:122px;bottom:573px;letter-spacing:-0.14px;}
#t1m_981{left:169px;bottom:573px;}
#t1n_981{left:182px;bottom:573px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1o_981{left:96px;bottom:548px;}
#t1p_981{left:122px;bottom:548px;letter-spacing:-0.15px;word-spacing:-0.4px;}
#t1q_981{left:580px;bottom:548px;}
#t1r_981{left:593px;bottom:548px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t1s_981{left:122px;bottom:532px;letter-spacing:-0.14px;}
#t1t_981{left:169px;bottom:532px;}
#t1u_981{left:182px;bottom:532px;letter-spacing:-0.16px;word-spacing:-0.35px;}
#t1v_981{left:96px;bottom:509px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1w_981{left:70px;bottom:482px;}
#t1x_981{left:96px;bottom:486px;letter-spacing:-0.19px;}
#t1y_981{left:178px;bottom:486px;letter-spacing:-0.15px;word-spacing:-0.97px;}
#t1z_981{left:442px;bottom:486px;letter-spacing:-0.17px;word-spacing:-0.9px;}
#t20_981{left:96px;bottom:469px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t21_981{left:96px;bottom:452px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t22_981{left:70px;bottom:426px;}
#t23_981{left:96px;bottom:429px;letter-spacing:-0.19px;}
#t24_981{left:166px;bottom:429px;letter-spacing:-0.17px;word-spacing:-0.38px;}
#t25_981{left:96px;bottom:412px;letter-spacing:-0.15px;word-spacing:-1.13px;}
#t26_981{left:96px;bottom:396px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t27_981{left:70px;bottom:327px;letter-spacing:0.16px;}
#t28_981{left:151px;bottom:327px;letter-spacing:0.2px;word-spacing:0.02px;}
#t29_981{left:70px;bottom:302px;letter-spacing:-0.15px;word-spacing:-0.38px;}
#t2a_981{left:735px;bottom:309px;}
#t2b_981{left:70px;bottom:276px;}
#t2c_981{left:96px;bottom:279px;letter-spacing:-0.16px;}
#t2d_981{left:189px;bottom:279px;letter-spacing:-0.14px;word-spacing:-1.06px;}
#t2e_981{left:515px;bottom:279px;letter-spacing:-0.14px;word-spacing:-1.06px;}
#t2f_981{left:96px;bottom:263px;letter-spacing:-0.14px;word-spacing:-0.78px;}
#t2g_981{left:96px;bottom:246px;letter-spacing:-0.16px;word-spacing:-0.76px;}
#t2h_981{left:96px;bottom:229px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t2i_981{left:96px;bottom:212px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#t2j_981{left:238px;bottom:219px;}
#t2k_981{left:70px;bottom:166px;letter-spacing:-0.16px;}
#t2l_981{left:92px;bottom:166px;letter-spacing:-0.12px;}
#t2m_981{left:92px;bottom:149px;letter-spacing:-0.11px;word-spacing:-0.26px;}
#t2n_981{left:92px;bottom:133px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t2o_981{left:92px;bottom:116px;letter-spacing:-0.11px;}

.s1_981{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_981{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_981{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s4_981{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
.s5_981{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s6_981{font-size:14px;font-family:Verdana-Italic_3eb;color:#000;}
.s7_981{font-size:21px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s8_981{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s9_981{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts981" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_3eb;
	src: url("fonts/Verdana-Italic_3eb.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg981Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg981" style="-webkit-user-select: none;"><object width="935" height="1210" data="981/981.svg" type="image/svg+xml" id="pdf981" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_981" class="t s1_981">Vol. 3C </span><span id="t2_981" class="t s1_981">26-5 </span>
<span id="t3_981" class="t s2_981">VMX NON-ROOT OPERATION </span>
<span id="t4_981" class="t s3_981">• </span><span id="t5_981" class="t s4_981">UMWAIT. </span><span id="t6_981" class="t s5_981">The UMWAIT instruction causes a VM exit if the “RDTSC exiting” and “enable user wait and pause” </span>
<span id="t7_981" class="t s5_981">VM-execution controls are both 1. </span>
<span id="t8_981" class="t s3_981">• </span><span id="t9_981" class="t s4_981">VMREAD. </span><span id="ta_981" class="t s5_981">The VMREAD instruction causes a VM exit if any of the following are true: </span>
<span id="tb_981" class="t s5_981">— </span><span id="tc_981" class="t s5_981">The “VMCS shadowing” VM-execution control is 0. </span>
<span id="td_981" class="t s5_981">— </span><span id="te_981" class="t s5_981">Bits 63:15 (bits 31:15 outside 64-bit mode) of the register source operand are not all 0. </span>
<span id="tf_981" class="t s5_981">— Bit </span><span id="tg_981" class="t s6_981">n </span><span id="th_981" class="t s5_981">in VMREAD bitmap is 1, where </span><span id="ti_981" class="t s6_981">n </span><span id="tj_981" class="t s5_981">is the value of bits 14:0 of the register source operand. See Section </span>
<span id="tk_981" class="t s5_981">25.6.15 for details regarding how the VMREAD bitmap is identified. </span>
<span id="tl_981" class="t s5_981">If the VMREAD instruction does not cause a VM exit, it reads from the VMCS referenced by the VMCS link </span>
<span id="tm_981" class="t s5_981">pointer. See Chapter 31, “VMREAD—Read Field from Virtual-Machine Control Structure” for details of the </span>
<span id="tn_981" class="t s5_981">operation of the VMREAD instruction. </span>
<span id="to_981" class="t s3_981">• </span><span id="tp_981" class="t s4_981">VMWRITE. </span><span id="tq_981" class="t s5_981">The VMWRITE instruction causes a VM exit if any of the following are true: </span>
<span id="tr_981" class="t s5_981">— </span><span id="ts_981" class="t s5_981">The “VMCS shadowing” VM-execution control is 0. </span>
<span id="tt_981" class="t s5_981">— </span><span id="tu_981" class="t s5_981">Bits 63:15 (bits 31:15 outside 64-bit mode) of the register source operand are not all 0. </span>
<span id="tv_981" class="t s5_981">— Bit </span><span id="tw_981" class="t s6_981">n </span><span id="tx_981" class="t s5_981">in VMWRITE bitmap is 1, where </span><span id="ty_981" class="t s6_981">n </span><span id="tz_981" class="t s5_981">is the value of bits 14:0 of the register source operand. See Section </span>
<span id="t10_981" class="t s5_981">25.6.15 for details regarding how the VMWRITE bitmap is identified. </span>
<span id="t11_981" class="t s5_981">If the VMWRITE instruction does not cause a VM exit, it writes to the VMCS referenced by the VMCS link </span>
<span id="t12_981" class="t s5_981">pointer. See Chapter 31, “VMWRITE—Write Field to Virtual-Machine Control Structure” for details of the </span>
<span id="t13_981" class="t s5_981">operation of the VMWRITE instruction. </span>
<span id="t14_981" class="t s3_981">• </span><span id="t15_981" class="t s4_981">WBINVD. </span><span id="t16_981" class="t s5_981">The WBINVD instruction causes a VM exit if the “WBINVD exiting” VM-execution control is 1. </span>
<span id="t17_981" class="t s3_981">• </span><span id="t18_981" class="t s4_981">WBNOINVD. </span><span id="t19_981" class="t s5_981">The WBNOINVD instruction causes a VM exit if the “WBINVD exiting” VM-execution control is 1. </span>
<span id="t1a_981" class="t s3_981">• </span><span id="t1b_981" class="t s4_981">WRMSR. </span><span id="t1c_981" class="t s5_981">The WRMSR instruction causes a VM exit if any of the following are true: </span>
<span id="t1d_981" class="t s5_981">— </span><span id="t1e_981" class="t s5_981">The “use MSR bitmaps” VM-execution control is 0. </span>
<span id="t1f_981" class="t s5_981">— </span><span id="t1g_981" class="t s5_981">The value of ECX is not in the ranges 00000000H – 00001FFFH and C0000000H – C0001FFFH. </span>
<span id="t1h_981" class="t s5_981">— </span><span id="t1i_981" class="t s5_981">The value of ECX is in the range 00000000H – 00001FFFH and bit </span><span id="t1j_981" class="t s6_981">n </span><span id="t1k_981" class="t s5_981">in write bitmap for low MSRs is 1, </span>
<span id="t1l_981" class="t s5_981">where </span><span id="t1m_981" class="t s6_981">n </span><span id="t1n_981" class="t s5_981">is the value of ECX. </span>
<span id="t1o_981" class="t s5_981">— </span><span id="t1p_981" class="t s5_981">The value of ECX is in the range C0000000H – C0001FFFH and bit </span><span id="t1q_981" class="t s6_981">n </span><span id="t1r_981" class="t s5_981">in write bitmap for high MSRs is 1, </span>
<span id="t1s_981" class="t s5_981">where </span><span id="t1t_981" class="t s6_981">n </span><span id="t1u_981" class="t s5_981">is the value of ECX &amp; 00001FFFH. </span>
<span id="t1v_981" class="t s5_981">See Section 25.6.9 for details regarding how these bitmaps are identified. </span>
<span id="t1w_981" class="t s3_981">• </span><span id="t1x_981" class="t s4_981">XRSTORS. </span><span id="t1y_981" class="t s5_981">The XRSTORS instruction causes a VM </span><span id="t1z_981" class="t s5_981">exit if the “enable XSAVES/XRSTORS” VM-execution control </span>
<span id="t20_981" class="t s5_981">is 1and any bit is set in the logical-AND of the following three values: EDX:EAX, the IA32_XSS MSR, and the </span>
<span id="t21_981" class="t s5_981">XSS-exiting bitmap (see Section 25.6.21). </span>
<span id="t22_981" class="t s3_981">• </span><span id="t23_981" class="t s4_981">XSAVES. </span><span id="t24_981" class="t s5_981">The XSAVES instruction causes a VM exit if the “enable XSAVES/XRSTORS” VM-execution control is </span>
<span id="t25_981" class="t s5_981">1 and any bit is set in the logical-AND of the following three values: EDX:EAX, the IA32_XSS MSR, and the XSS- </span>
<span id="t26_981" class="t s5_981">exiting bitmap (see Section 25.6.21). </span>
<span id="t27_981" class="t s7_981">26.2 </span><span id="t28_981" class="t s7_981">OTHER CAUSES OF VM EXITS </span>
<span id="t29_981" class="t s5_981">In addition to VM exits caused by instruction execution, the following events can cause VM exits: </span>
<span id="t2a_981" class="t s8_981">1 </span>
<span id="t2b_981" class="t s3_981">• </span><span id="t2c_981" class="t s4_981">Exceptions. </span><span id="t2d_981" class="t s5_981">Exceptions (faults, traps, and aborts) cause VM </span><span id="t2e_981" class="t s5_981">exits based on the exception bitmap (see Section </span>
<span id="t2f_981" class="t s5_981">25.6.3). If an exception occurs, its vector (in the range 0–31) is used to select a bit in the exception bitmap. If </span>
<span id="t2g_981" class="t s5_981">the bit is 1, a VM exit occurs; if the bit is 0, the exception is delivered normally through the guest IDT. This use </span>
<span id="t2h_981" class="t s5_981">of the exception bitmap applies also to exceptions generated by the instructions INT1, INT3, INTO, BOUND, </span>
<span id="t2i_981" class="t s5_981">UD0, UD1, and UD2. </span>
<span id="t2j_981" class="t s8_981">2 </span>
<span id="t2k_981" class="t s9_981">1. </span><span id="t2l_981" class="t s9_981">Items in this section may refer to secondary processor-based VM-execution controls and tertiary processor-based VM-execution </span>
<span id="t2m_981" class="t s9_981">controls. If bit 31 of the primary processor-based VM-execution controls is 0, VMX non-root operation functions as if the secondary </span>
<span id="t2n_981" class="t s9_981">processor-based VM-execution controls were all 0; similarly, if bit 17 of the primary processor-based VM-execution controls is 0, </span>
<span id="t2o_981" class="t s9_981">VMX non-root operation functions as if the tertiary processor-based VM-execution controls were all 0. See Section 25.6.2. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
