

Top.v:
	sbt "runMain top.TopVerilogSyn"
