# Generated by Yosys 0.9 (git sha1 UNKNOWN, clang 12.0.0 -fPIC -Os)

.model top
.inputs in[0] in[1] in[2] in[3]
.outputs out
.gate AND A=w1[0] B=w1[1] OUT=$abc$59$new_n6_
.gate AND A=w1[2] B=w1[3] OUT=$abc$59$new_n7_
.gate AND A=$abc$59$new_n6_ B=$abc$59$new_n7_ OUT=out
.subckt invert_bits in[0]=in[0] in[1]=in[1] in[2]=in[2] in[3]=in[3] out[0]=w1[0] out[1]=w1[1] out[2]=w1[2] out[3]=w1[3]
.end

.model drop_bits
.inputs in[0] in[1] in[2] in[3]
.outputs out[0] out[1] out[2] out[3]
.gate BUF IN=in[0] OUT=out[0]
.gate BUF IN=in[1] OUT=out[1]
.gate BUF IN=$false OUT=out[2]
.gate BUF IN=$true OUT=out[3]
.end

.model invert_bits
.inputs in[0] in[1] in[2] in[3]
.outputs out[0] out[1] out[2] out[3]
.gate NOT IN=w1[2] OUT=out[2]
.gate NOT IN=w1[0] OUT=out[0]
.subckt drop_bits in[0]=in[0] in[1]=in[1] in[2]=in[2] in[3]=in[3] out[0]=w1[0] out[1]=w1[1] out[2]=w1[2] out[3]=w1[3]
.gate BUF IN=w1[1] OUT=out[1]
.gate BUF IN=w1[3] OUT=out[3]
.end
