<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1073" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1073{left:96px;bottom:47px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t2_1073{left:808px;bottom:47px;letter-spacing:0.17px;}
#t3_1073{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.66px;}
#t4_1073{left:684px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t5_1073{left:96px;bottom:1038px;letter-spacing:0.12px;word-spacing:-0.65px;}
#t6_1073{left:96px;bottom:1017px;letter-spacing:0.13px;word-spacing:-0.72px;}
#t7_1073{left:96px;bottom:996px;letter-spacing:0.13px;word-spacing:-0.47px;}
#t8_1073{left:96px;bottom:974px;letter-spacing:0.11px;word-spacing:-0.46px;}
#t9_1073{left:96px;bottom:953px;letter-spacing:0.12px;word-spacing:-0.46px;}
#ta_1073{left:96px;bottom:931px;letter-spacing:0.11px;}
#tb_1073{left:96px;bottom:896px;letter-spacing:0.13px;word-spacing:-0.46px;}
#tc_1073{left:96px;bottom:875px;letter-spacing:0.13px;word-spacing:-0.45px;}
#td_1073{left:96px;bottom:816px;letter-spacing:0.2px;}
#te_1073{left:192px;bottom:816px;letter-spacing:0.19px;word-spacing:0.01px;}
#tf_1073{left:96px;bottom:780px;letter-spacing:0.13px;word-spacing:-0.46px;}
#tg_1073{left:96px;bottom:759px;letter-spacing:0.11px;word-spacing:-0.6px;}
#th_1073{left:96px;bottom:737px;letter-spacing:0.07px;word-spacing:-0.81px;}
#ti_1073{left:96px;bottom:716px;letter-spacing:0.01px;word-spacing:-0.31px;}
#tj_1073{left:96px;bottom:681px;letter-spacing:0.11px;word-spacing:-0.45px;}
#tk_1073{left:96px;bottom:659px;letter-spacing:0.13px;word-spacing:-0.48px;}
#tl_1073{left:96px;bottom:638px;letter-spacing:0.09px;word-spacing:-0.47px;}
#tm_1073{left:96px;bottom:603px;letter-spacing:0.12px;word-spacing:-0.48px;}
#tn_1073{left:96px;bottom:581px;letter-spacing:0.12px;word-spacing:-0.45px;}
#to_1073{left:96px;bottom:551px;}
#tp_1073{left:124px;bottom:551px;letter-spacing:0.14px;word-spacing:-0.43px;}
#tq_1073{left:96px;bottom:523px;}
#tr_1073{left:124px;bottom:523px;letter-spacing:0.17px;word-spacing:-0.45px;}
#ts_1073{left:96px;bottom:496px;}
#tt_1073{left:124px;bottom:496px;letter-spacing:0.14px;word-spacing:-0.42px;}
#tu_1073{left:96px;bottom:468px;}
#tv_1073{left:124px;bottom:468px;letter-spacing:0.13px;word-spacing:-0.42px;}
#tw_1073{left:96px;bottom:441px;}
#tx_1073{left:124px;bottom:441px;letter-spacing:-0.02px;word-spacing:-0.26px;}
#ty_1073{left:96px;bottom:413px;}
#tz_1073{left:124px;bottom:413px;letter-spacing:0.03px;word-spacing:-0.31px;}
#t10_1073{left:96px;bottom:386px;}
#t11_1073{left:124px;bottom:386px;letter-spacing:0.03px;word-spacing:-0.31px;}
#t12_1073{left:96px;bottom:358px;}
#t13_1073{left:124px;bottom:358px;letter-spacing:0.18px;word-spacing:-0.45px;}
#t14_1073{left:96px;bottom:331px;}
#t15_1073{left:124px;bottom:331px;letter-spacing:0.08px;word-spacing:-0.37px;}
#t16_1073{left:96px;bottom:303px;}
#t17_1073{left:124px;bottom:303px;letter-spacing:0.14px;word-spacing:-0.43px;}
#t18_1073{left:96px;bottom:268px;letter-spacing:0.11px;word-spacing:-0.44px;}
#t19_1073{left:96px;bottom:247px;letter-spacing:0.14px;word-spacing:-0.46px;}
#t1a_1073{left:96px;bottom:225px;letter-spacing:0.09px;word-spacing:-0.4px;}
#t1b_1073{left:96px;bottom:204px;letter-spacing:0.11px;word-spacing:-0.9px;}
#t1c_1073{left:96px;bottom:183px;letter-spacing:0.12px;}
#t1d_1073{left:96px;bottom:148px;letter-spacing:0.09px;word-spacing:-0.47px;}
#t1e_1073{left:96px;bottom:126px;letter-spacing:0.11px;word-spacing:-0.38px;}
#t1f_1073{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_1073{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s2_1073{font-size:18px;font-family:Arial-BoldItalic_623;color:#000;}
.s3_1073{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s4_1073{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s5_1073{font-size:24px;font-family:Arial-Bold_61q;color:#000;}
.s6_1073{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s7_1073{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1073" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1073Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1073" style="-webkit-user-select: none;"><object width="935" height="1210" data="1073/1073.svg" type="image/svg+xml" id="pdf1073" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1073" class="t s1_1073">Secure Virtual Machine </span><span id="t2_1073" class="t s2_1073">618 </span>
<span id="t3_1073" class="t s3_1073">24593—Rev. 3.41—June 2023 </span><span id="t4_1073" class="t s3_1073">AMD64 Technology </span>
<span id="t5_1073" class="t s4_1073">When in host mode, the host SPEC_CTRL value is in effect and writes update only the host version of </span>
<span id="t6_1073" class="t s4_1073">SPEC_CTRL. On a VMRUN, the processor loads the guest version of SPEC_CTRL from the VMCB. </span>
<span id="t7_1073" class="t s4_1073">For most guests, processor behavior is controlled by the logical OR of the two registers. When the </span>
<span id="t8_1073" class="t s4_1073">guest writes SPEC_CTRL, only the guest version is updated. On a VMEXIT, the guest version is </span>
<span id="t9_1073" class="t s4_1073">saved into the VMCB and the processor returns to only using the host SPEC_CTRL for speculation </span>
<span id="ta_1073" class="t s4_1073">control. </span>
<span id="tb_1073" class="t s4_1073">SNP-active guests with BTB isolation enabled behave differently (see section 15.36.17). For these </span>
<span id="tc_1073" class="t s4_1073">guests the host value of IBRS does not override the guest value. </span>
<span id="td_1073" class="t s5_1073">15.38 </span><span id="te_1073" class="t s5_1073">Instruction-Based Sampling Virtualization </span>
<span id="tf_1073" class="t s4_1073">Hardware support for Instruction-Based Sampling (IBS) virtualization is reported by CPUID </span>
<span id="tg_1073" class="t s4_1073">Fn8000_000A_EDX[IbsVirt] (bit 26) = 1. IBS virtualization is enabled when bit 2 at offset B8h in the </span>
<span id="th_1073" class="t s4_1073">VMCB is set to 1 for non SEV-ES guests and when bit 12 in SEV_FEATURES in VMSA is set to 1 for </span>
<span id="ti_1073" class="t s4_1073">SEV-ES guests. </span>
<span id="tj_1073" class="t s4_1073">When a VMRUN is executed to an SEV-ES guest with IBS virtualization enabled, the </span>
<span id="tk_1073" class="t s4_1073">IbsFetchCtl[IbsFetchEn] and IbsOpCtl[IbsOpEn] MSR bits must be 0. If either of these bits are not 0, </span>
<span id="tl_1073" class="t s4_1073">the VMRUN will fail with a VMEXIT_INVALID error code. </span>
<span id="tm_1073" class="t s4_1073">The following fields are allocated in the VMCB and VMSA state save area to hold the guest values of </span>
<span id="tn_1073" class="t s4_1073">the fetch and op IBS registers: </span>
<span id="to_1073" class="t s6_1073">• </span><span id="tp_1073" class="t s4_1073">IBS_FETCH_CTL — IbsFetchCtl MSR </span>
<span id="tq_1073" class="t s6_1073">• </span><span id="tr_1073" class="t s4_1073">IBS_FETCH_LINADDR — IbsFetchLinAd MSR </span>
<span id="ts_1073" class="t s6_1073">• </span><span id="tt_1073" class="t s4_1073">IBS_OP_CTL — IbsOpCtl MSR </span>
<span id="tu_1073" class="t s6_1073">• </span><span id="tv_1073" class="t s4_1073">IBS_OP_RIP — IbsOpRip MSR </span>
<span id="tw_1073" class="t s6_1073">• </span><span id="tx_1073" class="t s4_1073">IBS_OP_DATA — IbsOpData1 MSR </span>
<span id="ty_1073" class="t s6_1073">• </span><span id="tz_1073" class="t s4_1073">IBS_OP_DATA2 — IbsOpData2 MSR </span>
<span id="t10_1073" class="t s6_1073">• </span><span id="t11_1073" class="t s4_1073">IBS_OP_DATA3 — IbsOpData3 MSR </span>
<span id="t12_1073" class="t s6_1073">• </span><span id="t13_1073" class="t s4_1073">IBS_DC_LINADDR — IbsDcLinAd MSR </span>
<span id="t14_1073" class="t s6_1073">• </span><span id="t15_1073" class="t s4_1073">BP_IBSTGT_RIP — IbsBrTarget MSR </span>
<span id="t16_1073" class="t s6_1073">• </span><span id="t17_1073" class="t s4_1073">IC_IBS_EXTD_CTL — IbsFetchExtdCtl MSR </span>
<span id="t18_1073" class="t s4_1073">With IBS virtualization enabled, a guest is not able to read a physical address from either </span>
<span id="t19_1073" class="t s4_1073">IbsFetchPhysAd MSR or IbsDcPhysAd MSR. Both registers return zero when read by the guest and </span>
<span id="t1a_1073" class="t s4_1073">the associated valid bits IbsFetchCtl[IbsPhyAddrValid] and IbsOpData3[IbsDcPhyAddrValid] </span>
<span id="t1b_1073" class="t s4_1073">respectively, return zero. Writes to IbsFetchPhysAd MSR and IbsDcPhysAd MSR within the guest are </span>
<span id="t1c_1073" class="t s4_1073">ignored. </span>
<span id="t1d_1073" class="t s4_1073">IBS virtualization requires the use of AVIC (see section Section 15.29, “Advanced Virtual Interrupt </span>
<span id="t1e_1073" class="t s4_1073">Controller,” on page 562) or NMI virtualization (see Section 15.21.10, “NMI Virtualization,” on </span>
<span id="t1f_1073" class="t s7_1073">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
