// Programs
0;CONFIG0.RES0.INSTANCE00;A_MAIN_ROUTINE;

// Variables
0;VAR;CONFIG0.RES0.ALWAYS_FALSE;CONFIG0.RES0.ALWAYS_FALSE;BOOL;
1;VAR;CONFIG0.RES0.ALWAYS_TRUE;CONFIG0.RES0.ALWAYS_TRUE;BOOL;
2;VAR;CONFIG0.RES0.ALIVE;CONFIG0.RES0.ALIVE;BOOL;
3;VAR;CONFIG0.RES0.DAQ_AI_I_ENABLE_PSM;CONFIG0.RES0.DAQ_AI_I_ENABLE_PSM;BOOL;
4;VAR;CONFIG0.RES0.DAQ_AI_I_STACK_PSM;CONFIG0.RES0.DAQ_AI_I_STACK_PSM;INT;
5;VAR;CONFIG0.RES0.DAQ_AI_I_CHANNEL_PSM;CONFIG0.RES0.DAQ_AI_I_CHANNEL_PSM;INT;
6;VAR;CONFIG0.RES0.DAQ_AI_I_PSM;CONFIG0.RES0.DAQ_AI_I_PSM;INT;
7;VAR;CONFIG0.RES0.DAQ_AI_I_CH1;CONFIG0.RES0.DAQ_AI_I_CH1;REAL;
8;VAR;CONFIG0.RES0.DAQ_AI_I_CH2;CONFIG0.RES0.DAQ_AI_I_CH2;REAL;
9;VAR;CONFIG0.RES0.DAQ_AI_I_CH3;CONFIG0.RES0.DAQ_AI_I_CH3;REAL;
10;VAR;CONFIG0.RES0.DAQ_AI_I_CH4;CONFIG0.RES0.DAQ_AI_I_CH4;REAL;
11;VAR;CONFIG0.RES0.DAQ_AO_U_WT_ENABLE_PSM;CONFIG0.RES0.DAQ_AO_U_WT_ENABLE_PSM;BOOL;
12;VAR;CONFIG0.RES0.DAQ_AO_U_WT_STACK_PSM;CONFIG0.RES0.DAQ_AO_U_WT_STACK_PSM;INT;
13;VAR;CONFIG0.RES0.DAQ_AO_U_WT_CHANNEL_PSM;CONFIG0.RES0.DAQ_AO_U_WT_CHANNEL_PSM;INT;
14;VAR;CONFIG0.RES0.DAQ_AO_U_WT_VALUE_PSM;CONFIG0.RES0.DAQ_AO_U_WT_VALUE_PSM;INT;
15;VAR;CONFIG0.RES0.DAQ_AO_U_RD_ENABLE_PSM;CONFIG0.RES0.DAQ_AO_U_RD_ENABLE_PSM;BOOL;
16;VAR;CONFIG0.RES0.DAQ_AO_U_RD_STACK_PSM;CONFIG0.RES0.DAQ_AO_U_RD_STACK_PSM;INT;
17;VAR;CONFIG0.RES0.DAQ_AO_U_RD_CHANNEL_PSM;CONFIG0.RES0.DAQ_AO_U_RD_CHANNEL_PSM;INT;
18;VAR;CONFIG0.RES0.DAQ_AO_U_RD_PSM;CONFIG0.RES0.DAQ_AO_U_RD_PSM;INT;
19;VAR;CONFIG0.RES0.DAQ_AI_U_ENABLE_PSM;CONFIG0.RES0.DAQ_AI_U_ENABLE_PSM;BOOL;
20;VAR;CONFIG0.RES0.DAQ_AI_U_STACK_PSM;CONFIG0.RES0.DAQ_AI_U_STACK_PSM;INT;
21;VAR;CONFIG0.RES0.DAQ_AI_U_CHANNEL_PSM;CONFIG0.RES0.DAQ_AI_U_CHANNEL_PSM;INT;
22;VAR;CONFIG0.RES0.DAQ_AI_U_PSM;CONFIG0.RES0.DAQ_AI_U_PSM;INT;
23;VAR;CONFIG0.RES0.DAQ_AO_I_WT_ENABLE_PSM;CONFIG0.RES0.DAQ_AO_I_WT_ENABLE_PSM;BOOL;
24;VAR;CONFIG0.RES0.DAQ_AO_I_WT_STACK_PSM;CONFIG0.RES0.DAQ_AO_I_WT_STACK_PSM;INT;
25;VAR;CONFIG0.RES0.DAQ_AO_I_WT_CHANNEL_PSM;CONFIG0.RES0.DAQ_AO_I_WT_CHANNEL_PSM;INT;
26;VAR;CONFIG0.RES0.DAQ_AO_I_WT_VALUE_PSM;CONFIG0.RES0.DAQ_AO_I_WT_VALUE_PSM;INT;
27;VAR;CONFIG0.RES0.DAQ_AO_I_RD_ENABLE_PSM;CONFIG0.RES0.DAQ_AO_I_RD_ENABLE_PSM;BOOL;
28;VAR;CONFIG0.RES0.DAQ_AO_I_RD_STACK_PSM;CONFIG0.RES0.DAQ_AO_I_RD_STACK_PSM;INT;
29;VAR;CONFIG0.RES0.DAQ_AO_I_RD_CHANNEL_PSM;CONFIG0.RES0.DAQ_AO_I_RD_CHANNEL_PSM;INT;
30;VAR;CONFIG0.RES0.DAQ_AO_I_RD_PSM;CONFIG0.RES0.DAQ_AO_I_RD_PSM;INT;
31;VAR;CONFIG0.RES0.DAQ_AO_OD_WT_ENABLE_PSM;CONFIG0.RES0.DAQ_AO_OD_WT_ENABLE_PSM;BOOL;
32;VAR;CONFIG0.RES0.DAQ_AO_OD_WT_STACK_PSM;CONFIG0.RES0.DAQ_AO_OD_WT_STACK_PSM;INT;
33;VAR;CONFIG0.RES0.DAQ_AO_OD_WT_CHANNEL_PSM;CONFIG0.RES0.DAQ_AO_OD_WT_CHANNEL_PSM;INT;
34;VAR;CONFIG0.RES0.DAQ_AO_OD_WT_VALUE_PSM;CONFIG0.RES0.DAQ_AO_OD_WT_VALUE_PSM;INT;
35;VAR;CONFIG0.RES0.DAQ_AO_OD_RD_ENABLE_PSM;CONFIG0.RES0.DAQ_AO_OD_RD_ENABLE_PSM;BOOL;
36;VAR;CONFIG0.RES0.DAQ_AO_OD_RD_STACK_PSM;CONFIG0.RES0.DAQ_AO_OD_RD_STACK_PSM;INT;
37;VAR;CONFIG0.RES0.DAQ_AO_OD_RD_CHANNEL_PSM;CONFIG0.RES0.DAQ_AO_OD_RD_CHANNEL_PSM;INT;
38;VAR;CONFIG0.RES0.DAQ_AO_OD_RD_PSM;CONFIG0.RES0.DAQ_AO_OD_RD_PSM;INT;
39;VAR;CONFIG0.RES0.DAQ_DI_OPTO_ENABLE_PSM;CONFIG0.RES0.DAQ_DI_OPTO_ENABLE_PSM;BOOL;
40;VAR;CONFIG0.RES0.DAQ_DI_OPTO_STACK_PSM;CONFIG0.RES0.DAQ_DI_OPTO_STACK_PSM;INT;
41;VAR;CONFIG0.RES0.DAQ_DI_OPTO_CHANNEL_PSM;CONFIG0.RES0.DAQ_DI_OPTO_CHANNEL_PSM;INT;
42;VAR;CONFIG0.RES0.DAQ_DI_OPTO_PSM;CONFIG0.RES0.DAQ_DI_OPTO_PSM;INT;
43;VAR;CONFIG0.RES0.PID4_ENABLED_PSM;CONFIG0.RES0.PID4_ENABLED_PSM;BOOL;
44;VAR;CONFIG0.RES0.CTRL_LOOP_INDEX_PSM;CONFIG0.RES0.CTRL_LOOP_INDEX_PSM;INT;
45;VAR;CONFIG0.RES0.KP_PSM;CONFIG0.RES0.KP_PSM;INT;
46;VAR;CONFIG0.RES0.TI_PSM;CONFIG0.RES0.TI_PSM;INT;
47;VAR;CONFIG0.RES0.TD_PSM;CONFIG0.RES0.TD_PSM;INT;
48;VAR;CONFIG0.RES0.PV_PSM;CONFIG0.RES0.PV_PSM;INT;
49;VAR;CONFIG0.RES0.SP_PSM;CONFIG0.RES0.SP_PSM;INT;
50;VAR;CONFIG0.RES0.ERROR_PSM;CONFIG0.RES0.ERROR_PSM;INT;
51;VAR;CONFIG0.RES0.INTEGRATIVE_PSM;CONFIG0.RES0.INTEGRATIVE_PSM;INT;
52;VAR;CONFIG0.RES0.TIMEPSM;CONFIG0.RES0.TIMEPSM;INT;
53;VAR;CONFIG0.RES0.OUT_CV_PSM;CONFIG0.RES0.OUT_CV_PSM;INT;
54;VAR;CONFIG0.RES0.PID_OUT;CONFIG0.RES0.PID_OUT;INT;
55;FB;CONFIG0.RES0.INSTANCE00;CONFIG0.RES0.INSTANCE00;A_MAIN_ROUTINE;
56;EXT;CONFIG0.RES0.INSTANCE00.ALIVE;CONFIG0.RES0.INSTANCE00.ALIVE;BOOL;
57;VAR;CONFIG0.RES0.INSTANCE00.ALIVE0;CONFIG0.RES0.INSTANCE00.ALIVE0;BOOL;
58;FB;CONFIG0.RES0.INSTANCE00.TON0;CONFIG0.RES0.INSTANCE00.TON0;TON;
59;VAR;CONFIG0.RES0.INSTANCE00.TON0.EN;CONFIG0.RES0.INSTANCE00.TON0.EN;BOOL;
60;VAR;CONFIG0.RES0.INSTANCE00.TON0.ENO;CONFIG0.RES0.INSTANCE00.TON0.ENO;BOOL;
61;VAR;CONFIG0.RES0.INSTANCE00.TON0.IN;CONFIG0.RES0.INSTANCE00.TON0.IN;BOOL;
62;VAR;CONFIG0.RES0.INSTANCE00.TON0.PT;CONFIG0.RES0.INSTANCE00.TON0.PT;TIME;
63;VAR;CONFIG0.RES0.INSTANCE00.TON0.Q;CONFIG0.RES0.INSTANCE00.TON0.Q;BOOL;
64;VAR;CONFIG0.RES0.INSTANCE00.TON0.ET;CONFIG0.RES0.INSTANCE00.TON0.ET;TIME;
65;VAR;CONFIG0.RES0.INSTANCE00.TON0.STATE;CONFIG0.RES0.INSTANCE00.TON0.STATE;SINT;
66;VAR;CONFIG0.RES0.INSTANCE00.TON0.PREV_IN;CONFIG0.RES0.INSTANCE00.TON0.PREV_IN;BOOL;
67;VAR;CONFIG0.RES0.INSTANCE00.TON0.CURRENT_TIME;CONFIG0.RES0.INSTANCE00.TON0.CURRENT_TIME;TIME;
68;VAR;CONFIG0.RES0.INSTANCE00.TON0.START_TIME;CONFIG0.RES0.INSTANCE00.TON0.START_TIME;TIME;
69;FB;CONFIG0.RES0.INSTANCE00.TON1;CONFIG0.RES0.INSTANCE00.TON1;TON;
70;VAR;CONFIG0.RES0.INSTANCE00.TON1.EN;CONFIG0.RES0.INSTANCE00.TON1.EN;BOOL;
71;VAR;CONFIG0.RES0.INSTANCE00.TON1.ENO;CONFIG0.RES0.INSTANCE00.TON1.ENO;BOOL;
72;VAR;CONFIG0.RES0.INSTANCE00.TON1.IN;CONFIG0.RES0.INSTANCE00.TON1.IN;BOOL;
73;VAR;CONFIG0.RES0.INSTANCE00.TON1.PT;CONFIG0.RES0.INSTANCE00.TON1.PT;TIME;
74;VAR;CONFIG0.RES0.INSTANCE00.TON1.Q;CONFIG0.RES0.INSTANCE00.TON1.Q;BOOL;
75;VAR;CONFIG0.RES0.INSTANCE00.TON1.ET;CONFIG0.RES0.INSTANCE00.TON1.ET;TIME;
76;VAR;CONFIG0.RES0.INSTANCE00.TON1.STATE;CONFIG0.RES0.INSTANCE00.TON1.STATE;SINT;
77;VAR;CONFIG0.RES0.INSTANCE00.TON1.PREV_IN;CONFIG0.RES0.INSTANCE00.TON1.PREV_IN;BOOL;
78;VAR;CONFIG0.RES0.INSTANCE00.TON1.CURRENT_TIME;CONFIG0.RES0.INSTANCE00.TON1.CURRENT_TIME;TIME;
79;VAR;CONFIG0.RES0.INSTANCE00.TON1.START_TIME;CONFIG0.RES0.INSTANCE00.TON1.START_TIME;TIME;
80;EXT;CONFIG0.RES0.INSTANCE00.ALWAYS_FALSE;CONFIG0.RES0.INSTANCE00.ALWAYS_FALSE;BOOL;
81;EXT;CONFIG0.RES0.INSTANCE00.ALWAYS_TRUE;CONFIG0.RES0.INSTANCE00.ALWAYS_TRUE;BOOL;
82;EXT;CONFIG0.RES0.INSTANCE00.DAQ_AI_I_CH1;CONFIG0.RES0.INSTANCE00.DAQ_AI_I_CH1;REAL;
83;EXT;CONFIG0.RES0.INSTANCE00.DAQ_AI_I_CH2;CONFIG0.RES0.INSTANCE00.DAQ_AI_I_CH2;REAL;
84;EXT;CONFIG0.RES0.INSTANCE00.DAQ_AI_I_CH3;CONFIG0.RES0.INSTANCE00.DAQ_AI_I_CH3;REAL;
85;EXT;CONFIG0.RES0.INSTANCE00.DAQ_AI_I_CH4;CONFIG0.RES0.INSTANCE00.DAQ_AI_I_CH4;REAL;


// Ticktime
100000000
