Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3548c594185f4490b6ece0702b342bd3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_3 -L blk_mem_gen_v8_4_2 -L xbip_utils_v3_0_9 -L c_reg_fd_v12_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_5 -L xbip_dsp48_addsub_v3_0_5 -L xbip_addsub_v3_0_5 -L c_addsub_v12_0_12 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot image_make_top_tb_behav xil_defaultlib.image_make_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'addra' [C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/reconfigure_tb/image_make_top_tb.v:160]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'img_rstatus' [C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/image_make/image_make_top.v:166]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/image_make/image_make_ctrl.v:337]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
