Vivado Simulator 2017.4
Time resolution is 1 ps
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. memory_TB.mem0.rom_0.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /memory_TB/mem0/rom_0/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial270_0  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. memory_TB.mem0.ram_0.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /memory_TB/mem0/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_5  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Error: Unexpected return value. data_out_i = 65535
Time: 16040 ns  Iteration: 1  Process: /memory_TB/TEST_PROC  File: C:/Users/bdionello/source/ECE449/sub_modules/testbench/memory_TB.vhd
Failure: Test: End - Force stop
Time: 16050 ns  Iteration: 1  Process: /memory_TB/TEST_PROC  File: C:/Users/bdionello/source/ECE449/sub_modules/testbench/memory_TB.vhd
$finish called at time : 16050 ns : File "C:/Users/bdionello/source/ECE449/sub_modules/testbench/memory_TB.vhd" Line 293
