Running: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/user00000/Desktop/LAB1_ORGANWSH/Register_File_RF/Test_ALU_isim_beh.exe -prj C:/Users/user00000/Desktop/LAB1_ORGANWSH/Register_File_RF/Test_ALU_beh.prj work.Test_ALU 
ISim O.87xd (signature 0xc3576ebc)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/user00000/Desktop/LAB1_ORGANWSH/Register_File_RF/ALU_Outputs.vhd" into library work
Parsing VHDL file "C:/Users/user00000/Desktop/LAB1_ORGANWSH/Register_File_RF/ALU_operation.vhd" into library work
Parsing VHDL file "C:/Users/user00000/Desktop/LAB1_ORGANWSH/Register_File_RF/ALU.vhd" into library work
Parsing VHDL file "C:/Users/user00000/Desktop/LAB1_ORGANWSH/Register_File_RF/Test_ALU.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity ALU_operation [alu_operation_default]
Compiling architecture behavioral of entity ALU_Outputs [alu_outputs_default]
Compiling architecture behavioral of entity ALU [alu_default]
Compiling architecture behavior of entity test_alu
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 12 VHDL Units
Built simulation executable C:/Users/user00000/Desktop/LAB1_ORGANWSH/Register_File_RF/Test_ALU_isim_beh.exe
Fuse Memory Usage: 36576 KB
Fuse CPU Usage: 749 ms
