Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/alex/workspace/tsl021/bel_projects/modules/lvds/arria10_scu4/arria10_scu4_lvds_pll.qsys --synthesis=VHDL --output-directory=/home/alex/workspace/tsl021/bel_projects/modules/lvds/arria10_scu4/arria10_scu4_lvds_pll --family="Arria 10" --part=10AX027E3F29E2SG
Progress: Loading arria10_scu4/arria10_scu4_lvds_pll.qsys
Progress: Reading input file
Progress: Adding iopll_0 [altera_iopll 18.1]
Progress: Parameterizing module iopll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: arria10_scu4_lvds_pll.iopll_0: Able to implement PLL - Actual settings differ from Requested settings
Info: arria10_scu4_lvds_pll: "Transforming system: arria10_scu4_lvds_pll"
Info: arria10_scu4_lvds_pll: Running transform generation_view_transform
Info: arria10_scu4_lvds_pll: Running transform generation_view_transform took 0.000s
Info: iopll_0: Running transform generation_view_transform
Info: iopll_0: Running transform generation_view_transform took 0.000s
Info: arria10_scu4_lvds_pll: Running transform merlin_avalon_transform
Info: arria10_scu4_lvds_pll: Running transform merlin_avalon_transform took 0.079s
Info: arria10_scu4_lvds_pll: "Naming system components in system: arria10_scu4_lvds_pll"
Info: arria10_scu4_lvds_pll: "Processing generation queue"
Info: arria10_scu4_lvds_pll: "Generating: arria10_scu4_lvds_pll"
Info: arria10_scu4_lvds_pll: "Generating: arria10_scu4_lvds_pll_altera_iopll_181_cn6etwi"
Info: arria10_scu4_lvds_pll: Done "arria10_scu4_lvds_pll" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
