# DESIGN: Default Design Language: VHDL
# DESIGN: Default BDE Language: VHDL
# DESIGN: Flow Manager: Not Defined
# Design: Error: Cannot rename file "InstructionMemory.v" to "InstructionsMemory.v"
# Design: Error: Cannot rename file "InstructionMemory.v" to "InstructionsMemory.v"
acom -reorder -O3 -work SingleCycle_VHDL -2002  $dsn/src/DataMemory.vhd
# Compile with File Reorder...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: C:\Users\Hamdy\Source\Repos\MIPS-SC\OurNiceCoProject\SingleCycle_VHDL\src\DataMemory.vhd
# Compile Entity "DataMemory"
# Error: COMP96_0015: DataMemory.vhd : (4, 3): ':' expected.
# Error: COMP96_0018: DataMemory.vhd : (4, 3): Identifier expected.
# Error: COMP96_0016: DataMemory.vhd : (4, 4): Design unit declaration expected.
# Compile failure 3 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -reorder -O3 -work SingleCycle_VHDL -2002  $dsn/src/DataMemory.vhd
# Compile with File Reorder...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: C:\Users\Hamdy\Source\Repos\MIPS-SC\OurNiceCoProject\SingleCycle_VHDL\src\DataMemory.vhd
# Compile Entity "DataMemory"
# Error: COMP96_0028: DataMemory.vhd : (3, 3): Identifier or keyword expected.
# Error: COMP96_0015: DataMemory.vhd : (3, 3): ';' expected.
# Error: COMP96_0019: DataMemory.vhd : (3, 9): Keyword 'end' expected.
# Error: COMP96_0111: DataMemory.vhd : (3, 9): Labels do not match.
# Error: COMP96_0015: DataMemory.vhd : (3, 18): ';' expected.
# Error: COMP96_0016: DataMemory.vhd : (3, 19): Design unit declaration expected.
# Compile failure 6 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -reorder -O3 -work SingleCycle_VHDL -2002  $dsn/src/DataMemory.vhd
# Compile with File Reorder...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: C:\Users\Hamdy\Source\Repos\MIPS-SC\OurNiceCoProject\SingleCycle_VHDL\src\DataMemory.vhd
# Compile Entity "DataMemory"
# Error: COMP96_0028: DataMemory.vhd : (3, 3): Identifier or keyword expected.
# Error: COMP96_0015: DataMemory.vhd : (3, 3): ';' expected.
# Error: COMP96_0019: DataMemory.vhd : (3, 9): Keyword 'end' expected.
# Error: COMP96_0111: DataMemory.vhd : (3, 9): Labels do not match.
# Error: COMP96_0016: DataMemory.vhd : (3, 19): Design unit declaration expected.
# Compile failure 5 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -reorder -O3 -work SingleCycle_VHDL -2002  $dsn/src/DataMemory.vhd
# Compile with File Reorder...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: C:\Users\Hamdy\Source\Repos\MIPS-SC\OurNiceCoProject\SingleCycle_VHDL\src\DataMemory.vhd
# Compile Entity "DataMemory"
# Error: COMP96_0015: DataMemory.vhd : (3, 13): ':' expected.
# Error: COMP96_0018: DataMemory.vhd : (3, 13): Identifier expected.
# Error: COMP96_0016: DataMemory.vhd : (3, 19): Design unit declaration expected.
# Compile failure 3 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -reorder -O3 -work SingleCycle_VHDL -2002  $dsn/src/DataMemory.vhd
# Compile with File Reorder...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: C:\Users\Hamdy\Source\Repos\MIPS-SC\OurNiceCoProject\SingleCycle_VHDL\src\DataMemory.vhd
# Compile Entity "DataMemory"
# Error: COMP96_0018: DataMemory.vhd : (3, 19): Identifier expected.
# Error: COMP96_0018: DataMemory.vhd : (3, 20): Identifier expected.
# Error: COMP96_0015: DataMemory.vhd : (3, 20): ')' expected.
# Error: COMP96_0015: DataMemory.vhd : (3, 20): ';' expected.
# Error: COMP96_0019: DataMemory.vhd : (3, 23): Keyword 'end' expected.
# Error: COMP96_0111: DataMemory.vhd : (3, 23): Labels do not match.
# Error: COMP96_0016: DataMemory.vhd : (3, 33): Design unit declaration expected.
# Compile failure 7 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -reorder -O3 -work SingleCycle_VHDL -2002  $dsn/src/DataMemory.vhd
# Compile with File Reorder...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: C:\Users\Hamdy\Source\Repos\MIPS-SC\OurNiceCoProject\SingleCycle_VHDL\src\DataMemory.vhd
# Compile Entity "DataMemory"
# Error: COMP96_0028: DataMemory.vhd : (3, 3): Identifier or keyword expected.
# Error: COMP96_0015: DataMemory.vhd : (3, 3): ';' expected.
# Error: COMP96_0019: DataMemory.vhd : (3, 9): Keyword 'end' expected.
# Error: COMP96_0111: DataMemory.vhd : (3, 9): Labels do not match.
# Error: COMP96_0016: DataMemory.vhd : (3, 19): Design unit declaration expected.
# Compile failure 5 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -reorder -O3 -work SingleCycle_VHDL -2002  $dsn/src/DataMemory.vhd $dsn/src/InstructionsMemory.vhd
# Compile with File Reorder...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: C:\Users\Hamdy\Source\Repos\MIPS-SC\OurNiceCoProject\SingleCycle_VHDL\src\DataMemory.vhd
# Compile Entity "DataMemory"
# File: C:\Users\Hamdy\Source\Repos\MIPS-SC\OurNiceCoProject\SingleCycle_VHDL\src\InstructionsMemory.vhd
# Warning: COMP96_0003: Source file "C:\Users\Hamdy\Source\Repos\MIPS-SC\OurNiceCoProject\SingleCycle_VHDL\src\InstructionsMemory.vhd" is empty.
# Error: COMP96_0028: DataMemory.vhd : (3, 3): Identifier or keyword expected.
# Error: COMP96_0015: DataMemory.vhd : (3, 3): ';' expected.
# Error: COMP96_0019: DataMemory.vhd : (3, 9): Keyword 'end' expected.
# Error: COMP96_0111: DataMemory.vhd : (3, 9): Labels do not match.
# Error: COMP96_0016: DataMemory.vhd : (3, 19): Design unit declaration expected.
# Compile failure 5 Errors 1 Warnings  Analysis time :  0.0 [ms]
acom -reorder -O3 -work SingleCycle_VHDL -2002  $dsn/src/DataMemory.vhd $dsn/src/InstructionsMemory.vhd
# Compile with File Reorder...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: C:\Users\Hamdy\Source\Repos\MIPS-SC\OurNiceCoProject\SingleCycle_VHDL\src\DataMemory.vhd
# Compile Entity "DataMemory"
# File: C:\Users\Hamdy\Source\Repos\MIPS-SC\OurNiceCoProject\SingleCycle_VHDL\src\InstructionsMemory.vhd
# Warning: COMP96_0003: Source file "C:\Users\Hamdy\Source\Repos\MIPS-SC\OurNiceCoProject\SingleCycle_VHDL\src\InstructionsMemory.vhd" is empty.
# Error: COMP96_0028: DataMemory.vhd : (3, 3): Identifier or keyword expected.
# Error: COMP96_0015: DataMemory.vhd : (3, 3): ';' expected.
# Error: COMP96_0019: DataMemory.vhd : (3, 4): Keyword 'end' expected.
# Error: COMP96_0016: DataMemory.vhd : (4, 1): Design unit declaration expected.
# Compile failure 4 Errors 1 Warnings  Analysis time :  15.0 [ms]
acom -reorder -O3 -work SingleCycle_VHDL -2002  $dsn/src/DataMemory.vhd $dsn/src/InstructionsMemory.vhd
# Compile with File Reorder...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: C:\Users\Hamdy\Source\Repos\MIPS-SC\OurNiceCoProject\SingleCycle_VHDL\src\DataMemory.vhd
# Warning: COMP96_0003: Source file "C:\Users\Hamdy\Source\Repos\MIPS-SC\OurNiceCoProject\SingleCycle_VHDL\src\DataMemory.vhd" is empty.
# File: C:\Users\Hamdy\Source\Repos\MIPS-SC\OurNiceCoProject\SingleCycle_VHDL\src\InstructionsMemory.vhd
# Warning: COMP96_0003: Source file "C:\Users\Hamdy\Source\Repos\MIPS-SC\OurNiceCoProject\SingleCycle_VHDL\src\InstructionsMemory.vhd" is empty.
# Compile success 0 Errors 2 Warnings  Analysis time :  0.0 [ms]
# Design: Design "SingleCycle" has been set as active.
