/README.md filter=lfs diff=lfs merge=lfs -text
/.gitignore filter=lfs diff=lfs merge=lfs -text
/FinalProjectSources.txz filter=lfs diff=lfs merge=lfs -text
/inital_files/Project_Files/Makefile filter=lfs diff=lfs merge=lfs -text
/inital_files/Project_Files/constraints.xdc filter=lfs diff=lfs merge=lfs -text
/inital_files/Project_Files/recreate_xadc.tcl filter=lfs diff=lfs merge=lfs -text
/inital_files/Pynq_Power_Ranger/Makefile filter=lfs diff=lfs merge=lfs -text
/inital_files/Pynq_Power_Ranger/adc_bit.bit filter=lfs diff=lfs merge=lfs -text
/inital_files/Pynq_Power_Ranger/adc_bit.hwh filter=lfs diff=lfs merge=lfs -text
/inital_files/Pynq_Power_Ranger/src/CAccelProxy.cpp filter=lfs diff=lfs merge=lfs -text
/inital_files/Pynq_Power_Ranger/src/CAccelProxy.hpp filter=lfs diff=lfs merge=lfs -text
/inital_files/Pynq_Power_Ranger/src/CXADCProxy.cpp filter=lfs diff=lfs merge=lfs -text
/inital_files/Pynq_Power_Ranger/src/CXADCProxy.hpp filter=lfs diff=lfs merge=lfs -text
/inital_files/Pynq_Power_Ranger/src/PowerRanger.cpp filter=lfs diff=lfs merge=lfs -text
/inital_files/Pynq_Power_Ranger/src/util.cpp filter=lfs diff=lfs merge=lfs -text
/inital_files/Pynq_Power_Ranger/src/util.hpp filter=lfs diff=lfs merge=lfs -text
/inital_files/data_bin/data.txz filter=lfs diff=lfs merge=lfs -text
/inital_files/radioastro_SW/Makefile filter=lfs diff=lfs merge=lfs -text
/inital_files/radioastro_SW/plot_res.py filter=lfs diff=lfs merge=lfs -text
/inital_files/radioastro_SW/plot_timings.py filter=lfs diff=lfs merge=lfs -text
/inital_files/radioastro_SW/run_all.sh filter=lfs diff=lfs merge=lfs -text
/inital_files/radioastro_SW/src/fxp_utils.h filter=lfs diff=lfs merge=lfs -text
/inital_files/radioastro_SW/src/radioastro.cpp filter=lfs diff=lfs merge=lfs -text
/inital_files/radioastro_SW/src/signal_processing.cpp filter=lfs diff=lfs merge=lfs -text
/inital_files/radioastro_SW/src/signal_processing.h filter=lfs diff=lfs merge=lfs -text
/inital_files/radioastro_SW/src/utils.cpp filter=lfs diff=lfs merge=lfs -text
/inital_files/radioastro_SW/src/utils.h filter=lfs diff=lfs merge=lfs -text
/inital_files/radioastro_SW_power_ranger/Makefile filter=lfs diff=lfs merge=lfs -text
/inital_files/radioastro_SW_power_ranger/adc_bit.bit.txz filter=lfs diff=lfs merge=lfs -text
/inital_files/radioastro_SW_power_ranger/one.sh filter=lfs diff=lfs merge=lfs -text
/inital_files/radioastro_SW_power_ranger/plot_res.py filter=lfs diff=lfs merge=lfs -text
/inital_files/radioastro_SW_power_ranger/plot_timings.py filter=lfs diff=lfs merge=lfs -text
/inital_files/radioastro_SW_power_ranger/run_all.sh filter=lfs diff=lfs merge=lfs -text
/inital_files/radioastro_SW_power_ranger/src/CAccelProxy.cpp filter=lfs diff=lfs merge=lfs -text
/inital_files/radioastro_SW_power_ranger/src/CAccelProxy.hpp filter=lfs diff=lfs merge=lfs -text
/inital_files/radioastro_SW_power_ranger/src/CXADCProxy.cpp filter=lfs diff=lfs merge=lfs -text
/inital_files/radioastro_SW_power_ranger/src/CXADCProxy.hpp filter=lfs diff=lfs merge=lfs -text
/inital_files/radioastro_SW_power_ranger/src/fxp_utils.h filter=lfs diff=lfs merge=lfs -text
/inital_files/radioastro_SW_power_ranger/src/radioastro.cpp filter=lfs diff=lfs merge=lfs -text
/inital_files/radioastro_SW_power_ranger/src/signal_processing.cpp filter=lfs diff=lfs merge=lfs -text
/inital_files/radioastro_SW_power_ranger/src/signal_processing.h filter=lfs diff=lfs merge=lfs -text
/inital_files/radioastro_SW_power_ranger/src/utils.cpp filter=lfs diff=lfs merge=lfs -text
/inital_files/radioastro_SW_power_ranger/src/utils.h filter=lfs diff=lfs merge=lfs -text
/Validated_sol_archives/cost_solutions.ods filter=lfs diff=lfs merge=lfs -text
/id_0/HLS/fft_accel.cpp filter=lfs diff=lfs merge=lfs -text
/id_0/HLS/fft_accel.hpp filter=lfs diff=lfs merge=lfs -text
/id_0/HLS/fft_testbench.cpp filter=lfs diff=lfs merge=lfs -text
/id_0/Project_Files/Makefile filter=lfs diff=lfs merge=lfs -text
/id_0/Project_Files/constraints.xdc filter=lfs diff=lfs merge=lfs -text
/id_0/Project_Files/recreate_xadc.tcl filter=lfs diff=lfs merge=lfs -text
/id_0/Pynq_Power_Ranger/Makefile filter=lfs diff=lfs merge=lfs -text
/id_0/Pynq_Power_Ranger/adc_bit.bit filter=lfs diff=lfs merge=lfs -text
/id_0/Pynq_Power_Ranger/adc_bit.hwh filter=lfs diff=lfs merge=lfs -text
/id_0/Pynq_Power_Ranger/src/CAccelProxy.cpp filter=lfs diff=lfs merge=lfs -text
/id_0/Pynq_Power_Ranger/src/CAccelProxy.hpp filter=lfs diff=lfs merge=lfs -text
/id_0/Pynq_Power_Ranger/src/CXADCProxy.cpp filter=lfs diff=lfs merge=lfs -text
/id_0/Pynq_Power_Ranger/src/CXADCProxy.hpp filter=lfs diff=lfs merge=lfs -text
/id_0/Pynq_Power_Ranger/src/PowerRanger.cpp filter=lfs diff=lfs merge=lfs -text
/id_0/Pynq_Power_Ranger/src/util.cpp filter=lfs diff=lfs merge=lfs -text
/id_0/Pynq_Power_Ranger/src/util.hpp filter=lfs diff=lfs merge=lfs -text
/id_0/data_bin/data.txz filter=lfs diff=lfs merge=lfs -text
/id_0/id_0_Vitis/.apc/autopilot.apfmapping filter=lfs diff=lfs merge=lfs -text
/id_0/id_0_Vitis/.cproject filter=lfs diff=lfs merge=lfs -text
/id_0/id_0_Vitis/.project filter=lfs diff=lfs merge=lfs -text
/id_0/id_0_Vitis/.settings/id_0_Vitis.Debug.launch filter=lfs diff=lfs merge=lfs -text
/id_0/id_0_Vitis/.settings/id_0_Vitis.Release.launch filter=lfs diff=lfs merge=lfs -text
/id_0/id_0_Vitis/.settings/language.settings.xml filter=lfs diff=lfs merge=lfs -text
/id_0/id_0_Vitis/.vitis_hls_log_all.xml filter=lfs diff=lfs merge=lfs -text
/id_0/id_0_Vitis/hls.app filter=lfs diff=lfs merge=lfs -text
/id_0/id_0_Vitis/solution1/.autopilot/db/.message_csim.xml filter=lfs diff=lfs merge=lfs -text
/id_0/id_0_Vitis/solution1/.autopilot/db/.message_syn.xml filter=lfs diff=lfs merge=lfs -text
/id_0/id_0_Vitis/solution1/.autopilot/db/all.directive.json filter=lfs diff=lfs merge=lfs -text
/id_0/id_0_Vitis/solution1/.autopilot/db/autopilot.flow.log filter=lfs diff=lfs merge=lfs -text
/id_0/id_0_Vitis/solution1/.autopilot/db/clang.diag.xml filter=lfs diff=lfs merge=lfs -text
/id_0/id_0_Vitis/solution1/.autopilot/db/clang.err.log filter=lfs diff=lfs merge=lfs -text
/id_0/id_0_Vitis/solution1/.autopilot/db/fe_messages.xml filter=lfs diff=lfs merge=lfs -text
/id_0/id_0_Vitis/solution1/.autopilot/db/fft_accel.bc filter=lfs diff=lfs merge=lfs -text
/id_0/id_0_Vitis/solution1/.autopilot/db/fft_accel.pp.0.cpp filter=lfs diff=lfs merge=lfs -text
/id_0/id_0_Vitis/solution1/.autopilot/db/fft_accel.pp.0.cpp.clang-tidy.loop-label.diag.yml filter=lfs diff=lfs merge=lfs -text
/id_0/id_0_Vitis/solution1/.autopilot/db/fft_accel.pp.0.cpp.clang-tidy.loop-label.err.log filter=lfs diff=lfs merge=lfs -text
/id_0/id_0_Vitis/solution1/.autopilot/db/fft_accel.pp.0.cpp.clang-tidy.loop-label.out.log filter=lfs diff=lfs merge=lfs -text
/id_0/id_0_Vitis/solution1/.autopilot/db/fft_accel.pp.0.cpp.clang.diag.xml filter=lfs diff=lfs merge=lfs -text
/id_0/id_0_Vitis/solution1/.autopilot/db/fft_accel.pp.0.cpp.clang.err.log filter=lfs diff=lfs merge=lfs -text
/id_0/id_0_Vitis/solution1/.autopilot/xcd.log filter=lfs diff=lfs merge=lfs -text
/id_0/id_0_Vitis/solution1/.debug/fft_HW.protoinst filter=lfs diff=lfs merge=lfs -text
/id_0/id_0_Vitis/solution1/csim/build/Makefile.rules filter=lfs diff=lfs merge=lfs -text
/id_0/id_0_Vitis/solution1/csim/build/csim.exe filter=lfs diff=lfs merge=lfs -text
/id_0/id_0_Vitis/solution1/csim/build/csim.mk filter=lfs diff=lfs merge=lfs -text
/id_0/id_0_Vitis/solution1/csim/build/fft_accel.hpp filter=lfs diff=lfs merge=lfs -text
/id_0/id_0_Vitis/solution1/csim/build/obj/fft_accel.d filter=lfs diff=lfs merge=lfs -text
/id_0/id_0_Vitis/solution1/csim/build/obj/fft_testbench.d filter=lfs diff=lfs merge=lfs -text
/id_0/id_0_Vitis/solution1/csim/build/run_sim.tcl filter=lfs diff=lfs merge=lfs -text
/id_0/id_0_Vitis/solution1/csim/build/sim.sh filter=lfs diff=lfs merge=lfs -text
/id_0/id_0_Vitis/solution1/csim/report/_csim.log filter=lfs diff=lfs merge=lfs -text
/id_0/id_0_Vitis/solution1/csim/report/fft_HW_csim.log filter=lfs diff=lfs merge=lfs -text
/id_0/id_0_Vitis/solution1/directives.tcl filter=lfs diff=lfs merge=lfs -text
/id_0/id_0_Vitis/solution1/script.tcl filter=lfs diff=lfs merge=lfs -text
/id_0/id_0_Vitis/solution1/solution1.aps filter=lfs diff=lfs merge=lfs -text
/id_0/id_0_Vitis/solution1/solution1.directive filter=lfs diff=lfs merge=lfs -text
/id_0/id_0_Vitis/solution1/solution1.log filter=lfs diff=lfs merge=lfs -text
/id_0/id_0_Vitis/solution1/solution1_data.json filter=lfs diff=lfs merge=lfs -text
/id_0/radioastro_SW/Makefile filter=lfs diff=lfs merge=lfs -text
/id_0/radioastro_SW/plot_res.py filter=lfs diff=lfs merge=lfs -text
/id_0/radioastro_SW/plot_timings.py filter=lfs diff=lfs merge=lfs -text
/id_0/radioastro_SW/run_all.sh filter=lfs diff=lfs merge=lfs -text
/id_0/radioastro_SW/src/fxp_utils.h filter=lfs diff=lfs merge=lfs -text
/id_0/radioastro_SW/src/radioastro.cpp filter=lfs diff=lfs merge=lfs -text
/id_0/radioastro_SW/src/signal_processing.cpp filter=lfs diff=lfs merge=lfs -text
/id_0/radioastro_SW/src/signal_processing.h filter=lfs diff=lfs merge=lfs -text
/id_0/radioastro_SW/src/utils.cpp filter=lfs diff=lfs merge=lfs -text
/id_0/radioastro_SW/src/utils.h filter=lfs diff=lfs merge=lfs -text
/id_0/radioastro_SW_power_ranger/Makefile filter=lfs diff=lfs merge=lfs -text
/id_0/radioastro_SW_power_ranger/adc_bit.bit.txz filter=lfs diff=lfs merge=lfs -text
/id_0/radioastro_SW_power_ranger/one.sh filter=lfs diff=lfs merge=lfs -text
/id_0/radioastro_SW_power_ranger/plot_res.py filter=lfs diff=lfs merge=lfs -text
/id_0/radioastro_SW_power_ranger/plot_timings.py filter=lfs diff=lfs merge=lfs -text
/id_0/radioastro_SW_power_ranger/run_all.sh filter=lfs diff=lfs merge=lfs -text
/id_0/radioastro_SW_power_ranger/src/CAccelProxy.cpp filter=lfs diff=lfs merge=lfs -text
/id_0/radioastro_SW_power_ranger/src/CAccelProxy.hpp filter=lfs diff=lfs merge=lfs -text
/id_0/radioastro_SW_power_ranger/src/CXADCProxy.cpp filter=lfs diff=lfs merge=lfs -text
/id_0/radioastro_SW_power_ranger/src/CXADCProxy.hpp filter=lfs diff=lfs merge=lfs -text
/id_0/radioastro_SW_power_ranger/src/fxp_utils.h filter=lfs diff=lfs merge=lfs -text
/id_0/radioastro_SW_power_ranger/src/radioastro.cpp filter=lfs diff=lfs merge=lfs -text
/id_0/radioastro_SW_power_ranger/src/signal_processing.cpp filter=lfs diff=lfs merge=lfs -text
/id_0/radioastro_SW_power_ranger/src/signal_processing.h filter=lfs diff=lfs merge=lfs -text
/id_0/radioastro_SW_power_ranger/src/utils.cpp filter=lfs diff=lfs merge=lfs -text
/id_0/radioastro_SW_power_ranger/src/utils.h filter=lfs diff=lfs merge=lfs -text
/id_0/programOverlay.py filter=lfs diff=lfs merge=lfs -text
/id_0/radioastro_SW_power_ranger/data_bin/data.txz filter=lfs diff=lfs merge=lfs -text
/id_0/radioastro_SW_power_ranger/metrics.csv filter=lfs diff=lfs merge=lfs -text
/sol1/Pynq_Power_Ranger/Makefile filter=lfs diff=lfs merge=lfs -text
/sol1/Pynq_Power_Ranger/adc_bit.bit filter=lfs diff=lfs merge=lfs -text
/sol1/Pynq_Power_Ranger/adc_bit.hwh filter=lfs diff=lfs merge=lfs -text
/sol1/Pynq_Power_Ranger/src/CAccelProxy.cpp filter=lfs diff=lfs merge=lfs -text
/sol1/Pynq_Power_Ranger/src/CAccelProxy.hpp filter=lfs diff=lfs merge=lfs -text
/sol1/Pynq_Power_Ranger/src/CXADCProxy.cpp filter=lfs diff=lfs merge=lfs -text
/sol1/Pynq_Power_Ranger/src/CXADCProxy.hpp filter=lfs diff=lfs merge=lfs -text
/sol1/Pynq_Power_Ranger/src/PowerRanger.cpp filter=lfs diff=lfs merge=lfs -text
/sol1/Pynq_Power_Ranger/src/util.cpp filter=lfs diff=lfs merge=lfs -text
/sol1/Pynq_Power_Ranger/src/util.hpp filter=lfs diff=lfs merge=lfs -text
/sol1/data_bin/data.txz filter=lfs diff=lfs merge=lfs -text
/sol1/programOverlay.py filter=lfs diff=lfs merge=lfs -text
/sol1/radioastro_SW/Makefile filter=lfs diff=lfs merge=lfs -text
/sol1/radioastro_SW/plot_res.py filter=lfs diff=lfs merge=lfs -text
/sol1/radioastro_SW/plot_timings.py filter=lfs diff=lfs merge=lfs -text
/sol1/radioastro_SW/run_all.sh filter=lfs diff=lfs merge=lfs -text
/sol1/radioastro_SW/src/fxp_utils.h filter=lfs diff=lfs merge=lfs -text
/sol1/radioastro_SW/src/radioastro.cpp filter=lfs diff=lfs merge=lfs -text
/sol1/radioastro_SW/src/signal_processing.cpp filter=lfs diff=lfs merge=lfs -text
/sol1/radioastro_SW/src/signal_processing.h filter=lfs diff=lfs merge=lfs -text
/sol1/radioastro_SW/src/utils.cpp filter=lfs diff=lfs merge=lfs -text
/sol1/radioastro_SW/src/utils.h filter=lfs diff=lfs merge=lfs -text
/sol1/radioastro_SW_power_ranger/Makefile filter=lfs diff=lfs merge=lfs -text
/sol1/radioastro_SW_power_ranger/adc_bit.bit.txz filter=lfs diff=lfs merge=lfs -text
/sol1/radioastro_SW_power_ranger/one.sh filter=lfs diff=lfs merge=lfs -text
/sol1/radioastro_SW_power_ranger/plot_all.py filter=lfs diff=lfs merge=lfs -text
/sol1/radioastro_SW_power_ranger/run_all.sh filter=lfs diff=lfs merge=lfs -text
/sol1/radioastro_SW_power_ranger/src/CAccelProxy.cpp filter=lfs diff=lfs merge=lfs -text
/sol1/radioastro_SW_power_ranger/src/CAccelProxy.hpp filter=lfs diff=lfs merge=lfs -text
/sol1/radioastro_SW_power_ranger/src/CXADCProxy.cpp filter=lfs diff=lfs merge=lfs -text
/sol1/radioastro_SW_power_ranger/src/CXADCProxy.hpp filter=lfs diff=lfs merge=lfs -text
/sol1/radioastro_SW_power_ranger/src/fxp_utils.h filter=lfs diff=lfs merge=lfs -text
/sol1/radioastro_SW_power_ranger/src/radioastro.cpp filter=lfs diff=lfs merge=lfs -text
/sol1/radioastro_SW_power_ranger/src/signal_processing.cpp filter=lfs diff=lfs merge=lfs -text
/sol1/radioastro_SW_power_ranger/src/signal_processing.h filter=lfs diff=lfs merge=lfs -text
/sol1/radioastro_SW_power_ranger/src/utils.cpp filter=lfs diff=lfs merge=lfs -text
/sol1/radioastro_SW_power_ranger/src/utils.h filter=lfs diff=lfs merge=lfs -text
/sol2/Pynq_Power_Ranger/Makefile filter=lfs diff=lfs merge=lfs -text
/sol2/Pynq_Power_Ranger/adc_bit.bit filter=lfs diff=lfs merge=lfs -text
/sol2/Pynq_Power_Ranger/adc_bit.hwh filter=lfs diff=lfs merge=lfs -text
/sol2/Pynq_Power_Ranger/src/CAccelProxy.cpp filter=lfs diff=lfs merge=lfs -text
/sol2/Pynq_Power_Ranger/src/CAccelProxy.hpp filter=lfs diff=lfs merge=lfs -text
/sol2/Pynq_Power_Ranger/src/CXADCProxy.cpp filter=lfs diff=lfs merge=lfs -text
/sol2/Pynq_Power_Ranger/src/CXADCProxy.hpp filter=lfs diff=lfs merge=lfs -text
/sol2/Pynq_Power_Ranger/src/PowerRanger.cpp filter=lfs diff=lfs merge=lfs -text
/sol2/Pynq_Power_Ranger/src/util.cpp filter=lfs diff=lfs merge=lfs -text
/sol2/Pynq_Power_Ranger/src/util.hpp filter=lfs diff=lfs merge=lfs -text
/sol2/data_bin/data.txz filter=lfs diff=lfs merge=lfs -text
/sol2/programOverlay.py filter=lfs diff=lfs merge=lfs -text
/sol2/radioastro_SW/Makefile filter=lfs diff=lfs merge=lfs -text
/sol2/radioastro_SW/plot_res.py filter=lfs diff=lfs merge=lfs -text
/sol2/radioastro_SW/plot_timings.py filter=lfs diff=lfs merge=lfs -text
/sol2/radioastro_SW/run_all.sh filter=lfs diff=lfs merge=lfs -text
/sol2/radioastro_SW/src/fxp_utils.h filter=lfs diff=lfs merge=lfs -text
/sol2/radioastro_SW/src/radioastro.cpp filter=lfs diff=lfs merge=lfs -text
/sol2/radioastro_SW/src/signal_processing.cpp filter=lfs diff=lfs merge=lfs -text
/sol2/radioastro_SW/src/signal_processing.h filter=lfs diff=lfs merge=lfs -text
/sol2/radioastro_SW/src/utils.cpp filter=lfs diff=lfs merge=lfs -text
/sol2/radioastro_SW/src/utils.h filter=lfs diff=lfs merge=lfs -text
/sol2/radioastro_SW_power_ranger/Makefile filter=lfs diff=lfs merge=lfs -text
/sol2/radioastro_SW_power_ranger/adc_bit.bit.txz filter=lfs diff=lfs merge=lfs -text
/sol2/radioastro_SW_power_ranger/data_bin/data.txz filter=lfs diff=lfs merge=lfs -text
/sol2/radioastro_SW_power_ranger/one.sh filter=lfs diff=lfs merge=lfs -text
/sol2/radioastro_SW_power_ranger/plot_all.py filter=lfs diff=lfs merge=lfs -text
/sol2/radioastro_SW_power_ranger/run_all.sh filter=lfs diff=lfs merge=lfs -text
/sol2/radioastro_SW_power_ranger/src/CAccelProxy.cpp filter=lfs diff=lfs merge=lfs -text
/sol2/radioastro_SW_power_ranger/src/CAccelProxy.hpp filter=lfs diff=lfs merge=lfs -text
/sol2/radioastro_SW_power_ranger/src/CXADCProxy.cpp filter=lfs diff=lfs merge=lfs -text
/sol2/radioastro_SW_power_ranger/src/CXADCProxy.hpp filter=lfs diff=lfs merge=lfs -text
/sol2/radioastro_SW_power_ranger/src/fxp_utils.h filter=lfs diff=lfs merge=lfs -text
/sol2/radioastro_SW_power_ranger/src/radioastro.cpp filter=lfs diff=lfs merge=lfs -text
/sol2/radioastro_SW_power_ranger/src/signal_processing.cpp filter=lfs diff=lfs merge=lfs -text
/sol2/radioastro_SW_power_ranger/src/signal_processing.h filter=lfs diff=lfs merge=lfs -text
/sol2/radioastro_SW_power_ranger/src/utils.cpp filter=lfs diff=lfs merge=lfs -text
/sol2/radioastro_SW_power_ranger/src/utils.h filter=lfs diff=lfs merge=lfs -text
/sol3/Pynq_Power_Ranger/Makefile filter=lfs diff=lfs merge=lfs -text
/sol3/Pynq_Power_Ranger/adc_bit.bit filter=lfs diff=lfs merge=lfs -text
/sol3/Pynq_Power_Ranger/adc_bit.hwh filter=lfs diff=lfs merge=lfs -text
/sol3/Pynq_Power_Ranger/src/CAccelProxy.cpp filter=lfs diff=lfs merge=lfs -text
/sol3/Pynq_Power_Ranger/src/CAccelProxy.hpp filter=lfs diff=lfs merge=lfs -text
/sol3/Pynq_Power_Ranger/src/CXADCProxy.cpp filter=lfs diff=lfs merge=lfs -text
/sol3/Pynq_Power_Ranger/src/CXADCProxy.hpp filter=lfs diff=lfs merge=lfs -text
/sol3/Pynq_Power_Ranger/src/PowerRanger.cpp filter=lfs diff=lfs merge=lfs -text
/sol3/Pynq_Power_Ranger/src/util.cpp filter=lfs diff=lfs merge=lfs -text
/sol3/Pynq_Power_Ranger/src/util.hpp filter=lfs diff=lfs merge=lfs -text
/sol3/data_bin/data.txz filter=lfs diff=lfs merge=lfs -text
/sol3/programOverlay.py filter=lfs diff=lfs merge=lfs -text
/sol3/radioastro_SW/Makefile filter=lfs diff=lfs merge=lfs -text
/sol3/radioastro_SW/plot_res.py filter=lfs diff=lfs merge=lfs -text
/sol3/radioastro_SW/plot_timings.py filter=lfs diff=lfs merge=lfs -text
/sol3/radioastro_SW/run_all.sh filter=lfs diff=lfs merge=lfs -text
/sol3/radioastro_SW/src/fxp_utils.h filter=lfs diff=lfs merge=lfs -text
/sol3/radioastro_SW/src/radioastro.cpp filter=lfs diff=lfs merge=lfs -text
/sol3/radioastro_SW/src/signal_processing.cpp filter=lfs diff=lfs merge=lfs -text
/sol3/radioastro_SW/src/signal_processing.h filter=lfs diff=lfs merge=lfs -text
/sol3/radioastro_SW/src/utils.cpp filter=lfs diff=lfs merge=lfs -text
/sol3/radioastro_SW/src/utils.h filter=lfs diff=lfs merge=lfs -text
/sol3/radioastro_SW_power_ranger/Makefile filter=lfs diff=lfs merge=lfs -text
/sol3/radioastro_SW_power_ranger/adc_bit.bit.txz filter=lfs diff=lfs merge=lfs -text
/sol3/radioastro_SW_power_ranger/data_bin/data.txz filter=lfs diff=lfs merge=lfs -text
/sol3/radioastro_SW_power_ranger/one.sh filter=lfs diff=lfs merge=lfs -text
/sol3/radioastro_SW_power_ranger/plot_all.py filter=lfs diff=lfs merge=lfs -text
/sol3/radioastro_SW_power_ranger/run_all.sh filter=lfs diff=lfs merge=lfs -text
/sol3/radioastro_SW_power_ranger/src/CAccelProxy.cpp filter=lfs diff=lfs merge=lfs -text
/sol3/radioastro_SW_power_ranger/src/CAccelProxy.hpp filter=lfs diff=lfs merge=lfs -text
/sol3/radioastro_SW_power_ranger/src/CXADCProxy.cpp filter=lfs diff=lfs merge=lfs -text
/sol3/radioastro_SW_power_ranger/src/CXADCProxy.hpp filter=lfs diff=lfs merge=lfs -text
/sol3/radioastro_SW_power_ranger/src/fxp_utils.h filter=lfs diff=lfs merge=lfs -text
/sol3/radioastro_SW_power_ranger/src/radioastro.cpp filter=lfs diff=lfs merge=lfs -text
/sol3/radioastro_SW_power_ranger/src/signal_processing.cpp filter=lfs diff=lfs merge=lfs -text
/sol3/radioastro_SW_power_ranger/src/signal_processing.h filter=lfs diff=lfs merge=lfs -text
/sol3/radioastro_SW_power_ranger/src/utils.cpp filter=lfs diff=lfs merge=lfs -text
/sol3/radioastro_SW_power_ranger/src/utils.h filter=lfs diff=lfs merge=lfs -text
/sol1/radioastro_SW_power_ranger/metrics.csv filter=lfs diff=lfs merge=lfs -text
/sol2/radioastro_SW_power_ranger/metrics.csv filter=lfs diff=lfs merge=lfs -text
/sol3/radioastro_SW_power_ranger/metrics.csv filter=lfs diff=lfs merge=lfs -text
/inital_files/radioastro_SW_power_ranger/metrics.csv filter=lfs diff=lfs merge=lfs -text
/sol1/radioastro_SW_power_ranger/plot_profiles.py filter=lfs diff=lfs merge=lfs -text
/sol1/radioastro_SW_power_ranger/profiles_timing_energy_snr.png filter=lfs diff=lfs merge=lfs -text
/sol2/radioastro_SW_power_ranger/plot_profiles.py filter=lfs diff=lfs merge=lfs -text
/sol2/radioastro_SW_power_ranger/profiles_timing_energy_snr.png filter=lfs diff=lfs merge=lfs -text
/sol3/radioastro_SW_power_ranger/plot_profiles.py filter=lfs diff=lfs merge=lfs -text
/sol3/radioastro_SW_power_ranger/profiles_timing_energy_snr.png filter=lfs diff=lfs merge=lfs -text
/FFT/Project_Files/Makefile filter=lfs diff=lfs merge=lfs -text
/FFT/Project_Files/constraints.xdc filter=lfs diff=lfs merge=lfs -text
/FFT/Project_Files/recreate_xadc.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Pynq_Power_Ranger/Makefile filter=lfs diff=lfs merge=lfs -text
/FFT/Pynq_Power_Ranger/adc_bit.bit filter=lfs diff=lfs merge=lfs -text
/FFT/Pynq_Power_Ranger/adc_bit.hwh filter=lfs diff=lfs merge=lfs -text
/FFT/Pynq_Power_Ranger/src/CAccelProxy.cpp filter=lfs diff=lfs merge=lfs -text
/FFT/Pynq_Power_Ranger/src/CAccelProxy.hpp filter=lfs diff=lfs merge=lfs -text
/FFT/Pynq_Power_Ranger/src/CXADCProxy.cpp filter=lfs diff=lfs merge=lfs -text
/FFT/Pynq_Power_Ranger/src/CXADCProxy.hpp filter=lfs diff=lfs merge=lfs -text
/FFT/Pynq_Power_Ranger/src/PowerRanger.cpp filter=lfs diff=lfs merge=lfs -text
/FFT/Pynq_Power_Ranger/src/util.cpp filter=lfs diff=lfs merge=lfs -text
/FFT/Pynq_Power_Ranger/src/util.hpp filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/HLS/Big_Buffer.h filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/HLS/FFT_HW.cpp filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/HLS/FFT_HW.h filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/HLS/Testbench.cpp filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0.zip filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/component.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/constraints/fft_HW_ooc.xdc filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/doc/ReleaseNotes.txt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/drivers/fft_HW_v1_0/data/fft_HW.mdd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/drivers/fft_HW_v1_0/data/fft_HW.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/drivers/fft_HW_v1_0/src/Makefile filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/drivers/fft_HW_v1_0/src/xfft_hw.c filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/drivers/fft_HW_v1_0/src/xfft_hw.h filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/drivers/fft_HW_v1_0/src/xfft_hw_hw.h filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/drivers/fft_HW_v1_0/src/xfft_hw_linux.c filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/drivers/fft_HW_v1_0/src/xfft_hw_sinit.c filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/ip/fft_HW_fadd_32ns_32ns_32_5_full_dsp_1_ip.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/ip/fft_HW_faddfsub_32ns_32ns_32_5_full_dsp_1_ip.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/ip/fft_HW_fmul_32ns_32ns_32_4_max_dsp_1_ip.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/ip/fft_HW_fsub_32ns_32ns_32_5_full_dsp_1_ip.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_FFT_dataflow.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_Twidle2_M_value_1_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_Twidle2_M_value_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_Twidle3_M_value_1_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_Twidle3_M_value_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_control_s_axi.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_entry_proc.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fadd_32ns_32ns_32_5_full_dsp_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_faddfsub_32ns_32ns_32_5_full_dsp_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_HW_Pipeline_VITIS_LOOP_2552_2.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_HW_Pipeline_VITIS_LOOP_2552_2_Twiddles2copy_0_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_HW_Pipeline_VITIS_LOOP_2552_2_Twiddles2copy_0_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_HW_Pipeline_VITIS_LOOP_2552_2_Twiddles2copy_1_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_HW_Pipeline_VITIS_LOOP_2552_2_Twiddles2copy_1_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_10.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_10_In_M_value_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_10_Pipeline_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_10_Pipeline_2.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_10_Pipeline_VITIS_LOOP_367_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_10_Pipeline_VITIS_LOOP_372_2.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_10_Pipeline_VITIS_LOOP_372_2_Twidle10_0_0_RAM_T2P_BRAM_1R1W.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_10_Pipeline_VITIS_LOOP_372_2_Twidle10_0_0_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_10_Pipeline_VITIS_LOOP_372_2_Twidle10_0_1_RAM_T2P_BRAM_1R1W.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_10_Pipeline_VITIS_LOOP_372_2_Twidle10_0_1_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_10_Pipeline_VITIS_LOOP_372_2_Twidle10_1_0_RAM_T2P_BRAM_1R1W.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_10_Pipeline_VITIS_LOOP_372_2_Twidle10_1_0_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_10_Pipeline_VITIS_LOOP_372_2_Twidle10_1_1_RAM_T2P_BRAM_1R1W.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_10_Pipeline_VITIS_LOOP_372_2_Twidle10_1_1_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_10_Pipeline_VITIS_LOOP_380_3.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_11.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_11_OutBuff_M_value_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_11_Pipeline_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_11_Pipeline_2.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_11_Pipeline_VITIS_LOOP_393_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_11_Pipeline_VITIS_LOOP_398_2.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_11_Pipeline_VITIS_LOOP_398_2_Twidle11_0_0_RAM_T2P_BRAM_1R1W.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_11_Pipeline_VITIS_LOOP_398_2_Twidle11_0_0_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_11_Pipeline_VITIS_LOOP_398_2_Twidle11_0_1_RAM_T2P_BRAM_1R1W.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_11_Pipeline_VITIS_LOOP_398_2_Twidle11_0_1_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_11_Pipeline_VITIS_LOOP_398_2_Twidle11_1_0_RAM_T2P_BRAM_1R1W.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_11_Pipeline_VITIS_LOOP_398_2_Twidle11_1_0_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_11_Pipeline_VITIS_LOOP_398_2_Twidle11_1_1_RAM_T2P_BRAM_1R1W.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_11_Pipeline_VITIS_LOOP_398_2_Twidle11_1_1_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_11_Pipeline_VITIS_LOOP_406_3.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_12.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_12_OutBuff_M_value_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_12_Pipeline_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_12_Pipeline_2.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_12_Pipeline_VITIS_LOOP_420_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_12_Pipeline_VITIS_LOOP_425_2.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_12_Pipeline_VITIS_LOOP_425_2_Twidle12_1_0_RAM_T2P_BRAM_1R1W.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_12_Pipeline_VITIS_LOOP_425_2_Twidle12_1_0_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_12_Pipeline_VITIS_LOOP_425_2_Twidle12_1_1_RAM_T2P_BRAM_1R1W.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_12_Pipeline_VITIS_LOOP_425_2_Twidle12_1_1_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_12_Pipeline_VITIS_LOOP_425_2_Twidle12_3_0_RAM_T2P_BRAM_1R1W.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_12_Pipeline_VITIS_LOOP_425_2_Twidle12_3_0_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_12_Pipeline_VITIS_LOOP_425_2_Twidle12_3_1_RAM_T2P_BRAM_1R1W.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_12_Pipeline_VITIS_LOOP_425_2_Twidle12_3_1_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_12_Pipeline_VITIS_LOOP_433_3.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_2.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_2_In_M_value_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_2_OutBuff_M_value_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_2_Pipeline_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_2_Pipeline_3.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_2_Pipeline_VITIS_LOOP_163_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_2_Pipeline_VITIS_LOOP_169_2.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_2_Pipeline_VITIS_LOOP_177_3.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_3.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_3_In_M_value_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_3_OutBuff_M_value_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_3_Pipeline_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_3_Pipeline_2.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_3_Pipeline_VITIS_LOOP_189_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_3_Pipeline_VITIS_LOOP_194_2.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_3_Pipeline_VITIS_LOOP_202_3.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_4.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_4_In_M_value_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_4_OutBuff_M_value_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_4_Pipeline_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_4_Pipeline_2.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_4_Pipeline_VITIS_LOOP_213_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_4_Pipeline_VITIS_LOOP_218_2.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_4_Pipeline_VITIS_LOOP_218_2_Twidle4_0_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_4_Pipeline_VITIS_LOOP_218_2_Twidle4_1_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_4_Pipeline_VITIS_LOOP_226_3.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_5.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_5_In_M_value_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_5_OutBuff_M_value_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_5_Pipeline_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_5_Pipeline_2.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_5_Pipeline_VITIS_LOOP_239_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_5_Pipeline_VITIS_LOOP_244_2.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_5_Pipeline_VITIS_LOOP_244_2_Twidle5_0_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_5_Pipeline_VITIS_LOOP_244_2_Twidle5_0_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_5_Pipeline_VITIS_LOOP_244_2_Twidle5_1_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_5_Pipeline_VITIS_LOOP_244_2_Twidle5_1_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_5_Pipeline_VITIS_LOOP_252_3.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_6.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_6_In_M_value_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_6_OutBuff_M_value_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_6_Pipeline_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_6_Pipeline_2.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_6_Pipeline_VITIS_LOOP_264_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_6_Pipeline_VITIS_LOOP_269_2.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_6_Pipeline_VITIS_LOOP_269_2_Twidle6_0_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_6_Pipeline_VITIS_LOOP_269_2_Twidle6_0_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_6_Pipeline_VITIS_LOOP_269_2_Twidle6_1_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_6_Pipeline_VITIS_LOOP_269_2_Twidle6_1_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_6_Pipeline_VITIS_LOOP_277_3.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_7.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_7_In_M_value_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_7_OutBuff_M_value_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_7_Pipeline_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_7_Pipeline_2.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_7_Pipeline_VITIS_LOOP_289_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_7_Pipeline_VITIS_LOOP_294_2.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_7_Pipeline_VITIS_LOOP_294_2_Twidle7_0_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_7_Pipeline_VITIS_LOOP_294_2_Twidle7_0_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_7_Pipeline_VITIS_LOOP_294_2_Twidle7_1_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_7_Pipeline_VITIS_LOOP_294_2_Twidle7_1_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_7_Pipeline_VITIS_LOOP_302_3.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_8.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_8_In_M_value_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_8_OutBuff_M_value_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_8_Pipeline_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_8_Pipeline_2.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_8_Pipeline_VITIS_LOOP_314_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_8_Pipeline_VITIS_LOOP_319_2.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_8_Pipeline_VITIS_LOOP_319_2_Twidle8_0_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_8_Pipeline_VITIS_LOOP_319_2_Twidle8_0_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_8_Pipeline_VITIS_LOOP_319_2_Twidle8_1_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_8_Pipeline_VITIS_LOOP_319_2_Twidle8_1_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_8_Pipeline_VITIS_LOOP_327_3.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_9.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_9_In_M_value_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_9_OutBuff_M_value_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_9_Pipeline_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_9_Pipeline_2.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_9_Pipeline_VITIS_LOOP_340_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_9_Pipeline_VITIS_LOOP_345_2.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_9_Pipeline_VITIS_LOOP_345_2_Twidle9_0_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_9_Pipeline_VITIS_LOOP_345_2_Twidle9_0_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_9_Pipeline_VITIS_LOOP_345_2_Twidle9_1_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_9_Pipeline_VITIS_LOOP_345_2_Twidle9_1_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fft_stage_9_Pipeline_VITIS_LOOP_353_3.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fifo_w32_d14_S.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fifo_w32_d3_S.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fifo_w64_d1024_A.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fifo_w64_d128_A.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fifo_w64_d15_S.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fifo_w64_d16_S.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fifo_w64_d2048_A.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fifo_w64_d256_A.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fifo_w64_d32_A.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fifo_w64_d4096_A.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fifo_w64_d4_S.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fifo_w64_d512_A.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fifo_w64_d64_A.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fifo_w64_d8_S.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_flow_control_loop_pipe_sequential_init.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fmul_32ns_32ns_32_4_max_dsp_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_fsub_32ns_32ns_32_5_full_dsp_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_gmem_m_axi.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_hls_deadlock_detection_unit.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_hls_deadlock_detector.vh filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_hls_deadlock_report_unit.vh filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_load_nfft_value.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_load_nfft_value_Pipeline_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_load_nfft_value_Pipeline_VITIS_LOOP_131_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_load_nfft_value_Pipeline_VITIS_LOOP_135_2.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_load_nfft_value_buffer_M_value_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_mux_164_4_1_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_mux_21_32_1_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_mux_42_32_1_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_retrieve_fft_value.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_retrieve_fft_value_Pipeline_VITIS_LOOP_442_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_start_for_fft_stage_10_U0.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_start_for_fft_stage_11_U0.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_start_for_fft_stage_12_U0.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_start_for_fft_stage_1_U0.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_start_for_fft_stage_4_U0.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_start_for_fft_stage_5_U0.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_start_for_fft_stage_6_U0.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_start_for_fft_stage_7_U0.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_start_for_fft_stage_8_U0.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_start_for_fft_stage_9_U0.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/verilog/fft_HW_start_for_retrieve_fft_value_U0.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_FFT_dataflow.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_Twidle2_M_value_1_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_Twidle2_M_value_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_Twidle3_M_value_1_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_Twidle3_M_value_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_control_s_axi.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_entry_proc.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fadd_32ns_32ns_32_5_full_dsp_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_faddfsub_32ns_32ns_32_5_full_dsp_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_HW_Pipeline_VITIS_LOOP_2552_2.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_HW_Pipeline_VITIS_LOOP_2552_2_Twiddles2copy_0_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_HW_Pipeline_VITIS_LOOP_2552_2_Twiddles2copy_1_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_10.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_10_In_M_value_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_10_Pipeline_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_10_Pipeline_2.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_10_Pipeline_VITIS_LOOP_367_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_10_Pipeline_VITIS_LOOP_372_2.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_10_Pipeline_VITIS_LOOP_372_2_Twidle10_0_0_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_10_Pipeline_VITIS_LOOP_372_2_Twidle10_0_1_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_10_Pipeline_VITIS_LOOP_372_2_Twidle10_1_0_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_10_Pipeline_VITIS_LOOP_372_2_Twidle10_1_1_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_10_Pipeline_VITIS_LOOP_380_3.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_11.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_11_OutBuff_M_value_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_11_Pipeline_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_11_Pipeline_2.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_11_Pipeline_VITIS_LOOP_393_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_11_Pipeline_VITIS_LOOP_398_2.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_11_Pipeline_VITIS_LOOP_398_2_Twidle11_0_0_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_11_Pipeline_VITIS_LOOP_398_2_Twidle11_0_1_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_11_Pipeline_VITIS_LOOP_398_2_Twidle11_1_0_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_11_Pipeline_VITIS_LOOP_398_2_Twidle11_1_1_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_11_Pipeline_VITIS_LOOP_406_3.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_12.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_12_OutBuff_M_value_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_12_Pipeline_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_12_Pipeline_2.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_12_Pipeline_VITIS_LOOP_420_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_12_Pipeline_VITIS_LOOP_425_2.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_12_Pipeline_VITIS_LOOP_425_2_Twidle12_1_0_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_12_Pipeline_VITIS_LOOP_425_2_Twidle12_1_1_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_12_Pipeline_VITIS_LOOP_425_2_Twidle12_3_0_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_12_Pipeline_VITIS_LOOP_425_2_Twidle12_3_1_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_12_Pipeline_VITIS_LOOP_433_3.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_2.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_2_In_M_value_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_2_OutBuff_M_value_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_2_Pipeline_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_2_Pipeline_3.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_2_Pipeline_VITIS_LOOP_163_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_2_Pipeline_VITIS_LOOP_169_2.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_2_Pipeline_VITIS_LOOP_177_3.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_3.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_3_In_M_value_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_3_OutBuff_M_value_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_3_Pipeline_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_3_Pipeline_2.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_3_Pipeline_VITIS_LOOP_189_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_3_Pipeline_VITIS_LOOP_194_2.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_3_Pipeline_VITIS_LOOP_202_3.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_4.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_4_In_M_value_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_4_OutBuff_M_value_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_4_Pipeline_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_4_Pipeline_2.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_4_Pipeline_VITIS_LOOP_213_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_4_Pipeline_VITIS_LOOP_218_2.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_4_Pipeline_VITIS_LOOP_218_2_Twidle4_0_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_4_Pipeline_VITIS_LOOP_218_2_Twidle4_1_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_4_Pipeline_VITIS_LOOP_226_3.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_5.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_5_In_M_value_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_5_OutBuff_M_value_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_5_Pipeline_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_5_Pipeline_2.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_5_Pipeline_VITIS_LOOP_239_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_5_Pipeline_VITIS_LOOP_244_2.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_5_Pipeline_VITIS_LOOP_244_2_Twidle5_0_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_5_Pipeline_VITIS_LOOP_244_2_Twidle5_1_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_5_Pipeline_VITIS_LOOP_252_3.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_6.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_6_In_M_value_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_6_OutBuff_M_value_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_6_Pipeline_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_6_Pipeline_2.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_6_Pipeline_VITIS_LOOP_264_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_6_Pipeline_VITIS_LOOP_269_2.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_6_Pipeline_VITIS_LOOP_269_2_Twidle6_0_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_6_Pipeline_VITIS_LOOP_269_2_Twidle6_1_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_6_Pipeline_VITIS_LOOP_277_3.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_7.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_7_In_M_value_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_7_OutBuff_M_value_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_7_Pipeline_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_7_Pipeline_2.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_7_Pipeline_VITIS_LOOP_289_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_7_Pipeline_VITIS_LOOP_294_2.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_7_Pipeline_VITIS_LOOP_294_2_Twidle7_0_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_7_Pipeline_VITIS_LOOP_294_2_Twidle7_1_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_7_Pipeline_VITIS_LOOP_302_3.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_8.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_8_In_M_value_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_8_OutBuff_M_value_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_8_Pipeline_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_8_Pipeline_2.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_8_Pipeline_VITIS_LOOP_314_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_8_Pipeline_VITIS_LOOP_319_2.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_8_Pipeline_VITIS_LOOP_319_2_Twidle8_0_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_8_Pipeline_VITIS_LOOP_319_2_Twidle8_1_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_8_Pipeline_VITIS_LOOP_327_3.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_9.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_9_In_M_value_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_9_OutBuff_M_value_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_9_Pipeline_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_9_Pipeline_2.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_9_Pipeline_VITIS_LOOP_340_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_9_Pipeline_VITIS_LOOP_345_2.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_9_Pipeline_VITIS_LOOP_345_2_Twidle9_0_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_9_Pipeline_VITIS_LOOP_345_2_Twidle9_1_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fft_stage_9_Pipeline_VITIS_LOOP_353_3.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fifo_w32_d14_S.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fifo_w32_d3_S.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fifo_w64_d1024_A.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fifo_w64_d128_A.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fifo_w64_d15_S.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fifo_w64_d16_S.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fifo_w64_d2048_A.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fifo_w64_d256_A.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fifo_w64_d32_A.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fifo_w64_d4096_A.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fifo_w64_d4_S.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fifo_w64_d512_A.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fifo_w64_d64_A.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fifo_w64_d8_S.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_flow_control_loop_pipe_sequential_init.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fmul_32ns_32ns_32_4_max_dsp_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_fsub_32ns_32ns_32_5_full_dsp_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_gmem_m_axi.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_load_nfft_value.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_load_nfft_value_Pipeline_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_load_nfft_value_Pipeline_VITIS_LOOP_131_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_load_nfft_value_Pipeline_VITIS_LOOP_135_2.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_load_nfft_value_buffer_M_value_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_mux_164_4_1_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_mux_21_32_1_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_mux_42_32_1_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_retrieve_fft_value.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_retrieve_fft_value_Pipeline_VITIS_LOOP_442_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_start_for_fft_stage_10_U0.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_start_for_fft_stage_11_U0.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_start_for_fft_stage_12_U0.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_start_for_fft_stage_1_U0.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_start_for_fft_stage_4_U0.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_start_for_fft_stage_5_U0.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_start_for_fft_stage_6_U0.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_start_for_fft_stage_7_U0.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_start_for_fft_stage_8_U0.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_start_for_fft_stage_9_U0.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/hdl/vhdl/fft_HW_start_for_retrieve_fft_value_U0.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/misc/logo.png filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT0/xgui/fft_HW_v1_0.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/IP-Catalog/FFT1.zip filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/SW_FFT_TEST/CAccelDriver.cpp filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/SW_FFT_TEST/CAccelDriver.hpp filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/SW_FFT_TEST/CConv2DDriver.hpp filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/SW_FFT_TEST/CFFTDriver.cpp filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/SW_FFT_TEST/Makefile filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/SW_FFT_TEST/conv2DTestbench filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/SW_FFT_TEST/conv2DTestbench.cpp filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/SW_FFT_TEST/util.cpp filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/SW_FFT_TEST/util.hpp filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/.apc/autopilot.apfmapping filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/.cproject filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/.project filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/.settings/Vitis_HLS.Debug.launch filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/.settings/Vitis_HLS.Release.launch filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/.settings/language.settings.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/.vitis_hls_log_all.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/hls.app filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/.message_impl.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/.message_syn.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/FFT_HW.bc filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/FFT_HW.g.bc filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/FFT_HW.pp.0.cpp filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/FFT_HW.pp.0.cpp.clang-tidy.loop-label.diag.yml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/FFT_HW.pp.0.cpp.clang-tidy.loop-label.err.log filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/FFT_HW.pp.0.cpp.clang-tidy.loop-label.out.log filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/FFT_HW.pp.0.cpp.clang.diag.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/FFT_HW.pp.0.cpp.clang.err.log filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/FFT_HW.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/FFT_HW.pp.0.cpp.xilinx-dataflow-lawyer.err.log filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/FFT_dataflow.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/FFT_dataflow.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/FFT_dataflow.bind.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/FFT_dataflow.bind.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/FFT_dataflow.compgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/FFT_dataflow.sched.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/FFT_dataflow.sched.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/FFT_dataflow.tbgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/FFT_dataflow.verbose.bind.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/FFT_dataflow.verbose.bind.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/FFT_dataflow.verbose.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/FFT_dataflow.verbose.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/FFT_dataflow.verbose.sched.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/FFT_dataflow.verbose.sched.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/__ctype_info__.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/a.g filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/a.g.0.bc filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/a.g.1.bc filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/a.g.2.bc filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/a.g.2.prechk.bc filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/a.g.bc filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/a.g.ld.0.bc filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/a.g.lto.bc filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/a.o.1.bc filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/a.o.1.tmp.bc filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/a.o.2.bc filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/a.o.3.bc filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/a.pp.bc filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/all.directive.json filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/apatb_fft_HW.cpp filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/apatb_fft_HW_ir.bc filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/apatb_fft_HW_ir.ll filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/autopilot.flow.log filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/autopilot.rtl.models.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/autopilot.rtl.models.txt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/burst.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/coregen/control.h filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/coregen/control.slave.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/coregen/fft_HW_control_s_axi.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/coregen/fft_HW_control_s_axi.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/coregen/fft_HW_mux_21_32_1_1/fft_HW_mux_21_32_1_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/coregen/fft_HW_mux_21_32_1_1/fft_HW_mux_21_32_1_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/coregen/fft_HW_mux_42_32_1_1/fft_HW_mux_42_32_1_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/coregen/fft_HW_mux_42_32_1_1/fft_HW_mux_42_32_1_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/design.bindinfo.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/driver/data/fft_HW.mdd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/driver/data/fft_HW.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/driver/src/Makefile filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/driver/src/xfft_hw.c filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/driver/src/xfft_hw.h filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/driver/src/xfft_hw_hw.h filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/driver/src/xfft_hw_linux.c filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/driver/src/xfft_hw_sinit.c filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/dut.hcp filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/entry_proc.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/entry_proc.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/entry_proc.bind.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/entry_proc.bind.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/entry_proc.compgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/entry_proc.sched.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/entry_proc.sched.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/entry_proc.tbgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/entry_proc.verbose.bind.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/entry_proc.verbose.bind.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/entry_proc.verbose.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/entry_proc.verbose.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/entry_proc.verbose.sched.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/entry_proc.verbose.sched.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fe_messages.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fe_pragma_dump.reflow.0.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_HW.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_HW.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_HW.aemf filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_HW.bind.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_HW.bind.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_HW.compgen.dataonly.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_HW.compgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_HW.constraint.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_HW.design.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_HW.protoinst filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_HW.rtl_wrap.cfg.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_HW.sched.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_HW.sched.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_HW.tbgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_HW.verbose.bind.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_HW.verbose.bind.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_HW.verbose.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_HW.verbose.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_HW.verbose.sched.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_HW.verbose.sched.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_HW_dataflow_ana.wcfg filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_HWap_header.systemc.txt.ap_header.txt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_HWap_header.verilog.txt.ap_header.txt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_HWap_header.vhdl.txt.ap_header.txt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_10.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_10.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_10.bind.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_10.bind.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_10.compgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_10.sched.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_10.sched.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_10.tbgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_10.verbose.bind.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_10.verbose.bind.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_10.verbose.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_10.verbose.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_10.verbose.sched.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_10.verbose.sched.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_10_Pipeline_VITIS_LOOP_367_1.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_10_Pipeline_VITIS_LOOP_367_1.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_10_Pipeline_VITIS_LOOP_367_1.bind.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_10_Pipeline_VITIS_LOOP_367_1.bind.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_10_Pipeline_VITIS_LOOP_367_1.compgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_10_Pipeline_VITIS_LOOP_367_1.sched.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_10_Pipeline_VITIS_LOOP_367_1.sched.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_10_Pipeline_VITIS_LOOP_367_1.tbgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_10_Pipeline_VITIS_LOOP_367_1.verbose.bind.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_10_Pipeline_VITIS_LOOP_367_1.verbose.bind.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_10_Pipeline_VITIS_LOOP_367_1.verbose.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_10_Pipeline_VITIS_LOOP_367_1.verbose.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_10_Pipeline_VITIS_LOOP_367_1.verbose.sched.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_10_Pipeline_VITIS_LOOP_367_1.verbose.sched.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_10_Pipeline_VITIS_LOOP_372_2.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_10_Pipeline_VITIS_LOOP_372_2.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_10_Pipeline_VITIS_LOOP_372_2.bind.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_10_Pipeline_VITIS_LOOP_372_2.bind.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_10_Pipeline_VITIS_LOOP_372_2.compgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_10_Pipeline_VITIS_LOOP_372_2.sched.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_10_Pipeline_VITIS_LOOP_372_2.sched.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_10_Pipeline_VITIS_LOOP_372_2.tbgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_10_Pipeline_VITIS_LOOP_372_2.verbose.bind.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_10_Pipeline_VITIS_LOOP_372_2.verbose.bind.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_10_Pipeline_VITIS_LOOP_372_2.verbose.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_10_Pipeline_VITIS_LOOP_372_2.verbose.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_10_Pipeline_VITIS_LOOP_372_2.verbose.sched.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_10_Pipeline_VITIS_LOOP_372_2.verbose.sched.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_10_Pipeline_VITIS_LOOP_380_3.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_10_Pipeline_VITIS_LOOP_380_3.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_10_Pipeline_VITIS_LOOP_380_3.bind.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_10_Pipeline_VITIS_LOOP_380_3.bind.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_10_Pipeline_VITIS_LOOP_380_3.compgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_10_Pipeline_VITIS_LOOP_380_3.sched.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_10_Pipeline_VITIS_LOOP_380_3.sched.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_10_Pipeline_VITIS_LOOP_380_3.tbgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_10_Pipeline_VITIS_LOOP_380_3.verbose.bind.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_10_Pipeline_VITIS_LOOP_380_3.verbose.bind.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_10_Pipeline_VITIS_LOOP_380_3.verbose.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_10_Pipeline_VITIS_LOOP_380_3.verbose.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_10_Pipeline_VITIS_LOOP_380_3.verbose.sched.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_10_Pipeline_VITIS_LOOP_380_3.verbose.sched.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_11.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_11.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_11.bind.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_11.bind.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_11.compgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_11.sched.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_11.sched.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_11.tbgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_11.verbose.bind.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_11.verbose.bind.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_11.verbose.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_11.verbose.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_11.verbose.sched.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_11.verbose.sched.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_11_Pipeline_VITIS_LOOP_393_1.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_11_Pipeline_VITIS_LOOP_393_1.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_11_Pipeline_VITIS_LOOP_393_1.bind.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_11_Pipeline_VITIS_LOOP_393_1.bind.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_11_Pipeline_VITIS_LOOP_393_1.compgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_11_Pipeline_VITIS_LOOP_393_1.sched.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_11_Pipeline_VITIS_LOOP_393_1.sched.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_11_Pipeline_VITIS_LOOP_393_1.tbgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_11_Pipeline_VITIS_LOOP_393_1.verbose.bind.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_11_Pipeline_VITIS_LOOP_393_1.verbose.bind.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_11_Pipeline_VITIS_LOOP_393_1.verbose.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_11_Pipeline_VITIS_LOOP_393_1.verbose.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_11_Pipeline_VITIS_LOOP_393_1.verbose.sched.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_11_Pipeline_VITIS_LOOP_393_1.verbose.sched.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_11_Pipeline_VITIS_LOOP_398_2.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_11_Pipeline_VITIS_LOOP_398_2.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_11_Pipeline_VITIS_LOOP_398_2.bind.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_11_Pipeline_VITIS_LOOP_398_2.bind.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_11_Pipeline_VITIS_LOOP_398_2.compgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_11_Pipeline_VITIS_LOOP_398_2.sched.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_11_Pipeline_VITIS_LOOP_398_2.sched.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_11_Pipeline_VITIS_LOOP_398_2.tbgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_11_Pipeline_VITIS_LOOP_398_2.verbose.bind.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_11_Pipeline_VITIS_LOOP_398_2.verbose.bind.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_11_Pipeline_VITIS_LOOP_398_2.verbose.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_11_Pipeline_VITIS_LOOP_398_2.verbose.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_11_Pipeline_VITIS_LOOP_398_2.verbose.sched.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_11_Pipeline_VITIS_LOOP_398_2.verbose.sched.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_11_Pipeline_VITIS_LOOP_406_3.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_11_Pipeline_VITIS_LOOP_406_3.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_11_Pipeline_VITIS_LOOP_406_3.bind.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_11_Pipeline_VITIS_LOOP_406_3.bind.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_11_Pipeline_VITIS_LOOP_406_3.compgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_11_Pipeline_VITIS_LOOP_406_3.sched.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_11_Pipeline_VITIS_LOOP_406_3.sched.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_11_Pipeline_VITIS_LOOP_406_3.tbgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_11_Pipeline_VITIS_LOOP_406_3.verbose.bind.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_11_Pipeline_VITIS_LOOP_406_3.verbose.bind.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_11_Pipeline_VITIS_LOOP_406_3.verbose.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_11_Pipeline_VITIS_LOOP_406_3.verbose.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_11_Pipeline_VITIS_LOOP_406_3.verbose.sched.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_11_Pipeline_VITIS_LOOP_406_3.verbose.sched.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_12.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_12.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_12.bind.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_12.bind.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_12.compgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_12.sched.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_12.sched.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_12.tbgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_12.verbose.bind.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_12.verbose.bind.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_12.verbose.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_12.verbose.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_12.verbose.sched.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_12.verbose.sched.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_12_Pipeline_VITIS_LOOP_420_1.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_12_Pipeline_VITIS_LOOP_420_1.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_12_Pipeline_VITIS_LOOP_420_1.bind.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_12_Pipeline_VITIS_LOOP_420_1.bind.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_12_Pipeline_VITIS_LOOP_420_1.compgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_12_Pipeline_VITIS_LOOP_420_1.sched.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_12_Pipeline_VITIS_LOOP_420_1.sched.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_12_Pipeline_VITIS_LOOP_420_1.tbgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_12_Pipeline_VITIS_LOOP_420_1.verbose.bind.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_12_Pipeline_VITIS_LOOP_420_1.verbose.bind.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_12_Pipeline_VITIS_LOOP_420_1.verbose.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_12_Pipeline_VITIS_LOOP_420_1.verbose.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_12_Pipeline_VITIS_LOOP_420_1.verbose.sched.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_12_Pipeline_VITIS_LOOP_420_1.verbose.sched.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_12_Pipeline_VITIS_LOOP_425_2.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_12_Pipeline_VITIS_LOOP_425_2.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_12_Pipeline_VITIS_LOOP_425_2.bind.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_12_Pipeline_VITIS_LOOP_425_2.bind.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_12_Pipeline_VITIS_LOOP_425_2.compgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_12_Pipeline_VITIS_LOOP_425_2.sched.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_12_Pipeline_VITIS_LOOP_425_2.sched.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_12_Pipeline_VITIS_LOOP_425_2.tbgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_12_Pipeline_VITIS_LOOP_425_2.verbose.bind.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_12_Pipeline_VITIS_LOOP_425_2.verbose.bind.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_12_Pipeline_VITIS_LOOP_425_2.verbose.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_12_Pipeline_VITIS_LOOP_425_2.verbose.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_12_Pipeline_VITIS_LOOP_425_2.verbose.sched.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_12_Pipeline_VITIS_LOOP_425_2.verbose.sched.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_12_Pipeline_VITIS_LOOP_433_3.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_12_Pipeline_VITIS_LOOP_433_3.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_12_Pipeline_VITIS_LOOP_433_3.bind.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_12_Pipeline_VITIS_LOOP_433_3.bind.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_12_Pipeline_VITIS_LOOP_433_3.compgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_12_Pipeline_VITIS_LOOP_433_3.sched.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_12_Pipeline_VITIS_LOOP_433_3.sched.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_12_Pipeline_VITIS_LOOP_433_3.tbgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_12_Pipeline_VITIS_LOOP_433_3.verbose.bind.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_12_Pipeline_VITIS_LOOP_433_3.verbose.bind.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_12_Pipeline_VITIS_LOOP_433_3.verbose.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_12_Pipeline_VITIS_LOOP_433_3.verbose.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_12_Pipeline_VITIS_LOOP_433_3.verbose.sched.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_12_Pipeline_VITIS_LOOP_433_3.verbose.sched.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_145.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_145.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_145.bind.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_145.bind.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_145.compgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_145.sched.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_145.sched.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_145.tbgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_145.verbose.bind.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_145.verbose.bind.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_145.verbose.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_145.verbose.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_145.verbose.sched.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_145.verbose.sched.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_2.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_2.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_2.bind.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_2.bind.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_2.compgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_2.sched.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_2.sched.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_2.tbgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_2.verbose.bind.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_2.verbose.bind.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_2.verbose.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_2.verbose.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_2.verbose.sched.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_2.verbose.sched.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_2_Pipeline_VITIS_LOOP_163_1.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_2_Pipeline_VITIS_LOOP_163_1.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_2_Pipeline_VITIS_LOOP_163_1.bind.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_2_Pipeline_VITIS_LOOP_163_1.bind.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_2_Pipeline_VITIS_LOOP_163_1.compgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_2_Pipeline_VITIS_LOOP_163_1.sched.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_2_Pipeline_VITIS_LOOP_163_1.sched.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_2_Pipeline_VITIS_LOOP_163_1.tbgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_2_Pipeline_VITIS_LOOP_163_1.verbose.bind.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_2_Pipeline_VITIS_LOOP_163_1.verbose.bind.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_2_Pipeline_VITIS_LOOP_163_1.verbose.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_2_Pipeline_VITIS_LOOP_163_1.verbose.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_2_Pipeline_VITIS_LOOP_163_1.verbose.sched.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_2_Pipeline_VITIS_LOOP_163_1.verbose.sched.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_2_Pipeline_VITIS_LOOP_169_2.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_2_Pipeline_VITIS_LOOP_169_2.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_2_Pipeline_VITIS_LOOP_169_2.bind.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_2_Pipeline_VITIS_LOOP_169_2.bind.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_2_Pipeline_VITIS_LOOP_169_2.compgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_2_Pipeline_VITIS_LOOP_169_2.sched.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_2_Pipeline_VITIS_LOOP_169_2.sched.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_2_Pipeline_VITIS_LOOP_169_2.tbgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_2_Pipeline_VITIS_LOOP_169_2.verbose.bind.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_2_Pipeline_VITIS_LOOP_169_2.verbose.bind.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_2_Pipeline_VITIS_LOOP_169_2.verbose.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_2_Pipeline_VITIS_LOOP_169_2.verbose.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_2_Pipeline_VITIS_LOOP_169_2.verbose.sched.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_2_Pipeline_VITIS_LOOP_169_2.verbose.sched.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_2_Pipeline_VITIS_LOOP_177_3.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_2_Pipeline_VITIS_LOOP_177_3.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_2_Pipeline_VITIS_LOOP_177_3.bind.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_2_Pipeline_VITIS_LOOP_177_3.bind.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_2_Pipeline_VITIS_LOOP_177_3.compgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_2_Pipeline_VITIS_LOOP_177_3.sched.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_2_Pipeline_VITIS_LOOP_177_3.sched.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_2_Pipeline_VITIS_LOOP_177_3.tbgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_2_Pipeline_VITIS_LOOP_177_3.verbose.bind.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_2_Pipeline_VITIS_LOOP_177_3.verbose.bind.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_2_Pipeline_VITIS_LOOP_177_3.verbose.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_2_Pipeline_VITIS_LOOP_177_3.verbose.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_2_Pipeline_VITIS_LOOP_177_3.verbose.sched.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_2_Pipeline_VITIS_LOOP_177_3.verbose.sched.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_3.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_3.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_3.bind.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_3.bind.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_3.compgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_3.sched.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_3.sched.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_3.tbgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_3.verbose.bind.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_3.verbose.bind.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_3.verbose.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_3.verbose.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_3.verbose.sched.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_3.verbose.sched.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_3_Pipeline_VITIS_LOOP_189_1.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_3_Pipeline_VITIS_LOOP_189_1.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_3_Pipeline_VITIS_LOOP_189_1.bind.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_3_Pipeline_VITIS_LOOP_189_1.bind.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_3_Pipeline_VITIS_LOOP_189_1.compgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_3_Pipeline_VITIS_LOOP_189_1.sched.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_3_Pipeline_VITIS_LOOP_189_1.sched.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_3_Pipeline_VITIS_LOOP_189_1.tbgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_3_Pipeline_VITIS_LOOP_189_1.verbose.bind.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_3_Pipeline_VITIS_LOOP_189_1.verbose.bind.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_3_Pipeline_VITIS_LOOP_189_1.verbose.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_3_Pipeline_VITIS_LOOP_189_1.verbose.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_3_Pipeline_VITIS_LOOP_189_1.verbose.sched.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_3_Pipeline_VITIS_LOOP_189_1.verbose.sched.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_3_Pipeline_VITIS_LOOP_194_2.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_3_Pipeline_VITIS_LOOP_194_2.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_3_Pipeline_VITIS_LOOP_194_2.bind.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_3_Pipeline_VITIS_LOOP_194_2.bind.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_3_Pipeline_VITIS_LOOP_194_2.compgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_3_Pipeline_VITIS_LOOP_194_2.sched.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_3_Pipeline_VITIS_LOOP_194_2.sched.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_3_Pipeline_VITIS_LOOP_194_2.tbgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_3_Pipeline_VITIS_LOOP_194_2.verbose.bind.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_3_Pipeline_VITIS_LOOP_194_2.verbose.bind.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_3_Pipeline_VITIS_LOOP_194_2.verbose.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_3_Pipeline_VITIS_LOOP_194_2.verbose.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_3_Pipeline_VITIS_LOOP_194_2.verbose.sched.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_3_Pipeline_VITIS_LOOP_194_2.verbose.sched.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_3_Pipeline_VITIS_LOOP_202_3.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_3_Pipeline_VITIS_LOOP_202_3.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_3_Pipeline_VITIS_LOOP_202_3.bind.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_3_Pipeline_VITIS_LOOP_202_3.bind.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_3_Pipeline_VITIS_LOOP_202_3.compgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_3_Pipeline_VITIS_LOOP_202_3.sched.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_3_Pipeline_VITIS_LOOP_202_3.sched.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_3_Pipeline_VITIS_LOOP_202_3.tbgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_3_Pipeline_VITIS_LOOP_202_3.verbose.bind.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_3_Pipeline_VITIS_LOOP_202_3.verbose.bind.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_3_Pipeline_VITIS_LOOP_202_3.verbose.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_3_Pipeline_VITIS_LOOP_202_3.verbose.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_3_Pipeline_VITIS_LOOP_202_3.verbose.sched.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_3_Pipeline_VITIS_LOOP_202_3.verbose.sched.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_4.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_4.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_4.bind.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_4.bind.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_4.compgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_4.sched.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_4.sched.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_4.tbgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_4.verbose.bind.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_4.verbose.bind.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_4.verbose.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_4.verbose.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_4.verbose.sched.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_4.verbose.sched.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_4_Pipeline_VITIS_LOOP_213_1.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_4_Pipeline_VITIS_LOOP_213_1.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_4_Pipeline_VITIS_LOOP_213_1.bind.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_4_Pipeline_VITIS_LOOP_213_1.bind.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_4_Pipeline_VITIS_LOOP_213_1.compgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_4_Pipeline_VITIS_LOOP_213_1.sched.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_4_Pipeline_VITIS_LOOP_213_1.sched.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_4_Pipeline_VITIS_LOOP_213_1.tbgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_4_Pipeline_VITIS_LOOP_213_1.verbose.bind.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_4_Pipeline_VITIS_LOOP_213_1.verbose.bind.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_4_Pipeline_VITIS_LOOP_213_1.verbose.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_4_Pipeline_VITIS_LOOP_213_1.verbose.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_4_Pipeline_VITIS_LOOP_213_1.verbose.sched.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_4_Pipeline_VITIS_LOOP_213_1.verbose.sched.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_4_Pipeline_VITIS_LOOP_218_2.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_4_Pipeline_VITIS_LOOP_218_2.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_4_Pipeline_VITIS_LOOP_218_2.bind.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_4_Pipeline_VITIS_LOOP_218_2.bind.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_4_Pipeline_VITIS_LOOP_218_2.compgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_4_Pipeline_VITIS_LOOP_218_2.sched.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_4_Pipeline_VITIS_LOOP_218_2.sched.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_4_Pipeline_VITIS_LOOP_218_2.tbgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_4_Pipeline_VITIS_LOOP_218_2.verbose.bind.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_4_Pipeline_VITIS_LOOP_218_2.verbose.bind.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_4_Pipeline_VITIS_LOOP_218_2.verbose.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_4_Pipeline_VITIS_LOOP_218_2.verbose.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_4_Pipeline_VITIS_LOOP_218_2.verbose.sched.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_4_Pipeline_VITIS_LOOP_218_2.verbose.sched.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_4_Pipeline_VITIS_LOOP_226_3.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_4_Pipeline_VITIS_LOOP_226_3.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_4_Pipeline_VITIS_LOOP_226_3.bind.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_4_Pipeline_VITIS_LOOP_226_3.bind.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_4_Pipeline_VITIS_LOOP_226_3.compgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_4_Pipeline_VITIS_LOOP_226_3.sched.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_4_Pipeline_VITIS_LOOP_226_3.sched.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_4_Pipeline_VITIS_LOOP_226_3.tbgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_4_Pipeline_VITIS_LOOP_226_3.verbose.bind.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_4_Pipeline_VITIS_LOOP_226_3.verbose.bind.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_4_Pipeline_VITIS_LOOP_226_3.verbose.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_4_Pipeline_VITIS_LOOP_226_3.verbose.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_4_Pipeline_VITIS_LOOP_226_3.verbose.sched.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_4_Pipeline_VITIS_LOOP_226_3.verbose.sched.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_5.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_5.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_5.bind.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_5.bind.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_5.compgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_5.sched.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_5.sched.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_5.tbgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_5.verbose.bind.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_5.verbose.bind.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_5.verbose.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_5.verbose.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_5.verbose.sched.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_5.verbose.sched.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_5_Pipeline_VITIS_LOOP_239_1.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_5_Pipeline_VITIS_LOOP_239_1.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_5_Pipeline_VITIS_LOOP_239_1.bind.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_5_Pipeline_VITIS_LOOP_239_1.bind.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_5_Pipeline_VITIS_LOOP_239_1.compgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_5_Pipeline_VITIS_LOOP_239_1.sched.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_5_Pipeline_VITIS_LOOP_239_1.sched.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_5_Pipeline_VITIS_LOOP_239_1.tbgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_5_Pipeline_VITIS_LOOP_239_1.verbose.bind.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_5_Pipeline_VITIS_LOOP_239_1.verbose.bind.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_5_Pipeline_VITIS_LOOP_239_1.verbose.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_5_Pipeline_VITIS_LOOP_239_1.verbose.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_5_Pipeline_VITIS_LOOP_239_1.verbose.sched.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_5_Pipeline_VITIS_LOOP_239_1.verbose.sched.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_5_Pipeline_VITIS_LOOP_244_2.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_5_Pipeline_VITIS_LOOP_244_2.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_5_Pipeline_VITIS_LOOP_244_2.bind.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_5_Pipeline_VITIS_LOOP_244_2.bind.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_5_Pipeline_VITIS_LOOP_244_2.compgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_5_Pipeline_VITIS_LOOP_244_2.sched.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_5_Pipeline_VITIS_LOOP_244_2.sched.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_5_Pipeline_VITIS_LOOP_244_2.tbgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_5_Pipeline_VITIS_LOOP_244_2.verbose.bind.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_5_Pipeline_VITIS_LOOP_244_2.verbose.bind.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_5_Pipeline_VITIS_LOOP_244_2.verbose.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_5_Pipeline_VITIS_LOOP_244_2.verbose.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_5_Pipeline_VITIS_LOOP_244_2.verbose.sched.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_5_Pipeline_VITIS_LOOP_244_2.verbose.sched.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_5_Pipeline_VITIS_LOOP_252_3.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_5_Pipeline_VITIS_LOOP_252_3.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_5_Pipeline_VITIS_LOOP_252_3.bind.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_5_Pipeline_VITIS_LOOP_252_3.bind.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_5_Pipeline_VITIS_LOOP_252_3.compgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_5_Pipeline_VITIS_LOOP_252_3.sched.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_5_Pipeline_VITIS_LOOP_252_3.sched.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_5_Pipeline_VITIS_LOOP_252_3.tbgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_5_Pipeline_VITIS_LOOP_252_3.verbose.bind.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_5_Pipeline_VITIS_LOOP_252_3.verbose.bind.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_5_Pipeline_VITIS_LOOP_252_3.verbose.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_5_Pipeline_VITIS_LOOP_252_3.verbose.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_5_Pipeline_VITIS_LOOP_252_3.verbose.sched.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_5_Pipeline_VITIS_LOOP_252_3.verbose.sched.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_6.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_6.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_6.bind.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_6.bind.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_6.compgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_6.sched.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_6.sched.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_6.tbgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_6.verbose.bind.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_6.verbose.bind.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_6.verbose.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_6.verbose.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_6.verbose.sched.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_6.verbose.sched.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_6_Pipeline_VITIS_LOOP_264_1.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_6_Pipeline_VITIS_LOOP_264_1.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_6_Pipeline_VITIS_LOOP_264_1.bind.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_6_Pipeline_VITIS_LOOP_264_1.bind.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_6_Pipeline_VITIS_LOOP_264_1.compgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_6_Pipeline_VITIS_LOOP_264_1.sched.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_6_Pipeline_VITIS_LOOP_264_1.sched.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_6_Pipeline_VITIS_LOOP_264_1.tbgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_6_Pipeline_VITIS_LOOP_264_1.verbose.bind.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_6_Pipeline_VITIS_LOOP_264_1.verbose.bind.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_6_Pipeline_VITIS_LOOP_264_1.verbose.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_6_Pipeline_VITIS_LOOP_264_1.verbose.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_6_Pipeline_VITIS_LOOP_264_1.verbose.sched.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_6_Pipeline_VITIS_LOOP_264_1.verbose.sched.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_6_Pipeline_VITIS_LOOP_269_2.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_6_Pipeline_VITIS_LOOP_269_2.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_6_Pipeline_VITIS_LOOP_269_2.bind.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_6_Pipeline_VITIS_LOOP_269_2.bind.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_6_Pipeline_VITIS_LOOP_269_2.compgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_6_Pipeline_VITIS_LOOP_269_2.sched.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_6_Pipeline_VITIS_LOOP_269_2.sched.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_6_Pipeline_VITIS_LOOP_269_2.tbgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_6_Pipeline_VITIS_LOOP_269_2.verbose.bind.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_6_Pipeline_VITIS_LOOP_269_2.verbose.bind.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_6_Pipeline_VITIS_LOOP_269_2.verbose.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_6_Pipeline_VITIS_LOOP_269_2.verbose.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_6_Pipeline_VITIS_LOOP_269_2.verbose.sched.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_6_Pipeline_VITIS_LOOP_269_2.verbose.sched.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_6_Pipeline_VITIS_LOOP_277_3.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_6_Pipeline_VITIS_LOOP_277_3.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_6_Pipeline_VITIS_LOOP_277_3.bind.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_6_Pipeline_VITIS_LOOP_277_3.bind.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_6_Pipeline_VITIS_LOOP_277_3.compgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_6_Pipeline_VITIS_LOOP_277_3.sched.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_6_Pipeline_VITIS_LOOP_277_3.sched.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_6_Pipeline_VITIS_LOOP_277_3.tbgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_6_Pipeline_VITIS_LOOP_277_3.verbose.bind.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_6_Pipeline_VITIS_LOOP_277_3.verbose.bind.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_6_Pipeline_VITIS_LOOP_277_3.verbose.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_6_Pipeline_VITIS_LOOP_277_3.verbose.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_6_Pipeline_VITIS_LOOP_277_3.verbose.sched.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_6_Pipeline_VITIS_LOOP_277_3.verbose.sched.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_7.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_7.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_7.bind.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_7.bind.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_7.compgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_7.sched.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_7.sched.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_7.tbgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_7.verbose.bind.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_7.verbose.bind.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_7.verbose.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_7.verbose.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_7.verbose.sched.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_7.verbose.sched.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_7_Pipeline_VITIS_LOOP_289_1.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_7_Pipeline_VITIS_LOOP_289_1.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_7_Pipeline_VITIS_LOOP_289_1.bind.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_7_Pipeline_VITIS_LOOP_289_1.bind.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_7_Pipeline_VITIS_LOOP_289_1.compgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_7_Pipeline_VITIS_LOOP_289_1.sched.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_7_Pipeline_VITIS_LOOP_289_1.sched.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_7_Pipeline_VITIS_LOOP_289_1.tbgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_7_Pipeline_VITIS_LOOP_289_1.verbose.bind.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_7_Pipeline_VITIS_LOOP_289_1.verbose.bind.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_7_Pipeline_VITIS_LOOP_289_1.verbose.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_7_Pipeline_VITIS_LOOP_289_1.verbose.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_7_Pipeline_VITIS_LOOP_289_1.verbose.sched.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_7_Pipeline_VITIS_LOOP_289_1.verbose.sched.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_7_Pipeline_VITIS_LOOP_294_2.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_7_Pipeline_VITIS_LOOP_294_2.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_7_Pipeline_VITIS_LOOP_294_2.bind.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_7_Pipeline_VITIS_LOOP_294_2.bind.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_7_Pipeline_VITIS_LOOP_294_2.compgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_7_Pipeline_VITIS_LOOP_294_2.sched.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_7_Pipeline_VITIS_LOOP_294_2.sched.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_7_Pipeline_VITIS_LOOP_294_2.tbgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_7_Pipeline_VITIS_LOOP_294_2.verbose.bind.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_7_Pipeline_VITIS_LOOP_294_2.verbose.bind.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_7_Pipeline_VITIS_LOOP_294_2.verbose.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_7_Pipeline_VITIS_LOOP_294_2.verbose.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_7_Pipeline_VITIS_LOOP_294_2.verbose.sched.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_7_Pipeline_VITIS_LOOP_294_2.verbose.sched.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_7_Pipeline_VITIS_LOOP_302_3.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_7_Pipeline_VITIS_LOOP_302_3.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_7_Pipeline_VITIS_LOOP_302_3.bind.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_7_Pipeline_VITIS_LOOP_302_3.bind.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_7_Pipeline_VITIS_LOOP_302_3.compgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_7_Pipeline_VITIS_LOOP_302_3.sched.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_7_Pipeline_VITIS_LOOP_302_3.sched.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_7_Pipeline_VITIS_LOOP_302_3.tbgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_7_Pipeline_VITIS_LOOP_302_3.verbose.bind.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_7_Pipeline_VITIS_LOOP_302_3.verbose.bind.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_7_Pipeline_VITIS_LOOP_302_3.verbose.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_7_Pipeline_VITIS_LOOP_302_3.verbose.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_7_Pipeline_VITIS_LOOP_302_3.verbose.sched.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_7_Pipeline_VITIS_LOOP_302_3.verbose.sched.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_8.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_8.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_8.bind.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_8.bind.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_8.compgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_8.sched.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_8.sched.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_8.tbgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_8.verbose.bind.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_8.verbose.bind.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_8.verbose.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_8.verbose.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_8.verbose.sched.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_8.verbose.sched.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_8_Pipeline_VITIS_LOOP_314_1.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_8_Pipeline_VITIS_LOOP_314_1.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_8_Pipeline_VITIS_LOOP_314_1.bind.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_8_Pipeline_VITIS_LOOP_314_1.bind.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_8_Pipeline_VITIS_LOOP_314_1.compgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_8_Pipeline_VITIS_LOOP_314_1.sched.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_8_Pipeline_VITIS_LOOP_314_1.sched.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_8_Pipeline_VITIS_LOOP_314_1.tbgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_8_Pipeline_VITIS_LOOP_314_1.verbose.bind.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_8_Pipeline_VITIS_LOOP_314_1.verbose.bind.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_8_Pipeline_VITIS_LOOP_314_1.verbose.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_8_Pipeline_VITIS_LOOP_314_1.verbose.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_8_Pipeline_VITIS_LOOP_314_1.verbose.sched.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_8_Pipeline_VITIS_LOOP_314_1.verbose.sched.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_8_Pipeline_VITIS_LOOP_319_2.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_8_Pipeline_VITIS_LOOP_319_2.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_8_Pipeline_VITIS_LOOP_319_2.bind.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_8_Pipeline_VITIS_LOOP_319_2.bind.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_8_Pipeline_VITIS_LOOP_319_2.compgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_8_Pipeline_VITIS_LOOP_319_2.sched.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_8_Pipeline_VITIS_LOOP_319_2.sched.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_8_Pipeline_VITIS_LOOP_319_2.tbgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_8_Pipeline_VITIS_LOOP_319_2.verbose.bind.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_8_Pipeline_VITIS_LOOP_319_2.verbose.bind.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_8_Pipeline_VITIS_LOOP_319_2.verbose.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_8_Pipeline_VITIS_LOOP_319_2.verbose.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_8_Pipeline_VITIS_LOOP_319_2.verbose.sched.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_8_Pipeline_VITIS_LOOP_319_2.verbose.sched.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_8_Pipeline_VITIS_LOOP_327_3.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_8_Pipeline_VITIS_LOOP_327_3.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_8_Pipeline_VITIS_LOOP_327_3.bind.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_8_Pipeline_VITIS_LOOP_327_3.bind.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_8_Pipeline_VITIS_LOOP_327_3.compgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_8_Pipeline_VITIS_LOOP_327_3.sched.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_8_Pipeline_VITIS_LOOP_327_3.sched.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_8_Pipeline_VITIS_LOOP_327_3.tbgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_8_Pipeline_VITIS_LOOP_327_3.verbose.bind.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_8_Pipeline_VITIS_LOOP_327_3.verbose.bind.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_8_Pipeline_VITIS_LOOP_327_3.verbose.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_8_Pipeline_VITIS_LOOP_327_3.verbose.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_8_Pipeline_VITIS_LOOP_327_3.verbose.sched.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_8_Pipeline_VITIS_LOOP_327_3.verbose.sched.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_9.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_9.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_9.bind.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_9.bind.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_9.compgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_9.sched.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_9.sched.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_9.tbgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_9.verbose.bind.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_9.verbose.bind.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_9.verbose.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_9.verbose.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_9.verbose.sched.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_9.verbose.sched.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_9_Pipeline_VITIS_LOOP_340_1.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_9_Pipeline_VITIS_LOOP_340_1.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_9_Pipeline_VITIS_LOOP_340_1.bind.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_9_Pipeline_VITIS_LOOP_340_1.bind.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_9_Pipeline_VITIS_LOOP_340_1.compgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_9_Pipeline_VITIS_LOOP_340_1.sched.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_9_Pipeline_VITIS_LOOP_340_1.sched.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_9_Pipeline_VITIS_LOOP_340_1.tbgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_9_Pipeline_VITIS_LOOP_340_1.verbose.bind.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_9_Pipeline_VITIS_LOOP_340_1.verbose.bind.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_9_Pipeline_VITIS_LOOP_340_1.verbose.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_9_Pipeline_VITIS_LOOP_340_1.verbose.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_9_Pipeline_VITIS_LOOP_340_1.verbose.sched.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_9_Pipeline_VITIS_LOOP_340_1.verbose.sched.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_9_Pipeline_VITIS_LOOP_345_2.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_9_Pipeline_VITIS_LOOP_345_2.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_9_Pipeline_VITIS_LOOP_345_2.bind.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_9_Pipeline_VITIS_LOOP_345_2.bind.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_9_Pipeline_VITIS_LOOP_345_2.compgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_9_Pipeline_VITIS_LOOP_345_2.sched.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_9_Pipeline_VITIS_LOOP_345_2.sched.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_9_Pipeline_VITIS_LOOP_345_2.tbgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_9_Pipeline_VITIS_LOOP_345_2.verbose.bind.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_9_Pipeline_VITIS_LOOP_345_2.verbose.bind.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_9_Pipeline_VITIS_LOOP_345_2.verbose.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_9_Pipeline_VITIS_LOOP_345_2.verbose.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_9_Pipeline_VITIS_LOOP_345_2.verbose.sched.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_9_Pipeline_VITIS_LOOP_345_2.verbose.sched.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_9_Pipeline_VITIS_LOOP_353_3.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_9_Pipeline_VITIS_LOOP_353_3.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_9_Pipeline_VITIS_LOOP_353_3.bind.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_9_Pipeline_VITIS_LOOP_353_3.bind.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_9_Pipeline_VITIS_LOOP_353_3.compgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_9_Pipeline_VITIS_LOOP_353_3.sched.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_9_Pipeline_VITIS_LOOP_353_3.sched.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_9_Pipeline_VITIS_LOOP_353_3.tbgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_9_Pipeline_VITIS_LOOP_353_3.verbose.bind.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_9_Pipeline_VITIS_LOOP_353_3.verbose.bind.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_9_Pipeline_VITIS_LOOP_353_3.verbose.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_9_Pipeline_VITIS_LOOP_353_3.verbose.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_9_Pipeline_VITIS_LOOP_353_3.verbose.sched.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/fft_stage_9_Pipeline_VITIS_LOOP_353_3.verbose.sched.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/global.setting.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/hls_design_meta.cpp filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/hls_design_meta.h filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/load_nfft_value.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/load_nfft_value.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/load_nfft_value.bind.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/load_nfft_value.bind.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/load_nfft_value.compgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/load_nfft_value.sched.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/load_nfft_value.sched.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/load_nfft_value.tbgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/load_nfft_value.verbose.bind.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/load_nfft_value.verbose.bind.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/load_nfft_value.verbose.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/load_nfft_value.verbose.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/load_nfft_value.verbose.sched.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/load_nfft_value.verbose.sched.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/load_nfft_value_Pipeline_VITIS_LOOP_131_1.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/load_nfft_value_Pipeline_VITIS_LOOP_131_1.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/load_nfft_value_Pipeline_VITIS_LOOP_131_1.bind.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/load_nfft_value_Pipeline_VITIS_LOOP_131_1.bind.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/load_nfft_value_Pipeline_VITIS_LOOP_131_1.compgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/load_nfft_value_Pipeline_VITIS_LOOP_131_1.sched.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/load_nfft_value_Pipeline_VITIS_LOOP_131_1.sched.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/load_nfft_value_Pipeline_VITIS_LOOP_131_1.tbgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/load_nfft_value_Pipeline_VITIS_LOOP_131_1.verbose.bind.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/load_nfft_value_Pipeline_VITIS_LOOP_131_1.verbose.bind.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/load_nfft_value_Pipeline_VITIS_LOOP_131_1.verbose.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/load_nfft_value_Pipeline_VITIS_LOOP_131_1.verbose.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/load_nfft_value_Pipeline_VITIS_LOOP_131_1.verbose.sched.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/load_nfft_value_Pipeline_VITIS_LOOP_131_1.verbose.sched.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/load_nfft_value_Pipeline_VITIS_LOOP_135_2.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/load_nfft_value_Pipeline_VITIS_LOOP_135_2.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/load_nfft_value_Pipeline_VITIS_LOOP_135_2.bind.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/load_nfft_value_Pipeline_VITIS_LOOP_135_2.bind.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/load_nfft_value_Pipeline_VITIS_LOOP_135_2.compgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/load_nfft_value_Pipeline_VITIS_LOOP_135_2.sched.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/load_nfft_value_Pipeline_VITIS_LOOP_135_2.sched.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/load_nfft_value_Pipeline_VITIS_LOOP_135_2.tbgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/load_nfft_value_Pipeline_VITIS_LOOP_135_2.verbose.bind.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/load_nfft_value_Pipeline_VITIS_LOOP_135_2.verbose.bind.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/load_nfft_value_Pipeline_VITIS_LOOP_135_2.verbose.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/load_nfft_value_Pipeline_VITIS_LOOP_135_2.verbose.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/load_nfft_value_Pipeline_VITIS_LOOP_135_2.verbose.sched.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/load_nfft_value_Pipeline_VITIS_LOOP_135_2.verbose.sched.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/mapper_fft_HW.cpp filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/retrieve_fft_value.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/retrieve_fft_value.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/retrieve_fft_value.bind.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/retrieve_fft_value.bind.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/retrieve_fft_value.compgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/retrieve_fft_value.sched.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/retrieve_fft_value.sched.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/retrieve_fft_value.tbgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/retrieve_fft_value.verbose.bind.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/retrieve_fft_value.verbose.bind.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/retrieve_fft_value.verbose.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/retrieve_fft_value.verbose.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/retrieve_fft_value.verbose.sched.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/retrieve_fft_value.verbose.sched.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/retrieve_fft_value_Pipeline_VITIS_LOOP_442_1.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/retrieve_fft_value_Pipeline_VITIS_LOOP_442_1.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/retrieve_fft_value_Pipeline_VITIS_LOOP_442_1.bind.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/retrieve_fft_value_Pipeline_VITIS_LOOP_442_1.bind.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/retrieve_fft_value_Pipeline_VITIS_LOOP_442_1.compgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/retrieve_fft_value_Pipeline_VITIS_LOOP_442_1.sched.adb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/retrieve_fft_value_Pipeline_VITIS_LOOP_442_1.sched.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/retrieve_fft_value_Pipeline_VITIS_LOOP_442_1.tbgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/retrieve_fft_value_Pipeline_VITIS_LOOP_442_1.verbose.bind.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/retrieve_fft_value_Pipeline_VITIS_LOOP_442_1.verbose.bind.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/retrieve_fft_value_Pipeline_VITIS_LOOP_442_1.verbose.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/retrieve_fft_value_Pipeline_VITIS_LOOP_442_1.verbose.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/retrieve_fft_value_Pipeline_VITIS_LOOP_442_1.verbose.sched.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/retrieve_fft_value_Pipeline_VITIS_LOOP_442_1.verbose.sched.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/top-io-fe.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vhdl/fft_HW_control_s_axi.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vhdl/fft_HW_fadd_32ns_32ns_32_5_full_dsp_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vhdl/fft_HW_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vhdl/fft_HW_faddfsub_32ns_32ns_32_5_full_dsp_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vhdl/fft_HW_faddfsub_32ns_32ns_32_5_full_dsp_1_ip.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vhdl/fft_HW_fft_stage_10_In_re_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vhdl/fft_HW_fft_stage_10_Pipeline_VITIS_LOOP_372_2_Twidle10_im_0_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vhdl/fft_HW_fft_stage_10_Pipeline_VITIS_LOOP_372_2_Twidle10_im_1_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vhdl/fft_HW_fft_stage_10_Pipeline_VITIS_LOOP_372_2_Twidle10_re_0_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vhdl/fft_HW_fft_stage_10_Pipeline_VITIS_LOOP_372_2_Twidle10_re_1_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vhdl/fft_HW_fft_stage_11_OutBuff_re_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vhdl/fft_HW_fft_stage_11_Pipeline_VITIS_LOOP_398_2_Twidle11_im_0_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vhdl/fft_HW_fft_stage_11_Pipeline_VITIS_LOOP_398_2_Twidle11_im_1_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vhdl/fft_HW_fft_stage_11_Pipeline_VITIS_LOOP_398_2_Twidle11_re_0_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vhdl/fft_HW_fft_stage_11_Pipeline_VITIS_LOOP_398_2_Twidle11_re_1_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vhdl/fft_HW_fft_stage_12_OutBuff_re_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vhdl/fft_HW_fft_stage_12_Pipeline_VITIS_LOOP_425_2_Twidle12_im_1_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vhdl/fft_HW_fft_stage_12_Pipeline_VITIS_LOOP_425_2_Twidle12_im_3_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vhdl/fft_HW_fft_stage_12_Pipeline_VITIS_LOOP_425_2_Twidle12_re_1_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vhdl/fft_HW_fft_stage_12_Pipeline_VITIS_LOOP_425_2_Twidle12_re_3_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vhdl/fft_HW_fft_stage_2_In_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vhdl/fft_HW_fft_stage_2_OutBuff_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vhdl/fft_HW_fft_stage_2_Pipeline_VITIS_LOOP_169_2_Twidle2_im_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vhdl/fft_HW_fft_stage_2_Pipeline_VITIS_LOOP_169_2_Twidle2_re_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vhdl/fft_HW_fft_stage_3_In_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vhdl/fft_HW_fft_stage_3_OutBuff_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vhdl/fft_HW_fft_stage_3_Pipeline_VITIS_LOOP_194_2_Twidle3_im_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vhdl/fft_HW_fft_stage_3_Pipeline_VITIS_LOOP_194_2_Twidle3_re_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vhdl/fft_HW_fft_stage_4_In_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vhdl/fft_HW_fft_stage_4_OutBuff_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vhdl/fft_HW_fft_stage_4_Pipeline_VITIS_LOOP_218_2_Twidle4_im_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vhdl/fft_HW_fft_stage_4_Pipeline_VITIS_LOOP_218_2_Twidle4_re_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vhdl/fft_HW_fft_stage_5_In_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vhdl/fft_HW_fft_stage_5_OutBuff_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vhdl/fft_HW_fft_stage_5_Pipeline_VITIS_LOOP_244_2_Twidle5_im_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vhdl/fft_HW_fft_stage_5_Pipeline_VITIS_LOOP_244_2_Twidle5_re_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vhdl/fft_HW_fft_stage_6_In_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vhdl/fft_HW_fft_stage_6_OutBuff_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vhdl/fft_HW_fft_stage_6_Pipeline_VITIS_LOOP_269_2_Twidle6_im_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vhdl/fft_HW_fft_stage_6_Pipeline_VITIS_LOOP_269_2_Twidle6_re_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vhdl/fft_HW_fft_stage_7_In_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vhdl/fft_HW_fft_stage_7_OutBuff_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vhdl/fft_HW_fft_stage_7_Pipeline_VITIS_LOOP_294_2_Twidle7_im_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vhdl/fft_HW_fft_stage_7_Pipeline_VITIS_LOOP_294_2_Twidle7_re_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vhdl/fft_HW_fft_stage_8_In_re_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vhdl/fft_HW_fft_stage_8_OutBuff_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vhdl/fft_HW_fft_stage_8_Pipeline_VITIS_LOOP_319_2_Twidle8_im_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vhdl/fft_HW_fft_stage_8_Pipeline_VITIS_LOOP_319_2_Twidle8_re_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vhdl/fft_HW_fft_stage_9_In_re_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vhdl/fft_HW_fft_stage_9_OutBuff_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vhdl/fft_HW_fft_stage_9_Pipeline_VITIS_LOOP_345_2_Twidle9_im_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vhdl/fft_HW_fft_stage_9_Pipeline_VITIS_LOOP_345_2_Twidle9_re_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vhdl/fft_HW_fifo_w32_d14_S.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vhdl/fft_HW_fifo_w64_d1024_A.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vhdl/fft_HW_fifo_w64_d128_A.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vhdl/fft_HW_fifo_w64_d15_S.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vhdl/fft_HW_fifo_w64_d16_S.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vhdl/fft_HW_fifo_w64_d2048_A.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vhdl/fft_HW_fifo_w64_d256_A.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vhdl/fft_HW_fifo_w64_d32_A.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vhdl/fft_HW_fifo_w64_d4096_A.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vhdl/fft_HW_fifo_w64_d4_S.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vhdl/fft_HW_fifo_w64_d512_A.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vhdl/fft_HW_fifo_w64_d64_A.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vhdl/fft_HW_fifo_w64_d8_S.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vhdl/fft_HW_fmul_32ns_32ns_32_4_max_dsp_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vhdl/fft_HW_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vhdl/fft_HW_fsub_32ns_32ns_32_5_full_dsp_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vhdl/fft_HW_fsub_32ns_32ns_32_5_full_dsp_1_ip.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vhdl/fft_HW_gmem_m_axi.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vhdl/fft_HW_load_nfft_value_buffer_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vhdl/fft_HW_mux_21_32_1_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vhdl/fft_HW_mux_42_32_1_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vhdl/fft_HW_start_for_fft_stage_10_U0.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vhdl/fft_HW_start_for_fft_stage_11_U0.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vhdl/fft_HW_start_for_fft_stage_12_U0.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vhdl/fft_HW_start_for_fft_stage_145_U0.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vhdl/fft_HW_start_for_fft_stage_2_U0.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vhdl/fft_HW_start_for_fft_stage_3_U0.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vhdl/fft_HW_start_for_fft_stage_4_U0.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vhdl/fft_HW_start_for_fft_stage_5_U0.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vhdl/fft_HW_start_for_fft_stage_6_U0.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vhdl/fft_HW_start_for_fft_stage_7_U0.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vhdl/fft_HW_start_for_fft_stage_8_U0.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vhdl/fft_HW_start_for_fft_stage_9_U0.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vhdl/fft_HW_start_for_retrieve_fft_value_U0.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_control_s_axi.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_fadd_32ns_32ns_32_5_full_dsp_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_faddfsub_32ns_32ns_32_5_full_dsp_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_faddfsub_32ns_32ns_32_5_full_dsp_1_ip.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_fft_stage_10_In_re_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_fft_stage_10_Pipeline_VITIS_LOOP_372_2_Twidle10_im_0_RAM_T2P_BRAM_1R1W.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_fft_stage_10_Pipeline_VITIS_LOOP_372_2_Twidle10_im_0_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_fft_stage_10_Pipeline_VITIS_LOOP_372_2_Twidle10_im_1_RAM_T2P_BRAM_1R1W.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_fft_stage_10_Pipeline_VITIS_LOOP_372_2_Twidle10_im_1_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_fft_stage_10_Pipeline_VITIS_LOOP_372_2_Twidle10_re_0_RAM_T2P_BRAM_1R1W.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_fft_stage_10_Pipeline_VITIS_LOOP_372_2_Twidle10_re_0_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_fft_stage_10_Pipeline_VITIS_LOOP_372_2_Twidle10_re_1_RAM_T2P_BRAM_1R1W.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_fft_stage_10_Pipeline_VITIS_LOOP_372_2_Twidle10_re_1_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_fft_stage_11_OutBuff_re_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_fft_stage_11_Pipeline_VITIS_LOOP_398_2_Twidle11_im_0_RAM_T2P_BRAM_1R1W.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_fft_stage_11_Pipeline_VITIS_LOOP_398_2_Twidle11_im_0_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_fft_stage_11_Pipeline_VITIS_LOOP_398_2_Twidle11_im_1_RAM_T2P_BRAM_1R1W.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_fft_stage_11_Pipeline_VITIS_LOOP_398_2_Twidle11_im_1_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_fft_stage_11_Pipeline_VITIS_LOOP_398_2_Twidle11_re_0_RAM_T2P_BRAM_1R1W.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_fft_stage_11_Pipeline_VITIS_LOOP_398_2_Twidle11_re_0_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_fft_stage_11_Pipeline_VITIS_LOOP_398_2_Twidle11_re_1_RAM_T2P_BRAM_1R1W.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_fft_stage_11_Pipeline_VITIS_LOOP_398_2_Twidle11_re_1_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_fft_stage_12_OutBuff_re_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_fft_stage_12_Pipeline_VITIS_LOOP_425_2_Twidle12_im_1_RAM_T2P_BRAM_1R1W.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_fft_stage_12_Pipeline_VITIS_LOOP_425_2_Twidle12_im_1_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_fft_stage_12_Pipeline_VITIS_LOOP_425_2_Twidle12_im_3_RAM_T2P_BRAM_1R1W.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_fft_stage_12_Pipeline_VITIS_LOOP_425_2_Twidle12_im_3_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_fft_stage_12_Pipeline_VITIS_LOOP_425_2_Twidle12_re_1_RAM_T2P_BRAM_1R1W.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_fft_stage_12_Pipeline_VITIS_LOOP_425_2_Twidle12_re_1_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_fft_stage_12_Pipeline_VITIS_LOOP_425_2_Twidle12_re_3_RAM_T2P_BRAM_1R1W.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_fft_stage_12_Pipeline_VITIS_LOOP_425_2_Twidle12_re_3_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_fft_stage_2_In_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_fft_stage_2_OutBuff_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_fft_stage_2_Pipeline_VITIS_LOOP_169_2_Twidle2_im_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_fft_stage_2_Pipeline_VITIS_LOOP_169_2_Twidle2_re_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_fft_stage_3_In_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_fft_stage_3_OutBuff_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_fft_stage_3_Pipeline_VITIS_LOOP_194_2_Twidle3_im_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_fft_stage_3_Pipeline_VITIS_LOOP_194_2_Twidle3_re_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_fft_stage_4_In_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_fft_stage_4_OutBuff_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_fft_stage_4_Pipeline_VITIS_LOOP_218_2_Twidle4_im_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_fft_stage_4_Pipeline_VITIS_LOOP_218_2_Twidle4_re_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_fft_stage_5_In_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_fft_stage_5_OutBuff_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_fft_stage_5_Pipeline_VITIS_LOOP_244_2_Twidle5_im_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_fft_stage_5_Pipeline_VITIS_LOOP_244_2_Twidle5_im_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_fft_stage_5_Pipeline_VITIS_LOOP_244_2_Twidle5_re_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_fft_stage_5_Pipeline_VITIS_LOOP_244_2_Twidle5_re_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_fft_stage_6_In_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_fft_stage_6_OutBuff_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_fft_stage_6_Pipeline_VITIS_LOOP_269_2_Twidle6_im_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_fft_stage_6_Pipeline_VITIS_LOOP_269_2_Twidle6_im_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_fft_stage_6_Pipeline_VITIS_LOOP_269_2_Twidle6_re_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_fft_stage_6_Pipeline_VITIS_LOOP_269_2_Twidle6_re_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_fft_stage_7_In_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_fft_stage_7_OutBuff_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_fft_stage_7_Pipeline_VITIS_LOOP_294_2_Twidle7_im_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_fft_stage_7_Pipeline_VITIS_LOOP_294_2_Twidle7_im_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_fft_stage_7_Pipeline_VITIS_LOOP_294_2_Twidle7_re_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_fft_stage_7_Pipeline_VITIS_LOOP_294_2_Twidle7_re_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_fft_stage_8_In_re_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_fft_stage_8_OutBuff_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_fft_stage_8_Pipeline_VITIS_LOOP_319_2_Twidle8_im_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_fft_stage_8_Pipeline_VITIS_LOOP_319_2_Twidle8_im_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_fft_stage_8_Pipeline_VITIS_LOOP_319_2_Twidle8_re_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_fft_stage_8_Pipeline_VITIS_LOOP_319_2_Twidle8_re_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_fft_stage_9_In_re_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_fft_stage_9_OutBuff_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_fft_stage_9_Pipeline_VITIS_LOOP_345_2_Twidle9_im_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_fft_stage_9_Pipeline_VITIS_LOOP_345_2_Twidle9_im_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_fft_stage_9_Pipeline_VITIS_LOOP_345_2_Twidle9_re_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_fft_stage_9_Pipeline_VITIS_LOOP_345_2_Twidle9_re_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_fifo_w32_d14_S.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_fifo_w64_d1024_A.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_fifo_w64_d128_A.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_fifo_w64_d15_S.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_fifo_w64_d16_S.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_fifo_w64_d2048_A.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_fifo_w64_d256_A.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_fifo_w64_d32_A.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_fifo_w64_d4096_A.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_fifo_w64_d4_S.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_fifo_w64_d512_A.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_fifo_w64_d64_A.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_fifo_w64_d8_S.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_fmul_32ns_32ns_32_4_max_dsp_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_fsub_32ns_32ns_32_5_full_dsp_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_fsub_32ns_32ns_32_5_full_dsp_1_ip.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_gmem_m_axi.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_load_nfft_value_buffer_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_mux_21_32_1_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_mux_42_32_1_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_start_for_fft_stage_10_U0.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_start_for_fft_stage_11_U0.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_start_for_fft_stage_12_U0.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_start_for_fft_stage_145_U0.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_start_for_fft_stage_2_U0.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_start_for_fft_stage_3_U0.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_start_for_fft_stage_4_U0.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_start_for_fft_stage_5_U0.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_start_for_fft_stage_6_U0.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_start_for_fft_stage_7_U0.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_start_for_fft_stage_8_U0.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_start_for_fft_stage_9_U0.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_start_for_retrieve_fft_value_U0.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.autopilot/xcd.log filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/.debug/fft_HW.protoinst filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/csim/build/Makefile.rules filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/csim/build/csim.exe filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/csim/build/csim.mk filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/csim/build/obj/FFT_HW.d filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/csim/build/obj/Testbench.d filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/csim/build/run_sim.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/csim/build/sim.sh filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/csim/report/_csim.log filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/csim/report/fft_HW_csim.log filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/directives.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/MathiasTheBest_hls_fft_HW_1_0.zip filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/component.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/constraints/fft_HW_ooc.xdc filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/doc/ReleaseNotes.txt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/drivers/fft_HW_v1_0/data/fft_HW.mdd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/drivers/fft_HW_v1_0/data/fft_HW.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/drivers/fft_HW_v1_0/src/Makefile filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/drivers/fft_HW_v1_0/src/xfft_hw.c filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/drivers/fft_HW_v1_0/src/xfft_hw.h filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/drivers/fft_HW_v1_0/src/xfft_hw_hw.h filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/drivers/fft_HW_v1_0/src/xfft_hw_linux.c filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/drivers/fft_HW_v1_0/src/xfft_hw_sinit.c filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/example/ipi_example.sh filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/example/ipi_example.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/fft_HW_info.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/ip/fft_HW_fadd_32ns_32ns_32_5_full_dsp_1_ip.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/ip/fft_HW_faddfsub_32ns_32ns_32_5_full_dsp_1_ip.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/ip/fft_HW_fmul_32ns_32ns_32_4_max_dsp_1_ip.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/ip/fft_HW_fsub_32ns_32ns_32_5_full_dsp_1_ip.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_FFT_dataflow.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_control_s_axi.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_entry_proc.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fadd_32ns_32ns_32_5_full_dsp_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_faddfsub_32ns_32ns_32_5_full_dsp_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_10.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_10_In_re_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_10_Pipeline_VITIS_LOOP_367_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_10_Pipeline_VITIS_LOOP_372_2.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_10_Pipeline_VITIS_LOOP_372_2_Twidle10_im_0_RAM_T2P_BRAM_1R1W.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_10_Pipeline_VITIS_LOOP_372_2_Twidle10_im_0_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_10_Pipeline_VITIS_LOOP_372_2_Twidle10_im_1_RAM_T2P_BRAM_1R1W.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_10_Pipeline_VITIS_LOOP_372_2_Twidle10_im_1_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_10_Pipeline_VITIS_LOOP_372_2_Twidle10_re_0_RAM_T2P_BRAM_1R1W.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_10_Pipeline_VITIS_LOOP_372_2_Twidle10_re_0_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_10_Pipeline_VITIS_LOOP_372_2_Twidle10_re_1_RAM_T2P_BRAM_1R1W.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_10_Pipeline_VITIS_LOOP_372_2_Twidle10_re_1_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_10_Pipeline_VITIS_LOOP_380_3.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_11.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_11_OutBuff_re_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_11_Pipeline_VITIS_LOOP_393_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_11_Pipeline_VITIS_LOOP_398_2.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_11_Pipeline_VITIS_LOOP_398_2_Twidle11_im_0_RAM_T2P_BRAM_1R1W.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_11_Pipeline_VITIS_LOOP_398_2_Twidle11_im_0_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_11_Pipeline_VITIS_LOOP_398_2_Twidle11_im_1_RAM_T2P_BRAM_1R1W.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_11_Pipeline_VITIS_LOOP_398_2_Twidle11_im_1_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_11_Pipeline_VITIS_LOOP_398_2_Twidle11_re_0_RAM_T2P_BRAM_1R1W.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_11_Pipeline_VITIS_LOOP_398_2_Twidle11_re_0_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_11_Pipeline_VITIS_LOOP_398_2_Twidle11_re_1_RAM_T2P_BRAM_1R1W.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_11_Pipeline_VITIS_LOOP_398_2_Twidle11_re_1_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_11_Pipeline_VITIS_LOOP_406_3.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_12.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_12_OutBuff_re_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_12_Pipeline_VITIS_LOOP_420_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_12_Pipeline_VITIS_LOOP_425_2.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_12_Pipeline_VITIS_LOOP_425_2_Twidle12_im_1_RAM_T2P_BRAM_1R1W.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_12_Pipeline_VITIS_LOOP_425_2_Twidle12_im_1_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_12_Pipeline_VITIS_LOOP_425_2_Twidle12_im_3_RAM_T2P_BRAM_1R1W.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_12_Pipeline_VITIS_LOOP_425_2_Twidle12_im_3_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_12_Pipeline_VITIS_LOOP_425_2_Twidle12_re_1_RAM_T2P_BRAM_1R1W.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_12_Pipeline_VITIS_LOOP_425_2_Twidle12_re_1_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_12_Pipeline_VITIS_LOOP_425_2_Twidle12_re_3_RAM_T2P_BRAM_1R1W.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_12_Pipeline_VITIS_LOOP_425_2_Twidle12_re_3_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_12_Pipeline_VITIS_LOOP_433_3.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_145.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_2.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_2_In_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_2_OutBuff_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_2_Pipeline_VITIS_LOOP_163_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_2_Pipeline_VITIS_LOOP_169_2.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_2_Pipeline_VITIS_LOOP_169_2_Twidle2_im_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_2_Pipeline_VITIS_LOOP_169_2_Twidle2_re_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_2_Pipeline_VITIS_LOOP_177_3.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_3.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_3_In_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_3_OutBuff_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_3_Pipeline_VITIS_LOOP_189_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_3_Pipeline_VITIS_LOOP_194_2.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_3_Pipeline_VITIS_LOOP_194_2_Twidle3_im_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_3_Pipeline_VITIS_LOOP_194_2_Twidle3_re_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_3_Pipeline_VITIS_LOOP_202_3.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_4.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_4_In_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_4_OutBuff_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_4_Pipeline_VITIS_LOOP_213_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_4_Pipeline_VITIS_LOOP_218_2.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_4_Pipeline_VITIS_LOOP_218_2_Twidle4_im_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_4_Pipeline_VITIS_LOOP_218_2_Twidle4_re_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_4_Pipeline_VITIS_LOOP_226_3.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_5.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_5_In_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_5_OutBuff_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_5_Pipeline_VITIS_LOOP_239_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_5_Pipeline_VITIS_LOOP_244_2.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_5_Pipeline_VITIS_LOOP_244_2_Twidle5_im_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_5_Pipeline_VITIS_LOOP_244_2_Twidle5_im_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_5_Pipeline_VITIS_LOOP_244_2_Twidle5_re_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_5_Pipeline_VITIS_LOOP_244_2_Twidle5_re_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_5_Pipeline_VITIS_LOOP_252_3.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_6.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_6_In_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_6_OutBuff_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_6_Pipeline_VITIS_LOOP_264_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_6_Pipeline_VITIS_LOOP_269_2.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_6_Pipeline_VITIS_LOOP_269_2_Twidle6_im_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_6_Pipeline_VITIS_LOOP_269_2_Twidle6_im_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_6_Pipeline_VITIS_LOOP_269_2_Twidle6_re_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_6_Pipeline_VITIS_LOOP_269_2_Twidle6_re_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_6_Pipeline_VITIS_LOOP_277_3.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_7.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_7_In_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_7_OutBuff_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_7_Pipeline_VITIS_LOOP_289_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_7_Pipeline_VITIS_LOOP_294_2.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_7_Pipeline_VITIS_LOOP_294_2_Twidle7_im_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_7_Pipeline_VITIS_LOOP_294_2_Twidle7_im_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_7_Pipeline_VITIS_LOOP_294_2_Twidle7_re_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_7_Pipeline_VITIS_LOOP_294_2_Twidle7_re_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_7_Pipeline_VITIS_LOOP_302_3.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_8.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_8_In_re_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_8_OutBuff_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_8_Pipeline_VITIS_LOOP_314_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_8_Pipeline_VITIS_LOOP_319_2.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_8_Pipeline_VITIS_LOOP_319_2_Twidle8_im_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_8_Pipeline_VITIS_LOOP_319_2_Twidle8_im_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_8_Pipeline_VITIS_LOOP_319_2_Twidle8_re_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_8_Pipeline_VITIS_LOOP_319_2_Twidle8_re_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_8_Pipeline_VITIS_LOOP_327_3.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_9.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_9_In_re_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_9_OutBuff_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_9_Pipeline_VITIS_LOOP_340_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_9_Pipeline_VITIS_LOOP_345_2.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_9_Pipeline_VITIS_LOOP_345_2_Twidle9_im_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_9_Pipeline_VITIS_LOOP_345_2_Twidle9_im_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_9_Pipeline_VITIS_LOOP_345_2_Twidle9_re_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_9_Pipeline_VITIS_LOOP_345_2_Twidle9_re_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fft_stage_9_Pipeline_VITIS_LOOP_353_3.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fifo_w32_d14_S.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fifo_w64_d1024_A.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fifo_w64_d128_A.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fifo_w64_d15_S.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fifo_w64_d16_S.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fifo_w64_d2048_A.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fifo_w64_d256_A.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fifo_w64_d32_A.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fifo_w64_d4096_A.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fifo_w64_d4_S.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fifo_w64_d512_A.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fifo_w64_d64_A.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fifo_w64_d8_S.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_flow_control_loop_pipe_sequential_init.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fmul_32ns_32ns_32_4_max_dsp_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fsub_32ns_32ns_32_5_full_dsp_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_gmem_m_axi.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_hls_deadlock_detection_unit.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_hls_deadlock_detector.vh filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_hls_deadlock_report_unit.vh filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_load_nfft_value.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_load_nfft_value_Pipeline_VITIS_LOOP_131_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_load_nfft_value_Pipeline_VITIS_LOOP_135_2.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_load_nfft_value_buffer_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_mux_21_32_1_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_mux_42_32_1_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_retrieve_fft_value.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_retrieve_fft_value_Pipeline_VITIS_LOOP_442_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_start_for_fft_stage_10_U0.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_start_for_fft_stage_11_U0.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_start_for_fft_stage_12_U0.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_start_for_fft_stage_145_U0.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_start_for_fft_stage_2_U0.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_start_for_fft_stage_3_U0.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_start_for_fft_stage_4_U0.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_start_for_fft_stage_5_U0.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_start_for_fft_stage_6_U0.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_start_for_fft_stage_7_U0.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_start_for_fft_stage_8_U0.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_start_for_fft_stage_9_U0.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_start_for_retrieve_fft_value_U0.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_FFT_dataflow.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_control_s_axi.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_entry_proc.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fadd_32ns_32ns_32_5_full_dsp_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_faddfsub_32ns_32ns_32_5_full_dsp_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fft_stage_10.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fft_stage_10_In_re_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fft_stage_10_Pipeline_VITIS_LOOP_367_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fft_stage_10_Pipeline_VITIS_LOOP_372_2.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fft_stage_10_Pipeline_VITIS_LOOP_372_2_Twidle10_im_0_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fft_stage_10_Pipeline_VITIS_LOOP_372_2_Twidle10_im_1_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fft_stage_10_Pipeline_VITIS_LOOP_372_2_Twidle10_re_0_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fft_stage_10_Pipeline_VITIS_LOOP_372_2_Twidle10_re_1_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fft_stage_10_Pipeline_VITIS_LOOP_380_3.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fft_stage_11.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fft_stage_11_OutBuff_re_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fft_stage_11_Pipeline_VITIS_LOOP_393_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fft_stage_11_Pipeline_VITIS_LOOP_398_2.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fft_stage_11_Pipeline_VITIS_LOOP_398_2_Twidle11_im_0_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fft_stage_11_Pipeline_VITIS_LOOP_398_2_Twidle11_im_1_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fft_stage_11_Pipeline_VITIS_LOOP_398_2_Twidle11_re_0_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fft_stage_11_Pipeline_VITIS_LOOP_398_2_Twidle11_re_1_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fft_stage_11_Pipeline_VITIS_LOOP_406_3.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fft_stage_12.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fft_stage_12_OutBuff_re_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fft_stage_12_Pipeline_VITIS_LOOP_420_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fft_stage_12_Pipeline_VITIS_LOOP_425_2.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fft_stage_12_Pipeline_VITIS_LOOP_425_2_Twidle12_im_1_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fft_stage_12_Pipeline_VITIS_LOOP_425_2_Twidle12_im_3_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fft_stage_12_Pipeline_VITIS_LOOP_425_2_Twidle12_re_1_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fft_stage_12_Pipeline_VITIS_LOOP_425_2_Twidle12_re_3_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fft_stage_12_Pipeline_VITIS_LOOP_433_3.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fft_stage_145.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fft_stage_2.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fft_stage_2_In_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fft_stage_2_OutBuff_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fft_stage_2_Pipeline_VITIS_LOOP_163_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fft_stage_2_Pipeline_VITIS_LOOP_169_2.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fft_stage_2_Pipeline_VITIS_LOOP_169_2_Twidle2_im_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fft_stage_2_Pipeline_VITIS_LOOP_169_2_Twidle2_re_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fft_stage_2_Pipeline_VITIS_LOOP_177_3.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fft_stage_3.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fft_stage_3_In_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fft_stage_3_OutBuff_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fft_stage_3_Pipeline_VITIS_LOOP_189_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fft_stage_3_Pipeline_VITIS_LOOP_194_2.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fft_stage_3_Pipeline_VITIS_LOOP_194_2_Twidle3_im_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fft_stage_3_Pipeline_VITIS_LOOP_194_2_Twidle3_re_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fft_stage_3_Pipeline_VITIS_LOOP_202_3.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fft_stage_4.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fft_stage_4_In_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fft_stage_4_OutBuff_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fft_stage_4_Pipeline_VITIS_LOOP_213_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fft_stage_4_Pipeline_VITIS_LOOP_218_2.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fft_stage_4_Pipeline_VITIS_LOOP_218_2_Twidle4_im_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fft_stage_4_Pipeline_VITIS_LOOP_218_2_Twidle4_re_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fft_stage_4_Pipeline_VITIS_LOOP_226_3.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fft_stage_5.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fft_stage_5_In_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fft_stage_5_OutBuff_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fft_stage_5_Pipeline_VITIS_LOOP_239_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fft_stage_5_Pipeline_VITIS_LOOP_244_2.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fft_stage_5_Pipeline_VITIS_LOOP_244_2_Twidle5_im_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fft_stage_5_Pipeline_VITIS_LOOP_244_2_Twidle5_re_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fft_stage_5_Pipeline_VITIS_LOOP_252_3.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fft_stage_6.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fft_stage_6_In_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fft_stage_6_OutBuff_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fft_stage_6_Pipeline_VITIS_LOOP_264_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fft_stage_6_Pipeline_VITIS_LOOP_269_2.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fft_stage_6_Pipeline_VITIS_LOOP_269_2_Twidle6_im_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fft_stage_6_Pipeline_VITIS_LOOP_269_2_Twidle6_re_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fft_stage_6_Pipeline_VITIS_LOOP_277_3.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fft_stage_7.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fft_stage_7_In_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fft_stage_7_OutBuff_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fft_stage_7_Pipeline_VITIS_LOOP_289_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fft_stage_7_Pipeline_VITIS_LOOP_294_2.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fft_stage_7_Pipeline_VITIS_LOOP_294_2_Twidle7_im_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fft_stage_7_Pipeline_VITIS_LOOP_294_2_Twidle7_re_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fft_stage_7_Pipeline_VITIS_LOOP_302_3.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fft_stage_8.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fft_stage_8_In_re_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fft_stage_8_OutBuff_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fft_stage_8_Pipeline_VITIS_LOOP_314_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fft_stage_8_Pipeline_VITIS_LOOP_319_2.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fft_stage_8_Pipeline_VITIS_LOOP_319_2_Twidle8_im_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fft_stage_8_Pipeline_VITIS_LOOP_319_2_Twidle8_re_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fft_stage_8_Pipeline_VITIS_LOOP_327_3.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fft_stage_9.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fft_stage_9_In_re_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fft_stage_9_OutBuff_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fft_stage_9_Pipeline_VITIS_LOOP_340_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fft_stage_9_Pipeline_VITIS_LOOP_345_2.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fft_stage_9_Pipeline_VITIS_LOOP_345_2_Twidle9_im_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fft_stage_9_Pipeline_VITIS_LOOP_345_2_Twidle9_re_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fft_stage_9_Pipeline_VITIS_LOOP_353_3.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fifo_w32_d14_S.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fifo_w64_d1024_A.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fifo_w64_d128_A.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fifo_w64_d15_S.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fifo_w64_d16_S.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fifo_w64_d2048_A.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fifo_w64_d256_A.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fifo_w64_d32_A.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fifo_w64_d4096_A.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fifo_w64_d4_S.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fifo_w64_d512_A.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fifo_w64_d64_A.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fifo_w64_d8_S.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_flow_control_loop_pipe_sequential_init.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fmul_32ns_32ns_32_4_max_dsp_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fsub_32ns_32ns_32_5_full_dsp_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_gmem_m_axi.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_load_nfft_value.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_load_nfft_value_Pipeline_VITIS_LOOP_131_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_load_nfft_value_Pipeline_VITIS_LOOP_135_2.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_load_nfft_value_buffer_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_mux_21_32_1_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_mux_42_32_1_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_retrieve_fft_value.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_retrieve_fft_value_Pipeline_VITIS_LOOP_442_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_start_for_fft_stage_10_U0.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_start_for_fft_stage_11_U0.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_start_for_fft_stage_12_U0.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_start_for_fft_stage_145_U0.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_start_for_fft_stage_2_U0.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_start_for_fft_stage_3_U0.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_start_for_fft_stage_4_U0.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_start_for_fft_stage_5_U0.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_start_for_fft_stage_6_U0.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_start_for_fft_stage_7_U0.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_start_for_fft_stage_8_U0.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_start_for_fft_stage_9_U0.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_start_for_retrieve_fft_value_U0.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/misc/logo.png filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/pack.sh filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/run_ippack.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/subcore/fft_HW_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/subcore/fft_HW_faddfsub_32ns_32ns_32_5_full_dsp_1_ip.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/subcore/fft_HW_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/subcore/fft_HW_fsub_32ns_32ns_32_5_full_dsp_1_ip.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/sysgen_info.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/tmp.gen/sources_1/ip/fft_HW_fadd_32ns_32ns_32_5_full_dsp_1_ip/fft_HW_fadd_32ns_32ns_32_5_full_dsp_1_ip.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/tmp.gen/sources_1/ip/fft_HW_fadd_32ns_32ns_32_5_full_dsp_1_ip/hdl/axi_utils_v2_0_vh_rfs.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/tmp.gen/sources_1/ip/fft_HW_fadd_32ns_32ns_32_5_full_dsp_1_ip/hdl/floating_point_v7_1_rfs.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/tmp.gen/sources_1/ip/fft_HW_fadd_32ns_32ns_32_5_full_dsp_1_ip/hdl/floating_point_v7_1_rfs.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/tmp.gen/sources_1/ip/fft_HW_fadd_32ns_32ns_32_5_full_dsp_1_ip/hdl/mult_gen_v12_0_vh_rfs.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/tmp.gen/sources_1/ip/fft_HW_fadd_32ns_32ns_32_5_full_dsp_1_ip/hdl/xbip_bram18k_v3_0_vh_rfs.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/tmp.gen/sources_1/ip/fft_HW_fadd_32ns_32ns_32_5_full_dsp_1_ip/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/tmp.gen/sources_1/ip/fft_HW_fadd_32ns_32ns_32_5_full_dsp_1_ip/hdl/xbip_dsp48_multadd_v3_0_vh_rfs.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/tmp.gen/sources_1/ip/fft_HW_fadd_32ns_32ns_32_5_full_dsp_1_ip/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/tmp.gen/sources_1/ip/fft_HW_fadd_32ns_32ns_32_5_full_dsp_1_ip/hdl/xbip_pipe_v3_0_vh_rfs.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/tmp.gen/sources_1/ip/fft_HW_fadd_32ns_32ns_32_5_full_dsp_1_ip/hdl/xbip_utils_v3_0_vh_rfs.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/tmp.gen/sources_1/ip/fft_HW_fadd_32ns_32ns_32_5_full_dsp_1_ip/sim/fft_HW_fadd_32ns_32ns_32_5_full_dsp_1_ip.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/tmp.gen/sources_1/ip/fft_HW_fadd_32ns_32ns_32_5_full_dsp_1_ip/synth/fft_HW_fadd_32ns_32ns_32_5_full_dsp_1_ip.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/tmp.gen/sources_1/ip/fft_HW_faddfsub_32ns_32ns_32_5_full_dsp_1_ip/fft_HW_faddfsub_32ns_32ns_32_5_full_dsp_1_ip.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/tmp.gen/sources_1/ip/fft_HW_faddfsub_32ns_32ns_32_5_full_dsp_1_ip/hdl/axi_utils_v2_0_vh_rfs.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/tmp.gen/sources_1/ip/fft_HW_faddfsub_32ns_32ns_32_5_full_dsp_1_ip/hdl/floating_point_v7_1_rfs.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/tmp.gen/sources_1/ip/fft_HW_faddfsub_32ns_32ns_32_5_full_dsp_1_ip/hdl/floating_point_v7_1_rfs.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/tmp.gen/sources_1/ip/fft_HW_faddfsub_32ns_32ns_32_5_full_dsp_1_ip/hdl/mult_gen_v12_0_vh_rfs.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/tmp.gen/sources_1/ip/fft_HW_faddfsub_32ns_32ns_32_5_full_dsp_1_ip/hdl/xbip_bram18k_v3_0_vh_rfs.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/tmp.gen/sources_1/ip/fft_HW_faddfsub_32ns_32ns_32_5_full_dsp_1_ip/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/tmp.gen/sources_1/ip/fft_HW_faddfsub_32ns_32ns_32_5_full_dsp_1_ip/hdl/xbip_dsp48_multadd_v3_0_vh_rfs.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/tmp.gen/sources_1/ip/fft_HW_faddfsub_32ns_32ns_32_5_full_dsp_1_ip/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/tmp.gen/sources_1/ip/fft_HW_faddfsub_32ns_32ns_32_5_full_dsp_1_ip/hdl/xbip_pipe_v3_0_vh_rfs.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/tmp.gen/sources_1/ip/fft_HW_faddfsub_32ns_32ns_32_5_full_dsp_1_ip/hdl/xbip_utils_v3_0_vh_rfs.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/tmp.gen/sources_1/ip/fft_HW_faddfsub_32ns_32ns_32_5_full_dsp_1_ip/sim/fft_HW_faddfsub_32ns_32ns_32_5_full_dsp_1_ip.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/tmp.gen/sources_1/ip/fft_HW_faddfsub_32ns_32ns_32_5_full_dsp_1_ip/synth/fft_HW_faddfsub_32ns_32ns_32_5_full_dsp_1_ip.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/tmp.gen/sources_1/ip/fft_HW_fmul_32ns_32ns_32_4_max_dsp_1_ip/fft_HW_fmul_32ns_32ns_32_4_max_dsp_1_ip.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/tmp.gen/sources_1/ip/fft_HW_fmul_32ns_32ns_32_4_max_dsp_1_ip/hdl/axi_utils_v2_0_vh_rfs.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/tmp.gen/sources_1/ip/fft_HW_fmul_32ns_32ns_32_4_max_dsp_1_ip/hdl/floating_point_v7_1_rfs.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/tmp.gen/sources_1/ip/fft_HW_fmul_32ns_32ns_32_4_max_dsp_1_ip/hdl/floating_point_v7_1_rfs.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/tmp.gen/sources_1/ip/fft_HW_fmul_32ns_32ns_32_4_max_dsp_1_ip/hdl/mult_gen_v12_0_vh_rfs.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/tmp.gen/sources_1/ip/fft_HW_fmul_32ns_32ns_32_4_max_dsp_1_ip/hdl/xbip_bram18k_v3_0_vh_rfs.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/tmp.gen/sources_1/ip/fft_HW_fmul_32ns_32ns_32_4_max_dsp_1_ip/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/tmp.gen/sources_1/ip/fft_HW_fmul_32ns_32ns_32_4_max_dsp_1_ip/hdl/xbip_dsp48_multadd_v3_0_vh_rfs.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/tmp.gen/sources_1/ip/fft_HW_fmul_32ns_32ns_32_4_max_dsp_1_ip/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/tmp.gen/sources_1/ip/fft_HW_fmul_32ns_32ns_32_4_max_dsp_1_ip/hdl/xbip_pipe_v3_0_vh_rfs.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/tmp.gen/sources_1/ip/fft_HW_fmul_32ns_32ns_32_4_max_dsp_1_ip/hdl/xbip_utils_v3_0_vh_rfs.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/tmp.gen/sources_1/ip/fft_HW_fmul_32ns_32ns_32_4_max_dsp_1_ip/sim/fft_HW_fmul_32ns_32ns_32_4_max_dsp_1_ip.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/tmp.gen/sources_1/ip/fft_HW_fmul_32ns_32ns_32_4_max_dsp_1_ip/synth/fft_HW_fmul_32ns_32ns_32_4_max_dsp_1_ip.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/tmp.gen/sources_1/ip/fft_HW_fsub_32ns_32ns_32_5_full_dsp_1_ip/fft_HW_fsub_32ns_32ns_32_5_full_dsp_1_ip.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/tmp.gen/sources_1/ip/fft_HW_fsub_32ns_32ns_32_5_full_dsp_1_ip/hdl/axi_utils_v2_0_vh_rfs.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/tmp.gen/sources_1/ip/fft_HW_fsub_32ns_32ns_32_5_full_dsp_1_ip/hdl/floating_point_v7_1_rfs.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/tmp.gen/sources_1/ip/fft_HW_fsub_32ns_32ns_32_5_full_dsp_1_ip/hdl/floating_point_v7_1_rfs.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/tmp.gen/sources_1/ip/fft_HW_fsub_32ns_32ns_32_5_full_dsp_1_ip/hdl/mult_gen_v12_0_vh_rfs.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/tmp.gen/sources_1/ip/fft_HW_fsub_32ns_32ns_32_5_full_dsp_1_ip/hdl/xbip_bram18k_v3_0_vh_rfs.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/tmp.gen/sources_1/ip/fft_HW_fsub_32ns_32ns_32_5_full_dsp_1_ip/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/tmp.gen/sources_1/ip/fft_HW_fsub_32ns_32ns_32_5_full_dsp_1_ip/hdl/xbip_dsp48_multadd_v3_0_vh_rfs.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/tmp.gen/sources_1/ip/fft_HW_fsub_32ns_32ns_32_5_full_dsp_1_ip/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/tmp.gen/sources_1/ip/fft_HW_fsub_32ns_32ns_32_5_full_dsp_1_ip/hdl/xbip_pipe_v3_0_vh_rfs.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/tmp.gen/sources_1/ip/fft_HW_fsub_32ns_32ns_32_5_full_dsp_1_ip/hdl/xbip_utils_v3_0_vh_rfs.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/tmp.gen/sources_1/ip/fft_HW_fsub_32ns_32ns_32_5_full_dsp_1_ip/sim/fft_HW_fsub_32ns_32ns_32_5_full_dsp_1_ip.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/tmp.gen/sources_1/ip/fft_HW_fsub_32ns_32ns_32_5_full_dsp_1_ip/synth/fft_HW_fsub_32ns_32ns_32_5_full_dsp_1_ip.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/tmp.hw/tmp.lpr filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/tmp.srcs/sources_1/ip/fft_HW_fadd_32ns_32ns_32_5_full_dsp_1_ip/fft_HW_fadd_32ns_32ns_32_5_full_dsp_1_ip.xci filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/tmp.srcs/sources_1/ip/fft_HW_faddfsub_32ns_32ns_32_5_full_dsp_1_ip/fft_HW_faddfsub_32ns_32ns_32_5_full_dsp_1_ip.xci filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/tmp.srcs/sources_1/ip/fft_HW_fmul_32ns_32ns_32_4_max_dsp_1_ip/fft_HW_fmul_32ns_32ns_32_4_max_dsp_1_ip.xci filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/tmp.srcs/sources_1/ip/fft_HW_fsub_32ns_32ns_32_5_full_dsp_1_ip/fft_HW_fsub_32ns_32ns_32_5_full_dsp_1_ip.xci filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/tmp.xpr filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/ip/xgui/fft_HW_v1_0.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/misc/drivers/fft_HW_v1_0/data/fft_HW.mdd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/misc/drivers/fft_HW_v1_0/data/fft_HW.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/misc/drivers/fft_HW_v1_0/src/Makefile filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/misc/drivers/fft_HW_v1_0/src/xfft_hw.c filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/misc/drivers/fft_HW_v1_0/src/xfft_hw.h filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/misc/drivers/fft_HW_v1_0/src/xfft_hw_hw.h filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/misc/drivers/fft_HW_v1_0/src/xfft_hw_linux.c filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/misc/drivers/fft_HW_v1_0/src/xfft_hw_sinit.c filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/misc/fft_HW_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/misc/fft_HW_faddfsub_32ns_32ns_32_5_full_dsp_1_ip.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/misc/fft_HW_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/misc/fft_HW_fsub_32ns_32ns_32_5_full_dsp_1_ip.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/misc/logo.png filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_FFT_dataflow.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_control_s_axi.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_entry_proc.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fadd_32ns_32ns_32_5_full_dsp_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_faddfsub_32ns_32ns_32_5_full_dsp_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_faddfsub_32ns_32ns_32_5_full_dsp_1_ip.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_10.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_10_In_re_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_10_Pipeline_VITIS_LOOP_367_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_10_Pipeline_VITIS_LOOP_372_2.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_10_Pipeline_VITIS_LOOP_372_2_Twidle10_im_0_RAM_T2P_BRAM_1R1W.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_10_Pipeline_VITIS_LOOP_372_2_Twidle10_im_0_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_10_Pipeline_VITIS_LOOP_372_2_Twidle10_im_1_RAM_T2P_BRAM_1R1W.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_10_Pipeline_VITIS_LOOP_372_2_Twidle10_im_1_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_10_Pipeline_VITIS_LOOP_372_2_Twidle10_re_0_RAM_T2P_BRAM_1R1W.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_10_Pipeline_VITIS_LOOP_372_2_Twidle10_re_0_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_10_Pipeline_VITIS_LOOP_372_2_Twidle10_re_1_RAM_T2P_BRAM_1R1W.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_10_Pipeline_VITIS_LOOP_372_2_Twidle10_re_1_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_10_Pipeline_VITIS_LOOP_380_3.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_11.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_11_OutBuff_re_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_11_Pipeline_VITIS_LOOP_393_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_11_Pipeline_VITIS_LOOP_398_2.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_11_Pipeline_VITIS_LOOP_398_2_Twidle11_im_0_RAM_T2P_BRAM_1R1W.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_11_Pipeline_VITIS_LOOP_398_2_Twidle11_im_0_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_11_Pipeline_VITIS_LOOP_398_2_Twidle11_im_1_RAM_T2P_BRAM_1R1W.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_11_Pipeline_VITIS_LOOP_398_2_Twidle11_im_1_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_11_Pipeline_VITIS_LOOP_398_2_Twidle11_re_0_RAM_T2P_BRAM_1R1W.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_11_Pipeline_VITIS_LOOP_398_2_Twidle11_re_0_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_11_Pipeline_VITIS_LOOP_398_2_Twidle11_re_1_RAM_T2P_BRAM_1R1W.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_11_Pipeline_VITIS_LOOP_398_2_Twidle11_re_1_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_11_Pipeline_VITIS_LOOP_406_3.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_12.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_12_OutBuff_re_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_12_Pipeline_VITIS_LOOP_420_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_12_Pipeline_VITIS_LOOP_425_2.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_12_Pipeline_VITIS_LOOP_425_2_Twidle12_im_1_RAM_T2P_BRAM_1R1W.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_12_Pipeline_VITIS_LOOP_425_2_Twidle12_im_1_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_12_Pipeline_VITIS_LOOP_425_2_Twidle12_im_3_RAM_T2P_BRAM_1R1W.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_12_Pipeline_VITIS_LOOP_425_2_Twidle12_im_3_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_12_Pipeline_VITIS_LOOP_425_2_Twidle12_re_1_RAM_T2P_BRAM_1R1W.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_12_Pipeline_VITIS_LOOP_425_2_Twidle12_re_1_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_12_Pipeline_VITIS_LOOP_425_2_Twidle12_re_3_RAM_T2P_BRAM_1R1W.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_12_Pipeline_VITIS_LOOP_425_2_Twidle12_re_3_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_12_Pipeline_VITIS_LOOP_433_3.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_145.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_2.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_2_In_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_2_OutBuff_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_2_Pipeline_VITIS_LOOP_163_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_2_Pipeline_VITIS_LOOP_169_2.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_2_Pipeline_VITIS_LOOP_169_2_Twidle2_im_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_2_Pipeline_VITIS_LOOP_169_2_Twidle2_re_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_2_Pipeline_VITIS_LOOP_177_3.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_3.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_3_In_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_3_OutBuff_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_3_Pipeline_VITIS_LOOP_189_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_3_Pipeline_VITIS_LOOP_194_2.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_3_Pipeline_VITIS_LOOP_194_2_Twidle3_im_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_3_Pipeline_VITIS_LOOP_194_2_Twidle3_re_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_3_Pipeline_VITIS_LOOP_202_3.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_4.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_4_In_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_4_OutBuff_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_4_Pipeline_VITIS_LOOP_213_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_4_Pipeline_VITIS_LOOP_218_2.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_4_Pipeline_VITIS_LOOP_218_2_Twidle4_im_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_4_Pipeline_VITIS_LOOP_218_2_Twidle4_re_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_4_Pipeline_VITIS_LOOP_226_3.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_5.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_5_In_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_5_OutBuff_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_5_Pipeline_VITIS_LOOP_239_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_5_Pipeline_VITIS_LOOP_244_2.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_5_Pipeline_VITIS_LOOP_244_2_Twidle5_im_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_5_Pipeline_VITIS_LOOP_244_2_Twidle5_im_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_5_Pipeline_VITIS_LOOP_244_2_Twidle5_re_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_5_Pipeline_VITIS_LOOP_244_2_Twidle5_re_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_5_Pipeline_VITIS_LOOP_252_3.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_6.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_6_In_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_6_OutBuff_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_6_Pipeline_VITIS_LOOP_264_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_6_Pipeline_VITIS_LOOP_269_2.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_6_Pipeline_VITIS_LOOP_269_2_Twidle6_im_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_6_Pipeline_VITIS_LOOP_269_2_Twidle6_im_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_6_Pipeline_VITIS_LOOP_269_2_Twidle6_re_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_6_Pipeline_VITIS_LOOP_269_2_Twidle6_re_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_6_Pipeline_VITIS_LOOP_277_3.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_7.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_7_In_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_7_OutBuff_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_7_Pipeline_VITIS_LOOP_289_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_7_Pipeline_VITIS_LOOP_294_2.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_7_Pipeline_VITIS_LOOP_294_2_Twidle7_im_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_7_Pipeline_VITIS_LOOP_294_2_Twidle7_im_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_7_Pipeline_VITIS_LOOP_294_2_Twidle7_re_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_7_Pipeline_VITIS_LOOP_294_2_Twidle7_re_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_7_Pipeline_VITIS_LOOP_302_3.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_8.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_8_In_re_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_8_OutBuff_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_8_Pipeline_VITIS_LOOP_314_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_8_Pipeline_VITIS_LOOP_319_2.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_8_Pipeline_VITIS_LOOP_319_2_Twidle8_im_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_8_Pipeline_VITIS_LOOP_319_2_Twidle8_im_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_8_Pipeline_VITIS_LOOP_319_2_Twidle8_re_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_8_Pipeline_VITIS_LOOP_319_2_Twidle8_re_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_8_Pipeline_VITIS_LOOP_327_3.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_9.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_9_In_re_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_9_OutBuff_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_9_Pipeline_VITIS_LOOP_340_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_9_Pipeline_VITIS_LOOP_345_2.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_9_Pipeline_VITIS_LOOP_345_2_Twidle9_im_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_9_Pipeline_VITIS_LOOP_345_2_Twidle9_im_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_9_Pipeline_VITIS_LOOP_345_2_Twidle9_re_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_9_Pipeline_VITIS_LOOP_345_2_Twidle9_re_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fft_stage_9_Pipeline_VITIS_LOOP_353_3.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fifo_w32_d14_S.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fifo_w64_d1024_A.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fifo_w64_d128_A.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fifo_w64_d15_S.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fifo_w64_d16_S.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fifo_w64_d2048_A.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fifo_w64_d256_A.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fifo_w64_d32_A.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fifo_w64_d4096_A.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fifo_w64_d4_S.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fifo_w64_d512_A.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fifo_w64_d64_A.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fifo_w64_d8_S.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_flow_control_loop_pipe_sequential_init.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fmul_32ns_32ns_32_4_max_dsp_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fsub_32ns_32ns_32_5_full_dsp_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_fsub_32ns_32ns_32_5_full_dsp_1_ip.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_gmem_m_axi.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_hls_deadlock_detection_unit.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_hls_deadlock_detector.vh filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_hls_deadlock_report_unit.vh filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_load_nfft_value.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_load_nfft_value_Pipeline_VITIS_LOOP_131_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_load_nfft_value_Pipeline_VITIS_LOOP_135_2.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_load_nfft_value_buffer_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_mux_21_32_1_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_mux_42_32_1_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_retrieve_fft_value.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_retrieve_fft_value_Pipeline_VITIS_LOOP_442_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_start_for_fft_stage_10_U0.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_start_for_fft_stage_11_U0.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_start_for_fft_stage_12_U0.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_start_for_fft_stage_145_U0.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_start_for_fft_stage_2_U0.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_start_for_fft_stage_3_U0.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_start_for_fft_stage_4_U0.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_start_for_fft_stage_5_U0.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_start_for_fft_stage_6_U0.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_start_for_fft_stage_7_U0.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_start_for_fft_stage_8_U0.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_start_for_fft_stage_9_U0.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/verilog/fft_HW_start_for_retrieve_fft_value_U0.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_FFT_dataflow.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_control_s_axi.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_entry_proc.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fadd_32ns_32ns_32_5_full_dsp_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_faddfsub_32ns_32ns_32_5_full_dsp_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_faddfsub_32ns_32ns_32_5_full_dsp_1_ip.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fft_stage_10.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fft_stage_10_In_re_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fft_stage_10_Pipeline_VITIS_LOOP_367_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fft_stage_10_Pipeline_VITIS_LOOP_372_2.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fft_stage_10_Pipeline_VITIS_LOOP_372_2_Twidle10_im_0_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fft_stage_10_Pipeline_VITIS_LOOP_372_2_Twidle10_im_1_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fft_stage_10_Pipeline_VITIS_LOOP_372_2_Twidle10_re_0_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fft_stage_10_Pipeline_VITIS_LOOP_372_2_Twidle10_re_1_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fft_stage_10_Pipeline_VITIS_LOOP_380_3.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fft_stage_11.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fft_stage_11_OutBuff_re_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fft_stage_11_Pipeline_VITIS_LOOP_393_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fft_stage_11_Pipeline_VITIS_LOOP_398_2.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fft_stage_11_Pipeline_VITIS_LOOP_398_2_Twidle11_im_0_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fft_stage_11_Pipeline_VITIS_LOOP_398_2_Twidle11_im_1_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fft_stage_11_Pipeline_VITIS_LOOP_398_2_Twidle11_re_0_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fft_stage_11_Pipeline_VITIS_LOOP_398_2_Twidle11_re_1_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fft_stage_11_Pipeline_VITIS_LOOP_406_3.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fft_stage_12.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fft_stage_12_OutBuff_re_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fft_stage_12_Pipeline_VITIS_LOOP_420_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fft_stage_12_Pipeline_VITIS_LOOP_425_2.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fft_stage_12_Pipeline_VITIS_LOOP_425_2_Twidle12_im_1_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fft_stage_12_Pipeline_VITIS_LOOP_425_2_Twidle12_im_3_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fft_stage_12_Pipeline_VITIS_LOOP_425_2_Twidle12_re_1_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fft_stage_12_Pipeline_VITIS_LOOP_425_2_Twidle12_re_3_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fft_stage_12_Pipeline_VITIS_LOOP_433_3.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fft_stage_145.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fft_stage_2.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fft_stage_2_In_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fft_stage_2_OutBuff_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fft_stage_2_Pipeline_VITIS_LOOP_163_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fft_stage_2_Pipeline_VITIS_LOOP_169_2.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fft_stage_2_Pipeline_VITIS_LOOP_169_2_Twidle2_im_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fft_stage_2_Pipeline_VITIS_LOOP_169_2_Twidle2_re_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fft_stage_2_Pipeline_VITIS_LOOP_177_3.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fft_stage_3.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fft_stage_3_In_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fft_stage_3_OutBuff_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fft_stage_3_Pipeline_VITIS_LOOP_189_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fft_stage_3_Pipeline_VITIS_LOOP_194_2.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fft_stage_3_Pipeline_VITIS_LOOP_194_2_Twidle3_im_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fft_stage_3_Pipeline_VITIS_LOOP_194_2_Twidle3_re_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fft_stage_3_Pipeline_VITIS_LOOP_202_3.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fft_stage_4.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fft_stage_4_In_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fft_stage_4_OutBuff_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fft_stage_4_Pipeline_VITIS_LOOP_213_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fft_stage_4_Pipeline_VITIS_LOOP_218_2.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fft_stage_4_Pipeline_VITIS_LOOP_218_2_Twidle4_im_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fft_stage_4_Pipeline_VITIS_LOOP_218_2_Twidle4_re_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fft_stage_4_Pipeline_VITIS_LOOP_226_3.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fft_stage_5.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fft_stage_5_In_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fft_stage_5_OutBuff_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fft_stage_5_Pipeline_VITIS_LOOP_239_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fft_stage_5_Pipeline_VITIS_LOOP_244_2.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fft_stage_5_Pipeline_VITIS_LOOP_244_2_Twidle5_im_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fft_stage_5_Pipeline_VITIS_LOOP_244_2_Twidle5_re_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fft_stage_5_Pipeline_VITIS_LOOP_252_3.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fft_stage_6.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fft_stage_6_In_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fft_stage_6_OutBuff_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fft_stage_6_Pipeline_VITIS_LOOP_264_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fft_stage_6_Pipeline_VITIS_LOOP_269_2.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fft_stage_6_Pipeline_VITIS_LOOP_269_2_Twidle6_im_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fft_stage_6_Pipeline_VITIS_LOOP_269_2_Twidle6_re_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fft_stage_6_Pipeline_VITIS_LOOP_277_3.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fft_stage_7.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fft_stage_7_In_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fft_stage_7_OutBuff_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fft_stage_7_Pipeline_VITIS_LOOP_289_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fft_stage_7_Pipeline_VITIS_LOOP_294_2.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fft_stage_7_Pipeline_VITIS_LOOP_294_2_Twidle7_im_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fft_stage_7_Pipeline_VITIS_LOOP_294_2_Twidle7_re_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fft_stage_7_Pipeline_VITIS_LOOP_302_3.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fft_stage_8.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fft_stage_8_In_re_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fft_stage_8_OutBuff_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fft_stage_8_Pipeline_VITIS_LOOP_314_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fft_stage_8_Pipeline_VITIS_LOOP_319_2.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fft_stage_8_Pipeline_VITIS_LOOP_319_2_Twidle8_im_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fft_stage_8_Pipeline_VITIS_LOOP_319_2_Twidle8_re_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fft_stage_8_Pipeline_VITIS_LOOP_327_3.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fft_stage_9.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fft_stage_9_In_re_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fft_stage_9_OutBuff_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fft_stage_9_Pipeline_VITIS_LOOP_340_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fft_stage_9_Pipeline_VITIS_LOOP_345_2.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fft_stage_9_Pipeline_VITIS_LOOP_345_2_Twidle9_im_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fft_stage_9_Pipeline_VITIS_LOOP_345_2_Twidle9_re_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fft_stage_9_Pipeline_VITIS_LOOP_353_3.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fifo_w32_d14_S.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fifo_w64_d1024_A.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fifo_w64_d128_A.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fifo_w64_d15_S.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fifo_w64_d16_S.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fifo_w64_d2048_A.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fifo_w64_d256_A.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fifo_w64_d32_A.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fifo_w64_d4096_A.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fifo_w64_d4_S.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fifo_w64_d512_A.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fifo_w64_d64_A.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fifo_w64_d8_S.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_flow_control_loop_pipe_sequential_init.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fmul_32ns_32ns_32_4_max_dsp_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fsub_32ns_32ns_32_5_full_dsp_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_fsub_32ns_32ns_32_5_full_dsp_1_ip.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_gmem_m_axi.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_load_nfft_value.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_load_nfft_value_Pipeline_VITIS_LOOP_131_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_load_nfft_value_Pipeline_VITIS_LOOP_135_2.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_load_nfft_value_buffer_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_mux_21_32_1_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_mux_42_32_1_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_retrieve_fft_value.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_retrieve_fft_value_Pipeline_VITIS_LOOP_442_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_start_for_fft_stage_10_U0.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_start_for_fft_stage_11_U0.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_start_for_fft_stage_12_U0.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_start_for_fft_stage_145_U0.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_start_for_fft_stage_2_U0.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_start_for_fft_stage_3_U0.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_start_for_fft_stage_4_U0.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_start_for_fft_stage_5_U0.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_start_for_fft_stage_6_U0.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_start_for_fft_stage_7_U0.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_start_for_fft_stage_8_U0.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_start_for_fft_stage_9_U0.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/impl/vhdl/fft_HW_start_for_retrieve_fft_value_U0.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/script.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/solution1.aps filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/solution1.directive filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/solution1.log filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/solution1_data.json filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/FFT_dataflow_csynth.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/FFT_dataflow_csynth.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/csynth.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/csynth.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/entry_proc_csynth.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/entry_proc_csynth.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/fft_HW_csynth.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/fft_HW_csynth.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/fft_stage_10_Pipeline_VITIS_LOOP_367_1_csynth.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/fft_stage_10_Pipeline_VITIS_LOOP_367_1_csynth.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/fft_stage_10_Pipeline_VITIS_LOOP_372_2_csynth.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/fft_stage_10_Pipeline_VITIS_LOOP_372_2_csynth.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/fft_stage_10_Pipeline_VITIS_LOOP_380_3_csynth.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/fft_stage_10_Pipeline_VITIS_LOOP_380_3_csynth.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/fft_stage_10_csynth.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/fft_stage_10_csynth.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/fft_stage_11_Pipeline_VITIS_LOOP_393_1_csynth.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/fft_stage_11_Pipeline_VITIS_LOOP_393_1_csynth.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/fft_stage_11_Pipeline_VITIS_LOOP_398_2_csynth.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/fft_stage_11_Pipeline_VITIS_LOOP_398_2_csynth.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/fft_stage_11_Pipeline_VITIS_LOOP_406_3_csynth.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/fft_stage_11_Pipeline_VITIS_LOOP_406_3_csynth.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/fft_stage_11_csynth.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/fft_stage_11_csynth.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/fft_stage_12_Pipeline_VITIS_LOOP_420_1_csynth.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/fft_stage_12_Pipeline_VITIS_LOOP_420_1_csynth.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/fft_stage_12_Pipeline_VITIS_LOOP_425_2_csynth.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/fft_stage_12_Pipeline_VITIS_LOOP_425_2_csynth.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/fft_stage_12_Pipeline_VITIS_LOOP_433_3_csynth.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/fft_stage_12_Pipeline_VITIS_LOOP_433_3_csynth.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/fft_stage_12_csynth.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/fft_stage_12_csynth.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/fft_stage_145_csynth.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/fft_stage_145_csynth.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/fft_stage_2_Pipeline_VITIS_LOOP_163_1_csynth.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/fft_stage_2_Pipeline_VITIS_LOOP_163_1_csynth.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/fft_stage_2_Pipeline_VITIS_LOOP_169_2_csynth.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/fft_stage_2_Pipeline_VITIS_LOOP_169_2_csynth.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/fft_stage_2_Pipeline_VITIS_LOOP_177_3_csynth.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/fft_stage_2_Pipeline_VITIS_LOOP_177_3_csynth.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/fft_stage_2_csynth.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/fft_stage_2_csynth.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/fft_stage_3_Pipeline_VITIS_LOOP_189_1_csynth.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/fft_stage_3_Pipeline_VITIS_LOOP_189_1_csynth.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/fft_stage_3_Pipeline_VITIS_LOOP_194_2_csynth.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/fft_stage_3_Pipeline_VITIS_LOOP_194_2_csynth.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/fft_stage_3_Pipeline_VITIS_LOOP_202_3_csynth.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/fft_stage_3_Pipeline_VITIS_LOOP_202_3_csynth.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/fft_stage_3_csynth.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/fft_stage_3_csynth.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/fft_stage_4_Pipeline_VITIS_LOOP_213_1_csynth.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/fft_stage_4_Pipeline_VITIS_LOOP_213_1_csynth.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/fft_stage_4_Pipeline_VITIS_LOOP_218_2_csynth.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/fft_stage_4_Pipeline_VITIS_LOOP_218_2_csynth.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/fft_stage_4_Pipeline_VITIS_LOOP_226_3_csynth.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/fft_stage_4_Pipeline_VITIS_LOOP_226_3_csynth.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/fft_stage_4_csynth.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/fft_stage_4_csynth.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/fft_stage_5_Pipeline_VITIS_LOOP_239_1_csynth.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/fft_stage_5_Pipeline_VITIS_LOOP_239_1_csynth.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/fft_stage_5_Pipeline_VITIS_LOOP_244_2_csynth.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/fft_stage_5_Pipeline_VITIS_LOOP_244_2_csynth.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/fft_stage_5_Pipeline_VITIS_LOOP_252_3_csynth.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/fft_stage_5_Pipeline_VITIS_LOOP_252_3_csynth.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/fft_stage_5_csynth.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/fft_stage_5_csynth.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/fft_stage_6_Pipeline_VITIS_LOOP_264_1_csynth.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/fft_stage_6_Pipeline_VITIS_LOOP_264_1_csynth.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/fft_stage_6_Pipeline_VITIS_LOOP_269_2_csynth.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/fft_stage_6_Pipeline_VITIS_LOOP_269_2_csynth.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/fft_stage_6_Pipeline_VITIS_LOOP_277_3_csynth.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/fft_stage_6_Pipeline_VITIS_LOOP_277_3_csynth.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/fft_stage_6_csynth.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/fft_stage_6_csynth.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/fft_stage_7_Pipeline_VITIS_LOOP_289_1_csynth.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/fft_stage_7_Pipeline_VITIS_LOOP_289_1_csynth.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/fft_stage_7_Pipeline_VITIS_LOOP_294_2_csynth.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/fft_stage_7_Pipeline_VITIS_LOOP_294_2_csynth.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/fft_stage_7_Pipeline_VITIS_LOOP_302_3_csynth.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/fft_stage_7_Pipeline_VITIS_LOOP_302_3_csynth.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/fft_stage_7_csynth.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/fft_stage_7_csynth.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/fft_stage_8_Pipeline_VITIS_LOOP_314_1_csynth.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/fft_stage_8_Pipeline_VITIS_LOOP_314_1_csynth.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/fft_stage_8_Pipeline_VITIS_LOOP_319_2_csynth.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/fft_stage_8_Pipeline_VITIS_LOOP_319_2_csynth.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/fft_stage_8_Pipeline_VITIS_LOOP_327_3_csynth.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/fft_stage_8_Pipeline_VITIS_LOOP_327_3_csynth.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/fft_stage_8_csynth.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/fft_stage_8_csynth.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/fft_stage_9_Pipeline_VITIS_LOOP_340_1_csynth.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/fft_stage_9_Pipeline_VITIS_LOOP_340_1_csynth.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/fft_stage_9_Pipeline_VITIS_LOOP_345_2_csynth.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/fft_stage_9_Pipeline_VITIS_LOOP_345_2_csynth.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/fft_stage_9_Pipeline_VITIS_LOOP_353_3_csynth.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/fft_stage_9_Pipeline_VITIS_LOOP_353_3_csynth.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/fft_stage_9_csynth.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/fft_stage_9_csynth.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/load_nfft_value_Pipeline_VITIS_LOOP_131_1_csynth.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/load_nfft_value_Pipeline_VITIS_LOOP_131_1_csynth.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/load_nfft_value_Pipeline_VITIS_LOOP_135_2_csynth.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/load_nfft_value_Pipeline_VITIS_LOOP_135_2_csynth.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/load_nfft_value_csynth.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/load_nfft_value_csynth.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/retrieve_fft_value_Pipeline_VITIS_LOOP_442_1_csynth.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/retrieve_fft_value_Pipeline_VITIS_LOOP_442_1_csynth.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/retrieve_fft_value_csynth.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/report/retrieve_fft_value_csynth.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_FFT_dataflow.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_control_s_axi.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_entry_proc.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fadd_32ns_32ns_32_5_full_dsp_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_faddfsub_32ns_32ns_32_5_full_dsp_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_faddfsub_32ns_32ns_32_5_full_dsp_1_ip.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_10.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_10_In_re_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_10_Pipeline_VITIS_LOOP_367_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_10_Pipeline_VITIS_LOOP_372_2.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_10_Pipeline_VITIS_LOOP_372_2_Twidle10_im_0_RAM_T2P_BRAM_1R1W.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_10_Pipeline_VITIS_LOOP_372_2_Twidle10_im_0_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_10_Pipeline_VITIS_LOOP_372_2_Twidle10_im_1_RAM_T2P_BRAM_1R1W.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_10_Pipeline_VITIS_LOOP_372_2_Twidle10_im_1_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_10_Pipeline_VITIS_LOOP_372_2_Twidle10_re_0_RAM_T2P_BRAM_1R1W.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_10_Pipeline_VITIS_LOOP_372_2_Twidle10_re_0_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_10_Pipeline_VITIS_LOOP_372_2_Twidle10_re_1_RAM_T2P_BRAM_1R1W.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_10_Pipeline_VITIS_LOOP_372_2_Twidle10_re_1_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_10_Pipeline_VITIS_LOOP_380_3.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_11.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_11_OutBuff_re_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_11_Pipeline_VITIS_LOOP_393_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_11_Pipeline_VITIS_LOOP_398_2.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_11_Pipeline_VITIS_LOOP_398_2_Twidle11_im_0_RAM_T2P_BRAM_1R1W.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_11_Pipeline_VITIS_LOOP_398_2_Twidle11_im_0_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_11_Pipeline_VITIS_LOOP_398_2_Twidle11_im_1_RAM_T2P_BRAM_1R1W.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_11_Pipeline_VITIS_LOOP_398_2_Twidle11_im_1_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_11_Pipeline_VITIS_LOOP_398_2_Twidle11_re_0_RAM_T2P_BRAM_1R1W.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_11_Pipeline_VITIS_LOOP_398_2_Twidle11_re_0_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_11_Pipeline_VITIS_LOOP_398_2_Twidle11_re_1_RAM_T2P_BRAM_1R1W.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_11_Pipeline_VITIS_LOOP_398_2_Twidle11_re_1_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_11_Pipeline_VITIS_LOOP_406_3.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_12.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_12_OutBuff_re_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_12_Pipeline_VITIS_LOOP_420_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_12_Pipeline_VITIS_LOOP_425_2.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_12_Pipeline_VITIS_LOOP_425_2_Twidle12_im_1_RAM_T2P_BRAM_1R1W.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_12_Pipeline_VITIS_LOOP_425_2_Twidle12_im_1_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_12_Pipeline_VITIS_LOOP_425_2_Twidle12_im_3_RAM_T2P_BRAM_1R1W.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_12_Pipeline_VITIS_LOOP_425_2_Twidle12_im_3_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_12_Pipeline_VITIS_LOOP_425_2_Twidle12_re_1_RAM_T2P_BRAM_1R1W.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_12_Pipeline_VITIS_LOOP_425_2_Twidle12_re_1_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_12_Pipeline_VITIS_LOOP_425_2_Twidle12_re_3_RAM_T2P_BRAM_1R1W.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_12_Pipeline_VITIS_LOOP_425_2_Twidle12_re_3_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_12_Pipeline_VITIS_LOOP_433_3.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_145.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_2.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_2_In_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_2_OutBuff_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_2_Pipeline_VITIS_LOOP_163_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_2_Pipeline_VITIS_LOOP_169_2.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_2_Pipeline_VITIS_LOOP_169_2_Twidle2_im_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_2_Pipeline_VITIS_LOOP_169_2_Twidle2_re_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_2_Pipeline_VITIS_LOOP_177_3.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_3.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_3_In_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_3_OutBuff_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_3_Pipeline_VITIS_LOOP_189_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_3_Pipeline_VITIS_LOOP_194_2.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_3_Pipeline_VITIS_LOOP_194_2_Twidle3_im_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_3_Pipeline_VITIS_LOOP_194_2_Twidle3_re_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_3_Pipeline_VITIS_LOOP_202_3.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_4.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_4_In_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_4_OutBuff_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_4_Pipeline_VITIS_LOOP_213_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_4_Pipeline_VITIS_LOOP_218_2.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_4_Pipeline_VITIS_LOOP_218_2_Twidle4_im_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_4_Pipeline_VITIS_LOOP_218_2_Twidle4_re_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_4_Pipeline_VITIS_LOOP_226_3.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_5.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_5_In_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_5_OutBuff_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_5_Pipeline_VITIS_LOOP_239_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_5_Pipeline_VITIS_LOOP_244_2.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_5_Pipeline_VITIS_LOOP_244_2_Twidle5_im_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_5_Pipeline_VITIS_LOOP_244_2_Twidle5_im_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_5_Pipeline_VITIS_LOOP_244_2_Twidle5_re_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_5_Pipeline_VITIS_LOOP_244_2_Twidle5_re_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_5_Pipeline_VITIS_LOOP_252_3.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_6.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_6_In_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_6_OutBuff_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_6_Pipeline_VITIS_LOOP_264_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_6_Pipeline_VITIS_LOOP_269_2.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_6_Pipeline_VITIS_LOOP_269_2_Twidle6_im_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_6_Pipeline_VITIS_LOOP_269_2_Twidle6_im_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_6_Pipeline_VITIS_LOOP_269_2_Twidle6_re_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_6_Pipeline_VITIS_LOOP_269_2_Twidle6_re_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_6_Pipeline_VITIS_LOOP_277_3.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_7.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_7_In_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_7_OutBuff_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_7_Pipeline_VITIS_LOOP_289_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_7_Pipeline_VITIS_LOOP_294_2.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_7_Pipeline_VITIS_LOOP_294_2_Twidle7_im_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_7_Pipeline_VITIS_LOOP_294_2_Twidle7_im_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_7_Pipeline_VITIS_LOOP_294_2_Twidle7_re_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_7_Pipeline_VITIS_LOOP_294_2_Twidle7_re_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_7_Pipeline_VITIS_LOOP_302_3.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_8.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_8_In_re_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_8_OutBuff_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_8_Pipeline_VITIS_LOOP_314_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_8_Pipeline_VITIS_LOOP_319_2.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_8_Pipeline_VITIS_LOOP_319_2_Twidle8_im_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_8_Pipeline_VITIS_LOOP_319_2_Twidle8_im_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_8_Pipeline_VITIS_LOOP_319_2_Twidle8_re_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_8_Pipeline_VITIS_LOOP_319_2_Twidle8_re_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_8_Pipeline_VITIS_LOOP_327_3.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_9.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_9_In_re_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_9_OutBuff_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_9_Pipeline_VITIS_LOOP_340_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_9_Pipeline_VITIS_LOOP_345_2.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_9_Pipeline_VITIS_LOOP_345_2_Twidle9_im_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_9_Pipeline_VITIS_LOOP_345_2_Twidle9_im_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_9_Pipeline_VITIS_LOOP_345_2_Twidle9_re_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_9_Pipeline_VITIS_LOOP_345_2_Twidle9_re_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fft_stage_9_Pipeline_VITIS_LOOP_353_3.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fifo_w32_d14_S.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fifo_w64_d1024_A.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fifo_w64_d128_A.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fifo_w64_d15_S.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fifo_w64_d16_S.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fifo_w64_d2048_A.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fifo_w64_d256_A.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fifo_w64_d32_A.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fifo_w64_d4096_A.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fifo_w64_d4_S.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fifo_w64_d512_A.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fifo_w64_d64_A.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fifo_w64_d8_S.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_flow_control_loop_pipe_sequential_init.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fmul_32ns_32ns_32_4_max_dsp_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fsub_32ns_32ns_32_5_full_dsp_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_fsub_32ns_32ns_32_5_full_dsp_1_ip.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_gmem_m_axi.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_load_nfft_value.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_load_nfft_value_Pipeline_VITIS_LOOP_131_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_load_nfft_value_Pipeline_VITIS_LOOP_135_2.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_load_nfft_value_buffer_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_mux_21_32_1_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_mux_42_32_1_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_retrieve_fft_value.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_retrieve_fft_value_Pipeline_VITIS_LOOP_442_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_start_for_fft_stage_10_U0.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_start_for_fft_stage_11_U0.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_start_for_fft_stage_12_U0.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_start_for_fft_stage_145_U0.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_start_for_fft_stage_2_U0.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_start_for_fft_stage_3_U0.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_start_for_fft_stage_4_U0.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_start_for_fft_stage_5_U0.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_start_for_fft_stage_6_U0.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_start_for_fft_stage_7_U0.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_start_for_fft_stage_8_U0.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_start_for_fft_stage_9_U0.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/verilog/fft_HW_start_for_retrieve_fft_value_U0.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_FFT_dataflow.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_control_s_axi.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_entry_proc.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fadd_32ns_32ns_32_5_full_dsp_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_faddfsub_32ns_32ns_32_5_full_dsp_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_faddfsub_32ns_32ns_32_5_full_dsp_1_ip.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fft_stage_10.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fft_stage_10_In_re_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fft_stage_10_Pipeline_VITIS_LOOP_367_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fft_stage_10_Pipeline_VITIS_LOOP_372_2.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fft_stage_10_Pipeline_VITIS_LOOP_372_2_Twidle10_im_0_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fft_stage_10_Pipeline_VITIS_LOOP_372_2_Twidle10_im_1_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fft_stage_10_Pipeline_VITIS_LOOP_372_2_Twidle10_re_0_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fft_stage_10_Pipeline_VITIS_LOOP_372_2_Twidle10_re_1_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fft_stage_10_Pipeline_VITIS_LOOP_380_3.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fft_stage_11.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fft_stage_11_OutBuff_re_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fft_stage_11_Pipeline_VITIS_LOOP_393_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fft_stage_11_Pipeline_VITIS_LOOP_398_2.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fft_stage_11_Pipeline_VITIS_LOOP_398_2_Twidle11_im_0_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fft_stage_11_Pipeline_VITIS_LOOP_398_2_Twidle11_im_1_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fft_stage_11_Pipeline_VITIS_LOOP_398_2_Twidle11_re_0_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fft_stage_11_Pipeline_VITIS_LOOP_398_2_Twidle11_re_1_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fft_stage_11_Pipeline_VITIS_LOOP_406_3.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fft_stage_12.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fft_stage_12_OutBuff_re_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fft_stage_12_Pipeline_VITIS_LOOP_420_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fft_stage_12_Pipeline_VITIS_LOOP_425_2.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fft_stage_12_Pipeline_VITIS_LOOP_425_2_Twidle12_im_1_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fft_stage_12_Pipeline_VITIS_LOOP_425_2_Twidle12_im_3_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fft_stage_12_Pipeline_VITIS_LOOP_425_2_Twidle12_re_1_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fft_stage_12_Pipeline_VITIS_LOOP_425_2_Twidle12_re_3_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fft_stage_12_Pipeline_VITIS_LOOP_433_3.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fft_stage_145.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fft_stage_2.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fft_stage_2_In_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fft_stage_2_OutBuff_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fft_stage_2_Pipeline_VITIS_LOOP_163_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fft_stage_2_Pipeline_VITIS_LOOP_169_2.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fft_stage_2_Pipeline_VITIS_LOOP_169_2_Twidle2_im_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fft_stage_2_Pipeline_VITIS_LOOP_169_2_Twidle2_re_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fft_stage_2_Pipeline_VITIS_LOOP_177_3.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fft_stage_3.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fft_stage_3_In_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fft_stage_3_OutBuff_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fft_stage_3_Pipeline_VITIS_LOOP_189_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fft_stage_3_Pipeline_VITIS_LOOP_194_2.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fft_stage_3_Pipeline_VITIS_LOOP_194_2_Twidle3_im_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fft_stage_3_Pipeline_VITIS_LOOP_194_2_Twidle3_re_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fft_stage_3_Pipeline_VITIS_LOOP_202_3.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fft_stage_4.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fft_stage_4_In_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fft_stage_4_OutBuff_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fft_stage_4_Pipeline_VITIS_LOOP_213_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fft_stage_4_Pipeline_VITIS_LOOP_218_2.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fft_stage_4_Pipeline_VITIS_LOOP_218_2_Twidle4_im_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fft_stage_4_Pipeline_VITIS_LOOP_218_2_Twidle4_re_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fft_stage_4_Pipeline_VITIS_LOOP_226_3.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fft_stage_5.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fft_stage_5_In_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fft_stage_5_OutBuff_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fft_stage_5_Pipeline_VITIS_LOOP_239_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fft_stage_5_Pipeline_VITIS_LOOP_244_2.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fft_stage_5_Pipeline_VITIS_LOOP_244_2_Twidle5_im_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fft_stage_5_Pipeline_VITIS_LOOP_244_2_Twidle5_re_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fft_stage_5_Pipeline_VITIS_LOOP_252_3.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fft_stage_6.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fft_stage_6_In_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fft_stage_6_OutBuff_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fft_stage_6_Pipeline_VITIS_LOOP_264_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fft_stage_6_Pipeline_VITIS_LOOP_269_2.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fft_stage_6_Pipeline_VITIS_LOOP_269_2_Twidle6_im_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fft_stage_6_Pipeline_VITIS_LOOP_269_2_Twidle6_re_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fft_stage_6_Pipeline_VITIS_LOOP_277_3.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fft_stage_7.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fft_stage_7_In_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fft_stage_7_OutBuff_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fft_stage_7_Pipeline_VITIS_LOOP_289_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fft_stage_7_Pipeline_VITIS_LOOP_294_2.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fft_stage_7_Pipeline_VITIS_LOOP_294_2_Twidle7_im_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fft_stage_7_Pipeline_VITIS_LOOP_294_2_Twidle7_re_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fft_stage_7_Pipeline_VITIS_LOOP_302_3.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fft_stage_8.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fft_stage_8_In_re_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fft_stage_8_OutBuff_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fft_stage_8_Pipeline_VITIS_LOOP_314_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fft_stage_8_Pipeline_VITIS_LOOP_319_2.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fft_stage_8_Pipeline_VITIS_LOOP_319_2_Twidle8_im_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fft_stage_8_Pipeline_VITIS_LOOP_319_2_Twidle8_re_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fft_stage_8_Pipeline_VITIS_LOOP_327_3.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fft_stage_9.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fft_stage_9_In_re_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fft_stage_9_OutBuff_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fft_stage_9_Pipeline_VITIS_LOOP_340_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fft_stage_9_Pipeline_VITIS_LOOP_345_2.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fft_stage_9_Pipeline_VITIS_LOOP_345_2_Twidle9_im_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fft_stage_9_Pipeline_VITIS_LOOP_345_2_Twidle9_re_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fft_stage_9_Pipeline_VITIS_LOOP_353_3.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fifo_w32_d14_S.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fifo_w64_d1024_A.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fifo_w64_d128_A.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fifo_w64_d15_S.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fifo_w64_d16_S.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fifo_w64_d2048_A.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fifo_w64_d256_A.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fifo_w64_d32_A.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fifo_w64_d4096_A.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fifo_w64_d4_S.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fifo_w64_d512_A.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fifo_w64_d64_A.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fifo_w64_d8_S.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_flow_control_loop_pipe_sequential_init.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fmul_32ns_32ns_32_4_max_dsp_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fsub_32ns_32ns_32_5_full_dsp_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_fsub_32ns_32ns_32_5_full_dsp_1_ip.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_gmem_m_axi.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_load_nfft_value.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_load_nfft_value_Pipeline_VITIS_LOOP_131_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_load_nfft_value_Pipeline_VITIS_LOOP_135_2.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_load_nfft_value_buffer_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_mux_21_32_1_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_mux_42_32_1_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_retrieve_fft_value.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_retrieve_fft_value_Pipeline_VITIS_LOOP_442_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_start_for_fft_stage_10_U0.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_start_for_fft_stage_11_U0.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_start_for_fft_stage_12_U0.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_start_for_fft_stage_145_U0.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_start_for_fft_stage_2_U0.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_start_for_fft_stage_3_U0.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_start_for_fft_stage_4_U0.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_start_for_fft_stage_5_U0.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_start_for_fft_stage_6_U0.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_start_for_fft_stage_7_U0.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_start_for_fft_stage_8_U0.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_start_for_fft_stage_9_U0.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vitis_HLS/solution1/syn/vhdl/fft_HW_start_for_retrieve_fft_value_U0.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/design_1.bda filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/design_1.bxml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/design_1_ooc.xdc filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.cpp filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.h filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0_sc.cpp filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0_sc.h filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0_stub.sv filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/src/axi_protocol_converter.cpp filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/src/axi_protocol_converter.h filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.cpp filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.h filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1_sc.cpp filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1_sc.h filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1_stub.sv filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/src/axi_protocol_converter.cpp filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/src/axi_protocol_converter.h filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/synth/design_1_auto_pc_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_0/design_1_axi_mem_intercon_0.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_fft_HW_0_0/constraints/fft_HW_ooc.xdc filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_fft_HW_0_0/design_1_fft_HW_0_0.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_fft_HW_0_0/drivers/fft_HW_v1_0/data/fft_HW.mdd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_fft_HW_0_0/drivers/fft_HW_v1_0/data/fft_HW.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_fft_HW_0_0/drivers/fft_HW_v1_0/src/Makefile filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_fft_HW_0_0/drivers/fft_HW_v1_0/src/xfft_hw.c filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_fft_HW_0_0/drivers/fft_HW_v1_0/src/xfft_hw.h filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_fft_HW_0_0/drivers/fft_HW_v1_0/src/xfft_hw_hw.h filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_fft_HW_0_0/drivers/fft_HW_v1_0/src/xfft_hw_linux.c filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_fft_HW_0_0/drivers/fft_HW_v1_0/src/xfft_hw_sinit.c filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_fft_HW_0_0/sim/design_1_fft_HW_0_0.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_fft_HW_0_0/synth/design_1_fft_HW_0_0.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0_sim_netlist.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0_sim_netlist.vhdl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0_stub.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0_stub.vhdl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/design_1_processing_system7_0_0.hwdef filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/ps7_init.c filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/ps7_init.h filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/ps7_init.html filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/ps7_init.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/ps7_init_gpl.c filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/ps7_init_gpl.h filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/ps7_parameters.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.cpp filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.h filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.sv filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0_sc.cpp filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0_sc.h filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0_stub.sv filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/sim/libps7.dll filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/sim/libps7.so filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/sim/libremoteport.dll filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/sim/libremoteport.so filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/sim_tlm/b_transport_converter.h filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/sim_tlm/processing_system7_v5_5_tlm.cpp filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/sim_tlm/processing_system7_v5_5_tlm.h filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/sim_tlm/xilinx-zynq.cc filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/sim_tlm/xilinx-zynq.h filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_ps7_0_axi_periph_0/design_1_ps7_0_axi_periph_0.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_ooc.xdc filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_sim_netlist.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_sim_netlist.vhdl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_stub.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_stub.vhdl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/sim/design_1_rst_ps7_0_100M_0.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/synth/design_1_rst_ps7_0_100M_0.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/1971/hdl/axi_utils_v2_0_vh_rfs.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/22f8/hdl/floating_point_v7_1_rfs.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/22f8/hdl/floating_point_v7_1_rfs.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/25a8/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/364f/hdl/xbip_utils_v3_0_vh_rfs.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/83df/hdl/fifo_generator_v13_2_rfs.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/83df/hdl/fifo_generator_v13_2_rfs.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/83df/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/83df/simulation/fifo_generator_vlog_beh.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/8fd3/hdl/verilog/processing_system7_v5_5_atc.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/8fd3/hdl/verilog/processing_system7_v5_5_aw_atc.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/8fd3/hdl/verilog/processing_system7_v5_5_b_atc.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/8fd3/hdl/verilog/processing_system7_v5_5_trace_buffer.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/8fd3/hdl/verilog/processing_system7_v5_5_w_atc.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/910d/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/ab19/hdl/mult_gen_v12_0_vh_rfs.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/ip/fft_HW_fadd_32ns_32ns_32_5_full_dsp_1_ip.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/ip/fft_HW_faddfsub_32ns_32ns_32_5_full_dsp_1_ip.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/ip/fft_HW_fmul_32ns_32ns_32_4_max_dsp_1_ip.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/ip/fft_HW_fsub_32ns_32ns_32_5_full_dsp_1_ip.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_FFT_dataflow.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_Twidle2_M_value_1_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_Twidle2_M_value_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_Twidle3_M_value_1_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_Twidle3_M_value_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_control_s_axi.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_entry_proc.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fadd_32ns_32ns_32_5_full_dsp_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_faddfsub_32ns_32ns_32_5_full_dsp_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_HW_Pipeline_VITIS_LOOP_2552_2.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_HW_Pipeline_VITIS_LOOP_2552_2_Twiddles2copy_0_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_HW_Pipeline_VITIS_LOOP_2552_2_Twiddles2copy_1_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_10.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_10_In_M_value_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_10_Pipeline_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_10_Pipeline_2.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_10_Pipeline_VITIS_LOOP_367_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_10_Pipeline_VITIS_LOOP_372_2.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_10_Pipeline_VITIS_LOOP_372_2_Twidle10_0_0_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_10_Pipeline_VITIS_LOOP_372_2_Twidle10_0_1_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_10_Pipeline_VITIS_LOOP_372_2_Twidle10_1_0_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_10_Pipeline_VITIS_LOOP_372_2_Twidle10_1_1_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_10_Pipeline_VITIS_LOOP_380_3.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_11.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_11_OutBuff_M_value_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_11_Pipeline_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_11_Pipeline_2.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_11_Pipeline_VITIS_LOOP_393_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_11_Pipeline_VITIS_LOOP_398_2.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_11_Pipeline_VITIS_LOOP_398_2_Twidle11_0_0_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_11_Pipeline_VITIS_LOOP_398_2_Twidle11_0_1_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_11_Pipeline_VITIS_LOOP_398_2_Twidle11_1_0_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_11_Pipeline_VITIS_LOOP_398_2_Twidle11_1_1_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_11_Pipeline_VITIS_LOOP_406_3.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_12.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_12_OutBuff_M_value_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_12_Pipeline_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_12_Pipeline_2.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_12_Pipeline_VITIS_LOOP_420_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_12_Pipeline_VITIS_LOOP_425_2.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_12_Pipeline_VITIS_LOOP_425_2_Twidle12_1_0_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_12_Pipeline_VITIS_LOOP_425_2_Twidle12_1_1_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_12_Pipeline_VITIS_LOOP_425_2_Twidle12_3_0_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_12_Pipeline_VITIS_LOOP_425_2_Twidle12_3_1_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_12_Pipeline_VITIS_LOOP_433_3.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_2.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_2_In_M_value_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_2_OutBuff_M_value_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_2_Pipeline_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_2_Pipeline_3.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_2_Pipeline_VITIS_LOOP_163_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_2_Pipeline_VITIS_LOOP_169_2.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_2_Pipeline_VITIS_LOOP_177_3.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_3.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_3_In_M_value_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_3_OutBuff_M_value_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_3_Pipeline_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_3_Pipeline_2.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_3_Pipeline_VITIS_LOOP_189_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_3_Pipeline_VITIS_LOOP_194_2.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_3_Pipeline_VITIS_LOOP_202_3.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_4.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_4_In_M_value_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_4_OutBuff_M_value_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_4_Pipeline_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_4_Pipeline_2.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_4_Pipeline_VITIS_LOOP_213_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_4_Pipeline_VITIS_LOOP_218_2.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_4_Pipeline_VITIS_LOOP_218_2_Twidle4_0_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_4_Pipeline_VITIS_LOOP_218_2_Twidle4_1_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_4_Pipeline_VITIS_LOOP_226_3.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_5.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_5_In_M_value_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_5_OutBuff_M_value_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_5_Pipeline_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_5_Pipeline_2.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_5_Pipeline_VITIS_LOOP_239_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_5_Pipeline_VITIS_LOOP_244_2.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_5_Pipeline_VITIS_LOOP_244_2_Twidle5_0_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_5_Pipeline_VITIS_LOOP_244_2_Twidle5_1_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_5_Pipeline_VITIS_LOOP_252_3.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_6.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_6_In_M_value_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_6_OutBuff_M_value_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_6_Pipeline_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_6_Pipeline_2.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_6_Pipeline_VITIS_LOOP_264_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_6_Pipeline_VITIS_LOOP_269_2.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_6_Pipeline_VITIS_LOOP_269_2_Twidle6_0_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_6_Pipeline_VITIS_LOOP_269_2_Twidle6_1_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_6_Pipeline_VITIS_LOOP_277_3.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_7.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_7_In_M_value_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_7_OutBuff_M_value_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_7_Pipeline_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_7_Pipeline_2.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_7_Pipeline_VITIS_LOOP_289_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_7_Pipeline_VITIS_LOOP_294_2.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_7_Pipeline_VITIS_LOOP_294_2_Twidle7_0_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_7_Pipeline_VITIS_LOOP_294_2_Twidle7_1_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_7_Pipeline_VITIS_LOOP_302_3.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_8.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_8_In_M_value_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_8_OutBuff_M_value_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_8_Pipeline_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_8_Pipeline_2.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_8_Pipeline_VITIS_LOOP_314_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_8_Pipeline_VITIS_LOOP_319_2.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_8_Pipeline_VITIS_LOOP_319_2_Twidle8_0_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_8_Pipeline_VITIS_LOOP_319_2_Twidle8_1_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_8_Pipeline_VITIS_LOOP_327_3.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_9.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_9_In_M_value_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_9_OutBuff_M_value_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_9_Pipeline_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_9_Pipeline_2.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_9_Pipeline_VITIS_LOOP_340_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_9_Pipeline_VITIS_LOOP_345_2.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_9_Pipeline_VITIS_LOOP_345_2_Twidle9_0_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_9_Pipeline_VITIS_LOOP_345_2_Twidle9_1_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fft_stage_9_Pipeline_VITIS_LOOP_353_3.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fifo_w32_d14_S.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fifo_w32_d3_S.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fifo_w64_d1024_A.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fifo_w64_d128_A.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fifo_w64_d15_S.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fifo_w64_d16_S.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fifo_w64_d2048_A.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fifo_w64_d256_A.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fifo_w64_d32_A.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fifo_w64_d4096_A.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fifo_w64_d4_S.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fifo_w64_d512_A.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fifo_w64_d64_A.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fifo_w64_d8_S.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_flow_control_loop_pipe_sequential_init.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fmul_32ns_32ns_32_4_max_dsp_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_fsub_32ns_32ns_32_5_full_dsp_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_gmem_m_axi.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_load_nfft_value.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_load_nfft_value_Pipeline_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_load_nfft_value_Pipeline_VITIS_LOOP_131_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_load_nfft_value_Pipeline_VITIS_LOOP_135_2.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_load_nfft_value_buffer_M_value_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_mux_164_4_1_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_mux_21_32_1_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_mux_42_32_1_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_retrieve_fft_value.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_retrieve_fft_value_Pipeline_VITIS_LOOP_442_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_start_for_fft_stage_10_U0.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_start_for_fft_stage_11_U0.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_start_for_fft_stage_12_U0.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_start_for_fft_stage_1_U0.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_start_for_fft_stage_4_U0.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_start_for_fft_stage_5_U0.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_start_for_fft_stage_6_U0.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_start_for_fft_stage_7_U0.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_start_for_fft_stage_8_U0.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_start_for_fft_stage_9_U0.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/abb1/hdl/vhdl/fft_HW_start_for_retrieve_fft_value_U0.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/b0ac/hdl/xbip_dsp48_multadd_v3_0_vh_rfs.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/cdbf/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/d367/hdl/xbip_bram18k_v3_0_vh_rfs.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_0.vh filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/ee60/hdl/processing_system7_vip_v1_0_15_apis.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/ee60/hdl/processing_system7_vip_v1_0_15_axi_acp.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/ee60/hdl/processing_system7_vip_v1_0_15_axi_gp.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/ee60/hdl/processing_system7_vip_v1_0_15_axi_hp.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/ee60/hdl/processing_system7_vip_v1_0_15_local_params.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/ee60/hdl/processing_system7_vip_v1_0_15_reg_init.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/ee60/hdl/processing_system7_vip_v1_0_15_reg_params.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/ee60/hdl/processing_system7_vip_v1_0_15_unused_ports.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/ee60/hdl/processing_system7_vip_v1_0_vl_rfs.sv filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/ffc2/hdl/axi_vip_v1_1_vl_rfs.sv filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/sim/design_1.protoinst filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/sim/design_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/synth/design_1.hwdef filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.gen/sources_1/bd/design_1/synth/design_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.hw/Vivado.lpr filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.runs/.jobs/vrs_config_1.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.runs/design_1_auto_pc_0_synth_1/.vivado.begin.rst filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.runs/design_1_auto_pc_0_synth_1/ISEWrap.js filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.runs/design_1_auto_pc_0_synth_1/ISEWrap.sh filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.runs/design_1_auto_pc_0_synth_1/design_1_auto_pc_0.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.runs/design_1_auto_pc_0_synth_1/design_1_auto_pc_0.vds filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.runs/design_1_auto_pc_0_synth_1/dont_touch.xdc filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.runs/design_1_auto_pc_0_synth_1/gen_run.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.runs/design_1_auto_pc_0_synth_1/htr.txt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.runs/design_1_auto_pc_0_synth_1/rundef.js filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.runs/design_1_auto_pc_0_synth_1/runme.bat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.runs/design_1_auto_pc_0_synth_1/runme.log filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.runs/design_1_auto_pc_0_synth_1/runme.sh filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.runs/design_1_auto_pc_0_synth_1/vivado.pb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.runs/design_1_auto_pc_1_synth_1/ISEWrap.js filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.runs/design_1_auto_pc_1_synth_1/ISEWrap.sh filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.runs/design_1_auto_pc_1_synth_1/design_1_auto_pc_1.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.runs/design_1_auto_pc_1_synth_1/dont_touch.xdc filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.runs/design_1_auto_pc_1_synth_1/gen_run.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.runs/design_1_auto_pc_1_synth_1/htr.txt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.runs/design_1_auto_pc_1_synth_1/rundef.js filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.runs/design_1_auto_pc_1_synth_1/runme.bat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.runs/design_1_auto_pc_1_synth_1/runme.sh filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.runs/design_1_fft_HW_0_0_synth_1/.vivado.begin.rst filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.runs/design_1_fft_HW_0_0_synth_1/ISEWrap.js filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.runs/design_1_fft_HW_0_0_synth_1/ISEWrap.sh filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.runs/design_1_fft_HW_0_0_synth_1/design_1_fft_HW_0_0.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.runs/design_1_fft_HW_0_0_synth_1/design_1_fft_HW_0_0.vds filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.runs/design_1_fft_HW_0_0_synth_1/dont_touch.xdc filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.runs/design_1_fft_HW_0_0_synth_1/gen_run.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.runs/design_1_fft_HW_0_0_synth_1/htr.txt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.runs/design_1_fft_HW_0_0_synth_1/rundef.js filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.runs/design_1_fft_HW_0_0_synth_1/runme.bat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.runs/design_1_fft_HW_0_0_synth_1/runme.log filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.runs/design_1_fft_HW_0_0_synth_1/runme.sh filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.runs/design_1_fft_HW_0_0_synth_1/vivado.pb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.runs/design_1_processing_system7_0_0_synth_1/.vivado.begin.rst filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.runs/design_1_processing_system7_0_0_synth_1/ISEWrap.js filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.runs/design_1_processing_system7_0_0_synth_1/ISEWrap.sh filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.runs/design_1_processing_system7_0_0_synth_1/design_1_processing_system7_0_0.dcp filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.runs/design_1_processing_system7_0_0_synth_1/design_1_processing_system7_0_0.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.runs/design_1_processing_system7_0_0_synth_1/design_1_processing_system7_0_0.vds filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.runs/design_1_processing_system7_0_0_synth_1/design_1_processing_system7_0_0_utilization_synth.pb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.runs/design_1_processing_system7_0_0_synth_1/design_1_processing_system7_0_0_utilization_synth.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.runs/design_1_processing_system7_0_0_synth_1/dont_touch.xdc filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.runs/design_1_processing_system7_0_0_synth_1/gen_run.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.runs/design_1_processing_system7_0_0_synth_1/htr.txt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.runs/design_1_processing_system7_0_0_synth_1/rundef.js filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.runs/design_1_processing_system7_0_0_synth_1/runme.bat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.runs/design_1_processing_system7_0_0_synth_1/runme.log filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.runs/design_1_processing_system7_0_0_synth_1/runme.sh filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.runs/design_1_processing_system7_0_0_synth_1/vivado.pb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.runs/design_1_rst_ps7_0_100M_0_synth_1/.vivado.begin.rst filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.runs/design_1_rst_ps7_0_100M_0_synth_1/ISEWrap.js filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.runs/design_1_rst_ps7_0_100M_0_synth_1/ISEWrap.sh filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.runs/design_1_rst_ps7_0_100M_0_synth_1/design_1_rst_ps7_0_100M_0.dcp filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.runs/design_1_rst_ps7_0_100M_0_synth_1/design_1_rst_ps7_0_100M_0.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.runs/design_1_rst_ps7_0_100M_0_synth_1/design_1_rst_ps7_0_100M_0.vds filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.runs/design_1_rst_ps7_0_100M_0_synth_1/design_1_rst_ps7_0_100M_0_utilization_synth.pb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.runs/design_1_rst_ps7_0_100M_0_synth_1/design_1_rst_ps7_0_100M_0_utilization_synth.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.runs/design_1_rst_ps7_0_100M_0_synth_1/dont_touch.xdc filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.runs/design_1_rst_ps7_0_100M_0_synth_1/gen_run.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.runs/design_1_rst_ps7_0_100M_0_synth_1/htr.txt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.runs/design_1_rst_ps7_0_100M_0_synth_1/rundef.js filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.runs/design_1_rst_ps7_0_100M_0_synth_1/runme.bat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.runs/design_1_rst_ps7_0_100M_0_synth_1/runme.log filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.runs/design_1_rst_ps7_0_100M_0_synth_1/runme.sh filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.runs/design_1_rst_ps7_0_100M_0_synth_1/vivado.pb filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.runs/impl_1/ISEWrap.js filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.runs/impl_1/ISEWrap.sh filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.runs/impl_1/design_1_wrapper.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.runs/impl_1/gen_run.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.runs/impl_1/htr.txt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.runs/impl_1/project.wdf filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.runs/impl_1/rundef.js filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.runs/impl_1/runme.bat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.runs/impl_1/runme.sh filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.runs/synth_1/ISEWrap.js filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.runs/synth_1/ISEWrap.sh filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.runs/synth_1/design_1_wrapper.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.runs/synth_1/dont_touch.xdc filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.runs/synth_1/gen_run.xml filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.runs/synth_1/htr.txt filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.runs/synth_1/rundef.js filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.runs/synth_1/runme.bat filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.runs/synth_1/runme.sh filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.srcs/sources_1/bd/design_1/design_1.bd filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.srcs/sources_1/bd/design_1/design_1.bda filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.xci filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.xci filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_0/design_1_axi_mem_intercon_0.xci filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.srcs/sources_1/bd/design_1/ip/design_1_fft_HW_0_0/design_1_fft_HW_0_0.xci filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xci filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.srcs/sources_1/bd/design_1/ip/design_1_ps7_0_axi_periph_0/design_1_ps7_0_axi_periph_0.xci filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xci filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui filter=lfs diff=lfs merge=lfs -text
/FFT/Solution/Vivado/Vivado.xpr filter=lfs diff=lfs merge=lfs -text
/FFT/radioastro_SW/Alltwidles.txt filter=lfs diff=lfs merge=lfs -text
/FFT/radioastro_SW/Makefile filter=lfs diff=lfs merge=lfs -text
/FFT/radioastro_SW/Twidles.txt filter=lfs diff=lfs merge=lfs -text
/FFT/radioastro_SW/plot_res.py filter=lfs diff=lfs merge=lfs -text
/FFT/radioastro_SW/plot_timings.py filter=lfs diff=lfs merge=lfs -text
/FFT/radioastro_SW/run_all.sh filter=lfs diff=lfs merge=lfs -text
/FFT/radioastro_SW/src/fxp_utils.h filter=lfs diff=lfs merge=lfs -text
/FFT/radioastro_SW/src/radioastro.cpp filter=lfs diff=lfs merge=lfs -text
/FFT/radioastro_SW/src/signal_processing.cpp filter=lfs diff=lfs merge=lfs -text
/FFT/radioastro_SW/src/signal_processing.h filter=lfs diff=lfs merge=lfs -text
/FFT/radioastro_SW/src/utils.cpp filter=lfs diff=lfs merge=lfs -text
/FFT/radioastro_SW/src/utils.h filter=lfs diff=lfs merge=lfs -text
/FFT/radioastro_SW_power_ranger/Makefile filter=lfs diff=lfs merge=lfs -text
/FFT/radioastro_SW_power_ranger/adc_bit.bit.txz filter=lfs diff=lfs merge=lfs -text
/FFT/radioastro_SW_power_ranger/one.sh filter=lfs diff=lfs merge=lfs -text
/FFT/radioastro_SW_power_ranger/plot_res.py filter=lfs diff=lfs merge=lfs -text
/FFT/radioastro_SW_power_ranger/plot_timings.py filter=lfs diff=lfs merge=lfs -text
/FFT/radioastro_SW_power_ranger/run_all.sh filter=lfs diff=lfs merge=lfs -text
/FFT/radioastro_SW_power_ranger/src/CAccelProxy.cpp filter=lfs diff=lfs merge=lfs -text
/FFT/radioastro_SW_power_ranger/src/CAccelProxy.hpp filter=lfs diff=lfs merge=lfs -text
/FFT/radioastro_SW_power_ranger/src/CXADCProxy.cpp filter=lfs diff=lfs merge=lfs -text
/FFT/radioastro_SW_power_ranger/src/CXADCProxy.hpp filter=lfs diff=lfs merge=lfs -text
/FFT/radioastro_SW_power_ranger/src/fxp_utils.h filter=lfs diff=lfs merge=lfs -text
/FFT/radioastro_SW_power_ranger/src/radioastro.cpp filter=lfs diff=lfs merge=lfs -text
/FFT/radioastro_SW_power_ranger/src/signal_processing.cpp filter=lfs diff=lfs merge=lfs -text
/FFT/radioastro_SW_power_ranger/src/signal_processing.h filter=lfs diff=lfs merge=lfs -text
/FFT/radioastro_SW_power_ranger/src/utils.cpp filter=lfs diff=lfs merge=lfs -text
/FFT/radioastro_SW_power_ranger/src/utils.h filter=lfs diff=lfs merge=lfs -text
/FFT/test/HLS/test.cpp filter=lfs diff=lfs merge=lfs -text
/FFT/test/IP-TEST/test.zip filter=lfs diff=lfs merge=lfs -text
/FFT/test/IP-TEST/test2.zip filter=lfs diff=lfs merge=lfs -text
/FFT/test/IP-TEST/test2/component.xml filter=lfs diff=lfs merge=lfs -text
/FFT/test/IP-TEST/test2/constraints/fft_HW_ooc.xdc filter=lfs diff=lfs merge=lfs -text
/FFT/test/IP-TEST/test2/doc/ReleaseNotes.txt filter=lfs diff=lfs merge=lfs -text
/FFT/test/IP-TEST/test2/drivers/fft_HW_v1_0/data/fft_HW.mdd filter=lfs diff=lfs merge=lfs -text
/FFT/test/IP-TEST/test2/drivers/fft_HW_v1_0/data/fft_HW.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/test/IP-TEST/test2/drivers/fft_HW_v1_0/src/Makefile filter=lfs diff=lfs merge=lfs -text
/FFT/test/IP-TEST/test2/drivers/fft_HW_v1_0/src/xfft_hw.c filter=lfs diff=lfs merge=lfs -text
/FFT/test/IP-TEST/test2/drivers/fft_HW_v1_0/src/xfft_hw.h filter=lfs diff=lfs merge=lfs -text
/FFT/test/IP-TEST/test2/drivers/fft_HW_v1_0/src/xfft_hw_hw.h filter=lfs diff=lfs merge=lfs -text
/FFT/test/IP-TEST/test2/drivers/fft_HW_v1_0/src/xfft_hw_linux.c filter=lfs diff=lfs merge=lfs -text
/FFT/test/IP-TEST/test2/drivers/fft_HW_v1_0/src/xfft_hw_sinit.c filter=lfs diff=lfs merge=lfs -text
/FFT/test/IP-TEST/test2/hdl/ip/fft_HW_fadd_32ns_32ns_32_5_full_dsp_1_ip.v filter=lfs diff=lfs merge=lfs -text
/FFT/test/IP-TEST/test2/hdl/verilog/fft_HW.v filter=lfs diff=lfs merge=lfs -text
/FFT/test/IP-TEST/test2/hdl/verilog/fft_HW_control_s_axi.v filter=lfs diff=lfs merge=lfs -text
/FFT/test/IP-TEST/test2/hdl/verilog/fft_HW_fadd_32ns_32ns_32_5_full_dsp_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/test/IP-TEST/test2/hdl/verilog/fft_HW_gmem_m_axi.v filter=lfs diff=lfs merge=lfs -text
/FFT/test/IP-TEST/test2/hdl/vhdl/fft_HW.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/test/IP-TEST/test2/hdl/vhdl/fft_HW_control_s_axi.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/test/IP-TEST/test2/hdl/vhdl/fft_HW_fadd_32ns_32ns_32_5_full_dsp_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/test/IP-TEST/test2/hdl/vhdl/fft_HW_gmem_m_axi.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/test/IP-TEST/test2/misc/logo.png filter=lfs diff=lfs merge=lfs -text
/FFT/test/IP-TEST/test2/xgui/fft_HW_v1_0.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/.apc/autopilot.apfmapping filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/.cproject filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/.project filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/.settings/Vitis_HLS.Debug.launch filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/.settings/Vitis_HLS.Release.launch filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/.settings/language.settings.xml filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/.vitis_hls_log_all.xml filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/hls.app filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/.autopilot/db/.message_impl.xml filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/.autopilot/db/.message_syn.xml filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/.autopilot/db/__ctype_info__.xml filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/.autopilot/db/a.g filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/.autopilot/db/a.g.0.bc filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/.autopilot/db/a.g.1.bc filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/.autopilot/db/a.g.2.bc filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/.autopilot/db/a.g.2.prechk.bc filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/.autopilot/db/a.g.bc filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/.autopilot/db/a.g.ld.0.bc filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/.autopilot/db/a.g.lto.bc filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/.autopilot/db/a.o.1.bc filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/.autopilot/db/a.o.1.tmp.bc filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/.autopilot/db/a.o.2.bc filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/.autopilot/db/a.o.3.bc filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/.autopilot/db/a.pp.bc filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/.autopilot/db/all.directive.json filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/.autopilot/db/apatb_fft_HW.cpp filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/.autopilot/db/apatb_fft_HW_ir.bc filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/.autopilot/db/apatb_fft_HW_ir.ll filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/.autopilot/db/autopilot.flow.log filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/.autopilot/db/autopilot.rtl.models.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/.autopilot/db/burst.xml filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/.autopilot/db/coregen/control.h filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/.autopilot/db/coregen/control.slave.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/.autopilot/db/coregen/fft_HW_control_s_axi.v filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/.autopilot/db/coregen/fft_HW_control_s_axi.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/.autopilot/db/design.bindinfo.xml filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/.autopilot/db/driver/data/fft_HW.mdd filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/.autopilot/db/driver/data/fft_HW.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/.autopilot/db/driver/src/Makefile filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/.autopilot/db/driver/src/xfft_hw.c filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/.autopilot/db/driver/src/xfft_hw.h filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/.autopilot/db/driver/src/xfft_hw_hw.h filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/.autopilot/db/driver/src/xfft_hw_linux.c filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/.autopilot/db/driver/src/xfft_hw_sinit.c filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/.autopilot/db/dut.hcp filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/.autopilot/db/fe_messages.xml filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/.autopilot/db/fe_pragma_dump.reflow.0.xml filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/.autopilot/db/fft_HW.adb filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/.autopilot/db/fft_HW.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/.autopilot/db/fft_HW.aemf filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/.autopilot/db/fft_HW.bind.adb filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/.autopilot/db/fft_HW.bind.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/.autopilot/db/fft_HW.compgen.dataonly.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/.autopilot/db/fft_HW.compgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/.autopilot/db/fft_HW.constraint.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/.autopilot/db/fft_HW.design.xml filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/.autopilot/db/fft_HW.protoinst filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/.autopilot/db/fft_HW.rtl_wrap.cfg.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/.autopilot/db/fft_HW.sched.adb filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/.autopilot/db/fft_HW.sched.adb.xml filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/.autopilot/db/fft_HW.tbgen.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/.autopilot/db/fft_HW.verbose.bind.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/.autopilot/db/fft_HW.verbose.bind.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/.autopilot/db/fft_HW.verbose.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/.autopilot/db/fft_HW.verbose.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/.autopilot/db/fft_HW.verbose.sched.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/.autopilot/db/fft_HW.verbose.sched.rpt.xml filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/.autopilot/db/fft_HW_dataflow_ana.wcfg filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/.autopilot/db/fft_HWap_header.systemc.txt.ap_header.txt filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/.autopilot/db/fft_HWap_header.verilog.txt.ap_header.txt filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/.autopilot/db/fft_HWap_header.vhdl.txt.ap_header.txt filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/.autopilot/db/global.setting.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/.autopilot/db/hls_design_meta.cpp filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/.autopilot/db/hls_design_meta.h filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/.autopilot/db/mapper_fft_HW.cpp filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/.autopilot/db/test.bc filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/.autopilot/db/test.g.bc filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/.autopilot/db/test.pp.0.cpp filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/.autopilot/db/test.pp.0.cpp.clang-tidy.loop-label.diag.yml filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/.autopilot/db/test.pp.0.cpp.clang-tidy.loop-label.err.log filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/.autopilot/db/test.pp.0.cpp.clang-tidy.loop-label.out.log filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/.autopilot/db/test.pp.0.cpp.clang.diag.xml filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/.autopilot/db/test.pp.0.cpp.clang.err.log filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/.autopilot/db/top-io-fe.xml filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/.autopilot/db/vhdl/fft_HW_control_s_axi.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/.autopilot/db/vhdl/fft_HW_fadd_32ns_32ns_32_5_full_dsp_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/.autopilot/db/vhdl/fft_HW_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/.autopilot/db/vhdl/fft_HW_gmem_m_axi.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_control_s_axi.v filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_fadd_32ns_32ns_32_5_full_dsp_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/.autopilot/db/vlog/fft_HW_gmem_m_axi.v filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/.autopilot/xcd.log filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/.debug/fft_HW.protoinst filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/directives.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/impl/ip/component.xml filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/impl/ip/constraints/fft_HW_ooc.xdc filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/impl/ip/doc/ReleaseNotes.txt filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/impl/ip/drivers/fft_HW_v1_0/data/fft_HW.mdd filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/impl/ip/drivers/fft_HW_v1_0/data/fft_HW.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/impl/ip/drivers/fft_HW_v1_0/src/Makefile filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/impl/ip/drivers/fft_HW_v1_0/src/xfft_hw.c filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/impl/ip/drivers/fft_HW_v1_0/src/xfft_hw.h filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/impl/ip/drivers/fft_HW_v1_0/src/xfft_hw_hw.h filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/impl/ip/drivers/fft_HW_v1_0/src/xfft_hw_linux.c filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/impl/ip/drivers/fft_HW_v1_0/src/xfft_hw_sinit.c filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/impl/ip/example/ipi_example.sh filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/impl/ip/example/ipi_example.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/impl/ip/fft_HW_info.xml filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/impl/ip/hdl/ip/fft_HW_fadd_32ns_32ns_32_5_full_dsp_1_ip.v filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW.v filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_control_s_axi.v filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_fadd_32ns_32ns_32_5_full_dsp_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/impl/ip/hdl/verilog/fft_HW_gmem_m_axi.v filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_control_s_axi.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_fadd_32ns_32ns_32_5_full_dsp_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/impl/ip/hdl/vhdl/fft_HW_gmem_m_axi.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/impl/ip/misc/logo.png filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/impl/ip/pack.sh filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/impl/ip/run_ippack.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/impl/ip/subcore/fft_HW_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/impl/ip/sysgen_info.xml filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/impl/ip/tmp.gen/sources_1/ip/fft_HW_fadd_32ns_32ns_32_5_full_dsp_1_ip/fft_HW_fadd_32ns_32ns_32_5_full_dsp_1_ip.xml filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/impl/ip/tmp.gen/sources_1/ip/fft_HW_fadd_32ns_32ns_32_5_full_dsp_1_ip/hdl/axi_utils_v2_0_vh_rfs.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/impl/ip/tmp.gen/sources_1/ip/fft_HW_fadd_32ns_32ns_32_5_full_dsp_1_ip/hdl/floating_point_v7_1_rfs.v filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/impl/ip/tmp.gen/sources_1/ip/fft_HW_fadd_32ns_32ns_32_5_full_dsp_1_ip/hdl/floating_point_v7_1_rfs.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/impl/ip/tmp.gen/sources_1/ip/fft_HW_fadd_32ns_32ns_32_5_full_dsp_1_ip/hdl/mult_gen_v12_0_vh_rfs.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/impl/ip/tmp.gen/sources_1/ip/fft_HW_fadd_32ns_32ns_32_5_full_dsp_1_ip/hdl/xbip_bram18k_v3_0_vh_rfs.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/impl/ip/tmp.gen/sources_1/ip/fft_HW_fadd_32ns_32ns_32_5_full_dsp_1_ip/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/impl/ip/tmp.gen/sources_1/ip/fft_HW_fadd_32ns_32ns_32_5_full_dsp_1_ip/hdl/xbip_dsp48_multadd_v3_0_vh_rfs.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/impl/ip/tmp.gen/sources_1/ip/fft_HW_fadd_32ns_32ns_32_5_full_dsp_1_ip/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/impl/ip/tmp.gen/sources_1/ip/fft_HW_fadd_32ns_32ns_32_5_full_dsp_1_ip/hdl/xbip_pipe_v3_0_vh_rfs.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/impl/ip/tmp.gen/sources_1/ip/fft_HW_fadd_32ns_32ns_32_5_full_dsp_1_ip/hdl/xbip_utils_v3_0_vh_rfs.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/impl/ip/tmp.gen/sources_1/ip/fft_HW_fadd_32ns_32ns_32_5_full_dsp_1_ip/sim/fft_HW_fadd_32ns_32ns_32_5_full_dsp_1_ip.v filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/impl/ip/tmp.gen/sources_1/ip/fft_HW_fadd_32ns_32ns_32_5_full_dsp_1_ip/synth/fft_HW_fadd_32ns_32ns_32_5_full_dsp_1_ip.v filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/impl/ip/tmp.hw/tmp.lpr filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/impl/ip/tmp.srcs/sources_1/ip/fft_HW_fadd_32ns_32ns_32_5_full_dsp_1_ip/fft_HW_fadd_32ns_32ns_32_5_full_dsp_1_ip.xci filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/impl/ip/tmp.xpr filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/impl/ip/xgui/fft_HW_v1_0.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/impl/ip/xilinx_com_hls_fft_HW_1_0.zip filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/impl/misc/drivers/fft_HW_v1_0/data/fft_HW.mdd filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/impl/misc/drivers/fft_HW_v1_0/data/fft_HW.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/impl/misc/drivers/fft_HW_v1_0/src/Makefile filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/impl/misc/drivers/fft_HW_v1_0/src/xfft_hw.c filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/impl/misc/drivers/fft_HW_v1_0/src/xfft_hw.h filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/impl/misc/drivers/fft_HW_v1_0/src/xfft_hw_hw.h filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/impl/misc/drivers/fft_HW_v1_0/src/xfft_hw_linux.c filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/impl/misc/drivers/fft_HW_v1_0/src/xfft_hw_sinit.c filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/impl/misc/fft_HW_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/impl/misc/logo.png filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/impl/verilog/fft_HW.v filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/impl/verilog/fft_HW_control_s_axi.v filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/impl/verilog/fft_HW_fadd_32ns_32ns_32_5_full_dsp_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/impl/verilog/fft_HW_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/impl/verilog/fft_HW_gmem_m_axi.v filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/impl/vhdl/fft_HW.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/impl/vhdl/fft_HW_control_s_axi.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/impl/vhdl/fft_HW_fadd_32ns_32ns_32_5_full_dsp_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/impl/vhdl/fft_HW_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/impl/vhdl/fft_HW_gmem_m_axi.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/script.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/solution1.aps filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/solution1.directive filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/solution1.log filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/solution1_data.json filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/syn/report/csynth.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/syn/report/csynth.xml filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/syn/report/fft_HW_csynth.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/syn/report/fft_HW_csynth.xml filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/syn/verilog/fft_HW.v filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/syn/verilog/fft_HW_control_s_axi.v filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/syn/verilog/fft_HW_fadd_32ns_32ns_32_5_full_dsp_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/syn/verilog/fft_HW_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/syn/verilog/fft_HW_gmem_m_axi.v filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/syn/vhdl/fft_HW.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/syn/vhdl/fft_HW_control_s_axi.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/syn/vhdl/fft_HW_fadd_32ns_32ns_32_5_full_dsp_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/syn/vhdl/fft_HW_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vitis_HLS/solution1/syn/vhdl/fft_HW_gmem_m_axi.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/design_1.bda filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/design_1.bxml filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/design_1_ooc.xdc filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.xml filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.cpp filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.h filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0_sc.cpp filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0_sc.h filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0_stub.sv filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/src/axi_protocol_converter.cpp filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/src/axi_protocol_converter.h filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.xml filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.v filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.vhdl filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_stub.v filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_stub.vhdl filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.cpp filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.h filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1_sc.cpp filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1_sc.h filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1_stub.sv filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/src/axi_protocol_converter.cpp filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/src/axi_protocol_converter.h filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/synth/design_1_auto_pc_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_0/design_1_axi_mem_intercon_0.xml filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_fft_HW_0_1/constraints/fft_HW_ooc.xdc filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_fft_HW_0_1/design_1_fft_HW_0_1.dcp filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_fft_HW_0_1/design_1_fft_HW_0_1.xml filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_fft_HW_0_1/design_1_fft_HW_0_1_sim_netlist.v filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_fft_HW_0_1/design_1_fft_HW_0_1_sim_netlist.vhdl filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_fft_HW_0_1/design_1_fft_HW_0_1_stub.v filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_fft_HW_0_1/design_1_fft_HW_0_1_stub.vhdl filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_fft_HW_0_1/drivers/fft_HW_v1_0/data/fft_HW.mdd filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_fft_HW_0_1/drivers/fft_HW_v1_0/data/fft_HW.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_fft_HW_0_1/drivers/fft_HW_v1_0/src/Makefile filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_fft_HW_0_1/drivers/fft_HW_v1_0/src/xfft_hw.c filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_fft_HW_0_1/drivers/fft_HW_v1_0/src/xfft_hw.h filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_fft_HW_0_1/drivers/fft_HW_v1_0/src/xfft_hw_hw.h filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_fft_HW_0_1/drivers/fft_HW_v1_0/src/xfft_hw_linux.c filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_fft_HW_0_1/drivers/fft_HW_v1_0/src/xfft_hw_sinit.c filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_fft_HW_0_1/sim/design_1_fft_HW_0_1.v filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_fft_HW_0_1/synth/design_1_fft_HW_0_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xml filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0_sim_netlist.v filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0_sim_netlist.vhdl filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0_stub.v filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0_stub.vhdl filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/design_1_processing_system7_0_0.hwdef filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/ps7_init.c filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/ps7_init.h filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/ps7_init.html filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/ps7_init.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/ps7_init_gpl.c filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/ps7_init_gpl.h filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/ps7_parameters.xml filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.cpp filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.h filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.sv filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0_sc.cpp filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0_sc.h filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0_stub.sv filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/sim/libps7.dll filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/sim/libps7.so filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/sim/libremoteport.dll filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/sim/libremoteport.so filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/sim_tlm/b_transport_converter.h filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/sim_tlm/processing_system7_v5_5_tlm.cpp filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/sim_tlm/processing_system7_v5_5_tlm.h filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/sim_tlm/xilinx-zynq.cc filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/sim_tlm/xilinx-zynq.h filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_ps7_0_axi_periph_0/design_1_ps7_0_axi_periph_0.xml filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xml filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_ooc.xdc filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_sim_netlist.v filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_sim_netlist.vhdl filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_stub.v filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_stub.vhdl filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/sim/design_1_rst_ps7_0_100M_0.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/synth/design_1_rst_ps7_0_100M_0.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/1971/hdl/axi_utils_v2_0_vh_rfs.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/22f8/hdl/floating_point_v7_1_rfs.v filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/22f8/hdl/floating_point_v7_1_rfs.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/25a8/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/364f/hdl/xbip_utils_v3_0_vh_rfs.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/83df/hdl/fifo_generator_v13_2_rfs.v filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/83df/hdl/fifo_generator_v13_2_rfs.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/83df/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/83df/simulation/fifo_generator_vlog_beh.v filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/8e47/hdl/ip/fft_HW_fadd_32ns_32ns_32_5_full_dsp_1_ip.v filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/8e47/hdl/vhdl/fft_HW.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/8e47/hdl/vhdl/fft_HW_control_s_axi.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/8e47/hdl/vhdl/fft_HW_fadd_32ns_32ns_32_5_full_dsp_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/8e47/hdl/vhdl/fft_HW_gmem_m_axi.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/8fd3/hdl/verilog/processing_system7_v5_5_atc.v filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/8fd3/hdl/verilog/processing_system7_v5_5_aw_atc.v filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/8fd3/hdl/verilog/processing_system7_v5_5_b_atc.v filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/8fd3/hdl/verilog/processing_system7_v5_5_trace_buffer.v filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/8fd3/hdl/verilog/processing_system7_v5_5_w_atc.v filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/910d/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/ab19/hdl/mult_gen_v12_0_vh_rfs.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/b0ac/hdl/xbip_dsp48_multadd_v3_0_vh_rfs.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/cdbf/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/d367/hdl/xbip_bram18k_v3_0_vh_rfs.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_0.vh filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/ee60/hdl/processing_system7_vip_v1_0_15_apis.v filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/ee60/hdl/processing_system7_vip_v1_0_15_axi_acp.v filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/ee60/hdl/processing_system7_vip_v1_0_15_axi_gp.v filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/ee60/hdl/processing_system7_vip_v1_0_15_axi_hp.v filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/ee60/hdl/processing_system7_vip_v1_0_15_local_params.v filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/ee60/hdl/processing_system7_vip_v1_0_15_reg_init.v filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/ee60/hdl/processing_system7_vip_v1_0_15_reg_params.v filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/ee60/hdl/processing_system7_vip_v1_0_15_unused_ports.v filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/ee60/hdl/processing_system7_vip_v1_0_vl_rfs.sv filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/ffc2/hdl/axi_vip_v1_1_vl_rfs.sv filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/sim/design_1.protoinst filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/sim/design_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/synth/design_1.hwdef filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.gen/sources_1/bd/design_1/synth/design_1.vhd filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.hw/Vivado.lpr filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.runs/.jobs/vrs_config_1.xml filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.runs/.jobs/vrs_config_2.xml filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.runs/design_1_fft_HW_0_1_synth_1/.vivado.begin.rst filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.runs/design_1_fft_HW_0_1_synth_1/ISEWrap.js filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.runs/design_1_fft_HW_0_1_synth_1/ISEWrap.sh filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.runs/design_1_fft_HW_0_1_synth_1/design_1_fft_HW_0_1.dcp filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.runs/design_1_fft_HW_0_1_synth_1/design_1_fft_HW_0_1.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.runs/design_1_fft_HW_0_1_synth_1/design_1_fft_HW_0_1.vds filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.runs/design_1_fft_HW_0_1_synth_1/design_1_fft_HW_0_1_utilization_synth.pb filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.runs/design_1_fft_HW_0_1_synth_1/design_1_fft_HW_0_1_utilization_synth.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.runs/design_1_fft_HW_0_1_synth_1/dont_touch.xdc filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.runs/design_1_fft_HW_0_1_synth_1/gen_run.xml filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.runs/design_1_fft_HW_0_1_synth_1/htr.txt filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.runs/design_1_fft_HW_0_1_synth_1/rundef.js filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.runs/design_1_fft_HW_0_1_synth_1/runme.bat filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.runs/design_1_fft_HW_0_1_synth_1/runme.log filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.runs/design_1_fft_HW_0_1_synth_1/runme.sh filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.runs/design_1_fft_HW_0_1_synth_1/vivado.pb filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.runs/design_1_processing_system7_0_0_synth_1/.vivado.begin.rst filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.runs/design_1_processing_system7_0_0_synth_1/ISEWrap.js filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.runs/design_1_processing_system7_0_0_synth_1/ISEWrap.sh filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.runs/design_1_processing_system7_0_0_synth_1/design_1_processing_system7_0_0.dcp filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.runs/design_1_processing_system7_0_0_synth_1/design_1_processing_system7_0_0.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.runs/design_1_processing_system7_0_0_synth_1/design_1_processing_system7_0_0.vds filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.runs/design_1_processing_system7_0_0_synth_1/design_1_processing_system7_0_0_utilization_synth.pb filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.runs/design_1_processing_system7_0_0_synth_1/design_1_processing_system7_0_0_utilization_synth.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.runs/design_1_processing_system7_0_0_synth_1/dont_touch.xdc filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.runs/design_1_processing_system7_0_0_synth_1/gen_run.xml filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.runs/design_1_processing_system7_0_0_synth_1/htr.txt filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.runs/design_1_processing_system7_0_0_synth_1/rundef.js filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.runs/design_1_processing_system7_0_0_synth_1/runme.bat filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.runs/design_1_processing_system7_0_0_synth_1/runme.log filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.runs/design_1_processing_system7_0_0_synth_1/runme.sh filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.runs/design_1_processing_system7_0_0_synth_1/vivado.pb filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.runs/design_1_rst_ps7_0_100M_0_synth_1/.vivado.begin.rst filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.runs/design_1_rst_ps7_0_100M_0_synth_1/ISEWrap.js filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.runs/design_1_rst_ps7_0_100M_0_synth_1/ISEWrap.sh filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.runs/design_1_rst_ps7_0_100M_0_synth_1/design_1_rst_ps7_0_100M_0.dcp filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.runs/design_1_rst_ps7_0_100M_0_synth_1/design_1_rst_ps7_0_100M_0.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.runs/design_1_rst_ps7_0_100M_0_synth_1/design_1_rst_ps7_0_100M_0.vds filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.runs/design_1_rst_ps7_0_100M_0_synth_1/design_1_rst_ps7_0_100M_0_utilization_synth.pb filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.runs/design_1_rst_ps7_0_100M_0_synth_1/design_1_rst_ps7_0_100M_0_utilization_synth.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.runs/design_1_rst_ps7_0_100M_0_synth_1/dont_touch.xdc filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.runs/design_1_rst_ps7_0_100M_0_synth_1/gen_run.xml filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.runs/design_1_rst_ps7_0_100M_0_synth_1/htr.txt filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.runs/design_1_rst_ps7_0_100M_0_synth_1/rundef.js filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.runs/design_1_rst_ps7_0_100M_0_synth_1/runme.bat filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.runs/design_1_rst_ps7_0_100M_0_synth_1/runme.log filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.runs/design_1_rst_ps7_0_100M_0_synth_1/runme.sh filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.runs/design_1_rst_ps7_0_100M_0_synth_1/vivado.pb filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.runs/impl_1/.init_design.begin.rst filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.runs/impl_1/.opt_design.begin.rst filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.runs/impl_1/.phys_opt_design.begin.rst filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.runs/impl_1/.place_design.begin.rst filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.runs/impl_1/.route_design.begin.rst filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.runs/impl_1/.vivado.begin.rst filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.runs/impl_1/ISEWrap.js filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.runs/impl_1/ISEWrap.sh filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.runs/impl_1/design_1_wrapper.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.runs/impl_1/design_1_wrapper.vdi filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.runs/impl_1/design_1_wrapper_control_sets_placed.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.runs/impl_1/design_1_wrapper_drc_opted.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.runs/impl_1/design_1_wrapper_drc_opted.rpx filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.runs/impl_1/design_1_wrapper_io_placed.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.runs/impl_1/design_1_wrapper_opt.dcp filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.runs/impl_1/design_1_wrapper_physopt.dcp filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.runs/impl_1/design_1_wrapper_placed.dcp filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.runs/impl_1/design_1_wrapper_utilization_placed.pb filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.runs/impl_1/design_1_wrapper_utilization_placed.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.runs/impl_1/gen_run.xml filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.runs/impl_1/htr.txt filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.runs/impl_1/init_design.pb filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.runs/impl_1/opt_design.pb filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.runs/impl_1/phys_opt_design.pb filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.runs/impl_1/place_design.pb filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.runs/impl_1/project.wdf filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.runs/impl_1/route_design.pb filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.runs/impl_1/rundef.js filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.runs/impl_1/runme.bat filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.runs/impl_1/runme.log filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.runs/impl_1/runme.sh filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.runs/synth_1/.vivado.begin.rst filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.runs/synth_1/ISEWrap.js filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.runs/synth_1/ISEWrap.sh filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.runs/synth_1/design_1_wrapper.dcp filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.runs/synth_1/design_1_wrapper.tcl filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.runs/synth_1/design_1_wrapper.vds filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.runs/synth_1/design_1_wrapper_utilization_synth.pb filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.runs/synth_1/design_1_wrapper_utilization_synth.rpt filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.runs/synth_1/dont_touch.xdc filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.runs/synth_1/gen_run.xml filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.runs/synth_1/htr.txt filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.runs/synth_1/rundef.js filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.runs/synth_1/runme.bat filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.runs/synth_1/runme.log filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.runs/synth_1/runme.sh filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.runs/synth_1/vivado.pb filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.srcs/sources_1/bd/design_1/design_1.bd filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.srcs/sources_1/bd/design_1/design_1.bda filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.xci filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.xci filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_0/design_1_axi_mem_intercon_0.xci filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.srcs/sources_1/bd/design_1/ip/design_1_fft_HW_0_1/design_1_fft_HW_0_1.xci filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xci filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.srcs/sources_1/bd/design_1/ip/design_1_ps7_0_axi_periph_0/design_1_ps7_0_axi_periph_0.xci filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xci filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp filter=lfs diff=lfs merge=lfs -text
/FFT/test/Vivado/Vivado.xpr filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/HLS/MovinMedTest1.cpp filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/HLS/movingmedian.cpp filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/HLS/movingmedian.h filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/HLS/movmedTestbench.cpp filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/HLS/testbench4median.cpp filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/IP-Catalog/MovMed0.zip filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/IP-Catalog/MovMed0/component.xml filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/IP-Catalog/MovMed0/constraints/moving_medianHW_ooc.xdc filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/IP-Catalog/MovMed0/doc/ReleaseNotes.txt filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/IP-Catalog/MovMed0/drivers/moving_medianHW_v1_0/data/moving_medianHW.mdd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/IP-Catalog/MovMed0/drivers/moving_medianHW_v1_0/data/moving_medianHW.tcl filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/IP-Catalog/MovMed0/drivers/moving_medianHW_v1_0/src/Makefile filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/IP-Catalog/MovMed0/drivers/moving_medianHW_v1_0/src/xmoving_medianhw.c filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/IP-Catalog/MovMed0/drivers/moving_medianHW_v1_0/src/xmoving_medianhw.h filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/IP-Catalog/MovMed0/drivers/moving_medianHW_v1_0/src/xmoving_medianhw_hw.h filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/IP-Catalog/MovMed0/drivers/moving_medianHW_v1_0/src/xmoving_medianhw_linux.c filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/IP-Catalog/MovMed0/drivers/moving_medianHW_v1_0/src/xmoving_medianhw_sinit.c filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/IP-Catalog/MovMed0/hdl/ip/moving_medianHW_fcmp_32ns_32ns_1_4_no_dsp_1_ip.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/IP-Catalog/MovMed0/hdl/verilog/moving_medianHW.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/IP-Catalog/MovMed0/hdl/verilog/moving_medianHW_CorrectinData_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/IP-Catalog/MovMed0/hdl/verilog/moving_medianHW_CorrectinIndex_V_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/IP-Catalog/MovMed0/hdl/verilog/moving_medianHW_CurrWindow0_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/IP-Catalog/MovMed0/hdl/verilog/moving_medianHW_IndexBuffer_V_12_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/IP-Catalog/MovMed0/hdl/verilog/moving_medianHW_IndexBuffer_V_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/IP-Catalog/MovMed0/hdl/verilog/moving_medianHW_NextData0_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/IP-Catalog/MovMed0/hdl/verilog/moving_medianHW_ValuesBuffer_12_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/IP-Catalog/MovMed0/hdl/verilog/moving_medianHW_ValuesBuffer_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/IP-Catalog/MovMed0/hdl/verilog/moving_medianHW_compute.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/IP-Catalog/MovMed0/hdl/verilog/moving_medianHW_compute_1.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/IP-Catalog/MovMed0/hdl/verilog/moving_medianHW_compute_1_Pipeline_VITIS_LOOP_220_2.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/IP-Catalog/MovMed0/hdl/verilog/moving_medianHW_compute_Pipeline_VITIS_LOOP_220_2.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/IP-Catalog/MovMed0/hdl/verilog/moving_medianHW_control_s_axi.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/IP-Catalog/MovMed0/hdl/verilog/moving_medianHW_execute.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/IP-Catalog/MovMed0/hdl/verilog/moving_medianHW_fcmp_32ns_32ns_1_4_no_dsp_1.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/IP-Catalog/MovMed0/hdl/verilog/moving_medianHW_flow_control_loop_pipe_sequential_init.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/IP-Catalog/MovMed0/hdl/verilog/moving_medianHW_gmem_m_axi.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/IP-Catalog/MovMed0/hdl/verilog/moving_medianHW_hls_deadlock_detection_unit.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/IP-Catalog/MovMed0/hdl/verilog/moving_medianHW_hls_deadlock_detector.vh filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/IP-Catalog/MovMed0/hdl/verilog/moving_medianHW_hls_deadlock_report_unit.vh filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/IP-Catalog/MovMed0/hdl/verilog/moving_medianHW_load_NextBuffer.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/IP-Catalog/MovMed0/hdl/verilog/moving_medianHW_load_NextBuffer_Pipeline_VITIS_LOOP_126_1.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/IP-Catalog/MovMed0/hdl/verilog/moving_medianHW_max_value.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/IP-Catalog/MovMed0/hdl/verilog/moving_medianHW_max_value_Pipeline_VITIS_LOOP_153_1.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/IP-Catalog/MovMed0/hdl/verilog/moving_medianHW_max_value_Pipeline_VITIS_LOOP_171_3.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/IP-Catalog/MovMed0/hdl/verilog/moving_medianHW_moving_medianHW_Pipeline_VITIS_LOOP_134_1.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/IP-Catalog/MovMed0/hdl/verilog/moving_medianHW_moving_medianHW_Pipeline_VITIS_LOOP_139_2.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/IP-Catalog/MovMed0/hdl/verilog/moving_medianHW_moving_medianHW_Pipeline_VITIS_LOOP_143_3.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/IP-Catalog/MovMed0/hdl/verilog/moving_medianHW_mul_33s_35ns_67_3_1.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/IP-Catalog/MovMed0/hdl/verilog/moving_medianHW_mul_mul_24s_12ns_32_4_1.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/IP-Catalog/MovMed0/hdl/verilog/moving_medianHW_mux_164_16_1_1.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/IP-Catalog/MovMed0/hdl/verilog/moving_medianHW_mux_164_32_1_1.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/IP-Catalog/MovMed0/hdl/verilog/moving_medianHW_mux_83_32_1_1.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/IP-Catalog/MovMed0/hdl/verilog/moving_medianHW_srem_33s_13ns_13_37_seq_1.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/IP-Catalog/MovMed0/hdl/vhdl/moving_medianHW.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/IP-Catalog/MovMed0/hdl/vhdl/moving_medianHW_CorrectinData_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/IP-Catalog/MovMed0/hdl/vhdl/moving_medianHW_CorrectinIndex_V_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/IP-Catalog/MovMed0/hdl/vhdl/moving_medianHW_CurrWindow0_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/IP-Catalog/MovMed0/hdl/vhdl/moving_medianHW_IndexBuffer_V_12_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/IP-Catalog/MovMed0/hdl/vhdl/moving_medianHW_IndexBuffer_V_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/IP-Catalog/MovMed0/hdl/vhdl/moving_medianHW_NextData0_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/IP-Catalog/MovMed0/hdl/vhdl/moving_medianHW_ValuesBuffer_12_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/IP-Catalog/MovMed0/hdl/vhdl/moving_medianHW_ValuesBuffer_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/IP-Catalog/MovMed0/hdl/vhdl/moving_medianHW_compute.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/IP-Catalog/MovMed0/hdl/vhdl/moving_medianHW_compute_1.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/IP-Catalog/MovMed0/hdl/vhdl/moving_medianHW_compute_1_Pipeline_VITIS_LOOP_220_2.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/IP-Catalog/MovMed0/hdl/vhdl/moving_medianHW_compute_Pipeline_VITIS_LOOP_220_2.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/IP-Catalog/MovMed0/hdl/vhdl/moving_medianHW_control_s_axi.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/IP-Catalog/MovMed0/hdl/vhdl/moving_medianHW_execute.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/IP-Catalog/MovMed0/hdl/vhdl/moving_medianHW_fcmp_32ns_32ns_1_4_no_dsp_1.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/IP-Catalog/MovMed0/hdl/vhdl/moving_medianHW_flow_control_loop_pipe_sequential_init.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/IP-Catalog/MovMed0/hdl/vhdl/moving_medianHW_gmem_m_axi.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/IP-Catalog/MovMed0/hdl/vhdl/moving_medianHW_load_NextBuffer.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/IP-Catalog/MovMed0/hdl/vhdl/moving_medianHW_load_NextBuffer_Pipeline_VITIS_LOOP_126_1.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/IP-Catalog/MovMed0/hdl/vhdl/moving_medianHW_max_value.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/IP-Catalog/MovMed0/hdl/vhdl/moving_medianHW_max_value_Pipeline_VITIS_LOOP_153_1.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/IP-Catalog/MovMed0/hdl/vhdl/moving_medianHW_max_value_Pipeline_VITIS_LOOP_171_3.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/IP-Catalog/MovMed0/hdl/vhdl/moving_medianHW_moving_medianHW_Pipeline_VITIS_LOOP_134_1.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/IP-Catalog/MovMed0/hdl/vhdl/moving_medianHW_moving_medianHW_Pipeline_VITIS_LOOP_139_2.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/IP-Catalog/MovMed0/hdl/vhdl/moving_medianHW_moving_medianHW_Pipeline_VITIS_LOOP_143_3.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/IP-Catalog/MovMed0/hdl/vhdl/moving_medianHW_mul_33s_35ns_67_3_1.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/IP-Catalog/MovMed0/hdl/vhdl/moving_medianHW_mul_mul_24s_12ns_32_4_1.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/IP-Catalog/MovMed0/hdl/vhdl/moving_medianHW_mux_164_16_1_1.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/IP-Catalog/MovMed0/hdl/vhdl/moving_medianHW_mux_164_32_1_1.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/IP-Catalog/MovMed0/hdl/vhdl/moving_medianHW_mux_83_32_1_1.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/IP-Catalog/MovMed0/hdl/vhdl/moving_medianHW_srem_33s_13ns_13_37_seq_1.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/IP-Catalog/MovMed0/misc/logo.png filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/IP-Catalog/MovMed0/xgui/moving_medianHW_v1_0.tcl filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/MovinMed.bit filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/MovinMed.hwh filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/SW/Makefile filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/SW/metrics.csv filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/SW/out_7.bin filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/SW/radioastro filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/SW/src_polling/CAccelDriver.cpp filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/SW/src_polling/CAccelDriver.h filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/SW/src_polling/CMovingMedian.cpp filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/SW/src_polling/CMovingMedian.h filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/SW/src_polling/fxp_utils.h filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/SW/src_polling/radioastro.cpp filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/SW/src_polling/signal_processing.cpp filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/SW/src_polling/signal_processing.h filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/SW/src_polling/utils.cpp filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/SW/src_polling/utils.h filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/SWTESTBENCH/CAccelDriver.cpp filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/SWTESTBENCH/CAccelDriver.hpp filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/SWTESTBENCH/MOvinmedDriver.cpp filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/SWTESTBENCH/MOvinmedDriver.hpp filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/SWTESTBENCH/Makefile filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/SWTESTBENCH/MovinMed.cpp filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/SWTESTBENCH/util.cpp filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/SWTESTBENCH/util.hpp filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/.apc/autopilot.apfmapping filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/.cproject filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/.project filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/.settings/Vitis_HLS.Debug.launch filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/.settings/Vitis_HLS.Release.launch filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/.settings/language.settings.xml filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/.vitis_hls_log_all.xml filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/Debug/makefile filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/Debug/objects.mk filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/Debug/source/subdir.mk filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/Debug/sources.mk filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/Debug/testbench/subdir.mk filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/hls.app filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/.message_syn.xml filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/a.g filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/a.g.0.bc filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/a.g.1.bc filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/a.g.2.bc filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/a.g.2.prechk.bc filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/a.g.bc filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/a.g.ld.0.bc filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/a.g.lto.bc filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/a.o.1.bc filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/a.o.1.tmp.bc filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/a.o.2.bc filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/a.o.3.bc filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/a.pp.bc filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/all.directive.json filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/apatb_moving_medianHW.cpp filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/apatb_moving_medianHW_ir.bc filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/apatb_moving_medianHW_ir.ll filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/autopilot.flow.log filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/autopilot.rtl.models.tcl filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/autopilot.rtl.models.txt filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/burst.xml filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/compute.adb filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/compute.adb.xml filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/compute.aemf filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/compute.bind.adb filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/compute.bind.adb.xml filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/compute.compgen.tcl filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/compute.sched.adb filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/compute.sched.adb.xml filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/compute.tbgen.tcl filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/compute.verbose.bind.rpt filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/compute.verbose.bind.rpt.xml filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/compute.verbose.rpt filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/compute.verbose.rpt.xml filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/compute.verbose.sched.rpt filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/compute.verbose.sched.rpt.xml filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/compute_1.adb filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/compute_1.adb.xml filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/compute_1.bind.adb filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/compute_1.bind.adb.xml filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/compute_1.compgen.tcl filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/compute_1.sched.adb filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/compute_1.sched.adb.xml filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/compute_1.tbgen.tcl filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/compute_1.verbose.bind.rpt filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/compute_1.verbose.bind.rpt.xml filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/compute_1.verbose.rpt filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/compute_1.verbose.rpt.xml filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/compute_1.verbose.sched.rpt filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/compute_1.verbose.sched.rpt.xml filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/coregen/control.h filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/coregen/control.slave.tcl filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/coregen/moving_medianHW_control_s_axi.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/coregen/moving_medianHW_control_s_axi.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/coregen/moving_medianHW_mul_mul_24s_12ns_32_4_1.h filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/coregen/moving_medianHW_mul_mul_24s_12ns_32_4_1.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/coregen/moving_medianHW_mul_mul_24s_12ns_32_4_1.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/coregen/moving_medianHW_mux_164_32_1_1/moving_medianHW_mux_164_32_1_1.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/coregen/moving_medianHW_mux_164_32_1_1/moving_medianHW_mux_164_32_1_1.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/coregen/moving_medianHW_mux_315_16_1_1/moving_medianHW_mux_315_16_1_1.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/coregen/moving_medianHW_mux_315_16_1_1/moving_medianHW_mux_315_16_1_1.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/coregen/moving_medianHW_mux_315_32_1_1/moving_medianHW_mux_315_32_1_1.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/coregen/moving_medianHW_mux_315_32_1_1/moving_medianHW_mux_315_32_1_1.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/coregen/moving_medianHW_mux_325_16_1_1/moving_medianHW_mux_325_16_1_1.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/coregen/moving_medianHW_mux_325_16_1_1/moving_medianHW_mux_325_16_1_1.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/coregen/moving_medianHW_mux_325_32_1_1/moving_medianHW_mux_325_32_1_1.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/coregen/moving_medianHW_mux_325_32_1_1/moving_medianHW_mux_325_32_1_1.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/design.bindinfo.xml filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/driver/data/moving_medianHW.mdd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/driver/data/moving_medianHW.tcl filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/driver/src/Makefile filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/driver/src/xmoving_medianhw.c filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/driver/src/xmoving_medianhw.h filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/driver/src/xmoving_medianhw_hw.h filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/driver/src/xmoving_medianhw_linux.c filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/driver/src/xmoving_medianhw_sinit.c filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/dut.hcp filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/execute.adb filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/execute.adb.xml filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/execute.bind.adb filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/execute.bind.adb.xml filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/execute.compgen.tcl filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/execute.sched.adb filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/execute.sched.adb.xml filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/execute.tbgen.tcl filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/execute.verbose.bind.rpt filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/execute.verbose.bind.rpt.xml filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/execute.verbose.rpt filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/execute.verbose.rpt.xml filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/execute.verbose.sched.rpt filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/execute.verbose.sched.rpt.xml filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/fe_messages.xml filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/fe_pragma_dump.reflow.0.xml filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/global.setting.tcl filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/hls_design_meta.cpp filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/hls_design_meta.h filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/load_NextBuffer.adb filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/load_NextBuffer.adb.xml filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/load_NextBuffer.bind.adb filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/load_NextBuffer.bind.adb.xml filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/load_NextBuffer.compgen.tcl filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/load_NextBuffer.sched.adb filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/load_NextBuffer.sched.adb.xml filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/load_NextBuffer.tbgen.tcl filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/load_NextBuffer.verbose.bind.rpt filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/load_NextBuffer.verbose.bind.rpt.xml filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/load_NextBuffer.verbose.rpt filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/load_NextBuffer.verbose.rpt.xml filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/load_NextBuffer.verbose.sched.rpt filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/load_NextBuffer.verbose.sched.rpt.xml filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/load_NextBuffer_Pipeline_VITIS_LOOP_124_1.adb filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/load_NextBuffer_Pipeline_VITIS_LOOP_124_1.adb.xml filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/load_NextBuffer_Pipeline_VITIS_LOOP_124_1.bind.adb filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/load_NextBuffer_Pipeline_VITIS_LOOP_124_1.bind.adb.xml filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/load_NextBuffer_Pipeline_VITIS_LOOP_124_1.compgen.tcl filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/load_NextBuffer_Pipeline_VITIS_LOOP_124_1.sched.adb filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/load_NextBuffer_Pipeline_VITIS_LOOP_124_1.sched.adb.xml filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/load_NextBuffer_Pipeline_VITIS_LOOP_124_1.tbgen.tcl filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/load_NextBuffer_Pipeline_VITIS_LOOP_124_1.verbose.bind.rpt filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/load_NextBuffer_Pipeline_VITIS_LOOP_124_1.verbose.bind.rpt.xml filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/load_NextBuffer_Pipeline_VITIS_LOOP_124_1.verbose.rpt filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/load_NextBuffer_Pipeline_VITIS_LOOP_124_1.verbose.rpt.xml filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/load_NextBuffer_Pipeline_VITIS_LOOP_124_1.verbose.sched.rpt filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/load_NextBuffer_Pipeline_VITIS_LOOP_124_1.verbose.sched.rpt.xml filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/mapper_moving_medianHW.cpp filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/max_value.adb filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/max_value.adb.xml filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/max_value.bind.adb filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/max_value.bind.adb.xml filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/max_value.compgen.tcl filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/max_value.sched.adb filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/max_value.sched.adb.xml filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/max_value.tbgen.tcl filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/max_value.verbose.bind.rpt filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/max_value.verbose.bind.rpt.xml filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/max_value.verbose.rpt filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/max_value.verbose.rpt.xml filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/max_value.verbose.sched.rpt filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/max_value.verbose.sched.rpt.xml filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/moving_medianHW.adb filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/moving_medianHW.adb.xml filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/moving_medianHW.aemf filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/moving_medianHW.bind.adb filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/moving_medianHW.bind.adb.xml filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/moving_medianHW.compgen.dataonly.tcl filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/moving_medianHW.compgen.tcl filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/moving_medianHW.constraint.tcl filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/moving_medianHW.design.xml filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/moving_medianHW.protoinst filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/moving_medianHW.rtl_wrap.cfg.tcl filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/moving_medianHW.sched.adb filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/moving_medianHW.sched.adb.xml filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/moving_medianHW.tbgen.tcl filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/moving_medianHW.verbose.bind.rpt filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/moving_medianHW.verbose.bind.rpt.xml filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/moving_medianHW.verbose.rpt filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/moving_medianHW.verbose.rpt.xml filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/moving_medianHW.verbose.sched.rpt filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/moving_medianHW.verbose.sched.rpt.xml filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/moving_medianHW_Pipeline_VITIS_LOOP_132_1.adb filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/moving_medianHW_Pipeline_VITIS_LOOP_132_1.adb.xml filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/moving_medianHW_Pipeline_VITIS_LOOP_132_1.aemf filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/moving_medianHW_Pipeline_VITIS_LOOP_132_1.bind.adb filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/moving_medianHW_Pipeline_VITIS_LOOP_132_1.bind.adb.xml filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/moving_medianHW_Pipeline_VITIS_LOOP_132_1.compgen.tcl filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/moving_medianHW_Pipeline_VITIS_LOOP_132_1.sched.adb filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/moving_medianHW_Pipeline_VITIS_LOOP_132_1.sched.adb.xml filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/moving_medianHW_Pipeline_VITIS_LOOP_132_1.tbgen.tcl filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/moving_medianHW_Pipeline_VITIS_LOOP_132_1.verbose.bind.rpt filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/moving_medianHW_Pipeline_VITIS_LOOP_132_1.verbose.bind.rpt.xml filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/moving_medianHW_Pipeline_VITIS_LOOP_132_1.verbose.rpt filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/moving_medianHW_Pipeline_VITIS_LOOP_132_1.verbose.rpt.xml filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/moving_medianHW_Pipeline_VITIS_LOOP_132_1.verbose.sched.rpt filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/moving_medianHW_Pipeline_VITIS_LOOP_132_1.verbose.sched.rpt.xml filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/moving_medianHW_Pipeline_VITIS_LOOP_137_2.adb filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/moving_medianHW_Pipeline_VITIS_LOOP_137_2.adb.xml filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/moving_medianHW_Pipeline_VITIS_LOOP_137_2.aemf filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/moving_medianHW_Pipeline_VITIS_LOOP_137_2.bind.adb filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/moving_medianHW_Pipeline_VITIS_LOOP_137_2.bind.adb.xml filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/moving_medianHW_Pipeline_VITIS_LOOP_137_2.compgen.tcl filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/moving_medianHW_Pipeline_VITIS_LOOP_137_2.sched.adb filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/moving_medianHW_Pipeline_VITIS_LOOP_137_2.sched.adb.xml filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/moving_medianHW_Pipeline_VITIS_LOOP_137_2.tbgen.tcl filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/moving_medianHW_Pipeline_VITIS_LOOP_137_2.verbose.bind.rpt filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/moving_medianHW_Pipeline_VITIS_LOOP_137_2.verbose.bind.rpt.xml filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/moving_medianHW_Pipeline_VITIS_LOOP_137_2.verbose.rpt filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/moving_medianHW_Pipeline_VITIS_LOOP_137_2.verbose.rpt.xml filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/moving_medianHW_Pipeline_VITIS_LOOP_137_2.verbose.sched.rpt filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/moving_medianHW_Pipeline_VITIS_LOOP_137_2.verbose.sched.rpt.xml filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/moving_medianHW_Pipeline_VITIS_LOOP_141_3.adb filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/moving_medianHW_Pipeline_VITIS_LOOP_141_3.adb.xml filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/moving_medianHW_Pipeline_VITIS_LOOP_141_3.aemf filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/moving_medianHW_Pipeline_VITIS_LOOP_141_3.bind.adb filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/moving_medianHW_Pipeline_VITIS_LOOP_141_3.bind.adb.xml filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/moving_medianHW_Pipeline_VITIS_LOOP_141_3.compgen.tcl filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/moving_medianHW_Pipeline_VITIS_LOOP_141_3.sched.adb filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/moving_medianHW_Pipeline_VITIS_LOOP_141_3.sched.adb.xml filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/moving_medianHW_Pipeline_VITIS_LOOP_141_3.tbgen.tcl filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/moving_medianHW_Pipeline_VITIS_LOOP_141_3.verbose.bind.rpt filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/moving_medianHW_Pipeline_VITIS_LOOP_141_3.verbose.bind.rpt.xml filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/moving_medianHW_Pipeline_VITIS_LOOP_141_3.verbose.rpt filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/moving_medianHW_Pipeline_VITIS_LOOP_141_3.verbose.rpt.xml filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/moving_medianHW_Pipeline_VITIS_LOOP_141_3.verbose.sched.rpt filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/moving_medianHW_Pipeline_VITIS_LOOP_141_3.verbose.sched.rpt.xml filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/moving_medianHW_dataflow_ana.wcfg filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/moving_medianHWap_header.systemc.txt.ap_header.txt filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/moving_medianHWap_header.verilog.txt.ap_header.txt filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/moving_medianHWap_header.vhdl.txt.ap_header.txt filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/movingmedian.bc filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/movingmedian.g.bc filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/movingmedian.pp.0.cpp filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/movingmedian.pp.0.cpp.clang-tidy.loop-label.diag.yml filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/movingmedian.pp.0.cpp.clang-tidy.loop-label.out.log filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/movingmedian.pp.0.cpp.clang.diag.xml filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/movingmedian.pp.0.cpp.clang.err.log filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/top-io-fe.xml filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/vhdl/moving_medianHW_CorrectinData_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/vhdl/moving_medianHW_CorrectinIndex_V_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/vhdl/moving_medianHW_CurrWindow0_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/vhdl/moving_medianHW_IndexBuffer_V_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/vhdl/moving_medianHW_NextData0_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/vhdl/moving_medianHW_ValuesBuffer_1_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/vhdl/moving_medianHW_ValuesBuffer_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/vhdl/moving_medianHW_control_s_axi.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/vhdl/moving_medianHW_fcmp_32ns_32ns_1_4_no_dsp_1.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/vhdl/moving_medianHW_fcmp_32ns_32ns_1_4_no_dsp_1_ip.tcl filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/vhdl/moving_medianHW_gmem_m_axi.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/vhdl/moving_medianHW_mul_33s_35ns_67_3_1.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/vhdl/moving_medianHW_mul_mul_24s_12ns_32_4_1.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/vhdl/moving_medianHW_mux_164_32_1_1.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/vhdl/moving_medianHW_mux_315_16_1_1.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/vhdl/moving_medianHW_mux_315_32_1_1.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/vhdl/moving_medianHW_mux_325_16_1_1.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/vhdl/moving_medianHW_mux_325_32_1_1.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/vhdl/moving_medianHW_srem_33s_13ns_13_37_seq_1.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/vlog/moving_medianHW_CorrectinData_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/vlog/moving_medianHW_CorrectinIndex_V_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/vlog/moving_medianHW_CurrWindow0_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/vlog/moving_medianHW_IndexBuffer_V_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/vlog/moving_medianHW_NextData0_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/vlog/moving_medianHW_ValuesBuffer_1_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/vlog/moving_medianHW_ValuesBuffer_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/vlog/moving_medianHW_control_s_axi.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/vlog/moving_medianHW_fcmp_32ns_32ns_1_4_no_dsp_1.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/vlog/moving_medianHW_fcmp_32ns_32ns_1_4_no_dsp_1_ip.tcl filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/vlog/moving_medianHW_gmem_m_axi.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/vlog/moving_medianHW_mul_33s_35ns_67_3_1.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/vlog/moving_medianHW_mul_mul_24s_12ns_32_4_1.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/vlog/moving_medianHW_mux_164_32_1_1.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/vlog/moving_medianHW_mux_315_16_1_1.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/vlog/moving_medianHW_mux_315_32_1_1.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/vlog/moving_medianHW_mux_325_16_1_1.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/vlog/moving_medianHW_mux_325_32_1_1.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/db/vlog/moving_medianHW_srem_33s_13ns_13_37_seq_1.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.autopilot/xcd.log filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/.debug/moving_medianHW.protoinst filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/csim/build/Makefile.rules filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/csim/build/csim.exe filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/csim/build/csim.mk filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/csim/build/obj/MovinMedTest1.d filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/csim/build/obj/movingmedian.d filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/csim/build/obj/movmedTestbench.d filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/csim/build/obj/testbench4median.d filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/csim/build/run_sim.tcl filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/csim/build/sim.sh filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/csim/report/_csim.log filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/csim/report/peak_smoothingHW_csim.log filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/directives.tcl filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/impl/misc/drivers/moving_medianHW_v1_0/data/moving_medianHW.mdd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/impl/misc/drivers/moving_medianHW_v1_0/data/moving_medianHW.tcl filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/impl/misc/drivers/moving_medianHW_v1_0/src/Makefile filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/impl/misc/drivers/moving_medianHW_v1_0/src/xmoving_medianhw.c filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/impl/misc/drivers/moving_medianHW_v1_0/src/xmoving_medianhw.h filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/impl/misc/drivers/moving_medianHW_v1_0/src/xmoving_medianhw_hw.h filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/impl/misc/drivers/moving_medianHW_v1_0/src/xmoving_medianhw_linux.c filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/impl/misc/drivers/moving_medianHW_v1_0/src/xmoving_medianhw_sinit.c filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/impl/misc/logo.png filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/impl/misc/moving_medianHW_fcmp_32ns_32ns_1_4_no_dsp_1_ip.tcl filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/impl/verilog/moving_medianHW.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/impl/verilog/moving_medianHW_CorrectinData_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/impl/verilog/moving_medianHW_CorrectinIndex_V_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/impl/verilog/moving_medianHW_CurrWindow0_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/impl/verilog/moving_medianHW_IndexBuffer_V_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/impl/verilog/moving_medianHW_NextData0_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/impl/verilog/moving_medianHW_ValuesBuffer_1_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/impl/verilog/moving_medianHW_ValuesBuffer_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/impl/verilog/moving_medianHW_compute.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/impl/verilog/moving_medianHW_compute_1.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/impl/verilog/moving_medianHW_control_s_axi.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/impl/verilog/moving_medianHW_execute.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/impl/verilog/moving_medianHW_fcmp_32ns_32ns_1_4_no_dsp_1.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/impl/verilog/moving_medianHW_fcmp_32ns_32ns_1_4_no_dsp_1_ip.tcl filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/impl/verilog/moving_medianHW_flow_control_loop_pipe_sequential_init.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/impl/verilog/moving_medianHW_gmem_m_axi.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/impl/verilog/moving_medianHW_load_NextBuffer.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/impl/verilog/moving_medianHW_load_NextBuffer_Pipeline_VITIS_LOOP_124_1.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/impl/verilog/moving_medianHW_max_value.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/impl/verilog/moving_medianHW_moving_medianHW_Pipeline_VITIS_LOOP_132_1.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/impl/verilog/moving_medianHW_moving_medianHW_Pipeline_VITIS_LOOP_137_2.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/impl/verilog/moving_medianHW_moving_medianHW_Pipeline_VITIS_LOOP_141_3.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/impl/verilog/moving_medianHW_mul_33s_35ns_67_3_1.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/impl/verilog/moving_medianHW_mul_mul_24s_12ns_32_4_1.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/impl/verilog/moving_medianHW_mux_164_32_1_1.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/impl/verilog/moving_medianHW_mux_315_16_1_1.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/impl/verilog/moving_medianHW_mux_315_32_1_1.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/impl/verilog/moving_medianHW_mux_325_16_1_1.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/impl/verilog/moving_medianHW_mux_325_32_1_1.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/impl/verilog/moving_medianHW_srem_33s_13ns_13_37_seq_1.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/impl/vhdl/moving_medianHW.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/impl/vhdl/moving_medianHW_CorrectinData_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/impl/vhdl/moving_medianHW_CorrectinIndex_V_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/impl/vhdl/moving_medianHW_CurrWindow0_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/impl/vhdl/moving_medianHW_IndexBuffer_V_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/impl/vhdl/moving_medianHW_NextData0_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/impl/vhdl/moving_medianHW_ValuesBuffer_1_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/impl/vhdl/moving_medianHW_ValuesBuffer_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/impl/vhdl/moving_medianHW_compute.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/impl/vhdl/moving_medianHW_compute_1.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/impl/vhdl/moving_medianHW_control_s_axi.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/impl/vhdl/moving_medianHW_execute.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/impl/vhdl/moving_medianHW_fcmp_32ns_32ns_1_4_no_dsp_1.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/impl/vhdl/moving_medianHW_fcmp_32ns_32ns_1_4_no_dsp_1_ip.tcl filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/impl/vhdl/moving_medianHW_flow_control_loop_pipe_sequential_init.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/impl/vhdl/moving_medianHW_gmem_m_axi.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/impl/vhdl/moving_medianHW_load_NextBuffer.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/impl/vhdl/moving_medianHW_load_NextBuffer_Pipeline_VITIS_LOOP_124_1.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/impl/vhdl/moving_medianHW_max_value.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/impl/vhdl/moving_medianHW_moving_medianHW_Pipeline_VITIS_LOOP_132_1.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/impl/vhdl/moving_medianHW_moving_medianHW_Pipeline_VITIS_LOOP_137_2.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/impl/vhdl/moving_medianHW_moving_medianHW_Pipeline_VITIS_LOOP_141_3.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/impl/vhdl/moving_medianHW_mul_33s_35ns_67_3_1.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/impl/vhdl/moving_medianHW_mul_mul_24s_12ns_32_4_1.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/impl/vhdl/moving_medianHW_mux_164_32_1_1.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/impl/vhdl/moving_medianHW_mux_315_16_1_1.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/impl/vhdl/moving_medianHW_mux_315_32_1_1.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/impl/vhdl/moving_medianHW_mux_325_16_1_1.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/impl/vhdl/moving_medianHW_mux_325_32_1_1.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/impl/vhdl/moving_medianHW_srem_33s_13ns_13_37_seq_1.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/script.tcl filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/solution1.aps filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/solution1.directive filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/solution1.log filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/solution1_data.json filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/syn/report/compute_1_csynth.rpt filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/syn/report/compute_1_csynth.xml filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/syn/report/compute_csynth.rpt filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/syn/report/compute_csynth.xml filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/syn/report/csynth.rpt filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/syn/report/csynth.xml filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/syn/report/execute_csynth.rpt filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/syn/report/execute_csynth.xml filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/syn/report/load_NextBuffer_Pipeline_VITIS_LOOP_124_1_csynth.rpt filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/syn/report/load_NextBuffer_Pipeline_VITIS_LOOP_124_1_csynth.xml filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/syn/report/load_NextBuffer_csynth.rpt filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/syn/report/load_NextBuffer_csynth.xml filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/syn/report/max_value_csynth.rpt filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/syn/report/max_value_csynth.xml filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/syn/report/moving_medianHW_Pipeline_VITIS_LOOP_132_1_csynth.rpt filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/syn/report/moving_medianHW_Pipeline_VITIS_LOOP_132_1_csynth.xml filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/syn/report/moving_medianHW_Pipeline_VITIS_LOOP_137_2_csynth.rpt filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/syn/report/moving_medianHW_Pipeline_VITIS_LOOP_137_2_csynth.xml filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/syn/report/moving_medianHW_Pipeline_VITIS_LOOP_141_3_csynth.rpt filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/syn/report/moving_medianHW_Pipeline_VITIS_LOOP_141_3_csynth.xml filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/syn/report/moving_medianHW_csynth.rpt filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/syn/report/moving_medianHW_csynth.xml filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/syn/verilog/moving_medianHW.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/syn/verilog/moving_medianHW_CorrectinData_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/syn/verilog/moving_medianHW_CorrectinIndex_V_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/syn/verilog/moving_medianHW_CurrWindow0_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/syn/verilog/moving_medianHW_IndexBuffer_V_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/syn/verilog/moving_medianHW_NextData0_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/syn/verilog/moving_medianHW_ValuesBuffer_1_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/syn/verilog/moving_medianHW_ValuesBuffer_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/syn/verilog/moving_medianHW_compute.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/syn/verilog/moving_medianHW_compute_1.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/syn/verilog/moving_medianHW_control_s_axi.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/syn/verilog/moving_medianHW_execute.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/syn/verilog/moving_medianHW_fcmp_32ns_32ns_1_4_no_dsp_1.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/syn/verilog/moving_medianHW_fcmp_32ns_32ns_1_4_no_dsp_1_ip.tcl filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/syn/verilog/moving_medianHW_flow_control_loop_pipe_sequential_init.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/syn/verilog/moving_medianHW_gmem_m_axi.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/syn/verilog/moving_medianHW_load_NextBuffer.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/syn/verilog/moving_medianHW_load_NextBuffer_Pipeline_VITIS_LOOP_124_1.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/syn/verilog/moving_medianHW_max_value.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/syn/verilog/moving_medianHW_moving_medianHW_Pipeline_VITIS_LOOP_132_1.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/syn/verilog/moving_medianHW_moving_medianHW_Pipeline_VITIS_LOOP_137_2.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/syn/verilog/moving_medianHW_moving_medianHW_Pipeline_VITIS_LOOP_141_3.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/syn/verilog/moving_medianHW_mul_33s_35ns_67_3_1.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/syn/verilog/moving_medianHW_mul_mul_24s_12ns_32_4_1.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/syn/verilog/moving_medianHW_mux_164_32_1_1.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/syn/verilog/moving_medianHW_mux_315_16_1_1.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/syn/verilog/moving_medianHW_mux_315_32_1_1.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/syn/verilog/moving_medianHW_mux_325_16_1_1.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/syn/verilog/moving_medianHW_mux_325_32_1_1.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/syn/verilog/moving_medianHW_srem_33s_13ns_13_37_seq_1.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/syn/vhdl/moving_medianHW.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/syn/vhdl/moving_medianHW_CorrectinData_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/syn/vhdl/moving_medianHW_CorrectinIndex_V_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/syn/vhdl/moving_medianHW_CurrWindow0_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/syn/vhdl/moving_medianHW_IndexBuffer_V_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/syn/vhdl/moving_medianHW_NextData0_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/syn/vhdl/moving_medianHW_ValuesBuffer_1_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/syn/vhdl/moving_medianHW_ValuesBuffer_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/syn/vhdl/moving_medianHW_compute.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/syn/vhdl/moving_medianHW_compute_1.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/syn/vhdl/moving_medianHW_control_s_axi.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/syn/vhdl/moving_medianHW_execute.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/syn/vhdl/moving_medianHW_fcmp_32ns_32ns_1_4_no_dsp_1.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/syn/vhdl/moving_medianHW_fcmp_32ns_32ns_1_4_no_dsp_1_ip.tcl filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/syn/vhdl/moving_medianHW_flow_control_loop_pipe_sequential_init.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/syn/vhdl/moving_medianHW_gmem_m_axi.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/syn/vhdl/moving_medianHW_load_NextBuffer.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/syn/vhdl/moving_medianHW_load_NextBuffer_Pipeline_VITIS_LOOP_124_1.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/syn/vhdl/moving_medianHW_max_value.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/syn/vhdl/moving_medianHW_moving_medianHW_Pipeline_VITIS_LOOP_132_1.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/syn/vhdl/moving_medianHW_moving_medianHW_Pipeline_VITIS_LOOP_137_2.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/syn/vhdl/moving_medianHW_moving_medianHW_Pipeline_VITIS_LOOP_141_3.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/syn/vhdl/moving_medianHW_mul_33s_35ns_67_3_1.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/syn/vhdl/moving_medianHW_mul_mul_24s_12ns_32_4_1.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/syn/vhdl/moving_medianHW_mux_164_32_1_1.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/syn/vhdl/moving_medianHW_mux_315_16_1_1.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/syn/vhdl/moving_medianHW_mux_315_32_1_1.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/syn/vhdl/moving_medianHW_mux_325_16_1_1.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/syn/vhdl/moving_medianHW_mux_325_32_1_1.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vitis_HLS/solution1/syn/vhdl/moving_medianHW_srem_33s_13ns_13_37_seq_1.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/design_1.bda filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/design_1.bxml filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/design_1_ooc.xdc filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.xml filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.cpp filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.h filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0_sc.cpp filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0_sc.h filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0_stub.sv filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/src/axi_protocol_converter.cpp filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/src/axi_protocol_converter.h filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.xml filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.vhdl filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_stub.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_stub.vhdl filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.cpp filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.h filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1_sc.cpp filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1_sc.h filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1_stub.sv filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/src/axi_protocol_converter.cpp filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/src/axi_protocol_converter.h filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/synth/design_1_auto_pc_1.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0.dcp filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0.xml filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_sim_netlist.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_sim_netlist.vhdl filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_stub.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_stub.vhdl filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/sim/design_1_auto_us_0.cpp filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/sim/design_1_auto_us_0.h filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/sim/design_1_auto_us_0.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/sim/design_1_auto_us_0_sc.cpp filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/sim/design_1_auto_us_0_sc.h filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/sim/design_1_auto_us_0_stub.sv filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/src/axi_dwidth_converter.cpp filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/src/axi_dwidth_converter.h filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/synth/design_1_auto_us_0.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_0/design_1_axi_mem_intercon_0.xml filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_moving_medianHW_0_0/constraints/moving_medianHW_ooc.xdc filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_moving_medianHW_0_0/design_1_moving_medianHW_0_0.dcp filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_moving_medianHW_0_0/design_1_moving_medianHW_0_0.xml filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_moving_medianHW_0_0/design_1_moving_medianHW_0_0_sim_netlist.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_moving_medianHW_0_0/design_1_moving_medianHW_0_0_sim_netlist.vhdl filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_moving_medianHW_0_0/design_1_moving_medianHW_0_0_stub.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_moving_medianHW_0_0/design_1_moving_medianHW_0_0_stub.vhdl filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_moving_medianHW_0_0/drivers/moving_medianHW_v1_0/data/moving_medianHW.mdd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_moving_medianHW_0_0/drivers/moving_medianHW_v1_0/data/moving_medianHW.tcl filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_moving_medianHW_0_0/drivers/moving_medianHW_v1_0/src/Makefile filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_moving_medianHW_0_0/drivers/moving_medianHW_v1_0/src/xmoving_medianhw.c filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_moving_medianHW_0_0/drivers/moving_medianHW_v1_0/src/xmoving_medianhw.h filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_moving_medianHW_0_0/drivers/moving_medianHW_v1_0/src/xmoving_medianhw_hw.h filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_moving_medianHW_0_0/drivers/moving_medianHW_v1_0/src/xmoving_medianhw_linux.c filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_moving_medianHW_0_0/drivers/moving_medianHW_v1_0/src/xmoving_medianhw_sinit.c filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_moving_medianHW_0_0/sim/design_1_moving_medianHW_0_0.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_moving_medianHW_0_0/synth/design_1_moving_medianHW_0_0.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xml filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0_sim_netlist.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0_sim_netlist.vhdl filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0_stub.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0_stub.vhdl filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/design_1_processing_system7_0_0.hwdef filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/ps7_init.c filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/ps7_init.h filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/ps7_init.html filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/ps7_init.tcl filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/ps7_init_gpl.c filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/ps7_init_gpl.h filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/ps7_parameters.xml filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.cpp filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.h filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.sv filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0_sc.cpp filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0_sc.h filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0_stub.sv filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/sim/libps7.dll filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/sim/libps7.so filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/sim/libremoteport.dll filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/sim/libremoteport.so filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/sim_tlm/b_transport_converter.h filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/sim_tlm/processing_system7_v5_5_tlm.cpp filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/sim_tlm/processing_system7_v5_5_tlm.h filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/sim_tlm/xilinx-zynq.cc filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/sim_tlm/xilinx-zynq.h filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_ps7_0_axi_periph_0/design_1_ps7_0_axi_periph_0.xml filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xml filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_ooc.xdc filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_sim_netlist.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_sim_netlist.vhdl filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_stub.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_stub.vhdl filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/sim/design_1_rst_ps7_0_100M_0.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/synth/design_1_rst_ps7_0_100M_0.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/1971/hdl/axi_utils_v2_0_vh_rfs.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/22f8/hdl/floating_point_v7_1_rfs.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/22f8/hdl/floating_point_v7_1_rfs.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/25a8/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/25a8/simulation/blk_mem_gen_v8_4.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/364f/hdl/xbip_utils_v3_0_vh_rfs.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vl_rfs.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/5d18/hdl/ip/moving_medianHW_fcmp_32ns_32ns_1_4_no_dsp_1_ip.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/5d18/hdl/vhdl/moving_medianHW.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/5d18/hdl/vhdl/moving_medianHW_CorrectinData_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/5d18/hdl/vhdl/moving_medianHW_CorrectinIndex_V_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/5d18/hdl/vhdl/moving_medianHW_CurrWindow0_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/5d18/hdl/vhdl/moving_medianHW_IndexBuffer_V_12_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/5d18/hdl/vhdl/moving_medianHW_IndexBuffer_V_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/5d18/hdl/vhdl/moving_medianHW_NextData0_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/5d18/hdl/vhdl/moving_medianHW_ValuesBuffer_12_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/5d18/hdl/vhdl/moving_medianHW_ValuesBuffer_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/5d18/hdl/vhdl/moving_medianHW_compute.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/5d18/hdl/vhdl/moving_medianHW_compute_1.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/5d18/hdl/vhdl/moving_medianHW_compute_1_Pipeline_VITIS_LOOP_220_2.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/5d18/hdl/vhdl/moving_medianHW_compute_Pipeline_VITIS_LOOP_220_2.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/5d18/hdl/vhdl/moving_medianHW_control_s_axi.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/5d18/hdl/vhdl/moving_medianHW_execute.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/5d18/hdl/vhdl/moving_medianHW_fcmp_32ns_32ns_1_4_no_dsp_1.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/5d18/hdl/vhdl/moving_medianHW_flow_control_loop_pipe_sequential_init.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/5d18/hdl/vhdl/moving_medianHW_gmem_m_axi.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/5d18/hdl/vhdl/moving_medianHW_load_NextBuffer.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/5d18/hdl/vhdl/moving_medianHW_load_NextBuffer_Pipeline_VITIS_LOOP_126_1.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/5d18/hdl/vhdl/moving_medianHW_max_value.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/5d18/hdl/vhdl/moving_medianHW_max_value_Pipeline_VITIS_LOOP_153_1.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/5d18/hdl/vhdl/moving_medianHW_max_value_Pipeline_VITIS_LOOP_171_3.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/5d18/hdl/vhdl/moving_medianHW_moving_medianHW_Pipeline_VITIS_LOOP_134_1.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/5d18/hdl/vhdl/moving_medianHW_moving_medianHW_Pipeline_VITIS_LOOP_139_2.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/5d18/hdl/vhdl/moving_medianHW_moving_medianHW_Pipeline_VITIS_LOOP_143_3.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/5d18/hdl/vhdl/moving_medianHW_mul_33s_35ns_67_3_1.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/5d18/hdl/vhdl/moving_medianHW_mul_mul_24s_12ns_32_4_1.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/5d18/hdl/vhdl/moving_medianHW_mux_164_16_1_1.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/5d18/hdl/vhdl/moving_medianHW_mux_164_32_1_1.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/5d18/hdl/vhdl/moving_medianHW_mux_83_32_1_1.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/5d18/hdl/vhdl/moving_medianHW_srem_33s_13ns_13_37_seq_1.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/83df/hdl/fifo_generator_v13_2_rfs.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/83df/hdl/fifo_generator_v13_2_rfs.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/83df/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/83df/simulation/fifo_generator_vlog_beh.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/8fd3/hdl/verilog/processing_system7_v5_5_atc.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/8fd3/hdl/verilog/processing_system7_v5_5_aw_atc.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/8fd3/hdl/verilog/processing_system7_v5_5_b_atc.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/8fd3/hdl/verilog/processing_system7_v5_5_trace_buffer.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/8fd3/hdl/verilog/processing_system7_v5_5_w_atc.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/910d/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/ab19/hdl/mult_gen_v12_0_vh_rfs.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/b0ac/hdl/xbip_dsp48_multadd_v3_0_vh_rfs.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/b8be/hdl/axi_clock_converter_v2_1_vl_rfs.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/cdbf/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/d367/hdl/xbip_bram18k_v3_0_vh_rfs.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_0.vh filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/ee60/hdl/processing_system7_vip_v1_0_15_apis.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/ee60/hdl/processing_system7_vip_v1_0_15_axi_acp.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/ee60/hdl/processing_system7_vip_v1_0_15_axi_gp.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/ee60/hdl/processing_system7_vip_v1_0_15_axi_hp.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/ee60/hdl/processing_system7_vip_v1_0_15_local_params.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/ee60/hdl/processing_system7_vip_v1_0_15_reg_init.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/ee60/hdl/processing_system7_vip_v1_0_15_reg_params.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/ee60/hdl/processing_system7_vip_v1_0_15_unused_ports.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/ee60/hdl/processing_system7_vip_v1_0_vl_rfs.sv filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/ffc2/hdl/axi_vip_v1_1_vl_rfs.sv filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/sim/design_1.protoinst filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/sim/design_1.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/synth/design_1.hwdef filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.gen/sources_1/bd/design_1/synth/design_1.vhd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.hw/Vivado.lpr filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/.jobs/vrs_config_1.xml filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/design_1_auto_pc_0_synth_1/.vivado.begin.rst filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/design_1_auto_pc_0_synth_1/ISEWrap.js filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/design_1_auto_pc_0_synth_1/ISEWrap.sh filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/design_1_auto_pc_0_synth_1/design_1_auto_pc_0.dcp filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/design_1_auto_pc_0_synth_1/design_1_auto_pc_0.tcl filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/design_1_auto_pc_0_synth_1/design_1_auto_pc_0.vds filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/design_1_auto_pc_0_synth_1/design_1_auto_pc_0_utilization_synth.pb filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/design_1_auto_pc_0_synth_1/design_1_auto_pc_0_utilization_synth.rpt filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/design_1_auto_pc_0_synth_1/dont_touch.xdc filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/design_1_auto_pc_0_synth_1/gen_run.xml filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/design_1_auto_pc_0_synth_1/htr.txt filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/design_1_auto_pc_0_synth_1/rundef.js filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/design_1_auto_pc_0_synth_1/runme.bat filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/design_1_auto_pc_0_synth_1/runme.log filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/design_1_auto_pc_0_synth_1/runme.sh filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/design_1_auto_pc_0_synth_1/vivado.pb filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/design_1_auto_pc_1_synth_1/.vivado.begin.rst filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/design_1_auto_pc_1_synth_1/ISEWrap.js filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/design_1_auto_pc_1_synth_1/ISEWrap.sh filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/design_1_auto_pc_1_synth_1/design_1_auto_pc_1.dcp filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/design_1_auto_pc_1_synth_1/design_1_auto_pc_1.tcl filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/design_1_auto_pc_1_synth_1/design_1_auto_pc_1.vds filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/design_1_auto_pc_1_synth_1/design_1_auto_pc_1_utilization_synth.pb filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/design_1_auto_pc_1_synth_1/design_1_auto_pc_1_utilization_synth.rpt filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/design_1_auto_pc_1_synth_1/dont_touch.xdc filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/design_1_auto_pc_1_synth_1/gen_run.xml filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/design_1_auto_pc_1_synth_1/htr.txt filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/design_1_auto_pc_1_synth_1/rundef.js filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/design_1_auto_pc_1_synth_1/runme.bat filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/design_1_auto_pc_1_synth_1/runme.log filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/design_1_auto_pc_1_synth_1/runme.sh filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/design_1_auto_pc_1_synth_1/vivado.pb filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/design_1_auto_us_0_synth_1/.vivado.begin.rst filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/design_1_auto_us_0_synth_1/ISEWrap.js filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/design_1_auto_us_0_synth_1/ISEWrap.sh filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/design_1_auto_us_0_synth_1/design_1_auto_us_0.dcp filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/design_1_auto_us_0_synth_1/design_1_auto_us_0.tcl filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/design_1_auto_us_0_synth_1/design_1_auto_us_0.vds filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/design_1_auto_us_0_synth_1/design_1_auto_us_0_utilization_synth.pb filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/design_1_auto_us_0_synth_1/design_1_auto_us_0_utilization_synth.rpt filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/design_1_auto_us_0_synth_1/dont_touch.xdc filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/design_1_auto_us_0_synth_1/gen_run.xml filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/design_1_auto_us_0_synth_1/htr.txt filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/design_1_auto_us_0_synth_1/rundef.js filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/design_1_auto_us_0_synth_1/runme.bat filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/design_1_auto_us_0_synth_1/runme.log filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/design_1_auto_us_0_synth_1/runme.sh filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/design_1_auto_us_0_synth_1/vivado.pb filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/design_1_moving_medianHW_0_0_synth_1/.vivado.begin.rst filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/design_1_moving_medianHW_0_0_synth_1/ISEWrap.js filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/design_1_moving_medianHW_0_0_synth_1/ISEWrap.sh filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/design_1_moving_medianHW_0_0_synth_1/design_1_moving_medianHW_0_0.dcp filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/design_1_moving_medianHW_0_0_synth_1/design_1_moving_medianHW_0_0.tcl filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/design_1_moving_medianHW_0_0_synth_1/design_1_moving_medianHW_0_0.vds filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/design_1_moving_medianHW_0_0_synth_1/design_1_moving_medianHW_0_0_utilization_synth.pb filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/design_1_moving_medianHW_0_0_synth_1/design_1_moving_medianHW_0_0_utilization_synth.rpt filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/design_1_moving_medianHW_0_0_synth_1/dont_touch.xdc filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/design_1_moving_medianHW_0_0_synth_1/gen_run.xml filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/design_1_moving_medianHW_0_0_synth_1/htr.txt filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/design_1_moving_medianHW_0_0_synth_1/rundef.js filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/design_1_moving_medianHW_0_0_synth_1/runme.bat filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/design_1_moving_medianHW_0_0_synth_1/runme.log filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/design_1_moving_medianHW_0_0_synth_1/runme.sh filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/design_1_moving_medianHW_0_0_synth_1/vivado.pb filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/design_1_processing_system7_0_0_synth_1/.vivado.begin.rst filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/design_1_processing_system7_0_0_synth_1/ISEWrap.js filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/design_1_processing_system7_0_0_synth_1/ISEWrap.sh filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/design_1_processing_system7_0_0_synth_1/design_1_processing_system7_0_0.dcp filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/design_1_processing_system7_0_0_synth_1/design_1_processing_system7_0_0.tcl filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/design_1_processing_system7_0_0_synth_1/design_1_processing_system7_0_0.vds filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/design_1_processing_system7_0_0_synth_1/design_1_processing_system7_0_0_utilization_synth.pb filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/design_1_processing_system7_0_0_synth_1/design_1_processing_system7_0_0_utilization_synth.rpt filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/design_1_processing_system7_0_0_synth_1/dont_touch.xdc filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/design_1_processing_system7_0_0_synth_1/gen_run.xml filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/design_1_processing_system7_0_0_synth_1/htr.txt filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/design_1_processing_system7_0_0_synth_1/rundef.js filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/design_1_processing_system7_0_0_synth_1/runme.bat filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/design_1_processing_system7_0_0_synth_1/runme.log filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/design_1_processing_system7_0_0_synth_1/runme.sh filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/design_1_processing_system7_0_0_synth_1/vivado.pb filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/design_1_rst_ps7_0_100M_0_synth_1/.vivado.begin.rst filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/design_1_rst_ps7_0_100M_0_synth_1/ISEWrap.js filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/design_1_rst_ps7_0_100M_0_synth_1/ISEWrap.sh filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/design_1_rst_ps7_0_100M_0_synth_1/design_1_rst_ps7_0_100M_0.dcp filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/design_1_rst_ps7_0_100M_0_synth_1/design_1_rst_ps7_0_100M_0.tcl filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/design_1_rst_ps7_0_100M_0_synth_1/design_1_rst_ps7_0_100M_0.vds filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/design_1_rst_ps7_0_100M_0_synth_1/design_1_rst_ps7_0_100M_0_utilization_synth.pb filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/design_1_rst_ps7_0_100M_0_synth_1/design_1_rst_ps7_0_100M_0_utilization_synth.rpt filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/design_1_rst_ps7_0_100M_0_synth_1/dont_touch.xdc filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/design_1_rst_ps7_0_100M_0_synth_1/gen_run.xml filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/design_1_rst_ps7_0_100M_0_synth_1/htr.txt filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/design_1_rst_ps7_0_100M_0_synth_1/rundef.js filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/design_1_rst_ps7_0_100M_0_synth_1/runme.bat filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/design_1_rst_ps7_0_100M_0_synth_1/runme.log filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/design_1_rst_ps7_0_100M_0_synth_1/runme.sh filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/design_1_rst_ps7_0_100M_0_synth_1/vivado.pb filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/impl_1/.init_design.begin.rst filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/impl_1/.opt_design.begin.rst filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/impl_1/.phys_opt_design.begin.rst filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/impl_1/.place_design.begin.rst filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/impl_1/.route_design.begin.rst filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/impl_1/.vivado.begin.rst filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/impl_1/.write_bitstream.begin.rst filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/impl_1/ISEWrap.js filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/impl_1/ISEWrap.sh filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/impl_1/design_1_wrapper.bit filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/impl_1/design_1_wrapper.tcl filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/impl_1/design_1_wrapper.vdi filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/impl_1/design_1_wrapper_bus_skew_routed.rpt filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/impl_1/design_1_wrapper_bus_skew_routed.rpx filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/impl_1/design_1_wrapper_clock_utilization_routed.rpt filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/impl_1/design_1_wrapper_control_sets_placed.rpt filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/impl_1/design_1_wrapper_drc_opted.rpt filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/impl_1/design_1_wrapper_drc_opted.rpx filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/impl_1/design_1_wrapper_drc_routed.rpt filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/impl_1/design_1_wrapper_drc_routed.rpx filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/impl_1/design_1_wrapper_io_placed.rpt filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpx filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/impl_1/design_1_wrapper_opt.dcp filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/impl_1/design_1_wrapper_physopt.dcp filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/impl_1/design_1_wrapper_placed.dcp filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/impl_1/design_1_wrapper_power_routed.rpt filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/impl_1/design_1_wrapper_power_routed.rpx filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/impl_1/design_1_wrapper_power_summary_routed.pb filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/impl_1/design_1_wrapper_route_status.rpt filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/impl_1/design_1_wrapper_routed.dcp filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/impl_1/design_1_wrapper_timing_summary_routed.pb filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/impl_1/design_1_wrapper_timing_summary_routed.rpt filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/impl_1/design_1_wrapper_timing_summary_routed.rpx filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/impl_1/design_1_wrapper_utilization_placed.pb filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/impl_1/design_1_wrapper_utilization_placed.rpt filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/impl_1/gen_run.xml filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/impl_1/htr.txt filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/impl_1/init_design.pb filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/impl_1/opt_design.pb filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/impl_1/phys_opt_design.pb filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/impl_1/place_design.pb filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/impl_1/project.wdf filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/impl_1/route_design.pb filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/impl_1/rundef.js filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/impl_1/runme.bat filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/impl_1/runme.log filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/impl_1/runme.sh filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/impl_1/vivado.pb filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/impl_1/write_bitstream.pb filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/synth_1/.vivado.begin.rst filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/synth_1/ISEWrap.js filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/synth_1/ISEWrap.sh filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/synth_1/design_1_wrapper.dcp filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/synth_1/design_1_wrapper.tcl filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/synth_1/design_1_wrapper.vds filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/synth_1/design_1_wrapper_utilization_synth.pb filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/synth_1/design_1_wrapper_utilization_synth.rpt filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/synth_1/dont_touch.xdc filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/synth_1/gen_run.xml filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/synth_1/htr.txt filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/synth_1/rundef.js filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/synth_1/runme.bat filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/synth_1/runme.log filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/synth_1/runme.sh filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.runs/synth_1/vivado.pb filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.srcs/sources_1/bd/design_1/design_1.bd filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.srcs/sources_1/bd/design_1/design_1.bda filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.xci filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.xci filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0.xci filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_0/design_1_axi_mem_intercon_0.xci filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.srcs/sources_1/bd/design_1/ip/design_1_moving_medianHW_0_0/design_1_moving_medianHW_0_0.xci filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xci filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.srcs/sources_1/bd/design_1/ip/design_1_ps7_0_axi_periph_0/design_1_ps7_0_axi_periph_0.xci filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xci filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/Vivado/Vivado.xpr filter=lfs diff=lfs merge=lfs -text
/Solution0Formedianmov/extractBitstream.sh filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/HLS/Welch.cpp filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/HLS/script.py filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/HLS/welldata.h filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/HLS/welwhout.txt filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/IP-Catalog/StaticWelch.zip filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/IP-Catalog/StaticWelch/component.xml filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/IP-Catalog/StaticWelch/constraints/WelchHW_ooc.xdc filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/IP-Catalog/StaticWelch/doc/ReleaseNotes.txt filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/IP-Catalog/StaticWelch/drivers/WelchHW_v1_0/data/WelchHW.mdd filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/IP-Catalog/StaticWelch/drivers/WelchHW_v1_0/data/WelchHW.tcl filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/IP-Catalog/StaticWelch/drivers/WelchHW_v1_0/src/Makefile filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/IP-Catalog/StaticWelch/drivers/WelchHW_v1_0/src/xwelchhw.c filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/IP-Catalog/StaticWelch/drivers/WelchHW_v1_0/src/xwelchhw.h filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/IP-Catalog/StaticWelch/drivers/WelchHW_v1_0/src/xwelchhw_hw.h filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/IP-Catalog/StaticWelch/drivers/WelchHW_v1_0/src/xwelchhw_linux.c filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/IP-Catalog/StaticWelch/drivers/WelchHW_v1_0/src/xwelchhw_sinit.c filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/IP-Catalog/StaticWelch/hdl/verilog/WelchHW.v filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/IP-Catalog/StaticWelch/hdl/verilog/WelchHW_WelchHW_complex_float_int_float_float_float_int_float_LocalMemory_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/IP-Catalog/StaticWelch/hdl/verilog/WelchHW_WelchHW_complex_float_int_float_float_float_int_float_LocalMemory_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/IP-Catalog/StaticWelch/hdl/verilog/WelchHW_control_s_axi.v filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/IP-Catalog/StaticWelch/hdl/verilog/WelchHW_gmem_m_axi.v filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/IP-Catalog/StaticWelch/hdl/vhdl/WelchHW.vhd filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/IP-Catalog/StaticWelch/hdl/vhdl/WelchHW_WelchHW_complex_float_int_float_float_float_int_float_LocalMemory_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/IP-Catalog/StaticWelch/hdl/vhdl/WelchHW_control_s_axi.vhd filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/IP-Catalog/StaticWelch/hdl/vhdl/WelchHW_gmem_m_axi.vhd filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/IP-Catalog/StaticWelch/misc/logo.png filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/IP-Catalog/StaticWelch/xgui/WelchHW_v1_0.tcl filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/StaticWelch.bit filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/StaticWelch.hwh filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Test/compare.py filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Test/welwhout.txt filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Test/welwhoutWTHSTATIC.txt filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/.apc/autopilot.apfmapping filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/.cproject filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/.project filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/.settings/Vitis_HLS.Debug.launch filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/.settings/Vitis_HLS.Release.launch filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/.settings/language.settings.xml filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/.vitis_hls_log_all.xml filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/hls.app filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/.autopilot/db/.message_impl.xml filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/.autopilot/db/.message_syn.xml filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/.autopilot/db/Welch.bc filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/.autopilot/db/Welch.g.bc filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/.autopilot/db/Welch.pp.0.cpp filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/.autopilot/db/Welch.pp.0.cpp.clang-tidy.loop-label.diag.yml filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/.autopilot/db/Welch.pp.0.cpp.clang-tidy.loop-label.err.log filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/.autopilot/db/Welch.pp.0.cpp.clang-tidy.loop-label.out.log filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/.autopilot/db/Welch.pp.0.cpp.clang.diag.xml filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/.autopilot/db/Welch.pp.0.cpp.clang.err.log filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/.autopilot/db/WelchHW.adb filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/.autopilot/db/WelchHW.adb.xml filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/.autopilot/db/WelchHW.aemf filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/.autopilot/db/WelchHW.bind.adb filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/.autopilot/db/WelchHW.bind.adb.xml filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/.autopilot/db/WelchHW.compgen.dataonly.tcl filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/.autopilot/db/WelchHW.compgen.tcl filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/.autopilot/db/WelchHW.constraint.tcl filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/.autopilot/db/WelchHW.design.xml filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/.autopilot/db/WelchHW.protoinst filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/.autopilot/db/WelchHW.rtl_wrap.cfg.tcl filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/.autopilot/db/WelchHW.sched.adb filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/.autopilot/db/WelchHW.sched.adb.xml filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/.autopilot/db/WelchHW.tbgen.tcl filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/.autopilot/db/WelchHW.verbose.bind.rpt filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/.autopilot/db/WelchHW.verbose.bind.rpt.xml filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/.autopilot/db/WelchHW.verbose.rpt filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/.autopilot/db/WelchHW.verbose.rpt.xml filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/.autopilot/db/WelchHW.verbose.sched.rpt filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/.autopilot/db/WelchHW.verbose.sched.rpt.xml filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/.autopilot/db/WelchHW_dataflow_ana.wcfg filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/.autopilot/db/WelchHWap_header.systemc.txt.ap_header.txt filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/.autopilot/db/WelchHWap_header.verilog.txt.ap_header.txt filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/.autopilot/db/WelchHWap_header.vhdl.txt.ap_header.txt filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/.autopilot/db/__ctype_info__.xml filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/.autopilot/db/a.g filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/.autopilot/db/a.g.0.bc filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/.autopilot/db/a.g.1.bc filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/.autopilot/db/a.g.2.bc filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/.autopilot/db/a.g.2.prechk.bc filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/.autopilot/db/a.g.bc filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/.autopilot/db/a.g.ld.0.bc filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/.autopilot/db/a.g.lto.bc filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/.autopilot/db/a.o.1.bc filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/.autopilot/db/a.o.1.tmp.bc filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/.autopilot/db/a.o.2.bc filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/.autopilot/db/a.o.3.bc filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/.autopilot/db/a.pp.bc filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/.autopilot/db/all.directive.json filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/.autopilot/db/apatb_WelchHW.cpp filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/.autopilot/db/apatb_WelchHW_ir.bc filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/.autopilot/db/apatb_WelchHW_ir.ll filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/.autopilot/db/autopilot.flow.log filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/.autopilot/db/autopilot.rtl.models.tcl filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/.autopilot/db/autopilot.rtl.models.txt filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/.autopilot/db/burst.xml filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/.autopilot/db/coregen/WelchHW_control_s_axi.v filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/.autopilot/db/coregen/WelchHW_control_s_axi.vhd filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/.autopilot/db/coregen/control.h filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/.autopilot/db/coregen/control.slave.tcl filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/.autopilot/db/design.bindinfo.xml filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/.autopilot/db/driver/data/WelchHW.mdd filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/.autopilot/db/driver/data/WelchHW.tcl filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/.autopilot/db/driver/src/Makefile filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/.autopilot/db/driver/src/xwelchhw.c filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/.autopilot/db/driver/src/xwelchhw.h filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/.autopilot/db/driver/src/xwelchhw_hw.h filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/.autopilot/db/driver/src/xwelchhw_linux.c filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/.autopilot/db/driver/src/xwelchhw_sinit.c filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/.autopilot/db/dut.hcp filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/.autopilot/db/fe_messages.xml filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/.autopilot/db/fe_pragma_dump.reflow.0.xml filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/.autopilot/db/global.setting.tcl filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/.autopilot/db/hls_design_meta.cpp filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/.autopilot/db/hls_design_meta.h filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/.autopilot/db/mapper_WelchHW.cpp filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/.autopilot/db/top-io-fe.xml filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/.autopilot/db/vhdl/WelchHW_WelchHW_complex_float_int_float_float_float_int_float_LocalMemory_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/.autopilot/db/vhdl/WelchHW_control_s_axi.vhd filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/.autopilot/db/vhdl/WelchHW_gmem_m_axi.vhd filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/.autopilot/db/vlog/WelchHW_WelchHW_complex_float_int_float_float_float_int_float_LocalMemory_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/.autopilot/db/vlog/WelchHW_WelchHW_complex_float_int_float_float_float_int_float_LocalMemory_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/.autopilot/db/vlog/WelchHW_control_s_axi.v filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/.autopilot/db/vlog/WelchHW_gmem_m_axi.v filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/.autopilot/xcd.log filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/.debug/WelchHW.protoinst filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/directives.tcl filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/impl/ip/Me_hls_WelchHW_1_0.zip filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/impl/ip/WelchHW_info.xml filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/impl/ip/component.xml filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/impl/ip/constraints/WelchHW_ooc.xdc filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/impl/ip/doc/ReleaseNotes.txt filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/impl/ip/drivers/WelchHW_v1_0/data/WelchHW.mdd filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/impl/ip/drivers/WelchHW_v1_0/data/WelchHW.tcl filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/impl/ip/drivers/WelchHW_v1_0/src/Makefile filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/impl/ip/drivers/WelchHW_v1_0/src/xwelchhw.c filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/impl/ip/drivers/WelchHW_v1_0/src/xwelchhw.h filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/impl/ip/drivers/WelchHW_v1_0/src/xwelchhw_hw.h filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/impl/ip/drivers/WelchHW_v1_0/src/xwelchhw_linux.c filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/impl/ip/drivers/WelchHW_v1_0/src/xwelchhw_sinit.c filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/impl/ip/example/ipi_example.sh filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/impl/ip/example/ipi_example.tcl filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/impl/ip/hdl/verilog/WelchHW.v filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/impl/ip/hdl/verilog/WelchHW_WelchHW_complex_float_int_float_float_float_int_float_LocalMemory_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/impl/ip/hdl/verilog/WelchHW_WelchHW_complex_float_int_float_float_float_int_float_LocalMemory_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/impl/ip/hdl/verilog/WelchHW_control_s_axi.v filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/impl/ip/hdl/verilog/WelchHW_gmem_m_axi.v filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/impl/ip/hdl/vhdl/WelchHW.vhd filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/impl/ip/hdl/vhdl/WelchHW_WelchHW_complex_float_int_float_float_float_int_float_LocalMemory_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/impl/ip/hdl/vhdl/WelchHW_control_s_axi.vhd filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/impl/ip/hdl/vhdl/WelchHW_gmem_m_axi.vhd filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/impl/ip/misc/logo.png filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/impl/ip/pack.sh filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/impl/ip/run_ippack.tcl filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/impl/ip/sysgen_info.xml filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/impl/ip/xgui/WelchHW_v1_0.tcl filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/impl/misc/drivers/WelchHW_v1_0/data/WelchHW.mdd filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/impl/misc/drivers/WelchHW_v1_0/data/WelchHW.tcl filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/impl/misc/drivers/WelchHW_v1_0/src/Makefile filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/impl/misc/drivers/WelchHW_v1_0/src/xwelchhw.c filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/impl/misc/drivers/WelchHW_v1_0/src/xwelchhw.h filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/impl/misc/drivers/WelchHW_v1_0/src/xwelchhw_hw.h filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/impl/misc/drivers/WelchHW_v1_0/src/xwelchhw_linux.c filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/impl/misc/drivers/WelchHW_v1_0/src/xwelchhw_sinit.c filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/impl/misc/logo.png filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/impl/verilog/WelchHW.v filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/impl/verilog/WelchHW_WelchHW_complex_float_int_float_float_float_int_float_LocalMemory_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/impl/verilog/WelchHW_WelchHW_complex_float_int_float_float_float_int_float_LocalMemory_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/impl/verilog/WelchHW_control_s_axi.v filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/impl/verilog/WelchHW_gmem_m_axi.v filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/impl/vhdl/WelchHW.vhd filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/impl/vhdl/WelchHW_WelchHW_complex_float_int_float_float_float_int_float_LocalMemory_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/impl/vhdl/WelchHW_control_s_axi.vhd filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/impl/vhdl/WelchHW_gmem_m_axi.vhd filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/script.tcl filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/solution1.aps filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/solution1.directive filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/solution1.log filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/solution1_data.json filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/syn/report/WelchHW_csynth.rpt filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/syn/report/WelchHW_csynth.xml filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/syn/report/csynth.rpt filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/syn/report/csynth.xml filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/syn/verilog/WelchHW.v filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/syn/verilog/WelchHW_WelchHW_complex_float_int_float_float_float_int_float_LocalMemory_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/syn/verilog/WelchHW_WelchHW_complex_float_int_float_float_float_int_float_LocalMemory_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/syn/verilog/WelchHW_control_s_axi.v filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/syn/verilog/WelchHW_gmem_m_axi.v filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/syn/vhdl/WelchHW.vhd filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/syn/vhdl/WelchHW_WelchHW_complex_float_int_float_float_float_int_float_LocalMemory_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/syn/vhdl/WelchHW_control_s_axi.vhd filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vitis_HLS/solution1/syn/vhdl/WelchHW_gmem_m_axi.vhd filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/design_1.bda filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/design_1.bxml filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/design_1_ooc.xdc filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_WelchHW_0_2/constraints/WelchHW_ooc.xdc filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_WelchHW_0_2/design_1_WelchHW_0_2.dcp filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_WelchHW_0_2/design_1_WelchHW_0_2.xml filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_WelchHW_0_2/design_1_WelchHW_0_2_sim_netlist.v filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_WelchHW_0_2/design_1_WelchHW_0_2_sim_netlist.vhdl filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_WelchHW_0_2/design_1_WelchHW_0_2_stub.v filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_WelchHW_0_2/design_1_WelchHW_0_2_stub.vhdl filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_WelchHW_0_2/drivers/WelchHW_v1_0/data/WelchHW.mdd filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_WelchHW_0_2/drivers/WelchHW_v1_0/data/WelchHW.tcl filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_WelchHW_0_2/drivers/WelchHW_v1_0/src/Makefile filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_WelchHW_0_2/drivers/WelchHW_v1_0/src/xwelchhw.c filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_WelchHW_0_2/drivers/WelchHW_v1_0/src/xwelchhw.h filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_WelchHW_0_2/drivers/WelchHW_v1_0/src/xwelchhw_hw.h filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_WelchHW_0_2/drivers/WelchHW_v1_0/src/xwelchhw_linux.c filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_WelchHW_0_2/drivers/WelchHW_v1_0/src/xwelchhw_sinit.c filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_WelchHW_0_2/sim/design_1_WelchHW_0_2.vhd filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_WelchHW_0_2/synth/design_1_WelchHW_0_2.vhd filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_4/design_1_auto_pc_4.dcp filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_4/design_1_auto_pc_4.xml filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_4/design_1_auto_pc_4_ooc.xdc filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_4/design_1_auto_pc_4_sim_netlist.v filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_4/design_1_auto_pc_4_sim_netlist.vhdl filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_4/design_1_auto_pc_4_stub.v filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_4/design_1_auto_pc_4_stub.vhdl filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_4/sim/design_1_auto_pc_4.cpp filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_4/sim/design_1_auto_pc_4.h filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_4/sim/design_1_auto_pc_4.v filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_4/sim/design_1_auto_pc_4_sc.cpp filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_4/sim/design_1_auto_pc_4_sc.h filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_4/sim/design_1_auto_pc_4_stub.sv filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_4/src/axi_protocol_converter.cpp filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_4/src/axi_protocol_converter.h filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_4/synth/design_1_auto_pc_4.v filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_5/design_1_auto_pc_5.dcp filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_5/design_1_auto_pc_5.xml filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_5/design_1_auto_pc_5_ooc.xdc filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_5/design_1_auto_pc_5_sim_netlist.v filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_5/design_1_auto_pc_5_sim_netlist.vhdl filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_5/design_1_auto_pc_5_stub.v filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_5/design_1_auto_pc_5_stub.vhdl filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_5/sim/design_1_auto_pc_5.cpp filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_5/sim/design_1_auto_pc_5.h filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_5/sim/design_1_auto_pc_5.v filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_5/sim/design_1_auto_pc_5_sc.cpp filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_5/sim/design_1_auto_pc_5_sc.h filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_5/sim/design_1_auto_pc_5_stub.sv filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_5/src/axi_protocol_converter.cpp filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_5/src/axi_protocol_converter.h filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_5/synth/design_1_auto_pc_5.v filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_2/design_1_axi_mem_intercon_2.xml filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xml filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0_sim_netlist.v filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0_sim_netlist.vhdl filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0_stub.v filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0_stub.vhdl filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/design_1_processing_system7_0_0.hwdef filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/ps7_init.c filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/ps7_init.h filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/ps7_init.html filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/ps7_init.tcl filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/ps7_init_gpl.c filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/ps7_init_gpl.h filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/ps7_parameters.xml filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.cpp filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.h filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.sv filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0_sc.cpp filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0_sc.h filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0_stub.sv filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/sim/libps7.dll filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/sim/libps7.so filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/sim/libremoteport.dll filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/sim/libremoteport.so filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/sim_tlm/b_transport_converter.h filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/sim_tlm/processing_system7_v5_5_tlm.cpp filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/sim_tlm/processing_system7_v5_5_tlm.h filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/sim_tlm/xilinx-zynq.cc filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/sim_tlm/xilinx-zynq.h filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_ps7_0_axi_periph_2/design_1_ps7_0_axi_periph_2.xml filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_2/design_1_rst_ps7_0_100M_2.dcp filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_2/design_1_rst_ps7_0_100M_2.xdc filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_2/design_1_rst_ps7_0_100M_2.xml filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_2/design_1_rst_ps7_0_100M_2_ooc.xdc filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_2/design_1_rst_ps7_0_100M_2_sim_netlist.v filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_2/design_1_rst_ps7_0_100M_2_sim_netlist.vhdl filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_2/design_1_rst_ps7_0_100M_2_stub.v filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_2/design_1_rst_ps7_0_100M_2_stub.vhdl filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_2/sim/design_1_rst_ps7_0_100M_2.vhd filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_2/synth/design_1_rst_ps7_0_100M_2.vhd filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/design_1_xlconcat_0_0.xml filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/synth/design_1_xlconcat_0_0.v filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/25a8/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/69ae/hdl/vhdl/WelchHW.vhd filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/69ae/hdl/vhdl/WelchHW_WelchHW_complex_float_int_float_float_float_int_float_LocalMemory_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/69ae/hdl/vhdl/WelchHW_control_s_axi.vhd filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/69ae/hdl/vhdl/WelchHW_gmem_m_axi.vhd filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/83df/hdl/fifo_generator_v13_2_rfs.v filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/83df/hdl/fifo_generator_v13_2_rfs.vhd filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/83df/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/83df/simulation/fifo_generator_vlog_beh.v filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/8fd3/hdl/verilog/processing_system7_v5_5_atc.v filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/8fd3/hdl/verilog/processing_system7_v5_5_aw_atc.v filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/8fd3/hdl/verilog/processing_system7_v5_5_b_atc.v filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/8fd3/hdl/verilog/processing_system7_v5_5_trace_buffer.v filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/8fd3/hdl/verilog/processing_system7_v5_5_w_atc.v filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_0.vh filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/ee60/hdl/processing_system7_vip_v1_0_15_apis.v filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/ee60/hdl/processing_system7_vip_v1_0_15_axi_acp.v filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/ee60/hdl/processing_system7_vip_v1_0_15_axi_gp.v filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/ee60/hdl/processing_system7_vip_v1_0_15_axi_hp.v filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/ee60/hdl/processing_system7_vip_v1_0_15_local_params.v filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/ee60/hdl/processing_system7_vip_v1_0_15_reg_init.v filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/ee60/hdl/processing_system7_vip_v1_0_15_reg_params.v filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/ee60/hdl/processing_system7_vip_v1_0_15_unused_ports.v filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/ee60/hdl/processing_system7_vip_v1_0_vl_rfs.sv filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/ffc2/hdl/axi_vip_v1_1_vl_rfs.sv filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/sim/design_1.protoinst filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/sim/design_1.vhd filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/synth/design_1.hwdef filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.gen/sources_1/bd/design_1/synth/design_1.vhd filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.hw/Vivado.lpr filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.runs/.jobs/vrs_config_1.xml filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.runs/.jobs/vrs_config_2.xml filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.runs/.jobs/vrs_config_3.xml filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.runs/design_1_processing_system7_0_0_synth_1/.vivado.begin.rst filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.runs/design_1_processing_system7_0_0_synth_1/ISEWrap.js filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.runs/design_1_processing_system7_0_0_synth_1/ISEWrap.sh filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.runs/design_1_processing_system7_0_0_synth_1/design_1_processing_system7_0_0.dcp filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.runs/design_1_processing_system7_0_0_synth_1/design_1_processing_system7_0_0.tcl filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.runs/design_1_processing_system7_0_0_synth_1/design_1_processing_system7_0_0.vds filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.runs/design_1_processing_system7_0_0_synth_1/design_1_processing_system7_0_0_utilization_synth.pb filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.runs/design_1_processing_system7_0_0_synth_1/design_1_processing_system7_0_0_utilization_synth.rpt filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.runs/design_1_processing_system7_0_0_synth_1/dont_touch.xdc filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.runs/design_1_processing_system7_0_0_synth_1/gen_run.xml filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.runs/design_1_processing_system7_0_0_synth_1/htr.txt filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.runs/design_1_processing_system7_0_0_synth_1/rundef.js filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.runs/design_1_processing_system7_0_0_synth_1/runme.bat filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.runs/design_1_processing_system7_0_0_synth_1/runme.log filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.runs/design_1_processing_system7_0_0_synth_1/runme.sh filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.runs/design_1_processing_system7_0_0_synth_1/vivado.pb filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.runs/impl_1/.init_design.begin.rst filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.runs/impl_1/.opt_design.begin.rst filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.runs/impl_1/.phys_opt_design.begin.rst filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.runs/impl_1/.place_design.begin.rst filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.runs/impl_1/.route_design.begin.rst filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.runs/impl_1/.vivado.begin.rst filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.runs/impl_1/.write_bitstream.begin.rst filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.runs/impl_1/ISEWrap.js filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.runs/impl_1/ISEWrap.sh filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.runs/impl_1/design_1_wrapper.bit filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.runs/impl_1/design_1_wrapper.tcl filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.runs/impl_1/design_1_wrapper.vdi filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.runs/impl_1/design_1_wrapper_bus_skew_routed.rpt filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.runs/impl_1/design_1_wrapper_bus_skew_routed.rpx filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.runs/impl_1/design_1_wrapper_clock_utilization_routed.rpt filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.runs/impl_1/design_1_wrapper_control_sets_placed.rpt filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.runs/impl_1/design_1_wrapper_drc_opted.rpt filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.runs/impl_1/design_1_wrapper_drc_opted.rpx filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.runs/impl_1/design_1_wrapper_drc_routed.rpt filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.runs/impl_1/design_1_wrapper_drc_routed.rpx filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.runs/impl_1/design_1_wrapper_io_placed.rpt filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpx filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.runs/impl_1/design_1_wrapper_opt.dcp filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.runs/impl_1/design_1_wrapper_physopt.dcp filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.runs/impl_1/design_1_wrapper_placed.dcp filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.runs/impl_1/design_1_wrapper_power_routed.rpt filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.runs/impl_1/design_1_wrapper_power_routed.rpx filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.runs/impl_1/design_1_wrapper_power_summary_routed.pb filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.runs/impl_1/design_1_wrapper_route_status.rpt filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.runs/impl_1/design_1_wrapper_routed.dcp filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.runs/impl_1/design_1_wrapper_timing_summary_routed.pb filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.runs/impl_1/design_1_wrapper_timing_summary_routed.rpt filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.runs/impl_1/design_1_wrapper_timing_summary_routed.rpx filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.runs/impl_1/design_1_wrapper_utilization_placed.pb filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.runs/impl_1/design_1_wrapper_utilization_placed.rpt filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.runs/impl_1/gen_run.xml filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.runs/impl_1/htr.txt filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.runs/impl_1/init_design.pb filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.runs/impl_1/opt_design.pb filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.runs/impl_1/phys_opt_design.pb filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.runs/impl_1/place_design.pb filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.runs/impl_1/project.wdf filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.runs/impl_1/route_design.pb filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.runs/impl_1/rundef.js filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.runs/impl_1/runme.bat filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.runs/impl_1/runme.log filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.runs/impl_1/runme.sh filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.runs/impl_1/vivado.pb filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.runs/impl_1/write_bitstream.pb filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.runs/synth_1/.vivado.begin.rst filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.runs/synth_1/ISEWrap.js filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.runs/synth_1/ISEWrap.sh filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.runs/synth_1/design_1_wrapper.dcp filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.runs/synth_1/design_1_wrapper.tcl filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.runs/synth_1/design_1_wrapper.vds filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.runs/synth_1/design_1_wrapper_utilization_synth.pb filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.runs/synth_1/design_1_wrapper_utilization_synth.rpt filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.runs/synth_1/dont_touch.xdc filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.runs/synth_1/gen_run.xml filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.runs/synth_1/htr.txt filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.runs/synth_1/rundef.js filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.runs/synth_1/runme.bat filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.runs/synth_1/runme.log filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.runs/synth_1/runme.sh filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.runs/synth_1/vivado.pb filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.srcs/sources_1/bd/design_1/design_1.bd filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.srcs/sources_1/bd/design_1/design_1.bda filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.srcs/sources_1/bd/design_1/ip/design_1_WelchHW_0_2/design_1_WelchHW_0_2.xci filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_4/design_1_auto_pc_4.xci filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_5/design_1_auto_pc_5.xci filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_2/design_1_axi_mem_intercon_2.xci filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xci filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.srcs/sources_1/bd/design_1/ip/design_1_ps7_0_axi_periph_2/design_1_ps7_0_axi_periph_2.xci filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_2/design_1_rst_ps7_0_100M_2.xci filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/design_1_xlconcat_0_0.xci filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/Vivado/Vivado.xpr filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/extractBitstream.sh filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/oldbit/StaticWelch.bit filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/oldbit/StaticWelch.hwh filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/radioastro_SW/Makefile filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/radioastro_SW/run_all.sh filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/radioastro_SW/src/CAccelDriver.cpp filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/radioastro_SW/src/CAccelDriver.h filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/radioastro_SW/src/CWelchDriver.cpp filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/radioastro_SW/src/CWelchDriver.h filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/radioastro_SW/src/fxp_utils.h filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/radioastro_SW/src/radioastro.cpp filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/radioastro_SW/src/signal_processing.cpp filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/radioastro_SW/src/signal_processing.h filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/radioastro_SW/src/utils.cpp filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/radioastro_SW/src/utils.h filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/radioastro_SW/welwhout.txt filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/radioastro_SW_WTH_CPU/Makefile filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/radioastro_SW_WTH_CPU/run_all.sh filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/radioastro_SW_WTH_CPU/src/CAccelDriver.cpp filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/radioastro_SW_WTH_CPU/src/CAccelDriver.h filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/radioastro_SW_WTH_CPU/src/CWelchDriver.cpp filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/radioastro_SW_WTH_CPU/src/CWelchDriver.h filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/radioastro_SW_WTH_CPU/src/driver/Makefile filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/radioastro_SW_WTH_CPU/src/driver/adder.c filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/radioastro_SW_WTH_CPU/src/driver/load filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/radioastro_SW_WTH_CPU/src/driver/unload filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/radioastro_SW_WTH_CPU/src/fxp_utils.h filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/radioastro_SW_WTH_CPU/src/radioastro.cpp filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/radioastro_SW_WTH_CPU/src/signal_processing.cpp filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/radioastro_SW_WTH_CPU/src/signal_processing.h filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/radioastro_SW_WTH_CPU/src/utils.cpp filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/radioastro_SW_WTH_CPU/src/utils.h filter=lfs diff=lfs merge=lfs -text
/VersionWthDriver/radioastro_SW_WTH_CPU/welwhout.txt filter=lfs diff=lfs merge=lfs -text
/maxminvalues.ods filter=lfs diff=lfs merge=lfs -text
/radioastro_SW/Makefile filter=lfs diff=lfs merge=lfs -text
/radioastro_SW/run_all.sh filter=lfs diff=lfs merge=lfs -text
/radioastro_SW/src/fxp_utils.h filter=lfs diff=lfs merge=lfs -text
/radioastro_SW/src/radioastro.cpp filter=lfs diff=lfs merge=lfs -text
/radioastro_SW/src/signal_processing.cpp filter=lfs diff=lfs merge=lfs -text
/radioastro_SW/src/signal_processing.h filter=lfs diff=lfs merge=lfs -text
/radioastro_SW/src/utils.cpp filter=lfs diff=lfs merge=lfs -text
/radioastro_SW/src/utils.h filter=lfs diff=lfs merge=lfs -text
/radioastro_SW/welwhout.txt filter=lfs diff=lfs merge=lfs -text
/recaplabdriver/Exer01_Timer_Moodle/HDL/TimerInterrupt.vhd filter=lfs diff=lfs merge=lfs -text
/recaplabdriver/Exer01_Timer_Moodle/SW/Makefile filter=lfs diff=lfs merge=lfs -text
/recaplabdriver/Exer01_Timer_Moodle/SW/driver/Makefile filter=lfs diff=lfs merge=lfs -text
/recaplabdriver/Exer01_Timer_Moodle/SW/driver/clean filter=lfs diff=lfs merge=lfs -text
/recaplabdriver/Exer01_Timer_Moodle/SW/driver/load filter=lfs diff=lfs merge=lfs -text
/recaplabdriver/Exer01_Timer_Moodle/SW/driver/testtimer.c filter=lfs diff=lfs merge=lfs -text
/recaplabdriver/Exer01_Timer_Moodle/SW/driver/unload filter=lfs diff=lfs merge=lfs -text
/recaplabdriver/Exer01_Timer_Moodle/SW/testTimer.cpp filter=lfs diff=lfs merge=lfs -text
/recaplabdriver/Exer01_Timer_Moodle/SW/testTimerInterrupt.cpp filter=lfs diff=lfs merge=lfs -text
/recaplabdriver/Exer01_Timer_Moodle/SW/testtimer.h filter=lfs diff=lfs merge=lfs -text
/recaplabdriver/Exer02_VectorAdder_Moodle/Exercise02_HLS.tcl filter=lfs diff=lfs merge=lfs -text
/recaplabdriver/Exer02_VectorAdder_Moodle/Exercise02_Vivado.tcl filter=lfs diff=lfs merge=lfs -text
/recaplabdriver/Exer02_VectorAdder_Moodle/HLS/main.cpp filter=lfs diff=lfs merge=lfs -text
/recaplabdriver/Exer02_VectorAdder_Moodle/HLS/vector.cpp filter=lfs diff=lfs merge=lfs -text
/recaplabdriver/Exer02_VectorAdder_Moodle/HLS/vector.h filter=lfs diff=lfs merge=lfs -text
/recaplabdriver/Exer02_VectorAdder_Moodle/SW/CAccelDriver.cpp filter=lfs diff=lfs merge=lfs -text
/recaplabdriver/Exer02_VectorAdder_Moodle/SW/CAccelDriver.hpp filter=lfs diff=lfs merge=lfs -text
/recaplabdriver/Exer02_VectorAdder_Moodle/SW/CVectorAdderDriver.cpp filter=lfs diff=lfs merge=lfs -text
/recaplabdriver/Exer02_VectorAdder_Moodle/SW/CVectorAdderDriver.hpp filter=lfs diff=lfs merge=lfs -text
/recaplabdriver/Exer02_VectorAdder_Moodle/SW/Makefile filter=lfs diff=lfs merge=lfs -text
/recaplabdriver/Exer02_VectorAdder_Moodle/SW/VectorAdder.bit.txz filter=lfs diff=lfs merge=lfs -text
/recaplabdriver/Exer02_VectorAdder_Moodle/SW/VectorAdder.cpp filter=lfs diff=lfs merge=lfs -text
/recaplabdriver/Exer02_VectorAdder_Moodle/SW/driver/Makefile filter=lfs diff=lfs merge=lfs -text
/recaplabdriver/Exer02_VectorAdder_Moodle/SW/driver/adder.c filter=lfs diff=lfs merge=lfs -text
/recaplabdriver/Exer02_VectorAdder_Moodle/SW/driver/load filter=lfs diff=lfs merge=lfs -text
/recaplabdriver/Exer02_VectorAdder_Moodle/SW/driver/unload filter=lfs diff=lfs merge=lfs -text
/recaplabdriver/Exer02_VectorAdder_Moodle/SW/util.cpp filter=lfs diff=lfs merge=lfs -text
/recaplabdriver/Exer02_VectorAdder_Moodle/SW/util.hpp filter=lfs diff=lfs merge=lfs -text
/recaplabdriver/Exer02_VectorAdder_Moodle/SW/xaddvectors_hw.h filter=lfs diff=lfs merge=lfs -text
/recaplabdriver/Exer02_VectorAdder_Moodle/extractBitstream.sh filter=lfs diff=lfs merge=lfs -text
/CFFTDriver.cpp filter=lfs diff=lfs merge=lfs -text
/CFFTDriver.hpp filter=lfs diff=lfs merge=lfs -text
/FFT0.bit filter=lfs diff=lfs merge=lfs -text
/FFT0.hwh filter=lfs diff=lfs merge=lfs -text
/SW_FFT_TEST/CAccelDriver.cpp filter=lfs diff=lfs merge=lfs -text
/SW_FFT_TEST/CAccelDriver.hpp filter=lfs diff=lfs merge=lfs -text
/SW_FFT_TEST/CFFTDriver.cpp filter=lfs diff=lfs merge=lfs -text
/SW_FFT_TEST/CFFTDriver.hpp filter=lfs diff=lfs merge=lfs -text
/SW_FFT_TEST/FFTest0/FFT0.bit filter=lfs diff=lfs merge=lfs -text
/SW_FFT_TEST/FFTest0/FFT0.hwh filter=lfs diff=lfs merge=lfs -text
/SW_FFT_TEST/FFTest0/SW_FFT_TEST/CAccelDriver.cpp filter=lfs diff=lfs merge=lfs -text
/SW_FFT_TEST/FFTest0/SW_FFT_TEST/CAccelDriver.hpp filter=lfs diff=lfs merge=lfs -text
/SW_FFT_TEST/FFTest0/SW_FFT_TEST/CFFTDriver.cpp filter=lfs diff=lfs merge=lfs -text
/SW_FFT_TEST/FFTest0/SW_FFT_TEST/CFFTDriver.hpp filter=lfs diff=lfs merge=lfs -text
/SW_FFT_TEST/FFTest0/SW_FFT_TEST/Makefile filter=lfs diff=lfs merge=lfs -text
/SW_FFT_TEST/FFTest0/SW_FFT_TEST/conv2DTestbench.cpp filter=lfs diff=lfs merge=lfs -text
/SW_FFT_TEST/FFTest0/SW_FFT_TEST/util.cpp filter=lfs diff=lfs merge=lfs -text
/SW_FFT_TEST/FFTest0/SW_FFT_TEST/util.hpp filter=lfs diff=lfs merge=lfs -text
/SW_FFT_TEST/Makefile filter=lfs diff=lfs merge=lfs -text
/SW_FFT_TEST/conv2DTestbench filter=lfs diff=lfs merge=lfs -text
/SW_FFT_TEST/conv2DTestbench.cpp filter=lfs diff=lfs merge=lfs -text
/SW_FFT_TEST/util.cpp filter=lfs diff=lfs merge=lfs -text
/SW_FFT_TEST/util.hpp filter=lfs diff=lfs merge=lfs -text
/HLS4Submit0/FFT_HW.cpp filter=lfs diff=lfs merge=lfs -text
/HLS4Submit0/FFT_HW.h filter=lfs diff=lfs merge=lfs -text
/radioastro_SW/Hann_win.txt filter=lfs diff=lfs merge=lfs -text
/id_0/radioastro_SW_power_ranger/plot_all.py filter=lfs diff=lfs merge=lfs -text
/inital_files/radioastro_SW_power_ranger/src/CFFTDriver.cpp filter=lfs diff=lfs merge=lfs -text
/inital_files/radioastro_SW_power_ranger/src/CFFTDriver.hpp filter=lfs diff=lfs merge=lfs -text
/hw_implementation/Project_Files/Makefile filter=lfs diff=lfs merge=lfs -text
/hw_implementation/Project_Files/constraints.xdc filter=lfs diff=lfs merge=lfs -text
/hw_implementation/Project_Files/recreate_xadc.tcl filter=lfs diff=lfs merge=lfs -text
/hw_implementation/Pynq_Power_Ranger/Makefile filter=lfs diff=lfs merge=lfs -text
/hw_implementation/Pynq_Power_Ranger/adc_bit.bit filter=lfs diff=lfs merge=lfs -text
/hw_implementation/Pynq_Power_Ranger/adc_bit.hwh filter=lfs diff=lfs merge=lfs -text
/hw_implementation/Pynq_Power_Ranger/src/CAccelProxy.cpp filter=lfs diff=lfs merge=lfs -text
/hw_implementation/Pynq_Power_Ranger/src/CAccelProxy.hpp filter=lfs diff=lfs merge=lfs -text
/hw_implementation/Pynq_Power_Ranger/src/CXADCProxy.cpp filter=lfs diff=lfs merge=lfs -text
/hw_implementation/Pynq_Power_Ranger/src/CXADCProxy.hpp filter=lfs diff=lfs merge=lfs -text
/hw_implementation/Pynq_Power_Ranger/src/PowerRanger.cpp filter=lfs diff=lfs merge=lfs -text
/hw_implementation/Pynq_Power_Ranger/src/util.cpp filter=lfs diff=lfs merge=lfs -text
/hw_implementation/Pynq_Power_Ranger/src/util.hpp filter=lfs diff=lfs merge=lfs -text
/hw_implementation/data_bin/data.txz filter=lfs diff=lfs merge=lfs -text
/hw_implementation/radioastro_SW/Makefile filter=lfs diff=lfs merge=lfs -text
/hw_implementation/radioastro_SW/plot_res.py filter=lfs diff=lfs merge=lfs -text
/hw_implementation/radioastro_SW/plot_timings.py filter=lfs diff=lfs merge=lfs -text
/hw_implementation/radioastro_SW/run_all.sh filter=lfs diff=lfs merge=lfs -text
/hw_implementation/radioastro_SW/src/fxp_utils.h filter=lfs diff=lfs merge=lfs -text
/hw_implementation/radioastro_SW/src/radioastro.cpp filter=lfs diff=lfs merge=lfs -text
/hw_implementation/radioastro_SW/src/signal_processing.cpp filter=lfs diff=lfs merge=lfs -text
/hw_implementation/radioastro_SW/src/signal_processing.h filter=lfs diff=lfs merge=lfs -text
/hw_implementation/radioastro_SW/src/utils.cpp filter=lfs diff=lfs merge=lfs -text
/hw_implementation/radioastro_SW/src/utils.h filter=lfs diff=lfs merge=lfs -text
/hw_implementation/radioastro_SW_power_ranger/Makefile filter=lfs diff=lfs merge=lfs -text
/hw_implementation/radioastro_SW_power_ranger/adc_bit.bit.txz filter=lfs diff=lfs merge=lfs -text
/hw_implementation/radioastro_SW_power_ranger/one.sh filter=lfs diff=lfs merge=lfs -text
/hw_implementation/radioastro_SW_power_ranger/plot_res.py filter=lfs diff=lfs merge=lfs -text
/hw_implementation/radioastro_SW_power_ranger/plot_timings.py filter=lfs diff=lfs merge=lfs -text
/hw_implementation/radioastro_SW_power_ranger/run_all.sh filter=lfs diff=lfs merge=lfs -text
/hw_implementation/radioastro_SW_power_ranger/src/CAccelProxy.cpp filter=lfs diff=lfs merge=lfs -text
/hw_implementation/radioastro_SW_power_ranger/src/CAccelProxy.hpp filter=lfs diff=lfs merge=lfs -text
/hw_implementation/radioastro_SW_power_ranger/src/CFFTDriver.cpp filter=lfs diff=lfs merge=lfs -text
/hw_implementation/radioastro_SW_power_ranger/src/CFFTDriver.hpp filter=lfs diff=lfs merge=lfs -text
/hw_implementation/radioastro_SW_power_ranger/src/CXADCProxy.cpp filter=lfs diff=lfs merge=lfs -text
/hw_implementation/radioastro_SW_power_ranger/src/CXADCProxy.hpp filter=lfs diff=lfs merge=lfs -text
/hw_implementation/radioastro_SW_power_ranger/src/fxp_utils.h filter=lfs diff=lfs merge=lfs -text
/hw_implementation/radioastro_SW_power_ranger/src/radioastro.cpp filter=lfs diff=lfs merge=lfs -text
/hw_implementation/radioastro_SW_power_ranger/src/signal_processing.cpp filter=lfs diff=lfs merge=lfs -text
/hw_implementation/radioastro_SW_power_ranger/src/signal_processing.h filter=lfs diff=lfs merge=lfs -text
/hw_implementation/radioastro_SW_power_ranger/src/utils.cpp filter=lfs diff=lfs merge=lfs -text
/hw_implementation/radioastro_SW_power_ranger/src/utils.h filter=lfs diff=lfs merge=lfs -text
/programOverlay.py filter=lfs diff=lfs merge=lfs -text
/hw_implementation/radioastro_SW/src/CAccelProxy.cpp filter=lfs diff=lfs merge=lfs -text
/hw_implementation/radioastro_SW/src/CAccelProxy.hpp filter=lfs diff=lfs merge=lfs -text
/hw_implementation/radioastro_SW/src/CFFTDriver.cpp filter=lfs diff=lfs merge=lfs -text
/hw_implementation/radioastro_SW/src/CFFTDriver.hpp filter=lfs diff=lfs merge=lfs -text
/FFT1.bit filter=lfs diff=lfs merge=lfs -text
/FFT1.hwh filter=lfs diff=lfs merge=lfs -text
/extractBitstream.sh filter=lfs diff=lfs merge=lfs -text
/FFTWTHBURST.bit filter=lfs diff=lfs merge=lfs -text
/FFTWTHBURST.hwh filter=lfs diff=lfs merge=lfs -text
/FFT1_p2.bit filter=lfs diff=lfs merge=lfs -text
/FFT1_p2.hwh filter=lfs diff=lfs merge=lfs -text
/adc_maison.bit filter=lfs diff=lfs merge=lfs -text
/adc_maison.hwh filter=lfs diff=lfs merge=lfs -text
/sol5/Project_Files/Makefile filter=lfs diff=lfs merge=lfs -text
/sol5/Project_Files/constraints.xdc filter=lfs diff=lfs merge=lfs -text
/sol5/Project_Files/recreate_xadc.tcl filter=lfs diff=lfs merge=lfs -text
/sol5/Pynq_Power_Ranger/Makefile filter=lfs diff=lfs merge=lfs -text
/sol5/Pynq_Power_Ranger/adc_bit.bit filter=lfs diff=lfs merge=lfs -text
/sol5/Pynq_Power_Ranger/adc_bit.hwh filter=lfs diff=lfs merge=lfs -text
/sol5/Pynq_Power_Ranger/src/CAccelProxy.cpp filter=lfs diff=lfs merge=lfs -text
/sol5/Pynq_Power_Ranger/src/CAccelProxy.hpp filter=lfs diff=lfs merge=lfs -text
/sol5/Pynq_Power_Ranger/src/CXADCProxy.cpp filter=lfs diff=lfs merge=lfs -text
/sol5/Pynq_Power_Ranger/src/CXADCProxy.hpp filter=lfs diff=lfs merge=lfs -text
/sol5/Pynq_Power_Ranger/src/PowerRanger.cpp filter=lfs diff=lfs merge=lfs -text
/sol5/Pynq_Power_Ranger/src/util.cpp filter=lfs diff=lfs merge=lfs -text
/sol5/Pynq_Power_Ranger/src/util.hpp filter=lfs diff=lfs merge=lfs -text
/sol5/data_bin/data.txz filter=lfs diff=lfs merge=lfs -text
/sol5/radioastro_SW/Makefile filter=lfs diff=lfs merge=lfs -text
/sol5/radioastro_SW/plot_res.py filter=lfs diff=lfs merge=lfs -text
/sol5/radioastro_SW/plot_timings.py filter=lfs diff=lfs merge=lfs -text
/sol5/radioastro_SW/run_all.sh filter=lfs diff=lfs merge=lfs -text
/sol5/radioastro_SW/src/CAccelProxy.cpp filter=lfs diff=lfs merge=lfs -text
/sol5/radioastro_SW/src/CAccelProxy.hpp filter=lfs diff=lfs merge=lfs -text
/sol5/radioastro_SW/src/CFFTDriver.cpp filter=lfs diff=lfs merge=lfs -text
/sol5/radioastro_SW/src/CFFTDriver.hpp filter=lfs diff=lfs merge=lfs -text
/sol5/radioastro_SW/src/fxp_utils.h filter=lfs diff=lfs merge=lfs -text
/sol5/radioastro_SW/src/radioastro.cpp filter=lfs diff=lfs merge=lfs -text
/sol5/radioastro_SW/src/signal_processing.cpp filter=lfs diff=lfs merge=lfs -text
/sol5/radioastro_SW/src/signal_processing.h filter=lfs diff=lfs merge=lfs -text
/sol5/radioastro_SW/src/utils.cpp filter=lfs diff=lfs merge=lfs -text
/sol5/radioastro_SW/src/utils.h filter=lfs diff=lfs merge=lfs -text
/sol5/radioastro_SW_power_ranger/Makefile filter=lfs diff=lfs merge=lfs -text
/sol5/radioastro_SW_power_ranger/adc_bit.bit.txz filter=lfs diff=lfs merge=lfs -text
/sol5/radioastro_SW_power_ranger/one.sh filter=lfs diff=lfs merge=lfs -text
/sol5/radioastro_SW_power_ranger/plot_res.py filter=lfs diff=lfs merge=lfs -text
/sol5/radioastro_SW_power_ranger/plot_timings.py filter=lfs diff=lfs merge=lfs -text
/sol5/radioastro_SW_power_ranger/run_all.sh filter=lfs diff=lfs merge=lfs -text
/sol5/radioastro_SW_power_ranger/src/CAccelProxy.cpp filter=lfs diff=lfs merge=lfs -text
/sol5/radioastro_SW_power_ranger/src/CAccelProxy.hpp filter=lfs diff=lfs merge=lfs -text
/sol5/radioastro_SW_power_ranger/src/CFFTDriver.cpp filter=lfs diff=lfs merge=lfs -text
/sol5/radioastro_SW_power_ranger/src/CFFTDriver.hpp filter=lfs diff=lfs merge=lfs -text
/sol5/radioastro_SW_power_ranger/src/CXADCProxy.cpp filter=lfs diff=lfs merge=lfs -text
/sol5/radioastro_SW_power_ranger/src/CXADCProxy.hpp filter=lfs diff=lfs merge=lfs -text
/sol5/radioastro_SW_power_ranger/src/fxp_utils.h filter=lfs diff=lfs merge=lfs -text
/sol5/radioastro_SW_power_ranger/src/radioastro.cpp filter=lfs diff=lfs merge=lfs -text
/sol5/radioastro_SW_power_ranger/src/signal_processing.cpp filter=lfs diff=lfs merge=lfs -text
/sol5/radioastro_SW_power_ranger/src/signal_processing.h filter=lfs diff=lfs merge=lfs -text
/sol5/radioastro_SW_power_ranger/src/utils.cpp filter=lfs diff=lfs merge=lfs -text
/sol5/radioastro_SW_power_ranger/src/utils.h filter=lfs diff=lfs merge=lfs -text
/adc_maison2.bit filter=lfs diff=lfs merge=lfs -text
/adc_maison2.hwh filter=lfs diff=lfs merge=lfs -text
/project_1.bit filter=lfs diff=lfs merge=lfs -text
/project_1.hwh filter=lfs diff=lfs merge=lfs -text
/IP-catalog/project_1.tcl filter=lfs diff=lfs merge=lfs -text
/sol5.bit filter=lfs diff=lfs merge=lfs -text
/sol5.hwh filter=lfs diff=lfs merge=lfs -text
/sol5/HLS/FFT_HW.cpp filter=lfs diff=lfs merge=lfs -text
/sol5/HLS/FFT_HW.h filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2.zip filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/component.xml filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/constraints/fft_HW_ooc.xdc filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/doc/ReleaseNotes.txt filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/drivers/fft_HW_v1_0/data/fft_HW.mdd filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/drivers/fft_HW_v1_0/data/fft_HW.tcl filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/drivers/fft_HW_v1_0/src/Makefile filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/drivers/fft_HW_v1_0/src/xfft_hw.c filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/drivers/fft_HW_v1_0/src/xfft_hw.h filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/drivers/fft_HW_v1_0/src/xfft_hw_hw.h filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/drivers/fft_HW_v1_0/src/xfft_hw_linux.c filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/drivers/fft_HW_v1_0/src/xfft_hw_sinit.c filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/ip/fft_HW_fadd_32ns_32ns_32_5_full_dsp_1_ip.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/ip/fft_HW_faddfsub_32ns_32ns_32_5_full_dsp_1_ip.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/ip/fft_HW_fmul_32ns_32ns_32_4_max_dsp_1_ip.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/ip/fft_HW_fsub_32ns_32ns_32_5_full_dsp_1_ip.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_Top_DataFlox.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_control_s_axi.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_entry_proc.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_fadd_32ns_32ns_32_5_full_dsp_1.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_faddfsub_32ns_32ns_32_5_full_dsp_1.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_1.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_10.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_10_In_re_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_10_Pipeline_stage_10_0.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_10_Pipeline_stage_10_1.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_10_Pipeline_stage_10_1_Twiddle_im12_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_10_Pipeline_stage_10_1_Twiddle_im12_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_10_Pipeline_stage_10_1_Twiddle_re11_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_10_Pipeline_stage_10_1_Twiddle_re11_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_10_Pipeline_stage_10_2.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_1_Pipeline_stage_1_counter_stage_1_total.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_2.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_2_In_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_2_OutBuff_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_2_Pipeline_stage_2_0.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_2_Pipeline_stage_2_1.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_2_Pipeline_stage_2_1_Twiddle_im_12_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_2_Pipeline_stage_2_1_Twiddle_re_11_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_2_Pipeline_stage_2_2.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_3.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_3_In_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_3_OutBuff_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_3_Pipeline_stage_3_0.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_3_Pipeline_stage_3_1.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_3_Pipeline_stage_3_1_Twiddle_im_1_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_3_Pipeline_stage_3_1_Twiddle_re_1_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_3_Pipeline_stage_3_2.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_4.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_4_In_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_4_OutBuff_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_4_Pipeline_stage_4_0.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_4_Pipeline_stage_4_1.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_4_Pipeline_stage_4_1_Twiddle_im_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_4_Pipeline_stage_4_1_Twiddle_re_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_4_Pipeline_stage_4_2.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_5.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_5_In_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_5_OutBuff_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_5_Pipeline_stage_5_0.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_5_Pipeline_stage_5_1.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_5_Pipeline_stage_5_1_Twiddle_im2_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_5_Pipeline_stage_5_1_Twiddle_im2_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_5_Pipeline_stage_5_1_Twiddle_re1_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_5_Pipeline_stage_5_1_Twiddle_re1_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_5_Pipeline_stage_5_2.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_6.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_6_In_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_6_OutBuff_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_6_Pipeline_stage_6_0.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_6_Pipeline_stage_6_1.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_6_Pipeline_stage_6_1_Twiddle_im4_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_6_Pipeline_stage_6_1_Twiddle_im4_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_6_Pipeline_stage_6_1_Twiddle_re3_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_6_Pipeline_stage_6_1_Twiddle_re3_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_6_Pipeline_stage_6_2.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_7.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_7_In_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_7_OutBuff_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_7_Pipeline_stage_7_0.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_7_Pipeline_stage_7_1.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_7_Pipeline_stage_7_1_Twiddle_im6_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_7_Pipeline_stage_7_1_Twiddle_im6_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_7_Pipeline_stage_7_1_Twiddle_re5_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_7_Pipeline_stage_7_1_Twiddle_re5_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_7_Pipeline_stage_7_2.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_8.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_8_In_re_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_8_OutBuff_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_8_Pipeline_stage_8_0.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_8_Pipeline_stage_8_1.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_8_Pipeline_stage_8_1_Twiddle_im8_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_8_Pipeline_stage_8_1_Twiddle_im8_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_8_Pipeline_stage_8_1_Twiddle_re7_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_8_Pipeline_stage_8_1_Twiddle_re7_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_8_Pipeline_stage_8_2.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_9.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_9_In_re_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_9_OutBuff_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_9_Pipeline_stage_9_0.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_9_Pipeline_stage_9_1.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_9_Pipeline_stage_9_1_Twiddle_im10_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_9_Pipeline_stage_9_1_Twiddle_im10_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_9_Pipeline_stage_9_1_Twiddle_re9_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_9_Pipeline_stage_9_1_Twiddle_re9_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_9_Pipeline_stage_9_2.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_fifo_w32_d2_S.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_fifo_w64_d1024_A.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_fifo_w64_d13_S.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_flow_control_loop_pipe_sequential_init.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_fmul_32ns_32ns_32_4_max_dsp_1.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_fsub_32ns_32ns_32_5_full_dsp_1.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_gmem_m_axi.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_hls_deadlock_detection_unit.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_hls_deadlock_detector.vh filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_hls_deadlock_report_unit.vh filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_load_nfft_value.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_load_nfft_value_BufferIN_V_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_load_nfft_value_Pipeline_VITIS_LOOP_121_2.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_load_nfft_value_Pipeline_VITIS_LOOP_126_3.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_mux_21_64_1_1.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_retrieve_nfft_value.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_retrieve_nfft_value_Pipeline_retrieve_counter_retrieve_total.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_start_for_fft_stage_10_U0.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_start_for_fft_stage_1_U0.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_start_for_fft_stage_2_U0.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_start_for_fft_stage_3_U0.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_start_for_fft_stage_4_U0.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_start_for_fft_stage_5_U0.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_start_for_fft_stage_6_U0.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_start_for_fft_stage_7_U0.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_start_for_fft_stage_8_U0.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_start_for_fft_stage_9_U0.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/verilog/fft_HW_start_for_retrieve_nfft_value_U0.v filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/vhdl/fft_HW.vhd filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/vhdl/fft_HW_Top_DataFlox.vhd filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/vhdl/fft_HW_control_s_axi.vhd filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/vhdl/fft_HW_entry_proc.vhd filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/vhdl/fft_HW_fadd_32ns_32ns_32_5_full_dsp_1.vhd filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/vhdl/fft_HW_faddfsub_32ns_32ns_32_5_full_dsp_1.vhd filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_1.vhd filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_10.vhd filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_10_In_re_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_10_Pipeline_stage_10_0.vhd filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_10_Pipeline_stage_10_1.vhd filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_10_Pipeline_stage_10_1_Twiddle_im12_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_10_Pipeline_stage_10_1_Twiddle_re11_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_10_Pipeline_stage_10_2.vhd filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_1_Pipeline_stage_1_counter_stage_1_total.vhd filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_2.vhd filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_2_In_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_2_OutBuff_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_2_Pipeline_stage_2_0.vhd filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_2_Pipeline_stage_2_1.vhd filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_2_Pipeline_stage_2_1_Twiddle_im_12_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_2_Pipeline_stage_2_1_Twiddle_re_11_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_2_Pipeline_stage_2_2.vhd filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_3.vhd filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_3_In_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_3_OutBuff_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_3_Pipeline_stage_3_0.vhd filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_3_Pipeline_stage_3_1.vhd filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_3_Pipeline_stage_3_1_Twiddle_im_1_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_3_Pipeline_stage_3_1_Twiddle_re_1_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_3_Pipeline_stage_3_2.vhd filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_4.vhd filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_4_In_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_4_OutBuff_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_4_Pipeline_stage_4_0.vhd filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_4_Pipeline_stage_4_1.vhd filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_4_Pipeline_stage_4_1_Twiddle_im_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_4_Pipeline_stage_4_1_Twiddle_re_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_4_Pipeline_stage_4_2.vhd filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_5.vhd filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_5_In_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_5_OutBuff_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_5_Pipeline_stage_5_0.vhd filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_5_Pipeline_stage_5_1.vhd filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_5_Pipeline_stage_5_1_Twiddle_im2_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_5_Pipeline_stage_5_1_Twiddle_re1_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_5_Pipeline_stage_5_2.vhd filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_6.vhd filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_6_In_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_6_OutBuff_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_6_Pipeline_stage_6_0.vhd filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_6_Pipeline_stage_6_1.vhd filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_6_Pipeline_stage_6_1_Twiddle_im4_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_6_Pipeline_stage_6_1_Twiddle_re3_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_6_Pipeline_stage_6_2.vhd filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_7.vhd filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_7_In_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_7_OutBuff_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_7_Pipeline_stage_7_0.vhd filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_7_Pipeline_stage_7_1.vhd filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_7_Pipeline_stage_7_1_Twiddle_im6_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_7_Pipeline_stage_7_1_Twiddle_re5_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_7_Pipeline_stage_7_2.vhd filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_8.vhd filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_8_In_re_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_8_OutBuff_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_8_Pipeline_stage_8_0.vhd filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_8_Pipeline_stage_8_1.vhd filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_8_Pipeline_stage_8_1_Twiddle_im8_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_8_Pipeline_stage_8_1_Twiddle_re7_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_8_Pipeline_stage_8_2.vhd filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_9.vhd filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_9_In_re_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_9_OutBuff_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_9_Pipeline_stage_9_0.vhd filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_9_Pipeline_stage_9_1.vhd filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_9_Pipeline_stage_9_1_Twiddle_im10_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_9_Pipeline_stage_9_1_Twiddle_re9_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_9_Pipeline_stage_9_2.vhd filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/vhdl/fft_HW_fifo_w32_d2_S.vhd filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/vhdl/fft_HW_fifo_w64_d1024_A.vhd filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/vhdl/fft_HW_fifo_w64_d13_S.vhd filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/vhdl/fft_HW_flow_control_loop_pipe_sequential_init.vhd filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/vhdl/fft_HW_fmul_32ns_32ns_32_4_max_dsp_1.vhd filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/vhdl/fft_HW_fsub_32ns_32ns_32_5_full_dsp_1.vhd filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/vhdl/fft_HW_gmem_m_axi.vhd filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/vhdl/fft_HW_load_nfft_value.vhd filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/vhdl/fft_HW_load_nfft_value_BufferIN_V_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/vhdl/fft_HW_load_nfft_value_Pipeline_VITIS_LOOP_121_2.vhd filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/vhdl/fft_HW_load_nfft_value_Pipeline_VITIS_LOOP_126_3.vhd filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/vhdl/fft_HW_mux_21_64_1_1.vhd filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/vhdl/fft_HW_retrieve_nfft_value.vhd filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/vhdl/fft_HW_retrieve_nfft_value_Pipeline_retrieve_counter_retrieve_total.vhd filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/vhdl/fft_HW_start_for_fft_stage_10_U0.vhd filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/vhdl/fft_HW_start_for_fft_stage_1_U0.vhd filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/vhdl/fft_HW_start_for_fft_stage_2_U0.vhd filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/vhdl/fft_HW_start_for_fft_stage_3_U0.vhd filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/vhdl/fft_HW_start_for_fft_stage_4_U0.vhd filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/vhdl/fft_HW_start_for_fft_stage_5_U0.vhd filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/vhdl/fft_HW_start_for_fft_stage_6_U0.vhd filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/vhdl/fft_HW_start_for_fft_stage_7_U0.vhd filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/vhdl/fft_HW_start_for_fft_stage_8_U0.vhd filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/vhdl/fft_HW_start_for_fft_stage_9_U0.vhd filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/hdl/vhdl/fft_HW_start_for_retrieve_nfft_value_U0.vhd filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/misc/logo.png filter=lfs diff=lfs merge=lfs -text
/sol5/IP-catalog/FFT2/xgui/fft_HW_v1_0.tcl filter=lfs diff=lfs merge=lfs -text
/sol5/radioastro_SW_power_ranger/plot_profiles.py filter=lfs diff=lfs merge=lfs -text
/sol5/sol5.bit filter=lfs diff=lfs merge=lfs -text
/sol5/sol5.hwh filter=lfs diff=lfs merge=lfs -text
/sol6/HLS/FFT_HW.cpp filter=lfs diff=lfs merge=lfs -text
/sol6/HLS/FFT_HW.h filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2.zip filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/component.xml filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/constraints/fft_HW_ooc.xdc filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/doc/ReleaseNotes.txt filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/drivers/fft_HW_v1_0/data/fft_HW.mdd filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/drivers/fft_HW_v1_0/data/fft_HW.tcl filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/drivers/fft_HW_v1_0/src/Makefile filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/drivers/fft_HW_v1_0/src/xfft_hw.c filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/drivers/fft_HW_v1_0/src/xfft_hw.h filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/drivers/fft_HW_v1_0/src/xfft_hw_hw.h filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/drivers/fft_HW_v1_0/src/xfft_hw_linux.c filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/drivers/fft_HW_v1_0/src/xfft_hw_sinit.c filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/ip/fft_HW_fadd_32ns_32ns_32_5_full_dsp_1_ip.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/ip/fft_HW_faddfsub_32ns_32ns_32_5_full_dsp_1_ip.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/ip/fft_HW_fmul_32ns_32ns_32_4_max_dsp_1_ip.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/ip/fft_HW_fsub_32ns_32ns_32_5_full_dsp_1_ip.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_Top_DataFlox.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_control_s_axi.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_entry_proc.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_fadd_32ns_32ns_32_5_full_dsp_1.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_faddfsub_32ns_32ns_32_5_full_dsp_1.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_1.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_10.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_10_In_re_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_10_Pipeline_stage_10_0.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_10_Pipeline_stage_10_1.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_10_Pipeline_stage_10_1_Twiddle_im12_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_10_Pipeline_stage_10_1_Twiddle_im12_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_10_Pipeline_stage_10_1_Twiddle_re11_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_10_Pipeline_stage_10_1_Twiddle_re11_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_10_Pipeline_stage_10_2.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_1_Pipeline_stage_1_counter_stage_1_total.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_2.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_2_In_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_2_OutBuff_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_2_Pipeline_stage_2_0.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_2_Pipeline_stage_2_1.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_2_Pipeline_stage_2_1_Twiddle_im_12_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_2_Pipeline_stage_2_1_Twiddle_re_11_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_2_Pipeline_stage_2_2.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_3.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_3_In_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_3_OutBuff_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_3_Pipeline_stage_3_0.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_3_Pipeline_stage_3_1.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_3_Pipeline_stage_3_1_Twiddle_im_1_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_3_Pipeline_stage_3_1_Twiddle_re_1_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_3_Pipeline_stage_3_2.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_4.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_4_In_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_4_OutBuff_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_4_Pipeline_stage_4_0.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_4_Pipeline_stage_4_1.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_4_Pipeline_stage_4_1_Twiddle_im_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_4_Pipeline_stage_4_1_Twiddle_re_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_4_Pipeline_stage_4_2.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_5.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_5_In_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_5_OutBuff_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_5_Pipeline_stage_5_0.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_5_Pipeline_stage_5_1.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_5_Pipeline_stage_5_1_Twiddle_im2_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_5_Pipeline_stage_5_1_Twiddle_im2_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_5_Pipeline_stage_5_1_Twiddle_re1_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_5_Pipeline_stage_5_1_Twiddle_re1_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_5_Pipeline_stage_5_2.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_6.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_6_In_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_6_OutBuff_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_6_Pipeline_stage_6_0.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_6_Pipeline_stage_6_1.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_6_Pipeline_stage_6_1_Twiddle_im4_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_6_Pipeline_stage_6_1_Twiddle_im4_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_6_Pipeline_stage_6_1_Twiddle_re3_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_6_Pipeline_stage_6_1_Twiddle_re3_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_6_Pipeline_stage_6_2.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_7.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_7_In_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_7_OutBuff_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_7_Pipeline_stage_7_0.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_7_Pipeline_stage_7_1.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_7_Pipeline_stage_7_1_Twiddle_im6_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_7_Pipeline_stage_7_1_Twiddle_im6_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_7_Pipeline_stage_7_1_Twiddle_re5_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_7_Pipeline_stage_7_1_Twiddle_re5_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_7_Pipeline_stage_7_2.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_8.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_8_In_re_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_8_OutBuff_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_8_Pipeline_stage_8_0.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_8_Pipeline_stage_8_1.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_8_Pipeline_stage_8_1_Twiddle_im8_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_8_Pipeline_stage_8_1_Twiddle_im8_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_8_Pipeline_stage_8_1_Twiddle_re7_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_8_Pipeline_stage_8_1_Twiddle_re7_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_8_Pipeline_stage_8_2.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_9.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_9_In_re_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_9_OutBuff_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_9_Pipeline_stage_9_0.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_9_Pipeline_stage_9_1.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_9_Pipeline_stage_9_1_Twiddle_im10_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_9_Pipeline_stage_9_1_Twiddle_im10_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_9_Pipeline_stage_9_1_Twiddle_re9_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_9_Pipeline_stage_9_1_Twiddle_re9_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_9_Pipeline_stage_9_2.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_fifo_w32_d2_S.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_fifo_w64_d1024_A.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_fifo_w64_d13_S.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_flow_control_loop_pipe_sequential_init.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_fmul_32ns_32ns_32_4_max_dsp_1.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_fsub_32ns_32ns_32_5_full_dsp_1.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_gmem_m_axi.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_hls_deadlock_detection_unit.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_hls_deadlock_detector.vh filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_hls_deadlock_report_unit.vh filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_load_nfft_value.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_load_nfft_value_BufferIN_V_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_load_nfft_value_Pipeline_VITIS_LOOP_121_2.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_load_nfft_value_Pipeline_VITIS_LOOP_126_3.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_mux_21_64_1_1.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_retrieve_nfft_value.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_retrieve_nfft_value_Pipeline_retrieve_counter_retrieve_total.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_start_for_fft_stage_10_U0.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_start_for_fft_stage_1_U0.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_start_for_fft_stage_2_U0.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_start_for_fft_stage_3_U0.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_start_for_fft_stage_4_U0.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_start_for_fft_stage_5_U0.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_start_for_fft_stage_6_U0.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_start_for_fft_stage_7_U0.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_start_for_fft_stage_8_U0.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_start_for_fft_stage_9_U0.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/verilog/fft_HW_start_for_retrieve_nfft_value_U0.v filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/vhdl/fft_HW.vhd filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/vhdl/fft_HW_Top_DataFlox.vhd filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/vhdl/fft_HW_control_s_axi.vhd filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/vhdl/fft_HW_entry_proc.vhd filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/vhdl/fft_HW_fadd_32ns_32ns_32_5_full_dsp_1.vhd filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/vhdl/fft_HW_faddfsub_32ns_32ns_32_5_full_dsp_1.vhd filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_1.vhd filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_10.vhd filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_10_In_re_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_10_Pipeline_stage_10_0.vhd filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_10_Pipeline_stage_10_1.vhd filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_10_Pipeline_stage_10_1_Twiddle_im12_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_10_Pipeline_stage_10_1_Twiddle_re11_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_10_Pipeline_stage_10_2.vhd filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_1_Pipeline_stage_1_counter_stage_1_total.vhd filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_2.vhd filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_2_In_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_2_OutBuff_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_2_Pipeline_stage_2_0.vhd filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_2_Pipeline_stage_2_1.vhd filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_2_Pipeline_stage_2_1_Twiddle_im_12_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_2_Pipeline_stage_2_1_Twiddle_re_11_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_2_Pipeline_stage_2_2.vhd filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_3.vhd filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_3_In_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_3_OutBuff_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_3_Pipeline_stage_3_0.vhd filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_3_Pipeline_stage_3_1.vhd filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_3_Pipeline_stage_3_1_Twiddle_im_1_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_3_Pipeline_stage_3_1_Twiddle_re_1_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_3_Pipeline_stage_3_2.vhd filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_4.vhd filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_4_In_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_4_OutBuff_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_4_Pipeline_stage_4_0.vhd filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_4_Pipeline_stage_4_1.vhd filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_4_Pipeline_stage_4_1_Twiddle_im_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_4_Pipeline_stage_4_1_Twiddle_re_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_4_Pipeline_stage_4_2.vhd filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_5.vhd filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_5_In_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_5_OutBuff_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_5_Pipeline_stage_5_0.vhd filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_5_Pipeline_stage_5_1.vhd filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_5_Pipeline_stage_5_1_Twiddle_im2_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_5_Pipeline_stage_5_1_Twiddle_re1_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_5_Pipeline_stage_5_2.vhd filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_6.vhd filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_6_In_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_6_OutBuff_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_6_Pipeline_stage_6_0.vhd filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_6_Pipeline_stage_6_1.vhd filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_6_Pipeline_stage_6_1_Twiddle_im4_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_6_Pipeline_stage_6_1_Twiddle_re3_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_6_Pipeline_stage_6_2.vhd filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_7.vhd filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_7_In_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_7_OutBuff_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_7_Pipeline_stage_7_0.vhd filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_7_Pipeline_stage_7_1.vhd filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_7_Pipeline_stage_7_1_Twiddle_im6_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_7_Pipeline_stage_7_1_Twiddle_re5_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_7_Pipeline_stage_7_2.vhd filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_8.vhd filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_8_In_re_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_8_OutBuff_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_8_Pipeline_stage_8_0.vhd filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_8_Pipeline_stage_8_1.vhd filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_8_Pipeline_stage_8_1_Twiddle_im8_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_8_Pipeline_stage_8_1_Twiddle_re7_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_8_Pipeline_stage_8_2.vhd filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_9.vhd filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_9_In_re_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_9_OutBuff_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_9_Pipeline_stage_9_0.vhd filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_9_Pipeline_stage_9_1.vhd filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_9_Pipeline_stage_9_1_Twiddle_im10_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_9_Pipeline_stage_9_1_Twiddle_re9_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_9_Pipeline_stage_9_2.vhd filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/vhdl/fft_HW_fifo_w32_d2_S.vhd filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/vhdl/fft_HW_fifo_w64_d1024_A.vhd filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/vhdl/fft_HW_fifo_w64_d13_S.vhd filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/vhdl/fft_HW_flow_control_loop_pipe_sequential_init.vhd filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/vhdl/fft_HW_fmul_32ns_32ns_32_4_max_dsp_1.vhd filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/vhdl/fft_HW_fsub_32ns_32ns_32_5_full_dsp_1.vhd filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/vhdl/fft_HW_gmem_m_axi.vhd filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/vhdl/fft_HW_load_nfft_value.vhd filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/vhdl/fft_HW_load_nfft_value_BufferIN_V_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/vhdl/fft_HW_load_nfft_value_Pipeline_VITIS_LOOP_121_2.vhd filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/vhdl/fft_HW_load_nfft_value_Pipeline_VITIS_LOOP_126_3.vhd filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/vhdl/fft_HW_mux_21_64_1_1.vhd filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/vhdl/fft_HW_retrieve_nfft_value.vhd filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/vhdl/fft_HW_retrieve_nfft_value_Pipeline_retrieve_counter_retrieve_total.vhd filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/vhdl/fft_HW_start_for_fft_stage_10_U0.vhd filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/vhdl/fft_HW_start_for_fft_stage_1_U0.vhd filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/vhdl/fft_HW_start_for_fft_stage_2_U0.vhd filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/vhdl/fft_HW_start_for_fft_stage_3_U0.vhd filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/vhdl/fft_HW_start_for_fft_stage_4_U0.vhd filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/vhdl/fft_HW_start_for_fft_stage_5_U0.vhd filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/vhdl/fft_HW_start_for_fft_stage_6_U0.vhd filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/vhdl/fft_HW_start_for_fft_stage_7_U0.vhd filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/vhdl/fft_HW_start_for_fft_stage_8_U0.vhd filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/vhdl/fft_HW_start_for_fft_stage_9_U0.vhd filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/hdl/vhdl/fft_HW_start_for_retrieve_nfft_value_U0.vhd filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/misc/logo.png filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT2/xgui/fft_HW_v1_0.tcl filter=lfs diff=lfs merge=lfs -text
/sol6/data_bin/data.txz filter=lfs diff=lfs merge=lfs -text
/sol6/radioastro_SW_power_ranger/Makefile filter=lfs diff=lfs merge=lfs -text
/sol6/radioastro_SW_power_ranger/plot_profiles.py filter=lfs diff=lfs merge=lfs -text
/sol6/radioastro_SW_power_ranger/run_all.sh filter=lfs diff=lfs merge=lfs -text
/sol6/radioastro_SW_power_ranger/src/CAccelProxy.cpp filter=lfs diff=lfs merge=lfs -text
/sol6/radioastro_SW_power_ranger/src/CAccelProxy.hpp filter=lfs diff=lfs merge=lfs -text
/sol6/radioastro_SW_power_ranger/src/CFFTDriver.cpp filter=lfs diff=lfs merge=lfs -text
/sol6/radioastro_SW_power_ranger/src/CFFTDriver.hpp filter=lfs diff=lfs merge=lfs -text
/sol6/radioastro_SW_power_ranger/src/CXADCProxy.cpp filter=lfs diff=lfs merge=lfs -text
/sol6/radioastro_SW_power_ranger/src/CXADCProxy.hpp filter=lfs diff=lfs merge=lfs -text
/sol6/radioastro_SW_power_ranger/src/fxp_utils.h filter=lfs diff=lfs merge=lfs -text
/sol6/radioastro_SW_power_ranger/src/radioastro.cpp filter=lfs diff=lfs merge=lfs -text
/sol6/radioastro_SW_power_ranger/src/signal_processing.cpp filter=lfs diff=lfs merge=lfs -text
/sol6/radioastro_SW_power_ranger/src/signal_processing.h filter=lfs diff=lfs merge=lfs -text
/sol6/radioastro_SW_power_ranger/src/utils.cpp filter=lfs diff=lfs merge=lfs -text
/sol6/radioastro_SW_power_ranger/src/utils.h filter=lfs diff=lfs merge=lfs -text
/sol6/sol5.bit filter=lfs diff=lfs merge=lfs -text
/sol6/sol5.hwh filter=lfs diff=lfs merge=lfs -text
/sol5/sol5.tcl filter=lfs diff=lfs merge=lfs -text
/sol6/sol6.bit filter=lfs diff=lfs merge=lfs -text
/sol6/sol6.hwh filter=lfs diff=lfs merge=lfs -text
/sol6/sol6.tcl filter=lfs diff=lfs merge=lfs -text
/sol7/HLS/FFT_HW.cpp filter=lfs diff=lfs merge=lfs -text
/sol7/HLS/FFT_HW.h filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2.zip filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/component.xml filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/constraints/fft_HW_ooc.xdc filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/doc/ReleaseNotes.txt filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/drivers/fft_HW_v1_0/data/fft_HW.mdd filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/drivers/fft_HW_v1_0/data/fft_HW.tcl filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/drivers/fft_HW_v1_0/src/Makefile filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/drivers/fft_HW_v1_0/src/xfft_hw.c filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/drivers/fft_HW_v1_0/src/xfft_hw.h filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/drivers/fft_HW_v1_0/src/xfft_hw_hw.h filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/drivers/fft_HW_v1_0/src/xfft_hw_linux.c filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/drivers/fft_HW_v1_0/src/xfft_hw_sinit.c filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/ip/fft_HW_fadd_32ns_32ns_32_5_full_dsp_1_ip.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/ip/fft_HW_faddfsub_32ns_32ns_32_5_full_dsp_1_ip.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/ip/fft_HW_fmul_32ns_32ns_32_4_max_dsp_1_ip.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/ip/fft_HW_fsub_32ns_32ns_32_5_full_dsp_1_ip.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_Top_DataFlox.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_control_s_axi.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_entry_proc.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_fadd_32ns_32ns_32_5_full_dsp_1.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_faddfsub_32ns_32ns_32_5_full_dsp_1.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_1.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_10.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_10_In_re_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_10_Pipeline_stage_10_0.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_10_Pipeline_stage_10_1.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_10_Pipeline_stage_10_1_Twiddle_im12_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_10_Pipeline_stage_10_1_Twiddle_im12_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_10_Pipeline_stage_10_1_Twiddle_re11_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_10_Pipeline_stage_10_1_Twiddle_re11_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_10_Pipeline_stage_10_2.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_1_Pipeline_stage_1_counter_stage_1_total.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_2.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_2_In_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_2_OutBuff_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_2_Pipeline_stage_2_0.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_2_Pipeline_stage_2_1.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_2_Pipeline_stage_2_1_Twiddle_im_12_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_2_Pipeline_stage_2_1_Twiddle_re_11_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_2_Pipeline_stage_2_2.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_3.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_3_In_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_3_OutBuff_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_3_Pipeline_stage_3_0.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_3_Pipeline_stage_3_1.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_3_Pipeline_stage_3_1_Twiddle_im_1_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_3_Pipeline_stage_3_1_Twiddle_re_1_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_3_Pipeline_stage_3_2.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_4.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_4_In_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_4_OutBuff_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_4_Pipeline_stage_4_0.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_4_Pipeline_stage_4_1.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_4_Pipeline_stage_4_1_Twiddle_im_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_4_Pipeline_stage_4_1_Twiddle_re_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_4_Pipeline_stage_4_2.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_5.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_5_In_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_5_OutBuff_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_5_Pipeline_stage_5_0.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_5_Pipeline_stage_5_1.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_5_Pipeline_stage_5_1_Twiddle_im2_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_5_Pipeline_stage_5_1_Twiddle_im2_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_5_Pipeline_stage_5_1_Twiddle_re1_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_5_Pipeline_stage_5_1_Twiddle_re1_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_5_Pipeline_stage_5_2.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_6.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_6_In_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_6_OutBuff_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_6_Pipeline_stage_6_0.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_6_Pipeline_stage_6_1.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_6_Pipeline_stage_6_1_Twiddle_im4_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_6_Pipeline_stage_6_1_Twiddle_im4_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_6_Pipeline_stage_6_1_Twiddle_re3_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_6_Pipeline_stage_6_1_Twiddle_re3_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_6_Pipeline_stage_6_2.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_7.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_7_In_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_7_OutBuff_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_7_Pipeline_stage_7_0.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_7_Pipeline_stage_7_1.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_7_Pipeline_stage_7_1_Twiddle_im6_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_7_Pipeline_stage_7_1_Twiddle_im6_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_7_Pipeline_stage_7_1_Twiddle_re5_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_7_Pipeline_stage_7_1_Twiddle_re5_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_7_Pipeline_stage_7_2.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_8.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_8_In_re_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_8_OutBuff_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_8_Pipeline_stage_8_0.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_8_Pipeline_stage_8_1.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_8_Pipeline_stage_8_1_Twiddle_im8_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_8_Pipeline_stage_8_1_Twiddle_im8_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_8_Pipeline_stage_8_1_Twiddle_re7_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_8_Pipeline_stage_8_1_Twiddle_re7_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_8_Pipeline_stage_8_2.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_9.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_9_In_re_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_9_OutBuff_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_9_Pipeline_stage_9_0.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_9_Pipeline_stage_9_1.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_9_Pipeline_stage_9_1_Twiddle_im10_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_9_Pipeline_stage_9_1_Twiddle_im10_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_9_Pipeline_stage_9_1_Twiddle_re9_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_9_Pipeline_stage_9_1_Twiddle_re9_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_fft_stage_9_Pipeline_stage_9_2.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_fifo_w32_d2_S.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_fifo_w64_d1024_A.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_fifo_w64_d13_S.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_flow_control_loop_pipe_sequential_init.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_fmul_32ns_32ns_32_4_max_dsp_1.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_fsub_32ns_32ns_32_5_full_dsp_1.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_gmem_m_axi.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_hls_deadlock_detection_unit.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_hls_deadlock_detector.vh filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_hls_deadlock_report_unit.vh filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_load_nfft_value.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_load_nfft_value_BufferIN_V_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_load_nfft_value_Pipeline_VITIS_LOOP_121_2.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_load_nfft_value_Pipeline_VITIS_LOOP_126_3.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_mux_21_64_1_1.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_retrieve_nfft_value.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_retrieve_nfft_value_Pipeline_retrieve_counter_retrieve_total.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_start_for_fft_stage_10_U0.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_start_for_fft_stage_1_U0.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_start_for_fft_stage_2_U0.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_start_for_fft_stage_3_U0.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_start_for_fft_stage_4_U0.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_start_for_fft_stage_5_U0.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_start_for_fft_stage_6_U0.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_start_for_fft_stage_7_U0.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_start_for_fft_stage_8_U0.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_start_for_fft_stage_9_U0.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/verilog/fft_HW_start_for_retrieve_nfft_value_U0.v filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/vhdl/fft_HW.vhd filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/vhdl/fft_HW_Top_DataFlox.vhd filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/vhdl/fft_HW_control_s_axi.vhd filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/vhdl/fft_HW_entry_proc.vhd filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/vhdl/fft_HW_fadd_32ns_32ns_32_5_full_dsp_1.vhd filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/vhdl/fft_HW_faddfsub_32ns_32ns_32_5_full_dsp_1.vhd filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_1.vhd filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_10.vhd filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_10_In_re_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_10_Pipeline_stage_10_0.vhd filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_10_Pipeline_stage_10_1.vhd filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_10_Pipeline_stage_10_1_Twiddle_im12_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_10_Pipeline_stage_10_1_Twiddle_re11_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_10_Pipeline_stage_10_2.vhd filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_1_Pipeline_stage_1_counter_stage_1_total.vhd filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_2.vhd filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_2_In_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_2_OutBuff_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_2_Pipeline_stage_2_0.vhd filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_2_Pipeline_stage_2_1.vhd filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_2_Pipeline_stage_2_1_Twiddle_im_12_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_2_Pipeline_stage_2_1_Twiddle_re_11_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_2_Pipeline_stage_2_2.vhd filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_3.vhd filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_3_In_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_3_OutBuff_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_3_Pipeline_stage_3_0.vhd filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_3_Pipeline_stage_3_1.vhd filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_3_Pipeline_stage_3_1_Twiddle_im_1_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_3_Pipeline_stage_3_1_Twiddle_re_1_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_3_Pipeline_stage_3_2.vhd filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_4.vhd filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_4_In_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_4_OutBuff_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_4_Pipeline_stage_4_0.vhd filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_4_Pipeline_stage_4_1.vhd filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_4_Pipeline_stage_4_1_Twiddle_im_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_4_Pipeline_stage_4_1_Twiddle_re_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_4_Pipeline_stage_4_2.vhd filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_5.vhd filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_5_In_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_5_OutBuff_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_5_Pipeline_stage_5_0.vhd filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_5_Pipeline_stage_5_1.vhd filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_5_Pipeline_stage_5_1_Twiddle_im2_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_5_Pipeline_stage_5_1_Twiddle_re1_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_5_Pipeline_stage_5_2.vhd filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_6.vhd filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_6_In_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_6_OutBuff_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_6_Pipeline_stage_6_0.vhd filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_6_Pipeline_stage_6_1.vhd filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_6_Pipeline_stage_6_1_Twiddle_im4_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_6_Pipeline_stage_6_1_Twiddle_re3_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_6_Pipeline_stage_6_2.vhd filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_7.vhd filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_7_In_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_7_OutBuff_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_7_Pipeline_stage_7_0.vhd filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_7_Pipeline_stage_7_1.vhd filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_7_Pipeline_stage_7_1_Twiddle_im6_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_7_Pipeline_stage_7_1_Twiddle_re5_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_7_Pipeline_stage_7_2.vhd filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_8.vhd filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_8_In_re_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_8_OutBuff_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_8_Pipeline_stage_8_0.vhd filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_8_Pipeline_stage_8_1.vhd filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_8_Pipeline_stage_8_1_Twiddle_im8_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_8_Pipeline_stage_8_1_Twiddle_re7_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_8_Pipeline_stage_8_2.vhd filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_9.vhd filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_9_In_re_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_9_OutBuff_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_9_Pipeline_stage_9_0.vhd filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_9_Pipeline_stage_9_1.vhd filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_9_Pipeline_stage_9_1_Twiddle_im10_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_9_Pipeline_stage_9_1_Twiddle_re9_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/vhdl/fft_HW_fft_stage_9_Pipeline_stage_9_2.vhd filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/vhdl/fft_HW_fifo_w32_d2_S.vhd filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/vhdl/fft_HW_fifo_w64_d1024_A.vhd filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/vhdl/fft_HW_fifo_w64_d13_S.vhd filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/vhdl/fft_HW_flow_control_loop_pipe_sequential_init.vhd filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/vhdl/fft_HW_fmul_32ns_32ns_32_4_max_dsp_1.vhd filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/vhdl/fft_HW_fsub_32ns_32ns_32_5_full_dsp_1.vhd filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/vhdl/fft_HW_gmem_m_axi.vhd filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/vhdl/fft_HW_load_nfft_value.vhd filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/vhdl/fft_HW_load_nfft_value_BufferIN_V_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/vhdl/fft_HW_load_nfft_value_Pipeline_VITIS_LOOP_121_2.vhd filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/vhdl/fft_HW_load_nfft_value_Pipeline_VITIS_LOOP_126_3.vhd filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/vhdl/fft_HW_mux_21_64_1_1.vhd filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/vhdl/fft_HW_retrieve_nfft_value.vhd filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/vhdl/fft_HW_retrieve_nfft_value_Pipeline_retrieve_counter_retrieve_total.vhd filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/vhdl/fft_HW_start_for_fft_stage_10_U0.vhd filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/vhdl/fft_HW_start_for_fft_stage_1_U0.vhd filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/vhdl/fft_HW_start_for_fft_stage_2_U0.vhd filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/vhdl/fft_HW_start_for_fft_stage_3_U0.vhd filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/vhdl/fft_HW_start_for_fft_stage_4_U0.vhd filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/vhdl/fft_HW_start_for_fft_stage_5_U0.vhd filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/vhdl/fft_HW_start_for_fft_stage_6_U0.vhd filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/vhdl/fft_HW_start_for_fft_stage_7_U0.vhd filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/vhdl/fft_HW_start_for_fft_stage_8_U0.vhd filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/vhdl/fft_HW_start_for_fft_stage_9_U0.vhd filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/hdl/vhdl/fft_HW_start_for_retrieve_nfft_value_U0.vhd filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/misc/logo.png filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT2/xgui/fft_HW_v1_0.tcl filter=lfs diff=lfs merge=lfs -text
/sol7/data_bin/data.txz filter=lfs diff=lfs merge=lfs -text
/sol7/radioastro_SW_power_ranger/Makefile filter=lfs diff=lfs merge=lfs -text
/sol7/radioastro_SW_power_ranger/plot_profiles.py filter=lfs diff=lfs merge=lfs -text
/sol7/radioastro_SW_power_ranger/run_all.sh filter=lfs diff=lfs merge=lfs -text
/sol7/radioastro_SW_power_ranger/src/CAccelProxy.cpp filter=lfs diff=lfs merge=lfs -text
/sol7/radioastro_SW_power_ranger/src/CAccelProxy.hpp filter=lfs diff=lfs merge=lfs -text
/sol7/radioastro_SW_power_ranger/src/CFFTDriver.cpp filter=lfs diff=lfs merge=lfs -text
/sol7/radioastro_SW_power_ranger/src/CFFTDriver.hpp filter=lfs diff=lfs merge=lfs -text
/sol7/radioastro_SW_power_ranger/src/CXADCProxy.cpp filter=lfs diff=lfs merge=lfs -text
/sol7/radioastro_SW_power_ranger/src/CXADCProxy.hpp filter=lfs diff=lfs merge=lfs -text
/sol7/radioastro_SW_power_ranger/src/fxp_utils.h filter=lfs diff=lfs merge=lfs -text
/sol7/radioastro_SW_power_ranger/src/radioastro.cpp filter=lfs diff=lfs merge=lfs -text
/sol7/radioastro_SW_power_ranger/src/signal_processing.cpp filter=lfs diff=lfs merge=lfs -text
/sol7/radioastro_SW_power_ranger/src/signal_processing.h filter=lfs diff=lfs merge=lfs -text
/sol7/radioastro_SW_power_ranger/src/utils.cpp filter=lfs diff=lfs merge=lfs -text
/sol7/radioastro_SW_power_ranger/src/utils.h filter=lfs diff=lfs merge=lfs -text
/sol7/sol6.bit filter=lfs diff=lfs merge=lfs -text
/sol7/sol6.hwh filter=lfs diff=lfs merge=lfs -text
/sol7/sol6.tcl filter=lfs diff=lfs merge=lfs -text
/sol4/HLS/FFT_HW.cpp filter=lfs diff=lfs merge=lfs -text
/sol4/HLS/FFT_HW.h filter=lfs diff=lfs merge=lfs -text
/sol4/IP-catalog/FFT1.zip filter=lfs diff=lfs merge=lfs -text
/sol4/data_bin/data.txz filter=lfs diff=lfs merge=lfs -text
/sol4/project_1_def_val.txt filter=lfs diff=lfs merge=lfs -text
/sol4/project_1_dump.txt filter=lfs diff=lfs merge=lfs -text
/sol4/radioastro_SW_power_ranger/Makefile filter=lfs diff=lfs merge=lfs -text
/sol4/radioastro_SW_power_ranger/plot_profiles.py filter=lfs diff=lfs merge=lfs -text
/sol4/radioastro_SW_power_ranger/run_all.sh filter=lfs diff=lfs merge=lfs -text
/sol4/radioastro_SW_power_ranger/src/CAccelProxy.cpp filter=lfs diff=lfs merge=lfs -text
/sol4/radioastro_SW_power_ranger/src/CAccelProxy.hpp filter=lfs diff=lfs merge=lfs -text
/sol4/radioastro_SW_power_ranger/src/CFFTDriver.cpp filter=lfs diff=lfs merge=lfs -text
/sol4/radioastro_SW_power_ranger/src/CFFTDriver.hpp filter=lfs diff=lfs merge=lfs -text
/sol4/radioastro_SW_power_ranger/src/CXADCProxy.cpp filter=lfs diff=lfs merge=lfs -text
/sol4/radioastro_SW_power_ranger/src/CXADCProxy.hpp filter=lfs diff=lfs merge=lfs -text
/sol4/radioastro_SW_power_ranger/src/fxp_utils.h filter=lfs diff=lfs merge=lfs -text
/sol4/radioastro_SW_power_ranger/src/radioastro.cpp filter=lfs diff=lfs merge=lfs -text
/sol4/radioastro_SW_power_ranger/src/signal_processing.cpp filter=lfs diff=lfs merge=lfs -text
/sol4/radioastro_SW_power_ranger/src/signal_processing.h filter=lfs diff=lfs merge=lfs -text
/sol4/radioastro_SW_power_ranger/src/utils.cpp filter=lfs diff=lfs merge=lfs -text
/sol4/radioastro_SW_power_ranger/src/utils.h filter=lfs diff=lfs merge=lfs -text
/sol4/sol4.bit filter=lfs diff=lfs merge=lfs -text
/sol4/sol4.hwh filter=lfs diff=lfs merge=lfs -text
/sol4/sol4.tcl filter=lfs diff=lfs merge=lfs -text
/sol7/IP-catalog/FFT1.zip filter=lfs diff=lfs merge=lfs -text
/sol7/project_1_def_val.txt filter=lfs diff=lfs merge=lfs -text
/sol7/project_1_dump.txt filter=lfs diff=lfs merge=lfs -text
/sol7/sol4.bit filter=lfs diff=lfs merge=lfs -text
/sol7/sol4.hwh filter=lfs diff=lfs merge=lfs -text
/sol7/sol4.tcl filter=lfs diff=lfs merge=lfs -text
/sol8/HLS/FFT_HW.cpp filter=lfs diff=lfs merge=lfs -text
/sol8/HLS/FFT_HW.h filter=lfs diff=lfs merge=lfs -text
/sol8/IP-catalog/FFT2.zip filter=lfs diff=lfs merge=lfs -text
/sol8/data_bin/data.txz filter=lfs diff=lfs merge=lfs -text
/sol8/radioastro_SW_power_ranger/Makefile filter=lfs diff=lfs merge=lfs -text
/sol8/radioastro_SW_power_ranger/plot_profiles.py filter=lfs diff=lfs merge=lfs -text
/sol8/radioastro_SW_power_ranger/run_all.sh filter=lfs diff=lfs merge=lfs -text
/sol8/radioastro_SW_power_ranger/src/CAccelProxy.cpp filter=lfs diff=lfs merge=lfs -text
/sol8/radioastro_SW_power_ranger/src/CAccelProxy.hpp filter=lfs diff=lfs merge=lfs -text
/sol8/radioastro_SW_power_ranger/src/CFFTDriver.cpp filter=lfs diff=lfs merge=lfs -text
/sol8/radioastro_SW_power_ranger/src/CFFTDriver.hpp filter=lfs diff=lfs merge=lfs -text
/sol8/radioastro_SW_power_ranger/src/CXADCProxy.cpp filter=lfs diff=lfs merge=lfs -text
/sol8/radioastro_SW_power_ranger/src/CXADCProxy.hpp filter=lfs diff=lfs merge=lfs -text
/sol8/radioastro_SW_power_ranger/src/fxp_utils.h filter=lfs diff=lfs merge=lfs -text
/sol8/radioastro_SW_power_ranger/src/radioastro.cpp filter=lfs diff=lfs merge=lfs -text
/sol8/radioastro_SW_power_ranger/src/signal_processing.cpp filter=lfs diff=lfs merge=lfs -text
/sol8/radioastro_SW_power_ranger/src/signal_processing.h filter=lfs diff=lfs merge=lfs -text
/sol8/radioastro_SW_power_ranger/src/utils.cpp filter=lfs diff=lfs merge=lfs -text
/sol8/radioastro_SW_power_ranger/src/utils.h filter=lfs diff=lfs merge=lfs -text
/sol8/sol6.bit filter=lfs diff=lfs merge=lfs -text
/sol8/sol6.hwh filter=lfs diff=lfs merge=lfs -text
/sol8/sol6.tcl filter=lfs diff=lfs merge=lfs -text
/sol7/sol7.bit filter=lfs diff=lfs merge=lfs -text
/sol7/sol7.hwh filter=lfs diff=lfs merge=lfs -text
/sol7/sol7.tcl filter=lfs diff=lfs merge=lfs -text
/sol5/programOverlay.py filter=lfs diff=lfs merge=lfs -text
/sol6/programOverlay.py filter=lfs diff=lfs merge=lfs -text
/sol7/programOverlay.py filter=lfs diff=lfs merge=lfs -text
/sol8/programOverlay.py filter=lfs diff=lfs merge=lfs -text
/sol4/programOverlay.py filter=lfs diff=lfs merge=lfs -text
/sol6/IP-catalog/FFT1.zip filter=lfs diff=lfs merge=lfs -text
/sol6/project_1_def_val.txt filter=lfs diff=lfs merge=lfs -text
/sol6/project_1_dump.txt filter=lfs diff=lfs merge=lfs -text
/sol6/sol4.bit filter=lfs diff=lfs merge=lfs -text
/sol6/sol4.hwh filter=lfs diff=lfs merge=lfs -text
/sol6/sol4.tcl filter=lfs diff=lfs merge=lfs -text
/sol8/sol8.bit filter=lfs diff=lfs merge=lfs -text
/sol8/sol8.hwh filter=lfs diff=lfs merge=lfs -text
/sol8/sol8.tcl filter=lfs diff=lfs merge=lfs -text
/sol5/radioastro_SW_power_ranger/metrics.csv filter=lfs diff=lfs merge=lfs -text
/sol7/radioastro_SW_power_ranger/metrics.csv filter=lfs diff=lfs merge=lfs -text
/sol9/HLS/FFT_HW.cpp filter=lfs diff=lfs merge=lfs -text
/sol9/HLS/FFT_HW.h filter=lfs diff=lfs merge=lfs -text
/sol9/IP-catalog/FFT2.zip filter=lfs diff=lfs merge=lfs -text
/sol9/data_bin/data.txz filter=lfs diff=lfs merge=lfs -text
/sol9/programOverlay.py filter=lfs diff=lfs merge=lfs -text
/sol9/radioastro_SW_power_ranger/Makefile filter=lfs diff=lfs merge=lfs -text
/sol9/radioastro_SW_power_ranger/plot_profiles.py filter=lfs diff=lfs merge=lfs -text
/sol9/radioastro_SW_power_ranger/run_all.sh filter=lfs diff=lfs merge=lfs -text
/sol9/radioastro_SW_power_ranger/src/CAccelProxy.cpp filter=lfs diff=lfs merge=lfs -text
/sol9/radioastro_SW_power_ranger/src/CAccelProxy.hpp filter=lfs diff=lfs merge=lfs -text
/sol9/radioastro_SW_power_ranger/src/CFFTDriver.cpp filter=lfs diff=lfs merge=lfs -text
/sol9/radioastro_SW_power_ranger/src/CFFTDriver.hpp filter=lfs diff=lfs merge=lfs -text
/sol9/radioastro_SW_power_ranger/src/CXADCProxy.cpp filter=lfs diff=lfs merge=lfs -text
/sol9/radioastro_SW_power_ranger/src/CXADCProxy.hpp filter=lfs diff=lfs merge=lfs -text
/sol9/radioastro_SW_power_ranger/src/fxp_utils.h filter=lfs diff=lfs merge=lfs -text
/sol9/radioastro_SW_power_ranger/src/radioastro.cpp filter=lfs diff=lfs merge=lfs -text
/sol9/radioastro_SW_power_ranger/src/signal_processing.cpp filter=lfs diff=lfs merge=lfs -text
/sol9/radioastro_SW_power_ranger/src/signal_processing.h filter=lfs diff=lfs merge=lfs -text
/sol9/radioastro_SW_power_ranger/src/utils.cpp filter=lfs diff=lfs merge=lfs -text
/sol9/radioastro_SW_power_ranger/src/utils.h filter=lfs diff=lfs merge=lfs -text
/sol9/sol9.bit filter=lfs diff=lfs merge=lfs -text
/sol9/sol9.hwh filter=lfs diff=lfs merge=lfs -text
/sol9/sol9.tcl filter=lfs diff=lfs merge=lfs -text
/sol4/radioastro_SW_power_ranger/metrics.csv filter=lfs diff=lfs merge=lfs -text
/sol6/radioastro_SW_power_ranger/metrics.csv filter=lfs diff=lfs merge=lfs -text
/sol4/radioastro_SW_power_ranger/sol4.png filter=lfs diff=lfs merge=lfs -text
/sol5/radioastro_SW_power_ranger/sol5.png filter=lfs diff=lfs merge=lfs -text
/sol6/radioastro_SW_power_ranger/sol6.png filter=lfs diff=lfs merge=lfs -text
/sol7/radioastro_SW_power_ranger/sol7.png filter=lfs diff=lfs merge=lfs -text
/sol10/HLS/FFT_HW.cpp filter=lfs diff=lfs merge=lfs -text
/sol10/HLS/FFT_HW.h filter=lfs diff=lfs merge=lfs -text
/sol10/IP-catalog/FFT2.zip filter=lfs diff=lfs merge=lfs -text
/sol10/data_bin/data.txz filter=lfs diff=lfs merge=lfs -text
/sol10/programOverlay.py filter=lfs diff=lfs merge=lfs -text
/sol10/radioastro_SW_power_ranger/Makefile filter=lfs diff=lfs merge=lfs -text
/sol10/radioastro_SW_power_ranger/plot_profiles.py filter=lfs diff=lfs merge=lfs -text
/sol10/radioastro_SW_power_ranger/run_all.sh filter=lfs diff=lfs merge=lfs -text
/sol10/radioastro_SW_power_ranger/src/CAccelProxy.cpp filter=lfs diff=lfs merge=lfs -text
/sol10/radioastro_SW_power_ranger/src/CAccelProxy.hpp filter=lfs diff=lfs merge=lfs -text
/sol10/radioastro_SW_power_ranger/src/CFFTDriver.cpp filter=lfs diff=lfs merge=lfs -text
/sol10/radioastro_SW_power_ranger/src/CFFTDriver.hpp filter=lfs diff=lfs merge=lfs -text
/sol10/radioastro_SW_power_ranger/src/CXADCProxy.cpp filter=lfs diff=lfs merge=lfs -text
/sol10/radioastro_SW_power_ranger/src/CXADCProxy.hpp filter=lfs diff=lfs merge=lfs -text
/sol10/radioastro_SW_power_ranger/src/fxp_utils.h filter=lfs diff=lfs merge=lfs -text
/sol10/radioastro_SW_power_ranger/src/radioastro.cpp filter=lfs diff=lfs merge=lfs -text
/sol10/radioastro_SW_power_ranger/src/signal_processing.cpp filter=lfs diff=lfs merge=lfs -text
/sol10/radioastro_SW_power_ranger/src/signal_processing.h filter=lfs diff=lfs merge=lfs -text
/sol10/radioastro_SW_power_ranger/src/utils.cpp filter=lfs diff=lfs merge=lfs -text
/sol10/radioastro_SW_power_ranger/src/utils.h filter=lfs diff=lfs merge=lfs -text
/Pipeline.bit filter=lfs diff=lfs merge=lfs -text
/Pipeline.hwh filter=lfs diff=lfs merge=lfs -text
/sol8/HLS/Testbench.cpp filter=lfs diff=lfs merge=lfs -text
/sol8/IP-catalog/Pipeline.zip filter=lfs diff=lfs merge=lfs -text
/sol8/sol10.bit filter=lfs diff=lfs merge=lfs -text
/sol8/sol10.hwh filter=lfs diff=lfs merge=lfs -text
/sol9/HLS/Testbench.cpp filter=lfs diff=lfs merge=lfs -text
/sol9/IP-catalog/Pipeline.zip filter=lfs diff=lfs merge=lfs -text
/sol10/HLS/Testbench.cpp filter=lfs diff=lfs merge=lfs -text
/sol10/IP-catalog/Pipeline.zip filter=lfs diff=lfs merge=lfs -text
/sol10/sol10.bit filter=lfs diff=lfs merge=lfs -text
/sol10/sol10.hwh filter=lfs diff=lfs merge=lfs -text
/sol11/HLS/FFT_HW.cpp filter=lfs diff=lfs merge=lfs -text
/sol11/HLS/FFT_HW.h filter=lfs diff=lfs merge=lfs -text
/sol11/HLS/Testbench.cpp filter=lfs diff=lfs merge=lfs -text
/sol11/IP-catalog/Pipeline.zip filter=lfs diff=lfs merge=lfs -text
/sol11/data_bin/data.txz filter=lfs diff=lfs merge=lfs -text
/sol11/programOverlay.py filter=lfs diff=lfs merge=lfs -text
/sol11/radioastro_SW_power_ranger/Makefile filter=lfs diff=lfs merge=lfs -text
/sol11/radioastro_SW_power_ranger/plot_profiles.py filter=lfs diff=lfs merge=lfs -text
/sol11/radioastro_SW_power_ranger/run_all.sh filter=lfs diff=lfs merge=lfs -text
/sol11/radioastro_SW_power_ranger/src/CAccelProxy.cpp filter=lfs diff=lfs merge=lfs -text
/sol11/radioastro_SW_power_ranger/src/CAccelProxy.hpp filter=lfs diff=lfs merge=lfs -text
/sol11/radioastro_SW_power_ranger/src/CFFTDriver.cpp filter=lfs diff=lfs merge=lfs -text
/sol11/radioastro_SW_power_ranger/src/CFFTDriver.hpp filter=lfs diff=lfs merge=lfs -text
/sol11/radioastro_SW_power_ranger/src/CXADCProxy.cpp filter=lfs diff=lfs merge=lfs -text
/sol11/radioastro_SW_power_ranger/src/CXADCProxy.hpp filter=lfs diff=lfs merge=lfs -text
/sol11/radioastro_SW_power_ranger/src/fxp_utils.h filter=lfs diff=lfs merge=lfs -text
/sol11/radioastro_SW_power_ranger/src/radioastro.cpp filter=lfs diff=lfs merge=lfs -text
/sol11/radioastro_SW_power_ranger/src/signal_processing.cpp filter=lfs diff=lfs merge=lfs -text
/sol11/radioastro_SW_power_ranger/src/signal_processing.h filter=lfs diff=lfs merge=lfs -text
/sol11/radioastro_SW_power_ranger/src/utils.cpp filter=lfs diff=lfs merge=lfs -text
/sol11/radioastro_SW_power_ranger/src/utils.h filter=lfs diff=lfs merge=lfs -text
/sol11/sol9.bit filter=lfs diff=lfs merge=lfs -text
/sol11/sol9.hwh filter=lfs diff=lfs merge=lfs -text
/Pipeline_cache.bit filter=lfs diff=lfs merge=lfs -text
/Pipeline_cache.hwh filter=lfs diff=lfs merge=lfs -text
/Pipeline_Nocache.bit filter=lfs diff=lfs merge=lfs -text
/Pipeline_Nocache.hwh filter=lfs diff=lfs merge=lfs -text
/sol9/IP-catalog/Sol9.zip filter=lfs diff=lfs merge=lfs -text
/sol9/Screenshot[[:space:]]from[[:space:]]2025-05-19[[:space:]]23-18-00.png filter=lfs diff=lfs merge=lfs -text
/sol12/HLS/FFT_HW.cpp filter=lfs diff=lfs merge=lfs -text
/sol12/HLS/FFT_HW.h filter=lfs diff=lfs merge=lfs -text
/sol12/HLS/Testbench.cpp filter=lfs diff=lfs merge=lfs -text
/sol12/IP-catalog/WholePipe.zip filter=lfs diff=lfs merge=lfs -text
/sol12/IP-catalog/constraints.xdc filter=lfs diff=lfs merge=lfs -text
/sol12/Screenshot[[:space:]]from[[:space:]]2025-05-20[[:space:]]00-31-26.png filter=lfs diff=lfs merge=lfs -text
/sol12/Vivado.tcl filter=lfs diff=lfs merge=lfs -text
/sol12/WholePipline.bit filter=lfs diff=lfs merge=lfs -text
/sol12/WholePipline.hwh filter=lfs diff=lfs merge=lfs -text
/sol12/data_bin/data.txz filter=lfs diff=lfs merge=lfs -text
/sol12/programOverlay.py filter=lfs diff=lfs merge=lfs -text
/sol12/radioastro_SW_power_ranger/Makefile filter=lfs diff=lfs merge=lfs -text
/sol12/radioastro_SW_power_ranger/plot_profiles.py filter=lfs diff=lfs merge=lfs -text
/sol12/radioastro_SW_power_ranger/run_all.sh filter=lfs diff=lfs merge=lfs -text
/sol12/radioastro_SW_power_ranger/src/CAccelProxy.cpp filter=lfs diff=lfs merge=lfs -text
/sol12/radioastro_SW_power_ranger/src/CAccelProxy.hpp filter=lfs diff=lfs merge=lfs -text
/sol12/radioastro_SW_power_ranger/src/CFFTDriver.cpp filter=lfs diff=lfs merge=lfs -text
/sol12/radioastro_SW_power_ranger/src/CFFTDriver.hpp filter=lfs diff=lfs merge=lfs -text
/sol12/radioastro_SW_power_ranger/src/CXADCProxy.cpp filter=lfs diff=lfs merge=lfs -text
/sol12/radioastro_SW_power_ranger/src/CXADCProxy.hpp filter=lfs diff=lfs merge=lfs -text
/sol12/radioastro_SW_power_ranger/src/fxp_utils.h filter=lfs diff=lfs merge=lfs -text
/sol12/radioastro_SW_power_ranger/src/radioastro.cpp filter=lfs diff=lfs merge=lfs -text
/sol12/radioastro_SW_power_ranger/src/signal_processing.cpp filter=lfs diff=lfs merge=lfs -text
/sol12/radioastro_SW_power_ranger/src/signal_processing.h filter=lfs diff=lfs merge=lfs -text
/sol12/radioastro_SW_power_ranger/src/utils.cpp filter=lfs diff=lfs merge=lfs -text
/sol12/radioastro_SW_power_ranger/src/utils.h filter=lfs diff=lfs merge=lfs -text
/sol11/IP-catalog/Sol11.zip filter=lfs diff=lfs merge=lfs -text
/sol11/Screenshot[[:space:]]from[[:space:]]2025-05-19[[:space:]]23-18-00.png filter=lfs diff=lfs merge=lfs -text
/sol11/sol11.bit filter=lfs diff=lfs merge=lfs -text
/sol11/sol11.hwh filter=lfs diff=lfs merge=lfs -text
/sol11/sol11.tcl filter=lfs diff=lfs merge=lfs -text
/sol10/IP-catalog/constraints.xdc filter=lfs diff=lfs merge=lfs -text
/sol10/IP-catalog/sol10.zip filter=lfs diff=lfs merge=lfs -text
/sol10/Screenshot[[:space:]]from[[:space:]]2025-05-19[[:space:]]23-55-58.png filter=lfs diff=lfs merge=lfs -text
/sol10/Vivado.tcl filter=lfs diff=lfs merge=lfs -text
/sol8/IP-catalog/constraints.xdc filter=lfs diff=lfs merge=lfs -text
/sol8/IP-catalog/sol8.zip filter=lfs diff=lfs merge=lfs -text
/sol8/Screenshot[[:space:]]from[[:space:]]2025-05-19[[:space:]]23-55-58.png filter=lfs diff=lfs merge=lfs -text
/sol8/Vivado.tcl filter=lfs diff=lfs merge=lfs -text
/sol8/radioastro_SW_power_ranger/metrics.csv filter=lfs diff=lfs merge=lfs -text
/sol9/radioastro_SW_power_ranger/metrics.csv filter=lfs diff=lfs merge=lfs -text
/sol10/radioastro_SW_power_ranger/metrics.csv filter=lfs diff=lfs merge=lfs -text
/sol10/radioastro_SW_power_ranger/src/signal_processing.cpp.save filter=lfs diff=lfs merge=lfs -text
/sol11/radioastro_SW_power_ranger/metrics.csv filter=lfs diff=lfs merge=lfs -text
/sol11/radioastro_SW_power_ranger/sol11.png filter=lfs diff=lfs merge=lfs -text
/sol8/radioastro_SW_power_ranger/sol8.png filter=lfs diff=lfs merge=lfs -text
/sol9/radioastro_SW_power_ranger/sol9.png filter=lfs diff=lfs merge=lfs -text
/WholePipelineWithACP.bit filter=lfs diff=lfs merge=lfs -text
/WholePipelineWithACP.hwh filter=lfs diff=lfs merge=lfs -text
/WholePipelineWithCache_p2.zip filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe.zip filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/component.xml filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/constraints/Processing_HW_ooc.xdc filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/doc/ReleaseNotes.txt filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/drivers/Processing_HW_v1_0/data/Processing_HW.mdd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/drivers/Processing_HW_v1_0/data/Processing_HW.tcl filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/drivers/Processing_HW_v1_0/src/Makefile filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/drivers/Processing_HW_v1_0/src/xprocessing_hw.c filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/drivers/Processing_HW_v1_0/src/xprocessing_hw.h filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/drivers/Processing_HW_v1_0/src/xprocessing_hw_hw.h filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/drivers/Processing_HW_v1_0/src/xprocessing_hw_linux.c filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/drivers/Processing_HW_v1_0/src/xprocessing_hw_sinit.c filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/ip/Processing_HW_fadd_32ns_32ns_32_5_full_dsp_1_ip.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/ip/Processing_HW_faddfsub_32ns_32ns_32_5_full_dsp_1_ip.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/ip/Processing_HW_fdiv_32ns_32ns_32_16_no_dsp_1_ip.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/ip/Processing_HW_fmul_32ns_32ns_32_4_max_dsp_1_ip.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/ip/Processing_HW_fsub_32ns_32ns_32_5_full_dsp_1_ip.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_Buff0_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_Spectrumoutput_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_Top_DataFlox.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_Windowing.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_Windowing_Pipeline_VITIS_LOOP_5637_1.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_Windowing_Pipeline_VITIS_LOOP_5641_2.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_Windowing_Pipeline_VITIS_LOOP_5641_2_Hann_0_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_Windowing_Pipeline_VITIS_LOOP_5641_2_Hann_0_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_Windowing_Pipeline_VITIS_LOOP_5641_2_Hann_1_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_Windowing_Pipeline_VITIS_LOOP_5641_2_Hann_1_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_Windowing_Pipeline_VITIS_LOOP_5641_2_Hann_2_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_Windowing_Pipeline_VITIS_LOOP_5641_2_Hann_2_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_Windowing_Pipeline_VITIS_LOOP_5641_2_Hann_3_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_Windowing_Pipeline_VITIS_LOOP_5641_2_Hann_3_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_Windowing_Pipeline_VITIS_LOOP_5641_2_Hann_4_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_Windowing_Pipeline_VITIS_LOOP_5641_2_Hann_4_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_control_s_axi.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_fadd_32ns_32ns_32_5_full_dsp_1.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_faddfsub_32ns_32ns_32_5_full_dsp_1.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_fdiv_32ns_32ns_32_16_no_dsp_1.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_fft_stage_1.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_fft_stage_10.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_fft_stage_10_In_re_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_fft_stage_10_Pipeline_stage_10_0.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_fft_stage_10_Pipeline_stage_10_1.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_fft_stage_10_Pipeline_stage_10_1_Twiddle_im12_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_fft_stage_10_Pipeline_stage_10_1_Twiddle_im12_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_fft_stage_10_Pipeline_stage_10_1_Twiddle_re11_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_fft_stage_10_Pipeline_stage_10_1_Twiddle_re11_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_fft_stage_10_Pipeline_stage_10_2.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_fft_stage_1_Pipeline_stage_1_counter_stage_1_total.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_fft_stage_2.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_fft_stage_2_In_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_fft_stage_2_OutBuff_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_fft_stage_2_Pipeline_stage_2_0.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_fft_stage_2_Pipeline_stage_2_1.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_fft_stage_2_Pipeline_stage_2_1_Twiddle_im_12_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_fft_stage_2_Pipeline_stage_2_1_Twiddle_re_11_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_fft_stage_2_Pipeline_stage_2_2.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_fft_stage_3.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_fft_stage_3_In_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_fft_stage_3_OutBuff_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_fft_stage_3_Pipeline_stage_3_0.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_fft_stage_3_Pipeline_stage_3_1.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_fft_stage_3_Pipeline_stage_3_1_Twiddle_im_1_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_fft_stage_3_Pipeline_stage_3_1_Twiddle_re_1_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_fft_stage_3_Pipeline_stage_3_2.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_fft_stage_4.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_fft_stage_4_In_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_fft_stage_4_OutBuff_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_fft_stage_4_Pipeline_stage_4_0.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_fft_stage_4_Pipeline_stage_4_1.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_fft_stage_4_Pipeline_stage_4_1_Twiddle_im_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_fft_stage_4_Pipeline_stage_4_1_Twiddle_re_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_fft_stage_4_Pipeline_stage_4_2.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_fft_stage_5.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_fft_stage_5_In_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_fft_stage_5_OutBuff_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_fft_stage_5_Pipeline_stage_5_0.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_fft_stage_5_Pipeline_stage_5_1.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_fft_stage_5_Pipeline_stage_5_1_Twiddle_im2_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_fft_stage_5_Pipeline_stage_5_1_Twiddle_im2_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_fft_stage_5_Pipeline_stage_5_1_Twiddle_re1_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_fft_stage_5_Pipeline_stage_5_1_Twiddle_re1_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_fft_stage_5_Pipeline_stage_5_2.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_fft_stage_6.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_fft_stage_6_In_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_fft_stage_6_OutBuff_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_fft_stage_6_Pipeline_stage_6_0.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_fft_stage_6_Pipeline_stage_6_1.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_fft_stage_6_Pipeline_stage_6_1_Twiddle_im4_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_fft_stage_6_Pipeline_stage_6_1_Twiddle_im4_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_fft_stage_6_Pipeline_stage_6_1_Twiddle_re3_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_fft_stage_6_Pipeline_stage_6_1_Twiddle_re3_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_fft_stage_6_Pipeline_stage_6_2.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_fft_stage_7.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_fft_stage_7_In_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_fft_stage_7_OutBuff_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_fft_stage_7_Pipeline_stage_7_0.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_fft_stage_7_Pipeline_stage_7_1.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_fft_stage_7_Pipeline_stage_7_1_Twiddle_im6_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_fft_stage_7_Pipeline_stage_7_1_Twiddle_im6_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_fft_stage_7_Pipeline_stage_7_1_Twiddle_re5_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_fft_stage_7_Pipeline_stage_7_1_Twiddle_re5_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_fft_stage_7_Pipeline_stage_7_2.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_fft_stage_8.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_fft_stage_8_In_re_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_fft_stage_8_OutBuff_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_fft_stage_8_Pipeline_stage_8_0.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_fft_stage_8_Pipeline_stage_8_1.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_fft_stage_8_Pipeline_stage_8_1_Twiddle_im8_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_fft_stage_8_Pipeline_stage_8_1_Twiddle_im8_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_fft_stage_8_Pipeline_stage_8_1_Twiddle_re7_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_fft_stage_8_Pipeline_stage_8_1_Twiddle_re7_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_fft_stage_8_Pipeline_stage_8_2.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_fft_stage_9.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_fft_stage_9_In_re_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_fft_stage_9_OutBuff_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_fft_stage_9_Pipeline_stage_9_0.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_fft_stage_9_Pipeline_stage_9_1.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_fft_stage_9_Pipeline_stage_9_1_Twiddle_im10_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_fft_stage_9_Pipeline_stage_9_1_Twiddle_im10_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_fft_stage_9_Pipeline_stage_9_1_Twiddle_re9_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_fft_stage_9_Pipeline_stage_9_1_Twiddle_re9_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_fft_stage_9_Pipeline_stage_9_2.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_fifo_w32_d2_S.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_fifo_w64_d1024_A.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_flow_control_loop_pipe_sequential_init.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_fmul_32ns_32ns_32_4_max_dsp_1.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_fsub_32ns_32ns_32_5_full_dsp_1.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_gmem_m_axi.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_hls_deadlock_detection_unit.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_hls_deadlock_detector.vh filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_hls_deadlock_report_unit.vh filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_load_initial_buffer.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_load_initial_buffer_Pipeline_4.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_load_initial_buffer_Pipeline_VITIS_LOOP_134_1.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_load_initial_buffer_Pipeline_VITIS_LOOP_142_2.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_load_initial_buffer_Pipeline_VITIS_LOOP_150_3.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_load_nfft_value.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_load_nfft_value_BufferIN_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_load_nfft_value_Pipeline_VITIS_LOOP_216_2.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_load_nfft_value_Pipeline_VITIS_LOOP_220_3.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_mul_mul_11ns_12ns_23_4_1.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_mul_mul_12ns_13ns_25_4_1.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_mux_21_32_1_1.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_mux_53_32_1_1.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_normaling.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_normaling_Pipeline_VITIS_LOOP_5650_1_VITIS_LOOP_5651_2.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_process2.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_process2_Buff3_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_process_Pipeline_VITIS_LOOP_165_2.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_process_Pipeline_VITIS_LOOP_169_3.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_process_r.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_process_r_BurstBuff_V_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_start_for_fft_stage_10_U0.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_start_for_fft_stage_1_U0.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_start_for_fft_stage_2_U0.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_start_for_fft_stage_3_U0.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_start_for_fft_stage_4_U0.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_start_for_fft_stage_5_U0.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_start_for_fft_stage_6_U0.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_start_for_fft_stage_7_U0.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_start_for_fft_stage_8_U0.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_start_for_fft_stage_9_U0.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_start_for_load_nfft_value_U0.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/verilog/Processing_HW_urem_10ns_4ns_3_14_1.v filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_Buff0_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_Spectrumoutput_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_Top_DataFlox.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_Windowing.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_Windowing_Pipeline_VITIS_LOOP_5637_1.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_Windowing_Pipeline_VITIS_LOOP_5641_2.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_Windowing_Pipeline_VITIS_LOOP_5641_2_Hann_0_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_Windowing_Pipeline_VITIS_LOOP_5641_2_Hann_1_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_Windowing_Pipeline_VITIS_LOOP_5641_2_Hann_2_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_Windowing_Pipeline_VITIS_LOOP_5641_2_Hann_3_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_Windowing_Pipeline_VITIS_LOOP_5641_2_Hann_4_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_control_s_axi.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_fadd_32ns_32ns_32_5_full_dsp_1.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_faddfsub_32ns_32ns_32_5_full_dsp_1.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_fdiv_32ns_32ns_32_16_no_dsp_1.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_fft_stage_1.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_fft_stage_10.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_fft_stage_10_In_re_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_fft_stage_10_Pipeline_stage_10_0.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_fft_stage_10_Pipeline_stage_10_1.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_fft_stage_10_Pipeline_stage_10_1_Twiddle_im12_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_fft_stage_10_Pipeline_stage_10_1_Twiddle_re11_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_fft_stage_10_Pipeline_stage_10_2.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_fft_stage_1_Pipeline_stage_1_counter_stage_1_total.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_fft_stage_2.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_fft_stage_2_In_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_fft_stage_2_OutBuff_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_fft_stage_2_Pipeline_stage_2_0.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_fft_stage_2_Pipeline_stage_2_1.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_fft_stage_2_Pipeline_stage_2_1_Twiddle_im_12_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_fft_stage_2_Pipeline_stage_2_1_Twiddle_re_11_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_fft_stage_2_Pipeline_stage_2_2.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_fft_stage_3.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_fft_stage_3_In_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_fft_stage_3_OutBuff_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_fft_stage_3_Pipeline_stage_3_0.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_fft_stage_3_Pipeline_stage_3_1.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_fft_stage_3_Pipeline_stage_3_1_Twiddle_im_1_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_fft_stage_3_Pipeline_stage_3_1_Twiddle_re_1_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_fft_stage_3_Pipeline_stage_3_2.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_fft_stage_4.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_fft_stage_4_In_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_fft_stage_4_OutBuff_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_fft_stage_4_Pipeline_stage_4_0.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_fft_stage_4_Pipeline_stage_4_1.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_fft_stage_4_Pipeline_stage_4_1_Twiddle_im_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_fft_stage_4_Pipeline_stage_4_1_Twiddle_re_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_fft_stage_4_Pipeline_stage_4_2.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_fft_stage_5.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_fft_stage_5_In_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_fft_stage_5_OutBuff_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_fft_stage_5_Pipeline_stage_5_0.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_fft_stage_5_Pipeline_stage_5_1.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_fft_stage_5_Pipeline_stage_5_1_Twiddle_im2_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_fft_stage_5_Pipeline_stage_5_1_Twiddle_re1_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_fft_stage_5_Pipeline_stage_5_2.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_fft_stage_6.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_fft_stage_6_In_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_fft_stage_6_OutBuff_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_fft_stage_6_Pipeline_stage_6_0.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_fft_stage_6_Pipeline_stage_6_1.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_fft_stage_6_Pipeline_stage_6_1_Twiddle_im4_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_fft_stage_6_Pipeline_stage_6_1_Twiddle_re3_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_fft_stage_6_Pipeline_stage_6_2.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_fft_stage_7.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_fft_stage_7_In_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_fft_stage_7_OutBuff_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_fft_stage_7_Pipeline_stage_7_0.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_fft_stage_7_Pipeline_stage_7_1.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_fft_stage_7_Pipeline_stage_7_1_Twiddle_im6_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_fft_stage_7_Pipeline_stage_7_1_Twiddle_re5_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_fft_stage_7_Pipeline_stage_7_2.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_fft_stage_8.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_fft_stage_8_In_re_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_fft_stage_8_OutBuff_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_fft_stage_8_Pipeline_stage_8_0.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_fft_stage_8_Pipeline_stage_8_1.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_fft_stage_8_Pipeline_stage_8_1_Twiddle_im8_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_fft_stage_8_Pipeline_stage_8_1_Twiddle_re7_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_fft_stage_8_Pipeline_stage_8_2.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_fft_stage_9.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_fft_stage_9_In_re_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_fft_stage_9_OutBuff_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_fft_stage_9_Pipeline_stage_9_0.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_fft_stage_9_Pipeline_stage_9_1.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_fft_stage_9_Pipeline_stage_9_1_Twiddle_im10_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_fft_stage_9_Pipeline_stage_9_1_Twiddle_re9_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_fft_stage_9_Pipeline_stage_9_2.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_fifo_w32_d2_S.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_fifo_w64_d1024_A.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_flow_control_loop_pipe_sequential_init.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_fmul_32ns_32ns_32_4_max_dsp_1.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_fsub_32ns_32ns_32_5_full_dsp_1.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_gmem_m_axi.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_load_initial_buffer.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_load_initial_buffer_Pipeline_4.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_load_initial_buffer_Pipeline_VITIS_LOOP_134_1.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_load_initial_buffer_Pipeline_VITIS_LOOP_142_2.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_load_initial_buffer_Pipeline_VITIS_LOOP_150_3.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_load_nfft_value.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_load_nfft_value_BufferIN_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_load_nfft_value_Pipeline_VITIS_LOOP_216_2.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_load_nfft_value_Pipeline_VITIS_LOOP_220_3.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_mul_mul_11ns_12ns_23_4_1.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_mul_mul_12ns_13ns_25_4_1.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_mux_21_32_1_1.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_mux_53_32_1_1.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_normaling.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_normaling_Pipeline_VITIS_LOOP_5650_1_VITIS_LOOP_5651_2.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_process2.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_process2_Buff3_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_process_Pipeline_VITIS_LOOP_165_2.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_process_Pipeline_VITIS_LOOP_169_3.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_process_r.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_process_r_BurstBuff_V_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_start_for_fft_stage_10_U0.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_start_for_fft_stage_1_U0.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_start_for_fft_stage_2_U0.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_start_for_fft_stage_3_U0.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_start_for_fft_stage_4_U0.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_start_for_fft_stage_5_U0.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_start_for_fft_stage_6_U0.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_start_for_fft_stage_7_U0.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_start_for_fft_stage_8_U0.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_start_for_fft_stage_9_U0.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_start_for_load_nfft_value_U0.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/hdl/vhdl/Processing_HW_urem_10ns_4ns_3_14_1.vhd filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/misc/logo.png filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/WholePipe/xgui/Processing_HW_v1_0.tcl filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/IP_Catalog/constraints.xdc filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/Screenshot[[:space:]]from[[:space:]]2025-05-20[[:space:]]03-14-27.png filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/Vivado.tcl filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/WholePipelineWithACP.bit filter=lfs diff=lfs merge=lfs -text
/with_cache_p2/WholePipelineWithCache/WholePipelineWithACP.hwh filter=lfs diff=lfs merge=lfs -text
/sol12/radioastro_SW_power_ranger/metrics.csv filter=lfs diff=lfs merge=lfs -text
/sol12/IP_Catalog/constraints.xdc filter=lfs diff=lfs merge=lfs -text
/sol12/IP_Catalog/sol12.zip filter=lfs diff=lfs merge=lfs -text
/sol12/Screenshot[[:space:]]from[[:space:]]2025-05-20[[:space:]]03-14-27.png filter=lfs diff=lfs merge=lfs -text
/sol12/sol12.bit filter=lfs diff=lfs merge=lfs -text
/sol12/sol12.hwh filter=lfs diff=lfs merge=lfs -text
/inital_files/radioastro_SW_power_ranger/plot_profiles.py filter=lfs diff=lfs merge=lfs -text
/inital_files/radioastro_SW_power_ranger/initial_sols.png filter=lfs diff=lfs merge=lfs -text
/sol1/radioastro_SW_power_ranger/sol1.png filter=lfs diff=lfs merge=lfs -text
/sol2/radioastro_SW_power_ranger/sol2.png filter=lfs diff=lfs merge=lfs -text
/sol3/radioastro_SW_power_ranger/sol3.png filter=lfs diff=lfs merge=lfs -text
/sol10/radioastro_SW_power_ranger/sol10.png filter=lfs diff=lfs merge=lfs -text
/sol12/radioastro_SW_power_ranger/sol12.png filter=lfs diff=lfs merge=lfs -text
/FFT_IP_VIVADO.bit filter=lfs diff=lfs merge=lfs -text
/FFT_IP_VIVADO.hwh filter=lfs diff=lfs merge=lfs -text
/sol7[[:space:]]copy/HLS/FFT_HW.cpp filter=lfs diff=lfs merge=lfs -text
/sol7[[:space:]]copy/HLS/FFT_HW.h filter=lfs diff=lfs merge=lfs -text
/sol7[[:space:]]copy/IP-catalog/FFT2.zip filter=lfs diff=lfs merge=lfs -text
/sol7[[:space:]]copy/data_bin/data.txz filter=lfs diff=lfs merge=lfs -text
/sol7[[:space:]]copy/programOverlay.py filter=lfs diff=lfs merge=lfs -text
/sol7[[:space:]]copy/radioastro_SW_power_ranger/Makefile filter=lfs diff=lfs merge=lfs -text
/sol7[[:space:]]copy/radioastro_SW_power_ranger/plot_profiles.py filter=lfs diff=lfs merge=lfs -text
/sol7[[:space:]]copy/radioastro_SW_power_ranger/run_all.sh filter=lfs diff=lfs merge=lfs -text
/sol7[[:space:]]copy/radioastro_SW_power_ranger/src/CAccelProxy.cpp filter=lfs diff=lfs merge=lfs -text
/sol7[[:space:]]copy/radioastro_SW_power_ranger/src/CAccelProxy.hpp filter=lfs diff=lfs merge=lfs -text
/sol7[[:space:]]copy/radioastro_SW_power_ranger/src/CFFTDriver.cpp filter=lfs diff=lfs merge=lfs -text
/sol7[[:space:]]copy/radioastro_SW_power_ranger/src/CFFTDriver.hpp filter=lfs diff=lfs merge=lfs -text
/sol7[[:space:]]copy/radioastro_SW_power_ranger/src/CXADCProxy.cpp filter=lfs diff=lfs merge=lfs -text
/sol7[[:space:]]copy/radioastro_SW_power_ranger/src/CXADCProxy.hpp filter=lfs diff=lfs merge=lfs -text
/sol7[[:space:]]copy/radioastro_SW_power_ranger/src/fxp_utils.h filter=lfs diff=lfs merge=lfs -text
/sol7[[:space:]]copy/radioastro_SW_power_ranger/src/radioastro.cpp filter=lfs diff=lfs merge=lfs -text
/sol7[[:space:]]copy/radioastro_SW_power_ranger/src/signal_processing.cpp filter=lfs diff=lfs merge=lfs -text
/sol7[[:space:]]copy/radioastro_SW_power_ranger/src/signal_processing.h filter=lfs diff=lfs merge=lfs -text
/sol7[[:space:]]copy/radioastro_SW_power_ranger/src/utils.cpp filter=lfs diff=lfs merge=lfs -text
/sol7[[:space:]]copy/radioastro_SW_power_ranger/src/utils.h filter=lfs diff=lfs merge=lfs -text
/sol7[[:space:]]copy/sol7.bit filter=lfs diff=lfs merge=lfs -text
/sol7[[:space:]]copy/sol7.hwh filter=lfs diff=lfs merge=lfs -text
/sol7[[:space:]]copy/sol7.tcl filter=lfs diff=lfs merge=lfs -text
/sol7[[:space:]]copy/radioastro_SW_power_ranger/src/testbench.cpp filter=lfs diff=lfs merge=lfs -text
/sol7[[:space:]]copy/radioastro_SW_power_ranger/src/signal_processing.txt filter=lfs diff=lfs merge=lfs -text
/sol7[[:space:]]copy/radioastro_SW_power_ranger/src/signal_processingh.txt filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/constraints.xdc filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/component.xml filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/constraints/Processing_HW_ooc.xdc filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/doc/ReleaseNotes.txt filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/drivers/Processing_HW_v1_0/data/Processing_HW.mdd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/drivers/Processing_HW_v1_0/data/Processing_HW.tcl filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/drivers/Processing_HW_v1_0/src/Makefile filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/drivers/Processing_HW_v1_0/src/xprocessing_hw.c filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/drivers/Processing_HW_v1_0/src/xprocessing_hw.h filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/drivers/Processing_HW_v1_0/src/xprocessing_hw_hw.h filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/drivers/Processing_HW_v1_0/src/xprocessing_hw_linux.c filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/drivers/Processing_HW_v1_0/src/xprocessing_hw_sinit.c filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/ip/Processing_HW_fadd_32ns_32ns_32_5_full_dsp_1_ip.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/ip/Processing_HW_faddfsub_32ns_32ns_32_5_full_dsp_1_ip.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/ip/Processing_HW_fdiv_32ns_32ns_32_16_no_dsp_1_ip.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/ip/Processing_HW_fmul_32ns_32ns_32_4_max_dsp_1_ip.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/ip/Processing_HW_fsub_32ns_32ns_32_5_full_dsp_1_ip.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_Buff0_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_Spectrumoutput_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_Top_DataFlox.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_Windowing.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_Windowing_Pipeline_VITIS_LOOP_5637_1.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_Windowing_Pipeline_VITIS_LOOP_5641_2.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_Windowing_Pipeline_VITIS_LOOP_5641_2_Hann_0_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_Windowing_Pipeline_VITIS_LOOP_5641_2_Hann_0_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_Windowing_Pipeline_VITIS_LOOP_5641_2_Hann_1_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_Windowing_Pipeline_VITIS_LOOP_5641_2_Hann_1_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_Windowing_Pipeline_VITIS_LOOP_5641_2_Hann_2_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_Windowing_Pipeline_VITIS_LOOP_5641_2_Hann_2_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_Windowing_Pipeline_VITIS_LOOP_5641_2_Hann_3_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_Windowing_Pipeline_VITIS_LOOP_5641_2_Hann_3_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_Windowing_Pipeline_VITIS_LOOP_5641_2_Hann_4_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_Windowing_Pipeline_VITIS_LOOP_5641_2_Hann_4_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_control_s_axi.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_fadd_32ns_32ns_32_5_full_dsp_1.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_faddfsub_32ns_32ns_32_5_full_dsp_1.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_fdiv_32ns_32ns_32_16_no_dsp_1.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_fft_stage_1.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_fft_stage_10.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_fft_stage_10_In_re_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_fft_stage_10_Pipeline_stage_10_0.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_fft_stage_10_Pipeline_stage_10_1.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_fft_stage_10_Pipeline_stage_10_1_Twiddle_im12_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_fft_stage_10_Pipeline_stage_10_1_Twiddle_im12_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_fft_stage_10_Pipeline_stage_10_1_Twiddle_re11_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_fft_stage_10_Pipeline_stage_10_1_Twiddle_re11_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_fft_stage_10_Pipeline_stage_10_2.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_fft_stage_1_Pipeline_stage_1_counter_stage_1_total.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_fft_stage_2.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_fft_stage_2_In_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_fft_stage_2_OutBuff_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_fft_stage_2_Pipeline_stage_2_0.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_fft_stage_2_Pipeline_stage_2_1.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_fft_stage_2_Pipeline_stage_2_1_Twiddle_im_12_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_fft_stage_2_Pipeline_stage_2_1_Twiddle_re_11_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_fft_stage_2_Pipeline_stage_2_2.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_fft_stage_3.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_fft_stage_3_In_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_fft_stage_3_OutBuff_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_fft_stage_3_Pipeline_stage_3_0.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_fft_stage_3_Pipeline_stage_3_1.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_fft_stage_3_Pipeline_stage_3_1_Twiddle_im_1_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_fft_stage_3_Pipeline_stage_3_1_Twiddle_re_1_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_fft_stage_3_Pipeline_stage_3_2.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_fft_stage_4.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_fft_stage_4_In_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_fft_stage_4_OutBuff_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_fft_stage_4_Pipeline_stage_4_0.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_fft_stage_4_Pipeline_stage_4_1.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_fft_stage_4_Pipeline_stage_4_1_Twiddle_im_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_fft_stage_4_Pipeline_stage_4_1_Twiddle_re_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_fft_stage_4_Pipeline_stage_4_2.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_fft_stage_5.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_fft_stage_5_In_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_fft_stage_5_OutBuff_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_fft_stage_5_Pipeline_stage_5_0.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_fft_stage_5_Pipeline_stage_5_1.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_fft_stage_5_Pipeline_stage_5_1_Twiddle_im2_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_fft_stage_5_Pipeline_stage_5_1_Twiddle_im2_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_fft_stage_5_Pipeline_stage_5_1_Twiddle_re1_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_fft_stage_5_Pipeline_stage_5_1_Twiddle_re1_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_fft_stage_5_Pipeline_stage_5_2.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_fft_stage_6.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_fft_stage_6_In_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_fft_stage_6_OutBuff_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_fft_stage_6_Pipeline_stage_6_0.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_fft_stage_6_Pipeline_stage_6_1.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_fft_stage_6_Pipeline_stage_6_1_Twiddle_im4_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_fft_stage_6_Pipeline_stage_6_1_Twiddle_im4_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_fft_stage_6_Pipeline_stage_6_1_Twiddle_re3_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_fft_stage_6_Pipeline_stage_6_1_Twiddle_re3_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_fft_stage_6_Pipeline_stage_6_2.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_fft_stage_7.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_fft_stage_7_In_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_fft_stage_7_OutBuff_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_fft_stage_7_Pipeline_stage_7_0.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_fft_stage_7_Pipeline_stage_7_1.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_fft_stage_7_Pipeline_stage_7_1_Twiddle_im6_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_fft_stage_7_Pipeline_stage_7_1_Twiddle_im6_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_fft_stage_7_Pipeline_stage_7_1_Twiddle_re5_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_fft_stage_7_Pipeline_stage_7_1_Twiddle_re5_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_fft_stage_7_Pipeline_stage_7_2.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_fft_stage_8.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_fft_stage_8_In_re_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_fft_stage_8_OutBuff_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_fft_stage_8_Pipeline_stage_8_0.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_fft_stage_8_Pipeline_stage_8_1.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_fft_stage_8_Pipeline_stage_8_1_Twiddle_im8_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_fft_stage_8_Pipeline_stage_8_1_Twiddle_im8_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_fft_stage_8_Pipeline_stage_8_1_Twiddle_re7_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_fft_stage_8_Pipeline_stage_8_1_Twiddle_re7_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_fft_stage_8_Pipeline_stage_8_2.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_fft_stage_9.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_fft_stage_9_In_re_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_fft_stage_9_OutBuff_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_fft_stage_9_Pipeline_stage_9_0.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_fft_stage_9_Pipeline_stage_9_1.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_fft_stage_9_Pipeline_stage_9_1_Twiddle_im10_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_fft_stage_9_Pipeline_stage_9_1_Twiddle_im10_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_fft_stage_9_Pipeline_stage_9_1_Twiddle_re9_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_fft_stage_9_Pipeline_stage_9_1_Twiddle_re9_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_fft_stage_9_Pipeline_stage_9_2.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_fifo_w32_d2_S.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_fifo_w64_d1024_A.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_flow_control_loop_pipe_sequential_init.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_fmul_32ns_32ns_32_4_max_dsp_1.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_fsub_32ns_32ns_32_5_full_dsp_1.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_gmem_m_axi.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_hls_deadlock_detection_unit.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_hls_deadlock_detector.vh filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_hls_deadlock_report_unit.vh filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_load_initial_buffer.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_load_initial_buffer_Pipeline_4.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_load_initial_buffer_Pipeline_VITIS_LOOP_134_1.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_load_initial_buffer_Pipeline_VITIS_LOOP_142_2.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_load_initial_buffer_Pipeline_VITIS_LOOP_150_3.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_load_nfft_value.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_load_nfft_value_BufferIN_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_load_nfft_value_Pipeline_VITIS_LOOP_216_2.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_load_nfft_value_Pipeline_VITIS_LOOP_220_3.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_mul_mul_11ns_12ns_23_4_1.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_mul_mul_12ns_13ns_25_4_1.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_mux_21_32_1_1.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_mux_53_32_1_1.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_normaling.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_normaling_Pipeline_VITIS_LOOP_5650_1_VITIS_LOOP_5651_2.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_process2.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_process2_Buff3_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_process_Pipeline_VITIS_LOOP_165_2.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_process_Pipeline_VITIS_LOOP_169_3.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_process_r.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_process_r_BurstBuff_V_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_start_for_fft_stage_10_U0.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_start_for_fft_stage_1_U0.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_start_for_fft_stage_2_U0.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_start_for_fft_stage_3_U0.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_start_for_fft_stage_4_U0.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_start_for_fft_stage_5_U0.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_start_for_fft_stage_6_U0.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_start_for_fft_stage_7_U0.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_start_for_fft_stage_8_U0.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_start_for_fft_stage_9_U0.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_start_for_load_nfft_value_U0.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/verilog/Processing_HW_urem_10ns_4ns_3_14_1.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_Buff0_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_Spectrumoutput_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_Top_DataFlox.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_Windowing.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_Windowing_Pipeline_VITIS_LOOP_5637_1.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_Windowing_Pipeline_VITIS_LOOP_5641_2.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_Windowing_Pipeline_VITIS_LOOP_5641_2_Hann_0_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_Windowing_Pipeline_VITIS_LOOP_5641_2_Hann_1_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_Windowing_Pipeline_VITIS_LOOP_5641_2_Hann_2_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_Windowing_Pipeline_VITIS_LOOP_5641_2_Hann_3_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_Windowing_Pipeline_VITIS_LOOP_5641_2_Hann_4_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_control_s_axi.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_fadd_32ns_32ns_32_5_full_dsp_1.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_faddfsub_32ns_32ns_32_5_full_dsp_1.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_fdiv_32ns_32ns_32_16_no_dsp_1.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_fft_stage_1.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_fft_stage_10.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_fft_stage_10_In_re_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_fft_stage_10_Pipeline_stage_10_0.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_fft_stage_10_Pipeline_stage_10_1.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_fft_stage_10_Pipeline_stage_10_1_Twiddle_im12_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_fft_stage_10_Pipeline_stage_10_1_Twiddle_re11_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_fft_stage_10_Pipeline_stage_10_2.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_fft_stage_1_Pipeline_stage_1_counter_stage_1_total.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_fft_stage_2.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_fft_stage_2_In_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_fft_stage_2_OutBuff_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_fft_stage_2_Pipeline_stage_2_0.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_fft_stage_2_Pipeline_stage_2_1.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_fft_stage_2_Pipeline_stage_2_1_Twiddle_im_12_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_fft_stage_2_Pipeline_stage_2_1_Twiddle_re_11_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_fft_stage_2_Pipeline_stage_2_2.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_fft_stage_3.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_fft_stage_3_In_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_fft_stage_3_OutBuff_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_fft_stage_3_Pipeline_stage_3_0.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_fft_stage_3_Pipeline_stage_3_1.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_fft_stage_3_Pipeline_stage_3_1_Twiddle_im_1_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_fft_stage_3_Pipeline_stage_3_1_Twiddle_re_1_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_fft_stage_3_Pipeline_stage_3_2.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_fft_stage_4.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_fft_stage_4_In_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_fft_stage_4_OutBuff_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_fft_stage_4_Pipeline_stage_4_0.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_fft_stage_4_Pipeline_stage_4_1.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_fft_stage_4_Pipeline_stage_4_1_Twiddle_im_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_fft_stage_4_Pipeline_stage_4_1_Twiddle_re_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_fft_stage_4_Pipeline_stage_4_2.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_fft_stage_5.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_fft_stage_5_In_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_fft_stage_5_OutBuff_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_fft_stage_5_Pipeline_stage_5_0.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_fft_stage_5_Pipeline_stage_5_1.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_fft_stage_5_Pipeline_stage_5_1_Twiddle_im2_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_fft_stage_5_Pipeline_stage_5_1_Twiddle_re1_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_fft_stage_5_Pipeline_stage_5_2.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_fft_stage_6.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_fft_stage_6_In_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_fft_stage_6_OutBuff_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_fft_stage_6_Pipeline_stage_6_0.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_fft_stage_6_Pipeline_stage_6_1.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_fft_stage_6_Pipeline_stage_6_1_Twiddle_im4_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_fft_stage_6_Pipeline_stage_6_1_Twiddle_re3_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_fft_stage_6_Pipeline_stage_6_2.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_fft_stage_7.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_fft_stage_7_In_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_fft_stage_7_OutBuff_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_fft_stage_7_Pipeline_stage_7_0.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_fft_stage_7_Pipeline_stage_7_1.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_fft_stage_7_Pipeline_stage_7_1_Twiddle_im6_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_fft_stage_7_Pipeline_stage_7_1_Twiddle_re5_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_fft_stage_7_Pipeline_stage_7_2.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_fft_stage_8.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_fft_stage_8_In_re_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_fft_stage_8_OutBuff_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_fft_stage_8_Pipeline_stage_8_0.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_fft_stage_8_Pipeline_stage_8_1.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_fft_stage_8_Pipeline_stage_8_1_Twiddle_im8_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_fft_stage_8_Pipeline_stage_8_1_Twiddle_re7_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_fft_stage_8_Pipeline_stage_8_2.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_fft_stage_9.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_fft_stage_9_In_re_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_fft_stage_9_OutBuff_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_fft_stage_9_Pipeline_stage_9_0.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_fft_stage_9_Pipeline_stage_9_1.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_fft_stage_9_Pipeline_stage_9_1_Twiddle_im10_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_fft_stage_9_Pipeline_stage_9_1_Twiddle_re9_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_fft_stage_9_Pipeline_stage_9_2.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_fifo_w32_d2_S.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_fifo_w64_d1024_A.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_flow_control_loop_pipe_sequential_init.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_fmul_32ns_32ns_32_4_max_dsp_1.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_fsub_32ns_32ns_32_5_full_dsp_1.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_gmem_m_axi.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_load_initial_buffer.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_load_initial_buffer_Pipeline_4.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_load_initial_buffer_Pipeline_VITIS_LOOP_134_1.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_load_initial_buffer_Pipeline_VITIS_LOOP_142_2.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_load_initial_buffer_Pipeline_VITIS_LOOP_150_3.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_load_nfft_value.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_load_nfft_value_BufferIN_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_load_nfft_value_Pipeline_VITIS_LOOP_216_2.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_load_nfft_value_Pipeline_VITIS_LOOP_220_3.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_mul_mul_11ns_12ns_23_4_1.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_mul_mul_12ns_13ns_25_4_1.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_mux_21_32_1_1.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_mux_53_32_1_1.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_normaling.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_normaling_Pipeline_VITIS_LOOP_5650_1_VITIS_LOOP_5651_2.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_process2.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_process2_Buff3_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_process_Pipeline_VITIS_LOOP_165_2.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_process_Pipeline_VITIS_LOOP_169_3.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_process_r.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_process_r_BurstBuff_V_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_start_for_fft_stage_10_U0.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_start_for_fft_stage_1_U0.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_start_for_fft_stage_2_U0.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_start_for_fft_stage_3_U0.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_start_for_fft_stage_4_U0.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_start_for_fft_stage_5_U0.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_start_for_fft_stage_6_U0.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_start_for_fft_stage_7_U0.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_start_for_fft_stage_8_U0.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_start_for_fft_stage_9_U0.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_start_for_load_nfft_value_U0.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/hdl/vhdl/Processing_HW_urem_10ns_4ns_3_14_1.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/misc/logo.png filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/fft/xgui/Processing_HW_v1_0.tcl filter=lfs diff=lfs merge=lfs -text
/soldriver/IP_Catalog/sol12.zip filter=lfs diff=lfs merge=lfs -text
/soldriver/Screenshot[[:space:]]from[[:space:]]2025-05-20[[:space:]]03-14-27.png filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado.tcl filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/design_1.bda filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/design_1.bxml filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/design_1_ooc.xdc filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_Processing_HW_0_0/constraints/Processing_HW_ooc.xdc filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_Processing_HW_0_0/design_1_Processing_HW_0_0.dcp filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_Processing_HW_0_0/design_1_Processing_HW_0_0.xml filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_Processing_HW_0_0/design_1_Processing_HW_0_0_sim_netlist.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_Processing_HW_0_0/design_1_Processing_HW_0_0_sim_netlist.vhdl filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_Processing_HW_0_0/design_1_Processing_HW_0_0_stub.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_Processing_HW_0_0/design_1_Processing_HW_0_0_stub.vhdl filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_Processing_HW_0_0/drivers/Processing_HW_v1_0/data/Processing_HW.mdd filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_Processing_HW_0_0/drivers/Processing_HW_v1_0/data/Processing_HW.tcl filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_Processing_HW_0_0/drivers/Processing_HW_v1_0/src/Makefile filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_Processing_HW_0_0/drivers/Processing_HW_v1_0/src/xprocessing_hw.c filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_Processing_HW_0_0/drivers/Processing_HW_v1_0/src/xprocessing_hw.h filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_Processing_HW_0_0/drivers/Processing_HW_v1_0/src/xprocessing_hw_hw.h filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_Processing_HW_0_0/drivers/Processing_HW_v1_0/src/xprocessing_hw_linux.c filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_Processing_HW_0_0/drivers/Processing_HW_v1_0/src/xprocessing_hw_sinit.c filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_Processing_HW_0_0/hdl/verilog/Processing_HW_Windowing_Pipeline_VITIS_LOOP_5641_2_Hann_0_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_Processing_HW_0_0/hdl/verilog/Processing_HW_Windowing_Pipeline_VITIS_LOOP_5641_2_Hann_1_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_Processing_HW_0_0/hdl/verilog/Processing_HW_Windowing_Pipeline_VITIS_LOOP_5641_2_Hann_2_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_Processing_HW_0_0/hdl/verilog/Processing_HW_Windowing_Pipeline_VITIS_LOOP_5641_2_Hann_3_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_Processing_HW_0_0/hdl/verilog/Processing_HW_Windowing_Pipeline_VITIS_LOOP_5641_2_Hann_4_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_Processing_HW_0_0/hdl/verilog/Processing_HW_fft_stage_10_Pipeline_stage_10_1_Twiddle_im12_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_Processing_HW_0_0/hdl/verilog/Processing_HW_fft_stage_10_Pipeline_stage_10_1_Twiddle_re11_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_Processing_HW_0_0/hdl/verilog/Processing_HW_fft_stage_5_Pipeline_stage_5_1_Twiddle_im2_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_Processing_HW_0_0/hdl/verilog/Processing_HW_fft_stage_5_Pipeline_stage_5_1_Twiddle_re1_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_Processing_HW_0_0/hdl/verilog/Processing_HW_fft_stage_6_Pipeline_stage_6_1_Twiddle_im4_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_Processing_HW_0_0/hdl/verilog/Processing_HW_fft_stage_6_Pipeline_stage_6_1_Twiddle_re3_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_Processing_HW_0_0/hdl/verilog/Processing_HW_fft_stage_7_Pipeline_stage_7_1_Twiddle_im6_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_Processing_HW_0_0/hdl/verilog/Processing_HW_fft_stage_7_Pipeline_stage_7_1_Twiddle_re5_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_Processing_HW_0_0/hdl/verilog/Processing_HW_fft_stage_8_Pipeline_stage_8_1_Twiddle_im8_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_Processing_HW_0_0/hdl/verilog/Processing_HW_fft_stage_8_Pipeline_stage_8_1_Twiddle_re7_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_Processing_HW_0_0/hdl/verilog/Processing_HW_fft_stage_9_Pipeline_stage_9_1_Twiddle_im10_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_Processing_HW_0_0/hdl/verilog/Processing_HW_fft_stage_9_Pipeline_stage_9_1_Twiddle_re9_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_Processing_HW_0_0/sim/design_1_Processing_HW_0_0.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_Processing_HW_0_0/synth/design_1_Processing_HW_0_0.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.xml filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.cpp filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.h filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0_sc.cpp filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0_sc.h filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0_stub.sv filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/src/axi_protocol_converter.cpp filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/src/axi_protocol_converter.h filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xml filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0_sim_netlist.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0_sim_netlist.vhdl filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0_stub.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0_stub.vhdl filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/design_1_processing_system7_0_0.hwdef filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/ps7_init.c filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/ps7_init.h filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/ps7_init.html filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/ps7_init.tcl filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/ps7_init_gpl.c filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/ps7_init_gpl.h filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/ps7_parameters.xml filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.cpp filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.h filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.sv filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0_sc.cpp filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0_sc.h filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0_stub.sv filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/sim/libps7.dll filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/sim/libps7.so filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/sim/libremoteport.dll filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/sim/libremoteport.so filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/sim_tlm/b_transport_converter.h filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/sim_tlm/processing_system7_v5_5_tlm.cpp filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/sim_tlm/processing_system7_v5_5_tlm.h filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/sim_tlm/xilinx-zynq.cc filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/sim_tlm/xilinx-zynq.h filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_ps7_0_axi_periph_0/design_1_ps7_0_axi_periph_0.xml filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.dcp filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xml filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_ooc.xdc filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_sim_netlist.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_sim_netlist.vhdl filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_stub.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_stub.vhdl filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/sim/design_1_rst_ps7_0_50M_0.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/synth/design_1_rst_ps7_0_50M_0.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/design_1_xlconcat_0_0.xml filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/synth/design_1_xlconcat_0_0.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/1971/hdl/axi_utils_v2_0_vh_rfs.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/22f8/hdl/floating_point_v7_1_rfs.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/22f8/hdl/floating_point_v7_1_rfs.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/25a8/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/364f/hdl/xbip_utils_v3_0_vh_rfs.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/ip/Processing_HW_fadd_32ns_32ns_32_5_full_dsp_1_ip.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/ip/Processing_HW_faddfsub_32ns_32ns_32_5_full_dsp_1_ip.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/ip/Processing_HW_fdiv_32ns_32ns_32_16_no_dsp_1_ip.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/ip/Processing_HW_fmul_32ns_32ns_32_4_max_dsp_1_ip.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/ip/Processing_HW_fsub_32ns_32ns_32_5_full_dsp_1_ip.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_Buff0_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_Spectrumoutput_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_Top_DataFlox.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_Windowing.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_Windowing_Pipeline_VITIS_LOOP_5637_1.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_Windowing_Pipeline_VITIS_LOOP_5641_2.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_Windowing_Pipeline_VITIS_LOOP_5641_2_Hann_0_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_Windowing_Pipeline_VITIS_LOOP_5641_2_Hann_1_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_Windowing_Pipeline_VITIS_LOOP_5641_2_Hann_2_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_Windowing_Pipeline_VITIS_LOOP_5641_2_Hann_3_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_Windowing_Pipeline_VITIS_LOOP_5641_2_Hann_4_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_control_s_axi.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_fadd_32ns_32ns_32_5_full_dsp_1.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_faddfsub_32ns_32ns_32_5_full_dsp_1.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_fdiv_32ns_32ns_32_16_no_dsp_1.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_fft_stage_1.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_fft_stage_10.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_fft_stage_10_In_re_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_fft_stage_10_Pipeline_stage_10_0.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_fft_stage_10_Pipeline_stage_10_1.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_fft_stage_10_Pipeline_stage_10_1_Twiddle_im12_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_fft_stage_10_Pipeline_stage_10_1_Twiddle_re11_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_fft_stage_10_Pipeline_stage_10_2.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_fft_stage_1_Pipeline_stage_1_counter_stage_1_total.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_fft_stage_2.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_fft_stage_2_In_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_fft_stage_2_OutBuff_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_fft_stage_2_Pipeline_stage_2_0.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_fft_stage_2_Pipeline_stage_2_1.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_fft_stage_2_Pipeline_stage_2_1_Twiddle_im_12_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_fft_stage_2_Pipeline_stage_2_1_Twiddle_re_11_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_fft_stage_2_Pipeline_stage_2_2.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_fft_stage_3.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_fft_stage_3_In_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_fft_stage_3_OutBuff_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_fft_stage_3_Pipeline_stage_3_0.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_fft_stage_3_Pipeline_stage_3_1.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_fft_stage_3_Pipeline_stage_3_1_Twiddle_im_1_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_fft_stage_3_Pipeline_stage_3_1_Twiddle_re_1_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_fft_stage_3_Pipeline_stage_3_2.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_fft_stage_4.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_fft_stage_4_In_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_fft_stage_4_OutBuff_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_fft_stage_4_Pipeline_stage_4_0.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_fft_stage_4_Pipeline_stage_4_1.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_fft_stage_4_Pipeline_stage_4_1_Twiddle_im_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_fft_stage_4_Pipeline_stage_4_1_Twiddle_re_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_fft_stage_4_Pipeline_stage_4_2.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_fft_stage_5.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_fft_stage_5_In_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_fft_stage_5_OutBuff_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_fft_stage_5_Pipeline_stage_5_0.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_fft_stage_5_Pipeline_stage_5_1.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_fft_stage_5_Pipeline_stage_5_1_Twiddle_im2_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_fft_stage_5_Pipeline_stage_5_1_Twiddle_re1_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_fft_stage_5_Pipeline_stage_5_2.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_fft_stage_6.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_fft_stage_6_In_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_fft_stage_6_OutBuff_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_fft_stage_6_Pipeline_stage_6_0.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_fft_stage_6_Pipeline_stage_6_1.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_fft_stage_6_Pipeline_stage_6_1_Twiddle_im4_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_fft_stage_6_Pipeline_stage_6_1_Twiddle_re3_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_fft_stage_6_Pipeline_stage_6_2.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_fft_stage_7.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_fft_stage_7_In_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_fft_stage_7_OutBuff_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_fft_stage_7_Pipeline_stage_7_0.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_fft_stage_7_Pipeline_stage_7_1.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_fft_stage_7_Pipeline_stage_7_1_Twiddle_im6_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_fft_stage_7_Pipeline_stage_7_1_Twiddle_re5_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_fft_stage_7_Pipeline_stage_7_2.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_fft_stage_8.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_fft_stage_8_In_re_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_fft_stage_8_OutBuff_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_fft_stage_8_Pipeline_stage_8_0.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_fft_stage_8_Pipeline_stage_8_1.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_fft_stage_8_Pipeline_stage_8_1_Twiddle_im8_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_fft_stage_8_Pipeline_stage_8_1_Twiddle_re7_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_fft_stage_8_Pipeline_stage_8_2.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_fft_stage_9.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_fft_stage_9_In_re_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_fft_stage_9_OutBuff_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_fft_stage_9_Pipeline_stage_9_0.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_fft_stage_9_Pipeline_stage_9_1.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_fft_stage_9_Pipeline_stage_9_1_Twiddle_im10_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_fft_stage_9_Pipeline_stage_9_1_Twiddle_re9_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_fft_stage_9_Pipeline_stage_9_2.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_fifo_w32_d2_S.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_fifo_w64_d1024_A.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_flow_control_loop_pipe_sequential_init.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_fmul_32ns_32ns_32_4_max_dsp_1.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_fsub_32ns_32ns_32_5_full_dsp_1.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_gmem_m_axi.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_hls_deadlock_detection_unit.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_hls_deadlock_detector.vh filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_hls_deadlock_report_unit.vh filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_load_initial_buffer.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_load_initial_buffer_Pipeline_4.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_load_initial_buffer_Pipeline_VITIS_LOOP_134_1.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_load_initial_buffer_Pipeline_VITIS_LOOP_142_2.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_load_initial_buffer_Pipeline_VITIS_LOOP_150_3.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_load_nfft_value.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_load_nfft_value_BufferIN_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_load_nfft_value_Pipeline_VITIS_LOOP_216_2.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_load_nfft_value_Pipeline_VITIS_LOOP_220_3.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_mul_mul_11ns_12ns_23_4_1.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_mul_mul_12ns_13ns_25_4_1.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_mux_21_32_1_1.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_mux_53_32_1_1.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_normaling.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_normaling_Pipeline_VITIS_LOOP_5650_1_VITIS_LOOP_5651_2.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_process2.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_process2_Buff3_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_process_Pipeline_VITIS_LOOP_165_2.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_process_Pipeline_VITIS_LOOP_169_3.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_process_r.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_process_r_BurstBuff_V_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_start_for_fft_stage_10_U0.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_start_for_fft_stage_1_U0.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_start_for_fft_stage_2_U0.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_start_for_fft_stage_3_U0.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_start_for_fft_stage_4_U0.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_start_for_fft_stage_5_U0.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_start_for_fft_stage_6_U0.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_start_for_fft_stage_7_U0.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_start_for_fft_stage_8_U0.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_start_for_fft_stage_9_U0.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_start_for_load_nfft_value_U0.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/766e/hdl/verilog/Processing_HW_urem_10ns_4ns_3_14_1.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/83df/hdl/fifo_generator_v13_2_rfs.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/83df/hdl/fifo_generator_v13_2_rfs.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/83df/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/83df/simulation/fifo_generator_vlog_beh.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/8fd3/hdl/verilog/processing_system7_v5_5_atc.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/8fd3/hdl/verilog/processing_system7_v5_5_aw_atc.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/8fd3/hdl/verilog/processing_system7_v5_5_b_atc.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/8fd3/hdl/verilog/processing_system7_v5_5_trace_buffer.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/8fd3/hdl/verilog/processing_system7_v5_5_w_atc.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/910d/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/ab19/hdl/mult_gen_v12_0_vh_rfs.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/b0ac/hdl/xbip_dsp48_multadd_v3_0_vh_rfs.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/cdbf/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/d367/hdl/xbip_bram18k_v3_0_vh_rfs.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_0.vh filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/ee60/hdl/processing_system7_vip_v1_0_15_apis.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/ee60/hdl/processing_system7_vip_v1_0_15_axi_acp.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/ee60/hdl/processing_system7_vip_v1_0_15_axi_gp.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/ee60/hdl/processing_system7_vip_v1_0_15_axi_hp.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/ee60/hdl/processing_system7_vip_v1_0_15_local_params.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/ee60/hdl/processing_system7_vip_v1_0_15_reg_init.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/ee60/hdl/processing_system7_vip_v1_0_15_reg_params.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/ee60/hdl/processing_system7_vip_v1_0_15_unused_ports.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/ee60/hdl/processing_system7_vip_v1_0_vl_rfs.sv filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/ipshared/ffc2/hdl/axi_vip_v1_1_vl_rfs.sv filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/sim/design_1.protoinst filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/sim/design_1.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/synth/design_1.hwdef filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.gen/sources_1/bd/design_1/synth/design_1.v filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.hw/Vivado.lpr filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/.jobs/vrs_config_1.xml filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/design_1_Processing_HW_0_0_synth_1/.vivado.begin.rst filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/design_1_Processing_HW_0_0_synth_1/ISEWrap.js filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/design_1_Processing_HW_0_0_synth_1/ISEWrap.sh filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/design_1_Processing_HW_0_0_synth_1/design_1_Processing_HW_0_0.dcp filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/design_1_Processing_HW_0_0_synth_1/design_1_Processing_HW_0_0.tcl filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/design_1_Processing_HW_0_0_synth_1/design_1_Processing_HW_0_0.vds filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/design_1_Processing_HW_0_0_synth_1/design_1_Processing_HW_0_0_utilization_synth.pb filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/design_1_Processing_HW_0_0_synth_1/design_1_Processing_HW_0_0_utilization_synth.rpt filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/design_1_Processing_HW_0_0_synth_1/dont_touch.xdc filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/design_1_Processing_HW_0_0_synth_1/gen_run.xml filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/design_1_Processing_HW_0_0_synth_1/htr.txt filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/design_1_Processing_HW_0_0_synth_1/rundef.js filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/design_1_Processing_HW_0_0_synth_1/runme.bat filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/design_1_Processing_HW_0_0_synth_1/runme.log filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/design_1_Processing_HW_0_0_synth_1/runme.sh filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/design_1_Processing_HW_0_0_synth_1/vivado.pb filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/design_1_auto_pc_0_synth_1/.vivado.begin.rst filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/design_1_auto_pc_0_synth_1/ISEWrap.js filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/design_1_auto_pc_0_synth_1/ISEWrap.sh filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/design_1_auto_pc_0_synth_1/design_1_auto_pc_0.dcp filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/design_1_auto_pc_0_synth_1/design_1_auto_pc_0.tcl filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/design_1_auto_pc_0_synth_1/design_1_auto_pc_0.vds filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/design_1_auto_pc_0_synth_1/design_1_auto_pc_0_utilization_synth.pb filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/design_1_auto_pc_0_synth_1/design_1_auto_pc_0_utilization_synth.rpt filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/design_1_auto_pc_0_synth_1/dont_touch.xdc filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/design_1_auto_pc_0_synth_1/gen_run.xml filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/design_1_auto_pc_0_synth_1/htr.txt filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/design_1_auto_pc_0_synth_1/rundef.js filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/design_1_auto_pc_0_synth_1/runme.bat filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/design_1_auto_pc_0_synth_1/runme.log filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/design_1_auto_pc_0_synth_1/runme.sh filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/design_1_auto_pc_0_synth_1/vivado.pb filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/design_1_processing_system7_0_0_synth_1/.vivado.begin.rst filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/design_1_processing_system7_0_0_synth_1/ISEWrap.js filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/design_1_processing_system7_0_0_synth_1/ISEWrap.sh filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/design_1_processing_system7_0_0_synth_1/design_1_processing_system7_0_0.dcp filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/design_1_processing_system7_0_0_synth_1/design_1_processing_system7_0_0.tcl filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/design_1_processing_system7_0_0_synth_1/design_1_processing_system7_0_0.vds filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/design_1_processing_system7_0_0_synth_1/design_1_processing_system7_0_0_utilization_synth.pb filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/design_1_processing_system7_0_0_synth_1/design_1_processing_system7_0_0_utilization_synth.rpt filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/design_1_processing_system7_0_0_synth_1/dont_touch.xdc filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/design_1_processing_system7_0_0_synth_1/gen_run.xml filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/design_1_processing_system7_0_0_synth_1/htr.txt filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/design_1_processing_system7_0_0_synth_1/rundef.js filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/design_1_processing_system7_0_0_synth_1/runme.bat filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/design_1_processing_system7_0_0_synth_1/runme.log filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/design_1_processing_system7_0_0_synth_1/runme.sh filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/design_1_processing_system7_0_0_synth_1/vivado.pb filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/design_1_rst_ps7_0_50M_0_synth_1/.vivado.begin.rst filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/design_1_rst_ps7_0_50M_0_synth_1/ISEWrap.js filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/design_1_rst_ps7_0_50M_0_synth_1/ISEWrap.sh filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/design_1_rst_ps7_0_50M_0_synth_1/design_1_rst_ps7_0_50M_0.dcp filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/design_1_rst_ps7_0_50M_0_synth_1/design_1_rst_ps7_0_50M_0.tcl filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/design_1_rst_ps7_0_50M_0_synth_1/design_1_rst_ps7_0_50M_0.vds filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/design_1_rst_ps7_0_50M_0_synth_1/design_1_rst_ps7_0_50M_0_utilization_synth.pb filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/design_1_rst_ps7_0_50M_0_synth_1/design_1_rst_ps7_0_50M_0_utilization_synth.rpt filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/design_1_rst_ps7_0_50M_0_synth_1/dont_touch.xdc filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/design_1_rst_ps7_0_50M_0_synth_1/gen_run.xml filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/design_1_rst_ps7_0_50M_0_synth_1/htr.txt filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/design_1_rst_ps7_0_50M_0_synth_1/rundef.js filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/design_1_rst_ps7_0_50M_0_synth_1/runme.bat filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/design_1_rst_ps7_0_50M_0_synth_1/runme.log filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/design_1_rst_ps7_0_50M_0_synth_1/runme.sh filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/design_1_rst_ps7_0_50M_0_synth_1/vivado.pb filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/impl_1/.init_design.begin.rst filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/impl_1/.opt_design.begin.rst filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/impl_1/.phys_opt_design.begin.rst filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/impl_1/.place_design.begin.rst filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/impl_1/.route_design.begin.rst filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/impl_1/.vivado.begin.rst filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/impl_1/.write_bitstream.begin.rst filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/impl_1/ISEWrap.js filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/impl_1/ISEWrap.sh filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/impl_1/design_1_wrapper.bit filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/impl_1/design_1_wrapper.tcl filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/impl_1/design_1_wrapper.vdi filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/impl_1/design_1_wrapper_bus_skew_routed.rpt filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/impl_1/design_1_wrapper_bus_skew_routed.rpx filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/impl_1/design_1_wrapper_clock_utilization_routed.rpt filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/impl_1/design_1_wrapper_control_sets_placed.rpt filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/impl_1/design_1_wrapper_drc_opted.rpt filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/impl_1/design_1_wrapper_drc_opted.rpx filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/impl_1/design_1_wrapper_drc_routed.rpt filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/impl_1/design_1_wrapper_drc_routed.rpx filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/impl_1/design_1_wrapper_io_placed.rpt filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpx filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/impl_1/design_1_wrapper_opt.dcp filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/impl_1/design_1_wrapper_physopt.dcp filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/impl_1/design_1_wrapper_placed.dcp filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/impl_1/design_1_wrapper_power_routed.rpt filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/impl_1/design_1_wrapper_power_routed.rpx filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/impl_1/design_1_wrapper_power_summary_routed.pb filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/impl_1/design_1_wrapper_route_status.rpt filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/impl_1/design_1_wrapper_routed.dcp filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/impl_1/design_1_wrapper_timing_summary_routed.pb filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/impl_1/design_1_wrapper_timing_summary_routed.rpt filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/impl_1/design_1_wrapper_timing_summary_routed.rpx filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/impl_1/design_1_wrapper_utilization_placed.pb filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/impl_1/design_1_wrapper_utilization_placed.rpt filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/impl_1/gen_run.xml filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/impl_1/htr.txt filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/impl_1/init_design.pb filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/impl_1/opt_design.pb filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/impl_1/phys_opt_design.pb filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/impl_1/place_design.pb filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/impl_1/project.wdf filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/impl_1/route_design.pb filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/impl_1/rundef.js filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/impl_1/runme.bat filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/impl_1/runme.log filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/impl_1/runme.sh filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/impl_1/vivado.pb filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/impl_1/write_bitstream.pb filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/synth_1/.tcl filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/synth_1/.vivado.begin.rst filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/synth_1/ISEWrap.js filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/synth_1/ISEWrap.sh filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/synth_1/design_1_wrapper.dcp filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/synth_1/design_1_wrapper.tcl filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/synth_1/design_1_wrapper.vds filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/synth_1/design_1_wrapper_utilization_synth.pb filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/synth_1/design_1_wrapper_utilization_synth.rpt filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/synth_1/dont_touch.xdc filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/synth_1/gen_run.xml filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/synth_1/htr.txt filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/synth_1/rundef.js filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/synth_1/runme.bat filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/synth_1/runme.log filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/synth_1/runme.sh filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.runs/synth_1/vivado.pb filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.srcs/sources_1/bd/design_1/design_1.bd filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.srcs/sources_1/bd/design_1/design_1.bda filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.srcs/sources_1/bd/design_1/ip/design_1_Processing_HW_0_0/design_1_Processing_HW_0_0.xci filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.xci filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xci filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.srcs/sources_1/bd/design_1/ip/design_1_ps7_0_axi_periph_0/design_1_ps7_0_axi_periph_0.xci filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xci filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/design_1_xlconcat_0_0.xci filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui filter=lfs diff=lfs merge=lfs -text
/soldriver/Vivado/Vivado.xpr filter=lfs diff=lfs merge=lfs -text
/soldriver/build_Vivado_project.sh filter=lfs diff=lfs merge=lfs -text
/soldriver/data_bin/data.txz filter=lfs diff=lfs merge=lfs -text
/soldriver/programOverlay.py filter=lfs diff=lfs merge=lfs -text
/soldriver/radioastro_SW_power_ranger/Makefile filter=lfs diff=lfs merge=lfs -text
/soldriver/radioastro_SW_power_ranger/plot_profiles.py filter=lfs diff=lfs merge=lfs -text
/soldriver/radioastro_SW_power_ranger/run_all.sh filter=lfs diff=lfs merge=lfs -text
/soldriver/radioastro_SW_power_ranger/src/CAccelProxy.cpp filter=lfs diff=lfs merge=lfs -text
/soldriver/radioastro_SW_power_ranger/src/CAccelProxy.hpp filter=lfs diff=lfs merge=lfs -text
/soldriver/radioastro_SW_power_ranger/src/CFFTDriver.cpp filter=lfs diff=lfs merge=lfs -text
/soldriver/radioastro_SW_power_ranger/src/CFFTDriver.hpp filter=lfs diff=lfs merge=lfs -text
/soldriver/radioastro_SW_power_ranger/src/CXADCProxy.cpp filter=lfs diff=lfs merge=lfs -text
/soldriver/radioastro_SW_power_ranger/src/CXADCProxy.hpp filter=lfs diff=lfs merge=lfs -text
/soldriver/radioastro_SW_power_ranger/src/driver/Makefile filter=lfs diff=lfs merge=lfs -text
/soldriver/radioastro_SW_power_ranger/src/driver/clean filter=lfs diff=lfs merge=lfs -text
/soldriver/radioastro_SW_power_ranger/src/driver/load filter=lfs diff=lfs merge=lfs -text
/soldriver/radioastro_SW_power_ranger/src/driver/testtimer.c filter=lfs diff=lfs merge=lfs -text
/soldriver/radioastro_SW_power_ranger/src/driver/unload filter=lfs diff=lfs merge=lfs -text
/soldriver/radioastro_SW_power_ranger/src/fxp_utils.h filter=lfs diff=lfs merge=lfs -text
/soldriver/radioastro_SW_power_ranger/src/radioastro.cpp filter=lfs diff=lfs merge=lfs -text
/soldriver/radioastro_SW_power_ranger/src/signal_processing.cpp filter=lfs diff=lfs merge=lfs -text
/soldriver/radioastro_SW_power_ranger/src/signal_processing.h filter=lfs diff=lfs merge=lfs -text
/soldriver/radioastro_SW_power_ranger/src/utils.cpp filter=lfs diff=lfs merge=lfs -text
/soldriver/radioastro_SW_power_ranger/src/utils.h filter=lfs diff=lfs merge=lfs -text
/soldriver/sol12.bit filter=lfs diff=lfs merge=lfs -text
/soldriver/sol12.hwh filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/constraints.xdc filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12.zip filter=lfs diff=lfs merge=lfs -text
/soldriver12/Screenshot[[:space:]]from[[:space:]]2025-05-20[[:space:]]03-14-27.png filter=lfs diff=lfs merge=lfs -text
/soldriver12/Vivado.tcl filter=lfs diff=lfs merge=lfs -text
/soldriver12/data_bin/data.txz filter=lfs diff=lfs merge=lfs -text
/soldriver12/programOverlay.py filter=lfs diff=lfs merge=lfs -text
/soldriver12/radioastro_SW_power_ranger/Makefile filter=lfs diff=lfs merge=lfs -text
/soldriver12/radioastro_SW_power_ranger/plot_profiles.py filter=lfs diff=lfs merge=lfs -text
/soldriver12/radioastro_SW_power_ranger/run_all.sh filter=lfs diff=lfs merge=lfs -text
/soldriver12/radioastro_SW_power_ranger/src/CAccelProxy.cpp filter=lfs diff=lfs merge=lfs -text
/soldriver12/radioastro_SW_power_ranger/src/CAccelProxy.hpp filter=lfs diff=lfs merge=lfs -text
/soldriver12/radioastro_SW_power_ranger/src/CFFTDriver.cpp filter=lfs diff=lfs merge=lfs -text
/soldriver12/radioastro_SW_power_ranger/src/CFFTDriver.hpp filter=lfs diff=lfs merge=lfs -text
/soldriver12/radioastro_SW_power_ranger/src/CXADCProxy.cpp filter=lfs diff=lfs merge=lfs -text
/soldriver12/radioastro_SW_power_ranger/src/CXADCProxy.hpp filter=lfs diff=lfs merge=lfs -text
/soldriver12/radioastro_SW_power_ranger/src/driver/Makefile filter=lfs diff=lfs merge=lfs -text
/soldriver12/radioastro_SW_power_ranger/src/driver/clean filter=lfs diff=lfs merge=lfs -text
/soldriver12/radioastro_SW_power_ranger/src/driver/fft_driver.c filter=lfs diff=lfs merge=lfs -text
/soldriver12/radioastro_SW_power_ranger/src/driver/load filter=lfs diff=lfs merge=lfs -text
/soldriver12/radioastro_SW_power_ranger/src/driver/testtimer.txt filter=lfs diff=lfs merge=lfs -text
/soldriver12/radioastro_SW_power_ranger/src/driver/unload filter=lfs diff=lfs merge=lfs -text
/soldriver12/radioastro_SW_power_ranger/src/fxp_utils.h filter=lfs diff=lfs merge=lfs -text
/soldriver12/radioastro_SW_power_ranger/src/radioastro.cpp filter=lfs diff=lfs merge=lfs -text
/soldriver12/radioastro_SW_power_ranger/src/signal_processing.cpp filter=lfs diff=lfs merge=lfs -text
/soldriver12/radioastro_SW_power_ranger/src/signal_processing.h filter=lfs diff=lfs merge=lfs -text
/soldriver12/radioastro_SW_power_ranger/src/utils.cpp filter=lfs diff=lfs merge=lfs -text
/soldriver12/radioastro_SW_power_ranger/src/utils.h filter=lfs diff=lfs merge=lfs -text
/soldriver12/sol12.bit filter=lfs diff=lfs merge=lfs -text
/soldriver12/sol12.hwh filter=lfs diff=lfs merge=lfs -text
/soldriver12/with_driver.bit filter=lfs diff=lfs merge=lfs -text
/soldriver12/with_driver.hwh filter=lfs diff=lfs merge=lfs -text
/Pipelevel11.bit filter=lfs diff=lfs merge=lfs -text
/Pipelevel11.hwh filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/component.xml filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/constraints/Processing_HW_ooc.xdc filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/doc/ReleaseNotes.txt filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/drivers/Processing_HW_v1_0/data/Processing_HW.mdd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/drivers/Processing_HW_v1_0/data/Processing_HW.tcl filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/drivers/Processing_HW_v1_0/src/Makefile filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/drivers/Processing_HW_v1_0/src/xprocessing_hw.c filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/drivers/Processing_HW_v1_0/src/xprocessing_hw.h filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/drivers/Processing_HW_v1_0/src/xprocessing_hw_hw.h filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/drivers/Processing_HW_v1_0/src/xprocessing_hw_linux.c filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/drivers/Processing_HW_v1_0/src/xprocessing_hw_sinit.c filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/ip/Processing_HW_fadd_32ns_32ns_32_5_full_dsp_1_ip.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/ip/Processing_HW_faddfsub_32ns_32ns_32_5_full_dsp_1_ip.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/ip/Processing_HW_fdiv_32ns_32ns_32_16_no_dsp_1_ip.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/ip/Processing_HW_fmul_32ns_32ns_32_4_max_dsp_1_ip.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/ip/Processing_HW_fsub_32ns_32ns_32_5_full_dsp_1_ip.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_Buff0_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_Spectrumoutput_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_Top_DataFlox.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_Windowing.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_Windowing_Pipeline_VITIS_LOOP_5637_1.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_Windowing_Pipeline_VITIS_LOOP_5641_2.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_Windowing_Pipeline_VITIS_LOOP_5641_2_Hann_0_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_Windowing_Pipeline_VITIS_LOOP_5641_2_Hann_0_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_Windowing_Pipeline_VITIS_LOOP_5641_2_Hann_1_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_Windowing_Pipeline_VITIS_LOOP_5641_2_Hann_1_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_Windowing_Pipeline_VITIS_LOOP_5641_2_Hann_2_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_Windowing_Pipeline_VITIS_LOOP_5641_2_Hann_2_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_Windowing_Pipeline_VITIS_LOOP_5641_2_Hann_3_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_Windowing_Pipeline_VITIS_LOOP_5641_2_Hann_3_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_Windowing_Pipeline_VITIS_LOOP_5641_2_Hann_4_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_Windowing_Pipeline_VITIS_LOOP_5641_2_Hann_4_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_control_s_axi.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_fadd_32ns_32ns_32_5_full_dsp_1.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_faddfsub_32ns_32ns_32_5_full_dsp_1.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_fdiv_32ns_32ns_32_16_no_dsp_1.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_fft_stage_1.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_fft_stage_10.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_fft_stage_10_In_re_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_fft_stage_10_Pipeline_stage_10_0.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_fft_stage_10_Pipeline_stage_10_1.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_fft_stage_10_Pipeline_stage_10_1_Twiddle_im12_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_fft_stage_10_Pipeline_stage_10_1_Twiddle_im12_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_fft_stage_10_Pipeline_stage_10_1_Twiddle_re11_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_fft_stage_10_Pipeline_stage_10_1_Twiddle_re11_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_fft_stage_10_Pipeline_stage_10_2.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_fft_stage_1_Pipeline_stage_1_counter_stage_1_total.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_fft_stage_2.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_fft_stage_2_In_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_fft_stage_2_OutBuff_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_fft_stage_2_Pipeline_stage_2_0.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_fft_stage_2_Pipeline_stage_2_1.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_fft_stage_2_Pipeline_stage_2_1_Twiddle_im_12_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_fft_stage_2_Pipeline_stage_2_1_Twiddle_re_11_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_fft_stage_2_Pipeline_stage_2_2.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_fft_stage_3.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_fft_stage_3_In_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_fft_stage_3_OutBuff_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_fft_stage_3_Pipeline_stage_3_0.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_fft_stage_3_Pipeline_stage_3_1.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_fft_stage_3_Pipeline_stage_3_1_Twiddle_im_1_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_fft_stage_3_Pipeline_stage_3_1_Twiddle_re_1_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_fft_stage_3_Pipeline_stage_3_2.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_fft_stage_4.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_fft_stage_4_In_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_fft_stage_4_OutBuff_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_fft_stage_4_Pipeline_stage_4_0.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_fft_stage_4_Pipeline_stage_4_1.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_fft_stage_4_Pipeline_stage_4_1_Twiddle_im_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_fft_stage_4_Pipeline_stage_4_1_Twiddle_re_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_fft_stage_4_Pipeline_stage_4_2.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_fft_stage_5.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_fft_stage_5_In_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_fft_stage_5_OutBuff_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_fft_stage_5_Pipeline_stage_5_0.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_fft_stage_5_Pipeline_stage_5_1.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_fft_stage_5_Pipeline_stage_5_1_Twiddle_im2_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_fft_stage_5_Pipeline_stage_5_1_Twiddle_im2_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_fft_stage_5_Pipeline_stage_5_1_Twiddle_re1_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_fft_stage_5_Pipeline_stage_5_1_Twiddle_re1_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_fft_stage_5_Pipeline_stage_5_2.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_fft_stage_6.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_fft_stage_6_In_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_fft_stage_6_OutBuff_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_fft_stage_6_Pipeline_stage_6_0.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_fft_stage_6_Pipeline_stage_6_1.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_fft_stage_6_Pipeline_stage_6_1_Twiddle_im4_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_fft_stage_6_Pipeline_stage_6_1_Twiddle_im4_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_fft_stage_6_Pipeline_stage_6_1_Twiddle_re3_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_fft_stage_6_Pipeline_stage_6_1_Twiddle_re3_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_fft_stage_6_Pipeline_stage_6_2.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_fft_stage_7.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_fft_stage_7_In_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_fft_stage_7_OutBuff_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_fft_stage_7_Pipeline_stage_7_0.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_fft_stage_7_Pipeline_stage_7_1.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_fft_stage_7_Pipeline_stage_7_1_Twiddle_im6_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_fft_stage_7_Pipeline_stage_7_1_Twiddle_im6_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_fft_stage_7_Pipeline_stage_7_1_Twiddle_re5_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_fft_stage_7_Pipeline_stage_7_1_Twiddle_re5_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_fft_stage_7_Pipeline_stage_7_2.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_fft_stage_8.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_fft_stage_8_In_re_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_fft_stage_8_OutBuff_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_fft_stage_8_Pipeline_stage_8_0.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_fft_stage_8_Pipeline_stage_8_1.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_fft_stage_8_Pipeline_stage_8_1_Twiddle_im8_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_fft_stage_8_Pipeline_stage_8_1_Twiddle_im8_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_fft_stage_8_Pipeline_stage_8_1_Twiddle_re7_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_fft_stage_8_Pipeline_stage_8_1_Twiddle_re7_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_fft_stage_8_Pipeline_stage_8_2.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_fft_stage_9.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_fft_stage_9_In_re_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_fft_stage_9_OutBuff_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_fft_stage_9_Pipeline_stage_9_0.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_fft_stage_9_Pipeline_stage_9_1.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_fft_stage_9_Pipeline_stage_9_1_Twiddle_im10_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_fft_stage_9_Pipeline_stage_9_1_Twiddle_im10_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_fft_stage_9_Pipeline_stage_9_1_Twiddle_re9_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_fft_stage_9_Pipeline_stage_9_1_Twiddle_re9_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_fft_stage_9_Pipeline_stage_9_2.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_fifo_w32_d2_S.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_fifo_w64_d1024_A.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_flow_control_loop_pipe_sequential_init.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_fmul_32ns_32ns_32_4_max_dsp_1.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_fsub_32ns_32ns_32_5_full_dsp_1.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_gmem_m_axi.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_hls_deadlock_detection_unit.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_hls_deadlock_detector.vh filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_hls_deadlock_report_unit.vh filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_load_initial_buffer.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_load_initial_buffer_Pipeline_4.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_load_initial_buffer_Pipeline_VITIS_LOOP_134_1.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_load_initial_buffer_Pipeline_VITIS_LOOP_142_2.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_load_initial_buffer_Pipeline_VITIS_LOOP_150_3.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_load_nfft_value.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_load_nfft_value_BufferIN_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_load_nfft_value_Pipeline_VITIS_LOOP_216_2.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_load_nfft_value_Pipeline_VITIS_LOOP_220_3.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_mul_mul_11ns_12ns_23_4_1.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_mul_mul_12ns_13ns_25_4_1.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_mux_21_32_1_1.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_mux_53_32_1_1.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_normaling.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_normaling_Pipeline_VITIS_LOOP_5650_1_VITIS_LOOP_5651_2.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_process2.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_process2_Buff3_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_process_Pipeline_VITIS_LOOP_165_2.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_process_Pipeline_VITIS_LOOP_169_3.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_process_r.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_process_r_BurstBuff_V_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_start_for_fft_stage_10_U0.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_start_for_fft_stage_1_U0.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_start_for_fft_stage_2_U0.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_start_for_fft_stage_3_U0.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_start_for_fft_stage_4_U0.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_start_for_fft_stage_5_U0.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_start_for_fft_stage_6_U0.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_start_for_fft_stage_7_U0.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_start_for_fft_stage_8_U0.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_start_for_fft_stage_9_U0.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_start_for_load_nfft_value_U0.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/verilog/Processing_HW_urem_10ns_4ns_3_14_1.v filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_Buff0_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_Spectrumoutput_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_Top_DataFlox.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_Windowing.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_Windowing_Pipeline_VITIS_LOOP_5637_1.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_Windowing_Pipeline_VITIS_LOOP_5641_2.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_Windowing_Pipeline_VITIS_LOOP_5641_2_Hann_0_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_Windowing_Pipeline_VITIS_LOOP_5641_2_Hann_1_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_Windowing_Pipeline_VITIS_LOOP_5641_2_Hann_2_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_Windowing_Pipeline_VITIS_LOOP_5641_2_Hann_3_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_Windowing_Pipeline_VITIS_LOOP_5641_2_Hann_4_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_control_s_axi.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_fadd_32ns_32ns_32_5_full_dsp_1.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_faddfsub_32ns_32ns_32_5_full_dsp_1.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_fdiv_32ns_32ns_32_16_no_dsp_1.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_fft_stage_1.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_fft_stage_10.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_fft_stage_10_In_re_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_fft_stage_10_Pipeline_stage_10_0.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_fft_stage_10_Pipeline_stage_10_1.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_fft_stage_10_Pipeline_stage_10_1_Twiddle_im12_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_fft_stage_10_Pipeline_stage_10_1_Twiddle_re11_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_fft_stage_10_Pipeline_stage_10_2.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_fft_stage_1_Pipeline_stage_1_counter_stage_1_total.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_fft_stage_2.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_fft_stage_2_In_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_fft_stage_2_OutBuff_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_fft_stage_2_Pipeline_stage_2_0.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_fft_stage_2_Pipeline_stage_2_1.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_fft_stage_2_Pipeline_stage_2_1_Twiddle_im_12_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_fft_stage_2_Pipeline_stage_2_1_Twiddle_re_11_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_fft_stage_2_Pipeline_stage_2_2.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_fft_stage_3.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_fft_stage_3_In_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_fft_stage_3_OutBuff_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_fft_stage_3_Pipeline_stage_3_0.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_fft_stage_3_Pipeline_stage_3_1.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_fft_stage_3_Pipeline_stage_3_1_Twiddle_im_1_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_fft_stage_3_Pipeline_stage_3_1_Twiddle_re_1_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_fft_stage_3_Pipeline_stage_3_2.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_fft_stage_4.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_fft_stage_4_In_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_fft_stage_4_OutBuff_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_fft_stage_4_Pipeline_stage_4_0.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_fft_stage_4_Pipeline_stage_4_1.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_fft_stage_4_Pipeline_stage_4_1_Twiddle_im_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_fft_stage_4_Pipeline_stage_4_1_Twiddle_re_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_fft_stage_4_Pipeline_stage_4_2.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_fft_stage_5.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_fft_stage_5_In_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_fft_stage_5_OutBuff_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_fft_stage_5_Pipeline_stage_5_0.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_fft_stage_5_Pipeline_stage_5_1.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_fft_stage_5_Pipeline_stage_5_1_Twiddle_im2_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_fft_stage_5_Pipeline_stage_5_1_Twiddle_re1_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_fft_stage_5_Pipeline_stage_5_2.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_fft_stage_6.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_fft_stage_6_In_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_fft_stage_6_OutBuff_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_fft_stage_6_Pipeline_stage_6_0.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_fft_stage_6_Pipeline_stage_6_1.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_fft_stage_6_Pipeline_stage_6_1_Twiddle_im4_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_fft_stage_6_Pipeline_stage_6_1_Twiddle_re3_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_fft_stage_6_Pipeline_stage_6_2.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_fft_stage_7.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_fft_stage_7_In_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_fft_stage_7_OutBuff_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_fft_stage_7_Pipeline_stage_7_0.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_fft_stage_7_Pipeline_stage_7_1.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_fft_stage_7_Pipeline_stage_7_1_Twiddle_im6_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_fft_stage_7_Pipeline_stage_7_1_Twiddle_re5_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_fft_stage_7_Pipeline_stage_7_2.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_fft_stage_8.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_fft_stage_8_In_re_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_fft_stage_8_OutBuff_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_fft_stage_8_Pipeline_stage_8_0.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_fft_stage_8_Pipeline_stage_8_1.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_fft_stage_8_Pipeline_stage_8_1_Twiddle_im8_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_fft_stage_8_Pipeline_stage_8_1_Twiddle_re7_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_fft_stage_8_Pipeline_stage_8_2.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_fft_stage_9.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_fft_stage_9_In_re_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_fft_stage_9_OutBuff_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_fft_stage_9_Pipeline_stage_9_0.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_fft_stage_9_Pipeline_stage_9_1.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_fft_stage_9_Pipeline_stage_9_1_Twiddle_im10_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_fft_stage_9_Pipeline_stage_9_1_Twiddle_re9_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_fft_stage_9_Pipeline_stage_9_2.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_fifo_w32_d2_S.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_fifo_w64_d1024_A.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_flow_control_loop_pipe_sequential_init.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_fmul_32ns_32ns_32_4_max_dsp_1.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_fsub_32ns_32ns_32_5_full_dsp_1.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_gmem_m_axi.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_load_initial_buffer.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_load_initial_buffer_Pipeline_4.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_load_initial_buffer_Pipeline_VITIS_LOOP_134_1.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_load_initial_buffer_Pipeline_VITIS_LOOP_142_2.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_load_initial_buffer_Pipeline_VITIS_LOOP_150_3.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_load_nfft_value.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_load_nfft_value_BufferIN_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_load_nfft_value_Pipeline_VITIS_LOOP_216_2.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_load_nfft_value_Pipeline_VITIS_LOOP_220_3.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_mul_mul_11ns_12ns_23_4_1.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_mul_mul_12ns_13ns_25_4_1.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_mux_21_32_1_1.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_mux_53_32_1_1.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_normaling.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_normaling_Pipeline_VITIS_LOOP_5650_1_VITIS_LOOP_5651_2.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_process2.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_process2_Buff3_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_process_Pipeline_VITIS_LOOP_165_2.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_process_Pipeline_VITIS_LOOP_169_3.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_process_r.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_process_r_BurstBuff_V_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_start_for_fft_stage_10_U0.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_start_for_fft_stage_1_U0.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_start_for_fft_stage_2_U0.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_start_for_fft_stage_3_U0.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_start_for_fft_stage_4_U0.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_start_for_fft_stage_5_U0.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_start_for_fft_stage_6_U0.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_start_for_fft_stage_7_U0.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_start_for_fft_stage_8_U0.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_start_for_fft_stage_9_U0.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_start_for_load_nfft_value_U0.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/hdl/vhdl/Processing_HW_urem_10ns_4ns_3_14_1.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/misc/logo.png filter=lfs diff=lfs merge=lfs -text
/soldriver12/IP_Catalog/sol12/xgui/Processing_HW_v1_0.tcl filter=lfs diff=lfs merge=lfs -text
/sol11_fixed/HLS/FFT_HW.cpp filter=lfs diff=lfs merge=lfs -text
/sol11_fixed/HLS/FFT_HW.h filter=lfs diff=lfs merge=lfs -text
/sol11_fixed/HLS/Testbench.cpp filter=lfs diff=lfs merge=lfs -text
/sol11_fixed/IP-catalog/Sol11.zip filter=lfs diff=lfs merge=lfs -text
/sol11_fixed/Screenshot[[:space:]]from[[:space:]]2025-05-19[[:space:]]23-18-00.png filter=lfs diff=lfs merge=lfs -text
/sol11_fixed/data_bin/data.txz filter=lfs diff=lfs merge=lfs -text
/sol11_fixed/programOverlay.py filter=lfs diff=lfs merge=lfs -text
/sol11_fixed/radioastro_SW_power_ranger/Makefile filter=lfs diff=lfs merge=lfs -text
/sol11_fixed/radioastro_SW_power_ranger/plot_profiles.py filter=lfs diff=lfs merge=lfs -text
/sol11_fixed/radioastro_SW_power_ranger/run_all.sh filter=lfs diff=lfs merge=lfs -text
/sol11_fixed/radioastro_SW_power_ranger/src/CAccelProxy.cpp filter=lfs diff=lfs merge=lfs -text
/sol11_fixed/radioastro_SW_power_ranger/src/CAccelProxy.hpp filter=lfs diff=lfs merge=lfs -text
/sol11_fixed/radioastro_SW_power_ranger/src/CFFTDriver.cpp filter=lfs diff=lfs merge=lfs -text
/sol11_fixed/radioastro_SW_power_ranger/src/CFFTDriver.hpp filter=lfs diff=lfs merge=lfs -text
/sol11_fixed/radioastro_SW_power_ranger/src/CXADCProxy.cpp filter=lfs diff=lfs merge=lfs -text
/sol11_fixed/radioastro_SW_power_ranger/src/CXADCProxy.hpp filter=lfs diff=lfs merge=lfs -text
/sol11_fixed/radioastro_SW_power_ranger/src/fxp_utils.h filter=lfs diff=lfs merge=lfs -text
/sol11_fixed/radioastro_SW_power_ranger/src/radioastro.cpp filter=lfs diff=lfs merge=lfs -text
/sol11_fixed/radioastro_SW_power_ranger/src/signal_processing.cpp filter=lfs diff=lfs merge=lfs -text
/sol11_fixed/radioastro_SW_power_ranger/src/signal_processing.h filter=lfs diff=lfs merge=lfs -text
/sol11_fixed/radioastro_SW_power_ranger/src/utils.cpp filter=lfs diff=lfs merge=lfs -text
/sol11_fixed/radioastro_SW_power_ranger/src/utils.h filter=lfs diff=lfs merge=lfs -text
/sol11_fixed/sol11.bit filter=lfs diff=lfs merge=lfs -text
/sol11_fixed/sol11.hwh filter=lfs diff=lfs merge=lfs -text
/sol11_fixed/sol11.tcl filter=lfs diff=lfs merge=lfs -text
/Pipelevel11_NOCAHCE.bit filter=lfs diff=lfs merge=lfs -text
/Pipelevel11_NOCAHCE.hwh filter=lfs diff=lfs merge=lfs -text
/Pipeline11Cache.bit filter=lfs diff=lfs merge=lfs -text
/Pipeline11Cache.hwh filter=lfs diff=lfs merge=lfs -text
/sol11_ap/HLS/FFT_HW.cpp filter=lfs diff=lfs merge=lfs -text
/sol11_ap/HLS/FFT_HW.h filter=lfs diff=lfs merge=lfs -text
/sol11_ap/HLS/Testbench.cpp filter=lfs diff=lfs merge=lfs -text
/sol11_ap/IP-catalog/Sol11.zip filter=lfs diff=lfs merge=lfs -text
/sol11_ap/Screenshot[[:space:]]from[[:space:]]2025-05-19[[:space:]]23-18-00.png filter=lfs diff=lfs merge=lfs -text
/sol11_ap/data_bin/data.txz filter=lfs diff=lfs merge=lfs -text
/sol11_ap/programOverlay.py filter=lfs diff=lfs merge=lfs -text
/sol11_ap/radioastro_SW_power_ranger/Makefile filter=lfs diff=lfs merge=lfs -text
/sol11_ap/radioastro_SW_power_ranger/plot_profiles.py filter=lfs diff=lfs merge=lfs -text
/sol11_ap/radioastro_SW_power_ranger/run_all.sh filter=lfs diff=lfs merge=lfs -text
/sol11_ap/radioastro_SW_power_ranger/src/CAccelProxy.cpp filter=lfs diff=lfs merge=lfs -text
/sol11_ap/radioastro_SW_power_ranger/src/CAccelProxy.hpp filter=lfs diff=lfs merge=lfs -text
/sol11_ap/radioastro_SW_power_ranger/src/CFFTDriver.cpp filter=lfs diff=lfs merge=lfs -text
/sol11_ap/radioastro_SW_power_ranger/src/CFFTDriver.hpp filter=lfs diff=lfs merge=lfs -text
/sol11_ap/radioastro_SW_power_ranger/src/CXADCProxy.cpp filter=lfs diff=lfs merge=lfs -text
/sol11_ap/radioastro_SW_power_ranger/src/CXADCProxy.hpp filter=lfs diff=lfs merge=lfs -text
/sol11_ap/radioastro_SW_power_ranger/src/fxp_utils.h filter=lfs diff=lfs merge=lfs -text
/sol11_ap/radioastro_SW_power_ranger/src/radioastro.cpp filter=lfs diff=lfs merge=lfs -text
/sol11_ap/radioastro_SW_power_ranger/src/signal_processing.cpp filter=lfs diff=lfs merge=lfs -text
/sol11_ap/radioastro_SW_power_ranger/src/signal_processing.h filter=lfs diff=lfs merge=lfs -text
/sol11_ap/radioastro_SW_power_ranger/src/utils.cpp filter=lfs diff=lfs merge=lfs -text
/sol11_ap/radioastro_SW_power_ranger/src/utils.h filter=lfs diff=lfs merge=lfs -text
/sol11_ap/sol11.bit filter=lfs diff=lfs merge=lfs -text
/sol11_ap/sol11.hwh filter=lfs diff=lfs merge=lfs -text
/sol11_ap/sol11.tcl filter=lfs diff=lfs merge=lfs -text
/sol11_ap/radioastro_SW_power_ranger/obj/CAccelProxy.ii filter=lfs diff=lfs merge=lfs -text
/sol11_ap/radioastro_SW_power_ranger/obj/CAccelProxy.o filter=lfs diff=lfs merge=lfs -text
/sol11_ap/radioastro_SW_power_ranger/obj/CAccelProxy.s filter=lfs diff=lfs merge=lfs -text
/sol11_ap/radioastro_SW_power_ranger/obj/CFFTDriver.ii filter=lfs diff=lfs merge=lfs -text
/sol11_ap/radioastro_SW_power_ranger/obj/CFFTDriver.o filter=lfs diff=lfs merge=lfs -text
/sol11_ap/radioastro_SW_power_ranger/obj/CFFTDriver.s filter=lfs diff=lfs merge=lfs -text
/sol11_ap/radioastro_SW_power_ranger/obj/CXADCProxy.ii filter=lfs diff=lfs merge=lfs -text
/sol11_ap/radioastro_SW_power_ranger/obj/CXADCProxy.o filter=lfs diff=lfs merge=lfs -text
/sol11_ap/radioastro_SW_power_ranger/obj/CXADCProxy.s filter=lfs diff=lfs merge=lfs -text
/sol11_ap/radioastro_SW_power_ranger/obj/radioastro.ii filter=lfs diff=lfs merge=lfs -text
/sol11_ap/radioastro_SW_power_ranger/obj/radioastro.o filter=lfs diff=lfs merge=lfs -text
/sol11_ap/radioastro_SW_power_ranger/obj/radioastro.s filter=lfs diff=lfs merge=lfs -text
/sol11_ap/radioastro_SW_power_ranger/obj/signal_processing.ii filter=lfs diff=lfs merge=lfs -text
/sol11_ap/radioastro_SW_power_ranger/obj/signal_processing.o filter=lfs diff=lfs merge=lfs -text
/sol11_ap/radioastro_SW_power_ranger/obj/signal_processing.s filter=lfs diff=lfs merge=lfs -text
/sol11_ap/radioastro_SW_power_ranger/obj/utils.ii filter=lfs diff=lfs merge=lfs -text
/sol11_ap/radioastro_SW_power_ranger/obj/utils.o filter=lfs diff=lfs merge=lfs -text
/sol11_ap/radioastro_SW_power_ranger/obj/utils.s filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/HLS/FFT_HW.cpp filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/HLS/FFT_HW.h filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/HLS/Testbench.cpp filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/component.xml filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/constraints/Processing_HW_ooc.xdc filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/doc/ReleaseNotes.txt filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/drivers/Processing_HW_v1_0/data/Processing_HW.mdd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/drivers/Processing_HW_v1_0/data/Processing_HW.tcl filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/drivers/Processing_HW_v1_0/src/Makefile filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/drivers/Processing_HW_v1_0/src/xprocessing_hw.c filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/drivers/Processing_HW_v1_0/src/xprocessing_hw.h filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/drivers/Processing_HW_v1_0/src/xprocessing_hw_hw.h filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/drivers/Processing_HW_v1_0/src/xprocessing_hw_linux.c filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/drivers/Processing_HW_v1_0/src/xprocessing_hw_sinit.c filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_Buff0_re_V_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_Top_DataFlox.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_Windowing.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_Windowing_Pipeline_VITIS_LOOP_10795_1.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_Windowing_Pipeline_VITIS_LOOP_10799_2.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_Windowing_Pipeline_VITIS_LOOP_10799_2_Hann_0_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_Windowing_Pipeline_VITIS_LOOP_10799_2_Hann_0_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_Windowing_Pipeline_VITIS_LOOP_10799_2_Hann_1_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_Windowing_Pipeline_VITIS_LOOP_10799_2_Hann_1_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_Windowing_Pipeline_VITIS_LOOP_10799_2_Hann_2_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_Windowing_Pipeline_VITIS_LOOP_10799_2_Hann_2_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_Windowing_Pipeline_VITIS_LOOP_10799_2_Hann_3_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_Windowing_Pipeline_VITIS_LOOP_10799_2_Hann_3_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_Windowing_Pipeline_VITIS_LOOP_10799_2_Hann_4_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_Windowing_Pipeline_VITIS_LOOP_10799_2_Hann_4_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_control_s_axi.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_entry_proc.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_fft_stage_1.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_fft_stage_10.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_fft_stage_10_In_re_V_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_fft_stage_10_Pipeline_stage_10_0.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_fft_stage_10_Pipeline_stage_10_1.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_fft_stage_10_Pipeline_stage_10_1_Twiddle_im12_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_fft_stage_10_Pipeline_stage_10_1_Twiddle_im12_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_fft_stage_10_Pipeline_stage_10_1_Twiddle_re11_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_fft_stage_10_Pipeline_stage_10_1_Twiddle_re11_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_fft_stage_10_Pipeline_stage_10_2.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_fft_stage_11.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_fft_stage_11_In_re_V_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_fft_stage_11_OutBuff_re_V_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_fft_stage_11_Pipeline_VITIS_LOOP_2576_3.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_fft_stage_11_Pipeline_VITIS_LOOP_2582_4.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_fft_stage_11_Pipeline_VITIS_LOOP_2582_4_Twiddle_im14_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_fft_stage_11_Pipeline_VITIS_LOOP_2582_4_Twiddle_im14_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_fft_stage_11_Pipeline_VITIS_LOOP_2582_4_Twiddle_re13_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_fft_stage_11_Pipeline_VITIS_LOOP_2582_4_Twiddle_re13_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_fft_stage_11_Pipeline_VITIS_LOOP_2590_5.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_fft_stage_1_Pipeline_stage_1_counter_stage_1_total.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_fft_stage_2.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_fft_stage_2_In_re_V_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_fft_stage_2_OutBuff_re_V_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_fft_stage_2_Pipeline_stage_2_0.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_fft_stage_2_Pipeline_stage_2_1.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_fft_stage_2_Pipeline_stage_2_1_Twiddle_im_V2_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_fft_stage_2_Pipeline_stage_2_1_Twiddle_re_V1_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_fft_stage_2_Pipeline_stage_2_2.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_fft_stage_3.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_fft_stage_3_In_re_V_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_fft_stage_3_OutBuff_re_V_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_fft_stage_3_Pipeline_stage_3_0.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_fft_stage_3_Pipeline_stage_3_1.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_fft_stage_3_Pipeline_stage_3_1_Twiddle_im_V_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_fft_stage_3_Pipeline_stage_3_1_Twiddle_re_V_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_fft_stage_3_Pipeline_stage_3_2.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_fft_stage_4.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_fft_stage_4_In_re_V_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_fft_stage_4_OutBuff_re_V_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_fft_stage_4_Pipeline_stage_4_0.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_fft_stage_4_Pipeline_stage_4_1.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_fft_stage_4_Pipeline_stage_4_1_Twiddle_im_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_fft_stage_4_Pipeline_stage_4_1_Twiddle_re_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_fft_stage_4_Pipeline_stage_4_2.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_fft_stage_5.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_fft_stage_5_In_re_V_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_fft_stage_5_OutBuff_re_V_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_fft_stage_5_Pipeline_stage_5_0.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_fft_stage_5_Pipeline_stage_5_1.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_fft_stage_5_Pipeline_stage_5_1_Twiddle_im2_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_fft_stage_5_Pipeline_stage_5_1_Twiddle_im2_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_fft_stage_5_Pipeline_stage_5_1_Twiddle_re1_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_fft_stage_5_Pipeline_stage_5_1_Twiddle_re1_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_fft_stage_5_Pipeline_stage_5_2.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_fft_stage_6.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_fft_stage_6_In_re_V_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_fft_stage_6_OutBuff_re_V_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_fft_stage_6_Pipeline_stage_6_0.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_fft_stage_6_Pipeline_stage_6_1.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_fft_stage_6_Pipeline_stage_6_1_Twiddle_im4_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_fft_stage_6_Pipeline_stage_6_1_Twiddle_im4_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_fft_stage_6_Pipeline_stage_6_1_Twiddle_re3_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_fft_stage_6_Pipeline_stage_6_1_Twiddle_re3_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_fft_stage_6_Pipeline_stage_6_2.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_fft_stage_7.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_fft_stage_7_In_re_V_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_fft_stage_7_OutBuff_re_V_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_fft_stage_7_Pipeline_stage_7_0.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_fft_stage_7_Pipeline_stage_7_1.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_fft_stage_7_Pipeline_stage_7_1_Twiddle_im6_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_fft_stage_7_Pipeline_stage_7_1_Twiddle_im6_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_fft_stage_7_Pipeline_stage_7_1_Twiddle_re5_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_fft_stage_7_Pipeline_stage_7_1_Twiddle_re5_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_fft_stage_7_Pipeline_stage_7_2.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_fft_stage_8.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_fft_stage_8_In_re_V_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_fft_stage_8_OutBuff_re_V_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_fft_stage_8_Pipeline_stage_8_0.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_fft_stage_8_Pipeline_stage_8_1.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_fft_stage_8_Pipeline_stage_8_1_Twiddle_im8_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_fft_stage_8_Pipeline_stage_8_1_Twiddle_im8_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_fft_stage_8_Pipeline_stage_8_1_Twiddle_re7_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_fft_stage_8_Pipeline_stage_8_1_Twiddle_re7_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_fft_stage_8_Pipeline_stage_8_2.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_fft_stage_9.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_fft_stage_9_In_re_V_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_fft_stage_9_OutBuff_re_V_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_fft_stage_9_Pipeline_stage_9_0.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_fft_stage_9_Pipeline_stage_9_1.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_fft_stage_9_Pipeline_stage_9_1_Twiddle_im10_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_fft_stage_9_Pipeline_stage_9_1_Twiddle_im10_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_fft_stage_9_Pipeline_stage_9_1_Twiddle_re9_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_fft_stage_9_Pipeline_stage_9_1_Twiddle_re9_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_fft_stage_9_Pipeline_stage_9_2.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_fifo_w10_d2_S.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_fifo_w64_d16_S.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_fifo_w64_d2048_A.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_flow_control_loop_pipe_sequential_init.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_gmem_m_axi.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_hls_deadlock_detection_unit.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_hls_deadlock_detector.vh filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_hls_deadlock_report_unit.vh filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_load_initial_buffer.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_load_initial_buffer_Pipeline_VITIS_LOOP_121_1.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_load_initial_buffer_Pipeline_VITIS_LOOP_129_2.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_load_initial_buffer_Pipeline_VITIS_LOOP_137_3.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_load_nfft_value.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_load_nfft_value_BufferIN_re_V_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_load_nfft_value_Pipeline_VITIS_LOOP_202_2.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_load_nfft_value_Pipeline_VITIS_LOOP_206_3.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_mul_32s_21s_53_2_1.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_mul_32s_23s_54_2_1.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_mul_32s_24s_54_2_1.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_mul_mul_12ns_13ns_25_4_1.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_mul_mul_13ns_14ns_27_4_1.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_mux_21_32_1_1.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_mux_53_21_1_1.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_process2.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_process2_Buff3_re_V_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_process_Pipeline_VITIS_LOOP_151_2.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_process_Pipeline_VITIS_LOOP_156_3.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_process_r.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_process_r_BurstBuff_V_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_retrieve_nfft_value.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_retrieve_nfft_value_Buff_V_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_retrieve_nfft_value_Pipeline_retrieve_total.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_start_for_fft_stage_10_U0.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_start_for_fft_stage_11_U0.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_start_for_fft_stage_1_U0.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_start_for_fft_stage_2_U0.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_start_for_fft_stage_3_U0.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_start_for_fft_stage_4_U0.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_start_for_fft_stage_5_U0.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_start_for_fft_stage_6_U0.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_start_for_fft_stage_7_U0.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_start_for_fft_stage_8_U0.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_start_for_fft_stage_9_U0.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_start_for_load_nfft_value_U0.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_start_for_retrieve_nfft_value_U0.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/verilog/Processing_HW_urem_11ns_4ns_3_15_1.v filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_Buff0_re_V_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_Top_DataFlox.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_Windowing.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_Windowing_Pipeline_VITIS_LOOP_10795_1.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_Windowing_Pipeline_VITIS_LOOP_10799_2.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_Windowing_Pipeline_VITIS_LOOP_10799_2_Hann_0_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_Windowing_Pipeline_VITIS_LOOP_10799_2_Hann_1_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_Windowing_Pipeline_VITIS_LOOP_10799_2_Hann_2_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_Windowing_Pipeline_VITIS_LOOP_10799_2_Hann_3_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_Windowing_Pipeline_VITIS_LOOP_10799_2_Hann_4_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_control_s_axi.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_entry_proc.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_fft_stage_1.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_fft_stage_10.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_fft_stage_10_In_re_V_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_fft_stage_10_Pipeline_stage_10_0.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_fft_stage_10_Pipeline_stage_10_1.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_fft_stage_10_Pipeline_stage_10_1_Twiddle_im12_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_fft_stage_10_Pipeline_stage_10_1_Twiddle_re11_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_fft_stage_10_Pipeline_stage_10_2.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_fft_stage_11.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_fft_stage_11_In_re_V_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_fft_stage_11_OutBuff_re_V_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_fft_stage_11_Pipeline_VITIS_LOOP_2576_3.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_fft_stage_11_Pipeline_VITIS_LOOP_2582_4.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_fft_stage_11_Pipeline_VITIS_LOOP_2582_4_Twiddle_im14_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_fft_stage_11_Pipeline_VITIS_LOOP_2582_4_Twiddle_re13_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_fft_stage_11_Pipeline_VITIS_LOOP_2590_5.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_fft_stage_1_Pipeline_stage_1_counter_stage_1_total.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_fft_stage_2.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_fft_stage_2_In_re_V_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_fft_stage_2_OutBuff_re_V_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_fft_stage_2_Pipeline_stage_2_0.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_fft_stage_2_Pipeline_stage_2_1.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_fft_stage_2_Pipeline_stage_2_1_Twiddle_im_V2_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_fft_stage_2_Pipeline_stage_2_1_Twiddle_re_V1_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_fft_stage_2_Pipeline_stage_2_2.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_fft_stage_3.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_fft_stage_3_In_re_V_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_fft_stage_3_OutBuff_re_V_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_fft_stage_3_Pipeline_stage_3_0.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_fft_stage_3_Pipeline_stage_3_1.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_fft_stage_3_Pipeline_stage_3_1_Twiddle_im_V_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_fft_stage_3_Pipeline_stage_3_1_Twiddle_re_V_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_fft_stage_3_Pipeline_stage_3_2.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_fft_stage_4.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_fft_stage_4_In_re_V_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_fft_stage_4_OutBuff_re_V_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_fft_stage_4_Pipeline_stage_4_0.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_fft_stage_4_Pipeline_stage_4_1.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_fft_stage_4_Pipeline_stage_4_1_Twiddle_im_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_fft_stage_4_Pipeline_stage_4_1_Twiddle_re_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_fft_stage_4_Pipeline_stage_4_2.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_fft_stage_5.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_fft_stage_5_In_re_V_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_fft_stage_5_OutBuff_re_V_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_fft_stage_5_Pipeline_stage_5_0.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_fft_stage_5_Pipeline_stage_5_1.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_fft_stage_5_Pipeline_stage_5_1_Twiddle_im2_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_fft_stage_5_Pipeline_stage_5_1_Twiddle_re1_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_fft_stage_5_Pipeline_stage_5_2.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_fft_stage_6.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_fft_stage_6_In_re_V_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_fft_stage_6_OutBuff_re_V_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_fft_stage_6_Pipeline_stage_6_0.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_fft_stage_6_Pipeline_stage_6_1.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_fft_stage_6_Pipeline_stage_6_1_Twiddle_im4_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_fft_stage_6_Pipeline_stage_6_1_Twiddle_re3_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_fft_stage_6_Pipeline_stage_6_2.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_fft_stage_7.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_fft_stage_7_In_re_V_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_fft_stage_7_OutBuff_re_V_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_fft_stage_7_Pipeline_stage_7_0.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_fft_stage_7_Pipeline_stage_7_1.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_fft_stage_7_Pipeline_stage_7_1_Twiddle_im6_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_fft_stage_7_Pipeline_stage_7_1_Twiddle_re5_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_fft_stage_7_Pipeline_stage_7_2.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_fft_stage_8.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_fft_stage_8_In_re_V_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_fft_stage_8_OutBuff_re_V_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_fft_stage_8_Pipeline_stage_8_0.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_fft_stage_8_Pipeline_stage_8_1.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_fft_stage_8_Pipeline_stage_8_1_Twiddle_im8_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_fft_stage_8_Pipeline_stage_8_1_Twiddle_re7_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_fft_stage_8_Pipeline_stage_8_2.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_fft_stage_9.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_fft_stage_9_In_re_V_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_fft_stage_9_OutBuff_re_V_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_fft_stage_9_Pipeline_stage_9_0.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_fft_stage_9_Pipeline_stage_9_1.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_fft_stage_9_Pipeline_stage_9_1_Twiddle_im10_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_fft_stage_9_Pipeline_stage_9_1_Twiddle_re9_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_fft_stage_9_Pipeline_stage_9_2.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_fifo_w10_d2_S.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_fifo_w64_d16_S.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_fifo_w64_d2048_A.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_flow_control_loop_pipe_sequential_init.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_gmem_m_axi.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_load_initial_buffer.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_load_initial_buffer_Pipeline_VITIS_LOOP_121_1.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_load_initial_buffer_Pipeline_VITIS_LOOP_129_2.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_load_initial_buffer_Pipeline_VITIS_LOOP_137_3.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_load_nfft_value.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_load_nfft_value_BufferIN_re_V_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_load_nfft_value_Pipeline_VITIS_LOOP_202_2.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_load_nfft_value_Pipeline_VITIS_LOOP_206_3.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_mul_32s_21s_53_2_1.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_mul_32s_23s_54_2_1.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_mul_32s_24s_54_2_1.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_mul_mul_12ns_13ns_25_4_1.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_mul_mul_13ns_14ns_27_4_1.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_mux_21_32_1_1.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_mux_53_21_1_1.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_process2.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_process2_Buff3_re_V_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_process_Pipeline_VITIS_LOOP_151_2.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_process_Pipeline_VITIS_LOOP_156_3.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_process_r.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_process_r_BurstBuff_V_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_retrieve_nfft_value.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_retrieve_nfft_value_Buff_V_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_retrieve_nfft_value_Pipeline_retrieve_total.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_start_for_fft_stage_10_U0.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_start_for_fft_stage_11_U0.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_start_for_fft_stage_1_U0.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_start_for_fft_stage_2_U0.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_start_for_fft_stage_3_U0.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_start_for_fft_stage_4_U0.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_start_for_fft_stage_5_U0.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_start_for_fft_stage_6_U0.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_start_for_fft_stage_7_U0.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_start_for_fft_stage_8_U0.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_start_for_fft_stage_9_U0.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_start_for_load_nfft_value_U0.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_start_for_retrieve_nfft_value_U0.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/hdl/vhdl/Processing_HW_urem_11ns_4ns_3_15_1.vhd filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/misc/logo.png filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/PipelineBurst/xgui/Processing_HW_v1_0.tcl filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Ip-catalog/constraints.xdc filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Pipelineconfig1CachBurst.bit filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Pipelineconfig1CachBurst.hwh filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Screenshot[[:space:]]from[[:space:]]2025-05-22[[:space:]]01-40-37.png filter=lfs diff=lfs merge=lfs -text
/Sol1_Burst/Config1Cach&Burst/Vivado.tcl filter=lfs diff=lfs merge=lfs -text
/sol13/HLS/FFT_HW.cpp filter=lfs diff=lfs merge=lfs -text
/sol13/HLS/FFT_HW.h filter=lfs diff=lfs merge=lfs -text
/sol13/HLS/Testbench.cpp filter=lfs diff=lfs merge=lfs -text
/sol13/IP-catalog/PipelineBurst.zip filter=lfs diff=lfs merge=lfs -text
/sol13/IP-catalog/constraints.xdc filter=lfs diff=lfs merge=lfs -text
/sol13/Screenshot[[:space:]]from[[:space:]]2025-05-22[[:space:]]01-40-37.png filter=lfs diff=lfs merge=lfs -text
/sol13/Vivado.tcl filter=lfs diff=lfs merge=lfs -text
/sol13/data_bin/data.txz filter=lfs diff=lfs merge=lfs -text
/sol13/programOverlay.py filter=lfs diff=lfs merge=lfs -text
/sol13/radioastro_SW_power_ranger/Makefile filter=lfs diff=lfs merge=lfs -text
/sol13/radioastro_SW_power_ranger/plot_profiles.py filter=lfs diff=lfs merge=lfs -text
/sol13/radioastro_SW_power_ranger/run_all.sh filter=lfs diff=lfs merge=lfs -text
/sol13/radioastro_SW_power_ranger/src/CAccelProxy.cpp filter=lfs diff=lfs merge=lfs -text
/sol13/radioastro_SW_power_ranger/src/CAccelProxy.hpp filter=lfs diff=lfs merge=lfs -text
/sol13/radioastro_SW_power_ranger/src/CFFTDriver.cpp filter=lfs diff=lfs merge=lfs -text
/sol13/radioastro_SW_power_ranger/src/CFFTDriver.hpp filter=lfs diff=lfs merge=lfs -text
/sol13/radioastro_SW_power_ranger/src/CXADCProxy.cpp filter=lfs diff=lfs merge=lfs -text
/sol13/radioastro_SW_power_ranger/src/CXADCProxy.hpp filter=lfs diff=lfs merge=lfs -text
/sol13/radioastro_SW_power_ranger/src/fxp_utils.h filter=lfs diff=lfs merge=lfs -text
/sol13/radioastro_SW_power_ranger/src/radioastro.cpp filter=lfs diff=lfs merge=lfs -text
/sol13/radioastro_SW_power_ranger/src/signal_processing.cpp filter=lfs diff=lfs merge=lfs -text
/sol13/radioastro_SW_power_ranger/src/signal_processing.h filter=lfs diff=lfs merge=lfs -text
/sol13/radioastro_SW_power_ranger/src/utils.cpp filter=lfs diff=lfs merge=lfs -text
/sol13/radioastro_SW_power_ranger/src/utils.h filter=lfs diff=lfs merge=lfs -text
/sol13/sol13.bit filter=lfs diff=lfs merge=lfs -text
/sol13/sol13.hwh filter=lfs diff=lfs merge=lfs -text
/soldriver/HLS/FFT_HW.cpp filter=lfs diff=lfs merge=lfs -text
/soldriver/HLS/FFT_HW.h filter=lfs diff=lfs merge=lfs -text
/soldriver/HLS/Testbench.cpp filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/Sol11.zip filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/component.xml filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/constraints/Processing_HW_ooc.xdc filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/doc/ReleaseNotes.txt filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/drivers/Processing_HW_v1_0/data/Processing_HW.mdd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/drivers/Processing_HW_v1_0/data/Processing_HW.tcl filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/drivers/Processing_HW_v1_0/src/Makefile filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/drivers/Processing_HW_v1_0/src/xprocessing_hw.c filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/drivers/Processing_HW_v1_0/src/xprocessing_hw.h filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/drivers/Processing_HW_v1_0/src/xprocessing_hw_hw.h filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/drivers/Processing_HW_v1_0/src/xprocessing_hw_linux.c filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/drivers/Processing_HW_v1_0/src/xprocessing_hw_sinit.c filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/ip/Processing_HW_fadd_32ns_32ns_32_5_full_dsp_1_ip.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/ip/Processing_HW_faddfsub_32ns_32ns_32_5_full_dsp_1_ip.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/ip/Processing_HW_fmul_32ns_32ns_32_4_max_dsp_1_ip.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/ip/Processing_HW_fsub_32ns_32ns_32_5_full_dsp_1_ip.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_Buff0_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_Top_DataFlox.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_Windowing.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_Windowing_Pipeline_VITIS_LOOP_5652_1.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_Windowing_Pipeline_VITIS_LOOP_5656_2.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_Windowing_Pipeline_VITIS_LOOP_5656_2_Hann_0_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_Windowing_Pipeline_VITIS_LOOP_5656_2_Hann_0_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_Windowing_Pipeline_VITIS_LOOP_5656_2_Hann_1_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_Windowing_Pipeline_VITIS_LOOP_5656_2_Hann_1_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_Windowing_Pipeline_VITIS_LOOP_5656_2_Hann_2_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_Windowing_Pipeline_VITIS_LOOP_5656_2_Hann_2_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_Windowing_Pipeline_VITIS_LOOP_5656_2_Hann_3_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_Windowing_Pipeline_VITIS_LOOP_5656_2_Hann_3_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_Windowing_Pipeline_VITIS_LOOP_5656_2_Hann_4_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_Windowing_Pipeline_VITIS_LOOP_5656_2_Hann_4_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_control_s_axi.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_entry_proc.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_fadd_32ns_32ns_32_5_full_dsp_1.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_faddfsub_32ns_32ns_32_5_full_dsp_1.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_fft_stage_1.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_fft_stage_10.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_fft_stage_10_In_re_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_fft_stage_10_Pipeline_stage_10_0.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_fft_stage_10_Pipeline_stage_10_1.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_fft_stage_10_Pipeline_stage_10_1_Twiddle_im12_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_fft_stage_10_Pipeline_stage_10_1_Twiddle_im12_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_fft_stage_10_Pipeline_stage_10_1_Twiddle_re11_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_fft_stage_10_Pipeline_stage_10_1_Twiddle_re11_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_fft_stage_10_Pipeline_stage_10_2.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_fft_stage_1_Pipeline_stage_1_counter_stage_1_total.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_fft_stage_2.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_fft_stage_2_In_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_fft_stage_2_OutBuff_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_fft_stage_2_Pipeline_stage_2_0.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_fft_stage_2_Pipeline_stage_2_1.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_fft_stage_2_Pipeline_stage_2_1_Twiddle_im_12_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_fft_stage_2_Pipeline_stage_2_1_Twiddle_re_11_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_fft_stage_2_Pipeline_stage_2_2.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_fft_stage_3.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_fft_stage_3_In_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_fft_stage_3_OutBuff_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_fft_stage_3_Pipeline_stage_3_0.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_fft_stage_3_Pipeline_stage_3_1.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_fft_stage_3_Pipeline_stage_3_1_Twiddle_im_1_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_fft_stage_3_Pipeline_stage_3_1_Twiddle_re_1_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_fft_stage_3_Pipeline_stage_3_2.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_fft_stage_4.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_fft_stage_4_In_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_fft_stage_4_OutBuff_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_fft_stage_4_Pipeline_stage_4_0.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_fft_stage_4_Pipeline_stage_4_1.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_fft_stage_4_Pipeline_stage_4_1_Twiddle_im_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_fft_stage_4_Pipeline_stage_4_1_Twiddle_re_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_fft_stage_4_Pipeline_stage_4_2.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_fft_stage_5.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_fft_stage_5_In_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_fft_stage_5_OutBuff_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_fft_stage_5_Pipeline_stage_5_0.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_fft_stage_5_Pipeline_stage_5_1.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_fft_stage_5_Pipeline_stage_5_1_Twiddle_im2_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_fft_stage_5_Pipeline_stage_5_1_Twiddle_im2_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_fft_stage_5_Pipeline_stage_5_1_Twiddle_re1_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_fft_stage_5_Pipeline_stage_5_1_Twiddle_re1_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_fft_stage_5_Pipeline_stage_5_2.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_fft_stage_6.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_fft_stage_6_In_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_fft_stage_6_OutBuff_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_fft_stage_6_Pipeline_stage_6_0.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_fft_stage_6_Pipeline_stage_6_1.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_fft_stage_6_Pipeline_stage_6_1_Twiddle_im4_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_fft_stage_6_Pipeline_stage_6_1_Twiddle_im4_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_fft_stage_6_Pipeline_stage_6_1_Twiddle_re3_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_fft_stage_6_Pipeline_stage_6_1_Twiddle_re3_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_fft_stage_6_Pipeline_stage_6_2.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_fft_stage_7.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_fft_stage_7_In_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_fft_stage_7_OutBuff_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_fft_stage_7_Pipeline_stage_7_0.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_fft_stage_7_Pipeline_stage_7_1.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_fft_stage_7_Pipeline_stage_7_1_Twiddle_im6_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_fft_stage_7_Pipeline_stage_7_1_Twiddle_im6_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_fft_stage_7_Pipeline_stage_7_1_Twiddle_re5_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_fft_stage_7_Pipeline_stage_7_1_Twiddle_re5_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_fft_stage_7_Pipeline_stage_7_2.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_fft_stage_8.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_fft_stage_8_In_re_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_fft_stage_8_OutBuff_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_fft_stage_8_Pipeline_stage_8_0.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_fft_stage_8_Pipeline_stage_8_1.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_fft_stage_8_Pipeline_stage_8_1_Twiddle_im8_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_fft_stage_8_Pipeline_stage_8_1_Twiddle_im8_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_fft_stage_8_Pipeline_stage_8_1_Twiddle_re7_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_fft_stage_8_Pipeline_stage_8_1_Twiddle_re7_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_fft_stage_8_Pipeline_stage_8_2.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_fft_stage_9.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_fft_stage_9_In_re_RAM_T2P_BRAM_1R1W.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_fft_stage_9_OutBuff_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_fft_stage_9_Pipeline_stage_9_0.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_fft_stage_9_Pipeline_stage_9_1.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_fft_stage_9_Pipeline_stage_9_1_Twiddle_im10_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_fft_stage_9_Pipeline_stage_9_1_Twiddle_im10_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_fft_stage_9_Pipeline_stage_9_1_Twiddle_re9_ROM_AUTO_1R.dat filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_fft_stage_9_Pipeline_stage_9_1_Twiddle_re9_ROM_AUTO_1R.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_fft_stage_9_Pipeline_stage_9_2.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_fifo_w10_d2_S.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_fifo_w64_d1024_A.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_fifo_w64_d15_S.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_flow_control_loop_pipe_sequential_init.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_fmul_32ns_32ns_32_4_max_dsp_1.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_fsub_32ns_32ns_32_5_full_dsp_1.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_gmem_m_axi.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_hls_deadlock_detection_unit.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_hls_deadlock_detector.vh filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_hls_deadlock_report_unit.vh filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_load_initial_buffer.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_load_initial_buffer_Pipeline_VITIS_LOOP_127_1.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_load_initial_buffer_Pipeline_VITIS_LOOP_135_2.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_load_initial_buffer_Pipeline_VITIS_LOOP_143_3.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_load_nfft_value.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_load_nfft_value_BufferIN_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_load_nfft_value_Pipeline_VITIS_LOOP_210_2.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_load_nfft_value_Pipeline_VITIS_LOOP_214_3.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_mul_mul_11ns_12ns_23_4_1.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_mul_mul_12ns_13ns_25_4_1.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_mux_21_32_1_1.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_mux_53_32_1_1.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_process2.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_process2_Buff3_re_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_process_Pipeline_VITIS_LOOP_157_2.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_process_Pipeline_VITIS_LOOP_161_3.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_process_r.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_process_r_BurstBuff_V_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_retrieve_nfft_value.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_retrieve_nfft_value_Buff_V_RAM_AUTO_1R1W.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_retrieve_nfft_value_Pipeline_VITIS_LOOP_1544_1.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_retrieve_nfft_value_Pipeline_retrieve_total.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_start_for_fft_stage_10_U0.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_start_for_fft_stage_1_U0.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_start_for_fft_stage_2_U0.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_start_for_fft_stage_3_U0.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_start_for_fft_stage_4_U0.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_start_for_fft_stage_5_U0.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_start_for_fft_stage_6_U0.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_start_for_fft_stage_7_U0.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_start_for_fft_stage_8_U0.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_start_for_fft_stage_9_U0.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_start_for_load_nfft_value_U0.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_start_for_retrieve_nfft_value_U0.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/verilog/Processing_HW_urem_10ns_4ns_3_14_1.v filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_Buff0_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_Top_DataFlox.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_Windowing.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_Windowing_Pipeline_VITIS_LOOP_5652_1.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_Windowing_Pipeline_VITIS_LOOP_5656_2.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_Windowing_Pipeline_VITIS_LOOP_5656_2_Hann_0_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_Windowing_Pipeline_VITIS_LOOP_5656_2_Hann_1_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_Windowing_Pipeline_VITIS_LOOP_5656_2_Hann_2_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_Windowing_Pipeline_VITIS_LOOP_5656_2_Hann_3_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_Windowing_Pipeline_VITIS_LOOP_5656_2_Hann_4_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_control_s_axi.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_entry_proc.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_fadd_32ns_32ns_32_5_full_dsp_1.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_faddfsub_32ns_32ns_32_5_full_dsp_1.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_fft_stage_1.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_fft_stage_10.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_fft_stage_10_In_re_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_fft_stage_10_Pipeline_stage_10_0.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_fft_stage_10_Pipeline_stage_10_1.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_fft_stage_10_Pipeline_stage_10_1_Twiddle_im12_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_fft_stage_10_Pipeline_stage_10_1_Twiddle_re11_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_fft_stage_10_Pipeline_stage_10_2.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_fft_stage_1_Pipeline_stage_1_counter_stage_1_total.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_fft_stage_2.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_fft_stage_2_In_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_fft_stage_2_OutBuff_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_fft_stage_2_Pipeline_stage_2_0.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_fft_stage_2_Pipeline_stage_2_1.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_fft_stage_2_Pipeline_stage_2_1_Twiddle_im_12_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_fft_stage_2_Pipeline_stage_2_1_Twiddle_re_11_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_fft_stage_2_Pipeline_stage_2_2.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_fft_stage_3.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_fft_stage_3_In_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_fft_stage_3_OutBuff_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_fft_stage_3_Pipeline_stage_3_0.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_fft_stage_3_Pipeline_stage_3_1.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_fft_stage_3_Pipeline_stage_3_1_Twiddle_im_1_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_fft_stage_3_Pipeline_stage_3_1_Twiddle_re_1_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_fft_stage_3_Pipeline_stage_3_2.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_fft_stage_4.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_fft_stage_4_In_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_fft_stage_4_OutBuff_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_fft_stage_4_Pipeline_stage_4_0.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_fft_stage_4_Pipeline_stage_4_1.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_fft_stage_4_Pipeline_stage_4_1_Twiddle_im_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_fft_stage_4_Pipeline_stage_4_1_Twiddle_re_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_fft_stage_4_Pipeline_stage_4_2.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_fft_stage_5.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_fft_stage_5_In_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_fft_stage_5_OutBuff_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_fft_stage_5_Pipeline_stage_5_0.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_fft_stage_5_Pipeline_stage_5_1.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_fft_stage_5_Pipeline_stage_5_1_Twiddle_im2_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_fft_stage_5_Pipeline_stage_5_1_Twiddle_re1_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_fft_stage_5_Pipeline_stage_5_2.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_fft_stage_6.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_fft_stage_6_In_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_fft_stage_6_OutBuff_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_fft_stage_6_Pipeline_stage_6_0.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_fft_stage_6_Pipeline_stage_6_1.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_fft_stage_6_Pipeline_stage_6_1_Twiddle_im4_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_fft_stage_6_Pipeline_stage_6_1_Twiddle_re3_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_fft_stage_6_Pipeline_stage_6_2.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_fft_stage_7.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_fft_stage_7_In_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_fft_stage_7_OutBuff_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_fft_stage_7_Pipeline_stage_7_0.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_fft_stage_7_Pipeline_stage_7_1.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_fft_stage_7_Pipeline_stage_7_1_Twiddle_im6_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_fft_stage_7_Pipeline_stage_7_1_Twiddle_re5_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_fft_stage_7_Pipeline_stage_7_2.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_fft_stage_8.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_fft_stage_8_In_re_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_fft_stage_8_OutBuff_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_fft_stage_8_Pipeline_stage_8_0.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_fft_stage_8_Pipeline_stage_8_1.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_fft_stage_8_Pipeline_stage_8_1_Twiddle_im8_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_fft_stage_8_Pipeline_stage_8_1_Twiddle_re7_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_fft_stage_8_Pipeline_stage_8_2.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_fft_stage_9.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_fft_stage_9_In_re_RAM_T2P_BRAM_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_fft_stage_9_OutBuff_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_fft_stage_9_Pipeline_stage_9_0.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_fft_stage_9_Pipeline_stage_9_1.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_fft_stage_9_Pipeline_stage_9_1_Twiddle_im10_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_fft_stage_9_Pipeline_stage_9_1_Twiddle_re9_ROM_AUTO_1R.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_fft_stage_9_Pipeline_stage_9_2.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_fifo_w10_d2_S.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_fifo_w64_d1024_A.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_fifo_w64_d15_S.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_flow_control_loop_pipe_sequential_init.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_fmul_32ns_32ns_32_4_max_dsp_1.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_fsub_32ns_32ns_32_5_full_dsp_1.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_gmem_m_axi.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_load_initial_buffer.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_load_initial_buffer_Pipeline_VITIS_LOOP_127_1.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_load_initial_buffer_Pipeline_VITIS_LOOP_135_2.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_load_initial_buffer_Pipeline_VITIS_LOOP_143_3.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_load_nfft_value.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_load_nfft_value_BufferIN_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_load_nfft_value_Pipeline_VITIS_LOOP_210_2.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_load_nfft_value_Pipeline_VITIS_LOOP_214_3.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_mul_mul_11ns_12ns_23_4_1.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_mul_mul_12ns_13ns_25_4_1.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_mux_21_32_1_1.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_mux_53_32_1_1.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_process2.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_process2_Buff3_re_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_process_Pipeline_VITIS_LOOP_157_2.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_process_Pipeline_VITIS_LOOP_161_3.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_process_r.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_process_r_BurstBuff_V_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_retrieve_nfft_value.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_retrieve_nfft_value_Buff_V_RAM_AUTO_1R1W.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_retrieve_nfft_value_Pipeline_VITIS_LOOP_1544_1.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_retrieve_nfft_value_Pipeline_retrieve_total.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_start_for_fft_stage_10_U0.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_start_for_fft_stage_1_U0.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_start_for_fft_stage_2_U0.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_start_for_fft_stage_3_U0.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_start_for_fft_stage_4_U0.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_start_for_fft_stage_5_U0.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_start_for_fft_stage_6_U0.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_start_for_fft_stage_7_U0.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_start_for_fft_stage_8_U0.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_start_for_fft_stage_9_U0.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_start_for_load_nfft_value_U0.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_start_for_retrieve_nfft_value_U0.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/hdl/vhdl/Processing_HW_urem_10ns_4ns_3_14_1.vhd filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/misc/logo.png filter=lfs diff=lfs merge=lfs -text
/soldriver/IP-catalog/sol/xgui/Processing_HW_v1_0.tcl filter=lfs diff=lfs merge=lfs -text
/soldriver/Screenshot[[:space:]]from[[:space:]]2025-05-19[[:space:]]23-18-00.png filter=lfs diff=lfs merge=lfs -text
/soldriver/sol11.bit filter=lfs diff=lfs merge=lfs -text
/soldriver/sol11.hwh filter=lfs diff=lfs merge=lfs -text
/soldriver/sol11.tcl filter=lfs diff=lfs merge=lfs -text
/sol13/radioastro_SW_power_ranger/metrics.csv filter=lfs diff=lfs merge=lfs -text
/sol14/Pynq_Power_Ranger/Makefile filter=lfs diff=lfs merge=lfs -text
/sol14/Pynq_Power_Ranger/adc_bit.bit filter=lfs diff=lfs merge=lfs -text
/sol14/Pynq_Power_Ranger/adc_bit.hwh filter=lfs diff=lfs merge=lfs -text
/sol14/Pynq_Power_Ranger/src/CAccelProxy.cpp filter=lfs diff=lfs merge=lfs -text
/sol14/Pynq_Power_Ranger/src/CAccelProxy.hpp filter=lfs diff=lfs merge=lfs -text
/sol14/Pynq_Power_Ranger/src/CXADCProxy.cpp filter=lfs diff=lfs merge=lfs -text
/sol14/Pynq_Power_Ranger/src/CXADCProxy.hpp filter=lfs diff=lfs merge=lfs -text
/sol14/Pynq_Power_Ranger/src/PowerRanger.cpp filter=lfs diff=lfs merge=lfs -text
/sol14/Pynq_Power_Ranger/src/util.cpp filter=lfs diff=lfs merge=lfs -text
/sol14/Pynq_Power_Ranger/src/util.hpp filter=lfs diff=lfs merge=lfs -text
/sol14/data_bin/data.txz filter=lfs diff=lfs merge=lfs -text
/sol14/programOverlay.py filter=lfs diff=lfs merge=lfs -text
/sol14/radioastro_SW_power_ranger/Makefile filter=lfs diff=lfs merge=lfs -text
/sol14/radioastro_SW_power_ranger/adc_bit.bit.txz filter=lfs diff=lfs merge=lfs -text
/sol14/radioastro_SW_power_ranger/data_bin/data.txz filter=lfs diff=lfs merge=lfs -text
/sol14/radioastro_SW_power_ranger/one.sh filter=lfs diff=lfs merge=lfs -text
/sol14/radioastro_SW_power_ranger/plot_profiles.py filter=lfs diff=lfs merge=lfs -text
/sol14/radioastro_SW_power_ranger/run_all.sh filter=lfs diff=lfs merge=lfs -text
/sol14/radioastro_SW_power_ranger/src/CAccelProxy.cpp filter=lfs diff=lfs merge=lfs -text
/sol14/radioastro_SW_power_ranger/src/CAccelProxy.hpp filter=lfs diff=lfs merge=lfs -text
/sol14/radioastro_SW_power_ranger/src/CXADCProxy.cpp filter=lfs diff=lfs merge=lfs -text
/sol14/radioastro_SW_power_ranger/src/CXADCProxy.hpp filter=lfs diff=lfs merge=lfs -text
/sol14/radioastro_SW_power_ranger/src/fxp_utils.h filter=lfs diff=lfs merge=lfs -text
/sol14/radioastro_SW_power_ranger/src/radioastro.cpp filter=lfs diff=lfs merge=lfs -text
/sol14/radioastro_SW_power_ranger/src/signal_processing.cpp filter=lfs diff=lfs merge=lfs -text
/sol14/radioastro_SW_power_ranger/src/signal_processing.h filter=lfs diff=lfs merge=lfs -text
/sol14/radioastro_SW_power_ranger/src/utils.cpp filter=lfs diff=lfs merge=lfs -text
/sol14/radioastro_SW_power_ranger/src/utils.h filter=lfs diff=lfs merge=lfs -text
/sol14/sol14.bit filter=lfs diff=lfs merge=lfs -text
/sol14/sol14.hwh filter=lfs diff=lfs merge=lfs -text
/sol15/HLS/FFT_HW.cpp filter=lfs diff=lfs merge=lfs -text
/sol15/HLS/FFT_HW.h filter=lfs diff=lfs merge=lfs -text
/sol15/HLS/Testbench.cpp filter=lfs diff=lfs merge=lfs -text
/sol15/IP-catalog/PipelineBurst.zip filter=lfs diff=lfs merge=lfs -text
/sol15/IP-catalog/constraints.xdc filter=lfs diff=lfs merge=lfs -text
/sol15/Screenshot[[:space:]]from[[:space:]]2025-05-22[[:space:]]01-40-37.png filter=lfs diff=lfs merge=lfs -text
/sol15/Vivado.tcl filter=lfs diff=lfs merge=lfs -text
/sol15/data_bin/data.txz filter=lfs diff=lfs merge=lfs -text
/sol15/programOverlay.py filter=lfs diff=lfs merge=lfs -text
/sol15/radioastro_SW_power_ranger/Makefile filter=lfs diff=lfs merge=lfs -text
/sol15/radioastro_SW_power_ranger/plot_profiles.py filter=lfs diff=lfs merge=lfs -text
/sol15/radioastro_SW_power_ranger/run_all.sh filter=lfs diff=lfs merge=lfs -text
/sol15/radioastro_SW_power_ranger/src/CAccelProxy.cpp filter=lfs diff=lfs merge=lfs -text
/sol15/radioastro_SW_power_ranger/src/CAccelProxy.hpp filter=lfs diff=lfs merge=lfs -text
/sol15/radioastro_SW_power_ranger/src/CFFTDriver.cpp filter=lfs diff=lfs merge=lfs -text
/sol15/radioastro_SW_power_ranger/src/CFFTDriver.hpp filter=lfs diff=lfs merge=lfs -text
/sol15/radioastro_SW_power_ranger/src/CXADCProxy.cpp filter=lfs diff=lfs merge=lfs -text
/sol15/radioastro_SW_power_ranger/src/CXADCProxy.hpp filter=lfs diff=lfs merge=lfs -text
/sol15/radioastro_SW_power_ranger/src/fxp_utils.h filter=lfs diff=lfs merge=lfs -text
/sol15/radioastro_SW_power_ranger/src/radioastro.cpp filter=lfs diff=lfs merge=lfs -text
/sol15/radioastro_SW_power_ranger/src/signal_processing.cpp filter=lfs diff=lfs merge=lfs -text
/sol15/radioastro_SW_power_ranger/src/signal_processing.h filter=lfs diff=lfs merge=lfs -text
/sol15/radioastro_SW_power_ranger/src/utils.cpp filter=lfs diff=lfs merge=lfs -text
/sol15/radioastro_SW_power_ranger/src/utils.h filter=lfs diff=lfs merge=lfs -text
/sol15/sol13.bit filter=lfs diff=lfs merge=lfs -text
/sol15/sol13.hwh filter=lfs diff=lfs merge=lfs -text
/sol15/Screenshot[[:space:]]from[[:space:]]2025-05-22[[:space:]]05-44-50.png filter=lfs diff=lfs merge=lfs -text
/sol15/config2.bit filter=lfs diff=lfs merge=lfs -text
/sol15/config2.hwh filter=lfs diff=lfs merge=lfs -text
/sol14/HLS/FFT_HW.cpp filter=lfs diff=lfs merge=lfs -text
/sol14/HLS/FFT_HW.h filter=lfs diff=lfs merge=lfs -text
/sol14/HLS/Testbench.cpp filter=lfs diff=lfs merge=lfs -text
/sol14/IP_Catalog/constraints.xdc filter=lfs diff=lfs merge=lfs -text
/sol14/IP_Catalog/sol12.zip filter=lfs diff=lfs merge=lfs -text
/sol14/radioastro_SW_power_ranger/src/CAccelDriver.cpp filter=lfs diff=lfs merge=lfs -text
/sol14/radioastro_SW_power_ranger/src/CAccelDriver.hpp filter=lfs diff=lfs merge=lfs -text
/sol14/radioastro_SW_power_ranger/src/CFFTDriver.cpp filter=lfs diff=lfs merge=lfs -text
/sol14/radioastro_SW_power_ranger/src/CFFTDriver.hpp filter=lfs diff=lfs merge=lfs -text
/sol14/radioastro_SW_power_ranger/src/driver/Makefile filter=lfs diff=lfs merge=lfs -text
/sol14/radioastro_SW_power_ranger/src/driver/adder.c filter=lfs diff=lfs merge=lfs -text
/sol14/radioastro_SW_power_ranger/src/driver/load filter=lfs diff=lfs merge=lfs -text
/sol14/radioastro_SW_power_ranger/src/driver/unload filter=lfs diff=lfs merge=lfs -text
/Untitled[[:space:]]1.ods filter=lfs diff=lfs merge=lfs -text
