INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/DDS/DDS.srcs/sources_1/ip/vio_0/sim/vio_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vio_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/DDS/DDS.srcs/sources_1/ip/ROM_TRI/sim/ROM_TRI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_TRI
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/DDS/DDS.srcs/sources_1/ip/ROM_SQURE/sim/ROM_SQURE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_SQURE
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/DDS/DDS.srcs/sources_1/ip/ROM_SINE/sim/ROM_SINE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_SINE
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/DDS/DDS.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/DDS/DDS.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/DDS/DDS.srcs/sources_1/new/DDS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDS
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/DDS/DDS.srcs/sources_1/new/DDS_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDS_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/DDS/DDS.srcs/sim_1/new/DDS_TOP_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDS_TOP_TB
