// Seed: 2938196399
macromodule module_0 (
    input tri id_0
);
  assign id_2 = 1;
  assign module_1.type_8 = 0;
  wire id_3;
  assign id_2 = 1;
  wire id_4, id_5;
  always #id_6;
endmodule
module module_1 (
    output logic id_0,
    input  tri0  id_1,
    input  tri1  id_2,
    output tri0  id_3
);
  uwire id_5, id_6;
  nor primCall (id_3, id_1, id_5, id_6);
  module_0 modCall_1 (id_2);
  always if (id_5) @(posedge 1 or posedge 1) id_0 <= "";
  wire id_7;
endmodule
module module_2 (
    input wire id_0
);
  supply1 id_2;
  always begin : LABEL_0
    assign id_2.id_0 = 1;
  end
  assign id_2 = 1;
  module_0 modCall_1 (id_0);
  assign modCall_1.id_0 = 0;
  wire id_3;
endmodule
