# Multicycle-Processor
Implementation of a complete MIPS Multicycle processor using Verilog
## Multicycle MIPS processor
![Main-Processor](https://github.com/KeshavBaldeva/Multicycle-Processor/assets/152970391/f4a9920d-16f9-4066-9999-e18cfddfcefc)
# Control Unit Internal Structure
<img width="219" alt="Screenshot 2024-05-21 114651" src="https://github.com/KeshavBaldeva/Multicycle-Processor/assets/152970391/fd683eb8-7d68-4782-b2f6-42e1e743de9e">
## ALUOp Encoding
<img width="228" alt="Screenshot 2024-05-21 114841" src="https://github.com/KeshavBaldeva/Multicycle-Processor/assets/152970391/aeeffee0-c21e-4628-bc4c-1cca502565ae">
## ALU Decoder Table
<img width="354" alt="Screenshot 2024-05-21 114827" src="https://github.com/KeshavBaldeva/Multicycle-Processor/assets/152970391/efe0f051-33e4-4227-9878-5cdaf6a9b808">
## FSM State Diagram
<img width="551" alt="Screenshot 2024-05-21 114632" src="https://github.com/KeshavBaldeva/Multicycle-Processor/assets/152970391/23b93f07-17bd-44b4-9ee6-a6cc03798d98">
