0.7
2020.2
Feb  9 2024
00:36:40
C:/Users/archi/Documents/GitHub/digitalDesign/dataProcSim/dataProcSim.srcs/sources_1/new/dataConsume.vhd,1713891021,vhdl,,,,dataconsume,,,,,,,,
C:/Users/archi/Documents/GitHub/digitalDesign/synth_data/synth_data.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1713885474,verilog,,,,clk_wiz_0,,,../../../../synth_data.ip_user_files/ipstatic,,,,,
C:/Users/archi/Documents/GitHub/digitalDesign/synth_data/synth_data.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1713885474,verilog,,C:/Users/archi/Documents/GitHub/digitalDesign/synth_data/synth_data.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../synth_data.ip_user_files/ipstatic,,,,,
C:/Users/archi/Documents/GitHub/digitalDesign/synth_data/synth_data.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
C:/Users/archi/OneDrive - University of Bristol/Vivado_Projects/Assignment 2/peak_detector/UART_RX_CTRL.vhd,1707906850,vhdl,,,,uart_rx_ctrl,,,,,,,,
C:/Users/archi/OneDrive - University of Bristol/Vivado_Projects/Assignment 2/peak_detector/UART_TX_CTRL.vhd,1707906850,vhdl,,,,uart_tx_ctrl,,,,,,,,
C:/Users/archi/OneDrive - University of Bristol/Vivado_Projects/Assignment 2/peak_detector/common_pack.vhd,1707906849,vhdl,C:/Users/archi/Documents/GitHub/digitalDesign/dataProcSim/dataProcSim.srcs/sources_1/new/dataConsume.vhd;C:/Users/archi/OneDrive - University of Bristol/Vivado_Projects/Assignment 2/peak_detector/dataGen.vhd;C:/Users/archi/OneDrive - University of Bristol/Vivado_Projects/Assignment 2/peak_detector/top.vhd,,,common_pack,,,,,,,,
C:/Users/archi/OneDrive - University of Bristol/Vivado_Projects/Assignment 2/peak_detector/dataGen.vhd,1707906849,vhdl,,,,datagen,,,,,,,,
C:/Users/archi/OneDrive - University of Bristol/Vivado_Projects/Assignment 2/peak_detector/top.vhd,1707906850,vhdl,,,,top,,,,,,,,
