<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › media › dvb › frontends › dibx000_common.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>dibx000_common.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef DIBX000_COMMON_H</span>
<span class="cp">#define DIBX000_COMMON_H</span>

<span class="k">enum</span> <span class="n">dibx000_i2c_interface</span> <span class="p">{</span>
	<span class="n">DIBX000_I2C_INTERFACE_TUNER</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">DIBX000_I2C_INTERFACE_GPIO_1_2</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="n">DIBX000_I2C_INTERFACE_GPIO_3_4</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="n">DIBX000_I2C_INTERFACE_GPIO_6_7</span> <span class="o">=</span> <span class="mi">3</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">dibx000_i2c_master</span> <span class="p">{</span>
<span class="cp">#define DIB3000MC 1</span>
<span class="cp">#define DIB7000   2</span>
<span class="cp">#define DIB7000P  11</span>
<span class="cp">#define DIB7000MC 12</span>
<span class="cp">#define DIB8000   13</span>
	<span class="n">u16</span> <span class="n">device_rev</span><span class="p">;</span>

	<span class="k">enum</span> <span class="n">dibx000_i2c_interface</span> <span class="n">selected_interface</span><span class="p">;</span>

<span class="cm">/*	struct i2c_adapter  tuner_i2c_adap; */</span>
	<span class="k">struct</span> <span class="n">i2c_adapter</span> <span class="n">gated_tuner_i2c_adap</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">i2c_adapter</span> <span class="n">master_i2c_adap_gpio12</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">i2c_adapter</span> <span class="n">master_i2c_adap_gpio34</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">i2c_adapter</span> <span class="n">master_i2c_adap_gpio67</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">i2c_adapter</span> <span class="o">*</span><span class="n">i2c_adap</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">i2c_addr</span><span class="p">;</span>

	<span class="n">u16</span> <span class="n">base_reg</span><span class="p">;</span>

	<span class="cm">/* for the I2C transfer */</span>
	<span class="k">struct</span> <span class="n">i2c_msg</span> <span class="n">msg</span><span class="p">[</span><span class="mi">34</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">i2c_write_buffer</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">i2c_read_buffer</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">mutex</span> <span class="n">i2c_buffer_lock</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">extern</span> <span class="kt">int</span> <span class="n">dibx000_init_i2c_master</span><span class="p">(</span><span class="k">struct</span> <span class="n">dibx000_i2c_master</span> <span class="o">*</span><span class="n">mst</span><span class="p">,</span>
					<span class="n">u16</span> <span class="n">device_rev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">i2c_adapter</span> <span class="o">*</span><span class="n">i2c_adap</span><span class="p">,</span>
					<span class="n">u8</span> <span class="n">i2c_addr</span><span class="p">);</span>
<span class="k">extern</span> <span class="k">struct</span> <span class="n">i2c_adapter</span> <span class="o">*</span><span class="n">dibx000_get_i2c_adapter</span><span class="p">(</span><span class="k">struct</span> <span class="n">dibx000_i2c_master</span>
							<span class="o">*</span><span class="n">mst</span><span class="p">,</span>
							<span class="k">enum</span> <span class="n">dibx000_i2c_interface</span>
							<span class="n">intf</span><span class="p">,</span> <span class="kt">int</span> <span class="n">gating</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">dibx000_exit_i2c_master</span><span class="p">(</span><span class="k">struct</span> <span class="n">dibx000_i2c_master</span> <span class="o">*</span><span class="n">mst</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">dibx000_reset_i2c_master</span><span class="p">(</span><span class="k">struct</span> <span class="n">dibx000_i2c_master</span> <span class="o">*</span><span class="n">mst</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">dibx000_i2c_set_speed</span><span class="p">(</span><span class="k">struct</span> <span class="n">i2c_adapter</span> <span class="o">*</span><span class="n">i2c_adap</span><span class="p">,</span> <span class="n">u16</span> <span class="n">speed</span><span class="p">);</span>

<span class="k">extern</span> <span class="n">u32</span> <span class="n">systime</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>

<span class="cp">#define BAND_LBAND 0x01</span>
<span class="cp">#define BAND_UHF   0x02</span>
<span class="cp">#define BAND_VHF   0x04</span>
<span class="cp">#define BAND_SBAND 0x08</span>
<span class="cp">#define BAND_FM	   0x10</span>
<span class="cp">#define BAND_CBAND 0x20</span>

<span class="cp">#define BAND_OF_FREQUENCY(freq_kHz) ((freq_kHz) &lt;= 170000 ? BAND_CBAND : \</span>
<span class="cp">									(freq_kHz) &lt;= 115000 ? BAND_FM : \</span>
<span class="cp">									(freq_kHz) &lt;= 250000 ? BAND_VHF : \</span>
<span class="cp">									(freq_kHz) &lt;= 863000 ? BAND_UHF : \</span>
<span class="cp">									(freq_kHz) &lt;= 2000000 ? BAND_LBAND : BAND_SBAND )</span>

<span class="k">struct</span> <span class="n">dibx000_agc_config</span> <span class="p">{</span>
	<span class="cm">/* defines the capabilities of this AGC-setting - using the BAND_-defines */</span>
	<span class="n">u8</span> <span class="n">band_caps</span><span class="p">;</span>

	<span class="n">u16</span> <span class="n">setup</span><span class="p">;</span>

	<span class="n">u16</span> <span class="n">inv_gain</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">time_stabiliz</span><span class="p">;</span>

	<span class="n">u8</span> <span class="n">alpha_level</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">thlock</span><span class="p">;</span>

	<span class="n">u8</span> <span class="n">wbd_inv</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">wbd_ref</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">wbd_sel</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">wbd_alpha</span><span class="p">;</span>

	<span class="n">u16</span> <span class="n">agc1_max</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">agc1_min</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">agc2_max</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">agc2_min</span><span class="p">;</span>

	<span class="n">u8</span> <span class="n">agc1_pt1</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">agc1_pt2</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">agc1_pt3</span><span class="p">;</span>

	<span class="n">u8</span> <span class="n">agc1_slope1</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">agc1_slope2</span><span class="p">;</span>

	<span class="n">u8</span> <span class="n">agc2_pt1</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">agc2_pt2</span><span class="p">;</span>

	<span class="n">u8</span> <span class="n">agc2_slope1</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">agc2_slope2</span><span class="p">;</span>

	<span class="n">u8</span> <span class="n">alpha_mant</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">alpha_exp</span><span class="p">;</span>

	<span class="n">u8</span> <span class="n">beta_mant</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">beta_exp</span><span class="p">;</span>

	<span class="n">u8</span> <span class="n">perform_agc_softsplit</span><span class="p">;</span>

	<span class="k">struct</span> <span class="p">{</span>
		<span class="n">u16</span> <span class="n">min</span><span class="p">;</span>
		<span class="n">u16</span> <span class="n">max</span><span class="p">;</span>
		<span class="n">u16</span> <span class="n">min_thres</span><span class="p">;</span>
		<span class="n">u16</span> <span class="n">max_thres</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">split</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">dibx000_bandwidth_config</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">internal</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">sampling</span><span class="p">;</span>

	<span class="n">u8</span> <span class="n">pll_prediv</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">pll_ratio</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">pll_range</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">pll_reset</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">pll_bypass</span><span class="p">;</span>

	<span class="n">u8</span> <span class="n">enable_refdiv</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">bypclk_div</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">IO_CLK_en_core</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">ADClkSrc</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">modulo</span><span class="p">;</span>

	<span class="n">u16</span> <span class="n">sad_cfg</span><span class="p">;</span>

	<span class="n">u32</span> <span class="n">ifreq</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">timf</span><span class="p">;</span>

	<span class="n">u32</span> <span class="n">xtal_hz</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">dibx000_adc_states</span> <span class="p">{</span>
	<span class="n">DIBX000_SLOW_ADC_ON</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">DIBX000_SLOW_ADC_OFF</span><span class="p">,</span>
	<span class="n">DIBX000_ADC_ON</span><span class="p">,</span>
	<span class="n">DIBX000_ADC_OFF</span><span class="p">,</span>
	<span class="n">DIBX000_VBG_ENABLE</span><span class="p">,</span>
	<span class="n">DIBX000_VBG_DISABLE</span><span class="p">,</span>
<span class="p">};</span>

<span class="cp">#define BANDWIDTH_TO_KHZ(v)	((v) / 1000)</span>
<span class="cp">#define BANDWIDTH_TO_HZ(v)	((v) * 1000)</span>

<span class="cm">/* Chip output mode. */</span>
<span class="cp">#define OUTMODE_HIGH_Z              0</span>
<span class="cp">#define OUTMODE_MPEG2_PAR_GATED_CLK 1</span>
<span class="cp">#define OUTMODE_MPEG2_PAR_CONT_CLK  2</span>
<span class="cp">#define OUTMODE_MPEG2_SERIAL        7</span>
<span class="cp">#define OUTMODE_DIVERSITY           4</span>
<span class="cp">#define OUTMODE_MPEG2_FIFO          5</span>
<span class="cp">#define OUTMODE_ANALOG_ADC          6</span>

<span class="cp">#define INPUT_MODE_OFF                0x11</span>
<span class="cp">#define INPUT_MODE_DIVERSITY          0x12</span>
<span class="cp">#define INPUT_MODE_MPEG               0x13</span>

<span class="k">enum</span> <span class="n">frontend_tune_state</span> <span class="p">{</span>
	<span class="n">CT_TUNER_START</span> <span class="o">=</span> <span class="mi">10</span><span class="p">,</span>
	<span class="n">CT_TUNER_STEP_0</span><span class="p">,</span>
	<span class="n">CT_TUNER_STEP_1</span><span class="p">,</span>
	<span class="n">CT_TUNER_STEP_2</span><span class="p">,</span>
	<span class="n">CT_TUNER_STEP_3</span><span class="p">,</span>
	<span class="n">CT_TUNER_STEP_4</span><span class="p">,</span>
	<span class="n">CT_TUNER_STEP_5</span><span class="p">,</span>
	<span class="n">CT_TUNER_STEP_6</span><span class="p">,</span>
	<span class="n">CT_TUNER_STEP_7</span><span class="p">,</span>
	<span class="n">CT_TUNER_STOP</span><span class="p">,</span>

	<span class="n">CT_AGC_START</span> <span class="o">=</span> <span class="mi">20</span><span class="p">,</span>
	<span class="n">CT_AGC_STEP_0</span><span class="p">,</span>
	<span class="n">CT_AGC_STEP_1</span><span class="p">,</span>
	<span class="n">CT_AGC_STEP_2</span><span class="p">,</span>
	<span class="n">CT_AGC_STEP_3</span><span class="p">,</span>
	<span class="n">CT_AGC_STEP_4</span><span class="p">,</span>
	<span class="n">CT_AGC_STOP</span><span class="p">,</span>

	<span class="n">CT_DEMOD_START</span> <span class="o">=</span> <span class="mi">30</span><span class="p">,</span>
	<span class="n">CT_DEMOD_STEP_1</span><span class="p">,</span>
	<span class="n">CT_DEMOD_STEP_2</span><span class="p">,</span>
	<span class="n">CT_DEMOD_STEP_3</span><span class="p">,</span>
	<span class="n">CT_DEMOD_STEP_4</span><span class="p">,</span>
	<span class="n">CT_DEMOD_STEP_5</span><span class="p">,</span>
	<span class="n">CT_DEMOD_STEP_6</span><span class="p">,</span>
	<span class="n">CT_DEMOD_STEP_7</span><span class="p">,</span>
	<span class="n">CT_DEMOD_STEP_8</span><span class="p">,</span>
	<span class="n">CT_DEMOD_STEP_9</span><span class="p">,</span>
	<span class="n">CT_DEMOD_STEP_10</span><span class="p">,</span>
	<span class="n">CT_DEMOD_SEARCH_NEXT</span> <span class="o">=</span> <span class="mi">41</span><span class="p">,</span>
	<span class="n">CT_DEMOD_STEP_LOCKED</span><span class="p">,</span>
	<span class="n">CT_DEMOD_STOP</span><span class="p">,</span>

	<span class="n">CT_DONE</span> <span class="o">=</span> <span class="mi">100</span><span class="p">,</span>
	<span class="n">CT_SHUTDOWN</span><span class="p">,</span>

<span class="p">};</span>

<span class="k">struct</span> <span class="n">dvb_frontend_parametersContext</span> <span class="p">{</span>
<span class="cp">#define CHANNEL_STATUS_PARAMETERS_UNKNOWN   0x01</span>
<span class="cp">#define CHANNEL_STATUS_PARAMETERS_SET       0x02</span>
	<span class="n">u8</span> <span class="n">status</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tune_time_estimation</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">s32</span> <span class="n">tps_available</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">tps</span><span class="p">[</span><span class="mi">9</span><span class="p">];</span>
<span class="p">};</span>

<span class="cp">#define FE_STATUS_TUNE_FAILED          0</span>
<span class="cp">#define FE_STATUS_TUNE_TIMED_OUT      -1</span>
<span class="cp">#define FE_STATUS_TUNE_TIME_TOO_SHORT -2</span>
<span class="cp">#define FE_STATUS_TUNE_PENDING        -3</span>
<span class="cp">#define FE_STATUS_STD_SUCCESS         -4</span>
<span class="cp">#define FE_STATUS_FFT_SUCCESS         -5</span>
<span class="cp">#define FE_STATUS_DEMOD_SUCCESS       -6</span>
<span class="cp">#define FE_STATUS_LOCKED              -7</span>
<span class="cp">#define FE_STATUS_DATA_LOCKED         -8</span>

<span class="cp">#define FE_CALLBACK_TIME_NEVER 0xffffffff</span>

<span class="cp">#define ABS(x) ((x &lt; 0) ? (-x) : (x))</span>

<span class="cp">#define DATA_BUS_ACCESS_MODE_8BIT                 0x01</span>
<span class="cp">#define DATA_BUS_ACCESS_MODE_16BIT                0x02</span>
<span class="cp">#define DATA_BUS_ACCESS_MODE_NO_ADDRESS_INCREMENT 0x10</span>

<span class="k">struct</span> <span class="n">dibGPIOFunction</span> <span class="p">{</span>
<span class="cp">#define BOARD_GPIO_COMPONENT_BUS_ADAPTER 1</span>
<span class="cp">#define BOARD_GPIO_COMPONENT_DEMOD       2</span>
	<span class="n">u8</span> <span class="n">component</span><span class="p">;</span>

<span class="cp">#define BOARD_GPIO_FUNCTION_BOARD_ON      1</span>
<span class="cp">#define BOARD_GPIO_FUNCTION_BOARD_OFF     2</span>
<span class="cp">#define BOARD_GPIO_FUNCTION_COMPONENT_ON  3</span>
<span class="cp">#define BOARD_GPIO_FUNCTION_COMPONENT_OFF 4</span>
<span class="cp">#define BOARD_GPIO_FUNCTION_SUBBAND_PWM   5</span>
<span class="cp">#define BOARD_GPIO_FUNCTION_SUBBAND_GPIO   6</span>
	<span class="n">u8</span> <span class="n">function</span><span class="p">;</span>

<span class="cm">/* mask, direction and value are used specify which GPIO to change GPIO0</span>
<span class="cm"> * is LSB and possible GPIO31 is MSB.  The same bit-position as in the</span>
<span class="cm"> * mask is used for the direction and the value. Direction == 1 is OUT,</span>
<span class="cm"> * 0 == IN. For direction &quot;OUT&quot; value is either 1 or 0, for direction IN</span>
<span class="cm"> * value has no meaning.</span>
<span class="cm"> *</span>
<span class="cm"> * In case of BOARD_GPIO_FUNCTION_PWM mask is giving the GPIO to be</span>
<span class="cm"> * used to do the PWM. Direction gives the PWModulator to be used.</span>
<span class="cm"> * Value gives the PWM value in device-dependent scale.</span>
<span class="cm"> */</span>
	<span class="n">u32</span> <span class="n">mask</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">direction</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">value</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#define MAX_NB_SUBBANDS   8</span>
<span class="k">struct</span> <span class="n">dibSubbandSelection</span> <span class="p">{</span>
	<span class="n">u8</span>  <span class="n">size</span><span class="p">;</span> <span class="cm">/* Actual number of subbands. */</span>
	<span class="k">struct</span> <span class="p">{</span>
		<span class="n">u16</span> <span class="n">f_mhz</span><span class="p">;</span>
		<span class="k">struct</span> <span class="n">dibGPIOFunction</span> <span class="n">gpio</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">subband</span><span class="p">[</span><span class="n">MAX_NB_SUBBANDS</span><span class="p">];</span>
<span class="p">};</span>

<span class="cp">#define DEMOD_TIMF_SET    0x00</span>
<span class="cp">#define DEMOD_TIMF_GET    0x01</span>
<span class="cp">#define DEMOD_TIMF_UPDATE 0x02</span>

<span class="cp">#define MPEG_ON_DIBTX		1</span>
<span class="cp">#define DIV_ON_DIBTX		2</span>
<span class="cp">#define ADC_ON_DIBTX		3</span>
<span class="cp">#define DEMOUT_ON_HOSTBUS	4</span>
<span class="cp">#define DIBTX_ON_HOSTBUS	5</span>
<span class="cp">#define MPEG_ON_HOSTBUS		6</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
