INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/Big_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Big_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/CC_MUX.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CC_MUX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_Case_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_Case_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_10.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_Case_10
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_11.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_Case_11
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_12.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_Case_12
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_13.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_Case_13
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_14.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_Case_14
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_15.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_Case_15
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_Case_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_Case_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_Case_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_Case_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_6.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_Case_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_7.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_Case_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_Case_8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_9.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_Case_9
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FinalProject.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FinalProject
INFO: [VRFC 10-2458] undeclared symbol CLK, assumed default net type wire [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FinalProject.sv:78]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/randNumTable.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module randNumTable
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sim_1/new/FinalSim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FinalSim
WARNING: [VRFC 10-986] literal value truncated to fit in 15 bits [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sim_1/new/FinalSim.sv:52]
WARNING: [VRFC 10-986] literal value truncated to fit in 15 bits [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sim_1/new/FinalSim.sv:54]
WARNING: [VRFC 10-986] literal value truncated to fit in 15 bits [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sim_1/new/FinalSim.sv:56]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Week 8/Wend lab/given files/clock_div2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clk_div2'
