module mux4to1(i, s, y);
input [3:0] i;
input [1:0] s;
output reg y;
always @ (*)
if (s==0)
y=i[0];
else if (s==1)
y=i[1];
else if (s==2)
y=i[2];
else 
y=i[3];
endmodule