<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>cisreg.h source code [linux/include/pcmcia/cisreg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'linux/include/pcmcia/cisreg.h'; var root_path = '../../..'; var data_path = '../../../../data'; var ecma_script_api_version = 2;</script>
<script src='../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../..'>linux</a>/<a href='..'>include</a>/<a href='./'>pcmcia</a>/<a href='cisreg.h.html'>cisreg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*</i></td></tr>
<tr><th id="2">2</th><td><i> * cisreg.h</i></td></tr>
<tr><th id="3">3</th><td><i> *</i></td></tr>
<tr><th id="4">4</th><td><i> * This program is free software; you can redistribute it and/or modify</i></td></tr>
<tr><th id="5">5</th><td><i> * it under the terms of the GNU General Public License version 2 as</i></td></tr>
<tr><th id="6">6</th><td><i> * published by the Free Software Foundation.</i></td></tr>
<tr><th id="7">7</th><td><i> *</i></td></tr>
<tr><th id="8">8</th><td><i> * The initial developer of the original code is David A. Hinds</i></td></tr>
<tr><th id="9">9</th><td><i> * &lt;dahinds@users.sourceforge.net&gt;.  Portions created by David A. Hinds</i></td></tr>
<tr><th id="10">10</th><td><i> * are Copyright (C) 1999 David A. Hinds.  All Rights Reserved.</i></td></tr>
<tr><th id="11">11</th><td><i> *</i></td></tr>
<tr><th id="12">12</th><td><i> * (C) 1999             David A. Hinds</i></td></tr>
<tr><th id="13">13</th><td><i> */</i></td></tr>
<tr><th id="14">14</th><td></td></tr>
<tr><th id="15">15</th><td><u>#<span data-ppcond="15">ifndef</span> <span class="macro" data-ref="_M/_LINUX_CISREG_H">_LINUX_CISREG_H</span></u></td></tr>
<tr><th id="16">16</th><td><u>#define <dfn class="macro" id="_M/_LINUX_CISREG_H" data-ref="_M/_LINUX_CISREG_H">_LINUX_CISREG_H</dfn></u></td></tr>
<tr><th id="17">17</th><td></td></tr>
<tr><th id="18">18</th><td><i>/*</i></td></tr>
<tr><th id="19">19</th><td><i> * Offsets from ConfigBase for CIS registers</i></td></tr>
<tr><th id="20">20</th><td><i> */</i></td></tr>
<tr><th id="21">21</th><td><u>#define <dfn class="macro" id="_M/CISREG_COR" data-ref="_M/CISREG_COR">CISREG_COR</dfn>		0x00</u></td></tr>
<tr><th id="22">22</th><td><u>#define <dfn class="macro" id="_M/CISREG_CCSR" data-ref="_M/CISREG_CCSR">CISREG_CCSR</dfn>		0x02</u></td></tr>
<tr><th id="23">23</th><td><u>#define <dfn class="macro" id="_M/CISREG_PRR" data-ref="_M/CISREG_PRR">CISREG_PRR</dfn>		0x04</u></td></tr>
<tr><th id="24">24</th><td><u>#define <dfn class="macro" id="_M/CISREG_SCR" data-ref="_M/CISREG_SCR">CISREG_SCR</dfn>		0x06</u></td></tr>
<tr><th id="25">25</th><td><u>#define <dfn class="macro" id="_M/CISREG_ESR" data-ref="_M/CISREG_ESR">CISREG_ESR</dfn>		0x08</u></td></tr>
<tr><th id="26">26</th><td><u>#define <dfn class="macro" id="_M/CISREG_IOBASE_0" data-ref="_M/CISREG_IOBASE_0">CISREG_IOBASE_0</dfn>		0x0a</u></td></tr>
<tr><th id="27">27</th><td><u>#define <dfn class="macro" id="_M/CISREG_IOBASE_1" data-ref="_M/CISREG_IOBASE_1">CISREG_IOBASE_1</dfn>		0x0c</u></td></tr>
<tr><th id="28">28</th><td><u>#define <dfn class="macro" id="_M/CISREG_IOBASE_2" data-ref="_M/CISREG_IOBASE_2">CISREG_IOBASE_2</dfn>		0x0e</u></td></tr>
<tr><th id="29">29</th><td><u>#define <dfn class="macro" id="_M/CISREG_IOBASE_3" data-ref="_M/CISREG_IOBASE_3">CISREG_IOBASE_3</dfn>		0x10</u></td></tr>
<tr><th id="30">30</th><td><u>#define <dfn class="macro" id="_M/CISREG_IOSIZE" data-ref="_M/CISREG_IOSIZE">CISREG_IOSIZE</dfn>		0x12</u></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><i>/*</i></td></tr>
<tr><th id="33">33</th><td><i> * Configuration Option Register</i></td></tr>
<tr><th id="34">34</th><td><i> */</i></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/COR_CONFIG_MASK" data-ref="_M/COR_CONFIG_MASK">COR_CONFIG_MASK</dfn>		0x3f</u></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/COR_MFC_CONFIG_MASK" data-ref="_M/COR_MFC_CONFIG_MASK">COR_MFC_CONFIG_MASK</dfn>	0x38</u></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/COR_FUNC_ENA" data-ref="_M/COR_FUNC_ENA">COR_FUNC_ENA</dfn>		0x01</u></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/COR_ADDR_DECODE" data-ref="_M/COR_ADDR_DECODE">COR_ADDR_DECODE</dfn>		0x02</u></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/COR_IREQ_ENA" data-ref="_M/COR_IREQ_ENA">COR_IREQ_ENA</dfn>		0x04</u></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/COR_LEVEL_REQ" data-ref="_M/COR_LEVEL_REQ">COR_LEVEL_REQ</dfn>		0x40</u></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/COR_SOFT_RESET" data-ref="_M/COR_SOFT_RESET">COR_SOFT_RESET</dfn>		0x80</u></td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td><i>/*</i></td></tr>
<tr><th id="44">44</th><td><i> * Card Configuration and Status Register</i></td></tr>
<tr><th id="45">45</th><td><i> */</i></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/CCSR_INTR_ACK" data-ref="_M/CCSR_INTR_ACK">CCSR_INTR_ACK</dfn>		0x01</u></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/CCSR_INTR_PENDING" data-ref="_M/CCSR_INTR_PENDING">CCSR_INTR_PENDING</dfn>	0x02</u></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/CCSR_POWER_DOWN" data-ref="_M/CCSR_POWER_DOWN">CCSR_POWER_DOWN</dfn>		0x04</u></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/CCSR_AUDIO_ENA" data-ref="_M/CCSR_AUDIO_ENA">CCSR_AUDIO_ENA</dfn>		0x08</u></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/CCSR_IOIS8" data-ref="_M/CCSR_IOIS8">CCSR_IOIS8</dfn>		0x20</u></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/CCSR_SIGCHG_ENA" data-ref="_M/CCSR_SIGCHG_ENA">CCSR_SIGCHG_ENA</dfn>		0x40</u></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/CCSR_CHANGED" data-ref="_M/CCSR_CHANGED">CCSR_CHANGED</dfn>		0x80</u></td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td><i>/*</i></td></tr>
<tr><th id="55">55</th><td><i> * Pin Replacement Register</i></td></tr>
<tr><th id="56">56</th><td><i> */</i></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/PRR_WP_STATUS" data-ref="_M/PRR_WP_STATUS">PRR_WP_STATUS</dfn>		0x01</u></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/PRR_READY_STATUS" data-ref="_M/PRR_READY_STATUS">PRR_READY_STATUS</dfn>	0x02</u></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/PRR_BVD2_STATUS" data-ref="_M/PRR_BVD2_STATUS">PRR_BVD2_STATUS</dfn>		0x04</u></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/PRR_BVD1_STATUS" data-ref="_M/PRR_BVD1_STATUS">PRR_BVD1_STATUS</dfn>		0x08</u></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/PRR_WP_EVENT" data-ref="_M/PRR_WP_EVENT">PRR_WP_EVENT</dfn>		0x10</u></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/PRR_READY_EVENT" data-ref="_M/PRR_READY_EVENT">PRR_READY_EVENT</dfn>		0x20</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/PRR_BVD2_EVENT" data-ref="_M/PRR_BVD2_EVENT">PRR_BVD2_EVENT</dfn>		0x40</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/PRR_BVD1_EVENT" data-ref="_M/PRR_BVD1_EVENT">PRR_BVD1_EVENT</dfn>		0x80</u></td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td><i>/*</i></td></tr>
<tr><th id="67">67</th><td><i> * Socket and Copy Register</i></td></tr>
<tr><th id="68">68</th><td><i> */</i></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/SCR_SOCKET_NUM" data-ref="_M/SCR_SOCKET_NUM">SCR_SOCKET_NUM</dfn>		0x0f</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/SCR_COPY_NUM" data-ref="_M/SCR_COPY_NUM">SCR_COPY_NUM</dfn>		0x70</u></td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td><i>/*</i></td></tr>
<tr><th id="73">73</th><td><i> * Extended Status Register</i></td></tr>
<tr><th id="74">74</th><td><i> */</i></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/ESR_REQ_ATTN_ENA" data-ref="_M/ESR_REQ_ATTN_ENA">ESR_REQ_ATTN_ENA</dfn>	0x01</u></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/ESR_REQ_ATTN" data-ref="_M/ESR_REQ_ATTN">ESR_REQ_ATTN</dfn>		0x10</u></td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td><i>/*</i></td></tr>
<tr><th id="79">79</th><td><i> * CardBus Function Status Registers</i></td></tr>
<tr><th id="80">80</th><td><i> */</i></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/CBFN_EVENT" data-ref="_M/CBFN_EVENT">CBFN_EVENT</dfn>		0x00</u></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/CBFN_MASK" data-ref="_M/CBFN_MASK">CBFN_MASK</dfn>		0x04</u></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/CBFN_STATE" data-ref="_M/CBFN_STATE">CBFN_STATE</dfn>		0x08</u></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/CBFN_FORCE" data-ref="_M/CBFN_FORCE">CBFN_FORCE</dfn>		0x0c</u></td></tr>
<tr><th id="85">85</th><td></td></tr>
<tr><th id="86">86</th><td><i>/*</i></td></tr>
<tr><th id="87">87</th><td><i> * These apply to all the CardBus function registers</i></td></tr>
<tr><th id="88">88</th><td><i> */</i></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/CBFN_WP" data-ref="_M/CBFN_WP">CBFN_WP</dfn>			0x0001</u></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/CBFN_READY" data-ref="_M/CBFN_READY">CBFN_READY</dfn>		0x0002</u></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/CBFN_BVD2" data-ref="_M/CBFN_BVD2">CBFN_BVD2</dfn>		0x0004</u></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/CBFN_BVD1" data-ref="_M/CBFN_BVD1">CBFN_BVD1</dfn>		0x0008</u></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/CBFN_GWAKE" data-ref="_M/CBFN_GWAKE">CBFN_GWAKE</dfn>		0x0010</u></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/CBFN_INTR" data-ref="_M/CBFN_INTR">CBFN_INTR</dfn>		0x8000</u></td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td><i>/*</i></td></tr>
<tr><th id="97">97</th><td><i> * Extra bits in the Function Event Mask Register</i></td></tr>
<tr><th id="98">98</th><td><i> */</i></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/FEMR_BAM_ENA" data-ref="_M/FEMR_BAM_ENA">FEMR_BAM_ENA</dfn>		0x0020</u></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/FEMR_PWM_ENA" data-ref="_M/FEMR_PWM_ENA">FEMR_PWM_ENA</dfn>		0x0040</u></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/FEMR_WKUP_MASK" data-ref="_M/FEMR_WKUP_MASK">FEMR_WKUP_MASK</dfn>		0x4000</u></td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td><i>/*</i></td></tr>
<tr><th id="104">104</th><td><i> * Indirect Addressing Registers for Zoomed Video: these are addresses</i></td></tr>
<tr><th id="105">105</th><td><i> * in common memory space</i></td></tr>
<tr><th id="106">106</th><td><i> */</i></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/CISREG_ICTRL0" data-ref="_M/CISREG_ICTRL0">CISREG_ICTRL0</dfn>		0x02	/* control registers */</u></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/CISREG_ICTRL1" data-ref="_M/CISREG_ICTRL1">CISREG_ICTRL1</dfn>		0x03</u></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/CISREG_IADDR0" data-ref="_M/CISREG_IADDR0">CISREG_IADDR0</dfn>		0x04	/* address registers */</u></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/CISREG_IADDR1" data-ref="_M/CISREG_IADDR1">CISREG_IADDR1</dfn>		0x05</u></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/CISREG_IADDR2" data-ref="_M/CISREG_IADDR2">CISREG_IADDR2</dfn>		0x06</u></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/CISREG_IADDR3" data-ref="_M/CISREG_IADDR3">CISREG_IADDR3</dfn>		0x07</u></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/CISREG_IDATA0" data-ref="_M/CISREG_IDATA0">CISREG_IDATA0</dfn>		0x08	/* data registers */</u></td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/CISREG_IDATA1" data-ref="_M/CISREG_IDATA1">CISREG_IDATA1</dfn>		0x09</u></td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/ICTRL0_COMMON" data-ref="_M/ICTRL0_COMMON">ICTRL0_COMMON</dfn>		0x01</u></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/ICTRL0_AUTOINC" data-ref="_M/ICTRL0_AUTOINC">ICTRL0_AUTOINC</dfn>		0x02</u></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/ICTRL0_BYTEGRAN" data-ref="_M/ICTRL0_BYTEGRAN">ICTRL0_BYTEGRAN</dfn>		0x04</u></td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td><u>#<span data-ppcond="15">endif</span> /* _LINUX_CISREG_H */</u></td></tr>
<tr><th id="121">121</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../drivers/pcmcia/cistpl.c.html'>linux/drivers/pcmcia/cistpl.c</a><br/>Generated on <em>2019-Oct-10</em> from project linux revision <em>4.15.10</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
