

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-32a5e88e7f0bd0281e1f3b1056e517909662bd85_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                           12MB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                        0 # Select page eviction policy
-invalidate_clean                       0 # Should directly invalidate clean pages
-reserve_accessed_page_percent                    0 # Percentage of accessed pages reserved from eviction in hope that they will be accessed in next iteration.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwidth                  16.0GB/s # PCI-e bandwidth per direction, in GB/s.
-enable_dma                             0 # Enable direct access to CPU memory
-multiply_dma_penalty                    2 # Oversubscription Multiplicative Penalty Factor for Adaptive DMA
-migrate_threshold                      8 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Select gpgpu-sim hardware prefetcher
-hwprefetch_oversub                     1 # Select gpgpu-sim hardware prefetcher under over-subscription
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_smart_runtime                    1 # Enable access pattern detection, policy engine, and adaptive memory management.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
270b0a1dd5295912f354da248a301fd4  /root/gpgpu-sim_UVMSmart/benchmarks/Managed/backprop/backprop
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /root/gpgpu-sim_UVMSmart/benchmarks/Managed/backprop/backprop
Running md5sum using "md5sum /root/gpgpu-sim_UVMSmart/benchmarks/Managed/backprop/backprop "
Parsing file _cuobjdump_complete_output_vR9xSH
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ : hostFun 0x0x402d51, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "_Z22bpnn_layerforward_CUDAPfS_S_S_ii$__cuda_local_var_17900_34_non_const_input_node" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z22bpnn_layerforward_CUDAPfS_S_S_ii$__cuda_local_var_17901_34_non_const_weight_matrix" from 0x80 to 0x480 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: reconvergence points for _Z22bpnn_layerforward_CUDAPfS_S_S_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x068 (_1.ptx:47) @%p2 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0a0 (_1.ptx:57) cvta.to.global.u64 %rd3, %rd8;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x168 (_1.ptx:82) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x250 (_1.ptx:119) setp.eq.s32%p1, %r3, 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1c8 (_1.ptx:97) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x228 (_1.ptx:112) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x248 (_1.ptx:116) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x250 (_1.ptx:119) setp.eq.s32%p1, %r3, 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x270 (_1.ptx:123) @!%p1 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c8 (_1.ptx:138) ret;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x278 (_1.ptx:124) bra.uni BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x280 (_1.ptx:127) cvt.u32.u64%r20, %rd1;
GPGPU-Sim PTX: ... end of reconvergence points for _Z22bpnn_layerforward_CUDAPfS_S_S_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'.
GPGPU-Sim PTX: instruction assembly for function '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z24bpnn_adjust_weights_cudaPfiS_iS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x470 (_1.ptx:210) @%p1 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x530 (_1.ptx:237) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z24bpnn_adjust_weights_cudaPfiS_iS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_D4WuE2"
Running: cat _ptx_D4WuE2 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_Dtysqn
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_Dtysqn --output-file  /dev/null 2> _ptx_D4WuE2info"
GPGPU-Sim PTX: Kernel '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_' : regs=22, lmem=0, smem=0, cmem=80
GPGPU-Sim PTX: Kernel '_Z22bpnn_layerforward_CUDAPfS_S_S_ii' : regs=11, lmem=0, smem=1088, cmem=72
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_D4WuE2 _ptx2_Dtysqn _ptx_D4WuE2info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z22bpnn_layerforward_CUDAPfS_S_S_ii : hostFun 0x0x402c00, fat_cubin_handle = 1
Random number generator seed: 7
Input layer size : 131056
Starting training kernel
Performing GPU computation

GPGPU-Sim PTX: cudaLaunch for 0x0x402c00 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z22bpnn_layerforward_CUDAPfS_S_S_ii' to stream 0, gridDim= (1,8191,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
Destroy streams for kernel 1: size 0
kernel_name = _Z22bpnn_layerforward_CUDAPfS_S_S_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 1393139
gpu_sim_insn = 224892096
gpu_ipc =     161.4283
gpu_tot_sim_cycle = 1615289
gpu_tot_sim_insn = 224892096
gpu_tot_ipc =     139.2272
gpu_tot_issued_cta = 8191
max_total_param_size = 0
gpu_stall_dramfull = 75947
gpu_stall_icnt2sh    = 275735
partiton_reqs_in_parallel = 30573111
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      21.9455
partiton_level_parallism_total  =      18.9273
partiton_reqs_in_parallel_util = 30573111
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 1391006
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      21.9791
partiton_level_parallism_util_total  =      21.9791
partiton_replys_in_parallel = 397459
partiton_replys_in_parallel_total    = 0
L2_BW  =      27.0416 GB/Sec
L2_BW_total  =      23.3226 GB/Sec
gpu_total_sim_rate=112897

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4677061
	L1I_total_cache_misses = 3489
	L1I_total_cache_miss_rate = 0.0007
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 262112
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 260320
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4673572
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3489
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 262112
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4677061
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
7038, 5583, 6064, 5578, 6577, 5575, 6111, 5611, 7037, 5568, 6061, 5569, 6569, 5568, 6100, 5606, 6861, 5434, 5911, 5433, 6409, 5433, 5953, 5466, 6500, 5146, 5599, 5141, 6074, 5142, 5641, 5176, 6502, 5143, 5596, 5142, 6066, 5129, 5628, 5167, 6141, 4858, 5289, 4849, 5725, 4849, 5322, 4882, 6137, 4856, 5284, 4856, 5723, 4848, 5317, 4882, 5779, 4573, 4976, 4567, 5395, 4567, 5011, 4590, 
gpgpu_n_tot_thrd_icount = 284391520
gpgpu_n_tot_w_icount = 8887235
gpgpu_n_stall_shd_mem = 282162
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 200679
gpgpu_n_mem_write_global = 196584
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2227952
gpgpu_n_store_insn = 2227952
gpgpu_n_shmem_insn = 16644112
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8387584
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 266415
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 10861
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:360197	W0_Idle:10784732	W0_Scoreboard:59176392	W1:0	W2:1048448	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:1351515	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6487272
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1605432 {8:200679,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15202464 {40:98293,72:32763,136:65528,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 16021592 {40:90101,72:40954,136:69624,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1572672 {8:196584,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 957 
maxdqlatency = 0 
maxmflatency = 126650 
averagemflatency = 3812 
max_icnt2mem_latency = 126392 
max_icnt2sh_latency = 1615288 
mrq_lat_table:51646 	4064 	7040 	19082 	33147 	20918 	15238 	13873 	14345 	1857 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	185190 	151208 	17918 	4387 	3029 	180 	6009 	10251 	16124 	2995 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	72277 	120873 	8864 	226 	148798 	6904 	369 	113 	447 	3029 	180 	6121 	13018 	13245 	2995 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	60236 	96785 	40711 	2926 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2160 	22848 	79416 	92160 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	264 	118 	18 	1 	20 	6 	15 	29 	20 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        79        69       111        95        26        33        43        51        51        52        48        43        85        85        60        77 
dram[1]:        77        86        86        87        27        32        25        26        55        52        33        74        85        85        69        65 
dram[2]:        85        80       104       103        35        51        34        43        68        60        69        35        85        85        69        69 
dram[3]:        76        74        82       103        35        51        26        33        68        60        48        43        85        85        77        69 
dram[4]:        77        68       100        78        34        43        26        42        59        68        45        43        85        85        66        60 
dram[5]:        61        70        90        94        26        41        28        34        60        60        51        33        85        85        69        69 
dram[6]:        69        56        84        86        27        26        33        34        68        50        51        51        85        85        68        77 
dram[7]:        68        61        78        78        27        26        34        41        60        68        41        43        85        85        74        61 
dram[8]:        69        77        94        86        35        27        41        42        60        60        37        40       102       102        79        94 
dram[9]:        69        65        81        78        42        35        34        43        51        43        54        41        85        85        86        69 
dram[10]:        77        69        70        86        42        31        36        51        52        43        51        38        85        85        69        85 
maximum service time to same row:
dram[0]:    134538    134539    131500    131501    131641    131587    150723    150719    150386    150386    149774    149767    149521    149524    145684    145616 
dram[1]:    134537    134537    131481    131460    131644    131582    150703    150703    150390    150396    149759    149758    149528    149523    145304    145609 
dram[2]:    134532    134531    131462    131465    131630    131565    150700    150717    150396    150392    149759    149759    149474    149468    145692    145682 
dram[3]:    134536    134562    131466    131458    131625    131562    150714    150700    150391    150393    149761    149761    149485    149498    145681    145605 
dram[4]:    134562    134537    131457    131456    131618    131560    150705    150688    150422    150404    149761    149650    149499    149478    128184    130630 
dram[5]:    134517    134539    131439    131454    131665    131612    150715    150717    150403    150405    149649    149669    149477    149491    130508    128237 
dram[6]:    134538    134561    131455    131483    131666    131604    150717    150710    150379    150378    149668    149638    149491    149532    130493    128246 
dram[7]:    146362    146212    131484    131494    131656    131592    150707    150706    150372    150372    149666    149665    149532    149460    128241    130573 
dram[8]:    146322    146125    131495    131491    131630    131565    150707    150708    150412    150410    149680    149679    149459    149458    128139    130515 
dram[9]:    146202    146335    131511    131503    131666    131608    150700    150695    150409    150413    149686    149697    149513    149536    128074    130747 
dram[10]:    146188    146116    131503    131503    131706    131649    150678    150672    150415    150415    149679    149764    149546    149539    127987    130677 
average row accesses per activate:
dram[0]:  5.066964  5.145454  5.725119  5.994949  3.987288  4.376147  4.319249  4.787879  4.539216  4.643216  3.868644  3.951754  6.279762  6.378882  5.453659  5.791045 
dram[1]:  5.085586  5.156250  5.691176  5.816832  4.204444  4.407407  4.286385  4.521951  4.512077  4.541872  3.781893  4.217778  6.017341  6.173653  6.005155  5.772021 
dram[2]:  5.151376  5.514286  5.897059  5.964646  4.295455  4.626794  4.319445  4.456731  4.752525  4.957219  4.077253  4.061674  6.208333  5.908046  5.811224  6.425415 
dram[3]:  4.863248  5.258065  6.087629  6.153846  4.287611  4.495327  4.355769  4.793815  5.052910  4.922680  4.057017  4.373272  6.093023  6.147929  5.949495  5.633663 
dram[4]:  5.186956  5.070796  5.970297  5.751220  4.162996  4.500000  4.751269  4.907692  4.806122  4.937500  4.008696  3.913793  5.886364  6.088235  5.611111  5.627451 
dram[5]:  4.723849  5.097345  5.709524  5.623188  4.248889  4.511737  4.316038  4.814433  4.279070  4.433333  4.004348  4.167421  5.867816  6.035503  5.502512  5.739796 
dram[6]:  4.707113  4.783898  5.634615  5.772727  3.948718  4.237443  4.509804  4.776650  4.364486  4.439613  4.043478  4.442857  5.874286  6.310976  5.641414  5.734375 
dram[7]:  4.909483  5.056277  5.569378  5.862245  4.254464  4.365297  4.383886  4.600985  4.456731  4.823232  4.202765  4.211982  5.858757  6.104651  5.702020  5.286408 
dram[8]:  4.855932  5.103139  5.609524  5.792079  4.444445  4.327189  4.593137  4.766840  4.735000  5.032085  4.126126  4.171946  6.063584  6.351191  5.608040  5.671717 
dram[9]:  5.224215  5.406542  5.780000  6.067358  4.363636  4.396313  4.533980  4.626263  4.763819  5.096774  4.080357  4.004386  6.343373  6.191861  5.517413  5.560976 
dram[10]:  5.509346  5.183036  5.693069  5.693780  4.252252  4.281106  4.563981  4.861538  5.106952  5.042328  3.939394  3.889831  6.341317  6.487500  5.295774  5.912820 
average row locality = 181210/36202 = 5.005525
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       453       452       456       456       435       435       432       432       432       432       434       434       448       448       448       448 
dram[1]:       452       452       456       456       435       435       432       432       432       432       435       435       448       448       448       448 
dram[2]:       452       452       456       456       435       435       432       432       432       432       435       435       448       448       448       448 
dram[3]:       452       452       455       455       435       435       432       432       432       432       435       435       448       448       448       448 
dram[4]:       452       452       455       455       435       435       432       432       432       432       435       435       448       447       449       449 
dram[5]:       452       452       455       455       435       435       432       432       432       432       435       435       447       447       449       449 
dram[6]:       452       452       455       455       435       435       432       432       432       432       435       435       447       447       449       449 
dram[7]:       453       453       455       455       435       435       432       432       432       432       435       435       447       447       448       448 
dram[8]:       453       453       455       455       435       435       432       432       432       432       435       435       448       448       448       448 
dram[9]:       453       453       455       455       435       435       432       432       432       432       435       435       448       448       448       448 
dram[10]:       453       453       455       455       434       434       432       432       432       432       435       435       448       448       448       448 
total reads: 77824
bank skew: 456/432 = 1.06
chip skew: 7076/7074 = 1.00
number of total write accesses:
dram[0]:       682       680       752       731       506       519       488       516       494       492       479       467       607       579       670       716 
dram[1]:       677       703       705       719       511       517       481       495       502       490       484       514       593       583       717       666 
dram[2]:       671       706       747       725       510       532       501       495       509       495       515       487       595       580       691       715 
dram[3]:       686       689       726       745       534       527       474       498       523       523       490       514       600       591       730       690 
dram[4]:       741       694       751       724       510       519       504       525       510       516       487       473       588       588       662       699 
dram[5]:       677       700       744       709       521       526       483       502       488       499       486       486       574       573       646       676 
dram[6]:       673       677       717       688       489       493       488       509       502       487       495       498       581       588       668       652 
dram[7]:       686       715       709       694       518       521       493       502       495       523       477       479       590       603       681       641 
dram[8]:       693       685       723       715       525       504       505       488       515       509       481       487       601       619       668       675 
dram[9]:       712       704       701       716       525       519       502       484       516       516       479       478       605       617       661       692 
dram[10]:       726       708       695       735       510       495       531       516       523       521       475       483       611       590       680       705 
total reads: 103386
bank skew: 752/467 = 1.61
chip skew: 9540/9205 = 1.04
average mf latency per bank:
dram[0]:       8661      8545      7845      8051      7423      7241      8995      8784     11360     11428      9135      9319      7521      7892      5625      5212
dram[1]:       8694      8551      8354      8385      7367      7261      9165      8941     11111     11318      8980      8618      7728      7661      5298      5571
dram[2]:       8898      8599      8023      8191      7215      7118      8942      8873     11088     11260      8655      9061      7259      7336      5477      5267
dram[3]:       8527      8492      8446      8311      7114      7202      9073      8879     11169     10980      9123      8704      7323      7416      4961      5251
dram[4]:       8154      8591      8372      8444      7372      7290      8822      8701     11106     10525      8950      9045      7429      7333      7304      7099
dram[5]:       8963      8693      8299      8559      7348      7274      8939      8774     10851     10718      9019      9148      7362      7439      7420      7208
dram[6]:       8904      8871      8477      8790      7610      7542      8938      8811     10569     10849      9011      8951      7427      7467      7356      7359
dram[7]:       8981      8716      8558      8536      7272      7274      9205      8983     10761     10493      8999      9029      7515      7506      7213      7495
dram[8]:       8756      8852      8350      8368      7186      7420      8992      9074     10581     10698      9119      8927      8037      7745      7309      7251
dram[9]:       8633      8745      8453      8214      7149      7184      8954      9242     11263     11106      9028      8988      7734      7626      7202      7127
dram[10]:       8613      8744      8426      7889      7301      7377      8651      8786     11057     11020      9284      9246      7670      7703      7197      6175
maximum mf latency per bank:
dram[0]:     123947    123985    123866    123834     63171     63198    123810    123818    123498    123530    123739    123794    123475    123492    123269    123264
dram[1]:     123933    124000    123863    123837     63186     63199    123814    123825    123504    123535    123747    123668    123491    123487    123231    123258
dram[2]:     123931    124029    123848    123882     63179     63198    123826    123828    123510    123545    123640    123674    123499    123504    123173    123219
dram[3]:     123958    124009    123838    123869     63172     63191    123829    123822    123515    123532    123657    123658    123500    123507    123143    123186
dram[4]:     123940    124022    123806    123844     63184     63205    123785    123721    123516    123546    123628    123655    123489    123494    126650    126565
dram[5]:     123990    124074    123777    123896     63179     63192    123713    123713    123374    123420    123602    123617    123500    123455    126604    126584
dram[6]:     123996    124081    123858    123898     63171     63197    123811    123823    123462    123499    123589    123590    123315    123323    126595    126565
dram[7]:     123993    124064    123866    123898     63173     63187    123739    123749    123493    123506    123574    123607    123341    123388    126481    126471
dram[8]:     123988    124064    123839    123890     63178     63189    123828    123848    123604    123635    123586    123602    123379    123359    126471    126414
dram[9]:     123961    124040    123879    123893     63188     63207    123724    123747    123496    123533    123564    123571    123368    123410    126374    126381
dram[10]:     123968    124021    123879    123887     63200     63217    123823    123785    123593    123627    123752    123792    123409    123446    126308    126236
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2586854 n_nop=2528720 n_act=3321 n_pre=3305 n_req=16453 n_rd=28300 n_write=23208 bw_util=0.03982
n_activity=158848 dram_eff=0.6485
bk0: 1812a 2561524i bk1: 1808a 2559041i bk2: 1824a 2557774i bk3: 1824a 2556616i bk4: 1740a 2560144i bk5: 1740a 2558789i bk6: 1728a 2562205i bk7: 1728a 2561131i bk8: 1728a 2562604i bk9: 1728a 2560637i bk10: 1736a 2559817i bk11: 1736a 2559167i bk12: 1792a 2560447i bk13: 1792a 2559558i bk14: 1792a 2559527i bk15: 1792a 2558153i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.76861
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2586854 n_nop=2528753 n_act=3316 n_pre=3300 n_req=16433 n_rd=28304 n_write=23181 bw_util=0.03981
n_activity=158029 dram_eff=0.6516
bk0: 1808a 2561514i bk1: 1808a 2559646i bk2: 1824a 2557854i bk3: 1824a 2556380i bk4: 1740a 2560190i bk5: 1740a 2558030i bk6: 1728a 2561212i bk7: 1728a 2561241i bk8: 1728a 2562341i bk9: 1728a 2560334i bk10: 1740a 2559948i bk11: 1740a 2559371i bk12: 1792a 2559658i bk13: 1792a 2559721i bk14: 1792a 2558916i bk15: 1792a 2557996i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.778015
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2586854 n_nop=2528828 n_act=3247 n_pre=3231 n_req=16550 n_rd=28304 n_write=23244 bw_util=0.03985
n_activity=157952 dram_eff=0.6527
bk0: 1808a 2559836i bk1: 1808a 2558634i bk2: 1824a 2557363i bk3: 1824a 2556325i bk4: 1740a 2559683i bk5: 1740a 2558181i bk6: 1728a 2562773i bk7: 1728a 2560988i bk8: 1728a 2562672i bk9: 1728a 2562089i bk10: 1740a 2560067i bk11: 1740a 2558810i bk12: 1792a 2560784i bk13: 1792a 2560706i bk14: 1792a 2559867i bk15: 1792a 2557368i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.776621
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2586854 n_nop=2528762 n_act=3251 n_pre=3235 n_req=16614 n_rd=28296 n_write=23310 bw_util=0.0399
n_activity=157565 dram_eff=0.655
bk0: 1808a 2560105i bk1: 1808a 2559415i bk2: 1820a 2558239i bk3: 1820a 2557352i bk4: 1740a 2559567i bk5: 1740a 2558617i bk6: 1728a 2563170i bk7: 1728a 2561109i bk8: 1728a 2564148i bk9: 1728a 2561925i bk10: 1740a 2561381i bk11: 1740a 2560885i bk12: 1792a 2561040i bk13: 1792a 2559266i bk14: 1792a 2558901i bk15: 1792a 2557619i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.791844
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2586854 n_nop=2528704 n_act=3292 n_pre=3276 n_req=16566 n_rd=28300 n_write=23282 bw_util=0.03988
n_activity=156481 dram_eff=0.6593
bk0: 1808a 2560578i bk1: 1808a 2559676i bk2: 1820a 2558391i bk3: 1820a 2556843i bk4: 1740a 2559928i bk5: 1740a 2559603i bk6: 1728a 2561714i bk7: 1728a 2560547i bk8: 1728a 2561967i bk9: 1728a 2561741i bk10: 1740a 2562139i bk11: 1740a 2559159i bk12: 1792a 2561732i bk13: 1788a 2560344i bk14: 1796a 2558525i bk15: 1796a 2556412i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.789815
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2586854 n_nop=2528771 n_act=3340 n_pre=3324 n_req=16364 n_rd=28296 n_write=23123 bw_util=0.03975
n_activity=157514 dram_eff=0.6529
bk0: 1808a 2559414i bk1: 1808a 2559135i bk2: 1820a 2558164i bk3: 1820a 2556277i bk4: 1740a 2559771i bk5: 1740a 2559999i bk6: 1728a 2560696i bk7: 1728a 2560770i bk8: 1728a 2561619i bk9: 1728a 2559814i bk10: 1740a 2560491i bk11: 1740a 2558997i bk12: 1788a 2562625i bk13: 1788a 2560752i bk14: 1796a 2559053i bk15: 1796a 2556644i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.792885
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2586854 n_nop=2528850 n_act=3325 n_pre=3309 n_req=16279 n_rd=28296 n_write=23074 bw_util=0.03972
n_activity=157729 dram_eff=0.6514
bk0: 1808a 2560146i bk1: 1808a 2559124i bk2: 1820a 2558918i bk3: 1820a 2558488i bk4: 1740a 2560241i bk5: 1740a 2558128i bk6: 1728a 2561483i bk7: 1728a 2560667i bk8: 1728a 2560914i bk9: 1728a 2559633i bk10: 1740a 2559795i bk11: 1740a 2560041i bk12: 1788a 2561553i bk13: 1788a 2561355i bk14: 1796a 2558973i bk15: 1796a 2557220i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.780965
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2586854 n_nop=2528781 n_act=3318 n_pre=3302 n_req=16401 n_rd=28296 n_write=23157 bw_util=0.03978
n_activity=156867 dram_eff=0.656
bk0: 1812a 2559791i bk1: 1812a 2557729i bk2: 1820a 2557946i bk3: 1820a 2556489i bk4: 1740a 2560336i bk5: 1740a 2559124i bk6: 1728a 2561725i bk7: 1728a 2561282i bk8: 1728a 2560861i bk9: 1728a 2559457i bk10: 1740a 2559799i bk11: 1740a 2557968i bk12: 1788a 2561758i bk13: 1788a 2560690i bk14: 1792a 2558749i bk15: 1792a 2557857i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.77637
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2586854 n_nop=2528808 n_act=3269 n_pre=3253 n_req=16469 n_rd=28304 n_write=23220 bw_util=0.03984
n_activity=157494 dram_eff=0.6543
bk0: 1812a 2560786i bk1: 1812a 2559345i bk2: 1820a 2558920i bk3: 1820a 2557043i bk4: 1740a 2561987i bk5: 1740a 2559394i bk6: 1728a 2561258i bk7: 1728a 2561223i bk8: 1728a 2562277i bk9: 1728a 2560296i bk10: 1740a 2559319i bk11: 1740a 2557942i bk12: 1792a 2562073i bk13: 1792a 2559055i bk14: 1792a 2559101i bk15: 1792a 2557601i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.774231
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2586854 n_nop=2528847 n_act=3252 n_pre=3236 n_req=16503 n_rd=28304 n_write=23215 bw_util=0.03983
n_activity=158112 dram_eff=0.6517
bk0: 1812a 2559532i bk1: 1812a 2559325i bk2: 1820a 2557893i bk3: 1820a 2556285i bk4: 1740a 2558815i bk5: 1740a 2559170i bk6: 1728a 2564131i bk7: 1728a 2561075i bk8: 1728a 2561887i bk9: 1728a 2560135i bk10: 1740a 2558955i bk11: 1740a 2557606i bk12: 1792a 2561080i bk13: 1792a 2558588i bk14: 1792a 2559898i bk15: 1792a 2557691i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.777229
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2586854 n_nop=2528747 n_act=3272 n_pre=3256 n_req=16578 n_rd=28296 n_write=23283 bw_util=0.03988
n_activity=158310 dram_eff=0.6516
bk0: 1812a 2561329i bk1: 1812a 2558603i bk2: 1820a 2558398i bk3: 1820a 2556608i bk4: 1736a 2560114i bk5: 1736a 2558818i bk6: 1728a 2560502i bk7: 1728a 2561927i bk8: 1728a 2563577i bk9: 1728a 2561291i bk10: 1740a 2558749i bk11: 1740a 2558042i bk12: 1792a 2559589i bk13: 1792a 2558169i bk14: 1792a 2558518i bk15: 1792a 2557231i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.777153

========= L2 cache stats =========
L2_cache_bank[0]: Access = 18080, Miss = 3538, Miss_rate = 0.196, Pending_hits = 7514, Reservation_fails = 17
L2_cache_bank[1]: Access = 18054, Miss = 3537, Miss_rate = 0.196, Pending_hits = 7508, Reservation_fails = 9
L2_cache_bank[2]: Access = 18070, Miss = 3538, Miss_rate = 0.196, Pending_hits = 7561, Reservation_fails = 18
L2_cache_bank[3]: Access = 18071, Miss = 3538, Miss_rate = 0.196, Pending_hits = 7467, Reservation_fails = 12
L2_cache_bank[4]: Access = 18071, Miss = 3538, Miss_rate = 0.196, Pending_hits = 7590, Reservation_fails = 9
L2_cache_bank[5]: Access = 18063, Miss = 3538, Miss_rate = 0.196, Pending_hits = 7597, Reservation_fails = 18
L2_cache_bank[6]: Access = 18052, Miss = 3537, Miss_rate = 0.196, Pending_hits = 7588, Reservation_fails = 15
L2_cache_bank[7]: Access = 18052, Miss = 3537, Miss_rate = 0.196, Pending_hits = 7602, Reservation_fails = 12
L2_cache_bank[8]: Access = 18080, Miss = 3538, Miss_rate = 0.196, Pending_hits = 7628, Reservation_fails = 9
L2_cache_bank[9]: Access = 18078, Miss = 3537, Miss_rate = 0.196, Pending_hits = 7605, Reservation_fails = 9
L2_cache_bank[10]: Access = 18078, Miss = 3537, Miss_rate = 0.196, Pending_hits = 7433, Reservation_fails = 12
L2_cache_bank[11]: Access = 18076, Miss = 3537, Miss_rate = 0.196, Pending_hits = 7546, Reservation_fails = 14
L2_cache_bank[12]: Access = 18076, Miss = 3537, Miss_rate = 0.196, Pending_hits = 7478, Reservation_fails = 12
L2_cache_bank[13]: Access = 18078, Miss = 3537, Miss_rate = 0.196, Pending_hits = 7381, Reservation_fails = 12
L2_cache_bank[14]: Access = 18052, Miss = 3537, Miss_rate = 0.196, Pending_hits = 7530, Reservation_fails = 7
L2_cache_bank[15]: Access = 18054, Miss = 3537, Miss_rate = 0.196, Pending_hits = 7548, Reservation_fails = 12
L2_cache_bank[16]: Access = 18068, Miss = 3538, Miss_rate = 0.196, Pending_hits = 7596, Reservation_fails = 14
L2_cache_bank[17]: Access = 18068, Miss = 3538, Miss_rate = 0.196, Pending_hits = 7447, Reservation_fails = 14
L2_cache_bank[18]: Access = 18070, Miss = 3538, Miss_rate = 0.196, Pending_hits = 7514, Reservation_fails = 14
L2_cache_bank[19]: Access = 18062, Miss = 3538, Miss_rate = 0.196, Pending_hits = 7562, Reservation_fails = 16
L2_cache_bank[20]: Access = 18054, Miss = 3537, Miss_rate = 0.196, Pending_hits = 7611, Reservation_fails = 10
L2_cache_bank[21]: Access = 18052, Miss = 3537, Miss_rate = 0.196, Pending_hits = 7590, Reservation_fails = 14
L2_total_cache_accesses = 397459
L2_total_cache_misses = 77824
L2_total_cache_miss_rate = 0.1958
L2_total_cache_pending_hits = 165896
L2_total_cache_reservation_fails = 279
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9874
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 117084
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 73721
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 143835
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 48653
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 279
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 30
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 132
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 200679
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 196584
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.019
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=848692
icnt_total_pkts_simt_to_mem=823390
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.6871
	minimum = 6
	maximum = 542
Network latency average = 12.5071
	minimum = 6
	maximum = 542
Slowest packet = 410735
Flit latency average = 12.127
	minimum = 6
	maximum = 542
Slowest flit = 860274
Fragmentation average = 0.000495649
	minimum = 0
	maximum = 162
Injected packet rate average = 0.00570595
	minimum = 0.00499592 (at node 0)
	maximum = 0.00648895 (at node 28)
Accepted packet rate average = 0.00570595
	minimum = 0.00499592 (at node 0)
	maximum = 0.00648895 (at node 28)
Injected flit rate average = 0.0120023
	minimum = 0.0103314 (at node 0)
	maximum = 0.0138759 (at node 36)
Accepted flit rate average= 0.0120023
	minimum = 0.0106903 (at node 0)
	maximum = 0.0134394 (at node 46)
Injected packet length average = 2.10346
Accepted packet length average = 2.10346
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.6871 (1 samples)
	minimum = 6 (1 samples)
	maximum = 542 (1 samples)
Network latency average = 12.5071 (1 samples)
	minimum = 6 (1 samples)
	maximum = 542 (1 samples)
Flit latency average = 12.127 (1 samples)
	minimum = 6 (1 samples)
	maximum = 542 (1 samples)
Fragmentation average = 0.000495649 (1 samples)
	minimum = 0 (1 samples)
	maximum = 162 (1 samples)
Injected packet rate average = 0.00570595 (1 samples)
	minimum = 0.00499592 (1 samples)
	maximum = 0.00648895 (1 samples)
Accepted packet rate average = 0.00570595 (1 samples)
	minimum = 0.00499592 (1 samples)
	maximum = 0.00648895 (1 samples)
Injected flit rate average = 0.0120023 (1 samples)
	minimum = 0.0103314 (1 samples)
	maximum = 0.0138759 (1 samples)
Accepted flit rate average = 0.0120023 (1 samples)
	minimum = 0.0106903 (1 samples)
	maximum = 0.0134394 (1 samples)
Injected packet size average = 2.10346 (1 samples)
Accepted packet size average = 2.10346 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 33 min, 12 sec (1992 sec)
gpgpu_simulation_rate = 112897 (inst/sec)
gpgpu_simulation_rate = 810 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x402d51 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_' to stream 0, gridDim= (1,8191,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
Destroy streams for kernel 2: size 0
kernel_name = _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 2900838
gpu_sim_insn = 113232736
gpu_ipc =      39.0345
gpu_tot_sim_cycle = 5916848
gpu_tot_sim_insn = 338124832
gpu_tot_ipc =      57.1461
gpu_tot_issued_cta = 16382
max_total_param_size = 0
gpu_stall_dramfull = 769518
gpu_stall_icnt2sh    = 573727
partiton_reqs_in_parallel = 63124865
partiton_reqs_in_parallel_total    = 30573111
partiton_level_parallism =      21.7609
partiton_level_parallism_total  =      15.8358
partiton_reqs_in_parallel_util = 63124865
partiton_reqs_in_parallel_util_total    = 30573111
gpu_sim_cycle_parition_util = 2897197
gpu_tot_sim_cycle_parition_util    = 1391006
partiton_level_parallism_util =      21.7883
partiton_level_parallism_util_total  =      21.8502
partiton_replys_in_parallel = 925702
partiton_replys_in_parallel_total    = 397459
L2_BW  =      30.2470 GB/Sec
L2_BW_total  =      21.1962 GB/Sec
gpu_total_sim_rate=49476

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6511856
	L1I_total_cache_misses = 6785
	L1I_total_cache_miss_rate = 0.0010
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 61201
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 589752
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0030
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 587960
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6505071
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6785
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 61201
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 589752
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 6511856
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
9562, 8111, 8584, 8108, 9098, 8108, 8639, 8145, 9433, 7979, 8458, 7979, 8962, 7974, 8498, 8013, 8957, 7528, 8003, 7535, 8507, 7526, 8051, 7570, 8658, 7308, 7757, 7307, 8233, 7316, 7797, 7349, 8536, 7188, 7632, 7177, 8100, 7173, 7664, 7206, 8175, 6894, 7319, 6884, 7760, 6881, 7356, 6925, 8108, 6838, 7249, 6839, 7692, 6836, 7279, 6873, 7744, 6555, 6940, 6548, 7364, 6557, 6979, 6583, 
gpgpu_n_tot_thrd_icount = 397624640
gpgpu_n_tot_w_icount = 12425770
gpgpu_n_stall_shd_mem = 18672902
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 864154
gpgpu_n_mem_write_global = 458698
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 16906304
gpgpu_n_store_insn = 6421776
gpgpu_n_shmem_insn = 16644112
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 18872064
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 18406698
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 261318
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:31930334	W0_Idle:40345762	W0_Scoreboard:157299093	W1:0	W2:1048448	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:1351538	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:10025784
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6913232 {8:864154,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 40365424 {40:163823,72:98289,136:196586,}
traffic_breakdown_coretomem[INST_ACC_R] = 2248 {8:281,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 78470416 {40:303068,72:155625,136:405461,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3669584 {8:458698,}
traffic_breakdown_memtocore[INST_ACC_R] = 38216 {136:281,}
maxmrqlatency = 1103 
maxdqlatency = 0 
maxmflatency = 126650 
averagemflatency = 3139 
max_icnt2mem_latency = 126392 
max_icnt2sh_latency = 5916847 
mrq_lat_table:151381 	10354 	13640 	34107 	88088 	57658 	41494 	31745 	31478 	2684 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	600164 	221849 	285155 	75271 	38841 	13053 	11693 	37553 	32564 	6737 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	116950 	245018 	130886 	141066 	204096 	11846 	137022 	137846 	66031 	32798 	11701 	11159 	40955 	29050 	6737 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	455341 	283323 	114897 	10439 	175 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2160 	22848 	79416 	92160 	92638 	169476 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	388 	454 	878 	158 	44 	30 	45 	84 	41 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        79        69       111        95        26        33        43        51        51        52        48        43        85        85        60        77 
dram[1]:        77        86        86        87        27        32        25        26        55        52        33        74        85        85        69        65 
dram[2]:        85        80       104       103        35        51        34        43        68        60        69        35        85        85        69        69 
dram[3]:        76        74        82       103        35        51        26        33        68        60        48        43        85        85        77        69 
dram[4]:        77        68       100        78        34        43        26        42        59        68        45        43        85        85        66        60 
dram[5]:        61        70        90        94        26        41        28        34        60        60        51        33        85        85        69        69 
dram[6]:        69        56        84        86        27        26        33        34        68        50        51        51        85        85        68        77 
dram[7]:        68        61        78        78        27        34        34        41        60        68        41        43        85        85        74        61 
dram[8]:        69        77        94        86        35        31        41        42        60        60        37        40       102       102        79        94 
dram[9]:        69        65        81        78        42        35        34        43        51        43        54        41        85        85        86        69 
dram[10]:        77        69        70        86        42        31        36        51        52        43        51        38        85        85        69        85 
maximum service time to same row:
dram[0]:    263384    263351    254734    252847    254433    256057    254388    256706    263770    263797    260847    256145    257351    258607    260981    253488 
dram[1]:    263502    254069    253341    253963    255525    255535    256651    259502    261239    264961    261442    262031    264419    256731    265058    261063 
dram[2]:    255678    254053    254978    253949    251946    254363    259505    256049    265021    265018    255498    260841    261297    258524    263884    255206 
dram[3]:    255068    253985    253231    253879    252570    253243    258360    254905    261335    259105    261780    254586    255663    256249    258608    257513 
dram[4]:    253999    263332    255544    254541    253245    253162    258357    258298    262705    263882    253375    260951    259124    256638    258095    256270 
dram[5]:    263381    253866    258436    259339    255015    253191    257236    251588    261699    258110    261511    257436    261396    258430    260412    260999 
dram[6]:    255704    255036    253580    260040    252090    252490    255870    257199    262373    261663    256641    262643    259544    254468    259836    254003 
dram[7]:    253870    253290    261109    257966    250934    254343    254806    258525    256069    254434    263112    265493    263667    260153    253880    252833 
dram[8]:    254082    253382    261222    258211    255408    255659    260794    258384    259064    254972    262019    261455    260155    259008    259563    260343 
dram[9]:    254979    254436    258910    255775    250878    256659    257739    258852    252435    265563    264581    260857    258954    258453    252981    252523 
dram[10]:    255563    255689    258407    261725    255436    256053    252088    259986    264988    260192    262519    261948    257367    257360    258736    260555 
average row accesses per activate:
dram[0]:  2.679612  2.702941  2.786561  2.823589  2.386854  2.505882  2.489109  2.596527  2.582988  2.580913  2.378248  2.392023  2.735385  2.716787  2.665695  2.706511 
dram[1]:  2.626311  2.719882  2.762425  2.882231  2.453757  2.545908  2.430650  2.500992  2.541200  2.549744  2.303621  2.382353  2.637177  2.652959  2.728697  2.717974 
dram[2]:  2.685547  2.812942  2.742690  2.768087  2.504425  2.618756  2.420498  2.549039  2.561350  2.635979  2.347664  2.425781  2.606477  2.622642  2.722880  2.886010 
dram[3]:  2.590994  2.741071  2.726829  2.710704  2.502434  2.535644  2.480159  2.588718  2.554767  2.484221  2.372137  2.367924  2.625864  2.656971  2.793413  2.797366 
dram[4]:  2.692823  2.691934  2.699234  2.719298  2.436364  2.517241  2.517413  2.632611  2.452055  2.584362  2.273809  2.349191  2.642715  2.591577  2.689282  2.756972 
dram[5]:  2.590395  2.694175  2.728155  2.745059  2.425592  2.455939  2.519076  2.610537  2.437684  2.463439  2.364762  2.368321  2.627373  2.700205  2.636980  2.609108 
dram[6]:  2.621544  2.644572  2.654909  2.723320  2.362617  2.401328  2.496524  2.632399  2.481113  2.508595  2.350943  2.456693  2.604146  2.638723  2.644166  2.779817 
dram[7]:  2.676670  2.609916  2.684720  2.711482  2.398687  2.437560  2.449416  2.573320  2.449803  2.565749  2.426471  2.420332  2.637089  2.717058  2.645533  2.617534 
dram[8]:  2.616619  2.717520  2.704457  2.758929  2.416981  2.467961  2.587934  2.613306  2.581276  2.637513  2.322399  2.391723  2.600586  2.780893  2.636189  2.722497 
dram[9]:  2.380017  2.729862  2.392394  2.748272  2.194349  2.433333  2.215600  2.507000  2.217123  2.582304  2.120616  2.304469  2.361702  2.665339  2.365601  2.684466 
dram[10]:  2.789841  2.717773  2.659615  2.726654  2.413270  2.393195  2.574018  2.622291  2.594845  2.678381  2.386100  2.378715  2.673674  2.740434  2.657971  2.740375 
average row locality = 462632/179976 = 2.570520
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1285      1284      1280      1280      1251      1251      1242      1242      1222      1222      1222      1222      1271      1271      1280      1280 
dram[1]:      1284      1284      1280      1280      1251      1251      1242      1242      1222      1222      1225      1225      1271      1271      1280      1280 
dram[2]:      1284      1284      1280      1280      1251      1251      1242      1242      1222      1222      1225      1225      1271      1271      1280      1280 
dram[3]:      1284      1284      1278      1278      1251      1251      1242      1242      1222      1222      1225      1225      1271      1271      1280      1280 
dram[4]:      1284      1284      1278      1278      1251      1251      1242      1242      1222      1222      1225      1225      1271      1270      1281      1281 
dram[5]:      1284      1284      1278      1278      1251      1251      1242      1242      1222      1221      1225      1225      1270      1270      1281      1281 
dram[6]:      1284      1284      1278      1278      1251      1251      1242      1242      1221      1221      1225      1225      1270      1270      1281      1281 
dram[7]:      1285      1285      1278      1278      1251      1251      1242      1242      1221      1221      1225      1225      1270      1270      1281      1281 
dram[8]:      1285      1285      1278      1278      1251      1251      1242      1242      1221      1221      1225      1225      1272      1272      1281      1281 
dram[9]:      1285      1285      1278      1278      1251      1251      1242      1241      1222      1221      1225      1225      1272      1272      1281      1280 
dram[10]:      1285      1285      1278      1278      1250      1250      1241      1241      1221      1221      1225      1225      1272      1272      1280      1280 
total reads: 221176
bank skew: 1285/1221 = 1.05
chip skew: 20110/20104 = 1.00
number of total write accesses:
dram[0]:      1475      1473      1540      1521      1291      1305      1272      1300      1268      1266      1249      1237      1396      1367      1463      1505 
dram[1]:      1471      1493      1499      1510      1296      1300      1264      1279      1276      1264      1256      1286      1382      1374      1506      1457 
dram[2]:      1466      1498      1534      1513      1296      1318      1285      1279      1283      1269      1287      1259      1385      1370      1481      1505 
dram[3]:      1478      1479      1517      1533      1319      1310      1258      1282      1297      1297      1261      1285      1389      1378      1519      1481 
dram[4]:      1530      1486      1540      1512      1295      1304      1288      1309      1284      1290      1258      1244      1377      1376      1454      1487 
dram[5]:      1467      1491      1532      1500      1308      1313      1267      1285      1262      1272      1258      1257      1360      1360      1443      1469 
dram[6]:      1466      1469      1507      1478      1277      1280      1272      1293      1275      1260      1267      1271      1368      1374      1461      1446 
dram[7]:      1480      1505      1498      1485      1306      1306      1276      1285      1268      1296      1250      1251      1375      1390      1473      1436 
dram[8]:      1486      1476      1513      1503      1311      1291      1289      1272      1288      1282      1253      1260      1391      1406      1458      1466 
dram[9]:      1502      1494      1490      1506      1312      1304      1286      1266      1290      1289      1254      1250      1392      1404      1456      1485 
dram[10]:      1516      1498      1488      1525      1296      1282      1315      1300      1296      1294      1247      1256      1399      1378      1471      1496 
total reads: 241456
bank skew: 1540/1237 = 1.24
chip skew: 22083/21764 = 1.01
average mf latency per bank:
dram[0]:       9124      9111      9496      9528      9604      9543      9642      9496      9082      9091      8199      8216      7028      7143      7052      6882
dram[1]:       9249      9172      9650      9653      9621      9618      9570      9430      8954      9074      8202      8107      7155      7043      6883      6988
dram[2]:       9222      9104      9574      9596      9581      9550      9393      9431      8930      8979      8059      8146      6898      6891      6960      6898
dram[3]:       9097      9099      9824      9735      9454      9423      9507      9400      9064      8969      8088      7979      6911      6999      6744      6880
dram[4]:       8970      9106      9752      9796      9653      9628      9404      9208      9057      8793      8112      8080      6913      6878      7779      7706
dram[5]:       9337      9195      9665      9872      9609      9467      9413      9367      8959      8858      8083      8060      6905      6922      7838      7742
dram[6]:       9304      9338      9812      9925      9622      9639      9413      9387      8809      9001      8069      8011      6977      6907      7809      7797
dram[7]:       9383      9232      9894      9841      9539      9559      9523      9375      8981      8893      8013      8050      6955      6936      7715      7850
dram[8]:       9198      9285      9931      9823      9503      9600      9424      9461      8809      8871      8018      7966      7211      7139      7813      7784
dram[9]:       9809      9379     10321      9713     10131      9745      9929      9513     58895      9223      8497      8018      7706      7194      8351      7793
dram[10]:       9242      9225      9687      9511      9839      9855      9200      9268      9144      8977      8256      8176      7056      7049      7780      7321
maximum mf latency per bank:
dram[0]:     123947    123985    123866    123834    123697    123711    123810    123818    123642    123689    123739    123794    123652    123609    123269    123264
dram[1]:     123933    124000    123863    123837    123646    123645    123814    123825    123646    123667    123747    123668    123602    123616    123231    123258
dram[2]:     123931    124029    123848    123882    123749    123738    123826    123828    123640    123683    123689    123674    123583    123623    123173    123219
dram[3]:     123958    124009    123838    123869    123646    123667    123829    123822    123657    123723    123657    123666    123608    123684    123143    123186
dram[4]:     123940    124022    123806    123844    123674    123763    123785    123721    123645    123696    123644    123655    123655    123635    126650    126565
dram[5]:     123990    124074    123777    123896    123666    123669    123713    123713    123645    123681    123637    123630    123681    123703    126604    126584
dram[6]:     123996    124081    123858    123898    123687    123762    123811    123823    123640    123675    123677    123688    123666    123717    126595    126565
dram[7]:     123993    124064    123866    123898    123673    123676    123739    123749    123642    123679    123604    123607    123655    123638    126481    126471
dram[8]:     123988    124064    123839    123890    123640    123655    123828    123848    123639    123687    123631    123640    123653    123753    126471    126414
dram[9]:     123961    124040    123879    123893    123777    123634    123724    123747    123644    123685    123714    123571    123593    123652    126374    126381
dram[10]:     123968    124021    123879    123887    123753    123724    123823    123785    123653    123689    123752    123792    123594    123612    126308    126236
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7973284 n_nop=7787216 n_act=16128 n_pre=16112 n_req=42033 n_rd=80420 n_write=73408 bw_util=0.03859
n_activity=509287 dram_eff=0.6041
bk0: 5140a 7884973i bk1: 5136a 7879705i bk2: 5120a 7881314i bk3: 5120a 7877367i bk4: 5004a 7881895i bk5: 5004a 7879210i bk6: 4968a 7886832i bk7: 4968a 7884462i bk8: 4888a 7886482i bk9: 4888a 7883097i bk10: 4888a 7883837i bk11: 4888a 7881577i bk12: 5084a 7881114i bk13: 5084a 7879427i bk14: 5120a 7879588i bk15: 5120a 7875693i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.573368
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7973284 n_nop=7786969 n_act=16243 n_pre=16227 n_req=42023 n_rd=80440 n_write=73405 bw_util=0.03859
n_activity=510513 dram_eff=0.6027
bk0: 5136a 7882529i bk1: 5136a 7879623i bk2: 5120a 7881833i bk3: 5120a 7879628i bk4: 5004a 7882738i bk5: 5004a 7880128i bk6: 4968a 7885703i bk7: 4968a 7885238i bk8: 4888a 7886042i bk9: 4888a 7884344i bk10: 4900a 7882333i bk11: 4900a 7881347i bk12: 5084a 7879066i bk13: 5084a 7879130i bk14: 5120a 7879441i bk15: 5120a 7877542i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.574266
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7973284 n_nop=7787198 n_act=16101 n_pre=16085 n_req=42138 n_rd=80440 n_write=73460 bw_util=0.0386
n_activity=510089 dram_eff=0.6034
bk0: 5136a 7881420i bk1: 5136a 7879127i bk2: 5120a 7879053i bk3: 5120a 7876299i bk4: 5004a 7882541i bk5: 5004a 7880779i bk6: 4968a 7887144i bk7: 4968a 7885350i bk8: 4888a 7887932i bk9: 4888a 7885514i bk10: 4900a 7884699i bk11: 4900a 7882872i bk12: 5084a 7881968i bk13: 5084a 7881604i bk14: 5120a 7879471i bk15: 5120a 7875984i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.571106
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7973284 n_nop=7786868 n_act=16263 n_pre=16247 n_req=42189 n_rd=80424 n_write=73482 bw_util=0.03861
n_activity=511981 dram_eff=0.6012
bk0: 5136a 7882345i bk1: 5136a 7879913i bk2: 5112a 7879658i bk3: 5112a 7876258i bk4: 5004a 7883438i bk5: 5004a 7880304i bk6: 4968a 7887913i bk7: 4968a 7885036i bk8: 4888a 7887481i bk9: 4888a 7884706i bk10: 4900a 7886545i bk11: 4900a 7882330i bk12: 5084a 7882251i bk13: 5084a 7879101i bk14: 5120a 7879255i bk15: 5120a 7877004i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.573912
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7973284 n_nop=7786700 n_act=16359 n_pre=16343 n_req=42141 n_rd=80428 n_write=73454 bw_util=0.0386
n_activity=514155 dram_eff=0.5986
bk0: 5136a 7882228i bk1: 5136a 7879746i bk2: 5112a 7880742i bk3: 5112a 7879080i bk4: 5004a 7883474i bk5: 5004a 7882323i bk6: 4968a 7886779i bk7: 4968a 7885894i bk8: 4888a 7887205i bk9: 4888a 7887988i bk10: 4900a 7885596i bk11: 4900a 7882621i bk12: 5084a 7884461i bk13: 5080a 7881009i bk14: 5124a 7879088i bk15: 5124a 7876488i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.574279
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7973284 n_nop=7786765 n_act=16388 n_pre=16372 n_req=41949 n_rd=80420 n_write=73339 bw_util=0.03857
n_activity=515438 dram_eff=0.5966
bk0: 5136a 7881054i bk1: 5136a 7880064i bk2: 5112a 7879164i bk3: 5112a 7876921i bk4: 5004a 7881910i bk5: 5004a 7881178i bk6: 4968a 7887651i bk7: 4968a 7888308i bk8: 4888a 7887808i bk9: 4884a 7883162i bk10: 4900a 7886524i bk11: 4900a 7881931i bk12: 5080a 7884869i bk13: 5080a 7881976i bk14: 5124a 7876509i bk15: 5124a 7873417i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.572859
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7973284 n_nop=7786876 n_act=16349 n_pre=16333 n_req=41868 n_rd=80416 n_write=73310 bw_util=0.03856
n_activity=511222 dram_eff=0.6014
bk0: 5136a 7883516i bk1: 5136a 7879480i bk2: 5112a 7882093i bk3: 5112a 7878979i bk4: 5004a 7881023i bk5: 5004a 7876825i bk6: 4968a 7885939i bk7: 4968a 7885806i bk8: 4884a 7887702i bk9: 4884a 7881479i bk10: 4900a 7882666i bk11: 4900a 7882995i bk12: 5080a 7883263i bk13: 5080a 7881244i bk14: 5124a 7877168i bk15: 5124a 7874436i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.576657
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7973284 n_nop=7786745 n_act=16381 n_pre=16365 n_req=41986 n_rd=80424 n_write=73369 bw_util=0.03858
n_activity=512120 dram_eff=0.6006
bk0: 5140a 7883100i bk1: 5140a 7878699i bk2: 5112a 7881253i bk3: 5112a 7878309i bk4: 5004a 7882010i bk5: 5004a 7879777i bk6: 4968a 7888018i bk7: 4968a 7885652i bk8: 4884a 7886371i bk9: 4884a 7884128i bk10: 4900a 7885750i bk11: 4900a 7880940i bk12: 5080a 7883623i bk13: 5080a 7880931i bk14: 5124a 7877517i bk15: 5124a 7875025i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.572524
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7973284 n_nop=7787018 n_act=16207 n_pre=16191 n_req=42055 n_rd=80440 n_write=73428 bw_util=0.0386
n_activity=513371 dram_eff=0.5994
bk0: 5140a 7883234i bk1: 5140a 7880047i bk2: 5112a 7881271i bk3: 5112a 7879131i bk4: 5004a 7883754i bk5: 5004a 7879461i bk6: 4968a 7887539i bk7: 4968a 7885174i bk8: 4884a 7886389i bk9: 4884a 7884544i bk10: 4900a 7881978i bk11: 4900a 7879831i bk12: 5088a 7881549i bk13: 5088a 7879479i bk14: 5124a 7879081i bk15: 5124a 7876745i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.575266
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7973284 n_nop=7784667 n_act=17385 n_pre=17369 n_req=42089 n_rd=80436 n_write=73427 bw_util=0.03859
n_activity=661030 dram_eff=0.4655
bk0: 5140a 7886681i bk1: 5140a 7886394i bk2: 5112a 7886223i bk3: 5112a 7885284i bk4: 5004a 7886149i bk5: 5004a 7887534i bk6: 4968a 7892725i bk7: 4964a 7892568i bk8: 4888a 7890363i bk9: 4884a 7890281i bk10: 4900a 7887096i bk11: 4900a 7885736i bk12: 5088a 7887633i bk13: 5088a 7885423i bk14: 5124a 7885914i bk15: 5120a 7883813i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.528033
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7973284 n_nop=7787043 n_act=16173 n_pre=16157 n_req=42161 n_rd=80416 n_write=73495 bw_util=0.03861
n_activity=510146 dram_eff=0.6034
bk0: 5140a 7883514i bk1: 5140a 7877931i bk2: 5112a 7880417i bk3: 5112a 7877627i bk4: 5000a 7881356i bk5: 5000a 7877750i bk6: 4964a 7885258i bk7: 4964a 7882770i bk8: 4884a 7887568i bk9: 4884a 7885344i bk10: 4900a 7882071i bk11: 4900a 7878992i bk12: 5088a 7879942i bk13: 5088a 7877538i bk14: 5120a 7878936i bk15: 5120a 7876328i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.578799

========= L2 cache stats =========
L2_cache_bank[0]: Access = 54185, Miss = 10053, Miss_rate = 0.186, Pending_hits = 9669, Reservation_fails = 17
L2_cache_bank[1]: Access = 54160, Miss = 10052, Miss_rate = 0.186, Pending_hits = 9597, Reservation_fails = 9
L2_cache_bank[2]: Access = 54214, Miss = 10055, Miss_rate = 0.185, Pending_hits = 9696, Reservation_fails = 18
L2_cache_bank[3]: Access = 54219, Miss = 10055, Miss_rate = 0.185, Pending_hits = 9636, Reservation_fails = 12
L2_cache_bank[4]: Access = 54216, Miss = 10055, Miss_rate = 0.185, Pending_hits = 9720, Reservation_fails = 9
L2_cache_bank[5]: Access = 54192, Miss = 10055, Miss_rate = 0.186, Pending_hits = 9763, Reservation_fails = 18
L2_cache_bank[6]: Access = 54166, Miss = 10053, Miss_rate = 0.186, Pending_hits = 9739, Reservation_fails = 15
L2_cache_bank[7]: Access = 54166, Miss = 10053, Miss_rate = 0.186, Pending_hits = 9795, Reservation_fails = 12
L2_cache_bank[8]: Access = 54192, Miss = 10054, Miss_rate = 0.186, Pending_hits = 9840, Reservation_fails = 9
L2_cache_bank[9]: Access = 54187, Miss = 10053, Miss_rate = 0.186, Pending_hits = 9748, Reservation_fails = 9
L2_cache_bank[10]: Access = 54187, Miss = 10053, Miss_rate = 0.186, Pending_hits = 9574, Reservation_fails = 12
L2_cache_bank[11]: Access = 54186, Miss = 10052, Miss_rate = 0.186, Pending_hits = 9752, Reservation_fails = 14
L2_cache_bank[12]: Access = 54186, Miss = 10052, Miss_rate = 0.186, Pending_hits = 9626, Reservation_fails = 12
L2_cache_bank[13]: Access = 54186, Miss = 10052, Miss_rate = 0.186, Pending_hits = 9540, Reservation_fails = 12
L2_cache_bank[14]: Access = 54188, Miss = 10053, Miss_rate = 0.186, Pending_hits = 9644, Reservation_fails = 7
L2_cache_bank[15]: Access = 54192, Miss = 10053, Miss_rate = 0.186, Pending_hits = 9669, Reservation_fails = 12
L2_cache_bank[16]: Access = 54207, Miss = 10055, Miss_rate = 0.185, Pending_hits = 9678, Reservation_fails = 14
L2_cache_bank[17]: Access = 54180, Miss = 10055, Miss_rate = 0.186, Pending_hits = 9555, Reservation_fails = 14
L2_cache_bank[18]: Access = 185265, Miss = 10056, Miss_rate = 0.054, Pending_hits = 9333, Reservation_fails = 14
L2_cache_bank[19]: Access = 54168, Miss = 10053, Miss_rate = 0.186, Pending_hits = 9604, Reservation_fails = 16
L2_cache_bank[20]: Access = 54162, Miss = 10052, Miss_rate = 0.186, Pending_hits = 9630, Reservation_fails = 10
L2_cache_bank[21]: Access = 54157, Miss = 10052, Miss_rate = 0.186, Pending_hits = 9649, Reservation_fails = 14
L2_total_cache_accesses = 1323161
L2_total_cache_misses = 221176
L2_total_cache_miss_rate = 0.1672
L2_total_cache_pending_hits = 212457
L2_total_cache_reservation_fails = 279
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 483500
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 163586
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 217068
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 405949
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 48653
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 279
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 79
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 191
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 864154
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 458698
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 281
L2_cache_data_port_util = 0.033
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=3560503
icnt_total_pkts_simt_to_mem=2469906
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 233.936
	minimum = 6
	maximum = 5463
Network latency average = 132.109
	minimum = 6
	maximum = 3027
Slowest packet = 795367
Flit latency average = 81.1076
	minimum = 6
	maximum = 3027
Slowest flit = 1672643
Fragmentation average = 0.0932282
	minimum = 0
	maximum = 963
Injected packet rate average = 0.00638231
	minimum = 0.00559011 (at node 0)
	maximum = 0.0288184 (at node 46)
Accepted packet rate average = 0.00638231
	minimum = 0.00559011 (at node 0)
	maximum = 0.0288184 (at node 46)
Injected flit rate average = 0.0150244
	minimum = 0.0099423 (at node 0)
	maximum = 0.129077 (at node 46)
Accepted flit rate average= 0.0150244
	minimum = 0.0118697 (at node 28)
	maximum = 0.0344652 (at node 46)
Injected packet length average = 2.35407
Accepted packet length average = 2.35407
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 124.811 (2 samples)
	minimum = 6 (2 samples)
	maximum = 3002.5 (2 samples)
Network latency average = 72.3083 (2 samples)
	minimum = 6 (2 samples)
	maximum = 1784.5 (2 samples)
Flit latency average = 46.6173 (2 samples)
	minimum = 6 (2 samples)
	maximum = 1784.5 (2 samples)
Fragmentation average = 0.0468619 (2 samples)
	minimum = 0 (2 samples)
	maximum = 562.5 (2 samples)
Injected packet rate average = 0.00604413 (2 samples)
	minimum = 0.00529301 (2 samples)
	maximum = 0.0176537 (2 samples)
Accepted packet rate average = 0.00604413 (2 samples)
	minimum = 0.00529301 (2 samples)
	maximum = 0.0176537 (2 samples)
Injected flit rate average = 0.0135133 (2 samples)
	minimum = 0.0101368 (2 samples)
	maximum = 0.0714764 (2 samples)
Accepted flit rate average = 0.0135133 (2 samples)
	minimum = 0.01128 (2 samples)
	maximum = 0.0239523 (2 samples)
Injected packet size average = 2.23578 (2 samples)
Accepted packet size average = 2.23578 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 53 min, 54 sec (6834 sec)
gpgpu_simulation_rate = 49476 (inst/sec)
gpgpu_simulation_rate = 865 (cycle/sec)
Training done
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 46341 Tlb_hit: 33960 Tlb_miss: 12381 Tlb_hit_rate: 0.732828
Shader1: Tlb_access: 47010 Tlb_hit: 34605 Tlb_miss: 12405 Tlb_hit_rate: 0.736120
Shader2: Tlb_access: 46735 Tlb_hit: 34454 Tlb_miss: 12281 Tlb_hit_rate: 0.737221
Shader3: Tlb_access: 46964 Tlb_hit: 34701 Tlb_miss: 12263 Tlb_hit_rate: 0.738885
Shader4: Tlb_access: 47634 Tlb_hit: 35181 Tlb_miss: 12453 Tlb_hit_rate: 0.738569
Shader5: Tlb_access: 47093 Tlb_hit: 34543 Tlb_miss: 12550 Tlb_hit_rate: 0.733506
Shader6: Tlb_access: 47130 Tlb_hit: 34716 Tlb_miss: 12414 Tlb_hit_rate: 0.736601
Shader7: Tlb_access: 47667 Tlb_hit: 35270 Tlb_miss: 12397 Tlb_hit_rate: 0.739925
Shader8: Tlb_access: 46843 Tlb_hit: 34510 Tlb_miss: 12333 Tlb_hit_rate: 0.736716
Shader9: Tlb_access: 47588 Tlb_hit: 35250 Tlb_miss: 12338 Tlb_hit_rate: 0.740733
Shader10: Tlb_access: 47160 Tlb_hit: 34765 Tlb_miss: 12395 Tlb_hit_rate: 0.737171
Shader11: Tlb_access: 47001 Tlb_hit: 34713 Tlb_miss: 12288 Tlb_hit_rate: 0.738559
Shader12: Tlb_access: 47334 Tlb_hit: 34750 Tlb_miss: 12584 Tlb_hit_rate: 0.734145
Shader13: Tlb_access: 47578 Tlb_hit: 35206 Tlb_miss: 12372 Tlb_hit_rate: 0.739964
Shader14: Tlb_access: 47229 Tlb_hit: 34640 Tlb_miss: 12589 Tlb_hit_rate: 0.733448
Shader15: Tlb_access: 46906 Tlb_hit: 34308 Tlb_miss: 12598 Tlb_hit_rate: 0.731420
Shader16: Tlb_access: 47472 Tlb_hit: 34962 Tlb_miss: 12510 Tlb_hit_rate: 0.736476
Shader17: Tlb_access: 47306 Tlb_hit: 34783 Tlb_miss: 12523 Tlb_hit_rate: 0.735277
Shader18: Tlb_access: 47266 Tlb_hit: 34707 Tlb_miss: 12559 Tlb_hit_rate: 0.734291
Shader19: Tlb_access: 47309 Tlb_hit: 34731 Tlb_miss: 12578 Tlb_hit_rate: 0.734131
Shader20: Tlb_access: 46777 Tlb_hit: 34534 Tlb_miss: 12243 Tlb_hit_rate: 0.738269
Shader21: Tlb_access: 47850 Tlb_hit: 35383 Tlb_miss: 12467 Tlb_hit_rate: 0.739457
Shader22: Tlb_access: 47936 Tlb_hit: 35386 Tlb_miss: 12550 Tlb_hit_rate: 0.738193
Shader23: Tlb_access: 47613 Tlb_hit: 35043 Tlb_miss: 12570 Tlb_hit_rate: 0.735996
Shader24: Tlb_access: 47222 Tlb_hit: 34722 Tlb_miss: 12500 Tlb_hit_rate: 0.735293
Shader25: Tlb_access: 46739 Tlb_hit: 34413 Tlb_miss: 12326 Tlb_hit_rate: 0.736280
Shader26: Tlb_access: 47597 Tlb_hit: 35064 Tlb_miss: 12533 Tlb_hit_rate: 0.736685
Shader27: Tlb_access: 47552 Tlb_hit: 35020 Tlb_miss: 12532 Tlb_hit_rate: 0.736457
Tlb_tot_access: 1322852 Tlb_tot_hit: 974320, Tlb_tot_miss: 348532, Tlb_tot_hit_rate: 0.736530
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 1302 Tlb_invalidate: 1174 Tlb_evict: 0 Tlb_page_evict: 1174
Shader1: Tlb_validate: 1313 Tlb_invalidate: 1184 Tlb_evict: 0 Tlb_page_evict: 1184
Shader2: Tlb_validate: 1334 Tlb_invalidate: 1205 Tlb_evict: 0 Tlb_page_evict: 1205
Shader3: Tlb_validate: 1342 Tlb_invalidate: 1213 Tlb_evict: 0 Tlb_page_evict: 1213
Shader4: Tlb_validate: 1341 Tlb_invalidate: 1212 Tlb_evict: 0 Tlb_page_evict: 1212
Shader5: Tlb_validate: 1331 Tlb_invalidate: 1202 Tlb_evict: 0 Tlb_page_evict: 1202
Shader6: Tlb_validate: 1348 Tlb_invalidate: 1219 Tlb_evict: 0 Tlb_page_evict: 1219
Shader7: Tlb_validate: 1320 Tlb_invalidate: 1191 Tlb_evict: 0 Tlb_page_evict: 1191
Shader8: Tlb_validate: 1312 Tlb_invalidate: 1183 Tlb_evict: 0 Tlb_page_evict: 1183
Shader9: Tlb_validate: 1357 Tlb_invalidate: 1228 Tlb_evict: 0 Tlb_page_evict: 1228
Shader10: Tlb_validate: 1329 Tlb_invalidate: 1200 Tlb_evict: 0 Tlb_page_evict: 1200
Shader11: Tlb_validate: 1319 Tlb_invalidate: 1190 Tlb_evict: 0 Tlb_page_evict: 1190
Shader12: Tlb_validate: 1344 Tlb_invalidate: 1215 Tlb_evict: 0 Tlb_page_evict: 1215
Shader13: Tlb_validate: 1331 Tlb_invalidate: 1202 Tlb_evict: 0 Tlb_page_evict: 1202
Shader14: Tlb_validate: 1345 Tlb_invalidate: 1216 Tlb_evict: 0 Tlb_page_evict: 1216
Shader15: Tlb_validate: 1303 Tlb_invalidate: 1174 Tlb_evict: 0 Tlb_page_evict: 1174
Shader16: Tlb_validate: 1349 Tlb_invalidate: 1220 Tlb_evict: 0 Tlb_page_evict: 1220
Shader17: Tlb_validate: 1329 Tlb_invalidate: 1200 Tlb_evict: 0 Tlb_page_evict: 1200
Shader18: Tlb_validate: 1365 Tlb_invalidate: 1236 Tlb_evict: 0 Tlb_page_evict: 1236
Shader19: Tlb_validate: 1328 Tlb_invalidate: 1199 Tlb_evict: 0 Tlb_page_evict: 1199
Shader20: Tlb_validate: 1303 Tlb_invalidate: 1174 Tlb_evict: 0 Tlb_page_evict: 1174
Shader21: Tlb_validate: 1324 Tlb_invalidate: 1195 Tlb_evict: 0 Tlb_page_evict: 1195
Shader22: Tlb_validate: 1338 Tlb_invalidate: 1209 Tlb_evict: 0 Tlb_page_evict: 1209
Shader23: Tlb_validate: 1300 Tlb_invalidate: 1171 Tlb_evict: 0 Tlb_page_evict: 1171
Shader24: Tlb_validate: 1326 Tlb_invalidate: 1197 Tlb_evict: 0 Tlb_page_evict: 1197
Shader25: Tlb_validate: 1329 Tlb_invalidate: 1200 Tlb_evict: 0 Tlb_page_evict: 1200
Shader26: Tlb_validate: 1334 Tlb_invalidate: 1205 Tlb_evict: 0 Tlb_page_evict: 1205
Shader27: Tlb_validate: 1328 Tlb_invalidate: 1199 Tlb_evict: 0 Tlb_page_evict: 1199
Tlb_tot_valiate: 37224 Tlb_invalidate: 33613, Tlb_tot_evict: 0, Tlb_tot_evict page: 33613
========================================TLB statistics(thrashing)==============================
Shader0: Total 0
Shader1: Total 0
Shader2: Total 0
Shader3: Total 0
Shader4: Total 0
Shader5: Total 0
Shader6: Total 0
Shader7: Total 0
Shader8: Total 0
Shader9: Total 0
Shader10: Total 0
Shader11: Total 0
Shader12: Total 0
Shader13: Total 0
Shader14: Total 0
Shader15: Total 0
Shader16: Total 0
Shader17: Total 0
Shader18: Total 0
Shader19: Total 0
Shader20: Total 0
Shader21: Total 0
Shader22: Total 0
Shader23: Total 0
Shader24: Total 0
Shader25: Total 0
Shader26: Total 0
Shader27: Total 0
Tlb_tot_thrash: 0
========================================Page fault statistics==============================
Shader0: Page_table_access:12381 Page_hit: 9044 Page_miss: 3337 Page_hit_rate: 0.730474
Shader1: Page_table_access:12405 Page_hit: 8984 Page_miss: 3421 Page_hit_rate: 0.724224
Shader2: Page_table_access:12281 Page_hit: 8775 Page_miss: 3506 Page_hit_rate: 0.714518
Shader3: Page_table_access:12263 Page_hit: 8790 Page_miss: 3473 Page_hit_rate: 0.716790
Shader4: Page_table_access:12453 Page_hit: 8955 Page_miss: 3498 Page_hit_rate: 0.719104
Shader5: Page_table_access:12550 Page_hit: 9006 Page_miss: 3544 Page_hit_rate: 0.717610
Shader6: Page_table_access:12414 Page_hit: 8757 Page_miss: 3657 Page_hit_rate: 0.705413
Shader7: Page_table_access:12397 Page_hit: 8900 Page_miss: 3497 Page_hit_rate: 0.717916
Shader8: Page_table_access:12333 Page_hit: 8686 Page_miss: 3647 Page_hit_rate: 0.704289
Shader9: Page_table_access:12338 Page_hit: 8715 Page_miss: 3623 Page_hit_rate: 0.706354
Shader10: Page_table_access:12395 Page_hit: 8783 Page_miss: 3612 Page_hit_rate: 0.708592
Shader11: Page_table_access:12288 Page_hit: 8655 Page_miss: 3633 Page_hit_rate: 0.704346
Shader12: Page_table_access:12584 Page_hit: 8859 Page_miss: 3725 Page_hit_rate: 0.703989
Shader13: Page_table_access:12372 Page_hit: 8891 Page_miss: 3481 Page_hit_rate: 0.718639
Shader14: Page_table_access:12589 Page_hit: 8871 Page_miss: 3718 Page_hit_rate: 0.704663
Shader15: Page_table_access:12598 Page_hit: 8731 Page_miss: 3867 Page_hit_rate: 0.693047
Shader16: Page_table_access:12510 Page_hit: 9137 Page_miss: 3373 Page_hit_rate: 0.730376
Shader17: Page_table_access:12523 Page_hit: 8728 Page_miss: 3795 Page_hit_rate: 0.696958
Shader18: Page_table_access:12559 Page_hit: 8785 Page_miss: 3774 Page_hit_rate: 0.699498
Shader19: Page_table_access:12578 Page_hit: 8751 Page_miss: 3827 Page_hit_rate: 0.695739
Shader20: Page_table_access:12243 Page_hit: 8606 Page_miss: 3637 Page_hit_rate: 0.702932
Shader21: Page_table_access:12467 Page_hit: 8847 Page_miss: 3620 Page_hit_rate: 0.709633
Shader22: Page_table_access:12550 Page_hit: 8860 Page_miss: 3690 Page_hit_rate: 0.705976
Shader23: Page_table_access:12570 Page_hit: 9127 Page_miss: 3443 Page_hit_rate: 0.726094
Shader24: Page_table_access:12500 Page_hit: 8939 Page_miss: 3561 Page_hit_rate: 0.715120
Shader25: Page_table_access:12326 Page_hit: 8682 Page_miss: 3644 Page_hit_rate: 0.704365
Shader26: Page_table_access:12533 Page_hit: 8901 Page_miss: 3632 Page_hit_rate: 0.710205
Shader27: Page_table_access:12532 Page_hit: 8881 Page_miss: 3651 Page_hit_rate: 0.708666
Page_table_tot_access: 348532 Page_tot_hit: 247646, Page_tot_miss 100886, Page_tot_hit_rate: 0.710540 Page_tot_fault: 99 Page_tot_pending: 100787
Total_memory_access_page_fault: 99, Average_latency: 2930268.000000
========================================Page thrashing statistics==============================
Page_validate: 6800 Page_evict_dirty: 1536 Page_evict_not_dirty: 0
Page_tot_thrash: 0
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
dma_read: 0
dma_migration_read 0
dma_migration_write 0
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.695798
[0-25]: 0.041027, [26-50]: 0.031190, [51-75]: 0.927783, [76-100]: 0.000000
Pcie_write_utilization: 0.749279
[0-25]: 0.000000, [26-50]: 0.000000, [51-75]: 1.000000, [76-100]: 0.000000
F:   222150----T:  1615289 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(940.674561)
F:   223063----T:   225668 	 St: c0000000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   225668----T:   233908 	 St: c0001000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   233908----T:   237720 	 St: c00d0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:   237720----T:   244132 	 St: c00d5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:   244132----T:   246737 	 St: c00e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   246737----T:   254977 	 St: c00e1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   254977----T:   258407 	 St: c00f0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   258407----T:   272697 	 St: c00f4000 Sz: 114688 	 Sm: 0 	 T: memcpy_h2d(9.648886)
F:   272697----T:   275302 	 St: c1a80000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   275302----T:   283542 	 St: c1a81000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   284267----T:   287697 	 St: c0110000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   287697----T:   317009 	 St: c0114000 Sz: 245760 	 Sm: 0 	 T: memcpy_h2d(19.792032)
F:   320879----T:   323484 	 St: c0150000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   323484----T:   384320 	 St: c0151000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:   393154----T:   395759 	 St: c01d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   395759----T:   516848 	 St: c01d1000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:   516848----T:   519453 	 St: c0010000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   519453----T:   527693 	 St: c0011000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   527693----T:   530298 	 St: c1a90000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   530298----T:   538538 	 St: c1a91000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   554827----T:   557432 	 St: c02d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   557432----T:   565672 	 St: c02d1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   566190----T:   568795 	 St: c0020000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   568795----T:   584490 	 St: c0021000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:   584490----T:   587920 	 St: c02e0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   587920----T:   594785 	 St: c02e4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   594785----T:   598597 	 St: c02f0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:   598597----T:   601397 	 St: c02f5000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   601397----T:   614285 	 St: c02f7000 Sz: 102400 	 Sm: 0 	 T: memcpy_h2d(8.702229)
F:   614285----T:   616890 	 St: c1aa0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   616890----T:   632585 	 St: c1aa1000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:   633349----T:   636149 	 St: c0310000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   636149----T:   666402 	 St: c0312000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(20.427414)
F:   670363----T:   672968 	 St: c0350000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   672968----T:   733804 	 St: c0351000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:   742508----T:   745308 	 St: c03d0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   745308----T:   865926 	 St: c03d2000 Sz: 1040384 	 Sm: 0 	 T: memcpy_h2d(81.443619)
F:   884627----T:   887232 	 St: c04d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   887232----T:   895472 	 St: c04d1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   895472----T:   898902 	 St: c04e0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   898902----T:   905767 	 St: c04e4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   906450----T:   909055 	 St: c0040000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   909055----T:   939778 	 St: c0041000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:   939778----T:   942383 	 St: c04f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   942383----T:   945183 	 St: c04f1000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   945183----T:   959941 	 St: c04f3000 Sz: 118784 	 Sm: 0 	 T: memcpy_h2d(9.964889)
F:   959941----T:   964160 	 St: c0510000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   964160----T:   966765 	 St: c0516000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   966765----T:   994667 	 St: c0517000 Sz: 233472 	 Sm: 0 	 T: memcpy_h2d(18.839973)
F:   994667----T:   997272 	 St: c1ac0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   997272----T:  1027995 	 St: c1ac1000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:  1029212----T:  1032642 	 St: c0550000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  1032642----T:  1092066 	 St: c0554000 Sz: 507904 	 Sm: 0 	 T: memcpy_h2d(40.124241)
F:  1100343----T:  1102948 	 St: c05d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1102948----T:  1224037 	 St: c05d1000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:  1242778----T:  1245383 	 St: c06d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1245383----T:  1253623 	 St: c06d1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1253623----T:  1256228 	 St: c06e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1256228----T:  1264468 	 St: c06e1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1265407----T:  1268012 	 St: c06f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1268012----T:  1271098 	 St: c06f1000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1271098----T:  1285388 	 St: c06f4000 Sz: 114688 	 Sm: 0 	 T: memcpy_h2d(9.648886)
F:  1285388----T:  1288474 	 St: c0710000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1288474----T:  1318257 	 St: c0713000 Sz: 249856 	 Sm: 0 	 T: memcpy_h2d(20.110062)
F:  1321784----T:  1324389 	 St: c0750000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1324389----T:  1385225 	 St: c0751000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:  1393909----T:  1396514 	 St: c07d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1396514----T:  1517603 	 St: c07d1000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:  1536365----T:  1538970 	 St: c08d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1538970----T:  1547210 	 St: c08d1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1547210----T:  1549815 	 St: c08e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1549815----T:  1558055 	 St: c08e1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1558954----T:  1561559 	 St: c08f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1561559----T:  1577254 	 St: c08f1000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:  1577254----T:  1581066 	 St: c0910000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  1581066----T:  1609908 	 St: c0915000 Sz: 241664 	 Sm: 0 	 T: memcpy_h2d(19.474680)
F:  1615289----T:  1617894 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1615289----T:  1623529 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  1626134----T:  1628739 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1626134----T:  1634374 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  1636979----T:  1639584 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1636979----T:  1652674 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  1655279----T:  1657884 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1655279----T:  1686002 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  1688607----T:  1691212 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1688607----T:  1749443 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  1752048----T:  1754653 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1752048----T:  1873137 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  1875742----T:  1878347 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1875742----T:  1883982 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  1886587----T:  1889192 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1886587----T:  1894827 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  1897432----T:  1900037 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1897432----T:  1913127 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  1915732----T:  1918337 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1915732----T:  1946455 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  1949060----T:  1951665 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1949060----T:  2009896 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  2012501----T:  2015106 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2012501----T:  2133590 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  2136195----T:  2138800 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2136195----T:  2144435 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  2147040----T:  2149645 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2147040----T:  2155280 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  2157885----T:  2160490 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2157885----T:  2173580 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  2176185----T:  2178790 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2176185----T:  2206908 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  2209513----T:  2212118 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2209513----T:  2270349 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  2272954----T:  2275559 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2272954----T:  2394043 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  2396648----T:  2399253 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2396648----T:  2404888 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  2407493----T:  2410098 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2407493----T:  2415733 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  2418338----T:  2420943 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2418338----T:  2434033 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  2436638----T:  2439243 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2436638----T:  2467361 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  2469966----T:  2472571 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2469966----T:  2530802 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  2533407----T:  2536012 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2533407----T:  2654496 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  2657101----T:  2659706 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2657101----T:  2665341 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  2667946----T:  2670551 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2667946----T:  2676186 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  2678791----T:  2681396 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2678791----T:  2694486 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  2697091----T:  2699696 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2697091----T:  2727814 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  2730419----T:  2733024 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2730419----T:  2791255 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  3016010----T:  5916848 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(1958.702271)
F:  3016783----T:  3019388 	 St: c00a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3019388----T:  3027628 	 St: c00a1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  3027933----T:  3030733 	 St: c11e0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3030733----T:  3038513 	 St: c11e2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  3038513----T:  3041118 	 St: c11f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3041118----T:  3049358 	 St: c11f1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  3049358----T:  3054432 	 St: c1200000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  3054432----T:  3066853 	 St: c1208000 Sz: 98304 	 Sm: 0 	 T: memcpy_h2d(8.386901)
F:  3066853----T:  3069458 	 St: c0950000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3069458----T:  3077698 	 St: c0951000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  3077698----T:  3080303 	 St: c0960000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3080303----T:  3088543 	 St: c0961000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  3088543----T:  3091148 	 St: c0970000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3091148----T:  3106843 	 St: c0971000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:  3111572----T:  3117984 	 St: c1220000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  3117984----T:  3144006 	 St: c122b000 Sz: 217088 	 Sm: 0 	 T: memcpy_h2d(17.570560)
F:  3144006----T:  3146611 	 St: c0990000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3146611----T:  3177334 	 St: c0991000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:  3189968----T:  3193054 	 St: c1260000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  3193054----T:  3252949 	 St: c1263000 Sz: 512000 	 Sm: 0 	 T: memcpy_h2d(40.442268)
F:  3252949----T:  3255554 	 St: c09d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3255554----T:  3316390 	 St: c09d1000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:  3350428----T:  3353033 	 St: c12e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3353033----T:  3474122 	 St: c12e1000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:  3474122----T:  3476727 	 St: c0a50000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3476727----T:  3597816 	 St: c0a51000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:  3677458----T:  3680544 	 St: c13e0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  3680544----T:  3687866 	 St: c13e3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  3687866----T:  3690666 	 St: c0b50000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3690666----T:  3698446 	 St: c0b52000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  3700673----T:  3705747 	 St: c13f0000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  3705747----T:  3710821 	 St: c13f8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  3710821----T:  3714251 	 St: c1400000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  3714251----T:  3728541 	 St: c1404000 Sz: 114688 	 Sm: 0 	 T: memcpy_h2d(9.648886)
F:  3728541----T:  3731341 	 St: c0b60000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3731341----T:  3735560 	 St: c0b62000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  3735560----T:  3740634 	 St: c0b68000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  3740634----T:  3743434 	 St: c0b70000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3743434----T:  3758660 	 St: c0b72000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(10.280891)
F:  3762239----T:  3767313 	 St: c1420000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  3767313----T:  3794745 	 St: c1428000 Sz: 229376 	 Sm: 0 	 T: memcpy_h2d(18.522619)
F:  3794745----T:  3797350 	 St: c0b90000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3797350----T:  3828073 	 St: c0b91000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:  3840830----T:  3843916 	 St: c1460000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  3843916----T:  3903811 	 St: c1463000 Sz: 512000 	 Sm: 0 	 T: memcpy_h2d(40.442268)
F:  3903811----T:  3906897 	 St: c0bd0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  3906897----T:  3966792 	 St: c0bd3000 Sz: 512000 	 Sm: 0 	 T: memcpy_h2d(40.442268)
F:  4000456----T:  4003061 	 St: c14e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4003061----T:  4124150 	 St: c14e1000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:  4124150----T:  4126755 	 St: c0c50000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4126755----T:  4247844 	 St: c0c51000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:  4327426----T:  4330031 	 St: c15e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4330031----T:  4338271 	 St: c15e1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4338271----T:  4340876 	 St: c0d50000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4340876----T:  4349116 	 St: c0d51000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4351287----T:  4353892 	 St: c15f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4353892----T:  4362132 	 St: c15f1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4362132----T:  4365218 	 St: c1600000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  4365218----T:  4379976 	 St: c1603000 Sz: 118784 	 Sm: 0 	 T: memcpy_h2d(9.964889)
F:  4379976----T:  4382581 	 St: c0d60000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4382581----T:  4390821 	 St: c0d61000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4390821----T:  4393621 	 St: c0d70000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  4393621----T:  4396226 	 St: c0d72000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4396226----T:  4410984 	 St: c0d73000 Sz: 118784 	 Sm: 0 	 T: memcpy_h2d(9.964889)
F:  4414553----T:  4426041 	 St: c1620000 Sz: 90112 	 Sm: 0 	 T: memcpy_h2d(7.756921)
F:  4426041----T:  4446895 	 St: c1636000 Sz: 172032 	 Sm: 0 	 T: memcpy_h2d(14.081026)
F:  4446895----T:  4449981 	 St: c0d90000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  4449981----T:  4479764 	 St: c0d93000 Sz: 249856 	 Sm: 0 	 T: memcpy_h2d(20.110062)
F:  4492529----T:  4496341 	 St: c1660000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  4496341----T:  4555294 	 St: c1665000 Sz: 503808 	 Sm: 0 	 T: memcpy_h2d(39.806213)
F:  4555294----T:  4558380 	 St: c0dd0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  4558380----T:  4618275 	 St: c0dd3000 Sz: 512000 	 Sm: 0 	 T: memcpy_h2d(40.442268)
F:  4652506----T:  4655306 	 St: c16e0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  4655306----T:  4775924 	 St: c16e2000 Sz: 1040384 	 Sm: 0 	 T: memcpy_h2d(81.443619)
F:  4657018----T:  4899098 	 St: c0950000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  4775924----T:  4778724 	 St: c0e50000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  4778724----T:  4899342 	 St: c0e52000 Sz: 1040384 	 Sm: 0 	 T: memcpy_h2d(81.443619)
F:  4979046----T:  4981651 	 St: c17e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4981651----T:  4989891 	 St: c17e1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4989891----T:  4992496 	 St: c0f50000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4992496----T:  5000736 	 St: c0f51000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  5003530----T:  5008171 	 St: c17f0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  5008171----T:  5013686 	 St: c17f7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  5013686----T:  5016291 	 St: c1800000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5016291----T:  5031986 	 St: c1801000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:  5031986----T:  5035798 	 St: c0f60000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  5035798----T:  5042210 	 St: c0f65000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  5042210----T:  5044815 	 St: c0f70000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5044815----T:  5060510 	 St: c0f71000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:  5064067----T:  5067879 	 St: c1820000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  5067879----T:  5096721 	 St: c1825000 Sz: 241664 	 Sm: 0 	 T: memcpy_h2d(19.474680)
F:  5096721----T:  5100533 	 St: c0f90000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  5100533----T:  5129375 	 St: c0f95000 Sz: 241664 	 Sm: 0 	 T: memcpy_h2d(19.474680)
F:  5137704----T:  5140309 	 St: c1860000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5140309----T:  5201145 	 St: c1861000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:  5142621----T:  5384701 	 St: c11e0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  5201145----T:  5203750 	 St: c0fd0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5203750----T:  5264586 	 St: c0fd1000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:  5422659----T:  5425264 	 St: c18e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5425264----T:  5546353 	 St: c18e1000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:  5426620----T:  5668700 	 St: c0b50000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  5546353----T:  5548958 	 St: c1050000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5548958----T:  5670047 	 St: c1051000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:  5749770----T:  5752375 	 St: c19e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5752375----T:  5760615 	 St: c19e1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  5760615----T:  5763220 	 St: c1150000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5763220----T:  5771460 	 St: c1151000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  5773703----T:  5776789 	 St: c19f0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  5776789----T:  5784111 	 St: c19f3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  5784111----T:  5786716 	 St: c1a00000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5786716----T:  5802411 	 St: c1a01000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:  5802411----T:  5805016 	 St: c1160000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5805016----T:  5813256 	 St: c1161000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  5813256----T:  5815861 	 St: c1170000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5815861----T:  5831556 	 St: c1171000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:  5835184----T:  5840258 	 St: c1a20000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  5840258----T:  5867690 	 St: c1a28000 Sz: 229376 	 Sm: 0 	 T: memcpy_h2d(18.522619)
F:  5867690----T:  5872764 	 St: c1190000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  5872764----T:  5900196 	 St: c1198000 Sz: 229376 	 Sm: 0 	 T: memcpy_h2d(18.522619)
F:  5916848----T:  5919453 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  5916848----T:  5925088 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  5927693----T:  5930298 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  5927693----T:  5935933 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  5938538----T:  5941143 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  5938538----T:  5954233 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  5956838----T:  5959443 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  5956838----T:  5987561 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  5990166----T:  5992771 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  5990166----T:  6051002 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  6053607----T:  6056212 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6053607----T:  6174696 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  6177301----T:  6179906 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6177301----T:  6185541 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  6188146----T:  6190751 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6188146----T:  6196386 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  6198991----T:  6201596 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6198991----T:  6214686 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  6217291----T:  6219896 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6217291----T:  6248014 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  6250619----T:  6253224 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6250619----T:  6311455 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  6314060----T:  6316665 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6314060----T:  6435149 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  6437754----T:  6440359 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6437754----T:  6445994 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  6448599----T:  6451204 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6448599----T:  6456839 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  6459444----T:  6462049 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6459444----T:  6475139 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  6477744----T:  6480349 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6477744----T:  6508467 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  6511072----T:  6513677 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6511072----T:  6571908 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  6574513----T:  6577118 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6574513----T:  6695602 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  6698207----T:  6700812 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6698207----T:  6706447 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  6709052----T:  6711657 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6709052----T:  6717292 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  6719897----T:  6722502 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6719897----T:  6735592 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  6738197----T:  6740802 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6738197----T:  6768920 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  6771525----T:  6774130 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6771525----T:  6832361 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  6834966----T:  6837571 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6834966----T:  6956055 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  6958660----T:  6961265 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6958660----T:  6966900 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  6969505----T:  6972110 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6969505----T:  6977745 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  6980350----T:  6982955 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6980350----T:  6996045 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  6998650----T:  7001255 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6998650----T:  7029373 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  7031978----T:  7034583 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7031978----T:  7092814 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  7095419----T:  7098024 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7095419----T:  7216508 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  7219113----T:  7221718 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7219113----T:  7227353 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  7229958----T:  7232563 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7229958----T:  7238198 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  7240803----T:  7243408 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7240803----T:  7256498 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  7259103----T:  7261708 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7259103----T:  7289826 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  7292431----T:  7295036 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7292431----T:  7353267 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 4293977(cycle), 2899.376709(us)
Tot_kernel_exec_time_and_fault_time: 10891832(cycle), 7354.376953(us)
Tot_memcpy_h2d_time: 3492219(cycle), 2358.014160(us)
Tot_memcpy_d2h_time: 0(cycle), 0.000000(us)
Tot_memcpy_time: 3492219(cycle), 2358.014160(us)
Tot_devicesync_time: 2617595(cycle), 1767.451050(us)
Tot_writeback_time: 726240(cycle), 490.371368(us)
Tot_dma_time: 0(cycle), 0.000000(us)
Tot_memcpy_d2h_sync_wb_time: 3343835(cycle), 2257.822510(us)
GPGPU-Sim: *** exit detected ***
