{
  "main": {
    "id": "2fe87bf8907de7a8",
    "type": "split",
    "children": [
      {
        "id": "23d113905b0dbbc2",
        "type": "tabs",
        "children": [
          {
            "id": "5cf1afa568674c06",
            "type": "leaf",
            "state": {
              "type": "markdown",
              "state": {
                "file": "TUM/1. Semester/ERA/VHDL.md",
                "mode": "preview",
                "source": false
              }
            }
          }
        ]
      }
    ],
    "direction": "vertical"
  },
  "left": {
    "id": "ab9c54fcf458d76d",
    "type": "split",
    "children": [
      {
        "id": "a09442eb1512cf93",
        "type": "tabs",
        "children": [
          {
            "id": "c082f66e012077d1",
            "type": "leaf",
            "state": {
              "type": "file-explorer",
              "state": {
                "sortOrder": "alphabetical"
              }
            }
          },
          {
            "id": "240c3f98e6c74df5",
            "type": "leaf",
            "state": {
              "type": "search",
              "state": {
                "query": "",
                "matchingCase": false,
                "explainSearch": false,
                "collapseAll": false,
                "extraContext": false,
                "sortOrder": "alphabetical"
              }
            }
          },
          {
            "id": "97ddbcbc2ef776e3",
            "type": "leaf",
            "state": {
              "type": "starred",
              "state": {}
            }
          }
        ]
      }
    ],
    "direction": "horizontal",
    "width": 300,
    "collapsed": true
  },
  "right": {
    "id": "0ef3a5ab5dbd401b",
    "type": "split",
    "children": [
      {
        "id": "e2b01b3a2bb5de4f",
        "type": "tabs",
        "children": [
          {
            "id": "53e8921a08b375e8",
            "type": "leaf",
            "state": {
              "type": "backlink",
              "state": {
                "file": "TUM/1. Semester/ERA/VHDL.md",
                "collapseAll": false,
                "extraContext": false,
                "sortOrder": "alphabetical",
                "showSearch": false,
                "searchQuery": "",
                "backlinkCollapsed": false,
                "unlinkedCollapsed": true
              }
            }
          },
          {
            "id": "2e65a26280a93124",
            "type": "leaf",
            "state": {
              "type": "outgoing-link",
              "state": {
                "file": "TUM/1. Semester/ERA/VHDL.md",
                "linksCollapsed": false,
                "unlinkedCollapsed": true
              }
            }
          },
          {
            "id": "70cfe4af13e10870",
            "type": "leaf",
            "state": {
              "type": "tag",
              "state": {
                "sortOrder": "frequency",
                "useHierarchy": true
              }
            }
          },
          {
            "id": "f7218e95aa0e7b60",
            "type": "leaf",
            "state": {
              "type": "outline",
              "state": {
                "file": "TUM/1. Semester/ERA/VHDL.md"
              }
            }
          }
        ]
      }
    ],
    "direction": "horizontal",
    "width": 300,
    "collapsed": true
  },
  "active": "5cf1afa568674c06",
  "lastOpenFiles": [
    "TUM/1. Semester/ERA/Aufbau eines Prozessors.md",
    "TUM/1. Semester/ERA/VHDL.md",
    "TUM/1. Semester/ERA/Einfuehrung in die Rechnerarchitekur.md",
    "Aufbau eines Prozessors.md",
    "Pasted image 20221207225613.png",
    "Pasted image 20221206161821.png",
    "TUM/1. Semester/ERA/RISC-V.md",
    "TUM/1. Semester/ERA/Instruction Set Architecture.md",
    "TUM/1. Semester/ERA/Assembler.md",
    "RISC-V.md"
  ]
}