// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module gsnh_sobel (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        data_address0,
        data_ce0,
        data_q0,
        out_value_address0,
        out_value_ce0,
        out_value_we0,
        out_value_d0,
        out_grad_address0,
        out_grad_ce0,
        out_grad_we0,
        out_grad_d0
);

parameter    ap_ST_fsm_state1 = 36'd1;
parameter    ap_ST_fsm_pp0_stage0 = 36'd2;
parameter    ap_ST_fsm_pp0_stage1 = 36'd4;
parameter    ap_ST_fsm_pp0_stage2 = 36'd8;
parameter    ap_ST_fsm_pp0_stage3 = 36'd16;
parameter    ap_ST_fsm_pp0_stage4 = 36'd32;
parameter    ap_ST_fsm_pp0_stage5 = 36'd64;
parameter    ap_ST_fsm_pp0_stage6 = 36'd128;
parameter    ap_ST_fsm_pp0_stage7 = 36'd256;
parameter    ap_ST_fsm_pp0_stage8 = 36'd512;
parameter    ap_ST_fsm_pp0_stage9 = 36'd1024;
parameter    ap_ST_fsm_pp0_stage10 = 36'd2048;
parameter    ap_ST_fsm_pp0_stage11 = 36'd4096;
parameter    ap_ST_fsm_pp0_stage12 = 36'd8192;
parameter    ap_ST_fsm_pp0_stage13 = 36'd16384;
parameter    ap_ST_fsm_pp0_stage14 = 36'd32768;
parameter    ap_ST_fsm_pp0_stage15 = 36'd65536;
parameter    ap_ST_fsm_pp0_stage16 = 36'd131072;
parameter    ap_ST_fsm_pp0_stage17 = 36'd262144;
parameter    ap_ST_fsm_pp0_stage18 = 36'd524288;
parameter    ap_ST_fsm_pp0_stage19 = 36'd1048576;
parameter    ap_ST_fsm_pp0_stage20 = 36'd2097152;
parameter    ap_ST_fsm_pp0_stage21 = 36'd4194304;
parameter    ap_ST_fsm_pp0_stage22 = 36'd8388608;
parameter    ap_ST_fsm_pp0_stage23 = 36'd16777216;
parameter    ap_ST_fsm_pp0_stage24 = 36'd33554432;
parameter    ap_ST_fsm_pp0_stage25 = 36'd67108864;
parameter    ap_ST_fsm_pp0_stage26 = 36'd134217728;
parameter    ap_ST_fsm_pp0_stage27 = 36'd268435456;
parameter    ap_ST_fsm_pp0_stage28 = 36'd536870912;
parameter    ap_ST_fsm_pp0_stage29 = 36'd1073741824;
parameter    ap_ST_fsm_pp0_stage30 = 36'd2147483648;
parameter    ap_ST_fsm_pp0_stage31 = 36'd4294967296;
parameter    ap_ST_fsm_state35 = 36'd8589934592;
parameter    ap_ST_fsm_pp1_stage0 = 36'd17179869184;
parameter    ap_ST_fsm_state72 = 36'd34359738368;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [17:0] data_address0;
output   data_ce0;
input  [7:0] data_q0;
output  [17:0] out_value_address0;
output   out_value_ce0;
output   out_value_we0;
output  [7:0] out_value_d0;
output  [17:0] out_grad_address0;
output   out_grad_ce0;
output   out_grad_we0;
output  [7:0] out_grad_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg data_ce0;
reg out_value_ce0;
reg out_value_we0;
reg out_grad_ce0;
reg out_grad_we0;

(* fsm_encoding = "none" *) reg   [35:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [4:0] empty_reg_731;
reg   [18:0] indvar_flatten_reg_742;
reg   [9:0] yi_reg_753;
reg   [9:0] xi_reg_764;
reg   [7:0] window_buf_2_1_reg_775;
reg   [7:0] window_buf_2_1_1_reg_787;
reg   [7:0] window_buf_1_1_reg_799;
reg   [7:0] window_buf_1_1_1_reg_811;
reg   [7:0] window_buf_0_1_reg_823;
reg   [7:0] window_buf_0_1_1_reg_835;
wire   [0:0] exitcond6216_fu_882_p2;
reg   [0:0] exitcond6216_reg_2404;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state34_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [4:0] empty_28_fu_888_p2;
reg   [4:0] empty_28_reg_2408;
reg    ap_enable_reg_pp0_iter0;
wire   [2:0] empty_29_fu_894_p1;
reg   [2:0] empty_29_reg_2413;
wire   [1:0] tmp_1_fu_898_p4;
reg   [1:0] tmp_1_reg_2418;
wire   [23:0] empty_40_fu_984_p2;
reg   [23:0] empty_40_reg_2423;
wire   [8:0] tmp_s_fu_990_p3;
reg   [8:0] tmp_s_reg_2429;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state3_pp0_stage1_iter0;
wire    ap_block_pp0_stage1_11001;
wire   [2:0] mask_fu_1005_p2;
reg   [2:0] mask_reg_2495;
wire   [0:0] icmp_ln95_fu_1672_p2;
reg   [0:0] icmp_ln95_reg_2501;
wire    ap_CS_fsm_pp1_stage0;
wire    ap_block_state36_pp1_stage0_iter0;
wire    ap_block_state37_pp1_stage0_iter1;
wire    ap_block_state38_pp1_stage0_iter2;
wire    ap_block_state39_pp1_stage0_iter3;
wire    ap_block_state40_pp1_stage0_iter4;
wire    ap_block_state41_pp1_stage0_iter5;
wire    ap_block_state42_pp1_stage0_iter6;
wire    ap_block_state43_pp1_stage0_iter7;
wire    ap_block_state44_pp1_stage0_iter8;
wire    ap_block_state45_pp1_stage0_iter9;
wire    ap_block_state46_pp1_stage0_iter10;
wire    ap_block_state47_pp1_stage0_iter11;
wire    ap_block_state48_pp1_stage0_iter12;
wire    ap_block_state49_pp1_stage0_iter13;
wire    ap_block_state50_pp1_stage0_iter14;
wire    ap_block_state51_pp1_stage0_iter15;
wire    ap_block_state52_pp1_stage0_iter16;
wire    ap_block_state53_pp1_stage0_iter17;
wire    ap_block_state54_pp1_stage0_iter18;
wire    ap_block_state55_pp1_stage0_iter19;
wire    ap_block_state56_pp1_stage0_iter20;
wire    ap_block_state57_pp1_stage0_iter21;
wire    ap_block_state58_pp1_stage0_iter22;
wire    ap_block_state59_pp1_stage0_iter23;
wire    ap_block_state60_pp1_stage0_iter24;
wire    ap_block_state61_pp1_stage0_iter25;
wire    ap_block_state62_pp1_stage0_iter26;
wire    ap_block_state63_pp1_stage0_iter27;
wire    ap_block_state64_pp1_stage0_iter28;
wire    ap_block_state65_pp1_stage0_iter29;
wire    ap_block_state66_pp1_stage0_iter30;
wire    ap_block_state67_pp1_stage0_iter31;
wire    ap_block_state68_pp1_stage0_iter32;
wire    ap_block_state69_pp1_stage0_iter33;
wire    ap_block_state70_pp1_stage0_iter34;
wire    ap_block_state71_pp1_stage0_iter35;
wire    ap_block_pp1_stage0_11001;
reg   [0:0] icmp_ln95_reg_2501_pp1_iter1_reg;
reg   [0:0] icmp_ln95_reg_2501_pp1_iter2_reg;
reg   [0:0] icmp_ln95_reg_2501_pp1_iter3_reg;
reg   [0:0] icmp_ln95_reg_2501_pp1_iter4_reg;
reg   [0:0] icmp_ln95_reg_2501_pp1_iter5_reg;
reg   [0:0] icmp_ln95_reg_2501_pp1_iter6_reg;
reg   [0:0] icmp_ln95_reg_2501_pp1_iter7_reg;
reg   [0:0] icmp_ln95_reg_2501_pp1_iter8_reg;
reg   [0:0] icmp_ln95_reg_2501_pp1_iter9_reg;
reg   [0:0] icmp_ln95_reg_2501_pp1_iter10_reg;
reg   [0:0] icmp_ln95_reg_2501_pp1_iter11_reg;
reg   [0:0] icmp_ln95_reg_2501_pp1_iter12_reg;
reg   [0:0] icmp_ln95_reg_2501_pp1_iter13_reg;
reg   [0:0] icmp_ln95_reg_2501_pp1_iter14_reg;
reg   [0:0] icmp_ln95_reg_2501_pp1_iter15_reg;
reg   [0:0] icmp_ln95_reg_2501_pp1_iter16_reg;
reg   [0:0] icmp_ln95_reg_2501_pp1_iter17_reg;
reg   [0:0] icmp_ln95_reg_2501_pp1_iter18_reg;
reg   [0:0] icmp_ln95_reg_2501_pp1_iter19_reg;
reg   [0:0] icmp_ln95_reg_2501_pp1_iter20_reg;
reg   [0:0] icmp_ln95_reg_2501_pp1_iter21_reg;
reg   [0:0] icmp_ln95_reg_2501_pp1_iter22_reg;
reg   [0:0] icmp_ln95_reg_2501_pp1_iter23_reg;
reg   [0:0] icmp_ln95_reg_2501_pp1_iter24_reg;
reg   [0:0] icmp_ln95_reg_2501_pp1_iter25_reg;
reg   [0:0] icmp_ln95_reg_2501_pp1_iter26_reg;
reg   [0:0] icmp_ln95_reg_2501_pp1_iter27_reg;
reg   [0:0] icmp_ln95_reg_2501_pp1_iter28_reg;
reg   [0:0] icmp_ln95_reg_2501_pp1_iter29_reg;
reg   [0:0] icmp_ln95_reg_2501_pp1_iter30_reg;
reg   [0:0] icmp_ln95_reg_2501_pp1_iter31_reg;
reg   [0:0] icmp_ln95_reg_2501_pp1_iter32_reg;
reg   [0:0] icmp_ln95_reg_2501_pp1_iter33_reg;
reg   [0:0] icmp_ln95_reg_2501_pp1_iter34_reg;
wire   [18:0] add_ln95_fu_1678_p2;
reg    ap_enable_reg_pp1_iter0;
wire   [9:0] select_ln95_fu_1690_p3;
reg   [9:0] select_ln95_reg_2510;
wire   [9:0] select_ln95_1_fu_1704_p3;
reg   [9:0] select_ln95_1_reg_2518;
wire   [8:0] trunc_ln95_fu_1712_p1;
reg   [8:0] trunc_ln95_reg_2523;
wire   [0:0] select_ln95_2_fu_1744_p3;
reg   [0:0] select_ln95_2_reg_2528;
reg   [0:0] select_ln95_2_reg_2528_pp1_iter1_reg;
reg   [0:0] select_ln95_2_reg_2528_pp1_iter2_reg;
reg   [0:0] select_ln95_2_reg_2528_pp1_iter3_reg;
reg   [0:0] select_ln95_2_reg_2528_pp1_iter4_reg;
reg   [0:0] select_ln95_2_reg_2528_pp1_iter5_reg;
reg   [0:0] select_ln95_2_reg_2528_pp1_iter6_reg;
reg   [0:0] select_ln95_2_reg_2528_pp1_iter7_reg;
reg   [0:0] select_ln95_2_reg_2528_pp1_iter8_reg;
reg   [0:0] select_ln95_2_reg_2528_pp1_iter9_reg;
reg   [0:0] select_ln95_2_reg_2528_pp1_iter10_reg;
reg   [0:0] select_ln95_2_reg_2528_pp1_iter11_reg;
reg   [0:0] select_ln95_2_reg_2528_pp1_iter12_reg;
reg   [0:0] select_ln95_2_reg_2528_pp1_iter13_reg;
reg   [0:0] select_ln95_2_reg_2528_pp1_iter14_reg;
reg   [0:0] select_ln95_2_reg_2528_pp1_iter15_reg;
reg   [0:0] select_ln95_2_reg_2528_pp1_iter16_reg;
reg   [0:0] select_ln95_2_reg_2528_pp1_iter17_reg;
reg   [0:0] select_ln95_2_reg_2528_pp1_iter18_reg;
reg   [0:0] select_ln95_2_reg_2528_pp1_iter19_reg;
reg   [0:0] select_ln95_2_reg_2528_pp1_iter20_reg;
reg   [0:0] select_ln95_2_reg_2528_pp1_iter21_reg;
reg   [0:0] select_ln95_2_reg_2528_pp1_iter22_reg;
reg   [0:0] select_ln95_2_reg_2528_pp1_iter23_reg;
reg   [0:0] select_ln95_2_reg_2528_pp1_iter24_reg;
reg   [0:0] select_ln95_2_reg_2528_pp1_iter25_reg;
reg   [0:0] select_ln95_2_reg_2528_pp1_iter26_reg;
reg   [0:0] select_ln95_2_reg_2528_pp1_iter27_reg;
reg   [0:0] select_ln95_2_reg_2528_pp1_iter28_reg;
reg   [0:0] select_ln95_2_reg_2528_pp1_iter29_reg;
reg   [0:0] select_ln95_2_reg_2528_pp1_iter30_reg;
reg   [0:0] select_ln95_2_reg_2528_pp1_iter31_reg;
reg   [0:0] select_ln95_2_reg_2528_pp1_iter32_reg;
reg   [0:0] select_ln95_2_reg_2528_pp1_iter33_reg;
reg   [0:0] select_ln95_2_reg_2528_pp1_iter34_reg;
wire   [9:0] add_ln96_fu_1752_p2;
reg   [8:0] line_buf_addr_64_reg_2538;
reg   [8:0] line_buf_addr_64_reg_2538_pp1_iter2_reg;
wire   [63:0] zext_ln109_fu_1778_p1;
reg   [63:0] zext_ln109_reg_2544;
reg   [63:0] zext_ln109_reg_2544_pp1_iter2_reg;
reg   [63:0] zext_ln109_reg_2544_pp1_iter3_reg;
reg   [63:0] zext_ln109_reg_2544_pp1_iter4_reg;
reg   [63:0] zext_ln109_reg_2544_pp1_iter5_reg;
reg   [63:0] zext_ln109_reg_2544_pp1_iter6_reg;
reg   [63:0] zext_ln109_reg_2544_pp1_iter7_reg;
reg   [63:0] zext_ln109_reg_2544_pp1_iter8_reg;
reg   [63:0] zext_ln109_reg_2544_pp1_iter9_reg;
reg   [63:0] zext_ln109_reg_2544_pp1_iter10_reg;
reg   [63:0] zext_ln109_reg_2544_pp1_iter11_reg;
reg   [63:0] zext_ln109_reg_2544_pp1_iter12_reg;
reg   [63:0] zext_ln109_reg_2544_pp1_iter13_reg;
reg   [63:0] zext_ln109_reg_2544_pp1_iter14_reg;
reg   [63:0] zext_ln109_reg_2544_pp1_iter15_reg;
reg   [63:0] zext_ln109_reg_2544_pp1_iter16_reg;
reg   [63:0] zext_ln109_reg_2544_pp1_iter17_reg;
reg   [63:0] zext_ln109_reg_2544_pp1_iter18_reg;
reg   [63:0] zext_ln109_reg_2544_pp1_iter19_reg;
reg   [63:0] zext_ln109_reg_2544_pp1_iter20_reg;
reg   [63:0] zext_ln109_reg_2544_pp1_iter21_reg;
reg   [63:0] zext_ln109_reg_2544_pp1_iter22_reg;
reg   [63:0] zext_ln109_reg_2544_pp1_iter23_reg;
reg   [63:0] zext_ln109_reg_2544_pp1_iter24_reg;
reg   [63:0] zext_ln109_reg_2544_pp1_iter25_reg;
reg   [63:0] zext_ln109_reg_2544_pp1_iter26_reg;
reg   [63:0] zext_ln109_reg_2544_pp1_iter27_reg;
reg   [63:0] zext_ln109_reg_2544_pp1_iter28_reg;
reg   [63:0] zext_ln109_reg_2544_pp1_iter29_reg;
reg   [63:0] zext_ln109_reg_2544_pp1_iter30_reg;
reg   [63:0] zext_ln109_reg_2544_pp1_iter31_reg;
reg   [63:0] zext_ln109_reg_2544_pp1_iter32_reg;
reg   [63:0] zext_ln109_reg_2544_pp1_iter33_reg;
reg   [63:0] zext_ln109_reg_2544_pp1_iter34_reg;
wire   [0:0] icmp_ln174_fu_1792_p2;
reg   [0:0] icmp_ln174_reg_2555;
reg   [0:0] icmp_ln174_reg_2555_pp1_iter2_reg;
reg   [0:0] icmp_ln174_reg_2555_pp1_iter3_reg;
reg   [0:0] icmp_ln174_reg_2555_pp1_iter4_reg;
reg   [0:0] icmp_ln174_reg_2555_pp1_iter5_reg;
reg   [0:0] icmp_ln174_reg_2555_pp1_iter6_reg;
reg   [0:0] icmp_ln174_reg_2555_pp1_iter7_reg;
reg   [0:0] icmp_ln174_reg_2555_pp1_iter8_reg;
reg   [0:0] icmp_ln174_reg_2555_pp1_iter9_reg;
reg   [0:0] icmp_ln174_reg_2555_pp1_iter10_reg;
reg   [0:0] icmp_ln174_reg_2555_pp1_iter11_reg;
reg   [0:0] icmp_ln174_reg_2555_pp1_iter12_reg;
reg   [0:0] icmp_ln174_reg_2555_pp1_iter13_reg;
reg   [0:0] icmp_ln174_reg_2555_pp1_iter14_reg;
reg   [0:0] icmp_ln174_reg_2555_pp1_iter15_reg;
reg   [0:0] icmp_ln174_reg_2555_pp1_iter16_reg;
reg   [0:0] icmp_ln174_reg_2555_pp1_iter17_reg;
reg   [0:0] icmp_ln174_reg_2555_pp1_iter18_reg;
reg   [0:0] icmp_ln174_reg_2555_pp1_iter19_reg;
reg   [0:0] icmp_ln174_reg_2555_pp1_iter20_reg;
reg   [0:0] icmp_ln174_reg_2555_pp1_iter21_reg;
reg   [0:0] icmp_ln174_reg_2555_pp1_iter22_reg;
reg   [0:0] icmp_ln174_reg_2555_pp1_iter23_reg;
reg   [0:0] icmp_ln174_reg_2555_pp1_iter24_reg;
reg   [0:0] icmp_ln174_reg_2555_pp1_iter25_reg;
reg   [0:0] icmp_ln174_reg_2555_pp1_iter26_reg;
reg   [0:0] icmp_ln174_reg_2555_pp1_iter27_reg;
reg   [0:0] icmp_ln174_reg_2555_pp1_iter28_reg;
reg   [0:0] icmp_ln174_reg_2555_pp1_iter29_reg;
reg   [0:0] icmp_ln174_reg_2555_pp1_iter30_reg;
reg   [0:0] icmp_ln174_reg_2555_pp1_iter31_reg;
reg   [0:0] icmp_ln174_reg_2555_pp1_iter32_reg;
reg   [0:0] icmp_ln174_reg_2555_pp1_iter33_reg;
reg   [0:0] icmp_ln174_reg_2555_pp1_iter34_reg;
wire   [0:0] icmp_ln174_1_fu_1798_p2;
reg   [0:0] icmp_ln174_1_reg_2560;
reg   [0:0] icmp_ln174_1_reg_2560_pp1_iter2_reg;
reg   [0:0] icmp_ln174_1_reg_2560_pp1_iter3_reg;
reg   [0:0] icmp_ln174_1_reg_2560_pp1_iter4_reg;
reg   [0:0] icmp_ln174_1_reg_2560_pp1_iter5_reg;
reg   [0:0] icmp_ln174_1_reg_2560_pp1_iter6_reg;
reg   [0:0] icmp_ln174_1_reg_2560_pp1_iter7_reg;
reg   [0:0] icmp_ln174_1_reg_2560_pp1_iter8_reg;
reg   [0:0] icmp_ln174_1_reg_2560_pp1_iter9_reg;
reg   [0:0] icmp_ln174_1_reg_2560_pp1_iter10_reg;
reg   [0:0] icmp_ln174_1_reg_2560_pp1_iter11_reg;
reg   [0:0] icmp_ln174_1_reg_2560_pp1_iter12_reg;
reg   [0:0] icmp_ln174_1_reg_2560_pp1_iter13_reg;
reg   [0:0] icmp_ln174_1_reg_2560_pp1_iter14_reg;
reg   [0:0] icmp_ln174_1_reg_2560_pp1_iter15_reg;
reg   [0:0] icmp_ln174_1_reg_2560_pp1_iter16_reg;
reg   [0:0] icmp_ln174_1_reg_2560_pp1_iter17_reg;
reg   [0:0] icmp_ln174_1_reg_2560_pp1_iter18_reg;
reg   [0:0] icmp_ln174_1_reg_2560_pp1_iter19_reg;
reg   [0:0] icmp_ln174_1_reg_2560_pp1_iter20_reg;
reg   [0:0] icmp_ln174_1_reg_2560_pp1_iter21_reg;
reg   [0:0] icmp_ln174_1_reg_2560_pp1_iter22_reg;
reg   [0:0] icmp_ln174_1_reg_2560_pp1_iter23_reg;
reg   [0:0] icmp_ln174_1_reg_2560_pp1_iter24_reg;
reg   [0:0] icmp_ln174_1_reg_2560_pp1_iter25_reg;
reg   [0:0] icmp_ln174_1_reg_2560_pp1_iter26_reg;
reg   [0:0] icmp_ln174_1_reg_2560_pp1_iter27_reg;
reg   [0:0] icmp_ln174_1_reg_2560_pp1_iter28_reg;
reg   [0:0] icmp_ln174_1_reg_2560_pp1_iter29_reg;
reg   [0:0] icmp_ln174_1_reg_2560_pp1_iter30_reg;
reg   [0:0] icmp_ln174_1_reg_2560_pp1_iter31_reg;
reg   [0:0] icmp_ln174_1_reg_2560_pp1_iter32_reg;
reg   [0:0] icmp_ln174_1_reg_2560_pp1_iter33_reg;
reg   [0:0] icmp_ln174_1_reg_2560_pp1_iter34_reg;
reg   [7:0] window_buf_0_2_reg_2565;
reg    ap_enable_reg_pp1_iter2;
reg   [7:0] window_buf_1_2_reg_2571;
reg   [7:0] window_buf_2_2_reg_2577;
reg   [7:0] window_buf_2_2_reg_2577_pp1_iter3_reg;
reg   [15:0] tmp_4_reg_2584;
wire   [8:0] zext_ln129_fu_1833_p1;
reg   [8:0] zext_ln129_reg_2589;
wire   [8:0] shl_ln_fu_1837_p3;
reg   [8:0] shl_ln_reg_2595;
wire   [10:0] zext_ln129_4_fu_1845_p1;
reg   [10:0] zext_ln129_4_reg_2600;
wire   [10:0] add_ln129_1_fu_1894_p2;
reg   [10:0] add_ln129_1_reg_2606;
wire   [10:0] sub_ln136_fu_1930_p2;
reg   [10:0] sub_ln136_reg_2612;
wire   [8:0] shl_ln136_1_fu_1935_p3;
reg   [8:0] shl_ln136_1_reg_2617;
wire  signed [10:0] sub_ln150_fu_1946_p2;
reg  signed [10:0] sub_ln150_reg_2622;
reg  signed [10:0] sub_ln150_reg_2622_pp1_iter5_reg;
reg  signed [10:0] sub_ln150_reg_2622_pp1_iter6_reg;
wire  signed [10:0] sub_ln150_1_fu_1959_p2;
reg  signed [10:0] sub_ln150_1_reg_2630;
wire  signed [21:0] sext_ln140_fu_1965_p1;
wire   [0:0] icmp_ln149_fu_1969_p2;
reg   [0:0] icmp_ln149_reg_2641;
reg   [0:0] icmp_ln149_reg_2641_pp1_iter5_reg;
reg   [0:0] icmp_ln149_reg_2641_pp1_iter6_reg;
reg   [0:0] icmp_ln149_reg_2641_pp1_iter7_reg;
reg   [0:0] icmp_ln149_reg_2641_pp1_iter8_reg;
reg   [0:0] icmp_ln149_reg_2641_pp1_iter9_reg;
reg   [0:0] icmp_ln149_reg_2641_pp1_iter10_reg;
reg   [0:0] icmp_ln149_reg_2641_pp1_iter11_reg;
reg   [0:0] icmp_ln149_reg_2641_pp1_iter12_reg;
reg   [0:0] icmp_ln149_reg_2641_pp1_iter13_reg;
reg   [0:0] icmp_ln149_reg_2641_pp1_iter14_reg;
reg   [0:0] icmp_ln149_reg_2641_pp1_iter15_reg;
reg   [0:0] icmp_ln149_reg_2641_pp1_iter16_reg;
reg   [0:0] icmp_ln149_reg_2641_pp1_iter17_reg;
reg   [0:0] icmp_ln149_reg_2641_pp1_iter18_reg;
reg   [0:0] icmp_ln149_reg_2641_pp1_iter19_reg;
reg   [0:0] icmp_ln149_reg_2641_pp1_iter20_reg;
reg   [0:0] icmp_ln149_reg_2641_pp1_iter21_reg;
reg   [0:0] icmp_ln149_reg_2641_pp1_iter22_reg;
reg   [0:0] icmp_ln149_reg_2641_pp1_iter23_reg;
reg   [0:0] icmp_ln149_reg_2641_pp1_iter24_reg;
reg   [0:0] icmp_ln149_reg_2641_pp1_iter25_reg;
reg   [0:0] icmp_ln149_reg_2641_pp1_iter26_reg;
reg   [0:0] icmp_ln149_reg_2641_pp1_iter27_reg;
reg   [0:0] icmp_ln149_reg_2641_pp1_iter28_reg;
wire  signed [21:0] sext_ln136_fu_1982_p1;
wire  signed [18:0] shl_ln3_fu_1985_p3;
reg  signed [18:0] shl_ln3_reg_2661;
reg  signed [18:0] shl_ln3_reg_2661_pp1_iter6_reg;
reg  signed [18:0] shl_ln3_reg_2661_pp1_iter7_reg;
reg  signed [18:0] shl_ln3_reg_2661_pp1_iter8_reg;
reg  signed [18:0] shl_ln3_reg_2661_pp1_iter9_reg;
wire  signed [19:0] sext_ln150_1_fu_1996_p1;
reg  signed [19:0] sext_ln150_1_reg_2674;
reg  signed [19:0] sext_ln150_1_reg_2674_pp1_iter6_reg;
reg  signed [19:0] sext_ln150_1_reg_2674_pp1_iter7_reg;
reg  signed [19:0] sext_ln150_1_reg_2674_pp1_iter8_reg;
reg  signed [19:0] sext_ln150_1_reg_2674_pp1_iter9_reg;
wire  signed [21:0] grp_fu_2358_p2;
wire   [0:0] and_ln157_fu_2073_p2;
reg   [0:0] and_ln157_reg_2688;
reg   [0:0] and_ln157_reg_2688_pp1_iter8_reg;
reg   [0:0] and_ln157_reg_2688_pp1_iter9_reg;
reg   [0:0] and_ln157_reg_2688_pp1_iter10_reg;
reg   [0:0] and_ln157_reg_2688_pp1_iter11_reg;
reg   [0:0] and_ln157_reg_2688_pp1_iter12_reg;
reg   [0:0] and_ln157_reg_2688_pp1_iter13_reg;
reg   [0:0] and_ln157_reg_2688_pp1_iter14_reg;
reg   [0:0] and_ln157_reg_2688_pp1_iter15_reg;
reg   [0:0] and_ln157_reg_2688_pp1_iter16_reg;
reg   [0:0] and_ln157_reg_2688_pp1_iter17_reg;
reg   [0:0] and_ln157_reg_2688_pp1_iter18_reg;
reg   [0:0] and_ln157_reg_2688_pp1_iter19_reg;
reg   [0:0] and_ln157_reg_2688_pp1_iter20_reg;
reg   [0:0] and_ln157_reg_2688_pp1_iter21_reg;
reg   [0:0] and_ln157_reg_2688_pp1_iter22_reg;
reg   [0:0] and_ln157_reg_2688_pp1_iter23_reg;
reg   [0:0] and_ln157_reg_2688_pp1_iter24_reg;
reg   [0:0] and_ln157_reg_2688_pp1_iter25_reg;
reg   [0:0] and_ln157_reg_2688_pp1_iter26_reg;
reg   [0:0] and_ln157_reg_2688_pp1_iter27_reg;
reg   [0:0] and_ln157_reg_2688_pp1_iter28_reg;
wire  signed [21:0] grp_fu_2380_p3;
reg  signed [21:0] add_ln140_reg_2702;
reg    ap_enable_reg_pp1_iter8;
wire   [0:0] and_ln161_fu_2145_p2;
reg   [0:0] and_ln161_reg_2712;
reg   [0:0] and_ln161_reg_2712_pp1_iter11_reg;
reg   [0:0] and_ln161_reg_2712_pp1_iter12_reg;
reg   [0:0] and_ln161_reg_2712_pp1_iter13_reg;
reg   [0:0] and_ln161_reg_2712_pp1_iter14_reg;
reg   [0:0] and_ln161_reg_2712_pp1_iter15_reg;
reg   [0:0] and_ln161_reg_2712_pp1_iter16_reg;
reg   [0:0] and_ln161_reg_2712_pp1_iter17_reg;
reg   [0:0] and_ln161_reg_2712_pp1_iter18_reg;
reg   [0:0] and_ln161_reg_2712_pp1_iter19_reg;
reg   [0:0] and_ln161_reg_2712_pp1_iter20_reg;
reg   [0:0] and_ln161_reg_2712_pp1_iter21_reg;
reg   [0:0] and_ln161_reg_2712_pp1_iter22_reg;
reg   [0:0] and_ln161_reg_2712_pp1_iter23_reg;
reg   [0:0] and_ln161_reg_2712_pp1_iter24_reg;
reg   [0:0] and_ln161_reg_2712_pp1_iter25_reg;
reg   [0:0] and_ln161_reg_2712_pp1_iter26_reg;
reg   [0:0] and_ln161_reg_2712_pp1_iter27_reg;
reg   [0:0] and_ln161_reg_2712_pp1_iter28_reg;
wire   [31:0] grp_fu_874_p1;
reg   [31:0] x_assign_reg_2716;
wire  signed [31:0] sext_ln150_2_fu_2151_p1;
wire   [7:0] select_ln165_fu_2173_p3;
wire   [31:0] grp_fu_877_p2;
reg   [31:0] x_assign_1_reg_2731;
reg   [0:0] p_Result_s_reg_2736;
reg   [0:0] p_Result_s_reg_2736_pp1_iter33_reg;
wire   [22:0] p_Repl2_s_fu_2202_p1;
reg   [22:0] p_Repl2_s_reg_2741;
wire   [0:0] isNeg_fu_2216_p3;
reg   [0:0] isNeg_reg_2746;
wire   [8:0] ush_fu_2234_p3;
reg   [8:0] ush_reg_2751;
wire   [31:0] select_ln1312_fu_2296_p3;
reg   [31:0] select_ln1312_reg_2756;
wire   [31:0] p_Val2_3_fu_2308_p3;
reg   [31:0] p_Val2_3_reg_2762;
wire   [0:0] icmp_ln143_fu_2324_p2;
reg   [0:0] icmp_ln143_reg_2767;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_state33_pp0_stage31_iter0;
wire    ap_block_pp0_stage31_subdone;
wire    ap_CS_fsm_pp0_stage31;
wire    ap_CS_fsm_state35;
wire    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_flush_enable;
reg    ap_enable_reg_pp1_iter1;
reg    ap_enable_reg_pp1_iter3;
reg    ap_condition_pp1_exit_iter2_state38;
reg    ap_enable_reg_pp1_iter4;
reg    ap_enable_reg_pp1_iter5;
reg    ap_enable_reg_pp1_iter6;
reg    ap_enable_reg_pp1_iter7;
reg    ap_enable_reg_pp1_iter9;
reg    ap_enable_reg_pp1_iter10;
reg    ap_enable_reg_pp1_iter11;
reg    ap_enable_reg_pp1_iter12;
reg    ap_enable_reg_pp1_iter13;
reg    ap_enable_reg_pp1_iter14;
reg    ap_enable_reg_pp1_iter15;
reg    ap_enable_reg_pp1_iter16;
reg    ap_enable_reg_pp1_iter17;
reg    ap_enable_reg_pp1_iter18;
reg    ap_enable_reg_pp1_iter19;
reg    ap_enable_reg_pp1_iter20;
reg    ap_enable_reg_pp1_iter21;
reg    ap_enable_reg_pp1_iter22;
reg    ap_enable_reg_pp1_iter23;
reg    ap_enable_reg_pp1_iter24;
reg    ap_enable_reg_pp1_iter25;
reg    ap_enable_reg_pp1_iter26;
reg    ap_enable_reg_pp1_iter27;
reg    ap_enable_reg_pp1_iter28;
reg    ap_enable_reg_pp1_iter29;
reg    ap_enable_reg_pp1_iter30;
reg    ap_enable_reg_pp1_iter31;
reg    ap_enable_reg_pp1_iter32;
reg    ap_enable_reg_pp1_iter33;
reg    ap_enable_reg_pp1_iter34;
reg    ap_enable_reg_pp1_iter35;
reg   [8:0] line_buf_address0;
reg    line_buf_ce0;
reg   [2:0] line_buf_we0;
wire   [23:0] line_buf_q0;
reg   [8:0] line_buf_address1;
reg    line_buf_ce1;
reg   [2:0] line_buf_we1;
reg   [23:0] line_buf_d1;
reg   [4:0] ap_phi_mux_empty_phi_fu_735_p4;
wire    ap_block_pp0_stage0;
reg   [9:0] ap_phi_mux_yi_phi_fu_757_p4;
wire    ap_block_pp1_stage0;
reg   [7:0] ap_phi_mux_window_buf_2_1_1_phi_fu_791_p4;
reg   [7:0] ap_phi_mux_window_buf_1_1_1_phi_fu_815_p4;
reg   [7:0] ap_phi_mux_window_buf_0_1_1_phi_fu_839_p4;
wire   [31:0] ap_phi_reg_pp1_iter0_t_int_06671_reg_847;
reg   [31:0] ap_phi_reg_pp1_iter1_t_int_06671_reg_847;
reg   [31:0] ap_phi_reg_pp1_iter2_t_int_06671_reg_847;
reg   [31:0] ap_phi_reg_pp1_iter3_t_int_06671_reg_847;
reg   [31:0] ap_phi_reg_pp1_iter4_t_int_06671_reg_847;
reg   [31:0] ap_phi_reg_pp1_iter5_t_int_06671_reg_847;
reg   [31:0] ap_phi_reg_pp1_iter6_t_int_06671_reg_847;
reg   [31:0] ap_phi_reg_pp1_iter7_t_int_06671_reg_847;
reg   [31:0] ap_phi_reg_pp1_iter8_t_int_06671_reg_847;
reg   [31:0] ap_phi_reg_pp1_iter9_t_int_06671_reg_847;
reg   [31:0] ap_phi_reg_pp1_iter10_t_int_06671_reg_847;
reg   [31:0] ap_phi_reg_pp1_iter11_t_int_06671_reg_847;
reg   [31:0] ap_phi_reg_pp1_iter12_t_int_06671_reg_847;
reg   [31:0] ap_phi_reg_pp1_iter13_t_int_06671_reg_847;
reg   [31:0] ap_phi_reg_pp1_iter14_t_int_06671_reg_847;
reg   [31:0] ap_phi_reg_pp1_iter15_t_int_06671_reg_847;
reg   [31:0] ap_phi_reg_pp1_iter16_t_int_06671_reg_847;
reg   [31:0] ap_phi_reg_pp1_iter17_t_int_06671_reg_847;
reg   [31:0] ap_phi_reg_pp1_iter18_t_int_06671_reg_847;
reg   [31:0] ap_phi_reg_pp1_iter19_t_int_06671_reg_847;
reg   [31:0] ap_phi_reg_pp1_iter20_t_int_06671_reg_847;
reg   [31:0] ap_phi_reg_pp1_iter21_t_int_06671_reg_847;
reg   [31:0] ap_phi_reg_pp1_iter22_t_int_06671_reg_847;
reg   [31:0] ap_phi_reg_pp1_iter23_t_int_06671_reg_847;
reg   [31:0] ap_phi_reg_pp1_iter24_t_int_06671_reg_847;
reg   [31:0] ap_phi_reg_pp1_iter25_t_int_06671_reg_847;
reg   [31:0] ap_phi_reg_pp1_iter26_t_int_06671_reg_847;
reg   [31:0] ap_phi_reg_pp1_iter27_t_int_06671_reg_847;
reg   [31:0] ap_phi_reg_pp1_iter28_t_int_06671_reg_847;
reg   [31:0] ap_phi_reg_pp1_iter29_t_int_06671_reg_847;
wire   [7:0] ap_phi_reg_pp1_iter0_grad_sobel_reg_858;
reg   [7:0] ap_phi_reg_pp1_iter1_grad_sobel_reg_858;
reg   [7:0] ap_phi_reg_pp1_iter2_grad_sobel_reg_858;
reg   [7:0] ap_phi_reg_pp1_iter3_grad_sobel_reg_858;
reg   [7:0] ap_phi_reg_pp1_iter4_grad_sobel_reg_858;
reg   [7:0] ap_phi_reg_pp1_iter5_grad_sobel_reg_858;
reg   [7:0] ap_phi_reg_pp1_iter6_grad_sobel_reg_858;
reg   [7:0] ap_phi_reg_pp1_iter7_grad_sobel_reg_858;
reg   [7:0] ap_phi_reg_pp1_iter8_grad_sobel_reg_858;
reg   [7:0] ap_phi_reg_pp1_iter9_grad_sobel_reg_858;
reg   [7:0] ap_phi_reg_pp1_iter10_grad_sobel_reg_858;
reg   [7:0] ap_phi_reg_pp1_iter11_grad_sobel_reg_858;
reg   [7:0] ap_phi_reg_pp1_iter12_grad_sobel_reg_858;
reg   [7:0] ap_phi_reg_pp1_iter13_grad_sobel_reg_858;
reg   [7:0] ap_phi_reg_pp1_iter14_grad_sobel_reg_858;
reg   [7:0] ap_phi_reg_pp1_iter15_grad_sobel_reg_858;
reg   [7:0] ap_phi_reg_pp1_iter16_grad_sobel_reg_858;
reg   [7:0] ap_phi_reg_pp1_iter17_grad_sobel_reg_858;
reg   [7:0] ap_phi_reg_pp1_iter18_grad_sobel_reg_858;
reg   [7:0] ap_phi_reg_pp1_iter19_grad_sobel_reg_858;
reg   [7:0] ap_phi_reg_pp1_iter20_grad_sobel_reg_858;
reg   [7:0] ap_phi_reg_pp1_iter21_grad_sobel_reg_858;
reg   [7:0] ap_phi_reg_pp1_iter22_grad_sobel_reg_858;
reg   [7:0] ap_phi_reg_pp1_iter23_grad_sobel_reg_858;
reg   [7:0] ap_phi_reg_pp1_iter24_grad_sobel_reg_858;
reg   [7:0] ap_phi_reg_pp1_iter25_grad_sobel_reg_858;
reg   [7:0] ap_phi_reg_pp1_iter26_grad_sobel_reg_858;
reg   [7:0] ap_phi_reg_pp1_iter27_grad_sobel_reg_858;
reg   [7:0] ap_phi_reg_pp1_iter28_grad_sobel_reg_858;
reg   [7:0] ap_phi_reg_pp1_iter29_grad_sobel_reg_858;
reg   [7:0] ap_phi_reg_pp1_iter30_grad_sobel_reg_858;
wire   [63:0] p_cast4_fu_997_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] p_cast7_fu_1019_p1;
wire   [63:0] p_cast8_fu_1029_p1;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2;
wire   [63:0] p_cast9_fu_1039_p1;
wire   [63:0] p_cast10_fu_1049_p1;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3;
wire   [63:0] p_cast11_fu_1059_p1;
wire   [63:0] p_cast12_fu_1069_p1;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4;
wire   [63:0] p_cast13_fu_1079_p1;
wire   [63:0] p_cast14_fu_1089_p1;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5;
wire   [63:0] p_cast15_fu_1099_p1;
wire   [63:0] p_cast16_fu_1109_p1;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6;
wire   [63:0] p_cast17_fu_1119_p1;
wire   [63:0] p_cast18_fu_1129_p1;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_pp0_stage7;
wire   [63:0] p_cast19_fu_1139_p1;
wire   [63:0] p_cast20_fu_1149_p1;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_pp0_stage8;
wire   [63:0] p_cast21_fu_1159_p1;
wire   [63:0] p_cast22_fu_1169_p1;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_pp0_stage9;
wire   [63:0] p_cast23_fu_1179_p1;
wire   [63:0] p_cast24_fu_1189_p1;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_pp0_stage10;
wire   [63:0] p_cast25_fu_1199_p1;
wire   [63:0] p_cast26_fu_1209_p1;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_pp0_stage11;
wire   [63:0] p_cast27_fu_1219_p1;
wire   [63:0] p_cast28_fu_1229_p1;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_pp0_stage12;
wire   [63:0] p_cast29_fu_1239_p1;
wire   [63:0] p_cast30_fu_1249_p1;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_pp0_stage13;
wire   [63:0] p_cast31_fu_1259_p1;
wire   [63:0] p_cast32_fu_1269_p1;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_pp0_stage14;
wire   [63:0] p_cast33_fu_1279_p1;
wire   [63:0] p_cast34_fu_1289_p1;
wire    ap_CS_fsm_pp0_stage15;
wire    ap_block_pp0_stage15;
wire   [63:0] p_cast35_fu_1299_p1;
wire   [63:0] p_cast36_fu_1309_p1;
wire    ap_CS_fsm_pp0_stage16;
wire    ap_block_pp0_stage16;
wire   [63:0] p_cast37_fu_1319_p1;
wire   [63:0] p_cast38_fu_1329_p1;
wire    ap_CS_fsm_pp0_stage17;
wire    ap_block_pp0_stage17;
wire   [63:0] p_cast39_fu_1339_p1;
wire   [63:0] p_cast40_fu_1349_p1;
wire    ap_CS_fsm_pp0_stage18;
wire    ap_block_pp0_stage18;
wire   [63:0] p_cast41_fu_1359_p1;
wire   [63:0] p_cast42_fu_1369_p1;
wire    ap_CS_fsm_pp0_stage19;
wire    ap_block_pp0_stage19;
wire   [63:0] p_cast43_fu_1379_p1;
wire   [63:0] p_cast44_fu_1389_p1;
wire    ap_CS_fsm_pp0_stage20;
wire    ap_block_pp0_stage20;
wire   [63:0] p_cast45_fu_1399_p1;
wire   [63:0] p_cast46_fu_1409_p1;
wire    ap_CS_fsm_pp0_stage21;
wire    ap_block_pp0_stage21;
wire   [63:0] p_cast47_fu_1419_p1;
wire   [63:0] p_cast48_fu_1429_p1;
wire    ap_CS_fsm_pp0_stage22;
wire    ap_block_pp0_stage22;
wire   [63:0] p_cast49_fu_1439_p1;
wire   [63:0] p_cast50_fu_1449_p1;
wire    ap_CS_fsm_pp0_stage23;
wire    ap_block_pp0_stage23;
wire   [63:0] p_cast51_fu_1459_p1;
wire   [63:0] p_cast52_fu_1469_p1;
wire    ap_CS_fsm_pp0_stage24;
wire    ap_block_pp0_stage24;
wire   [63:0] p_cast53_fu_1479_p1;
wire   [63:0] p_cast54_fu_1489_p1;
wire    ap_CS_fsm_pp0_stage25;
wire    ap_block_pp0_stage25;
wire   [63:0] p_cast55_fu_1499_p1;
wire   [63:0] p_cast56_fu_1509_p1;
wire    ap_CS_fsm_pp0_stage26;
wire    ap_block_pp0_stage26;
wire   [63:0] p_cast57_fu_1519_p1;
wire   [63:0] p_cast58_fu_1529_p1;
wire    ap_CS_fsm_pp0_stage27;
wire    ap_block_pp0_stage27;
wire   [63:0] p_cast59_fu_1539_p1;
wire   [63:0] p_cast60_fu_1549_p1;
wire    ap_CS_fsm_pp0_stage28;
wire    ap_block_pp0_stage28;
wire   [63:0] p_cast61_fu_1559_p1;
wire   [63:0] p_cast62_fu_1569_p1;
wire    ap_CS_fsm_pp0_stage29;
wire    ap_block_pp0_stage29;
wire   [63:0] p_cast63_fu_1579_p1;
wire   [63:0] p_cast64_fu_1589_p1;
wire    ap_CS_fsm_pp0_stage30;
wire    ap_block_pp0_stage30;
wire   [63:0] p_cast65_fu_1599_p1;
wire   [63:0] p_cast66_fu_1609_p1;
wire    ap_block_pp0_stage31;
wire   [63:0] p_cast67_fu_1619_p1;
wire   [63:0] p_cast68_fu_1629_p1;
wire   [63:0] p_cast69_fu_1639_p1;
wire   [63:0] zext_ln96_fu_1765_p1;
wire    ap_block_state4_pp0_stage2_iter0;
wire    ap_block_pp0_stage2_11001;
wire    ap_block_state5_pp0_stage3_iter0;
wire    ap_block_pp0_stage3_11001;
wire    ap_block_state6_pp0_stage4_iter0;
wire    ap_block_pp0_stage4_11001;
wire    ap_block_state7_pp0_stage5_iter0;
wire    ap_block_pp0_stage5_11001;
wire    ap_block_state8_pp0_stage6_iter0;
wire    ap_block_pp0_stage6_11001;
wire    ap_block_state9_pp0_stage7_iter0;
wire    ap_block_pp0_stage7_11001;
wire    ap_block_state10_pp0_stage8_iter0;
wire    ap_block_pp0_stage8_11001;
wire    ap_block_state11_pp0_stage9_iter0;
wire    ap_block_pp0_stage9_11001;
wire    ap_block_state12_pp0_stage10_iter0;
wire    ap_block_pp0_stage10_11001;
wire    ap_block_state13_pp0_stage11_iter0;
wire    ap_block_pp0_stage11_11001;
wire    ap_block_state14_pp0_stage12_iter0;
wire    ap_block_pp0_stage12_11001;
wire    ap_block_state15_pp0_stage13_iter0;
wire    ap_block_pp0_stage13_11001;
wire    ap_block_state16_pp0_stage14_iter0;
wire    ap_block_pp0_stage14_11001;
wire    ap_block_state17_pp0_stage15_iter0;
wire    ap_block_pp0_stage15_11001;
wire    ap_block_state18_pp0_stage16_iter0;
wire    ap_block_pp0_stage16_11001;
wire    ap_block_state19_pp0_stage17_iter0;
wire    ap_block_pp0_stage17_11001;
wire    ap_block_state20_pp0_stage18_iter0;
wire    ap_block_pp0_stage18_11001;
wire    ap_block_state21_pp0_stage19_iter0;
wire    ap_block_pp0_stage19_11001;
wire    ap_block_state22_pp0_stage20_iter0;
wire    ap_block_pp0_stage20_11001;
wire    ap_block_state23_pp0_stage21_iter0;
wire    ap_block_pp0_stage21_11001;
wire    ap_block_state24_pp0_stage22_iter0;
wire    ap_block_pp0_stage22_11001;
wire    ap_block_state25_pp0_stage23_iter0;
wire    ap_block_pp0_stage23_11001;
wire    ap_block_state26_pp0_stage24_iter0;
wire    ap_block_pp0_stage24_11001;
wire    ap_block_state27_pp0_stage25_iter0;
wire    ap_block_pp0_stage25_11001;
wire    ap_block_state28_pp0_stage26_iter0;
wire    ap_block_pp0_stage26_11001;
wire    ap_block_state29_pp0_stage27_iter0;
wire    ap_block_pp0_stage27_11001;
wire    ap_block_state30_pp0_stage28_iter0;
wire    ap_block_pp0_stage28_11001;
wire    ap_block_state31_pp0_stage29_iter0;
wire    ap_block_pp0_stage29_11001;
wire    ap_block_state32_pp0_stage30_iter0;
wire    ap_block_pp0_stage30_11001;
wire    ap_block_pp0_stage31_11001;
wire   [23:0] tmp_5_fu_1849_p3;
wire  signed [31:0] grp_fu_874_p0;
wire   [4:0] tmp_2_fu_908_p3;
wire   [4:0] empty_30_fu_916_p2;
wire   [0:0] empty_31_fu_922_p2;
wire   [4:0] empty_34_fu_944_p1;
wire   [4:0] empty_33_fu_936_p3;
wire   [4:0] empty_34_fu_944_p2;
wire   [23:0] empty_35_fu_950_p1;
wire   [23:0] empty_36_fu_954_p1;
wire   [23:0] empty_38_fu_966_p2;
wire   [23:0] empty_39_fu_972_p2;
wire   [23:0] empty_37_fu_958_p3;
wire   [23:0] p_demorgan_fu_978_p2;
wire   [2:0] empty_41_fu_1002_p1;
wire   [8:0] empty_42_fu_1013_p2;
wire   [8:0] empty_43_fu_1024_p2;
wire   [8:0] empty_44_fu_1034_p2;
wire   [8:0] empty_45_fu_1044_p2;
wire   [8:0] empty_46_fu_1054_p2;
wire   [8:0] empty_47_fu_1064_p2;
wire   [8:0] empty_48_fu_1074_p2;
wire   [8:0] empty_49_fu_1084_p2;
wire   [8:0] empty_50_fu_1094_p2;
wire   [8:0] empty_51_fu_1104_p2;
wire   [8:0] empty_52_fu_1114_p2;
wire   [8:0] empty_53_fu_1124_p2;
wire   [8:0] empty_54_fu_1134_p2;
wire   [8:0] empty_55_fu_1144_p2;
wire   [8:0] empty_56_fu_1154_p2;
wire   [8:0] empty_57_fu_1164_p2;
wire   [8:0] empty_58_fu_1174_p2;
wire   [8:0] empty_59_fu_1184_p2;
wire   [8:0] empty_60_fu_1194_p2;
wire   [8:0] empty_61_fu_1204_p2;
wire   [8:0] empty_62_fu_1214_p2;
wire   [8:0] empty_63_fu_1224_p2;
wire   [8:0] empty_64_fu_1234_p2;
wire   [8:0] empty_65_fu_1244_p2;
wire   [8:0] empty_66_fu_1254_p2;
wire   [8:0] empty_67_fu_1264_p2;
wire   [8:0] empty_68_fu_1274_p2;
wire   [8:0] empty_69_fu_1284_p2;
wire   [8:0] empty_70_fu_1294_p2;
wire   [8:0] empty_71_fu_1304_p2;
wire   [8:0] empty_72_fu_1314_p2;
wire   [8:0] empty_73_fu_1324_p2;
wire   [8:0] empty_74_fu_1334_p2;
wire   [8:0] empty_75_fu_1344_p2;
wire   [8:0] empty_76_fu_1354_p2;
wire   [8:0] empty_77_fu_1364_p2;
wire   [8:0] empty_78_fu_1374_p2;
wire   [8:0] empty_79_fu_1384_p2;
wire   [8:0] empty_80_fu_1394_p2;
wire   [8:0] empty_81_fu_1404_p2;
wire   [8:0] empty_82_fu_1414_p2;
wire   [8:0] empty_83_fu_1424_p2;
wire   [8:0] empty_84_fu_1434_p2;
wire   [8:0] empty_85_fu_1444_p2;
wire   [8:0] empty_86_fu_1454_p2;
wire   [8:0] empty_87_fu_1464_p2;
wire   [8:0] empty_88_fu_1474_p2;
wire   [8:0] empty_89_fu_1484_p2;
wire   [8:0] empty_90_fu_1494_p2;
wire   [8:0] empty_91_fu_1504_p2;
wire   [8:0] empty_92_fu_1514_p2;
wire   [8:0] empty_93_fu_1524_p2;
wire   [8:0] empty_94_fu_1534_p2;
wire   [8:0] empty_95_fu_1544_p2;
wire   [8:0] empty_96_fu_1554_p2;
wire   [8:0] empty_97_fu_1564_p2;
wire   [8:0] empty_98_fu_1574_p2;
wire   [8:0] empty_99_fu_1584_p2;
wire   [8:0] empty_100_fu_1594_p2;
wire   [8:0] empty_101_fu_1604_p2;
wire   [8:0] empty_102_fu_1614_p2;
wire   [8:0] empty_103_fu_1624_p2;
wire   [8:0] empty_104_fu_1634_p2;
wire   [7:0] tmp_fu_1644_p4;
wire   [0:0] icmp_fu_1654_p2;
wire   [0:0] cmp88_fu_1660_p2;
wire   [0:0] icmp_ln96_fu_1684_p2;
wire   [9:0] add_ln95_1_fu_1698_p2;
wire   [7:0] tmp_3_fu_1716_p4;
wire   [0:0] icmp297_fu_1726_p2;
wire   [0:0] cmp88_mid1_fu_1732_p2;
wire   [0:0] and_ln174_3_fu_1738_p2;
wire   [0:0] and_ln174_1_fu_1666_p2;
wire   [9:0] add_ln96_fu_1752_p1;
wire   [17:0] add_ln109_fu_1772_p0;
wire   [17:0] add_ln109_fu_1772_p1;
wire   [17:0] add_ln109_fu_1772_p2;
wire   [7:0] tmp_14_fu_1783_p4;
wire   [8:0] zext_ln129_1_fu_1856_p1;
wire   [8:0] sub_ln129_fu_1859_p2;
wire   [10:0] add_ln129_fu_1871_p0;
wire  signed [10:0] add_ln129_fu_1871_p1;
wire   [8:0] shl_ln129_1_fu_1877_p3;
wire   [10:0] add_ln129_fu_1871_p2;
wire   [10:0] zext_ln129_3_fu_1884_p1;
wire   [10:0] sub_ln129_1_fu_1888_p2;
wire   [8:0] shl_ln1_fu_1899_p3;
wire   [8:0] add_ln136_fu_1911_p2;
wire   [9:0] add_ln136_1_fu_1920_p0;
wire   [9:0] add_ln136_1_fu_1920_p1;
wire   [9:0] add_ln136_1_fu_1920_p2;
wire   [10:0] sub_ln136_fu_1930_p0;
wire   [10:0] zext_ln129_5_fu_1943_p1;
wire   [10:0] zext_ln136_3_fu_1951_p1;
wire   [10:0] sub_ln136_1_fu_1954_p2;
wire  signed [19:0] grp_fu_1999_p0;
wire  signed [30:0] sext_ln157_1_fu_2012_p1;
wire  signed [30:0] grp_fu_2364_p2;
wire   [0:0] tmp_10_fu_2005_p3;
wire   [0:0] icmp_ln157_fu_2015_p2;
wire   [0:0] icmp_ln157_1_fu_2020_p2;
wire  signed [27:0] sext_ln157_3_fu_2040_p1;
wire  signed [27:0] grp_fu_2372_p2;
wire   [0:0] icmp_ln157_2_fu_2043_p2;
wire   [0:0] icmp_ln157_3_fu_2054_p2;
wire   [0:0] tmp_11_fu_2033_p3;
wire   [0:0] xor_ln157_fu_2048_p2;
wire   [0:0] xor_ln157_1_fu_2059_p2;
wire   [0:0] select_ln157_fu_2025_p3;
wire   [0:0] select_ln157_1_fu_2065_p3;
wire  signed [27:0] sext_ln161_1_fu_2096_p1;
wire  signed [27:0] grp_fu_2388_p2;
wire   [0:0] tmp_12_fu_2089_p3;
wire   [0:0] icmp_ln161_fu_2099_p2;
wire   [0:0] icmp_ln161_1_fu_2104_p2;
wire  signed [27:0] sext_ln161_3_fu_2124_p1;
wire  signed [27:0] grp_fu_2396_p2;
wire   [0:0] tmp_13_fu_2117_p3;
wire   [0:0] icmp_ln161_2_fu_2127_p2;
wire   [0:0] icmp_ln161_3_fu_2132_p2;
wire   [0:0] select_ln161_fu_2109_p3;
wire   [0:0] select_ln161_1_fu_2137_p3;
wire   [19:0] grp_fu_1999_p2;
wire   [0:0] icmp_ln165_fu_2155_p2;
wire   [0:0] icmp_ln165_1_fu_2161_p2;
wire   [0:0] and_ln165_fu_2167_p2;
wire   [31:0] p_Val2_s_fu_2181_p1;
wire   [7:0] p_Repl2_1_fu_2192_p4;
wire   [8:0] add_ln340_fu_2210_p1;
wire   [8:0] add_ln340_fu_2210_p2;
wire   [7:0] sub_ln1311_fu_2224_p1;
wire   [7:0] sub_ln1311_fu_2224_p2;
wire  signed [8:0] sext_ln1311_fu_2230_p1;
wire   [24:0] shl_ln2_fu_2242_p4;
wire  signed [31:0] sh_prom_i_i_i_cast_cast_cast_fu_2255_p1;
wire   [78:0] zext_ln340_fu_2251_p1;
wire   [78:0] sh_prom_i_i_i_cast_cast_cast_cast_fu_2258_p1;
wire   [78:0] lshr_ln1287_fu_2262_p2;
wire   [0:0] tmp_8_fu_2274_p3;
wire   [78:0] shl_ln1253_fu_2268_p2;
wire   [31:0] zext_ln662_fu_2282_p1;
wire   [31:0] tmp_6_fu_2286_p4;
wire   [31:0] sub_ln657_fu_2303_p2;
wire   [23:0] tmp_9_fu_2314_p4;
wire   [0:0] and_ln174_fu_2330_p2;
wire   [7:0] trunc_ln176_fu_2339_p1;
wire   [0:0] and_ln174_2_fu_2334_p2;
wire   [7:0] select_ln176_fu_2342_p3;
wire  signed [10:0] grp_fu_2358_p0;
wire  signed [10:0] grp_fu_2358_p1;
wire  signed [10:0] grp_fu_2364_p1;
wire  signed [7:0] grp_fu_2372_p1;
wire  signed [10:0] grp_fu_2380_p0;
wire  signed [10:0] grp_fu_2380_p1;
wire  signed [7:0] grp_fu_2388_p1;
wire   [7:0] grp_fu_2396_p1;
wire    ap_CS_fsm_state72;
reg   [35:0] ap_NS_fsm;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage8_subdone;
wire    ap_block_pp0_stage9_subdone;
wire    ap_block_pp0_stage10_subdone;
wire    ap_block_pp0_stage11_subdone;
wire    ap_block_pp0_stage12_subdone;
wire    ap_block_pp0_stage13_subdone;
wire    ap_block_pp0_stage14_subdone;
wire    ap_block_pp0_stage15_subdone;
wire    ap_block_pp0_stage16_subdone;
wire    ap_block_pp0_stage17_subdone;
wire    ap_block_pp0_stage18_subdone;
wire    ap_block_pp0_stage19_subdone;
wire    ap_block_pp0_stage20_subdone;
wire    ap_block_pp0_stage21_subdone;
wire    ap_block_pp0_stage22_subdone;
wire    ap_block_pp0_stage23_subdone;
wire    ap_block_pp0_stage24_subdone;
wire    ap_block_pp0_stage25_subdone;
wire    ap_block_pp0_stage26_subdone;
wire    ap_block_pp0_stage27_subdone;
wire    ap_block_pp0_stage28_subdone;
wire    ap_block_pp0_stage29_subdone;
wire    ap_block_pp0_stage30_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_condition_957;
reg    ap_condition_913;
reg    ap_condition_671;
reg    ap_condition_954;

// power-on initialization
initial begin
#0 ap_CS_fsm = 36'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter3 = 1'b0;
#0 ap_enable_reg_pp1_iter4 = 1'b0;
#0 ap_enable_reg_pp1_iter5 = 1'b0;
#0 ap_enable_reg_pp1_iter6 = 1'b0;
#0 ap_enable_reg_pp1_iter7 = 1'b0;
#0 ap_enable_reg_pp1_iter9 = 1'b0;
#0 ap_enable_reg_pp1_iter10 = 1'b0;
#0 ap_enable_reg_pp1_iter11 = 1'b0;
#0 ap_enable_reg_pp1_iter12 = 1'b0;
#0 ap_enable_reg_pp1_iter13 = 1'b0;
#0 ap_enable_reg_pp1_iter14 = 1'b0;
#0 ap_enable_reg_pp1_iter15 = 1'b0;
#0 ap_enable_reg_pp1_iter16 = 1'b0;
#0 ap_enable_reg_pp1_iter17 = 1'b0;
#0 ap_enable_reg_pp1_iter18 = 1'b0;
#0 ap_enable_reg_pp1_iter19 = 1'b0;
#0 ap_enable_reg_pp1_iter20 = 1'b0;
#0 ap_enable_reg_pp1_iter21 = 1'b0;
#0 ap_enable_reg_pp1_iter22 = 1'b0;
#0 ap_enable_reg_pp1_iter23 = 1'b0;
#0 ap_enable_reg_pp1_iter24 = 1'b0;
#0 ap_enable_reg_pp1_iter25 = 1'b0;
#0 ap_enable_reg_pp1_iter26 = 1'b0;
#0 ap_enable_reg_pp1_iter27 = 1'b0;
#0 ap_enable_reg_pp1_iter28 = 1'b0;
#0 ap_enable_reg_pp1_iter29 = 1'b0;
#0 ap_enable_reg_pp1_iter30 = 1'b0;
#0 ap_enable_reg_pp1_iter31 = 1'b0;
#0 ap_enable_reg_pp1_iter32 = 1'b0;
#0 ap_enable_reg_pp1_iter33 = 1'b0;
#0 ap_enable_reg_pp1_iter34 = 1'b0;
#0 ap_enable_reg_pp1_iter35 = 1'b0;
end

gsnh_sobel_line_buf #(
    .DataWidth( 24 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
line_buf_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(line_buf_address0),
    .ce0(line_buf_ce0),
    .we0(line_buf_we0),
    .d0(empty_40_reg_2423),
    .q0(line_buf_q0),
    .address1(line_buf_address1),
    .ce1(line_buf_ce1),
    .we1(line_buf_we1),
    .d1(line_buf_d1)
);

gsnh_gsnh_sitofp_32s_32_6_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
gsnh_sitofp_32s_32_6_no_dsp_1_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_874_p0),
    .ce(1'b1),
    .dout(grp_fu_874_p1)
);

gsnh_gsnh_fsqrt_32ns_32ns_32_17_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 17 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
gsnh_fsqrt_32ns_32ns_32_17_no_dsp_1_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(32'd0),
    .din1(x_assign_reg_2716),
    .ce(1'b1),
    .dout(grp_fu_877_p2)
);

gsnh_gsnh_add_5ns_5ns_5_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 5 ))
gsnh_add_5ns_5ns_5_1_1_U3(
    .din0(ap_phi_mux_empty_phi_fu_735_p4),
    .din1(5'd1),
    .dout(empty_28_fu_888_p2)
);

gsnh_gsnh_sub_5s_5ns_5_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 5 ))
gsnh_sub_5s_5ns_5_1_1_U4(
    .din0(5'd23),
    .din1(empty_34_fu_944_p1),
    .dout(empty_34_fu_944_p2)
);

gsnh_gsnh_add_19ns_19ns_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 19 ))
gsnh_add_19ns_19ns_19_1_1_U5(
    .din0(indvar_flatten_reg_742),
    .din1(19'd1),
    .dout(add_ln95_fu_1678_p2)
);

gsnh_gsnh_add_10ns_10ns_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 10 ))
gsnh_add_10ns_10ns_10_1_1_U6(
    .din0(10'd1),
    .din1(ap_phi_mux_yi_phi_fu_757_p4),
    .dout(add_ln95_1_fu_1698_p2)
);

gsnh_gsnh_add_10ns_10ns_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 10 ))
gsnh_add_10ns_10ns_10_1_1_U7(
    .din0(10'd1),
    .din1(add_ln96_fu_1752_p1),
    .dout(add_ln96_fu_1752_p2)
);

gsnh_gsnh_add_18ns_18ns_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 18 ))
gsnh_add_18ns_18ns_18_1_1_U8(
    .din0(add_ln109_fu_1772_p0),
    .din1(add_ln109_fu_1772_p1),
    .dout(add_ln109_fu_1772_p2)
);

gsnh_gsnh_sub_9ns_9ns_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 9 ))
gsnh_sub_9ns_9ns_9_1_1_U9(
    .din0(zext_ln129_reg_2589),
    .din1(zext_ln129_1_fu_1856_p1),
    .dout(sub_ln129_fu_1859_p2)
);

gsnh_gsnh_add_11ns_11s_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 11 ))
gsnh_add_11ns_11s_11_1_1_U10(
    .din0(add_ln129_fu_1871_p0),
    .din1(add_ln129_fu_1871_p1),
    .dout(add_ln129_fu_1871_p2)
);

gsnh_gsnh_add_9ns_9ns_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 9 ))
gsnh_add_9ns_9ns_9_1_1_U11(
    .din0(zext_ln129_1_fu_1856_p1),
    .din1(zext_ln129_reg_2589),
    .dout(add_ln136_fu_1911_p2)
);

gsnh_gsnh_add_10ns_10ns_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 10 ))
gsnh_add_10ns_10ns_10_1_1_U12(
    .din0(add_ln136_1_fu_1920_p0),
    .din1(add_ln136_1_fu_1920_p1),
    .dout(add_ln136_1_fu_1920_p2)
);

gsnh_gsnh_sub_11ns_11ns_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 11 ))
gsnh_sub_11ns_11ns_11_1_1_U13(
    .din0(sub_ln136_fu_1930_p0),
    .din1(zext_ln129_4_reg_2600),
    .dout(sub_ln136_fu_1930_p2)
);

gsnh_gsnh_sub_11ns_11ns_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 11 ))
gsnh_sub_11ns_11ns_11_1_1_U14(
    .din0(add_ln129_1_reg_2606),
    .din1(zext_ln129_5_fu_1943_p1),
    .dout(sub_ln150_fu_1946_p2)
);

gsnh_gsnh_sdiv_20s_11s_20_24_1 #(
    .ID( 1 ),
    .NUM_STAGE( 24 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 20 ))
gsnh_sdiv_20s_11s_20_24_1_U15(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1999_p0),
    .din1(sub_ln150_reg_2622),
    .ce(1'b1),
    .dout(grp_fu_1999_p2)
);

gsnh_gsnh_add_9s_9ns_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 9 ))
gsnh_add_9s_9ns_9_1_1_U16(
    .din0(9'd385),
    .din1(add_ln340_fu_2210_p1),
    .dout(add_ln340_fu_2210_p2)
);

gsnh_gsnh_sub_8ns_8ns_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 8 ))
gsnh_sub_8ns_8ns_8_1_1_U17(
    .din0(8'd127),
    .din1(sub_ln1311_fu_2224_p1),
    .dout(sub_ln1311_fu_2224_p2)
);

gsnh_gsnh_sub_32ns_32ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
gsnh_sub_32ns_32ns_32_1_1_U18(
    .din0(32'd0),
    .din1(select_ln1312_reg_2756),
    .dout(sub_ln657_fu_2303_p2)
);

gsnh_gsnh_mul_mul_11s_11s_22_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 22 ))
gsnh_mul_mul_11s_11s_22_4_1_U19(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2358_p0),
    .din1(grp_fu_2358_p1),
    .ce(1'b1),
    .dout(grp_fu_2358_p2)
);

gsnh_gsnh_mul_mul_11s_11s_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 31 ))
gsnh_mul_mul_11s_11s_31_4_1_U20(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sub_ln150_fu_1946_p2),
    .din1(grp_fu_2364_p1),
    .ce(1'b1),
    .dout(grp_fu_2364_p2)
);

gsnh_gsnh_mul_mul_11s_8s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 28 ))
gsnh_mul_mul_11s_8s_28_4_1_U21(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sub_ln150_fu_1946_p2),
    .din1(grp_fu_2372_p1),
    .ce(1'b1),
    .dout(grp_fu_2372_p2)
);

gsnh_gsnh_mac_muladd_11s_11s_22s_22_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
gsnh_mac_muladd_11s_11s_22s_22_4_1_U22(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2380_p0),
    .din1(grp_fu_2380_p1),
    .din2(grp_fu_2358_p2),
    .ce(1'b1),
    .dout(grp_fu_2380_p3)
);

gsnh_gsnh_mul_mul_11s_8s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 28 ))
gsnh_mul_mul_11s_8s_28_4_1_U23(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sub_ln150_reg_2622_pp1_iter6_reg),
    .din1(grp_fu_2388_p1),
    .ce(1'b1),
    .dout(grp_fu_2388_p2)
);

gsnh_gsnh_mul_mul_11s_8ns_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 28 ))
gsnh_mul_mul_11s_8ns_28_4_1_U24(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sub_ln150_reg_2622_pp1_iter6_reg),
    .din1(grp_fu_2396_p1),
    .ce(1'b1),
    .dout(grp_fu_2396_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp0_stage31_subdone) & (1'b1 == ap_CS_fsm_pp0_stage31)) | ((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_pp1_flush_enable)) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state35)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter10 <= ap_enable_reg_pp1_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter11 <= ap_enable_reg_pp1_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter12 <= ap_enable_reg_pp1_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter13 <= ap_enable_reg_pp1_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter14 <= ap_enable_reg_pp1_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter15 <= ap_enable_reg_pp1_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter16 <= ap_enable_reg_pp1_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter17 <= ap_enable_reg_pp1_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter18 <= ap_enable_reg_pp1_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter19 <= ap_enable_reg_pp1_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter20 <= ap_enable_reg_pp1_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter21 <= ap_enable_reg_pp1_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter22 <= ap_enable_reg_pp1_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter23 <= ap_enable_reg_pp1_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter24 <= ap_enable_reg_pp1_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter25 <= ap_enable_reg_pp1_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter26 <= ap_enable_reg_pp1_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter27 <= ap_enable_reg_pp1_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter28 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter28 <= ap_enable_reg_pp1_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter29 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter29 <= ap_enable_reg_pp1_iter28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp1_exit_iter2_state38)) begin
                ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter1;
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter2;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter30 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter30 <= ap_enable_reg_pp1_iter29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter31 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter31 <= ap_enable_reg_pp1_iter30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter32 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter32 <= ap_enable_reg_pp1_iter31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter33 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter33 <= ap_enable_reg_pp1_iter32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter34 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter34 <= ap_enable_reg_pp1_iter33;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter35 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter35 <= ap_enable_reg_pp1_iter34;
        end else if ((1'b1 == ap_CS_fsm_state35)) begin
            ap_enable_reg_pp1_iter35 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter4 <= ap_enable_reg_pp1_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter5 <= ap_enable_reg_pp1_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter6 <= ap_enable_reg_pp1_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter7 <= ap_enable_reg_pp1_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter8 <= ap_enable_reg_pp1_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter9 <= ap_enable_reg_pp1_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter28 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        if ((1'b1 == ap_condition_957)) begin
            ap_phi_reg_pp1_iter29_grad_sobel_reg_858 <= 8'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter29_grad_sobel_reg_858 <= ap_phi_reg_pp1_iter28_grad_sobel_reg_858;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter28 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        if ((1'b1 == ap_condition_913)) begin
            ap_phi_reg_pp1_iter29_t_int_06671_reg_847 <= sext_ln150_2_fu_2151_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter29_t_int_06671_reg_847 <= ap_phi_reg_pp1_iter28_t_int_06671_reg_847;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter29 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        if ((1'b1 == ap_condition_671)) begin
            ap_phi_reg_pp1_iter30_grad_sobel_reg_858 <= select_ln165_fu_2173_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter30_grad_sobel_reg_858 <= ap_phi_reg_pp1_iter29_grad_sobel_reg_858;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter4 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        if (((icmp_ln149_fu_1969_p2 == 1'd1) & (icmp_ln95_reg_2501_pp1_iter3_reg == 1'd0))) begin
            ap_phi_reg_pp1_iter5_t_int_06671_reg_847 <= 32'd2147483647;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter5_t_int_06671_reg_847 <= ap_phi_reg_pp1_iter4_t_int_06671_reg_847;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter8 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        if ((1'b1 == ap_condition_954)) begin
            ap_phi_reg_pp1_iter9_grad_sobel_reg_858 <= 8'd135;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter9_grad_sobel_reg_858 <= ap_phi_reg_pp1_iter8_grad_sobel_reg_858;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (exitcond6216_reg_2404 == 1'd0))) begin
        empty_reg_731 <= empty_28_reg_2408;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        empty_reg_731 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        indvar_flatten_reg_742 <= 19'd0;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln95_fu_1672_p2 == 1'd0))) begin
        indvar_flatten_reg_742 <= add_ln95_fu_1678_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        window_buf_0_1_1_reg_835 <= 8'd0;
    end else if (((ap_enable_reg_pp1_iter3 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln95_reg_2501_pp1_iter2_reg == 1'd0))) begin
        window_buf_0_1_1_reg_835 <= window_buf_0_1_reg_823;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        window_buf_0_1_reg_823 <= 8'd0;
    end else if (((ap_enable_reg_pp1_iter3 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln95_reg_2501_pp1_iter2_reg == 1'd0))) begin
        window_buf_0_1_reg_823 <= window_buf_0_2_reg_2565;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        window_buf_1_1_1_reg_811 <= 8'd0;
    end else if (((ap_enable_reg_pp1_iter3 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln95_reg_2501_pp1_iter2_reg == 1'd0))) begin
        window_buf_1_1_1_reg_811 <= window_buf_1_1_reg_799;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        window_buf_1_1_reg_799 <= 8'd0;
    end else if (((ap_enable_reg_pp1_iter3 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln95_reg_2501_pp1_iter2_reg == 1'd0))) begin
        window_buf_1_1_reg_799 <= window_buf_1_2_reg_2571;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        window_buf_2_1_1_reg_787 <= 8'd0;
    end else if (((ap_enable_reg_pp1_iter3 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln95_reg_2501_pp1_iter2_reg == 1'd0))) begin
        window_buf_2_1_1_reg_787 <= window_buf_2_1_reg_775;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        window_buf_2_1_reg_775 <= 8'd0;
    end else if (((ap_enable_reg_pp1_iter3 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln95_reg_2501_pp1_iter2_reg == 1'd0))) begin
        window_buf_2_1_reg_775 <= window_buf_2_2_reg_2577;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        xi_reg_764 <= 10'd0;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln95_fu_1672_p2 == 1'd0))) begin
        xi_reg_764 <= add_ln96_fu_1752_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        yi_reg_753 <= 10'd0;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln95_reg_2501 == 1'd0))) begin
        yi_reg_753 <= select_ln95_1_reg_2518;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln95_reg_2501_pp1_iter2_reg == 1'd0))) begin
        add_ln129_1_reg_2606 <= add_ln129_1_fu_1894_p2;
        shl_ln136_1_reg_2617[8 : 1] <= shl_ln136_1_fu_1935_p3[8 : 1];
        sub_ln136_reg_2612 <= sub_ln136_fu_1930_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter8 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln95_reg_2501_pp1_iter7_reg == 1'd0))) begin
        add_ln140_reg_2702 <= grp_fu_2380_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln149_reg_2641_pp1_iter6_reg == 1'd0) & (icmp_ln95_reg_2501_pp1_iter6_reg == 1'd0))) begin
        and_ln157_reg_2688 <= and_ln157_fu_2073_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp1_stage0_11001)) begin
        and_ln157_reg_2688_pp1_iter10_reg <= and_ln157_reg_2688_pp1_iter9_reg;
        and_ln157_reg_2688_pp1_iter11_reg <= and_ln157_reg_2688_pp1_iter10_reg;
        and_ln157_reg_2688_pp1_iter12_reg <= and_ln157_reg_2688_pp1_iter11_reg;
        and_ln157_reg_2688_pp1_iter13_reg <= and_ln157_reg_2688_pp1_iter12_reg;
        and_ln157_reg_2688_pp1_iter14_reg <= and_ln157_reg_2688_pp1_iter13_reg;
        and_ln157_reg_2688_pp1_iter15_reg <= and_ln157_reg_2688_pp1_iter14_reg;
        and_ln157_reg_2688_pp1_iter16_reg <= and_ln157_reg_2688_pp1_iter15_reg;
        and_ln157_reg_2688_pp1_iter17_reg <= and_ln157_reg_2688_pp1_iter16_reg;
        and_ln157_reg_2688_pp1_iter18_reg <= and_ln157_reg_2688_pp1_iter17_reg;
        and_ln157_reg_2688_pp1_iter19_reg <= and_ln157_reg_2688_pp1_iter18_reg;
        and_ln157_reg_2688_pp1_iter20_reg <= and_ln157_reg_2688_pp1_iter19_reg;
        and_ln157_reg_2688_pp1_iter21_reg <= and_ln157_reg_2688_pp1_iter20_reg;
        and_ln157_reg_2688_pp1_iter22_reg <= and_ln157_reg_2688_pp1_iter21_reg;
        and_ln157_reg_2688_pp1_iter23_reg <= and_ln157_reg_2688_pp1_iter22_reg;
        and_ln157_reg_2688_pp1_iter24_reg <= and_ln157_reg_2688_pp1_iter23_reg;
        and_ln157_reg_2688_pp1_iter25_reg <= and_ln157_reg_2688_pp1_iter24_reg;
        and_ln157_reg_2688_pp1_iter26_reg <= and_ln157_reg_2688_pp1_iter25_reg;
        and_ln157_reg_2688_pp1_iter27_reg <= and_ln157_reg_2688_pp1_iter26_reg;
        and_ln157_reg_2688_pp1_iter28_reg <= and_ln157_reg_2688_pp1_iter27_reg;
        and_ln157_reg_2688_pp1_iter8_reg <= and_ln157_reg_2688;
        and_ln157_reg_2688_pp1_iter9_reg <= and_ln157_reg_2688_pp1_iter8_reg;
        and_ln161_reg_2712_pp1_iter11_reg <= and_ln161_reg_2712;
        and_ln161_reg_2712_pp1_iter12_reg <= and_ln161_reg_2712_pp1_iter11_reg;
        and_ln161_reg_2712_pp1_iter13_reg <= and_ln161_reg_2712_pp1_iter12_reg;
        and_ln161_reg_2712_pp1_iter14_reg <= and_ln161_reg_2712_pp1_iter13_reg;
        and_ln161_reg_2712_pp1_iter15_reg <= and_ln161_reg_2712_pp1_iter14_reg;
        and_ln161_reg_2712_pp1_iter16_reg <= and_ln161_reg_2712_pp1_iter15_reg;
        and_ln161_reg_2712_pp1_iter17_reg <= and_ln161_reg_2712_pp1_iter16_reg;
        and_ln161_reg_2712_pp1_iter18_reg <= and_ln161_reg_2712_pp1_iter17_reg;
        and_ln161_reg_2712_pp1_iter19_reg <= and_ln161_reg_2712_pp1_iter18_reg;
        and_ln161_reg_2712_pp1_iter20_reg <= and_ln161_reg_2712_pp1_iter19_reg;
        and_ln161_reg_2712_pp1_iter21_reg <= and_ln161_reg_2712_pp1_iter20_reg;
        and_ln161_reg_2712_pp1_iter22_reg <= and_ln161_reg_2712_pp1_iter21_reg;
        and_ln161_reg_2712_pp1_iter23_reg <= and_ln161_reg_2712_pp1_iter22_reg;
        and_ln161_reg_2712_pp1_iter24_reg <= and_ln161_reg_2712_pp1_iter23_reg;
        and_ln161_reg_2712_pp1_iter25_reg <= and_ln161_reg_2712_pp1_iter24_reg;
        and_ln161_reg_2712_pp1_iter26_reg <= and_ln161_reg_2712_pp1_iter25_reg;
        and_ln161_reg_2712_pp1_iter27_reg <= and_ln161_reg_2712_pp1_iter26_reg;
        and_ln161_reg_2712_pp1_iter28_reg <= and_ln161_reg_2712_pp1_iter27_reg;
        icmp_ln149_reg_2641_pp1_iter10_reg <= icmp_ln149_reg_2641_pp1_iter9_reg;
        icmp_ln149_reg_2641_pp1_iter11_reg <= icmp_ln149_reg_2641_pp1_iter10_reg;
        icmp_ln149_reg_2641_pp1_iter12_reg <= icmp_ln149_reg_2641_pp1_iter11_reg;
        icmp_ln149_reg_2641_pp1_iter13_reg <= icmp_ln149_reg_2641_pp1_iter12_reg;
        icmp_ln149_reg_2641_pp1_iter14_reg <= icmp_ln149_reg_2641_pp1_iter13_reg;
        icmp_ln149_reg_2641_pp1_iter15_reg <= icmp_ln149_reg_2641_pp1_iter14_reg;
        icmp_ln149_reg_2641_pp1_iter16_reg <= icmp_ln149_reg_2641_pp1_iter15_reg;
        icmp_ln149_reg_2641_pp1_iter17_reg <= icmp_ln149_reg_2641_pp1_iter16_reg;
        icmp_ln149_reg_2641_pp1_iter18_reg <= icmp_ln149_reg_2641_pp1_iter17_reg;
        icmp_ln149_reg_2641_pp1_iter19_reg <= icmp_ln149_reg_2641_pp1_iter18_reg;
        icmp_ln149_reg_2641_pp1_iter20_reg <= icmp_ln149_reg_2641_pp1_iter19_reg;
        icmp_ln149_reg_2641_pp1_iter21_reg <= icmp_ln149_reg_2641_pp1_iter20_reg;
        icmp_ln149_reg_2641_pp1_iter22_reg <= icmp_ln149_reg_2641_pp1_iter21_reg;
        icmp_ln149_reg_2641_pp1_iter23_reg <= icmp_ln149_reg_2641_pp1_iter22_reg;
        icmp_ln149_reg_2641_pp1_iter24_reg <= icmp_ln149_reg_2641_pp1_iter23_reg;
        icmp_ln149_reg_2641_pp1_iter25_reg <= icmp_ln149_reg_2641_pp1_iter24_reg;
        icmp_ln149_reg_2641_pp1_iter26_reg <= icmp_ln149_reg_2641_pp1_iter25_reg;
        icmp_ln149_reg_2641_pp1_iter27_reg <= icmp_ln149_reg_2641_pp1_iter26_reg;
        icmp_ln149_reg_2641_pp1_iter28_reg <= icmp_ln149_reg_2641_pp1_iter27_reg;
        icmp_ln149_reg_2641_pp1_iter5_reg <= icmp_ln149_reg_2641;
        icmp_ln149_reg_2641_pp1_iter6_reg <= icmp_ln149_reg_2641_pp1_iter5_reg;
        icmp_ln149_reg_2641_pp1_iter7_reg <= icmp_ln149_reg_2641_pp1_iter6_reg;
        icmp_ln149_reg_2641_pp1_iter8_reg <= icmp_ln149_reg_2641_pp1_iter7_reg;
        icmp_ln149_reg_2641_pp1_iter9_reg <= icmp_ln149_reg_2641_pp1_iter8_reg;
        icmp_ln174_1_reg_2560_pp1_iter10_reg <= icmp_ln174_1_reg_2560_pp1_iter9_reg;
        icmp_ln174_1_reg_2560_pp1_iter11_reg <= icmp_ln174_1_reg_2560_pp1_iter10_reg;
        icmp_ln174_1_reg_2560_pp1_iter12_reg <= icmp_ln174_1_reg_2560_pp1_iter11_reg;
        icmp_ln174_1_reg_2560_pp1_iter13_reg <= icmp_ln174_1_reg_2560_pp1_iter12_reg;
        icmp_ln174_1_reg_2560_pp1_iter14_reg <= icmp_ln174_1_reg_2560_pp1_iter13_reg;
        icmp_ln174_1_reg_2560_pp1_iter15_reg <= icmp_ln174_1_reg_2560_pp1_iter14_reg;
        icmp_ln174_1_reg_2560_pp1_iter16_reg <= icmp_ln174_1_reg_2560_pp1_iter15_reg;
        icmp_ln174_1_reg_2560_pp1_iter17_reg <= icmp_ln174_1_reg_2560_pp1_iter16_reg;
        icmp_ln174_1_reg_2560_pp1_iter18_reg <= icmp_ln174_1_reg_2560_pp1_iter17_reg;
        icmp_ln174_1_reg_2560_pp1_iter19_reg <= icmp_ln174_1_reg_2560_pp1_iter18_reg;
        icmp_ln174_1_reg_2560_pp1_iter20_reg <= icmp_ln174_1_reg_2560_pp1_iter19_reg;
        icmp_ln174_1_reg_2560_pp1_iter21_reg <= icmp_ln174_1_reg_2560_pp1_iter20_reg;
        icmp_ln174_1_reg_2560_pp1_iter22_reg <= icmp_ln174_1_reg_2560_pp1_iter21_reg;
        icmp_ln174_1_reg_2560_pp1_iter23_reg <= icmp_ln174_1_reg_2560_pp1_iter22_reg;
        icmp_ln174_1_reg_2560_pp1_iter24_reg <= icmp_ln174_1_reg_2560_pp1_iter23_reg;
        icmp_ln174_1_reg_2560_pp1_iter25_reg <= icmp_ln174_1_reg_2560_pp1_iter24_reg;
        icmp_ln174_1_reg_2560_pp1_iter26_reg <= icmp_ln174_1_reg_2560_pp1_iter25_reg;
        icmp_ln174_1_reg_2560_pp1_iter27_reg <= icmp_ln174_1_reg_2560_pp1_iter26_reg;
        icmp_ln174_1_reg_2560_pp1_iter28_reg <= icmp_ln174_1_reg_2560_pp1_iter27_reg;
        icmp_ln174_1_reg_2560_pp1_iter29_reg <= icmp_ln174_1_reg_2560_pp1_iter28_reg;
        icmp_ln174_1_reg_2560_pp1_iter2_reg <= icmp_ln174_1_reg_2560;
        icmp_ln174_1_reg_2560_pp1_iter30_reg <= icmp_ln174_1_reg_2560_pp1_iter29_reg;
        icmp_ln174_1_reg_2560_pp1_iter31_reg <= icmp_ln174_1_reg_2560_pp1_iter30_reg;
        icmp_ln174_1_reg_2560_pp1_iter32_reg <= icmp_ln174_1_reg_2560_pp1_iter31_reg;
        icmp_ln174_1_reg_2560_pp1_iter33_reg <= icmp_ln174_1_reg_2560_pp1_iter32_reg;
        icmp_ln174_1_reg_2560_pp1_iter34_reg <= icmp_ln174_1_reg_2560_pp1_iter33_reg;
        icmp_ln174_1_reg_2560_pp1_iter3_reg <= icmp_ln174_1_reg_2560_pp1_iter2_reg;
        icmp_ln174_1_reg_2560_pp1_iter4_reg <= icmp_ln174_1_reg_2560_pp1_iter3_reg;
        icmp_ln174_1_reg_2560_pp1_iter5_reg <= icmp_ln174_1_reg_2560_pp1_iter4_reg;
        icmp_ln174_1_reg_2560_pp1_iter6_reg <= icmp_ln174_1_reg_2560_pp1_iter5_reg;
        icmp_ln174_1_reg_2560_pp1_iter7_reg <= icmp_ln174_1_reg_2560_pp1_iter6_reg;
        icmp_ln174_1_reg_2560_pp1_iter8_reg <= icmp_ln174_1_reg_2560_pp1_iter7_reg;
        icmp_ln174_1_reg_2560_pp1_iter9_reg <= icmp_ln174_1_reg_2560_pp1_iter8_reg;
        icmp_ln174_reg_2555_pp1_iter10_reg <= icmp_ln174_reg_2555_pp1_iter9_reg;
        icmp_ln174_reg_2555_pp1_iter11_reg <= icmp_ln174_reg_2555_pp1_iter10_reg;
        icmp_ln174_reg_2555_pp1_iter12_reg <= icmp_ln174_reg_2555_pp1_iter11_reg;
        icmp_ln174_reg_2555_pp1_iter13_reg <= icmp_ln174_reg_2555_pp1_iter12_reg;
        icmp_ln174_reg_2555_pp1_iter14_reg <= icmp_ln174_reg_2555_pp1_iter13_reg;
        icmp_ln174_reg_2555_pp1_iter15_reg <= icmp_ln174_reg_2555_pp1_iter14_reg;
        icmp_ln174_reg_2555_pp1_iter16_reg <= icmp_ln174_reg_2555_pp1_iter15_reg;
        icmp_ln174_reg_2555_pp1_iter17_reg <= icmp_ln174_reg_2555_pp1_iter16_reg;
        icmp_ln174_reg_2555_pp1_iter18_reg <= icmp_ln174_reg_2555_pp1_iter17_reg;
        icmp_ln174_reg_2555_pp1_iter19_reg <= icmp_ln174_reg_2555_pp1_iter18_reg;
        icmp_ln174_reg_2555_pp1_iter20_reg <= icmp_ln174_reg_2555_pp1_iter19_reg;
        icmp_ln174_reg_2555_pp1_iter21_reg <= icmp_ln174_reg_2555_pp1_iter20_reg;
        icmp_ln174_reg_2555_pp1_iter22_reg <= icmp_ln174_reg_2555_pp1_iter21_reg;
        icmp_ln174_reg_2555_pp1_iter23_reg <= icmp_ln174_reg_2555_pp1_iter22_reg;
        icmp_ln174_reg_2555_pp1_iter24_reg <= icmp_ln174_reg_2555_pp1_iter23_reg;
        icmp_ln174_reg_2555_pp1_iter25_reg <= icmp_ln174_reg_2555_pp1_iter24_reg;
        icmp_ln174_reg_2555_pp1_iter26_reg <= icmp_ln174_reg_2555_pp1_iter25_reg;
        icmp_ln174_reg_2555_pp1_iter27_reg <= icmp_ln174_reg_2555_pp1_iter26_reg;
        icmp_ln174_reg_2555_pp1_iter28_reg <= icmp_ln174_reg_2555_pp1_iter27_reg;
        icmp_ln174_reg_2555_pp1_iter29_reg <= icmp_ln174_reg_2555_pp1_iter28_reg;
        icmp_ln174_reg_2555_pp1_iter2_reg <= icmp_ln174_reg_2555;
        icmp_ln174_reg_2555_pp1_iter30_reg <= icmp_ln174_reg_2555_pp1_iter29_reg;
        icmp_ln174_reg_2555_pp1_iter31_reg <= icmp_ln174_reg_2555_pp1_iter30_reg;
        icmp_ln174_reg_2555_pp1_iter32_reg <= icmp_ln174_reg_2555_pp1_iter31_reg;
        icmp_ln174_reg_2555_pp1_iter33_reg <= icmp_ln174_reg_2555_pp1_iter32_reg;
        icmp_ln174_reg_2555_pp1_iter34_reg <= icmp_ln174_reg_2555_pp1_iter33_reg;
        icmp_ln174_reg_2555_pp1_iter3_reg <= icmp_ln174_reg_2555_pp1_iter2_reg;
        icmp_ln174_reg_2555_pp1_iter4_reg <= icmp_ln174_reg_2555_pp1_iter3_reg;
        icmp_ln174_reg_2555_pp1_iter5_reg <= icmp_ln174_reg_2555_pp1_iter4_reg;
        icmp_ln174_reg_2555_pp1_iter6_reg <= icmp_ln174_reg_2555_pp1_iter5_reg;
        icmp_ln174_reg_2555_pp1_iter7_reg <= icmp_ln174_reg_2555_pp1_iter6_reg;
        icmp_ln174_reg_2555_pp1_iter8_reg <= icmp_ln174_reg_2555_pp1_iter7_reg;
        icmp_ln174_reg_2555_pp1_iter9_reg <= icmp_ln174_reg_2555_pp1_iter8_reg;
        icmp_ln95_reg_2501_pp1_iter10_reg <= icmp_ln95_reg_2501_pp1_iter9_reg;
        icmp_ln95_reg_2501_pp1_iter11_reg <= icmp_ln95_reg_2501_pp1_iter10_reg;
        icmp_ln95_reg_2501_pp1_iter12_reg <= icmp_ln95_reg_2501_pp1_iter11_reg;
        icmp_ln95_reg_2501_pp1_iter13_reg <= icmp_ln95_reg_2501_pp1_iter12_reg;
        icmp_ln95_reg_2501_pp1_iter14_reg <= icmp_ln95_reg_2501_pp1_iter13_reg;
        icmp_ln95_reg_2501_pp1_iter15_reg <= icmp_ln95_reg_2501_pp1_iter14_reg;
        icmp_ln95_reg_2501_pp1_iter16_reg <= icmp_ln95_reg_2501_pp1_iter15_reg;
        icmp_ln95_reg_2501_pp1_iter17_reg <= icmp_ln95_reg_2501_pp1_iter16_reg;
        icmp_ln95_reg_2501_pp1_iter18_reg <= icmp_ln95_reg_2501_pp1_iter17_reg;
        icmp_ln95_reg_2501_pp1_iter19_reg <= icmp_ln95_reg_2501_pp1_iter18_reg;
        icmp_ln95_reg_2501_pp1_iter20_reg <= icmp_ln95_reg_2501_pp1_iter19_reg;
        icmp_ln95_reg_2501_pp1_iter21_reg <= icmp_ln95_reg_2501_pp1_iter20_reg;
        icmp_ln95_reg_2501_pp1_iter22_reg <= icmp_ln95_reg_2501_pp1_iter21_reg;
        icmp_ln95_reg_2501_pp1_iter23_reg <= icmp_ln95_reg_2501_pp1_iter22_reg;
        icmp_ln95_reg_2501_pp1_iter24_reg <= icmp_ln95_reg_2501_pp1_iter23_reg;
        icmp_ln95_reg_2501_pp1_iter25_reg <= icmp_ln95_reg_2501_pp1_iter24_reg;
        icmp_ln95_reg_2501_pp1_iter26_reg <= icmp_ln95_reg_2501_pp1_iter25_reg;
        icmp_ln95_reg_2501_pp1_iter27_reg <= icmp_ln95_reg_2501_pp1_iter26_reg;
        icmp_ln95_reg_2501_pp1_iter28_reg <= icmp_ln95_reg_2501_pp1_iter27_reg;
        icmp_ln95_reg_2501_pp1_iter29_reg <= icmp_ln95_reg_2501_pp1_iter28_reg;
        icmp_ln95_reg_2501_pp1_iter2_reg <= icmp_ln95_reg_2501_pp1_iter1_reg;
        icmp_ln95_reg_2501_pp1_iter30_reg <= icmp_ln95_reg_2501_pp1_iter29_reg;
        icmp_ln95_reg_2501_pp1_iter31_reg <= icmp_ln95_reg_2501_pp1_iter30_reg;
        icmp_ln95_reg_2501_pp1_iter32_reg <= icmp_ln95_reg_2501_pp1_iter31_reg;
        icmp_ln95_reg_2501_pp1_iter33_reg <= icmp_ln95_reg_2501_pp1_iter32_reg;
        icmp_ln95_reg_2501_pp1_iter34_reg <= icmp_ln95_reg_2501_pp1_iter33_reg;
        icmp_ln95_reg_2501_pp1_iter3_reg <= icmp_ln95_reg_2501_pp1_iter2_reg;
        icmp_ln95_reg_2501_pp1_iter4_reg <= icmp_ln95_reg_2501_pp1_iter3_reg;
        icmp_ln95_reg_2501_pp1_iter5_reg <= icmp_ln95_reg_2501_pp1_iter4_reg;
        icmp_ln95_reg_2501_pp1_iter6_reg <= icmp_ln95_reg_2501_pp1_iter5_reg;
        icmp_ln95_reg_2501_pp1_iter7_reg <= icmp_ln95_reg_2501_pp1_iter6_reg;
        icmp_ln95_reg_2501_pp1_iter8_reg <= icmp_ln95_reg_2501_pp1_iter7_reg;
        icmp_ln95_reg_2501_pp1_iter9_reg <= icmp_ln95_reg_2501_pp1_iter8_reg;
        line_buf_addr_64_reg_2538_pp1_iter2_reg <= line_buf_addr_64_reg_2538;
        p_Result_s_reg_2736_pp1_iter33_reg <= p_Result_s_reg_2736;
        select_ln95_2_reg_2528_pp1_iter10_reg <= select_ln95_2_reg_2528_pp1_iter9_reg;
        select_ln95_2_reg_2528_pp1_iter11_reg <= select_ln95_2_reg_2528_pp1_iter10_reg;
        select_ln95_2_reg_2528_pp1_iter12_reg <= select_ln95_2_reg_2528_pp1_iter11_reg;
        select_ln95_2_reg_2528_pp1_iter13_reg <= select_ln95_2_reg_2528_pp1_iter12_reg;
        select_ln95_2_reg_2528_pp1_iter14_reg <= select_ln95_2_reg_2528_pp1_iter13_reg;
        select_ln95_2_reg_2528_pp1_iter15_reg <= select_ln95_2_reg_2528_pp1_iter14_reg;
        select_ln95_2_reg_2528_pp1_iter16_reg <= select_ln95_2_reg_2528_pp1_iter15_reg;
        select_ln95_2_reg_2528_pp1_iter17_reg <= select_ln95_2_reg_2528_pp1_iter16_reg;
        select_ln95_2_reg_2528_pp1_iter18_reg <= select_ln95_2_reg_2528_pp1_iter17_reg;
        select_ln95_2_reg_2528_pp1_iter19_reg <= select_ln95_2_reg_2528_pp1_iter18_reg;
        select_ln95_2_reg_2528_pp1_iter20_reg <= select_ln95_2_reg_2528_pp1_iter19_reg;
        select_ln95_2_reg_2528_pp1_iter21_reg <= select_ln95_2_reg_2528_pp1_iter20_reg;
        select_ln95_2_reg_2528_pp1_iter22_reg <= select_ln95_2_reg_2528_pp1_iter21_reg;
        select_ln95_2_reg_2528_pp1_iter23_reg <= select_ln95_2_reg_2528_pp1_iter22_reg;
        select_ln95_2_reg_2528_pp1_iter24_reg <= select_ln95_2_reg_2528_pp1_iter23_reg;
        select_ln95_2_reg_2528_pp1_iter25_reg <= select_ln95_2_reg_2528_pp1_iter24_reg;
        select_ln95_2_reg_2528_pp1_iter26_reg <= select_ln95_2_reg_2528_pp1_iter25_reg;
        select_ln95_2_reg_2528_pp1_iter27_reg <= select_ln95_2_reg_2528_pp1_iter26_reg;
        select_ln95_2_reg_2528_pp1_iter28_reg <= select_ln95_2_reg_2528_pp1_iter27_reg;
        select_ln95_2_reg_2528_pp1_iter29_reg <= select_ln95_2_reg_2528_pp1_iter28_reg;
        select_ln95_2_reg_2528_pp1_iter2_reg <= select_ln95_2_reg_2528_pp1_iter1_reg;
        select_ln95_2_reg_2528_pp1_iter30_reg <= select_ln95_2_reg_2528_pp1_iter29_reg;
        select_ln95_2_reg_2528_pp1_iter31_reg <= select_ln95_2_reg_2528_pp1_iter30_reg;
        select_ln95_2_reg_2528_pp1_iter32_reg <= select_ln95_2_reg_2528_pp1_iter31_reg;
        select_ln95_2_reg_2528_pp1_iter33_reg <= select_ln95_2_reg_2528_pp1_iter32_reg;
        select_ln95_2_reg_2528_pp1_iter34_reg <= select_ln95_2_reg_2528_pp1_iter33_reg;
        select_ln95_2_reg_2528_pp1_iter3_reg <= select_ln95_2_reg_2528_pp1_iter2_reg;
        select_ln95_2_reg_2528_pp1_iter4_reg <= select_ln95_2_reg_2528_pp1_iter3_reg;
        select_ln95_2_reg_2528_pp1_iter5_reg <= select_ln95_2_reg_2528_pp1_iter4_reg;
        select_ln95_2_reg_2528_pp1_iter6_reg <= select_ln95_2_reg_2528_pp1_iter5_reg;
        select_ln95_2_reg_2528_pp1_iter7_reg <= select_ln95_2_reg_2528_pp1_iter6_reg;
        select_ln95_2_reg_2528_pp1_iter8_reg <= select_ln95_2_reg_2528_pp1_iter7_reg;
        select_ln95_2_reg_2528_pp1_iter9_reg <= select_ln95_2_reg_2528_pp1_iter8_reg;
        sext_ln150_1_reg_2674_pp1_iter6_reg <= sext_ln150_1_reg_2674;
        sext_ln150_1_reg_2674_pp1_iter7_reg <= sext_ln150_1_reg_2674_pp1_iter6_reg;
        sext_ln150_1_reg_2674_pp1_iter8_reg <= sext_ln150_1_reg_2674_pp1_iter7_reg;
        sext_ln150_1_reg_2674_pp1_iter9_reg <= sext_ln150_1_reg_2674_pp1_iter8_reg;
        shl_ln3_reg_2661_pp1_iter6_reg[18 : 8] <= shl_ln3_reg_2661[18 : 8];
        shl_ln3_reg_2661_pp1_iter7_reg[18 : 8] <= shl_ln3_reg_2661_pp1_iter6_reg[18 : 8];
        shl_ln3_reg_2661_pp1_iter8_reg[18 : 8] <= shl_ln3_reg_2661_pp1_iter7_reg[18 : 8];
        shl_ln3_reg_2661_pp1_iter9_reg[18 : 8] <= shl_ln3_reg_2661_pp1_iter8_reg[18 : 8];
        sub_ln150_reg_2622_pp1_iter5_reg <= sub_ln150_reg_2622;
        sub_ln150_reg_2622_pp1_iter6_reg <= sub_ln150_reg_2622_pp1_iter5_reg;
        window_buf_2_2_reg_2577_pp1_iter3_reg <= window_buf_2_2_reg_2577;
        zext_ln109_reg_2544_pp1_iter10_reg[17 : 0] <= zext_ln109_reg_2544_pp1_iter9_reg[17 : 0];
        zext_ln109_reg_2544_pp1_iter11_reg[17 : 0] <= zext_ln109_reg_2544_pp1_iter10_reg[17 : 0];
        zext_ln109_reg_2544_pp1_iter12_reg[17 : 0] <= zext_ln109_reg_2544_pp1_iter11_reg[17 : 0];
        zext_ln109_reg_2544_pp1_iter13_reg[17 : 0] <= zext_ln109_reg_2544_pp1_iter12_reg[17 : 0];
        zext_ln109_reg_2544_pp1_iter14_reg[17 : 0] <= zext_ln109_reg_2544_pp1_iter13_reg[17 : 0];
        zext_ln109_reg_2544_pp1_iter15_reg[17 : 0] <= zext_ln109_reg_2544_pp1_iter14_reg[17 : 0];
        zext_ln109_reg_2544_pp1_iter16_reg[17 : 0] <= zext_ln109_reg_2544_pp1_iter15_reg[17 : 0];
        zext_ln109_reg_2544_pp1_iter17_reg[17 : 0] <= zext_ln109_reg_2544_pp1_iter16_reg[17 : 0];
        zext_ln109_reg_2544_pp1_iter18_reg[17 : 0] <= zext_ln109_reg_2544_pp1_iter17_reg[17 : 0];
        zext_ln109_reg_2544_pp1_iter19_reg[17 : 0] <= zext_ln109_reg_2544_pp1_iter18_reg[17 : 0];
        zext_ln109_reg_2544_pp1_iter20_reg[17 : 0] <= zext_ln109_reg_2544_pp1_iter19_reg[17 : 0];
        zext_ln109_reg_2544_pp1_iter21_reg[17 : 0] <= zext_ln109_reg_2544_pp1_iter20_reg[17 : 0];
        zext_ln109_reg_2544_pp1_iter22_reg[17 : 0] <= zext_ln109_reg_2544_pp1_iter21_reg[17 : 0];
        zext_ln109_reg_2544_pp1_iter23_reg[17 : 0] <= zext_ln109_reg_2544_pp1_iter22_reg[17 : 0];
        zext_ln109_reg_2544_pp1_iter24_reg[17 : 0] <= zext_ln109_reg_2544_pp1_iter23_reg[17 : 0];
        zext_ln109_reg_2544_pp1_iter25_reg[17 : 0] <= zext_ln109_reg_2544_pp1_iter24_reg[17 : 0];
        zext_ln109_reg_2544_pp1_iter26_reg[17 : 0] <= zext_ln109_reg_2544_pp1_iter25_reg[17 : 0];
        zext_ln109_reg_2544_pp1_iter27_reg[17 : 0] <= zext_ln109_reg_2544_pp1_iter26_reg[17 : 0];
        zext_ln109_reg_2544_pp1_iter28_reg[17 : 0] <= zext_ln109_reg_2544_pp1_iter27_reg[17 : 0];
        zext_ln109_reg_2544_pp1_iter29_reg[17 : 0] <= zext_ln109_reg_2544_pp1_iter28_reg[17 : 0];
        zext_ln109_reg_2544_pp1_iter2_reg[17 : 0] <= zext_ln109_reg_2544[17 : 0];
        zext_ln109_reg_2544_pp1_iter30_reg[17 : 0] <= zext_ln109_reg_2544_pp1_iter29_reg[17 : 0];
        zext_ln109_reg_2544_pp1_iter31_reg[17 : 0] <= zext_ln109_reg_2544_pp1_iter30_reg[17 : 0];
        zext_ln109_reg_2544_pp1_iter32_reg[17 : 0] <= zext_ln109_reg_2544_pp1_iter31_reg[17 : 0];
        zext_ln109_reg_2544_pp1_iter33_reg[17 : 0] <= zext_ln109_reg_2544_pp1_iter32_reg[17 : 0];
        zext_ln109_reg_2544_pp1_iter34_reg[17 : 0] <= zext_ln109_reg_2544_pp1_iter33_reg[17 : 0];
        zext_ln109_reg_2544_pp1_iter3_reg[17 : 0] <= zext_ln109_reg_2544_pp1_iter2_reg[17 : 0];
        zext_ln109_reg_2544_pp1_iter4_reg[17 : 0] <= zext_ln109_reg_2544_pp1_iter3_reg[17 : 0];
        zext_ln109_reg_2544_pp1_iter5_reg[17 : 0] <= zext_ln109_reg_2544_pp1_iter4_reg[17 : 0];
        zext_ln109_reg_2544_pp1_iter6_reg[17 : 0] <= zext_ln109_reg_2544_pp1_iter5_reg[17 : 0];
        zext_ln109_reg_2544_pp1_iter7_reg[17 : 0] <= zext_ln109_reg_2544_pp1_iter6_reg[17 : 0];
        zext_ln109_reg_2544_pp1_iter8_reg[17 : 0] <= zext_ln109_reg_2544_pp1_iter7_reg[17 : 0];
        zext_ln109_reg_2544_pp1_iter9_reg[17 : 0] <= zext_ln109_reg_2544_pp1_iter8_reg[17 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == and_ln157_reg_2688_pp1_iter9_reg) & (icmp_ln149_reg_2641_pp1_iter9_reg == 1'd0) & (icmp_ln95_reg_2501_pp1_iter9_reg == 1'd0))) begin
        and_ln161_reg_2712 <= and_ln161_fu_2145_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter9 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ap_phi_reg_pp1_iter10_grad_sobel_reg_858 <= ap_phi_reg_pp1_iter9_grad_sobel_reg_858;
        ap_phi_reg_pp1_iter10_t_int_06671_reg_847 <= ap_phi_reg_pp1_iter9_t_int_06671_reg_847;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter10 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ap_phi_reg_pp1_iter11_grad_sobel_reg_858 <= ap_phi_reg_pp1_iter10_grad_sobel_reg_858;
        ap_phi_reg_pp1_iter11_t_int_06671_reg_847 <= ap_phi_reg_pp1_iter10_t_int_06671_reg_847;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter11 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ap_phi_reg_pp1_iter12_grad_sobel_reg_858 <= ap_phi_reg_pp1_iter11_grad_sobel_reg_858;
        ap_phi_reg_pp1_iter12_t_int_06671_reg_847 <= ap_phi_reg_pp1_iter11_t_int_06671_reg_847;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter12 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ap_phi_reg_pp1_iter13_grad_sobel_reg_858 <= ap_phi_reg_pp1_iter12_grad_sobel_reg_858;
        ap_phi_reg_pp1_iter13_t_int_06671_reg_847 <= ap_phi_reg_pp1_iter12_t_int_06671_reg_847;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter13 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ap_phi_reg_pp1_iter14_grad_sobel_reg_858 <= ap_phi_reg_pp1_iter13_grad_sobel_reg_858;
        ap_phi_reg_pp1_iter14_t_int_06671_reg_847 <= ap_phi_reg_pp1_iter13_t_int_06671_reg_847;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter14 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ap_phi_reg_pp1_iter15_grad_sobel_reg_858 <= ap_phi_reg_pp1_iter14_grad_sobel_reg_858;
        ap_phi_reg_pp1_iter15_t_int_06671_reg_847 <= ap_phi_reg_pp1_iter14_t_int_06671_reg_847;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter15 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ap_phi_reg_pp1_iter16_grad_sobel_reg_858 <= ap_phi_reg_pp1_iter15_grad_sobel_reg_858;
        ap_phi_reg_pp1_iter16_t_int_06671_reg_847 <= ap_phi_reg_pp1_iter15_t_int_06671_reg_847;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter16 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ap_phi_reg_pp1_iter17_grad_sobel_reg_858 <= ap_phi_reg_pp1_iter16_grad_sobel_reg_858;
        ap_phi_reg_pp1_iter17_t_int_06671_reg_847 <= ap_phi_reg_pp1_iter16_t_int_06671_reg_847;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter17 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ap_phi_reg_pp1_iter18_grad_sobel_reg_858 <= ap_phi_reg_pp1_iter17_grad_sobel_reg_858;
        ap_phi_reg_pp1_iter18_t_int_06671_reg_847 <= ap_phi_reg_pp1_iter17_t_int_06671_reg_847;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter18 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ap_phi_reg_pp1_iter19_grad_sobel_reg_858 <= ap_phi_reg_pp1_iter18_grad_sobel_reg_858;
        ap_phi_reg_pp1_iter19_t_int_06671_reg_847 <= ap_phi_reg_pp1_iter18_t_int_06671_reg_847;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ap_phi_reg_pp1_iter1_grad_sobel_reg_858 <= ap_phi_reg_pp1_iter0_grad_sobel_reg_858;
        ap_phi_reg_pp1_iter1_t_int_06671_reg_847 <= ap_phi_reg_pp1_iter0_t_int_06671_reg_847;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter19 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ap_phi_reg_pp1_iter20_grad_sobel_reg_858 <= ap_phi_reg_pp1_iter19_grad_sobel_reg_858;
        ap_phi_reg_pp1_iter20_t_int_06671_reg_847 <= ap_phi_reg_pp1_iter19_t_int_06671_reg_847;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter20 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ap_phi_reg_pp1_iter21_grad_sobel_reg_858 <= ap_phi_reg_pp1_iter20_grad_sobel_reg_858;
        ap_phi_reg_pp1_iter21_t_int_06671_reg_847 <= ap_phi_reg_pp1_iter20_t_int_06671_reg_847;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter21 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ap_phi_reg_pp1_iter22_grad_sobel_reg_858 <= ap_phi_reg_pp1_iter21_grad_sobel_reg_858;
        ap_phi_reg_pp1_iter22_t_int_06671_reg_847 <= ap_phi_reg_pp1_iter21_t_int_06671_reg_847;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter22 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ap_phi_reg_pp1_iter23_grad_sobel_reg_858 <= ap_phi_reg_pp1_iter22_grad_sobel_reg_858;
        ap_phi_reg_pp1_iter23_t_int_06671_reg_847 <= ap_phi_reg_pp1_iter22_t_int_06671_reg_847;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter23 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ap_phi_reg_pp1_iter24_grad_sobel_reg_858 <= ap_phi_reg_pp1_iter23_grad_sobel_reg_858;
        ap_phi_reg_pp1_iter24_t_int_06671_reg_847 <= ap_phi_reg_pp1_iter23_t_int_06671_reg_847;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter24 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ap_phi_reg_pp1_iter25_grad_sobel_reg_858 <= ap_phi_reg_pp1_iter24_grad_sobel_reg_858;
        ap_phi_reg_pp1_iter25_t_int_06671_reg_847 <= ap_phi_reg_pp1_iter24_t_int_06671_reg_847;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter25 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ap_phi_reg_pp1_iter26_grad_sobel_reg_858 <= ap_phi_reg_pp1_iter25_grad_sobel_reg_858;
        ap_phi_reg_pp1_iter26_t_int_06671_reg_847 <= ap_phi_reg_pp1_iter25_t_int_06671_reg_847;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter26 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ap_phi_reg_pp1_iter27_grad_sobel_reg_858 <= ap_phi_reg_pp1_iter26_grad_sobel_reg_858;
        ap_phi_reg_pp1_iter27_t_int_06671_reg_847 <= ap_phi_reg_pp1_iter26_t_int_06671_reg_847;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter27 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ap_phi_reg_pp1_iter28_grad_sobel_reg_858 <= ap_phi_reg_pp1_iter27_grad_sobel_reg_858;
        ap_phi_reg_pp1_iter28_t_int_06671_reg_847 <= ap_phi_reg_pp1_iter27_t_int_06671_reg_847;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ap_phi_reg_pp1_iter2_grad_sobel_reg_858 <= ap_phi_reg_pp1_iter1_grad_sobel_reg_858;
        ap_phi_reg_pp1_iter2_t_int_06671_reg_847 <= ap_phi_reg_pp1_iter1_t_int_06671_reg_847;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ap_phi_reg_pp1_iter3_grad_sobel_reg_858 <= ap_phi_reg_pp1_iter2_grad_sobel_reg_858;
        ap_phi_reg_pp1_iter3_t_int_06671_reg_847 <= ap_phi_reg_pp1_iter2_t_int_06671_reg_847;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter3 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ap_phi_reg_pp1_iter4_grad_sobel_reg_858 <= ap_phi_reg_pp1_iter3_grad_sobel_reg_858;
        ap_phi_reg_pp1_iter4_t_int_06671_reg_847 <= ap_phi_reg_pp1_iter3_t_int_06671_reg_847;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter4 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ap_phi_reg_pp1_iter5_grad_sobel_reg_858 <= ap_phi_reg_pp1_iter4_grad_sobel_reg_858;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter5 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ap_phi_reg_pp1_iter6_grad_sobel_reg_858 <= ap_phi_reg_pp1_iter5_grad_sobel_reg_858;
        ap_phi_reg_pp1_iter6_t_int_06671_reg_847 <= ap_phi_reg_pp1_iter5_t_int_06671_reg_847;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter6 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ap_phi_reg_pp1_iter7_grad_sobel_reg_858 <= ap_phi_reg_pp1_iter6_grad_sobel_reg_858;
        ap_phi_reg_pp1_iter7_t_int_06671_reg_847 <= ap_phi_reg_pp1_iter6_t_int_06671_reg_847;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter7 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ap_phi_reg_pp1_iter8_grad_sobel_reg_858 <= ap_phi_reg_pp1_iter7_grad_sobel_reg_858;
        ap_phi_reg_pp1_iter8_t_int_06671_reg_847 <= ap_phi_reg_pp1_iter7_t_int_06671_reg_847;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter8 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ap_phi_reg_pp1_iter9_t_int_06671_reg_847 <= ap_phi_reg_pp1_iter8_t_int_06671_reg_847;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        empty_28_reg_2408 <= empty_28_fu_888_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (exitcond6216_fu_882_p2 == 1'd0))) begin
        empty_29_reg_2413 <= empty_29_fu_894_p1;
        tmp_1_reg_2418 <= {{ap_phi_mux_empty_phi_fu_735_p4[4:3]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        exitcond6216_reg_2404 <= exitcond6216_fu_882_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln95_reg_2501_pp1_iter33_reg == 1'd0))) begin
        icmp_ln143_reg_2767 <= icmp_ln143_fu_2324_p2;
        p_Val2_3_reg_2762 <= p_Val2_3_fu_2308_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln95_reg_2501_pp1_iter3_reg == 1'd0))) begin
        icmp_ln149_reg_2641 <= icmp_ln149_fu_1969_p2;
        sub_ln150_1_reg_2630 <= sub_ln150_1_fu_1959_p2;
        sub_ln150_reg_2622 <= sub_ln150_fu_1946_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln95_reg_2501 == 1'd0))) begin
        icmp_ln174_1_reg_2560 <= icmp_ln174_1_fu_1798_p2;
        icmp_ln174_reg_2555 <= icmp_ln174_fu_1792_p2;
        line_buf_addr_64_reg_2538 <= zext_ln96_fu_1765_p1;
        zext_ln109_reg_2544[17 : 0] <= zext_ln109_fu_1778_p1[17 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        icmp_ln95_reg_2501 <= icmp_ln95_fu_1672_p2;
        icmp_ln95_reg_2501_pp1_iter1_reg <= icmp_ln95_reg_2501;
        select_ln95_2_reg_2528_pp1_iter1_reg <= select_ln95_2_reg_2528;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln95_reg_2501_pp1_iter31_reg == 1'd0))) begin
        isNeg_reg_2746 <= add_ln340_fu_2210_p2[32'd8];
        p_Repl2_s_reg_2741 <= p_Repl2_s_fu_2202_p1;
        p_Result_s_reg_2736 <= p_Val2_s_fu_2181_p1[32'd31];
        ush_reg_2751 <= ush_fu_2234_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (exitcond6216_reg_2404 == 1'd0))) begin
        mask_reg_2495 <= mask_fu_1005_p2;
        tmp_s_reg_2429[8 : 6] <= tmp_s_fu_990_p3[8 : 6];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln95_reg_2501_pp1_iter32_reg == 1'd0))) begin
        select_ln1312_reg_2756 <= select_ln1312_fu_2296_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln95_fu_1672_p2 == 1'd0))) begin
        select_ln95_1_reg_2518 <= select_ln95_1_fu_1704_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln95_fu_1672_p2 == 1'd0))) begin
        select_ln95_2_reg_2528 <= select_ln95_2_fu_1744_p3;
        select_ln95_reg_2510 <= select_ln95_fu_1690_p3;
        trunc_ln95_reg_2523 <= trunc_ln95_fu_1712_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln149_reg_2641 == 1'd0) & (icmp_ln95_reg_2501_pp1_iter4_reg == 1'd0))) begin
        sext_ln150_1_reg_2674 <= sext_ln150_1_fu_1996_p1;
        shl_ln3_reg_2661[18 : 8] <= shl_ln3_fu_1985_p3[18 : 8];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln95_reg_2501_pp1_iter1_reg == 1'd0))) begin
        shl_ln_reg_2595[8 : 1] <= shl_ln_fu_1837_p3[8 : 1];
        tmp_4_reg_2584 <= {{line_buf_q0[23:8]}};
        zext_ln129_4_reg_2600[7 : 0] <= zext_ln129_4_fu_1845_p1[7 : 0];
        zext_ln129_reg_2589[7 : 0] <= zext_ln129_fu_1833_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln95_reg_2501_pp1_iter1_reg == 1'd0))) begin
        window_buf_0_2_reg_2565 <= {{line_buf_q0[15:8]}};
        window_buf_1_2_reg_2571 <= {{line_buf_q0[23:16]}};
        window_buf_2_2_reg_2577 <= data_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln95_reg_2501_pp1_iter30_reg == 1'd0))) begin
        x_assign_1_reg_2731 <= grp_fu_877_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln95_reg_2501_pp1_iter13_reg == 1'd0))) begin
        x_assign_reg_2716 <= grp_fu_874_p1;
    end
end

always @ (*) begin
    if ((exitcond6216_fu_882_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        ap_condition_pp1_exit_iter2_state38 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter2_state38 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln95_fu_1672_p2 == 1'd1))) begin
        ap_condition_pp1_flush_enable = 1'b1;
    end else begin
        ap_condition_pp1_flush_enable = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state72) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter35 == 1'b0) & (ap_enable_reg_pp1_iter34 == 1'b0) & (ap_enable_reg_pp1_iter33 == 1'b0) & (ap_enable_reg_pp1_iter32 == 1'b0) & (ap_enable_reg_pp1_iter31 == 1'b0) & (ap_enable_reg_pp1_iter30 == 1'b0) & (ap_enable_reg_pp1_iter29 == 1'b0) & (ap_enable_reg_pp1_iter28 == 1'b0) & (ap_enable_reg_pp1_iter27 == 1'b0) & (ap_enable_reg_pp1_iter26 == 1'b0) & (ap_enable_reg_pp1_iter25 == 1'b0) & (ap_enable_reg_pp1_iter24 == 1'b0) & (ap_enable_reg_pp1_iter23 == 1'b0) & (ap_enable_reg_pp1_iter22 == 1'b0) & (ap_enable_reg_pp1_iter21 == 1'b0) & (ap_enable_reg_pp1_iter20 == 1'b0) & (ap_enable_reg_pp1_iter19 == 1'b0) & (ap_enable_reg_pp1_iter18 == 1'b0) & (ap_enable_reg_pp1_iter17 == 1'b0) & (ap_enable_reg_pp1_iter16 == 1'b0) & (ap_enable_reg_pp1_iter15 == 1'b0) & (ap_enable_reg_pp1_iter14 == 1'b0) & (ap_enable_reg_pp1_iter13 == 1'b0) & (ap_enable_reg_pp1_iter12 == 1'b0) & (ap_enable_reg_pp1_iter11 == 1'b0) & (ap_enable_reg_pp1_iter10 == 1'b0) & (ap_enable_reg_pp1_iter9 == 1'b0) & (ap_enable_reg_pp1_iter7 == 1'b0) & (ap_enable_reg_pp1_iter6 == 1'b0) & (ap_enable_reg_pp1_iter5 == 1'b0) & (ap_enable_reg_pp1_iter4 == 1'b0) & (ap_enable_reg_pp1_iter3 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter8 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond6216_reg_2404 == 1'd0))) begin
        ap_phi_mux_empty_phi_fu_735_p4 = empty_28_reg_2408;
    end else begin
        ap_phi_mux_empty_phi_fu_735_p4 = empty_reg_731;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter3 == 1'b1) & (icmp_ln95_reg_2501_pp1_iter2_reg == 1'd0))) begin
        ap_phi_mux_window_buf_0_1_1_phi_fu_839_p4 = window_buf_0_1_reg_823;
    end else begin
        ap_phi_mux_window_buf_0_1_1_phi_fu_839_p4 = window_buf_0_1_1_reg_835;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter3 == 1'b1) & (icmp_ln95_reg_2501_pp1_iter2_reg == 1'd0))) begin
        ap_phi_mux_window_buf_1_1_1_phi_fu_815_p4 = window_buf_1_1_reg_799;
    end else begin
        ap_phi_mux_window_buf_1_1_1_phi_fu_815_p4 = window_buf_1_1_1_reg_811;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter3 == 1'b1) & (icmp_ln95_reg_2501_pp1_iter2_reg == 1'd0))) begin
        ap_phi_mux_window_buf_2_1_1_phi_fu_791_p4 = window_buf_2_1_reg_775;
    end else begin
        ap_phi_mux_window_buf_2_1_1_phi_fu_791_p4 = window_buf_2_1_1_reg_787;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln95_reg_2501 == 1'd0))) begin
        ap_phi_mux_yi_phi_fu_757_p4 = select_ln95_1_reg_2518;
    end else begin
        ap_phi_mux_yi_phi_fu_757_p4 = yi_reg_753;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state72)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        data_ce0 = 1'b1;
    end else begin
        data_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        line_buf_address0 = zext_ln96_fu_1765_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        line_buf_address0 = p_cast68_fu_1629_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage31) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage31))) begin
        line_buf_address0 = p_cast66_fu_1609_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage30) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage30))) begin
        line_buf_address0 = p_cast64_fu_1589_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage29) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage29))) begin
        line_buf_address0 = p_cast62_fu_1569_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage28) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage28))) begin
        line_buf_address0 = p_cast60_fu_1549_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage27) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage27))) begin
        line_buf_address0 = p_cast58_fu_1529_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage26) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage26))) begin
        line_buf_address0 = p_cast56_fu_1509_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage25) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage25))) begin
        line_buf_address0 = p_cast54_fu_1489_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage24))) begin
        line_buf_address0 = p_cast52_fu_1469_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage23))) begin
        line_buf_address0 = p_cast50_fu_1449_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage22))) begin
        line_buf_address0 = p_cast48_fu_1429_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage21))) begin
        line_buf_address0 = p_cast46_fu_1409_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage20))) begin
        line_buf_address0 = p_cast44_fu_1389_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage19))) begin
        line_buf_address0 = p_cast42_fu_1369_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage18))) begin
        line_buf_address0 = p_cast40_fu_1349_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage17))) begin
        line_buf_address0 = p_cast38_fu_1329_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage16))) begin
        line_buf_address0 = p_cast36_fu_1309_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15))) begin
        line_buf_address0 = p_cast34_fu_1289_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
        line_buf_address0 = p_cast32_fu_1269_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        line_buf_address0 = p_cast30_fu_1249_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        line_buf_address0 = p_cast28_fu_1229_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        line_buf_address0 = p_cast26_fu_1209_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        line_buf_address0 = p_cast24_fu_1189_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        line_buf_address0 = p_cast22_fu_1169_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        line_buf_address0 = p_cast20_fu_1149_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        line_buf_address0 = p_cast18_fu_1129_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        line_buf_address0 = p_cast16_fu_1109_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        line_buf_address0 = p_cast14_fu_1089_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        line_buf_address0 = p_cast12_fu_1069_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        line_buf_address0 = p_cast10_fu_1049_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        line_buf_address0 = p_cast8_fu_1029_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        line_buf_address0 = p_cast4_fu_997_p1;
    end else begin
        line_buf_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        line_buf_address1 = line_buf_addr_64_reg_2538_pp1_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        line_buf_address1 = p_cast69_fu_1639_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage31) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage31))) begin
        line_buf_address1 = p_cast67_fu_1619_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage30) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage30))) begin
        line_buf_address1 = p_cast65_fu_1599_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage29) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage29))) begin
        line_buf_address1 = p_cast63_fu_1579_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage28) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage28))) begin
        line_buf_address1 = p_cast61_fu_1559_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage27) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage27))) begin
        line_buf_address1 = p_cast59_fu_1539_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage26) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage26))) begin
        line_buf_address1 = p_cast57_fu_1519_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage25) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage25))) begin
        line_buf_address1 = p_cast55_fu_1499_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage24))) begin
        line_buf_address1 = p_cast53_fu_1479_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage23))) begin
        line_buf_address1 = p_cast51_fu_1459_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage22))) begin
        line_buf_address1 = p_cast49_fu_1439_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage21))) begin
        line_buf_address1 = p_cast47_fu_1419_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage20))) begin
        line_buf_address1 = p_cast45_fu_1399_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage19))) begin
        line_buf_address1 = p_cast43_fu_1379_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage18))) begin
        line_buf_address1 = p_cast41_fu_1359_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage17))) begin
        line_buf_address1 = p_cast39_fu_1339_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage16))) begin
        line_buf_address1 = p_cast37_fu_1319_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15))) begin
        line_buf_address1 = p_cast35_fu_1299_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
        line_buf_address1 = p_cast33_fu_1279_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        line_buf_address1 = p_cast31_fu_1259_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        line_buf_address1 = p_cast29_fu_1239_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        line_buf_address1 = p_cast27_fu_1219_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        line_buf_address1 = p_cast25_fu_1199_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        line_buf_address1 = p_cast23_fu_1179_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        line_buf_address1 = p_cast21_fu_1159_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        line_buf_address1 = p_cast19_fu_1139_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        line_buf_address1 = p_cast17_fu_1119_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        line_buf_address1 = p_cast15_fu_1099_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        line_buf_address1 = p_cast13_fu_1079_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        line_buf_address1 = p_cast11_fu_1059_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        line_buf_address1 = p_cast9_fu_1039_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        line_buf_address1 = p_cast7_fu_1019_p1;
    end else begin
        line_buf_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage31) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage31_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage30) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage30_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage29) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage29_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage28) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage28_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage27) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage27_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage26) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage26_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage25) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage25_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage24_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage23_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage22_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage21_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage20_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage19_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage18_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage17_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage16_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        line_buf_ce0 = 1'b1;
    end else begin
        line_buf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter3 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage31) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage31_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage30) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage30_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage29) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage29_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage28) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage28_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage27) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage27_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage26) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage26_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage25) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage25_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage24_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage23_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage22_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage21_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage20_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage19_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage18_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage17_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage16_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        line_buf_ce1 = 1'b1;
    end else begin
        line_buf_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        line_buf_d1 = tmp_5_fu_1849_p3;
    end else if ((((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage31) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage31)) | ((1'b1 == ap_CS_fsm_pp0_stage30) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage30)) | ((1'b1 == ap_CS_fsm_pp0_stage29) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage29)) | ((1'b1 == ap_CS_fsm_pp0_stage28) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage28)) | ((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage27) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage27)) | ((1'b1 == ap_CS_fsm_pp0_stage26) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage26)) | ((1'b1 == ap_CS_fsm_pp0_stage25) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage25)) | ((1'b1 == ap_CS_fsm_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage24)) | ((1'b1 == ap_CS_fsm_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage23)) | ((1'b1 == ap_CS_fsm_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage22)) | ((1'b1 == ap_CS_fsm_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage21)) | ((1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage20)) | ((1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage19)) | ((1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage18)) | ((1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage17)) | ((1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage16)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        line_buf_d1 = empty_40_reg_2423;
    end else begin
        line_buf_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (exitcond6216_reg_2404 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (exitcond6216_reg_2404 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage31) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage31_11001) & (exitcond6216_reg_2404 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage30) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage30_11001) & (exitcond6216_reg_2404 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage29) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage29_11001) & (exitcond6216_reg_2404 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage28) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage28_11001) & (exitcond6216_reg_2404 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage27) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage27_11001) & (exitcond6216_reg_2404 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage26) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage26_11001) & (exitcond6216_reg_2404 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage25) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage25_11001) & (exitcond6216_reg_2404 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage24_11001) & (exitcond6216_reg_2404 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage23_11001) & (exitcond6216_reg_2404 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage22_11001) & (exitcond6216_reg_2404 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage21_11001) & (exitcond6216_reg_2404 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage20_11001) & (exitcond6216_reg_2404 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage19_11001) & (exitcond6216_reg_2404 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage18_11001) & (exitcond6216_reg_2404 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage17_11001) & (exitcond6216_reg_2404 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage16_11001) & (exitcond6216_reg_2404 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15_11001) & (exitcond6216_reg_2404 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001) & (exitcond6216_reg_2404 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001) & (exitcond6216_reg_2404 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001) & (exitcond6216_reg_2404 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001) & (exitcond6216_reg_2404 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001) & (exitcond6216_reg_2404 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001) & (exitcond6216_reg_2404 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001) & (exitcond6216_reg_2404 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001) & (exitcond6216_reg_2404 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001) & (exitcond6216_reg_2404 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001) & (exitcond6216_reg_2404 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (exitcond6216_reg_2404 == 1'd0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (exitcond6216_reg_2404 == 1'd0)))) begin
        line_buf_we0 = mask_reg_2495;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (exitcond6216_reg_2404 == 1'd0))) begin
        line_buf_we0 = mask_fu_1005_p2;
    end else begin
        line_buf_we0 = 3'd0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter3 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln95_reg_2501_pp1_iter2_reg == 1'd0))) begin
        line_buf_we1 = 3'd7;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (exitcond6216_reg_2404 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (exitcond6216_reg_2404 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage31) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage31_11001) & (exitcond6216_reg_2404 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage30) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage30_11001) & (exitcond6216_reg_2404 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage29) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage29_11001) & (exitcond6216_reg_2404 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage28) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage28_11001) & (exitcond6216_reg_2404 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage27) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage27_11001) & (exitcond6216_reg_2404 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage26) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage26_11001) & (exitcond6216_reg_2404 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage25) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage25_11001) & (exitcond6216_reg_2404 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage24_11001) & (exitcond6216_reg_2404 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage23_11001) & (exitcond6216_reg_2404 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage22_11001) & (exitcond6216_reg_2404 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage21_11001) & (exitcond6216_reg_2404 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage20_11001) & (exitcond6216_reg_2404 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage19_11001) & (exitcond6216_reg_2404 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage18_11001) & (exitcond6216_reg_2404 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage17_11001) & (exitcond6216_reg_2404 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage16_11001) & (exitcond6216_reg_2404 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15_11001) & (exitcond6216_reg_2404 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001) & (exitcond6216_reg_2404 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001) & (exitcond6216_reg_2404 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001) & (exitcond6216_reg_2404 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001) & (exitcond6216_reg_2404 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001) & (exitcond6216_reg_2404 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001) & (exitcond6216_reg_2404 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001) & (exitcond6216_reg_2404 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001) & (exitcond6216_reg_2404 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001) & (exitcond6216_reg_2404 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001) & (exitcond6216_reg_2404 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (exitcond6216_reg_2404 == 1'd0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (exitcond6216_reg_2404 == 1'd0)))) begin
        line_buf_we1 = mask_reg_2495;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (exitcond6216_reg_2404 == 1'd0))) begin
        line_buf_we1 = mask_fu_1005_p2;
    end else begin
        line_buf_we1 = 3'd0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter30 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        out_grad_ce0 = 1'b1;
    end else begin
        out_grad_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter30 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln95_reg_2501_pp1_iter29_reg == 1'd0))) begin
        out_grad_we0 = 1'b1;
    end else begin
        out_grad_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter35 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        out_value_ce0 = 1'b1;
    end else begin
        out_value_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter35 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln95_reg_2501_pp1_iter34_reg == 1'd0))) begin
        out_value_we0 = 1'b1;
    end else begin
        out_value_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond6216_fu_882_p2 == 1'd1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond6216_fu_882_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        ap_ST_fsm_pp0_stage16 : begin
            if ((1'b0 == ap_block_pp0_stage16_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end
        end
        ap_ST_fsm_pp0_stage17 : begin
            if ((1'b0 == ap_block_pp0_stage17_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end
        end
        ap_ST_fsm_pp0_stage18 : begin
            if ((1'b0 == ap_block_pp0_stage18_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end
        end
        ap_ST_fsm_pp0_stage19 : begin
            if ((1'b0 == ap_block_pp0_stage19_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end
        end
        ap_ST_fsm_pp0_stage20 : begin
            if ((1'b0 == ap_block_pp0_stage20_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end
        end
        ap_ST_fsm_pp0_stage21 : begin
            if ((1'b0 == ap_block_pp0_stage21_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage21;
            end
        end
        ap_ST_fsm_pp0_stage22 : begin
            if ((1'b0 == ap_block_pp0_stage22_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage22;
            end
        end
        ap_ST_fsm_pp0_stage23 : begin
            if ((1'b0 == ap_block_pp0_stage23_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage23;
            end
        end
        ap_ST_fsm_pp0_stage24 : begin
            if ((1'b0 == ap_block_pp0_stage24_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage24;
            end
        end
        ap_ST_fsm_pp0_stage25 : begin
            if ((1'b0 == ap_block_pp0_stage25_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage25;
            end
        end
        ap_ST_fsm_pp0_stage26 : begin
            if ((1'b0 == ap_block_pp0_stage26_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage26;
            end
        end
        ap_ST_fsm_pp0_stage27 : begin
            if ((1'b0 == ap_block_pp0_stage27_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage27;
            end
        end
        ap_ST_fsm_pp0_stage28 : begin
            if ((1'b0 == ap_block_pp0_stage28_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage28;
            end
        end
        ap_ST_fsm_pp0_stage29 : begin
            if ((1'b0 == ap_block_pp0_stage29_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage29;
            end
        end
        ap_ST_fsm_pp0_stage30 : begin
            if ((1'b0 == ap_block_pp0_stage30_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage30;
            end
        end
        ap_ST_fsm_pp0_stage31 : begin
            if ((1'b0 == ap_block_pp0_stage31_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage31;
            end
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((ap_enable_reg_pp1_iter3 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter2 == 1'b1)) & ~((ap_enable_reg_pp1_iter34 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter35 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if ((((ap_enable_reg_pp1_iter34 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter35 == 1'b1)) | ((ap_enable_reg_pp1_iter3 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter2 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state72;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state72 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln109_fu_1772_p0 = select_ln95_reg_2510;

assign add_ln109_fu_1772_p1 = {{trunc_ln95_reg_2523}, {9'd0}};

assign add_ln129_1_fu_1894_p2 = (zext_ln129_4_reg_2600 + sub_ln129_1_fu_1888_p2);

assign add_ln129_fu_1871_p0 = shl_ln_reg_2595;

assign add_ln129_fu_1871_p1 = $signed(sub_ln129_fu_1859_p2);

assign add_ln136_1_fu_1920_p0 = shl_ln1_fu_1899_p3;

assign add_ln136_1_fu_1920_p1 = add_ln136_fu_1911_p2;

assign add_ln340_fu_2210_p1 = p_Repl2_1_fu_2192_p4;

assign add_ln96_fu_1752_p1 = ((icmp_ln96_fu_1684_p2[0:0] === 1'b1) ? 10'd0 : xi_reg_764);

assign and_ln157_fu_2073_p2 = (select_ln157_fu_2025_p3 & select_ln157_1_fu_2065_p3);

assign and_ln161_fu_2145_p2 = (select_ln161_fu_2109_p3 & select_ln161_1_fu_2137_p3);

assign and_ln165_fu_2167_p2 = (icmp_ln165_fu_2155_p2 & icmp_ln165_1_fu_2161_p2);

assign and_ln174_1_fu_1666_p2 = (icmp_fu_1654_p2 & cmp88_fu_1660_p2);

assign and_ln174_2_fu_2334_p2 = (select_ln95_2_reg_2528_pp1_iter34_reg & and_ln174_fu_2330_p2);

assign and_ln174_3_fu_1738_p2 = (icmp297_fu_1726_p2 & cmp88_mid1_fu_1732_p2);

assign and_ln174_fu_2330_p2 = (icmp_ln174_reg_2555_pp1_iter34_reg & icmp_ln174_1_reg_2560_pp1_iter34_reg);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp0_stage16 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_pp0_stage17 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_pp0_stage18 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_pp0_stage19 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage20 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_pp0_stage21 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_pp0_stage22 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_pp0_stage23 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_pp0_stage24 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_pp0_stage25 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_pp0_stage26 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_pp0_stage27 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_pp0_stage28 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_pp0_stage29 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage30 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_pp0_stage31 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state72 = ap_CS_fsm[32'd35];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage21 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage21_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage21_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage22 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage22_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage22_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage23 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage23_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage23_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage24 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage24_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage24_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage25 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage25_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage25_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage26 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage26_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage26_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage27 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage27_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage27_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage28 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage28_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage28_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage29 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage29_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage29_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage30 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage30_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage30_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage31 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage31_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage31_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage11_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage12_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage13_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage14_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage15_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage16_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage17_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage18_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage19_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage20_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage21_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage22_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage23_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage24_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage25_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage26_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage27_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage28_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage29_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage30_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage31_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp1_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp1_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp1_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp1_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp1_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp1_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp1_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp1_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp1_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp1_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp1_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp1_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp1_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp1_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp1_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp1_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp1_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp1_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp1_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp1_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp1_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp1_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state60_pp1_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state61_pp1_stage0_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state62_pp1_stage0_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state63_pp1_stage0_iter27 = ~(1'b1 == 1'b1);

assign ap_block_state64_pp1_stage0_iter28 = ~(1'b1 == 1'b1);

assign ap_block_state65_pp1_stage0_iter29 = ~(1'b1 == 1'b1);

assign ap_block_state66_pp1_stage0_iter30 = ~(1'b1 == 1'b1);

assign ap_block_state67_pp1_stage0_iter31 = ~(1'b1 == 1'b1);

assign ap_block_state68_pp1_stage0_iter32 = ~(1'b1 == 1'b1);

assign ap_block_state69_pp1_stage0_iter33 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state70_pp1_stage0_iter34 = ~(1'b1 == 1'b1);

assign ap_block_state71_pp1_stage0_iter35 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_671 = (((icmp_ln149_reg_2641_pp1_iter28_reg == 1'd1) & (icmp_ln95_reg_2501_pp1_iter28_reg == 1'd0)) | ((1'd0 == and_ln161_reg_2712_pp1_iter28_reg) & (1'd0 == and_ln157_reg_2688_pp1_iter28_reg) & (icmp_ln95_reg_2501_pp1_iter28_reg == 1'd0)));
end

always @ (*) begin
    ap_condition_913 = ((1'd0 == and_ln161_reg_2712_pp1_iter27_reg) & (1'd0 == and_ln157_reg_2688_pp1_iter27_reg) & (icmp_ln149_reg_2641_pp1_iter27_reg == 1'd0) & (icmp_ln95_reg_2501_pp1_iter27_reg == 1'd0));
end

always @ (*) begin
    ap_condition_954 = ((1'd1 == and_ln157_reg_2688) & (icmp_ln149_reg_2641_pp1_iter7_reg == 1'd0) & (icmp_ln95_reg_2501_pp1_iter7_reg == 1'd0));
end

always @ (*) begin
    ap_condition_957 = ((1'd1 == and_ln161_reg_2712_pp1_iter27_reg) & (1'd0 == and_ln157_reg_2688_pp1_iter27_reg) & (icmp_ln149_reg_2641_pp1_iter27_reg == 1'd0) & (icmp_ln95_reg_2501_pp1_iter27_reg == 1'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_phi_reg_pp1_iter0_grad_sobel_reg_858 = 'bx;

assign ap_phi_reg_pp1_iter0_t_int_06671_reg_847 = 'bx;

assign cmp88_fu_1660_p2 = ((ap_phi_mux_yi_phi_fu_757_p4 < 10'd509) ? 1'b1 : 1'b0);

assign cmp88_mid1_fu_1732_p2 = ((add_ln95_1_fu_1698_p2 < 10'd509) ? 1'b1 : 1'b0);

assign data_address0 = zext_ln109_fu_1778_p1;

assign empty_100_fu_1594_p2 = (tmp_s_reg_2429 | 9'd59);

assign empty_101_fu_1604_p2 = (tmp_s_reg_2429 | 9'd60);

assign empty_102_fu_1614_p2 = (tmp_s_reg_2429 | 9'd61);

assign empty_103_fu_1624_p2 = (tmp_s_reg_2429 | 9'd62);

assign empty_104_fu_1634_p2 = (tmp_s_reg_2429 | 9'd63);

assign empty_29_fu_894_p1 = ap_phi_mux_empty_phi_fu_735_p4[2:0];

assign empty_30_fu_916_p2 = (ap_phi_mux_empty_phi_fu_735_p4 | 5'd7);

assign empty_31_fu_922_p2 = ((tmp_2_fu_908_p3 > empty_30_fu_916_p2) ? 1'b1 : 1'b0);

assign empty_33_fu_936_p3 = ((empty_31_fu_922_p2[0:0] === 1'b1) ? empty_30_fu_916_p2 : tmp_2_fu_908_p3);

assign empty_34_fu_944_p1 = ((empty_31_fu_922_p2[0:0] === 1'b1) ? tmp_2_fu_908_p3 : empty_30_fu_916_p2);

assign empty_35_fu_950_p1 = empty_33_fu_936_p3;

assign empty_36_fu_954_p1 = empty_34_fu_944_p2;

assign empty_37_fu_958_p3 = ((empty_31_fu_922_p2[0:0] === 1'b1) ? 24'd0 : 24'd0);

assign empty_38_fu_966_p2 = 24'd16777215 << empty_35_fu_950_p1;

assign empty_39_fu_972_p2 = 24'd16777215 >> empty_36_fu_954_p1;

assign empty_40_fu_984_p2 = (p_demorgan_fu_978_p2 & empty_37_fu_958_p3);

assign empty_41_fu_1002_p1 = tmp_1_reg_2418;

assign empty_42_fu_1013_p2 = (tmp_s_fu_990_p3 | 9'd1);

assign empty_43_fu_1024_p2 = (tmp_s_reg_2429 | 9'd2);

assign empty_44_fu_1034_p2 = (tmp_s_reg_2429 | 9'd3);

assign empty_45_fu_1044_p2 = (tmp_s_reg_2429 | 9'd4);

assign empty_46_fu_1054_p2 = (tmp_s_reg_2429 | 9'd5);

assign empty_47_fu_1064_p2 = (tmp_s_reg_2429 | 9'd6);

assign empty_48_fu_1074_p2 = (tmp_s_reg_2429 | 9'd7);

assign empty_49_fu_1084_p2 = (tmp_s_reg_2429 | 9'd8);

assign empty_50_fu_1094_p2 = (tmp_s_reg_2429 | 9'd9);

assign empty_51_fu_1104_p2 = (tmp_s_reg_2429 | 9'd10);

assign empty_52_fu_1114_p2 = (tmp_s_reg_2429 | 9'd11);

assign empty_53_fu_1124_p2 = (tmp_s_reg_2429 | 9'd12);

assign empty_54_fu_1134_p2 = (tmp_s_reg_2429 | 9'd13);

assign empty_55_fu_1144_p2 = (tmp_s_reg_2429 | 9'd14);

assign empty_56_fu_1154_p2 = (tmp_s_reg_2429 | 9'd15);

assign empty_57_fu_1164_p2 = (tmp_s_reg_2429 | 9'd16);

assign empty_58_fu_1174_p2 = (tmp_s_reg_2429 | 9'd17);

assign empty_59_fu_1184_p2 = (tmp_s_reg_2429 | 9'd18);

assign empty_60_fu_1194_p2 = (tmp_s_reg_2429 | 9'd19);

assign empty_61_fu_1204_p2 = (tmp_s_reg_2429 | 9'd20);

assign empty_62_fu_1214_p2 = (tmp_s_reg_2429 | 9'd21);

assign empty_63_fu_1224_p2 = (tmp_s_reg_2429 | 9'd22);

assign empty_64_fu_1234_p2 = (tmp_s_reg_2429 | 9'd23);

assign empty_65_fu_1244_p2 = (tmp_s_reg_2429 | 9'd24);

assign empty_66_fu_1254_p2 = (tmp_s_reg_2429 | 9'd25);

assign empty_67_fu_1264_p2 = (tmp_s_reg_2429 | 9'd26);

assign empty_68_fu_1274_p2 = (tmp_s_reg_2429 | 9'd27);

assign empty_69_fu_1284_p2 = (tmp_s_reg_2429 | 9'd28);

assign empty_70_fu_1294_p2 = (tmp_s_reg_2429 | 9'd29);

assign empty_71_fu_1304_p2 = (tmp_s_reg_2429 | 9'd30);

assign empty_72_fu_1314_p2 = (tmp_s_reg_2429 | 9'd31);

assign empty_73_fu_1324_p2 = (tmp_s_reg_2429 | 9'd32);

assign empty_74_fu_1334_p2 = (tmp_s_reg_2429 | 9'd33);

assign empty_75_fu_1344_p2 = (tmp_s_reg_2429 | 9'd34);

assign empty_76_fu_1354_p2 = (tmp_s_reg_2429 | 9'd35);

assign empty_77_fu_1364_p2 = (tmp_s_reg_2429 | 9'd36);

assign empty_78_fu_1374_p2 = (tmp_s_reg_2429 | 9'd37);

assign empty_79_fu_1384_p2 = (tmp_s_reg_2429 | 9'd38);

assign empty_80_fu_1394_p2 = (tmp_s_reg_2429 | 9'd39);

assign empty_81_fu_1404_p2 = (tmp_s_reg_2429 | 9'd40);

assign empty_82_fu_1414_p2 = (tmp_s_reg_2429 | 9'd41);

assign empty_83_fu_1424_p2 = (tmp_s_reg_2429 | 9'd42);

assign empty_84_fu_1434_p2 = (tmp_s_reg_2429 | 9'd43);

assign empty_85_fu_1444_p2 = (tmp_s_reg_2429 | 9'd44);

assign empty_86_fu_1454_p2 = (tmp_s_reg_2429 | 9'd45);

assign empty_87_fu_1464_p2 = (tmp_s_reg_2429 | 9'd46);

assign empty_88_fu_1474_p2 = (tmp_s_reg_2429 | 9'd47);

assign empty_89_fu_1484_p2 = (tmp_s_reg_2429 | 9'd48);

assign empty_90_fu_1494_p2 = (tmp_s_reg_2429 | 9'd49);

assign empty_91_fu_1504_p2 = (tmp_s_reg_2429 | 9'd50);

assign empty_92_fu_1514_p2 = (tmp_s_reg_2429 | 9'd51);

assign empty_93_fu_1524_p2 = (tmp_s_reg_2429 | 9'd52);

assign empty_94_fu_1534_p2 = (tmp_s_reg_2429 | 9'd53);

assign empty_95_fu_1544_p2 = (tmp_s_reg_2429 | 9'd54);

assign empty_96_fu_1554_p2 = (tmp_s_reg_2429 | 9'd55);

assign empty_97_fu_1564_p2 = (tmp_s_reg_2429 | 9'd56);

assign empty_98_fu_1574_p2 = (tmp_s_reg_2429 | 9'd57);

assign empty_99_fu_1584_p2 = (tmp_s_reg_2429 | 9'd58);

assign exitcond6216_fu_882_p2 = ((ap_phi_mux_empty_phi_fu_735_p4 == 5'd24) ? 1'b1 : 1'b0);

assign grp_fu_1999_p0 = shl_ln3_fu_1985_p3;

assign grp_fu_2358_p0 = sext_ln140_fu_1965_p1;

assign grp_fu_2358_p1 = sext_ln140_fu_1965_p1;

assign grp_fu_2364_p1 = 31'd2147483030;

assign grp_fu_2372_p1 = 28'd268435350;

assign grp_fu_2380_p0 = sext_ln136_fu_1982_p1;

assign grp_fu_2380_p1 = sext_ln136_fu_1982_p1;

assign grp_fu_2388_p1 = 28'd268435350;

assign grp_fu_2396_p1 = 28'd107;

assign grp_fu_874_p0 = add_ln140_reg_2702;

assign icmp297_fu_1726_p2 = ((tmp_3_fu_1716_p4 != 8'd0) ? 1'b1 : 1'b0);

assign icmp_fu_1654_p2 = ((tmp_fu_1644_p4 != 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln143_fu_2324_p2 = (($signed(tmp_9_fu_2314_p4) > $signed(24'd0)) ? 1'b1 : 1'b0);

assign icmp_ln149_fu_1969_p2 = ((add_ln129_1_reg_2606 == zext_ln129_5_fu_1943_p1) ? 1'b1 : 1'b0);

assign icmp_ln157_1_fu_2020_p2 = (($signed(sext_ln157_1_fu_2012_p1) > $signed(grp_fu_2364_p2)) ? 1'b1 : 1'b0);

assign icmp_ln157_2_fu_2043_p2 = (($signed(sext_ln157_3_fu_2040_p1) < $signed(grp_fu_2372_p2)) ? 1'b1 : 1'b0);

assign icmp_ln157_3_fu_2054_p2 = (($signed(grp_fu_2372_p2) < $signed(sext_ln157_3_fu_2040_p1)) ? 1'b1 : 1'b0);

assign icmp_ln157_fu_2015_p2 = (($signed(sext_ln157_1_fu_2012_p1) < $signed(grp_fu_2364_p2)) ? 1'b1 : 1'b0);

assign icmp_ln161_1_fu_2104_p2 = (($signed(sext_ln161_1_fu_2096_p1) > $signed(grp_fu_2388_p2)) ? 1'b1 : 1'b0);

assign icmp_ln161_2_fu_2127_p2 = (($signed(sext_ln161_3_fu_2124_p1) > $signed(grp_fu_2396_p2)) ? 1'b1 : 1'b0);

assign icmp_ln161_3_fu_2132_p2 = (($signed(sext_ln161_3_fu_2124_p1) < $signed(grp_fu_2396_p2)) ? 1'b1 : 1'b0);

assign icmp_ln161_fu_2099_p2 = (($signed(sext_ln161_1_fu_2096_p1) < $signed(grp_fu_2388_p2)) ? 1'b1 : 1'b0);

assign icmp_ln165_1_fu_2161_p2 = (($signed(ap_phi_reg_pp1_iter29_t_int_06671_reg_847) < $signed(32'd618)) ? 1'b1 : 1'b0);

assign icmp_ln165_fu_2155_p2 = (($signed(ap_phi_reg_pp1_iter29_t_int_06671_reg_847) > $signed(32'd106)) ? 1'b1 : 1'b0);

assign icmp_ln174_1_fu_1798_p2 = ((select_ln95_reg_2510 < 10'd509) ? 1'b1 : 1'b0);

assign icmp_ln174_fu_1792_p2 = ((tmp_14_fu_1783_p4 != 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln95_fu_1672_p2 = ((indvar_flatten_reg_742 == 19'd262144) ? 1'b1 : 1'b0);

assign icmp_ln96_fu_1684_p2 = ((xi_reg_764 == 10'd512) ? 1'b1 : 1'b0);

assign isNeg_fu_2216_p3 = add_ln340_fu_2210_p2[32'd8];

assign lshr_ln1287_fu_2262_p2 = zext_ln340_fu_2251_p1 >> sh_prom_i_i_i_cast_cast_cast_cast_fu_2258_p1;

assign mask_fu_1005_p2 = 3'd1 << empty_41_fu_1002_p1;

assign out_grad_address0 = zext_ln109_reg_2544_pp1_iter29_reg;

assign out_grad_d0 = ap_phi_reg_pp1_iter30_grad_sobel_reg_858;

assign out_value_address0 = zext_ln109_reg_2544_pp1_iter34_reg;

assign out_value_d0 = ((and_ln174_2_fu_2334_p2[0:0] === 1'b1) ? select_ln176_fu_2342_p3 : 8'd0);

assign p_Repl2_1_fu_2192_p4 = {{p_Val2_s_fu_2181_p1[30:23]}};

assign p_Repl2_s_fu_2202_p1 = p_Val2_s_fu_2181_p1[22:0];

assign p_Val2_3_fu_2308_p3 = ((p_Result_s_reg_2736_pp1_iter33_reg[0:0] === 1'b1) ? sub_ln657_fu_2303_p2 : select_ln1312_reg_2756);

assign p_Val2_s_fu_2181_p1 = x_assign_1_reg_2731;

assign p_cast10_fu_1049_p1 = empty_45_fu_1044_p2;

assign p_cast11_fu_1059_p1 = empty_46_fu_1054_p2;

assign p_cast12_fu_1069_p1 = empty_47_fu_1064_p2;

assign p_cast13_fu_1079_p1 = empty_48_fu_1074_p2;

assign p_cast14_fu_1089_p1 = empty_49_fu_1084_p2;

assign p_cast15_fu_1099_p1 = empty_50_fu_1094_p2;

assign p_cast16_fu_1109_p1 = empty_51_fu_1104_p2;

assign p_cast17_fu_1119_p1 = empty_52_fu_1114_p2;

assign p_cast18_fu_1129_p1 = empty_53_fu_1124_p2;

assign p_cast19_fu_1139_p1 = empty_54_fu_1134_p2;

assign p_cast20_fu_1149_p1 = empty_55_fu_1144_p2;

assign p_cast21_fu_1159_p1 = empty_56_fu_1154_p2;

assign p_cast22_fu_1169_p1 = empty_57_fu_1164_p2;

assign p_cast23_fu_1179_p1 = empty_58_fu_1174_p2;

assign p_cast24_fu_1189_p1 = empty_59_fu_1184_p2;

assign p_cast25_fu_1199_p1 = empty_60_fu_1194_p2;

assign p_cast26_fu_1209_p1 = empty_61_fu_1204_p2;

assign p_cast27_fu_1219_p1 = empty_62_fu_1214_p2;

assign p_cast28_fu_1229_p1 = empty_63_fu_1224_p2;

assign p_cast29_fu_1239_p1 = empty_64_fu_1234_p2;

assign p_cast30_fu_1249_p1 = empty_65_fu_1244_p2;

assign p_cast31_fu_1259_p1 = empty_66_fu_1254_p2;

assign p_cast32_fu_1269_p1 = empty_67_fu_1264_p2;

assign p_cast33_fu_1279_p1 = empty_68_fu_1274_p2;

assign p_cast34_fu_1289_p1 = empty_69_fu_1284_p2;

assign p_cast35_fu_1299_p1 = empty_70_fu_1294_p2;

assign p_cast36_fu_1309_p1 = empty_71_fu_1304_p2;

assign p_cast37_fu_1319_p1 = empty_72_fu_1314_p2;

assign p_cast38_fu_1329_p1 = empty_73_fu_1324_p2;

assign p_cast39_fu_1339_p1 = empty_74_fu_1334_p2;

assign p_cast40_fu_1349_p1 = empty_75_fu_1344_p2;

assign p_cast41_fu_1359_p1 = empty_76_fu_1354_p2;

assign p_cast42_fu_1369_p1 = empty_77_fu_1364_p2;

assign p_cast43_fu_1379_p1 = empty_78_fu_1374_p2;

assign p_cast44_fu_1389_p1 = empty_79_fu_1384_p2;

assign p_cast45_fu_1399_p1 = empty_80_fu_1394_p2;

assign p_cast46_fu_1409_p1 = empty_81_fu_1404_p2;

assign p_cast47_fu_1419_p1 = empty_82_fu_1414_p2;

assign p_cast48_fu_1429_p1 = empty_83_fu_1424_p2;

assign p_cast49_fu_1439_p1 = empty_84_fu_1434_p2;

assign p_cast4_fu_997_p1 = tmp_s_fu_990_p3;

assign p_cast50_fu_1449_p1 = empty_85_fu_1444_p2;

assign p_cast51_fu_1459_p1 = empty_86_fu_1454_p2;

assign p_cast52_fu_1469_p1 = empty_87_fu_1464_p2;

assign p_cast53_fu_1479_p1 = empty_88_fu_1474_p2;

assign p_cast54_fu_1489_p1 = empty_89_fu_1484_p2;

assign p_cast55_fu_1499_p1 = empty_90_fu_1494_p2;

assign p_cast56_fu_1509_p1 = empty_91_fu_1504_p2;

assign p_cast57_fu_1519_p1 = empty_92_fu_1514_p2;

assign p_cast58_fu_1529_p1 = empty_93_fu_1524_p2;

assign p_cast59_fu_1539_p1 = empty_94_fu_1534_p2;

assign p_cast60_fu_1549_p1 = empty_95_fu_1544_p2;

assign p_cast61_fu_1559_p1 = empty_96_fu_1554_p2;

assign p_cast62_fu_1569_p1 = empty_97_fu_1564_p2;

assign p_cast63_fu_1579_p1 = empty_98_fu_1574_p2;

assign p_cast64_fu_1589_p1 = empty_99_fu_1584_p2;

assign p_cast65_fu_1599_p1 = empty_100_fu_1594_p2;

assign p_cast66_fu_1609_p1 = empty_101_fu_1604_p2;

assign p_cast67_fu_1619_p1 = empty_102_fu_1614_p2;

assign p_cast68_fu_1629_p1 = empty_103_fu_1624_p2;

assign p_cast69_fu_1639_p1 = empty_104_fu_1634_p2;

assign p_cast7_fu_1019_p1 = empty_42_fu_1013_p2;

assign p_cast8_fu_1029_p1 = empty_43_fu_1024_p2;

assign p_cast9_fu_1039_p1 = empty_44_fu_1034_p2;

assign p_demorgan_fu_978_p2 = (empty_39_fu_972_p2 & empty_38_fu_966_p2);

assign select_ln1312_fu_2296_p3 = ((isNeg_reg_2746[0:0] === 1'b1) ? zext_ln662_fu_2282_p1 : tmp_6_fu_2286_p4);

assign select_ln157_1_fu_2065_p3 = ((tmp_11_fu_2033_p3[0:0] === 1'b1) ? xor_ln157_fu_2048_p2 : xor_ln157_1_fu_2059_p2);

assign select_ln157_fu_2025_p3 = ((tmp_10_fu_2005_p3[0:0] === 1'b1) ? icmp_ln157_fu_2015_p2 : icmp_ln157_1_fu_2020_p2);

assign select_ln161_1_fu_2137_p3 = ((tmp_13_fu_2117_p3[0:0] === 1'b1) ? icmp_ln161_2_fu_2127_p2 : icmp_ln161_3_fu_2132_p2);

assign select_ln161_fu_2109_p3 = ((tmp_12_fu_2089_p3[0:0] === 1'b1) ? icmp_ln161_fu_2099_p2 : icmp_ln161_1_fu_2104_p2);

assign select_ln165_fu_2173_p3 = ((and_ln165_fu_2167_p2[0:0] === 1'b1) ? 8'd45 : 8'd90);

assign select_ln176_fu_2342_p3 = ((icmp_ln143_reg_2767[0:0] === 1'b1) ? 8'd255 : trunc_ln176_fu_2339_p1);

assign select_ln95_1_fu_1704_p3 = ((icmp_ln96_fu_1684_p2[0:0] === 1'b1) ? add_ln95_1_fu_1698_p2 : ap_phi_mux_yi_phi_fu_757_p4);

assign select_ln95_2_fu_1744_p3 = ((icmp_ln96_fu_1684_p2[0:0] === 1'b1) ? and_ln174_3_fu_1738_p2 : and_ln174_1_fu_1666_p2);

assign select_ln95_fu_1690_p3 = ((icmp_ln96_fu_1684_p2[0:0] === 1'b1) ? 10'd0 : xi_reg_764);

assign sext_ln1311_fu_2230_p1 = $signed(sub_ln1311_fu_2224_p2);

assign sext_ln136_fu_1982_p1 = sub_ln150_reg_2622;

assign sext_ln140_fu_1965_p1 = sub_ln150_1_fu_1959_p2;

assign sext_ln150_1_fu_1996_p1 = sub_ln150_reg_2622;

assign sext_ln150_2_fu_2151_p1 = $signed(grp_fu_1999_p2);

assign sext_ln157_1_fu_2012_p1 = shl_ln3_reg_2661_pp1_iter6_reg;

assign sext_ln157_3_fu_2040_p1 = shl_ln3_reg_2661_pp1_iter6_reg;

assign sext_ln161_1_fu_2096_p1 = shl_ln3_reg_2661_pp1_iter9_reg;

assign sext_ln161_3_fu_2124_p1 = shl_ln3_reg_2661_pp1_iter9_reg;

assign sh_prom_i_i_i_cast_cast_cast_cast_fu_2258_p1 = $unsigned(sh_prom_i_i_i_cast_cast_cast_fu_2255_p1);

assign sh_prom_i_i_i_cast_cast_cast_fu_2255_p1 = $signed(ush_reg_2751);

assign shl_ln1253_fu_2268_p2 = zext_ln340_fu_2251_p1 << sh_prom_i_i_i_cast_cast_cast_cast_fu_2258_p1;

assign shl_ln129_1_fu_1877_p3 = {{window_buf_1_2_reg_2571}, {1'd0}};

assign shl_ln136_1_fu_1935_p3 = {{window_buf_2_1_reg_775}, {1'd0}};

assign shl_ln1_fu_1899_p3 = {{window_buf_0_1_reg_823}, {1'd0}};

assign shl_ln2_fu_2242_p4 = {{{{1'd1}, {p_Repl2_s_reg_2741}}}, {1'd0}};

assign shl_ln3_fu_1985_p3 = {{sub_ln150_1_reg_2630}, {8'd0}};

assign shl_ln_fu_1837_p3 = {{ap_phi_mux_window_buf_1_1_1_phi_fu_815_p4}, {1'd0}};

assign sub_ln129_1_fu_1888_p2 = (add_ln129_fu_1871_p2 - zext_ln129_3_fu_1884_p1);

assign sub_ln1311_fu_2224_p1 = {{p_Val2_s_fu_2181_p1[30:23]}};

assign sub_ln136_1_fu_1954_p2 = (sub_ln136_reg_2612 - zext_ln136_3_fu_1951_p1);

assign sub_ln136_fu_1930_p0 = add_ln136_1_fu_1920_p2;

assign sub_ln150_1_fu_1959_p2 = (sub_ln136_1_fu_1954_p2 - zext_ln129_5_fu_1943_p1);

assign tmp_10_fu_2005_p3 = sext_ln150_1_reg_2674_pp1_iter6_reg[32'd19];

assign tmp_11_fu_2033_p3 = sext_ln150_1_reg_2674_pp1_iter6_reg[32'd19];

assign tmp_12_fu_2089_p3 = sext_ln150_1_reg_2674_pp1_iter9_reg[32'd19];

assign tmp_13_fu_2117_p3 = sext_ln150_1_reg_2674_pp1_iter9_reg[32'd19];

assign tmp_14_fu_1783_p4 = {{select_ln95_reg_2510[9:2]}};

assign tmp_1_fu_898_p4 = {{ap_phi_mux_empty_phi_fu_735_p4[4:3]}};

assign tmp_2_fu_908_p3 = {{tmp_1_fu_898_p4}, {3'd0}};

assign tmp_3_fu_1716_p4 = {{add_ln95_1_fu_1698_p2[9:2]}};

assign tmp_5_fu_1849_p3 = {{window_buf_2_2_reg_2577}, {tmp_4_reg_2584}};

assign tmp_6_fu_2286_p4 = {{shl_ln1253_fu_2268_p2[55:24]}};

assign tmp_8_fu_2274_p3 = lshr_ln1287_fu_2262_p2[32'd24];

assign tmp_9_fu_2314_p4 = {{p_Val2_3_fu_2308_p3[31:8]}};

assign tmp_fu_1644_p4 = {{ap_phi_mux_yi_phi_fu_757_p4[9:2]}};

assign tmp_s_fu_990_p3 = {{empty_29_reg_2413}, {6'd0}};

assign trunc_ln176_fu_2339_p1 = p_Val2_3_reg_2762[7:0];

assign trunc_ln95_fu_1712_p1 = select_ln95_1_fu_1704_p3[8:0];

assign ush_fu_2234_p3 = ((isNeg_fu_2216_p3[0:0] === 1'b1) ? sext_ln1311_fu_2230_p1 : add_ln340_fu_2210_p2);

assign xor_ln157_1_fu_2059_p2 = (icmp_ln157_3_fu_2054_p2 ^ 1'd1);

assign xor_ln157_fu_2048_p2 = (icmp_ln157_2_fu_2043_p2 ^ 1'd1);

assign zext_ln109_fu_1778_p1 = add_ln109_fu_1772_p2;

assign zext_ln129_1_fu_1856_p1 = window_buf_0_2_reg_2565;

assign zext_ln129_3_fu_1884_p1 = shl_ln129_1_fu_1877_p3;

assign zext_ln129_4_fu_1845_p1 = ap_phi_mux_window_buf_2_1_1_phi_fu_791_p4;

assign zext_ln129_5_fu_1943_p1 = window_buf_2_2_reg_2577_pp1_iter3_reg;

assign zext_ln129_fu_1833_p1 = ap_phi_mux_window_buf_0_1_1_phi_fu_839_p4;

assign zext_ln136_3_fu_1951_p1 = shl_ln136_1_reg_2617;

assign zext_ln340_fu_2251_p1 = shl_ln2_fu_2242_p4;

assign zext_ln662_fu_2282_p1 = tmp_8_fu_2274_p3;

assign zext_ln96_fu_1765_p1 = select_ln95_reg_2510;

always @ (posedge ap_clk) begin
    empty_40_reg_2423[23:0] <= 24'b000000000000000000000000;
    tmp_s_reg_2429[5:0] <= 6'b000000;
    zext_ln109_reg_2544[63:18] <= 46'b0000000000000000000000000000000000000000000000;
    zext_ln109_reg_2544_pp1_iter2_reg[63:18] <= 46'b0000000000000000000000000000000000000000000000;
    zext_ln109_reg_2544_pp1_iter3_reg[63:18] <= 46'b0000000000000000000000000000000000000000000000;
    zext_ln109_reg_2544_pp1_iter4_reg[63:18] <= 46'b0000000000000000000000000000000000000000000000;
    zext_ln109_reg_2544_pp1_iter5_reg[63:18] <= 46'b0000000000000000000000000000000000000000000000;
    zext_ln109_reg_2544_pp1_iter6_reg[63:18] <= 46'b0000000000000000000000000000000000000000000000;
    zext_ln109_reg_2544_pp1_iter7_reg[63:18] <= 46'b0000000000000000000000000000000000000000000000;
    zext_ln109_reg_2544_pp1_iter8_reg[63:18] <= 46'b0000000000000000000000000000000000000000000000;
    zext_ln109_reg_2544_pp1_iter9_reg[63:18] <= 46'b0000000000000000000000000000000000000000000000;
    zext_ln109_reg_2544_pp1_iter10_reg[63:18] <= 46'b0000000000000000000000000000000000000000000000;
    zext_ln109_reg_2544_pp1_iter11_reg[63:18] <= 46'b0000000000000000000000000000000000000000000000;
    zext_ln109_reg_2544_pp1_iter12_reg[63:18] <= 46'b0000000000000000000000000000000000000000000000;
    zext_ln109_reg_2544_pp1_iter13_reg[63:18] <= 46'b0000000000000000000000000000000000000000000000;
    zext_ln109_reg_2544_pp1_iter14_reg[63:18] <= 46'b0000000000000000000000000000000000000000000000;
    zext_ln109_reg_2544_pp1_iter15_reg[63:18] <= 46'b0000000000000000000000000000000000000000000000;
    zext_ln109_reg_2544_pp1_iter16_reg[63:18] <= 46'b0000000000000000000000000000000000000000000000;
    zext_ln109_reg_2544_pp1_iter17_reg[63:18] <= 46'b0000000000000000000000000000000000000000000000;
    zext_ln109_reg_2544_pp1_iter18_reg[63:18] <= 46'b0000000000000000000000000000000000000000000000;
    zext_ln109_reg_2544_pp1_iter19_reg[63:18] <= 46'b0000000000000000000000000000000000000000000000;
    zext_ln109_reg_2544_pp1_iter20_reg[63:18] <= 46'b0000000000000000000000000000000000000000000000;
    zext_ln109_reg_2544_pp1_iter21_reg[63:18] <= 46'b0000000000000000000000000000000000000000000000;
    zext_ln109_reg_2544_pp1_iter22_reg[63:18] <= 46'b0000000000000000000000000000000000000000000000;
    zext_ln109_reg_2544_pp1_iter23_reg[63:18] <= 46'b0000000000000000000000000000000000000000000000;
    zext_ln109_reg_2544_pp1_iter24_reg[63:18] <= 46'b0000000000000000000000000000000000000000000000;
    zext_ln109_reg_2544_pp1_iter25_reg[63:18] <= 46'b0000000000000000000000000000000000000000000000;
    zext_ln109_reg_2544_pp1_iter26_reg[63:18] <= 46'b0000000000000000000000000000000000000000000000;
    zext_ln109_reg_2544_pp1_iter27_reg[63:18] <= 46'b0000000000000000000000000000000000000000000000;
    zext_ln109_reg_2544_pp1_iter28_reg[63:18] <= 46'b0000000000000000000000000000000000000000000000;
    zext_ln109_reg_2544_pp1_iter29_reg[63:18] <= 46'b0000000000000000000000000000000000000000000000;
    zext_ln109_reg_2544_pp1_iter30_reg[63:18] <= 46'b0000000000000000000000000000000000000000000000;
    zext_ln109_reg_2544_pp1_iter31_reg[63:18] <= 46'b0000000000000000000000000000000000000000000000;
    zext_ln109_reg_2544_pp1_iter32_reg[63:18] <= 46'b0000000000000000000000000000000000000000000000;
    zext_ln109_reg_2544_pp1_iter33_reg[63:18] <= 46'b0000000000000000000000000000000000000000000000;
    zext_ln109_reg_2544_pp1_iter34_reg[63:18] <= 46'b0000000000000000000000000000000000000000000000;
    zext_ln129_reg_2589[8] <= 1'b0;
    shl_ln_reg_2595[0] <= 1'b0;
    zext_ln129_4_reg_2600[10:8] <= 3'b000;
    shl_ln136_1_reg_2617[0] <= 1'b0;
    shl_ln3_reg_2661[7:0] <= 8'b00000000;
    shl_ln3_reg_2661_pp1_iter6_reg[7:0] <= 8'b00000000;
    shl_ln3_reg_2661_pp1_iter7_reg[7:0] <= 8'b00000000;
    shl_ln3_reg_2661_pp1_iter8_reg[7:0] <= 8'b00000000;
    shl_ln3_reg_2661_pp1_iter9_reg[7:0] <= 8'b00000000;
end

endmodule //gsnh_sobel
