<stg><name>read_input_Pipeline_VITIS_LOOP_5_1</name>


<trans_list>

<trans id="730" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="736" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="731" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="732" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="733" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="14" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
newFuncRoot:1 %sext_ln5_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln5

]]></Node>
<StgValue><ssdm name="sext_ln5_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="64" op_0_bw="58">
<![CDATA[
newFuncRoot:2 %sext_ln5_cast = sext i58 %sext_ln5_read

]]></Node>
<StgValue><ssdm name="sext_ln5_cast"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem0, void @empty_0, i32 0, i32 0, void @empty_1, i32 64, i32 0, void @empty_2, void @empty_9, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="14" op_1_bw="14">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i14 0, i14 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
for.inc:0 %i_2 = load i14 %i

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc:2 %icmp_ln5 = icmp_eq  i14 %i_2, i14 8192

]]></Node>
<StgValue><ssdm name="icmp_ln5"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc:4 %add_ln5 = add i14 %i_2, i14 1

]]></Node>
<StgValue><ssdm name="add_ln5"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:5 %br_ln5 = br i1 %icmp_ln5, void %for.inc.split_ifconv, void %for.end11.exitStub

]]></Node>
<StgValue><ssdm name="br_ln5"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split_ifconv:679 %store_ln5 = store i14 %add_ln5, i14 %i

]]></Node>
<StgValue><ssdm name="store_ln5"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
for.inc:1 %gmem0_addr = getelementptr i512 %gmem0, i64 %sext_ln5_cast

]]></Node>
<StgValue><ssdm name="gmem0_addr"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
for.inc.split_ifconv:3 %gmem0_addr_read = read i512 @_ssdm_op_Read.m_axi.p1i512, i512 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="512">
<![CDATA[
for.inc.split_ifconv:4 %trunc_ln9 = trunc i512 %gmem0_addr_read

]]></Node>
<StgValue><ssdm name="trunc_ln9"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split_ifconv:6 %trunc_ln9_1 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem0_addr_read, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln9_1"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split_ifconv:8 %trunc_ln9_2 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem0_addr_read, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="trunc_ln9_2"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split_ifconv:10 %trunc_ln9_3 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem0_addr_read, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln9_3"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split_ifconv:12 %trunc_ln9_4 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem0_addr_read, i32 128, i32 159

]]></Node>
<StgValue><ssdm name="trunc_ln9_4"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split_ifconv:14 %trunc_ln9_5 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem0_addr_read, i32 160, i32 191

]]></Node>
<StgValue><ssdm name="trunc_ln9_5"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split_ifconv:16 %trunc_ln9_6 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem0_addr_read, i32 192, i32 223

]]></Node>
<StgValue><ssdm name="trunc_ln9_6"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split_ifconv:18 %trunc_ln9_7 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem0_addr_read, i32 224, i32 255

]]></Node>
<StgValue><ssdm name="trunc_ln9_7"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split_ifconv:20 %trunc_ln9_8 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem0_addr_read, i32 256, i32 287

]]></Node>
<StgValue><ssdm name="trunc_ln9_8"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split_ifconv:22 %trunc_ln9_9 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem0_addr_read, i32 288, i32 319

]]></Node>
<StgValue><ssdm name="trunc_ln9_9"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split_ifconv:24 %trunc_ln9_s = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem0_addr_read, i32 320, i32 351

]]></Node>
<StgValue><ssdm name="trunc_ln9_s"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split_ifconv:26 %trunc_ln9_10 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem0_addr_read, i32 352, i32 383

]]></Node>
<StgValue><ssdm name="trunc_ln9_10"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split_ifconv:28 %trunc_ln9_11 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem0_addr_read, i32 384, i32 415

]]></Node>
<StgValue><ssdm name="trunc_ln9_11"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split_ifconv:30 %trunc_ln9_12 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem0_addr_read, i32 416, i32 447

]]></Node>
<StgValue><ssdm name="trunc_ln9_12"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split_ifconv:32 %trunc_ln9_13 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem0_addr_read, i32 448, i32 479

]]></Node>
<StgValue><ssdm name="trunc_ln9_13"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split_ifconv:34 %trunc_ln9_14 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem0_addr_read, i32 480, i32 511

]]></Node>
<StgValue><ssdm name="trunc_ln9_14"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:5 %bitcast_ln9 = bitcast i32 %trunc_ln9

]]></Node>
<StgValue><ssdm name="bitcast_ln9"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:7 %bitcast_ln9_1 = bitcast i32 %trunc_ln9_1

]]></Node>
<StgValue><ssdm name="bitcast_ln9_1"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:9 %bitcast_ln9_2 = bitcast i32 %trunc_ln9_2

]]></Node>
<StgValue><ssdm name="bitcast_ln9_2"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:11 %bitcast_ln9_3 = bitcast i32 %trunc_ln9_3

]]></Node>
<StgValue><ssdm name="bitcast_ln9_3"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:13 %bitcast_ln9_4 = bitcast i32 %trunc_ln9_4

]]></Node>
<StgValue><ssdm name="bitcast_ln9_4"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:15 %bitcast_ln9_5 = bitcast i32 %trunc_ln9_5

]]></Node>
<StgValue><ssdm name="bitcast_ln9_5"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:17 %bitcast_ln9_6 = bitcast i32 %trunc_ln9_6

]]></Node>
<StgValue><ssdm name="bitcast_ln9_6"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:19 %bitcast_ln9_7 = bitcast i32 %trunc_ln9_7

]]></Node>
<StgValue><ssdm name="bitcast_ln9_7"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:21 %bitcast_ln9_8 = bitcast i32 %trunc_ln9_8

]]></Node>
<StgValue><ssdm name="bitcast_ln9_8"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:23 %bitcast_ln9_9 = bitcast i32 %trunc_ln9_9

]]></Node>
<StgValue><ssdm name="bitcast_ln9_9"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:25 %bitcast_ln9_10 = bitcast i32 %trunc_ln9_s

]]></Node>
<StgValue><ssdm name="bitcast_ln9_10"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:27 %bitcast_ln9_11 = bitcast i32 %trunc_ln9_10

]]></Node>
<StgValue><ssdm name="bitcast_ln9_11"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:29 %bitcast_ln9_12 = bitcast i32 %trunc_ln9_11

]]></Node>
<StgValue><ssdm name="bitcast_ln9_12"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:31 %bitcast_ln9_13 = bitcast i32 %trunc_ln9_12

]]></Node>
<StgValue><ssdm name="bitcast_ln9_13"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:33 %bitcast_ln9_14 = bitcast i32 %trunc_ln9_13

]]></Node>
<StgValue><ssdm name="bitcast_ln9_14"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:35 %bitcast_ln9_15 = bitcast i32 %trunc_ln9_14

]]></Node>
<StgValue><ssdm name="bitcast_ln9_15"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:36 %d = fpext i32 %bitcast_ln9

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:77 %d_1 = fpext i32 %bitcast_ln9_1

]]></Node>
<StgValue><ssdm name="d_1"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:117 %d_2 = fpext i32 %bitcast_ln9_2

]]></Node>
<StgValue><ssdm name="d_2"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:157 %d_3 = fpext i32 %bitcast_ln9_3

]]></Node>
<StgValue><ssdm name="d_3"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:197 %d_4 = fpext i32 %bitcast_ln9_4

]]></Node>
<StgValue><ssdm name="d_4"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:237 %d_5 = fpext i32 %bitcast_ln9_5

]]></Node>
<StgValue><ssdm name="d_5"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="64" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:277 %d_6 = fpext i32 %bitcast_ln9_6

]]></Node>
<StgValue><ssdm name="d_6"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="64" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:317 %d_7 = fpext i32 %bitcast_ln9_7

]]></Node>
<StgValue><ssdm name="d_7"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="64" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:357 %d_8 = fpext i32 %bitcast_ln9_8

]]></Node>
<StgValue><ssdm name="d_8"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="64" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:397 %d_9 = fpext i32 %bitcast_ln9_9

]]></Node>
<StgValue><ssdm name="d_9"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="64" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:437 %d_10 = fpext i32 %bitcast_ln9_10

]]></Node>
<StgValue><ssdm name="d_10"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="64" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:477 %d_11 = fpext i32 %bitcast_ln9_11

]]></Node>
<StgValue><ssdm name="d_11"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="64" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:517 %d_12 = fpext i32 %bitcast_ln9_12

]]></Node>
<StgValue><ssdm name="d_12"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="64" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:557 %d_13 = fpext i32 %bitcast_ln9_13

]]></Node>
<StgValue><ssdm name="d_13"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="64" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:597 %d_14 = fpext i32 %bitcast_ln9_14

]]></Node>
<StgValue><ssdm name="d_14"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="64" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:637 %d_15 = fpext i32 %bitcast_ln9_15

]]></Node>
<StgValue><ssdm name="d_15"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="71" st_id="4" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:36 %d = fpext i32 %bitcast_ln9

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split_ifconv:37 %ireg = bitcast i64 %d

]]></Node>
<StgValue><ssdm name="ireg"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="63" op_0_bw="64">
<![CDATA[
for.inc.split_ifconv:38 %trunc_ln544 = trunc i64 %ireg

]]></Node>
<StgValue><ssdm name="trunc_ln544"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc.split_ifconv:39 %p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split_ifconv:40 %exp_tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp_tmp"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="12" op_0_bw="11">
<![CDATA[
for.inc.split_ifconv:41 %zext_ln455 = zext i11 %exp_tmp

]]></Node>
<StgValue><ssdm name="zext_ln455"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="52" op_0_bw="64">
<![CDATA[
for.inc.split_ifconv:42 %trunc_ln554 = trunc i64 %ireg

]]></Node>
<StgValue><ssdm name="trunc_ln554"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc.split_ifconv:47 %icmp_ln560 = icmp_eq  i63 %trunc_ln544, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln560"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:48 %F2 = sub i12 1075, i12 %zext_ln455

]]></Node>
<StgValue><ssdm name="F2"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:77 %d_1 = fpext i32 %bitcast_ln9_1

]]></Node>
<StgValue><ssdm name="d_1"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split_ifconv:78 %ireg_1 = bitcast i64 %d_1

]]></Node>
<StgValue><ssdm name="ireg_1"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="63" op_0_bw="64">
<![CDATA[
for.inc.split_ifconv:79 %trunc_ln544_1 = trunc i64 %ireg_1

]]></Node>
<StgValue><ssdm name="trunc_ln544_1"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc.split_ifconv:80 %p_Result_76 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_1, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_76"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split_ifconv:81 %exp_tmp_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_1, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp_tmp_1"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="12" op_0_bw="11">
<![CDATA[
for.inc.split_ifconv:82 %zext_ln455_1 = zext i11 %exp_tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln455_1"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="52" op_0_bw="64">
<![CDATA[
for.inc.split_ifconv:83 %trunc_ln554_1 = trunc i64 %ireg_1

]]></Node>
<StgValue><ssdm name="trunc_ln554_1"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc.split_ifconv:88 %icmp_ln560_1 = icmp_eq  i63 %trunc_ln544_1, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln560_1"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:89 %F2_1 = sub i12 1075, i12 %zext_ln455_1

]]></Node>
<StgValue><ssdm name="F2_1"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:117 %d_2 = fpext i32 %bitcast_ln9_2

]]></Node>
<StgValue><ssdm name="d_2"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split_ifconv:118 %ireg_2 = bitcast i64 %d_2

]]></Node>
<StgValue><ssdm name="ireg_2"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="63" op_0_bw="64">
<![CDATA[
for.inc.split_ifconv:119 %trunc_ln544_2 = trunc i64 %ireg_2

]]></Node>
<StgValue><ssdm name="trunc_ln544_2"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc.split_ifconv:120 %p_Result_78 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_2, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_78"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split_ifconv:121 %exp_tmp_2 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_2, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp_tmp_2"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="12" op_0_bw="11">
<![CDATA[
for.inc.split_ifconv:122 %zext_ln455_2 = zext i11 %exp_tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln455_2"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="52" op_0_bw="64">
<![CDATA[
for.inc.split_ifconv:123 %trunc_ln554_2 = trunc i64 %ireg_2

]]></Node>
<StgValue><ssdm name="trunc_ln554_2"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc.split_ifconv:128 %icmp_ln560_2 = icmp_eq  i63 %trunc_ln544_2, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln560_2"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:129 %F2_2 = sub i12 1075, i12 %zext_ln455_2

]]></Node>
<StgValue><ssdm name="F2_2"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:157 %d_3 = fpext i32 %bitcast_ln9_3

]]></Node>
<StgValue><ssdm name="d_3"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split_ifconv:158 %ireg_3 = bitcast i64 %d_3

]]></Node>
<StgValue><ssdm name="ireg_3"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="63" op_0_bw="64">
<![CDATA[
for.inc.split_ifconv:159 %trunc_ln544_3 = trunc i64 %ireg_3

]]></Node>
<StgValue><ssdm name="trunc_ln544_3"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc.split_ifconv:160 %p_Result_80 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_3, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_80"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split_ifconv:161 %exp_tmp_3 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_3, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp_tmp_3"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="12" op_0_bw="11">
<![CDATA[
for.inc.split_ifconv:162 %zext_ln455_3 = zext i11 %exp_tmp_3

]]></Node>
<StgValue><ssdm name="zext_ln455_3"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="52" op_0_bw="64">
<![CDATA[
for.inc.split_ifconv:163 %trunc_ln554_3 = trunc i64 %ireg_3

]]></Node>
<StgValue><ssdm name="trunc_ln554_3"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc.split_ifconv:168 %icmp_ln560_3 = icmp_eq  i63 %trunc_ln544_3, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln560_3"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:169 %F2_3 = sub i12 1075, i12 %zext_ln455_3

]]></Node>
<StgValue><ssdm name="F2_3"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:197 %d_4 = fpext i32 %bitcast_ln9_4

]]></Node>
<StgValue><ssdm name="d_4"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split_ifconv:198 %ireg_4 = bitcast i64 %d_4

]]></Node>
<StgValue><ssdm name="ireg_4"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="63" op_0_bw="64">
<![CDATA[
for.inc.split_ifconv:199 %trunc_ln544_4 = trunc i64 %ireg_4

]]></Node>
<StgValue><ssdm name="trunc_ln544_4"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc.split_ifconv:200 %p_Result_82 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_4, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_82"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split_ifconv:201 %exp_tmp_4 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_4, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp_tmp_4"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="12" op_0_bw="11">
<![CDATA[
for.inc.split_ifconv:202 %zext_ln455_4 = zext i11 %exp_tmp_4

]]></Node>
<StgValue><ssdm name="zext_ln455_4"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="52" op_0_bw="64">
<![CDATA[
for.inc.split_ifconv:203 %trunc_ln554_4 = trunc i64 %ireg_4

]]></Node>
<StgValue><ssdm name="trunc_ln554_4"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc.split_ifconv:208 %icmp_ln560_4 = icmp_eq  i63 %trunc_ln544_4, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln560_4"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:209 %F2_4 = sub i12 1075, i12 %zext_ln455_4

]]></Node>
<StgValue><ssdm name="F2_4"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:237 %d_5 = fpext i32 %bitcast_ln9_5

]]></Node>
<StgValue><ssdm name="d_5"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split_ifconv:238 %ireg_5 = bitcast i64 %d_5

]]></Node>
<StgValue><ssdm name="ireg_5"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="63" op_0_bw="64">
<![CDATA[
for.inc.split_ifconv:239 %trunc_ln544_5 = trunc i64 %ireg_5

]]></Node>
<StgValue><ssdm name="trunc_ln544_5"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc.split_ifconv:240 %p_Result_84 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_5, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_84"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split_ifconv:241 %exp_tmp_5 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_5, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp_tmp_5"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="12" op_0_bw="11">
<![CDATA[
for.inc.split_ifconv:242 %zext_ln455_5 = zext i11 %exp_tmp_5

]]></Node>
<StgValue><ssdm name="zext_ln455_5"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="52" op_0_bw="64">
<![CDATA[
for.inc.split_ifconv:243 %trunc_ln554_5 = trunc i64 %ireg_5

]]></Node>
<StgValue><ssdm name="trunc_ln554_5"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc.split_ifconv:248 %icmp_ln560_5 = icmp_eq  i63 %trunc_ln544_5, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln560_5"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:249 %F2_5 = sub i12 1075, i12 %zext_ln455_5

]]></Node>
<StgValue><ssdm name="F2_5"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="64" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:277 %d_6 = fpext i32 %bitcast_ln9_6

]]></Node>
<StgValue><ssdm name="d_6"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split_ifconv:278 %ireg_6 = bitcast i64 %d_6

]]></Node>
<StgValue><ssdm name="ireg_6"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="63" op_0_bw="64">
<![CDATA[
for.inc.split_ifconv:279 %trunc_ln544_6 = trunc i64 %ireg_6

]]></Node>
<StgValue><ssdm name="trunc_ln544_6"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc.split_ifconv:280 %p_Result_86 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_6, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_86"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split_ifconv:281 %exp_tmp_6 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_6, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp_tmp_6"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="12" op_0_bw="11">
<![CDATA[
for.inc.split_ifconv:282 %zext_ln455_6 = zext i11 %exp_tmp_6

]]></Node>
<StgValue><ssdm name="zext_ln455_6"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="52" op_0_bw="64">
<![CDATA[
for.inc.split_ifconv:283 %trunc_ln554_6 = trunc i64 %ireg_6

]]></Node>
<StgValue><ssdm name="trunc_ln554_6"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc.split_ifconv:288 %icmp_ln560_6 = icmp_eq  i63 %trunc_ln544_6, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln560_6"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:289 %F2_6 = sub i12 1075, i12 %zext_ln455_6

]]></Node>
<StgValue><ssdm name="F2_6"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="64" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:317 %d_7 = fpext i32 %bitcast_ln9_7

]]></Node>
<StgValue><ssdm name="d_7"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split_ifconv:318 %ireg_7 = bitcast i64 %d_7

]]></Node>
<StgValue><ssdm name="ireg_7"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="63" op_0_bw="64">
<![CDATA[
for.inc.split_ifconv:319 %trunc_ln544_7 = trunc i64 %ireg_7

]]></Node>
<StgValue><ssdm name="trunc_ln544_7"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc.split_ifconv:320 %p_Result_88 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_7, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_88"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split_ifconv:321 %exp_tmp_7 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_7, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp_tmp_7"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="12" op_0_bw="11">
<![CDATA[
for.inc.split_ifconv:322 %zext_ln455_7 = zext i11 %exp_tmp_7

]]></Node>
<StgValue><ssdm name="zext_ln455_7"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="52" op_0_bw="64">
<![CDATA[
for.inc.split_ifconv:323 %trunc_ln554_7 = trunc i64 %ireg_7

]]></Node>
<StgValue><ssdm name="trunc_ln554_7"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc.split_ifconv:328 %icmp_ln560_7 = icmp_eq  i63 %trunc_ln544_7, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln560_7"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:329 %F2_7 = sub i12 1075, i12 %zext_ln455_7

]]></Node>
<StgValue><ssdm name="F2_7"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="64" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:357 %d_8 = fpext i32 %bitcast_ln9_8

]]></Node>
<StgValue><ssdm name="d_8"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split_ifconv:358 %ireg_8 = bitcast i64 %d_8

]]></Node>
<StgValue><ssdm name="ireg_8"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="63" op_0_bw="64">
<![CDATA[
for.inc.split_ifconv:359 %trunc_ln544_8 = trunc i64 %ireg_8

]]></Node>
<StgValue><ssdm name="trunc_ln544_8"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc.split_ifconv:360 %p_Result_90 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_8, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_90"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split_ifconv:361 %exp_tmp_8 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_8, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp_tmp_8"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="12" op_0_bw="11">
<![CDATA[
for.inc.split_ifconv:362 %zext_ln455_8 = zext i11 %exp_tmp_8

]]></Node>
<StgValue><ssdm name="zext_ln455_8"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="52" op_0_bw="64">
<![CDATA[
for.inc.split_ifconv:363 %trunc_ln554_8 = trunc i64 %ireg_8

]]></Node>
<StgValue><ssdm name="trunc_ln554_8"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc.split_ifconv:368 %icmp_ln560_8 = icmp_eq  i63 %trunc_ln544_8, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln560_8"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:369 %F2_8 = sub i12 1075, i12 %zext_ln455_8

]]></Node>
<StgValue><ssdm name="F2_8"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="64" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:397 %d_9 = fpext i32 %bitcast_ln9_9

]]></Node>
<StgValue><ssdm name="d_9"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split_ifconv:398 %ireg_9 = bitcast i64 %d_9

]]></Node>
<StgValue><ssdm name="ireg_9"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="63" op_0_bw="64">
<![CDATA[
for.inc.split_ifconv:399 %trunc_ln544_9 = trunc i64 %ireg_9

]]></Node>
<StgValue><ssdm name="trunc_ln544_9"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc.split_ifconv:400 %p_Result_92 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_9, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_92"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split_ifconv:401 %exp_tmp_9 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_9, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp_tmp_9"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="12" op_0_bw="11">
<![CDATA[
for.inc.split_ifconv:402 %zext_ln455_9 = zext i11 %exp_tmp_9

]]></Node>
<StgValue><ssdm name="zext_ln455_9"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="52" op_0_bw="64">
<![CDATA[
for.inc.split_ifconv:403 %trunc_ln554_9 = trunc i64 %ireg_9

]]></Node>
<StgValue><ssdm name="trunc_ln554_9"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc.split_ifconv:408 %icmp_ln560_9 = icmp_eq  i63 %trunc_ln544_9, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln560_9"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:409 %F2_9 = sub i12 1075, i12 %zext_ln455_9

]]></Node>
<StgValue><ssdm name="F2_9"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="64" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:437 %d_10 = fpext i32 %bitcast_ln9_10

]]></Node>
<StgValue><ssdm name="d_10"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split_ifconv:438 %ireg_10 = bitcast i64 %d_10

]]></Node>
<StgValue><ssdm name="ireg_10"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="63" op_0_bw="64">
<![CDATA[
for.inc.split_ifconv:439 %trunc_ln544_10 = trunc i64 %ireg_10

]]></Node>
<StgValue><ssdm name="trunc_ln544_10"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc.split_ifconv:440 %p_Result_94 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_10, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_94"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split_ifconv:441 %exp_tmp_10 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_10, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp_tmp_10"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="12" op_0_bw="11">
<![CDATA[
for.inc.split_ifconv:442 %zext_ln455_10 = zext i11 %exp_tmp_10

]]></Node>
<StgValue><ssdm name="zext_ln455_10"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="52" op_0_bw="64">
<![CDATA[
for.inc.split_ifconv:443 %trunc_ln554_10 = trunc i64 %ireg_10

]]></Node>
<StgValue><ssdm name="trunc_ln554_10"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc.split_ifconv:448 %icmp_ln560_10 = icmp_eq  i63 %trunc_ln544_10, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln560_10"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:449 %F2_10 = sub i12 1075, i12 %zext_ln455_10

]]></Node>
<StgValue><ssdm name="F2_10"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="64" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:477 %d_11 = fpext i32 %bitcast_ln9_11

]]></Node>
<StgValue><ssdm name="d_11"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split_ifconv:478 %ireg_11 = bitcast i64 %d_11

]]></Node>
<StgValue><ssdm name="ireg_11"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="63" op_0_bw="64">
<![CDATA[
for.inc.split_ifconv:479 %trunc_ln544_11 = trunc i64 %ireg_11

]]></Node>
<StgValue><ssdm name="trunc_ln544_11"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc.split_ifconv:480 %p_Result_96 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_11, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_96"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split_ifconv:481 %exp_tmp_11 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_11, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp_tmp_11"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="12" op_0_bw="11">
<![CDATA[
for.inc.split_ifconv:482 %zext_ln455_11 = zext i11 %exp_tmp_11

]]></Node>
<StgValue><ssdm name="zext_ln455_11"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="52" op_0_bw="64">
<![CDATA[
for.inc.split_ifconv:483 %trunc_ln554_11 = trunc i64 %ireg_11

]]></Node>
<StgValue><ssdm name="trunc_ln554_11"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc.split_ifconv:488 %icmp_ln560_11 = icmp_eq  i63 %trunc_ln544_11, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln560_11"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:489 %F2_11 = sub i12 1075, i12 %zext_ln455_11

]]></Node>
<StgValue><ssdm name="F2_11"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="64" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:517 %d_12 = fpext i32 %bitcast_ln9_12

]]></Node>
<StgValue><ssdm name="d_12"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split_ifconv:518 %ireg_12 = bitcast i64 %d_12

]]></Node>
<StgValue><ssdm name="ireg_12"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="63" op_0_bw="64">
<![CDATA[
for.inc.split_ifconv:519 %trunc_ln544_12 = trunc i64 %ireg_12

]]></Node>
<StgValue><ssdm name="trunc_ln544_12"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc.split_ifconv:520 %p_Result_98 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_12, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_98"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split_ifconv:521 %exp_tmp_12 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_12, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp_tmp_12"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="12" op_0_bw="11">
<![CDATA[
for.inc.split_ifconv:522 %zext_ln455_12 = zext i11 %exp_tmp_12

]]></Node>
<StgValue><ssdm name="zext_ln455_12"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="52" op_0_bw="64">
<![CDATA[
for.inc.split_ifconv:523 %trunc_ln554_12 = trunc i64 %ireg_12

]]></Node>
<StgValue><ssdm name="trunc_ln554_12"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc.split_ifconv:528 %icmp_ln560_12 = icmp_eq  i63 %trunc_ln544_12, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln560_12"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:529 %F2_12 = sub i12 1075, i12 %zext_ln455_12

]]></Node>
<StgValue><ssdm name="F2_12"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="64" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:557 %d_13 = fpext i32 %bitcast_ln9_13

]]></Node>
<StgValue><ssdm name="d_13"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split_ifconv:558 %ireg_13 = bitcast i64 %d_13

]]></Node>
<StgValue><ssdm name="ireg_13"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="63" op_0_bw="64">
<![CDATA[
for.inc.split_ifconv:559 %trunc_ln544_13 = trunc i64 %ireg_13

]]></Node>
<StgValue><ssdm name="trunc_ln544_13"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc.split_ifconv:560 %p_Result_100 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_13, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_100"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split_ifconv:561 %exp_tmp_13 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_13, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp_tmp_13"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="12" op_0_bw="11">
<![CDATA[
for.inc.split_ifconv:562 %zext_ln455_13 = zext i11 %exp_tmp_13

]]></Node>
<StgValue><ssdm name="zext_ln455_13"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="52" op_0_bw="64">
<![CDATA[
for.inc.split_ifconv:563 %trunc_ln554_13 = trunc i64 %ireg_13

]]></Node>
<StgValue><ssdm name="trunc_ln554_13"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc.split_ifconv:568 %icmp_ln560_13 = icmp_eq  i63 %trunc_ln544_13, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln560_13"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:569 %F2_13 = sub i12 1075, i12 %zext_ln455_13

]]></Node>
<StgValue><ssdm name="F2_13"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="64" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:597 %d_14 = fpext i32 %bitcast_ln9_14

]]></Node>
<StgValue><ssdm name="d_14"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split_ifconv:598 %ireg_14 = bitcast i64 %d_14

]]></Node>
<StgValue><ssdm name="ireg_14"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="63" op_0_bw="64">
<![CDATA[
for.inc.split_ifconv:599 %trunc_ln544_14 = trunc i64 %ireg_14

]]></Node>
<StgValue><ssdm name="trunc_ln544_14"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc.split_ifconv:600 %p_Result_102 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_14, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_102"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split_ifconv:601 %exp_tmp_14 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_14, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp_tmp_14"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="12" op_0_bw="11">
<![CDATA[
for.inc.split_ifconv:602 %zext_ln455_14 = zext i11 %exp_tmp_14

]]></Node>
<StgValue><ssdm name="zext_ln455_14"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="52" op_0_bw="64">
<![CDATA[
for.inc.split_ifconv:603 %trunc_ln554_14 = trunc i64 %ireg_14

]]></Node>
<StgValue><ssdm name="trunc_ln554_14"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc.split_ifconv:608 %icmp_ln560_14 = icmp_eq  i63 %trunc_ln544_14, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln560_14"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:609 %F2_14 = sub i12 1075, i12 %zext_ln455_14

]]></Node>
<StgValue><ssdm name="F2_14"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="64" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:637 %d_15 = fpext i32 %bitcast_ln9_15

]]></Node>
<StgValue><ssdm name="d_15"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split_ifconv:638 %ireg_15 = bitcast i64 %d_15

]]></Node>
<StgValue><ssdm name="ireg_15"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="63" op_0_bw="64">
<![CDATA[
for.inc.split_ifconv:639 %trunc_ln544_15 = trunc i64 %ireg_15

]]></Node>
<StgValue><ssdm name="trunc_ln544_15"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc.split_ifconv:640 %p_Result_104 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_15, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_104"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split_ifconv:641 %exp_tmp_15 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_15, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp_tmp_15"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="12" op_0_bw="11">
<![CDATA[
for.inc.split_ifconv:642 %zext_ln455_15 = zext i11 %exp_tmp_15

]]></Node>
<StgValue><ssdm name="zext_ln455_15"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="52" op_0_bw="64">
<![CDATA[
for.inc.split_ifconv:643 %trunc_ln554_15 = trunc i64 %ireg_15

]]></Node>
<StgValue><ssdm name="trunc_ln554_15"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc.split_ifconv:648 %icmp_ln560_15 = icmp_eq  i63 %trunc_ln544_15, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln560_15"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:649 %F2_15 = sub i12 1075, i12 %zext_ln455_15

]]></Node>
<StgValue><ssdm name="F2_15"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="215" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
for.inc.split_ifconv:43 %p_Result_75 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln554

]]></Node>
<StgValue><ssdm name="p_Result_75"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="54" op_0_bw="53">
<![CDATA[
for.inc.split_ifconv:44 %zext_ln558 = zext i53 %p_Result_75

]]></Node>
<StgValue><ssdm name="zext_ln558"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_s" val="1"/>
<literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.inc.split_ifconv:45 %man_V_1 = sub i54 0, i54 %zext_ln558

]]></Node>
<StgValue><ssdm name="man_V_1"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
for.inc.split_ifconv:46 %man_V_2 = select i1 %p_Result_s, i54 %man_V_1, i54 %zext_ln558

]]></Node>
<StgValue><ssdm name="man_V_2"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:49 %icmp_ln570 = icmp_sgt  i12 %F2, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln570"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:50 %add_ln570 = add i12 %F2, i12 4086

]]></Node>
<StgValue><ssdm name="add_ln570"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:51 %sub_ln570 = sub i12 10, i12 %F2

]]></Node>
<StgValue><ssdm name="sub_ln570"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc.split_ifconv:52 %sh_amt = select i1 %icmp_ln570, i12 %add_ln570, i12 %sub_ln570

]]></Node>
<StgValue><ssdm name="sh_amt"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="12">
<![CDATA[
for.inc.split_ifconv:53 %sext_ln570 = sext i12 %sh_amt

]]></Node>
<StgValue><ssdm name="sext_ln570"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:54 %icmp_ln571 = icmp_eq  i12 %F2, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln571"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="54">
<![CDATA[
for.inc.split_ifconv:55 %trunc_ln572 = trunc i54 %man_V_2

]]></Node>
<StgValue><ssdm name="trunc_ln572"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:56 %icmp_ln574 = icmp_ult  i12 %sh_amt, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln574"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="54" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:57 %zext_ln575 = zext i32 %sext_ln570

]]></Node>
<StgValue><ssdm name="zext_ln575"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.inc.split_ifconv:58 %ashr_ln575 = ashr i54 %man_V_2, i54 %zext_ln575

]]></Node>
<StgValue><ssdm name="ashr_ln575"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="54">
<![CDATA[
for.inc.split_ifconv:59 %trunc_ln575 = trunc i54 %ashr_ln575

]]></Node>
<StgValue><ssdm name="trunc_ln575"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
for.inc.split_ifconv:60 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i512.i32, i512 %gmem0_addr_read, i32 31

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.split_ifconv:61 %select_ln574_16 = select i1 %tmp, i16 65535, i16 0

]]></Node>
<StgValue><ssdm name="select_ln574_16"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.split_ifconv:62 %select_ln574 = select i1 %icmp_ln574, i16 %trunc_ln575, i16 %select_ln574_16

]]></Node>
<StgValue><ssdm name="select_ln574"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split_ifconv:63 %tmp_34 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt, i32 4, i32 11

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split_ifconv:64 %icmp_ln592 = icmp_eq  i8 %tmp_34, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln592"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:65 %sext_ln570cast = trunc i32 %sext_ln570

]]></Node>
<StgValue><ssdm name="sext_ln570cast"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split_ifconv:66 %shl_ln593 = shl i16 %trunc_ln572, i16 %sext_ln570cast

]]></Node>
<StgValue><ssdm name="shl_ln593"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.split_ifconv:67 %select_ln592 = select i1 %icmp_ln592, i16 %shl_ln593, i16 0

]]></Node>
<StgValue><ssdm name="select_ln592"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:68 %xor_ln560 = xor i1 %icmp_ln560, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln560"/></StgValue>
</operation>

<operation id="239" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:69 %and_ln571 = and i1 %icmp_ln571, i1 %xor_ln560

]]></Node>
<StgValue><ssdm name="and_ln571"/></StgValue>
</operation>

<operation id="240" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.split_ifconv:70 %select_ln571 = select i1 %and_ln571, i16 %trunc_ln572, i16 %select_ln592

]]></Node>
<StgValue><ssdm name="select_ln571"/></StgValue>
</operation>

<operation id="241" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:71 %or_ln571 = or i1 %icmp_ln560, i1 %icmp_ln571

]]></Node>
<StgValue><ssdm name="or_ln571"/></StgValue>
</operation>

<operation id="242" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:72 %xor_ln571 = xor i1 %or_ln571, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln571"/></StgValue>
</operation>

<operation id="243" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:73 %and_ln570 = and i1 %icmp_ln570, i1 %xor_ln571

]]></Node>
<StgValue><ssdm name="and_ln570"/></StgValue>
</operation>

<operation id="244" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.split_ifconv:74 %select_ln570 = select i1 %and_ln570, i16 %select_ln574, i16 %select_ln571

]]></Node>
<StgValue><ssdm name="select_ln570"/></StgValue>
</operation>

<operation id="245" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
for.inc.split_ifconv:84 %p_Result_77 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln554_1

]]></Node>
<StgValue><ssdm name="p_Result_77"/></StgValue>
</operation>

<operation id="246" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="54" op_0_bw="53">
<![CDATA[
for.inc.split_ifconv:85 %zext_ln558_1 = zext i53 %p_Result_77

]]></Node>
<StgValue><ssdm name="zext_ln558_1"/></StgValue>
</operation>

<operation id="247" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_76" val="1"/>
<literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.inc.split_ifconv:86 %man_V_4 = sub i54 0, i54 %zext_ln558_1

]]></Node>
<StgValue><ssdm name="man_V_4"/></StgValue>
</operation>

<operation id="248" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
for.inc.split_ifconv:87 %man_V_5 = select i1 %p_Result_76, i54 %man_V_4, i54 %zext_ln558_1

]]></Node>
<StgValue><ssdm name="man_V_5"/></StgValue>
</operation>

<operation id="249" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:90 %icmp_ln570_1 = icmp_sgt  i12 %F2_1, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln570_1"/></StgValue>
</operation>

<operation id="250" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:91 %add_ln570_1 = add i12 %F2_1, i12 4086

]]></Node>
<StgValue><ssdm name="add_ln570_1"/></StgValue>
</operation>

<operation id="251" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:92 %sub_ln570_1 = sub i12 10, i12 %F2_1

]]></Node>
<StgValue><ssdm name="sub_ln570_1"/></StgValue>
</operation>

<operation id="252" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc.split_ifconv:93 %sh_amt_1 = select i1 %icmp_ln570_1, i12 %add_ln570_1, i12 %sub_ln570_1

]]></Node>
<StgValue><ssdm name="sh_amt_1"/></StgValue>
</operation>

<operation id="253" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="12">
<![CDATA[
for.inc.split_ifconv:94 %sext_ln570_1 = sext i12 %sh_amt_1

]]></Node>
<StgValue><ssdm name="sext_ln570_1"/></StgValue>
</operation>

<operation id="254" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:95 %icmp_ln571_1 = icmp_eq  i12 %F2_1, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln571_1"/></StgValue>
</operation>

<operation id="255" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="54">
<![CDATA[
for.inc.split_ifconv:96 %trunc_ln572_1 = trunc i54 %man_V_5

]]></Node>
<StgValue><ssdm name="trunc_ln572_1"/></StgValue>
</operation>

<operation id="256" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:97 %icmp_ln574_1 = icmp_ult  i12 %sh_amt_1, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln574_1"/></StgValue>
</operation>

<operation id="257" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="54" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:98 %zext_ln575_1 = zext i32 %sext_ln570_1

]]></Node>
<StgValue><ssdm name="zext_ln575_1"/></StgValue>
</operation>

<operation id="258" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.inc.split_ifconv:99 %ashr_ln575_1 = ashr i54 %man_V_5, i54 %zext_ln575_1

]]></Node>
<StgValue><ssdm name="ashr_ln575_1"/></StgValue>
</operation>

<operation id="259" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="54">
<![CDATA[
for.inc.split_ifconv:100 %trunc_ln575_1 = trunc i54 %ashr_ln575_1

]]></Node>
<StgValue><ssdm name="trunc_ln575_1"/></StgValue>
</operation>

<operation id="260" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
for.inc.split_ifconv:101 %tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i512.i32, i512 %gmem0_addr_read, i32 63

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="261" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.split_ifconv:102 %select_ln574_17 = select i1 %tmp_36, i16 65535, i16 0

]]></Node>
<StgValue><ssdm name="select_ln574_17"/></StgValue>
</operation>

<operation id="262" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.split_ifconv:103 %select_ln574_1 = select i1 %icmp_ln574_1, i16 %trunc_ln575_1, i16 %select_ln574_17

]]></Node>
<StgValue><ssdm name="select_ln574_1"/></StgValue>
</operation>

<operation id="263" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split_ifconv:104 %tmp_37 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_1, i32 4, i32 11

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="264" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split_ifconv:105 %icmp_ln592_1 = icmp_eq  i8 %tmp_37, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln592_1"/></StgValue>
</operation>

<operation id="265" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:106 %sext_ln570_1cast = trunc i32 %sext_ln570_1

]]></Node>
<StgValue><ssdm name="sext_ln570_1cast"/></StgValue>
</operation>

<operation id="266" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split_ifconv:107 %shl_ln593_1 = shl i16 %trunc_ln572_1, i16 %sext_ln570_1cast

]]></Node>
<StgValue><ssdm name="shl_ln593_1"/></StgValue>
</operation>

<operation id="267" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.split_ifconv:108 %select_ln592_1 = select i1 %icmp_ln592_1, i16 %shl_ln593_1, i16 0

]]></Node>
<StgValue><ssdm name="select_ln592_1"/></StgValue>
</operation>

<operation id="268" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:109 %xor_ln560_1 = xor i1 %icmp_ln560_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln560_1"/></StgValue>
</operation>

<operation id="269" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:110 %and_ln571_1 = and i1 %icmp_ln571_1, i1 %xor_ln560_1

]]></Node>
<StgValue><ssdm name="and_ln571_1"/></StgValue>
</operation>

<operation id="270" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.split_ifconv:111 %select_ln571_1 = select i1 %and_ln571_1, i16 %trunc_ln572_1, i16 %select_ln592_1

]]></Node>
<StgValue><ssdm name="select_ln571_1"/></StgValue>
</operation>

<operation id="271" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:112 %or_ln571_1 = or i1 %icmp_ln560_1, i1 %icmp_ln571_1

]]></Node>
<StgValue><ssdm name="or_ln571_1"/></StgValue>
</operation>

<operation id="272" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:113 %xor_ln571_1 = xor i1 %or_ln571_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln571_1"/></StgValue>
</operation>

<operation id="273" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:114 %and_ln570_1 = and i1 %icmp_ln570_1, i1 %xor_ln571_1

]]></Node>
<StgValue><ssdm name="and_ln570_1"/></StgValue>
</operation>

<operation id="274" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.split_ifconv:115 %select_ln570_2 = select i1 %and_ln570_1, i16 %select_ln574_1, i16 %select_ln571_1

]]></Node>
<StgValue><ssdm name="select_ln570_2"/></StgValue>
</operation>

<operation id="275" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
for.inc.split_ifconv:124 %p_Result_79 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln554_2

]]></Node>
<StgValue><ssdm name="p_Result_79"/></StgValue>
</operation>

<operation id="276" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="54" op_0_bw="53">
<![CDATA[
for.inc.split_ifconv:125 %zext_ln558_2 = zext i53 %p_Result_79

]]></Node>
<StgValue><ssdm name="zext_ln558_2"/></StgValue>
</operation>

<operation id="277" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_78" val="1"/>
<literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.inc.split_ifconv:126 %man_V_7 = sub i54 0, i54 %zext_ln558_2

]]></Node>
<StgValue><ssdm name="man_V_7"/></StgValue>
</operation>

<operation id="278" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
for.inc.split_ifconv:127 %man_V_8 = select i1 %p_Result_78, i54 %man_V_7, i54 %zext_ln558_2

]]></Node>
<StgValue><ssdm name="man_V_8"/></StgValue>
</operation>

<operation id="279" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:130 %icmp_ln570_2 = icmp_sgt  i12 %F2_2, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln570_2"/></StgValue>
</operation>

<operation id="280" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:131 %add_ln570_2 = add i12 %F2_2, i12 4086

]]></Node>
<StgValue><ssdm name="add_ln570_2"/></StgValue>
</operation>

<operation id="281" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:132 %sub_ln570_2 = sub i12 10, i12 %F2_2

]]></Node>
<StgValue><ssdm name="sub_ln570_2"/></StgValue>
</operation>

<operation id="282" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc.split_ifconv:133 %sh_amt_2 = select i1 %icmp_ln570_2, i12 %add_ln570_2, i12 %sub_ln570_2

]]></Node>
<StgValue><ssdm name="sh_amt_2"/></StgValue>
</operation>

<operation id="283" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="12">
<![CDATA[
for.inc.split_ifconv:134 %sext_ln570_2 = sext i12 %sh_amt_2

]]></Node>
<StgValue><ssdm name="sext_ln570_2"/></StgValue>
</operation>

<operation id="284" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:135 %icmp_ln571_2 = icmp_eq  i12 %F2_2, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln571_2"/></StgValue>
</operation>

<operation id="285" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="54">
<![CDATA[
for.inc.split_ifconv:136 %trunc_ln572_2 = trunc i54 %man_V_8

]]></Node>
<StgValue><ssdm name="trunc_ln572_2"/></StgValue>
</operation>

<operation id="286" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:137 %icmp_ln574_2 = icmp_ult  i12 %sh_amt_2, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln574_2"/></StgValue>
</operation>

<operation id="287" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="54" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:138 %zext_ln575_2 = zext i32 %sext_ln570_2

]]></Node>
<StgValue><ssdm name="zext_ln575_2"/></StgValue>
</operation>

<operation id="288" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.inc.split_ifconv:139 %ashr_ln575_2 = ashr i54 %man_V_8, i54 %zext_ln575_2

]]></Node>
<StgValue><ssdm name="ashr_ln575_2"/></StgValue>
</operation>

<operation id="289" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="54">
<![CDATA[
for.inc.split_ifconv:140 %trunc_ln575_2 = trunc i54 %ashr_ln575_2

]]></Node>
<StgValue><ssdm name="trunc_ln575_2"/></StgValue>
</operation>

<operation id="290" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
for.inc.split_ifconv:141 %tmp_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i512.i32, i512 %gmem0_addr_read, i32 95

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="291" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.split_ifconv:142 %select_ln574_18 = select i1 %tmp_39, i16 65535, i16 0

]]></Node>
<StgValue><ssdm name="select_ln574_18"/></StgValue>
</operation>

<operation id="292" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.split_ifconv:143 %select_ln574_2 = select i1 %icmp_ln574_2, i16 %trunc_ln575_2, i16 %select_ln574_18

]]></Node>
<StgValue><ssdm name="select_ln574_2"/></StgValue>
</operation>

<operation id="293" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split_ifconv:144 %tmp_40 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_2, i32 4, i32 11

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="294" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split_ifconv:145 %icmp_ln592_2 = icmp_eq  i8 %tmp_40, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln592_2"/></StgValue>
</operation>

<operation id="295" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:146 %sext_ln570_2cast = trunc i32 %sext_ln570_2

]]></Node>
<StgValue><ssdm name="sext_ln570_2cast"/></StgValue>
</operation>

<operation id="296" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split_ifconv:147 %shl_ln593_2 = shl i16 %trunc_ln572_2, i16 %sext_ln570_2cast

]]></Node>
<StgValue><ssdm name="shl_ln593_2"/></StgValue>
</operation>

<operation id="297" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.split_ifconv:148 %select_ln592_2 = select i1 %icmp_ln592_2, i16 %shl_ln593_2, i16 0

]]></Node>
<StgValue><ssdm name="select_ln592_2"/></StgValue>
</operation>

<operation id="298" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:149 %xor_ln560_2 = xor i1 %icmp_ln560_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln560_2"/></StgValue>
</operation>

<operation id="299" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:150 %and_ln571_2 = and i1 %icmp_ln571_2, i1 %xor_ln560_2

]]></Node>
<StgValue><ssdm name="and_ln571_2"/></StgValue>
</operation>

<operation id="300" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.split_ifconv:151 %select_ln571_2 = select i1 %and_ln571_2, i16 %trunc_ln572_2, i16 %select_ln592_2

]]></Node>
<StgValue><ssdm name="select_ln571_2"/></StgValue>
</operation>

<operation id="301" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:152 %or_ln571_2 = or i1 %icmp_ln560_2, i1 %icmp_ln571_2

]]></Node>
<StgValue><ssdm name="or_ln571_2"/></StgValue>
</operation>

<operation id="302" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:153 %xor_ln571_2 = xor i1 %or_ln571_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln571_2"/></StgValue>
</operation>

<operation id="303" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:154 %and_ln570_2 = and i1 %icmp_ln570_2, i1 %xor_ln571_2

]]></Node>
<StgValue><ssdm name="and_ln570_2"/></StgValue>
</operation>

<operation id="304" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.split_ifconv:155 %select_ln570_4 = select i1 %and_ln570_2, i16 %select_ln574_2, i16 %select_ln571_2

]]></Node>
<StgValue><ssdm name="select_ln570_4"/></StgValue>
</operation>

<operation id="305" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
for.inc.split_ifconv:164 %p_Result_81 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln554_3

]]></Node>
<StgValue><ssdm name="p_Result_81"/></StgValue>
</operation>

<operation id="306" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="54" op_0_bw="53">
<![CDATA[
for.inc.split_ifconv:165 %zext_ln558_3 = zext i53 %p_Result_81

]]></Node>
<StgValue><ssdm name="zext_ln558_3"/></StgValue>
</operation>

<operation id="307" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_80" val="1"/>
<literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.inc.split_ifconv:166 %man_V_10 = sub i54 0, i54 %zext_ln558_3

]]></Node>
<StgValue><ssdm name="man_V_10"/></StgValue>
</operation>

<operation id="308" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
for.inc.split_ifconv:167 %man_V_11 = select i1 %p_Result_80, i54 %man_V_10, i54 %zext_ln558_3

]]></Node>
<StgValue><ssdm name="man_V_11"/></StgValue>
</operation>

<operation id="309" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:170 %icmp_ln570_3 = icmp_sgt  i12 %F2_3, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln570_3"/></StgValue>
</operation>

<operation id="310" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:171 %add_ln570_3 = add i12 %F2_3, i12 4086

]]></Node>
<StgValue><ssdm name="add_ln570_3"/></StgValue>
</operation>

<operation id="311" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:172 %sub_ln570_3 = sub i12 10, i12 %F2_3

]]></Node>
<StgValue><ssdm name="sub_ln570_3"/></StgValue>
</operation>

<operation id="312" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc.split_ifconv:173 %sh_amt_3 = select i1 %icmp_ln570_3, i12 %add_ln570_3, i12 %sub_ln570_3

]]></Node>
<StgValue><ssdm name="sh_amt_3"/></StgValue>
</operation>

<operation id="313" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="12">
<![CDATA[
for.inc.split_ifconv:174 %sext_ln570_3 = sext i12 %sh_amt_3

]]></Node>
<StgValue><ssdm name="sext_ln570_3"/></StgValue>
</operation>

<operation id="314" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:175 %icmp_ln571_3 = icmp_eq  i12 %F2_3, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln571_3"/></StgValue>
</operation>

<operation id="315" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="54">
<![CDATA[
for.inc.split_ifconv:176 %trunc_ln572_3 = trunc i54 %man_V_11

]]></Node>
<StgValue><ssdm name="trunc_ln572_3"/></StgValue>
</operation>

<operation id="316" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:177 %icmp_ln574_3 = icmp_ult  i12 %sh_amt_3, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln574_3"/></StgValue>
</operation>

<operation id="317" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="54" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:178 %zext_ln575_3 = zext i32 %sext_ln570_3

]]></Node>
<StgValue><ssdm name="zext_ln575_3"/></StgValue>
</operation>

<operation id="318" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.inc.split_ifconv:179 %ashr_ln575_3 = ashr i54 %man_V_11, i54 %zext_ln575_3

]]></Node>
<StgValue><ssdm name="ashr_ln575_3"/></StgValue>
</operation>

<operation id="319" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="54">
<![CDATA[
for.inc.split_ifconv:180 %trunc_ln575_3 = trunc i54 %ashr_ln575_3

]]></Node>
<StgValue><ssdm name="trunc_ln575_3"/></StgValue>
</operation>

<operation id="320" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
for.inc.split_ifconv:181 %tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i512.i32, i512 %gmem0_addr_read, i32 127

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="321" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.split_ifconv:182 %select_ln574_19 = select i1 %tmp_42, i16 65535, i16 0

]]></Node>
<StgValue><ssdm name="select_ln574_19"/></StgValue>
</operation>

<operation id="322" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.split_ifconv:183 %select_ln574_3 = select i1 %icmp_ln574_3, i16 %trunc_ln575_3, i16 %select_ln574_19

]]></Node>
<StgValue><ssdm name="select_ln574_3"/></StgValue>
</operation>

<operation id="323" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split_ifconv:184 %tmp_43 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_3, i32 4, i32 11

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="324" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split_ifconv:185 %icmp_ln592_3 = icmp_eq  i8 %tmp_43, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln592_3"/></StgValue>
</operation>

<operation id="325" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="16" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:186 %sext_ln570_3cast = trunc i32 %sext_ln570_3

]]></Node>
<StgValue><ssdm name="sext_ln570_3cast"/></StgValue>
</operation>

<operation id="326" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split_ifconv:187 %shl_ln593_3 = shl i16 %trunc_ln572_3, i16 %sext_ln570_3cast

]]></Node>
<StgValue><ssdm name="shl_ln593_3"/></StgValue>
</operation>

<operation id="327" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.split_ifconv:188 %select_ln592_3 = select i1 %icmp_ln592_3, i16 %shl_ln593_3, i16 0

]]></Node>
<StgValue><ssdm name="select_ln592_3"/></StgValue>
</operation>

<operation id="328" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:189 %xor_ln560_3 = xor i1 %icmp_ln560_3, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln560_3"/></StgValue>
</operation>

<operation id="329" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:190 %and_ln571_3 = and i1 %icmp_ln571_3, i1 %xor_ln560_3

]]></Node>
<StgValue><ssdm name="and_ln571_3"/></StgValue>
</operation>

<operation id="330" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.split_ifconv:191 %select_ln571_3 = select i1 %and_ln571_3, i16 %trunc_ln572_3, i16 %select_ln592_3

]]></Node>
<StgValue><ssdm name="select_ln571_3"/></StgValue>
</operation>

<operation id="331" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:192 %or_ln571_3 = or i1 %icmp_ln560_3, i1 %icmp_ln571_3

]]></Node>
<StgValue><ssdm name="or_ln571_3"/></StgValue>
</operation>

<operation id="332" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:193 %xor_ln571_3 = xor i1 %or_ln571_3, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln571_3"/></StgValue>
</operation>

<operation id="333" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:194 %and_ln570_3 = and i1 %icmp_ln570_3, i1 %xor_ln571_3

]]></Node>
<StgValue><ssdm name="and_ln570_3"/></StgValue>
</operation>

<operation id="334" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.split_ifconv:195 %select_ln570_6 = select i1 %and_ln570_3, i16 %select_ln574_3, i16 %select_ln571_3

]]></Node>
<StgValue><ssdm name="select_ln570_6"/></StgValue>
</operation>

<operation id="335" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
for.inc.split_ifconv:204 %p_Result_83 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln554_4

]]></Node>
<StgValue><ssdm name="p_Result_83"/></StgValue>
</operation>

<operation id="336" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="54" op_0_bw="53">
<![CDATA[
for.inc.split_ifconv:205 %zext_ln558_4 = zext i53 %p_Result_83

]]></Node>
<StgValue><ssdm name="zext_ln558_4"/></StgValue>
</operation>

<operation id="337" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_82" val="1"/>
<literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.inc.split_ifconv:206 %man_V_13 = sub i54 0, i54 %zext_ln558_4

]]></Node>
<StgValue><ssdm name="man_V_13"/></StgValue>
</operation>

<operation id="338" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
for.inc.split_ifconv:207 %man_V_14 = select i1 %p_Result_82, i54 %man_V_13, i54 %zext_ln558_4

]]></Node>
<StgValue><ssdm name="man_V_14"/></StgValue>
</operation>

<operation id="339" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:210 %icmp_ln570_4 = icmp_sgt  i12 %F2_4, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln570_4"/></StgValue>
</operation>

<operation id="340" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:211 %add_ln570_4 = add i12 %F2_4, i12 4086

]]></Node>
<StgValue><ssdm name="add_ln570_4"/></StgValue>
</operation>

<operation id="341" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:212 %sub_ln570_4 = sub i12 10, i12 %F2_4

]]></Node>
<StgValue><ssdm name="sub_ln570_4"/></StgValue>
</operation>

<operation id="342" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc.split_ifconv:213 %sh_amt_4 = select i1 %icmp_ln570_4, i12 %add_ln570_4, i12 %sub_ln570_4

]]></Node>
<StgValue><ssdm name="sh_amt_4"/></StgValue>
</operation>

<operation id="343" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="12">
<![CDATA[
for.inc.split_ifconv:214 %sext_ln570_4 = sext i12 %sh_amt_4

]]></Node>
<StgValue><ssdm name="sext_ln570_4"/></StgValue>
</operation>

<operation id="344" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:215 %icmp_ln571_4 = icmp_eq  i12 %F2_4, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln571_4"/></StgValue>
</operation>

<operation id="345" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="54">
<![CDATA[
for.inc.split_ifconv:216 %trunc_ln572_4 = trunc i54 %man_V_14

]]></Node>
<StgValue><ssdm name="trunc_ln572_4"/></StgValue>
</operation>

<operation id="346" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:217 %icmp_ln574_4 = icmp_ult  i12 %sh_amt_4, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln574_4"/></StgValue>
</operation>

<operation id="347" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="54" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:218 %zext_ln575_4 = zext i32 %sext_ln570_4

]]></Node>
<StgValue><ssdm name="zext_ln575_4"/></StgValue>
</operation>

<operation id="348" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.inc.split_ifconv:219 %ashr_ln575_4 = ashr i54 %man_V_14, i54 %zext_ln575_4

]]></Node>
<StgValue><ssdm name="ashr_ln575_4"/></StgValue>
</operation>

<operation id="349" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="16" op_0_bw="54">
<![CDATA[
for.inc.split_ifconv:220 %trunc_ln575_4 = trunc i54 %ashr_ln575_4

]]></Node>
<StgValue><ssdm name="trunc_ln575_4"/></StgValue>
</operation>

<operation id="350" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
for.inc.split_ifconv:221 %tmp_45 = bitselect i1 @_ssdm_op_BitSelect.i1.i512.i32, i512 %gmem0_addr_read, i32 159

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="351" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.split_ifconv:222 %select_ln574_20 = select i1 %tmp_45, i16 65535, i16 0

]]></Node>
<StgValue><ssdm name="select_ln574_20"/></StgValue>
</operation>

<operation id="352" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.split_ifconv:223 %select_ln574_4 = select i1 %icmp_ln574_4, i16 %trunc_ln575_4, i16 %select_ln574_20

]]></Node>
<StgValue><ssdm name="select_ln574_4"/></StgValue>
</operation>

<operation id="353" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split_ifconv:224 %tmp_46 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_4, i32 4, i32 11

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="354" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split_ifconv:225 %icmp_ln592_4 = icmp_eq  i8 %tmp_46, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln592_4"/></StgValue>
</operation>

<operation id="355" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:226 %sext_ln570_4cast = trunc i32 %sext_ln570_4

]]></Node>
<StgValue><ssdm name="sext_ln570_4cast"/></StgValue>
</operation>

<operation id="356" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split_ifconv:227 %shl_ln593_4 = shl i16 %trunc_ln572_4, i16 %sext_ln570_4cast

]]></Node>
<StgValue><ssdm name="shl_ln593_4"/></StgValue>
</operation>

<operation id="357" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.split_ifconv:228 %select_ln592_4 = select i1 %icmp_ln592_4, i16 %shl_ln593_4, i16 0

]]></Node>
<StgValue><ssdm name="select_ln592_4"/></StgValue>
</operation>

<operation id="358" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:229 %xor_ln560_4 = xor i1 %icmp_ln560_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln560_4"/></StgValue>
</operation>

<operation id="359" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:230 %and_ln571_4 = and i1 %icmp_ln571_4, i1 %xor_ln560_4

]]></Node>
<StgValue><ssdm name="and_ln571_4"/></StgValue>
</operation>

<operation id="360" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.split_ifconv:231 %select_ln571_4 = select i1 %and_ln571_4, i16 %trunc_ln572_4, i16 %select_ln592_4

]]></Node>
<StgValue><ssdm name="select_ln571_4"/></StgValue>
</operation>

<operation id="361" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:232 %or_ln571_4 = or i1 %icmp_ln560_4, i1 %icmp_ln571_4

]]></Node>
<StgValue><ssdm name="or_ln571_4"/></StgValue>
</operation>

<operation id="362" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:233 %xor_ln571_4 = xor i1 %or_ln571_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln571_4"/></StgValue>
</operation>

<operation id="363" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:234 %and_ln570_4 = and i1 %icmp_ln570_4, i1 %xor_ln571_4

]]></Node>
<StgValue><ssdm name="and_ln570_4"/></StgValue>
</operation>

<operation id="364" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.split_ifconv:235 %select_ln570_8 = select i1 %and_ln570_4, i16 %select_ln574_4, i16 %select_ln571_4

]]></Node>
<StgValue><ssdm name="select_ln570_8"/></StgValue>
</operation>

<operation id="365" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
for.inc.split_ifconv:244 %p_Result_85 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln554_5

]]></Node>
<StgValue><ssdm name="p_Result_85"/></StgValue>
</operation>

<operation id="366" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="54" op_0_bw="53">
<![CDATA[
for.inc.split_ifconv:245 %zext_ln558_5 = zext i53 %p_Result_85

]]></Node>
<StgValue><ssdm name="zext_ln558_5"/></StgValue>
</operation>

<operation id="367" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_84" val="1"/>
<literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.inc.split_ifconv:246 %man_V_16 = sub i54 0, i54 %zext_ln558_5

]]></Node>
<StgValue><ssdm name="man_V_16"/></StgValue>
</operation>

<operation id="368" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
for.inc.split_ifconv:247 %man_V_17 = select i1 %p_Result_84, i54 %man_V_16, i54 %zext_ln558_5

]]></Node>
<StgValue><ssdm name="man_V_17"/></StgValue>
</operation>

<operation id="369" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:250 %icmp_ln570_5 = icmp_sgt  i12 %F2_5, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln570_5"/></StgValue>
</operation>

<operation id="370" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:251 %add_ln570_5 = add i12 %F2_5, i12 4086

]]></Node>
<StgValue><ssdm name="add_ln570_5"/></StgValue>
</operation>

<operation id="371" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:252 %sub_ln570_5 = sub i12 10, i12 %F2_5

]]></Node>
<StgValue><ssdm name="sub_ln570_5"/></StgValue>
</operation>

<operation id="372" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc.split_ifconv:253 %sh_amt_5 = select i1 %icmp_ln570_5, i12 %add_ln570_5, i12 %sub_ln570_5

]]></Node>
<StgValue><ssdm name="sh_amt_5"/></StgValue>
</operation>

<operation id="373" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="12">
<![CDATA[
for.inc.split_ifconv:254 %sext_ln570_5 = sext i12 %sh_amt_5

]]></Node>
<StgValue><ssdm name="sext_ln570_5"/></StgValue>
</operation>

<operation id="374" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:255 %icmp_ln571_5 = icmp_eq  i12 %F2_5, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln571_5"/></StgValue>
</operation>

<operation id="375" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="16" op_0_bw="54">
<![CDATA[
for.inc.split_ifconv:256 %trunc_ln572_5 = trunc i54 %man_V_17

]]></Node>
<StgValue><ssdm name="trunc_ln572_5"/></StgValue>
</operation>

<operation id="376" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:257 %icmp_ln574_5 = icmp_ult  i12 %sh_amt_5, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln574_5"/></StgValue>
</operation>

<operation id="377" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="54" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:258 %zext_ln575_5 = zext i32 %sext_ln570_5

]]></Node>
<StgValue><ssdm name="zext_ln575_5"/></StgValue>
</operation>

<operation id="378" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.inc.split_ifconv:259 %ashr_ln575_5 = ashr i54 %man_V_17, i54 %zext_ln575_5

]]></Node>
<StgValue><ssdm name="ashr_ln575_5"/></StgValue>
</operation>

<operation id="379" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="16" op_0_bw="54">
<![CDATA[
for.inc.split_ifconv:260 %trunc_ln575_5 = trunc i54 %ashr_ln575_5

]]></Node>
<StgValue><ssdm name="trunc_ln575_5"/></StgValue>
</operation>

<operation id="380" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
for.inc.split_ifconv:261 %tmp_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i512.i32, i512 %gmem0_addr_read, i32 191

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="381" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.split_ifconv:262 %select_ln574_21 = select i1 %tmp_48, i16 65535, i16 0

]]></Node>
<StgValue><ssdm name="select_ln574_21"/></StgValue>
</operation>

<operation id="382" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.split_ifconv:263 %select_ln574_5 = select i1 %icmp_ln574_5, i16 %trunc_ln575_5, i16 %select_ln574_21

]]></Node>
<StgValue><ssdm name="select_ln574_5"/></StgValue>
</operation>

<operation id="383" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split_ifconv:264 %tmp_49 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_5, i32 4, i32 11

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="384" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split_ifconv:265 %icmp_ln592_5 = icmp_eq  i8 %tmp_49, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln592_5"/></StgValue>
</operation>

<operation id="385" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:266 %sext_ln570_5cast = trunc i32 %sext_ln570_5

]]></Node>
<StgValue><ssdm name="sext_ln570_5cast"/></StgValue>
</operation>

<operation id="386" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split_ifconv:267 %shl_ln593_5 = shl i16 %trunc_ln572_5, i16 %sext_ln570_5cast

]]></Node>
<StgValue><ssdm name="shl_ln593_5"/></StgValue>
</operation>

<operation id="387" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.split_ifconv:268 %select_ln592_5 = select i1 %icmp_ln592_5, i16 %shl_ln593_5, i16 0

]]></Node>
<StgValue><ssdm name="select_ln592_5"/></StgValue>
</operation>

<operation id="388" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:269 %xor_ln560_5 = xor i1 %icmp_ln560_5, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln560_5"/></StgValue>
</operation>

<operation id="389" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:270 %and_ln571_5 = and i1 %icmp_ln571_5, i1 %xor_ln560_5

]]></Node>
<StgValue><ssdm name="and_ln571_5"/></StgValue>
</operation>

<operation id="390" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.split_ifconv:271 %select_ln571_5 = select i1 %and_ln571_5, i16 %trunc_ln572_5, i16 %select_ln592_5

]]></Node>
<StgValue><ssdm name="select_ln571_5"/></StgValue>
</operation>

<operation id="391" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:272 %or_ln571_5 = or i1 %icmp_ln560_5, i1 %icmp_ln571_5

]]></Node>
<StgValue><ssdm name="or_ln571_5"/></StgValue>
</operation>

<operation id="392" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:273 %xor_ln571_5 = xor i1 %or_ln571_5, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln571_5"/></StgValue>
</operation>

<operation id="393" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:274 %and_ln570_5 = and i1 %icmp_ln570_5, i1 %xor_ln571_5

]]></Node>
<StgValue><ssdm name="and_ln570_5"/></StgValue>
</operation>

<operation id="394" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.split_ifconv:275 %select_ln570_10 = select i1 %and_ln570_5, i16 %select_ln574_5, i16 %select_ln571_5

]]></Node>
<StgValue><ssdm name="select_ln570_10"/></StgValue>
</operation>

<operation id="395" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
for.inc.split_ifconv:284 %p_Result_87 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln554_6

]]></Node>
<StgValue><ssdm name="p_Result_87"/></StgValue>
</operation>

<operation id="396" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="54" op_0_bw="53">
<![CDATA[
for.inc.split_ifconv:285 %zext_ln558_6 = zext i53 %p_Result_87

]]></Node>
<StgValue><ssdm name="zext_ln558_6"/></StgValue>
</operation>

<operation id="397" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_86" val="1"/>
<literal name="icmp_ln560_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.inc.split_ifconv:286 %man_V_19 = sub i54 0, i54 %zext_ln558_6

]]></Node>
<StgValue><ssdm name="man_V_19"/></StgValue>
</operation>

<operation id="398" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
for.inc.split_ifconv:287 %man_V_20 = select i1 %p_Result_86, i54 %man_V_19, i54 %zext_ln558_6

]]></Node>
<StgValue><ssdm name="man_V_20"/></StgValue>
</operation>

<operation id="399" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:290 %icmp_ln570_6 = icmp_sgt  i12 %F2_6, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln570_6"/></StgValue>
</operation>

<operation id="400" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:291 %add_ln570_6 = add i12 %F2_6, i12 4086

]]></Node>
<StgValue><ssdm name="add_ln570_6"/></StgValue>
</operation>

<operation id="401" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:292 %sub_ln570_6 = sub i12 10, i12 %F2_6

]]></Node>
<StgValue><ssdm name="sub_ln570_6"/></StgValue>
</operation>

<operation id="402" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc.split_ifconv:293 %sh_amt_6 = select i1 %icmp_ln570_6, i12 %add_ln570_6, i12 %sub_ln570_6

]]></Node>
<StgValue><ssdm name="sh_amt_6"/></StgValue>
</operation>

<operation id="403" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="12">
<![CDATA[
for.inc.split_ifconv:294 %sext_ln570_6 = sext i12 %sh_amt_6

]]></Node>
<StgValue><ssdm name="sext_ln570_6"/></StgValue>
</operation>

<operation id="404" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:295 %icmp_ln571_6 = icmp_eq  i12 %F2_6, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln571_6"/></StgValue>
</operation>

<operation id="405" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="16" op_0_bw="54">
<![CDATA[
for.inc.split_ifconv:296 %trunc_ln572_6 = trunc i54 %man_V_20

]]></Node>
<StgValue><ssdm name="trunc_ln572_6"/></StgValue>
</operation>

<operation id="406" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:297 %icmp_ln574_6 = icmp_ult  i12 %sh_amt_6, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln574_6"/></StgValue>
</operation>

<operation id="407" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="54" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:298 %zext_ln575_6 = zext i32 %sext_ln570_6

]]></Node>
<StgValue><ssdm name="zext_ln575_6"/></StgValue>
</operation>

<operation id="408" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.inc.split_ifconv:299 %ashr_ln575_6 = ashr i54 %man_V_20, i54 %zext_ln575_6

]]></Node>
<StgValue><ssdm name="ashr_ln575_6"/></StgValue>
</operation>

<operation id="409" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="16" op_0_bw="54">
<![CDATA[
for.inc.split_ifconv:300 %trunc_ln575_6 = trunc i54 %ashr_ln575_6

]]></Node>
<StgValue><ssdm name="trunc_ln575_6"/></StgValue>
</operation>

<operation id="410" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
for.inc.split_ifconv:301 %tmp_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i512.i32, i512 %gmem0_addr_read, i32 223

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="411" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.split_ifconv:302 %select_ln574_22 = select i1 %tmp_51, i16 65535, i16 0

]]></Node>
<StgValue><ssdm name="select_ln574_22"/></StgValue>
</operation>

<operation id="412" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.split_ifconv:303 %select_ln574_6 = select i1 %icmp_ln574_6, i16 %trunc_ln575_6, i16 %select_ln574_22

]]></Node>
<StgValue><ssdm name="select_ln574_6"/></StgValue>
</operation>

<operation id="413" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split_ifconv:304 %tmp_52 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_6, i32 4, i32 11

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="414" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split_ifconv:305 %icmp_ln592_6 = icmp_eq  i8 %tmp_52, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln592_6"/></StgValue>
</operation>

<operation id="415" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="16" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:306 %sext_ln570_6cast = trunc i32 %sext_ln570_6

]]></Node>
<StgValue><ssdm name="sext_ln570_6cast"/></StgValue>
</operation>

<operation id="416" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split_ifconv:307 %shl_ln593_6 = shl i16 %trunc_ln572_6, i16 %sext_ln570_6cast

]]></Node>
<StgValue><ssdm name="shl_ln593_6"/></StgValue>
</operation>

<operation id="417" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.split_ifconv:308 %select_ln592_6 = select i1 %icmp_ln592_6, i16 %shl_ln593_6, i16 0

]]></Node>
<StgValue><ssdm name="select_ln592_6"/></StgValue>
</operation>

<operation id="418" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:309 %xor_ln560_6 = xor i1 %icmp_ln560_6, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln560_6"/></StgValue>
</operation>

<operation id="419" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:310 %and_ln571_6 = and i1 %icmp_ln571_6, i1 %xor_ln560_6

]]></Node>
<StgValue><ssdm name="and_ln571_6"/></StgValue>
</operation>

<operation id="420" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.split_ifconv:311 %select_ln571_6 = select i1 %and_ln571_6, i16 %trunc_ln572_6, i16 %select_ln592_6

]]></Node>
<StgValue><ssdm name="select_ln571_6"/></StgValue>
</operation>

<operation id="421" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:312 %or_ln571_6 = or i1 %icmp_ln560_6, i1 %icmp_ln571_6

]]></Node>
<StgValue><ssdm name="or_ln571_6"/></StgValue>
</operation>

<operation id="422" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:313 %xor_ln571_6 = xor i1 %or_ln571_6, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln571_6"/></StgValue>
</operation>

<operation id="423" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:314 %and_ln570_6 = and i1 %icmp_ln570_6, i1 %xor_ln571_6

]]></Node>
<StgValue><ssdm name="and_ln570_6"/></StgValue>
</operation>

<operation id="424" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.split_ifconv:315 %select_ln570_12 = select i1 %and_ln570_6, i16 %select_ln574_6, i16 %select_ln571_6

]]></Node>
<StgValue><ssdm name="select_ln570_12"/></StgValue>
</operation>

<operation id="425" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
for.inc.split_ifconv:324 %p_Result_89 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln554_7

]]></Node>
<StgValue><ssdm name="p_Result_89"/></StgValue>
</operation>

<operation id="426" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="54" op_0_bw="53">
<![CDATA[
for.inc.split_ifconv:325 %zext_ln558_7 = zext i53 %p_Result_89

]]></Node>
<StgValue><ssdm name="zext_ln558_7"/></StgValue>
</operation>

<operation id="427" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_88" val="1"/>
<literal name="icmp_ln560_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.inc.split_ifconv:326 %man_V_22 = sub i54 0, i54 %zext_ln558_7

]]></Node>
<StgValue><ssdm name="man_V_22"/></StgValue>
</operation>

<operation id="428" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
for.inc.split_ifconv:327 %man_V_23 = select i1 %p_Result_88, i54 %man_V_22, i54 %zext_ln558_7

]]></Node>
<StgValue><ssdm name="man_V_23"/></StgValue>
</operation>

<operation id="429" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:330 %icmp_ln570_7 = icmp_sgt  i12 %F2_7, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln570_7"/></StgValue>
</operation>

<operation id="430" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:331 %add_ln570_7 = add i12 %F2_7, i12 4086

]]></Node>
<StgValue><ssdm name="add_ln570_7"/></StgValue>
</operation>

<operation id="431" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:332 %sub_ln570_7 = sub i12 10, i12 %F2_7

]]></Node>
<StgValue><ssdm name="sub_ln570_7"/></StgValue>
</operation>

<operation id="432" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc.split_ifconv:333 %sh_amt_7 = select i1 %icmp_ln570_7, i12 %add_ln570_7, i12 %sub_ln570_7

]]></Node>
<StgValue><ssdm name="sh_amt_7"/></StgValue>
</operation>

<operation id="433" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="12">
<![CDATA[
for.inc.split_ifconv:334 %sext_ln570_7 = sext i12 %sh_amt_7

]]></Node>
<StgValue><ssdm name="sext_ln570_7"/></StgValue>
</operation>

<operation id="434" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:335 %icmp_ln571_7 = icmp_eq  i12 %F2_7, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln571_7"/></StgValue>
</operation>

<operation id="435" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="16" op_0_bw="54">
<![CDATA[
for.inc.split_ifconv:336 %trunc_ln572_7 = trunc i54 %man_V_23

]]></Node>
<StgValue><ssdm name="trunc_ln572_7"/></StgValue>
</operation>

<operation id="436" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:337 %icmp_ln574_7 = icmp_ult  i12 %sh_amt_7, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln574_7"/></StgValue>
</operation>

<operation id="437" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="54" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:338 %zext_ln575_7 = zext i32 %sext_ln570_7

]]></Node>
<StgValue><ssdm name="zext_ln575_7"/></StgValue>
</operation>

<operation id="438" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.inc.split_ifconv:339 %ashr_ln575_7 = ashr i54 %man_V_23, i54 %zext_ln575_7

]]></Node>
<StgValue><ssdm name="ashr_ln575_7"/></StgValue>
</operation>

<operation id="439" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="16" op_0_bw="54">
<![CDATA[
for.inc.split_ifconv:340 %trunc_ln575_7 = trunc i54 %ashr_ln575_7

]]></Node>
<StgValue><ssdm name="trunc_ln575_7"/></StgValue>
</operation>

<operation id="440" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
for.inc.split_ifconv:341 %tmp_54 = bitselect i1 @_ssdm_op_BitSelect.i1.i512.i32, i512 %gmem0_addr_read, i32 255

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="441" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.split_ifconv:342 %select_ln574_23 = select i1 %tmp_54, i16 65535, i16 0

]]></Node>
<StgValue><ssdm name="select_ln574_23"/></StgValue>
</operation>

<operation id="442" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.split_ifconv:343 %select_ln574_7 = select i1 %icmp_ln574_7, i16 %trunc_ln575_7, i16 %select_ln574_23

]]></Node>
<StgValue><ssdm name="select_ln574_7"/></StgValue>
</operation>

<operation id="443" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split_ifconv:344 %tmp_55 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_7, i32 4, i32 11

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="444" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split_ifconv:345 %icmp_ln592_7 = icmp_eq  i8 %tmp_55, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln592_7"/></StgValue>
</operation>

<operation id="445" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="16" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:346 %sext_ln570_7cast = trunc i32 %sext_ln570_7

]]></Node>
<StgValue><ssdm name="sext_ln570_7cast"/></StgValue>
</operation>

<operation id="446" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split_ifconv:347 %shl_ln593_7 = shl i16 %trunc_ln572_7, i16 %sext_ln570_7cast

]]></Node>
<StgValue><ssdm name="shl_ln593_7"/></StgValue>
</operation>

<operation id="447" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.split_ifconv:348 %select_ln592_7 = select i1 %icmp_ln592_7, i16 %shl_ln593_7, i16 0

]]></Node>
<StgValue><ssdm name="select_ln592_7"/></StgValue>
</operation>

<operation id="448" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:349 %xor_ln560_7 = xor i1 %icmp_ln560_7, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln560_7"/></StgValue>
</operation>

<operation id="449" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:350 %and_ln571_7 = and i1 %icmp_ln571_7, i1 %xor_ln560_7

]]></Node>
<StgValue><ssdm name="and_ln571_7"/></StgValue>
</operation>

<operation id="450" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.split_ifconv:351 %select_ln571_7 = select i1 %and_ln571_7, i16 %trunc_ln572_7, i16 %select_ln592_7

]]></Node>
<StgValue><ssdm name="select_ln571_7"/></StgValue>
</operation>

<operation id="451" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:352 %or_ln571_7 = or i1 %icmp_ln560_7, i1 %icmp_ln571_7

]]></Node>
<StgValue><ssdm name="or_ln571_7"/></StgValue>
</operation>

<operation id="452" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:353 %xor_ln571_7 = xor i1 %or_ln571_7, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln571_7"/></StgValue>
</operation>

<operation id="453" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:354 %and_ln570_7 = and i1 %icmp_ln570_7, i1 %xor_ln571_7

]]></Node>
<StgValue><ssdm name="and_ln570_7"/></StgValue>
</operation>

<operation id="454" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.split_ifconv:355 %select_ln570_14 = select i1 %and_ln570_7, i16 %select_ln574_7, i16 %select_ln571_7

]]></Node>
<StgValue><ssdm name="select_ln570_14"/></StgValue>
</operation>

<operation id="455" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
for.inc.split_ifconv:364 %p_Result_91 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln554_8

]]></Node>
<StgValue><ssdm name="p_Result_91"/></StgValue>
</operation>

<operation id="456" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="54" op_0_bw="53">
<![CDATA[
for.inc.split_ifconv:365 %zext_ln558_8 = zext i53 %p_Result_91

]]></Node>
<StgValue><ssdm name="zext_ln558_8"/></StgValue>
</operation>

<operation id="457" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_90" val="1"/>
<literal name="icmp_ln560_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.inc.split_ifconv:366 %man_V_25 = sub i54 0, i54 %zext_ln558_8

]]></Node>
<StgValue><ssdm name="man_V_25"/></StgValue>
</operation>

<operation id="458" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
for.inc.split_ifconv:367 %man_V_26 = select i1 %p_Result_90, i54 %man_V_25, i54 %zext_ln558_8

]]></Node>
<StgValue><ssdm name="man_V_26"/></StgValue>
</operation>

<operation id="459" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:370 %icmp_ln570_8 = icmp_sgt  i12 %F2_8, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln570_8"/></StgValue>
</operation>

<operation id="460" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:371 %add_ln570_8 = add i12 %F2_8, i12 4086

]]></Node>
<StgValue><ssdm name="add_ln570_8"/></StgValue>
</operation>

<operation id="461" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:372 %sub_ln570_8 = sub i12 10, i12 %F2_8

]]></Node>
<StgValue><ssdm name="sub_ln570_8"/></StgValue>
</operation>

<operation id="462" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc.split_ifconv:373 %sh_amt_8 = select i1 %icmp_ln570_8, i12 %add_ln570_8, i12 %sub_ln570_8

]]></Node>
<StgValue><ssdm name="sh_amt_8"/></StgValue>
</operation>

<operation id="463" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="12">
<![CDATA[
for.inc.split_ifconv:374 %sext_ln570_8 = sext i12 %sh_amt_8

]]></Node>
<StgValue><ssdm name="sext_ln570_8"/></StgValue>
</operation>

<operation id="464" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:375 %icmp_ln571_8 = icmp_eq  i12 %F2_8, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln571_8"/></StgValue>
</operation>

<operation id="465" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="16" op_0_bw="54">
<![CDATA[
for.inc.split_ifconv:376 %trunc_ln572_8 = trunc i54 %man_V_26

]]></Node>
<StgValue><ssdm name="trunc_ln572_8"/></StgValue>
</operation>

<operation id="466" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:377 %icmp_ln574_8 = icmp_ult  i12 %sh_amt_8, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln574_8"/></StgValue>
</operation>

<operation id="467" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="54" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:378 %zext_ln575_8 = zext i32 %sext_ln570_8

]]></Node>
<StgValue><ssdm name="zext_ln575_8"/></StgValue>
</operation>

<operation id="468" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.inc.split_ifconv:379 %ashr_ln575_8 = ashr i54 %man_V_26, i54 %zext_ln575_8

]]></Node>
<StgValue><ssdm name="ashr_ln575_8"/></StgValue>
</operation>

<operation id="469" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="16" op_0_bw="54">
<![CDATA[
for.inc.split_ifconv:380 %trunc_ln575_8 = trunc i54 %ashr_ln575_8

]]></Node>
<StgValue><ssdm name="trunc_ln575_8"/></StgValue>
</operation>

<operation id="470" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
for.inc.split_ifconv:381 %tmp_57 = bitselect i1 @_ssdm_op_BitSelect.i1.i512.i32, i512 %gmem0_addr_read, i32 287

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="471" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.split_ifconv:382 %select_ln574_24 = select i1 %tmp_57, i16 65535, i16 0

]]></Node>
<StgValue><ssdm name="select_ln574_24"/></StgValue>
</operation>

<operation id="472" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.split_ifconv:383 %select_ln574_8 = select i1 %icmp_ln574_8, i16 %trunc_ln575_8, i16 %select_ln574_24

]]></Node>
<StgValue><ssdm name="select_ln574_8"/></StgValue>
</operation>

<operation id="473" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split_ifconv:384 %tmp_58 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_8, i32 4, i32 11

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="474" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split_ifconv:385 %icmp_ln592_8 = icmp_eq  i8 %tmp_58, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln592_8"/></StgValue>
</operation>

<operation id="475" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="16" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:386 %sext_ln570_8cast = trunc i32 %sext_ln570_8

]]></Node>
<StgValue><ssdm name="sext_ln570_8cast"/></StgValue>
</operation>

<operation id="476" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split_ifconv:387 %shl_ln593_8 = shl i16 %trunc_ln572_8, i16 %sext_ln570_8cast

]]></Node>
<StgValue><ssdm name="shl_ln593_8"/></StgValue>
</operation>

<operation id="477" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.split_ifconv:388 %select_ln592_8 = select i1 %icmp_ln592_8, i16 %shl_ln593_8, i16 0

]]></Node>
<StgValue><ssdm name="select_ln592_8"/></StgValue>
</operation>

<operation id="478" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:389 %xor_ln560_8 = xor i1 %icmp_ln560_8, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln560_8"/></StgValue>
</operation>

<operation id="479" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:390 %and_ln571_8 = and i1 %icmp_ln571_8, i1 %xor_ln560_8

]]></Node>
<StgValue><ssdm name="and_ln571_8"/></StgValue>
</operation>

<operation id="480" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.split_ifconv:391 %select_ln571_8 = select i1 %and_ln571_8, i16 %trunc_ln572_8, i16 %select_ln592_8

]]></Node>
<StgValue><ssdm name="select_ln571_8"/></StgValue>
</operation>

<operation id="481" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:392 %or_ln571_8 = or i1 %icmp_ln560_8, i1 %icmp_ln571_8

]]></Node>
<StgValue><ssdm name="or_ln571_8"/></StgValue>
</operation>

<operation id="482" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:393 %xor_ln571_8 = xor i1 %or_ln571_8, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln571_8"/></StgValue>
</operation>

<operation id="483" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:394 %and_ln570_8 = and i1 %icmp_ln570_8, i1 %xor_ln571_8

]]></Node>
<StgValue><ssdm name="and_ln570_8"/></StgValue>
</operation>

<operation id="484" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.split_ifconv:395 %select_ln570_16 = select i1 %and_ln570_8, i16 %select_ln574_8, i16 %select_ln571_8

]]></Node>
<StgValue><ssdm name="select_ln570_16"/></StgValue>
</operation>

<operation id="485" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
for.inc.split_ifconv:404 %p_Result_93 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln554_9

]]></Node>
<StgValue><ssdm name="p_Result_93"/></StgValue>
</operation>

<operation id="486" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="54" op_0_bw="53">
<![CDATA[
for.inc.split_ifconv:405 %zext_ln558_9 = zext i53 %p_Result_93

]]></Node>
<StgValue><ssdm name="zext_ln558_9"/></StgValue>
</operation>

<operation id="487" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_92" val="1"/>
<literal name="icmp_ln560_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.inc.split_ifconv:406 %man_V_28 = sub i54 0, i54 %zext_ln558_9

]]></Node>
<StgValue><ssdm name="man_V_28"/></StgValue>
</operation>

<operation id="488" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
for.inc.split_ifconv:407 %man_V_29 = select i1 %p_Result_92, i54 %man_V_28, i54 %zext_ln558_9

]]></Node>
<StgValue><ssdm name="man_V_29"/></StgValue>
</operation>

<operation id="489" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:410 %icmp_ln570_9 = icmp_sgt  i12 %F2_9, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln570_9"/></StgValue>
</operation>

<operation id="490" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:411 %add_ln570_9 = add i12 %F2_9, i12 4086

]]></Node>
<StgValue><ssdm name="add_ln570_9"/></StgValue>
</operation>

<operation id="491" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:412 %sub_ln570_9 = sub i12 10, i12 %F2_9

]]></Node>
<StgValue><ssdm name="sub_ln570_9"/></StgValue>
</operation>

<operation id="492" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc.split_ifconv:413 %sh_amt_9 = select i1 %icmp_ln570_9, i12 %add_ln570_9, i12 %sub_ln570_9

]]></Node>
<StgValue><ssdm name="sh_amt_9"/></StgValue>
</operation>

<operation id="493" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="12">
<![CDATA[
for.inc.split_ifconv:414 %sext_ln570_9 = sext i12 %sh_amt_9

]]></Node>
<StgValue><ssdm name="sext_ln570_9"/></StgValue>
</operation>

<operation id="494" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:415 %icmp_ln571_9 = icmp_eq  i12 %F2_9, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln571_9"/></StgValue>
</operation>

<operation id="495" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="16" op_0_bw="54">
<![CDATA[
for.inc.split_ifconv:416 %trunc_ln572_9 = trunc i54 %man_V_29

]]></Node>
<StgValue><ssdm name="trunc_ln572_9"/></StgValue>
</operation>

<operation id="496" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:417 %icmp_ln574_9 = icmp_ult  i12 %sh_amt_9, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln574_9"/></StgValue>
</operation>

<operation id="497" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="54" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:418 %zext_ln575_9 = zext i32 %sext_ln570_9

]]></Node>
<StgValue><ssdm name="zext_ln575_9"/></StgValue>
</operation>

<operation id="498" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.inc.split_ifconv:419 %ashr_ln575_9 = ashr i54 %man_V_29, i54 %zext_ln575_9

]]></Node>
<StgValue><ssdm name="ashr_ln575_9"/></StgValue>
</operation>

<operation id="499" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="16" op_0_bw="54">
<![CDATA[
for.inc.split_ifconv:420 %trunc_ln575_9 = trunc i54 %ashr_ln575_9

]]></Node>
<StgValue><ssdm name="trunc_ln575_9"/></StgValue>
</operation>

<operation id="500" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
for.inc.split_ifconv:421 %tmp_60 = bitselect i1 @_ssdm_op_BitSelect.i1.i512.i32, i512 %gmem0_addr_read, i32 319

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="501" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.split_ifconv:422 %select_ln574_25 = select i1 %tmp_60, i16 65535, i16 0

]]></Node>
<StgValue><ssdm name="select_ln574_25"/></StgValue>
</operation>

<operation id="502" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.split_ifconv:423 %select_ln574_9 = select i1 %icmp_ln574_9, i16 %trunc_ln575_9, i16 %select_ln574_25

]]></Node>
<StgValue><ssdm name="select_ln574_9"/></StgValue>
</operation>

<operation id="503" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split_ifconv:424 %tmp_61 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_9, i32 4, i32 11

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="504" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split_ifconv:425 %icmp_ln592_9 = icmp_eq  i8 %tmp_61, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln592_9"/></StgValue>
</operation>

<operation id="505" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="16" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:426 %sext_ln570_9cast = trunc i32 %sext_ln570_9

]]></Node>
<StgValue><ssdm name="sext_ln570_9cast"/></StgValue>
</operation>

<operation id="506" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split_ifconv:427 %shl_ln593_9 = shl i16 %trunc_ln572_9, i16 %sext_ln570_9cast

]]></Node>
<StgValue><ssdm name="shl_ln593_9"/></StgValue>
</operation>

<operation id="507" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.split_ifconv:428 %select_ln592_9 = select i1 %icmp_ln592_9, i16 %shl_ln593_9, i16 0

]]></Node>
<StgValue><ssdm name="select_ln592_9"/></StgValue>
</operation>

<operation id="508" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:429 %xor_ln560_9 = xor i1 %icmp_ln560_9, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln560_9"/></StgValue>
</operation>

<operation id="509" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:430 %and_ln571_9 = and i1 %icmp_ln571_9, i1 %xor_ln560_9

]]></Node>
<StgValue><ssdm name="and_ln571_9"/></StgValue>
</operation>

<operation id="510" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.split_ifconv:431 %select_ln571_9 = select i1 %and_ln571_9, i16 %trunc_ln572_9, i16 %select_ln592_9

]]></Node>
<StgValue><ssdm name="select_ln571_9"/></StgValue>
</operation>

<operation id="511" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:432 %or_ln571_9 = or i1 %icmp_ln560_9, i1 %icmp_ln571_9

]]></Node>
<StgValue><ssdm name="or_ln571_9"/></StgValue>
</operation>

<operation id="512" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:433 %xor_ln571_9 = xor i1 %or_ln571_9, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln571_9"/></StgValue>
</operation>

<operation id="513" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:434 %and_ln570_9 = and i1 %icmp_ln570_9, i1 %xor_ln571_9

]]></Node>
<StgValue><ssdm name="and_ln570_9"/></StgValue>
</operation>

<operation id="514" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.split_ifconv:435 %select_ln570_18 = select i1 %and_ln570_9, i16 %select_ln574_9, i16 %select_ln571_9

]]></Node>
<StgValue><ssdm name="select_ln570_18"/></StgValue>
</operation>

<operation id="515" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
for.inc.split_ifconv:444 %p_Result_95 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln554_10

]]></Node>
<StgValue><ssdm name="p_Result_95"/></StgValue>
</operation>

<operation id="516" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="54" op_0_bw="53">
<![CDATA[
for.inc.split_ifconv:445 %zext_ln558_10 = zext i53 %p_Result_95

]]></Node>
<StgValue><ssdm name="zext_ln558_10"/></StgValue>
</operation>

<operation id="517" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_94" val="1"/>
<literal name="icmp_ln560_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.inc.split_ifconv:446 %man_V_31 = sub i54 0, i54 %zext_ln558_10

]]></Node>
<StgValue><ssdm name="man_V_31"/></StgValue>
</operation>

<operation id="518" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
for.inc.split_ifconv:447 %man_V_32 = select i1 %p_Result_94, i54 %man_V_31, i54 %zext_ln558_10

]]></Node>
<StgValue><ssdm name="man_V_32"/></StgValue>
</operation>

<operation id="519" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:450 %icmp_ln570_10 = icmp_sgt  i12 %F2_10, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln570_10"/></StgValue>
</operation>

<operation id="520" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:451 %add_ln570_10 = add i12 %F2_10, i12 4086

]]></Node>
<StgValue><ssdm name="add_ln570_10"/></StgValue>
</operation>

<operation id="521" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:452 %sub_ln570_10 = sub i12 10, i12 %F2_10

]]></Node>
<StgValue><ssdm name="sub_ln570_10"/></StgValue>
</operation>

<operation id="522" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc.split_ifconv:453 %sh_amt_10 = select i1 %icmp_ln570_10, i12 %add_ln570_10, i12 %sub_ln570_10

]]></Node>
<StgValue><ssdm name="sh_amt_10"/></StgValue>
</operation>

<operation id="523" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="12">
<![CDATA[
for.inc.split_ifconv:454 %sext_ln570_10 = sext i12 %sh_amt_10

]]></Node>
<StgValue><ssdm name="sext_ln570_10"/></StgValue>
</operation>

<operation id="524" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:455 %icmp_ln571_10 = icmp_eq  i12 %F2_10, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln571_10"/></StgValue>
</operation>

<operation id="525" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="16" op_0_bw="54">
<![CDATA[
for.inc.split_ifconv:456 %trunc_ln572_10 = trunc i54 %man_V_32

]]></Node>
<StgValue><ssdm name="trunc_ln572_10"/></StgValue>
</operation>

<operation id="526" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:457 %icmp_ln574_10 = icmp_ult  i12 %sh_amt_10, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln574_10"/></StgValue>
</operation>

<operation id="527" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="54" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:458 %zext_ln575_10 = zext i32 %sext_ln570_10

]]></Node>
<StgValue><ssdm name="zext_ln575_10"/></StgValue>
</operation>

<operation id="528" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.inc.split_ifconv:459 %ashr_ln575_10 = ashr i54 %man_V_32, i54 %zext_ln575_10

]]></Node>
<StgValue><ssdm name="ashr_ln575_10"/></StgValue>
</operation>

<operation id="529" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="16" op_0_bw="54">
<![CDATA[
for.inc.split_ifconv:460 %trunc_ln575_10 = trunc i54 %ashr_ln575_10

]]></Node>
<StgValue><ssdm name="trunc_ln575_10"/></StgValue>
</operation>

<operation id="530" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
for.inc.split_ifconv:461 %tmp_63 = bitselect i1 @_ssdm_op_BitSelect.i1.i512.i32, i512 %gmem0_addr_read, i32 351

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="531" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.split_ifconv:462 %select_ln574_26 = select i1 %tmp_63, i16 65535, i16 0

]]></Node>
<StgValue><ssdm name="select_ln574_26"/></StgValue>
</operation>

<operation id="532" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.split_ifconv:463 %select_ln574_10 = select i1 %icmp_ln574_10, i16 %trunc_ln575_10, i16 %select_ln574_26

]]></Node>
<StgValue><ssdm name="select_ln574_10"/></StgValue>
</operation>

<operation id="533" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split_ifconv:464 %tmp_64 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_10, i32 4, i32 11

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="534" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split_ifconv:465 %icmp_ln592_10 = icmp_eq  i8 %tmp_64, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln592_10"/></StgValue>
</operation>

<operation id="535" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="16" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:466 %sext_ln570_10cast = trunc i32 %sext_ln570_10

]]></Node>
<StgValue><ssdm name="sext_ln570_10cast"/></StgValue>
</operation>

<operation id="536" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split_ifconv:467 %shl_ln593_10 = shl i16 %trunc_ln572_10, i16 %sext_ln570_10cast

]]></Node>
<StgValue><ssdm name="shl_ln593_10"/></StgValue>
</operation>

<operation id="537" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.split_ifconv:468 %select_ln592_10 = select i1 %icmp_ln592_10, i16 %shl_ln593_10, i16 0

]]></Node>
<StgValue><ssdm name="select_ln592_10"/></StgValue>
</operation>

<operation id="538" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:469 %xor_ln560_10 = xor i1 %icmp_ln560_10, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln560_10"/></StgValue>
</operation>

<operation id="539" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:470 %and_ln571_10 = and i1 %icmp_ln571_10, i1 %xor_ln560_10

]]></Node>
<StgValue><ssdm name="and_ln571_10"/></StgValue>
</operation>

<operation id="540" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.split_ifconv:471 %select_ln571_10 = select i1 %and_ln571_10, i16 %trunc_ln572_10, i16 %select_ln592_10

]]></Node>
<StgValue><ssdm name="select_ln571_10"/></StgValue>
</operation>

<operation id="541" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:472 %or_ln571_10 = or i1 %icmp_ln560_10, i1 %icmp_ln571_10

]]></Node>
<StgValue><ssdm name="or_ln571_10"/></StgValue>
</operation>

<operation id="542" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:473 %xor_ln571_10 = xor i1 %or_ln571_10, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln571_10"/></StgValue>
</operation>

<operation id="543" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:474 %and_ln570_10 = and i1 %icmp_ln570_10, i1 %xor_ln571_10

]]></Node>
<StgValue><ssdm name="and_ln570_10"/></StgValue>
</operation>

<operation id="544" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.split_ifconv:475 %select_ln570_20 = select i1 %and_ln570_10, i16 %select_ln574_10, i16 %select_ln571_10

]]></Node>
<StgValue><ssdm name="select_ln570_20"/></StgValue>
</operation>

<operation id="545" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
for.inc.split_ifconv:484 %p_Result_97 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln554_11

]]></Node>
<StgValue><ssdm name="p_Result_97"/></StgValue>
</operation>

<operation id="546" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="54" op_0_bw="53">
<![CDATA[
for.inc.split_ifconv:485 %zext_ln558_11 = zext i53 %p_Result_97

]]></Node>
<StgValue><ssdm name="zext_ln558_11"/></StgValue>
</operation>

<operation id="547" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_96" val="1"/>
<literal name="icmp_ln560_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.inc.split_ifconv:486 %man_V_34 = sub i54 0, i54 %zext_ln558_11

]]></Node>
<StgValue><ssdm name="man_V_34"/></StgValue>
</operation>

<operation id="548" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
for.inc.split_ifconv:487 %man_V_35 = select i1 %p_Result_96, i54 %man_V_34, i54 %zext_ln558_11

]]></Node>
<StgValue><ssdm name="man_V_35"/></StgValue>
</operation>

<operation id="549" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:490 %icmp_ln570_11 = icmp_sgt  i12 %F2_11, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln570_11"/></StgValue>
</operation>

<operation id="550" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:491 %add_ln570_11 = add i12 %F2_11, i12 4086

]]></Node>
<StgValue><ssdm name="add_ln570_11"/></StgValue>
</operation>

<operation id="551" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:492 %sub_ln570_11 = sub i12 10, i12 %F2_11

]]></Node>
<StgValue><ssdm name="sub_ln570_11"/></StgValue>
</operation>

<operation id="552" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc.split_ifconv:493 %sh_amt_11 = select i1 %icmp_ln570_11, i12 %add_ln570_11, i12 %sub_ln570_11

]]></Node>
<StgValue><ssdm name="sh_amt_11"/></StgValue>
</operation>

<operation id="553" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="12">
<![CDATA[
for.inc.split_ifconv:494 %sext_ln570_11 = sext i12 %sh_amt_11

]]></Node>
<StgValue><ssdm name="sext_ln570_11"/></StgValue>
</operation>

<operation id="554" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:495 %icmp_ln571_11 = icmp_eq  i12 %F2_11, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln571_11"/></StgValue>
</operation>

<operation id="555" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="16" op_0_bw="54">
<![CDATA[
for.inc.split_ifconv:496 %trunc_ln572_11 = trunc i54 %man_V_35

]]></Node>
<StgValue><ssdm name="trunc_ln572_11"/></StgValue>
</operation>

<operation id="556" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:497 %icmp_ln574_11 = icmp_ult  i12 %sh_amt_11, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln574_11"/></StgValue>
</operation>

<operation id="557" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="54" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:498 %zext_ln575_11 = zext i32 %sext_ln570_11

]]></Node>
<StgValue><ssdm name="zext_ln575_11"/></StgValue>
</operation>

<operation id="558" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.inc.split_ifconv:499 %ashr_ln575_11 = ashr i54 %man_V_35, i54 %zext_ln575_11

]]></Node>
<StgValue><ssdm name="ashr_ln575_11"/></StgValue>
</operation>

<operation id="559" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="16" op_0_bw="54">
<![CDATA[
for.inc.split_ifconv:500 %trunc_ln575_11 = trunc i54 %ashr_ln575_11

]]></Node>
<StgValue><ssdm name="trunc_ln575_11"/></StgValue>
</operation>

<operation id="560" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
for.inc.split_ifconv:501 %tmp_66 = bitselect i1 @_ssdm_op_BitSelect.i1.i512.i32, i512 %gmem0_addr_read, i32 383

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="561" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.split_ifconv:502 %select_ln574_27 = select i1 %tmp_66, i16 65535, i16 0

]]></Node>
<StgValue><ssdm name="select_ln574_27"/></StgValue>
</operation>

<operation id="562" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.split_ifconv:503 %select_ln574_11 = select i1 %icmp_ln574_11, i16 %trunc_ln575_11, i16 %select_ln574_27

]]></Node>
<StgValue><ssdm name="select_ln574_11"/></StgValue>
</operation>

<operation id="563" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split_ifconv:504 %tmp_67 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_11, i32 4, i32 11

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="564" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split_ifconv:505 %icmp_ln592_11 = icmp_eq  i8 %tmp_67, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln592_11"/></StgValue>
</operation>

<operation id="565" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="16" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:506 %sext_ln570_11cast = trunc i32 %sext_ln570_11

]]></Node>
<StgValue><ssdm name="sext_ln570_11cast"/></StgValue>
</operation>

<operation id="566" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split_ifconv:507 %shl_ln593_11 = shl i16 %trunc_ln572_11, i16 %sext_ln570_11cast

]]></Node>
<StgValue><ssdm name="shl_ln593_11"/></StgValue>
</operation>

<operation id="567" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.split_ifconv:508 %select_ln592_11 = select i1 %icmp_ln592_11, i16 %shl_ln593_11, i16 0

]]></Node>
<StgValue><ssdm name="select_ln592_11"/></StgValue>
</operation>

<operation id="568" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:509 %xor_ln560_11 = xor i1 %icmp_ln560_11, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln560_11"/></StgValue>
</operation>

<operation id="569" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:510 %and_ln571_11 = and i1 %icmp_ln571_11, i1 %xor_ln560_11

]]></Node>
<StgValue><ssdm name="and_ln571_11"/></StgValue>
</operation>

<operation id="570" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.split_ifconv:511 %select_ln571_11 = select i1 %and_ln571_11, i16 %trunc_ln572_11, i16 %select_ln592_11

]]></Node>
<StgValue><ssdm name="select_ln571_11"/></StgValue>
</operation>

<operation id="571" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:512 %or_ln571_11 = or i1 %icmp_ln560_11, i1 %icmp_ln571_11

]]></Node>
<StgValue><ssdm name="or_ln571_11"/></StgValue>
</operation>

<operation id="572" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:513 %xor_ln571_11 = xor i1 %or_ln571_11, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln571_11"/></StgValue>
</operation>

<operation id="573" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:514 %and_ln570_11 = and i1 %icmp_ln570_11, i1 %xor_ln571_11

]]></Node>
<StgValue><ssdm name="and_ln570_11"/></StgValue>
</operation>

<operation id="574" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.split_ifconv:515 %select_ln570_22 = select i1 %and_ln570_11, i16 %select_ln574_11, i16 %select_ln571_11

]]></Node>
<StgValue><ssdm name="select_ln570_22"/></StgValue>
</operation>

<operation id="575" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
for.inc.split_ifconv:524 %p_Result_99 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln554_12

]]></Node>
<StgValue><ssdm name="p_Result_99"/></StgValue>
</operation>

<operation id="576" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="54" op_0_bw="53">
<![CDATA[
for.inc.split_ifconv:525 %zext_ln558_12 = zext i53 %p_Result_99

]]></Node>
<StgValue><ssdm name="zext_ln558_12"/></StgValue>
</operation>

<operation id="577" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_98" val="1"/>
<literal name="icmp_ln560_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.inc.split_ifconv:526 %man_V_37 = sub i54 0, i54 %zext_ln558_12

]]></Node>
<StgValue><ssdm name="man_V_37"/></StgValue>
</operation>

<operation id="578" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
for.inc.split_ifconv:527 %man_V_38 = select i1 %p_Result_98, i54 %man_V_37, i54 %zext_ln558_12

]]></Node>
<StgValue><ssdm name="man_V_38"/></StgValue>
</operation>

<operation id="579" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:530 %icmp_ln570_12 = icmp_sgt  i12 %F2_12, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln570_12"/></StgValue>
</operation>

<operation id="580" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:531 %add_ln570_12 = add i12 %F2_12, i12 4086

]]></Node>
<StgValue><ssdm name="add_ln570_12"/></StgValue>
</operation>

<operation id="581" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:532 %sub_ln570_12 = sub i12 10, i12 %F2_12

]]></Node>
<StgValue><ssdm name="sub_ln570_12"/></StgValue>
</operation>

<operation id="582" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc.split_ifconv:533 %sh_amt_12 = select i1 %icmp_ln570_12, i12 %add_ln570_12, i12 %sub_ln570_12

]]></Node>
<StgValue><ssdm name="sh_amt_12"/></StgValue>
</operation>

<operation id="583" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="12">
<![CDATA[
for.inc.split_ifconv:534 %sext_ln570_12 = sext i12 %sh_amt_12

]]></Node>
<StgValue><ssdm name="sext_ln570_12"/></StgValue>
</operation>

<operation id="584" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:535 %icmp_ln571_12 = icmp_eq  i12 %F2_12, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln571_12"/></StgValue>
</operation>

<operation id="585" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="16" op_0_bw="54">
<![CDATA[
for.inc.split_ifconv:536 %trunc_ln572_12 = trunc i54 %man_V_38

]]></Node>
<StgValue><ssdm name="trunc_ln572_12"/></StgValue>
</operation>

<operation id="586" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:537 %icmp_ln574_12 = icmp_ult  i12 %sh_amt_12, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln574_12"/></StgValue>
</operation>

<operation id="587" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="54" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:538 %zext_ln575_12 = zext i32 %sext_ln570_12

]]></Node>
<StgValue><ssdm name="zext_ln575_12"/></StgValue>
</operation>

<operation id="588" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.inc.split_ifconv:539 %ashr_ln575_12 = ashr i54 %man_V_38, i54 %zext_ln575_12

]]></Node>
<StgValue><ssdm name="ashr_ln575_12"/></StgValue>
</operation>

<operation id="589" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="16" op_0_bw="54">
<![CDATA[
for.inc.split_ifconv:540 %trunc_ln575_12 = trunc i54 %ashr_ln575_12

]]></Node>
<StgValue><ssdm name="trunc_ln575_12"/></StgValue>
</operation>

<operation id="590" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
for.inc.split_ifconv:541 %tmp_69 = bitselect i1 @_ssdm_op_BitSelect.i1.i512.i32, i512 %gmem0_addr_read, i32 415

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="591" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.split_ifconv:542 %select_ln574_28 = select i1 %tmp_69, i16 65535, i16 0

]]></Node>
<StgValue><ssdm name="select_ln574_28"/></StgValue>
</operation>

<operation id="592" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.split_ifconv:543 %select_ln574_12 = select i1 %icmp_ln574_12, i16 %trunc_ln575_12, i16 %select_ln574_28

]]></Node>
<StgValue><ssdm name="select_ln574_12"/></StgValue>
</operation>

<operation id="593" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split_ifconv:544 %tmp_70 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_12, i32 4, i32 11

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="594" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split_ifconv:545 %icmp_ln592_12 = icmp_eq  i8 %tmp_70, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln592_12"/></StgValue>
</operation>

<operation id="595" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="16" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:546 %sext_ln570_12cast = trunc i32 %sext_ln570_12

]]></Node>
<StgValue><ssdm name="sext_ln570_12cast"/></StgValue>
</operation>

<operation id="596" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split_ifconv:547 %shl_ln593_12 = shl i16 %trunc_ln572_12, i16 %sext_ln570_12cast

]]></Node>
<StgValue><ssdm name="shl_ln593_12"/></StgValue>
</operation>

<operation id="597" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.split_ifconv:548 %select_ln592_12 = select i1 %icmp_ln592_12, i16 %shl_ln593_12, i16 0

]]></Node>
<StgValue><ssdm name="select_ln592_12"/></StgValue>
</operation>

<operation id="598" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:549 %xor_ln560_12 = xor i1 %icmp_ln560_12, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln560_12"/></StgValue>
</operation>

<operation id="599" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:550 %and_ln571_12 = and i1 %icmp_ln571_12, i1 %xor_ln560_12

]]></Node>
<StgValue><ssdm name="and_ln571_12"/></StgValue>
</operation>

<operation id="600" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.split_ifconv:551 %select_ln571_12 = select i1 %and_ln571_12, i16 %trunc_ln572_12, i16 %select_ln592_12

]]></Node>
<StgValue><ssdm name="select_ln571_12"/></StgValue>
</operation>

<operation id="601" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:552 %or_ln571_12 = or i1 %icmp_ln560_12, i1 %icmp_ln571_12

]]></Node>
<StgValue><ssdm name="or_ln571_12"/></StgValue>
</operation>

<operation id="602" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:553 %xor_ln571_12 = xor i1 %or_ln571_12, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln571_12"/></StgValue>
</operation>

<operation id="603" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:554 %and_ln570_12 = and i1 %icmp_ln570_12, i1 %xor_ln571_12

]]></Node>
<StgValue><ssdm name="and_ln570_12"/></StgValue>
</operation>

<operation id="604" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.split_ifconv:555 %select_ln570_24 = select i1 %and_ln570_12, i16 %select_ln574_12, i16 %select_ln571_12

]]></Node>
<StgValue><ssdm name="select_ln570_24"/></StgValue>
</operation>

<operation id="605" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
for.inc.split_ifconv:564 %p_Result_101 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln554_13

]]></Node>
<StgValue><ssdm name="p_Result_101"/></StgValue>
</operation>

<operation id="606" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="54" op_0_bw="53">
<![CDATA[
for.inc.split_ifconv:565 %zext_ln558_13 = zext i53 %p_Result_101

]]></Node>
<StgValue><ssdm name="zext_ln558_13"/></StgValue>
</operation>

<operation id="607" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_100" val="1"/>
<literal name="icmp_ln560_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.inc.split_ifconv:566 %man_V_40 = sub i54 0, i54 %zext_ln558_13

]]></Node>
<StgValue><ssdm name="man_V_40"/></StgValue>
</operation>

<operation id="608" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
for.inc.split_ifconv:567 %man_V_41 = select i1 %p_Result_100, i54 %man_V_40, i54 %zext_ln558_13

]]></Node>
<StgValue><ssdm name="man_V_41"/></StgValue>
</operation>

<operation id="609" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:570 %icmp_ln570_13 = icmp_sgt  i12 %F2_13, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln570_13"/></StgValue>
</operation>

<operation id="610" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:571 %add_ln570_13 = add i12 %F2_13, i12 4086

]]></Node>
<StgValue><ssdm name="add_ln570_13"/></StgValue>
</operation>

<operation id="611" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:572 %sub_ln570_13 = sub i12 10, i12 %F2_13

]]></Node>
<StgValue><ssdm name="sub_ln570_13"/></StgValue>
</operation>

<operation id="612" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc.split_ifconv:573 %sh_amt_13 = select i1 %icmp_ln570_13, i12 %add_ln570_13, i12 %sub_ln570_13

]]></Node>
<StgValue><ssdm name="sh_amt_13"/></StgValue>
</operation>

<operation id="613" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="12">
<![CDATA[
for.inc.split_ifconv:574 %sext_ln570_13 = sext i12 %sh_amt_13

]]></Node>
<StgValue><ssdm name="sext_ln570_13"/></StgValue>
</operation>

<operation id="614" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:575 %icmp_ln571_13 = icmp_eq  i12 %F2_13, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln571_13"/></StgValue>
</operation>

<operation id="615" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="16" op_0_bw="54">
<![CDATA[
for.inc.split_ifconv:576 %trunc_ln572_13 = trunc i54 %man_V_41

]]></Node>
<StgValue><ssdm name="trunc_ln572_13"/></StgValue>
</operation>

<operation id="616" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:577 %icmp_ln574_13 = icmp_ult  i12 %sh_amt_13, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln574_13"/></StgValue>
</operation>

<operation id="617" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="54" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:578 %zext_ln575_13 = zext i32 %sext_ln570_13

]]></Node>
<StgValue><ssdm name="zext_ln575_13"/></StgValue>
</operation>

<operation id="618" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.inc.split_ifconv:579 %ashr_ln575_13 = ashr i54 %man_V_41, i54 %zext_ln575_13

]]></Node>
<StgValue><ssdm name="ashr_ln575_13"/></StgValue>
</operation>

<operation id="619" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="16" op_0_bw="54">
<![CDATA[
for.inc.split_ifconv:580 %trunc_ln575_13 = trunc i54 %ashr_ln575_13

]]></Node>
<StgValue><ssdm name="trunc_ln575_13"/></StgValue>
</operation>

<operation id="620" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
for.inc.split_ifconv:581 %tmp_72 = bitselect i1 @_ssdm_op_BitSelect.i1.i512.i32, i512 %gmem0_addr_read, i32 447

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="621" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.split_ifconv:582 %select_ln574_29 = select i1 %tmp_72, i16 65535, i16 0

]]></Node>
<StgValue><ssdm name="select_ln574_29"/></StgValue>
</operation>

<operation id="622" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.split_ifconv:583 %select_ln574_13 = select i1 %icmp_ln574_13, i16 %trunc_ln575_13, i16 %select_ln574_29

]]></Node>
<StgValue><ssdm name="select_ln574_13"/></StgValue>
</operation>

<operation id="623" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split_ifconv:584 %tmp_73 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_13, i32 4, i32 11

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="624" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split_ifconv:585 %icmp_ln592_13 = icmp_eq  i8 %tmp_73, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln592_13"/></StgValue>
</operation>

<operation id="625" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="16" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:586 %sext_ln570_13cast = trunc i32 %sext_ln570_13

]]></Node>
<StgValue><ssdm name="sext_ln570_13cast"/></StgValue>
</operation>

<operation id="626" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split_ifconv:587 %shl_ln593_13 = shl i16 %trunc_ln572_13, i16 %sext_ln570_13cast

]]></Node>
<StgValue><ssdm name="shl_ln593_13"/></StgValue>
</operation>

<operation id="627" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.split_ifconv:588 %select_ln592_13 = select i1 %icmp_ln592_13, i16 %shl_ln593_13, i16 0

]]></Node>
<StgValue><ssdm name="select_ln592_13"/></StgValue>
</operation>

<operation id="628" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:589 %xor_ln560_13 = xor i1 %icmp_ln560_13, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln560_13"/></StgValue>
</operation>

<operation id="629" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:590 %and_ln571_13 = and i1 %icmp_ln571_13, i1 %xor_ln560_13

]]></Node>
<StgValue><ssdm name="and_ln571_13"/></StgValue>
</operation>

<operation id="630" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.split_ifconv:591 %select_ln571_13 = select i1 %and_ln571_13, i16 %trunc_ln572_13, i16 %select_ln592_13

]]></Node>
<StgValue><ssdm name="select_ln571_13"/></StgValue>
</operation>

<operation id="631" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:592 %or_ln571_13 = or i1 %icmp_ln560_13, i1 %icmp_ln571_13

]]></Node>
<StgValue><ssdm name="or_ln571_13"/></StgValue>
</operation>

<operation id="632" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:593 %xor_ln571_13 = xor i1 %or_ln571_13, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln571_13"/></StgValue>
</operation>

<operation id="633" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:594 %and_ln570_13 = and i1 %icmp_ln570_13, i1 %xor_ln571_13

]]></Node>
<StgValue><ssdm name="and_ln570_13"/></StgValue>
</operation>

<operation id="634" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.split_ifconv:595 %select_ln570_26 = select i1 %and_ln570_13, i16 %select_ln574_13, i16 %select_ln571_13

]]></Node>
<StgValue><ssdm name="select_ln570_26"/></StgValue>
</operation>

<operation id="635" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
for.inc.split_ifconv:604 %p_Result_103 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln554_14

]]></Node>
<StgValue><ssdm name="p_Result_103"/></StgValue>
</operation>

<operation id="636" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="54" op_0_bw="53">
<![CDATA[
for.inc.split_ifconv:605 %zext_ln558_14 = zext i53 %p_Result_103

]]></Node>
<StgValue><ssdm name="zext_ln558_14"/></StgValue>
</operation>

<operation id="637" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_102" val="1"/>
<literal name="icmp_ln560_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.inc.split_ifconv:606 %man_V_43 = sub i54 0, i54 %zext_ln558_14

]]></Node>
<StgValue><ssdm name="man_V_43"/></StgValue>
</operation>

<operation id="638" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
for.inc.split_ifconv:607 %man_V_44 = select i1 %p_Result_102, i54 %man_V_43, i54 %zext_ln558_14

]]></Node>
<StgValue><ssdm name="man_V_44"/></StgValue>
</operation>

<operation id="639" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:610 %icmp_ln570_14 = icmp_sgt  i12 %F2_14, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln570_14"/></StgValue>
</operation>

<operation id="640" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:611 %add_ln570_14 = add i12 %F2_14, i12 4086

]]></Node>
<StgValue><ssdm name="add_ln570_14"/></StgValue>
</operation>

<operation id="641" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:612 %sub_ln570_14 = sub i12 10, i12 %F2_14

]]></Node>
<StgValue><ssdm name="sub_ln570_14"/></StgValue>
</operation>

<operation id="642" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc.split_ifconv:613 %sh_amt_14 = select i1 %icmp_ln570_14, i12 %add_ln570_14, i12 %sub_ln570_14

]]></Node>
<StgValue><ssdm name="sh_amt_14"/></StgValue>
</operation>

<operation id="643" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="12">
<![CDATA[
for.inc.split_ifconv:614 %sext_ln570_14 = sext i12 %sh_amt_14

]]></Node>
<StgValue><ssdm name="sext_ln570_14"/></StgValue>
</operation>

<operation id="644" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:615 %icmp_ln571_14 = icmp_eq  i12 %F2_14, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln571_14"/></StgValue>
</operation>

<operation id="645" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="16" op_0_bw="54">
<![CDATA[
for.inc.split_ifconv:616 %trunc_ln572_14 = trunc i54 %man_V_44

]]></Node>
<StgValue><ssdm name="trunc_ln572_14"/></StgValue>
</operation>

<operation id="646" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:617 %icmp_ln574_14 = icmp_ult  i12 %sh_amt_14, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln574_14"/></StgValue>
</operation>

<operation id="647" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="54" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:618 %zext_ln575_14 = zext i32 %sext_ln570_14

]]></Node>
<StgValue><ssdm name="zext_ln575_14"/></StgValue>
</operation>

<operation id="648" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.inc.split_ifconv:619 %ashr_ln575_14 = ashr i54 %man_V_44, i54 %zext_ln575_14

]]></Node>
<StgValue><ssdm name="ashr_ln575_14"/></StgValue>
</operation>

<operation id="649" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="16" op_0_bw="54">
<![CDATA[
for.inc.split_ifconv:620 %trunc_ln575_14 = trunc i54 %ashr_ln575_14

]]></Node>
<StgValue><ssdm name="trunc_ln575_14"/></StgValue>
</operation>

<operation id="650" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
for.inc.split_ifconv:621 %tmp_75 = bitselect i1 @_ssdm_op_BitSelect.i1.i512.i32, i512 %gmem0_addr_read, i32 479

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="651" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.split_ifconv:622 %select_ln574_30 = select i1 %tmp_75, i16 65535, i16 0

]]></Node>
<StgValue><ssdm name="select_ln574_30"/></StgValue>
</operation>

<operation id="652" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.split_ifconv:623 %select_ln574_14 = select i1 %icmp_ln574_14, i16 %trunc_ln575_14, i16 %select_ln574_30

]]></Node>
<StgValue><ssdm name="select_ln574_14"/></StgValue>
</operation>

<operation id="653" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split_ifconv:624 %tmp_76 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_14, i32 4, i32 11

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="654" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split_ifconv:625 %icmp_ln592_14 = icmp_eq  i8 %tmp_76, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln592_14"/></StgValue>
</operation>

<operation id="655" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="16" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:626 %sext_ln570_14cast = trunc i32 %sext_ln570_14

]]></Node>
<StgValue><ssdm name="sext_ln570_14cast"/></StgValue>
</operation>

<operation id="656" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split_ifconv:627 %shl_ln593_14 = shl i16 %trunc_ln572_14, i16 %sext_ln570_14cast

]]></Node>
<StgValue><ssdm name="shl_ln593_14"/></StgValue>
</operation>

<operation id="657" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.split_ifconv:628 %select_ln592_14 = select i1 %icmp_ln592_14, i16 %shl_ln593_14, i16 0

]]></Node>
<StgValue><ssdm name="select_ln592_14"/></StgValue>
</operation>

<operation id="658" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:629 %xor_ln560_14 = xor i1 %icmp_ln560_14, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln560_14"/></StgValue>
</operation>

<operation id="659" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:630 %and_ln571_14 = and i1 %icmp_ln571_14, i1 %xor_ln560_14

]]></Node>
<StgValue><ssdm name="and_ln571_14"/></StgValue>
</operation>

<operation id="660" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.split_ifconv:631 %select_ln571_14 = select i1 %and_ln571_14, i16 %trunc_ln572_14, i16 %select_ln592_14

]]></Node>
<StgValue><ssdm name="select_ln571_14"/></StgValue>
</operation>

<operation id="661" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:632 %or_ln571_14 = or i1 %icmp_ln560_14, i1 %icmp_ln571_14

]]></Node>
<StgValue><ssdm name="or_ln571_14"/></StgValue>
</operation>

<operation id="662" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:633 %xor_ln571_14 = xor i1 %or_ln571_14, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln571_14"/></StgValue>
</operation>

<operation id="663" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:634 %and_ln570_14 = and i1 %icmp_ln570_14, i1 %xor_ln571_14

]]></Node>
<StgValue><ssdm name="and_ln570_14"/></StgValue>
</operation>

<operation id="664" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.split_ifconv:635 %select_ln570_28 = select i1 %and_ln570_14, i16 %select_ln574_14, i16 %select_ln571_14

]]></Node>
<StgValue><ssdm name="select_ln570_28"/></StgValue>
</operation>

<operation id="665" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
for.inc.split_ifconv:644 %p_Result_105 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln554_15

]]></Node>
<StgValue><ssdm name="p_Result_105"/></StgValue>
</operation>

<operation id="666" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="54" op_0_bw="53">
<![CDATA[
for.inc.split_ifconv:645 %zext_ln558_15 = zext i53 %p_Result_105

]]></Node>
<StgValue><ssdm name="zext_ln558_15"/></StgValue>
</operation>

<operation id="667" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_104" val="1"/>
<literal name="icmp_ln560_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.inc.split_ifconv:646 %man_V_46 = sub i54 0, i54 %zext_ln558_15

]]></Node>
<StgValue><ssdm name="man_V_46"/></StgValue>
</operation>

<operation id="668" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
for.inc.split_ifconv:647 %man_V_47 = select i1 %p_Result_104, i54 %man_V_46, i54 %zext_ln558_15

]]></Node>
<StgValue><ssdm name="man_V_47"/></StgValue>
</operation>

<operation id="669" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:650 %icmp_ln570_15 = icmp_sgt  i12 %F2_15, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln570_15"/></StgValue>
</operation>

<operation id="670" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:651 %add_ln570_15 = add i12 %F2_15, i12 4086

]]></Node>
<StgValue><ssdm name="add_ln570_15"/></StgValue>
</operation>

<operation id="671" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:652 %sub_ln570_15 = sub i12 10, i12 %F2_15

]]></Node>
<StgValue><ssdm name="sub_ln570_15"/></StgValue>
</operation>

<operation id="672" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc.split_ifconv:653 %sh_amt_15 = select i1 %icmp_ln570_15, i12 %add_ln570_15, i12 %sub_ln570_15

]]></Node>
<StgValue><ssdm name="sh_amt_15"/></StgValue>
</operation>

<operation id="673" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="12">
<![CDATA[
for.inc.split_ifconv:654 %sext_ln570_15 = sext i12 %sh_amt_15

]]></Node>
<StgValue><ssdm name="sext_ln570_15"/></StgValue>
</operation>

<operation id="674" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:655 %icmp_ln571_15 = icmp_eq  i12 %F2_15, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln571_15"/></StgValue>
</operation>

<operation id="675" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="16" op_0_bw="54">
<![CDATA[
for.inc.split_ifconv:656 %trunc_ln572_15 = trunc i54 %man_V_47

]]></Node>
<StgValue><ssdm name="trunc_ln572_15"/></StgValue>
</operation>

<operation id="676" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split_ifconv:657 %icmp_ln574_15 = icmp_ult  i12 %sh_amt_15, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln574_15"/></StgValue>
</operation>

<operation id="677" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="54" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:658 %zext_ln575_15 = zext i32 %sext_ln570_15

]]></Node>
<StgValue><ssdm name="zext_ln575_15"/></StgValue>
</operation>

<operation id="678" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.inc.split_ifconv:659 %ashr_ln575_15 = ashr i54 %man_V_47, i54 %zext_ln575_15

]]></Node>
<StgValue><ssdm name="ashr_ln575_15"/></StgValue>
</operation>

<operation id="679" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="16" op_0_bw="54">
<![CDATA[
for.inc.split_ifconv:660 %trunc_ln575_15 = trunc i54 %ashr_ln575_15

]]></Node>
<StgValue><ssdm name="trunc_ln575_15"/></StgValue>
</operation>

<operation id="680" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
for.inc.split_ifconv:661 %tmp_78 = bitselect i1 @_ssdm_op_BitSelect.i1.i512.i32, i512 %gmem0_addr_read, i32 511

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="681" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.split_ifconv:662 %select_ln574_31 = select i1 %tmp_78, i16 65535, i16 0

]]></Node>
<StgValue><ssdm name="select_ln574_31"/></StgValue>
</operation>

<operation id="682" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.split_ifconv:663 %select_ln574_15 = select i1 %icmp_ln574_15, i16 %trunc_ln575_15, i16 %select_ln574_31

]]></Node>
<StgValue><ssdm name="select_ln574_15"/></StgValue>
</operation>

<operation id="683" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split_ifconv:664 %tmp_79 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_15, i32 4, i32 11

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="684" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split_ifconv:665 %icmp_ln592_15 = icmp_eq  i8 %tmp_79, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln592_15"/></StgValue>
</operation>

<operation id="685" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="16" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:666 %sext_ln570_15cast = trunc i32 %sext_ln570_15

]]></Node>
<StgValue><ssdm name="sext_ln570_15cast"/></StgValue>
</operation>

<operation id="686" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split_ifconv:667 %shl_ln593_15 = shl i16 %trunc_ln572_15, i16 %sext_ln570_15cast

]]></Node>
<StgValue><ssdm name="shl_ln593_15"/></StgValue>
</operation>

<operation id="687" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.split_ifconv:668 %select_ln592_15 = select i1 %icmp_ln592_15, i16 %shl_ln593_15, i16 0

]]></Node>
<StgValue><ssdm name="select_ln592_15"/></StgValue>
</operation>

<operation id="688" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:669 %xor_ln560_15 = xor i1 %icmp_ln560_15, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln560_15"/></StgValue>
</operation>

<operation id="689" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:670 %and_ln571_15 = and i1 %icmp_ln571_15, i1 %xor_ln560_15

]]></Node>
<StgValue><ssdm name="and_ln571_15"/></StgValue>
</operation>

<operation id="690" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.split_ifconv:671 %select_ln571_15 = select i1 %and_ln571_15, i16 %trunc_ln572_15, i16 %select_ln592_15

]]></Node>
<StgValue><ssdm name="select_ln571_15"/></StgValue>
</operation>

<operation id="691" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:672 %or_ln571_15 = or i1 %icmp_ln560_15, i1 %icmp_ln571_15

]]></Node>
<StgValue><ssdm name="or_ln571_15"/></StgValue>
</operation>

<operation id="692" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:673 %xor_ln571_15 = xor i1 %or_ln571_15, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln571_15"/></StgValue>
</operation>

<operation id="693" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv:674 %and_ln570_15 = and i1 %icmp_ln570_15, i1 %xor_ln571_15

]]></Node>
<StgValue><ssdm name="and_ln570_15"/></StgValue>
</operation>

<operation id="694" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.split_ifconv:675 %select_ln570_30 = select i1 %and_ln570_15, i16 %select_ln574_15, i16 %select_ln571_15

]]></Node>
<StgValue><ssdm name="select_ln570_30"/></StgValue>
</operation>

<operation id="718" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="0">
<![CDATA[
for.end11.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="695" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="14">
<![CDATA[
for.inc.split_ifconv:0 %zext_ln5 = zext i14 %i_2

]]></Node>
<StgValue><ssdm name="zext_ln5"/></StgValue>
</operation>

<operation id="696" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split_ifconv:1 %specpipeline_ln6 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln6"/></StgValue>
</operation>

<operation id="697" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split_ifconv:2 %specloopname_ln5 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln5"/></StgValue>
</operation>

<operation id="698" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.split_ifconv:75 %select_ln560 = select i1 %icmp_ln560, i16 0, i16 %select_ln570

]]></Node>
<StgValue><ssdm name="select_ln560"/></StgValue>
</operation>

<operation id="699" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="13" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split_ifconv:76 %in_buf_addr = getelementptr i256 %in_buf, i64 0, i64 %zext_ln5

]]></Node>
<StgValue><ssdm name="in_buf_addr"/></StgValue>
</operation>

<operation id="700" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.split_ifconv:116 %select_ln560_1 = select i1 %icmp_ln560_1, i16 0, i16 %select_ln570_2

]]></Node>
<StgValue><ssdm name="select_ln560_1"/></StgValue>
</operation>

<operation id="701" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.split_ifconv:156 %select_ln560_2 = select i1 %icmp_ln560_2, i16 0, i16 %select_ln570_4

]]></Node>
<StgValue><ssdm name="select_ln560_2"/></StgValue>
</operation>

<operation id="702" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.split_ifconv:196 %select_ln560_3 = select i1 %icmp_ln560_3, i16 0, i16 %select_ln570_6

]]></Node>
<StgValue><ssdm name="select_ln560_3"/></StgValue>
</operation>

<operation id="703" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.split_ifconv:236 %select_ln560_4 = select i1 %icmp_ln560_4, i16 0, i16 %select_ln570_8

]]></Node>
<StgValue><ssdm name="select_ln560_4"/></StgValue>
</operation>

<operation id="704" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.split_ifconv:276 %select_ln560_5 = select i1 %icmp_ln560_5, i16 0, i16 %select_ln570_10

]]></Node>
<StgValue><ssdm name="select_ln560_5"/></StgValue>
</operation>

<operation id="705" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.split_ifconv:316 %select_ln560_6 = select i1 %icmp_ln560_6, i16 0, i16 %select_ln570_12

]]></Node>
<StgValue><ssdm name="select_ln560_6"/></StgValue>
</operation>

<operation id="706" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.split_ifconv:356 %select_ln560_7 = select i1 %icmp_ln560_7, i16 0, i16 %select_ln570_14

]]></Node>
<StgValue><ssdm name="select_ln560_7"/></StgValue>
</operation>

<operation id="707" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.split_ifconv:396 %select_ln560_8 = select i1 %icmp_ln560_8, i16 0, i16 %select_ln570_16

]]></Node>
<StgValue><ssdm name="select_ln560_8"/></StgValue>
</operation>

<operation id="708" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.split_ifconv:436 %select_ln560_9 = select i1 %icmp_ln560_9, i16 0, i16 %select_ln570_18

]]></Node>
<StgValue><ssdm name="select_ln560_9"/></StgValue>
</operation>

<operation id="709" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.split_ifconv:476 %select_ln560_10 = select i1 %icmp_ln560_10, i16 0, i16 %select_ln570_20

]]></Node>
<StgValue><ssdm name="select_ln560_10"/></StgValue>
</operation>

<operation id="710" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.split_ifconv:516 %select_ln560_11 = select i1 %icmp_ln560_11, i16 0, i16 %select_ln570_22

]]></Node>
<StgValue><ssdm name="select_ln560_11"/></StgValue>
</operation>

<operation id="711" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.split_ifconv:556 %select_ln560_12 = select i1 %icmp_ln560_12, i16 0, i16 %select_ln570_24

]]></Node>
<StgValue><ssdm name="select_ln560_12"/></StgValue>
</operation>

<operation id="712" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.split_ifconv:596 %select_ln560_13 = select i1 %icmp_ln560_13, i16 0, i16 %select_ln570_26

]]></Node>
<StgValue><ssdm name="select_ln560_13"/></StgValue>
</operation>

<operation id="713" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.split_ifconv:636 %select_ln560_14 = select i1 %icmp_ln560_14, i16 0, i16 %select_ln570_28

]]></Node>
<StgValue><ssdm name="select_ln560_14"/></StgValue>
</operation>

<operation id="714" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.split_ifconv:676 %select_ln560_15 = select i1 %icmp_ln560_15, i16 0, i16 %select_ln570_30

]]></Node>
<StgValue><ssdm name="select_ln560_15"/></StgValue>
</operation>

<operation id="715" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="256" op_0_bw="256" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16">
<![CDATA[
for.inc.split_ifconv:677 %tmp_s = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16, i16 %select_ln560_15, i16 %select_ln560_14, i16 %select_ln560_13, i16 %select_ln560_12, i16 %select_ln560_11, i16 %select_ln560_10, i16 %select_ln560_9, i16 %select_ln560_8, i16 %select_ln560_7, i16 %select_ln560_6, i16 %select_ln560_5, i16 %select_ln560_4, i16 %select_ln560_3, i16 %select_ln560_2, i16 %select_ln560_1, i16 %select_ln560

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="716" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="0" op_0_bw="256" op_1_bw="13">
<![CDATA[
for.inc.split_ifconv:678 %store_ln9 = store i256 %tmp_s, i13 %in_buf_addr

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="717" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split_ifconv:680 %br_ln5 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln5"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
