#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x6113c53f6cb0 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
v0x6113c541f630_0 .var "sys_clk", 0 0;
v0x6113c541f720_0 .var "sys_rst", 0 0;
S_0x6113c540b310 .scope module, "u_top" "top" 2 21, 3 1 0, S_0x6113c53f6cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sys_clk";
    .port_info 1 /INPUT 1 "sys_rst";
v0x6113c541f240_0 .net "clk_div_1", 0 0, L_0x6113c53f4b60;  1 drivers
v0x6113c541f300_0 .net "clk_div_2", 0 0, v0x6113c541ee50_0;  1 drivers
v0x6113c541f3a0_0 .net "clk_div_4", 0 0, v0x6113c541eef0_0;  1 drivers
v0x6113c541f470_0 .net "sys_clk", 0 0, v0x6113c541f630_0;  1 drivers
v0x6113c541f540_0 .net "sys_rst", 0 0, v0x6113c541f720_0;  1 drivers
S_0x6113c540b4f0 .scope module, "u_clk_ip" "clk_ip" 3 10, 4 1 0, S_0x6113c540b310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INOUT 1 "rst";
    .port_info 2 /OUTPUT 1 "clk_div_1";
    .port_info 3 /OUTPUT 1 "clk_div_2";
    .port_info 4 /OUTPUT 1 "clk_div_4";
L_0x6113c53f4b60 .functor BUFZ 1, v0x6113c541f630_0, C4<0>, C4<0>, C4<0>;
v0x6113c53f4d00_0 .net "clk", 0 0, v0x6113c541f630_0;  alias, 1 drivers
v0x6113c53f4dd0_0 .net "clk_div_1", 0 0, L_0x6113c53f4b60;  alias, 1 drivers
v0x6113c541ee50_0 .var "clk_div_2", 0 0;
v0x6113c541eef0_0 .var "clk_div_4", 0 0;
v0x6113c541efb0_0 .var "count", 1 0;
v0x6113c541f0e0_0 .net "rst", 0 0, v0x6113c541f720_0;  alias, 1 drivers
E_0x6113c5407410 .event posedge, v0x6113c53f4d00_0;
E_0x6113c53ce710/0 .event negedge, v0x6113c541f0e0_0;
E_0x6113c53ce710/1 .event posedge, v0x6113c53f4d00_0;
E_0x6113c53ce710 .event/or E_0x6113c53ce710/0, E_0x6113c53ce710/1;
    .scope S_0x6113c540b4f0;
T_0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6113c541efb0_0, 0, 2;
    %end;
    .thread T_0;
    .scope S_0x6113c540b4f0;
T_1 ;
    %wait E_0x6113c53ce710;
    %load/vec4 v0x6113c541f0e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6113c541efb0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x6113c541efb0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x6113c541efb0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x6113c540b4f0;
T_2 ;
    %wait E_0x6113c53ce710;
    %load/vec4 v0x6113c541f0e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6113c541ee50_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x6113c541ee50_0;
    %inv;
    %assign/vec4 v0x6113c541ee50_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x6113c540b4f0;
T_3 ;
    %wait E_0x6113c5407410;
    %load/vec4 v0x6113c541f0e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6113c541eef0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x6113c541efb0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0x6113c541eef0_0;
    %inv;
    %assign/vec4 v0x6113c541eef0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x6113c541eef0_0;
    %assign/vec4 v0x6113c541eef0_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x6113c53f6cb0;
T_4 ;
    %delay 1, 0;
    %load/vec4 v0x6113c541f630_0;
    %inv;
    %assign/vec4 v0x6113c541f630_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x6113c53f6cb0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6113c541f630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6113c541f720_0, 0;
    %delay 200, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6113c541f720_0, 0;
    %end;
    .thread T_5;
    .scope S_0x6113c53f6cb0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6113c541f630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6113c541f720_0, 0, 1;
    %delay 200, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6113c541f720_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x6113c53f6cb0;
T_7 ;
    %vpi_call 2 27 "$dumpfile", "sim/wave.vcd" {0 0 0};
    %vpi_call 2 28 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x6113c53f6cb0 {0 0 0};
    %delay 1000, 0;
    %vpi_call 2 29 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "sim/clk_tb.v";
    "src/top.v";
    "src/clk.v";
