// Seed: 112093988
macromodule module_0;
  assign module_2.type_15 = 0;
  assign module_1.id_5 = 0;
endmodule
module module_1;
  uwire id_1, id_2;
  supply1 id_3;
  assign id_3 = id_3;
  supply0 id_4;
  assign id_2 = id_3;
  always id_4 = id_3;
  supply0 id_5;
  tri0 id_6;
  assign id_2 = (1 == 1'b0);
  assign id_1 = 1;
  assign id_6 = 1;
  tri0 id_7 = 1, id_8;
  always return id_1 && id_5;
  wire id_9;
  module_0 modCall_1 ();
  assign id_3 = id_4;
  tri1 id_10 = 1;
endmodule
module module_2 (
    output supply0 id_0,
    input uwire id_1,
    input supply1 id_2,
    input tri0 id_3,
    output supply1 id_4,
    input tri0 id_5
);
  assign id_4 = (id_2);
  module_0 modCall_1 ();
  wor id_7 = 1, id_8, id_9, id_10;
  wire id_11;
endmodule
