<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4057" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4057{left:783px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_4057{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_4057{left:712px;bottom:1076px;letter-spacing:0.26px;word-spacing:0.56px;}
#t4_4057{left:363px;bottom:1051px;letter-spacing:0.24px;word-spacing:0.64px;}
#t5_4057{left:69px;bottom:996px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t6_4057{left:69px;bottom:979px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t7_4057{left:69px;bottom:962px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t8_4057{left:69px;bottom:938px;letter-spacing:-0.16px;word-spacing:-0.59px;}
#t9_4057{left:69px;bottom:921px;letter-spacing:-0.14px;word-spacing:-1.25px;}
#ta_4057{left:69px;bottom:904px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tb_4057{left:69px;bottom:836px;letter-spacing:0.16px;}
#tc_4057{left:150px;bottom:836px;letter-spacing:0.2px;word-spacing:-0.04px;}
#td_4057{left:69px;bottom:811px;letter-spacing:-0.14px;word-spacing:-1.33px;}
#te_4057{left:69px;bottom:794px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tf_4057{left:69px;bottom:770px;letter-spacing:-0.13px;word-spacing:-0.7px;}
#tg_4057{left:270px;bottom:770px;letter-spacing:-0.17px;}
#th_4057{left:317px;bottom:770px;letter-spacing:-0.14px;word-spacing:-0.66px;}
#ti_4057{left:69px;bottom:753px;letter-spacing:-0.15px;word-spacing:-0.52px;}
#tj_4057{left:69px;bottom:736px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tk_4057{left:69px;bottom:712px;letter-spacing:-0.14px;word-spacing:-1.33px;}
#tl_4057{left:69px;bottom:695px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tm_4057{left:69px;bottom:678px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tn_4057{left:69px;bottom:652px;}
#to_4057{left:95px;bottom:655px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tp_4057{left:95px;bottom:631px;}
#tq_4057{left:121px;bottom:631px;letter-spacing:-0.15px;word-spacing:-1.2px;}
#tr_4057{left:121px;bottom:614px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#ts_4057{left:95px;bottom:590px;}
#tt_4057{left:121px;bottom:590px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#tu_4057{left:95px;bottom:565px;}
#tv_4057{left:121px;bottom:565px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tw_4057{left:69px;bottom:539px;}
#tx_4057{left:95px;bottom:542px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ty_4057{left:95px;bottom:525px;letter-spacing:-0.14px;word-spacing:-1px;}
#tz_4057{left:654px;bottom:525px;letter-spacing:-0.13px;word-spacing:-0.97px;}
#t10_4057{left:95px;bottom:509px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t11_4057{left:69px;bottom:484px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t12_4057{left:69px;bottom:467px;letter-spacing:-0.14px;word-spacing:-0.72px;}
#t13_4057{left:813px;bottom:467px;letter-spacing:-0.17px;}
#t14_4057{left:69px;bottom:451px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t15_4057{left:69px;bottom:382px;letter-spacing:0.16px;}
#t16_4057{left:150px;bottom:382px;letter-spacing:0.21px;}
#t17_4057{left:69px;bottom:357px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t18_4057{left:439px;bottom:357px;}
#t19_4057{left:445px;bottom:357px;letter-spacing:-0.2px;}
#t1a_4057{left:486px;bottom:357px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1b_4057{left:69px;bottom:341px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1c_4057{left:69px;bottom:324px;letter-spacing:-0.12px;word-spacing:-0.52px;}
#t1d_4057{left:170px;bottom:324px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#t1e_4057{left:267px;bottom:324px;}
#t1f_4057{left:69px;bottom:299px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t1g_4057{left:69px;bottom:283px;letter-spacing:-0.15px;word-spacing:-0.55px;}
#t1h_4057{left:69px;bottom:266px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t1i_4057{left:69px;bottom:198px;letter-spacing:0.16px;}
#t1j_4057{left:150px;bottom:198px;letter-spacing:0.2px;word-spacing:0.01px;}
#t1k_4057{left:69px;bottom:173px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t1l_4057{left:334px;bottom:173px;letter-spacing:-0.19px;}
#t1m_4057{left:363px;bottom:173px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#t1n_4057{left:69px;bottom:156px;letter-spacing:-0.15px;word-spacing:-0.8px;}
#t1o_4057{left:69px;bottom:139px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1p_4057{left:341px;bottom:139px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t1q_4057{left:536px;bottom:139px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1r_4057{left:69px;bottom:122px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#t1s_4057{left:198px;bottom:122px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1t_4057{left:371px;bottom:122px;letter-spacing:-0.17px;word-spacing:-0.44px;}

.s1_4057{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4057{font-size:24px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s3_4057{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_4057{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4057{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s6_4057{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4057" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4057Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4057" style="-webkit-user-select: none;"><object width="935" height="1210" data="4057/4057.svg" type="image/svg+xml" id="pdf4057" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4057" class="t s1_4057">Vol. 3C </span><span id="t2_4057" class="t s1_4057">29-1 </span>
<span id="t3_4057" class="t s2_4057">CHAPTER 29 </span>
<span id="t4_4057" class="t s2_4057">VMX SUPPORT FOR ADDRESS TRANSLATION </span>
<span id="t5_4057" class="t s3_4057">The architecture for VMX operation includes two features that support address translation: virtual-processor iden- </span>
<span id="t6_4057" class="t s3_4057">tifiers (VPIDs) and the extended page-table mechanism (EPT). VPIDs are a mechanism for managing translations </span>
<span id="t7_4057" class="t s3_4057">of linear addresses. EPT defines a layer of address translation that augments the translation of linear addresses. </span>
<span id="t8_4057" class="t s3_4057">Section 29.1 details the architecture of VPIDs. Section 29.3 provides the details of EPT. Section 29.4 explains how </span>
<span id="t9_4057" class="t s3_4057">a logical processor may cache information from the paging structures, how it may use that cached information, and </span>
<span id="ta_4057" class="t s3_4057">how software can managed the cached information. </span>
<span id="tb_4057" class="t s4_4057">29.1 </span><span id="tc_4057" class="t s4_4057">VIRTUAL PROCESSOR IDENTIFIERS (VPIDS) </span>
<span id="td_4057" class="t s3_4057">The original architecture for VMX operation required VMX transitions to flush the TLBs and paging-structure caches. </span>
<span id="te_4057" class="t s3_4057">This ensured that translations cached for the old linear-address space would not be used after the transition. </span>
<span id="tf_4057" class="t s3_4057">Virtual-processor identifiers (</span><span id="tg_4057" class="t s5_4057">VPIDs</span><span id="th_4057" class="t s3_4057">) introduce to VMX operation a facility by which a logical processor may cache </span>
<span id="ti_4057" class="t s3_4057">information for multiple linear-address spaces. When VPIDs are used, VMX transitions may retain cached informa- </span>
<span id="tj_4057" class="t s3_4057">tion and the logical processor switches to a different linear-address space. </span>
<span id="tk_4057" class="t s3_4057">Section 29.4 details the mechanisms by which a logical processor manages information cached for multiple address </span>
<span id="tl_4057" class="t s3_4057">spaces. A logical processor may tag some cached information with a 16-bit VPID. This section specifies how the </span>
<span id="tm_4057" class="t s3_4057">current VPID is determined at any point in time: </span>
<span id="tn_4057" class="t s6_4057">• </span><span id="to_4057" class="t s3_4057">The current VPID is 0000H in the following situations: </span>
<span id="tp_4057" class="t s3_4057">— </span><span id="tq_4057" class="t s3_4057">Outside VMX operation. (This includes operation in system-management mode under the default treatment </span>
<span id="tr_4057" class="t s3_4057">of SMIs and SMM with VMX operation; see Section 32.14.) </span>
<span id="ts_4057" class="t s3_4057">— </span><span id="tt_4057" class="t s3_4057">In VMX root operation. </span>
<span id="tu_4057" class="t s3_4057">— </span><span id="tv_4057" class="t s3_4057">In VMX non-root operation when the “enable VPID” VM-execution control is 0. </span>
<span id="tw_4057" class="t s6_4057">• </span><span id="tx_4057" class="t s3_4057">If the logical processor is in VMX non-root operation and the “enable VPID” VM-execution control is 1, the </span>
<span id="ty_4057" class="t s3_4057">current VPID is the value of the VPID VM-execution control field in the VMCS. (VM </span><span id="tz_4057" class="t s3_4057">entry ensures that this value </span>
<span id="t10_4057" class="t s3_4057">is never 0000H; see Section 27.2.1.1.) </span>
<span id="t11_4057" class="t s3_4057">VPIDs and PCIDs (see Section 4.10.1) can be used concurrently. When this is done, the processor associates </span>
<span id="t12_4057" class="t s3_4057">cached information with both a VPID and a PCID. Such information is used only if the current VPID and PCID </span><span id="t13_4057" class="t s5_4057">both </span>
<span id="t14_4057" class="t s3_4057">match those associated with the cached information. </span>
<span id="t15_4057" class="t s4_4057">29.2 </span><span id="t16_4057" class="t s4_4057">HYPERVISOR-MANAGED LINEAR-ADDRESS TRANSLATION (HLAT) </span>
<span id="t17_4057" class="t s5_4057">Hypervisor-managed linear-address translation </span><span id="t18_4057" class="t s3_4057">(</span><span id="t19_4057" class="t s5_4057">HLAT</span><span id="t1a_4057" class="t s3_4057">) is a feature that changes the way in which linear </span>
<span id="t1b_4057" class="t s3_4057">addresses are translated in VMX non-root operation. Instead of ordinary paging, translation uses a modified </span>
<span id="t1c_4057" class="t s3_4057">process called </span><span id="t1d_4057" class="t s5_4057">HLAT paging</span><span id="t1e_4057" class="t s3_4057">. </span>
<span id="t1f_4057" class="t s3_4057">HLAT paging is used only if the “enable HLAT” VM-execution control is 1. HLAT paging is used only for the paging </span>
<span id="t1g_4057" class="t s3_4057">modes 4-level paging and 5-level paging. Because HLAT paging is a modification of ordinary paging, details of the </span>
<span id="t1h_4057" class="t s3_4057">feature are given in Section 4.5, which describes the operation of 4-level paging and 5-level paging. </span>
<span id="t1i_4057" class="t s4_4057">29.3 </span><span id="t1j_4057" class="t s4_4057">THE EXTENDED PAGE TABLE MECHANISM (EPT) </span>
<span id="t1k_4057" class="t s3_4057">The extended page-table mechanism (</span><span id="t1l_4057" class="t s5_4057">EPT</span><span id="t1m_4057" class="t s3_4057">) is a feature that can be used to support the virtualization of physical </span>
<span id="t1n_4057" class="t s3_4057">memory. When EPT is in use, certain addresses that would normally be treated as physical addresses (and used to </span>
<span id="t1o_4057" class="t s3_4057">access memory) are instead treated as </span><span id="t1p_4057" class="t s5_4057">guest-physical addresses</span><span id="t1q_4057" class="t s3_4057">. Guest-physical addresses are translated by </span>
<span id="t1r_4057" class="t s3_4057">traversing a set of </span><span id="t1s_4057" class="t s5_4057">EPT paging structures </span><span id="t1t_4057" class="t s3_4057">to produce physical addresses that are used to access memory. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
