<!doctype html><html><head><meta name='viewport' content='width=device-width,initial-scale=1'><meta charset='UTF-8'><link rel='stylesheet' type='text/css' href='../../../../../../../../style.css'></head><body><h2>Coverage Report</h2><h4>Created: 2024-05-17 10:13</h4><div class='centered'><table><div class='source-name-title'><pre>/home/jon/llvm-project/llvm/lib/Target/AArch64/AArch64MachineScheduler.cpp</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source (<a href='#L17'>jump to first uncovered line</a>)</pre></td></td></tr><tr><td class='line-number'><a name='L1' href='#L1'><pre>1</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===- AArch64MachineScheduler.cpp - MI Scheduler for AArch64 -------------===//</pre></td></tr><tr><td class='line-number'><a name='L2' href='#L2'><pre>2</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L3' href='#L3'><pre>3</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</pre></td></tr><tr><td class='line-number'><a name='L4' href='#L4'><pre>4</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// See https://llvm.org/LICENSE.txt for license information.</pre></td></tr><tr><td class='line-number'><a name='L5' href='#L5'><pre>5</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</pre></td></tr><tr><td class='line-number'><a name='L6' href='#L6'><pre>6</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L7' href='#L7'><pre>7</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L8' href='#L8'><pre>8</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L9' href='#L9'><pre>9</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;AArch64MachineScheduler.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L10' href='#L10'><pre>10</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;AArch64InstrInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L11' href='#L11'><pre>11</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;AArch64Subtarget.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L12' href='#L12'><pre>12</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;MCTargetDesc/AArch64MCTargetDesc.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L13' href='#L13'><pre>13</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L14' href='#L14'><pre>14</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>using namespace llvm;</pre></td></tr><tr><td class='line-number'><a name='L15' href='#L15'><pre>15</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L16' href='#L16'><pre>16</pre></a></td><td class='covered-line'><pre>320k</pre></td><td class='code'><pre>static bool needReorderStoreMI(const MachineInstr *MI) {</pre></td></tr><tr><td class='line-number'><a name='L17' href='#L17'><pre>17</pre></a></td><td class='covered-line'><pre>320k</pre></td><td class='code'><pre>  if (!MI)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L17' href='#L17'><span>17:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>320k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L18' href='#L18'><pre>18</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L19' href='#L19'><pre>19</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L20' href='#L20'><pre>20</pre></a></td><td class='covered-line'><pre>320k</pre></td><td class='code'><pre>  switch (MI-&gt;getOpcode()) {</pre></td></tr><tr><td class='line-number'><a name='L21' href='#L21'><pre>21</pre></a></td><td class='covered-line'><pre>316k</pre></td><td class='code'><pre>  default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L21' href='#L21'><span>21:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>316k</span>, <span class='None'>False</span>: <span class='covered-line'>4.00k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L22' href='#L22'><pre>22</pre></a></td><td class='covered-line'><pre>316k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L23' href='#L23'><pre>23</pre></a></td><td class='covered-line'><pre>149</pre></td><td class='code'><pre>  case AArch64::STURQi:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L23' href='#L23'><span>23:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>149</span>, <span class='None'>False</span>: <span class='covered-line'>320k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L24' href='#L24'><pre>24</pre></a></td><td class='covered-line'><pre>851</pre></td><td class='code'><pre>  case AArch64::STRQui:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L24' href='#L24'><span>24:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>702</span>, <span class='None'>False</span>: <span class='covered-line'>320k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L25' href='#L25'><pre>25</pre></a></td><td class='covered-line'><pre>851</pre></td><td class='code'><pre>    if (!MI-&gt;getMF()-&gt;getSubtarget&lt;AArch64Subtarget&gt;().isStoreAddressAscend())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L25' href='#L25'><span>25:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>795</span>, <span class='None'>False</span>: <span class='covered-line'>56</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L26' href='#L26'><pre>26</pre></a></td><td class='covered-line'><pre>795</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L27' href='#L27'><pre>27</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>    [[fallthrough]];</pre></td></tr><tr><td class='line-number'><a name='L28' href='#L28'><pre>28</pre></a></td><td class='covered-line'><pre>3.20k</pre></td><td class='code'><pre>  case AArch64::STPQi:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L28' href='#L28'><span>28:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.15k</span>, <span class='None'>False</span>: <span class='covered-line'>317k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L29' href='#L29'><pre>29</pre></a></td><td class='covered-line'><pre>3.20k</pre></td><td class='code'><pre>    return AArch64InstrInfo::getLdStOffsetOp(*MI).isImm();</pre></td></tr><tr><td class='line-number'><a name='L30' href='#L30'><pre>30</pre></a></td><td class='covered-line'><pre>320k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L31' href='#L31'><pre>31</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L32' href='#L32'><pre>32</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L33' href='#L33'><pre>33</pre></a></td><td class='covered-line'><pre>320k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L34' href='#L34'><pre>34</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L35' href='#L35'><pre>35</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Return true if two stores with same base address may overlap writes</pre></td></tr><tr><td class='line-number'><a name='L36' href='#L36'><pre>36</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static bool mayOverlapWrite(const MachineInstr &amp;MI0, const MachineInstr &amp;MI1,</pre></td></tr><tr><td class='line-number'><a name='L37' href='#L37'><pre>37</pre></a></td><td class='covered-line'><pre>1.31k</pre></td><td class='code'><pre>                            int64_t &amp;Off0, int64_t &amp;Off1) {</pre></td></tr><tr><td class='line-number'><a name='L38' href='#L38'><pre>38</pre></a></td><td class='covered-line'><pre>1.31k</pre></td><td class='code'><pre>  const MachineOperand &amp;Base0 = AArch64InstrInfo::getLdStBaseOp(MI0);</pre></td></tr><tr><td class='line-number'><a name='L39' href='#L39'><pre>39</pre></a></td><td class='covered-line'><pre>1.31k</pre></td><td class='code'><pre>  const MachineOperand &amp;Base1 = AArch64InstrInfo::getLdStBaseOp(MI1);</pre></td></tr><tr><td class='line-number'><a name='L40' href='#L40'><pre>40</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L41' href='#L41'><pre>41</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // May overlapping writes if two store instructions without same base</pre></td></tr><tr><td class='line-number'><a name='L42' href='#L42'><pre>42</pre></a></td><td class='covered-line'><pre>1.31k</pre></td><td class='code'><pre>  if (!Base0.isIdenticalTo(Base1))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L42' href='#L42'><span>42:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.31k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L43' href='#L43'><pre>43</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return true</span>;</pre></td></tr><tr><td class='line-number'><a name='L44' href='#L44'><pre>44</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L45' href='#L45'><pre>45</pre></a></td><td class='covered-line'><pre>1.31k</pre></td><td class='code'><pre>  int StoreSize0 = AArch64InstrInfo::getMemScale(MI0);</pre></td></tr><tr><td class='line-number'><a name='L46' href='#L46'><pre>46</pre></a></td><td class='covered-line'><pre>1.31k</pre></td><td class='code'><pre>  int StoreSize1 = AArch64InstrInfo::getMemScale(MI1);</pre></td></tr><tr><td class='line-number'><a name='L47' href='#L47'><pre>47</pre></a></td><td class='covered-line'><pre>1.31k</pre></td><td class='code'><pre>  Off0 = AArch64InstrInfo::hasUnscaledLdStOffset(MI0.getOpcode())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L47' href='#L47'><span>47:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>1.30k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L48' href='#L48'><pre>48</pre></a></td><td class='covered-line'><pre>1.31k</pre></td><td class='code'><pre>             ? <div class='tooltip'>AArch64InstrInfo::getLdStOffsetOp(MI0).getImm()<span class='tooltip-content'>6</span></div></pre></td></tr><tr><td class='line-number'><a name='L49' href='#L49'><pre>49</pre></a></td><td class='covered-line'><pre>1.31k</pre></td><td class='code'><pre>             : <div class='tooltip'>AArch64InstrInfo::getLdStOffsetOp(MI0).getImm() * StoreSize0<span class='tooltip-content'>1.30k</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L50' href='#L50'><pre>50</pre></a></td><td class='covered-line'><pre>1.31k</pre></td><td class='code'><pre>  Off1 = AArch64InstrInfo::hasUnscaledLdStOffset(MI1.getOpcode())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L50' href='#L50'><span>50:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>22</span>, <span class='None'>False</span>: <span class='covered-line'>1.28k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L51' href='#L51'><pre>51</pre></a></td><td class='covered-line'><pre>1.31k</pre></td><td class='code'><pre>             ? <div class='tooltip'>AArch64InstrInfo::getLdStOffsetOp(MI1).getImm()<span class='tooltip-content'>22</span></div></pre></td></tr><tr><td class='line-number'><a name='L52' href='#L52'><pre>52</pre></a></td><td class='covered-line'><pre>1.31k</pre></td><td class='code'><pre>             : <div class='tooltip'>AArch64InstrInfo::getLdStOffsetOp(MI1).getImm() * StoreSize1<span class='tooltip-content'>1.28k</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L53' href='#L53'><pre>53</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L54' href='#L54'><pre>54</pre></a></td><td class='covered-line'><pre>1.31k</pre></td><td class='code'><pre>  const MachineInstr &amp;MI = (Off0 &lt; Off1) ? <div class='tooltip'>MI0<span class='tooltip-content'>292</span></div> : <div class='tooltip'>MI1<span class='tooltip-content'>1.01k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L54' href='#L54'><span>54:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>292</span>, <span class='None'>False</span>: <span class='covered-line'>1.01k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='covered-line'><pre>1.31k</pre></td><td class='code'><pre>  int Multiples = AArch64InstrInfo::isPairedLdSt(MI) ? <div class='tooltip'>2<span class='tooltip-content'>1.28k</span></div> : <div class='tooltip'>1<span class='tooltip-content'>28</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L55' href='#L55'><span>55:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.28k</span>, <span class='None'>False</span>: <span class='covered-line'>28</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L56' href='#L56'><pre>56</pre></a></td><td class='covered-line'><pre>1.31k</pre></td><td class='code'><pre>  int StoreSize = AArch64InstrInfo::getMemScale(MI) * Multiples;</pre></td></tr><tr><td class='line-number'><a name='L57' href='#L57'><pre>57</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L58' href='#L58'><pre>58</pre></a></td><td class='covered-line'><pre>1.31k</pre></td><td class='code'><pre>  return llabs(Off0 - Off1) &lt; StoreSize;</pre></td></tr><tr><td class='line-number'><a name='L59' href='#L59'><pre>59</pre></a></td><td class='covered-line'><pre>1.31k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L60' href='#L60'><pre>60</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L61' href='#L61'><pre>61</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AArch64PostRASchedStrategy::tryCandidate(SchedCandidate &amp;Cand,</pre></td></tr><tr><td class='line-number'><a name='L62' href='#L62'><pre>62</pre></a></td><td class='covered-line'><pre>442k</pre></td><td class='code'><pre>                                              SchedCandidate &amp;TryCand) {</pre></td></tr><tr><td class='line-number'><a name='L63' href='#L63'><pre>63</pre></a></td><td class='covered-line'><pre>442k</pre></td><td class='code'><pre>  bool OriginalResult = PostGenericScheduler::tryCandidate(Cand, TryCand);</pre></td></tr><tr><td class='line-number'><a name='L64' href='#L64'><pre>64</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>442k</pre></td><td class='code'><pre>  if (Cand.isValid()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>318k</span>, <span class='None'>False</span>: <span class='covered-line'>124k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>318k</pre></td><td class='code'><pre>    MachineInstr *Instr0 = TryCand.SU-&gt;getInstr();</pre></td></tr><tr><td class='line-number'><a name='L67' href='#L67'><pre>67</pre></a></td><td class='covered-line'><pre>318k</pre></td><td class='code'><pre>    MachineInstr *Instr1 = Cand.SU-&gt;getInstr();</pre></td></tr><tr><td class='line-number'><a name='L68' href='#L68'><pre>68</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L69' href='#L69'><pre>69</pre></a></td><td class='covered-line'><pre>318k</pre></td><td class='code'><pre>    if (!needReorderStoreMI(Instr0) || <div class='tooltip'>!needReorderStoreMI(Instr1)<span class='tooltip-content'>1.89k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L69' href='#L69'><span>69:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>316k</span>, <span class='None'>False</span>: <span class='covered-line'>1.89k</span>]
  Branch (<span class='line-number'><a name='L69' href='#L69'><span>69:40</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>587</span>, <span class='None'>False</span>: <span class='covered-line'>1.31k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L69'><span>69:9</span></a></span>) to (<span class='line-number'><a href='#L69'><span>69:67</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (69:9)
     Condition C2 --> (69:40)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L70' href='#L70'><pre>70</pre></a></td><td class='covered-line'><pre>317k</pre></td><td class='code'><pre>      return OriginalResult;</pre></td></tr><tr><td class='line-number'><a name='L71' href='#L71'><pre>71</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L72' href='#L72'><pre>72</pre></a></td><td class='covered-line'><pre>1.31k</pre></td><td class='code'><pre>    int64_t Off0, Off1;</pre></td></tr><tr><td class='line-number'><a name='L73' href='#L73'><pre>73</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // With the same base address and non-overlapping writes.</pre></td></tr><tr><td class='line-number'><a name='L74' href='#L74'><pre>74</pre></a></td><td class='covered-line'><pre>1.31k</pre></td><td class='code'><pre>    if (!mayOverlapWrite(*Instr0, *Instr1, Off0, Off1)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L74' href='#L74'><span>74:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.31k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L75' href='#L75'><pre>75</pre></a></td><td class='covered-line'><pre>1.31k</pre></td><td class='code'><pre>      TryCand.Reason = NodeOrder;</pre></td></tr><tr><td class='line-number'><a name='L76' href='#L76'><pre>76</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Order them by ascending offsets.</pre></td></tr><tr><td class='line-number'><a name='L77' href='#L77'><pre>77</pre></a></td><td class='covered-line'><pre>1.31k</pre></td><td class='code'><pre>      return Off0 &lt; Off1;</pre></td></tr><tr><td class='line-number'><a name='L78' href='#L78'><pre>78</pre></a></td><td class='covered-line'><pre>1.31k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L79' href='#L79'><pre>79</pre></a></td><td class='covered-line'><pre>1.31k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L80' href='#L80'><pre>80</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L81' href='#L81'><pre>81</pre></a></td><td class='covered-line'><pre>124k</pre></td><td class='code'><pre>  return OriginalResult;</pre></td></tr><tr><td class='line-number'><a name='L82' href='#L82'><pre>82</pre></a></td><td class='covered-line'><pre>442k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></body></html>