Warning: Design 'Conv' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : qor
Design : Conv
Version: L-2016.03-SP5-5
Date   : Sun Feb 23 20:04:52 2020
****************************************


  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:              16.00
  Critical Path Length:          0.56
  Critical Path Slack:          49.41
  Critical Path Clk Period:    100.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:               4.00
  Critical Path Length:          0.38
  Critical Path Slack:          99.62
  Critical Path Clk Period:    100.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'ideal_clock'
  -----------------------------------
  Levels of Logic:              78.00
  Critical Path Length:          5.60
  Critical Path Slack:          94.36
  Critical Path Clk Period:    100.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:       1162
  Hierarchical Port Count:      66876
  Leaf Cell Count:              76315
  Buf/Inv Cell Count:           17260
  Buf Cell Count:                9178
  Inv Cell Count:                8082
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     53604
  Sequential Cell Count:        22711
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    68986.036551
  Noncombinational Area:
                        124656.115555
  Buf/Inv Area:          11628.987842
  Total Buffer Area:          7329.10
  Total Inverter Area:        4299.89
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  Net XLength        :      939153.69
  Net YLength        :      929034.62
  -----------------------------------
  Cell Area:            193642.152106
  Design Area:          193642.152106
  Net Length        :      1868188.25


  Design Rules
  -----------------------------------
  Total Number of Nets:         94003
  Nets With Violations:            27
  Max Trans Violations:             0
  Max Cap Violations:              10
  Max Fanout Violations:           17
  -----------------------------------


  Hostname: caddy07

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   41.13
  Logic Optimization:                188.92
  Mapping Optimization:             1227.19
  -----------------------------------------
  Overall Compile Time:             2194.66
  Overall Compile Wall Clock Time:   607.88

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
