// Seed: 1949479924
`timescale 1ps / 1 ps
module module_0 (
    output id_0,
    output id_1,
    input id_2,
    output logic id_3,
    output id_4
);
  assign id_1 = (1);
  always @(1 or posedge 1);
  type_9 id_5 (
      .id_0(id_0[1]),
      .id_1(1'b0),
      .id_2(id_4),
      .id_3(""),
      .id_4('b0)
  );
  logic id_6;
  logic id_7;
endmodule
