ARM GAS  /tmp/ccNIt1o7.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"system_stm32f4xx.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.global	SystemCoreClock
  18              		.section	.data.SystemCoreClock,"aw",%progbits
  19              		.align	2
  22              	SystemCoreClock:
  23 0000 0024F400 		.word	16000000
  24              		.global	AHBPrescTable
  25              		.section	.rodata.AHBPrescTable,"a",%progbits
  26              		.align	2
  29              	AHBPrescTable:
  30 0000 00       		.byte	0
  31 0001 00       		.byte	0
  32 0002 00       		.byte	0
  33 0003 00       		.byte	0
  34 0004 00       		.byte	0
  35 0005 00       		.byte	0
  36 0006 00       		.byte	0
  37 0007 00       		.byte	0
  38 0008 01       		.byte	1
  39 0009 02       		.byte	2
  40 000a 03       		.byte	3
  41 000b 04       		.byte	4
  42 000c 06       		.byte	6
  43 000d 07       		.byte	7
  44 000e 08       		.byte	8
  45 000f 09       		.byte	9
  46              		.global	APBPrescTable
  47              		.section	.rodata.APBPrescTable,"a",%progbits
  48              		.align	2
  51              	APBPrescTable:
  52 0000 00       		.byte	0
  53 0001 00       		.byte	0
  54 0002 00       		.byte	0
  55 0003 00       		.byte	0
  56 0004 01       		.byte	1
  57 0005 02       		.byte	2
  58 0006 03       		.byte	3
  59 0007 04       		.byte	4
  60              		.section	.text.SystemInit,"ax",%progbits
  61              		.align	1
  62              		.global	SystemInit
  63              		.syntax unified
ARM GAS  /tmp/ccNIt1o7.s 			page 2


  64              		.thumb
  65              		.thumb_func
  66              		.fpu fpv4-sp-d16
  68              	SystemInit:
  69              	.LFB130:
  70              		.file 1 "Firmware/Core/Src/system_stm32f4xx.c"
   1:Firmware/Core/Src/system_stm32f4xx.c **** /**
   2:Firmware/Core/Src/system_stm32f4xx.c ****   ******************************************************************************
   3:Firmware/Core/Src/system_stm32f4xx.c ****   * @file    system_stm32f4xx.c
   4:Firmware/Core/Src/system_stm32f4xx.c ****   * @author  MCD Application Team
   5:Firmware/Core/Src/system_stm32f4xx.c ****   * @brief   CMSIS Cortex-M4 Device Peripheral Access Layer System Source File.
   6:Firmware/Core/Src/system_stm32f4xx.c ****   *
   7:Firmware/Core/Src/system_stm32f4xx.c ****   *   This file provides two functions and one global variable to be called from 
   8:Firmware/Core/Src/system_stm32f4xx.c ****   *   user application:
   9:Firmware/Core/Src/system_stm32f4xx.c ****   *      - SystemInit(): This function is called at startup just after reset and 
  10:Firmware/Core/Src/system_stm32f4xx.c ****   *                      before branch to main program. This call is made inside
  11:Firmware/Core/Src/system_stm32f4xx.c ****   *                      the "startup_stm32f4xx.s" file.
  12:Firmware/Core/Src/system_stm32f4xx.c ****   *
  13:Firmware/Core/Src/system_stm32f4xx.c ****   *      - SystemCoreClock variable: Contains the core clock (HCLK), it can be used
  14:Firmware/Core/Src/system_stm32f4xx.c ****   *                                  by the user application to setup the SysTick 
  15:Firmware/Core/Src/system_stm32f4xx.c ****   *                                  timer or configure other parameters.
  16:Firmware/Core/Src/system_stm32f4xx.c ****   *                                     
  17:Firmware/Core/Src/system_stm32f4xx.c ****   *      - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
  18:Firmware/Core/Src/system_stm32f4xx.c ****   *                                 be called whenever the core clock is changed
  19:Firmware/Core/Src/system_stm32f4xx.c ****   *                                 during program execution.
  20:Firmware/Core/Src/system_stm32f4xx.c ****   *
  21:Firmware/Core/Src/system_stm32f4xx.c ****   *
  22:Firmware/Core/Src/system_stm32f4xx.c ****   ******************************************************************************
  23:Firmware/Core/Src/system_stm32f4xx.c ****   * @attention
  24:Firmware/Core/Src/system_stm32f4xx.c ****   *
  25:Firmware/Core/Src/system_stm32f4xx.c ****   * <h2><center>&copy; COPYRIGHT 2017 STMicroelectronics</center></h2>
  26:Firmware/Core/Src/system_stm32f4xx.c ****   *
  27:Firmware/Core/Src/system_stm32f4xx.c ****   * Redistribution and use in source and binary forms, with or without modification,
  28:Firmware/Core/Src/system_stm32f4xx.c ****   * are permitted provided that the following conditions are met:
  29:Firmware/Core/Src/system_stm32f4xx.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  30:Firmware/Core/Src/system_stm32f4xx.c ****   *      this list of conditions and the following disclaimer.
  31:Firmware/Core/Src/system_stm32f4xx.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  32:Firmware/Core/Src/system_stm32f4xx.c ****   *      this list of conditions and the following disclaimer in the documentation
  33:Firmware/Core/Src/system_stm32f4xx.c ****   *      and/or other materials provided with the distribution.
  34:Firmware/Core/Src/system_stm32f4xx.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  35:Firmware/Core/Src/system_stm32f4xx.c ****   *      may be used to endorse or promote products derived from this software
  36:Firmware/Core/Src/system_stm32f4xx.c ****   *      without specific prior written permission.
  37:Firmware/Core/Src/system_stm32f4xx.c ****   *
  38:Firmware/Core/Src/system_stm32f4xx.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  39:Firmware/Core/Src/system_stm32f4xx.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  40:Firmware/Core/Src/system_stm32f4xx.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  41:Firmware/Core/Src/system_stm32f4xx.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  42:Firmware/Core/Src/system_stm32f4xx.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  43:Firmware/Core/Src/system_stm32f4xx.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  44:Firmware/Core/Src/system_stm32f4xx.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  45:Firmware/Core/Src/system_stm32f4xx.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  46:Firmware/Core/Src/system_stm32f4xx.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  47:Firmware/Core/Src/system_stm32f4xx.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  48:Firmware/Core/Src/system_stm32f4xx.c ****   *
  49:Firmware/Core/Src/system_stm32f4xx.c ****   ******************************************************************************
  50:Firmware/Core/Src/system_stm32f4xx.c ****   */
  51:Firmware/Core/Src/system_stm32f4xx.c **** 
ARM GAS  /tmp/ccNIt1o7.s 			page 3


  52:Firmware/Core/Src/system_stm32f4xx.c **** /** @addtogroup CMSIS
  53:Firmware/Core/Src/system_stm32f4xx.c ****   * @{
  54:Firmware/Core/Src/system_stm32f4xx.c ****   */
  55:Firmware/Core/Src/system_stm32f4xx.c **** 
  56:Firmware/Core/Src/system_stm32f4xx.c **** /** @addtogroup stm32f4xx_system
  57:Firmware/Core/Src/system_stm32f4xx.c ****   * @{
  58:Firmware/Core/Src/system_stm32f4xx.c ****   */  
  59:Firmware/Core/Src/system_stm32f4xx.c ****   
  60:Firmware/Core/Src/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Includes
  61:Firmware/Core/Src/system_stm32f4xx.c ****   * @{
  62:Firmware/Core/Src/system_stm32f4xx.c ****   */
  63:Firmware/Core/Src/system_stm32f4xx.c **** 
  64:Firmware/Core/Src/system_stm32f4xx.c **** 
  65:Firmware/Core/Src/system_stm32f4xx.c **** #include "stm32f4xx.h"
  66:Firmware/Core/Src/system_stm32f4xx.c **** 
  67:Firmware/Core/Src/system_stm32f4xx.c **** #if !defined  (HSE_VALUE) 
  68:Firmware/Core/Src/system_stm32f4xx.c ****   #define HSE_VALUE    ((uint32_t)25000000) /*!< Default value of the External oscillator in Hz */
  69:Firmware/Core/Src/system_stm32f4xx.c **** #endif /* HSE_VALUE */
  70:Firmware/Core/Src/system_stm32f4xx.c **** 
  71:Firmware/Core/Src/system_stm32f4xx.c **** #if !defined  (HSI_VALUE)
  72:Firmware/Core/Src/system_stm32f4xx.c ****   #define HSI_VALUE    ((uint32_t)16000000) /*!< Value of the Internal oscillator in Hz*/
  73:Firmware/Core/Src/system_stm32f4xx.c **** #endif /* HSI_VALUE */
  74:Firmware/Core/Src/system_stm32f4xx.c **** 
  75:Firmware/Core/Src/system_stm32f4xx.c **** /**
  76:Firmware/Core/Src/system_stm32f4xx.c ****   * @}
  77:Firmware/Core/Src/system_stm32f4xx.c ****   */
  78:Firmware/Core/Src/system_stm32f4xx.c **** 
  79:Firmware/Core/Src/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_TypesDefinitions
  80:Firmware/Core/Src/system_stm32f4xx.c ****   * @{
  81:Firmware/Core/Src/system_stm32f4xx.c ****   */
  82:Firmware/Core/Src/system_stm32f4xx.c **** 
  83:Firmware/Core/Src/system_stm32f4xx.c **** /**
  84:Firmware/Core/Src/system_stm32f4xx.c ****   * @}
  85:Firmware/Core/Src/system_stm32f4xx.c ****   */
  86:Firmware/Core/Src/system_stm32f4xx.c **** 
  87:Firmware/Core/Src/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Defines
  88:Firmware/Core/Src/system_stm32f4xx.c ****   * @{
  89:Firmware/Core/Src/system_stm32f4xx.c ****   */
  90:Firmware/Core/Src/system_stm32f4xx.c **** 
  91:Firmware/Core/Src/system_stm32f4xx.c **** /************************* Miscellaneous Configuration ************************/
  92:Firmware/Core/Src/system_stm32f4xx.c **** /*!< Uncomment the following line if you need to use external SRAM or SDRAM as data memory  */
  93:Firmware/Core/Src/system_stm32f4xx.c **** #if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)\
  94:Firmware/Core/Src/system_stm32f4xx.c ****  || defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx)\
  95:Firmware/Core/Src/system_stm32f4xx.c ****  || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx)
  96:Firmware/Core/Src/system_stm32f4xx.c **** /* #define DATA_IN_ExtSRAM */
  97:Firmware/Core/Src/system_stm32f4xx.c **** #endif /* STM32F40xxx || STM32F41xxx || STM32F42xxx || STM32F43xxx || STM32F469xx || STM32F479xx ||
  98:Firmware/Core/Src/system_stm32f4xx.c ****           STM32F412Zx || STM32F412Vx */
  99:Firmware/Core/Src/system_stm32f4xx.c ****  
 100:Firmware/Core/Src/system_stm32f4xx.c **** #if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx)\
 101:Firmware/Core/Src/system_stm32f4xx.c ****  || defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)
 102:Firmware/Core/Src/system_stm32f4xx.c **** /* #define DATA_IN_ExtSDRAM */
 103:Firmware/Core/Src/system_stm32f4xx.c **** #endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F446xx || STM32F469xx ||
 104:Firmware/Core/Src/system_stm32f4xx.c ****           STM32F479xx */
 105:Firmware/Core/Src/system_stm32f4xx.c **** 
 106:Firmware/Core/Src/system_stm32f4xx.c **** /*!< Uncomment the following line if you need to relocate your vector Table in
 107:Firmware/Core/Src/system_stm32f4xx.c ****      Internal SRAM. */
 108:Firmware/Core/Src/system_stm32f4xx.c **** /* #define VECT_TAB_SRAM */
ARM GAS  /tmp/ccNIt1o7.s 			page 4


 109:Firmware/Core/Src/system_stm32f4xx.c **** #define VECT_TAB_OFFSET  0x00 /*!< Vector Table base offset field. 
 110:Firmware/Core/Src/system_stm32f4xx.c ****                                    This value must be a multiple of 0x200. */
 111:Firmware/Core/Src/system_stm32f4xx.c **** /******************************************************************************/
 112:Firmware/Core/Src/system_stm32f4xx.c **** 
 113:Firmware/Core/Src/system_stm32f4xx.c **** /**
 114:Firmware/Core/Src/system_stm32f4xx.c ****   * @}
 115:Firmware/Core/Src/system_stm32f4xx.c ****   */
 116:Firmware/Core/Src/system_stm32f4xx.c **** 
 117:Firmware/Core/Src/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Macros
 118:Firmware/Core/Src/system_stm32f4xx.c ****   * @{
 119:Firmware/Core/Src/system_stm32f4xx.c ****   */
 120:Firmware/Core/Src/system_stm32f4xx.c **** 
 121:Firmware/Core/Src/system_stm32f4xx.c **** /**
 122:Firmware/Core/Src/system_stm32f4xx.c ****   * @}
 123:Firmware/Core/Src/system_stm32f4xx.c ****   */
 124:Firmware/Core/Src/system_stm32f4xx.c **** 
 125:Firmware/Core/Src/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Variables
 126:Firmware/Core/Src/system_stm32f4xx.c ****   * @{
 127:Firmware/Core/Src/system_stm32f4xx.c ****   */
 128:Firmware/Core/Src/system_stm32f4xx.c ****   /* This variable is updated in three ways:
 129:Firmware/Core/Src/system_stm32f4xx.c ****       1) by calling CMSIS function SystemCoreClockUpdate()
 130:Firmware/Core/Src/system_stm32f4xx.c ****       2) by calling HAL API function HAL_RCC_GetHCLKFreq()
 131:Firmware/Core/Src/system_stm32f4xx.c ****       3) each time HAL_RCC_ClockConfig() is called to configure the system clock frequency 
 132:Firmware/Core/Src/system_stm32f4xx.c ****          Note: If you use this function to configure the system clock; then there
 133:Firmware/Core/Src/system_stm32f4xx.c ****                is no need to call the 2 first functions listed above, since SystemCoreClock
 134:Firmware/Core/Src/system_stm32f4xx.c ****                variable is updated automatically.
 135:Firmware/Core/Src/system_stm32f4xx.c ****   */
 136:Firmware/Core/Src/system_stm32f4xx.c **** uint32_t SystemCoreClock = 16000000;
 137:Firmware/Core/Src/system_stm32f4xx.c **** const uint8_t AHBPrescTable[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
 138:Firmware/Core/Src/system_stm32f4xx.c **** const uint8_t APBPrescTable[8]  = {0, 0, 0, 0, 1, 2, 3, 4};
 139:Firmware/Core/Src/system_stm32f4xx.c **** /**
 140:Firmware/Core/Src/system_stm32f4xx.c ****   * @}
 141:Firmware/Core/Src/system_stm32f4xx.c ****   */
 142:Firmware/Core/Src/system_stm32f4xx.c **** 
 143:Firmware/Core/Src/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_FunctionPrototypes
 144:Firmware/Core/Src/system_stm32f4xx.c ****   * @{
 145:Firmware/Core/Src/system_stm32f4xx.c ****   */
 146:Firmware/Core/Src/system_stm32f4xx.c **** 
 147:Firmware/Core/Src/system_stm32f4xx.c **** #if defined (DATA_IN_ExtSRAM) || defined (DATA_IN_ExtSDRAM)
 148:Firmware/Core/Src/system_stm32f4xx.c ****   static void SystemInit_ExtMemCtl(void); 
 149:Firmware/Core/Src/system_stm32f4xx.c **** #endif /* DATA_IN_ExtSRAM || DATA_IN_ExtSDRAM */
 150:Firmware/Core/Src/system_stm32f4xx.c **** 
 151:Firmware/Core/Src/system_stm32f4xx.c **** /**
 152:Firmware/Core/Src/system_stm32f4xx.c ****   * @}
 153:Firmware/Core/Src/system_stm32f4xx.c ****   */
 154:Firmware/Core/Src/system_stm32f4xx.c **** 
 155:Firmware/Core/Src/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Functions
 156:Firmware/Core/Src/system_stm32f4xx.c ****   * @{
 157:Firmware/Core/Src/system_stm32f4xx.c ****   */
 158:Firmware/Core/Src/system_stm32f4xx.c **** 
 159:Firmware/Core/Src/system_stm32f4xx.c **** /**
 160:Firmware/Core/Src/system_stm32f4xx.c ****   * @brief  Setup the microcontroller system
 161:Firmware/Core/Src/system_stm32f4xx.c ****   *         Initialize the FPU setting, vector table location and External memory 
 162:Firmware/Core/Src/system_stm32f4xx.c ****   *         configuration.
 163:Firmware/Core/Src/system_stm32f4xx.c ****   * @param  None
 164:Firmware/Core/Src/system_stm32f4xx.c ****   * @retval None
 165:Firmware/Core/Src/system_stm32f4xx.c ****   */
ARM GAS  /tmp/ccNIt1o7.s 			page 5


 166:Firmware/Core/Src/system_stm32f4xx.c **** void SystemInit(void)
 167:Firmware/Core/Src/system_stm32f4xx.c **** {
  71              		.loc 1 167 0
  72              		.cfi_startproc
  73              		@ args = 0, pretend = 0, frame = 0
  74              		@ frame_needed = 1, uses_anonymous_args = 0
  75              		@ link register save eliminated.
  76 0000 80B4     		push	{r7}
  77              	.LCFI0:
  78              		.cfi_def_cfa_offset 4
  79              		.cfi_offset 7, -4
  80 0002 00AF     		add	r7, sp, #0
  81              	.LCFI1:
  82              		.cfi_def_cfa_register 7
 168:Firmware/Core/Src/system_stm32f4xx.c ****   /* FPU settings ------------------------------------------------------------*/
 169:Firmware/Core/Src/system_stm32f4xx.c ****   #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
 170:Firmware/Core/Src/system_stm32f4xx.c ****     SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
  83              		.loc 1 170 0
  84 0004 084B     		ldr	r3, .L2
  85 0006 D3F88830 		ldr	r3, [r3, #136]
  86 000a 074A     		ldr	r2, .L2
  87 000c 43F47003 		orr	r3, r3, #15728640
  88 0010 C2F88830 		str	r3, [r2, #136]
 171:Firmware/Core/Src/system_stm32f4xx.c ****   #endif
 172:Firmware/Core/Src/system_stm32f4xx.c **** 
 173:Firmware/Core/Src/system_stm32f4xx.c **** #if defined (DATA_IN_ExtSRAM) || defined (DATA_IN_ExtSDRAM)
 174:Firmware/Core/Src/system_stm32f4xx.c ****   SystemInit_ExtMemCtl(); 
 175:Firmware/Core/Src/system_stm32f4xx.c **** #endif /* DATA_IN_ExtSRAM || DATA_IN_ExtSDRAM */
 176:Firmware/Core/Src/system_stm32f4xx.c **** 
 177:Firmware/Core/Src/system_stm32f4xx.c ****   /* Configure the Vector Table location add offset address ------------------*/
 178:Firmware/Core/Src/system_stm32f4xx.c **** #ifdef VECT_TAB_SRAM
 179:Firmware/Core/Src/system_stm32f4xx.c ****   SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
 180:Firmware/Core/Src/system_stm32f4xx.c **** #else
 181:Firmware/Core/Src/system_stm32f4xx.c ****   SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
  89              		.loc 1 181 0
  90 0014 044B     		ldr	r3, .L2
  91 0016 4FF00062 		mov	r2, #134217728
  92 001a 9A60     		str	r2, [r3, #8]
 182:Firmware/Core/Src/system_stm32f4xx.c **** #endif
 183:Firmware/Core/Src/system_stm32f4xx.c **** }
  93              		.loc 1 183 0
  94 001c 00BF     		nop
  95 001e BD46     		mov	sp, r7
  96              	.LCFI2:
  97              		.cfi_def_cfa_register 13
  98              		@ sp needed
  99 0020 5DF8047B 		ldr	r7, [sp], #4
 100              	.LCFI3:
 101              		.cfi_restore 7
 102              		.cfi_def_cfa_offset 0
 103 0024 7047     		bx	lr
 104              	.L3:
 105 0026 00BF     		.align	2
 106              	.L2:
 107 0028 00ED00E0 		.word	-536810240
 108              		.cfi_endproc
 109              	.LFE130:
ARM GAS  /tmp/ccNIt1o7.s 			page 6


 111              		.section	.text.SystemCoreClockUpdate,"ax",%progbits
 112              		.align	1
 113              		.global	SystemCoreClockUpdate
 114              		.syntax unified
 115              		.thumb
 116              		.thumb_func
 117              		.fpu fpv4-sp-d16
 119              	SystemCoreClockUpdate:
 120              	.LFB131:
 184:Firmware/Core/Src/system_stm32f4xx.c **** 
 185:Firmware/Core/Src/system_stm32f4xx.c **** /**
 186:Firmware/Core/Src/system_stm32f4xx.c ****    * @brief  Update SystemCoreClock variable according to Clock Register Values.
 187:Firmware/Core/Src/system_stm32f4xx.c ****   *         The SystemCoreClock variable contains the core clock (HCLK), it can
 188:Firmware/Core/Src/system_stm32f4xx.c ****   *         be used by the user application to setup the SysTick timer or configure
 189:Firmware/Core/Src/system_stm32f4xx.c ****   *         other parameters.
 190:Firmware/Core/Src/system_stm32f4xx.c ****   *           
 191:Firmware/Core/Src/system_stm32f4xx.c ****   * @note   Each time the core clock (HCLK) changes, this function must be called
 192:Firmware/Core/Src/system_stm32f4xx.c ****   *         to update SystemCoreClock variable value. Otherwise, any configuration
 193:Firmware/Core/Src/system_stm32f4xx.c ****   *         based on this variable will be incorrect.         
 194:Firmware/Core/Src/system_stm32f4xx.c ****   *     
 195:Firmware/Core/Src/system_stm32f4xx.c ****   * @note   - The system frequency computed by this function is not the real 
 196:Firmware/Core/Src/system_stm32f4xx.c ****   *           frequency in the chip. It is calculated based on the predefined 
 197:Firmware/Core/Src/system_stm32f4xx.c ****   *           constant and the selected clock source:
 198:Firmware/Core/Src/system_stm32f4xx.c ****   *             
 199:Firmware/Core/Src/system_stm32f4xx.c ****   *           - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(*)
 200:Firmware/Core/Src/system_stm32f4xx.c ****   *                                              
 201:Firmware/Core/Src/system_stm32f4xx.c ****   *           - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(**)
 202:Firmware/Core/Src/system_stm32f4xx.c ****   *                          
 203:Firmware/Core/Src/system_stm32f4xx.c ****   *           - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(**) 
 204:Firmware/Core/Src/system_stm32f4xx.c ****   *             or HSI_VALUE(*) multiplied/divided by the PLL factors.
 205:Firmware/Core/Src/system_stm32f4xx.c ****   *         
 206:Firmware/Core/Src/system_stm32f4xx.c ****   *         (*) HSI_VALUE is a constant defined in stm32f4xx_hal_conf.h file (default value
 207:Firmware/Core/Src/system_stm32f4xx.c ****   *             16 MHz) but the real value may vary depending on the variations
 208:Firmware/Core/Src/system_stm32f4xx.c ****   *             in voltage and temperature.   
 209:Firmware/Core/Src/system_stm32f4xx.c ****   *    
 210:Firmware/Core/Src/system_stm32f4xx.c ****   *         (**) HSE_VALUE is a constant defined in stm32f4xx_hal_conf.h file (its value
 211:Firmware/Core/Src/system_stm32f4xx.c ****   *              depends on the application requirements), user has to ensure that HSE_VALUE
 212:Firmware/Core/Src/system_stm32f4xx.c ****   *              is same as the real frequency of the crystal used. Otherwise, this function
 213:Firmware/Core/Src/system_stm32f4xx.c ****   *              may have wrong result.
 214:Firmware/Core/Src/system_stm32f4xx.c ****   *                
 215:Firmware/Core/Src/system_stm32f4xx.c ****   *         - The result of this function could be not correct when using fractional
 216:Firmware/Core/Src/system_stm32f4xx.c ****   *           value for HSE crystal.
 217:Firmware/Core/Src/system_stm32f4xx.c ****   *     
 218:Firmware/Core/Src/system_stm32f4xx.c ****   * @param  None
 219:Firmware/Core/Src/system_stm32f4xx.c ****   * @retval None
 220:Firmware/Core/Src/system_stm32f4xx.c ****   */
 221:Firmware/Core/Src/system_stm32f4xx.c **** void SystemCoreClockUpdate(void)
 222:Firmware/Core/Src/system_stm32f4xx.c **** {
 121              		.loc 1 222 0
 122              		.cfi_startproc
 123              		@ args = 0, pretend = 0, frame = 24
 124              		@ frame_needed = 1, uses_anonymous_args = 0
 125              		@ link register save eliminated.
 126 0000 80B4     		push	{r7}
 127              	.LCFI4:
 128              		.cfi_def_cfa_offset 4
 129              		.cfi_offset 7, -4
ARM GAS  /tmp/ccNIt1o7.s 			page 7


 130 0002 87B0     		sub	sp, sp, #28
 131              	.LCFI5:
 132              		.cfi_def_cfa_offset 32
 133 0004 00AF     		add	r7, sp, #0
 134              	.LCFI6:
 135              		.cfi_def_cfa_register 7
 223:Firmware/Core/Src/system_stm32f4xx.c ****   uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 136              		.loc 1 223 0
 137 0006 0023     		movs	r3, #0
 138 0008 3B61     		str	r3, [r7, #16]
 139 000a 0023     		movs	r3, #0
 140 000c 7B61     		str	r3, [r7, #20]
 141 000e 0223     		movs	r3, #2
 142 0010 FB60     		str	r3, [r7, #12]
 143 0012 0023     		movs	r3, #0
 144 0014 BB60     		str	r3, [r7, #8]
 145 0016 0223     		movs	r3, #2
 146 0018 7B60     		str	r3, [r7, #4]
 224:Firmware/Core/Src/system_stm32f4xx.c ****   
 225:Firmware/Core/Src/system_stm32f4xx.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 226:Firmware/Core/Src/system_stm32f4xx.c ****   tmp = RCC->CFGR & RCC_CFGR_SWS;
 147              		.loc 1 226 0
 148 001a 314B     		ldr	r3, .L13
 149 001c 9B68     		ldr	r3, [r3, #8]
 150 001e 03F00C03 		and	r3, r3, #12
 151 0022 3B61     		str	r3, [r7, #16]
 227:Firmware/Core/Src/system_stm32f4xx.c **** 
 228:Firmware/Core/Src/system_stm32f4xx.c ****   switch (tmp)
 152              		.loc 1 228 0
 153 0024 3B69     		ldr	r3, [r7, #16]
 154 0026 042B     		cmp	r3, #4
 155 0028 07D0     		beq	.L6
 156 002a 082B     		cmp	r3, #8
 157 002c 09D0     		beq	.L7
 158 002e 002B     		cmp	r3, #0
 159 0030 3DD1     		bne	.L12
 229:Firmware/Core/Src/system_stm32f4xx.c ****   {
 230:Firmware/Core/Src/system_stm32f4xx.c ****     case 0x00:  /* HSI used as system clock source */
 231:Firmware/Core/Src/system_stm32f4xx.c ****       SystemCoreClock = HSI_VALUE;
 160              		.loc 1 231 0
 161 0032 2C4B     		ldr	r3, .L13+4
 162 0034 2C4A     		ldr	r2, .L13+8
 163 0036 1A60     		str	r2, [r3]
 232:Firmware/Core/Src/system_stm32f4xx.c ****       break;
 164              		.loc 1 232 0
 165 0038 3DE0     		b	.L9
 166              	.L6:
 233:Firmware/Core/Src/system_stm32f4xx.c ****     case 0x04:  /* HSE used as system clock source */
 234:Firmware/Core/Src/system_stm32f4xx.c ****       SystemCoreClock = HSE_VALUE;
 167              		.loc 1 234 0
 168 003a 2A4B     		ldr	r3, .L13+4
 169 003c 2B4A     		ldr	r2, .L13+12
 170 003e 1A60     		str	r2, [r3]
 235:Firmware/Core/Src/system_stm32f4xx.c ****       break;
 171              		.loc 1 235 0
 172 0040 39E0     		b	.L9
 173              	.L7:
ARM GAS  /tmp/ccNIt1o7.s 			page 8


 236:Firmware/Core/Src/system_stm32f4xx.c ****     case 0x08:  /* PLL used as system clock source */
 237:Firmware/Core/Src/system_stm32f4xx.c **** 
 238:Firmware/Core/Src/system_stm32f4xx.c ****       /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
 239:Firmware/Core/Src/system_stm32f4xx.c ****          SYSCLK = PLL_VCO / PLL_P
 240:Firmware/Core/Src/system_stm32f4xx.c ****          */    
 241:Firmware/Core/Src/system_stm32f4xx.c ****       pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 174              		.loc 1 241 0
 175 0042 274B     		ldr	r3, .L13
 176 0044 5B68     		ldr	r3, [r3, #4]
 177 0046 9B0D     		lsrs	r3, r3, #22
 178 0048 03F00103 		and	r3, r3, #1
 179 004c BB60     		str	r3, [r7, #8]
 242:Firmware/Core/Src/system_stm32f4xx.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 180              		.loc 1 242 0
 181 004e 244B     		ldr	r3, .L13
 182 0050 5B68     		ldr	r3, [r3, #4]
 183 0052 03F03F03 		and	r3, r3, #63
 184 0056 7B60     		str	r3, [r7, #4]
 243:Firmware/Core/Src/system_stm32f4xx.c ****       
 244:Firmware/Core/Src/system_stm32f4xx.c ****       if (pllsource != 0)
 185              		.loc 1 244 0
 186 0058 BB68     		ldr	r3, [r7, #8]
 187 005a 002B     		cmp	r3, #0
 188 005c 0CD0     		beq	.L10
 245:Firmware/Core/Src/system_stm32f4xx.c ****       {
 246:Firmware/Core/Src/system_stm32f4xx.c ****         /* HSE used as PLL clock source */
 247:Firmware/Core/Src/system_stm32f4xx.c ****         pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 189              		.loc 1 247 0
 190 005e 234A     		ldr	r2, .L13+12
 191 0060 7B68     		ldr	r3, [r7, #4]
 192 0062 B2FBF3F3 		udiv	r3, r2, r3
 193 0066 1E4A     		ldr	r2, .L13
 194 0068 5268     		ldr	r2, [r2, #4]
 195 006a 9209     		lsrs	r2, r2, #6
 196 006c C2F30802 		ubfx	r2, r2, #0, #9
 197 0070 02FB03F3 		mul	r3, r2, r3
 198 0074 7B61     		str	r3, [r7, #20]
 199 0076 0BE0     		b	.L11
 200              	.L10:
 248:Firmware/Core/Src/system_stm32f4xx.c ****       }
 249:Firmware/Core/Src/system_stm32f4xx.c ****       else
 250:Firmware/Core/Src/system_stm32f4xx.c ****       {
 251:Firmware/Core/Src/system_stm32f4xx.c ****         /* HSI used as PLL clock source */
 252:Firmware/Core/Src/system_stm32f4xx.c ****         pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 201              		.loc 1 252 0
 202 0078 1B4A     		ldr	r2, .L13+8
 203 007a 7B68     		ldr	r3, [r7, #4]
 204 007c B2FBF3F3 		udiv	r3, r2, r3
 205 0080 174A     		ldr	r2, .L13
 206 0082 5268     		ldr	r2, [r2, #4]
 207 0084 9209     		lsrs	r2, r2, #6
 208 0086 C2F30802 		ubfx	r2, r2, #0, #9
 209 008a 02FB03F3 		mul	r3, r2, r3
 210 008e 7B61     		str	r3, [r7, #20]
 211              	.L11:
 253:Firmware/Core/Src/system_stm32f4xx.c ****       }
 254:Firmware/Core/Src/system_stm32f4xx.c **** 
ARM GAS  /tmp/ccNIt1o7.s 			page 9


 255:Firmware/Core/Src/system_stm32f4xx.c ****       pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 212              		.loc 1 255 0
 213 0090 134B     		ldr	r3, .L13
 214 0092 5B68     		ldr	r3, [r3, #4]
 215 0094 1B0C     		lsrs	r3, r3, #16
 216 0096 03F00303 		and	r3, r3, #3
 217 009a 0133     		adds	r3, r3, #1
 218 009c 5B00     		lsls	r3, r3, #1
 219 009e FB60     		str	r3, [r7, #12]
 256:Firmware/Core/Src/system_stm32f4xx.c ****       SystemCoreClock = pllvco/pllp;
 220              		.loc 1 256 0
 221 00a0 7A69     		ldr	r2, [r7, #20]
 222 00a2 FB68     		ldr	r3, [r7, #12]
 223 00a4 B2FBF3F3 		udiv	r3, r2, r3
 224 00a8 0E4A     		ldr	r2, .L13+4
 225 00aa 1360     		str	r3, [r2]
 257:Firmware/Core/Src/system_stm32f4xx.c ****       break;
 226              		.loc 1 257 0
 227 00ac 03E0     		b	.L9
 228              	.L12:
 258:Firmware/Core/Src/system_stm32f4xx.c ****     default:
 259:Firmware/Core/Src/system_stm32f4xx.c ****       SystemCoreClock = HSI_VALUE;
 229              		.loc 1 259 0
 230 00ae 0D4B     		ldr	r3, .L13+4
 231 00b0 0D4A     		ldr	r2, .L13+8
 232 00b2 1A60     		str	r2, [r3]
 260:Firmware/Core/Src/system_stm32f4xx.c ****       break;
 233              		.loc 1 260 0
 234 00b4 00BF     		nop
 235              	.L9:
 261:Firmware/Core/Src/system_stm32f4xx.c ****   }
 262:Firmware/Core/Src/system_stm32f4xx.c ****   /* Compute HCLK frequency --------------------------------------------------*/
 263:Firmware/Core/Src/system_stm32f4xx.c ****   /* Get HCLK prescaler */
 264:Firmware/Core/Src/system_stm32f4xx.c ****   tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 236              		.loc 1 264 0
 237 00b6 0A4B     		ldr	r3, .L13
 238 00b8 9B68     		ldr	r3, [r3, #8]
 239 00ba 1B09     		lsrs	r3, r3, #4
 240 00bc 03F00F03 		and	r3, r3, #15
 241 00c0 0B4A     		ldr	r2, .L13+16
 242 00c2 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 243 00c4 3B61     		str	r3, [r7, #16]
 265:Firmware/Core/Src/system_stm32f4xx.c ****   /* HCLK frequency */
 266:Firmware/Core/Src/system_stm32f4xx.c ****   SystemCoreClock >>= tmp;
 244              		.loc 1 266 0
 245 00c6 074B     		ldr	r3, .L13+4
 246 00c8 1A68     		ldr	r2, [r3]
 247 00ca 3B69     		ldr	r3, [r7, #16]
 248 00cc 22FA03F3 		lsr	r3, r2, r3
 249 00d0 044A     		ldr	r2, .L13+4
 250 00d2 1360     		str	r3, [r2]
 267:Firmware/Core/Src/system_stm32f4xx.c **** }
 251              		.loc 1 267 0
 252 00d4 00BF     		nop
 253 00d6 1C37     		adds	r7, r7, #28
 254              	.LCFI7:
 255              		.cfi_def_cfa_offset 4
ARM GAS  /tmp/ccNIt1o7.s 			page 10


 256 00d8 BD46     		mov	sp, r7
 257              	.LCFI8:
 258              		.cfi_def_cfa_register 13
 259              		@ sp needed
 260 00da 5DF8047B 		ldr	r7, [sp], #4
 261              	.LCFI9:
 262              		.cfi_restore 7
 263              		.cfi_def_cfa_offset 0
 264 00de 7047     		bx	lr
 265              	.L14:
 266              		.align	2
 267              	.L13:
 268 00e0 00380240 		.word	1073887232
 269 00e4 00000000 		.word	SystemCoreClock
 270 00e8 0024F400 		.word	16000000
 271 00ec 00127A00 		.word	8000000
 272 00f0 00000000 		.word	AHBPrescTable
 273              		.cfi_endproc
 274              	.LFE131:
 276              		.text
 277              	.Letext0:
 278              		.file 2 "/home/zht/stm32tools/arm-gcc/arm-none-eabi/include/machine/_default_types.h"
 279              		.file 3 "/home/zht/stm32tools/arm-gcc/arm-none-eabi/include/sys/_stdint.h"
 280              		.file 4 "Firmware/Drivers/CMSIS/Include/core_cm4.h"
 281              		.file 5 "Firmware/Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 282              		.file 6 "Firmware/Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f446xx.h"
 283              		.file 7 "Firmware/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
ARM GAS  /tmp/ccNIt1o7.s 			page 11


DEFINED SYMBOLS
                            *ABS*:0000000000000000 system_stm32f4xx.c
     /tmp/ccNIt1o7.s:22     .data.SystemCoreClock:0000000000000000 SystemCoreClock
     /tmp/ccNIt1o7.s:19     .data.SystemCoreClock:0000000000000000 $d
     /tmp/ccNIt1o7.s:29     .rodata.AHBPrescTable:0000000000000000 AHBPrescTable
     /tmp/ccNIt1o7.s:26     .rodata.AHBPrescTable:0000000000000000 $d
     /tmp/ccNIt1o7.s:51     .rodata.APBPrescTable:0000000000000000 APBPrescTable
     /tmp/ccNIt1o7.s:48     .rodata.APBPrescTable:0000000000000000 $d
     /tmp/ccNIt1o7.s:61     .text.SystemInit:0000000000000000 $t
     /tmp/ccNIt1o7.s:68     .text.SystemInit:0000000000000000 SystemInit
     /tmp/ccNIt1o7.s:107    .text.SystemInit:0000000000000028 $d
     /tmp/ccNIt1o7.s:112    .text.SystemCoreClockUpdate:0000000000000000 $t
     /tmp/ccNIt1o7.s:119    .text.SystemCoreClockUpdate:0000000000000000 SystemCoreClockUpdate
     /tmp/ccNIt1o7.s:268    .text.SystemCoreClockUpdate:00000000000000e0 $d
                           .group:0000000000000000 wm4.0.66eb26e6ef234a179f62cd8806fe3c00
                           .group:0000000000000000 wm4.stm32f4xx.h.55.60c09cb5ab474e463c44285ed7739f1f
                           .group:0000000000000000 wm4.stm32f446xx.h.51.16a9122ede9860ebbb552c9e423d1ecd
                           .group:0000000000000000 wm4._newlib_version.h.4.875b979a44719054cd750d0952ad3fd6
                           .group:0000000000000000 wm4.features.h.33.318b64d71e0957639cfb30f1db1f7ec8
                           .group:0000000000000000 wm4._default_types.h.15.247e5cd201eca3442cbf5404108c4935
                           .group:0000000000000000 wm4._intsup.h.10.cce27fed8484c08a33f522034c30d2b5
                           .group:0000000000000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:0000000000000000 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed
                           .group:0000000000000000 wm4.cmsis_version.h.32.4d5822004c01a829a975260e854b5f8e
                           .group:0000000000000000 wm4.core_cm4.h.66.e4ff136c4a17abc46741866f64f8e729
                           .group:0000000000000000 wm4.cmsis_gcc.h.26.f42444deefab66ffa141b9b9fddb57a3
                           .group:0000000000000000 wm4.core_cm4.h.174.059a5e001a9e729091d1407208e93224
                           .group:0000000000000000 wm4.mpu_armv7.h.32.27b4593cb2f8d3152ca5d97a9d72b321
                           .group:0000000000000000 wm4.stm32f446xx.h.934.08868cf5988b286c95ce57658833140b
                           .group:0000000000000000 wm4.stm32f4xx.h.212.729f0f890654645a3f47ccc0cc2b00e7
                           .group:0000000000000000 wm4.stm32f4xx_hal_conf.h.24.03c00010d617045ebb35c82914a9515b
                           .group:0000000000000000 wm4.stm32_hal_legacy.h.23.24c1109a8eb6b9f423a3627922c83f30
                           .group:0000000000000000 wm4.stddef.h.39.a38874c8f8a57e66301090908ec2a69f
                           .group:0000000000000000 wm4.stm32f4xx_hal_def.h.58.2d2c85d5b9693a63e90566b806e8a752
                           .group:0000000000000000 wm4.stm32f4xx_hal_rcc_ex.h.22.ed8712e28628f6d35bd6f8847ee2f18f
                           .group:0000000000000000 wm4.stm32f4xx_hal_rcc.h.108.0c18a3cfc2dd91bdf92470b4bd0ea1b5
                           .group:0000000000000000 wm4.stm32f4xx_hal_exti.h.22.e3c6ea1ecbc30ac4867071b634937175
                           .group:0000000000000000 wm4.stm32f4xx_hal_gpio.h.22.be2c6bcf9722096ea8f49a41bf6aa50c
                           .group:0000000000000000 wm4.stm32f4xx_hal_gpio_ex.h.22.6858f59ca8a52c645189c74569e4d5b8
                           .group:0000000000000000 wm4.stm32f4xx_hal_gpio.h.264.978ac12eab1d3b3400b35b8c427e2c33
                           .group:0000000000000000 wm4.stm32f4xx_hal_dma.h.22.fffce20ac9119c50557659c75e75ab1c
                           .group:0000000000000000 wm4.stm32f4xx_hal_dma.h.721.a1e57ffbc615f926e6509c5acc65e492
                           .group:0000000000000000 wm4.stm32f4xx_hal_cortex.h.22.e6aa3b847b5388be63c32d1f9e696ef7
                           .group:0000000000000000 wm4.stm32f4xx_hal_flash.h.22.31b301be2655c3eb8583e51c8231544a
                           .group:0000000000000000 wm4.stm32f4xx_hal_flash_ex.h.22.df74a74dd40656a7fcd7d90cedd190b4
                           .group:0000000000000000 wm4.stm32f4xx_hal_flash.h.363.51efdf0f6c88f683efb89d7cc95cc1be
                           .group:0000000000000000 wm4.stm32f4xx_hal_pwr.h.22.2c27d93ae187efe3a73816f03a329970
                           .group:0000000000000000 wm4.stm32f4xx_hal_pwr_ex.h.22.cf49f655fb514fa1eda6a251fa1b2f1a
                           .group:0000000000000000 wm4.stm32f4xx_hal_pwr.h.337.60b43975c84527a23cb6994b23165a5e
                           .group:0000000000000000 wm4.stm32f4xx_hal_tim.h.22.9c16860ec2cc7f3d941608a8f521bc4a
                           .group:0000000000000000 wm4.stm32f4xx_hal_tim_ex.h.22.ab99a7fa30daa00d91e82a48801a7f30
                           .group:0000000000000000 wm4.stm32f4xx_hal_uart.h.22.1edfd0da9670bd23245390d2a3da576d
                           .group:0000000000000000 wm4.stm32f4xx_ll_usb.h.22.9dd425f23cc4ee09cc013b784f1d3b1a
                           .group:0000000000000000 wm4.stm32f4xx_hal_pcd.h.155.99d086aed65c9e0b877f5c367a6472c1
                           .group:0000000000000000 wm4.stm32f4xx_hal.h.72.a5a58188aa461a0614f1e58e159c7840

NO UNDEFINED SYMBOLS
ARM GAS  /tmp/ccNIt1o7.s 			page 12


