Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d9a3dbd0e9b84ea88622ca7c45a87db0 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_sc_computer_iotest_behav xil_defaultlib.TB_sc_computer_iotest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "Z:/25Spring/Vivado_lab/Final_Project/src/sc_cu.v" Line 1. Module sc_cu doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_and_mem_clock
Compiling module xil_defaultlib.in_port
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.immext
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.sc_cu
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux4x32
Compiling module xil_defaultlib.mux2x32
Compiling module xil_defaultlib.cla32
Compiling module xil_defaultlib.sc_cpu
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.lpm_rom_irom
Compiling module xil_defaultlib.sc_instmem
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.lpm_ram_dq_dram
Compiling module xil_defaultlib.io_output
Compiling module xil_defaultlib.io_input_mux
Compiling module xil_defaultlib.io_input
Compiling module xil_defaultlib.sc_datamem
Compiling module xil_defaultlib.sc_computer_main
Compiling module xil_defaultlib.out_port_hex2dec
Compiling module xil_defaultlib.seg7
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.sc_cpu_iotest
Compiling module xil_defaultlib.TB_sc_computer_iotest
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_sc_computer_iotest_behav
