0.6
2017.4
Dec 15 2017
21:07:18
C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim/glbl.v,1526222410,verilog,,,,glbl,,xil_defaultlib,,,,,,
C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv,1526284988,systemVerilog,,,,L_CPU_tester2,,xil_defaultlib,C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sources_1/new/L_CPU_beh.vhd,1526230858,vhdl,,,,l_cpu,,,,,,,,
C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sources_1/new/Mem.vhd,1526230866,vhdl,,,,mem,,,,,,,,
