<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Gbox: Gbox420_PicoW/ExternalLibraries/FreeRTOS-Kernel-main/portable/IAR/ARM_CM4F_MPU/portmacro.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="Gbox420.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Gbox
   &#160;<span id="projectnumber">4.20</span>
   </div>
   <div id="projectbrief">Grow box automation and monitoring</div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.svg"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('IAR_2ARM__CM4F__MPU_2portmacro_8h.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">portmacro.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &lt;intrinsics.h&gt;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for portmacro.h:</div>
<div class="dyncontent">
<div class="center"><img src="IAR_2ARM__CM4F__MPU_2portmacro_8h__incl.png" border="0" usemap="#aGbox420__PicoW_2ExternalLibraries_2FreeRTOS-Kernel-main_2portable_2IAR_2ARM__CM4F__MPU_2portmacro_8h" alt=""/></div>
<map name="aGbox420__PicoW_2ExternalLibraries_2FreeRTOS-Kernel-main_2portable_2IAR_2ARM__CM4F__MPU_2portmacro_8h" id="aGbox420__PicoW_2ExternalLibraries_2FreeRTOS-Kernel-main_2portable_2IAR_2ARM__CM4F__MPU_2portmacro_8h">
<area shape="rect" title=" " alt="" coords="5,5,252,61"/>
<area shape="rect" title=" " alt="" coords="82,109,175,136"/>
</map>
</div>
</div>
<p><a href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structMPU__REGION__REGISTERS.html">MPU_REGION_REGISTERS</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structMPU__REGION__SETTINGS.html">MPU_REGION_SETTINGS</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSYSTEM__CALL__STACK__INFO.html">SYSTEM_CALL_STACK_INFO</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structMPU__SETTINGS.html">MPU_SETTINGS</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:add0bdbfef5abf241c7774f68bde42f1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#add0bdbfef5abf241c7774f68bde42f1d">portCHAR</a>&#160;&#160;&#160;char</td></tr>
<tr class="separator:add0bdbfef5abf241c7774f68bde42f1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bbe1ef117ec274ef919e0a930c888ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a1bbe1ef117ec274ef919e0a930c888ac">portFLOAT</a>&#160;&#160;&#160;float</td></tr>
<tr class="separator:a1bbe1ef117ec274ef919e0a930c888ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4711ce186a903a14bc8ea7c8650b4f61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a4711ce186a903a14bc8ea7c8650b4f61">portDOUBLE</a>&#160;&#160;&#160;double</td></tr>
<tr class="separator:a4711ce186a903a14bc8ea7c8650b4f61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bbebff6020ac333ab6ec2ffd7f77001"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a6bbebff6020ac333ab6ec2ffd7f77001">portLONG</a>&#160;&#160;&#160;long</td></tr>
<tr class="separator:a6bbebff6020ac333ab6ec2ffd7f77001"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42e62d5881b12ff2a5c659576c64d003"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a42e62d5881b12ff2a5c659576c64d003">portSHORT</a>&#160;&#160;&#160;short</td></tr>
<tr class="separator:a42e62d5881b12ff2a5c659576c64d003"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0a294066ac7369b8f59a52d9491a92c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#ab0a294066ac7369b8f59a52d9491a92c">portSTACK_TYPE</a>&#160;&#160;&#160;uint32_t</td></tr>
<tr class="separator:ab0a294066ac7369b8f59a52d9491a92c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ebe82d24d764ae4e352f7c3a9f92c01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a1ebe82d24d764ae4e352f7c3a9f92c01">portBASE_TYPE</a>&#160;&#160;&#160;long</td></tr>
<tr class="separator:a1ebe82d24d764ae4e352f7c3a9f92c01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72723ba1e4a85ca14f25c2b9e066613d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a72723ba1e4a85ca14f25c2b9e066613d">portMAX_DELAY</a>&#160;&#160;&#160;( <a class="el" href="ARMv8M_2non__secure_2portmacrocommon_8h.html#a83586323ab175c3dfcbd7f4704e09743">TickType_t</a> ) 0xffff</td></tr>
<tr class="separator:a72723ba1e4a85ca14f25c2b9e066613d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0dd1114ffe4006f443ceb7b6f8e6107"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#ac0dd1114ffe4006f443ceb7b6f8e6107">configENABLE_ERRATA_837070_WORKAROUND</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ac0dd1114ffe4006f443ceb7b6f8e6107"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63d7ba028eb2432720bb5c7d626a8d7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a63d7ba028eb2432720bb5c7d626a8d7e">portUSING_MPU_WRAPPERS</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a63d7ba028eb2432720bb5c7d626a8d7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27b7e11718b2ec5b5217e60f3b9e8aec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a27b7e11718b2ec5b5217e60f3b9e8aec">portPRIVILEGE_BIT</a>&#160;&#160;&#160;( 0x80000000UL )</td></tr>
<tr class="separator:a27b7e11718b2ec5b5217e60f3b9e8aec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5734e533fa14ffe54fcc68374f85b7f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a5734e533fa14ffe54fcc68374f85b7f6">portMPU_REGION_READ_WRITE</a>&#160;&#160;&#160;( 0x03UL &lt;&lt; 24UL )</td></tr>
<tr class="separator:a5734e533fa14ffe54fcc68374f85b7f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a44c7b52e1abb7038f69edf50f1f9b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a1a44c7b52e1abb7038f69edf50f1f9b8">portMPU_REGION_PRIVILEGED_READ_ONLY</a>&#160;&#160;&#160;( 0x05UL &lt;&lt; 24UL )</td></tr>
<tr class="separator:a1a44c7b52e1abb7038f69edf50f1f9b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e5e113fc0e10d7bc0197f2c6a498ec2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a8e5e113fc0e10d7bc0197f2c6a498ec2">portMPU_REGION_READ_ONLY</a>&#160;&#160;&#160;( 0x06UL &lt;&lt; 24UL )</td></tr>
<tr class="separator:a8e5e113fc0e10d7bc0197f2c6a498ec2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa97df55904d7519d4b749d9b51a4afd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#aa97df55904d7519d4b749d9b51a4afd5">portMPU_REGION_PRIVILEGED_READ_WRITE</a>&#160;&#160;&#160;( 0x01UL &lt;&lt; 24UL )</td></tr>
<tr class="separator:aa97df55904d7519d4b749d9b51a4afd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3323e3b72e997207f76c3a21d771529a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a3323e3b72e997207f76c3a21d771529a">portMPU_REGION_PRIVILEGED_READ_WRITE_UNPRIV_READ_ONLY</a>&#160;&#160;&#160;( 0x02UL &lt;&lt; 24UL )</td></tr>
<tr class="separator:a3323e3b72e997207f76c3a21d771529a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdf3265552e1b47b077ca1af48fada0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#acdf3265552e1b47b077ca1af48fada0c">portMPU_REGION_CACHEABLE_BUFFERABLE</a>&#160;&#160;&#160;( 0x07UL &lt;&lt; 16UL )</td></tr>
<tr class="separator:acdf3265552e1b47b077ca1af48fada0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60a2ba380940d5cdf6ee27f2dce08c6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a60a2ba380940d5cdf6ee27f2dce08c6a">portMPU_REGION_EXECUTE_NEVER</a>&#160;&#160;&#160;( 0x01UL &lt;&lt; 28UL )</td></tr>
<tr class="separator:a60a2ba380940d5cdf6ee27f2dce08c6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d98586f4e389cd6bb92155dd27a369b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a0d98586f4e389cd6bb92155dd27a369b">portMPU_RASR_TEX_S_C_B_LOCATION</a>&#160;&#160;&#160;( 16UL )</td></tr>
<tr class="separator:a0d98586f4e389cd6bb92155dd27a369b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35a0d56dfe1ff200ed7875c9e066d3d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a35a0d56dfe1ff200ed7875c9e066d3d9">portMPU_RASR_TEX_S_C_B_MASK</a>&#160;&#160;&#160;( 0x3FUL )</td></tr>
<tr class="separator:a35a0d56dfe1ff200ed7875c9e066d3d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae77584952457452f06f8ec75cf616d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#aae77584952457452f06f8ec75cf616d3">configTOTAL_MPU_REGIONS</a>&#160;&#160;&#160;( 8UL )</td></tr>
<tr class="separator:aae77584952457452f06f8ec75cf616d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a426642ae3c94cd23c95e0c44b9ee0731"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a426642ae3c94cd23c95e0c44b9ee0731">configTEX_S_C_B_FLASH</a>&#160;&#160;&#160;( 0x07UL )</td></tr>
<tr class="separator:a426642ae3c94cd23c95e0c44b9ee0731"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade7ba0e0f50221b9fe139cdac5e91fca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#ade7ba0e0f50221b9fe139cdac5e91fca">configTEX_S_C_B_SRAM</a>&#160;&#160;&#160;( 0x07UL )</td></tr>
<tr class="separator:ade7ba0e0f50221b9fe139cdac5e91fca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b0959d7e83d42f6c1dccbfe2535e3d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a1b0959d7e83d42f6c1dccbfe2535e3d5">portSTACK_REGION</a>&#160;&#160;&#160;( <a class="el" href="RVDS_2ARM__CM4__MPU_2portmacro_8h.html#aae77584952457452f06f8ec75cf616d3">configTOTAL_MPU_REGIONS</a> - 5UL )</td></tr>
<tr class="separator:a1b0959d7e83d42f6c1dccbfe2535e3d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeaefa4b13d55ffc30d2ee1e65f0f9f81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#aeaefa4b13d55ffc30d2ee1e65f0f9f81">portGENERAL_PERIPHERALS_REGION</a>&#160;&#160;&#160;( <a class="el" href="RVDS_2ARM__CM4__MPU_2portmacro_8h.html#aae77584952457452f06f8ec75cf616d3">configTOTAL_MPU_REGIONS</a> - 4UL )</td></tr>
<tr class="separator:aeaefa4b13d55ffc30d2ee1e65f0f9f81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98374efce189d3a6a0ec99d80ba1619e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a98374efce189d3a6a0ec99d80ba1619e">portUNPRIVILEGED_FLASH_REGION</a>&#160;&#160;&#160;( <a class="el" href="RVDS_2ARM__CM4__MPU_2portmacro_8h.html#aae77584952457452f06f8ec75cf616d3">configTOTAL_MPU_REGIONS</a> - 3UL )</td></tr>
<tr class="separator:a98374efce189d3a6a0ec99d80ba1619e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05e35f210f0e58fe583100a87cb16719"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a05e35f210f0e58fe583100a87cb16719">portPRIVILEGED_FLASH_REGION</a>&#160;&#160;&#160;( <a class="el" href="RVDS_2ARM__CM4__MPU_2portmacro_8h.html#aae77584952457452f06f8ec75cf616d3">configTOTAL_MPU_REGIONS</a> - 2UL )</td></tr>
<tr class="separator:a05e35f210f0e58fe583100a87cb16719"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32c2c550dd5989c7edc9a951c2e19fe1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a32c2c550dd5989c7edc9a951c2e19fe1">portPRIVILEGED_RAM_REGION</a>&#160;&#160;&#160;( <a class="el" href="RVDS_2ARM__CM4__MPU_2portmacro_8h.html#aae77584952457452f06f8ec75cf616d3">configTOTAL_MPU_REGIONS</a> - 1UL )</td></tr>
<tr class="separator:a32c2c550dd5989c7edc9a951c2e19fe1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c87d488b9742426ef09ae95c75e1f43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a7c87d488b9742426ef09ae95c75e1f43">portFIRST_CONFIGURABLE_REGION</a>&#160;&#160;&#160;( 0UL )</td></tr>
<tr class="separator:a7c87d488b9742426ef09ae95c75e1f43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef7f2f8670e4dcc37d13e55236cc8c12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#aef7f2f8670e4dcc37d13e55236cc8c12">portLAST_CONFIGURABLE_REGION</a>&#160;&#160;&#160;( <a class="el" href="RVDS_2ARM__CM4__MPU_2portmacro_8h.html#aae77584952457452f06f8ec75cf616d3">configTOTAL_MPU_REGIONS</a> - 6UL )</td></tr>
<tr class="separator:aef7f2f8670e4dcc37d13e55236cc8c12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca7e1a8a568a38b74cc9db10c8efebda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#aca7e1a8a568a38b74cc9db10c8efebda">portNUM_CONFIGURABLE_REGIONS</a>&#160;&#160;&#160;( <a class="el" href="RVDS_2ARM__CM4__MPU_2portmacro_8h.html#aae77584952457452f06f8ec75cf616d3">configTOTAL_MPU_REGIONS</a> - 5UL )</td></tr>
<tr class="separator:aca7e1a8a568a38b74cc9db10c8efebda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee11e56d6fbdceb943ca29b686c4c322"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#aee11e56d6fbdceb943ca29b686c4c322">portTOTAL_NUM_REGIONS_IN_TCB</a>&#160;&#160;&#160;( <a class="el" href="RVDS_2ARM__CM4__MPU_2portmacro_8h.html#aca7e1a8a568a38b74cc9db10c8efebda">portNUM_CONFIGURABLE_REGIONS</a> + 1 ) /* Plus 1 <a class="el" href="ioat91sam7x256_8h.html#a964274cc117a83510a5ca1ad054ca6ae">to</a> create space for <a class="el" href="IAR_2STR91x_2ISR__Support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> <a class="el" href="IAR_2V850ES_2ISR__Support_8h.html#a0be1cfabf98139b63feae55f7e985c93">stack</a> region. */</td></tr>
<tr class="separator:aee11e56d6fbdceb943ca29b686c4c322"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d4b90e6674808efffc6463863a2b35f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a5d4b90e6674808efffc6463863a2b35f">MAX_CONTEXT_SIZE</a>&#160;&#160;&#160;( 52 )</td></tr>
<tr class="separator:a5d4b90e6674808efffc6463863a2b35f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24ad87830055bb4410f21ec76fd32616"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a24ad87830055bb4410f21ec76fd32616">portACL_ENTRY_SIZE_BITS</a>&#160;&#160;&#160;( 32U )</td></tr>
<tr class="separator:a24ad87830055bb4410f21ec76fd32616"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0bf5df635cba20ad1a6bbc853402e4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#ab0bf5df635cba20ad1a6bbc853402e4f">portSTACK_FRAME_HAS_PADDING_FLAG</a>&#160;&#160;&#160;( 1UL &lt;&lt; 0UL )</td></tr>
<tr class="separator:ab0bf5df635cba20ad1a6bbc853402e4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a868b2006b5ce8f6a2642ad13ab5332ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a868b2006b5ce8f6a2642ad13ab5332ad">portTASK_IS_PRIVILEGED_FLAG</a>&#160;&#160;&#160;( 1UL &lt;&lt; 1UL )</td></tr>
<tr class="separator:a868b2006b5ce8f6a2642ad13ab5332ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21adaab1601f6a0f35ba550a43060830"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a21adaab1601f6a0f35ba550a43060830">portSTACK_GROWTH</a>&#160;&#160;&#160;( -1 )</td></tr>
<tr class="separator:a21adaab1601f6a0f35ba550a43060830"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a554d9322ce7f698a86a22b21234bd8cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a554d9322ce7f698a86a22b21234bd8cd">portTICK_PERIOD_MS</a>&#160;&#160;&#160;( ( <a class="el" href="ARMv8M_2non__secure_2portmacrocommon_8h.html#a83586323ab175c3dfcbd7f4704e09743">TickType_t</a> ) 1000 / <a class="el" href="TestSketches_2RealTimeClock_01-NTPWithLWIP_2FreeRTOSConfig_8h.html#a2f0258dd1e3b877e5bc013be54c2db6a">configTICK_RATE_HZ</a> )</td></tr>
<tr class="separator:a554d9322ce7f698a86a22b21234bd8cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9091ce3940d8bd93ec850122a2c6a1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#ab9091ce3940d8bd93ec850122a2c6a1c">portBYTE_ALIGNMENT</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ab9091ce3940d8bd93ec850122a2c6a1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1af21c2697be7f3b699e3bafec1bd413"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a1af21c2697be7f3b699e3bafec1bd413">portSVC_START_SCHEDULER</a>&#160;&#160;&#160;100</td></tr>
<tr class="separator:a1af21c2697be7f3b699e3bafec1bd413"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a176834b4b22e63f73e0220d6fb65f7a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a176834b4b22e63f73e0220d6fb65f7a5">portSVC_YIELD</a>&#160;&#160;&#160;101</td></tr>
<tr class="separator:a176834b4b22e63f73e0220d6fb65f7a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12bdd199a81c50bf89474922c0f4c9f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a12bdd199a81c50bf89474922c0f4c9f8">portSVC_RAISE_PRIVILEGE</a>&#160;&#160;&#160;102</td></tr>
<tr class="separator:a12bdd199a81c50bf89474922c0f4c9f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aceca58fbf3e70153879a43200a523344"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#aceca58fbf3e70153879a43200a523344">portSVC_SYSTEM_CALL_EXIT</a>&#160;&#160;&#160;103</td></tr>
<tr class="separator:aceca58fbf3e70153879a43200a523344"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1ff06193615f5130b5a97dc9e708fc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#ae1ff06193615f5130b5a97dc9e708fc7">portYIELD</a>()&#160;&#160;&#160;__asm volatile ( &quot;   SVC %0  \n&quot; ::&quot;i&quot; ( portSVC_YIELD ) : &quot;memory&quot; )</td></tr>
<tr class="separator:ae1ff06193615f5130b5a97dc9e708fc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a664746b0d63d7f84baf1092ff4feeef9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a664746b0d63d7f84baf1092ff4feeef9">portYIELD_WITHIN_API</a>()</td></tr>
<tr class="separator:a664746b0d63d7f84baf1092ff4feeef9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae42817ecbd6fe76d846a89cc0fcd0d95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#ae42817ecbd6fe76d846a89cc0fcd0d95">portNVIC_INT_CTRL_REG</a>&#160;&#160;&#160;( *( ( volatile uint32_t * ) 0xe000ed04 ) )</td></tr>
<tr class="separator:ae42817ecbd6fe76d846a89cc0fcd0d95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16830bf8349e14cdeed05193af234d5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a16830bf8349e14cdeed05193af234d5e">portNVIC_PENDSVSET_BIT</a>&#160;&#160;&#160;( 1UL &lt;&lt; 28UL )</td></tr>
<tr class="separator:a16830bf8349e14cdeed05193af234d5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63b994040c62c9685490a71c87a13d8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a63b994040c62c9685490a71c87a13d8a">portEND_SWITCHING_ISR</a>(xSwitchRequired)</td></tr>
<tr class="separator:a63b994040c62c9685490a71c87a13d8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac6850c66595efdc02a8bbb95fb4648e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#aac6850c66595efdc02a8bbb95fb4648e">portYIELD_FROM_ISR</a>(x)&#160;&#160;&#160;<a class="el" href="ThirdParty_2xClang_2XCOREAI_2portmacro_8h.html#a63b994040c62c9685490a71c87a13d8a">portEND_SWITCHING_ISR</a>( x )</td></tr>
<tr class="separator:aac6850c66595efdc02a8bbb95fb4648e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebb8c3a87d591f60f974772be0ee798d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#aebb8c3a87d591f60f974772be0ee798d">configUSE_PORT_OPTIMISED_TASK_SELECTION</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:aebb8c3a87d591f60f974772be0ee798d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a113cd9b8401284194da8ddc4569aa484"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a113cd9b8401284194da8ddc4569aa484">portRECORD_READY_PRIORITY</a>(uxPriority,  uxReadyPriorities)&#160;&#160;&#160;( uxReadyPriorities ) |= ( 1UL &lt;&lt; ( uxPriority ) )</td></tr>
<tr class="separator:a113cd9b8401284194da8ddc4569aa484"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab771d12c0912d93d52a586628fb18a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#aab771d12c0912d93d52a586628fb18a6">portRESET_READY_PRIORITY</a>(uxPriority,  uxReadyPriorities)&#160;&#160;&#160;( uxReadyPriorities ) &amp;= ~( 1UL &lt;&lt; ( uxPriority ) )</td></tr>
<tr class="separator:aab771d12c0912d93d52a586628fb18a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ed536be98084ed8c77c95d79a2688ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a5ed536be98084ed8c77c95d79a2688ee">portGET_HIGHEST_PRIORITY</a>(uxTopPriority,  uxReadyPriorities)&#160;&#160;&#160;uxTopPriority = ( 31UL - ( ( uint32_t ) __CLZ( ( uxReadyPriorities ) ) ) )</td></tr>
<tr class="separator:a5ed536be98084ed8c77c95d79a2688ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e3d10ee1a0734a647ca192523c2cfc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a6e3d10ee1a0734a647ca192523c2cfc1">portDISABLE_INTERRUPTS</a>()</td></tr>
<tr class="separator:a6e3d10ee1a0734a647ca192523c2cfc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc47e85a6befbb47961ad5ee7aa57173"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#abc47e85a6befbb47961ad5ee7aa57173">portENABLE_INTERRUPTS</a>()&#160;&#160;&#160;__set_BASEPRI( 0 )</td></tr>
<tr class="separator:abc47e85a6befbb47961ad5ee7aa57173"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a09321ad004019f3c8d0f2e4d7224c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a8a09321ad004019f3c8d0f2e4d7224c7">portENTER_CRITICAL</a>()&#160;&#160;&#160;<a class="el" href="ThirdParty_2GCC_2Posix_2portmacro_8h.html#a2ed3554a3de09a3bd09d396ee081ab69">vPortEnterCritical</a>()</td></tr>
<tr class="separator:a8a09321ad004019f3c8d0f2e4d7224c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a529358e6147881dd881c890ade21c9bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a529358e6147881dd881c890ade21c9bd">portEXIT_CRITICAL</a>()&#160;&#160;&#160;<a class="el" href="ThirdParty_2GCC_2Posix_2portmacro_8h.html#aed20ada05b957181a0de042802a82a5b">vPortExitCritical</a>()</td></tr>
<tr class="separator:a529358e6147881dd881c890ade21c9bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31b4260dbc1823ba80b578f86eb15a98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a31b4260dbc1823ba80b578f86eb15a98">portSET_INTERRUPT_MASK_FROM_ISR</a>()&#160;&#160;&#160;__get_BASEPRI(); <a class="el" href="oWatcom_216BitDOS_2PC_2portmacro_8h.html#a1147ceeb33d46371c60ab9dc699f96a3">portDISABLE_INTERRUPTS</a>()</td></tr>
<tr class="separator:a31b4260dbc1823ba80b578f86eb15a98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79d65a5d0f6f9133a0739832e9d8367e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a79d65a5d0f6f9133a0739832e9d8367e">portCLEAR_INTERRUPT_MASK_FROM_ISR</a>(x)&#160;&#160;&#160;__set_BASEPRI( x )</td></tr>
<tr class="separator:a79d65a5d0f6f9133a0739832e9d8367e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2921e1c5a1f974dfa01ae44d1f665f14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a2921e1c5a1f974dfa01ae44d1f665f14">portTASK_FUNCTION_PROTO</a>(vFunction,  pvParameters)&#160;&#160;&#160;<a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a> vFunction( <a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a> * pvParameters )</td></tr>
<tr class="separator:a2921e1c5a1f974dfa01ae44d1f665f14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a289793652f505c538abea27045ccdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a3a289793652f505c538abea27045ccdf">portTASK_FUNCTION</a>(vFunction,  pvParameters)&#160;&#160;&#160;<a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a> vFunction( <a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a> * pvParameters )</td></tr>
<tr class="separator:a3a289793652f505c538abea27045ccdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23c54dff0b50ff35563ef06c6d6d1835"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a23c54dff0b50ff35563ef06c6d6d1835">portNOP</a>()</td></tr>
<tr class="separator:a23c54dff0b50ff35563ef06c6d6d1835"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73448585c9c9e96500c2f0c9ea824601"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a73448585c9c9e96500c2f0c9ea824601">portINLINE</a>&#160;&#160;&#160;__inline</td></tr>
<tr class="separator:a73448585c9c9e96500c2f0c9ea824601"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa356ca7932487d20a42d6839842d308"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#aaa356ca7932487d20a42d6839842d308">portFORCE_INLINE</a>&#160;&#160;&#160;<a class="el" href="RVDS_2ARM7__LPC21xx_2portmacro_8h.html#a00d24c7231be28dbaf71f5408f30e44c">inline</a> <a class="el" href="WirelessCommands__Reservoir_8h.html#adc0022e76da0f3aa99986d27dc837785">__attribute__</a>( ( always_inline ) )</td></tr>
<tr class="separator:aaa356ca7932487d20a42d6839842d308"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44b71b000f54b613b9cea59e86861a1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a44b71b000f54b613b9cea59e86861a1c">portIS_PRIVILEGED</a>()&#160;&#160;&#160;<a class="el" href="RVDS_2ARM__CM4__MPU_2portmacro_8h.html#aeb898982ec8e7db29c57dcaedfd824d6">xIsPrivileged</a>()</td></tr>
<tr class="memdesc:a44b71b000f54b613b9cea59e86861a1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks whether or not the processor is privileged.  <a href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a44b71b000f54b613b9cea59e86861a1c">More...</a><br /></td></tr>
<tr class="separator:a44b71b000f54b613b9cea59e86861a1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f2db73d3dba47c3e2b34e82a39268cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a2f2db73d3dba47c3e2b34e82a39268cd">portRAISE_PRIVILEGE</a>()&#160;&#160;&#160;__asm volatile ( &quot;svc %0 \n&quot; ::&quot;i&quot; ( portSVC_RAISE_PRIVILEGE ) : &quot;memory&quot; );</td></tr>
<tr class="memdesc:a2f2db73d3dba47c3e2b34e82a39268cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Raise an SVC request to raise privilege.  <a href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a2f2db73d3dba47c3e2b34e82a39268cd">More...</a><br /></td></tr>
<tr class="separator:a2f2db73d3dba47c3e2b34e82a39268cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ead819d015c09cdaf31a4bc701ac1fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a4ead819d015c09cdaf31a4bc701ac1fe">portRESET_PRIVILEGE</a>()&#160;&#160;&#160;<a class="el" href="RVDS_2ARM__CM4__MPU_2portmacro_8h.html#a627331d65921f4d7559b0ff24167fd7c">vResetPrivilege</a>()</td></tr>
<tr class="memdesc:a4ead819d015c09cdaf31a4bc701ac1fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lowers the privilege level by setting the bit 0 of the CONTROL register.  <a href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a4ead819d015c09cdaf31a4bc701ac1fe">More...</a><br /></td></tr>
<tr class="separator:a4ead819d015c09cdaf31a4bc701ac1fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f07a5bb1b812fbf43b245ef14de01d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a4f07a5bb1b812fbf43b245ef14de01d4">portSWITCH_TO_USER_MODE</a>()&#160;&#160;&#160;<a class="el" href="RVDS_2ARM__CM4__MPU_2portmacro_8h.html#a1559396bf151310d1c825c5239317a3b">vPortSwitchToUserMode</a>()</td></tr>
<tr class="memdesc:a4f07a5bb1b812fbf43b245ef14de01d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Make a task unprivileged.  <a href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a4f07a5bb1b812fbf43b245ef14de01d4">More...</a><br /></td></tr>
<tr class="separator:a4f07a5bb1b812fbf43b245ef14de01d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44a44174ba1a38fb7271b3388aab5f6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a44a44174ba1a38fb7271b3388aab5f6d">portIS_TASK_PRIVILEGED</a>()&#160;&#160;&#160;<a class="el" href="RVDS_2ARM__CM4__MPU_2portmacro_8h.html#a21335221c26ff106b4f5e87edf6567aa">xPortIsTaskPrivileged</a>()</td></tr>
<tr class="memdesc:a44a44174ba1a38fb7271b3388aab5f6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks whether or not the calling task is privileged.  <a href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a44a44174ba1a38fb7271b3388aab5f6d">More...</a><br /></td></tr>
<tr class="separator:a44a44174ba1a38fb7271b3388aab5f6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19e4416b1475bdecdeb076ff2e0d29d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a19e4416b1475bdecdeb076ff2e0d29d0">configENFORCE_SYSTEM_CALLS_FROM_KERNEL_ONLY</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a19e4416b1475bdecdeb076ff2e0d29d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:a84e9a8ba132feed0b2401c1f4e2ac63c"><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="WizC_2PIC18_2portmacro_8h.html#ab0a294066ac7369b8f59a52d9491a92c">portSTACK_TYPE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a84e9a8ba132feed0b2401c1f4e2ac63c">StackType_t</a></td></tr>
<tr class="separator:a84e9a8ba132feed0b2401c1f4e2ac63c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46fb21e00ae0729d7515c0fbf2269796"><td class="memItemLeft" align="right" valign="top">typedef long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a46fb21e00ae0729d7515c0fbf2269796">BaseType_t</a></td></tr>
<tr class="separator:a46fb21e00ae0729d7515c0fbf2269796"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a646f89d4298e4f5afd522202b11cb2e6"><td class="memItemLeft" align="right" valign="top">typedef unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a646f89d4298e4f5afd522202b11cb2e6">UBaseType_t</a></td></tr>
<tr class="separator:a646f89d4298e4f5afd522202b11cb2e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83586323ab175c3dfcbd7f4704e09743"><td class="memItemLeft" align="right" valign="top">typedef uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a83586323ab175c3dfcbd7f4704e09743">TickType_t</a></td></tr>
<tr class="separator:a83586323ab175c3dfcbd7f4704e09743"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cbfacfca1c21e805d515664a566cd93"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="structMPU__REGION__REGISTERS.html">MPU_REGION_REGISTERS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a1cbfacfca1c21e805d515664a566cd93">xMPU_REGION_REGISTERS</a></td></tr>
<tr class="separator:a1cbfacfca1c21e805d515664a566cd93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19ce700660ece64b835f23dfb514aecb"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="structMPU__REGION__SETTINGS.html">MPU_REGION_SETTINGS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a19ce700660ece64b835f23dfb514aecb">xMPU_REGION_SETTINGS</a></td></tr>
<tr class="separator:a19ce700660ece64b835f23dfb514aecb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a917d4fc0fb856d8f718fad5c5e33f321"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="structSYSTEM__CALL__STACK__INFO.html">SYSTEM_CALL_STACK_INFO</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a917d4fc0fb856d8f718fad5c5e33f321">xSYSTEM_CALL_STACK_INFO</a></td></tr>
<tr class="separator:a917d4fc0fb856d8f718fad5c5e33f321"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f8f90148a90e1be9815fda669fc0e28"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="structMPU__SETTINGS.html">MPU_SETTINGS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a0f8f90148a90e1be9815fda669fc0e28">xMPU_SETTINGS</a></td></tr>
<tr class="separator:a0f8f90148a90e1be9815fda669fc0e28"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a2ed3554a3de09a3bd09d396ee081ab69"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a2ed3554a3de09a3bd09d396ee081ab69">vPortEnterCritical</a> (<a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a>)</td></tr>
<tr class="memdesc:a2ed3554a3de09a3bd09d396ee081ab69"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enter critical section.  <a href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a2ed3554a3de09a3bd09d396ee081ab69">More...</a><br /></td></tr>
<tr class="separator:a2ed3554a3de09a3bd09d396ee081ab69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed20ada05b957181a0de042802a82a5b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#aed20ada05b957181a0de042802a82a5b">vPortExitCritical</a> (<a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a>)</td></tr>
<tr class="memdesc:aed20ada05b957181a0de042802a82a5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Exit critical section.  <a href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#aed20ada05b957181a0de042802a82a5b">More...</a><br /></td></tr>
<tr class="separator:aed20ada05b957181a0de042802a82a5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb898982ec8e7db29c57dcaedfd824d6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ARMv8M_2non__secure_2portmacrocommon_8h.html#a46fb21e00ae0729d7515c0fbf2269796">BaseType_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#aeb898982ec8e7db29c57dcaedfd824d6">xIsPrivileged</a> (<a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a>)</td></tr>
<tr class="memdesc:aeb898982ec8e7db29c57dcaedfd824d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks whether or not the processor is privileged.  <a href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#aeb898982ec8e7db29c57dcaedfd824d6">More...</a><br /></td></tr>
<tr class="separator:aeb898982ec8e7db29c57dcaedfd824d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a627331d65921f4d7559b0ff24167fd7c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a627331d65921f4d7559b0ff24167fd7c">vResetPrivilege</a> (<a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a>)</td></tr>
<tr class="memdesc:a627331d65921f4d7559b0ff24167fd7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lowers the privilege level by setting the bit 0 of the CONTROL register.  <a href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a627331d65921f4d7559b0ff24167fd7c">More...</a><br /></td></tr>
<tr class="separator:a627331d65921f4d7559b0ff24167fd7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1559396bf151310d1c825c5239317a3b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a1559396bf151310d1c825c5239317a3b">vPortSwitchToUserMode</a> (<a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a>)</td></tr>
<tr class="separator:a1559396bf151310d1c825c5239317a3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21335221c26ff106b4f5e87edf6567aa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ARMv8M_2non__secure_2portmacrocommon_8h.html#a46fb21e00ae0729d7515c0fbf2269796">BaseType_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a21335221c26ff106b4f5e87edf6567aa">xPortIsTaskPrivileged</a> (<a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a>)</td></tr>
<tr class="memdesc:a21335221c26ff106b4f5e87edf6567aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks whether or not a task is privileged.  <a href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a21335221c26ff106b4f5e87edf6567aa">More...</a><br /></td></tr>
<tr class="separator:a21335221c26ff106b4f5e87edf6567aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ac0dd1114ffe4006f443ceb7b6f8e6107"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0dd1114ffe4006f443ceb7b6f8e6107">&#9670;&nbsp;</a></span>configENABLE_ERRATA_837070_WORKAROUND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define configENABLE_ERRATA_837070_WORKAROUND&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html#l00082">82</a> of file <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html">portmacro.h</a>.</p>

</div>
</div>
<a id="a19e4416b1475bdecdeb076ff2e0d29d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19e4416b1475bdecdeb076ff2e0d29d0">&#9670;&nbsp;</a></span>configENFORCE_SYSTEM_CALLS_FROM_KERNEL_ONLY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define configENFORCE_SYSTEM_CALLS_FROM_KERNEL_ONLY&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html#l00430">430</a> of file <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html">portmacro.h</a>.</p>

</div>
</div>
<a id="a426642ae3c94cd23c95e0c44b9ee0731"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a426642ae3c94cd23c95e0c44b9ee0731">&#9670;&nbsp;</a></span>configTEX_S_C_B_FLASH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define configTEX_S_C_B_FLASH&#160;&#160;&#160;( 0x07UL )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html#l00175">175</a> of file <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html">portmacro.h</a>.</p>

</div>
</div>
<a id="ade7ba0e0f50221b9fe139cdac5e91fca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade7ba0e0f50221b9fe139cdac5e91fca">&#9670;&nbsp;</a></span>configTEX_S_C_B_SRAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define configTEX_S_C_B_SRAM&#160;&#160;&#160;( 0x07UL )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html#l00182">182</a> of file <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html">portmacro.h</a>.</p>

</div>
</div>
<a id="aae77584952457452f06f8ec75cf616d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae77584952457452f06f8ec75cf616d3">&#9670;&nbsp;</a></span>configTOTAL_MPU_REGIONS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define configTOTAL_MPU_REGIONS&#160;&#160;&#160;( 8UL )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html#l00106">106</a> of file <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html">portmacro.h</a>.</p>

</div>
</div>
<a id="aebb8c3a87d591f60f974772be0ee798d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebb8c3a87d591f60f974772be0ee798d">&#9670;&nbsp;</a></span>configUSE_PORT_OPTIMISED_TASK_SELECTION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define configUSE_PORT_OPTIMISED_TASK_SELECTION&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html#l00291">291</a> of file <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html">portmacro.h</a>.</p>

</div>
</div>
<a id="a5d4b90e6674808efffc6463863a2b35f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d4b90e6674808efffc6463863a2b35f">&#9670;&nbsp;</a></span>MAX_CONTEXT_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MAX_CONTEXT_SIZE&#160;&#160;&#160;( 52 )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html#l00224">224</a> of file <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html">portmacro.h</a>.</p>

</div>
</div>
<a id="a24ad87830055bb4410f21ec76fd32616"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24ad87830055bb4410f21ec76fd32616">&#9670;&nbsp;</a></span>portACL_ENTRY_SIZE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portACL_ENTRY_SIZE_BITS&#160;&#160;&#160;( 32U )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html#l00227">227</a> of file <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html">portmacro.h</a>.</p>

</div>
</div>
<a id="a1ebe82d24d764ae4e352f7c3a9f92c01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ebe82d24d764ae4e352f7c3a9f92c01">&#9670;&nbsp;</a></span>portBASE_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portBASE_TYPE&#160;&#160;&#160;long</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html#l00059">59</a> of file <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html">portmacro.h</a>.</p>

</div>
</div>
<a id="ab9091ce3940d8bd93ec850122a2c6a1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9091ce3940d8bd93ec850122a2c6a1c">&#9670;&nbsp;</a></span>portBYTE_ALIGNMENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portBYTE_ALIGNMENT&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html#l00251">251</a> of file <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html">portmacro.h</a>.</p>

</div>
</div>
<a id="add0bdbfef5abf241c7774f68bde42f1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add0bdbfef5abf241c7774f68bde42f1d">&#9670;&nbsp;</a></span>portCHAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portCHAR&#160;&#160;&#160;char</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html#l00053">53</a> of file <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html">portmacro.h</a>.</p>

</div>
</div>
<a id="a79d65a5d0f6f9133a0739832e9d8367e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79d65a5d0f6f9133a0739832e9d8367e">&#9670;&nbsp;</a></span>portCLEAR_INTERRUPT_MASK_FROM_ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portCLEAR_INTERRUPT_MASK_FROM_ISR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;__set_BASEPRI( x )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html#l00338">338</a> of file <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html">portmacro.h</a>.</p>

</div>
</div>
<a id="a6e3d10ee1a0734a647ca192523c2cfc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e3d10ee1a0734a647ca192523c2cfc1">&#9670;&nbsp;</a></span>portDISABLE_INTERRUPTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portDISABLE_INTERRUPTS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">    {                                                          \</div>
<div class="line">        __set_BASEPRI( <a class="code" href="ExternalLibraries_2FreeRTOS-Kernel-main_2examples_2coverity_2FreeRTOSConfig_8h.html#a54bfc31c410ee452577a25a4552c3704">configMAX_SYSCALL_INTERRUPT_PRIORITY</a> ); \</div>
<div class="line">        __DSB();                                               \</div>
<div class="line">        __ISB();                                               \</div>
<div class="line">    }</div>
<div class="ttc" id="aExternalLibraries_2FreeRTOS-Kernel-main_2examples_2coverity_2FreeRTOSConfig_8h_html_a54bfc31c410ee452577a25a4552c3704"><div class="ttname"><a href="ExternalLibraries_2FreeRTOS-Kernel-main_2examples_2coverity_2FreeRTOSConfig_8h.html#a54bfc31c410ee452577a25a4552c3704">configMAX_SYSCALL_INTERRUPT_PRIORITY</a></div><div class="ttdeci">#define configMAX_SYSCALL_INTERRUPT_PRIORITY</div><div class="ttdef"><b>Definition:</b> <a href="ExternalLibraries_2FreeRTOS-Kernel-main_2examples_2coverity_2FreeRTOSConfig_8h_source.html#l00085">FreeRTOSConfig.h:85</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html#l00326">326</a> of file <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html">portmacro.h</a>.</p>

</div>
</div>
<a id="a4711ce186a903a14bc8ea7c8650b4f61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4711ce186a903a14bc8ea7c8650b4f61">&#9670;&nbsp;</a></span>portDOUBLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="ThirdParty_2xClang_2XCOREAI_2portmacro_8h.html#aa6eb415c53f3028050e39a29063f8b37">portDOUBLE</a>&#160;&#160;&#160;double</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html#l00055">55</a> of file <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html">portmacro.h</a>.</p>

</div>
</div>
<a id="abc47e85a6befbb47961ad5ee7aa57173"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc47e85a6befbb47961ad5ee7aa57173">&#9670;&nbsp;</a></span>portENABLE_INTERRUPTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portENABLE_INTERRUPTS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a></td><td>)</td>
          <td>&#160;&#160;&#160;__set_BASEPRI( 0 )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html#l00334">334</a> of file <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html">portmacro.h</a>.</p>

</div>
</div>
<a id="a63b994040c62c9685490a71c87a13d8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63b994040c62c9685490a71c87a13d8a">&#9670;&nbsp;</a></span>portEND_SWITCHING_ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portEND_SWITCHING_ISR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">xSwitchRequired</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">    <span class="keywordflow">do</span>                                           \</div>
<div class="line">    {                                            \</div>
<div class="line">        if( xSwitchRequired != <a class="code" href="projdefs_8h.html#aa56260e937e7e203026707e5ba944273">pdFALSE</a> )         \</div>
<div class="line">        {                                        \</div>
<div class="line">            traceISR_EXIT_TO_SCHEDULER();        \</div>
<div class="line">            portYIELD_WITHIN_API();              \</div>
<div class="line">        }                                        \</div>
<div class="line">        else                                     \</div>
<div class="line">        {                                        \</div>
<div class="line">            traceISR_EXIT();                     \</div>
<div class="line">        }                                        \</div>
<div class="line">    } <span class="keywordflow">while</span>( 0 )</div>
<div class="ttc" id="aprojdefs_8h_html_aa56260e937e7e203026707e5ba944273"><div class="ttname"><a href="projdefs_8h.html#aa56260e937e7e203026707e5ba944273">pdFALSE</a></div><div class="ttdeci">#define pdFALSE</div><div class="ttdef"><b>Definition:</b> <a href="projdefs_8h_source.html#l00052">projdefs.h:52</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html#l00273">273</a> of file <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html">portmacro.h</a>.</p>

</div>
</div>
<a id="a8a09321ad004019f3c8d0f2e4d7224c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a09321ad004019f3c8d0f2e4d7224c7">&#9670;&nbsp;</a></span>portENTER_CRITICAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portENTER_CRITICAL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="ThirdParty_2GCC_2Posix_2portmacro_8h.html#a2ed3554a3de09a3bd09d396ee081ab69">vPortEnterCritical</a>()</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html#l00335">335</a> of file <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html">portmacro.h</a>.</p>

</div>
</div>
<a id="a529358e6147881dd881c890ade21c9bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a529358e6147881dd881c890ade21c9bd">&#9670;&nbsp;</a></span>portEXIT_CRITICAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portEXIT_CRITICAL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="ThirdParty_2GCC_2Posix_2portmacro_8h.html#aed20ada05b957181a0de042802a82a5b">vPortExitCritical</a>()</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html#l00336">336</a> of file <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html">portmacro.h</a>.</p>

</div>
</div>
<a id="a7c87d488b9742426ef09ae95c75e1f43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c87d488b9742426ef09ae95c75e1f43">&#9670;&nbsp;</a></span>portFIRST_CONFIGURABLE_REGION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portFIRST_CONFIGURABLE_REGION&#160;&#160;&#160;( 0UL )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html#l00190">190</a> of file <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html">portmacro.h</a>.</p>

</div>
</div>
<a id="a1bbe1ef117ec274ef919e0a930c888ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1bbe1ef117ec274ef919e0a930c888ac">&#9670;&nbsp;</a></span>portFLOAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portFLOAT&#160;&#160;&#160;float</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html#l00054">54</a> of file <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html">portmacro.h</a>.</p>

</div>
</div>
<a id="aaa356ca7932487d20a42d6839842d308"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa356ca7932487d20a42d6839842d308">&#9670;&nbsp;</a></span>portFORCE_INLINE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portFORCE_INLINE&#160;&#160;&#160;<a class="el" href="RVDS_2ARM7__LPC21xx_2portmacro_8h.html#a00d24c7231be28dbaf71f5408f30e44c">inline</a> <a class="el" href="WirelessCommands__Reservoir_8h.html#adc0022e76da0f3aa99986d27dc837785">__attribute__</a>( ( always_inline ) )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html#l00359">359</a> of file <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html">portmacro.h</a>.</p>

</div>
</div>
<a id="aeaefa4b13d55ffc30d2ee1e65f0f9f81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeaefa4b13d55ffc30d2ee1e65f0f9f81">&#9670;&nbsp;</a></span>portGENERAL_PERIPHERALS_REGION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portGENERAL_PERIPHERALS_REGION&#160;&#160;&#160;( <a class="el" href="RVDS_2ARM__CM4__MPU_2portmacro_8h.html#aae77584952457452f06f8ec75cf616d3">configTOTAL_MPU_REGIONS</a> - 4UL )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html#l00186">186</a> of file <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html">portmacro.h</a>.</p>

</div>
</div>
<a id="a5ed536be98084ed8c77c95d79a2688ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ed536be98084ed8c77c95d79a2688ee">&#9670;&nbsp;</a></span>portGET_HIGHEST_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portGET_HIGHEST_PRIORITY</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">uxTopPriority, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">uxReadyPriorities&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;uxTopPriority = ( 31UL - ( ( uint32_t ) __CLZ( ( uxReadyPriorities ) ) ) )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html#l00307">307</a> of file <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html">portmacro.h</a>.</p>

</div>
</div>
<a id="a73448585c9c9e96500c2f0c9ea824601"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73448585c9c9e96500c2f0c9ea824601">&#9670;&nbsp;</a></span>portINLINE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portINLINE&#160;&#160;&#160;__inline</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html#l00356">356</a> of file <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html">portmacro.h</a>.</p>

</div>
</div>
<a id="a44b71b000f54b613b9cea59e86861a1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44b71b000f54b613b9cea59e86861a1c">&#9670;&nbsp;</a></span>portIS_PRIVILEGED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portIS_PRIVILEGED</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="RVDS_2ARM__CM4__MPU_2portmacro_8h.html#aeb898982ec8e7db29c57dcaedfd824d6">xIsPrivileged</a>()</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks whether or not the processor is privileged. </p>
<dl class="section return"><dt>Returns</dt><dd>1 if the processor is already privileged, 0 otherwise. </dd></dl>

<p class="definition">Definition at line <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html#l00396">396</a> of file <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html">portmacro.h</a>.</p>

</div>
</div>
<a id="a44a44174ba1a38fb7271b3388aab5f6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44a44174ba1a38fb7271b3388aab5f6d">&#9670;&nbsp;</a></span>portIS_TASK_PRIVILEGED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portIS_TASK_PRIVILEGED</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="RVDS_2ARM__CM4__MPU_2portmacro_8h.html#a21335221c26ff106b4f5e87edf6567aa">xPortIsTaskPrivileged</a>()</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks whether or not the calling task is privileged. </p>
<dl class="section return"><dt>Returns</dt><dd>pdTRUE if the calling task is privileged, pdFALSE otherwise. </dd></dl>

<p class="definition">Definition at line <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html#l00425">425</a> of file <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html">portmacro.h</a>.</p>

</div>
</div>
<a id="aef7f2f8670e4dcc37d13e55236cc8c12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef7f2f8670e4dcc37d13e55236cc8c12">&#9670;&nbsp;</a></span>portLAST_CONFIGURABLE_REGION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portLAST_CONFIGURABLE_REGION&#160;&#160;&#160;( <a class="el" href="RVDS_2ARM__CM4__MPU_2portmacro_8h.html#aae77584952457452f06f8ec75cf616d3">configTOTAL_MPU_REGIONS</a> - 6UL )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html#l00191">191</a> of file <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html">portmacro.h</a>.</p>

</div>
</div>
<a id="a6bbebff6020ac333ab6ec2ffd7f77001"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6bbebff6020ac333ab6ec2ffd7f77001">&#9670;&nbsp;</a></span>portLONG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portLONG&#160;&#160;&#160;long</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html#l00056">56</a> of file <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html">portmacro.h</a>.</p>

</div>
</div>
<a id="a72723ba1e4a85ca14f25c2b9e066613d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72723ba1e4a85ca14f25c2b9e066613d">&#9670;&nbsp;</a></span>portMAX_DELAY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portMAX_DELAY&#160;&#160;&#160;( <a class="el" href="ARMv8M_2non__secure_2portmacrocommon_8h.html#a83586323ab175c3dfcbd7f4704e09743">TickType_t</a> ) 0xffff</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html#l00067">67</a> of file <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html">portmacro.h</a>.</p>

</div>
</div>
<a id="a0d98586f4e389cd6bb92155dd27a369b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d98586f4e389cd6bb92155dd27a369b">&#9670;&nbsp;</a></span>portMPU_RASR_TEX_S_C_B_LOCATION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portMPU_RASR_TEX_S_C_B_LOCATION&#160;&#160;&#160;( 16UL )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html#l00100">100</a> of file <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html">portmacro.h</a>.</p>

</div>
</div>
<a id="a35a0d56dfe1ff200ed7875c9e066d3d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35a0d56dfe1ff200ed7875c9e066d3d9">&#9670;&nbsp;</a></span>portMPU_RASR_TEX_S_C_B_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portMPU_RASR_TEX_S_C_B_MASK&#160;&#160;&#160;( 0x3FUL )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html#l00101">101</a> of file <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html">portmacro.h</a>.</p>

</div>
</div>
<a id="acdf3265552e1b47b077ca1af48fada0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acdf3265552e1b47b077ca1af48fada0c">&#9670;&nbsp;</a></span>portMPU_REGION_CACHEABLE_BUFFERABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portMPU_REGION_CACHEABLE_BUFFERABLE&#160;&#160;&#160;( 0x07UL &lt;&lt; 16UL )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html#l00095">95</a> of file <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html">portmacro.h</a>.</p>

</div>
</div>
<a id="a60a2ba380940d5cdf6ee27f2dce08c6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60a2ba380940d5cdf6ee27f2dce08c6a">&#9670;&nbsp;</a></span>portMPU_REGION_EXECUTE_NEVER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portMPU_REGION_EXECUTE_NEVER&#160;&#160;&#160;( 0x01UL &lt;&lt; 28UL )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html#l00096">96</a> of file <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html">portmacro.h</a>.</p>

</div>
</div>
<a id="a1a44c7b52e1abb7038f69edf50f1f9b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a44c7b52e1abb7038f69edf50f1f9b8">&#9670;&nbsp;</a></span>portMPU_REGION_PRIVILEGED_READ_ONLY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portMPU_REGION_PRIVILEGED_READ_ONLY&#160;&#160;&#160;( 0x05UL &lt;&lt; 24UL )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html#l00091">91</a> of file <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html">portmacro.h</a>.</p>

</div>
</div>
<a id="aa97df55904d7519d4b749d9b51a4afd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa97df55904d7519d4b749d9b51a4afd5">&#9670;&nbsp;</a></span>portMPU_REGION_PRIVILEGED_READ_WRITE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portMPU_REGION_PRIVILEGED_READ_WRITE&#160;&#160;&#160;( 0x01UL &lt;&lt; 24UL )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html#l00093">93</a> of file <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html">portmacro.h</a>.</p>

</div>
</div>
<a id="a3323e3b72e997207f76c3a21d771529a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3323e3b72e997207f76c3a21d771529a">&#9670;&nbsp;</a></span>portMPU_REGION_PRIVILEGED_READ_WRITE_UNPRIV_READ_ONLY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portMPU_REGION_PRIVILEGED_READ_WRITE_UNPRIV_READ_ONLY&#160;&#160;&#160;( 0x02UL &lt;&lt; 24UL )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html#l00094">94</a> of file <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html">portmacro.h</a>.</p>

</div>
</div>
<a id="a8e5e113fc0e10d7bc0197f2c6a498ec2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e5e113fc0e10d7bc0197f2c6a498ec2">&#9670;&nbsp;</a></span>portMPU_REGION_READ_ONLY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portMPU_REGION_READ_ONLY&#160;&#160;&#160;( 0x06UL &lt;&lt; 24UL )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html#l00092">92</a> of file <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html">portmacro.h</a>.</p>

</div>
</div>
<a id="a5734e533fa14ffe54fcc68374f85b7f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5734e533fa14ffe54fcc68374f85b7f6">&#9670;&nbsp;</a></span>portMPU_REGION_READ_WRITE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portMPU_REGION_READ_WRITE&#160;&#160;&#160;( 0x03UL &lt;&lt; 24UL )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html#l00090">90</a> of file <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html">portmacro.h</a>.</p>

</div>
</div>
<a id="a23c54dff0b50ff35563ef06c6d6d1835"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23c54dff0b50ff35563ef06c6d6d1835">&#9670;&nbsp;</a></span>portNOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portNOP</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html#l00354">354</a> of file <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html">portmacro.h</a>.</p>

</div>
</div>
<a id="aca7e1a8a568a38b74cc9db10c8efebda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca7e1a8a568a38b74cc9db10c8efebda">&#9670;&nbsp;</a></span>portNUM_CONFIGURABLE_REGIONS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portNUM_CONFIGURABLE_REGIONS&#160;&#160;&#160;( <a class="el" href="RVDS_2ARM__CM4__MPU_2portmacro_8h.html#aae77584952457452f06f8ec75cf616d3">configTOTAL_MPU_REGIONS</a> - 5UL )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html#l00192">192</a> of file <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html">portmacro.h</a>.</p>

</div>
</div>
<a id="ae42817ecbd6fe76d846a89cc0fcd0d95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae42817ecbd6fe76d846a89cc0fcd0d95">&#9670;&nbsp;</a></span>portNVIC_INT_CTRL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portNVIC_INT_CTRL_REG&#160;&#160;&#160;( *( ( volatile uint32_t * ) 0xe000ed04 ) )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html#l00271">271</a> of file <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html">portmacro.h</a>.</p>

</div>
</div>
<a id="a16830bf8349e14cdeed05193af234d5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16830bf8349e14cdeed05193af234d5e">&#9670;&nbsp;</a></span>portNVIC_PENDSVSET_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portNVIC_PENDSVSET_BIT&#160;&#160;&#160;( 1UL &lt;&lt; 28UL )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html#l00272">272</a> of file <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html">portmacro.h</a>.</p>

</div>
</div>
<a id="a27b7e11718b2ec5b5217e60f3b9e8aec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27b7e11718b2ec5b5217e60f3b9e8aec">&#9670;&nbsp;</a></span>portPRIVILEGE_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portPRIVILEGE_BIT&#160;&#160;&#160;( 0x80000000UL )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html#l00088">88</a> of file <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html">portmacro.h</a>.</p>

</div>
</div>
<a id="a05e35f210f0e58fe583100a87cb16719"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05e35f210f0e58fe583100a87cb16719">&#9670;&nbsp;</a></span>portPRIVILEGED_FLASH_REGION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portPRIVILEGED_FLASH_REGION&#160;&#160;&#160;( <a class="el" href="RVDS_2ARM__CM4__MPU_2portmacro_8h.html#aae77584952457452f06f8ec75cf616d3">configTOTAL_MPU_REGIONS</a> - 2UL )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html#l00188">188</a> of file <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html">portmacro.h</a>.</p>

</div>
</div>
<a id="a32c2c550dd5989c7edc9a951c2e19fe1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32c2c550dd5989c7edc9a951c2e19fe1">&#9670;&nbsp;</a></span>portPRIVILEGED_RAM_REGION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portPRIVILEGED_RAM_REGION&#160;&#160;&#160;( <a class="el" href="RVDS_2ARM__CM4__MPU_2portmacro_8h.html#aae77584952457452f06f8ec75cf616d3">configTOTAL_MPU_REGIONS</a> - 1UL )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html#l00189">189</a> of file <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html">portmacro.h</a>.</p>

</div>
</div>
<a id="a2f2db73d3dba47c3e2b34e82a39268cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f2db73d3dba47c3e2b34e82a39268cd">&#9670;&nbsp;</a></span>portRAISE_PRIVILEGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portRAISE_PRIVILEGE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;__asm volatile ( &quot;svc %0 \n&quot; ::&quot;i&quot; ( portSVC_RAISE_PRIVILEGE ) : &quot;memory&quot; );</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Raise an SVC request to raise privilege. </p>

<p class="definition">Definition at line <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html#l00401">401</a> of file <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html">portmacro.h</a>.</p>

</div>
</div>
<a id="a113cd9b8401284194da8ddc4569aa484"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a113cd9b8401284194da8ddc4569aa484">&#9670;&nbsp;</a></span>portRECORD_READY_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portRECORD_READY_PRIORITY</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">uxPriority, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">uxReadyPriorities&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;( uxReadyPriorities ) |= ( 1UL &lt;&lt; ( uxPriority ) )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html#l00302">302</a> of file <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html">portmacro.h</a>.</p>

</div>
</div>
<a id="a4ead819d015c09cdaf31a4bc701ac1fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ead819d015c09cdaf31a4bc701ac1fe">&#9670;&nbsp;</a></span>portRESET_PRIVILEGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portRESET_PRIVILEGE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="RVDS_2ARM__CM4__MPU_2portmacro_8h.html#a627331d65921f4d7559b0ff24167fd7c">vResetPrivilege</a>()</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Lowers the privilege level by setting the bit 0 of the CONTROL register. </p>

<p class="definition">Definition at line <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html#l00407">407</a> of file <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html">portmacro.h</a>.</p>

</div>
</div>
<a id="aab771d12c0912d93d52a586628fb18a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab771d12c0912d93d52a586628fb18a6">&#9670;&nbsp;</a></span>portRESET_READY_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portRESET_READY_PRIORITY</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">uxPriority, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">uxReadyPriorities&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;( uxReadyPriorities ) &amp;= ~( 1UL &lt;&lt; ( uxPriority ) )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html#l00303">303</a> of file <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html">portmacro.h</a>.</p>

</div>
</div>
<a id="a31b4260dbc1823ba80b578f86eb15a98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31b4260dbc1823ba80b578f86eb15a98">&#9670;&nbsp;</a></span>portSET_INTERRUPT_MASK_FROM_ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portSET_INTERRUPT_MASK_FROM_ISR</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;__get_BASEPRI(); <a class="el" href="oWatcom_216BitDOS_2PC_2portmacro_8h.html#a1147ceeb33d46371c60ab9dc699f96a3">portDISABLE_INTERRUPTS</a>()</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html#l00337">337</a> of file <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html">portmacro.h</a>.</p>

</div>
</div>
<a id="a42e62d5881b12ff2a5c659576c64d003"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42e62d5881b12ff2a5c659576c64d003">&#9670;&nbsp;</a></span>portSHORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portSHORT&#160;&#160;&#160;short</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html#l00057">57</a> of file <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html">portmacro.h</a>.</p>

</div>
</div>
<a id="ab0bf5df635cba20ad1a6bbc853402e4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0bf5df635cba20ad1a6bbc853402e4f">&#9670;&nbsp;</a></span>portSTACK_FRAME_HAS_PADDING_FLAG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portSTACK_FRAME_HAS_PADDING_FLAG&#160;&#160;&#160;( 1UL &lt;&lt; 0UL )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html#l00230">230</a> of file <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html">portmacro.h</a>.</p>

</div>
</div>
<a id="a21adaab1601f6a0f35ba550a43060830"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21adaab1601f6a0f35ba550a43060830">&#9670;&nbsp;</a></span>portSTACK_GROWTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portSTACK_GROWTH&#160;&#160;&#160;( -1 )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html#l00249">249</a> of file <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html">portmacro.h</a>.</p>

</div>
</div>
<a id="a1b0959d7e83d42f6c1dccbfe2535e3d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b0959d7e83d42f6c1dccbfe2535e3d5">&#9670;&nbsp;</a></span>portSTACK_REGION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portSTACK_REGION&#160;&#160;&#160;( <a class="el" href="RVDS_2ARM__CM4__MPU_2portmacro_8h.html#aae77584952457452f06f8ec75cf616d3">configTOTAL_MPU_REGIONS</a> - 5UL )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html#l00185">185</a> of file <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html">portmacro.h</a>.</p>

</div>
</div>
<a id="ab0a294066ac7369b8f59a52d9491a92c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0a294066ac7369b8f59a52d9491a92c">&#9670;&nbsp;</a></span>portSTACK_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portSTACK_TYPE&#160;&#160;&#160;uint32_t</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html#l00058">58</a> of file <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html">portmacro.h</a>.</p>

</div>
</div>
<a id="a12bdd199a81c50bf89474922c0f4c9f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12bdd199a81c50bf89474922c0f4c9f8">&#9670;&nbsp;</a></span>portSVC_RAISE_PRIVILEGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portSVC_RAISE_PRIVILEGE&#160;&#160;&#160;102</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html#l00257">257</a> of file <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html">portmacro.h</a>.</p>

</div>
</div>
<a id="a1af21c2697be7f3b699e3bafec1bd413"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1af21c2697be7f3b699e3bafec1bd413">&#9670;&nbsp;</a></span>portSVC_START_SCHEDULER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portSVC_START_SCHEDULER&#160;&#160;&#160;100</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html#l00255">255</a> of file <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html">portmacro.h</a>.</p>

</div>
</div>
<a id="aceca58fbf3e70153879a43200a523344"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aceca58fbf3e70153879a43200a523344">&#9670;&nbsp;</a></span>portSVC_SYSTEM_CALL_EXIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portSVC_SYSTEM_CALL_EXIT&#160;&#160;&#160;103</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html#l00258">258</a> of file <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html">portmacro.h</a>.</p>

</div>
</div>
<a id="a176834b4b22e63f73e0220d6fb65f7a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a176834b4b22e63f73e0220d6fb65f7a5">&#9670;&nbsp;</a></span>portSVC_YIELD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portSVC_YIELD&#160;&#160;&#160;101</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html#l00256">256</a> of file <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html">portmacro.h</a>.</p>

</div>
</div>
<a id="a4f07a5bb1b812fbf43b245ef14de01d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f07a5bb1b812fbf43b245ef14de01d4">&#9670;&nbsp;</a></span>portSWITCH_TO_USER_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portSWITCH_TO_USER_MODE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="RVDS_2ARM__CM4__MPU_2portmacro_8h.html#a1559396bf151310d1c825c5239317a3b">vPortSwitchToUserMode</a>()</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Make a task unprivileged. </p>
<p>It must be called from privileged tasks only. Calling it from unprivileged task will result in a memory protection fault. </p>

<p class="definition">Definition at line <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html#l00415">415</a> of file <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html">portmacro.h</a>.</p>

</div>
</div>
<a id="a3a289793652f505c538abea27045ccdf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a289793652f505c538abea27045ccdf">&#9670;&nbsp;</a></span>portTASK_FUNCTION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portTASK_FUNCTION</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">vFunction, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">pvParameters&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a> vFunction( <a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a> * pvParameters )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html#l00345">345</a> of file <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html">portmacro.h</a>.</p>

</div>
</div>
<a id="a2921e1c5a1f974dfa01ae44d1f665f14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2921e1c5a1f974dfa01ae44d1f665f14">&#9670;&nbsp;</a></span>portTASK_FUNCTION_PROTO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portTASK_FUNCTION_PROTO</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">vFunction, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">pvParameters&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a> vFunction( <a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a> * pvParameters )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html#l00344">344</a> of file <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html">portmacro.h</a>.</p>

</div>
</div>
<a id="a868b2006b5ce8f6a2642ad13ab5332ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a868b2006b5ce8f6a2642ad13ab5332ad">&#9670;&nbsp;</a></span>portTASK_IS_PRIVILEGED_FLAG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portTASK_IS_PRIVILEGED_FLAG&#160;&#160;&#160;( 1UL &lt;&lt; 1UL )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html#l00231">231</a> of file <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html">portmacro.h</a>.</p>

</div>
</div>
<a id="a554d9322ce7f698a86a22b21234bd8cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a554d9322ce7f698a86a22b21234bd8cd">&#9670;&nbsp;</a></span>portTICK_PERIOD_MS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portTICK_PERIOD_MS&#160;&#160;&#160;( ( <a class="el" href="ARMv8M_2non__secure_2portmacrocommon_8h.html#a83586323ab175c3dfcbd7f4704e09743">TickType_t</a> ) 1000 / <a class="el" href="TestSketches_2RealTimeClock_01-NTPWithLWIP_2FreeRTOSConfig_8h.html#a2f0258dd1e3b877e5bc013be54c2db6a">configTICK_RATE_HZ</a> )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html#l00250">250</a> of file <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html">portmacro.h</a>.</p>

</div>
</div>
<a id="aee11e56d6fbdceb943ca29b686c4c322"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee11e56d6fbdceb943ca29b686c4c322">&#9670;&nbsp;</a></span>portTOTAL_NUM_REGIONS_IN_TCB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portTOTAL_NUM_REGIONS_IN_TCB&#160;&#160;&#160;( <a class="el" href="RVDS_2ARM__CM4__MPU_2portmacro_8h.html#aca7e1a8a568a38b74cc9db10c8efebda">portNUM_CONFIGURABLE_REGIONS</a> + 1 ) /* Plus 1 <a class="el" href="ioat91sam7x256_8h.html#a964274cc117a83510a5ca1ad054ca6ae">to</a> create space for <a class="el" href="IAR_2STR91x_2ISR__Support_8h.html#aef4e93322d3b4e7f5270e9b89fe30753">the</a> <a class="el" href="IAR_2V850ES_2ISR__Support_8h.html#a0be1cfabf98139b63feae55f7e985c93">stack</a> region. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html#l00193">193</a> of file <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html">portmacro.h</a>.</p>

</div>
</div>
<a id="a98374efce189d3a6a0ec99d80ba1619e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98374efce189d3a6a0ec99d80ba1619e">&#9670;&nbsp;</a></span>portUNPRIVILEGED_FLASH_REGION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portUNPRIVILEGED_FLASH_REGION&#160;&#160;&#160;( <a class="el" href="RVDS_2ARM__CM4__MPU_2portmacro_8h.html#aae77584952457452f06f8ec75cf616d3">configTOTAL_MPU_REGIONS</a> - 3UL )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html#l00187">187</a> of file <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html">portmacro.h</a>.</p>

</div>
</div>
<a id="a63d7ba028eb2432720bb5c7d626a8d7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63d7ba028eb2432720bb5c7d626a8d7e">&#9670;&nbsp;</a></span>portUSING_MPU_WRAPPERS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portUSING_MPU_WRAPPERS&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html#l00087">87</a> of file <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html">portmacro.h</a>.</p>

</div>
</div>
<a id="ae1ff06193615f5130b5a97dc9e708fc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1ff06193615f5130b5a97dc9e708fc7">&#9670;&nbsp;</a></span>portYIELD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portYIELD</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;__asm volatile ( &quot;   SVC %0  \n&quot; ::&quot;i&quot; ( portSVC_YIELD ) : &quot;memory&quot; )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html#l00262">262</a> of file <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html">portmacro.h</a>.</p>

</div>
</div>
<a id="aac6850c66595efdc02a8bbb95fb4648e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac6850c66595efdc02a8bbb95fb4648e">&#9670;&nbsp;</a></span>portYIELD_FROM_ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portYIELD_FROM_ISR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="ThirdParty_2xClang_2XCOREAI_2portmacro_8h.html#a63b994040c62c9685490a71c87a13d8a">portEND_SWITCHING_ISR</a>( x )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html#l00286">286</a> of file <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html">portmacro.h</a>.</p>

</div>
</div>
<a id="a664746b0d63d7f84baf1092ff4feeef9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a664746b0d63d7f84baf1092ff4feeef9">&#9670;&nbsp;</a></span>portYIELD_WITHIN_API</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portYIELD_WITHIN_API</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">    {                                                   \</div>
<div class="line">        <span class="comment">/* Set a PendSV to request a context switch. */</span> \</div>
<div class="line">        portNVIC_INT_CTRL_REG = <a class="code" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a16830bf8349e14cdeed05193af234d5e">portNVIC_PENDSVSET_BIT</a>; \</div>
<div class="line">        __DSB();                                        \</div>
<div class="line">        __ISB();                                        \</div>
<div class="line">    }</div>
<div class="ttc" id="aIAR_2ARM__CM4F__MPU_2portmacro_8h_html_a16830bf8349e14cdeed05193af234d5e"><div class="ttname"><a href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a16830bf8349e14cdeed05193af234d5e">portNVIC_PENDSVSET_BIT</a></div><div class="ttdeci">#define portNVIC_PENDSVSET_BIT</div><div class="ttdef"><b>Definition:</b> <a href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html#l00272">portmacro.h:272</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html#l00263">263</a> of file <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html">portmacro.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a id="a46fb21e00ae0729d7515c0fbf2269796"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46fb21e00ae0729d7515c0fbf2269796">&#9670;&nbsp;</a></span>BaseType_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef long <a class="el" href="ARMv8M_2non__secure_2portmacrocommon_8h.html#a46fb21e00ae0729d7515c0fbf2269796">BaseType_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html#l00062">62</a> of file <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html">portmacro.h</a>.</p>

</div>
</div>
<a id="a84e9a8ba132feed0b2401c1f4e2ac63c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84e9a8ba132feed0b2401c1f4e2ac63c">&#9670;&nbsp;</a></span>StackType_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="WizC_2PIC18_2portmacro_8h.html#ab0a294066ac7369b8f59a52d9491a92c">portSTACK_TYPE</a> <a class="el" href="ARMv8M_2non__secure_2portmacrocommon_8h.html#a84e9a8ba132feed0b2401c1f4e2ac63c">StackType_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html#l00061">61</a> of file <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html">portmacro.h</a>.</p>

</div>
</div>
<a id="a83586323ab175c3dfcbd7f4704e09743"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83586323ab175c3dfcbd7f4704e09743">&#9670;&nbsp;</a></span>TickType_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef uint16_t <a class="el" href="ARMv8M_2non__secure_2portmacrocommon_8h.html#a83586323ab175c3dfcbd7f4704e09743">TickType_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html#l00066">66</a> of file <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html">portmacro.h</a>.</p>

</div>
</div>
<a id="a646f89d4298e4f5afd522202b11cb2e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a646f89d4298e4f5afd522202b11cb2e6">&#9670;&nbsp;</a></span>UBaseType_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef unsigned long <a class="el" href="ARMv8M_2non__secure_2portmacrocommon_8h.html#a646f89d4298e4f5afd522202b11cb2e6">UBaseType_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html#l00063">63</a> of file <a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html">portmacro.h</a>.</p>

</div>
</div>
<a id="a1cbfacfca1c21e805d515664a566cd93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1cbfacfca1c21e805d515664a566cd93">&#9670;&nbsp;</a></span>xMPU_REGION_REGISTERS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="structMPU__REGION__REGISTERS.html">MPU_REGION_REGISTERS</a> <a class="el" href="structxMPU__REGION__REGISTERS.html">xMPU_REGION_REGISTERS</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a19ce700660ece64b835f23dfb514aecb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19ce700660ece64b835f23dfb514aecb">&#9670;&nbsp;</a></span>xMPU_REGION_SETTINGS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="structMPU__REGION__SETTINGS.html">MPU_REGION_SETTINGS</a> <a class="el" href="GCC_2ARM__CM3__MPU_2portmacro_8h.html#a19ce700660ece64b835f23dfb514aecb">xMPU_REGION_SETTINGS</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0f8f90148a90e1be9815fda669fc0e28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f8f90148a90e1be9815fda669fc0e28">&#9670;&nbsp;</a></span>xMPU_SETTINGS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="structMPU__SETTINGS.html">MPU_SETTINGS</a> <a class="el" href="structxMPU__SETTINGS.html">xMPU_SETTINGS</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a917d4fc0fb856d8f718fad5c5e33f321"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a917d4fc0fb856d8f718fad5c5e33f321">&#9670;&nbsp;</a></span>xSYSTEM_CALL_STACK_INFO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="structSYSTEM__CALL__STACK__INFO.html">SYSTEM_CALL_STACK_INFO</a> <a class="el" href="structxSYSTEM__CALL__STACK__INFO.html">xSYSTEM_CALL_STACK_INFO</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="a2ed3554a3de09a3bd09d396ee081ab69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ed3554a3de09a3bd09d396ee081ab69">&#9670;&nbsp;</a></span>vPortEnterCritical()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a> vPortEnterCritical </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a>&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enter critical section. </p>

<p class="definition">Definition at line <a class="el" href="ARMv8M_2non__secure_2port_8c_source.html#l00978">978</a> of file <a class="el" href="ARMv8M_2non__secure_2port_8c_source.html">port.c</a>.</p>

</div>
</div>
<a id="aed20ada05b957181a0de042802a82a5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed20ada05b957181a0de042802a82a5b">&#9670;&nbsp;</a></span>vPortExitCritical()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a> vPortExitCritical </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a>&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Exit critical section. </p>

<p class="definition">Definition at line <a class="el" href="ARMv8M_2non__secure_2port_8c_source.html#l00990">990</a> of file <a class="el" href="ARMv8M_2non__secure_2port_8c_source.html">port.c</a>.</p>

</div>
</div>
<a id="a1559396bf151310d1c825c5239317a3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1559396bf151310d1c825c5239317a3b">&#9670;&nbsp;</a></span>vPortSwitchToUserMode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a> vPortSwitchToUserMode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a>&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="GCC_2ARM__CM3__MPU_2port_8c_source.html#l01230">1230</a> of file <a class="el" href="GCC_2ARM__CM3__MPU_2port_8c_source.html">port.c</a>.</p>

</div>
</div>
<a id="a627331d65921f4d7559b0ff24167fd7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a627331d65921f4d7559b0ff24167fd7c">&#9670;&nbsp;</a></span>vResetPrivilege()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a> vResetPrivilege </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a>&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Lowers the privilege level by setting the bit 0 of the CONTROL register. </p>
<p>Bit 0 of the CONTROL register defines the privilege level of Thread Mode. Bit[0] = 0 --&gt; The processor is running privileged Bit[0] = 1 --&gt; The processor is running unprivileged. </p>

<p class="definition">Definition at line <a class="el" href="ARMv8M_2non__secure_2portable_2GCC_2ARM__CM23_2portasm_8c_source.html#l00219">219</a> of file <a class="el" href="ARMv8M_2non__secure_2portable_2GCC_2ARM__CM23_2portasm_8c_source.html">portasm.c</a>.</p>

</div>
</div>
<a id="aeb898982ec8e7db29c57dcaedfd824d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb898982ec8e7db29c57dcaedfd824d6">&#9670;&nbsp;</a></span>xIsPrivileged()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ARMv8M_2non__secure_2portmacrocommon_8h.html#a46fb21e00ae0729d7515c0fbf2269796">BaseType_t</a> xIsPrivileged </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a>&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks whether or not the processor is privileged. </p>
<dl class="section return"><dt>Returns</dt><dd>1 if the processor is already privileged, 0 otherwise. </dd></dl>

<p class="definition">Definition at line <a class="el" href="ARMv8M_2non__secure_2portable_2GCC_2ARM__CM23_2portasm_8c_source.html#l00181">181</a> of file <a class="el" href="ARMv8M_2non__secure_2portable_2GCC_2ARM__CM23_2portasm_8c_source.html">portasm.c</a>.</p>

</div>
</div>
<a id="a21335221c26ff106b4f5e87edf6567aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21335221c26ff106b4f5e87edf6567aa">&#9670;&nbsp;</a></span>xPortIsTaskPrivileged()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ARMv8M_2non__secure_2portmacrocommon_8h.html#a46fb21e00ae0729d7515c0fbf2269796">BaseType_t</a> xPortIsTaskPrivileged </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Paradigm_2Tern__EE_2small_2portmacro_8h.html#a14d32f8130d3c0b212cfc751730b5b49">void</a>&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks whether or not a task is privileged. </p>
<dl class="section note"><dt>Note</dt><dd>A task's privilege level is associated with the task and is different from the processor's privilege level returned by xPortIsPrivileged. For example, the processor is privileged when an unprivileged task executes a system call.</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>pdTRUE if the task is privileged, pdFALSE otherwise. </dd></dl>

<p class="definition">Definition at line <a class="el" href="GCC_2ARM__CM3__MPU_2port_8c_source.html#l00674">674</a> of file <a class="el" href="GCC_2ARM__CM3__MPU_2port_8c_source.html">port.c</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_62de1d95c13882ec1f5cd196758a7a2e.html">Gbox420_PicoW</a></li><li class="navelem"><a class="el" href="dir_30d0ac52d9488d0d5f1f668118086567.html">ExternalLibraries</a></li><li class="navelem"><a class="el" href="dir_4ae535d9bd242e490b90e3e0b0655edd.html">FreeRTOS-Kernel-main</a></li><li class="navelem"><a class="el" href="dir_373b3c5b8411067b1cc6a63a0a540976.html">portable</a></li><li class="navelem"><a class="el" href="dir_b4cbd838b2cc8230bb293c6c257cafea.html">IAR</a></li><li class="navelem"><a class="el" href="dir_0fd5224dc55539aed1a36337feff161a.html">ARM_CM4F_MPU</a></li><li class="navelem"><a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html">portmacro.h</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
