*********************************************************************************
Commit: 7a9765afcefdb38a7d477f330ab66cfc45783428 
*********************************************************************************

[SiliconPkg]

  [ADL-P][COBALT][BKC][LP5][G3] Camera Preview is blank when only UF OV13858 Camera is enabled in BIOS for G3 Card.
  
  Hsd-es-id: 16014721123
  Change-Id: I2d76a2e80493f6e32b89bb8c0b24de10cad18c56
  Original commit hash: 7cbc142edf6d5712869f09676fc506b69c062f14
  
  ClientOneSiliconPkg/Fru/AdlCpu/Ipu/LibraryPrivate/BaseIpuFruLib/BaseIpuFruLib.c
  ClientOneSiliconPkg/Fru/AdlCpu/Ipu/LibraryPrivate/BaseIpuFruLib/BaseIpuFruLib.inf
  ClientOneSiliconPkg/IncludePrivate/Library/BaseIpuFruLib.h
  ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/PeiIpuPolicyPrivateLib/IpuLoadDefault.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: kc

*********************************************************************************
Commit: 1d53b897fcbe42fa14a39585d9ef979a849e842b 
*********************************************************************************

[PlatformPkg]

  [ADL_M][Q0][Chasm falls] SECURITY ::Resiliency BIOS Capsule upgrade/downgrade failure from EFI/OS
  
  MRC training after BIOS update takes more than 2 minutes and hence recovery is triggered. (EC WDT timeout)
  Since MRC full training might happen not just in the first boot (e.g., MRC version change, CMOS power loss, etc), always set a max timeout value (255s) to simplify code logic.
  After this change, a BIOS corruption would need to wait 5 minutes to trigger recovery at worst case.
  
  Hsd-es-id: 16014580003
  Change-Id: Ia211af961abd05b080f57aea0a9f24129727b8b6
  Original commit hash: 0b6acd217c4f72411577284aca1a0c5e11fb44e3
  
  AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: security

*********************************************************************************
Commit: 4ef4da9bfa357bfc640088d10e24b357c49e0cd4 
*********************************************************************************

[BoardPkg]

  [ise][1509984458] Enable SAGV for all SKUs
  
  [Feature Description]
  1. Enable SAGV for all SKUs
  
  [Resolution]
  1. Enable SAGV for all SKUs by setting SaGv with value 5 in patch table.
  
  Additional change:
  2. Add the new headless MRC support.
  
  [Impacted Area]
  SAGV, HMRC
  
  [Register Impacted]
  PHY, MC
  
  Hsd-es-id: 1509984458
  Change-Id: Ibaff5fe38ed4d49ffad8bddceef279b0501868d2
  Original commit hash: 00a1ca0b0be1037bf568148c231ca6fe92512e39
  
  AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
  AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 722b1accfe5fe9fab7e39e41339ebdc42e19840c 
*********************************************************************************

[SiliconPkg]

  IFWI[ADL-P] [R0]: CPU Stepping is showing as <null string> in BIOS page on ADL-P with R0 stepping
  
  Added R0 string entry for ULT SKU
  
  Hsd-es-id: 16014693217
  Change-Id: I0f745cbf901408a4c9d34f0ebdae9a597432afeb
  Original commit hash: 574692fd0de22e2b5ab5c644a4d9a08d23b7a743
  
  ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step
  --Commit Message Contains Key Word: stepping
  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 5924afea4f376a3b8c39cb940a00c6364b995285 
*********************************************************************************

[SiliconPkg]

  [ise][16014716637][ADL-P ADL-M | LP4 LP5 DDR4 DDR5] BwSel Calibration algorithm update for low frequency calibration
  
  [Issue/Feature Description]
  LdoFFCodeLockCalibration fails on few parts at low frequencies with fixed VdllTargetDacCodes.
  
  [Resolution]
  - Implemented new Bandwidth Selection Calibration algorithm which sweeps VdllTargetDacCode and runs
  Bandwidth Selection Calibration until BwSel values are converged above threshold value.
  - LP4 LowFrequency switch frequency is changed to 1600-Gear1 from 1067-Gear1.
  - Reverted 'Dll Weaklock Control' register settings done as part of v0.0.2.144
  
  [Impacted Area]
  ADL-P ADL-M | LP4 LP5 DDR4 DDR5
  
  [Registers impacted]
  Phy
  
  Hsd-es-id: 16014716637
  Change-Id: Ibb099c642e4c0dd50ac6724f704f07b584b76193
  Original commit hash: 60896d805dc9131ce3ec431a7071c1000acdd6fc
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: f42ef9e67bd84e5cc37b5684fa813e614061278f 
*********************************************************************************

[SiliconPkg]

  [HSD][ADL]: fix Gear2 and Gear4 enabled at same time.
  
  [Issue/Feature Description]
  
  During Lp5 FreqSwitch, Mrc will set Gear4 to Gear2, and Gear2 back to Gear4.
  while transit from Gear2 to Gear4, Gear2 bit is already enabled,
  then set Gear4 bit to enable. at the moment, both Gears are enabled.
  
  [Resolution]
  
  Write Gear4/Gear2 enable/disable to register cache, then flush to HW.
  
  [Impacted Area/platform]
  
  Lp5 FreqSwitch/ADL-P/M
  
  Hsd-es-id: 1509749117
  Change-Id: I1a3301f9399d5f94f15425865818d9284d4c7420
  Original commit hash: 509f5dccb46ab7f777958fce1ee361b5da5bfbfb
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: HW

*********************************************************************************
Commit: 01db45003f28a0c17d883230d5c5509c69e813d6 
*********************************************************************************

[SiliconPkg]

  [22012131019][ADL-M ADL-P | DDR5] Post Package Repair (PPR)
  
  [Issue/Feature Description]
  Implements the DDR5 hPPR sequence, with corrected WRA command to be sent.
  CADB/CPGC configuration is used to send the WRA command
  [Impacted Platform]
  ADL-M, ADL-P
  
  Hsd-es-id: 22012131019
  Change-Id: I8b863b3262cc0a7230af6bb01672fa7d3d923dff
  Original commit hash: d2ed81977e2d9b61d68052416ed154f258b57fca
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20Patterns.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20Patterns.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr4.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: HP

*********************************************************************************
Commit: a078c403188e1d5ab52d88e655c91ed42ac0886a 
*********************************************************************************

[PlatformPkg]

  Revert "[ADLN] WA to Skip the Warm reboot only for Debug build"
  
  This reverts commit 515cf60a540e7695598d0caeb62c0f8f0fc71a22.
  Reason to revert: K0 silicon has no issue with warm reboot.
  
  Hsd-es-id: N/A
  Change-Id: I936a4d8a987b7092ecf68c55fe95300ba6af571b
  Original commit hash: dd1ea41507c03dbd2a03a7e169c14c73478d7da7
  
  AlderLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/PolicyInitAdvancedDxe.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word:  WA 
  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 11b02ad31a6b9f4cfdfcb35281f12fa768cdc06d 
*********************************************************************************

[BoardPkg]

  [ADL][DDR4]Consumer & Corporate Debug IFWI not booting to BIOS/EDK/OS SUT hangs at 004f postcode on DDR4.
  
  1. Create new patch tables of ADL SBGA DDR4 platform.
  2. Remove SGBA DDR4 TBT Config settings.(Non-POR)
  
  internal only: Reference Validation_Config_v2.2_ww34'21.xlsx
  
  Hsd-es-id: 16014636370
  Change-Id: I027d72623d195e483cd072db9a0b1cd671627354
  Original commit hash: b07730818d87ad4ff31155cb77b504e987ff4d5c
  
  AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
  AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
  AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
  AlderLakeBoardPkg/BoardPkg.dec
  AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLib.inf
  AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLibFsp.inf
  AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiTbtPolicyBoardConfig.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 901cb25246cc59417f0addb552b876866ac3513f 
*********************************************************************************

[SiliconPkg]

  Revert "Integrate ADLP GOP V1038"
  GOP-1038 is gating ADLM Beta Milestone and need to revert till we get proper fix.
  This reverts commit 5d60c522a7fd80d50aacda977ddac2e8ac691eb3.
  
  Hsd-es-id: 1509916726
  Change-Id: I1f6fe25166ee72ad694c3d4ca72b836b6455f551
  Original commit hash: 7e718fd0978fe0b94bbf528b624f70bab11a7acc
  
  AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.json
  ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
  ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert
*********************************************************************************
Commit: 06795eaa34be724eeaa7e8fdf9d0b36d90f89c84 
*********************************************************************************

[BoardPkg], [PlatformPkg]

  [ADL][RPL]:CPU stepping/family check and WA cleanup
  
  1. Cleanup BIOS WA for ADL A stepping as it's not used anymore
  2. Ensure the change isolated with (Stepping >= EnumAdlB0) can be also part of RPL flow
  3. Ensure the change isolated with ADL family check also have according RPL family check
  4. Add RPL stepping/CPUID check case in ASL code
  5. Remove A0 ucode.
  
  Hsd-es-id: 16014653033
  Change-Id: I0980b3c064c726bb4693fefd1b298943f5cea766
  Original commit hash: 01c15e61bdccb8fd8d7290be653d3b948a9482b5
  
  AlderLakeBoardPkg/BoardPkg.fdf
  AlderLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c
  ClientOneSiliconPkg/Fru/AdlCpu/CpuDmi/LibraryPrivate/PeiCpuDmiDekelInitLib/PeiCpuDmiDekelInitLib.c
  ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c
  ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.c
  ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieHsPhyInfoLib/PeiCpuPcieHsPhyInfoLib.c
  ClientOneSiliconPkg/Fru/AdlCpu/HostBridge/Library/PeiDxeSmmHostBridgeInfoFruLib/HostBridgeInfoFruLib.c
  ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/CpuPcieDekelRecipe.h
  ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
  ClientOneSiliconPkg/Fru/AdlCpu/Tcss/LibraryPrivate/PeiTcssInitFruLib/PeiTcssInitFruLib.c
  ClientOneSiliconPkg/Fru/AdlCpu/Vmd/LibraryPrivate/PeiVmdInitFruLib/PeiVmdInitFruLib.c
  ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step
  --Commit Message Contains Key Word: stepping

*********************************************************************************
Commit: d08cc40d0b0816c5d984b61d2e8d55acb4470f60 
*********************************************************************************

[SiliconPkg]

  [ise][14015104637][ADL-S] Set adaptive_pcit_window as tRC*3
  
  Set SC_ADAPTIVE_PCIT.adaptive_pcit_window to tRC*3 in DCLK units, for all DDR types and all ADL SKU's.
  
  [Impacted Area]
  ADL-S/P/M, all DDR types
  
  Hsd-es-id: 14015104637
  Change-Id: Ibc7dd3be2daccb60ca4e882d3d3a34bdfeed956b
  Original commit hash: 1a29ceb1004484cfa03dac9db01c9194748d973b
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: dacbf1d84b24460bb36f94abed59f4ca4eb9a86a 
*********************************************************************************

[SiliconPkg]

  L0s exit timeout and deskew buffer full in Gen4 RXL0s Gen5 nFTS increase from 0xE0
  
  Hsd-es-id: 22013794864
  Change-Id: If2624a04939306286fde830af6bb9012c3412d3e
  Original commit hash: d8c74cc5115792b53e779e46d70ee63209b1babd
  
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: FTS

*********************************************************************************
Commit: 3f8c7ae90fb22702759ed81a81baf119befdce41 
*********************************************************************************

[SiliconPkg]

  [RPL-S] [RPP-S] [A0] [PO]Core Frequency always stuck at 1.8GHz and not getting updated  on Task manager even at 100 % core Utilization
  
  Correct stepping check for
  -ScalingFactorBigCore
  -ScalingFactorBigCore
  
  Hsd-es-id: 1509907219
  Change-Id: I1909a8010d8d3d0e8541ca7d9e10501aae1bb422
  Original commit hash: a4cd67790cf5b98f66c5f699fc21c2d61277df77
  
  ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step
  --Commit Message Contains Key Word: stepping

*********************************************************************************
Commit: 118ceb0f62509dc0ffd6bbce86b21b0ac25287fa 
*********************************************************************************

[PlatformPkg]

  [ADL] HSTI Error 0x00080003 Platform Security Specification - Memory Map Security Configuration - Non lockable MMIO ranges overlap other critical regions
  
  Add disabled checks for PEG ranges in memory map configuration test
  
  Hsd-es-id: 18017924399
  Change-Id: Ic41a14b80cf91ccd0b24eca0d3629ef65b329042
  Original commit hash: 3203afa5587915a9e03e1d9087423c5fd6d4c391
  
  AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureMemoryMapConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: security

*********************************************************************************
Commit: 6f5bfcf2924d472d4d5f4ce7c99717b7c3472094 
*********************************************************************************

[BoardPkg], [PlatformPkg]

  Reverting all the commit which was cherry-picked to support the ADL-P/S dot labels
  
  This reverts commit from 577ba3262b74f2ad03a51f149cd6aadc2c485777 to 28882eb398517520f700677e9b775b7c1b3ed34b
  
  Hsd-es-id: NA
  Change-Id: Iae2f74ba9beb71f9a4ea1d79df921c247ef2f1ab
  Original commit hash: 27a8c7b4c5554c434c203c4fd494c18601ed39ea
  
  AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
  AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
  AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
  AlderLakeBoardPkg/BiosId.env
  AlderLakeBoardPkg/BoardPkg.dec
  AlderLakeBoardPkg/BoardPkg.fdf
  AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLib.inf
  AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLibFsp.inf
  AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiTbtPolicyBoardConfig.c
  AlderLakeBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.c
  AlderLakeBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.inf
  AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.json
  AlderLakePlatSamplePkg/FspWrapper/FspWrapperPeim/FspWrapperPeim.c
  AlderLakePlatSamplePkg/FspWrapper/FspWrapperPeim/FspWrapperPeim.inf
  AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.c
  AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.inf
  ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
  ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert
################################################################################

Report Summary: Backstop found 16 suspect commits for review 

Warnings Found:
  Commit: 7a9765a    --Commit Message Contains Key Word: kc
  Commit: 1d53b89    --Commit Message Contains Key Word: security
  Commit: 4ef4da9    --Commit Message Contains Key Word: sku
  Commit: 722b1ac    --Commit Message Contains Key Word: step
  Commit: 722b1ac    --Commit Message Contains Key Word: stepping
  Commit: 722b1ac    --Commit Message Contains Key Word: sku
  Commit: 5924afe    --Commit Message Contains Key Word: revert
  Commit: f42ef9e    --Commit Message Contains Key Word: HW
  Commit: 01db450    --Commit Message Contains Oem: HP
  Commit: a078c40    --Commit Message Contains Key Word:  WA 
  Commit: a078c40    --Commit Message Contains Key Word: revert
  Commit: 11b02ad    --Commit Message Contains Key Word: internal
  Commit: 901cb25    --Commit Message Contains Key Word: revert
  Commit: 06795ea    --Commit Message Contains Key Word: step
  Commit: 06795ea    --Commit Message Contains Key Word: stepping
  Commit: d08cc40    --Commit Message Contains Key Word: sku
  Commit: dacbf1d    --Commit Message Contains Oem: FTS
  Commit: 3f8c7ae    --Commit Message Contains Key Word: step
  Commit: 3f8c7ae    --Commit Message Contains Key Word: stepping
  Commit: 118ceb0    --Commit Message Contains Key Word: security
  Commit: 6f5bfcf    --Commit Message Contains Key Word: revert
