#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_000002ba17be6800 .scope module, "Verilog1_tb" "Verilog1_tb" 2 17;
 .timescale -11 -12;
v000002ba17ceba80_0 .var "c", 0 0;
v000002ba17cebb20_0 .var "j", 0 0;
v000002ba17cebbc0_0 .var "k", 0 0;
v000002ba17cebc60_0 .net "q", 0 0, v000002ba17ceb9e0_0;  1 drivers
S_000002ba17be6990 .scope module, "Verilog1" "Verilog1" 2 20, 2 3 0, S_000002ba17be6800;
 .timescale -11 -12;
    .port_info 0 /INPUT 1 "J";
    .port_info 1 /INPUT 1 "K";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /OUTPUT 1 "Q";
v000002ba17ce9b40_0 .net "CLK", 0 0, v000002ba17ceba80_0;  1 drivers
v000002ba17ce6a40_0 .net "J", 0 0, v000002ba17cebb20_0;  1 drivers
v000002ba17ceb940_0 .net "K", 0 0, v000002ba17cebbc0_0;  1 drivers
v000002ba17ceb9e0_0 .var "Q", 0 0;
E_000002ba17ce8830 .event negedge, v000002ba17ce9b40_0;
    .scope S_000002ba17be6990;
T_0 ;
    %wait E_000002ba17ce8830;
    %load/vec4 v000002ba17ce6a40_0;
    %load/vec4 v000002ba17ceb9e0_0;
    %inv;
    %and;
    %load/vec4 v000002ba17ceb940_0;
    %inv;
    %load/vec4 v000002ba17ceb9e0_0;
    %and;
    %or;
    %assign/vec4 v000002ba17ceb9e0_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_000002ba17be6990;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ba17ceb9e0_0, 0;
    %vpi_call 2 12 "$dumpfile", "3.3.vcd" {0 0 0};
    %vpi_call 2 13 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002ba17be6990 {0 0 0};
    %end;
    .thread T_1;
    .scope S_000002ba17be6800;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ba17ceba80_0, 0;
T_2.0 ;
    %delay 100, 0;
    %load/vec4 v000002ba17ceba80_0;
    %inv;
    %store/vec4 v000002ba17ceba80_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_000002ba17be6800;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ba17cebb20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ba17cebbc0_0, 0;
    %delay 150, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ba17cebb20_0, 0, 1;
    %delay 60, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ba17cebb20_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ba17cebb20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ba17cebbc0_0, 0, 1;
    %delay 300, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ba17cebbc0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ba17cebb20_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ba17cebbc0_0, 0, 1;
    %delay 80, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ba17cebbc0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ba17cebbc0_0, 0, 1;
    %delay 80, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ba17cebb20_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ba17cebb20_0, 0, 1;
    %delay 140, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ba17cebbc0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ba17cebbc0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ba17cebbc0_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 43 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "3.3.v";
