
digital_watch_v02.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000101cc  080002b0  080002b0  000012b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000038c  0801047c  0801047c  0001147c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08010808  08010808  00011808  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08010810  08010810  00011810  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08010814  08010814  00011814  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         0000006c  24000000  08010818  00012000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000ac9c4  24000070  08010884  00012070  2**3
                  ALLOC
  8 ._user_heap_stack 00000c04  240aca34  08010884  00012a34  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0001206c  2**0
                  CONTENTS, READONLY
 10 .debug_info   00044196  00000000  00000000  0001209a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00006c2d  00000000  00000000  00056230  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_loclists 000299b2  00000000  00000000  0005ce5d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 00001a78  00000000  00000000  00086810  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_rnglists 000046b1  00000000  00000000  00088288  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  000399cb  00000000  00000000  0008c939  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   00048156  00000000  00000000  000c6304  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    001635cd  00000000  00000000  0010e45a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000043  00000000  00000000  00271a27  2**0
                  CONTENTS, READONLY
 19 .debug_frame  000057d4  00000000  00000000  00271a6c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line_str 0000006c  00000000  00000000  00277240  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002b0 <__do_global_dtors_aux>:
 80002b0:	b510      	push	{r4, lr}
 80002b2:	4c05      	ldr	r4, [pc, #20]	@ (80002c8 <__do_global_dtors_aux+0x18>)
 80002b4:	7823      	ldrb	r3, [r4, #0]
 80002b6:	b933      	cbnz	r3, 80002c6 <__do_global_dtors_aux+0x16>
 80002b8:	4b04      	ldr	r3, [pc, #16]	@ (80002cc <__do_global_dtors_aux+0x1c>)
 80002ba:	b113      	cbz	r3, 80002c2 <__do_global_dtors_aux+0x12>
 80002bc:	4804      	ldr	r0, [pc, #16]	@ (80002d0 <__do_global_dtors_aux+0x20>)
 80002be:	f3af 8000 	nop.w
 80002c2:	2301      	movs	r3, #1
 80002c4:	7023      	strb	r3, [r4, #0]
 80002c6:	bd10      	pop	{r4, pc}
 80002c8:	24000070 	.word	0x24000070
 80002cc:	00000000 	.word	0x00000000
 80002d0:	08010464 	.word	0x08010464

080002d4 <frame_dummy>:
 80002d4:	b508      	push	{r3, lr}
 80002d6:	4b03      	ldr	r3, [pc, #12]	@ (80002e4 <frame_dummy+0x10>)
 80002d8:	b11b      	cbz	r3, 80002e2 <frame_dummy+0xe>
 80002da:	4903      	ldr	r1, [pc, #12]	@ (80002e8 <frame_dummy+0x14>)
 80002dc:	4803      	ldr	r0, [pc, #12]	@ (80002ec <frame_dummy+0x18>)
 80002de:	f3af 8000 	nop.w
 80002e2:	bd08      	pop	{r3, pc}
 80002e4:	00000000 	.word	0x00000000
 80002e8:	24000074 	.word	0x24000074
 80002ec:	08010464 	.word	0x08010464

080002f0 <memchr>:
 80002f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002f4:	2a10      	cmp	r2, #16
 80002f6:	db2b      	blt.n	8000350 <memchr+0x60>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	d008      	beq.n	8000310 <memchr+0x20>
 80002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000302:	3a01      	subs	r2, #1
 8000304:	428b      	cmp	r3, r1
 8000306:	d02d      	beq.n	8000364 <memchr+0x74>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	b342      	cbz	r2, 8000360 <memchr+0x70>
 800030e:	d1f6      	bne.n	80002fe <memchr+0xe>
 8000310:	b4f0      	push	{r4, r5, r6, r7}
 8000312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800031a:	f022 0407 	bic.w	r4, r2, #7
 800031e:	f07f 0700 	mvns.w	r7, #0
 8000322:	2300      	movs	r3, #0
 8000324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000328:	3c08      	subs	r4, #8
 800032a:	ea85 0501 	eor.w	r5, r5, r1
 800032e:	ea86 0601 	eor.w	r6, r6, r1
 8000332:	fa85 f547 	uadd8	r5, r5, r7
 8000336:	faa3 f587 	sel	r5, r3, r7
 800033a:	fa86 f647 	uadd8	r6, r6, r7
 800033e:	faa5 f687 	sel	r6, r5, r7
 8000342:	b98e      	cbnz	r6, 8000368 <memchr+0x78>
 8000344:	d1ee      	bne.n	8000324 <memchr+0x34>
 8000346:	bcf0      	pop	{r4, r5, r6, r7}
 8000348:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800034c:	f002 0207 	and.w	r2, r2, #7
 8000350:	b132      	cbz	r2, 8000360 <memchr+0x70>
 8000352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000356:	3a01      	subs	r2, #1
 8000358:	ea83 0301 	eor.w	r3, r3, r1
 800035c:	b113      	cbz	r3, 8000364 <memchr+0x74>
 800035e:	d1f8      	bne.n	8000352 <memchr+0x62>
 8000360:	2000      	movs	r0, #0
 8000362:	4770      	bx	lr
 8000364:	3801      	subs	r0, #1
 8000366:	4770      	bx	lr
 8000368:	2d00      	cmp	r5, #0
 800036a:	bf06      	itte	eq
 800036c:	4635      	moveq	r5, r6
 800036e:	3803      	subeq	r0, #3
 8000370:	3807      	subne	r0, #7
 8000372:	f015 0f01 	tst.w	r5, #1
 8000376:	d107      	bne.n	8000388 <memchr+0x98>
 8000378:	3001      	adds	r0, #1
 800037a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800037e:	bf02      	ittt	eq
 8000380:	3001      	addeq	r0, #1
 8000382:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000386:	3001      	addeq	r0, #1
 8000388:	bcf0      	pop	{r4, r5, r6, r7}
 800038a:	3801      	subs	r0, #1
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop

08000390 <AVI_ParserInit>:
 * @param  pAudioBuffer   : audio buffer
 * @param  AudioBufferSize: audio buffer size
 * @retval AVI status (0 : no Error, 1: Error occurred)
 */
uint32_t AVI_ParserInit(AVI_CONTEXT *pavi, FIL *file, uint8_t *pVideoBuffer, uint32_t VideoBufferSize, uint8_t *pAudioBuffer, uint32_t AudioBufferSize)
{
 8000390:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000394:	b082      	sub	sp, #8
 8000396:	461d      	mov	r5, r3
 8000398:	460e      	mov	r6, r1
 800039a:	4604      	mov	r4, r0
 800039c:	9b08      	ldr	r3, [sp, #32]
  uint32_t readSize = 0;
 800039e:	2100      	movs	r1, #0

  pavi->pVideoBuffer = pVideoBuffer;
 80003a0:	6342      	str	r2, [r0, #52]	@ 0x34
  pavi->VideoBufferSize = VideoBufferSize;

  pavi->pAudioBuffer = pAudioBuffer;
 80003a2:	63c3      	str	r3, [r0, #60]	@ 0x3c
{
 80003a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
  pavi->VideoBufferSize = VideoBufferSize;
 80003a6:	6385      	str	r5, [r0, #56]	@ 0x38
  pavi->AudioBufferSize = AudioBufferSize;
 80003a8:	6403      	str	r3, [r0, #64]	@ 0x40

  f_lseek(file, 0);
 80003aa:	4630      	mov	r0, r6
  uint32_t readSize = 0;
 80003ac:	9101      	str	r1, [sp, #4]
  f_lseek(file, 0);
 80003ae:	f00f f9c7 	bl	800f740 <f_lseek>

  f_read(file, pavi->pVideoBuffer, VideoBufferSize, (UINT *)&readSize);
 80003b2:	ab01      	add	r3, sp, #4
 80003b4:	462a      	mov	r2, r5
 80003b6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80003b8:	4630      	mov	r0, r6
 80003ba:	f00f f807 	bl	800f3cc <f_read>
  if (readSize != VideoBufferSize)
 80003be:	9b01      	ldr	r3, [sp, #4]
 80003c0:	42ab      	cmp	r3, r5
 80003c2:	d104      	bne.n	80003ce <AVI_ParserInit+0x3e>
  {
    return 1;
  }
  else if (__AVI_Init(pavi, pavi->pVideoBuffer, VideoBufferSize) != AVI_OK)
 80003c4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
  if (aviheader->RiffID != AVI_RIFF_ID)
 80003c6:	4a86      	ldr	r2, [pc, #536]	@ (80005e0 <AVI_ParserInit+0x250>)
 80003c8:	6819      	ldr	r1, [r3, #0]
 80003ca:	4291      	cmp	r1, r2
 80003cc:	d003      	beq.n	80003d6 <AVI_ParserInit+0x46>
    return 1;
 80003ce:	2001      	movs	r0, #1

  pavi->FileSize = f_size(file);
  pavi->CurrentImage = 0;

  return 0;
}
 80003d0:	b002      	add	sp, #8
 80003d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (aviheader->AviID != AVI_AVI_ID)
 80003d6:	4a83      	ldr	r2, [pc, #524]	@ (80005e4 <AVI_ParserInit+0x254>)
 80003d8:	6899      	ldr	r1, [r3, #8]
 80003da:	4291      	cmp	r1, r2
 80003dc:	d1f7      	bne.n	80003ce <AVI_ParserInit+0x3e>
  if (listheader->ListID != AVI_LIST_ID)
 80003de:	4982      	ldr	r1, [pc, #520]	@ (80005e8 <AVI_ParserInit+0x258>)
 80003e0:	68da      	ldr	r2, [r3, #12]
 80003e2:	428a      	cmp	r2, r1
 80003e4:	d1f3      	bne.n	80003ce <AVI_ParserInit+0x3e>
  if (listheader->ListType != AVI_HDRL_ID)
 80003e6:	4981      	ldr	r1, [pc, #516]	@ (80005ec <AVI_ParserInit+0x25c>)
 80003e8:	6958      	ldr	r0, [r3, #20]
 80003ea:	4288      	cmp	r0, r1
 80003ec:	d1ef      	bne.n	80003ce <AVI_ParserInit+0x3e>
  if (avihheader->BlockID != AVI_AVIH_ID)
 80003ee:	f1a1 6181 	sub.w	r1, r1, #67633152	@ 0x4080000
 80003f2:	6998      	ldr	r0, [r3, #24]
 80003f4:	f5a1 416e 	sub.w	r1, r1, #60928	@ 0xee00
 80003f8:	3907      	subs	r1, #7
 80003fa:	4288      	cmp	r0, r1
 80003fc:	d1e7      	bne.n	80003ce <AVI_ParserInit+0x3e>
  pavi->aviInfo.SecPerFrame = avihheader->SecPerFrame;
 80003fe:	6a18      	ldr	r0, [r3, #32]
 8000400:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8000402:	e9c4 0100 	strd	r0, r1, [r4]
  buf += avihheader->BlockSize + 8;
 8000406:	69d9      	ldr	r1, [r3, #28]
 8000408:	3120      	adds	r1, #32
  if (listheader->ListID != AVI_LIST_ID)
 800040a:	5858      	ldr	r0, [r3, r1]
  buf += avihheader->BlockSize + 8;
 800040c:	4419      	add	r1, r3
  if (listheader->ListID != AVI_LIST_ID)
 800040e:	4290      	cmp	r0, r2
 8000410:	d1dd      	bne.n	80003ce <AVI_ParserInit+0x3e>
  if (listheader->ListType != AVI_STRL_ID)
 8000412:	4a77      	ldr	r2, [pc, #476]	@ (80005f0 <AVI_ParserInit+0x260>)
 8000414:	6888      	ldr	r0, [r1, #8]
 8000416:	4290      	cmp	r0, r2
 8000418:	d1d9      	bne.n	80003ce <AVI_ParserInit+0x3e>
  if (strhheader->BlockID != AVI_STRH_ID)
 800041a:	f102 427c 	add.w	r2, r2, #4227858432	@ 0xfc000000
 800041e:	68c8      	ldr	r0, [r1, #12]
 8000420:	4290      	cmp	r0, r2
 8000422:	d1d4      	bne.n	80003ce <AVI_ParserInit+0x3e>
  if (strhheader->StreamType == AVI_VIDS_STREAM)
 8000424:	694a      	ldr	r2, [r1, #20]
 8000426:	4873      	ldr	r0, [pc, #460]	@ (80005f4 <AVI_ParserInit+0x264>)
 8000428:	4282      	cmp	r2, r0
 800042a:	d02a      	beq.n	8000482 <AVI_ParserInit+0xf2>
  else if (strhheader->StreamType == AVI_AUDS_STREAM)
 800042c:	4872      	ldr	r0, [pc, #456]	@ (80005f8 <AVI_ParserInit+0x268>)
 800042e:	4282      	cmp	r2, r0
 8000430:	d047      	beq.n	80004c2 <AVI_ParserInit+0x132>
  for (i = 0; i < size; i++)
 8000432:	3d04      	subs	r5, #4
 8000434:	d0cb      	beq.n	80003ce <AVI_ParserInit+0x3e>
 8000436:	2200      	movs	r2, #0
 8000438:	4611      	mov	r1, r2
 800043a:	e002      	b.n	8000442 <AVI_ParserInit+0xb2>
 800043c:	4295      	cmp	r5, r2
 800043e:	4611      	mov	r1, r2
 8000440:	d9c5      	bls.n	80003ce <AVI_ParserInit+0x3e>
    if (buf[i] == id[0])
 8000442:	5c58      	ldrb	r0, [r3, r1]
  for (i = 0; i < size; i++)
 8000444:	3201      	adds	r2, #1
    if (buf[i] == id[0])
 8000446:	eb03 0c01 	add.w	ip, r3, r1
 800044a:	286d      	cmp	r0, #109	@ 0x6d
  for (i = 0; i < size; i++)
 800044c:	b292      	uxth	r2, r2
    if (buf[i] == id[0])
 800044e:	d1f5      	bne.n	800043c <AVI_ParserInit+0xac>
      if (buf[i + 1] == id[1])
 8000450:	f89c 0001 	ldrb.w	r0, [ip, #1]
 8000454:	286f      	cmp	r0, #111	@ 0x6f
 8000456:	d1f1      	bne.n	800043c <AVI_ParserInit+0xac>
        if (buf[i + 2] == id[2])
 8000458:	f89c 0002 	ldrb.w	r0, [ip, #2]
 800045c:	2876      	cmp	r0, #118	@ 0x76
 800045e:	d1ed      	bne.n	800043c <AVI_ParserInit+0xac>
          if (buf[i + 3] == id[3])
 8000460:	f89c 0003 	ldrb.w	r0, [ip, #3]
 8000464:	2869      	cmp	r0, #105	@ 0x69
 8000466:	d1e9      	bne.n	800043c <AVI_ParserInit+0xac>
  if (offset == 0)
 8000468:	2900      	cmp	r1, #0
 800046a:	d0b0      	beq.n	80003ce <AVI_ParserInit+0x3e>
  if (pavi->aviInfo.SampleRate)
 800046c:	6963      	ldr	r3, [r4, #20]
 800046e:	2b00      	cmp	r3, #0
 8000470:	d169      	bne.n	8000546 <AVI_ParserInit+0x1b6>
  pavi->CurrentImage = 0;
 8000472:	2300      	movs	r3, #0
  pavi->FileSize = f_size(file);
 8000474:	68f2      	ldr	r2, [r6, #12]
  return 0;
 8000476:	4618      	mov	r0, r3
  pavi->FileSize = f_size(file);
 8000478:	6462      	str	r2, [r4, #68]	@ 0x44
  pavi->CurrentImage = 0;
 800047a:	62e3      	str	r3, [r4, #44]	@ 0x2c
}
 800047c:	b002      	add	sp, #8
 800047e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (strhheader->Handler != AVI_FORMAT_MJPG)
 8000482:	4a5e      	ldr	r2, [pc, #376]	@ (80005fc <AVI_ParserInit+0x26c>)
 8000484:	6988      	ldr	r0, [r1, #24]
 8000486:	4290      	cmp	r0, r2
 8000488:	d1a1      	bne.n	80003ce <AVI_ParserInit+0x3e>
    bmpheader = (STRF_BMPHEADER *)(buf + 12 + strhheader->BlockSize + 8);
 800048a:	690a      	ldr	r2, [r1, #16]
    pavi->aviInfo.VideoFLAG = (uint8_t *)AVI_VIDS_FLAG_TBL[0];
 800048c:	485c      	ldr	r0, [pc, #368]	@ (8000600 <AVI_ParserInit+0x270>)
    bmpheader = (STRF_BMPHEADER *)(buf + 12 + strhheader->BlockSize + 8);
 800048e:	3214      	adds	r2, #20
    if (bmpheader->BlockID != AVI_STRF_ID)
 8000490:	4f5c      	ldr	r7, [pc, #368]	@ (8000604 <AVI_ParserInit+0x274>)
    pavi->aviInfo.VideoFLAG = (uint8_t *)AVI_VIDS_FLAG_TBL[0];
 8000492:	6260      	str	r0, [r4, #36]	@ 0x24
    pavi->aviInfo.AudioFLAG = (uint8_t *)AVI_AUDS_FLAG_TBL[1];
 8000494:	485c      	ldr	r0, [pc, #368]	@ (8000608 <AVI_ParserInit+0x278>)
 8000496:	62a0      	str	r0, [r4, #40]	@ 0x28
    if (bmpheader->BlockID != AVI_STRF_ID)
 8000498:	5888      	ldr	r0, [r1, r2]
    bmpheader = (STRF_BMPHEADER *)(buf + 12 + strhheader->BlockSize + 8);
 800049a:	440a      	add	r2, r1
    if (bmpheader->BlockID != AVI_STRF_ID)
 800049c:	42b8      	cmp	r0, r7
 800049e:	d196      	bne.n	80003ce <AVI_ParserInit+0x3e>
    pavi->aviInfo.Width = bmpheader->bmiHeader.Width;
 80004a0:	e9d2 7203 	ldrd	r7, r2, [r2, #12]
 80004a4:	e9c4 7203 	strd	r7, r2, [r4, #12]
    buf += listheader->BlockSize + 8;
 80004a8:	684a      	ldr	r2, [r1, #4]
    if (listheader->ListID != AVI_LIST_ID)
 80004aa:	4f4f      	ldr	r7, [pc, #316]	@ (80005e8 <AVI_ParserInit+0x258>)
    buf += listheader->BlockSize + 8;
 80004ac:	3208      	adds	r2, #8
    if (listheader->ListID != AVI_LIST_ID)
 80004ae:	f851 c002 	ldr.w	ip, [r1, r2]
    buf += listheader->BlockSize + 8;
 80004b2:	440a      	add	r2, r1
    if (listheader->ListID != AVI_LIST_ID)
 80004b4:	45bc      	cmp	ip, r7
 80004b6:	d070      	beq.n	800059a <AVI_ParserInit+0x20a>
      pavi->aviInfo.SampleRate = 0;
 80004b8:	2200      	movs	r2, #0
 80004ba:	6162      	str	r2, [r4, #20]
      pavi->aviInfo.Channels = 0;
 80004bc:	8322      	strh	r2, [r4, #24]
      pavi->aviInfo.AudioType = 0;
 80004be:	83a2      	strh	r2, [r4, #28]
 80004c0:	e7b7      	b.n	8000432 <AVI_ParserInit+0xa2>
    wavheader = (STRF_WAVHEADER *)(buf + 12 + strhheader->BlockSize + 8);
 80004c2:	690a      	ldr	r2, [r1, #16]
    pavi->aviInfo.VideoFLAG = (uint8_t *)AVI_VIDS_FLAG_TBL[1];
 80004c4:	4851      	ldr	r0, [pc, #324]	@ (800060c <AVI_ParserInit+0x27c>)
    wavheader = (STRF_WAVHEADER *)(buf + 12 + strhheader->BlockSize + 8);
 80004c6:	3214      	adds	r2, #20
    pavi->aviInfo.VideoFLAG = (uint8_t *)AVI_VIDS_FLAG_TBL[1];
 80004c8:	6260      	str	r0, [r4, #36]	@ 0x24
    pavi->aviInfo.AudioFLAG = (uint8_t *)AVI_AUDS_FLAG_TBL[0];
 80004ca:	4851      	ldr	r0, [pc, #324]	@ (8000610 <AVI_ParserInit+0x280>)
    if (wavheader->BlockID != AVI_STRF_ID)
 80004cc:	f851 c002 	ldr.w	ip, [r1, r2]
    wavheader = (STRF_WAVHEADER *)(buf + 12 + strhheader->BlockSize + 8);
 80004d0:	440a      	add	r2, r1
    pavi->aviInfo.AudioFLAG = (uint8_t *)AVI_AUDS_FLAG_TBL[0];
 80004d2:	62a0      	str	r0, [r4, #40]	@ 0x28
    if (wavheader->BlockID != AVI_STRF_ID)
 80004d4:	484b      	ldr	r0, [pc, #300]	@ (8000604 <AVI_ParserInit+0x274>)
 80004d6:	4584      	cmp	ip, r0
 80004d8:	f47f af79 	bne.w	80003ce <AVI_ParserInit+0x3e>
    pavi->aviInfo.SampleRate = wavheader->SampleRate;
 80004dc:	68d7      	ldr	r7, [r2, #12]
    buf += listheader->BlockSize + 8;
 80004de:	6848      	ldr	r0, [r1, #4]
    pavi->aviInfo.SampleRate = wavheader->SampleRate;
 80004e0:	6167      	str	r7, [r4, #20]
    buf += listheader->BlockSize + 8;
 80004e2:	3008      	adds	r0, #8
    pavi->aviInfo.Channels = wavheader->Channels;
 80004e4:	8957      	ldrh	r7, [r2, #10]
    pavi->aviInfo.AudioType = wavheader->FormatTag;
 80004e6:	8912      	ldrh	r2, [r2, #8]
    if (listheader->ListID != AVI_LIST_ID)
 80004e8:	f851 e000 	ldr.w	lr, [r1, r0]
    pavi->aviInfo.Channels = wavheader->Channels;
 80004ec:	8327      	strh	r7, [r4, #24]
    if (listheader->ListID != AVI_LIST_ID)
 80004ee:	4f3e      	ldr	r7, [pc, #248]	@ (80005e8 <AVI_ParserInit+0x258>)
    pavi->aviInfo.AudioType = wavheader->FormatTag;
 80004f0:	83a2      	strh	r2, [r4, #28]
    buf += listheader->BlockSize + 8;
 80004f2:	180a      	adds	r2, r1, r0
    if (listheader->ListID != AVI_LIST_ID)
 80004f4:	45be      	cmp	lr, r7
 80004f6:	f47f af6a 	bne.w	80003ce <AVI_ParserInit+0x3e>
    if (listheader->ListType != AVI_STRL_ID)
 80004fa:	493d      	ldr	r1, [pc, #244]	@ (80005f0 <AVI_ParserInit+0x260>)
 80004fc:	6890      	ldr	r0, [r2, #8]
 80004fe:	4288      	cmp	r0, r1
 8000500:	f47f af65 	bne.w	80003ce <AVI_ParserInit+0x3e>
    if (strhheader->BlockID != AVI_STRH_ID)
 8000504:	f101 417c 	add.w	r1, r1, #4227858432	@ 0xfc000000
 8000508:	68d0      	ldr	r0, [r2, #12]
 800050a:	4288      	cmp	r0, r1
 800050c:	f47f af5f 	bne.w	80003ce <AVI_ParserInit+0x3e>
    if (strhheader->StreamType != AVI_VIDS_STREAM)
 8000510:	f101 612f 	add.w	r1, r1, #183500800	@ 0xaf00000
 8000514:	6950      	ldr	r0, [r2, #20]
 8000516:	f501 31fa 	add.w	r1, r1, #128000	@ 0x1f400
 800051a:	f201 1103 	addw	r1, r1, #259	@ 0x103
 800051e:	4288      	cmp	r0, r1
 8000520:	f47f af55 	bne.w	80003ce <AVI_ParserInit+0x3e>
    bmpheader = (STRF_BMPHEADER *)(buf + 12 + strhheader->BlockSize + 8);
 8000524:	6911      	ldr	r1, [r2, #16]
 8000526:	3114      	adds	r1, #20
    if (bmpheader->BlockID != AVI_STRF_ID)
 8000528:	5850      	ldr	r0, [r2, r1]
    bmpheader = (STRF_BMPHEADER *)(buf + 12 + strhheader->BlockSize + 8);
 800052a:	440a      	add	r2, r1
    if (bmpheader->BlockID != AVI_STRF_ID)
 800052c:	4560      	cmp	r0, ip
 800052e:	f47f af4e 	bne.w	80003ce <AVI_ParserInit+0x3e>
    if (bmpheader->bmiHeader.Compression != AVI_FORMAT_MJPG)
 8000532:	4932      	ldr	r1, [pc, #200]	@ (80005fc <AVI_ParserInit+0x26c>)
 8000534:	6990      	ldr	r0, [r2, #24]
 8000536:	4288      	cmp	r0, r1
 8000538:	f47f af49 	bne.w	80003ce <AVI_ParserInit+0x3e>
    pavi->aviInfo.Width = bmpheader->bmiHeader.Width;
 800053c:	e9d2 1203 	ldrd	r1, r2, [r2, #12]
 8000540:	e9c4 1203 	strd	r1, r2, [r4, #12]
 8000544:	e775      	b.n	8000432 <AVI_ParserInit+0xa2>
    offset = __AVI_SearchID(tbuf, size, pavi->aviInfo.AudioFLAG);
 8000546:	f8d4 8028 	ldr.w	r8, [r4, #40]	@ 0x28
  for (i = 0; i < size; i++)
 800054a:	2300      	movs	r3, #0
    if (buf[i] == id[0])
 800054c:	f898 0000 	ldrb.w	r0, [r8]
  for (i = 0; i < size; i++)
 8000550:	4619      	mov	r1, r3
 8000552:	e003      	b.n	800055c <AVI_ParserInit+0x1cc>
 8000554:	429d      	cmp	r5, r3
 8000556:	4619      	mov	r1, r3
 8000558:	f67f af39 	bls.w	80003ce <AVI_ParserInit+0x3e>
    if (buf[i] == id[0])
 800055c:	f81c 2001 	ldrb.w	r2, [ip, r1]
  for (i = 0; i < size; i++)
 8000560:	3301      	adds	r3, #1
    if (buf[i] == id[0])
 8000562:	4282      	cmp	r2, r0
  for (i = 0; i < size; i++)
 8000564:	b29b      	uxth	r3, r3
    if (buf[i] == id[0])
 8000566:	d1f5      	bne.n	8000554 <AVI_ParserInit+0x1c4>
      if (buf[i + 1] == id[1])
 8000568:	eb0c 0201 	add.w	r2, ip, r1
 800056c:	f898 e001 	ldrb.w	lr, [r8, #1]
 8000570:	7857      	ldrb	r7, [r2, #1]
 8000572:	4577      	cmp	r7, lr
 8000574:	d1ee      	bne.n	8000554 <AVI_ParserInit+0x1c4>
        if (buf[i + 2] == id[2])
 8000576:	f892 e002 	ldrb.w	lr, [r2, #2]
 800057a:	f898 7002 	ldrb.w	r7, [r8, #2]
 800057e:	45be      	cmp	lr, r7
 8000580:	d1e8      	bne.n	8000554 <AVI_ParserInit+0x1c4>
          if (buf[i + 3] == id[3])
 8000582:	f892 e003 	ldrb.w	lr, [r2, #3]
 8000586:	f898 7003 	ldrb.w	r7, [r8, #3]
 800058a:	45be      	cmp	lr, r7
 800058c:	d1e2      	bne.n	8000554 <AVI_ParserInit+0x1c4>
    if (offset == 0)
 800058e:	2900      	cmp	r1, #0
 8000590:	f43f af1d 	beq.w	80003ce <AVI_ParserInit+0x3e>
    pavi->aviInfo.AudioBufSize = *((uint16_t *)tbuf);
 8000594:	8893      	ldrh	r3, [r2, #4]
 8000596:	8363      	strh	r3, [r4, #26]
 8000598:	e76b      	b.n	8000472 <AVI_ParserInit+0xe2>
      if (listheader->ListType != AVI_STRL_ID)
 800059a:	4915      	ldr	r1, [pc, #84]	@ (80005f0 <AVI_ParserInit+0x260>)
 800059c:	6897      	ldr	r7, [r2, #8]
 800059e:	428f      	cmp	r7, r1
 80005a0:	f47f af15 	bne.w	80003ce <AVI_ParserInit+0x3e>
      if (strhheader->BlockID != AVI_STRH_ID)
 80005a4:	f101 417c 	add.w	r1, r1, #4227858432	@ 0xfc000000
 80005a8:	68d7      	ldr	r7, [r2, #12]
 80005aa:	428f      	cmp	r7, r1
 80005ac:	f47f af0f 	bne.w	80003ce <AVI_ParserInit+0x3e>
      if (strhheader->StreamType != AVI_AUDS_STREAM)
 80005b0:	f101 612f 	add.w	r1, r1, #183500800	@ 0xaf00000
 80005b4:	6957      	ldr	r7, [r2, #20]
 80005b6:	f501 3100 	add.w	r1, r1, #131072	@ 0x20000
 80005ba:	31ee      	adds	r1, #238	@ 0xee
 80005bc:	428f      	cmp	r7, r1
 80005be:	f47f af06 	bne.w	80003ce <AVI_ParserInit+0x3e>
      wavheader = (STRF_WAVHEADER *)(buf + 12 + strhheader->BlockSize + 8);
 80005c2:	6911      	ldr	r1, [r2, #16]
 80005c4:	3114      	adds	r1, #20
      if (wavheader->BlockID != AVI_STRF_ID)
 80005c6:	5857      	ldr	r7, [r2, r1]
      wavheader = (STRF_WAVHEADER *)(buf + 12 + strhheader->BlockSize + 8);
 80005c8:	440a      	add	r2, r1
      if (wavheader->BlockID != AVI_STRF_ID)
 80005ca:	4287      	cmp	r7, r0
 80005cc:	f47f aeff 	bne.w	80003ce <AVI_ParserInit+0x3e>
      pavi->aviInfo.SampleRate = wavheader->SampleRate;
 80005d0:	68d1      	ldr	r1, [r2, #12]
 80005d2:	6161      	str	r1, [r4, #20]
      pavi->aviInfo.Channels = wavheader->Channels;
 80005d4:	8951      	ldrh	r1, [r2, #10]
      pavi->aviInfo.AudioType = wavheader->FormatTag;
 80005d6:	8912      	ldrh	r2, [r2, #8]
      pavi->aviInfo.Channels = wavheader->Channels;
 80005d8:	8321      	strh	r1, [r4, #24]
      pavi->aviInfo.AudioType = wavheader->FormatTag;
 80005da:	83a2      	strh	r2, [r4, #28]
 80005dc:	e729      	b.n	8000432 <AVI_ParserInit+0xa2>
 80005de:	bf00      	nop
 80005e0:	46464952 	.word	0x46464952
 80005e4:	20495641 	.word	0x20495641
 80005e8:	5453494c 	.word	0x5453494c
 80005ec:	6c726468 	.word	0x6c726468
 80005f0:	6c727473 	.word	0x6c727473
 80005f4:	73646976 	.word	0x73646976
 80005f8:	73647561 	.word	0x73647561
 80005fc:	47504a4d 	.word	0x47504a4d
 8000600:	0801047c 	.word	0x0801047c
 8000604:	66727473 	.word	0x66727473
 8000608:	08010484 	.word	0x08010484
 800060c:	0801048c 	.word	0x0801048c
 8000610:	08010494 	.word	0x08010494

08000614 <AVI_GetFrame>:
 * @param  pavi: AVI context
 * @param  file:   AVI file
 * @retval type of frame  (audio frame or video frame )
 */
uint32_t AVI_GetFrame(AVI_CONTEXT *pavi, FIL *file, uint8_t skipFlag)
{
 8000614:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t offset;
  uint32_t readSize = 0;
 8000616:	2300      	movs	r3, #0
{
 8000618:	b083      	sub	sp, #12

  if (pavi->CurrentImage == 0)
 800061a:	6ac4      	ldr	r4, [r0, #44]	@ 0x2c
{
 800061c:	4605      	mov	r5, r0
 800061e:	460e      	mov	r6, r1
 8000620:	4617      	mov	r7, r2
  uint32_t readSize = 0;
 8000622:	9301      	str	r3, [sp, #4]
  if (pavi->CurrentImage == 0)
 8000624:	b164      	cbz	r4, 8000640 <AVI_GetFrame+0x2c>
    __AVI_GetStreamInfo(pavi, pavi->pVideoBuffer + offset + 4);
    /* go to the first frame offset in the avi file*/
    f_lseek(file, offset + 12);
  }

  if (pavi->aviInfo.StreamID == AVI_VIDS_FLAG)
 8000626:	8beb      	ldrh	r3, [r5, #30]
 8000628:	f246 4263 	movw	r2, #25699	@ 0x6463
 800062c:	4293      	cmp	r3, r2
 800062e:	d046      	beq.n	80006be <AVI_GetFrame+0xaa>
      /* Return VIDEO frame */
    }

    return AVI_VIDEO_FRAME;
  }
  if (pavi->aviInfo.StreamID == AVI_AUDS_FLAG)
 8000630:	f247 7262 	movw	r2, #30562	@ 0x7762
 8000634:	4293      	cmp	r3, r2
 8000636:	f000 808c 	beq.w	8000752 <AVI_GetFrame+0x13e>
    __AVI_GetStreamInfo(pavi, pavi->pAudioBuffer + pavi->aviInfo.StreamSize);
    /* Return VIDEO frame */
    return AVI_AUDIO_FRAME;
  }

  return 0;
 800063a:	2000      	movs	r0, #0
}
 800063c:	b003      	add	sp, #12
 800063e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    f_lseek(file, 0); /* Go to the file start */
 8000640:	4621      	mov	r1, r4
 8000642:	4630      	mov	r0, r6
 8000644:	f00f f87c 	bl	800f740 <f_lseek>
    f_read(file, pavi->pVideoBuffer, pavi->VideoBufferSize, (UINT *)&readSize);
 8000648:	ab01      	add	r3, sp, #4
 800064a:	4630      	mov	r0, r6
 800064c:	e9d5 120d 	ldrd	r1, r2, [r5, #52]	@ 0x34
 8000650:	f00e febc 	bl	800f3cc <f_read>
  size -= 4;
 8000654:	e9d5 210d 	ldrd	r2, r1, [r5, #52]	@ 0x34
  for (i = 0; i < size; i++)
 8000658:	3904      	subs	r1, #4
 800065a:	d01d      	beq.n	8000698 <AVI_GetFrame+0x84>
 800065c:	4623      	mov	r3, r4
 800065e:	e002      	b.n	8000666 <AVI_GetFrame+0x52>
 8000660:	4299      	cmp	r1, r3
 8000662:	461c      	mov	r4, r3
 8000664:	d918      	bls.n	8000698 <AVI_GetFrame+0x84>
    if (buf[i] == id[0])
 8000666:	f812 c004 	ldrb.w	ip, [r2, r4]
  for (i = 0; i < size; i++)
 800066a:	3301      	adds	r3, #1
    if (buf[i] == id[0])
 800066c:	f1bc 0f6d 	cmp.w	ip, #109	@ 0x6d
  for (i = 0; i < size; i++)
 8000670:	b29b      	uxth	r3, r3
    if (buf[i] == id[0])
 8000672:	d1f5      	bne.n	8000660 <AVI_GetFrame+0x4c>
      if (buf[i + 1] == id[1])
 8000674:	1910      	adds	r0, r2, r4
 8000676:	f890 c001 	ldrb.w	ip, [r0, #1]
 800067a:	f1bc 0f6f 	cmp.w	ip, #111	@ 0x6f
 800067e:	d1ef      	bne.n	8000660 <AVI_GetFrame+0x4c>
        if (buf[i + 2] == id[2])
 8000680:	f890 c002 	ldrb.w	ip, [r0, #2]
 8000684:	f1bc 0f76 	cmp.w	ip, #118	@ 0x76
 8000688:	d1ea      	bne.n	8000660 <AVI_GetFrame+0x4c>
          if (buf[i + 3] == id[3])
 800068a:	78c0      	ldrb	r0, [r0, #3]
 800068c:	2869      	cmp	r0, #105	@ 0x69
 800068e:	d1e7      	bne.n	8000660 <AVI_GetFrame+0x4c>
    __AVI_GetStreamInfo(pavi, pavi->pVideoBuffer + offset + 4);
 8000690:	1d23      	adds	r3, r4, #4
    f_lseek(file, offset + 12);
 8000692:	f104 010c 	add.w	r1, r4, #12
 8000696:	e001      	b.n	800069c <AVI_GetFrame+0x88>
  for (i = 0; i < size; i++)
 8000698:	210c      	movs	r1, #12
 800069a:	2304      	movs	r3, #4
    __AVI_GetStreamInfo(pavi, pavi->pVideoBuffer + offset + 4);
 800069c:	441a      	add	r2, r3
    f_lseek(file, offset + 12);
 800069e:	4630      	mov	r0, r6
  pavi->aviInfo.StreamID = AVI_MAKEWORD(buf + 2);
 80006a0:	8853      	ldrh	r3, [r2, #2]
 80006a2:	ba5b      	rev16	r3, r3
 80006a4:	83eb      	strh	r3, [r5, #30]
  pavi->aviInfo.StreamSize = AVI_MAKEDWORD(buf + 4);
 80006a6:	6853      	ldr	r3, [r2, #4]
  if (pavi->aviInfo.StreamSize % 2)
 80006a8:	07da      	lsls	r2, r3, #31
    pavi->aviInfo.StreamSize++;
 80006aa:	bf48      	it	mi
 80006ac:	3301      	addmi	r3, #1
  pavi->aviInfo.StreamSize = AVI_MAKEDWORD(buf + 4);
 80006ae:	622b      	str	r3, [r5, #32]
    f_lseek(file, offset + 12);
 80006b0:	f00f f846 	bl	800f740 <f_lseek>
  if (pavi->aviInfo.StreamID == AVI_VIDS_FLAG)
 80006b4:	8beb      	ldrh	r3, [r5, #30]
 80006b6:	f246 4263 	movw	r2, #25699	@ 0x6463
 80006ba:	4293      	cmp	r3, r2
 80006bc:	d1b8      	bne.n	8000630 <AVI_GetFrame+0x1c>
    if (skipFlag == 1)
 80006be:	2f01      	cmp	r7, #1
 80006c0:	d018      	beq.n	80006f4 <AVI_GetFrame+0xe0>
    else if (skipFlag == 2)
 80006c2:	2f02      	cmp	r7, #2
 80006c4:	d02d      	beq.n	8000722 <AVI_GetFrame+0x10e>
      pavi->FrameSize = pavi->aviInfo.StreamSize;
 80006c6:	6a29      	ldr	r1, [r5, #32]
      f_read(file, pavi->pVideoBuffer, pavi->FrameSize + 8, (UINT *)&readSize);
 80006c8:	ab01      	add	r3, sp, #4
 80006ca:	4630      	mov	r0, r6
 80006cc:	f101 0208 	add.w	r2, r1, #8
      pavi->FrameSize = pavi->aviInfo.StreamSize;
 80006d0:	6329      	str	r1, [r5, #48]	@ 0x30
      f_read(file, pavi->pVideoBuffer, pavi->FrameSize + 8, (UINT *)&readSize);
 80006d2:	6b69      	ldr	r1, [r5, #52]	@ 0x34
 80006d4:	f00e fe7a 	bl	800f3cc <f_read>
      __AVI_GetStreamInfo(pavi, pavi->pVideoBuffer + pavi->aviInfo.StreamSize);
 80006d8:	6a2a      	ldr	r2, [r5, #32]
 80006da:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 80006dc:	4413      	add	r3, r2
  pavi->aviInfo.StreamID = AVI_MAKEWORD(buf + 2);
 80006de:	885a      	ldrh	r2, [r3, #2]
 80006e0:	ba52      	rev16	r2, r2
 80006e2:	83ea      	strh	r2, [r5, #30]
  pavi->aviInfo.StreamSize = AVI_MAKEDWORD(buf + 4);
 80006e4:	685b      	ldr	r3, [r3, #4]
  if (pavi->aviInfo.StreamSize % 2)
 80006e6:	07d9      	lsls	r1, r3, #31
 80006e8:	461a      	mov	r2, r3
 80006ea:	d518      	bpl.n	800071e <AVI_GetFrame+0x10a>
    pavi->aviInfo.StreamSize++;
 80006ec:	3301      	adds	r3, #1
 80006ee:	622b      	str	r3, [r5, #32]
    return AVI_VIDEO_FRAME;
 80006f0:	2001      	movs	r0, #1
 80006f2:	e7a3      	b.n	800063c <AVI_GetFrame+0x28>
      pavi->FrameSize = pavi->aviInfo.StreamSize;
 80006f4:	6a2b      	ldr	r3, [r5, #32]
      f_lseek(file, f_tell(file) + pavi->FrameSize);
 80006f6:	4630      	mov	r0, r6
 80006f8:	69b1      	ldr	r1, [r6, #24]
      pavi->FrameSize = pavi->aviInfo.StreamSize;
 80006fa:	632b      	str	r3, [r5, #48]	@ 0x30
      f_lseek(file, f_tell(file) + pavi->FrameSize);
 80006fc:	4419      	add	r1, r3
 80006fe:	f00f f81f 	bl	800f740 <f_lseek>
      f_read(file, pavi->pVideoBuffer, 8, (UINT *)&readSize);
 8000702:	ab01      	add	r3, sp, #4
 8000704:	2208      	movs	r2, #8
 8000706:	6b69      	ldr	r1, [r5, #52]	@ 0x34
 8000708:	4630      	mov	r0, r6
 800070a:	f00e fe5f 	bl	800f3cc <f_read>
      __AVI_GetStreamInfo(pavi, pavi->pVideoBuffer);
 800070e:	6b6a      	ldr	r2, [r5, #52]	@ 0x34
  pavi->aviInfo.StreamID = AVI_MAKEWORD(buf + 2);
 8000710:	8853      	ldrh	r3, [r2, #2]
 8000712:	ba5b      	rev16	r3, r3
 8000714:	83eb      	strh	r3, [r5, #30]
  pavi->aviInfo.StreamSize = AVI_MAKEDWORD(buf + 4);
 8000716:	6853      	ldr	r3, [r2, #4]
  if (pavi->aviInfo.StreamSize % 2)
 8000718:	07dc      	lsls	r4, r3, #31
 800071a:	461a      	mov	r2, r3
 800071c:	d4e6      	bmi.n	80006ec <AVI_GetFrame+0xd8>
  pavi->aviInfo.StreamSize = AVI_MAKEDWORD(buf + 4);
 800071e:	622a      	str	r2, [r5, #32]
 8000720:	e7e6      	b.n	80006f0 <AVI_GetFrame+0xdc>
      f_lseek(file, f_tell(file) - pavi->FrameSize - 8 - 8);
 8000722:	69b3      	ldr	r3, [r6, #24]
 8000724:	4630      	mov	r0, r6
 8000726:	6b29      	ldr	r1, [r5, #48]	@ 0x30
 8000728:	3b10      	subs	r3, #16
 800072a:	1a59      	subs	r1, r3, r1
 800072c:	f00f f808 	bl	800f740 <f_lseek>
      f_read(file, pavi->pVideoBuffer, 8, (UINT *)&readSize);
 8000730:	ab01      	add	r3, sp, #4
 8000732:	2208      	movs	r2, #8
 8000734:	6b69      	ldr	r1, [r5, #52]	@ 0x34
 8000736:	4630      	mov	r0, r6
 8000738:	f00e fe48 	bl	800f3cc <f_read>
      __AVI_GetStreamInfo(pavi, pavi->pVideoBuffer);
 800073c:	6b6a      	ldr	r2, [r5, #52]	@ 0x34
  pavi->aviInfo.StreamID = AVI_MAKEWORD(buf + 2);
 800073e:	8853      	ldrh	r3, [r2, #2]
 8000740:	ba5b      	rev16	r3, r3
 8000742:	83eb      	strh	r3, [r5, #30]
  pavi->aviInfo.StreamSize = AVI_MAKEDWORD(buf + 4);
 8000744:	6853      	ldr	r3, [r2, #4]
  if (pavi->aviInfo.StreamSize % 2)
 8000746:	07d8      	lsls	r0, r3, #31
    pavi->aviInfo.StreamSize++;
 8000748:	bf48      	it	mi
 800074a:	3301      	addmi	r3, #1
  pavi->aviInfo.StreamSize = AVI_MAKEDWORD(buf + 4);
 800074c:	622b      	str	r3, [r5, #32]
      pavi->FrameSize = pavi->aviInfo.StreamSize;
 800074e:	632b      	str	r3, [r5, #48]	@ 0x30
 8000750:	e7ce      	b.n	80006f0 <AVI_GetFrame+0xdc>
    f_read(file, pavi->pAudioBuffer, pavi->FrameSize + 8, (UINT *)&readSize);
 8000752:	6b2a      	ldr	r2, [r5, #48]	@ 0x30
 8000754:	ab01      	add	r3, sp, #4
 8000756:	6be9      	ldr	r1, [r5, #60]	@ 0x3c
 8000758:	4630      	mov	r0, r6
 800075a:	3208      	adds	r2, #8
 800075c:	f00e fe36 	bl	800f3cc <f_read>
    __AVI_GetStreamInfo(pavi, pavi->pAudioBuffer + pavi->aviInfo.StreamSize);
 8000760:	6a2a      	ldr	r2, [r5, #32]
 8000762:	6beb      	ldr	r3, [r5, #60]	@ 0x3c
    return AVI_AUDIO_FRAME;
 8000764:	2002      	movs	r0, #2
    __AVI_GetStreamInfo(pavi, pavi->pAudioBuffer + pavi->aviInfo.StreamSize);
 8000766:	4413      	add	r3, r2
  pavi->aviInfo.StreamID = AVI_MAKEWORD(buf + 2);
 8000768:	885a      	ldrh	r2, [r3, #2]
 800076a:	ba52      	rev16	r2, r2
 800076c:	83ea      	strh	r2, [r5, #30]
  pavi->aviInfo.StreamSize = AVI_MAKEDWORD(buf + 4);
 800076e:	685b      	ldr	r3, [r3, #4]
  if (pavi->aviInfo.StreamSize % 2)
 8000770:	07da      	lsls	r2, r3, #31
    pavi->aviInfo.StreamSize++;
 8000772:	bf48      	it	mi
 8000774:	3301      	addmi	r3, #1
 8000776:	622b      	str	r3, [r5, #32]
 8000778:	e760      	b.n	800063c <AVI_GetFrame+0x28>
 800077a:	bf00      	nop

0800077c <i2c_register_get>:
 * @param reg_addr
 * @param reg_data
 * @return int
 */
static int i2c_register_get(fxls8974_i2c_sensorhandle_t *pSensorHandle, uint8_t reg_addr, uint8_t *reg_data)
{
 800077c:	b5f0      	push	{r4, r5, r6, r7, lr}
    uint8_t status;
    uint32_t count_iter = 0;

    i2c_repeated_start = 1;
 800077e:	2301      	movs	r3, #1
{
 8000780:	b085      	sub	sp, #20
    status = pSensorHandle->pI2C_data_Tx(pSensorHandle->pI2C_instance, pSensorHandle->slaveAddress, &reg_addr, 1, I2C_FIRST_FRAME);
 8000782:	2600      	movs	r6, #0
{
 8000784:	4605      	mov	r5, r0
    i2c_repeated_start = 1;
 8000786:	4c15      	ldr	r4, [pc, #84]	@ (80007dc <i2c_register_get+0x60>)
    status = pSensorHandle->pI2C_data_Tx(pSensorHandle->pI2C_instance, pSensorHandle->slaveAddress, &reg_addr, 1, I2C_FIRST_FRAME);
 8000788:	9600      	str	r6, [sp, #0]
{
 800078a:	4616      	mov	r6, r2
 800078c:	f88d 100f 	strb.w	r1, [sp, #15]
    status = pSensorHandle->pI2C_data_Tx(pSensorHandle->pI2C_instance, pSensorHandle->slaveAddress, &reg_addr, 1, I2C_FIRST_FRAME);
 8000790:	f10d 020f 	add.w	r2, sp, #15
 8000794:	8881      	ldrh	r1, [r0, #4]
 8000796:	68af      	ldr	r7, [r5, #8]
 8000798:	6800      	ldr	r0, [r0, #0]
    i2c_repeated_start = 1;
 800079a:	7023      	strb	r3, [r4, #0]
    status = pSensorHandle->pI2C_data_Tx(pSensorHandle->pI2C_instance, pSensorHandle->slaveAddress, &reg_addr, 1, I2C_FIRST_FRAME);
 800079c:	47b8      	blx	r7
    if (HAL_OK != status)
 800079e:	b988      	cbnz	r0, 80007c4 <i2c_register_get+0x48>
 80007a0:	4b0f      	ldr	r3, [pc, #60]	@ (80007e0 <i2c_register_get+0x64>)
 80007a2:	e001      	b.n	80007a8 <i2c_register_get+0x2c>

    while (i2c_repeated_start)
    {

        count_iter++;
        if (count_iter > MAX_ITERATIONS_NUM)
 80007a4:	3b01      	subs	r3, #1
 80007a6:	d00d      	beq.n	80007c4 <i2c_register_get+0x48>
    while (i2c_repeated_start)
 80007a8:	7821      	ldrb	r1, [r4, #0]
 80007aa:	2900      	cmp	r1, #0
 80007ac:	d1fa      	bne.n	80007a4 <i2c_register_get+0x28>
            return 0;
    }

    status = pSensorHandle->pI2C_data_Rx(pSensorHandle->pI2C_instance, pSensorHandle->slaveAddress, reg_data, 1, I2C_LAST_FRAME);
 80007ae:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80007b2:	68ec      	ldr	r4, [r5, #12]
 80007b4:	2301      	movs	r3, #1
 80007b6:	4632      	mov	r2, r6
 80007b8:	9100      	str	r1, [sp, #0]
 80007ba:	88a9      	ldrh	r1, [r5, #4]
 80007bc:	6828      	ldr	r0, [r5, #0]
 80007be:	47a0      	blx	r4
    if (HAL_OK != status)
 80007c0:	4603      	mov	r3, r0
 80007c2:	b110      	cbz	r0, 80007ca <i2c_register_get+0x4e>
        return 0;
 80007c4:	2000      	movs	r0, #0
    i2c_rx_cplt = 0;

    HAL_Delay(100);

    return 1;
}
 80007c6:	b005      	add	sp, #20
 80007c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    i2c_rx_cplt = 0;
 80007ca:	4a06      	ldr	r2, [pc, #24]	@ (80007e4 <i2c_register_get+0x68>)
    HAL_Delay(100);
 80007cc:	2064      	movs	r0, #100	@ 0x64
    i2c_rx_cplt = 0;
 80007ce:	7013      	strb	r3, [r2, #0]
    HAL_Delay(100);
 80007d0:	f002 fe90 	bl	80034f4 <HAL_Delay>
 80007d4:	2001      	movs	r0, #1
}
 80007d6:	b005      	add	sp, #20
 80007d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80007da:	bf00      	nop
 80007dc:	2400008c 	.word	0x2400008c
 80007e0:	000f4241 	.word	0x000f4241
 80007e4:	2400008d 	.word	0x2400008d

080007e8 <i2c_register_set.constprop.0>:
static int i2c_register_set(fxls8974_i2c_sensorhandle_t *pSensorHandle, uint8_t reg_addr, uint8_t val, uint8_t mask, uint8_t shift)
 80007e8:	b530      	push	{r4, r5, lr}
    reg_data = (REG_SET(val, shift) & mask);
 80007ea:	401a      	ands	r2, r3
static int i2c_register_set(fxls8974_i2c_sensorhandle_t *pSensorHandle, uint8_t reg_addr, uint8_t val, uint8_t mask, uint8_t shift)
 80007ec:	b085      	sub	sp, #20
    status = pSensorHandle->pI2C_data_Tx(pSensorHandle->pI2C_instance, pSensorHandle->slaveAddress, data_buff, 2, I2C_LAST_FRAME);
 80007ee:	f04f 7500 	mov.w	r5, #33554432	@ 0x2000000
 80007f2:	6884      	ldr	r4, [r0, #8]
    data_buff[0] = reg_addr;
 80007f4:	f88d 100c 	strb.w	r1, [sp, #12]
    status = pSensorHandle->pI2C_data_Tx(pSensorHandle->pI2C_instance, pSensorHandle->slaveAddress, data_buff, 2, I2C_LAST_FRAME);
 80007f8:	2302      	movs	r3, #2
 80007fa:	9500      	str	r5, [sp, #0]
    data_buff[1] = reg_data;
 80007fc:	f88d 200d 	strb.w	r2, [sp, #13]
    status = pSensorHandle->pI2C_data_Tx(pSensorHandle->pI2C_instance, pSensorHandle->slaveAddress, data_buff, 2, I2C_LAST_FRAME);
 8000800:	aa03      	add	r2, sp, #12
 8000802:	8881      	ldrh	r1, [r0, #4]
 8000804:	6800      	ldr	r0, [r0, #0]
 8000806:	47a0      	blx	r4
    if (HAL_OK != status)
 8000808:	b110      	cbz	r0, 8000810 <i2c_register_set.constprop.0+0x28>
        return 0;
 800080a:	2000      	movs	r0, #0
}
 800080c:	b005      	add	sp, #20
 800080e:	bd30      	pop	{r4, r5, pc}
 8000810:	4603      	mov	r3, r0
    i2c_tx_cplt = 0;
 8000812:	4a04      	ldr	r2, [pc, #16]	@ (8000824 <i2c_register_set.constprop.0+0x3c>)
    HAL_Delay(100);
 8000814:	2064      	movs	r0, #100	@ 0x64
    i2c_tx_cplt = 0;
 8000816:	7013      	strb	r3, [r2, #0]
    HAL_Delay(100);
 8000818:	f002 fe6c 	bl	80034f4 <HAL_Delay>
 800081c:	2001      	movs	r0, #1
}
 800081e:	b005      	add	sp, #20
 8000820:	bd30      	pop	{r4, r5, pc}
 8000822:	bf00      	nop
 8000824:	2400008e 	.word	0x2400008e

08000828 <FXLS8974_I2C_Init>:
{
 8000828:	b510      	push	{r4, lr}
 800082a:	f8bd c008 	ldrh.w	ip, [sp, #8]
    if ((pSensorHandle == NULL) || (instance == NULL) || (pI2C_funTx == NULL) || (pI2C_funRx == NULL))
 800082e:	b178      	cbz	r0, 8000850 <FXLS8974_I2C_Init+0x28>
 8000830:	b171      	cbz	r1, 8000850 <FXLS8974_I2C_Init+0x28>
 8000832:	b16a      	cbz	r2, 8000850 <FXLS8974_I2C_Init+0x28>
 8000834:	b163      	cbz	r3, 8000850 <FXLS8974_I2C_Init+0x28>
    pSensorHandle->pI2C_instance = instance;
 8000836:	6001      	str	r1, [r0, #0]
    status = i2c_register_get(pSensorHandle, FXLS8974_WHO_AM_I, &pSensorHandle->data_reg);
 8000838:	2113      	movs	r1, #19
    pSensorHandle->pI2C_data_Tx = pI2C_funTx;
 800083a:	6082      	str	r2, [r0, #8]
    status = i2c_register_get(pSensorHandle, FXLS8974_WHO_AM_I, &pSensorHandle->data_reg);
 800083c:	f100 0210 	add.w	r2, r0, #16
    pSensorHandle->pI2C_data_Rx = pI2C_funRx;
 8000840:	60c3      	str	r3, [r0, #12]
    pSensorHandle->slaveAddress = sAddress;
 8000842:	4604      	mov	r4, r0
 8000844:	f8a0 c004 	strh.w	ip, [r0, #4]
    status = i2c_register_get(pSensorHandle, FXLS8974_WHO_AM_I, &pSensorHandle->data_reg);
 8000848:	f7ff ff98 	bl	800077c <i2c_register_get>
    if (1 != status)
 800084c:	2801      	cmp	r0, #1
 800084e:	d001      	beq.n	8000854 <FXLS8974_I2C_Init+0x2c>
        return 0;
 8000850:	2000      	movs	r0, #0
}
 8000852:	bd10      	pop	{r4, pc}
    if (FXLS8974_WHOAMI_VALUE != whoami)
 8000854:	7c20      	ldrb	r0, [r4, #16]
 8000856:	f1a0 0086 	sub.w	r0, r0, #134	@ 0x86
 800085a:	fab0 f080 	clz	r0, r0
 800085e:	0940      	lsrs	r0, r0, #5
}
 8000860:	bd10      	pop	{r4, pc}
 8000862:	bf00      	nop

08000864 <FXLS8974_I2C_Configure>:
    if (pSensorHandle == NULL)
 8000864:	2800      	cmp	r0, #0
 8000866:	f000 80da 	beq.w	8000a1e <FXLS8974_I2C_Configure+0x1ba>
    data_buff[0] = reg_addr;
 800086a:	2315      	movs	r3, #21
{
 800086c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    status = pSensorHandle->pI2C_data_Tx(pSensorHandle->pI2C_instance, pSensorHandle->slaveAddress, data_buff, 2, I2C_LAST_FRAME);
 8000870:	f04f 7500 	mov.w	r5, #33554432	@ 0x2000000
{
 8000874:	b084      	sub	sp, #16
    status = pSensorHandle->pI2C_data_Tx(pSensorHandle->pI2C_instance, pSensorHandle->slaveAddress, data_buff, 2, I2C_LAST_FRAME);
 8000876:	6886      	ldr	r6, [r0, #8]
 8000878:	4604      	mov	r4, r0
 800087a:	9500      	str	r5, [sp, #0]
 800087c:	aa03      	add	r2, sp, #12
 800087e:	8881      	ldrh	r1, [r0, #4]
    data_buff[0] = reg_addr;
 8000880:	f8ad 300c 	strh.w	r3, [sp, #12]
    status = pSensorHandle->pI2C_data_Tx(pSensorHandle->pI2C_instance, pSensorHandle->slaveAddress, data_buff, 2, I2C_LAST_FRAME);
 8000884:	2302      	movs	r3, #2
 8000886:	6800      	ldr	r0, [r0, #0]
 8000888:	47b0      	blx	r6
    if (HAL_OK != status)
 800088a:	b118      	cbz	r0, 8000894 <FXLS8974_I2C_Configure+0x30>
        return 0;
 800088c:	2000      	movs	r0, #0
}
 800088e:	b004      	add	sp, #16
 8000890:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    i2c_tx_cplt = 0;
 8000894:	4e6e      	ldr	r6, [pc, #440]	@ (8000a50 <FXLS8974_I2C_Configure+0x1ec>)
 8000896:	7030      	strb	r0, [r6, #0]
    HAL_Delay(100);
 8000898:	2064      	movs	r0, #100	@ 0x64
 800089a:	f002 fe2b 	bl	80034f4 <HAL_Delay>
    data_buff[0] = reg_addr;
 800089e:	f245 5317 	movw	r3, #21783	@ 0x5517
    status = pSensorHandle->pI2C_data_Tx(pSensorHandle->pI2C_instance, pSensorHandle->slaveAddress, data_buff, 2, I2C_LAST_FRAME);
 80008a2:	9500      	str	r5, [sp, #0]
 80008a4:	aa03      	add	r2, sp, #12
    data_buff[0] = reg_addr;
 80008a6:	f8ad 300c 	strh.w	r3, [sp, #12]
    status = pSensorHandle->pI2C_data_Tx(pSensorHandle->pI2C_instance, pSensorHandle->slaveAddress, data_buff, 2, I2C_LAST_FRAME);
 80008aa:	2302      	movs	r3, #2
 80008ac:	88a1      	ldrh	r1, [r4, #4]
 80008ae:	6820      	ldr	r0, [r4, #0]
 80008b0:	68a7      	ldr	r7, [r4, #8]
 80008b2:	47b8      	blx	r7
    if (HAL_OK != status)
 80008b4:	2800      	cmp	r0, #0
 80008b6:	d1e9      	bne.n	800088c <FXLS8974_I2C_Configure+0x28>
    i2c_tx_cplt = 0;
 80008b8:	7030      	strb	r0, [r6, #0]
    HAL_Delay(100);
 80008ba:	2064      	movs	r0, #100	@ 0x64
 80008bc:	f002 fe1a 	bl	80034f4 <HAL_Delay>
    data_buff[0] = reg_addr;
 80008c0:	f241 032f 	movw	r3, #4143	@ 0x102f
    status = pSensorHandle->pI2C_data_Tx(pSensorHandle->pI2C_instance, pSensorHandle->slaveAddress, data_buff, 2, I2C_LAST_FRAME);
 80008c4:	9500      	str	r5, [sp, #0]
 80008c6:	aa03      	add	r2, sp, #12
    data_buff[0] = reg_addr;
 80008c8:	f8ad 300c 	strh.w	r3, [sp, #12]
    status = pSensorHandle->pI2C_data_Tx(pSensorHandle->pI2C_instance, pSensorHandle->slaveAddress, data_buff, 2, I2C_LAST_FRAME);
 80008cc:	2302      	movs	r3, #2
 80008ce:	88a1      	ldrh	r1, [r4, #4]
 80008d0:	6820      	ldr	r0, [r4, #0]
 80008d2:	68a7      	ldr	r7, [r4, #8]
 80008d4:	47b8      	blx	r7
    if (HAL_OK != status)
 80008d6:	2800      	cmp	r0, #0
 80008d8:	d1d8      	bne.n	800088c <FXLS8974_I2C_Configure+0x28>
    i2c_tx_cplt = 0;
 80008da:	7030      	strb	r0, [r6, #0]
    HAL_Delay(100);
 80008dc:	2064      	movs	r0, #100	@ 0x64
 80008de:	f002 fe09 	bl	80034f4 <HAL_Delay>
    data_buff[0] = reg_addr;
 80008e2:	f24f 0330 	movw	r3, #61488	@ 0xf030
    status = pSensorHandle->pI2C_data_Tx(pSensorHandle->pI2C_instance, pSensorHandle->slaveAddress, data_buff, 2, I2C_LAST_FRAME);
 80008e6:	9500      	str	r5, [sp, #0]
 80008e8:	aa03      	add	r2, sp, #12
    data_buff[0] = reg_addr;
 80008ea:	f8ad 300c 	strh.w	r3, [sp, #12]
    status = pSensorHandle->pI2C_data_Tx(pSensorHandle->pI2C_instance, pSensorHandle->slaveAddress, data_buff, 2, I2C_LAST_FRAME);
 80008ee:	2302      	movs	r3, #2
 80008f0:	68a7      	ldr	r7, [r4, #8]
 80008f2:	88a1      	ldrh	r1, [r4, #4]
 80008f4:	6820      	ldr	r0, [r4, #0]
 80008f6:	47b8      	blx	r7
    if (HAL_OK != status)
 80008f8:	2800      	cmp	r0, #0
 80008fa:	d1c7      	bne.n	800088c <FXLS8974_I2C_Configure+0x28>
    i2c_tx_cplt = 0;
 80008fc:	7030      	strb	r0, [r6, #0]
    HAL_Delay(100);
 80008fe:	2064      	movs	r0, #100	@ 0x64
 8000900:	f002 fdf8 	bl	80034f4 <HAL_Delay>
    data_buff[0] = reg_addr;
 8000904:	f240 6331 	movw	r3, #1585	@ 0x631
    status = pSensorHandle->pI2C_data_Tx(pSensorHandle->pI2C_instance, pSensorHandle->slaveAddress, data_buff, 2, I2C_LAST_FRAME);
 8000908:	9500      	str	r5, [sp, #0]
 800090a:	aa03      	add	r2, sp, #12
 800090c:	68a7      	ldr	r7, [r4, #8]
    data_buff[0] = reg_addr;
 800090e:	f8ad 300c 	strh.w	r3, [sp, #12]
    status = pSensorHandle->pI2C_data_Tx(pSensorHandle->pI2C_instance, pSensorHandle->slaveAddress, data_buff, 2, I2C_LAST_FRAME);
 8000912:	2302      	movs	r3, #2
 8000914:	88a1      	ldrh	r1, [r4, #4]
 8000916:	6820      	ldr	r0, [r4, #0]
 8000918:	47b8      	blx	r7
    if (HAL_OK != status)
 800091a:	4607      	mov	r7, r0
 800091c:	2800      	cmp	r0, #0
 800091e:	d1b5      	bne.n	800088c <FXLS8974_I2C_Configure+0x28>
    i2c_tx_cplt = 0;
 8000920:	7030      	strb	r0, [r6, #0]
    HAL_Delay(100);
 8000922:	2064      	movs	r0, #100	@ 0x64
 8000924:	f002 fde6 	bl	80034f4 <HAL_Delay>
    data_buff[0] = reg_addr;
 8000928:	2333      	movs	r3, #51	@ 0x33
    status = pSensorHandle->pI2C_data_Tx(pSensorHandle->pI2C_instance, pSensorHandle->slaveAddress, data_buff, 2, I2C_LAST_FRAME);
 800092a:	9500      	str	r5, [sp, #0]
 800092c:	aa03      	add	r2, sp, #12
    data_buff[0] = reg_addr;
 800092e:	f8ad 300c 	strh.w	r3, [sp, #12]
    status = pSensorHandle->pI2C_data_Tx(pSensorHandle->pI2C_instance, pSensorHandle->slaveAddress, data_buff, 2, I2C_LAST_FRAME);
 8000932:	2302      	movs	r3, #2
 8000934:	68a5      	ldr	r5, [r4, #8]
 8000936:	88a1      	ldrh	r1, [r4, #4]
 8000938:	6820      	ldr	r0, [r4, #0]
 800093a:	47a8      	blx	r5
    if (HAL_OK != status)
 800093c:	4603      	mov	r3, r0
 800093e:	b920      	cbnz	r0, 800094a <FXLS8974_I2C_Configure+0xe6>
    HAL_Delay(100);
 8000940:	2701      	movs	r7, #1
 8000942:	2064      	movs	r0, #100	@ 0x64
    i2c_tx_cplt = 0;
 8000944:	7033      	strb	r3, [r6, #0]
    HAL_Delay(100);
 8000946:	f002 fdd5 	bl	80034f4 <HAL_Delay>
    data_buff[0] = reg_addr;
 800094a:	f44f 734d 	mov.w	r3, #820	@ 0x334
    status = pSensorHandle->pI2C_data_Tx(pSensorHandle->pI2C_instance, pSensorHandle->slaveAddress, data_buff, 2, I2C_LAST_FRAME);
 800094e:	aa03      	add	r2, sp, #12
    data_buff[0] = reg_addr;
 8000950:	f8ad 300c 	strh.w	r3, [sp, #12]
    status = pSensorHandle->pI2C_data_Tx(pSensorHandle->pI2C_instance, pSensorHandle->slaveAddress, data_buff, 2, I2C_LAST_FRAME);
 8000954:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8000958:	9300      	str	r3, [sp, #0]
 800095a:	2302      	movs	r3, #2
 800095c:	68a5      	ldr	r5, [r4, #8]
 800095e:	88a1      	ldrh	r1, [r4, #4]
 8000960:	6820      	ldr	r0, [r4, #0]
 8000962:	47a8      	blx	r5
    if (HAL_OK != status)
 8000964:	2800      	cmp	r0, #0
 8000966:	d171      	bne.n	8000a4c <FXLS8974_I2C_Configure+0x1e8>
    i2c_tx_cplt = 0;
 8000968:	7030      	strb	r0, [r6, #0]
    HAL_Delay(100);
 800096a:	2064      	movs	r0, #100	@ 0x64
 800096c:	f002 fdc2 	bl	80034f4 <HAL_Delay>
    data_buff[0] = reg_addr;
 8000970:	2335      	movs	r3, #53	@ 0x35
    status = pSensorHandle->pI2C_data_Tx(pSensorHandle->pI2C_instance, pSensorHandle->slaveAddress, data_buff, 2, I2C_LAST_FRAME);
 8000972:	f04f 7800 	mov.w	r8, #33554432	@ 0x2000000
 8000976:	aa03      	add	r2, sp, #12
 8000978:	f8cd 8000 	str.w	r8, [sp]
    data_buff[0] = reg_addr;
 800097c:	f8ad 300c 	strh.w	r3, [sp, #12]
    status = pSensorHandle->pI2C_data_Tx(pSensorHandle->pI2C_instance, pSensorHandle->slaveAddress, data_buff, 2, I2C_LAST_FRAME);
 8000980:	2302      	movs	r3, #2
 8000982:	88a1      	ldrh	r1, [r4, #4]
 8000984:	6820      	ldr	r0, [r4, #0]
 8000986:	68a5      	ldr	r5, [r4, #8]
 8000988:	47a8      	blx	r5
    if (HAL_OK != status)
 800098a:	2800      	cmp	r0, #0
 800098c:	d149      	bne.n	8000a22 <FXLS8974_I2C_Configure+0x1be>
    i2c_tx_cplt = 0;
 800098e:	7030      	strb	r0, [r6, #0]
    HAL_Delay(100);
 8000990:	2064      	movs	r0, #100	@ 0x64
 8000992:	f002 fdaf 	bl	80034f4 <HAL_Delay>
    data_buff[0] = reg_addr;
 8000996:	f240 5336 	movw	r3, #1334	@ 0x536
    status = pSensorHandle->pI2C_data_Tx(pSensorHandle->pI2C_instance, pSensorHandle->slaveAddress, data_buff, 2, I2C_LAST_FRAME);
 800099a:	f8cd 8000 	str.w	r8, [sp]
 800099e:	aa03      	add	r2, sp, #12
    data_buff[0] = reg_addr;
 80009a0:	f8ad 300c 	strh.w	r3, [sp, #12]
    status = pSensorHandle->pI2C_data_Tx(pSensorHandle->pI2C_instance, pSensorHandle->slaveAddress, data_buff, 2, I2C_LAST_FRAME);
 80009a4:	2302      	movs	r3, #2
 80009a6:	68a5      	ldr	r5, [r4, #8]
 80009a8:	88a1      	ldrh	r1, [r4, #4]
 80009aa:	6820      	ldr	r0, [r4, #0]
 80009ac:	47a8      	blx	r5
    if (HAL_OK != status)
 80009ae:	4603      	mov	r3, r0
 80009b0:	2800      	cmp	r0, #0
 80009b2:	f47f af6b 	bne.w	800088c <FXLS8974_I2C_Configure+0x28>
    HAL_Delay(100);
 80009b6:	2064      	movs	r0, #100	@ 0x64
    i2c_tx_cplt = 0;
 80009b8:	7033      	strb	r3, [r6, #0]
    HAL_Delay(100);
 80009ba:	f002 fd9b 	bl	80034f4 <HAL_Delay>
    if (1 != status)
 80009be:	2f00      	cmp	r7, #0
 80009c0:	f43f af64 	beq.w	800088c <FXLS8974_I2C_Configure+0x28>
    status = i2c_register_set(pSensorHandle, FXLS8974_SENS_CONFIG4, (FXLS8974_SENS_CONFIG4_INT_POL_ACT_HIGH), (FXLS8974_SENS_CONFIG4_INT_POL_MASK), 0);
 80009c4:	463b      	mov	r3, r7
 80009c6:	463a      	mov	r2, r7
 80009c8:	2118      	movs	r1, #24
 80009ca:	4620      	mov	r0, r4
 80009cc:	f7ff ff0c 	bl	80007e8 <i2c_register_set.constprop.0>
    if (1 != status)
 80009d0:	2801      	cmp	r0, #1
 80009d2:	f47f af5b 	bne.w	800088c <FXLS8974_I2C_Configure+0x28>
    status = i2c_register_set(pSensorHandle, FXLS8974_ASLP_COUNT_LSB, 0x3f, 0xff, 0);
 80009d6:	23ff      	movs	r3, #255	@ 0xff
 80009d8:	223f      	movs	r2, #63	@ 0x3f
 80009da:	211e      	movs	r1, #30
 80009dc:	4620      	mov	r0, r4
 80009de:	f7ff ff03 	bl	80007e8 <i2c_register_set.constprop.0>
 80009e2:	4605      	mov	r5, r0
    status &= i2c_register_set(pSensorHandle, FXLS8974_ASLP_COUNT_MSB, 0x02, 0xff, 0);
 80009e4:	23ff      	movs	r3, #255	@ 0xff
 80009e6:	2202      	movs	r2, #2
 80009e8:	211f      	movs	r1, #31
 80009ea:	4620      	mov	r0, r4
 80009ec:	f7ff fefc 	bl	80007e8 <i2c_register_set.constprop.0>
 80009f0:	4005      	ands	r5, r0
    if (1 != status)
 80009f2:	2d01      	cmp	r5, #1
 80009f4:	f47f af4a 	bne.w	800088c <FXLS8974_I2C_Configure+0x28>
    status = i2c_register_set(pSensorHandle, FXLS8974_INT_EN, FXLS8974_INT_EN_SDCD_OT_EN_EN, FXLS8974_INT_EN_SDCD_OT_EN_MASK, 0);
 80009f8:	2320      	movs	r3, #32
 80009fa:	4620      	mov	r0, r4
 80009fc:	461a      	mov	r2, r3
 80009fe:	4619      	mov	r1, r3
 8000a00:	f7ff fef2 	bl	80007e8 <i2c_register_set.constprop.0>
    if (1 != status)
 8000a04:	2801      	cmp	r0, #1
 8000a06:	f47f af41 	bne.w	800088c <FXLS8974_I2C_Configure+0x28>
    status = i2c_register_set(pSensorHandle, FXLS8974_SENS_CONFIG1, FXLS8974_SENS_CONFIG1_ACTIVE_ACTIVE, FXLS8974_SENS_CONFIG1_ACTIVE_MASK, 0);
 8000a0a:	463b      	mov	r3, r7
 8000a0c:	463a      	mov	r2, r7
 8000a0e:	2115      	movs	r1, #21
 8000a10:	4620      	mov	r0, r4
 8000a12:	f7ff fee9 	bl	80007e8 <i2c_register_set.constprop.0>
    if (1 != status)
 8000a16:	1e43      	subs	r3, r0, #1
 8000a18:	4258      	negs	r0, r3
 8000a1a:	4158      	adcs	r0, r3
 8000a1c:	e737      	b.n	800088e <FXLS8974_I2C_Configure+0x2a>
        return 0;
 8000a1e:	2000      	movs	r0, #0
}
 8000a20:	4770      	bx	lr
    data_buff[0] = reg_addr;
 8000a22:	f240 5336 	movw	r3, #1334	@ 0x536
    status = pSensorHandle->pI2C_data_Tx(pSensorHandle->pI2C_instance, pSensorHandle->slaveAddress, data_buff, 2, I2C_LAST_FRAME);
 8000a26:	f8cd 8000 	str.w	r8, [sp]
 8000a2a:	aa03      	add	r2, sp, #12
 8000a2c:	68a5      	ldr	r5, [r4, #8]
    data_buff[0] = reg_addr;
 8000a2e:	f8ad 300c 	strh.w	r3, [sp, #12]
    status = pSensorHandle->pI2C_data_Tx(pSensorHandle->pI2C_instance, pSensorHandle->slaveAddress, data_buff, 2, I2C_LAST_FRAME);
 8000a32:	2302      	movs	r3, #2
 8000a34:	88a1      	ldrh	r1, [r4, #4]
 8000a36:	6820      	ldr	r0, [r4, #0]
 8000a38:	47a8      	blx	r5
    if (HAL_OK != status)
 8000a3a:	4603      	mov	r3, r0
 8000a3c:	2800      	cmp	r0, #0
 8000a3e:	f47f af25 	bne.w	800088c <FXLS8974_I2C_Configure+0x28>
    HAL_Delay(100);
 8000a42:	2064      	movs	r0, #100	@ 0x64
    i2c_tx_cplt = 0;
 8000a44:	7033      	strb	r3, [r6, #0]
    HAL_Delay(100);
 8000a46:	f002 fd55 	bl	80034f4 <HAL_Delay>
    if (1 != status)
 8000a4a:	e71f      	b.n	800088c <FXLS8974_I2C_Configure+0x28>
 8000a4c:	2700      	movs	r7, #0
 8000a4e:	e78f      	b.n	8000970 <FXLS8974_I2C_Configure+0x10c>
 8000a50:	2400008e 	.word	0x2400008e

08000a54 <HAL_I2C_MasterTxCpltCallback>:
 *
 * @param hi2c
 */
void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
    i2c_tx_cplt = 1;
 8000a54:	4a04      	ldr	r2, [pc, #16]	@ (8000a68 <HAL_I2C_MasterTxCpltCallback+0x14>)
 8000a56:	2101      	movs	r1, #1

    if (i2c_repeated_start == 1)
 8000a58:	4b04      	ldr	r3, [pc, #16]	@ (8000a6c <HAL_I2C_MasterTxCpltCallback+0x18>)
    i2c_tx_cplt = 1;
 8000a5a:	7011      	strb	r1, [r2, #0]
    if (i2c_repeated_start == 1)
 8000a5c:	781a      	ldrb	r2, [r3, #0]
 8000a5e:	428a      	cmp	r2, r1
 8000a60:	d101      	bne.n	8000a66 <HAL_I2C_MasterTxCpltCallback+0x12>
        i2c_repeated_start = 0;
 8000a62:	2200      	movs	r2, #0
 8000a64:	701a      	strb	r2, [r3, #0]
}
 8000a66:	4770      	bx	lr
 8000a68:	2400008e 	.word	0x2400008e
 8000a6c:	2400008c 	.word	0x2400008c

08000a70 <HAL_I2C_MasterRxCpltCallback>:
 *
 * @param hi2c
 */
void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
    i2c_rx_cplt = 1;
 8000a70:	4b01      	ldr	r3, [pc, #4]	@ (8000a78 <HAL_I2C_MasterRxCpltCallback+0x8>)
 8000a72:	2201      	movs	r2, #1
 8000a74:	701a      	strb	r2, [r3, #0]
}
 8000a76:	4770      	bx	lr
 8000a78:	2400008d 	.word	0x2400008d

08000a7c <GC9A01_write_data.constprop.0.isra.0>:
 *
 * @param data
 * @param len
 * @return int
 */
int GC9A01_write_data(uint8_t *data, size_t len)
 8000a7c:	b570      	push	{r4, r5, r6, lr}
    while (spi_dma_not_ready)
 8000a7e:	4b1e      	ldr	r3, [pc, #120]	@ (8000af8 <GC9A01_write_data.constprop.0.isra.0+0x7c>)
int GC9A01_write_data(uint8_t *data, size_t len)
 8000a80:	4605      	mov	r5, r0
 8000a82:	4c1e      	ldr	r4, [pc, #120]	@ (8000afc <GC9A01_write_data.constprop.0.isra.0+0x80>)
    while (spi_dma_not_ready)
 8000a84:	e001      	b.n	8000a8a <GC9A01_write_data.constprop.0.isra.0+0xe>
        if (count_iter >= MAX_ITERATIONS_NUM)
 8000a86:	3b01      	subs	r3, #1
 8000a88:	d002      	beq.n	8000a90 <GC9A01_write_data.constprop.0.isra.0+0x14>
    while (spi_dma_not_ready)
 8000a8a:	7822      	ldrb	r2, [r4, #0]
 8000a8c:	2a00      	cmp	r2, #0
 8000a8e:	d1fa      	bne.n	8000a86 <GC9A01_write_data.constprop.0.isra.0+0xa>
        HAL_GPIO_WritePin(GC9A01_DC_GPIO_Port, GC9A01_DC_Pin, SET);
 8000a90:	2201      	movs	r2, #1
 8000a92:	2102      	movs	r1, #2
 8000a94:	481a      	ldr	r0, [pc, #104]	@ (8000b00 <GC9A01_write_data.constprop.0.isra.0+0x84>)
 8000a96:	f005 fd39 	bl	800650c <HAL_GPIO_WritePin>
}
 8000a9a:	4b17      	ldr	r3, [pc, #92]	@ (8000af8 <GC9A01_write_data.constprop.0.isra.0+0x7c>)
 8000a9c:	e001      	b.n	8000aa2 <GC9A01_write_data.constprop.0.isra.0+0x26>
        if (count_iter >= MAX_ITERATIONS_NUM)
 8000a9e:	3b01      	subs	r3, #1
 8000aa0:	d002      	beq.n	8000aa8 <GC9A01_write_data.constprop.0.isra.0+0x2c>
    while (spi_dma_not_ready)
 8000aa2:	7822      	ldrb	r2, [r4, #0]
 8000aa4:	2a00      	cmp	r2, #0
 8000aa6:	d1fa      	bne.n	8000a9e <GC9A01_write_data.constprop.0.isra.0+0x22>
        HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, RESET);
 8000aa8:	4e16      	ldr	r6, [pc, #88]	@ (8000b04 <GC9A01_write_data.constprop.0.isra.0+0x88>)
 8000aaa:	2101      	movs	r1, #1
 8000aac:	2200      	movs	r2, #0
 8000aae:	4814      	ldr	r0, [pc, #80]	@ (8000b00 <GC9A01_write_data.constprop.0.isra.0+0x84>)
 8000ab0:	f005 fd2c 	bl	800650c <HAL_GPIO_WritePin>
    while (spi_dma_not_ready && !join)
    {

        count_iter++;

        if (count_iter >= MAX_ITERATIONS_NUM)
 8000ab4:	4914      	ldr	r1, [pc, #80]	@ (8000b08 <GC9A01_write_data.constprop.0.isra.0+0x8c>)
 8000ab6:	6833      	ldr	r3, [r6, #0]
 8000ab8:	e001      	b.n	8000abe <GC9A01_write_data.constprop.0.isra.0+0x42>
 8000aba:	428b      	cmp	r3, r1
 8000abc:	d81a      	bhi.n	8000af4 <GC9A01_write_data.constprop.0.isra.0+0x78>
    while (spi_dma_not_ready && !join)
 8000abe:	7822      	ldrb	r2, [r4, #0]
        count_iter++;
 8000ac0:	3301      	adds	r3, #1
    while (spi_dma_not_ready && !join)
 8000ac2:	f002 00ff 	and.w	r0, r2, #255	@ 0xff
 8000ac6:	2a00      	cmp	r2, #0
 8000ac8:	d1f7      	bne.n	8000aba <GC9A01_write_data.constprop.0.isra.0+0x3e>
            return -1;
    }

    count_iter = 0;

    spi_dma_not_ready = 1;
 8000aca:	2201      	movs	r2, #1
    count_iter = 0;
 8000acc:	6030      	str	r0, [r6, #0]
    ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8000ace:	4629      	mov	r1, r5
 8000ad0:	480e      	ldr	r0, [pc, #56]	@ (8000b0c <GC9A01_write_data.constprop.0.isra.0+0x90>)
    spi_dma_not_ready = 1;
 8000ad2:	7022      	strb	r2, [r4, #0]
    ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8000ad4:	f00b fc16 	bl	800c304 <HAL_SPI_Transmit_DMA>
}
 8000ad8:	4b07      	ldr	r3, [pc, #28]	@ (8000af8 <GC9A01_write_data.constprop.0.isra.0+0x7c>)
 8000ada:	e001      	b.n	8000ae0 <GC9A01_write_data.constprop.0.isra.0+0x64>
        if (count_iter >= MAX_ITERATIONS_NUM)
 8000adc:	3b01      	subs	r3, #1
 8000ade:	d002      	beq.n	8000ae6 <GC9A01_write_data.constprop.0.isra.0+0x6a>
    while (spi_dma_not_ready)
 8000ae0:	7822      	ldrb	r2, [r4, #0]
 8000ae2:	2a00      	cmp	r2, #0
 8000ae4:	d1fa      	bne.n	8000adc <GC9A01_write_data.constprop.0.isra.0+0x60>
        HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, SET);
 8000ae6:	2201      	movs	r2, #1
 8000ae8:	4805      	ldr	r0, [pc, #20]	@ (8000b00 <GC9A01_write_data.constprop.0.isra.0+0x84>)
 8000aea:	4611      	mov	r1, r2
}
 8000aec:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, SET);
 8000af0:	f005 bd0c 	b.w	800650c <HAL_GPIO_WritePin>
 8000af4:	6033      	str	r3, [r6, #0]
 8000af6:	e7ef      	b.n	8000ad8 <GC9A01_write_data.constprop.0.isra.0+0x5c>
 8000af8:	000f4240 	.word	0x000f4240
 8000afc:	24000094 	.word	0x24000094
 8000b00:	58020400 	.word	0x58020400
 8000b04:	24000090 	.word	0x24000090
 8000b08:	000f423f 	.word	0x000f423f
 8000b0c:	240002f0 	.word	0x240002f0

08000b10 <GC9A01_set_data_command>:
{
 8000b10:	b410      	push	{r4}
    while (spi_dma_not_ready)
 8000b12:	4b08      	ldr	r3, [pc, #32]	@ (8000b34 <GC9A01_set_data_command+0x24>)
{
 8000b14:	4602      	mov	r2, r0
 8000b16:	4c08      	ldr	r4, [pc, #32]	@ (8000b38 <GC9A01_set_data_command+0x28>)
    while (spi_dma_not_ready)
 8000b18:	e001      	b.n	8000b1e <GC9A01_set_data_command+0xe>
        if (count_iter >= MAX_ITERATIONS_NUM)
 8000b1a:	3b01      	subs	r3, #1
 8000b1c:	d002      	beq.n	8000b24 <GC9A01_set_data_command+0x14>
    while (spi_dma_not_ready)
 8000b1e:	7821      	ldrb	r1, [r4, #0]
 8000b20:	2900      	cmp	r1, #0
 8000b22:	d1fa      	bne.n	8000b1a <GC9A01_set_data_command+0xa>
    if (val == 0)
 8000b24:	b102      	cbz	r2, 8000b28 <GC9A01_set_data_command+0x18>
        HAL_GPIO_WritePin(GC9A01_DC_GPIO_Port, GC9A01_DC_Pin, SET);
 8000b26:	2201      	movs	r2, #1
 8000b28:	2102      	movs	r1, #2
 8000b2a:	4804      	ldr	r0, [pc, #16]	@ (8000b3c <GC9A01_set_data_command+0x2c>)
}
 8000b2c:	f85d 4b04 	ldr.w	r4, [sp], #4
        HAL_GPIO_WritePin(GC9A01_DC_GPIO_Port, GC9A01_DC_Pin, SET);
 8000b30:	f005 bcec 	b.w	800650c <HAL_GPIO_WritePin>
 8000b34:	000f4240 	.word	0x000f4240
 8000b38:	24000094 	.word	0x24000094
 8000b3c:	58020400 	.word	0x58020400

08000b40 <GC9A01_set_chip_select>:
{
 8000b40:	b410      	push	{r4}
    while (spi_dma_not_ready)
 8000b42:	4b0b      	ldr	r3, [pc, #44]	@ (8000b70 <GC9A01_set_chip_select+0x30>)
{
 8000b44:	4602      	mov	r2, r0
 8000b46:	4c0b      	ldr	r4, [pc, #44]	@ (8000b74 <GC9A01_set_chip_select+0x34>)
    while (spi_dma_not_ready)
 8000b48:	e001      	b.n	8000b4e <GC9A01_set_chip_select+0xe>
        if (count_iter >= MAX_ITERATIONS_NUM)
 8000b4a:	3b01      	subs	r3, #1
 8000b4c:	d002      	beq.n	8000b54 <GC9A01_set_chip_select+0x14>
    while (spi_dma_not_ready)
 8000b4e:	7821      	ldrb	r1, [r4, #0]
 8000b50:	2900      	cmp	r1, #0
 8000b52:	d1fa      	bne.n	8000b4a <GC9A01_set_chip_select+0xa>
    if (val == 0)
 8000b54:	b92a      	cbnz	r2, 8000b62 <GC9A01_set_chip_select+0x22>
        HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, RESET);
 8000b56:	2101      	movs	r1, #1
 8000b58:	4807      	ldr	r0, [pc, #28]	@ (8000b78 <GC9A01_set_chip_select+0x38>)
}
 8000b5a:	f85d 4b04 	ldr.w	r4, [sp], #4
        HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, RESET);
 8000b5e:	f005 bcd5 	b.w	800650c <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, SET);
 8000b62:	2201      	movs	r2, #1
 8000b64:	4804      	ldr	r0, [pc, #16]	@ (8000b78 <GC9A01_set_chip_select+0x38>)
}
 8000b66:	f85d 4b04 	ldr.w	r4, [sp], #4
        HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, SET);
 8000b6a:	4611      	mov	r1, r2
 8000b6c:	f005 bcce 	b.w	800650c <HAL_GPIO_WritePin>
 8000b70:	000f4240 	.word	0x000f4240
 8000b74:	24000094 	.word	0x24000094
 8000b78:	58020400 	.word	0x58020400

08000b7c <GC9A01_write_command>:
{
 8000b7c:	b570      	push	{r4, r5, r6, lr}
 8000b7e:	b082      	sub	sp, #8
 8000b80:	4b21      	ldr	r3, [pc, #132]	@ (8000c08 <GC9A01_write_command+0x8c>)
 8000b82:	4c22      	ldr	r4, [pc, #136]	@ (8000c0c <GC9A01_write_command+0x90>)
 8000b84:	f88d 0007 	strb.w	r0, [sp, #7]
 8000b88:	e001      	b.n	8000b8e <GC9A01_write_command+0x12>
        if (count_iter >= MAX_ITERATIONS_NUM)
 8000b8a:	3b01      	subs	r3, #1
 8000b8c:	d002      	beq.n	8000b94 <GC9A01_write_command+0x18>
    while (spi_dma_not_ready)
 8000b8e:	7822      	ldrb	r2, [r4, #0]
 8000b90:	2a00      	cmp	r2, #0
 8000b92:	d1fa      	bne.n	8000b8a <GC9A01_write_command+0xe>
        HAL_GPIO_WritePin(GC9A01_DC_GPIO_Port, GC9A01_DC_Pin, RESET);
 8000b94:	2200      	movs	r2, #0
 8000b96:	2102      	movs	r1, #2
 8000b98:	481d      	ldr	r0, [pc, #116]	@ (8000c10 <GC9A01_write_command+0x94>)
 8000b9a:	f005 fcb7 	bl	800650c <HAL_GPIO_WritePin>
}
 8000b9e:	4b1a      	ldr	r3, [pc, #104]	@ (8000c08 <GC9A01_write_command+0x8c>)
 8000ba0:	e001      	b.n	8000ba6 <GC9A01_write_command+0x2a>
        if (count_iter >= MAX_ITERATIONS_NUM)
 8000ba2:	3b01      	subs	r3, #1
 8000ba4:	d002      	beq.n	8000bac <GC9A01_write_command+0x30>
    while (spi_dma_not_ready)
 8000ba6:	7822      	ldrb	r2, [r4, #0]
 8000ba8:	2a00      	cmp	r2, #0
 8000baa:	d1fa      	bne.n	8000ba2 <GC9A01_write_command+0x26>
        HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, RESET);
 8000bac:	4e19      	ldr	r6, [pc, #100]	@ (8000c14 <GC9A01_write_command+0x98>)
 8000bae:	2200      	movs	r2, #0
 8000bb0:	4817      	ldr	r0, [pc, #92]	@ (8000c10 <GC9A01_write_command+0x94>)
 8000bb2:	2101      	movs	r1, #1
 8000bb4:	f005 fcaa 	bl	800650c <HAL_GPIO_WritePin>
        if (count_iter >= MAX_ITERATIONS_NUM)
 8000bb8:	4817      	ldr	r0, [pc, #92]	@ (8000c18 <GC9A01_write_command+0x9c>)
 8000bba:	6833      	ldr	r3, [r6, #0]
}
 8000bbc:	e001      	b.n	8000bc2 <GC9A01_write_command+0x46>
        if (count_iter >= MAX_ITERATIONS_NUM)
 8000bbe:	4283      	cmp	r3, r0
 8000bc0:	d81e      	bhi.n	8000c00 <GC9A01_write_command+0x84>
    while (spi_dma_not_ready && !join)
 8000bc2:	7822      	ldrb	r2, [r4, #0]
        count_iter++;
 8000bc4:	3301      	adds	r3, #1
    while (spi_dma_not_ready && !join)
 8000bc6:	f002 01ff 	and.w	r1, r2, #255	@ 0xff
 8000bca:	2a00      	cmp	r2, #0
 8000bcc:	d1f7      	bne.n	8000bbe <GC9A01_write_command+0x42>
    spi_dma_not_ready = 1;
 8000bce:	2501      	movs	r5, #1
    count_iter = 0;
 8000bd0:	6031      	str	r1, [r6, #0]
    ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8000bd2:	4812      	ldr	r0, [pc, #72]	@ (8000c1c <GC9A01_write_command+0xa0>)
 8000bd4:	f10d 0107 	add.w	r1, sp, #7
 8000bd8:	462a      	mov	r2, r5
    spi_dma_not_ready = 1;
 8000bda:	7025      	strb	r5, [r4, #0]
    ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8000bdc:	f00b fb92 	bl	800c304 <HAL_SPI_Transmit_DMA>

#else
    ret = HAL_SPI_Transmit(&hspi1, data, size, HAL_MAX_DELAY);
#endif

    if (ret != HAL_OK)
 8000be0:	b978      	cbnz	r0, 8000c02 <GC9A01_write_command+0x86>
        return -1;

    return 1;
 8000be2:	4b09      	ldr	r3, [pc, #36]	@ (8000c08 <GC9A01_write_command+0x8c>)
 8000be4:	e001      	b.n	8000bea <GC9A01_write_command+0x6e>
        if (count_iter >= MAX_ITERATIONS_NUM)
 8000be6:	3b01      	subs	r3, #1
 8000be8:	d002      	beq.n	8000bf0 <GC9A01_write_command+0x74>
    while (spi_dma_not_ready)
 8000bea:	7821      	ldrb	r1, [r4, #0]
 8000bec:	2900      	cmp	r1, #0
 8000bee:	d1fa      	bne.n	8000be6 <GC9A01_write_command+0x6a>
        HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, SET);
 8000bf0:	2201      	movs	r2, #1
 8000bf2:	4807      	ldr	r0, [pc, #28]	@ (8000c10 <GC9A01_write_command+0x94>)
 8000bf4:	4611      	mov	r1, r2
 8000bf6:	f005 fc89 	bl	800650c <HAL_GPIO_WritePin>
}
 8000bfa:	4628      	mov	r0, r5
 8000bfc:	b002      	add	sp, #8
 8000bfe:	bd70      	pop	{r4, r5, r6, pc}
 8000c00:	6033      	str	r3, [r6, #0]
            return -1;
 8000c02:	f04f 35ff 	mov.w	r5, #4294967295
 8000c06:	e7ec      	b.n	8000be2 <GC9A01_write_command+0x66>
 8000c08:	000f4240 	.word	0x000f4240
 8000c0c:	24000094 	.word	0x24000094
 8000c10:	58020400 	.word	0x58020400
 8000c14:	24000090 	.word	0x24000090
 8000c18:	000f423f 	.word	0x000f423f
 8000c1c:	240002f0 	.word	0x240002f0

08000c20 <GC9A01_write_data>:
{
 8000c20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000c22:	4b21      	ldr	r3, [pc, #132]	@ (8000ca8 <GC9A01_write_data+0x88>)
 8000c24:	4605      	mov	r5, r0
 8000c26:	4c21      	ldr	r4, [pc, #132]	@ (8000cac <GC9A01_write_data+0x8c>)
 8000c28:	460e      	mov	r6, r1
 8000c2a:	e001      	b.n	8000c30 <GC9A01_write_data+0x10>
        if (count_iter >= MAX_ITERATIONS_NUM)
 8000c2c:	3b01      	subs	r3, #1
 8000c2e:	d002      	beq.n	8000c36 <GC9A01_write_data+0x16>
    while (spi_dma_not_ready)
 8000c30:	7822      	ldrb	r2, [r4, #0]
 8000c32:	2a00      	cmp	r2, #0
 8000c34:	d1fa      	bne.n	8000c2c <GC9A01_write_data+0xc>
        HAL_GPIO_WritePin(GC9A01_DC_GPIO_Port, GC9A01_DC_Pin, SET);
 8000c36:	2201      	movs	r2, #1
 8000c38:	2102      	movs	r1, #2
 8000c3a:	481d      	ldr	r0, [pc, #116]	@ (8000cb0 <GC9A01_write_data+0x90>)
 8000c3c:	f005 fc66 	bl	800650c <HAL_GPIO_WritePin>
}
 8000c40:	4b19      	ldr	r3, [pc, #100]	@ (8000ca8 <GC9A01_write_data+0x88>)
 8000c42:	e001      	b.n	8000c48 <GC9A01_write_data+0x28>
        if (count_iter >= MAX_ITERATIONS_NUM)
 8000c44:	3b01      	subs	r3, #1
 8000c46:	d002      	beq.n	8000c4e <GC9A01_write_data+0x2e>
    while (spi_dma_not_ready)
 8000c48:	7822      	ldrb	r2, [r4, #0]
 8000c4a:	2a00      	cmp	r2, #0
 8000c4c:	d1fa      	bne.n	8000c44 <GC9A01_write_data+0x24>
        HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, RESET);
 8000c4e:	4f19      	ldr	r7, [pc, #100]	@ (8000cb4 <GC9A01_write_data+0x94>)
 8000c50:	2101      	movs	r1, #1
 8000c52:	2200      	movs	r2, #0
 8000c54:	4816      	ldr	r0, [pc, #88]	@ (8000cb0 <GC9A01_write_data+0x90>)
 8000c56:	f005 fc59 	bl	800650c <HAL_GPIO_WritePin>
int GC9A01_spi_tx(uint8_t *data, uint16_t size, uint8_t join)
 8000c5a:	683b      	ldr	r3, [r7, #0]
        if (count_iter >= MAX_ITERATIONS_NUM)
 8000c5c:	4916      	ldr	r1, [pc, #88]	@ (8000cb8 <GC9A01_write_data+0x98>)
 8000c5e:	e001      	b.n	8000c64 <GC9A01_write_data+0x44>
 8000c60:	428b      	cmp	r3, r1
 8000c62:	d81c      	bhi.n	8000c9e <GC9A01_write_data+0x7e>
    while (spi_dma_not_ready && !join)
 8000c64:	7822      	ldrb	r2, [r4, #0]
        count_iter++;
 8000c66:	3301      	adds	r3, #1
    while (spi_dma_not_ready && !join)
 8000c68:	f002 00ff 	and.w	r0, r2, #255	@ 0xff
 8000c6c:	2a00      	cmp	r2, #0
 8000c6e:	d1f7      	bne.n	8000c60 <GC9A01_write_data+0x40>
    ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8000c70:	4629      	mov	r1, r5
    spi_dma_not_ready = 1;
 8000c72:	2501      	movs	r5, #1
    count_iter = 0;
 8000c74:	6038      	str	r0, [r7, #0]
    ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8000c76:	b2b2      	uxth	r2, r6
 8000c78:	4810      	ldr	r0, [pc, #64]	@ (8000cbc <GC9A01_write_data+0x9c>)
    spi_dma_not_ready = 1;
 8000c7a:	7025      	strb	r5, [r4, #0]
    ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8000c7c:	f00b fb42 	bl	800c304 <HAL_SPI_Transmit_DMA>
    if (ret != HAL_OK)
 8000c80:	b970      	cbnz	r0, 8000ca0 <GC9A01_write_data+0x80>
    return 1;
 8000c82:	4b09      	ldr	r3, [pc, #36]	@ (8000ca8 <GC9A01_write_data+0x88>)
 8000c84:	e001      	b.n	8000c8a <GC9A01_write_data+0x6a>
        if (count_iter >= MAX_ITERATIONS_NUM)
 8000c86:	3b01      	subs	r3, #1
 8000c88:	d002      	beq.n	8000c90 <GC9A01_write_data+0x70>
    while (spi_dma_not_ready)
 8000c8a:	7822      	ldrb	r2, [r4, #0]
 8000c8c:	2a00      	cmp	r2, #0
 8000c8e:	d1fa      	bne.n	8000c86 <GC9A01_write_data+0x66>
        HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, SET);
 8000c90:	2201      	movs	r2, #1
 8000c92:	4807      	ldr	r0, [pc, #28]	@ (8000cb0 <GC9A01_write_data+0x90>)
 8000c94:	4611      	mov	r1, r2
 8000c96:	f005 fc39 	bl	800650c <HAL_GPIO_WritePin>
}
 8000c9a:	4628      	mov	r0, r5
 8000c9c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000c9e:	603b      	str	r3, [r7, #0]
            return -1;
 8000ca0:	f04f 35ff 	mov.w	r5, #4294967295
 8000ca4:	e7ed      	b.n	8000c82 <GC9A01_write_data+0x62>
 8000ca6:	bf00      	nop
 8000ca8:	000f4240 	.word	0x000f4240
 8000cac:	24000094 	.word	0x24000094
 8000cb0:	58020400 	.word	0x58020400
 8000cb4:	24000090 	.word	0x24000090
 8000cb8:	000f423f 	.word	0x000f423f
 8000cbc:	240002f0 	.word	0x240002f0

08000cc0 <GC9A01_Init>:
{
 8000cc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000cc4:	4b10      	ldr	r3, [pc, #64]	@ (8000d08 <GC9A01_Init+0x48>)
 8000cc6:	b083      	sub	sp, #12
 8000cc8:	4c10      	ldr	r4, [pc, #64]	@ (8000d0c <GC9A01_Init+0x4c>)
 8000cca:	e001      	b.n	8000cd0 <GC9A01_Init+0x10>
        if (count_iter >= MAX_ITERATIONS_NUM)
 8000ccc:	3b01      	subs	r3, #1
 8000cce:	d002      	beq.n	8000cd6 <GC9A01_Init+0x16>
    while (spi_dma_not_ready)
 8000cd0:	7822      	ldrb	r2, [r4, #0]
 8000cd2:	2a00      	cmp	r2, #0
 8000cd4:	d1fa      	bne.n	8000ccc <GC9A01_Init+0xc>
        HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, SET);
 8000cd6:	2201      	movs	r2, #1
 8000cd8:	480d      	ldr	r0, [pc, #52]	@ (8000d10 <GC9A01_Init+0x50>)
 8000cda:	4611      	mov	r1, r2
 8000cdc:	f005 fc16 	bl	800650c <HAL_GPIO_WritePin>
    HAL_Delay(5);
 8000ce0:	2005      	movs	r0, #5
 8000ce2:	f002 fc07 	bl	80034f4 <HAL_Delay>
 8000ce6:	4b08      	ldr	r3, [pc, #32]	@ (8000d08 <GC9A01_Init+0x48>)
 8000ce8:	e001      	b.n	8000cee <GC9A01_Init+0x2e>
        if (count_iter >= MAX_ITERATIONS_NUM)
 8000cea:	3b01      	subs	r3, #1
 8000cec:	d002      	beq.n	8000cf4 <GC9A01_Init+0x34>
    while (spi_dma_not_ready)
 8000cee:	7822      	ldrb	r2, [r4, #0]
 8000cf0:	2a00      	cmp	r2, #0
 8000cf2:	d1fa      	bne.n	8000cea <GC9A01_Init+0x2a>
        HAL_GPIO_WritePin(GC9A01_RST_GPIO_Port, GC9A01_RST_Pin, RESET);
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	2104      	movs	r1, #4
 8000cf8:	4805      	ldr	r0, [pc, #20]	@ (8000d10 <GC9A01_Init+0x50>)
 8000cfa:	f005 fc07 	bl	800650c <HAL_GPIO_WritePin>
    HAL_Delay(10);
 8000cfe:	200a      	movs	r0, #10
 8000d00:	f002 fbf8 	bl	80034f4 <HAL_Delay>
 8000d04:	4b00      	ldr	r3, [pc, #0]	@ (8000d08 <GC9A01_Init+0x48>)
 8000d06:	e007      	b.n	8000d18 <GC9A01_Init+0x58>
 8000d08:	000f4240 	.word	0x000f4240
 8000d0c:	24000094 	.word	0x24000094
 8000d10:	58020400 	.word	0x58020400
        if (count_iter >= MAX_ITERATIONS_NUM)
 8000d14:	3b01      	subs	r3, #1
 8000d16:	d002      	beq.n	8000d1e <GC9A01_Init+0x5e>
    while (spi_dma_not_ready)
 8000d18:	7822      	ldrb	r2, [r4, #0]
 8000d1a:	2a00      	cmp	r2, #0
 8000d1c:	d1fa      	bne.n	8000d14 <GC9A01_Init+0x54>
        HAL_GPIO_WritePin(GC9A01_RST_GPIO_Port, GC9A01_RST_Pin, SET);
 8000d1e:	2201      	movs	r2, #1
 8000d20:	2104      	movs	r1, #4
 8000d22:	48fe      	ldr	r0, [pc, #1016]	@ (800111c <GC9A01_Init+0x45c>)
 8000d24:	f04f 0414 	mov.w	r4, #20
 8000d28:	f005 fbf0 	bl	800650c <HAL_GPIO_WritePin>
    HAL_Delay(120);
 8000d2c:	2078      	movs	r0, #120	@ 0x78
 8000d2e:	f002 fbe1 	bl	80034f4 <HAL_Delay>
    GC9A01_write_command(0xEF);
 8000d32:	20ef      	movs	r0, #239	@ 0xef
 8000d34:	f7ff ff22 	bl	8000b7c <GC9A01_write_command>
    GC9A01_write_command(0xEB);
 8000d38:	20eb      	movs	r0, #235	@ 0xeb
 8000d3a:	f7ff ff1f 	bl	8000b7c <GC9A01_write_command>
 * @param val
 * @return int
 */
static inline int GC9A01_write_byte(uint8_t val)
{
    return GC9A01_write_data(&val, sizeof(val));
 8000d3e:	f10d 0007 	add.w	r0, sp, #7
 8000d42:	f88d 4007 	strb.w	r4, [sp, #7]
 8000d46:	f7ff fe99 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_command(0xFE);
 8000d4a:	20fe      	movs	r0, #254	@ 0xfe
 8000d4c:	25ff      	movs	r5, #255	@ 0xff
 8000d4e:	f7ff ff15 	bl	8000b7c <GC9A01_write_command>
    GC9A01_write_command(0xEF);
 8000d52:	20ef      	movs	r0, #239	@ 0xef
 8000d54:	f7ff ff12 	bl	8000b7c <GC9A01_write_command>
    GC9A01_write_command(0xEB);
 8000d58:	20eb      	movs	r0, #235	@ 0xeb
 8000d5a:	f7ff ff0f 	bl	8000b7c <GC9A01_write_command>
    return GC9A01_write_data(&val, sizeof(val));
 8000d5e:	f10d 0007 	add.w	r0, sp, #7
 8000d62:	f88d 4007 	strb.w	r4, [sp, #7]
 8000d66:	f7ff fe89 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_command(0x84);
 8000d6a:	2084      	movs	r0, #132	@ 0x84
 8000d6c:	f04f 0821 	mov.w	r8, #33	@ 0x21
 8000d70:	f7ff ff04 	bl	8000b7c <GC9A01_write_command>
    GC9A01_write_byte(0x40);
 8000d74:	2340      	movs	r3, #64	@ 0x40
    return GC9A01_write_data(&val, sizeof(val));
 8000d76:	f10d 0007 	add.w	r0, sp, #7
 8000d7a:	2400      	movs	r4, #0
 8000d7c:	f88d 3007 	strb.w	r3, [sp, #7]
 8000d80:	f7ff fe7c 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_command(0x85);
 8000d84:	2085      	movs	r0, #133	@ 0x85
 8000d86:	f04f 0b01 	mov.w	fp, #1
 8000d8a:	f7ff fef7 	bl	8000b7c <GC9A01_write_command>
    return GC9A01_write_data(&val, sizeof(val));
 8000d8e:	f10d 0007 	add.w	r0, sp, #7
 8000d92:	f88d 5007 	strb.w	r5, [sp, #7]
 8000d96:	f7ff fe71 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_command(0x86);
 8000d9a:	2086      	movs	r0, #134	@ 0x86
 8000d9c:	2718      	movs	r7, #24
 8000d9e:	f7ff feed 	bl	8000b7c <GC9A01_write_command>
    return GC9A01_write_data(&val, sizeof(val));
 8000da2:	f10d 0007 	add.w	r0, sp, #7
 8000da6:	f88d 5007 	strb.w	r5, [sp, #7]
 8000daa:	f7ff fe67 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_command(0x87);
 8000dae:	2087      	movs	r0, #135	@ 0x87
 8000db0:	2608      	movs	r6, #8
 8000db2:	f7ff fee3 	bl	8000b7c <GC9A01_write_command>
    return GC9A01_write_data(&val, sizeof(val));
 8000db6:	f10d 0007 	add.w	r0, sp, #7
 8000dba:	f88d 5007 	strb.w	r5, [sp, #7]
 8000dbe:	f7ff fe5d 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_command(0x88);
 8000dc2:	2088      	movs	r0, #136	@ 0x88
 8000dc4:	f04f 0910 	mov.w	r9, #16
 8000dc8:	f7ff fed8 	bl	8000b7c <GC9A01_write_command>
    GC9A01_write_byte(0x0A);
 8000dcc:	230a      	movs	r3, #10
    return GC9A01_write_data(&val, sizeof(val));
 8000dce:	f10d 0007 	add.w	r0, sp, #7
 8000dd2:	f04f 0a45 	mov.w	sl, #69	@ 0x45
 8000dd6:	f88d 3007 	strb.w	r3, [sp, #7]
 8000dda:	f7ff fe4f 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_command(0x89);
 8000dde:	2089      	movs	r0, #137	@ 0x89
 8000de0:	f7ff fecc 	bl	8000b7c <GC9A01_write_command>
    return GC9A01_write_data(&val, sizeof(val));
 8000de4:	f10d 0007 	add.w	r0, sp, #7
 8000de8:	f88d 8007 	strb.w	r8, [sp, #7]
 8000dec:	f7ff fe46 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_command(0x8A);
 8000df0:	208a      	movs	r0, #138	@ 0x8a
 8000df2:	f7ff fec3 	bl	8000b7c <GC9A01_write_command>
    return GC9A01_write_data(&val, sizeof(val));
 8000df6:	f10d 0007 	add.w	r0, sp, #7
 8000dfa:	f88d 4007 	strb.w	r4, [sp, #7]
 8000dfe:	f7ff fe3d 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_command(0x8B);
 8000e02:	208b      	movs	r0, #139	@ 0x8b
 8000e04:	f7ff feba 	bl	8000b7c <GC9A01_write_command>
    GC9A01_write_byte(0x80);
 8000e08:	f06f 037f 	mvn.w	r3, #127	@ 0x7f
    return GC9A01_write_data(&val, sizeof(val));
 8000e0c:	f10d 0007 	add.w	r0, sp, #7
 8000e10:	f88d 3007 	strb.w	r3, [sp, #7]
 8000e14:	f7ff fe32 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_command(0x8C);
 8000e18:	208c      	movs	r0, #140	@ 0x8c
 8000e1a:	f7ff feaf 	bl	8000b7c <GC9A01_write_command>
    return GC9A01_write_data(&val, sizeof(val));
 8000e1e:	f10d 0007 	add.w	r0, sp, #7
 8000e22:	f88d b007 	strb.w	fp, [sp, #7]
 8000e26:	f7ff fe29 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_command(0x8D);
 8000e2a:	208d      	movs	r0, #141	@ 0x8d
 8000e2c:	f7ff fea6 	bl	8000b7c <GC9A01_write_command>
    return GC9A01_write_data(&val, sizeof(val));
 8000e30:	f10d 0007 	add.w	r0, sp, #7
 8000e34:	f88d b007 	strb.w	fp, [sp, #7]
 8000e38:	f7ff fe20 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_command(0x8E);
 8000e3c:	208e      	movs	r0, #142	@ 0x8e
 8000e3e:	f7ff fe9d 	bl	8000b7c <GC9A01_write_command>
    return GC9A01_write_data(&val, sizeof(val));
 8000e42:	f10d 0007 	add.w	r0, sp, #7
 8000e46:	f88d 5007 	strb.w	r5, [sp, #7]
 8000e4a:	f7ff fe17 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_command(0x8F);
 8000e4e:	208f      	movs	r0, #143	@ 0x8f
 8000e50:	f7ff fe94 	bl	8000b7c <GC9A01_write_command>
    return GC9A01_write_data(&val, sizeof(val));
 8000e54:	f10d 0007 	add.w	r0, sp, #7
 8000e58:	f88d 5007 	strb.w	r5, [sp, #7]
 8000e5c:	f7ff fe0e 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_command(0xB6);
 8000e60:	20b6      	movs	r0, #182	@ 0xb6
 8000e62:	f7ff fe8b 	bl	8000b7c <GC9A01_write_command>
    return GC9A01_write_data(&val, sizeof(val));
 8000e66:	f10d 0007 	add.w	r0, sp, #7
 8000e6a:	f88d 4007 	strb.w	r4, [sp, #7]
 8000e6e:	f7ff fe05 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
 8000e72:	f10d 0007 	add.w	r0, sp, #7
 8000e76:	f88d 4007 	strb.w	r4, [sp, #7]
 8000e7a:	f7ff fdff 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_command(0x36);
 8000e7e:	2036      	movs	r0, #54	@ 0x36
 8000e80:	f7ff fe7c 	bl	8000b7c <GC9A01_write_command>
    return GC9A01_write_data(&val, sizeof(val));
 8000e84:	f10d 0007 	add.w	r0, sp, #7
 8000e88:	f88d 7007 	strb.w	r7, [sp, #7]
 8000e8c:	f7ff fdf6 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_command(COLOR_MODE);
 8000e90:	203a      	movs	r0, #58	@ 0x3a
 8000e92:	f7ff fe73 	bl	8000b7c <GC9A01_write_command>
    GC9A01_write_byte(COLOR_MODE__16_BIT);
 8000e96:	2305      	movs	r3, #5
    return GC9A01_write_data(&val, sizeof(val));
 8000e98:	f10d 0007 	add.w	r0, sp, #7
 8000e9c:	f88d 3007 	strb.w	r3, [sp, #7]
 8000ea0:	f7ff fdec 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_command(0x90);
 8000ea4:	2090      	movs	r0, #144	@ 0x90
 8000ea6:	f7ff fe69 	bl	8000b7c <GC9A01_write_command>
    return GC9A01_write_data(&val, sizeof(val));
 8000eaa:	f10d 0007 	add.w	r0, sp, #7
 8000eae:	f88d 6007 	strb.w	r6, [sp, #7]
 8000eb2:	f7ff fde3 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
 8000eb6:	f10d 0007 	add.w	r0, sp, #7
 8000eba:	f88d 6007 	strb.w	r6, [sp, #7]
 8000ebe:	f7ff fddd 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
 8000ec2:	f10d 0007 	add.w	r0, sp, #7
 8000ec6:	f88d 6007 	strb.w	r6, [sp, #7]
 8000eca:	f7ff fdd7 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
 8000ece:	f10d 0007 	add.w	r0, sp, #7
 8000ed2:	f88d 6007 	strb.w	r6, [sp, #7]
 8000ed6:	f7ff fdd1 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_command(0xBD);
 8000eda:	20bd      	movs	r0, #189	@ 0xbd
 8000edc:	f7ff fe4e 	bl	8000b7c <GC9A01_write_command>
    GC9A01_write_byte(0x06);
 8000ee0:	2306      	movs	r3, #6
    return GC9A01_write_data(&val, sizeof(val));
 8000ee2:	f10d 0007 	add.w	r0, sp, #7
 8000ee6:	f88d 3007 	strb.w	r3, [sp, #7]
 8000eea:	f7ff fdc7 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_command(0xBC);
 8000eee:	20bc      	movs	r0, #188	@ 0xbc
 8000ef0:	f7ff fe44 	bl	8000b7c <GC9A01_write_command>
    return GC9A01_write_data(&val, sizeof(val));
 8000ef4:	f10d 0007 	add.w	r0, sp, #7
 8000ef8:	f88d 4007 	strb.w	r4, [sp, #7]
 8000efc:	f7ff fdbe 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_command(0xFF);
 8000f00:	4628      	mov	r0, r5
 8000f02:	f04f 0513 	mov.w	r5, #19
 8000f06:	f7ff fe39 	bl	8000b7c <GC9A01_write_command>
    GC9A01_write_byte(0x60);
 8000f0a:	2360      	movs	r3, #96	@ 0x60
    return GC9A01_write_data(&val, sizeof(val));
 8000f0c:	f10d 0007 	add.w	r0, sp, #7
 8000f10:	f88d 3007 	strb.w	r3, [sp, #7]
 8000f14:	f7ff fdb2 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
 8000f18:	f10d 0007 	add.w	r0, sp, #7
 8000f1c:	f88d b007 	strb.w	fp, [sp, #7]
 8000f20:	f7ff fdac 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
 8000f24:	f10d 0107 	add.w	r1, sp, #7
 8000f28:	f04f 0204 	mov.w	r2, #4
 8000f2c:	4608      	mov	r0, r1
 8000f2e:	f88d 2007 	strb.w	r2, [sp, #7]
 8000f32:	f7ff fda3 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_command(0xC3);
 8000f36:	20c3      	movs	r0, #195	@ 0xc3
 8000f38:	f7ff fe20 	bl	8000b7c <GC9A01_write_command>
    return GC9A01_write_data(&val, sizeof(val));
 8000f3c:	f10d 0107 	add.w	r1, sp, #7
 8000f40:	f88d 5007 	strb.w	r5, [sp, #7]
 8000f44:	4608      	mov	r0, r1
 8000f46:	f7ff fd99 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_command(0xC4);
 8000f4a:	20c4      	movs	r0, #196	@ 0xc4
 8000f4c:	f7ff fe16 	bl	8000b7c <GC9A01_write_command>
    return GC9A01_write_data(&val, sizeof(val));
 8000f50:	f10d 0107 	add.w	r1, sp, #7
 8000f54:	f88d 5007 	strb.w	r5, [sp, #7]
 8000f58:	2570      	movs	r5, #112	@ 0x70
 8000f5a:	4608      	mov	r0, r1
 8000f5c:	f7ff fd8e 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_command(0xC9);
 8000f60:	20c9      	movs	r0, #201	@ 0xc9
 8000f62:	f7ff fe0b 	bl	8000b7c <GC9A01_write_command>
    return GC9A01_write_data(&val, sizeof(val));
 8000f66:	f10d 0107 	add.w	r1, sp, #7
 8000f6a:	2322      	movs	r3, #34	@ 0x22
 8000f6c:	4608      	mov	r0, r1
 8000f6e:	f88d 3007 	strb.w	r3, [sp, #7]
 8000f72:	f7ff fd83 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_command(0xBE);
 8000f76:	20be      	movs	r0, #190	@ 0xbe
 8000f78:	f7ff fe00 	bl	8000b7c <GC9A01_write_command>
    GC9A01_write_byte(0x11);
 8000f7c:	f04f 0111 	mov.w	r1, #17
    return GC9A01_write_data(&val, sizeof(val));
 8000f80:	f10d 0007 	add.w	r0, sp, #7
 8000f84:	f88d 1007 	strb.w	r1, [sp, #7]
 8000f88:	f7ff fd78 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_command(0xE1);
 8000f8c:	20e1      	movs	r0, #225	@ 0xe1
 8000f8e:	f7ff fdf5 	bl	8000b7c <GC9A01_write_command>
    return GC9A01_write_data(&val, sizeof(val));
 8000f92:	f10d 0007 	add.w	r0, sp, #7
 8000f96:	f88d 9007 	strb.w	r9, [sp, #7]
 8000f9a:	f7ff fd6f 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_byte(0x0E);
 8000f9e:	f04f 0c0e 	mov.w	ip, #14
    return GC9A01_write_data(&val, sizeof(val));
 8000fa2:	f10d 0007 	add.w	r0, sp, #7
 8000fa6:	f04f 0937 	mov.w	r9, #55	@ 0x37
 8000faa:	f88d c007 	strb.w	ip, [sp, #7]
 8000fae:	f7ff fd65 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_command(0xDF);
 8000fb2:	20df      	movs	r0, #223	@ 0xdf
 8000fb4:	f7ff fde2 	bl	8000b7c <GC9A01_write_command>
    return GC9A01_write_data(&val, sizeof(val));
 8000fb8:	f10d 0007 	add.w	r0, sp, #7
 8000fbc:	f88d 8007 	strb.w	r8, [sp, #7]
 8000fc0:	f7ff fd5c 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_byte(0x0c);
 8000fc4:	230c      	movs	r3, #12
    return GC9A01_write_data(&val, sizeof(val));
 8000fc6:	f10d 0007 	add.w	r0, sp, #7
 8000fca:	f04f 086f 	mov.w	r8, #111	@ 0x6f
 8000fce:	f88d 3007 	strb.w	r3, [sp, #7]
 8000fd2:	f7ff fd53 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_byte(0x02);
 8000fd6:	2302      	movs	r3, #2
    return GC9A01_write_data(&val, sizeof(val));
 8000fd8:	f10d 0007 	add.w	r0, sp, #7
 8000fdc:	f88d 3007 	strb.w	r3, [sp, #7]
 8000fe0:	f7ff fd4c 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_command(0xF0);
 8000fe4:	20f0      	movs	r0, #240	@ 0xf0
 8000fe6:	f7ff fdc9 	bl	8000b7c <GC9A01_write_command>
    return GC9A01_write_data(&val, sizeof(val));
 8000fea:	f10d 0007 	add.w	r0, sp, #7
 8000fee:	f88d a007 	strb.w	sl, [sp, #7]
 8000ff2:	f7ff fd43 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_byte(0x09);
 8000ff6:	f04f 0109 	mov.w	r1, #9
    return GC9A01_write_data(&val, sizeof(val));
 8000ffa:	f10d 0007 	add.w	r0, sp, #7
 8000ffe:	f04f 0a36 	mov.w	sl, #54	@ 0x36
 8001002:	f88d 1007 	strb.w	r1, [sp, #7]
 8001006:	f7ff fd39 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
 800100a:	f10d 0007 	add.w	r0, sp, #7
 800100e:	f88d 6007 	strb.w	r6, [sp, #7]
 8001012:	f7ff fd33 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
 8001016:	f10d 0007 	add.w	r0, sp, #7
 800101a:	f88d 6007 	strb.w	r6, [sp, #7]
 800101e:	f7ff fd2d 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
 8001022:	2126      	movs	r1, #38	@ 0x26
 8001024:	f10d 0007 	add.w	r0, sp, #7
 8001028:	f88d 1007 	strb.w	r1, [sp, #7]
 800102c:	f7ff fd26 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
 8001030:	222a      	movs	r2, #42	@ 0x2a
 8001032:	f10d 0007 	add.w	r0, sp, #7
 8001036:	f88d 2007 	strb.w	r2, [sp, #7]
 800103a:	f7ff fd1f 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_command(0xF1);
 800103e:	20f1      	movs	r0, #241	@ 0xf1
 8001040:	f7ff fd9c 	bl	8000b7c <GC9A01_write_command>
    GC9A01_write_byte(0x43);
 8001044:	f04f 0e43 	mov.w	lr, #67	@ 0x43
    return GC9A01_write_data(&val, sizeof(val));
 8001048:	f10d 0007 	add.w	r0, sp, #7
 800104c:	f88d e007 	strb.w	lr, [sp, #7]
 8001050:	f7ff fd14 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
 8001054:	f10d 0007 	add.w	r0, sp, #7
 8001058:	f88d 5007 	strb.w	r5, [sp, #7]
 800105c:	f7ff fd0e 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
 8001060:	2372      	movs	r3, #114	@ 0x72
 8001062:	f10d 0007 	add.w	r0, sp, #7
 8001066:	f88d 3007 	strb.w	r3, [sp, #7]
 800106a:	f7ff fd07 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
 800106e:	f10d 0007 	add.w	r0, sp, #7
 8001072:	f88d a007 	strb.w	sl, [sp, #7]
 8001076:	f7ff fd01 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
 800107a:	f10d 0007 	add.w	r0, sp, #7
 800107e:	f88d 9007 	strb.w	r9, [sp, #7]
 8001082:	f7ff fcfb 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
 8001086:	f10d 0007 	add.w	r0, sp, #7
 800108a:	f88d 8007 	strb.w	r8, [sp, #7]
 800108e:	f7ff fcf5 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_command(0xF2);
 8001092:	20f2      	movs	r0, #242	@ 0xf2
 8001094:	f7ff fd72 	bl	8000b7c <GC9A01_write_command>
    GC9A01_write_byte(0x45);
 8001098:	f04f 0345 	mov.w	r3, #69	@ 0x45
    return GC9A01_write_data(&val, sizeof(val));
 800109c:	f10d 0007 	add.w	r0, sp, #7
 80010a0:	f88d 3007 	strb.w	r3, [sp, #7]
 80010a4:	f7ff fcea 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_byte(0x09);
 80010a8:	f04f 0109 	mov.w	r1, #9
    return GC9A01_write_data(&val, sizeof(val));
 80010ac:	f10d 0007 	add.w	r0, sp, #7
 80010b0:	f88d 1007 	strb.w	r1, [sp, #7]
 80010b4:	f7ff fce2 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
 80010b8:	f10d 0007 	add.w	r0, sp, #7
 80010bc:	f88d 6007 	strb.w	r6, [sp, #7]
 80010c0:	f7ff fcdc 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
 80010c4:	f10d 0007 	add.w	r0, sp, #7
 80010c8:	f88d 6007 	strb.w	r6, [sp, #7]
 80010cc:	f7ff fcd6 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_byte(0x26);
 80010d0:	2126      	movs	r1, #38	@ 0x26
    return GC9A01_write_data(&val, sizeof(val));
 80010d2:	f10d 0007 	add.w	r0, sp, #7
 80010d6:	f88d 1007 	strb.w	r1, [sp, #7]
 80010da:	f7ff fccf 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_byte(0x2A);
 80010de:	222a      	movs	r2, #42	@ 0x2a
    return GC9A01_write_data(&val, sizeof(val));
 80010e0:	f10d 0007 	add.w	r0, sp, #7
 80010e4:	f88d 2007 	strb.w	r2, [sp, #7]
 80010e8:	f7ff fcc8 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_command(0xF3);
 80010ec:	20f3      	movs	r0, #243	@ 0xf3
 80010ee:	f7ff fd45 	bl	8000b7c <GC9A01_write_command>
    GC9A01_write_byte(0x43);
 80010f2:	f04f 0e43 	mov.w	lr, #67	@ 0x43
    return GC9A01_write_data(&val, sizeof(val));
 80010f6:	f10d 0007 	add.w	r0, sp, #7
 80010fa:	f88d e007 	strb.w	lr, [sp, #7]
 80010fe:	f7ff fcbd 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
 8001102:	f10d 0007 	add.w	r0, sp, #7
 8001106:	f88d 5007 	strb.w	r5, [sp, #7]
 800110a:	f7ff fcb7 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_byte(0x72);
 800110e:	2372      	movs	r3, #114	@ 0x72
    return GC9A01_write_data(&val, sizeof(val));
 8001110:	f10d 0007 	add.w	r0, sp, #7
 8001114:	f88d 3007 	strb.w	r3, [sp, #7]
 8001118:	e002      	b.n	8001120 <GC9A01_Init+0x460>
 800111a:	bf00      	nop
 800111c:	58020400 	.word	0x58020400
 8001120:	f7ff fcac 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
 8001124:	f10d 0007 	add.w	r0, sp, #7
 8001128:	f88d a007 	strb.w	sl, [sp, #7]
 800112c:	f7ff fca6 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
 8001130:	f10d 0007 	add.w	r0, sp, #7
 8001134:	f88d 9007 	strb.w	r9, [sp, #7]
 8001138:	f7ff fca0 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
 800113c:	f10d 0007 	add.w	r0, sp, #7
 8001140:	f88d 8007 	strb.w	r8, [sp, #7]
 8001144:	f7ff fc9a 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_command(0xED);
 8001148:	20ed      	movs	r0, #237	@ 0xed
 800114a:	f7ff fd17 	bl	8000b7c <GC9A01_write_command>
    GC9A01_write_byte(0x1B);
 800114e:	231b      	movs	r3, #27
    return GC9A01_write_data(&val, sizeof(val));
 8001150:	f10d 0007 	add.w	r0, sp, #7
 8001154:	f04f 0963 	mov.w	r9, #99	@ 0x63
 8001158:	f88d 3007 	strb.w	r3, [sp, #7]
 800115c:	f7ff fc8e 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_byte(0x0B);
 8001160:	230b      	movs	r3, #11
    return GC9A01_write_data(&val, sizeof(val));
 8001162:	f10d 0007 	add.w	r0, sp, #7
 8001166:	f04f 0807 	mov.w	r8, #7
 800116a:	f04f 0a0f 	mov.w	sl, #15
 800116e:	f88d 3007 	strb.w	r3, [sp, #7]
 8001172:	f7ff fc83 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_command(0xAE);
 8001176:	20ae      	movs	r0, #174	@ 0xae
 8001178:	f7ff fd00 	bl	8000b7c <GC9A01_write_command>
    GC9A01_write_byte(0x77);
 800117c:	2377      	movs	r3, #119	@ 0x77
    return GC9A01_write_data(&val, sizeof(val));
 800117e:	f10d 0007 	add.w	r0, sp, #7
 8001182:	f88d 3007 	strb.w	r3, [sp, #7]
 8001186:	f7ff fc79 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_command(0xCD);
 800118a:	20cd      	movs	r0, #205	@ 0xcd
 800118c:	f7ff fcf6 	bl	8000b7c <GC9A01_write_command>
    return GC9A01_write_data(&val, sizeof(val));
 8001190:	f10d 0007 	add.w	r0, sp, #7
 8001194:	f88d 9007 	strb.w	r9, [sp, #7]
 8001198:	f7ff fc70 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_command(0x70);
 800119c:	4628      	mov	r0, r5
 800119e:	f7ff fced 	bl	8000b7c <GC9A01_write_command>
    return GC9A01_write_data(&val, sizeof(val));
 80011a2:	eb0d 0008 	add.w	r0, sp, r8
 80011a6:	f88d 8007 	strb.w	r8, [sp, #7]
 80011aa:	f7ff fc67 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
 80011ae:	eb0d 0008 	add.w	r0, sp, r8
 80011b2:	f88d 8007 	strb.w	r8, [sp, #7]
 80011b6:	f7ff fc61 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_byte(0x04);
 80011ba:	f04f 0004 	mov.w	r0, #4
 80011be:	f88d 0007 	strb.w	r0, [sp, #7]
    return GC9A01_write_data(&val, sizeof(val));
 80011c2:	eb0d 0008 	add.w	r0, sp, r8
 80011c6:	f7ff fc59 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_byte(0x0E);
 80011ca:	f04f 0c0e 	mov.w	ip, #14
    return GC9A01_write_data(&val, sizeof(val));
 80011ce:	eb0d 0008 	add.w	r0, sp, r8
 80011d2:	f88d c007 	strb.w	ip, [sp, #7]
 80011d6:	f7ff fc51 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
 80011da:	eb0d 0008 	add.w	r0, sp, r8
 80011de:	f88d a007 	strb.w	sl, [sp, #7]
 80011e2:	f7ff fc4b 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_byte(0x09);
 80011e6:	f04f 0109 	mov.w	r1, #9
    return GC9A01_write_data(&val, sizeof(val));
 80011ea:	eb0d 0008 	add.w	r0, sp, r8
 80011ee:	f88d 1007 	strb.w	r1, [sp, #7]
 80011f2:	f7ff fc43 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
 80011f6:	eb0d 0008 	add.w	r0, sp, r8
 80011fa:	f88d 8007 	strb.w	r8, [sp, #7]
 80011fe:	f7ff fc3d 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
 8001202:	eb0d 0008 	add.w	r0, sp, r8
 8001206:	f88d 6007 	strb.w	r6, [sp, #7]
 800120a:	f7ff fc37 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_byte(0x03);
 800120e:	2303      	movs	r3, #3
    return GC9A01_write_data(&val, sizeof(val));
 8001210:	eb0d 0008 	add.w	r0, sp, r8
 8001214:	2671      	movs	r6, #113	@ 0x71
 8001216:	f88d 3007 	strb.w	r3, [sp, #7]
 800121a:	f7ff fc2f 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_command(0xE8);
 800121e:	20e8      	movs	r0, #232	@ 0xe8
 8001220:	f7ff fcac 	bl	8000b7c <GC9A01_write_command>
    GC9A01_write_byte(0x34);
 8001224:	2334      	movs	r3, #52	@ 0x34
    return GC9A01_write_data(&val, sizeof(val));
 8001226:	eb0d 0008 	add.w	r0, sp, r8
 800122a:	f88d 3007 	strb.w	r3, [sp, #7]
 800122e:	f7ff fc25 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_command(0x62);
 8001232:	2062      	movs	r0, #98	@ 0x62
 8001234:	f7ff fca2 	bl	8000b7c <GC9A01_write_command>
    return GC9A01_write_data(&val, sizeof(val));
 8001238:	eb0d 0008 	add.w	r0, sp, r8
 800123c:	f88d 7007 	strb.w	r7, [sp, #7]
 8001240:	f7ff fc1c 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_byte(0x0D);
 8001244:	230d      	movs	r3, #13
    return GC9A01_write_data(&val, sizeof(val));
 8001246:	eb0d 0008 	add.w	r0, sp, r8
 800124a:	f88d 3007 	strb.w	r3, [sp, #7]
 800124e:	f7ff fc15 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
 8001252:	eb0d 0008 	add.w	r0, sp, r8
 8001256:	f88d 6007 	strb.w	r6, [sp, #7]
 800125a:	f7ff fc0f 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_byte(0xED);
 800125e:	23ed      	movs	r3, #237	@ 0xed
    return GC9A01_write_data(&val, sizeof(val));
 8001260:	eb0d 0008 	add.w	r0, sp, r8
 8001264:	f88d 3007 	strb.w	r3, [sp, #7]
 8001268:	f7ff fc08 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
 800126c:	eb0d 0008 	add.w	r0, sp, r8
 8001270:	f88d 5007 	strb.w	r5, [sp, #7]
 8001274:	f7ff fc02 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
 8001278:	eb0d 0008 	add.w	r0, sp, r8
 800127c:	f88d 5007 	strb.w	r5, [sp, #7]
 8001280:	f7ff fbfc 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
 8001284:	eb0d 0008 	add.w	r0, sp, r8
 8001288:	f88d 7007 	strb.w	r7, [sp, #7]
 800128c:	f7ff fbf6 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
 8001290:	eb0d 0008 	add.w	r0, sp, r8
 8001294:	f88d a007 	strb.w	sl, [sp, #7]
 8001298:	f7ff fbf0 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
 800129c:	eb0d 0008 	add.w	r0, sp, r8
 80012a0:	f88d 6007 	strb.w	r6, [sp, #7]
 80012a4:	f7ff fbea 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_byte(0xEF);
 80012a8:	23ef      	movs	r3, #239	@ 0xef
    return GC9A01_write_data(&val, sizeof(val));
 80012aa:	eb0d 0008 	add.w	r0, sp, r8
 80012ae:	f04f 0a45 	mov.w	sl, #69	@ 0x45
 80012b2:	f88d 3007 	strb.w	r3, [sp, #7]
 80012b6:	f7ff fbe1 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
 80012ba:	eb0d 0008 	add.w	r0, sp, r8
 80012be:	f88d 5007 	strb.w	r5, [sp, #7]
 80012c2:	f7ff fbdb 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
 80012c6:	eb0d 0008 	add.w	r0, sp, r8
 80012ca:	f88d 5007 	strb.w	r5, [sp, #7]
 80012ce:	f7ff fbd5 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_command(0x63);
 80012d2:	4648      	mov	r0, r9
 80012d4:	f04f 09f1 	mov.w	r9, #241	@ 0xf1
 80012d8:	f7ff fc50 	bl	8000b7c <GC9A01_write_command>
    return GC9A01_write_data(&val, sizeof(val));
 80012dc:	eb0d 0008 	add.w	r0, sp, r8
 80012e0:	f88d 7007 	strb.w	r7, [sp, #7]
 80012e4:	f7ff fbca 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_byte(0x11);
 80012e8:	f04f 0111 	mov.w	r1, #17
    return GC9A01_write_data(&val, sizeof(val));
 80012ec:	eb0d 0008 	add.w	r0, sp, r8
 80012f0:	f88d 1007 	strb.w	r1, [sp, #7]
 80012f4:	f7ff fbc2 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
 80012f8:	eb0d 0008 	add.w	r0, sp, r8
 80012fc:	f88d 6007 	strb.w	r6, [sp, #7]
 8001300:	f7ff fbbc 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
 8001304:	eb0d 0008 	add.w	r0, sp, r8
 8001308:	f88d 9007 	strb.w	r9, [sp, #7]
 800130c:	f7ff fbb6 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
 8001310:	eb0d 0008 	add.w	r0, sp, r8
 8001314:	f88d 5007 	strb.w	r5, [sp, #7]
 8001318:	f7ff fbb0 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
 800131c:	eb0d 0008 	add.w	r0, sp, r8
 8001320:	f88d 5007 	strb.w	r5, [sp, #7]
 8001324:	f7ff fbaa 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
 8001328:	eb0d 0008 	add.w	r0, sp, r8
 800132c:	f88d 7007 	strb.w	r7, [sp, #7]
 8001330:	f7ff fba4 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_byte(0x13);
 8001334:	f04f 0213 	mov.w	r2, #19
    return GC9A01_write_data(&val, sizeof(val));
 8001338:	eb0d 0008 	add.w	r0, sp, r8
 800133c:	2767      	movs	r7, #103	@ 0x67
 800133e:	f88d 2007 	strb.w	r2, [sp, #7]
 8001342:	f7ff fb9b 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
 8001346:	eb0d 0008 	add.w	r0, sp, r8
 800134a:	f88d 6007 	strb.w	r6, [sp, #7]
 800134e:	f7ff fb95 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_byte(0xF3);
 8001352:	23f3      	movs	r3, #243	@ 0xf3
    return GC9A01_write_data(&val, sizeof(val));
 8001354:	eb0d 0008 	add.w	r0, sp, r8
 8001358:	2629      	movs	r6, #41	@ 0x29
 800135a:	f88d 3007 	strb.w	r3, [sp, #7]
 800135e:	f7ff fb8d 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
 8001362:	eb0d 0008 	add.w	r0, sp, r8
 8001366:	f88d 5007 	strb.w	r5, [sp, #7]
 800136a:	f7ff fb87 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
 800136e:	eb0d 0008 	add.w	r0, sp, r8
 8001372:	f88d 5007 	strb.w	r5, [sp, #7]
 8001376:	f7ff fb81 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_command(0x64);
 800137a:	2064      	movs	r0, #100	@ 0x64
 800137c:	253c      	movs	r5, #60	@ 0x3c
 800137e:	f7ff fbfd 	bl	8000b7c <GC9A01_write_command>
    GC9A01_write_byte(0x28);
 8001382:	2328      	movs	r3, #40	@ 0x28
    return GC9A01_write_data(&val, sizeof(val));
 8001384:	eb0d 0008 	add.w	r0, sp, r8
 8001388:	f88d 3007 	strb.w	r3, [sp, #7]
 800138c:	f7ff fb76 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
 8001390:	eb0d 0008 	add.w	r0, sp, r8
 8001394:	f88d 6007 	strb.w	r6, [sp, #7]
 8001398:	f7ff fb70 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
 800139c:	eb0d 0008 	add.w	r0, sp, r8
 80013a0:	f88d 9007 	strb.w	r9, [sp, #7]
 80013a4:	f7ff fb6a 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
 80013a8:	eb0d 0008 	add.w	r0, sp, r8
 80013ac:	f88d b007 	strb.w	fp, [sp, #7]
 80013b0:	f7ff fb64 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
 80013b4:	eb0d 0008 	add.w	r0, sp, r8
 80013b8:	f88d 9007 	strb.w	r9, [sp, #7]
 80013bc:	f7ff fb5e 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
 80013c0:	eb0d 0008 	add.w	r0, sp, r8
 80013c4:	f88d 4007 	strb.w	r4, [sp, #7]
 80013c8:	f7ff fb58 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
 80013cc:	eb0d 0008 	add.w	r0, sp, r8
 80013d0:	f88d 8007 	strb.w	r8, [sp, #7]
 80013d4:	f7ff fb52 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_command(0x66);
 80013d8:	2066      	movs	r0, #102	@ 0x66
 80013da:	f04f 0910 	mov.w	r9, #16
 80013de:	f7ff fbcd 	bl	8000b7c <GC9A01_write_command>
    return GC9A01_write_data(&val, sizeof(val));
 80013e2:	eb0d 0008 	add.w	r0, sp, r8
 80013e6:	f88d 5007 	strb.w	r5, [sp, #7]
 80013ea:	f7ff fb47 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
 80013ee:	eb0d 0008 	add.w	r0, sp, r8
 80013f2:	f88d 4007 	strb.w	r4, [sp, #7]
 80013f6:	f7ff fb41 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_byte(0xCD);
 80013fa:	23cd      	movs	r3, #205	@ 0xcd
    return GC9A01_write_data(&val, sizeof(val));
 80013fc:	eb0d 0008 	add.w	r0, sp, r8
 8001400:	f88d 3007 	strb.w	r3, [sp, #7]
 8001404:	f7ff fb3a 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
 8001408:	eb0d 0008 	add.w	r0, sp, r8
 800140c:	f88d 7007 	strb.w	r7, [sp, #7]
 8001410:	f7ff fb34 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
 8001414:	eb0d 0008 	add.w	r0, sp, r8
 8001418:	f88d a007 	strb.w	sl, [sp, #7]
 800141c:	f7ff fb2e 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
 8001420:	eb0d 0008 	add.w	r0, sp, r8
 8001424:	f88d a007 	strb.w	sl, [sp, #7]
 8001428:	f7ff fb28 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
 800142c:	eb0d 0008 	add.w	r0, sp, r8
 8001430:	f88d 9007 	strb.w	r9, [sp, #7]
 8001434:	f7ff fb22 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
 8001438:	eb0d 0008 	add.w	r0, sp, r8
 800143c:	f88d 4007 	strb.w	r4, [sp, #7]
 8001440:	f7ff fb1c 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
 8001444:	eb0d 0008 	add.w	r0, sp, r8
 8001448:	f88d 4007 	strb.w	r4, [sp, #7]
 800144c:	f7ff fb16 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
 8001450:	eb0d 0008 	add.w	r0, sp, r8
 8001454:	f88d 4007 	strb.w	r4, [sp, #7]
 8001458:	f7ff fb10 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_command(0x67);
 800145c:	4638      	mov	r0, r7
 800145e:	f7ff fb8d 	bl	8000b7c <GC9A01_write_command>
    return GC9A01_write_data(&val, sizeof(val));
 8001462:	eb0d 0008 	add.w	r0, sp, r8
 8001466:	f88d 4007 	strb.w	r4, [sp, #7]
 800146a:	f7ff fb07 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
 800146e:	eb0d 0008 	add.w	r0, sp, r8
 8001472:	f88d 5007 	strb.w	r5, [sp, #7]
 8001476:	f7ff fb01 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
 800147a:	eb0d 0008 	add.w	r0, sp, r8
 800147e:	f88d 4007 	strb.w	r4, [sp, #7]
 8001482:	f7ff fafb 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
 8001486:	eb0d 0008 	add.w	r0, sp, r8
 800148a:	f88d 4007 	strb.w	r4, [sp, #7]
 800148e:	f7ff faf5 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
 8001492:	eb0d 0008 	add.w	r0, sp, r8
 8001496:	f88d 4007 	strb.w	r4, [sp, #7]
 800149a:	f7ff faef 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
 800149e:	eb0d 0008 	add.w	r0, sp, r8
 80014a2:	f88d b007 	strb.w	fp, [sp, #7]
 80014a6:	f7ff fae9 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_byte(0x54);
 80014aa:	2354      	movs	r3, #84	@ 0x54
    return GC9A01_write_data(&val, sizeof(val));
 80014ac:	eb0d 0008 	add.w	r0, sp, r8
 80014b0:	2598      	movs	r5, #152	@ 0x98
 80014b2:	f88d 3007 	strb.w	r3, [sp, #7]
 80014b6:	f7ff fae1 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
 80014ba:	eb0d 0008 	add.w	r0, sp, r8
 80014be:	f88d 9007 	strb.w	r9, [sp, #7]
 80014c2:	f7ff fadb 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_byte(0x32);
 80014c6:	2332      	movs	r3, #50	@ 0x32
    return GC9A01_write_data(&val, sizeof(val));
 80014c8:	eb0d 0008 	add.w	r0, sp, r8
 80014cc:	f88d 3007 	strb.w	r3, [sp, #7]
 80014d0:	f7ff fad4 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
 80014d4:	eb0d 0008 	add.w	r0, sp, r8
 80014d8:	f88d 5007 	strb.w	r5, [sp, #7]
 80014dc:	f7ff face 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_command(0x74);
 80014e0:	2074      	movs	r0, #116	@ 0x74
 80014e2:	f7ff fb4b 	bl	8000b7c <GC9A01_write_command>
    return GC9A01_write_data(&val, sizeof(val));
 80014e6:	eb0d 0008 	add.w	r0, sp, r8
 80014ea:	f88d 9007 	strb.w	r9, [sp, #7]
 80014ee:	f7ff fac5 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_byte(0x85);
 80014f2:	2385      	movs	r3, #133	@ 0x85
    return GC9A01_write_data(&val, sizeof(val));
 80014f4:	eb0d 0008 	add.w	r0, sp, r8
 80014f8:	f88d 3007 	strb.w	r3, [sp, #7]
 80014fc:	f7ff fabe 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_byte(0x80);
 8001500:	f06f 037f 	mvn.w	r3, #127	@ 0x7f
    return GC9A01_write_data(&val, sizeof(val));
 8001504:	eb0d 0008 	add.w	r0, sp, r8
 8001508:	f88d 3007 	strb.w	r3, [sp, #7]
 800150c:	f7ff fab6 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
 8001510:	eb0d 0008 	add.w	r0, sp, r8
 8001514:	f88d 4007 	strb.w	r4, [sp, #7]
 8001518:	f7ff fab0 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
 800151c:	eb0d 0008 	add.w	r0, sp, r8
 8001520:	f88d 4007 	strb.w	r4, [sp, #7]
 8001524:	f7ff faaa 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_byte(0x4E);
 8001528:	234e      	movs	r3, #78	@ 0x4e
    return GC9A01_write_data(&val, sizeof(val));
 800152a:	eb0d 0008 	add.w	r0, sp, r8
 800152e:	f88d 3007 	strb.w	r3, [sp, #7]
 8001532:	f7ff faa3 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
 8001536:	eb0d 0008 	add.w	r0, sp, r8
 800153a:	f88d 4007 	strb.w	r4, [sp, #7]
 800153e:	f7ff fa9d 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_command(0x98);
 8001542:	4628      	mov	r0, r5
 8001544:	f7ff fb1a 	bl	8000b7c <GC9A01_write_command>
    GC9A01_write_byte(0x3e);
 8001548:	233e      	movs	r3, #62	@ 0x3e
    return GC9A01_write_data(&val, sizeof(val));
 800154a:	eb0d 0008 	add.w	r0, sp, r8
 800154e:	f88d 3007 	strb.w	r3, [sp, #7]
 8001552:	f7ff fa93 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
 8001556:	eb0d 0008 	add.w	r0, sp, r8
 800155a:	f88d 8007 	strb.w	r8, [sp, #7]
 800155e:	f7ff fa8d 	bl	8000a7c <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_command(0x35);
 8001562:	2035      	movs	r0, #53	@ 0x35
 8001564:	f7ff fb0a 	bl	8000b7c <GC9A01_write_command>
    GC9A01_write_command(0x21);
 8001568:	2021      	movs	r0, #33	@ 0x21
 800156a:	f7ff fb07 	bl	8000b7c <GC9A01_write_command>
    GC9A01_write_command(0x11);
 800156e:	2011      	movs	r0, #17
 8001570:	f7ff fb04 	bl	8000b7c <GC9A01_write_command>
    HAL_Delay(120);
 8001574:	2078      	movs	r0, #120	@ 0x78
 8001576:	f001 ffbd 	bl	80034f4 <HAL_Delay>
    GC9A01_write_command(0x29);
 800157a:	4630      	mov	r0, r6
 800157c:	f7ff fafe 	bl	8000b7c <GC9A01_write_command>
    HAL_Delay(20);
 8001580:	2014      	movs	r0, #20
}
 8001582:	b003      	add	sp, #12
 8001584:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    HAL_Delay(20);
 8001588:	f001 bfb4 	b.w	80034f4 <HAL_Delay>

0800158c <GC9A01_set_frame>:
{
 800158c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800158e:	b085      	sub	sp, #20
 8001590:	466b      	mov	r3, sp
 8001592:	e883 0003 	stmia.w	r3, {r0, r1}
    if (GC9A01_write_command(COL_ADDR_SET) != 1)
 8001596:	202a      	movs	r0, #42	@ 0x2a
 8001598:	f8bd 5000 	ldrh.w	r5, [sp]
 800159c:	f8bd 7002 	ldrh.w	r7, [sp, #2]
 80015a0:	f8bd 4004 	ldrh.w	r4, [sp, #4]
 80015a4:	f8bd 6006 	ldrh.w	r6, [sp, #6]
 80015a8:	f7ff fae8 	bl	8000b7c <GC9A01_write_command>
 80015ac:	2801      	cmp	r0, #1
 80015ae:	d003      	beq.n	80015b8 <GC9A01_set_frame+0x2c>
        return -1;
 80015b0:	f04f 30ff 	mov.w	r0, #4294967295
}
 80015b4:	b005      	add	sp, #20
 80015b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    data[0] = (frame.start.X >> 8) & 0xFF;
 80015b8:	0a2a      	lsrs	r2, r5, #8
 80015ba:	2300      	movs	r3, #0
    if (GC9A01_write_data(data, sizeof(data)) != 1)
 80015bc:	2104      	movs	r1, #4
 80015be:	a803      	add	r0, sp, #12
    data[0] = (frame.start.X >> 8) & 0xFF;
 80015c0:	f362 0307 	bfi	r3, r2, #0, #8
    data[2] = (frame.end.X >> 8) & 0xFF;
 80015c4:	0a22      	lsrs	r2, r4, #8
    data[0] = (frame.start.X >> 8) & 0xFF;
 80015c6:	f365 230f 	bfi	r3, r5, #8, #8
 80015ca:	f362 4317 	bfi	r3, r2, #16, #8
 80015ce:	f364 631f 	bfi	r3, r4, #24, #8
 80015d2:	9303      	str	r3, [sp, #12]
    if (GC9A01_write_data(data, sizeof(data)) != 1)
 80015d4:	f7ff fb24 	bl	8000c20 <GC9A01_write_data>
 80015d8:	2801      	cmp	r0, #1
 80015da:	d1e9      	bne.n	80015b0 <GC9A01_set_frame+0x24>
    if (GC9A01_write_command(ROW_ADDR_SET) != 1)
 80015dc:	202b      	movs	r0, #43	@ 0x2b
 80015de:	f7ff facd 	bl	8000b7c <GC9A01_write_command>
 80015e2:	2801      	cmp	r0, #1
 80015e4:	d1e4      	bne.n	80015b0 <GC9A01_set_frame+0x24>
    data[0] = (frame.start.Y >> 8) & 0xFF;
 80015e6:	0a3a      	lsrs	r2, r7, #8
 80015e8:	2300      	movs	r3, #0
    if (GC9A01_write_data(data, sizeof(data)) != 1)
 80015ea:	a803      	add	r0, sp, #12
 80015ec:	2104      	movs	r1, #4
    data[0] = (frame.start.Y >> 8) & 0xFF;
 80015ee:	f362 0307 	bfi	r3, r2, #0, #8
    data[2] = (frame.end.Y >> 8) & 0xFF;
 80015f2:	0a32      	lsrs	r2, r6, #8
    data[0] = (frame.start.Y >> 8) & 0xFF;
 80015f4:	f367 230f 	bfi	r3, r7, #8, #8
 80015f8:	f362 4317 	bfi	r3, r2, #16, #8
 80015fc:	f366 631f 	bfi	r3, r6, #24, #8
 8001600:	9303      	str	r3, [sp, #12]
    if (GC9A01_write_data(data, sizeof(data)) != 1)
 8001602:	f7ff fb0d 	bl	8000c20 <GC9A01_write_data>
 8001606:	2801      	cmp	r0, #1
 8001608:	d1d2      	bne.n	80015b0 <GC9A01_set_frame+0x24>
 800160a:	e7d3      	b.n	80015b4 <GC9A01_set_frame+0x28>

0800160c <GC9A01_sleep_mode>:
{
 800160c:	b510      	push	{r4, lr}
    if (command)
 800160e:	b140      	cbz	r0, 8001622 <GC9A01_sleep_mode+0x16>
        ret = GC9A01_write_command(SLEEP_MODE_ON);
 8001610:	2010      	movs	r0, #16
 8001612:	f7ff fab3 	bl	8000b7c <GC9A01_write_command>
 8001616:	4604      	mov	r4, r0
    HAL_Delay(120);
 8001618:	2078      	movs	r0, #120	@ 0x78
 800161a:	f001 ff6b 	bl	80034f4 <HAL_Delay>
}
 800161e:	4620      	mov	r0, r4
 8001620:	bd10      	pop	{r4, pc}
        ret = GC9A01_write_command(SLEEP_MODE_OFF);
 8001622:	2011      	movs	r0, #17
 8001624:	f7ff faaa 	bl	8000b7c <GC9A01_write_command>
 8001628:	4604      	mov	r4, r0
    HAL_Delay(120);
 800162a:	2078      	movs	r0, #120	@ 0x78
 800162c:	f001 ff62 	bl	80034f4 <HAL_Delay>
}
 8001630:	4620      	mov	r0, r4
 8001632:	bd10      	pop	{r4, pc}

08001634 <GC9A01_spi_tx>:
{
 8001634:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001636:	f8df c050 	ldr.w	ip, [pc, #80]	@ 8001688 <GC9A01_spi_tx+0x54>
    while (spi_dma_not_ready && !join)
 800163a:	fab2 f582 	clz	r5, r2
 800163e:	4e0f      	ldr	r6, [pc, #60]	@ (800167c <GC9A01_spi_tx+0x48>)
{
 8001640:	460a      	mov	r2, r1
 8001642:	f8dc 3000 	ldr.w	r3, [ip]
    while (spi_dma_not_ready && !join)
 8001646:	096d      	lsrs	r5, r5, #5
        if (count_iter >= MAX_ITERATIONS_NUM)
 8001648:	4f0d      	ldr	r7, [pc, #52]	@ (8001680 <GC9A01_spi_tx+0x4c>)
    while (spi_dma_not_ready && !join)
 800164a:	e002      	b.n	8001652 <GC9A01_spi_tx+0x1e>
 800164c:	b12d      	cbz	r5, 800165a <GC9A01_spi_tx+0x26>
        if (count_iter >= MAX_ITERATIONS_NUM)
 800164e:	42bb      	cmp	r3, r7
 8001650:	d80f      	bhi.n	8001672 <GC9A01_spi_tx+0x3e>
    while (spi_dma_not_ready && !join)
 8001652:	7834      	ldrb	r4, [r6, #0]
        count_iter++;
 8001654:	3301      	adds	r3, #1
    while (spi_dma_not_ready && !join)
 8001656:	2c00      	cmp	r4, #0
 8001658:	d1f8      	bne.n	800164c <GC9A01_spi_tx+0x18>
    count_iter = 0;
 800165a:	2300      	movs	r3, #0
    spi_dma_not_ready = 1;
 800165c:	2401      	movs	r4, #1
    ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 800165e:	4601      	mov	r1, r0
 8001660:	4808      	ldr	r0, [pc, #32]	@ (8001684 <GC9A01_spi_tx+0x50>)
    count_iter = 0;
 8001662:	f8cc 3000 	str.w	r3, [ip]
    spi_dma_not_ready = 1;
 8001666:	7034      	strb	r4, [r6, #0]
    ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8001668:	f00a fe4c 	bl	800c304 <HAL_SPI_Transmit_DMA>
    if (ret != HAL_OK)
 800166c:	b918      	cbnz	r0, 8001676 <GC9A01_spi_tx+0x42>
    return 1;
 800166e:	4620      	mov	r0, r4
}
 8001670:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001672:	f8cc 3000 	str.w	r3, [ip]
            return -1;
 8001676:	f04f 30ff 	mov.w	r0, #4294967295
}
 800167a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800167c:	24000094 	.word	0x24000094
 8001680:	000f423f 	.word	0x000f423f
 8001684:	240002f0 	.word	0x240002f0
 8001688:	24000090 	.word	0x24000090

0800168c <JPEG_Decode_DMA>:
 * @param  FrameSourceAddress    : video buffer address.
 * @param  DestAddress : YCbCr destination Frame Buffer Address.
 * @retval None
 */
int JPEG_Decode_DMA(JPEG_HandleTypeDef *hjpeg, uint32_t FrameSourceAddress, uint32_t FrameSize, uint32_t DestAddress)
{
 800168c:	b570      	push	{r4, r5, r6, lr}
 800168e:	4616      	mov	r6, r2
 8001690:	b082      	sub	sp, #8
  Input_frameSize = FrameSize;

  Jpeg_HWDecodingEnd = 0;

  /* Start JPEG decoding with DMA method */
  if (HAL_JPEG_Decode_DMA(hjpeg, (uint8_t *)JPEGSourceAddress, CHUNK_SIZE_IN, (uint8_t *)FrameBufferAddress, CHUNK_SIZE_OUT) != HAL_OK)
 8001692:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
  JPEGSourceAddress = FrameSourceAddress;
 8001696:	4d0a      	ldr	r5, [pc, #40]	@ (80016c0 <JPEG_Decode_DMA+0x34>)
  Input_frameIndex = 0;
 8001698:	2400      	movs	r4, #0
  if (HAL_JPEG_Decode_DMA(hjpeg, (uint8_t *)JPEGSourceAddress, CHUNK_SIZE_IN, (uint8_t *)FrameBufferAddress, CHUNK_SIZE_OUT) != HAL_OK)
 800169a:	9200      	str	r2, [sp, #0]
  JPEGSourceAddress = FrameSourceAddress;
 800169c:	6029      	str	r1, [r5, #0]
  FrameBufferAddress = DestAddress;
 800169e:	4d09      	ldr	r5, [pc, #36]	@ (80016c4 <JPEG_Decode_DMA+0x38>)
 80016a0:	602b      	str	r3, [r5, #0]
  Input_frameIndex = 0;
 80016a2:	4d09      	ldr	r5, [pc, #36]	@ (80016c8 <JPEG_Decode_DMA+0x3c>)
 80016a4:	602c      	str	r4, [r5, #0]
  Input_frameSize = FrameSize;
 80016a6:	4d09      	ldr	r5, [pc, #36]	@ (80016cc <JPEG_Decode_DMA+0x40>)
 80016a8:	602e      	str	r6, [r5, #0]
  Jpeg_HWDecodingEnd = 0;
 80016aa:	4d09      	ldr	r5, [pc, #36]	@ (80016d0 <JPEG_Decode_DMA+0x44>)
 80016ac:	602c      	str	r4, [r5, #0]
  if (HAL_JPEG_Decode_DMA(hjpeg, (uint8_t *)JPEGSourceAddress, CHUNK_SIZE_IN, (uint8_t *)FrameBufferAddress, CHUNK_SIZE_OUT) != HAL_OK)
 80016ae:	f006 faab 	bl	8007c08 <HAL_JPEG_Decode_DMA>
    return -1;

  return 1;
 80016b2:	42a0      	cmp	r0, r4
}
 80016b4:	bf14      	ite	ne
 80016b6:	f04f 30ff 	movne.w	r0, #4294967295
 80016ba:	2001      	moveq	r0, #1
 80016bc:	b002      	add	sp, #8
 80016be:	bd70      	pop	{r4, r5, r6, pc}
 80016c0:	240000a0 	.word	0x240000a0
 80016c4:	240000a4 	.word	0x240000a4
 80016c8:	24000098 	.word	0x24000098
 80016cc:	2400009c 	.word	0x2400009c
 80016d0:	240000a8 	.word	0x240000a8

080016d4 <HAL_JPEG_InfoReadyCallback>:
 * @param pInfo: JPEG Info Struct pointer
 * @retval None
 */
void HAL_JPEG_InfoReadyCallback(JPEG_HandleTypeDef *hjpeg, JPEG_ConfTypeDef *pInfo)
{
}
 80016d4:	4770      	bx	lr
 80016d6:	bf00      	nop

080016d8 <HAL_JPEG_GetDataCallback>:
 * @param hjpeg: JPEG handle pointer
 * @param NbDecodedData: Number of decoded (consumed) bytes from input buffer
 * @retval None
 */
void HAL_JPEG_GetDataCallback(JPEG_HandleTypeDef *hjpeg, uint32_t NbDecodedData)
{
 80016d8:	b410      	push	{r4}
  uint32_t inDataLength;
  Input_frameIndex += NbDecodedData;
 80016da:	4c0e      	ldr	r4, [pc, #56]	@ (8001714 <HAL_JPEG_GetDataCallback+0x3c>)
{
 80016dc:	468c      	mov	ip, r1
  if (Input_frameIndex < Input_frameSize)
 80016de:	4a0e      	ldr	r2, [pc, #56]	@ (8001718 <HAL_JPEG_GetDataCallback+0x40>)
  Input_frameIndex += NbDecodedData;
 80016e0:	6823      	ldr	r3, [r4, #0]
  if (Input_frameIndex < Input_frameSize)
 80016e2:	6812      	ldr	r2, [r2, #0]
  Input_frameIndex += NbDecodedData;
 80016e4:	440b      	add	r3, r1
 80016e6:	6023      	str	r3, [r4, #0]
  if (Input_frameIndex < Input_frameSize)
 80016e8:	4293      	cmp	r3, r2
  {
    JPEGSourceAddress = JPEGSourceAddress + NbDecodedData;
 80016ea:	4c0c      	ldr	r4, [pc, #48]	@ (800171c <HAL_JPEG_GetDataCallback+0x44>)
 80016ec:	6821      	ldr	r1, [r4, #0]
  if (Input_frameIndex < Input_frameSize)
 80016ee:	d20b      	bcs.n	8001708 <HAL_JPEG_GetDataCallback+0x30>

    if ((Input_frameSize - Input_frameIndex) >= CHUNK_SIZE_IN)
 80016f0:	1ad2      	subs	r2, r2, r3
    JPEGSourceAddress = JPEGSourceAddress + NbDecodedData;
 80016f2:	4461      	add	r1, ip
    if ((Input_frameSize - Input_frameIndex) >= CHUNK_SIZE_IN)
 80016f4:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
    JPEGSourceAddress = JPEGSourceAddress + NbDecodedData;
 80016f8:	6021      	str	r1, [r4, #0]
  else
  {
    inDataLength = 0;
  }
  HAL_JPEG_ConfigInputBuffer(hjpeg, (uint8_t *)JPEGSourceAddress, inDataLength);
}
 80016fa:	f85d 4b04 	ldr.w	r4, [sp], #4
    if ((Input_frameSize - Input_frameIndex) >= CHUNK_SIZE_IN)
 80016fe:	bf28      	it	cs
 8001700:	f44f 3280 	movcs.w	r2, #65536	@ 0x10000
  HAL_JPEG_ConfigInputBuffer(hjpeg, (uint8_t *)JPEGSourceAddress, inDataLength);
 8001704:	f006 babe 	b.w	8007c84 <HAL_JPEG_ConfigInputBuffer>
    inDataLength = 0;
 8001708:	2200      	movs	r2, #0
}
 800170a:	f85d 4b04 	ldr.w	r4, [sp], #4
  HAL_JPEG_ConfigInputBuffer(hjpeg, (uint8_t *)JPEGSourceAddress, inDataLength);
 800170e:	f006 bab9 	b.w	8007c84 <HAL_JPEG_ConfigInputBuffer>
 8001712:	bf00      	nop
 8001714:	24000098 	.word	0x24000098
 8001718:	2400009c 	.word	0x2400009c
 800171c:	240000a0 	.word	0x240000a0

08001720 <HAL_JPEG_DataReadyCallback>:
 * @retval None
 */
void HAL_JPEG_DataReadyCallback(JPEG_HandleTypeDef *hjpeg, uint8_t *pDataOut, uint32_t OutDataLength)
{
  /* Update JPEG encoder output buffer address*/
  FrameBufferAddress += OutDataLength;
 8001720:	4b05      	ldr	r3, [pc, #20]	@ (8001738 <HAL_JPEG_DataReadyCallback+0x18>)
{
 8001722:	4611      	mov	r1, r2

  HAL_JPEG_ConfigOutputBuffer(hjpeg, (uint8_t *)FrameBufferAddress, CHUNK_SIZE_OUT);
 8001724:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
{
 8001728:	b410      	push	{r4}
  FrameBufferAddress += OutDataLength;
 800172a:	681c      	ldr	r4, [r3, #0]
 800172c:	4421      	add	r1, r4
}
 800172e:	f85d 4b04 	ldr.w	r4, [sp], #4
  FrameBufferAddress += OutDataLength;
 8001732:	6019      	str	r1, [r3, #0]
  HAL_JPEG_ConfigOutputBuffer(hjpeg, (uint8_t *)FrameBufferAddress, CHUNK_SIZE_OUT);
 8001734:	f006 baaa 	b.w	8007c8c <HAL_JPEG_ConfigOutputBuffer>
 8001738:	240000a4 	.word	0x240000a4

0800173c <HAL_JPEG_ErrorCallback>:
 * @param hjpeg: JPEG handle pointer
 * @retval None
 */
void HAL_JPEG_ErrorCallback(JPEG_HandleTypeDef *hjpeg)
{
  Error_Handler();
 800173c:	f000 babc 	b.w	8001cb8 <Error_Handler>

08001740 <HAL_JPEG_DecodeCpltCallback>:
 * @param hjpeg: JPEG handle pointer
 * @retval None
 */
void HAL_JPEG_DecodeCpltCallback(JPEG_HandleTypeDef *hjpeg)
{
  Jpeg_HWDecodingEnd = 1;
 8001740:	4b01      	ldr	r3, [pc, #4]	@ (8001748 <HAL_JPEG_DecodeCpltCallback+0x8>)
 8001742:	2201      	movs	r2, #1
 8001744:	601a      	str	r2, [r3, #0]
}
 8001746:	4770      	bx	lr
 8001748:	240000a8 	.word	0x240000a8

0800174c <SystemClock_Config>:
/**
 * @brief  System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 800174c:	b510      	push	{r4, lr}
 800174e:	b09e      	sub	sp, #120	@ 0x78
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001750:	224c      	movs	r2, #76	@ 0x4c
 8001752:	2100      	movs	r1, #0
 8001754:	a80a      	add	r0, sp, #40	@ 0x28
 8001756:	f00e fa05 	bl	800fb64 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800175a:	2220      	movs	r2, #32
 800175c:	2100      	movs	r1, #0
 800175e:	a802      	add	r0, sp, #8
 8001760:	f00e fa00 	bl	800fb64 <memset>

  /* Enable all clocks */
  RCC->CKGAENR = 0xFFFFFFFF;
 8001764:	4b27      	ldr	r3, [pc, #156]	@ (8001804 <SystemClock_Config+0xb8>)
 8001766:	f04f 32ff 	mov.w	r2, #4294967295

  /* Configure the power supply */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 800176a:	2002      	movs	r0, #2
  RCC->CKGAENR = 0xFFFFFFFF;
 800176c:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8001770:	f007 faa6 	bl	8008cc0 <HAL_PWREx_ConfigSupply>

  /* Configure the voltage scaling */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001774:	4a24      	ldr	r2, [pc, #144]	@ (8001808 <SystemClock_Config+0xbc>)
 8001776:	2300      	movs	r3, #0
 8001778:	9301      	str	r3, [sp, #4]
 800177a:	6993      	ldr	r3, [r2, #24]
 800177c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001780:	6193      	str	r3, [r2, #24]
 8001782:	6993      	ldr	r3, [r2, #24]
 8001784:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001788:	9301      	str	r3, [sp, #4]
 800178a:	9b01      	ldr	r3, [sp, #4]

  /* Wait until the voltage scaling is ready */
  while (!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY))
 800178c:	6993      	ldr	r3, [r2, #24]
 800178e:	049b      	lsls	r3, r3, #18
 8001790:	d5fc      	bpl.n	800178c <SystemClock_Config+0x40>
  {
  }

  /* Initialize the RCC Oscillators according to the specified parameters */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI | RCC_OSCILLATORTYPE_LSE;
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001792:	2101      	movs	r1, #1
  RCC_OscInitStruct.HSEState = RCC_HSI_ON;
  RCC_OscInitStruct.HSEState = RCC_HSI_ON;
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
  RCC_OscInitStruct.HSICalibrationValue = 64;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001794:	2202      	movs	r2, #2
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001796:	2300      	movs	r3, #0
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI | RCC_OSCILLATORTYPE_LSE;
 8001798:	2406      	movs	r4, #6
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800179a:	910c      	str	r1, [sp, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLQ = 6;
  RCC_OscInitStruct.PLL.PLLR = 2;
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800179c:	a80a      	add	r0, sp, #40	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSI_ON;
 800179e:	910b      	str	r1, [sp, #44]	@ 0x2c
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 80017a0:	910d      	str	r1, [sp, #52]	@ 0x34
  RCC_OscInitStruct.HSICalibrationValue = 64;
 80017a2:	2140      	movs	r1, #64	@ 0x40
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI | RCC_OSCILLATORTYPE_LSE;
 80017a4:	940a      	str	r4, [sp, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLQ = 6;
 80017a6:	9418      	str	r4, [sp, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLM = 4;
 80017a8:	2404      	movs	r4, #4
  RCC_OscInitStruct.PLL.PLLP = 2;
 80017aa:	9217      	str	r2, [sp, #92]	@ 0x5c
  RCC_OscInitStruct.HSICalibrationValue = 64;
 80017ac:	910e      	str	r1, [sp, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80017ae:	210c      	movs	r1, #12
  RCC_OscInitStruct.PLL.PLLR = 2;
 80017b0:	9219      	str	r2, [sp, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLM = 4;
 80017b2:	9415      	str	r4, [sp, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80017b4:	931c      	str	r3, [sp, #112]	@ 0x70
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80017b6:	e9cd 2313 	strd	r2, r3, [sp, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLN = 22;
 80017ba:	2216      	movs	r2, #22
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80017bc:	e9cd 131a 	strd	r1, r3, [sp, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLN = 22;
 80017c0:	9216      	str	r2, [sp, #88]	@ 0x58
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80017c2:	f007 fb13 	bl	8008dec <HAL_RCC_OscConfig>
 80017c6:	b9a8      	cbnz	r0, 80017f4 <SystemClock_Config+0xa8>
  {
    Error_Handler();
  }

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_D3PCLK1 | RCC_CLOCKTYPE_D1PCLK1;
 80017c8:	213f      	movs	r1, #63	@ 0x3f
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80017ca:	2203      	movs	r2, #3
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80017cc:	2400      	movs	r4, #0
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80017ce:	2340      	movs	r3, #64	@ 0x40
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80017d0:	a802      	add	r0, sp, #8
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80017d2:	e9cd 1202 	strd	r1, r2, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 80017d6:	2108      	movs	r1, #8
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80017d8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 80017dc:	e9cd 4104 	strd	r4, r1, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80017e0:	2102      	movs	r1, #2
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80017e2:	e9cd 3306 	strd	r3, r3, [sp, #24]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 80017e6:	e9cd 2308 	strd	r2, r3, [sp, #32]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80017ea:	f007 fe71 	bl	80094d0 <HAL_RCC_ClockConfig>
 80017ee:	b920      	cbnz	r0, 80017fa <SystemClock_Config+0xae>
  {
    Error_Handler();
  }
}
 80017f0:	b01e      	add	sp, #120	@ 0x78
 80017f2:	bd10      	pop	{r4, pc}
  while (1)
  {
  }
#else

  HAL_NVIC_SystemReset();
 80017f4:	f002 fe74 	bl	80044e0 <HAL_NVIC_SystemReset>

#endif
}
 80017f8:	e7e6      	b.n	80017c8 <SystemClock_Config+0x7c>
  HAL_NVIC_SystemReset();
 80017fa:	f002 fe71 	bl	80044e0 <HAL_NVIC_SystemReset>
}
 80017fe:	b01e      	add	sp, #120	@ 0x78
 8001800:	bd10      	pop	{r4, pc}
 8001802:	bf00      	nop
 8001804:	58024400 	.word	0x58024400
 8001808:	58024800 	.word	0x58024800

0800180c <MX_ADC1_Init>:
  hadc1.Instance = ADC1;
 800180c:	482b      	ldr	r0, [pc, #172]	@ (80018bc <MX_ADC1_Init+0xb0>)
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 800180e:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
  hadc1.Instance = ADC1;
 8001812:	492b      	ldr	r1, [pc, #172]	@ (80018c0 <MX_ADC1_Init+0xb4>)
  ADC_MultiModeTypeDef multimode = {0};
 8001814:	2300      	movs	r3, #0
{
 8001816:	b510      	push	{r4, lr}
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 8001818:	e9c0 1200 	strd	r1, r2, [r0]
{
 800181c:	b08a      	sub	sp, #40	@ 0x28
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800181e:	2408      	movs	r4, #8
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001820:	2104      	movs	r1, #4
  hadc1.Init.NbrOfConversion = 1;
 8001822:	2201      	movs	r2, #1
  ADC_MultiModeTypeDef multimode = {0};
 8001824:	9300      	str	r3, [sp, #0]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001826:	9303      	str	r3, [sp, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001828:	6101      	str	r1, [r0, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800182a:	8283      	strh	r3, [r0, #20]
  hadc1.Init.NbrOfConversion = 1;
 800182c:	6182      	str	r2, [r0, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800182e:	7703      	strb	r3, [r0, #28]
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8001830:	6343      	str	r3, [r0, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8001832:	f880 3038 	strb.w	r3, [r0, #56]	@ 0x38
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001836:	e9c0 4302 	strd	r4, r3, [r0, #8]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800183a:	e9c0 3309 	strd	r3, r3, [r0, #36]	@ 0x24
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800183e:	e9c0 330b 	strd	r3, r3, [r0, #44]	@ 0x2c
  ADC_MultiModeTypeDef multimode = {0};
 8001842:	e9cd 3301 	strd	r3, r3, [sp, #4]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001846:	e9cd 3304 	strd	r3, r3, [sp, #16]
 800184a:	e9cd 3306 	strd	r3, r3, [sp, #24]
 800184e:	e9cd 3308 	strd	r3, r3, [sp, #32]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001852:	f002 fc3d 	bl	80040d0 <HAL_ADC_Init>
 8001856:	bb18      	cbnz	r0, 80018a0 <MX_ADC1_Init+0x94>
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001858:	2300      	movs	r3, #0
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800185a:	4669      	mov	r1, sp
 800185c:	4817      	ldr	r0, [pc, #92]	@ (80018bc <MX_ADC1_Init+0xb0>)
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800185e:	9300      	str	r3, [sp, #0]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001860:	f002 fd6e 	bl	8004340 <HAL_ADCEx_MultiModeConfigChannel>
 8001864:	bb30      	cbnz	r0, 80018b4 <MX_ADC1_Init+0xa8>
  sConfig.Channel = ADC_CHANNEL_16;
 8001866:	4817      	ldr	r0, [pc, #92]	@ (80018c4 <MX_ADC1_Init+0xb8>)
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001868:	2206      	movs	r2, #6
  sConfig.SamplingTime = ADC_SAMPLETIME_810CYCLES_5;
 800186a:	2407      	movs	r4, #7
  sConfig.Offset = 0;
 800186c:	2300      	movs	r3, #0
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800186e:	a903      	add	r1, sp, #12
  sConfig.OffsetSignedSaturation = DISABLE;
 8001870:	f88d 3025 	strb.w	r3, [sp, #37]	@ 0x25
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001874:	e9cd 0203 	strd	r0, r2, [sp, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001878:	f240 70ff 	movw	r0, #2047	@ 0x7ff
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800187c:	2204      	movs	r2, #4
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800187e:	e9cd 4005 	strd	r4, r0, [sp, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001882:	480e      	ldr	r0, [pc, #56]	@ (80018bc <MX_ADC1_Init+0xb0>)
  sConfig.Offset = 0;
 8001884:	e9cd 2307 	strd	r2, r3, [sp, #28]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001888:	f001 fed0 	bl	800362c <HAL_ADC_ConfigChannel>
 800188c:	b978      	cbnz	r0, 80018ae <MX_ADC1_Init+0xa2>
  if (HAL_ADCEx_Calibration_Start(&hadc1, ADC_CALIB_OFFSET, ADC_SINGLE_ENDED) != HAL_OK)
 800188e:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8001892:	2100      	movs	r1, #0
 8001894:	4809      	ldr	r0, [pc, #36]	@ (80018bc <MX_ADC1_Init+0xb0>)
 8001896:	f002 fd01 	bl	800429c <HAL_ADCEx_Calibration_Start>
 800189a:	b920      	cbnz	r0, 80018a6 <MX_ADC1_Init+0x9a>
}
 800189c:	b00a      	add	sp, #40	@ 0x28
 800189e:	bd10      	pop	{r4, pc}
  HAL_NVIC_SystemReset();
 80018a0:	f002 fe1e 	bl	80044e0 <HAL_NVIC_SystemReset>
}
 80018a4:	e7d8      	b.n	8001858 <MX_ADC1_Init+0x4c>
  HAL_NVIC_SystemReset();
 80018a6:	f002 fe1b 	bl	80044e0 <HAL_NVIC_SystemReset>
}
 80018aa:	b00a      	add	sp, #40	@ 0x28
 80018ac:	bd10      	pop	{r4, pc}
  HAL_NVIC_SystemReset();
 80018ae:	f002 fe17 	bl	80044e0 <HAL_NVIC_SystemReset>
}
 80018b2:	e7ec      	b.n	800188e <MX_ADC1_Init+0x82>
  HAL_NVIC_SystemReset();
 80018b4:	f002 fe14 	bl	80044e0 <HAL_NVIC_SystemReset>
}
 80018b8:	e7d5      	b.n	8001866 <MX_ADC1_Init+0x5a>
 80018ba:	bf00      	nop
 80018bc:	240000c4 	.word	0x240000c4
 80018c0:	40022000 	.word	0x40022000
 80018c4:	43210000 	.word	0x43210000

080018c8 <main>:
  \details Turns on I-Cache
  */
__STATIC_FORCEINLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 80018c8:	4acb      	ldr	r2, [pc, #812]	@ (8001bf8 <main+0x330>)
 80018ca:	6953      	ldr	r3, [r2, #20]
 80018cc:	f413 3300 	ands.w	r3, r3, #131072	@ 0x20000
{
 80018d0:	b570      	push	{r4, r5, r6, lr}
 80018d2:	b08e      	sub	sp, #56	@ 0x38
 80018d4:	d111      	bne.n	80018fa <main+0x32>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80018d6:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80018da:	f3bf 8f6f 	isb	sy

    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 80018de:	f8c2 3250 	str.w	r3, [r2, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 80018e2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80018e6:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 80018ea:	6953      	ldr	r3, [r2, #20]
 80018ec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80018f0:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80018f2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80018f6:	f3bf 8f6f 	isb	sy
  HAL_Init();
 80018fa:	f001 fdb9 	bl	8003470 <HAL_Init>
 * @brief  GPIO initialization
 * @retval None
 */
static void MX_GPIO_Init(void)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018fe:	2400      	movs	r4, #0
  SystemClock_Config();
 8001900:	f7ff ff24 	bl	800174c <SystemClock_Config>
  HAL_Delay(500);
 8001904:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001908:	f001 fdf4 	bl	80034f4 <HAL_Delay>

  __HAL_RCC_GPIOH_CLK_ENABLE();
 800190c:	4bbb      	ldr	r3, [pc, #748]	@ (8001bfc <main+0x334>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();
  __HAL_RCC_GPIOC_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();

  GPIO_InitStruct.Pin = GPIO_PIN_12;
 800190e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001912:	48bb      	ldr	r0, [pc, #748]	@ (8001c00 <main+0x338>)
  HAL_GPIO_WritePin(GPIOB, GC9A01_RST_Pin | GC9A01_BL_Pin, GPIO_PIN_SET);
  HAL_GPIO_WritePin(GPIOC, PLUS_BTN_Pin | SET_BTN_Pin | MINUS_BTN_Pin, GPIO_PIN_SET);

  /* Configure GPIO pins : GC9A01_CS_Pin GC9A01_DC_Pin GC9A01_RST_Pin GC9A01_BL_Pin */
  GPIO_InitStruct.Pin = GC9A01_CS_Pin | GC9A01_DC_Pin | GC9A01_RST_Pin | GC9A01_BL_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001914:	2601      	movs	r6, #1
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);

  /* Configure GPIO pins : PLUS_BTN_Pin SET_BTN_Pin MINUS_BTN_Pin */
  GPIO_InitStruct.Pin = PLUS_BTN_Pin | SET_BTN_Pin | MINUS_BTN_Pin;
 8001916:	2507      	movs	r5, #7
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001918:	e9cd 440a 	strd	r4, r4, [sp, #40]	@ 0x28
 800191c:	e9cd 440c 	strd	r4, r4, [sp, #48]	@ 0x30
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001920:	f8d3 2140 	ldr.w	r2, [r3, #320]	@ 0x140
 8001924:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8001928:	f8c3 2140 	str.w	r2, [r3, #320]	@ 0x140
 800192c:	f8d3 2140 	ldr.w	r2, [r3, #320]	@ 0x140
 8001930:	f002 0280 	and.w	r2, r2, #128	@ 0x80
 8001934:	9204      	str	r2, [sp, #16]
 8001936:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001938:	f8d3 2140 	ldr.w	r2, [r3, #320]	@ 0x140
 800193c:	f042 0201 	orr.w	r2, r2, #1
 8001940:	f8c3 2140 	str.w	r2, [r3, #320]	@ 0x140
 8001944:	f8d3 2140 	ldr.w	r2, [r3, #320]	@ 0x140
 8001948:	f002 0201 	and.w	r2, r2, #1
 800194c:	9205      	str	r2, [sp, #20]
 800194e:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001950:	f8d3 2140 	ldr.w	r2, [r3, #320]	@ 0x140
 8001954:	f042 0202 	orr.w	r2, r2, #2
 8001958:	f8c3 2140 	str.w	r2, [r3, #320]	@ 0x140
 800195c:	f8d3 2140 	ldr.w	r2, [r3, #320]	@ 0x140
 8001960:	f002 0202 	and.w	r2, r2, #2
 8001964:	9206      	str	r2, [sp, #24]
 8001966:	9a06      	ldr	r2, [sp, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001968:	f8d3 2140 	ldr.w	r2, [r3, #320]	@ 0x140
 800196c:	f042 0204 	orr.w	r2, r2, #4
 8001970:	f8c3 2140 	str.w	r2, [r3, #320]	@ 0x140
 8001974:	f8d3 2140 	ldr.w	r2, [r3, #320]	@ 0x140
 8001978:	f002 0204 	and.w	r2, r2, #4
 800197c:	9207      	str	r2, [sp, #28]
 800197e:	9a07      	ldr	r2, [sp, #28]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001980:	f8d3 2140 	ldr.w	r2, [r3, #320]	@ 0x140
 8001984:	f042 0208 	orr.w	r2, r2, #8
 8001988:	f8c3 2140 	str.w	r2, [r3, #320]	@ 0x140
 800198c:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001990:	9109      	str	r1, [sp, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001992:	a909      	add	r1, sp, #36	@ 0x24
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001994:	f003 0308 	and.w	r3, r3, #8
 8001998:	9308      	str	r3, [sp, #32]
 800199a:	9b08      	ldr	r3, [sp, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800199c:	f004 fba4 	bl	80060e8 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(GPIOB, GC9A01_CS_Pin | GC9A01_DC_Pin, GPIO_PIN_RESET);
 80019a0:	4622      	mov	r2, r4
 80019a2:	2103      	movs	r1, #3
 80019a4:	4897      	ldr	r0, [pc, #604]	@ (8001c04 <main+0x33c>)
 80019a6:	f004 fdb1 	bl	800650c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GC9A01_RST_Pin | GC9A01_BL_Pin, GPIO_PIN_SET);
 80019aa:	2201      	movs	r2, #1
 80019ac:	f240 4104 	movw	r1, #1028	@ 0x404
 80019b0:	4894      	ldr	r0, [pc, #592]	@ (8001c04 <main+0x33c>)
 80019b2:	f004 fdab 	bl	800650c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, PLUS_BTN_Pin | SET_BTN_Pin | MINUS_BTN_Pin, GPIO_PIN_SET);
 80019b6:	2201      	movs	r2, #1
 80019b8:	2107      	movs	r1, #7
 80019ba:	4893      	ldr	r0, [pc, #588]	@ (8001c08 <main+0x340>)
 80019bc:	f004 fda6 	bl	800650c <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = GC9A01_CS_Pin | GC9A01_DC_Pin | GC9A01_RST_Pin | GC9A01_BL_Pin;
 80019c0:	f240 4307 	movw	r3, #1031	@ 0x407
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019c4:	a909      	add	r1, sp, #36	@ 0x24
 80019c6:	488f      	ldr	r0, [pc, #572]	@ (8001c04 <main+0x33c>)
  GPIO_InitStruct.Pin = GC9A01_CS_Pin | GC9A01_DC_Pin | GC9A01_RST_Pin | GC9A01_BL_Pin;
 80019c8:	9309      	str	r3, [sp, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019ca:	940c      	str	r4, [sp, #48]	@ 0x30
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019cc:	e9cd 640a 	strd	r6, r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019d0:	f004 fb8a 	bl	80060e8 <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80019d4:	960b      	str	r6, [sp, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80019d6:	f44f 1604 	mov.w	r6, #2162688	@ 0x210000
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80019da:	a909      	add	r1, sp, #36	@ 0x24
 80019dc:	488a      	ldr	r0, [pc, #552]	@ (8001c08 <main+0x340>)
  GPIO_InitStruct.Pin = PLUS_BTN_Pin | SET_BTN_Pin | MINUS_BTN_Pin;
 80019de:	9509      	str	r5, [sp, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80019e0:	960a      	str	r6, [sp, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80019e2:	f004 fb81 	bl	80060e8 <HAL_GPIO_Init>

  /* Configure GPIO pins : FXLS8974CF_INT_Pin */
  GPIO_InitStruct.Pin = FXLS8974CF_INT_Pin;
 80019e6:	2320      	movs	r3, #32
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(FXLS8974CF_INT_Port, &GPIO_InitStruct);
 80019e8:	a909      	add	r1, sp, #36	@ 0x24
 80019ea:	4886      	ldr	r0, [pc, #536]	@ (8001c04 <main+0x33c>)
  GPIO_InitStruct.Pin = FXLS8974CF_INT_Pin;
 80019ec:	9309      	str	r3, [sp, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80019ee:	960a      	str	r6, [sp, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019f0:	940b      	str	r4, [sp, #44]	@ 0x2c
  HAL_GPIO_Init(FXLS8974CF_INT_Port, &GPIO_InitStruct);
 80019f2:	f004 fb79 	bl	80060e8 <HAL_GPIO_Init>

  /* Enable interrupts on buttons */
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80019f6:	4622      	mov	r2, r4
 80019f8:	4621      	mov	r1, r4
 80019fa:	2006      	movs	r0, #6
 80019fc:	f002 fd14 	bl	8004428 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001a00:	2006      	movs	r0, #6
 8001a02:	f002 fd4d 	bl	80044a0 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8001a06:	4622      	mov	r2, r4
 8001a08:	4621      	mov	r1, r4
 8001a0a:	4628      	mov	r0, r5
 8001a0c:	f002 fd0c 	bl	8004428 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8001a10:	4628      	mov	r0, r5
 8001a12:	f002 fd45 	bl	80044a0 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8001a16:	4622      	mov	r2, r4
 8001a18:	4621      	mov	r1, r4
 8001a1a:	2008      	movs	r0, #8
 8001a1c:	f002 fd04 	bl	8004428 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8001a20:	2008      	movs	r0, #8
 8001a22:	f002 fd3d 	bl	80044a0 <HAL_NVIC_EnableIRQ>

  /* Enable interrupts from accelerometer */
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001a26:	4622      	mov	r2, r4
 8001a28:	4621      	mov	r1, r4
 8001a2a:	2017      	movs	r0, #23
 8001a2c:	f002 fcfc 	bl	8004428 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001a30:	2017      	movs	r0, #23
 8001a32:	f002 fd35 	bl	80044a0 <HAL_NVIC_EnableIRQ>
  DMA2D_Handle.Instance = DMA2D;
 8001a36:	4875      	ldr	r0, [pc, #468]	@ (8001c0c <main+0x344>)
 8001a38:	4b75      	ldr	r3, [pc, #468]	@ (8001c10 <main+0x348>)
  DMA2D_Handle.Init.OutputOffset = 0;
 8001a3a:	60c4      	str	r4, [r0, #12]
  DMA2D_Handle.Instance = DMA2D;
 8001a3c:	6003      	str	r3, [r0, #0]
  DMA2D_Handle.LayerCfg[1].ChromaSubSampling = DMA2D_NO_CSS;
 8001a3e:	65c4      	str	r4, [r0, #92]	@ 0x5c
  DMA2D_Handle.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 8001a40:	e9c0 4401 	strd	r4, r4, [r0, #4]
  DMA2D_Handle.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 8001a44:	e9c0 4411 	strd	r4, r4, [r0, #68]	@ 0x44
  DMA2D_Handle.LayerCfg[1].InputAlpha = 0;
 8001a48:	e9c0 4413 	strd	r4, r4, [r0, #76]	@ 0x4c
  DMA2D_Handle.LayerCfg[1].RedBlueSwap = DMA2D_RB_REGULAR;
 8001a4c:	e9c0 4415 	strd	r4, r4, [r0, #84]	@ 0x54
  if (HAL_DMA2D_Init(&DMA2D_Handle) != HAL_OK)
 8001a50:	f004 f9ac 	bl	8005dac <HAL_DMA2D_Init>
 8001a54:	2800      	cmp	r0, #0
 8001a56:	f040 8127 	bne.w	8001ca8 <main+0x3e0>
  if (HAL_DMA2D_ConfigLayer(&DMA2D_Handle, 1) != HAL_OK)
 8001a5a:	2101      	movs	r1, #1
 8001a5c:	486b      	ldr	r0, [pc, #428]	@ (8001c0c <main+0x344>)
 8001a5e:	f004 fad9 	bl	8006014 <HAL_DMA2D_ConfigLayer>
 8001a62:	2800      	cmp	r0, #0
 8001a64:	f040 811d 	bne.w	8001ca2 <main+0x3da>
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 8001a68:	2400      	movs	r4, #0
  hsd1.Instance = SDMMC1;
 8001a6a:	4b6a      	ldr	r3, [pc, #424]	@ (8001c14 <main+0x34c>)
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001a6c:	4a63      	ldr	r2, [pc, #396]	@ (8001bfc <main+0x334>)
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_ENABLE;
 8001a6e:	f44f 4580 	mov.w	r5, #16384	@ 0x4000
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 8001a72:	4969      	ldr	r1, [pc, #420]	@ (8001c18 <main+0x350>)
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8001a74:	609c      	str	r4, [r3, #8]
  hsd1.Init.ClockDiv = 0;
 8001a76:	615c      	str	r4, [r3, #20]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 8001a78:	e9c3 1400 	strd	r1, r4, [r3]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001a7c:	f8d2 1138 	ldr.w	r1, [r2, #312]	@ 0x138
 8001a80:	f041 0101 	orr.w	r1, r1, #1
 8001a84:	f8c2 1138 	str.w	r1, [r2, #312]	@ 0x138
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8001a88:	4621      	mov	r1, r4
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001a8a:	f8d2 2138 	ldr.w	r2, [r2, #312]	@ 0x138
 8001a8e:	f002 0201 	and.w	r2, r2, #1
 8001a92:	9203      	str	r2, [sp, #12]
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8001a94:	4622      	mov	r2, r4
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001a96:	9803      	ldr	r0, [sp, #12]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_ENABLE;
 8001a98:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8001a9c:	e9c3 5003 	strd	r5, r0, [r3, #12]
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8001aa0:	200b      	movs	r0, #11
 8001aa2:	f002 fcc1 	bl	8004428 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8001aa6:	200b      	movs	r0, #11
 8001aa8:	f002 fcfa 	bl	80044a0 <HAL_NVIC_EnableIRQ>
  hspi1.Instance = SPI1;
 8001aac:	485b      	ldr	r0, [pc, #364]	@ (8001c1c <main+0x354>)
 8001aae:	4a5c      	ldr	r2, [pc, #368]	@ (8001c20 <main+0x358>)
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001ab0:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
  hspi1.Init.CRCPolynomial = 0x0;
 8001ab4:	62c4      	str	r4, [r0, #44]	@ 0x2c
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001ab6:	e9c0 2300 	strd	r2, r3, [r0]
  hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 8001aba:	f44f 22c0 	mov.w	r2, #393216	@ 0x60000
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001abe:	2307      	movs	r3, #7
 8001ac0:	e9c0 2302 	strd	r2, r3, [r0, #8]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001ac4:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001ac8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001acc:	e9c0 4404 	strd	r4, r4, [r0, #16]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001ad0:	e9c0 4407 	strd	r4, r4, [r0, #28]
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001ad4:	e9c0 4409 	strd	r4, r4, [r0, #36]	@ 0x24
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001ad8:	6182      	str	r2, [r0, #24]
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8001ada:	e9c0 340d 	strd	r3, r4, [r0, #52]	@ 0x34
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001ade:	e9c0 440f 	strd	r4, r4, [r0, #60]	@ 0x3c
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8001ae2:	e9c0 4411 	strd	r4, r4, [r0, #68]	@ 0x44
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8001ae6:	e9c0 4413 	strd	r4, r4, [r0, #76]	@ 0x4c
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8001aea:	e9c0 4415 	strd	r4, r4, [r0, #84]	@ 0x54
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001aee:	f00a fb31 	bl	800c154 <HAL_SPI_Init>
 8001af2:	2800      	cmp	r0, #0
 8001af4:	f040 80d2 	bne.w	8001c9c <main+0x3d4>
  RTC_TimeTypeDef sTime = {0};
 8001af8:	2300      	movs	r3, #0
  hrtc.Instance = RTC;
 8001afa:	484a      	ldr	r0, [pc, #296]	@ (8001c24 <main+0x35c>)
 8001afc:	494a      	ldr	r1, [pc, #296]	@ (8001c28 <main+0x360>)
  hrtc.Init.AsynchPrediv = 127;
 8001afe:	227f      	movs	r2, #127	@ 0x7f
  RTC_TimeTypeDef sTime = {0};
 8001b00:	930d      	str	r3, [sp, #52]	@ 0x34
  hrtc.Init.AsynchPrediv = 127;
 8001b02:	6082      	str	r2, [r0, #8]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001b04:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
  RTC_DateTypeDef sDate = {0};
 8001b08:	9302      	str	r3, [sp, #8]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8001b0a:	6143      	str	r3, [r0, #20]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001b0c:	e9c0 1300 	strd	r1, r3, [r0]
  hrtc.Init.SynchPrediv = 255;
 8001b10:	21ff      	movs	r1, #255	@ 0xff
  RTC_TimeTypeDef sTime = {0};
 8001b12:	e9cd 3309 	strd	r3, r3, [sp, #36]	@ 0x24
 8001b16:	e9cd 330b 	strd	r3, r3, [sp, #44]	@ 0x2c
  hrtc.Init.SynchPrediv = 255;
 8001b1a:	e9c0 1303 	strd	r1, r3, [r0, #12]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001b1e:	e9c0 3206 	strd	r3, r2, [r0, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001b22:	f009 fab7 	bl	800b094 <HAL_RTC_Init>
 8001b26:	2800      	cmp	r0, #0
 8001b28:	f040 80b5 	bne.w	8001c96 <main+0x3ce>
  sTime.Hours = 0;
 8001b2c:	2200      	movs	r2, #0
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8001b2e:	a909      	add	r1, sp, #36	@ 0x24
 8001b30:	483c      	ldr	r0, [pc, #240]	@ (8001c24 <main+0x35c>)
  sTime.Hours = 0;
 8001b32:	f8ad 2024 	strh.w	r2, [sp, #36]	@ 0x24
  sTime.Seconds = 0;
 8001b36:	f88d 2026 	strb.w	r2, [sp, #38]	@ 0x26
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001b3a:	e9cd 220c 	strd	r2, r2, [sp, #48]	@ 0x30
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8001b3e:	f009 fb1d 	bl	800b17c <HAL_RTC_SetTime>
 8001b42:	2800      	cmp	r0, #0
 8001b44:	f040 80a4 	bne.w	8001c90 <main+0x3c8>
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8001b48:	4b38      	ldr	r3, [pc, #224]	@ (8001c2c <main+0x364>)
  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8001b4a:	2200      	movs	r2, #0
 8001b4c:	a902      	add	r1, sp, #8
 8001b4e:	4835      	ldr	r0, [pc, #212]	@ (8001c24 <main+0x35c>)
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8001b50:	9302      	str	r3, [sp, #8]
  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8001b52:	f009 fbb5 	bl	800b2c0 <HAL_RTC_SetDate>
 8001b56:	2800      	cmp	r0, #0
 8001b58:	f040 8097 	bne.w	8001c8a <main+0x3c2>
  hi2c1.Instance = I2C1;
 8001b5c:	4834      	ldr	r0, [pc, #208]	@ (8001c30 <main+0x368>)
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001b5e:	2300      	movs	r3, #0
 8001b60:	4934      	ldr	r1, [pc, #208]	@ (8001c34 <main+0x36c>)
 8001b62:	2401      	movs	r4, #1
 8001b64:	4a34      	ldr	r2, [pc, #208]	@ (8001c38 <main+0x370>)
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001b66:	6203      	str	r3, [r0, #32]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001b68:	e880 001e 	stmia.w	r0, {r1, r2, r3, r4}
  hi2c1.Init.OwnAddress2 = 0;
 8001b6c:	e9c0 3304 	strd	r3, r3, [r0, #16]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001b70:	e9c0 3306 	strd	r3, r3, [r0, #24]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001b74:	f004 fcdc 	bl	8006530 <HAL_I2C_Init>
 8001b78:	2800      	cmp	r0, #0
 8001b7a:	f040 8083 	bne.w	8001c84 <main+0x3bc>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001b7e:	2100      	movs	r1, #0
 8001b80:	482b      	ldr	r0, [pc, #172]	@ (8001c30 <main+0x368>)
 8001b82:	f005 fbaf 	bl	80072e4 <HAL_I2CEx_ConfigAnalogFilter>
 8001b86:	2800      	cmp	r0, #0
 8001b88:	d179      	bne.n	8001c7e <main+0x3b6>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001b8a:	2100      	movs	r1, #0
 8001b8c:	4828      	ldr	r0, [pc, #160]	@ (8001c30 <main+0x368>)
 8001b8e:	f005 fbd3 	bl	8007338 <HAL_I2CEx_ConfigDigitalFilter>
 8001b92:	2800      	cmp	r0, #0
 8001b94:	d170      	bne.n	8001c78 <main+0x3b0>
  MX_ADC1_Init();
 8001b96:	f7ff fe39 	bl	800180c <MX_ADC1_Init>
  JPEG_Handle.Instance = JPEG;
 8001b9a:	4828      	ldr	r0, [pc, #160]	@ (8001c3c <main+0x374>)
 8001b9c:	4b28      	ldr	r3, [pc, #160]	@ (8001c40 <main+0x378>)
 8001b9e:	6003      	str	r3, [r0, #0]
  if (HAL_JPEG_Init(&JPEG_Handle) != HAL_OK)
 8001ba0:	f005 fefa 	bl	8007998 <HAL_JPEG_Init>
 8001ba4:	2800      	cmp	r0, #0
 8001ba6:	d164      	bne.n	8001c72 <main+0x3aa>
  HAL_Delay(500);
 8001ba8:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001bac:	4c25      	ldr	r4, [pc, #148]	@ (8001c44 <main+0x37c>)
 8001bae:	f001 fca1 	bl	80034f4 <HAL_Delay>
  for (int i = 0; i < (LCD_X_SIZE * LCD_Y_SIZE * 2); i++)
 8001bb2:	2300      	movs	r3, #0
    outputData[i] = 0xff;
 8001bb4:	21ff      	movs	r1, #255	@ 0xff
 8001bb6:	6822      	ldr	r2, [r4, #0]
 8001bb8:	54d1      	strb	r1, [r2, r3]
  for (int i = 0; i < (LCD_X_SIZE * LCD_Y_SIZE * 2); i++)
 8001bba:	3301      	adds	r3, #1
 8001bbc:	f5b3 3fe1 	cmp.w	r3, #115200	@ 0x1c200
 8001bc0:	d1f9      	bne.n	8001bb6 <main+0x2ee>
  GC9A01_Init();
 8001bc2:	f7ff f87d 	bl	8000cc0 <GC9A01_Init>
  lcd_draw(outputData); // White screen after the init
 8001bc6:	6820      	ldr	r0, [r4, #0]
 8001bc8:	f001 f81c 	bl	8002c04 <lcd_draw>
  FXLS8974_I2C_Init(&acc_Handle, &hi2c1, HAL_I2C_Master_Seq_Transmit_IT, HAL_I2C_Master_Seq_Receive_IT, FXLS8974_DEVICE_ADDRESS_SA0_0);
 8001bcc:	2430      	movs	r4, #48	@ 0x30
  HAL_Delay(500);
 8001bce:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001bd2:	f001 fc8f 	bl	80034f4 <HAL_Delay>
  HAL_GPIO_WritePin(GC9A01_BL_GPIO_Port, GC9A01_BL_Pin, RESET);
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001bdc:	4809      	ldr	r0, [pc, #36]	@ (8001c04 <main+0x33c>)
 8001bde:	f004 fc95 	bl	800650c <HAL_GPIO_WritePin>
  FXLS8974_I2C_Init(&acc_Handle, &hi2c1, HAL_I2C_Master_Seq_Transmit_IT, HAL_I2C_Master_Seq_Receive_IT, FXLS8974_DEVICE_ADDRESS_SA0_0);
 8001be2:	4b19      	ldr	r3, [pc, #100]	@ (8001c48 <main+0x380>)
 8001be4:	4a19      	ldr	r2, [pc, #100]	@ (8001c4c <main+0x384>)
 8001be6:	4912      	ldr	r1, [pc, #72]	@ (8001c30 <main+0x368>)
 8001be8:	4819      	ldr	r0, [pc, #100]	@ (8001c50 <main+0x388>)
 8001bea:	9400      	str	r4, [sp, #0]
 8001bec:	f7fe fe1c 	bl	8000828 <FXLS8974_I2C_Init>
  if (smart_watch_init() != OK)
 8001bf0:	f000 fa54 	bl	800209c <smart_watch_init>
 8001bf4:	2801      	cmp	r0, #1
 8001bf6:	e02d      	b.n	8001c54 <main+0x38c>
 8001bf8:	e000ed00 	.word	0xe000ed00
 8001bfc:	58024400 	.word	0x58024400
 8001c00:	58020000 	.word	0x58020000
 8001c04:	58020400 	.word	0x58020400
 8001c08:	58020800 	.word	0x58020800
 8001c0c:	240001b8 	.word	0x240001b8
 8001c10:	52001000 	.word	0x52001000
 8001c14:	24000378 	.word	0x24000378
 8001c18:	52007000 	.word	0x52007000
 8001c1c:	240002f0 	.word	0x240002f0
 8001c20:	40013000 	.word	0x40013000
 8001c24:	2400017c 	.word	0x2400017c
 8001c28:	58004000 	.word	0x58004000
 8001c2c:	00010101 	.word	0x00010101
 8001c30:	24000128 	.word	0x24000128
 8001c34:	40005400 	.word	0x40005400
 8001c38:	10b0c4ff 	.word	0x10b0c4ff
 8001c3c:	24000220 	.word	0x24000220
 8001c40:	52003000 	.word	0x52003000
 8001c44:	24000004 	.word	0x24000004
 8001c48:	0800673d 	.word	0x0800673d
 8001c4c:	080065e5 	.word	0x080065e5
 8001c50:	240000ac 	.word	0x240000ac
 8001c54:	d001      	beq.n	8001c5a <main+0x392>
  HAL_NVIC_SystemReset();
 8001c56:	f002 fc43 	bl	80044e0 <HAL_NVIC_SystemReset>
  HAL_Delay(500);
 8001c5a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001c5e:	f001 fc49 	bl	80034f4 <HAL_Delay>
    if (smart_watch_process() != OK)
 8001c62:	f000 fa5d 	bl	8002120 <smart_watch_process>
 8001c66:	2801      	cmp	r0, #1
 8001c68:	d100      	bne.n	8001c6c <main+0x3a4>
  while (1)
 8001c6a:	e7fe      	b.n	8001c6a <main+0x3a2>
  HAL_NVIC_SystemReset();
 8001c6c:	f002 fc38 	bl	80044e0 <HAL_NVIC_SystemReset>
}
 8001c70:	e7fb      	b.n	8001c6a <main+0x3a2>
  HAL_NVIC_SystemReset();
 8001c72:	f002 fc35 	bl	80044e0 <HAL_NVIC_SystemReset>
}
 8001c76:	e797      	b.n	8001ba8 <main+0x2e0>
  HAL_NVIC_SystemReset();
 8001c78:	f002 fc32 	bl	80044e0 <HAL_NVIC_SystemReset>
}
 8001c7c:	e78b      	b.n	8001b96 <main+0x2ce>
  HAL_NVIC_SystemReset();
 8001c7e:	f002 fc2f 	bl	80044e0 <HAL_NVIC_SystemReset>
}
 8001c82:	e782      	b.n	8001b8a <main+0x2c2>
  HAL_NVIC_SystemReset();
 8001c84:	f002 fc2c 	bl	80044e0 <HAL_NVIC_SystemReset>
}
 8001c88:	e779      	b.n	8001b7e <main+0x2b6>
  HAL_NVIC_SystemReset();
 8001c8a:	f002 fc29 	bl	80044e0 <HAL_NVIC_SystemReset>
}
 8001c8e:	e765      	b.n	8001b5c <main+0x294>
  HAL_NVIC_SystemReset();
 8001c90:	f002 fc26 	bl	80044e0 <HAL_NVIC_SystemReset>
}
 8001c94:	e758      	b.n	8001b48 <main+0x280>
  HAL_NVIC_SystemReset();
 8001c96:	f002 fc23 	bl	80044e0 <HAL_NVIC_SystemReset>
}
 8001c9a:	e747      	b.n	8001b2c <main+0x264>
  HAL_NVIC_SystemReset();
 8001c9c:	f002 fc20 	bl	80044e0 <HAL_NVIC_SystemReset>
}
 8001ca0:	e72a      	b.n	8001af8 <main+0x230>
  HAL_NVIC_SystemReset();
 8001ca2:	f002 fc1d 	bl	80044e0 <HAL_NVIC_SystemReset>
}
 8001ca6:	e6df      	b.n	8001a68 <main+0x1a0>
  HAL_NVIC_SystemReset();
 8001ca8:	f002 fc1a 	bl	80044e0 <HAL_NVIC_SystemReset>
}
 8001cac:	e6d5      	b.n	8001a5a <main+0x192>
 8001cae:	bf00      	nop

08001cb0 <get_acc_addr>:
}
 8001cb0:	4800      	ldr	r0, [pc, #0]	@ (8001cb4 <get_acc_addr+0x4>)
 8001cb2:	4770      	bx	lr
 8001cb4:	240000ac 	.word	0x240000ac

08001cb8 <Error_Handler>:
  HAL_NVIC_SystemReset();
 8001cb8:	f002 bc12 	b.w	80044e0 <HAL_NVIC_SystemReset>

08001cbc <file_handler>:
 * 
 * @param openFile 
 * @return int 
 */
static int file_handler(uint8_t openFile)
{
 8001cbc:	b530      	push	{r4, r5, lr}
	/* Each file takes 1m */

	static uint8_t new_file_flag = 1;

	if (new_file_flag || openFile)
 8001cbe:	4c2b      	ldr	r4, [pc, #172]	@ (8001d6c <file_handler+0xb0>)
{
 8001cc0:	b085      	sub	sp, #20
	if (new_file_flag || openFile)
 8001cc2:	7823      	ldrb	r3, [r4, #0]
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d131      	bne.n	8001d2c <file_handler+0x70>
 8001cc8:	b340      	cbz	r0, 8001d1c <file_handler+0x60>
	{
		if (openFile)
			f_close(&MJPEG_File);
 8001cca:	4829      	ldr	r0, [pc, #164]	@ (8001d70 <file_handler+0xb4>)
 8001ccc:	f00d fcb6 	bl	800f63c <f_close>

		new_file_flag = 0;
 8001cd0:	2100      	movs	r1, #0

		char file_idx_str[4];
		snprintf(file_idx_str, sizeof(file_idx_str), "%03d", video.file_idx);
 8001cd2:	4d28      	ldr	r5, [pc, #160]	@ (8001d74 <file_handler+0xb8>)
 8001cd4:	4a28      	ldr	r2, [pc, #160]	@ (8001d78 <file_handler+0xbc>)
 8001cd6:	a803      	add	r0, sp, #12
 8001cd8:	8aab      	ldrh	r3, [r5, #20]
		new_file_flag = 0;
 8001cda:	7021      	strb	r1, [r4, #0]
		snprintf(file_idx_str, sizeof(file_idx_str), "%03d", video.file_idx);
 8001cdc:	2104      	movs	r1, #4
 8001cde:	f00d ff0d 	bl	800fafc <sniprintf>
		snprintf(name, sizeof(name), "a%s.avi", file_idx_str);
 8001ce2:	4a26      	ldr	r2, [pc, #152]	@ (8001d7c <file_handler+0xc0>)
 8001ce4:	210e      	movs	r1, #14
 8001ce6:	ab03      	add	r3, sp, #12
 8001ce8:	4825      	ldr	r0, [pc, #148]	@ (8001d80 <file_handler+0xc4>)
 8001cea:	f00d ff07 	bl	800fafc <sniprintf>

		/* Open the MJPEG avi file with read access */
		if (f_open(&MJPEG_File, name, FA_READ) == FR_OK)
 8001cee:	2201      	movs	r2, #1
 8001cf0:	4923      	ldr	r1, [pc, #140]	@ (8001d80 <file_handler+0xc4>)
 8001cf2:	481f      	ldr	r0, [pc, #124]	@ (8001d70 <file_handler+0xb4>)
 8001cf4:	f00d f9f2 	bl	800f0dc <f_open>
 8001cf8:	b110      	cbz	r0, 8001d00 <file_handler+0x44>
{
 8001cfa:	2000      	movs	r0, #0
			return 0;

		new_file_flag = 1;
	}
	return 1;
}
 8001cfc:	b005      	add	sp, #20
 8001cfe:	bd30      	pop	{r4, r5, pc}
			if (AVI_ParserInit(&AVI_Handel, &MJPEG_File, MJPEG_VideoBuffer, MJPEG_VID_BUFFER_SIZE, MJPEG_AudioBuffer, MJPEG_AUD_BUFFER_SIZE) != 0)
 8001d00:	4920      	ldr	r1, [pc, #128]	@ (8001d84 <file_handler+0xc8>)
			video.isfirstFrame = 1;
 8001d02:	2201      	movs	r2, #1
			if (AVI_ParserInit(&AVI_Handel, &MJPEG_File, MJPEG_VideoBuffer, MJPEG_VID_BUFFER_SIZE, MJPEG_AudioBuffer, MJPEG_AUD_BUFFER_SIZE) != 0)
 8001d04:	9001      	str	r0, [sp, #4]
 8001d06:	f44f 4348 	mov.w	r3, #51200	@ 0xc800
 8001d0a:	9100      	str	r1, [sp, #0]
 8001d0c:	481e      	ldr	r0, [pc, #120]	@ (8001d88 <file_handler+0xcc>)
			video.isfirstFrame = 1;
 8001d0e:	75aa      	strb	r2, [r5, #22]
			if (AVI_ParserInit(&AVI_Handel, &MJPEG_File, MJPEG_VideoBuffer, MJPEG_VID_BUFFER_SIZE, MJPEG_AudioBuffer, MJPEG_AUD_BUFFER_SIZE) != 0)
 8001d10:	4917      	ldr	r1, [pc, #92]	@ (8001d70 <file_handler+0xb4>)
 8001d12:	4a1e      	ldr	r2, [pc, #120]	@ (8001d8c <file_handler+0xd0>)
 8001d14:	f7fe fb3c 	bl	8000390 <AVI_ParserInit>
 8001d18:	2800      	cmp	r0, #0
 8001d1a:	d1ee      	bne.n	8001cfa <file_handler+0x3e>
	if (AVI_Handel.CurrentImage >= AVI_Handel.aviInfo.TotalFrame)
 8001d1c:	4b1a      	ldr	r3, [pc, #104]	@ (8001d88 <file_handler+0xcc>)
 8001d1e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001d20:	685b      	ldr	r3, [r3, #4]
 8001d22:	429a      	cmp	r2, r3
 8001d24:	d205      	bcs.n	8001d32 <file_handler+0x76>
	return 1;
 8001d26:	2001      	movs	r0, #1
}
 8001d28:	b005      	add	sp, #20
 8001d2a:	bd30      	pop	{r4, r5, pc}
		if (openFile)
 8001d2c:	2800      	cmp	r0, #0
 8001d2e:	d0cf      	beq.n	8001cd0 <file_handler+0x14>
 8001d30:	e7cb      	b.n	8001cca <file_handler+0xe>
		video.file_idx %= 720; // Restart the index every 24 files ( 12h )
 8001d32:	4d10      	ldr	r5, [pc, #64]	@ (8001d74 <file_handler+0xb8>)
 8001d34:	4916      	ldr	r1, [pc, #88]	@ (8001d90 <file_handler+0xd4>)
		video.file_idx++;
 8001d36:	8aab      	ldrh	r3, [r5, #20]
		if (HAL_DMA2D_PollForTransfer(&DMA2D_Handle, 50) != HAL_OK)
 8001d38:	4816      	ldr	r0, [pc, #88]	@ (8001d94 <file_handler+0xd8>)
		video.file_idx++;
 8001d3a:	3301      	adds	r3, #1
		video.file_idx %= 720; // Restart the index every 24 files ( 12h )
 8001d3c:	f3c3 120b 	ubfx	r2, r3, #4, #12
 8001d40:	b29b      	uxth	r3, r3
 8001d42:	fba1 1202 	umull	r1, r2, r1, r2
 8001d46:	f44f 7134 	mov.w	r1, #720	@ 0x2d0
 8001d4a:	fb01 3312 	mls	r3, r1, r2, r3
		if (HAL_DMA2D_PollForTransfer(&DMA2D_Handle, 50) != HAL_OK)
 8001d4e:	2132      	movs	r1, #50	@ 0x32
		video.file_idx %= 720; // Restart the index every 24 files ( 12h )
 8001d50:	82ab      	strh	r3, [r5, #20]
		if (HAL_DMA2D_PollForTransfer(&DMA2D_Handle, 50) != HAL_OK)
 8001d52:	f004 f8c7 	bl	8005ee4 <HAL_DMA2D_PollForTransfer>
 8001d56:	2800      	cmp	r0, #0
 8001d58:	d1cf      	bne.n	8001cfa <file_handler+0x3e>
		if (f_close(&MJPEG_File) != FR_OK)
 8001d5a:	4805      	ldr	r0, [pc, #20]	@ (8001d70 <file_handler+0xb4>)
 8001d5c:	f00d fc6e 	bl	800f63c <f_close>
 8001d60:	2800      	cmp	r0, #0
 8001d62:	d1ca      	bne.n	8001cfa <file_handler+0x3e>
		new_file_flag = 1;
 8001d64:	2301      	movs	r3, #1
 8001d66:	7023      	strb	r3, [r4, #0]
 8001d68:	e7dd      	b.n	8001d26 <file_handler+0x6a>
 8001d6a:	bf00      	nop
 8001d6c:	24000000 	.word	0x24000000
 8001d70:	240ac360 	.word	0x240ac360
 8001d74:	2409fad8 	.word	0x2409fad8
 8001d78:	0801049c 	.word	0x0801049c
 8001d7c:	080104a4 	.word	0x080104a4
 8001d80:	240ac7c0 	.word	0x240ac7c0
 8001d84:	2409fb18 	.word	0x2409fb18
 8001d88:	240ac318 	.word	0x240ac318
 8001d8c:	2409fb18 	.word	0x2409fb18
 8001d90:	05b05b06 	.word	0x05b05b06
 8001d94:	240001b8 	.word	0x240001b8

08001d98 <DMA2D_Init.constprop.0>:
 * 
 * @param xsize 
 * @param ysize 
 * @param ChromaSampling 
 */
static void DMA2D_Init(uint16_t xsize, uint16_t ysize, uint32_t ChromaSampling)
 8001d98:	b570      	push	{r4, r5, r6, lr}
 8001d9a:	460e      	mov	r6, r1
 8001d9c:	4605      	mov	r5, r0
{
	uint32_t cssMode = JPEG_420_SUBSAMPLING, inputLineOffset = 0;

	HAL_DMA2D_MspInit(&DMA2D_Handle);
 8001d9e:	4822      	ldr	r0, [pc, #136]	@ (8001e28 <DMA2D_Init.constprop.0+0x90>)
 8001da0:	f000 ffba 	bl	8002d18 <HAL_DMA2D_MspInit>

	if (ChromaSampling == JPEG_420_SUBSAMPLING)
 8001da4:	2e01      	cmp	r6, #1
 8001da6:	d02b      	beq.n	8001e00 <DMA2D_Init.constprop.0+0x68>
		if (inputLineOffset != 0)
		{
			inputLineOffset = 16 - inputLineOffset;
		}
	}
	else if (ChromaSampling == JPEG_444_SUBSAMPLING)
 8001da8:	b326      	cbz	r6, 8001df4 <DMA2D_Init.constprop.0+0x5c>
		if (inputLineOffset != 0)
		{
			inputLineOffset = 8 - inputLineOffset;
		}
	}
	else if (ChromaSampling == JPEG_422_SUBSAMPLING)
 8001daa:	2e02      	cmp	r6, #2
 8001dac:	d033      	beq.n	8001e16 <DMA2D_Init.constprop.0+0x7e>
	uint32_t cssMode = JPEG_420_SUBSAMPLING, inputLineOffset = 0;
 8001dae:	2200      	movs	r2, #0
 8001db0:	2601      	movs	r6, #1
			inputLineOffset = 16 - inputLineOffset;
		}
	}

	/* Configure the DMA2D Mode, Color Mode and output offset */
	DMA2D_Handle.Init.Mode = DMA2D_M2M_PFC;
 8001db2:	4c1d      	ldr	r4, [pc, #116]	@ (8001e28 <DMA2D_Init.constprop.0+0x90>)
 8001db4:	f44f 3180 	mov.w	r1, #65536	@ 0x10000
	DMA2D_Handle.Init.ColorMode = DMA2D_OUTPUT_RGB888;
	DMA2D_Handle.Init.OutputOffset = LCD_X_SIZE - xsize;
	DMA2D_Handle.Init.AlphaInverted = DMA2D_REGULAR_ALPHA; // No Output Alpha Inversion
 8001db8:	2300      	movs	r3, #0
	DMA2D_Handle.Init.OutputOffset = LCD_X_SIZE - xsize;
 8001dba:	f1c5 05f0 	rsb	r5, r5, #240	@ 0xf0
	/* Foreground Configuration */
	DMA2D_Handle.LayerCfg[1].AlphaMode = DMA2D_REPLACE_ALPHA;
	DMA2D_Handle.LayerCfg[1].InputAlpha = 0xFF;
	DMA2D_Handle.LayerCfg[1].InputColorMode = DMA2D_INPUT_YCBCR;
	DMA2D_Handle.LayerCfg[1].ChromaSubSampling = cssMode;
	DMA2D_Handle.LayerCfg[1].InputOffset = inputLineOffset;
 8001dbe:	6462      	str	r2, [r4, #68]	@ 0x44
	DMA2D_Handle.LayerCfg[1].AlphaInverted = DMA2D_REGULAR_ALPHA; // No ForeGround Alpha inversion

	DMA2D_Handle.Instance = DMA2D;

	/* DMA2D Initialization */
	HAL_DMA2D_Init(&DMA2D_Handle);
 8001dc0:	4620      	mov	r0, r4
	DMA2D_Handle.Instance = DMA2D;
 8001dc2:	4a1a      	ldr	r2, [pc, #104]	@ (8001e2c <DMA2D_Init.constprop.0+0x94>)
	DMA2D_Handle.LayerCfg[1].ChromaSubSampling = cssMode;
 8001dc4:	65e6      	str	r6, [r4, #92]	@ 0x5c
	DMA2D_Handle.Init.Mode = DMA2D_M2M_PFC;
 8001dc6:	2601      	movs	r6, #1
	DMA2D_Handle.XferCpltCallback = NULL;
 8001dc8:	6223      	str	r3, [r4, #32]
	DMA2D_Handle.Init.Mode = DMA2D_M2M_PFC;
 8001dca:	e9c4 2100 	strd	r2, r1, [r4]
	DMA2D_Handle.LayerCfg[1].InputAlpha = 0xFF;
 8001dce:	21ff      	movs	r1, #255	@ 0xff
	DMA2D_Handle.LayerCfg[1].InputColorMode = DMA2D_INPUT_YCBCR;
 8001dd0:	220b      	movs	r2, #11
	DMA2D_Handle.LayerCfg[1].InputAlpha = 0xFF;
 8001dd2:	e9c4 6113 	strd	r6, r1, [r4, #76]	@ 0x4c
	DMA2D_Handle.Init.OutputOffset = LCD_X_SIZE - xsize;
 8001dd6:	e9c4 6502 	strd	r6, r5, [r4, #8]
	DMA2D_Handle.Init.RedBlueSwap = DMA2D_RB_REGULAR;	   // No Output Red & Blue swap
 8001dda:	e9c4 3304 	strd	r3, r3, [r4, #16]
	DMA2D_Handle.LayerCfg[1].InputColorMode = DMA2D_INPUT_YCBCR;
 8001dde:	64a2      	str	r2, [r4, #72]	@ 0x48
	DMA2D_Handle.LayerCfg[1].AlphaInverted = DMA2D_REGULAR_ALPHA; // No ForeGround Alpha inversion
 8001de0:	e9c4 3315 	strd	r3, r3, [r4, #84]	@ 0x54
	HAL_DMA2D_Init(&DMA2D_Handle);
 8001de4:	f003 ffe2 	bl	8005dac <HAL_DMA2D_Init>
	HAL_DMA2D_ConfigLayer(&DMA2D_Handle, 1);
 8001de8:	4631      	mov	r1, r6
 8001dea:	4620      	mov	r0, r4
}
 8001dec:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	HAL_DMA2D_ConfigLayer(&DMA2D_Handle, 1);
 8001df0:	f004 b910 	b.w	8006014 <HAL_DMA2D_ConfigLayer>
		if (inputLineOffset != 0)
 8001df4:	f015 0207 	ands.w	r2, r5, #7
 8001df8:	d00b      	beq.n	8001e12 <DMA2D_Init.constprop.0+0x7a>
			inputLineOffset = 8 - inputLineOffset;
 8001dfa:	f1c2 0208 	rsb	r2, r2, #8
 8001dfe:	e7d8      	b.n	8001db2 <DMA2D_Init.constprop.0+0x1a>
		if (inputLineOffset != 0)
 8001e00:	f015 020f 	ands.w	r2, r5, #15
 8001e04:	d003      	beq.n	8001e0e <DMA2D_Init.constprop.0+0x76>
			inputLineOffset = 16 - inputLineOffset;
 8001e06:	f1c2 0210 	rsb	r2, r2, #16
		cssMode = DMA2D_CSS_420;
 8001e0a:	2602      	movs	r6, #2
 8001e0c:	e7d1      	b.n	8001db2 <DMA2D_Init.constprop.0+0x1a>
 8001e0e:	2602      	movs	r6, #2
 8001e10:	e7cf      	b.n	8001db2 <DMA2D_Init.constprop.0+0x1a>
 8001e12:	4632      	mov	r2, r6
 8001e14:	e7cd      	b.n	8001db2 <DMA2D_Init.constprop.0+0x1a>
		if (inputLineOffset != 0)
 8001e16:	f015 020f 	ands.w	r2, r5, #15
 8001e1a:	d003      	beq.n	8001e24 <DMA2D_Init.constprop.0+0x8c>
			inputLineOffset = 16 - inputLineOffset;
 8001e1c:	f1c2 0210 	rsb	r2, r2, #16
		cssMode = DMA2D_CSS_422;
 8001e20:	2601      	movs	r6, #1
 8001e22:	e7c6      	b.n	8001db2 <DMA2D_Init.constprop.0+0x1a>
	uint32_t cssMode = JPEG_420_SUBSAMPLING, inputLineOffset = 0;
 8001e24:	2601      	movs	r6, #1
 8001e26:	e7c4      	b.n	8001db2 <DMA2D_Init.constprop.0+0x1a>
 8001e28:	240001b8 	.word	0x240001b8
 8001e2c:	52001000 	.word	0x52001000

08001e30 <file_handler.constprop.0>:
static int file_handler(uint8_t openFile)
 8001e30:	b530      	push	{r4, r5, lr}
	if (new_file_flag || openFile)
 8001e32:	4c29      	ldr	r4, [pc, #164]	@ (8001ed8 <file_handler.constprop.0+0xa8>)
static int file_handler(uint8_t openFile)
 8001e34:	b085      	sub	sp, #20
	if (new_file_flag || openFile)
 8001e36:	7823      	ldrb	r3, [r4, #0]
 8001e38:	b933      	cbnz	r3, 8001e48 <file_handler.constprop.0+0x18>
	if (AVI_Handel.CurrentImage >= AVI_Handel.aviInfo.TotalFrame)
 8001e3a:	4b28      	ldr	r3, [pc, #160]	@ (8001edc <file_handler.constprop.0+0xac>)
 8001e3c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001e3e:	685b      	ldr	r3, [r3, #4]
 8001e40:	429a      	cmp	r2, r3
 8001e42:	d22c      	bcs.n	8001e9e <file_handler.constprop.0+0x6e>
	return 1;
 8001e44:	2001      	movs	r0, #1
 8001e46:	e015      	b.n	8001e74 <file_handler.constprop.0+0x44>
		new_file_flag = 0;
 8001e48:	2100      	movs	r1, #0
		snprintf(file_idx_str, sizeof(file_idx_str), "%03d", video.file_idx);
 8001e4a:	4d25      	ldr	r5, [pc, #148]	@ (8001ee0 <file_handler.constprop.0+0xb0>)
 8001e4c:	4a25      	ldr	r2, [pc, #148]	@ (8001ee4 <file_handler.constprop.0+0xb4>)
 8001e4e:	a803      	add	r0, sp, #12
 8001e50:	8aab      	ldrh	r3, [r5, #20]
		new_file_flag = 0;
 8001e52:	7021      	strb	r1, [r4, #0]
		snprintf(file_idx_str, sizeof(file_idx_str), "%03d", video.file_idx);
 8001e54:	2104      	movs	r1, #4
 8001e56:	f00d fe51 	bl	800fafc <sniprintf>
		snprintf(name, sizeof(name), "a%s.avi", file_idx_str);
 8001e5a:	4a23      	ldr	r2, [pc, #140]	@ (8001ee8 <file_handler.constprop.0+0xb8>)
 8001e5c:	210e      	movs	r1, #14
 8001e5e:	ab03      	add	r3, sp, #12
 8001e60:	4822      	ldr	r0, [pc, #136]	@ (8001eec <file_handler.constprop.0+0xbc>)
 8001e62:	f00d fe4b 	bl	800fafc <sniprintf>
		if (f_open(&MJPEG_File, name, FA_READ) == FR_OK)
 8001e66:	2201      	movs	r2, #1
 8001e68:	4920      	ldr	r1, [pc, #128]	@ (8001eec <file_handler.constprop.0+0xbc>)
 8001e6a:	4821      	ldr	r0, [pc, #132]	@ (8001ef0 <file_handler.constprop.0+0xc0>)
 8001e6c:	f00d f936 	bl	800f0dc <f_open>
 8001e70:	b110      	cbz	r0, 8001e78 <file_handler.constprop.0+0x48>
static int file_handler(uint8_t openFile)
 8001e72:	2000      	movs	r0, #0
}
 8001e74:	b005      	add	sp, #20
 8001e76:	bd30      	pop	{r4, r5, pc}
			if (AVI_ParserInit(&AVI_Handel, &MJPEG_File, MJPEG_VideoBuffer, MJPEG_VID_BUFFER_SIZE, MJPEG_AudioBuffer, MJPEG_AUD_BUFFER_SIZE) != 0)
 8001e78:	491e      	ldr	r1, [pc, #120]	@ (8001ef4 <file_handler.constprop.0+0xc4>)
			video.isfirstFrame = 1;
 8001e7a:	2201      	movs	r2, #1
			if (AVI_ParserInit(&AVI_Handel, &MJPEG_File, MJPEG_VideoBuffer, MJPEG_VID_BUFFER_SIZE, MJPEG_AudioBuffer, MJPEG_AUD_BUFFER_SIZE) != 0)
 8001e7c:	9001      	str	r0, [sp, #4]
 8001e7e:	f44f 4348 	mov.w	r3, #51200	@ 0xc800
 8001e82:	9100      	str	r1, [sp, #0]
 8001e84:	4815      	ldr	r0, [pc, #84]	@ (8001edc <file_handler.constprop.0+0xac>)
			video.isfirstFrame = 1;
 8001e86:	75aa      	strb	r2, [r5, #22]
			if (AVI_ParserInit(&AVI_Handel, &MJPEG_File, MJPEG_VideoBuffer, MJPEG_VID_BUFFER_SIZE, MJPEG_AudioBuffer, MJPEG_AUD_BUFFER_SIZE) != 0)
 8001e88:	4919      	ldr	r1, [pc, #100]	@ (8001ef0 <file_handler.constprop.0+0xc0>)
 8001e8a:	4a1b      	ldr	r2, [pc, #108]	@ (8001ef8 <file_handler.constprop.0+0xc8>)
 8001e8c:	f7fe fa80 	bl	8000390 <AVI_ParserInit>
 8001e90:	2800      	cmp	r0, #0
 8001e92:	d1ee      	bne.n	8001e72 <file_handler.constprop.0+0x42>
	if (AVI_Handel.CurrentImage >= AVI_Handel.aviInfo.TotalFrame)
 8001e94:	4b11      	ldr	r3, [pc, #68]	@ (8001edc <file_handler.constprop.0+0xac>)
 8001e96:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001e98:	685b      	ldr	r3, [r3, #4]
 8001e9a:	429a      	cmp	r2, r3
 8001e9c:	d3d2      	bcc.n	8001e44 <file_handler.constprop.0+0x14>
		video.file_idx %= 720; // Restart the index every 24 files ( 12h )
 8001e9e:	4d10      	ldr	r5, [pc, #64]	@ (8001ee0 <file_handler.constprop.0+0xb0>)
 8001ea0:	4916      	ldr	r1, [pc, #88]	@ (8001efc <file_handler.constprop.0+0xcc>)
		video.file_idx++;
 8001ea2:	8aab      	ldrh	r3, [r5, #20]
		if (HAL_DMA2D_PollForTransfer(&DMA2D_Handle, 50) != HAL_OK)
 8001ea4:	4816      	ldr	r0, [pc, #88]	@ (8001f00 <file_handler.constprop.0+0xd0>)
		video.file_idx++;
 8001ea6:	3301      	adds	r3, #1
		video.file_idx %= 720; // Restart the index every 24 files ( 12h )
 8001ea8:	f3c3 120b 	ubfx	r2, r3, #4, #12
 8001eac:	b29b      	uxth	r3, r3
 8001eae:	fba1 1202 	umull	r1, r2, r1, r2
 8001eb2:	f44f 7134 	mov.w	r1, #720	@ 0x2d0
 8001eb6:	fb01 3312 	mls	r3, r1, r2, r3
		if (HAL_DMA2D_PollForTransfer(&DMA2D_Handle, 50) != HAL_OK)
 8001eba:	2132      	movs	r1, #50	@ 0x32
		video.file_idx %= 720; // Restart the index every 24 files ( 12h )
 8001ebc:	82ab      	strh	r3, [r5, #20]
		if (HAL_DMA2D_PollForTransfer(&DMA2D_Handle, 50) != HAL_OK)
 8001ebe:	f004 f811 	bl	8005ee4 <HAL_DMA2D_PollForTransfer>
 8001ec2:	2800      	cmp	r0, #0
 8001ec4:	d1d5      	bne.n	8001e72 <file_handler.constprop.0+0x42>
		if (f_close(&MJPEG_File) != FR_OK)
 8001ec6:	480a      	ldr	r0, [pc, #40]	@ (8001ef0 <file_handler.constprop.0+0xc0>)
 8001ec8:	f00d fbb8 	bl	800f63c <f_close>
 8001ecc:	2800      	cmp	r0, #0
 8001ece:	d1d0      	bne.n	8001e72 <file_handler.constprop.0+0x42>
		new_file_flag = 1;
 8001ed0:	2301      	movs	r3, #1
 8001ed2:	7023      	strb	r3, [r4, #0]
 8001ed4:	e7b6      	b.n	8001e44 <file_handler.constprop.0+0x14>
 8001ed6:	bf00      	nop
 8001ed8:	24000000 	.word	0x24000000
 8001edc:	240ac318 	.word	0x240ac318
 8001ee0:	2409fad8 	.word	0x2409fad8
 8001ee4:	0801049c 	.word	0x0801049c
 8001ee8:	080104a4 	.word	0x080104a4
 8001eec:	240ac7c0 	.word	0x240ac7c0
 8001ef0:	240ac360 	.word	0x240ac360
 8001ef4:	2409fb18 	.word	0x2409fb18
 8001ef8:	2409fb18 	.word	0x2409fb18
 8001efc:	05b05b06 	.word	0x05b05b06
 8001f00:	240001b8 	.word	0x240001b8

08001f04 <show_frame.constprop.0>:
static int show_frame(uint32_t frame_num)
 8001f04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	if (video.FrameType == AVI_VIDEO_FRAME)
 8001f08:	4c57      	ldr	r4, [pc, #348]	@ (8002068 <show_frame.constprop.0+0x164>)
static int show_frame(uint32_t frame_num)
 8001f0a:	b084      	sub	sp, #16
	if (video.FrameType == AVI_VIDEO_FRAME)
 8001f0c:	7de3      	ldrb	r3, [r4, #23]
 8001f0e:	2b01      	cmp	r3, #1
 8001f10:	d003      	beq.n	8001f1a <show_frame.constprop.0+0x16>
	return 1;
 8001f12:	2001      	movs	r0, #1
}
 8001f14:	b004      	add	sp, #16
 8001f16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		AVI_Handel.CurrentImage++;
 8001f1a:	4954      	ldr	r1, [pc, #336]	@ (800206c <show_frame.constprop.0+0x168>)
		video.frameCount++;
 8001f1c:	69e0      	ldr	r0, [r4, #28]
		AVI_Handel.CurrentImage++;
 8001f1e:	6aca      	ldr	r2, [r1, #44]	@ 0x2c
		video.frameCount++;
 8001f20:	1c45      	adds	r5, r0, #1
		if (JPEG_Decode_DMA(&JPEG_Handle, (uint32_t)MJPEG_VideoBuffer, AVI_Handel.FrameSize, video.jpegOutDataAdreess) != 1)
 8001f22:	6b23      	ldr	r3, [r4, #48]	@ 0x30
		AVI_Handel.CurrentImage++;
 8001f24:	1c50      	adds	r0, r2, #1
		if (JPEG_Decode_DMA(&JPEG_Handle, (uint32_t)MJPEG_VideoBuffer, AVI_Handel.FrameSize, video.jpegOutDataAdreess) != 1)
 8001f26:	6b0a      	ldr	r2, [r1, #48]	@ 0x30
		video.frameCount++;
 8001f28:	61e5      	str	r5, [r4, #28]
		AVI_Handel.CurrentImage++;
 8001f2a:	62c8      	str	r0, [r1, #44]	@ 0x2c
		if (JPEG_Decode_DMA(&JPEG_Handle, (uint32_t)MJPEG_VideoBuffer, AVI_Handel.FrameSize, video.jpegOutDataAdreess) != 1)
 8001f2c:	4950      	ldr	r1, [pc, #320]	@ (8002070 <show_frame.constprop.0+0x16c>)
 8001f2e:	4851      	ldr	r0, [pc, #324]	@ (8002074 <show_frame.constprop.0+0x170>)
 8001f30:	f7ff fbac 	bl	800168c <JPEG_Decode_DMA>
 8001f34:	2801      	cmp	r0, #1
 8001f36:	f040 8085 	bne.w	8002044 <show_frame.constprop.0+0x140>
 8001f3a:	4d4f      	ldr	r5, [pc, #316]	@ (8002078 <show_frame.constprop.0+0x174>)
 8001f3c:	494f      	ldr	r1, [pc, #316]	@ (800207c <show_frame.constprop.0+0x178>)
			if (count_iter >= MAX_ITERATIONS_NUM)
 8001f3e:	4850      	ldr	r0, [pc, #320]	@ (8002080 <show_frame.constprop.0+0x17c>)
 8001f40:	682b      	ldr	r3, [r5, #0]
 8001f42:	e001      	b.n	8001f48 <show_frame.constprop.0+0x44>
 8001f44:	4283      	cmp	r3, r0
 8001f46:	d87c      	bhi.n	8002042 <show_frame.constprop.0+0x13e>
		while (Jpeg_HWDecodingEnd == 0)
 8001f48:	680a      	ldr	r2, [r1, #0]
			count_iter++;
 8001f4a:	3301      	adds	r3, #1
		while (Jpeg_HWDecodingEnd == 0)
 8001f4c:	2a00      	cmp	r2, #0
 8001f4e:	d0f9      	beq.n	8001f44 <show_frame.constprop.0+0x40>
		if (video.isfirstFrame == 1)
 8001f50:	7da2      	ldrb	r2, [r4, #22]
		count_iter = 0;
 8001f52:	2300      	movs	r3, #0
		if (video.isfirstFrame == 1)
 8001f54:	2a01      	cmp	r2, #1
		count_iter = 0;
 8001f56:	602b      	str	r3, [r5, #0]
		if (video.isfirstFrame == 1)
 8001f58:	d076      	beq.n	8002048 <show_frame.constprop.0+0x144>
		DMA2D_CopyBuffer((uint32_t *)video.jpegOutDataAdreess, (uint32_t *)outputData, JPEG_Info.ImageWidth, JPEG_Info.ImageHeight);
 8001f5a:	4b4a      	ldr	r3, [pc, #296]	@ (8002084 <show_frame.constprop.0+0x180>)
 8001f5c:	e9d3 7902 	ldrd	r7, r9, [r3, #8]
{
	uint32_t xPos, yPos, destination;

	/* calculate the destination transfer address */
	xPos = (LCD_X_SIZE - JPEG_Info.ImageWidth) / 2;
	yPos = (LCD_Y_SIZE - JPEG_Info.ImageHeight) / 2;
 8001f60:	f1c7 02f0 	rsb	r2, r7, #240	@ 0xf0
	xPos = (LCD_X_SIZE - JPEG_Info.ImageWidth) / 2;
 8001f64:	f1c9 03f0 	rsb	r3, r9, #240	@ 0xf0
		DMA2D_CopyBuffer((uint32_t *)video.jpegOutDataAdreess, (uint32_t *)outputData, JPEG_Info.ImageWidth, JPEG_Info.ImageHeight);
 8001f68:	4e47      	ldr	r6, [pc, #284]	@ (8002088 <show_frame.constprop.0+0x184>)
	destination = (uint32_t)pDst + ((yPos * LCD_X_SIZE) + xPos) * 4;

	/* wait for the DMA2D transfer to ends */
	HAL_DMA2D_PollForTransfer(&DMA2D_Handle, HAL_MAX_DELAY);
	/* copy the new decoded frame to the LCD Frame buffer */
	HAL_DMA2D_Start(&DMA2D_Handle, (uint32_t)pSrc, destination, ImageWidth, ImageHeight);
 8001f6a:	b2bf      	uxth	r7, r7
	yPos = (LCD_Y_SIZE - JPEG_Info.ImageHeight) / 2;
 8001f6c:	0852      	lsrs	r2, r2, #1
		DMA2D_CopyBuffer((uint32_t *)video.jpegOutDataAdreess, (uint32_t *)outputData, JPEG_Info.ImageWidth, JPEG_Info.ImageHeight);
 8001f6e:	f8d4 8030 	ldr.w	r8, [r4, #48]	@ 0x30
	xPos = (LCD_X_SIZE - JPEG_Info.ImageWidth) / 2;
 8001f72:	085b      	lsrs	r3, r3, #1
	HAL_DMA2D_PollForTransfer(&DMA2D_Handle, HAL_MAX_DELAY);
 8001f74:	f04f 31ff 	mov.w	r1, #4294967295
	destination = (uint32_t)pDst + ((yPos * LCD_X_SIZE) + xPos) * 4;
 8001f78:	ebc2 1202 	rsb	r2, r2, r2, lsl #4
	HAL_DMA2D_PollForTransfer(&DMA2D_Handle, HAL_MAX_DELAY);
 8001f7c:	4843      	ldr	r0, [pc, #268]	@ (800208c <show_frame.constprop.0+0x188>)
	destination = (uint32_t)pDst + ((yPos * LCD_X_SIZE) + xPos) * 4;
 8001f7e:	eb03 1302 	add.w	r3, r3, r2, lsl #4
 8001f82:	6832      	ldr	r2, [r6, #0]
 8001f84:	eb02 0a83 	add.w	sl, r2, r3, lsl #2
	HAL_DMA2D_PollForTransfer(&DMA2D_Handle, HAL_MAX_DELAY);
 8001f88:	f003 ffac 	bl	8005ee4 <HAL_DMA2D_PollForTransfer>
	HAL_DMA2D_Start(&DMA2D_Handle, (uint32_t)pSrc, destination, ImageWidth, ImageHeight);
 8001f8c:	4641      	mov	r1, r8
 8001f8e:	fa1f f389 	uxth.w	r3, r9
 8001f92:	4652      	mov	r2, sl
 8001f94:	483d      	ldr	r0, [pc, #244]	@ (800208c <show_frame.constprop.0+0x188>)
 8001f96:	9700      	str	r7, [sp, #0]
 8001f98:	f003 ff48 	bl	8005e2c <HAL_DMA2D_Start>
		depth24To16(&pOut, (video.width * video.height), 3);
 8001f9c:	8b63      	ldrh	r3, [r4, #26]
 8001f9e:	f8b4 c018 	ldrh.w	ip, [r4, #24]
		pOut.u8Arr = (uint8_t *)outputData;
 8001fa2:	6834      	ldr	r4, [r6, #0]
		depth24To16(&pOut, (video.width * video.height), 3);
 8001fa4:	fb1c fc03 	smulbb	ip, ip, r3
 8001fa8:	fa1f f38c 	uxth.w	r3, ip
	for (; i < length; i++)
 8001fac:	b1ab      	cbz	r3, 8001fda <show_frame.constprop.0+0xd6>
 8001fae:	4620      	mov	r0, r4
 8001fb0:	eb04 0c43 	add.w	ip, r4, r3, lsl #1
 8001fb4:	4621      	mov	r1, r4
		pxArr->u16Arr[i] = color565(r, g, b);
 8001fb6:	4f36      	ldr	r7, [pc, #216]	@ (8002090 <show_frame.constprop.0+0x18c>)
 8001fb8:	784a      	ldrb	r2, [r1, #1]
 8001fba:	788b      	ldrb	r3, [r1, #2]
 8001fbc:	00d2      	lsls	r2, r2, #3
 8001fbe:	ea07 2303 	and.w	r3, r7, r3, lsl #8
 8001fc2:	f402 62fc 	and.w	r2, r2, #2016	@ 0x7e0
 8001fc6:	4313      	orrs	r3, r2
 8001fc8:	f811 2b03 	ldrb.w	r2, [r1], #3
 8001fcc:	ea43 03d2 	orr.w	r3, r3, r2, lsr #3
		pxArr->u16Arr[i] = (((pxArr->u16Arr[i] & 0x00ff) << 8) | ((pxArr->u16Arr[i] & 0xff00) >> 8));
 8001fd0:	ba5b      	rev16	r3, r3
 8001fd2:	f820 3b02 	strh.w	r3, [r0], #2
	for (; i < length; i++)
 8001fd6:	4584      	cmp	ip, r0
 8001fd8:	d1ee      	bne.n	8001fb8 <show_frame.constprop.0+0xb4>
 8001fda:	af02      	add	r7, sp, #8
	frame.start.X = 0;
 8001fdc:	f04f 0800 	mov.w	r8, #0
 8001fe0:	f04f 19ef 	mov.w	r9, #15663343	@ 0xef00ef
 8001fe4:	e004      	b.n	8001ff0 <show_frame.constprop.0+0xec>
			count_iter++;
 8001fe6:	682b      	ldr	r3, [r5, #0]
 8001fe8:	3301      	adds	r3, #1
			if (count_iter >= MAX_ATTEMPTS_NUM)
 8001fea:	2b09      	cmp	r3, #9
			count_iter++;
 8001fec:	602b      	str	r3, [r5, #0]
			if (count_iter >= MAX_ATTEMPTS_NUM)
 8001fee:	d829      	bhi.n	8002044 <show_frame.constprop.0+0x140>
	frame.start.X = 0;
 8001ff0:	e9cd 8902 	strd	r8, r9, [sp, #8]
	GC9A01_set_frame(frame);
 8001ff4:	e897 0003 	ldmia.w	r7, {r0, r1}
 8001ff8:	f7ff fac8 	bl	800158c <GC9A01_set_frame>
	GC9A01_write_command(MEM_WR);
 8001ffc:	202c      	movs	r0, #44	@ 0x2c
 8001ffe:	f7fe fdbd 	bl	8000b7c <GC9A01_write_command>
	GC9A01_set_data_command(ON);
 8002002:	2001      	movs	r0, #1
 8002004:	f7fe fd84 	bl	8000b10 <GC9A01_set_data_command>
	GC9A01_set_chip_select(OFF);
 8002008:	2000      	movs	r0, #0
 800200a:	f7fe fd99 	bl	8000b40 <GC9A01_set_chip_select>
	ret = GC9A01_spi_tx(data, total_bytes, 1);
 800200e:	2201      	movs	r2, #1
 8002010:	f44f 4161 	mov.w	r1, #57600	@ 0xe100
 8002014:	4620      	mov	r0, r4
 8002016:	f7ff fb0d 	bl	8001634 <GC9A01_spi_tx>
	if (ret != 1)
 800201a:	2801      	cmp	r0, #1
 800201c:	d1e3      	bne.n	8001fe6 <show_frame.constprop.0+0xe2>
	ret = GC9A01_spi_tx(&data[total_bytes], total_bytes, 0);
 800201e:	f44f 4161 	mov.w	r1, #57600	@ 0xe100
 8002022:	2200      	movs	r2, #0
 8002024:	1860      	adds	r0, r4, r1
 8002026:	f7ff fb05 	bl	8001634 <GC9A01_spi_tx>
		while (lcd_draw(pOut.u8Arr) != 1)
 800202a:	2801      	cmp	r0, #1
 800202c:	d1db      	bne.n	8001fe6 <show_frame.constprop.0+0xe2>
		outputData = (outputData == output_data1) ? output_data2 : output_data1;
 800202e:	6831      	ldr	r1, [r6, #0]
 8002030:	4a18      	ldr	r2, [pc, #96]	@ (8002094 <show_frame.constprop.0+0x190>)
 8002032:	4b19      	ldr	r3, [pc, #100]	@ (8002098 <show_frame.constprop.0+0x194>)
		count_iter = 0;
 8002034:	f8c5 8000 	str.w	r8, [r5]
		outputData = (outputData == output_data1) ? output_data2 : output_data1;
 8002038:	4291      	cmp	r1, r2
 800203a:	bf18      	it	ne
 800203c:	4613      	movne	r3, r2
 800203e:	6033      	str	r3, [r6, #0]
 8002040:	e767      	b.n	8001f12 <show_frame.constprop.0+0xe>
 8002042:	602b      	str	r3, [r5, #0]
	return 1;
 8002044:	2000      	movs	r0, #0
 8002046:	e765      	b.n	8001f14 <show_frame.constprop.0+0x10>
			HAL_JPEG_GetInfo(&JPEG_Handle, &JPEG_Info);
 8002048:	4e0e      	ldr	r6, [pc, #56]	@ (8002084 <show_frame.constprop.0+0x180>)
 800204a:	480a      	ldr	r0, [pc, #40]	@ (8002074 <show_frame.constprop.0+0x170>)
 800204c:	4631      	mov	r1, r6
			video.isfirstFrame = 0;
 800204e:	75a3      	strb	r3, [r4, #22]
			HAL_JPEG_GetInfo(&JPEG_Handle, &JPEG_Info);
 8002050:	f005 fdd4 	bl	8007bfc <HAL_JPEG_GetInfo>
			DMA2D_Init(JPEG_Info.ImageWidth, JPEG_Info.ImageHeight, JPEG_Info.ChromaSubsampling);
 8002054:	6871      	ldr	r1, [r6, #4]
 8002056:	89b0      	ldrh	r0, [r6, #12]
 8002058:	f7ff fe9e 	bl	8001d98 <DMA2D_Init.constprop.0>
			video.height = JPEG_Info.ImageHeight;
 800205c:	e9d6 7902 	ldrd	r7, r9, [r6, #8]
			video.width = JPEG_Info.ImageWidth;
 8002060:	f8a4 9018 	strh.w	r9, [r4, #24]
			video.height = JPEG_Info.ImageHeight;
 8002064:	8367      	strh	r7, [r4, #26]
 8002066:	e77b      	b.n	8001f60 <show_frame.constprop.0+0x5c>
 8002068:	2409fad8 	.word	0x2409fad8
 800206c:	240ac318 	.word	0x240ac318
 8002070:	2409fb18 	.word	0x2409fb18
 8002074:	24000220 	.word	0x24000220
 8002078:	240003fc 	.word	0x240003fc
 800207c:	240000a8 	.word	0x240000a8
 8002080:	000f423f 	.word	0x000f423f
 8002084:	240001a4 	.word	0x240001a4
 8002088:	24000004 	.word	0x24000004
 800208c:	240001b8 	.word	0x240001b8
 8002090:	fffff800 	.word	0xfffff800
 8002094:	2402a774 	.word	0x2402a774
 8002098:	24000410 	.word	0x24000410

0800209c <smart_watch_init>:
{
 800209c:	b538      	push	{r3, r4, r5, lr}
	video.frame_time = 0.0;
 800209e:	2100      	movs	r1, #0
	video.time.Hours = 0;
 80020a0:	4c19      	ldr	r4, [pc, #100]	@ (8002108 <smart_watch_init+0x6c>)
 80020a2:	2500      	movs	r5, #0
	video.jpegOutDataAdreess = (uint32_t)preElab_data;
 80020a4:	4a19      	ldr	r2, [pc, #100]	@ (800210c <smart_watch_init+0x70>)
	video.display_status = DISPLAY_ON;
 80020a6:	2301      	movs	r3, #1
 * @brief disable_accel_int
 * 
 */
static void disable_accel_int(void)
{
	HAL_NVIC_DisableIRQ(EXTI9_5_IRQn);
 80020a8:	2017      	movs	r0, #23
	video.frame_time = 0.0;
 80020aa:	6261      	str	r1, [r4, #36]	@ 0x24
	video.jpegOutDataAdreess = (uint32_t)preElab_data;
 80020ac:	6322      	str	r2, [r4, #48]	@ 0x30
	video.display_status = DISPLAY_ON;
 80020ae:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
	video.time.Hours = 0;
 80020b2:	8025      	strh	r5, [r4, #0]
	video.time.Seconds = 0;
 80020b4:	70a5      	strb	r5, [r4, #2]
	video.file_idx = 0;
 80020b6:	82a5      	strh	r5, [r4, #20]
	video.FrameType = 0;
 80020b8:	75e5      	strb	r5, [r4, #23]
	video.frameToSkip = 0;
 80020ba:	6225      	str	r5, [r4, #32]
	video.display_ts = video.time.Seconds;
 80020bc:	63a5      	str	r5, [r4, #56]	@ 0x38
	video.frameCount = 0;
 80020be:	61e5      	str	r5, [r4, #28]
	video.set = SET_IDLE;
 80020c0:	f884 5035 	strb.w	r5, [r4, #53]	@ 0x35
	video.tick_offset = 0;
 80020c4:	e9c4 550a 	strd	r5, r5, [r4, #40]	@ 0x28
	HAL_NVIC_DisableIRQ(EXTI9_5_IRQn);
 80020c8:	f002 f9f8 	bl	80044bc <HAL_NVIC_DisableIRQ>
	pAcc_Handle = (fxls8974_i2c_sensorhandle_t *)get_acc_addr();
 80020cc:	f7ff fdf0 	bl	8001cb0 <get_acc_addr>
 80020d0:	4b0f      	ldr	r3, [pc, #60]	@ (8002110 <smart_watch_init+0x74>)
 80020d2:	6018      	str	r0, [r3, #0]
	if (FXLS8974_I2C_Configure(pAcc_Handle) != 1)
 80020d4:	f7fe fbc6 	bl	8000864 <FXLS8974_I2C_Configure>
 80020d8:	2801      	cmp	r0, #1
 80020da:	d001      	beq.n	80020e0 <smart_watch_init+0x44>
		return 0;
 80020dc:	2000      	movs	r0, #0
}
 80020de:	bd38      	pop	{r3, r4, r5, pc}
	if (FATFS_LinkDriver(&SD_Driver, SDPath) == 0)
 80020e0:	490c      	ldr	r1, [pc, #48]	@ (8002114 <smart_watch_init+0x78>)
 80020e2:	480d      	ldr	r0, [pc, #52]	@ (8002118 <smart_watch_init+0x7c>)
	video.video_mode = SETTING_MODE;
 80020e4:	f884 5034 	strb.w	r5, [r4, #52]	@ 0x34
	if (FATFS_LinkDriver(&SD_Driver, SDPath) == 0)
 80020e8:	f00d fce4 	bl	800fab4 <FATFS_LinkDriver>
 80020ec:	4604      	mov	r4, r0
 80020ee:	2800      	cmp	r0, #0
 80020f0:	d1f4      	bne.n	80020dc <smart_watch_init+0x40>
	BSP_SD_Init();
 80020f2:	f00b fdd7 	bl	800dca4 <BSP_SD_Init>
		if (f_mount(&SDFatFs, (TCHAR const *)SDPath, 0) != FR_OK)
 80020f6:	4622      	mov	r2, r4
 80020f8:	4906      	ldr	r1, [pc, #24]	@ (8002114 <smart_watch_init+0x78>)
 80020fa:	4808      	ldr	r0, [pc, #32]	@ (800211c <smart_watch_init+0x80>)
 80020fc:	f00c ffa2 	bl	800f044 <f_mount>
 8002100:	fab0 f080 	clz	r0, r0
 8002104:	0940      	lsrs	r0, r0, #5
}
 8002106:	bd38      	pop	{r3, r4, r5, pc}
 8002108:	2409fad8 	.word	0x2409fad8
 800210c:	24054ad8 	.word	0x24054ad8
 8002110:	24000404 	.word	0x24000404
 8002114:	240ac8b4 	.word	0x240ac8b4
 8002118:	08010730 	.word	0x08010730
 800211c:	240ac590 	.word	0x240ac590

08002120 <smart_watch_process>:
{
 8002120:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	switch (video.video_mode)
 8002124:	4cd0      	ldr	r4, [pc, #832]	@ (8002468 <smart_watch_process+0x348>)
	video.FrameType = AVI_GetFrame(&AVI_Handel, &MJPEG_File, 0);
 8002126:	4dd1      	ldr	r5, [pc, #836]	@ (800246c <smart_watch_process+0x34c>)
 8002128:	4ed1      	ldr	r6, [pc, #836]	@ (8002470 <smart_watch_process+0x350>)
{
 800212a:	ed2d 8b06 	vpush	{d8-d10}
 800212e:	b087      	sub	sp, #28
		if (file_handler(0) != 1)
 8002130:	f7ff fe7e 	bl	8001e30 <file_handler.constprop.0>
 8002134:	2801      	cmp	r0, #1
 8002136:	f040 81c5 	bne.w	80024c4 <smart_watch_process+0x3a4>
	switch (video.video_mode)
 800213a:	f894 3034 	ldrb.w	r3, [r4, #52]	@ 0x34
 800213e:	2b01      	cmp	r3, #1
 8002140:	f000 81c6 	beq.w	80024d0 <smart_watch_process+0x3b0>
	switch (video.set)
 8002144:	f894 3035 	ldrb.w	r3, [r4, #53]	@ 0x35
 8002148:	2b02      	cmp	r3, #2
 800214a:	f000 82e7 	beq.w	800271c <smart_watch_process+0x5fc>
 800214e:	2b03      	cmp	r3, #3
 8002150:	f000 82dd 	beq.w	800270e <smart_watch_process+0x5ee>
 8002154:	2b01      	cmp	r3, #1
 8002156:	f000 8323 	beq.w	80027a0 <smart_watch_process+0x680>
			while (!HAL_GPIO_ReadPin(SET_BTN_GPIO_Port, SET_BTN_Pin));
 800215a:	4fc6      	ldr	r7, [pc, #792]	@ (8002474 <smart_watch_process+0x354>)
 800215c:	2102      	movs	r1, #2
 800215e:	4638      	mov	r0, r7
 8002160:	f004 f9ce 	bl	8006500 <HAL_GPIO_ReadPin>
 8002164:	2800      	cmp	r0, #0
 8002166:	d0f9      	beq.n	800215c <smart_watch_process+0x3c>
			video.FrameType = AVI_GetFrame(&AVI_Handel, &MJPEG_File, 0);
 8002168:	2200      	movs	r2, #0
 800216a:	4631      	mov	r1, r6
 800216c:	4628      	mov	r0, r5
 800216e:	f7fe fa51 	bl	8000614 <AVI_GetFrame>
			video.set = SET_HOURS;
 8002172:	2301      	movs	r3, #1
			video.FrameType = AVI_GetFrame(&AVI_Handel, &MJPEG_File, 0);
 8002174:	75e0      	strb	r0, [r4, #23]
			video.set = SET_HOURS;
 8002176:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
 * @brief enable_btn_int
 * 
 */
static void enable_btn_int(void)
{
	HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 800217a:	2006      	movs	r0, #6
 800217c:	f002 f990 	bl	80044a0 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8002180:	2007      	movs	r0, #7
 8002182:	f002 f98d 	bl	80044a0 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8002186:	2008      	movs	r0, #8
 8002188:	f002 f98a 	bl	80044a0 <HAL_NVIC_EnableIRQ>
	if (video.display_status == DISPLAY_ON)
 800218c:	f894 703c 	ldrb.w	r7, [r4, #60]	@ 0x3c
 8002190:	2f01      	cmp	r7, #1
 8002192:	d1cd      	bne.n	8002130 <smart_watch_process+0x10>
		if (video.time.Seconds >= DISPLAY_STANDBY_TIMER)
 8002194:	78a3      	ldrb	r3, [r4, #2]
 8002196:	2b3a      	cmp	r3, #58	@ 0x3a
 8002198:	d9ca      	bls.n	8002130 <smart_watch_process+0x10>
			HAL_GPIO_WritePin(GC9A01_BL_GPIO_Port, GC9A01_BL_Pin, SET);
 800219a:	463a      	mov	r2, r7
 800219c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80021a0:	48b5      	ldr	r0, [pc, #724]	@ (8002478 <smart_watch_process+0x358>)
	video.time.Hours = 0;
 80021a2:	f04f 0900 	mov.w	r9, #0
			HAL_GPIO_WritePin(GC9A01_BL_GPIO_Port, GC9A01_BL_Pin, SET);
 80021a6:	f004 f9b1 	bl	800650c <HAL_GPIO_WritePin>
	video.frame_time = 0.0;
 80021aa:	2300      	movs	r3, #0
			if (GC9A01_sleep_mode(ON) != 1)
 80021ac:	4638      	mov	r0, r7
	video.display_status = DISPLAY_ON;
 80021ae:	f884 703c 	strb.w	r7, [r4, #60]	@ 0x3c
	video.frame_time = 0.0;
 80021b2:	6263      	str	r3, [r4, #36]	@ 0x24
	video.jpegOutDataAdreess = (uint32_t)preElab_data;
 80021b4:	4bb1      	ldr	r3, [pc, #708]	@ (800247c <smart_watch_process+0x35c>)
	video.time.Hours = 0;
 80021b6:	f8a4 9000 	strh.w	r9, [r4]
	video.time.Seconds = 0;
 80021ba:	f884 9002 	strb.w	r9, [r4, #2]
	video.file_idx = 0;
 80021be:	f8a4 9014 	strh.w	r9, [r4, #20]
	video.FrameType = 0;
 80021c2:	f884 9017 	strb.w	r9, [r4, #23]
	video.frameToSkip = 0;
 80021c6:	f8c4 9020 	str.w	r9, [r4, #32]
	video.display_ts = video.time.Seconds;
 80021ca:	f8c4 9038 	str.w	r9, [r4, #56]	@ 0x38
	video.frameCount = 0;
 80021ce:	f8c4 901c 	str.w	r9, [r4, #28]
	video.set = SET_IDLE;
 80021d2:	f884 9035 	strb.w	r9, [r4, #53]	@ 0x35
	video.jpegOutDataAdreess = (uint32_t)preElab_data;
 80021d6:	6323      	str	r3, [r4, #48]	@ 0x30
	video.tick_offset = 0;
 80021d8:	e9c4 990a 	strd	r9, r9, [r4, #40]	@ 0x28
			if (GC9A01_sleep_mode(ON) != 1)
 80021dc:	f7ff fa16 	bl	800160c <GC9A01_sleep_mode>
 80021e0:	2801      	cmp	r0, #1
 80021e2:	f040 816f 	bne.w	80024c4 <smart_watch_process+0x3a4>
			video.display_status = DISPLAY_OFF;
 80021e6:	f884 903c 	strb.w	r9, [r4, #60]	@ 0x3c
 80021ea:	f8df 82ac 	ldr.w	r8, [pc, #684]	@ 8002498 <smart_watch_process+0x378>
 80021ee:	f8df 92ac 	ldr.w	r9, [pc, #684]	@ 800249c <smart_watch_process+0x37c>
				HAL_ADC_DeInit(&hadc1);
 80021f2:	4fa3      	ldr	r7, [pc, #652]	@ (8002480 <smart_watch_process+0x360>)
	battery_scaled_volt = ((battery_scaled_raw / 4096.0) * 3.3);
 80021f4:	ed9f ab94 	vldr	d10, [pc, #592]	@ 8002448 <smart_watch_process+0x328>
 80021f8:	ed9f 9b95 	vldr	d9, [pc, #596]	@ 8002450 <smart_watch_process+0x330>
	battery_volt = REVERT_VOLTAGE_DIV(battery_scaled_volt);
 80021fc:	ed9f 8b96 	vldr	d8, [pc, #600]	@ 8002458 <smart_watch_process+0x338>
				HAL_ADC_DeInit(&hadc1);
 8002200:	4638      	mov	r0, r7
 8002202:	f001 fdeb 	bl	8003ddc <HAL_ADC_DeInit>
	HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002206:	2017      	movs	r0, #23
 8002208:	f002 f94a 	bl	80044a0 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 800220c:	2006      	movs	r0, #6
 800220e:	f002 f947 	bl	80044a0 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8002212:	2007      	movs	r0, #7
 8002214:	f002 f944 	bl	80044a0 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8002218:	2008      	movs	r0, #8
 800221a:	f002 f941 	bl	80044a0 <HAL_NVIC_EnableIRQ>
				acc_int = 0;
 800221e:	2300      	movs	r3, #0
 8002220:	f888 3000 	strb.w	r3, [r8]
				wake_up = 0;
 8002224:	f889 3000 	strb.w	r3, [r9]
				HAL_SuspendTick();
 8002228:	f001 f976 	bl	8003518 <HAL_SuspendTick>
  __ASM volatile ("cpsid i" : : : "memory");
 800222c:	b672      	cpsid	i
				HAL_PWR_EnterSTOPMode(PWR_LOWPOWERREGULATOR_ON, PWR_STOPENTRY_WFI);
 800222e:	2101      	movs	r1, #1
 8002230:	4608      	mov	r0, r1
 8002232:	f006 fd1f 	bl	8008c74 <HAL_PWR_EnterSTOPMode>
  __ASM volatile ("cpsie i" : : : "memory");
 8002236:	b662      	cpsie	i
				HAL_ResumeTick();
 8002238:	f001 f976 	bl	8003528 <HAL_ResumeTick>
				SystemClock_Config();
 800223c:	f7ff fa86 	bl	800174c <SystemClock_Config>
				MX_ADC1_Init();
 8002240:	f7ff fae4 	bl	800180c <MX_ADC1_Init>
				if (acc_int)
 8002244:	f898 3000 	ldrb.w	r3, [r8]
 8002248:	2b00      	cmp	r3, #0
 800224a:	f040 82f9 	bne.w	8002840 <smart_watch_process+0x720>
		outputData = (outputData == output_data1) ? output_data2 : output_data1;
 800224e:	f04f 0a1e 	mov.w	sl, #30
		HAL_ADC_Start(&hadc1);
 8002252:	4638      	mov	r0, r7
 8002254:	f001 fd1a 	bl	8003c8c <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8002258:	f04f 31ff 	mov.w	r1, #4294967295
 800225c:	4638      	mov	r0, r7
 800225e:	f001 f96b 	bl	8003538 <HAL_ADC_PollForConversion>
		battery_scaled_raw = HAL_ADC_GetValue(&hadc1);
 8002262:	4638      	mov	r0, r7
 8002264:	f001 f9de 	bl	8003624 <HAL_ADC_GetValue>
 8002268:	4683      	mov	fp, r0
		HAL_ADC_Stop(&hadc1);
 800226a:	4638      	mov	r0, r7
 800226c:	f001 fe7a 	bl	8003f64 <HAL_ADC_Stop>
		HAL_Delay(10);
 8002270:	200a      	movs	r0, #10
 8002272:	f001 f93f 	bl	80034f4 <HAL_Delay>
	 for (int i = 0; i < 30; i++)
 8002276:	f1ba 0a01 	subs.w	sl, sl, #1
 800227a:	d1ea      	bne.n	8002252 <smart_watch_process+0x132>
	battery_scaled_volt = ((battery_scaled_raw / 4096.0) * 3.3);
 800227c:	ee07 ba90 	vmov	s15, fp
	if (battery_volt < BATTERY_THRESH)
 8002280:	eef0 6a0c 	vmov.f32	s13, #12	@ 0x40600000  3.5
	battery_scaled_volt = ((battery_scaled_raw / 4096.0) * 3.3);
 8002284:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8002288:	ee27 7b0a 	vmul.f64	d7, d7, d10
 800228c:	ee27 7b09 	vmul.f64	d7, d7, d9
 8002290:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
	battery_volt = REVERT_VOLTAGE_DIV(battery_scaled_volt);
 8002294:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8002298:	ee27 7b08 	vmul.f64	d7, d7, d8
 800229c:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
	if (battery_volt < BATTERY_THRESH)
 80022a0:	eeb4 7ae6 	vcmpe.f32	s14, s13
 80022a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022a8:	d4aa      	bmi.n	8002200 <smart_watch_process+0xe0>
			} while ((check_battery_status() == BATTERY_LOW) || !wake_up);
 80022aa:	f899 3000 	ldrb.w	r3, [r9]
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d0a6      	beq.n	8002200 <smart_watch_process+0xe0>
	HAL_NVIC_DisableIRQ(EXTI9_5_IRQn);
 80022b2:	2017      	movs	r0, #23
 80022b4:	f002 f902 	bl	80044bc <HAL_NVIC_DisableIRQ>
 * @brief disable_btn_int
 * 
 */
static void disable_btn_int(void)
{
	HAL_NVIC_DisableIRQ(EXTI0_IRQn);
 80022b8:	2006      	movs	r0, #6
 80022ba:	f002 f8ff 	bl	80044bc <HAL_NVIC_DisableIRQ>
	HAL_NVIC_DisableIRQ(EXTI1_IRQn);
 80022be:	2007      	movs	r0, #7
 80022c0:	f002 f8fc 	bl	80044bc <HAL_NVIC_DisableIRQ>
	HAL_NVIC_DisableIRQ(EXTI2_IRQn);
 80022c4:	2008      	movs	r0, #8
 80022c6:	f002 f8f9 	bl	80044bc <HAL_NVIC_DisableIRQ>
			GC9A01_Init();
 80022ca:	f7fe fcf9 	bl	8000cc0 <GC9A01_Init>
			video.display_status = DISPLAY_ON;
 80022ce:	2301      	movs	r3, #1
	HAL_RTC_GetTime(&hrtc, &video.time, RTC_FORMAT_BIN);
 80022d0:	4652      	mov	r2, sl
 80022d2:	4965      	ldr	r1, [pc, #404]	@ (8002468 <smart_watch_process+0x348>)
 80022d4:	486b      	ldr	r0, [pc, #428]	@ (8002484 <smart_watch_process+0x364>)
			video.display_status = DISPLAY_ON;
 80022d6:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
	RTC_DateTypeDef sDate = {0};
 80022da:	f8cd a010 	str.w	sl, [sp, #16]
	HAL_RTC_GetTime(&hrtc, &video.time, RTC_FORMAT_BIN);
 80022de:	f008 fe21 	bl	800af24 <HAL_RTC_GetTime>
	HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 80022e2:	a904      	add	r1, sp, #16
 80022e4:	4652      	mov	r2, sl
 80022e6:	4867      	ldr	r0, [pc, #412]	@ (8002484 <smart_watch_process+0x364>)
 80022e8:	f008 fe58 	bl	800af9c <HAL_RTC_GetDate>
	time.current_day = sDate.Date;
 80022ec:	4966      	ldr	r1, [pc, #408]	@ (8002488 <smart_watch_process+0x368>)
 80022ee:	f89d 3012 	ldrb.w	r3, [sp, #18]
 80022f2:	708b      	strb	r3, [r1, #2]
	time.current_month = sDate.Month;
 80022f4:	f89d 3011 	ldrb.w	r3, [sp, #17]
 80022f8:	70cb      	strb	r3, [r1, #3]
	if (time.current_month > time.first_month)
 80022fa:	78c8      	ldrb	r0, [r1, #3]
 80022fc:	784b      	ldrb	r3, [r1, #1]
 80022fe:	4298      	cmp	r0, r3
 8002300:	f240 82ac 	bls.w	800285c <smart_watch_process+0x73c>
		for (int i = time.first_month; i < (time.current_month - 1); i++)
 8002304:	784f      	ldrb	r7, [r1, #1]
 8002306:	78cb      	ldrb	r3, [r1, #3]
 8002308:	b2f8      	uxtb	r0, r7
 800230a:	3b01      	subs	r3, #1
 800230c:	429f      	cmp	r7, r3
 800230e:	f280 83fc 	bge.w	8002b0a <smart_watch_process+0x9ea>
 8002312:	78cf      	ldrb	r7, [r1, #3]
 8002314:	f100 0c01 	add.w	ip, r0, #1
			days_elapsed += num_of_days_per_month[i];
 8002318:	4b5c      	ldr	r3, [pc, #368]	@ (800248c <smart_watch_process+0x36c>)
		for (int i = time.first_month; i < (time.current_month - 1); i++)
 800231a:	3f01      	subs	r7, #1
			days_elapsed += num_of_days_per_month[i];
 800231c:	5c1a      	ldrb	r2, [r3, r0]
		for (int i = time.first_month; i < (time.current_month - 1); i++)
 800231e:	45bc      	cmp	ip, r7
 8002320:	da5d      	bge.n	80023de <smart_watch_process+0x2be>
			days_elapsed += num_of_days_per_month[i];
 8002322:	f813 700c 	ldrb.w	r7, [r3, ip]
		for (int i = time.first_month; i < (time.current_month - 1); i++)
 8002326:	f100 0c02 	add.w	ip, r0, #2
			days_elapsed += num_of_days_per_month[i];
 800232a:	443a      	add	r2, r7
		for (int i = time.first_month; i < (time.current_month - 1); i++)
 800232c:	78cf      	ldrb	r7, [r1, #3]
 800232e:	3f01      	subs	r7, #1
 8002330:	45bc      	cmp	ip, r7
 8002332:	da54      	bge.n	80023de <smart_watch_process+0x2be>
			days_elapsed += num_of_days_per_month[i];
 8002334:	f813 700c 	ldrb.w	r7, [r3, ip]
		for (int i = time.first_month; i < (time.current_month - 1); i++)
 8002338:	f100 0c03 	add.w	ip, r0, #3
			days_elapsed += num_of_days_per_month[i];
 800233c:	443a      	add	r2, r7
		for (int i = time.first_month; i < (time.current_month - 1); i++)
 800233e:	78cf      	ldrb	r7, [r1, #3]
 8002340:	3f01      	subs	r7, #1
 8002342:	45bc      	cmp	ip, r7
 8002344:	da4b      	bge.n	80023de <smart_watch_process+0x2be>
			days_elapsed += num_of_days_per_month[i];
 8002346:	f813 700c 	ldrb.w	r7, [r3, ip]
		for (int i = time.first_month; i < (time.current_month - 1); i++)
 800234a:	f100 0c04 	add.w	ip, r0, #4
			days_elapsed += num_of_days_per_month[i];
 800234e:	443a      	add	r2, r7
		for (int i = time.first_month; i < (time.current_month - 1); i++)
 8002350:	78cf      	ldrb	r7, [r1, #3]
 8002352:	3f01      	subs	r7, #1
 8002354:	4567      	cmp	r7, ip
 8002356:	dd42      	ble.n	80023de <smart_watch_process+0x2be>
			days_elapsed += num_of_days_per_month[i];
 8002358:	f813 700c 	ldrb.w	r7, [r3, ip]
		for (int i = time.first_month; i < (time.current_month - 1); i++)
 800235c:	f100 0c05 	add.w	ip, r0, #5
			days_elapsed += num_of_days_per_month[i];
 8002360:	443a      	add	r2, r7
		for (int i = time.first_month; i < (time.current_month - 1); i++)
 8002362:	78cf      	ldrb	r7, [r1, #3]
 8002364:	3f01      	subs	r7, #1
 8002366:	4567      	cmp	r7, ip
 8002368:	dd39      	ble.n	80023de <smart_watch_process+0x2be>
			days_elapsed += num_of_days_per_month[i];
 800236a:	f813 700c 	ldrb.w	r7, [r3, ip]
		for (int i = time.first_month; i < (time.current_month - 1); i++)
 800236e:	f100 0c06 	add.w	ip, r0, #6
			days_elapsed += num_of_days_per_month[i];
 8002372:	443a      	add	r2, r7
		for (int i = time.first_month; i < (time.current_month - 1); i++)
 8002374:	78cf      	ldrb	r7, [r1, #3]
 8002376:	3f01      	subs	r7, #1
 8002378:	4567      	cmp	r7, ip
 800237a:	dd30      	ble.n	80023de <smart_watch_process+0x2be>
			days_elapsed += num_of_days_per_month[i];
 800237c:	f813 700c 	ldrb.w	r7, [r3, ip]
		for (int i = time.first_month; i < (time.current_month - 1); i++)
 8002380:	f100 0c07 	add.w	ip, r0, #7
			days_elapsed += num_of_days_per_month[i];
 8002384:	443a      	add	r2, r7
		for (int i = time.first_month; i < (time.current_month - 1); i++)
 8002386:	78cf      	ldrb	r7, [r1, #3]
 8002388:	3f01      	subs	r7, #1
 800238a:	4567      	cmp	r7, ip
 800238c:	dd27      	ble.n	80023de <smart_watch_process+0x2be>
			days_elapsed += num_of_days_per_month[i];
 800238e:	f813 700c 	ldrb.w	r7, [r3, ip]
		for (int i = time.first_month; i < (time.current_month - 1); i++)
 8002392:	f100 0c08 	add.w	ip, r0, #8
			days_elapsed += num_of_days_per_month[i];
 8002396:	443a      	add	r2, r7
		for (int i = time.first_month; i < (time.current_month - 1); i++)
 8002398:	78cf      	ldrb	r7, [r1, #3]
 800239a:	3f01      	subs	r7, #1
 800239c:	4567      	cmp	r7, ip
 800239e:	dd1e      	ble.n	80023de <smart_watch_process+0x2be>
			days_elapsed += num_of_days_per_month[i];
 80023a0:	f813 700c 	ldrb.w	r7, [r3, ip]
		for (int i = time.first_month; i < (time.current_month - 1); i++)
 80023a4:	f100 0c09 	add.w	ip, r0, #9
			days_elapsed += num_of_days_per_month[i];
 80023a8:	443a      	add	r2, r7
		for (int i = time.first_month; i < (time.current_month - 1); i++)
 80023aa:	78cf      	ldrb	r7, [r1, #3]
 80023ac:	3f01      	subs	r7, #1
 80023ae:	4567      	cmp	r7, ip
 80023b0:	dd15      	ble.n	80023de <smart_watch_process+0x2be>
			days_elapsed += num_of_days_per_month[i];
 80023b2:	f813 700c 	ldrb.w	r7, [r3, ip]
		for (int i = time.first_month; i < (time.current_month - 1); i++)
 80023b6:	f100 0c0a 	add.w	ip, r0, #10
			days_elapsed += num_of_days_per_month[i];
 80023ba:	443a      	add	r2, r7
		for (int i = time.first_month; i < (time.current_month - 1); i++)
 80023bc:	78cf      	ldrb	r7, [r1, #3]
 80023be:	3f01      	subs	r7, #1
			days_elapsed += num_of_days_per_month[i];
 80023c0:	b292      	uxth	r2, r2
		for (int i = time.first_month; i < (time.current_month - 1); i++)
 80023c2:	4567      	cmp	r7, ip
 80023c4:	dd0b      	ble.n	80023de <smart_watch_process+0x2be>
			days_elapsed += num_of_days_per_month[i];
 80023c6:	f813 700c 	ldrb.w	r7, [r3, ip]
		for (int i = time.first_month; i < (time.current_month - 1); i++)
 80023ca:	300b      	adds	r0, #11
			days_elapsed += num_of_days_per_month[i];
 80023cc:	443a      	add	r2, r7
		for (int i = time.first_month; i < (time.current_month - 1); i++)
 80023ce:	78cf      	ldrb	r7, [r1, #3]
 80023d0:	3f01      	subs	r7, #1
			days_elapsed += num_of_days_per_month[i];
 80023d2:	b292      	uxth	r2, r2
		for (int i = time.first_month; i < (time.current_month - 1); i++)
 80023d4:	4287      	cmp	r7, r0
 80023d6:	dd02      	ble.n	80023de <smart_watch_process+0x2be>
			days_elapsed += num_of_days_per_month[i];
 80023d8:	321f      	adds	r2, #31
		for (int i = time.first_month; i < (time.current_month - 1); i++)
 80023da:	78c8      	ldrb	r0, [r1, #3]
			days_elapsed += num_of_days_per_month[i];
 80023dc:	b292      	uxth	r2, r2
		days_elapsed += (time.current_day + num_of_days_per_month[time.first_month - 1] - time.first_day);
 80023de:	788f      	ldrb	r7, [r1, #2]
 80023e0:	7848      	ldrb	r0, [r1, #1]
 80023e2:	7809      	ldrb	r1, [r1, #0]
 80023e4:	4403      	add	r3, r0
 80023e6:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 80023ea:	443b      	add	r3, r7
 80023ec:	1a5b      	subs	r3, r3, r1
 80023ee:	441a      	add	r2, r3
	uint32_t time_delay_min = (OFFSET_FACTOR * days_elapsed);
 80023f0:	b293      	uxth	r3, r2
 80023f2:	ee07 3a90 	vmov	s15, r3
	uint32_t hour_offs = (time_delay_min / 60);
 80023f6:	4926      	ldr	r1, [pc, #152]	@ (8002490 <smart_watch_process+0x370>)
	video.file_idx = (((video.time.Hours + hour_offs) % 12) * 60);
 80023f8:	7822      	ldrb	r2, [r4, #0]
			if (file_handler(1) != 1)
 80023fa:	2001      	movs	r0, #1
	uint32_t time_delay_min = (OFFSET_FACTOR * days_elapsed);
 80023fc:	eeb8 7be7 	vcvt.f64.s32	d7, s15
	video.file_idx += ((video.time.Minutes + min_offs) % 60);
 8002400:	f894 e001 	ldrb.w	lr, [r4, #1]
	video.file_idx = (((video.time.Hours + hour_offs) % 12) * 60);
 8002404:	4f23      	ldr	r7, [pc, #140]	@ (8002494 <smart_watch_process+0x374>)
	uint32_t time_delay_min = (OFFSET_FACTOR * days_elapsed);
 8002406:	ed9f 6b16 	vldr	d6, [pc, #88]	@ 8002460 <smart_watch_process+0x340>
 800240a:	ee27 7b06 	vmul.f64	d7, d7, d6
 800240e:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8002412:	ee17 3a90 	vmov	r3, s15
	uint32_t hour_offs = (time_delay_min / 60);
 8002416:	fba1 8c03 	umull	r8, ip, r1, r3
	video.file_idx = (((video.time.Hours + hour_offs) % 12) * 60);
 800241a:	eb02 125c 	add.w	r2, r2, ip, lsr #5
	uint32_t hour_offs = (time_delay_min / 60);
 800241e:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
	uint32_t min_offs = (time_delay_min % 60);
 8002422:	ebcc 1c0c 	rsb	ip, ip, ip, lsl #4
 8002426:	eba3 038c 	sub.w	r3, r3, ip, lsl #2
	video.file_idx = (((video.time.Hours + hour_offs) % 12) * 60);
 800242a:	fba7 c702 	umull	ip, r7, r7, r2
	video.file_idx += ((video.time.Minutes + min_offs) % 60);
 800242e:	4473      	add	r3, lr
	video.file_idx = (((video.time.Hours + hour_offs) % 12) * 60);
 8002430:	08ff      	lsrs	r7, r7, #3
	video.file_idx += ((video.time.Minutes + min_offs) % 60);
 8002432:	fba1 c103 	umull	ip, r1, r1, r3
	video.file_idx = (((video.time.Hours + hour_offs) % 12) * 60);
 8002436:	eb07 0747 	add.w	r7, r7, r7, lsl #1
	video.file_idx += ((video.time.Minutes + min_offs) % 60);
 800243a:	0949      	lsrs	r1, r1, #5
	video.file_idx = (((video.time.Hours + hour_offs) % 12) * 60);
 800243c:	eba2 0287 	sub.w	r2, r2, r7, lsl #2
	video.file_idx += ((video.time.Minutes + min_offs) % 60);
 8002440:	ebc1 1101 	rsb	r1, r1, r1, lsl #4
 8002444:	e02c      	b.n	80024a0 <smart_watch_process+0x380>
 8002446:	bf00      	nop
 8002448:	00000000 	.word	0x00000000
 800244c:	3f300000 	.word	0x3f300000
 8002450:	66666666 	.word	0x66666666
 8002454:	400a6666 	.word	0x400a6666
 8002458:	063e7064 	.word	0x063e7064
 800245c:	3ff863e7 	.word	0x3ff863e7
 8002460:	a9fbe76d 	.word	0xa9fbe76d
 8002464:	3fd5d2f1 	.word	0x3fd5d2f1
 8002468:	2409fad8 	.word	0x2409fad8
 800246c:	240ac318 	.word	0x240ac318
 8002470:	240ac360 	.word	0x240ac360
 8002474:	58020800 	.word	0x58020800
 8002478:	58020400 	.word	0x58020400
 800247c:	24054ad8 	.word	0x24054ad8
 8002480:	240000c4 	.word	0x240000c4
 8002484:	2400017c 	.word	0x2400017c
 8002488:	24000408 	.word	0x24000408
 800248c:	080104ac 	.word	0x080104ac
 8002490:	88888889 	.word	0x88888889
 8002494:	aaaaaaab 	.word	0xaaaaaaab
 8002498:	24000401 	.word	0x24000401
 800249c:	24000400 	.word	0x24000400
	video.file_idx = (((video.time.Hours + hour_offs) % 12) * 60);
 80024a0:	ebc2 1202 	rsb	r2, r2, r2, lsl #4
	video.file_idx += ((video.time.Minutes + min_offs) % 60);
 80024a4:	eba3 0381 	sub.w	r3, r3, r1, lsl #2
 80024a8:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 80024ac:	82a3      	strh	r3, [r4, #20]
			if (file_handler(1) != 1)
 80024ae:	f7ff fc05 	bl	8001cbc <file_handler>
 80024b2:	2801      	cmp	r0, #1
 80024b4:	d106      	bne.n	80024c4 <smart_watch_process+0x3a4>
			video.display_ts = video.time.Seconds;
 80024b6:	78a3      	ldrb	r3, [r4, #2]
 80024b8:	63a3      	str	r3, [r4, #56]	@ 0x38
		if (file_handler(0) != 1)
 80024ba:	f7ff fcb9 	bl	8001e30 <file_handler.constprop.0>
 80024be:	2801      	cmp	r0, #1
 80024c0:	f43f ae3b 	beq.w	800213a <smart_watch_process+0x1a>
}
 80024c4:	2000      	movs	r0, #0
 80024c6:	b007      	add	sp, #28
 80024c8:	ecbd 8b06 	vpop	{d8-d10}
 80024cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	video.FrameType = AVI_GetFrame(&AVI_Handel, &MJPEG_File, 0);
 80024d0:	2200      	movs	r2, #0
 80024d2:	4631      	mov	r1, r6
 80024d4:	48c5      	ldr	r0, [pc, #788]	@ (80027ec <smart_watch_process+0x6cc>)
 80024d6:	f7fe f89d 	bl	8000614 <AVI_GetFrame>
	if (video.frameToSkip)
 80024da:	6a22      	ldr	r2, [r4, #32]
	video.FrameType = AVI_GetFrame(&AVI_Handel, &MJPEG_File, 0);
 80024dc:	b2c3      	uxtb	r3, r0
 80024de:	75e3      	strb	r3, [r4, #23]
	if (video.frameToSkip)
 80024e0:	2a00      	cmp	r2, #0
 80024e2:	d03b      	beq.n	800255c <smart_watch_process+0x43c>
		AVI_Handel.CurrentImage++;
 80024e4:	6ae9      	ldr	r1, [r5, #44]	@ 0x2c
		video.frameToSkip--;
 80024e6:	3a01      	subs	r2, #1
		video.frameCount++;
 80024e8:	69e3      	ldr	r3, [r4, #28]
		AVI_Handel.CurrentImage++;
 80024ea:	3101      	adds	r1, #1
		video.frameToSkip--;
 80024ec:	6222      	str	r2, [r4, #32]
		video.frameCount++;
 80024ee:	3301      	adds	r3, #1
		AVI_Handel.CurrentImage++;
 80024f0:	62e9      	str	r1, [r5, #44]	@ 0x2c
		video.frameCount++;
 80024f2:	61e3      	str	r3, [r4, #28]
	if (!HAL_GPIO_ReadPin(SET_BTN_GPIO_Port, SET_BTN_Pin))
 80024f4:	2102      	movs	r1, #2
 80024f6:	48be      	ldr	r0, [pc, #760]	@ (80027f0 <smart_watch_process+0x6d0>)
 80024f8:	f004 f802 	bl	8006500 <HAL_GPIO_ReadPin>
 80024fc:	4607      	mov	r7, r0
 80024fe:	2800      	cmp	r0, #0
 8002500:	f040 819a 	bne.w	8002838 <smart_watch_process+0x718>
		count++;
 8002504:	4abb      	ldr	r2, [pc, #748]	@ (80027f4 <smart_watch_process+0x6d4>)
 8002506:	8813      	ldrh	r3, [r2, #0]
 8002508:	3301      	adds	r3, #1
 800250a:	b29b      	uxth	r3, r3
	if (count >= RESET_ITER_NUM)
 800250c:	2b1d      	cmp	r3, #29
 800250e:	f240 8230 	bls.w	8002972 <smart_watch_process+0x852>
		count = 0;
 8002512:	8010      	strh	r0, [r2, #0]
	HAL_NVIC_DisableIRQ(EXTI0_IRQn);
 8002514:	2006      	movs	r0, #6
 8002516:	f001 ffd1 	bl	80044bc <HAL_NVIC_DisableIRQ>
	HAL_NVIC_DisableIRQ(EXTI1_IRQn);
 800251a:	2007      	movs	r0, #7
 800251c:	f001 ffce 	bl	80044bc <HAL_NVIC_DisableIRQ>
	HAL_NVIC_DisableIRQ(EXTI2_IRQn);
 8002520:	2008      	movs	r0, #8
 8002522:	f001 ffcb 	bl	80044bc <HAL_NVIC_DisableIRQ>
		HAL_Delay(300);
 8002526:	f44f 7096 	mov.w	r0, #300	@ 0x12c
		video.video_mode = SETTING_MODE;
 800252a:	f884 7034 	strb.w	r7, [r4, #52]	@ 0x34
		HAL_Delay(300);
 800252e:	f000 ffe1 	bl	80034f4 <HAL_Delay>
	video.frame_time = 0.0;
 8002532:	2300      	movs	r3, #0
	video.display_status = DISPLAY_ON;
 8002534:	2001      	movs	r0, #1
	video.time.Hours = 0;
 8002536:	8027      	strh	r7, [r4, #0]
	video.frame_time = 0.0;
 8002538:	6263      	str	r3, [r4, #36]	@ 0x24
	video.jpegOutDataAdreess = (uint32_t)preElab_data;
 800253a:	4baf      	ldr	r3, [pc, #700]	@ (80027f8 <smart_watch_process+0x6d8>)
	video.time.Seconds = 0;
 800253c:	70a7      	strb	r7, [r4, #2]
	video.file_idx = 0;
 800253e:	82a7      	strh	r7, [r4, #20]
	video.FrameType = 0;
 8002540:	75e7      	strb	r7, [r4, #23]
	video.frameToSkip = 0;
 8002542:	6227      	str	r7, [r4, #32]
	video.jpegOutDataAdreess = (uint32_t)preElab_data;
 8002544:	6323      	str	r3, [r4, #48]	@ 0x30
	video.display_ts = video.time.Seconds;
 8002546:	63a7      	str	r7, [r4, #56]	@ 0x38
	video.frameCount = 0;
 8002548:	61e7      	str	r7, [r4, #28]
	video.display_status = DISPLAY_ON;
 800254a:	f884 003c 	strb.w	r0, [r4, #60]	@ 0x3c
	video.set = SET_IDLE;
 800254e:	f884 7035 	strb.w	r7, [r4, #53]	@ 0x35
	video.tick_offset = 0;
 8002552:	e9c4 770a 	strd	r7, r7, [r4, #40]	@ 0x28
		file_handler(1);
 8002556:	f7ff fbb1 	bl	8001cbc <file_handler>
 800255a:	e617      	b.n	800218c <smart_watch_process+0x6c>
	else if (video.FrameType == AVI_VIDEO_FRAME)
 800255c:	2b01      	cmp	r3, #1
 800255e:	d1c9      	bne.n	80024f4 <smart_watch_process+0x3d4>
		AVI_Handel.CurrentImage++;
 8002560:	6aea      	ldr	r2, [r5, #44]	@ 0x2c
		video.frameCount++;
 8002562:	69e3      	ldr	r3, [r4, #28]
		AVI_Handel.CurrentImage++;
 8002564:	3201      	adds	r2, #1
		if (JPEG_Decode_DMA(&JPEG_Handle, (uint32_t)MJPEG_VideoBuffer, AVI_Handel.FrameSize, video.jpegOutDataAdreess) != 1)
 8002566:	49a5      	ldr	r1, [pc, #660]	@ (80027fc <smart_watch_process+0x6dc>)
		video.frameCount++;
 8002568:	3301      	adds	r3, #1
		if (JPEG_Decode_DMA(&JPEG_Handle, (uint32_t)MJPEG_VideoBuffer, AVI_Handel.FrameSize, video.jpegOutDataAdreess) != 1)
 800256a:	48a5      	ldr	r0, [pc, #660]	@ (8002800 <smart_watch_process+0x6e0>)
		AVI_Handel.CurrentImage++;
 800256c:	62ea      	str	r2, [r5, #44]	@ 0x2c
		video.frameCount++;
 800256e:	61e3      	str	r3, [r4, #28]
		if (JPEG_Decode_DMA(&JPEG_Handle, (uint32_t)MJPEG_VideoBuffer, AVI_Handel.FrameSize, video.jpegOutDataAdreess) != 1)
 8002570:	6b2a      	ldr	r2, [r5, #48]	@ 0x30
 8002572:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8002574:	f7ff f88a 	bl	800168c <JPEG_Decode_DMA>
 8002578:	2801      	cmp	r0, #1
 800257a:	d1a3      	bne.n	80024c4 <smart_watch_process+0x3a4>
 800257c:	4fa1      	ldr	r7, [pc, #644]	@ (8002804 <smart_watch_process+0x6e4>)
 800257e:	48a2      	ldr	r0, [pc, #648]	@ (8002808 <smart_watch_process+0x6e8>)
 8002580:	683b      	ldr	r3, [r7, #0]
			if (count_iter >= MAX_ITERATIONS_NUM)
 8002582:	49a2      	ldr	r1, [pc, #648]	@ (800280c <smart_watch_process+0x6ec>)
 8002584:	e002      	b.n	800258c <smart_watch_process+0x46c>
 8002586:	428b      	cmp	r3, r1
 8002588:	f200 82b6 	bhi.w	8002af8 <smart_watch_process+0x9d8>
		while (Jpeg_HWDecodingEnd == 0)
 800258c:	6802      	ldr	r2, [r0, #0]
			count_iter++;
 800258e:	3301      	adds	r3, #1
		while (Jpeg_HWDecodingEnd == 0)
 8002590:	2a00      	cmp	r2, #0
 8002592:	d0f8      	beq.n	8002586 <smart_watch_process+0x466>
		if (video.isfirstFrame == 1)
 8002594:	f894 a016 	ldrb.w	sl, [r4, #22]
		count_iter = 0;
 8002598:	f04f 0900 	mov.w	r9, #0
			HAL_JPEG_GetInfo(&JPEG_Handle, &JPEG_Info);
 800259c:	f8df 828c 	ldr.w	r8, [pc, #652]	@ 800282c <smart_watch_process+0x70c>
		if (video.isfirstFrame == 1)
 80025a0:	f1ba 0f01 	cmp.w	sl, #1
		count_iter = 0;
 80025a4:	f8c7 9000 	str.w	r9, [r7]
		if (video.isfirstFrame == 1)
 80025a8:	f000 82c0 	beq.w	8002b2c <smart_watch_process+0xa0c>
		DMA2D_CopyBuffer((uint32_t *)video.jpegOutDataAdreess, (uint32_t *)outputData, JPEG_Info.ImageWidth, JPEG_Info.ImageHeight);
 80025ac:	f8df a280 	ldr.w	sl, [pc, #640]	@ 8002830 <smart_watch_process+0x710>
	HAL_DMA2D_PollForTransfer(&DMA2D_Handle, HAL_MAX_DELAY);
 80025b0:	f04f 31ff 	mov.w	r1, #4294967295
 80025b4:	4896      	ldr	r0, [pc, #600]	@ (8002810 <smart_watch_process+0x6f0>)
		DMA2D_CopyBuffer((uint32_t *)video.jpegOutDataAdreess, (uint32_t *)outputData, JPEG_Info.ImageWidth, JPEG_Info.ImageHeight);
 80025b6:	f8d4 b030 	ldr.w	fp, [r4, #48]	@ 0x30
 80025ba:	e9d8 9302 	ldrd	r9, r3, [r8, #8]
	yPos = (LCD_Y_SIZE - JPEG_Info.ImageHeight) / 2;
 80025be:	f1c9 02f0 	rsb	r2, r9, #240	@ 0xf0
	xPos = (LCD_X_SIZE - JPEG_Info.ImageWidth) / 2;
 80025c2:	f1c3 08f0 	rsb	r8, r3, #240	@ 0xf0
 80025c6:	9303      	str	r3, [sp, #12]
	yPos = (LCD_Y_SIZE - JPEG_Info.ImageHeight) / 2;
 80025c8:	0852      	lsrs	r2, r2, #1
	xPos = (LCD_X_SIZE - JPEG_Info.ImageWidth) / 2;
 80025ca:	ea4f 0858 	mov.w	r8, r8, lsr #1
	destination = (uint32_t)pDst + ((yPos * LCD_X_SIZE) + xPos) * 4;
 80025ce:	ebc2 1202 	rsb	r2, r2, r2, lsl #4
 80025d2:	eb08 1802 	add.w	r8, r8, r2, lsl #4
 80025d6:	f8da 2000 	ldr.w	r2, [sl]
 80025da:	eb02 0888 	add.w	r8, r2, r8, lsl #2
	HAL_DMA2D_PollForTransfer(&DMA2D_Handle, HAL_MAX_DELAY);
 80025de:	f003 fc81 	bl	8005ee4 <HAL_DMA2D_PollForTransfer>
	HAL_DMA2D_Start(&DMA2D_Handle, (uint32_t)pSrc, destination, ImageWidth, ImageHeight);
 80025e2:	9b03      	ldr	r3, [sp, #12]
 80025e4:	fa1f f289 	uxth.w	r2, r9
 80025e8:	4659      	mov	r1, fp
 80025ea:	b29b      	uxth	r3, r3
 80025ec:	4888      	ldr	r0, [pc, #544]	@ (8002810 <smart_watch_process+0x6f0>)
 80025ee:	9200      	str	r2, [sp, #0]
 80025f0:	4642      	mov	r2, r8
 80025f2:	f003 fc1b 	bl	8005e2c <HAL_DMA2D_Start>
		depth24To16(&pOut, (video.width * video.height), 3);
 80025f6:	8b22      	ldrh	r2, [r4, #24]
 80025f8:	8b63      	ldrh	r3, [r4, #26]
		pOut.u8Arr = (uint8_t *)outputData;
 80025fa:	f8da 8000 	ldr.w	r8, [sl]
		depth24To16(&pOut, (video.width * video.height), 3);
 80025fe:	fb12 f203 	smulbb	r2, r2, r3
 8002602:	b292      	uxth	r2, r2
	for (; i < length; i++)
 8002604:	b1ca      	cbz	r2, 800263a <smart_watch_process+0x51a>
 8002606:	eb08 0242 	add.w	r2, r8, r2, lsl #1
 800260a:	4640      	mov	r0, r8
 800260c:	4641      	mov	r1, r8
		pxArr->u16Arr[i] = color565(r, g, b);
 800260e:	f8df c224 	ldr.w	ip, [pc, #548]	@ 8002834 <smart_watch_process+0x714>
 8002612:	f891 e001 	ldrb.w	lr, [r1, #1]
 8002616:	788b      	ldrb	r3, [r1, #2]
 8002618:	ea4f 0ece 	mov.w	lr, lr, lsl #3
 800261c:	ea0c 2303 	and.w	r3, ip, r3, lsl #8
 8002620:	f40e 6efc 	and.w	lr, lr, #2016	@ 0x7e0
 8002624:	ea43 030e 	orr.w	r3, r3, lr
 8002628:	f811 eb03 	ldrb.w	lr, [r1], #3
 800262c:	ea43 03de 	orr.w	r3, r3, lr, lsr #3
		pxArr->u16Arr[i] = (((pxArr->u16Arr[i] & 0x00ff) << 8) | ((pxArr->u16Arr[i] & 0xff00) >> 8));
 8002630:	ba5b      	rev16	r3, r3
 8002632:	f820 3b02 	strh.w	r3, [r0], #2
	for (; i < length; i++)
 8002636:	4282      	cmp	r2, r0
 8002638:	d1eb      	bne.n	8002612 <smart_watch_process+0x4f2>
 800263a:	f10d 0910 	add.w	r9, sp, #16
	frame.start.X = 0;
 800263e:	f04f 0b00 	mov.w	fp, #0
 8002642:	e005      	b.n	8002650 <smart_watch_process+0x530>
			count_iter++;
 8002644:	683b      	ldr	r3, [r7, #0]
 8002646:	3301      	adds	r3, #1
			if (count_iter >= MAX_ATTEMPTS_NUM)
 8002648:	2b09      	cmp	r3, #9
			count_iter++;
 800264a:	603b      	str	r3, [r7, #0]
			if (count_iter >= MAX_ATTEMPTS_NUM)
 800264c:	f63f af3a 	bhi.w	80024c4 <smart_watch_process+0x3a4>
	frame.start.X = 0;
 8002650:	f04f 13ef 	mov.w	r3, #15663343	@ 0xef00ef
 8002654:	f8cd b010 	str.w	fp, [sp, #16]
 8002658:	9305      	str	r3, [sp, #20]
	GC9A01_set_frame(frame);
 800265a:	e899 0003 	ldmia.w	r9, {r0, r1}
 800265e:	f7fe ff95 	bl	800158c <GC9A01_set_frame>
	GC9A01_write_command(MEM_WR);
 8002662:	202c      	movs	r0, #44	@ 0x2c
 8002664:	f7fe fa8a 	bl	8000b7c <GC9A01_write_command>
	GC9A01_set_data_command(ON);
 8002668:	2001      	movs	r0, #1
 800266a:	f7fe fa51 	bl	8000b10 <GC9A01_set_data_command>
	GC9A01_set_chip_select(OFF);
 800266e:	2000      	movs	r0, #0
 8002670:	f7fe fa66 	bl	8000b40 <GC9A01_set_chip_select>
	ret = GC9A01_spi_tx(data, total_bytes, 1);
 8002674:	2201      	movs	r2, #1
 8002676:	f44f 4161 	mov.w	r1, #57600	@ 0xe100
 800267a:	4640      	mov	r0, r8
 800267c:	f7fe ffda 	bl	8001634 <GC9A01_spi_tx>
	if (ret != 1)
 8002680:	2801      	cmp	r0, #1
 8002682:	d1df      	bne.n	8002644 <smart_watch_process+0x524>
	ret = GC9A01_spi_tx(&data[total_bytes], total_bytes, 0);
 8002684:	f44f 4161 	mov.w	r1, #57600	@ 0xe100
 8002688:	2200      	movs	r2, #0
 800268a:	eb08 0001 	add.w	r0, r8, r1
 800268e:	f7fe ffd1 	bl	8001634 <GC9A01_spi_tx>
		while (lcd_draw(pOut.u8Arr) != 1)
 8002692:	2801      	cmp	r0, #1
 8002694:	d1d6      	bne.n	8002644 <smart_watch_process+0x524>
		if (video.isfirstFrame == 1)
 8002696:	7da3      	ldrb	r3, [r4, #22]
		count_iter = 0;
 8002698:	f8c7 b000 	str.w	fp, [r7]
		if (video.isfirstFrame == 1)
 800269c:	2b01      	cmp	r3, #1
 800269e:	f000 8272 	beq.w	8002b86 <smart_watch_process+0xa66>
		outputData = (outputData == output_data1) ? output_data2 : output_data1;
 80026a2:	f8da 1000 	ldr.w	r1, [sl]
 80026a6:	4a5b      	ldr	r2, [pc, #364]	@ (8002814 <smart_watch_process+0x6f4>)
 80026a8:	4b5b      	ldr	r3, [pc, #364]	@ (8002818 <smart_watch_process+0x6f8>)
 80026aa:	4291      	cmp	r1, r2
 80026ac:	bf18      	it	ne
 80026ae:	4613      	movne	r3, r2
 80026b0:	f8ca 3000 	str.w	r3, [sl]
		video.actual_time = (HAL_GetTick() - video.tick_offset);
 80026b4:	f000 ff18 	bl	80034e8 <HAL_GetTick>
 80026b8:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
		float watch_time = (video.frameCount * video.frame_time);
 80026ba:	ed94 7a07 	vldr	s14, [r4, #28]
		video.actual_time = (HAL_GetTick() - video.tick_offset);
 80026be:	1ac0      	subs	r0, r0, r3
		float watch_time = (video.frameCount * video.frame_time);
 80026c0:	edd4 6a09 	vldr	s13, [r4, #36]	@ 0x24
 80026c4:	eeb8 7a47 	vcvt.f32.u32	s14, s14
		int time_diff = (video.actual_time - watch_time);
 80026c8:	ee07 0a90 	vmov	s15, r0
		video.actual_time = (HAL_GetTick() - video.tick_offset);
 80026cc:	62a0      	str	r0, [r4, #40]	@ 0x28
		int time_diff = (video.actual_time - watch_time);
 80026ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80026d2:	eee7 7a66 	vfms.f32	s15, s14, s13
 80026d6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
		video.frameToSkip = (time_diff / video.frame_time);
 80026da:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
		int time_diff = (video.actual_time - watch_time);
 80026de:	ee17 0a90 	vmov	r0, s15
		if (time_diff < 0)
 80026e2:	2800      	cmp	r0, #0
		video.frameToSkip = (time_diff / video.frame_time);
 80026e4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80026e8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80026ec:	edc4 7a08 	vstr	s15, [r4, #32]
		if (time_diff < 0)
 80026f0:	f2c0 8243 	blt.w	8002b7a <smart_watch_process+0xa5a>
		RTC_DateTypeDef sDate = {0};
 80026f4:	2700      	movs	r7, #0
		HAL_RTC_GetTime(&hrtc, &video.time, RTC_FORMAT_BIN);
 80026f6:	4949      	ldr	r1, [pc, #292]	@ (800281c <smart_watch_process+0x6fc>)
 80026f8:	4849      	ldr	r0, [pc, #292]	@ (8002820 <smart_watch_process+0x700>)
 80026fa:	463a      	mov	r2, r7
		RTC_DateTypeDef sDate = {0};
 80026fc:	9704      	str	r7, [sp, #16]
		HAL_RTC_GetTime(&hrtc, &video.time, RTC_FORMAT_BIN);
 80026fe:	f008 fc11 	bl	800af24 <HAL_RTC_GetTime>
		HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 8002702:	463a      	mov	r2, r7
 8002704:	4649      	mov	r1, r9
 8002706:	4846      	ldr	r0, [pc, #280]	@ (8002820 <smart_watch_process+0x700>)
 8002708:	f008 fc48 	bl	800af9c <HAL_RTC_GetDate>
 800270c:	e6f2      	b.n	80024f4 <smart_watch_process+0x3d4>
			if (file_handler(1) != 1)
 800270e:	f7ff fad5 	bl	8001cbc <file_handler>
 8002712:	2801      	cmp	r0, #1
 8002714:	f47f aed6 	bne.w	80024c4 <smart_watch_process+0x3a4>
			video.video_mode = NORMAL_MODE;
 8002718:	86a0      	strh	r0, [r4, #52]	@ 0x34
			break;
 800271a:	e52e      	b.n	800217a <smart_watch_process+0x5a>
			if (show_frame(0) != 1)
 800271c:	f7ff fbf2 	bl	8001f04 <show_frame.constprop.0>
 8002720:	2801      	cmp	r0, #1
 8002722:	f47f aecf 	bne.w	80024c4 <smart_watch_process+0x3a4>
			if (btn_status == BTN_PLUS)
 8002726:	4f3f      	ldr	r7, [pc, #252]	@ (8002824 <smart_watch_process+0x704>)
 8002728:	f897 9000 	ldrb.w	r9, [r7]
 800272c:	f1b9 0f01 	cmp.w	r9, #1
 8002730:	f000 8155 	beq.w	80029de <smart_watch_process+0x8be>
			if (btn_status == BTN_MINUS)
 8002734:	f1b9 0f03 	cmp.w	r9, #3
 8002738:	f000 8124 	beq.w	8002984 <smart_watch_process+0x864>
			if (btn_status == BTN_SET)
 800273c:	f1b9 0f02 	cmp.w	r9, #2
 8002740:	f47f ad1b 	bne.w	800217a <smart_watch_process+0x5a>
				btn_status = BTN_NONE;
 8002744:	f04f 0800 	mov.w	r8, #0
				HAL_Delay(300);
 8002748:	f44f 7096 	mov.w	r0, #300	@ 0x12c
				btn_status = BTN_NONE;
 800274c:	f887 8000 	strb.w	r8, [r7]
				HAL_Delay(300);
 8002750:	f000 fed0 	bl	80034f4 <HAL_Delay>
 * @brief clear_btn_int
 * 
 */
static void clear_btn_int(void)
{
	HAL_NVIC_ClearPendingIRQ(EXTI0_IRQn);
 8002754:	2006      	movs	r0, #6
 8002756:	f001 feeb 	bl	8004530 <HAL_NVIC_ClearPendingIRQ>
	HAL_NVIC_ClearPendingIRQ(EXTI1_IRQn);
 800275a:	2007      	movs	r0, #7
 800275c:	f001 fee8 	bl	8004530 <HAL_NVIC_ClearPendingIRQ>
	HAL_NVIC_ClearPendingIRQ(EXTI2_IRQn);
 8002760:	2008      	movs	r0, #8
 8002762:	f001 fee5 	bl	8004530 <HAL_NVIC_ClearPendingIRQ>
				video.file_idx += video.time.Minutes;
 8002766:	8aa2      	ldrh	r2, [r4, #20]
 8002768:	7863      	ldrb	r3, [r4, #1]
				HAL_RTC_SetTime(&hrtc, &video.time, RTC_FORMAT_BIN);
 800276a:	492c      	ldr	r1, [pc, #176]	@ (800281c <smart_watch_process+0x6fc>)
				video.file_idx += video.time.Minutes;
 800276c:	4413      	add	r3, r2
				HAL_RTC_SetTime(&hrtc, &video.time, RTC_FORMAT_BIN);
 800276e:	482c      	ldr	r0, [pc, #176]	@ (8002820 <smart_watch_process+0x700>)
 8002770:	4642      	mov	r2, r8
				video.file_idx += video.time.Minutes;
 8002772:	82a3      	strh	r3, [r4, #20]
				HAL_RTC_SetTime(&hrtc, &video.time, RTC_FORMAT_BIN);
 8002774:	f008 fd02 	bl	800b17c <HAL_RTC_SetTime>
				HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 8002778:	4642      	mov	r2, r8
 800277a:	a904      	add	r1, sp, #16
 800277c:	4828      	ldr	r0, [pc, #160]	@ (8002820 <smart_watch_process+0x700>)
				RTC_DateTypeDef sDate = {0};
 800277e:	f8cd 8010 	str.w	r8, [sp, #16]
				HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 8002782:	f008 fc0b 	bl	800af9c <HAL_RTC_GetDate>
				time.first_day = sDate.Date;
 8002786:	4b28      	ldr	r3, [pc, #160]	@ (8002828 <smart_watch_process+0x708>)
 8002788:	f89d 2012 	ldrb.w	r2, [sp, #18]
 800278c:	701a      	strb	r2, [r3, #0]
				time.first_month = sDate.Month;
 800278e:	f89d 2011 	ldrb.w	r2, [sp, #17]
 8002792:	705a      	strb	r2, [r3, #1]
				video.isfirstFrame = 1;
 8002794:	2201      	movs	r2, #1
				video.set = SET_START;
 8002796:	2303      	movs	r3, #3
				video.isfirstFrame = 1;
 8002798:	75a2      	strb	r2, [r4, #22]
				video.set = SET_START;
 800279a:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
 800279e:	e4ec      	b.n	800217a <smart_watch_process+0x5a>
			if (show_frame(0) != 1)
 80027a0:	f7ff fbb0 	bl	8001f04 <show_frame.constprop.0>
 80027a4:	2801      	cmp	r0, #1
 80027a6:	f47f ae8d 	bne.w	80024c4 <smart_watch_process+0x3a4>
			if (btn_status == BTN_PLUS)
 80027aa:	4f1e      	ldr	r7, [pc, #120]	@ (8002824 <smart_watch_process+0x704>)
 80027ac:	f897 9000 	ldrb.w	r9, [r7]
 80027b0:	f1b9 0f01 	cmp.w	r9, #1
 80027b4:	f000 8147 	beq.w	8002a46 <smart_watch_process+0x926>
			if (btn_status == BTN_MINUS)
 80027b8:	f1b9 0f03 	cmp.w	r9, #3
 80027bc:	f000 8174 	beq.w	8002aa8 <smart_watch_process+0x988>
			if (btn_status == BTN_SET)
 80027c0:	f1b9 0f02 	cmp.w	r9, #2
 80027c4:	f47f acd9 	bne.w	800217a <smart_watch_process+0x5a>
				btn_status = BTN_NONE;
 80027c8:	2300      	movs	r3, #0
				HAL_Delay(300);
 80027ca:	f44f 7096 	mov.w	r0, #300	@ 0x12c
				btn_status = BTN_NONE;
 80027ce:	703b      	strb	r3, [r7, #0]
				HAL_Delay(300);
 80027d0:	f000 fe90 	bl	80034f4 <HAL_Delay>
	HAL_NVIC_ClearPendingIRQ(EXTI0_IRQn);
 80027d4:	2006      	movs	r0, #6
 80027d6:	f001 feab 	bl	8004530 <HAL_NVIC_ClearPendingIRQ>
	HAL_NVIC_ClearPendingIRQ(EXTI1_IRQn);
 80027da:	2007      	movs	r0, #7
 80027dc:	f001 fea8 	bl	8004530 <HAL_NVIC_ClearPendingIRQ>
	HAL_NVIC_ClearPendingIRQ(EXTI2_IRQn);
 80027e0:	2008      	movs	r0, #8
 80027e2:	f001 fea5 	bl	8004530 <HAL_NVIC_ClearPendingIRQ>
				video.set = SET_MINUTES;
 80027e6:	f884 9035 	strb.w	r9, [r4, #53]	@ 0x35
 80027ea:	e4c6      	b.n	800217a <smart_watch_process+0x5a>
 80027ec:	240ac318 	.word	0x240ac318
 80027f0:	58020800 	.word	0x58020800
 80027f4:	240003f4 	.word	0x240003f4
 80027f8:	24054ad8 	.word	0x24054ad8
 80027fc:	2409fb18 	.word	0x2409fb18
 8002800:	24000220 	.word	0x24000220
 8002804:	240003f8 	.word	0x240003f8
 8002808:	240000a8 	.word	0x240000a8
 800280c:	000f423f 	.word	0x000f423f
 8002810:	240001b8 	.word	0x240001b8
 8002814:	2402a774 	.word	0x2402a774
 8002818:	24000410 	.word	0x24000410
 800281c:	2409fad8 	.word	0x2409fad8
 8002820:	2400017c 	.word	0x2400017c
 8002824:	240ac7ce 	.word	0x240ac7ce
 8002828:	24000408 	.word	0x24000408
 800282c:	240001a4 	.word	0x240001a4
 8002830:	24000004 	.word	0x24000004
 8002834:	fffff800 	.word	0xfffff800
 8002838:	4bb5      	ldr	r3, [pc, #724]	@ (8002b10 <smart_watch_process+0x9f0>)
 800283a:	2200      	movs	r2, #0
 800283c:	801a      	strh	r2, [r3, #0]
	if (count >= RESET_ITER_NUM)
 800283e:	e4a5      	b.n	800218c <smart_watch_process+0x6c>
	HAL_Delay(700);
 8002840:	f44f 702f 	mov.w	r0, #700	@ 0x2bc
 8002844:	f000 fe56 	bl	80034f4 <HAL_Delay>
	if (!HAL_GPIO_ReadPin(FXLS8974CF_INT_Port, FXLS8974CF_INT_Pin))
 8002848:	2120      	movs	r1, #32
 800284a:	48b2      	ldr	r0, [pc, #712]	@ (8002b14 <smart_watch_process+0x9f4>)
 800284c:	f003 fe58 	bl	8006500 <HAL_GPIO_ReadPin>
 8002850:	fab0 f380 	clz	r3, r0
 8002854:	095b      	lsrs	r3, r3, #5
					wake_up = check_accel_gesture();
 8002856:	f889 3000 	strb.w	r3, [r9]
	 for (int i = 0; i < 30; i++)
 800285a:	e4f8      	b.n	800224e <smart_watch_process+0x12e>
	else if (time.current_month < time.first_month)
 800285c:	78c8      	ldrb	r0, [r1, #3]
 800285e:	784b      	ldrb	r3, [r1, #1]
 8002860:	4298      	cmp	r0, r3
 8002862:	f080 8088 	bcs.w	8002976 <smart_watch_process+0x856>
		for (int i = time.first_month; i < 12; i++)
 8002866:	784b      	ldrb	r3, [r1, #1]
 8002868:	2b0b      	cmp	r3, #11
 800286a:	b2d8      	uxtb	r0, r3
 800286c:	f300 81a6 	bgt.w	8002bbc <smart_watch_process+0xa9c>
			days_elapsed += num_of_days_per_month[i];
 8002870:	4ba9      	ldr	r3, [pc, #676]	@ (8002b18 <smart_watch_process+0x9f8>)
		for (int i = time.first_month; i < 12; i++)
 8002872:	280b      	cmp	r0, #11
 8002874:	f100 0701 	add.w	r7, r0, #1
			days_elapsed += num_of_days_per_month[i];
 8002878:	5c1a      	ldrb	r2, [r3, r0]
		for (int i = time.first_month; i < 12; i++)
 800287a:	d03c      	beq.n	80028f6 <smart_watch_process+0x7d6>
			days_elapsed += num_of_days_per_month[i];
 800287c:	5ddf      	ldrb	r7, [r3, r7]
		for (int i = time.first_month; i < 12; i++)
 800287e:	280a      	cmp	r0, #10
			days_elapsed += num_of_days_per_month[i];
 8002880:	443a      	add	r2, r7
		for (int i = time.first_month; i < 12; i++)
 8002882:	f100 0702 	add.w	r7, r0, #2
 8002886:	d036      	beq.n	80028f6 <smart_watch_process+0x7d6>
			days_elapsed += num_of_days_per_month[i];
 8002888:	5ddf      	ldrb	r7, [r3, r7]
		for (int i = time.first_month; i < 12; i++)
 800288a:	2809      	cmp	r0, #9
			days_elapsed += num_of_days_per_month[i];
 800288c:	443a      	add	r2, r7
		for (int i = time.first_month; i < 12; i++)
 800288e:	f100 0703 	add.w	r7, r0, #3
 8002892:	d030      	beq.n	80028f6 <smart_watch_process+0x7d6>
			days_elapsed += num_of_days_per_month[i];
 8002894:	5ddf      	ldrb	r7, [r3, r7]
		for (int i = time.first_month; i < 12; i++)
 8002896:	2808      	cmp	r0, #8
			days_elapsed += num_of_days_per_month[i];
 8002898:	443a      	add	r2, r7
		for (int i = time.first_month; i < 12; i++)
 800289a:	f100 0704 	add.w	r7, r0, #4
 800289e:	d02a      	beq.n	80028f6 <smart_watch_process+0x7d6>
			days_elapsed += num_of_days_per_month[i];
 80028a0:	5ddf      	ldrb	r7, [r3, r7]
		for (int i = time.first_month; i < 12; i++)
 80028a2:	2807      	cmp	r0, #7
			days_elapsed += num_of_days_per_month[i];
 80028a4:	443a      	add	r2, r7
		for (int i = time.first_month; i < 12; i++)
 80028a6:	f100 0705 	add.w	r7, r0, #5
 80028aa:	d024      	beq.n	80028f6 <smart_watch_process+0x7d6>
			days_elapsed += num_of_days_per_month[i];
 80028ac:	5ddf      	ldrb	r7, [r3, r7]
		for (int i = time.first_month; i < 12; i++)
 80028ae:	2806      	cmp	r0, #6
			days_elapsed += num_of_days_per_month[i];
 80028b0:	443a      	add	r2, r7
		for (int i = time.first_month; i < 12; i++)
 80028b2:	f100 0706 	add.w	r7, r0, #6
 80028b6:	d01e      	beq.n	80028f6 <smart_watch_process+0x7d6>
			days_elapsed += num_of_days_per_month[i];
 80028b8:	5ddf      	ldrb	r7, [r3, r7]
		for (int i = time.first_month; i < 12; i++)
 80028ba:	2805      	cmp	r0, #5
			days_elapsed += num_of_days_per_month[i];
 80028bc:	443a      	add	r2, r7
		for (int i = time.first_month; i < 12; i++)
 80028be:	f100 0707 	add.w	r7, r0, #7
 80028c2:	d018      	beq.n	80028f6 <smart_watch_process+0x7d6>
			days_elapsed += num_of_days_per_month[i];
 80028c4:	5ddf      	ldrb	r7, [r3, r7]
		for (int i = time.first_month; i < 12; i++)
 80028c6:	2804      	cmp	r0, #4
			days_elapsed += num_of_days_per_month[i];
 80028c8:	443a      	add	r2, r7
		for (int i = time.first_month; i < 12; i++)
 80028ca:	f100 0708 	add.w	r7, r0, #8
 80028ce:	d012      	beq.n	80028f6 <smart_watch_process+0x7d6>
			days_elapsed += num_of_days_per_month[i];
 80028d0:	5ddf      	ldrb	r7, [r3, r7]
		for (int i = time.first_month; i < 12; i++)
 80028d2:	2803      	cmp	r0, #3
			days_elapsed += num_of_days_per_month[i];
 80028d4:	443a      	add	r2, r7
		for (int i = time.first_month; i < 12; i++)
 80028d6:	f100 0709 	add.w	r7, r0, #9
 80028da:	d00c      	beq.n	80028f6 <smart_watch_process+0x7d6>
			days_elapsed += num_of_days_per_month[i];
 80028dc:	5ddf      	ldrb	r7, [r3, r7]
		for (int i = time.first_month; i < 12; i++)
 80028de:	2802      	cmp	r0, #2
			days_elapsed += num_of_days_per_month[i];
 80028e0:	443a      	add	r2, r7
		for (int i = time.first_month; i < 12; i++)
 80028e2:	f100 070a 	add.w	r7, r0, #10
			days_elapsed += num_of_days_per_month[i];
 80028e6:	b292      	uxth	r2, r2
		for (int i = time.first_month; i < 12; i++)
 80028e8:	d005      	beq.n	80028f6 <smart_watch_process+0x7d6>
			days_elapsed += num_of_days_per_month[i];
 80028ea:	5ddf      	ldrb	r7, [r3, r7]
 80028ec:	443a      	add	r2, r7
 80028ee:	b292      	uxth	r2, r2
		for (int i = time.first_month; i < 12; i++)
 80028f0:	b908      	cbnz	r0, 80028f6 <smart_watch_process+0x7d6>
			days_elapsed += num_of_days_per_month[i];
 80028f2:	321f      	adds	r2, #31
 80028f4:	b292      	uxth	r2, r2
		for (int i = 0; i < (time.current_month - 1); i++)
 80028f6:	78c8      	ldrb	r0, [r1, #3]
 80028f8:	2801      	cmp	r0, #1
 80028fa:	d92f      	bls.n	800295c <smart_watch_process+0x83c>
 80028fc:	78c8      	ldrb	r0, [r1, #3]
 80028fe:	2802      	cmp	r0, #2
 8002900:	f240 816e 	bls.w	8002be0 <smart_watch_process+0xac0>
 8002904:	78c8      	ldrb	r0, [r1, #3]
 8002906:	2803      	cmp	r0, #3
 8002908:	f240 8167 	bls.w	8002bda <smart_watch_process+0xaba>
 800290c:	78c8      	ldrb	r0, [r1, #3]
 800290e:	2804      	cmp	r0, #4
 8002910:	f240 8160 	bls.w	8002bd4 <smart_watch_process+0xab4>
 8002914:	78c8      	ldrb	r0, [r1, #3]
 8002916:	2805      	cmp	r0, #5
 8002918:	f240 8159 	bls.w	8002bce <smart_watch_process+0xaae>
 800291c:	78c8      	ldrb	r0, [r1, #3]
 800291e:	2806      	cmp	r0, #6
 8002920:	f240 8152 	bls.w	8002bc8 <smart_watch_process+0xaa8>
 8002924:	78c8      	ldrb	r0, [r1, #3]
 8002926:	2807      	cmp	r0, #7
 8002928:	f240 814b 	bls.w	8002bc2 <smart_watch_process+0xaa2>
 800292c:	78c8      	ldrb	r0, [r1, #3]
 800292e:	2808      	cmp	r0, #8
 8002930:	f240 8141 	bls.w	8002bb6 <smart_watch_process+0xa96>
 8002934:	78c8      	ldrb	r0, [r1, #3]
 8002936:	2809      	cmp	r0, #9
 8002938:	f240 813a 	bls.w	8002bb0 <smart_watch_process+0xa90>
 800293c:	78c8      	ldrb	r0, [r1, #3]
 800293e:	280a      	cmp	r0, #10
 8002940:	f240 8132 	bls.w	8002ba8 <smart_watch_process+0xa88>
 8002944:	78c8      	ldrb	r0, [r1, #3]
 8002946:	280b      	cmp	r0, #11
 8002948:	f240 812a 	bls.w	8002ba0 <smart_watch_process+0xa80>
 800294c:	78c8      	ldrb	r0, [r1, #3]
 800294e:	280c      	cmp	r0, #12
 8002950:	f240 8122 	bls.w	8002b98 <smart_watch_process+0xa78>
			days_elapsed += num_of_days_per_month[i];
 8002954:	f202 126d 	addw	r2, r2, #365	@ 0x16d
		for (int i = 0; i < (time.current_month - 1); i++)
 8002958:	78c8      	ldrb	r0, [r1, #3]
			days_elapsed += num_of_days_per_month[i];
 800295a:	b292      	uxth	r2, r2
		days_elapsed += (time.current_day + num_of_days_per_month[time.first_month - 1] - time.first_day);
 800295c:	7888      	ldrb	r0, [r1, #2]
 800295e:	784f      	ldrb	r7, [r1, #1]
 8002960:	7809      	ldrb	r1, [r1, #0]
 8002962:	443b      	add	r3, r7
 8002964:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8002968:	4403      	add	r3, r0
 800296a:	1a5b      	subs	r3, r3, r1
 800296c:	441a      	add	r2, r3
	uint32_t time_delay_min = (OFFSET_FACTOR * days_elapsed);
 800296e:	b293      	uxth	r3, r2
 8002970:	e53f      	b.n	80023f2 <smart_watch_process+0x2d2>
 8002972:	8013      	strh	r3, [r2, #0]
 8002974:	e40a      	b.n	800218c <smart_watch_process+0x6c>
		days_elapsed += abs(time.current_day - time.first_day);
 8002976:	788b      	ldrb	r3, [r1, #2]
 8002978:	780a      	ldrb	r2, [r1, #0]
 800297a:	1a9b      	subs	r3, r3, r2
 800297c:	2b00      	cmp	r3, #0
 800297e:	bfb8      	it	lt
 8002980:	425b      	neglt	r3, r3
 8002982:	e536      	b.n	80023f2 <smart_watch_process+0x2d2>
				btn_status = BTN_NONE;
 8002984:	2300      	movs	r3, #0
				HAL_Delay(300);
 8002986:	f44f 7096 	mov.w	r0, #300	@ 0x12c
				btn_status = BTN_NONE;
 800298a:	703b      	strb	r3, [r7, #0]
				HAL_Delay(300);
 800298c:	f000 fdb2 	bl	80034f4 <HAL_Delay>
	HAL_NVIC_ClearPendingIRQ(EXTI0_IRQn);
 8002990:	2006      	movs	r0, #6
 8002992:	f001 fdcd 	bl	8004530 <HAL_NVIC_ClearPendingIRQ>
	HAL_NVIC_ClearPendingIRQ(EXTI1_IRQn);
 8002996:	2007      	movs	r0, #7
 8002998:	f001 fdca 	bl	8004530 <HAL_NVIC_ClearPendingIRQ>
	HAL_NVIC_ClearPendingIRQ(EXTI2_IRQn);
 800299c:	2008      	movs	r0, #8
 800299e:	f001 fdc7 	bl	8004530 <HAL_NVIC_ClearPendingIRQ>
				if (video.time.Minutes > 0)
 80029a2:	7863      	ldrb	r3, [r4, #1]
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	f000 80ad 	beq.w	8002b04 <smart_watch_process+0x9e4>
					video.time.Minutes--;
 80029aa:	3b01      	subs	r3, #1
 80029ac:	b2db      	uxtb	r3, r3
				video.file_idx += video.time.Minutes;
 80029ae:	461a      	mov	r2, r3
 80029b0:	7063      	strb	r3, [r4, #1]
				if (file_handler(1) != 1)
 80029b2:	2001      	movs	r0, #1
				video.file_idx += video.time.Minutes;
 80029b4:	8aa3      	ldrh	r3, [r4, #20]
 80029b6:	441a      	add	r2, r3
 80029b8:	82a2      	strh	r2, [r4, #20]
				if (file_handler(1) != 1)
 80029ba:	f7ff f97f 	bl	8001cbc <file_handler>
 80029be:	2801      	cmp	r0, #1
 80029c0:	f47f ad80 	bne.w	80024c4 <smart_watch_process+0x3a4>
				video.file_idx -= video.time.Minutes;
 80029c4:	7862      	ldrb	r2, [r4, #1]
 80029c6:	8aa3      	ldrh	r3, [r4, #20]
				video.FrameType = AVI_GetFrame(&AVI_Handel, &MJPEG_File, 0);
 80029c8:	4954      	ldr	r1, [pc, #336]	@ (8002b1c <smart_watch_process+0x9fc>)
				video.file_idx -= video.time.Minutes;
 80029ca:	1a9b      	subs	r3, r3, r2
				video.FrameType = AVI_GetFrame(&AVI_Handel, &MJPEG_File, 0);
 80029cc:	4854      	ldr	r0, [pc, #336]	@ (8002b20 <smart_watch_process+0xa00>)
 80029ce:	2200      	movs	r2, #0
				video.file_idx -= video.time.Minutes;
 80029d0:	82a3      	strh	r3, [r4, #20]
				video.FrameType = AVI_GetFrame(&AVI_Handel, &MJPEG_File, 0);
 80029d2:	f7fd fe1f 	bl	8000614 <AVI_GetFrame>
			if (btn_status == BTN_SET)
 80029d6:	f897 9000 	ldrb.w	r9, [r7]
				video.FrameType = AVI_GetFrame(&AVI_Handel, &MJPEG_File, 0);
 80029da:	75e0      	strb	r0, [r4, #23]
 80029dc:	e6ae      	b.n	800273c <smart_watch_process+0x61c>
				btn_status = BTN_NONE;
 80029de:	f04f 0800 	mov.w	r8, #0
				HAL_Delay(300);
 80029e2:	f44f 7096 	mov.w	r0, #300	@ 0x12c
				btn_status = BTN_NONE;
 80029e6:	f887 8000 	strb.w	r8, [r7]
				HAL_Delay(300);
 80029ea:	f000 fd83 	bl	80034f4 <HAL_Delay>
	HAL_NVIC_ClearPendingIRQ(EXTI0_IRQn);
 80029ee:	2006      	movs	r0, #6
 80029f0:	f001 fd9e 	bl	8004530 <HAL_NVIC_ClearPendingIRQ>
	HAL_NVIC_ClearPendingIRQ(EXTI1_IRQn);
 80029f4:	2007      	movs	r0, #7
 80029f6:	f001 fd9b 	bl	8004530 <HAL_NVIC_ClearPendingIRQ>
	HAL_NVIC_ClearPendingIRQ(EXTI2_IRQn);
 80029fa:	2008      	movs	r0, #8
 80029fc:	f001 fd98 	bl	8004530 <HAL_NVIC_ClearPendingIRQ>
				video.time.Minutes++;
 8002a00:	7863      	ldrb	r3, [r4, #1]
				video.time.Minutes %= 60;
 8002a02:	4a48      	ldr	r2, [pc, #288]	@ (8002b24 <smart_watch_process+0xa04>)
				if (file_handler(1) != 1)
 8002a04:	4648      	mov	r0, r9
				video.time.Minutes++;
 8002a06:	3301      	adds	r3, #1
				video.time.Minutes %= 60;
 8002a08:	b2db      	uxtb	r3, r3
 8002a0a:	fba2 1203 	umull	r1, r2, r2, r3
 8002a0e:	0952      	lsrs	r2, r2, #5
 8002a10:	ebc2 1202 	rsb	r2, r2, r2, lsl #4
 8002a14:	eba3 0382 	sub.w	r3, r3, r2, lsl #2
				video.file_idx += video.time.Minutes;
 8002a18:	8aa2      	ldrh	r2, [r4, #20]
				video.time.Minutes %= 60;
 8002a1a:	b2db      	uxtb	r3, r3
 8002a1c:	7063      	strb	r3, [r4, #1]
				video.file_idx += video.time.Minutes;
 8002a1e:	4413      	add	r3, r2
 8002a20:	82a3      	strh	r3, [r4, #20]
				if (file_handler(1) != 1)
 8002a22:	f7ff f94b 	bl	8001cbc <file_handler>
 8002a26:	2801      	cmp	r0, #1
 8002a28:	f47f ad4c 	bne.w	80024c4 <smart_watch_process+0x3a4>
				video.file_idx -= video.time.Minutes;
 8002a2c:	8aa3      	ldrh	r3, [r4, #20]
				video.FrameType = AVI_GetFrame(&AVI_Handel, &MJPEG_File, 0);
 8002a2e:	4642      	mov	r2, r8
				video.file_idx -= video.time.Minutes;
 8002a30:	7861      	ldrb	r1, [r4, #1]
				video.FrameType = AVI_GetFrame(&AVI_Handel, &MJPEG_File, 0);
 8002a32:	483b      	ldr	r0, [pc, #236]	@ (8002b20 <smart_watch_process+0xa00>)
				video.file_idx -= video.time.Minutes;
 8002a34:	1a5b      	subs	r3, r3, r1
				video.FrameType = AVI_GetFrame(&AVI_Handel, &MJPEG_File, 0);
 8002a36:	4939      	ldr	r1, [pc, #228]	@ (8002b1c <smart_watch_process+0x9fc>)
				video.file_idx -= video.time.Minutes;
 8002a38:	82a3      	strh	r3, [r4, #20]
				video.FrameType = AVI_GetFrame(&AVI_Handel, &MJPEG_File, 0);
 8002a3a:	f7fd fdeb 	bl	8000614 <AVI_GetFrame>
			if (btn_status == BTN_MINUS)
 8002a3e:	f897 9000 	ldrb.w	r9, [r7]
				video.FrameType = AVI_GetFrame(&AVI_Handel, &MJPEG_File, 0);
 8002a42:	75e0      	strb	r0, [r4, #23]
 8002a44:	e676      	b.n	8002734 <smart_watch_process+0x614>
				btn_status = BTN_NONE;
 8002a46:	f04f 0800 	mov.w	r8, #0
				HAL_Delay(300);
 8002a4a:	f44f 7096 	mov.w	r0, #300	@ 0x12c
				btn_status = BTN_NONE;
 8002a4e:	f887 8000 	strb.w	r8, [r7]
				HAL_Delay(300);
 8002a52:	f000 fd4f 	bl	80034f4 <HAL_Delay>
	HAL_NVIC_ClearPendingIRQ(EXTI0_IRQn);
 8002a56:	2006      	movs	r0, #6
 8002a58:	f001 fd6a 	bl	8004530 <HAL_NVIC_ClearPendingIRQ>
	HAL_NVIC_ClearPendingIRQ(EXTI1_IRQn);
 8002a5c:	2007      	movs	r0, #7
 8002a5e:	f001 fd67 	bl	8004530 <HAL_NVIC_ClearPendingIRQ>
	HAL_NVIC_ClearPendingIRQ(EXTI2_IRQn);
 8002a62:	2008      	movs	r0, #8
 8002a64:	f001 fd64 	bl	8004530 <HAL_NVIC_ClearPendingIRQ>
				video.time.Hours++;
 8002a68:	7823      	ldrb	r3, [r4, #0]
				video.time.Hours %= 12;
 8002a6a:	4a2f      	ldr	r2, [pc, #188]	@ (8002b28 <smart_watch_process+0xa08>)
				if (file_handler(1) != 1)
 8002a6c:	4648      	mov	r0, r9
				video.time.Hours++;
 8002a6e:	3301      	adds	r3, #1
				video.time.Hours %= 12;
 8002a70:	b2db      	uxtb	r3, r3
 8002a72:	fba2 1203 	umull	r1, r2, r2, r3
 8002a76:	08d2      	lsrs	r2, r2, #3
 8002a78:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8002a7c:	eba3 0382 	sub.w	r3, r3, r2, lsl #2
 8002a80:	b2db      	uxtb	r3, r3
 8002a82:	7023      	strb	r3, [r4, #0]
				video.file_idx = (video.time.Hours * 60);
 8002a84:	ebc3 1303 	rsb	r3, r3, r3, lsl #4
 8002a88:	009b      	lsls	r3, r3, #2
 8002a8a:	82a3      	strh	r3, [r4, #20]
				if (file_handler(1) != 1)
 8002a8c:	f7ff f916 	bl	8001cbc <file_handler>
 8002a90:	2801      	cmp	r0, #1
 8002a92:	f47f ad17 	bne.w	80024c4 <smart_watch_process+0x3a4>
				video.FrameType = AVI_GetFrame(&AVI_Handel, &MJPEG_File, 0);
 8002a96:	4642      	mov	r2, r8
 8002a98:	4920      	ldr	r1, [pc, #128]	@ (8002b1c <smart_watch_process+0x9fc>)
 8002a9a:	4821      	ldr	r0, [pc, #132]	@ (8002b20 <smart_watch_process+0xa00>)
 8002a9c:	f7fd fdba 	bl	8000614 <AVI_GetFrame>
			if (btn_status == BTN_MINUS)
 8002aa0:	f897 9000 	ldrb.w	r9, [r7]
				video.FrameType = AVI_GetFrame(&AVI_Handel, &MJPEG_File, 0);
 8002aa4:	75e0      	strb	r0, [r4, #23]
 8002aa6:	e687      	b.n	80027b8 <smart_watch_process+0x698>
				btn_status = BTN_NONE;
 8002aa8:	2300      	movs	r3, #0
				HAL_Delay(300);
 8002aaa:	f44f 7096 	mov.w	r0, #300	@ 0x12c
				btn_status = BTN_NONE;
 8002aae:	703b      	strb	r3, [r7, #0]
				HAL_Delay(300);
 8002ab0:	f000 fd20 	bl	80034f4 <HAL_Delay>
	HAL_NVIC_ClearPendingIRQ(EXTI0_IRQn);
 8002ab4:	2006      	movs	r0, #6
 8002ab6:	f001 fd3b 	bl	8004530 <HAL_NVIC_ClearPendingIRQ>
	HAL_NVIC_ClearPendingIRQ(EXTI1_IRQn);
 8002aba:	2007      	movs	r0, #7
 8002abc:	f001 fd38 	bl	8004530 <HAL_NVIC_ClearPendingIRQ>
	HAL_NVIC_ClearPendingIRQ(EXTI2_IRQn);
 8002ac0:	2008      	movs	r0, #8
 8002ac2:	f001 fd35 	bl	8004530 <HAL_NVIC_ClearPendingIRQ>
				if (video.time.Hours > 0)
 8002ac6:	7823      	ldrb	r3, [r4, #0]
 8002ac8:	b1c3      	cbz	r3, 8002afc <smart_watch_process+0x9dc>
					video.time.Hours--;
 8002aca:	3b01      	subs	r3, #1
 8002acc:	b2db      	uxtb	r3, r3
				video.file_idx = (video.time.Hours * 60);
 8002ace:	ebc3 1203 	rsb	r2, r3, r3, lsl #4
 8002ad2:	0092      	lsls	r2, r2, #2
 8002ad4:	b292      	uxth	r2, r2
				if (file_handler(1) != 1)
 8002ad6:	2001      	movs	r0, #1
 8002ad8:	7023      	strb	r3, [r4, #0]
				video.file_idx = (video.time.Hours * 60);
 8002ada:	82a2      	strh	r2, [r4, #20]
				if (file_handler(1) != 1)
 8002adc:	f7ff f8ee 	bl	8001cbc <file_handler>
 8002ae0:	2801      	cmp	r0, #1
 8002ae2:	f47f acef 	bne.w	80024c4 <smart_watch_process+0x3a4>
				video.FrameType = AVI_GetFrame(&AVI_Handel, &MJPEG_File, 0);
 8002ae6:	2200      	movs	r2, #0
 8002ae8:	490c      	ldr	r1, [pc, #48]	@ (8002b1c <smart_watch_process+0x9fc>)
 8002aea:	480d      	ldr	r0, [pc, #52]	@ (8002b20 <smart_watch_process+0xa00>)
 8002aec:	f7fd fd92 	bl	8000614 <AVI_GetFrame>
			if (btn_status == BTN_SET)
 8002af0:	f897 9000 	ldrb.w	r9, [r7]
				video.FrameType = AVI_GetFrame(&AVI_Handel, &MJPEG_File, 0);
 8002af4:	75e0      	strb	r0, [r4, #23]
 8002af6:	e663      	b.n	80027c0 <smart_watch_process+0x6a0>
 8002af8:	603b      	str	r3, [r7, #0]
 8002afa:	e4e3      	b.n	80024c4 <smart_watch_process+0x3a4>
 8002afc:	f44f 7225 	mov.w	r2, #660	@ 0x294
					video.time.Hours = 11;
 8002b00:	230b      	movs	r3, #11
 8002b02:	e7e8      	b.n	8002ad6 <smart_watch_process+0x9b6>
 8002b04:	223b      	movs	r2, #59	@ 0x3b
					video.time.Minutes = 59;
 8002b06:	4613      	mov	r3, r2
 8002b08:	e752      	b.n	80029b0 <smart_watch_process+0x890>
	uint16_t days_elapsed = 0;
 8002b0a:	4652      	mov	r2, sl
 8002b0c:	4b02      	ldr	r3, [pc, #8]	@ (8002b18 <smart_watch_process+0x9f8>)
 8002b0e:	e466      	b.n	80023de <smart_watch_process+0x2be>
 8002b10:	240003f4 	.word	0x240003f4
 8002b14:	58020400 	.word	0x58020400
 8002b18:	080104ac 	.word	0x080104ac
 8002b1c:	240ac360 	.word	0x240ac360
 8002b20:	240ac318 	.word	0x240ac318
 8002b24:	88888889 	.word	0x88888889
 8002b28:	aaaaaaab 	.word	0xaaaaaaab
			HAL_JPEG_GetInfo(&JPEG_Handle, &JPEG_Info);
 8002b2c:	4641      	mov	r1, r8
 8002b2e:	4830      	ldr	r0, [pc, #192]	@ (8002bf0 <smart_watch_process+0xad0>)
 8002b30:	f005 f864 	bl	8007bfc <HAL_JPEG_GetInfo>
			DMA2D_Init(JPEG_Info.ImageWidth, JPEG_Info.ImageHeight, JPEG_Info.ChromaSubsampling);
 8002b34:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8002b38:	f8b8 000c 	ldrh.w	r0, [r8, #12]
 8002b3c:	f7ff f92c 	bl	8001d98 <DMA2D_Init.constprop.0>
			video.frame_time = (AVI_Handel.aviInfo.SecPerFrame / 1000.0);
 8002b40:	edd5 7a00 	vldr	s15, [r5]
			video.width = JPEG_Info.ImageWidth;
 8002b44:	f8d8 300c 	ldr.w	r3, [r8, #12]
			video.frame_time = (AVI_Handel.aviInfo.SecPerFrame / 1000.0);
 8002b48:	eeb8 6b67 	vcvt.f64.u32	d6, s15
			video.width = JPEG_Info.ImageWidth;
 8002b4c:	8323      	strh	r3, [r4, #24]
			video.height = JPEG_Info.ImageHeight;
 8002b4e:	f8d8 3008 	ldr.w	r3, [r8, #8]
			video.frame_time = (AVI_Handel.aviInfo.SecPerFrame / 1000.0);
 8002b52:	ed9f 5b25 	vldr	d5, [pc, #148]	@ 8002be8 <smart_watch_process+0xac8>
			video.height = JPEG_Info.ImageHeight;
 8002b56:	8363      	strh	r3, [r4, #26]
			video.frame_time = (AVI_Handel.aviInfo.SecPerFrame / 1000.0);
 8002b58:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8002b5c:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
 8002b60:	ed84 7a09 	vstr	s14, [r4, #36]	@ 0x24
			video.tick_offset = HAL_GetTick(); // Tick offset from 0
 8002b64:	f000 fcc0 	bl	80034e8 <HAL_GetTick>
			HAL_RTC_SetTime(&hrtc, &video.time, RTC_FORMAT_BIN);
 8002b68:	464a      	mov	r2, r9
			video.tick_offset = HAL_GetTick(); // Tick offset from 0
 8002b6a:	62e0      	str	r0, [r4, #44]	@ 0x2c
			HAL_RTC_SetTime(&hrtc, &video.time, RTC_FORMAT_BIN);
 8002b6c:	4921      	ldr	r1, [pc, #132]	@ (8002bf4 <smart_watch_process+0xad4>)
 8002b6e:	4822      	ldr	r0, [pc, #136]	@ (8002bf8 <smart_watch_process+0xad8>)
			video.frameCount = 1; // Reset the count here for every first frame of the minute chunk
 8002b70:	f8c4 a01c 	str.w	sl, [r4, #28]
			HAL_RTC_SetTime(&hrtc, &video.time, RTC_FORMAT_BIN);
 8002b74:	f008 fb02 	bl	800b17c <HAL_RTC_SetTime>
 8002b78:	e518      	b.n	80025ac <smart_watch_process+0x48c>
			HAL_Delay(-time_diff);
 8002b7a:	4240      	negs	r0, r0
 8002b7c:	f000 fcba 	bl	80034f4 <HAL_Delay>
			video.frameToSkip = 0;
 8002b80:	2300      	movs	r3, #0
 8002b82:	6223      	str	r3, [r4, #32]
 8002b84:	e5b6      	b.n	80026f4 <smart_watch_process+0x5d4>
			HAL_GPIO_WritePin(GC9A01_BL_GPIO_Port, GC9A01_BL_Pin, RESET);
 8002b86:	2200      	movs	r2, #0
 8002b88:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002b8c:	481b      	ldr	r0, [pc, #108]	@ (8002bfc <smart_watch_process+0xadc>)
			video.isfirstFrame = 0;
 8002b8e:	f884 b016 	strb.w	fp, [r4, #22]
			HAL_GPIO_WritePin(GC9A01_BL_GPIO_Port, GC9A01_BL_Pin, RESET);
 8002b92:	f003 fcbb 	bl	800650c <HAL_GPIO_WritePin>
 8002b96:	e584      	b.n	80026a2 <smart_watch_process+0x582>
			days_elapsed += num_of_days_per_month[i];
 8002b98:	f502 72a7 	add.w	r2, r2, #334	@ 0x14e
 8002b9c:	b292      	uxth	r2, r2
 8002b9e:	e6dd      	b.n	800295c <smart_watch_process+0x83c>
 8002ba0:	f502 7298 	add.w	r2, r2, #304	@ 0x130
 8002ba4:	b292      	uxth	r2, r2
 8002ba6:	e6d9      	b.n	800295c <smart_watch_process+0x83c>
 8002ba8:	f202 1211 	addw	r2, r2, #273	@ 0x111
 8002bac:	b292      	uxth	r2, r2
 8002bae:	e6d5      	b.n	800295c <smart_watch_process+0x83c>
 8002bb0:	32f3      	adds	r2, #243	@ 0xf3
 8002bb2:	b292      	uxth	r2, r2
 8002bb4:	e6d2      	b.n	800295c <smart_watch_process+0x83c>
 8002bb6:	32d4      	adds	r2, #212	@ 0xd4
 8002bb8:	b292      	uxth	r2, r2
 8002bba:	e6cf      	b.n	800295c <smart_watch_process+0x83c>
	uint16_t days_elapsed = 0;
 8002bbc:	4652      	mov	r2, sl
 8002bbe:	4b10      	ldr	r3, [pc, #64]	@ (8002c00 <smart_watch_process+0xae0>)
 8002bc0:	e699      	b.n	80028f6 <smart_watch_process+0x7d6>
			days_elapsed += num_of_days_per_month[i];
 8002bc2:	32b5      	adds	r2, #181	@ 0xb5
 8002bc4:	b292      	uxth	r2, r2
 8002bc6:	e6c9      	b.n	800295c <smart_watch_process+0x83c>
 8002bc8:	3297      	adds	r2, #151	@ 0x97
 8002bca:	b292      	uxth	r2, r2
 8002bcc:	e6c6      	b.n	800295c <smart_watch_process+0x83c>
 8002bce:	3278      	adds	r2, #120	@ 0x78
 8002bd0:	b292      	uxth	r2, r2
 8002bd2:	e6c3      	b.n	800295c <smart_watch_process+0x83c>
 8002bd4:	325a      	adds	r2, #90	@ 0x5a
 8002bd6:	b292      	uxth	r2, r2
 8002bd8:	e6c0      	b.n	800295c <smart_watch_process+0x83c>
 8002bda:	323b      	adds	r2, #59	@ 0x3b
 8002bdc:	b292      	uxth	r2, r2
 8002bde:	e6bd      	b.n	800295c <smart_watch_process+0x83c>
 8002be0:	321f      	adds	r2, #31
 8002be2:	b292      	uxth	r2, r2
 8002be4:	e6ba      	b.n	800295c <smart_watch_process+0x83c>
 8002be6:	bf00      	nop
 8002be8:	00000000 	.word	0x00000000
 8002bec:	408f4000 	.word	0x408f4000
 8002bf0:	24000220 	.word	0x24000220
 8002bf4:	2409fad8 	.word	0x2409fad8
 8002bf8:	2400017c 	.word	0x2400017c
 8002bfc:	58020400 	.word	0x58020400
 8002c00:	080104ac 	.word	0x080104ac

08002c04 <lcd_draw>:
{
 8002c04:	b530      	push	{r4, r5, lr}
	frame.start.X = 0;
 8002c06:	f04f 13ef 	mov.w	r3, #15663343	@ 0xef00ef
{
 8002c0a:	b083      	sub	sp, #12
	frame.start.X = 0;
 8002c0c:	2500      	movs	r5, #0
{
 8002c0e:	4604      	mov	r4, r0
	frame.start.X = 0;
 8002c10:	e9cd 5300 	strd	r5, r3, [sp]
	GC9A01_set_frame(frame);
 8002c14:	ab02      	add	r3, sp, #8
 8002c16:	e913 0003 	ldmdb	r3, {r0, r1}
 8002c1a:	f7fe fcb7 	bl	800158c <GC9A01_set_frame>
	GC9A01_write_command(MEM_WR);
 8002c1e:	202c      	movs	r0, #44	@ 0x2c
 8002c20:	f7fd ffac 	bl	8000b7c <GC9A01_write_command>
	GC9A01_set_data_command(ON);
 8002c24:	2001      	movs	r0, #1
 8002c26:	f7fd ff73 	bl	8000b10 <GC9A01_set_data_command>
	GC9A01_set_chip_select(OFF);
 8002c2a:	4628      	mov	r0, r5
 8002c2c:	f7fd ff88 	bl	8000b40 <GC9A01_set_chip_select>
	ret = GC9A01_spi_tx(data, total_bytes, 1);
 8002c30:	2201      	movs	r2, #1
 8002c32:	f44f 4161 	mov.w	r1, #57600	@ 0xe100
 8002c36:	4620      	mov	r0, r4
 8002c38:	f7fe fcfc 	bl	8001634 <GC9A01_spi_tx>
	if (ret != 1)
 8002c3c:	2801      	cmp	r0, #1
 8002c3e:	d001      	beq.n	8002c44 <lcd_draw+0x40>
}
 8002c40:	b003      	add	sp, #12
 8002c42:	bd30      	pop	{r4, r5, pc}
	ret = GC9A01_spi_tx(&data[total_bytes], total_bytes, 0);
 8002c44:	f44f 4161 	mov.w	r1, #57600	@ 0xe100
 8002c48:	462a      	mov	r2, r5
 8002c4a:	1860      	adds	r0, r4, r1
}
 8002c4c:	b003      	add	sp, #12
 8002c4e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
	ret = GC9A01_spi_tx(&data[total_bytes], total_bytes, 0);
 8002c52:	f7fe bcef 	b.w	8001634 <GC9A01_spi_tx>
 8002c56:	bf00      	nop

08002c58 <HAL_GPIO_EXTI_Callback>:
 * @brief HAL_GPIO_EXTI_Callback
 * 
 * @param GPIO_Pin 
 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002c58:	b538      	push	{r3, r4, r5, lr}
	acc_int = 0;
 8002c5a:	2300      	movs	r3, #0
 8002c5c:	4d1c      	ldr	r5, [pc, #112]	@ (8002cd0 <HAL_GPIO_EXTI_Callback+0x78>)
	wake_up = 0;
 8002c5e:	4c1d      	ldr	r4, [pc, #116]	@ (8002cd4 <HAL_GPIO_EXTI_Callback+0x7c>)

	if (!HAL_GPIO_ReadPin(FXLS8974CF_INT_Port, FXLS8974CF_INT_Pin))
 8002c60:	2120      	movs	r1, #32
 8002c62:	481d      	ldr	r0, [pc, #116]	@ (8002cd8 <HAL_GPIO_EXTI_Callback+0x80>)
	acc_int = 0;
 8002c64:	702b      	strb	r3, [r5, #0]
	wake_up = 0;
 8002c66:	7023      	strb	r3, [r4, #0]
	if (!HAL_GPIO_ReadPin(FXLS8974CF_INT_Port, FXLS8974CF_INT_Pin))
 8002c68:	f003 fc4a 	bl	8006500 <HAL_GPIO_ReadPin>
 8002c6c:	b910      	cbnz	r0, 8002c74 <HAL_GPIO_EXTI_Callback+0x1c>
	{
		/* Signal accelerometer interrupt */

		acc_int = 1;
 8002c6e:	2301      	movs	r3, #1
 8002c70:	702b      	strb	r3, [r5, #0]

			disable_btn_int(); // Disable interrupts until the current one has to be process
		}
		wake_up = 1;
	}
}
 8002c72:	bd38      	pop	{r3, r4, r5, pc}
		if (video.video_mode == SETTING_MODE)
 8002c74:	4b19      	ldr	r3, [pc, #100]	@ (8002cdc <HAL_GPIO_EXTI_Callback+0x84>)
 8002c76:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002c7a:	b113      	cbz	r3, 8002c82 <HAL_GPIO_EXTI_Callback+0x2a>
		wake_up = 1;
 8002c7c:	2301      	movs	r3, #1
 8002c7e:	7023      	strb	r3, [r4, #0]
}
 8002c80:	bd38      	pop	{r3, r4, r5, pc}
			if (!HAL_GPIO_ReadPin(PLUS_BTN_GPIO_Port, PLUS_BTN_Pin))
 8002c82:	2104      	movs	r1, #4
 8002c84:	4816      	ldr	r0, [pc, #88]	@ (8002ce0 <HAL_GPIO_EXTI_Callback+0x88>)
 8002c86:	f003 fc3b 	bl	8006500 <HAL_GPIO_ReadPin>
 8002c8a:	b970      	cbnz	r0, 8002caa <HAL_GPIO_EXTI_Callback+0x52>
				btn_status = BTN_PLUS;
 8002c8c:	4b15      	ldr	r3, [pc, #84]	@ (8002ce4 <HAL_GPIO_EXTI_Callback+0x8c>)
 8002c8e:	2201      	movs	r2, #1
 8002c90:	701a      	strb	r2, [r3, #0]
	HAL_NVIC_DisableIRQ(EXTI0_IRQn);
 8002c92:	2006      	movs	r0, #6
 8002c94:	f001 fc12 	bl	80044bc <HAL_NVIC_DisableIRQ>
	HAL_NVIC_DisableIRQ(EXTI1_IRQn);
 8002c98:	2007      	movs	r0, #7
 8002c9a:	f001 fc0f 	bl	80044bc <HAL_NVIC_DisableIRQ>
	HAL_NVIC_DisableIRQ(EXTI2_IRQn);
 8002c9e:	2008      	movs	r0, #8
 8002ca0:	f001 fc0c 	bl	80044bc <HAL_NVIC_DisableIRQ>
		wake_up = 1;
 8002ca4:	2301      	movs	r3, #1
 8002ca6:	7023      	strb	r3, [r4, #0]
 8002ca8:	e7ea      	b.n	8002c80 <HAL_GPIO_EXTI_Callback+0x28>
			else if (!HAL_GPIO_ReadPin(SET_BTN_GPIO_Port, SET_BTN_Pin))
 8002caa:	2102      	movs	r1, #2
 8002cac:	480c      	ldr	r0, [pc, #48]	@ (8002ce0 <HAL_GPIO_EXTI_Callback+0x88>)
 8002cae:	f003 fc27 	bl	8006500 <HAL_GPIO_ReadPin>
 8002cb2:	b918      	cbnz	r0, 8002cbc <HAL_GPIO_EXTI_Callback+0x64>
				btn_status = BTN_SET;
 8002cb4:	4b0b      	ldr	r3, [pc, #44]	@ (8002ce4 <HAL_GPIO_EXTI_Callback+0x8c>)
 8002cb6:	2202      	movs	r2, #2
 8002cb8:	701a      	strb	r2, [r3, #0]
 8002cba:	e7ea      	b.n	8002c92 <HAL_GPIO_EXTI_Callback+0x3a>
			else if (!HAL_GPIO_ReadPin(MINUS_BTN_GPIO_Port, MINUS_BTN_Pin))
 8002cbc:	2101      	movs	r1, #1
 8002cbe:	4808      	ldr	r0, [pc, #32]	@ (8002ce0 <HAL_GPIO_EXTI_Callback+0x88>)
 8002cc0:	f003 fc1e 	bl	8006500 <HAL_GPIO_ReadPin>
 8002cc4:	2800      	cmp	r0, #0
 8002cc6:	d1e4      	bne.n	8002c92 <HAL_GPIO_EXTI_Callback+0x3a>
				btn_status = BTN_MINUS;
 8002cc8:	4b06      	ldr	r3, [pc, #24]	@ (8002ce4 <HAL_GPIO_EXTI_Callback+0x8c>)
 8002cca:	2203      	movs	r2, #3
 8002ccc:	701a      	strb	r2, [r3, #0]
 8002cce:	e7e0      	b.n	8002c92 <HAL_GPIO_EXTI_Callback+0x3a>
 8002cd0:	24000401 	.word	0x24000401
 8002cd4:	24000400 	.word	0x24000400
 8002cd8:	58020400 	.word	0x58020400
 8002cdc:	2409fad8 	.word	0x2409fad8
 8002ce0:	58020800 	.word	0x58020800
 8002ce4:	240ac7ce 	.word	0x240ac7ce

08002ce8 <HAL_SPI_TxCpltCallback>:
 * 
 * @param hspi 
 */
void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
	spi_dma_not_ready = 0;
 8002ce8:	4b01      	ldr	r3, [pc, #4]	@ (8002cf0 <HAL_SPI_TxCpltCallback+0x8>)
 8002cea:	2200      	movs	r2, #0
 8002cec:	701a      	strb	r2, [r3, #0]
}
 8002cee:	4770      	bx	lr
 8002cf0:	24000094 	.word	0x24000094

08002cf4 <HAL_MspInit>:
 * @brief HAL_MspInit
 *
 */
void HAL_MspInit(void)
{
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002cf4:	4b07      	ldr	r3, [pc, #28]	@ (8002d14 <HAL_MspInit+0x20>)
{
 8002cf6:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002cf8:	f8d3 2154 	ldr.w	r2, [r3, #340]	@ 0x154
 8002cfc:	f042 0202 	orr.w	r2, r2, #2
 8002d00:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
 8002d04:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 8002d08:	f003 0302 	and.w	r3, r3, #2
 8002d0c:	9301      	str	r3, [sp, #4]
 8002d0e:	9b01      	ldr	r3, [sp, #4]
}
 8002d10:	b002      	add	sp, #8
 8002d12:	4770      	bx	lr
 8002d14:	58024400 	.word	0x58024400

08002d18 <HAL_DMA2D_MspInit>:
 *
 * @param hdma2d
 */
void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef *hdma2d)
{
  if (hdma2d->Instance == DMA2D)
 8002d18:	4b0a      	ldr	r3, [pc, #40]	@ (8002d44 <HAL_DMA2D_MspInit+0x2c>)
 8002d1a:	6802      	ldr	r2, [r0, #0]
 8002d1c:	429a      	cmp	r2, r3
 8002d1e:	d000      	beq.n	8002d22 <HAL_DMA2D_MspInit+0xa>
 8002d20:	4770      	bx	lr
  {
    /* Peripheral clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 8002d22:	4b09      	ldr	r3, [pc, #36]	@ (8002d48 <HAL_DMA2D_MspInit+0x30>)
{
 8002d24:	b082      	sub	sp, #8
    __HAL_RCC_DMA2D_CLK_ENABLE();
 8002d26:	f8d3 2134 	ldr.w	r2, [r3, #308]	@ 0x134
 8002d2a:	f042 0210 	orr.w	r2, r2, #16
 8002d2e:	f8c3 2134 	str.w	r2, [r3, #308]	@ 0x134
 8002d32:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 8002d36:	f003 0310 	and.w	r3, r3, #16
 8002d3a:	9301      	str	r3, [sp, #4]
 8002d3c:	9b01      	ldr	r3, [sp, #4]
  }
}
 8002d3e:	b002      	add	sp, #8
 8002d40:	4770      	bx	lr
 8002d42:	bf00      	nop
 8002d44:	52001000 	.word	0x52001000
 8002d48:	58024400 	.word	0x58024400

08002d4c <HAL_JPEG_MspInit>:
void HAL_JPEG_MspInit(JPEG_HandleTypeDef *hjpeg)
{
  static MDMA_HandleTypeDef hmdmaIn;
  static MDMA_HandleTypeDef hmdmaOut;

  __HAL_RCC_JPGDECEN_CLK_ENABLE();
 8002d4c:	4b3a      	ldr	r3, [pc, #232]	@ (8002e38 <HAL_JPEG_MspInit+0xec>)

  __HAL_RCC_MDMA_CLK_ENABLE();

  HAL_NVIC_SetPriority(JPEG_IRQn, 0x07, 0x0F);
 8002d4e:	2107      	movs	r1, #7
 8002d50:	220f      	movs	r2, #15
{
 8002d52:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  __HAL_RCC_JPGDECEN_CLK_ENABLE();
 8002d56:	f8d3 4134 	ldr.w	r4, [r3, #308]	@ 0x134
{
 8002d5a:	4606      	mov	r6, r0
 8002d5c:	b083      	sub	sp, #12
  HAL_NVIC_EnableIRQ(JPEG_IRQn);

  hmdmaIn.Init.Priority = MDMA_PRIORITY_HIGH;
  hmdmaIn.Init.Endianness = MDMA_LITTLE_ENDIANNESS_PRESERVE;
 8002d5e:	2500      	movs	r5, #0
  __HAL_RCC_JPGDECEN_CLK_ENABLE();
 8002d60:	f044 0420 	orr.w	r4, r4, #32
  hmdmaIn.Init.SourceBlockAddressOffset = 0;
  hmdmaIn.Init.DestBlockAddressOffset = 0;

  hmdmaIn.Init.Request = MDMA_REQUEST_JPEG_INFIFO_TH;
  hmdmaIn.Init.TransferTriggerMode = MDMA_BUFFER_TRANSFER;
  hmdmaIn.Init.BufferTransferLength = 32;
 8002d64:	2720      	movs	r7, #32
  hmdmaIn.Init.DataAlignment = MDMA_DATAALIGN_PACKENABLE;
 8002d66:	f04f 7900 	mov.w	r9, #33554432	@ 0x2000000
  hmdmaIn.Init.SourceBurst = MDMA_SOURCE_BURST_32BEATS;
 8002d6a:	f44f 48a0 	mov.w	r8, #20480	@ 0x5000
  __HAL_RCC_JPGDECEN_CLK_ENABLE();
 8002d6e:	f8c3 4134 	str.w	r4, [r3, #308]	@ 0x134
 8002d72:	f8d3 0134 	ldr.w	r0, [r3, #308]	@ 0x134
  hmdmaIn.Init.Priority = MDMA_PRIORITY_HIGH;
 8002d76:	4c31      	ldr	r4, [pc, #196]	@ (8002e3c <HAL_JPEG_MspInit+0xf0>)
  __HAL_RCC_JPGDECEN_CLK_ENABLE();
 8002d78:	f000 0020 	and.w	r0, r0, #32
 8002d7c:	9000      	str	r0, [sp, #0]
 8002d7e:	9800      	ldr	r0, [sp, #0]
  __HAL_RCC_MDMA_CLK_ENABLE();
 8002d80:	f8d3 0134 	ldr.w	r0, [r3, #308]	@ 0x134
 8002d84:	f040 0001 	orr.w	r0, r0, #1
 8002d88:	f8c3 0134 	str.w	r0, [r3, #308]	@ 0x134
  HAL_NVIC_SetPriority(JPEG_IRQn, 0x07, 0x0F);
 8002d8c:	2079      	movs	r0, #121	@ 0x79
  __HAL_RCC_MDMA_CLK_ENABLE();
 8002d8e:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 8002d92:	f003 0301 	and.w	r3, r3, #1
 8002d96:	9301      	str	r3, [sp, #4]
 8002d98:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(JPEG_IRQn, 0x07, 0x0F);
 8002d9a:	f001 fb45 	bl	8004428 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(JPEG_IRQn);
 8002d9e:	2079      	movs	r0, #121	@ 0x79
 8002da0:	f001 fb7e 	bl	80044a0 <HAL_NVIC_EnableIRQ>
  hmdmaIn.Init.Priority = MDMA_PRIORITY_HIGH;
 8002da4:	2380      	movs	r3, #128	@ 0x80
  hmdmaIn.Init.SourceInc = MDMA_SRC_INC_BYTE;
 8002da6:	2202      	movs	r2, #2

  hmdmaIn.Instance = MDMA_Channel1;

  __HAL_LINKDMA(hjpeg, hdmain, hmdmaIn);

  HAL_MDMA_DeInit(&hmdmaIn);
 8002da8:	4620      	mov	r0, r4
  hmdmaIn.Init.DestDataSize = MDMA_DEST_DATASIZE_WORD;
 8002daa:	6223      	str	r3, [r4, #32]
  hmdmaIn.Init.SourceInc = MDMA_SRC_INC_BYTE;
 8002dac:	6162      	str	r2, [r4, #20]
  hmdmaIn.Instance = MDMA_Channel1;
 8002dae:	2211      	movs	r2, #17
  hmdmaIn.Init.DataAlignment = MDMA_DATAALIGN_PACKENABLE;
 8002db0:	f8c4 9024 	str.w	r9, [r4, #36]	@ 0x24
  hmdmaIn.Init.TransferTriggerMode = MDMA_BUFFER_TRANSFER;
 8002db4:	60a5      	str	r5, [r4, #8]
  hmdmaIn.Init.SourceBurst = MDMA_SOURCE_BURST_32BEATS;
 8002db6:	f8c4 802c 	str.w	r8, [r4, #44]	@ 0x2c
  hmdmaIn.Init.BufferTransferLength = 32;
 8002dba:	62a7      	str	r7, [r4, #40]	@ 0x28
  hmdmaIn.Init.Endianness = MDMA_LITTLE_ENDIANNESS_PRESERVE;
 8002dbc:	e9c4 3503 	strd	r3, r5, [r4, #12]
  hmdmaIn.Init.DestBurst = MDMA_DEST_BURST_16BEATS;
 8002dc0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002dc4:	6323      	str	r3, [r4, #48]	@ 0x30
  hmdmaIn.Instance = MDMA_Channel1;
 8002dc6:	4b1e      	ldr	r3, [pc, #120]	@ (8002e40 <HAL_JPEG_MspInit+0xf4>)
  hmdmaIn.Init.SourceBlockAddressOffset = 0;
 8002dc8:	e9c4 550d 	strd	r5, r5, [r4, #52]	@ 0x34
  __HAL_LINKDMA(hjpeg, hdmain, hmdmaIn);
 8002dcc:	6334      	str	r4, [r6, #48]	@ 0x30
 8002dce:	6426      	str	r6, [r4, #64]	@ 0x40
  hmdmaIn.Instance = MDMA_Channel1;
 8002dd0:	e9c4 3200 	strd	r3, r2, [r4]
  hmdmaIn.Init.SourceDataSize = MDMA_SRC_DATASIZE_BYTE;
 8002dd4:	e9c4 5506 	strd	r5, r5, [r4, #24]
  HAL_MDMA_DeInit(&hmdmaIn);
 8002dd8:	f005 fde4 	bl	80089a4 <HAL_MDMA_DeInit>

  HAL_MDMA_Init(&hmdmaIn);
 8002ddc:	4620      	mov	r0, r4
 8002dde:	f005 fd67 	bl	80088b0 <HAL_MDMA_Init>

  hmdmaOut.Init.Priority = MDMA_PRIORITY_VERY_HIGH;
 8002de2:	4c18      	ldr	r4, [pc, #96]	@ (8002e44 <HAL_JPEG_MspInit+0xf8>)
  hmdmaOut.Init.DestinationInc = MDMA_DEST_INC_BYTE;
  hmdmaOut.Init.SourceDataSize = MDMA_SRC_DATASIZE_WORD;
  hmdmaOut.Init.DestDataSize = MDMA_DEST_DATASIZE_BYTE;
  hmdmaOut.Init.DataAlignment = MDMA_DATAALIGN_PACKENABLE;
  hmdmaOut.Init.SourceBurst = MDMA_SOURCE_BURST_32BEATS;
  hmdmaOut.Init.DestBurst = MDMA_DEST_BURST_32BEATS;
 8002de4:	f44f 3320 	mov.w	r3, #163840	@ 0x28000

  hmdmaOut.Init.Request = MDMA_REQUEST_JPEG_OUTFIFO_TH;
  hmdmaOut.Init.TransferTriggerMode = MDMA_BUFFER_TRANSFER;
  hmdmaOut.Init.BufferTransferLength = 32;

  hmdmaOut.Instance = MDMA_Channel0;
 8002de8:	4a17      	ldr	r2, [pc, #92]	@ (8002e48 <HAL_JPEG_MspInit+0xfc>)
  hmdmaOut.Init.TransferTriggerMode = MDMA_BUFFER_TRANSFER;
 8002dea:	60a5      	str	r5, [r4, #8]

  HAL_MDMA_DeInit(&hmdmaOut);
 8002dec:	4620      	mov	r0, r4
  hmdmaOut.Init.DestBurst = MDMA_DEST_BURST_32BEATS;
 8002dee:	6323      	str	r3, [r4, #48]	@ 0x30
  hmdmaOut.Init.Request = MDMA_REQUEST_JPEG_OUTFIFO_TH;
 8002df0:	2313      	movs	r3, #19
  hmdmaOut.Instance = MDMA_Channel0;
 8002df2:	6022      	str	r2, [r4, #0]
  hmdmaOut.Init.Request = MDMA_REQUEST_JPEG_OUTFIFO_TH;
 8002df4:	6063      	str	r3, [r4, #4]
  hmdmaOut.Init.Priority = MDMA_PRIORITY_VERY_HIGH;
 8002df6:	23c0      	movs	r3, #192	@ 0xc0
  hmdmaOut.Init.DataAlignment = MDMA_DATAALIGN_PACKENABLE;
 8002df8:	f8c4 9024 	str.w	r9, [r4, #36]	@ 0x24
  hmdmaOut.Init.Priority = MDMA_PRIORITY_VERY_HIGH;
 8002dfc:	60e3      	str	r3, [r4, #12]
  hmdmaOut.Init.SourceBurst = MDMA_SOURCE_BURST_32BEATS;
 8002dfe:	f8c4 802c 	str.w	r8, [r4, #44]	@ 0x2c
  hmdmaOut.Init.BufferTransferLength = 32;
 8002e02:	62a7      	str	r7, [r4, #40]	@ 0x28
  hmdmaOut.Init.SourceInc = MDMA_SRC_INC_DISABLE;
 8002e04:	e9c4 5504 	strd	r5, r5, [r4, #16]
  hmdmaOut.Init.DestDataSize = MDMA_DEST_DATASIZE_BYTE;
 8002e08:	e9c4 7507 	strd	r7, r5, [r4, #28]
  hmdmaOut.Init.SourceBlockAddressOffset = 0;
 8002e0c:	e9c4 550d 	strd	r5, r5, [r4, #52]	@ 0x34
  hmdmaOut.Init.DestinationInc = MDMA_DEST_INC_BYTE;
 8002e10:	2508      	movs	r5, #8
 8002e12:	61a5      	str	r5, [r4, #24]
  HAL_MDMA_DeInit(&hmdmaOut);
 8002e14:	f005 fdc6 	bl	80089a4 <HAL_MDMA_DeInit>

  HAL_MDMA_Init(&hmdmaOut);
 8002e18:	4620      	mov	r0, r4
 8002e1a:	f005 fd49 	bl	80088b0 <HAL_MDMA_Init>

  __HAL_LINKDMA(hjpeg, hdmaout, hmdmaOut);
 8002e1e:	6374      	str	r4, [r6, #52]	@ 0x34

  HAL_NVIC_SetPriority(MDMA_IRQn, 0x08, 0x0F);
 8002e20:	220f      	movs	r2, #15
 8002e22:	4629      	mov	r1, r5
 8002e24:	207a      	movs	r0, #122	@ 0x7a
  __HAL_LINKDMA(hjpeg, hdmaout, hmdmaOut);
 8002e26:	6426      	str	r6, [r4, #64]	@ 0x40
  HAL_NVIC_SetPriority(MDMA_IRQn, 0x08, 0x0F);
 8002e28:	f001 fafe 	bl	8004428 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(MDMA_IRQn);
 8002e2c:	207a      	movs	r0, #122	@ 0x7a
}
 8002e2e:	b003      	add	sp, #12
 8002e30:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
  HAL_NVIC_EnableIRQ(MDMA_IRQn);
 8002e34:	f001 bb34 	b.w	80044a0 <HAL_NVIC_EnableIRQ>
 8002e38:	58024400 	.word	0x58024400
 8002e3c:	240ac840 	.word	0x240ac840
 8002e40:	52000080 	.word	0x52000080
 8002e44:	240ac7d0 	.word	0x240ac7d0
 8002e48:	52000040 	.word	0x52000040

08002e4c <HAL_SD_MspInit>:
 * @brief HAL_SD_MspInit
 *
 * @param hsd
 */
void HAL_SD_MspInit(SD_HandleTypeDef *hsd)
{
 8002e4c:	b5d0      	push	{r4, r6, r7, lr}
 8002e4e:	b0ba      	sub	sp, #232	@ 0xe8
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e50:	2100      	movs	r1, #0
{
 8002e52:	4604      	mov	r4, r0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002e54:	22c0      	movs	r2, #192	@ 0xc0
 8002e56:	a80a      	add	r0, sp, #40	@ 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e58:	9108      	str	r1, [sp, #32]
 8002e5a:	e9cd 1104 	strd	r1, r1, [sp, #16]
 8002e5e:	e9cd 1106 	strd	r1, r1, [sp, #24]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002e62:	f00c fe7f 	bl	800fb64 <memset>
  if (hsd->Instance == SDMMC1)
 8002e66:	4b3d      	ldr	r3, [pc, #244]	@ (8002f5c <HAL_SD_MspInit+0x110>)
 8002e68:	6822      	ldr	r2, [r4, #0]
 8002e6a:	429a      	cmp	r2, r3
 8002e6c:	d001      	beq.n	8002e72 <HAL_SD_MspInit+0x26>
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
  }
}
 8002e6e:	b03a      	add	sp, #232	@ 0xe8
 8002e70:	bdd0      	pop	{r4, r6, r7, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDMMC;
 8002e72:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8002e76:	2300      	movs	r3, #0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002e78:	a80a      	add	r0, sp, #40	@ 0x28
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDMMC;
 8002e7a:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002e7e:	f006 fdbd 	bl	80099fc <HAL_RCCEx_PeriphCLKConfig>
 8002e82:	2800      	cmp	r0, #0
 8002e84:	d166      	bne.n	8002f54 <HAL_SD_MspInit+0x108>
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 8002e86:	4b36      	ldr	r3, [pc, #216]	@ (8002f60 <HAL_SD_MspInit+0x114>)
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8002e88:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8002e8c:	2102      	movs	r1, #2
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8002e8e:	240c      	movs	r4, #12
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 8002e90:	f8d3 2134 	ldr.w	r2, [r3, #308]	@ 0x134
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8002e94:	2601      	movs	r6, #1
 8002e96:	2703      	movs	r7, #3
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 8002e98:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8002e9c:	f8c3 2134 	str.w	r2, [r3, #308]	@ 0x134
 8002ea0:	f8d3 2134 	ldr.w	r2, [r3, #308]	@ 0x134
 8002ea4:	f402 3280 	and.w	r2, r2, #65536	@ 0x10000
 8002ea8:	9200      	str	r2, [sp, #0]
 8002eaa:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002eac:	f8d3 2140 	ldr.w	r2, [r3, #320]	@ 0x140
 8002eb0:	f042 0202 	orr.w	r2, r2, #2
 8002eb4:	f8c3 2140 	str.w	r2, [r3, #320]	@ 0x140
 8002eb8:	f8d3 2140 	ldr.w	r2, [r3, #320]	@ 0x140
 8002ebc:	f002 0202 	and.w	r2, r2, #2
 8002ec0:	9201      	str	r2, [sp, #4]
 8002ec2:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002ec4:	f8d3 2140 	ldr.w	r2, [r3, #320]	@ 0x140
 8002ec8:	f042 0204 	orr.w	r2, r2, #4
 8002ecc:	f8c3 2140 	str.w	r2, [r3, #320]	@ 0x140
 8002ed0:	f8d3 2140 	ldr.w	r2, [r3, #320]	@ 0x140
 8002ed4:	f002 0204 	and.w	r2, r2, #4
 8002ed8:	9202      	str	r2, [sp, #8]
 8002eda:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002edc:	f8d3 2140 	ldr.w	r2, [r3, #320]	@ 0x140
 8002ee0:	f042 0208 	orr.w	r2, r2, #8
 8002ee4:	f8c3 2140 	str.w	r2, [r3, #320]	@ 0x140
 8002ee8:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8002eec:	9408      	str	r4, [sp, #32]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002eee:	f003 0308 	and.w	r3, r3, #8
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8002ef2:	e9cd 0104 	strd	r0, r1, [sp, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002ef6:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ef8:	a904      	add	r1, sp, #16
 8002efa:	481a      	ldr	r0, [pc, #104]	@ (8002f64 <HAL_SD_MspInit+0x118>)
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002efc:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8002efe:	e9cd 6706 	strd	r6, r7, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f02:	f003 f8f1 	bl	80060e8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11;
 8002f06:	f44f 6260 	mov.w	r2, #3584	@ 0xe00
 8002f0a:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002f0c:	a904      	add	r1, sp, #16
 8002f0e:	4816      	ldr	r0, [pc, #88]	@ (8002f68 <HAL_SD_MspInit+0x11c>)
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8002f10:	9408      	str	r4, [sp, #32]
    GPIO_InitStruct.Pin = GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11;
 8002f12:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8002f16:	e9cd 6706 	strd	r6, r7, [sp, #24]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002f1a:	f003 f8e5 	bl	80060e8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002f1e:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002f22:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002f24:	a904      	add	r1, sp, #16
 8002f26:	4810      	ldr	r0, [pc, #64]	@ (8002f68 <HAL_SD_MspInit+0x11c>)
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8002f28:	9408      	str	r4, [sp, #32]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002f2a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8002f2e:	2200      	movs	r2, #0
 8002f30:	2303      	movs	r3, #3
 8002f32:	e9cd 2306 	strd	r2, r3, [sp, #24]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002f36:	f003 f8d7 	bl	80060e8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002f3a:	2204      	movs	r2, #4
 8002f3c:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002f3e:	a904      	add	r1, sp, #16
 8002f40:	480a      	ldr	r0, [pc, #40]	@ (8002f6c <HAL_SD_MspInit+0x120>)
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8002f42:	9408      	str	r4, [sp, #32]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002f44:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8002f48:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002f4c:	f003 f8cc 	bl	80060e8 <HAL_GPIO_Init>
}
 8002f50:	b03a      	add	sp, #232	@ 0xe8
 8002f52:	bdd0      	pop	{r4, r6, r7, pc}
      Error_Handler();
 8002f54:	f7fe feb0 	bl	8001cb8 <Error_Handler>
 8002f58:	e795      	b.n	8002e86 <HAL_SD_MspInit+0x3a>
 8002f5a:	bf00      	nop
 8002f5c:	52007000 	.word	0x52007000
 8002f60:	58024400 	.word	0x58024400
 8002f64:	58020400 	.word	0x58020400
 8002f68:	58020800 	.word	0x58020800
 8002f6c:	58020c00 	.word	0x58020c00

08002f70 <HAL_SPI_MspInit>:
 * @brief HAL_SPI_MspInit
 *
 * @param hspi
 */
void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 8002f70:	b530      	push	{r4, r5, lr}
 8002f72:	b0b9      	sub	sp, #228	@ 0xe4
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f74:	2100      	movs	r1, #0
{
 8002f76:	4604      	mov	r4, r0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002f78:	22c0      	movs	r2, #192	@ 0xc0
 8002f7a:	a808      	add	r0, sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f7c:	9106      	str	r1, [sp, #24]
 8002f7e:	e9cd 1102 	strd	r1, r1, [sp, #8]
 8002f82:	e9cd 1104 	strd	r1, r1, [sp, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002f86:	f00c fded 	bl	800fb64 <memset>
  if (hspi->Instance == SPI1)
 8002f8a:	4b30      	ldr	r3, [pc, #192]	@ (800304c <HAL_SPI_MspInit+0xdc>)
 8002f8c:	6822      	ldr	r2, [r4, #0]
 8002f8e:	429a      	cmp	r2, r3
 8002f90:	d001      	beq.n	8002f96 <HAL_SPI_MspInit+0x26>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
  }
}
 8002f92:	b039      	add	sp, #228	@ 0xe4
 8002f94:	bd30      	pop	{r4, r5, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 8002f96:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002f9a:	2300      	movs	r3, #0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002f9c:	a808      	add	r0, sp, #32
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 8002f9e:	e9cd 2308 	strd	r2, r3, [sp, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002fa2:	f006 fd2b 	bl	80099fc <HAL_RCCEx_PeriphCLKConfig>
 8002fa6:	2800      	cmp	r0, #0
 8002fa8:	d14a      	bne.n	8003040 <HAL_SPI_MspInit+0xd0>
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002faa:	4b29      	ldr	r3, [pc, #164]	@ (8003050 <HAL_SPI_MspInit+0xe0>)
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002fac:	2005      	movs	r0, #5
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002fae:	a902      	add	r1, sp, #8
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002fb0:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
 8002fb4:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002fb8:	f8c3 2150 	str.w	r2, [r3, #336]	@ 0x150
 8002fbc:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
 8002fc0:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8002fc4:	9200      	str	r2, [sp, #0]
 8002fc6:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002fc8:	f8d3 2140 	ldr.w	r2, [r3, #320]	@ 0x140
 8002fcc:	f042 0201 	orr.w	r2, r2, #1
 8002fd0:	f8c3 2140 	str.w	r2, [r3, #320]	@ 0x140
    GPIO_InitStruct.Pin = GPIO_PIN_5 | GPIO_PIN_7;
 8002fd4:	22a0      	movs	r2, #160	@ 0xa0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002fd6:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002fda:	9006      	str	r0, [sp, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002fdc:	f003 0301 	and.w	r3, r3, #1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002fe0:	481c      	ldr	r0, [pc, #112]	@ (8003054 <HAL_SPI_MspInit+0xe4>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002fe2:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_5 | GPIO_PIN_7;
 8002fe4:	2302      	movs	r3, #2
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002fe6:	9d01      	ldr	r5, [sp, #4]
    hdma_spi1_tx.Instance = DMA1_Stream0;
 8002fe8:	4d1b      	ldr	r5, [pc, #108]	@ (8003058 <HAL_SPI_MspInit+0xe8>)
    GPIO_InitStruct.Pin = GPIO_PIN_5 | GPIO_PIN_7;
 8002fea:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002fee:	2200      	movs	r2, #0
 8002ff0:	2300      	movs	r3, #0
 8002ff2:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ff6:	f003 f877 	bl	80060e8 <HAL_GPIO_Init>
    hdma_spi1_tx.Init.Request = DMA_REQUEST_SPI1_TX;
 8002ffa:	2300      	movs	r3, #0
    hdma_spi1_tx.Instance = DMA1_Stream0;
 8002ffc:	4917      	ldr	r1, [pc, #92]	@ (800305c <HAL_SPI_MspInit+0xec>)
    hdma_spi1_tx.Init.Request = DMA_REQUEST_SPI1_TX;
 8002ffe:	2226      	movs	r2, #38	@ 0x26
 8003000:	2040      	movs	r0, #64	@ 0x40
 8003002:	60eb      	str	r3, [r5, #12]
 8003004:	616b      	str	r3, [r5, #20]
 8003006:	60a8      	str	r0, [r5, #8]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8003008:	4628      	mov	r0, r5
    hdma_spi1_tx.Init.Request = DMA_REQUEST_SPI1_TX;
 800300a:	e9c5 1200 	strd	r1, r2, [r5]
 800300e:	e9c5 3306 	strd	r3, r3, [r5, #24]
 8003012:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8003016:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800301a:	2304      	movs	r3, #4
    hdma_spi1_tx.Init.Request = DMA_REQUEST_SPI1_TX;
 800301c:	6129      	str	r1, [r5, #16]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800301e:	e9c5 2308 	strd	r2, r3, [r5, #32]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8003022:	f001 fb7b 	bl	800471c <HAL_DMA_Init>
 8003026:	b970      	cbnz	r0, 8003046 <HAL_SPI_MspInit+0xd6>
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8003028:	2200      	movs	r2, #0
 800302a:	2023      	movs	r0, #35	@ 0x23
    __HAL_LINKDMA(hspi, hdmatx, hdma_spi1_tx);
 800302c:	67a5      	str	r5, [r4, #120]	@ 0x78
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 800302e:	4611      	mov	r1, r2
    __HAL_LINKDMA(hspi, hdmatx, hdma_spi1_tx);
 8003030:	63ac      	str	r4, [r5, #56]	@ 0x38
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8003032:	f001 f9f9 	bl	8004428 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8003036:	2023      	movs	r0, #35	@ 0x23
 8003038:	f001 fa32 	bl	80044a0 <HAL_NVIC_EnableIRQ>
}
 800303c:	b039      	add	sp, #228	@ 0xe4
 800303e:	bd30      	pop	{r4, r5, pc}
      Error_Handler();
 8003040:	f7fe fe3a 	bl	8001cb8 <Error_Handler>
 8003044:	e7b1      	b.n	8002faa <HAL_SPI_MspInit+0x3a>
      Error_Handler();
 8003046:	f7fe fe37 	bl	8001cb8 <Error_Handler>
 800304a:	e7ed      	b.n	8003028 <HAL_SPI_MspInit+0xb8>
 800304c:	40013000 	.word	0x40013000
 8003050:	58024400 	.word	0x58024400
 8003054:	58020000 	.word	0x58020000
 8003058:	24000278 	.word	0x24000278
 800305c:	40020010 	.word	0x40020010

08003060 <HAL_RTC_MspInit>:
 * @brief HAL_RTC_MspInit
 *
 * @param hrtc
 */
void HAL_RTC_MspInit(RTC_HandleTypeDef *hrtc)
{
 8003060:	b510      	push	{r4, lr}
 8003062:	b0b0      	sub	sp, #192	@ 0xc0
 8003064:	4604      	mov	r4, r0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003066:	22c0      	movs	r2, #192	@ 0xc0
 8003068:	2100      	movs	r1, #0
 800306a:	4668      	mov	r0, sp
 800306c:	f00c fd7a 	bl	800fb64 <memset>
  if (hrtc->Instance == RTC)
 8003070:	4b0f      	ldr	r3, [pc, #60]	@ (80030b0 <HAL_RTC_MspInit+0x50>)
 8003072:	6822      	ldr	r2, [r4, #0]
 8003074:	429a      	cmp	r2, r3
 8003076:	d001      	beq.n	800307c <HAL_RTC_MspInit+0x1c>
      Error_Handler();
    }

    __HAL_RCC_RTC_ENABLE();
  }
}
 8003078:	b030      	add	sp, #192	@ 0xc0
 800307a:	bd10      	pop	{r4, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800307c:	ed9f 7b0a 	vldr	d7, [pc, #40]	@ 80030a8 <HAL_RTC_MspInit+0x48>
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8003080:	f44f 7380 	mov.w	r3, #256	@ 0x100
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003084:	4668      	mov	r0, sp
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8003086:	ed8d 7b00 	vstr	d7, [sp]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800308a:	932d      	str	r3, [sp, #180]	@ 0xb4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800308c:	f006 fcb6 	bl	80099fc <HAL_RCCEx_PeriphCLKConfig>
 8003090:	b930      	cbnz	r0, 80030a0 <HAL_RTC_MspInit+0x40>
    __HAL_RCC_RTC_ENABLE();
 8003092:	4a08      	ldr	r2, [pc, #32]	@ (80030b4 <HAL_RTC_MspInit+0x54>)
 8003094:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 8003096:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800309a:	6713      	str	r3, [r2, #112]	@ 0x70
}
 800309c:	b030      	add	sp, #192	@ 0xc0
 800309e:	bd10      	pop	{r4, pc}
      Error_Handler();
 80030a0:	f7fe fe0a 	bl	8001cb8 <Error_Handler>
 80030a4:	e7f5      	b.n	8003092 <HAL_RTC_MspInit+0x32>
 80030a6:	bf00      	nop
 80030a8:	00400000 	.word	0x00400000
 80030ac:	00000000 	.word	0x00000000
 80030b0:	58004000 	.word	0x58004000
 80030b4:	58024400 	.word	0x58024400

080030b8 <HAL_I2C_MspInit>:
 * @brief HAL_I2C_MspInit
 *
 * @param hi2c
 */
void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 80030b8:	b510      	push	{r4, lr}
 80030ba:	b0b8      	sub	sp, #224	@ 0xe0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030bc:	2100      	movs	r1, #0
{
 80030be:	4604      	mov	r4, r0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80030c0:	22c0      	movs	r2, #192	@ 0xc0
 80030c2:	a808      	add	r0, sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030c4:	9106      	str	r1, [sp, #24]
 80030c6:	e9cd 1102 	strd	r1, r1, [sp, #8]
 80030ca:	e9cd 1104 	strd	r1, r1, [sp, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80030ce:	f00c fd49 	bl	800fb64 <memset>
  if (hi2c->Instance == I2C1)
 80030d2:	4b23      	ldr	r3, [pc, #140]	@ (8003160 <HAL_I2C_MspInit+0xa8>)
 80030d4:	6822      	ldr	r2, [r4, #0]
 80030d6:	429a      	cmp	r2, r3
 80030d8:	d001      	beq.n	80030de <HAL_I2C_MspInit+0x26>
    __HAL_RCC_I2C1_CLK_ENABLE();
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
  }
}
 80030da:	b038      	add	sp, #224	@ 0xe0
 80030dc:	bd10      	pop	{r4, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80030de:	2208      	movs	r2, #8
 80030e0:	2300      	movs	r3, #0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80030e2:	a808      	add	r0, sp, #32
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80030e4:	e9cd 2308 	strd	r2, r3, [sp, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80030e8:	f006 fc88 	bl	80099fc <HAL_RCCEx_PeriphCLKConfig>
 80030ec:	bb80      	cbnz	r0, 8003150 <HAL_I2C_MspInit+0x98>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80030ee:	4c1d      	ldr	r4, [pc, #116]	@ (8003164 <HAL_I2C_MspInit+0xac>)
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80030f0:	2204      	movs	r2, #4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80030f2:	a902      	add	r1, sp, #8
 80030f4:	481c      	ldr	r0, [pc, #112]	@ (8003168 <HAL_I2C_MspInit+0xb0>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80030f6:	f8d4 3140 	ldr.w	r3, [r4, #320]	@ 0x140
 80030fa:	f043 0302 	orr.w	r3, r3, #2
 80030fe:	f8c4 3140 	str.w	r3, [r4, #320]	@ 0x140
 8003102:	f8d4 3140 	ldr.w	r3, [r4, #320]	@ 0x140
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003106:	9206      	str	r2, [sp, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_6 | GPIO_PIN_7;
 8003108:	2200      	movs	r2, #0
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800310a:	f003 0302 	and.w	r3, r3, #2
    GPIO_InitStruct.Pin = GPIO_PIN_6 | GPIO_PIN_7;
 800310e:	ed9f 7b12 	vldr	d7, [pc, #72]	@ 8003158 <HAL_I2C_MspInit+0xa0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003112:	9300      	str	r3, [sp, #0]
 8003114:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_6 | GPIO_PIN_7;
 8003116:	2300      	movs	r3, #0
 8003118:	ed8d 7b02 	vstr	d7, [sp, #8]
 800311c:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003120:	f002 ffe2 	bl	80060e8 <HAL_GPIO_Init>
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003124:	f8d4 3148 	ldr.w	r3, [r4, #328]	@ 0x148
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8003128:	2200      	movs	r2, #0
 800312a:	201f      	movs	r0, #31
    __HAL_RCC_I2C1_CLK_ENABLE();
 800312c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8003130:	4611      	mov	r1, r2
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003132:	f8c4 3148 	str.w	r3, [r4, #328]	@ 0x148
 8003136:	f8d4 3148 	ldr.w	r3, [r4, #328]	@ 0x148
 800313a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800313e:	9301      	str	r3, [sp, #4]
 8003140:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8003142:	f001 f971 	bl	8004428 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8003146:	201f      	movs	r0, #31
 8003148:	f001 f9aa 	bl	80044a0 <HAL_NVIC_EnableIRQ>
}
 800314c:	b038      	add	sp, #224	@ 0xe0
 800314e:	bd10      	pop	{r4, pc}
      Error_Handler();
 8003150:	f7fe fdb2 	bl	8001cb8 <Error_Handler>
 8003154:	e7cb      	b.n	80030ee <HAL_I2C_MspInit+0x36>
 8003156:	bf00      	nop
 8003158:	000000c0 	.word	0x000000c0
 800315c:	00000012 	.word	0x00000012
 8003160:	40005400 	.word	0x40005400
 8003164:	58024400 	.word	0x58024400
 8003168:	58020400 	.word	0x58020400
 800316c:	00000000 	.word	0x00000000

08003170 <HAL_ADC_MspInit>:
 * @brief HAL_ADC_MspInit
 *
 * @param hadc
 */
void HAL_ADC_MspInit(ADC_HandleTypeDef *hadc)
{
 8003170:	b510      	push	{r4, lr}
 8003172:	b0b8      	sub	sp, #224	@ 0xe0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003174:	2100      	movs	r1, #0
{
 8003176:	4604      	mov	r4, r0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003178:	22c0      	movs	r2, #192	@ 0xc0
 800317a:	a808      	add	r0, sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800317c:	9106      	str	r1, [sp, #24]
 800317e:	e9cd 1102 	strd	r1, r1, [sp, #8]
 8003182:	e9cd 1104 	strd	r1, r1, [sp, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003186:	f00c fced 	bl	800fb64 <memset>
  if (hadc->Instance == ADC1)
 800318a:	4b23      	ldr	r3, [pc, #140]	@ (8003218 <HAL_ADC_MspInit+0xa8>)
 800318c:	6822      	ldr	r2, [r4, #0]
 800318e:	429a      	cmp	r2, r3
 8003190:	d001      	beq.n	8003196 <HAL_ADC_MspInit+0x26>
    GPIO_InitStruct.Pin = GPIO_PIN_0;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
  }
}
 8003192:	b038      	add	sp, #224	@ 0xe0
 8003194:	bd10      	pop	{r4, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8003196:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 800319a:	2300      	movs	r3, #0
    PeriphClkInitStruct.PLL2.PLL2M = 4;
 800319c:	2104      	movs	r1, #4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800319e:	a808      	add	r0, sp, #32
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80031a0:	e9cd 2308 	strd	r2, r3, [sp, #32]
    PeriphClkInitStruct.PLL2.PLL2N = 16;
 80031a4:	2310      	movs	r3, #16
    PeriphClkInitStruct.PLL2.PLL2P = 8;
 80031a6:	2208      	movs	r2, #8
    PeriphClkInitStruct.PLL2.PLL2N = 16;
 80031a8:	e9cd 130a 	strd	r1, r3, [sp, #40]	@ 0x28
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 80031ac:	2302      	movs	r3, #2
 80031ae:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 80031b2:	2202      	movs	r2, #2
 80031b4:	23c0      	movs	r3, #192	@ 0xc0
 80031b6:	e9cd 230e 	strd	r2, r3, [sp, #56]	@ 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80031ba:	f006 fc1f 	bl	80099fc <HAL_RCCEx_PeriphCLKConfig>
 80031be:	bb20      	cbnz	r0, 800320a <HAL_ADC_MspInit+0x9a>
    __HAL_RCC_ADC12_CLK_ENABLE();
 80031c0:	4b16      	ldr	r3, [pc, #88]	@ (800321c <HAL_ADC_MspInit+0xac>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031c2:	2400      	movs	r4, #0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80031c4:	a902      	add	r1, sp, #8
 80031c6:	4816      	ldr	r0, [pc, #88]	@ (8003220 <HAL_ADC_MspInit+0xb0>)
    __HAL_RCC_ADC12_CLK_ENABLE();
 80031c8:	f8d3 2138 	ldr.w	r2, [r3, #312]	@ 0x138
 80031cc:	f042 0220 	orr.w	r2, r2, #32
 80031d0:	f8c3 2138 	str.w	r2, [r3, #312]	@ 0x138
 80031d4:	f8d3 2138 	ldr.w	r2, [r3, #312]	@ 0x138
 80031d8:	f002 0220 	and.w	r2, r2, #32
 80031dc:	9200      	str	r2, [sp, #0]
 80031de:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80031e0:	f8d3 2140 	ldr.w	r2, [r3, #320]	@ 0x140
 80031e4:	f042 0201 	orr.w	r2, r2, #1
 80031e8:	f8c3 2140 	str.w	r2, [r3, #320]	@ 0x140
 80031ec:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031f0:	9404      	str	r4, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80031f2:	f003 0301 	and.w	r3, r3, #1
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80031f6:	ed9f 7b06 	vldr	d7, [pc, #24]	@ 8003210 <HAL_ADC_MspInit+0xa0>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80031fa:	9301      	str	r3, [sp, #4]
 80031fc:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80031fe:	ed8d 7b02 	vstr	d7, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003202:	f002 ff71 	bl	80060e8 <HAL_GPIO_Init>
}
 8003206:	b038      	add	sp, #224	@ 0xe0
 8003208:	bd10      	pop	{r4, pc}
      Error_Handler();
 800320a:	f7fe fd55 	bl	8001cb8 <Error_Handler>
 800320e:	e7d7      	b.n	80031c0 <HAL_ADC_MspInit+0x50>
 8003210:	00000001 	.word	0x00000001
 8003214:	00000003 	.word	0x00000003
 8003218:	40022000 	.word	0x40022000
 800321c:	58024400 	.word	0x58024400
 8003220:	58020000 	.word	0x58020000

08003224 <HAL_ADC_MspDeInit>:
 *
 * @param hadc
 */
void HAL_ADC_MspDeInit(ADC_HandleTypeDef *hadc)
{
  if (hadc->Instance == ADC1)
 8003224:	4b07      	ldr	r3, [pc, #28]	@ (8003244 <HAL_ADC_MspDeInit+0x20>)
 8003226:	6802      	ldr	r2, [r0, #0]
 8003228:	429a      	cmp	r2, r3
 800322a:	d000      	beq.n	800322e <HAL_ADC_MspDeInit+0xa>
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_INP16
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0);
  }
 800322c:	4770      	bx	lr
    __HAL_RCC_ADC12_CLK_DISABLE();
 800322e:	4a06      	ldr	r2, [pc, #24]	@ (8003248 <HAL_ADC_MspDeInit+0x24>)
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0);
 8003230:	2101      	movs	r1, #1
 8003232:	4806      	ldr	r0, [pc, #24]	@ (800324c <HAL_ADC_MspDeInit+0x28>)
    __HAL_RCC_ADC12_CLK_DISABLE();
 8003234:	f8d2 3138 	ldr.w	r3, [r2, #312]	@ 0x138
 8003238:	f023 0320 	bic.w	r3, r3, #32
 800323c:	f8c2 3138 	str.w	r3, [r2, #312]	@ 0x138
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0);
 8003240:	f003 b894 	b.w	800636c <HAL_GPIO_DeInit>
 8003244:	40022000 	.word	0x40022000
 8003248:	58024400 	.word	0x58024400
 800324c:	58020000 	.word	0x58020000

08003250 <NMI_Handler>:
 * @brief NMI_Handler
 *
 */
void NMI_Handler(void)
{
  while (1)
 8003250:	e7fe      	b.n	8003250 <NMI_Handler>
 8003252:	bf00      	nop

08003254 <HardFault_Handler>:
 * @brief HardFault_Handler
 *
 */
void HardFault_Handler(void)
{
  while (1)
 8003254:	e7fe      	b.n	8003254 <HardFault_Handler>
 8003256:	bf00      	nop

08003258 <MemManage_Handler>:
 * @brief MemManage_Handler
 *
 */
void MemManage_Handler(void)
{
  while (1)
 8003258:	e7fe      	b.n	8003258 <MemManage_Handler>
 800325a:	bf00      	nop

0800325c <BusFault_Handler>:
 * @brief BusFault_Handler
 *
 */
void BusFault_Handler(void)
{
  while (1)
 800325c:	e7fe      	b.n	800325c <BusFault_Handler>
 800325e:	bf00      	nop

08003260 <UsageFault_Handler>:
 * @brief UsageFault_Handler
 *
 */
void UsageFault_Handler(void)
{
  while (1)
 8003260:	e7fe      	b.n	8003260 <UsageFault_Handler>
 8003262:	bf00      	nop

08003264 <SVC_Handler>:
 * @brief SVC_Handler
 *
 */
void SVC_Handler(void)
{
}
 8003264:	4770      	bx	lr
 8003266:	bf00      	nop

08003268 <DebugMon_Handler>:

/**
 * @brief DebugMon_Handler
 *
 */
void DebugMon_Handler(void)
 8003268:	4770      	bx	lr
 800326a:	bf00      	nop

0800326c <PendSV_Handler>:

/**
 * @brief PendSV_Handler
 *
 */
void PendSV_Handler(void)
 800326c:	4770      	bx	lr
 800326e:	bf00      	nop

08003270 <SysTick_Handler>:
 * @brief SysTick_Handler
 *
 */
void SysTick_Handler(void)
{
  HAL_IncTick();
 8003270:	f000 b92e 	b.w	80034d0 <HAL_IncTick>

08003274 <JPEG_IRQHandler>:
 * @brief JPEG_IRQHandler
 *
 */
void JPEG_IRQHandler(void)
{
  HAL_JPEG_IRQHandler(&JPEG_Handle);
 8003274:	4801      	ldr	r0, [pc, #4]	@ (800327c <JPEG_IRQHandler+0x8>)
 8003276:	f005 ba7f 	b.w	8008778 <HAL_JPEG_IRQHandler>
 800327a:	bf00      	nop
 800327c:	24000220 	.word	0x24000220

08003280 <MDMA_IRQHandler>:
/**
 * @brief MDMA_IRQHandler
 *
 */
void MDMA_IRQHandler()
{
 8003280:	b510      	push	{r4, lr}
  HAL_MDMA_IRQHandler(JPEG_Handle.hdmain);
 8003282:	4c04      	ldr	r4, [pc, #16]	@ (8003294 <MDMA_IRQHandler+0x14>)
 8003284:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8003286:	f005 fc37 	bl	8008af8 <HAL_MDMA_IRQHandler>
  HAL_MDMA_IRQHandler(JPEG_Handle.hdmaout);
 800328a:	6b60      	ldr	r0, [r4, #52]	@ 0x34
}
 800328c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  HAL_MDMA_IRQHandler(JPEG_Handle.hdmaout);
 8003290:	f005 bc32 	b.w	8008af8 <HAL_MDMA_IRQHandler>
 8003294:	24000220 	.word	0x24000220

08003298 <DMA1_Stream0_IRQHandler>:
 * @brief DMA1_Stream0_IRQHandler
 *
 */
void DMA1_Stream0_IRQHandler()
{
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8003298:	4801      	ldr	r0, [pc, #4]	@ (80032a0 <DMA1_Stream0_IRQHandler+0x8>)
 800329a:	f002 ba03 	b.w	80056a4 <HAL_DMA_IRQHandler>
 800329e:	bf00      	nop
 80032a0:	24000278 	.word	0x24000278

080032a4 <SPI1_IRQHandler>:
 * @brief SPI1_IRQHandler
 *
 */
void SPI1_IRQHandler(void)
{
  HAL_SPI_IRQHandler(&hspi1);
 80032a4:	4801      	ldr	r0, [pc, #4]	@ (80032ac <SPI1_IRQHandler+0x8>)
 80032a6:	f009 b985 	b.w	800c5b4 <HAL_SPI_IRQHandler>
 80032aa:	bf00      	nop
 80032ac:	240002f0 	.word	0x240002f0

080032b0 <I2C1_EV_IRQHandler>:
 * @brief I2C1_EV_IRQHandler
 *
 */
void I2C1_EV_IRQHandler(void)
{
  HAL_I2C_EV_IRQHandler(&hi2c1);
 80032b0:	4801      	ldr	r0, [pc, #4]	@ (80032b8 <I2C1_EV_IRQHandler+0x8>)
 80032b2:	f003 bacb 	b.w	800684c <HAL_I2C_EV_IRQHandler>
 80032b6:	bf00      	nop
 80032b8:	24000128 	.word	0x24000128

080032bc <EXTI0_IRQHandler>:
 * @brief EXTI0_IRQHandler
 *
 */
void EXTI0_IRQHandler(void)
{
  HAL_GPIO_EXTI_IRQHandler(MINUS_BTN_Pin);
 80032bc:	2001      	movs	r0, #1
 80032be:	f003 b929 	b.w	8006514 <HAL_GPIO_EXTI_IRQHandler>
 80032c2:	bf00      	nop

080032c4 <EXTI1_IRQHandler>:
 * @brief EXTI1_IRQHandler
 *
 */
void EXTI1_IRQHandler(void)
{
  HAL_GPIO_EXTI_IRQHandler(SET_BTN_Pin);
 80032c4:	2002      	movs	r0, #2
 80032c6:	f003 b925 	b.w	8006514 <HAL_GPIO_EXTI_IRQHandler>
 80032ca:	bf00      	nop

080032cc <EXTI2_IRQHandler>:
 * @brief EXTI2_IRQHandler
 *
 */
void EXTI2_IRQHandler(void)
{
  HAL_GPIO_EXTI_IRQHandler(PLUS_BTN_Pin);
 80032cc:	2004      	movs	r0, #4
 80032ce:	f003 b921 	b.w	8006514 <HAL_GPIO_EXTI_IRQHandler>
 80032d2:	bf00      	nop

080032d4 <EXTI9_5_IRQHandler>:
 * @brief EXTI9_5_IRQHandler
 *
 */
void EXTI9_5_IRQHandler(void)
{
  HAL_GPIO_EXTI_IRQHandler(FXLS8974CF_INT_Pin);
 80032d4:	2020      	movs	r0, #32
 80032d6:	f003 b91d 	b.w	8006514 <HAL_GPIO_EXTI_IRQHandler>
 80032da:	bf00      	nop

080032dc <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80032dc:	490d      	ldr	r1, [pc, #52]	@ (8003314 <_sbrk+0x38>)
{
 80032de:	4603      	mov	r3, r0
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80032e0:	4a0d      	ldr	r2, [pc, #52]	@ (8003318 <_sbrk+0x3c>)
  if (NULL == __sbrk_heap_end)
 80032e2:	6808      	ldr	r0, [r1, #0]
{
 80032e4:	b510      	push	{r4, lr}
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80032e6:	4c0d      	ldr	r4, [pc, #52]	@ (800331c <_sbrk+0x40>)
 80032e8:	1b12      	subs	r2, r2, r4
  if (NULL == __sbrk_heap_end)
 80032ea:	b120      	cbz	r0, 80032f6 <_sbrk+0x1a>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80032ec:	4403      	add	r3, r0
 80032ee:	4293      	cmp	r3, r2
 80032f0:	d807      	bhi.n	8003302 <_sbrk+0x26>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 80032f2:	600b      	str	r3, [r1, #0]

  return (void *)prev_heap_end;
}
 80032f4:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 80032f6:	4c0a      	ldr	r4, [pc, #40]	@ (8003320 <_sbrk+0x44>)
 80032f8:	4620      	mov	r0, r4
 80032fa:	600c      	str	r4, [r1, #0]
  if (__sbrk_heap_end + incr > max_heap)
 80032fc:	4403      	add	r3, r0
 80032fe:	4293      	cmp	r3, r2
 8003300:	d9f7      	bls.n	80032f2 <_sbrk+0x16>
    errno = ENOMEM;
 8003302:	f00c fc37 	bl	800fb74 <__errno>
 8003306:	220c      	movs	r2, #12
 8003308:	4603      	mov	r3, r0
    return (void *)-1;
 800330a:	f04f 30ff 	mov.w	r0, #4294967295
    errno = ENOMEM;
 800330e:	601a      	str	r2, [r3, #0]
}
 8003310:	bd10      	pop	{r4, pc}
 8003312:	bf00      	nop
 8003314:	240ac8ac 	.word	0x240ac8ac
 8003318:	24100000 	.word	0x24100000
 800331c:	00000800 	.word	0x00000800
 8003320:	240aca38 	.word	0x240aca38

08003324 <SystemInit>:
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8003324:	4922      	ldr	r1, [pc, #136]	@ (80033b0 <SystemInit+0x8c>)
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8003326:	4a23      	ldr	r2, [pc, #140]	@ (80033b4 <SystemInit+0x90>)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8003328:	f8d1 3088 	ldr.w	r3, [r1, #136]	@ 0x88
 800332c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
{
 8003330:	b410      	push	{r4}
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8003332:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8003336:	6813      	ldr	r3, [r2, #0]
 8003338:	f003 030f 	and.w	r3, r3, #15
 800333c:	2b02      	cmp	r3, #2
 800333e:	d805      	bhi.n	800334c <SystemInit+0x28>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8003340:	6813      	ldr	r3, [r2, #0]
 8003342:	f023 030f 	bic.w	r3, r3, #15
 8003346:	f043 0303 	orr.w	r3, r3, #3
 800334a:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 800334c:	4b1a      	ldr	r3, [pc, #104]	@ (80033b8 <SystemInit+0x94>)

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800334e:	2400      	movs	r4, #0

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8003350:	4a1a      	ldr	r2, [pc, #104]	@ (80033bc <SystemInit+0x98>)
  RCC->CR |= RCC_CR_HSION;
 8003352:	6819      	ldr	r1, [r3, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8003354:	4817      	ldr	r0, [pc, #92]	@ (80033b4 <SystemInit+0x90>)
  RCC->CR |= RCC_CR_HSION;
 8003356:	f041 0101 	orr.w	r1, r1, #1
 800335a:	6019      	str	r1, [r3, #0]
  RCC->CFGR = 0x00000000;
 800335c:	611c      	str	r4, [r3, #16]
  RCC->CR &= 0xEAF6ED7FU;
 800335e:	6819      	ldr	r1, [r3, #0]
 8003360:	400a      	ands	r2, r1
 8003362:	601a      	str	r2, [r3, #0]
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8003364:	6803      	ldr	r3, [r0, #0]
 8003366:	f013 0f0c 	tst.w	r3, #12
 800336a:	d005      	beq.n	8003378 <SystemInit+0x54>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800336c:	6803      	ldr	r3, [r0, #0]
 800336e:	f023 030f 	bic.w	r3, r3, #15
 8003372:	f043 0303 	orr.w	r3, r3, #3
 8003376:	6003      	str	r3, [r0, #0]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
#else
  /* Reset CDCFGR1 register */
  RCC->CDCFGR1 = 0x00000000;
 8003378:	4b0f      	ldr	r3, [pc, #60]	@ (80033b8 <SystemInit+0x94>)
 800337a:	2200      	movs	r2, #0
  RCC->PLLCKSELR = 0x02020200;

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 800337c:	4910      	ldr	r1, [pc, #64]	@ (80033c0 <SystemInit+0x9c>)
  RCC->PLLCKSELR = 0x02020200;
 800337e:	4c11      	ldr	r4, [pc, #68]	@ (80033c4 <SystemInit+0xa0>)
  RCC->PLLCFGR = 0x01FF0000;
 8003380:	4811      	ldr	r0, [pc, #68]	@ (80033c8 <SystemInit+0xa4>)
  RCC->CDCFGR1 = 0x00000000;
 8003382:	619a      	str	r2, [r3, #24]
  RCC->CDCFGR2 = 0x00000000;
 8003384:	61da      	str	r2, [r3, #28]
  RCC->SRDCFGR = 0x00000000;
 8003386:	621a      	str	r2, [r3, #32]
  RCC->PLLCKSELR = 0x02020200;
 8003388:	629c      	str	r4, [r3, #40]	@ 0x28
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800338a:	f243 04d2 	movw	r4, #12498	@ 0x30d2
  RCC->PLLCFGR = 0x01FF0000;
 800338e:	62d8      	str	r0, [r3, #44]	@ 0x2c
  RCC->PLL1DIVR = 0x01010280;
 8003390:	6319      	str	r1, [r3, #48]	@ 0x30
  RCC->PLL1FRACR = 0x00000000;
 8003392:	635a      	str	r2, [r3, #52]	@ 0x34
  RCC->PLL2DIVR = 0x01010280;
 8003394:	6399      	str	r1, [r3, #56]	@ 0x38
  RCC->PLL2FRACR = 0x00000000;
 8003396:	63da      	str	r2, [r3, #60]	@ 0x3c
  RCC->PLL3DIVR = 0x01010280;
 8003398:	6419      	str	r1, [r3, #64]	@ 0x40
  RCC->PLL3FRACR = 0x00000000;
 800339a:	645a      	str	r2, [r3, #68]	@ 0x44
  RCC->CR &= 0xFFFBFFFFU;
 800339c:	6819      	ldr	r1, [r3, #0]
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800339e:	480b      	ldr	r0, [pc, #44]	@ (80033cc <SystemInit+0xa8>)
  RCC->CR &= 0xFFFBFFFFU;
 80033a0:	f421 2180 	bic.w	r1, r1, #262144	@ 0x40000
 80033a4:	6019      	str	r1, [r3, #0]
  RCC->CIER = 0x00000000;
 80033a6:	661a      	str	r2, [r3, #96]	@ 0x60
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80033a8:	6004      	str	r4, [r0, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 80033aa:	f85d 4b04 	ldr.w	r4, [sp], #4
 80033ae:	4770      	bx	lr
 80033b0:	e000ed00 	.word	0xe000ed00
 80033b4:	52002000 	.word	0x52002000
 80033b8:	58024400 	.word	0x58024400
 80033bc:	eaf6ed7f 	.word	0xeaf6ed7f
 80033c0:	01010280 	.word	0x01010280
 80033c4:	02020200 	.word	0x02020200
 80033c8:	01ff0000 	.word	0x01ff0000
 80033cc:	52004000 	.word	0x52004000

080033d0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80033d0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003408 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 80033d4:	f7ff ffa6 	bl	8003324 <SystemInit>
  
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80033d8:	480c      	ldr	r0, [pc, #48]	@ (800340c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80033da:	490d      	ldr	r1, [pc, #52]	@ (8003410 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80033dc:	4a0d      	ldr	r2, [pc, #52]	@ (8003414 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80033de:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80033e0:	e002      	b.n	80033e8 <LoopCopyDataInit>

080033e2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80033e2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80033e4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80033e6:	3304      	adds	r3, #4

080033e8 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  adds r4, r0, r3
 80033e8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80033ea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80033ec:	d3f9      	bcc.n	80033e2 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80033ee:	4a0a      	ldr	r2, [pc, #40]	@ (8003418 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80033f0:	4c0a      	ldr	r4, [pc, #40]	@ (800341c <LoopFillZerobss+0x22>)
  movs r3, #0
 80033f2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80033f4:	e001      	b.n	80033fa <LoopFillZerobss>

080033f6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80033f6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80033f8:	3204      	adds	r2, #4

080033fa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80033fa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80033fc:	d3fb      	bcc.n	80033f6 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80033fe:	f00c fbbf 	bl	800fb80 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003402:	f7fe fa61 	bl	80018c8 <main>
  bx  lr
 8003406:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003408:	24100000 	.word	0x24100000
  ldr r0, =_sdata
 800340c:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8003410:	2400006c 	.word	0x2400006c
  ldr r2, =_sidata
 8003414:	08010818 	.word	0x08010818
  ldr r2, =_sbss
 8003418:	24000070 	.word	0x24000070
  ldr r4, =_ebss
 800341c:	240aca34 	.word	0x240aca34

08003420 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003420:	e7fe      	b.n	8003420 <ADC_IRQHandler>
	...

08003424 <HAL_InitTick>:
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8003424:	4b0f      	ldr	r3, [pc, #60]	@ (8003464 <HAL_InitTick+0x40>)
 8003426:	781b      	ldrb	r3, [r3, #0]
 8003428:	b90b      	cbnz	r3, 800342e <HAL_InitTick+0xa>
  {
    return HAL_ERROR;
 800342a:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 800342c:	4770      	bx	lr
{
 800342e:	b510      	push	{r4, lr}
 8003430:	4604      	mov	r4, r0
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8003432:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8003436:	4a0c      	ldr	r2, [pc, #48]	@ (8003468 <HAL_InitTick+0x44>)
 8003438:	fbb0 f3f3 	udiv	r3, r0, r3
 800343c:	6810      	ldr	r0, [r2, #0]
 800343e:	fbb0 f0f3 	udiv	r0, r0, r3
 8003442:	f001 f85f 	bl	8004504 <HAL_SYSTICK_Config>
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003446:	b908      	cbnz	r0, 800344c <HAL_InitTick+0x28>
 8003448:	2c0f      	cmp	r4, #15
 800344a:	d901      	bls.n	8003450 <HAL_InitTick+0x2c>
    return HAL_ERROR;
 800344c:	2001      	movs	r0, #1
}
 800344e:	bd10      	pop	{r4, pc}
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003450:	2200      	movs	r2, #0
 8003452:	4621      	mov	r1, r4
 8003454:	f04f 30ff 	mov.w	r0, #4294967295
 8003458:	f000 ffe6 	bl	8004428 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800345c:	4b03      	ldr	r3, [pc, #12]	@ (800346c <HAL_InitTick+0x48>)
 800345e:	2000      	movs	r0, #0
 8003460:	601c      	str	r4, [r3, #0]
}
 8003462:	bd10      	pop	{r4, pc}
 8003464:	24000010 	.word	0x24000010
 8003468:	2400000c 	.word	0x2400000c
 800346c:	24000014 	.word	0x24000014

08003470 <HAL_Init>:
{
 8003470:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003472:	2003      	movs	r0, #3
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8003474:	4c12      	ldr	r4, [pc, #72]	@ (80034c0 <HAL_Init+0x50>)
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003476:	f000 ffc5 	bl	8004404 <HAL_NVIC_SetPriorityGrouping>
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 800347a:	f005 ff9b 	bl	80093b4 <HAL_RCC_GetSysClockFreq>
 800347e:	4b11      	ldr	r3, [pc, #68]	@ (80034c4 <HAL_Init+0x54>)
 8003480:	4911      	ldr	r1, [pc, #68]	@ (80034c8 <HAL_Init+0x58>)
 8003482:	699a      	ldr	r2, [r3, #24]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8003484:	699b      	ldr	r3, [r3, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 8003486:	f3c2 2203 	ubfx	r2, r2, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 800348a:	f003 030f 	and.w	r3, r3, #15
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 800348e:	5c8a      	ldrb	r2, [r1, r2]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8003490:	5ccb      	ldrb	r3, [r1, r3]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 8003492:	f002 021f 	and.w	r2, r2, #31
  SystemCoreClock = common_system_clock;
 8003496:	490d      	ldr	r1, [pc, #52]	@ (80034cc <HAL_Init+0x5c>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8003498:	f003 031f 	and.w	r3, r3, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 800349c:	40d0      	lsrs	r0, r2
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 800349e:	fa20 f303 	lsr.w	r3, r0, r3
  SystemCoreClock = common_system_clock;
 80034a2:	6008      	str	r0, [r1, #0]
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80034a4:	200f      	movs	r0, #15
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 80034a6:	6023      	str	r3, [r4, #0]
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80034a8:	f7ff ffbc 	bl	8003424 <HAL_InitTick>
 80034ac:	b110      	cbz	r0, 80034b4 <HAL_Init+0x44>
    return HAL_ERROR;
 80034ae:	2401      	movs	r4, #1
}
 80034b0:	4620      	mov	r0, r4
 80034b2:	bd10      	pop	{r4, pc}
 80034b4:	4604      	mov	r4, r0
  HAL_MspInit();
 80034b6:	f7ff fc1d 	bl	8002cf4 <HAL_MspInit>
}
 80034ba:	4620      	mov	r0, r4
 80034bc:	bd10      	pop	{r4, pc}
 80034be:	bf00      	nop
 80034c0:	24000008 	.word	0x24000008
 80034c4:	58024400 	.word	0x58024400
 80034c8:	080104b8 	.word	0x080104b8
 80034cc:	2400000c 	.word	0x2400000c

080034d0 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 80034d0:	4a03      	ldr	r2, [pc, #12]	@ (80034e0 <HAL_IncTick+0x10>)
 80034d2:	4b04      	ldr	r3, [pc, #16]	@ (80034e4 <HAL_IncTick+0x14>)
 80034d4:	6811      	ldr	r1, [r2, #0]
 80034d6:	781b      	ldrb	r3, [r3, #0]
 80034d8:	440b      	add	r3, r1
 80034da:	6013      	str	r3, [r2, #0]
}
 80034dc:	4770      	bx	lr
 80034de:	bf00      	nop
 80034e0:	240ac8b0 	.word	0x240ac8b0
 80034e4:	24000010 	.word	0x24000010

080034e8 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80034e8:	4b01      	ldr	r3, [pc, #4]	@ (80034f0 <HAL_GetTick+0x8>)
 80034ea:	6818      	ldr	r0, [r3, #0]
}
 80034ec:	4770      	bx	lr
 80034ee:	bf00      	nop
 80034f0:	240ac8b0 	.word	0x240ac8b0

080034f4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80034f4:	b538      	push	{r3, r4, r5, lr}
 80034f6:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80034f8:	f7ff fff6 	bl	80034e8 <HAL_GetTick>
 80034fc:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80034fe:	1c63      	adds	r3, r4, #1
 8003500:	d002      	beq.n	8003508 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8003502:	4b04      	ldr	r3, [pc, #16]	@ (8003514 <HAL_Delay+0x20>)
 8003504:	781b      	ldrb	r3, [r3, #0]
 8003506:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003508:	f7ff ffee 	bl	80034e8 <HAL_GetTick>
 800350c:	1b40      	subs	r0, r0, r5
 800350e:	42a0      	cmp	r0, r4
 8003510:	d3fa      	bcc.n	8003508 <HAL_Delay+0x14>
  {
  }
}
 8003512:	bd38      	pop	{r3, r4, r5, pc}
 8003514:	24000010 	.word	0x24000010

08003518 <HAL_SuspendTick>:
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
  /* Disable SysTick Interrupt */
  SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
 8003518:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
 800351c:	6913      	ldr	r3, [r2, #16]
 800351e:	f023 0302 	bic.w	r3, r3, #2
 8003522:	6113      	str	r3, [r2, #16]
}
 8003524:	4770      	bx	lr
 8003526:	bf00      	nop

08003528 <HAL_ResumeTick>:
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
  /* Enable SysTick Interrupt */
  SysTick->CTRL  |= SysTick_CTRL_TICKINT_Msk;
 8003528:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
 800352c:	6913      	ldr	r3, [r2, #16]
 800352e:	f043 0302 	orr.w	r3, r3, #2
 8003532:	6113      	str	r3, [r2, #16]
}
 8003534:	4770      	bx	lr
 8003536:	bf00      	nop

08003538 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8003538:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800353c:	4a36      	ldr	r2, [pc, #216]	@ (8003618 <HAL_ADC_PollForConversion+0xe0>)
 800353e:	4605      	mov	r5, r0

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8003540:	6904      	ldr	r4, [r0, #16]
{
 8003542:	460e      	mov	r6, r1
 8003544:	6897      	ldr	r7, [r2, #8]
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8003546:	2c08      	cmp	r4, #8
 8003548:	f007 071f 	and.w	r7, r7, #31
 800354c:	d009      	beq.n	8003562 <HAL_ADC_PollForConversion+0x2a>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800354e:	f240 2321 	movw	r3, #545	@ 0x221
 8003552:	40fb      	lsrs	r3, r7
 8003554:	07d9      	lsls	r1, r3, #31
 8003556:	d44c      	bmi.n	80035f2 <HAL_ADC_PollForConversion+0xba>
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_32_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_8B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 8003558:	6893      	ldr	r3, [r2, #8]
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 800355a:	f413 4f40 	tst.w	r3, #49152	@ 0xc000
 800355e:	d14c      	bne.n	80035fa <HAL_ADC_PollForConversion+0xc2>
        tmp_Flag_End = (ADC_FLAG_EOC);
 8003560:	2404      	movs	r4, #4
      }
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8003562:	f7ff ffc1 	bl	80034e8 <HAL_GetTick>
 8003566:	1c73      	adds	r3, r6, #1
 8003568:	4680      	mov	r8, r0

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800356a:	682a      	ldr	r2, [r5, #0]
 800356c:	d12b      	bne.n	80035c6 <HAL_ADC_PollForConversion+0x8e>
 800356e:	6813      	ldr	r3, [r2, #0]
 8003570:	4223      	tst	r3, r4
 8003572:	d0fc      	beq.n	800356e <HAL_ADC_PollForConversion+0x36>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003574:	6d6b      	ldr	r3, [r5, #84]	@ 0x54
 8003576:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800357a:	656b      	str	r3, [r5, #84]	@ 0x54
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800357c:	68d3      	ldr	r3, [r2, #12]
 800357e:	f413 6f40 	tst.w	r3, #3072	@ 0xc00
 8003582:	d10f      	bne.n	80035a4 <HAL_ADC_PollForConversion+0x6c>

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8003584:	7d6b      	ldrb	r3, [r5, #21]
 8003586:	b96b      	cbnz	r3, 80035a4 <HAL_ADC_PollForConversion+0x6c>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8003588:	6813      	ldr	r3, [r2, #0]
 800358a:	071e      	lsls	r6, r3, #28
 800358c:	d50a      	bpl.n	80035a4 <HAL_ADC_PollForConversion+0x6c>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800358e:	6d6b      	ldr	r3, [r5, #84]	@ 0x54
 8003590:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003594:	656b      	str	r3, [r5, #84]	@ 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003596:	6d6b      	ldr	r3, [r5, #84]	@ 0x54
 8003598:	04d8      	lsls	r0, r3, #19
 800359a:	d403      	bmi.n	80035a4 <HAL_ADC_PollForConversion+0x6c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800359c:	6d6b      	ldr	r3, [r5, #84]	@ 0x54
 800359e:	f043 0301 	orr.w	r3, r3, #1
 80035a2:	656b      	str	r3, [r5, #84]	@ 0x54
  }

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80035a4:	4b1d      	ldr	r3, [pc, #116]	@ (800361c <HAL_ADC_PollForConversion+0xe4>)
 80035a6:	429a      	cmp	r2, r3
 80035a8:	d018      	beq.n	80035dc <HAL_ADC_PollForConversion+0xa4>
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
  }

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 80035aa:	2c08      	cmp	r4, #8
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80035ac:	68d3      	ldr	r3, [r2, #12]
  if (tmp_Flag_End == ADC_FLAG_EOS)
 80035ae:	d01e      	beq.n	80035ee <HAL_ADC_PollForConversion+0xb6>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 80035b0:	045b      	lsls	r3, r3, #17
 80035b2:	d401      	bmi.n	80035b8 <HAL_ADC_PollForConversion+0x80>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80035b4:	230c      	movs	r3, #12
 80035b6:	6013      	str	r3, [r2, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 80035b8:	2000      	movs	r0, #0
}
 80035ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 80035be:	b916      	cbnz	r6, 80035c6 <HAL_ADC_PollForConversion+0x8e>
        if((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80035c0:	6813      	ldr	r3, [r2, #0]
 80035c2:	4023      	ands	r3, r4
 80035c4:	d020      	beq.n	8003608 <HAL_ADC_PollForConversion+0xd0>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80035c6:	6813      	ldr	r3, [r2, #0]
 80035c8:	4223      	tst	r3, r4
 80035ca:	d1d3      	bne.n	8003574 <HAL_ADC_PollForConversion+0x3c>
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 80035cc:	f7ff ff8c 	bl	80034e8 <HAL_GetTick>
 80035d0:	eba0 0008 	sub.w	r0, r0, r8
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80035d4:	682a      	ldr	r2, [r5, #0]
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 80035d6:	42b0      	cmp	r0, r6
 80035d8:	d9f1      	bls.n	80035be <HAL_ADC_PollForConversion+0x86>
 80035da:	e7f1      	b.n	80035c0 <HAL_ADC_PollForConversion+0x88>
 80035dc:	f240 2321 	movw	r3, #545	@ 0x221
 80035e0:	40fb      	lsrs	r3, r7
 80035e2:	07d9      	lsls	r1, r3, #31
 80035e4:	d4e1      	bmi.n	80035aa <HAL_ADC_PollForConversion+0x72>
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80035e6:	4b0e      	ldr	r3, [pc, #56]	@ (8003620 <HAL_ADC_PollForConversion+0xe8>)
  if (tmp_Flag_End == ADC_FLAG_EOS)
 80035e8:	2c08      	cmp	r4, #8
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80035ea:	68db      	ldr	r3, [r3, #12]
  if (tmp_Flag_End == ADC_FLAG_EOS)
 80035ec:	d1e0      	bne.n	80035b0 <HAL_ADC_PollForConversion+0x78>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 80035ee:	6014      	str	r4, [r2, #0]
 80035f0:	e7e2      	b.n	80035b8 <HAL_ADC_PollForConversion+0x80>
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0) != 0UL)
 80035f2:	6803      	ldr	r3, [r0, #0]
 80035f4:	68db      	ldr	r3, [r3, #12]
 80035f6:	07da      	lsls	r2, r3, #31
 80035f8:	d5b2      	bpl.n	8003560 <HAL_ADC_PollForConversion+0x28>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80035fa:	6d6b      	ldr	r3, [r5, #84]	@ 0x54
        return HAL_ERROR;
 80035fc:	2001      	movs	r0, #1
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80035fe:	f043 0320 	orr.w	r3, r3, #32
 8003602:	656b      	str	r3, [r5, #84]	@ 0x54
}
 8003604:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003608:	6d6a      	ldr	r2, [r5, #84]	@ 0x54
          return HAL_TIMEOUT;
 800360a:	2003      	movs	r0, #3
          __HAL_UNLOCK(hadc);
 800360c:	f885 3050 	strb.w	r3, [r5, #80]	@ 0x50
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003610:	f042 0204 	orr.w	r2, r2, #4
 8003614:	656a      	str	r2, [r5, #84]	@ 0x54
          return HAL_TIMEOUT;
 8003616:	e7d0      	b.n	80035ba <HAL_ADC_PollForConversion+0x82>
 8003618:	40022300 	.word	0x40022300
 800361c:	40022100 	.word	0x40022100
 8003620:	40022000 	.word	0x40022000

08003624 <HAL_ADC_GetValue>:

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8003624:	6803      	ldr	r3, [r0, #0]
 8003626:	6c18      	ldr	r0, [r3, #64]	@ 0x40
}
 8003628:	4770      	bx	lr
 800362a:	bf00      	nop

0800362c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800362c:	b570      	push	{r4, r5, r6, lr}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 800362e:	2200      	movs	r2, #0
{
 8003630:	b082      	sub	sp, #8
  __IO uint32_t wait_loop_index = 0;
 8003632:	9201      	str	r2, [sp, #4]
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003634:	f890 2050 	ldrb.w	r2, [r0, #80]	@ 0x50
 8003638:	2a01      	cmp	r2, #1
 800363a:	f000 80e4 	beq.w	8003806 <HAL_ADC_ConfigChannel+0x1da>
 800363e:	2401      	movs	r4, #1
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003640:	6802      	ldr	r2, [r0, #0]
 8003642:	4603      	mov	r3, r0
  __HAL_LOCK(hadc);
 8003644:	f880 4050 	strb.w	r4, [r0, #80]	@ 0x50
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003648:	6890      	ldr	r0, [r2, #8]
 800364a:	0740      	lsls	r0, r0, #29
 800364c:	d509      	bpl.n	8003662 <HAL_ADC_ConfigChannel+0x36>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800364e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);

    tmp_hal_status = HAL_ERROR;
 8003650:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003652:	f042 0220 	orr.w	r2, r2, #32
 8003656:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003658:	2200      	movs	r2, #0
 800365a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
}
 800365e:	b002      	add	sp, #8
 8003660:	bd70      	pop	{r4, r5, r6, pc}
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 8003662:	680d      	ldr	r5, [r1, #0]
 8003664:	2d00      	cmp	r5, #0
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8003666:	ea4f 6095 	mov.w	r0, r5, lsr #26
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 800366a:	db0d      	blt.n	8003688 <HAL_ADC_ConfigChannel+0x5c>
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 800366c:	f3c5 0613 	ubfx	r6, r5, #0, #20
 8003670:	2e00      	cmp	r6, #0
 8003672:	f000 80b4 	beq.w	80037de <HAL_ADC_ConfigChannel+0x1b2>
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003676:	fa95 f5a5 	rbit	r5, r5
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800367a:	b115      	cbz	r5, 8003682 <HAL_ADC_ConfigChannel+0x56>
  {
    return 32U;
  }
  return __builtin_clz(value);
 800367c:	fab5 f585 	clz	r5, r5
 8003680:	40ac      	lsls	r4, r5
 8003682:	69d5      	ldr	r5, [r2, #28]
 8003684:	432c      	orrs	r4, r5
 8003686:	61d4      	str	r4, [r2, #28]
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8003688:	684c      	ldr	r4, [r1, #4]
  MODIFY_REG(*preg,
 800368a:	f04f 0c1f 	mov.w	ip, #31
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 800368e:	f102 0e30 	add.w	lr, r2, #48	@ 0x30
  MODIFY_REG(*preg,
 8003692:	f000 001f 	and.w	r0, r0, #31
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8003696:	09a5      	lsrs	r5, r4, #6
  MODIFY_REG(*preg,
 8003698:	ea04 040c 	and.w	r4, r4, ip
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 800369c:	f005 050c 	and.w	r5, r5, #12
  MODIFY_REG(*preg,
 80036a0:	fa0c fc04 	lsl.w	ip, ip, r4
 80036a4:	40a0      	lsls	r0, r4
 80036a6:	f85e 4005 	ldr.w	r4, [lr, r5]
 80036aa:	ea24 0c0c 	bic.w	ip, r4, ip
 80036ae:	ea4c 0000 	orr.w	r0, ip, r0
 80036b2:	f84e 0005 	str.w	r0, [lr, r5]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80036b6:	6890      	ldr	r0, [r2, #8]
 80036b8:	f010 0f04 	tst.w	r0, #4
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80036bc:	6890      	ldr	r0, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80036be:	d101      	bne.n	80036c4 <HAL_ADC_ConfigChannel+0x98>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80036c0:	0706      	lsls	r6, r0, #28
 80036c2:	d53d      	bpl.n	8003740 <HAL_ADC_ConfigChannel+0x114>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80036c4:	6890      	ldr	r0, [r2, #8]
 80036c6:	07c4      	lsls	r4, r0, #31
 80036c8:	d438      	bmi.n	800373c <HAL_ADC_ConfigChannel+0x110>
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80036ca:	68cd      	ldr	r5, [r1, #12]
 80036cc:	680c      	ldr	r4, [r1, #0]
  MODIFY_REG(ADCx->DIFSEL,
 80036ce:	f005 0618 	and.w	r6, r5, #24
 80036d2:	48b0      	ldr	r0, [pc, #704]	@ (8003994 <HAL_ADC_ConfigChannel+0x368>)
 80036d4:	f8d2 10c0 	ldr.w	r1, [r2, #192]	@ 0xc0
 80036d8:	40f0      	lsrs	r0, r6
 80036da:	f3c4 0613 	ubfx	r6, r4, #0, #20
 80036de:	4020      	ands	r0, r4
 80036e0:	ea21 0106 	bic.w	r1, r1, r6
 80036e4:	4301      	orrs	r1, r0
 80036e6:	f8c2 10c0 	str.w	r1, [r2, #192]	@ 0xc0
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80036ea:	49ab      	ldr	r1, [pc, #684]	@ (8003998 <HAL_ADC_ConfigChannel+0x36c>)
 80036ec:	428d      	cmp	r5, r1
 80036ee:	d07f      	beq.n	80037f0 <HAL_ADC_ConfigChannel+0x1c4>
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80036f0:	2c00      	cmp	r4, #0
 80036f2:	da23      	bge.n	800373c <HAL_ADC_ConfigChannel+0x110>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80036f4:	49a9      	ldr	r1, [pc, #676]	@ (800399c <HAL_ADC_ConfigChannel+0x370>)
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80036f6:	48aa      	ldr	r0, [pc, #680]	@ (80039a0 <HAL_ADC_ConfigChannel+0x374>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80036f8:	688d      	ldr	r5, [r1, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80036fa:	6880      	ldr	r0, [r0, #8]
 80036fc:	07c0      	lsls	r0, r0, #31
 80036fe:	f100 80a1 	bmi.w	8003844 <HAL_ADC_ConfigChannel+0x218>
 8003702:	48a8      	ldr	r0, [pc, #672]	@ (80039a4 <HAL_ADC_ConfigChannel+0x378>)
 8003704:	6886      	ldr	r6, [r0, #8]
 8003706:	07f6      	lsls	r6, r6, #31
 8003708:	d4a1      	bmi.n	800364e <HAL_ADC_ConfigChannel+0x22>
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800370a:	4ea7      	ldr	r6, [pc, #668]	@ (80039a8 <HAL_ADC_ConfigChannel+0x37c>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800370c:	f005 7ce0 	and.w	ip, r5, #29360128	@ 0x1c00000
 8003710:	42b4      	cmp	r4, r6
 8003712:	f000 811b 	beq.w	800394c <HAL_ADC_ConfigChannel+0x320>
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003716:	4ea5      	ldr	r6, [pc, #660]	@ (80039ac <HAL_ADC_ConfigChannel+0x380>)
 8003718:	42b4      	cmp	r4, r6
 800371a:	f000 816a 	beq.w	80039f2 <HAL_ADC_ConfigChannel+0x3c6>
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800371e:	4ea4      	ldr	r6, [pc, #656]	@ (80039b0 <HAL_ADC_ConfigChannel+0x384>)
 8003720:	42b4      	cmp	r4, r6
 8003722:	d10b      	bne.n	800373c <HAL_ADC_ConfigChannel+0x110>
            if (ADC_VREFINT_INSTANCE(hadc))
 8003724:	026c      	lsls	r4, r5, #9
 8003726:	d409      	bmi.n	800373c <HAL_ADC_ConfigChannel+0x110>
 8003728:	4282      	cmp	r2, r0
 800372a:	d107      	bne.n	800373c <HAL_ADC_ConfigChannel+0x110>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800372c:	688a      	ldr	r2, [r1, #8]
 800372e:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 8003732:	ea42 020c 	orr.w	r2, r2, ip
 8003736:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 800373a:	608a      	str	r2, [r1, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800373c:	2000      	movs	r0, #0
 800373e:	e78b      	b.n	8003658 <HAL_ADC_ConfigChannel+0x2c>
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8003740:	680c      	ldr	r4, [r1, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8003742:	f102 0c14 	add.w	ip, r2, #20
  MODIFY_REG(*preg,
 8003746:	f04f 0e07 	mov.w	lr, #7
 800374a:	688e      	ldr	r6, [r1, #8]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800374c:	0de5      	lsrs	r5, r4, #23
  MODIFY_REG(*preg,
 800374e:	f3c4 5404 	ubfx	r4, r4, #20, #5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8003752:	f005 0504 	and.w	r5, r5, #4
  MODIFY_REG(*preg,
 8003756:	fa0e fe04 	lsl.w	lr, lr, r4
 800375a:	fa06 f404 	lsl.w	r4, r6, r4
 800375e:	f85c 0005 	ldr.w	r0, [ip, r5]
 8003762:	ea20 000e 	bic.w	r0, r0, lr
 8003766:	4320      	orrs	r0, r4
 8003768:	f84c 0005 	str.w	r0, [ip, r5]
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800376c:	68d0      	ldr	r0, [r2, #12]
 800376e:	06c5      	lsls	r5, r0, #27
 8003770:	d537      	bpl.n	80037e2 <HAL_ADC_ConfigChannel+0x1b6>
 8003772:	68d0      	ldr	r0, [r2, #12]
 8003774:	694d      	ldr	r5, [r1, #20]
 8003776:	0840      	lsrs	r0, r0, #1
 8003778:	f000 0008 	and.w	r0, r0, #8
 800377c:	4085      	lsls	r5, r0
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 800377e:	690e      	ldr	r6, [r1, #16]
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8003780:	6808      	ldr	r0, [r1, #0]
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003782:	2e04      	cmp	r6, #4
 8003784:	d042      	beq.n	800380c <HAL_ADC_ConfigChannel+0x1e0>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003786:	f102 0c60 	add.w	ip, r2, #96	@ 0x60
    MODIFY_REG(*preg,
 800378a:	f000 44f8 	and.w	r4, r0, #2080374784	@ 0x7c000000
 800378e:	f85c 0026 	ldr.w	r0, [ip, r6, lsl #2]
 8003792:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8003796:	4320      	orrs	r0, r4
 8003798:	4328      	orrs	r0, r5
 800379a:	f84c 0026 	str.w	r0, [ip, r6, lsl #2]
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 800379e:	7e4c      	ldrb	r4, [r1, #25]
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80037a0:	690d      	ldr	r5, [r1, #16]
 80037a2:	f1a4 0401 	sub.w	r4, r4, #1
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 80037a6:	f85c 0025 	ldr.w	r0, [ip, r5, lsl #2]
 80037aa:	fab4 f484 	clz	r4, r4
 80037ae:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 80037b2:	0964      	lsrs	r4, r4, #5
 80037b4:	ea40 70c4 	orr.w	r0, r0, r4, lsl #31
 80037b8:	f84c 0025 	str.w	r0, [ip, r5, lsl #2]
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 80037bc:	7e08      	ldrb	r0, [r1, #24]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 80037be:	690d      	ldr	r5, [r1, #16]
 80037c0:	f1a0 0001 	sub.w	r0, r0, #1
 80037c4:	6914      	ldr	r4, [r2, #16]
 80037c6:	f005 051f 	and.w	r5, r5, #31
 80037ca:	fab0 f080 	clz	r0, r0
 80037ce:	f424 44f0 	bic.w	r4, r4, #30720	@ 0x7800
 80037d2:	0940      	lsrs	r0, r0, #5
 80037d4:	02c0      	lsls	r0, r0, #11
 80037d6:	40a8      	lsls	r0, r5
 80037d8:	4320      	orrs	r0, r4
 80037da:	6110      	str	r0, [r2, #16]
}
 80037dc:	e772      	b.n	80036c4 <HAL_ADC_ConfigChannel+0x98>
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 80037de:	4084      	lsls	r4, r0
 80037e0:	e74f      	b.n	8003682 <HAL_ADC_ConfigChannel+0x56>
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80037e2:	68d0      	ldr	r0, [r2, #12]
 80037e4:	694d      	ldr	r5, [r1, #20]
 80037e6:	f3c0 0082 	ubfx	r0, r0, #2, #3
 80037ea:	0040      	lsls	r0, r0, #1
 80037ec:	4085      	lsls	r5, r0
 80037ee:	e7c6      	b.n	800377e <HAL_ADC_ConfigChannel+0x152>
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 80037f0:	496b      	ldr	r1, [pc, #428]	@ (80039a0 <HAL_ADC_ConfigChannel+0x374>)
 80037f2:	428a      	cmp	r2, r1
 80037f4:	d073      	beq.n	80038de <HAL_ADC_ConfigChannel+0x2b2>
 80037f6:	496b      	ldr	r1, [pc, #428]	@ (80039a4 <HAL_ADC_ConfigChannel+0x378>)
 80037f8:	428a      	cmp	r2, r1
 80037fa:	d035      	beq.n	8003868 <HAL_ADC_ConfigChannel+0x23c>
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 80037fc:	69d1      	ldr	r1, [r2, #28]
 80037fe:	f041 0101 	orr.w	r1, r1, #1
 8003802:	61d1      	str	r1, [r2, #28]
}
 8003804:	e774      	b.n	80036f0 <HAL_ADC_ConfigChannel+0xc4>
  __HAL_LOCK(hadc);
 8003806:	2002      	movs	r0, #2
}
 8003808:	b002      	add	sp, #8
 800380a:	bd70      	pop	{r4, r5, r6, pc}
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800380c:	6e15      	ldr	r5, [r2, #96]	@ 0x60
 800380e:	0684      	lsls	r4, r0, #26
 8003810:	f005 45f8 	and.w	r5, r5, #2080374784	@ 0x7c000000
 8003814:	ebb5 6f80 	cmp.w	r5, r0, lsl #26
 8003818:	d017      	beq.n	800384a <HAL_ADC_ConfigChannel+0x21e>
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800381a:	6e50      	ldr	r0, [r2, #100]	@ 0x64
 800381c:	f000 40f8 	and.w	r0, r0, #2080374784	@ 0x7c000000
 8003820:	4284      	cmp	r4, r0
 8003822:	d01c      	beq.n	800385e <HAL_ADC_ConfigChannel+0x232>
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003824:	6e90      	ldr	r0, [r2, #104]	@ 0x68
 8003826:	f000 40f8 	and.w	r0, r0, #2080374784	@ 0x7c000000
 800382a:	4284      	cmp	r4, r0
 800382c:	d012      	beq.n	8003854 <HAL_ADC_ConfigChannel+0x228>
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800382e:	6ed0      	ldr	r0, [r2, #108]	@ 0x6c
 8003830:	f000 40f8 	and.w	r0, r0, #2080374784	@ 0x7c000000
 8003834:	4284      	cmp	r4, r0
 8003836:	f47f af45 	bne.w	80036c4 <HAL_ADC_ConfigChannel+0x98>
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 800383a:	6ed0      	ldr	r0, [r2, #108]	@ 0x6c
 800383c:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8003840:	66d0      	str	r0, [r2, #108]	@ 0x6c
 8003842:	e73f      	b.n	80036c4 <HAL_ADC_ConfigChannel+0x98>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003844:	4a57      	ldr	r2, [pc, #348]	@ (80039a4 <HAL_ADC_ConfigChannel+0x378>)
 8003846:	6892      	ldr	r2, [r2, #8]
 8003848:	e701      	b.n	800364e <HAL_ADC_ConfigChannel+0x22>
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 800384a:	6e10      	ldr	r0, [r2, #96]	@ 0x60
 800384c:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8003850:	6610      	str	r0, [r2, #96]	@ 0x60
 8003852:	e7e2      	b.n	800381a <HAL_ADC_ConfigChannel+0x1ee>
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8003854:	6e90      	ldr	r0, [r2, #104]	@ 0x68
 8003856:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 800385a:	6690      	str	r0, [r2, #104]	@ 0x68
 800385c:	e7e7      	b.n	800382e <HAL_ADC_ConfigChannel+0x202>
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 800385e:	6e50      	ldr	r0, [r2, #100]	@ 0x64
 8003860:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8003864:	6650      	str	r0, [r2, #100]	@ 0x64
 8003866:	e7dd      	b.n	8003824 <HAL_ADC_ConfigChannel+0x1f8>
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 8003868:	4952      	ldr	r1, [pc, #328]	@ (80039b4 <HAL_ADC_ConfigChannel+0x388>)
 800386a:	428c      	cmp	r4, r1
 800386c:	f000 80b6 	beq.w	80039dc <HAL_ADC_ConfigChannel+0x3b0>
 8003870:	4951      	ldr	r1, [pc, #324]	@ (80039b8 <HAL_ADC_ConfigChannel+0x38c>)
 8003872:	428c      	cmp	r4, r1
 8003874:	f000 80cc 	beq.w	8003a10 <HAL_ADC_ConfigChannel+0x3e4>
 8003878:	4950      	ldr	r1, [pc, #320]	@ (80039bc <HAL_ADC_ConfigChannel+0x390>)
 800387a:	428c      	cmp	r4, r1
 800387c:	f000 80d5 	beq.w	8003a2a <HAL_ADC_ConfigChannel+0x3fe>
 8003880:	494f      	ldr	r1, [pc, #316]	@ (80039c0 <HAL_ADC_ConfigChannel+0x394>)
 8003882:	428c      	cmp	r4, r1
 8003884:	f000 80db 	beq.w	8003a3e <HAL_ADC_ConfigChannel+0x412>
 8003888:	f101 6186 	add.w	r1, r1, #70254592	@ 0x4300000
 800388c:	3110      	adds	r1, #16
 800388e:	428c      	cmp	r4, r1
 8003890:	f000 80e1 	beq.w	8003a56 <HAL_ADC_ConfigChannel+0x42a>
 8003894:	494b      	ldr	r1, [pc, #300]	@ (80039c4 <HAL_ADC_ConfigChannel+0x398>)
 8003896:	428c      	cmp	r4, r1
 8003898:	f000 80f5 	beq.w	8003a86 <HAL_ADC_ConfigChannel+0x45a>
 800389c:	f101 2104 	add.w	r1, r1, #67109888	@ 0x4000400
 80038a0:	f501 1140 	add.w	r1, r1, #3145728	@ 0x300000
 80038a4:	428c      	cmp	r4, r1
 80038a6:	f000 8103 	beq.w	8003ab0 <HAL_ADC_ConfigChannel+0x484>
 80038aa:	f101 6186 	add.w	r1, r1, #70254592	@ 0x4300000
 80038ae:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80038b2:	428c      	cmp	r4, r1
 80038b4:	f000 810a 	beq.w	8003acc <HAL_ADC_ConfigChannel+0x4a0>
 80038b8:	4943      	ldr	r1, [pc, #268]	@ (80039c8 <HAL_ADC_ConfigChannel+0x39c>)
 80038ba:	428c      	cmp	r4, r1
 80038bc:	d19e      	bne.n	80037fc <HAL_ADC_ConfigChannel+0x1d0>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038be:	4a43      	ldr	r2, [pc, #268]	@ (80039cc <HAL_ADC_ConfigChannel+0x3a0>)
 80038c0:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 80038c4:	2a00      	cmp	r2, #0
 80038c6:	f000 80cc 	beq.w	8003a62 <HAL_ADC_ConfigChannel+0x436>
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 80038ca:	4836      	ldr	r0, [pc, #216]	@ (80039a4 <HAL_ADC_ConfigChannel+0x378>)
  return __builtin_clz(value);
 80038cc:	fab2 f282 	clz	r2, r2
 80038d0:	2101      	movs	r1, #1
 80038d2:	69c4      	ldr	r4, [r0, #28]
 80038d4:	fa01 f202 	lsl.w	r2, r1, r2
 80038d8:	4322      	orrs	r2, r4
 80038da:	61c2      	str	r2, [r0, #28]
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80038dc:	e72e      	b.n	800373c <HAL_ADC_ConfigChannel+0x110>
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 80038de:	4935      	ldr	r1, [pc, #212]	@ (80039b4 <HAL_ADC_ConfigChannel+0x388>)
 80038e0:	428c      	cmp	r4, r1
 80038e2:	d07b      	beq.n	80039dc <HAL_ADC_ConfigChannel+0x3b0>
 80038e4:	4934      	ldr	r1, [pc, #208]	@ (80039b8 <HAL_ADC_ConfigChannel+0x38c>)
 80038e6:	428c      	cmp	r4, r1
 80038e8:	f000 8092 	beq.w	8003a10 <HAL_ADC_ConfigChannel+0x3e4>
 80038ec:	4933      	ldr	r1, [pc, #204]	@ (80039bc <HAL_ADC_ConfigChannel+0x390>)
 80038ee:	428c      	cmp	r4, r1
 80038f0:	f000 809b 	beq.w	8003a2a <HAL_ADC_ConfigChannel+0x3fe>
 80038f4:	4932      	ldr	r1, [pc, #200]	@ (80039c0 <HAL_ADC_ConfigChannel+0x394>)
 80038f6:	428c      	cmp	r4, r1
 80038f8:	f000 80a1 	beq.w	8003a3e <HAL_ADC_ConfigChannel+0x412>
 80038fc:	f101 6186 	add.w	r1, r1, #70254592	@ 0x4300000
 8003900:	3110      	adds	r1, #16
 8003902:	428c      	cmp	r4, r1
 8003904:	f000 80a1 	beq.w	8003a4a <HAL_ADC_ConfigChannel+0x41e>
 8003908:	492e      	ldr	r1, [pc, #184]	@ (80039c4 <HAL_ADC_ConfigChannel+0x398>)
 800390a:	428c      	cmp	r4, r1
 800390c:	f000 80af 	beq.w	8003a6e <HAL_ADC_ConfigChannel+0x442>
 8003910:	f101 2104 	add.w	r1, r1, #67109888	@ 0x4000400
 8003914:	f501 1140 	add.w	r1, r1, #3145728	@ 0x300000
 8003918:	428c      	cmp	r4, r1
 800391a:	f000 80bb 	beq.w	8003a94 <HAL_ADC_ConfigChannel+0x468>
 800391e:	f101 6186 	add.w	r1, r1, #70254592	@ 0x4300000
 8003922:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8003926:	428c      	cmp	r4, r1
 8003928:	f000 80bb 	beq.w	8003aa2 <HAL_ADC_ConfigChannel+0x476>
 800392c:	4928      	ldr	r1, [pc, #160]	@ (80039d0 <HAL_ADC_ConfigChannel+0x3a4>)
 800392e:	428c      	cmp	r4, r1
 8003930:	f000 80c5 	beq.w	8003abe <HAL_ADC_ConfigChannel+0x492>
 8003934:	4924      	ldr	r1, [pc, #144]	@ (80039c8 <HAL_ADC_ConfigChannel+0x39c>)
 8003936:	428c      	cmp	r4, r1
 8003938:	f47f af60 	bne.w	80037fc <HAL_ADC_ConfigChannel+0x1d0>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800393c:	4a23      	ldr	r2, [pc, #140]	@ (80039cc <HAL_ADC_ConfigChannel+0x3a0>)
 800393e:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 8003942:	2a00      	cmp	r2, #0
 8003944:	f000 8099 	beq.w	8003a7a <HAL_ADC_ConfigChannel+0x44e>
 8003948:	4815      	ldr	r0, [pc, #84]	@ (80039a0 <HAL_ADC_ConfigChannel+0x374>)
 800394a:	e7bf      	b.n	80038cc <HAL_ADC_ConfigChannel+0x2a0>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800394c:	022e      	lsls	r6, r5, #8
 800394e:	f53f aef5 	bmi.w	800373c <HAL_ADC_ConfigChannel+0x110>
 8003952:	4282      	cmp	r2, r0
 8003954:	f47f aef2 	bne.w	800373c <HAL_ADC_ConfigChannel+0x110>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8003958:	688a      	ldr	r2, [r1, #8]
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800395a:	481e      	ldr	r0, [pc, #120]	@ (80039d4 <HAL_ADC_ConfigChannel+0x3a8>)
 800395c:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 8003960:	ea42 020c 	orr.w	r2, r2, ip
 8003964:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8003968:	608a      	str	r2, [r1, #8]
 800396a:	6802      	ldr	r2, [r0, #0]
 800396c:	491a      	ldr	r1, [pc, #104]	@ (80039d8 <HAL_ADC_ConfigChannel+0x3ac>)
 800396e:	0992      	lsrs	r2, r2, #6
 8003970:	fba1 1202 	umull	r1, r2, r1, r2
 8003974:	0992      	lsrs	r2, r2, #6
 8003976:	3201      	adds	r2, #1
 8003978:	0052      	lsls	r2, r2, #1
 800397a:	9201      	str	r2, [sp, #4]
              while (wait_loop_index != 0UL)
 800397c:	9a01      	ldr	r2, [sp, #4]
 800397e:	2a00      	cmp	r2, #0
 8003980:	f43f aedc 	beq.w	800373c <HAL_ADC_ConfigChannel+0x110>
                wait_loop_index--;
 8003984:	9a01      	ldr	r2, [sp, #4]
 8003986:	3a01      	subs	r2, #1
 8003988:	9201      	str	r2, [sp, #4]
              while (wait_loop_index != 0UL)
 800398a:	9a01      	ldr	r2, [sp, #4]
 800398c:	2a00      	cmp	r2, #0
 800398e:	d1f9      	bne.n	8003984 <HAL_ADC_ConfigChannel+0x358>
 8003990:	e6d4      	b.n	800373c <HAL_ADC_ConfigChannel+0x110>
 8003992:	bf00      	nop
 8003994:	000fffff 	.word	0x000fffff
 8003998:	47ff0000 	.word	0x47ff0000
 800399c:	40022300 	.word	0x40022300
 80039a0:	40022000 	.word	0x40022000
 80039a4:	40022100 	.word	0x40022100
 80039a8:	cb840000 	.word	0xcb840000
 80039ac:	bac04000 	.word	0xbac04000
 80039b0:	cfb80000 	.word	0xcfb80000
 80039b4:	04300002 	.word	0x04300002
 80039b8:	08600004 	.word	0x08600004
 80039bc:	0c900008 	.word	0x0c900008
 80039c0:	10c00010 	.word	0x10c00010
 80039c4:	2a000400 	.word	0x2a000400
 80039c8:	4b840000 	.word	0x4b840000
 80039cc:	4fb80000 	.word	0x4fb80000
 80039d0:	43210000 	.word	0x43210000
 80039d4:	2400000c 	.word	0x2400000c
 80039d8:	053e2d63 	.word	0x053e2d63
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039dc:	2101      	movs	r1, #1
 80039de:	fa91 f0a1 	rbit	r0, r1
  if (value == 0U)
 80039e2:	b338      	cbz	r0, 8003a34 <HAL_ADC_ConfigChannel+0x408>
  return __builtin_clz(value);
 80039e4:	fab0 f080 	clz	r0, r0
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 80039e8:	69d4      	ldr	r4, [r2, #28]
 80039ea:	4081      	lsls	r1, r0
 80039ec:	4321      	orrs	r1, r4
 80039ee:	61d1      	str	r1, [r2, #28]
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80039f0:	e6a4      	b.n	800373c <HAL_ADC_ConfigChannel+0x110>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80039f2:	01ed      	lsls	r5, r5, #7
 80039f4:	f53f aea2 	bmi.w	800373c <HAL_ADC_ConfigChannel+0x110>
 80039f8:	4282      	cmp	r2, r0
 80039fa:	f47f ae9f 	bne.w	800373c <HAL_ADC_ConfigChannel+0x110>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80039fe:	688a      	ldr	r2, [r1, #8]
 8003a00:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 8003a04:	ea42 020c 	orr.w	r2, r2, ip
 8003a08:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 8003a0c:	608a      	str	r2, [r1, #8]
}
 8003a0e:	e695      	b.n	800373c <HAL_ADC_ConfigChannel+0x110>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a10:	4932      	ldr	r1, [pc, #200]	@ (8003adc <HAL_ADC_ConfigChannel+0x4b0>)
 8003a12:	fa91 f1a1 	rbit	r1, r1
  if (value == 0U)
 8003a16:	b169      	cbz	r1, 8003a34 <HAL_ADC_ConfigChannel+0x408>
  return __builtin_clz(value);
 8003a18:	fab1 f181 	clz	r1, r1
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 8003a1c:	2001      	movs	r0, #1
 8003a1e:	69d4      	ldr	r4, [r2, #28]
 8003a20:	fa00 f101 	lsl.w	r1, r0, r1
 8003a24:	4321      	orrs	r1, r4
 8003a26:	61d1      	str	r1, [r2, #28]
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003a28:	e688      	b.n	800373c <HAL_ADC_ConfigChannel+0x110>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a2a:	492d      	ldr	r1, [pc, #180]	@ (8003ae0 <HAL_ADC_ConfigChannel+0x4b4>)
 8003a2c:	fa91 f1a1 	rbit	r1, r1
  if (value == 0U)
 8003a30:	2900      	cmp	r1, #0
 8003a32:	d1f1      	bne.n	8003a18 <HAL_ADC_ConfigChannel+0x3ec>
 8003a34:	69d1      	ldr	r1, [r2, #28]
 8003a36:	f041 0101 	orr.w	r1, r1, #1
 8003a3a:	61d1      	str	r1, [r2, #28]
 8003a3c:	e67e      	b.n	800373c <HAL_ADC_ConfigChannel+0x110>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a3e:	4929      	ldr	r1, [pc, #164]	@ (8003ae4 <HAL_ADC_ConfigChannel+0x4b8>)
 8003a40:	fa91 f1a1 	rbit	r1, r1
  if (value == 0U)
 8003a44:	2900      	cmp	r1, #0
 8003a46:	d1e7      	bne.n	8003a18 <HAL_ADC_ConfigChannel+0x3ec>
 8003a48:	e7f4      	b.n	8003a34 <HAL_ADC_ConfigChannel+0x408>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a4a:	4927      	ldr	r1, [pc, #156]	@ (8003ae8 <HAL_ADC_ConfigChannel+0x4bc>)
 8003a4c:	fa91 f1a1 	rbit	r1, r1
  if (value == 0U)
 8003a50:	2900      	cmp	r1, #0
 8003a52:	d1e1      	bne.n	8003a18 <HAL_ADC_ConfigChannel+0x3ec>
 8003a54:	e7ee      	b.n	8003a34 <HAL_ADC_ConfigChannel+0x408>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a56:	4a24      	ldr	r2, [pc, #144]	@ (8003ae8 <HAL_ADC_ConfigChannel+0x4bc>)
 8003a58:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 8003a5c:	2a00      	cmp	r2, #0
 8003a5e:	f47f af34 	bne.w	80038ca <HAL_ADC_ConfigChannel+0x29e>
 8003a62:	4922      	ldr	r1, [pc, #136]	@ (8003aec <HAL_ADC_ConfigChannel+0x4c0>)
 8003a64:	69ca      	ldr	r2, [r1, #28]
 8003a66:	f042 0201 	orr.w	r2, r2, #1
 8003a6a:	61ca      	str	r2, [r1, #28]
 8003a6c:	e666      	b.n	800373c <HAL_ADC_ConfigChannel+0x110>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a6e:	4a20      	ldr	r2, [pc, #128]	@ (8003af0 <HAL_ADC_ConfigChannel+0x4c4>)
 8003a70:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 8003a74:	2a00      	cmp	r2, #0
 8003a76:	f47f af67 	bne.w	8003948 <HAL_ADC_ConfigChannel+0x31c>
 8003a7a:	491e      	ldr	r1, [pc, #120]	@ (8003af4 <HAL_ADC_ConfigChannel+0x4c8>)
 8003a7c:	69ca      	ldr	r2, [r1, #28]
 8003a7e:	f042 0201 	orr.w	r2, r2, #1
 8003a82:	61ca      	str	r2, [r1, #28]
 8003a84:	e65a      	b.n	800373c <HAL_ADC_ConfigChannel+0x110>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a86:	4a1a      	ldr	r2, [pc, #104]	@ (8003af0 <HAL_ADC_ConfigChannel+0x4c4>)
 8003a88:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 8003a8c:	2a00      	cmp	r2, #0
 8003a8e:	f47f af1c 	bne.w	80038ca <HAL_ADC_ConfigChannel+0x29e>
 8003a92:	e7e6      	b.n	8003a62 <HAL_ADC_ConfigChannel+0x436>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a94:	4a18      	ldr	r2, [pc, #96]	@ (8003af8 <HAL_ADC_ConfigChannel+0x4cc>)
 8003a96:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 8003a9a:	2a00      	cmp	r2, #0
 8003a9c:	f47f af54 	bne.w	8003948 <HAL_ADC_ConfigChannel+0x31c>
 8003aa0:	e7eb      	b.n	8003a7a <HAL_ADC_ConfigChannel+0x44e>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003aa2:	4a16      	ldr	r2, [pc, #88]	@ (8003afc <HAL_ADC_ConfigChannel+0x4d0>)
 8003aa4:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 8003aa8:	2a00      	cmp	r2, #0
 8003aaa:	f47f af4d 	bne.w	8003948 <HAL_ADC_ConfigChannel+0x31c>
 8003aae:	e7e4      	b.n	8003a7a <HAL_ADC_ConfigChannel+0x44e>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ab0:	4a11      	ldr	r2, [pc, #68]	@ (8003af8 <HAL_ADC_ConfigChannel+0x4cc>)
 8003ab2:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 8003ab6:	2a00      	cmp	r2, #0
 8003ab8:	f47f af07 	bne.w	80038ca <HAL_ADC_ConfigChannel+0x29e>
 8003abc:	e7d1      	b.n	8003a62 <HAL_ADC_ConfigChannel+0x436>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003abe:	4a10      	ldr	r2, [pc, #64]	@ (8003b00 <HAL_ADC_ConfigChannel+0x4d4>)
 8003ac0:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 8003ac4:	2a00      	cmp	r2, #0
 8003ac6:	f47f af3f 	bne.w	8003948 <HAL_ADC_ConfigChannel+0x31c>
 8003aca:	e7d6      	b.n	8003a7a <HAL_ADC_ConfigChannel+0x44e>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003acc:	4a0b      	ldr	r2, [pc, #44]	@ (8003afc <HAL_ADC_ConfigChannel+0x4d0>)
 8003ace:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 8003ad2:	2a00      	cmp	r2, #0
 8003ad4:	f47f aef9 	bne.w	80038ca <HAL_ADC_ConfigChannel+0x29e>
 8003ad8:	e7c3      	b.n	8003a62 <HAL_ADC_ConfigChannel+0x436>
 8003ada:	bf00      	nop
 8003adc:	19200040 	.word	0x19200040
 8003ae0:	1d500080 	.word	0x1d500080
 8003ae4:	21800100 	.word	0x21800100
 8003ae8:	25b00200 	.word	0x25b00200
 8003aec:	40022100 	.word	0x40022100
 8003af0:	2e300800 	.word	0x2e300800
 8003af4:	40022000 	.word	0x40022000
 8003af8:	32601000 	.word	0x32601000
 8003afc:	36902000 	.word	0x36902000
 8003b00:	47520000 	.word	0x47520000

08003b04 <ADC_ConversionStop>:
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003b04:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003b06:	689a      	ldr	r2, [r3, #8]
 8003b08:	f012 0f04 	tst.w	r2, #4
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003b0c:	689a      	ldr	r2, [r3, #8]
{
 8003b0e:	b570      	push	{r4, r5, r6, lr}
 8003b10:	4604      	mov	r4, r0
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003b12:	d101      	bne.n	8003b18 <ADC_ConversionStop+0x14>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003b14:	0716      	lsls	r6, r2, #28
 8003b16:	d540      	bpl.n	8003b9a <ADC_ConversionStop+0x96>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8003b18:	68da      	ldr	r2, [r3, #12]
 8003b1a:	0195      	lsls	r5, r2, #6
 8003b1c:	d504      	bpl.n	8003b28 <ADC_ConversionStop+0x24>
        && (hadc->Init.ContinuousConvMode == ENABLE)
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8003b1e:	8aa0      	ldrh	r0, [r4, #20]
 8003b20:	f240 1201 	movw	r2, #257	@ 0x101
 8003b24:	4290      	cmp	r0, r2
 8003b26:	d03a      	beq.n	8003b9e <ADC_ConversionStop+0x9a>
      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8003b28:	2902      	cmp	r1, #2
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003b2a:	689a      	ldr	r2, [r3, #8]
 8003b2c:	d048      	beq.n	8003bc0 <ADC_ConversionStop+0xbc>
 8003b2e:	0750      	lsls	r0, r2, #29
 8003b30:	d508      	bpl.n	8003b44 <ADC_ConversionStop+0x40>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8003b32:	689a      	ldr	r2, [r3, #8]
 8003b34:	0792      	lsls	r2, r2, #30
 8003b36:	d405      	bmi.n	8003b44 <ADC_ConversionStop+0x40>
  MODIFY_REG(ADCx->CR,
 8003b38:	6898      	ldr	r0, [r3, #8]
 8003b3a:	4a2d      	ldr	r2, [pc, #180]	@ (8003bf0 <ADC_ConversionStop+0xec>)
 8003b3c:	4002      	ands	r2, r0
 8003b3e:	f042 0210 	orr.w	r2, r2, #16
 8003b42:	609a      	str	r2, [r3, #8]
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8003b44:	2901      	cmp	r1, #1
 8003b46:	d039      	beq.n	8003bbc <ADC_ConversionStop+0xb8>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003b48:	689a      	ldr	r2, [r3, #8]
 8003b4a:	0710      	lsls	r0, r2, #28
 8003b4c:	d508      	bpl.n	8003b60 <ADC_ConversionStop+0x5c>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8003b4e:	689a      	ldr	r2, [r3, #8]
 8003b50:	0792      	lsls	r2, r2, #30
 8003b52:	d405      	bmi.n	8003b60 <ADC_ConversionStop+0x5c>
  MODIFY_REG(ADCx->CR,
 8003b54:	6898      	ldr	r0, [r3, #8]
 8003b56:	4a26      	ldr	r2, [pc, #152]	@ (8003bf0 <ADC_ConversionStop+0xec>)
 8003b58:	4002      	ands	r2, r0
 8003b5a:	f042 0220 	orr.w	r2, r2, #32
 8003b5e:	609a      	str	r2, [r3, #8]
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8003b60:	2903      	cmp	r1, #3
 8003b62:	d12b      	bne.n	8003bbc <ADC_ConversionStop+0xb8>
 8003b64:	250c      	movs	r5, #12
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
        break;
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8003b66:	f7ff fcbf 	bl	80034e8 <HAL_GetTick>

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003b6a:	6823      	ldr	r3, [r4, #0]
    tickstart = HAL_GetTick();
 8003b6c:	4606      	mov	r6, r0
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003b6e:	689b      	ldr	r3, [r3, #8]
 8003b70:	421d      	tst	r5, r3
 8003b72:	d012      	beq.n	8003b9a <ADC_ConversionStop+0x96>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8003b74:	f7ff fcb8 	bl	80034e8 <HAL_GetTick>
 8003b78:	1b83      	subs	r3, r0, r6
 8003b7a:	2b05      	cmp	r3, #5
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003b7c:	6823      	ldr	r3, [r4, #0]
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8003b7e:	d9f6      	bls.n	8003b6e <ADC_ConversionStop+0x6a>
        if((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003b80:	689a      	ldr	r2, [r3, #8]
 8003b82:	422a      	tst	r2, r5
 8003b84:	d0f3      	beq.n	8003b6e <ADC_ConversionStop+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003b86:	6d63      	ldr	r3, [r4, #84]	@ 0x54
          return HAL_ERROR;
 8003b88:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003b8a:	f043 0310 	orr.w	r3, r3, #16
 8003b8e:	6563      	str	r3, [r4, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003b90:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003b92:	f043 0301 	orr.w	r3, r3, #1
 8003b96:	65a3      	str	r3, [r4, #88]	@ 0x58

  }

  /* Return HAL status */
  return HAL_OK;
}
 8003b98:	bd70      	pop	{r4, r5, r6, pc}
  return HAL_OK;
 8003b9a:	2000      	movs	r0, #0
}
 8003b9c:	bd70      	pop	{r4, r5, r6, pc}
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8003b9e:	681a      	ldr	r2, [r3, #0]
 8003ba0:	0650      	lsls	r0, r2, #25
 8003ba2:	d406      	bmi.n	8003bb2 <ADC_ConversionStop+0xae>
 8003ba4:	4a13      	ldr	r2, [pc, #76]	@ (8003bf4 <ADC_ConversionStop+0xf0>)
 8003ba6:	e001      	b.n	8003bac <ADC_ConversionStop+0xa8>
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8003ba8:	3a01      	subs	r2, #1
 8003baa:	d0ec      	beq.n	8003b86 <ADC_ConversionStop+0x82>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8003bac:	6819      	ldr	r1, [r3, #0]
 8003bae:	0649      	lsls	r1, r1, #25
 8003bb0:	d5fa      	bpl.n	8003ba8 <ADC_ConversionStop+0xa4>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8003bb2:	2240      	movs	r2, #64	@ 0x40
 8003bb4:	601a      	str	r2, [r3, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003bb6:	689a      	ldr	r2, [r3, #8]
 8003bb8:	0756      	lsls	r6, r2, #29
 8003bba:	d40f      	bmi.n	8003bdc <ADC_ConversionStop+0xd8>
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8003bbc:	2504      	movs	r5, #4
 8003bbe:	e7d2      	b.n	8003b66 <ADC_ConversionStop+0x62>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003bc0:	0716      	lsls	r6, r2, #28
 8003bc2:	d401      	bmi.n	8003bc8 <ADC_ConversionStop+0xc4>
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8003bc4:	2508      	movs	r5, #8
 8003bc6:	e7ce      	b.n	8003b66 <ADC_ConversionStop+0x62>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8003bc8:	689a      	ldr	r2, [r3, #8]
 8003bca:	0795      	lsls	r5, r2, #30
 8003bcc:	d4fa      	bmi.n	8003bc4 <ADC_ConversionStop+0xc0>
  MODIFY_REG(ADCx->CR,
 8003bce:	6899      	ldr	r1, [r3, #8]
 8003bd0:	4a07      	ldr	r2, [pc, #28]	@ (8003bf0 <ADC_ConversionStop+0xec>)
 8003bd2:	400a      	ands	r2, r1
 8003bd4:	f042 0220 	orr.w	r2, r2, #32
 8003bd8:	609a      	str	r2, [r3, #8]
    switch (conversion_group_reassigned)
 8003bda:	e7f3      	b.n	8003bc4 <ADC_ConversionStop+0xc0>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8003bdc:	689a      	ldr	r2, [r3, #8]
 8003bde:	0795      	lsls	r5, r2, #30
 8003be0:	d4ec      	bmi.n	8003bbc <ADC_ConversionStop+0xb8>
  MODIFY_REG(ADCx->CR,
 8003be2:	6899      	ldr	r1, [r3, #8]
 8003be4:	4a02      	ldr	r2, [pc, #8]	@ (8003bf0 <ADC_ConversionStop+0xec>)
 8003be6:	400a      	ands	r2, r1
 8003be8:	f042 0210 	orr.w	r2, r2, #16
 8003bec:	609a      	str	r2, [r3, #8]
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8003bee:	e7e5      	b.n	8003bbc <ADC_ConversionStop+0xb8>
 8003bf0:	7fffffc0 	.word	0x7fffffc0
 8003bf4:	000cdc00 	.word	0x000cdc00

08003bf8 <ADC_Enable>:

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003bf8:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003bfa:	689a      	ldr	r2, [r3, #8]
 8003bfc:	07d1      	lsls	r1, r2, #31
 8003bfe:	d501      	bpl.n	8003c04 <ADC_Enable+0xc>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003c00:	2000      	movs	r0, #0
}
 8003c02:	4770      	bx	lr
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8003c04:	6899      	ldr	r1, [r3, #8]
 8003c06:	4a1d      	ldr	r2, [pc, #116]	@ (8003c7c <ADC_Enable+0x84>)
 8003c08:	4211      	tst	r1, r2
{
 8003c0a:	b570      	push	{r4, r5, r6, lr}
 8003c0c:	4604      	mov	r4, r0
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8003c0e:	d12a      	bne.n	8003c66 <ADC_Enable+0x6e>
  MODIFY_REG(ADCx->CR,
 8003c10:	6899      	ldr	r1, [r3, #8]
 8003c12:	4a1b      	ldr	r2, [pc, #108]	@ (8003c80 <ADC_Enable+0x88>)
 8003c14:	400a      	ands	r2, r1
 8003c16:	f042 0201 	orr.w	r2, r2, #1
 8003c1a:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 8003c1c:	f7ff fc64 	bl	80034e8 <HAL_GetTick>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8003c20:	4a18      	ldr	r2, [pc, #96]	@ (8003c84 <ADC_Enable+0x8c>)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003c22:	6823      	ldr	r3, [r4, #0]
    tickstart = HAL_GetTick();
 8003c24:	4605      	mov	r5, r0
 8003c26:	6892      	ldr	r2, [r2, #8]
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003c28:	06d2      	lsls	r2, r2, #27
 8003c2a:	d002      	beq.n	8003c32 <ADC_Enable+0x3a>
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003c2c:	4a16      	ldr	r2, [pc, #88]	@ (8003c88 <ADC_Enable+0x90>)
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003c2e:	4293      	cmp	r3, r2
 8003c30:	d017      	beq.n	8003c62 <ADC_Enable+0x6a>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003c32:	681a      	ldr	r2, [r3, #0]
 8003c34:	07d6      	lsls	r6, r2, #31
 8003c36:	d414      	bmi.n	8003c62 <ADC_Enable+0x6a>
  MODIFY_REG(ADCx->CR,
 8003c38:	4e11      	ldr	r6, [pc, #68]	@ (8003c80 <ADC_Enable+0x88>)
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003c3a:	689a      	ldr	r2, [r3, #8]
 8003c3c:	07d0      	lsls	r0, r2, #31
 8003c3e:	d404      	bmi.n	8003c4a <ADC_Enable+0x52>
  MODIFY_REG(ADCx->CR,
 8003c40:	689a      	ldr	r2, [r3, #8]
 8003c42:	4032      	ands	r2, r6
 8003c44:	f042 0201 	orr.w	r2, r2, #1
 8003c48:	609a      	str	r2, [r3, #8]
        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003c4a:	f7ff fc4d 	bl	80034e8 <HAL_GetTick>
 8003c4e:	1b43      	subs	r3, r0, r5
 8003c50:	2b02      	cmp	r3, #2
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003c52:	6823      	ldr	r3, [r4, #0]
        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003c54:	d902      	bls.n	8003c5c <ADC_Enable+0x64>
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003c56:	681a      	ldr	r2, [r3, #0]
 8003c58:	07d1      	lsls	r1, r2, #31
 8003c5a:	d504      	bpl.n	8003c66 <ADC_Enable+0x6e>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003c5c:	681a      	ldr	r2, [r3, #0]
 8003c5e:	07d2      	lsls	r2, r2, #31
 8003c60:	d5eb      	bpl.n	8003c3a <ADC_Enable+0x42>
  return HAL_OK;
 8003c62:	2000      	movs	r0, #0
}
 8003c64:	bd70      	pop	{r4, r5, r6, pc}
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003c66:	6d63      	ldr	r3, [r4, #84]	@ 0x54
      return HAL_ERROR;
 8003c68:	2001      	movs	r0, #1
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003c6a:	f043 0310 	orr.w	r3, r3, #16
 8003c6e:	6563      	str	r3, [r4, #84]	@ 0x54
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003c70:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003c72:	f043 0301 	orr.w	r3, r3, #1
 8003c76:	65a3      	str	r3, [r4, #88]	@ 0x58
}
 8003c78:	bd70      	pop	{r4, r5, r6, pc}
 8003c7a:	bf00      	nop
 8003c7c:	8000003f 	.word	0x8000003f
 8003c80:	7fffffc0 	.word	0x7fffffc0
 8003c84:	40022300 	.word	0x40022300
 8003c88:	40022100 	.word	0x40022100

08003c8c <HAL_ADC_Start>:
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8003c8c:	4b31      	ldr	r3, [pc, #196]	@ (8003d54 <HAL_ADC_Start+0xc8>)
{
 8003c8e:	b570      	push	{r4, r5, r6, lr}
 8003c90:	689e      	ldr	r6, [r3, #8]
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003c92:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003c94:	689d      	ldr	r5, [r3, #8]
 8003c96:	f015 0504 	ands.w	r5, r5, #4
 8003c9a:	d13f      	bne.n	8003d1c <HAL_ADC_Start+0x90>
    __HAL_LOCK(hadc);
 8003c9c:	f890 3050 	ldrb.w	r3, [r0, #80]	@ 0x50
 8003ca0:	4604      	mov	r4, r0
 8003ca2:	2b01      	cmp	r3, #1
 8003ca4:	d03a      	beq.n	8003d1c <HAL_ADC_Start+0x90>
 8003ca6:	2301      	movs	r3, #1
 8003ca8:	f880 3050 	strb.w	r3, [r0, #80]	@ 0x50
    tmp_hal_status = ADC_Enable(hadc);
 8003cac:	f7ff ffa4 	bl	8003bf8 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8003cb0:	2800      	cmp	r0, #0
 8003cb2:	d135      	bne.n	8003d20 <HAL_ADC_Start+0x94>
      ADC_STATE_CLR_SET(hadc->State,
 8003cb4:	6d63      	ldr	r3, [r4, #84]	@ 0x54
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8003cb6:	f006 061f 	and.w	r6, r6, #31
 8003cba:	4a27      	ldr	r2, [pc, #156]	@ (8003d58 <HAL_ADC_Start+0xcc>)
 8003cbc:	401a      	ands	r2, r3
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003cbe:	6823      	ldr	r3, [r4, #0]
      ADC_STATE_CLR_SET(hadc->State,
 8003cc0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003cc4:	6562      	str	r2, [r4, #84]	@ 0x54
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003cc6:	4a25      	ldr	r2, [pc, #148]	@ (8003d5c <HAL_ADC_Start+0xd0>)
 8003cc8:	4293      	cmp	r3, r2
 8003cca:	d02c      	beq.n	8003d26 <HAL_ADC_Start+0x9a>
 8003ccc:	4619      	mov	r1, r3
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003cce:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8003cd0:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
 8003cd4:	6562      	str	r2, [r4, #84]	@ 0x54
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003cd6:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8003cd8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8003cdc:	d037      	beq.n	8003d4e <HAL_ADC_Start+0xc2>
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003cde:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 8003ce0:	f022 0206 	bic.w	r2, r2, #6
 8003ce4:	65a2      	str	r2, [r4, #88]	@ 0x58
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003ce6:	221c      	movs	r2, #28
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003ce8:	428b      	cmp	r3, r1
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003cea:	601a      	str	r2, [r3, #0]
      __HAL_UNLOCK(hadc);
 8003cec:	f04f 0200 	mov.w	r2, #0
 8003cf0:	f884 2050 	strb.w	r2, [r4, #80]	@ 0x50
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003cf4:	d01b      	beq.n	8003d2e <HAL_ADC_Start+0xa2>
 8003cf6:	f240 2221 	movw	r2, #545	@ 0x221
 8003cfa:	40f2      	lsrs	r2, r6
 8003cfc:	07d5      	lsls	r5, r2, #31
 8003cfe:	d416      	bmi.n	8003d2e <HAL_ADC_Start+0xa2>
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003d00:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8003d02:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003d06:	6563      	str	r3, [r4, #84]	@ 0x54
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8003d08:	68cb      	ldr	r3, [r1, #12]
 8003d0a:	019b      	lsls	r3, r3, #6
 8003d0c:	d505      	bpl.n	8003d1a <HAL_ADC_Start+0x8e>
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003d0e:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8003d10:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003d14:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003d18:	6563      	str	r3, [r4, #84]	@ 0x54
}
 8003d1a:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_LOCK(hadc);
 8003d1c:	2002      	movs	r0, #2
}
 8003d1e:	bd70      	pop	{r4, r5, r6, pc}
      __HAL_UNLOCK(hadc);
 8003d20:	f884 5050 	strb.w	r5, [r4, #80]	@ 0x50
}
 8003d24:	bd70      	pop	{r4, r5, r6, pc}
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003d26:	490e      	ldr	r1, [pc, #56]	@ (8003d60 <HAL_ADC_Start+0xd4>)
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003d28:	2e00      	cmp	r6, #0
 8003d2a:	d1d4      	bne.n	8003cd6 <HAL_ADC_Start+0x4a>
 8003d2c:	e7cf      	b.n	8003cce <HAL_ADC_Start+0x42>
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8003d2e:	68da      	ldr	r2, [r3, #12]
 8003d30:	0192      	lsls	r2, r2, #6
 8003d32:	d505      	bpl.n	8003d40 <HAL_ADC_Start+0xb4>
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003d34:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8003d36:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 8003d3a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003d3e:	6562      	str	r2, [r4, #84]	@ 0x54
  MODIFY_REG(ADCx->CR,
 8003d40:	6899      	ldr	r1, [r3, #8]
 8003d42:	4a08      	ldr	r2, [pc, #32]	@ (8003d64 <HAL_ADC_Start+0xd8>)
 8003d44:	400a      	ands	r2, r1
 8003d46:	f042 0204 	orr.w	r2, r2, #4
 8003d4a:	609a      	str	r2, [r3, #8]
}
 8003d4c:	bd70      	pop	{r4, r5, r6, pc}
        ADC_CLEAR_ERRORCODE(hadc);
 8003d4e:	65a2      	str	r2, [r4, #88]	@ 0x58
 8003d50:	e7c9      	b.n	8003ce6 <HAL_ADC_Start+0x5a>
 8003d52:	bf00      	nop
 8003d54:	40022300 	.word	0x40022300
 8003d58:	fffff0fe 	.word	0xfffff0fe
 8003d5c:	40022100 	.word	0x40022100
 8003d60:	40022000 	.word	0x40022000
 8003d64:	7fffffc0 	.word	0x7fffffc0

08003d68 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8003d68:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003d6a:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8003d6c:	689a      	ldr	r2, [r3, #8]
 8003d6e:	0795      	lsls	r5, r2, #30
 8003d70:	d502      	bpl.n	8003d78 <ADC_Disable+0x10>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003d72:	689b      	ldr	r3, [r3, #8]
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003d74:	2000      	movs	r0, #0
}
 8003d76:	bd38      	pop	{r3, r4, r5, pc}
 8003d78:	689a      	ldr	r2, [r3, #8]
 8003d7a:	07d4      	lsls	r4, r2, #31
 8003d7c:	d5fa      	bpl.n	8003d74 <ADC_Disable+0xc>
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8003d7e:	689a      	ldr	r2, [r3, #8]
 8003d80:	4604      	mov	r4, r0
 8003d82:	f002 020d 	and.w	r2, r2, #13
 8003d86:	2a01      	cmp	r2, #1
 8003d88:	d009      	beq.n	8003d9e <ADC_Disable+0x36>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003d8a:	6d63      	ldr	r3, [r4, #84]	@ 0x54
      return HAL_ERROR;
 8003d8c:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003d8e:	f043 0310 	orr.w	r3, r3, #16
 8003d92:	6563      	str	r3, [r4, #84]	@ 0x54
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003d94:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003d96:	f043 0301 	orr.w	r3, r3, #1
 8003d9a:	65a3      	str	r3, [r4, #88]	@ 0x58
}
 8003d9c:	bd38      	pop	{r3, r4, r5, pc}
  MODIFY_REG(ADCx->CR,
 8003d9e:	6898      	ldr	r0, [r3, #8]
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8003da0:	2103      	movs	r1, #3
 8003da2:	4a0d      	ldr	r2, [pc, #52]	@ (8003dd8 <ADC_Disable+0x70>)
 8003da4:	4002      	ands	r2, r0
 8003da6:	f042 0202 	orr.w	r2, r2, #2
 8003daa:	609a      	str	r2, [r3, #8]
 8003dac:	6019      	str	r1, [r3, #0]
    tickstart = HAL_GetTick();
 8003dae:	f7ff fb9b 	bl	80034e8 <HAL_GetTick>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003db2:	6823      	ldr	r3, [r4, #0]
    tickstart = HAL_GetTick();
 8003db4:	4605      	mov	r5, r0
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003db6:	689b      	ldr	r3, [r3, #8]
 8003db8:	07d9      	lsls	r1, r3, #31
 8003dba:	d403      	bmi.n	8003dc4 <ADC_Disable+0x5c>
 8003dbc:	e7da      	b.n	8003d74 <ADC_Disable+0xc>
 8003dbe:	689b      	ldr	r3, [r3, #8]
 8003dc0:	07db      	lsls	r3, r3, #31
 8003dc2:	d5d7      	bpl.n	8003d74 <ADC_Disable+0xc>
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003dc4:	f7ff fb90 	bl	80034e8 <HAL_GetTick>
 8003dc8:	1b40      	subs	r0, r0, r5
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003dca:	6823      	ldr	r3, [r4, #0]
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003dcc:	2802      	cmp	r0, #2
 8003dce:	d9f6      	bls.n	8003dbe <ADC_Disable+0x56>
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003dd0:	689a      	ldr	r2, [r3, #8]
 8003dd2:	07d2      	lsls	r2, r2, #31
 8003dd4:	d5f3      	bpl.n	8003dbe <ADC_Disable+0x56>
 8003dd6:	e7d8      	b.n	8003d8a <ADC_Disable+0x22>
 8003dd8:	7fffffc0 	.word	0x7fffffc0

08003ddc <HAL_ADC_DeInit>:
{
 8003ddc:	b538      	push	{r3, r4, r5, lr}
  if (hadc == NULL)
 8003dde:	2800      	cmp	r0, #0
 8003de0:	f000 80a6 	beq.w	8003f30 <HAL_ADC_DeInit+0x154>
  SET_BIT(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL);
 8003de4:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 8003de6:	4604      	mov	r4, r0
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8003de8:	2103      	movs	r1, #3
  SET_BIT(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL);
 8003dea:	f043 0302 	orr.w	r3, r3, #2
 8003dee:	6543      	str	r3, [r0, #84]	@ 0x54
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8003df0:	f7ff fe88 	bl	8003b04 <ADC_ConversionStop>
  SET_BIT(hadc->Instance->CFGR, ADC_CFGR_JQM);
 8003df4:	6823      	ldr	r3, [r4, #0]
  if (tmp_hal_status == HAL_OK)
 8003df6:	4605      	mov	r5, r0
  SET_BIT(hadc->Instance->CFGR, ADC_CFGR_JQM);
 8003df8:	68da      	ldr	r2, [r3, #12]
 8003dfa:	f442 1200 	orr.w	r2, r2, #2097152	@ 0x200000
 8003dfe:	60da      	str	r2, [r3, #12]
  if (tmp_hal_status == HAL_OK)
 8003e00:	2800      	cmp	r0, #0
 8003e02:	f000 808c 	beq.w	8003f1e <HAL_ADC_DeInit+0x142>
  __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_AWD3  | ADC_IT_AWD2 | ADC_IT_AWD1 |
 8003e06:	6859      	ldr	r1, [r3, #4]
 8003e08:	4a4c      	ldr	r2, [pc, #304]	@ (8003f3c <HAL_ADC_DeInit+0x160>)
 8003e0a:	400a      	ands	r2, r1
  __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_AWD3  | ADC_FLAG_AWD2 | ADC_FLAG_AWD1 |
 8003e0c:	f240 71ff 	movw	r1, #2047	@ 0x7ff
  __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_AWD3  | ADC_IT_AWD2 | ADC_IT_AWD1 |
 8003e10:	605a      	str	r2, [r3, #4]
  __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_AWD3  | ADC_FLAG_AWD2 | ADC_FLAG_AWD1 |
 8003e12:	6019      	str	r1, [r3, #0]
  CLEAR_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN | ADC_CR_ADCALDIF);
 8003e14:	689a      	ldr	r2, [r3, #8]
  CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSM  | ADC_CFGR2_TROVS   | ADC_CFGR2_OVSS |
 8003e16:	494a      	ldr	r1, [pc, #296]	@ (8003f40 <HAL_ADC_DeInit+0x164>)
  CLEAR_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN | ADC_CR_ADCALDIF);
 8003e18:	f022 42a0 	bic.w	r2, r2, #1342177280	@ 0x50000000
 8003e1c:	609a      	str	r2, [r3, #8]
  SET_BIT(hadc->Instance->CR, ADC_CR_DEEPPWD);
 8003e1e:	689a      	ldr	r2, [r3, #8]
 8003e20:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 8003e24:	609a      	str	r2, [r3, #8]
  CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AWD1CH  | ADC_CFGR_JAUTO   | ADC_CFGR_JAWD1EN |
 8003e26:	68da      	ldr	r2, [r3, #12]
 8003e28:	f002 2280 	and.w	r2, r2, #2147516416	@ 0x80008000
 8003e2c:	60da      	str	r2, [r3, #12]
  SET_BIT(hadc->Instance->CFGR, ADC_CFGR_JQDIS);
 8003e2e:	68da      	ldr	r2, [r3, #12]
 8003e30:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8003e34:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSM  | ADC_CFGR2_TROVS   | ADC_CFGR2_OVSS |
 8003e36:	691a      	ldr	r2, [r3, #16]
 8003e38:	4011      	ands	r1, r2
  CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_SQ4 | ADC_SQR1_SQ3 | ADC_SQR1_SQ2 |
 8003e3a:	4a42      	ldr	r2, [pc, #264]	@ (8003f44 <HAL_ADC_DeInit+0x168>)
  CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSM  | ADC_CFGR2_TROVS   | ADC_CFGR2_OVSS |
 8003e3c:	6119      	str	r1, [r3, #16]
  CLEAR_BIT(hadc->Instance->SMPR1, ADC_SMPR1_FIELDS);
 8003e3e:	6959      	ldr	r1, [r3, #20]
 8003e40:	f001 4140 	and.w	r1, r1, #3221225472	@ 0xc0000000
 8003e44:	6159      	str	r1, [r3, #20]
  CLEAR_BIT(hadc->Instance->SMPR2, ADC_SMPR2_SMP18 | ADC_SMPR2_SMP17 | ADC_SMPR2_SMP16 |
 8003e46:	6999      	ldr	r1, [r3, #24]
 8003e48:	f001 4178 	and.w	r1, r1, #4160749568	@ 0xf8000000
 8003e4c:	6199      	str	r1, [r3, #24]
  CLEAR_BIT(hadc->Instance->LTR1, ADC_LTR_LT);
 8003e4e:	6a19      	ldr	r1, [r3, #32]
 8003e50:	f001 417c 	and.w	r1, r1, #4227858432	@ 0xfc000000
 8003e54:	6219      	str	r1, [r3, #32]
  CLEAR_BIT(hadc->Instance->HTR1, ADC_HTR_HT);
 8003e56:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8003e58:	f001 417c 	and.w	r1, r1, #4227858432	@ 0xfc000000
 8003e5c:	6259      	str	r1, [r3, #36]	@ 0x24
  CLEAR_BIT(hadc->Instance->LTR2, ADC_LTR_LT);
 8003e5e:	f8d3 10b0 	ldr.w	r1, [r3, #176]	@ 0xb0
 8003e62:	f001 417c 	and.w	r1, r1, #4227858432	@ 0xfc000000
 8003e66:	f8c3 10b0 	str.w	r1, [r3, #176]	@ 0xb0
  CLEAR_BIT(hadc->Instance->HTR2, ADC_HTR_HT);
 8003e6a:	f8d3 10b4 	ldr.w	r1, [r3, #180]	@ 0xb4
 8003e6e:	f001 417c 	and.w	r1, r1, #4227858432	@ 0xfc000000
 8003e72:	f8c3 10b4 	str.w	r1, [r3, #180]	@ 0xb4
  CLEAR_BIT(hadc->Instance->LTR3, ADC_LTR_LT);
 8003e76:	f8d3 10b8 	ldr.w	r1, [r3, #184]	@ 0xb8
 8003e7a:	f001 417c 	and.w	r1, r1, #4227858432	@ 0xfc000000
 8003e7e:	f8c3 10b8 	str.w	r1, [r3, #184]	@ 0xb8
  CLEAR_BIT(hadc->Instance->HTR3, ADC_HTR_HT);
 8003e82:	f8d3 10bc 	ldr.w	r1, [r3, #188]	@ 0xbc
 8003e86:	f001 417c 	and.w	r1, r1, #4227858432	@ 0xfc000000
 8003e8a:	f8c3 10bc 	str.w	r1, [r3, #188]	@ 0xbc
  CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_SQ4 | ADC_SQR1_SQ3 | ADC_SQR1_SQ2 |
 8003e8e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003e90:	400a      	ands	r2, r1
  CLEAR_BIT(hadc->Instance->SQR2, ADC_SQR2_SQ9 | ADC_SQR2_SQ8 | ADC_SQR2_SQ7 |
 8003e92:	492d      	ldr	r1, [pc, #180]	@ (8003f48 <HAL_ADC_DeInit+0x16c>)
  CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_SQ4 | ADC_SQR1_SQ3 | ADC_SQR1_SQ2 |
 8003e94:	631a      	str	r2, [r3, #48]	@ 0x30
  CLEAR_BIT(hadc->Instance->SQR2, ADC_SQR2_SQ9 | ADC_SQR2_SQ8 | ADC_SQR2_SQ7 |
 8003e96:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003e98:	400a      	ands	r2, r1
 8003e9a:	635a      	str	r2, [r3, #52]	@ 0x34
  CLEAR_BIT(hadc->Instance->SQR3, ADC_SQR3_SQ14 | ADC_SQR3_SQ13 | ADC_SQR3_SQ12 |
 8003e9c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003e9e:	400a      	ands	r2, r1
  CLEAR_BIT(hadc->Instance->SQR4, ADC_SQR4_SQ16 | ADC_SQR4_SQ15);
 8003ea0:	492a      	ldr	r1, [pc, #168]	@ (8003f4c <HAL_ADC_DeInit+0x170>)
  CLEAR_BIT(hadc->Instance->SQR3, ADC_SQR3_SQ14 | ADC_SQR3_SQ13 | ADC_SQR3_SQ12 |
 8003ea2:	639a      	str	r2, [r3, #56]	@ 0x38
  CLEAR_BIT(hadc->Instance->SQR4, ADC_SQR4_SQ16 | ADC_SQR4_SQ15);
 8003ea4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003ea6:	4011      	ands	r1, r2
  CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1);
 8003ea8:	2200      	movs	r2, #0
  CLEAR_BIT(hadc->Instance->SQR4, ADC_SQR4_SQ16 | ADC_SQR4_SQ15);
 8003eaa:	63d9      	str	r1, [r3, #60]	@ 0x3c
  CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1);
 8003eac:	6e19      	ldr	r1, [r3, #96]	@ 0x60
 8003eae:	661a      	str	r2, [r3, #96]	@ 0x60
  CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE | ADC_OFR2_OFFSET2_CH | ADC_OFR2_OFFSET2);
 8003eb0:	6e59      	ldr	r1, [r3, #100]	@ 0x64
 8003eb2:	665a      	str	r2, [r3, #100]	@ 0x64
  CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE | ADC_OFR3_OFFSET3_CH | ADC_OFR3_OFFSET3);
 8003eb4:	6e99      	ldr	r1, [r3, #104]	@ 0x68
 8003eb6:	669a      	str	r2, [r3, #104]	@ 0x68
  CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE | ADC_OFR4_OFFSET4_CH | ADC_OFR4_OFFSET4);
 8003eb8:	6ed9      	ldr	r1, [r3, #108]	@ 0x6c
 8003eba:	66da      	str	r2, [r3, #108]	@ 0x6c
  CLEAR_BIT(hadc->Instance->AWD2CR, ADC_AWD2CR_AWD2CH);
 8003ebc:	4924      	ldr	r1, [pc, #144]	@ (8003f50 <HAL_ADC_DeInit+0x174>)
 8003ebe:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8003ec2:	400a      	ands	r2, r1
 8003ec4:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  CLEAR_BIT(hadc->Instance->AWD3CR, ADC_AWD3CR_AWD3CH);
 8003ec8:	f8d3 20a4 	ldr.w	r2, [r3, #164]	@ 0xa4
 8003ecc:	400a      	ands	r2, r1
 8003ece:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_DIFSEL);
 8003ed2:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8003ed6:	400a      	ands	r2, r1
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003ed8:	491e      	ldr	r1, [pc, #120]	@ (8003f54 <HAL_ADC_DeInit+0x178>)
 8003eda:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  CLEAR_BIT(hadc->Instance->CALFACT, ADC_CALFACT_CALFACT_D | ADC_CALFACT_CALFACT_S);
 8003ede:	f8d3 20c4 	ldr.w	r2, [r3, #196]	@ 0xc4
 8003ee2:	f002 22f8 	and.w	r2, r2, #4160813056	@ 0xf800f800
 8003ee6:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
 8003eea:	688b      	ldr	r3, [r1, #8]
 8003eec:	f013 0f01 	tst.w	r3, #1
 8003ef0:	4b19      	ldr	r3, [pc, #100]	@ (8003f58 <HAL_ADC_DeInit+0x17c>)
 8003ef2:	689b      	ldr	r3, [r3, #8]
 8003ef4:	d008      	beq.n	8003f08 <HAL_ADC_DeInit+0x12c>
  ADC_CLEAR_ERRORCODE(hadc);
 8003ef6:	2300      	movs	r3, #0
}
 8003ef8:	4628      	mov	r0, r5
  ADC_CLEAR_ERRORCODE(hadc);
 8003efa:	65a3      	str	r3, [r4, #88]	@ 0x58
  __HAL_UNLOCK(hadc);
 8003efc:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
  hadc->State = HAL_ADC_STATE_RESET;
 8003f00:	6563      	str	r3, [r4, #84]	@ 0x54
  hadc->InjectionConfig.ContextQueue = 0;
 8003f02:	e9c4 3317 	strd	r3, r3, [r4, #92]	@ 0x5c
}
 8003f06:	bd38      	pop	{r3, r4, r5, pc}
 8003f08:	07db      	lsls	r3, r3, #31
 8003f0a:	d4f4      	bmi.n	8003ef6 <HAL_ADC_DeInit+0x11a>
    ADC_CLEAR_COMMON_CONTROL_REGISTER(hadc);
 8003f0c:	4a13      	ldr	r2, [pc, #76]	@ (8003f5c <HAL_ADC_DeInit+0x180>)
    HAL_ADC_MspDeInit(hadc);
 8003f0e:	4620      	mov	r0, r4
    ADC_CLEAR_COMMON_CONTROL_REGISTER(hadc);
 8003f10:	4b13      	ldr	r3, [pc, #76]	@ (8003f60 <HAL_ADC_DeInit+0x184>)
 8003f12:	6891      	ldr	r1, [r2, #8]
 8003f14:	400b      	ands	r3, r1
 8003f16:	6093      	str	r3, [r2, #8]
    HAL_ADC_MspDeInit(hadc);
 8003f18:	f7ff f984 	bl	8003224 <HAL_ADC_MspDeInit>
 8003f1c:	e7eb      	b.n	8003ef6 <HAL_ADC_DeInit+0x11a>
    tmp_hal_status = ADC_Disable(hadc);
 8003f1e:	4620      	mov	r0, r4
 8003f20:	f7ff ff22 	bl	8003d68 <ADC_Disable>
    if (tmp_hal_status == HAL_OK)
 8003f24:	4605      	mov	r5, r0
 8003f26:	b930      	cbnz	r0, 8003f36 <HAL_ADC_DeInit+0x15a>
      hadc->State = HAL_ADC_STATE_READY;
 8003f28:	2201      	movs	r2, #1
  __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_AWD3  | ADC_IT_AWD2 | ADC_IT_AWD1 |
 8003f2a:	6823      	ldr	r3, [r4, #0]
      hadc->State = HAL_ADC_STATE_READY;
 8003f2c:	6562      	str	r2, [r4, #84]	@ 0x54
 8003f2e:	e76a      	b.n	8003e06 <HAL_ADC_DeInit+0x2a>
    return HAL_ERROR;
 8003f30:	2501      	movs	r5, #1
}
 8003f32:	4628      	mov	r0, r5
 8003f34:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_AWD3  | ADC_IT_AWD2 | ADC_IT_AWD1 |
 8003f36:	6823      	ldr	r3, [r4, #0]
 8003f38:	e765      	b.n	8003e06 <HAL_ADC_DeInit+0x2a>
 8003f3a:	bf00      	nop
 8003f3c:	fffff800 	.word	0xfffff800
 8003f40:	fc00f81c 	.word	0xfc00f81c
 8003f44:	e0820830 	.word	0xe0820830
 8003f48:	e0820820 	.word	0xe0820820
 8003f4c:	fffff820 	.word	0xfffff820
 8003f50:	fff00000 	.word	0xfff00000
 8003f54:	40022000 	.word	0x40022000
 8003f58:	40022100 	.word	0x40022100
 8003f5c:	40022300 	.word	0x40022300
 8003f60:	fe0030e0 	.word	0xfe0030e0

08003f64 <HAL_ADC_Stop>:
  __HAL_LOCK(hadc);
 8003f64:	f890 3050 	ldrb.w	r3, [r0, #80]	@ 0x50
 8003f68:	2b01      	cmp	r3, #1
 8003f6a:	d01b      	beq.n	8003fa4 <HAL_ADC_Stop+0x40>
 8003f6c:	2301      	movs	r3, #1
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8003f6e:	2103      	movs	r1, #3
{
 8003f70:	b510      	push	{r4, lr}
  __HAL_LOCK(hadc);
 8003f72:	f880 3050 	strb.w	r3, [r0, #80]	@ 0x50
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8003f76:	4604      	mov	r4, r0
 8003f78:	f7ff fdc4 	bl	8003b04 <ADC_ConversionStop>
  if (tmp_hal_status == HAL_OK)
 8003f7c:	b118      	cbz	r0, 8003f86 <HAL_ADC_Stop+0x22>
  __HAL_UNLOCK(hadc);
 8003f7e:	2300      	movs	r3, #0
 8003f80:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
}
 8003f84:	bd10      	pop	{r4, pc}
    tmp_hal_status = ADC_Disable(hadc);
 8003f86:	4620      	mov	r0, r4
 8003f88:	f7ff feee 	bl	8003d68 <ADC_Disable>
    if (tmp_hal_status == HAL_OK)
 8003f8c:	2800      	cmp	r0, #0
 8003f8e:	d1f6      	bne.n	8003f7e <HAL_ADC_Stop+0x1a>
      ADC_STATE_CLR_SET(hadc->State,
 8003f90:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8003f92:	4b05      	ldr	r3, [pc, #20]	@ (8003fa8 <HAL_ADC_Stop+0x44>)
 8003f94:	4013      	ands	r3, r2
 8003f96:	f043 0301 	orr.w	r3, r3, #1
 8003f9a:	6563      	str	r3, [r4, #84]	@ 0x54
  __HAL_UNLOCK(hadc);
 8003f9c:	2300      	movs	r3, #0
 8003f9e:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
}
 8003fa2:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hadc);
 8003fa4:	2002      	movs	r0, #2
}
 8003fa6:	4770      	bx	lr
 8003fa8:	ffffeefe 	.word	0xffffeefe

08003fac <ADC_ConfigureBoostMode>:
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8003fac:	4b44      	ldr	r3, [pc, #272]	@ (80040c0 <ADC_ConfigureBoostMode+0x114>)
 8003fae:	689b      	ldr	r3, [r3, #8]
 8003fb0:	f413 3f40 	tst.w	r3, #196608	@ 0x30000
{
 8003fb4:	b510      	push	{r4, lr}
 8003fb6:	4604      	mov	r4, r0
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8003fb8:	d01b      	beq.n	8003ff2 <ADC_ConfigureBoostMode+0x46>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8003fba:	f005 fbb3 	bl	8009724 <HAL_RCC_GetHCLKFreq>
    switch (hadc->Init.ClockPrescaler)
 8003fbe:	6862      	ldr	r2, [r4, #4]
    freq = HAL_RCC_GetHCLKFreq();
 8003fc0:	4603      	mov	r3, r0
    switch (hadc->Init.ClockPrescaler)
 8003fc2:	f5b2 3f00 	cmp.w	r2, #131072	@ 0x20000
 8003fc6:	d070      	beq.n	80040aa <ADC_ConfigureBoostMode+0xfe>
 8003fc8:	f5b2 3f40 	cmp.w	r2, #196608	@ 0x30000
 8003fcc:	d055      	beq.n	800407a <ADC_ConfigureBoostMode+0xce>
 8003fce:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
 8003fd2:	d06a      	beq.n	80040aa <ADC_ConfigureBoostMode+0xfe>
    }
  }

#if defined(ADC_VER_V5_3) || defined(ADC_VER_V5_V90)
  freq /= 2U;
  if (freq <= 6250000UL)
 8003fd4:	4a3b      	ldr	r2, [pc, #236]	@ (80040c4 <ADC_ConfigureBoostMode+0x118>)
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
  }
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8003fd6:	6821      	ldr	r1, [r4, #0]
  if (freq <= 6250000UL)
 8003fd8:	4293      	cmp	r3, r2
 8003fda:	d920      	bls.n	800401e <ADC_ConfigureBoostMode+0x72>
  else if (freq <= 12500000UL)
 8003fdc:	4a3a      	ldr	r2, [pc, #232]	@ (80040c8 <ADC_ConfigureBoostMode+0x11c>)
 8003fde:	4293      	cmp	r3, r2
 8003fe0:	d944      	bls.n	800406c <ADC_ConfigureBoostMode+0xc0>
  else if (freq <= 25000000UL)
 8003fe2:	4a3a      	ldr	r2, [pc, #232]	@ (80040cc <ADC_ConfigureBoostMode+0x120>)
 8003fe4:	4293      	cmp	r3, r2
 8003fe6:	d957      	bls.n	8004098 <ADC_ConfigureBoostMode+0xec>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8003fe8:	688b      	ldr	r3, [r1, #8]
 8003fea:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8003fee:	608b      	str	r3, [r1, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8003ff0:	bd10      	pop	{r4, pc}
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8003ff2:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8003ff6:	2100      	movs	r1, #0
 8003ff8:	f006 fde6 	bl	800abc8 <HAL_RCCEx_GetPeriphCLKFreq>
    switch (hadc->Init.ClockPrescaler)
 8003ffc:	6862      	ldr	r2, [r4, #4]
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8003ffe:	4603      	mov	r3, r0
    switch (hadc->Init.ClockPrescaler)
 8004000:	f5b2 1f10 	cmp.w	r2, #2359296	@ 0x240000
 8004004:	d059      	beq.n	80040ba <ADC_ConfigureBoostMode+0x10e>
 8004006:	d90f      	bls.n	8004028 <ADC_ConfigureBoostMode+0x7c>
 8004008:	f5b2 1f20 	cmp.w	r2, #2621440	@ 0x280000
 800400c:	d03b      	beq.n	8004086 <ADC_ConfigureBoostMode+0xda>
 800400e:	f5b2 1f30 	cmp.w	r2, #2883584	@ 0x2c0000
 8004012:	d1df      	bne.n	8003fd4 <ADC_ConfigureBoostMode+0x28>
  if (freq <= 6250000UL)
 8004014:	4a2b      	ldr	r2, [pc, #172]	@ (80040c4 <ADC_ConfigureBoostMode+0x118>)
 8004016:	ebb2 2f10 	cmp.w	r2, r0, lsr #8
 800401a:	d326      	bcc.n	800406a <ADC_ConfigureBoostMode+0xbe>
 800401c:	6821      	ldr	r1, [r4, #0]
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 800401e:	688b      	ldr	r3, [r1, #8]
 8004020:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004024:	608b      	str	r3, [r1, #8]
}
 8004026:	bd10      	pop	{r4, pc}
    switch (hadc->Init.ClockPrescaler)
 8004028:	f5b2 1fe0 	cmp.w	r2, #1835008	@ 0x1c0000
 800402c:	d03b      	beq.n	80040a6 <ADC_ConfigureBoostMode+0xfa>
 800402e:	d904      	bls.n	800403a <ADC_ConfigureBoostMode+0x8e>
 8004030:	f5b2 1f00 	cmp.w	r2, #2097152	@ 0x200000
 8004034:	d1ce      	bne.n	8003fd4 <ADC_ConfigureBoostMode+0x28>
        freq /= 32UL;
 8004036:	0943      	lsrs	r3, r0, #5
        break;
 8004038:	e7cc      	b.n	8003fd4 <ADC_ConfigureBoostMode+0x28>
    switch (hadc->Init.ClockPrescaler)
 800403a:	f5b2 1f80 	cmp.w	r2, #1048576	@ 0x100000
 800403e:	d006      	beq.n	800404e <ADC_ConfigureBoostMode+0xa2>
 8004040:	d90a      	bls.n	8004058 <ADC_ConfigureBoostMode+0xac>
 8004042:	f5b2 1fa0 	cmp.w	r2, #1310720	@ 0x140000
 8004046:	d002      	beq.n	800404e <ADC_ConfigureBoostMode+0xa2>
 8004048:	f5b2 1fc0 	cmp.w	r2, #1572864	@ 0x180000
 800404c:	d1c2      	bne.n	8003fd4 <ADC_ConfigureBoostMode+0x28>
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 800404e:	0c92      	lsrs	r2, r2, #18
 8004050:	0052      	lsls	r2, r2, #1
 8004052:	fbb3 f3f2 	udiv	r3, r3, r2
        break;
 8004056:	e7bd      	b.n	8003fd4 <ADC_ConfigureBoostMode+0x28>
    switch (hadc->Init.ClockPrescaler)
 8004058:	f5b2 2f00 	cmp.w	r2, #524288	@ 0x80000
 800405c:	d0f7      	beq.n	800404e <ADC_ConfigureBoostMode+0xa2>
 800405e:	f422 2100 	bic.w	r1, r2, #524288	@ 0x80000
 8004062:	f5b1 2f80 	cmp.w	r1, #262144	@ 0x40000
 8004066:	d0f2      	beq.n	800404e <ADC_ConfigureBoostMode+0xa2>
 8004068:	e7b4      	b.n	8003fd4 <ADC_ConfigureBoostMode+0x28>
 800406a:	6821      	ldr	r1, [r4, #0]
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 800406c:	688b      	ldr	r3, [r1, #8]
 800406e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004072:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004076:	608b      	str	r3, [r1, #8]
}
 8004078:	bd10      	pop	{r4, pc}
        freq /= 4UL;
 800407a:	0883      	lsrs	r3, r0, #2
  if (freq <= 6250000UL)
 800407c:	4a11      	ldr	r2, [pc, #68]	@ (80040c4 <ADC_ConfigureBoostMode+0x118>)
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 800407e:	6821      	ldr	r1, [r4, #0]
  if (freq <= 6250000UL)
 8004080:	4293      	cmp	r3, r2
 8004082:	d9cc      	bls.n	800401e <ADC_ConfigureBoostMode+0x72>
 8004084:	e7aa      	b.n	8003fdc <ADC_ConfigureBoostMode+0x30>
 8004086:	4a0f      	ldr	r2, [pc, #60]	@ (80040c4 <ADC_ConfigureBoostMode+0x118>)
        freq /= 128UL;
 8004088:	09c1      	lsrs	r1, r0, #7
  if (freq <= 6250000UL)
 800408a:	ebb2 1fd0 	cmp.w	r2, r0, lsr #7
 800408e:	d2c5      	bcs.n	800401c <ADC_ConfigureBoostMode+0x70>
  else if (freq <= 12500000UL)
 8004090:	4b0d      	ldr	r3, [pc, #52]	@ (80040c8 <ADC_ConfigureBoostMode+0x11c>)
 8004092:	4299      	cmp	r1, r3
 8004094:	d9e9      	bls.n	800406a <ADC_ConfigureBoostMode+0xbe>
 8004096:	6821      	ldr	r1, [r4, #0]
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8004098:	688b      	ldr	r3, [r1, #8]
 800409a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800409e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80040a2:	608b      	str	r3, [r1, #8]
}
 80040a4:	bd10      	pop	{r4, pc}
        freq /= 16UL;
 80040a6:	0903      	lsrs	r3, r0, #4
        break;
 80040a8:	e794      	b.n	8003fd4 <ADC_ConfigureBoostMode+0x28>
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 80040aa:	0c12      	lsrs	r2, r2, #16
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 80040ac:	6821      	ldr	r1, [r4, #0]
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 80040ae:	fbb3 f3f2 	udiv	r3, r3, r2
  if (freq <= 6250000UL)
 80040b2:	4a04      	ldr	r2, [pc, #16]	@ (80040c4 <ADC_ConfigureBoostMode+0x118>)
 80040b4:	4293      	cmp	r3, r2
 80040b6:	d9b2      	bls.n	800401e <ADC_ConfigureBoostMode+0x72>
 80040b8:	e790      	b.n	8003fdc <ADC_ConfigureBoostMode+0x30>
        freq /= 64UL;
 80040ba:	0983      	lsrs	r3, r0, #6
        break;
 80040bc:	e78a      	b.n	8003fd4 <ADC_ConfigureBoostMode+0x28>
 80040be:	bf00      	nop
 80040c0:	40022300 	.word	0x40022300
 80040c4:	00bebc21 	.word	0x00bebc21
 80040c8:	017d7841 	.word	0x017d7841
 80040cc:	02faf081 	.word	0x02faf081

080040d0 <HAL_ADC_Init>:
{
 80040d0:	b570      	push	{r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0UL;
 80040d2:	2300      	movs	r3, #0
{
 80040d4:	b082      	sub	sp, #8
  __IO uint32_t wait_loop_index = 0UL;
 80040d6:	9301      	str	r3, [sp, #4]
  if (hadc == NULL)
 80040d8:	2800      	cmp	r0, #0
 80040da:	f000 8098 	beq.w	800420e <HAL_ADC_Init+0x13e>
  if (hadc->State == HAL_ADC_STATE_RESET)
 80040de:	6d45      	ldr	r5, [r0, #84]	@ 0x54
 80040e0:	4604      	mov	r4, r0
 80040e2:	2d00      	cmp	r5, #0
 80040e4:	f000 8099 	beq.w	800421a <HAL_ADC_Init+0x14a>
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80040e8:	6822      	ldr	r2, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80040ea:	6893      	ldr	r3, [r2, #8]
 80040ec:	0098      	lsls	r0, r3, #2
 80040ee:	d503      	bpl.n	80040f8 <HAL_ADC_Init+0x28>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80040f0:	6891      	ldr	r1, [r2, #8]
 80040f2:	4b60      	ldr	r3, [pc, #384]	@ (8004274 <HAL_ADC_Init+0x1a4>)
 80040f4:	400b      	ands	r3, r1
 80040f6:	6093      	str	r3, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80040f8:	6893      	ldr	r3, [r2, #8]
 80040fa:	00d9      	lsls	r1, r3, #3
 80040fc:	d416      	bmi.n	800412c <HAL_ADC_Init+0x5c>
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80040fe:	4b5e      	ldr	r3, [pc, #376]	@ (8004278 <HAL_ADC_Init+0x1a8>)
 8004100:	495e      	ldr	r1, [pc, #376]	@ (800427c <HAL_ADC_Init+0x1ac>)
 8004102:	681b      	ldr	r3, [r3, #0]
  MODIFY_REG(ADCx->CR,
 8004104:	6890      	ldr	r0, [r2, #8]
 8004106:	099b      	lsrs	r3, r3, #6
 8004108:	fba1 1303 	umull	r1, r3, r1, r3
 800410c:	495c      	ldr	r1, [pc, #368]	@ (8004280 <HAL_ADC_Init+0x1b0>)
 800410e:	099b      	lsrs	r3, r3, #6
 8004110:	4001      	ands	r1, r0
 8004112:	3301      	adds	r3, #1
 8004114:	f041 5180 	orr.w	r1, r1, #268435456	@ 0x10000000
 8004118:	6091      	str	r1, [r2, #8]
 800411a:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 800411c:	9b01      	ldr	r3, [sp, #4]
 800411e:	b12b      	cbz	r3, 800412c <HAL_ADC_Init+0x5c>
      wait_loop_index--;
 8004120:	9b01      	ldr	r3, [sp, #4]
 8004122:	3b01      	subs	r3, #1
 8004124:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8004126:	9b01      	ldr	r3, [sp, #4]
 8004128:	2b00      	cmp	r3, #0
 800412a:	d1f9      	bne.n	8004120 <HAL_ADC_Init+0x50>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800412c:	6893      	ldr	r3, [r2, #8]
 800412e:	00db      	lsls	r3, r3, #3
 8004130:	d471      	bmi.n	8004216 <HAL_ADC_Init+0x146>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004132:	6d63      	ldr	r3, [r4, #84]	@ 0x54
    tmp_hal_status = HAL_ERROR;
 8004134:	2501      	movs	r5, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004136:	f043 0310 	orr.w	r3, r3, #16
 800413a:	6563      	str	r3, [r4, #84]	@ 0x54
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800413c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800413e:	432b      	orrs	r3, r5
 8004140:	65a3      	str	r3, [r4, #88]	@ 0x58
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004142:	6893      	ldr	r3, [r2, #8]
 8004144:	f013 0f04 	tst.w	r3, #4
  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004148:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800414a:	d15c      	bne.n	8004206 <HAL_ADC_Init+0x136>
 800414c:	06de      	lsls	r6, r3, #27
 800414e:	d45a      	bmi.n	8004206 <HAL_ADC_Init+0x136>
    ADC_STATE_CLR_SET(hadc->State,
 8004150:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8004152:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8004156:	f043 0302 	orr.w	r3, r3, #2
 800415a:	6563      	str	r3, [r4, #84]	@ 0x54
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800415c:	6893      	ldr	r3, [r2, #8]
 800415e:	07d8      	lsls	r0, r3, #31
 8004160:	d408      	bmi.n	8004174 <HAL_ADC_Init+0xa4>
 8004162:	4b48      	ldr	r3, [pc, #288]	@ (8004284 <HAL_ADC_Init+0x1b4>)
 8004164:	689b      	ldr	r3, [r3, #8]
 8004166:	f013 0f01 	tst.w	r3, #1
 800416a:	4b47      	ldr	r3, [pc, #284]	@ (8004288 <HAL_ADC_Init+0x1b8>)
 800416c:	689b      	ldr	r3, [r3, #8]
 800416e:	d101      	bne.n	8004174 <HAL_ADC_Init+0xa4>
 8004170:	07d9      	lsls	r1, r3, #31
 8004172:	d565      	bpl.n	8004240 <HAL_ADC_Init+0x170>
                hadc->Init.Overrun                                                    |
 8004174:	68a0      	ldr	r0, [r4, #8]
 8004176:	6b23      	ldr	r3, [r4, #48]	@ 0x30
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8004178:	7f21      	ldrb	r1, [r4, #28]
                hadc->Init.Overrun                                                    |
 800417a:	4303      	orrs	r3, r0
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800417c:	7d60      	ldrb	r0, [r4, #21]
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800417e:	2901      	cmp	r1, #1
                hadc->Init.Overrun                                                    |
 8004180:	ea43 3340 	orr.w	r3, r3, r0, lsl #13
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004184:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004188:	d055      	beq.n	8004236 <HAL_ADC_Init+0x166>
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800418a:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 800418c:	b121      	cbz	r1, 8004198 <HAL_ADC_Init+0xc8>
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800418e:	f401 7178 	and.w	r1, r1, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8004192:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8004194:	4301      	orrs	r1, r0
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004196:	430b      	orrs	r3, r1
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8004198:	68d0      	ldr	r0, [r2, #12]
 800419a:	493c      	ldr	r1, [pc, #240]	@ (800428c <HAL_ADC_Init+0x1bc>)
 800419c:	4001      	ands	r1, r0
 800419e:	4319      	orrs	r1, r3
 80041a0:	60d1      	str	r1, [r2, #12]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80041a2:	6893      	ldr	r3, [r2, #8]
 80041a4:	f013 0f04 	tst.w	r3, #4
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80041a8:	6893      	ldr	r3, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80041aa:	d11c      	bne.n	80041e6 <HAL_ADC_Init+0x116>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80041ac:	071b      	lsls	r3, r3, #28
 80041ae:	d41a      	bmi.n	80041e6 <HAL_ADC_Init+0x116>
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80041b0:	68d0      	ldr	r0, [r2, #12]
 80041b2:	4b37      	ldr	r3, [pc, #220]	@ (8004290 <HAL_ADC_Init+0x1c0>)
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80041b4:	7d21      	ldrb	r1, [r4, #20]
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80041b6:	4003      	ands	r3, r0
 80041b8:	ea43 3381 	orr.w	r3, r3, r1, lsl #14
 80041bc:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80041be:	430b      	orrs	r3, r1
 80041c0:	60d3      	str	r3, [r2, #12]
      if (hadc->Init.OversamplingMode == ENABLE)
 80041c2:	f894 3038 	ldrb.w	r3, [r4, #56]	@ 0x38
 80041c6:	2b01      	cmp	r3, #1
 80041c8:	d042      	beq.n	8004250 <HAL_ADC_Init+0x180>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80041ca:	6913      	ldr	r3, [r2, #16]
 80041cc:	f023 0301 	bic.w	r3, r3, #1
 80041d0:	6113      	str	r3, [r2, #16]
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 80041d2:	6913      	ldr	r3, [r2, #16]
      ADC_ConfigureBoostMode(hadc);
 80041d4:	4620      	mov	r0, r4
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 80041d6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80041d8:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80041dc:	430b      	orrs	r3, r1
 80041de:	6113      	str	r3, [r2, #16]
      ADC_ConfigureBoostMode(hadc);
 80041e0:	f7ff fee4 	bl	8003fac <ADC_ConfigureBoostMode>
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80041e4:	6822      	ldr	r2, [r4, #0]
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80041e6:	68e3      	ldr	r3, [r4, #12]
 80041e8:	2b01      	cmp	r3, #1
 80041ea:	d01c      	beq.n	8004226 <HAL_ADC_Init+0x156>
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80041ec:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 80041ee:	f023 030f 	bic.w	r3, r3, #15
 80041f2:	6313      	str	r3, [r2, #48]	@ 0x30
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80041f4:	6d63      	ldr	r3, [r4, #84]	@ 0x54
}
 80041f6:	4628      	mov	r0, r5
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80041f8:	f023 0303 	bic.w	r3, r3, #3
 80041fc:	f043 0301 	orr.w	r3, r3, #1
 8004200:	6563      	str	r3, [r4, #84]	@ 0x54
}
 8004202:	b002      	add	sp, #8
 8004204:	bd70      	pop	{r4, r5, r6, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004206:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8004208:	f043 0310 	orr.w	r3, r3, #16
 800420c:	6563      	str	r3, [r4, #84]	@ 0x54
    return HAL_ERROR;
 800420e:	2501      	movs	r5, #1
}
 8004210:	4628      	mov	r0, r5
 8004212:	b002      	add	sp, #8
 8004214:	bd70      	pop	{r4, r5, r6, pc}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004216:	2500      	movs	r5, #0
 8004218:	e793      	b.n	8004142 <HAL_ADC_Init+0x72>
    HAL_ADC_MspInit(hadc);
 800421a:	f7fe ffa9 	bl	8003170 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 800421e:	65a5      	str	r5, [r4, #88]	@ 0x58
    hadc->Lock = HAL_UNLOCKED;
 8004220:	f884 5050 	strb.w	r5, [r4, #80]	@ 0x50
 8004224:	e760      	b.n	80040e8 <HAL_ADC_Init+0x18>
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8004226:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 8004228:	69a3      	ldr	r3, [r4, #24]
 800422a:	f021 010f 	bic.w	r1, r1, #15
 800422e:	3b01      	subs	r3, #1
 8004230:	430b      	orrs	r3, r1
 8004232:	6313      	str	r3, [r2, #48]	@ 0x30
 8004234:	e7de      	b.n	80041f4 <HAL_ADC_Init+0x124>
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8004236:	6a21      	ldr	r1, [r4, #32]
 8004238:	3901      	subs	r1, #1
 800423a:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
 800423e:	e7a4      	b.n	800418a <HAL_ADC_Init+0xba>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8004240:	4914      	ldr	r1, [pc, #80]	@ (8004294 <HAL_ADC_Init+0x1c4>)
 8004242:	6860      	ldr	r0, [r4, #4]
 8004244:	688b      	ldr	r3, [r1, #8]
 8004246:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
 800424a:	4303      	orrs	r3, r0
 800424c:	608b      	str	r3, [r1, #8]
}
 800424e:	e791      	b.n	8004174 <HAL_ADC_Init+0xa4>
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8004250:	e9d4 130f 	ldrd	r1, r3, [r4, #60]	@ 0x3c
 8004254:	6c66      	ldr	r6, [r4, #68]	@ 0x44
 8004256:	3901      	subs	r1, #1
 8004258:	6910      	ldr	r0, [r2, #16]
 800425a:	4333      	orrs	r3, r6
 800425c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8004260:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8004262:	430b      	orrs	r3, r1
 8004264:	490c      	ldr	r1, [pc, #48]	@ (8004298 <HAL_ADC_Init+0x1c8>)
 8004266:	4001      	ands	r1, r0
 8004268:	430b      	orrs	r3, r1
 800426a:	f043 0301 	orr.w	r3, r3, #1
 800426e:	6113      	str	r3, [r2, #16]
 8004270:	e7af      	b.n	80041d2 <HAL_ADC_Init+0x102>
 8004272:	bf00      	nop
 8004274:	5fffffc0 	.word	0x5fffffc0
 8004278:	2400000c 	.word	0x2400000c
 800427c:	053e2d63 	.word	0x053e2d63
 8004280:	6fffffc0 	.word	0x6fffffc0
 8004284:	40022000 	.word	0x40022000
 8004288:	40022100 	.word	0x40022100
 800428c:	fff0c003 	.word	0xfff0c003
 8004290:	ffffbffc 	.word	0xffffbffc
 8004294:	40022300 	.word	0x40022300
 8004298:	fc00f81e 	.word	0xfc00f81e

0800429c <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t CalibrationMode, uint32_t SingleDiff)
{
 800429c:	b5f0      	push	{r4, r5, r6, r7, lr}
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 800429e:	2300      	movs	r3, #0
{
 80042a0:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0UL;
 80042a2:	9301      	str	r3, [sp, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 80042a4:	f890 3050 	ldrb.w	r3, [r0, #80]	@ 0x50
 80042a8:	2b01      	cmp	r3, #1
 80042aa:	d040      	beq.n	800432e <HAL_ADCEx_Calibration_Start+0x92>
 80042ac:	2301      	movs	r3, #1
 80042ae:	4604      	mov	r4, r0
 80042b0:	460e      	mov	r6, r1
 80042b2:	4615      	mov	r5, r2
 80042b4:	f880 3050 	strb.w	r3, [r0, #80]	@ 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 80042b8:	f7ff fd56 	bl	8003d68 <ADC_Disable>

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80042bc:	b9e8      	cbnz	r0, 80042fa <HAL_ADCEx_Calibration_Start+0x5e>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80042be:	6d67      	ldr	r7, [r4, #84]	@ 0x54
  MODIFY_REG(ADCx->CR,
 80042c0:	f005 4280 	and.w	r2, r5, #1073741824	@ 0x40000000
 80042c4:	4b1b      	ldr	r3, [pc, #108]	@ (8004334 <HAL_ADCEx_Calibration_Start+0x98>)
 80042c6:	f406 3180 	and.w	r1, r6, #65536	@ 0x10000
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, CalibrationMode, SingleDiff);
 80042ca:	6825      	ldr	r5, [r4, #0]
    ADC_STATE_CLR_SET(hadc->State,
 80042cc:	403b      	ands	r3, r7
 80042ce:	f043 0302 	orr.w	r3, r3, #2
 80042d2:	6563      	str	r3, [r4, #84]	@ 0x54
 80042d4:	4b18      	ldr	r3, [pc, #96]	@ (8004338 <HAL_ADCEx_Calibration_Start+0x9c>)
 80042d6:	68ae      	ldr	r6, [r5, #8]
 80042d8:	4033      	ands	r3, r6
 80042da:	4313      	orrs	r3, r2
 80042dc:	430b      	orrs	r3, r1
 80042de:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80042e2:	60ab      	str	r3, [r5, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80042e4:	68ab      	ldr	r3, [r5, #8]

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
    {
      wait_loop_index++;
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 80042e6:	4a15      	ldr	r2, [pc, #84]	@ (800433c <HAL_ADCEx_Calibration_Start+0xa0>)
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	db0f      	blt.n	800430c <HAL_ADCEx_Calibration_Start+0x70>
        return HAL_ERROR;
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80042ec:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80042ee:	f023 0303 	bic.w	r3, r3, #3
 80042f2:	f043 0301 	orr.w	r3, r3, #1
 80042f6:	6563      	str	r3, [r4, #84]	@ 0x54
 80042f8:	e003      	b.n	8004302 <HAL_ADCEx_Calibration_Start+0x66>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80042fa:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80042fc:	f043 0310 	orr.w	r3, r3, #16
 8004300:	6563      	str	r3, [r4, #84]	@ 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004302:	2300      	movs	r3, #0
 8004304:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
}
 8004308:	b003      	add	sp, #12
 800430a:	bdf0      	pop	{r4, r5, r6, r7, pc}
      wait_loop_index++;
 800430c:	9b01      	ldr	r3, [sp, #4]
 800430e:	3301      	adds	r3, #1
 8004310:	9301      	str	r3, [sp, #4]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8004312:	9b01      	ldr	r3, [sp, #4]
 8004314:	4293      	cmp	r3, r2
 8004316:	d3e5      	bcc.n	80042e4 <HAL_ADCEx_Calibration_Start+0x48>
        ADC_STATE_CLR_SET(hadc->State,
 8004318:	6d63      	ldr	r3, [r4, #84]	@ 0x54
        __HAL_UNLOCK(hadc);
 800431a:	2200      	movs	r2, #0
        return HAL_ERROR;
 800431c:	2001      	movs	r0, #1
        ADC_STATE_CLR_SET(hadc->State,
 800431e:	f023 0312 	bic.w	r3, r3, #18
        __HAL_UNLOCK(hadc);
 8004322:	f884 2050 	strb.w	r2, [r4, #80]	@ 0x50
        ADC_STATE_CLR_SET(hadc->State,
 8004326:	f043 0310 	orr.w	r3, r3, #16
 800432a:	6563      	str	r3, [r4, #84]	@ 0x54
        return HAL_ERROR;
 800432c:	e7ec      	b.n	8004308 <HAL_ADCEx_Calibration_Start+0x6c>
  __HAL_LOCK(hadc);
 800432e:	2002      	movs	r0, #2
}
 8004330:	b003      	add	sp, #12
 8004332:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004334:	ffffeefd 	.word	0xffffeefd
 8004338:	3ffeffc0 	.word	0x3ffeffc0
 800433c:	25c3f800 	.word	0x25c3f800

08004340 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8004340:	b4f0      	push	{r4, r5, r6, r7}
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004342:	f890 2050 	ldrb.w	r2, [r0, #80]	@ 0x50
{
 8004346:	b09a      	sub	sp, #104	@ 0x68
  if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004348:	680e      	ldr	r6, [r1, #0]
  __HAL_LOCK(hadc);
 800434a:	2a01      	cmp	r2, #1
 800434c:	d03c      	beq.n	80043c8 <HAL_ADCEx_MultiModeConfigChannel+0x88>
 800434e:	4603      	mov	r3, r0

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8004350:	4d28      	ldr	r5, [pc, #160]	@ (80043f4 <HAL_ADCEx_MultiModeConfigChannel+0xb4>)
  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8004352:	2200      	movs	r2, #0
  __HAL_LOCK(hadc);
 8004354:	2001      	movs	r0, #1
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8004356:	681c      	ldr	r4, [r3, #0]
  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8004358:	9216      	str	r2, [sp, #88]	@ 0x58
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800435a:	42ac      	cmp	r4, r5
  __HAL_LOCK(hadc);
 800435c:	f883 0050 	strb.w	r0, [r3, #80]	@ 0x50
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8004360:	9217      	str	r2, [sp, #92]	@ 0x5c
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8004362:	d008      	beq.n	8004376 <HAL_ADCEx_MultiModeConfigChannel+0x36>

  if (tmphadcSlave.Instance == NULL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004364:	6d59      	ldr	r1, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004366:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800436a:	f041 0120 	orr.w	r1, r1, #32
 800436e:	6559      	str	r1, [r3, #84]	@ 0x54
  /* Process unlocked */
  __HAL_UNLOCK(hadc);

  /* Return function status */
  return tmp_hal_status;
}
 8004370:	b01a      	add	sp, #104	@ 0x68
 8004372:	bcf0      	pop	{r4, r5, r6, r7}
 8004374:	4770      	bx	lr
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004376:	4a20      	ldr	r2, [pc, #128]	@ (80043f8 <HAL_ADCEx_MultiModeConfigChannel+0xb8>)
 8004378:	6890      	ldr	r0, [r2, #8]
 800437a:	0740      	lsls	r0, r0, #29
 800437c:	d50b      	bpl.n	8004396 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 800437e:	68a2      	ldr	r2, [r4, #8]
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004380:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
    tmp_hal_status = HAL_ERROR;
 8004382:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004384:	f042 0220 	orr.w	r2, r2, #32
 8004388:	655a      	str	r2, [r3, #84]	@ 0x54
  __HAL_UNLOCK(hadc);
 800438a:	2200      	movs	r2, #0
 800438c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
}
 8004390:	b01a      	add	sp, #104	@ 0x68
 8004392:	bcf0      	pop	{r4, r5, r6, r7}
 8004394:	4770      	bx	lr
 8004396:	68a0      	ldr	r0, [r4, #8]
 8004398:	0745      	lsls	r5, r0, #29
 800439a:	d4f1      	bmi.n	8004380 <HAL_ADCEx_MultiModeConfigChannel+0x40>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800439c:	b1c6      	cbz	r6, 80043d0 <HAL_ADCEx_MultiModeConfigChannel+0x90>
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 800439e:	4f17      	ldr	r7, [pc, #92]	@ (80043fc <HAL_ADCEx_MultiModeConfigChannel+0xbc>)
 80043a0:	684d      	ldr	r5, [r1, #4]
 80043a2:	68b8      	ldr	r0, [r7, #8]
 80043a4:	f420 4040 	bic.w	r0, r0, #49152	@ 0xc000
 80043a8:	4328      	orrs	r0, r5
 80043aa:	60b8      	str	r0, [r7, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80043ac:	68a0      	ldr	r0, [r4, #8]
 80043ae:	6892      	ldr	r2, [r2, #8]
 80043b0:	07c0      	lsls	r0, r0, #31
 80043b2:	d41c      	bmi.n	80043ee <HAL_ADCEx_MultiModeConfigChannel+0xae>
 80043b4:	07d2      	lsls	r2, r2, #31
 80043b6:	d41a      	bmi.n	80043ee <HAL_ADCEx_MultiModeConfigChannel+0xae>
        MODIFY_REG(tmpADC_Common->CCR,
 80043b8:	688a      	ldr	r2, [r1, #8]
 80043ba:	68b8      	ldr	r0, [r7, #8]
 80043bc:	4910      	ldr	r1, [pc, #64]	@ (8004400 <HAL_ADCEx_MultiModeConfigChannel+0xc0>)
 80043be:	4332      	orrs	r2, r6
 80043c0:	4001      	ands	r1, r0
 80043c2:	430a      	orrs	r2, r1
 80043c4:	60ba      	str	r2, [r7, #8]
 80043c6:	e012      	b.n	80043ee <HAL_ADCEx_MultiModeConfigChannel+0xae>
  __HAL_LOCK(hadc);
 80043c8:	2002      	movs	r0, #2
}
 80043ca:	b01a      	add	sp, #104	@ 0x68
 80043cc:	bcf0      	pop	{r4, r5, r6, r7}
 80043ce:	4770      	bx	lr
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 80043d0:	480a      	ldr	r0, [pc, #40]	@ (80043fc <HAL_ADCEx_MultiModeConfigChannel+0xbc>)
 80043d2:	6881      	ldr	r1, [r0, #8]
 80043d4:	f421 4140 	bic.w	r1, r1, #49152	@ 0xc000
 80043d8:	6081      	str	r1, [r0, #8]
 80043da:	68a1      	ldr	r1, [r4, #8]
 80043dc:	6892      	ldr	r2, [r2, #8]
 80043de:	07cd      	lsls	r5, r1, #31
 80043e0:	d405      	bmi.n	80043ee <HAL_ADCEx_MultiModeConfigChannel+0xae>
 80043e2:	07d4      	lsls	r4, r2, #31
 80043e4:	d403      	bmi.n	80043ee <HAL_ADCEx_MultiModeConfigChannel+0xae>
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80043e6:	6881      	ldr	r1, [r0, #8]
 80043e8:	4a05      	ldr	r2, [pc, #20]	@ (8004400 <HAL_ADCEx_MultiModeConfigChannel+0xc0>)
 80043ea:	400a      	ands	r2, r1
 80043ec:	6082      	str	r2, [r0, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80043ee:	2000      	movs	r0, #0
 80043f0:	e7cb      	b.n	800438a <HAL_ADCEx_MultiModeConfigChannel+0x4a>
 80043f2:	bf00      	nop
 80043f4:	40022000 	.word	0x40022000
 80043f8:	40022100 	.word	0x40022100
 80043fc:	40022300 	.word	0x40022300
 8004400:	fffff0e0 	.word	0xfffff0e0

08004404 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004404:	4906      	ldr	r1, [pc, #24]	@ (8004420 <HAL_NVIC_SetPriorityGrouping+0x1c>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004406:	f64f 0cff 	movw	ip, #63743	@ 0xf8ff
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800440a:	0200      	lsls	r0, r0, #8
  reg_value  =  (reg_value                                   |
 800440c:	4b05      	ldr	r3, [pc, #20]	@ (8004424 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800440e:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004410:	f400 60e0 	and.w	r0, r0, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004414:	ea02 020c 	and.w	r2, r2, ip
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004418:	4310      	orrs	r0, r2
  reg_value  =  (reg_value                                   |
 800441a:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 800441c:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 800441e:	4770      	bx	lr
 8004420:	e000ed00 	.word	0xe000ed00
 8004424:	05fa0000 	.word	0x05fa0000

08004428 <HAL_NVIC_SetPriority>:
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004428:	4b1a      	ldr	r3, [pc, #104]	@ (8004494 <HAL_NVIC_SetPriority+0x6c>)
 800442a:	68db      	ldr	r3, [r3, #12]
 800442c:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004430:	b500      	push	{lr}
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004432:	f1c3 0e07 	rsb	lr, r3, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004436:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800443a:	f1be 0f04 	cmp.w	lr, #4
 800443e:	bf28      	it	cs
 8004440:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004444:	f1bc 0f06 	cmp.w	ip, #6
 8004448:	d91a      	bls.n	8004480 <HAL_NVIC_SetPriority+0x58>
 800444a:	f1a3 0c03 	sub.w	ip, r3, #3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800444e:	f04f 33ff 	mov.w	r3, #4294967295
 8004452:	fa03 f30c 	lsl.w	r3, r3, ip
 8004456:	ea22 0203 	bic.w	r2, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800445a:	f04f 33ff 	mov.w	r3, #4294967295
  if ((int32_t)(IRQn) >= 0)
 800445e:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004460:	fa03 f30e 	lsl.w	r3, r3, lr
 8004464:	ea21 0303 	bic.w	r3, r1, r3
 8004468:	fa03 f30c 	lsl.w	r3, r3, ip
 800446c:	ea43 0302 	orr.w	r3, r3, r2
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004470:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8004474:	b2db      	uxtb	r3, r3
  if ((int32_t)(IRQn) >= 0)
 8004476:	db06      	blt.n	8004486 <HAL_NVIC_SetPriority+0x5e>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004478:	4a07      	ldr	r2, [pc, #28]	@ (8004498 <HAL_NVIC_SetPriority+0x70>)
 800447a:	5413      	strb	r3, [r2, r0]
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 800447c:	f85d fb04 	ldr.w	pc, [sp], #4
 8004480:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004482:	4694      	mov	ip, r2
 8004484:	e7e9      	b.n	800445a <HAL_NVIC_SetPriority+0x32>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004486:	f000 000f 	and.w	r0, r0, #15
 800448a:	4a04      	ldr	r2, [pc, #16]	@ (800449c <HAL_NVIC_SetPriority+0x74>)
 800448c:	5413      	strb	r3, [r2, r0]
 800448e:	f85d fb04 	ldr.w	pc, [sp], #4
 8004492:	bf00      	nop
 8004494:	e000ed00 	.word	0xe000ed00
 8004498:	e000e400 	.word	0xe000e400
 800449c:	e000ed14 	.word	0xe000ed14

080044a0 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80044a0:	2800      	cmp	r0, #0
 80044a2:	db07      	blt.n	80044b4 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80044a4:	2301      	movs	r3, #1
 80044a6:	f000 011f 	and.w	r1, r0, #31
 80044aa:	4a03      	ldr	r2, [pc, #12]	@ (80044b8 <HAL_NVIC_EnableIRQ+0x18>)
 80044ac:	0940      	lsrs	r0, r0, #5
 80044ae:	408b      	lsls	r3, r1
 80044b0:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 80044b4:	4770      	bx	lr
 80044b6:	bf00      	nop
 80044b8:	e000e100 	.word	0xe000e100

080044bc <HAL_NVIC_DisableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80044bc:	2800      	cmp	r0, #0
 80044be:	db0c      	blt.n	80044da <HAL_NVIC_DisableIRQ+0x1e>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80044c0:	0943      	lsrs	r3, r0, #5
 80044c2:	2201      	movs	r2, #1
 80044c4:	f000 001f 	and.w	r0, r0, #31
 80044c8:	4904      	ldr	r1, [pc, #16]	@ (80044dc <HAL_NVIC_DisableIRQ+0x20>)
 80044ca:	3320      	adds	r3, #32
 80044cc:	4082      	lsls	r2, r0
 80044ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 80044d2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80044d6:	f3bf 8f6f 	isb	sy
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
}
 80044da:	4770      	bx	lr
 80044dc:	e000e100 	.word	0xe000e100

080044e0 <HAL_NVIC_SystemReset>:
  __ASM volatile ("dsb 0xF":::"memory");
 80044e0:	f3bf 8f4f 	dsb	sy
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80044e4:	4905      	ldr	r1, [pc, #20]	@ (80044fc <HAL_NVIC_SystemReset+0x1c>)
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80044e6:	4b06      	ldr	r3, [pc, #24]	@ (8004500 <HAL_NVIC_SystemReset+0x20>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80044e8:	68ca      	ldr	r2, [r1, #12]
 80044ea:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80044ee:	4313      	orrs	r3, r2
 80044f0:	60cb      	str	r3, [r1, #12]
 80044f2:	f3bf 8f4f 	dsb	sy
    __NOP();
 80044f6:	bf00      	nop
  for(;;)                                                           /* wait until reset */
 80044f8:	e7fd      	b.n	80044f6 <HAL_NVIC_SystemReset+0x16>
 80044fa:	bf00      	nop
 80044fc:	e000ed00 	.word	0xe000ed00
 8004500:	05fa0004 	.word	0x05fa0004

08004504 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004504:	1e43      	subs	r3, r0, #1
 8004506:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800450a:	d301      	bcc.n	8004510 <HAL_SYSTICK_Config+0xc>
  {
    return (1UL);                                                   /* Reload value impossible */
 800450c:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 800450e:	4770      	bx	lr
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004510:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004514:	2000      	movs	r0, #0
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004516:	4905      	ldr	r1, [pc, #20]	@ (800452c <HAL_SYSTICK_Config+0x28>)
 8004518:	f04f 0cf0 	mov.w	ip, #240	@ 0xf0
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800451c:	6153      	str	r3, [r2, #20]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800451e:	2307      	movs	r3, #7
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004520:	f881 c023 	strb.w	ip, [r1, #35]	@ 0x23
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004524:	6190      	str	r0, [r2, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004526:	6113      	str	r3, [r2, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004528:	4770      	bx	lr
 800452a:	bf00      	nop
 800452c:	e000ed00 	.word	0xe000ed00

08004530 <HAL_NVIC_ClearPendingIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8004530:	2800      	cmp	r0, #0
 8004532:	db08      	blt.n	8004546 <HAL_NVIC_ClearPendingIRQ+0x16>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004534:	0943      	lsrs	r3, r0, #5
 8004536:	2201      	movs	r2, #1
 8004538:	f000 001f 	and.w	r0, r0, #31
 800453c:	4902      	ldr	r1, [pc, #8]	@ (8004548 <HAL_NVIC_ClearPendingIRQ+0x18>)
 800453e:	3360      	adds	r3, #96	@ 0x60
 8004540:	4082      	lsls	r2, r0
 8004542:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
}
 8004546:	4770      	bx	lr
 8004548:	e000e100 	.word	0xe000e100

0800454c <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800454c:	4936      	ldr	r1, [pc, #216]	@ (8004628 <DMA_CalcBaseAndBitshift+0xdc>)
{
 800454e:	4602      	mov	r2, r0
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004550:	6803      	ldr	r3, [r0, #0]
 8004552:	428b      	cmp	r3, r1
 8004554:	d033      	beq.n	80045be <DMA_CalcBaseAndBitshift+0x72>
 8004556:	3118      	adds	r1, #24
 8004558:	1a59      	subs	r1, r3, r1
 800455a:	fab1 f181 	clz	r1, r1
 800455e:	0949      	lsrs	r1, r1, #5
 8004560:	bb69      	cbnz	r1, 80045be <DMA_CalcBaseAndBitshift+0x72>
 8004562:	4832      	ldr	r0, [pc, #200]	@ (800462c <DMA_CalcBaseAndBitshift+0xe0>)
 8004564:	4283      	cmp	r3, r0
 8004566:	d03e      	beq.n	80045e6 <DMA_CalcBaseAndBitshift+0x9a>
 8004568:	3018      	adds	r0, #24
 800456a:	4283      	cmp	r3, r0
 800456c:	d03e      	beq.n	80045ec <DMA_CalcBaseAndBitshift+0xa0>
 800456e:	3018      	adds	r0, #24
 8004570:	4283      	cmp	r3, r0
 8004572:	d034      	beq.n	80045de <DMA_CalcBaseAndBitshift+0x92>
 8004574:	3018      	adds	r0, #24
 8004576:	4283      	cmp	r3, r0
 8004578:	d03b      	beq.n	80045f2 <DMA_CalcBaseAndBitshift+0xa6>
 800457a:	3018      	adds	r0, #24
 800457c:	4283      	cmp	r3, r0
 800457e:	d03e      	beq.n	80045fe <DMA_CalcBaseAndBitshift+0xb2>
 8004580:	3018      	adds	r0, #24
 8004582:	4283      	cmp	r3, r0
 8004584:	d02a      	beq.n	80045dc <DMA_CalcBaseAndBitshift+0x90>
 8004586:	f500 7056 	add.w	r0, r0, #856	@ 0x358
 800458a:	4283      	cmp	r3, r0
 800458c:	d035      	beq.n	80045fa <DMA_CalcBaseAndBitshift+0xae>
 800458e:	4928      	ldr	r1, [pc, #160]	@ (8004630 <DMA_CalcBaseAndBitshift+0xe4>)
 8004590:	428b      	cmp	r3, r1
 8004592:	d031      	beq.n	80045f8 <DMA_CalcBaseAndBitshift+0xac>
 8004594:	3118      	adds	r1, #24
 8004596:	428b      	cmp	r3, r1
 8004598:	d034      	beq.n	8004604 <DMA_CalcBaseAndBitshift+0xb8>
 800459a:	3118      	adds	r1, #24
 800459c:	428b      	cmp	r3, r1
 800459e:	d034      	beq.n	800460a <DMA_CalcBaseAndBitshift+0xbe>
 80045a0:	3118      	adds	r1, #24
 80045a2:	428b      	cmp	r3, r1
 80045a4:	d034      	beq.n	8004610 <DMA_CalcBaseAndBitshift+0xc4>
 80045a6:	3118      	adds	r1, #24
 80045a8:	428b      	cmp	r3, r1
 80045aa:	d034      	beq.n	8004616 <DMA_CalcBaseAndBitshift+0xca>
 80045ac:	3118      	adds	r1, #24
 80045ae:	428b      	cmp	r3, r1
 80045b0:	d034      	beq.n	800461c <DMA_CalcBaseAndBitshift+0xd0>
 80045b2:	3118      	adds	r1, #24
 80045b4:	428b      	cmp	r3, r1
 80045b6:	d034      	beq.n	8004622 <DMA_CalcBaseAndBitshift+0xd6>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 80045b8:	f023 00ff 	bic.w	r0, r3, #255	@ 0xff
 80045bc:	e011      	b.n	80045e2 <DMA_CalcBaseAndBitshift+0x96>
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80045be:	b2db      	uxtb	r3, r3
 80045c0:	491c      	ldr	r1, [pc, #112]	@ (8004634 <DMA_CalcBaseAndBitshift+0xe8>)
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 80045c2:	481d      	ldr	r0, [pc, #116]	@ (8004638 <DMA_CalcBaseAndBitshift+0xec>)
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80045c4:	3b10      	subs	r3, #16
 80045c6:	fba1 1303 	umull	r1, r3, r1, r3
{
 80045ca:	b410      	push	{r4}
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80045cc:	091b      	lsrs	r3, r3, #4
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 80045ce:	4c1b      	ldr	r4, [pc, #108]	@ (800463c <DMA_CalcBaseAndBitshift+0xf0>)
 80045d0:	5ce1      	ldrb	r1, [r4, r3]
  }

  return hdma->StreamBaseAddress;
}
 80045d2:	f85d 4b04 	ldr.w	r4, [sp], #4
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 80045d6:	e9c2 0116 	strd	r0, r1, [r2, #88]	@ 0x58
}
 80045da:	4770      	bx	lr
 80045dc:	2116      	movs	r1, #22
 80045de:	4818      	ldr	r0, [pc, #96]	@ (8004640 <DMA_CalcBaseAndBitshift+0xf4>)
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 80045e0:	65d1      	str	r1, [r2, #92]	@ 0x5c
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 80045e2:	6590      	str	r0, [r2, #88]	@ 0x58
}
 80045e4:	4770      	bx	lr
 80045e6:	2110      	movs	r1, #16
 80045e8:	4813      	ldr	r0, [pc, #76]	@ (8004638 <DMA_CalcBaseAndBitshift+0xec>)
 80045ea:	e7f9      	b.n	80045e0 <DMA_CalcBaseAndBitshift+0x94>
 80045ec:	2116      	movs	r1, #22
 80045ee:	4812      	ldr	r0, [pc, #72]	@ (8004638 <DMA_CalcBaseAndBitshift+0xec>)
 80045f0:	e7f6      	b.n	80045e0 <DMA_CalcBaseAndBitshift+0x94>
 80045f2:	2106      	movs	r1, #6
 80045f4:	4812      	ldr	r0, [pc, #72]	@ (8004640 <DMA_CalcBaseAndBitshift+0xf4>)
 80045f6:	e7f3      	b.n	80045e0 <DMA_CalcBaseAndBitshift+0x94>
 80045f8:	2106      	movs	r1, #6
 80045fa:	4812      	ldr	r0, [pc, #72]	@ (8004644 <DMA_CalcBaseAndBitshift+0xf8>)
 80045fc:	e7f0      	b.n	80045e0 <DMA_CalcBaseAndBitshift+0x94>
 80045fe:	2110      	movs	r1, #16
 8004600:	480f      	ldr	r0, [pc, #60]	@ (8004640 <DMA_CalcBaseAndBitshift+0xf4>)
 8004602:	e7ed      	b.n	80045e0 <DMA_CalcBaseAndBitshift+0x94>
 8004604:	2110      	movs	r1, #16
 8004606:	480f      	ldr	r0, [pc, #60]	@ (8004644 <DMA_CalcBaseAndBitshift+0xf8>)
 8004608:	e7ea      	b.n	80045e0 <DMA_CalcBaseAndBitshift+0x94>
 800460a:	2116      	movs	r1, #22
 800460c:	480d      	ldr	r0, [pc, #52]	@ (8004644 <DMA_CalcBaseAndBitshift+0xf8>)
 800460e:	e7e7      	b.n	80045e0 <DMA_CalcBaseAndBitshift+0x94>
 8004610:	2100      	movs	r1, #0
 8004612:	480d      	ldr	r0, [pc, #52]	@ (8004648 <DMA_CalcBaseAndBitshift+0xfc>)
 8004614:	e7e4      	b.n	80045e0 <DMA_CalcBaseAndBitshift+0x94>
 8004616:	2106      	movs	r1, #6
 8004618:	480b      	ldr	r0, [pc, #44]	@ (8004648 <DMA_CalcBaseAndBitshift+0xfc>)
 800461a:	e7e1      	b.n	80045e0 <DMA_CalcBaseAndBitshift+0x94>
 800461c:	2110      	movs	r1, #16
 800461e:	480a      	ldr	r0, [pc, #40]	@ (8004648 <DMA_CalcBaseAndBitshift+0xfc>)
 8004620:	e7de      	b.n	80045e0 <DMA_CalcBaseAndBitshift+0x94>
 8004622:	2116      	movs	r1, #22
 8004624:	4808      	ldr	r0, [pc, #32]	@ (8004648 <DMA_CalcBaseAndBitshift+0xfc>)
 8004626:	e7db      	b.n	80045e0 <DMA_CalcBaseAndBitshift+0x94>
 8004628:	40020010 	.word	0x40020010
 800462c:	40020040 	.word	0x40020040
 8004630:	40020428 	.word	0x40020428
 8004634:	aaaaaaab 	.word	0xaaaaaaab
 8004638:	40020000 	.word	0x40020000
 800463c:	080104c8 	.word	0x080104c8
 8004640:	40020004 	.word	0x40020004
 8004644:	40020400 	.word	0x40020400
 8004648:	40020404 	.word	0x40020404

0800464c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 800464c:	6802      	ldr	r2, [r0, #0]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800464e:	4b27      	ldr	r3, [pc, #156]	@ (80046ec <DMA_CalcDMAMUXChannelBaseAndMask+0xa0>)
 8004650:	4927      	ldr	r1, [pc, #156]	@ (80046f0 <DMA_CalcDMAMUXChannelBaseAndMask+0xa4>)
{
 8004652:	b430      	push	{r4, r5}
  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8004654:	4d27      	ldr	r5, [pc, #156]	@ (80046f4 <DMA_CalcDMAMUXChannelBaseAndMask+0xa8>)
 8004656:	4c28      	ldr	r4, [pc, #160]	@ (80046f8 <DMA_CalcDMAMUXChannelBaseAndMask+0xac>)
 8004658:	42aa      	cmp	r2, r5
 800465a:	bf18      	it	ne
 800465c:	429a      	cmpne	r2, r3
 800465e:	bf0c      	ite	eq
 8004660:	2301      	moveq	r3, #1
 8004662:	2300      	movne	r3, #0
 8004664:	428a      	cmp	r2, r1
 8004666:	bf08      	it	eq
 8004668:	f043 0301 	orreq.w	r3, r3, #1
 800466c:	3128      	adds	r1, #40	@ 0x28
 800466e:	42a2      	cmp	r2, r4
 8004670:	bf08      	it	eq
 8004672:	f043 0301 	orreq.w	r3, r3, #1
 8004676:	3428      	adds	r4, #40	@ 0x28
 8004678:	428a      	cmp	r2, r1
 800467a:	bf08      	it	eq
 800467c:	f043 0301 	orreq.w	r3, r3, #1
 8004680:	3128      	adds	r1, #40	@ 0x28
 8004682:	42a2      	cmp	r2, r4
 8004684:	bf08      	it	eq
 8004686:	f043 0301 	orreq.w	r3, r3, #1
 800468a:	428a      	cmp	r2, r1
 800468c:	bf08      	it	eq
 800468e:	f043 0301 	orreq.w	r3, r3, #1
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
  else
  {
    /* DMA1/DMA2 Streams are connected to DMAMUX1 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8004692:	b2d1      	uxtb	r1, r2
  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8004694:	b913      	cbnz	r3, 800469c <DMA_CalcDMAMUXChannelBaseAndMask+0x50>
 8004696:	4b19      	ldr	r3, [pc, #100]	@ (80046fc <DMA_CalcDMAMUXChannelBaseAndMask+0xb0>)
 8004698:	429a      	cmp	r2, r3
 800469a:	d112      	bne.n	80046c2 <DMA_CalcDMAMUXChannelBaseAndMask+0x76>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 800469c:	f1a1 0308 	sub.w	r3, r1, #8
 80046a0:	4917      	ldr	r1, [pc, #92]	@ (8004700 <DMA_CalcDMAMUXChannelBaseAndMask+0xb4>)
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 80046a2:	4a18      	ldr	r2, [pc, #96]	@ (8004704 <DMA_CalcDMAMUXChannelBaseAndMask+0xb8>)
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 80046a4:	fba1 1303 	umull	r1, r3, r1, r3
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80046a8:	2101      	movs	r1, #1
 80046aa:	4c17      	ldr	r4, [pc, #92]	@ (8004708 <DMA_CalcDMAMUXChannelBaseAndMask+0xbc>)
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 80046ac:	eb02 1213 	add.w	r2, r2, r3, lsr #4
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80046b0:	f3c3 1304 	ubfx	r3, r3, #4, #5
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 80046b4:	0092      	lsls	r2, r2, #2
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80046b6:	4099      	lsls	r1, r3
 80046b8:	6681      	str	r1, [r0, #104]	@ 0x68
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 80046ba:	e9c0 2418 	strd	r2, r4, [r0, #96]	@ 0x60
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 80046be:	bc30      	pop	{r4, r5}
 80046c0:	4770      	bx	lr
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80046c2:	f1a1 0310 	sub.w	r3, r1, #16
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 80046c6:	4911      	ldr	r1, [pc, #68]	@ (800470c <DMA_CalcDMAMUXChannelBaseAndMask+0xc0>)
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80046c8:	4c11      	ldr	r4, [pc, #68]	@ (8004710 <DMA_CalcDMAMUXChannelBaseAndMask+0xc4>)
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 80046ca:	4411      	add	r1, r2
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80046cc:	fba4 4303 	umull	r4, r3, r4, r3
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 80046d0:	29a8      	cmp	r1, #168	@ 0xa8
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80046d2:	ea4f 1313 	mov.w	r3, r3, lsr #4
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 80046d6:	d800      	bhi.n	80046da <DMA_CalcDMAMUXChannelBaseAndMask+0x8e>
      stream_number += 8U;
 80046d8:	3308      	adds	r3, #8
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 80046da:	4a0e      	ldr	r2, [pc, #56]	@ (8004714 <DMA_CalcDMAMUXChannelBaseAndMask+0xc8>)
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80046dc:	f003 041f 	and.w	r4, r3, #31
 80046e0:	2101      	movs	r1, #1
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 80046e2:	441a      	add	r2, r3
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80046e4:	40a1      	lsls	r1, r4
 80046e6:	4c0c      	ldr	r4, [pc, #48]	@ (8004718 <DMA_CalcDMAMUXChannelBaseAndMask+0xcc>)
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 80046e8:	0092      	lsls	r2, r2, #2
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80046ea:	e7e5      	b.n	80046b8 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>
 80046ec:	58025408 	.word	0x58025408
 80046f0:	58025430 	.word	0x58025430
 80046f4:	5802541c 	.word	0x5802541c
 80046f8:	58025444 	.word	0x58025444
 80046fc:	58025494 	.word	0x58025494
 8004700:	cccccccd 	.word	0xcccccccd
 8004704:	16009600 	.word	0x16009600
 8004708:	58025880 	.word	0x58025880
 800470c:	bffdfbf0 	.word	0xbffdfbf0
 8004710:	aaaaaaab 	.word	0xaaaaaaab
 8004714:	10008200 	.word	0x10008200
 8004718:	40020880 	.word	0x40020880

0800471c <HAL_DMA_Init>:
{
 800471c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004720:	4605      	mov	r5, r0
 8004722:	b085      	sub	sp, #20
  uint32_t tickstart = HAL_GetTick();
 8004724:	f7fe fee0 	bl	80034e8 <HAL_GetTick>
  if(hdma == NULL)
 8004728:	2d00      	cmp	r5, #0
 800472a:	f000 8237 	beq.w	8004b9c <HAL_DMA_Init+0x480>
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800472e:	4e8e      	ldr	r6, [pc, #568]	@ (8004968 <HAL_DMA_Init+0x24c>)
 8004730:	4607      	mov	r7, r0
 8004732:	682c      	ldr	r4, [r5, #0]
 8004734:	4b8d      	ldr	r3, [pc, #564]	@ (800496c <HAL_DMA_Init+0x250>)
 8004736:	429c      	cmp	r4, r3
 8004738:	bf18      	it	ne
 800473a:	42b4      	cmpne	r4, r6
 800473c:	bf0c      	ite	eq
 800473e:	2601      	moveq	r6, #1
 8004740:	2600      	movne	r6, #0
 8004742:	f040 8129 	bne.w	8004998 <HAL_DMA_Init+0x27c>
    hdma->State = HAL_DMA_STATE_BUSY;
 8004746:	2302      	movs	r3, #2
 8004748:	f885 3035 	strb.w	r3, [r5, #53]	@ 0x35
    __HAL_UNLOCK(hdma);
 800474c:	2300      	movs	r3, #0
 800474e:	f885 3034 	strb.w	r3, [r5, #52]	@ 0x34
    __HAL_DMA_DISABLE(hdma);
 8004752:	6823      	ldr	r3, [r4, #0]
 8004754:	f023 0301 	bic.w	r3, r3, #1
 8004758:	6023      	str	r3, [r4, #0]
 800475a:	e006      	b.n	800476a <HAL_DMA_Init+0x4e>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800475c:	f7fe fec4 	bl	80034e8 <HAL_GetTick>
 8004760:	1bc0      	subs	r0, r0, r7
 8004762:	2805      	cmp	r0, #5
 8004764:	f200 8215 	bhi.w	8004b92 <HAL_DMA_Init+0x476>
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8004768:	682c      	ldr	r4, [r5, #0]
 800476a:	6823      	ldr	r3, [r4, #0]
 800476c:	07de      	lsls	r6, r3, #31
 800476e:	d4f5      	bmi.n	800475c <HAL_DMA_Init+0x40>
    registerValue |=  hdma->Init.Direction           |
 8004770:	e9d5 3002 	ldrd	r3, r0, [r5, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004774:	6929      	ldr	r1, [r5, #16]
    registerValue |=  hdma->Init.Direction           |
 8004776:	4303      	orrs	r3, r0
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004778:	69aa      	ldr	r2, [r5, #24]
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 800477a:	6820      	ldr	r0, [r4, #0]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800477c:	430b      	orrs	r3, r1
 800477e:	6969      	ldr	r1, [r5, #20]
 8004780:	430b      	orrs	r3, r1
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004782:	69e9      	ldr	r1, [r5, #28]
 8004784:	4313      	orrs	r3, r2
 8004786:	430b      	orrs	r3, r1
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004788:	4979      	ldr	r1, [pc, #484]	@ (8004970 <HAL_DMA_Init+0x254>)
 800478a:	4001      	ands	r1, r0
            hdma->Init.Mode                | hdma->Init.Priority;
 800478c:	6a28      	ldr	r0, [r5, #32]
 800478e:	4303      	orrs	r3, r0
    registerValue |=  hdma->Init.Direction           |
 8004790:	430b      	orrs	r3, r1
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004792:	6a69      	ldr	r1, [r5, #36]	@ 0x24
 8004794:	2904      	cmp	r1, #4
 8004796:	d103      	bne.n	80047a0 <HAL_DMA_Init+0x84>
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004798:	e9d5 060b 	ldrd	r0, r6, [r5, #44]	@ 0x2c
 800479c:	4330      	orrs	r0, r6
 800479e:	4303      	orrs	r3, r0
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 80047a0:	6868      	ldr	r0, [r5, #4]
 80047a2:	f1a0 0629 	sub.w	r6, r0, #41	@ 0x29
 80047a6:	2e1f      	cmp	r6, #31
 80047a8:	f240 81fc 	bls.w	8004ba4 <HAL_DMA_Init+0x488>
 80047ac:	f1a0 064f 	sub.w	r6, r0, #79	@ 0x4f
 80047b0:	2e03      	cmp	r6, #3
 80047b2:	f200 820e 	bhi.w	8004bd2 <HAL_DMA_Init+0x4b6>
        registerValue |= DMA_SxCR_TRBUFF;
 80047b6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 80047ba:	6023      	str	r3, [r4, #0]
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80047bc:	2904      	cmp	r1, #4
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 80047be:	6963      	ldr	r3, [r4, #20]
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80047c0:	f023 0307 	bic.w	r3, r3, #7
    registerValue |= hdma->Init.FIFOMode;
 80047c4:	ea43 0301 	orr.w	r3, r3, r1
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80047c8:	d10d      	bne.n	80047e6 <HAL_DMA_Init+0xca>
      registerValue |= hdma->Init.FIFOThreshold;
 80047ca:	6aa9      	ldr	r1, [r5, #40]	@ 0x28
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80047cc:	6ae8      	ldr	r0, [r5, #44]	@ 0x2c
      registerValue |= hdma->Init.FIFOThreshold;
 80047ce:	430b      	orrs	r3, r1
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80047d0:	b148      	cbz	r0, 80047e6 <HAL_DMA_Init+0xca>
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80047d2:	2a00      	cmp	r2, #0
 80047d4:	f040 81ec 	bne.w	8004bb0 <HAL_DMA_Init+0x494>
    switch (hdma->Init.FIFOThreshold)
 80047d8:	2901      	cmp	r1, #1
 80047da:	f000 820d 	beq.w	8004bf8 <HAL_DMA_Init+0x4dc>
 80047de:	f031 0202 	bics.w	r2, r1, #2
 80047e2:	f000 81ed 	beq.w	8004bc0 <HAL_DMA_Init+0x4a4>
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 80047e6:	6163      	str	r3, [r4, #20]
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80047e8:	4628      	mov	r0, r5
 80047ea:	f7ff feaf 	bl	800454c <DMA_CalcBaseAndBitshift>
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80047ee:	6dea      	ldr	r2, [r5, #92]	@ 0x5c
 80047f0:	233f      	movs	r3, #63	@ 0x3f
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80047f2:	4e5e      	ldr	r6, [pc, #376]	@ (800496c <HAL_DMA_Init+0x250>)
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80047f4:	f002 021f 	and.w	r2, r2, #31
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80047f8:	4f5e      	ldr	r7, [pc, #376]	@ (8004974 <HAL_DMA_Init+0x258>)
 80047fa:	495f      	ldr	r1, [pc, #380]	@ (8004978 <HAL_DMA_Init+0x25c>)
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80047fc:	4093      	lsls	r3, r2
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80047fe:	4a5f      	ldr	r2, [pc, #380]	@ (800497c <HAL_DMA_Init+0x260>)
 8004800:	1a61      	subs	r1, r4, r1
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8004802:	6083      	str	r3, [r0, #8]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004804:	1aa2      	subs	r2, r4, r2
 8004806:	4b58      	ldr	r3, [pc, #352]	@ (8004968 <HAL_DMA_Init+0x24c>)
 8004808:	fab1 f181 	clz	r1, r1
 800480c:	485c      	ldr	r0, [pc, #368]	@ (8004980 <HAL_DMA_Init+0x264>)
 800480e:	fab2 f282 	clz	r2, r2
 8004812:	429c      	cmp	r4, r3
 8004814:	bf18      	it	ne
 8004816:	42b4      	cmpne	r4, r6
 8004818:	eba4 0307 	sub.w	r3, r4, r7
 800481c:	eba4 0900 	sub.w	r9, r4, r0
 8004820:	f100 0014 	add.w	r0, r0, #20
 8004824:	fab3 f383 	clz	r3, r3
 8004828:	bf08      	it	eq
 800482a:	2601      	moveq	r6, #1
 800482c:	eba4 0a00 	sub.w	sl, r4, r0
 8004830:	fab9 f989 	clz	r9, r9
 8004834:	ea4f 1353 	mov.w	r3, r3, lsr #5
 8004838:	bf18      	it	ne
 800483a:	2600      	movne	r6, #0
 800483c:	faba fa8a 	clz	sl, sl
 8004840:	0952      	lsrs	r2, r2, #5
 8004842:	9300      	str	r3, [sp, #0]
 8004844:	0949      	lsrs	r1, r1, #5
 8004846:	4b4f      	ldr	r3, [pc, #316]	@ (8004984 <HAL_DMA_Init+0x268>)
 8004848:	ea4f 1959 	mov.w	r9, r9, lsr #5
 800484c:	ea4f 1a5a 	mov.w	sl, sl, lsr #5
 8004850:	eba4 0b03 	sub.w	fp, r4, r3
 8004854:	3328      	adds	r3, #40	@ 0x28
 8004856:	eba4 0803 	sub.w	r8, r4, r3
 800485a:	3328      	adds	r3, #40	@ 0x28
 800485c:	fabb fb8b 	clz	fp, fp
 8004860:	1ae3      	subs	r3, r4, r3
 8004862:	fab8 f888 	clz	r8, r8
 8004866:	ea4f 1b5b 	mov.w	fp, fp, lsr #5
 800486a:	fab3 f383 	clz	r3, r3
 800486e:	ea4f 1858 	mov.w	r8, r8, lsr #5
 8004872:	095b      	lsrs	r3, r3, #5
 8004874:	430b      	orrs	r3, r1
 8004876:	ea4b 0b03 	orr.w	fp, fp, r3
 800487a:	9b00      	ldr	r3, [sp, #0]
 800487c:	ea4a 0a0b 	orr.w	sl, sl, fp
 8004880:	ea49 090a 	orr.w	r9, r9, sl
 8004884:	ea48 0809 	orr.w	r8, r8, r9
 8004888:	ea43 0708 	orr.w	r7, r3, r8
 800488c:	4317      	orrs	r7, r2
 800488e:	4a3e      	ldr	r2, [pc, #248]	@ (8004988 <HAL_DMA_Init+0x26c>)
 8004890:	ea47 0306 	orr.w	r3, r7, r6
 8004894:	4294      	cmp	r4, r2
 8004896:	bf08      	it	eq
 8004898:	f043 0301 	orreq.w	r3, r3, #1
 800489c:	3218      	adds	r2, #24
 800489e:	4294      	cmp	r4, r2
 80048a0:	bf08      	it	eq
 80048a2:	f043 0301 	orreq.w	r3, r3, #1
 80048a6:	3218      	adds	r2, #24
 80048a8:	4294      	cmp	r4, r2
 80048aa:	bf08      	it	eq
 80048ac:	f043 0301 	orreq.w	r3, r3, #1
 80048b0:	3218      	adds	r2, #24
 80048b2:	4294      	cmp	r4, r2
 80048b4:	bf08      	it	eq
 80048b6:	f043 0301 	orreq.w	r3, r3, #1
 80048ba:	3218      	adds	r2, #24
 80048bc:	4294      	cmp	r4, r2
 80048be:	bf08      	it	eq
 80048c0:	f043 0301 	orreq.w	r3, r3, #1
 80048c4:	3218      	adds	r2, #24
 80048c6:	4294      	cmp	r4, r2
 80048c8:	bf08      	it	eq
 80048ca:	f043 0301 	orreq.w	r3, r3, #1
 80048ce:	f502 7256 	add.w	r2, r2, #856	@ 0x358
 80048d2:	4294      	cmp	r4, r2
 80048d4:	bf08      	it	eq
 80048d6:	f043 0301 	orreq.w	r3, r3, #1
 80048da:	3218      	adds	r2, #24
 80048dc:	4294      	cmp	r4, r2
 80048de:	bf08      	it	eq
 80048e0:	f043 0301 	orreq.w	r3, r3, #1
 80048e4:	3218      	adds	r2, #24
 80048e6:	4294      	cmp	r4, r2
 80048e8:	bf08      	it	eq
 80048ea:	f043 0301 	orreq.w	r3, r3, #1
 80048ee:	3218      	adds	r2, #24
 80048f0:	4294      	cmp	r4, r2
 80048f2:	bf08      	it	eq
 80048f4:	f043 0301 	orreq.w	r3, r3, #1
 80048f8:	3218      	adds	r2, #24
 80048fa:	4294      	cmp	r4, r2
 80048fc:	bf08      	it	eq
 80048fe:	f043 0301 	orreq.w	r3, r3, #1
 8004902:	3218      	adds	r2, #24
 8004904:	4294      	cmp	r4, r2
 8004906:	bf08      	it	eq
 8004908:	f043 0301 	orreq.w	r3, r3, #1
 800490c:	3218      	adds	r2, #24
 800490e:	4294      	cmp	r4, r2
 8004910:	bf08      	it	eq
 8004912:	f043 0301 	orreq.w	r3, r3, #1
 8004916:	b91b      	cbnz	r3, 8004920 <HAL_DMA_Init+0x204>
 8004918:	4b1c      	ldr	r3, [pc, #112]	@ (800498c <HAL_DMA_Init+0x270>)
 800491a:	429c      	cmp	r4, r3
 800491c:	f040 8130 	bne.w	8004b80 <HAL_DMA_Init+0x464>
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8004920:	4628      	mov	r0, r5
 8004922:	f7ff fe93 	bl	800464c <DMA_CalcDMAMUXChannelBaseAndMask>
    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004926:	68ab      	ldr	r3, [r5, #8]
 8004928:	2b80      	cmp	r3, #128	@ 0x80
 800492a:	f000 811e 	beq.w	8004b6a <HAL_DMA_Init+0x44e>
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800492e:	686b      	ldr	r3, [r5, #4]
 8004930:	6e29      	ldr	r1, [r5, #96]	@ 0x60
 8004932:	b2da      	uxtb	r2, r3
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8004934:	3b01      	subs	r3, #1
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004936:	600a      	str	r2, [r1, #0]
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8004938:	2b07      	cmp	r3, #7
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800493a:	e9d5 1019 	ldrd	r1, r0, [r5, #100]	@ 0x64
 800493e:	6048      	str	r0, [r1, #4]
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8004940:	f200 811a 	bhi.w	8004b78 <HAL_DMA_Init+0x45c>
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8004944:	1e50      	subs	r0, r2, #1
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8004946:	2f00      	cmp	r7, #0
 8004948:	f000 815b 	beq.w	8004c02 <HAL_DMA_Init+0x4e6>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 800494c:	4b10      	ldr	r3, [pc, #64]	@ (8004990 <HAL_DMA_Init+0x274>)

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 800494e:	4911      	ldr	r1, [pc, #68]	@ (8004994 <HAL_DMA_Init+0x278>)
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8004950:	4413      	add	r3, r2
 8004952:	009a      	lsls	r2, r3, #2
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8004954:	2301      	movs	r3, #1
 8004956:	4083      	lsls	r3, r0
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8004958:	2000      	movs	r0, #0
 800495a:	e9c5 211b 	strd	r2, r1, [r5, #108]	@ 0x6c
    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 800495e:	676b      	str	r3, [r5, #116]	@ 0x74
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8004960:	6010      	str	r0, [r2, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004962:	604b      	str	r3, [r1, #4]
 8004964:	e10c      	b.n	8004b80 <HAL_DMA_Init+0x464>
 8004966:	bf00      	nop
 8004968:	40020010 	.word	0x40020010
 800496c:	40020028 	.word	0x40020028
 8004970:	fe10803f 	.word	0xfe10803f
 8004974:	58025494 	.word	0x58025494
 8004978:	58025444 	.word	0x58025444
 800497c:	5802541c 	.word	0x5802541c
 8004980:	5802546c 	.word	0x5802546c
 8004984:	58025408 	.word	0x58025408
 8004988:	40020040 	.word	0x40020040
 800498c:	400204b8 	.word	0x400204b8
 8004990:	1600963f 	.word	0x1600963f
 8004994:	58025940 	.word	0x58025940
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004998:	3318      	adds	r3, #24
 800499a:	429c      	cmp	r4, r3
 800499c:	f43f aed3 	beq.w	8004746 <HAL_DMA_Init+0x2a>
 80049a0:	3318      	adds	r3, #24
 80049a2:	429c      	cmp	r4, r3
 80049a4:	f43f aecf 	beq.w	8004746 <HAL_DMA_Init+0x2a>
 80049a8:	3318      	adds	r3, #24
 80049aa:	429c      	cmp	r4, r3
 80049ac:	f43f aecb 	beq.w	8004746 <HAL_DMA_Init+0x2a>
 80049b0:	3318      	adds	r3, #24
 80049b2:	429c      	cmp	r4, r3
 80049b4:	f43f aec7 	beq.w	8004746 <HAL_DMA_Init+0x2a>
 80049b8:	3318      	adds	r3, #24
 80049ba:	429c      	cmp	r4, r3
 80049bc:	f43f aec3 	beq.w	8004746 <HAL_DMA_Init+0x2a>
 80049c0:	3318      	adds	r3, #24
 80049c2:	429c      	cmp	r4, r3
 80049c4:	f43f aebf 	beq.w	8004746 <HAL_DMA_Init+0x2a>
 80049c8:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 80049cc:	429c      	cmp	r4, r3
 80049ce:	f43f aeba 	beq.w	8004746 <HAL_DMA_Init+0x2a>
 80049d2:	3318      	adds	r3, #24
 80049d4:	429c      	cmp	r4, r3
 80049d6:	f43f aeb6 	beq.w	8004746 <HAL_DMA_Init+0x2a>
 80049da:	3318      	adds	r3, #24
 80049dc:	429c      	cmp	r4, r3
 80049de:	f43f aeb2 	beq.w	8004746 <HAL_DMA_Init+0x2a>
 80049e2:	3318      	adds	r3, #24
 80049e4:	429c      	cmp	r4, r3
 80049e6:	f43f aeae 	beq.w	8004746 <HAL_DMA_Init+0x2a>
 80049ea:	3318      	adds	r3, #24
 80049ec:	429c      	cmp	r4, r3
 80049ee:	f43f aeaa 	beq.w	8004746 <HAL_DMA_Init+0x2a>
 80049f2:	3318      	adds	r3, #24
 80049f4:	429c      	cmp	r4, r3
 80049f6:	f43f aea6 	beq.w	8004746 <HAL_DMA_Init+0x2a>
 80049fa:	3318      	adds	r3, #24
 80049fc:	429c      	cmp	r4, r3
 80049fe:	f43f aea2 	beq.w	8004746 <HAL_DMA_Init+0x2a>
 8004a02:	3318      	adds	r3, #24
 8004a04:	429c      	cmp	r4, r3
 8004a06:	f43f ae9e 	beq.w	8004746 <HAL_DMA_Init+0x2a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8004a0a:	4b84      	ldr	r3, [pc, #528]	@ (8004c1c <HAL_DMA_Init+0x500>)
 8004a0c:	4884      	ldr	r0, [pc, #528]	@ (8004c20 <HAL_DMA_Init+0x504>)
 8004a0e:	eba4 0b03 	sub.w	fp, r4, r3
 8004a12:	4b84      	ldr	r3, [pc, #528]	@ (8004c24 <HAL_DMA_Init+0x508>)
 8004a14:	4a84      	ldr	r2, [pc, #528]	@ (8004c28 <HAL_DMA_Init+0x50c>)
 8004a16:	429c      	cmp	r4, r3
 8004a18:	bf18      	it	ne
 8004a1a:	4284      	cmpne	r4, r0
 8004a1c:	f103 0314 	add.w	r3, r3, #20
 8004a20:	fabb fb8b 	clz	fp, fp
 8004a24:	eba4 0202 	sub.w	r2, r4, r2
 8004a28:	bf0c      	ite	eq
 8004a2a:	2001      	moveq	r0, #1
 8004a2c:	2000      	movne	r0, #0
 8004a2e:	ea4f 1b5b 	mov.w	fp, fp, lsr #5
 8004a32:	fab2 f282 	clz	r2, r2
 8004a36:	429c      	cmp	r4, r3
 8004a38:	bf08      	it	eq
 8004a3a:	f040 0001 	orreq.w	r0, r0, #1
 8004a3e:	3314      	adds	r3, #20
 8004a40:	497a      	ldr	r1, [pc, #488]	@ (8004c2c <HAL_DMA_Init+0x510>)
 8004a42:	0952      	lsrs	r2, r2, #5
 8004a44:	429c      	cmp	r4, r3
 8004a46:	bf08      	it	eq
 8004a48:	f040 0001 	orreq.w	r0, r0, #1
 8004a4c:	3314      	adds	r3, #20
 8004a4e:	1a61      	subs	r1, r4, r1
 8004a50:	4f77      	ldr	r7, [pc, #476]	@ (8004c30 <HAL_DMA_Init+0x514>)
 8004a52:	429c      	cmp	r4, r3
 8004a54:	bf08      	it	eq
 8004a56:	f040 0001 	orreq.w	r0, r0, #1
 8004a5a:	3314      	adds	r3, #20
 8004a5c:	fab1 f181 	clz	r1, r1
 8004a60:	eba4 0907 	sub.w	r9, r4, r7
 8004a64:	429c      	cmp	r4, r3
 8004a66:	bf08      	it	eq
 8004a68:	f040 0001 	orreq.w	r0, r0, #1
 8004a6c:	3314      	adds	r3, #20
 8004a6e:	3714      	adds	r7, #20
 8004a70:	0949      	lsrs	r1, r1, #5
 8004a72:	429c      	cmp	r4, r3
 8004a74:	bf08      	it	eq
 8004a76:	f040 0001 	orreq.w	r0, r0, #1
 8004a7a:	3314      	adds	r3, #20
 8004a7c:	eba4 0a07 	sub.w	sl, r4, r7
 8004a80:	fab9 f989 	clz	r9, r9
 8004a84:	429c      	cmp	r4, r3
 8004a86:	bf08      	it	eq
 8004a88:	f040 0001 	orreq.w	r0, r0, #1
 8004a8c:	4b69      	ldr	r3, [pc, #420]	@ (8004c34 <HAL_DMA_Init+0x518>)
 8004a8e:	3714      	adds	r7, #20
 8004a90:	ea4f 1959 	mov.w	r9, r9, lsr #5
 8004a94:	eba4 0803 	sub.w	r8, r4, r3
 8004a98:	ea4b 0000 	orr.w	r0, fp, r0
 8004a9c:	3328      	adds	r3, #40	@ 0x28
 8004a9e:	faba fa8a 	clz	sl, sl
 8004aa2:	fab8 f888 	clz	r8, r8
 8004aa6:	4310      	orrs	r0, r2
 8004aa8:	1ae3      	subs	r3, r4, r3
 8004aaa:	1be7      	subs	r7, r4, r7
 8004aac:	ea4f 1858 	mov.w	r8, r8, lsr #5
 8004ab0:	fab3 f383 	clz	r3, r3
 8004ab4:	ea4f 1a5a 	mov.w	sl, sl, lsr #5
 8004ab8:	ea48 0000 	orr.w	r0, r8, r0
 8004abc:	fab7 f787 	clz	r7, r7
 8004ac0:	095b      	lsrs	r3, r3, #5
 8004ac2:	4308      	orrs	r0, r1
 8004ac4:	097f      	lsrs	r7, r7, #5
 8004ac6:	4318      	orrs	r0, r3
 8004ac8:	9700      	str	r7, [sp, #0]
 8004aca:	ea49 0000 	orr.w	r0, r9, r0
 8004ace:	ea5a 0000 	orrs.w	r0, sl, r0
 8004ad2:	d102      	bne.n	8004ada <HAL_DMA_Init+0x3be>
 8004ad4:	2f00      	cmp	r7, #0
 8004ad6:	f000 809b 	beq.w	8004c10 <HAL_DMA_Init+0x4f4>
    hdma->State = HAL_DMA_STATE_BUSY;
 8004ada:	2002      	movs	r0, #2
 8004adc:	f885 0035 	strb.w	r0, [r5, #53]	@ 0x35
    __HAL_UNLOCK(hdma);
 8004ae0:	2000      	movs	r0, #0
 8004ae2:	f885 0034 	strb.w	r0, [r5, #52]	@ 0x34
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8004ae6:	4854      	ldr	r0, [pc, #336]	@ (8004c38 <HAL_DMA_Init+0x51c>)
 8004ae8:	4607      	mov	r7, r0
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8004aea:	6820      	ldr	r0, [r4, #0]
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8004aec:	4038      	ands	r0, r7
 8004aee:	4607      	mov	r7, r0
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8004af0:	68a8      	ldr	r0, [r5, #8]
 8004af2:	2840      	cmp	r0, #64	@ 0x40
 8004af4:	f000 808a 	beq.w	8004c0c <HAL_DMA_Init+0x4f0>
 8004af8:	f1a0 0080 	sub.w	r0, r0, #128	@ 0x80
 8004afc:	fab0 f080 	clz	r0, r0
 8004b00:	0940      	lsrs	r0, r0, #5
 8004b02:	0380      	lsls	r0, r0, #14
 8004b04:	9301      	str	r3, [sp, #4]
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8004b06:	692b      	ldr	r3, [r5, #16]
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8004b08:	f8df e140 	ldr.w	lr, [pc, #320]	@ 8004c4c <HAL_DMA_Init+0x530>
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8004b0c:	ea4f 0cd3 	mov.w	ip, r3, lsr #3
 8004b10:	68eb      	ldr	r3, [r5, #12]
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8004b12:	44a6      	add	lr, r4
 8004b14:	ea4c 0cd3 	orr.w	ip, ip, r3, lsr #3
 8004b18:	696b      	ldr	r3, [r5, #20]
 8004b1a:	ea4c 0cd3 	orr.w	ip, ip, r3, lsr #3
 8004b1e:	69ab      	ldr	r3, [r5, #24]
 8004b20:	ea4c 0cd3 	orr.w	ip, ip, r3, lsr #3
 8004b24:	69eb      	ldr	r3, [r5, #28]
 8004b26:	ea4c 0cd3 	orr.w	ip, ip, r3, lsr #3
 8004b2a:	6a2b      	ldr	r3, [r5, #32]
 8004b2c:	ea4c 1c13 	orr.w	ip, ip, r3, lsr #4
 8004b30:	ea4c 0c07 	orr.w	ip, ip, r7
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8004b34:	ea40 000c 	orr.w	r0, r0, ip
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8004b38:	6020      	str	r0, [r4, #0]
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8004b3a:	4840      	ldr	r0, [pc, #256]	@ (8004c3c <HAL_DMA_Init+0x520>)
 8004b3c:	fba0 c00e 	umull	ip, r0, r0, lr
 8004b40:	0900      	lsrs	r0, r0, #4
 8004b42:	0080      	lsls	r0, r0, #2
 8004b44:	65e8      	str	r0, [r5, #92]	@ 0x5c
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004b46:	4628      	mov	r0, r5
 8004b48:	e9cd 1202 	strd	r1, r2, [sp, #8]
 8004b4c:	f7ff fcfe 	bl	800454c <DMA_CalcBaseAndBitshift>
 8004b50:	4684      	mov	ip, r0
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8004b52:	6de8      	ldr	r0, [r5, #92]	@ 0x5c
 8004b54:	9b01      	ldr	r3, [sp, #4]
 8004b56:	f000 0e1f 	and.w	lr, r0, #31
 8004b5a:	2001      	movs	r0, #1
 8004b5c:	fa00 f00e 	lsl.w	r0, r0, lr
 8004b60:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 8004b64:	f8cc 0004 	str.w	r0, [ip, #4]
 8004b68:	e684      	b.n	8004874 <HAL_DMA_Init+0x158>
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8004b6a:	2300      	movs	r3, #0
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004b6c:	6ea9      	ldr	r1, [r5, #104]	@ 0x68
 8004b6e:	e9d5 0218 	ldrd	r0, r2, [r5, #96]	@ 0x60
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8004b72:	606b      	str	r3, [r5, #4]
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004b74:	6003      	str	r3, [r0, #0]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004b76:	6051      	str	r1, [r2, #4]
      hdma->DMAmuxRequestGen = 0U;
 8004b78:	2300      	movs	r3, #0
 8004b7a:	e9c5 331b 	strd	r3, r3, [r5, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8004b7e:	676b      	str	r3, [r5, #116]	@ 0x74
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004b80:	2300      	movs	r3, #0
  hdma->State = HAL_DMA_STATE_READY;
 8004b82:	2201      	movs	r2, #1
  return HAL_OK;
 8004b84:	4618      	mov	r0, r3
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004b86:	656b      	str	r3, [r5, #84]	@ 0x54
  hdma->State = HAL_DMA_STATE_READY;
 8004b88:	f885 2035 	strb.w	r2, [r5, #53]	@ 0x35
}
 8004b8c:	b005      	add	sp, #20
 8004b8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004b92:	2220      	movs	r2, #32
        hdma->State = HAL_DMA_STATE_ERROR;
 8004b94:	2303      	movs	r3, #3
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004b96:	656a      	str	r2, [r5, #84]	@ 0x54
        hdma->State = HAL_DMA_STATE_ERROR;
 8004b98:	f885 3035 	strb.w	r3, [r5, #53]	@ 0x35
    return HAL_ERROR;
 8004b9c:	2001      	movs	r0, #1
}
 8004b9e:	b005      	add	sp, #20
 8004ba0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8004ba4:	4826      	ldr	r0, [pc, #152]	@ (8004c40 <HAL_DMA_Init+0x524>)
 8004ba6:	40f0      	lsrs	r0, r6
 8004ba8:	07c0      	lsls	r0, r0, #31
 8004baa:	f53f ae04 	bmi.w	80047b6 <HAL_DMA_Init+0x9a>
 8004bae:	e604      	b.n	80047ba <HAL_DMA_Init+0x9e>
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004bb0:	f5b2 5f00 	cmp.w	r2, #8192	@ 0x2000
 8004bb4:	d012      	beq.n	8004bdc <HAL_DMA_Init+0x4c0>
    switch (hdma->Init.FIFOThreshold)
 8004bb6:	2902      	cmp	r1, #2
 8004bb8:	d905      	bls.n	8004bc6 <HAL_DMA_Init+0x4aa>
 8004bba:	2903      	cmp	r1, #3
 8004bbc:	f47f ae13 	bne.w	80047e6 <HAL_DMA_Init+0xca>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004bc0:	01c2      	lsls	r2, r0, #7
 8004bc2:	f57f ae10 	bpl.w	80047e6 <HAL_DMA_Init+0xca>
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004bc6:	2240      	movs	r2, #64	@ 0x40
          hdma->State = HAL_DMA_STATE_READY;
 8004bc8:	2301      	movs	r3, #1
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004bca:	656a      	str	r2, [r5, #84]	@ 0x54
          hdma->State = HAL_DMA_STATE_READY;
 8004bcc:	f885 3035 	strb.w	r3, [r5, #53]	@ 0x35
          return HAL_ERROR;
 8004bd0:	e7e4      	b.n	8004b9c <HAL_DMA_Init+0x480>
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8004bd2:	3874      	subs	r0, #116	@ 0x74
 8004bd4:	2803      	cmp	r0, #3
 8004bd6:	f67f adee 	bls.w	80047b6 <HAL_DMA_Init+0x9a>
 8004bda:	e5ee      	b.n	80047ba <HAL_DMA_Init+0x9e>
    switch (hdma->Init.FIFOThreshold)
 8004bdc:	2903      	cmp	r1, #3
 8004bde:	f63f ae02 	bhi.w	80047e6 <HAL_DMA_Init+0xca>
 8004be2:	a201      	add	r2, pc, #4	@ (adr r2, 8004be8 <HAL_DMA_Init+0x4cc>)
 8004be4:	f852 f021 	ldr.w	pc, [r2, r1, lsl #2]
 8004be8:	08004bc7 	.word	0x08004bc7
 8004bec:	08004bc1 	.word	0x08004bc1
 8004bf0:	08004bc7 	.word	0x08004bc7
 8004bf4:	08004bf9 	.word	0x08004bf9
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004bf8:	f1b0 7fc0 	cmp.w	r0, #25165824	@ 0x1800000
 8004bfc:	f47f adf3 	bne.w	80047e6 <HAL_DMA_Init+0xca>
 8004c00:	e7e1      	b.n	8004bc6 <HAL_DMA_Init+0x4aa>
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004c02:	4b10      	ldr	r3, [pc, #64]	@ (8004c44 <HAL_DMA_Init+0x528>)
      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004c04:	4910      	ldr	r1, [pc, #64]	@ (8004c48 <HAL_DMA_Init+0x52c>)
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004c06:	4413      	add	r3, r2
 8004c08:	009a      	lsls	r2, r3, #2
      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004c0a:	e6a3      	b.n	8004954 <HAL_DMA_Init+0x238>
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8004c0c:	2010      	movs	r0, #16
 8004c0e:	e779      	b.n	8004b04 <HAL_DMA_Init+0x3e8>
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004c10:	2240      	movs	r2, #64	@ 0x40
    hdma->State     = HAL_DMA_STATE_ERROR;
 8004c12:	2303      	movs	r3, #3
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004c14:	656a      	str	r2, [r5, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8004c16:	f885 3035 	strb.w	r3, [r5, #53]	@ 0x35
    return HAL_ERROR;
 8004c1a:	e7bf      	b.n	8004b9c <HAL_DMA_Init+0x480>
 8004c1c:	58025408 	.word	0x58025408
 8004c20:	48022c08 	.word	0x48022c08
 8004c24:	48022c1c 	.word	0x48022c1c
 8004c28:	5802541c 	.word	0x5802541c
 8004c2c:	58025444 	.word	0x58025444
 8004c30:	5802546c 	.word	0x5802546c
 8004c34:	58025430 	.word	0x58025430
 8004c38:	fffe000f 	.word	0xfffe000f
 8004c3c:	cccccccd 	.word	0xcccccccd
 8004c40:	c3c0003f 	.word	0xc3c0003f
 8004c44:	1000823f 	.word	0x1000823f
 8004c48:	40020940 	.word	0x40020940
 8004c4c:	a7fdabf8 	.word	0xa7fdabf8

08004c50 <HAL_DMA_Start_IT>:
  if(hdma == NULL)
 8004c50:	2800      	cmp	r0, #0
 8004c52:	f000 8267 	beq.w	8005124 <HAL_DMA_Start_IT+0x4d4>
{
 8004c56:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  __HAL_LOCK(hdma);
 8004c5a:	f890 4034 	ldrb.w	r4, [r0, #52]	@ 0x34
{
 8004c5e:	b083      	sub	sp, #12
  __HAL_LOCK(hdma);
 8004c60:	2c01      	cmp	r4, #1
 8004c62:	f000 825b 	beq.w	800511c <HAL_DMA_Start_IT+0x4cc>
 8004c66:	2401      	movs	r4, #1
 8004c68:	f880 4034 	strb.w	r4, [r0, #52]	@ 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 8004c6c:	f890 4035 	ldrb.w	r4, [r0, #53]	@ 0x35
 8004c70:	2c01      	cmp	r4, #1
 8004c72:	d009      	beq.n	8004c88 <HAL_DMA_Start_IT+0x38>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8004c74:	f44f 6200 	mov.w	r2, #2048	@ 0x800
    __HAL_UNLOCK(hdma);
 8004c78:	2300      	movs	r3, #0
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8004c7a:	6542      	str	r2, [r0, #84]	@ 0x54
    __HAL_UNLOCK(hdma);
 8004c7c:	f880 3034 	strb.w	r3, [r0, #52]	@ 0x34
    return HAL_ERROR;
 8004c80:	2001      	movs	r0, #1
}
 8004c82:	b003      	add	sp, #12
 8004c84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 8004c88:	2402      	movs	r4, #2
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004c8a:	4e87      	ldr	r6, [pc, #540]	@ (8004ea8 <HAL_DMA_Start_IT+0x258>)
 8004c8c:	f8df 8220 	ldr.w	r8, [pc, #544]	@ 8004eb0 <HAL_DMA_Start_IT+0x260>
    hdma->State = HAL_DMA_STATE_BUSY;
 8004c90:	f880 4035 	strb.w	r4, [r0, #53]	@ 0x35
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004c94:	2400      	movs	r4, #0
    __HAL_DMA_DISABLE(hdma);
 8004c96:	4d85      	ldr	r5, [pc, #532]	@ (8004eac <HAL_DMA_Start_IT+0x25c>)
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004c98:	6544      	str	r4, [r0, #84]	@ 0x54
    __HAL_DMA_DISABLE(hdma);
 8004c9a:	6804      	ldr	r4, [r0, #0]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004c9c:	f8df 9214 	ldr.w	r9, [pc, #532]	@ 8004eb4 <HAL_DMA_Start_IT+0x264>
 8004ca0:	4544      	cmp	r4, r8
 8004ca2:	bf18      	it	ne
 8004ca4:	42b4      	cmpne	r4, r6
    __HAL_DMA_DISABLE(hdma);
 8004ca6:	f8df c220 	ldr.w	ip, [pc, #544]	@ 8004ec8 <HAL_DMA_Start_IT+0x278>
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004caa:	6d86      	ldr	r6, [r0, #88]	@ 0x58
 8004cac:	bf0c      	ite	eq
 8004cae:	f04f 0b01 	moveq.w	fp, #1
 8004cb2:	f04f 0b00 	movne.w	fp, #0
 8004cb6:	9601      	str	r6, [sp, #4]
 8004cb8:	454c      	cmp	r4, r9
 8004cba:	bf14      	ite	ne
 8004cbc:	46de      	movne	lr, fp
 8004cbe:	f04b 0e01 	orreq.w	lr, fp, #1
    __HAL_DMA_DISABLE(hdma);
 8004cc2:	42ac      	cmp	r4, r5
 8004cc4:	bf18      	it	ne
 8004cc6:	4564      	cmpne	r4, ip
 8004cc8:	bf0c      	ite	eq
 8004cca:	2501      	moveq	r5, #1
 8004ccc:	2500      	movne	r5, #0
 8004cce:	f040 80fd 	bne.w	8004ecc <HAL_DMA_Start_IT+0x27c>
 8004cd2:	f8d4 c000 	ldr.w	ip, [r4]
 8004cd6:	f02c 0c01 	bic.w	ip, ip, #1
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004cda:	e9d0 7619 	ldrd	r7, r6, [r0, #100]	@ 0x64
    __HAL_DMA_DISABLE(hdma);
 8004cde:	f8c4 c000 	str.w	ip, [r4]
    if(hdma->DMAmuxRequestGen != 0U)
 8004ce2:	f8d0 c06c 	ldr.w	ip, [r0, #108]	@ 0x6c
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004ce6:	607e      	str	r6, [r7, #4]
    if(hdma->DMAmuxRequestGen != 0U)
 8004ce8:	f1bc 0f00 	cmp.w	ip, #0
 8004cec:	d002      	beq.n	8004cf4 <HAL_DMA_Start_IT+0xa4>
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004cee:	e9d0 671c 	ldrd	r6, r7, [r0, #112]	@ 0x70
 8004cf2:	6077      	str	r7, [r6, #4]
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8004cf4:	6dc7      	ldr	r7, [r0, #92]	@ 0x5c
 8004cf6:	f04f 083f 	mov.w	r8, #63	@ 0x3f
 8004cfa:	9e01      	ldr	r6, [sp, #4]
 8004cfc:	f007 091f 	and.w	r9, r7, #31
 8004d00:	fa08 f809 	lsl.w	r8, r8, r9
 8004d04:	f8c6 8008 	str.w	r8, [r6, #8]
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004d08:	6827      	ldr	r7, [r4, #0]
 8004d0a:	f427 2780 	bic.w	r7, r7, #262144	@ 0x40000
 8004d0e:	6027      	str	r7, [r4, #0]
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8004d10:	6063      	str	r3, [r4, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004d12:	6883      	ldr	r3, [r0, #8]
 8004d14:	2b40      	cmp	r3, #64	@ 0x40
 8004d16:	f000 8207 	beq.w	8005128 <HAL_DMA_Start_IT+0x4d8>
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8004d1a:	60a1      	str	r1, [r4, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8004d1c:	60e2      	str	r2, [r4, #12]
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004d1e:	2d00      	cmp	r5, #0
 8004d20:	f040 81e6 	bne.w	80050f0 <HAL_DMA_Start_IT+0x4a0>
 8004d24:	4a62      	ldr	r2, [pc, #392]	@ (8004eb0 <HAL_DMA_Start_IT+0x260>)
      if(hdma->XferHalfCpltCallback != NULL)
 8004d26:	6c03      	ldr	r3, [r0, #64]	@ 0x40
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004d28:	4294      	cmp	r4, r2
 8004d2a:	f000 8223 	beq.w	8005174 <HAL_DMA_Start_IT+0x524>
 8004d2e:	4a61      	ldr	r2, [pc, #388]	@ (8004eb4 <HAL_DMA_Start_IT+0x264>)
 8004d30:	4294      	cmp	r4, r2
 8004d32:	f000 8251 	beq.w	80051d8 <HAL_DMA_Start_IT+0x588>
 8004d36:	f1bb 0f00 	cmp.w	fp, #0
 8004d3a:	f040 820c 	bne.w	8005156 <HAL_DMA_Start_IT+0x506>
 8004d3e:	4a5e      	ldr	r2, [pc, #376]	@ (8004eb8 <HAL_DMA_Start_IT+0x268>)
      if(hdma->XferHalfCpltCallback != NULL)
 8004d40:	4619      	mov	r1, r3
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004d42:	4294      	cmp	r4, r2
 8004d44:	f000 8252 	beq.w	80051ec <HAL_DMA_Start_IT+0x59c>
 8004d48:	4a5c      	ldr	r2, [pc, #368]	@ (8004ebc <HAL_DMA_Start_IT+0x26c>)
 8004d4a:	4294      	cmp	r4, r2
 8004d4c:	f000 8282 	beq.w	8005254 <HAL_DMA_Start_IT+0x604>
 8004d50:	3218      	adds	r2, #24
 8004d52:	4294      	cmp	r4, r2
 8004d54:	f000 829f 	beq.w	8005296 <HAL_DMA_Start_IT+0x646>
 8004d58:	f502 7256 	add.w	r2, r2, #856	@ 0x358
 8004d5c:	4294      	cmp	r4, r2
 8004d5e:	f000 82a7 	beq.w	80052b0 <HAL_DMA_Start_IT+0x660>
 8004d62:	4b57      	ldr	r3, [pc, #348]	@ (8004ec0 <HAL_DMA_Start_IT+0x270>)
 8004d64:	429c      	cmp	r4, r3
 8004d66:	f000 8340 	beq.w	80053ea <HAL_DMA_Start_IT+0x79a>
 8004d6a:	3318      	adds	r3, #24
 8004d6c:	429c      	cmp	r4, r3
 8004d6e:	f000 8347 	beq.w	8005400 <HAL_DMA_Start_IT+0x7b0>
 8004d72:	3318      	adds	r3, #24
 8004d74:	429c      	cmp	r4, r3
 8004d76:	f000 8357 	beq.w	8005428 <HAL_DMA_Start_IT+0x7d8>
 8004d7a:	3318      	adds	r3, #24
 8004d7c:	429c      	cmp	r4, r3
 8004d7e:	f000 8370 	beq.w	8005462 <HAL_DMA_Start_IT+0x812>
 8004d82:	3318      	adds	r3, #24
 8004d84:	429c      	cmp	r4, r3
 8004d86:	f000 839b 	beq.w	80054c0 <HAL_DMA_Start_IT+0x870>
 8004d8a:	3318      	adds	r3, #24
 8004d8c:	429c      	cmp	r4, r3
 8004d8e:	f000 83ad 	beq.w	80054ec <HAL_DMA_Start_IT+0x89c>
 8004d92:	3318      	adds	r3, #24
 8004d94:	429c      	cmp	r4, r3
 8004d96:	f000 83bf 	beq.w	8005518 <HAL_DMA_Start_IT+0x8c8>
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8004d9a:	6823      	ldr	r3, [r4, #0]
 8004d9c:	f023 030e 	bic.w	r3, r3, #14
 8004da0:	f043 030a 	orr.w	r3, r3, #10
 8004da4:	6023      	str	r3, [r4, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 8004da6:	b119      	cbz	r1, 8004db0 <HAL_DMA_Start_IT+0x160>
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8004da8:	6823      	ldr	r3, [r4, #0]
 8004daa:	f043 0304 	orr.w	r3, r3, #4
 8004dae:	6023      	str	r3, [r4, #0]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004db0:	4b42      	ldr	r3, [pc, #264]	@ (8004ebc <HAL_DMA_Start_IT+0x26c>)
 8004db2:	4a41      	ldr	r2, [pc, #260]	@ (8004eb8 <HAL_DMA_Start_IT+0x268>)
 8004db4:	4294      	cmp	r4, r2
 8004db6:	bf18      	it	ne
 8004db8:	429c      	cmpne	r4, r3
 8004dba:	f102 0230 	add.w	r2, r2, #48	@ 0x30
 8004dbe:	bf0c      	ite	eq
 8004dc0:	2301      	moveq	r3, #1
 8004dc2:	2300      	movne	r3, #0
 8004dc4:	4294      	cmp	r4, r2
 8004dc6:	bf08      	it	eq
 8004dc8:	f043 0301 	orreq.w	r3, r3, #1
 8004dcc:	f502 7256 	add.w	r2, r2, #856	@ 0x358
 8004dd0:	4294      	cmp	r4, r2
 8004dd2:	bf08      	it	eq
 8004dd4:	f043 0301 	orreq.w	r3, r3, #1
 8004dd8:	3218      	adds	r2, #24
 8004dda:	4294      	cmp	r4, r2
 8004ddc:	bf08      	it	eq
 8004dde:	f043 0301 	orreq.w	r3, r3, #1
 8004de2:	3218      	adds	r2, #24
 8004de4:	4294      	cmp	r4, r2
 8004de6:	bf08      	it	eq
 8004de8:	f043 0301 	orreq.w	r3, r3, #1
 8004dec:	3218      	adds	r2, #24
 8004dee:	4294      	cmp	r4, r2
 8004df0:	bf08      	it	eq
 8004df2:	f043 0301 	orreq.w	r3, r3, #1
 8004df6:	3218      	adds	r2, #24
 8004df8:	4294      	cmp	r4, r2
 8004dfa:	bf08      	it	eq
 8004dfc:	f043 0301 	orreq.w	r3, r3, #1
 8004e00:	3218      	adds	r2, #24
 8004e02:	4294      	cmp	r4, r2
 8004e04:	bf08      	it	eq
 8004e06:	f043 0301 	orreq.w	r3, r3, #1
 8004e0a:	3218      	adds	r2, #24
 8004e0c:	4294      	cmp	r4, r2
 8004e0e:	bf08      	it	eq
 8004e10:	f043 0301 	orreq.w	r3, r3, #1
 8004e14:	3218      	adds	r2, #24
 8004e16:	4294      	cmp	r4, r2
 8004e18:	bf08      	it	eq
 8004e1a:	f043 0301 	orreq.w	r3, r3, #1
 8004e1e:	4a29      	ldr	r2, [pc, #164]	@ (8004ec4 <HAL_DMA_Start_IT+0x274>)
 8004e20:	4294      	cmp	r4, r2
 8004e22:	bf08      	it	eq
 8004e24:	f043 0301 	orreq.w	r3, r3, #1
 8004e28:	3214      	adds	r2, #20
 8004e2a:	4294      	cmp	r4, r2
 8004e2c:	bf08      	it	eq
 8004e2e:	f043 0301 	orreq.w	r3, r3, #1
 8004e32:	3214      	adds	r2, #20
 8004e34:	4294      	cmp	r4, r2
 8004e36:	bf08      	it	eq
 8004e38:	f043 0301 	orreq.w	r3, r3, #1
 8004e3c:	3214      	adds	r2, #20
 8004e3e:	4294      	cmp	r4, r2
 8004e40:	bf08      	it	eq
 8004e42:	f043 0301 	orreq.w	r3, r3, #1
 8004e46:	3214      	adds	r2, #20
 8004e48:	4294      	cmp	r4, r2
 8004e4a:	bf08      	it	eq
 8004e4c:	f043 0301 	orreq.w	r3, r3, #1
 8004e50:	3214      	adds	r2, #20
 8004e52:	4294      	cmp	r4, r2
 8004e54:	bf08      	it	eq
 8004e56:	f043 0301 	orreq.w	r3, r3, #1
 8004e5a:	3214      	adds	r2, #20
 8004e5c:	4294      	cmp	r4, r2
 8004e5e:	bf08      	it	eq
 8004e60:	f043 0301 	orreq.w	r3, r3, #1
 8004e64:	3214      	adds	r2, #20
 8004e66:	4294      	cmp	r4, r2
 8004e68:	bf08      	it	eq
 8004e6a:	f043 0301 	orreq.w	r3, r3, #1
 8004e6e:	b913      	cbnz	r3, 8004e76 <HAL_DMA_Start_IT+0x226>
 8004e70:	f1be 0f00 	cmp.w	lr, #0
 8004e74:	d00f      	beq.n	8004e96 <HAL_DMA_Start_IT+0x246>
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8004e76:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 8004e78:	f8d0 c06c 	ldr.w	ip, [r0, #108]	@ 0x6c
 8004e7c:	681a      	ldr	r2, [r3, #0]
 8004e7e:	03d2      	lsls	r2, r2, #15
 8004e80:	f100 8147 	bmi.w	8005112 <HAL_DMA_Start_IT+0x4c2>
      if(hdma->DMAmuxRequestGen != 0U)
 8004e84:	f1bc 0f00 	cmp.w	ip, #0
 8004e88:	d005      	beq.n	8004e96 <HAL_DMA_Start_IT+0x246>
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8004e8a:	f8dc 3000 	ldr.w	r3, [ip]
 8004e8e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004e92:	f8cc 3000 	str.w	r3, [ip]
    __HAL_DMA_ENABLE(hdma);
 8004e96:	6823      	ldr	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004e98:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 8004e9a:	f043 0301 	orr.w	r3, r3, #1
 8004e9e:	6023      	str	r3, [r4, #0]
}
 8004ea0:	b003      	add	sp, #12
 8004ea2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004ea6:	bf00      	nop
 8004ea8:	40020070 	.word	0x40020070
 8004eac:	40020028 	.word	0x40020028
 8004eb0:	40020040 	.word	0x40020040
 8004eb4:	40020058 	.word	0x40020058
 8004eb8:	40020088 	.word	0x40020088
 8004ebc:	400200a0 	.word	0x400200a0
 8004ec0:	40020428 	.word	0x40020428
 8004ec4:	58025408 	.word	0x58025408
 8004ec8:	40020010 	.word	0x40020010
    __HAL_DMA_DISABLE(hdma);
 8004ecc:	4544      	cmp	r4, r8
 8004ece:	f000 815b 	beq.w	8005188 <HAL_DMA_Start_IT+0x538>
 8004ed2:	454c      	cmp	r4, r9
 8004ed4:	f000 816c 	beq.w	80051b0 <HAL_DMA_Start_IT+0x560>
 8004ed8:	f1bb 0f00 	cmp.w	fp, #0
 8004edc:	f040 8127 	bne.w	800512e <HAL_DMA_Start_IT+0x4de>
 8004ee0:	f8df c59c 	ldr.w	ip, [pc, #1436]	@ 8005480 <HAL_DMA_Start_IT+0x830>
 8004ee4:	4564      	cmp	r4, ip
 8004ee6:	f000 818d 	beq.w	8005204 <HAL_DMA_Start_IT+0x5b4>
 8004eea:	f10c 0c18 	add.w	ip, ip, #24
 8004eee:	4564      	cmp	r4, ip
 8004ef0:	f000 819c 	beq.w	800522c <HAL_DMA_Start_IT+0x5dc>
 8004ef4:	f10c 0c18 	add.w	ip, ip, #24
 8004ef8:	4564      	cmp	r4, ip
 8004efa:	f000 81b8 	beq.w	800526e <HAL_DMA_Start_IT+0x61e>
 8004efe:	f50c 7c56 	add.w	ip, ip, #856	@ 0x358
 8004f02:	4564      	cmp	r4, ip
 8004f04:	f000 81df 	beq.w	80052c6 <HAL_DMA_Start_IT+0x676>
 8004f08:	f10c 0c18 	add.w	ip, ip, #24
 8004f0c:	4564      	cmp	r4, ip
 8004f0e:	f000 8263 	beq.w	80053d8 <HAL_DMA_Start_IT+0x788>
 8004f12:	f10c 0c18 	add.w	ip, ip, #24
 8004f16:	4564      	cmp	r4, ip
 8004f18:	f000 827d 	beq.w	8005416 <HAL_DMA_Start_IT+0x7c6>
 8004f1c:	f10c 0c18 	add.w	ip, ip, #24
 8004f20:	4564      	cmp	r4, ip
 8004f22:	f000 828c 	beq.w	800543e <HAL_DMA_Start_IT+0x7ee>
 8004f26:	f10c 0c18 	add.w	ip, ip, #24
 8004f2a:	4564      	cmp	r4, ip
 8004f2c:	f000 8290 	beq.w	8005450 <HAL_DMA_Start_IT+0x800>
 8004f30:	f10c 0c18 	add.w	ip, ip, #24
 8004f34:	4564      	cmp	r4, ip
 8004f36:	f000 82d0 	beq.w	80054da <HAL_DMA_Start_IT+0x88a>
 8004f3a:	f10c 0c18 	add.w	ip, ip, #24
 8004f3e:	4564      	cmp	r4, ip
 8004f40:	f000 82e1 	beq.w	8005506 <HAL_DMA_Start_IT+0x8b6>
 8004f44:	f10c 0c18 	add.w	ip, ip, #24
 8004f48:	4564      	cmp	r4, ip
 8004f4a:	f000 82f2 	beq.w	8005532 <HAL_DMA_Start_IT+0x8e2>
 8004f4e:	f8d4 c000 	ldr.w	ip, [r4]
 8004f52:	f02c 0c01 	bic.w	ip, ip, #1
 8004f56:	f8c4 c000 	str.w	ip, [r4]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004f5a:	f8df c528 	ldr.w	ip, [pc, #1320]	@ 8005484 <HAL_DMA_Start_IT+0x834>
 8004f5e:	4564      	cmp	r4, ip
 8004f60:	f040 81c8 	bne.w	80052f4 <HAL_DMA_Start_IT+0x6a4>
    if(hdma->DMAmuxRequestGen != 0U)
 8004f64:	f8d0 c06c 	ldr.w	ip, [r0, #108]	@ 0x6c
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004f68:	e9d0 6719 	ldrd	r6, r7, [r0, #100]	@ 0x64
 8004f6c:	6077      	str	r7, [r6, #4]
    if(hdma->DMAmuxRequestGen != 0U)
 8004f6e:	f1bc 0f00 	cmp.w	ip, #0
 8004f72:	f43f aebf 	beq.w	8004cf4 <HAL_DMA_Start_IT+0xa4>
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004f76:	e9d0 671c 	ldrd	r6, r7, [r0, #112]	@ 0x70
 8004f7a:	6077      	str	r7, [r6, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004f7c:	f8df 8500 	ldr.w	r8, [pc, #1280]	@ 8005480 <HAL_DMA_Start_IT+0x830>
 8004f80:	f8df 9504 	ldr.w	r9, [pc, #1284]	@ 8005488 <HAL_DMA_Start_IT+0x838>
 8004f84:	454c      	cmp	r4, r9
 8004f86:	bf18      	it	ne
 8004f88:	4544      	cmpne	r4, r8
 8004f8a:	f109 0918 	add.w	r9, r9, #24
 8004f8e:	bf0c      	ite	eq
 8004f90:	f04f 0801 	moveq.w	r8, #1
 8004f94:	f04f 0800 	movne.w	r8, #0
 8004f98:	454c      	cmp	r4, r9
 8004f9a:	bf08      	it	eq
 8004f9c:	f048 0801 	orreq.w	r8, r8, #1
 8004fa0:	f509 7956 	add.w	r9, r9, #856	@ 0x358
 8004fa4:	454c      	cmp	r4, r9
 8004fa6:	bf08      	it	eq
 8004fa8:	f048 0801 	orreq.w	r8, r8, #1
 8004fac:	f109 0918 	add.w	r9, r9, #24
 8004fb0:	454c      	cmp	r4, r9
 8004fb2:	bf08      	it	eq
 8004fb4:	f048 0801 	orreq.w	r8, r8, #1
 8004fb8:	f109 0918 	add.w	r9, r9, #24
 8004fbc:	454c      	cmp	r4, r9
 8004fbe:	bf08      	it	eq
 8004fc0:	f048 0801 	orreq.w	r8, r8, #1
 8004fc4:	f109 0918 	add.w	r9, r9, #24
 8004fc8:	454c      	cmp	r4, r9
 8004fca:	bf08      	it	eq
 8004fcc:	f048 0801 	orreq.w	r8, r8, #1
 8004fd0:	f109 0918 	add.w	r9, r9, #24
 8004fd4:	454c      	cmp	r4, r9
 8004fd6:	bf08      	it	eq
 8004fd8:	f048 0801 	orreq.w	r8, r8, #1
 8004fdc:	f109 0918 	add.w	r9, r9, #24
 8004fe0:	454c      	cmp	r4, r9
 8004fe2:	bf08      	it	eq
 8004fe4:	f048 0801 	orreq.w	r8, r8, #1
 8004fe8:	f109 0918 	add.w	r9, r9, #24
 8004fec:	454c      	cmp	r4, r9
 8004fee:	bf08      	it	eq
 8004ff0:	f048 0801 	orreq.w	r8, r8, #1
 8004ff4:	f1b8 0f00 	cmp.w	r8, #0
 8004ff8:	f47f ae7c 	bne.w	8004cf4 <HAL_DMA_Start_IT+0xa4>
 8004ffc:	f8df 848c 	ldr.w	r8, [pc, #1164]	@ 800548c <HAL_DMA_Start_IT+0x83c>
 8005000:	4544      	cmp	r4, r8
 8005002:	f43f ae77 	beq.w	8004cf4 <HAL_DMA_Start_IT+0xa4>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8005006:	f8df c488 	ldr.w	ip, [pc, #1160]	@ 8005490 <HAL_DMA_Start_IT+0x840>
 800500a:	f8df 8488 	ldr.w	r8, [pc, #1160]	@ 8005494 <HAL_DMA_Start_IT+0x844>
 800500e:	4544      	cmp	r4, r8
 8005010:	bf18      	it	ne
 8005012:	4564      	cmpne	r4, ip
 8005014:	f108 0814 	add.w	r8, r8, #20
 8005018:	bf0c      	ite	eq
 800501a:	f04f 0c01 	moveq.w	ip, #1
 800501e:	f04f 0c00 	movne.w	ip, #0
 8005022:	4544      	cmp	r4, r8
 8005024:	bf08      	it	eq
 8005026:	f04c 0c01 	orreq.w	ip, ip, #1
 800502a:	f108 0814 	add.w	r8, r8, #20
 800502e:	4544      	cmp	r4, r8
 8005030:	bf08      	it	eq
 8005032:	f04c 0c01 	orreq.w	ip, ip, #1
 8005036:	f108 0814 	add.w	r8, r8, #20
 800503a:	4544      	cmp	r4, r8
 800503c:	bf08      	it	eq
 800503e:	f04c 0c01 	orreq.w	ip, ip, #1
 8005042:	f108 0814 	add.w	r8, r8, #20
 8005046:	4544      	cmp	r4, r8
 8005048:	bf08      	it	eq
 800504a:	f04c 0c01 	orreq.w	ip, ip, #1
 800504e:	f108 0814 	add.w	r8, r8, #20
 8005052:	4544      	cmp	r4, r8
 8005054:	bf08      	it	eq
 8005056:	f04c 0c01 	orreq.w	ip, ip, #1
 800505a:	f108 0814 	add.w	r8, r8, #20
 800505e:	4544      	cmp	r4, r8
 8005060:	bf08      	it	eq
 8005062:	f04c 0c01 	orreq.w	ip, ip, #1
 8005066:	f8df 8430 	ldr.w	r8, [pc, #1072]	@ 8005498 <HAL_DMA_Start_IT+0x848>
 800506a:	4544      	cmp	r4, r8
 800506c:	bf08      	it	eq
 800506e:	f04c 0c01 	orreq.w	ip, ip, #1
 8005072:	f108 0814 	add.w	r8, r8, #20
 8005076:	4544      	cmp	r4, r8
 8005078:	bf08      	it	eq
 800507a:	f04c 0c01 	orreq.w	ip, ip, #1
 800507e:	f108 0814 	add.w	r8, r8, #20
 8005082:	4544      	cmp	r4, r8
 8005084:	bf08      	it	eq
 8005086:	f04c 0c01 	orreq.w	ip, ip, #1
 800508a:	f108 0814 	add.w	r8, r8, #20
 800508e:	4544      	cmp	r4, r8
 8005090:	bf08      	it	eq
 8005092:	f04c 0c01 	orreq.w	ip, ip, #1
 8005096:	f108 0814 	add.w	r8, r8, #20
 800509a:	4544      	cmp	r4, r8
 800509c:	bf08      	it	eq
 800509e:	f04c 0c01 	orreq.w	ip, ip, #1
 80050a2:	f108 0814 	add.w	r8, r8, #20
 80050a6:	4544      	cmp	r4, r8
 80050a8:	bf08      	it	eq
 80050aa:	f04c 0c01 	orreq.w	ip, ip, #1
 80050ae:	f108 0814 	add.w	r8, r8, #20
 80050b2:	4544      	cmp	r4, r8
 80050b4:	bf08      	it	eq
 80050b6:	f04c 0c01 	orreq.w	ip, ip, #1
 80050ba:	f1bc 0f00 	cmp.w	ip, #0
 80050be:	d104      	bne.n	80050ca <HAL_DMA_Start_IT+0x47a>
 80050c0:	f8df c3d8 	ldr.w	ip, [pc, #984]	@ 800549c <HAL_DMA_Start_IT+0x84c>
 80050c4:	4564      	cmp	r4, ip
 80050c6:	f040 823f 	bne.w	8005548 <HAL_DMA_Start_IT+0x8f8>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80050ca:	6dc6      	ldr	r6, [r0, #92]	@ 0x5c
 80050cc:	f04f 0c01 	mov.w	ip, #1
 80050d0:	f006 081f 	and.w	r8, r6, #31
 80050d4:	9e01      	ldr	r6, [sp, #4]
 80050d6:	fa0c fc08 	lsl.w	ip, ip, r8
 80050da:	f8c6 c004 	str.w	ip, [r6, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 80050de:	6063      	str	r3, [r4, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80050e0:	6883      	ldr	r3, [r0, #8]
 80050e2:	2b40      	cmp	r3, #64	@ 0x40
 80050e4:	f000 822e 	beq.w	8005544 <HAL_DMA_Start_IT+0x8f4>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 80050e8:	60a1      	str	r1, [r4, #8]
      if(hdma->XferHalfCpltCallback != NULL)
 80050ea:	6c03      	ldr	r3, [r0, #64]	@ 0x40
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 80050ec:	60e2      	str	r2, [r4, #12]
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80050ee:	e61e      	b.n	8004d2e <HAL_DMA_Start_IT+0xde>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80050f0:	6823      	ldr	r3, [r4, #0]
 80050f2:	f023 031e 	bic.w	r3, r3, #30
 80050f6:	f043 0316 	orr.w	r3, r3, #22
 80050fa:	6023      	str	r3, [r4, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 80050fc:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 80050fe:	b11b      	cbz	r3, 8005108 <HAL_DMA_Start_IT+0x4b8>
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8005100:	6823      	ldr	r3, [r4, #0]
 8005102:	f043 0308 	orr.w	r3, r3, #8
 8005106:	6023      	str	r3, [r4, #0]
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8005108:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 800510a:	681a      	ldr	r2, [r3, #0]
 800510c:	03d2      	lsls	r2, r2, #15
 800510e:	f57f aeb9 	bpl.w	8004e84 <HAL_DMA_Start_IT+0x234>
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8005112:	681a      	ldr	r2, [r3, #0]
 8005114:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005118:	601a      	str	r2, [r3, #0]
 800511a:	e6b3      	b.n	8004e84 <HAL_DMA_Start_IT+0x234>
  __HAL_LOCK(hdma);
 800511c:	2002      	movs	r0, #2
}
 800511e:	b003      	add	sp, #12
 8005120:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    return HAL_ERROR;
 8005124:	2001      	movs	r0, #1
}
 8005126:	4770      	bx	lr
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8005128:	60a2      	str	r2, [r4, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 800512a:	60e1      	str	r1, [r4, #12]
 800512c:	e5f7      	b.n	8004d1e <HAL_DMA_Start_IT+0xce>
    __HAL_DMA_DISABLE(hdma);
 800512e:	f8df a348 	ldr.w	sl, [pc, #840]	@ 8005478 <HAL_DMA_Start_IT+0x828>
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005132:	f8d0 9064 	ldr.w	r9, [r0, #100]	@ 0x64
    __HAL_DMA_DISABLE(hdma);
 8005136:	f8da 8070 	ldr.w	r8, [sl, #112]	@ 0x70
    if(hdma->DMAmuxRequestGen != 0U)
 800513a:	f8d0 c06c 	ldr.w	ip, [r0, #108]	@ 0x6c
    __HAL_DMA_DISABLE(hdma);
 800513e:	f028 0801 	bic.w	r8, r8, #1
 8005142:	f8ca 8070 	str.w	r8, [sl, #112]	@ 0x70
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005146:	6e86      	ldr	r6, [r0, #104]	@ 0x68
 8005148:	f8c9 6004 	str.w	r6, [r9, #4]
    if(hdma->DMAmuxRequestGen != 0U)
 800514c:	f1bc 0f00 	cmp.w	ip, #0
 8005150:	f47f adcd 	bne.w	8004cee <HAL_DMA_Start_IT+0x9e>
 8005154:	e5ce      	b.n	8004cf4 <HAL_DMA_Start_IT+0xa4>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8005156:	49c8      	ldr	r1, [pc, #800]	@ (8005478 <HAL_DMA_Start_IT+0x828>)
 8005158:	6f0a      	ldr	r2, [r1, #112]	@ 0x70
 800515a:	f022 021e 	bic.w	r2, r2, #30
 800515e:	f042 0216 	orr.w	r2, r2, #22
 8005162:	670a      	str	r2, [r1, #112]	@ 0x70
      if(hdma->XferHalfCpltCallback != NULL)
 8005164:	2b00      	cmp	r3, #0
 8005166:	f43f ae86 	beq.w	8004e76 <HAL_DMA_Start_IT+0x226>
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 800516a:	6823      	ldr	r3, [r4, #0]
 800516c:	f043 0308 	orr.w	r3, r3, #8
 8005170:	6023      	str	r3, [r4, #0]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005172:	e61d      	b.n	8004db0 <HAL_DMA_Start_IT+0x160>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8005174:	49c0      	ldr	r1, [pc, #768]	@ (8005478 <HAL_DMA_Start_IT+0x828>)
 8005176:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 8005178:	f022 021e 	bic.w	r2, r2, #30
 800517c:	f042 0216 	orr.w	r2, r2, #22
 8005180:	640a      	str	r2, [r1, #64]	@ 0x40
      if(hdma->XferHalfCpltCallback != NULL)
 8005182:	2b00      	cmp	r3, #0
 8005184:	d1f1      	bne.n	800516a <HAL_DMA_Start_IT+0x51a>
 8005186:	e7bf      	b.n	8005108 <HAL_DMA_Start_IT+0x4b8>
    __HAL_DMA_DISABLE(hdma);
 8005188:	f8df a2ec 	ldr.w	sl, [pc, #748]	@ 8005478 <HAL_DMA_Start_IT+0x828>
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800518c:	f8d0 9064 	ldr.w	r9, [r0, #100]	@ 0x64
    __HAL_DMA_DISABLE(hdma);
 8005190:	f8da 8040 	ldr.w	r8, [sl, #64]	@ 0x40
    if(hdma->DMAmuxRequestGen != 0U)
 8005194:	f8d0 c06c 	ldr.w	ip, [r0, #108]	@ 0x6c
    __HAL_DMA_DISABLE(hdma);
 8005198:	f028 0801 	bic.w	r8, r8, #1
 800519c:	f8ca 8040 	str.w	r8, [sl, #64]	@ 0x40
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80051a0:	6e86      	ldr	r6, [r0, #104]	@ 0x68
 80051a2:	f8c9 6004 	str.w	r6, [r9, #4]
    if(hdma->DMAmuxRequestGen != 0U)
 80051a6:	f1bc 0f00 	cmp.w	ip, #0
 80051aa:	f47f ada0 	bne.w	8004cee <HAL_DMA_Start_IT+0x9e>
 80051ae:	e5a1      	b.n	8004cf4 <HAL_DMA_Start_IT+0xa4>
    __HAL_DMA_DISABLE(hdma);
 80051b0:	f8df a2c4 	ldr.w	sl, [pc, #708]	@ 8005478 <HAL_DMA_Start_IT+0x828>
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80051b4:	f8d0 9064 	ldr.w	r9, [r0, #100]	@ 0x64
    __HAL_DMA_DISABLE(hdma);
 80051b8:	f8da 8058 	ldr.w	r8, [sl, #88]	@ 0x58
    if(hdma->DMAmuxRequestGen != 0U)
 80051bc:	f8d0 c06c 	ldr.w	ip, [r0, #108]	@ 0x6c
    __HAL_DMA_DISABLE(hdma);
 80051c0:	f028 0801 	bic.w	r8, r8, #1
 80051c4:	f8ca 8058 	str.w	r8, [sl, #88]	@ 0x58
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80051c8:	6e86      	ldr	r6, [r0, #104]	@ 0x68
 80051ca:	f8c9 6004 	str.w	r6, [r9, #4]
    if(hdma->DMAmuxRequestGen != 0U)
 80051ce:	f1bc 0f00 	cmp.w	ip, #0
 80051d2:	f47f ad8c 	bne.w	8004cee <HAL_DMA_Start_IT+0x9e>
 80051d6:	e58d      	b.n	8004cf4 <HAL_DMA_Start_IT+0xa4>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80051d8:	49a7      	ldr	r1, [pc, #668]	@ (8005478 <HAL_DMA_Start_IT+0x828>)
 80051da:	6d8a      	ldr	r2, [r1, #88]	@ 0x58
 80051dc:	f022 021e 	bic.w	r2, r2, #30
 80051e0:	f042 0216 	orr.w	r2, r2, #22
 80051e4:	658a      	str	r2, [r1, #88]	@ 0x58
      if(hdma->XferHalfCpltCallback != NULL)
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d1bf      	bne.n	800516a <HAL_DMA_Start_IT+0x51a>
 80051ea:	e644      	b.n	8004e76 <HAL_DMA_Start_IT+0x226>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80051ec:	49a2      	ldr	r1, [pc, #648]	@ (8005478 <HAL_DMA_Start_IT+0x828>)
 80051ee:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80051f2:	f022 021e 	bic.w	r2, r2, #30
 80051f6:	f042 0216 	orr.w	r2, r2, #22
 80051fa:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
      if(hdma->XferHalfCpltCallback != NULL)
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d1b3      	bne.n	800516a <HAL_DMA_Start_IT+0x51a>
 8005202:	e638      	b.n	8004e76 <HAL_DMA_Start_IT+0x226>
    __HAL_DMA_DISABLE(hdma);
 8005204:	f8df a270 	ldr.w	sl, [pc, #624]	@ 8005478 <HAL_DMA_Start_IT+0x828>
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005208:	f8d0 9064 	ldr.w	r9, [r0, #100]	@ 0x64
    __HAL_DMA_DISABLE(hdma);
 800520c:	f8da 8088 	ldr.w	r8, [sl, #136]	@ 0x88
    if(hdma->DMAmuxRequestGen != 0U)
 8005210:	f8d0 c06c 	ldr.w	ip, [r0, #108]	@ 0x6c
    __HAL_DMA_DISABLE(hdma);
 8005214:	f028 0801 	bic.w	r8, r8, #1
 8005218:	f8ca 8088 	str.w	r8, [sl, #136]	@ 0x88
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800521c:	6e86      	ldr	r6, [r0, #104]	@ 0x68
 800521e:	f8c9 6004 	str.w	r6, [r9, #4]
    if(hdma->DMAmuxRequestGen != 0U)
 8005222:	f1bc 0f00 	cmp.w	ip, #0
 8005226:	f47f aea6 	bne.w	8004f76 <HAL_DMA_Start_IT+0x326>
 800522a:	e6a7      	b.n	8004f7c <HAL_DMA_Start_IT+0x32c>
    __HAL_DMA_DISABLE(hdma);
 800522c:	f8df a248 	ldr.w	sl, [pc, #584]	@ 8005478 <HAL_DMA_Start_IT+0x828>
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005230:	f8d0 9064 	ldr.w	r9, [r0, #100]	@ 0x64
    __HAL_DMA_DISABLE(hdma);
 8005234:	f8da 80a0 	ldr.w	r8, [sl, #160]	@ 0xa0
    if(hdma->DMAmuxRequestGen != 0U)
 8005238:	f8d0 c06c 	ldr.w	ip, [r0, #108]	@ 0x6c
    __HAL_DMA_DISABLE(hdma);
 800523c:	f028 0801 	bic.w	r8, r8, #1
 8005240:	f8ca 80a0 	str.w	r8, [sl, #160]	@ 0xa0
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005244:	6e86      	ldr	r6, [r0, #104]	@ 0x68
 8005246:	f8c9 6004 	str.w	r6, [r9, #4]
    if(hdma->DMAmuxRequestGen != 0U)
 800524a:	f1bc 0f00 	cmp.w	ip, #0
 800524e:	f47f ae92 	bne.w	8004f76 <HAL_DMA_Start_IT+0x326>
 8005252:	e693      	b.n	8004f7c <HAL_DMA_Start_IT+0x32c>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8005254:	4988      	ldr	r1, [pc, #544]	@ (8005478 <HAL_DMA_Start_IT+0x828>)
 8005256:	f8d1 20a0 	ldr.w	r2, [r1, #160]	@ 0xa0
 800525a:	f022 021e 	bic.w	r2, r2, #30
 800525e:	f042 0216 	orr.w	r2, r2, #22
 8005262:	f8c1 20a0 	str.w	r2, [r1, #160]	@ 0xa0
      if(hdma->XferHalfCpltCallback != NULL)
 8005266:	2b00      	cmp	r3, #0
 8005268:	f47f af7f 	bne.w	800516a <HAL_DMA_Start_IT+0x51a>
 800526c:	e603      	b.n	8004e76 <HAL_DMA_Start_IT+0x226>
    __HAL_DMA_DISABLE(hdma);
 800526e:	f8df a208 	ldr.w	sl, [pc, #520]	@ 8005478 <HAL_DMA_Start_IT+0x828>
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005272:	f8d0 9064 	ldr.w	r9, [r0, #100]	@ 0x64
    __HAL_DMA_DISABLE(hdma);
 8005276:	f8da 80b8 	ldr.w	r8, [sl, #184]	@ 0xb8
    if(hdma->DMAmuxRequestGen != 0U)
 800527a:	f8d0 c06c 	ldr.w	ip, [r0, #108]	@ 0x6c
    __HAL_DMA_DISABLE(hdma);
 800527e:	f028 0801 	bic.w	r8, r8, #1
 8005282:	f8ca 80b8 	str.w	r8, [sl, #184]	@ 0xb8
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005286:	6e86      	ldr	r6, [r0, #104]	@ 0x68
 8005288:	f8c9 6004 	str.w	r6, [r9, #4]
    if(hdma->DMAmuxRequestGen != 0U)
 800528c:	f1bc 0f00 	cmp.w	ip, #0
 8005290:	f47f ae71 	bne.w	8004f76 <HAL_DMA_Start_IT+0x326>
 8005294:	e672      	b.n	8004f7c <HAL_DMA_Start_IT+0x32c>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8005296:	4978      	ldr	r1, [pc, #480]	@ (8005478 <HAL_DMA_Start_IT+0x828>)
 8005298:	f8d1 20b8 	ldr.w	r2, [r1, #184]	@ 0xb8
 800529c:	f022 021e 	bic.w	r2, r2, #30
 80052a0:	f042 0216 	orr.w	r2, r2, #22
 80052a4:	f8c1 20b8 	str.w	r2, [r1, #184]	@ 0xb8
      if(hdma->XferHalfCpltCallback != NULL)
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	f47f af5e 	bne.w	800516a <HAL_DMA_Start_IT+0x51a>
 80052ae:	e5e2      	b.n	8004e76 <HAL_DMA_Start_IT+0x226>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80052b0:	4972      	ldr	r1, [pc, #456]	@ (800547c <HAL_DMA_Start_IT+0x82c>)
 80052b2:	690a      	ldr	r2, [r1, #16]
 80052b4:	f022 021e 	bic.w	r2, r2, #30
 80052b8:	f042 0216 	orr.w	r2, r2, #22
 80052bc:	610a      	str	r2, [r1, #16]
      if(hdma->XferHalfCpltCallback != NULL)
 80052be:	2b00      	cmp	r3, #0
 80052c0:	f47f af53 	bne.w	800516a <HAL_DMA_Start_IT+0x51a>
 80052c4:	e5d7      	b.n	8004e76 <HAL_DMA_Start_IT+0x226>
    __HAL_DMA_DISABLE(hdma);
 80052c6:	f8df 81b4 	ldr.w	r8, [pc, #436]	@ 800547c <HAL_DMA_Start_IT+0x82c>
 80052ca:	f8d8 c010 	ldr.w	ip, [r8, #16]
 80052ce:	f02c 0c01 	bic.w	ip, ip, #1
 80052d2:	f8c8 c010 	str.w	ip, [r8, #16]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80052d6:	f8df c1c8 	ldr.w	ip, [pc, #456]	@ 80054a0 <HAL_DMA_Start_IT+0x850>
 80052da:	4564      	cmp	r4, ip
 80052dc:	f43f ae42 	beq.w	8004f64 <HAL_DMA_Start_IT+0x314>
 80052e0:	f10c 0c18 	add.w	ip, ip, #24
 80052e4:	4564      	cmp	r4, ip
 80052e6:	f43f ae3d 	beq.w	8004f64 <HAL_DMA_Start_IT+0x314>
 80052ea:	f10c 0c18 	add.w	ip, ip, #24
 80052ee:	4564      	cmp	r4, ip
 80052f0:	f43f ae38 	beq.w	8004f64 <HAL_DMA_Start_IT+0x314>
 80052f4:	f8df c1ac 	ldr.w	ip, [pc, #428]	@ 80054a4 <HAL_DMA_Start_IT+0x854>
 80052f8:	4564      	cmp	r4, ip
 80052fa:	f43f ae33 	beq.w	8004f64 <HAL_DMA_Start_IT+0x314>
 80052fe:	f10c 0c18 	add.w	ip, ip, #24
 8005302:	4564      	cmp	r4, ip
 8005304:	f43f ae2e 	beq.w	8004f64 <HAL_DMA_Start_IT+0x314>
 8005308:	f10c 0c18 	add.w	ip, ip, #24
 800530c:	4564      	cmp	r4, ip
 800530e:	f43f ae29 	beq.w	8004f64 <HAL_DMA_Start_IT+0x314>
 8005312:	f10c 0c18 	add.w	ip, ip, #24
 8005316:	4564      	cmp	r4, ip
 8005318:	f43f ae24 	beq.w	8004f64 <HAL_DMA_Start_IT+0x314>
 800531c:	f8df c178 	ldr.w	ip, [pc, #376]	@ 8005498 <HAL_DMA_Start_IT+0x848>
 8005320:	4564      	cmp	r4, ip
 8005322:	f000 80c3 	beq.w	80054ac <HAL_DMA_Start_IT+0x85c>
 8005326:	f10c 0c14 	add.w	ip, ip, #20
 800532a:	4564      	cmp	r4, ip
 800532c:	f000 80be 	beq.w	80054ac <HAL_DMA_Start_IT+0x85c>
 8005330:	f10c 0c14 	add.w	ip, ip, #20
 8005334:	4564      	cmp	r4, ip
 8005336:	f000 80b9 	beq.w	80054ac <HAL_DMA_Start_IT+0x85c>
 800533a:	f10c 0c14 	add.w	ip, ip, #20
 800533e:	4564      	cmp	r4, ip
 8005340:	f000 80b4 	beq.w	80054ac <HAL_DMA_Start_IT+0x85c>
 8005344:	f10c 0c14 	add.w	ip, ip, #20
 8005348:	4564      	cmp	r4, ip
 800534a:	f000 80af 	beq.w	80054ac <HAL_DMA_Start_IT+0x85c>
 800534e:	f10c 0c14 	add.w	ip, ip, #20
 8005352:	4564      	cmp	r4, ip
 8005354:	f000 80aa 	beq.w	80054ac <HAL_DMA_Start_IT+0x85c>
 8005358:	f10c 0c14 	add.w	ip, ip, #20
 800535c:	4564      	cmp	r4, ip
 800535e:	f000 80a5 	beq.w	80054ac <HAL_DMA_Start_IT+0x85c>
 8005362:	f10c 0c14 	add.w	ip, ip, #20
 8005366:	4564      	cmp	r4, ip
 8005368:	f000 80a0 	beq.w	80054ac <HAL_DMA_Start_IT+0x85c>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800536c:	f8df c124 	ldr.w	ip, [pc, #292]	@ 8005494 <HAL_DMA_Start_IT+0x844>
 8005370:	f8df 811c 	ldr.w	r8, [pc, #284]	@ 8005490 <HAL_DMA_Start_IT+0x840>
 8005374:	4544      	cmp	r4, r8
 8005376:	bf18      	it	ne
 8005378:	4564      	cmpne	r4, ip
 800537a:	f108 0828 	add.w	r8, r8, #40	@ 0x28
 800537e:	bf0c      	ite	eq
 8005380:	f04f 0c01 	moveq.w	ip, #1
 8005384:	f04f 0c00 	movne.w	ip, #0
 8005388:	4544      	cmp	r4, r8
 800538a:	bf08      	it	eq
 800538c:	f04c 0c01 	orreq.w	ip, ip, #1
 8005390:	f108 0814 	add.w	r8, r8, #20
 8005394:	4544      	cmp	r4, r8
 8005396:	bf08      	it	eq
 8005398:	f04c 0c01 	orreq.w	ip, ip, #1
 800539c:	f108 0814 	add.w	r8, r8, #20
 80053a0:	4544      	cmp	r4, r8
 80053a2:	bf08      	it	eq
 80053a4:	f04c 0c01 	orreq.w	ip, ip, #1
 80053a8:	f108 0814 	add.w	r8, r8, #20
 80053ac:	4544      	cmp	r4, r8
 80053ae:	bf08      	it	eq
 80053b0:	f04c 0c01 	orreq.w	ip, ip, #1
 80053b4:	f108 0814 	add.w	r8, r8, #20
 80053b8:	4544      	cmp	r4, r8
 80053ba:	bf08      	it	eq
 80053bc:	f04c 0c01 	orreq.w	ip, ip, #1
 80053c0:	f1bc 0f00 	cmp.w	ip, #0
 80053c4:	f47f ae81 	bne.w	80050ca <HAL_DMA_Start_IT+0x47a>
 80053c8:	f8df c0dc 	ldr.w	ip, [pc, #220]	@ 80054a8 <HAL_DMA_Start_IT+0x858>
 80053cc:	4564      	cmp	r4, ip
      if(hdma->XferHalfCpltCallback != NULL)
 80053ce:	bf18      	it	ne
 80053d0:	6c01      	ldrne	r1, [r0, #64]	@ 0x40
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80053d2:	f43f ae7a 	beq.w	80050ca <HAL_DMA_Start_IT+0x47a>
 80053d6:	e4c4      	b.n	8004d62 <HAL_DMA_Start_IT+0x112>
    __HAL_DMA_DISABLE(hdma);
 80053d8:	f8df 80a0 	ldr.w	r8, [pc, #160]	@ 800547c <HAL_DMA_Start_IT+0x82c>
 80053dc:	f8d8 c028 	ldr.w	ip, [r8, #40]	@ 0x28
 80053e0:	f02c 0c01 	bic.w	ip, ip, #1
 80053e4:	f8c8 c028 	str.w	ip, [r8, #40]	@ 0x28
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80053e8:	e5bc      	b.n	8004f64 <HAL_DMA_Start_IT+0x314>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80053ea:	4a24      	ldr	r2, [pc, #144]	@ (800547c <HAL_DMA_Start_IT+0x82c>)
 80053ec:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 80053ee:	f023 031e 	bic.w	r3, r3, #30
 80053f2:	f043 0316 	orr.w	r3, r3, #22
 80053f6:	6293      	str	r3, [r2, #40]	@ 0x28
      if(hdma->XferHalfCpltCallback != NULL)
 80053f8:	2900      	cmp	r1, #0
 80053fa:	f47f aeb6 	bne.w	800516a <HAL_DMA_Start_IT+0x51a>
 80053fe:	e53a      	b.n	8004e76 <HAL_DMA_Start_IT+0x226>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8005400:	4a1e      	ldr	r2, [pc, #120]	@ (800547c <HAL_DMA_Start_IT+0x82c>)
 8005402:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8005404:	f023 031e 	bic.w	r3, r3, #30
 8005408:	f043 0316 	orr.w	r3, r3, #22
 800540c:	6413      	str	r3, [r2, #64]	@ 0x40
      if(hdma->XferHalfCpltCallback != NULL)
 800540e:	2900      	cmp	r1, #0
 8005410:	f47f aeab 	bne.w	800516a <HAL_DMA_Start_IT+0x51a>
 8005414:	e52f      	b.n	8004e76 <HAL_DMA_Start_IT+0x226>
    __HAL_DMA_DISABLE(hdma);
 8005416:	f8df 8064 	ldr.w	r8, [pc, #100]	@ 800547c <HAL_DMA_Start_IT+0x82c>
 800541a:	f8d8 c040 	ldr.w	ip, [r8, #64]	@ 0x40
 800541e:	f02c 0c01 	bic.w	ip, ip, #1
 8005422:	f8c8 c040 	str.w	ip, [r8, #64]	@ 0x40
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005426:	e59d      	b.n	8004f64 <HAL_DMA_Start_IT+0x314>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8005428:	4a14      	ldr	r2, [pc, #80]	@ (800547c <HAL_DMA_Start_IT+0x82c>)
 800542a:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 800542c:	f023 031e 	bic.w	r3, r3, #30
 8005430:	f043 0316 	orr.w	r3, r3, #22
 8005434:	6593      	str	r3, [r2, #88]	@ 0x58
      if(hdma->XferHalfCpltCallback != NULL)
 8005436:	2900      	cmp	r1, #0
 8005438:	f47f ae97 	bne.w	800516a <HAL_DMA_Start_IT+0x51a>
 800543c:	e51b      	b.n	8004e76 <HAL_DMA_Start_IT+0x226>
    __HAL_DMA_DISABLE(hdma);
 800543e:	f8df 803c 	ldr.w	r8, [pc, #60]	@ 800547c <HAL_DMA_Start_IT+0x82c>
 8005442:	f8d8 c058 	ldr.w	ip, [r8, #88]	@ 0x58
 8005446:	f02c 0c01 	bic.w	ip, ip, #1
 800544a:	f8c8 c058 	str.w	ip, [r8, #88]	@ 0x58
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800544e:	e584      	b.n	8004f5a <HAL_DMA_Start_IT+0x30a>
    __HAL_DMA_DISABLE(hdma);
 8005450:	f8df 8028 	ldr.w	r8, [pc, #40]	@ 800547c <HAL_DMA_Start_IT+0x82c>
 8005454:	f8d8 c070 	ldr.w	ip, [r8, #112]	@ 0x70
 8005458:	f02c 0c01 	bic.w	ip, ip, #1
 800545c:	f8c8 c070 	str.w	ip, [r8, #112]	@ 0x70
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005460:	e748      	b.n	80052f4 <HAL_DMA_Start_IT+0x6a4>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8005462:	4a06      	ldr	r2, [pc, #24]	@ (800547c <HAL_DMA_Start_IT+0x82c>)
 8005464:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 8005466:	f023 031e 	bic.w	r3, r3, #30
 800546a:	f043 0316 	orr.w	r3, r3, #22
 800546e:	6713      	str	r3, [r2, #112]	@ 0x70
      if(hdma->XferHalfCpltCallback != NULL)
 8005470:	2900      	cmp	r1, #0
 8005472:	f47f ae7a 	bne.w	800516a <HAL_DMA_Start_IT+0x51a>
 8005476:	e4fe      	b.n	8004e76 <HAL_DMA_Start_IT+0x226>
 8005478:	40020000 	.word	0x40020000
 800547c:	40020400 	.word	0x40020400
 8005480:	40020088 	.word	0x40020088
 8005484:	40020458 	.word	0x40020458
 8005488:	400200a0 	.word	0x400200a0
 800548c:	400204b8 	.word	0x400204b8
 8005490:	48022c08 	.word	0x48022c08
 8005494:	48022c1c 	.word	0x48022c1c
 8005498:	58025408 	.word	0x58025408
 800549c:	58025494 	.word	0x58025494
 80054a0:	40020410 	.word	0x40020410
 80054a4:	40020470 	.word	0x40020470
 80054a8:	48022c94 	.word	0x48022c94
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80054ac:	e9d0 6719 	ldrd	r6, r7, [r0, #100]	@ 0x64
    if(hdma->DMAmuxRequestGen != 0U)
 80054b0:	f8d0 c06c 	ldr.w	ip, [r0, #108]	@ 0x6c
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80054b4:	6077      	str	r7, [r6, #4]
    if(hdma->DMAmuxRequestGen != 0U)
 80054b6:	f1bc 0f00 	cmp.w	ip, #0
 80054ba:	f47f ad5c 	bne.w	8004f76 <HAL_DMA_Start_IT+0x326>
 80054be:	e5a2      	b.n	8005006 <HAL_DMA_Start_IT+0x3b6>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80054c0:	4a23      	ldr	r2, [pc, #140]	@ (8005550 <HAL_DMA_Start_IT+0x900>)
 80054c2:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 80054c6:	f023 031e 	bic.w	r3, r3, #30
 80054ca:	f043 0316 	orr.w	r3, r3, #22
 80054ce:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
      if(hdma->XferHalfCpltCallback != NULL)
 80054d2:	2900      	cmp	r1, #0
 80054d4:	f47f ae49 	bne.w	800516a <HAL_DMA_Start_IT+0x51a>
 80054d8:	e4cd      	b.n	8004e76 <HAL_DMA_Start_IT+0x226>
    __HAL_DMA_DISABLE(hdma);
 80054da:	f8df 8074 	ldr.w	r8, [pc, #116]	@ 8005550 <HAL_DMA_Start_IT+0x900>
 80054de:	f8d8 c088 	ldr.w	ip, [r8, #136]	@ 0x88
 80054e2:	f02c 0c01 	bic.w	ip, ip, #1
 80054e6:	f8c8 c088 	str.w	ip, [r8, #136]	@ 0x88
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80054ea:	e536      	b.n	8004f5a <HAL_DMA_Start_IT+0x30a>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80054ec:	4a18      	ldr	r2, [pc, #96]	@ (8005550 <HAL_DMA_Start_IT+0x900>)
 80054ee:	f8d2 30a0 	ldr.w	r3, [r2, #160]	@ 0xa0
 80054f2:	f023 031e 	bic.w	r3, r3, #30
 80054f6:	f043 0316 	orr.w	r3, r3, #22
 80054fa:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0
      if(hdma->XferHalfCpltCallback != NULL)
 80054fe:	2900      	cmp	r1, #0
 8005500:	f47f ae33 	bne.w	800516a <HAL_DMA_Start_IT+0x51a>
 8005504:	e4b7      	b.n	8004e76 <HAL_DMA_Start_IT+0x226>
    __HAL_DMA_DISABLE(hdma);
 8005506:	f8df 8048 	ldr.w	r8, [pc, #72]	@ 8005550 <HAL_DMA_Start_IT+0x900>
 800550a:	f8d8 c0a0 	ldr.w	ip, [r8, #160]	@ 0xa0
 800550e:	f02c 0c01 	bic.w	ip, ip, #1
 8005512:	f8c8 c0a0 	str.w	ip, [r8, #160]	@ 0xa0
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005516:	e6de      	b.n	80052d6 <HAL_DMA_Start_IT+0x686>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8005518:	4a0d      	ldr	r2, [pc, #52]	@ (8005550 <HAL_DMA_Start_IT+0x900>)
 800551a:	f8d2 30b8 	ldr.w	r3, [r2, #184]	@ 0xb8
 800551e:	f023 031e 	bic.w	r3, r3, #30
 8005522:	f043 0316 	orr.w	r3, r3, #22
 8005526:	f8c2 30b8 	str.w	r3, [r2, #184]	@ 0xb8
      if(hdma->XferHalfCpltCallback != NULL)
 800552a:	2900      	cmp	r1, #0
 800552c:	f47f ae1d 	bne.w	800516a <HAL_DMA_Start_IT+0x51a>
 8005530:	e4a1      	b.n	8004e76 <HAL_DMA_Start_IT+0x226>
    __HAL_DMA_DISABLE(hdma);
 8005532:	f8df 801c 	ldr.w	r8, [pc, #28]	@ 8005550 <HAL_DMA_Start_IT+0x900>
 8005536:	f8d8 c0b8 	ldr.w	ip, [r8, #184]	@ 0xb8
 800553a:	f02c 0c01 	bic.w	ip, ip, #1
 800553e:	f8c8 c0b8 	str.w	ip, [r8, #184]	@ 0xb8
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005542:	e6c8      	b.n	80052d6 <HAL_DMA_Start_IT+0x686>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8005544:	60a2      	str	r2, [r4, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8005546:	60e1      	str	r1, [r4, #12]
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005548:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 800554a:	f7ff bbf8 	b.w	8004d3e <HAL_DMA_Start_IT+0xee>
 800554e:	bf00      	nop
 8005550:	40020400 	.word	0x40020400

08005554 <HAL_DMA_Abort_IT>:
  if(hdma == NULL)
 8005554:	2800      	cmp	r0, #0
 8005556:	f000 8096 	beq.w	8005686 <HAL_DMA_Abort_IT+0x132>
{
 800555a:	b538      	push	{r3, r4, r5, lr}
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800555c:	f890 3035 	ldrb.w	r3, [r0, #53]	@ 0x35
 8005560:	2b02      	cmp	r3, #2
 8005562:	f040 8083 	bne.w	800566c <HAL_DMA_Abort_IT+0x118>
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005566:	6803      	ldr	r3, [r0, #0]
 8005568:	4a48      	ldr	r2, [pc, #288]	@ (800568c <HAL_DMA_Abort_IT+0x138>)
 800556a:	4293      	cmp	r3, r2
 800556c:	f000 8082 	beq.w	8005674 <HAL_DMA_Abort_IT+0x120>
 8005570:	3218      	adds	r2, #24
 8005572:	4293      	cmp	r3, r2
 8005574:	d07e      	beq.n	8005674 <HAL_DMA_Abort_IT+0x120>
 8005576:	3218      	adds	r2, #24
 8005578:	4293      	cmp	r3, r2
 800557a:	d07b      	beq.n	8005674 <HAL_DMA_Abort_IT+0x120>
 800557c:	3218      	adds	r2, #24
 800557e:	4293      	cmp	r3, r2
 8005580:	d078      	beq.n	8005674 <HAL_DMA_Abort_IT+0x120>
 8005582:	3218      	adds	r2, #24
 8005584:	4293      	cmp	r3, r2
 8005586:	d075      	beq.n	8005674 <HAL_DMA_Abort_IT+0x120>
 8005588:	3218      	adds	r2, #24
 800558a:	4293      	cmp	r3, r2
 800558c:	d072      	beq.n	8005674 <HAL_DMA_Abort_IT+0x120>
 800558e:	3218      	adds	r2, #24
 8005590:	4293      	cmp	r3, r2
 8005592:	d06f      	beq.n	8005674 <HAL_DMA_Abort_IT+0x120>
 8005594:	3218      	adds	r2, #24
 8005596:	4293      	cmp	r3, r2
 8005598:	d06c      	beq.n	8005674 <HAL_DMA_Abort_IT+0x120>
 800559a:	f502 7256 	add.w	r2, r2, #856	@ 0x358
 800559e:	4293      	cmp	r3, r2
 80055a0:	d068      	beq.n	8005674 <HAL_DMA_Abort_IT+0x120>
 80055a2:	3218      	adds	r2, #24
 80055a4:	4293      	cmp	r3, r2
 80055a6:	d065      	beq.n	8005674 <HAL_DMA_Abort_IT+0x120>
 80055a8:	3218      	adds	r2, #24
 80055aa:	4293      	cmp	r3, r2
 80055ac:	d062      	beq.n	8005674 <HAL_DMA_Abort_IT+0x120>
 80055ae:	3218      	adds	r2, #24
 80055b0:	4293      	cmp	r3, r2
 80055b2:	d05f      	beq.n	8005674 <HAL_DMA_Abort_IT+0x120>
 80055b4:	3218      	adds	r2, #24
 80055b6:	4293      	cmp	r3, r2
 80055b8:	d05c      	beq.n	8005674 <HAL_DMA_Abort_IT+0x120>
 80055ba:	3218      	adds	r2, #24
 80055bc:	4293      	cmp	r3, r2
 80055be:	d059      	beq.n	8005674 <HAL_DMA_Abort_IT+0x120>
 80055c0:	3218      	adds	r2, #24
 80055c2:	4293      	cmp	r3, r2
 80055c4:	d056      	beq.n	8005674 <HAL_DMA_Abort_IT+0x120>
 80055c6:	3218      	adds	r2, #24
 80055c8:	4293      	cmp	r3, r2
 80055ca:	d053      	beq.n	8005674 <HAL_DMA_Abort_IT+0x120>
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80055cc:	4a30      	ldr	r2, [pc, #192]	@ (8005690 <HAL_DMA_Abort_IT+0x13c>)
 80055ce:	4d31      	ldr	r5, [pc, #196]	@ (8005694 <HAL_DMA_Abort_IT+0x140>)
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80055d0:	6819      	ldr	r1, [r3, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80055d2:	42ab      	cmp	r3, r5
 80055d4:	bf18      	it	ne
 80055d6:	4293      	cmpne	r3, r2
 80055d8:	4c2f      	ldr	r4, [pc, #188]	@ (8005698 <HAL_DMA_Abort_IT+0x144>)
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80055da:	f021 010e 	bic.w	r1, r1, #14
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80055de:	f105 053c 	add.w	r5, r5, #60	@ 0x3c
 80055e2:	bf0c      	ite	eq
 80055e4:	2201      	moveq	r2, #1
 80055e6:	2200      	movne	r2, #0
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80055e8:	6019      	str	r1, [r3, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80055ea:	42a3      	cmp	r3, r4
 80055ec:	bf08      	it	eq
 80055ee:	f042 0201 	orreq.w	r2, r2, #1
      __HAL_DMA_DISABLE(hdma);
 80055f2:	6819      	ldr	r1, [r3, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80055f4:	3428      	adds	r4, #40	@ 0x28
 80055f6:	42ab      	cmp	r3, r5
 80055f8:	bf08      	it	eq
 80055fa:	f042 0201 	orreq.w	r2, r2, #1
      __HAL_DMA_DISABLE(hdma);
 80055fe:	f021 0101 	bic.w	r1, r1, #1
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005602:	42a3      	cmp	r3, r4
 8005604:	bf08      	it	eq
 8005606:	f042 0201 	orreq.w	r2, r2, #1
 800560a:	3414      	adds	r4, #20
      __HAL_DMA_DISABLE(hdma);
 800560c:	6019      	str	r1, [r3, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800560e:	42a3      	cmp	r3, r4
 8005610:	bf08      	it	eq
 8005612:	f042 0201 	orreq.w	r2, r2, #1
 8005616:	4921      	ldr	r1, [pc, #132]	@ (800569c <HAL_DMA_Abort_IT+0x148>)
 8005618:	428b      	cmp	r3, r1
 800561a:	bf08      	it	eq
 800561c:	f042 0201 	orreq.w	r2, r2, #1
 8005620:	b912      	cbnz	r2, 8005628 <HAL_DMA_Abort_IT+0xd4>
 8005622:	4a1f      	ldr	r2, [pc, #124]	@ (80056a0 <HAL_DMA_Abort_IT+0x14c>)
 8005624:	4293      	cmp	r3, r2
 8005626:	d117      	bne.n	8005658 <HAL_DMA_Abort_IT+0x104>
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8005628:	2301      	movs	r3, #1
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800562a:	6d84      	ldr	r4, [r0, #88]	@ 0x58
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800562c:	e9d0 1517 	ldrd	r1, r5, [r0, #92]	@ 0x5c
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005630:	682a      	ldr	r2, [r5, #0]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8005632:	f001 011f 	and.w	r1, r1, #31
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005636:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800563a:	408b      	lsls	r3, r1
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800563c:	602a      	str	r2, [r5, #0]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800563e:	6063      	str	r3, [r4, #4]
        if(hdma->DMAmuxRequestGen != 0U)
 8005640:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005642:	e9d0 2119 	ldrd	r2, r1, [r0, #100]	@ 0x64
 8005646:	6051      	str	r1, [r2, #4]
        if(hdma->DMAmuxRequestGen != 0U)
 8005648:	b133      	cbz	r3, 8005658 <HAL_DMA_Abort_IT+0x104>
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800564a:	681a      	ldr	r2, [r3, #0]
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800564c:	e9d0 141c 	ldrd	r1, r4, [r0, #112]	@ 0x70
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005650:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005654:	601a      	str	r2, [r3, #0]
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005656:	604c      	str	r4, [r1, #4]
      hdma->State = HAL_DMA_STATE_READY;
 8005658:	2101      	movs	r1, #1
      __HAL_UNLOCK(hdma);
 800565a:	2200      	movs	r2, #0
      if(hdma->XferAbortCallback != NULL)
 800565c:	6d03      	ldr	r3, [r0, #80]	@ 0x50
      hdma->State = HAL_DMA_STATE_READY;
 800565e:	f880 1035 	strb.w	r1, [r0, #53]	@ 0x35
      __HAL_UNLOCK(hdma);
 8005662:	f880 2034 	strb.w	r2, [r0, #52]	@ 0x34
      if(hdma->XferAbortCallback != NULL)
 8005666:	b163      	cbz	r3, 8005682 <HAL_DMA_Abort_IT+0x12e>
        hdma->XferAbortCallback(hdma);
 8005668:	4798      	blx	r3
 800566a:	e00a      	b.n	8005682 <HAL_DMA_Abort_IT+0x12e>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800566c:	2380      	movs	r3, #128	@ 0x80
 800566e:	6543      	str	r3, [r0, #84]	@ 0x54
    return HAL_ERROR;
 8005670:	2001      	movs	r0, #1
}
 8005672:	bd38      	pop	{r3, r4, r5, pc}
      hdma->State = HAL_DMA_STATE_ABORT;
 8005674:	2204      	movs	r2, #4
 8005676:	f880 2035 	strb.w	r2, [r0, #53]	@ 0x35
      __HAL_DMA_DISABLE(hdma);
 800567a:	681a      	ldr	r2, [r3, #0]
 800567c:	f022 0201 	bic.w	r2, r2, #1
 8005680:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8005682:	2000      	movs	r0, #0
}
 8005684:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8005686:	2001      	movs	r0, #1
}
 8005688:	4770      	bx	lr
 800568a:	bf00      	nop
 800568c:	40020010 	.word	0x40020010
 8005690:	5802541c 	.word	0x5802541c
 8005694:	58025408 	.word	0x58025408
 8005698:	58025430 	.word	0x58025430
 800569c:	58025480 	.word	0x58025480
 80056a0:	58025494 	.word	0x58025494

080056a4 <HAL_DMA_IRQHandler>:
{
 80056a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __IO uint32_t count = 0U;
 80056a8:	2200      	movs	r2, #0
  uint32_t timeout = SystemCoreClock / 9600U;
 80056aa:	4b5a      	ldr	r3, [pc, #360]	@ (8005814 <HAL_DMA_IRQHandler+0x170>)
{
 80056ac:	b082      	sub	sp, #8
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80056ae:	6d84      	ldr	r4, [r0, #88]	@ 0x58
{
 80056b0:	4606      	mov	r6, r0
  uint32_t timeout = SystemCoreClock / 9600U;
 80056b2:	681d      	ldr	r5, [r3, #0]
  __IO uint32_t count = 0U;
 80056b4:	9201      	str	r2, [sp, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80056b6:	6803      	ldr	r3, [r0, #0]
 80056b8:	4a57      	ldr	r2, [pc, #348]	@ (8005818 <HAL_DMA_IRQHandler+0x174>)
 80056ba:	4858      	ldr	r0, [pc, #352]	@ (800581c <HAL_DMA_IRQHandler+0x178>)
  tmpisr_dma  = regs_dma->ISR;
 80056bc:	6827      	ldr	r7, [r4, #0]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80056be:	4293      	cmp	r3, r2
 80056c0:	bf18      	it	ne
 80056c2:	4283      	cmpne	r3, r0
  tmpisr_bdma = regs_bdma->ISR;
 80056c4:	6821      	ldr	r1, [r4, #0]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80056c6:	bf0c      	ite	eq
 80056c8:	2001      	moveq	r0, #1
 80056ca:	2000      	movne	r0, #0
 80056cc:	f000 80b0 	beq.w	8005830 <HAL_DMA_IRQHandler+0x18c>
 80056d0:	3218      	adds	r2, #24
 80056d2:	4293      	cmp	r3, r2
 80056d4:	f000 82a6 	beq.w	8005c24 <HAL_DMA_IRQHandler+0x580>
 80056d8:	3218      	adds	r2, #24
 80056da:	4293      	cmp	r3, r2
 80056dc:	f000 82a2 	beq.w	8005c24 <HAL_DMA_IRQHandler+0x580>
 80056e0:	3218      	adds	r2, #24
 80056e2:	4293      	cmp	r3, r2
 80056e4:	f000 82af 	beq.w	8005c46 <HAL_DMA_IRQHandler+0x5a2>
 80056e8:	3218      	adds	r2, #24
 80056ea:	4293      	cmp	r3, r2
 80056ec:	f000 82ab 	beq.w	8005c46 <HAL_DMA_IRQHandler+0x5a2>
 80056f0:	3218      	adds	r2, #24
 80056f2:	4293      	cmp	r3, r2
 80056f4:	f000 82a7 	beq.w	8005c46 <HAL_DMA_IRQHandler+0x5a2>
 80056f8:	3218      	adds	r2, #24
 80056fa:	4293      	cmp	r3, r2
 80056fc:	f000 82a3 	beq.w	8005c46 <HAL_DMA_IRQHandler+0x5a2>
 8005700:	f502 7256 	add.w	r2, r2, #856	@ 0x358
 8005704:	4293      	cmp	r3, r2
 8005706:	f000 829e 	beq.w	8005c46 <HAL_DMA_IRQHandler+0x5a2>
 800570a:	3218      	adds	r2, #24
 800570c:	4293      	cmp	r3, r2
 800570e:	f000 829a 	beq.w	8005c46 <HAL_DMA_IRQHandler+0x5a2>
 8005712:	3218      	adds	r2, #24
 8005714:	4293      	cmp	r3, r2
 8005716:	f000 8296 	beq.w	8005c46 <HAL_DMA_IRQHandler+0x5a2>
 800571a:	3218      	adds	r2, #24
 800571c:	4293      	cmp	r3, r2
 800571e:	f000 8292 	beq.w	8005c46 <HAL_DMA_IRQHandler+0x5a2>
 8005722:	3218      	adds	r2, #24
 8005724:	4293      	cmp	r3, r2
 8005726:	f000 828e 	beq.w	8005c46 <HAL_DMA_IRQHandler+0x5a2>
 800572a:	3218      	adds	r2, #24
 800572c:	4293      	cmp	r3, r2
 800572e:	f000 828a 	beq.w	8005c46 <HAL_DMA_IRQHandler+0x5a2>
 8005732:	3218      	adds	r2, #24
 8005734:	4293      	cmp	r3, r2
 8005736:	f000 8286 	beq.w	8005c46 <HAL_DMA_IRQHandler+0x5a2>
 800573a:	3218      	adds	r2, #24
 800573c:	4293      	cmp	r3, r2
 800573e:	f000 8282 	beq.w	8005c46 <HAL_DMA_IRQHandler+0x5a2>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8005742:	4a37      	ldr	r2, [pc, #220]	@ (8005820 <HAL_DMA_IRQHandler+0x17c>)
 8005744:	4837      	ldr	r0, [pc, #220]	@ (8005824 <HAL_DMA_IRQHandler+0x180>)
 8005746:	4283      	cmp	r3, r0
 8005748:	bf18      	it	ne
 800574a:	4293      	cmpne	r3, r2
 800574c:	f100 0014 	add.w	r0, r0, #20
 8005750:	bf0c      	ite	eq
 8005752:	2201      	moveq	r2, #1
 8005754:	2200      	movne	r2, #0
 8005756:	4283      	cmp	r3, r0
 8005758:	bf08      	it	eq
 800575a:	f042 0201 	orreq.w	r2, r2, #1
 800575e:	3014      	adds	r0, #20
 8005760:	4283      	cmp	r3, r0
 8005762:	bf08      	it	eq
 8005764:	f042 0201 	orreq.w	r2, r2, #1
 8005768:	3014      	adds	r0, #20
 800576a:	4283      	cmp	r3, r0
 800576c:	bf08      	it	eq
 800576e:	f042 0201 	orreq.w	r2, r2, #1
 8005772:	3014      	adds	r0, #20
 8005774:	4283      	cmp	r3, r0
 8005776:	bf08      	it	eq
 8005778:	f042 0201 	orreq.w	r2, r2, #1
 800577c:	3014      	adds	r0, #20
 800577e:	4283      	cmp	r3, r0
 8005780:	bf08      	it	eq
 8005782:	f042 0201 	orreq.w	r2, r2, #1
 8005786:	3014      	adds	r0, #20
 8005788:	4283      	cmp	r3, r0
 800578a:	bf08      	it	eq
 800578c:	f042 0201 	orreq.w	r2, r2, #1
 8005790:	4825      	ldr	r0, [pc, #148]	@ (8005828 <HAL_DMA_IRQHandler+0x184>)
 8005792:	4283      	cmp	r3, r0
 8005794:	bf08      	it	eq
 8005796:	f042 0201 	orreq.w	r2, r2, #1
 800579a:	3014      	adds	r0, #20
 800579c:	4283      	cmp	r3, r0
 800579e:	bf08      	it	eq
 80057a0:	f042 0201 	orreq.w	r2, r2, #1
 80057a4:	3014      	adds	r0, #20
 80057a6:	4283      	cmp	r3, r0
 80057a8:	bf08      	it	eq
 80057aa:	f042 0201 	orreq.w	r2, r2, #1
 80057ae:	3014      	adds	r0, #20
 80057b0:	4283      	cmp	r3, r0
 80057b2:	bf08      	it	eq
 80057b4:	f042 0201 	orreq.w	r2, r2, #1
 80057b8:	3014      	adds	r0, #20
 80057ba:	4283      	cmp	r3, r0
 80057bc:	bf08      	it	eq
 80057be:	f042 0201 	orreq.w	r2, r2, #1
 80057c2:	3014      	adds	r0, #20
 80057c4:	4283      	cmp	r3, r0
 80057c6:	bf08      	it	eq
 80057c8:	f042 0201 	orreq.w	r2, r2, #1
 80057cc:	3014      	adds	r0, #20
 80057ce:	4283      	cmp	r3, r0
 80057d0:	bf08      	it	eq
 80057d2:	f042 0201 	orreq.w	r2, r2, #1
 80057d6:	b912      	cbnz	r2, 80057de <HAL_DMA_IRQHandler+0x13a>
 80057d8:	4a14      	ldr	r2, [pc, #80]	@ (800582c <HAL_DMA_IRQHandler+0x188>)
 80057da:	4293      	cmp	r3, r2
 80057dc:	d116      	bne.n	800580c <HAL_DMA_IRQHandler+0x168>
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 80057de:	6df0      	ldr	r0, [r6, #92]	@ 0x5c
 80057e0:	2504      	movs	r5, #4
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 80057e2:	681a      	ldr	r2, [r3, #0]
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 80057e4:	f000 001f 	and.w	r0, r0, #31
 80057e8:	4085      	lsls	r5, r0
 80057ea:	420d      	tst	r5, r1
 80057ec:	f000 8285 	beq.w	8005cfa <HAL_DMA_IRQHandler+0x656>
 80057f0:	0757      	lsls	r7, r2, #29
 80057f2:	f140 8282 	bpl.w	8005cfa <HAL_DMA_IRQHandler+0x656>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80057f6:	0410      	lsls	r0, r2, #16
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 80057f8:	6065      	str	r5, [r4, #4]
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80057fa:	f140 82b1 	bpl.w	8005d60 <HAL_DMA_IRQHandler+0x6bc>
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80057fe:	03d1      	lsls	r1, r2, #15
 8005800:	f100 82b4 	bmi.w	8005d6c <HAL_DMA_IRQHandler+0x6c8>
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005804:	6cb3      	ldr	r3, [r6, #72]	@ 0x48
 8005806:	2b00      	cmp	r3, #0
 8005808:	f040 81f6 	bne.w	8005bf8 <HAL_DMA_IRQHandler+0x554>
}
 800580c:	b002      	add	sp, #8
 800580e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005812:	bf00      	nop
 8005814:	2400000c 	.word	0x2400000c
 8005818:	40020028 	.word	0x40020028
 800581c:	40020010 	.word	0x40020010
 8005820:	48022c08 	.word	0x48022c08
 8005824:	48022c1c 	.word	0x48022c1c
 8005828:	58025408 	.word	0x58025408
 800582c:	58025494 	.word	0x58025494
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005830:	f8d6 e05c 	ldr.w	lr, [r6, #92]	@ 0x5c
 8005834:	f04f 0c08 	mov.w	ip, #8
 8005838:	f00e 021f 	and.w	r2, lr, #31
 800583c:	fa0c f102 	lsl.w	r1, ip, r2
 8005840:	420f      	tst	r7, r1
 8005842:	f000 81de 	beq.w	8005c02 <HAL_DMA_IRQHandler+0x55e>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8005846:	f8d3 c000 	ldr.w	ip, [r3]
 800584a:	f01c 0f04 	tst.w	ip, #4
 800584e:	d00a      	beq.n	8005866 <HAL_DMA_IRQHandler+0x1c2>
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8005850:	f8d3 c000 	ldr.w	ip, [r3]
 8005854:	f02c 0c04 	bic.w	ip, ip, #4
 8005858:	f8c3 c000 	str.w	ip, [r3]
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800585c:	60a1      	str	r1, [r4, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800585e:	6d71      	ldr	r1, [r6, #84]	@ 0x54
 8005860:	f041 0101 	orr.w	r1, r1, #1
 8005864:	6571      	str	r1, [r6, #84]	@ 0x54
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005866:	fa27 f102 	lsr.w	r1, r7, r2
 800586a:	07c9      	lsls	r1, r1, #31
 800586c:	d55b      	bpl.n	8005926 <HAL_DMA_IRQHandler+0x282>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 800586e:	2800      	cmp	r0, #0
 8005870:	d14f      	bne.n	8005912 <HAL_DMA_IRQHandler+0x26e>
 8005872:	49a2      	ldr	r1, [pc, #648]	@ (8005afc <HAL_DMA_IRQHandler+0x458>)
 8005874:	f8df c298 	ldr.w	ip, [pc, #664]	@ 8005b10 <HAL_DMA_IRQHandler+0x46c>
 8005878:	4563      	cmp	r3, ip
 800587a:	bf18      	it	ne
 800587c:	428b      	cmpne	r3, r1
 800587e:	f10c 0c18 	add.w	ip, ip, #24
 8005882:	bf0c      	ite	eq
 8005884:	2101      	moveq	r1, #1
 8005886:	2100      	movne	r1, #0
 8005888:	4563      	cmp	r3, ip
 800588a:	bf08      	it	eq
 800588c:	f041 0101 	orreq.w	r1, r1, #1
 8005890:	f10c 0c18 	add.w	ip, ip, #24
 8005894:	4563      	cmp	r3, ip
 8005896:	bf08      	it	eq
 8005898:	f041 0101 	orreq.w	r1, r1, #1
 800589c:	f10c 0c18 	add.w	ip, ip, #24
 80058a0:	4563      	cmp	r3, ip
 80058a2:	bf08      	it	eq
 80058a4:	f041 0101 	orreq.w	r1, r1, #1
 80058a8:	f10c 0c18 	add.w	ip, ip, #24
 80058ac:	4563      	cmp	r3, ip
 80058ae:	bf08      	it	eq
 80058b0:	f041 0101 	orreq.w	r1, r1, #1
 80058b4:	f50c 7c56 	add.w	ip, ip, #856	@ 0x358
 80058b8:	4563      	cmp	r3, ip
 80058ba:	bf08      	it	eq
 80058bc:	f041 0101 	orreq.w	r1, r1, #1
 80058c0:	f10c 0c18 	add.w	ip, ip, #24
 80058c4:	4563      	cmp	r3, ip
 80058c6:	bf08      	it	eq
 80058c8:	f041 0101 	orreq.w	r1, r1, #1
 80058cc:	f10c 0c18 	add.w	ip, ip, #24
 80058d0:	4563      	cmp	r3, ip
 80058d2:	bf08      	it	eq
 80058d4:	f041 0101 	orreq.w	r1, r1, #1
 80058d8:	f10c 0c18 	add.w	ip, ip, #24
 80058dc:	4563      	cmp	r3, ip
 80058de:	bf08      	it	eq
 80058e0:	f041 0101 	orreq.w	r1, r1, #1
 80058e4:	f10c 0c18 	add.w	ip, ip, #24
 80058e8:	4563      	cmp	r3, ip
 80058ea:	bf08      	it	eq
 80058ec:	f041 0101 	orreq.w	r1, r1, #1
 80058f0:	f10c 0c18 	add.w	ip, ip, #24
 80058f4:	4563      	cmp	r3, ip
 80058f6:	bf08      	it	eq
 80058f8:	f041 0101 	orreq.w	r1, r1, #1
 80058fc:	f10c 0c18 	add.w	ip, ip, #24
 8005900:	4563      	cmp	r3, ip
 8005902:	bf08      	it	eq
 8005904:	f041 0101 	orreq.w	r1, r1, #1
 8005908:	b919      	cbnz	r1, 8005912 <HAL_DMA_IRQHandler+0x26e>
 800590a:	497d      	ldr	r1, [pc, #500]	@ (8005b00 <HAL_DMA_IRQHandler+0x45c>)
 800590c:	428b      	cmp	r3, r1
 800590e:	f040 81e3 	bne.w	8005cd8 <HAL_DMA_IRQHandler+0x634>
 8005912:	6959      	ldr	r1, [r3, #20]
 8005914:	0609      	lsls	r1, r1, #24
 8005916:	d506      	bpl.n	8005926 <HAL_DMA_IRQHandler+0x282>
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005918:	2101      	movs	r1, #1
 800591a:	4091      	lsls	r1, r2
 800591c:	60a1      	str	r1, [r4, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800591e:	6d71      	ldr	r1, [r6, #84]	@ 0x54
 8005920:	f041 0102 	orr.w	r1, r1, #2
 8005924:	6571      	str	r1, [r6, #84]	@ 0x54
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005926:	2104      	movs	r1, #4
 8005928:	4091      	lsls	r1, r2
 800592a:	4239      	tst	r1, r7
 800592c:	d05f      	beq.n	80059ee <HAL_DMA_IRQHandler+0x34a>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 800592e:	f8df c1cc 	ldr.w	ip, [pc, #460]	@ 8005afc <HAL_DMA_IRQHandler+0x458>
 8005932:	4563      	cmp	r3, ip
 8005934:	d051      	beq.n	80059da <HAL_DMA_IRQHandler+0x336>
 8005936:	2800      	cmp	r0, #0
 8005938:	d14f      	bne.n	80059da <HAL_DMA_IRQHandler+0x336>
 800593a:	f10c 0c30 	add.w	ip, ip, #48	@ 0x30
 800593e:	f8df 81d0 	ldr.w	r8, [pc, #464]	@ 8005b10 <HAL_DMA_IRQHandler+0x46c>
 8005942:	4543      	cmp	r3, r8
 8005944:	bf18      	it	ne
 8005946:	4563      	cmpne	r3, ip
 8005948:	f108 0830 	add.w	r8, r8, #48	@ 0x30
 800594c:	bf0c      	ite	eq
 800594e:	f04f 0c01 	moveq.w	ip, #1
 8005952:	f04f 0c00 	movne.w	ip, #0
 8005956:	4543      	cmp	r3, r8
 8005958:	bf08      	it	eq
 800595a:	f04c 0c01 	orreq.w	ip, ip, #1
 800595e:	f108 0818 	add.w	r8, r8, #24
 8005962:	4543      	cmp	r3, r8
 8005964:	bf08      	it	eq
 8005966:	f04c 0c01 	orreq.w	ip, ip, #1
 800596a:	f108 0818 	add.w	r8, r8, #24
 800596e:	4543      	cmp	r3, r8
 8005970:	bf08      	it	eq
 8005972:	f04c 0c01 	orreq.w	ip, ip, #1
 8005976:	f508 7856 	add.w	r8, r8, #856	@ 0x358
 800597a:	4543      	cmp	r3, r8
 800597c:	bf08      	it	eq
 800597e:	f04c 0c01 	orreq.w	ip, ip, #1
 8005982:	f108 0818 	add.w	r8, r8, #24
 8005986:	4543      	cmp	r3, r8
 8005988:	bf08      	it	eq
 800598a:	f04c 0c01 	orreq.w	ip, ip, #1
 800598e:	f108 0818 	add.w	r8, r8, #24
 8005992:	4543      	cmp	r3, r8
 8005994:	bf08      	it	eq
 8005996:	f04c 0c01 	orreq.w	ip, ip, #1
 800599a:	f108 0818 	add.w	r8, r8, #24
 800599e:	4543      	cmp	r3, r8
 80059a0:	bf08      	it	eq
 80059a2:	f04c 0c01 	orreq.w	ip, ip, #1
 80059a6:	f108 0818 	add.w	r8, r8, #24
 80059aa:	4543      	cmp	r3, r8
 80059ac:	bf08      	it	eq
 80059ae:	f04c 0c01 	orreq.w	ip, ip, #1
 80059b2:	f108 0818 	add.w	r8, r8, #24
 80059b6:	4543      	cmp	r3, r8
 80059b8:	bf08      	it	eq
 80059ba:	f04c 0c01 	orreq.w	ip, ip, #1
 80059be:	f108 0818 	add.w	r8, r8, #24
 80059c2:	4543      	cmp	r3, r8
 80059c4:	bf08      	it	eq
 80059c6:	f04c 0c01 	orreq.w	ip, ip, #1
 80059ca:	f1bc 0f00 	cmp.w	ip, #0
 80059ce:	d104      	bne.n	80059da <HAL_DMA_IRQHandler+0x336>
 80059d0:	f8df c12c 	ldr.w	ip, [pc, #300]	@ 8005b00 <HAL_DMA_IRQHandler+0x45c>
 80059d4:	4563      	cmp	r3, ip
 80059d6:	f040 8185 	bne.w	8005ce4 <HAL_DMA_IRQHandler+0x640>
 80059da:	f8d3 c000 	ldr.w	ip, [r3]
 80059de:	f01c 0f02 	tst.w	ip, #2
 80059e2:	d004      	beq.n	80059ee <HAL_DMA_IRQHandler+0x34a>
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80059e4:	60a1      	str	r1, [r4, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80059e6:	6d71      	ldr	r1, [r6, #84]	@ 0x54
 80059e8:	f041 0104 	orr.w	r1, r1, #4
 80059ec:	6571      	str	r1, [r6, #84]	@ 0x54
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80059ee:	2110      	movs	r1, #16
 80059f0:	fa01 f202 	lsl.w	r2, r1, r2
 80059f4:	423a      	tst	r2, r7
 80059f6:	d05b      	beq.n	8005ab0 <HAL_DMA_IRQHandler+0x40c>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 80059f8:	4940      	ldr	r1, [pc, #256]	@ (8005afc <HAL_DMA_IRQHandler+0x458>)
 80059fa:	428b      	cmp	r3, r1
 80059fc:	d042      	beq.n	8005a84 <HAL_DMA_IRQHandler+0x3e0>
 80059fe:	2800      	cmp	r0, #0
 8005a00:	d140      	bne.n	8005a84 <HAL_DMA_IRQHandler+0x3e0>
 8005a02:	3118      	adds	r1, #24
 8005a04:	483f      	ldr	r0, [pc, #252]	@ (8005b04 <HAL_DMA_IRQHandler+0x460>)
 8005a06:	4283      	cmp	r3, r0
 8005a08:	bf18      	it	ne
 8005a0a:	428b      	cmpne	r3, r1
 8005a0c:	f100 0018 	add.w	r0, r0, #24
 8005a10:	bf0c      	ite	eq
 8005a12:	2101      	moveq	r1, #1
 8005a14:	2100      	movne	r1, #0
 8005a16:	4283      	cmp	r3, r0
 8005a18:	bf08      	it	eq
 8005a1a:	f041 0101 	orreq.w	r1, r1, #1
 8005a1e:	3018      	adds	r0, #24
 8005a20:	4283      	cmp	r3, r0
 8005a22:	bf08      	it	eq
 8005a24:	f041 0101 	orreq.w	r1, r1, #1
 8005a28:	3018      	adds	r0, #24
 8005a2a:	4283      	cmp	r3, r0
 8005a2c:	bf08      	it	eq
 8005a2e:	f041 0101 	orreq.w	r1, r1, #1
 8005a32:	f500 7056 	add.w	r0, r0, #856	@ 0x358
 8005a36:	4283      	cmp	r3, r0
 8005a38:	bf08      	it	eq
 8005a3a:	f041 0101 	orreq.w	r1, r1, #1
 8005a3e:	3018      	adds	r0, #24
 8005a40:	4283      	cmp	r3, r0
 8005a42:	bf08      	it	eq
 8005a44:	f041 0101 	orreq.w	r1, r1, #1
 8005a48:	3018      	adds	r0, #24
 8005a4a:	4283      	cmp	r3, r0
 8005a4c:	bf08      	it	eq
 8005a4e:	f041 0101 	orreq.w	r1, r1, #1
 8005a52:	3018      	adds	r0, #24
 8005a54:	4283      	cmp	r3, r0
 8005a56:	bf08      	it	eq
 8005a58:	f041 0101 	orreq.w	r1, r1, #1
 8005a5c:	3018      	adds	r0, #24
 8005a5e:	4283      	cmp	r3, r0
 8005a60:	bf08      	it	eq
 8005a62:	f041 0101 	orreq.w	r1, r1, #1
 8005a66:	3018      	adds	r0, #24
 8005a68:	4283      	cmp	r3, r0
 8005a6a:	bf08      	it	eq
 8005a6c:	f041 0101 	orreq.w	r1, r1, #1
 8005a70:	3018      	adds	r0, #24
 8005a72:	4283      	cmp	r3, r0
 8005a74:	bf08      	it	eq
 8005a76:	f041 0101 	orreq.w	r1, r1, #1
 8005a7a:	b919      	cbnz	r1, 8005a84 <HAL_DMA_IRQHandler+0x3e0>
 8005a7c:	4920      	ldr	r1, [pc, #128]	@ (8005b00 <HAL_DMA_IRQHandler+0x45c>)
 8005a7e:	428b      	cmp	r3, r1
 8005a80:	f040 8137 	bne.w	8005cf2 <HAL_DMA_IRQHandler+0x64e>
 8005a84:	6819      	ldr	r1, [r3, #0]
 8005a86:	f3c1 01c0 	ubfx	r1, r1, #3, #1
 8005a8a:	b189      	cbz	r1, 8005ab0 <HAL_DMA_IRQHandler+0x40c>
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005a8c:	60a2      	str	r2, [r4, #8]
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8005a8e:	681a      	ldr	r2, [r3, #0]
 8005a90:	0350      	lsls	r0, r2, #13
 8005a92:	f100 80e7 	bmi.w	8005c64 <HAL_DMA_IRQHandler+0x5c0>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8005a96:	681a      	ldr	r2, [r3, #0]
 8005a98:	05d2      	lsls	r2, r2, #23
 8005a9a:	d403      	bmi.n	8005aa4 <HAL_DMA_IRQHandler+0x400>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8005a9c:	681a      	ldr	r2, [r3, #0]
 8005a9e:	f022 0208 	bic.w	r2, r2, #8
 8005aa2:	601a      	str	r2, [r3, #0]
          if(hdma->XferHalfCpltCallback != NULL)
 8005aa4:	6c33      	ldr	r3, [r6, #64]	@ 0x40
 8005aa6:	b11b      	cbz	r3, 8005ab0 <HAL_DMA_IRQHandler+0x40c>
            hdma->XferHalfCpltCallback(hdma);
 8005aa8:	4630      	mov	r0, r6
 8005aaa:	4798      	blx	r3
 8005aac:	f8d6 e05c 	ldr.w	lr, [r6, #92]	@ 0x5c
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005ab0:	f00e 011f 	and.w	r1, lr, #31
 8005ab4:	2020      	movs	r0, #32
 8005ab6:	4088      	lsls	r0, r1
 8005ab8:	4238      	tst	r0, r7
 8005aba:	d073      	beq.n	8005ba4 <HAL_DMA_IRQHandler+0x500>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8005abc:	6832      	ldr	r2, [r6, #0]
 8005abe:	4b12      	ldr	r3, [pc, #72]	@ (8005b08 <HAL_DMA_IRQHandler+0x464>)
 8005ac0:	4f12      	ldr	r7, [pc, #72]	@ (8005b0c <HAL_DMA_IRQHandler+0x468>)
 8005ac2:	42ba      	cmp	r2, r7
 8005ac4:	bf18      	it	ne
 8005ac6:	429a      	cmpne	r2, r3
 8005ac8:	f107 0718 	add.w	r7, r7, #24
 8005acc:	bf0c      	ite	eq
 8005ace:	2301      	moveq	r3, #1
 8005ad0:	2300      	movne	r3, #0
 8005ad2:	42ba      	cmp	r2, r7
 8005ad4:	bf08      	it	eq
 8005ad6:	f043 0301 	orreq.w	r3, r3, #1
 8005ada:	3718      	adds	r7, #24
 8005adc:	42ba      	cmp	r2, r7
 8005ade:	bf08      	it	eq
 8005ae0:	f043 0301 	orreq.w	r3, r3, #1
 8005ae4:	3718      	adds	r7, #24
 8005ae6:	42ba      	cmp	r2, r7
 8005ae8:	bf08      	it	eq
 8005aea:	f043 0301 	orreq.w	r3, r3, #1
 8005aee:	3718      	adds	r7, #24
 8005af0:	42ba      	cmp	r2, r7
 8005af2:	bf08      	it	eq
 8005af4:	f043 0301 	orreq.w	r3, r3, #1
 8005af8:	3718      	adds	r7, #24
 8005afa:	e00b      	b.n	8005b14 <HAL_DMA_IRQHandler+0x470>
 8005afc:	40020040 	.word	0x40020040
 8005b00:	400204b8 	.word	0x400204b8
 8005b04:	40020070 	.word	0x40020070
 8005b08:	40020010 	.word	0x40020010
 8005b0c:	40020028 	.word	0x40020028
 8005b10:	40020058 	.word	0x40020058
 8005b14:	42ba      	cmp	r2, r7
 8005b16:	bf08      	it	eq
 8005b18:	f043 0301 	orreq.w	r3, r3, #1
 8005b1c:	3718      	adds	r7, #24
 8005b1e:	42ba      	cmp	r2, r7
 8005b20:	bf08      	it	eq
 8005b22:	f043 0301 	orreq.w	r3, r3, #1
 8005b26:	f507 7756 	add.w	r7, r7, #856	@ 0x358
 8005b2a:	42ba      	cmp	r2, r7
 8005b2c:	bf08      	it	eq
 8005b2e:	f043 0301 	orreq.w	r3, r3, #1
 8005b32:	3718      	adds	r7, #24
 8005b34:	42ba      	cmp	r2, r7
 8005b36:	bf08      	it	eq
 8005b38:	f043 0301 	orreq.w	r3, r3, #1
 8005b3c:	3718      	adds	r7, #24
 8005b3e:	42ba      	cmp	r2, r7
 8005b40:	bf08      	it	eq
 8005b42:	f043 0301 	orreq.w	r3, r3, #1
 8005b46:	3718      	adds	r7, #24
 8005b48:	42ba      	cmp	r2, r7
 8005b4a:	bf08      	it	eq
 8005b4c:	f043 0301 	orreq.w	r3, r3, #1
 8005b50:	3718      	adds	r7, #24
 8005b52:	42ba      	cmp	r2, r7
 8005b54:	bf08      	it	eq
 8005b56:	f043 0301 	orreq.w	r3, r3, #1
 8005b5a:	3718      	adds	r7, #24
 8005b5c:	42ba      	cmp	r2, r7
 8005b5e:	bf08      	it	eq
 8005b60:	f043 0301 	orreq.w	r3, r3, #1
 8005b64:	3718      	adds	r7, #24
 8005b66:	42ba      	cmp	r2, r7
 8005b68:	bf08      	it	eq
 8005b6a:	f043 0301 	orreq.w	r3, r3, #1
 8005b6e:	b91b      	cbnz	r3, 8005b78 <HAL_DMA_IRQHandler+0x4d4>
 8005b70:	4b89      	ldr	r3, [pc, #548]	@ (8005d98 <HAL_DMA_IRQHandler+0x6f4>)
 8005b72:	429a      	cmp	r2, r3
 8005b74:	f040 80f0 	bne.w	8005d58 <HAL_DMA_IRQHandler+0x6b4>
 8005b78:	6813      	ldr	r3, [r2, #0]
 8005b7a:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8005b7e:	b18b      	cbz	r3, 8005ba4 <HAL_DMA_IRQHandler+0x500>
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005b80:	60a0      	str	r0, [r4, #8]
        if(HAL_DMA_STATE_ABORT == hdma->State)
 8005b82:	f896 3035 	ldrb.w	r3, [r6, #53]	@ 0x35
 8005b86:	2b04      	cmp	r3, #4
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005b88:	6813      	ldr	r3, [r2, #0]
        if(HAL_DMA_STATE_ABORT == hdma->State)
 8005b8a:	d074      	beq.n	8005c76 <HAL_DMA_IRQHandler+0x5d2>
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8005b8c:	f413 2f80 	tst.w	r3, #262144	@ 0x40000
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8005b90:	6813      	ldr	r3, [r2, #0]
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8005b92:	f000 808a 	beq.w	8005caa <HAL_DMA_IRQHandler+0x606>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8005b96:	031f      	lsls	r7, r3, #12
 8005b98:	f140 8095 	bpl.w	8005cc6 <HAL_DMA_IRQHandler+0x622>
          if(hdma->XferCpltCallback != NULL)
 8005b9c:	6bf3      	ldr	r3, [r6, #60]	@ 0x3c
 8005b9e:	b10b      	cbz	r3, 8005ba4 <HAL_DMA_IRQHandler+0x500>
            hdma->XferCpltCallback(hdma);
 8005ba0:	4630      	mov	r0, r6
 8005ba2:	4798      	blx	r3
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005ba4:	6d73      	ldr	r3, [r6, #84]	@ 0x54
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	f43f ae30 	beq.w	800580c <HAL_DMA_IRQHandler+0x168>
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8005bac:	6d73      	ldr	r3, [r6, #84]	@ 0x54
 8005bae:	07dc      	lsls	r4, r3, #31
 8005bb0:	d51e      	bpl.n	8005bf0 <HAL_DMA_IRQHandler+0x54c>
        __HAL_DMA_DISABLE(hdma);
 8005bb2:	6832      	ldr	r2, [r6, #0]
        hdma->State = HAL_DMA_STATE_ABORT;
 8005bb4:	2104      	movs	r1, #4
 8005bb6:	f886 1035 	strb.w	r1, [r6, #53]	@ 0x35
  uint32_t timeout = SystemCoreClock / 9600U;
 8005bba:	4978      	ldr	r1, [pc, #480]	@ (8005d9c <HAL_DMA_IRQHandler+0x6f8>)
        __HAL_DMA_DISABLE(hdma);
 8005bbc:	6813      	ldr	r3, [r2, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 8005bbe:	fba1 5105 	umull	r5, r1, r1, r5
        __HAL_DMA_DISABLE(hdma);
 8005bc2:	f023 0301 	bic.w	r3, r3, #1
  uint32_t timeout = SystemCoreClock / 9600U;
 8005bc6:	0a89      	lsrs	r1, r1, #10
        __HAL_DMA_DISABLE(hdma);
 8005bc8:	6013      	str	r3, [r2, #0]
 8005bca:	e002      	b.n	8005bd2 <HAL_DMA_IRQHandler+0x52e>
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8005bcc:	6813      	ldr	r3, [r2, #0]
 8005bce:	07d8      	lsls	r0, r3, #31
 8005bd0:	d504      	bpl.n	8005bdc <HAL_DMA_IRQHandler+0x538>
          if (++count > timeout)
 8005bd2:	9b01      	ldr	r3, [sp, #4]
 8005bd4:	3301      	adds	r3, #1
 8005bd6:	428b      	cmp	r3, r1
 8005bd8:	9301      	str	r3, [sp, #4]
 8005bda:	d9f7      	bls.n	8005bcc <HAL_DMA_IRQHandler+0x528>
        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8005bdc:	6813      	ldr	r3, [r2, #0]
 8005bde:	07db      	lsls	r3, r3, #31
          hdma->State = HAL_DMA_STATE_ERROR;
 8005be0:	bf4c      	ite	mi
 8005be2:	2303      	movmi	r3, #3
          hdma->State = HAL_DMA_STATE_READY;
 8005be4:	2301      	movpl	r3, #1
 8005be6:	f886 3035 	strb.w	r3, [r6, #53]	@ 0x35
        __HAL_UNLOCK(hdma);
 8005bea:	2300      	movs	r3, #0
 8005bec:	f886 3034 	strb.w	r3, [r6, #52]	@ 0x34
      if(hdma->XferErrorCallback != NULL)
 8005bf0:	6cf3      	ldr	r3, [r6, #76]	@ 0x4c
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	f43f ae0a 	beq.w	800580c <HAL_DMA_IRQHandler+0x168>
          hdma->XferCpltCallback(hdma);
 8005bf8:	4630      	mov	r0, r6
}
 8005bfa:	b002      	add	sp, #8
 8005bfc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
          hdma->XferCpltCallback(hdma);
 8005c00:	4718      	bx	r3
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005c02:	fa27 f102 	lsr.w	r1, r7, r2
 8005c06:	07c9      	lsls	r1, r1, #31
 8005c08:	f53f ae83 	bmi.w	8005912 <HAL_DMA_IRQHandler+0x26e>
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005c0c:	2104      	movs	r1, #4
 8005c0e:	4091      	lsls	r1, r2
 8005c10:	420f      	tst	r7, r1
 8005c12:	f47f aee2 	bne.w	80059da <HAL_DMA_IRQHandler+0x336>
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005c16:	2110      	movs	r1, #16
 8005c18:	fa01 f202 	lsl.w	r2, r1, r2
 8005c1c:	4217      	tst	r7, r2
 8005c1e:	f47f af31 	bne.w	8005a84 <HAL_DMA_IRQHandler+0x3e0>
 8005c22:	e745      	b.n	8005ab0 <HAL_DMA_IRQHandler+0x40c>
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005c24:	f8d6 e05c 	ldr.w	lr, [r6, #92]	@ 0x5c
 8005c28:	f04f 0c08 	mov.w	ip, #8
 8005c2c:	f00e 021f 	and.w	r2, lr, #31
 8005c30:	fa0c f102 	lsl.w	r1, ip, r2
 8005c34:	420f      	tst	r7, r1
 8005c36:	f47f ae06 	bne.w	8005846 <HAL_DMA_IRQHandler+0x1a2>
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005c3a:	fa27 f102 	lsr.w	r1, r7, r2
 8005c3e:	07c9      	lsls	r1, r1, #31
 8005c40:	f53f ae67 	bmi.w	8005912 <HAL_DMA_IRQHandler+0x26e>
 8005c44:	e66f      	b.n	8005926 <HAL_DMA_IRQHandler+0x282>
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005c46:	f8d6 e05c 	ldr.w	lr, [r6, #92]	@ 0x5c
 8005c4a:	2108      	movs	r1, #8
 8005c4c:	f00e 021f 	and.w	r2, lr, #31
 8005c50:	4091      	lsls	r1, r2
 8005c52:	420f      	tst	r7, r1
 8005c54:	f47f adf7 	bne.w	8005846 <HAL_DMA_IRQHandler+0x1a2>
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005c58:	fa27 f102 	lsr.w	r1, r7, r2
 8005c5c:	07c9      	lsls	r1, r1, #31
 8005c5e:	f53f ae58 	bmi.w	8005912 <HAL_DMA_IRQHandler+0x26e>
 8005c62:	e660      	b.n	8005926 <HAL_DMA_IRQHandler+0x282>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	0319      	lsls	r1, r3, #12
 8005c68:	f57f af1c 	bpl.w	8005aa4 <HAL_DMA_IRQHandler+0x400>
            if(hdma->XferM1HalfCpltCallback != NULL)
 8005c6c:	6cb3      	ldr	r3, [r6, #72]	@ 0x48
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	f47f af1a 	bne.w	8005aa8 <HAL_DMA_IRQHandler+0x404>
 8005c74:	e71c      	b.n	8005ab0 <HAL_DMA_IRQHandler+0x40c>
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005c76:	f023 0316 	bic.w	r3, r3, #22
 8005c7a:	6013      	str	r3, [r2, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8005c7c:	6953      	ldr	r3, [r2, #20]
 8005c7e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005c82:	6153      	str	r3, [r2, #20]
          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005c84:	6c33      	ldr	r3, [r6, #64]	@ 0x40
 8005c86:	b31b      	cbz	r3, 8005cd0 <HAL_DMA_IRQHandler+0x62c>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8005c88:	6813      	ldr	r3, [r2, #0]
 8005c8a:	f023 0308 	bic.w	r3, r3, #8
 8005c8e:	6013      	str	r3, [r2, #0]
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005c90:	233f      	movs	r3, #63	@ 0x3f
          hdma->State = HAL_DMA_STATE_READY;
 8005c92:	2001      	movs	r0, #1
          __HAL_UNLOCK(hdma);
 8005c94:	2200      	movs	r2, #0
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005c96:	408b      	lsls	r3, r1
 8005c98:	60a3      	str	r3, [r4, #8]
          if(hdma->XferAbortCallback != NULL)
 8005c9a:	6d33      	ldr	r3, [r6, #80]	@ 0x50
          hdma->State = HAL_DMA_STATE_READY;
 8005c9c:	f886 0035 	strb.w	r0, [r6, #53]	@ 0x35
          __HAL_UNLOCK(hdma);
 8005ca0:	f886 2034 	strb.w	r2, [r6, #52]	@ 0x34
          if(hdma->XferAbortCallback != NULL)
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d1a7      	bne.n	8005bf8 <HAL_DMA_IRQHandler+0x554>
 8005ca8:	e5b0      	b.n	800580c <HAL_DMA_IRQHandler+0x168>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8005caa:	f413 7380 	ands.w	r3, r3, #256	@ 0x100
 8005cae:	f47f af75 	bne.w	8005b9c <HAL_DMA_IRQHandler+0x4f8>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8005cb2:	6811      	ldr	r1, [r2, #0]
 8005cb4:	f021 0110 	bic.w	r1, r1, #16
 8005cb8:	6011      	str	r1, [r2, #0]
            hdma->State = HAL_DMA_STATE_READY;
 8005cba:	2201      	movs	r2, #1
            __HAL_UNLOCK(hdma);
 8005cbc:	f886 3034 	strb.w	r3, [r6, #52]	@ 0x34
            hdma->State = HAL_DMA_STATE_READY;
 8005cc0:	f886 2035 	strb.w	r2, [r6, #53]	@ 0x35
            __HAL_UNLOCK(hdma);
 8005cc4:	e76a      	b.n	8005b9c <HAL_DMA_IRQHandler+0x4f8>
            if(hdma->XferM1CpltCallback != NULL)
 8005cc6:	6c73      	ldr	r3, [r6, #68]	@ 0x44
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	f47f af69 	bne.w	8005ba0 <HAL_DMA_IRQHandler+0x4fc>
 8005cce:	e769      	b.n	8005ba4 <HAL_DMA_IRQHandler+0x500>
          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005cd0:	6cb3      	ldr	r3, [r6, #72]	@ 0x48
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d1d8      	bne.n	8005c88 <HAL_DMA_IRQHandler+0x5e4>
 8005cd6:	e7db      	b.n	8005c90 <HAL_DMA_IRQHandler+0x5ec>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8005cd8:	6819      	ldr	r1, [r3, #0]
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005cda:	2104      	movs	r1, #4
 8005cdc:	4091      	lsls	r1, r2
 8005cde:	4239      	tst	r1, r7
 8005ce0:	f43f ae85 	beq.w	80059ee <HAL_DMA_IRQHandler+0x34a>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8005ce4:	6819      	ldr	r1, [r3, #0]
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005ce6:	2110      	movs	r1, #16
 8005ce8:	fa01 f202 	lsl.w	r2, r1, r2
 8005cec:	4217      	tst	r7, r2
 8005cee:	f43f aedf 	beq.w	8005ab0 <HAL_DMA_IRQHandler+0x40c>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8005cf2:	6819      	ldr	r1, [r3, #0]
 8005cf4:	f3c1 0180 	ubfx	r1, r1, #2, #1
 8005cf8:	e6c7      	b.n	8005a8a <HAL_DMA_IRQHandler+0x3e6>
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8005cfa:	2502      	movs	r5, #2
 8005cfc:	4085      	lsls	r5, r0
 8005cfe:	420d      	tst	r5, r1
 8005d00:	d00b      	beq.n	8005d1a <HAL_DMA_IRQHandler+0x676>
 8005d02:	0797      	lsls	r7, r2, #30
 8005d04:	d509      	bpl.n	8005d1a <HAL_DMA_IRQHandler+0x676>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005d06:	0411      	lsls	r1, r2, #16
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8005d08:	6065      	str	r5, [r4, #4]
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005d0a:	d534      	bpl.n	8005d76 <HAL_DMA_IRQHandler+0x6d2>
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8005d0c:	03d7      	lsls	r7, r2, #15
 8005d0e:	d43e      	bmi.n	8005d8e <HAL_DMA_IRQHandler+0x6ea>
          if(hdma->XferM1CpltCallback != NULL)
 8005d10:	6c73      	ldr	r3, [r6, #68]	@ 0x44
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	f47f af70 	bne.w	8005bf8 <HAL_DMA_IRQHandler+0x554>
 8005d18:	e578      	b.n	800580c <HAL_DMA_IRQHandler+0x168>
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8005d1a:	2508      	movs	r5, #8
 8005d1c:	4085      	lsls	r5, r0
 8005d1e:	420d      	tst	r5, r1
 8005d20:	f43f ad74 	beq.w	800580c <HAL_DMA_IRQHandler+0x168>
 8005d24:	0715      	lsls	r5, r2, #28
 8005d26:	f57f ad71 	bpl.w	800580c <HAL_DMA_IRQHandler+0x168>
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005d2a:	681a      	ldr	r2, [r3, #0]
      __HAL_UNLOCK(hdma);
 8005d2c:	2100      	movs	r1, #0
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005d2e:	f022 020e 	bic.w	r2, r2, #14
 8005d32:	601a      	str	r2, [r3, #0]
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8005d34:	2301      	movs	r3, #1
      if (hdma->XferErrorCallback != NULL)
 8005d36:	6cf2      	ldr	r2, [r6, #76]	@ 0x4c
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8005d38:	fa03 f000 	lsl.w	r0, r3, r0
 8005d3c:	6060      	str	r0, [r4, #4]
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005d3e:	6573      	str	r3, [r6, #84]	@ 0x54
      __HAL_UNLOCK(hdma);
 8005d40:	f886 1034 	strb.w	r1, [r6, #52]	@ 0x34
      hdma->State = HAL_DMA_STATE_READY;
 8005d44:	f886 3035 	strb.w	r3, [r6, #53]	@ 0x35
      if (hdma->XferErrorCallback != NULL)
 8005d48:	2a00      	cmp	r2, #0
 8005d4a:	f43f ad5f 	beq.w	800580c <HAL_DMA_IRQHandler+0x168>
        hdma->XferErrorCallback(hdma);
 8005d4e:	4630      	mov	r0, r6
}
 8005d50:	b002      	add	sp, #8
 8005d52:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
        hdma->XferErrorCallback(hdma);
 8005d56:	4710      	bx	r2
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8005d58:	6813      	ldr	r3, [r2, #0]
 8005d5a:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8005d5e:	e70e      	b.n	8005b7e <HAL_DMA_IRQHandler+0x4da>
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8005d60:	0692      	lsls	r2, r2, #26
 8005d62:	d403      	bmi.n	8005d6c <HAL_DMA_IRQHandler+0x6c8>
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005d64:	681a      	ldr	r2, [r3, #0]
 8005d66:	f022 0204 	bic.w	r2, r2, #4
 8005d6a:	601a      	str	r2, [r3, #0]
       if(hdma->XferHalfCpltCallback != NULL)
 8005d6c:	6c33      	ldr	r3, [r6, #64]	@ 0x40
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	f47f af42 	bne.w	8005bf8 <HAL_DMA_IRQHandler+0x554>
 8005d74:	e54a      	b.n	800580c <HAL_DMA_IRQHandler+0x168>
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8005d76:	f012 0220 	ands.w	r2, r2, #32
 8005d7a:	d108      	bne.n	8005d8e <HAL_DMA_IRQHandler+0x6ea>
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8005d7c:	6819      	ldr	r1, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 8005d7e:	2001      	movs	r0, #1
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8005d80:	f021 010a 	bic.w	r1, r1, #10
 8005d84:	6019      	str	r1, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 8005d86:	f886 0035 	strb.w	r0, [r6, #53]	@ 0x35
          __HAL_UNLOCK(hdma);
 8005d8a:	f886 2034 	strb.w	r2, [r6, #52]	@ 0x34
        if(hdma->XferCpltCallback != NULL)
 8005d8e:	6bf3      	ldr	r3, [r6, #60]	@ 0x3c
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	f47f af31 	bne.w	8005bf8 <HAL_DMA_IRQHandler+0x554>
 8005d96:	e539      	b.n	800580c <HAL_DMA_IRQHandler+0x168>
 8005d98:	400204b8 	.word	0x400204b8
 8005d9c:	1b4e81b5 	.word	0x1b4e81b5

08005da0 <HAL_DMA_GetState>:
  return hdma->State;
 8005da0:	f890 0035 	ldrb.w	r0, [r0, #53]	@ 0x35
}
 8005da4:	4770      	bx	lr
 8005da6:	bf00      	nop

08005da8 <HAL_DMA_GetError>:
  return hdma->ErrorCode;
 8005da8:	6d40      	ldr	r0, [r0, #84]	@ 0x54
}
 8005daa:	4770      	bx	lr

08005dac <HAL_DMA2D_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 8005dac:	2800      	cmp	r0, #0
 8005dae:	d035      	beq.n	8005e1c <HAL_DMA2D_Init+0x70>
{
 8005db0:	b538      	push	{r3, r4, r5, lr}

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 8005db2:	f890 3061 	ldrb.w	r3, [r0, #97]	@ 0x61
 8005db6:	4604      	mov	r4, r0
 8005db8:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8005dbc:	b34b      	cbz	r3, 8005e12 <HAL_DMA2D_Init+0x66>

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE | DMA2D_CR_LOM, hdma2d->Init.Mode | hdma2d->Init.LineOffsetMode);
 8005dbe:	6823      	ldr	r3, [r4, #0]
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8005dc0:	2002      	movs	r0, #2
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE | DMA2D_CR_LOM, hdma2d->Init.Mode | hdma2d->Init.LineOffsetMode);
 8005dc2:	6862      	ldr	r2, [r4, #4]
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8005dc4:	f884 0061 	strb.w	r0, [r4, #97]	@ 0x61
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE | DMA2D_CR_LOM, hdma2d->Init.Mode | hdma2d->Init.LineOffsetMode);
 8005dc8:	69e1      	ldr	r1, [r4, #28]
 8005dca:	681d      	ldr	r5, [r3, #0]
 8005dcc:	4814      	ldr	r0, [pc, #80]	@ (8005e20 <HAL_DMA2D_Init+0x74>)
 8005dce:	4311      	orrs	r1, r2

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM | DMA2D_OPFCCR_SB,
 8005dd0:	68a2      	ldr	r2, [r4, #8]
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE | DMA2D_CR_LOM, hdma2d->Init.Mode | hdma2d->Init.LineOffsetMode);
 8005dd2:	4028      	ands	r0, r5
             hdma2d->Init.ColorMode | hdma2d->Init.BytesSwap);

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8005dd4:	68e5      	ldr	r5, [r4, #12]
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE | DMA2D_CR_LOM, hdma2d->Init.Mode | hdma2d->Init.LineOffsetMode);
 8005dd6:	4301      	orrs	r1, r0
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM | DMA2D_OPFCCR_SB,
 8005dd8:	69a0      	ldr	r0, [r4, #24]
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE | DMA2D_CR_LOM, hdma2d->Init.Mode | hdma2d->Init.LineOffsetMode);
 8005dda:	6019      	str	r1, [r3, #0]
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM | DMA2D_OPFCCR_SB,
 8005ddc:	4302      	orrs	r2, r0
 8005dde:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8005de0:	4810      	ldr	r0, [pc, #64]	@ (8005e24 <HAL_DMA2D_Init+0x78>)
 8005de2:	4008      	ands	r0, r1
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8005de4:	4910      	ldr	r1, [pc, #64]	@ (8005e28 <HAL_DMA2D_Init+0x7c>)
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM | DMA2D_OPFCCR_SB,
 8005de6:	4302      	orrs	r2, r0
 8005de8:	635a      	str	r2, [r3, #52]	@ 0x34
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8005dea:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005dec:	4011      	ands	r1, r2
  /* DMA2D OPFCCR AI and RBS fields setting (Output Alpha Inversion)*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, (DMA2D_OPFCCR_AI | DMA2D_OPFCCR_RBS),
 8005dee:	e9d4 0204 	ldrd	r0, r2, [r4, #16]
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8005df2:	4329      	orrs	r1, r5
  MODIFY_REG(hdma2d->Instance->OPFCCR, (DMA2D_OPFCCR_AI | DMA2D_OPFCCR_RBS),
 8005df4:	0552      	lsls	r2, r2, #21
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8005df6:	6419      	str	r1, [r3, #64]	@ 0x40
  MODIFY_REG(hdma2d->Instance->OPFCCR, (DMA2D_OPFCCR_AI | DMA2D_OPFCCR_RBS),
 8005df8:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8005dfa:	ea42 5200 	orr.w	r2, r2, r0, lsl #20
             ((hdma2d->Init.AlphaInverted << DMA2D_OPFCCR_AI_Pos) | \
              (hdma2d->Init.RedBlueSwap << DMA2D_OPFCCR_RBS_Pos)));


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8005dfe:	2000      	movs	r0, #0
  MODIFY_REG(hdma2d->Instance->OPFCCR, (DMA2D_OPFCCR_AI | DMA2D_OPFCCR_RBS),
 8005e00:	f421 1140 	bic.w	r1, r1, #3145728	@ 0x300000
 8005e04:	430a      	orrs	r2, r1
 8005e06:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8005e08:	2301      	movs	r3, #1
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8005e0a:	6660      	str	r0, [r4, #100]	@ 0x64
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8005e0c:	f884 3061 	strb.w	r3, [r4, #97]	@ 0x61

  return HAL_OK;
}
 8005e10:	bd38      	pop	{r3, r4, r5, pc}
    hdma2d->Lock = HAL_UNLOCKED;
 8005e12:	f880 2060 	strb.w	r2, [r0, #96]	@ 0x60
    HAL_DMA2D_MspInit(hdma2d);
 8005e16:	f7fc ff7f 	bl	8002d18 <HAL_DMA2D_MspInit>
 8005e1a:	e7d0      	b.n	8005dbe <HAL_DMA2D_Init+0x12>
    return HAL_ERROR;
 8005e1c:	2001      	movs	r0, #1
}
 8005e1e:	4770      	bx	lr
 8005e20:	fff8ffbf 	.word	0xfff8ffbf
 8005e24:	fffffef8 	.word	0xfffffef8
 8005e28:	ffff0000 	.word	0xffff0000

08005e2c <HAL_DMA2D_Start>:
  * @param  Height     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                                  uint32_t Height)
{
 8005e2c:	b470      	push	{r4, r5, r6}
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8005e2e:	f890 4060 	ldrb.w	r4, [r0, #96]	@ 0x60
 8005e32:	2c01      	cmp	r4, #1
 8005e34:	d03a      	beq.n	8005eac <HAL_DMA2D_Start+0x80>
 8005e36:	2401      	movs	r4, #1
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL | DMA2D_NLR_PL), (Height | (Width << DMA2D_NLR_PL_Pos)));
 8005e38:	9d03      	ldr	r5, [sp, #12]
  __HAL_LOCK(hdma2d);
 8005e3a:	f880 4060 	strb.w	r4, [r0, #96]	@ 0x60
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8005e3e:	2402      	movs	r4, #2
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL | DMA2D_NLR_PL), (Height | (Width << DMA2D_NLR_PL_Pos)));
 8005e40:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8005e44:	f880 4061 	strb.w	r4, [r0, #97]	@ 0x61

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 8005e48:	e9d0 4600 	ldrd	r4, r6, [r0]
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL | DMA2D_NLR_PL), (Height | (Width << DMA2D_NLR_PL_Pos)));
 8005e4c:	6c65      	ldr	r5, [r4, #68]	@ 0x44
  if (hdma2d->Init.Mode == DMA2D_R2M)
 8005e4e:	f5b6 3f40 	cmp.w	r6, #196608	@ 0x30000
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL | DMA2D_NLR_PL), (Height | (Width << DMA2D_NLR_PL_Pos)));
 8005e52:	f005 4c40 	and.w	ip, r5, #3221225472	@ 0xc0000000
 8005e56:	ea43 030c 	orr.w	r3, r3, ip
 8005e5a:	6463      	str	r3, [r4, #68]	@ 0x44
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 8005e5c:	63e2      	str	r2, [r4, #60]	@ 0x3c
  if (hdma2d->Init.Mode == DMA2D_R2M)
 8005e5e:	d00a      	beq.n	8005e76 <HAL_DMA2D_Start+0x4a>
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
    }
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
  }
  else if (hdma2d->Init.Mode == DMA2D_M2M_BLEND_FG) /*M2M_blending with fixed color FG DMA2D Mode selected*/
 8005e60:	f5b6 2f80 	cmp.w	r6, #262144	@ 0x40000
 8005e64:	d025      	beq.n	8005eb2 <HAL_DMA2D_Start+0x86>
    WRITE_REG(hdma2d->Instance->BGMAR, pdata);
  }
  else /* M2M, M2M_PFC,M2M_Blending or M2M_blending with fixed color BG DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 8005e66:	60e1      	str	r1, [r4, #12]
  __HAL_DMA2D_ENABLE(hdma2d);
 8005e68:	6823      	ldr	r3, [r4, #0]
  return HAL_OK;
 8005e6a:	2000      	movs	r0, #0
  __HAL_DMA2D_ENABLE(hdma2d);
 8005e6c:	f043 0301 	orr.w	r3, r3, #1
 8005e70:	6023      	str	r3, [r4, #0]
}
 8005e72:	bc70      	pop	{r4, r5, r6}
 8005e74:	4770      	bx	lr
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 8005e76:	6883      	ldr	r3, [r0, #8]
 8005e78:	b1b3      	cbz	r3, 8005ea8 <HAL_DMA2D_Start+0x7c>
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 8005e7a:	2b01      	cmp	r3, #1
 8005e7c:	d026      	beq.n	8005ecc <HAL_DMA2D_Start+0xa0>
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 8005e7e:	2b02      	cmp	r3, #2
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 8005e80:	f401 027f 	and.w	r2, r1, #16711680	@ 0xff0000
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 8005e84:	f401 457f 	and.w	r5, r1, #65280	@ 0xff00
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 8005e88:	b2c8      	uxtb	r0, r1
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 8005e8a:	d022      	beq.n	8005ed2 <HAL_DMA2D_Start+0xa6>
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 8005e8c:	2b03      	cmp	r3, #3
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 8005e8e:	f001 417f 	and.w	r1, r1, #4278190080	@ 0xff000000
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 8005e92:	d010      	beq.n	8005eb6 <HAL_DMA2D_Start+0x8a>
      tmp2 = (tmp2 >> 20U);
 8005e94:	0d13      	lsrs	r3, r2, #20
      tmp3 = (tmp3 >> 12U);
 8005e96:	0b2d      	lsrs	r5, r5, #12
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 8005e98:	021b      	lsls	r3, r3, #8
      tmp1 = (tmp1 >> 28U);
 8005e9a:	0f09      	lsrs	r1, r1, #28
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 8005e9c:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
 8005ea0:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8005ea4:	ea43 3101 	orr.w	r1, r3, r1, lsl #12
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 8005ea8:	63a1      	str	r1, [r4, #56]	@ 0x38
 8005eaa:	e7dd      	b.n	8005e68 <HAL_DMA2D_Start+0x3c>
  __HAL_LOCK(hdma2d);
 8005eac:	2002      	movs	r0, #2
}
 8005eae:	bc70      	pop	{r4, r5, r6}
 8005eb0:	4770      	bx	lr
    WRITE_REG(hdma2d->Instance->BGMAR, pdata);
 8005eb2:	6161      	str	r1, [r4, #20]
 8005eb4:	e7d8      	b.n	8005e68 <HAL_DMA2D_Start+0x3c>
      tmp2 = (tmp2 >> 19U);
 8005eb6:	0cd3      	lsrs	r3, r2, #19
      tmp3 = (tmp3 >> 11U);
 8005eb8:	0aed      	lsrs	r5, r5, #11
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 8005eba:	029b      	lsls	r3, r3, #10
      tmp1 = (tmp1 >> 31U);
 8005ebc:	0fc9      	lsrs	r1, r1, #31
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 8005ebe:	ea43 1345 	orr.w	r3, r3, r5, lsl #5
 8005ec2:	ea43 03d0 	orr.w	r3, r3, r0, lsr #3
 8005ec6:	ea43 31c1 	orr.w	r1, r3, r1, lsl #15
 8005eca:	e7ed      	b.n	8005ea8 <HAL_DMA2D_Start+0x7c>
      tmp = (tmp3 | tmp2 | tmp4);
 8005ecc:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8005ed0:	e7ea      	b.n	8005ea8 <HAL_DMA2D_Start+0x7c>
      tmp2 = (tmp2 >> 19U);
 8005ed2:	0cd3      	lsrs	r3, r2, #19
      tmp3 = (tmp3 >> 10U);
 8005ed4:	0aad      	lsrs	r5, r5, #10
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 8005ed6:	02db      	lsls	r3, r3, #11
 8005ed8:	ea43 1345 	orr.w	r3, r3, r5, lsl #5
 8005edc:	ea43 01d0 	orr.w	r1, r3, r0, lsr #3
 8005ee0:	e7e2      	b.n	8005ea8 <HAL_DMA2D_Start+0x7c>
 8005ee2:	bf00      	nop

08005ee4 <HAL_DMA2D_PollForTransfer>:
{
 8005ee4:	b570      	push	{r4, r5, r6, lr}
  __IO uint32_t isrflags = 0x0U;
 8005ee6:	2300      	movs	r3, #0
{
 8005ee8:	b082      	sub	sp, #8
 8005eea:	4604      	mov	r4, r0
 8005eec:	460d      	mov	r5, r1
  __IO uint32_t isrflags = 0x0U;
 8005eee:	9301      	str	r3, [sp, #4]
  if ((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 8005ef0:	6803      	ldr	r3, [r0, #0]
 8005ef2:	681a      	ldr	r2, [r3, #0]
 8005ef4:	07d6      	lsls	r6, r2, #31
 8005ef6:	d40f      	bmi.n	8005f18 <HAL_DMA2D_PollForTransfer+0x34>
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 8005ef8:	69da      	ldr	r2, [r3, #28]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 8005efa:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8005efc:	430a      	orrs	r2, r1
  if (layer_start != 0U)
 8005efe:	0691      	lsls	r1, r2, #26
 8005f00:	d432      	bmi.n	8005f68 <HAL_DMA2D_PollForTransfer+0x84>
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC | DMA2D_FLAG_CTC);
 8005f02:	2112      	movs	r1, #18
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8005f04:	2201      	movs	r2, #1
  return HAL_OK;
 8005f06:	2000      	movs	r0, #0
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC | DMA2D_FLAG_CTC);
 8005f08:	6099      	str	r1, [r3, #8]
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8005f0a:	f884 2061 	strb.w	r2, [r4, #97]	@ 0x61
        __HAL_UNLOCK(hdma2d);
 8005f0e:	2300      	movs	r3, #0
 8005f10:	f884 3060 	strb.w	r3, [r4, #96]	@ 0x60
}
 8005f14:	b002      	add	sp, #8
 8005f16:	bd70      	pop	{r4, r5, r6, pc}
    tickstart = HAL_GetTick();
 8005f18:	f7fd fae6 	bl	80034e8 <HAL_GetTick>
 8005f1c:	4606      	mov	r6, r0
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8005f1e:	1c68      	adds	r0, r5, #1
 8005f20:	6823      	ldr	r3, [r4, #0]
 8005f22:	d152      	bne.n	8005fca <HAL_DMA2D_PollForTransfer+0xe6>
 8005f24:	685a      	ldr	r2, [r3, #4]
 8005f26:	0796      	lsls	r6, r2, #30
 8005f28:	d4e6      	bmi.n	8005ef8 <HAL_DMA2D_PollForTransfer+0x14>
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8005f2a:	685a      	ldr	r2, [r3, #4]
 8005f2c:	9201      	str	r2, [sp, #4]
      if ((isrflags & (DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 8005f2e:	9a01      	ldr	r2, [sp, #4]
 8005f30:	f012 0f21 	tst.w	r2, #33	@ 0x21
 8005f34:	d0f6      	beq.n	8005f24 <HAL_DMA2D_PollForTransfer+0x40>
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8005f36:	9a01      	ldr	r2, [sp, #4]
 8005f38:	0691      	lsls	r1, r2, #26
 8005f3a:	d503      	bpl.n	8005f44 <HAL_DMA2D_PollForTransfer+0x60>
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8005f3c:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005f3e:	f042 0202 	orr.w	r2, r2, #2
 8005f42:	6662      	str	r2, [r4, #100]	@ 0x64
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8005f44:	9a01      	ldr	r2, [sp, #4]
 8005f46:	07d2      	lsls	r2, r2, #31
 8005f48:	d503      	bpl.n	8005f52 <HAL_DMA2D_PollForTransfer+0x6e>
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8005f4a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005f4c:	f042 0201 	orr.w	r2, r2, #1
 8005f50:	6662      	str	r2, [r4, #100]	@ 0x64
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8005f52:	2121      	movs	r1, #33	@ 0x21
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8005f54:	2204      	movs	r2, #4
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8005f56:	6099      	str	r1, [r3, #8]
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8005f58:	f884 2061 	strb.w	r2, [r4, #97]	@ 0x61
        return HAL_ERROR;
 8005f5c:	2001      	movs	r0, #1
        __HAL_UNLOCK(hdma2d);
 8005f5e:	2300      	movs	r3, #0
 8005f60:	f884 3060 	strb.w	r3, [r4, #96]	@ 0x60
}
 8005f64:	b002      	add	sp, #8
 8005f66:	bd70      	pop	{r4, r5, r6, pc}
    tickstart = HAL_GetTick();
 8005f68:	f7fd fabe 	bl	80034e8 <HAL_GetTick>
 8005f6c:	1c6a      	adds	r2, r5, #1
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8005f6e:	6823      	ldr	r3, [r4, #0]
    tickstart = HAL_GetTick();
 8005f70:	4606      	mov	r6, r0
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8005f72:	d13b      	bne.n	8005fec <HAL_DMA2D_PollForTransfer+0x108>
 8005f74:	685a      	ldr	r2, [r3, #4]
 8005f76:	06d1      	lsls	r1, r2, #27
 8005f78:	d4c3      	bmi.n	8005f02 <HAL_DMA2D_PollForTransfer+0x1e>
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8005f7a:	685a      	ldr	r2, [r3, #4]
 8005f7c:	9201      	str	r2, [sp, #4]
      if ((isrflags & (DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 8005f7e:	9a01      	ldr	r2, [sp, #4]
 8005f80:	f012 0f29 	tst.w	r2, #41	@ 0x29
 8005f84:	d0f6      	beq.n	8005f74 <HAL_DMA2D_PollForTransfer+0x90>
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8005f86:	9a01      	ldr	r2, [sp, #4]
 8005f88:	0716      	lsls	r6, r2, #28
 8005f8a:	d503      	bpl.n	8005f94 <HAL_DMA2D_PollForTransfer+0xb0>
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8005f8c:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005f8e:	f042 0204 	orr.w	r2, r2, #4
 8005f92:	6662      	str	r2, [r4, #100]	@ 0x64
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8005f94:	9a01      	ldr	r2, [sp, #4]
 8005f96:	0695      	lsls	r5, r2, #26
 8005f98:	d503      	bpl.n	8005fa2 <HAL_DMA2D_PollForTransfer+0xbe>
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8005f9a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005f9c:	f042 0202 	orr.w	r2, r2, #2
 8005fa0:	6662      	str	r2, [r4, #100]	@ 0x64
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8005fa2:	9a01      	ldr	r2, [sp, #4]
 8005fa4:	07d0      	lsls	r0, r2, #31
 8005fa6:	d503      	bpl.n	8005fb0 <HAL_DMA2D_PollForTransfer+0xcc>
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8005fa8:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005faa:	f042 0201 	orr.w	r2, r2, #1
 8005fae:	6662      	str	r2, [r4, #100]	@ 0x64
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8005fb0:	2129      	movs	r1, #41	@ 0x29
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8005fb2:	2204      	movs	r2, #4
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8005fb4:	6099      	str	r1, [r3, #8]
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8005fb6:	f884 2061 	strb.w	r2, [r4, #97]	@ 0x61
        return HAL_ERROR;
 8005fba:	e7cf      	b.n	8005f5c <HAL_DMA2D_PollForTransfer+0x78>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005fbc:	f7fd fa94 	bl	80034e8 <HAL_GetTick>
 8005fc0:	1b80      	subs	r0, r0, r6
 8005fc2:	42a8      	cmp	r0, r5
 8005fc4:	d81c      	bhi.n	8006000 <HAL_DMA2D_PollForTransfer+0x11c>
 8005fc6:	b1dd      	cbz	r5, 8006000 <HAL_DMA2D_PollForTransfer+0x11c>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8005fc8:	6823      	ldr	r3, [r4, #0]
 8005fca:	685a      	ldr	r2, [r3, #4]
 8005fcc:	0790      	lsls	r0, r2, #30
 8005fce:	d493      	bmi.n	8005ef8 <HAL_DMA2D_PollForTransfer+0x14>
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8005fd0:	685a      	ldr	r2, [r3, #4]
 8005fd2:	9201      	str	r2, [sp, #4]
      if ((isrflags & (DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 8005fd4:	9a01      	ldr	r2, [sp, #4]
 8005fd6:	f012 0f21 	tst.w	r2, #33	@ 0x21
 8005fda:	d0ef      	beq.n	8005fbc <HAL_DMA2D_PollForTransfer+0xd8>
 8005fdc:	e7ab      	b.n	8005f36 <HAL_DMA2D_PollForTransfer+0x52>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005fde:	f7fd fa83 	bl	80034e8 <HAL_GetTick>
 8005fe2:	1b80      	subs	r0, r0, r6
 8005fe4:	42a8      	cmp	r0, r5
 8005fe6:	d80b      	bhi.n	8006000 <HAL_DMA2D_PollForTransfer+0x11c>
 8005fe8:	b155      	cbz	r5, 8006000 <HAL_DMA2D_PollForTransfer+0x11c>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8005fea:	6823      	ldr	r3, [r4, #0]
 8005fec:	685a      	ldr	r2, [r3, #4]
 8005fee:	06d2      	lsls	r2, r2, #27
 8005ff0:	d487      	bmi.n	8005f02 <HAL_DMA2D_PollForTransfer+0x1e>
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8005ff2:	685a      	ldr	r2, [r3, #4]
 8005ff4:	9201      	str	r2, [sp, #4]
      if ((isrflags & (DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 8005ff6:	9a01      	ldr	r2, [sp, #4]
 8005ff8:	f012 0f29 	tst.w	r2, #41	@ 0x29
 8005ffc:	d0ef      	beq.n	8005fde <HAL_DMA2D_PollForTransfer+0xfa>
 8005ffe:	e7c2      	b.n	8005f86 <HAL_DMA2D_PollForTransfer+0xa2>
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8006000:	6e63      	ldr	r3, [r4, #100]	@ 0x64
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8006002:	2203      	movs	r2, #3
          return HAL_TIMEOUT;
 8006004:	2003      	movs	r0, #3
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8006006:	f043 0320 	orr.w	r3, r3, #32
 800600a:	6663      	str	r3, [r4, #100]	@ 0x64
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 800600c:	f884 2061 	strb.w	r2, [r4, #97]	@ 0x61
          return HAL_TIMEOUT;
 8006010:	e77d      	b.n	8005f0e <HAL_DMA2D_PollForTransfer+0x2a>
 8006012:	bf00      	nop

08006014 <HAL_DMA2D_ConfigLayer>:
  __HAL_LOCK(hdma2d);
 8006014:	f890 2060 	ldrb.w	r2, [r0, #96]	@ 0x60
 8006018:	2a01      	cmp	r2, #1
 800601a:	d05f      	beq.n	80060dc <HAL_DMA2D_ConfigLayer+0xc8>
 800601c:	4603      	mov	r3, r0
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
 800601e:	ebc1 00c1 	rsb	r0, r1, r1, lsl #3
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8006022:	2202      	movs	r2, #2
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
 8006024:	ea4f 0cc1 	mov.w	ip, r1, lsl #3
 8006028:	eb03 0080 	add.w	r0, r3, r0, lsl #2
{
 800602c:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(hdma2d);
 800602e:	2401      	movs	r4, #1
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8006030:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61
  __HAL_LOCK(hdma2d);
 8006034:	f883 4060 	strb.w	r4, [r3, #96]	@ 0x60
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
 8006038:	6b82      	ldr	r2, [r0, #56]	@ 0x38
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
 800603a:	6b04      	ldr	r4, [r0, #48]	@ 0x30
 800603c:	6ac5      	ldr	r5, [r0, #44]	@ 0x2c
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
 800603e:	0512      	lsls	r2, r2, #20
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 8006040:	6b46      	ldr	r6, [r0, #52]	@ 0x34
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
 8006042:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8006046:	f1a5 0e09 	sub.w	lr, r5, #9
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
 800604a:	6bc4      	ldr	r4, [r0, #60]	@ 0x3c
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
 800604c:	432a      	orrs	r2, r5
  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 800604e:	f1be 0f01 	cmp.w	lr, #1
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
 8006052:	ea42 5244 	orr.w	r2, r2, r4, lsl #21
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8006056:	681c      	ldr	r4, [r3, #0]
  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8006058:	d923      	bls.n	80060a2 <HAL_DMA2D_ConfigLayer+0x8e>
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 800605a:	ea42 6206 	orr.w	r2, r2, r6, lsl #24
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 800605e:	b971      	cbnz	r1, 800607e <HAL_DMA2D_ConfigLayer+0x6a>
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8006060:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8006062:	491f      	ldr	r1, [pc, #124]	@ (80060e0 <HAL_DMA2D_ConfigLayer+0xcc>)
 8006064:	4001      	ands	r1, r0
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8006066:	6a98      	ldr	r0, [r3, #40]	@ 0x28
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8006068:	4311      	orrs	r1, r2
 800606a:	6261      	str	r1, [r4, #36]	@ 0x24
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 800606c:	61a0      	str	r0, [r4, #24]
  __HAL_UNLOCK(hdma2d);
 800606e:	2200      	movs	r2, #0
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8006070:	2101      	movs	r1, #1
  return HAL_OK;
 8006072:	4610      	mov	r0, r2
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8006074:	f883 1061 	strb.w	r1, [r3, #97]	@ 0x61
  __HAL_UNLOCK(hdma2d);
 8006078:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60
}
 800607c:	bd70      	pop	{r4, r5, r6, pc}
    if (pLayerCfg->InputColorMode == DMA2D_INPUT_YCBCR)
 800607e:	2d0b      	cmp	r5, #11
 8006080:	d12a      	bne.n	80060d8 <HAL_DMA2D_ConfigLayer+0xc4>
      regValue |= (pLayerCfg->ChromaSubSampling << DMA2D_FGPFCCR_CSS_Pos);
 8006082:	6c00      	ldr	r0, [r0, #64]	@ 0x40
 8006084:	ea42 4280 	orr.w	r2, r2, r0, lsl #18
 8006088:	4816      	ldr	r0, [pc, #88]	@ (80060e4 <HAL_DMA2D_ConfigLayer+0xd0>)
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 800608a:	ebac 0c01 	sub.w	ip, ip, r1
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 800608e:	69e1      	ldr	r1, [r4, #28]
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8006090:	eb03 0c8c 	add.w	ip, r3, ip, lsl #2
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8006094:	4001      	ands	r1, r0
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8006096:	f8dc 5028 	ldr.w	r5, [ip, #40]	@ 0x28
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 800609a:	430a      	orrs	r2, r1
 800609c:	61e2      	str	r2, [r4, #28]
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 800609e:	6125      	str	r5, [r4, #16]
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80060a0:	e7e5      	b.n	800606e <HAL_DMA2D_ConfigLayer+0x5a>
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 80060a2:	f006 457f 	and.w	r5, r6, #4278190080	@ 0xff000000
 80060a6:	432a      	orrs	r2, r5
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 80060a8:	b959      	cbnz	r1, 80060c2 <HAL_DMA2D_ConfigLayer+0xae>
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 80060aa:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 80060ac:	490c      	ldr	r1, [pc, #48]	@ (80060e0 <HAL_DMA2D_ConfigLayer+0xcc>)
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 80060ae:	6a9d      	ldr	r5, [r3, #40]	@ 0x28
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 80060b0:	4001      	ands	r1, r0
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 80060b2:	6b58      	ldr	r0, [r3, #52]	@ 0x34
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 80060b4:	4311      	orrs	r1, r2
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 80060b6:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 80060ba:	6261      	str	r1, [r4, #36]	@ 0x24
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 80060bc:	61a5      	str	r5, [r4, #24]
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 80060be:	62a0      	str	r0, [r4, #40]	@ 0x28
 80060c0:	e7d5      	b.n	800606e <HAL_DMA2D_ConfigLayer+0x5a>
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 80060c2:	69e5      	ldr	r5, [r4, #28]
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 80060c4:	f026 467f 	bic.w	r6, r6, #4278190080	@ 0xff000000
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 80060c8:	4905      	ldr	r1, [pc, #20]	@ (80060e0 <HAL_DMA2D_ConfigLayer+0xcc>)
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 80060ca:	6a80      	ldr	r0, [r0, #40]	@ 0x28
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 80060cc:	4029      	ands	r1, r5
 80060ce:	4311      	orrs	r1, r2
 80060d0:	61e1      	str	r1, [r4, #28]
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 80060d2:	6120      	str	r0, [r4, #16]
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 80060d4:	6226      	str	r6, [r4, #32]
 80060d6:	e7ca      	b.n	800606e <HAL_DMA2D_ConfigLayer+0x5a>
 80060d8:	4801      	ldr	r0, [pc, #4]	@ (80060e0 <HAL_DMA2D_ConfigLayer+0xcc>)
 80060da:	e7d6      	b.n	800608a <HAL_DMA2D_ConfigLayer+0x76>
  __HAL_LOCK(hdma2d);
 80060dc:	2002      	movs	r0, #2
}
 80060de:	4770      	bx	lr
 80060e0:	00ccfff0 	.word	0x00ccfff0
 80060e4:	00c0fff0 	.word	0x00c0fff0

080060e8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80060e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80060ec:	680c      	ldr	r4, [r1, #0]
{
 80060ee:	b085      	sub	sp, #20
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80060f0:	2c00      	cmp	r4, #0
 80060f2:	f000 80a5 	beq.w	8006240 <HAL_GPIO_Init+0x158>
  uint32_t position = 0x00U;
 80060f6:	2300      	movs	r3, #0
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80060f8:	f04f 0b01 	mov.w	fp, #1
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80060fc:	f04f 4eb0 	mov.w	lr, #1476395008	@ 0x58000000
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8006100:	9100      	str	r1, [sp, #0]
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8006102:	fa0b fc03 	lsl.w	ip, fp, r3
    if (iocurrent != 0x00U)
 8006106:	ea1c 0a04 	ands.w	sl, ip, r4
 800610a:	f000 8094 	beq.w	8006236 <HAL_GPIO_Init+0x14e>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800610e:	9900      	ldr	r1, [sp, #0]
 8006110:	005f      	lsls	r7, r3, #1
 8006112:	684d      	ldr	r5, [r1, #4]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8006114:	2103      	movs	r1, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8006116:	f005 0203 	and.w	r2, r5, #3
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800611a:	fa01 f607 	lsl.w	r6, r1, r7
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800611e:	f102 38ff 	add.w	r8, r2, #4294967295
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8006122:	43f6      	mvns	r6, r6
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8006124:	f1b8 0f01 	cmp.w	r8, #1
 8006128:	f240 808d 	bls.w	8006246 <HAL_GPIO_Init+0x15e>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800612c:	2a03      	cmp	r2, #3
 800612e:	f040 80cb 	bne.w	80062c8 <HAL_GPIO_Init+0x1e0>
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006132:	40ba      	lsls	r2, r7
      temp = GPIOx->MODER;
 8006134:	6807      	ldr	r7, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8006136:	f415 3f40 	tst.w	r5, #196608	@ 0x30000
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800613a:	ea06 0607 	and.w	r6, r6, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800613e:	ea42 0206 	orr.w	r2, r2, r6
      GPIOx->MODER = temp;
 8006142:	6002      	str	r2, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8006144:	d077      	beq.n	8006236 <HAL_GPIO_Init+0x14e>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006146:	4e7f      	ldr	r6, [pc, #508]	@ (8006344 <HAL_GPIO_Init+0x25c>)
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8006148:	f003 0703 	and.w	r7, r3, #3
 800614c:	210f      	movs	r1, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800614e:	f8d6 2154 	ldr.w	r2, [r6, #340]	@ 0x154
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8006152:	00bf      	lsls	r7, r7, #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006154:	f042 0202 	orr.w	r2, r2, #2
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8006158:	fa01 fc07 	lsl.w	ip, r1, r7
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800615c:	497a      	ldr	r1, [pc, #488]	@ (8006348 <HAL_GPIO_Init+0x260>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800615e:	f8c6 2154 	str.w	r2, [r6, #340]	@ 0x154
 8006162:	f8d6 2154 	ldr.w	r2, [r6, #340]	@ 0x154
 8006166:	f023 0603 	bic.w	r6, r3, #3
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800616a:	4288      	cmp	r0, r1
 800616c:	f106 46b0 	add.w	r6, r6, #1476395008	@ 0x58000000
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006170:	f002 0202 	and.w	r2, r2, #2
 8006174:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8006178:	9203      	str	r2, [sp, #12]
 800617a:	9a03      	ldr	r2, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2U];
 800617c:	68b2      	ldr	r2, [r6, #8]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800617e:	ea22 020c 	bic.w	r2, r2, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8006182:	d031      	beq.n	80061e8 <HAL_GPIO_Init+0x100>
 8006184:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8006188:	4288      	cmp	r0, r1
 800618a:	f000 80b0 	beq.w	80062ee <HAL_GPIO_Init+0x206>
 800618e:	496f      	ldr	r1, [pc, #444]	@ (800634c <HAL_GPIO_Init+0x264>)
 8006190:	4288      	cmp	r0, r1
 8006192:	f000 80b2 	beq.w	80062fa <HAL_GPIO_Init+0x212>
 8006196:	f8df c1b8 	ldr.w	ip, [pc, #440]	@ 8006350 <HAL_GPIO_Init+0x268>
 800619a:	4560      	cmp	r0, ip
 800619c:	f000 80a1 	beq.w	80062e2 <HAL_GPIO_Init+0x1fa>
 80061a0:	f8df c1b0 	ldr.w	ip, [pc, #432]	@ 8006354 <HAL_GPIO_Init+0x26c>
 80061a4:	4560      	cmp	r0, ip
 80061a6:	f000 80b4 	beq.w	8006312 <HAL_GPIO_Init+0x22a>
 80061aa:	f8df c1ac 	ldr.w	ip, [pc, #428]	@ 8006358 <HAL_GPIO_Init+0x270>
 80061ae:	4560      	cmp	r0, ip
 80061b0:	f000 80b5 	beq.w	800631e <HAL_GPIO_Init+0x236>
 80061b4:	f8df c1a4 	ldr.w	ip, [pc, #420]	@ 800635c <HAL_GPIO_Init+0x274>
 80061b8:	4560      	cmp	r0, ip
 80061ba:	f000 80a4 	beq.w	8006306 <HAL_GPIO_Init+0x21e>
 80061be:	f8df c1a0 	ldr.w	ip, [pc, #416]	@ 8006360 <HAL_GPIO_Init+0x278>
 80061c2:	4560      	cmp	r0, ip
 80061c4:	f000 80b1 	beq.w	800632a <HAL_GPIO_Init+0x242>
 80061c8:	f8df c198 	ldr.w	ip, [pc, #408]	@ 8006364 <HAL_GPIO_Init+0x27c>
 80061cc:	4560      	cmp	r0, ip
 80061ce:	f000 80b2 	beq.w	8006336 <HAL_GPIO_Init+0x24e>
 80061d2:	f8df c194 	ldr.w	ip, [pc, #404]	@ 8006368 <HAL_GPIO_Init+0x280>
 80061d6:	4560      	cmp	r0, ip
 80061d8:	bf0c      	ite	eq
 80061da:	f04f 0c09 	moveq.w	ip, #9
 80061de:	f04f 0c0a 	movne.w	ip, #10
 80061e2:	fa0c f707 	lsl.w	r7, ip, r7
 80061e6:	433a      	orrs	r2, r7
        SYSCFG->EXTICR[position >> 2U] = temp;
 80061e8:	60b2      	str	r2, [r6, #8]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80061ea:	02ef      	lsls	r7, r5, #11
        temp = EXTI->RTSR1;
 80061ec:	f8de 2000 	ldr.w	r2, [lr]
        temp &= ~(iocurrent);
 80061f0:	ea6f 060a 	mvn.w	r6, sl
        {
          temp |= iocurrent;
 80061f4:	bf4c      	ite	mi
 80061f6:	ea4a 0202 	orrmi.w	r2, sl, r2
        temp &= ~(iocurrent);
 80061fa:	4032      	andpl	r2, r6
        }
        EXTI->RTSR1 = temp;

        temp = EXTI->FTSR1;
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80061fc:	02a9      	lsls	r1, r5, #10
        EXTI->RTSR1 = temp;
 80061fe:	f8ce 2000 	str.w	r2, [lr]
        temp = EXTI->FTSR1;
 8006202:	f8de 2004 	ldr.w	r2, [lr, #4]
        temp &= ~(iocurrent);
 8006206:	bf54      	ite	pl
 8006208:	4032      	andpl	r2, r6
        {
          temp |= iocurrent;
 800620a:	ea4a 0202 	orrmi.w	r2, sl, r2
        }
        EXTI->FTSR1 = temp;

        temp = EXTI_CurrentCPU->EMR1;
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800620e:	03af      	lsls	r7, r5, #14
        EXTI->FTSR1 = temp;
 8006210:	f8ce 2004 	str.w	r2, [lr, #4]
        temp = EXTI_CurrentCPU->EMR1;
 8006214:	f8de 2084 	ldr.w	r2, [lr, #132]	@ 0x84
        temp &= ~(iocurrent);
 8006218:	bf54      	ite	pl
 800621a:	4032      	andpl	r2, r6
        {
          temp |= iocurrent;
 800621c:	ea4a 0202 	orrmi.w	r2, sl, r2
        EXTI_CurrentCPU->EMR1 = temp;

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006220:	03e9      	lsls	r1, r5, #15
        EXTI_CurrentCPU->EMR1 = temp;
 8006222:	f8ce 2084 	str.w	r2, [lr, #132]	@ 0x84
        temp = EXTI_CurrentCPU->IMR1;
 8006226:	f8de 2080 	ldr.w	r2, [lr, #128]	@ 0x80
        temp &= ~(iocurrent);
 800622a:	bf54      	ite	pl
 800622c:	4032      	andpl	r2, r6
        {
          temp |= iocurrent;
 800622e:	ea4a 0202 	orrmi.w	r2, sl, r2
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8006232:	f8ce 2080 	str.w	r2, [lr, #128]	@ 0x80
      }
    }

    position++;
 8006236:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8006238:	fa34 f203 	lsrs.w	r2, r4, r3
 800623c:	f47f af61 	bne.w	8006102 <HAL_GPIO_Init+0x1a>
  }
}
 8006240:	b005      	add	sp, #20
 8006242:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006246:	9900      	ldr	r1, [sp, #0]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006248:	2a02      	cmp	r2, #2
        temp = GPIOx->OSPEEDR;
 800624a:	f8d0 9008 	ldr.w	r9, [r0, #8]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800624e:	68c9      	ldr	r1, [r1, #12]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8006250:	ea09 0906 	and.w	r9, r9, r6
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006254:	fa01 f807 	lsl.w	r8, r1, r7
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006258:	9900      	ldr	r1, [sp, #0]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800625a:	ea48 0809 	orr.w	r8, r8, r9
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800625e:	6889      	ldr	r1, [r1, #8]
        GPIOx->OSPEEDR = temp;
 8006260:	f8c0 8008 	str.w	r8, [r0, #8]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006264:	f3c5 1800 	ubfx	r8, r5, #4, #1
        temp = GPIOx->OTYPER;
 8006268:	f8d0 9004 	ldr.w	r9, [r0, #4]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800626c:	fa08 f803 	lsl.w	r8, r8, r3
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8006270:	ea29 0c0c 	bic.w	ip, r9, ip
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006274:	ea48 0c0c 	orr.w	ip, r8, ip
        GPIOx->OTYPER = temp;
 8006278:	f8c0 c004 	str.w	ip, [r0, #4]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800627c:	fa01 fc07 	lsl.w	ip, r1, r7
      temp = GPIOx->PUPDR;
 8006280:	f8d0 800c 	ldr.w	r8, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8006284:	ea08 0806 	and.w	r8, r8, r6
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006288:	ea4c 0c08 	orr.w	ip, ip, r8
      GPIOx->PUPDR = temp;
 800628c:	f8c0 c00c 	str.w	ip, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006290:	f47f af4f 	bne.w	8006132 <HAL_GPIO_Init+0x4a>
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8006294:	f003 0c07 	and.w	ip, r3, #7
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8006298:	9900      	ldr	r1, [sp, #0]
        temp = GPIOx->AFR[position >> 3U];
 800629a:	ea4f 08d3 	mov.w	r8, r3, lsr #3
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800629e:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80062a2:	6909      	ldr	r1, [r1, #16]
 80062a4:	eb00 0888 	add.w	r8, r0, r8, lsl #2
 80062a8:	fa01 f10c 	lsl.w	r1, r1, ip
        temp = GPIOx->AFR[position >> 3U];
 80062ac:	f8d8 9020 	ldr.w	r9, [r8, #32]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80062b0:	9101      	str	r1, [sp, #4]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80062b2:	210f      	movs	r1, #15
 80062b4:	fa01 fc0c 	lsl.w	ip, r1, ip
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80062b8:	9901      	ldr	r1, [sp, #4]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80062ba:	ea29 090c 	bic.w	r9, r9, ip
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80062be:	ea41 0c09 	orr.w	ip, r1, r9
        GPIOx->AFR[position >> 3U] = temp;
 80062c2:	f8c8 c020 	str.w	ip, [r8, #32]
 80062c6:	e734      	b.n	8006132 <HAL_GPIO_Init+0x4a>
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80062c8:	9900      	ldr	r1, [sp, #0]
      temp = GPIOx->PUPDR;
 80062ca:	f8d0 800c 	ldr.w	r8, [r0, #12]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80062ce:	6889      	ldr	r1, [r1, #8]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80062d0:	ea08 0806 	and.w	r8, r8, r6
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80062d4:	fa01 fc07 	lsl.w	ip, r1, r7
 80062d8:	ea4c 0c08 	orr.w	ip, ip, r8
      GPIOx->PUPDR = temp;
 80062dc:	f8c0 c00c 	str.w	ip, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80062e0:	e727      	b.n	8006132 <HAL_GPIO_Init+0x4a>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80062e2:	f04f 0c03 	mov.w	ip, #3
 80062e6:	fa0c f707 	lsl.w	r7, ip, r7
 80062ea:	433a      	orrs	r2, r7
 80062ec:	e77c      	b.n	80061e8 <HAL_GPIO_Init+0x100>
 80062ee:	f04f 0c01 	mov.w	ip, #1
 80062f2:	fa0c f707 	lsl.w	r7, ip, r7
 80062f6:	433a      	orrs	r2, r7
 80062f8:	e776      	b.n	80061e8 <HAL_GPIO_Init+0x100>
 80062fa:	f04f 0c02 	mov.w	ip, #2
 80062fe:	fa0c f707 	lsl.w	r7, ip, r7
 8006302:	433a      	orrs	r2, r7
 8006304:	e770      	b.n	80061e8 <HAL_GPIO_Init+0x100>
 8006306:	f04f 0c06 	mov.w	ip, #6
 800630a:	fa0c f707 	lsl.w	r7, ip, r7
 800630e:	433a      	orrs	r2, r7
 8006310:	e76a      	b.n	80061e8 <HAL_GPIO_Init+0x100>
 8006312:	f04f 0c04 	mov.w	ip, #4
 8006316:	fa0c f707 	lsl.w	r7, ip, r7
 800631a:	433a      	orrs	r2, r7
 800631c:	e764      	b.n	80061e8 <HAL_GPIO_Init+0x100>
 800631e:	f04f 0c05 	mov.w	ip, #5
 8006322:	fa0c f707 	lsl.w	r7, ip, r7
 8006326:	433a      	orrs	r2, r7
 8006328:	e75e      	b.n	80061e8 <HAL_GPIO_Init+0x100>
 800632a:	f04f 0c07 	mov.w	ip, #7
 800632e:	fa0c f707 	lsl.w	r7, ip, r7
 8006332:	433a      	orrs	r2, r7
 8006334:	e758      	b.n	80061e8 <HAL_GPIO_Init+0x100>
 8006336:	f04f 0c08 	mov.w	ip, #8
 800633a:	fa0c f707 	lsl.w	r7, ip, r7
 800633e:	433a      	orrs	r2, r7
 8006340:	e752      	b.n	80061e8 <HAL_GPIO_Init+0x100>
 8006342:	bf00      	nop
 8006344:	58024400 	.word	0x58024400
 8006348:	58020000 	.word	0x58020000
 800634c:	58020800 	.word	0x58020800
 8006350:	58020c00 	.word	0x58020c00
 8006354:	58021000 	.word	0x58021000
 8006358:	58021400 	.word	0x58021400
 800635c:	58021800 	.word	0x58021800
 8006360:	58021c00 	.word	0x58021c00
 8006364:	58022000 	.word	0x58022000
 8006368:	58022400 	.word	0x58022400

0800636c <HAL_GPIO_DeInit>:
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00U)
 800636c:	2900      	cmp	r1, #0
 800636e:	f000 80ac 	beq.w	80064ca <HAL_GPIO_DeInit+0x15e>
  uint32_t position = 0x00U;
 8006372:	2300      	movs	r3, #0
{
 8006374:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  {
    /* Get current io position */
    iocurrent = GPIO_Pin & (1UL << position) ;
 8006378:	2601      	movs	r6, #1
{
 800637a:	b083      	sub	sp, #12
 800637c:	f8df a168 	ldr.w	sl, [pc, #360]	@ 80064e8 <HAL_GPIO_DeInit+0x17c>
    if (iocurrent != 0x00U)
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */
      tmp = SYSCFG->EXTICR[position >> 2U];
      tmp &= (0x0FUL << (4U * (position & 0x03U)));
 8006380:	f04f 080f 	mov.w	r8, #15
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 8006384:	f04f 0903 	mov.w	r9, #3
    iocurrent = GPIO_Pin & (1UL << position) ;
 8006388:	fa06 f203 	lsl.w	r2, r6, r3
    if (iocurrent != 0x00U)
 800638c:	ea12 0c01 	ands.w	ip, r2, r1
 8006390:	d073      	beq.n	800647a <HAL_GPIO_DeInit+0x10e>
      tmp = SYSCFG->EXTICR[position >> 2U];
 8006392:	f023 0503 	bic.w	r5, r3, #3
      tmp &= (0x0FUL << (4U * (position & 0x03U)));
 8006396:	f003 0403 	and.w	r4, r3, #3
 800639a:	4455      	add	r5, sl
 800639c:	00a4      	lsls	r4, r4, #2
      tmp = SYSCFG->EXTICR[position >> 2U];
 800639e:	68af      	ldr	r7, [r5, #8]
      tmp &= (0x0FUL << (4U * (position & 0x03U)));
 80063a0:	fa08 fe04 	lsl.w	lr, r8, r4
 80063a4:	ea0e 0707 	and.w	r7, lr, r7
 80063a8:	9701      	str	r7, [sp, #4]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 80063aa:	4f4b      	ldr	r7, [pc, #300]	@ (80064d8 <HAL_GPIO_DeInit+0x16c>)
 80063ac:	42b8      	cmp	r0, r7
 80063ae:	d027      	beq.n	8006400 <HAL_GPIO_DeInit+0x94>
 80063b0:	f507 6780 	add.w	r7, r7, #1024	@ 0x400
 80063b4:	42b8      	cmp	r0, r7
 80063b6:	d067      	beq.n	8006488 <HAL_GPIO_DeInit+0x11c>
 80063b8:	4f48      	ldr	r7, [pc, #288]	@ (80064dc <HAL_GPIO_DeInit+0x170>)
 80063ba:	42b8      	cmp	r0, r7
 80063bc:	d067      	beq.n	800648e <HAL_GPIO_DeInit+0x122>
 80063be:	4f48      	ldr	r7, [pc, #288]	@ (80064e0 <HAL_GPIO_DeInit+0x174>)
 80063c0:	42b8      	cmp	r0, r7
 80063c2:	d06e      	beq.n	80064a2 <HAL_GPIO_DeInit+0x136>
 80063c4:	4f47      	ldr	r7, [pc, #284]	@ (80064e4 <HAL_GPIO_DeInit+0x178>)
 80063c6:	42b8      	cmp	r0, r7
 80063c8:	d070      	beq.n	80064ac <HAL_GPIO_DeInit+0x140>
 80063ca:	f8df b120 	ldr.w	fp, [pc, #288]	@ 80064ec <HAL_GPIO_DeInit+0x180>
 80063ce:	4558      	cmp	r0, fp
 80063d0:	d062      	beq.n	8006498 <HAL_GPIO_DeInit+0x12c>
 80063d2:	f8df b11c 	ldr.w	fp, [pc, #284]	@ 80064f0 <HAL_GPIO_DeInit+0x184>
 80063d6:	4558      	cmp	r0, fp
 80063d8:	d072      	beq.n	80064c0 <HAL_GPIO_DeInit+0x154>
 80063da:	f8df b118 	ldr.w	fp, [pc, #280]	@ 80064f4 <HAL_GPIO_DeInit+0x188>
 80063de:	4558      	cmp	r0, fp
 80063e0:	d074      	beq.n	80064cc <HAL_GPIO_DeInit+0x160>
 80063e2:	f8df b114 	ldr.w	fp, [pc, #276]	@ 80064f8 <HAL_GPIO_DeInit+0x18c>
 80063e6:	4558      	cmp	r0, fp
 80063e8:	d065      	beq.n	80064b6 <HAL_GPIO_DeInit+0x14a>
 80063ea:	f8df b110 	ldr.w	fp, [pc, #272]	@ 80064fc <HAL_GPIO_DeInit+0x190>
 80063ee:	4558      	cmp	r0, fp
 80063f0:	bf14      	ite	ne
 80063f2:	f04f 0b0a 	movne.w	fp, #10
 80063f6:	f04f 0b09 	moveq.w	fp, #9
 80063fa:	fa0b f404 	lsl.w	r4, fp, r4
 80063fe:	e000      	b.n	8006402 <HAL_GPIO_DeInit+0x96>
 8006400:	2400      	movs	r4, #0
 8006402:	9f01      	ldr	r7, [sp, #4]
 8006404:	42a7      	cmp	r7, r4
 8006406:	d119      	bne.n	800643c <HAL_GPIO_DeInit+0xd0>
        EXTI_CurrentCPU->IMR1 &= ~(iocurrent);
 8006408:	f04f 44b0 	mov.w	r4, #1476395008	@ 0x58000000
 800640c:	f8d4 7080 	ldr.w	r7, [r4, #128]	@ 0x80
 8006410:	ea27 070c 	bic.w	r7, r7, ip
 8006414:	f8c4 7080 	str.w	r7, [r4, #128]	@ 0x80
        EXTI_CurrentCPU->EMR1 &= ~(iocurrent);
 8006418:	f8d4 7084 	ldr.w	r7, [r4, #132]	@ 0x84
 800641c:	ea27 070c 	bic.w	r7, r7, ip
 8006420:	f8c4 7084 	str.w	r7, [r4, #132]	@ 0x84
        EXTI->FTSR1 &= ~(iocurrent);
 8006424:	6867      	ldr	r7, [r4, #4]
 8006426:	ea27 070c 	bic.w	r7, r7, ip
 800642a:	6067      	str	r7, [r4, #4]
        EXTI->RTSR1 &= ~(iocurrent);
 800642c:	6827      	ldr	r7, [r4, #0]
 800642e:	ea27 070c 	bic.w	r7, r7, ip
 8006432:	6027      	str	r7, [r4, #0]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8006434:	68ac      	ldr	r4, [r5, #8]
 8006436:	ea24 040e 	bic.w	r4, r4, lr
 800643a:	60ac      	str	r4, [r5, #8]
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 800643c:	005d      	lsls	r5, r3, #1
 800643e:	6804      	ldr	r4, [r0, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((position & 0x07U) * 4U)) ;
 8006440:	08df      	lsrs	r7, r3, #3
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 8006442:	fa09 f505 	lsl.w	r5, r9, r5
 8006446:	eb00 0787 	add.w	r7, r0, r7, lsl #2
 800644a:	432c      	orrs	r4, r5
 800644c:	6004      	str	r4, [r0, #0]
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((position & 0x07U) * 4U)) ;
 800644e:	f003 0407 	and.w	r4, r3, #7
 8006452:	f8d7 c020 	ldr.w	ip, [r7, #32]
 8006456:	00a4      	lsls	r4, r4, #2
 8006458:	fa08 f404 	lsl.w	r4, r8, r4
 800645c:	ea2c 0404 	bic.w	r4, ip, r4
 8006460:	623c      	str	r4, [r7, #32]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8006462:	68c4      	ldr	r4, [r0, #12]
 8006464:	ea24 0405 	bic.w	r4, r4, r5
 8006468:	60c4      	str	r4, [r0, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 800646a:	6844      	ldr	r4, [r0, #4]
 800646c:	ea24 0202 	bic.w	r2, r4, r2
 8006470:	6042      	str	r2, [r0, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8006472:	6882      	ldr	r2, [r0, #8]
 8006474:	ea22 0205 	bic.w	r2, r2, r5
 8006478:	6082      	str	r2, [r0, #8]
    }

    position++;
 800647a:	3301      	adds	r3, #1
  while ((GPIO_Pin >> position) != 0x00U)
 800647c:	fa31 f203 	lsrs.w	r2, r1, r3
 8006480:	d182      	bne.n	8006388 <HAL_GPIO_DeInit+0x1c>
  }
}
 8006482:	b003      	add	sp, #12
 8006484:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8006488:	fa06 f404 	lsl.w	r4, r6, r4
 800648c:	e7b9      	b.n	8006402 <HAL_GPIO_DeInit+0x96>
 800648e:	f04f 0b02 	mov.w	fp, #2
 8006492:	fa0b f404 	lsl.w	r4, fp, r4
 8006496:	e7b4      	b.n	8006402 <HAL_GPIO_DeInit+0x96>
 8006498:	f04f 0b05 	mov.w	fp, #5
 800649c:	fa0b f404 	lsl.w	r4, fp, r4
 80064a0:	e7af      	b.n	8006402 <HAL_GPIO_DeInit+0x96>
 80064a2:	f04f 0b03 	mov.w	fp, #3
 80064a6:	fa0b f404 	lsl.w	r4, fp, r4
 80064aa:	e7aa      	b.n	8006402 <HAL_GPIO_DeInit+0x96>
 80064ac:	f04f 0b04 	mov.w	fp, #4
 80064b0:	fa0b f404 	lsl.w	r4, fp, r4
 80064b4:	e7a5      	b.n	8006402 <HAL_GPIO_DeInit+0x96>
 80064b6:	f04f 0b08 	mov.w	fp, #8
 80064ba:	fa0b f404 	lsl.w	r4, fp, r4
 80064be:	e7a0      	b.n	8006402 <HAL_GPIO_DeInit+0x96>
 80064c0:	f04f 0b06 	mov.w	fp, #6
 80064c4:	fa0b f404 	lsl.w	r4, fp, r4
 80064c8:	e79b      	b.n	8006402 <HAL_GPIO_DeInit+0x96>
 80064ca:	4770      	bx	lr
 80064cc:	f04f 0b07 	mov.w	fp, #7
 80064d0:	fa0b f404 	lsl.w	r4, fp, r4
 80064d4:	e795      	b.n	8006402 <HAL_GPIO_DeInit+0x96>
 80064d6:	bf00      	nop
 80064d8:	58020000 	.word	0x58020000
 80064dc:	58020800 	.word	0x58020800
 80064e0:	58020c00 	.word	0x58020c00
 80064e4:	58021000 	.word	0x58021000
 80064e8:	58000400 	.word	0x58000400
 80064ec:	58021400 	.word	0x58021400
 80064f0:	58021800 	.word	0x58021800
 80064f4:	58021c00 	.word	0x58021c00
 80064f8:	58022000 	.word	0x58022000
 80064fc:	58022400 	.word	0x58022400

08006500 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8006500:	6903      	ldr	r3, [r0, #16]
 8006502:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8006504:	bf14      	ite	ne
 8006506:	2001      	movne	r0, #1
 8006508:	2000      	moveq	r0, #0
 800650a:	4770      	bx	lr

0800650c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800650c:	b902      	cbnz	r2, 8006510 <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800650e:	0409      	lsls	r1, r1, #16
 8006510:	6181      	str	r1, [r0, #24]
  }
}
 8006512:	4770      	bx	lr

08006514 <HAL_GPIO_EXTI_IRQHandler>:
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 8006514:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006518:	f8d2 1088 	ldr.w	r1, [r2, #136]	@ 0x88
 800651c:	4201      	tst	r1, r0
 800651e:	d100      	bne.n	8006522 <HAL_GPIO_EXTI_IRQHandler+0xe>
 8006520:	4770      	bx	lr
{
 8006522:	b508      	push	{r3, lr}
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8006524:	f8c2 0088 	str.w	r0, [r2, #136]	@ 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006528:	f7fc fb96 	bl	8002c58 <HAL_GPIO_EXTI_Callback>
  }
#endif
}
 800652c:	bd08      	pop	{r3, pc}
 800652e:	bf00      	nop

08006530 <HAL_I2C_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006530:	2800      	cmp	r0, #0
 8006532:	d053      	beq.n	80065dc <HAL_I2C_Init+0xac>
{
 8006534:	b510      	push	{r4, lr}
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006536:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 800653a:	4604      	mov	r4, r0
 800653c:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8006540:	2b00      	cmp	r3, #0
 8006542:	d046      	beq.n	80065d2 <HAL_I2C_Init+0xa2>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006544:	6823      	ldr	r3, [r4, #0]
  hi2c->State = HAL_I2C_STATE_BUSY;
 8006546:	2124      	movs	r1, #36	@ 0x24

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8006548:	6862      	ldr	r2, [r4, #4]
  hi2c->State = HAL_I2C_STATE_BUSY;
 800654a:	f884 1041 	strb.w	r1, [r4, #65]	@ 0x41
  __HAL_I2C_DISABLE(hi2c);
 800654e:	6819      	ldr	r1, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8006550:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006554:	68e0      	ldr	r0, [r4, #12]
  __HAL_I2C_DISABLE(hi2c);
 8006556:	f021 0101 	bic.w	r1, r1, #1
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800655a:	2801      	cmp	r0, #1
  __HAL_I2C_DISABLE(hi2c);
 800655c:	6019      	str	r1, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800655e:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8006560:	689a      	ldr	r2, [r3, #8]
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8006562:	68a1      	ldr	r1, [r4, #8]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8006564:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006568:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800656a:	d009      	beq.n	8006580 <HAL_I2C_Init+0x50>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800656c:	f441 4104 	orr.w	r1, r1, #33792	@ 0x8400
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8006570:	2802      	cmp	r0, #2
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8006572:	6099      	str	r1, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8006574:	d107      	bne.n	8006586 <HAL_I2C_Init+0x56>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8006576:	685a      	ldr	r2, [r3, #4]
 8006578:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800657c:	605a      	str	r2, [r3, #4]
 800657e:	e006      	b.n	800658e <HAL_I2C_Init+0x5e>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8006580:	f441 4100 	orr.w	r1, r1, #32768	@ 0x8000
 8006584:	6099      	str	r1, [r3, #8]
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8006586:	685a      	ldr	r2, [r3, #4]
 8006588:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800658c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800658e:	6858      	ldr	r0, [r3, #4]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
  hi2c->State = HAL_I2C_STATE_READY;
 8006590:	f04f 0c20 	mov.w	ip, #32
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8006594:	4912      	ldr	r1, [pc, #72]	@ (80065e0 <HAL_I2C_Init+0xb0>)
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006596:	6922      	ldr	r2, [r4, #16]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8006598:	4301      	orrs	r1, r0
 800659a:	6059      	str	r1, [r3, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800659c:	68d9      	ldr	r1, [r3, #12]
 800659e:	f421 4100 	bic.w	r1, r1, #32768	@ 0x8000
 80065a2:	60d9      	str	r1, [r3, #12]
                          (hi2c->Init.OwnAddress2Masks << 8));
 80065a4:	e9d4 0105 	ldrd	r0, r1, [r4, #20]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80065a8:	4302      	orrs	r2, r0
 80065aa:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80065ae:	e9d4 1007 	ldrd	r1, r0, [r4, #28]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80065b2:	60da      	str	r2, [r3, #12]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80065b4:	2200      	movs	r2, #0
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80065b6:	4301      	orrs	r1, r0
  hi2c->PreviousState = I2C_STATE_NONE;
  hi2c->Mode = HAL_I2C_MODE_NONE;

  return HAL_OK;
 80065b8:	4610      	mov	r0, r2
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80065ba:	6019      	str	r1, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 80065bc:	6819      	ldr	r1, [r3, #0]
 80065be:	f041 0101 	orr.w	r1, r1, #1
 80065c2:	6019      	str	r1, [r3, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80065c4:	6462      	str	r2, [r4, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80065c6:	f884 c041 	strb.w	ip, [r4, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80065ca:	6322      	str	r2, [r4, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80065cc:	f884 2042 	strb.w	r2, [r4, #66]	@ 0x42
}
 80065d0:	bd10      	pop	{r4, pc}
    hi2c->Lock = HAL_UNLOCKED;
 80065d2:	f880 2040 	strb.w	r2, [r0, #64]	@ 0x40
    HAL_I2C_MspInit(hi2c);
 80065d6:	f7fc fd6f 	bl	80030b8 <HAL_I2C_MspInit>
 80065da:	e7b3      	b.n	8006544 <HAL_I2C_Init+0x14>
    return HAL_ERROR;
 80065dc:	2001      	movs	r0, #1
}
 80065de:	4770      	bx	lr
 80065e0:	02008000 	.word	0x02008000

080065e4 <HAL_I2C_Master_Seq_Transmit_IT>:
  * @param  XferOptions Options of Transfer, value of @ref I2C_XFEROPTIONS
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Seq_Transmit_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                                 uint16_t Size, uint32_t XferOptions)
{
 80065e4:	4684      	mov	ip, r0
 80065e6:	b470      	push	{r4, r5, r6}
  uint32_t sizetoxfer = 0U;

  /* Check the parameters */
  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80065e8:	f89c 4041 	ldrb.w	r4, [ip, #65]	@ 0x41
{
 80065ec:	9803      	ldr	r0, [sp, #12]
  if (hi2c->State == HAL_I2C_STATE_READY)
 80065ee:	2c20      	cmp	r4, #32
 80065f0:	d177      	bne.n	80066e2 <HAL_I2C_Master_Seq_Transmit_IT+0xfe>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80065f2:	f89c 4040 	ldrb.w	r4, [ip, #64]	@ 0x40
 80065f6:	2c01      	cmp	r4, #1
 80065f8:	d073      	beq.n	80066e2 <HAL_I2C_Master_Seq_Transmit_IT+0xfe>

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80065fa:	2421      	movs	r4, #33	@ 0x21
    {
      hi2c->XferSize = hi2c->XferCount;
      xfermode = hi2c->XferOptions;
    }

    if ((hi2c->XferSize > 0U) && ((XferOptions == I2C_FIRST_FRAME) || \
 80065fc:	f020 7600 	bic.w	r6, r0, #33554432	@ 0x2000000
    hi2c->pBuffPtr    = pData;
 8006600:	f8cc 2024 	str.w	r2, [ip, #36]	@ 0x24
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006604:	f88c 4041 	strb.w	r4, [ip, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8006608:	2410      	movs	r4, #16
 800660a:	f88c 4042 	strb.w	r4, [ip, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800660e:	2400      	movs	r4, #0
 8006610:	f8cc 4044 	str.w	r4, [ip, #68]	@ 0x44
    __HAL_LOCK(hi2c);
 8006614:	2401      	movs	r4, #1
    hi2c->XferCount   = Size;
 8006616:	f8ac 302a 	strh.w	r3, [ip, #42]	@ 0x2a
    hi2c->XferISR     = I2C_Master_ISR_IT;
 800661a:	4b44      	ldr	r3, [pc, #272]	@ (800672c <HAL_I2C_Master_Seq_Transmit_IT+0x148>)
    hi2c->XferOptions = XferOptions;
 800661c:	f8cc 002c 	str.w	r0, [ip, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Master_ISR_IT;
 8006620:	f8cc 3034 	str.w	r3, [ip, #52]	@ 0x34
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006624:	f8bc 302a 	ldrh.w	r3, [ip, #42]	@ 0x2a
    __HAL_LOCK(hi2c);
 8006628:	f88c 4040 	strb.w	r4, [ip, #64]	@ 0x40
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800662c:	b29b      	uxth	r3, r3
 800662e:	2bff      	cmp	r3, #255	@ 0xff
 8006630:	d83a      	bhi.n	80066a8 <HAL_I2C_Master_Seq_Transmit_IT+0xc4>
      hi2c->XferSize = hi2c->XferCount;
 8006632:	f8bc 302a 	ldrh.w	r3, [ip, #42]	@ 0x2a
      xfermode = hi2c->XferOptions;
 8006636:	f8dc 502c 	ldr.w	r5, [ip, #44]	@ 0x2c
      hi2c->XferSize = hi2c->XferCount;
 800663a:	b29b      	uxth	r3, r3
    if ((hi2c->XferSize > 0U) && ((XferOptions == I2C_FIRST_FRAME) || \
 800663c:	f8ac 3028 	strh.w	r3, [ip, #40]	@ 0x28
 8006640:	2b00      	cmp	r3, #0
 8006642:	d136      	bne.n	80066b2 <HAL_I2C_Master_Seq_Transmit_IT+0xce>
 8006644:	f8dc 4000 	ldr.w	r4, [ip]
    }

    /* If transfer direction not change and there is no request to start another frame,
       do not generate Restart Condition */
    /* Mean Previous state is same as current state */
    if ((hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX) && \
 8006648:	f8dc 3030 	ldr.w	r3, [ip, #48]	@ 0x30
 800664c:	2b11      	cmp	r3, #17
 800664e:	d061      	beq.n	8006714 <HAL_I2C_Master_Seq_Transmit_IT+0x130>
 8006650:	2300      	movs	r3, #0
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8006652:	f8dc 202c 	ldr.w	r2, [ip, #44]	@ 0x2c
 8006656:	2aaa      	cmp	r2, #170	@ 0xaa
 8006658:	d058      	beq.n	800670c <HAL_I2C_Master_Seq_Transmit_IT+0x128>
  }
  /* else if user set XferOptions to I2C_OTHER_AND_LAST_FRAME */
  /* it request implicitly to generate a restart condition    */
  /* then generate a stop condition at the end of transfer    */
  /* set XferOptions to I2C_FIRST_AND_LAST_FRAME              */
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 800665a:	f8dc 202c 	ldr.w	r2, [ip, #44]	@ 0x2c
 800665e:	f5b2 4f2a 	cmp.w	r2, #43520	@ 0xaa00
 8006662:	d04e      	beq.n	8006702 <HAL_I2C_Master_Seq_Transmit_IT+0x11e>
      if (hi2c->XferCount <= MAX_NBYTE_SIZE)
 8006664:	f8bc 202a 	ldrh.w	r2, [ip, #42]	@ 0x2a
 8006668:	b292      	uxth	r2, r2
 800666a:	2aff      	cmp	r2, #255	@ 0xff
 800666c:	d83c      	bhi.n	80066e8 <HAL_I2C_Master_Seq_Transmit_IT+0x104>
        xfermode = hi2c->XferOptions;
 800666e:	f8dc 502c 	ldr.w	r5, [ip, #44]	@ 0x2c
 8006672:	4a2f      	ldr	r2, [pc, #188]	@ (8006730 <HAL_I2C_Master_Seq_Transmit_IT+0x14c>)
  uint32_t xferrequest = I2C_GENERATE_START_WRITE;
 8006674:	482f      	ldr	r0, [pc, #188]	@ (8006734 <HAL_I2C_Master_Seq_Transmit_IT+0x150>)
    if ((XferOptions == I2C_FIRST_FRAME) || (XferOptions == I2C_FIRST_AND_LAST_FRAME))
 8006676:	2e00      	cmp	r6, #0
 8006678:	d03a      	beq.n	80066f0 <HAL_I2C_Master_Seq_Transmit_IT+0x10c>
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800667a:	f3c1 0309 	ubfx	r3, r1, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800667e:	f89c 1028 	ldrb.w	r1, [ip, #40]	@ 0x28
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006682:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8006686:	432b      	orrs	r3, r5
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006688:	4303      	orrs	r3, r0
  MODIFY_REG(hi2c->Instance->CR2, \
 800668a:	6861      	ldr	r1, [r4, #4]
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800668c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
    __HAL_UNLOCK(hi2c);
 8006690:	2000      	movs	r0, #0
  MODIFY_REG(hi2c->Instance->CR2, \
 8006692:	400a      	ands	r2, r1
 8006694:	4313      	orrs	r3, r2
 8006696:	6063      	str	r3, [r4, #4]
    __HAL_UNLOCK(hi2c);
 8006698:	f88c 0040 	strb.w	r0, [ip, #64]	@ 0x40
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 800669c:	6823      	ldr	r3, [r4, #0]
 800669e:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 80066a2:	6023      	str	r3, [r4, #0]
}
 80066a4:	bc70      	pop	{r4, r5, r6}
 80066a6:	4770      	bx	lr
 80066a8:	23ff      	movs	r3, #255	@ 0xff
      xfermode = I2C_RELOAD_MODE;
 80066aa:	f04f 7580 	mov.w	r5, #16777216	@ 0x1000000
 80066ae:	f8ac 3028 	strh.w	r3, [ip, #40]	@ 0x28
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80066b2:	f8dc 4000 	ldr.w	r4, [ip]
    if ((hi2c->XferSize > 0U) && ((XferOptions == I2C_FIRST_FRAME) || \
 80066b6:	2e00      	cmp	r6, #0
 80066b8:	d1c6      	bne.n	8006648 <HAL_I2C_Master_Seq_Transmit_IT+0x64>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80066ba:	f812 0b01 	ldrb.w	r0, [r2], #1
 80066be:	62a0      	str	r0, [r4, #40]	@ 0x28
      hi2c->pBuffPtr++;
 80066c0:	f8cc 2024 	str.w	r2, [ip, #36]	@ 0x24
      hi2c->XferCount--;
 80066c4:	f8bc 202a 	ldrh.w	r2, [ip, #42]	@ 0x2a
 80066c8:	3a01      	subs	r2, #1
 80066ca:	b292      	uxth	r2, r2
 80066cc:	f8ac 202a 	strh.w	r2, [ip, #42]	@ 0x2a
      hi2c->XferSize--;
 80066d0:	1e5a      	subs	r2, r3, #1
 80066d2:	f8ac 2028 	strh.w	r2, [ip, #40]	@ 0x28
    if ((hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX) && \
 80066d6:	f8dc 2030 	ldr.w	r2, [ip, #48]	@ 0x30
 80066da:	2a11      	cmp	r2, #17
 80066dc:	d1b9      	bne.n	8006652 <HAL_I2C_Master_Seq_Transmit_IT+0x6e>
 80066de:	4a16      	ldr	r2, [pc, #88]	@ (8006738 <HAL_I2C_Master_Seq_Transmit_IT+0x154>)
 80066e0:	e007      	b.n	80066f2 <HAL_I2C_Master_Seq_Transmit_IT+0x10e>
    __HAL_LOCK(hi2c);
 80066e2:	2002      	movs	r0, #2
}
 80066e4:	bc70      	pop	{r4, r5, r6}
 80066e6:	4770      	bx	lr
 80066e8:	4a11      	ldr	r2, [pc, #68]	@ (8006730 <HAL_I2C_Master_Seq_Transmit_IT+0x14c>)
  uint32_t xferrequest = I2C_GENERATE_START_WRITE;
 80066ea:	4812      	ldr	r0, [pc, #72]	@ (8006734 <HAL_I2C_Master_Seq_Transmit_IT+0x150>)
    if ((XferOptions == I2C_FIRST_FRAME) || (XferOptions == I2C_FIRST_AND_LAST_FRAME))
 80066ec:	2e00      	cmp	r6, #0
 80066ee:	d1c4      	bne.n	800667a <HAL_I2C_Master_Seq_Transmit_IT+0x96>
 80066f0:	4305      	orrs	r5, r0
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80066f2:	041b      	lsls	r3, r3, #16
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80066f4:	f3c1 0109 	ubfx	r1, r1, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80066f8:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80066fc:	4329      	orrs	r1, r5
 80066fe:	430b      	orrs	r3, r1
 8006700:	e7c3      	b.n	800668a <HAL_I2C_Master_Seq_Transmit_IT+0xa6>
  {
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8006702:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8006706:	f8cc 202c 	str.w	r2, [ip, #44]	@ 0x2c
 800670a:	e7ab      	b.n	8006664 <HAL_I2C_Master_Seq_Transmit_IT+0x80>
    hi2c->XferOptions = I2C_FIRST_FRAME;
 800670c:	2200      	movs	r2, #0
 800670e:	f8cc 202c 	str.w	r2, [ip, #44]	@ 0x2c
 8006712:	e7a7      	b.n	8006664 <HAL_I2C_Master_Seq_Transmit_IT+0x80>
    if ((hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX) && \
 8006714:	28aa      	cmp	r0, #170	@ 0xaa
 8006716:	d09b      	beq.n	8006650 <HAL_I2C_Master_Seq_Transmit_IT+0x6c>
 8006718:	f5a0 432a 	sub.w	r3, r0, #43520	@ 0xaa00
 800671c:	fab3 f383 	clz	r3, r3
 8006720:	095b      	lsrs	r3, r3, #5
 8006722:	2b00      	cmp	r3, #0
 8006724:	d194      	bne.n	8006650 <HAL_I2C_Master_Seq_Transmit_IT+0x6c>
 8006726:	4a04      	ldr	r2, [pc, #16]	@ (8006738 <HAL_I2C_Master_Seq_Transmit_IT+0x154>)
      xferrequest = I2C_NO_STARTSTOP;
 8006728:	4618      	mov	r0, r3
 800672a:	e7a4      	b.n	8006676 <HAL_I2C_Master_Seq_Transmit_IT+0x92>
 800672c:	08006c5d 	.word	0x08006c5d
 8006730:	fc009800 	.word	0xfc009800
 8006734:	80002000 	.word	0x80002000
 8006738:	fc009c00 	.word	0xfc009c00

0800673c <HAL_I2C_Master_Seq_Receive_IT>:
{
 800673c:	4684      	mov	ip, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 800673e:	f890 0041 	ldrb.w	r0, [r0, #65]	@ 0x41
 8006742:	2820      	cmp	r0, #32
 8006744:	d16c      	bne.n	8006820 <HAL_I2C_Master_Seq_Receive_IT+0xe4>
    __HAL_LOCK(hi2c);
 8006746:	f89c 0040 	ldrb.w	r0, [ip, #64]	@ 0x40
 800674a:	2801      	cmp	r0, #1
 800674c:	d068      	beq.n	8006820 <HAL_I2C_Master_Seq_Receive_IT+0xe4>
    hi2c->XferISR     = I2C_Master_ISR_IT;
 800674e:	483b      	ldr	r0, [pc, #236]	@ (800683c <HAL_I2C_Master_Seq_Receive_IT+0x100>)
{
 8006750:	b530      	push	{r4, r5, lr}
    hi2c->pBuffPtr    = pData;
 8006752:	f8cc 2024 	str.w	r2, [ip, #36]	@ 0x24
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006756:	2222      	movs	r2, #34	@ 0x22
    hi2c->XferISR     = I2C_Master_ISR_IT;
 8006758:	f8cc 0034 	str.w	r0, [ip, #52]	@ 0x34
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800675c:	2010      	movs	r0, #16
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800675e:	f88c 2041 	strb.w	r2, [ip, #65]	@ 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006762:	2200      	movs	r2, #0
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8006764:	f88c 0042 	strb.w	r0, [ip, #66]	@ 0x42
    __HAL_LOCK(hi2c);
 8006768:	2401      	movs	r4, #1
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800676a:	f8cc 2044 	str.w	r2, [ip, #68]	@ 0x44
    hi2c->XferCount   = Size;
 800676e:	f8ac 302a 	strh.w	r3, [ip, #42]	@ 0x2a
    hi2c->XferOptions = XferOptions;
 8006772:	9b03      	ldr	r3, [sp, #12]
    __HAL_LOCK(hi2c);
 8006774:	f88c 4040 	strb.w	r4, [ip, #64]	@ 0x40
    hi2c->XferOptions = XferOptions;
 8006778:	f8cc 302c 	str.w	r3, [ip, #44]	@ 0x2c
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800677c:	f8bc 202a 	ldrh.w	r2, [ip, #42]	@ 0x2a
 8006780:	b292      	uxth	r2, r2
 8006782:	2aff      	cmp	r2, #255	@ 0xff
 8006784:	d835      	bhi.n	80067f2 <HAL_I2C_Master_Seq_Receive_IT+0xb6>
      hi2c->XferSize = hi2c->XferCount;
 8006786:	f8bc 302a 	ldrh.w	r3, [ip, #42]	@ 0x2a
      xfermode = hi2c->XferOptions;
 800678a:	f8dc 502c 	ldr.w	r5, [ip, #44]	@ 0x2c
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800678e:	b2d8      	uxtb	r0, r3
      hi2c->XferSize = hi2c->XferCount;
 8006790:	b29b      	uxth	r3, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8006792:	0400      	lsls	r0, r0, #16
 8006794:	f8ac 3028 	strh.w	r3, [ip, #40]	@ 0x28
    if ((hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX) && \
 8006798:	f8dc 3030 	ldr.w	r3, [ip, #48]	@ 0x30
 800679c:	2b12      	cmp	r3, #18
 800679e:	d033      	beq.n	8006808 <HAL_I2C_Master_Seq_Receive_IT+0xcc>
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 80067a0:	f8dc 302c 	ldr.w	r3, [ip, #44]	@ 0x2c
 80067a4:	2baa      	cmp	r3, #170	@ 0xaa
 80067a6:	d045      	beq.n	8006834 <HAL_I2C_Master_Seq_Receive_IT+0xf8>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 80067a8:	f8dc 302c 	ldr.w	r3, [ip, #44]	@ 0x2c
 80067ac:	f5b3 4f2a 	cmp.w	r3, #43520	@ 0xaa00
 80067b0:	d03b      	beq.n	800682a <HAL_I2C_Master_Seq_Receive_IT+0xee>
      if (hi2c->XferCount <= MAX_NBYTE_SIZE)
 80067b2:	f8bc 302a 	ldrh.w	r3, [ip, #42]	@ 0x2a
 80067b6:	b29b      	uxth	r3, r3
 80067b8:	2bff      	cmp	r3, #255	@ 0xff
 80067ba:	d833      	bhi.n	8006824 <HAL_I2C_Master_Seq_Receive_IT+0xe8>
        xfermode = hi2c->XferOptions;
 80067bc:	f8dc 502c 	ldr.w	r5, [ip, #44]	@ 0x2c
 80067c0:	4c1f      	ldr	r4, [pc, #124]	@ (8006840 <HAL_I2C_Master_Seq_Receive_IT+0x104>)
  uint32_t xferrequest = I2C_GENERATE_START_READ;
 80067c2:	4a20      	ldr	r2, [pc, #128]	@ (8006844 <HAL_I2C_Master_Seq_Receive_IT+0x108>)
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80067c4:	f3c1 0309 	ubfx	r3, r1, #0, #10
    __HAL_UNLOCK(hi2c);
 80067c8:	f04f 0e00 	mov.w	lr, #0
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80067cc:	4303      	orrs	r3, r0
    return HAL_OK;
 80067ce:	4670      	mov	r0, lr
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80067d0:	432b      	orrs	r3, r5
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80067d2:	4313      	orrs	r3, r2
  MODIFY_REG(hi2c->Instance->CR2, \
 80067d4:	f8dc 2000 	ldr.w	r2, [ip]
 80067d8:	6851      	ldr	r1, [r2, #4]
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80067da:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
  MODIFY_REG(hi2c->Instance->CR2, \
 80067de:	4021      	ands	r1, r4
 80067e0:	430b      	orrs	r3, r1
 80067e2:	6053      	str	r3, [r2, #4]
    __HAL_UNLOCK(hi2c);
 80067e4:	f88c e040 	strb.w	lr, [ip, #64]	@ 0x40
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 80067e8:	6813      	ldr	r3, [r2, #0]
 80067ea:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 80067ee:	6013      	str	r3, [r2, #0]
}
 80067f0:	bd30      	pop	{r4, r5, pc}
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80067f2:	23ff      	movs	r3, #255	@ 0xff
 80067f4:	f44f 007f 	mov.w	r0, #16711680	@ 0xff0000
      xfermode = I2C_RELOAD_MODE;
 80067f8:	f04f 7580 	mov.w	r5, #16777216	@ 0x1000000
 80067fc:	f8ac 3028 	strh.w	r3, [ip, #40]	@ 0x28
    if ((hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX) && \
 8006800:	f8dc 3030 	ldr.w	r3, [ip, #48]	@ 0x30
 8006804:	2b12      	cmp	r3, #18
 8006806:	d1cb      	bne.n	80067a0 <HAL_I2C_Master_Seq_Receive_IT+0x64>
 8006808:	9b03      	ldr	r3, [sp, #12]
 800680a:	2baa      	cmp	r3, #170	@ 0xaa
 800680c:	d0c8      	beq.n	80067a0 <HAL_I2C_Master_Seq_Receive_IT+0x64>
 800680e:	f5a3 422a 	sub.w	r2, r3, #43520	@ 0xaa00
 8006812:	fab2 f282 	clz	r2, r2
 8006816:	0952      	lsrs	r2, r2, #5
 8006818:	2a00      	cmp	r2, #0
 800681a:	d1c1      	bne.n	80067a0 <HAL_I2C_Master_Seq_Receive_IT+0x64>
 800681c:	4c0a      	ldr	r4, [pc, #40]	@ (8006848 <HAL_I2C_Master_Seq_Receive_IT+0x10c>)
 800681e:	e7d1      	b.n	80067c4 <HAL_I2C_Master_Seq_Receive_IT+0x88>
    __HAL_LOCK(hi2c);
 8006820:	2002      	movs	r0, #2
}
 8006822:	4770      	bx	lr
 8006824:	4c06      	ldr	r4, [pc, #24]	@ (8006840 <HAL_I2C_Master_Seq_Receive_IT+0x104>)
  uint32_t xferrequest = I2C_GENERATE_START_READ;
 8006826:	4a07      	ldr	r2, [pc, #28]	@ (8006844 <HAL_I2C_Master_Seq_Receive_IT+0x108>)
 8006828:	e7cc      	b.n	80067c4 <HAL_I2C_Master_Seq_Receive_IT+0x88>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 800682a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800682e:	f8cc 302c 	str.w	r3, [ip, #44]	@ 0x2c
 8006832:	e7be      	b.n	80067b2 <HAL_I2C_Master_Seq_Receive_IT+0x76>
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8006834:	2300      	movs	r3, #0
 8006836:	f8cc 302c 	str.w	r3, [ip, #44]	@ 0x2c
 800683a:	e7ba      	b.n	80067b2 <HAL_I2C_Master_Seq_Receive_IT+0x76>
 800683c:	08006c5d 	.word	0x08006c5d
 8006840:	fc009800 	.word	0xfc009800
 8006844:	80002400 	.word	0x80002400
 8006848:	fc009c00 	.word	0xfc009c00

0800684c <HAL_I2C_EV_IRQHandler>:
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 800684c:	6802      	ldr	r2, [r0, #0]
  if (hi2c->XferISR != NULL)
 800684e:	6b43      	ldr	r3, [r0, #52]	@ 0x34
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8006850:	6991      	ldr	r1, [r2, #24]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8006852:	6812      	ldr	r2, [r2, #0]
  if (hi2c->XferISR != NULL)
 8006854:	b103      	cbz	r3, 8006858 <HAL_I2C_EV_IRQHandler+0xc>
    hi2c->XferISR(hi2c, itflags, itsources);
 8006856:	4718      	bx	r3
}
 8006858:	4770      	bx	lr
 800685a:	bf00      	nop

0800685c <HAL_I2C_SlaveTxCpltCallback>:
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
 800685c:	4770      	bx	lr
 800685e:	bf00      	nop

08006860 <HAL_I2C_SlaveRxCpltCallback>:
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
 8006860:	4770      	bx	lr
 8006862:	bf00      	nop

08006864 <I2C_ITSlaveSeqCplt>:
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8006864:	6801      	ldr	r1, [r0, #0]
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006866:	2200      	movs	r2, #0
{
 8006868:	b508      	push	{r3, lr}
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800686a:	680b      	ldr	r3, [r1, #0]
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800686c:	f880 2042 	strb.w	r2, [r0, #66]	@ 0x42
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8006870:	045a      	lsls	r2, r3, #17
 8006872:	d525      	bpl.n	80068c0 <I2C_ITSlaveSeqCplt+0x5c>
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8006874:	680b      	ldr	r3, [r1, #0]
 8006876:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800687a:	600b      	str	r3, [r1, #0]
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 800687c:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 8006880:	2b29      	cmp	r3, #41	@ 0x29
 8006882:	d027      	beq.n	80068d4 <I2C_ITSlaveSeqCplt+0x70>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8006884:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 8006888:	2b2a      	cmp	r3, #42	@ 0x2a
 800688a:	d000      	beq.n	800688e <I2C_ITSlaveSeqCplt+0x2a>
}
 800688c:	bd08      	pop	{r3, pc}
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800688e:	2228      	movs	r2, #40	@ 0x28
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8006890:	2322      	movs	r3, #34	@ 0x22
    __HAL_UNLOCK(hi2c);
 8006892:	f04f 0c00 	mov.w	ip, #0
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8006896:	f880 2041 	strb.w	r2, [r0, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800689a:	6303      	str	r3, [r0, #48]	@ 0x30
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800689c:	f890 2041 	ldrb.w	r2, [r0, #65]	@ 0x41
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 80068a0:	680b      	ldr	r3, [r1, #0]
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80068a2:	f002 0228 	and.w	r2, r2, #40	@ 0x28
 80068a6:	2a28      	cmp	r2, #40	@ 0x28
 80068a8:	bf14      	ite	ne
 80068aa:	f06f 02f4 	mvnne.w	r2, #244	@ 0xf4
 80068ae:	f06f 0244 	mvneq.w	r2, #68	@ 0x44
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 80068b2:	4013      	ands	r3, r2
 80068b4:	600b      	str	r3, [r1, #0]
    __HAL_UNLOCK(hi2c);
 80068b6:	f880 c040 	strb.w	ip, [r0, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80068ba:	f7ff ffd1 	bl	8006860 <HAL_I2C_SlaveRxCpltCallback>
}
 80068be:	bd08      	pop	{r3, pc}
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 80068c0:	041b      	lsls	r3, r3, #16
 80068c2:	d5db      	bpl.n	800687c <I2C_ITSlaveSeqCplt+0x18>
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80068c4:	680b      	ldr	r3, [r1, #0]
 80068c6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80068ca:	600b      	str	r3, [r1, #0]
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 80068cc:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 80068d0:	2b29      	cmp	r3, #41	@ 0x29
 80068d2:	d1d7      	bne.n	8006884 <I2C_ITSlaveSeqCplt+0x20>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80068d4:	2228      	movs	r2, #40	@ 0x28
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80068d6:	2321      	movs	r3, #33	@ 0x21
    __HAL_UNLOCK(hi2c);
 80068d8:	f04f 0c00 	mov.w	ip, #0
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80068dc:	f880 2041 	strb.w	r2, [r0, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80068e0:	6303      	str	r3, [r0, #48]	@ 0x30
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80068e2:	f890 2041 	ldrb.w	r2, [r0, #65]	@ 0x41
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 80068e6:	680b      	ldr	r3, [r1, #0]
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80068e8:	f002 0228 	and.w	r2, r2, #40	@ 0x28
 80068ec:	2a28      	cmp	r2, #40	@ 0x28
 80068ee:	bf14      	ite	ne
 80068f0:	f06f 02f2 	mvnne.w	r2, #242	@ 0xf2
 80068f4:	f06f 0242 	mvneq.w	r2, #66	@ 0x42
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 80068f8:	4013      	ands	r3, r2
 80068fa:	600b      	str	r3, [r1, #0]
    __HAL_UNLOCK(hi2c);
 80068fc:	f880 c040 	strb.w	ip, [r0, #64]	@ 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8006900:	f7ff ffac 	bl	800685c <HAL_I2C_SlaveTxCpltCallback>
}
 8006904:	bd08      	pop	{r3, pc}
 8006906:	bf00      	nop

08006908 <HAL_I2C_AddrCallback>:
}
 8006908:	4770      	bx	lr
 800690a:	bf00      	nop

0800690c <I2C_ITAddrCplt.part.0.constprop.0>:
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
 800690c:	b570      	push	{r4, r5, r6, lr}
    transferdirection = I2C_GET_DIR(hi2c);
 800690e:	6804      	ldr	r4, [r0, #0]
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
 8006910:	4684      	mov	ip, r0
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8006912:	68c3      	ldr	r3, [r0, #12]
    transferdirection = I2C_GET_DIR(hi2c);
 8006914:	69a1      	ldr	r1, [r4, #24]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8006916:	69a2      	ldr	r2, [r4, #24]
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8006918:	2b02      	cmp	r3, #2
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 800691a:	68a5      	ldr	r5, [r4, #8]
    transferdirection = I2C_GET_DIR(hi2c);
 800691c:	f3c1 4100 	ubfx	r1, r1, #16, #1
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8006920:	ea4f 4212 	mov.w	r2, r2, lsr #16
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8006924:	68e6      	ldr	r6, [r4, #12]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8006926:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800692a:	d10f      	bne.n	800694c <I2C_ITAddrCplt.part.0.constprop.0+0x40>
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 800692c:	ea82 13d5 	eor.w	r3, r2, r5, lsr #7
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8006930:	f3c5 0209 	ubfx	r2, r5, #0, #10
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8006934:	f013 0306 	ands.w	r3, r3, #6
 8006938:	d106      	bne.n	8006948 <I2C_ITAddrCplt.part.0.constprop.0+0x3c>
        hi2c->AddrEventCount++;
 800693a:	6c85      	ldr	r5, [r0, #72]	@ 0x48
 800693c:	3501      	adds	r5, #1
 800693e:	6485      	str	r5, [r0, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 8006940:	6c85      	ldr	r5, [r0, #72]	@ 0x48
 8006942:	2d02      	cmp	r5, #2
 8006944:	d00c      	beq.n	8006960 <I2C_ITAddrCplt.part.0.constprop.0+0x54>
}
 8006946:	bd70      	pop	{r4, r5, r6, pc}
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8006948:	f006 02fe 	and.w	r2, r6, #254	@ 0xfe
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 800694c:	6823      	ldr	r3, [r4, #0]
 800694e:	f023 03b8 	bic.w	r3, r3, #184	@ 0xb8
 8006952:	6023      	str	r3, [r4, #0]
      __HAL_UNLOCK(hi2c);
 8006954:	2300      	movs	r3, #0
 8006956:	f88c 3040 	strb.w	r3, [ip, #64]	@ 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800695a:	f7ff ffd5 	bl	8006908 <HAL_I2C_AddrCallback>
}
 800695e:	bd70      	pop	{r4, r5, r6, pc}
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8006960:	2508      	movs	r5, #8
          hi2c->AddrEventCount = 0U;
 8006962:	6483      	str	r3, [r0, #72]	@ 0x48
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8006964:	61e5      	str	r5, [r4, #28]
          __HAL_UNLOCK(hi2c);
 8006966:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800696a:	f7ff ffcd 	bl	8006908 <HAL_I2C_AddrCallback>
}
 800696e:	bd70      	pop	{r4, r5, r6, pc}

08006970 <HAL_I2C_ListenCpltCallback>:
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
 8006970:	4770      	bx	lr
 8006972:	bf00      	nop

08006974 <HAL_I2C_MemTxCpltCallback>:
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
 8006974:	4770      	bx	lr
 8006976:	bf00      	nop

08006978 <HAL_I2C_MemRxCpltCallback>:
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
 8006978:	4770      	bx	lr
 800697a:	bf00      	nop

0800697c <HAL_I2C_ErrorCallback>:
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
 800697c:	4770      	bx	lr
 800697e:	bf00      	nop

08006980 <HAL_I2C_AbortCpltCallback>:
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
 8006980:	4770      	bx	lr
 8006982:	bf00      	nop

08006984 <I2C_DMAAbort>:
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8006984:	6b80      	ldr	r0, [r0, #56]	@ 0x38
{
 8006986:	b508      	push	{r3, lr}
  if (hi2c->hdmatx != NULL)
 8006988:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 800698a:	b10b      	cbz	r3, 8006990 <I2C_DMAAbort+0xc>
    hi2c->hdmatx->XferAbortCallback = NULL;
 800698c:	2200      	movs	r2, #0
 800698e:	651a      	str	r2, [r3, #80]	@ 0x50
  if (hi2c->hdmarx != NULL)
 8006990:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 8006992:	b10b      	cbz	r3, 8006998 <I2C_DMAAbort+0x14>
    hi2c->hdmarx->XferAbortCallback = NULL;
 8006994:	2200      	movs	r2, #0
 8006996:	651a      	str	r2, [r3, #80]	@ 0x50
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8006998:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 800699c:	2b60      	cmp	r3, #96	@ 0x60
    hi2c->PreviousState = I2C_STATE_NONE;
 800699e:	f04f 0300 	mov.w	r3, #0
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80069a2:	d005      	beq.n	80069b0 <I2C_DMAAbort+0x2c>
    hi2c->PreviousState = I2C_STATE_NONE;
 80069a4:	6303      	str	r3, [r0, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80069a6:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 80069aa:	f7ff ffe7 	bl	800697c <HAL_I2C_ErrorCallback>
}
 80069ae:	bd08      	pop	{r3, pc}
    hi2c->State = HAL_I2C_STATE_READY;
 80069b0:	2220      	movs	r2, #32
    __HAL_UNLOCK(hi2c);
 80069b2:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
    hi2c->State = HAL_I2C_STATE_READY;
 80069b6:	f880 2041 	strb.w	r2, [r0, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80069ba:	6303      	str	r3, [r0, #48]	@ 0x30
    HAL_I2C_AbortCpltCallback(hi2c);
 80069bc:	f7ff ffe0 	bl	8006980 <HAL_I2C_AbortCpltCallback>
}
 80069c0:	bd08      	pop	{r3, pc}
 80069c2:	bf00      	nop

080069c4 <I2C_ITError>:
{
 80069c4:	b570      	push	{r4, r5, r6, lr}
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80069c6:	4b57      	ldr	r3, [pc, #348]	@ (8006b24 <I2C_ITError+0x160>)
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 80069c8:	2500      	movs	r5, #0
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80069ca:	f890 2041 	ldrb.w	r2, [r0, #65]	@ 0x41
{
 80069ce:	4604      	mov	r4, r0
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 80069d0:	f880 5042 	strb.w	r5, [r0, #66]	@ 0x42
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 80069d4:	3a28      	subs	r2, #40	@ 0x28
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80069d6:	62c3      	str	r3, [r0, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 80069d8:	8545      	strh	r5, [r0, #42]	@ 0x2a
  hi2c->ErrorCode |= ErrorCode;
 80069da:	6c43      	ldr	r3, [r0, #68]	@ 0x44
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 80069dc:	2a02      	cmp	r2, #2
  hi2c->ErrorCode |= ErrorCode;
 80069de:	ea41 0103 	orr.w	r1, r1, r3
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 80069e2:	6803      	ldr	r3, [r0, #0]
  hi2c->ErrorCode |= ErrorCode;
 80069e4:	6441      	str	r1, [r0, #68]	@ 0x44
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 80069e6:	d86e      	bhi.n	8006ac6 <I2C_ITError+0x102>
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80069e8:	f890 1041 	ldrb.w	r1, [r0, #65]	@ 0x41
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80069ec:	f890 0041 	ldrb.w	r0, [r0, #65]	@ 0x41
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80069f0:	f001 0128 	and.w	r1, r1, #40	@ 0x28
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 80069f4:	681a      	ldr	r2, [r3, #0]
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80069f6:	f000 0028 	and.w	r0, r0, #40	@ 0x28
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80069fa:	2928      	cmp	r1, #40	@ 0x28
 80069fc:	bf14      	ite	ne
 80069fe:	f06f 01f6 	mvnne.w	r1, #246	@ 0xf6
 8006a02:	f06f 0146 	mvneq.w	r1, #70	@ 0x46
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8006a06:	2828      	cmp	r0, #40	@ 0x28
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8006a08:	f04f 0028 	mov.w	r0, #40	@ 0x28
 8006a0c:	bf18      	it	ne
 8006a0e:	f06f 01f6 	mvnne.w	r1, #246	@ 0xf6
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8006a12:	400a      	ands	r2, r1
 8006a14:	4944      	ldr	r1, [pc, #272]	@ (8006b28 <I2C_ITError+0x164>)
 8006a16:	601a      	str	r2, [r3, #0]
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8006a18:	f884 0041 	strb.w	r0, [r4, #65]	@ 0x41
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8006a1c:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
  tmppreviousstate = hi2c->PreviousState;
 8006a1e:	6b22      	ldr	r2, [r4, #48]	@ 0x30
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8006a20:	6361      	str	r1, [r4, #52]	@ 0x34
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8006a22:	b118      	cbz	r0, 8006a2c <I2C_ITError+0x68>
 8006a24:	2a11      	cmp	r2, #17
 8006a26:	d01e      	beq.n	8006a66 <I2C_ITError+0xa2>
 8006a28:	2a21      	cmp	r2, #33	@ 0x21
 8006a2a:	d01c      	beq.n	8006a66 <I2C_ITError+0xa2>
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8006a2c:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 8006a2e:	b118      	cbz	r0, 8006a38 <I2C_ITError+0x74>
 8006a30:	2a12      	cmp	r2, #18
 8006a32:	d02e      	beq.n	8006a92 <I2C_ITError+0xce>
 8006a34:	2a22      	cmp	r2, #34	@ 0x22
 8006a36:	d02c      	beq.n	8006a92 <I2C_ITError+0xce>
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8006a38:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 8006a3c:	2b60      	cmp	r3, #96	@ 0x60
    hi2c->PreviousState = I2C_STATE_NONE;
 8006a3e:	f04f 0300 	mov.w	r3, #0
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8006a42:	d006      	beq.n	8006a52 <I2C_ITError+0x8e>
    HAL_I2C_ErrorCallback(hi2c);
 8006a44:	4620      	mov	r0, r4
    hi2c->PreviousState = I2C_STATE_NONE;
 8006a46:	6323      	str	r3, [r4, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8006a48:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 8006a4c:	f7ff ff96 	bl	800697c <HAL_I2C_ErrorCallback>
}
 8006a50:	bd70      	pop	{r4, r5, r6, pc}
    hi2c->State = HAL_I2C_STATE_READY;
 8006a52:	2220      	movs	r2, #32
    HAL_I2C_AbortCpltCallback(hi2c);
 8006a54:	4620      	mov	r0, r4
    __HAL_UNLOCK(hi2c);
 8006a56:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
    hi2c->State = HAL_I2C_STATE_READY;
 8006a5a:	f884 2041 	strb.w	r2, [r4, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8006a5e:	6323      	str	r3, [r4, #48]	@ 0x30
    HAL_I2C_AbortCpltCallback(hi2c);
 8006a60:	f7ff ff8e 	bl	8006980 <HAL_I2C_AbortCpltCallback>
}
 8006a64:	bd70      	pop	{r4, r5, r6, pc}
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8006a66:	681a      	ldr	r2, [r3, #0]
 8006a68:	0451      	lsls	r1, r2, #17
 8006a6a:	d456      	bmi.n	8006b1a <I2C_ITError+0x156>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8006a6c:	f7ff f998 	bl	8005da0 <HAL_DMA_GetState>
 8006a70:	2801      	cmp	r0, #1
 8006a72:	d0e1      	beq.n	8006a38 <I2C_ITError+0x74>
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8006a74:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
      __HAL_UNLOCK(hi2c);
 8006a76:	2300      	movs	r3, #0
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8006a78:	4a2c      	ldr	r2, [pc, #176]	@ (8006b2c <I2C_ITError+0x168>)
 8006a7a:	6502      	str	r2, [r0, #80]	@ 0x50
      __HAL_UNLOCK(hi2c);
 8006a7c:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8006a80:	f7fe fd68 	bl	8005554 <HAL_DMA_Abort_IT>
 8006a84:	2800      	cmp	r0, #0
 8006a86:	d0e3      	beq.n	8006a50 <I2C_ITError+0x8c>
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8006a88:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
}
 8006a8a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8006a8e:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 8006a90:	4718      	bx	r3
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8006a92:	681a      	ldr	r2, [r3, #0]
 8006a94:	0412      	lsls	r2, r2, #16
 8006a96:	d503      	bpl.n	8006aa0 <I2C_ITError+0xdc>
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8006a98:	681a      	ldr	r2, [r3, #0]
 8006a9a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006a9e:	601a      	str	r2, [r3, #0]
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8006aa0:	f7ff f97e 	bl	8005da0 <HAL_DMA_GetState>
 8006aa4:	2801      	cmp	r0, #1
 8006aa6:	d0c7      	beq.n	8006a38 <I2C_ITError+0x74>
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8006aa8:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
      __HAL_UNLOCK(hi2c);
 8006aaa:	2300      	movs	r3, #0
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8006aac:	4a1f      	ldr	r2, [pc, #124]	@ (8006b2c <I2C_ITError+0x168>)
 8006aae:	6502      	str	r2, [r0, #80]	@ 0x50
      __HAL_UNLOCK(hi2c);
 8006ab0:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8006ab4:	f7fe fd4e 	bl	8005554 <HAL_DMA_Abort_IT>
 8006ab8:	2800      	cmp	r0, #0
 8006aba:	d0c9      	beq.n	8006a50 <I2C_ITError+0x8c>
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8006abc:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
}
 8006abe:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8006ac2:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 8006ac4:	4718      	bx	r3
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8006ac6:	f890 2041 	ldrb.w	r2, [r0, #65]	@ 0x41
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8006aca:	f890 2041 	ldrb.w	r2, [r0, #65]	@ 0x41
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8006ace:	681a      	ldr	r2, [r3, #0]
 8006ad0:	f022 02fe 	bic.w	r2, r2, #254	@ 0xfe
 8006ad4:	601a      	str	r2, [r3, #0]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8006ad6:	699a      	ldr	r2, [r3, #24]
 8006ad8:	0792      	lsls	r2, r2, #30
 8006ada:	d500      	bpl.n	8006ade <I2C_ITError+0x11a>
    hi2c->Instance->TXDR = 0x00U;
 8006adc:	629d      	str	r5, [r3, #40]	@ 0x28
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006ade:	699a      	ldr	r2, [r3, #24]
 8006ae0:	07d6      	lsls	r6, r2, #31
 8006ae2:	d403      	bmi.n	8006aec <I2C_ITError+0x128>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8006ae4:	699a      	ldr	r2, [r3, #24]
 8006ae6:	f042 0201 	orr.w	r2, r2, #1
 8006aea:	619a      	str	r2, [r3, #24]
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8006aec:	f894 2041 	ldrb.w	r2, [r4, #65]	@ 0x41
 8006af0:	2a60      	cmp	r2, #96	@ 0x60
 8006af2:	d010      	beq.n	8006b16 <I2C_ITError+0x152>
      hi2c->State         = HAL_I2C_STATE_READY;
 8006af4:	2220      	movs	r2, #32
 8006af6:	f884 2041 	strb.w	r2, [r4, #65]	@ 0x41
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8006afa:	699a      	ldr	r2, [r3, #24]
 8006afc:	0695      	lsls	r5, r2, #26
 8006afe:	d50a      	bpl.n	8006b16 <I2C_ITError+0x152>
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006b00:	699a      	ldr	r2, [r3, #24]
 8006b02:	06d0      	lsls	r0, r2, #27
 8006b04:	d505      	bpl.n	8006b12 <I2C_ITError+0x14e>
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006b06:	2210      	movs	r2, #16
 8006b08:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006b0a:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8006b0c:	f042 0204 	orr.w	r2, r2, #4
 8006b10:	6462      	str	r2, [r4, #68]	@ 0x44
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006b12:	2220      	movs	r2, #32
 8006b14:	61da      	str	r2, [r3, #28]
    hi2c->XferISR       = NULL;
 8006b16:	2100      	movs	r1, #0
 8006b18:	e780      	b.n	8006a1c <I2C_ITError+0x58>
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8006b1a:	681a      	ldr	r2, [r3, #0]
 8006b1c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006b20:	601a      	str	r2, [r3, #0]
 8006b22:	e7a3      	b.n	8006a6c <I2C_ITError+0xa8>
 8006b24:	ffff0000 	.word	0xffff0000
 8006b28:	08007129 	.word	0x08007129
 8006b2c:	08006985 	.word	0x08006985

08006b30 <I2C_ITMasterCplt>:
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006b30:	2220      	movs	r2, #32
 8006b32:	6803      	ldr	r3, [r0, #0]
{
 8006b34:	b510      	push	{r4, lr}
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006b36:	61da      	str	r2, [r3, #28]
{
 8006b38:	b082      	sub	sp, #8
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8006b3a:	f890 2041 	ldrb.w	r2, [r0, #65]	@ 0x41
 8006b3e:	2a21      	cmp	r2, #33	@ 0x21
 8006b40:	d053      	beq.n	8006bea <I2C_ITMasterCplt+0xba>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006b42:	f890 2041 	ldrb.w	r2, [r0, #65]	@ 0x41
 8006b46:	2a22      	cmp	r2, #34	@ 0x22
 8006b48:	d038      	beq.n	8006bbc <I2C_ITMasterCplt+0x8c>
  I2C_RESET_CR2(hi2c);
 8006b4a:	685a      	ldr	r2, [r3, #4]
 8006b4c:	4c41      	ldr	r4, [pc, #260]	@ (8006c54 <I2C_ITMasterCplt+0x124>)
 8006b4e:	4022      	ands	r2, r4
  hi2c->XferISR       = NULL;
 8006b50:	2400      	movs	r4, #0
  I2C_RESET_CR2(hi2c);
 8006b52:	605a      	str	r2, [r3, #4]
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8006b54:	4a40      	ldr	r2, [pc, #256]	@ (8006c58 <I2C_ITMasterCplt+0x128>)
  hi2c->XferISR       = NULL;
 8006b56:	6344      	str	r4, [r0, #52]	@ 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8006b58:	62c2      	str	r2, [r0, #44]	@ 0x2c
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 8006b5a:	06ca      	lsls	r2, r1, #27
 8006b5c:	d505      	bpl.n	8006b6a <I2C_ITMasterCplt+0x3a>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006b5e:	2210      	movs	r2, #16
 8006b60:	61da      	str	r2, [r3, #28]
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006b62:	6c42      	ldr	r2, [r0, #68]	@ 0x44
 8006b64:	f042 0204 	orr.w	r2, r2, #4
 8006b68:	6442      	str	r2, [r0, #68]	@ 0x44
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 8006b6a:	f890 2041 	ldrb.w	r2, [r0, #65]	@ 0x41
 8006b6e:	2a60      	cmp	r2, #96	@ 0x60
 8006b70:	d034      	beq.n	8006bdc <I2C_ITMasterCplt+0xac>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8006b72:	699a      	ldr	r2, [r3, #24]
 8006b74:	0791      	lsls	r1, r2, #30
 8006b76:	d501      	bpl.n	8006b7c <I2C_ITMasterCplt+0x4c>
    hi2c->Instance->TXDR = 0x00U;
 8006b78:	2200      	movs	r2, #0
 8006b7a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006b7c:	699a      	ldr	r2, [r3, #24]
 8006b7e:	07d2      	lsls	r2, r2, #31
 8006b80:	d403      	bmi.n	8006b8a <I2C_ITMasterCplt+0x5a>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8006b82:	699a      	ldr	r2, [r3, #24]
 8006b84:	f042 0201 	orr.w	r2, r2, #1
 8006b88:	619a      	str	r2, [r3, #24]
  tmperror = hi2c->ErrorCode;
 8006b8a:	6c43      	ldr	r3, [r0, #68]	@ 0x44
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 8006b8c:	f890 2041 	ldrb.w	r2, [r0, #65]	@ 0x41
 8006b90:	2a60      	cmp	r2, #96	@ 0x60
 8006b92:	d00d      	beq.n	8006bb0 <I2C_ITMasterCplt+0x80>
 8006b94:	1e1a      	subs	r2, r3, #0
 8006b96:	bf18      	it	ne
 8006b98:	2201      	movne	r2, #1
 8006b9a:	b94b      	cbnz	r3, 8006bb0 <I2C_ITMasterCplt+0x80>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8006b9c:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 8006ba0:	2b21      	cmp	r3, #33	@ 0x21
 8006ba2:	d041      	beq.n	8006c28 <I2C_ITMasterCplt+0xf8>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006ba4:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 8006ba8:	2b22      	cmp	r3, #34	@ 0x22
 8006baa:	d02e      	beq.n	8006c0a <I2C_ITMasterCplt+0xda>
}
 8006bac:	b002      	add	sp, #8
 8006bae:	bd10      	pop	{r4, pc}
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8006bb0:	6c41      	ldr	r1, [r0, #68]	@ 0x44
}
 8006bb2:	b002      	add	sp, #8
 8006bb4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8006bb8:	f7ff bf04 	b.w	80069c4 <I2C_ITError>
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8006bbc:	f890 4041 	ldrb.w	r4, [r0, #65]	@ 0x41
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8006bc0:	681a      	ldr	r2, [r3, #0]
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8006bc2:	f004 0428 	and.w	r4, r4, #40	@ 0x28
 8006bc6:	2c28      	cmp	r4, #40	@ 0x28
 8006bc8:	bf14      	ite	ne
 8006bca:	f06f 04f4 	mvnne.w	r4, #244	@ 0xf4
 8006bce:	f06f 0444 	mvneq.w	r4, #68	@ 0x44
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8006bd2:	4022      	ands	r2, r4
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8006bd4:	2412      	movs	r4, #18
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8006bd6:	601a      	str	r2, [r3, #0]
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8006bd8:	6304      	str	r4, [r0, #48]	@ 0x30
 8006bda:	e7b6      	b.n	8006b4a <I2C_ITMasterCplt+0x1a>
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 8006bdc:	074c      	lsls	r4, r1, #29
 8006bde:	d5c8      	bpl.n	8006b72 <I2C_ITMasterCplt+0x42>
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 8006be0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006be2:	b2d2      	uxtb	r2, r2
 8006be4:	9201      	str	r2, [sp, #4]
    UNUSED(tmpreg);
 8006be6:	9a01      	ldr	r2, [sp, #4]
 8006be8:	e7c3      	b.n	8006b72 <I2C_ITMasterCplt+0x42>
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8006bea:	f890 4041 	ldrb.w	r4, [r0, #65]	@ 0x41
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8006bee:	681a      	ldr	r2, [r3, #0]
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8006bf0:	f004 0428 	and.w	r4, r4, #40	@ 0x28
 8006bf4:	2c28      	cmp	r4, #40	@ 0x28
 8006bf6:	bf14      	ite	ne
 8006bf8:	f06f 04f2 	mvnne.w	r4, #242	@ 0xf2
 8006bfc:	f06f 0442 	mvneq.w	r4, #66	@ 0x42
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8006c00:	4022      	ands	r2, r4
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8006c02:	2411      	movs	r4, #17
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8006c04:	601a      	str	r2, [r3, #0]
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8006c06:	6304      	str	r4, [r0, #48]	@ 0x30
 8006c08:	e79f      	b.n	8006b4a <I2C_ITMasterCplt+0x1a>
    hi2c->State = HAL_I2C_STATE_READY;
 8006c0a:	2320      	movs	r3, #32
      __HAL_UNLOCK(hi2c);
 8006c0c:	f880 2040 	strb.w	r2, [r0, #64]	@ 0x40
    hi2c->State = HAL_I2C_STATE_READY;
 8006c10:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8006c14:	6302      	str	r2, [r0, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006c16:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006c1a:	f880 2042 	strb.w	r2, [r0, #66]	@ 0x42
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006c1e:	2b40      	cmp	r3, #64	@ 0x40
 8006c20:	d014      	beq.n	8006c4c <I2C_ITMasterCplt+0x11c>
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8006c22:	f7f9 ff25 	bl	8000a70 <HAL_I2C_MasterRxCpltCallback>
}
 8006c26:	e7c1      	b.n	8006bac <I2C_ITMasterCplt+0x7c>
    hi2c->State = HAL_I2C_STATE_READY;
 8006c28:	2320      	movs	r3, #32
      __HAL_UNLOCK(hi2c);
 8006c2a:	f880 2040 	strb.w	r2, [r0, #64]	@ 0x40
    hi2c->State = HAL_I2C_STATE_READY;
 8006c2e:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8006c32:	6302      	str	r2, [r0, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006c34:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006c38:	f880 2042 	strb.w	r2, [r0, #66]	@ 0x42
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006c3c:	2b40      	cmp	r3, #64	@ 0x40
 8006c3e:	d002      	beq.n	8006c46 <I2C_ITMasterCplt+0x116>
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8006c40:	f7f9 ff08 	bl	8000a54 <HAL_I2C_MasterTxCpltCallback>
 8006c44:	e7b2      	b.n	8006bac <I2C_ITMasterCplt+0x7c>
      HAL_I2C_MemTxCpltCallback(hi2c);
 8006c46:	f7ff fe95 	bl	8006974 <HAL_I2C_MemTxCpltCallback>
 8006c4a:	e7af      	b.n	8006bac <I2C_ITMasterCplt+0x7c>
      HAL_I2C_MemRxCpltCallback(hi2c);
 8006c4c:	f7ff fe94 	bl	8006978 <HAL_I2C_MemRxCpltCallback>
 8006c50:	e7ac      	b.n	8006bac <I2C_ITMasterCplt+0x7c>
 8006c52:	bf00      	nop
 8006c54:	fe00e800 	.word	0xfe00e800
 8006c58:	ffff0000 	.word	0xffff0000

08006c5c <I2C_Master_ISR_IT>:
{
 8006c5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(hi2c);
 8006c5e:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 8006c62:	2b01      	cmp	r3, #1
 8006c64:	f000 80bb 	beq.w	8006dde <I2C_Master_ISR_IT+0x182>
 8006c68:	4616      	mov	r6, r2
 8006c6a:	2301      	movs	r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8006c6c:	06ca      	lsls	r2, r1, #27
 8006c6e:	4604      	mov	r4, r0
 8006c70:	460d      	mov	r5, r1
  __HAL_LOCK(hi2c);
 8006c72:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8006c76:	d51a      	bpl.n	8006cae <I2C_Master_ISR_IT+0x52>
 8006c78:	06f3      	lsls	r3, r6, #27
 8006c7a:	d518      	bpl.n	8006cae <I2C_Master_ISR_IT+0x52>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006c7c:	6803      	ldr	r3, [r0, #0]
 8006c7e:	2210      	movs	r2, #16
 8006c80:	61da      	str	r2, [r3, #28]
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006c82:	6c42      	ldr	r2, [r0, #68]	@ 0x44
 8006c84:	f042 0204 	orr.w	r2, r2, #4
 8006c88:	6442      	str	r2, [r0, #68]	@ 0x44
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8006c8a:	699a      	ldr	r2, [r3, #24]
 8006c8c:	0797      	lsls	r7, r2, #30
 8006c8e:	d501      	bpl.n	8006c94 <I2C_Master_ISR_IT+0x38>
    hi2c->Instance->TXDR = 0x00U;
 8006c90:	2200      	movs	r2, #0
 8006c92:	629a      	str	r2, [r3, #40]	@ 0x28
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006c94:	699a      	ldr	r2, [r3, #24]
 8006c96:	07d0      	lsls	r0, r2, #31
 8006c98:	d56e      	bpl.n	8006d78 <I2C_Master_ISR_IT+0x11c>
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8006c9a:	06aa      	lsls	r2, r5, #26
 8006c9c:	d502      	bpl.n	8006ca4 <I2C_Master_ISR_IT+0x48>
 8006c9e:	06b3      	lsls	r3, r6, #26
 8006ca0:	f100 8098 	bmi.w	8006dd4 <I2C_Master_ISR_IT+0x178>
  __HAL_UNLOCK(hi2c);
 8006ca4:	2300      	movs	r3, #0
  return HAL_OK;
 8006ca6:	4618      	mov	r0, r3
  __HAL_UNLOCK(hi2c);
 8006ca8:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
}
 8006cac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8006cae:	0769      	lsls	r1, r5, #29
 8006cb0:	d417      	bmi.n	8006ce2 <I2C_Master_ISR_IT+0x86>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) == RESET) && \
 8006cb2:	066b      	lsls	r3, r5, #25
 8006cb4:	d428      	bmi.n	8006d08 <I2C_Master_ISR_IT+0xac>
 8006cb6:	07a8      	lsls	r0, r5, #30
 8006cb8:	d545      	bpl.n	8006d46 <I2C_Master_ISR_IT+0xea>
           ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8006cba:	07b1      	lsls	r1, r6, #30
 8006cbc:	d543      	bpl.n	8006d46 <I2C_Master_ISR_IT+0xea>
    if (hi2c->XferCount != 0U)
 8006cbe:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8006cc0:	b29b      	uxth	r3, r3
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	d0e9      	beq.n	8006c9a <I2C_Master_ISR_IT+0x3e>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006cc6:	6a62      	ldr	r2, [r4, #36]	@ 0x24
      hi2c->XferSize--;
 8006cc8:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006cca:	f812 0b01 	ldrb.w	r0, [r2], #1
      hi2c->XferSize--;
 8006cce:	3b01      	subs	r3, #1
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006cd0:	6821      	ldr	r1, [r4, #0]
 8006cd2:	6288      	str	r0, [r1, #40]	@ 0x28
      hi2c->XferSize--;
 8006cd4:	8523      	strh	r3, [r4, #40]	@ 0x28
      hi2c->XferCount--;
 8006cd6:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      hi2c->pBuffPtr++;
 8006cd8:	6262      	str	r2, [r4, #36]	@ 0x24
      hi2c->XferCount--;
 8006cda:	3b01      	subs	r3, #1
 8006cdc:	b29b      	uxth	r3, r3
 8006cde:	8563      	strh	r3, [r4, #42]	@ 0x2a
 8006ce0:	e7db      	b.n	8006c9a <I2C_Master_ISR_IT+0x3e>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8006ce2:	0772      	lsls	r2, r6, #29
 8006ce4:	d5e5      	bpl.n	8006cb2 <I2C_Master_ISR_IT+0x56>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006ce6:	6822      	ldr	r2, [r4, #0]
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8006ce8:	f025 0504 	bic.w	r5, r5, #4
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006cec:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8006cee:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006cf0:	701a      	strb	r2, [r3, #0]
    hi2c->XferCount--;
 8006cf2:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
    hi2c->pBuffPtr++;
 8006cf4:	6a62      	ldr	r2, [r4, #36]	@ 0x24
    hi2c->XferCount--;
 8006cf6:	3b01      	subs	r3, #1
    hi2c->pBuffPtr++;
 8006cf8:	3201      	adds	r2, #1
    hi2c->XferCount--;
 8006cfa:	b29b      	uxth	r3, r3
    hi2c->pBuffPtr++;
 8006cfc:	6262      	str	r2, [r4, #36]	@ 0x24
    hi2c->XferSize--;
 8006cfe:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
    hi2c->XferCount--;
 8006d00:	8563      	strh	r3, [r4, #42]	@ 0x2a
    hi2c->XferSize--;
 8006d02:	1e53      	subs	r3, r2, #1
 8006d04:	8523      	strh	r3, [r4, #40]	@ 0x28
    hi2c->XferCount--;
 8006d06:	e7c8      	b.n	8006c9a <I2C_Master_ISR_IT+0x3e>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 8006d08:	062a      	lsls	r2, r5, #24
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8006d0a:	f006 0340 	and.w	r3, r6, #64	@ 0x40
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 8006d0e:	d51f      	bpl.n	8006d50 <I2C_Master_ISR_IT+0xf4>
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	d0c2      	beq.n	8006c9a <I2C_Master_ISR_IT+0x3e>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006d14:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006d16:	6822      	ldr	r2, [r4, #0]
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006d18:	b29b      	uxth	r3, r3
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d031      	beq.n	8006d82 <I2C_Master_ISR_IT+0x126>
 8006d1e:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d12e      	bne.n	8006d82 <I2C_Master_ISR_IT+0x126>
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8006d24:	6851      	ldr	r1, [r2, #4]
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006d26:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8006d28:	f3c1 0109 	ubfx	r1, r1, #0, #10
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006d2c:	b29b      	uxth	r3, r3
 8006d2e:	2bff      	cmp	r3, #255	@ 0xff
 8006d30:	d96c      	bls.n	8006e0c <I2C_Master_ISR_IT+0x1b0>
  MODIFY_REG(hi2c->Instance->CR2, \
 8006d32:	6853      	ldr	r3, [r2, #4]
 8006d34:	4854      	ldr	r0, [pc, #336]	@ (8006e88 <I2C_Master_ISR_IT+0x22c>)
 8006d36:	4003      	ands	r3, r0
 8006d38:	430b      	orrs	r3, r1
 8006d3a:	4954      	ldr	r1, [pc, #336]	@ (8006e8c <I2C_Master_ISR_IT+0x230>)
 8006d3c:	4319      	orrs	r1, r3
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8006d3e:	23ff      	movs	r3, #255	@ 0xff
 8006d40:	8523      	strh	r3, [r4, #40]	@ 0x28
  MODIFY_REG(hi2c->Instance->CR2, \
 8006d42:	6051      	str	r1, [r2, #4]
}
 8006d44:	e7a9      	b.n	8006c9a <I2C_Master_ISR_IT+0x3e>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 8006d46:	0628      	lsls	r0, r5, #24
 8006d48:	d5a7      	bpl.n	8006c9a <I2C_Master_ISR_IT+0x3e>
 8006d4a:	0671      	lsls	r1, r6, #25
 8006d4c:	d4e2      	bmi.n	8006d14 <I2C_Master_ISR_IT+0xb8>
 8006d4e:	e7a4      	b.n	8006c9a <I2C_Master_ISR_IT+0x3e>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	d0a2      	beq.n	8006c9a <I2C_Master_ISR_IT+0x3e>
    if (hi2c->XferCount == 0U)
 8006d54:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8006d56:	b29b      	uxth	r3, r3
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d136      	bne.n	8006dca <I2C_Master_ISR_IT+0x16e>
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8006d5c:	6822      	ldr	r2, [r4, #0]
 8006d5e:	6853      	ldr	r3, [r2, #4]
 8006d60:	f013 7300 	ands.w	r3, r3, #33554432	@ 0x2000000
 8006d64:	d199      	bne.n	8006c9a <I2C_Master_ISR_IT+0x3e>
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8006d66:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8006d68:	f511 3f80 	cmn.w	r1, #65536	@ 0x10000
 8006d6c:	d162      	bne.n	8006e34 <I2C_Master_ISR_IT+0x1d8>
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8006d6e:	6853      	ldr	r3, [r2, #4]
 8006d70:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006d74:	6053      	str	r3, [r2, #4]
 8006d76:	e790      	b.n	8006c9a <I2C_Master_ISR_IT+0x3e>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8006d78:	699a      	ldr	r2, [r3, #24]
 8006d7a:	f042 0201 	orr.w	r2, r2, #1
 8006d7e:	619a      	str	r2, [r3, #24]
 8006d80:	e78b      	b.n	8006c9a <I2C_Master_ISR_IT+0x3e>
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8006d82:	6853      	ldr	r3, [r2, #4]
 8006d84:	f013 7300 	ands.w	r3, r3, #33554432	@ 0x2000000
 8006d88:	d11f      	bne.n	8006dca <I2C_Master_ISR_IT+0x16e>
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006d8a:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8006d8e:	f894 1041 	ldrb.w	r1, [r4, #65]	@ 0x41
    hi2c->XferISR       = NULL;
 8006d92:	6363      	str	r3, [r4, #52]	@ 0x34
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8006d94:	2921      	cmp	r1, #33	@ 0x21
    hi2c->State         = HAL_I2C_STATE_READY;
 8006d96:	f04f 0120 	mov.w	r1, #32
 8006d9a:	f884 1041 	strb.w	r1, [r4, #65]	@ 0x41
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8006d9e:	d020      	beq.n	8006de2 <I2C_Master_ISR_IT+0x186>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8006da0:	2112      	movs	r1, #18
    HAL_I2C_MasterRxCpltCallback(hi2c);
 8006da2:	4620      	mov	r0, r4
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8006da4:	6321      	str	r1, [r4, #48]	@ 0x30
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8006da6:	f894 1041 	ldrb.w	r1, [r4, #65]	@ 0x41
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8006daa:	6817      	ldr	r7, [r2, #0]
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8006dac:	f001 0128 	and.w	r1, r1, #40	@ 0x28
 8006db0:	2928      	cmp	r1, #40	@ 0x28
 8006db2:	bf14      	ite	ne
 8006db4:	f06f 01f4 	mvnne.w	r1, #244	@ 0xf4
 8006db8:	f06f 0144 	mvneq.w	r1, #68	@ 0x44
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8006dbc:	4039      	ands	r1, r7
 8006dbe:	6011      	str	r1, [r2, #0]
    __HAL_UNLOCK(hi2c);
 8006dc0:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
    HAL_I2C_MasterRxCpltCallback(hi2c);
 8006dc4:	f7f9 fe54 	bl	8000a70 <HAL_I2C_MasterRxCpltCallback>
 8006dc8:	e767      	b.n	8006c9a <I2C_Master_ISR_IT+0x3e>
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8006dca:	2140      	movs	r1, #64	@ 0x40
 8006dcc:	4620      	mov	r0, r4
 8006dce:	f7ff fdf9 	bl	80069c4 <I2C_ITError>
 8006dd2:	e762      	b.n	8006c9a <I2C_Master_ISR_IT+0x3e>
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 8006dd4:	4629      	mov	r1, r5
 8006dd6:	4620      	mov	r0, r4
 8006dd8:	f7ff feaa 	bl	8006b30 <I2C_ITMasterCplt>
 8006ddc:	e762      	b.n	8006ca4 <I2C_Master_ISR_IT+0x48>
  __HAL_LOCK(hi2c);
 8006dde:	2002      	movs	r0, #2
}
 8006de0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8006de2:	2111      	movs	r1, #17
    HAL_I2C_MasterTxCpltCallback(hi2c);
 8006de4:	4620      	mov	r0, r4
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8006de6:	6321      	str	r1, [r4, #48]	@ 0x30
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8006de8:	f894 1041 	ldrb.w	r1, [r4, #65]	@ 0x41
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8006dec:	6817      	ldr	r7, [r2, #0]
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8006dee:	f001 0128 	and.w	r1, r1, #40	@ 0x28
 8006df2:	2928      	cmp	r1, #40	@ 0x28
 8006df4:	bf14      	ite	ne
 8006df6:	f06f 01f2 	mvnne.w	r1, #242	@ 0xf2
 8006dfa:	f06f 0142 	mvneq.w	r1, #66	@ 0x42
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8006dfe:	4039      	ands	r1, r7
 8006e00:	6011      	str	r1, [r2, #0]
    __HAL_UNLOCK(hi2c);
 8006e02:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
    HAL_I2C_MasterTxCpltCallback(hi2c);
 8006e06:	f7f9 fe25 	bl	8000a54 <HAL_I2C_MasterTxCpltCallback>
}
 8006e0a:	e746      	b.n	8006c9a <I2C_Master_ISR_IT+0x3e>
        hi2c->XferSize = hi2c->XferCount;
 8006e0c:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8006e0e:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
        hi2c->XferSize = hi2c->XferCount;
 8006e10:	b29b      	uxth	r3, r3
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8006e12:	f510 3f80 	cmn.w	r0, #65536	@ 0x10000
        hi2c->XferSize = hi2c->XferCount;
 8006e16:	8523      	strh	r3, [r4, #40]	@ 0x28
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8006e18:	b2db      	uxtb	r3, r3
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8006e1a:	d02b      	beq.n	8006e74 <I2C_Master_ISR_IT+0x218>
                             hi2c->XferOptions, I2C_NO_STARTSTOP);
 8006e1c:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8006e1e:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
  MODIFY_REG(hi2c->Instance->CR2, \
 8006e22:	4819      	ldr	r0, [pc, #100]	@ (8006e88 <I2C_Master_ISR_IT+0x22c>)
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8006e24:	430b      	orrs	r3, r1
  MODIFY_REG(hi2c->Instance->CR2, \
 8006e26:	6851      	ldr	r1, [r2, #4]
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006e28:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
  MODIFY_REG(hi2c->Instance->CR2, \
 8006e2c:	4001      	ands	r1, r0
 8006e2e:	430b      	orrs	r3, r1
 8006e30:	6053      	str	r3, [r2, #4]
}
 8006e32:	e732      	b.n	8006c9a <I2C_Master_ISR_IT+0x3e>
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006e34:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8006e38:	f894 1041 	ldrb.w	r1, [r4, #65]	@ 0x41
    hi2c->XferISR       = NULL;
 8006e3c:	6363      	str	r3, [r4, #52]	@ 0x34
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8006e3e:	2921      	cmp	r1, #33	@ 0x21
    hi2c->State         = HAL_I2C_STATE_READY;
 8006e40:	f04f 0120 	mov.w	r1, #32
 8006e44:	f884 1041 	strb.w	r1, [r4, #65]	@ 0x41
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8006e48:	d0cb      	beq.n	8006de2 <I2C_Master_ISR_IT+0x186>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8006e4a:	2112      	movs	r1, #18
    HAL_I2C_MasterRxCpltCallback(hi2c);
 8006e4c:	4620      	mov	r0, r4
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8006e4e:	6321      	str	r1, [r4, #48]	@ 0x30
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8006e50:	f894 1041 	ldrb.w	r1, [r4, #65]	@ 0x41
 8006e54:	f001 0128 	and.w	r1, r1, #40	@ 0x28
 8006e58:	2928      	cmp	r1, #40	@ 0x28
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8006e5a:	6811      	ldr	r1, [r2, #0]
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8006e5c:	bf14      	ite	ne
 8006e5e:	f06f 07f4 	mvnne.w	r7, #244	@ 0xf4
 8006e62:	f06f 0744 	mvneq.w	r7, #68	@ 0x44
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8006e66:	4039      	ands	r1, r7
 8006e68:	6011      	str	r1, [r2, #0]
    __HAL_UNLOCK(hi2c);
 8006e6a:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
    HAL_I2C_MasterRxCpltCallback(hi2c);
 8006e6e:	f7f9 fdff 	bl	8000a70 <HAL_I2C_MasterRxCpltCallback>
 8006e72:	e712      	b.n	8006c9a <I2C_Master_ISR_IT+0x3e>
  MODIFY_REG(hi2c->Instance->CR2, \
 8006e74:	6850      	ldr	r0, [r2, #4]
 8006e76:	4f04      	ldr	r7, [pc, #16]	@ (8006e88 <I2C_Master_ISR_IT+0x22c>)
 8006e78:	4038      	ands	r0, r7
 8006e7a:	4301      	orrs	r1, r0
 8006e7c:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8006e80:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8006e84:	6053      	str	r3, [r2, #4]
}
 8006e86:	e708      	b.n	8006c9a <I2C_Master_ISR_IT+0x3e>
 8006e88:	fc009c00 	.word	0xfc009c00
 8006e8c:	01ff0000 	.word	0x01ff0000

08006e90 <I2C_ITSlaveCplt.constprop.0>:
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
 8006e90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e92:	4604      	mov	r4, r0
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8006e94:	6803      	ldr	r3, [r0, #0]
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
 8006e96:	460d      	mov	r5, r1
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006e98:	2120      	movs	r1, #32
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8006e9a:	6818      	ldr	r0, [r3, #0]
  uint32_t tmpoptions = hi2c->XferOptions;
 8006e9c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8006e9e:	f894 2041 	ldrb.w	r2, [r4, #65]	@ 0x41
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006ea2:	61d9      	str	r1, [r3, #28]
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8006ea4:	f002 01f7 	and.w	r1, r2, #247	@ 0xf7
 8006ea8:	2921      	cmp	r1, #33	@ 0x21
 8006eaa:	f040 8085 	bne.w	8006fb8 <I2C_ITSlaveCplt.constprop.0+0x128>
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8006eae:	f894 2041 	ldrb.w	r2, [r4, #65]	@ 0x41
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8006eb2:	681a      	ldr	r2, [r3, #0]
 8006eb4:	f022 02fa 	bic.w	r2, r2, #250	@ 0xfa
 8006eb8:	601a      	str	r2, [r3, #0]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8006eba:	6321      	str	r1, [r4, #48]	@ 0x30
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8006ebc:	685a      	ldr	r2, [r3, #4]
  I2C_RESET_CR2(hi2c);
 8006ebe:	4998      	ldr	r1, [pc, #608]	@ (8007120 <I2C_ITSlaveCplt.constprop.0+0x290>)
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8006ec0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006ec4:	605a      	str	r2, [r3, #4]
  I2C_RESET_CR2(hi2c);
 8006ec6:	685a      	ldr	r2, [r3, #4]
 8006ec8:	400a      	ands	r2, r1
 8006eca:	605a      	str	r2, [r3, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8006ecc:	699a      	ldr	r2, [r3, #24]
 8006ece:	0791      	lsls	r1, r2, #30
 8006ed0:	d501      	bpl.n	8006ed6 <I2C_ITSlaveCplt.constprop.0+0x46>
    hi2c->Instance->TXDR = 0x00U;
 8006ed2:	2200      	movs	r2, #0
 8006ed4:	629a      	str	r2, [r3, #40]	@ 0x28
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006ed6:	699a      	ldr	r2, [r3, #24]
 8006ed8:	07d2      	lsls	r2, r2, #31
 8006eda:	d403      	bmi.n	8006ee4 <I2C_ITSlaveCplt.constprop.0+0x54>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8006edc:	699a      	ldr	r2, [r3, #24]
 8006ede:	f042 0201 	orr.w	r2, r2, #1
 8006ee2:	619a      	str	r2, [r3, #24]
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8006ee4:	0447      	lsls	r7, r0, #17
 8006ee6:	d571      	bpl.n	8006fcc <I2C_ITSlaveCplt.constprop.0+0x13c>
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8006ee8:	681a      	ldr	r2, [r3, #0]
 8006eea:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006eee:	601a      	str	r2, [r3, #0]
    if (hi2c->hdmatx != NULL)
 8006ef0:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8006ef2:	b11a      	cbz	r2, 8006efc <I2C_ITSlaveCplt.constprop.0+0x6c>
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8006ef4:	6811      	ldr	r1, [r2, #0]
 8006ef6:	684a      	ldr	r2, [r1, #4]
 8006ef8:	b292      	uxth	r2, r2
 8006efa:	8562      	strh	r2, [r4, #42]	@ 0x2a
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8006efc:	076a      	lsls	r2, r5, #29
 8006efe:	d50f      	bpl.n	8006f20 <I2C_ITSlaveCplt.constprop.0+0x90>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006f00:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006f02:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8006f04:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8006f06:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8006f08:	3301      	adds	r3, #1
 8006f0a:	6263      	str	r3, [r4, #36]	@ 0x24
    if ((hi2c->XferSize > 0U))
 8006f0c:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
 8006f0e:	b12b      	cbz	r3, 8006f1c <I2C_ITSlaveCplt.constprop.0+0x8c>
      hi2c->XferSize--;
 8006f10:	3b01      	subs	r3, #1
 8006f12:	8523      	strh	r3, [r4, #40]	@ 0x28
      hi2c->XferCount--;
 8006f14:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8006f16:	3b01      	subs	r3, #1
 8006f18:	b29b      	uxth	r3, r3
 8006f1a:	8563      	strh	r3, [r4, #42]	@ 0x2a
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8006f1c:	f025 0504 	bic.w	r5, r5, #4
  if (hi2c->XferCount != 0U)
 8006f20:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8006f22:	b29b      	uxth	r3, r3
 8006f24:	b11b      	cbz	r3, 8006f2e <I2C_ITSlaveCplt.constprop.0+0x9e>
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006f26:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8006f28:	f043 0304 	orr.w	r3, r3, #4
 8006f2c:	6463      	str	r3, [r4, #68]	@ 0x44
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8006f2e:	06eb      	lsls	r3, r5, #27
 8006f30:	d501      	bpl.n	8006f36 <I2C_ITSlaveCplt.constprop.0+0xa6>
 8006f32:	06c7      	lsls	r7, r0, #27
 8006f34:	d428      	bmi.n	8006f88 <I2C_ITSlaveCplt.constprop.0+0xf8>
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006f36:	2700      	movs	r7, #0
 8006f38:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8006f3c:	6c66      	ldr	r6, [r4, #68]	@ 0x44
  hi2c->XferISR = NULL;
 8006f3e:	6367      	str	r7, [r4, #52]	@ 0x34
  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8006f40:	2e00      	cmp	r6, #0
 8006f42:	d14d      	bne.n	8006fe0 <I2C_ITSlaveCplt.constprop.0+0x150>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8006f44:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8006f46:	4d77      	ldr	r5, [pc, #476]	@ (8007124 <I2C_ITSlaveCplt.constprop.0+0x294>)
 8006f48:	42ab      	cmp	r3, r5
 8006f4a:	d10f      	bne.n	8006f6c <I2C_ITSlaveCplt.constprop.0+0xdc>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006f4c:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006f50:	4620      	mov	r0, r4
    __HAL_UNLOCK(hi2c);
 8006f52:	f884 6040 	strb.w	r6, [r4, #64]	@ 0x40
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006f56:	2b22      	cmp	r3, #34	@ 0x22
    hi2c->State = HAL_I2C_STATE_READY;
 8006f58:	f04f 0320 	mov.w	r3, #32
 8006f5c:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8006f60:	6326      	str	r6, [r4, #48]	@ 0x30
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006f62:	f000 808a 	beq.w	800707a <I2C_ITSlaveCplt.constprop.0+0x1ea>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8006f66:	f7ff fc79 	bl	800685c <HAL_I2C_SlaveTxCpltCallback>
}
 8006f6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    I2C_ITSlaveSeqCplt(hi2c);
 8006f6c:	4620      	mov	r0, r4
 8006f6e:	f7ff fc79 	bl	8006864 <I2C_ITSlaveSeqCplt>
    hi2c->State = HAL_I2C_STATE_READY;
 8006f72:	2320      	movs	r3, #32
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006f74:	62e5      	str	r5, [r4, #44]	@ 0x2c
    HAL_I2C_ListenCpltCallback(hi2c);
 8006f76:	4620      	mov	r0, r4
    hi2c->State = HAL_I2C_STATE_READY;
 8006f78:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
    __HAL_UNLOCK(hi2c);
 8006f7c:	f884 6040 	strb.w	r6, [r4, #64]	@ 0x40
    hi2c->PreviousState = I2C_STATE_NONE;
 8006f80:	6326      	str	r6, [r4, #48]	@ 0x30
    HAL_I2C_ListenCpltCallback(hi2c);
 8006f82:	f7ff fcf5 	bl	8006970 <HAL_I2C_ListenCpltCallback>
}
 8006f86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (hi2c->XferCount == 0U)
 8006f88:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006f8a:	6822      	ldr	r2, [r4, #0]
    if (hi2c->XferCount == 0U)
 8006f8c:	b29b      	uxth	r3, r3
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d164      	bne.n	800705c <I2C_ITSlaveCplt.constprop.0+0x1cc>
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8006f92:	f894 1041 	ldrb.w	r1, [r4, #65]	@ 0x41
 8006f96:	2928      	cmp	r1, #40	@ 0x28
 8006f98:	d103      	bne.n	8006fa2 <I2C_ITSlaveCplt.constprop.0+0x112>
 8006f9a:	f1b6 7f00 	cmp.w	r6, #33554432	@ 0x2000000
 8006f9e:	f000 808d 	beq.w	80070bc <I2C_ITSlaveCplt.constprop.0+0x22c>
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8006fa2:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 8006fa6:	f516 3f80 	cmn.w	r6, #65536	@ 0x10000
 8006faa:	b2db      	uxtb	r3, r3
 8006fac:	d001      	beq.n	8006fb2 <I2C_ITSlaveCplt.constprop.0+0x122>
 8006fae:	2b29      	cmp	r3, #41	@ 0x29
 8006fb0:	d066      	beq.n	8007080 <I2C_ITSlaveCplt.constprop.0+0x1f0>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006fb2:	2310      	movs	r3, #16
 8006fb4:	61d3      	str	r3, [r2, #28]
 8006fb6:	e7be      	b.n	8006f36 <I2C_ITSlaveCplt.constprop.0+0xa6>
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8006fb8:	2922      	cmp	r1, #34	@ 0x22
 8006fba:	d140      	bne.n	800703e <I2C_ITSlaveCplt.constprop.0+0x1ae>
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8006fbc:	f894 2041 	ldrb.w	r2, [r4, #65]	@ 0x41
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8006fc0:	681a      	ldr	r2, [r3, #0]
 8006fc2:	f022 02fc 	bic.w	r2, r2, #252	@ 0xfc
 8006fc6:	601a      	str	r2, [r3, #0]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8006fc8:	6321      	str	r1, [r4, #48]	@ 0x30
 8006fca:	e777      	b.n	8006ebc <I2C_ITSlaveCplt.constprop.0+0x2c>
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8006fcc:	0401      	lsls	r1, r0, #16
 8006fce:	d595      	bpl.n	8006efc <I2C_ITSlaveCplt.constprop.0+0x6c>
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8006fd0:	681a      	ldr	r2, [r3, #0]
 8006fd2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006fd6:	601a      	str	r2, [r3, #0]
    if (hi2c->hdmarx != NULL)
 8006fd8:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 8006fda:	2a00      	cmp	r2, #0
 8006fdc:	d18a      	bne.n	8006ef4 <I2C_ITSlaveCplt.constprop.0+0x64>
 8006fde:	e78d      	b.n	8006efc <I2C_ITSlaveCplt.constprop.0+0x6c>
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8006fe0:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8006fe2:	4620      	mov	r0, r4
 8006fe4:	f7ff fcee 	bl	80069c4 <I2C_ITError>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8006fe8:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 8006fec:	2b28      	cmp	r3, #40	@ 0x28
 8006fee:	d1bc      	bne.n	8006f6a <I2C_ITSlaveCplt.constprop.0+0xda>
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006ff0:	4a4c      	ldr	r2, [pc, #304]	@ (8007124 <I2C_ITSlaveCplt.constprop.0+0x294>)
  hi2c->State = HAL_I2C_STATE_READY;
 8006ff2:	2320      	movs	r3, #32
  hi2c->XferISR = NULL;
 8006ff4:	6367      	str	r7, [r4, #52]	@ 0x34
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006ff6:	62e2      	str	r2, [r4, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8006ff8:	6327      	str	r7, [r4, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8006ffa:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8006ffe:	076b      	lsls	r3, r5, #29
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8007000:	6822      	ldr	r2, [r4, #0]
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007002:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8007006:	d509      	bpl.n	800701c <I2C_ITSlaveCplt.constprop.0+0x18c>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8007008:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800700a:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800700c:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800700e:	6a63      	ldr	r3, [r4, #36]	@ 0x24
    if ((hi2c->XferSize > 0U))
 8007010:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
    hi2c->pBuffPtr++;
 8007012:	3301      	adds	r3, #1
 8007014:	6263      	str	r3, [r4, #36]	@ 0x24
    if ((hi2c->XferSize > 0U))
 8007016:	2a00      	cmp	r2, #0
 8007018:	d144      	bne.n	80070a4 <I2C_ITSlaveCplt.constprop.0+0x214>
 800701a:	6822      	ldr	r2, [r4, #0]
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800701c:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007020:	2010      	movs	r0, #16
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8007022:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
  __HAL_UNLOCK(hi2c);
 8007026:	2100      	movs	r1, #0
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8007028:	6813      	ldr	r3, [r2, #0]
 800702a:	f023 03fe 	bic.w	r3, r3, #254	@ 0xfe
 800702e:	6013      	str	r3, [r2, #0]
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007030:	61d0      	str	r0, [r2, #28]
  HAL_I2C_ListenCpltCallback(hi2c);
 8007032:	4620      	mov	r0, r4
  __HAL_UNLOCK(hi2c);
 8007034:	f884 1040 	strb.w	r1, [r4, #64]	@ 0x40
  HAL_I2C_ListenCpltCallback(hi2c);
 8007038:	f7ff fc9a 	bl	8006970 <HAL_I2C_ListenCpltCallback>
}
 800703c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800703e:	b2d2      	uxtb	r2, r2
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 8007040:	2a28      	cmp	r2, #40	@ 0x28
 8007042:	f47f af3b 	bne.w	8006ebc <I2C_ITSlaveCplt.constprop.0+0x2c>
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8007046:	f894 2041 	ldrb.w	r2, [r4, #65]	@ 0x41
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800704a:	f894 2041 	ldrb.w	r2, [r4, #65]	@ 0x41
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 800704e:	681a      	ldr	r2, [r3, #0]
 8007050:	f022 02fe 	bic.w	r2, r2, #254	@ 0xfe
 8007054:	601a      	str	r2, [r3, #0]
    hi2c->PreviousState = I2C_STATE_NONE;
 8007056:	2200      	movs	r2, #0
 8007058:	6322      	str	r2, [r4, #48]	@ 0x30
 800705a:	e72f      	b.n	8006ebc <I2C_ITSlaveCplt.constprop.0+0x2c>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800705c:	2310      	movs	r3, #16
 800705e:	61d3      	str	r3, [r2, #28]
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007060:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8007062:	f043 0304 	orr.w	r3, r3, #4
 8007066:	6463      	str	r3, [r4, #68]	@ 0x44
      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8007068:	f036 7380 	bics.w	r3, r6, #16777216	@ 0x1000000
 800706c:	f47f af63 	bne.w	8006f36 <I2C_ITSlaveCplt.constprop.0+0xa6>
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8007070:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8007072:	4620      	mov	r0, r4
 8007074:	f7ff fca6 	bl	80069c4 <I2C_ITError>
 8007078:	e75d      	b.n	8006f36 <I2C_ITSlaveCplt.constprop.0+0xa6>
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800707a:	f7ff fbf1 	bl	8006860 <HAL_I2C_SlaveRxCpltCallback>
}
 800707e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007080:	2310      	movs	r3, #16
 8007082:	61d3      	str	r3, [r2, #28]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8007084:	6993      	ldr	r3, [r2, #24]
 8007086:	0798      	lsls	r0, r3, #30
 8007088:	d501      	bpl.n	800708e <I2C_ITSlaveCplt.constprop.0+0x1fe>
    hi2c->Instance->TXDR = 0x00U;
 800708a:	2300      	movs	r3, #0
 800708c:	6293      	str	r3, [r2, #40]	@ 0x28
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800708e:	6993      	ldr	r3, [r2, #24]
 8007090:	07d9      	lsls	r1, r3, #31
 8007092:	d403      	bmi.n	800709c <I2C_ITSlaveCplt.constprop.0+0x20c>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8007094:	6993      	ldr	r3, [r2, #24]
 8007096:	f043 0301 	orr.w	r3, r3, #1
 800709a:	6193      	str	r3, [r2, #24]
        I2C_ITSlaveSeqCplt(hi2c);
 800709c:	4620      	mov	r0, r4
 800709e:	f7ff fbe1 	bl	8006864 <I2C_ITSlaveSeqCplt>
 80070a2:	e748      	b.n	8006f36 <I2C_ITSlaveCplt.constprop.0+0xa6>
      hi2c->XferCount--;
 80070a4:	8d61      	ldrh	r1, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 80070a6:	1e53      	subs	r3, r2, #1
 80070a8:	6822      	ldr	r2, [r4, #0]
      hi2c->XferCount--;
 80070aa:	3901      	subs	r1, #1
      hi2c->XferSize--;
 80070ac:	8523      	strh	r3, [r4, #40]	@ 0x28
      hi2c->XferCount--;
 80070ae:	b28b      	uxth	r3, r1
 80070b0:	8563      	strh	r3, [r4, #42]	@ 0x2a
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80070b2:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 80070b4:	f043 0304 	orr.w	r3, r3, #4
 80070b8:	6463      	str	r3, [r4, #68]	@ 0x44
 80070ba:	e7af      	b.n	800701c <I2C_ITSlaveCplt.constprop.0+0x18c>
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80070bc:	4919      	ldr	r1, [pc, #100]	@ (8007124 <I2C_ITSlaveCplt.constprop.0+0x294>)
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 80070be:	076e      	lsls	r6, r5, #29
  hi2c->XferISR = NULL;
 80070c0:	6363      	str	r3, [r4, #52]	@ 0x34
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80070c2:	62e1      	str	r1, [r4, #44]	@ 0x2c
  hi2c->State = HAL_I2C_STATE_READY;
 80070c4:	f04f 0120 	mov.w	r1, #32
  hi2c->PreviousState = I2C_STATE_NONE;
 80070c8:	6323      	str	r3, [r4, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 80070ca:	f884 1041 	strb.w	r1, [r4, #65]	@ 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80070ce:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 80070d2:	d508      	bpl.n	80070e6 <I2C_ITSlaveCplt.constprop.0+0x256>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80070d4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80070d6:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80070d8:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80070da:	6a63      	ldr	r3, [r4, #36]	@ 0x24
    if ((hi2c->XferSize > 0U))
 80070dc:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
    hi2c->pBuffPtr++;
 80070de:	3301      	adds	r3, #1
 80070e0:	6263      	str	r3, [r4, #36]	@ 0x24
    if ((hi2c->XferSize > 0U))
 80070e2:	b98a      	cbnz	r2, 8007108 <I2C_ITSlaveCplt.constprop.0+0x278>
 80070e4:	6822      	ldr	r2, [r4, #0]
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80070e6:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80070ea:	2110      	movs	r1, #16
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80070ec:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
  HAL_I2C_ListenCpltCallback(hi2c);
 80070f0:	4620      	mov	r0, r4
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 80070f2:	6813      	ldr	r3, [r2, #0]
 80070f4:	f023 03fe 	bic.w	r3, r3, #254	@ 0xfe
 80070f8:	6013      	str	r3, [r2, #0]
  __HAL_UNLOCK(hi2c);
 80070fa:	2300      	movs	r3, #0
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80070fc:	61d1      	str	r1, [r2, #28]
  __HAL_UNLOCK(hi2c);
 80070fe:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
  HAL_I2C_ListenCpltCallback(hi2c);
 8007102:	f7ff fc35 	bl	8006970 <HAL_I2C_ListenCpltCallback>
}
 8007106:	e716      	b.n	8006f36 <I2C_ITSlaveCplt.constprop.0+0xa6>
      hi2c->XferCount--;
 8007108:	8d61      	ldrh	r1, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 800710a:	1e53      	subs	r3, r2, #1
 800710c:	6822      	ldr	r2, [r4, #0]
      hi2c->XferCount--;
 800710e:	3901      	subs	r1, #1
      hi2c->XferSize--;
 8007110:	8523      	strh	r3, [r4, #40]	@ 0x28
      hi2c->XferCount--;
 8007112:	b28b      	uxth	r3, r1
 8007114:	8563      	strh	r3, [r4, #42]	@ 0x2a
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007116:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8007118:	f043 0304 	orr.w	r3, r3, #4
 800711c:	6463      	str	r3, [r4, #68]	@ 0x44
 800711e:	e7e2      	b.n	80070e6 <I2C_ITSlaveCplt.constprop.0+0x256>
 8007120:	fe00e800 	.word	0xfe00e800
 8007124:	ffff0000 	.word	0xffff0000

08007128 <I2C_Slave_ISR_IT>:
{
 8007128:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(hi2c);
 800712a:	f890 c040 	ldrb.w	ip, [r0, #64]	@ 0x40
  uint32_t tmpoptions = hi2c->XferOptions;
 800712e:	6ac5      	ldr	r5, [r0, #44]	@ 0x2c
  __HAL_LOCK(hi2c);
 8007130:	f1bc 0f01 	cmp.w	ip, #1
 8007134:	f000 80a0 	beq.w	8007278 <I2C_Slave_ISR_IT+0x150>
 8007138:	f04f 0c01 	mov.w	ip, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800713c:	f011 0f20 	tst.w	r1, #32
 8007140:	460b      	mov	r3, r1
 8007142:	4604      	mov	r4, r0
  __HAL_LOCK(hi2c);
 8007144:	f880 c040 	strb.w	ip, [r0, #64]	@ 0x40
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8007148:	d003      	beq.n	8007152 <I2C_Slave_ISR_IT+0x2a>
 800714a:	f012 0f20 	tst.w	r2, #32
 800714e:	f040 8081 	bne.w	8007254 <I2C_Slave_ISR_IT+0x12c>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8007152:	06d8      	lsls	r0, r3, #27
 8007154:	d53b      	bpl.n	80071ce <I2C_Slave_ISR_IT+0xa6>
 8007156:	06d1      	lsls	r1, r2, #27
 8007158:	d539      	bpl.n	80071ce <I2C_Slave_ISR_IT+0xa6>
    if (hi2c->XferCount == 0U)
 800715a:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800715c:	6821      	ldr	r1, [r4, #0]
    if (hi2c->XferCount == 0U)
 800715e:	b292      	uxth	r2, r2
 8007160:	2a00      	cmp	r2, #0
 8007162:	f040 808b 	bne.w	800727c <I2C_Slave_ISR_IT+0x154>
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8007166:	f894 0041 	ldrb.w	r0, [r4, #65]	@ 0x41
 800716a:	f1b5 7f00 	cmp.w	r5, #33554432	@ 0x2000000
 800716e:	b2c0      	uxtb	r0, r0
 8007170:	d177      	bne.n	8007262 <I2C_Slave_ISR_IT+0x13a>
 8007172:	2828      	cmp	r0, #40	@ 0x28
 8007174:	d175      	bne.n	8007262 <I2C_Slave_ISR_IT+0x13a>
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007176:	485a      	ldr	r0, [pc, #360]	@ (80072e0 <I2C_Slave_ISR_IT+0x1b8>)
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8007178:	075b      	lsls	r3, r3, #29
  hi2c->XferISR = NULL;
 800717a:	6362      	str	r2, [r4, #52]	@ 0x34
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800717c:	62e0      	str	r0, [r4, #44]	@ 0x2c
  hi2c->State = HAL_I2C_STATE_READY;
 800717e:	f04f 0020 	mov.w	r0, #32
  hi2c->PreviousState = I2C_STATE_NONE;
 8007182:	6322      	str	r2, [r4, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8007184:	f884 0041 	strb.w	r0, [r4, #65]	@ 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007188:	f884 2042 	strb.w	r2, [r4, #66]	@ 0x42
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 800718c:	d50a      	bpl.n	80071a4 <I2C_Slave_ISR_IT+0x7c>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800718e:	6a4a      	ldr	r2, [r1, #36]	@ 0x24
 8007190:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8007192:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8007194:	6a63      	ldr	r3, [r4, #36]	@ 0x24
    if ((hi2c->XferSize > 0U))
 8007196:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
    hi2c->pBuffPtr++;
 8007198:	3301      	adds	r3, #1
 800719a:	6263      	str	r3, [r4, #36]	@ 0x24
    if ((hi2c->XferSize > 0U))
 800719c:	2a00      	cmp	r2, #0
 800719e:	f040 8092 	bne.w	80072c6 <I2C_Slave_ISR_IT+0x19e>
 80071a2:	6821      	ldr	r1, [r4, #0]
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80071a4:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80071a8:	2010      	movs	r0, #16
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80071aa:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
  __HAL_UNLOCK(hi2c);
 80071ae:	2200      	movs	r2, #0
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 80071b0:	680b      	ldr	r3, [r1, #0]
 80071b2:	f023 03fe 	bic.w	r3, r3, #254	@ 0xfe
 80071b6:	600b      	str	r3, [r1, #0]
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80071b8:	61c8      	str	r0, [r1, #28]
  HAL_I2C_ListenCpltCallback(hi2c);
 80071ba:	4620      	mov	r0, r4
  __HAL_UNLOCK(hi2c);
 80071bc:	f884 2040 	strb.w	r2, [r4, #64]	@ 0x40
  HAL_I2C_ListenCpltCallback(hi2c);
 80071c0:	f7ff fbd6 	bl	8006970 <HAL_I2C_ListenCpltCallback>
  __HAL_UNLOCK(hi2c);
 80071c4:	2300      	movs	r3, #0
  return HAL_OK;
 80071c6:	4618      	mov	r0, r3
  __HAL_UNLOCK(hi2c);
 80071c8:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
}
 80071cc:	bd38      	pop	{r3, r4, r5, pc}
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80071ce:	0759      	lsls	r1, r3, #29
 80071d0:	d40d      	bmi.n	80071ee <I2C_Slave_ISR_IT+0xc6>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80071d2:	0719      	lsls	r1, r3, #28
 80071d4:	d529      	bpl.n	800722a <I2C_Slave_ISR_IT+0x102>
 80071d6:	0710      	lsls	r0, r2, #28
 80071d8:	d527      	bpl.n	800722a <I2C_Slave_ISR_IT+0x102>
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80071da:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 80071de:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80071e2:	2b28      	cmp	r3, #40	@ 0x28
 80071e4:	d06b      	beq.n	80072be <I2C_Slave_ISR_IT+0x196>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80071e6:	6823      	ldr	r3, [r4, #0]
 80071e8:	2208      	movs	r2, #8
 80071ea:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 80071ec:	e7ea      	b.n	80071c4 <I2C_Slave_ISR_IT+0x9c>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80071ee:	0750      	lsls	r0, r2, #29
 80071f0:	d5ef      	bpl.n	80071d2 <I2C_Slave_ISR_IT+0xaa>
    if (hi2c->XferCount > 0U)
 80071f2:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 80071f4:	b29b      	uxth	r3, r3
 80071f6:	b16b      	cbz	r3, 8007214 <I2C_Slave_ISR_IT+0xec>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80071f8:	6822      	ldr	r2, [r4, #0]
 80071fa:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80071fc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80071fe:	701a      	strb	r2, [r3, #0]
      hi2c->XferCount--;
 8007200:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      hi2c->pBuffPtr++;
 8007202:	6a61      	ldr	r1, [r4, #36]	@ 0x24
      hi2c->XferSize--;
 8007204:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
      hi2c->XferCount--;
 8007206:	3b01      	subs	r3, #1
      hi2c->pBuffPtr++;
 8007208:	3101      	adds	r1, #1
      hi2c->XferSize--;
 800720a:	3a01      	subs	r2, #1
      hi2c->XferCount--;
 800720c:	b29b      	uxth	r3, r3
      hi2c->pBuffPtr++;
 800720e:	6261      	str	r1, [r4, #36]	@ 0x24
      hi2c->XferSize--;
 8007210:	8522      	strh	r2, [r4, #40]	@ 0x28
      hi2c->XferCount--;
 8007212:	8563      	strh	r3, [r4, #42]	@ 0x2a
    if ((hi2c->XferCount == 0U) && \
 8007214:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8007216:	b29b      	uxth	r3, r3
 8007218:	2b00      	cmp	r3, #0
 800721a:	d1d3      	bne.n	80071c4 <I2C_Slave_ISR_IT+0x9c>
 800721c:	f515 3f80 	cmn.w	r5, #65536	@ 0x10000
 8007220:	d0d0      	beq.n	80071c4 <I2C_Slave_ISR_IT+0x9c>
        I2C_ITSlaveSeqCplt(hi2c);
 8007222:	4620      	mov	r0, r4
 8007224:	f7ff fb1e 	bl	8006864 <I2C_ITSlaveSeqCplt>
 8007228:	e7cc      	b.n	80071c4 <I2C_Slave_ISR_IT+0x9c>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800722a:	0799      	lsls	r1, r3, #30
 800722c:	d5ca      	bpl.n	80071c4 <I2C_Slave_ISR_IT+0x9c>
 800722e:	0793      	lsls	r3, r2, #30
 8007230:	d5c8      	bpl.n	80071c4 <I2C_Slave_ISR_IT+0x9c>
    if (hi2c->XferCount > 0U)
 8007232:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8007234:	b29b      	uxth	r3, r3
 8007236:	b37b      	cbz	r3, 8007298 <I2C_Slave_ISR_IT+0x170>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8007238:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 800723a:	6823      	ldr	r3, [r4, #0]
 800723c:	f811 0b01 	ldrb.w	r0, [r1], #1
      hi2c->XferSize--;
 8007240:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8007242:	6298      	str	r0, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8007244:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8007246:	3a01      	subs	r2, #1
      hi2c->pBuffPtr++;
 8007248:	6261      	str	r1, [r4, #36]	@ 0x24
      hi2c->XferCount--;
 800724a:	3b01      	subs	r3, #1
      hi2c->XferSize--;
 800724c:	8522      	strh	r2, [r4, #40]	@ 0x28
      hi2c->XferCount--;
 800724e:	b29b      	uxth	r3, r3
 8007250:	8563      	strh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8007252:	e7b7      	b.n	80071c4 <I2C_Slave_ISR_IT+0x9c>
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8007254:	f7ff fe1c 	bl	8006e90 <I2C_ITSlaveCplt.constprop.0>
  __HAL_UNLOCK(hi2c);
 8007258:	2300      	movs	r3, #0
  return HAL_OK;
 800725a:	4618      	mov	r0, r3
  __HAL_UNLOCK(hi2c);
 800725c:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
  return HAL_OK;
 8007260:	e7b4      	b.n	80071cc <I2C_Slave_ISR_IT+0xa4>
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8007262:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 8007266:	f515 3f80 	cmn.w	r5, #65536	@ 0x10000
 800726a:	b2db      	uxtb	r3, r3
 800726c:	d001      	beq.n	8007272 <I2C_Slave_ISR_IT+0x14a>
 800726e:	2b29      	cmp	r3, #41	@ 0x29
 8007270:	d016      	beq.n	80072a0 <I2C_Slave_ISR_IT+0x178>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007272:	2310      	movs	r3, #16
 8007274:	61cb      	str	r3, [r1, #28]
 8007276:	e7a5      	b.n	80071c4 <I2C_Slave_ISR_IT+0x9c>
  __HAL_LOCK(hi2c);
 8007278:	2002      	movs	r0, #2
}
 800727a:	bd38      	pop	{r3, r4, r5, pc}
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800727c:	2310      	movs	r3, #16
 800727e:	61cb      	str	r3, [r1, #28]
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007280:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8007282:	f043 0304 	orr.w	r3, r3, #4
 8007286:	6463      	str	r3, [r4, #68]	@ 0x44
      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8007288:	f035 7380 	bics.w	r3, r5, #16777216	@ 0x1000000
 800728c:	d19a      	bne.n	80071c4 <I2C_Slave_ISR_IT+0x9c>
        I2C_ITError(hi2c, hi2c->ErrorCode);
 800728e:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8007290:	4620      	mov	r0, r4
 8007292:	f7ff fb97 	bl	80069c4 <I2C_ITError>
 8007296:	e795      	b.n	80071c4 <I2C_Slave_ISR_IT+0x9c>
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8007298:	f035 7380 	bics.w	r3, r5, #16777216	@ 0x1000000
 800729c:	d192      	bne.n	80071c4 <I2C_Slave_ISR_IT+0x9c>
 800729e:	e7c0      	b.n	8007222 <I2C_Slave_ISR_IT+0xfa>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80072a0:	2310      	movs	r3, #16
 80072a2:	61cb      	str	r3, [r1, #28]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80072a4:	698b      	ldr	r3, [r1, #24]
 80072a6:	079d      	lsls	r5, r3, #30
 80072a8:	d501      	bpl.n	80072ae <I2C_Slave_ISR_IT+0x186>
    hi2c->Instance->TXDR = 0x00U;
 80072aa:	2300      	movs	r3, #0
 80072ac:	628b      	str	r3, [r1, #40]	@ 0x28
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80072ae:	698b      	ldr	r3, [r1, #24]
 80072b0:	07d8      	lsls	r0, r3, #31
 80072b2:	d4b6      	bmi.n	8007222 <I2C_Slave_ISR_IT+0xfa>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80072b4:	698b      	ldr	r3, [r1, #24]
 80072b6:	f043 0301 	orr.w	r3, r3, #1
 80072ba:	618b      	str	r3, [r1, #24]
 80072bc:	e7b1      	b.n	8007222 <I2C_Slave_ISR_IT+0xfa>
 80072be:	4620      	mov	r0, r4
 80072c0:	f7ff fb24 	bl	800690c <I2C_ITAddrCplt.part.0.constprop.0>
 80072c4:	e77e      	b.n	80071c4 <I2C_Slave_ISR_IT+0x9c>
      hi2c->XferCount--;
 80072c6:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 80072c8:	3a01      	subs	r2, #1
 80072ca:	6821      	ldr	r1, [r4, #0]
      hi2c->XferCount--;
 80072cc:	3b01      	subs	r3, #1
      hi2c->XferSize--;
 80072ce:	8522      	strh	r2, [r4, #40]	@ 0x28
      hi2c->XferCount--;
 80072d0:	b29b      	uxth	r3, r3
 80072d2:	8563      	strh	r3, [r4, #42]	@ 0x2a
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80072d4:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 80072d6:	f043 0304 	orr.w	r3, r3, #4
 80072da:	6463      	str	r3, [r4, #68]	@ 0x44
 80072dc:	e762      	b.n	80071a4 <I2C_Slave_ISR_IT+0x7c>
 80072de:	bf00      	nop
 80072e0:	ffff0000 	.word	0xffff0000

080072e4 <HAL_I2CEx_ConfigAnalogFilter>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80072e4:	f890 2041 	ldrb.w	r2, [r0, #65]	@ 0x41
 80072e8:	2a20      	cmp	r2, #32
 80072ea:	d123      	bne.n	8007334 <HAL_I2CEx_ConfigAnalogFilter+0x50>
 80072ec:	fa5f fc82 	uxtb.w	ip, r2
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80072f0:	f890 2040 	ldrb.w	r2, [r0, #64]	@ 0x40
 80072f4:	4603      	mov	r3, r0
 80072f6:	2a01      	cmp	r2, #1
 80072f8:	d01c      	beq.n	8007334 <HAL_I2CEx_ConfigAnalogFilter+0x50>

    hi2c->State = HAL_I2C_STATE_BUSY;

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80072fa:	6802      	ldr	r2, [r0, #0]
    hi2c->State = HAL_I2C_STATE_BUSY;
 80072fc:	2024      	movs	r0, #36	@ 0x24
{
 80072fe:	b500      	push	{lr}
    hi2c->State = HAL_I2C_STATE_BUSY;
 8007300:	f883 0041 	strb.w	r0, [r3, #65]	@ 0x41
    __HAL_I2C_ENABLE(hi2c);

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007304:	f04f 0e00 	mov.w	lr, #0
    __HAL_I2C_DISABLE(hi2c);
 8007308:	6810      	ldr	r0, [r2, #0]
 800730a:	f020 0001 	bic.w	r0, r0, #1
 800730e:	6010      	str	r0, [r2, #0]
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8007310:	6810      	ldr	r0, [r2, #0]
 8007312:	f420 5080 	bic.w	r0, r0, #4096	@ 0x1000
 8007316:	6010      	str	r0, [r2, #0]
    hi2c->Instance->CR1 |= AnalogFilter;
 8007318:	6810      	ldr	r0, [r2, #0]
 800731a:	4301      	orrs	r1, r0

    return HAL_OK;
 800731c:	4670      	mov	r0, lr
    hi2c->Instance->CR1 |= AnalogFilter;
 800731e:	6011      	str	r1, [r2, #0]
    __HAL_I2C_ENABLE(hi2c);
 8007320:	6811      	ldr	r1, [r2, #0]
 8007322:	f041 0101 	orr.w	r1, r1, #1
 8007326:	6011      	str	r1, [r2, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8007328:	f883 c041 	strb.w	ip, [r3, #65]	@ 0x41
    __HAL_UNLOCK(hi2c);
 800732c:	f883 e040 	strb.w	lr, [r3, #64]	@ 0x40
  }
  else
  {
    return HAL_BUSY;
  }
}
 8007330:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_LOCK(hi2c);
 8007334:	2002      	movs	r0, #2
}
 8007336:	4770      	bx	lr

08007338 <HAL_I2CEx_ConfigDigitalFilter>:

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007338:	f890 2041 	ldrb.w	r2, [r0, #65]	@ 0x41
 800733c:	2a20      	cmp	r2, #32
 800733e:	d122      	bne.n	8007386 <HAL_I2CEx_ConfigDigitalFilter+0x4e>
 8007340:	4603      	mov	r3, r0
{
 8007342:	b500      	push	{lr}
 8007344:	fa5f fe82 	uxtb.w	lr, r2
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007348:	f890 2040 	ldrb.w	r2, [r0, #64]	@ 0x40
 800734c:	2a01      	cmp	r2, #1
 800734e:	d01c      	beq.n	800738a <HAL_I2CEx_ConfigDigitalFilter+0x52>

    hi2c->State = HAL_I2C_STATE_BUSY;

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007350:	6802      	ldr	r2, [r0, #0]
    hi2c->State = HAL_I2C_STATE_BUSY;
 8007352:	2024      	movs	r0, #36	@ 0x24
    __HAL_I2C_ENABLE(hi2c);

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007354:	f04f 0c00 	mov.w	ip, #0
    hi2c->State = HAL_I2C_STATE_BUSY;
 8007358:	f883 0041 	strb.w	r0, [r3, #65]	@ 0x41
    __HAL_I2C_DISABLE(hi2c);
 800735c:	6810      	ldr	r0, [r2, #0]
 800735e:	f020 0001 	bic.w	r0, r0, #1
 8007362:	6010      	str	r0, [r2, #0]
    tmpreg = hi2c->Instance->CR1;
 8007364:	6810      	ldr	r0, [r2, #0]
    tmpreg &= ~(I2C_CR1_DNF);
 8007366:	f420 6070 	bic.w	r0, r0, #3840	@ 0xf00
    tmpreg |= DigitalFilter << 8U;
 800736a:	ea40 2101 	orr.w	r1, r0, r1, lsl #8

    return HAL_OK;
 800736e:	4660      	mov	r0, ip
    hi2c->Instance->CR1 = tmpreg;
 8007370:	6011      	str	r1, [r2, #0]
    __HAL_I2C_ENABLE(hi2c);
 8007372:	6811      	ldr	r1, [r2, #0]
 8007374:	f041 0101 	orr.w	r1, r1, #1
 8007378:	6011      	str	r1, [r2, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 800737a:	f883 e041 	strb.w	lr, [r3, #65]	@ 0x41
    __HAL_UNLOCK(hi2c);
 800737e:	f883 c040 	strb.w	ip, [r3, #64]	@ 0x40
  }
  else
  {
    return HAL_BUSY;
  }
}
 8007382:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_LOCK(hi2c);
 8007386:	2002      	movs	r0, #2
}
 8007388:	4770      	bx	lr
    __HAL_LOCK(hi2c);
 800738a:	2002      	movs	r0, #2
}
 800738c:	f85d fb04 	ldr.w	pc, [sp], #4

08007390 <JPEG_Bits_To_SizeCodes>:
  * @param  Huffcode pointer to codes table
  * @param  LastK pointer to last Coeff (table dimension)
  * @retval HAL status
  */
static HAL_StatusTypeDef JPEG_Bits_To_SizeCodes(uint8_t *Bits, uint8_t *Huffsize, uint32_t *Huffcode, uint32_t *LastK)
{
 8007390:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007394:	4699      	mov	r9, r3
 8007396:	4680      	mov	r8, r0
 8007398:	460d      	mov	r5, r1
 800739a:	4614      	mov	r4, r2

  /* Figure C.1: Generation of table of Huffman code sizes */
  p = 0;
  for (l = 0; l < 16UL; l++)
  {
    i = (uint32_t)Bits[l];
 800739c:	7803      	ldrb	r3, [r0, #0]
 800739e:	2601      	movs	r6, #1
  p = 0;
 80073a0:	2700      	movs	r7, #0
 80073a2:	e005      	b.n	80073b0 <JPEG_Bits_To_SizeCodes+0x20>
    i = (uint32_t)Bits[l];
 80073a4:	f818 3f01 	ldrb.w	r3, [r8, #1]!
    if ((p + i) > 256UL)
 80073a8:	19da      	adds	r2, r3, r7
 80073aa:	f5b2 7f80 	cmp.w	r2, #256	@ 0x100
 80073ae:	d83a      	bhi.n	8007426 <JPEG_Bits_To_SizeCodes+0x96>
      /* check for table overflow */
      return HAL_ERROR;
    }
    while (i != 0UL)
    {
      Huffsize[p] = (uint8_t) l + 1U;
 80073b0:	19e8      	adds	r0, r5, r7
 80073b2:	461a      	mov	r2, r3
 80073b4:	4631      	mov	r1, r6
    while (i != 0UL)
 80073b6:	b113      	cbz	r3, 80073be <JPEG_Bits_To_SizeCodes+0x2e>
      p++;
 80073b8:	441f      	add	r7, r3
      Huffsize[p] = (uint8_t) l + 1U;
 80073ba:	f008 fbd3 	bl	800fb64 <memset>
  for (l = 0; l < 16UL; l++)
 80073be:	2e10      	cmp	r6, #16
    if ((p + i) > 256UL)
 80073c0:	f106 0601 	add.w	r6, r6, #1
  for (l = 0; l < 16UL; l++)
 80073c4:	d1ee      	bne.n	80073a4 <JPEG_Bits_To_SizeCodes+0x14>
      i--;
    }
  }
  Huffsize[p] = 0;
 80073c6:	2300      	movs	r3, #0
 80073c8:	55eb      	strb	r3, [r5, r7]
  *LastK = p;
 80073ca:	f8c9 7000 	str.w	r7, [r9]

  /* Figure C.2: Generation of table of Huffman codes */
  code = 0;
  si = Huffsize[0];
 80073ce:	7829      	ldrb	r1, [r5, #0]
 80073d0:	460a      	mov	r2, r1
  p = 0;
  while (Huffsize[p] != 0U)
 80073d2:	b329      	cbz	r1, 8007420 <JPEG_Bits_To_SizeCodes+0x90>
  code = 0;
 80073d4:	4699      	mov	r9, r3
 80073d6:	f06f 4840 	mvn.w	r8, #3221225472	@ 0xc0000000
    /* code must fit in "size" bits (si), no code is allowed to be all ones*/
    if(si > 31UL)
    {
      return HAL_ERROR;
    }
    if (((uint32_t) code) >= (((uint32_t) 1) << si))
 80073da:	2701      	movs	r7, #1
  p = 0;
 80073dc:	461e      	mov	r6, r3
    while (((uint32_t) Huffsize[p]) == si)
 80073de:	4291      	cmp	r1, r2
 80073e0:	d124      	bne.n	800742c <JPEG_Bits_To_SizeCodes+0x9c>
 80073e2:	eb06 0008 	add.w	r0, r6, r8
 80073e6:	eb05 0c06 	add.w	ip, r5, r6
 80073ea:	464b      	mov	r3, r9
 80073ec:	eb04 0080 	add.w	r0, r4, r0, lsl #2
      Huffcode[p] = code;
 80073f0:	f840 3f04 	str.w	r3, [r0, #4]!
      code++;
 80073f4:	4619      	mov	r1, r3
    while (((uint32_t) Huffsize[p]) == si)
 80073f6:	f81c ef01 	ldrb.w	lr, [ip, #1]!
      code++;
 80073fa:	3301      	adds	r3, #1
    while (((uint32_t) Huffsize[p]) == si)
 80073fc:	4596      	cmp	lr, r2
 80073fe:	d0f7      	beq.n	80073f0 <JPEG_Bits_To_SizeCodes+0x60>
 8007400:	3601      	adds	r6, #1
 8007402:	eba6 0609 	sub.w	r6, r6, r9
      p++;
 8007406:	440e      	add	r6, r1
    if(si > 31UL)
 8007408:	2a1f      	cmp	r2, #31
 800740a:	d80c      	bhi.n	8007426 <JPEG_Bits_To_SizeCodes+0x96>
    if (((uint32_t) code) >= (((uint32_t) 1) << si))
 800740c:	fa07 f102 	lsl.w	r1, r7, r2
 8007410:	4299      	cmp	r1, r3
 8007412:	d908      	bls.n	8007426 <JPEG_Bits_To_SizeCodes+0x96>
  while (Huffsize[p] != 0U)
 8007414:	5da9      	ldrb	r1, [r5, r6]
    {
      return HAL_ERROR;
    }
    code <<= 1;
 8007416:	ea4f 0943 	mov.w	r9, r3, lsl #1
    si++;
 800741a:	3201      	adds	r2, #1
  while (Huffsize[p] != 0U)
 800741c:	2900      	cmp	r1, #0
 800741e:	d1de      	bne.n	80073de <JPEG_Bits_To_SizeCodes+0x4e>
  }
  /* Return function status */
  return HAL_OK;
 8007420:	2000      	movs	r0, #0
}
 8007422:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      return HAL_ERROR;
 8007426:	2001      	movs	r0, #1
}
 8007428:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    while (((uint32_t) Huffsize[p]) == si)
 800742c:	464b      	mov	r3, r9
 800742e:	e7eb      	b.n	8007408 <JPEG_Bits_To_SizeCodes+0x78>

08007430 <JPEG_DCHuff_BitsVals_To_SizeCodes>:
  * @param  DC_SizeCodesTable pointer to DC huffman Sizes/Codes table
  * @retval HAL status
  */
static HAL_StatusTypeDef JPEG_DCHuff_BitsVals_To_SizeCodes(JPEG_DCHuffTableTypeDef *DC_BitsValsTable,
                                                           JPEG_DC_HuffCodeTableTypeDef *DC_SizeCodesTable)
{
 8007430:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007432:	f2ad 5d14 	subw	sp, sp, #1300	@ 0x514
 8007436:	460d      	mov	r5, r1
 8007438:	4604      	mov	r4, r0
  uint32_t k;
  uint32_t l;
  uint32_t lastK;
  uint8_t huffsize[257];
  uint32_t huffcode[257];
  error = JPEG_Bits_To_SizeCodes(DC_BitsValsTable->Bits, huffsize, huffcode, &lastK);
 800743a:	ab01      	add	r3, sp, #4
 800743c:	aa43      	add	r2, sp, #268	@ 0x10c
 800743e:	a902      	add	r1, sp, #8
 8007440:	f7ff ffa6 	bl	8007390 <JPEG_Bits_To_SizeCodes>
  if (error != HAL_OK)
 8007444:	b9d0      	cbnz	r0, 800747c <JPEG_DCHuff_BitsVals_To_SizeCodes+0x4c>
    return  error;
  }
  /* Figure C.3: ordering procedure for encoding procedure code tables */
  k = 0;

  while (k < lastK)
 8007446:	9f01      	ldr	r7, [sp, #4]
 8007448:	b1c7      	cbz	r7, 800747c <JPEG_DCHuff_BitsVals_To_SizeCodes+0x4c>
 800744a:	370f      	adds	r7, #15
 800744c:	f50d 7e86 	add.w	lr, sp, #268	@ 0x10c
 8007450:	a902      	add	r1, sp, #8
 8007452:	f104 0c0f 	add.w	ip, r4, #15
 8007456:	4427      	add	r7, r4
 8007458:	e009      	b.n	800746e <JPEG_DCHuff_BitsVals_To_SizeCodes+0x3e>
      return HAL_ERROR; /* Huffman Table overflow error*/
    }
    else
    {
      DC_SizeCodesTable->HuffmanCode[l] = huffcode[k];
      DC_SizeCodesTable->CodeLength[l] = huffsize[k] - 1U;
 800745a:	f811 2b01 	ldrb.w	r2, [r1], #1
  while (k < lastK)
 800745e:	45bc      	cmp	ip, r7
      DC_SizeCodesTable->HuffmanCode[l] = huffcode[k];
 8007460:	f85e 6b04 	ldr.w	r6, [lr], #4
      DC_SizeCodesTable->CodeLength[l] = huffsize[k] - 1U;
 8007464:	f102 32ff 	add.w	r2, r2, #4294967295
      DC_SizeCodesTable->HuffmanCode[l] = huffcode[k];
 8007468:	60e6      	str	r6, [r4, #12]
      DC_SizeCodesTable->CodeLength[l] = huffsize[k] - 1U;
 800746a:	54ea      	strb	r2, [r5, r3]
  while (k < lastK)
 800746c:	d006      	beq.n	800747c <JPEG_DCHuff_BitsVals_To_SizeCodes+0x4c>
    l = DC_BitsValsTable->HuffVal[k];
 800746e:	f81c 3f01 	ldrb.w	r3, [ip, #1]!
    if (l >= JPEG_DC_HUFF_TABLE_SIZE)
 8007472:	2b0b      	cmp	r3, #11
      DC_SizeCodesTable->HuffmanCode[l] = huffcode[k];
 8007474:	eb05 0483 	add.w	r4, r5, r3, lsl #2
    if (l >= JPEG_DC_HUFF_TABLE_SIZE)
 8007478:	d9ef      	bls.n	800745a <JPEG_DCHuff_BitsVals_To_SizeCodes+0x2a>
      return HAL_ERROR; /* Huffman Table overflow error*/
 800747a:	2001      	movs	r0, #1
    }
  }

  /* Return function status */
  return HAL_OK;
}
 800747c:	f20d 5d14 	addw	sp, sp, #1300	@ 0x514
 8007480:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007482:	bf00      	nop

08007484 <JPEG_Set_HuffDC_Mem>:
  * @param  DCTableAddress Encoder DC huffman table address it could be HUFFENC_DC0 or HUFFENC_DC1.
  * @retval HAL status
  */
static HAL_StatusTypeDef JPEG_Set_HuffDC_Mem(JPEG_HandleTypeDef *hjpeg, JPEG_DCHuffTableTypeDef *HuffTableDC,
                                             const __IO uint32_t *DCTableAddress)
{
 8007484:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t i;
  uint32_t lsb;
  uint32_t msb;
  __IO uint32_t *address, *addressDef;

  if (DCTableAddress == (hjpeg->Instance->HUFFENC_DC0))
 8007488:	6804      	ldr	r4, [r0, #0]
{
 800748a:	b093      	sub	sp, #76	@ 0x4c
 800748c:	4608      	mov	r0, r1
  if (DCTableAddress == (hjpeg->Instance->HUFFENC_DC0))
 800748e:	f504 63f8 	add.w	r3, r4, #1984	@ 0x7c0
 8007492:	429a      	cmp	r2, r3
 8007494:	f000 809d 	beq.w	80075d2 <JPEG_Set_HuffDC_Mem+0x14e>
  {
    address = (hjpeg->Instance->HUFFENC_DC0 + (JPEG_DC_HUFF_TABLE_SIZE / 2UL));
  }
  else if (DCTableAddress == (hjpeg->Instance->HUFFENC_DC1))
 8007498:	f504 63fc 	add.w	r3, r4, #2016	@ 0x7e0
 800749c:	429a      	cmp	r2, r3
 800749e:	d003      	beq.n	80074a8 <JPEG_Set_HuffDC_Mem+0x24>
  {
    address = (hjpeg->Instance->HUFFENC_DC1 + (JPEG_DC_HUFF_TABLE_SIZE / 2UL));
  }
  else
  {
    return HAL_ERROR;
 80074a0:	2001      	movs	r0, #1
    }
  }

  /* Return function status */
  return HAL_OK;
}
 80074a2:	b013      	add	sp, #76	@ 0x4c
 80074a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    address = (hjpeg->Instance->HUFFENC_DC1 + (JPEG_DC_HUFF_TABLE_SIZE / 2UL));
 80074a8:	f504 64ff 	add.w	r4, r4, #2040	@ 0x7f8
    error = JPEG_DCHuff_BitsVals_To_SizeCodes(HuffTableDC, &dcSizeCodesTable);
 80074ac:	a903      	add	r1, sp, #12
 80074ae:	f7ff ffbf 	bl	8007430 <JPEG_DCHuff_BitsVals_To_SizeCodes>
    if (error != HAL_OK)
 80074b2:	2800      	cmp	r0, #0
 80074b4:	d1f5      	bne.n	80074a2 <JPEG_Set_HuffDC_Mem+0x1e>
    *addressDef = 0x0FFF0FFF;
 80074b6:	f06f 23f0 	mvn.w	r3, #4026593280	@ 0xf000f000
      msb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 80074ba:	f89d a017 	ldrb.w	sl, [sp, #23]
      lsb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 80074be:	f89d e016 	ldrb.w	lr, [sp, #22]
    *addressDef = 0x0FFF0FFF;
 80074c2:	6023      	str	r3, [r4, #0]
      msb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 80074c4:	ea4f 2a0a 	mov.w	sl, sl, lsl #8
    *addressDef = 0x0FFF0FFF;
 80074c8:	6063      	str	r3, [r4, #4]
      lsb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 80074ca:	ea4f 2e0e 	mov.w	lr, lr, lsl #8
 80074ce:	f89d 300e 	ldrb.w	r3, [sp, #14]
      msb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 80074d2:	f40a 6a70 	and.w	sl, sl, #3840	@ 0xf00
 80074d6:	f89d 2044 	ldrb.w	r2, [sp, #68]	@ 0x44
      lsb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 80074da:	f40e 6e70 	and.w	lr, lr, #3840	@ 0xf00
 80074de:	021b      	lsls	r3, r3, #8
      msb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 80074e0:	f89d 9015 	ldrb.w	r9, [sp, #21]
 80074e4:	ea4a 0a02 	orr.w	sl, sl, r2
      lsb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 80074e8:	f89d c014 	ldrb.w	ip, [sp, #20]
 80074ec:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
      msb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 80074f0:	ea4f 2909 	mov.w	r9, r9, lsl #8
      lsb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 80074f4:	ea4f 2c0c 	mov.w	ip, ip, lsl #8
      msb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 80074f8:	f89d 8013 	ldrb.w	r8, [sp, #19]
      lsb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 80074fc:	9301      	str	r3, [sp, #4]
      msb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 80074fe:	f409 6970 	and.w	r9, r9, #3840	@ 0xf00
      lsb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 8007502:	f89d 3040 	ldrb.w	r3, [sp, #64]	@ 0x40
 8007506:	f40c 6c70 	and.w	ip, ip, #3840	@ 0xf00
 800750a:	f89d 1012 	ldrb.w	r1, [sp, #18]
      msb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 800750e:	ea4f 2808 	mov.w	r8, r8, lsl #8
      lsb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 8007512:	ea4e 0e03 	orr.w	lr, lr, r3
      msb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 8007516:	f89d 7011 	ldrb.w	r7, [sp, #17]
 800751a:	f408 6870 	and.w	r8, r8, #3840	@ 0xf00
      lsb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 800751e:	0209      	lsls	r1, r1, #8
      *address = lsb | (msb << 16);
 8007520:	ea4e 4e0a 	orr.w	lr, lr, sl, lsl #16
      lsb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 8007524:	f89d 2010 	ldrb.w	r2, [sp, #16]
 8007528:	f401 6170 	and.w	r1, r1, #3840	@ 0xf00
      msb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 800752c:	023f      	lsls	r7, r7, #8
      *address = lsb | (msb << 16);
 800752e:	f844 ec04 	str.w	lr, [r4, #-4]
      lsb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 8007532:	0212      	lsls	r2, r2, #8
      msb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 8007534:	f89d e03c 	ldrb.w	lr, [sp, #60]	@ 0x3c
 8007538:	f407 6770 	and.w	r7, r7, #3840	@ 0xf00
      lsb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 800753c:	f402 6270 	and.w	r2, r2, #3840	@ 0xf00
      msb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 8007540:	f89d 600f 	ldrb.w	r6, [sp, #15]
 8007544:	ea49 090e 	orr.w	r9, r9, lr
      lsb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 8007548:	f89d e038 	ldrb.w	lr, [sp, #56]	@ 0x38
      msb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 800754c:	0236      	lsls	r6, r6, #8
      lsb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 800754e:	9b01      	ldr	r3, [sp, #4]
 8007550:	ea4c 0c0e 	orr.w	ip, ip, lr
      msb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 8007554:	f89d 500d 	ldrb.w	r5, [sp, #13]
 8007558:	f406 6670 	and.w	r6, r6, #3840	@ 0xf00
      lsb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 800755c:	f89d b00c 	ldrb.w	fp, [sp, #12]
      *address = lsb | (msb << 16);
 8007560:	ea4c 4c09 	orr.w	ip, ip, r9, lsl #16
      msb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 8007564:	022d      	lsls	r5, r5, #8
      *address = lsb | (msb << 16);
 8007566:	f844 cc08 	str.w	ip, [r4, #-8]
      lsb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 800756a:	ea4f 2b0b 	mov.w	fp, fp, lsl #8
      msb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 800756e:	f89d c034 	ldrb.w	ip, [sp, #52]	@ 0x34
 8007572:	f405 6570 	and.w	r5, r5, #3840	@ 0xf00
      lsb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 8007576:	f40b 6b70 	and.w	fp, fp, #3840	@ 0xf00
      msb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 800757a:	ea48 080c 	orr.w	r8, r8, ip
      lsb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 800757e:	f89d c030 	ldrb.w	ip, [sp, #48]	@ 0x30
 8007582:	ea41 010c 	orr.w	r1, r1, ip
      *address = lsb | (msb << 16);
 8007586:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 800758a:	f844 1c0c 	str.w	r1, [r4, #-12]
      msb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 800758e:	f89d 102c 	ldrb.w	r1, [sp, #44]	@ 0x2c
 8007592:	430f      	orrs	r7, r1
      lsb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 8007594:	f89d 1028 	ldrb.w	r1, [sp, #40]	@ 0x28
 8007598:	430a      	orrs	r2, r1
      *address = lsb | (msb << 16);
 800759a:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 800759e:	f844 2c10 	str.w	r2, [r4, #-16]
      msb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 80075a2:	f89d 2024 	ldrb.w	r2, [sp, #36]	@ 0x24
 80075a6:	4316      	orrs	r6, r2
      lsb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 80075a8:	f89d 2020 	ldrb.w	r2, [sp, #32]
 80075ac:	4313      	orrs	r3, r2
      *address = lsb | (msb << 16);
 80075ae:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80075b2:	f844 3c14 	str.w	r3, [r4, #-20]
      msb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 80075b6:	f89d 301c 	ldrb.w	r3, [sp, #28]
 80075ba:	431d      	orrs	r5, r3
      lsb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 80075bc:	f89d 3018 	ldrb.w	r3, [sp, #24]
 80075c0:	ea4b 0303 	orr.w	r3, fp, r3
      *address = lsb | (msb << 16);
 80075c4:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
 80075c8:	f844 3c18 	str.w	r3, [r4, #-24]
}
 80075cc:	b013      	add	sp, #76	@ 0x4c
 80075ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    address = (hjpeg->Instance->HUFFENC_DC0 + (JPEG_DC_HUFF_TABLE_SIZE / 2UL));
 80075d2:	f504 64fb 	add.w	r4, r4, #2008	@ 0x7d8
  if (HuffTableDC != NULL)
 80075d6:	e769      	b.n	80074ac <JPEG_Set_HuffDC_Mem+0x28>

080075d8 <JPEG_Set_HuffAC_Mem>:
  * @param  ACTableAddress Encoder AC huffman table address it could be HUFFENC_AC0 or HUFFENC_AC1.
  * @retval HAL status
  */
static HAL_StatusTypeDef JPEG_Set_HuffAC_Mem(JPEG_HandleTypeDef *hjpeg, JPEG_ACHuffTableTypeDef *HuffTableAC,
                                             const __IO uint32_t *ACTableAddress)
{
 80075d8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  HAL_StatusTypeDef error;
  JPEG_AC_HuffCodeTableTypeDef acSizeCodesTable;
  uint32_t i, lsb, msb;
  __IO uint32_t *address, *addressDef;

  if (ACTableAddress == (hjpeg->Instance->HUFFENC_AC0))
 80075dc:	6804      	ldr	r4, [r0, #0]
{
 80075de:	f6ad 0d3c 	subw	sp, sp, #2108	@ 0x83c
 80075e2:	460d      	mov	r5, r1
  if (ACTableAddress == (hjpeg->Instance->HUFFENC_AC0))
 80075e4:	f504 63a0 	add.w	r3, r4, #1280	@ 0x500
 80075e8:	429a      	cmp	r2, r3
 80075ea:	d041      	beq.n	8007670 <JPEG_Set_HuffAC_Mem+0x98>
  {
    address = (hjpeg->Instance->HUFFENC_AC0 + (JPEG_AC_HUFF_TABLE_SIZE / 2UL));
  }
  else if (ACTableAddress == (hjpeg->Instance->HUFFENC_AC1))
 80075ec:	f504 63cc 	add.w	r3, r4, #1632	@ 0x660
 80075f0:	429a      	cmp	r2, r3
 80075f2:	d004      	beq.n	80075fe <JPEG_Set_HuffAC_Mem+0x26>
  {
    address = (hjpeg->Instance->HUFFENC_AC1 + (JPEG_AC_HUFF_TABLE_SIZE / 2UL));
  }
  else
  {
    return HAL_ERROR;
 80075f4:	2001      	movs	r0, #1
    }
  }

  /* Return function status */
  return HAL_OK;
}
 80075f6:	f60d 0d3c 	addw	sp, sp, #2108	@ 0x83c
 80075fa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    address = (hjpeg->Instance->HUFFENC_AC1 + (JPEG_AC_HUFF_TABLE_SIZE / 2UL));
 80075fe:	f204 74a4 	addw	r4, r4, #1956	@ 0x7a4
  error = JPEG_Bits_To_SizeCodes(AC_BitsValsTable->Bits, huffsize, huffcode, &lastK);
 8007602:	4628      	mov	r0, r5
 8007604:	466b      	mov	r3, sp
 8007606:	f20d 4234 	addw	r2, sp, #1076	@ 0x434
 800760a:	a901      	add	r1, sp, #4
 800760c:	f7ff fec0 	bl	8007390 <JPEG_Bits_To_SizeCodes>
  if (error != HAL_OK)
 8007610:	2800      	cmp	r0, #0
 8007612:	d1f0      	bne.n	80075f6 <JPEG_Set_HuffAC_Mem+0x1e>
  while (k < lastK)
 8007614:	9b00      	ldr	r3, [sp, #0]
 8007616:	b373      	cbz	r3, 8007676 <JPEG_Set_HuffAC_Mem+0x9e>
 8007618:	330f      	adds	r3, #15
 800761a:	f20d 4c34 	addw	ip, sp, #1076	@ 0x434
 800761e:	af01      	add	r7, sp, #4
 8007620:	f105 020f 	add.w	r2, r5, #15
 8007624:	eb05 0e03 	add.w	lr, r5, r3
      AC_SizeCodesTable->HuffmanCode[l] = huffcode[k];
 8007628:	ae42      	add	r6, sp, #264	@ 0x108
 800762a:	e011      	b.n	8007650 <JPEG_Set_HuffAC_Mem+0x78>
      l = (msb * 10UL) + lsb - 1UL;
 800762c:	eb03 0345 	add.w	r3, r3, r5, lsl #1
    if (l >= JPEG_AC_HUFF_TABLE_SIZE)
 8007630:	2ba1      	cmp	r3, #161	@ 0xa1
 8007632:	d8df      	bhi.n	80075f4 <JPEG_Set_HuffAC_Mem+0x1c>
      AC_SizeCodesTable->CodeLength[l] = huffsize[k] - 1U;
 8007634:	f817 5b01 	ldrb.w	r5, [r7], #1
      AC_SizeCodesTable->HuffmanCode[l] = huffcode[k];
 8007638:	eb06 0883 	add.w	r8, r6, r3, lsl #2
 800763c:	f85c 1b04 	ldr.w	r1, [ip], #4
  while (k < lastK)
 8007640:	4572      	cmp	r2, lr
      AC_SizeCodesTable->CodeLength[l] = huffsize[k] - 1U;
 8007642:	f105 35ff 	add.w	r5, r5, #4294967295
      AC_SizeCodesTable->HuffmanCode[l] = huffcode[k];
 8007646:	46b1      	mov	r9, r6
 8007648:	f8c8 10a4 	str.w	r1, [r8, #164]	@ 0xa4
      AC_SizeCodesTable->CodeLength[l] = huffsize[k] - 1U;
 800764c:	54f5      	strb	r5, [r6, r3]
  while (k < lastK)
 800764e:	d014      	beq.n	800767a <JPEG_Set_HuffAC_Mem+0xa2>
    l = AC_BitsValsTable->HuffVal[k];
 8007650:	f812 1f01 	ldrb.w	r1, [r2, #1]!
      l = 160; /*l = 0x00 EOB code*/
 8007654:	23a0      	movs	r3, #160	@ 0xa0
    if (l == 0UL)
 8007656:	2900      	cmp	r1, #0
 8007658:	d0ec      	beq.n	8007634 <JPEG_Set_HuffAC_Mem+0x5c>
      msb = (l & 0xF0UL) >> 4;
 800765a:	090d      	lsrs	r5, r1, #4
      lsb = (l & 0x0FUL);
 800765c:	f001 030f 	and.w	r3, r1, #15
    else if (l == 0xF0UL) /* l = 0xF0 ZRL code*/
 8007660:	29f0      	cmp	r1, #240	@ 0xf0
      l = (msb * 10UL) + lsb - 1UL;
 8007662:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 8007666:	f103 33ff 	add.w	r3, r3, #4294967295
    else if (l == 0xF0UL) /* l = 0xF0 ZRL code*/
 800766a:	d1df      	bne.n	800762c <JPEG_Set_HuffAC_Mem+0x54>
      l = 161;
 800766c:	23a1      	movs	r3, #161	@ 0xa1
 800766e:	e7e1      	b.n	8007634 <JPEG_Set_HuffAC_Mem+0x5c>
    address = (hjpeg->Instance->HUFFENC_AC0 + (JPEG_AC_HUFF_TABLE_SIZE / 2UL));
 8007670:	f204 6444 	addw	r4, r4, #1604	@ 0x644
  if (HuffTableAC != NULL)
 8007674:	e7c5      	b.n	8007602 <JPEG_Set_HuffAC_Mem+0x2a>
 8007676:	f50d 7984 	add.w	r9, sp, #264	@ 0x108
      *addressDef = 0x0FFF0FFF;
 800767a:	f06f 23f0 	mvn.w	r3, #4026593280	@ 0xf000f000
    *addressDef = 0x0FD10FD0;
 800767e:	4a1a      	ldr	r2, [pc, #104]	@ (80076e8 <JPEG_Set_HuffAC_Mem+0x110>)
 8007680:	eba9 0c89 	sub.w	ip, r9, r9, lsl #2
 8007684:	4649      	mov	r1, r9
      *addressDef = 0x0FFF0FFF;
 8007686:	6023      	str	r3, [r4, #0]
 8007688:	f10d 0566 	add.w	r5, sp, #102	@ 0x66
 800768c:	6063      	str	r3, [r4, #4]
 800768e:	f50c 7e4a 	add.w	lr, ip, #808	@ 0x328
 8007692:	60a3      	str	r3, [r4, #8]
    *addressDef = 0x0FD30FD2;
 8007694:	f103 33d3 	add.w	r3, r3, #3553874899	@ 0xd3d3d3d3
    *addressDef = 0x0FD10FD0;
 8007698:	60e2      	str	r2, [r4, #12]
    *addressDef = 0x0FD30FD2;
 800769a:	f50c 7c49 	add.w	ip, ip, #804	@ 0x324
 800769e:	f103 232c 	add.w	r3, r3, #738208768	@ 0x2c002c00
 80076a2:	6123      	str	r3, [r4, #16]
    *addressDef = 0x0FD50FD4;
 80076a4:	f103 1302 	add.w	r3, r3, #131074	@ 0x20002
 80076a8:	6163      	str	r3, [r4, #20]
    *addressDef = 0x0FD70FD6;
 80076aa:	f103 1302 	add.w	r3, r3, #131074	@ 0x20002
 80076ae:	61a3      	str	r3, [r4, #24]
      msb = ((uint32_t)(((uint32_t)acSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)acSizeCodesTable.HuffmanCode[i] &
 80076b0:	f891 20a1 	ldrb.w	r2, [r1, #161]	@ 0xa1
      lsb = ((uint32_t)(((uint32_t)acSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)acSizeCodesTable.HuffmanCode[i] &
 80076b4:	f891 30a0 	ldrb.w	r3, [r1, #160]	@ 0xa0
      msb = ((uint32_t)(((uint32_t)acSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)acSizeCodesTable.HuffmanCode[i] &
 80076b8:	0212      	lsls	r2, r2, #8
 80076ba:	f81e 7021 	ldrb.w	r7, [lr, r1, lsl #2]
      lsb = ((uint32_t)(((uint32_t)acSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)acSizeCodesTable.HuffmanCode[i] &
 80076be:	021b      	lsls	r3, r3, #8
 80076c0:	f81c 6021 	ldrb.w	r6, [ip, r1, lsl #2]
      msb = ((uint32_t)(((uint32_t)acSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)acSizeCodesTable.HuffmanCode[i] &
 80076c4:	f402 6270 	and.w	r2, r2, #3840	@ 0xf00
    while (i > 1UL)
 80076c8:	3902      	subs	r1, #2
      lsb = ((uint32_t)(((uint32_t)acSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)acSizeCodesTable.HuffmanCode[i] &
 80076ca:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
      msb = ((uint32_t)(((uint32_t)acSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)acSizeCodesTable.HuffmanCode[i] &
 80076ce:	433a      	orrs	r2, r7
    while (i > 1UL)
 80076d0:	42a9      	cmp	r1, r5
      lsb = ((uint32_t)(((uint32_t)acSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)acSizeCodesTable.HuffmanCode[i] &
 80076d2:	ea43 0306 	orr.w	r3, r3, r6
      *address = lsb | (msb << 16);
 80076d6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80076da:	f844 3d04 	str.w	r3, [r4, #-4]!
    while (i > 1UL)
 80076de:	d1e7      	bne.n	80076b0 <JPEG_Set_HuffAC_Mem+0xd8>
}
 80076e0:	f60d 0d3c 	addw	sp, sp, #2108	@ 0x83c
 80076e4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80076e8:	0fd10fd0 	.word	0x0fd10fd0

080076ec <JPEG_Init_Process>:
  * @retval None
  */
static void JPEG_Init_Process(JPEG_HandleTypeDef *hjpeg)
{
  /*Reset pause*/
  hjpeg->Context &= (~(JPEG_CONTEXT_PAUSE_INPUT | JPEG_CONTEXT_PAUSE_OUTPUT));
 80076ec:	6d42      	ldr	r2, [r0, #84]	@ 0x54

  if ((hjpeg->Context & JPEG_CONTEXT_OPERATION_MASK) == JPEG_CONTEXT_DECODE)
  {
    /*Set JPEG Codec to Decoding mode */
    hjpeg->Instance->CONFR1 |= JPEG_CONFR1_DE;
 80076ee:	6803      	ldr	r3, [r0, #0]
  hjpeg->Context &= (~(JPEG_CONTEXT_PAUSE_INPUT | JPEG_CONTEXT_PAUSE_OUTPUT));
 80076f0:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 80076f4:	6542      	str	r2, [r0, #84]	@ 0x54
  if ((hjpeg->Context & JPEG_CONTEXT_OPERATION_MASK) == JPEG_CONTEXT_DECODE)
 80076f6:	6d42      	ldr	r2, [r0, #84]	@ 0x54
 80076f8:	f002 0203 	and.w	r2, r2, #3
 80076fc:	2a02      	cmp	r2, #2
    hjpeg->Instance->CONFR1 |= JPEG_CONFR1_DE;
 80076fe:	685a      	ldr	r2, [r3, #4]
 8007700:	bf0c      	ite	eq
 8007702:	f042 0208 	orreq.w	r2, r2, #8
  }
  else /* JPEG_CONTEXT_ENCODE */
  {
    /*Set JPEG Codec to Encoding mode */
    hjpeg->Instance->CONFR1 &= ~JPEG_CONFR1_DE;
 8007706:	f022 0208 	bicne.w	r2, r2, #8
 800770a:	605a      	str	r2, [r3, #4]
  }

  /*Stop JPEG processing */
  hjpeg->Instance->CONFR0 &=  ~JPEG_CONFR0_START;
 800770c:	681a      	ldr	r2, [r3, #0]
 800770e:	f022 0201 	bic.w	r2, r2, #1
 8007712:	601a      	str	r2, [r3, #0]

  /* Disable All Interrupts */
  __HAL_JPEG_DISABLE_IT(hjpeg, JPEG_INTERRUPT_MASK);
 8007714:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007716:	f022 027e 	bic.w	r2, r2, #126	@ 0x7e
 800771a:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Flush input and output FIFOs*/
  hjpeg->Instance->CR |= JPEG_CR_IFF;
 800771c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800771e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007722:	631a      	str	r2, [r3, #48]	@ 0x30
  hjpeg->Instance->CR |= JPEG_CR_OFF;
 8007724:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007726:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800772a:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Clear all flags */
  __HAL_JPEG_CLEAR_FLAG(hjpeg, JPEG_FLAG_ALL);
 800772c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800772e:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 8007732:	639a      	str	r2, [r3, #56]	@ 0x38

  /*Start Encoding/Decoding*/
  hjpeg->Instance->CONFR0 |=  JPEG_CONFR0_START;
 8007734:	681a      	ldr	r2, [r3, #0]
 8007736:	f042 0201 	orr.w	r2, r2, #1
 800773a:	601a      	str	r2, [r3, #0]

  if ((hjpeg->Context & JPEG_CONTEXT_METHOD_MASK) == JPEG_CONTEXT_IT)
 800773c:	6d42      	ldr	r2, [r0, #84]	@ 0x54
 800773e:	f002 020c 	and.w	r2, r2, #12
 8007742:	2a08      	cmp	r2, #8
 8007744:	d00a      	beq.n	800775c <JPEG_Init_Process+0x70>
  {
    /*Enable IN/OUT, end of Conversation, and end of header parsing interruptions*/
    __HAL_JPEG_ENABLE_IT(hjpeg, JPEG_IT_IFT | JPEG_IT_IFNF | JPEG_IT_OFT | JPEG_IT_OFNE | JPEG_IT_EOC | JPEG_IT_HPD);
  }
  else if ((hjpeg->Context & JPEG_CONTEXT_METHOD_MASK) == JPEG_CONTEXT_DMA)
 8007746:	6d42      	ldr	r2, [r0, #84]	@ 0x54
 8007748:	f002 020c 	and.w	r2, r2, #12
 800774c:	2a0c      	cmp	r2, #12
 800774e:	d000      	beq.n	8007752 <JPEG_Init_Process+0x66>
  }
  else
  {
    /* Nothing to do */
  }
}
 8007750:	4770      	bx	lr
    __HAL_JPEG_ENABLE_IT(hjpeg, JPEG_IT_EOC | JPEG_IT_HPD);
 8007752:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007754:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 8007758:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800775a:	4770      	bx	lr
    __HAL_JPEG_ENABLE_IT(hjpeg, JPEG_IT_IFT | JPEG_IT_IFNF | JPEG_IT_OFT | JPEG_IT_OFNE | JPEG_IT_EOC | JPEG_IT_HPD);
 800775c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800775e:	f042 026e 	orr.w	r2, r2, #110	@ 0x6e
 8007762:	631a      	str	r2, [r3, #48]	@ 0x30
 8007764:	4770      	bx	lr
 8007766:	bf00      	nop

08007768 <JPEG_DMA_StartProcess>:
  /*if the MDMA In is triggred with JPEG In FIFO Threshold flag
      then MDMA In buffer size is 32 bytes
    else (MDMA In is triggred with JPEG In FIFO not full flag)
      then MDMA In buffer size is 4 bytes
    */
  inXfrSize = hjpeg->hdmain->Init.BufferTransferLength;
 8007768:	6b01      	ldr	r1, [r0, #48]	@ 0x30
    else (MDMA Out is triggred with JPEG Out FIFO not empty flag)
      then MDMA buffer size is 4 bytes
    */
  outXfrSize = hjpeg->hdmaout->Init.BufferTransferLength;

  if ((hjpeg->InDataLength < inXfrSize) || (hjpeg->OutDataLength < outXfrSize))
 800776a:	6a82      	ldr	r2, [r0, #40]	@ 0x28
{
 800776c:	b5f0      	push	{r4, r5, r6, r7, lr}
  inXfrSize = hjpeg->hdmain->Init.BufferTransferLength;
 800776e:	6a8d      	ldr	r5, [r1, #40]	@ 0x28
{
 8007770:	b083      	sub	sp, #12
  if ((hjpeg->InDataLength < inXfrSize) || (hjpeg->OutDataLength < outXfrSize))
 8007772:	42aa      	cmp	r2, r5
 8007774:	d32a      	bcc.n	80077cc <JPEG_DMA_StartProcess+0x64>
 8007776:	4604      	mov	r4, r0
  outXfrSize = hjpeg->hdmaout->Init.BufferTransferLength;
 8007778:	6b40      	ldr	r0, [r0, #52]	@ 0x34
  if ((hjpeg->InDataLength < inXfrSize) || (hjpeg->OutDataLength < outXfrSize))
 800777a:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
  outXfrSize = hjpeg->hdmaout->Init.BufferTransferLength;
 800777c:	6a86      	ldr	r6, [r0, #40]	@ 0x28
  if ((hjpeg->InDataLength < inXfrSize) || (hjpeg->OutDataLength < outXfrSize))
 800777e:	42b3      	cmp	r3, r6
 8007780:	d324      	bcc.n	80077cc <JPEG_DMA_StartProcess+0x64>
    return HAL_ERROR;
  }
  /* Set the JPEG MDMA In transfer complete callback */
  hjpeg->hdmain->XferCpltCallback = JPEG_MDMAInCpltCallback;
  /* Set the MDMA In error callback */
  hjpeg->hdmain->XferErrorCallback = JPEG_MDMAErrorCallback;
 8007782:	4f19      	ldr	r7, [pc, #100]	@ (80077e8 <JPEG_DMA_StartProcess+0x80>)
  hjpeg->hdmain->XferCpltCallback = JPEG_MDMAInCpltCallback;
 8007784:	f8df c06c 	ldr.w	ip, [pc, #108]	@ 80077f4 <JPEG_DMA_StartProcess+0x8c>
  hjpeg->hdmain->XferErrorCallback = JPEG_MDMAErrorCallback;
 8007788:	654f      	str	r7, [r1, #84]	@ 0x54
  hjpeg->hdmain->XferCpltCallback = JPEG_MDMAInCpltCallback;
 800778a:	f8c1 c044 	str.w	ip, [r1, #68]	@ 0x44

  /* Set the JPEG MDMA Out transfer complete callback */
  hjpeg->hdmaout->XferCpltCallback = JPEG_MDMAOutCpltCallback;
 800778e:	4917      	ldr	r1, [pc, #92]	@ (80077ec <JPEG_DMA_StartProcess+0x84>)
  /* Set the MDMA In error callback */
  hjpeg->hdmaout->XferErrorCallback = JPEG_MDMAErrorCallback;
 8007790:	6547      	str	r7, [r0, #84]	@ 0x54
  hjpeg->hdmaout->XferCpltCallback = JPEG_MDMAOutCpltCallback;
 8007792:	6441      	str	r1, [r0, #68]	@ 0x44
  /* Set the MDMA Out Abort callback */
  hjpeg->hdmaout->XferAbortCallback = JPEG_MDMAOutAbortCallback;
 8007794:	4916      	ldr	r1, [pc, #88]	@ (80077f0 <JPEG_DMA_StartProcess+0x88>)
 8007796:	6581      	str	r1, [r0, #88]	@ 0x58

  if ((inXfrSize == 0UL) || (outXfrSize == 0UL))
 8007798:	b1a5      	cbz	r5, 80077c4 <JPEG_DMA_StartProcess+0x5c>
 800779a:	b19e      	cbz	r6, 80077c4 <JPEG_DMA_StartProcess+0x5c>
  {
    hjpeg->ErrorCode |= HAL_JPEG_ERROR_DMA;
    return HAL_ERROR;
  }
  /*MDMA transfer size (BNDTR) must be a multiple of MDMA buffer size (TLEN)*/
  hjpeg->InDataLength = hjpeg->InDataLength - (hjpeg->InDataLength % inXfrSize);
 800779c:	fbb2 f1f5 	udiv	r1, r2, r5
 80077a0:	fb05 2111 	mls	r1, r5, r1, r2
  /*MDMA transfer size (BNDTR) must be a multiple of MDMA buffer size (TLEN)*/
  hjpeg->OutDataLength = hjpeg->OutDataLength - (hjpeg->OutDataLength % outXfrSize);


  /* Start MDMA FIFO Out transfer */
  if (HAL_MDMA_Start_IT(hjpeg->hdmaout, (uint32_t)&hjpeg->Instance->DOR, (uint32_t)hjpeg->pJpegOutBuffPtr,
 80077a4:	2501      	movs	r5, #1
  hjpeg->InDataLength = hjpeg->InDataLength - (hjpeg->InDataLength % inXfrSize);
 80077a6:	1a52      	subs	r2, r2, r1
  if (HAL_MDMA_Start_IT(hjpeg->hdmaout, (uint32_t)&hjpeg->Instance->DOR, (uint32_t)hjpeg->pJpegOutBuffPtr,
 80077a8:	6821      	ldr	r1, [r4, #0]
  hjpeg->InDataLength = hjpeg->InDataLength - (hjpeg->InDataLength % inXfrSize);
 80077aa:	62a2      	str	r2, [r4, #40]	@ 0x28
  if (HAL_MDMA_Start_IT(hjpeg->hdmaout, (uint32_t)&hjpeg->Instance->DOR, (uint32_t)hjpeg->pJpegOutBuffPtr,
 80077ac:	3144      	adds	r1, #68	@ 0x44
  hjpeg->OutDataLength = hjpeg->OutDataLength - (hjpeg->OutDataLength % outXfrSize);
 80077ae:	fbb3 f2f6 	udiv	r2, r3, r6
 80077b2:	fb06 3212 	mls	r2, r6, r2, r3
 80077b6:	1a9b      	subs	r3, r3, r2
 80077b8:	62e3      	str	r3, [r4, #44]	@ 0x2c
  if (HAL_MDMA_Start_IT(hjpeg->hdmaout, (uint32_t)&hjpeg->Instance->DOR, (uint32_t)hjpeg->pJpegOutBuffPtr,
 80077ba:	9500      	str	r5, [sp, #0]
 80077bc:	69e2      	ldr	r2, [r4, #28]
 80077be:	f001 f915 	bl	80089ec <HAL_MDMA_Start_IT>
 80077c2:	b130      	cbz	r0, 80077d2 <JPEG_DMA_StartProcess+0x6a>
    hjpeg->ErrorCode |= HAL_JPEG_ERROR_DMA;
 80077c4:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 80077c6:	f043 0304 	orr.w	r3, r3, #4
 80077ca:	6523      	str	r3, [r4, #80]	@ 0x50
    return HAL_ERROR;
 80077cc:	2001      	movs	r0, #1
    hjpeg->ErrorCode |= HAL_JPEG_ERROR_DMA;
    return HAL_ERROR;
  }

  return HAL_OK;
}
 80077ce:	b003      	add	sp, #12
 80077d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if (HAL_MDMA_Start_IT(hjpeg->hdmain, (uint32_t)hjpeg->pJpegInBuffPtr, (uint32_t)&hjpeg->Instance->DIR,
 80077d2:	6822      	ldr	r2, [r4, #0]
 80077d4:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80077d6:	69a1      	ldr	r1, [r4, #24]
 80077d8:	3240      	adds	r2, #64	@ 0x40
 80077da:	9500      	str	r5, [sp, #0]
 80077dc:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 80077de:	f001 f905 	bl	80089ec <HAL_MDMA_Start_IT>
 80077e2:	2800      	cmp	r0, #0
 80077e4:	d0f3      	beq.n	80077ce <JPEG_DMA_StartProcess+0x66>
 80077e6:	e7ed      	b.n	80077c4 <JPEG_DMA_StartProcess+0x5c>
 80077e8:	08007c99 	.word	0x08007c99
 80077ec:	08007e21 	.word	0x08007e21
 80077f0:	08007ea1 	.word	0x08007ea1
 80077f4:	08007cc5 	.word	0x08007cc5

080077f8 <HAL_JPEG_GetInfo.part.0>:
  if ((hjpeg->Instance->CONFR1 & JPEG_CONFR1_NF) == JPEG_CONFR1_NF_1)
 80077f8:	6803      	ldr	r3, [r0, #0]
 80077fa:	685a      	ldr	r2, [r3, #4]
 80077fc:	f002 0203 	and.w	r2, r2, #3
 8007800:	2a02      	cmp	r2, #2
HAL_StatusTypeDef HAL_JPEG_GetInfo(JPEG_HandleTypeDef *hjpeg, JPEG_ConfTypeDef *pInfo)
 8007802:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007806:	4689      	mov	r9, r1
  if ((hjpeg->Instance->CONFR1 & JPEG_CONFR1_NF) == JPEG_CONFR1_NF_1)
 8007808:	d018      	beq.n	800783c <HAL_JPEG_GetInfo.part.0+0x44>
  else if ((hjpeg->Instance->CONFR1 & JPEG_CONFR1_NF) == 0UL)
 800780a:	685a      	ldr	r2, [r3, #4]
 800780c:	f012 0203 	ands.w	r2, r2, #3
 8007810:	d10b      	bne.n	800782a <HAL_JPEG_GetInfo.part.0+0x32>
  pInfo->ImageHeight = (hjpeg->Instance->CONFR1 & 0xFFFF0000UL) >> 16;
 8007812:	6859      	ldr	r1, [r3, #4]
    pInfo->ColorSpace = JPEG_YCBCR_COLORSPACE;
 8007814:	f8c9 2000 	str.w	r2, [r9]
  pInfo->ImageWidth  = (hjpeg->Instance->CONFR3 & 0xFFFF0000UL) >> 16;
 8007818:	68da      	ldr	r2, [r3, #12]
  pInfo->ImageHeight = (hjpeg->Instance->CONFR1 & 0xFFFF0000UL) >> 16;
 800781a:	0c09      	lsrs	r1, r1, #16
  pInfo->ImageWidth  = (hjpeg->Instance->CONFR3 & 0xFFFF0000UL) >> 16;
 800781c:	0c12      	lsrs	r2, r2, #16
  pInfo->ImageHeight = (hjpeg->Instance->CONFR1 & 0xFFFF0000UL) >> 16;
 800781e:	f8c9 1008 	str.w	r1, [r9, #8]
  pInfo->ImageWidth  = (hjpeg->Instance->CONFR3 & 0xFFFF0000UL) >> 16;
 8007822:	f8c9 200c 	str.w	r2, [r9, #12]
  if ((pInfo->ColorSpace == JPEG_YCBCR_COLORSPACE) || (pInfo->ColorSpace == JPEG_CMYK_COLORSPACE))
 8007826:	2100      	movs	r1, #0
 8007828:	e02f      	b.n	800788a <HAL_JPEG_GetInfo.part.0+0x92>
  else if ((hjpeg->Instance->CONFR1 & JPEG_CONFR1_NF) == JPEG_CONFR1_NF)
 800782a:	685a      	ldr	r2, [r3, #4]
 800782c:	f002 0203 	and.w	r2, r2, #3
 8007830:	2a03      	cmp	r2, #3
 8007832:	f000 8097 	beq.w	8007964 <HAL_JPEG_GetInfo.part.0+0x16c>
    return HAL_ERROR;
 8007836:	2001      	movs	r0, #1
}
 8007838:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800783c:	2110      	movs	r1, #16
  pInfo->ImageHeight = (hjpeg->Instance->CONFR1 & 0xFFFF0000UL) >> 16;
 800783e:	685a      	ldr	r2, [r3, #4]
    pInfo->ColorSpace = JPEG_YCBCR_COLORSPACE;
 8007840:	f8c9 1000 	str.w	r1, [r9]
  pInfo->ImageHeight = (hjpeg->Instance->CONFR1 & 0xFFFF0000UL) >> 16;
 8007844:	0c12      	lsrs	r2, r2, #16
  pInfo->ImageWidth  = (hjpeg->Instance->CONFR3 & 0xFFFF0000UL) >> 16;
 8007846:	68d9      	ldr	r1, [r3, #12]
  pInfo->ImageHeight = (hjpeg->Instance->CONFR1 & 0xFFFF0000UL) >> 16;
 8007848:	f8c9 2008 	str.w	r2, [r9, #8]
  pInfo->ImageWidth  = (hjpeg->Instance->CONFR3 & 0xFFFF0000UL) >> 16;
 800784c:	0c09      	lsrs	r1, r1, #16
    yblockNb  = (hjpeg->Instance->CONFR4 & JPEG_CONFR4_NB) >> 4;
 800784e:	691a      	ldr	r2, [r3, #16]
    cBblockNb = (hjpeg->Instance->CONFR5 & JPEG_CONFR5_NB) >> 4;
 8007850:	695c      	ldr	r4, [r3, #20]
  pInfo->ImageWidth  = (hjpeg->Instance->CONFR3 & 0xFFFF0000UL) >> 16;
 8007852:	f8c9 100c 	str.w	r1, [r9, #12]
    yblockNb  = (hjpeg->Instance->CONFR4 & JPEG_CONFR4_NB) >> 4;
 8007856:	0916      	lsrs	r6, r2, #4
    cRblockNb = (hjpeg->Instance->CONFR6 & JPEG_CONFR6_NB) >> 4;
 8007858:	6999      	ldr	r1, [r3, #24]
    if ((yblockNb == 1UL) && (cBblockNb == 0UL) && (cRblockNb == 0UL))
 800785a:	f014 0ff0 	tst.w	r4, #240	@ 0xf0
    yblockNb  = (hjpeg->Instance->CONFR4 & JPEG_CONFR4_NB) >> 4;
 800785e:	f3c2 1203 	ubfx	r2, r2, #4, #4
    cBblockNb = (hjpeg->Instance->CONFR5 & JPEG_CONFR5_NB) >> 4;
 8007862:	ea4f 1714 	mov.w	r7, r4, lsr #4
    cRblockNb = (hjpeg->Instance->CONFR6 & JPEG_CONFR6_NB) >> 4;
 8007866:	ea4f 1111 	mov.w	r1, r1, lsr #4
    if ((yblockNb == 1UL) && (cBblockNb == 0UL) && (cRblockNb == 0UL))
 800786a:	d105      	bne.n	8007878 <HAL_JPEG_GetInfo.part.0+0x80>
 800786c:	2a01      	cmp	r2, #1
 800786e:	d103      	bne.n	8007878 <HAL_JPEG_GetInfo.part.0+0x80>
 8007870:	070d      	lsls	r5, r1, #28
 8007872:	d1d8      	bne.n	8007826 <HAL_JPEG_GetInfo.part.0+0x2e>
 8007874:	2102      	movs	r1, #2
 8007876:	e008      	b.n	800788a <HAL_JPEG_GetInfo.part.0+0x92>
    else if ((yblockNb == 0UL) && (cBblockNb == 0UL) && (cRblockNb == 0UL))
 8007878:	433e      	orrs	r6, r7
 800787a:	0734      	lsls	r4, r6, #28
 800787c:	d0d3      	beq.n	8007826 <HAL_JPEG_GetInfo.part.0+0x2e>
    else if ((yblockNb == 3UL) && (cBblockNb == 0UL) && (cRblockNb == 0UL))
 800787e:	430f      	orrs	r7, r1
 8007880:	0739      	lsls	r1, r7, #28
 8007882:	d1d0      	bne.n	8007826 <HAL_JPEG_GetInfo.part.0+0x2e>
 8007884:	2a03      	cmp	r2, #3
 8007886:	d1ce      	bne.n	8007826 <HAL_JPEG_GetInfo.part.0+0x2e>
 8007888:	2101      	movs	r1, #1
 800788a:	4a42      	ldr	r2, [pc, #264]	@ (8007994 <HAL_JPEG_GetInfo.part.0+0x19c>)
  */
static uint32_t JPEG_GetQuality(JPEG_HandleTypeDef *hjpeg)
{
  uint32_t quality = 0;
  uint32_t quantRow, quantVal, scale, i, j;
  __IO uint32_t *tableAddress = hjpeg->Instance->QMEM0;
 800788c:	f103 0c50 	add.w	ip, r3, #80	@ 0x50
      pInfo->ChromaSubsampling = JPEG_422_SUBSAMPLING; /*16x8 block*/
 8007890:	f8c9 1004 	str.w	r1, [r9, #4]
  uint32_t quality = 0;
 8007894:	2600      	movs	r6, #0
 8007896:	f102 0440 	add.w	r4, r2, #64	@ 0x40
        quality += 100UL;
      }
      else
      {
        /* Note that the quantization coefficients must be specified in the table in zigzag order */
        scale = (quantVal * 100UL) / ((uint32_t) hjpeg->QuantTable0[JPEG_ZIGZAG_ORDER[i + j]]);
 800789a:	f04f 0e64 	mov.w	lr, #100	@ 0x64
        {
          quality += (200UL - scale) / 2UL;
        }
        else
        {
          quality += 5000UL / scale;
 800789e:	f241 3188 	movw	r1, #5000	@ 0x1388
 80078a2:	e033      	b.n	800790c <HAL_JPEG_GetInfo.part.0+0x114>
        scale = (quantVal * 100UL) / ((uint32_t) hjpeg->QuantTable0[JPEG_ZIGZAG_ORDER[i + j]]);
 80078a4:	f892 8001 	ldrb.w	r8, [r2, #1]
 80078a8:	fb0e f707 	mul.w	r7, lr, r7
 80078ac:	6bc5      	ldr	r5, [r0, #60]	@ 0x3c
 80078ae:	f815 8008 	ldrb.w	r8, [r5, r8]
 80078b2:	fbb7 f7f8 	udiv	r7, r7, r8
        if (scale <= 100UL)
 80078b6:	2f64      	cmp	r7, #100	@ 0x64
 80078b8:	d958      	bls.n	800796c <HAL_JPEG_GetInfo.part.0+0x174>
          quality += 5000UL / scale;
 80078ba:	fbb1 f7f7 	udiv	r7, r1, r7
 80078be:	443e      	add	r6, r7
      quantVal = (quantRow >> (8UL * j)) & 0xFFUL;
 80078c0:	f3c3 4707 	ubfx	r7, r3, #16, #8
      if (quantVal == 1UL)
 80078c4:	2f01      	cmp	r7, #1
 80078c6:	d03d      	beq.n	8007944 <HAL_JPEG_GetInfo.part.0+0x14c>
        scale = (quantVal * 100UL) / ((uint32_t) hjpeg->QuantTable0[JPEG_ZIGZAG_ORDER[i + j]]);
 80078c8:	f892 8002 	ldrb.w	r8, [r2, #2]
 80078cc:	fb0e f707 	mul.w	r7, lr, r7
 80078d0:	6bc5      	ldr	r5, [r0, #60]	@ 0x3c
 80078d2:	f815 8008 	ldrb.w	r8, [r5, r8]
 80078d6:	fbb7 f7f8 	udiv	r7, r7, r8
        if (scale <= 100UL)
 80078da:	2f64      	cmp	r7, #100	@ 0x64
 80078dc:	d955      	bls.n	800798a <HAL_JPEG_GetInfo.part.0+0x192>
          quality += 5000UL / scale;
 80078de:	fbb1 f7f7 	udiv	r7, r1, r7
 80078e2:	443e      	add	r6, r7
      quantVal = (quantRow >> (8UL * j)) & 0xFFUL;
 80078e4:	0e1b      	lsrs	r3, r3, #24
      if (quantVal == 1UL)
 80078e6:	2b01      	cmp	r3, #1
 80078e8:	d030      	beq.n	800794c <HAL_JPEG_GetInfo.part.0+0x154>
        scale = (quantVal * 100UL) / ((uint32_t) hjpeg->QuantTable0[JPEG_ZIGZAG_ORDER[i + j]]);
 80078ea:	78d7      	ldrb	r7, [r2, #3]
 80078ec:	fb0e f303 	mul.w	r3, lr, r3
 80078f0:	6bc5      	ldr	r5, [r0, #60]	@ 0x3c
 80078f2:	5def      	ldrb	r7, [r5, r7]
 80078f4:	fbb3 f3f7 	udiv	r3, r3, r7
        if (scale <= 100UL)
 80078f8:	2b64      	cmp	r3, #100	@ 0x64
 80078fa:	d93c      	bls.n	8007976 <HAL_JPEG_GetInfo.part.0+0x17e>
          quality += 5000UL / scale;
 80078fc:	fbb1 f3f3 	udiv	r3, r1, r3
 8007900:	441e      	add	r6, r3
  while (i < (JPEG_QUANT_TABLE_SIZE - 3UL))
 8007902:	3204      	adds	r2, #4
        }
      }
    }

    i += 4UL;
    tableAddress ++;
 8007904:	f10c 0c04 	add.w	ip, ip, #4
  while (i < (JPEG_QUANT_TABLE_SIZE - 3UL))
 8007908:	4294      	cmp	r4, r2
 800790a:	d025      	beq.n	8007958 <HAL_JPEG_GetInfo.part.0+0x160>
    quantRow = *tableAddress;
 800790c:	f8dc 3000 	ldr.w	r3, [ip]
      quantVal = (quantRow >> (8UL * j)) & 0xFFUL;
 8007910:	b2df      	uxtb	r7, r3
      if (quantVal == 1UL)
 8007912:	2f01      	cmp	r7, #1
 8007914:	d028      	beq.n	8007968 <HAL_JPEG_GetInfo.part.0+0x170>
        scale = (quantVal * 100UL) / ((uint32_t) hjpeg->QuantTable0[JPEG_ZIGZAG_ORDER[i + j]]);
 8007916:	f892 8000 	ldrb.w	r8, [r2]
 800791a:	fb0e f707 	mul.w	r7, lr, r7
 800791e:	6bc5      	ldr	r5, [r0, #60]	@ 0x3c
 8007920:	f815 8008 	ldrb.w	r8, [r5, r8]
 8007924:	fbb7 f7f8 	udiv	r7, r7, r8
        if (scale <= 100UL)
 8007928:	2f64      	cmp	r7, #100	@ 0x64
 800792a:	d929      	bls.n	8007980 <HAL_JPEG_GetInfo.part.0+0x188>
          quality += 5000UL / scale;
 800792c:	fbb1 f7f7 	udiv	r7, r1, r7
 8007930:	443e      	add	r6, r7
      quantVal = (quantRow >> (8UL * j)) & 0xFFUL;
 8007932:	f3c3 2707 	ubfx	r7, r3, #8, #8
      if (quantVal == 1UL)
 8007936:	2f01      	cmp	r7, #1
 8007938:	d1b4      	bne.n	80078a4 <HAL_JPEG_GetInfo.part.0+0xac>
      quantVal = (quantRow >> (8UL * j)) & 0xFFUL;
 800793a:	f3c3 4707 	ubfx	r7, r3, #16, #8
        quality += 100UL;
 800793e:	3664      	adds	r6, #100	@ 0x64
      if (quantVal == 1UL)
 8007940:	2f01      	cmp	r7, #1
 8007942:	d1c1      	bne.n	80078c8 <HAL_JPEG_GetInfo.part.0+0xd0>
      quantVal = (quantRow >> (8UL * j)) & 0xFFUL;
 8007944:	0e1b      	lsrs	r3, r3, #24
        quality += 100UL;
 8007946:	3664      	adds	r6, #100	@ 0x64
      if (quantVal == 1UL)
 8007948:	2b01      	cmp	r3, #1
 800794a:	d1ce      	bne.n	80078ea <HAL_JPEG_GetInfo.part.0+0xf2>
  while (i < (JPEG_QUANT_TABLE_SIZE - 3UL))
 800794c:	3204      	adds	r2, #4
        quality += 100UL;
 800794e:	3664      	adds	r6, #100	@ 0x64
    tableAddress ++;
 8007950:	f10c 0c04 	add.w	ip, ip, #4
  while (i < (JPEG_QUANT_TABLE_SIZE - 3UL))
 8007954:	4294      	cmp	r4, r2
 8007956:	d1d9      	bne.n	800790c <HAL_JPEG_GetInfo.part.0+0x114>
  }

  return (quality / 64UL);
 8007958:	09b6      	lsrs	r6, r6, #6
  return HAL_OK;
 800795a:	2000      	movs	r0, #0
  pInfo->ImageQuality = JPEG_GetQuality(hjpeg);
 800795c:	f8c9 6010 	str.w	r6, [r9, #16]
}
 8007960:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007964:	2130      	movs	r1, #48	@ 0x30
 8007966:	e76a      	b.n	800783e <HAL_JPEG_GetInfo.part.0+0x46>
        quality += 100UL;
 8007968:	3664      	adds	r6, #100	@ 0x64
 800796a:	e7e2      	b.n	8007932 <HAL_JPEG_GetInfo.part.0+0x13a>
          quality += (200UL - scale) / 2UL;
 800796c:	f1c7 07c8 	rsb	r7, r7, #200	@ 0xc8
 8007970:	eb06 0657 	add.w	r6, r6, r7, lsr #1
 8007974:	e7a4      	b.n	80078c0 <HAL_JPEG_GetInfo.part.0+0xc8>
 8007976:	f1c3 03c8 	rsb	r3, r3, #200	@ 0xc8
 800797a:	eb06 0653 	add.w	r6, r6, r3, lsr #1
 800797e:	e7c0      	b.n	8007902 <HAL_JPEG_GetInfo.part.0+0x10a>
 8007980:	f1c7 07c8 	rsb	r7, r7, #200	@ 0xc8
 8007984:	eb06 0657 	add.w	r6, r6, r7, lsr #1
 8007988:	e7d3      	b.n	8007932 <HAL_JPEG_GetInfo.part.0+0x13a>
 800798a:	f1c7 07c8 	rsb	r7, r7, #200	@ 0xc8
 800798e:	eb06 0657 	add.w	r6, r6, r7, lsr #1
 8007992:	e7a7      	b.n	80078e4 <HAL_JPEG_GetInfo.part.0+0xec>
 8007994:	08010550 	.word	0x08010550

08007998 <HAL_JPEG_Init>:
  if (hjpeg == NULL)
 8007998:	2800      	cmp	r0, #0
 800799a:	f000 8107 	beq.w	8007bac <HAL_JPEG_Init+0x214>
{
 800799e:	b570      	push	{r4, r5, r6, lr}
  if (hjpeg->State == HAL_JPEG_STATE_RESET)
 80079a0:	f890 304d 	ldrb.w	r3, [r0, #77]	@ 0x4d
 80079a4:	4605      	mov	r5, r0
 80079a6:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	f000 80f9 	beq.w	8007ba2 <HAL_JPEG_Init+0x20a>
  __HAL_JPEG_ENABLE(hjpeg);
 80079b0:	682c      	ldr	r4, [r5, #0]
  hjpeg->State = HAL_JPEG_STATE_BUSY;
 80079b2:	2202      	movs	r2, #2
  hjpeg->QuantTable2 = NULL;
 80079b4:	2300      	movs	r3, #0
  hjpeg->QuantTable0 = (uint8_t *)((uint32_t)JPEG_LUM_QuantTable);
 80079b6:	497e      	ldr	r1, [pc, #504]	@ (8007bb0 <HAL_JPEG_Init+0x218>)
  hjpeg->State = HAL_JPEG_STATE_BUSY;
 80079b8:	f885 204d 	strb.w	r2, [r5, #77]	@ 0x4d
  __HAL_JPEG_ENABLE(hjpeg);
 80079bc:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 80079be:	f042 0201 	orr.w	r2, r2, #1
 80079c2:	6322      	str	r2, [r4, #48]	@ 0x30
  hjpeg->Instance->CONFR0 &=  ~JPEG_CONFR0_START;
 80079c4:	6822      	ldr	r2, [r4, #0]
 80079c6:	f022 0201 	bic.w	r2, r2, #1
 80079ca:	6022      	str	r2, [r4, #0]
  __HAL_JPEG_DISABLE_IT(hjpeg, JPEG_INTERRUPT_MASK);
 80079cc:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 80079ce:	f022 027e 	bic.w	r2, r2, #126	@ 0x7e
 80079d2:	6322      	str	r2, [r4, #48]	@ 0x30
  hjpeg->Instance->CR |= JPEG_CR_IFF;
 80079d4:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 80079d6:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80079da:	6322      	str	r2, [r4, #48]	@ 0x30
  hjpeg->Instance->CR |= JPEG_CR_OFF;
 80079dc:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 80079de:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80079e2:	6322      	str	r2, [r4, #48]	@ 0x30
  __HAL_JPEG_CLEAR_FLAG(hjpeg, JPEG_FLAG_ALL);
 80079e4:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 80079e6:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 80079ea:	63a2      	str	r2, [r4, #56]	@ 0x38
  hjpeg->QuantTable1 = (uint8_t *)((uint32_t)JPEG_CHROM_QuantTable);
 80079ec:	4a71      	ldr	r2, [pc, #452]	@ (8007bb4 <HAL_JPEG_Init+0x21c>)
  hjpeg->QuantTable0 = (uint8_t *)((uint32_t)JPEG_LUM_QuantTable);
 80079ee:	63e9      	str	r1, [r5, #60]	@ 0x3c
    *address = (((uint32_t)HuffTableDC0->Bits[index - 1UL] & 0xFFUL) << 24) |
 80079f0:	2101      	movs	r1, #1
  hjpeg->QuantTable2 = NULL;
 80079f2:	64ab      	str	r3, [r5, #72]	@ 0x48
  hjpeg->QuantTable1 = (uint8_t *)((uint32_t)JPEG_CHROM_QuantTable);
 80079f4:	e9c5 2310 	strd	r2, r3, [r5, #64]	@ 0x40
    *address = (((uint32_t)HuffTableDC0->Bits[index - 1UL] & 0xFFUL) << 24) |
 80079f8:	f8c4 336c 	str.w	r3, [r4, #876]	@ 0x36c
 80079fc:	f04f 3201 	mov.w	r2, #16843009	@ 0x1010101
 8007a00:	4b6d      	ldr	r3, [pc, #436]	@ (8007bb8 <HAL_JPEG_Init+0x220>)
 8007a02:	f8c4 1368 	str.w	r1, [r4, #872]	@ 0x368
 8007a06:	f8c4 2364 	str.w	r2, [r4, #868]	@ 0x364
    *address = (((uint32_t)HuffTableDC0->HuffVal[index - 1UL] & 0xFFUL) << 24) |
 8007a0a:	496c      	ldr	r1, [pc, #432]	@ (8007bbc <HAL_JPEG_Init+0x224>)
    *address = (((uint32_t)HuffTableDC0->Bits[index - 1UL] & 0xFFUL) << 24) |
 8007a0c:	f8c4 3360 	str.w	r3, [r4, #864]	@ 0x360
    *address = (((uint32_t)HuffTableDC0->HuffVal[index - 1UL] & 0xFFUL) << 24) |
 8007a10:	4b6b      	ldr	r3, [pc, #428]	@ (8007bc0 <HAL_JPEG_Init+0x228>)
 8007a12:	f8c4 1378 	str.w	r1, [r4, #888]	@ 0x378
 8007a16:	4a6b      	ldr	r2, [pc, #428]	@ (8007bc4 <HAL_JPEG_Init+0x22c>)
 8007a18:	f8c4 3374 	str.w	r3, [r4, #884]	@ 0x374
    *address = (((uint32_t)HuffTableAC0->Bits[index - 1UL] & 0xFFUL) << 24) |
 8007a1c:	4b6a      	ldr	r3, [pc, #424]	@ (8007bc8 <HAL_JPEG_Init+0x230>)
    *address = (((uint32_t)HuffTableDC0->HuffVal[index - 1UL] & 0xFFUL) << 24) |
 8007a1e:	f8c4 2370 	str.w	r2, [r4, #880]	@ 0x370
    *address = (((uint32_t)HuffTableAC0->Bits[index - 1UL] & 0xFFUL) << 24) |
 8007a22:	496a      	ldr	r1, [pc, #424]	@ (8007bcc <HAL_JPEG_Init+0x234>)
 8007a24:	f8c4 3388 	str.w	r3, [r4, #904]	@ 0x388
 8007a28:	4a69      	ldr	r2, [pc, #420]	@ (8007bd0 <HAL_JPEG_Init+0x238>)
 8007a2a:	4b6a      	ldr	r3, [pc, #424]	@ (8007bd4 <HAL_JPEG_Init+0x23c>)
 8007a2c:	f8c4 1384 	str.w	r1, [r4, #900]	@ 0x384
 8007a30:	f8c4 2380 	str.w	r2, [r4, #896]	@ 0x380
 8007a34:	f8c4 337c 	str.w	r3, [r4, #892]	@ 0x37c
  value = value | (((uint32_t)HuffTableAC0->HuffVal[161] & 0xFFUL) << 8) | ((uint32_t)HuffTableAC0->HuffVal[160] & 0xFFUL);
 8007a38:	f64f 23f9 	movw	r3, #64249	@ 0xfaf9
  value = *address & 0xFFFF0000U;
 8007a3c:	f8d4 142c 	ldr.w	r1, [r4, #1068]	@ 0x42c
 8007a40:	4a65      	ldr	r2, [pc, #404]	@ (8007bd8 <HAL_JPEG_Init+0x240>)
 8007a42:	400a      	ands	r2, r1
  address--; /* address = hjpeg->Instance->DHTMEM + 50*/
 8007a44:	f504 6185 	add.w	r1, r4, #1064	@ 0x428
  value = value | (((uint32_t)HuffTableAC0->HuffVal[161] & 0xFFUL) << 8) | ((uint32_t)HuffTableAC0->HuffVal[160] & 0xFFUL);
 8007a48:	4313      	orrs	r3, r2
  *address = value;
 8007a4a:	4a64      	ldr	r2, [pc, #400]	@ (8007bdc <HAL_JPEG_Init+0x244>)
 8007a4c:	f1a2 06a0 	sub.w	r6, r2, #160	@ 0xa0
 8007a50:	f8c4 342c 	str.w	r3, [r4, #1068]	@ 0x42c
               (((uint32_t)HuffTableAC0->HuffVal[index - 2UL] & 0xFFUL) << 16) |
 8007a54:	f892 30ae 	ldrb.w	r3, [r2, #174]	@ 0xae
  while (index > 3UL)
 8007a58:	3a04      	subs	r2, #4
    *address = (((uint32_t)HuffTableAC0->HuffVal[index - 1UL] & 0xFFUL) << 24) |
 8007a5a:	f892 e0b3 	ldrb.w	lr, [r2, #179]	@ 0xb3
               (((uint32_t)HuffTableAC0->HuffVal[index - 2UL] & 0xFFUL) << 16) |
 8007a5e:	041b      	lsls	r3, r3, #16
               ((uint32_t)HuffTableAC0->HuffVal[index - 4UL] & 0xFFUL);
 8007a60:	f892 c0b0 	ldrb.w	ip, [r2, #176]	@ 0xb0
               (((uint32_t)HuffTableAC0->HuffVal[index - 3UL] & 0xFFUL) << 8) |
 8007a64:	f892 00b1 	ldrb.w	r0, [r2, #177]	@ 0xb1
  while (index > 3UL)
 8007a68:	4296      	cmp	r6, r2
    *address = (((uint32_t)HuffTableAC0->HuffVal[index - 1UL] & 0xFFUL) << 24) |
 8007a6a:	ea43 630e 	orr.w	r3, r3, lr, lsl #24
               (((uint32_t)HuffTableAC0->HuffVal[index - 3UL] & 0xFFUL) << 8) |
 8007a6e:	ea43 030c 	orr.w	r3, r3, ip
 8007a72:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
    *address = (((uint32_t)HuffTableAC0->HuffVal[index - 1UL] & 0xFFUL) << 24) |
 8007a76:	f841 3904 	str.w	r3, [r1], #-4
  while (index > 3UL)
 8007a7a:	d1eb      	bne.n	8007a54 <HAL_JPEG_Init+0xbc>
  value = *address & 0x0000FFFFU;
 8007a7c:	f8d4 342c 	ldr.w	r3, [r4, #1068]	@ 0x42c
    *address = (((uint32_t)HuffTableDC1->Bits[index + 1UL] & 0xFFUL) << 24) |
 8007a80:	f04f 3201 	mov.w	r2, #16843009	@ 0x1010101
  value = *address & 0xFFFF0000U;
 8007a84:	4954      	ldr	r1, [pc, #336]	@ (8007bd8 <HAL_JPEG_Init+0x240>)
    *address = (((uint32_t)HuffTableDC1->Bits[index + 1UL] & 0xFFUL) << 24) |
 8007a86:	2001      	movs	r0, #1
  value = *address & 0x0000FFFFU;
 8007a88:	b29b      	uxth	r3, r3
  value = value | (((uint32_t)HuffTableDC1->Bits[1] & 0xFFUL) << 24) | (((uint32_t)HuffTableDC1->Bits[0] & 0xFFUL) << 16);
 8007a8a:	f043 7340 	orr.w	r3, r3, #50331648	@ 0x3000000
  *address = value;
 8007a8e:	f8c4 342c 	str.w	r3, [r4, #1068]	@ 0x42c
  value = *address & 0xFFFF0000U;
 8007a92:	f8d4 343c 	ldr.w	r3, [r4, #1084]	@ 0x43c
 8007a96:	400b      	ands	r3, r1
  *address = value;
 8007a98:	f8c4 343c 	str.w	r3, [r4, #1084]	@ 0x43c
    *address = (((uint32_t)HuffTableDC1->Bits[index + 1UL] & 0xFFUL) << 24) |
 8007a9c:	f8c4 0438 	str.w	r0, [r4, #1080]	@ 0x438
 8007aa0:	f8c4 2434 	str.w	r2, [r4, #1076]	@ 0x434
 8007aa4:	f8c4 2430 	str.w	r2, [r4, #1072]	@ 0x430
  value = value | (((uint32_t)HuffTableDC1->HuffVal[11] & 0xFFUL) << 8) | ((uint32_t)HuffTableDC1->HuffVal[10] & 0xFFUL);
 8007aa8:	f640 320a 	movw	r2, #2826	@ 0xb0a
  value = *address & 0x0000FFFFUL;
 8007aac:	f8d4 343c 	ldr.w	r3, [r4, #1084]	@ 0x43c
 8007ab0:	b29b      	uxth	r3, r3
  value = value | (((uint32_t)HuffTableDC1->HuffVal[1] & 0xFFUL) << 24) | (((uint32_t)HuffTableDC1->HuffVal[0] & 0xFFUL) <<
 8007ab2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
  *address = value;
 8007ab6:	f8c4 343c 	str.w	r3, [r4, #1084]	@ 0x43c
  value = *address & 0xFFFF0000UL;
 8007aba:	f8d4 3448 	ldr.w	r3, [r4, #1096]	@ 0x448
 8007abe:	400b      	ands	r3, r1
  value = value | (((uint32_t)HuffTableDC1->HuffVal[11] & 0xFFUL) << 8) | ((uint32_t)HuffTableDC1->HuffVal[10] & 0xFFUL);
 8007ac0:	431a      	orrs	r2, r3
    *address = (((uint32_t)HuffTableDC1->HuffVal[index + 1UL] & 0xFFUL) << 24) |
 8007ac2:	4b47      	ldr	r3, [pc, #284]	@ (8007be0 <HAL_JPEG_Init+0x248>)
  *address = value;
 8007ac4:	f8c4 2448 	str.w	r2, [r4, #1096]	@ 0x448
  value = value | (((uint32_t)HuffTableAC1->Bits[15] & 0xFFUL) << 8) | ((uint32_t)HuffTableAC1->Bits[14] & 0xFFUL);
 8007ac8:	f247 7202 	movw	r2, #30466	@ 0x7702
    *address = (((uint32_t)HuffTableDC1->HuffVal[index + 1UL] & 0xFFUL) << 24) |
 8007acc:	f8c4 3444 	str.w	r3, [r4, #1092]	@ 0x444
 8007ad0:	f1a3 3304 	sub.w	r3, r3, #67372036	@ 0x4040404
 8007ad4:	f8c4 3440 	str.w	r3, [r4, #1088]	@ 0x440
  value = *address & 0x0000FFFFU;
 8007ad8:	f8d4 3448 	ldr.w	r3, [r4, #1096]	@ 0x448
 8007adc:	b29b      	uxth	r3, r3
  value = value | (((uint32_t)HuffTableAC1->Bits[1] & 0xFFUL) << 24) | (((uint32_t)HuffTableAC1->Bits[0] & 0xFFUL) << 16);
 8007ade:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
  *address = value;
 8007ae2:	f8c4 3448 	str.w	r3, [r4, #1096]	@ 0x448
  value = *address & 0xFFFF0000U;
 8007ae6:	f8d4 3458 	ldr.w	r3, [r4, #1112]	@ 0x458
 8007aea:	400b      	ands	r3, r1
    *address = (((uint32_t)HuffTableAC1->Bits[index + 1UL] & 0xFFUL) << 24) |
 8007aec:	493d      	ldr	r1, [pc, #244]	@ (8007be4 <HAL_JPEG_Init+0x24c>)
  value = value | (((uint32_t)HuffTableAC1->Bits[15] & 0xFFUL) << 8) | ((uint32_t)HuffTableAC1->Bits[14] & 0xFFUL);
 8007aee:	431a      	orrs	r2, r3
    *address = (((uint32_t)HuffTableAC1->Bits[index + 1UL] & 0xFFUL) << 24) |
 8007af0:	4b3d      	ldr	r3, [pc, #244]	@ (8007be8 <HAL_JPEG_Init+0x250>)
  *address = value;
 8007af2:	f8c4 2458 	str.w	r2, [r4, #1112]	@ 0x458
    *address = (((uint32_t)HuffTableAC1->Bits[index + 1UL] & 0xFFUL) << 24) |
 8007af6:	4a3d      	ldr	r2, [pc, #244]	@ (8007bec <HAL_JPEG_Init+0x254>)
 8007af8:	f8c4 1454 	str.w	r1, [r4, #1108]	@ 0x454
  address = (hjpeg->Instance->DHTMEM + 102);
 8007afc:	f504 619f 	add.w	r1, r4, #1272	@ 0x4f8
    *address = (((uint32_t)HuffTableAC1->Bits[index + 1UL] & 0xFFUL) << 24) |
 8007b00:	f8c4 2450 	str.w	r2, [r4, #1104]	@ 0x450
 8007b04:	f8c4 344c 	str.w	r3, [r4, #1100]	@ 0x44c
  value = *address & 0x0000FFFFUL;
 8007b08:	f8d4 3458 	ldr.w	r3, [r4, #1112]	@ 0x458
  value = value | (((uint32_t)HuffTableAC1->HuffVal[1] & 0xFFUL) << 24) | (((uint32_t)HuffTableAC1->HuffVal[0] & 0xFFUL) <<
 8007b0c:	4a38      	ldr	r2, [pc, #224]	@ (8007bf0 <HAL_JPEG_Init+0x258>)
  value = *address & 0x0000FFFFUL;
 8007b0e:	b29b      	uxth	r3, r3
 8007b10:	f1a2 06a0 	sub.w	r6, r2, #160	@ 0xa0
  value = value | (((uint32_t)HuffTableAC1->HuffVal[1] & 0xFFUL) << 24) | (((uint32_t)HuffTableAC1->HuffVal[0] & 0xFFUL) <<
 8007b14:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
  *address = value;
 8007b18:	f8c4 3458 	str.w	r3, [r4, #1112]	@ 0x458
               (((uint32_t)HuffTableAC1->HuffVal[index] & 0xFFUL) << 16) |
 8007b1c:	f892 30b0 	ldrb.w	r3, [r2, #176]	@ 0xb0
  while (index > 3UL)
 8007b20:	3a04      	subs	r2, #4
    *address = (((uint32_t)HuffTableAC1->HuffVal[index + 1UL] & 0xFFUL) << 24) |
 8007b22:	f892 e0b5 	ldrb.w	lr, [r2, #181]	@ 0xb5
               (((uint32_t)HuffTableAC1->HuffVal[index] & 0xFFUL) << 16) |
 8007b26:	041b      	lsls	r3, r3, #16
               ((uint32_t)HuffTableAC1->HuffVal[index - 2UL] & 0xFFUL);
 8007b28:	f892 c0b2 	ldrb.w	ip, [r2, #178]	@ 0xb2
               (((uint32_t)HuffTableAC1->HuffVal[index - 1UL] & 0xFFUL) << 8) |
 8007b2c:	f892 00b3 	ldrb.w	r0, [r2, #179]	@ 0xb3
  while (index > 3UL)
 8007b30:	4296      	cmp	r6, r2
               (((uint32_t)HuffTableAC1->HuffVal[index - 1UL] & 0xFFUL) << 8) |
 8007b32:	ea43 630e 	orr.w	r3, r3, lr, lsl #24
 8007b36:	ea43 030c 	orr.w	r3, r3, ip
 8007b3a:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
    *address = (((uint32_t)HuffTableAC1->HuffVal[index + 1UL] & 0xFFUL) << 24) |
 8007b3e:	f841 3904 	str.w	r3, [r1], #-4
  while (index > 3UL)
 8007b42:	d1eb      	bne.n	8007b1c <HAL_JPEG_Init+0x184>
  error = JPEG_Set_HuffAC_Mem(hjpeg, (JPEG_ACHuffTableTypeDef *)(uint32_t)&JPEG_ACLUM_HuffTable,
 8007b44:	f504 62a0 	add.w	r2, r4, #1280	@ 0x500
 8007b48:	4924      	ldr	r1, [pc, #144]	@ (8007bdc <HAL_JPEG_Init+0x244>)
 8007b4a:	4628      	mov	r0, r5
 8007b4c:	f7ff fd44 	bl	80075d8 <JPEG_Set_HuffAC_Mem>
  if (error != HAL_OK)
 8007b50:	b118      	cbz	r0, 8007b5a <HAL_JPEG_Init+0x1c2>
    hjpeg->ErrorCode = HAL_JPEG_ERROR_HUFF_TABLE;
 8007b52:	2301      	movs	r3, #1
    return HAL_ERROR;
 8007b54:	2001      	movs	r0, #1
    hjpeg->ErrorCode = HAL_JPEG_ERROR_HUFF_TABLE;
 8007b56:	652b      	str	r3, [r5, #80]	@ 0x50
}
 8007b58:	bd70      	pop	{r4, r5, r6, pc}
  error = JPEG_Set_HuffAC_Mem(hjpeg, (JPEG_ACHuffTableTypeDef *)(uint32_t)&JPEG_ACCHROM_HuffTable,
 8007b5a:	f504 62cc 	add.w	r2, r4, #1632	@ 0x660
 8007b5e:	4924      	ldr	r1, [pc, #144]	@ (8007bf0 <HAL_JPEG_Init+0x258>)
 8007b60:	4628      	mov	r0, r5
 8007b62:	f7ff fd39 	bl	80075d8 <JPEG_Set_HuffAC_Mem>
  if (error != HAL_OK)
 8007b66:	2800      	cmp	r0, #0
 8007b68:	d1f3      	bne.n	8007b52 <HAL_JPEG_Init+0x1ba>
  error = JPEG_Set_HuffDC_Mem(hjpeg, (JPEG_DCHuffTableTypeDef *)(uint32_t)&JPEG_DCLUM_HuffTable,
 8007b6a:	f504 62f8 	add.w	r2, r4, #1984	@ 0x7c0
 8007b6e:	4921      	ldr	r1, [pc, #132]	@ (8007bf4 <HAL_JPEG_Init+0x25c>)
 8007b70:	4628      	mov	r0, r5
 8007b72:	f7ff fc87 	bl	8007484 <JPEG_Set_HuffDC_Mem>
  if (error != HAL_OK)
 8007b76:	2800      	cmp	r0, #0
 8007b78:	d1eb      	bne.n	8007b52 <HAL_JPEG_Init+0x1ba>
  error = JPEG_Set_HuffDC_Mem(hjpeg, (JPEG_DCHuffTableTypeDef *)(uint32_t)&JPEG_DCCHROM_HuffTable,
 8007b7a:	f504 62fc 	add.w	r2, r4, #2016	@ 0x7e0
 8007b7e:	491e      	ldr	r1, [pc, #120]	@ (8007bf8 <HAL_JPEG_Init+0x260>)
 8007b80:	4628      	mov	r0, r5
 8007b82:	f7ff fc7f 	bl	8007484 <JPEG_Set_HuffDC_Mem>
  if (JPEG_Set_HuffEnc_Mem(hjpeg) != HAL_OK)
 8007b86:	2800      	cmp	r0, #0
 8007b88:	d1e3      	bne.n	8007b52 <HAL_JPEG_Init+0x1ba>
  hjpeg->Instance->CONFR1 |= JPEG_CONFR1_HDR;
 8007b8a:	6863      	ldr	r3, [r4, #4]
  hjpeg->State = HAL_JPEG_STATE_READY;
 8007b8c:	2201      	movs	r2, #1
  hjpeg->Instance->CONFR1 |= JPEG_CONFR1_HDR;
 8007b8e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007b92:	6063      	str	r3, [r4, #4]
  hjpeg->JpegInCount = 0;
 8007b94:	6228      	str	r0, [r5, #32]
  hjpeg->JpegOutCount = 0;
 8007b96:	6268      	str	r0, [r5, #36]	@ 0x24
  hjpeg->State = HAL_JPEG_STATE_READY;
 8007b98:	f885 204d 	strb.w	r2, [r5, #77]	@ 0x4d
  hjpeg->ErrorCode = HAL_JPEG_ERROR_NONE;
 8007b9c:	6528      	str	r0, [r5, #80]	@ 0x50
  hjpeg->Context = 0;
 8007b9e:	6568      	str	r0, [r5, #84]	@ 0x54
}
 8007ba0:	bd70      	pop	{r4, r5, r6, pc}
    hjpeg->Lock = HAL_UNLOCKED;
 8007ba2:	f880 204c 	strb.w	r2, [r0, #76]	@ 0x4c
    HAL_JPEG_MspInit(hjpeg);
 8007ba6:	f7fb f8d1 	bl	8002d4c <HAL_JPEG_MspInit>
 8007baa:	e701      	b.n	80079b0 <HAL_JPEG_Init+0x18>
    return HAL_ERROR;
 8007bac:	2001      	movs	r0, #1
}
 8007bae:	4770      	bx	lr
 8007bb0:	08010510 	.word	0x08010510
 8007bb4:	080104d0 	.word	0x080104d0
 8007bb8:	01050100 	.word	0x01050100
 8007bbc:	0b0a0908 	.word	0x0b0a0908
 8007bc0:	07060504 	.word	0x07060504
 8007bc4:	03020100 	.word	0x03020100
 8007bc8:	7d010000 	.word	0x7d010000
 8007bcc:	04040505 	.word	0x04040505
 8007bd0:	03040203 	.word	0x03040203
 8007bd4:	03010200 	.word	0x03010200
 8007bd8:	ffff0000 	.word	0xffff0000
 8007bdc:	08010644 	.word	0x08010644
 8007be0:	09080706 	.word	0x09080706
 8007be4:	01000404 	.word	0x01000404
 8007be8:	04040201 	.word	0x04040201
 8007bec:	05070403 	.word	0x05070403
 8007bf0:	08010590 	.word	0x08010590
 8007bf4:	08010714 	.word	0x08010714
 8007bf8:	080106f8 	.word	0x080106f8

08007bfc <HAL_JPEG_GetInfo>:
  if ((hjpeg == NULL) || (pInfo == NULL))
 8007bfc:	b110      	cbz	r0, 8007c04 <HAL_JPEG_GetInfo+0x8>
 8007bfe:	b109      	cbz	r1, 8007c04 <HAL_JPEG_GetInfo+0x8>
 8007c00:	f7ff bdfa 	b.w	80077f8 <HAL_JPEG_GetInfo.part.0>
}
 8007c04:	2001      	movs	r0, #1
 8007c06:	4770      	bx	lr

08007c08 <HAL_JPEG_Decode_DMA>:
  if ((hjpeg == NULL) || (pDataIn == NULL) || (pDataOutMCU == NULL))
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	bf18      	it	ne
 8007c0c:	2900      	cmpne	r1, #0
 8007c0e:	d036      	beq.n	8007c7e <HAL_JPEG_Decode_DMA+0x76>
{
 8007c10:	b538      	push	{r3, r4, r5, lr}
  if ((hjpeg == NULL) || (pDataIn == NULL) || (pDataOutMCU == NULL))
 8007c12:	fab0 f580 	clz	r5, r0
 8007c16:	4604      	mov	r4, r0
 8007c18:	096d      	lsrs	r5, r5, #5
 8007c1a:	b370      	cbz	r0, 8007c7a <HAL_JPEG_Decode_DMA+0x72>
  __HAL_LOCK(hjpeg);
 8007c1c:	f890 c04c 	ldrb.w	ip, [r0, #76]	@ 0x4c
 8007c20:	f1bc 0f01 	cmp.w	ip, #1
 8007c24:	d022      	beq.n	8007c6c <HAL_JPEG_Decode_DMA+0x64>
 8007c26:	f04f 0c01 	mov.w	ip, #1
 8007c2a:	f880 c04c 	strb.w	ip, [r0, #76]	@ 0x4c
  if (hjpeg->State == HAL_JPEG_STATE_READY)
 8007c2e:	f890 c04d 	ldrb.w	ip, [r0, #77]	@ 0x4d
 8007c32:	f1bc 0f01 	cmp.w	ip, #1
 8007c36:	d117      	bne.n	8007c68 <HAL_JPEG_Decode_DMA+0x60>
    hjpeg->InDataLength = InDataLength;
 8007c38:	6282      	str	r2, [r0, #40]	@ 0x28
    hjpeg->pJpegOutBuffPtr = pDataOutMCU;
 8007c3a:	e9c0 1306 	strd	r1, r3, [r0, #24]
    hjpeg->OutDataLength = OutDataLength;
 8007c3e:	9b04      	ldr	r3, [sp, #16]
 8007c40:	62c3      	str	r3, [r0, #44]	@ 0x2c
    hjpeg->State = HAL_JPEG_STATE_BUSY_DECODING;
 8007c42:	2304      	movs	r3, #4
 8007c44:	f880 304d 	strb.w	r3, [r0, #77]	@ 0x4d
    hjpeg->Context &= ~(JPEG_CONTEXT_OPERATION_MASK | JPEG_CONTEXT_METHOD_MASK);
 8007c48:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 8007c4a:	f023 030f 	bic.w	r3, r3, #15
 8007c4e:	6543      	str	r3, [r0, #84]	@ 0x54
    hjpeg->Context |= (JPEG_CONTEXT_DECODE | JPEG_CONTEXT_DMA);
 8007c50:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 8007c52:	f043 030e 	orr.w	r3, r3, #14
 8007c56:	6543      	str	r3, [r0, #84]	@ 0x54
    hjpeg->JpegInCount = 0;
 8007c58:	6205      	str	r5, [r0, #32]
    hjpeg->JpegOutCount = 0;
 8007c5a:	6245      	str	r5, [r0, #36]	@ 0x24
    JPEG_Init_Process(hjpeg);
 8007c5c:	f7ff fd46 	bl	80076ec <JPEG_Init_Process>
    if (JPEG_DMA_StartProcess(hjpeg) != HAL_OK)
 8007c60:	f7ff fd82 	bl	8007768 <JPEG_DMA_StartProcess>
 8007c64:	b920      	cbnz	r0, 8007c70 <HAL_JPEG_Decode_DMA+0x68>
}
 8007c66:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_UNLOCK(hjpeg);
 8007c68:	f880 504c 	strb.w	r5, [r0, #76]	@ 0x4c
  __HAL_LOCK(hjpeg);
 8007c6c:	2002      	movs	r0, #2
}
 8007c6e:	bd38      	pop	{r3, r4, r5, pc}
      hjpeg->State = HAL_JPEG_STATE_ERROR;
 8007c70:	2306      	movs	r3, #6
      __HAL_UNLOCK(hjpeg);
 8007c72:	f884 504c 	strb.w	r5, [r4, #76]	@ 0x4c
      hjpeg->State = HAL_JPEG_STATE_ERROR;
 8007c76:	f884 304d 	strb.w	r3, [r4, #77]	@ 0x4d
    return HAL_ERROR;
 8007c7a:	2001      	movs	r0, #1
}
 8007c7c:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8007c7e:	2001      	movs	r0, #1
}
 8007c80:	4770      	bx	lr
 8007c82:	bf00      	nop

08007c84 <HAL_JPEG_ConfigInputBuffer>:
  hjpeg->pJpegInBuffPtr =  pNewInputBuffer;
 8007c84:	6181      	str	r1, [r0, #24]
  hjpeg->InDataLength = InDataLength;
 8007c86:	6282      	str	r2, [r0, #40]	@ 0x28
}
 8007c88:	4770      	bx	lr
 8007c8a:	bf00      	nop

08007c8c <HAL_JPEG_ConfigOutputBuffer>:
  hjpeg->pJpegOutBuffPtr = pNewOutputBuffer;
 8007c8c:	61c1      	str	r1, [r0, #28]
  hjpeg->OutDataLength = OutDataLength;
 8007c8e:	62c2      	str	r2, [r0, #44]	@ 0x2c
}
 8007c90:	4770      	bx	lr
 8007c92:	bf00      	nop

08007c94 <HAL_JPEG_EncodeCpltCallback>:
__weak void HAL_JPEG_EncodeCpltCallback(JPEG_HandleTypeDef *hjpeg)
 8007c94:	4770      	bx	lr
 8007c96:	bf00      	nop

08007c98 <JPEG_MDMAErrorCallback>:
  JPEG_HandleTypeDef *hjpeg = (JPEG_HandleTypeDef *)((MDMA_HandleTypeDef *)hmdma)->Parent;
 8007c98:	6c00      	ldr	r0, [r0, #64]	@ 0x40
  hjpeg->State = HAL_JPEG_STATE_READY;
 8007c9a:	2101      	movs	r1, #1
{
 8007c9c:	b508      	push	{r3, lr}
  hjpeg->Instance->CONFR0 &=  ~JPEG_CONFR0_START;
 8007c9e:	6803      	ldr	r3, [r0, #0]
 8007ca0:	681a      	ldr	r2, [r3, #0]
 8007ca2:	f022 0201 	bic.w	r2, r2, #1
 8007ca6:	601a      	str	r2, [r3, #0]
  __HAL_JPEG_DISABLE_IT(hjpeg, JPEG_INTERRUPT_MASK);
 8007ca8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007caa:	f022 027e 	bic.w	r2, r2, #126	@ 0x7e
 8007cae:	631a      	str	r2, [r3, #48]	@ 0x30
  hjpeg->State = HAL_JPEG_STATE_READY;
 8007cb0:	f880 104d 	strb.w	r1, [r0, #77]	@ 0x4d
  hjpeg->ErrorCode |= HAL_JPEG_ERROR_DMA;
 8007cb4:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 8007cb6:	f043 0304 	orr.w	r3, r3, #4
 8007cba:	6503      	str	r3, [r0, #80]	@ 0x50
  HAL_JPEG_ErrorCallback(hjpeg);
 8007cbc:	f7f9 fd3e 	bl	800173c <HAL_JPEG_ErrorCallback>
}
 8007cc0:	bd08      	pop	{r3, pc}
 8007cc2:	bf00      	nop

08007cc4 <JPEG_MDMAInCpltCallback>:
{
 8007cc4:	b530      	push	{r4, r5, lr}
  JPEG_HandleTypeDef *hjpeg = (JPEG_HandleTypeDef *)((MDMA_HandleTypeDef *)hmdma)->Parent;
 8007cc6:	6c04      	ldr	r4, [r0, #64]	@ 0x40
  if ((hjpeg->Context & (JPEG_CONTEXT_METHOD_MASK | JPEG_CONTEXT_ENDING_DMA)) == JPEG_CONTEXT_DMA)
 8007cc8:	f248 010c 	movw	r1, #32780	@ 0x800c
{
 8007ccc:	b083      	sub	sp, #12
  __HAL_JPEG_DISABLE_IT(hjpeg, JPEG_INTERRUPT_MASK);
 8007cce:	6822      	ldr	r2, [r4, #0]
 8007cd0:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 8007cd2:	f023 037e 	bic.w	r3, r3, #126	@ 0x7e
 8007cd6:	6313      	str	r3, [r2, #48]	@ 0x30
  if ((hjpeg->Context & (JPEG_CONTEXT_METHOD_MASK | JPEG_CONTEXT_ENDING_DMA)) == JPEG_CONTEXT_DMA)
 8007cd8:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8007cda:	400b      	ands	r3, r1
 8007cdc:	2b0c      	cmp	r3, #12
 8007cde:	d001      	beq.n	8007ce4 <JPEG_MDMAInCpltCallback+0x20>
}
 8007ce0:	b003      	add	sp, #12
 8007ce2:	bd30      	pop	{r4, r5, pc}
    hjpeg->JpegInCount = hjpeg->InDataLength - (hmdma->Instance->CBNDTR & MDMA_CBNDTR_BNDT);
 8007ce4:	6802      	ldr	r2, [r0, #0]
    HAL_JPEG_GetDataCallback(hjpeg, hjpeg->JpegInCount);
 8007ce6:	4620      	mov	r0, r4
    hjpeg->JpegInCount = hjpeg->InDataLength - (hmdma->Instance->CBNDTR & MDMA_CBNDTR_BNDT);
 8007ce8:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8007cea:	6952      	ldr	r2, [r2, #20]
    inXfrSize = hjpeg->hdmain->Init.BufferTransferLength;
 8007cec:	6b21      	ldr	r1, [r4, #48]	@ 0x30
    hjpeg->JpegInCount = hjpeg->InDataLength - (hmdma->Instance->CBNDTR & MDMA_CBNDTR_BNDT);
 8007cee:	f3c2 0210 	ubfx	r2, r2, #0, #17
    inXfrSize = hjpeg->hdmain->Init.BufferTransferLength;
 8007cf2:	6a8d      	ldr	r5, [r1, #40]	@ 0x28
    hjpeg->JpegInCount = hjpeg->InDataLength - (hmdma->Instance->CBNDTR & MDMA_CBNDTR_BNDT);
 8007cf4:	1a9b      	subs	r3, r3, r2
 8007cf6:	6223      	str	r3, [r4, #32]
    HAL_JPEG_GetDataCallback(hjpeg, hjpeg->JpegInCount);
 8007cf8:	6a21      	ldr	r1, [r4, #32]
 8007cfa:	f7f9 fced 	bl	80016d8 <HAL_JPEG_GetDataCallback>
    if (hjpeg->InDataLength >= inXfrSize)
 8007cfe:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8007d00:	42ab      	cmp	r3, r5
 8007d02:	d311      	bcc.n	8007d28 <JPEG_MDMAInCpltCallback+0x64>
      if (inXfrSize == 0UL)
 8007d04:	b305      	cbz	r5, 8007d48 <JPEG_MDMAInCpltCallback+0x84>
      hjpeg->InDataLength = hjpeg->InDataLength - (hjpeg->InDataLength % inXfrSize);
 8007d06:	fbb3 f2f5 	udiv	r2, r3, r5
 8007d0a:	fb05 3212 	mls	r2, r5, r2, r3
 8007d0e:	1a9b      	subs	r3, r3, r2
    if (((hjpeg->Context &  JPEG_CONTEXT_PAUSE_INPUT) == 0UL) && (hjpeg->InDataLength > 0UL))
 8007d10:	6d62      	ldr	r2, [r4, #84]	@ 0x54
      hjpeg->InDataLength = hjpeg->InDataLength - (hjpeg->InDataLength % inXfrSize);
 8007d12:	62a3      	str	r3, [r4, #40]	@ 0x28
    if (((hjpeg->Context &  JPEG_CONTEXT_PAUSE_INPUT) == 0UL) && (hjpeg->InDataLength > 0UL))
 8007d14:	04d1      	lsls	r1, r2, #19
 8007d16:	d400      	bmi.n	8007d1a <JPEG_MDMAInCpltCallback+0x56>
 8007d18:	b963      	cbnz	r3, 8007d34 <JPEG_MDMAInCpltCallback+0x70>
    __HAL_JPEG_ENABLE_IT(hjpeg, JPEG_IT_EOC | JPEG_IT_HPD);
 8007d1a:	6822      	ldr	r2, [r4, #0]
 8007d1c:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 8007d1e:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8007d22:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8007d24:	b003      	add	sp, #12
 8007d26:	bd30      	pop	{r4, r5, pc}
    else if (hjpeg->InDataLength > 0UL)
 8007d28:	b1cb      	cbz	r3, 8007d5e <JPEG_MDMAInCpltCallback+0x9a>
      if ((hjpeg->InDataLength % 4UL) != 0UL)
 8007d2a:	0798      	lsls	r0, r3, #30
 8007d2c:	d119      	bne.n	8007d62 <JPEG_MDMAInCpltCallback+0x9e>
    if (((hjpeg->Context &  JPEG_CONTEXT_PAUSE_INPUT) == 0UL) && (hjpeg->InDataLength > 0UL))
 8007d2e:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007d30:	04d2      	lsls	r2, r2, #19
 8007d32:	d4f2      	bmi.n	8007d1a <JPEG_MDMAInCpltCallback+0x56>
      if (HAL_MDMA_Start_IT(hjpeg->hdmain, (uint32_t)hjpeg->pJpegInBuffPtr, (uint32_t)&hjpeg->Instance->DIR,
 8007d34:	6822      	ldr	r2, [r4, #0]
 8007d36:	2501      	movs	r5, #1
 8007d38:	69a1      	ldr	r1, [r4, #24]
 8007d3a:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8007d3c:	3240      	adds	r2, #64	@ 0x40
 8007d3e:	9500      	str	r5, [sp, #0]
 8007d40:	f000 fe54 	bl	80089ec <HAL_MDMA_Start_IT>
 8007d44:	2800      	cmp	r0, #0
 8007d46:	d0e8      	beq.n	8007d1a <JPEG_MDMAInCpltCallback+0x56>
        hjpeg->ErrorCode |= HAL_JPEG_ERROR_DMA;
 8007d48:	6d23      	ldr	r3, [r4, #80]	@ 0x50
        hjpeg->State = HAL_JPEG_STATE_ERROR;
 8007d4a:	2206      	movs	r2, #6
        HAL_JPEG_ErrorCallback(hjpeg);
 8007d4c:	4620      	mov	r0, r4
        hjpeg->ErrorCode |= HAL_JPEG_ERROR_DMA;
 8007d4e:	f043 0304 	orr.w	r3, r3, #4
 8007d52:	6523      	str	r3, [r4, #80]	@ 0x50
        hjpeg->State = HAL_JPEG_STATE_ERROR;
 8007d54:	f884 204d 	strb.w	r2, [r4, #77]	@ 0x4d
        HAL_JPEG_ErrorCallback(hjpeg);
 8007d58:	f7f9 fcf0 	bl	800173c <HAL_JPEG_ErrorCallback>
        return;
 8007d5c:	e7c0      	b.n	8007ce0 <JPEG_MDMAInCpltCallback+0x1c>
    if (((hjpeg->Context &  JPEG_CONTEXT_PAUSE_INPUT) == 0UL) && (hjpeg->InDataLength > 0UL))
 8007d5e:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8007d60:	e7db      	b.n	8007d1a <JPEG_MDMAInCpltCallback+0x56>
        hjpeg->InDataLength = ((hjpeg->InDataLength / 4UL) + 1UL) * 4UL;
 8007d62:	f023 0303 	bic.w	r3, r3, #3
 8007d66:	3304      	adds	r3, #4
 8007d68:	e7d2      	b.n	8007d10 <JPEG_MDMAInCpltCallback+0x4c>
 8007d6a:	bf00      	nop

08007d6c <JPEG_DMA_PollResidualData>:
{
 8007d6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
      if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_OFNEF) != 0UL)
 8007d6e:	6802      	ldr	r2, [r0, #0]
 8007d70:	2610      	movs	r6, #16
{
 8007d72:	4604      	mov	r4, r0
    if ((hjpeg->Context &  JPEG_CONTEXT_PAUSE_OUTPUT) == 0UL)
 8007d74:	6d65      	ldr	r5, [r4, #84]	@ 0x54
 8007d76:	f415 5500 	ands.w	r5, r5, #8192	@ 0x2000
 8007d7a:	d11d      	bne.n	8007db8 <JPEG_DMA_PollResidualData+0x4c>
      if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_OFNEF) != 0UL)
 8007d7c:	6b53      	ldr	r3, [r2, #52]	@ 0x34
 8007d7e:	06df      	lsls	r7, r3, #27
 8007d80:	d51a      	bpl.n	8007db8 <JPEG_DMA_PollResidualData+0x4c>
        dataOut = hjpeg->Instance->DOR;
 8007d82:	6c53      	ldr	r3, [r2, #68]	@ 0x44
        hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)(dataOut & 0x000000FFUL);
 8007d84:	69e7      	ldr	r7, [r4, #28]
 8007d86:	6a62      	ldr	r2, [r4, #36]	@ 0x24
        hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 1UL] = (uint8_t)((dataOut & 0x0000FF00UL) >> 8);
 8007d88:	0a18      	lsrs	r0, r3, #8
        hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 2UL] = (uint8_t)((dataOut & 0x00FF0000UL) >> 16);
 8007d8a:	0c19      	lsrs	r1, r3, #16
        hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)(dataOut & 0x000000FFUL);
 8007d8c:	54bb      	strb	r3, [r7, r2]
        hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 3UL] = (uint8_t)((dataOut & 0xFF000000UL) >> 24);
 8007d8e:	0e1b      	lsrs	r3, r3, #24
        hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 1UL] = (uint8_t)((dataOut & 0x0000FF00UL) >> 8);
 8007d90:	6a67      	ldr	r7, [r4, #36]	@ 0x24
 8007d92:	69e2      	ldr	r2, [r4, #28]
 8007d94:	443a      	add	r2, r7
 8007d96:	7050      	strb	r0, [r2, #1]
        hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 2UL] = (uint8_t)((dataOut & 0x00FF0000UL) >> 16);
 8007d98:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8007d9a:	69e2      	ldr	r2, [r4, #28]
 8007d9c:	4402      	add	r2, r0
 8007d9e:	7091      	strb	r1, [r2, #2]
        hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 3UL] = (uint8_t)((dataOut & 0xFF000000UL) >> 24);
 8007da0:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8007da2:	69e2      	ldr	r2, [r4, #28]
 8007da4:	440a      	add	r2, r1
 8007da6:	70d3      	strb	r3, [r2, #3]
        hjpeg->JpegOutCount += 4UL;
 8007da8:	6a63      	ldr	r3, [r4, #36]	@ 0x24
        if (hjpeg->JpegOutCount == hjpeg->OutDataLength)
 8007daa:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
        hjpeg->JpegOutCount += 4UL;
 8007dac:	3304      	adds	r3, #4
 8007dae:	6263      	str	r3, [r4, #36]	@ 0x24
        if (hjpeg->JpegOutCount == hjpeg->OutDataLength)
 8007db0:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8007db2:	4293      	cmp	r3, r2
 8007db4:	d021      	beq.n	8007dfa <JPEG_DMA_PollResidualData+0x8e>
  if ((__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_OFNEF) == 0UL) || ((tmpContext & JPEG_CONTEXT_PAUSE_OUTPUT) == 0UL))
 8007db6:	6822      	ldr	r2, [r4, #0]
  for (count = JPEG_FIFO_SIZE; count > 0UL; count--)
 8007db8:	3e01      	subs	r6, #1
 8007dba:	d1db      	bne.n	8007d74 <JPEG_DMA_PollResidualData+0x8>
  tmpContext = hjpeg->Context;
 8007dbc:	6d61      	ldr	r1, [r4, #84]	@ 0x54
  if ((__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_OFNEF) == 0UL) || ((tmpContext & JPEG_CONTEXT_PAUSE_OUTPUT) == 0UL))
 8007dbe:	6b53      	ldr	r3, [r2, #52]	@ 0x34
 8007dc0:	06d8      	lsls	r0, r3, #27
 8007dc2:	d501      	bpl.n	8007dc8 <JPEG_DMA_PollResidualData+0x5c>
 8007dc4:	048b      	lsls	r3, r1, #18
 8007dc6:	d417      	bmi.n	8007df8 <JPEG_DMA_PollResidualData+0x8c>
    hjpeg->Instance->CONFR0 &=  ~JPEG_CONFR0_START;
 8007dc8:	6813      	ldr	r3, [r2, #0]
 8007dca:	f023 0301 	bic.w	r3, r3, #1
 8007dce:	6013      	str	r3, [r2, #0]
    if (hjpeg->JpegOutCount > 0UL)
 8007dd0:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8007dd2:	b9eb      	cbnz	r3, 8007e10 <JPEG_DMA_PollResidualData+0xa4>
    tmpContext = hjpeg->Context;
 8007dd4:	6d63      	ldr	r3, [r4, #84]	@ 0x54
    __HAL_UNLOCK(hjpeg);
 8007dd6:	2000      	movs	r0, #0
    hjpeg->Context &= (JPEG_CONTEXT_CONF_ENCODING | JPEG_CONTEXT_CUSTOM_TABLES);
 8007dd8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
    hjpeg->State = HAL_JPEG_STATE_READY;
 8007dda:	2101      	movs	r1, #1
    if ((tmpContext & JPEG_CONTEXT_OPERATION_MASK) == JPEG_CONTEXT_DECODE)
 8007ddc:	f003 0303 	and.w	r3, r3, #3
    __HAL_UNLOCK(hjpeg);
 8007de0:	f884 004c 	strb.w	r0, [r4, #76]	@ 0x4c
    hjpeg->Context &= (JPEG_CONTEXT_CONF_ENCODING | JPEG_CONTEXT_CUSTOM_TABLES);
 8007de4:	f402 4282 	and.w	r2, r2, #16640	@ 0x4100
      HAL_JPEG_DecodeCpltCallback(hjpeg);
 8007de8:	4620      	mov	r0, r4
    if ((tmpContext & JPEG_CONTEXT_OPERATION_MASK) == JPEG_CONTEXT_DECODE)
 8007dea:	2b02      	cmp	r3, #2
    hjpeg->Context &= (JPEG_CONTEXT_CONF_ENCODING | JPEG_CONTEXT_CUSTOM_TABLES);
 8007dec:	6562      	str	r2, [r4, #84]	@ 0x54
    hjpeg->State = HAL_JPEG_STATE_READY;
 8007dee:	f884 104d 	strb.w	r1, [r4, #77]	@ 0x4d
    if ((tmpContext & JPEG_CONTEXT_OPERATION_MASK) == JPEG_CONTEXT_DECODE)
 8007df2:	d00a      	beq.n	8007e0a <JPEG_DMA_PollResidualData+0x9e>
      HAL_JPEG_EncodeCpltCallback(hjpeg);
 8007df4:	f7ff ff4e 	bl	8007c94 <HAL_JPEG_EncodeCpltCallback>
}
 8007df8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
          HAL_JPEG_DataReadyCallback(hjpeg, hjpeg->pJpegOutBuffPtr, hjpeg->JpegOutCount);
 8007dfa:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8007dfc:	4620      	mov	r0, r4
 8007dfe:	69e1      	ldr	r1, [r4, #28]
 8007e00:	f7f9 fc8e 	bl	8001720 <HAL_JPEG_DataReadyCallback>
  if ((__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_OFNEF) == 0UL) || ((tmpContext & JPEG_CONTEXT_PAUSE_OUTPUT) == 0UL))
 8007e04:	6822      	ldr	r2, [r4, #0]
          hjpeg->JpegOutCount = 0;
 8007e06:	6265      	str	r5, [r4, #36]	@ 0x24
 8007e08:	e7d6      	b.n	8007db8 <JPEG_DMA_PollResidualData+0x4c>
      HAL_JPEG_DecodeCpltCallback(hjpeg);
 8007e0a:	f7f9 fc99 	bl	8001740 <HAL_JPEG_DecodeCpltCallback>
}
 8007e0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      HAL_JPEG_DataReadyCallback(hjpeg, hjpeg->pJpegOutBuffPtr, hjpeg->JpegOutCount);
 8007e10:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8007e12:	4620      	mov	r0, r4
 8007e14:	69e1      	ldr	r1, [r4, #28]
 8007e16:	f7f9 fc83 	bl	8001720 <HAL_JPEG_DataReadyCallback>
      hjpeg->JpegOutCount = 0;
 8007e1a:	2300      	movs	r3, #0
 8007e1c:	6263      	str	r3, [r4, #36]	@ 0x24
 8007e1e:	e7d9      	b.n	8007dd4 <JPEG_DMA_PollResidualData+0x68>

08007e20 <JPEG_MDMAOutCpltCallback>:
{
 8007e20:	b530      	push	{r4, r5, lr}
  JPEG_HandleTypeDef *hjpeg = (JPEG_HandleTypeDef *)((MDMA_HandleTypeDef *)hmdma)->Parent;
 8007e22:	6c04      	ldr	r4, [r0, #64]	@ 0x40
  if ((hjpeg->Context & (JPEG_CONTEXT_METHOD_MASK | JPEG_CONTEXT_ENDING_DMA)) ==
 8007e24:	f248 010c 	movw	r1, #32780	@ 0x800c
{
 8007e28:	b083      	sub	sp, #12
  __HAL_JPEG_DISABLE_IT(hjpeg, JPEG_INTERRUPT_MASK);
 8007e2a:	6823      	ldr	r3, [r4, #0]
 8007e2c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007e2e:	f022 027e 	bic.w	r2, r2, #126	@ 0x7e
 8007e32:	631a      	str	r2, [r3, #48]	@ 0x30
  if ((hjpeg->Context & (JPEG_CONTEXT_METHOD_MASK | JPEG_CONTEXT_ENDING_DMA)) ==
 8007e34:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007e36:	400a      	ands	r2, r1
 8007e38:	2a0c      	cmp	r2, #12
 8007e3a:	d001      	beq.n	8007e40 <JPEG_MDMAOutCpltCallback+0x20>
}
 8007e3c:	b003      	add	sp, #12
 8007e3e:	bd30      	pop	{r4, r5, pc}
    if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_EOCF) == 0UL)
 8007e40:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007e42:	0692      	lsls	r2, r2, #26
 8007e44:	d505      	bpl.n	8007e52 <JPEG_MDMAOutCpltCallback+0x32>
    __HAL_JPEG_ENABLE_IT(hjpeg, JPEG_IT_EOC | JPEG_IT_HPD);
 8007e46:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007e48:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 8007e4c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8007e4e:	b003      	add	sp, #12
 8007e50:	bd30      	pop	{r4, r5, pc}
      hjpeg->JpegOutCount = hjpeg->OutDataLength - (hmdma->Instance->CBNDTR & MDMA_CBNDTR_BNDT);
 8007e52:	6802      	ldr	r2, [r0, #0]
      HAL_JPEG_DataReadyCallback(hjpeg, hjpeg->pJpegOutBuffPtr, hjpeg->JpegOutCount);
 8007e54:	4620      	mov	r0, r4
      hjpeg->JpegOutCount = hjpeg->OutDataLength - (hmdma->Instance->CBNDTR & MDMA_CBNDTR_BNDT);
 8007e56:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8007e58:	6952      	ldr	r2, [r2, #20]
      HAL_JPEG_DataReadyCallback(hjpeg, hjpeg->pJpegOutBuffPtr, hjpeg->JpegOutCount);
 8007e5a:	69e1      	ldr	r1, [r4, #28]
      hjpeg->JpegOutCount = hjpeg->OutDataLength - (hmdma->Instance->CBNDTR & MDMA_CBNDTR_BNDT);
 8007e5c:	f3c2 0210 	ubfx	r2, r2, #0, #17
 8007e60:	1a9b      	subs	r3, r3, r2
 8007e62:	6263      	str	r3, [r4, #36]	@ 0x24
      HAL_JPEG_DataReadyCallback(hjpeg, hjpeg->pJpegOutBuffPtr, hjpeg->JpegOutCount);
 8007e64:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8007e66:	f7f9 fc5b 	bl	8001720 <HAL_JPEG_DataReadyCallback>
      if ((hjpeg->Context &  JPEG_CONTEXT_PAUSE_OUTPUT) == 0UL)
 8007e6a:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8007e6c:	049b      	lsls	r3, r3, #18
 8007e6e:	d501      	bpl.n	8007e74 <JPEG_MDMAOutCpltCallback+0x54>
    __HAL_JPEG_ENABLE_IT(hjpeg, JPEG_IT_EOC | JPEG_IT_HPD);
 8007e70:	6823      	ldr	r3, [r4, #0]
 8007e72:	e7e8      	b.n	8007e46 <JPEG_MDMAOutCpltCallback+0x26>
        if (HAL_MDMA_Start_IT(hjpeg->hdmaout, (uint32_t)&hjpeg->Instance->DOR, (uint32_t)hjpeg->pJpegOutBuffPtr,
 8007e74:	6821      	ldr	r1, [r4, #0]
 8007e76:	2501      	movs	r5, #1
 8007e78:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8007e7a:	69e2      	ldr	r2, [r4, #28]
 8007e7c:	3144      	adds	r1, #68	@ 0x44
 8007e7e:	6b60      	ldr	r0, [r4, #52]	@ 0x34
 8007e80:	9500      	str	r5, [sp, #0]
 8007e82:	f000 fdb3 	bl	80089ec <HAL_MDMA_Start_IT>
 8007e86:	2800      	cmp	r0, #0
 8007e88:	d0f2      	beq.n	8007e70 <JPEG_MDMAOutCpltCallback+0x50>
          hjpeg->ErrorCode |= HAL_JPEG_ERROR_DMA;
 8007e8a:	6d23      	ldr	r3, [r4, #80]	@ 0x50
          hjpeg->State = HAL_JPEG_STATE_ERROR;
 8007e8c:	2206      	movs	r2, #6
          HAL_JPEG_ErrorCallback(hjpeg);
 8007e8e:	4620      	mov	r0, r4
          hjpeg->ErrorCode |= HAL_JPEG_ERROR_DMA;
 8007e90:	f043 0304 	orr.w	r3, r3, #4
 8007e94:	6523      	str	r3, [r4, #80]	@ 0x50
          hjpeg->State = HAL_JPEG_STATE_ERROR;
 8007e96:	f884 204d 	strb.w	r2, [r4, #77]	@ 0x4d
          HAL_JPEG_ErrorCallback(hjpeg);
 8007e9a:	f7f9 fc4f 	bl	800173c <HAL_JPEG_ErrorCallback>
          return;
 8007e9e:	e7cd      	b.n	8007e3c <JPEG_MDMAOutCpltCallback+0x1c>

08007ea0 <JPEG_MDMAOutAbortCallback>:
{
 8007ea0:	b538      	push	{r3, r4, r5, lr}
  JPEG_HandleTypeDef *hjpeg = (JPEG_HandleTypeDef *)((MDMA_HandleTypeDef *)hmdma)->Parent;
 8007ea2:	6c04      	ldr	r4, [r0, #64]	@ 0x40
  if ((hjpeg->Context & JPEG_CONTEXT_ENDING_DMA) != 0UL)
 8007ea4:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8007ea6:	041a      	lsls	r2, r3, #16
 8007ea8:	d400      	bmi.n	8007eac <JPEG_MDMAOutAbortCallback+0xc>
}
 8007eaa:	bd38      	pop	{r3, r4, r5, pc}
  hjpeg->JpegOutCount = hjpeg->OutDataLength - (hjpeg->hdmaout->Instance->CBNDTR & MDMA_CBNDTR_BNDT);
 8007eac:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007eae:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	695b      	ldr	r3, [r3, #20]
 8007eb4:	f3c3 0310 	ubfx	r3, r3, #0, #17
 8007eb8:	1ad3      	subs	r3, r2, r3
 8007eba:	6263      	str	r3, [r4, #36]	@ 0x24
  if (hjpeg->JpegOutCount == hjpeg->OutDataLength)
 8007ebc:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8007ebe:	429a      	cmp	r2, r3
 8007ec0:	d025      	beq.n	8007f0e <JPEG_MDMAOutAbortCallback+0x6e>
  if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_OFNEF) == 0UL)
 8007ec2:	6822      	ldr	r2, [r4, #0]
 8007ec4:	6b55      	ldr	r5, [r2, #52]	@ 0x34
 8007ec6:	f015 0510 	ands.w	r5, r5, #16
 8007eca:	d118      	bne.n	8007efe <JPEG_MDMAOutAbortCallback+0x5e>
    if (hjpeg->JpegOutCount > 0UL)
 8007ecc:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8007ece:	bb4b      	cbnz	r3, 8007f24 <JPEG_MDMAOutAbortCallback+0x84>
    hjpeg->Instance->CONFR0 &=  ~JPEG_CONFR0_START;
 8007ed0:	6813      	ldr	r3, [r2, #0]
    __HAL_UNLOCK(hjpeg);
 8007ed2:	2000      	movs	r0, #0
    hjpeg->State = HAL_JPEG_STATE_READY;
 8007ed4:	2101      	movs	r1, #1
    hjpeg->Instance->CONFR0 &=  ~JPEG_CONFR0_START;
 8007ed6:	f023 0301 	bic.w	r3, r3, #1
 8007eda:	6013      	str	r3, [r2, #0]
    tmpContext = hjpeg->Context;
 8007edc:	6d63      	ldr	r3, [r4, #84]	@ 0x54
    hjpeg->Context &= (JPEG_CONTEXT_CONF_ENCODING | JPEG_CONTEXT_CUSTOM_TABLES);
 8007ede:	6d62      	ldr	r2, [r4, #84]	@ 0x54
    if ((tmpContext & JPEG_CONTEXT_OPERATION_MASK) == JPEG_CONTEXT_DECODE)
 8007ee0:	f003 0303 	and.w	r3, r3, #3
    __HAL_UNLOCK(hjpeg);
 8007ee4:	f884 004c 	strb.w	r0, [r4, #76]	@ 0x4c
    hjpeg->Context &= (JPEG_CONTEXT_CONF_ENCODING | JPEG_CONTEXT_CUSTOM_TABLES);
 8007ee8:	f402 4282 	and.w	r2, r2, #16640	@ 0x4100
      HAL_JPEG_DecodeCpltCallback(hjpeg);
 8007eec:	4620      	mov	r0, r4
    if ((tmpContext & JPEG_CONTEXT_OPERATION_MASK) == JPEG_CONTEXT_DECODE)
 8007eee:	2b02      	cmp	r3, #2
    hjpeg->Context &= (JPEG_CONTEXT_CONF_ENCODING | JPEG_CONTEXT_CUSTOM_TABLES);
 8007ef0:	6562      	str	r2, [r4, #84]	@ 0x54
    hjpeg->State = HAL_JPEG_STATE_READY;
 8007ef2:	f884 104d 	strb.w	r1, [r4, #77]	@ 0x4d
    if ((tmpContext & JPEG_CONTEXT_OPERATION_MASK) == JPEG_CONTEXT_DECODE)
 8007ef6:	d012      	beq.n	8007f1e <JPEG_MDMAOutAbortCallback+0x7e>
      HAL_JPEG_EncodeCpltCallback(hjpeg);
 8007ef8:	f7ff fecc 	bl	8007c94 <HAL_JPEG_EncodeCpltCallback>
}
 8007efc:	bd38      	pop	{r3, r4, r5, pc}
  else if ((hjpeg->Context &  JPEG_CONTEXT_PAUSE_OUTPUT) == 0UL)
 8007efe:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8007f00:	049b      	lsls	r3, r3, #18
 8007f02:	d4d2      	bmi.n	8007eaa <JPEG_MDMAOutAbortCallback+0xa>
    JPEG_DMA_PollResidualData(hjpeg);
 8007f04:	4620      	mov	r0, r4
}
 8007f06:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    JPEG_DMA_PollResidualData(hjpeg);
 8007f0a:	f7ff bf2f 	b.w	8007d6c <JPEG_DMA_PollResidualData>
    HAL_JPEG_DataReadyCallback(hjpeg, hjpeg->pJpegOutBuffPtr, hjpeg->JpegOutCount);
 8007f0e:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8007f10:	4620      	mov	r0, r4
 8007f12:	69e1      	ldr	r1, [r4, #28]
 8007f14:	f7f9 fc04 	bl	8001720 <HAL_JPEG_DataReadyCallback>
    hjpeg->JpegOutCount = 0;
 8007f18:	2300      	movs	r3, #0
 8007f1a:	6263      	str	r3, [r4, #36]	@ 0x24
 8007f1c:	e7d1      	b.n	8007ec2 <JPEG_MDMAOutAbortCallback+0x22>
      HAL_JPEG_DecodeCpltCallback(hjpeg);
 8007f1e:	f7f9 fc0f 	bl	8001740 <HAL_JPEG_DecodeCpltCallback>
}
 8007f22:	bd38      	pop	{r3, r4, r5, pc}
      HAL_JPEG_DataReadyCallback(hjpeg, hjpeg->pJpegOutBuffPtr, hjpeg->JpegOutCount);
 8007f24:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8007f26:	4620      	mov	r0, r4
 8007f28:	69e1      	ldr	r1, [r4, #28]
 8007f2a:	f7f9 fbf9 	bl	8001720 <HAL_JPEG_DataReadyCallback>
    hjpeg->Instance->CONFR0 &=  ~JPEG_CONFR0_START;
 8007f2e:	6822      	ldr	r2, [r4, #0]
      hjpeg->JpegOutCount = 0;
 8007f30:	6265      	str	r5, [r4, #36]	@ 0x24
 8007f32:	e7cd      	b.n	8007ed0 <JPEG_MDMAOutAbortCallback+0x30>

08007f34 <JPEG_Process>:
  if ((hjpeg->Context & JPEG_CONTEXT_OPERATION_MASK) == JPEG_CONTEXT_DECODE)
 8007f34:	6d42      	ldr	r2, [r0, #84]	@ 0x54
    if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_HPDF) != 0UL)
 8007f36:	6803      	ldr	r3, [r0, #0]
  if ((hjpeg->Context & JPEG_CONTEXT_OPERATION_MASK) == JPEG_CONTEXT_DECODE)
 8007f38:	f002 0203 	and.w	r2, r2, #3
 8007f3c:	2a02      	cmp	r2, #2
{
 8007f3e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007f42:	4604      	mov	r4, r0
  if ((hjpeg->Context & JPEG_CONTEXT_OPERATION_MASK) == JPEG_CONTEXT_DECODE)
 8007f44:	d01e      	beq.n	8007f84 <JPEG_Process+0x50>
  if ((hjpeg->Context &  JPEG_CONTEXT_PAUSE_INPUT) == 0UL)
 8007f46:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007f48:	04d7      	lsls	r7, r2, #19
 8007f4a:	d407      	bmi.n	8007f5c <JPEG_Process+0x28>
    if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_IFTF) != 0UL)
 8007f4c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007f4e:	0796      	lsls	r6, r2, #30
 8007f50:	f100 811b 	bmi.w	800818a <JPEG_Process+0x256>
    else if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_IFNFF) != 0UL)
 8007f54:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007f56:	0750      	lsls	r0, r2, #29
 8007f58:	f100 81cc 	bmi.w	80082f4 <JPEG_Process+0x3c0>
  if ((hjpeg->Context &  JPEG_CONTEXT_PAUSE_OUTPUT) == 0UL)
 8007f5c:	6d65      	ldr	r5, [r4, #84]	@ 0x54
 8007f5e:	f415 5500 	ands.w	r5, r5, #8192	@ 0x2000
 8007f62:	d107      	bne.n	8007f74 <JPEG_Process+0x40>
    if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_OFTF) != 0UL)
 8007f64:	6b5e      	ldr	r6, [r3, #52]	@ 0x34
 8007f66:	f016 0608 	ands.w	r6, r6, #8
 8007f6a:	d14a      	bne.n	8008002 <JPEG_Process+0xce>
    else if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_OFNEF) != 0UL)
 8007f6c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007f6e:	06d2      	lsls	r2, r2, #27
 8007f70:	f100 81fe 	bmi.w	8008370 <JPEG_Process+0x43c>
  if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_EOCF | JPEG_FLAG_OFTF | JPEG_FLAG_OFNEF) == JPEG_FLAG_EOCF)
 8007f74:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007f76:	f002 0238 	and.w	r2, r2, #56	@ 0x38
 8007f7a:	2a20      	cmp	r2, #32
 8007f7c:	d019      	beq.n	8007fb2 <JPEG_Process+0x7e>
  return JPEG_PROCESS_ONGOING;
 8007f7e:	2000      	movs	r0, #0
}
 8007f80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_HPDF) != 0UL)
 8007f84:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007f86:	0652      	lsls	r2, r2, #25
 8007f88:	d5dd      	bpl.n	8007f46 <JPEG_Process+0x12>
      (void) HAL_JPEG_GetInfo(hjpeg, &hjpeg->Conf);
 8007f8a:	1d05      	adds	r5, r0, #4
  if ((hjpeg == NULL) || (pInfo == NULL))
 8007f8c:	4629      	mov	r1, r5
 8007f8e:	f7ff fc33 	bl	80077f8 <HAL_JPEG_GetInfo.part.0>
      hjpeg->Conf.ImageQuality = 0;
 8007f92:	2300      	movs	r3, #0
      HAL_JPEG_InfoReadyCallback(hjpeg, &hjpeg->Conf);
 8007f94:	4629      	mov	r1, r5
 8007f96:	4620      	mov	r0, r4
      hjpeg->Conf.ImageQuality = 0;
 8007f98:	6163      	str	r3, [r4, #20]
      HAL_JPEG_InfoReadyCallback(hjpeg, &hjpeg->Conf);
 8007f9a:	f7f9 fb9b 	bl	80016d4 <HAL_JPEG_InfoReadyCallback>
      __HAL_JPEG_DISABLE_IT(hjpeg, JPEG_IT_HPD);
 8007f9e:	6823      	ldr	r3, [r4, #0]
 8007fa0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007fa2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007fa6:	631a      	str	r2, [r3, #48]	@ 0x30
      __HAL_JPEG_CLEAR_FLAG(hjpeg, JPEG_FLAG_HPDF);
 8007fa8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007faa:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007fae:	639a      	str	r2, [r3, #56]	@ 0x38
 8007fb0:	e7c9      	b.n	8007f46 <JPEG_Process+0x12>
    hjpeg->Instance->CONFR0 &=  ~JPEG_CONFR0_START;
 8007fb2:	681a      	ldr	r2, [r3, #0]
 8007fb4:	f022 0201 	bic.w	r2, r2, #1
 8007fb8:	601a      	str	r2, [r3, #0]
    if ((hjpeg->Context & JPEG_CONTEXT_METHOD_MASK) == JPEG_CONTEXT_IT)
 8007fba:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007fbc:	f002 020c 	and.w	r2, r2, #12
 8007fc0:	2a08      	cmp	r2, #8
 8007fc2:	f000 8201 	beq.w	80083c8 <JPEG_Process+0x494>
    __HAL_JPEG_CLEAR_FLAG(hjpeg, JPEG_FLAG_ALL);
 8007fc6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007fc8:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 8007fcc:	639a      	str	r2, [r3, #56]	@ 0x38
    if (hjpeg->JpegOutCount > 0UL)
 8007fce:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	f040 81fe 	bne.w	80083d2 <JPEG_Process+0x49e>
    tmpContext = hjpeg->Context;
 8007fd6:	6d63      	ldr	r3, [r4, #84]	@ 0x54
    __HAL_UNLOCK(hjpeg);
 8007fd8:	2000      	movs	r0, #0
    hjpeg->Context &= (JPEG_CONTEXT_CONF_ENCODING | JPEG_CONTEXT_CUSTOM_TABLES);
 8007fda:	6d62      	ldr	r2, [r4, #84]	@ 0x54
    hjpeg->State = HAL_JPEG_STATE_READY;
 8007fdc:	2101      	movs	r1, #1
    if ((tmpContext & JPEG_CONTEXT_OPERATION_MASK) == JPEG_CONTEXT_DECODE)
 8007fde:	f003 0303 	and.w	r3, r3, #3
    __HAL_UNLOCK(hjpeg);
 8007fe2:	f884 004c 	strb.w	r0, [r4, #76]	@ 0x4c
    hjpeg->Context &= (JPEG_CONTEXT_CONF_ENCODING | JPEG_CONTEXT_CUSTOM_TABLES);
 8007fe6:	f402 4282 	and.w	r2, r2, #16640	@ 0x4100
      HAL_JPEG_DecodeCpltCallback(hjpeg);
 8007fea:	4620      	mov	r0, r4
    if ((tmpContext & JPEG_CONTEXT_OPERATION_MASK) == JPEG_CONTEXT_DECODE)
 8007fec:	2b02      	cmp	r3, #2
    hjpeg->Context &= (JPEG_CONTEXT_CONF_ENCODING | JPEG_CONTEXT_CUSTOM_TABLES);
 8007fee:	6562      	str	r2, [r4, #84]	@ 0x54
    hjpeg->State = HAL_JPEG_STATE_READY;
 8007ff0:	f884 104d 	strb.w	r1, [r4, #77]	@ 0x4d
    if ((tmpContext & JPEG_CONTEXT_OPERATION_MASK) == JPEG_CONTEXT_DECODE)
 8007ff4:	f000 81e5 	beq.w	80083c2 <JPEG_Process+0x48e>
      HAL_JPEG_EncodeCpltCallback(hjpeg);
 8007ff8:	f7ff fe4c 	bl	8007c94 <HAL_JPEG_EncodeCpltCallback>
    return JPEG_PROCESS_DONE;
 8007ffc:	2001      	movs	r0, #1
}
 8007ffe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (hjpeg->OutDataLength >= (hjpeg->JpegOutCount + (nbOutputWords * 4UL)))
 8008002:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8008004:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008006:	3220      	adds	r2, #32
 8008008:	4296      	cmp	r6, r2
 800800a:	f0c0 8200 	bcc.w	800840e <JPEG_Process+0x4da>
      dataword = hjpeg->Instance->DOR;
 800800e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)(dataword & 0x000000FFUL);
 8008010:	69e1      	ldr	r1, [r4, #28]
 8008012:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8008014:	548b      	strb	r3, [r1, r2]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 1UL] = (uint8_t)((dataword & 0x0000FF00UL) >> 8);
 8008016:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8008018:	69e2      	ldr	r2, [r4, #28]
 800801a:	440a      	add	r2, r1
 800801c:	0a19      	lsrs	r1, r3, #8
 800801e:	7051      	strb	r1, [r2, #1]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 2UL] = (uint8_t)((dataword & 0x00FF0000UL) >> 16);
 8008020:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8008022:	69e2      	ldr	r2, [r4, #28]
 8008024:	440a      	add	r2, r1
 8008026:	0c19      	lsrs	r1, r3, #16
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 3UL] = (uint8_t)((dataword & 0xFF000000UL) >> 24);
 8008028:	0e1b      	lsrs	r3, r3, #24
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 2UL] = (uint8_t)((dataword & 0x00FF0000UL) >> 16);
 800802a:	7091      	strb	r1, [r2, #2]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 3UL] = (uint8_t)((dataword & 0xFF000000UL) >> 24);
 800802c:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 800802e:	69e2      	ldr	r2, [r4, #28]
 8008030:	440a      	add	r2, r1
 8008032:	70d3      	strb	r3, [r2, #3]
      hjpeg->JpegOutCount += 4UL;
 8008034:	6a63      	ldr	r3, [r4, #36]	@ 0x24
  if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_EOCF | JPEG_FLAG_OFTF | JPEG_FLAG_OFNEF) == JPEG_FLAG_EOCF)
 8008036:	6822      	ldr	r2, [r4, #0]
      hjpeg->JpegOutCount += 4UL;
 8008038:	3304      	adds	r3, #4
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)(dataword & 0x000000FFUL);
 800803a:	69e1      	ldr	r1, [r4, #28]
      hjpeg->JpegOutCount += 4UL;
 800803c:	6263      	str	r3, [r4, #36]	@ 0x24
      dataword = hjpeg->Instance->DOR;
 800803e:	6c53      	ldr	r3, [r2, #68]	@ 0x44
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)(dataword & 0x000000FFUL);
 8008040:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8008042:	548b      	strb	r3, [r1, r2]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 1UL] = (uint8_t)((dataword & 0x0000FF00UL) >> 8);
 8008044:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8008046:	69e2      	ldr	r2, [r4, #28]
 8008048:	440a      	add	r2, r1
 800804a:	0a19      	lsrs	r1, r3, #8
 800804c:	7051      	strb	r1, [r2, #1]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 2UL] = (uint8_t)((dataword & 0x00FF0000UL) >> 16);
 800804e:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8008050:	69e2      	ldr	r2, [r4, #28]
 8008052:	440a      	add	r2, r1
 8008054:	0c19      	lsrs	r1, r3, #16
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 3UL] = (uint8_t)((dataword & 0xFF000000UL) >> 24);
 8008056:	0e1b      	lsrs	r3, r3, #24
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 2UL] = (uint8_t)((dataword & 0x00FF0000UL) >> 16);
 8008058:	7091      	strb	r1, [r2, #2]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 3UL] = (uint8_t)((dataword & 0xFF000000UL) >> 24);
 800805a:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 800805c:	69e2      	ldr	r2, [r4, #28]
 800805e:	440a      	add	r2, r1
 8008060:	70d3      	strb	r3, [r2, #3]
      hjpeg->JpegOutCount += 4UL;
 8008062:	6a63      	ldr	r3, [r4, #36]	@ 0x24
  if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_EOCF | JPEG_FLAG_OFTF | JPEG_FLAG_OFNEF) == JPEG_FLAG_EOCF)
 8008064:	6822      	ldr	r2, [r4, #0]
      hjpeg->JpegOutCount += 4UL;
 8008066:	3304      	adds	r3, #4
 8008068:	6263      	str	r3, [r4, #36]	@ 0x24
      dataword = hjpeg->Instance->DOR;
 800806a:	6c53      	ldr	r3, [r2, #68]	@ 0x44
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)(dataword & 0x000000FFUL);
 800806c:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800806e:	69e1      	ldr	r1, [r4, #28]
 8008070:	548b      	strb	r3, [r1, r2]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 1UL] = (uint8_t)((dataword & 0x0000FF00UL) >> 8);
 8008072:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8008074:	69e2      	ldr	r2, [r4, #28]
 8008076:	440a      	add	r2, r1
 8008078:	0a19      	lsrs	r1, r3, #8
 800807a:	7051      	strb	r1, [r2, #1]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 2UL] = (uint8_t)((dataword & 0x00FF0000UL) >> 16);
 800807c:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 800807e:	69e2      	ldr	r2, [r4, #28]
 8008080:	440a      	add	r2, r1
 8008082:	0c19      	lsrs	r1, r3, #16
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 3UL] = (uint8_t)((dataword & 0xFF000000UL) >> 24);
 8008084:	0e1b      	lsrs	r3, r3, #24
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 2UL] = (uint8_t)((dataword & 0x00FF0000UL) >> 16);
 8008086:	7091      	strb	r1, [r2, #2]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 3UL] = (uint8_t)((dataword & 0xFF000000UL) >> 24);
 8008088:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 800808a:	69e2      	ldr	r2, [r4, #28]
 800808c:	440a      	add	r2, r1
 800808e:	70d3      	strb	r3, [r2, #3]
      hjpeg->JpegOutCount += 4UL;
 8008090:	6a63      	ldr	r3, [r4, #36]	@ 0x24
  if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_EOCF | JPEG_FLAG_OFTF | JPEG_FLAG_OFNEF) == JPEG_FLAG_EOCF)
 8008092:	6822      	ldr	r2, [r4, #0]
      hjpeg->JpegOutCount += 4UL;
 8008094:	3304      	adds	r3, #4
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)(dataword & 0x000000FFUL);
 8008096:	69e1      	ldr	r1, [r4, #28]
      hjpeg->JpegOutCount += 4UL;
 8008098:	6263      	str	r3, [r4, #36]	@ 0x24
      dataword = hjpeg->Instance->DOR;
 800809a:	6c53      	ldr	r3, [r2, #68]	@ 0x44
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)(dataword & 0x000000FFUL);
 800809c:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800809e:	548b      	strb	r3, [r1, r2]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 1UL] = (uint8_t)((dataword & 0x0000FF00UL) >> 8);
 80080a0:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80080a2:	69e2      	ldr	r2, [r4, #28]
 80080a4:	440a      	add	r2, r1
 80080a6:	0a19      	lsrs	r1, r3, #8
 80080a8:	7051      	strb	r1, [r2, #1]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 2UL] = (uint8_t)((dataword & 0x00FF0000UL) >> 16);
 80080aa:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80080ac:	69e2      	ldr	r2, [r4, #28]
 80080ae:	440a      	add	r2, r1
 80080b0:	0c19      	lsrs	r1, r3, #16
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 3UL] = (uint8_t)((dataword & 0xFF000000UL) >> 24);
 80080b2:	0e1b      	lsrs	r3, r3, #24
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 2UL] = (uint8_t)((dataword & 0x00FF0000UL) >> 16);
 80080b4:	7091      	strb	r1, [r2, #2]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 3UL] = (uint8_t)((dataword & 0xFF000000UL) >> 24);
 80080b6:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80080b8:	69e2      	ldr	r2, [r4, #28]
 80080ba:	440a      	add	r2, r1
 80080bc:	70d3      	strb	r3, [r2, #3]
      hjpeg->JpegOutCount += 4UL;
 80080be:	6a63      	ldr	r3, [r4, #36]	@ 0x24
  if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_EOCF | JPEG_FLAG_OFTF | JPEG_FLAG_OFNEF) == JPEG_FLAG_EOCF)
 80080c0:	6822      	ldr	r2, [r4, #0]
      hjpeg->JpegOutCount += 4UL;
 80080c2:	3304      	adds	r3, #4
 80080c4:	6263      	str	r3, [r4, #36]	@ 0x24
      dataword = hjpeg->Instance->DOR;
 80080c6:	6c53      	ldr	r3, [r2, #68]	@ 0x44
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)(dataword & 0x000000FFUL);
 80080c8:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 80080ca:	69e1      	ldr	r1, [r4, #28]
 80080cc:	548b      	strb	r3, [r1, r2]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 1UL] = (uint8_t)((dataword & 0x0000FF00UL) >> 8);
 80080ce:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80080d0:	69e2      	ldr	r2, [r4, #28]
 80080d2:	440a      	add	r2, r1
 80080d4:	0a19      	lsrs	r1, r3, #8
 80080d6:	7051      	strb	r1, [r2, #1]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 2UL] = (uint8_t)((dataword & 0x00FF0000UL) >> 16);
 80080d8:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80080da:	69e2      	ldr	r2, [r4, #28]
 80080dc:	440a      	add	r2, r1
 80080de:	0c19      	lsrs	r1, r3, #16
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 3UL] = (uint8_t)((dataword & 0xFF000000UL) >> 24);
 80080e0:	0e1b      	lsrs	r3, r3, #24
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 2UL] = (uint8_t)((dataword & 0x00FF0000UL) >> 16);
 80080e2:	7091      	strb	r1, [r2, #2]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 3UL] = (uint8_t)((dataword & 0xFF000000UL) >> 24);
 80080e4:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80080e6:	69e2      	ldr	r2, [r4, #28]
 80080e8:	440a      	add	r2, r1
 80080ea:	70d3      	strb	r3, [r2, #3]
      hjpeg->JpegOutCount += 4UL;
 80080ec:	6a63      	ldr	r3, [r4, #36]	@ 0x24
  if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_EOCF | JPEG_FLAG_OFTF | JPEG_FLAG_OFNEF) == JPEG_FLAG_EOCF)
 80080ee:	6822      	ldr	r2, [r4, #0]
      hjpeg->JpegOutCount += 4UL;
 80080f0:	3304      	adds	r3, #4
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)(dataword & 0x000000FFUL);
 80080f2:	69e1      	ldr	r1, [r4, #28]
      hjpeg->JpegOutCount += 4UL;
 80080f4:	6263      	str	r3, [r4, #36]	@ 0x24
      dataword = hjpeg->Instance->DOR;
 80080f6:	6c53      	ldr	r3, [r2, #68]	@ 0x44
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)(dataword & 0x000000FFUL);
 80080f8:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 80080fa:	548b      	strb	r3, [r1, r2]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 1UL] = (uint8_t)((dataword & 0x0000FF00UL) >> 8);
 80080fc:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80080fe:	69e2      	ldr	r2, [r4, #28]
 8008100:	440a      	add	r2, r1
 8008102:	0a19      	lsrs	r1, r3, #8
 8008104:	7051      	strb	r1, [r2, #1]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 2UL] = (uint8_t)((dataword & 0x00FF0000UL) >> 16);
 8008106:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8008108:	69e2      	ldr	r2, [r4, #28]
 800810a:	440a      	add	r2, r1
 800810c:	0c19      	lsrs	r1, r3, #16
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 3UL] = (uint8_t)((dataword & 0xFF000000UL) >> 24);
 800810e:	0e1b      	lsrs	r3, r3, #24
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 2UL] = (uint8_t)((dataword & 0x00FF0000UL) >> 16);
 8008110:	7091      	strb	r1, [r2, #2]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 3UL] = (uint8_t)((dataword & 0xFF000000UL) >> 24);
 8008112:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8008114:	69e2      	ldr	r2, [r4, #28]
 8008116:	440a      	add	r2, r1
 8008118:	70d3      	strb	r3, [r2, #3]
      hjpeg->JpegOutCount += 4UL;
 800811a:	6a63      	ldr	r3, [r4, #36]	@ 0x24
  if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_EOCF | JPEG_FLAG_OFTF | JPEG_FLAG_OFNEF) == JPEG_FLAG_EOCF)
 800811c:	6822      	ldr	r2, [r4, #0]
      hjpeg->JpegOutCount += 4UL;
 800811e:	3304      	adds	r3, #4
 8008120:	6263      	str	r3, [r4, #36]	@ 0x24
      dataword = hjpeg->Instance->DOR;
 8008122:	6c53      	ldr	r3, [r2, #68]	@ 0x44
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)(dataword & 0x000000FFUL);
 8008124:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8008126:	69e1      	ldr	r1, [r4, #28]
 8008128:	548b      	strb	r3, [r1, r2]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 1UL] = (uint8_t)((dataword & 0x0000FF00UL) >> 8);
 800812a:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 800812c:	69e2      	ldr	r2, [r4, #28]
 800812e:	440a      	add	r2, r1
 8008130:	0a19      	lsrs	r1, r3, #8
 8008132:	7051      	strb	r1, [r2, #1]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 2UL] = (uint8_t)((dataword & 0x00FF0000UL) >> 16);
 8008134:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8008136:	69e2      	ldr	r2, [r4, #28]
 8008138:	440a      	add	r2, r1
 800813a:	0c19      	lsrs	r1, r3, #16
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 3UL] = (uint8_t)((dataword & 0xFF000000UL) >> 24);
 800813c:	0e1b      	lsrs	r3, r3, #24
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 2UL] = (uint8_t)((dataword & 0x00FF0000UL) >> 16);
 800813e:	7091      	strb	r1, [r2, #2]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 3UL] = (uint8_t)((dataword & 0xFF000000UL) >> 24);
 8008140:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8008142:	69e2      	ldr	r2, [r4, #28]
 8008144:	440a      	add	r2, r1
 8008146:	70d3      	strb	r3, [r2, #3]
      hjpeg->JpegOutCount += 4UL;
 8008148:	6a63      	ldr	r3, [r4, #36]	@ 0x24
  if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_EOCF | JPEG_FLAG_OFTF | JPEG_FLAG_OFNEF) == JPEG_FLAG_EOCF)
 800814a:	6822      	ldr	r2, [r4, #0]
      hjpeg->JpegOutCount += 4UL;
 800814c:	3304      	adds	r3, #4
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)(dataword & 0x000000FFUL);
 800814e:	69e1      	ldr	r1, [r4, #28]
      hjpeg->JpegOutCount += 4UL;
 8008150:	6263      	str	r3, [r4, #36]	@ 0x24
      dataword = hjpeg->Instance->DOR;
 8008152:	6c53      	ldr	r3, [r2, #68]	@ 0x44
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)(dataword & 0x000000FFUL);
 8008154:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8008156:	548b      	strb	r3, [r1, r2]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 1UL] = (uint8_t)((dataword & 0x0000FF00UL) >> 8);
 8008158:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 800815a:	69e2      	ldr	r2, [r4, #28]
 800815c:	440a      	add	r2, r1
 800815e:	0a19      	lsrs	r1, r3, #8
 8008160:	7051      	strb	r1, [r2, #1]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 2UL] = (uint8_t)((dataword & 0x00FF0000UL) >> 16);
 8008162:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8008164:	69e2      	ldr	r2, [r4, #28]
 8008166:	440a      	add	r2, r1
 8008168:	0c19      	lsrs	r1, r3, #16
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 3UL] = (uint8_t)((dataword & 0xFF000000UL) >> 24);
 800816a:	0e1b      	lsrs	r3, r3, #24
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 2UL] = (uint8_t)((dataword & 0x00FF0000UL) >> 16);
 800816c:	7091      	strb	r1, [r2, #2]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 3UL] = (uint8_t)((dataword & 0xFF000000UL) >> 24);
 800816e:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8008170:	69e2      	ldr	r2, [r4, #28]
 8008172:	440a      	add	r2, r1
 8008174:	70d3      	strb	r3, [r2, #3]
      hjpeg->JpegOutCount += 4UL;
 8008176:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8008178:	3304      	adds	r3, #4
 800817a:	6263      	str	r3, [r4, #36]	@ 0x24
    if (hjpeg->OutDataLength == hjpeg->JpegOutCount)
 800817c:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800817e:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8008180:	429a      	cmp	r2, r3
 8008182:	f000 8258 	beq.w	8008636 <JPEG_Process+0x702>
  if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_EOCF | JPEG_FLAG_OFTF | JPEG_FLAG_OFNEF) == JPEG_FLAG_EOCF)
 8008186:	6823      	ldr	r3, [r4, #0]
 8008188:	e6f4      	b.n	8007f74 <JPEG_Process+0x40>
  if ((hjpeg->InDataLength == 0UL) || (nbRequestWords == 0UL))
 800818a:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 800818c:	2a00      	cmp	r2, #0
 800818e:	f000 8128 	beq.w	80083e2 <JPEG_Process+0x4ae>
  else if (hjpeg->InDataLength > hjpeg->JpegInCount)
 8008192:	6a21      	ldr	r1, [r4, #32]
 8008194:	428a      	cmp	r2, r1
    nb_bytes = hjpeg->InDataLength - hjpeg->JpegInCount;
 8008196:	6a21      	ldr	r1, [r4, #32]
  else if (hjpeg->InDataLength > hjpeg->JpegInCount)
 8008198:	f240 81b9 	bls.w	800850e <JPEG_Process+0x5da>
    nb_bytes = hjpeg->InDataLength - hjpeg->JpegInCount;
 800819c:	1a52      	subs	r2, r2, r1
  if (((hjpeg->Context &  JPEG_CONTEXT_PAUSE_INPUT) == 0UL) && (nb_bytes > 0UL))
 800819e:	6d61      	ldr	r1, [r4, #84]	@ 0x54
 80081a0:	04cd      	lsls	r5, r1, #19
 80081a2:	f53f aedb 	bmi.w	8007f5c <JPEG_Process+0x28>
 80081a6:	2a00      	cmp	r2, #0
 80081a8:	f43f aed8 	beq.w	8007f5c <JPEG_Process+0x28>
    if (nb_words >= nbRequestWords)
 80081ac:	2a1f      	cmp	r2, #31
    nb_words = nb_bytes / 4UL;
 80081ae:	ea4f 0092 	mov.w	r0, r2, lsr #2
    if (nb_words >= nbRequestWords)
 80081b2:	f200 8248 	bhi.w	8008646 <JPEG_Process+0x712>
      if (nb_words > 0UL)
 80081b6:	2a03      	cmp	r2, #3
 80081b8:	f240 82c0 	bls.w	800873c <JPEG_Process+0x808>
          input_count = hjpeg->JpegInCount;
 80081bc:	6a21      	ldr	r1, [r4, #32]
        for (index = 0; index < nb_words; index++)
 80081be:	2801      	cmp	r0, #1
          hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 80081c0:	69a2      	ldr	r2, [r4, #24]
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 80081c2:	eb02 0501 	add.w	r5, r2, r1
          hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 80081c6:	5c56      	ldrb	r6, [r2, r1]
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 80081c8:	78a9      	ldrb	r1, [r5, #2]
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 80081ca:	786f      	ldrb	r7, [r5, #1]
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 80081cc:	ea4f 4101 	mov.w	r1, r1, lsl #16
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 3UL])) << 24));
 80081d0:	78ed      	ldrb	r5, [r5, #3]
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 80081d2:	ea41 2107 	orr.w	r1, r1, r7, lsl #8
 80081d6:	ea41 0106 	orr.w	r1, r1, r6
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 80081da:	ea41 6105 	orr.w	r1, r1, r5, lsl #24
          hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 80081de:	6419      	str	r1, [r3, #64]	@ 0x40
          hjpeg->JpegInCount += 4UL;
 80081e0:	6a21      	ldr	r1, [r4, #32]
 80081e2:	f101 0104 	add.w	r1, r1, #4
 80081e6:	6221      	str	r1, [r4, #32]
        for (index = 0; index < nb_words; index++)
 80081e8:	f43f aeb8 	beq.w	8007f5c <JPEG_Process+0x28>
          input_count = hjpeg->JpegInCount;
 80081ec:	6a21      	ldr	r1, [r4, #32]
        for (index = 0; index < nb_words; index++)
 80081ee:	2802      	cmp	r0, #2
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 80081f0:	eb02 0501 	add.w	r5, r2, r1
          hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 80081f4:	5c56      	ldrb	r6, [r2, r1]
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 80081f6:	78a9      	ldrb	r1, [r5, #2]
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 80081f8:	786f      	ldrb	r7, [r5, #1]
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 80081fa:	ea4f 4101 	mov.w	r1, r1, lsl #16
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 3UL])) << 24));
 80081fe:	78ed      	ldrb	r5, [r5, #3]
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 8008200:	ea41 2107 	orr.w	r1, r1, r7, lsl #8
 8008204:	ea41 0106 	orr.w	r1, r1, r6
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 8008208:	ea41 6105 	orr.w	r1, r1, r5, lsl #24
          hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 800820c:	6419      	str	r1, [r3, #64]	@ 0x40
          hjpeg->JpegInCount += 4UL;
 800820e:	6a21      	ldr	r1, [r4, #32]
 8008210:	f101 0104 	add.w	r1, r1, #4
 8008214:	6221      	str	r1, [r4, #32]
        for (index = 0; index < nb_words; index++)
 8008216:	f43f aea1 	beq.w	8007f5c <JPEG_Process+0x28>
          input_count = hjpeg->JpegInCount;
 800821a:	6a21      	ldr	r1, [r4, #32]
        for (index = 0; index < nb_words; index++)
 800821c:	2803      	cmp	r0, #3
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 800821e:	eb02 0501 	add.w	r5, r2, r1
          hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 8008222:	5c56      	ldrb	r6, [r2, r1]
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 8008224:	78a9      	ldrb	r1, [r5, #2]
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 8008226:	786f      	ldrb	r7, [r5, #1]
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 8008228:	ea4f 4101 	mov.w	r1, r1, lsl #16
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 3UL])) << 24));
 800822c:	78ed      	ldrb	r5, [r5, #3]
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 800822e:	ea41 2107 	orr.w	r1, r1, r7, lsl #8
 8008232:	ea41 0106 	orr.w	r1, r1, r6
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 8008236:	ea41 6105 	orr.w	r1, r1, r5, lsl #24
          hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 800823a:	6419      	str	r1, [r3, #64]	@ 0x40
          hjpeg->JpegInCount += 4UL;
 800823c:	6a21      	ldr	r1, [r4, #32]
 800823e:	f101 0104 	add.w	r1, r1, #4
 8008242:	6221      	str	r1, [r4, #32]
        for (index = 0; index < nb_words; index++)
 8008244:	f43f ae8a 	beq.w	8007f5c <JPEG_Process+0x28>
          input_count = hjpeg->JpegInCount;
 8008248:	6a21      	ldr	r1, [r4, #32]
        for (index = 0; index < nb_words; index++)
 800824a:	2804      	cmp	r0, #4
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 800824c:	eb02 0501 	add.w	r5, r2, r1
          hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 8008250:	5c56      	ldrb	r6, [r2, r1]
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 8008252:	78a9      	ldrb	r1, [r5, #2]
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 8008254:	786f      	ldrb	r7, [r5, #1]
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 8008256:	ea4f 4101 	mov.w	r1, r1, lsl #16
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 3UL])) << 24));
 800825a:	78ed      	ldrb	r5, [r5, #3]
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 800825c:	ea41 2107 	orr.w	r1, r1, r7, lsl #8
 8008260:	ea41 0106 	orr.w	r1, r1, r6
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 8008264:	ea41 6105 	orr.w	r1, r1, r5, lsl #24
          hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 8008268:	6419      	str	r1, [r3, #64]	@ 0x40
          hjpeg->JpegInCount += 4UL;
 800826a:	6a21      	ldr	r1, [r4, #32]
 800826c:	f101 0104 	add.w	r1, r1, #4
 8008270:	6221      	str	r1, [r4, #32]
        for (index = 0; index < nb_words; index++)
 8008272:	f43f ae73 	beq.w	8007f5c <JPEG_Process+0x28>
          input_count = hjpeg->JpegInCount;
 8008276:	6a21      	ldr	r1, [r4, #32]
        for (index = 0; index < nb_words; index++)
 8008278:	2805      	cmp	r0, #5
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 800827a:	eb02 0501 	add.w	r5, r2, r1
          hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 800827e:	5c56      	ldrb	r6, [r2, r1]
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 8008280:	78a9      	ldrb	r1, [r5, #2]
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 8008282:	786f      	ldrb	r7, [r5, #1]
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 8008284:	ea4f 4101 	mov.w	r1, r1, lsl #16
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 3UL])) << 24));
 8008288:	78ed      	ldrb	r5, [r5, #3]
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 800828a:	ea41 2107 	orr.w	r1, r1, r7, lsl #8
 800828e:	ea41 0106 	orr.w	r1, r1, r6
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 8008292:	ea41 6105 	orr.w	r1, r1, r5, lsl #24
          hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 8008296:	6419      	str	r1, [r3, #64]	@ 0x40
          hjpeg->JpegInCount += 4UL;
 8008298:	6a21      	ldr	r1, [r4, #32]
 800829a:	f101 0104 	add.w	r1, r1, #4
 800829e:	6221      	str	r1, [r4, #32]
        for (index = 0; index < nb_words; index++)
 80082a0:	f43f ae5c 	beq.w	8007f5c <JPEG_Process+0x28>
          input_count = hjpeg->JpegInCount;
 80082a4:	6a21      	ldr	r1, [r4, #32]
        for (index = 0; index < nb_words; index++)
 80082a6:	2807      	cmp	r0, #7
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 80082a8:	eb02 0501 	add.w	r5, r2, r1
          hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 80082ac:	5c56      	ldrb	r6, [r2, r1]
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 80082ae:	78a9      	ldrb	r1, [r5, #2]
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 80082b0:	786f      	ldrb	r7, [r5, #1]
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 80082b2:	ea4f 4101 	mov.w	r1, r1, lsl #16
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 3UL])) << 24));
 80082b6:	78ed      	ldrb	r5, [r5, #3]
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 80082b8:	ea41 2107 	orr.w	r1, r1, r7, lsl #8
 80082bc:	ea41 0106 	orr.w	r1, r1, r6
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 80082c0:	ea41 6105 	orr.w	r1, r1, r5, lsl #24
          hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 80082c4:	6419      	str	r1, [r3, #64]	@ 0x40
          hjpeg->JpegInCount += 4UL;
 80082c6:	6a21      	ldr	r1, [r4, #32]
 80082c8:	f101 0104 	add.w	r1, r1, #4
 80082cc:	6221      	str	r1, [r4, #32]
        for (index = 0; index < nb_words; index++)
 80082ce:	f47f ae45 	bne.w	8007f5c <JPEG_Process+0x28>
          input_count = hjpeg->JpegInCount;
 80082d2:	6a20      	ldr	r0, [r4, #32]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 80082d4:	1881      	adds	r1, r0, r2
        hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 80082d6:	5c85      	ldrb	r5, [r0, r2]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 80082d8:	788a      	ldrb	r2, [r1, #2]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 3UL])) << 24));
 80082da:	78c8      	ldrb	r0, [r1, #3]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 80082dc:	0412      	lsls	r2, r2, #16
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 80082de:	7849      	ldrb	r1, [r1, #1]
 80082e0:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80082e4:	432a      	orrs	r2, r5
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 80082e6:	ea42 6200 	orr.w	r2, r2, r0, lsl #24
        hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 80082ea:	641a      	str	r2, [r3, #64]	@ 0x40
        hjpeg->JpegInCount += 4UL;
 80082ec:	6a22      	ldr	r2, [r4, #32]
 80082ee:	3204      	adds	r2, #4
 80082f0:	6222      	str	r2, [r4, #32]
      for (index = 0; index < nbRequestWords; index++)
 80082f2:	e633      	b.n	8007f5c <JPEG_Process+0x28>
  if ((hjpeg->InDataLength == 0UL) || (nbRequestWords == 0UL))
 80082f4:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 80082f6:	2a00      	cmp	r2, #0
 80082f8:	d073      	beq.n	80083e2 <JPEG_Process+0x4ae>
  else if (hjpeg->InDataLength > hjpeg->JpegInCount)
 80082fa:	6a21      	ldr	r1, [r4, #32]
 80082fc:	428a      	cmp	r2, r1
    nb_bytes = hjpeg->InDataLength - hjpeg->JpegInCount;
 80082fe:	6a21      	ldr	r1, [r4, #32]
  else if (hjpeg->InDataLength > hjpeg->JpegInCount)
 8008300:	f200 8182 	bhi.w	8008608 <JPEG_Process+0x6d4>
  else if (hjpeg->InDataLength == hjpeg->JpegInCount)
 8008304:	428a      	cmp	r2, r1
 8008306:	f040 8104 	bne.w	8008512 <JPEG_Process+0x5de>
    HAL_JPEG_GetDataCallback(hjpeg, hjpeg->JpegInCount);
 800830a:	6a21      	ldr	r1, [r4, #32]
 800830c:	4620      	mov	r0, r4
 800830e:	f7f9 f9e3 	bl	80016d8 <HAL_JPEG_GetDataCallback>
    if (hjpeg->InDataLength > 4UL)
 8008312:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8008314:	2a04      	cmp	r2, #4
 8008316:	d902      	bls.n	800831e <JPEG_Process+0x3ea>
      hjpeg->InDataLength = hjpeg->InDataLength - (hjpeg->InDataLength % 4UL);
 8008318:	f022 0203 	bic.w	r2, r2, #3
 800831c:	62a2      	str	r2, [r4, #40]	@ 0x28
    hjpeg->JpegInCount = 0;
 800831e:	2100      	movs	r1, #0
        hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 8008320:	6823      	ldr	r3, [r4, #0]
    hjpeg->JpegInCount = 0;
 8008322:	6221      	str	r1, [r4, #32]
  if (((hjpeg->Context &  JPEG_CONTEXT_PAUSE_INPUT) == 0UL) && (nb_bytes > 0UL))
 8008324:	6d61      	ldr	r1, [r4, #84]	@ 0x54
 8008326:	04c9      	lsls	r1, r1, #19
 8008328:	f53f ae18 	bmi.w	8007f5c <JPEG_Process+0x28>
 800832c:	2a00      	cmp	r2, #0
 800832e:	f43f ae15 	beq.w	8007f5c <JPEG_Process+0x28>
    if (nb_words >= nbRequestWords)
 8008332:	0891      	lsrs	r1, r2, #2
        hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 8008334:	69a0      	ldr	r0, [r4, #24]
    if (nb_words >= nbRequestWords)
 8008336:	f040 8177 	bne.w	8008628 <JPEG_Process+0x6f4>
          dataword |= (uint32_t)hjpeg->pJpegInBuffPtr[hjpeg->JpegInCount] << (8UL * (index & 0x03UL));
 800833a:	6a21      	ldr	r1, [r4, #32]
        for (index = 0; index < nb_bytes; index++)
 800833c:	2a01      	cmp	r2, #1
          hjpeg->JpegInCount++;
 800833e:	6a25      	ldr	r5, [r4, #32]
          dataword |= (uint32_t)hjpeg->pJpegInBuffPtr[hjpeg->JpegInCount] << (8UL * (index & 0x03UL));
 8008340:	5c41      	ldrb	r1, [r0, r1]
          hjpeg->JpegInCount++;
 8008342:	f105 0501 	add.w	r5, r5, #1
 8008346:	6225      	str	r5, [r4, #32]
        for (index = 0; index < nb_bytes; index++)
 8008348:	d010      	beq.n	800836c <JPEG_Process+0x438>
          dataword |= (uint32_t)hjpeg->pJpegInBuffPtr[hjpeg->JpegInCount] << (8UL * (index & 0x03UL));
 800834a:	6a25      	ldr	r5, [r4, #32]
        for (index = 0; index < nb_bytes; index++)
 800834c:	2a03      	cmp	r2, #3
          dataword |= (uint32_t)hjpeg->pJpegInBuffPtr[hjpeg->JpegInCount] << (8UL * (index & 0x03UL));
 800834e:	5d45      	ldrb	r5, [r0, r5]
 8008350:	ea41 2105 	orr.w	r1, r1, r5, lsl #8
          hjpeg->JpegInCount++;
 8008354:	6a25      	ldr	r5, [r4, #32]
 8008356:	f105 0501 	add.w	r5, r5, #1
 800835a:	6225      	str	r5, [r4, #32]
        for (index = 0; index < nb_bytes; index++)
 800835c:	d106      	bne.n	800836c <JPEG_Process+0x438>
          dataword |= (uint32_t)hjpeg->pJpegInBuffPtr[hjpeg->JpegInCount] << (8UL * (index & 0x03UL));
 800835e:	6a22      	ldr	r2, [r4, #32]
 8008360:	5c80      	ldrb	r0, [r0, r2]
          hjpeg->JpegInCount++;
 8008362:	6a22      	ldr	r2, [r4, #32]
          dataword |= (uint32_t)hjpeg->pJpegInBuffPtr[hjpeg->JpegInCount] << (8UL * (index & 0x03UL));
 8008364:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
          hjpeg->JpegInCount++;
 8008368:	3201      	adds	r2, #1
 800836a:	6222      	str	r2, [r4, #32]
        hjpeg->Instance->DIR = dataword;
 800836c:	6419      	str	r1, [r3, #64]	@ 0x40
 800836e:	e5f5      	b.n	8007f5c <JPEG_Process+0x28>
  if (hjpeg->OutDataLength >= (hjpeg->JpegOutCount + (nbOutputWords * 4UL)))
 8008370:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8008372:	6ae5      	ldr	r5, [r4, #44]	@ 0x2c
 8008374:	3204      	adds	r2, #4
 8008376:	4295      	cmp	r5, r2
 8008378:	f0c0 80cd 	bcc.w	8008516 <JPEG_Process+0x5e2>
      dataword = hjpeg->Instance->DOR;
 800837c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)(dataword & 0x000000FFUL);
 800837e:	69e1      	ldr	r1, [r4, #28]
 8008380:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8008382:	548b      	strb	r3, [r1, r2]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 1UL] = (uint8_t)((dataword & 0x0000FF00UL) >> 8);
 8008384:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8008386:	69e2      	ldr	r2, [r4, #28]
 8008388:	440a      	add	r2, r1
 800838a:	0a19      	lsrs	r1, r3, #8
 800838c:	7051      	strb	r1, [r2, #1]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 2UL] = (uint8_t)((dataword & 0x00FF0000UL) >> 16);
 800838e:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8008390:	69e2      	ldr	r2, [r4, #28]
 8008392:	440a      	add	r2, r1
 8008394:	0c19      	lsrs	r1, r3, #16
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 3UL] = (uint8_t)((dataword & 0xFF000000UL) >> 24);
 8008396:	0e1b      	lsrs	r3, r3, #24
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 2UL] = (uint8_t)((dataword & 0x00FF0000UL) >> 16);
 8008398:	7091      	strb	r1, [r2, #2]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 3UL] = (uint8_t)((dataword & 0xFF000000UL) >> 24);
 800839a:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 800839c:	69e2      	ldr	r2, [r4, #28]
 800839e:	440a      	add	r2, r1
 80083a0:	70d3      	strb	r3, [r2, #3]
      hjpeg->JpegOutCount += 4UL;
 80083a2:	6a63      	ldr	r3, [r4, #36]	@ 0x24
    if (hjpeg->OutDataLength == hjpeg->JpegOutCount)
 80083a4:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
      hjpeg->JpegOutCount += 4UL;
 80083a6:	3304      	adds	r3, #4
 80083a8:	6263      	str	r3, [r4, #36]	@ 0x24
    if (hjpeg->OutDataLength == hjpeg->JpegOutCount)
 80083aa:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80083ac:	429a      	cmp	r2, r3
 80083ae:	f47f aeea 	bne.w	8008186 <JPEG_Process+0x252>
      HAL_JPEG_DataReadyCallback(hjpeg, hjpeg->pJpegOutBuffPtr, hjpeg->JpegOutCount);
 80083b2:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 80083b4:	4620      	mov	r0, r4
 80083b6:	69e1      	ldr	r1, [r4, #28]
 80083b8:	f7f9 f9b2 	bl	8001720 <HAL_JPEG_DataReadyCallback>
  if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_EOCF | JPEG_FLAG_OFTF | JPEG_FLAG_OFNEF) == JPEG_FLAG_EOCF)
 80083bc:	6823      	ldr	r3, [r4, #0]
      hjpeg->JpegOutCount = 0;
 80083be:	6266      	str	r6, [r4, #36]	@ 0x24
 80083c0:	e5d8      	b.n	8007f74 <JPEG_Process+0x40>
      HAL_JPEG_DecodeCpltCallback(hjpeg);
 80083c2:	f7f9 f9bd 	bl	8001740 <HAL_JPEG_DecodeCpltCallback>
 80083c6:	e619      	b.n	8007ffc <JPEG_Process+0xc8>
      __HAL_JPEG_DISABLE_IT(hjpeg, JPEG_INTERRUPT_MASK);
 80083c8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80083ca:	f022 027e 	bic.w	r2, r2, #126	@ 0x7e
 80083ce:	631a      	str	r2, [r3, #48]	@ 0x30
 80083d0:	e5f9      	b.n	8007fc6 <JPEG_Process+0x92>
      HAL_JPEG_DataReadyCallback(hjpeg, hjpeg->pJpegOutBuffPtr, hjpeg->JpegOutCount);
 80083d2:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 80083d4:	4620      	mov	r0, r4
 80083d6:	69e1      	ldr	r1, [r4, #28]
 80083d8:	f7f9 f9a2 	bl	8001720 <HAL_JPEG_DataReadyCallback>
      hjpeg->JpegOutCount = 0;
 80083dc:	2300      	movs	r3, #0
 80083de:	6263      	str	r3, [r4, #36]	@ 0x24
 80083e0:	e5f9      	b.n	8007fd6 <JPEG_Process+0xa2>
  if ((hjpeg->Context & JPEG_CONTEXT_METHOD_MASK) == JPEG_CONTEXT_DMA)
 80083e2:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80083e4:	f002 020c 	and.w	r2, r2, #12
 80083e8:	2a0c      	cmp	r2, #12
      hjpeg->Context |= JPEG_CONTEXT_PAUSE_INPUT;
 80083ea:	6d62      	ldr	r2, [r4, #84]	@ 0x54
  if ((hjpeg->Context & JPEG_CONTEXT_METHOD_MASK) == JPEG_CONTEXT_DMA)
 80083ec:	f000 811e 	beq.w	800862c <JPEG_Process+0x6f8>
  else if ((hjpeg->Context & JPEG_CONTEXT_METHOD_MASK) == JPEG_CONTEXT_IT)
 80083f0:	f002 020c 	and.w	r2, r2, #12
 80083f4:	2a08      	cmp	r2, #8
      hjpeg->Context |= JPEG_CONTEXT_PAUSE_INPUT;
 80083f6:	6d62      	ldr	r2, [r4, #84]	@ 0x54
  else if ((hjpeg->Context & JPEG_CONTEXT_METHOD_MASK) == JPEG_CONTEXT_IT)
 80083f8:	f47f adb0 	bne.w	8007f5c <JPEG_Process+0x28>
      hjpeg->Context |= JPEG_CONTEXT_PAUSE_INPUT;
 80083fc:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8008400:	6562      	str	r2, [r4, #84]	@ 0x54
    __HAL_JPEG_DISABLE_IT(hjpeg, mask);
 8008402:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008404:	f022 0206 	bic.w	r2, r2, #6
 8008408:	631a      	str	r2, [r3, #48]	@ 0x30
  if (((hjpeg->Context &  JPEG_CONTEXT_PAUSE_INPUT) == 0UL) && (nb_bytes > 0UL))
 800840a:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800840c:	e5a6      	b.n	8007f5c <JPEG_Process+0x28>
  else if (hjpeg->OutDataLength > hjpeg->JpegOutCount)
 800840e:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8008410:	4296      	cmp	r6, r2
 8008412:	f67f adaf 	bls.w	8007f74 <JPEG_Process+0x40>
    nb_words = (hjpeg->OutDataLength - hjpeg->JpegOutCount) / 4UL;
 8008416:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8008418:	1a30      	subs	r0, r6, r0
    for (index = 0; index < nb_words; index++)
 800841a:	0880      	lsrs	r0, r0, #2
 800841c:	d020      	beq.n	8008460 <JPEG_Process+0x52c>
 800841e:	4629      	mov	r1, r5
 8008420:	e000      	b.n	8008424 <JPEG_Process+0x4f0>
      dataword = hjpeg->Instance->DOR;
 8008422:	6823      	ldr	r3, [r4, #0]
 8008424:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
    for (index = 0; index < nb_words; index++)
 8008426:	3101      	adds	r1, #1
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)(dataword & 0x000000FFUL);
 8008428:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800842a:	69e6      	ldr	r6, [r4, #28]
    for (index = 0; index < nb_words; index++)
 800842c:	4288      	cmp	r0, r1
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)(dataword & 0x000000FFUL);
 800842e:	54b3      	strb	r3, [r6, r2]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 1UL] = (uint8_t)((dataword & 0x0000FF00UL) >> 8);
 8008430:	6a66      	ldr	r6, [r4, #36]	@ 0x24
 8008432:	69e2      	ldr	r2, [r4, #28]
 8008434:	4432      	add	r2, r6
 8008436:	ea4f 2613 	mov.w	r6, r3, lsr #8
 800843a:	7056      	strb	r6, [r2, #1]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 2UL] = (uint8_t)((dataword & 0x00FF0000UL) >> 16);
 800843c:	6a66      	ldr	r6, [r4, #36]	@ 0x24
 800843e:	69e2      	ldr	r2, [r4, #28]
 8008440:	4432      	add	r2, r6
 8008442:	ea4f 4613 	mov.w	r6, r3, lsr #16
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 3UL] = (uint8_t)((dataword & 0xFF000000UL) >> 24);
 8008446:	ea4f 6313 	mov.w	r3, r3, lsr #24
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 2UL] = (uint8_t)((dataword & 0x00FF0000UL) >> 16);
 800844a:	7096      	strb	r6, [r2, #2]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 3UL] = (uint8_t)((dataword & 0xFF000000UL) >> 24);
 800844c:	6a66      	ldr	r6, [r4, #36]	@ 0x24
 800844e:	69e2      	ldr	r2, [r4, #28]
 8008450:	4432      	add	r2, r6
 8008452:	70d3      	strb	r3, [r2, #3]
      hjpeg->JpegOutCount += 4UL;
 8008454:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8008456:	f103 0304 	add.w	r3, r3, #4
 800845a:	6263      	str	r3, [r4, #36]	@ 0x24
    for (index = 0; index < nb_words; index++)
 800845c:	d1e1      	bne.n	8008422 <JPEG_Process+0x4ee>
    if (hjpeg->OutDataLength == hjpeg->JpegOutCount)
 800845e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008460:	6a63      	ldr	r3, [r4, #36]	@ 0x24
      HAL_JPEG_DataReadyCallback(hjpeg, hjpeg->pJpegOutBuffPtr, hjpeg->JpegOutCount);
 8008462:	69e1      	ldr	r1, [r4, #28]
    if (hjpeg->OutDataLength == hjpeg->JpegOutCount)
 8008464:	429e      	cmp	r6, r3
 8008466:	f000 8161 	beq.w	800872c <JPEG_Process+0x7f8>
      nb_bytes = hjpeg->OutDataLength - hjpeg->JpegOutCount;
 800846a:	f8d4 8024 	ldr.w	r8, [r4, #36]	@ 0x24
      dataword = hjpeg->Instance->DOR;
 800846e:	6823      	ldr	r3, [r4, #0]
      for (index = 0; index < nb_bytes; index++)
 8008470:	ebb6 0008 	subs.w	r0, r6, r8
      dataword = hjpeg->Instance->DOR;
 8008474:	6c5f      	ldr	r7, [r3, #68]	@ 0x44
      for (index = 0; index < nb_bytes; index++)
 8008476:	d00e      	beq.n	8008496 <JPEG_Process+0x562>
        hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)((dataword >> (8UL * (index & 0x3UL))) & 0xFFUL);
 8008478:	f005 0303 	and.w	r3, r5, #3
 800847c:	6a62      	ldr	r2, [r4, #36]	@ 0x24
      for (index = 0; index < nb_bytes; index++)
 800847e:	3501      	adds	r5, #1
        hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)((dataword >> (8UL * (index & 0x3UL))) & 0xFFUL);
 8008480:	00db      	lsls	r3, r3, #3
      for (index = 0; index < nb_bytes; index++)
 8008482:	42a8      	cmp	r0, r5
        hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)((dataword >> (8UL * (index & 0x3UL))) & 0xFFUL);
 8008484:	fa27 f303 	lsr.w	r3, r7, r3
 8008488:	548b      	strb	r3, [r1, r2]
        hjpeg->JpegOutCount++;
 800848a:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800848c:	69e1      	ldr	r1, [r4, #28]
 800848e:	f103 0301 	add.w	r3, r3, #1
 8008492:	6263      	str	r3, [r4, #36]	@ 0x24
      for (index = 0; index < nb_bytes; index++)
 8008494:	d1f0      	bne.n	8008478 <JPEG_Process+0x544>
      nb_bytes = 4UL - nb_bytes;
 8008496:	f108 0804 	add.w	r8, r8, #4
      HAL_JPEG_DataReadyCallback(hjpeg, hjpeg->pJpegOutBuffPtr, hjpeg->JpegOutCount);
 800849a:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800849c:	4620      	mov	r0, r4
      nb_bytes = 4UL - nb_bytes;
 800849e:	eba8 0606 	sub.w	r6, r8, r6
      HAL_JPEG_DataReadyCallback(hjpeg, hjpeg->pJpegOutBuffPtr, hjpeg->JpegOutCount);
 80084a2:	f7f9 f93d 	bl	8001720 <HAL_JPEG_DataReadyCallback>
      hjpeg->JpegOutCount = 0;
 80084a6:	2200      	movs	r2, #0
      for (index = nb_bytes; index < 4UL; index++)
 80084a8:	2e03      	cmp	r6, #3
      hjpeg->JpegOutCount = 0;
 80084aa:	6262      	str	r2, [r4, #36]	@ 0x24
      for (index = nb_bytes; index < 4UL; index++)
 80084ac:	f63f ae6b 	bhi.w	8008186 <JPEG_Process+0x252>
        hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)((dataword >> (8UL * index)) & 0xFFUL);
 80084b0:	ea4f 02c6 	mov.w	r2, r6, lsl #3
 80084b4:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80084b6:	69e0      	ldr	r0, [r4, #28]
 80084b8:	fa27 f502 	lsr.w	r5, r7, r2
 80084bc:	5445      	strb	r5, [r0, r1]
        hjpeg->JpegOutCount++;
 80084be:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80084c0:	f101 0101 	add.w	r1, r1, #1
 80084c4:	6261      	str	r1, [r4, #36]	@ 0x24
      for (index = nb_bytes; index < 4UL; index++)
 80084c6:	f43f ae5e 	beq.w	8008186 <JPEG_Process+0x252>
        hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)((dataword >> (8UL * index)) & 0xFFUL);
 80084ca:	f102 0108 	add.w	r1, r2, #8
 80084ce:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 80084d0:	69e5      	ldr	r5, [r4, #28]
      for (index = nb_bytes; index < 4UL; index++)
 80084d2:	2e02      	cmp	r6, #2
        hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)((dataword >> (8UL * index)) & 0xFFUL);
 80084d4:	fa27 f101 	lsr.w	r1, r7, r1
 80084d8:	5429      	strb	r1, [r5, r0]
        hjpeg->JpegOutCount++;
 80084da:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80084dc:	f101 0101 	add.w	r1, r1, #1
 80084e0:	6261      	str	r1, [r4, #36]	@ 0x24
      for (index = nb_bytes; index < 4UL; index++)
 80084e2:	f43f ae50 	beq.w	8008186 <JPEG_Process+0x252>
        hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)((dataword >> (8UL * index)) & 0xFFUL);
 80084e6:	3210      	adds	r2, #16
 80084e8:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80084ea:	69e0      	ldr	r0, [r4, #28]
 80084ec:	fa27 f202 	lsr.w	r2, r7, r2
 80084f0:	5442      	strb	r2, [r0, r1]
        hjpeg->JpegOutCount++;
 80084f2:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 80084f4:	3201      	adds	r2, #1
 80084f6:	6262      	str	r2, [r4, #36]	@ 0x24
      for (index = nb_bytes; index < 4UL; index++)
 80084f8:	2e00      	cmp	r6, #0
 80084fa:	f47f ae44 	bne.w	8008186 <JPEG_Process+0x252>
        hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)((dataword >> (8UL * index)) & 0xFFUL);
 80084fe:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8008500:	0e3f      	lsrs	r7, r7, #24
 8008502:	69e2      	ldr	r2, [r4, #28]
 8008504:	54d7      	strb	r7, [r2, r3]
        hjpeg->JpegOutCount++;
 8008506:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8008508:	3301      	adds	r3, #1
 800850a:	6263      	str	r3, [r4, #36]	@ 0x24
      for (index = nb_bytes; index < 4UL; index++)
 800850c:	e63b      	b.n	8008186 <JPEG_Process+0x252>
  else if (hjpeg->InDataLength == hjpeg->JpegInCount)
 800850e:	428a      	cmp	r2, r1
 8008510:	d07c      	beq.n	800860c <JPEG_Process+0x6d8>
  if (((hjpeg->Context &  JPEG_CONTEXT_PAUSE_INPUT) == 0UL) && (nb_bytes > 0UL))
 8008512:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008514:	e522      	b.n	8007f5c <JPEG_Process+0x28>
  else if (hjpeg->OutDataLength > hjpeg->JpegOutCount)
 8008516:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8008518:	4295      	cmp	r5, r2
 800851a:	f67f ad2b 	bls.w	8007f74 <JPEG_Process+0x40>
    nb_words = (hjpeg->OutDataLength - hjpeg->JpegOutCount) / 4UL;
 800851e:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8008520:	1a28      	subs	r0, r5, r0
    for (index = 0; index < nb_words; index++)
 8008522:	0880      	lsrs	r0, r0, #2
 8008524:	d020      	beq.n	8008568 <JPEG_Process+0x634>
 8008526:	4631      	mov	r1, r6
 8008528:	e000      	b.n	800852c <JPEG_Process+0x5f8>
      dataword = hjpeg->Instance->DOR;
 800852a:	6823      	ldr	r3, [r4, #0]
 800852c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
    for (index = 0; index < nb_words; index++)
 800852e:	3101      	adds	r1, #1
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)(dataword & 0x000000FFUL);
 8008530:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8008532:	69e5      	ldr	r5, [r4, #28]
    for (index = 0; index < nb_words; index++)
 8008534:	4288      	cmp	r0, r1
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)(dataword & 0x000000FFUL);
 8008536:	54ab      	strb	r3, [r5, r2]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 1UL] = (uint8_t)((dataword & 0x0000FF00UL) >> 8);
 8008538:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 800853a:	69e2      	ldr	r2, [r4, #28]
 800853c:	442a      	add	r2, r5
 800853e:	ea4f 2513 	mov.w	r5, r3, lsr #8
 8008542:	7055      	strb	r5, [r2, #1]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 2UL] = (uint8_t)((dataword & 0x00FF0000UL) >> 16);
 8008544:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 8008546:	69e2      	ldr	r2, [r4, #28]
 8008548:	442a      	add	r2, r5
 800854a:	ea4f 4513 	mov.w	r5, r3, lsr #16
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 3UL] = (uint8_t)((dataword & 0xFF000000UL) >> 24);
 800854e:	ea4f 6313 	mov.w	r3, r3, lsr #24
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 2UL] = (uint8_t)((dataword & 0x00FF0000UL) >> 16);
 8008552:	7095      	strb	r5, [r2, #2]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 3UL] = (uint8_t)((dataword & 0xFF000000UL) >> 24);
 8008554:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 8008556:	69e2      	ldr	r2, [r4, #28]
 8008558:	442a      	add	r2, r5
 800855a:	70d3      	strb	r3, [r2, #3]
      hjpeg->JpegOutCount += 4UL;
 800855c:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800855e:	f103 0304 	add.w	r3, r3, #4
 8008562:	6263      	str	r3, [r4, #36]	@ 0x24
    for (index = 0; index < nb_words; index++)
 8008564:	d1e1      	bne.n	800852a <JPEG_Process+0x5f6>
    if (hjpeg->OutDataLength == hjpeg->JpegOutCount)
 8008566:	6ae5      	ldr	r5, [r4, #44]	@ 0x2c
 8008568:	6a63      	ldr	r3, [r4, #36]	@ 0x24
      HAL_JPEG_DataReadyCallback(hjpeg, hjpeg->pJpegOutBuffPtr, hjpeg->JpegOutCount);
 800856a:	69e1      	ldr	r1, [r4, #28]
    if (hjpeg->OutDataLength == hjpeg->JpegOutCount)
 800856c:	429d      	cmp	r5, r3
 800856e:	f000 80dd 	beq.w	800872c <JPEG_Process+0x7f8>
      nb_bytes = hjpeg->OutDataLength - hjpeg->JpegOutCount;
 8008572:	f8d4 8024 	ldr.w	r8, [r4, #36]	@ 0x24
      dataword = hjpeg->Instance->DOR;
 8008576:	6823      	ldr	r3, [r4, #0]
      for (index = 0; index < nb_bytes; index++)
 8008578:	ebb5 0008 	subs.w	r0, r5, r8
      dataword = hjpeg->Instance->DOR;
 800857c:	6c5f      	ldr	r7, [r3, #68]	@ 0x44
      for (index = 0; index < nb_bytes; index++)
 800857e:	d00e      	beq.n	800859e <JPEG_Process+0x66a>
        hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)((dataword >> (8UL * (index & 0x3UL))) & 0xFFUL);
 8008580:	f006 0303 	and.w	r3, r6, #3
 8008584:	6a62      	ldr	r2, [r4, #36]	@ 0x24
      for (index = 0; index < nb_bytes; index++)
 8008586:	3601      	adds	r6, #1
        hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)((dataword >> (8UL * (index & 0x3UL))) & 0xFFUL);
 8008588:	00db      	lsls	r3, r3, #3
      for (index = 0; index < nb_bytes; index++)
 800858a:	42b0      	cmp	r0, r6
        hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)((dataword >> (8UL * (index & 0x3UL))) & 0xFFUL);
 800858c:	fa27 f303 	lsr.w	r3, r7, r3
 8008590:	548b      	strb	r3, [r1, r2]
        hjpeg->JpegOutCount++;
 8008592:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8008594:	69e1      	ldr	r1, [r4, #28]
 8008596:	f103 0301 	add.w	r3, r3, #1
 800859a:	6263      	str	r3, [r4, #36]	@ 0x24
      for (index = 0; index < nb_bytes; index++)
 800859c:	d1f0      	bne.n	8008580 <JPEG_Process+0x64c>
      nb_bytes = 4UL - nb_bytes;
 800859e:	f108 0804 	add.w	r8, r8, #4
      HAL_JPEG_DataReadyCallback(hjpeg, hjpeg->pJpegOutBuffPtr, hjpeg->JpegOutCount);
 80085a2:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 80085a4:	4620      	mov	r0, r4
 80085a6:	f7f9 f8bb 	bl	8001720 <HAL_JPEG_DataReadyCallback>
      nb_bytes = 4UL - nb_bytes;
 80085aa:	eba8 0305 	sub.w	r3, r8, r5
      hjpeg->JpegOutCount = 0;
 80085ae:	2200      	movs	r2, #0
      for (index = nb_bytes; index < 4UL; index++)
 80085b0:	2b03      	cmp	r3, #3
      hjpeg->JpegOutCount = 0;
 80085b2:	6262      	str	r2, [r4, #36]	@ 0x24
      for (index = nb_bytes; index < 4UL; index++)
 80085b4:	f63f ade7 	bhi.w	8008186 <JPEG_Process+0x252>
        hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)((dataword >> (8UL * index)) & 0xFFUL);
 80085b8:	ea4f 02c3 	mov.w	r2, r3, lsl #3
 80085bc:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80085be:	69e0      	ldr	r0, [r4, #28]
 80085c0:	fa27 f502 	lsr.w	r5, r7, r2
 80085c4:	5445      	strb	r5, [r0, r1]
        hjpeg->JpegOutCount++;
 80085c6:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80085c8:	f101 0101 	add.w	r1, r1, #1
 80085cc:	6261      	str	r1, [r4, #36]	@ 0x24
      for (index = nb_bytes; index < 4UL; index++)
 80085ce:	f43f adda 	beq.w	8008186 <JPEG_Process+0x252>
        hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)((dataword >> (8UL * index)) & 0xFFUL);
 80085d2:	f102 0108 	add.w	r1, r2, #8
 80085d6:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 80085d8:	69e5      	ldr	r5, [r4, #28]
      for (index = nb_bytes; index < 4UL; index++)
 80085da:	2b02      	cmp	r3, #2
        hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)((dataword >> (8UL * index)) & 0xFFUL);
 80085dc:	fa27 f101 	lsr.w	r1, r7, r1
 80085e0:	5429      	strb	r1, [r5, r0]
        hjpeg->JpegOutCount++;
 80085e2:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80085e4:	f101 0101 	add.w	r1, r1, #1
 80085e8:	6261      	str	r1, [r4, #36]	@ 0x24
      for (index = nb_bytes; index < 4UL; index++)
 80085ea:	f43f adcc 	beq.w	8008186 <JPEG_Process+0x252>
        hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)((dataword >> (8UL * index)) & 0xFFUL);
 80085ee:	3210      	adds	r2, #16
 80085f0:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80085f2:	69e0      	ldr	r0, [r4, #28]
 80085f4:	fa27 f202 	lsr.w	r2, r7, r2
 80085f8:	5442      	strb	r2, [r0, r1]
        hjpeg->JpegOutCount++;
 80085fa:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 80085fc:	3201      	adds	r2, #1
 80085fe:	6262      	str	r2, [r4, #36]	@ 0x24
      for (index = nb_bytes; index < 4UL; index++)
 8008600:	2b00      	cmp	r3, #0
 8008602:	f43f af7c 	beq.w	80084fe <JPEG_Process+0x5ca>
 8008606:	e5be      	b.n	8008186 <JPEG_Process+0x252>
    nb_bytes = hjpeg->InDataLength - hjpeg->JpegInCount;
 8008608:	1a52      	subs	r2, r2, r1
 800860a:	e68b      	b.n	8008324 <JPEG_Process+0x3f0>
    HAL_JPEG_GetDataCallback(hjpeg, hjpeg->JpegInCount);
 800860c:	6a21      	ldr	r1, [r4, #32]
 800860e:	4620      	mov	r0, r4
 8008610:	f7f9 f862 	bl	80016d8 <HAL_JPEG_GetDataCallback>
    if (hjpeg->InDataLength > 4UL)
 8008614:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8008616:	2a04      	cmp	r2, #4
 8008618:	d902      	bls.n	8008620 <JPEG_Process+0x6ec>
      hjpeg->InDataLength = hjpeg->InDataLength - (hjpeg->InDataLength % 4UL);
 800861a:	f022 0203 	bic.w	r2, r2, #3
 800861e:	62a2      	str	r2, [r4, #40]	@ 0x28
    hjpeg->JpegInCount = 0;
 8008620:	2100      	movs	r1, #0
          hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 8008622:	6823      	ldr	r3, [r4, #0]
    hjpeg->JpegInCount = 0;
 8008624:	6221      	str	r1, [r4, #32]
    nb_bytes = hjpeg->InDataLength;
 8008626:	e5ba      	b.n	800819e <JPEG_Process+0x26a>
        input_count = hjpeg->JpegInCount;
 8008628:	6a22      	ldr	r2, [r4, #32]
 800862a:	e653      	b.n	80082d4 <JPEG_Process+0x3a0>
      hjpeg->Context |= JPEG_CONTEXT_PAUSE_INPUT;
 800862c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8008630:	6562      	str	r2, [r4, #84]	@ 0x54
  if (((hjpeg->Context &  JPEG_CONTEXT_PAUSE_INPUT) == 0UL) && (nb_bytes > 0UL))
 8008632:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008634:	e492      	b.n	8007f5c <JPEG_Process+0x28>
      HAL_JPEG_DataReadyCallback(hjpeg, hjpeg->pJpegOutBuffPtr, hjpeg->JpegOutCount);
 8008636:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8008638:	4620      	mov	r0, r4
 800863a:	69e1      	ldr	r1, [r4, #28]
 800863c:	f7f9 f870 	bl	8001720 <HAL_JPEG_DataReadyCallback>
  if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_EOCF | JPEG_FLAG_OFTF | JPEG_FLAG_OFNEF) == JPEG_FLAG_EOCF)
 8008640:	6823      	ldr	r3, [r4, #0]
      hjpeg->JpegOutCount = 0;
 8008642:	6265      	str	r5, [r4, #36]	@ 0x24
 8008644:	e496      	b.n	8007f74 <JPEG_Process+0x40>
        hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 8008646:	69a2      	ldr	r2, [r4, #24]
        input_count = hjpeg->JpegInCount;
 8008648:	6a21      	ldr	r1, [r4, #32]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 800864a:	1850      	adds	r0, r2, r1
        hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 800864c:	5c55      	ldrb	r5, [r2, r1]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 800864e:	7881      	ldrb	r1, [r0, #2]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 8008650:	7846      	ldrb	r6, [r0, #1]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 8008652:	0409      	lsls	r1, r1, #16
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 3UL])) << 24));
 8008654:	78c0      	ldrb	r0, [r0, #3]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 8008656:	ea41 2106 	orr.w	r1, r1, r6, lsl #8
 800865a:	4329      	orrs	r1, r5
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 800865c:	ea41 6100 	orr.w	r1, r1, r0, lsl #24
        hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 8008660:	6419      	str	r1, [r3, #64]	@ 0x40
        hjpeg->JpegInCount += 4UL;
 8008662:	6a21      	ldr	r1, [r4, #32]
 8008664:	3104      	adds	r1, #4
 8008666:	6221      	str	r1, [r4, #32]
        input_count = hjpeg->JpegInCount;
 8008668:	6a21      	ldr	r1, [r4, #32]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 800866a:	1850      	adds	r0, r2, r1
        hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 800866c:	5c55      	ldrb	r5, [r2, r1]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 800866e:	7881      	ldrb	r1, [r0, #2]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 8008670:	7846      	ldrb	r6, [r0, #1]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 8008672:	0409      	lsls	r1, r1, #16
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 3UL])) << 24));
 8008674:	78c0      	ldrb	r0, [r0, #3]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 8008676:	ea41 2106 	orr.w	r1, r1, r6, lsl #8
 800867a:	4329      	orrs	r1, r5
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 800867c:	ea41 6100 	orr.w	r1, r1, r0, lsl #24
        hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 8008680:	6419      	str	r1, [r3, #64]	@ 0x40
        hjpeg->JpegInCount += 4UL;
 8008682:	6a21      	ldr	r1, [r4, #32]
 8008684:	3104      	adds	r1, #4
 8008686:	6221      	str	r1, [r4, #32]
        input_count = hjpeg->JpegInCount;
 8008688:	6a21      	ldr	r1, [r4, #32]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 800868a:	1850      	adds	r0, r2, r1
        hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 800868c:	5c55      	ldrb	r5, [r2, r1]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 800868e:	7881      	ldrb	r1, [r0, #2]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 8008690:	7846      	ldrb	r6, [r0, #1]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 8008692:	0409      	lsls	r1, r1, #16
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 3UL])) << 24));
 8008694:	78c0      	ldrb	r0, [r0, #3]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 8008696:	ea41 2106 	orr.w	r1, r1, r6, lsl #8
 800869a:	4329      	orrs	r1, r5
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 800869c:	ea41 6100 	orr.w	r1, r1, r0, lsl #24
        hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 80086a0:	6419      	str	r1, [r3, #64]	@ 0x40
        hjpeg->JpegInCount += 4UL;
 80086a2:	6a21      	ldr	r1, [r4, #32]
 80086a4:	3104      	adds	r1, #4
 80086a6:	6221      	str	r1, [r4, #32]
        input_count = hjpeg->JpegInCount;
 80086a8:	6a21      	ldr	r1, [r4, #32]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 80086aa:	1850      	adds	r0, r2, r1
        hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 80086ac:	5c55      	ldrb	r5, [r2, r1]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 80086ae:	7881      	ldrb	r1, [r0, #2]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 80086b0:	7846      	ldrb	r6, [r0, #1]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 80086b2:	0409      	lsls	r1, r1, #16
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 3UL])) << 24));
 80086b4:	78c0      	ldrb	r0, [r0, #3]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 80086b6:	ea41 2106 	orr.w	r1, r1, r6, lsl #8
 80086ba:	4329      	orrs	r1, r5
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 80086bc:	ea41 6100 	orr.w	r1, r1, r0, lsl #24
        hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 80086c0:	6419      	str	r1, [r3, #64]	@ 0x40
        hjpeg->JpegInCount += 4UL;
 80086c2:	6a21      	ldr	r1, [r4, #32]
 80086c4:	3104      	adds	r1, #4
 80086c6:	6221      	str	r1, [r4, #32]
        input_count = hjpeg->JpegInCount;
 80086c8:	6a21      	ldr	r1, [r4, #32]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 80086ca:	1850      	adds	r0, r2, r1
        hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 80086cc:	5c55      	ldrb	r5, [r2, r1]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 80086ce:	7881      	ldrb	r1, [r0, #2]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 80086d0:	7846      	ldrb	r6, [r0, #1]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 80086d2:	0409      	lsls	r1, r1, #16
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 3UL])) << 24));
 80086d4:	78c0      	ldrb	r0, [r0, #3]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 80086d6:	ea41 2106 	orr.w	r1, r1, r6, lsl #8
 80086da:	4329      	orrs	r1, r5
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 80086dc:	ea41 6100 	orr.w	r1, r1, r0, lsl #24
        hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 80086e0:	6419      	str	r1, [r3, #64]	@ 0x40
        hjpeg->JpegInCount += 4UL;
 80086e2:	6a21      	ldr	r1, [r4, #32]
 80086e4:	3104      	adds	r1, #4
 80086e6:	6221      	str	r1, [r4, #32]
        input_count = hjpeg->JpegInCount;
 80086e8:	6a21      	ldr	r1, [r4, #32]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 80086ea:	1850      	adds	r0, r2, r1
        hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 80086ec:	5c55      	ldrb	r5, [r2, r1]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 80086ee:	7881      	ldrb	r1, [r0, #2]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 80086f0:	7846      	ldrb	r6, [r0, #1]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 80086f2:	0409      	lsls	r1, r1, #16
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 3UL])) << 24));
 80086f4:	78c0      	ldrb	r0, [r0, #3]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 80086f6:	ea41 2106 	orr.w	r1, r1, r6, lsl #8
 80086fa:	4329      	orrs	r1, r5
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 80086fc:	ea41 6100 	orr.w	r1, r1, r0, lsl #24
        hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 8008700:	6419      	str	r1, [r3, #64]	@ 0x40
        hjpeg->JpegInCount += 4UL;
 8008702:	6a21      	ldr	r1, [r4, #32]
 8008704:	3104      	adds	r1, #4
 8008706:	6221      	str	r1, [r4, #32]
        input_count = hjpeg->JpegInCount;
 8008708:	6a21      	ldr	r1, [r4, #32]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 800870a:	1850      	adds	r0, r2, r1
        hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 800870c:	5c55      	ldrb	r5, [r2, r1]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 800870e:	7881      	ldrb	r1, [r0, #2]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 8008710:	7846      	ldrb	r6, [r0, #1]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 8008712:	0409      	lsls	r1, r1, #16
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 3UL])) << 24));
 8008714:	78c0      	ldrb	r0, [r0, #3]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 8008716:	ea41 2106 	orr.w	r1, r1, r6, lsl #8
 800871a:	4329      	orrs	r1, r5
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 800871c:	ea41 6100 	orr.w	r1, r1, r0, lsl #24
        hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 8008720:	6419      	str	r1, [r3, #64]	@ 0x40
        hjpeg->JpegInCount += 4UL;
 8008722:	6a21      	ldr	r1, [r4, #32]
 8008724:	3104      	adds	r1, #4
 8008726:	6221      	str	r1, [r4, #32]
        input_count = hjpeg->JpegInCount;
 8008728:	6a20      	ldr	r0, [r4, #32]
        hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 800872a:	e5d3      	b.n	80082d4 <JPEG_Process+0x3a0>
      HAL_JPEG_DataReadyCallback(hjpeg, hjpeg->pJpegOutBuffPtr, hjpeg->JpegOutCount);
 800872c:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800872e:	4620      	mov	r0, r4
 8008730:	f7f8 fff6 	bl	8001720 <HAL_JPEG_DataReadyCallback>
      hjpeg->JpegOutCount = 0;
 8008734:	2200      	movs	r2, #0
  if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_EOCF | JPEG_FLAG_OFTF | JPEG_FLAG_OFNEF) == JPEG_FLAG_EOCF)
 8008736:	6823      	ldr	r3, [r4, #0]
      hjpeg->JpegOutCount = 0;
 8008738:	6262      	str	r2, [r4, #36]	@ 0x24
 800873a:	e41b      	b.n	8007f74 <JPEG_Process+0x40>
          dataword |= (uint32_t)hjpeg->pJpegInBuffPtr[hjpeg->JpegInCount] << (8UL * (index & 0x03UL));
 800873c:	6a21      	ldr	r1, [r4, #32]
        for (index = 0; index < nb_bytes; index++)
 800873e:	2a01      	cmp	r2, #1
          hjpeg->JpegInCount++;
 8008740:	6a20      	ldr	r0, [r4, #32]
          dataword |= (uint32_t)hjpeg->pJpegInBuffPtr[hjpeg->JpegInCount] << (8UL * (index & 0x03UL));
 8008742:	69a5      	ldr	r5, [r4, #24]
          hjpeg->JpegInCount++;
 8008744:	f100 0001 	add.w	r0, r0, #1
          dataword |= (uint32_t)hjpeg->pJpegInBuffPtr[hjpeg->JpegInCount] << (8UL * (index & 0x03UL));
 8008748:	5c69      	ldrb	r1, [r5, r1]
          hjpeg->JpegInCount++;
 800874a:	6220      	str	r0, [r4, #32]
        for (index = 0; index < nb_bytes; index++)
 800874c:	f43f ae0e 	beq.w	800836c <JPEG_Process+0x438>
          dataword |= (uint32_t)hjpeg->pJpegInBuffPtr[hjpeg->JpegInCount] << (8UL * (index & 0x03UL));
 8008750:	6a20      	ldr	r0, [r4, #32]
        for (index = 0; index < nb_bytes; index++)
 8008752:	2a03      	cmp	r2, #3
          dataword |= (uint32_t)hjpeg->pJpegInBuffPtr[hjpeg->JpegInCount] << (8UL * (index & 0x03UL));
 8008754:	5c28      	ldrb	r0, [r5, r0]
 8008756:	ea41 2100 	orr.w	r1, r1, r0, lsl #8
          hjpeg->JpegInCount++;
 800875a:	6a20      	ldr	r0, [r4, #32]
 800875c:	f100 0001 	add.w	r0, r0, #1
 8008760:	6220      	str	r0, [r4, #32]
        for (index = 0; index < nb_bytes; index++)
 8008762:	f47f ae03 	bne.w	800836c <JPEG_Process+0x438>
          dataword |= (uint32_t)hjpeg->pJpegInBuffPtr[hjpeg->JpegInCount] << (8UL * (index & 0x03UL));
 8008766:	6a22      	ldr	r2, [r4, #32]
 8008768:	5ca8      	ldrb	r0, [r5, r2]
          hjpeg->JpegInCount++;
 800876a:	6a22      	ldr	r2, [r4, #32]
          dataword |= (uint32_t)hjpeg->pJpegInBuffPtr[hjpeg->JpegInCount] << (8UL * (index & 0x03UL));
 800876c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
          hjpeg->JpegInCount++;
 8008770:	3201      	adds	r2, #1
 8008772:	6222      	str	r2, [r4, #32]
        hjpeg->Instance->DIR = dataword;
 8008774:	e5fa      	b.n	800836c <JPEG_Process+0x438>
 8008776:	bf00      	nop

08008778 <HAL_JPEG_IRQHandler>:
{
 8008778:	b538      	push	{r3, r4, r5, lr}
  switch (hjpeg->State)
 800877a:	f890 304d 	ldrb.w	r3, [r0, #77]	@ 0x4d
 800877e:	3b03      	subs	r3, #3
 8008780:	2b01      	cmp	r3, #1
 8008782:	d900      	bls.n	8008786 <HAL_JPEG_IRQHandler+0xe>
}
 8008784:	bd38      	pop	{r3, r4, r5, pc}
      if ((hjpeg->Context & JPEG_CONTEXT_METHOD_MASK) == JPEG_CONTEXT_IT)
 8008786:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 8008788:	4604      	mov	r4, r0
 800878a:	f003 030c 	and.w	r3, r3, #12
 800878e:	2b08      	cmp	r3, #8
 8008790:	d050      	beq.n	8008834 <HAL_JPEG_IRQHandler+0xbc>
      else if ((hjpeg->Context & JPEG_CONTEXT_METHOD_MASK) == JPEG_CONTEXT_DMA)
 8008792:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 8008794:	f003 030c 	and.w	r3, r3, #12
 8008798:	2b0c      	cmp	r3, #12
 800879a:	d1f3      	bne.n	8008784 <HAL_JPEG_IRQHandler+0xc>
  if ((hjpeg->Context & JPEG_CONTEXT_OPERATION_MASK) == JPEG_CONTEXT_DECODE)
 800879c:	6d42      	ldr	r2, [r0, #84]	@ 0x54
    if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_HPDF) != 0UL)
 800879e:	6803      	ldr	r3, [r0, #0]
  if ((hjpeg->Context & JPEG_CONTEXT_OPERATION_MASK) == JPEG_CONTEXT_DECODE)
 80087a0:	f002 0203 	and.w	r2, r2, #3
 80087a4:	2a02      	cmp	r2, #2
 80087a6:	d049      	beq.n	800883c <HAL_JPEG_IRQHandler+0xc4>
  if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_EOCF) != 0UL)
 80087a8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80087aa:	0692      	lsls	r2, r2, #26
 80087ac:	d5ea      	bpl.n	8008784 <HAL_JPEG_IRQHandler+0xc>
    hjpeg->Context |= JPEG_CONTEXT_ENDING_DMA;
 80087ae:	6d62      	ldr	r2, [r4, #84]	@ 0x54
    if (hjpeg->hdmain->State == HAL_MDMA_STATE_BUSY)
 80087b0:	6b20      	ldr	r0, [r4, #48]	@ 0x30
    hjpeg->Context |= JPEG_CONTEXT_ENDING_DMA;
 80087b2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80087b6:	6562      	str	r2, [r4, #84]	@ 0x54
    hjpeg->Instance->CONFR0 &=  ~JPEG_CONFR0_START;
 80087b8:	681a      	ldr	r2, [r3, #0]
 80087ba:	f022 0201 	bic.w	r2, r2, #1
 80087be:	601a      	str	r2, [r3, #0]
    __HAL_JPEG_DISABLE_IT(hjpeg, JPEG_INTERRUPT_MASK);
 80087c0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80087c2:	f022 027e 	bic.w	r2, r2, #126	@ 0x7e
 80087c6:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_JPEG_CLEAR_FLAG(hjpeg, JPEG_FLAG_ALL);
 80087c8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80087ca:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 80087ce:	639a      	str	r2, [r3, #56]	@ 0x38
    if (hjpeg->hdmain->State == HAL_MDMA_STATE_BUSY)
 80087d0:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 80087d4:	2b02      	cmp	r3, #2
 80087d6:	d054      	beq.n	8008882 <HAL_JPEG_IRQHandler+0x10a>
    if (hjpeg->hdmaout->State == HAL_MDMA_STATE_BUSY)
 80087d8:	6b60      	ldr	r0, [r4, #52]	@ 0x34
 80087da:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 80087de:	2b02      	cmp	r3, #2
 80087e0:	d043      	beq.n	800886a <HAL_JPEG_IRQHandler+0xf2>
  hjpeg->JpegOutCount = hjpeg->OutDataLength - (hjpeg->hdmaout->Instance->CBNDTR & MDMA_CBNDTR_BNDT);
 80087e2:	6803      	ldr	r3, [r0, #0]
 80087e4:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 80087e6:	695b      	ldr	r3, [r3, #20]
 80087e8:	f3c3 0310 	ubfx	r3, r3, #0, #17
 80087ec:	1ad3      	subs	r3, r2, r3
 80087ee:	6263      	str	r3, [r4, #36]	@ 0x24
  if (hjpeg->JpegOutCount == hjpeg->OutDataLength)
 80087f0:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80087f2:	429a      	cmp	r2, r3
 80087f4:	d048      	beq.n	8008888 <HAL_JPEG_IRQHandler+0x110>
  if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_OFNEF) == 0UL)
 80087f6:	6822      	ldr	r2, [r4, #0]
 80087f8:	6b55      	ldr	r5, [r2, #52]	@ 0x34
 80087fa:	f015 0510 	ands.w	r5, r5, #16
 80087fe:	d138      	bne.n	8008872 <HAL_JPEG_IRQHandler+0xfa>
    if (hjpeg->JpegOutCount > 0UL)
 8008800:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8008802:	2b00      	cmp	r3, #0
 8008804:	d14b      	bne.n	800889e <HAL_JPEG_IRQHandler+0x126>
    hjpeg->Instance->CONFR0 &=  ~JPEG_CONFR0_START;
 8008806:	6813      	ldr	r3, [r2, #0]
    __HAL_UNLOCK(hjpeg);
 8008808:	2000      	movs	r0, #0
    hjpeg->State = HAL_JPEG_STATE_READY;
 800880a:	2101      	movs	r1, #1
    hjpeg->Instance->CONFR0 &=  ~JPEG_CONFR0_START;
 800880c:	f023 0301 	bic.w	r3, r3, #1
 8008810:	6013      	str	r3, [r2, #0]
    tmpContext = hjpeg->Context;
 8008812:	6d63      	ldr	r3, [r4, #84]	@ 0x54
    hjpeg->Context &= (JPEG_CONTEXT_CONF_ENCODING | JPEG_CONTEXT_CUSTOM_TABLES);
 8008814:	6d62      	ldr	r2, [r4, #84]	@ 0x54
    if ((tmpContext & JPEG_CONTEXT_OPERATION_MASK) == JPEG_CONTEXT_DECODE)
 8008816:	f003 0303 	and.w	r3, r3, #3
    __HAL_UNLOCK(hjpeg);
 800881a:	f884 004c 	strb.w	r0, [r4, #76]	@ 0x4c
    hjpeg->Context &= (JPEG_CONTEXT_CONF_ENCODING | JPEG_CONTEXT_CUSTOM_TABLES);
 800881e:	f402 4282 	and.w	r2, r2, #16640	@ 0x4100
      HAL_JPEG_DecodeCpltCallback(hjpeg);
 8008822:	4620      	mov	r0, r4
    if ((tmpContext & JPEG_CONTEXT_OPERATION_MASK) == JPEG_CONTEXT_DECODE)
 8008824:	2b02      	cmp	r3, #2
    hjpeg->Context &= (JPEG_CONTEXT_CONF_ENCODING | JPEG_CONTEXT_CUSTOM_TABLES);
 8008826:	6562      	str	r2, [r4, #84]	@ 0x54
    hjpeg->State = HAL_JPEG_STATE_READY;
 8008828:	f884 104d 	strb.w	r1, [r4, #77]	@ 0x4d
    if ((tmpContext & JPEG_CONTEXT_OPERATION_MASK) == JPEG_CONTEXT_DECODE)
 800882c:	d034      	beq.n	8008898 <HAL_JPEG_IRQHandler+0x120>
      HAL_JPEG_EncodeCpltCallback(hjpeg);
 800882e:	f7ff fa31 	bl	8007c94 <HAL_JPEG_EncodeCpltCallback>
}
 8008832:	bd38      	pop	{r3, r4, r5, pc}
 8008834:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
        (void) JPEG_Process(hjpeg);
 8008838:	f7ff bb7c 	b.w	8007f34 <JPEG_Process>
    if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_HPDF) != 0UL)
 800883c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800883e:	0651      	lsls	r1, r2, #25
 8008840:	d5b2      	bpl.n	80087a8 <HAL_JPEG_IRQHandler+0x30>
      (void) HAL_JPEG_GetInfo(hjpeg, &hjpeg->Conf);
 8008842:	1d05      	adds	r5, r0, #4
  if ((hjpeg == NULL) || (pInfo == NULL))
 8008844:	4629      	mov	r1, r5
 8008846:	f7fe ffd7 	bl	80077f8 <HAL_JPEG_GetInfo.part.0>
      hjpeg->Conf.ImageQuality = 0;
 800884a:	2300      	movs	r3, #0
      HAL_JPEG_InfoReadyCallback(hjpeg, &hjpeg->Conf);
 800884c:	4629      	mov	r1, r5
 800884e:	4620      	mov	r0, r4
      hjpeg->Conf.ImageQuality = 0;
 8008850:	6163      	str	r3, [r4, #20]
      HAL_JPEG_InfoReadyCallback(hjpeg, &hjpeg->Conf);
 8008852:	f7f8 ff3f 	bl	80016d4 <HAL_JPEG_InfoReadyCallback>
      __HAL_JPEG_DISABLE_IT(hjpeg, JPEG_IT_HPD);
 8008856:	6823      	ldr	r3, [r4, #0]
 8008858:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800885a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800885e:	631a      	str	r2, [r3, #48]	@ 0x30
      __HAL_JPEG_CLEAR_FLAG(hjpeg, JPEG_FLAG_HPDF);
 8008860:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008862:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008866:	639a      	str	r2, [r3, #56]	@ 0x38
 8008868:	e79e      	b.n	80087a8 <HAL_JPEG_IRQHandler+0x30>
}
 800886a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      (void) HAL_MDMA_Abort_IT(hjpeg->hdmaout);
 800886e:	f000 b92f 	b.w	8008ad0 <HAL_MDMA_Abort_IT>
  else if ((hjpeg->Context &  JPEG_CONTEXT_PAUSE_OUTPUT) == 0UL)
 8008872:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8008874:	049b      	lsls	r3, r3, #18
 8008876:	d485      	bmi.n	8008784 <HAL_JPEG_IRQHandler+0xc>
    JPEG_DMA_PollResidualData(hjpeg);
 8008878:	4620      	mov	r0, r4
}
 800887a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    JPEG_DMA_PollResidualData(hjpeg);
 800887e:	f7ff ba75 	b.w	8007d6c <JPEG_DMA_PollResidualData>
      (void) HAL_MDMA_Abort_IT(hjpeg->hdmain);
 8008882:	f000 f925 	bl	8008ad0 <HAL_MDMA_Abort_IT>
 8008886:	e7a7      	b.n	80087d8 <HAL_JPEG_IRQHandler+0x60>
    HAL_JPEG_DataReadyCallback(hjpeg, hjpeg->pJpegOutBuffPtr, hjpeg->JpegOutCount);
 8008888:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800888a:	4620      	mov	r0, r4
 800888c:	69e1      	ldr	r1, [r4, #28]
 800888e:	f7f8 ff47 	bl	8001720 <HAL_JPEG_DataReadyCallback>
    hjpeg->JpegOutCount = 0;
 8008892:	2300      	movs	r3, #0
 8008894:	6263      	str	r3, [r4, #36]	@ 0x24
 8008896:	e7ae      	b.n	80087f6 <HAL_JPEG_IRQHandler+0x7e>
      HAL_JPEG_DecodeCpltCallback(hjpeg);
 8008898:	f7f8 ff52 	bl	8001740 <HAL_JPEG_DecodeCpltCallback>
}
 800889c:	bd38      	pop	{r3, r4, r5, pc}
      HAL_JPEG_DataReadyCallback(hjpeg, hjpeg->pJpegOutBuffPtr, hjpeg->JpegOutCount);
 800889e:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 80088a0:	4620      	mov	r0, r4
 80088a2:	69e1      	ldr	r1, [r4, #28]
 80088a4:	f7f8 ff3c 	bl	8001720 <HAL_JPEG_DataReadyCallback>
    hjpeg->Instance->CONFR0 &=  ~JPEG_CONFR0_START;
 80088a8:	6822      	ldr	r2, [r4, #0]
      hjpeg->JpegOutCount = 0;
 80088aa:	6265      	str	r5, [r4, #36]	@ 0x24
 80088ac:	e7ab      	b.n	8008806 <HAL_JPEG_IRQHandler+0x8e>
 80088ae:	bf00      	nop

080088b0 <HAL_MDMA_Init>:
  * @param  hmdma: Pointer to a MDMA_HandleTypeDef structure that contains
  *               the configuration information for the specified MDMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MDMA_Init(MDMA_HandleTypeDef *hmdma)
{
 80088b0:	b538      	push	{r3, r4, r5, lr}
 80088b2:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80088b4:	f7fa fe18 	bl	80034e8 <HAL_GetTick>

  /* Check the MDMA peripheral handle */
  if(hmdma == NULL)
 80088b8:	2c00      	cmp	r4, #0
 80088ba:	d058      	beq.n	800896e <HAL_MDMA_Init+0xbe>

  /* Change MDMA peripheral state */
  hmdma->State = HAL_MDMA_STATE_BUSY;

  /* Disable the MDMA channel */
  __HAL_MDMA_DISABLE(hmdma);
 80088bc:	6823      	ldr	r3, [r4, #0]
  hmdma->State = HAL_MDMA_STATE_BUSY;
 80088be:	2202      	movs	r2, #2
  __HAL_UNLOCK(hmdma);
 80088c0:	2100      	movs	r1, #0
 80088c2:	4605      	mov	r5, r0
  hmdma->State = HAL_MDMA_STATE_BUSY;
 80088c4:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
  __HAL_UNLOCK(hmdma);
 80088c8:	f884 103c 	strb.w	r1, [r4, #60]	@ 0x3c
  __HAL_MDMA_DISABLE(hmdma);
 80088cc:	68da      	ldr	r2, [r3, #12]
 80088ce:	f022 0201 	bic.w	r2, r2, #1
 80088d2:	60da      	str	r2, [r3, #12]

  /* Check if the MDMA channel is effectively disabled */
  while((hmdma->Instance->CCR & MDMA_CCR_EN) != 0U)
 80088d4:	e005      	b.n	80088e2 <HAL_MDMA_Init+0x32>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_MDMA_ABORT)
 80088d6:	f7fa fe07 	bl	80034e8 <HAL_GetTick>
 80088da:	1b43      	subs	r3, r0, r5
 80088dc:	2b05      	cmp	r3, #5
 80088de:	d841      	bhi.n	8008964 <HAL_MDMA_Init+0xb4>
  while((hmdma->Instance->CCR & MDMA_CCR_EN) != 0U)
 80088e0:	6823      	ldr	r3, [r4, #0]
 80088e2:	68da      	ldr	r2, [r3, #12]
 80088e4:	07d2      	lsls	r2, r2, #31
 80088e6:	d4f6      	bmi.n	80088d6 <HAL_MDMA_Init+0x26>
  /* Write new CTCR Register value */
  hmdma->Instance->CTCR =  hmdma->Init.SourceInc      | hmdma->Init.DestinationInc | \
                           hmdma->Init.SourceDataSize | hmdma->Init.DestDataSize   | \
                           hmdma->Init.DataAlignment  | hmdma->Init.SourceBurst    | \
                           hmdma->Init.DestBurst                                   | \
                           ((hmdma->Init.BufferTransferLength - 1U) << MDMA_CTCR_TLEN_Pos) | \
 80088e8:	e9d4 2505 	ldrd	r2, r5, [r4, #20]
 80088ec:	69e0      	ldr	r0, [r4, #28]
 80088ee:	432a      	orrs	r2, r5
  hmdma->Instance->CCR = hmdma->Init.Priority  | hmdma->Init.Endianness;
 80088f0:	68e1      	ldr	r1, [r4, #12]
 80088f2:	6925      	ldr	r5, [r4, #16]
                           ((hmdma->Init.BufferTransferLength - 1U) << MDMA_CTCR_TLEN_Pos) | \
 80088f4:	4302      	orrs	r2, r0
 80088f6:	6a20      	ldr	r0, [r4, #32]
  hmdma->Instance->CCR = hmdma->Init.Priority  | hmdma->Init.Endianness;
 80088f8:	4329      	orrs	r1, r5
                           ((hmdma->Init.BufferTransferLength - 1U) << MDMA_CTCR_TLEN_Pos) | \
 80088fa:	4302      	orrs	r2, r0
 80088fc:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 80088fe:	4302      	orrs	r2, r0
 8008900:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8008902:	4302      	orrs	r2, r0
 8008904:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8008906:	4302      	orrs	r2, r0
 8008908:	68a0      	ldr	r0, [r4, #8]
 800890a:	4302      	orrs	r2, r0
 800890c:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 800890e:	3801      	subs	r0, #1
 8008910:	ea42 4280 	orr.w	r2, r2, r0, lsl #18
                           hmdma->Init.TransferTriggerMode;

  /* If SW request set the CTCR register to SW Request Mode */
  if(hmdma->Init.Request == MDMA_REQUEST_SW)
 8008914:	6860      	ldr	r0, [r4, #4]
  hmdma->Instance->CCR = hmdma->Init.Priority  | hmdma->Init.Endianness;
 8008916:	60d9      	str	r1, [r3, #12]
  if(hmdma->Init.Request == MDMA_REQUEST_SW)
 8008918:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
  hmdma->Instance->CTCR =  hmdma->Init.SourceInc      | hmdma->Init.DestinationInc | \
 800891c:	611a      	str	r2, [r3, #16]
  if(hmdma->Init.Request == MDMA_REQUEST_SW)
 800891e:	d103      	bne.n	8008928 <HAL_MDMA_Init+0x78>
    -If the request is done by SW : BWM could be set to 1 or 0.
    -If the request is done by a peripheral :
    If mask address not set (0) => BWM must be set to 0
    If mask address set (different than 0) => BWM could be set to 1 or 0
    */
    hmdma->Instance->CTCR |= (MDMA_CTCR_SWRM | MDMA_CTCR_BWM);
 8008920:	691a      	ldr	r2, [r3, #16]
 8008922:	f042 4240 	orr.w	r2, r2, #3221225472	@ 0xc0000000
 8008926:	611a      	str	r2, [r3, #16]
  }

  /* Reset CBNDTR Register */
  hmdma->Instance->CBNDTR = 0;
 8008928:	2100      	movs	r1, #0

  /* if block source address offset is negative set the Block Repeat Source address Update Mode to decrement */
  if(hmdma->Init.SourceBlockAddressOffset < 0)
 800892a:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 800892c:	428a      	cmp	r2, r1
  hmdma->Instance->CBNDTR = 0;
 800892e:	6159      	str	r1, [r3, #20]
  if(hmdma->Init.SourceBlockAddressOffset < 0)
 8008930:	db1f      	blt.n	8008972 <HAL_MDMA_Init+0xc2>
    hmdma->Instance->CBRUR = (blockoffset & 0x0000FFFFU);
  }
  else
  {
    /* Write new CBRUR Register value : source repeat block offset */
    hmdma->Instance->CBRUR = (((uint32_t)hmdma->Init.SourceBlockAddressOffset) & 0x0000FFFFU);
 8008932:	b292      	uxth	r2, r2
 8008934:	621a      	str	r2, [r3, #32]
  }

  /* If block destination address offset is negative set the Block Repeat destination address Update Mode to decrement */
  if(hmdma->Init.DestBlockAddressOffset < 0)
 8008936:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8008938:	2a00      	cmp	r2, #0
 800893a:	db24      	blt.n	8008986 <HAL_MDMA_Init+0xd6>
    hmdma->Instance->CBRUR |= ((blockoffset & 0x0000FFFFU) << MDMA_CBRUR_DUV_Pos);
  }
  else
  {
    /*write new CBRUR Register value : destination repeat block offset */
    hmdma->Instance->CBRUR |= ((((uint32_t)hmdma->Init.DestBlockAddressOffset) & 0x0000FFFFU) << MDMA_CBRUR_DUV_Pos);
 800893c:	6a19      	ldr	r1, [r3, #32]
  }

  /* if HW request set the HW request and the requet CleraMask and ClearData MaskData, */
  if(hmdma->Init.Request != MDMA_REQUEST_SW)
 800893e:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
    hmdma->Instance->CBRUR |= ((((uint32_t)hmdma->Init.DestBlockAddressOffset) & 0x0000FFFFU) << MDMA_CBRUR_DUV_Pos);
 8008942:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
 8008946:	621a      	str	r2, [r3, #32]
  if(hmdma->Init.Request != MDMA_REQUEST_SW)
 8008948:	d029      	beq.n	800899e <HAL_MDMA_Init+0xee>
  {
    /* Set the HW request in CTRB register  */
    hmdma->Instance->CTBR = hmdma->Init.Request & MDMA_CTBR_TSEL;
 800894a:	b2c0      	uxtb	r0, r0
 800894c:	6298      	str	r0, [r3, #40]	@ 0x28
  {
    hmdma->Instance->CTBR = 0;
  }

  /* Write Link Address Register */
  hmdma->Instance->CLAR =  0;
 800894e:	2200      	movs	r2, #0
  hmdma->State = HAL_MDMA_STATE_READY;
 8008950:	2101      	movs	r1, #1
  hmdma->Instance->CLAR =  0;
 8008952:	625a      	str	r2, [r3, #36]	@ 0x24
  return HAL_OK;
 8008954:	4610      	mov	r0, r2
  hmdma->ErrorCode = HAL_MDMA_ERROR_NONE;
 8008956:	66a2      	str	r2, [r4, #104]	@ 0x68
  hmdma->LinkedListNodeCounter  = 0;
 8008958:	6662      	str	r2, [r4, #100]	@ 0x64
  hmdma->State = HAL_MDMA_STATE_READY;
 800895a:	f884 103d 	strb.w	r1, [r4, #61]	@ 0x3d
  hmdma->FirstLinkedListNodeAddress  = 0;
 800895e:	e9c4 2217 	strd	r2, r2, [r4, #92]	@ 0x5c
}
 8008962:	bd38      	pop	{r3, r4, r5, pc}
      hmdma->ErrorCode = HAL_MDMA_ERROR_TIMEOUT;
 8008964:	2240      	movs	r2, #64	@ 0x40
      hmdma->State = HAL_MDMA_STATE_ERROR;
 8008966:	2303      	movs	r3, #3
      hmdma->ErrorCode = HAL_MDMA_ERROR_TIMEOUT;
 8008968:	66a2      	str	r2, [r4, #104]	@ 0x68
      hmdma->State = HAL_MDMA_STATE_ERROR;
 800896a:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
    return HAL_ERROR;
 800896e:	2001      	movs	r0, #1
}
 8008970:	bd38      	pop	{r3, r4, r5, pc}
    hmdma->Instance->CBNDTR |= MDMA_CBNDTR_BRSUM;
 8008972:	6959      	ldr	r1, [r3, #20]
    blockoffset = (uint32_t)(- hmdma->Init.SourceBlockAddressOffset);
 8008974:	4252      	negs	r2, r2
    hmdma->Instance->CBNDTR |= MDMA_CBNDTR_BRSUM;
 8008976:	f441 2180 	orr.w	r1, r1, #262144	@ 0x40000
    hmdma->Instance->CBRUR = (blockoffset & 0x0000FFFFU);
 800897a:	b292      	uxth	r2, r2
    hmdma->Instance->CBNDTR |= MDMA_CBNDTR_BRSUM;
 800897c:	6159      	str	r1, [r3, #20]
    hmdma->Instance->CBRUR = (blockoffset & 0x0000FFFFU);
 800897e:	621a      	str	r2, [r3, #32]
  if(hmdma->Init.DestBlockAddressOffset < 0)
 8008980:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8008982:	2a00      	cmp	r2, #0
 8008984:	dada      	bge.n	800893c <HAL_MDMA_Init+0x8c>
    hmdma->Instance->CBNDTR |= MDMA_CBNDTR_BRDUM;
 8008986:	6959      	ldr	r1, [r3, #20]
    blockoffset = (uint32_t)(- hmdma->Init.DestBlockAddressOffset);
 8008988:	4252      	negs	r2, r2
  if(hmdma->Init.Request != MDMA_REQUEST_SW)
 800898a:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
    hmdma->Instance->CBNDTR |= MDMA_CBNDTR_BRDUM;
 800898e:	f441 2100 	orr.w	r1, r1, #524288	@ 0x80000
 8008992:	6159      	str	r1, [r3, #20]
    hmdma->Instance->CBRUR |= ((blockoffset & 0x0000FFFFU) << MDMA_CBRUR_DUV_Pos);
 8008994:	6a19      	ldr	r1, [r3, #32]
 8008996:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
 800899a:	621a      	str	r2, [r3, #32]
  if(hmdma->Init.Request != MDMA_REQUEST_SW)
 800899c:	d1d5      	bne.n	800894a <HAL_MDMA_Init+0x9a>
    hmdma->Instance->CTBR = 0;
 800899e:	2200      	movs	r2, #0
 80089a0:	629a      	str	r2, [r3, #40]	@ 0x28
 80089a2:	e7d4      	b.n	800894e <HAL_MDMA_Init+0x9e>

080089a4 <HAL_MDMA_DeInit>:
  if(hmdma == NULL)
 80089a4:	b1f8      	cbz	r0, 80089e6 <HAL_MDMA_DeInit+0x42>
  __HAL_MDMA_DISABLE(hmdma);
 80089a6:	6802      	ldr	r2, [r0, #0]
 80089a8:	4601      	mov	r1, r0
  hmdma->Instance->CCR  = 0;
 80089aa:	2300      	movs	r3, #0
  __HAL_MDMA_DISABLE(hmdma);
 80089ac:	68d0      	ldr	r0, [r2, #12]
{
 80089ae:	b410      	push	{r4}
  __HAL_MDMA_DISABLE(hmdma);
 80089b0:	f020 0001 	bic.w	r0, r0, #1
  __HAL_MDMA_CLEAR_FLAG(hmdma,(MDMA_FLAG_TE | MDMA_FLAG_CTC | MDMA_FLAG_BRT | MDMA_FLAG_BT | MDMA_FLAG_BFTC));
 80089b4:	241f      	movs	r4, #31
  __HAL_MDMA_DISABLE(hmdma);
 80089b6:	60d0      	str	r0, [r2, #12]
  return HAL_OK;
 80089b8:	4618      	mov	r0, r3
  hmdma->Instance->CCR  = 0;
 80089ba:	60d3      	str	r3, [r2, #12]
  hmdma->Instance->CTCR = 0;
 80089bc:	6113      	str	r3, [r2, #16]
  hmdma->Instance->CBNDTR = 0;
 80089be:	6153      	str	r3, [r2, #20]
  hmdma->Instance->CSAR = 0;
 80089c0:	6193      	str	r3, [r2, #24]
  hmdma->Instance->CDAR = 0;
 80089c2:	61d3      	str	r3, [r2, #28]
  hmdma->Instance->CBRUR = 0;
 80089c4:	6213      	str	r3, [r2, #32]
  hmdma->Instance->CLAR = 0;
 80089c6:	6253      	str	r3, [r2, #36]	@ 0x24
  hmdma->Instance->CTBR = 0;
 80089c8:	6293      	str	r3, [r2, #40]	@ 0x28
  hmdma->Instance->CMAR = 0;
 80089ca:	6313      	str	r3, [r2, #48]	@ 0x30
  hmdma->Instance->CMDR = 0;
 80089cc:	6353      	str	r3, [r2, #52]	@ 0x34
  __HAL_MDMA_CLEAR_FLAG(hmdma,(MDMA_FLAG_TE | MDMA_FLAG_CTC | MDMA_FLAG_BRT | MDMA_FLAG_BT | MDMA_FLAG_BFTC));
 80089ce:	6054      	str	r4, [r2, #4]
  hmdma->ErrorCode = HAL_MDMA_ERROR_NONE;
 80089d0:	668b      	str	r3, [r1, #104]	@ 0x68
  __HAL_UNLOCK(hmdma);
 80089d2:	f881 303c 	strb.w	r3, [r1, #60]	@ 0x3c
  hmdma->State = HAL_MDMA_STATE_RESET;
 80089d6:	f881 303d 	strb.w	r3, [r1, #61]	@ 0x3d
}
 80089da:	f85d 4b04 	ldr.w	r4, [sp], #4
  hmdma->LinkedListNodeCounter  = 0;
 80089de:	664b      	str	r3, [r1, #100]	@ 0x64
  hmdma->FirstLinkedListNodeAddress  = 0;
 80089e0:	e9c1 3317 	strd	r3, r3, [r1, #92]	@ 0x5c
}
 80089e4:	4770      	bx	lr
    return HAL_ERROR;
 80089e6:	2001      	movs	r0, #1
}
 80089e8:	4770      	bx	lr
 80089ea:	bf00      	nop

080089ec <HAL_MDMA_Start_IT>:
  if(hmdma == NULL)
 80089ec:	2800      	cmp	r0, #0
 80089ee:	d06b      	beq.n	8008ac8 <HAL_MDMA_Start_IT+0xdc>
{
 80089f0:	b470      	push	{r4, r5, r6}
  __HAL_LOCK(hmdma);
 80089f2:	f890 403c 	ldrb.w	r4, [r0, #60]	@ 0x3c
 80089f6:	2c01      	cmp	r4, #1
 80089f8:	d009      	beq.n	8008a0e <HAL_MDMA_Start_IT+0x22>
 80089fa:	2401      	movs	r4, #1
 80089fc:	f880 403c 	strb.w	r4, [r0, #60]	@ 0x3c
  if(HAL_MDMA_STATE_READY == hmdma->State)
 8008a00:	f890 403d 	ldrb.w	r4, [r0, #61]	@ 0x3d
 8008a04:	2c01      	cmp	r4, #1
 8008a06:	d005      	beq.n	8008a14 <HAL_MDMA_Start_IT+0x28>
    __HAL_UNLOCK(hmdma);
 8008a08:	2300      	movs	r3, #0
 8008a0a:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  __HAL_LOCK(hmdma);
 8008a0e:	2002      	movs	r0, #2
}
 8008a10:	bc70      	pop	{r4, r5, r6}
 8008a12:	4770      	bx	lr
    hmdma->State = HAL_MDMA_STATE_BUSY;
 8008a14:	2402      	movs	r4, #2
  MODIFY_REG(hmdma->Instance->CBNDTR , MDMA_CBNDTR_BRC , ((BlockCount - 1U) << MDMA_CBNDTR_BRC_Pos) & MDMA_CBNDTR_BRC);
 8008a16:	9e03      	ldr	r6, [sp, #12]
  MODIFY_REG(hmdma->Instance->CBNDTR ,MDMA_CBNDTR_BNDT, (BlockDataLength & MDMA_CBNDTR_BNDT));
 8008a18:	4d2c      	ldr	r5, [pc, #176]	@ (8008acc <HAL_MDMA_Start_IT+0xe0>)
 8008a1a:	f3c3 0310 	ubfx	r3, r3, #0, #17
    hmdma->State = HAL_MDMA_STATE_BUSY;
 8008a1e:	f880 403d 	strb.w	r4, [r0, #61]	@ 0x3d
    hmdma->ErrorCode = HAL_MDMA_ERROR_NONE;
 8008a22:	2400      	movs	r4, #0
  MODIFY_REG(hmdma->Instance->CBNDTR , MDMA_CBNDTR_BRC , ((BlockCount - 1U) << MDMA_CBNDTR_BRC_Pos) & MDMA_CBNDTR_BRC);
 8008a24:	f106 3cff 	add.w	ip, r6, #4294967295
  if((addressMask == 0x20000000U) || (addressMask == 0x00000000U))
 8008a28:	f011 4f5f 	tst.w	r1, #3741319168	@ 0xdf000000
    hmdma->ErrorCode = HAL_MDMA_ERROR_NONE;
 8008a2c:	6684      	str	r4, [r0, #104]	@ 0x68
    __HAL_MDMA_DISABLE(hmdma);
 8008a2e:	6804      	ldr	r4, [r0, #0]
 8008a30:	68e6      	ldr	r6, [r4, #12]
 8008a32:	f026 0601 	bic.w	r6, r6, #1
 8008a36:	60e6      	str	r6, [r4, #12]
  MODIFY_REG(hmdma->Instance->CBNDTR ,MDMA_CBNDTR_BNDT, (BlockDataLength & MDMA_CBNDTR_BNDT));
 8008a38:	6966      	ldr	r6, [r4, #20]
 8008a3a:	ea05 0506 	and.w	r5, r5, r6
 8008a3e:	ea45 0503 	orr.w	r5, r5, r3
 8008a42:	6165      	str	r5, [r4, #20]
  MODIFY_REG(hmdma->Instance->CBNDTR , MDMA_CBNDTR_BRC , ((BlockCount - 1U) << MDMA_CBNDTR_BRC_Pos) & MDMA_CBNDTR_BRC);
 8008a44:	6963      	ldr	r3, [r4, #20]
 8008a46:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008a4a:	ea43 530c 	orr.w	r3, r3, ip, lsl #20
 8008a4e:	6163      	str	r3, [r4, #20]
  __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_TE | MDMA_FLAG_CTC | MDMA_CISR_BRTIF | MDMA_CISR_BTIF | MDMA_CISR_TCIF);
 8008a50:	f04f 031f 	mov.w	r3, #31
 8008a54:	6063      	str	r3, [r4, #4]
  hmdma->Instance->CDAR = DstAddress;
 8008a56:	61e2      	str	r2, [r4, #28]
  hmdma->Instance->CSAR = SrcAddress;
 8008a58:	61a1      	str	r1, [r4, #24]
    hmdma->Instance->CTBR |= MDMA_CTBR_SBUS;
 8008a5a:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8008a5c:	bf0c      	ite	eq
 8008a5e:	f443 3380 	orreq.w	r3, r3, #65536	@ 0x10000
    hmdma->Instance->CTBR &= (~MDMA_CTBR_SBUS);
 8008a62:	f423 3380 	bicne.w	r3, r3, #65536	@ 0x10000
  if((addressMask == 0x20000000U) || (addressMask == 0x00000000U))
 8008a66:	f012 4f5f 	tst.w	r2, #3741319168	@ 0xdf000000
    if(hmdma->XferBlockCpltCallback != NULL)
 8008a6a:	6cc2      	ldr	r2, [r0, #76]	@ 0x4c
    hmdma->Instance->CTBR &= (~MDMA_CTBR_SBUS);
 8008a6c:	62a3      	str	r3, [r4, #40]	@ 0x28
    hmdma->Instance->CTBR |= MDMA_CTBR_DBUS;
 8008a6e:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8008a70:	bf0c      	ite	eq
 8008a72:	f443 3300 	orreq.w	r3, r3, #131072	@ 0x20000
    hmdma->Instance->CTBR &= (~MDMA_CTBR_DBUS);
 8008a76:	f423 3300 	bicne.w	r3, r3, #131072	@ 0x20000
 8008a7a:	62a3      	str	r3, [r4, #40]	@ 0x28
  hmdma->Instance->CLAR = (uint32_t)hmdma->FirstLinkedListNodeAddress;
 8008a7c:	6dc3      	ldr	r3, [r0, #92]	@ 0x5c
 8008a7e:	6263      	str	r3, [r4, #36]	@ 0x24
    __HAL_MDMA_ENABLE_IT(hmdma, (MDMA_IT_TE | MDMA_IT_CTC));
 8008a80:	68e3      	ldr	r3, [r4, #12]
 8008a82:	f043 0306 	orr.w	r3, r3, #6
 8008a86:	60e3      	str	r3, [r4, #12]
    if(hmdma->XferBlockCpltCallback != NULL)
 8008a88:	b11a      	cbz	r2, 8008a92 <HAL_MDMA_Start_IT+0xa6>
      __HAL_MDMA_ENABLE_IT(hmdma, MDMA_IT_BT);
 8008a8a:	68e3      	ldr	r3, [r4, #12]
 8008a8c:	f043 0310 	orr.w	r3, r3, #16
 8008a90:	60e3      	str	r3, [r4, #12]
    if(hmdma->XferRepeatBlockCpltCallback != NULL)
 8008a92:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 8008a94:	b11b      	cbz	r3, 8008a9e <HAL_MDMA_Start_IT+0xb2>
      __HAL_MDMA_ENABLE_IT(hmdma, MDMA_IT_BRT);
 8008a96:	68e3      	ldr	r3, [r4, #12]
 8008a98:	f043 0308 	orr.w	r3, r3, #8
 8008a9c:	60e3      	str	r3, [r4, #12]
    if(hmdma->XferBufferCpltCallback != NULL)
 8008a9e:	6c83      	ldr	r3, [r0, #72]	@ 0x48
 8008aa0:	b11b      	cbz	r3, 8008aaa <HAL_MDMA_Start_IT+0xbe>
      __HAL_MDMA_ENABLE_IT(hmdma, MDMA_IT_BFTC);
 8008aa2:	68e3      	ldr	r3, [r4, #12]
 8008aa4:	f043 0320 	orr.w	r3, r3, #32
 8008aa8:	60e3      	str	r3, [r4, #12]
    __HAL_MDMA_ENABLE(hmdma);
 8008aaa:	68e3      	ldr	r3, [r4, #12]
    if(hmdma->Init.Request == MDMA_REQUEST_SW)
 8008aac:	6842      	ldr	r2, [r0, #4]
    __HAL_MDMA_ENABLE(hmdma);
 8008aae:	f043 0301 	orr.w	r3, r3, #1
    if(hmdma->Init.Request == MDMA_REQUEST_SW)
 8008ab2:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
    __HAL_MDMA_ENABLE(hmdma);
 8008ab6:	60e3      	str	r3, [r4, #12]
    if(hmdma->Init.Request == MDMA_REQUEST_SW)
 8008ab8:	d103      	bne.n	8008ac2 <HAL_MDMA_Start_IT+0xd6>
      hmdma->Instance->CCR |=  MDMA_CCR_SWRQ;
 8008aba:	68e3      	ldr	r3, [r4, #12]
 8008abc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008ac0:	60e3      	str	r3, [r4, #12]
  return HAL_OK;
 8008ac2:	2000      	movs	r0, #0
}
 8008ac4:	bc70      	pop	{r4, r5, r6}
 8008ac6:	4770      	bx	lr
    return HAL_ERROR;
 8008ac8:	2001      	movs	r0, #1
}
 8008aca:	4770      	bx	lr
 8008acc:	fffe0000 	.word	0xfffe0000

08008ad0 <HAL_MDMA_Abort_IT>:
  if(hmdma == NULL)
 8008ad0:	4603      	mov	r3, r0
 8008ad2:	b128      	cbz	r0, 8008ae0 <HAL_MDMA_Abort_IT+0x10>
  if(HAL_MDMA_STATE_BUSY != hmdma->State)
 8008ad4:	f890 203d 	ldrb.w	r2, [r0, #61]	@ 0x3d
 8008ad8:	2a02      	cmp	r2, #2
 8008ada:	d003      	beq.n	8008ae4 <HAL_MDMA_Abort_IT+0x14>
    hmdma->ErrorCode = HAL_MDMA_ERROR_NO_XFER;
 8008adc:	2280      	movs	r2, #128	@ 0x80
 8008ade:	6682      	str	r2, [r0, #104]	@ 0x68
    return HAL_ERROR;
 8008ae0:	2001      	movs	r0, #1
 8008ae2:	4770      	bx	lr
    __HAL_MDMA_DISABLE(hmdma);
 8008ae4:	6802      	ldr	r2, [r0, #0]
    hmdma->State = HAL_MDMA_STATE_ABORT;
 8008ae6:	2104      	movs	r1, #4
  return HAL_OK;
 8008ae8:	2000      	movs	r0, #0
    hmdma->State = HAL_MDMA_STATE_ABORT;
 8008aea:	f883 103d 	strb.w	r1, [r3, #61]	@ 0x3d
    __HAL_MDMA_DISABLE(hmdma);
 8008aee:	68d3      	ldr	r3, [r2, #12]
 8008af0:	f023 0301 	bic.w	r3, r3, #1
 8008af4:	60d3      	str	r3, [r2, #12]
}
 8008af6:	4770      	bx	lr

08008af8 <HAL_MDMA_IRQHandler>:
{
 8008af8:	b530      	push	{r4, r5, lr}
  __IO uint32_t count = 0;
 8008afa:	2300      	movs	r3, #0
{
 8008afc:	b083      	sub	sp, #12
  if((MDMA->GISR0 & generalIntFlag) == 0U)
 8008afe:	f04f 45a4 	mov.w	r5, #1375731712	@ 0x52000000
{
 8008b02:	4604      	mov	r4, r0
  __IO uint32_t count = 0;
 8008b04:	9301      	str	r3, [sp, #4]
  generalIntFlag =  1UL << ((((uint32_t)hmdma->Instance - (uint32_t)(MDMA_Channel0))/HAL_MDMA_CHANNEL_SIZE) & 0x1FU);
 8008b06:	2101      	movs	r1, #1
  uint32_t timeout = SystemCoreClock / 9600U;
 8008b08:	4b57      	ldr	r3, [pc, #348]	@ (8008c68 <HAL_MDMA_IRQHandler+0x170>)
  if((MDMA->GISR0 & generalIntFlag) == 0U)
 8008b0a:	6828      	ldr	r0, [r5, #0]
  generalIntFlag =  1UL << ((((uint32_t)hmdma->Instance - (uint32_t)(MDMA_Channel0))/HAL_MDMA_CHANNEL_SIZE) & 0x1FU);
 8008b0c:	4a57      	ldr	r2, [pc, #348]	@ (8008c6c <HAL_MDMA_IRQHandler+0x174>)
  uint32_t timeout = SystemCoreClock / 9600U;
 8008b0e:	681d      	ldr	r5, [r3, #0]
  generalIntFlag =  1UL << ((((uint32_t)hmdma->Instance - (uint32_t)(MDMA_Channel0))/HAL_MDMA_CHANNEL_SIZE) & 0x1FU);
 8008b10:	6823      	ldr	r3, [r4, #0]
 8008b12:	441a      	add	r2, r3
 8008b14:	f3c2 1284 	ubfx	r2, r2, #6, #5
 8008b18:	fa01 f202 	lsl.w	r2, r1, r2
  if((MDMA->GISR0 & generalIntFlag) == 0U)
 8008b1c:	4202      	tst	r2, r0
 8008b1e:	f000 80a0 	beq.w	8008c62 <HAL_MDMA_IRQHandler+0x16a>
  if((__HAL_MDMA_GET_FLAG(hmdma, MDMA_FLAG_TE) != 0U))
 8008b22:	681a      	ldr	r2, [r3, #0]
 8008b24:	07d1      	lsls	r1, r2, #31
 8008b26:	d529      	bpl.n	8008b7c <HAL_MDMA_IRQHandler+0x84>
    if(__HAL_MDMA_GET_IT_SOURCE(hmdma, MDMA_IT_TE) != 0U)
 8008b28:	68da      	ldr	r2, [r3, #12]
 8008b2a:	0792      	lsls	r2, r2, #30
 8008b2c:	d526      	bpl.n	8008b7c <HAL_MDMA_IRQHandler+0x84>
      __HAL_MDMA_DISABLE_IT(hmdma, MDMA_IT_TE);
 8008b2e:	68da      	ldr	r2, [r3, #12]
 8008b30:	f022 0202 	bic.w	r2, r2, #2
 8008b34:	60da      	str	r2, [r3, #12]
      errorFlag = hmdma->Instance->CESR;
 8008b36:	689a      	ldr	r2, [r3, #8]
        hmdma->ErrorCode |= HAL_MDMA_ERROR_READ_XFER;
 8008b38:	6ea1      	ldr	r1, [r4, #104]	@ 0x68
      if((errorFlag & MDMA_CESR_TED) == 0U)
 8008b3a:	0610      	lsls	r0, r2, #24
        hmdma->ErrorCode |= HAL_MDMA_ERROR_READ_XFER;
 8008b3c:	bf54      	ite	pl
 8008b3e:	f041 0101 	orrpl.w	r1, r1, #1
        hmdma->ErrorCode |= HAL_MDMA_ERROR_WRITE_XFER;
 8008b42:	f041 0102 	orrmi.w	r1, r1, #2
 8008b46:	66a1      	str	r1, [r4, #104]	@ 0x68
      if((errorFlag & MDMA_CESR_TEMD) != 0U)
 8008b48:	0591      	lsls	r1, r2, #22
 8008b4a:	d503      	bpl.n	8008b54 <HAL_MDMA_IRQHandler+0x5c>
        hmdma->ErrorCode |= HAL_MDMA_ERROR_MASK_DATA;
 8008b4c:	6ea1      	ldr	r1, [r4, #104]	@ 0x68
 8008b4e:	f041 0104 	orr.w	r1, r1, #4
 8008b52:	66a1      	str	r1, [r4, #104]	@ 0x68
      if((errorFlag & MDMA_CESR_TELD) != 0U)
 8008b54:	05d0      	lsls	r0, r2, #23
 8008b56:	d503      	bpl.n	8008b60 <HAL_MDMA_IRQHandler+0x68>
        hmdma->ErrorCode |= HAL_MDMA_ERROR_LINKED_LIST;
 8008b58:	6ea1      	ldr	r1, [r4, #104]	@ 0x68
 8008b5a:	f041 0108 	orr.w	r1, r1, #8
 8008b5e:	66a1      	str	r1, [r4, #104]	@ 0x68
      if((errorFlag & MDMA_CESR_ASE) != 0U)
 8008b60:	0551      	lsls	r1, r2, #21
 8008b62:	d503      	bpl.n	8008b6c <HAL_MDMA_IRQHandler+0x74>
        hmdma->ErrorCode |= HAL_MDMA_ERROR_ALIGNMENT;
 8008b64:	6ea1      	ldr	r1, [r4, #104]	@ 0x68
 8008b66:	f041 0110 	orr.w	r1, r1, #16
 8008b6a:	66a1      	str	r1, [r4, #104]	@ 0x68
      if((errorFlag & MDMA_CESR_BSE) != 0U)
 8008b6c:	0510      	lsls	r0, r2, #20
 8008b6e:	d503      	bpl.n	8008b78 <HAL_MDMA_IRQHandler+0x80>
        hmdma->ErrorCode |= HAL_MDMA_ERROR_BLOCK_SIZE;
 8008b70:	6ea2      	ldr	r2, [r4, #104]	@ 0x68
 8008b72:	f042 0220 	orr.w	r2, r2, #32
 8008b76:	66a2      	str	r2, [r4, #104]	@ 0x68
      __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_TE);
 8008b78:	2201      	movs	r2, #1
 8008b7a:	605a      	str	r2, [r3, #4]
  if((__HAL_MDMA_GET_FLAG(hmdma, MDMA_FLAG_BFTC) != 0U))
 8008b7c:	681a      	ldr	r2, [r3, #0]
 8008b7e:	06d1      	lsls	r1, r2, #27
 8008b80:	d509      	bpl.n	8008b96 <HAL_MDMA_IRQHandler+0x9e>
    if(__HAL_MDMA_GET_IT_SOURCE(hmdma, MDMA_IT_BFTC) != 0U)
 8008b82:	68da      	ldr	r2, [r3, #12]
 8008b84:	0692      	lsls	r2, r2, #26
 8008b86:	d506      	bpl.n	8008b96 <HAL_MDMA_IRQHandler+0x9e>
      __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_BFTC);
 8008b88:	2110      	movs	r1, #16
      if(hmdma->XferBufferCpltCallback != NULL)
 8008b8a:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
      __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_BFTC);
 8008b8c:	6059      	str	r1, [r3, #4]
      if(hmdma->XferBufferCpltCallback != NULL)
 8008b8e:	b112      	cbz	r2, 8008b96 <HAL_MDMA_IRQHandler+0x9e>
        hmdma->XferBufferCpltCallback(hmdma);
 8008b90:	4620      	mov	r0, r4
 8008b92:	4790      	blx	r2
  if((__HAL_MDMA_GET_FLAG(hmdma, MDMA_FLAG_BT) != 0U))
 8008b94:	6823      	ldr	r3, [r4, #0]
 8008b96:	681a      	ldr	r2, [r3, #0]
 8008b98:	0710      	lsls	r0, r2, #28
 8008b9a:	d509      	bpl.n	8008bb0 <HAL_MDMA_IRQHandler+0xb8>
    if(__HAL_MDMA_GET_IT_SOURCE(hmdma, MDMA_IT_BT) != 0U)
 8008b9c:	68da      	ldr	r2, [r3, #12]
 8008b9e:	06d1      	lsls	r1, r2, #27
 8008ba0:	d506      	bpl.n	8008bb0 <HAL_MDMA_IRQHandler+0xb8>
      __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_BT);
 8008ba2:	2108      	movs	r1, #8
      if(hmdma->XferBlockCpltCallback != NULL)
 8008ba4:	6ce2      	ldr	r2, [r4, #76]	@ 0x4c
      __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_BT);
 8008ba6:	6059      	str	r1, [r3, #4]
      if(hmdma->XferBlockCpltCallback != NULL)
 8008ba8:	b112      	cbz	r2, 8008bb0 <HAL_MDMA_IRQHandler+0xb8>
        hmdma->XferBlockCpltCallback(hmdma);
 8008baa:	4620      	mov	r0, r4
 8008bac:	4790      	blx	r2
  if((__HAL_MDMA_GET_FLAG(hmdma, MDMA_FLAG_BRT) != 0U))
 8008bae:	6823      	ldr	r3, [r4, #0]
 8008bb0:	681a      	ldr	r2, [r3, #0]
 8008bb2:	0752      	lsls	r2, r2, #29
 8008bb4:	d509      	bpl.n	8008bca <HAL_MDMA_IRQHandler+0xd2>
    if(__HAL_MDMA_GET_IT_SOURCE(hmdma, MDMA_IT_BRT) != 0U)
 8008bb6:	68da      	ldr	r2, [r3, #12]
 8008bb8:	0710      	lsls	r0, r2, #28
 8008bba:	d506      	bpl.n	8008bca <HAL_MDMA_IRQHandler+0xd2>
      __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_BRT);
 8008bbc:	2104      	movs	r1, #4
      if(hmdma->XferRepeatBlockCpltCallback != NULL)
 8008bbe:	6d22      	ldr	r2, [r4, #80]	@ 0x50
      __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_BRT);
 8008bc0:	6059      	str	r1, [r3, #4]
      if(hmdma->XferRepeatBlockCpltCallback != NULL)
 8008bc2:	b112      	cbz	r2, 8008bca <HAL_MDMA_IRQHandler+0xd2>
        hmdma->XferRepeatBlockCpltCallback(hmdma);
 8008bc4:	4620      	mov	r0, r4
 8008bc6:	4790      	blx	r2
  if((__HAL_MDMA_GET_FLAG(hmdma, MDMA_FLAG_CTC) != 0U))
 8008bc8:	6823      	ldr	r3, [r4, #0]
 8008bca:	681a      	ldr	r2, [r3, #0]
 8008bcc:	0791      	lsls	r1, r2, #30
 8008bce:	d516      	bpl.n	8008bfe <HAL_MDMA_IRQHandler+0x106>
    if(__HAL_MDMA_GET_IT_SOURCE(hmdma, MDMA_IT_CTC) != 0U)
 8008bd0:	68da      	ldr	r2, [r3, #12]
 8008bd2:	0752      	lsls	r2, r2, #29
 8008bd4:	d513      	bpl.n	8008bfe <HAL_MDMA_IRQHandler+0x106>
      __HAL_MDMA_DISABLE_IT(hmdma, (MDMA_IT_TE | MDMA_IT_CTC | MDMA_IT_BT | MDMA_IT_BRT | MDMA_IT_BFTC));
 8008bd6:	68da      	ldr	r2, [r3, #12]
 8008bd8:	f022 023e 	bic.w	r2, r2, #62	@ 0x3e
 8008bdc:	60da      	str	r2, [r3, #12]
      if(HAL_MDMA_STATE_ABORT == hmdma->State)
 8008bde:	f894 203d 	ldrb.w	r2, [r4, #61]	@ 0x3d
 8008be2:	2a04      	cmp	r2, #4
 8008be4:	d034      	beq.n	8008c50 <HAL_MDMA_IRQHandler+0x158>
      __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_CTC);
 8008be6:	2202      	movs	r2, #2
      __HAL_UNLOCK(hmdma);
 8008be8:	2100      	movs	r1, #0
      __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_CTC);
 8008bea:	605a      	str	r2, [r3, #4]
      hmdma->State = HAL_MDMA_STATE_READY;
 8008bec:	2201      	movs	r2, #1
      if(hmdma->XferCpltCallback != NULL)
 8008bee:	6c63      	ldr	r3, [r4, #68]	@ 0x44
      __HAL_UNLOCK(hmdma);
 8008bf0:	f884 103c 	strb.w	r1, [r4, #60]	@ 0x3c
      hmdma->State = HAL_MDMA_STATE_READY;
 8008bf4:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
      if(hmdma->XferCpltCallback != NULL)
 8008bf8:	b10b      	cbz	r3, 8008bfe <HAL_MDMA_IRQHandler+0x106>
        hmdma->XferCpltCallback(hmdma);
 8008bfa:	4620      	mov	r0, r4
 8008bfc:	4798      	blx	r3
  if(hmdma->ErrorCode != HAL_MDMA_ERROR_NONE)
 8008bfe:	6ea3      	ldr	r3, [r4, #104]	@ 0x68
 8008c00:	2b00      	cmp	r3, #0
 8008c02:	d02e      	beq.n	8008c62 <HAL_MDMA_IRQHandler+0x16a>
    __HAL_MDMA_DISABLE(hmdma);
 8008c04:	6821      	ldr	r1, [r4, #0]
    hmdma->State = HAL_MDMA_STATE_ABORT;
 8008c06:	2004      	movs	r0, #4
  uint32_t timeout = SystemCoreClock / 9600U;
 8008c08:	4b19      	ldr	r3, [pc, #100]	@ (8008c70 <HAL_MDMA_IRQHandler+0x178>)
    hmdma->State = HAL_MDMA_STATE_ABORT;
 8008c0a:	f884 003d 	strb.w	r0, [r4, #61]	@ 0x3d
  uint32_t timeout = SystemCoreClock / 9600U;
 8008c0e:	fba3 3205 	umull	r3, r2, r3, r5
    __HAL_MDMA_DISABLE(hmdma);
 8008c12:	68cb      	ldr	r3, [r1, #12]
 8008c14:	f023 0301 	bic.w	r3, r3, #1
  uint32_t timeout = SystemCoreClock / 9600U;
 8008c18:	0a92      	lsrs	r2, r2, #10
    __HAL_MDMA_DISABLE(hmdma);
 8008c1a:	60cb      	str	r3, [r1, #12]
 8008c1c:	e002      	b.n	8008c24 <HAL_MDMA_IRQHandler+0x12c>
    while((hmdma->Instance->CCR & MDMA_CCR_EN) != 0U);
 8008c1e:	68cb      	ldr	r3, [r1, #12]
 8008c20:	07d8      	lsls	r0, r3, #31
 8008c22:	d504      	bpl.n	8008c2e <HAL_MDMA_IRQHandler+0x136>
      if (++count > timeout)
 8008c24:	9b01      	ldr	r3, [sp, #4]
 8008c26:	3301      	adds	r3, #1
 8008c28:	4293      	cmp	r3, r2
 8008c2a:	9301      	str	r3, [sp, #4]
 8008c2c:	d9f7      	bls.n	8008c1e <HAL_MDMA_IRQHandler+0x126>
    __HAL_UNLOCK(hmdma);
 8008c2e:	2300      	movs	r3, #0
 8008c30:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
    if((hmdma->Instance->CCR & MDMA_CCR_EN) != 0U)
 8008c34:	68cb      	ldr	r3, [r1, #12]
 8008c36:	07db      	lsls	r3, r3, #31
      hmdma->State = HAL_MDMA_STATE_ERROR;
 8008c38:	bf4c      	ite	mi
 8008c3a:	2303      	movmi	r3, #3
      hmdma->State = HAL_MDMA_STATE_READY;
 8008c3c:	2301      	movpl	r3, #1
 8008c3e:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
    if (hmdma->XferErrorCallback != NULL)
 8008c42:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8008c44:	b16b      	cbz	r3, 8008c62 <HAL_MDMA_IRQHandler+0x16a>
      hmdma->XferErrorCallback(hmdma);
 8008c46:	4620      	mov	r0, r4
}
 8008c48:	b003      	add	sp, #12
 8008c4a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
      hmdma->XferErrorCallback(hmdma);
 8008c4e:	4718      	bx	r3
        __HAL_UNLOCK(hmdma);
 8008c50:	2100      	movs	r1, #0
        hmdma->State = HAL_MDMA_STATE_READY;
 8008c52:	2201      	movs	r2, #1
        if(hmdma->XferAbortCallback != NULL)
 8008c54:	6da3      	ldr	r3, [r4, #88]	@ 0x58
        __HAL_UNLOCK(hmdma);
 8008c56:	f884 103c 	strb.w	r1, [r4, #60]	@ 0x3c
        hmdma->State = HAL_MDMA_STATE_READY;
 8008c5a:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
        if(hmdma->XferAbortCallback != NULL)
 8008c5e:	2b00      	cmp	r3, #0
 8008c60:	d1f1      	bne.n	8008c46 <HAL_MDMA_IRQHandler+0x14e>
}
 8008c62:	b003      	add	sp, #12
 8008c64:	bd30      	pop	{r4, r5, pc}
 8008c66:	bf00      	nop
 8008c68:	2400000c 	.word	0x2400000c
 8008c6c:	adffffc0 	.word	0xadffffc0
 8008c70:	1b4e81b5 	.word	0x1b4e81b5

08008c74 <HAL_PWR_EnterSTOPMode>:
  /* Check the parameters */
  assert_param (IS_PWR_REGULATOR (Regulator));
  assert_param (IS_PWR_STOP_ENTRY (STOPEntry));

  /* Select the regulator state in STOP mode */
  MODIFY_REG (PWR->CR1, PWR_CR1_LPDS, Regulator);
 8008c74:	4a10      	ldr	r2, [pc, #64]	@ (8008cb8 <HAL_PWR_EnterSTOPMode+0x44>)
 8008c76:	6813      	ldr	r3, [r2, #0]
 8008c78:	f023 0301 	bic.w	r3, r3, #1
 8008c7c:	4303      	orrs	r3, r0
{
 8008c7e:	b410      	push	{r4}
  MODIFY_REG (PWR->CR1, PWR_CR1_LPDS, Regulator);
 8008c80:	6013      	str	r3, [r2, #0]
    /* Keep DSTOP mode when Cortex-M4 enters DEEP-SLEEP */
    CLEAR_BIT (PWR->CPUCR, (PWR_CPUCR_PDDS_D2 | PWR_CPUCR_PDDS_D3));
  }
#else /* Single core devices */
  /* Keep DSTOP mode when Cortex-M7 enter in DEEP-SLEEP */
  CLEAR_BIT (PWR->CPUCR, (PWR_CPUCR_PDDS_D1 | PWR_CPUCR_PDDS_D3));
 8008c82:	6913      	ldr	r3, [r2, #16]
  CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D2);
#endif /* PWR_CPUCR_PDDS_D2 */
#endif /* defined (DUAL_CORE) */

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8008c84:	4c0d      	ldr	r4, [pc, #52]	@ (8008cbc <HAL_PWR_EnterSTOPMode+0x48>)
  CLEAR_BIT (PWR->CPUCR, (PWR_CPUCR_PDDS_D1 | PWR_CPUCR_PDDS_D3));
 8008c86:	f023 0305 	bic.w	r3, r3, #5
 8008c8a:	6113      	str	r3, [r2, #16]
  SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8008c8c:	6923      	ldr	r3, [r4, #16]
 8008c8e:	f043 0304 	orr.w	r3, r3, #4
 8008c92:	6123      	str	r3, [r4, #16]
 8008c94:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8008c98:	f3bf 8f6f 	isb	sy
  /* Ensure that all instructions are done before entering STOP mode */
  __DSB ();
  __ISB ();

  /* Select STOP mode entry */
  if (STOPEntry == PWR_STOPENTRY_WFI)
 8008c9c:	2901      	cmp	r1, #1
 8008c9e:	d008      	beq.n	8008cb2 <HAL_PWR_EnterSTOPMode+0x3e>
    __WFI ();
  }
  else
  {
    /* Request Wait For Event */
    __WFE ();
 8008ca0:	bf20      	wfe
  }

  /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
  CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8008ca2:	4a06      	ldr	r2, [pc, #24]	@ (8008cbc <HAL_PWR_EnterSTOPMode+0x48>)
}
 8008ca4:	f85d 4b04 	ldr.w	r4, [sp], #4
  CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8008ca8:	6913      	ldr	r3, [r2, #16]
 8008caa:	f023 0304 	bic.w	r3, r3, #4
 8008cae:	6113      	str	r3, [r2, #16]
}
 8008cb0:	4770      	bx	lr
    __WFI ();
 8008cb2:	bf30      	wfi
 8008cb4:	e7f5      	b.n	8008ca2 <HAL_PWR_EnterSTOPMode+0x2e>
 8008cb6:	bf00      	nop
 8008cb8:	58024800 	.word	0x58024800
 8008cbc:	e000ed00 	.word	0xe000ed00

08008cc0 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8008cc0:	b538      	push	{r3, r4, r5, lr}
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8008cc2:	4c10      	ldr	r4, [pc, #64]	@ (8008d04 <HAL_PWREx_ConfigSupply+0x44>)
 8008cc4:	68e3      	ldr	r3, [r4, #12]
 8008cc6:	f013 0f04 	tst.w	r3, #4
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8008cca:	68e3      	ldr	r3, [r4, #12]
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8008ccc:	d105      	bne.n	8008cda <HAL_PWREx_ConfigSupply+0x1a>
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8008cce:	f003 0307 	and.w	r3, r3, #7
 8008cd2:	1a18      	subs	r0, r3, r0
 8008cd4:	bf18      	it	ne
 8008cd6:	2001      	movne	r0, #1
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
}
 8008cd8:	bd38      	pop	{r3, r4, r5, pc}
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8008cda:	f023 0307 	bic.w	r3, r3, #7
 8008cde:	4303      	orrs	r3, r0
 8008ce0:	60e3      	str	r3, [r4, #12]
  tickstart = HAL_GetTick ();
 8008ce2:	f7fa fc01 	bl	80034e8 <HAL_GetTick>
 8008ce6:	4605      	mov	r5, r0
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8008ce8:	e005      	b.n	8008cf6 <HAL_PWREx_ConfigSupply+0x36>
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8008cea:	f7fa fbfd 	bl	80034e8 <HAL_GetTick>
 8008cee:	1b40      	subs	r0, r0, r5
 8008cf0:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 8008cf4:	d804      	bhi.n	8008d00 <HAL_PWREx_ConfigSupply+0x40>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8008cf6:	6863      	ldr	r3, [r4, #4]
 8008cf8:	049b      	lsls	r3, r3, #18
 8008cfa:	d5f6      	bpl.n	8008cea <HAL_PWREx_ConfigSupply+0x2a>
      return HAL_OK;
 8008cfc:	2000      	movs	r0, #0
}
 8008cfe:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_ERROR;
 8008d00:	2001      	movs	r0, #1
}
 8008d02:	bd38      	pop	{r3, r4, r5, pc}
 8008d04:	58024800 	.word	0x58024800

08008d08 <HAL_RCC_GetSysClockFreq.part.0>:
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008d08:	4b33      	ldr	r3, [pc, #204]	@ (8008dd8 <HAL_RCC_GetSysClockFreq.part.0+0xd0>)
uint32_t HAL_RCC_GetSysClockFreq(void)
 8008d0a:	b430      	push	{r4, r5}
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008d0c:	6a99      	ldr	r1, [r3, #40]	@ 0x28
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8008d0e:	6a9c      	ldr	r4, [r3, #40]	@ 0x28
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8008d10:	6add      	ldr	r5, [r3, #44]	@ 0x2c
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));

      if (pllm != 0U)
 8008d12:	f414 7f7c 	tst.w	r4, #1008	@ 0x3f0
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8008d16:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8008d18:	f3c4 1005 	ubfx	r0, r4, #4, #6
      if (pllm != 0U)
 8008d1c:	d036      	beq.n	8008d8c <HAL_RCC_GetSysClockFreq.part.0+0x84>
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8008d1e:	f3c2 02cc 	ubfx	r2, r2, #3, #13
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8008d22:	f005 0501 	and.w	r5, r5, #1
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008d26:	f001 0103 	and.w	r1, r1, #3
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008d2a:	ee07 0a90 	vmov	s15, r0
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8008d2e:	fb05 f202 	mul.w	r2, r5, r2
 8008d32:	2901      	cmp	r1, #1
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008d34:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8008d38:	ee06 2a90 	vmov	s13, r2
 8008d3c:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
 8008d40:	d002      	beq.n	8008d48 <HAL_RCC_GetSysClockFreq.part.0+0x40>
 8008d42:	2902      	cmp	r1, #2
 8008d44:	d042      	beq.n	8008dcc <HAL_RCC_GetSysClockFreq.part.0+0xc4>
 8008d46:	b319      	cbz	r1, 8008d90 <HAL_RCC_GetSysClockFreq.part.0+0x88>
          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            break;

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008d48:	eddf 7a24 	vldr	s15, [pc, #144]	@ 8008ddc <HAL_RCC_GetSysClockFreq.part.0+0xd4>
 8008d4c:	ee87 6a87 	vdiv.f32	s12, s15, s14
 8008d50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008d52:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008d56:	ee07 3a90 	vmov	s15, r3
 8008d5a:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 8008d5e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008d62:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008d66:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8008d6a:	ee67 7a86 	vmul.f32	s15, s15, s12
            break;
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8008d6e:	4b1a      	ldr	r3, [pc, #104]	@ (8008dd8 <HAL_RCC_GetSysClockFreq.part.0+0xd0>)
 8008d70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008d72:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8008d76:	3301      	adds	r3, #1
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8008d78:	ee07 3a10 	vmov	s14, r3
 8008d7c:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 8008d80:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8008d84:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 8008d88:	ee17 0a90 	vmov	r0, s15
      sysclockfreq = CSI_VALUE;
      break;
  }

  return sysclockfreq;
}
 8008d8c:	bc30      	pop	{r4, r5}
 8008d8e:	4770      	bx	lr
            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008d90:	681a      	ldr	r2, [r3, #0]
 8008d92:	0692      	lsls	r2, r2, #26
 8008d94:	d51d      	bpl.n	8008dd2 <HAL_RCC_GetSysClockFreq.part.0+0xca>
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008d96:	6819      	ldr	r1, [r3, #0]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008d98:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008d9c:	4a10      	ldr	r2, [pc, #64]	@ (8008de0 <HAL_RCC_GetSysClockFreq.part.0+0xd8>)
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008d9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008da0:	f3c1 01c1 	ubfx	r1, r1, #3, #2
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008da4:	f3c3 0308 	ubfx	r3, r3, #0, #9
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008da8:	40ca      	lsrs	r2, r1
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008daa:	ee07 3a90 	vmov	s15, r3
 8008dae:	ee06 2a10 	vmov	s12, r2
 8008db2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008db6:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 8008dba:	ee77 6aa6 	vadd.f32	s13, s15, s13
 8008dbe:	eec6 7a07 	vdiv.f32	s15, s12, s14
 8008dc2:	ee36 7aa5 	vadd.f32	s14, s13, s11
 8008dc6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008dca:	e7d0      	b.n	8008d6e <HAL_RCC_GetSysClockFreq.part.0+0x66>
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008dcc:	eddf 7a05 	vldr	s15, [pc, #20]	@ 8008de4 <HAL_RCC_GetSysClockFreq.part.0+0xdc>
 8008dd0:	e7bc      	b.n	8008d4c <HAL_RCC_GetSysClockFreq.part.0+0x44>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008dd2:	eddf 7a05 	vldr	s15, [pc, #20]	@ 8008de8 <HAL_RCC_GetSysClockFreq.part.0+0xe0>
 8008dd6:	e7b9      	b.n	8008d4c <HAL_RCC_GetSysClockFreq.part.0+0x44>
 8008dd8:	58024400 	.word	0x58024400
 8008ddc:	4a742400 	.word	0x4a742400
 8008de0:	03d09000 	.word	0x03d09000
 8008de4:	4bbebc20 	.word	0x4bbebc20
 8008de8:	4c742400 	.word	0x4c742400

08008dec <HAL_RCC_OscConfig>:
  if (RCC_OscInitStruct == NULL)
 8008dec:	2800      	cmp	r0, #0
 8008dee:	f000 82dc 	beq.w	80093aa <HAL_RCC_OscConfig+0x5be>
{
 8008df2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008df4:	6803      	ldr	r3, [r0, #0]
 8008df6:	4604      	mov	r4, r0
 8008df8:	07d9      	lsls	r1, r3, #31
 8008dfa:	d53b      	bpl.n	8008e74 <HAL_RCC_OscConfig+0x88>
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008dfc:	499e      	ldr	r1, [pc, #632]	@ (8009078 <HAL_RCC_OscConfig+0x28c>)
 8008dfe:	690a      	ldr	r2, [r1, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8008e00:	6a89      	ldr	r1, [r1, #40]	@ 0x28
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008e02:	f002 0238 	and.w	r2, r2, #56	@ 0x38
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8008e06:	2a10      	cmp	r2, #16
 8008e08:	f000 80e4 	beq.w	8008fd4 <HAL_RCC_OscConfig+0x1e8>
 8008e0c:	2a18      	cmp	r2, #24
 8008e0e:	f000 80dc 	beq.w	8008fca <HAL_RCC_OscConfig+0x1de>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008e12:	6863      	ldr	r3, [r4, #4]
 8008e14:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008e18:	d018      	beq.n	8008e4c <HAL_RCC_OscConfig+0x60>
 8008e1a:	2b00      	cmp	r3, #0
 8008e1c:	f000 8154 	beq.w	80090c8 <HAL_RCC_OscConfig+0x2dc>
 8008e20:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008e24:	f000 8270 	beq.w	8009308 <HAL_RCC_OscConfig+0x51c>
 8008e28:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 8008e2c:	4b92      	ldr	r3, [pc, #584]	@ (8009078 <HAL_RCC_OscConfig+0x28c>)
 8008e2e:	681a      	ldr	r2, [r3, #0]
 8008e30:	f000 8211 	beq.w	8009256 <HAL_RCC_OscConfig+0x46a>
 8008e34:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8008e38:	601a      	str	r2, [r3, #0]
 8008e3a:	681a      	ldr	r2, [r3, #0]
 8008e3c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8008e40:	601a      	str	r2, [r3, #0]
 8008e42:	681a      	ldr	r2, [r3, #0]
 8008e44:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
 8008e48:	601a      	str	r2, [r3, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008e4a:	e004      	b.n	8008e56 <HAL_RCC_OscConfig+0x6a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008e4c:	4a8a      	ldr	r2, [pc, #552]	@ (8009078 <HAL_RCC_OscConfig+0x28c>)
 8008e4e:	6813      	ldr	r3, [r2, #0]
 8008e50:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008e54:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8008e56:	f7fa fb47 	bl	80034e8 <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8008e5a:	4e87      	ldr	r6, [pc, #540]	@ (8009078 <HAL_RCC_OscConfig+0x28c>)
        tickstart = HAL_GetTick();
 8008e5c:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8008e5e:	e005      	b.n	8008e6c <HAL_RCC_OscConfig+0x80>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008e60:	f7fa fb42 	bl	80034e8 <HAL_GetTick>
 8008e64:	1b40      	subs	r0, r0, r5
 8008e66:	2864      	cmp	r0, #100	@ 0x64
 8008e68:	f200 812c 	bhi.w	80090c4 <HAL_RCC_OscConfig+0x2d8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8008e6c:	6833      	ldr	r3, [r6, #0]
 8008e6e:	039b      	lsls	r3, r3, #14
 8008e70:	d5f6      	bpl.n	8008e60 <HAL_RCC_OscConfig+0x74>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008e72:	6823      	ldr	r3, [r4, #0]
 8008e74:	079d      	lsls	r5, r3, #30
 8008e76:	d464      	bmi.n	8008f42 <HAL_RCC_OscConfig+0x156>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8008e78:	06d9      	lsls	r1, r3, #27
 8008e7a:	d528      	bpl.n	8008ece <HAL_RCC_OscConfig+0xe2>
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008e7c:	497e      	ldr	r1, [pc, #504]	@ (8009078 <HAL_RCC_OscConfig+0x28c>)
 8008e7e:	690a      	ldr	r2, [r1, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8008e80:	6a89      	ldr	r1, [r1, #40]	@ 0x28
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008e82:	f002 0238 	and.w	r2, r2, #56	@ 0x38
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8008e86:	2a08      	cmp	r2, #8
 8008e88:	f000 80b4 	beq.w	8008ff4 <HAL_RCC_OscConfig+0x208>
 8008e8c:	2a18      	cmp	r2, #24
 8008e8e:	f000 80ac 	beq.w	8008fea <HAL_RCC_OscConfig+0x1fe>
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8008e92:	69e3      	ldr	r3, [r4, #28]
        __HAL_RCC_CSI_ENABLE();
 8008e94:	4d78      	ldr	r5, [pc, #480]	@ (8009078 <HAL_RCC_OscConfig+0x28c>)
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8008e96:	2b00      	cmp	r3, #0
 8008e98:	f000 8152 	beq.w	8009140 <HAL_RCC_OscConfig+0x354>
        __HAL_RCC_CSI_ENABLE();
 8008e9c:	682b      	ldr	r3, [r5, #0]
 8008e9e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008ea2:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8008ea4:	f7fa fb20 	bl	80034e8 <HAL_GetTick>
 8008ea8:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8008eaa:	e005      	b.n	8008eb8 <HAL_RCC_OscConfig+0xcc>
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8008eac:	f7fa fb1c 	bl	80034e8 <HAL_GetTick>
 8008eb0:	1b80      	subs	r0, r0, r6
 8008eb2:	2802      	cmp	r0, #2
 8008eb4:	f200 8106 	bhi.w	80090c4 <HAL_RCC_OscConfig+0x2d8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8008eb8:	682b      	ldr	r3, [r5, #0]
 8008eba:	05db      	lsls	r3, r3, #23
 8008ebc:	d5f6      	bpl.n	8008eac <HAL_RCC_OscConfig+0xc0>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8008ebe:	68eb      	ldr	r3, [r5, #12]
 8008ec0:	6a22      	ldr	r2, [r4, #32]
 8008ec2:	f023 537c 	bic.w	r3, r3, #1056964608	@ 0x3f000000
 8008ec6:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8008eca:	60eb      	str	r3, [r5, #12]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008ecc:	6823      	ldr	r3, [r4, #0]
 8008ece:	071d      	lsls	r5, r3, #28
 8008ed0:	d516      	bpl.n	8008f00 <HAL_RCC_OscConfig+0x114>
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8008ed2:	6963      	ldr	r3, [r4, #20]
      __HAL_RCC_LSI_ENABLE();
 8008ed4:	4d68      	ldr	r5, [pc, #416]	@ (8009078 <HAL_RCC_OscConfig+0x28c>)
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8008ed6:	2b00      	cmp	r3, #0
 8008ed8:	f000 8110 	beq.w	80090fc <HAL_RCC_OscConfig+0x310>
      __HAL_RCC_LSI_ENABLE();
 8008edc:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 8008ede:	f043 0301 	orr.w	r3, r3, #1
 8008ee2:	676b      	str	r3, [r5, #116]	@ 0x74
      tickstart = HAL_GetTick();
 8008ee4:	f7fa fb00 	bl	80034e8 <HAL_GetTick>
 8008ee8:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8008eea:	e005      	b.n	8008ef8 <HAL_RCC_OscConfig+0x10c>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008eec:	f7fa fafc 	bl	80034e8 <HAL_GetTick>
 8008ef0:	1b80      	subs	r0, r0, r6
 8008ef2:	2802      	cmp	r0, #2
 8008ef4:	f200 80e6 	bhi.w	80090c4 <HAL_RCC_OscConfig+0x2d8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8008ef8:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 8008efa:	0798      	lsls	r0, r3, #30
 8008efc:	d5f6      	bpl.n	8008eec <HAL_RCC_OscConfig+0x100>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8008efe:	6823      	ldr	r3, [r4, #0]
 8008f00:	069a      	lsls	r2, r3, #26
 8008f02:	d516      	bpl.n	8008f32 <HAL_RCC_OscConfig+0x146>
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8008f04:	69a3      	ldr	r3, [r4, #24]
      __HAL_RCC_HSI48_ENABLE();
 8008f06:	4d5c      	ldr	r5, [pc, #368]	@ (8009078 <HAL_RCC_OscConfig+0x28c>)
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8008f08:	2b00      	cmp	r3, #0
 8008f0a:	f000 8108 	beq.w	800911e <HAL_RCC_OscConfig+0x332>
      __HAL_RCC_HSI48_ENABLE();
 8008f0e:	682b      	ldr	r3, [r5, #0]
 8008f10:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8008f14:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8008f16:	f7fa fae7 	bl	80034e8 <HAL_GetTick>
 8008f1a:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8008f1c:	e005      	b.n	8008f2a <HAL_RCC_OscConfig+0x13e>
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008f1e:	f7fa fae3 	bl	80034e8 <HAL_GetTick>
 8008f22:	1b80      	subs	r0, r0, r6
 8008f24:	2802      	cmp	r0, #2
 8008f26:	f200 80cd 	bhi.w	80090c4 <HAL_RCC_OscConfig+0x2d8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8008f2a:	682b      	ldr	r3, [r5, #0]
 8008f2c:	049f      	lsls	r7, r3, #18
 8008f2e:	d5f6      	bpl.n	8008f1e <HAL_RCC_OscConfig+0x132>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008f30:	6823      	ldr	r3, [r4, #0]
 8008f32:	0759      	lsls	r1, r3, #29
 8008f34:	d46e      	bmi.n	8009014 <HAL_RCC_OscConfig+0x228>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008f36:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8008f38:	2b00      	cmp	r3, #0
 8008f3a:	f040 80aa 	bne.w	8009092 <HAL_RCC_OscConfig+0x2a6>
  return HAL_OK;
 8008f3e:	2000      	movs	r0, #0
}
 8008f40:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008f42:	4a4d      	ldr	r2, [pc, #308]	@ (8009078 <HAL_RCC_OscConfig+0x28c>)
 8008f44:	6913      	ldr	r3, [r2, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8008f46:	6a92      	ldr	r2, [r2, #40]	@ 0x28
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8008f48:	f013 0338 	ands.w	r3, r3, #56	@ 0x38
 8008f4c:	d122      	bne.n	8008f94 <HAL_RCC_OscConfig+0x1a8>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008f4e:	4b4a      	ldr	r3, [pc, #296]	@ (8009078 <HAL_RCC_OscConfig+0x28c>)
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8008f50:	68e2      	ldr	r2, [r4, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	0759      	lsls	r1, r3, #29
 8008f56:	d501      	bpl.n	8008f5c <HAL_RCC_OscConfig+0x170>
 8008f58:	2a00      	cmp	r2, #0
 8008f5a:	d044      	beq.n	8008fe6 <HAL_RCC_OscConfig+0x1fa>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8008f5c:	4d46      	ldr	r5, [pc, #280]	@ (8009078 <HAL_RCC_OscConfig+0x28c>)
 8008f5e:	682b      	ldr	r3, [r5, #0]
 8008f60:	f023 0319 	bic.w	r3, r3, #25
 8008f64:	4313      	orrs	r3, r2
 8008f66:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8008f68:	f7fa fabe 	bl	80034e8 <HAL_GetTick>
 8008f6c:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008f6e:	e005      	b.n	8008f7c <HAL_RCC_OscConfig+0x190>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008f70:	f7fa faba 	bl	80034e8 <HAL_GetTick>
 8008f74:	1b80      	subs	r0, r0, r6
 8008f76:	2802      	cmp	r0, #2
 8008f78:	f200 80a4 	bhi.w	80090c4 <HAL_RCC_OscConfig+0x2d8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008f7c:	682b      	ldr	r3, [r5, #0]
 8008f7e:	075b      	lsls	r3, r3, #29
 8008f80:	d5f6      	bpl.n	8008f70 <HAL_RCC_OscConfig+0x184>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008f82:	686b      	ldr	r3, [r5, #4]
 8008f84:	6922      	ldr	r2, [r4, #16]
 8008f86:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8008f8a:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8008f8e:	606b      	str	r3, [r5, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8008f90:	6823      	ldr	r3, [r4, #0]
 8008f92:	e771      	b.n	8008e78 <HAL_RCC_OscConfig+0x8c>
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8008f94:	2b18      	cmp	r3, #24
 8008f96:	f000 80f6 	beq.w	8009186 <HAL_RCC_OscConfig+0x39a>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8008f9a:	4d37      	ldr	r5, [pc, #220]	@ (8009078 <HAL_RCC_OscConfig+0x28c>)
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8008f9c:	68e2      	ldr	r2, [r4, #12]
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8008f9e:	682b      	ldr	r3, [r5, #0]
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8008fa0:	2a00      	cmp	r2, #0
 8008fa2:	f000 80df 	beq.w	8009164 <HAL_RCC_OscConfig+0x378>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8008fa6:	f023 0319 	bic.w	r3, r3, #25
 8008faa:	4313      	orrs	r3, r2
 8008fac:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8008fae:	f7fa fa9b 	bl	80034e8 <HAL_GetTick>
 8008fb2:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008fb4:	e005      	b.n	8008fc2 <HAL_RCC_OscConfig+0x1d6>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008fb6:	f7fa fa97 	bl	80034e8 <HAL_GetTick>
 8008fba:	1b80      	subs	r0, r0, r6
 8008fbc:	2802      	cmp	r0, #2
 8008fbe:	f200 8081 	bhi.w	80090c4 <HAL_RCC_OscConfig+0x2d8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008fc2:	682b      	ldr	r3, [r5, #0]
 8008fc4:	075f      	lsls	r7, r3, #29
 8008fc6:	d5f6      	bpl.n	8008fb6 <HAL_RCC_OscConfig+0x1ca>
 8008fc8:	e7db      	b.n	8008f82 <HAL_RCC_OscConfig+0x196>
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8008fca:	f001 0103 	and.w	r1, r1, #3
 8008fce:	2902      	cmp	r1, #2
 8008fd0:	f47f af1f 	bne.w	8008e12 <HAL_RCC_OscConfig+0x26>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008fd4:	4a28      	ldr	r2, [pc, #160]	@ (8009078 <HAL_RCC_OscConfig+0x28c>)
 8008fd6:	6812      	ldr	r2, [r2, #0]
 8008fd8:	0392      	lsls	r2, r2, #14
 8008fda:	f57f af4b 	bpl.w	8008e74 <HAL_RCC_OscConfig+0x88>
 8008fde:	6862      	ldr	r2, [r4, #4]
 8008fe0:	2a00      	cmp	r2, #0
 8008fe2:	f47f af47 	bne.w	8008e74 <HAL_RCC_OscConfig+0x88>
    return HAL_ERROR;
 8008fe6:	2001      	movs	r0, #1
}
 8008fe8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8008fea:	f001 0103 	and.w	r1, r1, #3
 8008fee:	2901      	cmp	r1, #1
 8008ff0:	f47f af4f 	bne.w	8008e92 <HAL_RCC_OscConfig+0xa6>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8008ff4:	4a20      	ldr	r2, [pc, #128]	@ (8009078 <HAL_RCC_OscConfig+0x28c>)
 8008ff6:	6812      	ldr	r2, [r2, #0]
 8008ff8:	05d2      	lsls	r2, r2, #23
 8008ffa:	d502      	bpl.n	8009002 <HAL_RCC_OscConfig+0x216>
 8008ffc:	69e2      	ldr	r2, [r4, #28]
 8008ffe:	2a80      	cmp	r2, #128	@ 0x80
 8009000:	d1f1      	bne.n	8008fe6 <HAL_RCC_OscConfig+0x1fa>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8009002:	491d      	ldr	r1, [pc, #116]	@ (8009078 <HAL_RCC_OscConfig+0x28c>)
 8009004:	6a20      	ldr	r0, [r4, #32]
 8009006:	68ca      	ldr	r2, [r1, #12]
 8009008:	f022 527c 	bic.w	r2, r2, #1056964608	@ 0x3f000000
 800900c:	ea42 6200 	orr.w	r2, r2, r0, lsl #24
 8009010:	60ca      	str	r2, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8009012:	e75c      	b.n	8008ece <HAL_RCC_OscConfig+0xe2>
    PWR->CR1 |= PWR_CR1_DBP;
 8009014:	4d19      	ldr	r5, [pc, #100]	@ (800907c <HAL_RCC_OscConfig+0x290>)
 8009016:	682b      	ldr	r3, [r5, #0]
 8009018:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800901c:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 800901e:	f7fa fa63 	bl	80034e8 <HAL_GetTick>
 8009022:	4606      	mov	r6, r0
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009024:	e004      	b.n	8009030 <HAL_RCC_OscConfig+0x244>
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009026:	f7fa fa5f 	bl	80034e8 <HAL_GetTick>
 800902a:	1b80      	subs	r0, r0, r6
 800902c:	2864      	cmp	r0, #100	@ 0x64
 800902e:	d849      	bhi.n	80090c4 <HAL_RCC_OscConfig+0x2d8>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009030:	682b      	ldr	r3, [r5, #0]
 8009032:	05da      	lsls	r2, r3, #23
 8009034:	d5f7      	bpl.n	8009026 <HAL_RCC_OscConfig+0x23a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009036:	68a3      	ldr	r3, [r4, #8]
 8009038:	2b01      	cmp	r3, #1
 800903a:	f000 8196 	beq.w	800936a <HAL_RCC_OscConfig+0x57e>
 800903e:	2b00      	cmp	r3, #0
 8009040:	f000 8176 	beq.w	8009330 <HAL_RCC_OscConfig+0x544>
 8009044:	2b05      	cmp	r3, #5
 8009046:	f000 8196 	beq.w	8009376 <HAL_RCC_OscConfig+0x58a>
 800904a:	2b85      	cmp	r3, #133	@ 0x85
 800904c:	4b0a      	ldr	r3, [pc, #40]	@ (8009078 <HAL_RCC_OscConfig+0x28c>)
 800904e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8009050:	f000 819f 	beq.w	8009392 <HAL_RCC_OscConfig+0x5a6>
 8009054:	f022 0201 	bic.w	r2, r2, #1
 8009058:	671a      	str	r2, [r3, #112]	@ 0x70
 800905a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800905c:	f022 0204 	bic.w	r2, r2, #4
 8009060:	671a      	str	r2, [r3, #112]	@ 0x70
 8009062:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8009064:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8009068:	671a      	str	r2, [r3, #112]	@ 0x70
      tickstart = HAL_GetTick();
 800906a:	f7fa fa3d 	bl	80034e8 <HAL_GetTick>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800906e:	4e02      	ldr	r6, [pc, #8]	@ (8009078 <HAL_RCC_OscConfig+0x28c>)
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009070:	f241 3788 	movw	r7, #5000	@ 0x1388
      tickstart = HAL_GetTick();
 8009074:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8009076:	e008      	b.n	800908a <HAL_RCC_OscConfig+0x29e>
 8009078:	58024400 	.word	0x58024400
 800907c:	58024800 	.word	0x58024800
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009080:	f7fa fa32 	bl	80034e8 <HAL_GetTick>
 8009084:	1b40      	subs	r0, r0, r5
 8009086:	42b8      	cmp	r0, r7
 8009088:	d81c      	bhi.n	80090c4 <HAL_RCC_OscConfig+0x2d8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800908a:	6f33      	ldr	r3, [r6, #112]	@ 0x70
 800908c:	079b      	lsls	r3, r3, #30
 800908e:	d5f7      	bpl.n	8009080 <HAL_RCC_OscConfig+0x294>
 8009090:	e751      	b.n	8008f36 <HAL_RCC_OscConfig+0x14a>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8009092:	4da4      	ldr	r5, [pc, #656]	@ (8009324 <HAL_RCC_OscConfig+0x538>)
 8009094:	692a      	ldr	r2, [r5, #16]
 8009096:	f002 0238 	and.w	r2, r2, #56	@ 0x38
 800909a:	2a18      	cmp	r2, #24
 800909c:	f000 80e7 	beq.w	800926e <HAL_RCC_OscConfig+0x482>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80090a0:	2b02      	cmp	r3, #2
        __HAL_RCC_PLL_DISABLE();
 80090a2:	682b      	ldr	r3, [r5, #0]
 80090a4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80090a8:	602b      	str	r3, [r5, #0]
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80090aa:	d070      	beq.n	800918e <HAL_RCC_OscConfig+0x3a2>
        tickstart = HAL_GetTick();
 80090ac:	f7fa fa1c 	bl	80034e8 <HAL_GetTick>
 80090b0:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80090b2:	682b      	ldr	r3, [r5, #0]
 80090b4:	019b      	lsls	r3, r3, #6
 80090b6:	f57f af42 	bpl.w	8008f3e <HAL_RCC_OscConfig+0x152>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80090ba:	f7fa fa15 	bl	80034e8 <HAL_GetTick>
 80090be:	1b00      	subs	r0, r0, r4
 80090c0:	2802      	cmp	r0, #2
 80090c2:	d9f6      	bls.n	80090b2 <HAL_RCC_OscConfig+0x2c6>
            return HAL_TIMEOUT;
 80090c4:	2003      	movs	r0, #3
}
 80090c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80090c8:	4d96      	ldr	r5, [pc, #600]	@ (8009324 <HAL_RCC_OscConfig+0x538>)
 80090ca:	682b      	ldr	r3, [r5, #0]
 80090cc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80090d0:	602b      	str	r3, [r5, #0]
 80090d2:	682b      	ldr	r3, [r5, #0]
 80090d4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80090d8:	602b      	str	r3, [r5, #0]
 80090da:	682b      	ldr	r3, [r5, #0]
 80090dc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80090e0:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80090e2:	f7fa fa01 	bl	80034e8 <HAL_GetTick>
 80090e6:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80090e8:	e004      	b.n	80090f4 <HAL_RCC_OscConfig+0x308>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80090ea:	f7fa f9fd 	bl	80034e8 <HAL_GetTick>
 80090ee:	1b80      	subs	r0, r0, r6
 80090f0:	2864      	cmp	r0, #100	@ 0x64
 80090f2:	d8e7      	bhi.n	80090c4 <HAL_RCC_OscConfig+0x2d8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80090f4:	682b      	ldr	r3, [r5, #0]
 80090f6:	039f      	lsls	r7, r3, #14
 80090f8:	d4f7      	bmi.n	80090ea <HAL_RCC_OscConfig+0x2fe>
 80090fa:	e6ba      	b.n	8008e72 <HAL_RCC_OscConfig+0x86>
      __HAL_RCC_LSI_DISABLE();
 80090fc:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 80090fe:	f023 0301 	bic.w	r3, r3, #1
 8009102:	676b      	str	r3, [r5, #116]	@ 0x74
      tickstart = HAL_GetTick();
 8009104:	f7fa f9f0 	bl	80034e8 <HAL_GetTick>
 8009108:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800910a:	e004      	b.n	8009116 <HAL_RCC_OscConfig+0x32a>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800910c:	f7fa f9ec 	bl	80034e8 <HAL_GetTick>
 8009110:	1b80      	subs	r0, r0, r6
 8009112:	2802      	cmp	r0, #2
 8009114:	d8d6      	bhi.n	80090c4 <HAL_RCC_OscConfig+0x2d8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8009116:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 8009118:	0799      	lsls	r1, r3, #30
 800911a:	d4f7      	bmi.n	800910c <HAL_RCC_OscConfig+0x320>
 800911c:	e6ef      	b.n	8008efe <HAL_RCC_OscConfig+0x112>
      __HAL_RCC_HSI48_DISABLE();
 800911e:	682b      	ldr	r3, [r5, #0]
 8009120:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009124:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8009126:	f7fa f9df 	bl	80034e8 <HAL_GetTick>
 800912a:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800912c:	e004      	b.n	8009138 <HAL_RCC_OscConfig+0x34c>
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800912e:	f7fa f9db 	bl	80034e8 <HAL_GetTick>
 8009132:	1b80      	subs	r0, r0, r6
 8009134:	2802      	cmp	r0, #2
 8009136:	d8c5      	bhi.n	80090c4 <HAL_RCC_OscConfig+0x2d8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8009138:	682b      	ldr	r3, [r5, #0]
 800913a:	0498      	lsls	r0, r3, #18
 800913c:	d4f7      	bmi.n	800912e <HAL_RCC_OscConfig+0x342>
 800913e:	e6f7      	b.n	8008f30 <HAL_RCC_OscConfig+0x144>
        __HAL_RCC_CSI_DISABLE();
 8009140:	682b      	ldr	r3, [r5, #0]
 8009142:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009146:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8009148:	f7fa f9ce 	bl	80034e8 <HAL_GetTick>
 800914c:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800914e:	e004      	b.n	800915a <HAL_RCC_OscConfig+0x36e>
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8009150:	f7fa f9ca 	bl	80034e8 <HAL_GetTick>
 8009154:	1b80      	subs	r0, r0, r6
 8009156:	2802      	cmp	r0, #2
 8009158:	d8b4      	bhi.n	80090c4 <HAL_RCC_OscConfig+0x2d8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800915a:	682b      	ldr	r3, [r5, #0]
 800915c:	05df      	lsls	r7, r3, #23
 800915e:	d4f7      	bmi.n	8009150 <HAL_RCC_OscConfig+0x364>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009160:	6823      	ldr	r3, [r4, #0]
 8009162:	e6b4      	b.n	8008ece <HAL_RCC_OscConfig+0xe2>
        __HAL_RCC_HSI_DISABLE();
 8009164:	f023 0301 	bic.w	r3, r3, #1
 8009168:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800916a:	f7fa f9bd 	bl	80034e8 <HAL_GetTick>
 800916e:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8009170:	e004      	b.n	800917c <HAL_RCC_OscConfig+0x390>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009172:	f7fa f9b9 	bl	80034e8 <HAL_GetTick>
 8009176:	1b80      	subs	r0, r0, r6
 8009178:	2802      	cmp	r0, #2
 800917a:	d8a3      	bhi.n	80090c4 <HAL_RCC_OscConfig+0x2d8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800917c:	682b      	ldr	r3, [r5, #0]
 800917e:	0758      	lsls	r0, r3, #29
 8009180:	d4f7      	bmi.n	8009172 <HAL_RCC_OscConfig+0x386>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8009182:	6823      	ldr	r3, [r4, #0]
 8009184:	e678      	b.n	8008e78 <HAL_RCC_OscConfig+0x8c>
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8009186:	0790      	lsls	r0, r2, #30
 8009188:	f47f af07 	bne.w	8008f9a <HAL_RCC_OscConfig+0x1ae>
 800918c:	e6df      	b.n	8008f4e <HAL_RCC_OscConfig+0x162>
        tickstart = HAL_GetTick();
 800918e:	f7fa f9ab 	bl	80034e8 <HAL_GetTick>
 8009192:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8009194:	e004      	b.n	80091a0 <HAL_RCC_OscConfig+0x3b4>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009196:	f7fa f9a7 	bl	80034e8 <HAL_GetTick>
 800919a:	1b80      	subs	r0, r0, r6
 800919c:	2802      	cmp	r0, #2
 800919e:	d891      	bhi.n	80090c4 <HAL_RCC_OscConfig+0x2d8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80091a0:	682b      	ldr	r3, [r5, #0]
 80091a2:	0199      	lsls	r1, r3, #6
 80091a4:	d4f7      	bmi.n	8009196 <HAL_RCC_OscConfig+0x3aa>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80091a6:	6aa9      	ldr	r1, [r5, #40]	@ 0x28
 80091a8:	4b5f      	ldr	r3, [pc, #380]	@ (8009328 <HAL_RCC_OscConfig+0x53c>)
 80091aa:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 80091ac:	400b      	ands	r3, r1
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80091ae:	495f      	ldr	r1, [pc, #380]	@ (800932c <HAL_RCC_OscConfig+0x540>)
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80091b0:	4e5c      	ldr	r6, [pc, #368]	@ (8009324 <HAL_RCC_OscConfig+0x538>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80091b2:	4313      	orrs	r3, r2
 80091b4:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 80091b6:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 80091ba:	62ab      	str	r3, [r5, #40]	@ 0x28
 80091bc:	e9d4 320d 	ldrd	r3, r2, [r4, #52]	@ 0x34
 80091c0:	3b01      	subs	r3, #1
 80091c2:	3a01      	subs	r2, #1
 80091c4:	025b      	lsls	r3, r3, #9
 80091c6:	0412      	lsls	r2, r2, #16
 80091c8:	b29b      	uxth	r3, r3
 80091ca:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 80091ce:	4313      	orrs	r3, r2
 80091d0:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 80091d2:	3a01      	subs	r2, #1
 80091d4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80091d8:	4313      	orrs	r3, r2
 80091da:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 80091dc:	3a01      	subs	r2, #1
 80091de:	0612      	lsls	r2, r2, #24
 80091e0:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 80091e4:	4313      	orrs	r3, r2
 80091e6:	632b      	str	r3, [r5, #48]	@ 0x30
        __HAL_RCC_PLLFRACN_DISABLE();
 80091e8:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 80091ea:	f023 0301 	bic.w	r3, r3, #1
 80091ee:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80091f0:	6b6a      	ldr	r2, [r5, #52]	@ 0x34
 80091f2:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 80091f4:	4011      	ands	r1, r2
 80091f6:	ea41 01c3 	orr.w	r1, r1, r3, lsl #3
 80091fa:	6369      	str	r1, [r5, #52]	@ 0x34
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80091fc:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 80091fe:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8009200:	f023 030c 	bic.w	r3, r3, #12
 8009204:	4313      	orrs	r3, r2
 8009206:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8009208:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 800920a:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 800920c:	f023 0302 	bic.w	r3, r3, #2
 8009210:	4313      	orrs	r3, r2
 8009212:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8009214:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 8009216:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800921a:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800921c:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 800921e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009222:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8009224:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 8009226:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800922a:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLLFRACN_ENABLE();
 800922c:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 800922e:	f043 0301 	orr.w	r3, r3, #1
 8009232:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLL_ENABLE();
 8009234:	682b      	ldr	r3, [r5, #0]
 8009236:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800923a:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800923c:	f7fa f954 	bl	80034e8 <HAL_GetTick>
 8009240:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8009242:	6833      	ldr	r3, [r6, #0]
 8009244:	019a      	lsls	r2, r3, #6
 8009246:	f53f ae7a 	bmi.w	8008f3e <HAL_RCC_OscConfig+0x152>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800924a:	f7fa f94d 	bl	80034e8 <HAL_GetTick>
 800924e:	1b00      	subs	r0, r0, r4
 8009250:	2802      	cmp	r0, #2
 8009252:	d9f6      	bls.n	8009242 <HAL_RCC_OscConfig+0x456>
 8009254:	e736      	b.n	80090c4 <HAL_RCC_OscConfig+0x2d8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009256:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 800925a:	601a      	str	r2, [r3, #0]
 800925c:	681a      	ldr	r2, [r3, #0]
 800925e:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8009262:	601a      	str	r2, [r3, #0]
 8009264:	681a      	ldr	r2, [r3, #0]
 8009266:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800926a:	601a      	str	r2, [r3, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800926c:	e5f3      	b.n	8008e56 <HAL_RCC_OscConfig+0x6a>
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800926e:	2b01      	cmp	r3, #1
      temp1_pllckcfg = RCC->PLLCKSELR;
 8009270:	6aaa      	ldr	r2, [r5, #40]	@ 0x28
      temp2_pllckcfg = RCC->PLL1DIVR;
 8009272:	6b28      	ldr	r0, [r5, #48]	@ 0x30
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009274:	f43f aeb7 	beq.w	8008fe6 <HAL_RCC_OscConfig+0x1fa>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009278:	f002 0303 	and.w	r3, r2, #3
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800927c:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 800927e:	428b      	cmp	r3, r1
 8009280:	f47f aeb1 	bne.w	8008fe6 <HAL_RCC_OscConfig+0x1fa>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8009284:	f3c2 1205 	ubfx	r2, r2, #4, #6
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009288:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800928a:	429a      	cmp	r2, r3
 800928c:	f47f aeab 	bne.w	8008fe6 <HAL_RCC_OscConfig+0x1fa>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8009290:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8009292:	f3c0 0208 	ubfx	r2, r0, #0, #9
 8009296:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8009298:	429a      	cmp	r2, r3
 800929a:	f47f aea4 	bne.w	8008fe6 <HAL_RCC_OscConfig+0x1fa>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800929e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80092a0:	f3c0 2246 	ubfx	r2, r0, #9, #7
 80092a4:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80092a6:	429a      	cmp	r2, r3
 80092a8:	f47f ae9d 	bne.w	8008fe6 <HAL_RCC_OscConfig+0x1fa>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80092ac:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80092ae:	f3c0 4206 	ubfx	r2, r0, #16, #7
 80092b2:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80092b4:	429a      	cmp	r2, r3
 80092b6:	f47f ae96 	bne.w	8008fe6 <HAL_RCC_OscConfig+0x1fa>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80092ba:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80092bc:	f3c0 6006 	ubfx	r0, r0, #24, #7
 80092c0:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80092c2:	4298      	cmp	r0, r3
 80092c4:	f47f ae8f 	bne.w	8008fe6 <HAL_RCC_OscConfig+0x1fa>
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 80092c8:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 80092ca:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 80092cc:	f3c3 03cc 	ubfx	r3, r3, #3, #13
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 80092d0:	429a      	cmp	r2, r3
 80092d2:	f43f ae34 	beq.w	8008f3e <HAL_RCC_OscConfig+0x152>
          __HAL_RCC_PLLFRACN_DISABLE();
 80092d6:	4a13      	ldr	r2, [pc, #76]	@ (8009324 <HAL_RCC_OscConfig+0x538>)
 80092d8:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 80092da:	f023 0301 	bic.w	r3, r3, #1
 80092de:	62d3      	str	r3, [r2, #44]	@ 0x2c
          tickstart = HAL_GetTick();
 80092e0:	f7fa f902 	bl	80034e8 <HAL_GetTick>
 80092e4:	4605      	mov	r5, r0
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80092e6:	f7fa f8ff 	bl	80034e8 <HAL_GetTick>
 80092ea:	42a8      	cmp	r0, r5
 80092ec:	d0fb      	beq.n	80092e6 <HAL_RCC_OscConfig+0x4fa>
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80092ee:	4a0d      	ldr	r2, [pc, #52]	@ (8009324 <HAL_RCC_OscConfig+0x538>)
 80092f0:	4b0e      	ldr	r3, [pc, #56]	@ (800932c <HAL_RCC_OscConfig+0x540>)
 80092f2:	6b50      	ldr	r0, [r2, #52]	@ 0x34
 80092f4:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80092f6:	4003      	ands	r3, r0
 80092f8:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80092fc:	6353      	str	r3, [r2, #52]	@ 0x34
          __HAL_RCC_PLLFRACN_ENABLE();
 80092fe:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8009300:	f043 0301 	orr.w	r3, r3, #1
 8009304:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8009306:	e61a      	b.n	8008f3e <HAL_RCC_OscConfig+0x152>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009308:	4b06      	ldr	r3, [pc, #24]	@ (8009324 <HAL_RCC_OscConfig+0x538>)
 800930a:	681a      	ldr	r2, [r3, #0]
 800930c:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8009310:	601a      	str	r2, [r3, #0]
 8009312:	681a      	ldr	r2, [r3, #0]
 8009314:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
 8009318:	601a      	str	r2, [r3, #0]
 800931a:	681a      	ldr	r2, [r3, #0]
 800931c:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8009320:	601a      	str	r2, [r3, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8009322:	e598      	b.n	8008e56 <HAL_RCC_OscConfig+0x6a>
 8009324:	58024400 	.word	0x58024400
 8009328:	fffffc0c 	.word	0xfffffc0c
 800932c:	ffff0007 	.word	0xffff0007
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009330:	4d1f      	ldr	r5, [pc, #124]	@ (80093b0 <HAL_RCC_OscConfig+0x5c4>)
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009332:	f241 3788 	movw	r7, #5000	@ 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009336:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 8009338:	f023 0301 	bic.w	r3, r3, #1
 800933c:	672b      	str	r3, [r5, #112]	@ 0x70
 800933e:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 8009340:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009344:	672b      	str	r3, [r5, #112]	@ 0x70
 8009346:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 8009348:	f023 0304 	bic.w	r3, r3, #4
 800934c:	672b      	str	r3, [r5, #112]	@ 0x70
      tickstart = HAL_GetTick();
 800934e:	f7fa f8cb 	bl	80034e8 <HAL_GetTick>
 8009352:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8009354:	e005      	b.n	8009362 <HAL_RCC_OscConfig+0x576>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009356:	f7fa f8c7 	bl	80034e8 <HAL_GetTick>
 800935a:	1b80      	subs	r0, r0, r6
 800935c:	42b8      	cmp	r0, r7
 800935e:	f63f aeb1 	bhi.w	80090c4 <HAL_RCC_OscConfig+0x2d8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8009362:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 8009364:	0798      	lsls	r0, r3, #30
 8009366:	d4f6      	bmi.n	8009356 <HAL_RCC_OscConfig+0x56a>
 8009368:	e5e5      	b.n	8008f36 <HAL_RCC_OscConfig+0x14a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800936a:	4a11      	ldr	r2, [pc, #68]	@ (80093b0 <HAL_RCC_OscConfig+0x5c4>)
 800936c:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 800936e:	f043 0301 	orr.w	r3, r3, #1
 8009372:	6713      	str	r3, [r2, #112]	@ 0x70
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8009374:	e679      	b.n	800906a <HAL_RCC_OscConfig+0x27e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009376:	4b0e      	ldr	r3, [pc, #56]	@ (80093b0 <HAL_RCC_OscConfig+0x5c4>)
 8009378:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800937a:	f042 0204 	orr.w	r2, r2, #4
 800937e:	671a      	str	r2, [r3, #112]	@ 0x70
 8009380:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8009382:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8009386:	671a      	str	r2, [r3, #112]	@ 0x70
 8009388:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800938a:	f042 0201 	orr.w	r2, r2, #1
 800938e:	671a      	str	r2, [r3, #112]	@ 0x70
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8009390:	e66b      	b.n	800906a <HAL_RCC_OscConfig+0x27e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009392:	f042 0204 	orr.w	r2, r2, #4
 8009396:	671a      	str	r2, [r3, #112]	@ 0x70
 8009398:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800939a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800939e:	671a      	str	r2, [r3, #112]	@ 0x70
 80093a0:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80093a2:	f042 0201 	orr.w	r2, r2, #1
 80093a6:	671a      	str	r2, [r3, #112]	@ 0x70
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80093a8:	e65f      	b.n	800906a <HAL_RCC_OscConfig+0x27e>
    return HAL_ERROR;
 80093aa:	2001      	movs	r0, #1
}
 80093ac:	4770      	bx	lr
 80093ae:	bf00      	nop
 80093b0:	58024400 	.word	0x58024400

080093b4 <HAL_RCC_GetSysClockFreq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80093b4:	4a3f      	ldr	r2, [pc, #252]	@ (80094b4 <HAL_RCC_GetSysClockFreq+0x100>)
 80093b6:	6913      	ldr	r3, [r2, #16]
 80093b8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80093bc:	2b10      	cmp	r3, #16
 80093be:	d004      	beq.n	80093ca <HAL_RCC_GetSysClockFreq+0x16>
 80093c0:	2b18      	cmp	r3, #24
 80093c2:	d00d      	beq.n	80093e0 <HAL_RCC_GetSysClockFreq+0x2c>
 80093c4:	b11b      	cbz	r3, 80093ce <HAL_RCC_GetSysClockFreq+0x1a>
      sysclockfreq = CSI_VALUE;
 80093c6:	483c      	ldr	r0, [pc, #240]	@ (80094b8 <HAL_RCC_GetSysClockFreq+0x104>)
 80093c8:	4770      	bx	lr
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80093ca:	483c      	ldr	r0, [pc, #240]	@ (80094bc <HAL_RCC_GetSysClockFreq+0x108>)
 80093cc:	4770      	bx	lr
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80093ce:	6813      	ldr	r3, [r2, #0]
 80093d0:	0699      	lsls	r1, r3, #26
 80093d2:	d548      	bpl.n	8009466 <HAL_RCC_GetSysClockFreq+0xb2>
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80093d4:	6813      	ldr	r3, [r2, #0]
 80093d6:	483a      	ldr	r0, [pc, #232]	@ (80094c0 <HAL_RCC_GetSysClockFreq+0x10c>)
 80093d8:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80093dc:	40d8      	lsrs	r0, r3
 80093de:	4770      	bx	lr
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80093e0:	6a91      	ldr	r1, [r2, #40]	@ 0x28
{
 80093e2:	b430      	push	{r4, r5}
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80093e4:	6a94      	ldr	r4, [r2, #40]	@ 0x28
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80093e6:	6ad5      	ldr	r5, [r2, #44]	@ 0x2c
      if (pllm != 0U)
 80093e8:	f414 7f7c 	tst.w	r4, #1008	@ 0x3f0
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80093ec:	6b53      	ldr	r3, [r2, #52]	@ 0x34
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80093ee:	f3c4 1005 	ubfx	r0, r4, #4, #6
      if (pllm != 0U)
 80093f2:	d036      	beq.n	8009462 <HAL_RCC_GetSysClockFreq+0xae>
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80093f4:	f3c3 03cc 	ubfx	r3, r3, #3, #13
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80093f8:	f005 0501 	and.w	r5, r5, #1
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80093fc:	f001 0103 	and.w	r1, r1, #3
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009400:	ee07 0a90 	vmov	s15, r0
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8009404:	fb05 f303 	mul.w	r3, r5, r3
 8009408:	2901      	cmp	r1, #1
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800940a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800940e:	ee06 3a90 	vmov	s13, r3
 8009412:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
 8009416:	d002      	beq.n	800941e <HAL_RCC_GetSysClockFreq+0x6a>
 8009418:	2902      	cmp	r1, #2
 800941a:	d026      	beq.n	800946a <HAL_RCC_GetSysClockFreq+0xb6>
 800941c:	b341      	cbz	r1, 8009470 <HAL_RCC_GetSysClockFreq+0xbc>
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800941e:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 80094c4 <HAL_RCC_GetSysClockFreq+0x110>
 8009422:	ee87 6a27 	vdiv.f32	s12, s14, s15
 8009426:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 8009428:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800942c:	ee07 3a10 	vmov	s14, r3
 8009430:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 8009434:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8009438:	ee37 7a26 	vadd.f32	s14, s14, s13
 800943c:	ee37 7a25 	vadd.f32	s14, s14, s11
 8009440:	ee27 7a06 	vmul.f32	s14, s14, s12
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8009444:	4b1b      	ldr	r3, [pc, #108]	@ (80094b4 <HAL_RCC_GetSysClockFreq+0x100>)
 8009446:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009448:	f3c3 2346 	ubfx	r3, r3, #9, #7
 800944c:	3301      	adds	r3, #1
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800944e:	ee07 3a90 	vmov	s15, r3
 8009452:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8009456:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800945a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800945e:	ee17 0a90 	vmov	r0, s15
}
 8009462:	bc30      	pop	{r4, r5}
 8009464:	4770      	bx	lr
        sysclockfreq = (uint32_t) HSI_VALUE;
 8009466:	4816      	ldr	r0, [pc, #88]	@ (80094c0 <HAL_RCC_GetSysClockFreq+0x10c>)
}
 8009468:	4770      	bx	lr
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800946a:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 80094c8 <HAL_RCC_GetSysClockFreq+0x114>
 800946e:	e7d8      	b.n	8009422 <HAL_RCC_GetSysClockFreq+0x6e>
            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009470:	6813      	ldr	r3, [r2, #0]
 8009472:	069b      	lsls	r3, r3, #26
 8009474:	d51a      	bpl.n	80094ac <HAL_RCC_GetSysClockFreq+0xf8>
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009476:	6810      	ldr	r0, [r2, #0]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009478:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 800947c:	6b13      	ldr	r3, [r2, #48]	@ 0x30
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800947e:	4910      	ldr	r1, [pc, #64]	@ (80094c0 <HAL_RCC_GetSysClockFreq+0x10c>)
 8009480:	f3c0 02c1 	ubfx	r2, r0, #3, #2
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009484:	f3c3 0308 	ubfx	r3, r3, #0, #9
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009488:	40d1      	lsrs	r1, r2
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800948a:	ee07 3a10 	vmov	s14, r3
 800948e:	ee06 1a10 	vmov	s12, r1
 8009492:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8009496:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 800949a:	ee77 6a26 	vadd.f32	s13, s14, s13
 800949e:	ee86 7a27 	vdiv.f32	s14, s12, s15
 80094a2:	ee76 7aa5 	vadd.f32	s15, s13, s11
 80094a6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80094aa:	e7cb      	b.n	8009444 <HAL_RCC_GetSysClockFreq+0x90>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80094ac:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 80094cc <HAL_RCC_GetSysClockFreq+0x118>
 80094b0:	e7b7      	b.n	8009422 <HAL_RCC_GetSysClockFreq+0x6e>
 80094b2:	bf00      	nop
 80094b4:	58024400 	.word	0x58024400
 80094b8:	003d0900 	.word	0x003d0900
 80094bc:	017d7840 	.word	0x017d7840
 80094c0:	03d09000 	.word	0x03d09000
 80094c4:	4a742400 	.word	0x4a742400
 80094c8:	4bbebc20 	.word	0x4bbebc20
 80094cc:	4c742400 	.word	0x4c742400

080094d0 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 80094d0:	2800      	cmp	r0, #0
 80094d2:	f000 810e 	beq.w	80096f2 <HAL_RCC_ClockConfig+0x222>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80094d6:	4a8d      	ldr	r2, [pc, #564]	@ (800970c <HAL_RCC_ClockConfig+0x23c>)
 80094d8:	6813      	ldr	r3, [r2, #0]
 80094da:	f003 030f 	and.w	r3, r3, #15
 80094de:	428b      	cmp	r3, r1
{
 80094e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80094e4:	4604      	mov	r4, r0
 80094e6:	460d      	mov	r5, r1
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80094e8:	d20c      	bcs.n	8009504 <HAL_RCC_ClockConfig+0x34>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80094ea:	6813      	ldr	r3, [r2, #0]
 80094ec:	f023 030f 	bic.w	r3, r3, #15
 80094f0:	430b      	orrs	r3, r1
 80094f2:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80094f4:	6813      	ldr	r3, [r2, #0]
 80094f6:	f003 030f 	and.w	r3, r3, #15
 80094fa:	428b      	cmp	r3, r1
 80094fc:	d002      	beq.n	8009504 <HAL_RCC_ClockConfig+0x34>
    return HAL_ERROR;
 80094fe:	2001      	movs	r0, #1
}
 8009500:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8009504:	6823      	ldr	r3, [r4, #0]
 8009506:	0758      	lsls	r0, r3, #29
 8009508:	d50b      	bpl.n	8009522 <HAL_RCC_ClockConfig+0x52>
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE))
 800950a:	4981      	ldr	r1, [pc, #516]	@ (8009710 <HAL_RCC_ClockConfig+0x240>)
 800950c:	6920      	ldr	r0, [r4, #16]
 800950e:	698a      	ldr	r2, [r1, #24]
 8009510:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 8009514:	4290      	cmp	r0, r2
 8009516:	d904      	bls.n	8009522 <HAL_RCC_ClockConfig+0x52>
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8009518:	698a      	ldr	r2, [r1, #24]
 800951a:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 800951e:	4302      	orrs	r2, r0
 8009520:	618a      	str	r2, [r1, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009522:	0719      	lsls	r1, r3, #28
 8009524:	d50b      	bpl.n	800953e <HAL_RCC_ClockConfig+0x6e>
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1))
 8009526:	497a      	ldr	r1, [pc, #488]	@ (8009710 <HAL_RCC_ClockConfig+0x240>)
 8009528:	6960      	ldr	r0, [r4, #20]
 800952a:	69ca      	ldr	r2, [r1, #28]
 800952c:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 8009530:	4290      	cmp	r0, r2
 8009532:	d904      	bls.n	800953e <HAL_RCC_ClockConfig+0x6e>
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8009534:	69ca      	ldr	r2, [r1, #28]
 8009536:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 800953a:	4302      	orrs	r2, r0
 800953c:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800953e:	06da      	lsls	r2, r3, #27
 8009540:	d50b      	bpl.n	800955a <HAL_RCC_ClockConfig+0x8a>
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2))
 8009542:	4973      	ldr	r1, [pc, #460]	@ (8009710 <HAL_RCC_ClockConfig+0x240>)
 8009544:	69a0      	ldr	r0, [r4, #24]
 8009546:	69ca      	ldr	r2, [r1, #28]
 8009548:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
 800954c:	4290      	cmp	r0, r2
 800954e:	d904      	bls.n	800955a <HAL_RCC_ClockConfig+0x8a>
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8009550:	69ca      	ldr	r2, [r1, #28]
 8009552:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8009556:	4302      	orrs	r2, r0
 8009558:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800955a:	069f      	lsls	r7, r3, #26
 800955c:	d50b      	bpl.n	8009576 <HAL_RCC_ClockConfig+0xa6>
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE))
 800955e:	496c      	ldr	r1, [pc, #432]	@ (8009710 <HAL_RCC_ClockConfig+0x240>)
 8009560:	69e0      	ldr	r0, [r4, #28]
 8009562:	6a0a      	ldr	r2, [r1, #32]
 8009564:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 8009568:	4290      	cmp	r0, r2
 800956a:	d904      	bls.n	8009576 <HAL_RCC_ClockConfig+0xa6>
      MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800956c:	6a0a      	ldr	r2, [r1, #32]
 800956e:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8009572:	4302      	orrs	r2, r0
 8009574:	620a      	str	r2, [r1, #32]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009576:	079e      	lsls	r6, r3, #30
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8009578:	f003 0201 	and.w	r2, r3, #1
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800957c:	f140 80ab 	bpl.w	80096d6 <HAL_RCC_ClockConfig+0x206>
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->CDCFGR1 & RCC_CDCFGR1_HPRE))
 8009580:	4e63      	ldr	r6, [pc, #396]	@ (8009710 <HAL_RCC_ClockConfig+0x240>)
 8009582:	68e0      	ldr	r0, [r4, #12]
 8009584:	69b1      	ldr	r1, [r6, #24]
 8009586:	f001 010f 	and.w	r1, r1, #15
 800958a:	4288      	cmp	r0, r1
 800958c:	d904      	bls.n	8009598 <HAL_RCC_ClockConfig+0xc8>
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800958e:	69b1      	ldr	r1, [r6, #24]
 8009590:	f021 010f 	bic.w	r1, r1, #15
 8009594:	4301      	orrs	r1, r0
 8009596:	61b1      	str	r1, [r6, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8009598:	2a00      	cmp	r2, #0
 800959a:	d030      	beq.n	80095fe <HAL_RCC_ClockConfig+0x12e>
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800959c:	4a5c      	ldr	r2, [pc, #368]	@ (8009710 <HAL_RCC_ClockConfig+0x240>)
 800959e:	68a1      	ldr	r1, [r4, #8]
 80095a0:	6993      	ldr	r3, [r2, #24]
 80095a2:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80095a6:	430b      	orrs	r3, r1
 80095a8:	6193      	str	r3, [r2, #24]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80095aa:	6861      	ldr	r1, [r4, #4]
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80095ac:	6813      	ldr	r3, [r2, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80095ae:	2902      	cmp	r1, #2
 80095b0:	f000 80a1 	beq.w	80096f6 <HAL_RCC_ClockConfig+0x226>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80095b4:	2903      	cmp	r1, #3
 80095b6:	f000 8098 	beq.w	80096ea <HAL_RCC_ClockConfig+0x21a>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80095ba:	2901      	cmp	r1, #1
 80095bc:	f000 80a1 	beq.w	8009702 <HAL_RCC_ClockConfig+0x232>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80095c0:	075f      	lsls	r7, r3, #29
 80095c2:	d59c      	bpl.n	80094fe <HAL_RCC_ClockConfig+0x2e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80095c4:	4e52      	ldr	r6, [pc, #328]	@ (8009710 <HAL_RCC_ClockConfig+0x240>)
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80095c6:	f241 3888 	movw	r8, #5000	@ 0x1388
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80095ca:	6933      	ldr	r3, [r6, #16]
 80095cc:	f023 0307 	bic.w	r3, r3, #7
 80095d0:	430b      	orrs	r3, r1
 80095d2:	6133      	str	r3, [r6, #16]
    tickstart = HAL_GetTick();
 80095d4:	f7f9 ff88 	bl	80034e8 <HAL_GetTick>
 80095d8:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80095da:	e005      	b.n	80095e8 <HAL_RCC_ClockConfig+0x118>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80095dc:	f7f9 ff84 	bl	80034e8 <HAL_GetTick>
 80095e0:	1bc0      	subs	r0, r0, r7
 80095e2:	4540      	cmp	r0, r8
 80095e4:	f200 808b 	bhi.w	80096fe <HAL_RCC_ClockConfig+0x22e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80095e8:	6933      	ldr	r3, [r6, #16]
 80095ea:	6862      	ldr	r2, [r4, #4]
 80095ec:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80095f0:	ebb3 0fc2 	cmp.w	r3, r2, lsl #3
 80095f4:	d1f2      	bne.n	80095dc <HAL_RCC_ClockConfig+0x10c>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80095f6:	6823      	ldr	r3, [r4, #0]
 80095f8:	079e      	lsls	r6, r3, #30
 80095fa:	d506      	bpl.n	800960a <HAL_RCC_ClockConfig+0x13a>
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->CDCFGR1 & RCC_CDCFGR1_HPRE))
 80095fc:	68e0      	ldr	r0, [r4, #12]
 80095fe:	4944      	ldr	r1, [pc, #272]	@ (8009710 <HAL_RCC_ClockConfig+0x240>)
 8009600:	698a      	ldr	r2, [r1, #24]
 8009602:	f002 020f 	and.w	r2, r2, #15
 8009606:	4282      	cmp	r2, r0
 8009608:	d869      	bhi.n	80096de <HAL_RCC_ClockConfig+0x20e>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800960a:	4940      	ldr	r1, [pc, #256]	@ (800970c <HAL_RCC_ClockConfig+0x23c>)
 800960c:	680a      	ldr	r2, [r1, #0]
 800960e:	f002 020f 	and.w	r2, r2, #15
 8009612:	42aa      	cmp	r2, r5
 8009614:	d90a      	bls.n	800962c <HAL_RCC_ClockConfig+0x15c>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009616:	680a      	ldr	r2, [r1, #0]
 8009618:	f022 020f 	bic.w	r2, r2, #15
 800961c:	432a      	orrs	r2, r5
 800961e:	600a      	str	r2, [r1, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009620:	680a      	ldr	r2, [r1, #0]
 8009622:	f002 020f 	and.w	r2, r2, #15
 8009626:	42aa      	cmp	r2, r5
 8009628:	f47f af69 	bne.w	80094fe <HAL_RCC_ClockConfig+0x2e>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800962c:	0758      	lsls	r0, r3, #29
 800962e:	d50b      	bpl.n	8009648 <HAL_RCC_ClockConfig+0x178>
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE))
 8009630:	4937      	ldr	r1, [pc, #220]	@ (8009710 <HAL_RCC_ClockConfig+0x240>)
 8009632:	6920      	ldr	r0, [r4, #16]
 8009634:	698a      	ldr	r2, [r1, #24]
 8009636:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 800963a:	4290      	cmp	r0, r2
 800963c:	d204      	bcs.n	8009648 <HAL_RCC_ClockConfig+0x178>
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800963e:	698a      	ldr	r2, [r1, #24]
 8009640:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8009644:	4302      	orrs	r2, r0
 8009646:	618a      	str	r2, [r1, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009648:	0719      	lsls	r1, r3, #28
 800964a:	d50b      	bpl.n	8009664 <HAL_RCC_ClockConfig+0x194>
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1))
 800964c:	4930      	ldr	r1, [pc, #192]	@ (8009710 <HAL_RCC_ClockConfig+0x240>)
 800964e:	6960      	ldr	r0, [r4, #20]
 8009650:	69ca      	ldr	r2, [r1, #28]
 8009652:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 8009656:	4290      	cmp	r0, r2
 8009658:	d204      	bcs.n	8009664 <HAL_RCC_ClockConfig+0x194>
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800965a:	69ca      	ldr	r2, [r1, #28]
 800965c:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8009660:	4302      	orrs	r2, r0
 8009662:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009664:	06da      	lsls	r2, r3, #27
 8009666:	d50b      	bpl.n	8009680 <HAL_RCC_ClockConfig+0x1b0>
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2))
 8009668:	4929      	ldr	r1, [pc, #164]	@ (8009710 <HAL_RCC_ClockConfig+0x240>)
 800966a:	69a0      	ldr	r0, [r4, #24]
 800966c:	69ca      	ldr	r2, [r1, #28]
 800966e:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
 8009672:	4290      	cmp	r0, r2
 8009674:	d204      	bcs.n	8009680 <HAL_RCC_ClockConfig+0x1b0>
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8009676:	69ca      	ldr	r2, [r1, #28]
 8009678:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800967c:	4302      	orrs	r2, r0
 800967e:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8009680:	069b      	lsls	r3, r3, #26
 8009682:	d50b      	bpl.n	800969c <HAL_RCC_ClockConfig+0x1cc>
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE))
 8009684:	4a22      	ldr	r2, [pc, #136]	@ (8009710 <HAL_RCC_ClockConfig+0x240>)
 8009686:	69e1      	ldr	r1, [r4, #28]
 8009688:	6a13      	ldr	r3, [r2, #32]
 800968a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800968e:	4299      	cmp	r1, r3
 8009690:	d204      	bcs.n	800969c <HAL_RCC_ClockConfig+0x1cc>
      MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8009692:	6a13      	ldr	r3, [r2, #32]
 8009694:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009698:	430b      	orrs	r3, r1
 800969a:	6213      	str	r3, [r2, #32]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 800969c:	f7ff fe8a 	bl	80093b4 <HAL_RCC_GetSysClockFreq>
 80096a0:	4a1b      	ldr	r2, [pc, #108]	@ (8009710 <HAL_RCC_ClockConfig+0x240>)
 80096a2:	4603      	mov	r3, r0
 80096a4:	481b      	ldr	r0, [pc, #108]	@ (8009714 <HAL_RCC_ClockConfig+0x244>)
 80096a6:	6991      	ldr	r1, [r2, #24]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 80096a8:	6992      	ldr	r2, [r2, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 80096aa:	f3c1 2103 	ubfx	r1, r1, #8, #4
  SystemCoreClock = common_system_clock;
 80096ae:	4d1a      	ldr	r5, [pc, #104]	@ (8009718 <HAL_RCC_ClockConfig+0x248>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 80096b0:	f002 020f 	and.w	r2, r2, #15
 80096b4:	4c19      	ldr	r4, [pc, #100]	@ (800971c <HAL_RCC_ClockConfig+0x24c>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 80096b6:	5c41      	ldrb	r1, [r0, r1]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 80096b8:	5c82      	ldrb	r2, [r0, r2]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 80096ba:	f001 011f 	and.w	r1, r1, #31
  halstatus = HAL_InitTick(uwTickPrio);
 80096be:	4818      	ldr	r0, [pc, #96]	@ (8009720 <HAL_RCC_ClockConfig+0x250>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 80096c0:	f002 021f 	and.w	r2, r2, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 80096c4:	40cb      	lsrs	r3, r1
  halstatus = HAL_InitTick(uwTickPrio);
 80096c6:	6800      	ldr	r0, [r0, #0]
  SystemCoreClock = common_system_clock;
 80096c8:	602b      	str	r3, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 80096ca:	40d3      	lsrs	r3, r2
 80096cc:	6023      	str	r3, [r4, #0]
}
 80096ce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  halstatus = HAL_InitTick(uwTickPrio);
 80096d2:	f7f9 bea7 	b.w	8003424 <HAL_InitTick>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80096d6:	2a00      	cmp	r2, #0
 80096d8:	f47f af60 	bne.w	800959c <HAL_RCC_ClockConfig+0xcc>
 80096dc:	e795      	b.n	800960a <HAL_RCC_ClockConfig+0x13a>
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80096de:	698a      	ldr	r2, [r1, #24]
 80096e0:	f022 020f 	bic.w	r2, r2, #15
 80096e4:	4302      	orrs	r2, r0
 80096e6:	618a      	str	r2, [r1, #24]
 80096e8:	e78f      	b.n	800960a <HAL_RCC_ClockConfig+0x13a>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80096ea:	019a      	lsls	r2, r3, #6
 80096ec:	f53f af6a 	bmi.w	80095c4 <HAL_RCC_ClockConfig+0xf4>
 80096f0:	e705      	b.n	80094fe <HAL_RCC_ClockConfig+0x2e>
    return HAL_ERROR;
 80096f2:	2001      	movs	r0, #1
}
 80096f4:	4770      	bx	lr
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80096f6:	0398      	lsls	r0, r3, #14
 80096f8:	f53f af64 	bmi.w	80095c4 <HAL_RCC_ClockConfig+0xf4>
 80096fc:	e6ff      	b.n	80094fe <HAL_RCC_ClockConfig+0x2e>
        return HAL_TIMEOUT;
 80096fe:	2003      	movs	r0, #3
 8009700:	e6fe      	b.n	8009500 <HAL_RCC_ClockConfig+0x30>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8009702:	05db      	lsls	r3, r3, #23
 8009704:	f53f af5e 	bmi.w	80095c4 <HAL_RCC_ClockConfig+0xf4>
 8009708:	e6f9      	b.n	80094fe <HAL_RCC_ClockConfig+0x2e>
 800970a:	bf00      	nop
 800970c:	52002000 	.word	0x52002000
 8009710:	58024400 	.word	0x58024400
 8009714:	080104b8 	.word	0x080104b8
 8009718:	2400000c 	.word	0x2400000c
 800971c:	24000008 	.word	0x24000008
 8009720:	24000014 	.word	0x24000014

08009724 <HAL_RCC_GetHCLKFreq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8009724:	4a18      	ldr	r2, [pc, #96]	@ (8009788 <HAL_RCC_GetHCLKFreq+0x64>)
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009726:	b538      	push	{r3, r4, r5, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8009728:	6913      	ldr	r3, [r2, #16]
 800972a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800972e:	2b10      	cmp	r3, #16
 8009730:	d019      	beq.n	8009766 <HAL_RCC_GetHCLKFreq+0x42>
 8009732:	2b18      	cmp	r3, #24
 8009734:	d022      	beq.n	800977c <HAL_RCC_GetHCLKFreq+0x58>
 8009736:	b1c3      	cbz	r3, 800976a <HAL_RCC_GetHCLKFreq+0x46>
      sysclockfreq = CSI_VALUE;
 8009738:	4b14      	ldr	r3, [pc, #80]	@ (800978c <HAL_RCC_GetHCLKFreq+0x68>)
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
 800973a:	4913      	ldr	r1, [pc, #76]	@ (8009788 <HAL_RCC_GetHCLKFreq+0x64>)
 800973c:	4814      	ldr	r0, [pc, #80]	@ (8009790 <HAL_RCC_GetHCLKFreq+0x6c>)
 800973e:	698a      	ldr	r2, [r1, #24]
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8009740:	6989      	ldr	r1, [r1, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
 8009742:	f3c2 2203 	ubfx	r2, r2, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8009746:	4c13      	ldr	r4, [pc, #76]	@ (8009794 <HAL_RCC_GetHCLKFreq+0x70>)
 8009748:	f001 010f 	and.w	r1, r1, #15
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800974c:	4d12      	ldr	r5, [pc, #72]	@ (8009798 <HAL_RCC_GetHCLKFreq+0x74>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
 800974e:	5c82      	ldrb	r2, [r0, r2]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8009750:	5c40      	ldrb	r0, [r0, r1]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
 8009752:	f002 021f 	and.w	r2, r2, #31
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8009756:	f000 001f 	and.w	r0, r0, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
 800975a:	40d3      	lsrs	r3, r2
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 800975c:	fa23 f000 	lsr.w	r0, r3, r0
  SystemCoreClock = common_system_clock;
 8009760:	602b      	str	r3, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8009762:	6020      	str	r0, [r4, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
}
 8009764:	bd38      	pop	{r3, r4, r5, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8009766:	4b0d      	ldr	r3, [pc, #52]	@ (800979c <HAL_RCC_GetHCLKFreq+0x78>)
 8009768:	e7e7      	b.n	800973a <HAL_RCC_GetHCLKFreq+0x16>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800976a:	6813      	ldr	r3, [r2, #0]
 800976c:	069b      	lsls	r3, r3, #26
 800976e:	d509      	bpl.n	8009784 <HAL_RCC_GetHCLKFreq+0x60>
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009770:	6812      	ldr	r2, [r2, #0]
 8009772:	4b0b      	ldr	r3, [pc, #44]	@ (80097a0 <HAL_RCC_GetHCLKFreq+0x7c>)
 8009774:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8009778:	40d3      	lsrs	r3, r2
 800977a:	e7de      	b.n	800973a <HAL_RCC_GetHCLKFreq+0x16>
 800977c:	f7ff fac4 	bl	8008d08 <HAL_RCC_GetSysClockFreq.part.0>
 8009780:	4603      	mov	r3, r0
 8009782:	e7da      	b.n	800973a <HAL_RCC_GetHCLKFreq+0x16>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8009784:	4b06      	ldr	r3, [pc, #24]	@ (80097a0 <HAL_RCC_GetHCLKFreq+0x7c>)
 8009786:	e7d8      	b.n	800973a <HAL_RCC_GetHCLKFreq+0x16>
 8009788:	58024400 	.word	0x58024400
 800978c:	003d0900 	.word	0x003d0900
 8009790:	080104b8 	.word	0x080104b8
 8009794:	24000008 	.word	0x24000008
 8009798:	2400000c 	.word	0x2400000c
 800979c:	017d7840 	.word	0x017d7840
 80097a0:	03d09000 	.word	0x03d09000

080097a4 <HAL_RCC_GetPCLK1Freq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80097a4:	4a1c      	ldr	r2, [pc, #112]	@ (8009818 <HAL_RCC_GetPCLK1Freq+0x74>)
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80097a6:	b538      	push	{r3, r4, r5, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80097a8:	6913      	ldr	r3, [r2, #16]
 80097aa:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80097ae:	2b10      	cmp	r3, #16
 80097b0:	d020      	beq.n	80097f4 <HAL_RCC_GetPCLK1Freq+0x50>
 80097b2:	2b18      	cmp	r3, #24
 80097b4:	d029      	beq.n	800980a <HAL_RCC_GetPCLK1Freq+0x66>
 80097b6:	b1fb      	cbz	r3, 80097f8 <HAL_RCC_GetPCLK1Freq+0x54>
      sysclockfreq = CSI_VALUE;
 80097b8:	4b18      	ldr	r3, [pc, #96]	@ (800981c <HAL_RCC_GetPCLK1Freq+0x78>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
 80097ba:	4a17      	ldr	r2, [pc, #92]	@ (8009818 <HAL_RCC_GetPCLK1Freq+0x74>)
 80097bc:	4918      	ldr	r1, [pc, #96]	@ (8009820 <HAL_RCC_GetPCLK1Freq+0x7c>)
 80097be:	6990      	ldr	r0, [r2, #24]
  SystemCoreClock = common_system_clock;
 80097c0:	4d18      	ldr	r5, [pc, #96]	@ (8009824 <HAL_RCC_GetPCLK1Freq+0x80>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
 80097c2:	f3c0 2003 	ubfx	r0, r0, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 80097c6:	4c18      	ldr	r4, [pc, #96]	@ (8009828 <HAL_RCC_GetPCLK1Freq+0x84>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
 80097c8:	5c08      	ldrb	r0, [r1, r0]
 80097ca:	f000 001f 	and.w	r0, r0, #31
 80097ce:	40c3      	lsrs	r3, r0
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 80097d0:	6990      	ldr	r0, [r2, #24]
 80097d2:	f000 000f 	and.w	r0, r0, #15
  SystemCoreClock = common_system_clock;
 80097d6:	602b      	str	r3, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 80097d8:	5c08      	ldrb	r0, [r1, r0]
 80097da:	f000 001f 	and.w	r0, r0, #31
 80097de:	40c3      	lsrs	r3, r0
 80097e0:	6023      	str	r3, [r4, #0]
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
 80097e2:	69d2      	ldr	r2, [r2, #28]
 80097e4:	f3c2 1202 	ubfx	r2, r2, #4, #3
 80097e8:	5c88      	ldrb	r0, [r1, r2]
 80097ea:	f000 001f 	and.w	r0, r0, #31
#endif
}
 80097ee:	fa23 f000 	lsr.w	r0, r3, r0
 80097f2:	bd38      	pop	{r3, r4, r5, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80097f4:	4b0d      	ldr	r3, [pc, #52]	@ (800982c <HAL_RCC_GetPCLK1Freq+0x88>)
 80097f6:	e7e0      	b.n	80097ba <HAL_RCC_GetPCLK1Freq+0x16>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80097f8:	6813      	ldr	r3, [r2, #0]
 80097fa:	069b      	lsls	r3, r3, #26
 80097fc:	d509      	bpl.n	8009812 <HAL_RCC_GetPCLK1Freq+0x6e>
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80097fe:	6812      	ldr	r2, [r2, #0]
 8009800:	4b0b      	ldr	r3, [pc, #44]	@ (8009830 <HAL_RCC_GetPCLK1Freq+0x8c>)
 8009802:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8009806:	40d3      	lsrs	r3, r2
 8009808:	e7d7      	b.n	80097ba <HAL_RCC_GetPCLK1Freq+0x16>
 800980a:	f7ff fa7d 	bl	8008d08 <HAL_RCC_GetSysClockFreq.part.0>
 800980e:	4603      	mov	r3, r0
 8009810:	e7d3      	b.n	80097ba <HAL_RCC_GetPCLK1Freq+0x16>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8009812:	4b07      	ldr	r3, [pc, #28]	@ (8009830 <HAL_RCC_GetPCLK1Freq+0x8c>)
 8009814:	e7d1      	b.n	80097ba <HAL_RCC_GetPCLK1Freq+0x16>
 8009816:	bf00      	nop
 8009818:	58024400 	.word	0x58024400
 800981c:	003d0900 	.word	0x003d0900
 8009820:	080104b8 	.word	0x080104b8
 8009824:	2400000c 	.word	0x2400000c
 8009828:	24000008 	.word	0x24000008
 800982c:	017d7840 	.word	0x017d7840
 8009830:	03d09000 	.word	0x03d09000

08009834 <RCCEx_PLL2_Config.part.0>:
  * @param  Divider  divider parameter to be updated
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
 8009834:	b5f8      	push	{r3, r4, r5, r6, r7, lr}


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8009836:	4c36      	ldr	r4, [pc, #216]	@ (8009910 <RCCEx_PLL2_Config.part.0+0xdc>)
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
 8009838:	4606      	mov	r6, r0
 800983a:	460f      	mov	r7, r1
    __HAL_RCC_PLL2_DISABLE();
 800983c:	6823      	ldr	r3, [r4, #0]
 800983e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009842:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009844:	f7f9 fe50 	bl	80034e8 <HAL_GetTick>
 8009848:	4605      	mov	r5, r0

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800984a:	e004      	b.n	8009856 <RCCEx_PLL2_Config.part.0+0x22>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800984c:	f7f9 fe4c 	bl	80034e8 <HAL_GetTick>
 8009850:	1b40      	subs	r0, r0, r5
 8009852:	2802      	cmp	r0, #2
 8009854:	d856      	bhi.n	8009904 <RCCEx_PLL2_Config.part.0+0xd0>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009856:	6823      	ldr	r3, [r4, #0]
 8009858:	011a      	lsls	r2, r3, #4
 800985a:	d4f7      	bmi.n	800984c <RCCEx_PLL2_Config.part.0+0x18>
        return HAL_TIMEOUT;
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800985c:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800985e:	6832      	ldr	r2, [r6, #0]
 8009860:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8009864:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 8009868:	62a3      	str	r3, [r4, #40]	@ 0x28
 800986a:	e9d6 3202 	ldrd	r3, r2, [r6, #8]
 800986e:	3b01      	subs	r3, #1
 8009870:	3a01      	subs	r2, #1
 8009872:	025b      	lsls	r3, r3, #9
 8009874:	0412      	lsls	r2, r2, #16
 8009876:	b29b      	uxth	r3, r3
 8009878:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 800987c:	4313      	orrs	r3, r2
 800987e:	6872      	ldr	r2, [r6, #4]
 8009880:	3a01      	subs	r2, #1
 8009882:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009886:	4313      	orrs	r3, r2
 8009888:	6932      	ldr	r2, [r6, #16]
 800988a:	3a01      	subs	r2, #1
 800988c:	0612      	lsls	r2, r2, #24
 800988e:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8009892:	4313      	orrs	r3, r2
 8009894:	63a3      	str	r3, [r4, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8009896:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8009898:	6972      	ldr	r2, [r6, #20]
 800989a:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800989e:	4313      	orrs	r3, r2
 80098a0:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80098a2:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 80098a4:	69b3      	ldr	r3, [r6, #24]
 80098a6:	f022 0220 	bic.w	r2, r2, #32
 80098aa:	431a      	orrs	r2, r3

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80098ac:	4b19      	ldr	r3, [pc, #100]	@ (8009914 <RCCEx_PLL2_Config.part.0+0xe0>)
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80098ae:	62e2      	str	r2, [r4, #44]	@ 0x2c
    __HAL_RCC_PLL2FRACN_DISABLE();
 80098b0:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 80098b2:	f022 0210 	bic.w	r2, r2, #16
 80098b6:	62e2      	str	r2, [r4, #44]	@ 0x2c
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80098b8:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 80098ba:	69f2      	ldr	r2, [r6, #28]
 80098bc:	400b      	ands	r3, r1
 80098be:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80098c2:	63e3      	str	r3, [r4, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 80098c4:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 80098c6:	f043 0310 	orr.w	r3, r3, #16
 80098ca:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80098cc:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
    if (Divider == DIVIDER_P_UPDATE)
 80098ce:	b1df      	cbz	r7, 8009908 <RCCEx_PLL2_Config.part.0+0xd4>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80098d0:	2f01      	cmp	r7, #1
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80098d2:	bf0c      	ite	eq
 80098d4:	f443 1380 	orreq.w	r3, r3, #1048576	@ 0x100000
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80098d8:	f443 1300 	orrne.w	r3, r3, #2097152	@ 0x200000
 80098dc:	62e3      	str	r3, [r4, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80098de:	4c0c      	ldr	r4, [pc, #48]	@ (8009910 <RCCEx_PLL2_Config.part.0+0xdc>)
 80098e0:	6823      	ldr	r3, [r4, #0]
 80098e2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80098e6:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80098e8:	f7f9 fdfe 	bl	80034e8 <HAL_GetTick>
 80098ec:	4605      	mov	r5, r0

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80098ee:	e004      	b.n	80098fa <RCCEx_PLL2_Config.part.0+0xc6>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80098f0:	f7f9 fdfa 	bl	80034e8 <HAL_GetTick>
 80098f4:	1b40      	subs	r0, r0, r5
 80098f6:	2802      	cmp	r0, #2
 80098f8:	d804      	bhi.n	8009904 <RCCEx_PLL2_Config.part.0+0xd0>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80098fa:	6823      	ldr	r3, [r4, #0]
 80098fc:	011b      	lsls	r3, r3, #4
 80098fe:	d5f7      	bpl.n	80098f0 <RCCEx_PLL2_Config.part.0+0xbc>
    }

  }


  return status;
 8009900:	2000      	movs	r0, #0
}
 8009902:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return HAL_TIMEOUT;
 8009904:	2003      	movs	r0, #3
}
 8009906:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8009908:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800990c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800990e:	e7e6      	b.n	80098de <RCCEx_PLL2_Config.part.0+0xaa>
 8009910:	58024400 	.word	0x58024400
 8009914:	ffff0007 	.word	0xffff0007

08009918 <RCCEx_PLL3_Config.part.0>:
  * @param  Divider  divider parameter to be updated
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
 8009918:	b5f8      	push	{r3, r4, r5, r6, r7, lr}


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800991a:	4c36      	ldr	r4, [pc, #216]	@ (80099f4 <RCCEx_PLL3_Config.part.0+0xdc>)
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
 800991c:	4606      	mov	r6, r0
 800991e:	460f      	mov	r7, r1
    __HAL_RCC_PLL3_DISABLE();
 8009920:	6823      	ldr	r3, [r4, #0]
 8009922:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009926:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009928:	f7f9 fdde 	bl	80034e8 <HAL_GetTick>
 800992c:	4605      	mov	r5, r0
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800992e:	e004      	b.n	800993a <RCCEx_PLL3_Config.part.0+0x22>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8009930:	f7f9 fdda 	bl	80034e8 <HAL_GetTick>
 8009934:	1b40      	subs	r0, r0, r5
 8009936:	2802      	cmp	r0, #2
 8009938:	d856      	bhi.n	80099e8 <RCCEx_PLL3_Config.part.0+0xd0>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800993a:	6823      	ldr	r3, [r4, #0]
 800993c:	009a      	lsls	r2, r3, #2
 800993e:	d4f7      	bmi.n	8009930 <RCCEx_PLL3_Config.part.0+0x18>
        return HAL_TIMEOUT;
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8009940:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8009942:	6832      	ldr	r2, [r6, #0]
 8009944:	f023 737c 	bic.w	r3, r3, #66060288	@ 0x3f00000
 8009948:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
 800994c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800994e:	e9d6 3202 	ldrd	r3, r2, [r6, #8]
 8009952:	3b01      	subs	r3, #1
 8009954:	3a01      	subs	r2, #1
 8009956:	025b      	lsls	r3, r3, #9
 8009958:	0412      	lsls	r2, r2, #16
 800995a:	b29b      	uxth	r3, r3
 800995c:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8009960:	4313      	orrs	r3, r2
 8009962:	6872      	ldr	r2, [r6, #4]
 8009964:	3a01      	subs	r2, #1
 8009966:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800996a:	4313      	orrs	r3, r2
 800996c:	6932      	ldr	r2, [r6, #16]
 800996e:	3a01      	subs	r2, #1
 8009970:	0612      	lsls	r2, r2, #24
 8009972:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8009976:	4313      	orrs	r3, r2
 8009978:	6423      	str	r3, [r4, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800997a:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800997c:	6972      	ldr	r2, [r6, #20]
 800997e:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8009982:	4313      	orrs	r3, r2
 8009984:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8009986:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8009988:	69b3      	ldr	r3, [r6, #24]
 800998a:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800998e:	431a      	orrs	r2, r3

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8009990:	4b19      	ldr	r3, [pc, #100]	@ (80099f8 <RCCEx_PLL3_Config.part.0+0xe0>)
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8009992:	62e2      	str	r2, [r4, #44]	@ 0x2c
    __HAL_RCC_PLL3FRACN_DISABLE();
 8009994:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8009996:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800999a:	62e2      	str	r2, [r4, #44]	@ 0x2c
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800999c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800999e:	69f2      	ldr	r2, [r6, #28]
 80099a0:	400b      	ands	r3, r1
 80099a2:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80099a6:	6463      	str	r3, [r4, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80099a8:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 80099aa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80099ae:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80099b0:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
    if (Divider == DIVIDER_P_UPDATE)
 80099b2:	b1df      	cbz	r7, 80099ec <RCCEx_PLL3_Config.part.0+0xd4>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80099b4:	2f01      	cmp	r7, #1
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80099b6:	bf0c      	ite	eq
 80099b8:	f443 0300 	orreq.w	r3, r3, #8388608	@ 0x800000
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80099bc:	f043 7380 	orrne.w	r3, r3, #16777216	@ 0x1000000
 80099c0:	62e3      	str	r3, [r4, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80099c2:	4c0c      	ldr	r4, [pc, #48]	@ (80099f4 <RCCEx_PLL3_Config.part.0+0xdc>)
 80099c4:	6823      	ldr	r3, [r4, #0]
 80099c6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80099ca:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80099cc:	f7f9 fd8c 	bl	80034e8 <HAL_GetTick>
 80099d0:	4605      	mov	r5, r0

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80099d2:	e004      	b.n	80099de <RCCEx_PLL3_Config.part.0+0xc6>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80099d4:	f7f9 fd88 	bl	80034e8 <HAL_GetTick>
 80099d8:	1b40      	subs	r0, r0, r5
 80099da:	2802      	cmp	r0, #2
 80099dc:	d804      	bhi.n	80099e8 <RCCEx_PLL3_Config.part.0+0xd0>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80099de:	6823      	ldr	r3, [r4, #0]
 80099e0:	009b      	lsls	r3, r3, #2
 80099e2:	d5f7      	bpl.n	80099d4 <RCCEx_PLL3_Config.part.0+0xbc>
    }

  }


  return status;
 80099e4:	2000      	movs	r0, #0
}
 80099e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return HAL_TIMEOUT;
 80099e8:	2003      	movs	r0, #3
}
 80099ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80099ec:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80099f0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80099f2:	e7e6      	b.n	80099c2 <RCCEx_PLL3_Config.part.0+0xaa>
 80099f4:	58024400 	.word	0x58024400
 80099f8:	ffff0007 	.word	0xffff0007

080099fc <HAL_RCCEx_PeriphCLKConfig>:
{
 80099fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8009a00:	e9d0 3200 	ldrd	r3, r2, [r0]
{
 8009a04:	4604      	mov	r4, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8009a06:	0118      	lsls	r0, r3, #4
 8009a08:	f003 6600 	and.w	r6, r3, #134217728	@ 0x8000000
 8009a0c:	d526      	bpl.n	8009a5c <HAL_RCCEx_PeriphCLKConfig+0x60>
    switch (PeriphClkInit->SpdifrxClockSelection)
 8009a0e:	6ee1      	ldr	r1, [r4, #108]	@ 0x6c
 8009a10:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8009a14:	f000 8671 	beq.w	800a6fa <HAL_RCCEx_PeriphCLKConfig+0xcfe>
 8009a18:	d815      	bhi.n	8009a46 <HAL_RCCEx_PeriphCLKConfig+0x4a>
 8009a1a:	2900      	cmp	r1, #0
 8009a1c:	f000 8490 	beq.w	800a340 <HAL_RCCEx_PeriphCLKConfig+0x944>
 8009a20:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8009a24:	f040 846b 	bne.w	800a2fe <HAL_RCCEx_PeriphCLKConfig+0x902>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8009a28:	49a4      	ldr	r1, [pc, #656]	@ (8009cbc <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8009a2a:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8009a2c:	f001 0103 	and.w	r1, r1, #3
 8009a30:	2903      	cmp	r1, #3
 8009a32:	f000 8464 	beq.w	800a2fe <HAL_RCCEx_PeriphCLKConfig+0x902>
 8009a36:	2102      	movs	r1, #2
 8009a38:	f104 0008 	add.w	r0, r4, #8
 8009a3c:	f7ff fefa 	bl	8009834 <RCCEx_PLL2_Config.part.0>
 8009a40:	4606      	mov	r6, r0
        break;
 8009a42:	f000 be67 	b.w	800a714 <HAL_RCCEx_PeriphCLKConfig+0xd18>
    switch (PeriphClkInit->SpdifrxClockSelection)
 8009a46:	f5b1 1f40 	cmp.w	r1, #3145728	@ 0x300000
 8009a4a:	f040 8458 	bne.w	800a2fe <HAL_RCCEx_PeriphCLKConfig+0x902>
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8009a4e:	4d9b      	ldr	r5, [pc, #620]	@ (8009cbc <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8009a50:	2600      	movs	r6, #0
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8009a52:	6d28      	ldr	r0, [r5, #80]	@ 0x50
 8009a54:	f420 1040 	bic.w	r0, r0, #3145728	@ 0x300000
 8009a58:	4301      	orrs	r1, r0
 8009a5a:	6529      	str	r1, [r5, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8009a5c:	05d9      	lsls	r1, r3, #23
 8009a5e:	d50a      	bpl.n	8009a76 <HAL_RCCEx_PeriphCLKConfig+0x7a>
    switch (PeriphClkInit->Sai1ClockSelection)
 8009a60:	6da1      	ldr	r1, [r4, #88]	@ 0x58
 8009a62:	2904      	cmp	r1, #4
 8009a64:	d806      	bhi.n	8009a74 <HAL_RCCEx_PeriphCLKConfig+0x78>
 8009a66:	e8df f011 	tbh	[pc, r1, lsl #1]
 8009a6a:	0495      	.short	0x0495
 8009a6c:	06380623 	.word	0x06380623
 8009a70:	049a049a 	.word	0x049a049a
 8009a74:	2601      	movs	r6, #1
 8009a76:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2A) == RCC_PERIPHCLK_SAI2A)
 8009a78:	059f      	lsls	r7, r3, #22
 8009a7a:	d524      	bpl.n	8009ac6 <HAL_RCCEx_PeriphCLKConfig+0xca>
    switch (PeriphClkInit->Sai2AClockSelection)
 8009a7c:	6de1      	ldr	r1, [r4, #92]	@ 0x5c
 8009a7e:	2980      	cmp	r1, #128	@ 0x80
 8009a80:	f000 85d7 	beq.w	800a632 <HAL_RCCEx_PeriphCLKConfig+0xc36>
 8009a84:	f200 80e4 	bhi.w	8009c50 <HAL_RCCEx_PeriphCLKConfig+0x254>
 8009a88:	2900      	cmp	r1, #0
 8009a8a:	f000 8460 	beq.w	800a34e <HAL_RCCEx_PeriphCLKConfig+0x952>
 8009a8e:	2940      	cmp	r1, #64	@ 0x40
 8009a90:	f040 80e7 	bne.w	8009c62 <HAL_RCCEx_PeriphCLKConfig+0x266>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8009a94:	4989      	ldr	r1, [pc, #548]	@ (8009cbc <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8009a96:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8009a98:	f001 0103 	and.w	r1, r1, #3
 8009a9c:	2903      	cmp	r1, #3
 8009a9e:	f000 80e0 	beq.w	8009c62 <HAL_RCCEx_PeriphCLKConfig+0x266>
 8009aa2:	2100      	movs	r1, #0
 8009aa4:	f104 0008 	add.w	r0, r4, #8
 8009aa8:	f7ff fec4 	bl	8009834 <RCCEx_PLL2_Config.part.0>
 8009aac:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2B) == RCC_PERIPHCLK_SAI2B)
 8009aae:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8009ab2:	2d00      	cmp	r5, #0
 8009ab4:	f040 84f7 	bne.w	800a4a6 <HAL_RCCEx_PeriphCLKConfig+0xaaa>
      __HAL_RCC_SAI2A_CONFIG(PeriphClkInit->Sai2AClockSelection);
 8009ab8:	4f80      	ldr	r7, [pc, #512]	@ (8009cbc <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8009aba:	6de0      	ldr	r0, [r4, #92]	@ 0x5c
 8009abc:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8009abe:	f421 71e0 	bic.w	r1, r1, #448	@ 0x1c0
 8009ac2:	4301      	orrs	r1, r0
 8009ac4:	6539      	str	r1, [r7, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2B) == RCC_PERIPHCLK_SAI2B)
 8009ac6:	0558      	lsls	r0, r3, #21
 8009ac8:	d526      	bpl.n	8009b18 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    switch (PeriphClkInit->Sai2BClockSelection)
 8009aca:	6e21      	ldr	r1, [r4, #96]	@ 0x60
 8009acc:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8009ad0:	f000 85da 	beq.w	800a688 <HAL_RCCEx_PeriphCLKConfig+0xc8c>
 8009ad4:	f200 80c8 	bhi.w	8009c68 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8009ad8:	2900      	cmp	r1, #0
 8009ada:	f000 8442 	beq.w	800a362 <HAL_RCCEx_PeriphCLKConfig+0x966>
 8009ade:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8009ae2:	f040 80cb 	bne.w	8009c7c <HAL_RCCEx_PeriphCLKConfig+0x280>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8009ae6:	4975      	ldr	r1, [pc, #468]	@ (8009cbc <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8009ae8:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8009aea:	f001 0103 	and.w	r1, r1, #3
 8009aee:	2903      	cmp	r1, #3
 8009af0:	f000 80c4 	beq.w	8009c7c <HAL_RCCEx_PeriphCLKConfig+0x280>
 8009af4:	2100      	movs	r1, #0
 8009af6:	f104 0008 	add.w	r0, r4, #8
 8009afa:	f7ff fe9b 	bl	8009834 <RCCEx_PLL2_Config.part.0>
 8009afe:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8009b00:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8009b04:	2d00      	cmp	r5, #0
 8009b06:	f040 84d1 	bne.w	800a4ac <HAL_RCCEx_PeriphCLKConfig+0xab0>
      __HAL_RCC_SAI2B_CONFIG(PeriphClkInit->Sai2BClockSelection);
 8009b0a:	4f6c      	ldr	r7, [pc, #432]	@ (8009cbc <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8009b0c:	6e20      	ldr	r0, [r4, #96]	@ 0x60
 8009b0e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8009b10:	f421 6160 	bic.w	r1, r1, #3584	@ 0xe00
 8009b14:	4301      	orrs	r1, r0
 8009b16:	6539      	str	r1, [r7, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8009b18:	0199      	lsls	r1, r3, #6
 8009b1a:	d518      	bpl.n	8009b4e <HAL_RCCEx_PeriphCLKConfig+0x152>
    switch (PeriphClkInit->OspiClockSelection)
 8009b1c:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
 8009b1e:	2920      	cmp	r1, #32
 8009b20:	f000 8527 	beq.w	800a572 <HAL_RCCEx_PeriphCLKConfig+0xb76>
 8009b24:	f200 80ad 	bhi.w	8009c82 <HAL_RCCEx_PeriphCLKConfig+0x286>
 8009b28:	b139      	cbz	r1, 8009b3a <HAL_RCCEx_PeriphCLKConfig+0x13e>
 8009b2a:	2910      	cmp	r1, #16
 8009b2c:	f040 80ac 	bne.w	8009c88 <HAL_RCCEx_PeriphCLKConfig+0x28c>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009b30:	4862      	ldr	r0, [pc, #392]	@ (8009cbc <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8009b32:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8009b34:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 8009b38:	62c1      	str	r1, [r0, #44]	@ 0x2c
    if (ret == HAL_OK)
 8009b3a:	2d00      	cmp	r5, #0
 8009b3c:	f040 84ab 	bne.w	800a496 <HAL_RCCEx_PeriphCLKConfig+0xa9a>
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8009b40:	4f5e      	ldr	r7, [pc, #376]	@ (8009cbc <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8009b42:	6ce0      	ldr	r0, [r4, #76]	@ 0x4c
 8009b44:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8009b46:	f021 0130 	bic.w	r1, r1, #48	@ 0x30
 8009b4a:	4301      	orrs	r1, r0
 8009b4c:	64f9      	str	r1, [r7, #76]	@ 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8009b4e:	04df      	lsls	r7, r3, #19
 8009b50:	d526      	bpl.n	8009ba0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
    switch (PeriphClkInit->Spi123ClockSelection)
 8009b52:	6e61      	ldr	r1, [r4, #100]	@ 0x64
 8009b54:	f5b1 5f00 	cmp.w	r1, #8192	@ 0x2000
 8009b58:	f000 857f 	beq.w	800a65a <HAL_RCCEx_PeriphCLKConfig+0xc5e>
 8009b5c:	f200 8097 	bhi.w	8009c8e <HAL_RCCEx_PeriphCLKConfig+0x292>
 8009b60:	2900      	cmp	r1, #0
 8009b62:	f000 840d 	beq.w	800a380 <HAL_RCCEx_PeriphCLKConfig+0x984>
 8009b66:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 8009b6a:	f040 8098 	bne.w	8009c9e <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8009b6e:	4953      	ldr	r1, [pc, #332]	@ (8009cbc <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8009b70:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8009b72:	f001 0103 	and.w	r1, r1, #3
 8009b76:	2903      	cmp	r1, #3
 8009b78:	f000 8091 	beq.w	8009c9e <HAL_RCCEx_PeriphCLKConfig+0x2a2>
 8009b7c:	2100      	movs	r1, #0
 8009b7e:	f104 0008 	add.w	r0, r4, #8
 8009b82:	f7ff fe57 	bl	8009834 <RCCEx_PLL2_Config.part.0>
 8009b86:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8009b88:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8009b8c:	2d00      	cmp	r5, #0
 8009b8e:	f040 8487 	bne.w	800a4a0 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8009b92:	4f4a      	ldr	r7, [pc, #296]	@ (8009cbc <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8009b94:	6e60      	ldr	r0, [r4, #100]	@ 0x64
 8009b96:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8009b98:	f421 41e0 	bic.w	r1, r1, #28672	@ 0x7000
 8009b9c:	4301      	orrs	r1, r0
 8009b9e:	6539      	str	r1, [r7, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8009ba0:	0498      	lsls	r0, r3, #18
 8009ba2:	d521      	bpl.n	8009be8 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
    switch (PeriphClkInit->Spi45ClockSelection)
 8009ba4:	6ea1      	ldr	r1, [r4, #104]	@ 0x68
 8009ba6:	f5b1 3f00 	cmp.w	r1, #131072	@ 0x20000
 8009baa:	f000 852e 	beq.w	800a60a <HAL_RCCEx_PeriphCLKConfig+0xc0e>
 8009bae:	d879      	bhi.n	8009ca4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8009bb0:	b181      	cbz	r1, 8009bd4 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
 8009bb2:	f5b1 3f80 	cmp.w	r1, #65536	@ 0x10000
 8009bb6:	d17d      	bne.n	8009cb4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8009bb8:	4940      	ldr	r1, [pc, #256]	@ (8009cbc <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8009bba:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8009bbc:	f001 0103 	and.w	r1, r1, #3
 8009bc0:	2903      	cmp	r1, #3
 8009bc2:	d077      	beq.n	8009cb4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 8009bc4:	2101      	movs	r1, #1
 8009bc6:	f104 0008 	add.w	r0, r4, #8
 8009bca:	f7ff fe33 	bl	8009834 <RCCEx_PLL2_Config.part.0>
 8009bce:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8009bd0:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8009bd4:	2d00      	cmp	r5, #0
 8009bd6:	f040 847a 	bne.w	800a4ce <HAL_RCCEx_PeriphCLKConfig+0xad2>
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8009bda:	4f38      	ldr	r7, [pc, #224]	@ (8009cbc <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8009bdc:	6ea0      	ldr	r0, [r4, #104]	@ 0x68
 8009bde:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8009be0:	f421 21e0 	bic.w	r1, r1, #458752	@ 0x70000
 8009be4:	4301      	orrs	r1, r0
 8009be6:	6539      	str	r1, [r7, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8009be8:	0459      	lsls	r1, r3, #17
 8009bea:	d572      	bpl.n	8009cd2 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    switch (PeriphClkInit->Spi6ClockSelection)
 8009bec:	f8d4 10b0 	ldr.w	r1, [r4, #176]	@ 0xb0
 8009bf0:	f1b1 5f00 	cmp.w	r1, #536870912	@ 0x20000000
 8009bf4:	f000 84d0 	beq.w	800a598 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 8009bf8:	d862      	bhi.n	8009cc0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
 8009bfa:	b181      	cbz	r1, 8009c1e <HAL_RCCEx_PeriphCLKConfig+0x222>
 8009bfc:	f1b1 5f80 	cmp.w	r1, #268435456	@ 0x10000000
 8009c00:	d165      	bne.n	8009cce <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8009c02:	492e      	ldr	r1, [pc, #184]	@ (8009cbc <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8009c04:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8009c06:	f001 0103 	and.w	r1, r1, #3
 8009c0a:	2903      	cmp	r1, #3
 8009c0c:	d05f      	beq.n	8009cce <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8009c0e:	2101      	movs	r1, #1
 8009c10:	f104 0008 	add.w	r0, r4, #8
 8009c14:	f7ff fe0e 	bl	8009834 <RCCEx_PLL2_Config.part.0>
 8009c18:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8009c1a:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8009c1e:	2d00      	cmp	r5, #0
 8009c20:	f040 8463 	bne.w	800a4ea <HAL_RCCEx_PeriphCLKConfig+0xaee>
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8009c24:	4f25      	ldr	r7, [pc, #148]	@ (8009cbc <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8009c26:	f8d4 00b0 	ldr.w	r0, [r4, #176]	@ 0xb0
 8009c2a:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8009c2c:	f021 41e0 	bic.w	r1, r1, #1879048192	@ 0x70000000
 8009c30:	4301      	orrs	r1, r0
 8009c32:	65b9      	str	r1, [r7, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8009c34:	041f      	lsls	r7, r3, #16
 8009c36:	d44e      	bmi.n	8009cd6 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8009c38:	01d8      	lsls	r0, r3, #7
 8009c3a:	d55c      	bpl.n	8009cf6 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
    switch (PeriphClkInit->FmcClockSelection)
 8009c3c:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8009c3e:	2903      	cmp	r1, #3
 8009c40:	f200 85c8 	bhi.w	800a7d4 <HAL_RCCEx_PeriphCLKConfig+0xdd8>
 8009c44:	e8df f011 	tbh	[pc, r1, lsl #1]
 8009c48:	02c802cd 	.word	0x02c802cd
 8009c4c:	02cd04ce 	.word	0x02cd04ce
    switch (PeriphClkInit->Sai2AClockSelection)
 8009c50:	f021 0040 	bic.w	r0, r1, #64	@ 0x40
 8009c54:	f5b0 7f80 	cmp.w	r0, #256	@ 0x100
 8009c58:	f43f af2b 	beq.w	8009ab2 <HAL_RCCEx_PeriphCLKConfig+0xb6>
 8009c5c:	29c0      	cmp	r1, #192	@ 0xc0
 8009c5e:	f43f af28 	beq.w	8009ab2 <HAL_RCCEx_PeriphCLKConfig+0xb6>
 8009c62:	2601      	movs	r6, #1
 8009c64:	4635      	mov	r5, r6
 8009c66:	e72e      	b.n	8009ac6 <HAL_RCCEx_PeriphCLKConfig+0xca>
    switch (PeriphClkInit->Sai2BClockSelection)
 8009c68:	f421 7000 	bic.w	r0, r1, #512	@ 0x200
 8009c6c:	f5b0 6f00 	cmp.w	r0, #2048	@ 0x800
 8009c70:	f43f af48 	beq.w	8009b04 <HAL_RCCEx_PeriphCLKConfig+0x108>
 8009c74:	f5b1 6fc0 	cmp.w	r1, #1536	@ 0x600
 8009c78:	f43f af44 	beq.w	8009b04 <HAL_RCCEx_PeriphCLKConfig+0x108>
 8009c7c:	2601      	movs	r6, #1
 8009c7e:	4635      	mov	r5, r6
 8009c80:	e74a      	b.n	8009b18 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    switch (PeriphClkInit->OspiClockSelection)
 8009c82:	2930      	cmp	r1, #48	@ 0x30
 8009c84:	f43f af59 	beq.w	8009b3a <HAL_RCCEx_PeriphCLKConfig+0x13e>
 8009c88:	2601      	movs	r6, #1
 8009c8a:	4635      	mov	r5, r6
 8009c8c:	e75f      	b.n	8009b4e <HAL_RCCEx_PeriphCLKConfig+0x152>
    switch (PeriphClkInit->Spi123ClockSelection)
 8009c8e:	f5b1 5f40 	cmp.w	r1, #12288	@ 0x3000
 8009c92:	f43f af7b 	beq.w	8009b8c <HAL_RCCEx_PeriphCLKConfig+0x190>
 8009c96:	f5b1 4f80 	cmp.w	r1, #16384	@ 0x4000
 8009c9a:	f43f af77 	beq.w	8009b8c <HAL_RCCEx_PeriphCLKConfig+0x190>
 8009c9e:	2601      	movs	r6, #1
 8009ca0:	4635      	mov	r5, r6
 8009ca2:	e77d      	b.n	8009ba0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
    switch (PeriphClkInit->Spi45ClockSelection)
 8009ca4:	f421 3080 	bic.w	r0, r1, #65536	@ 0x10000
 8009ca8:	f5b0 2f80 	cmp.w	r0, #262144	@ 0x40000
 8009cac:	d092      	beq.n	8009bd4 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
 8009cae:	f5b1 3f40 	cmp.w	r1, #196608	@ 0x30000
 8009cb2:	d08f      	beq.n	8009bd4 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
 8009cb4:	2601      	movs	r6, #1
 8009cb6:	4635      	mov	r5, r6
 8009cb8:	e796      	b.n	8009be8 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
 8009cba:	bf00      	nop
 8009cbc:	58024400 	.word	0x58024400
    switch (PeriphClkInit->Spi6ClockSelection)
 8009cc0:	f1b1 4fa0 	cmp.w	r1, #1342177280	@ 0x50000000
 8009cc4:	d0ab      	beq.n	8009c1e <HAL_RCCEx_PeriphCLKConfig+0x222>
 8009cc6:	d94a      	bls.n	8009d5e <HAL_RCCEx_PeriphCLKConfig+0x362>
 8009cc8:	f1b1 4fc0 	cmp.w	r1, #1610612736	@ 0x60000000
 8009ccc:	d0a7      	beq.n	8009c1e <HAL_RCCEx_PeriphCLKConfig+0x222>
 8009cce:	2601      	movs	r6, #1
 8009cd0:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8009cd2:	041f      	lsls	r7, r3, #16
 8009cd4:	d5b0      	bpl.n	8009c38 <HAL_RCCEx_PeriphCLKConfig+0x23c>
    switch (PeriphClkInit->FdcanClockSelection)
 8009cd6:	6fa1      	ldr	r1, [r4, #120]	@ 0x78
 8009cd8:	f1b1 5f80 	cmp.w	r1, #268435456	@ 0x10000000
 8009cdc:	f000 82e4 	beq.w	800a2a8 <HAL_RCCEx_PeriphCLKConfig+0x8ac>
 8009ce0:	f1b1 5f00 	cmp.w	r1, #536870912	@ 0x20000000
 8009ce4:	f000 83c0 	beq.w	800a468 <HAL_RCCEx_PeriphCLKConfig+0xa6c>
 8009ce8:	2900      	cmp	r1, #0
 8009cea:	f000 82e2 	beq.w	800a2b2 <HAL_RCCEx_PeriphCLKConfig+0x8b6>
 8009cee:	2601      	movs	r6, #1
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8009cf0:	01d8      	lsls	r0, r3, #7
 8009cf2:	4635      	mov	r5, r6
 8009cf4:	d4a2      	bmi.n	8009c3c <HAL_RCCEx_PeriphCLKConfig+0x240>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8009cf6:	0259      	lsls	r1, r3, #9
 8009cf8:	f100 8280 	bmi.w	800a1fc <HAL_RCCEx_PeriphCLKConfig+0x800>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8009cfc:	07df      	lsls	r7, r3, #31
 8009cfe:	d53b      	bpl.n	8009d78 <HAL_RCCEx_PeriphCLKConfig+0x37c>
    switch (PeriphClkInit->Usart16ClockSelection)
 8009d00:	f8d4 1084 	ldr.w	r1, [r4, #132]	@ 0x84
 8009d04:	2928      	cmp	r1, #40	@ 0x28
 8009d06:	d835      	bhi.n	8009d74 <HAL_RCCEx_PeriphCLKConfig+0x378>
 8009d08:	e8df f011 	tbh	[pc, r1, lsl #1]
 8009d0c:	0034030e 	.word	0x0034030e
 8009d10:	00340034 	.word	0x00340034
 8009d14:	00340034 	.word	0x00340034
 8009d18:	00340034 	.word	0x00340034
 8009d1c:	003402ff 	.word	0x003402ff
 8009d20:	00340034 	.word	0x00340034
 8009d24:	00340034 	.word	0x00340034
 8009d28:	00340034 	.word	0x00340034
 8009d2c:	00340530 	.word	0x00340530
 8009d30:	00340034 	.word	0x00340034
 8009d34:	00340034 	.word	0x00340034
 8009d38:	00340034 	.word	0x00340034
 8009d3c:	0034030e 	.word	0x0034030e
 8009d40:	00340034 	.word	0x00340034
 8009d44:	00340034 	.word	0x00340034
 8009d48:	00340034 	.word	0x00340034
 8009d4c:	0034030e 	.word	0x0034030e
 8009d50:	00340034 	.word	0x00340034
 8009d54:	00340034 	.word	0x00340034
 8009d58:	00340034 	.word	0x00340034
 8009d5c:	030e      	.short	0x030e
    switch (PeriphClkInit->Spi6ClockSelection)
 8009d5e:	f1b1 5f40 	cmp.w	r1, #805306368	@ 0x30000000
 8009d62:	f43f af5c 	beq.w	8009c1e <HAL_RCCEx_PeriphCLKConfig+0x222>
 8009d66:	f1b1 4f80 	cmp.w	r1, #1073741824	@ 0x40000000
 8009d6a:	d1b0      	bne.n	8009cce <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    if (ret == HAL_OK)
 8009d6c:	2d00      	cmp	r5, #0
 8009d6e:	f040 83bc 	bne.w	800a4ea <HAL_RCCEx_PeriphCLKConfig+0xaee>
 8009d72:	e757      	b.n	8009c24 <HAL_RCCEx_PeriphCLKConfig+0x228>
 8009d74:	2601      	movs	r6, #1
 8009d76:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8009d78:	0798      	lsls	r0, r3, #30
 8009d7a:	d51f      	bpl.n	8009dbc <HAL_RCCEx_PeriphCLKConfig+0x3c0>
    switch (PeriphClkInit->Usart234578ClockSelection)
 8009d7c:	f8d4 1080 	ldr.w	r1, [r4, #128]	@ 0x80
 8009d80:	2905      	cmp	r1, #5
 8009d82:	f200 850c 	bhi.w	800a79e <HAL_RCCEx_PeriphCLKConfig+0xda2>
 8009d86:	e8df f011 	tbh	[pc, r1, lsl #1]
 8009d8a:	0015      	.short	0x0015
 8009d8c:	04df0006 	.word	0x04df0006
 8009d90:	00150015 	.word	0x00150015
 8009d94:	0015      	.short	0x0015
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8009d96:	4911      	ldr	r1, [pc, #68]	@ (8009ddc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009d98:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8009d9a:	f001 0103 	and.w	r1, r1, #3
 8009d9e:	2903      	cmp	r1, #3
 8009da0:	f000 84fd 	beq.w	800a79e <HAL_RCCEx_PeriphCLKConfig+0xda2>
 8009da4:	2101      	movs	r1, #1
 8009da6:	f104 0008 	add.w	r0, r4, #8
 8009daa:	f7ff fd43 	bl	8009834 <RCCEx_PLL2_Config.part.0>
 8009dae:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8009db0:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8009db4:	2d00      	cmp	r5, #0
 8009db6:	f000 839b 	beq.w	800a4f0 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
 8009dba:	462e      	mov	r6, r5
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8009dbc:	0759      	lsls	r1, r3, #29
 8009dbe:	d522      	bpl.n	8009e06 <HAL_RCCEx_PeriphCLKConfig+0x40a>
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8009dc0:	f8d4 109c 	ldr.w	r1, [r4, #156]	@ 0x9c
 8009dc4:	2905      	cmp	r1, #5
 8009dc6:	f200 84ee 	bhi.w	800a7a6 <HAL_RCCEx_PeriphCLKConfig+0xdaa>
 8009dca:	e8df f011 	tbh	[pc, r1, lsl #1]
 8009dce:	0018      	.short	0x0018
 8009dd0:	04ab0009 	.word	0x04ab0009
 8009dd4:	00180018 	.word	0x00180018
 8009dd8:	0018      	.short	0x0018
 8009dda:	bf00      	nop
 8009ddc:	58024400 	.word	0x58024400
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8009de0:	49af      	ldr	r1, [pc, #700]	@ (800a0a0 <HAL_RCCEx_PeriphCLKConfig+0x6a4>)
 8009de2:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8009de4:	f001 0103 	and.w	r1, r1, #3
 8009de8:	2903      	cmp	r1, #3
 8009dea:	f000 84dc 	beq.w	800a7a6 <HAL_RCCEx_PeriphCLKConfig+0xdaa>
 8009dee:	2101      	movs	r1, #1
 8009df0:	f104 0008 	add.w	r0, r4, #8
 8009df4:	f7ff fd1e 	bl	8009834 <RCCEx_PLL2_Config.part.0>
 8009df8:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8009dfa:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8009dfe:	2d00      	cmp	r5, #0
 8009e00:	f000 8368 	beq.w	800a4d4 <HAL_RCCEx_PeriphCLKConfig+0xad8>
 8009e04:	462e      	mov	r6, r5
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8009e06:	069f      	lsls	r7, r3, #26
 8009e08:	d526      	bpl.n	8009e58 <HAL_RCCEx_PeriphCLKConfig+0x45c>
    switch (PeriphClkInit->Lptim1ClockSelection)
 8009e0a:	f8d4 1098 	ldr.w	r1, [r4, #152]	@ 0x98
 8009e0e:	f1b1 5f00 	cmp.w	r1, #536870912	@ 0x20000000
 8009e12:	f000 8378 	beq.w	800a506 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
 8009e16:	f200 8192 	bhi.w	800a13e <HAL_RCCEx_PeriphCLKConfig+0x742>
 8009e1a:	b191      	cbz	r1, 8009e42 <HAL_RCCEx_PeriphCLKConfig+0x446>
 8009e1c:	f1b1 5f80 	cmp.w	r1, #268435456	@ 0x10000000
 8009e20:	f040 8197 	bne.w	800a152 <HAL_RCCEx_PeriphCLKConfig+0x756>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8009e24:	499e      	ldr	r1, [pc, #632]	@ (800a0a0 <HAL_RCCEx_PeriphCLKConfig+0x6a4>)
 8009e26:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8009e28:	f001 0103 	and.w	r1, r1, #3
 8009e2c:	2903      	cmp	r1, #3
 8009e2e:	f000 8190 	beq.w	800a152 <HAL_RCCEx_PeriphCLKConfig+0x756>
 8009e32:	2100      	movs	r1, #0
 8009e34:	f104 0008 	add.w	r0, r4, #8
 8009e38:	f7ff fcfc 	bl	8009834 <RCCEx_PLL2_Config.part.0>
 8009e3c:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8009e3e:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8009e42:	2d00      	cmp	r5, #0
 8009e44:	f040 834f 	bne.w	800a4e6 <HAL_RCCEx_PeriphCLKConfig+0xaea>
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8009e48:	4f95      	ldr	r7, [pc, #596]	@ (800a0a0 <HAL_RCCEx_PeriphCLKConfig+0x6a4>)
 8009e4a:	f8d4 0098 	ldr.w	r0, [r4, #152]	@ 0x98
 8009e4e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009e50:	f021 41e0 	bic.w	r1, r1, #1879048192	@ 0x70000000
 8009e54:	4301      	orrs	r1, r0
 8009e56:	6579      	str	r1, [r7, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8009e58:	0658      	lsls	r0, r3, #25
 8009e5a:	d526      	bpl.n	8009eaa <HAL_RCCEx_PeriphCLKConfig+0x4ae>
    switch (PeriphClkInit->Lptim2ClockSelection)
 8009e5c:	f8d4 10a4 	ldr.w	r1, [r4, #164]	@ 0xa4
 8009e60:	f5b1 6f00 	cmp.w	r1, #2048	@ 0x800
 8009e64:	f000 8373 	beq.w	800a54e <HAL_RCCEx_PeriphCLKConfig+0xb52>
 8009e68:	f200 8176 	bhi.w	800a158 <HAL_RCCEx_PeriphCLKConfig+0x75c>
 8009e6c:	b191      	cbz	r1, 8009e94 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8009e6e:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8009e72:	f040 817b 	bne.w	800a16c <HAL_RCCEx_PeriphCLKConfig+0x770>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8009e76:	498a      	ldr	r1, [pc, #552]	@ (800a0a0 <HAL_RCCEx_PeriphCLKConfig+0x6a4>)
 8009e78:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8009e7a:	f001 0103 	and.w	r1, r1, #3
 8009e7e:	2903      	cmp	r1, #3
 8009e80:	f000 8174 	beq.w	800a16c <HAL_RCCEx_PeriphCLKConfig+0x770>
 8009e84:	2100      	movs	r1, #0
 8009e86:	f104 0008 	add.w	r0, r4, #8
 8009e8a:	f7ff fcd3 	bl	8009834 <RCCEx_PLL2_Config.part.0>
 8009e8e:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8009e90:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8009e94:	2d00      	cmp	r5, #0
 8009e96:	f040 8314 	bne.w	800a4c2 <HAL_RCCEx_PeriphCLKConfig+0xac6>
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8009e9a:	4f81      	ldr	r7, [pc, #516]	@ (800a0a0 <HAL_RCCEx_PeriphCLKConfig+0x6a4>)
 8009e9c:	f8d4 00a4 	ldr.w	r0, [r4, #164]	@ 0xa4
 8009ea0:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8009ea2:	f421 51e0 	bic.w	r1, r1, #7168	@ 0x1c00
 8009ea6:	4301      	orrs	r1, r0
 8009ea8:	65b9      	str	r1, [r7, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8009eaa:	0619      	lsls	r1, r3, #24
 8009eac:	d526      	bpl.n	8009efc <HAL_RCCEx_PeriphCLKConfig+0x500>
    switch (PeriphClkInit->Lptim345ClockSelection)
 8009eae:	f8d4 10a8 	ldr.w	r1, [r4, #168]	@ 0xa8
 8009eb2:	f5b1 4f80 	cmp.w	r1, #16384	@ 0x4000
 8009eb6:	f000 8338 	beq.w	800a52a <HAL_RCCEx_PeriphCLKConfig+0xb2e>
 8009eba:	f200 815a 	bhi.w	800a172 <HAL_RCCEx_PeriphCLKConfig+0x776>
 8009ebe:	b191      	cbz	r1, 8009ee6 <HAL_RCCEx_PeriphCLKConfig+0x4ea>
 8009ec0:	f5b1 5f00 	cmp.w	r1, #8192	@ 0x2000
 8009ec4:	f040 815f 	bne.w	800a186 <HAL_RCCEx_PeriphCLKConfig+0x78a>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8009ec8:	4975      	ldr	r1, [pc, #468]	@ (800a0a0 <HAL_RCCEx_PeriphCLKConfig+0x6a4>)
 8009eca:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8009ecc:	f001 0103 	and.w	r1, r1, #3
 8009ed0:	2903      	cmp	r1, #3
 8009ed2:	f000 8158 	beq.w	800a186 <HAL_RCCEx_PeriphCLKConfig+0x78a>
 8009ed6:	2100      	movs	r1, #0
 8009ed8:	f104 0008 	add.w	r0, r4, #8
 8009edc:	f7ff fcaa 	bl	8009834 <RCCEx_PLL2_Config.part.0>
 8009ee0:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8009ee2:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8009ee6:	2d00      	cmp	r5, #0
 8009ee8:	f040 82ef 	bne.w	800a4ca <HAL_RCCEx_PeriphCLKConfig+0xace>
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8009eec:	4f6c      	ldr	r7, [pc, #432]	@ (800a0a0 <HAL_RCCEx_PeriphCLKConfig+0x6a4>)
 8009eee:	f8d4 00a8 	ldr.w	r0, [r4, #168]	@ 0xa8
 8009ef2:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8009ef4:	f421 4160 	bic.w	r1, r1, #57344	@ 0xe000
 8009ef8:	4301      	orrs	r1, r0
 8009efa:	65b9      	str	r1, [r7, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8009efc:	071f      	lsls	r7, r3, #28
 8009efe:	d50b      	bpl.n	8009f18 <HAL_RCCEx_PeriphCLKConfig+0x51c>
    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8009f00:	f8d4 008c 	ldr.w	r0, [r4, #140]	@ 0x8c
 8009f04:	f5b0 5f80 	cmp.w	r0, #4096	@ 0x1000
 8009f08:	f000 8262 	beq.w	800a3d0 <HAL_RCCEx_PeriphCLKConfig+0x9d4>
    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8009f0c:	4f64      	ldr	r7, [pc, #400]	@ (800a0a0 <HAL_RCCEx_PeriphCLKConfig+0x6a4>)
 8009f0e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009f10:	f421 5140 	bic.w	r1, r1, #12288	@ 0x3000
 8009f14:	4301      	orrs	r1, r0
 8009f16:	6579      	str	r1, [r7, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8009f18:	06d8      	lsls	r0, r3, #27
 8009f1a:	d50b      	bpl.n	8009f34 <HAL_RCCEx_PeriphCLKConfig+0x538>
    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8009f1c:	f8d4 00a0 	ldr.w	r0, [r4, #160]	@ 0xa0
 8009f20:	f5b0 7f80 	cmp.w	r0, #256	@ 0x100
 8009f24:	f000 8268 	beq.w	800a3f8 <HAL_RCCEx_PeriphCLKConfig+0x9fc>
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8009f28:	4f5d      	ldr	r7, [pc, #372]	@ (800a0a0 <HAL_RCCEx_PeriphCLKConfig+0x6a4>)
 8009f2a:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8009f2c:	f421 7140 	bic.w	r1, r1, #768	@ 0x300
 8009f30:	4301      	orrs	r1, r0
 8009f32:	65b9      	str	r1, [r7, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8009f34:	0319      	lsls	r1, r3, #12
 8009f36:	d50e      	bpl.n	8009f56 <HAL_RCCEx_PeriphCLKConfig+0x55a>
    switch (PeriphClkInit->AdcClockSelection)
 8009f38:	f8d4 10ac 	ldr.w	r1, [r4, #172]	@ 0xac
 8009f3c:	f5b1 3f80 	cmp.w	r1, #65536	@ 0x10000
 8009f40:	f000 81c2 	beq.w	800a2c8 <HAL_RCCEx_PeriphCLKConfig+0x8cc>
 8009f44:	f5b1 3f00 	cmp.w	r1, #131072	@ 0x20000
 8009f48:	f000 81cd 	beq.w	800a2e6 <HAL_RCCEx_PeriphCLKConfig+0x8ea>
 8009f4c:	2900      	cmp	r1, #0
 8009f4e:	f000 827b 	beq.w	800a448 <HAL_RCCEx_PeriphCLKConfig+0xa4c>
 8009f52:	2601      	movs	r6, #1
 8009f54:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8009f56:	035f      	lsls	r7, r3, #13
 8009f58:	d50f      	bpl.n	8009f7a <HAL_RCCEx_PeriphCLKConfig+0x57e>
    switch (PeriphClkInit->UsbClockSelection)
 8009f5a:	f8d4 1090 	ldr.w	r1, [r4, #144]	@ 0x90
 8009f5e:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8009f62:	f000 832c 	beq.w	800a5be <HAL_RCCEx_PeriphCLKConfig+0xbc2>
 8009f66:	f5b1 1f40 	cmp.w	r1, #3145728	@ 0x300000
 8009f6a:	f000 8191 	beq.w	800a290 <HAL_RCCEx_PeriphCLKConfig+0x894>
 8009f6e:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8009f72:	f000 8188 	beq.w	800a286 <HAL_RCCEx_PeriphCLKConfig+0x88a>
 8009f76:	2601      	movs	r6, #1
 8009f78:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8009f7a:	03d8      	lsls	r0, r3, #15
 8009f7c:	d520      	bpl.n	8009fc0 <HAL_RCCEx_PeriphCLKConfig+0x5c4>
    switch (PeriphClkInit->SdmmcClockSelection)
 8009f7e:	6d21      	ldr	r1, [r4, #80]	@ 0x50
 8009f80:	2900      	cmp	r1, #0
 8009f82:	f000 824e 	beq.w	800a422 <HAL_RCCEx_PeriphCLKConfig+0xa26>
 8009f86:	f5b1 3f80 	cmp.w	r1, #65536	@ 0x10000
 8009f8a:	f040 8179 	bne.w	800a280 <HAL_RCCEx_PeriphCLKConfig+0x884>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8009f8e:	4944      	ldr	r1, [pc, #272]	@ (800a0a0 <HAL_RCCEx_PeriphCLKConfig+0x6a4>)
 8009f90:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8009f92:	f001 0103 	and.w	r1, r1, #3
 8009f96:	2903      	cmp	r1, #3
 8009f98:	f000 8172 	beq.w	800a280 <HAL_RCCEx_PeriphCLKConfig+0x884>
 8009f9c:	2102      	movs	r1, #2
 8009f9e:	f104 0008 	add.w	r0, r4, #8
 8009fa2:	f7ff fc47 	bl	8009834 <RCCEx_PLL2_Config.part.0>
 8009fa6:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8009fa8:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8009fac:	2d00      	cmp	r5, #0
 8009fae:	f040 8240 	bne.w	800a432 <HAL_RCCEx_PeriphCLKConfig+0xa36>
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8009fb2:	4f3b      	ldr	r7, [pc, #236]	@ (800a0a0 <HAL_RCCEx_PeriphCLKConfig+0x6a4>)
 8009fb4:	6d20      	ldr	r0, [r4, #80]	@ 0x50
 8009fb6:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8009fb8:	f421 3180 	bic.w	r1, r1, #65536	@ 0x10000
 8009fbc:	4301      	orrs	r1, r0
 8009fbe:	64f9      	str	r1, [r7, #76]	@ 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8009fc0:	0099      	lsls	r1, r3, #2
 8009fc2:	d50e      	bpl.n	8009fe2 <HAL_RCCEx_PeriphCLKConfig+0x5e6>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8009fc4:	4936      	ldr	r1, [pc, #216]	@ (800a0a0 <HAL_RCCEx_PeriphCLKConfig+0x6a4>)
 8009fc6:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8009fc8:	f001 0103 	and.w	r1, r1, #3
 8009fcc:	2903      	cmp	r1, #3
 8009fce:	d007      	beq.n	8009fe0 <HAL_RCCEx_PeriphCLKConfig+0x5e4>
 8009fd0:	2102      	movs	r1, #2
 8009fd2:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8009fd6:	f7ff fc9f 	bl	8009918 <RCCEx_PLL3_Config.part.0>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8009fda:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8009fde:	b100      	cbz	r0, 8009fe2 <HAL_RCCEx_PeriphCLKConfig+0x5e6>
      status = HAL_ERROR;
 8009fe0:	2601      	movs	r6, #1
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8009fe2:	039f      	lsls	r7, r3, #14
 8009fe4:	f140 80de 	bpl.w	800a1a4 <HAL_RCCEx_PeriphCLKConfig+0x7a8>
    switch (PeriphClkInit->RngClockSelection)
 8009fe8:	f8d4 1088 	ldr.w	r1, [r4, #136]	@ 0x88
 8009fec:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 8009ff0:	f000 8221 	beq.w	800a436 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
 8009ff4:	f240 80ca 	bls.w	800a18c <HAL_RCCEx_PeriphCLKConfig+0x790>
 8009ff8:	f421 7080 	bic.w	r0, r1, #256	@ 0x100
 8009ffc:	f5b0 7f00 	cmp.w	r0, #512	@ 0x200
 800a000:	f000 80c7 	beq.w	800a192 <HAL_RCCEx_PeriphCLKConfig+0x796>
 800a004:	2501      	movs	r5, #1
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800a006:	02d8      	lsls	r0, r3, #11
 800a008:	d506      	bpl.n	800a018 <HAL_RCCEx_PeriphCLKConfig+0x61c>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800a00a:	4825      	ldr	r0, [pc, #148]	@ (800a0a0 <HAL_RCCEx_PeriphCLKConfig+0x6a4>)
 800a00c:	6fe6      	ldr	r6, [r4, #124]	@ 0x7c
 800a00e:	6d01      	ldr	r1, [r0, #80]	@ 0x50
 800a010:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800a014:	4331      	orrs	r1, r6
 800a016:	6501      	str	r1, [r0, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800a018:	0299      	lsls	r1, r3, #10
 800a01a:	d506      	bpl.n	800a02a <HAL_RCCEx_PeriphCLKConfig+0x62e>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800a01c:	4820      	ldr	r0, [pc, #128]	@ (800a0a0 <HAL_RCCEx_PeriphCLKConfig+0x6a4>)
 800a01e:	6f26      	ldr	r6, [r4, #112]	@ 0x70
 800a020:	6d01      	ldr	r1, [r0, #80]	@ 0x50
 800a022:	f021 7180 	bic.w	r1, r1, #16777216	@ 0x1000000
 800a026:	4331      	orrs	r1, r6
 800a028:	6501      	str	r1, [r0, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM2) == RCC_PERIPHCLK_DFSDM2)
 800a02a:	051f      	lsls	r7, r3, #20
 800a02c:	d506      	bpl.n	800a03c <HAL_RCCEx_PeriphCLKConfig+0x640>
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
 800a02e:	481c      	ldr	r0, [pc, #112]	@ (800a0a0 <HAL_RCCEx_PeriphCLKConfig+0x6a4>)
 800a030:	6f66      	ldr	r6, [r4, #116]	@ 0x74
 800a032:	6d81      	ldr	r1, [r0, #88]	@ 0x58
 800a034:	f021 6100 	bic.w	r1, r1, #134217728	@ 0x8000000
 800a038:	4331      	orrs	r1, r6
 800a03a:	6581      	str	r1, [r0, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800a03c:	005e      	lsls	r6, r3, #1
 800a03e:	d509      	bpl.n	800a054 <HAL_RCCEx_PeriphCLKConfig+0x658>
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800a040:	4917      	ldr	r1, [pc, #92]	@ (800a0a0 <HAL_RCCEx_PeriphCLKConfig+0x6a4>)
 800a042:	6908      	ldr	r0, [r1, #16]
 800a044:	f420 4000 	bic.w	r0, r0, #32768	@ 0x8000
 800a048:	6108      	str	r0, [r1, #16]
 800a04a:	6908      	ldr	r0, [r1, #16]
 800a04c:	f8d4 60b8 	ldr.w	r6, [r4, #184]	@ 0xb8
 800a050:	4330      	orrs	r0, r6
 800a052:	6108      	str	r0, [r1, #16]
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800a054:	2b00      	cmp	r3, #0
 800a056:	da06      	bge.n	800a066 <HAL_RCCEx_PeriphCLKConfig+0x66a>
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800a058:	4811      	ldr	r0, [pc, #68]	@ (800a0a0 <HAL_RCCEx_PeriphCLKConfig+0x6a4>)
 800a05a:	6d66      	ldr	r6, [r4, #84]	@ 0x54
 800a05c:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 800a05e:	f021 5140 	bic.w	r1, r1, #805306368	@ 0x30000000
 800a062:	4331      	orrs	r1, r6
 800a064:	64c1      	str	r1, [r0, #76]	@ 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800a066:	0218      	lsls	r0, r3, #8
 800a068:	d507      	bpl.n	800a07a <HAL_RCCEx_PeriphCLKConfig+0x67e>
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800a06a:	490d      	ldr	r1, [pc, #52]	@ (800a0a0 <HAL_RCCEx_PeriphCLKConfig+0x6a4>)
 800a06c:	f8d4 0094 	ldr.w	r0, [r4, #148]	@ 0x94
 800a070:	6d4b      	ldr	r3, [r1, #84]	@ 0x54
 800a072:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 800a076:	4303      	orrs	r3, r0
 800a078:	654b      	str	r3, [r1, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800a07a:	07d1      	lsls	r1, r2, #31
 800a07c:	d512      	bpl.n	800a0a4 <HAL_RCCEx_PeriphCLKConfig+0x6a8>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800a07e:	4b08      	ldr	r3, [pc, #32]	@ (800a0a0 <HAL_RCCEx_PeriphCLKConfig+0x6a4>)
 800a080:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a082:	f003 0303 	and.w	r3, r3, #3
 800a086:	2b03      	cmp	r3, #3
 800a088:	f000 8198 	beq.w	800a3bc <HAL_RCCEx_PeriphCLKConfig+0x9c0>
 800a08c:	2100      	movs	r1, #0
 800a08e:	f104 0008 	add.w	r0, r4, #8
 800a092:	f7ff fbcf 	bl	8009834 <RCCEx_PLL2_Config.part.0>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800a096:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 800a098:	2800      	cmp	r0, #0
 800a09a:	f040 820e 	bne.w	800a4ba <HAL_RCCEx_PeriphCLKConfig+0xabe>
 800a09e:	e001      	b.n	800a0a4 <HAL_RCCEx_PeriphCLKConfig+0x6a8>
 800a0a0:	58024400 	.word	0x58024400
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800a0a4:	0793      	lsls	r3, r2, #30
 800a0a6:	d50f      	bpl.n	800a0c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800a0a8:	4bb3      	ldr	r3, [pc, #716]	@ (800a378 <HAL_RCCEx_PeriphCLKConfig+0x97c>)
 800a0aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a0ac:	f003 0303 	and.w	r3, r3, #3
 800a0b0:	2b03      	cmp	r3, #3
 800a0b2:	f000 8185 	beq.w	800a3c0 <HAL_RCCEx_PeriphCLKConfig+0x9c4>
 800a0b6:	2101      	movs	r1, #1
 800a0b8:	f104 0008 	add.w	r0, r4, #8
 800a0bc:	f7ff fbba 	bl	8009834 <RCCEx_PLL2_Config.part.0>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800a0c0:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 800a0c2:	2800      	cmp	r0, #0
 800a0c4:	f040 81f5 	bne.w	800a4b2 <HAL_RCCEx_PeriphCLKConfig+0xab6>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800a0c8:	0757      	lsls	r7, r2, #29
 800a0ca:	d50f      	bpl.n	800a0ec <HAL_RCCEx_PeriphCLKConfig+0x6f0>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800a0cc:	4baa      	ldr	r3, [pc, #680]	@ (800a378 <HAL_RCCEx_PeriphCLKConfig+0x97c>)
 800a0ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a0d0:	f003 0303 	and.w	r3, r3, #3
 800a0d4:	2b03      	cmp	r3, #3
 800a0d6:	f000 816f 	beq.w	800a3b8 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
 800a0da:	2102      	movs	r1, #2
 800a0dc:	f104 0008 	add.w	r0, r4, #8
 800a0e0:	f7ff fba8 	bl	8009834 <RCCEx_PLL2_Config.part.0>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800a0e4:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 800a0e6:	2800      	cmp	r0, #0
 800a0e8:	f040 81e5 	bne.w	800a4b6 <HAL_RCCEx_PeriphCLKConfig+0xaba>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800a0ec:	0716      	lsls	r6, r2, #28
 800a0ee:	d50f      	bpl.n	800a110 <HAL_RCCEx_PeriphCLKConfig+0x714>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800a0f0:	4ba1      	ldr	r3, [pc, #644]	@ (800a378 <HAL_RCCEx_PeriphCLKConfig+0x97c>)
 800a0f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a0f4:	f003 0303 	and.w	r3, r3, #3
 800a0f8:	2b03      	cmp	r3, #3
 800a0fa:	f000 8167 	beq.w	800a3cc <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 800a0fe:	2100      	movs	r1, #0
 800a100:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800a104:	f7ff fc08 	bl	8009918 <RCCEx_PLL3_Config.part.0>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800a108:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 800a10a:	2800      	cmp	r0, #0
 800a10c:	f040 81d7 	bne.w	800a4be <HAL_RCCEx_PeriphCLKConfig+0xac2>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800a110:	06d0      	lsls	r0, r2, #27
 800a112:	d54a      	bpl.n	800a1aa <HAL_RCCEx_PeriphCLKConfig+0x7ae>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800a114:	4b98      	ldr	r3, [pc, #608]	@ (800a378 <HAL_RCCEx_PeriphCLKConfig+0x97c>)
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800a116:	f104 0628 	add.w	r6, r4, #40	@ 0x28
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800a11a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a11c:	f003 0303 	and.w	r3, r3, #3
 800a120:	2b03      	cmp	r3, #3
 800a122:	f000 814f 	beq.w	800a3c4 <HAL_RCCEx_PeriphCLKConfig+0x9c8>
 800a126:	2101      	movs	r1, #1
 800a128:	4630      	mov	r0, r6
 800a12a:	f7ff fbf5 	bl	8009918 <RCCEx_PLL3_Config.part.0>
    if (ret == HAL_OK)
 800a12e:	2800      	cmp	r0, #0
 800a130:	d03a      	beq.n	800a1a8 <HAL_RCCEx_PeriphCLKConfig+0x7ac>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800a132:	6863      	ldr	r3, [r4, #4]
 800a134:	069a      	lsls	r2, r3, #26
 800a136:	f140 80e5 	bpl.w	800a304 <HAL_RCCEx_PeriphCLKConfig+0x908>
 800a13a:	4605      	mov	r5, r0
 800a13c:	e039      	b.n	800a1b2 <HAL_RCCEx_PeriphCLKConfig+0x7b6>
    switch (PeriphClkInit->Lptim1ClockSelection)
 800a13e:	f021 5080 	bic.w	r0, r1, #268435456	@ 0x10000000
 800a142:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 800a146:	f43f ae7c 	beq.w	8009e42 <HAL_RCCEx_PeriphCLKConfig+0x446>
 800a14a:	f1b1 5f40 	cmp.w	r1, #805306368	@ 0x30000000
 800a14e:	f43f ae78 	beq.w	8009e42 <HAL_RCCEx_PeriphCLKConfig+0x446>
 800a152:	2601      	movs	r6, #1
 800a154:	4635      	mov	r5, r6
 800a156:	e67f      	b.n	8009e58 <HAL_RCCEx_PeriphCLKConfig+0x45c>
    switch (PeriphClkInit->Lptim2ClockSelection)
 800a158:	f421 6080 	bic.w	r0, r1, #1024	@ 0x400
 800a15c:	f5b0 5f80 	cmp.w	r0, #4096	@ 0x1000
 800a160:	f43f ae98 	beq.w	8009e94 <HAL_RCCEx_PeriphCLKConfig+0x498>
 800a164:	f5b1 6f40 	cmp.w	r1, #3072	@ 0xc00
 800a168:	f43f ae94 	beq.w	8009e94 <HAL_RCCEx_PeriphCLKConfig+0x498>
 800a16c:	2601      	movs	r6, #1
 800a16e:	4635      	mov	r5, r6
 800a170:	e69b      	b.n	8009eaa <HAL_RCCEx_PeriphCLKConfig+0x4ae>
    switch (PeriphClkInit->Lptim345ClockSelection)
 800a172:	f421 5000 	bic.w	r0, r1, #8192	@ 0x2000
 800a176:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 800a17a:	f43f aeb4 	beq.w	8009ee6 <HAL_RCCEx_PeriphCLKConfig+0x4ea>
 800a17e:	f5b1 4fc0 	cmp.w	r1, #24576	@ 0x6000
 800a182:	f43f aeb0 	beq.w	8009ee6 <HAL_RCCEx_PeriphCLKConfig+0x4ea>
 800a186:	2601      	movs	r6, #1
 800a188:	4635      	mov	r5, r6
 800a18a:	e6b7      	b.n	8009efc <HAL_RCCEx_PeriphCLKConfig+0x500>
    switch (PeriphClkInit->RngClockSelection)
 800a18c:	2900      	cmp	r1, #0
 800a18e:	f47f af39 	bne.w	800a004 <HAL_RCCEx_PeriphCLKConfig+0x608>
    if (ret == HAL_OK)
 800a192:	2d00      	cmp	r5, #0
 800a194:	f47f af37 	bne.w	800a006 <HAL_RCCEx_PeriphCLKConfig+0x60a>
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800a198:	4d77      	ldr	r5, [pc, #476]	@ (800a378 <HAL_RCCEx_PeriphCLKConfig+0x97c>)
 800a19a:	6d68      	ldr	r0, [r5, #84]	@ 0x54
 800a19c:	f420 7040 	bic.w	r0, r0, #768	@ 0x300
 800a1a0:	4301      	orrs	r1, r0
 800a1a2:	6569      	str	r1, [r5, #84]	@ 0x54
      status = HAL_ERROR;
 800a1a4:	4635      	mov	r5, r6
 800a1a6:	e72e      	b.n	800a006 <HAL_RCCEx_PeriphCLKConfig+0x60a>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800a1a8:	6862      	ldr	r2, [r4, #4]
 800a1aa:	0693      	lsls	r3, r2, #26
 800a1ac:	d50f      	bpl.n	800a1ce <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800a1ae:	f104 0628 	add.w	r6, r4, #40	@ 0x28
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800a1b2:	4b71      	ldr	r3, [pc, #452]	@ (800a378 <HAL_RCCEx_PeriphCLKConfig+0x97c>)
 800a1b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a1b6:	f003 0303 	and.w	r3, r3, #3
 800a1ba:	2b03      	cmp	r3, #3
 800a1bc:	f000 80a2 	beq.w	800a304 <HAL_RCCEx_PeriphCLKConfig+0x908>
 800a1c0:	2102      	movs	r1, #2
 800a1c2:	4630      	mov	r0, r6
 800a1c4:	f7ff fba8 	bl	8009918 <RCCEx_PLL3_Config.part.0>
    if (ret == HAL_OK)
 800a1c8:	2800      	cmp	r0, #0
 800a1ca:	f040 809b 	bne.w	800a304 <HAL_RCCEx_PeriphCLKConfig+0x908>
  if (status == HAL_OK)
 800a1ce:	1e28      	subs	r0, r5, #0
 800a1d0:	bf18      	it	ne
 800a1d2:	2001      	movne	r0, #1
}
 800a1d4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a1d8:	4867      	ldr	r0, [pc, #412]	@ (800a378 <HAL_RCCEx_PeriphCLKConfig+0x97c>)
 800a1da:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 800a1dc:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 800a1e0:	62c1      	str	r1, [r0, #44]	@ 0x2c
    if (ret == HAL_OK)
 800a1e2:	2d00      	cmp	r5, #0
 800a1e4:	f040 815a 	bne.w	800a49c <HAL_RCCEx_PeriphCLKConfig+0xaa0>
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800a1e8:	4f63      	ldr	r7, [pc, #396]	@ (800a378 <HAL_RCCEx_PeriphCLKConfig+0x97c>)
 800a1ea:	6ca0      	ldr	r0, [r4, #72]	@ 0x48
 800a1ec:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800a1ee:	f021 0103 	bic.w	r1, r1, #3
 800a1f2:	4301      	orrs	r1, r0
 800a1f4:	64f9      	str	r1, [r7, #76]	@ 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800a1f6:	0259      	lsls	r1, r3, #9
 800a1f8:	f57f ad80 	bpl.w	8009cfc <HAL_RCCEx_PeriphCLKConfig+0x300>
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800a1fc:	4f5f      	ldr	r7, [pc, #380]	@ (800a37c <HAL_RCCEx_PeriphCLKConfig+0x980>)
 800a1fe:	683b      	ldr	r3, [r7, #0]
 800a200:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a204:	603b      	str	r3, [r7, #0]
    tickstart = HAL_GetTick();
 800a206:	f7f9 f96f 	bl	80034e8 <HAL_GetTick>
 800a20a:	4680      	mov	r8, r0
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a20c:	e006      	b.n	800a21c <HAL_RCCEx_PeriphCLKConfig+0x820>
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a20e:	f7f9 f96b 	bl	80034e8 <HAL_GetTick>
 800a212:	eba0 0008 	sub.w	r0, r0, r8
 800a216:	2864      	cmp	r0, #100	@ 0x64
 800a218:	f200 82bb 	bhi.w	800a792 <HAL_RCCEx_PeriphCLKConfig+0xd96>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a21c:	683b      	ldr	r3, [r7, #0]
 800a21e:	05da      	lsls	r2, r3, #23
 800a220:	d5f5      	bpl.n	800a20e <HAL_RCCEx_PeriphCLKConfig+0x812>
    if (ret == HAL_OK)
 800a222:	2d00      	cmp	r5, #0
 800a224:	f040 82b6 	bne.w	800a794 <HAL_RCCEx_PeriphCLKConfig+0xd98>
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800a228:	4a53      	ldr	r2, [pc, #332]	@ (800a378 <HAL_RCCEx_PeriphCLKConfig+0x97c>)
 800a22a:	f8d4 30b4 	ldr.w	r3, [r4, #180]	@ 0xb4
 800a22e:	6f11      	ldr	r1, [r2, #112]	@ 0x70
 800a230:	4059      	eors	r1, r3
 800a232:	f411 7f40 	tst.w	r1, #768	@ 0x300
 800a236:	d00b      	beq.n	800a250 <HAL_RCCEx_PeriphCLKConfig+0x854>
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800a238:	6f11      	ldr	r1, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_FORCE();
 800a23a:	6f10      	ldr	r0, [r2, #112]	@ 0x70
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800a23c:	f421 7140 	bic.w	r1, r1, #768	@ 0x300
        __HAL_RCC_BACKUPRESET_FORCE();
 800a240:	f440 3080 	orr.w	r0, r0, #65536	@ 0x10000
 800a244:	6710      	str	r0, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800a246:	6f10      	ldr	r0, [r2, #112]	@ 0x70
 800a248:	f420 3080 	bic.w	r0, r0, #65536	@ 0x10000
 800a24c:	6710      	str	r0, [r2, #112]	@ 0x70
        RCC->BDCR = tmpreg;
 800a24e:	6711      	str	r1, [r2, #112]	@ 0x70
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800a250:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a254:	f000 82c2 	beq.w	800a7dc <HAL_RCCEx_PeriphCLKConfig+0xde0>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800a258:	f403 7240 	and.w	r2, r3, #768	@ 0x300
 800a25c:	f5b2 7f40 	cmp.w	r2, #768	@ 0x300
 800a260:	f000 82d0 	beq.w	800a804 <HAL_RCCEx_PeriphCLKConfig+0xe08>
 800a264:	4944      	ldr	r1, [pc, #272]	@ (800a378 <HAL_RCCEx_PeriphCLKConfig+0x97c>)
 800a266:	690a      	ldr	r2, [r1, #16]
 800a268:	f422 527c 	bic.w	r2, r2, #16128	@ 0x3f00
 800a26c:	610a      	str	r2, [r1, #16]
 800a26e:	4842      	ldr	r0, [pc, #264]	@ (800a378 <HAL_RCCEx_PeriphCLKConfig+0x97c>)
 800a270:	f3c3 010b 	ubfx	r1, r3, #0, #12
 800a274:	6f07      	ldr	r7, [r0, #112]	@ 0x70
 800a276:	4339      	orrs	r1, r7
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800a278:	e9d4 3200 	ldrd	r3, r2, [r4]
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800a27c:	6701      	str	r1, [r0, #112]	@ 0x70
 800a27e:	e53d      	b.n	8009cfc <HAL_RCCEx_PeriphCLKConfig+0x300>
 800a280:	2601      	movs	r6, #1
 800a282:	4635      	mov	r5, r6
 800a284:	e69c      	b.n	8009fc0 <HAL_RCCEx_PeriphCLKConfig+0x5c4>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a286:	483c      	ldr	r0, [pc, #240]	@ (800a378 <HAL_RCCEx_PeriphCLKConfig+0x97c>)
 800a288:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 800a28a:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 800a28e:	62c1      	str	r1, [r0, #44]	@ 0x2c
    if (ret == HAL_OK)
 800a290:	2d00      	cmp	r5, #0
 800a292:	f040 80fe 	bne.w	800a492 <HAL_RCCEx_PeriphCLKConfig+0xa96>
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800a296:	4f38      	ldr	r7, [pc, #224]	@ (800a378 <HAL_RCCEx_PeriphCLKConfig+0x97c>)
 800a298:	f8d4 0090 	ldr.w	r0, [r4, #144]	@ 0x90
 800a29c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800a29e:	f421 1140 	bic.w	r1, r1, #3145728	@ 0x300000
 800a2a2:	4301      	orrs	r1, r0
 800a2a4:	6579      	str	r1, [r7, #84]	@ 0x54
 800a2a6:	e668      	b.n	8009f7a <HAL_RCCEx_PeriphCLKConfig+0x57e>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a2a8:	4833      	ldr	r0, [pc, #204]	@ (800a378 <HAL_RCCEx_PeriphCLKConfig+0x97c>)
 800a2aa:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 800a2ac:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 800a2b0:	62c1      	str	r1, [r0, #44]	@ 0x2c
    if (ret == HAL_OK)
 800a2b2:	2d00      	cmp	r5, #0
 800a2b4:	f040 80ea 	bne.w	800a48c <HAL_RCCEx_PeriphCLKConfig+0xa90>
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800a2b8:	4f2f      	ldr	r7, [pc, #188]	@ (800a378 <HAL_RCCEx_PeriphCLKConfig+0x97c>)
 800a2ba:	6fa0      	ldr	r0, [r4, #120]	@ 0x78
 800a2bc:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800a2be:	f021 5140 	bic.w	r1, r1, #805306368	@ 0x30000000
 800a2c2:	4301      	orrs	r1, r0
 800a2c4:	6539      	str	r1, [r7, #80]	@ 0x50
 800a2c6:	e4b7      	b.n	8009c38 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800a2c8:	492b      	ldr	r1, [pc, #172]	@ (800a378 <HAL_RCCEx_PeriphCLKConfig+0x97c>)
 800a2ca:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800a2cc:	f001 0103 	and.w	r1, r1, #3
 800a2d0:	2903      	cmp	r1, #3
 800a2d2:	f43f ae3e 	beq.w	8009f52 <HAL_RCCEx_PeriphCLKConfig+0x556>
 800a2d6:	2102      	movs	r1, #2
 800a2d8:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800a2dc:	f7ff fb1c 	bl	8009918 <RCCEx_PLL3_Config.part.0>
 800a2e0:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800a2e2:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800a2e6:	2d00      	cmp	r5, #0
 800a2e8:	f040 80ed 	bne.w	800a4c6 <HAL_RCCEx_PeriphCLKConfig+0xaca>
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800a2ec:	4f22      	ldr	r7, [pc, #136]	@ (800a378 <HAL_RCCEx_PeriphCLKConfig+0x97c>)
 800a2ee:	f8d4 00ac 	ldr.w	r0, [r4, #172]	@ 0xac
 800a2f2:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800a2f4:	f421 3140 	bic.w	r1, r1, #196608	@ 0x30000
 800a2f8:	4301      	orrs	r1, r0
 800a2fa:	65b9      	str	r1, [r7, #88]	@ 0x58
 800a2fc:	e62b      	b.n	8009f56 <HAL_RCCEx_PeriphCLKConfig+0x55a>
 800a2fe:	2601      	movs	r6, #1
 800a300:	f7ff bbac 	b.w	8009a5c <HAL_RCCEx_PeriphCLKConfig+0x60>
  return HAL_ERROR;
 800a304:	2001      	movs	r0, #1
}
 800a306:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800a30a:	491b      	ldr	r1, [pc, #108]	@ (800a378 <HAL_RCCEx_PeriphCLKConfig+0x97c>)
 800a30c:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800a30e:	f001 0103 	and.w	r1, r1, #3
 800a312:	2903      	cmp	r1, #3
 800a314:	f43f ad2e 	beq.w	8009d74 <HAL_RCCEx_PeriphCLKConfig+0x378>
 800a318:	2101      	movs	r1, #1
 800a31a:	f104 0008 	add.w	r0, r4, #8
 800a31e:	f7ff fa89 	bl	8009834 <RCCEx_PLL2_Config.part.0>
 800a322:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800a324:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800a328:	2d00      	cmp	r5, #0
 800a32a:	f040 80ea 	bne.w	800a502 <HAL_RCCEx_PeriphCLKConfig+0xb06>
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800a32e:	4f12      	ldr	r7, [pc, #72]	@ (800a378 <HAL_RCCEx_PeriphCLKConfig+0x97c>)
 800a330:	f8d4 0084 	ldr.w	r0, [r4, #132]	@ 0x84
 800a334:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800a336:	f021 0138 	bic.w	r1, r1, #56	@ 0x38
 800a33a:	4301      	orrs	r1, r0
 800a33c:	6579      	str	r1, [r7, #84]	@ 0x54
 800a33e:	e51b      	b.n	8009d78 <HAL_RCCEx_PeriphCLKConfig+0x37c>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a340:	4d0d      	ldr	r5, [pc, #52]	@ (800a378 <HAL_RCCEx_PeriphCLKConfig+0x97c>)
 800a342:	6ae8      	ldr	r0, [r5, #44]	@ 0x2c
 800a344:	f440 3000 	orr.w	r0, r0, #131072	@ 0x20000
 800a348:	62e8      	str	r0, [r5, #44]	@ 0x2c
    if (ret == HAL_OK)
 800a34a:	f7ff bb80 	b.w	8009a4e <HAL_RCCEx_PeriphCLKConfig+0x52>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a34e:	480a      	ldr	r0, [pc, #40]	@ (800a378 <HAL_RCCEx_PeriphCLKConfig+0x97c>)
 800a350:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 800a352:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 800a356:	62c1      	str	r1, [r0, #44]	@ 0x2c
    if (ret == HAL_OK)
 800a358:	2d00      	cmp	r5, #0
 800a35a:	f040 80a4 	bne.w	800a4a6 <HAL_RCCEx_PeriphCLKConfig+0xaaa>
 800a35e:	f7ff bbab 	b.w	8009ab8 <HAL_RCCEx_PeriphCLKConfig+0xbc>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a362:	4805      	ldr	r0, [pc, #20]	@ (800a378 <HAL_RCCEx_PeriphCLKConfig+0x97c>)
 800a364:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 800a366:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 800a36a:	62c1      	str	r1, [r0, #44]	@ 0x2c
    if (ret == HAL_OK)
 800a36c:	2d00      	cmp	r5, #0
 800a36e:	f040 809d 	bne.w	800a4ac <HAL_RCCEx_PeriphCLKConfig+0xab0>
 800a372:	f7ff bbca 	b.w	8009b0a <HAL_RCCEx_PeriphCLKConfig+0x10e>
 800a376:	bf00      	nop
 800a378:	58024400 	.word	0x58024400
 800a37c:	58024800 	.word	0x58024800
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a380:	48c0      	ldr	r0, [pc, #768]	@ (800a684 <HAL_RCCEx_PeriphCLKConfig+0xc88>)
 800a382:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 800a384:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 800a388:	62c1      	str	r1, [r0, #44]	@ 0x2c
    if (ret == HAL_OK)
 800a38a:	2d00      	cmp	r5, #0
 800a38c:	f040 8088 	bne.w	800a4a0 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
 800a390:	f7ff bbff 	b.w	8009b92 <HAL_RCCEx_PeriphCLKConfig+0x196>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a394:	48bb      	ldr	r0, [pc, #748]	@ (800a684 <HAL_RCCEx_PeriphCLKConfig+0xc88>)
 800a396:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 800a398:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 800a39c:	62c1      	str	r1, [r0, #44]	@ 0x2c
        break;
 800a39e:	4635      	mov	r5, r6
    if (ret == HAL_OK)
 800a3a0:	2d00      	cmp	r5, #0
 800a3a2:	f040 8197 	bne.w	800a6d4 <HAL_RCCEx_PeriphCLKConfig+0xcd8>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800a3a6:	4fb7      	ldr	r7, [pc, #732]	@ (800a684 <HAL_RCCEx_PeriphCLKConfig+0xc88>)
 800a3a8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a3aa:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800a3ac:	f021 0107 	bic.w	r1, r1, #7
 800a3b0:	4301      	orrs	r1, r0
 800a3b2:	6539      	str	r1, [r7, #80]	@ 0x50
 800a3b4:	f7ff bb60 	b.w	8009a78 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    return HAL_ERROR;
 800a3b8:	2501      	movs	r5, #1
 800a3ba:	e697      	b.n	800a0ec <HAL_RCCEx_PeriphCLKConfig+0x6f0>
 800a3bc:	2501      	movs	r5, #1
 800a3be:	e671      	b.n	800a0a4 <HAL_RCCEx_PeriphCLKConfig+0x6a8>
 800a3c0:	2501      	movs	r5, #1
 800a3c2:	e681      	b.n	800a0c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800a3c4:	0691      	lsls	r1, r2, #26
 800a3c6:	d59d      	bpl.n	800a304 <HAL_RCCEx_PeriphCLKConfig+0x908>
    return HAL_ERROR;
 800a3c8:	2501      	movs	r5, #1
 800a3ca:	e6f2      	b.n	800a1b2 <HAL_RCCEx_PeriphCLKConfig+0x7b6>
 800a3cc:	2501      	movs	r5, #1
 800a3ce:	e69f      	b.n	800a110 <HAL_RCCEx_PeriphCLKConfig+0x714>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800a3d0:	49ac      	ldr	r1, [pc, #688]	@ (800a684 <HAL_RCCEx_PeriphCLKConfig+0xc88>)
 800a3d2:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800a3d4:	f001 0103 	and.w	r1, r1, #3
 800a3d8:	2903      	cmp	r1, #3
 800a3da:	f000 81e8 	beq.w	800a7ae <HAL_RCCEx_PeriphCLKConfig+0xdb2>
 800a3de:	2102      	movs	r1, #2
 800a3e0:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800a3e4:	f7ff fa98 	bl	8009918 <RCCEx_PLL3_Config.part.0>
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800a3e8:	2800      	cmp	r0, #0
 800a3ea:	f040 81ec 	bne.w	800a7c6 <HAL_RCCEx_PeriphCLKConfig+0xdca>
    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800a3ee:	f8d4 008c 	ldr.w	r0, [r4, #140]	@ 0x8c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800a3f2:	e9d4 3200 	ldrd	r3, r2, [r4]
 800a3f6:	e589      	b.n	8009f0c <HAL_RCCEx_PeriphCLKConfig+0x510>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800a3f8:	49a2      	ldr	r1, [pc, #648]	@ (800a684 <HAL_RCCEx_PeriphCLKConfig+0xc88>)
 800a3fa:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800a3fc:	f001 0103 	and.w	r1, r1, #3
 800a400:	2903      	cmp	r1, #3
 800a402:	f000 81d7 	beq.w	800a7b4 <HAL_RCCEx_PeriphCLKConfig+0xdb8>
 800a406:	2102      	movs	r1, #2
 800a408:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800a40c:	f7ff fa84 	bl	8009918 <RCCEx_PLL3_Config.part.0>
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800a410:	2800      	cmp	r0, #0
 800a412:	f000 81d2 	beq.w	800a7ba <HAL_RCCEx_PeriphCLKConfig+0xdbe>
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800a416:	f8d4 00a0 	ldr.w	r0, [r4, #160]	@ 0xa0
        status = HAL_ERROR;
 800a41a:	2601      	movs	r6, #1
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800a41c:	e9d4 3200 	ldrd	r3, r2, [r4]
 800a420:	e582      	b.n	8009f28 <HAL_RCCEx_PeriphCLKConfig+0x52c>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a422:	4898      	ldr	r0, [pc, #608]	@ (800a684 <HAL_RCCEx_PeriphCLKConfig+0xc88>)
 800a424:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 800a426:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 800a42a:	62c1      	str	r1, [r0, #44]	@ 0x2c
    if (ret == HAL_OK)
 800a42c:	2d00      	cmp	r5, #0
 800a42e:	f43f adc0 	beq.w	8009fb2 <HAL_RCCEx_PeriphCLKConfig+0x5b6>
 800a432:	462e      	mov	r6, r5
 800a434:	e5c4      	b.n	8009fc0 <HAL_RCCEx_PeriphCLKConfig+0x5c4>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a436:	4f93      	ldr	r7, [pc, #588]	@ (800a684 <HAL_RCCEx_PeriphCLKConfig+0xc88>)
 800a438:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800a43a:	f440 3000 	orr.w	r0, r0, #131072	@ 0x20000
 800a43e:	62f8      	str	r0, [r7, #44]	@ 0x2c
    if (ret == HAL_OK)
 800a440:	2d00      	cmp	r5, #0
 800a442:	f47f ade0 	bne.w	800a006 <HAL_RCCEx_PeriphCLKConfig+0x60a>
 800a446:	e6a7      	b.n	800a198 <HAL_RCCEx_PeriphCLKConfig+0x79c>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800a448:	488e      	ldr	r0, [pc, #568]	@ (800a684 <HAL_RCCEx_PeriphCLKConfig+0xc88>)
 800a44a:	6a80      	ldr	r0, [r0, #40]	@ 0x28
 800a44c:	f000 0003 	and.w	r0, r0, #3
 800a450:	2803      	cmp	r0, #3
 800a452:	f43f ad7e 	beq.w	8009f52 <HAL_RCCEx_PeriphCLKConfig+0x556>
 800a456:	f104 0008 	add.w	r0, r4, #8
 800a45a:	f7ff f9eb 	bl	8009834 <RCCEx_PLL2_Config.part.0>
 800a45e:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800a460:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800a464:	bb7d      	cbnz	r5, 800a4c6 <HAL_RCCEx_PeriphCLKConfig+0xaca>
 800a466:	e741      	b.n	800a2ec <HAL_RCCEx_PeriphCLKConfig+0x8f0>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800a468:	4986      	ldr	r1, [pc, #536]	@ (800a684 <HAL_RCCEx_PeriphCLKConfig+0xc88>)
 800a46a:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800a46c:	f001 0103 	and.w	r1, r1, #3
 800a470:	2903      	cmp	r1, #3
 800a472:	f43f ac3c 	beq.w	8009cee <HAL_RCCEx_PeriphCLKConfig+0x2f2>
 800a476:	2101      	movs	r1, #1
 800a478:	f104 0008 	add.w	r0, r4, #8
 800a47c:	f7ff f9da 	bl	8009834 <RCCEx_PLL2_Config.part.0>
 800a480:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800a482:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800a486:	2d00      	cmp	r5, #0
 800a488:	f43f af16 	beq.w	800a2b8 <HAL_RCCEx_PeriphCLKConfig+0x8bc>
 800a48c:	462e      	mov	r6, r5
 800a48e:	f7ff bbd3 	b.w	8009c38 <HAL_RCCEx_PeriphCLKConfig+0x23c>
 800a492:	462e      	mov	r6, r5
 800a494:	e571      	b.n	8009f7a <HAL_RCCEx_PeriphCLKConfig+0x57e>
 800a496:	462e      	mov	r6, r5
 800a498:	f7ff bb59 	b.w	8009b4e <HAL_RCCEx_PeriphCLKConfig+0x152>
 800a49c:	462e      	mov	r6, r5
 800a49e:	e42a      	b.n	8009cf6 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
 800a4a0:	462e      	mov	r6, r5
 800a4a2:	f7ff bb7d 	b.w	8009ba0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 800a4a6:	462e      	mov	r6, r5
 800a4a8:	f7ff bb0d 	b.w	8009ac6 <HAL_RCCEx_PeriphCLKConfig+0xca>
 800a4ac:	462e      	mov	r6, r5
 800a4ae:	f7ff bb33 	b.w	8009b18 <HAL_RCCEx_PeriphCLKConfig+0x11c>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800a4b2:	4605      	mov	r5, r0
 800a4b4:	e608      	b.n	800a0c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800a4b6:	4605      	mov	r5, r0
 800a4b8:	e618      	b.n	800a0ec <HAL_RCCEx_PeriphCLKConfig+0x6f0>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800a4ba:	4605      	mov	r5, r0
 800a4bc:	e5f2      	b.n	800a0a4 <HAL_RCCEx_PeriphCLKConfig+0x6a8>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800a4be:	4605      	mov	r5, r0
 800a4c0:	e626      	b.n	800a110 <HAL_RCCEx_PeriphCLKConfig+0x714>
 800a4c2:	462e      	mov	r6, r5
 800a4c4:	e4f1      	b.n	8009eaa <HAL_RCCEx_PeriphCLKConfig+0x4ae>
 800a4c6:	462e      	mov	r6, r5
 800a4c8:	e545      	b.n	8009f56 <HAL_RCCEx_PeriphCLKConfig+0x55a>
 800a4ca:	462e      	mov	r6, r5
 800a4cc:	e516      	b.n	8009efc <HAL_RCCEx_PeriphCLKConfig+0x500>
 800a4ce:	462e      	mov	r6, r5
 800a4d0:	f7ff bb8a 	b.w	8009be8 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800a4d4:	4f6b      	ldr	r7, [pc, #428]	@ (800a684 <HAL_RCCEx_PeriphCLKConfig+0xc88>)
 800a4d6:	f8d4 009c 	ldr.w	r0, [r4, #156]	@ 0x9c
 800a4da:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800a4dc:	f021 0107 	bic.w	r1, r1, #7
 800a4e0:	4301      	orrs	r1, r0
 800a4e2:	65b9      	str	r1, [r7, #88]	@ 0x58
 800a4e4:	e48f      	b.n	8009e06 <HAL_RCCEx_PeriphCLKConfig+0x40a>
 800a4e6:	462e      	mov	r6, r5
 800a4e8:	e4b6      	b.n	8009e58 <HAL_RCCEx_PeriphCLKConfig+0x45c>
 800a4ea:	462e      	mov	r6, r5
 800a4ec:	f7ff bbf1 	b.w	8009cd2 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800a4f0:	4f64      	ldr	r7, [pc, #400]	@ (800a684 <HAL_RCCEx_PeriphCLKConfig+0xc88>)
 800a4f2:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 800a4f6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800a4f8:	f021 0107 	bic.w	r1, r1, #7
 800a4fc:	4301      	orrs	r1, r0
 800a4fe:	6579      	str	r1, [r7, #84]	@ 0x54
 800a500:	e45c      	b.n	8009dbc <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 800a502:	462e      	mov	r6, r5
 800a504:	e438      	b.n	8009d78 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800a506:	495f      	ldr	r1, [pc, #380]	@ (800a684 <HAL_RCCEx_PeriphCLKConfig+0xc88>)
 800a508:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800a50a:	f001 0103 	and.w	r1, r1, #3
 800a50e:	2903      	cmp	r1, #3
 800a510:	f43f ae1f 	beq.w	800a152 <HAL_RCCEx_PeriphCLKConfig+0x756>
 800a514:	2102      	movs	r1, #2
 800a516:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800a51a:	f7ff f9fd 	bl	8009918 <RCCEx_PLL3_Config.part.0>
 800a51e:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800a520:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800a524:	2d00      	cmp	r5, #0
 800a526:	d1de      	bne.n	800a4e6 <HAL_RCCEx_PeriphCLKConfig+0xaea>
 800a528:	e48e      	b.n	8009e48 <HAL_RCCEx_PeriphCLKConfig+0x44c>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800a52a:	4956      	ldr	r1, [pc, #344]	@ (800a684 <HAL_RCCEx_PeriphCLKConfig+0xc88>)
 800a52c:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800a52e:	f001 0103 	and.w	r1, r1, #3
 800a532:	2903      	cmp	r1, #3
 800a534:	f43f ae27 	beq.w	800a186 <HAL_RCCEx_PeriphCLKConfig+0x78a>
 800a538:	2102      	movs	r1, #2
 800a53a:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800a53e:	f7ff f9eb 	bl	8009918 <RCCEx_PLL3_Config.part.0>
 800a542:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800a544:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800a548:	2d00      	cmp	r5, #0
 800a54a:	d1be      	bne.n	800a4ca <HAL_RCCEx_PeriphCLKConfig+0xace>
 800a54c:	e4ce      	b.n	8009eec <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800a54e:	494d      	ldr	r1, [pc, #308]	@ (800a684 <HAL_RCCEx_PeriphCLKConfig+0xc88>)
 800a550:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800a552:	f001 0103 	and.w	r1, r1, #3
 800a556:	2903      	cmp	r1, #3
 800a558:	f43f ae08 	beq.w	800a16c <HAL_RCCEx_PeriphCLKConfig+0x770>
 800a55c:	2102      	movs	r1, #2
 800a55e:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800a562:	f7ff f9d9 	bl	8009918 <RCCEx_PLL3_Config.part.0>
 800a566:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800a568:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800a56c:	2d00      	cmp	r5, #0
 800a56e:	d1a8      	bne.n	800a4c2 <HAL_RCCEx_PeriphCLKConfig+0xac6>
 800a570:	e493      	b.n	8009e9a <HAL_RCCEx_PeriphCLKConfig+0x49e>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800a572:	4944      	ldr	r1, [pc, #272]	@ (800a684 <HAL_RCCEx_PeriphCLKConfig+0xc88>)
 800a574:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800a576:	f001 0103 	and.w	r1, r1, #3
 800a57a:	2903      	cmp	r1, #3
 800a57c:	f43f ab84 	beq.w	8009c88 <HAL_RCCEx_PeriphCLKConfig+0x28c>
 800a580:	2102      	movs	r1, #2
 800a582:	f104 0008 	add.w	r0, r4, #8
 800a586:	f7ff f955 	bl	8009834 <RCCEx_PLL2_Config.part.0>
 800a58a:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800a58c:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800a590:	2d00      	cmp	r5, #0
 800a592:	d180      	bne.n	800a496 <HAL_RCCEx_PeriphCLKConfig+0xa9a>
 800a594:	f7ff bad4 	b.w	8009b40 <HAL_RCCEx_PeriphCLKConfig+0x144>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800a598:	493a      	ldr	r1, [pc, #232]	@ (800a684 <HAL_RCCEx_PeriphCLKConfig+0xc88>)
 800a59a:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800a59c:	f001 0103 	and.w	r1, r1, #3
 800a5a0:	2903      	cmp	r1, #3
 800a5a2:	f43f ab94 	beq.w	8009cce <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800a5a6:	2101      	movs	r1, #1
 800a5a8:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800a5ac:	f7ff f9b4 	bl	8009918 <RCCEx_PLL3_Config.part.0>
 800a5b0:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800a5b2:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800a5b6:	2d00      	cmp	r5, #0
 800a5b8:	d197      	bne.n	800a4ea <HAL_RCCEx_PeriphCLKConfig+0xaee>
 800a5ba:	f7ff bb33 	b.w	8009c24 <HAL_RCCEx_PeriphCLKConfig+0x228>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800a5be:	4931      	ldr	r1, [pc, #196]	@ (800a684 <HAL_RCCEx_PeriphCLKConfig+0xc88>)
 800a5c0:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800a5c2:	f001 0103 	and.w	r1, r1, #3
 800a5c6:	2903      	cmp	r1, #3
 800a5c8:	f43f acd5 	beq.w	8009f76 <HAL_RCCEx_PeriphCLKConfig+0x57a>
 800a5cc:	2101      	movs	r1, #1
 800a5ce:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800a5d2:	f7ff f9a1 	bl	8009918 <RCCEx_PLL3_Config.part.0>
 800a5d6:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800a5d8:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800a5dc:	2d00      	cmp	r5, #0
 800a5de:	f47f af58 	bne.w	800a492 <HAL_RCCEx_PeriphCLKConfig+0xa96>
 800a5e2:	e658      	b.n	800a296 <HAL_RCCEx_PeriphCLKConfig+0x89a>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800a5e4:	4927      	ldr	r1, [pc, #156]	@ (800a684 <HAL_RCCEx_PeriphCLKConfig+0xc88>)
 800a5e6:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800a5e8:	f001 0103 	and.w	r1, r1, #3
 800a5ec:	2903      	cmp	r1, #3
 800a5ee:	f000 80f1 	beq.w	800a7d4 <HAL_RCCEx_PeriphCLKConfig+0xdd8>
 800a5f2:	2102      	movs	r1, #2
 800a5f4:	f104 0008 	add.w	r0, r4, #8
 800a5f8:	f7ff f91c 	bl	8009834 <RCCEx_PLL2_Config.part.0>
 800a5fc:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800a5fe:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800a602:	2d00      	cmp	r5, #0
 800a604:	f47f af4a 	bne.w	800a49c <HAL_RCCEx_PeriphCLKConfig+0xaa0>
 800a608:	e5ee      	b.n	800a1e8 <HAL_RCCEx_PeriphCLKConfig+0x7ec>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800a60a:	491e      	ldr	r1, [pc, #120]	@ (800a684 <HAL_RCCEx_PeriphCLKConfig+0xc88>)
 800a60c:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800a60e:	f001 0103 	and.w	r1, r1, #3
 800a612:	2903      	cmp	r1, #3
 800a614:	f43f ab4e 	beq.w	8009cb4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 800a618:	2101      	movs	r1, #1
 800a61a:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800a61e:	f7ff f97b 	bl	8009918 <RCCEx_PLL3_Config.part.0>
 800a622:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800a624:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800a628:	2d00      	cmp	r5, #0
 800a62a:	f47f af50 	bne.w	800a4ce <HAL_RCCEx_PeriphCLKConfig+0xad2>
 800a62e:	f7ff bad4 	b.w	8009bda <HAL_RCCEx_PeriphCLKConfig+0x1de>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800a632:	4914      	ldr	r1, [pc, #80]	@ (800a684 <HAL_RCCEx_PeriphCLKConfig+0xc88>)
 800a634:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800a636:	f001 0103 	and.w	r1, r1, #3
 800a63a:	2903      	cmp	r1, #3
 800a63c:	f43f ab11 	beq.w	8009c62 <HAL_RCCEx_PeriphCLKConfig+0x266>
 800a640:	2100      	movs	r1, #0
 800a642:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800a646:	f7ff f967 	bl	8009918 <RCCEx_PLL3_Config.part.0>
 800a64a:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2B) == RCC_PERIPHCLK_SAI2B)
 800a64c:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800a650:	2d00      	cmp	r5, #0
 800a652:	f47f af28 	bne.w	800a4a6 <HAL_RCCEx_PeriphCLKConfig+0xaaa>
 800a656:	f7ff ba2f 	b.w	8009ab8 <HAL_RCCEx_PeriphCLKConfig+0xbc>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800a65a:	490a      	ldr	r1, [pc, #40]	@ (800a684 <HAL_RCCEx_PeriphCLKConfig+0xc88>)
 800a65c:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800a65e:	f001 0103 	and.w	r1, r1, #3
 800a662:	2903      	cmp	r1, #3
 800a664:	f43f ab1b 	beq.w	8009c9e <HAL_RCCEx_PeriphCLKConfig+0x2a2>
 800a668:	2100      	movs	r1, #0
 800a66a:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800a66e:	f7ff f953 	bl	8009918 <RCCEx_PLL3_Config.part.0>
 800a672:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800a674:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800a678:	2d00      	cmp	r5, #0
 800a67a:	f47f af11 	bne.w	800a4a0 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
 800a67e:	f7ff ba88 	b.w	8009b92 <HAL_RCCEx_PeriphCLKConfig+0x196>
 800a682:	bf00      	nop
 800a684:	58024400 	.word	0x58024400
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800a688:	4966      	ldr	r1, [pc, #408]	@ (800a824 <HAL_RCCEx_PeriphCLKConfig+0xe28>)
 800a68a:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800a68c:	f001 0103 	and.w	r1, r1, #3
 800a690:	2903      	cmp	r1, #3
 800a692:	f43f aaf3 	beq.w	8009c7c <HAL_RCCEx_PeriphCLKConfig+0x280>
 800a696:	2100      	movs	r1, #0
 800a698:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800a69c:	f7ff f93c 	bl	8009918 <RCCEx_PLL3_Config.part.0>
 800a6a0:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800a6a2:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800a6a6:	2d00      	cmp	r5, #0
 800a6a8:	f47f af00 	bne.w	800a4ac <HAL_RCCEx_PeriphCLKConfig+0xab0>
 800a6ac:	f7ff ba2d 	b.w	8009b0a <HAL_RCCEx_PeriphCLKConfig+0x10e>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800a6b0:	495c      	ldr	r1, [pc, #368]	@ (800a824 <HAL_RCCEx_PeriphCLKConfig+0xe28>)
 800a6b2:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800a6b4:	f001 0103 	and.w	r1, r1, #3
 800a6b8:	2903      	cmp	r1, #3
 800a6ba:	f43f a9db 	beq.w	8009a74 <HAL_RCCEx_PeriphCLKConfig+0x78>
 800a6be:	2100      	movs	r1, #0
 800a6c0:	f104 0008 	add.w	r0, r4, #8
 800a6c4:	f7ff f8b6 	bl	8009834 <RCCEx_PLL2_Config.part.0>
 800a6c8:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2A) == RCC_PERIPHCLK_SAI2A)
 800a6ca:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800a6ce:	2d00      	cmp	r5, #0
 800a6d0:	f43f ae69 	beq.w	800a3a6 <HAL_RCCEx_PeriphCLKConfig+0x9aa>
 800a6d4:	462e      	mov	r6, r5
 800a6d6:	f7ff b9cf 	b.w	8009a78 <HAL_RCCEx_PeriphCLKConfig+0x7c>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800a6da:	4952      	ldr	r1, [pc, #328]	@ (800a824 <HAL_RCCEx_PeriphCLKConfig+0xe28>)
 800a6dc:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800a6de:	f001 0103 	and.w	r1, r1, #3
 800a6e2:	2903      	cmp	r1, #3
 800a6e4:	f43f a9c6 	beq.w	8009a74 <HAL_RCCEx_PeriphCLKConfig+0x78>
 800a6e8:	2100      	movs	r1, #0
 800a6ea:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800a6ee:	f7ff f913 	bl	8009918 <RCCEx_PLL3_Config.part.0>
 800a6f2:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2A) == RCC_PERIPHCLK_SAI2A)
 800a6f4:	e9d4 3200 	ldrd	r3, r2, [r4]
        break;
 800a6f8:	e652      	b.n	800a3a0 <HAL_RCCEx_PeriphCLKConfig+0x9a4>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800a6fa:	494a      	ldr	r1, [pc, #296]	@ (800a824 <HAL_RCCEx_PeriphCLKConfig+0xe28>)
 800a6fc:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800a6fe:	f001 0103 	and.w	r1, r1, #3
 800a702:	2903      	cmp	r1, #3
 800a704:	f43f adfb 	beq.w	800a2fe <HAL_RCCEx_PeriphCLKConfig+0x902>
 800a708:	2102      	movs	r1, #2
 800a70a:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800a70e:	f7ff f903 	bl	8009918 <RCCEx_PLL3_Config.part.0>
 800a712:	4606      	mov	r6, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800a714:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800a718:	2e00      	cmp	r6, #0
 800a71a:	f47f a99f 	bne.w	8009a5c <HAL_RCCEx_PeriphCLKConfig+0x60>
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800a71e:	6ee1      	ldr	r1, [r4, #108]	@ 0x6c
 800a720:	f7ff b995 	b.w	8009a4e <HAL_RCCEx_PeriphCLKConfig+0x52>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800a724:	493f      	ldr	r1, [pc, #252]	@ (800a824 <HAL_RCCEx_PeriphCLKConfig+0xe28>)
 800a726:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800a728:	f001 0103 	and.w	r1, r1, #3
 800a72c:	2903      	cmp	r1, #3
 800a72e:	d03a      	beq.n	800a7a6 <HAL_RCCEx_PeriphCLKConfig+0xdaa>
 800a730:	2101      	movs	r1, #1
 800a732:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800a736:	f7ff f8ef 	bl	8009918 <RCCEx_PLL3_Config.part.0>
 800a73a:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800a73c:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800a740:	2d00      	cmp	r5, #0
 800a742:	f47f ab5f 	bne.w	8009e04 <HAL_RCCEx_PeriphCLKConfig+0x408>
 800a746:	e6c5      	b.n	800a4d4 <HAL_RCCEx_PeriphCLKConfig+0xad8>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800a748:	4936      	ldr	r1, [pc, #216]	@ (800a824 <HAL_RCCEx_PeriphCLKConfig+0xe28>)
 800a74a:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800a74c:	f001 0103 	and.w	r1, r1, #3
 800a750:	2903      	cmp	r1, #3
 800a752:	d024      	beq.n	800a79e <HAL_RCCEx_PeriphCLKConfig+0xda2>
 800a754:	2101      	movs	r1, #1
 800a756:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800a75a:	f7ff f8dd 	bl	8009918 <RCCEx_PLL3_Config.part.0>
 800a75e:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800a760:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800a764:	2d00      	cmp	r5, #0
 800a766:	f47f ab28 	bne.w	8009dba <HAL_RCCEx_PeriphCLKConfig+0x3be>
 800a76a:	e6c1      	b.n	800a4f0 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800a76c:	492d      	ldr	r1, [pc, #180]	@ (800a824 <HAL_RCCEx_PeriphCLKConfig+0xe28>)
 800a76e:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800a770:	f001 0103 	and.w	r1, r1, #3
 800a774:	2903      	cmp	r1, #3
 800a776:	f43f aafd 	beq.w	8009d74 <HAL_RCCEx_PeriphCLKConfig+0x378>
 800a77a:	2101      	movs	r1, #1
 800a77c:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800a780:	f7ff f8ca 	bl	8009918 <RCCEx_PLL3_Config.part.0>
 800a784:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800a786:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800a78a:	2d00      	cmp	r5, #0
 800a78c:	f47f aeb9 	bne.w	800a502 <HAL_RCCEx_PeriphCLKConfig+0xb06>
 800a790:	e5cd      	b.n	800a32e <HAL_RCCEx_PeriphCLKConfig+0x932>
        ret = HAL_TIMEOUT;
 800a792:	2503      	movs	r5, #3
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800a794:	462e      	mov	r6, r5
 800a796:	e9d4 3200 	ldrd	r3, r2, [r4]
 800a79a:	f7ff baaf 	b.w	8009cfc <HAL_RCCEx_PeriphCLKConfig+0x300>
 800a79e:	2601      	movs	r6, #1
 800a7a0:	4635      	mov	r5, r6
 800a7a2:	f7ff bb0b 	b.w	8009dbc <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 800a7a6:	2601      	movs	r6, #1
 800a7a8:	4635      	mov	r5, r6
 800a7aa:	f7ff bb2c 	b.w	8009e06 <HAL_RCCEx_PeriphCLKConfig+0x40a>
        status = HAL_ERROR;
 800a7ae:	2601      	movs	r6, #1
 800a7b0:	f7ff bbac 	b.w	8009f0c <HAL_RCCEx_PeriphCLKConfig+0x510>
        status = HAL_ERROR;
 800a7b4:	2601      	movs	r6, #1
 800a7b6:	f7ff bbb7 	b.w	8009f28 <HAL_RCCEx_PeriphCLKConfig+0x52c>
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800a7ba:	f8d4 00a0 	ldr.w	r0, [r4, #160]	@ 0xa0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800a7be:	e9d4 3200 	ldrd	r3, r2, [r4]
 800a7c2:	f7ff bbb1 	b.w	8009f28 <HAL_RCCEx_PeriphCLKConfig+0x52c>
    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800a7c6:	f8d4 008c 	ldr.w	r0, [r4, #140]	@ 0x8c
        status = HAL_ERROR;
 800a7ca:	2601      	movs	r6, #1
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800a7cc:	e9d4 3200 	ldrd	r3, r2, [r4]
 800a7d0:	f7ff bb9c 	b.w	8009f0c <HAL_RCCEx_PeriphCLKConfig+0x510>
 800a7d4:	2601      	movs	r6, #1
 800a7d6:	4635      	mov	r5, r6
 800a7d8:	f7ff ba8d 	b.w	8009cf6 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
        tickstart = HAL_GetTick();
 800a7dc:	f7f8 fe84 	bl	80034e8 <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800a7e0:	f8df 8040 	ldr.w	r8, [pc, #64]	@ 800a824 <HAL_RCCEx_PeriphCLKConfig+0xe28>
        tickstart = HAL_GetTick();
 800a7e4:	4607      	mov	r7, r0
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a7e6:	f241 3988 	movw	r9, #5000	@ 0x1388
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800a7ea:	e004      	b.n	800a7f6 <HAL_RCCEx_PeriphCLKConfig+0xdfa>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a7ec:	f7f8 fe7c 	bl	80034e8 <HAL_GetTick>
 800a7f0:	1bc0      	subs	r0, r0, r7
 800a7f2:	4548      	cmp	r0, r9
 800a7f4:	d810      	bhi.n	800a818 <HAL_RCCEx_PeriphCLKConfig+0xe1c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800a7f6:	f8d8 3070 	ldr.w	r3, [r8, #112]	@ 0x70
 800a7fa:	079b      	lsls	r3, r3, #30
 800a7fc:	d5f6      	bpl.n	800a7ec <HAL_RCCEx_PeriphCLKConfig+0xdf0>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800a7fe:	f8d4 30b4 	ldr.w	r3, [r4, #180]	@ 0xb4
 800a802:	e529      	b.n	800a258 <HAL_RCCEx_PeriphCLKConfig+0x85c>
 800a804:	4807      	ldr	r0, [pc, #28]	@ (800a824 <HAL_RCCEx_PeriphCLKConfig+0xe28>)
 800a806:	4a08      	ldr	r2, [pc, #32]	@ (800a828 <HAL_RCCEx_PeriphCLKConfig+0xe2c>)
 800a808:	6901      	ldr	r1, [r0, #16]
 800a80a:	ea02 1213 	and.w	r2, r2, r3, lsr #4
 800a80e:	f421 517c 	bic.w	r1, r1, #16128	@ 0x3f00
 800a812:	430a      	orrs	r2, r1
 800a814:	6102      	str	r2, [r0, #16]
 800a816:	e52a      	b.n	800a26e <HAL_RCCEx_PeriphCLKConfig+0x872>
        status = ret;
 800a818:	2603      	movs	r6, #3
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800a81a:	e9d4 3200 	ldrd	r3, r2, [r4]
 800a81e:	4635      	mov	r5, r6
 800a820:	f7ff ba6c 	b.w	8009cfc <HAL_RCCEx_PeriphCLKConfig+0x300>
 800a824:	58024400 	.word	0x58024400
 800a828:	00ffffcf 	.word	0x00ffffcf

0800a82c <HAL_RCCEx_GetPLL2ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800a82c:	4a47      	ldr	r2, [pc, #284]	@ (800a94c <HAL_RCCEx_GetPLL2ClockFreq+0x120>)
{
 800a82e:	b470      	push	{r4, r5, r6}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800a830:	6a94      	ldr	r4, [r2, #40]	@ 0x28
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800a832:	6a95      	ldr	r5, [r2, #40]	@ 0x28
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800a834:	6ad6      	ldr	r6, [r2, #44]	@ 0x2c
  if (pll2m != 0U)
 800a836:	f415 3f7c 	tst.w	r5, #258048	@ 0x3f000
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800a83a:	f3c5 3305 	ubfx	r3, r5, #12, #6
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800a83e:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
  if (pll2m != 0U)
 800a840:	d05b      	beq.n	800a8fa <HAL_RCCEx_GetPLL2ClockFreq+0xce>
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800a842:	f3c1 01cc 	ubfx	r1, r1, #3, #13
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800a846:	f3c6 1600 	ubfx	r6, r6, #4, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800a84a:	f004 0403 	and.w	r4, r4, #3
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800a84e:	ee07 3a90 	vmov	s15, r3
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800a852:	fb06 f101 	mul.w	r1, r6, r1
    switch (pllsource)
 800a856:	2c01      	cmp	r4, #1
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800a858:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800a85c:	ee06 1a90 	vmov	s13, r1
 800a860:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
    switch (pllsource)
 800a864:	d003      	beq.n	800a86e <HAL_RCCEx_GetPLL2ClockFreq+0x42>
 800a866:	2c02      	cmp	r4, #2
 800a868:	d06a      	beq.n	800a940 <HAL_RCCEx_GetPLL2ClockFreq+0x114>
 800a86a:	2c00      	cmp	r4, #0
 800a86c:	d04a      	beq.n	800a904 <HAL_RCCEx_GetPLL2ClockFreq+0xd8>
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800a86e:	eddf 7a38 	vldr	s15, [pc, #224]	@ 800a950 <HAL_RCCEx_GetPLL2ClockFreq+0x124>
 800a872:	ee87 6a87 	vdiv.f32	s12, s15, s14
 800a876:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 800a878:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a87c:	ee07 3a90 	vmov	s15, r3
 800a880:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 800a884:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a888:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a88c:	ee77 7aa5 	vadd.f32	s15, s15, s11
 800a890:	ee67 7a86 	vmul.f32	s15, s15, s12
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800a894:	4a2d      	ldr	r2, [pc, #180]	@ (800a94c <HAL_RCCEx_GetPLL2ClockFreq+0x120>)
 800a896:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 800a89a:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 800a89c:	f3c3 2346 	ubfx	r3, r3, #9, #7
 800a8a0:	ee07 3a10 	vmov	s14, r3
 800a8a4:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
}
 800a8a8:	bc70      	pop	{r4, r5, r6}
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800a8aa:	ee37 7a06 	vadd.f32	s14, s14, s12
 800a8ae:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800a8b2:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 800a8b6:	edc0 6a00 	vstr	s13, [r0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800a8ba:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 800a8bc:	f3c3 4306 	ubfx	r3, r3, #16, #7
 800a8c0:	ee07 3a10 	vmov	s14, r3
 800a8c4:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800a8c8:	ee37 7a06 	vadd.f32	s14, s14, s12
 800a8cc:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800a8d0:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 800a8d4:	edc0 6a01 	vstr	s13, [r0, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800a8d8:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 800a8da:	f3c3 6306 	ubfx	r3, r3, #24, #7
 800a8de:	ee06 3a90 	vmov	s13, r3
 800a8e2:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800a8e6:	ee76 6a86 	vadd.f32	s13, s13, s12
 800a8ea:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800a8ee:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 800a8f2:	ee17 3a90 	vmov	r3, s15
 800a8f6:	6083      	str	r3, [r0, #8]
}
 800a8f8:	4770      	bx	lr
 800a8fa:	bc70      	pop	{r4, r5, r6}
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800a8fc:	e9c0 3300 	strd	r3, r3, [r0]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800a900:	6083      	str	r3, [r0, #8]
}
 800a902:	4770      	bx	lr
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a904:	6813      	ldr	r3, [r2, #0]
 800a906:	069b      	lsls	r3, r3, #26
 800a908:	d51d      	bpl.n	800a946 <HAL_RCCEx_GetPLL2ClockFreq+0x11a>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a90a:	6814      	ldr	r4, [r2, #0]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800a90c:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 800a910:	6b93      	ldr	r3, [r2, #56]	@ 0x38
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a912:	4910      	ldr	r1, [pc, #64]	@ (800a954 <HAL_RCCEx_GetPLL2ClockFreq+0x128>)
 800a914:	f3c4 02c1 	ubfx	r2, r4, #3, #2
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800a918:	f3c3 0308 	ubfx	r3, r3, #0, #9
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a91c:	40d1      	lsrs	r1, r2
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800a91e:	ee07 3a90 	vmov	s15, r3
 800a922:	ee06 1a10 	vmov	s12, r1
 800a926:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a92a:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 800a92e:	ee77 6aa6 	vadd.f32	s13, s15, s13
 800a932:	eec6 7a07 	vdiv.f32	s15, s12, s14
 800a936:	ee36 7aa5 	vadd.f32	s14, s13, s11
 800a93a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800a93e:	e7a9      	b.n	800a894 <HAL_RCCEx_GetPLL2ClockFreq+0x68>
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800a940:	eddf 7a05 	vldr	s15, [pc, #20]	@ 800a958 <HAL_RCCEx_GetPLL2ClockFreq+0x12c>
 800a944:	e795      	b.n	800a872 <HAL_RCCEx_GetPLL2ClockFreq+0x46>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800a946:	eddf 7a05 	vldr	s15, [pc, #20]	@ 800a95c <HAL_RCCEx_GetPLL2ClockFreq+0x130>
 800a94a:	e792      	b.n	800a872 <HAL_RCCEx_GetPLL2ClockFreq+0x46>
 800a94c:	58024400 	.word	0x58024400
 800a950:	4a742400 	.word	0x4a742400
 800a954:	03d09000 	.word	0x03d09000
 800a958:	4bbebc20 	.word	0x4bbebc20
 800a95c:	4c742400 	.word	0x4c742400

0800a960 <HAL_RCCEx_GetPLL3ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800a960:	4a47      	ldr	r2, [pc, #284]	@ (800aa80 <HAL_RCCEx_GetPLL3ClockFreq+0x120>)
{
 800a962:	b470      	push	{r4, r5, r6}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800a964:	6a94      	ldr	r4, [r2, #40]	@ 0x28
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800a966:	6a95      	ldr	r5, [r2, #40]	@ 0x28
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800a968:	6ad6      	ldr	r6, [r2, #44]	@ 0x2c
  if (pll3m != 0U)
 800a96a:	f015 7f7c 	tst.w	r5, #66060288	@ 0x3f00000
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800a96e:	f3c5 5305 	ubfx	r3, r5, #20, #6
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800a972:	6c51      	ldr	r1, [r2, #68]	@ 0x44
  if (pll3m != 0U)
 800a974:	d05b      	beq.n	800aa2e <HAL_RCCEx_GetPLL3ClockFreq+0xce>
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800a976:	f3c1 01cc 	ubfx	r1, r1, #3, #13
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800a97a:	f3c6 2600 	ubfx	r6, r6, #8, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800a97e:	f004 0403 	and.w	r4, r4, #3
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800a982:	ee07 3a90 	vmov	s15, r3
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800a986:	fb06 f101 	mul.w	r1, r6, r1
    switch (pllsource)
 800a98a:	2c01      	cmp	r4, #1
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800a98c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800a990:	ee06 1a90 	vmov	s13, r1
 800a994:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
    switch (pllsource)
 800a998:	d003      	beq.n	800a9a2 <HAL_RCCEx_GetPLL3ClockFreq+0x42>
 800a99a:	2c02      	cmp	r4, #2
 800a99c:	d06a      	beq.n	800aa74 <HAL_RCCEx_GetPLL3ClockFreq+0x114>
 800a99e:	2c00      	cmp	r4, #0
 800a9a0:	d04a      	beq.n	800aa38 <HAL_RCCEx_GetPLL3ClockFreq+0xd8>
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800a9a2:	eddf 7a38 	vldr	s15, [pc, #224]	@ 800aa84 <HAL_RCCEx_GetPLL3ClockFreq+0x124>
 800a9a6:	ee87 6a87 	vdiv.f32	s12, s15, s14
 800a9aa:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 800a9ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a9b0:	ee07 3a90 	vmov	s15, r3
 800a9b4:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 800a9b8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a9bc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a9c0:	ee77 7aa5 	vadd.f32	s15, s15, s11
 800a9c4:	ee67 7a86 	vmul.f32	s15, s15, s12
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800a9c8:	4a2d      	ldr	r2, [pc, #180]	@ (800aa80 <HAL_RCCEx_GetPLL3ClockFreq+0x120>)
 800a9ca:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 800a9ce:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 800a9d0:	f3c3 2346 	ubfx	r3, r3, #9, #7
 800a9d4:	ee07 3a10 	vmov	s14, r3
 800a9d8:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
}
 800a9dc:	bc70      	pop	{r4, r5, r6}
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800a9de:	ee37 7a06 	vadd.f32	s14, s14, s12
 800a9e2:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800a9e6:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 800a9ea:	edc0 6a00 	vstr	s13, [r0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800a9ee:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 800a9f0:	f3c3 4306 	ubfx	r3, r3, #16, #7
 800a9f4:	ee07 3a10 	vmov	s14, r3
 800a9f8:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800a9fc:	ee37 7a06 	vadd.f32	s14, s14, s12
 800aa00:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800aa04:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 800aa08:	edc0 6a01 	vstr	s13, [r0, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800aa0c:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 800aa0e:	f3c3 6306 	ubfx	r3, r3, #24, #7
 800aa12:	ee06 3a90 	vmov	s13, r3
 800aa16:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800aa1a:	ee76 6a86 	vadd.f32	s13, s13, s12
 800aa1e:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800aa22:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 800aa26:	ee17 3a90 	vmov	r3, s15
 800aa2a:	6083      	str	r3, [r0, #8]
}
 800aa2c:	4770      	bx	lr
 800aa2e:	bc70      	pop	{r4, r5, r6}
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800aa30:	e9c0 3300 	strd	r3, r3, [r0]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800aa34:	6083      	str	r3, [r0, #8]
}
 800aa36:	4770      	bx	lr
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800aa38:	6813      	ldr	r3, [r2, #0]
 800aa3a:	069b      	lsls	r3, r3, #26
 800aa3c:	d51d      	bpl.n	800aa7a <HAL_RCCEx_GetPLL3ClockFreq+0x11a>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800aa3e:	6814      	ldr	r4, [r2, #0]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800aa40:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 800aa44:	6c13      	ldr	r3, [r2, #64]	@ 0x40
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800aa46:	4910      	ldr	r1, [pc, #64]	@ (800aa88 <HAL_RCCEx_GetPLL3ClockFreq+0x128>)
 800aa48:	f3c4 02c1 	ubfx	r2, r4, #3, #2
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800aa4c:	f3c3 0308 	ubfx	r3, r3, #0, #9
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800aa50:	40d1      	lsrs	r1, r2
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800aa52:	ee07 3a90 	vmov	s15, r3
 800aa56:	ee06 1a10 	vmov	s12, r1
 800aa5a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800aa5e:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 800aa62:	ee77 6aa6 	vadd.f32	s13, s15, s13
 800aa66:	eec6 7a07 	vdiv.f32	s15, s12, s14
 800aa6a:	ee36 7aa5 	vadd.f32	s14, s13, s11
 800aa6e:	ee67 7a87 	vmul.f32	s15, s15, s14
 800aa72:	e7a9      	b.n	800a9c8 <HAL_RCCEx_GetPLL3ClockFreq+0x68>
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800aa74:	eddf 7a05 	vldr	s15, [pc, #20]	@ 800aa8c <HAL_RCCEx_GetPLL3ClockFreq+0x12c>
 800aa78:	e795      	b.n	800a9a6 <HAL_RCCEx_GetPLL3ClockFreq+0x46>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800aa7a:	eddf 7a05 	vldr	s15, [pc, #20]	@ 800aa90 <HAL_RCCEx_GetPLL3ClockFreq+0x130>
 800aa7e:	e792      	b.n	800a9a6 <HAL_RCCEx_GetPLL3ClockFreq+0x46>
 800aa80:	58024400 	.word	0x58024400
 800aa84:	4a742400 	.word	0x4a742400
 800aa88:	03d09000 	.word	0x03d09000
 800aa8c:	4bbebc20 	.word	0x4bbebc20
 800aa90:	4c742400 	.word	0x4c742400

0800aa94 <HAL_RCCEx_GetPLL1ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800aa94:	4a47      	ldr	r2, [pc, #284]	@ (800abb4 <HAL_RCCEx_GetPLL1ClockFreq+0x120>)
{
 800aa96:	b470      	push	{r4, r5, r6}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800aa98:	6a94      	ldr	r4, [r2, #40]	@ 0x28
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800aa9a:	6a95      	ldr	r5, [r2, #40]	@ 0x28
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800aa9c:	6ad6      	ldr	r6, [r2, #44]	@ 0x2c
  if (pll1m != 0U)
 800aa9e:	f415 7f7c 	tst.w	r5, #1008	@ 0x3f0
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800aaa2:	f3c5 1305 	ubfx	r3, r5, #4, #6
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800aaa6:	6b51      	ldr	r1, [r2, #52]	@ 0x34
  if (pll1m != 0U)
 800aaa8:	d05b      	beq.n	800ab62 <HAL_RCCEx_GetPLL1ClockFreq+0xce>
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800aaaa:	f3c1 01cc 	ubfx	r1, r1, #3, #13
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800aaae:	f006 0601 	and.w	r6, r6, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800aab2:	f004 0403 	and.w	r4, r4, #3
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800aab6:	ee07 3a90 	vmov	s15, r3
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800aaba:	fb06 f101 	mul.w	r1, r6, r1
    switch (pllsource)
 800aabe:	2c01      	cmp	r4, #1
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800aac0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800aac4:	ee06 1a90 	vmov	s13, r1
 800aac8:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
    switch (pllsource)
 800aacc:	d06f      	beq.n	800abae <HAL_RCCEx_GetPLL1ClockFreq+0x11a>
 800aace:	2c02      	cmp	r4, #2
 800aad0:	d06a      	beq.n	800aba8 <HAL_RCCEx_GetPLL1ClockFreq+0x114>
 800aad2:	2c00      	cmp	r4, #0
 800aad4:	d04a      	beq.n	800ab6c <HAL_RCCEx_GetPLL1ClockFreq+0xd8>
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800aad6:	eddf 7a38 	vldr	s15, [pc, #224]	@ 800abb8 <HAL_RCCEx_GetPLL1ClockFreq+0x124>
 800aada:	ee87 6a87 	vdiv.f32	s12, s15, s14
 800aade:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 800aae0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800aae4:	ee07 3a90 	vmov	s15, r3
 800aae8:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 800aaec:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800aaf0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800aaf4:	ee77 7aa5 	vadd.f32	s15, s15, s11
 800aaf8:	ee67 7a86 	vmul.f32	s15, s15, s12
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800aafc:	4a2d      	ldr	r2, [pc, #180]	@ (800abb4 <HAL_RCCEx_GetPLL1ClockFreq+0x120>)
 800aafe:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 800ab02:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 800ab04:	f3c3 2346 	ubfx	r3, r3, #9, #7
 800ab08:	ee07 3a10 	vmov	s14, r3
 800ab0c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
}
 800ab10:	bc70      	pop	{r4, r5, r6}
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800ab12:	ee37 7a06 	vadd.f32	s14, s14, s12
 800ab16:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800ab1a:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 800ab1e:	edc0 6a00 	vstr	s13, [r0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 800ab22:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 800ab24:	f3c3 4306 	ubfx	r3, r3, #16, #7
 800ab28:	ee07 3a10 	vmov	s14, r3
 800ab2c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800ab30:	ee37 7a06 	vadd.f32	s14, s14, s12
 800ab34:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800ab38:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 800ab3c:	edc0 6a01 	vstr	s13, [r0, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800ab40:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 800ab42:	f3c3 6306 	ubfx	r3, r3, #24, #7
 800ab46:	ee06 3a90 	vmov	s13, r3
 800ab4a:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800ab4e:	ee76 6a86 	vadd.f32	s13, s13, s12
 800ab52:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800ab56:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 800ab5a:	ee17 3a90 	vmov	r3, s15
 800ab5e:	6083      	str	r3, [r0, #8]
}
 800ab60:	4770      	bx	lr
 800ab62:	bc70      	pop	{r4, r5, r6}
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800ab64:	e9c0 3300 	strd	r3, r3, [r0]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800ab68:	6083      	str	r3, [r0, #8]
}
 800ab6a:	4770      	bx	lr
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800ab6c:	6813      	ldr	r3, [r2, #0]
 800ab6e:	069b      	lsls	r3, r3, #26
 800ab70:	d5b1      	bpl.n	800aad6 <HAL_RCCEx_GetPLL1ClockFreq+0x42>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ab72:	6814      	ldr	r4, [r2, #0]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800ab74:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 800ab78:	6b13      	ldr	r3, [r2, #48]	@ 0x30
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ab7a:	4910      	ldr	r1, [pc, #64]	@ (800abbc <HAL_RCCEx_GetPLL1ClockFreq+0x128>)
 800ab7c:	f3c4 02c1 	ubfx	r2, r4, #3, #2
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800ab80:	f3c3 0308 	ubfx	r3, r3, #0, #9
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ab84:	40d1      	lsrs	r1, r2
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800ab86:	ee07 3a90 	vmov	s15, r3
 800ab8a:	ee06 1a10 	vmov	s12, r1
 800ab8e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ab92:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 800ab96:	ee77 6aa6 	vadd.f32	s13, s15, s13
 800ab9a:	eec6 7a07 	vdiv.f32	s15, s12, s14
 800ab9e:	ee36 7aa5 	vadd.f32	s14, s13, s11
 800aba2:	ee67 7a87 	vmul.f32	s15, s15, s14
 800aba6:	e7a9      	b.n	800aafc <HAL_RCCEx_GetPLL1ClockFreq+0x68>
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800aba8:	eddf 7a05 	vldr	s15, [pc, #20]	@ 800abc0 <HAL_RCCEx_GetPLL1ClockFreq+0x12c>
 800abac:	e795      	b.n	800aada <HAL_RCCEx_GetPLL1ClockFreq+0x46>
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800abae:	eddf 7a05 	vldr	s15, [pc, #20]	@ 800abc4 <HAL_RCCEx_GetPLL1ClockFreq+0x130>
 800abb2:	e792      	b.n	800aada <HAL_RCCEx_GetPLL1ClockFreq+0x46>
 800abb4:	58024400 	.word	0x58024400
 800abb8:	4c742400 	.word	0x4c742400
 800abbc:	03d09000 	.word	0x03d09000
 800abc0:	4bbebc20 	.word	0x4bbebc20
 800abc4:	4a742400 	.word	0x4a742400

0800abc8 <HAL_RCCEx_GetPeriphCLKFreq>:
  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800abc8:	f5a0 7380 	sub.w	r3, r0, #256	@ 0x100
 800abcc:	430b      	orrs	r3, r1
{
 800abce:	b500      	push	{lr}
 800abd0:	b085      	sub	sp, #20
  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800abd2:	d071      	beq.n	800acb8 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
  else if (PeriphClk == RCC_PERIPHCLK_SAI2A)
 800abd4:	f5a0 7300 	sub.w	r3, r0, #512	@ 0x200
 800abd8:	430b      	orrs	r3, r1
 800abda:	d033      	beq.n	800ac44 <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
  else if (PeriphClk == RCC_PERIPHCLK_SAI2B)
 800abdc:	f5a0 6380 	sub.w	r3, r0, #1024	@ 0x400
 800abe0:	430b      	orrs	r3, r1
 800abe2:	f000 80c6 	beq.w	800ad72 <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800abe6:	f5a0 5380 	sub.w	r3, r0, #4096	@ 0x1000
 800abea:	430b      	orrs	r3, r1
 800abec:	d078      	beq.n	800ace0 <HAL_RCCEx_GetPeriphCLKFreq+0x118>
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 800abee:	f5a0 5300 	sub.w	r3, r0, #8192	@ 0x2000
 800abf2:	430b      	orrs	r3, r1
 800abf4:	f000 80d3 	beq.w	800ad9e <HAL_RCCEx_GetPeriphCLKFreq+0x1d6>
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800abf8:	f5a0 2300 	sub.w	r3, r0, #524288	@ 0x80000
 800abfc:	430b      	orrs	r3, r1
 800abfe:	f000 812c 	beq.w	800ae5a <HAL_RCCEx_GetPeriphCLKFreq+0x292>
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800ac02:	f5a0 3380 	sub.w	r3, r0, #65536	@ 0x10000
 800ac06:	430b      	orrs	r3, r1
 800ac08:	f000 8140 	beq.w	800ae8c <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800ac0c:	f5a0 4380 	sub.w	r3, r0, #16384	@ 0x4000
 800ac10:	430b      	orrs	r3, r1
 800ac12:	f000 8103 	beq.w	800ae1c <HAL_RCCEx_GetPeriphCLKFreq+0x254>
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800ac16:	f5a0 4000 	sub.w	r0, r0, #32768	@ 0x8000
 800ac1a:	4308      	orrs	r0, r1
 800ac1c:	d137      	bne.n	800ac8e <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800ac1e:	4b96      	ldr	r3, [pc, #600]	@ (800ae78 <HAL_RCCEx_GetPeriphCLKFreq+0x2b0>)
 800ac20:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ac22:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
    switch (srcclk)
 800ac26:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ac2a:	d07f      	beq.n	800ad2c <HAL_RCCEx_GetPeriphCLKFreq+0x164>
 800ac2c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ac30:	f000 8167 	beq.w	800af02 <HAL_RCCEx_GetPeriphCLKFreq+0x33a>
 800ac34:	bb5b      	cbnz	r3, 800ac8e <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800ac36:	4b90      	ldr	r3, [pc, #576]	@ (800ae78 <HAL_RCCEx_GetPeriphCLKFreq+0x2b0>)
 800ac38:	6818      	ldr	r0, [r3, #0]
 800ac3a:	f410 3000 	ands.w	r0, r0, #131072	@ 0x20000
 800ac3e:	d038      	beq.n	800acb2 <HAL_RCCEx_GetPeriphCLKFreq+0xea>
          frequency = HSE_VALUE;
 800ac40:	488e      	ldr	r0, [pc, #568]	@ (800ae7c <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800ac42:	e036      	b.n	800acb2 <HAL_RCCEx_GetPeriphCLKFreq+0xea>
    saiclocksource = __HAL_RCC_GET_SAI2A_SOURCE();
 800ac44:	4a8c      	ldr	r2, [pc, #560]	@ (800ae78 <HAL_RCCEx_GetPeriphCLKFreq+0x2b0>)
 800ac46:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 800ac48:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
    switch (saiclocksource)
 800ac4c:	2b80      	cmp	r3, #128	@ 0x80
 800ac4e:	f000 808b 	beq.w	800ad68 <HAL_RCCEx_GetPeriphCLKFreq+0x1a0>
 800ac52:	d920      	bls.n	800ac96 <HAL_RCCEx_GetPeriphCLKFreq+0xce>
 800ac54:	2bc0      	cmp	r3, #192	@ 0xc0
 800ac56:	d02b      	beq.n	800acb0 <HAL_RCCEx_GetPeriphCLKFreq+0xe8>
 800ac58:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ac5c:	d117      	bne.n	800ac8e <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800ac5e:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800ac60:	6811      	ldr	r1, [r2, #0]
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800ac62:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800ac66:	0749      	lsls	r1, r1, #29
 800ac68:	d502      	bpl.n	800ac70 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
 800ac6a:	2b00      	cmp	r3, #0
 800ac6c:	f000 80c9 	beq.w	800ae02 <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800ac70:	4a81      	ldr	r2, [pc, #516]	@ (800ae78 <HAL_RCCEx_GetPeriphCLKFreq+0x2b0>)
 800ac72:	6812      	ldr	r2, [r2, #0]
 800ac74:	05d0      	lsls	r0, r2, #23
 800ac76:	d503      	bpl.n	800ac80 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
 800ac78:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ac7c:	f000 80cc 	beq.w	800ae18 <HAL_RCCEx_GetPeriphCLKFreq+0x250>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800ac80:	4a7d      	ldr	r2, [pc, #500]	@ (800ae78 <HAL_RCCEx_GetPeriphCLKFreq+0x2b0>)
 800ac82:	6812      	ldr	r2, [r2, #0]
 800ac84:	0391      	lsls	r1, r2, #14
 800ac86:	d502      	bpl.n	800ac8e <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
 800ac88:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ac8c:	d0d8      	beq.n	800ac40 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
          frequency = 0;
 800ac8e:	2000      	movs	r0, #0
}
 800ac90:	b005      	add	sp, #20
 800ac92:	f85d fb04 	ldr.w	pc, [sp], #4
    switch (saiclocksource)
 800ac96:	2b00      	cmp	r3, #0
 800ac98:	d03f      	beq.n	800ad1a <HAL_RCCEx_GetPeriphCLKFreq+0x152>
 800ac9a:	2b40      	cmp	r3, #64	@ 0x40
 800ac9c:	d1f7      	bne.n	800ac8e <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800ac9e:	6810      	ldr	r0, [r2, #0]
 800aca0:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 800aca4:	d005      	beq.n	800acb2 <HAL_RCCEx_GetPeriphCLKFreq+0xea>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800aca6:	a801      	add	r0, sp, #4
 800aca8:	f7ff fdc0 	bl	800a82c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800acac:	9801      	ldr	r0, [sp, #4]
 800acae:	e000      	b.n	800acb2 <HAL_RCCEx_GetPeriphCLKFreq+0xea>
        frequency = EXTERNAL_CLOCK_VALUE;
 800acb0:	4873      	ldr	r0, [pc, #460]	@ (800ae80 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
}
 800acb2:	b005      	add	sp, #20
 800acb4:	f85d fb04 	ldr.w	pc, [sp], #4
    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 800acb8:	4b6f      	ldr	r3, [pc, #444]	@ (800ae78 <HAL_RCCEx_GetPeriphCLKFreq+0x2b0>)
 800acba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800acbc:	f003 0307 	and.w	r3, r3, #7
    switch (saiclocksource)
 800acc0:	2b04      	cmp	r3, #4
 800acc2:	d8e4      	bhi.n	800ac8e <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
 800acc4:	a201      	add	r2, pc, #4	@ (adr r2, 800accc <HAL_RCCEx_GetPeriphCLKFreq+0x104>)
 800acc6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800acca:	bf00      	nop
 800accc:	0800ad2d 	.word	0x0800ad2d
 800acd0:	0800ad39 	.word	0x0800ad39
 800acd4:	0800ad49 	.word	0x0800ad49
 800acd8:	0800acb1 	.word	0x0800acb1
 800acdc:	0800ad45 	.word	0x0800ad45
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 800ace0:	4a65      	ldr	r2, [pc, #404]	@ (800ae78 <HAL_RCCEx_GetPeriphCLKFreq+0x2b0>)
 800ace2:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 800ace4:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
    switch (srcclk)
 800ace8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800acec:	d03c      	beq.n	800ad68 <HAL_RCCEx_GetPeriphCLKFreq+0x1a0>
 800acee:	d935      	bls.n	800ad5c <HAL_RCCEx_GetPeriphCLKFreq+0x194>
 800acf0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800acf4:	d0dc      	beq.n	800acb0 <HAL_RCCEx_GetPeriphCLKFreq+0xe8>
 800acf6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800acfa:	d1c8      	bne.n	800ac8e <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800acfc:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800acfe:	6812      	ldr	r2, [r2, #0]
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800ad00:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800ad04:	0752      	lsls	r2, r2, #29
 800ad06:	d5b3      	bpl.n	800ac70 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
 800ad08:	2b00      	cmp	r3, #0
 800ad0a:	d1b1      	bne.n	800ac70 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ad0c:	4b5a      	ldr	r3, [pc, #360]	@ (800ae78 <HAL_RCCEx_GetPeriphCLKFreq+0x2b0>)
 800ad0e:	485d      	ldr	r0, [pc, #372]	@ (800ae84 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 800ad10:	681b      	ldr	r3, [r3, #0]
 800ad12:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800ad16:	40d8      	lsrs	r0, r3
 800ad18:	e7cb      	b.n	800acb2 <HAL_RCCEx_GetPeriphCLKFreq+0xea>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800ad1a:	6810      	ldr	r0, [r2, #0]
 800ad1c:	f010 7000 	ands.w	r0, r0, #33554432	@ 0x2000000
 800ad20:	d0c7      	beq.n	800acb2 <HAL_RCCEx_GetPeriphCLKFreq+0xea>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800ad22:	a801      	add	r0, sp, #4
 800ad24:	f7ff feb6 	bl	800aa94 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800ad28:	9802      	ldr	r0, [sp, #8]
 800ad2a:	e7c2      	b.n	800acb2 <HAL_RCCEx_GetPeriphCLKFreq+0xea>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800ad2c:	4b52      	ldr	r3, [pc, #328]	@ (800ae78 <HAL_RCCEx_GetPeriphCLKFreq+0x2b0>)
 800ad2e:	6818      	ldr	r0, [r3, #0]
 800ad30:	f010 7000 	ands.w	r0, r0, #33554432	@ 0x2000000
 800ad34:	d0bd      	beq.n	800acb2 <HAL_RCCEx_GetPeriphCLKFreq+0xea>
 800ad36:	e7f4      	b.n	800ad22 <HAL_RCCEx_GetPeriphCLKFreq+0x15a>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800ad38:	4b4f      	ldr	r3, [pc, #316]	@ (800ae78 <HAL_RCCEx_GetPeriphCLKFreq+0x2b0>)
 800ad3a:	6818      	ldr	r0, [r3, #0]
 800ad3c:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 800ad40:	d0b7      	beq.n	800acb2 <HAL_RCCEx_GetPeriphCLKFreq+0xea>
 800ad42:	e7b0      	b.n	800aca6 <HAL_RCCEx_GetPeriphCLKFreq+0xde>
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800ad44:	4a4c      	ldr	r2, [pc, #304]	@ (800ae78 <HAL_RCCEx_GetPeriphCLKFreq+0x2b0>)
 800ad46:	e78a      	b.n	800ac5e <HAL_RCCEx_GetPeriphCLKFreq+0x96>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800ad48:	4b4b      	ldr	r3, [pc, #300]	@ (800ae78 <HAL_RCCEx_GetPeriphCLKFreq+0x2b0>)
 800ad4a:	6818      	ldr	r0, [r3, #0]
 800ad4c:	f010 5000 	ands.w	r0, r0, #536870912	@ 0x20000000
 800ad50:	d0af      	beq.n	800acb2 <HAL_RCCEx_GetPeriphCLKFreq+0xea>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ad52:	a801      	add	r0, sp, #4
 800ad54:	f7ff fe04 	bl	800a960 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800ad58:	9801      	ldr	r0, [sp, #4]
 800ad5a:	e7aa      	b.n	800acb2 <HAL_RCCEx_GetPeriphCLKFreq+0xea>
    switch (srcclk)
 800ad5c:	2b00      	cmp	r3, #0
 800ad5e:	d0dc      	beq.n	800ad1a <HAL_RCCEx_GetPeriphCLKFreq+0x152>
 800ad60:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ad64:	d09b      	beq.n	800ac9e <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
 800ad66:	e792      	b.n	800ac8e <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800ad68:	6810      	ldr	r0, [r2, #0]
 800ad6a:	f010 5000 	ands.w	r0, r0, #536870912	@ 0x20000000
 800ad6e:	d0a0      	beq.n	800acb2 <HAL_RCCEx_GetPeriphCLKFreq+0xea>
 800ad70:	e7ef      	b.n	800ad52 <HAL_RCCEx_GetPeriphCLKFreq+0x18a>
    saiclocksource = __HAL_RCC_GET_SAI2B_SOURCE();
 800ad72:	4a41      	ldr	r2, [pc, #260]	@ (800ae78 <HAL_RCCEx_GetPeriphCLKFreq+0x2b0>)
 800ad74:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 800ad76:	f403 6360 	and.w	r3, r3, #3584	@ 0xe00
    switch (saiclocksource)
 800ad7a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ad7e:	d0f3      	beq.n	800ad68 <HAL_RCCEx_GetPeriphCLKFreq+0x1a0>
 800ad80:	d805      	bhi.n	800ad8e <HAL_RCCEx_GetPeriphCLKFreq+0x1c6>
 800ad82:	2b00      	cmp	r3, #0
 800ad84:	d0c9      	beq.n	800ad1a <HAL_RCCEx_GetPeriphCLKFreq+0x152>
 800ad86:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ad8a:	d088      	beq.n	800ac9e <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
 800ad8c:	e77f      	b.n	800ac8e <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
 800ad8e:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800ad92:	d08d      	beq.n	800acb0 <HAL_RCCEx_GetPeriphCLKFreq+0xe8>
 800ad94:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ad98:	f43f af61 	beq.w	800ac5e <HAL_RCCEx_GetPeriphCLKFreq+0x96>
 800ad9c:	e777      	b.n	800ac8e <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 800ad9e:	4a36      	ldr	r2, [pc, #216]	@ (800ae78 <HAL_RCCEx_GetPeriphCLKFreq+0x2b0>)
 800ada0:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 800ada2:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
    switch (srcclk)
 800ada6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800adaa:	d025      	beq.n	800adf8 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
 800adac:	d80f      	bhi.n	800adce <HAL_RCCEx_GetPeriphCLKFreq+0x206>
 800adae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800adb2:	d048      	beq.n	800ae46 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
 800adb4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800adb8:	d116      	bne.n	800ade8 <HAL_RCCEx_GetPeriphCLKFreq+0x220>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800adba:	6810      	ldr	r0, [r2, #0]
 800adbc:	f010 5000 	ands.w	r0, r0, #536870912	@ 0x20000000
 800adc0:	f43f af77 	beq.w	800acb2 <HAL_RCCEx_GetPeriphCLKFreq+0xea>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800adc4:	a801      	add	r0, sp, #4
 800adc6:	f7ff fdcb 	bl	800a960 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800adca:	9802      	ldr	r0, [sp, #8]
 800adcc:	e771      	b.n	800acb2 <HAL_RCCEx_GetPeriphCLKFreq+0xea>
    switch (srcclk)
 800adce:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800add2:	d01c      	beq.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0x246>
 800add4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800add8:	f47f af59 	bne.w	800ac8e <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800addc:	6810      	ldr	r0, [r2, #0]
 800adde:	f410 3000 	ands.w	r0, r0, #131072	@ 0x20000
 800ade2:	f43f af66 	beq.w	800acb2 <HAL_RCCEx_GetPeriphCLKFreq+0xea>
 800ade6:	e72b      	b.n	800ac40 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
    switch (srcclk)
 800ade8:	2b00      	cmp	r3, #0
 800adea:	f47f af50 	bne.w	800ac8e <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
}
 800adee:	b005      	add	sp, #20
 800adf0:	f85d eb04 	ldr.w	lr, [sp], #4
        frequency = HAL_RCC_GetPCLK1Freq();
 800adf4:	f7fe bcd6 	b.w	80097a4 <HAL_RCC_GetPCLK1Freq>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800adf8:	6810      	ldr	r0, [r2, #0]
 800adfa:	f010 0004 	ands.w	r0, r0, #4
 800adfe:	f43f af58 	beq.w	800acb2 <HAL_RCCEx_GetPeriphCLKFreq+0xea>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ae02:	6813      	ldr	r3, [r2, #0]
 800ae04:	481f      	ldr	r0, [pc, #124]	@ (800ae84 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 800ae06:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800ae0a:	40d8      	lsrs	r0, r3
 800ae0c:	e751      	b.n	800acb2 <HAL_RCCEx_GetPeriphCLKFreq+0xea>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800ae0e:	6810      	ldr	r0, [r2, #0]
 800ae10:	f410 7080 	ands.w	r0, r0, #256	@ 0x100
 800ae14:	f43f af4d 	beq.w	800acb2 <HAL_RCCEx_GetPeriphCLKFreq+0xea>
          frequency = CSI_VALUE;
 800ae18:	481b      	ldr	r0, [pc, #108]	@ (800ae88 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 800ae1a:	e74a      	b.n	800acb2 <HAL_RCCEx_GetPeriphCLKFreq+0xea>
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800ae1c:	4a16      	ldr	r2, [pc, #88]	@ (800ae78 <HAL_RCCEx_GetPeriphCLKFreq+0x2b0>)
 800ae1e:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 800ae20:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
    switch (srcclk)
 800ae24:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800ae28:	d072      	beq.n	800af10 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
 800ae2a:	d83e      	bhi.n	800aeaa <HAL_RCCEx_GetPeriphCLKFreq+0x2e2>
 800ae2c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ae30:	d067      	beq.n	800af02 <HAL_RCCEx_GetPeriphCLKFreq+0x33a>
 800ae32:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ae36:	d14b      	bne.n	800aed0 <HAL_RCCEx_GetPeriphCLKFreq+0x308>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800ae38:	4b0f      	ldr	r3, [pc, #60]	@ (800ae78 <HAL_RCCEx_GetPeriphCLKFreq+0x2b0>)
 800ae3a:	6818      	ldr	r0, [r3, #0]
 800ae3c:	f010 5000 	ands.w	r0, r0, #536870912	@ 0x20000000
 800ae40:	f43f af37 	beq.w	800acb2 <HAL_RCCEx_GetPeriphCLKFreq+0xea>
 800ae44:	e7be      	b.n	800adc4 <HAL_RCCEx_GetPeriphCLKFreq+0x1fc>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800ae46:	6810      	ldr	r0, [r2, #0]
 800ae48:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 800ae4c:	f43f af31 	beq.w	800acb2 <HAL_RCCEx_GetPeriphCLKFreq+0xea>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ae50:	a801      	add	r0, sp, #4
 800ae52:	f7ff fceb 	bl	800a82c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800ae56:	9802      	ldr	r0, [sp, #8]
 800ae58:	e72b      	b.n	800acb2 <HAL_RCCEx_GetPeriphCLKFreq+0xea>
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800ae5a:	4a07      	ldr	r2, [pc, #28]	@ (800ae78 <HAL_RCCEx_GetPeriphCLKFreq+0x2b0>)
 800ae5c:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 800ae5e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
    switch (srcclk)
 800ae62:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ae66:	d042      	beq.n	800aeee <HAL_RCCEx_GetPeriphCLKFreq+0x326>
 800ae68:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ae6c:	f43f af46 	beq.w	800acfc <HAL_RCCEx_GetPeriphCLKFreq+0x134>
 800ae70:	2b00      	cmp	r3, #0
 800ae72:	f47f af0c 	bne.w	800ac8e <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
 800ae76:	e712      	b.n	800ac9e <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
 800ae78:	58024400 	.word	0x58024400
 800ae7c:	017d7840 	.word	0x017d7840
 800ae80:	00bb8000 	.word	0x00bb8000
 800ae84:	03d09000 	.word	0x03d09000
 800ae88:	003d0900 	.word	0x003d0900
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 800ae8c:	4b23      	ldr	r3, [pc, #140]	@ (800af1c <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 800ae8e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
    switch (srcclk)
 800ae90:	03d2      	lsls	r2, r2, #15
 800ae92:	f57f af4c 	bpl.w	800ad2e <HAL_RCCEx_GetPeriphCLKFreq+0x166>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800ae96:	6818      	ldr	r0, [r3, #0]
 800ae98:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 800ae9c:	f43f af09 	beq.w	800acb2 <HAL_RCCEx_GetPeriphCLKFreq+0xea>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800aea0:	a801      	add	r0, sp, #4
 800aea2:	f7ff fcc3 	bl	800a82c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800aea6:	9803      	ldr	r0, [sp, #12]
 800aea8:	e703      	b.n	800acb2 <HAL_RCCEx_GetPeriphCLKFreq+0xea>
    switch (srcclk)
 800aeaa:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800aeae:	f43f aec2 	beq.w	800ac36 <HAL_RCCEx_GetPeriphCLKFreq+0x6e>
 800aeb2:	f1b3 4fc0 	cmp.w	r3, #1610612736	@ 0x60000000
 800aeb6:	f43f aefb 	beq.w	800acb0 <HAL_RCCEx_GetPeriphCLKFreq+0xe8>
 800aeba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800aebe:	f47f aee6 	bne.w	800ac8e <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800aec2:	4b16      	ldr	r3, [pc, #88]	@ (800af1c <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 800aec4:	6818      	ldr	r0, [r3, #0]
 800aec6:	f410 7080 	ands.w	r0, r0, #256	@ 0x100
 800aeca:	f43f aef2 	beq.w	800acb2 <HAL_RCCEx_GetPeriphCLKFreq+0xea>
 800aece:	e7a3      	b.n	800ae18 <HAL_RCCEx_GetPeriphCLKFreq+0x250>
    switch (srcclk)
 800aed0:	2b00      	cmp	r3, #0
 800aed2:	f47f aedc 	bne.w	800ac8e <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
 800aed6:	f7fe fc25 	bl	8009724 <HAL_RCC_GetHCLKFreq>
 800aeda:	4b10      	ldr	r3, [pc, #64]	@ (800af1c <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 800aedc:	4a10      	ldr	r2, [pc, #64]	@ (800af20 <HAL_RCCEx_GetPeriphCLKFreq+0x358>)
 800aede:	6a1b      	ldr	r3, [r3, #32]
 800aee0:	f3c3 1302 	ubfx	r3, r3, #4, #3
 800aee4:	5cd3      	ldrb	r3, [r2, r3]
 800aee6:	f003 031f 	and.w	r3, r3, #31
 800aeea:	40d8      	lsrs	r0, r3
        break;
 800aeec:	e6e1      	b.n	800acb2 <HAL_RCCEx_GetPeriphCLKFreq+0xea>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800aeee:	6810      	ldr	r0, [r2, #0]
 800aef0:	f010 5000 	ands.w	r0, r0, #536870912	@ 0x20000000
 800aef4:	f43f aedd 	beq.w	800acb2 <HAL_RCCEx_GetPeriphCLKFreq+0xea>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800aef8:	a801      	add	r0, sp, #4
 800aefa:	f7ff fd31 	bl	800a960 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800aefe:	9803      	ldr	r0, [sp, #12]
 800af00:	e6d7      	b.n	800acb2 <HAL_RCCEx_GetPeriphCLKFreq+0xea>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800af02:	4b06      	ldr	r3, [pc, #24]	@ (800af1c <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 800af04:	6818      	ldr	r0, [r3, #0]
 800af06:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 800af0a:	f43f aed2 	beq.w	800acb2 <HAL_RCCEx_GetPeriphCLKFreq+0xea>
 800af0e:	e79f      	b.n	800ae50 <HAL_RCCEx_GetPeriphCLKFreq+0x288>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800af10:	6810      	ldr	r0, [r2, #0]
 800af12:	f010 0004 	ands.w	r0, r0, #4
 800af16:	f43f aecc 	beq.w	800acb2 <HAL_RCCEx_GetPeriphCLKFreq+0xea>
 800af1a:	e6f7      	b.n	800ad0c <HAL_RCCEx_GetPeriphCLKFreq+0x144>
 800af1c:	58024400 	.word	0x58024400
 800af20:	080104b8 	.word	0x080104b8

0800af24 <HAL_RTC_GetTime>:

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 800af24:	6803      	ldr	r3, [r0, #0]
{
 800af26:	b530      	push	{r4, r5, lr}
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 800af28:	689c      	ldr	r4, [r3, #8]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800af2a:	6918      	ldr	r0, [r3, #16]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 800af2c:	681b      	ldr	r3, [r3, #0]
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800af2e:	f3c0 000e 	ubfx	r0, r0, #0, #15

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 800af32:	f3c3 2e06 	ubfx	lr, r3, #8, #7
  sTime->Seconds    = (uint8_t)((tmpreg & (RTC_TR_ST  | RTC_TR_SU))  >> RTC_TR_SU_Pos);
 800af36:	f003 0c7f 	and.w	ip, r3, #127	@ 0x7f
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 800af3a:	f3c3 4506 	ubfx	r5, r3, #16, #7
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800af3e:	e9c1 4001 	strd	r4, r0, [r1, #4]
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 800af42:	f3c3 4405 	ubfx	r4, r3, #16, #6
 800af46:	2000      	movs	r0, #0
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 800af48:	f3c3 5380 	ubfx	r3, r3, #22, #1
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 800af4c:	f364 0007 	bfi	r0, r4, #0, #8
 800af50:	f36e 200f 	bfi	r0, lr, #8, #8
 800af54:	f36c 4017 	bfi	r0, ip, #16, #8
 800af58:	f363 601f 	bfi	r0, r3, #24, #8
 800af5c:	6008      	str	r0, [r1, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 800af5e:	b9da      	cbnz	r2, 800af98 <HAL_RTC_GetTime+0x74>
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
  uint8_t tmp;
  tmp = ((Value & 0xF0U) >> 4U) * 10U;
 800af60:	ea4f 131e 	mov.w	r3, lr, lsr #4
  return (tmp + (Value & 0x0FU));
 800af64:	f00e 0e0f 	and.w	lr, lr, #15
  tmp = ((Value & 0xF0U) >> 4U) * 10U;
 800af68:	0924      	lsrs	r4, r4, #4
  return (tmp + (Value & 0x0FU));
 800af6a:	f005 050f 	and.w	r5, r5, #15
  tmp = ((Value & 0xF0U) >> 4U) * 10U;
 800af6e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800af72:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  return (tmp + (Value & 0x0FU));
 800af76:	eb0e 0e43 	add.w	lr, lr, r3, lsl #1
  tmp = ((Value & 0xF0U) >> 4U) * 10U;
 800af7a:	ea4f 131c 	mov.w	r3, ip, lsr #4
  return (tmp + (Value & 0x0FU));
 800af7e:	f00c 0c0f 	and.w	ip, ip, #15
 800af82:	eb05 0544 	add.w	r5, r5, r4, lsl #1
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 800af86:	f881 e001 	strb.w	lr, [r1, #1]
  tmp = ((Value & 0xF0U) >> 4U) * 10U;
 800af8a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
    sTime->Hours   = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 800af8e:	700d      	strb	r5, [r1, #0]
  return (tmp + (Value & 0x0FU));
 800af90:	eb0c 0c43 	add.w	ip, ip, r3, lsl #1
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 800af94:	f881 c002 	strb.w	ip, [r1, #2]
}
 800af98:	2000      	movs	r0, #0
 800af9a:	bd30      	pop	{r4, r5, pc}

0800af9c <HAL_RTC_GetDate>:
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 800af9c:	6803      	ldr	r3, [r0, #0]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 800af9e:	2000      	movs	r0, #0
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 800afa0:	685b      	ldr	r3, [r3, #4]
{
 800afa2:	b510      	push	{r4, lr}
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 800afa4:	f3c3 3e42 	ubfx	lr, r3, #13, #3
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 800afa8:	f3c3 4c07 	ubfx	ip, r3, #16, #8
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 800afac:	f3c3 2407 	ubfx	r4, r3, #8, #8
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 800afb0:	f36e 0007 	bfi	r0, lr, #0, #8
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 800afb4:	f3c3 2e04 	ubfx	lr, r3, #8, #5
  sDate->Date    = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 800afb8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 800afbc:	f36e 200f 	bfi	r0, lr, #8, #8
 800afc0:	f363 4017 	bfi	r0, r3, #16, #8
 800afc4:	f36c 601f 	bfi	r0, ip, #24, #8
 800afc8:	6008      	str	r0, [r1, #0]
  if(Format == RTC_FORMAT_BIN)
 800afca:	b9d2      	cbnz	r2, 800b002 <HAL_RTC_GetDate+0x66>
  tmp = ((Value & 0xF0U) >> 4U) * 10U;
 800afcc:	091a      	lsrs	r2, r3, #4
  return (tmp + (Value & 0x0FU));
 800afce:	f003 030f 	and.w	r3, r3, #15
  tmp = ((Value & 0xF0U) >> 4U) * 10U;
 800afd2:	ea4f 1e1e 	mov.w	lr, lr, lsr #4
  return (tmp + (Value & 0x0FU));
 800afd6:	f004 040f 	and.w	r4, r4, #15
  tmp = ((Value & 0xF0U) >> 4U) * 10U;
 800afda:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 800afde:	eb0e 0e8e 	add.w	lr, lr, lr, lsl #2
  return (tmp + (Value & 0x0FU));
 800afe2:	eb03 0342 	add.w	r3, r3, r2, lsl #1
 800afe6:	eb04 044e 	add.w	r4, r4, lr, lsl #1
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 800afea:	708b      	strb	r3, [r1, #2]
  tmp = ((Value & 0xF0U) >> 4U) * 10U;
 800afec:	ea4f 131c 	mov.w	r3, ip, lsr #4
  return (tmp + (Value & 0x0FU));
 800aff0:	f00c 0c0f 	and.w	ip, ip, #15
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800aff4:	704c      	strb	r4, [r1, #1]
  tmp = ((Value & 0xF0U) >> 4U) * 10U;
 800aff6:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  return (tmp + (Value & 0x0FU));
 800affa:	eb0c 0c43 	add.w	ip, ip, r3, lsl #1
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 800affe:	f881 c003 	strb.w	ip, [r1, #3]
}
 800b002:	2000      	movs	r0, #0
 800b004:	bd10      	pop	{r4, pc}
 800b006:	bf00      	nop

0800b008 <RTC_ExitInitMode>:
{
 800b008:	b538      	push	{r3, r4, r5, lr}
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 800b00a:	4b20      	ldr	r3, [pc, #128]	@ (800b08c <RTC_ExitInitMode+0x84>)
{
 800b00c:	4604      	mov	r4, r0
  hrtc->Instance->ICSR = ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK));
 800b00e:	6801      	ldr	r1, [r0, #0]
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 800b010:	68da      	ldr	r2, [r3, #12]
 800b012:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800b016:	60da      	str	r2, [r3, #12]
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 800b018:	699a      	ldr	r2, [r3, #24]
 800b01a:	0690      	lsls	r0, r2, #26
 800b01c:	d411      	bmi.n	800b042 <RTC_ExitInitMode+0x3a>
  hrtc->Instance->ICSR = ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK));
 800b01e:	4b1c      	ldr	r3, [pc, #112]	@ (800b090 <RTC_ExitInitMode+0x88>)
 800b020:	60cb      	str	r3, [r1, #12]
  tickstart = HAL_GetTick();
 800b022:	f7f8 fa61 	bl	80034e8 <HAL_GetTick>
 800b026:	4605      	mov	r5, r0
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 800b028:	e005      	b.n	800b036 <RTC_ExitInitMode+0x2e>
      if((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800b02a:	f7f8 fa5d 	bl	80034e8 <HAL_GetTick>
 800b02e:	1b43      	subs	r3, r0, r5
 800b030:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800b034:	d825      	bhi.n	800b082 <RTC_ExitInitMode+0x7a>
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 800b036:	6823      	ldr	r3, [r4, #0]
 800b038:	68db      	ldr	r3, [r3, #12]
 800b03a:	069a      	lsls	r2, r3, #26
 800b03c:	d5f5      	bpl.n	800b02a <RTC_ExitInitMode+0x22>
  HAL_StatusTypeDef status = HAL_OK;
 800b03e:	2000      	movs	r0, #0
}
 800b040:	bd38      	pop	{r3, r4, r5, pc}
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800b042:	699a      	ldr	r2, [r3, #24]
  hrtc->Instance->ICSR = ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK));
 800b044:	4812      	ldr	r0, [pc, #72]	@ (800b090 <RTC_ExitInitMode+0x88>)
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800b046:	f022 0220 	bic.w	r2, r2, #32
 800b04a:	619a      	str	r2, [r3, #24]
  hrtc->Instance->ICSR = ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK));
 800b04c:	60c8      	str	r0, [r1, #12]
  tickstart = HAL_GetTick();
 800b04e:	f7f8 fa4b 	bl	80034e8 <HAL_GetTick>
 800b052:	4605      	mov	r5, r0
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 800b054:	e005      	b.n	800b062 <RTC_ExitInitMode+0x5a>
      if((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800b056:	f7f8 fa47 	bl	80034e8 <HAL_GetTick>
 800b05a:	1b43      	subs	r3, r0, r5
 800b05c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800b060:	d80a      	bhi.n	800b078 <RTC_ExitInitMode+0x70>
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 800b062:	6823      	ldr	r3, [r4, #0]
 800b064:	68db      	ldr	r3, [r3, #12]
 800b066:	069b      	lsls	r3, r3, #26
 800b068:	d5f5      	bpl.n	800b056 <RTC_ExitInitMode+0x4e>
  HAL_StatusTypeDef status = HAL_OK;
 800b06a:	2000      	movs	r0, #0
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800b06c:	4a07      	ldr	r2, [pc, #28]	@ (800b08c <RTC_ExitInitMode+0x84>)
 800b06e:	6993      	ldr	r3, [r2, #24]
 800b070:	f043 0320 	orr.w	r3, r3, #32
 800b074:	6193      	str	r3, [r2, #24]
}
 800b076:	bd38      	pop	{r3, r4, r5, pc}
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800b078:	2303      	movs	r3, #3
      status = HAL_TIMEOUT;
 800b07a:	4618      	mov	r0, r3
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800b07c:	f884 3025 	strb.w	r3, [r4, #37]	@ 0x25
      status = HAL_TIMEOUT;
 800b080:	e7f4      	b.n	800b06c <RTC_ExitInitMode+0x64>
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800b082:	2303      	movs	r3, #3
      status = HAL_TIMEOUT;
 800b084:	4618      	mov	r0, r3
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800b086:	f884 3025 	strb.w	r3, [r4, #37]	@ 0x25
}
 800b08a:	bd38      	pop	{r3, r4, r5, pc}
 800b08c:	58004000 	.word	0x58004000
 800b090:	0001005f 	.word	0x0001005f

0800b094 <HAL_RTC_Init>:
  if(hrtc != NULL)
 800b094:	2800      	cmp	r0, #0
 800b096:	d046      	beq.n	800b126 <HAL_RTC_Init+0x92>
{
 800b098:	b570      	push	{r4, r5, r6, lr}
    if(hrtc->State == HAL_RTC_STATE_RESET)
 800b09a:	f890 3025 	ldrb.w	r3, [r0, #37]	@ 0x25
 800b09e:	4604      	mov	r4, r0
 800b0a0:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 800b0a4:	2b00      	cmp	r3, #0
 800b0a6:	d039      	beq.n	800b11c <HAL_RTC_Init+0x88>
    hrtc->State = HAL_RTC_STATE_BUSY;
 800b0a8:	2302      	movs	r3, #2
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800b0aa:	6822      	ldr	r2, [r4, #0]
    hrtc->State = HAL_RTC_STATE_BUSY;
 800b0ac:	f884 3025 	strb.w	r3, [r4, #37]	@ 0x25
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800b0b0:	68d3      	ldr	r3, [r2, #12]
 800b0b2:	06db      	lsls	r3, r3, #27
 800b0b4:	d504      	bpl.n	800b0c0 <HAL_RTC_Init+0x2c>
      hrtc->State = HAL_RTC_STATE_READY;
 800b0b6:	2301      	movs	r3, #1
 800b0b8:	2000      	movs	r0, #0
 800b0ba:	f884 3025 	strb.w	r3, [r4, #37]	@ 0x25
}
 800b0be:	bd70      	pop	{r4, r5, r6, pc}
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800b0c0:	21ca      	movs	r1, #202	@ 0xca
 800b0c2:	2353      	movs	r3, #83	@ 0x53
 800b0c4:	6251      	str	r1, [r2, #36]	@ 0x24
 800b0c6:	6253      	str	r3, [r2, #36]	@ 0x24
  if ((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U)
 800b0c8:	68d5      	ldr	r5, [r2, #12]
 800b0ca:	f015 0540 	ands.w	r5, r5, #64	@ 0x40
 800b0ce:	d02c      	beq.n	800b12a <HAL_RTC_Init+0x96>
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
 800b0d0:	6990      	ldr	r0, [r2, #24]
 800b0d2:	4929      	ldr	r1, [pc, #164]	@ (800b178 <HAL_RTC_Init+0xe4>)
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800b0d4:	6863      	ldr	r3, [r4, #4]
 800b0d6:	6925      	ldr	r5, [r4, #16]
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
 800b0d8:	4001      	ands	r1, r0
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800b0da:	432b      	orrs	r3, r5
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
 800b0dc:	6191      	str	r1, [r2, #24]
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800b0de:	69a1      	ldr	r1, [r4, #24]
 800b0e0:	6990      	ldr	r0, [r2, #24]
 800b0e2:	430b      	orrs	r3, r1
        hrtc->Instance->PRER = (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos) | (hrtc->Init.SynchPrediv << RTC_PRER_PREDIV_S_Pos);
 800b0e4:	68a1      	ldr	r1, [r4, #8]
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800b0e6:	4303      	orrs	r3, r0
        status = RTC_ExitInitMode(hrtc);
 800b0e8:	4620      	mov	r0, r4
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800b0ea:	6193      	str	r3, [r2, #24]
        hrtc->Instance->PRER = (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos) | (hrtc->Init.SynchPrediv << RTC_PRER_PREDIV_S_Pos);
 800b0ec:	68e3      	ldr	r3, [r4, #12]
 800b0ee:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800b0f2:	6113      	str	r3, [r2, #16]
        status = RTC_ExitInitMode(hrtc);
 800b0f4:	f7ff ff88 	bl	800b008 <RTC_ExitInitMode>
      if(status == HAL_OK)
 800b0f8:	2800      	cmp	r0, #0
 800b0fa:	d133      	bne.n	800b164 <HAL_RTC_Init+0xd0>
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
 800b0fc:	6822      	ldr	r2, [r4, #0]
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800b0fe:	6960      	ldr	r0, [r4, #20]
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
 800b100:	6991      	ldr	r1, [r2, #24]
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800b102:	e9d4 5307 	ldrd	r5, r3, [r4, #28]
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
 800b106:	f021 4160 	bic.w	r1, r1, #3758096384	@ 0xe0000000
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800b10a:	432b      	orrs	r3, r5
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
 800b10c:	6191      	str	r1, [r2, #24]
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b10e:	21ff      	movs	r1, #255	@ 0xff
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800b110:	4303      	orrs	r3, r0
 800b112:	6990      	ldr	r0, [r2, #24]
 800b114:	4303      	orrs	r3, r0
 800b116:	6193      	str	r3, [r2, #24]
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b118:	6251      	str	r1, [r2, #36]	@ 0x24
    if (status == HAL_OK)
 800b11a:	e7cc      	b.n	800b0b6 <HAL_RTC_Init+0x22>
      hrtc->Lock = HAL_UNLOCKED;
 800b11c:	f880 2024 	strb.w	r2, [r0, #36]	@ 0x24
      HAL_RTC_MspInit(hrtc);
 800b120:	f7f7 ff9e 	bl	8003060 <HAL_RTC_MspInit>
 800b124:	e7c0      	b.n	800b0a8 <HAL_RTC_Init+0x14>
  HAL_StatusTypeDef status = HAL_ERROR;
 800b126:	2001      	movs	r0, #1
}
 800b128:	4770      	bx	lr
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 800b12a:	68d3      	ldr	r3, [r2, #12]
 800b12c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b130:	60d3      	str	r3, [r2, #12]
    tickstart = HAL_GetTick();
 800b132:	f7f8 f9d9 	bl	80034e8 <HAL_GetTick>
  HAL_StatusTypeDef status = HAL_OK;
 800b136:	4629      	mov	r1, r5
    tickstart = HAL_GetTick();
 800b138:	4606      	mov	r6, r0
    while (((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800b13a:	e008      	b.n	800b14e <HAL_RTC_Init+0xba>
 800b13c:	2903      	cmp	r1, #3
 800b13e:	d00d      	beq.n	800b15c <HAL_RTC_Init+0xc8>
      if((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 800b140:	f7f8 f9d2 	bl	80034e8 <HAL_GetTick>
 800b144:	1b80      	subs	r0, r0, r6
 800b146:	4629      	mov	r1, r5
 800b148:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 800b14c:	d80e      	bhi.n	800b16c <HAL_RTC_Init+0xd8>
    while (((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800b14e:	6822      	ldr	r2, [r4, #0]
 800b150:	68d5      	ldr	r5, [r2, #12]
 800b152:	f015 0540 	ands.w	r5, r5, #64	@ 0x40
 800b156:	d0f1      	beq.n	800b13c <HAL_RTC_Init+0xa8>
      if (status == HAL_OK)
 800b158:	2900      	cmp	r1, #0
 800b15a:	d0b9      	beq.n	800b0d0 <HAL_RTC_Init+0x3c>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b15c:	23ff      	movs	r3, #255	@ 0xff
 800b15e:	2003      	movs	r0, #3
 800b160:	6253      	str	r3, [r2, #36]	@ 0x24
}
 800b162:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b164:	6823      	ldr	r3, [r4, #0]
 800b166:	22ff      	movs	r2, #255	@ 0xff
 800b168:	625a      	str	r2, [r3, #36]	@ 0x24
}
 800b16a:	bd70      	pop	{r4, r5, r6, pc}
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800b16c:	2303      	movs	r3, #3
        status = HAL_TIMEOUT;
 800b16e:	4619      	mov	r1, r3
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800b170:	f884 3025 	strb.w	r3, [r4, #37]	@ 0x25
 800b174:	e7eb      	b.n	800b14e <HAL_RTC_Init+0xba>
 800b176:	bf00      	nop
 800b178:	fb8fffbf 	.word	0xfb8fffbf

0800b17c <HAL_RTC_SetTime>:
{
 800b17c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  __HAL_LOCK(hrtc);
 800b180:	f890 3024 	ldrb.w	r3, [r0, #36]	@ 0x24
 800b184:	2b01      	cmp	r3, #1
 800b186:	d065      	beq.n	800b254 <HAL_RTC_SetTime+0xd8>
 800b188:	2301      	movs	r3, #1
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800b18a:	6805      	ldr	r5, [r0, #0]
 800b18c:	4681      	mov	r9, r0
 800b18e:	460f      	mov	r7, r1
  __HAL_LOCK(hrtc);
 800b190:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
  hrtc->State = HAL_RTC_STATE_BUSY;
 800b194:	2302      	movs	r3, #2
 800b196:	4616      	mov	r6, r2
 800b198:	f880 3025 	strb.w	r3, [r0, #37]	@ 0x25
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800b19c:	23ca      	movs	r3, #202	@ 0xca
 800b19e:	626b      	str	r3, [r5, #36]	@ 0x24
 800b1a0:	2353      	movs	r3, #83	@ 0x53
 800b1a2:	626b      	str	r3, [r5, #36]	@ 0x24
  if ((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U)
 800b1a4:	68ec      	ldr	r4, [r5, #12]
 800b1a6:	f014 0440 	ands.w	r4, r4, #64	@ 0x40
 800b1aa:	d030      	beq.n	800b20e <HAL_RTC_SetTime+0x92>
    if(Format == RTC_FORMAT_BIN)
 800b1ac:	2e00      	cmp	r6, #0
 800b1ae:	d154      	bne.n	800b25a <HAL_RTC_SetTime+0xde>
      if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800b1b0:	69a8      	ldr	r0, [r5, #24]
 800b1b2:	f010 0040 	ands.w	r0, r0, #64	@ 0x40
 800b1b6:	d07d      	beq.n	800b2b4 <HAL_RTC_SetTime+0x138>
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800b1b8:	78f8      	ldrb	r0, [r7, #3]
 800b1ba:	0580      	lsls	r0, r0, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800b1bc:	783b      	ldrb	r3, [r7, #0]
  while (bcdlow >= 10U)
 800b1be:	2b09      	cmp	r3, #9
 800b1c0:	d908      	bls.n	800b1d4 <HAL_RTC_SetTime+0x58>
  uint32_t bcdhigh = 0U;
 800b1c2:	2200      	movs	r2, #0
    bcdlow -= 10U;
 800b1c4:	3b0a      	subs	r3, #10
    bcdhigh++;
 800b1c6:	3201      	adds	r2, #1
    bcdlow -= 10U;
 800b1c8:	b2db      	uxtb	r3, r3
  while (bcdlow >= 10U)
 800b1ca:	2b09      	cmp	r3, #9
 800b1cc:	d8fa      	bhi.n	800b1c4 <HAL_RTC_SetTime+0x48>
  return ((uint8_t)(bcdhigh << 4U) | bcdlow);
 800b1ce:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 800b1d2:	b2db      	uxtb	r3, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800b1d4:	787a      	ldrb	r2, [r7, #1]
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800b1d6:	041b      	lsls	r3, r3, #16
  while (bcdlow >= 10U)
 800b1d8:	2a09      	cmp	r2, #9
 800b1da:	d908      	bls.n	800b1ee <HAL_RTC_SetTime+0x72>
  uint32_t bcdhigh = 0U;
 800b1dc:	2100      	movs	r1, #0
    bcdlow -= 10U;
 800b1de:	3a0a      	subs	r2, #10
    bcdhigh++;
 800b1e0:	3101      	adds	r1, #1
    bcdlow -= 10U;
 800b1e2:	b2d2      	uxtb	r2, r2
  while (bcdlow >= 10U)
 800b1e4:	2a09      	cmp	r2, #9
 800b1e6:	d8fa      	bhi.n	800b1de <HAL_RTC_SetTime+0x62>
  return ((uint8_t)(bcdhigh << 4U) | bcdlow);
 800b1e8:	ea42 1201 	orr.w	r2, r2, r1, lsl #4
 800b1ec:	b2d2      	uxtb	r2, r2
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos)  | \
 800b1ee:	78b9      	ldrb	r1, [r7, #2]
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800b1f0:	0212      	lsls	r2, r2, #8
  while (bcdlow >= 10U)
 800b1f2:	2909      	cmp	r1, #9
 800b1f4:	d907      	bls.n	800b206 <HAL_RTC_SetTime+0x8a>
    bcdlow -= 10U;
 800b1f6:	390a      	subs	r1, #10
    bcdhigh++;
 800b1f8:	3601      	adds	r6, #1
    bcdlow -= 10U;
 800b1fa:	b2c9      	uxtb	r1, r1
  while (bcdlow >= 10U)
 800b1fc:	2909      	cmp	r1, #9
 800b1fe:	d8fa      	bhi.n	800b1f6 <HAL_RTC_SetTime+0x7a>
  return ((uint8_t)(bcdhigh << 4U) | bcdlow);
 800b200:	ea41 1106 	orr.w	r1, r1, r6, lsl #4
 800b204:	b2c9      	uxtb	r1, r1
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800b206:	4303      	orrs	r3, r0
 800b208:	4313      	orrs	r3, r2
 800b20a:	430b      	orrs	r3, r1
 800b20c:	e033      	b.n	800b276 <HAL_RTC_SetTime+0xfa>
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 800b20e:	68eb      	ldr	r3, [r5, #12]
 800b210:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b214:	60eb      	str	r3, [r5, #12]
    tickstart = HAL_GetTick();
 800b216:	f7f8 f967 	bl	80034e8 <HAL_GetTick>
  HAL_StatusTypeDef status = HAL_OK;
 800b21a:	4622      	mov	r2, r4
    tickstart = HAL_GetTick();
 800b21c:	4680      	mov	r8, r0
    while (((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800b21e:	e009      	b.n	800b234 <HAL_RTC_SetTime+0xb8>
 800b220:	2a03      	cmp	r2, #3
 800b222:	d00f      	beq.n	800b244 <HAL_RTC_SetTime+0xc8>
      if((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 800b224:	f7f8 f960 	bl	80034e8 <HAL_GetTick>
 800b228:	eba0 0308 	sub.w	r3, r0, r8
 800b22c:	4622      	mov	r2, r4
 800b22e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800b232:	d83a      	bhi.n	800b2aa <HAL_RTC_SetTime+0x12e>
    while (((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800b234:	f8d9 5000 	ldr.w	r5, [r9]
 800b238:	68ec      	ldr	r4, [r5, #12]
 800b23a:	f014 0440 	ands.w	r4, r4, #64	@ 0x40
 800b23e:	d0ef      	beq.n	800b220 <HAL_RTC_SetTime+0xa4>
  if (status == HAL_OK)
 800b240:	2a00      	cmp	r2, #0
 800b242:	d0b3      	beq.n	800b1ac <HAL_RTC_SetTime+0x30>
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b244:	23ff      	movs	r3, #255	@ 0xff
 800b246:	2003      	movs	r0, #3
 800b248:	626b      	str	r3, [r5, #36]	@ 0x24
  __HAL_UNLOCK(hrtc);
 800b24a:	2300      	movs	r3, #0
 800b24c:	f889 3024 	strb.w	r3, [r9, #36]	@ 0x24
}
 800b250:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  __HAL_LOCK(hrtc);
 800b254:	2002      	movs	r0, #2
}
 800b256:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800b25a:	69aa      	ldr	r2, [r5, #24]
 800b25c:	f012 0240 	ands.w	r2, r2, #64	@ 0x40
 800b260:	d02a      	beq.n	800b2b8 <HAL_RTC_SetTime+0x13c>
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800b262:	78fa      	ldrb	r2, [r7, #3]
 800b264:	0592      	lsls	r2, r2, #22
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800b266:	787b      	ldrb	r3, [r7, #1]
      tmpreg = (((uint32_t)(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800b268:	7839      	ldrb	r1, [r7, #0]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800b26a:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800b26c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos)  | \
 800b270:	78b9      	ldrb	r1, [r7, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800b272:	430b      	orrs	r3, r1
      tmpreg = (((uint32_t)(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800b274:	4313      	orrs	r3, r2
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800b276:	4a11      	ldr	r2, [pc, #68]	@ (800b2bc <HAL_RTC_SetTime+0x140>)
    status = RTC_ExitInitMode(hrtc);
 800b278:	4648      	mov	r0, r9
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800b27a:	401a      	ands	r2, r3
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800b27c:	e9d7 3103 	ldrd	r3, r1, [r7, #12]
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800b280:	602a      	str	r2, [r5, #0]
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 800b282:	69aa      	ldr	r2, [r5, #24]
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800b284:	430b      	orrs	r3, r1
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 800b286:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800b28a:	61aa      	str	r2, [r5, #24]
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800b28c:	69aa      	ldr	r2, [r5, #24]
 800b28e:	4313      	orrs	r3, r2
 800b290:	61ab      	str	r3, [r5, #24]
    status = RTC_ExitInitMode(hrtc);
 800b292:	f7ff feb9 	bl	800b008 <RTC_ExitInitMode>
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b296:	f8d9 3000 	ldr.w	r3, [r9]
 800b29a:	22ff      	movs	r2, #255	@ 0xff
 800b29c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (status == HAL_OK)
 800b29e:	2800      	cmp	r0, #0
 800b2a0:	d1d3      	bne.n	800b24a <HAL_RTC_SetTime+0xce>
    hrtc->State = HAL_RTC_STATE_READY;
 800b2a2:	2301      	movs	r3, #1
 800b2a4:	f889 3025 	strb.w	r3, [r9, #37]	@ 0x25
 800b2a8:	e7cf      	b.n	800b24a <HAL_RTC_SetTime+0xce>
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800b2aa:	2303      	movs	r3, #3
        status = HAL_TIMEOUT;
 800b2ac:	461a      	mov	r2, r3
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800b2ae:	f889 3025 	strb.w	r3, [r9, #37]	@ 0x25
 800b2b2:	e7bf      	b.n	800b234 <HAL_RTC_SetTime+0xb8>
        sTime->TimeFormat = 0x00U;
 800b2b4:	70fe      	strb	r6, [r7, #3]
 800b2b6:	e781      	b.n	800b1bc <HAL_RTC_SetTime+0x40>
        sTime->TimeFormat = 0x00U;
 800b2b8:	70fa      	strb	r2, [r7, #3]
 800b2ba:	e7d4      	b.n	800b266 <HAL_RTC_SetTime+0xea>
 800b2bc:	007f7f7f 	.word	0x007f7f7f

0800b2c0 <HAL_RTC_SetDate>:
{
 800b2c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(hrtc);
 800b2c2:	f890 3024 	ldrb.w	r3, [r0, #36]	@ 0x24
 800b2c6:	2b01      	cmp	r3, #1
 800b2c8:	f000 808b 	beq.w	800b3e2 <HAL_RTC_SetDate+0x122>
 800b2cc:	4605      	mov	r5, r0
  hrtc->State = HAL_RTC_STATE_BUSY;
 800b2ce:	2302      	movs	r3, #2
  __HAL_LOCK(hrtc);
 800b2d0:	2001      	movs	r0, #1
  hrtc->State = HAL_RTC_STATE_BUSY;
 800b2d2:	f885 3025 	strb.w	r3, [r5, #37]	@ 0x25
  __HAL_LOCK(hrtc);
 800b2d6:	f885 0024 	strb.w	r0, [r5, #36]	@ 0x24
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800b2da:	780e      	ldrb	r6, [r1, #0]
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800b2dc:	78cb      	ldrb	r3, [r1, #3]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800b2de:	f891 c001 	ldrb.w	ip, [r1, #1]
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800b2e2:	0376      	lsls	r6, r6, #13
                  (((uint32_t)sDate->Date)    << RTC_DR_DU_Pos) | \
 800b2e4:	7888      	ldrb	r0, [r1, #2]
  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800b2e6:	b1f2      	cbz	r2, 800b326 <HAL_RTC_SetDate+0x66>
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800b2e8:	ea46 4403 	orr.w	r4, r6, r3, lsl #16
 800b2ec:	4304      	orrs	r4, r0
 800b2ee:	ea44 240c 	orr.w	r4, r4, ip, lsl #8
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800b2f2:	682a      	ldr	r2, [r5, #0]
 800b2f4:	21ca      	movs	r1, #202	@ 0xca
 800b2f6:	2353      	movs	r3, #83	@ 0x53
 800b2f8:	6251      	str	r1, [r2, #36]	@ 0x24
 800b2fa:	6253      	str	r3, [r2, #36]	@ 0x24
  if ((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U)
 800b2fc:	68d6      	ldr	r6, [r2, #12]
 800b2fe:	f016 0640 	ands.w	r6, r6, #64	@ 0x40
 800b302:	d049      	beq.n	800b398 <HAL_RTC_SetDate+0xd8>
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800b304:	4b39      	ldr	r3, [pc, #228]	@ (800b3ec <HAL_RTC_SetDate+0x12c>)
    status = RTC_ExitInitMode(hrtc);
 800b306:	4628      	mov	r0, r5
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800b308:	4023      	ands	r3, r4
 800b30a:	6053      	str	r3, [r2, #4]
    status = RTC_ExitInitMode(hrtc);
 800b30c:	f7ff fe7c 	bl	800b008 <RTC_ExitInitMode>
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b310:	682b      	ldr	r3, [r5, #0]
 800b312:	22ff      	movs	r2, #255	@ 0xff
 800b314:	625a      	str	r2, [r3, #36]	@ 0x24
  if (status == HAL_OK)
 800b316:	b910      	cbnz	r0, 800b31e <HAL_RTC_SetDate+0x5e>
    hrtc->State = HAL_RTC_STATE_READY;
 800b318:	2301      	movs	r3, #1
 800b31a:	f885 3025 	strb.w	r3, [r5, #37]	@ 0x25
  __HAL_UNLOCK(hrtc);
 800b31e:	2300      	movs	r3, #0
 800b320:	f885 3024 	strb.w	r3, [r5, #36]	@ 0x24
}
 800b324:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800b326:	f01c 0f10 	tst.w	ip, #16
 800b32a:	d052      	beq.n	800b3d2 <HAL_RTC_SetDate+0x112>
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800b32c:	f02c 0c10 	bic.w	ip, ip, #16
  while (bcdlow >= 10U)
 800b330:	2b09      	cmp	r3, #9
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800b332:	f10c 0c0a 	add.w	ip, ip, #10
 800b336:	fa5f fc8c 	uxtb.w	ip, ip
 800b33a:	f881 c001 	strb.w	ip, [r1, #1]
  while (bcdlow >= 10U)
 800b33e:	d952      	bls.n	800b3e6 <HAL_RTC_SetDate+0x126>
  uint32_t bcdhigh = 0U;
 800b340:	2100      	movs	r1, #0
    bcdlow -= 10U;
 800b342:	3b0a      	subs	r3, #10
    bcdhigh++;
 800b344:	3101      	adds	r1, #1
    bcdlow -= 10U;
 800b346:	b2db      	uxtb	r3, r3
  while (bcdlow >= 10U)
 800b348:	2b09      	cmp	r3, #9
 800b34a:	d8fa      	bhi.n	800b342 <HAL_RTC_SetDate+0x82>
  return ((uint8_t)(bcdhigh << 4U) | bcdlow);
 800b34c:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
 800b350:	b2db      	uxtb	r3, r3
  while (bcdlow >= 10U)
 800b352:	f1bc 0f09 	cmp.w	ip, #9
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800b356:	ea4f 4403 	mov.w	r4, r3, lsl #16
  while (bcdlow >= 10U)
 800b35a:	d90c      	bls.n	800b376 <HAL_RTC_SetDate+0xb6>
  uint32_t bcdhigh = 0U;
 800b35c:	2300      	movs	r3, #0
    bcdlow -= 10U;
 800b35e:	f1ac 0c0a 	sub.w	ip, ip, #10
    bcdhigh++;
 800b362:	3301      	adds	r3, #1
    bcdlow -= 10U;
 800b364:	fa5f fc8c 	uxtb.w	ip, ip
  while (bcdlow >= 10U)
 800b368:	f1bc 0f09 	cmp.w	ip, #9
 800b36c:	d8f7      	bhi.n	800b35e <HAL_RTC_SetDate+0x9e>
  return ((uint8_t)(bcdhigh << 4U) | bcdlow);
 800b36e:	ea4c 1303 	orr.w	r3, ip, r3, lsl #4
 800b372:	fa5f fc83 	uxtb.w	ip, r3
  while (bcdlow >= 10U)
 800b376:	2809      	cmp	r0, #9
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800b378:	ea4f 2c0c 	mov.w	ip, ip, lsl #8
  while (bcdlow >= 10U)
 800b37c:	d907      	bls.n	800b38e <HAL_RTC_SetDate+0xce>
    bcdlow -= 10U;
 800b37e:	380a      	subs	r0, #10
    bcdhigh++;
 800b380:	3201      	adds	r2, #1
    bcdlow -= 10U;
 800b382:	b2c0      	uxtb	r0, r0
  while (bcdlow >= 10U)
 800b384:	2809      	cmp	r0, #9
 800b386:	d8fa      	bhi.n	800b37e <HAL_RTC_SetDate+0xbe>
  return ((uint8_t)(bcdhigh << 4U) | bcdlow);
 800b388:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800b38c:	b2d0      	uxtb	r0, r2
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800b38e:	4334      	orrs	r4, r6
 800b390:	ea44 040c 	orr.w	r4, r4, ip
 800b394:	4304      	orrs	r4, r0
 800b396:	e7ac      	b.n	800b2f2 <HAL_RTC_SetDate+0x32>
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 800b398:	68d3      	ldr	r3, [r2, #12]
 800b39a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b39e:	60d3      	str	r3, [r2, #12]
    tickstart = HAL_GetTick();
 800b3a0:	f7f8 f8a2 	bl	80034e8 <HAL_GetTick>
  HAL_StatusTypeDef status = HAL_OK;
 800b3a4:	4631      	mov	r1, r6
    tickstart = HAL_GetTick();
 800b3a6:	4607      	mov	r7, r0
    while (((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800b3a8:	e008      	b.n	800b3bc <HAL_RTC_SetDate+0xfc>
 800b3aa:	2903      	cmp	r1, #3
 800b3ac:	d00d      	beq.n	800b3ca <HAL_RTC_SetDate+0x10a>
      if((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 800b3ae:	f7f8 f89b 	bl	80034e8 <HAL_GetTick>
 800b3b2:	1bc0      	subs	r0, r0, r7
 800b3b4:	4631      	mov	r1, r6
 800b3b6:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 800b3ba:	d80d      	bhi.n	800b3d8 <HAL_RTC_SetDate+0x118>
    while (((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800b3bc:	682a      	ldr	r2, [r5, #0]
 800b3be:	68d6      	ldr	r6, [r2, #12]
 800b3c0:	f016 0640 	ands.w	r6, r6, #64	@ 0x40
 800b3c4:	d0f1      	beq.n	800b3aa <HAL_RTC_SetDate+0xea>
  if (status == HAL_OK)
 800b3c6:	2900      	cmp	r1, #0
 800b3c8:	d09c      	beq.n	800b304 <HAL_RTC_SetDate+0x44>
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b3ca:	23ff      	movs	r3, #255	@ 0xff
 800b3cc:	2003      	movs	r0, #3
 800b3ce:	6253      	str	r3, [r2, #36]	@ 0x24
  if (status == HAL_OK)
 800b3d0:	e7a5      	b.n	800b31e <HAL_RTC_SetDate+0x5e>
  while (bcdlow >= 10U)
 800b3d2:	2b09      	cmp	r3, #9
 800b3d4:	d8b4      	bhi.n	800b340 <HAL_RTC_SetDate+0x80>
 800b3d6:	e7bc      	b.n	800b352 <HAL_RTC_SetDate+0x92>
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800b3d8:	2303      	movs	r3, #3
        status = HAL_TIMEOUT;
 800b3da:	4619      	mov	r1, r3
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800b3dc:	f885 3025 	strb.w	r3, [r5, #37]	@ 0x25
 800b3e0:	e7ec      	b.n	800b3bc <HAL_RTC_SetDate+0xfc>
  __HAL_LOCK(hrtc);
 800b3e2:	2002      	movs	r0, #2
}
 800b3e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800b3e6:	041c      	lsls	r4, r3, #16
  while (bcdlow >= 10U)
 800b3e8:	e7b8      	b.n	800b35c <HAL_RTC_SetDate+0x9c>
 800b3ea:	bf00      	nop
 800b3ec:	00ffff3f 	.word	0x00ffff3f

0800b3f0 <SD_FindSCR.constprop.0>:
  * @brief  Finds the SD card SCR register value.
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
 800b3f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b3f4:	4605      	mov	r5, r0
 800b3f6:	b086      	sub	sp, #24
 800b3f8:	460f      	mov	r7, r1
{
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800b3fa:	f7f8 f875 	bl	80034e8 <HAL_GetTick>
  uint32_t index = 0U;
  uint32_t tempscr[2U] = {0UL, 0UL};
  uint32_t *scr = pSCR;

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800b3fe:	2108      	movs	r1, #8
  uint32_t tickstart = HAL_GetTick();
 800b400:	4606      	mov	r6, r0
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800b402:	6828      	ldr	r0, [r5, #0]
 800b404:	f001 fa26 	bl	800c854 <SDMMC_CmdBlockLength>
  if (errorstate != HAL_SD_ERROR_NONE)
 800b408:	4604      	mov	r4, r0
 800b40a:	b118      	cbz	r0, 800b414 <SD_FindSCR.constprop.0+0x24>
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));

  }

  return HAL_SD_ERROR_NONE;
}
 800b40c:	4620      	mov	r0, r4
 800b40e:	b006      	add	sp, #24
 800b410:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 800b414:	6c69      	ldr	r1, [r5, #68]	@ 0x44
 800b416:	6828      	ldr	r0, [r5, #0]
 800b418:	0409      	lsls	r1, r1, #16
 800b41a:	f001 ff93 	bl	800d344 <SDMMC_CmdAppCommand>
  if (errorstate != HAL_SD_ERROR_NONE)
 800b41e:	4604      	mov	r4, r0
 800b420:	2800      	cmp	r0, #0
 800b422:	d1f3      	bne.n	800b40c <SD_FindSCR.constprop.0+0x1c>
  config.DataLength    = 8U;
 800b424:	f04f 32ff 	mov.w	r2, #4294967295
 800b428:	2308      	movs	r3, #8
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800b42a:	4669      	mov	r1, sp
 800b42c:	6828      	ldr	r0, [r5, #0]
  config.DataLength    = 8U;
 800b42e:	e9cd 2300 	strd	r2, r3, [sp]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800b432:	2230      	movs	r2, #48	@ 0x30
 800b434:	2302      	movs	r3, #2
 800b436:	e9cd 2302 	strd	r2, r3, [sp, #8]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800b43a:	2200      	movs	r2, #0
 800b43c:	2301      	movs	r3, #1
 800b43e:	e9cd 2304 	strd	r2, r3, [sp, #16]
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800b442:	f001 f9f1 	bl	800c828 <SDMMC_ConfigData>
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 800b446:	6828      	ldr	r0, [r5, #0]
 800b448:	f002 f910 	bl	800d66c <SDMMC_CmdSendSCR>
  if (errorstate != HAL_SD_ERROR_NONE)
 800b44c:	4604      	mov	r4, r0
 800b44e:	2800      	cmp	r0, #0
 800b450:	d1dc      	bne.n	800b40c <SD_FindSCR.constprop.0+0x1c>
  uint32_t tempscr[2U] = {0UL, 0UL};
 800b452:	4682      	mov	sl, r0
 800b454:	4681      	mov	r9, r0
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
 800b456:	f240 582a 	movw	r8, #1322	@ 0x52a
 800b45a:	e004      	b.n	800b466 <SD_FindSCR.constprop.0+0x76>
    if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800b45c:	f7f8 f844 	bl	80034e8 <HAL_GetTick>
 800b460:	1b83      	subs	r3, r0, r6
 800b462:	3301      	adds	r3, #1
 800b464:	d024      	beq.n	800b4b0 <SD_FindSCR.constprop.0+0xc0>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
 800b466:	6828      	ldr	r0, [r5, #0]
 800b468:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800b46a:	ea13 0f08 	tst.w	r3, r8
    if ((!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOE)) && (index == 0U))
 800b46e:	6b43      	ldr	r3, [r0, #52]	@ 0x34
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
 800b470:	d10c      	bne.n	800b48c <SD_FindSCR.constprop.0+0x9c>
    if ((!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOE)) && (index == 0U))
 800b472:	0319      	lsls	r1, r3, #12
 800b474:	d4f2      	bmi.n	800b45c <SD_FindSCR.constprop.0+0x6c>
 800b476:	2c00      	cmp	r4, #0
 800b478:	d1f0      	bne.n	800b45c <SD_FindSCR.constprop.0+0x6c>
      tempscr[0] = SDMMC_ReadFIFO(hsd->Instance);
 800b47a:	f001 f9bb 	bl	800c7f4 <SDMMC_ReadFIFO>
 800b47e:	4681      	mov	r9, r0
      tempscr[1] = SDMMC_ReadFIFO(hsd->Instance);
 800b480:	6828      	ldr	r0, [r5, #0]
      index++;
 800b482:	2401      	movs	r4, #1
      tempscr[1] = SDMMC_ReadFIFO(hsd->Instance);
 800b484:	f001 f9b6 	bl	800c7f4 <SDMMC_ReadFIFO>
 800b488:	4682      	mov	sl, r0
      index++;
 800b48a:	e7e7      	b.n	800b45c <SD_FindSCR.constprop.0+0x6c>
  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800b48c:	071a      	lsls	r2, r3, #28
 800b48e:	d416      	bmi.n	800b4be <SD_FindSCR.constprop.0+0xce>
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800b490:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800b492:	079b      	lsls	r3, r3, #30
 800b494:	d40f      	bmi.n	800b4b6 <SD_FindSCR.constprop.0+0xc6>
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800b496:	6b44      	ldr	r4, [r0, #52]	@ 0x34
 800b498:	f014 0420 	ands.w	r4, r4, #32
 800b49c:	d113      	bne.n	800b4c6 <SD_FindSCR.constprop.0+0xd6>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800b49e:	fa9a f28a 	rev.w	r2, sl
 800b4a2:	fa99 f389 	rev.w	r3, r9
 800b4a6:	490a      	ldr	r1, [pc, #40]	@ (800b4d0 <SD_FindSCR.constprop.0+0xe0>)
 800b4a8:	6381      	str	r1, [r0, #56]	@ 0x38
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) | \
 800b4aa:	e9c7 2300 	strd	r2, r3, [r7]
  return HAL_SD_ERROR_NONE;
 800b4ae:	e7ad      	b.n	800b40c <SD_FindSCR.constprop.0+0x1c>
      return HAL_SD_ERROR_TIMEOUT;
 800b4b0:	f04f 4400 	mov.w	r4, #2147483648	@ 0x80000000
 800b4b4:	e7aa      	b.n	800b40c <SD_FindSCR.constprop.0+0x1c>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 800b4b6:	2302      	movs	r3, #2
    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800b4b8:	461c      	mov	r4, r3
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 800b4ba:	6383      	str	r3, [r0, #56]	@ 0x38
    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800b4bc:	e7a6      	b.n	800b40c <SD_FindSCR.constprop.0+0x1c>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 800b4be:	2308      	movs	r3, #8
    return HAL_SD_ERROR_DATA_TIMEOUT;
 800b4c0:	461c      	mov	r4, r3
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 800b4c2:	6383      	str	r3, [r0, #56]	@ 0x38
    return HAL_SD_ERROR_DATA_TIMEOUT;
 800b4c4:	e7a2      	b.n	800b40c <SD_FindSCR.constprop.0+0x1c>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 800b4c6:	2320      	movs	r3, #32
    return HAL_SD_ERROR_RX_OVERRUN;
 800b4c8:	461c      	mov	r4, r3
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 800b4ca:	6383      	str	r3, [r0, #56]	@ 0x38
    return HAL_SD_ERROR_RX_OVERRUN;
 800b4cc:	e79e      	b.n	800b40c <SD_FindSCR.constprop.0+0x1c>
 800b4ce:	bf00      	nop
 800b4d0:	18000f3a 	.word	0x18000f3a

0800b4d4 <HAL_SD_ReadBlocks>:
{
 800b4d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b4d8:	460d      	mov	r5, r1
 800b4da:	b086      	sub	sp, #24
 800b4dc:	4604      	mov	r4, r0
 800b4de:	4691      	mov	r9, r2
 800b4e0:	461f      	mov	r7, r3
 800b4e2:	f8dd 8038 	ldr.w	r8, [sp, #56]	@ 0x38
  uint32_t tickstart = HAL_GetTick();
 800b4e6:	f7f7 ffff 	bl	80034e8 <HAL_GetTick>
  if (NULL == pData)
 800b4ea:	2d00      	cmp	r5, #0
 800b4ec:	d065      	beq.n	800b5ba <HAL_SD_ReadBlocks+0xe6>
  if (hsd->State == HAL_SD_STATE_READY)
 800b4ee:	f894 3030 	ldrb.w	r3, [r4, #48]	@ 0x30
 800b4f2:	2b01      	cmp	r3, #1
 800b4f4:	d152      	bne.n	800b59c <HAL_SD_ReadBlocks+0xc8>
    if ((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800b4f6:	eb09 0307 	add.w	r3, r9, r7
 800b4fa:	6d22      	ldr	r2, [r4, #80]	@ 0x50
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800b4fc:	2100      	movs	r1, #0
    if ((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800b4fe:	4293      	cmp	r3, r2
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800b500:	6361      	str	r1, [r4, #52]	@ 0x34
    if ((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800b502:	d85f      	bhi.n	800b5c4 <HAL_SD_ReadBlocks+0xf0>
    hsd->State = HAL_SD_STATE_BUSY;
 800b504:	2303      	movs	r3, #3
 800b506:	4606      	mov	r6, r0
    hsd->Instance->DCTRL = 0U;
 800b508:	6820      	ldr	r0, [r4, #0]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800b50a:	f04f 0a02 	mov.w	sl, #2
    hsd->State = HAL_SD_STATE_BUSY;
 800b50e:	f884 3030 	strb.w	r3, [r4, #48]	@ 0x30
    if (hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800b512:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
    hsd->Instance->DCTRL = 0U;
 800b514:	62c1      	str	r1, [r0, #44]	@ 0x2c
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 800b516:	4669      	mov	r1, sp
    if (hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800b518:	2b01      	cmp	r3, #1
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800b51a:	f04f 0300 	mov.w	r3, #0
    config.DPSM          = SDMMC_DPSM_DISABLE;
 800b51e:	e9cd 3304 	strd	r3, r3, [sp, #16]
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800b522:	f04f 33ff 	mov.w	r3, #4294967295
      add *= 512U;
 800b526:	bf18      	it	ne
 800b528:	ea4f 2949 	movne.w	r9, r9, lsl #9
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800b52c:	9300      	str	r3, [sp, #0]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 800b52e:	027b      	lsls	r3, r7, #9
 800b530:	9301      	str	r3, [sp, #4]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800b532:	2390      	movs	r3, #144	@ 0x90
 800b534:	e9cd 3a02 	strd	r3, sl, [sp, #8]
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 800b538:	f001 f976 	bl	800c828 <SDMMC_ConfigData>
    __SDMMC_CMDTRANS_ENABLE(hsd->Instance);
 800b53c:	6820      	ldr	r0, [r4, #0]
    if (NumberOfBlocks > 1U)
 800b53e:	2f01      	cmp	r7, #1
    __SDMMC_CMDTRANS_ENABLE(hsd->Instance);
 800b540:	68c3      	ldr	r3, [r0, #12]
 800b542:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b546:	60c3      	str	r3, [r0, #12]
    if (NumberOfBlocks > 1U)
 800b548:	d931      	bls.n	800b5ae <HAL_SD_ReadBlocks+0xda>
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 800b54a:	4649      	mov	r1, r9
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 800b54c:	f8c4 a02c 	str.w	sl, [r4, #44]	@ 0x2c
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 800b550:	f001 fad8 	bl	800cb04 <SDMMC_CmdReadMultiBlock>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b554:	6822      	ldr	r2, [r4, #0]
    if (errorstate != HAL_SD_ERROR_NONE)
 800b556:	2800      	cmp	r0, #0
 800b558:	d139      	bne.n	800b5ce <HAL_SD_ReadBlocks+0xfa>
    dataremaining = config.DataLength;
 800b55a:	f8dd 9004 	ldr.w	r9, [sp, #4]
    while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 800b55e:	e005      	b.n	800b56c <HAL_SD_ReadBlocks+0x98>
      if (((HAL_GetTick() - tickstart) >=  Timeout) || (Timeout == 0U))
 800b560:	f7f7 ffc2 	bl	80034e8 <HAL_GetTick>
 800b564:	1b82      	subs	r2, r0, r6
 800b566:	4542      	cmp	r2, r8
 800b568:	d25c      	bcs.n	800b624 <HAL_SD_ReadBlocks+0x150>
 800b56a:	6822      	ldr	r2, [r4, #0]
    while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 800b56c:	6b53      	ldr	r3, [r2, #52]	@ 0x34
 800b56e:	4610      	mov	r0, r2
 800b570:	f413 7f95 	tst.w	r3, #298	@ 0x12a
 800b574:	d136      	bne.n	800b5e4 <HAL_SD_ReadBlocks+0x110>
      if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) && (dataremaining >= 32U))
 800b576:	6b53      	ldr	r3, [r2, #52]	@ 0x34
 800b578:	041a      	lsls	r2, r3, #16
 800b57a:	d5f1      	bpl.n	800b560 <HAL_SD_ReadBlocks+0x8c>
 800b57c:	f1b9 0f1f 	cmp.w	r9, #31
 800b580:	d9ee      	bls.n	800b560 <HAL_SD_ReadBlocks+0x8c>
 800b582:	f105 0a20 	add.w	sl, r5, #32
 800b586:	e000      	b.n	800b58a <HAL_SD_ReadBlocks+0xb6>
          data = SDMMC_ReadFIFO(hsd->Instance);
 800b588:	6820      	ldr	r0, [r4, #0]
 800b58a:	f001 f933 	bl	800c7f4 <SDMMC_ReadFIFO>
          *tempbuff = (uint8_t)(data & 0xFFU);
 800b58e:	f845 0b04 	str.w	r0, [r5], #4
        for (count = 0U; count < 8U; count++)
 800b592:	45aa      	cmp	sl, r5
 800b594:	d1f8      	bne.n	800b588 <HAL_SD_ReadBlocks+0xb4>
        dataremaining -= 32U;
 800b596:	f1a9 0920 	sub.w	r9, r9, #32
 800b59a:	e7e1      	b.n	800b560 <HAL_SD_ReadBlocks+0x8c>
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 800b59c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b59e:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800b5a2:	6363      	str	r3, [r4, #52]	@ 0x34
    return HAL_ERROR;
 800b5a4:	2301      	movs	r3, #1
}
 800b5a6:	4618      	mov	r0, r3
 800b5a8:	b006      	add	sp, #24
 800b5aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 800b5ae:	2301      	movs	r3, #1
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 800b5b0:	4649      	mov	r1, r9
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 800b5b2:	62e3      	str	r3, [r4, #44]	@ 0x2c
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 800b5b4:	f001 f9fa 	bl	800c9ac <SDMMC_CmdReadSingleBlock>
 800b5b8:	e7cc      	b.n	800b554 <HAL_SD_ReadBlocks+0x80>
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800b5ba:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b5bc:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800b5c0:	6363      	str	r3, [r4, #52]	@ 0x34
    return HAL_ERROR;
 800b5c2:	e7ef      	b.n	800b5a4 <HAL_SD_ReadBlocks+0xd0>
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800b5c4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b5c6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800b5ca:	6363      	str	r3, [r4, #52]	@ 0x34
      return HAL_ERROR;
 800b5cc:	e7ea      	b.n	800b5a4 <HAL_SD_ReadBlocks+0xd0>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b5ce:	4b31      	ldr	r3, [pc, #196]	@ (800b694 <HAL_SD_ReadBlocks+0x1c0>)
      hsd->State = HAL_SD_STATE_READY;
 800b5d0:	2101      	movs	r1, #1
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b5d2:	6393      	str	r3, [r2, #56]	@ 0x38
          hsd->ErrorCode |= errorstate;
 800b5d4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
          hsd->Context = SD_CONTEXT_NONE;
 800b5d6:	2200      	movs	r2, #0
          hsd->ErrorCode |= errorstate;
 800b5d8:	4303      	orrs	r3, r0
 800b5da:	6363      	str	r3, [r4, #52]	@ 0x34
          hsd->State = HAL_SD_STATE_READY;
 800b5dc:	f884 1030 	strb.w	r1, [r4, #48]	@ 0x30
          hsd->Context = SD_CONTEXT_NONE;
 800b5e0:	62e2      	str	r2, [r4, #44]	@ 0x2c
          return HAL_ERROR;
 800b5e2:	e7df      	b.n	800b5a4 <HAL_SD_ReadBlocks+0xd0>
    __SDMMC_CMDTRANS_DISABLE(hsd->Instance);
 800b5e4:	68d3      	ldr	r3, [r2, #12]
 800b5e6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b5ea:	60d3      	str	r3, [r2, #12]
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 800b5ec:	6b53      	ldr	r3, [r2, #52]	@ 0x34
 800b5ee:	05db      	lsls	r3, r3, #23
 800b5f0:	d501      	bpl.n	800b5f6 <HAL_SD_ReadBlocks+0x122>
 800b5f2:	2f01      	cmp	r7, #1
 800b5f4:	d824      	bhi.n	800b640 <HAL_SD_ReadBlocks+0x16c>
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800b5f6:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800b5f8:	f013 0308 	ands.w	r3, r3, #8
 800b5fc:	d133      	bne.n	800b666 <HAL_SD_ReadBlocks+0x192>
    else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800b5fe:	6b42      	ldr	r2, [r0, #52]	@ 0x34
 800b600:	f012 0202 	ands.w	r2, r2, #2
 800b604:	d124      	bne.n	800b650 <HAL_SD_ReadBlocks+0x17c>
    else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800b606:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800b608:	f013 0320 	ands.w	r3, r3, #32
 800b60c:	d037      	beq.n	800b67e <HAL_SD_ReadBlocks+0x1aa>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b60e:	4b21      	ldr	r3, [pc, #132]	@ (800b694 <HAL_SD_ReadBlocks+0x1c0>)
      hsd->State = HAL_SD_STATE_READY;
 800b610:	2101      	movs	r1, #1
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b612:	6383      	str	r3, [r0, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 800b614:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b616:	f043 0320 	orr.w	r3, r3, #32
 800b61a:	6363      	str	r3, [r4, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 800b61c:	f884 1030 	strb.w	r1, [r4, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800b620:	62e2      	str	r2, [r4, #44]	@ 0x2c
      return HAL_ERROR;
 800b622:	e7bf      	b.n	800b5a4 <HAL_SD_ReadBlocks+0xd0>
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b624:	6823      	ldr	r3, [r4, #0]
        hsd->State = HAL_SD_STATE_READY;
 800b626:	2101      	movs	r1, #1
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b628:	481a      	ldr	r0, [pc, #104]	@ (800b694 <HAL_SD_ReadBlocks+0x1c0>)
        hsd->Context = SD_CONTEXT_NONE;
 800b62a:	2200      	movs	r2, #0
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b62c:	6398      	str	r0, [r3, #56]	@ 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 800b62e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b630:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800b634:	6363      	str	r3, [r4, #52]	@ 0x34
        return HAL_TIMEOUT;
 800b636:	2303      	movs	r3, #3
        hsd->State = HAL_SD_STATE_READY;
 800b638:	f884 1030 	strb.w	r1, [r4, #48]	@ 0x30
        hsd->Context = SD_CONTEXT_NONE;
 800b63c:	62e2      	str	r2, [r4, #44]	@ 0x2c
        return HAL_TIMEOUT;
 800b63e:	e7b2      	b.n	800b5a6 <HAL_SD_ReadBlocks+0xd2>
      if (hsd->SdCard.CardType != CARD_SECURED)
 800b640:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800b642:	2b03      	cmp	r3, #3
 800b644:	d0d7      	beq.n	800b5f6 <HAL_SD_ReadBlocks+0x122>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800b646:	f001 fc61 	bl	800cf0c <SDMMC_CmdStopTransfer>
        if (errorstate != HAL_SD_ERROR_NONE)
 800b64a:	b9f0      	cbnz	r0, 800b68a <HAL_SD_ReadBlocks+0x1b6>
          __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b64c:	6820      	ldr	r0, [r4, #0]
 800b64e:	e7d2      	b.n	800b5f6 <HAL_SD_ReadBlocks+0x122>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b650:	4a10      	ldr	r2, [pc, #64]	@ (800b694 <HAL_SD_ReadBlocks+0x1c0>)
      hsd->State = HAL_SD_STATE_READY;
 800b652:	2101      	movs	r1, #1
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b654:	6382      	str	r2, [r0, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800b656:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 800b658:	f042 0202 	orr.w	r2, r2, #2
 800b65c:	6362      	str	r2, [r4, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 800b65e:	f884 1030 	strb.w	r1, [r4, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800b662:	62e3      	str	r3, [r4, #44]	@ 0x2c
      return HAL_ERROR;
 800b664:	e79e      	b.n	800b5a4 <HAL_SD_ReadBlocks+0xd0>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b666:	4b0b      	ldr	r3, [pc, #44]	@ (800b694 <HAL_SD_ReadBlocks+0x1c0>)
      hsd->State = HAL_SD_STATE_READY;
 800b668:	2101      	movs	r1, #1
      hsd->Context = SD_CONTEXT_NONE;
 800b66a:	2200      	movs	r2, #0
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b66c:	6383      	str	r3, [r0, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800b66e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b670:	f043 0308 	orr.w	r3, r3, #8
 800b674:	6363      	str	r3, [r4, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 800b676:	f884 1030 	strb.w	r1, [r4, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800b67a:	62e2      	str	r2, [r4, #44]	@ 0x2c
      return HAL_ERROR;
 800b67c:	e792      	b.n	800b5a4 <HAL_SD_ReadBlocks+0xd0>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800b67e:	4906      	ldr	r1, [pc, #24]	@ (800b698 <HAL_SD_ReadBlocks+0x1c4>)
    hsd->State = HAL_SD_STATE_READY;
 800b680:	2201      	movs	r2, #1
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800b682:	6381      	str	r1, [r0, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 800b684:	f884 2030 	strb.w	r2, [r4, #48]	@ 0x30
    return HAL_OK;
 800b688:	e78d      	b.n	800b5a6 <HAL_SD_ReadBlocks+0xd2>
          __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b68a:	6823      	ldr	r3, [r4, #0]
          hsd->State = HAL_SD_STATE_READY;
 800b68c:	2101      	movs	r1, #1
          __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b68e:	4a01      	ldr	r2, [pc, #4]	@ (800b694 <HAL_SD_ReadBlocks+0x1c0>)
 800b690:	639a      	str	r2, [r3, #56]	@ 0x38
 800b692:	e79f      	b.n	800b5d4 <HAL_SD_ReadBlocks+0x100>
 800b694:	1fe00fff 	.word	0x1fe00fff
 800b698:	18000f3a 	.word	0x18000f3a

0800b69c <HAL_SD_WriteBlocks>:
{
 800b69c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b6a0:	460d      	mov	r5, r1
 800b6a2:	b088      	sub	sp, #32
 800b6a4:	4604      	mov	r4, r0
 800b6a6:	4691      	mov	r9, r2
 800b6a8:	461f      	mov	r7, r3
 800b6aa:	f8dd 8040 	ldr.w	r8, [sp, #64]	@ 0x40
  uint32_t tickstart = HAL_GetTick();
 800b6ae:	f7f7 ff1b 	bl	80034e8 <HAL_GetTick>
  if (NULL == pData)
 800b6b2:	2d00      	cmp	r5, #0
 800b6b4:	d064      	beq.n	800b780 <HAL_SD_WriteBlocks+0xe4>
  if (hsd->State == HAL_SD_STATE_READY)
 800b6b6:	f894 3030 	ldrb.w	r3, [r4, #48]	@ 0x30
 800b6ba:	2b01      	cmp	r3, #1
 800b6bc:	d152      	bne.n	800b764 <HAL_SD_WriteBlocks+0xc8>
    if ((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800b6be:	eb09 0307 	add.w	r3, r9, r7
 800b6c2:	6d22      	ldr	r2, [r4, #80]	@ 0x50
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800b6c4:	2100      	movs	r1, #0
    if ((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800b6c6:	4293      	cmp	r3, r2
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800b6c8:	6361      	str	r1, [r4, #52]	@ 0x34
    if ((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800b6ca:	d85e      	bhi.n	800b78a <HAL_SD_WriteBlocks+0xee>
    hsd->State = HAL_SD_STATE_BUSY;
 800b6cc:	2303      	movs	r3, #3
 800b6ce:	4606      	mov	r6, r0
    hsd->Instance->DCTRL = 0U;
 800b6d0:	6820      	ldr	r0, [r4, #0]
    hsd->State = HAL_SD_STATE_BUSY;
 800b6d2:	f884 3030 	strb.w	r3, [r4, #48]	@ 0x30
    if (hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800b6d6:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
    hsd->Instance->DCTRL = 0U;
 800b6d8:	62c1      	str	r1, [r0, #44]	@ 0x2c
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 800b6da:	a902      	add	r1, sp, #8
    if (hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800b6dc:	2b01      	cmp	r3, #1
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 800b6de:	f04f 0300 	mov.w	r3, #0
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800b6e2:	e9cd 3305 	strd	r3, r3, [sp, #20]
    config.DPSM          = SDMMC_DPSM_DISABLE;
 800b6e6:	9307      	str	r3, [sp, #28]
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800b6e8:	f04f 33ff 	mov.w	r3, #4294967295
      add *= 512U;
 800b6ec:	bf18      	it	ne
 800b6ee:	ea4f 2949 	movne.w	r9, r9, lsl #9
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800b6f2:	9302      	str	r3, [sp, #8]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 800b6f4:	027b      	lsls	r3, r7, #9
 800b6f6:	9303      	str	r3, [sp, #12]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800b6f8:	2390      	movs	r3, #144	@ 0x90
 800b6fa:	9304      	str	r3, [sp, #16]
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 800b6fc:	f001 f894 	bl	800c828 <SDMMC_ConfigData>
    __SDMMC_CMDTRANS_ENABLE(hsd->Instance);
 800b700:	6820      	ldr	r0, [r4, #0]
    if (NumberOfBlocks > 1U)
 800b702:	2f01      	cmp	r7, #1
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 800b704:	4649      	mov	r1, r9
    __SDMMC_CMDTRANS_ENABLE(hsd->Instance);
 800b706:	68c3      	ldr	r3, [r0, #12]
 800b708:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b70c:	60c3      	str	r3, [r0, #12]
    if (NumberOfBlocks > 1U)
 800b70e:	d932      	bls.n	800b776 <HAL_SD_WriteBlocks+0xda>
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 800b710:	2320      	movs	r3, #32
 800b712:	62e3      	str	r3, [r4, #44]	@ 0x2c
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 800b714:	f001 fb4e 	bl	800cdb4 <SDMMC_CmdWriteMultiBlock>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b718:	6822      	ldr	r2, [r4, #0]
    if (errorstate != HAL_SD_ERROR_NONE)
 800b71a:	2800      	cmp	r0, #0
 800b71c:	d13a      	bne.n	800b794 <HAL_SD_WriteBlocks+0xf8>
    dataremaining = config.DataLength;
 800b71e:	f8dd 900c 	ldr.w	r9, [sp, #12]
    while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT |
 800b722:	e005      	b.n	800b730 <HAL_SD_WriteBlocks+0x94>
      if (((HAL_GetTick() - tickstart) >=  Timeout) || (Timeout == 0U))
 800b724:	f7f7 fee0 	bl	80034e8 <HAL_GetTick>
 800b728:	1b82      	subs	r2, r0, r6
 800b72a:	4542      	cmp	r2, r8
 800b72c:	d25d      	bcs.n	800b7ea <HAL_SD_WriteBlocks+0x14e>
 800b72e:	6822      	ldr	r2, [r4, #0]
    while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT |
 800b730:	6b53      	ldr	r3, [r2, #52]	@ 0x34
 800b732:	4610      	mov	r0, r2
 800b734:	f413 7f8d 	tst.w	r3, #282	@ 0x11a
 800b738:	d137      	bne.n	800b7aa <HAL_SD_WriteBlocks+0x10e>
      if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) && (dataremaining >= 32U))
 800b73a:	6b53      	ldr	r3, [r2, #52]	@ 0x34
 800b73c:	045a      	lsls	r2, r3, #17
 800b73e:	d5f1      	bpl.n	800b724 <HAL_SD_WriteBlocks+0x88>
 800b740:	f1b9 0f1f 	cmp.w	r9, #31
 800b744:	d9ee      	bls.n	800b724 <HAL_SD_WriteBlocks+0x88>
 800b746:	f105 0a20 	add.w	sl, r5, #32
 800b74a:	e000      	b.n	800b74e <HAL_SD_WriteBlocks+0xb2>
          (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 800b74c:	6820      	ldr	r0, [r4, #0]
          data |= ((uint32_t)(*tempbuff) << 24U);
 800b74e:	f855 3b04 	ldr.w	r3, [r5], #4
          (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 800b752:	a901      	add	r1, sp, #4
          data |= ((uint32_t)(*tempbuff) << 24U);
 800b754:	9301      	str	r3, [sp, #4]
          (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 800b756:	f001 f851 	bl	800c7fc <SDMMC_WriteFIFO>
        for (count = 0U; count < 8U; count++)
 800b75a:	4555      	cmp	r5, sl
 800b75c:	d1f6      	bne.n	800b74c <HAL_SD_WriteBlocks+0xb0>
        dataremaining -= 32U;
 800b75e:	f1a9 0920 	sub.w	r9, r9, #32
 800b762:	e7df      	b.n	800b724 <HAL_SD_WriteBlocks+0x88>
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 800b764:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b766:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800b76a:	6363      	str	r3, [r4, #52]	@ 0x34
    return HAL_ERROR;
 800b76c:	2301      	movs	r3, #1
}
 800b76e:	4618      	mov	r0, r3
 800b770:	b008      	add	sp, #32
 800b772:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 800b776:	2310      	movs	r3, #16
 800b778:	62e3      	str	r3, [r4, #44]	@ 0x2c
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 800b77a:	f001 fa6f 	bl	800cc5c <SDMMC_CmdWriteSingleBlock>
 800b77e:	e7cb      	b.n	800b718 <HAL_SD_WriteBlocks+0x7c>
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800b780:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b782:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800b786:	6363      	str	r3, [r4, #52]	@ 0x34
    return HAL_ERROR;
 800b788:	e7f0      	b.n	800b76c <HAL_SD_WriteBlocks+0xd0>
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800b78a:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b78c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800b790:	6363      	str	r3, [r4, #52]	@ 0x34
      return HAL_ERROR;
 800b792:	e7eb      	b.n	800b76c <HAL_SD_WriteBlocks+0xd0>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b794:	4b30      	ldr	r3, [pc, #192]	@ (800b858 <HAL_SD_WriteBlocks+0x1bc>)
      hsd->State = HAL_SD_STATE_READY;
 800b796:	2101      	movs	r1, #1
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b798:	6393      	str	r3, [r2, #56]	@ 0x38
          hsd->ErrorCode |= errorstate;
 800b79a:	6b63      	ldr	r3, [r4, #52]	@ 0x34
          hsd->Context = SD_CONTEXT_NONE;
 800b79c:	2200      	movs	r2, #0
          hsd->ErrorCode |= errorstate;
 800b79e:	4303      	orrs	r3, r0
 800b7a0:	6363      	str	r3, [r4, #52]	@ 0x34
          hsd->State = HAL_SD_STATE_READY;
 800b7a2:	f884 1030 	strb.w	r1, [r4, #48]	@ 0x30
          hsd->Context = SD_CONTEXT_NONE;
 800b7a6:	62e2      	str	r2, [r4, #44]	@ 0x2c
          return HAL_ERROR;
 800b7a8:	e7e0      	b.n	800b76c <HAL_SD_WriteBlocks+0xd0>
    __SDMMC_CMDTRANS_DISABLE(hsd->Instance);
 800b7aa:	68d3      	ldr	r3, [r2, #12]
 800b7ac:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b7b0:	60d3      	str	r3, [r2, #12]
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 800b7b2:	6b53      	ldr	r3, [r2, #52]	@ 0x34
 800b7b4:	05db      	lsls	r3, r3, #23
 800b7b6:	d501      	bpl.n	800b7bc <HAL_SD_WriteBlocks+0x120>
 800b7b8:	2f01      	cmp	r7, #1
 800b7ba:	d822      	bhi.n	800b802 <HAL_SD_WriteBlocks+0x166>
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800b7bc:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800b7be:	f013 0308 	ands.w	r3, r3, #8
 800b7c2:	d131      	bne.n	800b828 <HAL_SD_WriteBlocks+0x18c>
    else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800b7c4:	6b42      	ldr	r2, [r0, #52]	@ 0x34
 800b7c6:	f012 0202 	ands.w	r2, r2, #2
 800b7ca:	d122      	bne.n	800b812 <HAL_SD_WriteBlocks+0x176>
    else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR))
 800b7cc:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800b7ce:	f013 0310 	ands.w	r3, r3, #16
 800b7d2:	d035      	beq.n	800b840 <HAL_SD_WriteBlocks+0x1a4>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b7d4:	4b20      	ldr	r3, [pc, #128]	@ (800b858 <HAL_SD_WriteBlocks+0x1bc>)
      hsd->State = HAL_SD_STATE_READY;
 800b7d6:	2101      	movs	r1, #1
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b7d8:	6383      	str	r3, [r0, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 800b7da:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b7dc:	f043 0310 	orr.w	r3, r3, #16
 800b7e0:	6363      	str	r3, [r4, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 800b7e2:	f884 1030 	strb.w	r1, [r4, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800b7e6:	62e2      	str	r2, [r4, #44]	@ 0x2c
      return HAL_ERROR;
 800b7e8:	e7c0      	b.n	800b76c <HAL_SD_WriteBlocks+0xd0>
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b7ea:	6823      	ldr	r3, [r4, #0]
        hsd->State = HAL_SD_STATE_READY;
 800b7ec:	2101      	movs	r1, #1
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b7ee:	481a      	ldr	r0, [pc, #104]	@ (800b858 <HAL_SD_WriteBlocks+0x1bc>)
        hsd->Context = SD_CONTEXT_NONE;
 800b7f0:	2200      	movs	r2, #0
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b7f2:	6398      	str	r0, [r3, #56]	@ 0x38
        hsd->ErrorCode |= errorstate;
 800b7f4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b7f6:	6363      	str	r3, [r4, #52]	@ 0x34
        return HAL_TIMEOUT;
 800b7f8:	2303      	movs	r3, #3
        hsd->State = HAL_SD_STATE_READY;
 800b7fa:	f884 1030 	strb.w	r1, [r4, #48]	@ 0x30
        hsd->Context = SD_CONTEXT_NONE;
 800b7fe:	62e2      	str	r2, [r4, #44]	@ 0x2c
        return HAL_TIMEOUT;
 800b800:	e7b5      	b.n	800b76e <HAL_SD_WriteBlocks+0xd2>
      if (hsd->SdCard.CardType != CARD_SECURED)
 800b802:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800b804:	2b03      	cmp	r3, #3
 800b806:	d0d9      	beq.n	800b7bc <HAL_SD_WriteBlocks+0x120>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800b808:	f001 fb80 	bl	800cf0c <SDMMC_CmdStopTransfer>
        if (errorstate != HAL_SD_ERROR_NONE)
 800b80c:	b9f0      	cbnz	r0, 800b84c <HAL_SD_WriteBlocks+0x1b0>
          __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b80e:	6820      	ldr	r0, [r4, #0]
 800b810:	e7d4      	b.n	800b7bc <HAL_SD_WriteBlocks+0x120>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b812:	4a11      	ldr	r2, [pc, #68]	@ (800b858 <HAL_SD_WriteBlocks+0x1bc>)
      hsd->State = HAL_SD_STATE_READY;
 800b814:	2101      	movs	r1, #1
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b816:	6382      	str	r2, [r0, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800b818:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 800b81a:	f042 0202 	orr.w	r2, r2, #2
 800b81e:	6362      	str	r2, [r4, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 800b820:	f884 1030 	strb.w	r1, [r4, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800b824:	62e3      	str	r3, [r4, #44]	@ 0x2c
      return HAL_ERROR;
 800b826:	e7a1      	b.n	800b76c <HAL_SD_WriteBlocks+0xd0>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b828:	4b0b      	ldr	r3, [pc, #44]	@ (800b858 <HAL_SD_WriteBlocks+0x1bc>)
      hsd->State = HAL_SD_STATE_READY;
 800b82a:	2101      	movs	r1, #1
      hsd->Context = SD_CONTEXT_NONE;
 800b82c:	2200      	movs	r2, #0
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b82e:	6383      	str	r3, [r0, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800b830:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b832:	f043 0308 	orr.w	r3, r3, #8
 800b836:	6363      	str	r3, [r4, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 800b838:	f884 1030 	strb.w	r1, [r4, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800b83c:	62e2      	str	r2, [r4, #44]	@ 0x2c
      return HAL_ERROR;
 800b83e:	e795      	b.n	800b76c <HAL_SD_WriteBlocks+0xd0>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800b840:	4906      	ldr	r1, [pc, #24]	@ (800b85c <HAL_SD_WriteBlocks+0x1c0>)
    hsd->State = HAL_SD_STATE_READY;
 800b842:	2201      	movs	r2, #1
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800b844:	6381      	str	r1, [r0, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 800b846:	f884 2030 	strb.w	r2, [r4, #48]	@ 0x30
    return HAL_OK;
 800b84a:	e790      	b.n	800b76e <HAL_SD_WriteBlocks+0xd2>
          __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b84c:	6823      	ldr	r3, [r4, #0]
          hsd->State = HAL_SD_STATE_READY;
 800b84e:	2101      	movs	r1, #1
          __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b850:	4a01      	ldr	r2, [pc, #4]	@ (800b858 <HAL_SD_WriteBlocks+0x1bc>)
 800b852:	639a      	str	r2, [r3, #56]	@ 0x38
 800b854:	e7a1      	b.n	800b79a <HAL_SD_WriteBlocks+0xfe>
 800b856:	bf00      	nop
 800b858:	1fe00fff 	.word	0x1fe00fff
 800b85c:	18000f3a 	.word	0x18000f3a

0800b860 <HAL_SD_GetCardCSD>:
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800b860:	6dc2      	ldr	r2, [r0, #92]	@ 0x5c
{
 800b862:	4603      	mov	r3, r0
 800b864:	b410      	push	{r4}
  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800b866:	f3c2 6083 	ubfx	r0, r2, #26, #4
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800b86a:	0f94      	lsrs	r4, r2, #30
 800b86c:	700c      	strb	r4, [r1, #0]
  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 800b86e:	f3c2 6401 	ubfx	r4, r2, #24, #2
  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800b872:	7048      	strb	r0, [r1, #1]
  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800b874:	f3c2 4007 	ubfx	r0, r2, #16, #8
  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 800b878:	708c      	strb	r4, [r1, #2]
  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800b87a:	70c8      	strb	r0, [r1, #3]
  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800b87c:	f3c2 2007 	ubfx	r0, r2, #8, #8
  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800b880:	b2d2      	uxtb	r2, r2
  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800b882:	7108      	strb	r0, [r1, #4]
  pCSD->Reserved2 = 0U; /*!< Reserved */
 800b884:	2000      	movs	r0, #0
  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800b886:	714a      	strb	r2, [r1, #5]
  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800b888:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800b88a:	0d14      	lsrs	r4, r2, #20
 800b88c:	80cc      	strh	r4, [r1, #6]
  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 800b88e:	f3c2 4403 	ubfx	r4, r2, #16, #4
 800b892:	720c      	strb	r4, [r1, #8]
  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800b894:	f3c2 34c0 	ubfx	r4, r2, #15, #1
 800b898:	724c      	strb	r4, [r1, #9]
  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 800b89a:	f3c2 3480 	ubfx	r4, r2, #14, #1
 800b89e:	728c      	strb	r4, [r1, #10]
  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800b8a0:	f3c2 3440 	ubfx	r4, r2, #13, #1
 800b8a4:	72cc      	strb	r4, [r1, #11]
  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 800b8a6:	f3c2 3400 	ubfx	r4, r2, #12, #1
 800b8aa:	730c      	strb	r4, [r1, #12]
  pCSD->Reserved2 = 0U; /*!< Reserved */
 800b8ac:	7348      	strb	r0, [r1, #13]
  if (hsd->SdCard.CardType == CARD_SDSC)
 800b8ae:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 800b8b0:	2800      	cmp	r0, #0
 800b8b2:	d16f      	bne.n	800b994 <HAL_SD_GetCardCSD+0x134>
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 800b8b4:	f640 74fc 	movw	r4, #4092	@ 0xffc
 800b8b8:	6e58      	ldr	r0, [r3, #100]	@ 0x64
 800b8ba:	ea04 0282 	and.w	r2, r4, r2, lsl #2
    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 800b8be:	f3c0 64c2 	ubfx	r4, r0, #27, #3
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 800b8c2:	ea42 7290 	orr.w	r2, r2, r0, lsr #30
 800b8c6:	610a      	str	r2, [r1, #16]
    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800b8c8:	f3c0 5242 	ubfx	r2, r0, #21, #3
    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 800b8cc:	750c      	strb	r4, [r1, #20]
    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800b8ce:	f3c0 6402 	ubfx	r4, r0, #24, #3
 800b8d2:	754c      	strb	r4, [r1, #21]
    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800b8d4:	f3c0 4482 	ubfx	r4, r0, #18, #3
    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800b8d8:	758a      	strb	r2, [r1, #22]
    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800b8da:	f3c0 32c2 	ubfx	r2, r0, #15, #3
    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800b8de:	75cc      	strb	r4, [r1, #23]
    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800b8e0:	760a      	strb	r2, [r1, #24]
    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800b8e2:	690c      	ldr	r4, [r1, #16]
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800b8e4:	7e0a      	ldrb	r2, [r1, #24]
    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800b8e6:	3401      	adds	r4, #1
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800b8e8:	f002 0207 	and.w	r2, r2, #7
 800b8ec:	3202      	adds	r2, #2
 800b8ee:	4094      	lsls	r4, r2
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800b8f0:	2201      	movs	r2, #1
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800b8f2:	649c      	str	r4, [r3, #72]	@ 0x48
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800b8f4:	f891 c008 	ldrb.w	ip, [r1, #8]
 800b8f8:	f00c 0c0f 	and.w	ip, ip, #15
 800b8fc:	fa02 f20c 	lsl.w	r2, r2, ip
 800b900:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsd->SdCard.LogBlockNbr = (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 800b902:	0a52      	lsrs	r2, r2, #9
 800b904:	fb04 f202 	mul.w	r2, r4, r2
 800b908:	651a      	str	r2, [r3, #80]	@ 0x50
  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 800b90a:	f3c0 3280 	ubfx	r2, r0, #14, #1
    hsd->SdCard.LogBlockSize = 512U;
 800b90e:	f44f 7400 	mov.w	r4, #512	@ 0x200
 800b912:	655c      	str	r4, [r3, #84]	@ 0x54
  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800b914:	f3c0 14c6 	ubfx	r4, r0, #7, #7
  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 800b918:	764a      	strb	r2, [r1, #25]
  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800b91a:	f000 027f 	and.w	r2, r0, #127	@ 0x7f
  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800b91e:	768c      	strb	r4, [r1, #26]
  pCSD->Reserved3 = 0;
 800b920:	2000      	movs	r0, #0
  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800b922:	76ca      	strb	r2, [r1, #27]
  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800b924:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b926:	0fdc      	lsrs	r4, r3, #31
  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800b928:	f3c3 7241 	ubfx	r2, r3, #29, #2
  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800b92c:	770c      	strb	r4, [r1, #28]
  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800b92e:	f3c3 6482 	ubfx	r4, r3, #26, #3
  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800b932:	774a      	strb	r2, [r1, #29]
  pCSD->MaxWrBlockLen = (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800b934:	f3c3 5283 	ubfx	r2, r3, #22, #4
  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800b938:	778c      	strb	r4, [r1, #30]
  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800b93a:	f3c3 5440 	ubfx	r4, r3, #21, #1
  pCSD->MaxWrBlockLen = (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800b93e:	77ca      	strb	r2, [r1, #31]
  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800b940:	f3c3 4200 	ubfx	r2, r3, #16, #1
  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800b944:	f881 4020 	strb.w	r4, [r1, #32]
  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800b948:	f3c3 34c0 	ubfx	r4, r3, #15, #1
  pCSD->Reserved3 = 0;
 800b94c:	f881 0021 	strb.w	r0, [r1, #33]	@ 0x21
  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800b950:	f881 2022 	strb.w	r2, [r1, #34]	@ 0x22
  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800b954:	f3c3 3280 	ubfx	r2, r3, #14, #1
  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800b958:	f881 4023 	strb.w	r4, [r1, #35]	@ 0x23
  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800b95c:	f3c3 3440 	ubfx	r4, r3, #13, #1
  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800b960:	f881 2024 	strb.w	r2, [r1, #36]	@ 0x24
  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800b964:	f3c3 3200 	ubfx	r2, r3, #12, #1
  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800b968:	f881 4025 	strb.w	r4, [r1, #37]	@ 0x25
  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800b96c:	f3c3 2481 	ubfx	r4, r3, #10, #2
  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800b970:	f881 2026 	strb.w	r2, [r1, #38]	@ 0x26
  pCSD->ECC = (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800b974:	f3c3 2201 	ubfx	r2, r3, #8, #2
  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800b978:	f881 4027 	strb.w	r4, [r1, #39]	@ 0x27
  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800b97c:	f3c3 0346 	ubfx	r3, r3, #1, #7
  pCSD->ECC = (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800b980:	f881 2028 	strb.w	r2, [r1, #40]	@ 0x28
  pCSD->Reserved4 = 1;
 800b984:	2201      	movs	r2, #1
  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800b986:	f881 3029 	strb.w	r3, [r1, #41]	@ 0x29
  pCSD->Reserved4 = 1;
 800b98a:	f881 202a 	strb.w	r2, [r1, #42]	@ 0x2a
}
 800b98e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b992:	4770      	bx	lr
  else if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800b994:	2801      	cmp	r0, #1
 800b996:	d10f      	bne.n	800b9b8 <HAL_SD_GetCardCSD+0x158>
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800b998:	0412      	lsls	r2, r2, #16
 800b99a:	6e58      	ldr	r0, [r3, #100]	@ 0x64
    hsd->SdCard.BlockSize = 512U;
 800b99c:	f44f 7400 	mov.w	r4, #512	@ 0x200
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800b9a0:	f402 127c 	and.w	r2, r2, #4128768	@ 0x3f0000
 800b9a4:	ea42 4210 	orr.w	r2, r2, r0, lsr #16
 800b9a8:	610a      	str	r2, [r1, #16]
    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800b9aa:	690a      	ldr	r2, [r1, #16]
    hsd->SdCard.BlockSize = 512U;
 800b9ac:	64dc      	str	r4, [r3, #76]	@ 0x4c
    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800b9ae:	3201      	adds	r2, #1
 800b9b0:	0292      	lsls	r2, r2, #10
 800b9b2:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800b9b4:	651a      	str	r2, [r3, #80]	@ 0x50
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800b9b6:	e7a8      	b.n	800b90a <HAL_SD_GetCardCSD+0xaa>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b9b8:	681a      	ldr	r2, [r3, #0]
    hsd->State = HAL_SD_STATE_READY;
 800b9ba:	2101      	movs	r1, #1
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b9bc:	4805      	ldr	r0, [pc, #20]	@ (800b9d4 <HAL_SD_GetCardCSD+0x174>)
 800b9be:	6390      	str	r0, [r2, #56]	@ 0x38
    return HAL_ERROR;
 800b9c0:	4608      	mov	r0, r1
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800b9c2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b9c4:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 800b9c8:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 800b9ca:	f883 1030 	strb.w	r1, [r3, #48]	@ 0x30
}
 800b9ce:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b9d2:	4770      	bx	lr
 800b9d4:	1fe00fff 	.word	0x1fe00fff

0800b9d8 <HAL_SD_InitCard>:
{
 800b9d8:	b5f0      	push	{r4, r5, r6, r7, lr}
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 800b9da:	2200      	movs	r2, #0
{
 800b9dc:	b095      	sub	sp, #84	@ 0x54
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 800b9de:	2300      	movs	r3, #0
{
 800b9e0:	4604      	mov	r4, r0
  sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 800b9e2:	2100      	movs	r1, #0
 800b9e4:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 800b9e8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b9ec:	e9cd 2306 	strd	r2, r3, [sp, #24]
  sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 800b9f0:	f7ff f8ea 	bl	800abc8 <HAL_RCCEx_GetPeriphCLKFreq>
  if (sdmmc_clk == 0U)
 800b9f4:	b948      	cbnz	r0, 800ba0a <HAL_SD_InitCard+0x32>
    hsd->State = HAL_SD_STATE_READY;
 800b9f6:	2201      	movs	r2, #1
    hsd->ErrorCode = SDMMC_ERROR_INVALID_PARAMETER;
 800b9f8:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
    hsd->State = HAL_SD_STATE_READY;
 800b9fc:	f884 2030 	strb.w	r2, [r4, #48]	@ 0x30
    hsd->ErrorCode = SDMMC_ERROR_INVALID_PARAMETER;
 800ba00:	6363      	str	r3, [r4, #52]	@ 0x34
    return HAL_ERROR;
 800ba02:	2501      	movs	r5, #1
}
 800ba04:	4628      	mov	r0, r5
 800ba06:	b015      	add	sp, #84	@ 0x54
 800ba08:	bdf0      	pop	{r4, r5, r6, r7, pc}
  Init.ClockDiv = sdmmc_clk / (2U * SD_INIT_FREQ);
 800ba0a:	0a06      	lsrs	r6, r0, #8
 800ba0c:	4b8a      	ldr	r3, [pc, #552]	@ (800bc38 <HAL_SD_InitCard+0x260>)
  (void)SDMMC_Init(hsd->Instance, Init);
 800ba0e:	aa07      	add	r2, sp, #28
 800ba10:	4605      	mov	r5, r0
  Init.ClockDiv = sdmmc_clk / (2U * SD_INIT_FREQ);
 800ba12:	fba3 3606 	umull	r3, r6, r3, r6
  (void)SDMMC_Init(hsd->Instance, Init);
 800ba16:	ab04      	add	r3, sp, #16
  Init.ClockDiv = sdmmc_clk / (2U * SD_INIT_FREQ);
 800ba18:	0936      	lsrs	r6, r6, #4
  (void)SDMMC_Init(hsd->Instance, Init);
 800ba1a:	9608      	str	r6, [sp, #32]
 800ba1c:	e892 0003 	ldmia.w	r2, {r0, r1}
 800ba20:	e88d 0003 	stmia.w	sp, {r0, r1}
 800ba24:	cb0e      	ldmia	r3, {r1, r2, r3}
 800ba26:	6820      	ldr	r0, [r4, #0]
 800ba28:	f000 fec8 	bl	800c7bc <SDMMC_Init>
  (void)SDMMC_PowerState_ON(hsd->Instance);
 800ba2c:	6820      	ldr	r0, [r4, #0]
 800ba2e:	f000 feeb 	bl	800c808 <SDMMC_PowerState_ON>
  if (Init.ClockDiv != 0U)
 800ba32:	4b82      	ldr	r3, [pc, #520]	@ (800bc3c <HAL_SD_InitCard+0x264>)
 800ba34:	429d      	cmp	r5, r3
 800ba36:	d902      	bls.n	800ba3e <HAL_SD_InitCard+0x66>
    sdmmc_clk = sdmmc_clk / (2U * Init.ClockDiv);
 800ba38:	0076      	lsls	r6, r6, #1
 800ba3a:	fbb5 f5f6 	udiv	r5, r5, r6
    HAL_Delay(1U + (74U * 1000U / (sdmmc_clk)));
 800ba3e:	4880      	ldr	r0, [pc, #512]	@ (800bc40 <HAL_SD_InitCard+0x268>)
 800ba40:	fbb0 f0f5 	udiv	r0, r0, r5
 800ba44:	3001      	adds	r0, #1
 800ba46:	f7f7 fd55 	bl	80034f4 <HAL_Delay>
  __IO uint32_t count = 0U;
 800ba4a:	2300      	movs	r3, #0
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800ba4c:	6820      	ldr	r0, [r4, #0]
  __IO uint32_t count = 0U;
 800ba4e:	9303      	str	r3, [sp, #12]
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800ba50:	f001 fc0c 	bl	800d26c <SDMMC_CmdGoIdleState>
  if (errorstate != HAL_SD_ERROR_NONE)
 800ba54:	4605      	mov	r5, r0
 800ba56:	bb70      	cbnz	r0, 800bab6 <HAL_SD_InitCard+0xde>
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800ba58:	6820      	ldr	r0, [r4, #0]
 800ba5a:	f001 fc33 	bl	800d2c4 <SDMMC_CmdOperCond>
  if (errorstate == SDMMC_ERROR_TIMEOUT) /* No response to CMD8 */
 800ba5e:	f1b0 4f00 	cmp.w	r0, #2147483648	@ 0x80000000
 800ba62:	f000 80ce 	beq.w	800bc02 <HAL_SD_InitCard+0x22a>
    hsd->SdCard.CardVersion = CARD_V2_X;
 800ba66:	2301      	movs	r3, #1
 800ba68:	63e3      	str	r3, [r4, #60]	@ 0x3c
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800ba6a:	2100      	movs	r1, #0
 800ba6c:	6820      	ldr	r0, [r4, #0]
 800ba6e:	f001 fc69 	bl	800d344 <SDMMC_CmdAppCommand>
    if (errorstate != HAL_SD_ERROR_NONE)
 800ba72:	bb38      	cbnz	r0, 800bac4 <HAL_SD_InitCard+0xec>
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800ba74:	9b03      	ldr	r3, [sp, #12]
 800ba76:	f64f 76fe 	movw	r6, #65534	@ 0xfffe
 800ba7a:	42b3      	cmp	r3, r6
 800ba7c:	f200 80d3 	bhi.w	800bc26 <HAL_SD_InitCard+0x24e>
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY |
 800ba80:	4f70      	ldr	r7, [pc, #448]	@ (800bc44 <HAL_SD_InitCard+0x26c>)
 800ba82:	e010      	b.n	800baa6 <HAL_SD_InitCard+0xce>
 800ba84:	6820      	ldr	r0, [r4, #0]
 800ba86:	f001 fd09 	bl	800d49c <SDMMC_CmdAppOperCommand>
    if (errorstate != HAL_SD_ERROR_NONE)
 800ba8a:	4601      	mov	r1, r0
 800ba8c:	b9d0      	cbnz	r0, 800bac4 <HAL_SD_InitCard+0xec>
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800ba8e:	6820      	ldr	r0, [r4, #0]
 800ba90:	f000 fec6 	bl	800c820 <SDMMC_GetResponse>
    count++;
 800ba94:	9b03      	ldr	r3, [sp, #12]
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800ba96:	2800      	cmp	r0, #0
    count++;
 800ba98:	f103 0301 	add.w	r3, r3, #1
 800ba9c:	9303      	str	r3, [sp, #12]
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800ba9e:	9b03      	ldr	r3, [sp, #12]
 800baa0:	db13      	blt.n	800baca <HAL_SD_InitCard+0xf2>
 800baa2:	42b3      	cmp	r3, r6
 800baa4:	d811      	bhi.n	800baca <HAL_SD_InitCard+0xf2>
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800baa6:	2100      	movs	r1, #0
 800baa8:	6820      	ldr	r0, [r4, #0]
 800baaa:	f001 fc4b 	bl	800d344 <SDMMC_CmdAppCommand>
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY |
 800baae:	4639      	mov	r1, r7
    if (errorstate != HAL_SD_ERROR_NONE)
 800bab0:	2800      	cmp	r0, #0
 800bab2:	d0e7      	beq.n	800ba84 <HAL_SD_InitCard+0xac>
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800bab4:	4605      	mov	r5, r0
    hsd->State = HAL_SD_STATE_READY;
 800bab6:	2301      	movs	r3, #1
 800bab8:	f884 3030 	strb.w	r3, [r4, #48]	@ 0x30
    hsd->ErrorCode |= errorstate;
 800babc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800babe:	432b      	orrs	r3, r5
 800bac0:	6363      	str	r3, [r4, #52]	@ 0x34
    return HAL_ERROR;
 800bac2:	e79e      	b.n	800ba02 <HAL_SD_InitCard+0x2a>
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800bac4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 800bac8:	e7f5      	b.n	800bab6 <HAL_SD_InitCard+0xde>
  if (count >= SDMMC_MAX_VOLT_TRIAL)
 800baca:	9a03      	ldr	r2, [sp, #12]
 800bacc:	f64f 73fe 	movw	r3, #65534	@ 0xfffe
 800bad0:	429a      	cmp	r2, r3
 800bad2:	f200 80ac 	bhi.w	800bc2e <HAL_SD_InitCard+0x256>
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800bad6:	f010 4f80 	tst.w	r0, #1073741824	@ 0x40000000
 800bada:	bf18      	it	ne
 800badc:	2501      	movne	r5, #1
  uint16_t sd_rca = 0U;
 800bade:	2300      	movs	r3, #0
 800bae0:	63a5      	str	r5, [r4, #56]	@ 0x38
 800bae2:	f8ad 300a 	strh.w	r3, [sp, #10]
  uint32_t tickstart = HAL_GetTick();
 800bae6:	f7f7 fcff 	bl	80034e8 <HAL_GetTick>
 800baea:	4605      	mov	r5, r0
  if (SDMMC_GetPowerState(hsd->Instance) == 0U)
 800baec:	6820      	ldr	r0, [r4, #0]
 800baee:	f000 fe93 	bl	800c818 <SDMMC_GetPowerState>
 800baf2:	b348      	cbz	r0, 800bb48 <HAL_SD_InitCard+0x170>
  if (hsd->SdCard.CardType != CARD_SECURED)
 800baf4:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800baf6:	6820      	ldr	r0, [r4, #0]
  if (hsd->SdCard.CardType != CARD_SECURED)
 800baf8:	2b03      	cmp	r3, #3
 800bafa:	d12e      	bne.n	800bb5a <HAL_SD_InitCard+0x182>
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 800bafc:	2104      	movs	r1, #4
 800bafe:	f000 fe8f 	bl	800c820 <SDMMC_GetResponse>
 800bb02:	4603      	mov	r3, r0
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800bb04:	a909      	add	r1, sp, #36	@ 0x24
 800bb06:	4620      	mov	r0, r4
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 800bb08:	0d1b      	lsrs	r3, r3, #20
 800bb0a:	6423      	str	r3, [r4, #64]	@ 0x40
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800bb0c:	f7ff fea8 	bl	800b860 <HAL_SD_GetCardCSD>
 800bb10:	4605      	mov	r5, r0
 800bb12:	2800      	cmp	r0, #0
 800bb14:	f040 8081 	bne.w	800bc1a <HAL_SD_InitCard+0x242>
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800bb18:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800bb1a:	6820      	ldr	r0, [r4, #0]
 800bb1c:	0409      	lsls	r1, r1, #16
 800bb1e:	f001 faf9 	bl	800d114 <SDMMC_CmdSelDesel>
  if (errorstate != HAL_SD_ERROR_NONE)
 800bb22:	b998      	cbnz	r0, 800bb4c <HAL_SD_InitCard+0x174>
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800bb24:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800bb28:	6820      	ldr	r0, [r4, #0]
 800bb2a:	f000 fe93 	bl	800c854 <SDMMC_CmdBlockLength>
  if (errorstate != HAL_SD_ERROR_NONE)
 800bb2e:	2800      	cmp	r0, #0
 800bb30:	f43f af68 	beq.w	800ba04 <HAL_SD_InitCard+0x2c>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800bb34:	6823      	ldr	r3, [r4, #0]
    hsd->State = HAL_SD_STATE_READY;
 800bb36:	2201      	movs	r2, #1
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800bb38:	4943      	ldr	r1, [pc, #268]	@ (800bc48 <HAL_SD_InitCard+0x270>)
 800bb3a:	6399      	str	r1, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 800bb3c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800bb3e:	4303      	orrs	r3, r0
 800bb40:	6363      	str	r3, [r4, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 800bb42:	f884 2030 	strb.w	r2, [r4, #48]	@ 0x30
    return HAL_ERROR;
 800bb46:	e75c      	b.n	800ba02 <HAL_SD_InitCard+0x2a>
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800bb48:	f04f 6080 	mov.w	r0, #67108864	@ 0x4000000
    hsd->State = HAL_SD_STATE_READY;
 800bb4c:	2301      	movs	r3, #1
 800bb4e:	f884 3030 	strb.w	r3, [r4, #48]	@ 0x30
    hsd->ErrorCode |= errorstate;
 800bb52:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800bb54:	4303      	orrs	r3, r0
 800bb56:	6363      	str	r3, [r4, #52]	@ 0x34
    return HAL_ERROR;
 800bb58:	e753      	b.n	800ba02 <HAL_SD_InitCard+0x2a>
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800bb5a:	f001 fe2d 	bl	800d7b8 <SDMMC_CmdSendCID>
    if (errorstate != HAL_SD_ERROR_NONE)
 800bb5e:	2800      	cmp	r0, #0
 800bb60:	d1f4      	bne.n	800bb4c <HAL_SD_InitCard+0x174>
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800bb62:	4601      	mov	r1, r0
 800bb64:	6820      	ldr	r0, [r4, #0]
 800bb66:	f000 fe5b 	bl	800c820 <SDMMC_GetResponse>
 800bb6a:	4603      	mov	r3, r0
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800bb6c:	2104      	movs	r1, #4
 800bb6e:	6820      	ldr	r0, [r4, #0]
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800bb70:	66e3      	str	r3, [r4, #108]	@ 0x6c
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800bb72:	f000 fe55 	bl	800c820 <SDMMC_GetResponse>
 800bb76:	4603      	mov	r3, r0
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800bb78:	2108      	movs	r1, #8
 800bb7a:	6820      	ldr	r0, [r4, #0]
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800bb7c:	6723      	str	r3, [r4, #112]	@ 0x70
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800bb7e:	f000 fe4f 	bl	800c820 <SDMMC_GetResponse>
 800bb82:	4603      	mov	r3, r0
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800bb84:	210c      	movs	r1, #12
 800bb86:	6820      	ldr	r0, [r4, #0]
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800bb88:	6763      	str	r3, [r4, #116]	@ 0x74
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800bb8a:	f000 fe49 	bl	800c820 <SDMMC_GetResponse>
  if (hsd->SdCard.CardType != CARD_SECURED)
 800bb8e:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800bb90:	67a0      	str	r0, [r4, #120]	@ 0x78
  if (hsd->SdCard.CardType != CARD_SECURED)
 800bb92:	2b03      	cmp	r3, #3
 800bb94:	d04e      	beq.n	800bc34 <HAL_SD_InitCard+0x25c>
      if ((HAL_GetTick() - tickstart) >=  SDMMC_CMDTIMEOUT)
 800bb96:	f241 3687 	movw	r6, #4999	@ 0x1387
 800bb9a:	e008      	b.n	800bbae <HAL_SD_InitCard+0x1d6>
      errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800bb9c:	f001 fe8a 	bl	800d8b4 <SDMMC_CmdSetRelAdd>
      if (errorstate != HAL_SD_ERROR_NONE)
 800bba0:	2800      	cmp	r0, #0
 800bba2:	d1d3      	bne.n	800bb4c <HAL_SD_InitCard+0x174>
      if ((HAL_GetTick() - tickstart) >=  SDMMC_CMDTIMEOUT)
 800bba4:	f7f7 fca0 	bl	80034e8 <HAL_GetTick>
 800bba8:	1b43      	subs	r3, r0, r5
 800bbaa:	42b3      	cmp	r3, r6
 800bbac:	d838      	bhi.n	800bc20 <HAL_SD_InitCard+0x248>
    while (sd_rca == 0U)
 800bbae:	f8bd 300a 	ldrh.w	r3, [sp, #10]
      errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800bbb2:	f10d 010a 	add.w	r1, sp, #10
 800bbb6:	6820      	ldr	r0, [r4, #0]
    while (sd_rca == 0U)
 800bbb8:	2b00      	cmp	r3, #0
 800bbba:	d0ef      	beq.n	800bb9c <HAL_SD_InitCard+0x1c4>
  if (hsd->SdCard.CardType != CARD_SECURED)
 800bbbc:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 800bbbe:	2a03      	cmp	r2, #3
 800bbc0:	d09c      	beq.n	800bafc <HAL_SD_InitCard+0x124>
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800bbc2:	0419      	lsls	r1, r3, #16
    hsd->SdCard.RelCardAdd = sd_rca;
 800bbc4:	6463      	str	r3, [r4, #68]	@ 0x44
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800bbc6:	f001 fe35 	bl	800d834 <SDMMC_CmdSendCSD>
    if (errorstate != HAL_SD_ERROR_NONE)
 800bbca:	2800      	cmp	r0, #0
 800bbcc:	d1be      	bne.n	800bb4c <HAL_SD_InitCard+0x174>
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800bbce:	4601      	mov	r1, r0
 800bbd0:	6820      	ldr	r0, [r4, #0]
 800bbd2:	f000 fe25 	bl	800c820 <SDMMC_GetResponse>
 800bbd6:	4603      	mov	r3, r0
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800bbd8:	2104      	movs	r1, #4
 800bbda:	6820      	ldr	r0, [r4, #0]
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800bbdc:	65e3      	str	r3, [r4, #92]	@ 0x5c
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800bbde:	f000 fe1f 	bl	800c820 <SDMMC_GetResponse>
 800bbe2:	4603      	mov	r3, r0
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800bbe4:	2108      	movs	r1, #8
 800bbe6:	6820      	ldr	r0, [r4, #0]
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800bbe8:	6623      	str	r3, [r4, #96]	@ 0x60
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800bbea:	f000 fe19 	bl	800c820 <SDMMC_GetResponse>
 800bbee:	4603      	mov	r3, r0
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800bbf0:	210c      	movs	r1, #12
 800bbf2:	6820      	ldr	r0, [r4, #0]
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800bbf4:	6663      	str	r3, [r4, #100]	@ 0x64
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800bbf6:	f000 fe13 	bl	800c820 <SDMMC_GetResponse>
 800bbfa:	4603      	mov	r3, r0
 800bbfc:	6820      	ldr	r0, [r4, #0]
 800bbfe:	66a3      	str	r3, [r4, #104]	@ 0x68
 800bc00:	e77c      	b.n	800bafc <HAL_SD_InitCard+0x124>
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800bc02:	6820      	ldr	r0, [r4, #0]
    hsd->SdCard.CardVersion = CARD_V1_X;
 800bc04:	63e5      	str	r5, [r4, #60]	@ 0x3c
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800bc06:	f001 fb31 	bl	800d26c <SDMMC_CmdGoIdleState>
    if (errorstate != HAL_SD_ERROR_NONE)
 800bc0a:	2800      	cmp	r0, #0
 800bc0c:	f47f af52 	bne.w	800bab4 <HAL_SD_InitCard+0xdc>
  if (hsd->SdCard.CardVersion == CARD_V2_X)
 800bc10:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800bc12:	2b01      	cmp	r3, #1
 800bc14:	f47f af2e 	bne.w	800ba74 <HAL_SD_InitCard+0x9c>
 800bc18:	e727      	b.n	800ba6a <HAL_SD_InitCard+0x92>
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800bc1a:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
 800bc1e:	e795      	b.n	800bb4c <HAL_SD_InitCard+0x174>
        return HAL_SD_ERROR_TIMEOUT;
 800bc20:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
  if (errorstate != HAL_SD_ERROR_NONE)
 800bc24:	e792      	b.n	800bb4c <HAL_SD_InitCard+0x174>
  if (count >= SDMMC_MAX_VOLT_TRIAL)
 800bc26:	9b03      	ldr	r3, [sp, #12]
 800bc28:	42b3      	cmp	r3, r6
 800bc2a:	f67f af58 	bls.w	800bade <HAL_SD_InitCard+0x106>
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800bc2e:	f04f 7580 	mov.w	r5, #16777216	@ 0x1000000
 800bc32:	e740      	b.n	800bab6 <HAL_SD_InitCard+0xde>
 800bc34:	6820      	ldr	r0, [r4, #0]
 800bc36:	e761      	b.n	800bafc <HAL_SD_InitCard+0x124>
 800bc38:	014f8b59 	.word	0x014f8b59
 800bc3c:	000c34ff 	.word	0x000c34ff
 800bc40:	00012110 	.word	0x00012110
 800bc44:	c1100000 	.word	0xc1100000
 800bc48:	1fe00fff 	.word	0x1fe00fff

0800bc4c <HAL_SD_GetCardStatus>:
{
 800bc4c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  if (hsd->State == HAL_SD_STATE_BUSY)
 800bc50:	f890 3030 	ldrb.w	r3, [r0, #48]	@ 0x30
{
 800bc54:	b097      	sub	sp, #92	@ 0x5c
  if (hsd->State == HAL_SD_STATE_BUSY)
 800bc56:	2b03      	cmp	r3, #3
 800bc58:	d033      	beq.n	800bcc2 <HAL_SD_GetCardStatus+0x76>
  errorstate = SD_SendSDStatus(hsd, sd_status);
 800bc5a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 800bc5c:	460d      	mov	r5, r1
 800bc5e:	f7f7 fc43 	bl	80034e8 <HAL_GetTick>
  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800bc62:	2100      	movs	r1, #0
  uint32_t tickstart = HAL_GetTick();
 800bc64:	4607      	mov	r7, r0
  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800bc66:	6820      	ldr	r0, [r4, #0]
 800bc68:	f000 fdda 	bl	800c820 <SDMMC_GetResponse>
 800bc6c:	0182      	lsls	r2, r0, #6
 800bc6e:	d410      	bmi.n	800bc92 <HAL_SD_GetCardStatus+0x46>
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 64U);
 800bc70:	2140      	movs	r1, #64	@ 0x40
 800bc72:	6820      	ldr	r0, [r4, #0]
 800bc74:	f000 fdee 	bl	800c854 <SDMMC_CmdBlockLength>
  if (errorstate != HAL_SD_ERROR_NONE)
 800bc78:	4603      	mov	r3, r0
 800bc7a:	b930      	cbnz	r0, 800bc8a <HAL_SD_GetCardStatus+0x3e>
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800bc7c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800bc7e:	6820      	ldr	r0, [r4, #0]
 800bc80:	0409      	lsls	r1, r1, #16
 800bc82:	f001 fb5f 	bl	800d344 <SDMMC_CmdAppCommand>
  if (errorstate != HAL_SD_ERROR_NONE)
 800bc86:	4603      	mov	r3, r0
 800bc88:	b300      	cbz	r0, 800bccc <HAL_SD_GetCardStatus+0x80>
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800bc8a:	6b62      	ldr	r2, [r4, #52]	@ 0x34
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800bc8c:	6820      	ldr	r0, [r4, #0]
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800bc8e:	6362      	str	r2, [r4, #52]	@ 0x34
  if (errorstate != HAL_SD_ERROR_NONE)
 800bc90:	e002      	b.n	800bc98 <HAL_SD_GetCardStatus+0x4c>
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 64U);
 800bc92:	6820      	ldr	r0, [r4, #0]
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800bc94:	f44f 6300 	mov.w	r3, #2048	@ 0x800
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800bc98:	4a54      	ldr	r2, [pc, #336]	@ (800bdec <HAL_SD_GetCardStatus+0x1a0>)
    hsd->State = HAL_SD_STATE_READY;
 800bc9a:	2101      	movs	r1, #1
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800bc9c:	6382      	str	r2, [r0, #56]	@ 0x38
    status = HAL_ERROR;
 800bc9e:	460e      	mov	r6, r1
    hsd->ErrorCode |= errorstate;
 800bca0:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 800bca2:	4313      	orrs	r3, r2
 800bca4:	6363      	str	r3, [r4, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 800bca6:	f884 1030 	strb.w	r1, [r4, #48]	@ 0x30
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800bcaa:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800bcae:	f000 fdd1 	bl	800c854 <SDMMC_CmdBlockLength>
  if (errorstate != HAL_SD_ERROR_NONE)
 800bcb2:	b138      	cbz	r0, 800bcc4 <HAL_SD_GetCardStatus+0x78>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800bcb4:	6822      	ldr	r2, [r4, #0]
    hsd->State = HAL_SD_STATE_READY;
 800bcb6:	2301      	movs	r3, #1
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800bcb8:	494c      	ldr	r1, [pc, #304]	@ (800bdec <HAL_SD_GetCardStatus+0x1a0>)
 800bcba:	6391      	str	r1, [r2, #56]	@ 0x38
    hsd->ErrorCode = errorstate;
 800bcbc:	6360      	str	r0, [r4, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 800bcbe:	f884 3030 	strb.w	r3, [r4, #48]	@ 0x30
    return HAL_ERROR;
 800bcc2:	2601      	movs	r6, #1
}
 800bcc4:	4630      	mov	r0, r6
 800bcc6:	b017      	add	sp, #92	@ 0x5c
 800bcc8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  config.DataLength    = 64U;
 800bccc:	f04f 32ff 	mov.w	r2, #4294967295
 800bcd0:	2340      	movs	r3, #64	@ 0x40
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800bcd2:	4669      	mov	r1, sp
 800bcd4:	6820      	ldr	r0, [r4, #0]
  config.DataLength    = 64U;
 800bcd6:	e9cd 2300 	strd	r2, r3, [sp]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800bcda:	2260      	movs	r2, #96	@ 0x60
 800bcdc:	2302      	movs	r3, #2
 800bcde:	e9cd 2302 	strd	r2, r3, [sp, #8]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800bce2:	2301      	movs	r3, #1
 800bce4:	2200      	movs	r2, #0
 800bce6:	e9cd 2304 	strd	r2, r3, [sp, #16]
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800bcea:	f000 fd9d 	bl	800c828 <SDMMC_ConfigData>
  errorstate = SDMMC_CmdStatusRegister(hsd->Instance);
 800bcee:	6820      	ldr	r0, [r4, #0]
 800bcf0:	f001 feec 	bl	800dacc <SDMMC_CmdStatusRegister>
  if (errorstate != HAL_SD_ERROR_NONE)
 800bcf4:	4603      	mov	r3, r0
 800bcf6:	2800      	cmp	r0, #0
 800bcf8:	d1c7      	bne.n	800bc8a <HAL_SD_GetCardStatus+0x3e>
  uint32_t *pData = pSDstatus;
 800bcfa:	ae06      	add	r6, sp, #24
 800bcfc:	e004      	b.n	800bd08 <HAL_SD_GetCardStatus+0xbc>
    if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800bcfe:	f7f7 fbf3 	bl	80034e8 <HAL_GetTick>
 800bd02:	1bc0      	subs	r0, r0, r7
 800bd04:	3001      	adds	r0, #1
 800bd06:	d012      	beq.n	800bd2e <HAL_SD_GetCardStatus+0xe2>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 800bd08:	6820      	ldr	r0, [r4, #0]
 800bd0a:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800bd0c:	f413 7f95 	tst.w	r3, #298	@ 0x12a
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF))
 800bd10:	6b43      	ldr	r3, [r0, #52]	@ 0x34
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 800bd12:	d110      	bne.n	800bd36 <HAL_SD_GetCardStatus+0xea>
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF))
 800bd14:	041b      	lsls	r3, r3, #16
 800bd16:	d5f2      	bpl.n	800bcfe <HAL_SD_GetCardStatus+0xb2>
 800bd18:	f106 0820 	add.w	r8, r6, #32
 800bd1c:	e000      	b.n	800bd20 <HAL_SD_GetCardStatus+0xd4>
        *pData = SDMMC_ReadFIFO(hsd->Instance);
 800bd1e:	6820      	ldr	r0, [r4, #0]
 800bd20:	f000 fd68 	bl	800c7f4 <SDMMC_ReadFIFO>
 800bd24:	f846 0b04 	str.w	r0, [r6], #4
      for (count = 0U; count < 8U; count++)
 800bd28:	4546      	cmp	r6, r8
 800bd2a:	d1f8      	bne.n	800bd1e <HAL_SD_GetCardStatus+0xd2>
 800bd2c:	e7e7      	b.n	800bcfe <HAL_SD_GetCardStatus+0xb2>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800bd2e:	6820      	ldr	r0, [r4, #0]
 800bd30:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800bd34:	e7b0      	b.n	800bc98 <HAL_SD_GetCardStatus+0x4c>
  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800bd36:	0719      	lsls	r1, r3, #28
 800bd38:	d451      	bmi.n	800bdde <HAL_SD_GetCardStatus+0x192>
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800bd3a:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800bd3c:	079a      	lsls	r2, r3, #30
 800bd3e:	d450      	bmi.n	800bde2 <HAL_SD_GetCardStatus+0x196>
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800bd40:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800bd42:	069b      	lsls	r3, r3, #26
 800bd44:	d50a      	bpl.n	800bd5c <HAL_SD_GetCardStatus+0x110>
 800bd46:	e04e      	b.n	800bde6 <HAL_SD_GetCardStatus+0x19a>
    *pData = SDMMC_ReadFIFO(hsd->Instance);
 800bd48:	f000 fd54 	bl	800c7f4 <SDMMC_ReadFIFO>
 800bd4c:	f846 0b04 	str.w	r0, [r6], #4
    if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800bd50:	f7f7 fbca 	bl	80034e8 <HAL_GetTick>
 800bd54:	1bc0      	subs	r0, r0, r7
 800bd56:	3001      	adds	r0, #1
 800bd58:	d0e9      	beq.n	800bd2e <HAL_SD_GetCardStatus+0xe2>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800bd5a:	6820      	ldr	r0, [r4, #0]
  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
 800bd5c:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800bd5e:	f413 5380 	ands.w	r3, r3, #4096	@ 0x1000
 800bd62:	d1f1      	bne.n	800bd48 <HAL_SD_GetCardStatus+0xfc>
    pStatus->DataBusWidth = (uint8_t)((sd_status[0] & 0xC0U) >> 6U);
 800bd64:	9906      	ldr	r1, [sp, #24]
  HAL_StatusTypeDef status = HAL_OK;
 800bd66:	461e      	mov	r6, r3
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800bd68:	4a21      	ldr	r2, [pc, #132]	@ (800bdf0 <HAL_SD_GetCardStatus+0x1a4>)
 800bd6a:	6382      	str	r2, [r0, #56]	@ 0x38
    pStatus->CardType = (uint16_t)(((sd_status[0] & 0x00FF0000U) >> 8U) | ((sd_status[0] & 0xFF000000U) >> 24U));
 800bd6c:	0a0a      	lsrs	r2, r1, #8
    pStatus->EraseSize = (uint16_t)(((sd_status[2] & 0xFF000000U) >> 16U) | (sd_status[3] & 0xFFU));
 800bd6e:	e9dd c308 	ldrd	ip, r3, [sp, #32]
    pStatus->CardType = (uint16_t)(((sd_status[0] & 0x00FF0000U) >> 8U) | ((sd_status[0] & 0xFF000000U) >> 24U));
 800bd72:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
    pStatus->EraseSize = (uint16_t)(((sd_status[2] & 0xFF000000U) >> 16U) | (sd_status[3] & 0xFFU));
 800bd76:	ea4f 471c 	mov.w	r7, ip, lsr #16
    pStatus->CardType = (uint16_t)(((sd_status[0] & 0x00FF0000U) >> 8U) | ((sd_status[0] & 0xFF000000U) >> 24U));
 800bd7a:	ea42 6211 	orr.w	r2, r2, r1, lsr #24
    pStatus->EraseSize = (uint16_t)(((sd_status[2] & 0xFF000000U) >> 16U) | (sd_status[3] & 0xFFU));
 800bd7e:	fa5f f883 	uxtb.w	r8, r3
 800bd82:	f027 07ff 	bic.w	r7, r7, #255	@ 0xff
    pStatus->CardType = (uint16_t)(((sd_status[0] & 0x00FF0000U) >> 8U) | ((sd_status[0] & 0xFF000000U) >> 24U));
 800bd86:	fa1f f982 	uxth.w	r9, r2
 800bd8a:	9a07      	ldr	r2, [sp, #28]
    pStatus->EraseSize = (uint16_t)(((sd_status[2] & 0xFF000000U) >> 16U) | (sd_status[3] & 0xFFU));
 800bd8c:	ea47 0708 	orr.w	r7, r7, r8
    pStatus->DataBusWidth = (uint8_t)((sd_status[0] & 0xC0U) >> 6U);
 800bd90:	f3c1 1881 	ubfx	r8, r1, #6, #2
 800bd94:	fa92 fe82 	rev.w	lr, r2
    pStatus->SecuredMode = (uint8_t)((sd_status[0] & 0x20U) >> 5U);
 800bd98:	f3c1 1140 	ubfx	r1, r1, #5, #1
    pStatus->SpeedClass = (uint8_t)(sd_status[2] & 0xFFU);
 800bd9c:	fa5f f28c 	uxtb.w	r2, ip
    pStatus->DataBusWidth = (uint8_t)((sd_status[0] & 0xC0U) >> 6U);
 800bda0:	f885 8000 	strb.w	r8, [r5]
    pStatus->SecuredMode = (uint8_t)((sd_status[0] & 0x20U) >> 5U);
 800bda4:	7069      	strb	r1, [r5, #1]
    pStatus->CardType = (uint16_t)(((sd_status[0] & 0x00FF0000U) >> 8U) | ((sd_status[0] & 0xFF000000U) >> 24U));
 800bda6:	f8a5 9002 	strh.w	r9, [r5, #2]
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800bdaa:	f8c5 e004 	str.w	lr, [r5, #4]
    pStatus->SpeedClass = (uint8_t)(sd_status[2] & 0xFFU);
 800bdae:	722a      	strb	r2, [r5, #8]
    pStatus->PerformanceMove = (uint8_t)((sd_status[2] & 0xFF00U) >> 8U);
 800bdb0:	f3cc 2207 	ubfx	r2, ip, #8, #8
 800bdb4:	726a      	strb	r2, [r5, #9]
    pStatus->AllocationUnitSize = (uint8_t)((sd_status[2] & 0xF00000U) >> 20U);
 800bdb6:	f3cc 5203 	ubfx	r2, ip, #20, #4
 800bdba:	72aa      	strb	r2, [r5, #10]
    pStatus->EraseTimeout = (uint8_t)((sd_status[3] & 0xFC00U) >> 10U);
 800bdbc:	f3c3 2285 	ubfx	r2, r3, #10, #6
    pStatus->EraseSize = (uint16_t)(((sd_status[2] & 0xFF000000U) >> 16U) | (sd_status[3] & 0xFFU));
 800bdc0:	81af      	strh	r7, [r5, #12]
    pStatus->EraseTimeout = (uint8_t)((sd_status[3] & 0xFC00U) >> 10U);
 800bdc2:	73aa      	strb	r2, [r5, #14]
    pStatus->EraseOffset = (uint8_t)((sd_status[3] & 0x0300U) >> 8U);
 800bdc4:	f3c3 2201 	ubfx	r2, r3, #8, #2
 800bdc8:	73ea      	strb	r2, [r5, #15]
    pStatus->UhsSpeedGrade = (uint8_t)((sd_status[3] & 0x00F0U) >> 4U);
 800bdca:	f3c3 1203 	ubfx	r2, r3, #4, #4
    pStatus->UhsAllocationUnitSize = (uint8_t)(sd_status[3] & 0x000FU) ;
 800bdce:	f003 030f 	and.w	r3, r3, #15
    pStatus->UhsSpeedGrade = (uint8_t)((sd_status[3] & 0x00F0U) >> 4U);
 800bdd2:	742a      	strb	r2, [r5, #16]
    pStatus->UhsAllocationUnitSize = (uint8_t)(sd_status[3] & 0x000FU) ;
 800bdd4:	746b      	strb	r3, [r5, #17]
    pStatus->VideoSpeedClass = (uint8_t)((sd_status[4] & 0xFF000000U) >> 24U);
 800bdd6:	f89d 302b 	ldrb.w	r3, [sp, #43]	@ 0x2b
 800bdda:	74ab      	strb	r3, [r5, #18]
 800bddc:	e765      	b.n	800bcaa <HAL_SD_GetCardStatus+0x5e>
    return HAL_SD_ERROR_DATA_TIMEOUT;
 800bdde:	2308      	movs	r3, #8
 800bde0:	e75a      	b.n	800bc98 <HAL_SD_GetCardStatus+0x4c>
    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800bde2:	2302      	movs	r3, #2
 800bde4:	e758      	b.n	800bc98 <HAL_SD_GetCardStatus+0x4c>
    return HAL_SD_ERROR_RX_OVERRUN;
 800bde6:	2320      	movs	r3, #32
 800bde8:	e756      	b.n	800bc98 <HAL_SD_GetCardStatus+0x4c>
 800bdea:	bf00      	nop
 800bdec:	1fe00fff 	.word	0x1fe00fff
 800bdf0:	18000f3a 	.word	0x18000f3a

0800bdf4 <HAL_SD_GetCardInfo>:
{
 800bdf4:	b5f0      	push	{r4, r5, r6, r7, lr}
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800bdf6:	e9d0 e30e 	ldrd	lr, r3, [r0, #56]	@ 0x38
 800bdfa:	e9d0 7610 	ldrd	r7, r6, [r0, #64]	@ 0x40
 800bdfe:	e9d0 5412 	ldrd	r5, r4, [r0, #72]	@ 0x48
 800be02:	e9d0 2014 	ldrd	r2, r0, [r0, #80]	@ 0x50
 800be06:	e9c1 e300 	strd	lr, r3, [r1]
 800be0a:	e9c1 2006 	strd	r2, r0, [r1, #24]
 800be0e:	e9c1 7602 	strd	r7, r6, [r1, #8]
}
 800be12:	2000      	movs	r0, #0
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800be14:	e9c1 5404 	strd	r5, r4, [r1, #16]
}
 800be18:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800be1a:	bf00      	nop

0800be1c <HAL_SD_ConfigWideBusOperation>:
  hsd->State = HAL_SD_STATE_BUSY;
 800be1c:	2203      	movs	r2, #3
  if (hsd->SdCard.CardType != CARD_SECURED)
 800be1e:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 800be20:	4293      	cmp	r3, r2
{
 800be22:	b530      	push	{r4, r5, lr}
 800be24:	4604      	mov	r4, r0
 800be26:	b089      	sub	sp, #36	@ 0x24
 800be28:	460d      	mov	r5, r1
  hsd->State = HAL_SD_STATE_BUSY;
 800be2a:	f880 2030 	strb.w	r2, [r0, #48]	@ 0x30
  if (hsd->SdCard.CardType != CARD_SECURED)
 800be2e:	d041      	beq.n	800beb4 <HAL_SD_ConfigWideBusOperation+0x98>
    if (WideMode == SDMMC_BUS_WIDE_8B)
 800be30:	f5b1 4f00 	cmp.w	r1, #32768	@ 0x8000
 800be34:	d03e      	beq.n	800beb4 <HAL_SD_ConfigWideBusOperation+0x98>
    else if (WideMode == SDMMC_BUS_WIDE_4B)
 800be36:	f5b1 4f80 	cmp.w	r1, #16384	@ 0x4000
 800be3a:	d07e      	beq.n	800bf3a <HAL_SD_ConfigWideBusOperation+0x11e>
    else if (WideMode == SDMMC_BUS_WIDE_1B)
 800be3c:	2900      	cmp	r1, #0
 800be3e:	d05d      	beq.n	800befc <HAL_SD_ConfigWideBusOperation+0xe0>
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800be40:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800be42:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800be46:	6343      	str	r3, [r0, #52]	@ 0x34
  if (hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800be48:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800be4a:	2b00      	cmp	r3, #0
 800be4c:	d139      	bne.n	800bec2 <HAL_SD_ConfigWideBusOperation+0xa6>
    sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 800be4e:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 800be52:	2100      	movs	r1, #0
 800be54:	f7fe feb8 	bl	800abc8 <HAL_RCCEx_GetPeriphCLKFreq>
    if (sdmmc_clk != 0U)
 800be58:	2800      	cmp	r0, #0
 800be5a:	d048      	beq.n	800beee <HAL_SD_ConfigWideBusOperation+0xd2>
      Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800be5c:	6922      	ldr	r2, [r4, #16]
      if (hsd->Init.ClockDiv >= (sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ)))
 800be5e:	4b50      	ldr	r3, [pc, #320]	@ (800bfa0 <HAL_SD_ConfigWideBusOperation+0x184>)
      Init.ClockEdge           = hsd->Init.ClockEdge;
 800be60:	6861      	ldr	r1, [r4, #4]
      Init.BusWide             = WideMode;
 800be62:	9504      	str	r5, [sp, #16]
      Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800be64:	9205      	str	r2, [sp, #20]
      if (hsd->Init.ClockDiv >= (sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ)))
 800be66:	fba3 5300 	umull	r5, r3, r3, r0
 800be6a:	6962      	ldr	r2, [r4, #20]
      Init.ClockEdge           = hsd->Init.ClockEdge;
 800be6c:	9102      	str	r1, [sp, #8]
      if (hsd->Init.ClockDiv >= (sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ)))
 800be6e:	ebb2 6f13 	cmp.w	r2, r3, lsr #24
      Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800be72:	68a1      	ldr	r1, [r4, #8]
      if (hsd->Init.ClockDiv >= (sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ)))
 800be74:	ea4f 6513 	mov.w	r5, r3, lsr #24
      Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800be78:	9103      	str	r1, [sp, #12]
      if (hsd->Init.ClockDiv >= (sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ)))
 800be7a:	d20e      	bcs.n	800be9a <HAL_SD_ConfigWideBusOperation+0x7e>
      else if (hsd->SdCard.CardSpeed == CARD_ULTRA_HIGH_SPEED)
 800be7c:	6da1      	ldr	r1, [r4, #88]	@ 0x58
 800be7e:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 800be82:	d00a      	beq.n	800be9a <HAL_SD_ConfigWideBusOperation+0x7e>
      else if (hsd->SdCard.CardSpeed == CARD_HIGH_SPEED)
 800be84:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 800be88:	d079      	beq.n	800bf7e <HAL_SD_ConfigWideBusOperation+0x162>
        if (hsd->Init.ClockDiv == 0U)
 800be8a:	b112      	cbz	r2, 800be92 <HAL_SD_ConfigWideBusOperation+0x76>
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_NORMAL_SPEED_FREQ)
 800be8c:	0053      	lsls	r3, r2, #1
 800be8e:	fbb0 f0f3 	udiv	r0, r0, r3
 800be92:	4b44      	ldr	r3, [pc, #272]	@ (800bfa4 <HAL_SD_ConfigWideBusOperation+0x188>)
 800be94:	4298      	cmp	r0, r3
 800be96:	bf88      	it	hi
 800be98:	462a      	movhi	r2, r5
      (void)SDMMC_Init(hsd->Instance, Init);
 800be9a:	a905      	add	r1, sp, #20
        Init.ClockDiv = hsd->Init.ClockDiv;
 800be9c:	9206      	str	r2, [sp, #24]
      (void)SDMMC_Init(hsd->Instance, Init);
 800be9e:	ab02      	add	r3, sp, #8
  HAL_StatusTypeDef status = HAL_OK;
 800bea0:	2500      	movs	r5, #0
      (void)SDMMC_Init(hsd->Instance, Init);
 800bea2:	c903      	ldmia	r1, {r0, r1}
 800bea4:	e88d 0003 	stmia.w	sp, {r0, r1}
 800bea8:	cb0e      	ldmia	r3, {r1, r2, r3}
 800beaa:	6820      	ldr	r0, [r4, #0]
 800beac:	f000 fc86 	bl	800c7bc <SDMMC_Init>
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800beb0:	6820      	ldr	r0, [r4, #0]
 800beb2:	e00a      	b.n	800beca <HAL_SD_ConfigWideBusOperation+0xae>
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800beb4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800beb6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800beba:	6363      	str	r3, [r4, #52]	@ 0x34
  if (hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800bebc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800bebe:	2b00      	cmp	r3, #0
 800bec0:	d0c5      	beq.n	800be4e <HAL_SD_ConfigWideBusOperation+0x32>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800bec2:	6820      	ldr	r0, [r4, #0]
    status = HAL_ERROR;
 800bec4:	2501      	movs	r5, #1
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800bec6:	4b38      	ldr	r3, [pc, #224]	@ (800bfa8 <HAL_SD_ConfigWideBusOperation+0x18c>)
 800bec8:	6383      	str	r3, [r0, #56]	@ 0x38
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800beca:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800bece:	f000 fcc1 	bl	800c854 <SDMMC_CmdBlockLength>
  if (errorstate != HAL_SD_ERROR_NONE)
 800bed2:	b130      	cbz	r0, 800bee2 <HAL_SD_ConfigWideBusOperation+0xc6>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800bed4:	6823      	ldr	r3, [r4, #0]
    status = HAL_ERROR;
 800bed6:	2501      	movs	r5, #1
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800bed8:	4a33      	ldr	r2, [pc, #204]	@ (800bfa8 <HAL_SD_ConfigWideBusOperation+0x18c>)
 800beda:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 800bedc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800bede:	4303      	orrs	r3, r0
 800bee0:	6363      	str	r3, [r4, #52]	@ 0x34
  hsd->State = HAL_SD_STATE_READY;
 800bee2:	2301      	movs	r3, #1
}
 800bee4:	4628      	mov	r0, r5
  hsd->State = HAL_SD_STATE_READY;
 800bee6:	f884 3030 	strb.w	r3, [r4, #48]	@ 0x30
}
 800beea:	b009      	add	sp, #36	@ 0x24
 800beec:	bd30      	pop	{r4, r5, pc}
      hsd->ErrorCode |= SDMMC_ERROR_INVALID_PARAMETER;
 800beee:	6b63      	ldr	r3, [r4, #52]	@ 0x34
    status = HAL_ERROR;
 800bef0:	2501      	movs	r5, #1
      (void)SDMMC_Init(hsd->Instance, Init);
 800bef2:	6820      	ldr	r0, [r4, #0]
      hsd->ErrorCode |= SDMMC_ERROR_INVALID_PARAMETER;
 800bef4:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800bef8:	6363      	str	r3, [r4, #52]	@ 0x34
      status = HAL_ERROR;
 800befa:	e7e6      	b.n	800beca <HAL_SD_ConfigWideBusOperation+0xae>
  uint32_t scr[2U] = {0UL, 0UL};
 800befc:	2200      	movs	r2, #0
 800befe:	2300      	movs	r3, #0
  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800bf00:	6800      	ldr	r0, [r0, #0]
  uint32_t scr[2U] = {0UL, 0UL};
 800bf02:	e9cd 2302 	strd	r2, r3, [sp, #8]
  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800bf06:	f000 fc8b 	bl	800c820 <SDMMC_GetResponse>
 800bf0a:	0182      	lsls	r2, r0, #6
 800bf0c:	d434      	bmi.n	800bf78 <HAL_SD_ConfigWideBusOperation+0x15c>
  errorstate = SD_FindSCR(hsd, scr);
 800bf0e:	a902      	add	r1, sp, #8
 800bf10:	4620      	mov	r0, r4
 800bf12:	f7ff fa6d 	bl	800b3f0 <SD_FindSCR.constprop.0>
  if (errorstate != HAL_SD_ERROR_NONE)
 800bf16:	b960      	cbnz	r0, 800bf32 <HAL_SD_ConfigWideBusOperation+0x116>
  if ((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800bf18:	9b03      	ldr	r3, [sp, #12]
 800bf1a:	03db      	lsls	r3, r3, #15
 800bf1c:	d535      	bpl.n	800bf8a <HAL_SD_ConfigWideBusOperation+0x16e>
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800bf1e:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800bf20:	6820      	ldr	r0, [r4, #0]
 800bf22:	0409      	lsls	r1, r1, #16
 800bf24:	f001 fa0e 	bl	800d344 <SDMMC_CmdAppCommand>
    if (errorstate != HAL_SD_ERROR_NONE)
 800bf28:	b918      	cbnz	r0, 800bf32 <HAL_SD_ConfigWideBusOperation+0x116>
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 800bf2a:	4601      	mov	r1, r0
 800bf2c:	6820      	ldr	r0, [r4, #0]
 800bf2e:	f001 faf1 	bl	800d514 <SDMMC_CmdBusWidth>
      hsd->ErrorCode |= errorstate;
 800bf32:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800bf34:	4303      	orrs	r3, r0
 800bf36:	6363      	str	r3, [r4, #52]	@ 0x34
 800bf38:	e7c0      	b.n	800bebc <HAL_SD_ConfigWideBusOperation+0xa0>
  uint32_t scr[2U] = {0UL, 0UL};
 800bf3a:	2200      	movs	r2, #0
 800bf3c:	2300      	movs	r3, #0
  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800bf3e:	2100      	movs	r1, #0
 800bf40:	6800      	ldr	r0, [r0, #0]
  uint32_t scr[2U] = {0UL, 0UL};
 800bf42:	e9cd 2302 	strd	r2, r3, [sp, #8]
  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800bf46:	f000 fc6b 	bl	800c820 <SDMMC_GetResponse>
 800bf4a:	0180      	lsls	r0, r0, #6
 800bf4c:	d414      	bmi.n	800bf78 <HAL_SD_ConfigWideBusOperation+0x15c>
  errorstate = SD_FindSCR(hsd, scr);
 800bf4e:	a902      	add	r1, sp, #8
 800bf50:	4620      	mov	r0, r4
 800bf52:	f7ff fa4d 	bl	800b3f0 <SD_FindSCR.constprop.0>
  if (errorstate != HAL_SD_ERROR_NONE)
 800bf56:	2800      	cmp	r0, #0
 800bf58:	d1eb      	bne.n	800bf32 <HAL_SD_ConfigWideBusOperation+0x116>
  if ((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800bf5a:	9b03      	ldr	r3, [sp, #12]
 800bf5c:	0359      	lsls	r1, r3, #13
 800bf5e:	d514      	bpl.n	800bf8a <HAL_SD_ConfigWideBusOperation+0x16e>
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800bf60:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800bf62:	6820      	ldr	r0, [r4, #0]
 800bf64:	0409      	lsls	r1, r1, #16
 800bf66:	f001 f9ed 	bl	800d344 <SDMMC_CmdAppCommand>
    if (errorstate != HAL_SD_ERROR_NONE)
 800bf6a:	2800      	cmp	r0, #0
 800bf6c:	d1e1      	bne.n	800bf32 <HAL_SD_ConfigWideBusOperation+0x116>
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800bf6e:	2102      	movs	r1, #2
 800bf70:	6820      	ldr	r0, [r4, #0]
 800bf72:	f001 facf 	bl	800d514 <SDMMC_CmdBusWidth>
    if (errorstate != HAL_SD_ERROR_NONE)
 800bf76:	e7dc      	b.n	800bf32 <HAL_SD_ConfigWideBusOperation+0x116>
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800bf78:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800bf7c:	e7d9      	b.n	800bf32 <HAL_SD_ConfigWideBusOperation+0x116>
        if (hsd->Init.ClockDiv == 0U)
 800bf7e:	b93a      	cbnz	r2, 800bf90 <HAL_SD_ConfigWideBusOperation+0x174>
          if (sdmmc_clk > SD_HIGH_SPEED_FREQ)
 800bf80:	490a      	ldr	r1, [pc, #40]	@ (800bfac <HAL_SD_ConfigWideBusOperation+0x190>)
 800bf82:	4288      	cmp	r0, r1
 800bf84:	d989      	bls.n	800be9a <HAL_SD_ConfigWideBusOperation+0x7e>
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 800bf86:	0e5a      	lsrs	r2, r3, #25
 800bf88:	e787      	b.n	800be9a <HAL_SD_ConfigWideBusOperation+0x7e>
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800bf8a:	f04f 6080 	mov.w	r0, #67108864	@ 0x4000000
 800bf8e:	e7d0      	b.n	800bf32 <HAL_SD_ConfigWideBusOperation+0x116>
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_HIGH_SPEED_FREQ)
 800bf90:	0051      	lsls	r1, r2, #1
 800bf92:	fbb0 f1f1 	udiv	r1, r0, r1
 800bf96:	4805      	ldr	r0, [pc, #20]	@ (800bfac <HAL_SD_ConfigWideBusOperation+0x190>)
 800bf98:	4281      	cmp	r1, r0
 800bf9a:	f67f af7e 	bls.w	800be9a <HAL_SD_ConfigWideBusOperation+0x7e>
 800bf9e:	e7f2      	b.n	800bf86 <HAL_SD_ConfigWideBusOperation+0x16a>
 800bfa0:	55e63b89 	.word	0x55e63b89
 800bfa4:	017d7840 	.word	0x017d7840
 800bfa8:	1fe00fff 	.word	0x1fe00fff
 800bfac:	02faf080 	.word	0x02faf080

0800bfb0 <HAL_SD_Init>:
{
 800bfb0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bfb2:	b087      	sub	sp, #28
  if (hsd == NULL)
 800bfb4:	b168      	cbz	r0, 800bfd2 <HAL_SD_Init+0x22>
  if (hsd->State == HAL_SD_STATE_RESET)
 800bfb6:	f890 3030 	ldrb.w	r3, [r0, #48]	@ 0x30
 800bfba:	4604      	mov	r4, r0
 800bfbc:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 800bfc0:	2b00      	cmp	r3, #0
 800bfc2:	d044      	beq.n	800c04e <HAL_SD_Init+0x9e>
  hsd->State = HAL_SD_STATE_PROGRAMMING;
 800bfc4:	2304      	movs	r3, #4
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800bfc6:	4620      	mov	r0, r4
  hsd->State = HAL_SD_STATE_PROGRAMMING;
 800bfc8:	f884 3030 	strb.w	r3, [r4, #48]	@ 0x30
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800bfcc:	f7ff fd04 	bl	800b9d8 <HAL_SD_InitCard>
 800bfd0:	b118      	cbz	r0, 800bfda <HAL_SD_Init+0x2a>
    return HAL_ERROR;
 800bfd2:	2601      	movs	r6, #1
}
 800bfd4:	4630      	mov	r0, r6
 800bfd6:	b007      	add	sp, #28
 800bfd8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if (HAL_SD_GetCardStatus(hsd, &CardStatus) != HAL_OK)
 800bfda:	a901      	add	r1, sp, #4
 800bfdc:	4620      	mov	r0, r4
 800bfde:	f7ff fe35 	bl	800bc4c <HAL_SD_GetCardStatus>
 800bfe2:	2800      	cmp	r0, #0
 800bfe4:	d1f5      	bne.n	800bfd2 <HAL_SD_Init+0x22>
  if ((hsd->SdCard.CardType == CARD_SDHC_SDXC) && ((speedgrade != 0U) || (unitsize != 0U)))
 800bfe6:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
  speedgrade = CardStatus.UhsSpeedGrade;
 800bfe8:	f89d 3014 	ldrb.w	r3, [sp, #20]
  if ((hsd->SdCard.CardType == CARD_SDHC_SDXC) && ((speedgrade != 0U) || (unitsize != 0U)))
 800bfec:	2901      	cmp	r1, #1
  unitsize = CardStatus.UhsAllocationUnitSize;
 800bfee:	f89d 2015 	ldrb.w	r2, [sp, #21]
  speedgrade = CardStatus.UhsSpeedGrade;
 800bff2:	b2db      	uxtb	r3, r3
  unitsize = CardStatus.UhsAllocationUnitSize;
 800bff4:	b2d2      	uxtb	r2, r2
  if ((hsd->SdCard.CardType == CARD_SDHC_SDXC) && ((speedgrade != 0U) || (unitsize != 0U)))
 800bff6:	d02e      	beq.n	800c056 <HAL_SD_Init+0xa6>
 800bff8:	4603      	mov	r3, r0
  if (HAL_SD_ConfigWideBusOperation(hsd, hsd->Init.BusWide) != HAL_OK)
 800bffa:	68e1      	ldr	r1, [r4, #12]
 800bffc:	4620      	mov	r0, r4
    hsd->SdCard.CardSpeed = CARD_ULTRA_HIGH_SPEED;
 800bffe:	65a3      	str	r3, [r4, #88]	@ 0x58
  if (HAL_SD_ConfigWideBusOperation(hsd, hsd->Init.BusWide) != HAL_OK)
 800c000:	f7ff ff0c 	bl	800be1c <HAL_SD_ConfigWideBusOperation>
 800c004:	4606      	mov	r6, r0
 800c006:	2800      	cmp	r0, #0
 800c008:	d1e3      	bne.n	800bfd2 <HAL_SD_Init+0x22>
  tickstart = HAL_GetTick();
 800c00a:	f7f7 fa6d 	bl	80034e8 <HAL_GetTick>
 800c00e:	4607      	mov	r7, r0
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 800c010:	e007      	b.n	800c022 <HAL_SD_Init+0x72>
    hsd->ErrorCode |= errorstate;
 800c012:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c014:	4303      	orrs	r3, r0
 800c016:	6363      	str	r3, [r4, #52]	@ 0x34
    if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800c018:	f7f7 fa66 	bl	80034e8 <HAL_GetTick>
 800c01c:	1bc3      	subs	r3, r0, r7
 800c01e:	3301      	adds	r3, #1
 800c020:	d020      	beq.n	800c064 <HAL_SD_Init+0xb4>
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800c022:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800c024:	6820      	ldr	r0, [r4, #0]
 800c026:	0409      	lsls	r1, r1, #16
 800c028:	f001 fca4 	bl	800d974 <SDMMC_CmdSendStatus>
  if (errorstate != HAL_SD_ERROR_NONE)
 800c02c:	4605      	mov	r5, r0
 800c02e:	2800      	cmp	r0, #0
 800c030:	d1ef      	bne.n	800c012 <HAL_SD_Init+0x62>
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800c032:	6820      	ldr	r0, [r4, #0]
 800c034:	4629      	mov	r1, r5
 800c036:	f000 fbf3 	bl	800c820 <SDMMC_GetResponse>
  cardstate = ((resp1 >> 9U) & 0x0FU);
 800c03a:	f3c0 2043 	ubfx	r0, r0, #9, #4
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 800c03e:	2804      	cmp	r0, #4
 800c040:	d1ea      	bne.n	800c018 <HAL_SD_Init+0x68>
  hsd->State = HAL_SD_STATE_READY;
 800c042:	2301      	movs	r3, #1
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800c044:	6365      	str	r5, [r4, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800c046:	62e5      	str	r5, [r4, #44]	@ 0x2c
  hsd->State = HAL_SD_STATE_READY;
 800c048:	f884 3030 	strb.w	r3, [r4, #48]	@ 0x30
  return HAL_OK;
 800c04c:	e7c2      	b.n	800bfd4 <HAL_SD_Init+0x24>
    hsd->Lock = HAL_UNLOCKED;
 800c04e:	7602      	strb	r2, [r0, #24]
    HAL_SD_MspInit(hsd);
 800c050:	f7f6 fefc 	bl	8002e4c <HAL_SD_MspInit>
 800c054:	e7b6      	b.n	800bfc4 <HAL_SD_Init+0x14>
  if ((hsd->SdCard.CardType == CARD_SDHC_SDXC) && ((speedgrade != 0U) || (unitsize != 0U)))
 800c056:	4313      	orrs	r3, r2
 800c058:	bf14      	ite	ne
 800c05a:	f44f 7300 	movne.w	r3, #512	@ 0x200
 800c05e:	f44f 7380 	moveq.w	r3, #256	@ 0x100
 800c062:	e7ca      	b.n	800bffa <HAL_SD_Init+0x4a>
      hsd->ErrorCode = HAL_SD_ERROR_TIMEOUT;
 800c064:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
      hsd->State = HAL_SD_STATE_READY;
 800c068:	2301      	movs	r3, #1
      return HAL_TIMEOUT;
 800c06a:	2603      	movs	r6, #3
      hsd->ErrorCode = HAL_SD_ERROR_TIMEOUT;
 800c06c:	6362      	str	r2, [r4, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 800c06e:	f884 3030 	strb.w	r3, [r4, #48]	@ 0x30
      return HAL_TIMEOUT;
 800c072:	e7af      	b.n	800bfd4 <HAL_SD_Init+0x24>

0800c074 <HAL_SD_GetCardState>:
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800c074:	6c41      	ldr	r1, [r0, #68]	@ 0x44
{
 800c076:	b510      	push	{r4, lr}
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800c078:	0409      	lsls	r1, r1, #16
{
 800c07a:	4604      	mov	r4, r0
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800c07c:	6800      	ldr	r0, [r0, #0]
 800c07e:	f001 fc79 	bl	800d974 <SDMMC_CmdSendStatus>
  if (errorstate != HAL_SD_ERROR_NONE)
 800c082:	4601      	mov	r1, r0
 800c084:	b120      	cbz	r0, 800c090 <HAL_SD_GetCardState+0x1c>
    hsd->ErrorCode |= errorstate;
 800c086:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c088:	2000      	movs	r0, #0
 800c08a:	430b      	orrs	r3, r1
 800c08c:	6363      	str	r3, [r4, #52]	@ 0x34
}
 800c08e:	bd10      	pop	{r4, pc}
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800c090:	6820      	ldr	r0, [r4, #0]
 800c092:	f000 fbc5 	bl	800c820 <SDMMC_GetResponse>
  cardstate = ((resp1 >> 9U) & 0x0FU);
 800c096:	f3c0 2043 	ubfx	r0, r0, #9, #4
}
 800c09a:	bd10      	pop	{r4, pc}

0800c09c <SPI_CloseTransfer>:
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
  uint32_t itflag = hspi->Instance->SR;
 800c09c:	6803      	ldr	r3, [r0, #0]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 800c09e:	492c      	ldr	r1, [pc, #176]	@ (800c150 <SPI_CloseTransfer+0xb4>)
  uint32_t itflag = hspi->Instance->SR;
 800c0a0:	695a      	ldr	r2, [r3, #20]
{
 800c0a2:	b410      	push	{r4}
  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800c0a4:	699c      	ldr	r4, [r3, #24]
 800c0a6:	f044 0408 	orr.w	r4, r4, #8
 800c0aa:	619c      	str	r4, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800c0ac:	699c      	ldr	r4, [r3, #24]
 800c0ae:	f044 0410 	orr.w	r4, r4, #16
 800c0b2:	619c      	str	r4, [r3, #24]
  __HAL_SPI_DISABLE(hspi);
 800c0b4:	681c      	ldr	r4, [r3, #0]
 800c0b6:	f024 0401 	bic.w	r4, r4, #1
 800c0ba:	601c      	str	r4, [r3, #0]
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 800c0bc:	691c      	ldr	r4, [r3, #16]
 800c0be:	4021      	ands	r1, r4
 800c0c0:	6119      	str	r1, [r3, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800c0c2:	6899      	ldr	r1, [r3, #8]
 800c0c4:	f421 4140 	bic.w	r1, r1, #49152	@ 0xc000
 800c0c8:	6099      	str	r1, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800c0ca:	f890 1081 	ldrb.w	r1, [r0, #129]	@ 0x81
 800c0ce:	2904      	cmp	r1, #4
 800c0d0:	d001      	beq.n	800c0d6 <SPI_CloseTransfer+0x3a>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 800c0d2:	0691      	lsls	r1, r2, #26
 800c0d4:	d430      	bmi.n	800c138 <SPI_CloseTransfer+0x9c>
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800c0d6:	f890 1081 	ldrb.w	r1, [r0, #129]	@ 0x81
 800c0da:	2903      	cmp	r1, #3
 800c0dc:	d001      	beq.n	800c0e2 <SPI_CloseTransfer+0x46>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 800c0de:	0654      	lsls	r4, r2, #25
 800c0e0:	d41f      	bmi.n	800c122 <SPI_CloseTransfer+0x86>
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 800c0e2:	0591      	lsls	r1, r2, #22
 800c0e4:	d509      	bpl.n	800c0fa <SPI_CloseTransfer+0x5e>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800c0e6:	f8d0 1084 	ldr.w	r1, [r0, #132]	@ 0x84
 800c0ea:	f041 0101 	orr.w	r1, r1, #1
 800c0ee:	f8c0 1084 	str.w	r1, [r0, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800c0f2:	6999      	ldr	r1, [r3, #24]
 800c0f4:	f441 7100 	orr.w	r1, r1, #512	@ 0x200
 800c0f8:	6199      	str	r1, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 800c0fa:	05d2      	lsls	r2, r2, #23
 800c0fc:	d509      	bpl.n	800c112 <SPI_CloseTransfer+0x76>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800c0fe:	f8d0 2084 	ldr.w	r2, [r0, #132]	@ 0x84
 800c102:	f042 0208 	orr.w	r2, r2, #8
 800c106:	f8c0 2084 	str.w	r2, [r0, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 800c10a:	699a      	ldr	r2, [r3, #24]
 800c10c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800c110:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 800c112:	2300      	movs	r3, #0
  hspi->RxXferCount = (uint16_t)0UL;
}
 800c114:	f85d 4b04 	ldr.w	r4, [sp], #4
  hspi->TxXferCount = (uint16_t)0UL;
 800c118:	f8a0 3062 	strh.w	r3, [r0, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 800c11c:	f8a0 306a 	strh.w	r3, [r0, #106]	@ 0x6a
}
 800c120:	4770      	bx	lr
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800c122:	f8d0 1084 	ldr.w	r1, [r0, #132]	@ 0x84
 800c126:	f041 0104 	orr.w	r1, r1, #4
 800c12a:	f8c0 1084 	str.w	r1, [r0, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800c12e:	6999      	ldr	r1, [r3, #24]
 800c130:	f041 0140 	orr.w	r1, r1, #64	@ 0x40
 800c134:	6199      	str	r1, [r3, #24]
 800c136:	e7d4      	b.n	800c0e2 <SPI_CloseTransfer+0x46>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800c138:	f8d0 1084 	ldr.w	r1, [r0, #132]	@ 0x84
 800c13c:	f041 0180 	orr.w	r1, r1, #128	@ 0x80
 800c140:	f8c0 1084 	str.w	r1, [r0, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800c144:	6999      	ldr	r1, [r3, #24]
 800c146:	f041 0120 	orr.w	r1, r1, #32
 800c14a:	6199      	str	r1, [r3, #24]
 800c14c:	e7c3      	b.n	800c0d6 <SPI_CloseTransfer+0x3a>
 800c14e:	bf00      	nop
 800c150:	fffffc90 	.word	0xfffffc90

0800c154 <HAL_SPI_Init>:
  if (hspi == NULL)
 800c154:	2800      	cmp	r0, #0
 800c156:	f000 80c8 	beq.w	800c2ea <HAL_SPI_Init+0x196>
{
 800c15a:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c15e:	4604      	mov	r4, r0
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800c160:	4b67      	ldr	r3, [pc, #412]	@ (800c300 <HAL_SPI_Init+0x1ac>)
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800c162:	2000      	movs	r0, #0
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800c164:	6822      	ldr	r2, [r4, #0]
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800c166:	68e1      	ldr	r1, [r4, #12]
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800c168:	429a      	cmp	r2, r3
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800c16a:	62a0      	str	r0, [r4, #40]	@ 0x28
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800c16c:	d016      	beq.n	800c19c <HAL_SPI_Init+0x48>
 800c16e:	f5a3 4378 	sub.w	r3, r3, #63488	@ 0xf800
 800c172:	429a      	cmp	r2, r3
 800c174:	d012      	beq.n	800c19c <HAL_SPI_Init+0x48>
 800c176:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800c17a:	429a      	cmp	r2, r3
 800c17c:	f000 80ad 	beq.w	800c2da <HAL_SPI_Init+0x186>
 800c180:	290f      	cmp	r1, #15
 800c182:	d808      	bhi.n	800c196 <HAL_SPI_Init+0x42>
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800c184:	6be5      	ldr	r5, [r4, #60]	@ 0x3c

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800c186:	f101 0308 	add.w	r3, r1, #8
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800c18a:	0968      	lsrs	r0, r5, #5
  data_size = (data_size + 7UL) / 8UL;
 800c18c:	08db      	lsrs	r3, r3, #3

  return data_size * fifo_threashold;
 800c18e:	fb00 3303 	mla	r3, r0, r3, r3
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800c192:	2b08      	cmp	r3, #8
 800c194:	d90a      	bls.n	800c1ac <HAL_SPI_Init+0x58>
    return HAL_ERROR;
 800c196:	2001      	movs	r0, #1
}
 800c198:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800c19c:	4b58      	ldr	r3, [pc, #352]	@ (800c300 <HAL_SPI_Init+0x1ac>)
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800c19e:	6be5      	ldr	r5, [r4, #60]	@ 0x3c
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800c1a0:	429a      	cmp	r2, r3
 800c1a2:	d06d      	beq.n	800c280 <HAL_SPI_Init+0x12c>
 800c1a4:	f5a3 4378 	sub.w	r3, r3, #63488	@ 0xf800
 800c1a8:	429a      	cmp	r2, r3
 800c1aa:	d069      	beq.n	800c280 <HAL_SPI_Init+0x12c>
  if (hspi->State == HAL_SPI_STATE_RESET)
 800c1ac:	f894 3081 	ldrb.w	r3, [r4, #129]	@ 0x81
 800c1b0:	f003 06ff 	and.w	r6, r3, #255	@ 0xff
 800c1b4:	2b00      	cmp	r3, #0
 800c1b6:	d071      	beq.n	800c29c <HAL_SPI_Init+0x148>
 800c1b8:	f04f 0800 	mov.w	r8, #0
  hspi->State = HAL_SPI_STATE_BUSY;
 800c1bc:	2302      	movs	r3, #2
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800c1be:	6860      	ldr	r0, [r4, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800c1c0:	f8d4 e038 	ldr.w	lr, [r4, #56]	@ 0x38
  hspi->State = HAL_SPI_STATE_BUSY;
 800c1c4:	f884 3081 	strb.w	r3, [r4, #129]	@ 0x81
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800c1c8:	f400 0980 	and.w	r9, r0, #4194304	@ 0x400000
  __HAL_SPI_DISABLE(hspi);
 800c1cc:	6813      	ldr	r3, [r2, #0]
 800c1ce:	f023 0301 	bic.w	r3, r3, #1
 800c1d2:	6013      	str	r3, [r2, #0]
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 800c1d4:	6893      	ldr	r3, [r2, #8]
 800c1d6:	f403 1cf8 	and.w	ip, r3, #2031616	@ 0x1f0000
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800c1da:	69a3      	ldr	r3, [r4, #24]
 800c1dc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800c1e0:	d067      	beq.n	800c2b2 <HAL_SPI_Init+0x15e>
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800c1e2:	f1b9 0f00 	cmp.w	r9, #0
 800c1e6:	d001      	beq.n	800c1ec <HAL_SPI_Init+0x98>
 800c1e8:	2906      	cmp	r1, #6
 800c1ea:	d86f      	bhi.n	800c2cc <HAL_SPI_Init+0x178>
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 800c1ec:	6817      	ldr	r7, [r2, #0]
 800c1ee:	f427 7780 	bic.w	r7, r7, #256	@ 0x100
 800c1f2:	6017      	str	r7, [r2, #0]
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800c1f4:	4303      	orrs	r3, r0
 800c1f6:	6b67      	ldr	r7, [r4, #52]	@ 0x34
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800c1f8:	ea41 0108 	orr.w	r1, r1, r8
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800c1fc:	ea43 030e 	orr.w	r3, r3, lr
 800c200:	433b      	orrs	r3, r7
 800c202:	6a67      	ldr	r7, [r4, #36]	@ 0x24
 800c204:	433b      	orrs	r3, r7
 800c206:	6927      	ldr	r7, [r4, #16]
 800c208:	433b      	orrs	r3, r7
 800c20a:	6967      	ldr	r7, [r4, #20]
 800c20c:	433b      	orrs	r3, r7
 800c20e:	6a27      	ldr	r7, [r4, #32]
 800c210:	433b      	orrs	r3, r7
 800c212:	6ce7      	ldr	r7, [r4, #76]	@ 0x4c
 800c214:	433b      	orrs	r3, r7
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800c216:	69e7      	ldr	r7, [r4, #28]
 800c218:	4339      	orrs	r1, r7
 800c21a:	4329      	orrs	r1, r5
 800c21c:	ea41 010c 	orr.w	r1, r1, ip
 800c220:	6091      	str	r1, [r2, #8]
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800c222:	68a1      	ldr	r1, [r4, #8]
 800c224:	430b      	orrs	r3, r1
 800c226:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800c228:	430b      	orrs	r3, r1
 800c22a:	6da1      	ldr	r1, [r4, #88]	@ 0x58
 800c22c:	430b      	orrs	r3, r1
 800c22e:	60d3      	str	r3, [r2, #12]
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800c230:	b9c0      	cbnz	r0, 800c264 <HAL_SPI_Init+0x110>
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800c232:	6893      	ldr	r3, [r2, #8]
 800c234:	f423 53c0 	bic.w	r3, r3, #6144	@ 0x1800
 800c238:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800c23c:	6093      	str	r3, [r2, #8]
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 800c23e:	6893      	ldr	r3, [r2, #8]
 800c240:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800c244:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800c248:	6093      	str	r3, [r2, #8]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800c24a:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 800c24c:	f023 0301 	bic.w	r3, r3, #1
 800c250:	6513      	str	r3, [r2, #80]	@ 0x50
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800c252:	2300      	movs	r3, #0
  hspi->State     = HAL_SPI_STATE_READY;
 800c254:	2201      	movs	r2, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800c256:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
  return HAL_OK;
 800c25a:	4618      	mov	r0, r3
  hspi->State     = HAL_SPI_STATE_READY;
 800c25c:	f884 2081 	strb.w	r2, [r4, #129]	@ 0x81
}
 800c260:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800c264:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 800c266:	f023 0301 	bic.w	r3, r3, #1
 800c26a:	6513      	str	r3, [r2, #80]	@ 0x50
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800c26c:	f1b9 0f00 	cmp.w	r9, #0
 800c270:	d0ef      	beq.n	800c252 <HAL_SPI_Init+0xfe>
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800c272:	68d3      	ldr	r3, [r2, #12]
 800c274:	6d61      	ldr	r1, [r4, #84]	@ 0x54
 800c276:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c27a:	430b      	orrs	r3, r1
 800c27c:	60d3      	str	r3, [r2, #12]
 800c27e:	e7e8      	b.n	800c252 <HAL_SPI_Init+0xfe>
  data_size = (data_size + 7UL) / 8UL;
 800c280:	f101 0308 	add.w	r3, r1, #8
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800c284:	0968      	lsrs	r0, r5, #5
  data_size = (data_size + 7UL) / 8UL;
 800c286:	08db      	lsrs	r3, r3, #3
  return data_size * fifo_threashold;
 800c288:	fb00 3303 	mla	r3, r0, r3, r3
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800c28c:	2b10      	cmp	r3, #16
 800c28e:	d882      	bhi.n	800c196 <HAL_SPI_Init+0x42>
  if (hspi->State == HAL_SPI_STATE_RESET)
 800c290:	f894 3081 	ldrb.w	r3, [r4, #129]	@ 0x81
 800c294:	f003 06ff 	and.w	r6, r3, #255	@ 0xff
 800c298:	2b00      	cmp	r3, #0
 800c29a:	d18d      	bne.n	800c1b8 <HAL_SPI_Init+0x64>
    HAL_SPI_MspInit(hspi);
 800c29c:	4620      	mov	r0, r4
    hspi->Lock = HAL_UNLOCKED;
 800c29e:	f884 6080 	strb.w	r6, [r4, #128]	@ 0x80
    HAL_SPI_MspInit(hspi);
 800c2a2:	f7f6 fe65 	bl	8002f70 <HAL_SPI_MspInit>
  __HAL_SPI_DISABLE(hspi);
 800c2a6:	6822      	ldr	r2, [r4, #0]
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800c2a8:	68e1      	ldr	r1, [r4, #12]
 800c2aa:	f8d4 8028 	ldr.w	r8, [r4, #40]	@ 0x28
 800c2ae:	6be5      	ldr	r5, [r4, #60]	@ 0x3c
 800c2b0:	e784      	b.n	800c1bc <HAL_SPI_Init+0x68>
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800c2b2:	f5b0 0f80 	cmp.w	r0, #4194304	@ 0x400000
 800c2b6:	d01a      	beq.n	800c2ee <HAL_SPI_Init+0x19a>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800c2b8:	2800      	cmp	r0, #0
 800c2ba:	d192      	bne.n	800c1e2 <HAL_SPI_Init+0x8e>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800c2bc:	f1be 5f80 	cmp.w	lr, #268435456	@ 0x10000000
 800c2c0:	d194      	bne.n	800c1ec <HAL_SPI_Init+0x98>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800c2c2:	6817      	ldr	r7, [r2, #0]
 800c2c4:	f447 5780 	orr.w	r7, r7, #4096	@ 0x1000
 800c2c8:	6017      	str	r7, [r2, #0]
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800c2ca:	e78f      	b.n	800c1ec <HAL_SPI_Init+0x98>
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 800c2cc:	6817      	ldr	r7, [r2, #0]
 800c2ce:	6d26      	ldr	r6, [r4, #80]	@ 0x50
 800c2d0:	f427 7780 	bic.w	r7, r7, #256	@ 0x100
 800c2d4:	4337      	orrs	r7, r6
 800c2d6:	6017      	str	r7, [r2, #0]
 800c2d8:	e78c      	b.n	800c1f4 <HAL_SPI_Init+0xa0>
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800c2da:	6be5      	ldr	r5, [r4, #60]	@ 0x3c
  data_size = (data_size + 7UL) / 8UL;
 800c2dc:	f101 0308 	add.w	r3, r1, #8
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800c2e0:	0968      	lsrs	r0, r5, #5
  data_size = (data_size + 7UL) / 8UL;
 800c2e2:	08db      	lsrs	r3, r3, #3
  return data_size * fifo_threashold;
 800c2e4:	fb00 3303 	mla	r3, r0, r3, r3
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800c2e8:	e7d0      	b.n	800c28c <HAL_SPI_Init+0x138>
    return HAL_ERROR;
 800c2ea:	2001      	movs	r0, #1
}
 800c2ec:	4770      	bx	lr
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800c2ee:	f1be 0f00 	cmp.w	lr, #0
 800c2f2:	f47f af79 	bne.w	800c1e8 <HAL_SPI_Init+0x94>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800c2f6:	6817      	ldr	r7, [r2, #0]
 800c2f8:	f447 5780 	orr.w	r7, r7, #4096	@ 0x1000
 800c2fc:	6017      	str	r7, [r2, #0]
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800c2fe:	e773      	b.n	800c1e8 <HAL_SPI_Init+0x94>
 800c300:	40013000 	.word	0x40013000

0800c304 <HAL_SPI_Transmit_DMA>:
  if (hspi->State != HAL_SPI_STATE_READY)
 800c304:	f890 3081 	ldrb.w	r3, [r0, #129]	@ 0x81
 800c308:	2b01      	cmp	r3, #1
 800c30a:	d17c      	bne.n	800c406 <HAL_SPI_Transmit_DMA+0x102>
  if ((pData == NULL) || (Size == 0UL))
 800c30c:	2900      	cmp	r1, #0
 800c30e:	f000 80a8 	beq.w	800c462 <HAL_SPI_Transmit_DMA+0x15e>
{
 800c312:	b570      	push	{r4, r5, r6, lr}
 800c314:	4615      	mov	r5, r2
 800c316:	b2da      	uxtb	r2, r3
  if ((pData == NULL) || (Size == 0UL))
 800c318:	fab5 f385 	clz	r3, r5
 800c31c:	095b      	lsrs	r3, r3, #5
 800c31e:	2d00      	cmp	r5, #0
 800c320:	d079      	beq.n	800c416 <HAL_SPI_Transmit_DMA+0x112>
 800c322:	4604      	mov	r4, r0
  __HAL_LOCK(hspi);
 800c324:	f890 0080 	ldrb.w	r0, [r0, #128]	@ 0x80
 800c328:	2801      	cmp	r0, #1
 800c32a:	f000 8098 	beq.w	800c45e <HAL_SPI_Transmit_DMA+0x15a>
 800c32e:	f884 2080 	strb.w	r2, [r4, #128]	@ 0x80
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800c332:	2203      	movs	r2, #3
  hspi->pRxBuffPtr  = NULL;
 800c334:	6663      	str	r3, [r4, #100]	@ 0x64
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800c336:	f884 2081 	strb.w	r2, [r4, #129]	@ 0x81
  hspi->RxISR       = NULL;
 800c33a:	6723      	str	r3, [r4, #112]	@ 0x70
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800c33c:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
  hspi->RxISR       = NULL;
 800c340:	6763      	str	r3, [r4, #116]	@ 0x74
  hspi->TxXferCount = Size;
 800c342:	f8a4 5062 	strh.w	r5, [r4, #98]	@ 0x62
  hspi->RxXferSize  = (uint16_t)0UL;
 800c346:	f8a4 3068 	strh.w	r3, [r4, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t)0UL;
 800c34a:	f8a4 306a 	strh.w	r3, [r4, #106]	@ 0x6a
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c34e:	68a3      	ldr	r3, [r4, #8]
    SPI_1LINE_TX(hspi);
 800c350:	6822      	ldr	r2, [r4, #0]
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c352:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800c356:	65e1      	str	r1, [r4, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 800c358:	f8a4 5060 	strh.w	r5, [r4, #96]	@ 0x60
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c35c:	d05d      	beq.n	800c41a <HAL_SPI_Transmit_DMA+0x116>
    SPI_2LINES_TX(hspi);
 800c35e:	68d3      	ldr	r3, [r2, #12]
 800c360:	f423 23c0 	bic.w	r3, r3, #393216	@ 0x60000
 800c364:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c368:	60d3      	str	r3, [r2, #12]
  if (((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))    || \
 800c36a:	68e3      	ldr	r3, [r4, #12]
 800c36c:	6fa0      	ldr	r0, [r4, #120]	@ 0x78
 800c36e:	2b0f      	cmp	r3, #15
 800c370:	6986      	ldr	r6, [r0, #24]
 800c372:	d84a      	bhi.n	800c40a <HAL_SPI_Transmit_DMA+0x106>
 800c374:	2b07      	cmp	r3, #7
 800c376:	d861      	bhi.n	800c43c <HAL_SPI_Transmit_DMA+0x138>
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800c378:	f5b6 5f00 	cmp.w	r6, #8192	@ 0x2000
 800c37c:	d067      	beq.n	800c44e <HAL_SPI_Transmit_DMA+0x14a>
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 800c37e:	f5b6 4f80 	cmp.w	r6, #16384	@ 0x4000
 800c382:	d106      	bne.n	800c392 <HAL_SPI_Transmit_DMA+0x8e>
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 3UL) >> 2UL;
 800c384:	f8b4 3062 	ldrh.w	r3, [r4, #98]	@ 0x62
 800c388:	b29b      	uxth	r3, r3
 800c38a:	3303      	adds	r3, #3
 800c38c:	089b      	lsrs	r3, r3, #2
 800c38e:	f8a4 3062 	strh.w	r3, [r4, #98]	@ 0x62
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 800c392:	4e35      	ldr	r6, [pc, #212]	@ (800c468 <HAL_SPI_Transmit_DMA+0x164>)
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->TXDR,
 800c394:	3220      	adds	r2, #32
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN);
 800c396:	f852 3c18 	ldr.w	r3, [r2, #-24]
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 800c39a:	6406      	str	r6, [r0, #64]	@ 0x40
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 800c39c:	4e33      	ldr	r6, [pc, #204]	@ (800c46c <HAL_SPI_Transmit_DMA+0x168>)
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN);
 800c39e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 800c3a2:	63c6      	str	r6, [r0, #60]	@ 0x3c
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 800c3a4:	4e32      	ldr	r6, [pc, #200]	@ (800c470 <HAL_SPI_Transmit_DMA+0x16c>)
 800c3a6:	64c6      	str	r6, [r0, #76]	@ 0x4c
  hspi->hdmatx->XferAbortCallback = NULL;
 800c3a8:	2600      	movs	r6, #0
 800c3aa:	6506      	str	r6, [r0, #80]	@ 0x50
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN);
 800c3ac:	f842 3c18 	str.w	r3, [r2, #-24]
                                 hspi->TxXferCount))
 800c3b0:	f8b4 3062 	ldrh.w	r3, [r4, #98]	@ 0x62
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->TXDR,
 800c3b4:	b29b      	uxth	r3, r3
 800c3b6:	f7f8 fc4b 	bl	8004c50 <HAL_DMA_Start_IT>
 800c3ba:	2800      	cmp	r0, #0
 800c3bc:	d132      	bne.n	800c424 <HAL_SPI_Transmit_DMA+0x120>
  if (hspi->hdmatx->Init.Mode == DMA_CIRCULAR)
 800c3be:	6fa2      	ldr	r2, [r4, #120]	@ 0x78
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, 0UL);
 800c3c0:	6823      	ldr	r3, [r4, #0]
  if (hspi->hdmatx->Init.Mode == DMA_CIRCULAR)
 800c3c2:	69d2      	ldr	r2, [r2, #28]
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, 0UL);
 800c3c4:	6859      	ldr	r1, [r3, #4]
  if (hspi->hdmatx->Init.Mode == DMA_CIRCULAR)
 800c3c6:	f5b2 7f80 	cmp.w	r2, #256	@ 0x100
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, 0UL);
 800c3ca:	4a2a      	ldr	r2, [pc, #168]	@ (800c474 <HAL_SPI_Transmit_DMA+0x170>)
 800c3cc:	ea02 0201 	and.w	r2, r2, r1
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800c3d0:	bf18      	it	ne
 800c3d2:	432a      	orrne	r2, r5
 800c3d4:	605a      	str	r2, [r3, #4]
  SET_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN);
 800c3d6:	689a      	ldr	r2, [r3, #8]
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800c3d8:	6861      	ldr	r1, [r4, #4]
  SET_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN);
 800c3da:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800c3de:	f5b1 0f80 	cmp.w	r1, #4194304	@ 0x400000
  SET_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN);
 800c3e2:	609a      	str	r2, [r3, #8]
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_UDR | SPI_IT_FRE | SPI_IT_MODF));
 800c3e4:	691a      	ldr	r2, [r3, #16]
 800c3e6:	f442 7248 	orr.w	r2, r2, #800	@ 0x320
 800c3ea:	611a      	str	r2, [r3, #16]
  __HAL_SPI_ENABLE(hspi);
 800c3ec:	681a      	ldr	r2, [r3, #0]
 800c3ee:	f042 0201 	orr.w	r2, r2, #1
 800c3f2:	601a      	str	r2, [r3, #0]
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800c3f4:	d103      	bne.n	800c3fe <HAL_SPI_Transmit_DMA+0xfa>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800c3f6:	681a      	ldr	r2, [r3, #0]
 800c3f8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800c3fc:	601a      	str	r2, [r3, #0]
  __HAL_UNLOCK(hspi);
 800c3fe:	2300      	movs	r3, #0
 800c400:	f884 3080 	strb.w	r3, [r4, #128]	@ 0x80
}
 800c404:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_BUSY;
 800c406:	2002      	movs	r0, #2
 800c408:	4770      	bx	lr
  if (((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))    || \
 800c40a:	f5b6 4f80 	cmp.w	r6, #16384	@ 0x4000
 800c40e:	d0c0      	beq.n	800c392 <HAL_SPI_Transmit_DMA+0x8e>
    __HAL_UNLOCK(hspi);
 800c410:	2300      	movs	r3, #0
 800c412:	f884 3080 	strb.w	r3, [r4, #128]	@ 0x80
    return HAL_ERROR;
 800c416:	2001      	movs	r0, #1
}
 800c418:	bd70      	pop	{r4, r5, r6, pc}
    SPI_1LINE_TX(hspi);
 800c41a:	6813      	ldr	r3, [r2, #0]
 800c41c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800c420:	6013      	str	r3, [r2, #0]
 800c422:	e7a2      	b.n	800c36a <HAL_SPI_Transmit_DMA+0x66>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800c424:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
    hspi->State = HAL_SPI_STATE_READY;
 800c428:	2201      	movs	r2, #1
    __HAL_UNLOCK(hspi);
 800c42a:	f884 6080 	strb.w	r6, [r4, #128]	@ 0x80
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800c42e:	f043 0310 	orr.w	r3, r3, #16
 800c432:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
    hspi->State = HAL_SPI_STATE_READY;
 800c436:	f884 2081 	strb.w	r2, [r4, #129]	@ 0x81
    return HAL_ERROR;
 800c43a:	e7ec      	b.n	800c416 <HAL_SPI_Transmit_DMA+0x112>
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 800c43c:	f5b6 4f80 	cmp.w	r6, #16384	@ 0x4000
 800c440:	d005      	beq.n	800c44e <HAL_SPI_Transmit_DMA+0x14a>
 800c442:	f5b6 5f00 	cmp.w	r6, #8192	@ 0x2000
 800c446:	d1e3      	bne.n	800c410 <HAL_SPI_Transmit_DMA+0x10c>
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 800c448:	f5b6 4f80 	cmp.w	r6, #16384	@ 0x4000
 800c44c:	d1a1      	bne.n	800c392 <HAL_SPI_Transmit_DMA+0x8e>
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 1UL) >> 1UL;
 800c44e:	f8b4 3062 	ldrh.w	r3, [r4, #98]	@ 0x62
 800c452:	b29b      	uxth	r3, r3
 800c454:	3301      	adds	r3, #1
 800c456:	085b      	lsrs	r3, r3, #1
 800c458:	f8a4 3062 	strh.w	r3, [r4, #98]	@ 0x62
 800c45c:	e799      	b.n	800c392 <HAL_SPI_Transmit_DMA+0x8e>
    return HAL_BUSY;
 800c45e:	2002      	movs	r0, #2
}
 800c460:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 800c462:	2001      	movs	r0, #1
}
 800c464:	4770      	bx	lr
 800c466:	bf00      	nop
 800c468:	0800c4ad 	.word	0x0800c4ad
 800c46c:	0800c479 	.word	0x0800c479
 800c470:	0800c4bd 	.word	0x0800c4bd
 800c474:	ffff0000 	.word	0xffff0000

0800c478 <SPI_DMATransmitCplt>:
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800c478:	6b80      	ldr	r0, [r0, #56]	@ 0x38
{
 800c47a:	b508      	push	{r3, lr}
  if (hspi->State != HAL_SPI_STATE_ABORT)
 800c47c:	f890 3081 	ldrb.w	r3, [r0, #129]	@ 0x81
 800c480:	2b07      	cmp	r3, #7
 800c482:	d009      	beq.n	800c498 <SPI_DMATransmitCplt+0x20>
    if (hspi->hdmatx->Init.Mode == DMA_CIRCULAR)
 800c484:	6f83      	ldr	r3, [r0, #120]	@ 0x78
 800c486:	69db      	ldr	r3, [r3, #28]
 800c488:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c48c:	d005      	beq.n	800c49a <SPI_DMATransmitCplt+0x22>
      __HAL_SPI_ENABLE_IT(hspi, SPI_IT_EOT);
 800c48e:	6802      	ldr	r2, [r0, #0]
 800c490:	6913      	ldr	r3, [r2, #16]
 800c492:	f043 0308 	orr.w	r3, r3, #8
 800c496:	6113      	str	r3, [r2, #16]
}
 800c498:	bd08      	pop	{r3, pc}
      HAL_SPI_TxCpltCallback(hspi);
 800c49a:	f7f6 fc25 	bl	8002ce8 <HAL_SPI_TxCpltCallback>
}
 800c49e:	bd08      	pop	{r3, pc}

0800c4a0 <HAL_SPI_RxCpltCallback>:
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
 800c4a0:	4770      	bx	lr
 800c4a2:	bf00      	nop

0800c4a4 <HAL_SPI_TxRxCpltCallback>:
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
 800c4a4:	4770      	bx	lr
 800c4a6:	bf00      	nop

0800c4a8 <HAL_SPI_TxHalfCpltCallback>:
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
 800c4a8:	4770      	bx	lr
 800c4aa:	bf00      	nop

0800c4ac <SPI_DMAHalfTransmitCplt>:
  HAL_SPI_TxHalfCpltCallback(hspi);
 800c4ac:	6b80      	ldr	r0, [r0, #56]	@ 0x38
{
 800c4ae:	b508      	push	{r3, lr}
  HAL_SPI_TxHalfCpltCallback(hspi);
 800c4b0:	f7ff fffa 	bl	800c4a8 <HAL_SPI_TxHalfCpltCallback>
}
 800c4b4:	bd08      	pop	{r3, pc}
 800c4b6:	bf00      	nop

0800c4b8 <HAL_SPI_ErrorCallback>:
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
 800c4b8:	4770      	bx	lr
 800c4ba:	bf00      	nop

0800c4bc <SPI_DMAError>:
{
 800c4bc:	b510      	push	{r4, lr}
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800c4be:	6b84      	ldr	r4, [r0, #56]	@ 0x38
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 800c4c0:	f7f9 fc72 	bl	8005da8 <HAL_DMA_GetError>
 800c4c4:	2802      	cmp	r0, #2
 800c4c6:	d100      	bne.n	800c4ca <SPI_DMAError+0xe>
}
 800c4c8:	bd10      	pop	{r4, pc}
  uint32_t itflag = hspi->Instance->SR;
 800c4ca:	6823      	ldr	r3, [r4, #0]
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 800c4cc:	4930      	ldr	r1, [pc, #192]	@ (800c590 <SPI_DMAError+0xd4>)
  uint32_t itflag = hspi->Instance->SR;
 800c4ce:	695a      	ldr	r2, [r3, #20]
  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800c4d0:	6998      	ldr	r0, [r3, #24]
 800c4d2:	f040 0008 	orr.w	r0, r0, #8
 800c4d6:	6198      	str	r0, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800c4d8:	6998      	ldr	r0, [r3, #24]
 800c4da:	f040 0010 	orr.w	r0, r0, #16
 800c4de:	6198      	str	r0, [r3, #24]
  __HAL_SPI_DISABLE(hspi);
 800c4e0:	6818      	ldr	r0, [r3, #0]
 800c4e2:	f020 0001 	bic.w	r0, r0, #1
 800c4e6:	6018      	str	r0, [r3, #0]
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 800c4e8:	6918      	ldr	r0, [r3, #16]
 800c4ea:	4001      	ands	r1, r0
 800c4ec:	6119      	str	r1, [r3, #16]
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800c4ee:	6899      	ldr	r1, [r3, #8]
 800c4f0:	f421 4140 	bic.w	r1, r1, #49152	@ 0xc000
 800c4f4:	6099      	str	r1, [r3, #8]
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800c4f6:	f894 1081 	ldrb.w	r1, [r4, #129]	@ 0x81
 800c4fa:	2904      	cmp	r1, #4
 800c4fc:	d001      	beq.n	800c502 <SPI_DMAError+0x46>
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 800c4fe:	0691      	lsls	r1, r2, #26
 800c500:	d43a      	bmi.n	800c578 <SPI_DMAError+0xbc>
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800c502:	f894 1081 	ldrb.w	r1, [r4, #129]	@ 0x81
 800c506:	2903      	cmp	r1, #3
 800c508:	d001      	beq.n	800c50e <SPI_DMAError+0x52>
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 800c50a:	0650      	lsls	r0, r2, #25
 800c50c:	d429      	bmi.n	800c562 <SPI_DMAError+0xa6>
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 800c50e:	0591      	lsls	r1, r2, #22
 800c510:	d509      	bpl.n	800c526 <SPI_DMAError+0x6a>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800c512:	f8d4 1084 	ldr.w	r1, [r4, #132]	@ 0x84
 800c516:	f041 0101 	orr.w	r1, r1, #1
 800c51a:	f8c4 1084 	str.w	r1, [r4, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800c51e:	6999      	ldr	r1, [r3, #24]
 800c520:	f441 7100 	orr.w	r1, r1, #512	@ 0x200
 800c524:	6199      	str	r1, [r3, #24]
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 800c526:	05d2      	lsls	r2, r2, #23
 800c528:	d509      	bpl.n	800c53e <SPI_DMAError+0x82>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800c52a:	f8d4 2084 	ldr.w	r2, [r4, #132]	@ 0x84
 800c52e:	f042 0208 	orr.w	r2, r2, #8
 800c532:	f8c4 2084 	str.w	r2, [r4, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 800c536:	699a      	ldr	r2, [r3, #24]
 800c538:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800c53c:	619a      	str	r2, [r3, #24]
  hspi->TxXferCount = (uint16_t)0UL;
 800c53e:	2300      	movs	r3, #0
    hspi->State = HAL_SPI_STATE_READY;
 800c540:	2201      	movs	r2, #1
    HAL_SPI_ErrorCallback(hspi);
 800c542:	4620      	mov	r0, r4
  hspi->TxXferCount = (uint16_t)0UL;
 800c544:	f8a4 3062 	strh.w	r3, [r4, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 800c548:	f8a4 306a 	strh.w	r3, [r4, #106]	@ 0x6a
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800c54c:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 800c550:	f043 0310 	orr.w	r3, r3, #16
 800c554:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
    hspi->State = HAL_SPI_STATE_READY;
 800c558:	f884 2081 	strb.w	r2, [r4, #129]	@ 0x81
    HAL_SPI_ErrorCallback(hspi);
 800c55c:	f7ff ffac 	bl	800c4b8 <HAL_SPI_ErrorCallback>
}
 800c560:	bd10      	pop	{r4, pc}
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800c562:	f8d4 1084 	ldr.w	r1, [r4, #132]	@ 0x84
 800c566:	f041 0104 	orr.w	r1, r1, #4
 800c56a:	f8c4 1084 	str.w	r1, [r4, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800c56e:	6999      	ldr	r1, [r3, #24]
 800c570:	f041 0140 	orr.w	r1, r1, #64	@ 0x40
 800c574:	6199      	str	r1, [r3, #24]
 800c576:	e7ca      	b.n	800c50e <SPI_DMAError+0x52>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800c578:	f8d4 1084 	ldr.w	r1, [r4, #132]	@ 0x84
 800c57c:	f041 0180 	orr.w	r1, r1, #128	@ 0x80
 800c580:	f8c4 1084 	str.w	r1, [r4, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800c584:	6999      	ldr	r1, [r3, #24]
 800c586:	f041 0120 	orr.w	r1, r1, #32
 800c58a:	6199      	str	r1, [r3, #24]
 800c58c:	e7b9      	b.n	800c502 <SPI_DMAError+0x46>
 800c58e:	bf00      	nop
 800c590:	fffffc90 	.word	0xfffffc90

0800c594 <SPI_DMAAbortOnError>:
{
 800c594:	b508      	push	{r3, lr}
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800c596:	6b80      	ldr	r0, [r0, #56]	@ 0x38
  hspi->RxXferCount = (uint16_t) 0UL;
 800c598:	2300      	movs	r3, #0
  hspi->State = HAL_SPI_STATE_READY;
 800c59a:	2201      	movs	r2, #1
  hspi->RxXferCount = (uint16_t) 0UL;
 800c59c:	f8a0 306a 	strh.w	r3, [r0, #106]	@ 0x6a
  hspi->TxXferCount = (uint16_t) 0UL;
 800c5a0:	f8a0 3062 	strh.w	r3, [r0, #98]	@ 0x62
  hspi->State = HAL_SPI_STATE_READY;
 800c5a4:	f880 2081 	strb.w	r2, [r0, #129]	@ 0x81
  HAL_SPI_ErrorCallback(hspi);
 800c5a8:	f7ff ff86 	bl	800c4b8 <HAL_SPI_ErrorCallback>
}
 800c5ac:	bd08      	pop	{r3, pc}
 800c5ae:	bf00      	nop

0800c5b0 <HAL_SPI_SuspendCallback>:
__weak void HAL_SPI_SuspendCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
 800c5b0:	4770      	bx	lr
 800c5b2:	bf00      	nop

0800c5b4 <HAL_SPI_IRQHandler>:
  uint32_t itsource = hspi->Instance->IER;
 800c5b4:	6803      	ldr	r3, [r0, #0]
{
 800c5b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint32_t itsource = hspi->Instance->IER;
 800c5ba:	691e      	ldr	r6, [r3, #16]
{
 800c5bc:	4604      	mov	r4, r0
  uint32_t itflag   = hspi->Instance->SR;
 800c5be:	6959      	ldr	r1, [r3, #20]
  uint32_t cfg1     = hspi->Instance->CFG1;
 800c5c0:	f8d3 c008 	ldr.w	ip, [r3, #8]
  uint32_t trigger  = itsource & itflag;
 800c5c4:	ea06 0201 	and.w	r2, r6, r1
  HAL_SPI_StateTypeDef State = hspi->State;
 800c5c8:	f890 5081 	ldrb.w	r5, [r0, #129]	@ 0x81
  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 800c5cc:	0509      	lsls	r1, r1, #20
  HAL_SPI_StateTypeDef State = hspi->State;
 800c5ce:	b2ed      	uxtb	r5, r5
  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 800c5d0:	d502      	bpl.n	800c5d8 <HAL_SPI_IRQHandler+0x24>
 800c5d2:	0737      	lsls	r7, r6, #28
 800c5d4:	f100 80cd 	bmi.w	800c772 <HAL_SPI_IRQHandler+0x1be>
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 800c5d8:	f002 0164 	and.w	r1, r2, #100	@ 0x64
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 800c5dc:	f002 0745 	and.w	r7, r2, #69	@ 0x45
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 800c5e0:	f002 0626 	and.w	r6, r2, #38	@ 0x26
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 800c5e4:	2904      	cmp	r1, #4
 800c5e6:	d039      	beq.n	800c65c <HAL_SPI_IRQHandler+0xa8>
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 800c5e8:	2f01      	cmp	r7, #1
 800c5ea:	d03f      	beq.n	800c66c <HAL_SPI_IRQHandler+0xb8>
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 800c5ec:	2e02      	cmp	r6, #2
 800c5ee:	f000 80d6 	beq.w	800c79e <HAL_SPI_IRQHandler+0x1ea>
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 800c5f2:	0716      	lsls	r6, r2, #28
 800c5f4:	d557      	bpl.n	800c6a6 <HAL_SPI_IRQHandler+0xf2>
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800c5f6:	699a      	ldr	r2, [r3, #24]
 800c5f8:	f042 0208 	orr.w	r2, r2, #8
 800c5fc:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800c5fe:	699a      	ldr	r2, [r3, #24]
 800c600:	f042 0210 	orr.w	r2, r2, #16
 800c604:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 800c606:	699a      	ldr	r2, [r3, #24]
 800c608:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800c60c:	619a      	str	r2, [r3, #24]
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 800c60e:	691a      	ldr	r2, [r3, #16]
 800c610:	f022 0208 	bic.w	r2, r2, #8
 800c614:	611a      	str	r2, [r3, #16]
    if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 800c616:	689a      	ldr	r2, [r3, #8]
 800c618:	f412 4f40 	tst.w	r2, #49152	@ 0xc000
 800c61c:	d12e      	bne.n	800c67c <HAL_SPI_IRQHandler+0xc8>
      while (hspi->RxXferCount != 0UL)
 800c61e:	f8b4 206a 	ldrh.w	r2, [r4, #106]	@ 0x6a
 800c622:	b292      	uxth	r2, r2
 800c624:	b352      	cbz	r2, 800c67c <HAL_SPI_IRQHandler+0xc8>
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800c626:	6e61      	ldr	r1, [r4, #100]	@ 0x64
 800c628:	e00e      	b.n	800c648 <HAL_SPI_IRQHandler+0x94>
 800c62a:	6822      	ldr	r2, [r4, #0]
 800c62c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800c62e:	f841 2b04 	str.w	r2, [r1], #4
        hspi->RxXferCount--;
 800c632:	f8b4 206a 	ldrh.w	r2, [r4, #106]	@ 0x6a
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800c636:	6661      	str	r1, [r4, #100]	@ 0x64
        hspi->RxXferCount--;
 800c638:	3a01      	subs	r2, #1
 800c63a:	b292      	uxth	r2, r2
 800c63c:	f8a4 206a 	strh.w	r2, [r4, #106]	@ 0x6a
      while (hspi->RxXferCount != 0UL)
 800c640:	f8b4 206a 	ldrh.w	r2, [r4, #106]	@ 0x6a
 800c644:	b292      	uxth	r2, r2
 800c646:	b1ca      	cbz	r2, 800c67c <HAL_SPI_IRQHandler+0xc8>
        if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800c648:	68e2      	ldr	r2, [r4, #12]
 800c64a:	2a0f      	cmp	r2, #15
 800c64c:	d8ed      	bhi.n	800c62a <HAL_SPI_IRQHandler+0x76>
        else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800c64e:	2a07      	cmp	r2, #7
 800c650:	f240 809e 	bls.w	800c790 <HAL_SPI_IRQHandler+0x1dc>
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800c654:	8e1a      	ldrh	r2, [r3, #48]	@ 0x30
 800c656:	f821 2b02 	strh.w	r2, [r1], #2
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800c65a:	e7ea      	b.n	800c632 <HAL_SPI_IRQHandler+0x7e>
    hspi->TxISR(hspi);
 800c65c:	4620      	mov	r0, r4
 800c65e:	6f63      	ldr	r3, [r4, #116]	@ 0x74
 800c660:	4798      	blx	r3
    hspi->RxISR(hspi);
 800c662:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 800c664:	4620      	mov	r0, r4
 800c666:	4798      	blx	r3
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 800c668:	2f01      	cmp	r7, #1
 800c66a:	d102      	bne.n	800c672 <HAL_SPI_IRQHandler+0xbe>
    hspi->RxISR(hspi);
 800c66c:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 800c66e:	4620      	mov	r0, r4
 800c670:	4798      	blx	r3
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 800c672:	2e02      	cmp	r6, #2
 800c674:	f000 8093 	beq.w	800c79e <HAL_SPI_IRQHandler+0x1ea>
}
 800c678:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    SPI_CloseTransfer(hspi);
 800c67c:	4620      	mov	r0, r4
 800c67e:	f7ff fd0d 	bl	800c09c <SPI_CloseTransfer>
    hspi->State = HAL_SPI_STATE_READY;
 800c682:	2301      	movs	r3, #1
 800c684:	f884 3081 	strb.w	r3, [r4, #129]	@ 0x81
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c688:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 800c68c:	2b00      	cmp	r3, #0
 800c68e:	d17c      	bne.n	800c78a <HAL_SPI_IRQHandler+0x1d6>
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 800c690:	2d05      	cmp	r5, #5
 800c692:	f000 8089 	beq.w	800c7a8 <HAL_SPI_IRQHandler+0x1f4>
    else if (State == HAL_SPI_STATE_BUSY_RX)
 800c696:	2d04      	cmp	r5, #4
 800c698:	f000 8089 	beq.w	800c7ae <HAL_SPI_IRQHandler+0x1fa>
    else if (State == HAL_SPI_STATE_BUSY_TX)
 800c69c:	2d03      	cmp	r5, #3
 800c69e:	d1eb      	bne.n	800c678 <HAL_SPI_IRQHandler+0xc4>
      HAL_SPI_TxCpltCallback(hspi);
 800c6a0:	f7f6 fb22 	bl	8002ce8 <HAL_SPI_TxCpltCallback>
 800c6a4:	e7e8      	b.n	800c678 <HAL_SPI_IRQHandler+0xc4>
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != 0UL)
 800c6a6:	f412 7f58 	tst.w	r2, #864	@ 0x360
 800c6aa:	d0e5      	beq.n	800c678 <HAL_SPI_IRQHandler+0xc4>
    if ((trigger & SPI_FLAG_OVR) != 0UL)
 800c6ac:	0655      	lsls	r5, r2, #25
 800c6ae:	d509      	bpl.n	800c6c4 <HAL_SPI_IRQHandler+0x110>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800c6b0:	f8d4 1084 	ldr.w	r1, [r4, #132]	@ 0x84
 800c6b4:	f041 0104 	orr.w	r1, r1, #4
 800c6b8:	f8c4 1084 	str.w	r1, [r4, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800c6bc:	6999      	ldr	r1, [r3, #24]
 800c6be:	f041 0140 	orr.w	r1, r1, #64	@ 0x40
 800c6c2:	6199      	str	r1, [r3, #24]
    if ((trigger & SPI_FLAG_MODF) != 0UL)
 800c6c4:	0590      	lsls	r0, r2, #22
 800c6c6:	d509      	bpl.n	800c6dc <HAL_SPI_IRQHandler+0x128>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800c6c8:	f8d4 1084 	ldr.w	r1, [r4, #132]	@ 0x84
 800c6cc:	f041 0101 	orr.w	r1, r1, #1
 800c6d0:	f8c4 1084 	str.w	r1, [r4, #132]	@ 0x84
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800c6d4:	6999      	ldr	r1, [r3, #24]
 800c6d6:	f441 7100 	orr.w	r1, r1, #512	@ 0x200
 800c6da:	6199      	str	r1, [r3, #24]
    if ((trigger & SPI_FLAG_FRE) != 0UL)
 800c6dc:	05d1      	lsls	r1, r2, #23
 800c6de:	d509      	bpl.n	800c6f4 <HAL_SPI_IRQHandler+0x140>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800c6e0:	f8d4 1084 	ldr.w	r1, [r4, #132]	@ 0x84
 800c6e4:	f041 0108 	orr.w	r1, r1, #8
 800c6e8:	f8c4 1084 	str.w	r1, [r4, #132]	@ 0x84
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800c6ec:	6999      	ldr	r1, [r3, #24]
 800c6ee:	f441 7180 	orr.w	r1, r1, #256	@ 0x100
 800c6f2:	6199      	str	r1, [r3, #24]
    if ((trigger & SPI_FLAG_UDR) != 0UL)
 800c6f4:	0692      	lsls	r2, r2, #26
 800c6f6:	d509      	bpl.n	800c70c <HAL_SPI_IRQHandler+0x158>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800c6f8:	f8d4 2084 	ldr.w	r2, [r4, #132]	@ 0x84
 800c6fc:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800c700:	f8c4 2084 	str.w	r2, [r4, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800c704:	699a      	ldr	r2, [r3, #24]
 800c706:	f042 0220 	orr.w	r2, r2, #32
 800c70a:	619a      	str	r2, [r3, #24]
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c70c:	f8d4 2084 	ldr.w	r2, [r4, #132]	@ 0x84
 800c710:	2a00      	cmp	r2, #0
 800c712:	d0b1      	beq.n	800c678 <HAL_SPI_IRQHandler+0xc4>
      __HAL_SPI_DISABLE(hspi);
 800c714:	6819      	ldr	r1, [r3, #0]
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 800c716:	f40c 4c40 	and.w	ip, ip, #49152	@ 0xc000
      __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF |
 800c71a:	4a26      	ldr	r2, [pc, #152]	@ (800c7b4 <HAL_SPI_IRQHandler+0x200>)
      __HAL_SPI_DISABLE(hspi);
 800c71c:	f021 0101 	bic.w	r1, r1, #1
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 800c720:	f5bc 4f40 	cmp.w	ip, #49152	@ 0xc000
      __HAL_SPI_DISABLE(hspi);
 800c724:	6019      	str	r1, [r3, #0]
      __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF |
 800c726:	6919      	ldr	r1, [r3, #16]
 800c728:	ea02 0201 	and.w	r2, r2, r1
 800c72c:	611a      	str	r2, [r3, #16]
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 800c72e:	d128      	bne.n	800c782 <HAL_SPI_IRQHandler+0x1ce>
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800c730:	689a      	ldr	r2, [r3, #8]
        if (hspi->hdmarx != NULL)
 800c732:	6fe0      	ldr	r0, [r4, #124]	@ 0x7c
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800c734:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 800c738:	609a      	str	r2, [r3, #8]
        if (hspi->hdmarx != NULL)
 800c73a:	b150      	cbz	r0, 800c752 <HAL_SPI_IRQHandler+0x19e>
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800c73c:	4b1e      	ldr	r3, [pc, #120]	@ (800c7b8 <HAL_SPI_IRQHandler+0x204>)
 800c73e:	6503      	str	r3, [r0, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800c740:	f7f8 ff08 	bl	8005554 <HAL_DMA_Abort_IT>
 800c744:	b128      	cbz	r0, 800c752 <HAL_SPI_IRQHandler+0x19e>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800c746:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 800c74a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c74e:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
        if (hspi->hdmatx != NULL)
 800c752:	6fa0      	ldr	r0, [r4, #120]	@ 0x78
 800c754:	2800      	cmp	r0, #0
 800c756:	d08f      	beq.n	800c678 <HAL_SPI_IRQHandler+0xc4>
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800c758:	4b17      	ldr	r3, [pc, #92]	@ (800c7b8 <HAL_SPI_IRQHandler+0x204>)
 800c75a:	6503      	str	r3, [r0, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800c75c:	f7f8 fefa 	bl	8005554 <HAL_DMA_Abort_IT>
 800c760:	2800      	cmp	r0, #0
 800c762:	d089      	beq.n	800c678 <HAL_SPI_IRQHandler+0xc4>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800c764:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 800c768:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c76c:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
 800c770:	e782      	b.n	800c678 <HAL_SPI_IRQHandler+0xc4>
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 800c772:	699a      	ldr	r2, [r3, #24]
 800c774:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800c778:	619a      	str	r2, [r3, #24]
    HAL_SPI_SuspendCallback(hspi);
 800c77a:	f7ff ff19 	bl	800c5b0 <HAL_SPI_SuspendCallback>
}
 800c77e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        hspi->State = HAL_SPI_STATE_READY;
 800c782:	2301      	movs	r3, #1
        HAL_SPI_ErrorCallback(hspi);
 800c784:	4620      	mov	r0, r4
        hspi->State = HAL_SPI_STATE_READY;
 800c786:	f884 3081 	strb.w	r3, [r4, #129]	@ 0x81
        HAL_SPI_ErrorCallback(hspi);
 800c78a:	f7ff fe95 	bl	800c4b8 <HAL_SPI_ErrorCallback>
 800c78e:	e773      	b.n	800c678 <HAL_SPI_IRQHandler+0xc4>
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800c790:	6822      	ldr	r2, [r4, #0]
 800c792:	f892 2030 	ldrb.w	r2, [r2, #48]	@ 0x30
 800c796:	700a      	strb	r2, [r1, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800c798:	6e61      	ldr	r1, [r4, #100]	@ 0x64
 800c79a:	3101      	adds	r1, #1
 800c79c:	e749      	b.n	800c632 <HAL_SPI_IRQHandler+0x7e>
    hspi->TxISR(hspi);
 800c79e:	6f63      	ldr	r3, [r4, #116]	@ 0x74
 800c7a0:	4620      	mov	r0, r4
}
 800c7a2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    hspi->TxISR(hspi);
 800c7a6:	4718      	bx	r3
      HAL_SPI_TxRxCpltCallback(hspi);
 800c7a8:	f7ff fe7c 	bl	800c4a4 <HAL_SPI_TxRxCpltCallback>
 800c7ac:	e764      	b.n	800c678 <HAL_SPI_IRQHandler+0xc4>
      HAL_SPI_RxCpltCallback(hspi);
 800c7ae:	f7ff fe77 	bl	800c4a0 <HAL_SPI_RxCpltCallback>
 800c7b2:	e761      	b.n	800c678 <HAL_SPI_IRQHandler+0xc4>
 800c7b4:	fffffc94 	.word	0xfffffc94
 800c7b8:	0800c595 	.word	0x0800c595

0800c7bc <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 800c7bc:	b084      	sub	sp, #16
 800c7be:	b410      	push	{r4}
 800c7c0:	f10d 0c08 	add.w	ip, sp, #8
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));

  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           | \
 800c7c4:	4614      	mov	r4, r2
{
 800c7c6:	e88c 000e 	stmia.w	ip, {r1, r2, r3}
  tmpreg |= (Init.ClockEdge           | \
 800c7ca:	460b      	mov	r3, r1
             Init.ClockPowerSave      | \
 800c7cc:	9904      	ldr	r1, [sp, #16]
{
 800c7ce:	4602      	mov	r2, r0
             Init.BusWide             | \
 800c7d0:	9805      	ldr	r0, [sp, #20]
  tmpreg |= (Init.ClockEdge           | \
 800c7d2:	4323      	orrs	r3, r4
             Init.HardwareFlowControl | \
             Init.ClockDiv
            );

  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
 800c7d4:	6854      	ldr	r4, [r2, #4]
             Init.ClockPowerSave      | \
 800c7d6:	430b      	orrs	r3, r1
             Init.HardwareFlowControl | \
 800c7d8:	9906      	ldr	r1, [sp, #24]
             Init.BusWide             | \
 800c7da:	4303      	orrs	r3, r0

  return HAL_OK;
}
 800c7dc:	2000      	movs	r0, #0
             Init.HardwareFlowControl | \
 800c7de:	430b      	orrs	r3, r1
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
 800c7e0:	4903      	ldr	r1, [pc, #12]	@ (800c7f0 <SDMMC_Init+0x34>)
 800c7e2:	4021      	ands	r1, r4
}
 800c7e4:	f85d 4b04 	ldr.w	r4, [sp], #4
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
 800c7e8:	430b      	orrs	r3, r1
}
 800c7ea:	b004      	add	sp, #16
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
 800c7ec:	6053      	str	r3, [r2, #4]
}
 800c7ee:	4770      	bx	lr
 800c7f0:	ffc02c00 	.word	0xffc02c00

0800c7f4 <SDMMC_ReadFIFO>:
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(SDMMC_TypeDef *SDMMCx)
{
  /* Read data from Rx FIFO */
  return (SDMMCx->FIFO);
 800c7f4:	f8d0 0080 	ldr.w	r0, [r0, #128]	@ 0x80
}
 800c7f8:	4770      	bx	lr
 800c7fa:	bf00      	nop

0800c7fc <SDMMC_WriteFIFO>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_WriteFIFO(SDMMC_TypeDef *SDMMCx, uint32_t *pWriteData)
{
 800c7fc:	4603      	mov	r3, r0
  /* Write data to FIFO */
  SDMMCx->FIFO = *pWriteData;
 800c7fe:	680a      	ldr	r2, [r1, #0]

  return HAL_OK;
}
 800c800:	2000      	movs	r0, #0
  SDMMCx->FIFO = *pWriteData;
 800c802:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
}
 800c806:	4770      	bx	lr

0800c808 <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{
 800c808:	4603      	mov	r3, r0
  /* Set power state to ON */
  SDMMCx->POWER |= SDMMC_POWER_PWRCTRL;

  return HAL_OK;
}
 800c80a:	2000      	movs	r0, #0
  SDMMCx->POWER |= SDMMC_POWER_PWRCTRL;
 800c80c:	681a      	ldr	r2, [r3, #0]
 800c80e:	f042 0203 	orr.w	r2, r2, #3
 800c812:	601a      	str	r2, [r3, #0]
}
 800c814:	4770      	bx	lr
 800c816:	bf00      	nop

0800c818 <SDMMC_GetPowerState>:
  *            - 0x02: Power UP
  *            - 0x03: Power ON
  */
uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx)
{
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 800c818:	6800      	ldr	r0, [r0, #0]
}
 800c81a:	f000 0003 	and.w	r0, r0, #3
 800c81e:	4770      	bx	lr

0800c820 <SDMMC_GetResponse>:

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));

  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 800c820:	3014      	adds	r0, #20

  return (*(__IO uint32_t *) tmp);
 800c822:	5840      	ldr	r0, [r0, r1]
}
 800c824:	4770      	bx	lr
 800c826:	bf00      	nop

0800c828 <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, SDMMC_DataInitTypeDef *Data)
{
 800c828:	b430      	push	{r4, r5}

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 800c82a:	e9d1 3402 	ldrd	r3, r4, [r1, #8]
                       Data->TransferDir   | \
 800c82e:	690d      	ldr	r5, [r1, #16]
{
 800c830:	4602      	mov	r2, r0
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 800c832:	4323      	orrs	r3, r4
  SDMMCx->DTIMER = Data->DataTimeOut;
 800c834:	6808      	ldr	r0, [r1, #0]
  SDMMCx->DLEN = Data->DataLength;
 800c836:	684c      	ldr	r4, [r1, #4]
  SDMMCx->DTIMER = Data->DataTimeOut;
 800c838:	6250      	str	r0, [r2, #36]	@ 0x24
                       Data->TransferDir   | \
 800c83a:	432b      	orrs	r3, r5
                       Data->TransferMode  | \
 800c83c:	6948      	ldr	r0, [r1, #20]
  SDMMCx->DLEN = Data->DataLength;
 800c83e:	6294      	str	r4, [r2, #40]	@ 0x28
                       Data->DPSM);

  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800c840:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
                       Data->TransferMode  | \
 800c842:	4303      	orrs	r3, r0

  return HAL_OK;

}
 800c844:	2000      	movs	r0, #0
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800c846:	f021 01ff 	bic.w	r1, r1, #255	@ 0xff
 800c84a:	430b      	orrs	r3, r1
}
 800c84c:	bc30      	pop	{r4, r5}
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800c84e:	62d3      	str	r3, [r2, #44]	@ 0x2c
}
 800c850:	4770      	bx	lr
 800c852:	bf00      	nop

0800c854 <SDMMC_CmdBlockLength>:
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800c854:	4a4f      	ldr	r2, [pc, #316]	@ (800c994 <SDMMC_CmdBlockLength+0x140>)
{
 800c856:	4684      	mov	ip, r0
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800c858:	4b4f      	ldr	r3, [pc, #316]	@ (800c998 <SDMMC_CmdBlockLength+0x144>)
 800c85a:	6812      	ldr	r2, [r2, #0]
  SDMMCx->ARG = Command->Argument;
 800c85c:	f8cc 1008 	str.w	r1, [ip, #8]
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800c860:	fba3 3202 	umull	r3, r2, r3, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800c864:	f8dc 100c 	ldr.w	r1, [ip, #12]
 800c868:	484c      	ldr	r0, [pc, #304]	@ (800c99c <SDMMC_CmdBlockLength+0x148>)
 800c86a:	f241 1310 	movw	r3, #4368	@ 0x1110
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800c86e:	0a52      	lsrs	r2, r2, #9
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800c870:	4008      	ands	r0, r1
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800c872:	f241 3188 	movw	r1, #5000	@ 0x1388
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800c876:	4303      	orrs	r3, r0
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800c878:	fb01 f202 	mul.w	r2, r1, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800c87c:	f8cc 300c 	str.w	r3, [ip, #12]

  do
  {
    if (count-- == 0U)
 800c880:	1e53      	subs	r3, r2, #1
 800c882:	b14a      	cbz	r2, 800c898 <SDMMC_CmdBlockLength+0x44>
    {
      return SDMMC_ERROR_TIMEOUT;
    }
    sta_reg = SDMMCx->STA;
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT |
 800c884:	4946      	ldr	r1, [pc, #280]	@ (800c9a0 <SDMMC_CmdBlockLength+0x14c>)
    sta_reg = SDMMCx->STA;
 800c886:	f8dc 2034 	ldr.w	r2, [ip, #52]	@ 0x34
    if (count-- == 0U)
 800c88a:	3b01      	subs	r3, #1
                        SDMMC_FLAG_BUSYD0END)) == 0U) || ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800c88c:	420a      	tst	r2, r1
 800c88e:	d001      	beq.n	800c894 <SDMMC_CmdBlockLength+0x40>
 800c890:	0492      	lsls	r2, r2, #18
 800c892:	d504      	bpl.n	800c89e <SDMMC_CmdBlockLength+0x4a>
    if (count-- == 0U)
 800c894:	1c58      	adds	r0, r3, #1
 800c896:	d1f6      	bne.n	800c886 <SDMMC_CmdBlockLength+0x32>
      return SDMMC_ERROR_TIMEOUT;
 800c898:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 800c89c:	4770      	bx	lr

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800c89e:	f8dc 3034 	ldr.w	r3, [ip, #52]	@ 0x34
 800c8a2:	075b      	lsls	r3, r3, #29
 800c8a4:	d443      	bmi.n	800c92e <SDMMC_CmdBlockLength+0xda>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800c8a6:	f8dc 3034 	ldr.w	r3, [ip, #52]	@ 0x34
 800c8aa:	07d8      	lsls	r0, r3, #31
 800c8ac:	d409      	bmi.n	800c8c2 <SDMMC_CmdBlockLength+0x6e>
  {
    /* Nothing to do */
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800c8ae:	4b3d      	ldr	r3, [pc, #244]	@ (800c9a4 <SDMMC_CmdBlockLength+0x150>)
 800c8b0:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
  return (uint8_t)(SDMMCx->RESPCMD);
 800c8b4:	f8dc 3010 	ldr.w	r3, [ip, #16]

  /* Check response received is of desired command */
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800c8b8:	b2db      	uxtb	r3, r3
 800c8ba:	2b10      	cmp	r3, #16
 800c8bc:	d005      	beq.n	800c8ca <SDMMC_CmdBlockLength+0x76>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800c8be:	2001      	movs	r0, #1
 800c8c0:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800c8c2:	2301      	movs	r3, #1
 800c8c4:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800c8c8:	e7f9      	b.n	800c8be <SDMMC_CmdBlockLength+0x6a>
  return (*(__IO uint32_t *) tmp);
 800c8ca:	f8dc 3014 	ldr.w	r3, [ip, #20]
  }

  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);

  if ((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800c8ce:	4836      	ldr	r0, [pc, #216]	@ (800c9a8 <SDMMC_CmdBlockLength+0x154>)
 800c8d0:	4018      	ands	r0, r3
 800c8d2:	b358      	cbz	r0, 800c92c <SDMMC_CmdBlockLength+0xd8>
  {
    return SDMMC_ERROR_NONE;
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800c8d4:	2b00      	cmp	r3, #0
 800c8d6:	db2f      	blt.n	800c938 <SDMMC_CmdBlockLength+0xe4>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800c8d8:	0059      	lsls	r1, r3, #1
 800c8da:	d430      	bmi.n	800c93e <SDMMC_CmdBlockLength+0xea>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
  }
  else if ((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800c8dc:	009a      	lsls	r2, r3, #2
 800c8de:	d430      	bmi.n	800c942 <SDMMC_CmdBlockLength+0xee>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800c8e0:	00d9      	lsls	r1, r3, #3
 800c8e2:	d430      	bmi.n	800c946 <SDMMC_CmdBlockLength+0xf2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
  }
  else if ((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800c8e4:	011a      	lsls	r2, r3, #4
 800c8e6:	d431      	bmi.n	800c94c <SDMMC_CmdBlockLength+0xf8>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
  }
  else if ((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800c8e8:	0159      	lsls	r1, r3, #5
 800c8ea:	d432      	bmi.n	800c952 <SDMMC_CmdBlockLength+0xfe>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
  }
  else if ((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800c8ec:	01da      	lsls	r2, r3, #7
 800c8ee:	d433      	bmi.n	800c958 <SDMMC_CmdBlockLength+0x104>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
  }
  else if ((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800c8f0:	0219      	lsls	r1, r3, #8
 800c8f2:	d434      	bmi.n	800c95e <SDMMC_CmdBlockLength+0x10a>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
  }
  else if ((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800c8f4:	025a      	lsls	r2, r3, #9
 800c8f6:	d435      	bmi.n	800c964 <SDMMC_CmdBlockLength+0x110>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800c8f8:	0299      	lsls	r1, r3, #10
 800c8fa:	d43f      	bmi.n	800c97c <SDMMC_CmdBlockLength+0x128>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
  }
  else if ((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800c8fc:	02da      	lsls	r2, r3, #11
 800c8fe:	d43a      	bmi.n	800c976 <SDMMC_CmdBlockLength+0x122>
  {
    return SDMMC_ERROR_CC_ERR;
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800c900:	0359      	lsls	r1, r3, #13
 800c902:	d435      	bmi.n	800c970 <SDMMC_CmdBlockLength+0x11c>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800c904:	039a      	lsls	r2, r3, #14
 800c906:	d430      	bmi.n	800c96a <SDMMC_CmdBlockLength+0x116>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
  }
  else if ((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800c908:	03d9      	lsls	r1, r3, #15
 800c90a:	d440      	bmi.n	800c98e <SDMMC_CmdBlockLength+0x13a>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
  }
  else if ((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800c90c:	041a      	lsls	r2, r3, #16
 800c90e:	d43b      	bmi.n	800c988 <SDMMC_CmdBlockLength+0x134>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800c910:	0459      	lsls	r1, r3, #17
 800c912:	d436      	bmi.n	800c982 <SDMMC_CmdBlockLength+0x12e>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800c914:	049a      	lsls	r2, r3, #18
 800c916:	d407      	bmi.n	800c928 <SDMMC_CmdBlockLength+0xd4>
  {
    return SDMMC_ERROR_ERASE_RESET;
  }
  else if ((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800c918:	f013 0f08 	tst.w	r3, #8
 800c91c:	bf0c      	ite	eq
 800c91e:	f44f 3080 	moveq.w	r0, #65536	@ 0x10000
 800c922:	f44f 0000 	movne.w	r0, #8388608	@ 0x800000
 800c926:	4770      	bx	lr
    return SDMMC_ERROR_ERASE_RESET;
 800c928:	f44f 0080 	mov.w	r0, #4194304	@ 0x400000
}
 800c92c:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800c92e:	2304      	movs	r3, #4
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800c930:	4618      	mov	r0, r3
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800c932:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800c936:	4770      	bx	lr
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800c938:	f04f 7000 	mov.w	r0, #33554432	@ 0x2000000
 800c93c:	4770      	bx	lr
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800c93e:	2040      	movs	r0, #64	@ 0x40
 800c940:	4770      	bx	lr
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800c942:	2080      	movs	r0, #128	@ 0x80
 800c944:	4770      	bx	lr
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800c946:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800c94a:	4770      	bx	lr
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800c94c:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800c950:	4770      	bx	lr
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800c952:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 800c956:	4770      	bx	lr
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800c958:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800c95c:	4770      	bx	lr
    return SDMMC_ERROR_COM_CRC_FAILED;
 800c95e:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 800c962:	4770      	bx	lr
    return SDMMC_ERROR_ILLEGAL_CMD;
 800c964:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800c968:	4770      	bx	lr
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800c96a:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
 800c96e:	4770      	bx	lr
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800c970:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 800c974:	4770      	bx	lr
    return SDMMC_ERROR_CC_ERR;
 800c976:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 800c97a:	4770      	bx	lr
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800c97c:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 800c980:	4770      	bx	lr
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800c982:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 800c986:	4770      	bx	lr
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800c988:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800c98c:	4770      	bx	lr
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800c98e:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 800c992:	4770      	bx	lr
 800c994:	2400000c 	.word	0x2400000c
 800c998:	10624dd3 	.word	0x10624dd3
 800c99c:	fffee0c0 	.word	0xfffee0c0
 800c9a0:	00200045 	.word	0x00200045
 800c9a4:	002000c5 	.word	0x002000c5
 800c9a8:	fdffe008 	.word	0xfdffe008

0800c9ac <SDMMC_CmdReadSingleBlock>:
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800c9ac:	4a4f      	ldr	r2, [pc, #316]	@ (800caec <SDMMC_CmdReadSingleBlock+0x140>)
{
 800c9ae:	4684      	mov	ip, r0
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800c9b0:	4b4f      	ldr	r3, [pc, #316]	@ (800caf0 <SDMMC_CmdReadSingleBlock+0x144>)
 800c9b2:	6812      	ldr	r2, [r2, #0]
  SDMMCx->ARG = Command->Argument;
 800c9b4:	f8cc 1008 	str.w	r1, [ip, #8]
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800c9b8:	fba3 3202 	umull	r3, r2, r3, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800c9bc:	f8dc 100c 	ldr.w	r1, [ip, #12]
 800c9c0:	484c      	ldr	r0, [pc, #304]	@ (800caf4 <SDMMC_CmdReadSingleBlock+0x148>)
 800c9c2:	f241 1311 	movw	r3, #4369	@ 0x1111
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800c9c6:	0a52      	lsrs	r2, r2, #9
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800c9c8:	4008      	ands	r0, r1
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800c9ca:	f241 3188 	movw	r1, #5000	@ 0x1388
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800c9ce:	4303      	orrs	r3, r0
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800c9d0:	fb01 f202 	mul.w	r2, r1, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800c9d4:	f8cc 300c 	str.w	r3, [ip, #12]
    if (count-- == 0U)
 800c9d8:	1e53      	subs	r3, r2, #1
 800c9da:	b14a      	cbz	r2, 800c9f0 <SDMMC_CmdReadSingleBlock+0x44>
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT |
 800c9dc:	4946      	ldr	r1, [pc, #280]	@ (800caf8 <SDMMC_CmdReadSingleBlock+0x14c>)
    sta_reg = SDMMCx->STA;
 800c9de:	f8dc 2034 	ldr.w	r2, [ip, #52]	@ 0x34
    if (count-- == 0U)
 800c9e2:	3b01      	subs	r3, #1
                        SDMMC_FLAG_BUSYD0END)) == 0U) || ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800c9e4:	420a      	tst	r2, r1
 800c9e6:	d001      	beq.n	800c9ec <SDMMC_CmdReadSingleBlock+0x40>
 800c9e8:	0492      	lsls	r2, r2, #18
 800c9ea:	d504      	bpl.n	800c9f6 <SDMMC_CmdReadSingleBlock+0x4a>
    if (count-- == 0U)
 800c9ec:	1c58      	adds	r0, r3, #1
 800c9ee:	d1f6      	bne.n	800c9de <SDMMC_CmdReadSingleBlock+0x32>
      return SDMMC_ERROR_TIMEOUT;
 800c9f0:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 800c9f4:	4770      	bx	lr
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800c9f6:	f8dc 3034 	ldr.w	r3, [ip, #52]	@ 0x34
 800c9fa:	075b      	lsls	r3, r3, #29
 800c9fc:	d443      	bmi.n	800ca86 <SDMMC_CmdReadSingleBlock+0xda>
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800c9fe:	f8dc 3034 	ldr.w	r3, [ip, #52]	@ 0x34
 800ca02:	07d8      	lsls	r0, r3, #31
 800ca04:	d409      	bmi.n	800ca1a <SDMMC_CmdReadSingleBlock+0x6e>
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800ca06:	4b3d      	ldr	r3, [pc, #244]	@ (800cafc <SDMMC_CmdReadSingleBlock+0x150>)
 800ca08:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
  return (uint8_t)(SDMMCx->RESPCMD);
 800ca0c:	f8dc 3010 	ldr.w	r3, [ip, #16]
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800ca10:	b2db      	uxtb	r3, r3
 800ca12:	2b11      	cmp	r3, #17
 800ca14:	d005      	beq.n	800ca22 <SDMMC_CmdReadSingleBlock+0x76>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800ca16:	2001      	movs	r0, #1
 800ca18:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800ca1a:	2301      	movs	r3, #1
 800ca1c:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800ca20:	e7f9      	b.n	800ca16 <SDMMC_CmdReadSingleBlock+0x6a>
  return (*(__IO uint32_t *) tmp);
 800ca22:	f8dc 3014 	ldr.w	r3, [ip, #20]
  if ((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800ca26:	4836      	ldr	r0, [pc, #216]	@ (800cb00 <SDMMC_CmdReadSingleBlock+0x154>)
 800ca28:	4018      	ands	r0, r3
 800ca2a:	b358      	cbz	r0, 800ca84 <SDMMC_CmdReadSingleBlock+0xd8>
  else if ((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800ca2c:	2b00      	cmp	r3, #0
 800ca2e:	db2f      	blt.n	800ca90 <SDMMC_CmdReadSingleBlock+0xe4>
  else if ((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800ca30:	0059      	lsls	r1, r3, #1
 800ca32:	d430      	bmi.n	800ca96 <SDMMC_CmdReadSingleBlock+0xea>
  else if ((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800ca34:	009a      	lsls	r2, r3, #2
 800ca36:	d430      	bmi.n	800ca9a <SDMMC_CmdReadSingleBlock+0xee>
  else if ((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800ca38:	00d9      	lsls	r1, r3, #3
 800ca3a:	d430      	bmi.n	800ca9e <SDMMC_CmdReadSingleBlock+0xf2>
  else if ((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800ca3c:	011a      	lsls	r2, r3, #4
 800ca3e:	d431      	bmi.n	800caa4 <SDMMC_CmdReadSingleBlock+0xf8>
  else if ((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800ca40:	0159      	lsls	r1, r3, #5
 800ca42:	d432      	bmi.n	800caaa <SDMMC_CmdReadSingleBlock+0xfe>
  else if ((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800ca44:	01da      	lsls	r2, r3, #7
 800ca46:	d433      	bmi.n	800cab0 <SDMMC_CmdReadSingleBlock+0x104>
  else if ((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800ca48:	0219      	lsls	r1, r3, #8
 800ca4a:	d434      	bmi.n	800cab6 <SDMMC_CmdReadSingleBlock+0x10a>
  else if ((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800ca4c:	025a      	lsls	r2, r3, #9
 800ca4e:	d435      	bmi.n	800cabc <SDMMC_CmdReadSingleBlock+0x110>
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800ca50:	0299      	lsls	r1, r3, #10
 800ca52:	d43f      	bmi.n	800cad4 <SDMMC_CmdReadSingleBlock+0x128>
  else if ((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800ca54:	02da      	lsls	r2, r3, #11
 800ca56:	d43a      	bmi.n	800cace <SDMMC_CmdReadSingleBlock+0x122>
  else if ((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800ca58:	0359      	lsls	r1, r3, #13
 800ca5a:	d435      	bmi.n	800cac8 <SDMMC_CmdReadSingleBlock+0x11c>
  else if ((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800ca5c:	039a      	lsls	r2, r3, #14
 800ca5e:	d430      	bmi.n	800cac2 <SDMMC_CmdReadSingleBlock+0x116>
  else if ((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800ca60:	03d9      	lsls	r1, r3, #15
 800ca62:	d440      	bmi.n	800cae6 <SDMMC_CmdReadSingleBlock+0x13a>
  else if ((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800ca64:	041a      	lsls	r2, r3, #16
 800ca66:	d43b      	bmi.n	800cae0 <SDMMC_CmdReadSingleBlock+0x134>
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800ca68:	0459      	lsls	r1, r3, #17
 800ca6a:	d436      	bmi.n	800cada <SDMMC_CmdReadSingleBlock+0x12e>
  else if ((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800ca6c:	049a      	lsls	r2, r3, #18
 800ca6e:	d407      	bmi.n	800ca80 <SDMMC_CmdReadSingleBlock+0xd4>
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800ca70:	f013 0f08 	tst.w	r3, #8
 800ca74:	bf0c      	ite	eq
 800ca76:	f44f 3080 	moveq.w	r0, #65536	@ 0x10000
 800ca7a:	f44f 0000 	movne.w	r0, #8388608	@ 0x800000
 800ca7e:	4770      	bx	lr
    return SDMMC_ERROR_ERASE_RESET;
 800ca80:	f44f 0080 	mov.w	r0, #4194304	@ 0x400000
}
 800ca84:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800ca86:	2304      	movs	r3, #4
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800ca88:	4618      	mov	r0, r3
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800ca8a:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800ca8e:	4770      	bx	lr
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800ca90:	f04f 7000 	mov.w	r0, #33554432	@ 0x2000000
 800ca94:	4770      	bx	lr
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800ca96:	2040      	movs	r0, #64	@ 0x40
 800ca98:	4770      	bx	lr
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800ca9a:	2080      	movs	r0, #128	@ 0x80
 800ca9c:	4770      	bx	lr
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800ca9e:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800caa2:	4770      	bx	lr
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800caa4:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800caa8:	4770      	bx	lr
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800caaa:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 800caae:	4770      	bx	lr
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800cab0:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800cab4:	4770      	bx	lr
    return SDMMC_ERROR_COM_CRC_FAILED;
 800cab6:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 800caba:	4770      	bx	lr
    return SDMMC_ERROR_ILLEGAL_CMD;
 800cabc:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800cac0:	4770      	bx	lr
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800cac2:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
 800cac6:	4770      	bx	lr
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800cac8:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 800cacc:	4770      	bx	lr
    return SDMMC_ERROR_CC_ERR;
 800cace:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 800cad2:	4770      	bx	lr
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800cad4:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 800cad8:	4770      	bx	lr
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800cada:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 800cade:	4770      	bx	lr
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800cae0:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800cae4:	4770      	bx	lr
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800cae6:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 800caea:	4770      	bx	lr
 800caec:	2400000c 	.word	0x2400000c
 800caf0:	10624dd3 	.word	0x10624dd3
 800caf4:	fffee0c0 	.word	0xfffee0c0
 800caf8:	00200045 	.word	0x00200045
 800cafc:	002000c5 	.word	0x002000c5
 800cb00:	fdffe008 	.word	0xfdffe008

0800cb04 <SDMMC_CmdReadMultiBlock>:
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800cb04:	4a4f      	ldr	r2, [pc, #316]	@ (800cc44 <SDMMC_CmdReadMultiBlock+0x140>)
{
 800cb06:	4684      	mov	ip, r0
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800cb08:	4b4f      	ldr	r3, [pc, #316]	@ (800cc48 <SDMMC_CmdReadMultiBlock+0x144>)
 800cb0a:	6812      	ldr	r2, [r2, #0]
  SDMMCx->ARG = Command->Argument;
 800cb0c:	f8cc 1008 	str.w	r1, [ip, #8]
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800cb10:	fba3 3202 	umull	r3, r2, r3, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800cb14:	f8dc 100c 	ldr.w	r1, [ip, #12]
 800cb18:	484c      	ldr	r0, [pc, #304]	@ (800cc4c <SDMMC_CmdReadMultiBlock+0x148>)
 800cb1a:	f241 1312 	movw	r3, #4370	@ 0x1112
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800cb1e:	0a52      	lsrs	r2, r2, #9
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800cb20:	4008      	ands	r0, r1
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800cb22:	f241 3188 	movw	r1, #5000	@ 0x1388
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800cb26:	4303      	orrs	r3, r0
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800cb28:	fb01 f202 	mul.w	r2, r1, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800cb2c:	f8cc 300c 	str.w	r3, [ip, #12]
    if (count-- == 0U)
 800cb30:	1e53      	subs	r3, r2, #1
 800cb32:	b14a      	cbz	r2, 800cb48 <SDMMC_CmdReadMultiBlock+0x44>
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT |
 800cb34:	4946      	ldr	r1, [pc, #280]	@ (800cc50 <SDMMC_CmdReadMultiBlock+0x14c>)
    sta_reg = SDMMCx->STA;
 800cb36:	f8dc 2034 	ldr.w	r2, [ip, #52]	@ 0x34
    if (count-- == 0U)
 800cb3a:	3b01      	subs	r3, #1
                        SDMMC_FLAG_BUSYD0END)) == 0U) || ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800cb3c:	420a      	tst	r2, r1
 800cb3e:	d001      	beq.n	800cb44 <SDMMC_CmdReadMultiBlock+0x40>
 800cb40:	0492      	lsls	r2, r2, #18
 800cb42:	d504      	bpl.n	800cb4e <SDMMC_CmdReadMultiBlock+0x4a>
    if (count-- == 0U)
 800cb44:	1c58      	adds	r0, r3, #1
 800cb46:	d1f6      	bne.n	800cb36 <SDMMC_CmdReadMultiBlock+0x32>
      return SDMMC_ERROR_TIMEOUT;
 800cb48:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 800cb4c:	4770      	bx	lr
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800cb4e:	f8dc 3034 	ldr.w	r3, [ip, #52]	@ 0x34
 800cb52:	075b      	lsls	r3, r3, #29
 800cb54:	d443      	bmi.n	800cbde <SDMMC_CmdReadMultiBlock+0xda>
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800cb56:	f8dc 3034 	ldr.w	r3, [ip, #52]	@ 0x34
 800cb5a:	07d8      	lsls	r0, r3, #31
 800cb5c:	d409      	bmi.n	800cb72 <SDMMC_CmdReadMultiBlock+0x6e>
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800cb5e:	4b3d      	ldr	r3, [pc, #244]	@ (800cc54 <SDMMC_CmdReadMultiBlock+0x150>)
 800cb60:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
  return (uint8_t)(SDMMCx->RESPCMD);
 800cb64:	f8dc 3010 	ldr.w	r3, [ip, #16]
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800cb68:	b2db      	uxtb	r3, r3
 800cb6a:	2b12      	cmp	r3, #18
 800cb6c:	d005      	beq.n	800cb7a <SDMMC_CmdReadMultiBlock+0x76>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800cb6e:	2001      	movs	r0, #1
 800cb70:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800cb72:	2301      	movs	r3, #1
 800cb74:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800cb78:	e7f9      	b.n	800cb6e <SDMMC_CmdReadMultiBlock+0x6a>
  return (*(__IO uint32_t *) tmp);
 800cb7a:	f8dc 3014 	ldr.w	r3, [ip, #20]
  if ((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800cb7e:	4836      	ldr	r0, [pc, #216]	@ (800cc58 <SDMMC_CmdReadMultiBlock+0x154>)
 800cb80:	4018      	ands	r0, r3
 800cb82:	b358      	cbz	r0, 800cbdc <SDMMC_CmdReadMultiBlock+0xd8>
  else if ((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800cb84:	2b00      	cmp	r3, #0
 800cb86:	db2f      	blt.n	800cbe8 <SDMMC_CmdReadMultiBlock+0xe4>
  else if ((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800cb88:	0059      	lsls	r1, r3, #1
 800cb8a:	d430      	bmi.n	800cbee <SDMMC_CmdReadMultiBlock+0xea>
  else if ((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800cb8c:	009a      	lsls	r2, r3, #2
 800cb8e:	d430      	bmi.n	800cbf2 <SDMMC_CmdReadMultiBlock+0xee>
  else if ((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800cb90:	00d9      	lsls	r1, r3, #3
 800cb92:	d430      	bmi.n	800cbf6 <SDMMC_CmdReadMultiBlock+0xf2>
  else if ((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800cb94:	011a      	lsls	r2, r3, #4
 800cb96:	d431      	bmi.n	800cbfc <SDMMC_CmdReadMultiBlock+0xf8>
  else if ((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800cb98:	0159      	lsls	r1, r3, #5
 800cb9a:	d432      	bmi.n	800cc02 <SDMMC_CmdReadMultiBlock+0xfe>
  else if ((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800cb9c:	01da      	lsls	r2, r3, #7
 800cb9e:	d433      	bmi.n	800cc08 <SDMMC_CmdReadMultiBlock+0x104>
  else if ((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800cba0:	0219      	lsls	r1, r3, #8
 800cba2:	d434      	bmi.n	800cc0e <SDMMC_CmdReadMultiBlock+0x10a>
  else if ((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800cba4:	025a      	lsls	r2, r3, #9
 800cba6:	d435      	bmi.n	800cc14 <SDMMC_CmdReadMultiBlock+0x110>
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800cba8:	0299      	lsls	r1, r3, #10
 800cbaa:	d43f      	bmi.n	800cc2c <SDMMC_CmdReadMultiBlock+0x128>
  else if ((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800cbac:	02da      	lsls	r2, r3, #11
 800cbae:	d43a      	bmi.n	800cc26 <SDMMC_CmdReadMultiBlock+0x122>
  else if ((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800cbb0:	0359      	lsls	r1, r3, #13
 800cbb2:	d435      	bmi.n	800cc20 <SDMMC_CmdReadMultiBlock+0x11c>
  else if ((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800cbb4:	039a      	lsls	r2, r3, #14
 800cbb6:	d430      	bmi.n	800cc1a <SDMMC_CmdReadMultiBlock+0x116>
  else if ((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800cbb8:	03d9      	lsls	r1, r3, #15
 800cbba:	d440      	bmi.n	800cc3e <SDMMC_CmdReadMultiBlock+0x13a>
  else if ((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800cbbc:	041a      	lsls	r2, r3, #16
 800cbbe:	d43b      	bmi.n	800cc38 <SDMMC_CmdReadMultiBlock+0x134>
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800cbc0:	0459      	lsls	r1, r3, #17
 800cbc2:	d436      	bmi.n	800cc32 <SDMMC_CmdReadMultiBlock+0x12e>
  else if ((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800cbc4:	049a      	lsls	r2, r3, #18
 800cbc6:	d407      	bmi.n	800cbd8 <SDMMC_CmdReadMultiBlock+0xd4>
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800cbc8:	f013 0f08 	tst.w	r3, #8
 800cbcc:	bf0c      	ite	eq
 800cbce:	f44f 3080 	moveq.w	r0, #65536	@ 0x10000
 800cbd2:	f44f 0000 	movne.w	r0, #8388608	@ 0x800000
 800cbd6:	4770      	bx	lr
    return SDMMC_ERROR_ERASE_RESET;
 800cbd8:	f44f 0080 	mov.w	r0, #4194304	@ 0x400000
}
 800cbdc:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800cbde:	2304      	movs	r3, #4
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800cbe0:	4618      	mov	r0, r3
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800cbe2:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800cbe6:	4770      	bx	lr
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800cbe8:	f04f 7000 	mov.w	r0, #33554432	@ 0x2000000
 800cbec:	4770      	bx	lr
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800cbee:	2040      	movs	r0, #64	@ 0x40
 800cbf0:	4770      	bx	lr
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800cbf2:	2080      	movs	r0, #128	@ 0x80
 800cbf4:	4770      	bx	lr
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800cbf6:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800cbfa:	4770      	bx	lr
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800cbfc:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800cc00:	4770      	bx	lr
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800cc02:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 800cc06:	4770      	bx	lr
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800cc08:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800cc0c:	4770      	bx	lr
    return SDMMC_ERROR_COM_CRC_FAILED;
 800cc0e:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 800cc12:	4770      	bx	lr
    return SDMMC_ERROR_ILLEGAL_CMD;
 800cc14:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800cc18:	4770      	bx	lr
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800cc1a:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
 800cc1e:	4770      	bx	lr
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800cc20:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 800cc24:	4770      	bx	lr
    return SDMMC_ERROR_CC_ERR;
 800cc26:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 800cc2a:	4770      	bx	lr
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800cc2c:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 800cc30:	4770      	bx	lr
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800cc32:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 800cc36:	4770      	bx	lr
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800cc38:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800cc3c:	4770      	bx	lr
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800cc3e:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 800cc42:	4770      	bx	lr
 800cc44:	2400000c 	.word	0x2400000c
 800cc48:	10624dd3 	.word	0x10624dd3
 800cc4c:	fffee0c0 	.word	0xfffee0c0
 800cc50:	00200045 	.word	0x00200045
 800cc54:	002000c5 	.word	0x002000c5
 800cc58:	fdffe008 	.word	0xfdffe008

0800cc5c <SDMMC_CmdWriteSingleBlock>:
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800cc5c:	4a4f      	ldr	r2, [pc, #316]	@ (800cd9c <SDMMC_CmdWriteSingleBlock+0x140>)
{
 800cc5e:	4684      	mov	ip, r0
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800cc60:	4b4f      	ldr	r3, [pc, #316]	@ (800cda0 <SDMMC_CmdWriteSingleBlock+0x144>)
 800cc62:	6812      	ldr	r2, [r2, #0]
  SDMMCx->ARG = Command->Argument;
 800cc64:	f8cc 1008 	str.w	r1, [ip, #8]
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800cc68:	fba3 3202 	umull	r3, r2, r3, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800cc6c:	f8dc 100c 	ldr.w	r1, [ip, #12]
 800cc70:	484c      	ldr	r0, [pc, #304]	@ (800cda4 <SDMMC_CmdWriteSingleBlock+0x148>)
 800cc72:	f241 1318 	movw	r3, #4376	@ 0x1118
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800cc76:	0a52      	lsrs	r2, r2, #9
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800cc78:	4008      	ands	r0, r1
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800cc7a:	f241 3188 	movw	r1, #5000	@ 0x1388
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800cc7e:	4303      	orrs	r3, r0
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800cc80:	fb01 f202 	mul.w	r2, r1, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800cc84:	f8cc 300c 	str.w	r3, [ip, #12]
    if (count-- == 0U)
 800cc88:	1e53      	subs	r3, r2, #1
 800cc8a:	b14a      	cbz	r2, 800cca0 <SDMMC_CmdWriteSingleBlock+0x44>
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT |
 800cc8c:	4946      	ldr	r1, [pc, #280]	@ (800cda8 <SDMMC_CmdWriteSingleBlock+0x14c>)
    sta_reg = SDMMCx->STA;
 800cc8e:	f8dc 2034 	ldr.w	r2, [ip, #52]	@ 0x34
    if (count-- == 0U)
 800cc92:	3b01      	subs	r3, #1
                        SDMMC_FLAG_BUSYD0END)) == 0U) || ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800cc94:	420a      	tst	r2, r1
 800cc96:	d001      	beq.n	800cc9c <SDMMC_CmdWriteSingleBlock+0x40>
 800cc98:	0492      	lsls	r2, r2, #18
 800cc9a:	d504      	bpl.n	800cca6 <SDMMC_CmdWriteSingleBlock+0x4a>
    if (count-- == 0U)
 800cc9c:	1c58      	adds	r0, r3, #1
 800cc9e:	d1f6      	bne.n	800cc8e <SDMMC_CmdWriteSingleBlock+0x32>
      return SDMMC_ERROR_TIMEOUT;
 800cca0:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 800cca4:	4770      	bx	lr
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800cca6:	f8dc 3034 	ldr.w	r3, [ip, #52]	@ 0x34
 800ccaa:	075b      	lsls	r3, r3, #29
 800ccac:	d443      	bmi.n	800cd36 <SDMMC_CmdWriteSingleBlock+0xda>
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800ccae:	f8dc 3034 	ldr.w	r3, [ip, #52]	@ 0x34
 800ccb2:	07d8      	lsls	r0, r3, #31
 800ccb4:	d409      	bmi.n	800ccca <SDMMC_CmdWriteSingleBlock+0x6e>
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800ccb6:	4b3d      	ldr	r3, [pc, #244]	@ (800cdac <SDMMC_CmdWriteSingleBlock+0x150>)
 800ccb8:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
  return (uint8_t)(SDMMCx->RESPCMD);
 800ccbc:	f8dc 3010 	ldr.w	r3, [ip, #16]
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800ccc0:	b2db      	uxtb	r3, r3
 800ccc2:	2b18      	cmp	r3, #24
 800ccc4:	d005      	beq.n	800ccd2 <SDMMC_CmdWriteSingleBlock+0x76>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800ccc6:	2001      	movs	r0, #1
 800ccc8:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800ccca:	2301      	movs	r3, #1
 800cccc:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800ccd0:	e7f9      	b.n	800ccc6 <SDMMC_CmdWriteSingleBlock+0x6a>
  return (*(__IO uint32_t *) tmp);
 800ccd2:	f8dc 3014 	ldr.w	r3, [ip, #20]
  if ((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800ccd6:	4836      	ldr	r0, [pc, #216]	@ (800cdb0 <SDMMC_CmdWriteSingleBlock+0x154>)
 800ccd8:	4018      	ands	r0, r3
 800ccda:	b358      	cbz	r0, 800cd34 <SDMMC_CmdWriteSingleBlock+0xd8>
  else if ((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800ccdc:	2b00      	cmp	r3, #0
 800ccde:	db2f      	blt.n	800cd40 <SDMMC_CmdWriteSingleBlock+0xe4>
  else if ((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800cce0:	0059      	lsls	r1, r3, #1
 800cce2:	d430      	bmi.n	800cd46 <SDMMC_CmdWriteSingleBlock+0xea>
  else if ((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800cce4:	009a      	lsls	r2, r3, #2
 800cce6:	d430      	bmi.n	800cd4a <SDMMC_CmdWriteSingleBlock+0xee>
  else if ((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800cce8:	00d9      	lsls	r1, r3, #3
 800ccea:	d430      	bmi.n	800cd4e <SDMMC_CmdWriteSingleBlock+0xf2>
  else if ((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800ccec:	011a      	lsls	r2, r3, #4
 800ccee:	d431      	bmi.n	800cd54 <SDMMC_CmdWriteSingleBlock+0xf8>
  else if ((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800ccf0:	0159      	lsls	r1, r3, #5
 800ccf2:	d432      	bmi.n	800cd5a <SDMMC_CmdWriteSingleBlock+0xfe>
  else if ((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800ccf4:	01da      	lsls	r2, r3, #7
 800ccf6:	d433      	bmi.n	800cd60 <SDMMC_CmdWriteSingleBlock+0x104>
  else if ((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800ccf8:	0219      	lsls	r1, r3, #8
 800ccfa:	d434      	bmi.n	800cd66 <SDMMC_CmdWriteSingleBlock+0x10a>
  else if ((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800ccfc:	025a      	lsls	r2, r3, #9
 800ccfe:	d435      	bmi.n	800cd6c <SDMMC_CmdWriteSingleBlock+0x110>
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800cd00:	0299      	lsls	r1, r3, #10
 800cd02:	d43f      	bmi.n	800cd84 <SDMMC_CmdWriteSingleBlock+0x128>
  else if ((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800cd04:	02da      	lsls	r2, r3, #11
 800cd06:	d43a      	bmi.n	800cd7e <SDMMC_CmdWriteSingleBlock+0x122>
  else if ((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800cd08:	0359      	lsls	r1, r3, #13
 800cd0a:	d435      	bmi.n	800cd78 <SDMMC_CmdWriteSingleBlock+0x11c>
  else if ((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800cd0c:	039a      	lsls	r2, r3, #14
 800cd0e:	d430      	bmi.n	800cd72 <SDMMC_CmdWriteSingleBlock+0x116>
  else if ((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800cd10:	03d9      	lsls	r1, r3, #15
 800cd12:	d440      	bmi.n	800cd96 <SDMMC_CmdWriteSingleBlock+0x13a>
  else if ((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800cd14:	041a      	lsls	r2, r3, #16
 800cd16:	d43b      	bmi.n	800cd90 <SDMMC_CmdWriteSingleBlock+0x134>
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800cd18:	0459      	lsls	r1, r3, #17
 800cd1a:	d436      	bmi.n	800cd8a <SDMMC_CmdWriteSingleBlock+0x12e>
  else if ((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800cd1c:	049a      	lsls	r2, r3, #18
 800cd1e:	d407      	bmi.n	800cd30 <SDMMC_CmdWriteSingleBlock+0xd4>
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800cd20:	f013 0f08 	tst.w	r3, #8
 800cd24:	bf0c      	ite	eq
 800cd26:	f44f 3080 	moveq.w	r0, #65536	@ 0x10000
 800cd2a:	f44f 0000 	movne.w	r0, #8388608	@ 0x800000
 800cd2e:	4770      	bx	lr
    return SDMMC_ERROR_ERASE_RESET;
 800cd30:	f44f 0080 	mov.w	r0, #4194304	@ 0x400000
}
 800cd34:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800cd36:	2304      	movs	r3, #4
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800cd38:	4618      	mov	r0, r3
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800cd3a:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800cd3e:	4770      	bx	lr
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800cd40:	f04f 7000 	mov.w	r0, #33554432	@ 0x2000000
 800cd44:	4770      	bx	lr
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800cd46:	2040      	movs	r0, #64	@ 0x40
 800cd48:	4770      	bx	lr
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800cd4a:	2080      	movs	r0, #128	@ 0x80
 800cd4c:	4770      	bx	lr
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800cd4e:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800cd52:	4770      	bx	lr
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800cd54:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800cd58:	4770      	bx	lr
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800cd5a:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 800cd5e:	4770      	bx	lr
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800cd60:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800cd64:	4770      	bx	lr
    return SDMMC_ERROR_COM_CRC_FAILED;
 800cd66:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 800cd6a:	4770      	bx	lr
    return SDMMC_ERROR_ILLEGAL_CMD;
 800cd6c:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800cd70:	4770      	bx	lr
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800cd72:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
 800cd76:	4770      	bx	lr
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800cd78:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 800cd7c:	4770      	bx	lr
    return SDMMC_ERROR_CC_ERR;
 800cd7e:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 800cd82:	4770      	bx	lr
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800cd84:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 800cd88:	4770      	bx	lr
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800cd8a:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 800cd8e:	4770      	bx	lr
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800cd90:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800cd94:	4770      	bx	lr
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800cd96:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 800cd9a:	4770      	bx	lr
 800cd9c:	2400000c 	.word	0x2400000c
 800cda0:	10624dd3 	.word	0x10624dd3
 800cda4:	fffee0c0 	.word	0xfffee0c0
 800cda8:	00200045 	.word	0x00200045
 800cdac:	002000c5 	.word	0x002000c5
 800cdb0:	fdffe008 	.word	0xfdffe008

0800cdb4 <SDMMC_CmdWriteMultiBlock>:
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800cdb4:	4a4f      	ldr	r2, [pc, #316]	@ (800cef4 <SDMMC_CmdWriteMultiBlock+0x140>)
{
 800cdb6:	4684      	mov	ip, r0
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800cdb8:	4b4f      	ldr	r3, [pc, #316]	@ (800cef8 <SDMMC_CmdWriteMultiBlock+0x144>)
 800cdba:	6812      	ldr	r2, [r2, #0]
  SDMMCx->ARG = Command->Argument;
 800cdbc:	f8cc 1008 	str.w	r1, [ip, #8]
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800cdc0:	fba3 3202 	umull	r3, r2, r3, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800cdc4:	f8dc 100c 	ldr.w	r1, [ip, #12]
 800cdc8:	484c      	ldr	r0, [pc, #304]	@ (800cefc <SDMMC_CmdWriteMultiBlock+0x148>)
 800cdca:	f241 1319 	movw	r3, #4377	@ 0x1119
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800cdce:	0a52      	lsrs	r2, r2, #9
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800cdd0:	4008      	ands	r0, r1
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800cdd2:	f241 3188 	movw	r1, #5000	@ 0x1388
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800cdd6:	4303      	orrs	r3, r0
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800cdd8:	fb01 f202 	mul.w	r2, r1, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800cddc:	f8cc 300c 	str.w	r3, [ip, #12]
    if (count-- == 0U)
 800cde0:	1e53      	subs	r3, r2, #1
 800cde2:	b14a      	cbz	r2, 800cdf8 <SDMMC_CmdWriteMultiBlock+0x44>
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT |
 800cde4:	4946      	ldr	r1, [pc, #280]	@ (800cf00 <SDMMC_CmdWriteMultiBlock+0x14c>)
    sta_reg = SDMMCx->STA;
 800cde6:	f8dc 2034 	ldr.w	r2, [ip, #52]	@ 0x34
    if (count-- == 0U)
 800cdea:	3b01      	subs	r3, #1
                        SDMMC_FLAG_BUSYD0END)) == 0U) || ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800cdec:	420a      	tst	r2, r1
 800cdee:	d001      	beq.n	800cdf4 <SDMMC_CmdWriteMultiBlock+0x40>
 800cdf0:	0492      	lsls	r2, r2, #18
 800cdf2:	d504      	bpl.n	800cdfe <SDMMC_CmdWriteMultiBlock+0x4a>
    if (count-- == 0U)
 800cdf4:	1c58      	adds	r0, r3, #1
 800cdf6:	d1f6      	bne.n	800cde6 <SDMMC_CmdWriteMultiBlock+0x32>
      return SDMMC_ERROR_TIMEOUT;
 800cdf8:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 800cdfc:	4770      	bx	lr
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800cdfe:	f8dc 3034 	ldr.w	r3, [ip, #52]	@ 0x34
 800ce02:	075b      	lsls	r3, r3, #29
 800ce04:	d443      	bmi.n	800ce8e <SDMMC_CmdWriteMultiBlock+0xda>
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800ce06:	f8dc 3034 	ldr.w	r3, [ip, #52]	@ 0x34
 800ce0a:	07d8      	lsls	r0, r3, #31
 800ce0c:	d409      	bmi.n	800ce22 <SDMMC_CmdWriteMultiBlock+0x6e>
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800ce0e:	4b3d      	ldr	r3, [pc, #244]	@ (800cf04 <SDMMC_CmdWriteMultiBlock+0x150>)
 800ce10:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
  return (uint8_t)(SDMMCx->RESPCMD);
 800ce14:	f8dc 3010 	ldr.w	r3, [ip, #16]
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800ce18:	b2db      	uxtb	r3, r3
 800ce1a:	2b19      	cmp	r3, #25
 800ce1c:	d005      	beq.n	800ce2a <SDMMC_CmdWriteMultiBlock+0x76>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800ce1e:	2001      	movs	r0, #1
 800ce20:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800ce22:	2301      	movs	r3, #1
 800ce24:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800ce28:	e7f9      	b.n	800ce1e <SDMMC_CmdWriteMultiBlock+0x6a>
  return (*(__IO uint32_t *) tmp);
 800ce2a:	f8dc 3014 	ldr.w	r3, [ip, #20]
  if ((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800ce2e:	4836      	ldr	r0, [pc, #216]	@ (800cf08 <SDMMC_CmdWriteMultiBlock+0x154>)
 800ce30:	4018      	ands	r0, r3
 800ce32:	b358      	cbz	r0, 800ce8c <SDMMC_CmdWriteMultiBlock+0xd8>
  else if ((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800ce34:	2b00      	cmp	r3, #0
 800ce36:	db2f      	blt.n	800ce98 <SDMMC_CmdWriteMultiBlock+0xe4>
  else if ((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800ce38:	0059      	lsls	r1, r3, #1
 800ce3a:	d430      	bmi.n	800ce9e <SDMMC_CmdWriteMultiBlock+0xea>
  else if ((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800ce3c:	009a      	lsls	r2, r3, #2
 800ce3e:	d430      	bmi.n	800cea2 <SDMMC_CmdWriteMultiBlock+0xee>
  else if ((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800ce40:	00d9      	lsls	r1, r3, #3
 800ce42:	d430      	bmi.n	800cea6 <SDMMC_CmdWriteMultiBlock+0xf2>
  else if ((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800ce44:	011a      	lsls	r2, r3, #4
 800ce46:	d431      	bmi.n	800ceac <SDMMC_CmdWriteMultiBlock+0xf8>
  else if ((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800ce48:	0159      	lsls	r1, r3, #5
 800ce4a:	d432      	bmi.n	800ceb2 <SDMMC_CmdWriteMultiBlock+0xfe>
  else if ((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800ce4c:	01da      	lsls	r2, r3, #7
 800ce4e:	d433      	bmi.n	800ceb8 <SDMMC_CmdWriteMultiBlock+0x104>
  else if ((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800ce50:	0219      	lsls	r1, r3, #8
 800ce52:	d434      	bmi.n	800cebe <SDMMC_CmdWriteMultiBlock+0x10a>
  else if ((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800ce54:	025a      	lsls	r2, r3, #9
 800ce56:	d435      	bmi.n	800cec4 <SDMMC_CmdWriteMultiBlock+0x110>
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800ce58:	0299      	lsls	r1, r3, #10
 800ce5a:	d43f      	bmi.n	800cedc <SDMMC_CmdWriteMultiBlock+0x128>
  else if ((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800ce5c:	02da      	lsls	r2, r3, #11
 800ce5e:	d43a      	bmi.n	800ced6 <SDMMC_CmdWriteMultiBlock+0x122>
  else if ((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800ce60:	0359      	lsls	r1, r3, #13
 800ce62:	d435      	bmi.n	800ced0 <SDMMC_CmdWriteMultiBlock+0x11c>
  else if ((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800ce64:	039a      	lsls	r2, r3, #14
 800ce66:	d430      	bmi.n	800ceca <SDMMC_CmdWriteMultiBlock+0x116>
  else if ((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800ce68:	03d9      	lsls	r1, r3, #15
 800ce6a:	d440      	bmi.n	800ceee <SDMMC_CmdWriteMultiBlock+0x13a>
  else if ((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800ce6c:	041a      	lsls	r2, r3, #16
 800ce6e:	d43b      	bmi.n	800cee8 <SDMMC_CmdWriteMultiBlock+0x134>
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800ce70:	0459      	lsls	r1, r3, #17
 800ce72:	d436      	bmi.n	800cee2 <SDMMC_CmdWriteMultiBlock+0x12e>
  else if ((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800ce74:	049a      	lsls	r2, r3, #18
 800ce76:	d407      	bmi.n	800ce88 <SDMMC_CmdWriteMultiBlock+0xd4>
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800ce78:	f013 0f08 	tst.w	r3, #8
 800ce7c:	bf0c      	ite	eq
 800ce7e:	f44f 3080 	moveq.w	r0, #65536	@ 0x10000
 800ce82:	f44f 0000 	movne.w	r0, #8388608	@ 0x800000
 800ce86:	4770      	bx	lr
    return SDMMC_ERROR_ERASE_RESET;
 800ce88:	f44f 0080 	mov.w	r0, #4194304	@ 0x400000
}
 800ce8c:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800ce8e:	2304      	movs	r3, #4
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800ce90:	4618      	mov	r0, r3
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800ce92:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800ce96:	4770      	bx	lr
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800ce98:	f04f 7000 	mov.w	r0, #33554432	@ 0x2000000
 800ce9c:	4770      	bx	lr
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800ce9e:	2040      	movs	r0, #64	@ 0x40
 800cea0:	4770      	bx	lr
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800cea2:	2080      	movs	r0, #128	@ 0x80
 800cea4:	4770      	bx	lr
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800cea6:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800ceaa:	4770      	bx	lr
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800ceac:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800ceb0:	4770      	bx	lr
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800ceb2:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 800ceb6:	4770      	bx	lr
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800ceb8:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800cebc:	4770      	bx	lr
    return SDMMC_ERROR_COM_CRC_FAILED;
 800cebe:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 800cec2:	4770      	bx	lr
    return SDMMC_ERROR_ILLEGAL_CMD;
 800cec4:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800cec8:	4770      	bx	lr
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800ceca:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
 800cece:	4770      	bx	lr
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800ced0:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 800ced4:	4770      	bx	lr
    return SDMMC_ERROR_CC_ERR;
 800ced6:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 800ceda:	4770      	bx	lr
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800cedc:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 800cee0:	4770      	bx	lr
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800cee2:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 800cee6:	4770      	bx	lr
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800cee8:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800ceec:	4770      	bx	lr
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800ceee:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 800cef2:	4770      	bx	lr
 800cef4:	2400000c 	.word	0x2400000c
 800cef8:	10624dd3 	.word	0x10624dd3
 800cefc:	fffee0c0 	.word	0xfffee0c0
 800cf00:	00200045 	.word	0x00200045
 800cf04:	002000c5 	.word	0x002000c5
 800cf08:	fdffe008 	.word	0xfdffe008

0800cf0c <SDMMC_CmdStopTransfer>:
{
 800cf0c:	4601      	mov	r1, r0
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800cf0e:	4b7a      	ldr	r3, [pc, #488]	@ (800d0f8 <SDMMC_CmdStopTransfer+0x1ec>)
  __SDMMC_CMDSTOP_ENABLE(SDMMCx);
 800cf10:	68c0      	ldr	r0, [r0, #12]
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800cf12:	681a      	ldr	r2, [r3, #0]
  __SDMMC_CMDSTOP_ENABLE(SDMMCx);
 800cf14:	f040 0080 	orr.w	r0, r0, #128	@ 0x80
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800cf18:	4b78      	ldr	r3, [pc, #480]	@ (800d0fc <SDMMC_CmdStopTransfer+0x1f0>)
{
 800cf1a:	b430      	push	{r4, r5}
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800cf1c:	4c78      	ldr	r4, [pc, #480]	@ (800d100 <SDMMC_CmdStopTransfer+0x1f4>)
  SDMMCx->ARG = Command->Argument;
 800cf1e:	2500      	movs	r5, #0
  __SDMMC_CMDSTOP_ENABLE(SDMMCx);
 800cf20:	60c8      	str	r0, [r1, #12]
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800cf22:	fba4 4202 	umull	r4, r2, r4, r2
  __SDMMC_CMDTRANS_DISABLE(SDMMCx);
 800cf26:	68c8      	ldr	r0, [r1, #12]
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800cf28:	4c76      	ldr	r4, [pc, #472]	@ (800d104 <SDMMC_CmdStopTransfer+0x1f8>)
  __SDMMC_CMDTRANS_DISABLE(SDMMCx);
 800cf2a:	f020 0040 	bic.w	r0, r0, #64	@ 0x40
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800cf2e:	0a52      	lsrs	r2, r2, #9
  __SDMMC_CMDTRANS_DISABLE(SDMMCx);
 800cf30:	60c8      	str	r0, [r1, #12]
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800cf32:	f241 100c 	movw	r0, #4364	@ 0x110c
  SDMMCx->ARG = Command->Argument;
 800cf36:	608d      	str	r5, [r1, #8]
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800cf38:	fb04 f202 	mul.w	r2, r4, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800cf3c:	68cc      	ldr	r4, [r1, #12]
 800cf3e:	4023      	ands	r3, r4
 800cf40:	4318      	orrs	r0, r3
 800cf42:	60c8      	str	r0, [r1, #12]
    if (count-- == 0U)
 800cf44:	b14a      	cbz	r2, 800cf5a <SDMMC_CmdStopTransfer+0x4e>
 800cf46:	1e53      	subs	r3, r2, #1
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT |
 800cf48:	486f      	ldr	r0, [pc, #444]	@ (800d108 <SDMMC_CmdStopTransfer+0x1fc>)
    sta_reg = SDMMCx->STA;
 800cf4a:	6b4a      	ldr	r2, [r1, #52]	@ 0x34
    if (count-- == 0U)
 800cf4c:	3b01      	subs	r3, #1
                        SDMMC_FLAG_BUSYD0END)) == 0U) || ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800cf4e:	4202      	tst	r2, r0
 800cf50:	d001      	beq.n	800cf56 <SDMMC_CmdStopTransfer+0x4a>
 800cf52:	0492      	lsls	r2, r2, #18
 800cf54:	d509      	bpl.n	800cf6a <SDMMC_CmdStopTransfer+0x5e>
    if (count-- == 0U)
 800cf56:	1c5c      	adds	r4, r3, #1
 800cf58:	d1f7      	bne.n	800cf4a <SDMMC_CmdStopTransfer+0x3e>
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800cf5a:	68cb      	ldr	r3, [r1, #12]
 800cf5c:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 800cf60:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800cf64:	60cb      	str	r3, [r1, #12]
}
 800cf66:	bc30      	pop	{r4, r5}
 800cf68:	4770      	bx	lr
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800cf6a:	6b4b      	ldr	r3, [r1, #52]	@ 0x34
 800cf6c:	075b      	lsls	r3, r3, #29
 800cf6e:	d44d      	bmi.n	800d00c <SDMMC_CmdStopTransfer+0x100>
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800cf70:	6b48      	ldr	r0, [r1, #52]	@ 0x34
 800cf72:	f010 0001 	ands.w	r0, r0, #1
 800cf76:	d13a      	bne.n	800cfee <SDMMC_CmdStopTransfer+0xe2>
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800cf78:	4b64      	ldr	r3, [pc, #400]	@ (800d10c <SDMMC_CmdStopTransfer+0x200>)
 800cf7a:	638b      	str	r3, [r1, #56]	@ 0x38
  return (uint8_t)(SDMMCx->RESPCMD);
 800cf7c:	690b      	ldr	r3, [r1, #16]
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800cf7e:	b2db      	uxtb	r3, r3
 800cf80:	2b0c      	cmp	r3, #12
 800cf82:	d136      	bne.n	800cff2 <SDMMC_CmdStopTransfer+0xe6>
  return (*(__IO uint32_t *) tmp);
 800cf84:	694b      	ldr	r3, [r1, #20]
  if ((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800cf86:	4a62      	ldr	r2, [pc, #392]	@ (800d110 <SDMMC_CmdStopTransfer+0x204>)
 800cf88:	401a      	ands	r2, r3
 800cf8a:	2a00      	cmp	r2, #0
 800cf8c:	d038      	beq.n	800d000 <SDMMC_CmdStopTransfer+0xf4>
  else if ((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800cf8e:	2b00      	cmp	r3, #0
 800cf90:	db36      	blt.n	800d000 <SDMMC_CmdStopTransfer+0xf4>
  else if ((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800cf92:	005d      	lsls	r5, r3, #1
 800cf94:	d441      	bmi.n	800d01a <SDMMC_CmdStopTransfer+0x10e>
  else if ((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800cf96:	009c      	lsls	r4, r3, #2
 800cf98:	d445      	bmi.n	800d026 <SDMMC_CmdStopTransfer+0x11a>
  else if ((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800cf9a:	00d8      	lsls	r0, r3, #3
 800cf9c:	d449      	bmi.n	800d032 <SDMMC_CmdStopTransfer+0x126>
  else if ((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800cf9e:	011a      	lsls	r2, r3, #4
 800cfa0:	d44e      	bmi.n	800d040 <SDMMC_CmdStopTransfer+0x134>
  else if ((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800cfa2:	015d      	lsls	r5, r3, #5
 800cfa4:	d453      	bmi.n	800d04e <SDMMC_CmdStopTransfer+0x142>
  else if ((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800cfa6:	01dc      	lsls	r4, r3, #7
 800cfa8:	d45f      	bmi.n	800d06a <SDMMC_CmdStopTransfer+0x15e>
  else if ((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800cfaa:	0218      	lsls	r0, r3, #8
 800cfac:	d456      	bmi.n	800d05c <SDMMC_CmdStopTransfer+0x150>
  else if ((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800cfae:	025a      	lsls	r2, r3, #9
 800cfb0:	d469      	bmi.n	800d086 <SDMMC_CmdStopTransfer+0x17a>
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800cfb2:	029d      	lsls	r5, r3, #10
 800cfb4:	d460      	bmi.n	800d078 <SDMMC_CmdStopTransfer+0x16c>
  else if ((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800cfb6:	02dc      	lsls	r4, r3, #11
 800cfb8:	d47a      	bmi.n	800d0b0 <SDMMC_CmdStopTransfer+0x1a4>
  else if ((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800cfba:	0358      	lsls	r0, r3, #13
 800cfbc:	d471      	bmi.n	800d0a2 <SDMMC_CmdStopTransfer+0x196>
  else if ((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800cfbe:	039a      	lsls	r2, r3, #14
 800cfc0:	d468      	bmi.n	800d094 <SDMMC_CmdStopTransfer+0x188>
  else if ((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800cfc2:	03dd      	lsls	r5, r3, #15
 800cfc4:	f100 8090 	bmi.w	800d0e8 <SDMMC_CmdStopTransfer+0x1dc>
  else if ((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800cfc8:	041c      	lsls	r4, r3, #16
 800cfca:	d47f      	bmi.n	800d0cc <SDMMC_CmdStopTransfer+0x1c0>
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800cfcc:	0458      	lsls	r0, r3, #17
 800cfce:	d476      	bmi.n	800d0be <SDMMC_CmdStopTransfer+0x1b2>
  else if ((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800cfd0:	049a      	lsls	r2, r3, #18
 800cfd2:	f100 8082 	bmi.w	800d0da <SDMMC_CmdStopTransfer+0x1ce>
  else if ((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800cfd6:	f013 0f08 	tst.w	r3, #8
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800cfda:	68cb      	ldr	r3, [r1, #12]
 800cfdc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800cfe0:	bf14      	ite	ne
 800cfe2:	f44f 0000 	movne.w	r0, #8388608	@ 0x800000
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800cfe6:	f44f 3080 	moveq.w	r0, #65536	@ 0x10000
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800cfea:	60cb      	str	r3, [r1, #12]
  if (errorstate == SDMMC_ERROR_ADDR_OUT_OF_RANGE)
 800cfec:	e7bb      	b.n	800cf66 <SDMMC_CmdStopTransfer+0x5a>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800cfee:	2301      	movs	r3, #1
 800cff0:	638b      	str	r3, [r1, #56]	@ 0x38
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800cff2:	68cb      	ldr	r3, [r1, #12]
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800cff4:	2001      	movs	r0, #1
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800cff6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
}
 800cffa:	bc30      	pop	{r4, r5}
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800cffc:	60cb      	str	r3, [r1, #12]
}
 800cffe:	4770      	bx	lr
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800d000:	68cb      	ldr	r3, [r1, #12]
 800d002:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
}
 800d006:	bc30      	pop	{r4, r5}
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800d008:	60cb      	str	r3, [r1, #12]
}
 800d00a:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800d00c:	2004      	movs	r0, #4
 800d00e:	6388      	str	r0, [r1, #56]	@ 0x38
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800d010:	68cb      	ldr	r3, [r1, #12]
 800d012:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d016:	60cb      	str	r3, [r1, #12]
  if (errorstate == SDMMC_ERROR_ADDR_OUT_OF_RANGE)
 800d018:	e7a5      	b.n	800cf66 <SDMMC_CmdStopTransfer+0x5a>
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800d01a:	68cb      	ldr	r3, [r1, #12]
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800d01c:	2040      	movs	r0, #64	@ 0x40
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800d01e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d022:	60cb      	str	r3, [r1, #12]
  if (errorstate == SDMMC_ERROR_ADDR_OUT_OF_RANGE)
 800d024:	e79f      	b.n	800cf66 <SDMMC_CmdStopTransfer+0x5a>
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800d026:	68cb      	ldr	r3, [r1, #12]
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800d028:	2080      	movs	r0, #128	@ 0x80
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800d02a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d02e:	60cb      	str	r3, [r1, #12]
  if (errorstate == SDMMC_ERROR_ADDR_OUT_OF_RANGE)
 800d030:	e799      	b.n	800cf66 <SDMMC_CmdStopTransfer+0x5a>
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800d032:	68cb      	ldr	r3, [r1, #12]
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800d034:	f44f 7080 	mov.w	r0, #256	@ 0x100
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800d038:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d03c:	60cb      	str	r3, [r1, #12]
  if (errorstate == SDMMC_ERROR_ADDR_OUT_OF_RANGE)
 800d03e:	e792      	b.n	800cf66 <SDMMC_CmdStopTransfer+0x5a>
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800d040:	68cb      	ldr	r3, [r1, #12]
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800d042:	f44f 7000 	mov.w	r0, #512	@ 0x200
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800d046:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d04a:	60cb      	str	r3, [r1, #12]
  if (errorstate == SDMMC_ERROR_ADDR_OUT_OF_RANGE)
 800d04c:	e78b      	b.n	800cf66 <SDMMC_CmdStopTransfer+0x5a>
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800d04e:	68cb      	ldr	r3, [r1, #12]
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800d050:	f44f 6080 	mov.w	r0, #1024	@ 0x400
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800d054:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d058:	60cb      	str	r3, [r1, #12]
  if (errorstate == SDMMC_ERROR_ADDR_OUT_OF_RANGE)
 800d05a:	e784      	b.n	800cf66 <SDMMC_CmdStopTransfer+0x5a>
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800d05c:	68cb      	ldr	r3, [r1, #12]
    return SDMMC_ERROR_COM_CRC_FAILED;
 800d05e:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800d062:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d066:	60cb      	str	r3, [r1, #12]
  if (errorstate == SDMMC_ERROR_ADDR_OUT_OF_RANGE)
 800d068:	e77d      	b.n	800cf66 <SDMMC_CmdStopTransfer+0x5a>
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800d06a:	68cb      	ldr	r3, [r1, #12]
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800d06c:	f44f 6000 	mov.w	r0, #2048	@ 0x800
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800d070:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d074:	60cb      	str	r3, [r1, #12]
  if (errorstate == SDMMC_ERROR_ADDR_OUT_OF_RANGE)
 800d076:	e776      	b.n	800cf66 <SDMMC_CmdStopTransfer+0x5a>
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800d078:	68cb      	ldr	r3, [r1, #12]
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800d07a:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800d07e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d082:	60cb      	str	r3, [r1, #12]
  if (errorstate == SDMMC_ERROR_ADDR_OUT_OF_RANGE)
 800d084:	e76f      	b.n	800cf66 <SDMMC_CmdStopTransfer+0x5a>
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800d086:	68cb      	ldr	r3, [r1, #12]
    return SDMMC_ERROR_ILLEGAL_CMD;
 800d088:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800d08c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d090:	60cb      	str	r3, [r1, #12]
  if (errorstate == SDMMC_ERROR_ADDR_OUT_OF_RANGE)
 800d092:	e768      	b.n	800cf66 <SDMMC_CmdStopTransfer+0x5a>
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800d094:	68cb      	ldr	r3, [r1, #12]
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800d096:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800d09a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d09e:	60cb      	str	r3, [r1, #12]
  if (errorstate == SDMMC_ERROR_ADDR_OUT_OF_RANGE)
 800d0a0:	e761      	b.n	800cf66 <SDMMC_CmdStopTransfer+0x5a>
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800d0a2:	68cb      	ldr	r3, [r1, #12]
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800d0a4:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800d0a8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d0ac:	60cb      	str	r3, [r1, #12]
  if (errorstate == SDMMC_ERROR_ADDR_OUT_OF_RANGE)
 800d0ae:	e75a      	b.n	800cf66 <SDMMC_CmdStopTransfer+0x5a>
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800d0b0:	68cb      	ldr	r3, [r1, #12]
    return SDMMC_ERROR_CC_ERR;
 800d0b2:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800d0b6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d0ba:	60cb      	str	r3, [r1, #12]
  if (errorstate == SDMMC_ERROR_ADDR_OUT_OF_RANGE)
 800d0bc:	e753      	b.n	800cf66 <SDMMC_CmdStopTransfer+0x5a>
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800d0be:	68cb      	ldr	r3, [r1, #12]
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800d0c0:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800d0c4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d0c8:	60cb      	str	r3, [r1, #12]
  if (errorstate == SDMMC_ERROR_ADDR_OUT_OF_RANGE)
 800d0ca:	e74c      	b.n	800cf66 <SDMMC_CmdStopTransfer+0x5a>
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800d0cc:	68cb      	ldr	r3, [r1, #12]
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800d0ce:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800d0d2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d0d6:	60cb      	str	r3, [r1, #12]
  if (errorstate == SDMMC_ERROR_ADDR_OUT_OF_RANGE)
 800d0d8:	e745      	b.n	800cf66 <SDMMC_CmdStopTransfer+0x5a>
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800d0da:	68cb      	ldr	r3, [r1, #12]
    return SDMMC_ERROR_ERASE_RESET;
 800d0dc:	f44f 0080 	mov.w	r0, #4194304	@ 0x400000
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800d0e0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d0e4:	60cb      	str	r3, [r1, #12]
  if (errorstate == SDMMC_ERROR_ADDR_OUT_OF_RANGE)
 800d0e6:	e73e      	b.n	800cf66 <SDMMC_CmdStopTransfer+0x5a>
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800d0e8:	68cb      	ldr	r3, [r1, #12]
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800d0ea:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800d0ee:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d0f2:	60cb      	str	r3, [r1, #12]
  if (errorstate == SDMMC_ERROR_ADDR_OUT_OF_RANGE)
 800d0f4:	e737      	b.n	800cf66 <SDMMC_CmdStopTransfer+0x5a>
 800d0f6:	bf00      	nop
 800d0f8:	2400000c 	.word	0x2400000c
 800d0fc:	fffee0c0 	.word	0xfffee0c0
 800d100:	10624dd3 	.word	0x10624dd3
 800d104:	05f5e100 	.word	0x05f5e100
 800d108:	00200045 	.word	0x00200045
 800d10c:	002000c5 	.word	0x002000c5
 800d110:	fdffe008 	.word	0xfdffe008

0800d114 <SDMMC_CmdSelDesel>:
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800d114:	4a4f      	ldr	r2, [pc, #316]	@ (800d254 <SDMMC_CmdSelDesel+0x140>)
{
 800d116:	4684      	mov	ip, r0
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800d118:	4b4f      	ldr	r3, [pc, #316]	@ (800d258 <SDMMC_CmdSelDesel+0x144>)
 800d11a:	6812      	ldr	r2, [r2, #0]
  SDMMCx->ARG = Command->Argument;
 800d11c:	f8cc 1008 	str.w	r1, [ip, #8]
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800d120:	fba3 3202 	umull	r3, r2, r3, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800d124:	f8dc 100c 	ldr.w	r1, [ip, #12]
 800d128:	484c      	ldr	r0, [pc, #304]	@ (800d25c <SDMMC_CmdSelDesel+0x148>)
 800d12a:	f241 1307 	movw	r3, #4359	@ 0x1107
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800d12e:	0a52      	lsrs	r2, r2, #9
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800d130:	4008      	ands	r0, r1
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800d132:	f241 3188 	movw	r1, #5000	@ 0x1388
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800d136:	4303      	orrs	r3, r0
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800d138:	fb01 f202 	mul.w	r2, r1, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800d13c:	f8cc 300c 	str.w	r3, [ip, #12]
    if (count-- == 0U)
 800d140:	1e53      	subs	r3, r2, #1
 800d142:	b14a      	cbz	r2, 800d158 <SDMMC_CmdSelDesel+0x44>
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT |
 800d144:	4946      	ldr	r1, [pc, #280]	@ (800d260 <SDMMC_CmdSelDesel+0x14c>)
    sta_reg = SDMMCx->STA;
 800d146:	f8dc 2034 	ldr.w	r2, [ip, #52]	@ 0x34
    if (count-- == 0U)
 800d14a:	3b01      	subs	r3, #1
                        SDMMC_FLAG_BUSYD0END)) == 0U) || ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800d14c:	420a      	tst	r2, r1
 800d14e:	d001      	beq.n	800d154 <SDMMC_CmdSelDesel+0x40>
 800d150:	0492      	lsls	r2, r2, #18
 800d152:	d504      	bpl.n	800d15e <SDMMC_CmdSelDesel+0x4a>
    if (count-- == 0U)
 800d154:	1c58      	adds	r0, r3, #1
 800d156:	d1f6      	bne.n	800d146 <SDMMC_CmdSelDesel+0x32>
      return SDMMC_ERROR_TIMEOUT;
 800d158:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 800d15c:	4770      	bx	lr
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800d15e:	f8dc 3034 	ldr.w	r3, [ip, #52]	@ 0x34
 800d162:	075b      	lsls	r3, r3, #29
 800d164:	d443      	bmi.n	800d1ee <SDMMC_CmdSelDesel+0xda>
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800d166:	f8dc 3034 	ldr.w	r3, [ip, #52]	@ 0x34
 800d16a:	07d8      	lsls	r0, r3, #31
 800d16c:	d409      	bmi.n	800d182 <SDMMC_CmdSelDesel+0x6e>
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800d16e:	4b3d      	ldr	r3, [pc, #244]	@ (800d264 <SDMMC_CmdSelDesel+0x150>)
 800d170:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
  return (uint8_t)(SDMMCx->RESPCMD);
 800d174:	f8dc 3010 	ldr.w	r3, [ip, #16]
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800d178:	b2db      	uxtb	r3, r3
 800d17a:	2b07      	cmp	r3, #7
 800d17c:	d005      	beq.n	800d18a <SDMMC_CmdSelDesel+0x76>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800d17e:	2001      	movs	r0, #1
 800d180:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800d182:	2301      	movs	r3, #1
 800d184:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800d188:	e7f9      	b.n	800d17e <SDMMC_CmdSelDesel+0x6a>
  return (*(__IO uint32_t *) tmp);
 800d18a:	f8dc 3014 	ldr.w	r3, [ip, #20]
  if ((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800d18e:	4836      	ldr	r0, [pc, #216]	@ (800d268 <SDMMC_CmdSelDesel+0x154>)
 800d190:	4018      	ands	r0, r3
 800d192:	b358      	cbz	r0, 800d1ec <SDMMC_CmdSelDesel+0xd8>
  else if ((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800d194:	2b00      	cmp	r3, #0
 800d196:	db2f      	blt.n	800d1f8 <SDMMC_CmdSelDesel+0xe4>
  else if ((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800d198:	0059      	lsls	r1, r3, #1
 800d19a:	d430      	bmi.n	800d1fe <SDMMC_CmdSelDesel+0xea>
  else if ((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800d19c:	009a      	lsls	r2, r3, #2
 800d19e:	d430      	bmi.n	800d202 <SDMMC_CmdSelDesel+0xee>
  else if ((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800d1a0:	00d9      	lsls	r1, r3, #3
 800d1a2:	d430      	bmi.n	800d206 <SDMMC_CmdSelDesel+0xf2>
  else if ((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800d1a4:	011a      	lsls	r2, r3, #4
 800d1a6:	d431      	bmi.n	800d20c <SDMMC_CmdSelDesel+0xf8>
  else if ((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800d1a8:	0159      	lsls	r1, r3, #5
 800d1aa:	d432      	bmi.n	800d212 <SDMMC_CmdSelDesel+0xfe>
  else if ((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800d1ac:	01da      	lsls	r2, r3, #7
 800d1ae:	d433      	bmi.n	800d218 <SDMMC_CmdSelDesel+0x104>
  else if ((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800d1b0:	0219      	lsls	r1, r3, #8
 800d1b2:	d434      	bmi.n	800d21e <SDMMC_CmdSelDesel+0x10a>
  else if ((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800d1b4:	025a      	lsls	r2, r3, #9
 800d1b6:	d435      	bmi.n	800d224 <SDMMC_CmdSelDesel+0x110>
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800d1b8:	0299      	lsls	r1, r3, #10
 800d1ba:	d43f      	bmi.n	800d23c <SDMMC_CmdSelDesel+0x128>
  else if ((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800d1bc:	02da      	lsls	r2, r3, #11
 800d1be:	d43a      	bmi.n	800d236 <SDMMC_CmdSelDesel+0x122>
  else if ((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800d1c0:	0359      	lsls	r1, r3, #13
 800d1c2:	d435      	bmi.n	800d230 <SDMMC_CmdSelDesel+0x11c>
  else if ((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800d1c4:	039a      	lsls	r2, r3, #14
 800d1c6:	d430      	bmi.n	800d22a <SDMMC_CmdSelDesel+0x116>
  else if ((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800d1c8:	03d9      	lsls	r1, r3, #15
 800d1ca:	d440      	bmi.n	800d24e <SDMMC_CmdSelDesel+0x13a>
  else if ((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800d1cc:	041a      	lsls	r2, r3, #16
 800d1ce:	d43b      	bmi.n	800d248 <SDMMC_CmdSelDesel+0x134>
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800d1d0:	0459      	lsls	r1, r3, #17
 800d1d2:	d436      	bmi.n	800d242 <SDMMC_CmdSelDesel+0x12e>
  else if ((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800d1d4:	049a      	lsls	r2, r3, #18
 800d1d6:	d407      	bmi.n	800d1e8 <SDMMC_CmdSelDesel+0xd4>
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800d1d8:	f013 0f08 	tst.w	r3, #8
 800d1dc:	bf0c      	ite	eq
 800d1de:	f44f 3080 	moveq.w	r0, #65536	@ 0x10000
 800d1e2:	f44f 0000 	movne.w	r0, #8388608	@ 0x800000
 800d1e6:	4770      	bx	lr
    return SDMMC_ERROR_ERASE_RESET;
 800d1e8:	f44f 0080 	mov.w	r0, #4194304	@ 0x400000
}
 800d1ec:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800d1ee:	2304      	movs	r3, #4
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800d1f0:	4618      	mov	r0, r3
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800d1f2:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800d1f6:	4770      	bx	lr
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800d1f8:	f04f 7000 	mov.w	r0, #33554432	@ 0x2000000
 800d1fc:	4770      	bx	lr
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800d1fe:	2040      	movs	r0, #64	@ 0x40
 800d200:	4770      	bx	lr
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800d202:	2080      	movs	r0, #128	@ 0x80
 800d204:	4770      	bx	lr
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800d206:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800d20a:	4770      	bx	lr
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800d20c:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800d210:	4770      	bx	lr
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800d212:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 800d216:	4770      	bx	lr
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800d218:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800d21c:	4770      	bx	lr
    return SDMMC_ERROR_COM_CRC_FAILED;
 800d21e:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 800d222:	4770      	bx	lr
    return SDMMC_ERROR_ILLEGAL_CMD;
 800d224:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800d228:	4770      	bx	lr
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800d22a:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
 800d22e:	4770      	bx	lr
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800d230:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 800d234:	4770      	bx	lr
    return SDMMC_ERROR_CC_ERR;
 800d236:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 800d23a:	4770      	bx	lr
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800d23c:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 800d240:	4770      	bx	lr
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800d242:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 800d246:	4770      	bx	lr
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800d248:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800d24c:	4770      	bx	lr
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800d24e:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 800d252:	4770      	bx	lr
 800d254:	2400000c 	.word	0x2400000c
 800d258:	10624dd3 	.word	0x10624dd3
 800d25c:	fffee0c0 	.word	0xfffee0c0
 800d260:	00200045 	.word	0x00200045
 800d264:	002000c5 	.word	0x002000c5
 800d268:	fdffe008 	.word	0xfdffe008

0800d26c <SDMMC_CmdGoIdleState>:
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800d26c:	4b11      	ldr	r3, [pc, #68]	@ (800d2b4 <SDMMC_CmdGoIdleState+0x48>)
{
 800d26e:	4601      	mov	r1, r0
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800d270:	4a11      	ldr	r2, [pc, #68]	@ (800d2b8 <SDMMC_CmdGoIdleState+0x4c>)
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800d272:	681b      	ldr	r3, [r3, #0]
{
 800d274:	b430      	push	{r4, r5}
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800d276:	4c11      	ldr	r4, [pc, #68]	@ (800d2bc <SDMMC_CmdGoIdleState+0x50>)
  SDMMCx->ARG = Command->Argument;
 800d278:	2500      	movs	r5, #0
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800d27a:	fba4 4303 	umull	r4, r3, r4, r3
  SDMMCx->ARG = Command->Argument;
 800d27e:	6085      	str	r5, [r0, #8]
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800d280:	68c4      	ldr	r4, [r0, #12]
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800d282:	0a5b      	lsrs	r3, r3, #9
 800d284:	f241 3088 	movw	r0, #5000	@ 0x1388
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800d288:	4022      	ands	r2, r4
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800d28a:	fb00 f303 	mul.w	r3, r0, r3
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800d28e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800d292:	60ca      	str	r2, [r1, #12]
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800d294:	e002      	b.n	800d29c <SDMMC_CmdGoIdleState+0x30>
    if (count-- == 0U)
    {
      return SDMMC_ERROR_TIMEOUT;
    }

  } while (!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 800d296:	6b4a      	ldr	r2, [r1, #52]	@ 0x34
 800d298:	0612      	lsls	r2, r2, #24
 800d29a:	d405      	bmi.n	800d2a8 <SDMMC_CmdGoIdleState+0x3c>
    if (count-- == 0U)
 800d29c:	3b01      	subs	r3, #1
 800d29e:	d2fa      	bcs.n	800d296 <SDMMC_CmdGoIdleState+0x2a>
      return SDMMC_ERROR_TIMEOUT;
 800d2a0:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
}
 800d2a4:	bc30      	pop	{r4, r5}
 800d2a6:	4770      	bx	lr

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800d2a8:	4b05      	ldr	r3, [pc, #20]	@ (800d2c0 <SDMMC_CmdGoIdleState+0x54>)

  return SDMMC_ERROR_NONE;
 800d2aa:	2000      	movs	r0, #0
}
 800d2ac:	bc30      	pop	{r4, r5}
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800d2ae:	638b      	str	r3, [r1, #56]	@ 0x38
}
 800d2b0:	4770      	bx	lr
 800d2b2:	bf00      	nop
 800d2b4:	2400000c 	.word	0x2400000c
 800d2b8:	fffee0c0 	.word	0xfffee0c0
 800d2bc:	10624dd3 	.word	0x10624dd3
 800d2c0:	002000c5 	.word	0x002000c5

0800d2c4 <SDMMC_CmdOperCond>:
{
 800d2c4:	4601      	mov	r1, r0
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800d2c6:	4a1c      	ldr	r2, [pc, #112]	@ (800d338 <SDMMC_CmdOperCond+0x74>)
 800d2c8:	4b1c      	ldr	r3, [pc, #112]	@ (800d33c <SDMMC_CmdOperCond+0x78>)
 800d2ca:	6812      	ldr	r2, [r2, #0]
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800d2cc:	481c      	ldr	r0, [pc, #112]	@ (800d340 <SDMMC_CmdOperCond+0x7c>)
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800d2ce:	fba3 3202 	umull	r3, r2, r3, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800d2d2:	f241 1308 	movw	r3, #4360	@ 0x1108
{
 800d2d6:	b410      	push	{r4}
  SDMMCx->ARG = Command->Argument;
 800d2d8:	f44f 74d5 	mov.w	r4, #426	@ 0x1aa
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800d2dc:	0a52      	lsrs	r2, r2, #9
  SDMMCx->ARG = Command->Argument;
 800d2de:	608c      	str	r4, [r1, #8]
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800d2e0:	68cc      	ldr	r4, [r1, #12]
 800d2e2:	4020      	ands	r0, r4
 800d2e4:	4303      	orrs	r3, r0
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800d2e6:	f241 3088 	movw	r0, #5000	@ 0x1388
 800d2ea:	fb00 f202 	mul.w	r2, r0, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800d2ee:	60cb      	str	r3, [r1, #12]
    if (count-- == 0U)
 800d2f0:	b14a      	cbz	r2, 800d306 <SDMMC_CmdOperCond+0x42>
 800d2f2:	1e53      	subs	r3, r2, #1
    sta_reg = SDMMCx->STA;
 800d2f4:	6b4a      	ldr	r2, [r1, #52]	@ 0x34
    if (count-- == 0U)
 800d2f6:	3b01      	subs	r3, #1
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800d2f8:	f012 0f45 	tst.w	r2, #69	@ 0x45
 800d2fc:	d001      	beq.n	800d302 <SDMMC_CmdOperCond+0x3e>
 800d2fe:	0490      	lsls	r0, r2, #18
 800d300:	d506      	bpl.n	800d310 <SDMMC_CmdOperCond+0x4c>
    if (count-- == 0U)
 800d302:	1c5c      	adds	r4, r3, #1
 800d304:	d1f6      	bne.n	800d2f4 <SDMMC_CmdOperCond+0x30>
      return SDMMC_ERROR_TIMEOUT;
 800d306:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
}
 800d30a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d30e:	4770      	bx	lr
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800d310:	6b4b      	ldr	r3, [r1, #52]	@ 0x34
 800d312:	075a      	lsls	r2, r3, #29
 800d314:	d40c      	bmi.n	800d330 <SDMMC_CmdOperCond+0x6c>
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800d316:	6b48      	ldr	r0, [r1, #52]	@ 0x34
 800d318:	f010 0001 	ands.w	r0, r0, #1
 800d31c:	d105      	bne.n	800d32a <SDMMC_CmdOperCond+0x66>
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 800d31e:	6b4b      	ldr	r3, [r1, #52]	@ 0x34
 800d320:	065b      	lsls	r3, r3, #25
 800d322:	d5f2      	bpl.n	800d30a <SDMMC_CmdOperCond+0x46>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 800d324:	2340      	movs	r3, #64	@ 0x40
 800d326:	638b      	str	r3, [r1, #56]	@ 0x38
 800d328:	e7ef      	b.n	800d30a <SDMMC_CmdOperCond+0x46>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800d32a:	2301      	movs	r3, #1
 800d32c:	638b      	str	r3, [r1, #56]	@ 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800d32e:	e7ec      	b.n	800d30a <SDMMC_CmdOperCond+0x46>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800d330:	2304      	movs	r3, #4
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800d332:	4618      	mov	r0, r3
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800d334:	638b      	str	r3, [r1, #56]	@ 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800d336:	e7e8      	b.n	800d30a <SDMMC_CmdOperCond+0x46>
 800d338:	2400000c 	.word	0x2400000c
 800d33c:	10624dd3 	.word	0x10624dd3
 800d340:	fffee0c0 	.word	0xfffee0c0

0800d344 <SDMMC_CmdAppCommand>:
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800d344:	4a4f      	ldr	r2, [pc, #316]	@ (800d484 <SDMMC_CmdAppCommand+0x140>)
{
 800d346:	4684      	mov	ip, r0
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800d348:	4b4f      	ldr	r3, [pc, #316]	@ (800d488 <SDMMC_CmdAppCommand+0x144>)
 800d34a:	6812      	ldr	r2, [r2, #0]
  SDMMCx->ARG = Command->Argument;
 800d34c:	f8cc 1008 	str.w	r1, [ip, #8]
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800d350:	fba3 3202 	umull	r3, r2, r3, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800d354:	f8dc 100c 	ldr.w	r1, [ip, #12]
 800d358:	484c      	ldr	r0, [pc, #304]	@ (800d48c <SDMMC_CmdAppCommand+0x148>)
 800d35a:	f241 1337 	movw	r3, #4407	@ 0x1137
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800d35e:	0a52      	lsrs	r2, r2, #9
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800d360:	4008      	ands	r0, r1
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800d362:	f241 3188 	movw	r1, #5000	@ 0x1388
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800d366:	4303      	orrs	r3, r0
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800d368:	fb01 f202 	mul.w	r2, r1, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800d36c:	f8cc 300c 	str.w	r3, [ip, #12]
    if (count-- == 0U)
 800d370:	1e53      	subs	r3, r2, #1
 800d372:	b14a      	cbz	r2, 800d388 <SDMMC_CmdAppCommand+0x44>
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT |
 800d374:	4946      	ldr	r1, [pc, #280]	@ (800d490 <SDMMC_CmdAppCommand+0x14c>)
    sta_reg = SDMMCx->STA;
 800d376:	f8dc 2034 	ldr.w	r2, [ip, #52]	@ 0x34
    if (count-- == 0U)
 800d37a:	3b01      	subs	r3, #1
                        SDMMC_FLAG_BUSYD0END)) == 0U) || ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800d37c:	420a      	tst	r2, r1
 800d37e:	d001      	beq.n	800d384 <SDMMC_CmdAppCommand+0x40>
 800d380:	0492      	lsls	r2, r2, #18
 800d382:	d504      	bpl.n	800d38e <SDMMC_CmdAppCommand+0x4a>
    if (count-- == 0U)
 800d384:	1c58      	adds	r0, r3, #1
 800d386:	d1f6      	bne.n	800d376 <SDMMC_CmdAppCommand+0x32>
      return SDMMC_ERROR_TIMEOUT;
 800d388:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 800d38c:	4770      	bx	lr
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800d38e:	f8dc 3034 	ldr.w	r3, [ip, #52]	@ 0x34
 800d392:	075b      	lsls	r3, r3, #29
 800d394:	d443      	bmi.n	800d41e <SDMMC_CmdAppCommand+0xda>
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800d396:	f8dc 3034 	ldr.w	r3, [ip, #52]	@ 0x34
 800d39a:	07d8      	lsls	r0, r3, #31
 800d39c:	d409      	bmi.n	800d3b2 <SDMMC_CmdAppCommand+0x6e>
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800d39e:	4b3d      	ldr	r3, [pc, #244]	@ (800d494 <SDMMC_CmdAppCommand+0x150>)
 800d3a0:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
  return (uint8_t)(SDMMCx->RESPCMD);
 800d3a4:	f8dc 3010 	ldr.w	r3, [ip, #16]
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800d3a8:	b2db      	uxtb	r3, r3
 800d3aa:	2b37      	cmp	r3, #55	@ 0x37
 800d3ac:	d005      	beq.n	800d3ba <SDMMC_CmdAppCommand+0x76>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800d3ae:	2001      	movs	r0, #1
 800d3b0:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800d3b2:	2301      	movs	r3, #1
 800d3b4:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800d3b8:	e7f9      	b.n	800d3ae <SDMMC_CmdAppCommand+0x6a>
  return (*(__IO uint32_t *) tmp);
 800d3ba:	f8dc 3014 	ldr.w	r3, [ip, #20]
  if ((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800d3be:	4836      	ldr	r0, [pc, #216]	@ (800d498 <SDMMC_CmdAppCommand+0x154>)
 800d3c0:	4018      	ands	r0, r3
 800d3c2:	b358      	cbz	r0, 800d41c <SDMMC_CmdAppCommand+0xd8>
  else if ((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800d3c4:	2b00      	cmp	r3, #0
 800d3c6:	db2f      	blt.n	800d428 <SDMMC_CmdAppCommand+0xe4>
  else if ((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800d3c8:	0059      	lsls	r1, r3, #1
 800d3ca:	d430      	bmi.n	800d42e <SDMMC_CmdAppCommand+0xea>
  else if ((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800d3cc:	009a      	lsls	r2, r3, #2
 800d3ce:	d430      	bmi.n	800d432 <SDMMC_CmdAppCommand+0xee>
  else if ((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800d3d0:	00d9      	lsls	r1, r3, #3
 800d3d2:	d430      	bmi.n	800d436 <SDMMC_CmdAppCommand+0xf2>
  else if ((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800d3d4:	011a      	lsls	r2, r3, #4
 800d3d6:	d431      	bmi.n	800d43c <SDMMC_CmdAppCommand+0xf8>
  else if ((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800d3d8:	0159      	lsls	r1, r3, #5
 800d3da:	d432      	bmi.n	800d442 <SDMMC_CmdAppCommand+0xfe>
  else if ((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800d3dc:	01da      	lsls	r2, r3, #7
 800d3de:	d433      	bmi.n	800d448 <SDMMC_CmdAppCommand+0x104>
  else if ((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800d3e0:	0219      	lsls	r1, r3, #8
 800d3e2:	d434      	bmi.n	800d44e <SDMMC_CmdAppCommand+0x10a>
  else if ((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800d3e4:	025a      	lsls	r2, r3, #9
 800d3e6:	d435      	bmi.n	800d454 <SDMMC_CmdAppCommand+0x110>
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800d3e8:	0299      	lsls	r1, r3, #10
 800d3ea:	d43f      	bmi.n	800d46c <SDMMC_CmdAppCommand+0x128>
  else if ((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800d3ec:	02da      	lsls	r2, r3, #11
 800d3ee:	d43a      	bmi.n	800d466 <SDMMC_CmdAppCommand+0x122>
  else if ((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800d3f0:	0359      	lsls	r1, r3, #13
 800d3f2:	d435      	bmi.n	800d460 <SDMMC_CmdAppCommand+0x11c>
  else if ((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800d3f4:	039a      	lsls	r2, r3, #14
 800d3f6:	d430      	bmi.n	800d45a <SDMMC_CmdAppCommand+0x116>
  else if ((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800d3f8:	03d9      	lsls	r1, r3, #15
 800d3fa:	d440      	bmi.n	800d47e <SDMMC_CmdAppCommand+0x13a>
  else if ((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800d3fc:	041a      	lsls	r2, r3, #16
 800d3fe:	d43b      	bmi.n	800d478 <SDMMC_CmdAppCommand+0x134>
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800d400:	0459      	lsls	r1, r3, #17
 800d402:	d436      	bmi.n	800d472 <SDMMC_CmdAppCommand+0x12e>
  else if ((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800d404:	049a      	lsls	r2, r3, #18
 800d406:	d407      	bmi.n	800d418 <SDMMC_CmdAppCommand+0xd4>
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800d408:	f013 0f08 	tst.w	r3, #8
 800d40c:	bf0c      	ite	eq
 800d40e:	f44f 3080 	moveq.w	r0, #65536	@ 0x10000
 800d412:	f44f 0000 	movne.w	r0, #8388608	@ 0x800000
 800d416:	4770      	bx	lr
    return SDMMC_ERROR_ERASE_RESET;
 800d418:	f44f 0080 	mov.w	r0, #4194304	@ 0x400000
}
 800d41c:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800d41e:	2304      	movs	r3, #4
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800d420:	4618      	mov	r0, r3
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800d422:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800d426:	4770      	bx	lr
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800d428:	f04f 7000 	mov.w	r0, #33554432	@ 0x2000000
 800d42c:	4770      	bx	lr
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800d42e:	2040      	movs	r0, #64	@ 0x40
 800d430:	4770      	bx	lr
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800d432:	2080      	movs	r0, #128	@ 0x80
 800d434:	4770      	bx	lr
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800d436:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800d43a:	4770      	bx	lr
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800d43c:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800d440:	4770      	bx	lr
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800d442:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 800d446:	4770      	bx	lr
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800d448:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800d44c:	4770      	bx	lr
    return SDMMC_ERROR_COM_CRC_FAILED;
 800d44e:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 800d452:	4770      	bx	lr
    return SDMMC_ERROR_ILLEGAL_CMD;
 800d454:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800d458:	4770      	bx	lr
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800d45a:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
 800d45e:	4770      	bx	lr
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800d460:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 800d464:	4770      	bx	lr
    return SDMMC_ERROR_CC_ERR;
 800d466:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 800d46a:	4770      	bx	lr
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800d46c:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 800d470:	4770      	bx	lr
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800d472:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 800d476:	4770      	bx	lr
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800d478:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800d47c:	4770      	bx	lr
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800d47e:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 800d482:	4770      	bx	lr
 800d484:	2400000c 	.word	0x2400000c
 800d488:	10624dd3 	.word	0x10624dd3
 800d48c:	fffee0c0 	.word	0xfffee0c0
 800d490:	00200045 	.word	0x00200045
 800d494:	002000c5 	.word	0x002000c5
 800d498:	fdffe008 	.word	0xfdffe008

0800d49c <SDMMC_CmdAppOperCommand>:
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800d49c:	4a19      	ldr	r2, [pc, #100]	@ (800d504 <SDMMC_CmdAppOperCommand+0x68>)
{
 800d49e:	4684      	mov	ip, r0
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800d4a0:	4b19      	ldr	r3, [pc, #100]	@ (800d508 <SDMMC_CmdAppOperCommand+0x6c>)
 800d4a2:	6812      	ldr	r2, [r2, #0]
  SDMMCx->ARG = Command->Argument;
 800d4a4:	f8cc 1008 	str.w	r1, [ip, #8]
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800d4a8:	fba3 3202 	umull	r3, r2, r3, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800d4ac:	f8dc 100c 	ldr.w	r1, [ip, #12]
 800d4b0:	4816      	ldr	r0, [pc, #88]	@ (800d50c <SDMMC_CmdAppOperCommand+0x70>)
 800d4b2:	f241 1329 	movw	r3, #4393	@ 0x1129
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800d4b6:	0a52      	lsrs	r2, r2, #9
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800d4b8:	4008      	ands	r0, r1
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800d4ba:	f241 3188 	movw	r1, #5000	@ 0x1388
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800d4be:	4303      	orrs	r3, r0
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800d4c0:	fb01 f202 	mul.w	r2, r1, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800d4c4:	f8cc 300c 	str.w	r3, [ip, #12]
    if (count-- == 0U)
 800d4c8:	1e53      	subs	r3, r2, #1
 800d4ca:	b14a      	cbz	r2, 800d4e0 <SDMMC_CmdAppOperCommand+0x44>
    sta_reg = SDMMCx->STA;
 800d4cc:	f8dc 2034 	ldr.w	r2, [ip, #52]	@ 0x34
    if (count-- == 0U)
 800d4d0:	3b01      	subs	r3, #1
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800d4d2:	f012 0f45 	tst.w	r2, #69	@ 0x45
 800d4d6:	d001      	beq.n	800d4dc <SDMMC_CmdAppOperCommand+0x40>
 800d4d8:	0492      	lsls	r2, r2, #18
 800d4da:	d504      	bpl.n	800d4e6 <SDMMC_CmdAppOperCommand+0x4a>
    if (count-- == 0U)
 800d4dc:	1c59      	adds	r1, r3, #1
 800d4de:	d1f5      	bne.n	800d4cc <SDMMC_CmdAppOperCommand+0x30>
      return SDMMC_ERROR_TIMEOUT;
 800d4e0:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
}
 800d4e4:	4770      	bx	lr
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800d4e6:	f8dc 0034 	ldr.w	r0, [ip, #52]	@ 0x34
 800d4ea:	f010 0004 	ands.w	r0, r0, #4
 800d4ee:	d103      	bne.n	800d4f8 <SDMMC_CmdAppOperCommand+0x5c>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800d4f0:	4b07      	ldr	r3, [pc, #28]	@ (800d510 <SDMMC_CmdAppOperCommand+0x74>)
 800d4f2:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
  return SDMMC_ERROR_NONE;
 800d4f6:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800d4f8:	2304      	movs	r3, #4
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800d4fa:	4618      	mov	r0, r3
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800d4fc:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800d500:	4770      	bx	lr
 800d502:	bf00      	nop
 800d504:	2400000c 	.word	0x2400000c
 800d508:	10624dd3 	.word	0x10624dd3
 800d50c:	fffee0c0 	.word	0xfffee0c0
 800d510:	002000c5 	.word	0x002000c5

0800d514 <SDMMC_CmdBusWidth>:
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800d514:	4a4f      	ldr	r2, [pc, #316]	@ (800d654 <SDMMC_CmdBusWidth+0x140>)
{
 800d516:	4684      	mov	ip, r0
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800d518:	4b4f      	ldr	r3, [pc, #316]	@ (800d658 <SDMMC_CmdBusWidth+0x144>)
 800d51a:	6812      	ldr	r2, [r2, #0]
  SDMMCx->ARG = Command->Argument;
 800d51c:	f8cc 1008 	str.w	r1, [ip, #8]
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800d520:	fba3 3202 	umull	r3, r2, r3, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800d524:	f8dc 100c 	ldr.w	r1, [ip, #12]
 800d528:	484c      	ldr	r0, [pc, #304]	@ (800d65c <SDMMC_CmdBusWidth+0x148>)
 800d52a:	f241 1306 	movw	r3, #4358	@ 0x1106
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800d52e:	0a52      	lsrs	r2, r2, #9
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800d530:	4008      	ands	r0, r1
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800d532:	f241 3188 	movw	r1, #5000	@ 0x1388
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800d536:	4303      	orrs	r3, r0
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800d538:	fb01 f202 	mul.w	r2, r1, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800d53c:	f8cc 300c 	str.w	r3, [ip, #12]
    if (count-- == 0U)
 800d540:	1e53      	subs	r3, r2, #1
 800d542:	b14a      	cbz	r2, 800d558 <SDMMC_CmdBusWidth+0x44>
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT |
 800d544:	4946      	ldr	r1, [pc, #280]	@ (800d660 <SDMMC_CmdBusWidth+0x14c>)
    sta_reg = SDMMCx->STA;
 800d546:	f8dc 2034 	ldr.w	r2, [ip, #52]	@ 0x34
    if (count-- == 0U)
 800d54a:	3b01      	subs	r3, #1
                        SDMMC_FLAG_BUSYD0END)) == 0U) || ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800d54c:	420a      	tst	r2, r1
 800d54e:	d001      	beq.n	800d554 <SDMMC_CmdBusWidth+0x40>
 800d550:	0492      	lsls	r2, r2, #18
 800d552:	d504      	bpl.n	800d55e <SDMMC_CmdBusWidth+0x4a>
    if (count-- == 0U)
 800d554:	1c58      	adds	r0, r3, #1
 800d556:	d1f6      	bne.n	800d546 <SDMMC_CmdBusWidth+0x32>
      return SDMMC_ERROR_TIMEOUT;
 800d558:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 800d55c:	4770      	bx	lr
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800d55e:	f8dc 3034 	ldr.w	r3, [ip, #52]	@ 0x34
 800d562:	075b      	lsls	r3, r3, #29
 800d564:	d443      	bmi.n	800d5ee <SDMMC_CmdBusWidth+0xda>
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800d566:	f8dc 3034 	ldr.w	r3, [ip, #52]	@ 0x34
 800d56a:	07d8      	lsls	r0, r3, #31
 800d56c:	d409      	bmi.n	800d582 <SDMMC_CmdBusWidth+0x6e>
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800d56e:	4b3d      	ldr	r3, [pc, #244]	@ (800d664 <SDMMC_CmdBusWidth+0x150>)
 800d570:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
  return (uint8_t)(SDMMCx->RESPCMD);
 800d574:	f8dc 3010 	ldr.w	r3, [ip, #16]
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800d578:	b2db      	uxtb	r3, r3
 800d57a:	2b06      	cmp	r3, #6
 800d57c:	d005      	beq.n	800d58a <SDMMC_CmdBusWidth+0x76>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800d57e:	2001      	movs	r0, #1
 800d580:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800d582:	2301      	movs	r3, #1
 800d584:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800d588:	e7f9      	b.n	800d57e <SDMMC_CmdBusWidth+0x6a>
  return (*(__IO uint32_t *) tmp);
 800d58a:	f8dc 3014 	ldr.w	r3, [ip, #20]
  if ((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800d58e:	4836      	ldr	r0, [pc, #216]	@ (800d668 <SDMMC_CmdBusWidth+0x154>)
 800d590:	4018      	ands	r0, r3
 800d592:	b358      	cbz	r0, 800d5ec <SDMMC_CmdBusWidth+0xd8>
  else if ((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800d594:	2b00      	cmp	r3, #0
 800d596:	db2f      	blt.n	800d5f8 <SDMMC_CmdBusWidth+0xe4>
  else if ((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800d598:	0059      	lsls	r1, r3, #1
 800d59a:	d430      	bmi.n	800d5fe <SDMMC_CmdBusWidth+0xea>
  else if ((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800d59c:	009a      	lsls	r2, r3, #2
 800d59e:	d430      	bmi.n	800d602 <SDMMC_CmdBusWidth+0xee>
  else if ((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800d5a0:	00d9      	lsls	r1, r3, #3
 800d5a2:	d430      	bmi.n	800d606 <SDMMC_CmdBusWidth+0xf2>
  else if ((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800d5a4:	011a      	lsls	r2, r3, #4
 800d5a6:	d431      	bmi.n	800d60c <SDMMC_CmdBusWidth+0xf8>
  else if ((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800d5a8:	0159      	lsls	r1, r3, #5
 800d5aa:	d432      	bmi.n	800d612 <SDMMC_CmdBusWidth+0xfe>
  else if ((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800d5ac:	01da      	lsls	r2, r3, #7
 800d5ae:	d433      	bmi.n	800d618 <SDMMC_CmdBusWidth+0x104>
  else if ((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800d5b0:	0219      	lsls	r1, r3, #8
 800d5b2:	d434      	bmi.n	800d61e <SDMMC_CmdBusWidth+0x10a>
  else if ((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800d5b4:	025a      	lsls	r2, r3, #9
 800d5b6:	d435      	bmi.n	800d624 <SDMMC_CmdBusWidth+0x110>
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800d5b8:	0299      	lsls	r1, r3, #10
 800d5ba:	d43f      	bmi.n	800d63c <SDMMC_CmdBusWidth+0x128>
  else if ((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800d5bc:	02da      	lsls	r2, r3, #11
 800d5be:	d43a      	bmi.n	800d636 <SDMMC_CmdBusWidth+0x122>
  else if ((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800d5c0:	0359      	lsls	r1, r3, #13
 800d5c2:	d435      	bmi.n	800d630 <SDMMC_CmdBusWidth+0x11c>
  else if ((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800d5c4:	039a      	lsls	r2, r3, #14
 800d5c6:	d430      	bmi.n	800d62a <SDMMC_CmdBusWidth+0x116>
  else if ((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800d5c8:	03d9      	lsls	r1, r3, #15
 800d5ca:	d440      	bmi.n	800d64e <SDMMC_CmdBusWidth+0x13a>
  else if ((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800d5cc:	041a      	lsls	r2, r3, #16
 800d5ce:	d43b      	bmi.n	800d648 <SDMMC_CmdBusWidth+0x134>
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800d5d0:	0459      	lsls	r1, r3, #17
 800d5d2:	d436      	bmi.n	800d642 <SDMMC_CmdBusWidth+0x12e>
  else if ((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800d5d4:	049a      	lsls	r2, r3, #18
 800d5d6:	d407      	bmi.n	800d5e8 <SDMMC_CmdBusWidth+0xd4>
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800d5d8:	f013 0f08 	tst.w	r3, #8
 800d5dc:	bf0c      	ite	eq
 800d5de:	f44f 3080 	moveq.w	r0, #65536	@ 0x10000
 800d5e2:	f44f 0000 	movne.w	r0, #8388608	@ 0x800000
 800d5e6:	4770      	bx	lr
    return SDMMC_ERROR_ERASE_RESET;
 800d5e8:	f44f 0080 	mov.w	r0, #4194304	@ 0x400000
}
 800d5ec:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800d5ee:	2304      	movs	r3, #4
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800d5f0:	4618      	mov	r0, r3
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800d5f2:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800d5f6:	4770      	bx	lr
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800d5f8:	f04f 7000 	mov.w	r0, #33554432	@ 0x2000000
 800d5fc:	4770      	bx	lr
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800d5fe:	2040      	movs	r0, #64	@ 0x40
 800d600:	4770      	bx	lr
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800d602:	2080      	movs	r0, #128	@ 0x80
 800d604:	4770      	bx	lr
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800d606:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800d60a:	4770      	bx	lr
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800d60c:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800d610:	4770      	bx	lr
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800d612:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 800d616:	4770      	bx	lr
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800d618:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800d61c:	4770      	bx	lr
    return SDMMC_ERROR_COM_CRC_FAILED;
 800d61e:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 800d622:	4770      	bx	lr
    return SDMMC_ERROR_ILLEGAL_CMD;
 800d624:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800d628:	4770      	bx	lr
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800d62a:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
 800d62e:	4770      	bx	lr
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800d630:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 800d634:	4770      	bx	lr
    return SDMMC_ERROR_CC_ERR;
 800d636:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 800d63a:	4770      	bx	lr
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800d63c:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 800d640:	4770      	bx	lr
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800d642:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 800d646:	4770      	bx	lr
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800d648:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800d64c:	4770      	bx	lr
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800d64e:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 800d652:	4770      	bx	lr
 800d654:	2400000c 	.word	0x2400000c
 800d658:	10624dd3 	.word	0x10624dd3
 800d65c:	fffee0c0 	.word	0xfffee0c0
 800d660:	00200045 	.word	0x00200045
 800d664:	002000c5 	.word	0x002000c5
 800d668:	fdffe008 	.word	0xfdffe008

0800d66c <SDMMC_CmdSendSCR>:
{
 800d66c:	4601      	mov	r1, r0
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800d66e:	4a4c      	ldr	r2, [pc, #304]	@ (800d7a0 <SDMMC_CmdSendSCR+0x134>)
 800d670:	4b4c      	ldr	r3, [pc, #304]	@ (800d7a4 <SDMMC_CmdSendSCR+0x138>)
 800d672:	6812      	ldr	r2, [r2, #0]
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800d674:	484c      	ldr	r0, [pc, #304]	@ (800d7a8 <SDMMC_CmdSendSCR+0x13c>)
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800d676:	fba3 3202 	umull	r3, r2, r3, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800d67a:	f241 1333 	movw	r3, #4403	@ 0x1133
{
 800d67e:	b410      	push	{r4}
  SDMMCx->ARG = Command->Argument;
 800d680:	2400      	movs	r4, #0
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800d682:	0a52      	lsrs	r2, r2, #9
  SDMMCx->ARG = Command->Argument;
 800d684:	608c      	str	r4, [r1, #8]
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800d686:	68cc      	ldr	r4, [r1, #12]
 800d688:	4020      	ands	r0, r4
 800d68a:	4303      	orrs	r3, r0
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800d68c:	f241 3088 	movw	r0, #5000	@ 0x1388
 800d690:	fb00 f202 	mul.w	r2, r0, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800d694:	60cb      	str	r3, [r1, #12]
    if (count-- == 0U)
 800d696:	b14a      	cbz	r2, 800d6ac <SDMMC_CmdSendSCR+0x40>
 800d698:	1e53      	subs	r3, r2, #1
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT |
 800d69a:	4844      	ldr	r0, [pc, #272]	@ (800d7ac <SDMMC_CmdSendSCR+0x140>)
    sta_reg = SDMMCx->STA;
 800d69c:	6b4a      	ldr	r2, [r1, #52]	@ 0x34
    if (count-- == 0U)
 800d69e:	3b01      	subs	r3, #1
                        SDMMC_FLAG_BUSYD0END)) == 0U) || ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800d6a0:	4202      	tst	r2, r0
 800d6a2:	d001      	beq.n	800d6a8 <SDMMC_CmdSendSCR+0x3c>
 800d6a4:	0492      	lsls	r2, r2, #18
 800d6a6:	d506      	bpl.n	800d6b6 <SDMMC_CmdSendSCR+0x4a>
    if (count-- == 0U)
 800d6a8:	1c5c      	adds	r4, r3, #1
 800d6aa:	d1f7      	bne.n	800d69c <SDMMC_CmdSendSCR+0x30>
      return SDMMC_ERROR_TIMEOUT;
 800d6ac:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
}
 800d6b0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d6b4:	4770      	bx	lr
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800d6b6:	6b4b      	ldr	r3, [r1, #52]	@ 0x34
 800d6b8:	075c      	lsls	r4, r3, #29
 800d6ba:	d43c      	bmi.n	800d736 <SDMMC_CmdSendSCR+0xca>
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800d6bc:	6b4b      	ldr	r3, [r1, #52]	@ 0x34
 800d6be:	07d8      	lsls	r0, r3, #31
 800d6c0:	d407      	bmi.n	800d6d2 <SDMMC_CmdSendSCR+0x66>
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800d6c2:	4b3b      	ldr	r3, [pc, #236]	@ (800d7b0 <SDMMC_CmdSendSCR+0x144>)
 800d6c4:	638b      	str	r3, [r1, #56]	@ 0x38
  return (uint8_t)(SDMMCx->RESPCMD);
 800d6c6:	690b      	ldr	r3, [r1, #16]
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800d6c8:	b2db      	uxtb	r3, r3
 800d6ca:	2b33      	cmp	r3, #51	@ 0x33
 800d6cc:	d004      	beq.n	800d6d8 <SDMMC_CmdSendSCR+0x6c>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800d6ce:	2001      	movs	r0, #1
 800d6d0:	e7ee      	b.n	800d6b0 <SDMMC_CmdSendSCR+0x44>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800d6d2:	2301      	movs	r3, #1
 800d6d4:	638b      	str	r3, [r1, #56]	@ 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800d6d6:	e7fa      	b.n	800d6ce <SDMMC_CmdSendSCR+0x62>
  return (*(__IO uint32_t *) tmp);
 800d6d8:	694b      	ldr	r3, [r1, #20]
  if ((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800d6da:	4836      	ldr	r0, [pc, #216]	@ (800d7b4 <SDMMC_CmdSendSCR+0x148>)
 800d6dc:	4018      	ands	r0, r3
 800d6de:	2800      	cmp	r0, #0
 800d6e0:	d0e6      	beq.n	800d6b0 <SDMMC_CmdSendSCR+0x44>
  else if ((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800d6e2:	2b00      	cmp	r3, #0
 800d6e4:	db2b      	blt.n	800d73e <SDMMC_CmdSendSCR+0xd2>
  else if ((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800d6e6:	005a      	lsls	r2, r3, #1
 800d6e8:	d42c      	bmi.n	800d744 <SDMMC_CmdSendSCR+0xd8>
  else if ((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800d6ea:	009c      	lsls	r4, r3, #2
 800d6ec:	d42c      	bmi.n	800d748 <SDMMC_CmdSendSCR+0xdc>
  else if ((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800d6ee:	00d9      	lsls	r1, r3, #3
 800d6f0:	d42c      	bmi.n	800d74c <SDMMC_CmdSendSCR+0xe0>
  else if ((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800d6f2:	011a      	lsls	r2, r3, #4
 800d6f4:	d42d      	bmi.n	800d752 <SDMMC_CmdSendSCR+0xe6>
  else if ((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800d6f6:	015c      	lsls	r4, r3, #5
 800d6f8:	d42e      	bmi.n	800d758 <SDMMC_CmdSendSCR+0xec>
  else if ((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800d6fa:	01d9      	lsls	r1, r3, #7
 800d6fc:	d42f      	bmi.n	800d75e <SDMMC_CmdSendSCR+0xf2>
  else if ((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800d6fe:	021a      	lsls	r2, r3, #8
 800d700:	d430      	bmi.n	800d764 <SDMMC_CmdSendSCR+0xf8>
  else if ((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800d702:	025c      	lsls	r4, r3, #9
 800d704:	d431      	bmi.n	800d76a <SDMMC_CmdSendSCR+0xfe>
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800d706:	0299      	lsls	r1, r3, #10
 800d708:	d43b      	bmi.n	800d782 <SDMMC_CmdSendSCR+0x116>
  else if ((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800d70a:	02da      	lsls	r2, r3, #11
 800d70c:	d436      	bmi.n	800d77c <SDMMC_CmdSendSCR+0x110>
  else if ((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800d70e:	035c      	lsls	r4, r3, #13
 800d710:	d431      	bmi.n	800d776 <SDMMC_CmdSendSCR+0x10a>
  else if ((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800d712:	0399      	lsls	r1, r3, #14
 800d714:	d42c      	bmi.n	800d770 <SDMMC_CmdSendSCR+0x104>
  else if ((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800d716:	03da      	lsls	r2, r3, #15
 800d718:	d43f      	bmi.n	800d79a <SDMMC_CmdSendSCR+0x12e>
  else if ((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800d71a:	041c      	lsls	r4, r3, #16
 800d71c:	d43a      	bmi.n	800d794 <SDMMC_CmdSendSCR+0x128>
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800d71e:	0459      	lsls	r1, r3, #17
 800d720:	d435      	bmi.n	800d78e <SDMMC_CmdSendSCR+0x122>
  else if ((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800d722:	049a      	lsls	r2, r3, #18
 800d724:	d430      	bmi.n	800d788 <SDMMC_CmdSendSCR+0x11c>
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800d726:	f013 0f08 	tst.w	r3, #8
 800d72a:	bf0c      	ite	eq
 800d72c:	f44f 3080 	moveq.w	r0, #65536	@ 0x10000
 800d730:	f44f 0000 	movne.w	r0, #8388608	@ 0x800000
 800d734:	e7bc      	b.n	800d6b0 <SDMMC_CmdSendSCR+0x44>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800d736:	2304      	movs	r3, #4
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800d738:	4618      	mov	r0, r3
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800d73a:	638b      	str	r3, [r1, #56]	@ 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800d73c:	e7b8      	b.n	800d6b0 <SDMMC_CmdSendSCR+0x44>
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800d73e:	f04f 7000 	mov.w	r0, #33554432	@ 0x2000000
 800d742:	e7b5      	b.n	800d6b0 <SDMMC_CmdSendSCR+0x44>
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800d744:	2040      	movs	r0, #64	@ 0x40
 800d746:	e7b3      	b.n	800d6b0 <SDMMC_CmdSendSCR+0x44>
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800d748:	2080      	movs	r0, #128	@ 0x80
 800d74a:	e7b1      	b.n	800d6b0 <SDMMC_CmdSendSCR+0x44>
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800d74c:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800d750:	e7ae      	b.n	800d6b0 <SDMMC_CmdSendSCR+0x44>
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800d752:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800d756:	e7ab      	b.n	800d6b0 <SDMMC_CmdSendSCR+0x44>
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800d758:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 800d75c:	e7a8      	b.n	800d6b0 <SDMMC_CmdSendSCR+0x44>
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800d75e:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800d762:	e7a5      	b.n	800d6b0 <SDMMC_CmdSendSCR+0x44>
    return SDMMC_ERROR_COM_CRC_FAILED;
 800d764:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 800d768:	e7a2      	b.n	800d6b0 <SDMMC_CmdSendSCR+0x44>
    return SDMMC_ERROR_ILLEGAL_CMD;
 800d76a:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800d76e:	e79f      	b.n	800d6b0 <SDMMC_CmdSendSCR+0x44>
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800d770:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
 800d774:	e79c      	b.n	800d6b0 <SDMMC_CmdSendSCR+0x44>
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800d776:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 800d77a:	e799      	b.n	800d6b0 <SDMMC_CmdSendSCR+0x44>
    return SDMMC_ERROR_CC_ERR;
 800d77c:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 800d780:	e796      	b.n	800d6b0 <SDMMC_CmdSendSCR+0x44>
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800d782:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 800d786:	e793      	b.n	800d6b0 <SDMMC_CmdSendSCR+0x44>
    return SDMMC_ERROR_ERASE_RESET;
 800d788:	f44f 0080 	mov.w	r0, #4194304	@ 0x400000
 800d78c:	e790      	b.n	800d6b0 <SDMMC_CmdSendSCR+0x44>
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800d78e:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 800d792:	e78d      	b.n	800d6b0 <SDMMC_CmdSendSCR+0x44>
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800d794:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800d798:	e78a      	b.n	800d6b0 <SDMMC_CmdSendSCR+0x44>
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800d79a:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 800d79e:	e787      	b.n	800d6b0 <SDMMC_CmdSendSCR+0x44>
 800d7a0:	2400000c 	.word	0x2400000c
 800d7a4:	10624dd3 	.word	0x10624dd3
 800d7a8:	fffee0c0 	.word	0xfffee0c0
 800d7ac:	00200045 	.word	0x00200045
 800d7b0:	002000c5 	.word	0x002000c5
 800d7b4:	fdffe008 	.word	0xfdffe008

0800d7b8 <SDMMC_CmdSendCID>:
{
 800d7b8:	4601      	mov	r1, r0
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800d7ba:	4a1a      	ldr	r2, [pc, #104]	@ (800d824 <SDMMC_CmdSendCID+0x6c>)
 800d7bc:	4b1a      	ldr	r3, [pc, #104]	@ (800d828 <SDMMC_CmdSendCID+0x70>)
 800d7be:	6812      	ldr	r2, [r2, #0]
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800d7c0:	481a      	ldr	r0, [pc, #104]	@ (800d82c <SDMMC_CmdSendCID+0x74>)
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800d7c2:	fba3 3202 	umull	r3, r2, r3, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800d7c6:	f241 3302 	movw	r3, #4866	@ 0x1302
{
 800d7ca:	b410      	push	{r4}
  SDMMCx->ARG = Command->Argument;
 800d7cc:	2400      	movs	r4, #0
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800d7ce:	0a52      	lsrs	r2, r2, #9
  SDMMCx->ARG = Command->Argument;
 800d7d0:	608c      	str	r4, [r1, #8]
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800d7d2:	68cc      	ldr	r4, [r1, #12]
 800d7d4:	4020      	ands	r0, r4
 800d7d6:	4303      	orrs	r3, r0
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800d7d8:	f241 3088 	movw	r0, #5000	@ 0x1388
 800d7dc:	fb00 f202 	mul.w	r2, r0, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800d7e0:	60cb      	str	r3, [r1, #12]
    if (count-- == 0U)
 800d7e2:	b14a      	cbz	r2, 800d7f8 <SDMMC_CmdSendCID+0x40>
 800d7e4:	1e53      	subs	r3, r2, #1
    sta_reg = SDMMCx->STA;
 800d7e6:	6b4a      	ldr	r2, [r1, #52]	@ 0x34
    if (count-- == 0U)
 800d7e8:	3b01      	subs	r3, #1
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800d7ea:	f012 0f45 	tst.w	r2, #69	@ 0x45
 800d7ee:	d001      	beq.n	800d7f4 <SDMMC_CmdSendCID+0x3c>
 800d7f0:	0492      	lsls	r2, r2, #18
 800d7f2:	d506      	bpl.n	800d802 <SDMMC_CmdSendCID+0x4a>
    if (count-- == 0U)
 800d7f4:	1c58      	adds	r0, r3, #1
 800d7f6:	d1f6      	bne.n	800d7e6 <SDMMC_CmdSendCID+0x2e>
      return SDMMC_ERROR_TIMEOUT;
 800d7f8:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
}
 800d7fc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d800:	4770      	bx	lr
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800d802:	6b4b      	ldr	r3, [r1, #52]	@ 0x34
 800d804:	075b      	lsls	r3, r3, #29
 800d806:	d409      	bmi.n	800d81c <SDMMC_CmdSendCID+0x64>
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800d808:	6b48      	ldr	r0, [r1, #52]	@ 0x34
}
 800d80a:	f85d 4b04 	ldr.w	r4, [sp], #4
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800d80e:	f010 0001 	ands.w	r0, r0, #1
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800d812:	bf14      	ite	ne
 800d814:	2301      	movne	r3, #1
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800d816:	4b06      	ldreq	r3, [pc, #24]	@ (800d830 <SDMMC_CmdSendCID+0x78>)
 800d818:	638b      	str	r3, [r1, #56]	@ 0x38
}
 800d81a:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800d81c:	2304      	movs	r3, #4
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800d81e:	4618      	mov	r0, r3
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800d820:	638b      	str	r3, [r1, #56]	@ 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800d822:	e7eb      	b.n	800d7fc <SDMMC_CmdSendCID+0x44>
 800d824:	2400000c 	.word	0x2400000c
 800d828:	10624dd3 	.word	0x10624dd3
 800d82c:	fffee0c0 	.word	0xfffee0c0
 800d830:	002000c5 	.word	0x002000c5

0800d834 <SDMMC_CmdSendCSD>:
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800d834:	4a1b      	ldr	r2, [pc, #108]	@ (800d8a4 <SDMMC_CmdSendCSD+0x70>)
{
 800d836:	4684      	mov	ip, r0
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800d838:	4b1b      	ldr	r3, [pc, #108]	@ (800d8a8 <SDMMC_CmdSendCSD+0x74>)
 800d83a:	6812      	ldr	r2, [r2, #0]
  SDMMCx->ARG = Command->Argument;
 800d83c:	f8cc 1008 	str.w	r1, [ip, #8]
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800d840:	fba3 3202 	umull	r3, r2, r3, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800d844:	f8dc 100c 	ldr.w	r1, [ip, #12]
 800d848:	4818      	ldr	r0, [pc, #96]	@ (800d8ac <SDMMC_CmdSendCSD+0x78>)
 800d84a:	f241 3309 	movw	r3, #4873	@ 0x1309
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800d84e:	0a52      	lsrs	r2, r2, #9
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800d850:	4008      	ands	r0, r1
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800d852:	f241 3188 	movw	r1, #5000	@ 0x1388
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800d856:	4303      	orrs	r3, r0
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800d858:	fb01 f202 	mul.w	r2, r1, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800d85c:	f8cc 300c 	str.w	r3, [ip, #12]
    if (count-- == 0U)
 800d860:	1e53      	subs	r3, r2, #1
 800d862:	b14a      	cbz	r2, 800d878 <SDMMC_CmdSendCSD+0x44>
    sta_reg = SDMMCx->STA;
 800d864:	f8dc 2034 	ldr.w	r2, [ip, #52]	@ 0x34
    if (count-- == 0U)
 800d868:	3b01      	subs	r3, #1
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800d86a:	f012 0f45 	tst.w	r2, #69	@ 0x45
 800d86e:	d001      	beq.n	800d874 <SDMMC_CmdSendCSD+0x40>
 800d870:	0492      	lsls	r2, r2, #18
 800d872:	d504      	bpl.n	800d87e <SDMMC_CmdSendCSD+0x4a>
    if (count-- == 0U)
 800d874:	1c59      	adds	r1, r3, #1
 800d876:	d1f5      	bne.n	800d864 <SDMMC_CmdSendCSD+0x30>
      return SDMMC_ERROR_TIMEOUT;
 800d878:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
}
 800d87c:	4770      	bx	lr
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800d87e:	f8dc 3034 	ldr.w	r3, [ip, #52]	@ 0x34
 800d882:	075b      	lsls	r3, r3, #29
 800d884:	d409      	bmi.n	800d89a <SDMMC_CmdSendCSD+0x66>
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800d886:	f8dc 0034 	ldr.w	r0, [ip, #52]	@ 0x34
 800d88a:	f010 0001 	ands.w	r0, r0, #1
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800d88e:	bf14      	ite	ne
 800d890:	2301      	movne	r3, #1
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800d892:	4b07      	ldreq	r3, [pc, #28]	@ (800d8b0 <SDMMC_CmdSendCSD+0x7c>)
 800d894:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
  return SDMMC_ERROR_NONE;
 800d898:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800d89a:	2304      	movs	r3, #4
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800d89c:	4618      	mov	r0, r3
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800d89e:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800d8a2:	4770      	bx	lr
 800d8a4:	2400000c 	.word	0x2400000c
 800d8a8:	10624dd3 	.word	0x10624dd3
 800d8ac:	fffee0c0 	.word	0xfffee0c0
 800d8b0:	002000c5 	.word	0x002000c5

0800d8b4 <SDMMC_CmdSetRelAdd>:
  SDMMCx->ARG = Command->Argument;
 800d8b4:	2300      	movs	r3, #0
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800d8b6:	4a2b      	ldr	r2, [pc, #172]	@ (800d964 <SDMMC_CmdSetRelAdd+0xb0>)
{
 800d8b8:	4684      	mov	ip, r0
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800d8ba:	6812      	ldr	r2, [r2, #0]
{
 800d8bc:	b410      	push	{r4}
  SDMMCx->ARG = Command->Argument;
 800d8be:	6083      	str	r3, [r0, #8]
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800d8c0:	68c3      	ldr	r3, [r0, #12]
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800d8c2:	4829      	ldr	r0, [pc, #164]	@ (800d968 <SDMMC_CmdSetRelAdd+0xb4>)
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800d8c4:	4c29      	ldr	r4, [pc, #164]	@ (800d96c <SDMMC_CmdSetRelAdd+0xb8>)
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800d8c6:	fba0 0202 	umull	r0, r2, r0, r2
 800d8ca:	f241 3088 	movw	r0, #5000	@ 0x1388
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800d8ce:	401c      	ands	r4, r3
 800d8d0:	f241 1303 	movw	r3, #4355	@ 0x1103
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800d8d4:	0a52      	lsrs	r2, r2, #9
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800d8d6:	4323      	orrs	r3, r4
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800d8d8:	fb00 f202 	mul.w	r2, r0, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800d8dc:	f8cc 300c 	str.w	r3, [ip, #12]
    if (count-- == 0U)
 800d8e0:	b152      	cbz	r2, 800d8f8 <SDMMC_CmdSetRelAdd+0x44>
 800d8e2:	1e53      	subs	r3, r2, #1
    sta_reg = SDMMCx->STA;
 800d8e4:	f8dc 2034 	ldr.w	r2, [ip, #52]	@ 0x34
    if (count-- == 0U)
 800d8e8:	3b01      	subs	r3, #1
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800d8ea:	f012 0f45 	tst.w	r2, #69	@ 0x45
 800d8ee:	d001      	beq.n	800d8f4 <SDMMC_CmdSetRelAdd+0x40>
 800d8f0:	0492      	lsls	r2, r2, #18
 800d8f2:	d506      	bpl.n	800d902 <SDMMC_CmdSetRelAdd+0x4e>
    if (count-- == 0U)
 800d8f4:	1c58      	adds	r0, r3, #1
 800d8f6:	d1f5      	bne.n	800d8e4 <SDMMC_CmdSetRelAdd+0x30>
      return SDMMC_ERROR_TIMEOUT;
 800d8f8:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
}
 800d8fc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d900:	4770      	bx	lr
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800d902:	f8dc 3034 	ldr.w	r3, [ip, #52]	@ 0x34
 800d906:	075c      	lsls	r4, r3, #29
 800d908:	d420      	bmi.n	800d94c <SDMMC_CmdSetRelAdd+0x98>
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800d90a:	f8dc 3034 	ldr.w	r3, [ip, #52]	@ 0x34
 800d90e:	07d8      	lsls	r0, r3, #31
 800d910:	d406      	bmi.n	800d920 <SDMMC_CmdSetRelAdd+0x6c>
  return (uint8_t)(SDMMCx->RESPCMD);
 800d912:	f8dc 3010 	ldr.w	r3, [ip, #16]
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800d916:	b2db      	uxtb	r3, r3
 800d918:	2b03      	cmp	r3, #3
 800d91a:	d005      	beq.n	800d928 <SDMMC_CmdSetRelAdd+0x74>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800d91c:	2001      	movs	r0, #1
 800d91e:	e7ed      	b.n	800d8fc <SDMMC_CmdSetRelAdd+0x48>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800d920:	2301      	movs	r3, #1
 800d922:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800d926:	e7f9      	b.n	800d91c <SDMMC_CmdSetRelAdd+0x68>
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800d928:	4b11      	ldr	r3, [pc, #68]	@ (800d970 <SDMMC_CmdSetRelAdd+0xbc>)
 800d92a:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
  return (*(__IO uint32_t *) tmp);
 800d92e:	f8dc 3014 	ldr.w	r3, [ip, #20]
  if ((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD |
 800d932:	f413 4060 	ands.w	r0, r3, #57344	@ 0xe000
 800d936:	d011      	beq.n	800d95c <SDMMC_CmdSetRelAdd+0xa8>
  else if ((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800d938:	045a      	lsls	r2, r3, #17
 800d93a:	d40c      	bmi.n	800d956 <SDMMC_CmdSetRelAdd+0xa2>
    return SDMMC_ERROR_COM_CRC_FAILED;
 800d93c:	f413 4f00 	tst.w	r3, #32768	@ 0x8000
 800d940:	bf0c      	ite	eq
 800d942:	f44f 3080 	moveq.w	r0, #65536	@ 0x10000
 800d946:	f44f 5080 	movne.w	r0, #4096	@ 0x1000
 800d94a:	e7d7      	b.n	800d8fc <SDMMC_CmdSetRelAdd+0x48>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800d94c:	2304      	movs	r3, #4
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800d94e:	4618      	mov	r0, r3
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800d950:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800d954:	e7d2      	b.n	800d8fc <SDMMC_CmdSetRelAdd+0x48>
    return SDMMC_ERROR_ILLEGAL_CMD;
 800d956:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800d95a:	e7cf      	b.n	800d8fc <SDMMC_CmdSetRelAdd+0x48>
    *pRCA = (uint16_t)(response_r1 >> 16);
 800d95c:	0c1b      	lsrs	r3, r3, #16
 800d95e:	800b      	strh	r3, [r1, #0]
    return SDMMC_ERROR_NONE;
 800d960:	e7cc      	b.n	800d8fc <SDMMC_CmdSetRelAdd+0x48>
 800d962:	bf00      	nop
 800d964:	2400000c 	.word	0x2400000c
 800d968:	10624dd3 	.word	0x10624dd3
 800d96c:	fffee0c0 	.word	0xfffee0c0
 800d970:	002000c5 	.word	0x002000c5

0800d974 <SDMMC_CmdSendStatus>:
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800d974:	4a4f      	ldr	r2, [pc, #316]	@ (800dab4 <SDMMC_CmdSendStatus+0x140>)
{
 800d976:	4684      	mov	ip, r0
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800d978:	4b4f      	ldr	r3, [pc, #316]	@ (800dab8 <SDMMC_CmdSendStatus+0x144>)
 800d97a:	6812      	ldr	r2, [r2, #0]
  SDMMCx->ARG = Command->Argument;
 800d97c:	f8cc 1008 	str.w	r1, [ip, #8]
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800d980:	fba3 3202 	umull	r3, r2, r3, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800d984:	f8dc 100c 	ldr.w	r1, [ip, #12]
 800d988:	484c      	ldr	r0, [pc, #304]	@ (800dabc <SDMMC_CmdSendStatus+0x148>)
 800d98a:	f241 130d 	movw	r3, #4365	@ 0x110d
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800d98e:	0a52      	lsrs	r2, r2, #9
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800d990:	4008      	ands	r0, r1
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800d992:	f241 3188 	movw	r1, #5000	@ 0x1388
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800d996:	4303      	orrs	r3, r0
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800d998:	fb01 f202 	mul.w	r2, r1, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800d99c:	f8cc 300c 	str.w	r3, [ip, #12]
    if (count-- == 0U)
 800d9a0:	1e53      	subs	r3, r2, #1
 800d9a2:	b14a      	cbz	r2, 800d9b8 <SDMMC_CmdSendStatus+0x44>
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT |
 800d9a4:	4946      	ldr	r1, [pc, #280]	@ (800dac0 <SDMMC_CmdSendStatus+0x14c>)
    sta_reg = SDMMCx->STA;
 800d9a6:	f8dc 2034 	ldr.w	r2, [ip, #52]	@ 0x34
    if (count-- == 0U)
 800d9aa:	3b01      	subs	r3, #1
                        SDMMC_FLAG_BUSYD0END)) == 0U) || ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800d9ac:	420a      	tst	r2, r1
 800d9ae:	d001      	beq.n	800d9b4 <SDMMC_CmdSendStatus+0x40>
 800d9b0:	0492      	lsls	r2, r2, #18
 800d9b2:	d504      	bpl.n	800d9be <SDMMC_CmdSendStatus+0x4a>
    if (count-- == 0U)
 800d9b4:	1c58      	adds	r0, r3, #1
 800d9b6:	d1f6      	bne.n	800d9a6 <SDMMC_CmdSendStatus+0x32>
      return SDMMC_ERROR_TIMEOUT;
 800d9b8:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 800d9bc:	4770      	bx	lr
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800d9be:	f8dc 3034 	ldr.w	r3, [ip, #52]	@ 0x34
 800d9c2:	075b      	lsls	r3, r3, #29
 800d9c4:	d443      	bmi.n	800da4e <SDMMC_CmdSendStatus+0xda>
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800d9c6:	f8dc 3034 	ldr.w	r3, [ip, #52]	@ 0x34
 800d9ca:	07d8      	lsls	r0, r3, #31
 800d9cc:	d409      	bmi.n	800d9e2 <SDMMC_CmdSendStatus+0x6e>
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800d9ce:	4b3d      	ldr	r3, [pc, #244]	@ (800dac4 <SDMMC_CmdSendStatus+0x150>)
 800d9d0:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
  return (uint8_t)(SDMMCx->RESPCMD);
 800d9d4:	f8dc 3010 	ldr.w	r3, [ip, #16]
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800d9d8:	b2db      	uxtb	r3, r3
 800d9da:	2b0d      	cmp	r3, #13
 800d9dc:	d005      	beq.n	800d9ea <SDMMC_CmdSendStatus+0x76>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800d9de:	2001      	movs	r0, #1
 800d9e0:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800d9e2:	2301      	movs	r3, #1
 800d9e4:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800d9e8:	e7f9      	b.n	800d9de <SDMMC_CmdSendStatus+0x6a>
  return (*(__IO uint32_t *) tmp);
 800d9ea:	f8dc 3014 	ldr.w	r3, [ip, #20]
  if ((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800d9ee:	4836      	ldr	r0, [pc, #216]	@ (800dac8 <SDMMC_CmdSendStatus+0x154>)
 800d9f0:	4018      	ands	r0, r3
 800d9f2:	b358      	cbz	r0, 800da4c <SDMMC_CmdSendStatus+0xd8>
  else if ((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800d9f4:	2b00      	cmp	r3, #0
 800d9f6:	db2f      	blt.n	800da58 <SDMMC_CmdSendStatus+0xe4>
  else if ((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800d9f8:	0059      	lsls	r1, r3, #1
 800d9fa:	d430      	bmi.n	800da5e <SDMMC_CmdSendStatus+0xea>
  else if ((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800d9fc:	009a      	lsls	r2, r3, #2
 800d9fe:	d430      	bmi.n	800da62 <SDMMC_CmdSendStatus+0xee>
  else if ((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800da00:	00d9      	lsls	r1, r3, #3
 800da02:	d430      	bmi.n	800da66 <SDMMC_CmdSendStatus+0xf2>
  else if ((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800da04:	011a      	lsls	r2, r3, #4
 800da06:	d431      	bmi.n	800da6c <SDMMC_CmdSendStatus+0xf8>
  else if ((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800da08:	0159      	lsls	r1, r3, #5
 800da0a:	d432      	bmi.n	800da72 <SDMMC_CmdSendStatus+0xfe>
  else if ((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800da0c:	01da      	lsls	r2, r3, #7
 800da0e:	d433      	bmi.n	800da78 <SDMMC_CmdSendStatus+0x104>
  else if ((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800da10:	0219      	lsls	r1, r3, #8
 800da12:	d434      	bmi.n	800da7e <SDMMC_CmdSendStatus+0x10a>
  else if ((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800da14:	025a      	lsls	r2, r3, #9
 800da16:	d435      	bmi.n	800da84 <SDMMC_CmdSendStatus+0x110>
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800da18:	0299      	lsls	r1, r3, #10
 800da1a:	d43f      	bmi.n	800da9c <SDMMC_CmdSendStatus+0x128>
  else if ((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800da1c:	02da      	lsls	r2, r3, #11
 800da1e:	d43a      	bmi.n	800da96 <SDMMC_CmdSendStatus+0x122>
  else if ((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800da20:	0359      	lsls	r1, r3, #13
 800da22:	d435      	bmi.n	800da90 <SDMMC_CmdSendStatus+0x11c>
  else if ((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800da24:	039a      	lsls	r2, r3, #14
 800da26:	d430      	bmi.n	800da8a <SDMMC_CmdSendStatus+0x116>
  else if ((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800da28:	03d9      	lsls	r1, r3, #15
 800da2a:	d440      	bmi.n	800daae <SDMMC_CmdSendStatus+0x13a>
  else if ((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800da2c:	041a      	lsls	r2, r3, #16
 800da2e:	d43b      	bmi.n	800daa8 <SDMMC_CmdSendStatus+0x134>
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800da30:	0459      	lsls	r1, r3, #17
 800da32:	d436      	bmi.n	800daa2 <SDMMC_CmdSendStatus+0x12e>
  else if ((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800da34:	049a      	lsls	r2, r3, #18
 800da36:	d407      	bmi.n	800da48 <SDMMC_CmdSendStatus+0xd4>
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800da38:	f013 0f08 	tst.w	r3, #8
 800da3c:	bf0c      	ite	eq
 800da3e:	f44f 3080 	moveq.w	r0, #65536	@ 0x10000
 800da42:	f44f 0000 	movne.w	r0, #8388608	@ 0x800000
 800da46:	4770      	bx	lr
    return SDMMC_ERROR_ERASE_RESET;
 800da48:	f44f 0080 	mov.w	r0, #4194304	@ 0x400000
}
 800da4c:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800da4e:	2304      	movs	r3, #4
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800da50:	4618      	mov	r0, r3
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800da52:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800da56:	4770      	bx	lr
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800da58:	f04f 7000 	mov.w	r0, #33554432	@ 0x2000000
 800da5c:	4770      	bx	lr
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800da5e:	2040      	movs	r0, #64	@ 0x40
 800da60:	4770      	bx	lr
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800da62:	2080      	movs	r0, #128	@ 0x80
 800da64:	4770      	bx	lr
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800da66:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800da6a:	4770      	bx	lr
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800da6c:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800da70:	4770      	bx	lr
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800da72:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 800da76:	4770      	bx	lr
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800da78:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800da7c:	4770      	bx	lr
    return SDMMC_ERROR_COM_CRC_FAILED;
 800da7e:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 800da82:	4770      	bx	lr
    return SDMMC_ERROR_ILLEGAL_CMD;
 800da84:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800da88:	4770      	bx	lr
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800da8a:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
 800da8e:	4770      	bx	lr
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800da90:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 800da94:	4770      	bx	lr
    return SDMMC_ERROR_CC_ERR;
 800da96:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 800da9a:	4770      	bx	lr
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800da9c:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 800daa0:	4770      	bx	lr
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800daa2:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 800daa6:	4770      	bx	lr
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800daa8:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800daac:	4770      	bx	lr
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800daae:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 800dab2:	4770      	bx	lr
 800dab4:	2400000c 	.word	0x2400000c
 800dab8:	10624dd3 	.word	0x10624dd3
 800dabc:	fffee0c0 	.word	0xfffee0c0
 800dac0:	00200045 	.word	0x00200045
 800dac4:	002000c5 	.word	0x002000c5
 800dac8:	fdffe008 	.word	0xfdffe008

0800dacc <SDMMC_CmdStatusRegister>:
{
 800dacc:	4601      	mov	r1, r0
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800dace:	4a4c      	ldr	r2, [pc, #304]	@ (800dc00 <SDMMC_CmdStatusRegister+0x134>)
 800dad0:	4b4c      	ldr	r3, [pc, #304]	@ (800dc04 <SDMMC_CmdStatusRegister+0x138>)
 800dad2:	6812      	ldr	r2, [r2, #0]
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800dad4:	484c      	ldr	r0, [pc, #304]	@ (800dc08 <SDMMC_CmdStatusRegister+0x13c>)
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800dad6:	fba3 3202 	umull	r3, r2, r3, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800dada:	f241 130d 	movw	r3, #4365	@ 0x110d
{
 800dade:	b410      	push	{r4}
  SDMMCx->ARG = Command->Argument;
 800dae0:	2400      	movs	r4, #0
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800dae2:	0a52      	lsrs	r2, r2, #9
  SDMMCx->ARG = Command->Argument;
 800dae4:	608c      	str	r4, [r1, #8]
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800dae6:	68cc      	ldr	r4, [r1, #12]
 800dae8:	4020      	ands	r0, r4
 800daea:	4303      	orrs	r3, r0
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800daec:	f241 3088 	movw	r0, #5000	@ 0x1388
 800daf0:	fb00 f202 	mul.w	r2, r0, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800daf4:	60cb      	str	r3, [r1, #12]
    if (count-- == 0U)
 800daf6:	b14a      	cbz	r2, 800db0c <SDMMC_CmdStatusRegister+0x40>
 800daf8:	1e53      	subs	r3, r2, #1
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT |
 800dafa:	4844      	ldr	r0, [pc, #272]	@ (800dc0c <SDMMC_CmdStatusRegister+0x140>)
    sta_reg = SDMMCx->STA;
 800dafc:	6b4a      	ldr	r2, [r1, #52]	@ 0x34
    if (count-- == 0U)
 800dafe:	3b01      	subs	r3, #1
                        SDMMC_FLAG_BUSYD0END)) == 0U) || ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800db00:	4202      	tst	r2, r0
 800db02:	d001      	beq.n	800db08 <SDMMC_CmdStatusRegister+0x3c>
 800db04:	0492      	lsls	r2, r2, #18
 800db06:	d506      	bpl.n	800db16 <SDMMC_CmdStatusRegister+0x4a>
    if (count-- == 0U)
 800db08:	1c5c      	adds	r4, r3, #1
 800db0a:	d1f7      	bne.n	800dafc <SDMMC_CmdStatusRegister+0x30>
      return SDMMC_ERROR_TIMEOUT;
 800db0c:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
}
 800db10:	f85d 4b04 	ldr.w	r4, [sp], #4
 800db14:	4770      	bx	lr
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800db16:	6b4b      	ldr	r3, [r1, #52]	@ 0x34
 800db18:	075c      	lsls	r4, r3, #29
 800db1a:	d43c      	bmi.n	800db96 <SDMMC_CmdStatusRegister+0xca>
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800db1c:	6b4b      	ldr	r3, [r1, #52]	@ 0x34
 800db1e:	07d8      	lsls	r0, r3, #31
 800db20:	d407      	bmi.n	800db32 <SDMMC_CmdStatusRegister+0x66>
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800db22:	4b3b      	ldr	r3, [pc, #236]	@ (800dc10 <SDMMC_CmdStatusRegister+0x144>)
 800db24:	638b      	str	r3, [r1, #56]	@ 0x38
  return (uint8_t)(SDMMCx->RESPCMD);
 800db26:	690b      	ldr	r3, [r1, #16]
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800db28:	b2db      	uxtb	r3, r3
 800db2a:	2b0d      	cmp	r3, #13
 800db2c:	d004      	beq.n	800db38 <SDMMC_CmdStatusRegister+0x6c>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800db2e:	2001      	movs	r0, #1
 800db30:	e7ee      	b.n	800db10 <SDMMC_CmdStatusRegister+0x44>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800db32:	2301      	movs	r3, #1
 800db34:	638b      	str	r3, [r1, #56]	@ 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800db36:	e7fa      	b.n	800db2e <SDMMC_CmdStatusRegister+0x62>
  return (*(__IO uint32_t *) tmp);
 800db38:	694b      	ldr	r3, [r1, #20]
  if ((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800db3a:	4836      	ldr	r0, [pc, #216]	@ (800dc14 <SDMMC_CmdStatusRegister+0x148>)
 800db3c:	4018      	ands	r0, r3
 800db3e:	2800      	cmp	r0, #0
 800db40:	d0e6      	beq.n	800db10 <SDMMC_CmdStatusRegister+0x44>
  else if ((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800db42:	2b00      	cmp	r3, #0
 800db44:	db2b      	blt.n	800db9e <SDMMC_CmdStatusRegister+0xd2>
  else if ((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800db46:	005a      	lsls	r2, r3, #1
 800db48:	d42c      	bmi.n	800dba4 <SDMMC_CmdStatusRegister+0xd8>
  else if ((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800db4a:	009c      	lsls	r4, r3, #2
 800db4c:	d42c      	bmi.n	800dba8 <SDMMC_CmdStatusRegister+0xdc>
  else if ((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800db4e:	00d9      	lsls	r1, r3, #3
 800db50:	d42c      	bmi.n	800dbac <SDMMC_CmdStatusRegister+0xe0>
  else if ((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800db52:	011a      	lsls	r2, r3, #4
 800db54:	d42d      	bmi.n	800dbb2 <SDMMC_CmdStatusRegister+0xe6>
  else if ((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800db56:	015c      	lsls	r4, r3, #5
 800db58:	d42e      	bmi.n	800dbb8 <SDMMC_CmdStatusRegister+0xec>
  else if ((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800db5a:	01d9      	lsls	r1, r3, #7
 800db5c:	d42f      	bmi.n	800dbbe <SDMMC_CmdStatusRegister+0xf2>
  else if ((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800db5e:	021a      	lsls	r2, r3, #8
 800db60:	d430      	bmi.n	800dbc4 <SDMMC_CmdStatusRegister+0xf8>
  else if ((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800db62:	025c      	lsls	r4, r3, #9
 800db64:	d431      	bmi.n	800dbca <SDMMC_CmdStatusRegister+0xfe>
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800db66:	0299      	lsls	r1, r3, #10
 800db68:	d43b      	bmi.n	800dbe2 <SDMMC_CmdStatusRegister+0x116>
  else if ((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800db6a:	02da      	lsls	r2, r3, #11
 800db6c:	d436      	bmi.n	800dbdc <SDMMC_CmdStatusRegister+0x110>
  else if ((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800db6e:	035c      	lsls	r4, r3, #13
 800db70:	d431      	bmi.n	800dbd6 <SDMMC_CmdStatusRegister+0x10a>
  else if ((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800db72:	0399      	lsls	r1, r3, #14
 800db74:	d42c      	bmi.n	800dbd0 <SDMMC_CmdStatusRegister+0x104>
  else if ((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800db76:	03da      	lsls	r2, r3, #15
 800db78:	d43f      	bmi.n	800dbfa <SDMMC_CmdStatusRegister+0x12e>
  else if ((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800db7a:	041c      	lsls	r4, r3, #16
 800db7c:	d43a      	bmi.n	800dbf4 <SDMMC_CmdStatusRegister+0x128>
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800db7e:	0459      	lsls	r1, r3, #17
 800db80:	d435      	bmi.n	800dbee <SDMMC_CmdStatusRegister+0x122>
  else if ((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800db82:	049a      	lsls	r2, r3, #18
 800db84:	d430      	bmi.n	800dbe8 <SDMMC_CmdStatusRegister+0x11c>
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800db86:	f013 0f08 	tst.w	r3, #8
 800db8a:	bf0c      	ite	eq
 800db8c:	f44f 3080 	moveq.w	r0, #65536	@ 0x10000
 800db90:	f44f 0000 	movne.w	r0, #8388608	@ 0x800000
 800db94:	e7bc      	b.n	800db10 <SDMMC_CmdStatusRegister+0x44>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800db96:	2304      	movs	r3, #4
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800db98:	4618      	mov	r0, r3
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800db9a:	638b      	str	r3, [r1, #56]	@ 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800db9c:	e7b8      	b.n	800db10 <SDMMC_CmdStatusRegister+0x44>
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800db9e:	f04f 7000 	mov.w	r0, #33554432	@ 0x2000000
 800dba2:	e7b5      	b.n	800db10 <SDMMC_CmdStatusRegister+0x44>
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800dba4:	2040      	movs	r0, #64	@ 0x40
 800dba6:	e7b3      	b.n	800db10 <SDMMC_CmdStatusRegister+0x44>
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800dba8:	2080      	movs	r0, #128	@ 0x80
 800dbaa:	e7b1      	b.n	800db10 <SDMMC_CmdStatusRegister+0x44>
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800dbac:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800dbb0:	e7ae      	b.n	800db10 <SDMMC_CmdStatusRegister+0x44>
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800dbb2:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800dbb6:	e7ab      	b.n	800db10 <SDMMC_CmdStatusRegister+0x44>
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800dbb8:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 800dbbc:	e7a8      	b.n	800db10 <SDMMC_CmdStatusRegister+0x44>
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800dbbe:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800dbc2:	e7a5      	b.n	800db10 <SDMMC_CmdStatusRegister+0x44>
    return SDMMC_ERROR_COM_CRC_FAILED;
 800dbc4:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 800dbc8:	e7a2      	b.n	800db10 <SDMMC_CmdStatusRegister+0x44>
    return SDMMC_ERROR_ILLEGAL_CMD;
 800dbca:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800dbce:	e79f      	b.n	800db10 <SDMMC_CmdStatusRegister+0x44>
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800dbd0:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
 800dbd4:	e79c      	b.n	800db10 <SDMMC_CmdStatusRegister+0x44>
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800dbd6:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 800dbda:	e799      	b.n	800db10 <SDMMC_CmdStatusRegister+0x44>
    return SDMMC_ERROR_CC_ERR;
 800dbdc:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 800dbe0:	e796      	b.n	800db10 <SDMMC_CmdStatusRegister+0x44>
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800dbe2:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 800dbe6:	e793      	b.n	800db10 <SDMMC_CmdStatusRegister+0x44>
    return SDMMC_ERROR_ERASE_RESET;
 800dbe8:	f44f 0080 	mov.w	r0, #4194304	@ 0x400000
 800dbec:	e790      	b.n	800db10 <SDMMC_CmdStatusRegister+0x44>
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800dbee:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 800dbf2:	e78d      	b.n	800db10 <SDMMC_CmdStatusRegister+0x44>
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800dbf4:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800dbf8:	e78a      	b.n	800db10 <SDMMC_CmdStatusRegister+0x44>
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800dbfa:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 800dbfe:	e787      	b.n	800db10 <SDMMC_CmdStatusRegister+0x44>
 800dc00:	2400000c 	.word	0x2400000c
 800dc04:	10624dd3 	.word	0x10624dd3
 800dc08:	fffee0c0 	.word	0xfffee0c0
 800dc0c:	00200045 	.word	0x00200045
 800dc10:	002000c5 	.word	0x002000c5
 800dc14:	fdffe008 	.word	0xfdffe008

0800dc18 <get_fattime>:
DWORD get_fattime(void)
{
  /* USER CODE BEGIN get_fattime */
  return 0;
  /* USER CODE END get_fattime */
}
 800dc18:	2000      	movs	r0, #0
 800dc1a:	4770      	bx	lr

0800dc1c <BSP_SD_ReadBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to read
  * @param  Timeout: Timeout for read operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 800dc1c:	b510      	push	{r4, lr}
 800dc1e:	4694      	mov	ip, r2
 800dc20:	b082      	sub	sp, #8
 800dc22:	461c      	mov	r4, r3
  uint8_t sd_state = MSD_OK;

  if (HAL_SD_ReadBlocks(&hsd1, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout) != HAL_OK)
 800dc24:	460a      	mov	r2, r1
 800dc26:	4663      	mov	r3, ip
 800dc28:	4601      	mov	r1, r0
 800dc2a:	9400      	str	r4, [sp, #0]
 800dc2c:	4803      	ldr	r0, [pc, #12]	@ (800dc3c <BSP_SD_ReadBlocks+0x20>)
 800dc2e:	f7fd fc51 	bl	800b4d4 <HAL_SD_ReadBlocks>
  {
    sd_state = MSD_ERROR;
  }

  return sd_state;
}
 800dc32:	3800      	subs	r0, #0
 800dc34:	bf18      	it	ne
 800dc36:	2001      	movne	r0, #1
 800dc38:	b002      	add	sp, #8
 800dc3a:	bd10      	pop	{r4, pc}
 800dc3c:	24000378 	.word	0x24000378

0800dc40 <BSP_SD_WriteBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to write
  * @param  Timeout: Timeout for write operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 800dc40:	b510      	push	{r4, lr}
 800dc42:	4694      	mov	ip, r2
 800dc44:	b082      	sub	sp, #8
 800dc46:	461c      	mov	r4, r3
  uint8_t sd_state = MSD_OK;

  if (HAL_SD_WriteBlocks(&hsd1, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout) != HAL_OK)
 800dc48:	460a      	mov	r2, r1
 800dc4a:	4663      	mov	r3, ip
 800dc4c:	4601      	mov	r1, r0
 800dc4e:	9400      	str	r4, [sp, #0]
 800dc50:	4803      	ldr	r0, [pc, #12]	@ (800dc60 <BSP_SD_WriteBlocks+0x20>)
 800dc52:	f7fd fd23 	bl	800b69c <HAL_SD_WriteBlocks>
  {
    sd_state = MSD_ERROR;
  }

  return sd_state;
}
 800dc56:	3800      	subs	r0, #0
 800dc58:	bf18      	it	ne
 800dc5a:	2001      	movne	r0, #1
 800dc5c:	b002      	add	sp, #8
 800dc5e:	bd10      	pop	{r4, pc}
 800dc60:	24000378 	.word	0x24000378

0800dc64 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800dc64:	b508      	push	{r3, lr}
  return ((HAL_SD_GetCardState(&hsd1) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800dc66:	4803      	ldr	r0, [pc, #12]	@ (800dc74 <BSP_SD_GetCardState+0x10>)
 800dc68:	f7fe fa04 	bl	800c074 <HAL_SD_GetCardState>
}
 800dc6c:	3804      	subs	r0, #4
 800dc6e:	bf18      	it	ne
 800dc70:	2001      	movne	r0, #1
 800dc72:	bd08      	pop	{r3, pc}
 800dc74:	24000378 	.word	0x24000378

0800dc78 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800dc78:	4601      	mov	r1, r0
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd1, CardInfo);
 800dc7a:	4801      	ldr	r0, [pc, #4]	@ (800dc80 <BSP_SD_GetCardInfo+0x8>)
 800dc7c:	f7fe b8ba 	b.w	800bdf4 <HAL_SD_GetCardInfo>
 800dc80:	24000378 	.word	0x24000378

0800dc84 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800dc84:	b500      	push	{lr}
  __IO uint8_t status = SD_PRESENT;
 800dc86:	2301      	movs	r3, #1
{
 800dc88:	b083      	sub	sp, #12
  __IO uint8_t status = SD_PRESENT;
 800dc8a:	f88d 3007 	strb.w	r3, [sp, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 800dc8e:	f000 f821 	bl	800dcd4 <BSP_PlatformIsDetected>
 800dc92:	b908      	cbnz	r0, 800dc98 <BSP_SD_IsDetected+0x14>
  {
    status = SD_NOT_PRESENT;
 800dc94:	f88d 0007 	strb.w	r0, [sp, #7]
  }

  return status;
 800dc98:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
 800dc9c:	b003      	add	sp, #12
 800dc9e:	f85d fb04 	ldr.w	pc, [sp], #4
 800dca2:	bf00      	nop

0800dca4 <BSP_SD_Init>:
{
 800dca4:	b508      	push	{r3, lr}
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800dca6:	f7ff ffed 	bl	800dc84 <BSP_SD_IsDetected>
 800dcaa:	2801      	cmp	r0, #1
 800dcac:	d001      	beq.n	800dcb2 <BSP_SD_Init+0xe>
    return MSD_ERROR_SD_NOT_PRESENT;
 800dcae:	2002      	movs	r0, #2
}
 800dcb0:	bd08      	pop	{r3, pc}
  sd_state = HAL_SD_Init(&hsd1);
 800dcb2:	4807      	ldr	r0, [pc, #28]	@ (800dcd0 <BSP_SD_Init+0x2c>)
 800dcb4:	f7fe f97c 	bl	800bfb0 <HAL_SD_Init>
  if (sd_state == MSD_OK)
 800dcb8:	2800      	cmp	r0, #0
 800dcba:	d1f9      	bne.n	800dcb0 <BSP_SD_Init+0xc>
    if (HAL_SD_ConfigWideBusOperation(&hsd1, SDMMC_BUS_WIDE_4B) != HAL_OK)
 800dcbc:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800dcc0:	4803      	ldr	r0, [pc, #12]	@ (800dcd0 <BSP_SD_Init+0x2c>)
 800dcc2:	f7fe f8ab 	bl	800be1c <HAL_SD_ConfigWideBusOperation>
 800dcc6:	3800      	subs	r0, #0
 800dcc8:	bf18      	it	ne
 800dcca:	2001      	movne	r0, #1
}
 800dccc:	bd08      	pop	{r3, pc}
 800dcce:	bf00      	nop
 800dcd0:	24000378 	.word	0x24000378

0800dcd4 <BSP_PlatformIsDetected>:
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
    uint8_t status = SD_PRESENT;
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 800dcd4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800dcd8:	4803      	ldr	r0, [pc, #12]	@ (800dce8 <BSP_PlatformIsDetected+0x14>)
uint8_t	BSP_PlatformIsDetected(void) {
 800dcda:	b508      	push	{r3, lr}
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 800dcdc:	f7f8 fc10 	bl	8006500 <HAL_GPIO_ReadPin>
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
}
 800dce0:	fab0 f080 	clz	r0, r0
 800dce4:	0940      	lsrs	r0, r0, #5
 800dce6:	bd08      	pop	{r3, pc}
 800dce8:	58020000 	.word	0x58020000

0800dcec <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800dcec:	b538      	push	{r3, r4, r5, lr}
Stat = STA_NOINIT;
 800dcee:	4c0a      	ldr	r4, [pc, #40]	@ (800dd18 <SD_initialize+0x2c>)
 800dcf0:	2501      	movs	r5, #1
 800dcf2:	7025      	strb	r5, [r4, #0]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 800dcf4:	f7ff ffd6 	bl	800dca4 <BSP_SD_Init>
 800dcf8:	b108      	cbz	r0, 800dcfe <SD_initialize+0x12>

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 800dcfa:	7820      	ldrb	r0, [r4, #0]
}
 800dcfc:	bd38      	pop	{r3, r4, r5, pc}
  Stat = STA_NOINIT;
 800dcfe:	7025      	strb	r5, [r4, #0]
  if(BSP_SD_GetCardState() == MSD_OK)
 800dd00:	f7ff ffb0 	bl	800dc64 <BSP_SD_GetCardState>
 800dd04:	b918      	cbnz	r0, 800dd0e <SD_initialize+0x22>
    Stat &= ~STA_NOINIT;
 800dd06:	7823      	ldrb	r3, [r4, #0]
 800dd08:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 800dd0c:	7023      	strb	r3, [r4, #0]
  return Stat;
 800dd0e:	7823      	ldrb	r3, [r4, #0]
 800dd10:	b2db      	uxtb	r3, r3
    Stat = SD_CheckStatus(lun);
 800dd12:	7023      	strb	r3, [r4, #0]
  return Stat;
 800dd14:	7820      	ldrb	r0, [r4, #0]
}
 800dd16:	bd38      	pop	{r3, r4, r5, pc}
 800dd18:	24000018 	.word	0x24000018

0800dd1c <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800dd1c:	b510      	push	{r4, lr}
  Stat = STA_NOINIT;
 800dd1e:	2301      	movs	r3, #1
 800dd20:	4c05      	ldr	r4, [pc, #20]	@ (800dd38 <SD_status+0x1c>)
 800dd22:	7023      	strb	r3, [r4, #0]
  if(BSP_SD_GetCardState() == MSD_OK)
 800dd24:	f7ff ff9e 	bl	800dc64 <BSP_SD_GetCardState>
 800dd28:	b918      	cbnz	r0, 800dd32 <SD_status+0x16>
    Stat &= ~STA_NOINIT;
 800dd2a:	7823      	ldrb	r3, [r4, #0]
 800dd2c:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 800dd30:	7023      	strb	r3, [r4, #0]
  return Stat;
 800dd32:	7820      	ldrb	r0, [r4, #0]
  return SD_CheckStatus(lun);
}
 800dd34:	bd10      	pop	{r4, pc}
 800dd36:	bf00      	nop
 800dd38:	24000018 	.word	0x24000018

0800dd3c <SD_ioctl>:
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
  DRESULT res = RES_ERROR;
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800dd3c:	4b16      	ldr	r3, [pc, #88]	@ (800dd98 <SD_ioctl+0x5c>)
{
 800dd3e:	b530      	push	{r4, r5, lr}
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800dd40:	7818      	ldrb	r0, [r3, #0]
{
 800dd42:	b08b      	sub	sp, #44	@ 0x2c
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800dd44:	f010 0401 	ands.w	r4, r0, #1
 800dd48:	d106      	bne.n	800dd58 <SD_ioctl+0x1c>
 800dd4a:	4615      	mov	r5, r2

  switch (cmd)
 800dd4c:	2903      	cmp	r1, #3
 800dd4e:	d820      	bhi.n	800dd92 <SD_ioctl+0x56>
 800dd50:	e8df f001 	tbb	[pc, r1]
 800dd54:	06170f03 	.word	0x06170f03
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800dd58:	2403      	movs	r4, #3
  default:
    res = RES_PARERR;
  }

  return res;
}
 800dd5a:	4620      	mov	r0, r4
 800dd5c:	b00b      	add	sp, #44	@ 0x2c
 800dd5e:	bd30      	pop	{r4, r5, pc}
    BSP_SD_GetCardInfo(&CardInfo);
 800dd60:	a801      	add	r0, sp, #4
 800dd62:	f7ff ff89 	bl	800dc78 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800dd66:	9b08      	ldr	r3, [sp, #32]
}
 800dd68:	4620      	mov	r0, r4
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800dd6a:	0a5b      	lsrs	r3, r3, #9
 800dd6c:	602b      	str	r3, [r5, #0]
}
 800dd6e:	b00b      	add	sp, #44	@ 0x2c
 800dd70:	bd30      	pop	{r4, r5, pc}
    BSP_SD_GetCardInfo(&CardInfo);
 800dd72:	a801      	add	r0, sp, #4
 800dd74:	f7ff ff80 	bl	800dc78 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800dd78:	9b07      	ldr	r3, [sp, #28]
}
 800dd7a:	4620      	mov	r0, r4
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800dd7c:	602b      	str	r3, [r5, #0]
}
 800dd7e:	b00b      	add	sp, #44	@ 0x2c
 800dd80:	bd30      	pop	{r4, r5, pc}
    BSP_SD_GetCardInfo(&CardInfo);
 800dd82:	a801      	add	r0, sp, #4
 800dd84:	f7ff ff78 	bl	800dc78 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800dd88:	9b08      	ldr	r3, [sp, #32]
}
 800dd8a:	4620      	mov	r0, r4
    *(WORD*)buff = CardInfo.LogBlockSize;
 800dd8c:	802b      	strh	r3, [r5, #0]
}
 800dd8e:	b00b      	add	sp, #44	@ 0x2c
 800dd90:	bd30      	pop	{r4, r5, pc}
    res = RES_PARERR;
 800dd92:	2404      	movs	r4, #4
 800dd94:	e7e1      	b.n	800dd5a <SD_ioctl+0x1e>
 800dd96:	bf00      	nop
 800dd98:	24000018 	.word	0x24000018

0800dd9c <SD_read>:
{
 800dd9c:	b508      	push	{r3, lr}
 800dd9e:	4608      	mov	r0, r1
 800dda0:	4611      	mov	r1, r2
 800dda2:	461a      	mov	r2, r3
  if(BSP_SD_ReadBlocks((uint32_t*)buff,
 800dda4:	f04f 33ff 	mov.w	r3, #4294967295
 800dda8:	f7ff ff38 	bl	800dc1c <BSP_SD_ReadBlocks>
 800ddac:	b108      	cbz	r0, 800ddb2 <SD_read+0x16>
  DRESULT res = RES_ERROR;
 800ddae:	2001      	movs	r0, #1
}
 800ddb0:	bd08      	pop	{r3, pc}
    while(BSP_SD_GetCardState()!= MSD_OK)
 800ddb2:	f7ff ff57 	bl	800dc64 <BSP_SD_GetCardState>
 800ddb6:	2800      	cmp	r0, #0
 800ddb8:	d0fa      	beq.n	800ddb0 <SD_read+0x14>
 800ddba:	f7ff ff53 	bl	800dc64 <BSP_SD_GetCardState>
 800ddbe:	2800      	cmp	r0, #0
 800ddc0:	d1f7      	bne.n	800ddb2 <SD_read+0x16>
 800ddc2:	e7f5      	b.n	800ddb0 <SD_read+0x14>

0800ddc4 <SD_write>:
{
 800ddc4:	b508      	push	{r3, lr}
 800ddc6:	4608      	mov	r0, r1
 800ddc8:	4611      	mov	r1, r2
 800ddca:	461a      	mov	r2, r3
  if(BSP_SD_WriteBlocks((uint32_t*)buff,
 800ddcc:	f04f 33ff 	mov.w	r3, #4294967295
 800ddd0:	f7ff ff36 	bl	800dc40 <BSP_SD_WriteBlocks>
 800ddd4:	b108      	cbz	r0, 800ddda <SD_write+0x16>
  DRESULT res = RES_ERROR;
 800ddd6:	2001      	movs	r0, #1
}
 800ddd8:	bd08      	pop	{r3, pc}
    while(BSP_SD_GetCardState()!= MSD_OK)
 800ddda:	f7ff ff43 	bl	800dc64 <BSP_SD_GetCardState>
 800ddde:	2800      	cmp	r0, #0
 800dde0:	d0fa      	beq.n	800ddd8 <SD_write+0x14>
 800dde2:	f7ff ff3f 	bl	800dc64 <BSP_SD_GetCardState>
 800dde6:	2800      	cmp	r0, #0
 800dde8:	d1f7      	bne.n	800ddda <SD_write+0x16>
 800ddea:	e7f5      	b.n	800ddd8 <SD_write+0x14>

0800ddec <disk_status>:
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800ddec:	4b03      	ldr	r3, [pc, #12]	@ (800ddfc <disk_status+0x10>)
 800ddee:	eb03 0280 	add.w	r2, r3, r0, lsl #2
 800ddf2:	4403      	add	r3, r0
 800ddf4:	6852      	ldr	r2, [r2, #4]
 800ddf6:	7a18      	ldrb	r0, [r3, #8]
 800ddf8:	6853      	ldr	r3, [r2, #4]
 800ddfa:	4718      	bx	r3
 800ddfc:	240ac8e0 	.word	0x240ac8e0

0800de00 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800de00:	b538      	push	{r3, r4, r5, lr}
  DSTATUS stat = RES_OK;

  if(disk.is_initialized[pdrv] == 0)
 800de02:	4d09      	ldr	r5, [pc, #36]	@ (800de28 <disk_initialize+0x28>)
 800de04:	5c2b      	ldrb	r3, [r5, r0]
 800de06:	b10b      	cbz	r3, 800de0c <disk_initialize+0xc>
  DSTATUS stat = RES_OK;
 800de08:	2000      	movs	r0, #0
    {
      disk.is_initialized[pdrv] = 1;
    }
  }
  return stat;
}
 800de0a:	bd38      	pop	{r3, r4, r5, pc}
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800de0c:	eb05 0280 	add.w	r2, r5, r0, lsl #2
 800de10:	182b      	adds	r3, r5, r0
 800de12:	4604      	mov	r4, r0
 800de14:	6852      	ldr	r2, [r2, #4]
 800de16:	7a18      	ldrb	r0, [r3, #8]
 800de18:	6813      	ldr	r3, [r2, #0]
 800de1a:	4798      	blx	r3
    if(stat == RES_OK)
 800de1c:	2800      	cmp	r0, #0
 800de1e:	d1f4      	bne.n	800de0a <disk_initialize+0xa>
      disk.is_initialized[pdrv] = 1;
 800de20:	2301      	movs	r3, #1
 800de22:	552b      	strb	r3, [r5, r4]
 800de24:	e7f0      	b.n	800de08 <disk_initialize+0x8>
 800de26:	bf00      	nop
 800de28:	240ac8e0 	.word	0x240ac8e0

0800de2c <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800de2c:	b430      	push	{r4, r5}
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800de2e:	4c05      	ldr	r4, [pc, #20]	@ (800de44 <disk_read+0x18>)
 800de30:	eb04 0580 	add.w	r5, r4, r0, lsl #2
 800de34:	4404      	add	r4, r0
 800de36:	686d      	ldr	r5, [r5, #4]
 800de38:	7a20      	ldrb	r0, [r4, #8]
 800de3a:	68ac      	ldr	r4, [r5, #8]
 800de3c:	46a4      	mov	ip, r4
  return res;
}
 800de3e:	bc30      	pop	{r4, r5}
  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800de40:	4760      	bx	ip
 800de42:	bf00      	nop
 800de44:	240ac8e0 	.word	0x240ac8e0

0800de48 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800de48:	b430      	push	{r4, r5}
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800de4a:	4c05      	ldr	r4, [pc, #20]	@ (800de60 <disk_write+0x18>)
 800de4c:	eb04 0580 	add.w	r5, r4, r0, lsl #2
 800de50:	4404      	add	r4, r0
 800de52:	686d      	ldr	r5, [r5, #4]
 800de54:	7a20      	ldrb	r0, [r4, #8]
 800de56:	68ec      	ldr	r4, [r5, #12]
 800de58:	46a4      	mov	ip, r4
  return res;
}
 800de5a:	bc30      	pop	{r4, r5}
  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800de5c:	4760      	bx	ip
 800de5e:	bf00      	nop
 800de60:	240ac8e0 	.word	0x240ac8e0

0800de64 <disk_ioctl>:
	void *buff		/* Buffer to send/receive control data */
)
{
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800de64:	4b04      	ldr	r3, [pc, #16]	@ (800de78 <disk_ioctl+0x14>)
 800de66:	eb03 0c00 	add.w	ip, r3, r0
 800de6a:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 800de6e:	685b      	ldr	r3, [r3, #4]
 800de70:	f89c 0008 	ldrb.w	r0, [ip, #8]
 800de74:	691b      	ldr	r3, [r3, #16]
 800de76:	4718      	bx	r3
 800de78:	240ac8e0 	.word	0x240ac8e0

0800de7c <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800de7c:	4602      	mov	r2, r0
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
		if (Files[i].fs == dp->obj.fs &&
 800de7e:	4b28      	ldr	r3, [pc, #160]	@ (800df20 <inc_lock+0xa4>)
{
 800de80:	b4f0      	push	{r4, r5, r6, r7}
		if (Files[i].fs == dp->obj.fs &&
 800de82:	6818      	ldr	r0, [r3, #0]
 800de84:	6814      	ldr	r4, [r2, #0]
 800de86:	4284      	cmp	r4, r0
 800de88:	d022      	beq.n	800ded0 <inc_lock+0x54>
 800de8a:	691d      	ldr	r5, [r3, #16]
 800de8c:	42a5      	cmp	r5, r4
 800de8e:	d005      	beq.n	800de9c <inc_lock+0x20>
			Files[i].clu == dp->obj.sclust &&
			Files[i].ofs == dp->dptr) break;
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800de90:	b370      	cbz	r0, 800def0 <inc_lock+0x74>
 800de92:	2d00      	cmp	r5, #0
 800de94:	d040      	beq.n	800df18 <inc_lock+0x9c>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800de96:	2000      	movs	r0, #0
	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */

	return i + 1;
}
 800de98:	bcf0      	pop	{r4, r5, r6, r7}
 800de9a:	4770      	bx	lr
		if (Files[i].fs == dp->obj.fs &&
 800de9c:	695e      	ldr	r6, [r3, #20]
 800de9e:	6897      	ldr	r7, [r2, #8]
 800dea0:	42be      	cmp	r6, r7
 800dea2:	d1f5      	bne.n	800de90 <inc_lock+0x14>
			Files[i].clu == dp->obj.sclust &&
 800dea4:	699e      	ldr	r6, [r3, #24]
 800dea6:	6957      	ldr	r7, [r2, #20]
 800dea8:	42be      	cmp	r6, r7
 800deaa:	d1f1      	bne.n	800de90 <inc_lock+0x14>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800deac:	f04f 0c01 	mov.w	ip, #1
	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800deb0:	eb03 120c 	add.w	r2, r3, ip, lsl #4
 800deb4:	ea4f 150c 	mov.w	r5, ip, lsl #4
 800deb8:	8992      	ldrh	r2, [r2, #12]
 800deba:	b1a1      	cbz	r1, 800dee6 <inc_lock+0x6a>
 800debc:	2a00      	cmp	r2, #0
 800debe:	d1ea      	bne.n	800de96 <inc_lock+0x1a>
	return i + 1;
 800dec0:	f10c 0001 	add.w	r0, ip, #1
	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800dec4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800dec8:	442b      	add	r3, r5
}
 800deca:	bcf0      	pop	{r4, r5, r6, r7}
	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800decc:	819a      	strh	r2, [r3, #12]
}
 800dece:	4770      	bx	lr
		if (Files[i].fs == dp->obj.fs &&
 800ded0:	6895      	ldr	r5, [r2, #8]
 800ded2:	685e      	ldr	r6, [r3, #4]
 800ded4:	42ae      	cmp	r6, r5
 800ded6:	d1d8      	bne.n	800de8a <inc_lock+0xe>
			Files[i].clu == dp->obj.sclust &&
 800ded8:	6955      	ldr	r5, [r2, #20]
 800deda:	689e      	ldr	r6, [r3, #8]
 800dedc:	42ae      	cmp	r6, r5
 800dede:	d1d4      	bne.n	800de8a <inc_lock+0xe>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800dee0:	f04f 0c00 	mov.w	ip, #0
 800dee4:	e7e4      	b.n	800deb0 <inc_lock+0x34>
	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800dee6:	3201      	adds	r2, #1
	return i + 1;
 800dee8:	f10c 0001 	add.w	r0, ip, #1
	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800deec:	b292      	uxth	r2, r2
 800deee:	e7eb      	b.n	800dec8 <inc_lock+0x4c>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800def0:	4684      	mov	ip, r0
 800def2:	2001      	movs	r0, #1
		Files[i].fs = dp->obj.fs;
 800def4:	ea4f 150c 	mov.w	r5, ip, lsl #4
	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800def8:	2900      	cmp	r1, #0
		Files[i].fs = dp->obj.fs;
 800defa:	eb03 110c 	add.w	r1, r3, ip, lsl #4
 800defe:	515c      	str	r4, [r3, r5]
		Files[i].clu = dp->obj.sclust;
 800df00:	6894      	ldr	r4, [r2, #8]
 800df02:	6952      	ldr	r2, [r2, #20]
 800df04:	e9c1 4201 	strd	r4, r2, [r1, #4]
		Files[i].ctr = 0;
 800df08:	f04f 0200 	mov.w	r2, #0
 800df0c:	818a      	strh	r2, [r1, #12]
	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800df0e:	bf14      	ite	ne
 800df10:	f44f 7280 	movne.w	r2, #256	@ 0x100
 800df14:	2201      	moveq	r2, #1
 800df16:	e7d7      	b.n	800dec8 <inc_lock+0x4c>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800df18:	2002      	movs	r0, #2
 800df1a:	f04f 0c01 	mov.w	ip, #1
 800df1e:	e7e9      	b.n	800def4 <inc_lock+0x78>
 800df20:	240ac8b8 	.word	0x240ac8b8

0800df24 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800df24:	b570      	push	{r4, r5, r6, lr}
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800df26:	f04f 36ff 	mov.w	r6, #4294967295
 800df2a:	2300      	movs	r3, #0
{
 800df2c:	4604      	mov	r4, r0
	if (sector != fs->winsect) {	/* Window offset changed? */
 800df2e:	42b1      	cmp	r1, r6
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800df30:	70c3      	strb	r3, [r0, #3]
 800df32:	62c6      	str	r6, [r0, #44]	@ 0x2c
	if (sector != fs->winsect) {	/* Window offset changed? */
 800df34:	d122      	bne.n	800df7c <check_fs+0x58>
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800df36:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800df3a:	f8b4 222e 	ldrh.w	r2, [r4, #558]	@ 0x22e
 800df3e:	429a      	cmp	r2, r3
 800df40:	d11a      	bne.n	800df78 <check_fs+0x54>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800df42:	f894 3030 	ldrb.w	r3, [r4, #48]	@ 0x30
 800df46:	2be9      	cmp	r3, #233	@ 0xe9
 800df48:	d007      	beq.n	800df5a <check_fs+0x36>
 800df4a:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800df4c:	4a13      	ldr	r2, [pc, #76]	@ (800df9c <check_fs+0x78>)
 800df4e:	f003 13ff 	and.w	r3, r3, #16711935	@ 0xff00ff
 800df52:	4293      	cmp	r3, r2
 800df54:	d001      	beq.n	800df5a <check_fs+0x36>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800df56:	2002      	movs	r0, #2
}
 800df58:	bd70      	pop	{r4, r5, r6, pc}
	rv = rv << 8 | ptr[0];
 800df5a:	f8d4 3066 	ldr.w	r3, [r4, #102]	@ 0x66
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800df5e:	4a10      	ldr	r2, [pc, #64]	@ (800dfa0 <check_fs+0x7c>)
 800df60:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800df64:	4293      	cmp	r3, r2
 800df66:	d017      	beq.n	800df98 <check_fs+0x74>
	rv = rv << 8 | ptr[0];
 800df68:	f8d4 0082 	ldr.w	r0, [r4, #130]	@ 0x82
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800df6c:	4b0d      	ldr	r3, [pc, #52]	@ (800dfa4 <check_fs+0x80>)
 800df6e:	1ac0      	subs	r0, r0, r3
 800df70:	bf18      	it	ne
 800df72:	2001      	movne	r0, #1
 800df74:	0040      	lsls	r0, r0, #1
}
 800df76:	bd70      	pop	{r4, r5, r6, pc}
	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800df78:	2003      	movs	r0, #3
}
 800df7a:	bd70      	pop	{r4, r5, r6, pc}
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800df7c:	460d      	mov	r5, r1
 800df7e:	460a      	mov	r2, r1
 800df80:	2301      	movs	r3, #1
 800df82:	f100 0130 	add.w	r1, r0, #48	@ 0x30
 800df86:	7840      	ldrb	r0, [r0, #1]
 800df88:	f7ff ff50 	bl	800de2c <disk_read>
 800df8c:	b110      	cbz	r0, 800df94 <check_fs+0x70>
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800df8e:	2004      	movs	r0, #4
			fs->winsect = sector;
 800df90:	62e6      	str	r6, [r4, #44]	@ 0x2c
}
 800df92:	bd70      	pop	{r4, r5, r6, pc}
			fs->winsect = sector;
 800df94:	62e5      	str	r5, [r4, #44]	@ 0x2c
	return res;
 800df96:	e7ce      	b.n	800df36 <check_fs+0x12>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800df98:	2000      	movs	r0, #0
}
 800df9a:	bd70      	pop	{r4, r5, r6, pc}
 800df9c:	009000eb 	.word	0x009000eb
 800dfa0:	00544146 	.word	0x00544146
 800dfa4:	33544146 	.word	0x33544146

0800dfa8 <sync_fs>:
{
 800dfa8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800dfaa:	78c3      	ldrb	r3, [r0, #3]
{
 800dfac:	4604      	mov	r4, r0
	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800dfae:	b95b      	cbnz	r3, 800dfc8 <sync_fs+0x20>
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800dfb0:	7823      	ldrb	r3, [r4, #0]
 800dfb2:	2b03      	cmp	r3, #3
 800dfb4:	d02a      	beq.n	800e00c <sync_fs+0x64>
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800dfb6:	2200      	movs	r2, #0
 800dfb8:	7860      	ldrb	r0, [r4, #1]
 800dfba:	4611      	mov	r1, r2
 800dfbc:	f7ff ff52 	bl	800de64 <disk_ioctl>
 800dfc0:	3800      	subs	r0, #0
 800dfc2:	bf18      	it	ne
 800dfc4:	2001      	movne	r0, #1
}
 800dfc6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		wsect = fs->winsect;	/* Current sector number */
 800dfc8:	6ac5      	ldr	r5, [r0, #44]	@ 0x2c
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800dfca:	f100 0730 	add.w	r7, r0, #48	@ 0x30
 800dfce:	2301      	movs	r3, #1
 800dfd0:	7840      	ldrb	r0, [r0, #1]
 800dfd2:	462a      	mov	r2, r5
 800dfd4:	4639      	mov	r1, r7
 800dfd6:	f7ff ff37 	bl	800de48 <disk_write>
 800dfda:	b9a8      	cbnz	r0, 800e008 <sync_fs+0x60>
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800dfdc:	6a22      	ldr	r2, [r4, #32]
 800dfde:	69a3      	ldr	r3, [r4, #24]
 800dfe0:	1aaa      	subs	r2, r5, r2
			fs->wflag = 0;
 800dfe2:	70e0      	strb	r0, [r4, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800dfe4:	429a      	cmp	r2, r3
 800dfe6:	d2e3      	bcs.n	800dfb0 <sync_fs+0x8>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800dfe8:	78a6      	ldrb	r6, [r4, #2]
 800dfea:	2e01      	cmp	r6, #1
 800dfec:	d801      	bhi.n	800dff2 <sync_fs+0x4a>
 800dfee:	e7df      	b.n	800dfb0 <sync_fs+0x8>
					wsect += fs->fsize;
 800dff0:	69a3      	ldr	r3, [r4, #24]
 800dff2:	441d      	add	r5, r3
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800dff4:	3e01      	subs	r6, #1
					disk_write(fs->drv, fs->win, wsect, 1);
 800dff6:	2301      	movs	r3, #1
 800dff8:	4639      	mov	r1, r7
 800dffa:	462a      	mov	r2, r5
 800dffc:	7860      	ldrb	r0, [r4, #1]
 800dffe:	f7ff ff23 	bl	800de48 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800e002:	2e01      	cmp	r6, #1
 800e004:	d1f4      	bne.n	800dff0 <sync_fs+0x48>
 800e006:	e7d3      	b.n	800dfb0 <sync_fs+0x8>
			res = FR_DISK_ERR;
 800e008:	2001      	movs	r0, #1
}
 800e00a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800e00c:	7925      	ldrb	r5, [r4, #4]
 800e00e:	2d01      	cmp	r5, #1
 800e010:	d1d1      	bne.n	800dfb6 <sync_fs+0xe>
			mem_set(fs->win, 0, SS(fs));
 800e012:	f104 0630 	add.w	r6, r4, #48	@ 0x30
		*d++ = (BYTE)val;
 800e016:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e01a:	2100      	movs	r1, #0
 800e01c:	4630      	mov	r0, r6
 800e01e:	f001 fda1 	bl	800fb64 <memset>
	*ptr++ = (BYTE)val; val >>= 8;
 800e022:	480f      	ldr	r0, [pc, #60]	@ (800e060 <sync_fs+0xb8>)
	*ptr++ = (BYTE)val; val >>= 8;
 800e024:	f64a 2355 	movw	r3, #43605	@ 0xaa55
	*ptr++ = (BYTE)val; val >>= 8;
 800e028:	6320      	str	r0, [r4, #48]	@ 0x30
 800e02a:	f100 50ff 	add.w	r0, r0, #534773760	@ 0x1fe00000
	*ptr++ = (BYTE)val; val >>= 8;
 800e02e:	f8a4 322e 	strh.w	r3, [r4, #558]	@ 0x22e
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800e032:	462b      	mov	r3, r5
	*ptr++ = (BYTE)val; val >>= 8;
 800e034:	f500 5000 	add.w	r0, r0, #8192	@ 0x2000
 800e038:	e9d4 1203 	ldrd	r1, r2, [r4, #12]
 800e03c:	3020      	adds	r0, #32
 800e03e:	f8c4 2218 	str.w	r2, [r4, #536]	@ 0x218
			fs->winsect = fs->volbase + 1;
 800e042:	69e2      	ldr	r2, [r4, #28]
	*ptr++ = (BYTE)val; val >>= 8;
 800e044:	f8c4 121c 	str.w	r1, [r4, #540]	@ 0x21c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800e048:	4631      	mov	r1, r6
			fs->winsect = fs->volbase + 1;
 800e04a:	3201      	adds	r2, #1
	*ptr++ = (BYTE)val; val >>= 8;
 800e04c:	f8c4 0214 	str.w	r0, [r4, #532]	@ 0x214
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800e050:	7860      	ldrb	r0, [r4, #1]
			fs->winsect = fs->volbase + 1;
 800e052:	62e2      	str	r2, [r4, #44]	@ 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800e054:	f7ff fef8 	bl	800de48 <disk_write>
			fs->fsi_flag = 0;
 800e058:	2300      	movs	r3, #0
 800e05a:	7123      	strb	r3, [r4, #4]
 800e05c:	e7ab      	b.n	800dfb6 <sync_fs+0xe>
 800e05e:	bf00      	nop
 800e060:	41615252 	.word	0x41615252

0800e064 <move_window>:
{
 800e064:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	if (sector != fs->winsect) {	/* Window offset changed? */
 800e068:	6ac6      	ldr	r6, [r0, #44]	@ 0x2c
 800e06a:	428e      	cmp	r6, r1
 800e06c:	d102      	bne.n	800e074 <move_window+0x10>
	FRESULT res = FR_OK;
 800e06e:	2000      	movs	r0, #0
}
 800e070:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800e074:	4604      	mov	r4, r0
 800e076:	460d      	mov	r5, r1
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800e078:	7840      	ldrb	r0, [r0, #1]
	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800e07a:	78e3      	ldrb	r3, [r4, #3]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800e07c:	f104 0730 	add.w	r7, r4, #48	@ 0x30
	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800e080:	b95b      	cbnz	r3, 800e09a <move_window+0x36>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800e082:	2301      	movs	r3, #1
 800e084:	4639      	mov	r1, r7
 800e086:	462a      	mov	r2, r5
 800e088:	f7ff fed0 	bl	800de2c <disk_read>
 800e08c:	b110      	cbz	r0, 800e094 <move_window+0x30>
				res = FR_DISK_ERR;
 800e08e:	2001      	movs	r0, #1
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800e090:	f04f 35ff 	mov.w	r5, #4294967295
			fs->winsect = sector;
 800e094:	62e5      	str	r5, [r4, #44]	@ 0x2c
}
 800e096:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800e09a:	2301      	movs	r3, #1
 800e09c:	4632      	mov	r2, r6
 800e09e:	4639      	mov	r1, r7
 800e0a0:	f7ff fed2 	bl	800de48 <disk_write>
 800e0a4:	b9d0      	cbnz	r0, 800e0dc <move_window+0x78>
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800e0a6:	6a22      	ldr	r2, [r4, #32]
 800e0a8:	69a3      	ldr	r3, [r4, #24]
 800e0aa:	1ab2      	subs	r2, r6, r2
			fs->wflag = 0;
 800e0ac:	70e0      	strb	r0, [r4, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800e0ae:	429a      	cmp	r2, r3
 800e0b0:	d212      	bcs.n	800e0d8 <move_window+0x74>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800e0b2:	f894 8002 	ldrb.w	r8, [r4, #2]
 800e0b6:	f1b8 0f01 	cmp.w	r8, #1
 800e0ba:	d801      	bhi.n	800e0c0 <move_window+0x5c>
 800e0bc:	e00c      	b.n	800e0d8 <move_window+0x74>
					wsect += fs->fsize;
 800e0be:	69a3      	ldr	r3, [r4, #24]
 800e0c0:	441e      	add	r6, r3
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800e0c2:	f108 38ff 	add.w	r8, r8, #4294967295
					disk_write(fs->drv, fs->win, wsect, 1);
 800e0c6:	2301      	movs	r3, #1
 800e0c8:	4639      	mov	r1, r7
 800e0ca:	4632      	mov	r2, r6
 800e0cc:	7860      	ldrb	r0, [r4, #1]
 800e0ce:	f7ff febb 	bl	800de48 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800e0d2:	f1b8 0f01 	cmp.w	r8, #1
 800e0d6:	d1f2      	bne.n	800e0be <move_window+0x5a>
 800e0d8:	7860      	ldrb	r0, [r4, #1]
 800e0da:	e7d2      	b.n	800e082 <move_window+0x1e>
			res = FR_DISK_ERR;
 800e0dc:	2001      	movs	r0, #1
 800e0de:	e7c7      	b.n	800e070 <move_window+0xc>

0800e0e0 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800e0e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800e0e4:	2300      	movs	r3, #0
	if (*path) {	/* If the pointer is not a null */
 800e0e6:	6804      	ldr	r4, [r0, #0]
	*rfs = 0;
 800e0e8:	600b      	str	r3, [r1, #0]
	if (*path) {	/* If the pointer is not a null */
 800e0ea:	b18c      	cbz	r4, 800e110 <find_volume+0x30>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800e0ec:	7825      	ldrb	r5, [r4, #0]
 800e0ee:	2d20      	cmp	r5, #32
 800e0f0:	d911      	bls.n	800e116 <find_volume+0x36>
 800e0f2:	2d3a      	cmp	r5, #58	@ 0x3a
 800e0f4:	d00f      	beq.n	800e116 <find_volume+0x36>
 800e0f6:	46a4      	mov	ip, r4
 800e0f8:	f81c 3f01 	ldrb.w	r3, [ip, #1]!
 800e0fc:	2b20      	cmp	r3, #32
 800e0fe:	d90c      	bls.n	800e11a <find_volume+0x3a>
 800e100:	2b3a      	cmp	r3, #58	@ 0x3a
 800e102:	d1f9      	bne.n	800e0f8 <find_volume+0x18>
			i = *tp++ - '0';
 800e104:	3401      	adds	r4, #1
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800e106:	45a4      	cmp	ip, r4
 800e108:	d102      	bne.n	800e110 <find_volume+0x30>
 800e10a:	2d30      	cmp	r5, #48	@ 0x30
 800e10c:	f000 80e1 	beq.w	800e2d2 <find_volume+0x1f2>
	vol = get_ldnumber(path);
	if (vol < 0) return FR_INVALID_DRIVE;
 800e110:	200b      	movs	r0, #11
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
#endif
	return FR_OK;
}
 800e112:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800e116:	462b      	mov	r3, r5
 800e118:	46a4      	mov	ip, r4
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800e11a:	2b3a      	cmp	r3, #58	@ 0x3a
 800e11c:	d0f2      	beq.n	800e104 <find_volume+0x24>
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800e11e:	4ba1      	ldr	r3, [pc, #644]	@ (800e3a4 <find_volume+0x2c4>)
 800e120:	681c      	ldr	r4, [r3, #0]
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800e122:	2c00      	cmp	r4, #0
 800e124:	f000 80c6 	beq.w	800e2b4 <find_volume+0x1d4>
	*rfs = fs;							/* Return pointer to the file system object */
 800e128:	600c      	str	r4, [r1, #0]
	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800e12a:	f002 05fe 	and.w	r5, r2, #254	@ 0xfe
	if (fs->fs_type) {					/* If the volume has been mounted */
 800e12e:	7823      	ldrb	r3, [r4, #0]
 800e130:	b153      	cbz	r3, 800e148 <find_volume+0x68>
		stat = disk_status(fs->drv);
 800e132:	7860      	ldrb	r0, [r4, #1]
 800e134:	f7ff fe5a 	bl	800ddec <disk_status>
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800e138:	07c3      	lsls	r3, r0, #31
 800e13a:	d405      	bmi.n	800e148 <find_volume+0x68>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800e13c:	b115      	cbz	r5, 800e144 <find_volume+0x64>
 800e13e:	0747      	lsls	r7, r0, #29
 800e140:	f100 80b5 	bmi.w	800e2ae <find_volume+0x1ce>
			return FR_OK;				/* The file system object is valid */
 800e144:	2000      	movs	r0, #0
 800e146:	e08d      	b.n	800e264 <find_volume+0x184>
	fs->fs_type = 0;					/* Clear the file system object */
 800e148:	2000      	movs	r0, #0
 800e14a:	8020      	strh	r0, [r4, #0]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800e14c:	f7ff fe58 	bl	800de00 <disk_initialize>
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800e150:	07c6      	lsls	r6, r0, #31
 800e152:	f100 8089 	bmi.w	800e268 <find_volume+0x188>
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800e156:	b115      	cbz	r5, 800e15e <find_volume+0x7e>
 800e158:	0745      	lsls	r5, r0, #29
 800e15a:	f100 80a8 	bmi.w	800e2ae <find_volume+0x1ce>
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800e15e:	2100      	movs	r1, #0
 800e160:	4620      	mov	r0, r4
 800e162:	f7ff fedf 	bl	800df24 <check_fs>
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800e166:	2802      	cmp	r0, #2
 800e168:	f000 8081 	beq.w	800e26e <find_volume+0x18e>
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800e16c:	2804      	cmp	r0, #4
 800e16e:	f000 80ac 	beq.w	800e2ca <find_volume+0x1ea>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800e172:	2801      	cmp	r0, #1
 800e174:	d875      	bhi.n	800e262 <find_volume+0x182>
 800e176:	2500      	movs	r5, #0
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800e178:	f8b4 303b 	ldrh.w	r3, [r4, #59]	@ 0x3b
 800e17c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e180:	d16f      	bne.n	800e262 <find_volume+0x182>
		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800e182:	f8b4 1046 	ldrh.w	r1, [r4, #70]	@ 0x46
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800e186:	b901      	cbnz	r1, 800e18a <find_volume+0xaa>
	rv = rv << 8 | ptr[0];
 800e188:	6d61      	ldr	r1, [r4, #84]	@ 0x54
		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800e18a:	f894 2040 	ldrb.w	r2, [r4, #64]	@ 0x40
		fs->fsize = fasize;
 800e18e:	61a1      	str	r1, [r4, #24]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800e190:	1e53      	subs	r3, r2, #1
		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800e192:	70a2      	strb	r2, [r4, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800e194:	2b01      	cmp	r3, #1
 800e196:	d864      	bhi.n	800e262 <find_volume+0x182>
		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800e198:	f894 303d 	ldrb.w	r3, [r4, #61]	@ 0x3d
 800e19c:	8163      	strh	r3, [r4, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800e19e:	2b00      	cmp	r3, #0
 800e1a0:	d05f      	beq.n	800e262 <find_volume+0x182>
 800e1a2:	1e58      	subs	r0, r3, #1
 800e1a4:	4218      	tst	r0, r3
 800e1a6:	d15c      	bne.n	800e262 <find_volume+0x182>
		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800e1a8:	f8b4 7041 	ldrh.w	r7, [r4, #65]	@ 0x41
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800e1ac:	0738      	lsls	r0, r7, #28
		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800e1ae:	8127      	strh	r7, [r4, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800e1b0:	d157      	bne.n	800e262 <find_volume+0x182>
		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800e1b2:	f8b4 0043 	ldrh.w	r0, [r4, #67]	@ 0x43
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800e1b6:	b900      	cbnz	r0, 800e1ba <find_volume+0xda>
	rv = rv << 8 | ptr[0];
 800e1b8:	6d20      	ldr	r0, [r4, #80]	@ 0x50
		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800e1ba:	f8b4 c03e 	ldrh.w	ip, [r4, #62]	@ 0x3e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800e1be:	f1bc 0f00 	cmp.w	ip, #0
 800e1c2:	d04e      	beq.n	800e262 <find_volume+0x182>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800e1c4:	fb01 f202 	mul.w	r2, r1, r2
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800e1c8:	eb0c 1617 	add.w	r6, ip, r7, lsr #4
 800e1cc:	4416      	add	r6, r2
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800e1ce:	42b0      	cmp	r0, r6
 800e1d0:	d347      	bcc.n	800e262 <find_volume+0x182>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800e1d2:	1b80      	subs	r0, r0, r6
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800e1d4:	4298      	cmp	r0, r3
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800e1d6:	fbb0 fef3 	udiv	lr, r0, r3
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800e1da:	d342      	bcc.n	800e262 <find_volume+0x182>
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800e1dc:	eb0c 0305 	add.w	r3, ip, r5
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800e1e0:	f64f 7cf5 	movw	ip, #65525	@ 0xfff5
		fs->database = bsect + sysect;					/* Data start sector */
 800e1e4:	442e      	add	r6, r5
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800e1e6:	f10e 0002 	add.w	r0, lr, #2
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800e1ea:	45e6      	cmp	lr, ip
 800e1ec:	f240 808f 	bls.w	800e30e <find_volume+0x22e>
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800e1f0:	6223      	str	r3, [r4, #32]
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800e1f2:	f8b4 305a 	ldrh.w	r3, [r4, #90]	@ 0x5a
		fs->database = bsect + sysect;					/* Data start sector */
 800e1f6:	62a6      	str	r6, [r4, #40]	@ 0x28
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800e1f8:	433b      	orrs	r3, r7
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800e1fa:	6160      	str	r0, [r4, #20]
		fs->volbase = bsect;							/* Volume start sector */
 800e1fc:	61e5      	str	r5, [r4, #28]
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800e1fe:	d130      	bne.n	800e262 <find_volume+0x182>
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800e200:	0083      	lsls	r3, r0, #2
	rv = rv << 8 | ptr[0];
 800e202:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800e204:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800e208:	6262      	str	r2, [r4, #36]	@ 0x24
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800e20a:	ebb1 2f53 	cmp.w	r1, r3, lsr #9
 800e20e:	d328      	bcc.n	800e262 <find_volume+0x182>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800e210:	f8b4 2060 	ldrh.w	r2, [r4, #96]	@ 0x60
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800e214:	f04f 33ff 	mov.w	r3, #4294967295
		fs->fsi_flag = 0x80;
 800e218:	2180      	movs	r1, #128	@ 0x80
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800e21a:	2a01      	cmp	r2, #1
		fs->fsi_flag = 0x80;
 800e21c:	7121      	strb	r1, [r4, #4]
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800e21e:	e9c4 3303 	strd	r3, r3, [r4, #12]
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800e222:	f000 809c 	beq.w	800e35e <find_volume+0x27e>
		fmt = FS_FAT32;
 800e226:	2303      	movs	r3, #3
	fs->id = ++Fsid;		/* File system mount ID */
 800e228:	495f      	ldr	r1, [pc, #380]	@ (800e3a8 <find_volume+0x2c8>)
	fs->fs_type = fmt;		/* FAT sub-type */
 800e22a:	7023      	strb	r3, [r4, #0]
		if (Files[i].fs == fs) Files[i].fs = 0;
 800e22c:	4a5f      	ldr	r2, [pc, #380]	@ (800e3ac <find_volume+0x2cc>)
	fs->id = ++Fsid;		/* File system mount ID */
 800e22e:	880b      	ldrh	r3, [r1, #0]
		if (Files[i].fs == fs) Files[i].fs = 0;
 800e230:	6810      	ldr	r0, [r2, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800e232:	3301      	adds	r3, #1
		if (Files[i].fs == fs) Files[i].fs = 0;
 800e234:	42a0      	cmp	r0, r4
	fs->id = ++Fsid;		/* File system mount ID */
 800e236:	b29b      	uxth	r3, r3
 800e238:	800b      	strh	r3, [r1, #0]
 800e23a:	80e3      	strh	r3, [r4, #6]
		if (Files[i].fs == fs) Files[i].fs = 0;
 800e23c:	f000 808c 	beq.w	800e358 <find_volume+0x278>
 800e240:	6913      	ldr	r3, [r2, #16]
 800e242:	429c      	cmp	r4, r3
 800e244:	f47f af7e 	bne.w	800e144 <find_volume+0x64>
 800e248:	2300      	movs	r3, #0
 800e24a:	6113      	str	r3, [r2, #16]
 800e24c:	e77a      	b.n	800e144 <find_volume+0x64>
	rv = rv << 8 | ptr[0];
 800e24e:	f8d4 5226 	ldr.w	r5, [r4, #550]	@ 0x226
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800e252:	2e00      	cmp	r6, #0
 800e254:	d14a      	bne.n	800e2ec <find_volume+0x20c>
 800e256:	2f00      	cmp	r7, #0
 800e258:	d151      	bne.n	800e2fe <find_volume+0x21e>
 800e25a:	f1b8 0f00 	cmp.w	r8, #0
 800e25e:	d13c      	bne.n	800e2da <find_volume+0x1fa>
 800e260:	bb55      	cbnz	r5, 800e2b8 <find_volume+0x1d8>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800e262:	200d      	movs	r0, #13
}
 800e264:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800e268:	2003      	movs	r0, #3
}
 800e26a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800e26e:	f894 61f2 	ldrb.w	r6, [r4, #498]	@ 0x1f2
 800e272:	b10e      	cbz	r6, 800e278 <find_volume+0x198>
	rv = rv << 8 | ptr[0];
 800e274:	f8d4 61f6 	ldr.w	r6, [r4, #502]	@ 0x1f6
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800e278:	f894 7202 	ldrb.w	r7, [r4, #514]	@ 0x202
 800e27c:	b10f      	cbz	r7, 800e282 <find_volume+0x1a2>
	rv = rv << 8 | ptr[0];
 800e27e:	f8d4 7206 	ldr.w	r7, [r4, #518]	@ 0x206
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800e282:	f894 3212 	ldrb.w	r3, [r4, #530]	@ 0x212
 800e286:	b313      	cbz	r3, 800e2ce <find_volume+0x1ee>
	rv = rv << 8 | ptr[0];
 800e288:	f8d4 8216 	ldr.w	r8, [r4, #534]	@ 0x216
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800e28c:	f894 5222 	ldrb.w	r5, [r4, #546]	@ 0x222
 800e290:	2d00      	cmp	r5, #0
 800e292:	d1dc      	bne.n	800e24e <find_volume+0x16e>
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800e294:	bb56      	cbnz	r6, 800e2ec <find_volume+0x20c>
 800e296:	bb8f      	cbnz	r7, 800e2fc <find_volume+0x21c>
 800e298:	f1b8 0f00 	cmp.w	r8, #0
 800e29c:	d0e1      	beq.n	800e262 <find_volume+0x182>
 800e29e:	4641      	mov	r1, r8
 800e2a0:	4620      	mov	r0, r4
 800e2a2:	f7ff fe3f 	bl	800df24 <check_fs>
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800e2a6:	2801      	cmp	r0, #1
 800e2a8:	d8db      	bhi.n	800e262 <find_volume+0x182>
			bsect = br[i];
 800e2aa:	4645      	mov	r5, r8
 800e2ac:	e764      	b.n	800e178 <find_volume+0x98>
				return FR_WRITE_PROTECTED;
 800e2ae:	200a      	movs	r0, #10
}
 800e2b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800e2b4:	200c      	movs	r0, #12
 800e2b6:	e7d5      	b.n	800e264 <find_volume+0x184>
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800e2b8:	4629      	mov	r1, r5
 800e2ba:	4620      	mov	r0, r4
 800e2bc:	f7ff fe32 	bl	800df24 <check_fs>
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800e2c0:	2801      	cmp	r0, #1
 800e2c2:	f67f af59 	bls.w	800e178 <find_volume+0x98>
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800e2c6:	2804      	cmp	r0, #4
 800e2c8:	d1cb      	bne.n	800e262 <find_volume+0x182>
 800e2ca:	2001      	movs	r0, #1
 800e2cc:	e7ca      	b.n	800e264 <find_volume+0x184>
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800e2ce:	4698      	mov	r8, r3
 800e2d0:	e7dc      	b.n	800e28c <find_volume+0x1ac>
					*path = ++tt;
 800e2d2:	f10c 0301 	add.w	r3, ip, #1
 800e2d6:	6003      	str	r3, [r0, #0]
	if (vol < 0) return FR_INVALID_DRIVE;
 800e2d8:	e721      	b.n	800e11e <find_volume+0x3e>
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800e2da:	4641      	mov	r1, r8
 800e2dc:	4620      	mov	r0, r4
 800e2de:	f7ff fe21 	bl	800df24 <check_fs>
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800e2e2:	2801      	cmp	r0, #1
 800e2e4:	d9e1      	bls.n	800e2aa <find_volume+0x1ca>
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800e2e6:	2d00      	cmp	r5, #0
 800e2e8:	d1e6      	bne.n	800e2b8 <find_volume+0x1d8>
 800e2ea:	e7ba      	b.n	800e262 <find_volume+0x182>
 800e2ec:	4631      	mov	r1, r6
 800e2ee:	4620      	mov	r0, r4
 800e2f0:	f7ff fe18 	bl	800df24 <check_fs>
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800e2f4:	2801      	cmp	r0, #1
 800e2f6:	d8ae      	bhi.n	800e256 <find_volume+0x176>
			bsect = br[i];
 800e2f8:	4635      	mov	r5, r6
 800e2fa:	e73d      	b.n	800e178 <find_volume+0x98>
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800e2fc:	4635      	mov	r5, r6
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800e2fe:	4639      	mov	r1, r7
 800e300:	4620      	mov	r0, r4
 800e302:	f7ff fe0f 	bl	800df24 <check_fs>
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800e306:	2801      	cmp	r0, #1
 800e308:	d8a7      	bhi.n	800e25a <find_volume+0x17a>
			bsect = br[i];
 800e30a:	463d      	mov	r5, r7
 800e30c:	e734      	b.n	800e178 <find_volume+0x98>
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800e30e:	f640 7cf5 	movw	ip, #4085	@ 0xff5
		fs->volbase = bsect;							/* Volume start sector */
 800e312:	61e5      	str	r5, [r4, #28]
		fs->database = bsect + sysect;					/* Data start sector */
 800e314:	62a6      	str	r6, [r4, #40]	@ 0x28
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800e316:	45e6      	cmp	lr, ip
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800e318:	6160      	str	r0, [r4, #20]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800e31a:	6223      	str	r3, [r4, #32]
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800e31c:	d816      	bhi.n	800e34c <find_volume+0x26c>
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800e31e:	2f00      	cmp	r7, #0
 800e320:	d09f      	beq.n	800e262 <find_volume+0x182>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800e322:	441a      	add	r2, r3
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800e324:	eb00 0340 	add.w	r3, r0, r0, lsl #1
 800e328:	f000 0001 	and.w	r0, r0, #1
 800e32c:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 800e330:	2301      	movs	r3, #1
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800e332:	f200 10ff 	addw	r0, r0, #511	@ 0x1ff
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800e336:	6262      	str	r2, [r4, #36]	@ 0x24
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800e338:	ebb1 2f50 	cmp.w	r1, r0, lsr #9
 800e33c:	d391      	bcc.n	800e262 <find_volume+0x182>
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800e33e:	f04f 32ff 	mov.w	r2, #4294967295
		fs->fsi_flag = 0x80;
 800e342:	2180      	movs	r1, #128	@ 0x80
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800e344:	e9c4 2203 	strd	r2, r2, [r4, #12]
		fs->fsi_flag = 0x80;
 800e348:	7121      	strb	r1, [r4, #4]
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800e34a:	e76d      	b.n	800e228 <find_volume+0x148>
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800e34c:	2f00      	cmp	r7, #0
 800e34e:	d088      	beq.n	800e262 <find_volume+0x182>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800e350:	441a      	add	r2, r3
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800e352:	0040      	lsls	r0, r0, #1
 800e354:	2302      	movs	r3, #2
 800e356:	e7ec      	b.n	800e332 <find_volume+0x252>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800e358:	2300      	movs	r3, #0
 800e35a:	6013      	str	r3, [r2, #0]
 800e35c:	e770      	b.n	800e240 <find_volume+0x160>
			&& move_window(fs, bsect + 1) == FR_OK)
 800e35e:	1c69      	adds	r1, r5, #1
 800e360:	4620      	mov	r0, r4
 800e362:	f7ff fe7f 	bl	800e064 <move_window>
 800e366:	2800      	cmp	r0, #0
 800e368:	f47f af5d 	bne.w	800e226 <find_volume+0x146>
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800e36c:	f64a 2255 	movw	r2, #43605	@ 0xaa55
 800e370:	f8b4 122e 	ldrh.w	r1, [r4, #558]	@ 0x22e
			fs->fsi_flag = 0;
 800e374:	7120      	strb	r0, [r4, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800e376:	4291      	cmp	r1, r2
 800e378:	f47f af55 	bne.w	800e226 <find_volume+0x146>
	rv = rv << 8 | ptr[0];
 800e37c:	6b22      	ldr	r2, [r4, #48]	@ 0x30
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800e37e:	4b0c      	ldr	r3, [pc, #48]	@ (800e3b0 <find_volume+0x2d0>)
 800e380:	429a      	cmp	r2, r3
 800e382:	f47f af50 	bne.w	800e226 <find_volume+0x146>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800e386:	f103 53ff 	add.w	r3, r3, #534773760	@ 0x1fe00000
	rv = rv << 8 | ptr[0];
 800e38a:	f8d4 2214 	ldr.w	r2, [r4, #532]	@ 0x214
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800e38e:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800e392:	3320      	adds	r3, #32
 800e394:	429a      	cmp	r2, r3
 800e396:	f47f af46 	bne.w	800e226 <find_volume+0x146>
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800e39a:	e9d4 2386 	ldrd	r2, r3, [r4, #536]	@ 0x218
 800e39e:	e9c4 3203 	strd	r3, r2, [r4, #12]
 800e3a2:	e740      	b.n	800e226 <find_volume+0x146>
 800e3a4:	240ac8dc 	.word	0x240ac8dc
 800e3a8:	240ac8d8 	.word	0x240ac8d8
 800e3ac:	240ac8b8 	.word	0x240ac8b8
 800e3b0:	41615252 	.word	0x41615252

0800e3b4 <put_fat.part.0>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
 800e3b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
		switch (fs->fs_type) {
 800e3b8:	f890 9000 	ldrb.w	r9, [r0]
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
 800e3bc:	4605      	mov	r5, r0
 800e3be:	460e      	mov	r6, r1
 800e3c0:	4614      	mov	r4, r2
		switch (fs->fs_type) {
 800e3c2:	f1b9 0f02 	cmp.w	r9, #2
 800e3c6:	d008      	beq.n	800e3da <put_fat.part.0+0x26>
 800e3c8:	f1b9 0f03 	cmp.w	r9, #3
 800e3cc:	d042      	beq.n	800e454 <put_fat.part.0+0xa0>
 800e3ce:	f1b9 0f01 	cmp.w	r9, #1
 800e3d2:	d014      	beq.n	800e3fe <put_fat.part.0+0x4a>
 800e3d4:	2002      	movs	r0, #2
}
 800e3d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800e3da:	6a01      	ldr	r1, [r0, #32]
 800e3dc:	eb01 2116 	add.w	r1, r1, r6, lsr #8
 800e3e0:	f7ff fe40 	bl	800e064 <move_window>
			if (res != FR_OK) break;
 800e3e4:	2800      	cmp	r0, #0
 800e3e6:	d1f6      	bne.n	800e3d6 <put_fat.part.0+0x22>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800e3e8:	0076      	lsls	r6, r6, #1
 800e3ea:	f105 0330 	add.w	r3, r5, #48	@ 0x30
 800e3ee:	f406 76ff 	and.w	r6, r6, #510	@ 0x1fe
	*ptr++ = (BYTE)val; val >>= 8;
 800e3f2:	559c      	strb	r4, [r3, r6]
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800e3f4:	199a      	adds	r2, r3, r6
	*ptr++ = (BYTE)val; val >>= 8;
 800e3f6:	f3c4 2407 	ubfx	r4, r4, #8, #8
	*ptr++ = (BYTE)val;
 800e3fa:	7054      	strb	r4, [r2, #1]
			break;
 800e3fc:	e03d      	b.n	800e47a <put_fat.part.0+0xc6>
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800e3fe:	6a01      	ldr	r1, [r0, #32]
			bc = (UINT)clst; bc += bc / 2;
 800e400:	eb06 0856 	add.w	r8, r6, r6, lsr #1
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800e404:	eb01 2158 	add.w	r1, r1, r8, lsr #9
 800e408:	f7ff fe2c 	bl	800e064 <move_window>
			if (res != FR_OK) break;
 800e40c:	2800      	cmp	r0, #0
 800e40e:	d1e2      	bne.n	800e3d6 <put_fat.part.0+0x22>
			p = fs->win + bc++ % SS(fs);
 800e410:	f108 0701 	add.w	r7, r8, #1
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800e414:	07f2      	lsls	r2, r6, #31
			p = fs->win + bc++ % SS(fs);
 800e416:	f3c8 0308 	ubfx	r3, r8, #0, #9
 800e41a:	f105 0830 	add.w	r8, r5, #48	@ 0x30
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800e41e:	ea4f 2157 	mov.w	r1, r7, lsr #9
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800e422:	d52f      	bpl.n	800e484 <put_fat.part.0+0xd0>
 800e424:	f818 2003 	ldrb.w	r2, [r8, r3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800e428:	4628      	mov	r0, r5
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800e42a:	f002 020f 	and.w	r2, r2, #15
 800e42e:	ea42 1204 	orr.w	r2, r2, r4, lsl #4
 800e432:	f808 2003 	strb.w	r2, [r8, r3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800e436:	6a2b      	ldr	r3, [r5, #32]
			fs->wflag = 1;
 800e438:	f885 9003 	strb.w	r9, [r5, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800e43c:	4419      	add	r1, r3
 800e43e:	f7ff fe11 	bl	800e064 <move_window>
			if (res != FR_OK) break;
 800e442:	2800      	cmp	r0, #0
 800e444:	d1c7      	bne.n	800e3d6 <put_fat.part.0+0x22>
			p = fs->win + bc % SS(fs);
 800e446:	f3c7 0208 	ubfx	r2, r7, #0, #9
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800e44a:	f3c4 1307 	ubfx	r3, r4, #4, #8
			p = fs->win + bc % SS(fs);
 800e44e:	4442      	add	r2, r8
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800e450:	7013      	strb	r3, [r2, #0]
			break;
 800e452:	e012      	b.n	800e47a <put_fat.part.0+0xc6>
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800e454:	6a01      	ldr	r1, [r0, #32]
 800e456:	eb01 11d6 	add.w	r1, r1, r6, lsr #7
 800e45a:	f7ff fe03 	bl	800e064 <move_window>
			if (res != FR_OK) break;
 800e45e:	2800      	cmp	r0, #0
 800e460:	d1b9      	bne.n	800e3d6 <put_fat.part.0+0x22>
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800e462:	00b6      	lsls	r6, r6, #2
 800e464:	f105 0230 	add.w	r2, r5, #48	@ 0x30
 800e468:	f024 4470 	bic.w	r4, r4, #4026531840	@ 0xf0000000
 800e46c:	f406 76fe 	and.w	r6, r6, #508	@ 0x1fc
	rv = rv << 8 | ptr[0];
 800e470:	5993      	ldr	r3, [r2, r6]
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800e472:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800e476:	4323      	orrs	r3, r4
	*ptr++ = (BYTE)val; val >>= 8;
 800e478:	5193      	str	r3, [r2, r6]
			fs->wflag = 1;
 800e47a:	2301      	movs	r3, #1
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800e47c:	2000      	movs	r0, #0
			fs->wflag = 1;
 800e47e:	70eb      	strb	r3, [r5, #3]
}
 800e480:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800e484:	f808 4003 	strb.w	r4, [r8, r3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800e488:	4628      	mov	r0, r5
 800e48a:	6a2b      	ldr	r3, [r5, #32]
			fs->wflag = 1;
 800e48c:	f885 9003 	strb.w	r9, [r5, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800e490:	4419      	add	r1, r3
 800e492:	f7ff fde7 	bl	800e064 <move_window>
			if (res != FR_OK) break;
 800e496:	2800      	cmp	r0, #0
 800e498:	d19d      	bne.n	800e3d6 <put_fat.part.0+0x22>
			p = fs->win + bc % SS(fs);
 800e49a:	f3c7 0708 	ubfx	r7, r7, #0, #9
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800e49e:	f3c4 2403 	ubfx	r4, r4, #8, #4
 800e4a2:	f818 3007 	ldrb.w	r3, [r8, r7]
			p = fs->win + bc % SS(fs);
 800e4a6:	eb08 0207 	add.w	r2, r8, r7
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800e4aa:	f023 030f 	bic.w	r3, r3, #15
 800e4ae:	4323      	orrs	r3, r4
 800e4b0:	7013      	strb	r3, [r2, #0]
			break;
 800e4b2:	e7e2      	b.n	800e47a <put_fat.part.0+0xc6>

0800e4b4 <get_fat.isra.0>:
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800e4b4:	2901      	cmp	r1, #1
 800e4b6:	d90e      	bls.n	800e4d6 <get_fat.isra.0+0x22>
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
 800e4b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800e4ba:	6943      	ldr	r3, [r0, #20]
 800e4bc:	460c      	mov	r4, r1
 800e4be:	4605      	mov	r5, r0
 800e4c0:	4299      	cmp	r1, r3
 800e4c2:	d206      	bcs.n	800e4d2 <get_fat.isra.0+0x1e>
		switch (fs->fs_type) {
 800e4c4:	7803      	ldrb	r3, [r0, #0]
 800e4c6:	2b02      	cmp	r3, #2
 800e4c8:	d021      	beq.n	800e50e <get_fat.isra.0+0x5a>
 800e4ca:	2b03      	cmp	r3, #3
 800e4cc:	d010      	beq.n	800e4f0 <get_fat.isra.0+0x3c>
 800e4ce:	2b01      	cmp	r3, #1
 800e4d0:	d003      	beq.n	800e4da <get_fat.isra.0+0x26>
		val = 1;	/* Internal error */
 800e4d2:	2001      	movs	r0, #1
}
 800e4d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		val = 1;	/* Internal error */
 800e4d6:	2001      	movs	r0, #1
}
 800e4d8:	4770      	bx	lr
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800e4da:	6a01      	ldr	r1, [r0, #32]
			bc = (UINT)clst; bc += bc / 2;
 800e4dc:	eb04 0754 	add.w	r7, r4, r4, lsr #1
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800e4e0:	eb01 2157 	add.w	r1, r1, r7, lsr #9
 800e4e4:	f7ff fdbe 	bl	800e064 <move_window>
 800e4e8:	b1f0      	cbz	r0, 800e528 <get_fat.isra.0+0x74>
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800e4ea:	f04f 30ff 	mov.w	r0, #4294967295
}
 800e4ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800e4f0:	6a01      	ldr	r1, [r0, #32]
 800e4f2:	eb01 11d4 	add.w	r1, r1, r4, lsr #7
 800e4f6:	f7ff fdb5 	bl	800e064 <move_window>
 800e4fa:	2800      	cmp	r0, #0
 800e4fc:	d1f5      	bne.n	800e4ea <get_fat.isra.0+0x36>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800e4fe:	00a4      	lsls	r4, r4, #2
 800e500:	f404 74fe 	and.w	r4, r4, #508	@ 0x1fc
	rv = rv << 8 | ptr[0];
 800e504:	4425      	add	r5, r4
 800e506:	6b28      	ldr	r0, [r5, #48]	@ 0x30
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800e508:	f020 4070 	bic.w	r0, r0, #4026531840	@ 0xf0000000
}
 800e50c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800e50e:	6a01      	ldr	r1, [r0, #32]
 800e510:	eb01 2114 	add.w	r1, r1, r4, lsr #8
 800e514:	f7ff fda6 	bl	800e064 <move_window>
 800e518:	2800      	cmp	r0, #0
 800e51a:	d1e6      	bne.n	800e4ea <get_fat.isra.0+0x36>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800e51c:	0063      	lsls	r3, r4, #1
 800e51e:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800e522:	442b      	add	r3, r5
 800e524:	8e18      	ldrh	r0, [r3, #48]	@ 0x30
}
 800e526:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			wc = fs->win[bc++ % SS(fs)];
 800e528:	f3c7 0308 	ubfx	r3, r7, #0, #9
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800e52c:	6a29      	ldr	r1, [r5, #32]
			wc = fs->win[bc++ % SS(fs)];
 800e52e:	3701      	adds	r7, #1
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800e530:	4628      	mov	r0, r5
			wc = fs->win[bc++ % SS(fs)];
 800e532:	442b      	add	r3, r5
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800e534:	eb01 2157 	add.w	r1, r1, r7, lsr #9
			wc = fs->win[bc++ % SS(fs)];
 800e538:	f893 6030 	ldrb.w	r6, [r3, #48]	@ 0x30
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800e53c:	f7ff fd92 	bl	800e064 <move_window>
 800e540:	2800      	cmp	r0, #0
 800e542:	d1d2      	bne.n	800e4ea <get_fat.isra.0+0x36>
			wc |= fs->win[bc % SS(fs)] << 8;
 800e544:	f3c7 0708 	ubfx	r7, r7, #0, #9
 800e548:	442f      	add	r7, r5
 800e54a:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800e54e:	ea46 2003 	orr.w	r0, r6, r3, lsl #8
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800e552:	07e3      	lsls	r3, r4, #31
 800e554:	bf4c      	ite	mi
 800e556:	0900      	lsrmi	r0, r0, #4
 800e558:	f3c0 000b 	ubfxpl	r0, r0, #0, #12
}
 800e55c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e55e:	bf00      	nop

0800e560 <create_chain>:
{
 800e560:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e564:	4607      	mov	r7, r0
	if (clst == 0) {	/* Create a new chain */
 800e566:	4689      	mov	r9, r1
	FATFS *fs = obj->fs;
 800e568:	f8d0 8000 	ldr.w	r8, [r0]
	if (clst == 0) {	/* Create a new chain */
 800e56c:	2900      	cmp	r1, #0
 800e56e:	f040 80a7 	bne.w	800e6c0 <create_chain+0x160>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800e572:	f8d8 600c 	ldr.w	r6, [r8, #12]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800e576:	f8d8 3014 	ldr.w	r3, [r8, #20]
 800e57a:	b1c6      	cbz	r6, 800e5ae <create_chain+0x4e>
 800e57c:	429e      	cmp	r6, r3
 800e57e:	d216      	bcs.n	800e5ae <create_chain+0x4e>
			ncl++;							/* Next cluster */
 800e580:	1c74      	adds	r4, r6, #1
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800e582:	42a3      	cmp	r3, r4
 800e584:	f200 80b4 	bhi.w	800e6f0 <create_chain+0x190>
				if (ncl > scl) return 0;	/* No free cluster */
 800e588:	2e01      	cmp	r6, #1
 800e58a:	d013      	beq.n	800e5b4 <create_chain+0x54>
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800e58c:	683d      	ldr	r5, [r7, #0]
				ncl = 2;
 800e58e:	2402      	movs	r4, #2
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800e590:	696b      	ldr	r3, [r5, #20]
 800e592:	42a3      	cmp	r3, r4
 800e594:	d907      	bls.n	800e5a6 <create_chain+0x46>
		switch (fs->fs_type) {
 800e596:	782b      	ldrb	r3, [r5, #0]
 800e598:	2b02      	cmp	r3, #2
 800e59a:	f000 8083 	beq.w	800e6a4 <create_chain+0x144>
 800e59e:	2b03      	cmp	r3, #3
 800e5a0:	d042      	beq.n	800e628 <create_chain+0xc8>
 800e5a2:	2b01      	cmp	r3, #1
 800e5a4:	d00a      	beq.n	800e5bc <create_chain+0x5c>
		if (cs < 2) return 1;				/* Invalid FAT value */
 800e5a6:	2401      	movs	r4, #1
}
 800e5a8:	4620      	mov	r0, r4
 800e5aa:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800e5ae:	2b02      	cmp	r3, #2
 800e5b0:	f200 809a 	bhi.w	800e6e8 <create_chain+0x188>
				if (ncl > scl) return 0;	/* No free cluster */
 800e5b4:	2400      	movs	r4, #0
}
 800e5b6:	4620      	mov	r0, r4
 800e5b8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800e5bc:	6a29      	ldr	r1, [r5, #32]
			bc = (UINT)clst; bc += bc / 2;
 800e5be:	eb04 0b54 	add.w	fp, r4, r4, lsr #1
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800e5c2:	4628      	mov	r0, r5
 800e5c4:	eb01 215b 	add.w	r1, r1, fp, lsr #9
 800e5c8:	f7ff fd4c 	bl	800e064 <move_window>
 800e5cc:	bb38      	cbnz	r0, 800e61e <create_chain+0xbe>
			wc = fs->win[bc++ % SS(fs)];
 800e5ce:	f3cb 0308 	ubfx	r3, fp, #0, #9
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800e5d2:	6a29      	ldr	r1, [r5, #32]
			wc = fs->win[bc++ % SS(fs)];
 800e5d4:	f10b 0b01 	add.w	fp, fp, #1
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800e5d8:	4628      	mov	r0, r5
			wc = fs->win[bc++ % SS(fs)];
 800e5da:	442b      	add	r3, r5
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800e5dc:	eb01 215b 	add.w	r1, r1, fp, lsr #9
			wc = fs->win[bc++ % SS(fs)];
 800e5e0:	f893 a030 	ldrb.w	sl, [r3, #48]	@ 0x30
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800e5e4:	f7ff fd3e 	bl	800e064 <move_window>
 800e5e8:	b9c8      	cbnz	r0, 800e61e <create_chain+0xbe>
			wc |= fs->win[bc % SS(fs)] << 8;
 800e5ea:	f3cb 0b08 	ubfx	fp, fp, #0, #9
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800e5ee:	07e2      	lsls	r2, r4, #31
			wc |= fs->win[bc % SS(fs)] << 8;
 800e5f0:	44ab      	add	fp, r5
 800e5f2:	f89b 3030 	ldrb.w	r3, [fp, #48]	@ 0x30
 800e5f6:	ea4a 2303 	orr.w	r3, sl, r3, lsl #8
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800e5fa:	bf4c      	ite	mi
 800e5fc:	091b      	lsrmi	r3, r3, #4
 800e5fe:	f3c3 030b 	ubfxpl	r3, r3, #0, #12
			if (cs == 0) break;				/* Found a free cluster */
 800e602:	b313      	cbz	r3, 800e64a <create_chain+0xea>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800e604:	2b01      	cmp	r3, #1
 800e606:	d0ce      	beq.n	800e5a6 <create_chain+0x46>
			if (ncl == scl) return 0;		/* No free cluster */
 800e608:	42a6      	cmp	r6, r4
 800e60a:	d0d3      	beq.n	800e5b4 <create_chain+0x54>
			ncl++;							/* Next cluster */
 800e60c:	3401      	adds	r4, #1
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800e60e:	f8d8 3014 	ldr.w	r3, [r8, #20]
 800e612:	429c      	cmp	r4, r3
 800e614:	d2b8      	bcs.n	800e588 <create_chain+0x28>
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800e616:	683d      	ldr	r5, [r7, #0]
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800e618:	e7ba      	b.n	800e590 <create_chain+0x30>
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800e61a:	2801      	cmp	r0, #1
 800e61c:	d1c3      	bne.n	800e5a6 <create_chain+0x46>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800e61e:	f04f 34ff 	mov.w	r4, #4294967295
}
 800e622:	4620      	mov	r0, r4
 800e624:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800e628:	6a29      	ldr	r1, [r5, #32]
 800e62a:	4628      	mov	r0, r5
 800e62c:	eb01 11d4 	add.w	r1, r1, r4, lsr #7
 800e630:	f7ff fd18 	bl	800e064 <move_window>
 800e634:	2800      	cmp	r0, #0
 800e636:	d1f2      	bne.n	800e61e <create_chain+0xbe>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800e638:	00a3      	lsls	r3, r4, #2
 800e63a:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
	rv = rv << 8 | ptr[0];
 800e63e:	442b      	add	r3, r5
 800e640:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800e642:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
			if (cs == 0) break;				/* Found a free cluster */
 800e646:	2b00      	cmp	r3, #0
 800e648:	d1dc      	bne.n	800e604 <create_chain+0xa4>
	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800e64a:	f8d8 3014 	ldr.w	r3, [r8, #20]
 800e64e:	42a3      	cmp	r3, r4
 800e650:	d9a9      	bls.n	800e5a6 <create_chain+0x46>
 800e652:	f04f 32ff 	mov.w	r2, #4294967295
 800e656:	4621      	mov	r1, r4
 800e658:	4640      	mov	r0, r8
 800e65a:	f7ff feab 	bl	800e3b4 <put_fat.part.0>
		if (res == FR_OK && clst != 0) {
 800e65e:	b970      	cbnz	r0, 800e67e <create_chain+0x11e>
 800e660:	f1b9 0f00 	cmp.w	r9, #0
 800e664:	d00b      	beq.n	800e67e <create_chain+0x11e>
	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800e666:	f1b9 0f01 	cmp.w	r9, #1
 800e66a:	d09c      	beq.n	800e5a6 <create_chain+0x46>
 800e66c:	f8d8 3014 	ldr.w	r3, [r8, #20]
 800e670:	4599      	cmp	r9, r3
 800e672:	d298      	bcs.n	800e5a6 <create_chain+0x46>
 800e674:	4622      	mov	r2, r4
 800e676:	4649      	mov	r1, r9
 800e678:	4640      	mov	r0, r8
 800e67a:	f7ff fe9b 	bl	800e3b4 <put_fat.part.0>
	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800e67e:	2800      	cmp	r0, #0
 800e680:	d1cb      	bne.n	800e61a <create_chain+0xba>
		fs->last_clst = ncl;
 800e682:	f8c8 400c 	str.w	r4, [r8, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800e686:	e9d8 2304 	ldrd	r2, r3, [r8, #16]
 800e68a:	3b02      	subs	r3, #2
 800e68c:	429a      	cmp	r2, r3
 800e68e:	d802      	bhi.n	800e696 <create_chain+0x136>
 800e690:	3a01      	subs	r2, #1
 800e692:	f8c8 2010 	str.w	r2, [r8, #16]
		fs->fsi_flag |= 1;
 800e696:	f898 3004 	ldrb.w	r3, [r8, #4]
 800e69a:	f043 0301 	orr.w	r3, r3, #1
 800e69e:	f888 3004 	strb.w	r3, [r8, #4]
 800e6a2:	e781      	b.n	800e5a8 <create_chain+0x48>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800e6a4:	6a29      	ldr	r1, [r5, #32]
 800e6a6:	4628      	mov	r0, r5
 800e6a8:	eb01 2114 	add.w	r1, r1, r4, lsr #8
 800e6ac:	f7ff fcda 	bl	800e064 <move_window>
 800e6b0:	2800      	cmp	r0, #0
 800e6b2:	d1b4      	bne.n	800e61e <create_chain+0xbe>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800e6b4:	0063      	lsls	r3, r4, #1
 800e6b6:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800e6ba:	442b      	add	r3, r5
 800e6bc:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
			break;
 800e6be:	e7a0      	b.n	800e602 <create_chain+0xa2>
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800e6c0:	4640      	mov	r0, r8
 800e6c2:	f7ff fef7 	bl	800e4b4 <get_fat.isra.0>
		if (cs < 2) return 1;				/* Invalid FAT value */
 800e6c6:	2801      	cmp	r0, #1
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800e6c8:	4604      	mov	r4, r0
		if (cs < 2) return 1;				/* Invalid FAT value */
 800e6ca:	f67f af6c 	bls.w	800e5a6 <create_chain+0x46>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800e6ce:	1c41      	adds	r1, r0, #1
 800e6d0:	d0a5      	beq.n	800e61e <create_chain+0xbe>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800e6d2:	f8d8 3014 	ldr.w	r3, [r8, #20]
 800e6d6:	4283      	cmp	r3, r0
 800e6d8:	f63f af66 	bhi.w	800e5a8 <create_chain+0x48>
			ncl++;							/* Next cluster */
 800e6dc:	f109 0401 	add.w	r4, r9, #1
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800e6e0:	42a3      	cmp	r3, r4
 800e6e2:	d807      	bhi.n	800e6f4 <create_chain+0x194>
 800e6e4:	464e      	mov	r6, r9
 800e6e6:	e74f      	b.n	800e588 <create_chain+0x28>
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800e6e8:	683d      	ldr	r5, [r7, #0]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800e6ea:	2601      	movs	r6, #1
			ncl++;							/* Next cluster */
 800e6ec:	2402      	movs	r4, #2
 800e6ee:	e74f      	b.n	800e590 <create_chain+0x30>
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800e6f0:	4645      	mov	r5, r8
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800e6f2:	e74d      	b.n	800e590 <create_chain+0x30>
 800e6f4:	2c01      	cmp	r4, #1
 800e6f6:	683d      	ldr	r5, [r7, #0]
 800e6f8:	f67f af55 	bls.w	800e5a6 <create_chain+0x46>
 800e6fc:	464e      	mov	r6, r9
 800e6fe:	e747      	b.n	800e590 <create_chain+0x30>

0800e700 <dir_sdi.constprop.0>:
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
 800e700:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	dp->dptr = ofs;				/* Set current offset */
 800e704:	2300      	movs	r3, #0
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800e706:	6884      	ldr	r4, [r0, #8]
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
 800e708:	4606      	mov	r6, r0
	FATFS *fs = dp->obj.fs;
 800e70a:	6807      	ldr	r7, [r0, #0]
	dp->dptr = ofs;				/* Set current offset */
 800e70c:	6143      	str	r3, [r0, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800e70e:	b98c      	cbnz	r4, 800e734 <dir_sdi.constprop.0+0x34>
 800e710:	783b      	ldrb	r3, [r7, #0]
 800e712:	2b02      	cmp	r3, #2
 800e714:	d80a      	bhi.n	800e72c <dir_sdi.constprop.0+0x2c>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800e716:	893b      	ldrh	r3, [r7, #8]
 800e718:	b18b      	cbz	r3, 800e73e <dir_sdi.constprop.0+0x3e>
		dp->sect = fs->dirbase;
 800e71a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	dp->clust = clst;					/* Current cluster# */
 800e71c:	e9c6 4306 	strd	r4, r3, [r6, #24]
	if (!dp->sect) return FR_INT_ERR;
 800e720:	b16b      	cbz	r3, 800e73e <dir_sdi.constprop.0+0x3e>
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800e722:	3730      	adds	r7, #48	@ 0x30
	return FR_OK;
 800e724:	2000      	movs	r0, #0
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800e726:	6237      	str	r7, [r6, #32]
}
 800e728:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		clst = fs->dirbase;
 800e72c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800e72e:	2b00      	cmp	r3, #0
 800e730:	d0f1      	beq.n	800e716 <dir_sdi.constprop.0+0x16>
 800e732:	461c      	mov	r4, r3
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800e734:	897b      	ldrh	r3, [r7, #10]
		while (ofs >= csz) {				/* Follow cluster chain */
 800e736:	2b00      	cmp	r3, #0
 800e738:	d15c      	bne.n	800e7f4 <dir_sdi.constprop.0+0xf4>
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800e73a:	2c01      	cmp	r4, #1
 800e73c:	d102      	bne.n	800e744 <dir_sdi.constprop.0+0x44>
		return FR_INT_ERR;
 800e73e:	2002      	movs	r0, #2
}
 800e740:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e744:	463d      	mov	r5, r7
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800e746:	696b      	ldr	r3, [r5, #20]
 800e748:	42a3      	cmp	r3, r4
 800e74a:	d9f8      	bls.n	800e73e <dir_sdi.constprop.0+0x3e>
		switch (fs->fs_type) {
 800e74c:	782b      	ldrb	r3, [r5, #0]
 800e74e:	2b02      	cmp	r3, #2
 800e750:	d025      	beq.n	800e79e <dir_sdi.constprop.0+0x9e>
 800e752:	2b03      	cmp	r3, #3
 800e754:	d00d      	beq.n	800e772 <dir_sdi.constprop.0+0x72>
 800e756:	2b01      	cmp	r3, #1
 800e758:	d1f1      	bne.n	800e73e <dir_sdi.constprop.0+0x3e>
			bc = (UINT)clst; bc += bc / 2;
 800e75a:	eb04 0854 	add.w	r8, r4, r4, lsr #1
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800e75e:	6a29      	ldr	r1, [r5, #32]
 800e760:	4628      	mov	r0, r5
 800e762:	eb01 2158 	add.w	r1, r1, r8, lsr #9
 800e766:	f7ff fc7d 	bl	800e064 <move_window>
 800e76a:	b330      	cbz	r0, 800e7ba <dir_sdi.constprop.0+0xba>
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800e76c:	2001      	movs	r0, #1
}
 800e76e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800e772:	6a29      	ldr	r1, [r5, #32]
 800e774:	4628      	mov	r0, r5
 800e776:	eb01 11d4 	add.w	r1, r1, r4, lsr #7
 800e77a:	f7ff fc73 	bl	800e064 <move_window>
 800e77e:	2800      	cmp	r0, #0
 800e780:	d1f4      	bne.n	800e76c <dir_sdi.constprop.0+0x6c>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800e782:	00a3      	lsls	r3, r4, #2
 800e784:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
	rv = rv << 8 | ptr[0];
 800e788:	442b      	add	r3, r5
 800e78a:	6b1c      	ldr	r4, [r3, #48]	@ 0x30
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800e78c:	f024 4470 	bic.w	r4, r4, #4026531840	@ 0xf0000000
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800e790:	2c01      	cmp	r4, #1
 800e792:	d9d4      	bls.n	800e73e <dir_sdi.constprop.0+0x3e>
 800e794:	697b      	ldr	r3, [r7, #20]
 800e796:	429c      	cmp	r4, r3
 800e798:	d2d1      	bcs.n	800e73e <dir_sdi.constprop.0+0x3e>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800e79a:	6835      	ldr	r5, [r6, #0]
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800e79c:	e7d3      	b.n	800e746 <dir_sdi.constprop.0+0x46>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800e79e:	6a29      	ldr	r1, [r5, #32]
 800e7a0:	4628      	mov	r0, r5
 800e7a2:	eb01 2114 	add.w	r1, r1, r4, lsr #8
 800e7a6:	f7ff fc5d 	bl	800e064 <move_window>
 800e7aa:	2800      	cmp	r0, #0
 800e7ac:	d1de      	bne.n	800e76c <dir_sdi.constprop.0+0x6c>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800e7ae:	0063      	lsls	r3, r4, #1
 800e7b0:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800e7b4:	442b      	add	r3, r5
 800e7b6:	8e1c      	ldrh	r4, [r3, #48]	@ 0x30
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800e7b8:	e7ea      	b.n	800e790 <dir_sdi.constprop.0+0x90>
			wc = fs->win[bc++ % SS(fs)];
 800e7ba:	f3c8 0308 	ubfx	r3, r8, #0, #9
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800e7be:	6a29      	ldr	r1, [r5, #32]
			wc = fs->win[bc++ % SS(fs)];
 800e7c0:	f108 0801 	add.w	r8, r8, #1
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800e7c4:	4628      	mov	r0, r5
			wc = fs->win[bc++ % SS(fs)];
 800e7c6:	442b      	add	r3, r5
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800e7c8:	eb01 2158 	add.w	r1, r1, r8, lsr #9
			wc = fs->win[bc++ % SS(fs)];
 800e7cc:	f893 9030 	ldrb.w	r9, [r3, #48]	@ 0x30
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800e7d0:	f7ff fc48 	bl	800e064 <move_window>
 800e7d4:	2800      	cmp	r0, #0
 800e7d6:	d1c9      	bne.n	800e76c <dir_sdi.constprop.0+0x6c>
			wc |= fs->win[bc % SS(fs)] << 8;
 800e7d8:	f3c8 0808 	ubfx	r8, r8, #0, #9
 800e7dc:	44a8      	add	r8, r5
 800e7de:	f898 3030 	ldrb.w	r3, [r8, #48]	@ 0x30
 800e7e2:	ea49 2903 	orr.w	r9, r9, r3, lsl #8
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800e7e6:	07e3      	lsls	r3, r4, #31
 800e7e8:	bf4c      	ite	mi
 800e7ea:	ea4f 1419 	movmi.w	r4, r9, lsr #4
 800e7ee:	f3c9 040b 	ubfxpl	r4, r9, #0, #12
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800e7f2:	e7cd      	b.n	800e790 <dir_sdi.constprop.0+0x90>
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800e7f4:	697a      	ldr	r2, [r7, #20]
	clst -= 2;
 800e7f6:	1ea1      	subs	r1, r4, #2
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800e7f8:	3a02      	subs	r2, #2
 800e7fa:	4291      	cmp	r1, r2
 800e7fc:	d203      	bcs.n	800e806 <dir_sdi.constprop.0+0x106>
	return clst * fs->csize + fs->database;
 800e7fe:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e800:	fb01 2303 	mla	r3, r1, r3, r2
 800e804:	e78a      	b.n	800e71c <dir_sdi.constprop.0+0x1c>
		dp->sect = fs->dirbase;
 800e806:	2300      	movs	r3, #0
 800e808:	e9c6 4306 	strd	r4, r3, [r6, #24]
	if (!dp->sect) return FR_INT_ERR;
 800e80c:	e797      	b.n	800e73e <dir_sdi.constprop.0+0x3e>
 800e80e:	bf00      	nop

0800e810 <follow_path>:
{
 800e810:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800e814:	780a      	ldrb	r2, [r1, #0]
{
 800e816:	b085      	sub	sp, #20
 800e818:	468b      	mov	fp, r1
 800e81a:	4604      	mov	r4, r0
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800e81c:	2a2f      	cmp	r2, #47	@ 0x2f
	FATFS *fs = obj->fs;
 800e81e:	6805      	ldr	r5, [r0, #0]
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800e820:	d001      	beq.n	800e826 <follow_path+0x16>
 800e822:	2a5c      	cmp	r2, #92	@ 0x5c
 800e824:	d105      	bne.n	800e832 <follow_path+0x22>
 800e826:	f81b 3f01 	ldrb.w	r3, [fp, #1]!
 800e82a:	2b2f      	cmp	r3, #47	@ 0x2f
 800e82c:	d0fb      	beq.n	800e826 <follow_path+0x16>
 800e82e:	2b5c      	cmp	r3, #92	@ 0x5c
 800e830:	d0f9      	beq.n	800e826 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800e832:	2200      	movs	r2, #0
 800e834:	60a2      	str	r2, [r4, #8]
	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800e836:	f89b 2000 	ldrb.w	r2, [fp]
 800e83a:	2a1f      	cmp	r2, #31
 800e83c:	f240 816b 	bls.w	800eb16 <follow_path+0x306>
 800e840:	465b      	mov	r3, fp
	p = *path; sfn = dp->fn;
 800e842:	f104 0724 	add.w	r7, r4, #36	@ 0x24
 800e846:	46ab      	mov	fp, r5
		*d++ = (BYTE)val;
 800e848:	f04f 3a20 	mov.w	sl, #538976288	@ 0x20202020
 800e84c:	463e      	mov	r6, r7
 800e84e:	461d      	mov	r5, r3
 800e850:	2320      	movs	r3, #32
 800e852:	f242 0220 	movw	r2, #8224	@ 0x2020
 800e856:	f8c4 a024 	str.w	sl, [r4, #36]	@ 0x24
 800e85a:	f8c4 a028 	str.w	sl, [r4, #40]	@ 0x28
 800e85e:	85a2      	strh	r2, [r4, #44]	@ 0x2c
 800e860:	f884 302e 	strb.w	r3, [r4, #46]	@ 0x2e
		c = (BYTE)p[si++];
 800e864:	782b      	ldrb	r3, [r5, #0]
		if (c <= ' ') break; 			/* Break if end of the path name */
 800e866:	2b20      	cmp	r3, #32
 800e868:	d95f      	bls.n	800e92a <follow_path+0x11a>
 800e86a:	46ae      	mov	lr, r5
	si = i = 0; ni = 8;
 800e86c:	2700      	movs	r7, #0
 800e86e:	f04f 0c08 	mov.w	ip, #8
		c = (BYTE)p[si++];
 800e872:	2001      	movs	r0, #1
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 800e874:	2b2f      	cmp	r3, #47	@ 0x2f
 800e876:	d066      	beq.n	800e946 <follow_path+0x136>
 800e878:	2b5c      	cmp	r3, #92	@ 0x5c
 800e87a:	d064      	beq.n	800e946 <follow_path+0x136>
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 800e87c:	2b2e      	cmp	r3, #46	@ 0x2e
 800e87e:	d001      	beq.n	800e884 <follow_path+0x74>
 800e880:	4567      	cmp	r7, ip
 800e882:	d345      	bcc.n	800e910 <follow_path+0x100>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 800e884:	f1bc 0f0b 	cmp.w	ip, #11
 800e888:	d04f      	beq.n	800e92a <follow_path+0x11a>
 800e88a:	2b2e      	cmp	r3, #46	@ 0x2e
 800e88c:	d14d      	bne.n	800e92a <follow_path+0x11a>
			i = 8; ni = 11;				/* Goto extension */
 800e88e:	2708      	movs	r7, #8
 800e890:	f04f 0c0b 	mov.w	ip, #11
		c = (BYTE)p[si++];
 800e894:	f81e 3f01 	ldrb.w	r3, [lr, #1]!
 800e898:	3001      	adds	r0, #1
		if (c <= ' ') break; 			/* Break if end of the path name */
 800e89a:	2b20      	cmp	r3, #32
 800e89c:	d8ea      	bhi.n	800e874 <follow_path+0x64>
	*path = p + si;						/* Return pointer to the next segment */
 800e89e:	4405      	add	r5, r0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800e8a0:	f894 2024 	ldrb.w	r2, [r4, #36]	@ 0x24
 800e8a4:	2ae5      	cmp	r2, #229	@ 0xe5
 800e8a6:	d102      	bne.n	800e8ae <follow_path+0x9e>
 800e8a8:	2205      	movs	r2, #5
 800e8aa:	f884 2024 	strb.w	r2, [r4, #36]	@ 0x24
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800e8ae:	2b20      	cmp	r3, #32
	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800e8b0:	4620      	mov	r0, r4
	FATFS *fs = dp->obj.fs;
 800e8b2:	f8d4 8000 	ldr.w	r8, [r4]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800e8b6:	bf8c      	ite	hi
 800e8b8:	2300      	movhi	r3, #0
 800e8ba:	2301      	movls	r3, #1
 800e8bc:	009b      	lsls	r3, r3, #2
 800e8be:	f884 302f 	strb.w	r3, [r4, #47]	@ 0x2f
	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800e8c2:	f7ff ff1d 	bl	800e700 <dir_sdi.constprop.0>
	if (res != FR_OK) return res;
 800e8c6:	4602      	mov	r2, r0
 800e8c8:	2800      	cmp	r0, #0
 800e8ca:	f040 80cc 	bne.w	800ea66 <follow_path+0x256>
		res = move_window(fs, dp->sect);
 800e8ce:	69e7      	ldr	r7, [r4, #28]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800e8d0:	f108 0930 	add.w	r9, r8, #48	@ 0x30
 800e8d4:	e9cd b600 	strd	fp, r6, [sp]
 800e8d8:	46ab      	mov	fp, r5
	if (sector != fs->winsect) {	/* Window offset changed? */
 800e8da:	f8d8 602c 	ldr.w	r6, [r8, #44]	@ 0x2c
 800e8de:	42b7      	cmp	r7, r6
 800e8e0:	d046      	beq.n	800e970 <follow_path+0x160>
	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800e8e2:	f898 3003 	ldrb.w	r3, [r8, #3]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800e8e6:	f898 0001 	ldrb.w	r0, [r8, #1]
	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800e8ea:	2b00      	cmp	r3, #0
 800e8ec:	f040 80c1 	bne.w	800ea72 <follow_path+0x262>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800e8f0:	2301      	movs	r3, #1
 800e8f2:	463a      	mov	r2, r7
 800e8f4:	4649      	mov	r1, r9
 800e8f6:	f7ff fa99 	bl	800de2c <disk_read>
 800e8fa:	2800      	cmp	r0, #0
 800e8fc:	d036      	beq.n	800e96c <follow_path+0x15c>
				res = FR_DISK_ERR;
 800e8fe:	2201      	movs	r2, #1
			fs->winsect = sector;
 800e900:	f04f 33ff 	mov.w	r3, #4294967295
}
 800e904:	4610      	mov	r0, r2
			fs->winsect = sector;
 800e906:	f8c8 302c 	str.w	r3, [r8, #44]	@ 0x2c
}
 800e90a:	b005      	add	sp, #20
 800e90c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		if (c >= 0x80) {				/* Extended character? */
 800e910:	061a      	lsls	r2, r3, #24
 800e912:	d502      	bpl.n	800e91a <follow_path+0x10a>
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800e914:	3b80      	subs	r3, #128	@ 0x80
 800e916:	4a89      	ldr	r2, [pc, #548]	@ (800eb3c <follow_path+0x32c>)
 800e918:	5cd3      	ldrb	r3, [r2, r3]
	while (*str && *str != chr) str++;
 800e91a:	2222      	movs	r2, #34	@ 0x22
 800e91c:	4988      	ldr	r1, [pc, #544]	@ (800eb40 <follow_path+0x330>)
 800e91e:	e002      	b.n	800e926 <follow_path+0x116>
 800e920:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800e924:	b132      	cbz	r2, 800e934 <follow_path+0x124>
 800e926:	4293      	cmp	r3, r2
 800e928:	d1fa      	bne.n	800e920 <follow_path+0x110>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 800e92a:	2206      	movs	r2, #6
}
 800e92c:	4610      	mov	r0, r2
 800e92e:	b005      	add	sp, #20
 800e930:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			if (IsLower(c)) c -= 0x20;	/* To upper */
 800e934:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800e938:	2a19      	cmp	r2, #25
 800e93a:	d801      	bhi.n	800e940 <follow_path+0x130>
 800e93c:	3b20      	subs	r3, #32
 800e93e:	b2db      	uxtb	r3, r3
			sfn[i++] = c;
 800e940:	55f3      	strb	r3, [r6, r7]
 800e942:	3701      	adds	r7, #1
 800e944:	e7a6      	b.n	800e894 <follow_path+0x84>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800e946:	5c2a      	ldrb	r2, [r5, r0]
 800e948:	1829      	adds	r1, r5, r0
 800e94a:	2a2f      	cmp	r2, #47	@ 0x2f
 800e94c:	d002      	beq.n	800e954 <follow_path+0x144>
 800e94e:	2a5c      	cmp	r2, #92	@ 0x5c
 800e950:	f040 80ec 	bne.w	800eb2c <follow_path+0x31c>
 800e954:	1c42      	adds	r2, r0, #1
 800e956:	442a      	add	r2, r5
 800e958:	4615      	mov	r5, r2
 800e95a:	f812 1b01 	ldrb.w	r1, [r2], #1
 800e95e:	292f      	cmp	r1, #47	@ 0x2f
 800e960:	d0fa      	beq.n	800e958 <follow_path+0x148>
 800e962:	295c      	cmp	r1, #92	@ 0x5c
 800e964:	d0f8      	beq.n	800e958 <follow_path+0x148>
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800e966:	2f00      	cmp	r7, #0
 800e968:	d19a      	bne.n	800e8a0 <follow_path+0x90>
 800e96a:	e7de      	b.n	800e92a <follow_path+0x11a>
			fs->winsect = sector;
 800e96c:	f8c8 702c 	str.w	r7, [r8, #44]	@ 0x2c
		c = dp->dir[DIR_Name];
 800e970:	6a23      	ldr	r3, [r4, #32]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800e972:	781a      	ldrb	r2, [r3, #0]
 800e974:	2a00      	cmp	r2, #0
 800e976:	d075      	beq.n	800ea64 <follow_path+0x254>
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 800e978:	7ad9      	ldrb	r1, [r3, #11]
 800e97a:	f001 023f 	and.w	r2, r1, #63	@ 0x3f
 800e97e:	71a2      	strb	r2, [r4, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800e980:	7ada      	ldrb	r2, [r3, #11]
 800e982:	f012 0208 	ands.w	r2, r2, #8
 800e986:	d01b      	beq.n	800e9c0 <follow_path+0x1b0>
	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800e988:	6966      	ldr	r6, [r4, #20]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800e98a:	69e7      	ldr	r7, [r4, #28]
	FATFS *fs = dp->obj.fs;
 800e98c:	6825      	ldr	r5, [r4, #0]
	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800e98e:	3620      	adds	r6, #32
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800e990:	2f00      	cmp	r7, #0
 800e992:	d067      	beq.n	800ea64 <follow_path+0x254>
 800e994:	f5b6 1f00 	cmp.w	r6, #2097152	@ 0x200000
 800e998:	d264      	bcs.n	800ea64 <follow_path+0x254>
	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800e99a:	f3c6 0308 	ubfx	r3, r6, #0, #9
 800e99e:	b953      	cbnz	r3, 800e9b6 <follow_path+0x1a6>
		dp->sect++;				/* Next sector */
 800e9a0:	3701      	adds	r7, #1
		if (!dp->clust) {		/* Static table */
 800e9a2:	69a1      	ldr	r1, [r4, #24]
		dp->sect++;				/* Next sector */
 800e9a4:	61e7      	str	r7, [r4, #28]
		if (!dp->clust) {		/* Static table */
 800e9a6:	2900      	cmp	r1, #0
 800e9a8:	f040 8087 	bne.w	800eaba <follow_path+0x2aa>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800e9ac:	892a      	ldrh	r2, [r5, #8]
 800e9ae:	ebb2 1f56 	cmp.w	r2, r6, lsr #5
 800e9b2:	f240 809f 	bls.w	800eaf4 <follow_path+0x2e4>
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800e9b6:	3530      	adds	r5, #48	@ 0x30
	dp->dptr = ofs;						/* Current entry */
 800e9b8:	6166      	str	r6, [r4, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800e9ba:	441d      	add	r5, r3
 800e9bc:	6225      	str	r5, [r4, #32]
	} while (res == FR_OK);
 800e9be:	e78c      	b.n	800e8da <follow_path+0xca>
	} while (--cnt && r == 0);
 800e9c0:	f894 5024 	ldrb.w	r5, [r4, #36]	@ 0x24
 800e9c4:	7818      	ldrb	r0, [r3, #0]
 800e9c6:	4285      	cmp	r5, r0
 800e9c8:	d1de      	bne.n	800e988 <follow_path+0x178>
 800e9ca:	785d      	ldrb	r5, [r3, #1]
 800e9cc:	f894 0025 	ldrb.w	r0, [r4, #37]	@ 0x25
 800e9d0:	4285      	cmp	r5, r0
 800e9d2:	d1d9      	bne.n	800e988 <follow_path+0x178>
 800e9d4:	f894 5026 	ldrb.w	r5, [r4, #38]	@ 0x26
 800e9d8:	7898      	ldrb	r0, [r3, #2]
 800e9da:	4285      	cmp	r5, r0
 800e9dc:	d1d4      	bne.n	800e988 <follow_path+0x178>
 800e9de:	f894 5027 	ldrb.w	r5, [r4, #39]	@ 0x27
 800e9e2:	78d8      	ldrb	r0, [r3, #3]
 800e9e4:	4285      	cmp	r5, r0
 800e9e6:	d1cf      	bne.n	800e988 <follow_path+0x178>
 800e9e8:	791d      	ldrb	r5, [r3, #4]
 800e9ea:	f894 0028 	ldrb.w	r0, [r4, #40]	@ 0x28
 800e9ee:	4285      	cmp	r5, r0
 800e9f0:	d1ca      	bne.n	800e988 <follow_path+0x178>
 800e9f2:	795d      	ldrb	r5, [r3, #5]
 800e9f4:	f894 0029 	ldrb.w	r0, [r4, #41]	@ 0x29
 800e9f8:	4285      	cmp	r5, r0
 800e9fa:	d1c5      	bne.n	800e988 <follow_path+0x178>
 800e9fc:	799d      	ldrb	r5, [r3, #6]
 800e9fe:	f894 002a 	ldrb.w	r0, [r4, #42]	@ 0x2a
 800ea02:	4285      	cmp	r5, r0
 800ea04:	d1c0      	bne.n	800e988 <follow_path+0x178>
 800ea06:	79dd      	ldrb	r5, [r3, #7]
 800ea08:	f894 002b 	ldrb.w	r0, [r4, #43]	@ 0x2b
 800ea0c:	4285      	cmp	r5, r0
 800ea0e:	d1bb      	bne.n	800e988 <follow_path+0x178>
 800ea10:	7a1d      	ldrb	r5, [r3, #8]
 800ea12:	f894 002c 	ldrb.w	r0, [r4, #44]	@ 0x2c
 800ea16:	4285      	cmp	r5, r0
 800ea18:	d1b6      	bne.n	800e988 <follow_path+0x178>
 800ea1a:	7a5d      	ldrb	r5, [r3, #9]
 800ea1c:	f894 002d 	ldrb.w	r0, [r4, #45]	@ 0x2d
 800ea20:	4285      	cmp	r5, r0
 800ea22:	d1b1      	bne.n	800e988 <follow_path+0x178>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800ea24:	7a98      	ldrb	r0, [r3, #10]
 800ea26:	f894 302e 	ldrb.w	r3, [r4, #46]	@ 0x2e
 800ea2a:	4298      	cmp	r0, r3
 800ea2c:	d1ac      	bne.n	800e988 <follow_path+0x178>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800ea2e:	f894 302f 	ldrb.w	r3, [r4, #47]	@ 0x2f
 800ea32:	465d      	mov	r5, fp
 800ea34:	9e01      	ldr	r6, [sp, #4]
 800ea36:	0758      	lsls	r0, r3, #29
 800ea38:	f8dd b000 	ldr.w	fp, [sp]
 800ea3c:	f53f af76 	bmi.w	800e92c <follow_path+0x11c>
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800ea40:	06cb      	lsls	r3, r1, #27
 800ea42:	d553      	bpl.n	800eaec <follow_path+0x2dc>
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800ea44:	6962      	ldr	r2, [r4, #20]
 800ea46:	f10b 0330 	add.w	r3, fp, #48	@ 0x30
	if (fs->fs_type == FS_FAT32) {
 800ea4a:	f89b 1000 	ldrb.w	r1, [fp]
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800ea4e:	f3c2 0208 	ubfx	r2, r2, #0, #9
	if (fs->fs_type == FS_FAT32) {
 800ea52:	2903      	cmp	r1, #3
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800ea54:	4413      	add	r3, r2
	cl = ld_word(dir + DIR_FstClusLO);
 800ea56:	8b5a      	ldrh	r2, [r3, #26]
	if (fs->fs_type == FS_FAT32) {
 800ea58:	d102      	bne.n	800ea60 <follow_path+0x250>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800ea5a:	8a9b      	ldrh	r3, [r3, #20]
 800ea5c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800ea60:	60a2      	str	r2, [r4, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800ea62:	e6f5      	b.n	800e850 <follow_path+0x40>
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800ea64:	2204      	movs	r2, #4
				if (res == FR_NO_FILE) {	/* Object is not found */
 800ea66:	2a04      	cmp	r2, #4
			ns = dp->fn[NSFLAG];
 800ea68:	f894 302f 	ldrb.w	r3, [r4, #47]	@ 0x2f
				if (res == FR_NO_FILE) {	/* Object is not found */
 800ea6c:	f47f af5e 	bne.w	800e92c <follow_path+0x11c>
 800ea70:	e03a      	b.n	800eae8 <follow_path+0x2d8>
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800ea72:	2301      	movs	r3, #1
 800ea74:	4632      	mov	r2, r6
 800ea76:	4649      	mov	r1, r9
 800ea78:	f7ff f9e6 	bl	800de48 <disk_write>
 800ea7c:	bbc0      	cbnz	r0, 800eaf0 <follow_path+0x2e0>
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800ea7e:	f8d8 2020 	ldr.w	r2, [r8, #32]
 800ea82:	f8d8 3018 	ldr.w	r3, [r8, #24]
 800ea86:	1ab2      	subs	r2, r6, r2
			fs->wflag = 0;
 800ea88:	f888 0003 	strb.w	r0, [r8, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800ea8c:	429a      	cmp	r2, r3
 800ea8e:	d211      	bcs.n	800eab4 <follow_path+0x2a4>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800ea90:	f898 5002 	ldrb.w	r5, [r8, #2]
 800ea94:	2d01      	cmp	r5, #1
 800ea96:	d802      	bhi.n	800ea9e <follow_path+0x28e>
 800ea98:	e00c      	b.n	800eab4 <follow_path+0x2a4>
					wsect += fs->fsize;
 800ea9a:	f8d8 3018 	ldr.w	r3, [r8, #24]
 800ea9e:	441e      	add	r6, r3
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800eaa0:	3d01      	subs	r5, #1
					disk_write(fs->drv, fs->win, wsect, 1);
 800eaa2:	2301      	movs	r3, #1
 800eaa4:	4649      	mov	r1, r9
 800eaa6:	4632      	mov	r2, r6
 800eaa8:	f898 0001 	ldrb.w	r0, [r8, #1]
 800eaac:	f7ff f9cc 	bl	800de48 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800eab0:	2d01      	cmp	r5, #1
 800eab2:	d1f2      	bne.n	800ea9a <follow_path+0x28a>
 800eab4:	f898 0001 	ldrb.w	r0, [r8, #1]
 800eab8:	e71a      	b.n	800e8f0 <follow_path+0xe0>
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800eaba:	896a      	ldrh	r2, [r5, #10]
 800eabc:	3a01      	subs	r2, #1
 800eabe:	ea12 2256 	ands.w	r2, r2, r6, lsr #9
 800eac2:	f47f af78 	bne.w	800e9b6 <follow_path+0x1a6>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800eac6:	4628      	mov	r0, r5
 800eac8:	e9cd 3202 	strd	r3, r2, [sp, #8]
 800eacc:	f7ff fcf2 	bl	800e4b4 <get_fat.isra.0>
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800ead0:	2801      	cmp	r0, #1
 800ead2:	d91e      	bls.n	800eb12 <follow_path+0x302>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800ead4:	1c47      	adds	r7, r0, #1
 800ead6:	d00b      	beq.n	800eaf0 <follow_path+0x2e0>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800ead8:	6969      	ldr	r1, [r5, #20]
 800eada:	9b02      	ldr	r3, [sp, #8]
 800eadc:	4288      	cmp	r0, r1
 800eade:	d30d      	bcc.n	800eafc <follow_path+0x2ec>
			ns = dp->fn[NSFLAG];
 800eae0:	9a03      	ldr	r2, [sp, #12]
 800eae2:	f894 302f 	ldrb.w	r3, [r4, #47]	@ 0x2f
						dp->sect = 0; return FR_NO_FILE;
 800eae6:	61e2      	str	r2, [r4, #28]
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800eae8:	075a      	lsls	r2, r3, #29
 800eaea:	d424      	bmi.n	800eb36 <follow_path+0x326>
 800eaec:	2205      	movs	r2, #5
 800eaee:	e71d      	b.n	800e92c <follow_path+0x11c>
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800eaf0:	2201      	movs	r2, #1
 800eaf2:	e7b8      	b.n	800ea66 <follow_path+0x256>
			ns = dp->fn[NSFLAG];
 800eaf4:	f894 302f 	ldrb.w	r3, [r4, #47]	@ 0x2f
				dp->sect = 0; return FR_NO_FILE;
 800eaf8:	61e1      	str	r1, [r4, #28]
			if (res != FR_OK) {				/* Failed to find the object */
 800eafa:	e7f5      	b.n	800eae8 <follow_path+0x2d8>
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800eafc:	3902      	subs	r1, #2
				dp->clust = clst;		/* Initialize data for new cluster */
 800eafe:	61a0      	str	r0, [r4, #24]
	clst -= 2;
 800eb00:	3802      	subs	r0, #2
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800eb02:	4288      	cmp	r0, r1
 800eb04:	d210      	bcs.n	800eb28 <follow_path+0x318>
	return clst * fs->csize + fs->database;
 800eb06:	896a      	ldrh	r2, [r5, #10]
 800eb08:	6aaf      	ldr	r7, [r5, #40]	@ 0x28
 800eb0a:	fb00 7702 	mla	r7, r0, r2, r7
				dp->sect = clust2sect(fs, clst);
 800eb0e:	61e7      	str	r7, [r4, #28]
 800eb10:	e751      	b.n	800e9b6 <follow_path+0x1a6>
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800eb12:	2202      	movs	r2, #2
 800eb14:	e7a7      	b.n	800ea66 <follow_path+0x256>
		dp->fn[NSFLAG] = NS_NONAME;
 800eb16:	2380      	movs	r3, #128	@ 0x80
		res = dir_sdi(dp, 0);
 800eb18:	4620      	mov	r0, r4
		dp->fn[NSFLAG] = NS_NONAME;
 800eb1a:	f884 302f 	strb.w	r3, [r4, #47]	@ 0x2f
}
 800eb1e:	b005      	add	sp, #20
 800eb20:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		res = dir_sdi(dp, 0);
 800eb24:	f7ff bdec 	b.w	800e700 <dir_sdi.constprop.0>
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800eb28:	461f      	mov	r7, r3
 800eb2a:	e7f0      	b.n	800eb0e <follow_path+0x2fe>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800eb2c:	460d      	mov	r5, r1
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800eb2e:	2f00      	cmp	r7, #0
 800eb30:	f47f aeb6 	bne.w	800e8a0 <follow_path+0x90>
 800eb34:	e6f9      	b.n	800e92a <follow_path+0x11a>
			res = dir_find(dp);				/* Find an object with the segment name */
 800eb36:	2204      	movs	r2, #4
	return res;
 800eb38:	e6f8      	b.n	800e92c <follow_path+0x11c>
 800eb3a:	bf00      	nop
 800eb3c:	08010754 	.word	0x08010754
 800eb40:	08010744 	.word	0x08010744

0800eb44 <remove_chain>:
	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800eb44:	2901      	cmp	r1, #1
{
 800eb46:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eb4a:	460c      	mov	r4, r1
	FATFS *fs = obj->fs;
 800eb4c:	6806      	ldr	r6, [r0, #0]
	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800eb4e:	d909      	bls.n	800eb64 <remove_chain+0x20>
 800eb50:	6973      	ldr	r3, [r6, #20]
 800eb52:	428b      	cmp	r3, r1
 800eb54:	d906      	bls.n	800eb64 <remove_chain+0x20>
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800eb56:	4605      	mov	r5, r0
 800eb58:	4611      	mov	r1, r2
 800eb5a:	b932      	cbnz	r2, 800eb6a <remove_chain+0x26>
 800eb5c:	46b1      	mov	r9, r6
			fs->wflag = 1;
 800eb5e:	2701      	movs	r7, #1
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800eb60:	429c      	cmp	r4, r3
 800eb62:	d312      	bcc.n	800eb8a <remove_chain+0x46>
	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800eb64:	2002      	movs	r0, #2
}
 800eb66:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800eb6a:	4293      	cmp	r3, r2
 800eb6c:	d9fa      	bls.n	800eb64 <remove_chain+0x20>
 800eb6e:	2a01      	cmp	r2, #1
 800eb70:	d0f8      	beq.n	800eb64 <remove_chain+0x20>
 800eb72:	f04f 32ff 	mov.w	r2, #4294967295
 800eb76:	4630      	mov	r0, r6
 800eb78:	f7ff fc1c 	bl	800e3b4 <put_fat.part.0>
		if (res != FR_OK) return res;
 800eb7c:	2800      	cmp	r0, #0
 800eb7e:	d1f2      	bne.n	800eb66 <remove_chain+0x22>
 800eb80:	f8d5 9000 	ldr.w	r9, [r5]
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800eb84:	f8d9 3014 	ldr.w	r3, [r9, #20]
 800eb88:	e7e9      	b.n	800eb5e <remove_chain+0x1a>
		switch (fs->fs_type) {
 800eb8a:	f899 3000 	ldrb.w	r3, [r9]
 800eb8e:	2b02      	cmp	r3, #2
 800eb90:	f000 8098 	beq.w	800ecc4 <remove_chain+0x180>
 800eb94:	2b03      	cmp	r3, #3
 800eb96:	d010      	beq.n	800ebba <remove_chain+0x76>
 800eb98:	2b01      	cmp	r3, #1
 800eb9a:	d1e3      	bne.n	800eb64 <remove_chain+0x20>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800eb9c:	f8d9 1020 	ldr.w	r1, [r9, #32]
			bc = (UINT)clst; bc += bc / 2;
 800eba0:	eb04 0854 	add.w	r8, r4, r4, lsr #1
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800eba4:	4648      	mov	r0, r9
 800eba6:	eb01 2158 	add.w	r1, r1, r8, lsr #9
 800ebaa:	f7ff fa5b 	bl	800e064 <move_window>
 800ebae:	2800      	cmp	r0, #0
 800ebb0:	f000 80b3 	beq.w	800ed1a <remove_chain+0x1d6>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800ebb4:	2001      	movs	r0, #1
}
 800ebb6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800ebba:	f8d9 1020 	ldr.w	r1, [r9, #32]
 800ebbe:	4648      	mov	r0, r9
 800ebc0:	eb01 11d4 	add.w	r1, r1, r4, lsr #7
 800ebc4:	f7ff fa4e 	bl	800e064 <move_window>
 800ebc8:	2800      	cmp	r0, #0
 800ebca:	d1f3      	bne.n	800ebb4 <remove_chain+0x70>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800ebcc:	00a3      	lsls	r3, r4, #2
 800ebce:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
	rv = rv << 8 | ptr[0];
 800ebd2:	444b      	add	r3, r9
 800ebd4:	f8d3 8030 	ldr.w	r8, [r3, #48]	@ 0x30
		if (nxt == 0) break;				/* Empty cluster? */
 800ebd8:	f038 4870 	bics.w	r8, r8, #4026531840	@ 0xf0000000
 800ebdc:	f000 80bb 	beq.w	800ed56 <remove_chain+0x212>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800ebe0:	f1b8 0f01 	cmp.w	r8, #1
 800ebe4:	d0be      	beq.n	800eb64 <remove_chain+0x20>
	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800ebe6:	6973      	ldr	r3, [r6, #20]
 800ebe8:	429c      	cmp	r4, r3
 800ebea:	d2bb      	bcs.n	800eb64 <remove_chain+0x20>
		switch (fs->fs_type) {
 800ebec:	f896 9000 	ldrb.w	r9, [r6]
 800ebf0:	f1b9 0f02 	cmp.w	r9, #2
 800ebf4:	d02e      	beq.n	800ec54 <remove_chain+0x110>
 800ebf6:	f1b9 0f03 	cmp.w	r9, #3
 800ebfa:	d04c      	beq.n	800ec96 <remove_chain+0x152>
 800ebfc:	f1b9 0f01 	cmp.w	r9, #1
 800ec00:	d1b0      	bne.n	800eb64 <remove_chain+0x20>
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800ec02:	6a31      	ldr	r1, [r6, #32]
			bc = (UINT)clst; bc += bc / 2;
 800ec04:	eb04 0a54 	add.w	sl, r4, r4, lsr #1
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800ec08:	4630      	mov	r0, r6
 800ec0a:	eb01 215a 	add.w	r1, r1, sl, lsr #9
 800ec0e:	f7ff fa29 	bl	800e064 <move_window>
			if (res != FR_OK) break;
 800ec12:	2800      	cmp	r0, #0
 800ec14:	d1a7      	bne.n	800eb66 <remove_chain+0x22>
			p = fs->win + bc++ % SS(fs);
 800ec16:	f10a 0b01 	add.w	fp, sl, #1
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800ec1a:	07e1      	lsls	r1, r4, #31
			p = fs->win + bc++ % SS(fs);
 800ec1c:	f3ca 0308 	ubfx	r3, sl, #0, #9
 800ec20:	f106 0a30 	add.w	sl, r6, #48	@ 0x30
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800ec24:	ea4f 225b 	mov.w	r2, fp, lsr #9
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800ec28:	d561      	bpl.n	800ecee <remove_chain+0x1aa>
 800ec2a:	f81a 1003 	ldrb.w	r1, [sl, r3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800ec2e:	4630      	mov	r0, r6
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800ec30:	f001 010f 	and.w	r1, r1, #15
 800ec34:	f80a 1003 	strb.w	r1, [sl, r3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800ec38:	6a31      	ldr	r1, [r6, #32]
			fs->wflag = 1;
 800ec3a:	f886 9003 	strb.w	r9, [r6, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800ec3e:	4411      	add	r1, r2
 800ec40:	f7ff fa10 	bl	800e064 <move_window>
			if (res != FR_OK) break;
 800ec44:	2800      	cmp	r0, #0
 800ec46:	d18e      	bne.n	800eb66 <remove_chain+0x22>
			p = fs->win + bc % SS(fs);
 800ec48:	f3cb 0b08 	ubfx	fp, fp, #0, #9
 800ec4c:	eb0a 030b 	add.w	r3, sl, fp
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800ec50:	7018      	strb	r0, [r3, #0]
			if (res != FR_OK) return res;
 800ec52:	e00c      	b.n	800ec6e <remove_chain+0x12a>
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800ec54:	6a31      	ldr	r1, [r6, #32]
 800ec56:	4630      	mov	r0, r6
 800ec58:	eb01 2114 	add.w	r1, r1, r4, lsr #8
 800ec5c:	f7ff fa02 	bl	800e064 <move_window>
			if (res != FR_OK) break;
 800ec60:	2800      	cmp	r0, #0
 800ec62:	d180      	bne.n	800eb66 <remove_chain+0x22>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800ec64:	0064      	lsls	r4, r4, #1
 800ec66:	f404 74ff 	and.w	r4, r4, #510	@ 0x1fe
	*ptr++ = (BYTE)val; val >>= 8;
 800ec6a:	4434      	add	r4, r6
 800ec6c:	8620      	strh	r0, [r4, #48]	@ 0x30
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800ec6e:	6972      	ldr	r2, [r6, #20]
 800ec70:	6933      	ldr	r3, [r6, #16]
 800ec72:	1e91      	subs	r1, r2, #2
			fs->wflag = 1;
 800ec74:	70f7      	strb	r7, [r6, #3]
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800ec76:	428b      	cmp	r3, r1
 800ec78:	d205      	bcs.n	800ec86 <remove_chain+0x142>
			fs->free_clst++;
 800ec7a:	3301      	adds	r3, #1
 800ec7c:	6133      	str	r3, [r6, #16]
			fs->fsi_flag |= 1;
 800ec7e:	7933      	ldrb	r3, [r6, #4]
 800ec80:	f043 0301 	orr.w	r3, r3, #1
 800ec84:	7133      	strb	r3, [r6, #4]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800ec86:	4542      	cmp	r2, r8
 800ec88:	d965      	bls.n	800ed56 <remove_chain+0x212>
 800ec8a:	f8d5 9000 	ldr.w	r9, [r5]
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800ec8e:	4644      	mov	r4, r8
 800ec90:	f8d9 3014 	ldr.w	r3, [r9, #20]
 800ec94:	e764      	b.n	800eb60 <remove_chain+0x1c>
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800ec96:	6a31      	ldr	r1, [r6, #32]
 800ec98:	4630      	mov	r0, r6
 800ec9a:	eb01 11d4 	add.w	r1, r1, r4, lsr #7
 800ec9e:	f7ff f9e1 	bl	800e064 <move_window>
			if (res != FR_OK) break;
 800eca2:	2800      	cmp	r0, #0
 800eca4:	f47f af5f 	bne.w	800eb66 <remove_chain+0x22>
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800eca8:	00a4      	lsls	r4, r4, #2
 800ecaa:	f106 0230 	add.w	r2, r6, #48	@ 0x30
 800ecae:	f404 74fe 	and.w	r4, r4, #508	@ 0x1fc
	rv = rv << 8 | ptr[0];
 800ecb2:	5911      	ldr	r1, [r2, r4]
	*ptr++ = (BYTE)val; val >>= 8;
 800ecb4:	5310      	strh	r0, [r2, r4]
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800ecb6:	4422      	add	r2, r4
	*ptr++ = (BYTE)val; val >>= 8;
 800ecb8:	0e0b      	lsrs	r3, r1, #24
 800ecba:	7090      	strb	r0, [r2, #2]
 800ecbc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
	*ptr++ = (BYTE)val;
 800ecc0:	70d3      	strb	r3, [r2, #3]
			if (res != FR_OK) return res;
 800ecc2:	e7d4      	b.n	800ec6e <remove_chain+0x12a>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800ecc4:	f8d9 1020 	ldr.w	r1, [r9, #32]
 800ecc8:	4648      	mov	r0, r9
 800ecca:	eb01 2114 	add.w	r1, r1, r4, lsr #8
 800ecce:	f7ff f9c9 	bl	800e064 <move_window>
 800ecd2:	2800      	cmp	r0, #0
 800ecd4:	f47f af6e 	bne.w	800ebb4 <remove_chain+0x70>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800ecd8:	0063      	lsls	r3, r4, #1
 800ecda:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800ecde:	444b      	add	r3, r9
 800ece0:	f8b3 8030 	ldrh.w	r8, [r3, #48]	@ 0x30
		if (nxt == 0) break;				/* Empty cluster? */
 800ece4:	f1b8 0f00 	cmp.w	r8, #0
 800ece8:	f47f af7a 	bne.w	800ebe0 <remove_chain+0x9c>
 800ecec:	e033      	b.n	800ed56 <remove_chain+0x212>
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800ecee:	f80a 0003 	strb.w	r0, [sl, r3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800ecf2:	4630      	mov	r0, r6
 800ecf4:	6a31      	ldr	r1, [r6, #32]
			fs->wflag = 1;
 800ecf6:	f886 9003 	strb.w	r9, [r6, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800ecfa:	4411      	add	r1, r2
 800ecfc:	f7ff f9b2 	bl	800e064 <move_window>
			if (res != FR_OK) break;
 800ed00:	2800      	cmp	r0, #0
 800ed02:	f47f af30 	bne.w	800eb66 <remove_chain+0x22>
			p = fs->win + bc % SS(fs);
 800ed06:	f3cb 0b08 	ubfx	fp, fp, #0, #9
 800ed0a:	f81a 000b 	ldrb.w	r0, [sl, fp]
 800ed0e:	eb0a 030b 	add.w	r3, sl, fp
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800ed12:	f000 00f0 	and.w	r0, r0, #240	@ 0xf0
 800ed16:	7018      	strb	r0, [r3, #0]
			if (res != FR_OK) return res;
 800ed18:	e7a9      	b.n	800ec6e <remove_chain+0x12a>
			wc = fs->win[bc++ % SS(fs)];
 800ed1a:	f3c8 0308 	ubfx	r3, r8, #0, #9
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800ed1e:	f8d9 1020 	ldr.w	r1, [r9, #32]
			wc = fs->win[bc++ % SS(fs)];
 800ed22:	f108 0801 	add.w	r8, r8, #1
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800ed26:	4648      	mov	r0, r9
			wc = fs->win[bc++ % SS(fs)];
 800ed28:	444b      	add	r3, r9
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800ed2a:	eb01 2158 	add.w	r1, r1, r8, lsr #9
			wc = fs->win[bc++ % SS(fs)];
 800ed2e:	f893 a030 	ldrb.w	sl, [r3, #48]	@ 0x30
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800ed32:	f7ff f997 	bl	800e064 <move_window>
 800ed36:	2800      	cmp	r0, #0
 800ed38:	f47f af3c 	bne.w	800ebb4 <remove_chain+0x70>
			wc |= fs->win[bc % SS(fs)] << 8;
 800ed3c:	f3c8 0808 	ubfx	r8, r8, #0, #9
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800ed40:	07e0      	lsls	r0, r4, #31
			wc |= fs->win[bc % SS(fs)] << 8;
 800ed42:	44c8      	add	r8, r9
 800ed44:	f898 3030 	ldrb.w	r3, [r8, #48]	@ 0x30
 800ed48:	ea4a 2803 	orr.w	r8, sl, r3, lsl #8
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800ed4c:	d505      	bpl.n	800ed5a <remove_chain+0x216>
		if (nxt == 0) break;				/* Empty cluster? */
 800ed4e:	ea5f 1818 	movs.w	r8, r8, lsr #4
 800ed52:	f47f af45 	bne.w	800ebe0 <remove_chain+0x9c>
	return FR_OK;
 800ed56:	2000      	movs	r0, #0
 800ed58:	e705      	b.n	800eb66 <remove_chain+0x22>
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800ed5a:	f3c8 080b 	ubfx	r8, r8, #0, #12
		if (nxt == 0) break;				/* Empty cluster? */
 800ed5e:	f1b8 0f00 	cmp.w	r8, #0
 800ed62:	f47f af3d 	bne.w	800ebe0 <remove_chain+0x9c>
 800ed66:	e7f6      	b.n	800ed56 <remove_chain+0x212>

0800ed68 <dir_register>:
{
 800ed68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ed6c:	b085      	sub	sp, #20
 800ed6e:	4604      	mov	r4, r0
	FATFS *fs = dp->obj.fs;
 800ed70:	6806      	ldr	r6, [r0, #0]
	res = dir_sdi(dp, 0);
 800ed72:	f7ff fcc5 	bl	800e700 <dir_sdi.constprop.0>
	if (res == FR_OK) {
 800ed76:	2800      	cmp	r0, #0
 800ed78:	f040 80b2 	bne.w	800eee0 <dir_register+0x178>
	if (sector != fs->winsect) {	/* Window offset changed? */
 800ed7c:	f8d6 b02c 	ldr.w	fp, [r6, #44]	@ 0x2c
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800ed80:	f106 0330 	add.w	r3, r6, #48	@ 0x30
			res = move_window(fs, dp->sect);
 800ed84:	f8d4 a01c 	ldr.w	sl, [r4, #28]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800ed88:	9300      	str	r3, [sp, #0]
 800ed8a:	465b      	mov	r3, fp
 800ed8c:	46d3      	mov	fp, sl
 800ed8e:	469a      	mov	sl, r3
	if (sector != fs->winsect) {	/* Window offset changed? */
 800ed90:	45d3      	cmp	fp, sl
 800ed92:	d014      	beq.n	800edbe <dir_register+0x56>
	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800ed94:	78f3      	ldrb	r3, [r6, #3]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800ed96:	7870      	ldrb	r0, [r6, #1]
	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800ed98:	2b00      	cmp	r3, #0
 800ed9a:	d15c      	bne.n	800ee56 <dir_register+0xee>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800ed9c:	2301      	movs	r3, #1
 800ed9e:	465a      	mov	r2, fp
 800eda0:	9900      	ldr	r1, [sp, #0]
 800eda2:	f7ff f843 	bl	800de2c <disk_read>
 800eda6:	b138      	cbz	r0, 800edb8 <dir_register+0x50>
			fs->winsect = sector;
 800eda8:	f04f 33ff 	mov.w	r3, #4294967295
 800edac:	62f3      	str	r3, [r6, #44]	@ 0x2c
				res = FR_DISK_ERR;
 800edae:	2501      	movs	r5, #1
}
 800edb0:	4628      	mov	r0, r5
 800edb2:	b005      	add	sp, #20
 800edb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			fs->winsect = sector;
 800edb8:	46da      	mov	sl, fp
 800edba:	f8c6 b02c 	str.w	fp, [r6, #44]	@ 0x2c
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800edbe:	6a23      	ldr	r3, [r4, #32]
 800edc0:	781b      	ldrb	r3, [r3, #0]
 800edc2:	2be5      	cmp	r3, #229	@ 0xe5
 800edc4:	d000      	beq.n	800edc8 <dir_register+0x60>
 800edc6:	bb2b      	cbnz	r3, 800ee14 <dir_register+0xac>
		res = move_window(fs, dp->sect);
 800edc8:	69e1      	ldr	r1, [r4, #28]
 800edca:	4630      	mov	r0, r6
 800edcc:	f7ff f94a 	bl	800e064 <move_window>
		if (res == FR_OK) {
 800edd0:	4605      	mov	r5, r0
 800edd2:	2800      	cmp	r0, #0
 800edd4:	d1ec      	bne.n	800edb0 <dir_register+0x48>
		*d++ = (BYTE)val;
 800edd6:	2220      	movs	r2, #32
 800edd8:	4601      	mov	r1, r0
 800edda:	6a20      	ldr	r0, [r4, #32]
 800eddc:	f000 fec2 	bl	800fb64 <memset>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800ede0:	6a23      	ldr	r3, [r4, #32]
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800ede2:	f104 0225 	add.w	r2, r4, #37	@ 0x25
 800ede6:	1a9a      	subs	r2, r3, r2
 800ede8:	2a02      	cmp	r2, #2
 800edea:	f240 80db 	bls.w	800efa4 <dir_register+0x23c>
			*d++ = *s++;
 800edee:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800edf0:	601a      	str	r2, [r3, #0]
 800edf2:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 800edf4:	605a      	str	r2, [r3, #4]
 800edf6:	f894 202c 	ldrb.w	r2, [r4, #44]	@ 0x2c
}
 800edfa:	4628      	mov	r0, r5
			*d++ = *s++;
 800edfc:	721a      	strb	r2, [r3, #8]
 800edfe:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 800ee02:	725a      	strb	r2, [r3, #9]
			fs->wflag = 1;
 800ee04:	2201      	movs	r2, #1
			*d++ = *s++;
 800ee06:	f894 102e 	ldrb.w	r1, [r4, #46]	@ 0x2e
 800ee0a:	7299      	strb	r1, [r3, #10]
			fs->wflag = 1;
 800ee0c:	70f2      	strb	r2, [r6, #3]
}
 800ee0e:	b005      	add	sp, #20
 800ee10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800ee14:	6965      	ldr	r5, [r4, #20]
	FATFS *fs = dp->obj.fs;
 800ee16:	6827      	ldr	r7, [r4, #0]
	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800ee18:	3520      	adds	r5, #32
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800ee1a:	f8d4 b01c 	ldr.w	fp, [r4, #28]
 800ee1e:	f5b5 1f00 	cmp.w	r5, #2097152	@ 0x200000
 800ee22:	d265      	bcs.n	800eef0 <dir_register+0x188>
 800ee24:	f1bb 0f00 	cmp.w	fp, #0
 800ee28:	d062      	beq.n	800eef0 <dir_register+0x188>
	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800ee2a:	f3c5 0908 	ubfx	r9, r5, #0, #9
 800ee2e:	f1b9 0f00 	cmp.w	r9, #0
 800ee32:	d109      	bne.n	800ee48 <dir_register+0xe0>
		dp->sect++;				/* Next sector */
 800ee34:	f10b 0b01 	add.w	fp, fp, #1
		if (!dp->clust) {		/* Static table */
 800ee38:	69a1      	ldr	r1, [r4, #24]
		dp->sect++;				/* Next sector */
 800ee3a:	f8c4 b01c 	str.w	fp, [r4, #28]
		if (!dp->clust) {		/* Static table */
 800ee3e:	bb51      	cbnz	r1, 800ee96 <dir_register+0x12e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800ee40:	893b      	ldrh	r3, [r7, #8]
 800ee42:	ebb3 1f55 	cmp.w	r3, r5, lsr #5
 800ee46:	d952      	bls.n	800eeee <dir_register+0x186>
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800ee48:	f107 0830 	add.w	r8, r7, #48	@ 0x30
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800ee4c:	eb08 0309 	add.w	r3, r8, r9
	dp->dptr = ofs;						/* Current entry */
 800ee50:	6165      	str	r5, [r4, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800ee52:	6223      	str	r3, [r4, #32]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800ee54:	e79c      	b.n	800ed90 <dir_register+0x28>
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800ee56:	2301      	movs	r3, #1
 800ee58:	4652      	mov	r2, sl
 800ee5a:	9900      	ldr	r1, [sp, #0]
 800ee5c:	f7fe fff4 	bl	800de48 <disk_write>
 800ee60:	2800      	cmp	r0, #0
 800ee62:	d1a4      	bne.n	800edae <dir_register+0x46>
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800ee64:	6a33      	ldr	r3, [r6, #32]
			fs->wflag = 0;
 800ee66:	70f0      	strb	r0, [r6, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800ee68:	ebaa 0103 	sub.w	r1, sl, r3
 800ee6c:	69b3      	ldr	r3, [r6, #24]
 800ee6e:	4299      	cmp	r1, r3
 800ee70:	d20f      	bcs.n	800ee92 <dir_register+0x12a>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800ee72:	78b5      	ldrb	r5, [r6, #2]
 800ee74:	2d01      	cmp	r5, #1
 800ee76:	d90c      	bls.n	800ee92 <dir_register+0x12a>
 800ee78:	9f00      	ldr	r7, [sp, #0]
 800ee7a:	e000      	b.n	800ee7e <dir_register+0x116>
					wsect += fs->fsize;
 800ee7c:	69b3      	ldr	r3, [r6, #24]
 800ee7e:	449a      	add	sl, r3
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800ee80:	3d01      	subs	r5, #1
					disk_write(fs->drv, fs->win, wsect, 1);
 800ee82:	2301      	movs	r3, #1
 800ee84:	4639      	mov	r1, r7
 800ee86:	4652      	mov	r2, sl
 800ee88:	7870      	ldrb	r0, [r6, #1]
 800ee8a:	f7fe ffdd 	bl	800de48 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800ee8e:	2d01      	cmp	r5, #1
 800ee90:	d1f4      	bne.n	800ee7c <dir_register+0x114>
 800ee92:	7870      	ldrb	r0, [r6, #1]
 800ee94:	e782      	b.n	800ed9c <dir_register+0x34>
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800ee96:	897b      	ldrh	r3, [r7, #10]
 800ee98:	3b01      	subs	r3, #1
 800ee9a:	ea13 2355 	ands.w	r3, r3, r5, lsr #9
 800ee9e:	d1d3      	bne.n	800ee48 <dir_register+0xe0>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800eea0:	4638      	mov	r0, r7
 800eea2:	f7ff fb07 	bl	800e4b4 <get_fat.isra.0>
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800eea6:	2801      	cmp	r0, #1
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800eea8:	4682      	mov	sl, r0
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800eeaa:	d979      	bls.n	800efa0 <dir_register+0x238>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800eeac:	f1b0 3fff 	cmp.w	r0, #4294967295
 800eeb0:	f43f af7d 	beq.w	800edae <dir_register+0x46>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800eeb4:	697b      	ldr	r3, [r7, #20]
 800eeb6:	4298      	cmp	r0, r3
 800eeb8:	d21c      	bcs.n	800eef4 <dir_register+0x18c>
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800eeba:	3b02      	subs	r3, #2
	clst -= 2;
 800eebc:	f1a0 0b02 	sub.w	fp, r0, #2
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800eec0:	f107 0830 	add.w	r8, r7, #48	@ 0x30
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800eec4:	455b      	cmp	r3, fp
				dp->clust = clst;		/* Initialize data for new cluster */
 800eec6:	f8c4 a018 	str.w	sl, [r4, #24]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800eeca:	f240 8084 	bls.w	800efd6 <dir_register+0x26e>
	return clst * fs->csize + fs->database;
 800eece:	897a      	ldrh	r2, [r7, #10]
 800eed0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eed2:	fb0b 3b02 	mla	fp, fp, r2, r3
	if (sector != fs->winsect) {	/* Window offset changed? */
 800eed6:	f8d6 a02c 	ldr.w	sl, [r6, #44]	@ 0x2c
				dp->sect = clust2sect(fs, clst);
 800eeda:	f8c4 b01c 	str.w	fp, [r4, #28]
 800eede:	e7b5      	b.n	800ee4c <dir_register+0xe4>
	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800eee0:	2804      	cmp	r0, #4
 800eee2:	4605      	mov	r5, r0
 800eee4:	d004      	beq.n	800eef0 <dir_register+0x188>
}
 800eee6:	4628      	mov	r0, r5
 800eee8:	b005      	add	sp, #20
 800eeea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				dp->sect = 0; return FR_NO_FILE;
 800eeee:	61e1      	str	r1, [r4, #28]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800eef0:	2507      	movs	r5, #7
	return res;
 800eef2:	e75d      	b.n	800edb0 <dir_register+0x48>
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800eef4:	69a1      	ldr	r1, [r4, #24]
 800eef6:	4620      	mov	r0, r4
 800eef8:	f7ff fb32 	bl	800e560 <create_chain>
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800eefc:	4682      	mov	sl, r0
 800eefe:	2800      	cmp	r0, #0
 800ef00:	d0f6      	beq.n	800eef0 <dir_register+0x188>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800ef02:	2801      	cmp	r0, #1
 800ef04:	d04c      	beq.n	800efa0 <dir_register+0x238>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800ef06:	f1b0 3fff 	cmp.w	r0, #4294967295
 800ef0a:	f43f af50 	beq.w	800edae <dir_register+0x46>
	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800ef0e:	78fb      	ldrb	r3, [r7, #3]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800ef10:	f107 0830 	add.w	r8, r7, #48	@ 0x30
	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800ef14:	2b00      	cmp	r3, #0
 800ef16:	d16a      	bne.n	800efee <dir_register+0x286>
		*d++ = (BYTE)val;
 800ef18:	2100      	movs	r1, #0
 800ef1a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800ef1e:	4640      	mov	r0, r8
	clst -= 2;
 800ef20:	f1aa 0b02 	sub.w	fp, sl, #2
		*d++ = (BYTE)val;
 800ef24:	f000 fe1e 	bl	800fb64 <memset>
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800ef28:	697b      	ldr	r3, [r7, #20]
	return clst * fs->csize + fs->database;
 800ef2a:	8979      	ldrh	r1, [r7, #10]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800ef2c:	3b02      	subs	r3, #2
 800ef2e:	459b      	cmp	fp, r3
 800ef30:	f080 8086 	bcs.w	800f040 <dir_register+0x2d8>
	return clst * fs->csize + fs->database;
 800ef34:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ef36:	fb0b 2201 	mla	r2, fp, r1, r2
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800ef3a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800ef3c:	2900      	cmp	r1, #0
 800ef3e:	d054      	beq.n	800efea <dir_register+0x282>
 800ef40:	2100      	movs	r1, #0
 800ef42:	9403      	str	r4, [sp, #12]
 800ef44:	4614      	mov	r4, r2
 800ef46:	e9cd 6501 	strd	r6, r5, [sp, #4]
 800ef4a:	460e      	mov	r6, r1
						fs->wflag = 1;
 800ef4c:	f04f 0301 	mov.w	r3, #1
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800ef50:	4622      	mov	r2, r4
 800ef52:	4641      	mov	r1, r8
 800ef54:	7878      	ldrb	r0, [r7, #1]
						fs->wflag = 1;
 800ef56:	70fb      	strb	r3, [r7, #3]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800ef58:	2301      	movs	r3, #1
 800ef5a:	f7fe ff75 	bl	800de48 <disk_write>
 800ef5e:	2800      	cmp	r0, #0
 800ef60:	f47f af25 	bne.w	800edae <dir_register+0x46>
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800ef64:	6a3b      	ldr	r3, [r7, #32]
			fs->wflag = 0;
 800ef66:	70f8      	strb	r0, [r7, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800ef68:	1ae1      	subs	r1, r4, r3
 800ef6a:	69bb      	ldr	r3, [r7, #24]
 800ef6c:	4299      	cmp	r1, r3
 800ef6e:	d20e      	bcs.n	800ef8e <dir_register+0x226>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800ef70:	78bd      	ldrb	r5, [r7, #2]
 800ef72:	2d01      	cmp	r5, #1
 800ef74:	d801      	bhi.n	800ef7a <dir_register+0x212>
 800ef76:	e00a      	b.n	800ef8e <dir_register+0x226>
					wsect += fs->fsize;
 800ef78:	69bb      	ldr	r3, [r7, #24]
 800ef7a:	441c      	add	r4, r3
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800ef7c:	3d01      	subs	r5, #1
					disk_write(fs->drv, fs->win, wsect, 1);
 800ef7e:	2301      	movs	r3, #1
 800ef80:	4641      	mov	r1, r8
 800ef82:	4622      	mov	r2, r4
 800ef84:	7878      	ldrb	r0, [r7, #1]
 800ef86:	f7fe ff5f 	bl	800de48 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800ef8a:	2d01      	cmp	r5, #1
 800ef8c:	d1f4      	bne.n	800ef78 <dir_register+0x210>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800ef8e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800ef90:	1c73      	adds	r3, r6, #1
 800ef92:	8979      	ldrh	r1, [r7, #10]
 800ef94:	1c44      	adds	r4, r0, #1
 800ef96:	428b      	cmp	r3, r1
 800ef98:	62fc      	str	r4, [r7, #44]	@ 0x2c
 800ef9a:	d21f      	bcs.n	800efdc <dir_register+0x274>
 800ef9c:	461e      	mov	r6, r3
 800ef9e:	e7d5      	b.n	800ef4c <dir_register+0x1e4>
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800efa0:	2502      	movs	r5, #2
 800efa2:	e705      	b.n	800edb0 <dir_register+0x48>
			*d++ = *s++;
 800efa4:	f894 2024 	ldrb.w	r2, [r4, #36]	@ 0x24
 800efa8:	701a      	strb	r2, [r3, #0]
 800efaa:	f894 2025 	ldrb.w	r2, [r4, #37]	@ 0x25
 800efae:	705a      	strb	r2, [r3, #1]
 800efb0:	f894 2026 	ldrb.w	r2, [r4, #38]	@ 0x26
 800efb4:	709a      	strb	r2, [r3, #2]
 800efb6:	f894 2027 	ldrb.w	r2, [r4, #39]	@ 0x27
 800efba:	70da      	strb	r2, [r3, #3]
 800efbc:	f894 2028 	ldrb.w	r2, [r4, #40]	@ 0x28
 800efc0:	711a      	strb	r2, [r3, #4]
 800efc2:	f894 2029 	ldrb.w	r2, [r4, #41]	@ 0x29
 800efc6:	715a      	strb	r2, [r3, #5]
 800efc8:	f894 202a 	ldrb.w	r2, [r4, #42]	@ 0x2a
 800efcc:	719a      	strb	r2, [r3, #6]
 800efce:	f894 202b 	ldrb.w	r2, [r4, #43]	@ 0x2b
 800efd2:	71da      	strb	r2, [r3, #7]
 800efd4:	e70f      	b.n	800edf6 <dir_register+0x8e>
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800efd6:	f04f 0b00 	mov.w	fp, #0
 800efda:	e77c      	b.n	800eed6 <dir_register+0x16e>
					fs->winsect -= n;							/* Restore window offset */
 800efdc:	4631      	mov	r1, r6
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800efde:	697b      	ldr	r3, [r7, #20]
					fs->winsect -= n;							/* Restore window offset */
 800efe0:	9d02      	ldr	r5, [sp, #8]
 800efe2:	9e01      	ldr	r6, [sp, #4]
 800efe4:	1a42      	subs	r2, r0, r1
 800efe6:	9c03      	ldr	r4, [sp, #12]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800efe8:	3b02      	subs	r3, #2
					fs->winsect -= n;							/* Restore window offset */
 800efea:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800efec:	e76a      	b.n	800eec4 <dir_register+0x15c>
		wsect = fs->winsect;	/* Current sector number */
 800efee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800eff0:	2301      	movs	r3, #1
 800eff2:	4641      	mov	r1, r8
 800eff4:	7878      	ldrb	r0, [r7, #1]
 800eff6:	9201      	str	r2, [sp, #4]
 800eff8:	f7fe ff26 	bl	800de48 <disk_write>
 800effc:	2800      	cmp	r0, #0
 800effe:	f47f aed6 	bne.w	800edae <dir_register+0x46>
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800f002:	6a3b      	ldr	r3, [r7, #32]
 800f004:	9a01      	ldr	r2, [sp, #4]
			fs->wflag = 0;
 800f006:	70f8      	strb	r0, [r7, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800f008:	1ad1      	subs	r1, r2, r3
 800f00a:	69bb      	ldr	r3, [r7, #24]
 800f00c:	4299      	cmp	r1, r3
 800f00e:	d283      	bcs.n	800ef18 <dir_register+0x1b0>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800f010:	f897 b002 	ldrb.w	fp, [r7, #2]
 800f014:	f1bb 0f01 	cmp.w	fp, #1
 800f018:	f67f af7e 	bls.w	800ef18 <dir_register+0x1b0>
 800f01c:	9401      	str	r4, [sp, #4]
 800f01e:	4614      	mov	r4, r2
 800f020:	e000      	b.n	800f024 <dir_register+0x2bc>
					wsect += fs->fsize;
 800f022:	69bb      	ldr	r3, [r7, #24]
 800f024:	441c      	add	r4, r3
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800f026:	f10b 3bff 	add.w	fp, fp, #4294967295
					disk_write(fs->drv, fs->win, wsect, 1);
 800f02a:	2301      	movs	r3, #1
 800f02c:	4641      	mov	r1, r8
 800f02e:	4622      	mov	r2, r4
 800f030:	7878      	ldrb	r0, [r7, #1]
 800f032:	f7fe ff09 	bl	800de48 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800f036:	f1bb 0f01 	cmp.w	fp, #1
 800f03a:	d1f2      	bne.n	800f022 <dir_register+0x2ba>
 800f03c:	9c01      	ldr	r4, [sp, #4]
 800f03e:	e76b      	b.n	800ef18 <dir_register+0x1b0>
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800f040:	2200      	movs	r2, #0
 800f042:	e77a      	b.n	800ef3a <dir_register+0x1d2>

0800f044 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800f044:	b510      	push	{r4, lr}
 800f046:	b082      	sub	sp, #8
 800f048:	e9cd 1000 	strd	r1, r0, [sp]
	if (*path) {	/* If the pointer is not a null */
 800f04c:	b1a1      	cbz	r1, 800f078 <f_mount+0x34>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800f04e:	f891 c000 	ldrb.w	ip, [r1]
 800f052:	f1bc 0f20 	cmp.w	ip, #32
 800f056:	d912      	bls.n	800f07e <f_mount+0x3a>
 800f058:	f1bc 0f3a 	cmp.w	ip, #58	@ 0x3a
 800f05c:	d00f      	beq.n	800f07e <f_mount+0x3a>
 800f05e:	4608      	mov	r0, r1
 800f060:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 800f064:	2b20      	cmp	r3, #32
 800f066:	d90c      	bls.n	800f082 <f_mount+0x3e>
 800f068:	2b3a      	cmp	r3, #58	@ 0x3a
 800f06a:	d1f9      	bne.n	800f060 <f_mount+0x1c>
			i = *tp++ - '0';
 800f06c:	3101      	adds	r1, #1
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800f06e:	4288      	cmp	r0, r1
 800f070:	d102      	bne.n	800f078 <f_mount+0x34>
 800f072:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 800f076:	d006      	beq.n	800f086 <f_mount+0x42>
	const TCHAR *rp = path;


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
	if (vol < 0) return FR_INVALID_DRIVE;
 800f078:	200b      	movs	r0, #11

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
	LEAVE_FF(fs, res);
}
 800f07a:	b002      	add	sp, #8
 800f07c:	bd10      	pop	{r4, pc}
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800f07e:	4663      	mov	r3, ip
 800f080:	4608      	mov	r0, r1
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800f082:	2b3a      	cmp	r3, #58	@ 0x3a
 800f084:	d0f2      	beq.n	800f06c <f_mount+0x28>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800f086:	4913      	ldr	r1, [pc, #76]	@ (800f0d4 <f_mount+0x90>)
 800f088:	680b      	ldr	r3, [r1, #0]
	if (cfs) {
 800f08a:	b143      	cbz	r3, 800f09e <f_mount+0x5a>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800f08c:	4812      	ldr	r0, [pc, #72]	@ (800f0d8 <f_mount+0x94>)
 800f08e:	6804      	ldr	r4, [r0, #0]
 800f090:	42a3      	cmp	r3, r4
 800f092:	d019      	beq.n	800f0c8 <f_mount+0x84>
 800f094:	6904      	ldr	r4, [r0, #16]
 800f096:	429c      	cmp	r4, r3
 800f098:	d013      	beq.n	800f0c2 <f_mount+0x7e>
		cfs->fs_type = 0;				/* Clear old fs object */
 800f09a:	2000      	movs	r0, #0
 800f09c:	7018      	strb	r0, [r3, #0]
	if (fs) {
 800f09e:	9b01      	ldr	r3, [sp, #4]
 800f0a0:	b15b      	cbz	r3, 800f0ba <f_mount+0x76>
		fs->fs_type = 0;				/* Clear new fs object */
 800f0a2:	2000      	movs	r0, #0
	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800f0a4:	2a01      	cmp	r2, #1
	FatFs[vol] = fs;					/* Register new fs object */
 800f0a6:	600b      	str	r3, [r1, #0]
		fs->fs_type = 0;				/* Clear new fs object */
 800f0a8:	7018      	strb	r0, [r3, #0]
	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800f0aa:	d107      	bne.n	800f0bc <f_mount+0x78>
	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800f0ac:	4602      	mov	r2, r0
 800f0ae:	a901      	add	r1, sp, #4
 800f0b0:	4668      	mov	r0, sp
 800f0b2:	f7ff f815 	bl	800e0e0 <find_volume>
}
 800f0b6:	b002      	add	sp, #8
 800f0b8:	bd10      	pop	{r4, pc}
	FatFs[vol] = fs;					/* Register new fs object */
 800f0ba:	600b      	str	r3, [r1, #0]
	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800f0bc:	2000      	movs	r0, #0
}
 800f0be:	b002      	add	sp, #8
 800f0c0:	bd10      	pop	{r4, pc}
		if (Files[i].fs == fs) Files[i].fs = 0;
 800f0c2:	2400      	movs	r4, #0
 800f0c4:	6104      	str	r4, [r0, #16]
 800f0c6:	e7e8      	b.n	800f09a <f_mount+0x56>
 800f0c8:	2400      	movs	r4, #0
 800f0ca:	6004      	str	r4, [r0, #0]
 800f0cc:	6904      	ldr	r4, [r0, #16]
 800f0ce:	429c      	cmp	r4, r3
 800f0d0:	d1e3      	bne.n	800f09a <f_mount+0x56>
 800f0d2:	e7f6      	b.n	800f0c2 <f_mount+0x7e>
 800f0d4:	240ac8dc 	.word	0x240ac8dc
 800f0d8:	240ac8b8 	.word	0x240ac8b8

0800f0dc <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800f0dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f0e0:	b090      	sub	sp, #64	@ 0x40
 800f0e2:	9101      	str	r1, [sp, #4]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800f0e4:	2800      	cmp	r0, #0
 800f0e6:	d036      	beq.n	800f156 <f_open+0x7a>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800f0e8:	f002 073f 	and.w	r7, r2, #63	@ 0x3f
	res = find_volume(&path, &fs, mode);
 800f0ec:	4616      	mov	r6, r2
 800f0ee:	4604      	mov	r4, r0
 800f0f0:	a903      	add	r1, sp, #12
 800f0f2:	a801      	add	r0, sp, #4
 800f0f4:	463a      	mov	r2, r7
 800f0f6:	f7fe fff3 	bl	800e0e0 <find_volume>
	if (res == FR_OK) {
 800f0fa:	4605      	mov	r5, r0
 800f0fc:	b128      	cbz	r0, 800f10a <f_open+0x2e>
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800f0fe:	2300      	movs	r3, #0
 800f100:	6023      	str	r3, [r4, #0]

	LEAVE_FF(fs, res);
}
 800f102:	4628      	mov	r0, r5
 800f104:	b010      	add	sp, #64	@ 0x40
 800f106:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		dj.obj.fs = fs;
 800f10a:	f8dd 800c 	ldr.w	r8, [sp, #12]
		res = follow_path(&dj, path);	/* Follow the file path */
 800f10e:	a804      	add	r0, sp, #16
 800f110:	9901      	ldr	r1, [sp, #4]
		dj.obj.fs = fs;
 800f112:	f8cd 8010 	str.w	r8, [sp, #16]
		res = follow_path(&dj, path);	/* Follow the file path */
 800f116:	f7ff fb7b 	bl	800e810 <follow_path>
		if (res == FR_OK) {
 800f11a:	b9a8      	cbnz	r0, 800f148 <f_open+0x6c>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800f11c:	f99d 303f 	ldrsb.w	r3, [sp, #63]	@ 0x3f
 800f120:	2b00      	cmp	r3, #0
 800f122:	db1d      	blt.n	800f160 <f_open+0x84>
		if (Files[i].fs) {	/* Existing entry */
 800f124:	4ba8      	ldr	r3, [pc, #672]	@ (800f3c8 <f_open+0x2ec>)
 800f126:	f006 0c3e 	and.w	ip, r6, #62	@ 0x3e
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800f12a:	9a04      	ldr	r2, [sp, #16]
		if (Files[i].fs) {	/* Existing entry */
 800f12c:	6818      	ldr	r0, [r3, #0]
 800f12e:	2800      	cmp	r0, #0
 800f130:	f000 8109 	beq.w	800f346 <f_open+0x26a>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800f134:	4290      	cmp	r0, r2
 800f136:	d060      	beq.n	800f1fa <f_open+0x11e>
		if (Files[i].fs) {	/* Existing entry */
 800f138:	6919      	ldr	r1, [r3, #16]
 800f13a:	2900      	cmp	r1, #0
 800f13c:	d06d      	beq.n	800f21a <f_open+0x13e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800f13e:	4291      	cmp	r1, r2
 800f140:	f000 8116 	beq.w	800f370 <f_open+0x294>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800f144:	2512      	movs	r5, #18
 800f146:	e7da      	b.n	800f0fe <f_open+0x22>
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800f148:	f016 0f1c 	tst.w	r6, #28
 800f14c:	d001      	beq.n	800f152 <f_open+0x76>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800f14e:	2804      	cmp	r0, #4
 800f150:	d008      	beq.n	800f164 <f_open+0x88>
 800f152:	4605      	mov	r5, r0
 800f154:	e7d3      	b.n	800f0fe <f_open+0x22>
	if (!fp) return FR_INVALID_OBJECT;
 800f156:	2509      	movs	r5, #9
}
 800f158:	4628      	mov	r0, r5
 800f15a:	b010      	add	sp, #64	@ 0x40
 800f15c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				res = FR_INVALID_NAME;
 800f160:	2506      	movs	r5, #6
 800f162:	e7cc      	b.n	800f0fe <f_open+0x22>
	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800f164:	4b98      	ldr	r3, [pc, #608]	@ (800f3c8 <f_open+0x2ec>)
 800f166:	681a      	ldr	r2, [r3, #0]
 800f168:	2a00      	cmp	r2, #0
 800f16a:	f000 80f9 	beq.w	800f360 <f_open+0x284>
 800f16e:	691b      	ldr	r3, [r3, #16]
 800f170:	2b00      	cmp	r3, #0
 800f172:	d1e7      	bne.n	800f144 <f_open+0x68>
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800f174:	a804      	add	r0, sp, #16
 800f176:	f7ff fdf7 	bl	800ed68 <dir_register>
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800f17a:	4603      	mov	r3, r0
 800f17c:	2800      	cmp	r0, #0
 800f17e:	f040 811c 	bne.w	800f3ba <f_open+0x2de>
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800f182:	f047 0708 	orr.w	r7, r7, #8
				dw = GET_FATTIME();
 800f186:	f7fe fd47 	bl	800dc18 <get_fattime>
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800f18a:	f8dd 9030 	ldr.w	r9, [sp, #48]	@ 0x30
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800f18e:	2320      	movs	r3, #32
	*ptr++ = (BYTE)val; val >>= 8;
 800f190:	f8c9 000e 	str.w	r0, [r9, #14]
 800f194:	f8c9 0016 	str.w	r0, [r9, #22]
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800f198:	f889 300b 	strb.w	r3, [r9, #11]
	if (fs->fs_type == FS_FAT32) {
 800f19c:	f898 3000 	ldrb.w	r3, [r8]
	cl = ld_word(dir + DIR_FstClusLO);
 800f1a0:	f8b9 601a 	ldrh.w	r6, [r9, #26]
	if (fs->fs_type == FS_FAT32) {
 800f1a4:	2b03      	cmp	r3, #3
 800f1a6:	d103      	bne.n	800f1b0 <f_open+0xd4>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800f1a8:	f8b9 3014 	ldrh.w	r3, [r9, #20]
 800f1ac:	ea46 4603 	orr.w	r6, r6, r3, lsl #16
	*ptr++ = (BYTE)val; val >>= 8;
 800f1b0:	2300      	movs	r3, #0
 800f1b2:	f8a9 301a 	strh.w	r3, [r9, #26]
	if (fs->fs_type == FS_FAT32) {
 800f1b6:	f898 2000 	ldrb.w	r2, [r8]
 800f1ba:	2a03      	cmp	r2, #3
	*ptr++ = (BYTE)val; val >>= 8;
 800f1bc:	f04f 0200 	mov.w	r2, #0
	*ptr++ = (BYTE)val; val >>= 8;
 800f1c0:	bf08      	it	eq
 800f1c2:	f8a9 3014 	strheq.w	r3, [r9, #20]
					fs->wflag = 1;
 800f1c6:	2301      	movs	r3, #1
	*ptr++ = (BYTE)val; val >>= 8;
 800f1c8:	f8c9 201c 	str.w	r2, [r9, #28]
					fs->wflag = 1;
 800f1cc:	f888 3003 	strb.w	r3, [r8, #3]
					if (cl) {							/* Remove the cluster chain if exist */
 800f1d0:	2e00      	cmp	r6, #0
 800f1d2:	f040 80de 	bne.w	800f392 <f_open+0x2b6>
				mode |= FA_MODIFIED;
 800f1d6:	f047 0740 	orr.w	r7, r7, #64	@ 0x40
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800f1da:	2f01      	cmp	r7, #1
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800f1dc:	f8d8 302c 	ldr.w	r3, [r8, #44]	@ 0x2c
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800f1e0:	a804      	add	r0, sp, #16
 800f1e2:	bf94      	ite	ls
 800f1e4:	2100      	movls	r1, #0
 800f1e6:	2101      	movhi	r1, #1
			fp->dir_ptr = dj.dir;
 800f1e8:	e9c4 3909 	strd	r3, r9, [r4, #36]	@ 0x24
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800f1ec:	f7fe fe46 	bl	800de7c <inc_lock>
 800f1f0:	6120      	str	r0, [r4, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800f1f2:	2800      	cmp	r0, #0
 800f1f4:	d143      	bne.n	800f27e <f_open+0x1a2>
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800f1f6:	2502      	movs	r5, #2
 800f1f8:	e781      	b.n	800f0fe <f_open+0x22>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800f1fa:	685a      	ldr	r2, [r3, #4]
 800f1fc:	f8dd e018 	ldr.w	lr, [sp, #24]
 800f200:	4572      	cmp	r2, lr
 800f202:	f000 80b9 	beq.w	800f378 <f_open+0x29c>
		if (Files[i].fs) {	/* Existing entry */
 800f206:	691a      	ldr	r2, [r3, #16]
 800f208:	b13a      	cbz	r2, 800f21a <f_open+0x13e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800f20a:	4282      	cmp	r2, r0
 800f20c:	d19a      	bne.n	800f144 <f_open+0x68>
	for (i = be = 0; i < _FS_LOCK; i++) {
 800f20e:	4628      	mov	r0, r5
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800f210:	695a      	ldr	r2, [r3, #20]
 800f212:	4572      	cmp	r2, lr
 800f214:	d00d      	beq.n	800f232 <f_open+0x156>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800f216:	2800      	cmp	r0, #0
 800f218:	d094      	beq.n	800f144 <f_open+0x68>
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800f21a:	f016 0f1c 	tst.w	r6, #28
 800f21e:	d018      	beq.n	800f252 <f_open+0x176>
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800f220:	f89d 3016 	ldrb.w	r3, [sp, #22]
 800f224:	f013 0f11 	tst.w	r3, #17
 800f228:	d120      	bne.n	800f26c <f_open+0x190>
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800f22a:	0773      	lsls	r3, r6, #29
 800f22c:	d520      	bpl.n	800f270 <f_open+0x194>
 800f22e:	2508      	movs	r5, #8
 800f230:	e765      	b.n	800f0fe <f_open+0x22>
				Files[i].clu == dp->obj.sclust &&
 800f232:	6999      	ldr	r1, [r3, #24]
 800f234:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f236:	4291      	cmp	r1, r2
 800f238:	d1ed      	bne.n	800f216 <f_open+0x13a>
	for (i = be = 0; i < _FS_LOCK; i++) {
 800f23a:	2201      	movs	r2, #1
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800f23c:	f1bc 0f00 	cmp.w	ip, #0
 800f240:	d105      	bne.n	800f24e <f_open+0x172>
 800f242:	eb03 1302 	add.w	r3, r3, r2, lsl #4
 800f246:	899b      	ldrh	r3, [r3, #12]
 800f248:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f24c:	d1e5      	bne.n	800f21a <f_open+0x13e>
 800f24e:	2510      	movs	r5, #16
 800f250:	e755      	b.n	800f0fe <f_open+0x22>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800f252:	f89d 3016 	ldrb.w	r3, [sp, #22]
 800f256:	06d8      	lsls	r0, r3, #27
 800f258:	d40f      	bmi.n	800f27a <f_open+0x19e>
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800f25a:	07b2      	lsls	r2, r6, #30
 800f25c:	d501      	bpl.n	800f262 <f_open+0x186>
 800f25e:	07db      	lsls	r3, r3, #31
 800f260:	d404      	bmi.n	800f26c <f_open+0x190>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800f262:	0730      	lsls	r0, r6, #28
			fp->dir_ptr = dj.dir;
 800f264:	f8dd 9030 	ldr.w	r9, [sp, #48]	@ 0x30
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800f268:	d5b7      	bpl.n	800f1da <f_open+0xfe>
 800f26a:	e7b4      	b.n	800f1d6 <f_open+0xfa>
					res = FR_DENIED;
 800f26c:	2507      	movs	r5, #7
 800f26e:	e746      	b.n	800f0fe <f_open+0x22>
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800f270:	0736      	lsls	r6, r6, #28
			fp->dir_ptr = dj.dir;
 800f272:	f8dd 9030 	ldr.w	r9, [sp, #48]	@ 0x30
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800f276:	d5b0      	bpl.n	800f1da <f_open+0xfe>
 800f278:	e785      	b.n	800f186 <f_open+0xaa>
					res = FR_NO_FILE;
 800f27a:	2504      	movs	r5, #4
 800f27c:	e73f      	b.n	800f0fe <f_open+0x22>
	if (fs->fs_type == FS_FAT32) {
 800f27e:	f898 3000 	ldrb.w	r3, [r8]
	cl = ld_word(dir + DIR_FstClusLO);
 800f282:	f8b9 601a 	ldrh.w	r6, [r9, #26]
	if (fs->fs_type == FS_FAT32) {
 800f286:	2b03      	cmp	r3, #3
 800f288:	d103      	bne.n	800f292 <f_open+0x1b6>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800f28a:	f8b9 3014 	ldrh.w	r3, [r9, #20]
 800f28e:	ea46 4603 	orr.w	r6, r6, r3, lsl #16
			fp->cltbl = 0;			/* Disable fast seek mode */
 800f292:	2100      	movs	r1, #0
			fp->obj.id = fs->id;
 800f294:	f8b8 3006 	ldrh.w	r3, [r8, #6]
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800f298:	60a6      	str	r6, [r4, #8]
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800f29a:	f104 0a30 	add.w	sl, r4, #48	@ 0x30
	rv = rv << 8 | ptr[0];
 800f29e:	f8d9 901c 	ldr.w	r9, [r9, #28]
		*d++ = (BYTE)val;
 800f2a2:	f44f 7200 	mov.w	r2, #512	@ 0x200
			fp->cltbl = 0;			/* Disable fast seek mode */
 800f2a6:	62e1      	str	r1, [r4, #44]	@ 0x2c
		*d++ = (BYTE)val;
 800f2a8:	4650      	mov	r0, sl
			fp->err = 0;			/* Clear error flag */
 800f2aa:	7561      	strb	r1, [r4, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800f2ac:	6221      	str	r1, [r4, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800f2ae:	61a1      	str	r1, [r4, #24]
			fp->obj.fs = fs;	 	/* Validate the file object */
 800f2b0:	f8c4 8000 	str.w	r8, [r4]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800f2b4:	f8c4 900c 	str.w	r9, [r4, #12]
			fp->obj.id = fs->id;
 800f2b8:	80a3      	strh	r3, [r4, #4]
			fp->flag = mode;		/* Set file access mode */
 800f2ba:	7527      	strb	r7, [r4, #20]
		*d++ = (BYTE)val;
 800f2bc:	f000 fc52 	bl	800fb64 <memset>
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800f2c0:	06b9      	lsls	r1, r7, #26
 800f2c2:	f57f af1e 	bpl.w	800f102 <f_open+0x26>
 800f2c6:	f1b9 0f00 	cmp.w	r9, #0
 800f2ca:	f43f af1a 	beq.w	800f102 <f_open+0x26>
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800f2ce:	f8b8 300a 	ldrh.w	r3, [r8, #10]
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800f2d2:	f8c4 9018 	str.w	r9, [r4, #24]
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800f2d6:	ebb9 2f43 	cmp.w	r9, r3, lsl #9
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800f2da:	ea4f 2743 	mov.w	r7, r3, lsl #9
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800f2de:	d96e      	bls.n	800f3be <f_open+0x2e2>
					clst = get_fat(&fp->obj, clst);
 800f2e0:	4631      	mov	r1, r6
 800f2e2:	6820      	ldr	r0, [r4, #0]
 800f2e4:	f7ff f8e6 	bl	800e4b4 <get_fat.isra.0>
					if (clst <= 1) res = FR_INT_ERR;
 800f2e8:	2801      	cmp	r0, #1
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800f2ea:	eba9 0907 	sub.w	r9, r9, r7
					clst = get_fat(&fp->obj, clst);
 800f2ee:	4606      	mov	r6, r0
					if (clst <= 1) res = FR_INT_ERR;
 800f2f0:	d934      	bls.n	800f35c <f_open+0x280>
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800f2f2:	1c42      	adds	r2, r0, #1
 800f2f4:	d001      	beq.n	800f2fa <f_open+0x21e>
 800f2f6:	454f      	cmp	r7, r9
 800f2f8:	d3f2      	bcc.n	800f2e0 <f_open+0x204>
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800f2fa:	1c73      	adds	r3, r6, #1
				fp->clust = clst;
 800f2fc:	61e6      	str	r6, [r4, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800f2fe:	d020      	beq.n	800f342 <f_open+0x266>
 800f300:	f3c9 0308 	ubfx	r3, r9, #0, #9
 800f304:	2b00      	cmp	r3, #0
 800f306:	f43f aefc 	beq.w	800f102 <f_open+0x26>
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800f30a:	f8d8 3014 	ldr.w	r3, [r8, #20]
	clst -= 2;
 800f30e:	3e02      	subs	r6, #2
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800f310:	3b02      	subs	r3, #2
 800f312:	429e      	cmp	r6, r3
 800f314:	f4bf af6f 	bcs.w	800f1f6 <f_open+0x11a>
	return clst * fs->csize + fs->database;
 800f318:	f8b8 300a 	ldrh.w	r3, [r8, #10]
 800f31c:	f8d8 2028 	ldr.w	r2, [r8, #40]	@ 0x28
 800f320:	fb06 2203 	mla	r2, r6, r3, r2
					if ((sc = clust2sect(fs, clst)) == 0) {
 800f324:	2a00      	cmp	r2, #0
 800f326:	f43f af66 	beq.w	800f1f6 <f_open+0x11a>
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800f32a:	eb02 2259 	add.w	r2, r2, r9, lsr #9
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800f32e:	4651      	mov	r1, sl
 800f330:	2301      	movs	r3, #1
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800f332:	6222      	str	r2, [r4, #32]
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800f334:	f898 0001 	ldrb.w	r0, [r8, #1]
 800f338:	f7fe fd78 	bl	800de2c <disk_read>
 800f33c:	2800      	cmp	r0, #0
 800f33e:	f43f aee0 	beq.w	800f102 <f_open+0x26>
 800f342:	2501      	movs	r5, #1
 800f344:	e6db      	b.n	800f0fe <f_open+0x22>
		if (Files[i].fs) {	/* Existing entry */
 800f346:	6919      	ldr	r1, [r3, #16]
 800f348:	2900      	cmp	r1, #0
 800f34a:	f43f af66 	beq.w	800f21a <f_open+0x13e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800f34e:	4291      	cmp	r1, r2
 800f350:	f47f af63 	bne.w	800f21a <f_open+0x13e>
			be = 1;
 800f354:	2001      	movs	r0, #1
 800f356:	f8dd e018 	ldr.w	lr, [sp, #24]
 800f35a:	e759      	b.n	800f210 <f_open+0x134>
				fp->clust = clst;
 800f35c:	61e0      	str	r0, [r4, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800f35e:	e74a      	b.n	800f1f6 <f_open+0x11a>
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800f360:	a804      	add	r0, sp, #16
 800f362:	f7ff fd01 	bl	800ed68 <dir_register>
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800f366:	2800      	cmp	r0, #0
 800f368:	f43f af0b 	beq.w	800f182 <f_open+0xa6>
 800f36c:	4605      	mov	r5, r0
 800f36e:	e6c6      	b.n	800f0fe <f_open+0x22>
	for (i = be = 0; i < _FS_LOCK; i++) {
 800f370:	4628      	mov	r0, r5
 800f372:	f8dd e018 	ldr.w	lr, [sp, #24]
 800f376:	e74b      	b.n	800f210 <f_open+0x134>
				Files[i].clu == dp->obj.sclust &&
 800f378:	689a      	ldr	r2, [r3, #8]
 800f37a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800f37c:	4291      	cmp	r1, r2
 800f37e:	d020      	beq.n	800f3c2 <f_open+0x2e6>
		if (Files[i].fs) {	/* Existing entry */
 800f380:	691a      	ldr	r2, [r3, #16]
 800f382:	2a00      	cmp	r2, #0
 800f384:	f43f af49 	beq.w	800f21a <f_open+0x13e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800f388:	4290      	cmp	r0, r2
 800f38a:	f47f aedb 	bne.w	800f144 <f_open+0x68>
	for (i = be = 0; i < _FS_LOCK; i++) {
 800f38e:	2000      	movs	r0, #0
 800f390:	e73e      	b.n	800f210 <f_open+0x134>
						res = remove_chain(&dj.obj, cl, 0);
 800f392:	4631      	mov	r1, r6
 800f394:	a804      	add	r0, sp, #16
						dw = fs->winsect;
 800f396:	f8d8 a02c 	ldr.w	sl, [r8, #44]	@ 0x2c
						res = remove_chain(&dj.obj, cl, 0);
 800f39a:	f7ff fbd3 	bl	800eb44 <remove_chain>
						if (res == FR_OK) {
 800f39e:	2800      	cmp	r0, #0
 800f3a0:	f47f aed7 	bne.w	800f152 <f_open+0x76>
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800f3a4:	3e01      	subs	r6, #1
							res = move_window(fs, dw);
 800f3a6:	4651      	mov	r1, sl
 800f3a8:	4640      	mov	r0, r8
 800f3aa:	f7fe fe5b 	bl	800e064 <move_window>
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800f3ae:	f8c8 600c 	str.w	r6, [r8, #12]
		if (res == FR_OK) {
 800f3b2:	4603      	mov	r3, r0
 800f3b4:	2800      	cmp	r0, #0
 800f3b6:	f43f af0e 	beq.w	800f1d6 <f_open+0xfa>
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800f3ba:	461d      	mov	r5, r3
 800f3bc:	e69f      	b.n	800f0fe <f_open+0x22>
				fp->clust = clst;
 800f3be:	61e6      	str	r6, [r4, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800f3c0:	e79e      	b.n	800f300 <f_open+0x224>
	for (i = be = 0; i < _FS_LOCK; i++) {
 800f3c2:	462a      	mov	r2, r5
 800f3c4:	e73a      	b.n	800f23c <f_open+0x160>
 800f3c6:	bf00      	nop
 800f3c8:	240ac8b8 	.word	0x240ac8b8

0800f3cc <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 800f3cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f3d0:	461f      	mov	r7, r3
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;


	*br = 0;	/* Clear read byte counter */
 800f3d2:	2300      	movs	r3, #0
{
 800f3d4:	b083      	sub	sp, #12
	*br = 0;	/* Clear read byte counter */
 800f3d6:	603b      	str	r3, [r7, #0]
	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800f3d8:	b150      	cbz	r0, 800f3f0 <f_read+0x24>
 800f3da:	6803      	ldr	r3, [r0, #0]
 800f3dc:	4604      	mov	r4, r0
 800f3de:	b13b      	cbz	r3, 800f3f0 <f_read+0x24>
 800f3e0:	4691      	mov	r9, r2
 800f3e2:	781a      	ldrb	r2, [r3, #0]
 800f3e4:	b122      	cbz	r2, 800f3f0 <f_read+0x24>
 800f3e6:	460e      	mov	r6, r1
 800f3e8:	88da      	ldrh	r2, [r3, #6]
 800f3ea:	8881      	ldrh	r1, [r0, #4]
 800f3ec:	4291      	cmp	r1, r2
 800f3ee:	d004      	beq.n	800f3fa <f_read+0x2e>
	FRESULT res = FR_INVALID_OBJECT;
 800f3f0:	2509      	movs	r5, #9
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#endif
	}

	LEAVE_FF(fs, FR_OK);
}
 800f3f2:	4628      	mov	r0, r5
 800f3f4:	b003      	add	sp, #12
 800f3f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800f3fa:	7858      	ldrb	r0, [r3, #1]
 800f3fc:	f7fe fcf6 	bl	800ddec <disk_status>
 800f400:	07c2      	lsls	r2, r0, #31
 800f402:	d4f5      	bmi.n	800f3f0 <f_read+0x24>
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800f404:	7d65      	ldrb	r5, [r4, #21]
 800f406:	2d00      	cmp	r5, #0
 800f408:	d1f3      	bne.n	800f3f2 <f_read+0x26>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 800f40a:	7d23      	ldrb	r3, [r4, #20]
 800f40c:	f013 0b01 	ands.w	fp, r3, #1
 800f410:	f000 80d9 	beq.w	800f5c6 <f_read+0x1fa>
	remain = fp->obj.objsize - fp->fptr;
 800f414:	69a0      	ldr	r0, [r4, #24]
 800f416:	68e3      	ldr	r3, [r4, #12]
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800f418:	f8d4 a000 	ldr.w	sl, [r4]
	remain = fp->obj.objsize - fp->fptr;
 800f41c:	eba3 0800 	sub.w	r8, r3, r0
 800f420:	45c8      	cmp	r8, r9
 800f422:	bf28      	it	cs
 800f424:	46c8      	movcs	r8, r9
	for ( ;  btr;								/* Repeat until all data read */
 800f426:	f1b8 0f00 	cmp.w	r8, #0
 800f42a:	d0e2      	beq.n	800f3f2 <f_read+0x26>
 800f42c:	9500      	str	r5, [sp, #0]
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 800f42e:	f3c0 0c08 	ubfx	ip, r0, #0, #9
 800f432:	f1bc 0f00 	cmp.w	ip, #0
 800f436:	d152      	bne.n	800f4de <f_read+0x112>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 800f438:	f8ba 200a 	ldrh.w	r2, [sl, #10]
 800f43c:	0a43      	lsrs	r3, r0, #9
 800f43e:	3a01      	subs	r2, #1
			if (csect == 0) {					/* On the cluster boundary? */
 800f440:	ea12 2250 	ands.w	r2, r2, r0, lsr #9
 800f444:	d036      	beq.n	800f4b4 <f_read+0xe8>
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 800f446:	69e0      	ldr	r0, [r4, #28]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800f448:	f8da 3014 	ldr.w	r3, [sl, #20]
	clst -= 2;
 800f44c:	3802      	subs	r0, #2
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800f44e:	3b02      	subs	r3, #2
 800f450:	4298      	cmp	r0, r3
 800f452:	d23d      	bcs.n	800f4d0 <f_read+0x104>
	return clst * fs->csize + fs->database;
 800f454:	f8ba 100a 	ldrh.w	r1, [sl, #10]
 800f458:	f8da 3028 	ldr.w	r3, [sl, #40]	@ 0x28
 800f45c:	fb01 3300 	mla	r3, r1, r0, r3
			if (!sect) ABORT(fs, FR_INT_ERR);
 800f460:	2b00      	cmp	r3, #0
 800f462:	d035      	beq.n	800f4d0 <f_read+0x104>
			if (cc) {							/* Read maximum contiguous sectors directly */
 800f464:	f5b8 7f00 	cmp.w	r8, #512	@ 0x200
			sect += csect;
 800f468:	eb02 0903 	add.w	r9, r2, r3
			if (cc) {							/* Read maximum contiguous sectors directly */
 800f46c:	d378      	bcc.n	800f560 <f_read+0x194>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800f46e:	eb02 2058 	add.w	r0, r2, r8, lsr #9
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 800f472:	ea4f 2558 	mov.w	r5, r8, lsr #9
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800f476:	4288      	cmp	r0, r1
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800f478:	f89a 0001 	ldrb.w	r0, [sl, #1]
					cc = fs->csize - csect;
 800f47c:	bf88      	it	hi
 800f47e:	1a8d      	subhi	r5, r1, r2
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800f480:	464a      	mov	r2, r9
 800f482:	4631      	mov	r1, r6
 800f484:	462b      	mov	r3, r5
 800f486:	f7fe fcd1 	bl	800de2c <disk_read>
 800f48a:	2800      	cmp	r0, #0
 800f48c:	f040 8094 	bne.w	800f5b8 <f_read+0x1ec>
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 800f490:	f994 2014 	ldrsb.w	r2, [r4, #20]
 800f494:	2a00      	cmp	r2, #0
 800f496:	f2c0 80ad 	blt.w	800f5f4 <f_read+0x228>
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 800f49a:	026a      	lsls	r2, r5, #9
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 800f49c:	69a0      	ldr	r0, [r4, #24]
	for ( ;  btr;								/* Repeat until all data read */
 800f49e:	ebb8 0802 	subs.w	r8, r8, r2
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 800f4a2:	683b      	ldr	r3, [r7, #0]
 800f4a4:	4416      	add	r6, r2
 800f4a6:	4410      	add	r0, r2
 800f4a8:	4413      	add	r3, r2
 800f4aa:	61a0      	str	r0, [r4, #24]
 800f4ac:	603b      	str	r3, [r7, #0]
	for ( ;  btr;								/* Repeat until all data read */
 800f4ae:	d1be      	bne.n	800f42e <f_read+0x62>
 800f4b0:	9d00      	ldr	r5, [sp, #0]
 800f4b2:	e79e      	b.n	800f3f2 <f_read+0x26>
				if (fp->fptr == 0) {			/* On the top of the file? */
 800f4b4:	2800      	cmp	r0, #0
 800f4b6:	d16b      	bne.n	800f590 <f_read+0x1c4>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 800f4b8:	68a0      	ldr	r0, [r4, #8]
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 800f4ba:	2801      	cmp	r0, #1
 800f4bc:	d908      	bls.n	800f4d0 <f_read+0x104>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800f4be:	1c43      	adds	r3, r0, #1
 800f4c0:	d07a      	beq.n	800f5b8 <f_read+0x1ec>
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800f4c2:	f8da 3014 	ldr.w	r3, [sl, #20]
				fp->clust = clst;				/* Update current cluster */
 800f4c6:	61e0      	str	r0, [r4, #28]
	clst -= 2;
 800f4c8:	3802      	subs	r0, #2
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800f4ca:	3b02      	subs	r3, #2
 800f4cc:	4298      	cmp	r0, r3
 800f4ce:	d3c1      	bcc.n	800f454 <f_read+0x88>
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 800f4d0:	2302      	movs	r3, #2
 800f4d2:	461d      	mov	r5, r3
 800f4d4:	7563      	strb	r3, [r4, #21]
}
 800f4d6:	4628      	mov	r0, r5
 800f4d8:	b003      	add	sp, #12
 800f4da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 800f4de:	f104 0130 	add.w	r1, r4, #48	@ 0x30
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800f4e2:	f5cc 7300 	rsb	r3, ip, #512	@ 0x200
 800f4e6:	4543      	cmp	r3, r8
 800f4e8:	bf28      	it	cs
 800f4ea:	4643      	movcs	r3, r8
 800f4ec:	461a      	mov	r2, r3
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 800f4ee:	eb01 030c 	add.w	r3, r1, ip
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800f4f2:	1e50      	subs	r0, r2, #1
 800f4f4:	2805      	cmp	r0, #5
 800f4f6:	d905      	bls.n	800f504 <f_read+0x138>
 800f4f8:	f10c 0c01 	add.w	ip, ip, #1
 800f4fc:	4461      	add	r1, ip
 800f4fe:	1a71      	subs	r1, r6, r1
 800f500:	2902      	cmp	r1, #2
 800f502:	d809      	bhi.n	800f518 <f_read+0x14c>
 800f504:	1e71      	subs	r1, r6, #1
 800f506:	eb03 0c02 	add.w	ip, r3, r2
			*d++ = *s++;
 800f50a:	f813 0b01 	ldrb.w	r0, [r3], #1
		} while (--cnt);
 800f50e:	4563      	cmp	r3, ip
			*d++ = *s++;
 800f510:	f801 0f01 	strb.w	r0, [r1, #1]!
		} while (--cnt);
 800f514:	d1f9      	bne.n	800f50a <f_read+0x13e>
 800f516:	e7c1      	b.n	800f49c <f_read+0xd0>
 800f518:	f022 0e03 	bic.w	lr, r2, #3
 800f51c:	4619      	mov	r1, r3
 800f51e:	4630      	mov	r0, r6
 800f520:	449e      	add	lr, r3
			*d++ = *s++;
 800f522:	f851 5b04 	ldr.w	r5, [r1], #4
 800f526:	4571      	cmp	r1, lr
 800f528:	f840 5b04 	str.w	r5, [r0], #4
		} while (--cnt);
 800f52c:	d1f9      	bne.n	800f522 <f_read+0x156>
 800f52e:	f022 0103 	bic.w	r1, r2, #3
 800f532:	0795      	lsls	r5, r2, #30
 800f534:	f002 0003 	and.w	r0, r2, #3
 800f538:	eb06 0c01 	add.w	ip, r6, r1
 800f53c:	eb03 0e01 	add.w	lr, r3, r1
 800f540:	d0ac      	beq.n	800f49c <f_read+0xd0>
			*d++ = *s++;
 800f542:	5c5b      	ldrb	r3, [r3, r1]
		} while (--cnt);
 800f544:	2801      	cmp	r0, #1
			*d++ = *s++;
 800f546:	5473      	strb	r3, [r6, r1]
		} while (--cnt);
 800f548:	d0a8      	beq.n	800f49c <f_read+0xd0>
			*d++ = *s++;
 800f54a:	f89e 3001 	ldrb.w	r3, [lr, #1]
		} while (--cnt);
 800f54e:	2802      	cmp	r0, #2
			*d++ = *s++;
 800f550:	f88c 3001 	strb.w	r3, [ip, #1]
		} while (--cnt);
 800f554:	d0a2      	beq.n	800f49c <f_read+0xd0>
			*d++ = *s++;
 800f556:	f89e 3002 	ldrb.w	r3, [lr, #2]
 800f55a:	f88c 3002 	strb.w	r3, [ip, #2]
		} while (--cnt);
 800f55e:	e79d      	b.n	800f49c <f_read+0xd0>
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 800f560:	6a22      	ldr	r2, [r4, #32]
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 800f562:	f104 0130 	add.w	r1, r4, #48	@ 0x30
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 800f566:	454a      	cmp	r2, r9
 800f568:	d00c      	beq.n	800f584 <f_read+0x1b8>
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800f56a:	f994 3014 	ldrsb.w	r3, [r4, #20]
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800f56e:	f89a 0001 	ldrb.w	r0, [sl, #1]
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800f572:	2b00      	cmp	r3, #0
 800f574:	db30      	blt.n	800f5d8 <f_read+0x20c>
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800f576:	2301      	movs	r3, #1
 800f578:	464a      	mov	r2, r9
 800f57a:	9101      	str	r1, [sp, #4]
 800f57c:	f7fe fc56 	bl	800de2c <disk_read>
 800f580:	9901      	ldr	r1, [sp, #4]
 800f582:	b9c8      	cbnz	r0, 800f5b8 <f_read+0x1ec>
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800f584:	69a3      	ldr	r3, [r4, #24]
			fp->sect = sect;
 800f586:	f8c4 9020 	str.w	r9, [r4, #32]
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800f58a:	f3c3 0c08 	ubfx	ip, r3, #0, #9
 800f58e:	e7a8      	b.n	800f4e2 <f_read+0x116>
					if (fp->cltbl) {
 800f590:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
	FATFS *fs = fp->obj.fs;
 800f592:	6821      	ldr	r1, [r4, #0]
					if (fp->cltbl) {
 800f594:	b1c8      	cbz	r0, 800f5ca <f_read+0x1fe>
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800f596:	8949      	ldrh	r1, [r1, #10]
	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800f598:	3004      	adds	r0, #4
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800f59a:	fbb3 f3f1 	udiv	r3, r3, r1
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800f59e:	6801      	ldr	r1, [r0, #0]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800f5a0:	b929      	cbnz	r1, 800f5ae <f_read+0x1e2>
 800f5a2:	e795      	b.n	800f4d0 <f_read+0x104>
		cl -= ncl; tbl++;		/* Next fragment */
 800f5a4:	1a5b      	subs	r3, r3, r1
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800f5a6:	f850 1f08 	ldr.w	r1, [r0, #8]!
		if (ncl == 0) return 0;	/* End of table? (error) */
 800f5aa:	2900      	cmp	r1, #0
 800f5ac:	d090      	beq.n	800f4d0 <f_read+0x104>
		if (cl < ncl) break;	/* In this fragment? */
 800f5ae:	428b      	cmp	r3, r1
 800f5b0:	d2f8      	bcs.n	800f5a4 <f_read+0x1d8>
	return cl + *tbl;	/* Return the cluster number */
 800f5b2:	6840      	ldr	r0, [r0, #4]
 800f5b4:	4418      	add	r0, r3
 800f5b6:	e780      	b.n	800f4ba <f_read+0xee>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800f5b8:	465d      	mov	r5, fp
 800f5ba:	2301      	movs	r3, #1
}
 800f5bc:	4628      	mov	r0, r5
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800f5be:	7563      	strb	r3, [r4, #21]
}
 800f5c0:	b003      	add	sp, #12
 800f5c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 800f5c6:	2507      	movs	r5, #7
 800f5c8:	e713      	b.n	800f3f2 <f_read+0x26>
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 800f5ca:	4608      	mov	r0, r1
 800f5cc:	69e1      	ldr	r1, [r4, #28]
 800f5ce:	9201      	str	r2, [sp, #4]
 800f5d0:	f7fe ff70 	bl	800e4b4 <get_fat.isra.0>
 800f5d4:	9a01      	ldr	r2, [sp, #4]
 800f5d6:	e770      	b.n	800f4ba <f_read+0xee>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800f5d8:	2301      	movs	r3, #1
 800f5da:	9101      	str	r1, [sp, #4]
 800f5dc:	f7fe fc34 	bl	800de48 <disk_write>
 800f5e0:	2800      	cmp	r0, #0
 800f5e2:	d1e9      	bne.n	800f5b8 <f_read+0x1ec>
					fp->flag &= (BYTE)~FA_DIRTY;
 800f5e4:	7d23      	ldrb	r3, [r4, #20]
 800f5e6:	9901      	ldr	r1, [sp, #4]
 800f5e8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f5ec:	7523      	strb	r3, [r4, #20]
 800f5ee:	f89a 0001 	ldrb.w	r0, [sl, #1]
 800f5f2:	e7c0      	b.n	800f576 <f_read+0x1aa>
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 800f5f4:	6a22      	ldr	r2, [r4, #32]
 800f5f6:	eba2 0209 	sub.w	r2, r2, r9
 800f5fa:	42aa      	cmp	r2, r5
 800f5fc:	f4bf af4d 	bcs.w	800f49a <f_read+0xce>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 800f600:	eb06 2242 	add.w	r2, r6, r2, lsl #9
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800f604:	f104 0131 	add.w	r1, r4, #49	@ 0x31
 800f608:	1a51      	subs	r1, r2, r1
 800f60a:	2902      	cmp	r1, #2
 800f60c:	d90a      	bls.n	800f624 <f_read+0x258>
 800f60e:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 800f612:	f502 7c00 	add.w	ip, r2, #512	@ 0x200
			*d++ = *s++;
 800f616:	f851 3b04 	ldr.w	r3, [r1], #4
 800f61a:	f842 3b04 	str.w	r3, [r2], #4
		} while (--cnt);
 800f61e:	4562      	cmp	r2, ip
 800f620:	d1f9      	bne.n	800f616 <f_read+0x24a>
 800f622:	e73a      	b.n	800f49a <f_read+0xce>
 800f624:	3a01      	subs	r2, #1
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 800f626:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 800f62a:	f504 7c0c 	add.w	ip, r4, #560	@ 0x230
			*d++ = *s++;
 800f62e:	f811 3b01 	ldrb.w	r3, [r1], #1
		} while (--cnt);
 800f632:	458c      	cmp	ip, r1
			*d++ = *s++;
 800f634:	f802 3f01 	strb.w	r3, [r2, #1]!
		} while (--cnt);
 800f638:	d1f9      	bne.n	800f62e <f_read+0x262>
 800f63a:	e72e      	b.n	800f49a <f_read+0xce>

0800f63c <f_close>:
	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800f63c:	b158      	cbz	r0, 800f656 <f_close+0x1a>
 800f63e:	6803      	ldr	r3, [r0, #0]
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800f640:	b570      	push	{r4, r5, r6, lr}
 800f642:	4604      	mov	r4, r0
	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800f644:	b12b      	cbz	r3, 800f652 <f_close+0x16>
 800f646:	781a      	ldrb	r2, [r3, #0]
 800f648:	b11a      	cbz	r2, 800f652 <f_close+0x16>
 800f64a:	8881      	ldrh	r1, [r0, #4]
 800f64c:	88da      	ldrh	r2, [r3, #6]
 800f64e:	4291      	cmp	r1, r2
 800f650:	d003      	beq.n	800f65a <f_close+0x1e>
{
 800f652:	2009      	movs	r0, #9
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
}
 800f654:	bd70      	pop	{r4, r5, r6, pc}
{
 800f656:	2009      	movs	r0, #9
}
 800f658:	4770      	bx	lr
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800f65a:	7858      	ldrb	r0, [r3, #1]
 800f65c:	f7fe fbc6 	bl	800ddec <disk_status>
 800f660:	07c1      	lsls	r1, r0, #31
 800f662:	d4f6      	bmi.n	800f652 <f_close+0x16>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800f664:	7d23      	ldrb	r3, [r4, #20]
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800f666:	6825      	ldr	r5, [r4, #0]
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800f668:	065a      	lsls	r2, r3, #25
 800f66a:	d52e      	bpl.n	800f6ca <f_close+0x8e>
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800f66c:	061b      	lsls	r3, r3, #24
 800f66e:	d451      	bmi.n	800f714 <f_close+0xd8>
			tm = GET_FATTIME();				/* Modified time */
 800f670:	f7fe fad2 	bl	800dc18 <get_fattime>
				res = move_window(fs, fp->dir_sect);
 800f674:	6a61      	ldr	r1, [r4, #36]	@ 0x24
			tm = GET_FATTIME();				/* Modified time */
 800f676:	4606      	mov	r6, r0
				res = move_window(fs, fp->dir_sect);
 800f678:	4628      	mov	r0, r5
 800f67a:	f7fe fcf3 	bl	800e064 <move_window>
				if (res == FR_OK) {
 800f67e:	2800      	cmp	r0, #0
 800f680:	d1e8      	bne.n	800f654 <f_close+0x18>
					dir = fp->dir_ptr;
 800f682:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800f684:	7ada      	ldrb	r2, [r3, #11]
 800f686:	f042 0220 	orr.w	r2, r2, #32
 800f68a:	72da      	strb	r2, [r3, #11]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800f68c:	68a2      	ldr	r2, [r4, #8]
 800f68e:	6821      	ldr	r1, [r4, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800f690:	f3c2 2007 	ubfx	r0, r2, #8, #8
 800f694:	769a      	strb	r2, [r3, #26]
	*ptr++ = (BYTE)val;
 800f696:	76d8      	strb	r0, [r3, #27]
	if (fs->fs_type == FS_FAT32) {
 800f698:	7809      	ldrb	r1, [r1, #0]
 800f69a:	2903      	cmp	r1, #3
 800f69c:	d103      	bne.n	800f6a6 <f_close+0x6a>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800f69e:	0c12      	lsrs	r2, r2, #16
	*ptr++ = (BYTE)val; val >>= 8;
 800f6a0:	751a      	strb	r2, [r3, #20]
 800f6a2:	0a12      	lsrs	r2, r2, #8
	*ptr++ = (BYTE)val;
 800f6a4:	755a      	strb	r2, [r3, #21]
	*ptr++ = (BYTE)val; val >>= 8;
 800f6a6:	68e1      	ldr	r1, [r4, #12]
	*ptr++ = (BYTE)val; val >>= 8;
 800f6a8:	2200      	movs	r2, #0
	*ptr++ = (BYTE)val; val >>= 8;
 800f6aa:	f8c3 6016 	str.w	r6, [r3, #22]
					res = sync_fs(fs);					/* Restore it to the directory */
 800f6ae:	4628      	mov	r0, r5
	*ptr++ = (BYTE)val; val >>= 8;
 800f6b0:	61d9      	str	r1, [r3, #28]
	*ptr++ = (BYTE)val; val >>= 8;
 800f6b2:	825a      	strh	r2, [r3, #18]
					fs->wflag = 1;
 800f6b4:	2301      	movs	r3, #1
 800f6b6:	70eb      	strb	r3, [r5, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800f6b8:	f7fe fc76 	bl	800dfa8 <sync_fs>
					fp->flag &= (BYTE)~FA_MODIFIED;
 800f6bc:	7d23      	ldrb	r3, [r4, #20]
 800f6be:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f6c2:	7523      	strb	r3, [r4, #20]
	if (res == FR_OK)
 800f6c4:	2800      	cmp	r0, #0
 800f6c6:	d1c5      	bne.n	800f654 <f_close+0x18>
	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800f6c8:	6825      	ldr	r5, [r4, #0]
 800f6ca:	2d00      	cmp	r5, #0
 800f6cc:	d0c1      	beq.n	800f652 <f_close+0x16>
 800f6ce:	782b      	ldrb	r3, [r5, #0]
 800f6d0:	2b00      	cmp	r3, #0
 800f6d2:	d0be      	beq.n	800f652 <f_close+0x16>
 800f6d4:	88a2      	ldrh	r2, [r4, #4]
 800f6d6:	88eb      	ldrh	r3, [r5, #6]
 800f6d8:	429a      	cmp	r2, r3
 800f6da:	d1ba      	bne.n	800f652 <f_close+0x16>
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800f6dc:	7868      	ldrb	r0, [r5, #1]
 800f6de:	f7fe fb85 	bl	800ddec <disk_status>
 800f6e2:	f010 0001 	ands.w	r0, r0, #1
 800f6e6:	d1b4      	bne.n	800f652 <f_close+0x16>
	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800f6e8:	6923      	ldr	r3, [r4, #16]
 800f6ea:	3b01      	subs	r3, #1
 800f6ec:	2b01      	cmp	r3, #1
 800f6ee:	d81e      	bhi.n	800f72e <f_close+0xf2>
		n = Files[i].ctr;
 800f6f0:	4912      	ldr	r1, [pc, #72]	@ (800f73c <f_close+0x100>)
 800f6f2:	011d      	lsls	r5, r3, #4
 800f6f4:	eb01 1303 	add.w	r3, r1, r3, lsl #4
 800f6f8:	899a      	ldrh	r2, [r3, #12]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800f6fa:	f5b2 7f80 	cmp.w	r2, #256	@ 0x100
 800f6fe:	d01a      	beq.n	800f736 <f_close+0xfa>
		if (n > 0) n--;				/* Decrement read mode open count */
 800f700:	b11a      	cbz	r2, 800f70a <f_close+0xce>
 800f702:	3a01      	subs	r2, #1
 800f704:	b292      	uxth	r2, r2
		Files[i].ctr = n;
 800f706:	819a      	strh	r2, [r3, #12]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800f708:	b90a      	cbnz	r2, 800f70e <f_close+0xd2>
 800f70a:	2300      	movs	r3, #0
 800f70c:	514b      	str	r3, [r1, r5]
				fp->obj.fs = 0;			/* Invalidate file object */
 800f70e:	2300      	movs	r3, #0
 800f710:	6023      	str	r3, [r4, #0]
}
 800f712:	bd70      	pop	{r4, r5, r6, pc}
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800f714:	2301      	movs	r3, #1
 800f716:	6a22      	ldr	r2, [r4, #32]
 800f718:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 800f71c:	7868      	ldrb	r0, [r5, #1]
 800f71e:	f7fe fb93 	bl	800de48 <disk_write>
 800f722:	b930      	cbnz	r0, 800f732 <f_close+0xf6>
				fp->flag &= (BYTE)~FA_DIRTY;
 800f724:	7d23      	ldrb	r3, [r4, #20]
 800f726:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f72a:	7523      	strb	r3, [r4, #20]
 800f72c:	e7a0      	b.n	800f670 <f_close+0x34>
		res = FR_INT_ERR;			/* Invalid index nunber */
 800f72e:	2002      	movs	r0, #2
}
 800f730:	bd70      	pop	{r4, r5, r6, pc}
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800f732:	2001      	movs	r0, #1
}
 800f734:	bd70      	pop	{r4, r5, r6, pc}
		Files[i].ctr = n;
 800f736:	8198      	strh	r0, [r3, #12]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800f738:	e7e7      	b.n	800f70a <f_close+0xce>
 800f73a:	bf00      	nop
 800f73c:	240ac8b8 	.word	0x240ac8b8

0800f740 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 800f740:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f744:	b085      	sub	sp, #20
	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800f746:	b148      	cbz	r0, 800f75c <f_lseek+0x1c>
 800f748:	6803      	ldr	r3, [r0, #0]
 800f74a:	4604      	mov	r4, r0
 800f74c:	b133      	cbz	r3, 800f75c <f_lseek+0x1c>
 800f74e:	781a      	ldrb	r2, [r3, #0]
 800f750:	b122      	cbz	r2, 800f75c <f_lseek+0x1c>
 800f752:	460e      	mov	r6, r1
 800f754:	88da      	ldrh	r2, [r3, #6]
 800f756:	8881      	ldrh	r1, [r0, #4]
 800f758:	4291      	cmp	r1, r2
 800f75a:	d004      	beq.n	800f766 <f_lseek+0x26>
	FRESULT res = FR_INVALID_OBJECT;
 800f75c:	2509      	movs	r5, #9
			fp->sect = nsect;
		}
	}

	LEAVE_FF(fs, res);
}
 800f75e:	4628      	mov	r0, r5
 800f760:	b005      	add	sp, #20
 800f762:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800f766:	7858      	ldrb	r0, [r3, #1]
 800f768:	f7fe fb40 	bl	800ddec <disk_status>
 800f76c:	07c3      	lsls	r3, r0, #31
 800f76e:	d4f5      	bmi.n	800f75c <f_lseek+0x1c>
	if (res == FR_OK) res = (FRESULT)fp->err;
 800f770:	7d65      	ldrb	r5, [r4, #21]
	if (res != FR_OK) LEAVE_FF(fs, res);
 800f772:	2d00      	cmp	r5, #0
 800f774:	d1f3      	bne.n	800f75e <f_lseek+0x1e>
	if (fp->cltbl) {	/* Fast seek */
 800f776:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800f778:	f8d4 9000 	ldr.w	r9, [r4]
	if (fp->cltbl) {	/* Fast seek */
 800f77c:	b1f8      	cbz	r0, 800f7be <f_lseek+0x7e>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 800f77e:	1c77      	adds	r7, r6, #1
 800f780:	d05d      	beq.n	800f83e <f_lseek+0xfe>
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 800f782:	68e3      	ldr	r3, [r4, #12]
 800f784:	429e      	cmp	r6, r3
 800f786:	bf28      	it	cs
 800f788:	461e      	movcs	r6, r3
			fp->fptr = ofs;				/* Set file pointer */
 800f78a:	61a6      	str	r6, [r4, #24]
			if (ofs) {
 800f78c:	2e00      	cmp	r6, #0
 800f78e:	d0e6      	beq.n	800f75e <f_lseek+0x1e>
				fp->clust = clmt_clust(fp, ofs - 1);
 800f790:	f106 3cff 	add.w	ip, r6, #4294967295
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800f794:	f8b9 700a 	ldrh.w	r7, [r9, #10]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800f798:	6843      	ldr	r3, [r0, #4]
	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800f79a:	1d02      	adds	r2, r0, #4
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800f79c:	ea4f 2c5c 	mov.w	ip, ip, lsr #9
 800f7a0:	fbbc f1f7 	udiv	r1, ip, r7
		if (ncl == 0) return 0;	/* End of table? (error) */
 800f7a4:	b92b      	cbnz	r3, 800f7b2 <f_lseek+0x72>
 800f7a6:	e05f      	b.n	800f868 <f_lseek+0x128>
		cl -= ncl; tbl++;		/* Next fragment */
 800f7a8:	1ac9      	subs	r1, r1, r3
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800f7aa:	f852 3f08 	ldr.w	r3, [r2, #8]!
		if (ncl == 0) return 0;	/* End of table? (error) */
 800f7ae:	2b00      	cmp	r3, #0
 800f7b0:	d05a      	beq.n	800f868 <f_lseek+0x128>
		if (cl < ncl) break;	/* In this fragment? */
 800f7b2:	428b      	cmp	r3, r1
 800f7b4:	d9f8      	bls.n	800f7a8 <f_lseek+0x68>
	return cl + *tbl;	/* Return the cluster number */
 800f7b6:	6853      	ldr	r3, [r2, #4]
 800f7b8:	440b      	add	r3, r1
	clst -= 2;
 800f7ba:	1e99      	subs	r1, r3, #2
	return cl + *tbl;	/* Return the cluster number */
 800f7bc:	e056      	b.n	800f86c <f_lseek+0x12c>
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 800f7be:	68e2      	ldr	r2, [r4, #12]
		ifptr = fp->fptr;
 800f7c0:	69a3      	ldr	r3, [r4, #24]
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 800f7c2:	42b2      	cmp	r2, r6
 800f7c4:	d204      	bcs.n	800f7d0 <f_lseek+0x90>
 800f7c6:	7d21      	ldrb	r1, [r4, #20]
 800f7c8:	0788      	lsls	r0, r1, #30
 800f7ca:	f100 809b 	bmi.w	800f904 <f_lseek+0x1c4>
 800f7ce:	4616      	mov	r6, r2
		fp->fptr = nsect = 0;
 800f7d0:	2200      	movs	r2, #0
 800f7d2:	61a2      	str	r2, [r4, #24]
		if (ofs) {
 800f7d4:	2e00      	cmp	r6, #0
 800f7d6:	d0c2      	beq.n	800f75e <f_lseek+0x1e>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 800f7d8:	f8b9 800a 	ldrh.w	r8, [r9, #10]
 800f7dc:	ea4f 2848 	mov.w	r8, r8, lsl #9
			if (ifptr > 0 &&
 800f7e0:	2b00      	cmp	r3, #0
 800f7e2:	d16e      	bne.n	800f8c2 <f_lseek+0x182>
				clst = fp->obj.sclust;					/* start from the first cluster */
 800f7e4:	68a7      	ldr	r7, [r4, #8]
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 800f7e6:	2f00      	cmp	r7, #0
 800f7e8:	f000 811e 	beq.w	800fa28 <f_lseek+0x2e8>
				fp->clust = clst;
 800f7ec:	2300      	movs	r3, #0
 800f7ee:	61e7      	str	r7, [r4, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 800f7f0:	45b0      	cmp	r8, r6
 800f7f2:	f080 8155 	bcs.w	800faa0 <f_lseek+0x360>
 800f7f6:	4639      	mov	r1, r7
 800f7f8:	e014      	b.n	800f824 <f_lseek+0xe4>
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 800f7fa:	f7fe feb1 	bl	800e560 <create_chain>
						if (clst == 0) {				/* Clip file size in case of disk full */
 800f7fe:	4601      	mov	r1, r0
 800f800:	2800      	cmp	r0, #0
 800f802:	f000 8148 	beq.w	800fa96 <f_lseek+0x356>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800f806:	1c4b      	adds	r3, r1, #1
 800f808:	f000 80c7 	beq.w	800f99a <f_lseek+0x25a>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 800f80c:	2901      	cmp	r1, #1
 800f80e:	d91d      	bls.n	800f84c <f_lseek+0x10c>
 800f810:	f8d9 3014 	ldr.w	r3, [r9, #20]
 800f814:	428b      	cmp	r3, r1
 800f816:	d919      	bls.n	800f84c <f_lseek+0x10c>
				fp->fptr += ofs;
 800f818:	69a2      	ldr	r2, [r4, #24]
				while (ofs > bcs) {						/* Cluster following loop */
 800f81a:	45b0      	cmp	r8, r6
					fp->clust = clst;
 800f81c:	61e1      	str	r1, [r4, #28]
				fp->fptr += ofs;
 800f81e:	4613      	mov	r3, r2
				while (ofs > bcs) {						/* Cluster following loop */
 800f820:	f080 8120 	bcs.w	800fa64 <f_lseek+0x324>
					ofs -= bcs; fp->fptr += bcs;
 800f824:	4443      	add	r3, r8
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 800f826:	4620      	mov	r0, r4
					ofs -= bcs; fp->fptr += bcs;
 800f828:	eba6 0608 	sub.w	r6, r6, r8
 800f82c:	61a3      	str	r3, [r4, #24]
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 800f82e:	7d23      	ldrb	r3, [r4, #20]
 800f830:	079a      	lsls	r2, r3, #30
 800f832:	d4e2      	bmi.n	800f7fa <f_lseek+0xba>
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 800f834:	6820      	ldr	r0, [r4, #0]
 800f836:	f7fe fe3d 	bl	800e4b4 <get_fat.isra.0>
 800f83a:	4601      	mov	r1, r0
 800f83c:	e7e3      	b.n	800f806 <f_lseek+0xc6>
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 800f83e:	4680      	mov	r8, r0
			cl = fp->obj.sclust;		/* Origin of the chain */
 800f840:	68a2      	ldr	r2, [r4, #8]
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 800f842:	f858 1b04 	ldr.w	r1, [r8], #4
			if (cl) {
 800f846:	b12a      	cbz	r2, 800f854 <f_lseek+0x114>
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800f848:	2a01      	cmp	r2, #1
 800f84a:	d15f      	bne.n	800f90c <f_lseek+0x1cc>
				if (!dsc) ABORT(fs, FR_INT_ERR);
 800f84c:	2302      	movs	r3, #2
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 800f84e:	461d      	mov	r5, r3
				if (!dsc) ABORT(fs, FR_INT_ERR);
 800f850:	7563      	strb	r3, [r4, #21]
 800f852:	e784      	b.n	800f75e <f_lseek+0x1e>
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 800f854:	f04f 0a02 	mov.w	sl, #2
			if (ulen <= tlen) {
 800f858:	458a      	cmp	sl, r1
			*fp->cltbl = ulen;	/* Number of items used */
 800f85a:	f8c0 a000 	str.w	sl, [r0]
			if (ulen <= tlen) {
 800f85e:	d853      	bhi.n	800f908 <f_lseek+0x1c8>
				*tbl = 0;		/* Terminate table */
 800f860:	2300      	movs	r3, #0
 800f862:	f8c8 3000 	str.w	r3, [r8]
 800f866:	e77a      	b.n	800f75e <f_lseek+0x1e>
 800f868:	f06f 0101 	mvn.w	r1, #1
				fp->clust = clmt_clust(fp, ofs - 1);
 800f86c:	61e3      	str	r3, [r4, #28]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800f86e:	f8d9 3014 	ldr.w	r3, [r9, #20]
 800f872:	3b02      	subs	r3, #2
 800f874:	428b      	cmp	r3, r1
 800f876:	d9e9      	bls.n	800f84c <f_lseek+0x10c>
	return clst * fs->csize + fs->database;
 800f878:	f8d9 2028 	ldr.w	r2, [r9, #40]	@ 0x28
 800f87c:	fb01 2207 	mla	r2, r1, r7, r2
				if (!dsc) ABORT(fs, FR_INT_ERR);
 800f880:	2a00      	cmp	r2, #0
 800f882:	d0e3      	beq.n	800f84c <f_lseek+0x10c>
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 800f884:	f3c6 0608 	ubfx	r6, r6, #0, #9
 800f888:	2e00      	cmp	r6, #0
 800f88a:	f43f af68 	beq.w	800f75e <f_lseek+0x1e>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 800f88e:	3f01      	subs	r7, #1
 800f890:	ea07 070c 	and.w	r7, r7, ip
 800f894:	4417      	add	r7, r2
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 800f896:	6a22      	ldr	r2, [r4, #32]
 800f898:	42ba      	cmp	r2, r7
 800f89a:	f43f af60 	beq.w	800f75e <f_lseek+0x1e>
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 800f89e:	f994 3014 	ldrsb.w	r3, [r4, #20]
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800f8a2:	f104 0630 	add.w	r6, r4, #48	@ 0x30
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800f8a6:	f899 0001 	ldrb.w	r0, [r9, #1]
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 800f8aa:	2b00      	cmp	r3, #0
 800f8ac:	f2c0 80af 	blt.w	800fa0e <f_lseek+0x2ce>
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800f8b0:	4631      	mov	r1, r6
 800f8b2:	2301      	movs	r3, #1
 800f8b4:	463a      	mov	r2, r7
 800f8b6:	f7fe fab9 	bl	800de2c <disk_read>
 800f8ba:	2800      	cmp	r0, #0
 800f8bc:	d16d      	bne.n	800f99a <f_lseek+0x25a>
			fp->sect = nsect;
 800f8be:	6227      	str	r7, [r4, #32]
 800f8c0:	e74d      	b.n	800f75e <f_lseek+0x1e>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 800f8c2:	3b01      	subs	r3, #1
 800f8c4:	1e72      	subs	r2, r6, #1
 800f8c6:	fbb3 f1f8 	udiv	r1, r3, r8
 800f8ca:	fbb2 f2f8 	udiv	r2, r2, r8
			if (ifptr > 0 &&
 800f8ce:	428a      	cmp	r2, r1
 800f8d0:	d388      	bcc.n	800f7e4 <f_lseek+0xa4>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 800f8d2:	f1c8 0200 	rsb	r2, r8, #0
				clst = fp->clust;
 800f8d6:	69e7      	ldr	r7, [r4, #28]
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 800f8d8:	4013      	ands	r3, r2
				ofs -= fp->fptr;
 800f8da:	1af6      	subs	r6, r6, r3
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 800f8dc:	61a3      	str	r3, [r4, #24]
			if (clst != 0) {
 800f8de:	2f00      	cmp	r7, #0
 800f8e0:	d186      	bne.n	800f7f0 <f_lseek+0xb0>
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 800f8e2:	68e2      	ldr	r2, [r4, #12]
 800f8e4:	429a      	cmp	r2, r3
 800f8e6:	d204      	bcs.n	800f8f2 <f_lseek+0x1b2>
			fp->flag |= FA_MODIFIED;
 800f8e8:	7d22      	ldrb	r2, [r4, #20]
			fp->obj.objsize = fp->fptr;
 800f8ea:	60e3      	str	r3, [r4, #12]
			fp->flag |= FA_MODIFIED;
 800f8ec:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800f8f0:	7522      	strb	r2, [r4, #20]
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 800f8f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f8f6:	2b00      	cmp	r3, #0
 800f8f8:	f43f af31 	beq.w	800f75e <f_lseek+0x1e>
 800f8fc:	6a22      	ldr	r2, [r4, #32]
 800f8fe:	42ba      	cmp	r2, r7
 800f900:	d1cd      	bne.n	800f89e <f_lseek+0x15e>
 800f902:	e72c      	b.n	800f75e <f_lseek+0x1e>
		fp->fptr = nsect = 0;
 800f904:	61a5      	str	r5, [r4, #24]
		if (ofs) {
 800f906:	e767      	b.n	800f7d8 <f_lseek+0x98>
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 800f908:	2511      	movs	r5, #17
 800f90a:	e728      	b.n	800f75e <f_lseek+0x1e>
 800f90c:	464f      	mov	r7, r9
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 800f90e:	f04f 0a02 	mov.w	sl, #2
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 800f912:	46c3      	mov	fp, r8
 800f914:	4616      	mov	r6, r2
 800f916:	9102      	str	r1, [sp, #8]
 800f918:	9503      	str	r5, [sp, #12]
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 800f91a:	4635      	mov	r5, r6
						pcl = cl; ncl++;
 800f91c:	f04f 0801 	mov.w	r8, #1
 800f920:	9600      	str	r6, [sp, #0]
 800f922:	e033      	b.n	800f98c <f_lseek+0x24c>
		switch (fs->fs_type) {
 800f924:	783b      	ldrb	r3, [r7, #0]
 800f926:	2b02      	cmp	r3, #2
 800f928:	d04e      	beq.n	800f9c8 <f_lseek+0x288>
 800f92a:	2b03      	cmp	r3, #3
 800f92c:	d039      	beq.n	800f9a2 <f_lseek+0x262>
 800f92e:	2b01      	cmp	r3, #1
 800f930:	d18c      	bne.n	800f84c <f_lseek+0x10c>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800f932:	6a39      	ldr	r1, [r7, #32]
			bc = (UINT)clst; bc += bc / 2;
 800f934:	eb05 0655 	add.w	r6, r5, r5, lsr #1
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800f938:	4638      	mov	r0, r7
 800f93a:	eb01 2156 	add.w	r1, r1, r6, lsr #9
 800f93e:	f7fe fb91 	bl	800e064 <move_window>
 800f942:	bb50      	cbnz	r0, 800f99a <f_lseek+0x25a>
			wc = fs->win[bc++ % SS(fs)];
 800f944:	f3c6 0208 	ubfx	r2, r6, #0, #9
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800f948:	6a39      	ldr	r1, [r7, #32]
			wc = fs->win[bc++ % SS(fs)];
 800f94a:	3601      	adds	r6, #1
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800f94c:	4638      	mov	r0, r7
			wc = fs->win[bc++ % SS(fs)];
 800f94e:	443a      	add	r2, r7
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800f950:	eb01 2156 	add.w	r1, r1, r6, lsr #9
			wc = fs->win[bc++ % SS(fs)];
 800f954:	f892 3030 	ldrb.w	r3, [r2, #48]	@ 0x30
 800f958:	9301      	str	r3, [sp, #4]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800f95a:	f7fe fb83 	bl	800e064 <move_window>
 800f95e:	b9e0      	cbnz	r0, 800f99a <f_lseek+0x25a>
			wc |= fs->win[bc % SS(fs)] << 8;
 800f960:	f3c6 0308 	ubfx	r3, r6, #0, #9
 800f964:	9a01      	ldr	r2, [sp, #4]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800f966:	07ee      	lsls	r6, r5, #31
			wc |= fs->win[bc % SS(fs)] << 8;
 800f968:	443b      	add	r3, r7
 800f96a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800f96e:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800f972:	d570      	bpl.n	800fa56 <f_lseek+0x316>
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 800f974:	2a1f      	cmp	r2, #31
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800f976:	ea4f 1312 	mov.w	r3, r2, lsr #4
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 800f97a:	f67f af67 	bls.w	800f84c <f_lseek+0x10c>
					} while (cl == pcl + 1);
 800f97e:	3501      	adds	r5, #1
 800f980:	429d      	cmp	r5, r3
 800f982:	d131      	bne.n	800f9e8 <f_lseek+0x2a8>
						pcl = cl; ncl++;
 800f984:	f108 0801 	add.w	r8, r8, #1
 800f988:	461d      	mov	r5, r3
 800f98a:	6827      	ldr	r7, [r4, #0]
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800f98c:	697b      	ldr	r3, [r7, #20]
 800f98e:	42ab      	cmp	r3, r5
 800f990:	d8c8      	bhi.n	800f924 <f_lseek+0x1e4>
				if (!dsc) ABORT(fs, FR_INT_ERR);
 800f992:	2302      	movs	r3, #2
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 800f994:	461d      	mov	r5, r3
				if (!dsc) ABORT(fs, FR_INT_ERR);
 800f996:	7563      	strb	r3, [r4, #21]
 800f998:	e6e1      	b.n	800f75e <f_lseek+0x1e>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800f99a:	2301      	movs	r3, #1
 800f99c:	461d      	mov	r5, r3
 800f99e:	7563      	strb	r3, [r4, #21]
 800f9a0:	e6dd      	b.n	800f75e <f_lseek+0x1e>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800f9a2:	6a39      	ldr	r1, [r7, #32]
 800f9a4:	4638      	mov	r0, r7
 800f9a6:	eb01 11d5 	add.w	r1, r1, r5, lsr #7
 800f9aa:	f7fe fb5b 	bl	800e064 <move_window>
 800f9ae:	2800      	cmp	r0, #0
 800f9b0:	d1f3      	bne.n	800f99a <f_lseek+0x25a>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800f9b2:	00ab      	lsls	r3, r5, #2
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 800f9b4:	493e      	ldr	r1, [pc, #248]	@ (800fab0 <f_lseek+0x370>)
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800f9b6:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
	rv = rv << 8 | ptr[0];
 800f9ba:	443b      	add	r3, r7
 800f9bc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 800f9be:	420a      	tst	r2, r1
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800f9c0:	f022 4370 	bic.w	r3, r2, #4026531840	@ 0xf0000000
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 800f9c4:	d1db      	bne.n	800f97e <f_lseek+0x23e>
 800f9c6:	e741      	b.n	800f84c <f_lseek+0x10c>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800f9c8:	6a39      	ldr	r1, [r7, #32]
 800f9ca:	4638      	mov	r0, r7
 800f9cc:	eb01 2115 	add.w	r1, r1, r5, lsr #8
 800f9d0:	f7fe fb48 	bl	800e064 <move_window>
 800f9d4:	2800      	cmp	r0, #0
 800f9d6:	d1e0      	bne.n	800f99a <f_lseek+0x25a>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800f9d8:	006b      	lsls	r3, r5, #1
 800f9da:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800f9de:	443b      	add	r3, r7
 800f9e0:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 800f9e2:	2b01      	cmp	r3, #1
 800f9e4:	d8cb      	bhi.n	800f97e <f_lseek+0x23e>
 800f9e6:	e731      	b.n	800f84c <f_lseek+0x10c>
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 800f9e8:	f10a 0a02 	add.w	sl, sl, #2
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 800f9ec:	9a02      	ldr	r2, [sp, #8]
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 800f9ee:	9e00      	ldr	r6, [sp, #0]
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 800f9f0:	4552      	cmp	r2, sl
 800f9f2:	d327      	bcc.n	800fa44 <f_lseek+0x304>
						*tbl++ = ncl; *tbl++ = tcl;
 800f9f4:	465a      	mov	r2, fp
 800f9f6:	f842 8b08 	str.w	r8, [r2], #8
 800f9fa:	f8cb 6004 	str.w	r6, [fp, #4]
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 800f9fe:	f8d9 1014 	ldr.w	r1, [r9, #20]
 800fa02:	4299      	cmp	r1, r3
 800fa04:	d950      	bls.n	800faa8 <f_lseek+0x368>
						*tbl++ = ncl; *tbl++ = tcl;
 800fa06:	4693      	mov	fp, r2
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 800fa08:	461e      	mov	r6, r3
 800fa0a:	6827      	ldr	r7, [r4, #0]
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800fa0c:	e785      	b.n	800f91a <f_lseek+0x1da>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800fa0e:	2301      	movs	r3, #1
 800fa10:	4631      	mov	r1, r6
 800fa12:	f7fe fa19 	bl	800de48 <disk_write>
 800fa16:	2800      	cmp	r0, #0
 800fa18:	d1bf      	bne.n	800f99a <f_lseek+0x25a>
				fp->flag &= (BYTE)~FA_DIRTY;
 800fa1a:	7d23      	ldrb	r3, [r4, #20]
 800fa1c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800fa20:	7523      	strb	r3, [r4, #20]
 800fa22:	f899 0001 	ldrb.w	r0, [r9, #1]
 800fa26:	e743      	b.n	800f8b0 <f_lseek+0x170>
					clst = create_chain(&fp->obj, 0);
 800fa28:	4639      	mov	r1, r7
 800fa2a:	4620      	mov	r0, r4
 800fa2c:	f7fe fd98 	bl	800e560 <create_chain>
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 800fa30:	2801      	cmp	r0, #1
					clst = create_chain(&fp->obj, 0);
 800fa32:	4607      	mov	r7, r0
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 800fa34:	f43f af0a 	beq.w	800f84c <f_lseek+0x10c>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800fa38:	1c41      	adds	r1, r0, #1
 800fa3a:	d0ae      	beq.n	800f99a <f_lseek+0x25a>
				fp->fptr += ofs;
 800fa3c:	69a3      	ldr	r3, [r4, #24]
					fp->obj.sclust = clst;
 800fa3e:	60a0      	str	r0, [r4, #8]
				fp->clust = clst;
 800fa40:	61e0      	str	r0, [r4, #28]
 800fa42:	e74c      	b.n	800f8de <f_lseek+0x19e>
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 800fa44:	f8d9 2014 	ldr.w	r2, [r9, #20]
 800fa48:	429a      	cmp	r2, r3
 800fa4a:	d8dd      	bhi.n	800fa08 <f_lseek+0x2c8>
 800fa4c:	46d8      	mov	r8, fp
 800fa4e:	e9dd 1502 	ldrd	r1, r5, [sp, #8]
			*fp->cltbl = ulen;	/* Number of items used */
 800fa52:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 800fa54:	e700      	b.n	800f858 <f_lseek+0x118>
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 800fa56:	f640 71fe 	movw	r1, #4094	@ 0xffe
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800fa5a:	f3c2 030b 	ubfx	r3, r2, #0, #12
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 800fa5e:	420a      	tst	r2, r1
 800fa60:	d18d      	bne.n	800f97e <f_lseek+0x23e>
 800fa62:	e6f3      	b.n	800f84c <f_lseek+0x10c>
				if (ofs % SS(fs)) {
 800fa64:	460f      	mov	r7, r1
 800fa66:	f3c6 0108 	ubfx	r1, r6, #0, #9
				fp->fptr += ofs;
 800fa6a:	18b3      	adds	r3, r6, r2
 800fa6c:	61a3      	str	r3, [r4, #24]
				if (ofs % SS(fs)) {
 800fa6e:	b1a9      	cbz	r1, 800fa9c <f_lseek+0x35c>
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800fa70:	f8d9 2014 	ldr.w	r2, [r9, #20]
	clst -= 2;
 800fa74:	1eb9      	subs	r1, r7, #2
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800fa76:	3a02      	subs	r2, #2
 800fa78:	4291      	cmp	r1, r2
 800fa7a:	f4bf aee7 	bcs.w	800f84c <f_lseek+0x10c>
	return clst * fs->csize + fs->database;
 800fa7e:	f8b9 200a 	ldrh.w	r2, [r9, #10]
 800fa82:	f8d9 7028 	ldr.w	r7, [r9, #40]	@ 0x28
 800fa86:	fb01 7702 	mla	r7, r1, r2, r7
					if (!nsect) ABORT(fs, FR_INT_ERR);
 800fa8a:	2f00      	cmp	r7, #0
 800fa8c:	f43f aede 	beq.w	800f84c <f_lseek+0x10c>
					nsect += (DWORD)(ofs / SS(fs));
 800fa90:	eb07 2756 	add.w	r7, r7, r6, lsr #9
 800fa94:	e725      	b.n	800f8e2 <f_lseek+0x1a2>
 800fa96:	4607      	mov	r7, r0
				fp->fptr += ofs;
 800fa98:	69a3      	ldr	r3, [r4, #24]
				if (ofs % SS(fs)) {
 800fa9a:	e722      	b.n	800f8e2 <f_lseek+0x1a2>
		fp->fptr = nsect = 0;
 800fa9c:	460f      	mov	r7, r1
 800fa9e:	e720      	b.n	800f8e2 <f_lseek+0x1a2>
				if (ofs % SS(fs)) {
 800faa0:	f3c6 0108 	ubfx	r1, r6, #0, #9
 800faa4:	69a2      	ldr	r2, [r4, #24]
 800faa6:	e7e0      	b.n	800fa6a <f_lseek+0x32a>
						*tbl++ = ncl; *tbl++ = tcl;
 800faa8:	9902      	ldr	r1, [sp, #8]
 800faaa:	4690      	mov	r8, r2
 800faac:	9d03      	ldr	r5, [sp, #12]
 800faae:	e7d0      	b.n	800fa52 <f_lseek+0x312>
 800fab0:	0ffffffe 	.word	0x0ffffffe

0800fab4 <FATFS_LinkDriver>:
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
  uint8_t ret = 1;
  uint8_t DiskNum = 0;

  if(disk.nbr < _VOLUMES)
 800fab4:	4b10      	ldr	r3, [pc, #64]	@ (800faf8 <FATFS_LinkDriver+0x44>)
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800fab6:	b410      	push	{r4}
  if(disk.nbr < _VOLUMES)
 800fab8:	7a5c      	ldrb	r4, [r3, #9]
 800faba:	b9cc      	cbnz	r4, 800faf0 <FATFS_LinkDriver+0x3c>
 800fabc:	4602      	mov	r2, r0
    disk.is_initialized[disk.nbr] = 0;
 800fabe:	f004 00ff 	and.w	r0, r4, #255	@ 0xff
 800fac2:	7a5c      	ldrb	r4, [r3, #9]
 800fac4:	5518      	strb	r0, [r3, r4]
    disk.drv[disk.nbr] = drv;
 800fac6:	7a5c      	ldrb	r4, [r3, #9]
 800fac8:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800facc:	6062      	str	r2, [r4, #4]
    disk.lun[disk.nbr] = lun;
 800face:	7a5c      	ldrb	r4, [r3, #9]
    DiskNum = disk.nbr++;
 800fad0:	7a5a      	ldrb	r2, [r3, #9]
    disk.lun[disk.nbr] = lun;
 800fad2:	441c      	add	r4, r3
 800fad4:	7220      	strb	r0, [r4, #8]
    DiskNum = disk.nbr++;
 800fad6:	1c54      	adds	r4, r2, #1
    path[0] = DiskNum + '0';
 800fad8:	3230      	adds	r2, #48	@ 0x30
    DiskNum = disk.nbr++;
 800fada:	b2e4      	uxtb	r4, r4
 800fadc:	725c      	strb	r4, [r3, #9]
    path[1] = ':';
 800fade:	243a      	movs	r4, #58	@ 0x3a
    path[2] = '/';
 800fae0:	232f      	movs	r3, #47	@ 0x2f
    path[0] = DiskNum + '0';
 800fae2:	700a      	strb	r2, [r1, #0]
    path[1] = ':';
 800fae4:	704c      	strb	r4, [r1, #1]
    path[3] = 0;
 800fae6:	70c8      	strb	r0, [r1, #3]
  return FATFS_LinkDriverEx(drv, path, 0);
}
 800fae8:	f85d 4b04 	ldr.w	r4, [sp], #4
    path[2] = '/';
 800faec:	708b      	strb	r3, [r1, #2]
}
 800faee:	4770      	bx	lr
  uint8_t ret = 1;
 800faf0:	2001      	movs	r0, #1
}
 800faf2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800faf6:	4770      	bx	lr
 800faf8:	240ac8e0 	.word	0x240ac8e0

0800fafc <sniprintf>:
 800fafc:	b40c      	push	{r2, r3}
 800fafe:	b530      	push	{r4, r5, lr}
 800fb00:	4b17      	ldr	r3, [pc, #92]	@ (800fb60 <sniprintf+0x64>)
 800fb02:	1e0c      	subs	r4, r1, #0
 800fb04:	681d      	ldr	r5, [r3, #0]
 800fb06:	b09d      	sub	sp, #116	@ 0x74
 800fb08:	da08      	bge.n	800fb1c <sniprintf+0x20>
 800fb0a:	238b      	movs	r3, #139	@ 0x8b
 800fb0c:	602b      	str	r3, [r5, #0]
 800fb0e:	f04f 30ff 	mov.w	r0, #4294967295
 800fb12:	b01d      	add	sp, #116	@ 0x74
 800fb14:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800fb18:	b002      	add	sp, #8
 800fb1a:	4770      	bx	lr
 800fb1c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800fb20:	f8ad 3014 	strh.w	r3, [sp, #20]
 800fb24:	bf14      	ite	ne
 800fb26:	f104 33ff 	addne.w	r3, r4, #4294967295
 800fb2a:	4623      	moveq	r3, r4
 800fb2c:	9304      	str	r3, [sp, #16]
 800fb2e:	9307      	str	r3, [sp, #28]
 800fb30:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800fb34:	9002      	str	r0, [sp, #8]
 800fb36:	9006      	str	r0, [sp, #24]
 800fb38:	f8ad 3016 	strh.w	r3, [sp, #22]
 800fb3c:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800fb3e:	ab21      	add	r3, sp, #132	@ 0x84
 800fb40:	a902      	add	r1, sp, #8
 800fb42:	4628      	mov	r0, r5
 800fb44:	9301      	str	r3, [sp, #4]
 800fb46:	f000 f995 	bl	800fe74 <_svfiprintf_r>
 800fb4a:	1c43      	adds	r3, r0, #1
 800fb4c:	bfbc      	itt	lt
 800fb4e:	238b      	movlt	r3, #139	@ 0x8b
 800fb50:	602b      	strlt	r3, [r5, #0]
 800fb52:	2c00      	cmp	r4, #0
 800fb54:	d0dd      	beq.n	800fb12 <sniprintf+0x16>
 800fb56:	9b02      	ldr	r3, [sp, #8]
 800fb58:	2200      	movs	r2, #0
 800fb5a:	701a      	strb	r2, [r3, #0]
 800fb5c:	e7d9      	b.n	800fb12 <sniprintf+0x16>
 800fb5e:	bf00      	nop
 800fb60:	2400001c 	.word	0x2400001c

0800fb64 <memset>:
 800fb64:	4402      	add	r2, r0
 800fb66:	4603      	mov	r3, r0
 800fb68:	4293      	cmp	r3, r2
 800fb6a:	d100      	bne.n	800fb6e <memset+0xa>
 800fb6c:	4770      	bx	lr
 800fb6e:	f803 1b01 	strb.w	r1, [r3], #1
 800fb72:	e7f9      	b.n	800fb68 <memset+0x4>

0800fb74 <__errno>:
 800fb74:	4b01      	ldr	r3, [pc, #4]	@ (800fb7c <__errno+0x8>)
 800fb76:	6818      	ldr	r0, [r3, #0]
 800fb78:	4770      	bx	lr
 800fb7a:	bf00      	nop
 800fb7c:	2400001c 	.word	0x2400001c

0800fb80 <__libc_init_array>:
 800fb80:	b570      	push	{r4, r5, r6, lr}
 800fb82:	4d0d      	ldr	r5, [pc, #52]	@ (800fbb8 <__libc_init_array+0x38>)
 800fb84:	4c0d      	ldr	r4, [pc, #52]	@ (800fbbc <__libc_init_array+0x3c>)
 800fb86:	1b64      	subs	r4, r4, r5
 800fb88:	10a4      	asrs	r4, r4, #2
 800fb8a:	2600      	movs	r6, #0
 800fb8c:	42a6      	cmp	r6, r4
 800fb8e:	d109      	bne.n	800fba4 <__libc_init_array+0x24>
 800fb90:	4d0b      	ldr	r5, [pc, #44]	@ (800fbc0 <__libc_init_array+0x40>)
 800fb92:	4c0c      	ldr	r4, [pc, #48]	@ (800fbc4 <__libc_init_array+0x44>)
 800fb94:	f000 fc66 	bl	8010464 <_init>
 800fb98:	1b64      	subs	r4, r4, r5
 800fb9a:	10a4      	asrs	r4, r4, #2
 800fb9c:	2600      	movs	r6, #0
 800fb9e:	42a6      	cmp	r6, r4
 800fba0:	d105      	bne.n	800fbae <__libc_init_array+0x2e>
 800fba2:	bd70      	pop	{r4, r5, r6, pc}
 800fba4:	f855 3b04 	ldr.w	r3, [r5], #4
 800fba8:	4798      	blx	r3
 800fbaa:	3601      	adds	r6, #1
 800fbac:	e7ee      	b.n	800fb8c <__libc_init_array+0xc>
 800fbae:	f855 3b04 	ldr.w	r3, [r5], #4
 800fbb2:	4798      	blx	r3
 800fbb4:	3601      	adds	r6, #1
 800fbb6:	e7f2      	b.n	800fb9e <__libc_init_array+0x1e>
 800fbb8:	08010810 	.word	0x08010810
 800fbbc:	08010810 	.word	0x08010810
 800fbc0:	08010810 	.word	0x08010810
 800fbc4:	08010814 	.word	0x08010814

0800fbc8 <__retarget_lock_acquire_recursive>:
 800fbc8:	4770      	bx	lr

0800fbca <__retarget_lock_release_recursive>:
 800fbca:	4770      	bx	lr

0800fbcc <_free_r>:
 800fbcc:	b538      	push	{r3, r4, r5, lr}
 800fbce:	4605      	mov	r5, r0
 800fbd0:	2900      	cmp	r1, #0
 800fbd2:	d041      	beq.n	800fc58 <_free_r+0x8c>
 800fbd4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800fbd8:	1f0c      	subs	r4, r1, #4
 800fbda:	2b00      	cmp	r3, #0
 800fbdc:	bfb8      	it	lt
 800fbde:	18e4      	addlt	r4, r4, r3
 800fbe0:	f000 f8e0 	bl	800fda4 <__malloc_lock>
 800fbe4:	4a1d      	ldr	r2, [pc, #116]	@ (800fc5c <_free_r+0x90>)
 800fbe6:	6813      	ldr	r3, [r2, #0]
 800fbe8:	b933      	cbnz	r3, 800fbf8 <_free_r+0x2c>
 800fbea:	6063      	str	r3, [r4, #4]
 800fbec:	6014      	str	r4, [r2, #0]
 800fbee:	4628      	mov	r0, r5
 800fbf0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800fbf4:	f000 b8dc 	b.w	800fdb0 <__malloc_unlock>
 800fbf8:	42a3      	cmp	r3, r4
 800fbfa:	d908      	bls.n	800fc0e <_free_r+0x42>
 800fbfc:	6820      	ldr	r0, [r4, #0]
 800fbfe:	1821      	adds	r1, r4, r0
 800fc00:	428b      	cmp	r3, r1
 800fc02:	bf01      	itttt	eq
 800fc04:	6819      	ldreq	r1, [r3, #0]
 800fc06:	685b      	ldreq	r3, [r3, #4]
 800fc08:	1809      	addeq	r1, r1, r0
 800fc0a:	6021      	streq	r1, [r4, #0]
 800fc0c:	e7ed      	b.n	800fbea <_free_r+0x1e>
 800fc0e:	461a      	mov	r2, r3
 800fc10:	685b      	ldr	r3, [r3, #4]
 800fc12:	b10b      	cbz	r3, 800fc18 <_free_r+0x4c>
 800fc14:	42a3      	cmp	r3, r4
 800fc16:	d9fa      	bls.n	800fc0e <_free_r+0x42>
 800fc18:	6811      	ldr	r1, [r2, #0]
 800fc1a:	1850      	adds	r0, r2, r1
 800fc1c:	42a0      	cmp	r0, r4
 800fc1e:	d10b      	bne.n	800fc38 <_free_r+0x6c>
 800fc20:	6820      	ldr	r0, [r4, #0]
 800fc22:	4401      	add	r1, r0
 800fc24:	1850      	adds	r0, r2, r1
 800fc26:	4283      	cmp	r3, r0
 800fc28:	6011      	str	r1, [r2, #0]
 800fc2a:	d1e0      	bne.n	800fbee <_free_r+0x22>
 800fc2c:	6818      	ldr	r0, [r3, #0]
 800fc2e:	685b      	ldr	r3, [r3, #4]
 800fc30:	6053      	str	r3, [r2, #4]
 800fc32:	4408      	add	r0, r1
 800fc34:	6010      	str	r0, [r2, #0]
 800fc36:	e7da      	b.n	800fbee <_free_r+0x22>
 800fc38:	d902      	bls.n	800fc40 <_free_r+0x74>
 800fc3a:	230c      	movs	r3, #12
 800fc3c:	602b      	str	r3, [r5, #0]
 800fc3e:	e7d6      	b.n	800fbee <_free_r+0x22>
 800fc40:	6820      	ldr	r0, [r4, #0]
 800fc42:	1821      	adds	r1, r4, r0
 800fc44:	428b      	cmp	r3, r1
 800fc46:	bf04      	itt	eq
 800fc48:	6819      	ldreq	r1, [r3, #0]
 800fc4a:	685b      	ldreq	r3, [r3, #4]
 800fc4c:	6063      	str	r3, [r4, #4]
 800fc4e:	bf04      	itt	eq
 800fc50:	1809      	addeq	r1, r1, r0
 800fc52:	6021      	streq	r1, [r4, #0]
 800fc54:	6054      	str	r4, [r2, #4]
 800fc56:	e7ca      	b.n	800fbee <_free_r+0x22>
 800fc58:	bd38      	pop	{r3, r4, r5, pc}
 800fc5a:	bf00      	nop
 800fc5c:	240aca30 	.word	0x240aca30

0800fc60 <sbrk_aligned>:
 800fc60:	b570      	push	{r4, r5, r6, lr}
 800fc62:	4e0f      	ldr	r6, [pc, #60]	@ (800fca0 <sbrk_aligned+0x40>)
 800fc64:	460c      	mov	r4, r1
 800fc66:	6831      	ldr	r1, [r6, #0]
 800fc68:	4605      	mov	r5, r0
 800fc6a:	b911      	cbnz	r1, 800fc72 <sbrk_aligned+0x12>
 800fc6c:	f000 fba6 	bl	80103bc <_sbrk_r>
 800fc70:	6030      	str	r0, [r6, #0]
 800fc72:	4621      	mov	r1, r4
 800fc74:	4628      	mov	r0, r5
 800fc76:	f000 fba1 	bl	80103bc <_sbrk_r>
 800fc7a:	1c43      	adds	r3, r0, #1
 800fc7c:	d103      	bne.n	800fc86 <sbrk_aligned+0x26>
 800fc7e:	f04f 34ff 	mov.w	r4, #4294967295
 800fc82:	4620      	mov	r0, r4
 800fc84:	bd70      	pop	{r4, r5, r6, pc}
 800fc86:	1cc4      	adds	r4, r0, #3
 800fc88:	f024 0403 	bic.w	r4, r4, #3
 800fc8c:	42a0      	cmp	r0, r4
 800fc8e:	d0f8      	beq.n	800fc82 <sbrk_aligned+0x22>
 800fc90:	1a21      	subs	r1, r4, r0
 800fc92:	4628      	mov	r0, r5
 800fc94:	f000 fb92 	bl	80103bc <_sbrk_r>
 800fc98:	3001      	adds	r0, #1
 800fc9a:	d1f2      	bne.n	800fc82 <sbrk_aligned+0x22>
 800fc9c:	e7ef      	b.n	800fc7e <sbrk_aligned+0x1e>
 800fc9e:	bf00      	nop
 800fca0:	240aca2c 	.word	0x240aca2c

0800fca4 <_malloc_r>:
 800fca4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fca8:	1ccd      	adds	r5, r1, #3
 800fcaa:	f025 0503 	bic.w	r5, r5, #3
 800fcae:	3508      	adds	r5, #8
 800fcb0:	2d0c      	cmp	r5, #12
 800fcb2:	bf38      	it	cc
 800fcb4:	250c      	movcc	r5, #12
 800fcb6:	2d00      	cmp	r5, #0
 800fcb8:	4606      	mov	r6, r0
 800fcba:	db01      	blt.n	800fcc0 <_malloc_r+0x1c>
 800fcbc:	42a9      	cmp	r1, r5
 800fcbe:	d904      	bls.n	800fcca <_malloc_r+0x26>
 800fcc0:	230c      	movs	r3, #12
 800fcc2:	6033      	str	r3, [r6, #0]
 800fcc4:	2000      	movs	r0, #0
 800fcc6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fcca:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800fda0 <_malloc_r+0xfc>
 800fcce:	f000 f869 	bl	800fda4 <__malloc_lock>
 800fcd2:	f8d8 3000 	ldr.w	r3, [r8]
 800fcd6:	461c      	mov	r4, r3
 800fcd8:	bb44      	cbnz	r4, 800fd2c <_malloc_r+0x88>
 800fcda:	4629      	mov	r1, r5
 800fcdc:	4630      	mov	r0, r6
 800fcde:	f7ff ffbf 	bl	800fc60 <sbrk_aligned>
 800fce2:	1c43      	adds	r3, r0, #1
 800fce4:	4604      	mov	r4, r0
 800fce6:	d158      	bne.n	800fd9a <_malloc_r+0xf6>
 800fce8:	f8d8 4000 	ldr.w	r4, [r8]
 800fcec:	4627      	mov	r7, r4
 800fcee:	2f00      	cmp	r7, #0
 800fcf0:	d143      	bne.n	800fd7a <_malloc_r+0xd6>
 800fcf2:	2c00      	cmp	r4, #0
 800fcf4:	d04b      	beq.n	800fd8e <_malloc_r+0xea>
 800fcf6:	6823      	ldr	r3, [r4, #0]
 800fcf8:	4639      	mov	r1, r7
 800fcfa:	4630      	mov	r0, r6
 800fcfc:	eb04 0903 	add.w	r9, r4, r3
 800fd00:	f000 fb5c 	bl	80103bc <_sbrk_r>
 800fd04:	4581      	cmp	r9, r0
 800fd06:	d142      	bne.n	800fd8e <_malloc_r+0xea>
 800fd08:	6821      	ldr	r1, [r4, #0]
 800fd0a:	1a6d      	subs	r5, r5, r1
 800fd0c:	4629      	mov	r1, r5
 800fd0e:	4630      	mov	r0, r6
 800fd10:	f7ff ffa6 	bl	800fc60 <sbrk_aligned>
 800fd14:	3001      	adds	r0, #1
 800fd16:	d03a      	beq.n	800fd8e <_malloc_r+0xea>
 800fd18:	6823      	ldr	r3, [r4, #0]
 800fd1a:	442b      	add	r3, r5
 800fd1c:	6023      	str	r3, [r4, #0]
 800fd1e:	f8d8 3000 	ldr.w	r3, [r8]
 800fd22:	685a      	ldr	r2, [r3, #4]
 800fd24:	bb62      	cbnz	r2, 800fd80 <_malloc_r+0xdc>
 800fd26:	f8c8 7000 	str.w	r7, [r8]
 800fd2a:	e00f      	b.n	800fd4c <_malloc_r+0xa8>
 800fd2c:	6822      	ldr	r2, [r4, #0]
 800fd2e:	1b52      	subs	r2, r2, r5
 800fd30:	d420      	bmi.n	800fd74 <_malloc_r+0xd0>
 800fd32:	2a0b      	cmp	r2, #11
 800fd34:	d917      	bls.n	800fd66 <_malloc_r+0xc2>
 800fd36:	1961      	adds	r1, r4, r5
 800fd38:	42a3      	cmp	r3, r4
 800fd3a:	6025      	str	r5, [r4, #0]
 800fd3c:	bf18      	it	ne
 800fd3e:	6059      	strne	r1, [r3, #4]
 800fd40:	6863      	ldr	r3, [r4, #4]
 800fd42:	bf08      	it	eq
 800fd44:	f8c8 1000 	streq.w	r1, [r8]
 800fd48:	5162      	str	r2, [r4, r5]
 800fd4a:	604b      	str	r3, [r1, #4]
 800fd4c:	4630      	mov	r0, r6
 800fd4e:	f000 f82f 	bl	800fdb0 <__malloc_unlock>
 800fd52:	f104 000b 	add.w	r0, r4, #11
 800fd56:	1d23      	adds	r3, r4, #4
 800fd58:	f020 0007 	bic.w	r0, r0, #7
 800fd5c:	1ac2      	subs	r2, r0, r3
 800fd5e:	bf1c      	itt	ne
 800fd60:	1a1b      	subne	r3, r3, r0
 800fd62:	50a3      	strne	r3, [r4, r2]
 800fd64:	e7af      	b.n	800fcc6 <_malloc_r+0x22>
 800fd66:	6862      	ldr	r2, [r4, #4]
 800fd68:	42a3      	cmp	r3, r4
 800fd6a:	bf0c      	ite	eq
 800fd6c:	f8c8 2000 	streq.w	r2, [r8]
 800fd70:	605a      	strne	r2, [r3, #4]
 800fd72:	e7eb      	b.n	800fd4c <_malloc_r+0xa8>
 800fd74:	4623      	mov	r3, r4
 800fd76:	6864      	ldr	r4, [r4, #4]
 800fd78:	e7ae      	b.n	800fcd8 <_malloc_r+0x34>
 800fd7a:	463c      	mov	r4, r7
 800fd7c:	687f      	ldr	r7, [r7, #4]
 800fd7e:	e7b6      	b.n	800fcee <_malloc_r+0x4a>
 800fd80:	461a      	mov	r2, r3
 800fd82:	685b      	ldr	r3, [r3, #4]
 800fd84:	42a3      	cmp	r3, r4
 800fd86:	d1fb      	bne.n	800fd80 <_malloc_r+0xdc>
 800fd88:	2300      	movs	r3, #0
 800fd8a:	6053      	str	r3, [r2, #4]
 800fd8c:	e7de      	b.n	800fd4c <_malloc_r+0xa8>
 800fd8e:	230c      	movs	r3, #12
 800fd90:	6033      	str	r3, [r6, #0]
 800fd92:	4630      	mov	r0, r6
 800fd94:	f000 f80c 	bl	800fdb0 <__malloc_unlock>
 800fd98:	e794      	b.n	800fcc4 <_malloc_r+0x20>
 800fd9a:	6005      	str	r5, [r0, #0]
 800fd9c:	e7d6      	b.n	800fd4c <_malloc_r+0xa8>
 800fd9e:	bf00      	nop
 800fda0:	240aca30 	.word	0x240aca30

0800fda4 <__malloc_lock>:
 800fda4:	4801      	ldr	r0, [pc, #4]	@ (800fdac <__malloc_lock+0x8>)
 800fda6:	f7ff bf0f 	b.w	800fbc8 <__retarget_lock_acquire_recursive>
 800fdaa:	bf00      	nop
 800fdac:	240aca28 	.word	0x240aca28

0800fdb0 <__malloc_unlock>:
 800fdb0:	4801      	ldr	r0, [pc, #4]	@ (800fdb8 <__malloc_unlock+0x8>)
 800fdb2:	f7ff bf0a 	b.w	800fbca <__retarget_lock_release_recursive>
 800fdb6:	bf00      	nop
 800fdb8:	240aca28 	.word	0x240aca28

0800fdbc <__ssputs_r>:
 800fdbc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fdc0:	688e      	ldr	r6, [r1, #8]
 800fdc2:	461f      	mov	r7, r3
 800fdc4:	42be      	cmp	r6, r7
 800fdc6:	680b      	ldr	r3, [r1, #0]
 800fdc8:	4682      	mov	sl, r0
 800fdca:	460c      	mov	r4, r1
 800fdcc:	4690      	mov	r8, r2
 800fdce:	d82d      	bhi.n	800fe2c <__ssputs_r+0x70>
 800fdd0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800fdd4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800fdd8:	d026      	beq.n	800fe28 <__ssputs_r+0x6c>
 800fdda:	6965      	ldr	r5, [r4, #20]
 800fddc:	6909      	ldr	r1, [r1, #16]
 800fdde:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800fde2:	eba3 0901 	sub.w	r9, r3, r1
 800fde6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800fdea:	1c7b      	adds	r3, r7, #1
 800fdec:	444b      	add	r3, r9
 800fdee:	106d      	asrs	r5, r5, #1
 800fdf0:	429d      	cmp	r5, r3
 800fdf2:	bf38      	it	cc
 800fdf4:	461d      	movcc	r5, r3
 800fdf6:	0553      	lsls	r3, r2, #21
 800fdf8:	d527      	bpl.n	800fe4a <__ssputs_r+0x8e>
 800fdfa:	4629      	mov	r1, r5
 800fdfc:	f7ff ff52 	bl	800fca4 <_malloc_r>
 800fe00:	4606      	mov	r6, r0
 800fe02:	b360      	cbz	r0, 800fe5e <__ssputs_r+0xa2>
 800fe04:	6921      	ldr	r1, [r4, #16]
 800fe06:	464a      	mov	r2, r9
 800fe08:	f000 fae8 	bl	80103dc <memcpy>
 800fe0c:	89a3      	ldrh	r3, [r4, #12]
 800fe0e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800fe12:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fe16:	81a3      	strh	r3, [r4, #12]
 800fe18:	6126      	str	r6, [r4, #16]
 800fe1a:	6165      	str	r5, [r4, #20]
 800fe1c:	444e      	add	r6, r9
 800fe1e:	eba5 0509 	sub.w	r5, r5, r9
 800fe22:	6026      	str	r6, [r4, #0]
 800fe24:	60a5      	str	r5, [r4, #8]
 800fe26:	463e      	mov	r6, r7
 800fe28:	42be      	cmp	r6, r7
 800fe2a:	d900      	bls.n	800fe2e <__ssputs_r+0x72>
 800fe2c:	463e      	mov	r6, r7
 800fe2e:	6820      	ldr	r0, [r4, #0]
 800fe30:	4632      	mov	r2, r6
 800fe32:	4641      	mov	r1, r8
 800fe34:	f000 faa8 	bl	8010388 <memmove>
 800fe38:	68a3      	ldr	r3, [r4, #8]
 800fe3a:	1b9b      	subs	r3, r3, r6
 800fe3c:	60a3      	str	r3, [r4, #8]
 800fe3e:	6823      	ldr	r3, [r4, #0]
 800fe40:	4433      	add	r3, r6
 800fe42:	6023      	str	r3, [r4, #0]
 800fe44:	2000      	movs	r0, #0
 800fe46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fe4a:	462a      	mov	r2, r5
 800fe4c:	f000 fad4 	bl	80103f8 <_realloc_r>
 800fe50:	4606      	mov	r6, r0
 800fe52:	2800      	cmp	r0, #0
 800fe54:	d1e0      	bne.n	800fe18 <__ssputs_r+0x5c>
 800fe56:	6921      	ldr	r1, [r4, #16]
 800fe58:	4650      	mov	r0, sl
 800fe5a:	f7ff feb7 	bl	800fbcc <_free_r>
 800fe5e:	230c      	movs	r3, #12
 800fe60:	f8ca 3000 	str.w	r3, [sl]
 800fe64:	89a3      	ldrh	r3, [r4, #12]
 800fe66:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fe6a:	81a3      	strh	r3, [r4, #12]
 800fe6c:	f04f 30ff 	mov.w	r0, #4294967295
 800fe70:	e7e9      	b.n	800fe46 <__ssputs_r+0x8a>
	...

0800fe74 <_svfiprintf_r>:
 800fe74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fe78:	4698      	mov	r8, r3
 800fe7a:	898b      	ldrh	r3, [r1, #12]
 800fe7c:	061b      	lsls	r3, r3, #24
 800fe7e:	b09d      	sub	sp, #116	@ 0x74
 800fe80:	4607      	mov	r7, r0
 800fe82:	460d      	mov	r5, r1
 800fe84:	4614      	mov	r4, r2
 800fe86:	d510      	bpl.n	800feaa <_svfiprintf_r+0x36>
 800fe88:	690b      	ldr	r3, [r1, #16]
 800fe8a:	b973      	cbnz	r3, 800feaa <_svfiprintf_r+0x36>
 800fe8c:	2140      	movs	r1, #64	@ 0x40
 800fe8e:	f7ff ff09 	bl	800fca4 <_malloc_r>
 800fe92:	6028      	str	r0, [r5, #0]
 800fe94:	6128      	str	r0, [r5, #16]
 800fe96:	b930      	cbnz	r0, 800fea6 <_svfiprintf_r+0x32>
 800fe98:	230c      	movs	r3, #12
 800fe9a:	603b      	str	r3, [r7, #0]
 800fe9c:	f04f 30ff 	mov.w	r0, #4294967295
 800fea0:	b01d      	add	sp, #116	@ 0x74
 800fea2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fea6:	2340      	movs	r3, #64	@ 0x40
 800fea8:	616b      	str	r3, [r5, #20]
 800feaa:	2300      	movs	r3, #0
 800feac:	9309      	str	r3, [sp, #36]	@ 0x24
 800feae:	2320      	movs	r3, #32
 800feb0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800feb4:	f8cd 800c 	str.w	r8, [sp, #12]
 800feb8:	2330      	movs	r3, #48	@ 0x30
 800feba:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8010058 <_svfiprintf_r+0x1e4>
 800febe:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800fec2:	f04f 0901 	mov.w	r9, #1
 800fec6:	4623      	mov	r3, r4
 800fec8:	469a      	mov	sl, r3
 800feca:	f813 2b01 	ldrb.w	r2, [r3], #1
 800fece:	b10a      	cbz	r2, 800fed4 <_svfiprintf_r+0x60>
 800fed0:	2a25      	cmp	r2, #37	@ 0x25
 800fed2:	d1f9      	bne.n	800fec8 <_svfiprintf_r+0x54>
 800fed4:	ebba 0b04 	subs.w	fp, sl, r4
 800fed8:	d00b      	beq.n	800fef2 <_svfiprintf_r+0x7e>
 800feda:	465b      	mov	r3, fp
 800fedc:	4622      	mov	r2, r4
 800fede:	4629      	mov	r1, r5
 800fee0:	4638      	mov	r0, r7
 800fee2:	f7ff ff6b 	bl	800fdbc <__ssputs_r>
 800fee6:	3001      	adds	r0, #1
 800fee8:	f000 80a7 	beq.w	801003a <_svfiprintf_r+0x1c6>
 800feec:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800feee:	445a      	add	r2, fp
 800fef0:	9209      	str	r2, [sp, #36]	@ 0x24
 800fef2:	f89a 3000 	ldrb.w	r3, [sl]
 800fef6:	2b00      	cmp	r3, #0
 800fef8:	f000 809f 	beq.w	801003a <_svfiprintf_r+0x1c6>
 800fefc:	2300      	movs	r3, #0
 800fefe:	f04f 32ff 	mov.w	r2, #4294967295
 800ff02:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ff06:	f10a 0a01 	add.w	sl, sl, #1
 800ff0a:	9304      	str	r3, [sp, #16]
 800ff0c:	9307      	str	r3, [sp, #28]
 800ff0e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ff12:	931a      	str	r3, [sp, #104]	@ 0x68
 800ff14:	4654      	mov	r4, sl
 800ff16:	2205      	movs	r2, #5
 800ff18:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ff1c:	484e      	ldr	r0, [pc, #312]	@ (8010058 <_svfiprintf_r+0x1e4>)
 800ff1e:	f7f0 f9e7 	bl	80002f0 <memchr>
 800ff22:	9a04      	ldr	r2, [sp, #16]
 800ff24:	b9d8      	cbnz	r0, 800ff5e <_svfiprintf_r+0xea>
 800ff26:	06d0      	lsls	r0, r2, #27
 800ff28:	bf44      	itt	mi
 800ff2a:	2320      	movmi	r3, #32
 800ff2c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ff30:	0711      	lsls	r1, r2, #28
 800ff32:	bf44      	itt	mi
 800ff34:	232b      	movmi	r3, #43	@ 0x2b
 800ff36:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ff3a:	f89a 3000 	ldrb.w	r3, [sl]
 800ff3e:	2b2a      	cmp	r3, #42	@ 0x2a
 800ff40:	d015      	beq.n	800ff6e <_svfiprintf_r+0xfa>
 800ff42:	9a07      	ldr	r2, [sp, #28]
 800ff44:	4654      	mov	r4, sl
 800ff46:	2000      	movs	r0, #0
 800ff48:	f04f 0c0a 	mov.w	ip, #10
 800ff4c:	4621      	mov	r1, r4
 800ff4e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ff52:	3b30      	subs	r3, #48	@ 0x30
 800ff54:	2b09      	cmp	r3, #9
 800ff56:	d94b      	bls.n	800fff0 <_svfiprintf_r+0x17c>
 800ff58:	b1b0      	cbz	r0, 800ff88 <_svfiprintf_r+0x114>
 800ff5a:	9207      	str	r2, [sp, #28]
 800ff5c:	e014      	b.n	800ff88 <_svfiprintf_r+0x114>
 800ff5e:	eba0 0308 	sub.w	r3, r0, r8
 800ff62:	fa09 f303 	lsl.w	r3, r9, r3
 800ff66:	4313      	orrs	r3, r2
 800ff68:	9304      	str	r3, [sp, #16]
 800ff6a:	46a2      	mov	sl, r4
 800ff6c:	e7d2      	b.n	800ff14 <_svfiprintf_r+0xa0>
 800ff6e:	9b03      	ldr	r3, [sp, #12]
 800ff70:	1d19      	adds	r1, r3, #4
 800ff72:	681b      	ldr	r3, [r3, #0]
 800ff74:	9103      	str	r1, [sp, #12]
 800ff76:	2b00      	cmp	r3, #0
 800ff78:	bfbb      	ittet	lt
 800ff7a:	425b      	neglt	r3, r3
 800ff7c:	f042 0202 	orrlt.w	r2, r2, #2
 800ff80:	9307      	strge	r3, [sp, #28]
 800ff82:	9307      	strlt	r3, [sp, #28]
 800ff84:	bfb8      	it	lt
 800ff86:	9204      	strlt	r2, [sp, #16]
 800ff88:	7823      	ldrb	r3, [r4, #0]
 800ff8a:	2b2e      	cmp	r3, #46	@ 0x2e
 800ff8c:	d10a      	bne.n	800ffa4 <_svfiprintf_r+0x130>
 800ff8e:	7863      	ldrb	r3, [r4, #1]
 800ff90:	2b2a      	cmp	r3, #42	@ 0x2a
 800ff92:	d132      	bne.n	800fffa <_svfiprintf_r+0x186>
 800ff94:	9b03      	ldr	r3, [sp, #12]
 800ff96:	1d1a      	adds	r2, r3, #4
 800ff98:	681b      	ldr	r3, [r3, #0]
 800ff9a:	9203      	str	r2, [sp, #12]
 800ff9c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ffa0:	3402      	adds	r4, #2
 800ffa2:	9305      	str	r3, [sp, #20]
 800ffa4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8010068 <_svfiprintf_r+0x1f4>
 800ffa8:	7821      	ldrb	r1, [r4, #0]
 800ffaa:	2203      	movs	r2, #3
 800ffac:	4650      	mov	r0, sl
 800ffae:	f7f0 f99f 	bl	80002f0 <memchr>
 800ffb2:	b138      	cbz	r0, 800ffc4 <_svfiprintf_r+0x150>
 800ffb4:	9b04      	ldr	r3, [sp, #16]
 800ffb6:	eba0 000a 	sub.w	r0, r0, sl
 800ffba:	2240      	movs	r2, #64	@ 0x40
 800ffbc:	4082      	lsls	r2, r0
 800ffbe:	4313      	orrs	r3, r2
 800ffc0:	3401      	adds	r4, #1
 800ffc2:	9304      	str	r3, [sp, #16]
 800ffc4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ffc8:	4824      	ldr	r0, [pc, #144]	@ (801005c <_svfiprintf_r+0x1e8>)
 800ffca:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ffce:	2206      	movs	r2, #6
 800ffd0:	f7f0 f98e 	bl	80002f0 <memchr>
 800ffd4:	2800      	cmp	r0, #0
 800ffd6:	d036      	beq.n	8010046 <_svfiprintf_r+0x1d2>
 800ffd8:	4b21      	ldr	r3, [pc, #132]	@ (8010060 <_svfiprintf_r+0x1ec>)
 800ffda:	bb1b      	cbnz	r3, 8010024 <_svfiprintf_r+0x1b0>
 800ffdc:	9b03      	ldr	r3, [sp, #12]
 800ffde:	3307      	adds	r3, #7
 800ffe0:	f023 0307 	bic.w	r3, r3, #7
 800ffe4:	3308      	adds	r3, #8
 800ffe6:	9303      	str	r3, [sp, #12]
 800ffe8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ffea:	4433      	add	r3, r6
 800ffec:	9309      	str	r3, [sp, #36]	@ 0x24
 800ffee:	e76a      	b.n	800fec6 <_svfiprintf_r+0x52>
 800fff0:	fb0c 3202 	mla	r2, ip, r2, r3
 800fff4:	460c      	mov	r4, r1
 800fff6:	2001      	movs	r0, #1
 800fff8:	e7a8      	b.n	800ff4c <_svfiprintf_r+0xd8>
 800fffa:	2300      	movs	r3, #0
 800fffc:	3401      	adds	r4, #1
 800fffe:	9305      	str	r3, [sp, #20]
 8010000:	4619      	mov	r1, r3
 8010002:	f04f 0c0a 	mov.w	ip, #10
 8010006:	4620      	mov	r0, r4
 8010008:	f810 2b01 	ldrb.w	r2, [r0], #1
 801000c:	3a30      	subs	r2, #48	@ 0x30
 801000e:	2a09      	cmp	r2, #9
 8010010:	d903      	bls.n	801001a <_svfiprintf_r+0x1a6>
 8010012:	2b00      	cmp	r3, #0
 8010014:	d0c6      	beq.n	800ffa4 <_svfiprintf_r+0x130>
 8010016:	9105      	str	r1, [sp, #20]
 8010018:	e7c4      	b.n	800ffa4 <_svfiprintf_r+0x130>
 801001a:	fb0c 2101 	mla	r1, ip, r1, r2
 801001e:	4604      	mov	r4, r0
 8010020:	2301      	movs	r3, #1
 8010022:	e7f0      	b.n	8010006 <_svfiprintf_r+0x192>
 8010024:	ab03      	add	r3, sp, #12
 8010026:	9300      	str	r3, [sp, #0]
 8010028:	462a      	mov	r2, r5
 801002a:	4b0e      	ldr	r3, [pc, #56]	@ (8010064 <_svfiprintf_r+0x1f0>)
 801002c:	a904      	add	r1, sp, #16
 801002e:	4638      	mov	r0, r7
 8010030:	f3af 8000 	nop.w
 8010034:	1c42      	adds	r2, r0, #1
 8010036:	4606      	mov	r6, r0
 8010038:	d1d6      	bne.n	800ffe8 <_svfiprintf_r+0x174>
 801003a:	89ab      	ldrh	r3, [r5, #12]
 801003c:	065b      	lsls	r3, r3, #25
 801003e:	f53f af2d 	bmi.w	800fe9c <_svfiprintf_r+0x28>
 8010042:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8010044:	e72c      	b.n	800fea0 <_svfiprintf_r+0x2c>
 8010046:	ab03      	add	r3, sp, #12
 8010048:	9300      	str	r3, [sp, #0]
 801004a:	462a      	mov	r2, r5
 801004c:	4b05      	ldr	r3, [pc, #20]	@ (8010064 <_svfiprintf_r+0x1f0>)
 801004e:	a904      	add	r1, sp, #16
 8010050:	4638      	mov	r0, r7
 8010052:	f000 f879 	bl	8010148 <_printf_i>
 8010056:	e7ed      	b.n	8010034 <_svfiprintf_r+0x1c0>
 8010058:	080107d4 	.word	0x080107d4
 801005c:	080107de 	.word	0x080107de
 8010060:	00000000 	.word	0x00000000
 8010064:	0800fdbd 	.word	0x0800fdbd
 8010068:	080107da 	.word	0x080107da

0801006c <_printf_common>:
 801006c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010070:	4616      	mov	r6, r2
 8010072:	4698      	mov	r8, r3
 8010074:	688a      	ldr	r2, [r1, #8]
 8010076:	690b      	ldr	r3, [r1, #16]
 8010078:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801007c:	4293      	cmp	r3, r2
 801007e:	bfb8      	it	lt
 8010080:	4613      	movlt	r3, r2
 8010082:	6033      	str	r3, [r6, #0]
 8010084:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8010088:	4607      	mov	r7, r0
 801008a:	460c      	mov	r4, r1
 801008c:	b10a      	cbz	r2, 8010092 <_printf_common+0x26>
 801008e:	3301      	adds	r3, #1
 8010090:	6033      	str	r3, [r6, #0]
 8010092:	6823      	ldr	r3, [r4, #0]
 8010094:	0699      	lsls	r1, r3, #26
 8010096:	bf42      	ittt	mi
 8010098:	6833      	ldrmi	r3, [r6, #0]
 801009a:	3302      	addmi	r3, #2
 801009c:	6033      	strmi	r3, [r6, #0]
 801009e:	6825      	ldr	r5, [r4, #0]
 80100a0:	f015 0506 	ands.w	r5, r5, #6
 80100a4:	d106      	bne.n	80100b4 <_printf_common+0x48>
 80100a6:	f104 0a19 	add.w	sl, r4, #25
 80100aa:	68e3      	ldr	r3, [r4, #12]
 80100ac:	6832      	ldr	r2, [r6, #0]
 80100ae:	1a9b      	subs	r3, r3, r2
 80100b0:	42ab      	cmp	r3, r5
 80100b2:	dc26      	bgt.n	8010102 <_printf_common+0x96>
 80100b4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80100b8:	6822      	ldr	r2, [r4, #0]
 80100ba:	3b00      	subs	r3, #0
 80100bc:	bf18      	it	ne
 80100be:	2301      	movne	r3, #1
 80100c0:	0692      	lsls	r2, r2, #26
 80100c2:	d42b      	bmi.n	801011c <_printf_common+0xb0>
 80100c4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80100c8:	4641      	mov	r1, r8
 80100ca:	4638      	mov	r0, r7
 80100cc:	47c8      	blx	r9
 80100ce:	3001      	adds	r0, #1
 80100d0:	d01e      	beq.n	8010110 <_printf_common+0xa4>
 80100d2:	6823      	ldr	r3, [r4, #0]
 80100d4:	6922      	ldr	r2, [r4, #16]
 80100d6:	f003 0306 	and.w	r3, r3, #6
 80100da:	2b04      	cmp	r3, #4
 80100dc:	bf02      	ittt	eq
 80100de:	68e5      	ldreq	r5, [r4, #12]
 80100e0:	6833      	ldreq	r3, [r6, #0]
 80100e2:	1aed      	subeq	r5, r5, r3
 80100e4:	68a3      	ldr	r3, [r4, #8]
 80100e6:	bf0c      	ite	eq
 80100e8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80100ec:	2500      	movne	r5, #0
 80100ee:	4293      	cmp	r3, r2
 80100f0:	bfc4      	itt	gt
 80100f2:	1a9b      	subgt	r3, r3, r2
 80100f4:	18ed      	addgt	r5, r5, r3
 80100f6:	2600      	movs	r6, #0
 80100f8:	341a      	adds	r4, #26
 80100fa:	42b5      	cmp	r5, r6
 80100fc:	d11a      	bne.n	8010134 <_printf_common+0xc8>
 80100fe:	2000      	movs	r0, #0
 8010100:	e008      	b.n	8010114 <_printf_common+0xa8>
 8010102:	2301      	movs	r3, #1
 8010104:	4652      	mov	r2, sl
 8010106:	4641      	mov	r1, r8
 8010108:	4638      	mov	r0, r7
 801010a:	47c8      	blx	r9
 801010c:	3001      	adds	r0, #1
 801010e:	d103      	bne.n	8010118 <_printf_common+0xac>
 8010110:	f04f 30ff 	mov.w	r0, #4294967295
 8010114:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010118:	3501      	adds	r5, #1
 801011a:	e7c6      	b.n	80100aa <_printf_common+0x3e>
 801011c:	18e1      	adds	r1, r4, r3
 801011e:	1c5a      	adds	r2, r3, #1
 8010120:	2030      	movs	r0, #48	@ 0x30
 8010122:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8010126:	4422      	add	r2, r4
 8010128:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801012c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8010130:	3302      	adds	r3, #2
 8010132:	e7c7      	b.n	80100c4 <_printf_common+0x58>
 8010134:	2301      	movs	r3, #1
 8010136:	4622      	mov	r2, r4
 8010138:	4641      	mov	r1, r8
 801013a:	4638      	mov	r0, r7
 801013c:	47c8      	blx	r9
 801013e:	3001      	adds	r0, #1
 8010140:	d0e6      	beq.n	8010110 <_printf_common+0xa4>
 8010142:	3601      	adds	r6, #1
 8010144:	e7d9      	b.n	80100fa <_printf_common+0x8e>
	...

08010148 <_printf_i>:
 8010148:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801014c:	7e0f      	ldrb	r7, [r1, #24]
 801014e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8010150:	2f78      	cmp	r7, #120	@ 0x78
 8010152:	4691      	mov	r9, r2
 8010154:	4680      	mov	r8, r0
 8010156:	460c      	mov	r4, r1
 8010158:	469a      	mov	sl, r3
 801015a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801015e:	d807      	bhi.n	8010170 <_printf_i+0x28>
 8010160:	2f62      	cmp	r7, #98	@ 0x62
 8010162:	d80a      	bhi.n	801017a <_printf_i+0x32>
 8010164:	2f00      	cmp	r7, #0
 8010166:	f000 80d2 	beq.w	801030e <_printf_i+0x1c6>
 801016a:	2f58      	cmp	r7, #88	@ 0x58
 801016c:	f000 80b9 	beq.w	80102e2 <_printf_i+0x19a>
 8010170:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8010174:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8010178:	e03a      	b.n	80101f0 <_printf_i+0xa8>
 801017a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801017e:	2b15      	cmp	r3, #21
 8010180:	d8f6      	bhi.n	8010170 <_printf_i+0x28>
 8010182:	a101      	add	r1, pc, #4	@ (adr r1, 8010188 <_printf_i+0x40>)
 8010184:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8010188:	080101e1 	.word	0x080101e1
 801018c:	080101f5 	.word	0x080101f5
 8010190:	08010171 	.word	0x08010171
 8010194:	08010171 	.word	0x08010171
 8010198:	08010171 	.word	0x08010171
 801019c:	08010171 	.word	0x08010171
 80101a0:	080101f5 	.word	0x080101f5
 80101a4:	08010171 	.word	0x08010171
 80101a8:	08010171 	.word	0x08010171
 80101ac:	08010171 	.word	0x08010171
 80101b0:	08010171 	.word	0x08010171
 80101b4:	080102f5 	.word	0x080102f5
 80101b8:	0801021f 	.word	0x0801021f
 80101bc:	080102af 	.word	0x080102af
 80101c0:	08010171 	.word	0x08010171
 80101c4:	08010171 	.word	0x08010171
 80101c8:	08010317 	.word	0x08010317
 80101cc:	08010171 	.word	0x08010171
 80101d0:	0801021f 	.word	0x0801021f
 80101d4:	08010171 	.word	0x08010171
 80101d8:	08010171 	.word	0x08010171
 80101dc:	080102b7 	.word	0x080102b7
 80101e0:	6833      	ldr	r3, [r6, #0]
 80101e2:	1d1a      	adds	r2, r3, #4
 80101e4:	681b      	ldr	r3, [r3, #0]
 80101e6:	6032      	str	r2, [r6, #0]
 80101e8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80101ec:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80101f0:	2301      	movs	r3, #1
 80101f2:	e09d      	b.n	8010330 <_printf_i+0x1e8>
 80101f4:	6833      	ldr	r3, [r6, #0]
 80101f6:	6820      	ldr	r0, [r4, #0]
 80101f8:	1d19      	adds	r1, r3, #4
 80101fa:	6031      	str	r1, [r6, #0]
 80101fc:	0606      	lsls	r6, r0, #24
 80101fe:	d501      	bpl.n	8010204 <_printf_i+0xbc>
 8010200:	681d      	ldr	r5, [r3, #0]
 8010202:	e003      	b.n	801020c <_printf_i+0xc4>
 8010204:	0645      	lsls	r5, r0, #25
 8010206:	d5fb      	bpl.n	8010200 <_printf_i+0xb8>
 8010208:	f9b3 5000 	ldrsh.w	r5, [r3]
 801020c:	2d00      	cmp	r5, #0
 801020e:	da03      	bge.n	8010218 <_printf_i+0xd0>
 8010210:	232d      	movs	r3, #45	@ 0x2d
 8010212:	426d      	negs	r5, r5
 8010214:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010218:	4859      	ldr	r0, [pc, #356]	@ (8010380 <_printf_i+0x238>)
 801021a:	230a      	movs	r3, #10
 801021c:	e011      	b.n	8010242 <_printf_i+0xfa>
 801021e:	6821      	ldr	r1, [r4, #0]
 8010220:	6833      	ldr	r3, [r6, #0]
 8010222:	0608      	lsls	r0, r1, #24
 8010224:	f853 5b04 	ldr.w	r5, [r3], #4
 8010228:	d402      	bmi.n	8010230 <_printf_i+0xe8>
 801022a:	0649      	lsls	r1, r1, #25
 801022c:	bf48      	it	mi
 801022e:	b2ad      	uxthmi	r5, r5
 8010230:	2f6f      	cmp	r7, #111	@ 0x6f
 8010232:	4853      	ldr	r0, [pc, #332]	@ (8010380 <_printf_i+0x238>)
 8010234:	6033      	str	r3, [r6, #0]
 8010236:	bf14      	ite	ne
 8010238:	230a      	movne	r3, #10
 801023a:	2308      	moveq	r3, #8
 801023c:	2100      	movs	r1, #0
 801023e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8010242:	6866      	ldr	r6, [r4, #4]
 8010244:	60a6      	str	r6, [r4, #8]
 8010246:	2e00      	cmp	r6, #0
 8010248:	bfa2      	ittt	ge
 801024a:	6821      	ldrge	r1, [r4, #0]
 801024c:	f021 0104 	bicge.w	r1, r1, #4
 8010250:	6021      	strge	r1, [r4, #0]
 8010252:	b90d      	cbnz	r5, 8010258 <_printf_i+0x110>
 8010254:	2e00      	cmp	r6, #0
 8010256:	d04b      	beq.n	80102f0 <_printf_i+0x1a8>
 8010258:	4616      	mov	r6, r2
 801025a:	fbb5 f1f3 	udiv	r1, r5, r3
 801025e:	fb03 5711 	mls	r7, r3, r1, r5
 8010262:	5dc7      	ldrb	r7, [r0, r7]
 8010264:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8010268:	462f      	mov	r7, r5
 801026a:	42bb      	cmp	r3, r7
 801026c:	460d      	mov	r5, r1
 801026e:	d9f4      	bls.n	801025a <_printf_i+0x112>
 8010270:	2b08      	cmp	r3, #8
 8010272:	d10b      	bne.n	801028c <_printf_i+0x144>
 8010274:	6823      	ldr	r3, [r4, #0]
 8010276:	07df      	lsls	r7, r3, #31
 8010278:	d508      	bpl.n	801028c <_printf_i+0x144>
 801027a:	6923      	ldr	r3, [r4, #16]
 801027c:	6861      	ldr	r1, [r4, #4]
 801027e:	4299      	cmp	r1, r3
 8010280:	bfde      	ittt	le
 8010282:	2330      	movle	r3, #48	@ 0x30
 8010284:	f806 3c01 	strble.w	r3, [r6, #-1]
 8010288:	f106 36ff 	addle.w	r6, r6, #4294967295
 801028c:	1b92      	subs	r2, r2, r6
 801028e:	6122      	str	r2, [r4, #16]
 8010290:	f8cd a000 	str.w	sl, [sp]
 8010294:	464b      	mov	r3, r9
 8010296:	aa03      	add	r2, sp, #12
 8010298:	4621      	mov	r1, r4
 801029a:	4640      	mov	r0, r8
 801029c:	f7ff fee6 	bl	801006c <_printf_common>
 80102a0:	3001      	adds	r0, #1
 80102a2:	d14a      	bne.n	801033a <_printf_i+0x1f2>
 80102a4:	f04f 30ff 	mov.w	r0, #4294967295
 80102a8:	b004      	add	sp, #16
 80102aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80102ae:	6823      	ldr	r3, [r4, #0]
 80102b0:	f043 0320 	orr.w	r3, r3, #32
 80102b4:	6023      	str	r3, [r4, #0]
 80102b6:	4833      	ldr	r0, [pc, #204]	@ (8010384 <_printf_i+0x23c>)
 80102b8:	2778      	movs	r7, #120	@ 0x78
 80102ba:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80102be:	6823      	ldr	r3, [r4, #0]
 80102c0:	6831      	ldr	r1, [r6, #0]
 80102c2:	061f      	lsls	r7, r3, #24
 80102c4:	f851 5b04 	ldr.w	r5, [r1], #4
 80102c8:	d402      	bmi.n	80102d0 <_printf_i+0x188>
 80102ca:	065f      	lsls	r7, r3, #25
 80102cc:	bf48      	it	mi
 80102ce:	b2ad      	uxthmi	r5, r5
 80102d0:	6031      	str	r1, [r6, #0]
 80102d2:	07d9      	lsls	r1, r3, #31
 80102d4:	bf44      	itt	mi
 80102d6:	f043 0320 	orrmi.w	r3, r3, #32
 80102da:	6023      	strmi	r3, [r4, #0]
 80102dc:	b11d      	cbz	r5, 80102e6 <_printf_i+0x19e>
 80102de:	2310      	movs	r3, #16
 80102e0:	e7ac      	b.n	801023c <_printf_i+0xf4>
 80102e2:	4827      	ldr	r0, [pc, #156]	@ (8010380 <_printf_i+0x238>)
 80102e4:	e7e9      	b.n	80102ba <_printf_i+0x172>
 80102e6:	6823      	ldr	r3, [r4, #0]
 80102e8:	f023 0320 	bic.w	r3, r3, #32
 80102ec:	6023      	str	r3, [r4, #0]
 80102ee:	e7f6      	b.n	80102de <_printf_i+0x196>
 80102f0:	4616      	mov	r6, r2
 80102f2:	e7bd      	b.n	8010270 <_printf_i+0x128>
 80102f4:	6833      	ldr	r3, [r6, #0]
 80102f6:	6825      	ldr	r5, [r4, #0]
 80102f8:	6961      	ldr	r1, [r4, #20]
 80102fa:	1d18      	adds	r0, r3, #4
 80102fc:	6030      	str	r0, [r6, #0]
 80102fe:	062e      	lsls	r6, r5, #24
 8010300:	681b      	ldr	r3, [r3, #0]
 8010302:	d501      	bpl.n	8010308 <_printf_i+0x1c0>
 8010304:	6019      	str	r1, [r3, #0]
 8010306:	e002      	b.n	801030e <_printf_i+0x1c6>
 8010308:	0668      	lsls	r0, r5, #25
 801030a:	d5fb      	bpl.n	8010304 <_printf_i+0x1bc>
 801030c:	8019      	strh	r1, [r3, #0]
 801030e:	2300      	movs	r3, #0
 8010310:	6123      	str	r3, [r4, #16]
 8010312:	4616      	mov	r6, r2
 8010314:	e7bc      	b.n	8010290 <_printf_i+0x148>
 8010316:	6833      	ldr	r3, [r6, #0]
 8010318:	1d1a      	adds	r2, r3, #4
 801031a:	6032      	str	r2, [r6, #0]
 801031c:	681e      	ldr	r6, [r3, #0]
 801031e:	6862      	ldr	r2, [r4, #4]
 8010320:	2100      	movs	r1, #0
 8010322:	4630      	mov	r0, r6
 8010324:	f7ef ffe4 	bl	80002f0 <memchr>
 8010328:	b108      	cbz	r0, 801032e <_printf_i+0x1e6>
 801032a:	1b80      	subs	r0, r0, r6
 801032c:	6060      	str	r0, [r4, #4]
 801032e:	6863      	ldr	r3, [r4, #4]
 8010330:	6123      	str	r3, [r4, #16]
 8010332:	2300      	movs	r3, #0
 8010334:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010338:	e7aa      	b.n	8010290 <_printf_i+0x148>
 801033a:	6923      	ldr	r3, [r4, #16]
 801033c:	4632      	mov	r2, r6
 801033e:	4649      	mov	r1, r9
 8010340:	4640      	mov	r0, r8
 8010342:	47d0      	blx	sl
 8010344:	3001      	adds	r0, #1
 8010346:	d0ad      	beq.n	80102a4 <_printf_i+0x15c>
 8010348:	6823      	ldr	r3, [r4, #0]
 801034a:	079b      	lsls	r3, r3, #30
 801034c:	d413      	bmi.n	8010376 <_printf_i+0x22e>
 801034e:	68e0      	ldr	r0, [r4, #12]
 8010350:	9b03      	ldr	r3, [sp, #12]
 8010352:	4298      	cmp	r0, r3
 8010354:	bfb8      	it	lt
 8010356:	4618      	movlt	r0, r3
 8010358:	e7a6      	b.n	80102a8 <_printf_i+0x160>
 801035a:	2301      	movs	r3, #1
 801035c:	4632      	mov	r2, r6
 801035e:	4649      	mov	r1, r9
 8010360:	4640      	mov	r0, r8
 8010362:	47d0      	blx	sl
 8010364:	3001      	adds	r0, #1
 8010366:	d09d      	beq.n	80102a4 <_printf_i+0x15c>
 8010368:	3501      	adds	r5, #1
 801036a:	68e3      	ldr	r3, [r4, #12]
 801036c:	9903      	ldr	r1, [sp, #12]
 801036e:	1a5b      	subs	r3, r3, r1
 8010370:	42ab      	cmp	r3, r5
 8010372:	dcf2      	bgt.n	801035a <_printf_i+0x212>
 8010374:	e7eb      	b.n	801034e <_printf_i+0x206>
 8010376:	2500      	movs	r5, #0
 8010378:	f104 0619 	add.w	r6, r4, #25
 801037c:	e7f5      	b.n	801036a <_printf_i+0x222>
 801037e:	bf00      	nop
 8010380:	080107e5 	.word	0x080107e5
 8010384:	080107f6 	.word	0x080107f6

08010388 <memmove>:
 8010388:	4288      	cmp	r0, r1
 801038a:	b510      	push	{r4, lr}
 801038c:	eb01 0402 	add.w	r4, r1, r2
 8010390:	d902      	bls.n	8010398 <memmove+0x10>
 8010392:	4284      	cmp	r4, r0
 8010394:	4623      	mov	r3, r4
 8010396:	d807      	bhi.n	80103a8 <memmove+0x20>
 8010398:	1e43      	subs	r3, r0, #1
 801039a:	42a1      	cmp	r1, r4
 801039c:	d008      	beq.n	80103b0 <memmove+0x28>
 801039e:	f811 2b01 	ldrb.w	r2, [r1], #1
 80103a2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80103a6:	e7f8      	b.n	801039a <memmove+0x12>
 80103a8:	4402      	add	r2, r0
 80103aa:	4601      	mov	r1, r0
 80103ac:	428a      	cmp	r2, r1
 80103ae:	d100      	bne.n	80103b2 <memmove+0x2a>
 80103b0:	bd10      	pop	{r4, pc}
 80103b2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80103b6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80103ba:	e7f7      	b.n	80103ac <memmove+0x24>

080103bc <_sbrk_r>:
 80103bc:	b538      	push	{r3, r4, r5, lr}
 80103be:	4d06      	ldr	r5, [pc, #24]	@ (80103d8 <_sbrk_r+0x1c>)
 80103c0:	2300      	movs	r3, #0
 80103c2:	4604      	mov	r4, r0
 80103c4:	4608      	mov	r0, r1
 80103c6:	602b      	str	r3, [r5, #0]
 80103c8:	f7f2 ff88 	bl	80032dc <_sbrk>
 80103cc:	1c43      	adds	r3, r0, #1
 80103ce:	d102      	bne.n	80103d6 <_sbrk_r+0x1a>
 80103d0:	682b      	ldr	r3, [r5, #0]
 80103d2:	b103      	cbz	r3, 80103d6 <_sbrk_r+0x1a>
 80103d4:	6023      	str	r3, [r4, #0]
 80103d6:	bd38      	pop	{r3, r4, r5, pc}
 80103d8:	240aca24 	.word	0x240aca24

080103dc <memcpy>:
 80103dc:	440a      	add	r2, r1
 80103de:	4291      	cmp	r1, r2
 80103e0:	f100 33ff 	add.w	r3, r0, #4294967295
 80103e4:	d100      	bne.n	80103e8 <memcpy+0xc>
 80103e6:	4770      	bx	lr
 80103e8:	b510      	push	{r4, lr}
 80103ea:	f811 4b01 	ldrb.w	r4, [r1], #1
 80103ee:	f803 4f01 	strb.w	r4, [r3, #1]!
 80103f2:	4291      	cmp	r1, r2
 80103f4:	d1f9      	bne.n	80103ea <memcpy+0xe>
 80103f6:	bd10      	pop	{r4, pc}

080103f8 <_realloc_r>:
 80103f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80103fc:	4680      	mov	r8, r0
 80103fe:	4615      	mov	r5, r2
 8010400:	460c      	mov	r4, r1
 8010402:	b921      	cbnz	r1, 801040e <_realloc_r+0x16>
 8010404:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010408:	4611      	mov	r1, r2
 801040a:	f7ff bc4b 	b.w	800fca4 <_malloc_r>
 801040e:	b92a      	cbnz	r2, 801041c <_realloc_r+0x24>
 8010410:	f7ff fbdc 	bl	800fbcc <_free_r>
 8010414:	2400      	movs	r4, #0
 8010416:	4620      	mov	r0, r4
 8010418:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801041c:	f000 f81a 	bl	8010454 <_malloc_usable_size_r>
 8010420:	4285      	cmp	r5, r0
 8010422:	4606      	mov	r6, r0
 8010424:	d802      	bhi.n	801042c <_realloc_r+0x34>
 8010426:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 801042a:	d8f4      	bhi.n	8010416 <_realloc_r+0x1e>
 801042c:	4629      	mov	r1, r5
 801042e:	4640      	mov	r0, r8
 8010430:	f7ff fc38 	bl	800fca4 <_malloc_r>
 8010434:	4607      	mov	r7, r0
 8010436:	2800      	cmp	r0, #0
 8010438:	d0ec      	beq.n	8010414 <_realloc_r+0x1c>
 801043a:	42b5      	cmp	r5, r6
 801043c:	462a      	mov	r2, r5
 801043e:	4621      	mov	r1, r4
 8010440:	bf28      	it	cs
 8010442:	4632      	movcs	r2, r6
 8010444:	f7ff ffca 	bl	80103dc <memcpy>
 8010448:	4621      	mov	r1, r4
 801044a:	4640      	mov	r0, r8
 801044c:	f7ff fbbe 	bl	800fbcc <_free_r>
 8010450:	463c      	mov	r4, r7
 8010452:	e7e0      	b.n	8010416 <_realloc_r+0x1e>

08010454 <_malloc_usable_size_r>:
 8010454:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010458:	1f18      	subs	r0, r3, #4
 801045a:	2b00      	cmp	r3, #0
 801045c:	bfbc      	itt	lt
 801045e:	580b      	ldrlt	r3, [r1, r0]
 8010460:	18c0      	addlt	r0, r0, r3
 8010462:	4770      	bx	lr

08010464 <_init>:
 8010464:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010466:	bf00      	nop
 8010468:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801046a:	bc08      	pop	{r3}
 801046c:	469e      	mov	lr, r3
 801046e:	4770      	bx	lr

08010470 <_fini>:
 8010470:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010472:	bf00      	nop
 8010474:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010476:	bc08      	pop	{r3}
 8010478:	469e      	mov	lr, r3
 801047a:	4770      	bx	lr
