Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon May 25 16:57:39 2020
| Host         : DESKTOP-8QCEB0E running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z007s-clg225
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     13.570        0.000                      0                 1616        0.016        0.000                      0                 1616        3.000        0.000                       0                   748  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
clk_fpga_0                         {0.000 10.000}       20.000          50.000          
clk_fpga_1                         {0.000 5.000}        10.000          100.000         
design_1_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0    {0.000 50.000}       100.000         10.000          
  clkfbout_design_1_clk_wiz_0_0    {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                              14.076        0.000                      0                 1478        0.016        0.000                      0                 1478        9.020        0.000                       0                   668  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0         93.529        0.000                      0                  138        0.215        0.000                      0                  138       49.500        0.000                       0                    76  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                     17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                     clk_out1_design_1_clk_wiz_0_0       13.570        0.000                      0                    1        0.810        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       14.076ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.076ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.492ns  (logic 2.076ns (37.800%)  route 3.416ns (62.200%))
  Logic Levels:           5  (CARRY4=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.404ns = ( 23.404 - 20.000 ) 
    Source Clock Delay      (SCD):    3.847ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=668, routed)         1.715     3.847    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X3Y51          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.419     4.266 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=6, routed)           1.145     5.411    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[2]_1[15]
    SLICE_X8Y46          LUT3 (Prop_lut3_I1_O)        0.299     5.710 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=4, routed)           0.668     6.378    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending
    SLICE_X7Y46          LUT5 (Prop_lut5_I0_O)        0.150     6.528 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=16, routed)          1.192     7.720    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X3Y43          LUT4 (Prop_lut4_I3_O)        0.326     8.046 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     8.046    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X3Y43          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.626 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.411     9.037    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[2]
    SLICE_X3Y44          LUT3 (Prop_lut3_I0_O)        0.302     9.339 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[2]_i_1/O
                         net (fo=1, routed)           0.000     9.339    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[2]
    SLICE_X3Y44          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=668, routed)         1.554    23.404    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X3Y44          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/C
                         clock pessimism              0.282    23.686    
                         clock uncertainty           -0.302    23.384    
    SLICE_X3Y44          FDRE (Setup_fdre_C_D)        0.031    23.415    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]
  -------------------------------------------------------------------
                         required time                         23.415    
                         arrival time                          -9.339    
  -------------------------------------------------------------------
                         slack                                 14.076    

Slack (MET) :             14.128ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.440ns  (logic 2.140ns (39.338%)  route 3.300ns (60.662%))
  Logic Levels:           5  (CARRY4=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.404ns = ( 23.404 - 20.000 ) 
    Source Clock Delay      (SCD):    3.847ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=668, routed)         1.715     3.847    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X3Y51          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.419     4.266 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=6, routed)           1.145     5.411    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[2]_1[15]
    SLICE_X8Y46          LUT3 (Prop_lut3_I1_O)        0.299     5.710 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=4, routed)           0.668     6.378    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending
    SLICE_X7Y46          LUT5 (Prop_lut5_I0_O)        0.150     6.528 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=16, routed)          1.192     7.720    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X3Y43          LUT4 (Prop_lut4_I3_O)        0.326     8.046 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     8.046    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X3Y43          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.686 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.295     8.981    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]
    SLICE_X3Y44          LUT3 (Prop_lut3_I0_O)        0.306     9.287 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_1/O
                         net (fo=1, routed)           0.000     9.287    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[3]
    SLICE_X3Y44          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=668, routed)         1.554    23.404    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X3Y44          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
                         clock pessimism              0.282    23.686    
                         clock uncertainty           -0.302    23.384    
    SLICE_X3Y44          FDRE (Setup_fdre_C_D)        0.031    23.415    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]
  -------------------------------------------------------------------
                         required time                         23.415    
                         arrival time                          -9.287    
  -------------------------------------------------------------------
                         slack                                 14.128    

Slack (MET) :             14.154ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.592ns  (logic 1.222ns (26.609%)  route 3.370ns (73.391%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.361ns = ( 23.361 - 20.000 ) 
    Source Clock Delay      (SCD):    3.847ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=668, routed)         1.715     3.847    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X3Y51          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.419     4.266 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=6, routed)           1.145     5.411    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[2]_1[15]
    SLICE_X8Y46          LUT3 (Prop_lut3_I1_O)        0.299     5.710 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=4, routed)           0.668     6.378    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending
    SLICE_X7Y46          LUT5 (Prop_lut5_I0_O)        0.150     6.528 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=16, routed)          0.872     7.400    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next
    SLICE_X8Y46          LUT5 (Prop_lut5_I0_O)        0.354     7.754 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[8]_i_1__0/O
                         net (fo=5, routed)           0.685     8.439    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]_0
    SLICE_X8Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=668, routed)         1.511    23.361    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X8Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]/C
                         clock pessimism              0.282    23.643    
                         clock uncertainty           -0.302    23.341    
    SLICE_X8Y49          FDRE (Setup_fdre_C_R)       -0.748    22.593    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         22.593    
                         arrival time                          -8.439    
  -------------------------------------------------------------------
                         slack                                 14.154    

Slack (MET) :             14.154ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.592ns  (logic 1.222ns (26.609%)  route 3.370ns (73.391%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.361ns = ( 23.361 - 20.000 ) 
    Source Clock Delay      (SCD):    3.847ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=668, routed)         1.715     3.847    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X3Y51          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.419     4.266 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=6, routed)           1.145     5.411    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[2]_1[15]
    SLICE_X8Y46          LUT3 (Prop_lut3_I1_O)        0.299     5.710 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=4, routed)           0.668     6.378    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending
    SLICE_X7Y46          LUT5 (Prop_lut5_I0_O)        0.150     6.528 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=16, routed)          0.872     7.400    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next
    SLICE_X8Y46          LUT5 (Prop_lut5_I0_O)        0.354     7.754 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[8]_i_1__0/O
                         net (fo=5, routed)           0.685     8.439    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]_0
    SLICE_X8Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=668, routed)         1.511    23.361    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X8Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]/C
                         clock pessimism              0.282    23.643    
                         clock uncertainty           -0.302    23.341    
    SLICE_X8Y49          FDRE (Setup_fdre_C_R)       -0.748    22.593    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         22.593    
                         arrival time                          -8.439    
  -------------------------------------------------------------------
                         slack                                 14.154    

Slack (MET) :             14.154ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.592ns  (logic 1.222ns (26.609%)  route 3.370ns (73.391%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.361ns = ( 23.361 - 20.000 ) 
    Source Clock Delay      (SCD):    3.847ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=668, routed)         1.715     3.847    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X3Y51          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.419     4.266 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=6, routed)           1.145     5.411    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[2]_1[15]
    SLICE_X8Y46          LUT3 (Prop_lut3_I1_O)        0.299     5.710 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=4, routed)           0.668     6.378    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending
    SLICE_X7Y46          LUT5 (Prop_lut5_I0_O)        0.150     6.528 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=16, routed)          0.872     7.400    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next
    SLICE_X8Y46          LUT5 (Prop_lut5_I0_O)        0.354     7.754 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[8]_i_1__0/O
                         net (fo=5, routed)           0.685     8.439    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]_0
    SLICE_X8Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=668, routed)         1.511    23.361    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X8Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]/C
                         clock pessimism              0.282    23.643    
                         clock uncertainty           -0.302    23.341    
    SLICE_X8Y49          FDRE (Setup_fdre_C_R)       -0.748    22.593    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         22.593    
                         arrival time                          -8.439    
  -------------------------------------------------------------------
                         slack                                 14.154    

Slack (MET) :             14.173ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.393ns  (logic 1.921ns (35.618%)  route 3.472ns (64.382%))
  Logic Levels:           5  (CARRY4=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.404ns = ( 23.404 - 20.000 ) 
    Source Clock Delay      (SCD):    3.847ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=668, routed)         1.715     3.847    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X3Y51          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.419     4.266 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=6, routed)           1.145     5.411    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[2]_1[15]
    SLICE_X8Y46          LUT3 (Prop_lut3_I1_O)        0.299     5.710 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=4, routed)           0.668     6.378    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending
    SLICE_X7Y46          LUT5 (Prop_lut5_I0_O)        0.150     6.528 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=16, routed)          1.190     7.718    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X3Y43          LUT4 (Prop_lut4_I3_O)        0.326     8.044 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_11/O
                         net (fo=1, routed)           0.000     8.044    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[0]
    SLICE_X3Y43          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.468 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[1]
                         net (fo=1, routed)           0.469     8.937    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[1]
    SLICE_X3Y44          LUT3 (Prop_lut3_I0_O)        0.303     9.240 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[1]_i_1/O
                         net (fo=1, routed)           0.000     9.240    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[1]
    SLICE_X3Y44          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=668, routed)         1.554    23.404    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X3Y44          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/C
                         clock pessimism              0.282    23.686    
                         clock uncertainty           -0.302    23.384    
    SLICE_X3Y44          FDRE (Setup_fdre_C_D)        0.029    23.413    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]
  -------------------------------------------------------------------
                         required time                         23.413    
                         arrival time                          -9.240    
  -------------------------------------------------------------------
                         slack                                 14.173    

Slack (MET) :             14.249ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.592ns  (logic 1.222ns (26.609%)  route 3.370ns (73.391%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.361ns = ( 23.361 - 20.000 ) 
    Source Clock Delay      (SCD):    3.847ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=668, routed)         1.715     3.847    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X3Y51          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.419     4.266 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=6, routed)           1.145     5.411    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[2]_1[15]
    SLICE_X8Y46          LUT3 (Prop_lut3_I1_O)        0.299     5.710 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=4, routed)           0.668     6.378    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending
    SLICE_X7Y46          LUT5 (Prop_lut5_I0_O)        0.150     6.528 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=16, routed)          0.872     7.400    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next
    SLICE_X8Y46          LUT5 (Prop_lut5_I0_O)        0.354     7.754 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[8]_i_1__0/O
                         net (fo=5, routed)           0.685     8.439    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]_0
    SLICE_X9Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=668, routed)         1.511    23.361    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X9Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]/C
                         clock pessimism              0.282    23.643    
                         clock uncertainty           -0.302    23.341    
    SLICE_X9Y49          FDRE (Setup_fdre_C_R)       -0.653    22.688    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         22.688    
                         arrival time                          -8.439    
  -------------------------------------------------------------------
                         slack                                 14.249    

Slack (MET) :             14.249ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.592ns  (logic 1.222ns (26.609%)  route 3.370ns (73.391%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.361ns = ( 23.361 - 20.000 ) 
    Source Clock Delay      (SCD):    3.847ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=668, routed)         1.715     3.847    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X3Y51          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.419     4.266 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=6, routed)           1.145     5.411    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[2]_1[15]
    SLICE_X8Y46          LUT3 (Prop_lut3_I1_O)        0.299     5.710 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=4, routed)           0.668     6.378    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending
    SLICE_X7Y46          LUT5 (Prop_lut5_I0_O)        0.150     6.528 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=16, routed)          0.872     7.400    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next
    SLICE_X8Y46          LUT5 (Prop_lut5_I0_O)        0.354     7.754 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[8]_i_1__0/O
                         net (fo=5, routed)           0.685     8.439    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]_0
    SLICE_X9Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=668, routed)         1.511    23.361    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X9Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/C
                         clock pessimism              0.282    23.643    
                         clock uncertainty           -0.302    23.341    
    SLICE_X9Y49          FDRE (Setup_fdre_C_R)       -0.653    22.688    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         22.688    
                         arrival time                          -8.439    
  -------------------------------------------------------------------
                         slack                                 14.249    

Slack (MET) :             14.250ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.818ns  (logic 1.090ns (22.625%)  route 3.728ns (77.375%))
  Logic Levels:           4  (LUT2=1 LUT6=2 SRL16E=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.361ns = ( 23.361 - 20.000 ) 
    Source Clock Delay      (SCD):    3.864ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=668, routed)         1.732     3.864    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X3Y49          FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDSE (Prop_fdse_C_Q)         0.419     4.283 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          1.528     5.811    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X8Y47          SRL16E (Prop_srl16e_A1_Q)    0.299     6.110 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/Q
                         net (fo=1, routed)           0.590     6.700    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_n_0
    SLICE_X10Y48         LUT6 (Prop_lut6_I2_O)        0.124     6.824 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3__0/O
                         net (fo=1, routed)           0.319     7.142    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3__0_n_0
    SLICE_X9Y48          LUT6 (Prop_lut6_I5_O)        0.124     7.266 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=5, routed)           0.604     7.870    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push
    SLICE_X7Y48          LUT2 (Prop_lut2_I1_O)        0.124     7.994 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=10, routed)          0.687     8.681    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X10Y48         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=668, routed)         1.511    23.361    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X10Y48         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/C
                         clock pessimism              0.397    23.758    
                         clock uncertainty           -0.302    23.456    
    SLICE_X10Y48         FDRE (Setup_fdre_C_R)       -0.524    22.932    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         22.932    
                         arrival time                          -8.681    
  -------------------------------------------------------------------
                         slack                                 14.250    

Slack (MET) :             14.250ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.818ns  (logic 1.090ns (22.625%)  route 3.728ns (77.375%))
  Logic Levels:           4  (LUT2=1 LUT6=2 SRL16E=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.361ns = ( 23.361 - 20.000 ) 
    Source Clock Delay      (SCD):    3.864ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=668, routed)         1.732     3.864    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X3Y49          FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDSE (Prop_fdse_C_Q)         0.419     4.283 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          1.528     5.811    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X8Y47          SRL16E (Prop_srl16e_A1_Q)    0.299     6.110 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/Q
                         net (fo=1, routed)           0.590     6.700    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_n_0
    SLICE_X10Y48         LUT6 (Prop_lut6_I2_O)        0.124     6.824 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3__0/O
                         net (fo=1, routed)           0.319     7.142    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3__0_n_0
    SLICE_X9Y48          LUT6 (Prop_lut6_I5_O)        0.124     7.266 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=5, routed)           0.604     7.870    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push
    SLICE_X7Y48          LUT2 (Prop_lut2_I1_O)        0.124     7.994 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=10, routed)          0.687     8.681    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X10Y48         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=668, routed)         1.511    23.361    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X10Y48         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]/C
                         clock pessimism              0.397    23.758    
                         clock uncertainty           -0.302    23.456    
    SLICE_X10Y48         FDRE (Setup_fdre_C_R)       -0.524    22.932    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         22.932    
                         arrival time                          -8.681    
  -------------------------------------------------------------------
                         slack                                 14.250    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/slv_reg1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/axi_rdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.227ns (55.186%)  route 0.184ns (44.814%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=668, routed)         0.582     1.501    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y50          FDRE                                         r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/slv_reg1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.128     1.629 r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/slv_reg1_reg[28]/Q
                         net (fo=1, routed)           0.184     1.814    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/slv_reg1[28]
    SLICE_X4Y49          LUT6 (Prop_lut6_I5_O)        0.099     1.913 r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/axi_rdata[28]_i_1/O
                         net (fo=1, routed)           0.000     1.913    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/reg_data_out[28]
    SLICE_X4Y49          FDRE                                         r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/axi_rdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=668, routed)         0.856     1.894    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X4Y49          FDRE                                         r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
                         clock pessimism             -0.118     1.776    
    SLICE_X4Y49          FDRE (Hold_fdre_C_D)         0.121     1.897    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/axi_rdata_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.888%)  route 0.196ns (58.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.887ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=668, routed)         0.586     1.505    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]/Q
                         net (fo=1, routed)           0.196     1.842    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[20]
    SLICE_X1Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=668, routed)         0.849     1.887    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X1Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
                         clock pessimism             -0.118     1.769    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.046     1.815    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.128ns (42.643%)  route 0.172ns (57.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.887ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=668, routed)         0.586     1.505    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.128     1.633 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]/Q
                         net (fo=1, routed)           0.172     1.806    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[21]
    SLICE_X1Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=668, routed)         0.849     1.887    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X1Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
                         clock pessimism             -0.118     1.769    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)        -0.007     1.762    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.912%)  route 0.210ns (62.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.887ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=668, routed)         0.586     1.505    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.128     1.633 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[57]/Q
                         net (fo=1, routed)           0.210     1.843    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[27]
    SLICE_X1Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=668, routed)         0.849     1.887    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X1Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                         clock pessimism             -0.118     1.769    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.025     1.794    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[4]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.103%)  route 0.229ns (61.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=668, routed)         0.580     1.499    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y51          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141     1.640 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/Q
                         net (fo=1, routed)           0.229     1.870    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[4]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=668, routed)         0.895     1.933    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.118     1.815    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[4])
                                                      0.000     1.815    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.103%)  route 0.229ns (61.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=668, routed)         0.580     1.499    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y52          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.141     1.640 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.229     1.870    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=668, routed)         0.895     1.933    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.118     1.815    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.815    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.186ns (44.161%)  route 0.235ns (55.839%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.893ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=668, routed)         0.582     1.501    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X3Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg/Q
                         net (fo=4, routed)           0.235     1.878    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/si_rs_bvalid
    SLICE_X3Y46          LUT4 (Prop_lut4_I3_O)        0.045     1.923 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_i_1__0/O
                         net (fo=1, routed)           0.000     1.923    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i0
    SLICE_X3Y46          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=668, routed)         0.855     1.893    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X3Y46          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_reg/C
                         clock pessimism             -0.118     1.775    
    SLICE_X3Y46          FDRE (Hold_fdre_C_D)         0.092     1.867    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.000%)  route 0.230ns (62.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=668, routed)         0.580     1.499    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y51          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141     1.640 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.230     1.871    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[6]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=668, routed)         0.895     1.933    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.118     1.815    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[6])
                                                      0.000     1.815    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (40.057%)  route 0.192ns (59.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=668, routed)         0.580     1.499    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y52          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.128     1.627 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.192     1.819    design_1_i/processing_system7_0/inst/M_AXI_GP0_BRESP[1]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=668, routed)         0.895     1.933    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.118     1.815    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[1])
                                                     -0.054     1.761    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.186ns (45.025%)  route 0.227ns (54.975%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.889ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=668, routed)         0.588     1.507    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X3Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.648 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_reg/Q
                         net (fo=5, routed)           0.227     1.875    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/shandshake_r
    SLICE_X3Y50          LUT6 (Prop_lut6_I0_O)        0.045     1.920 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bvalid_i_i_1/O
                         net (fo=1, routed)           0.000     1.920    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0_n_5
    SLICE_X3Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=668, routed)         0.851     1.889    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X3Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg/C
                         clock pessimism             -0.118     1.771    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.091     1.862    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X5Y41     design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X4Y46     design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/axi_rdata_reg[20]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X4Y48     design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/axi_rdata_reg[21]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X4Y46     design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/axi_rdata_reg[22]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X4Y46     design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/axi_rdata_reg[23]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X4Y49     design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/axi_rdata_reg[24]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X4Y49     design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/axi_rdata_reg[25]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X6Y49     design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X6Y49     design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/axi_rdata_reg[27]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X4Y50     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X4Y50     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y40     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y42     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y41     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y41     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y42     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y42     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y44     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y41     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X4Y50     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X4Y50     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X12Y47    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X12Y47    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y44     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y41     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y41     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y44     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y45     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y44     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       93.529ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             93.529ns  (required time - arrival time)
  Source:                 design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.087ns  (logic 1.087ns (17.859%)  route 5.000ns (82.141%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 101.505 - 100.000 ) 
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=1, routed)           1.677     1.677    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.676     1.676    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/clk_10MHz
    SLICE_X14Y44         FDRE                                         r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDRE (Prop_fdre_C_Q)         0.419     2.095 f  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg[30]/Q
                         net (fo=3, routed)           1.111     3.206    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg_n_0_[30]
    SLICE_X11Y44         LUT6 (Prop_lut6_I0_O)        0.296     3.502 f  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/FSM_sequential_PS[2]_i_11/O
                         net (fo=1, routed)           0.947     4.449    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/FSM_sequential_PS[2]_i_11_n_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I5_O)        0.124     4.573 f  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/FSM_sequential_PS[2]_i_6/O
                         net (fo=5, routed)           0.921     5.494    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/FSM_sequential_PS[2]_i_6_n_0
    SLICE_X16Y41         LUT3 (Prop_lut3_I0_O)        0.124     5.618 f  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter[31]_i_4/O
                         net (fo=1, routed)           0.282     5.900    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter[31]_i_4_n_0
    SLICE_X16Y41         LUT5 (Prop_lut5_I0_O)        0.124     6.024 r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter[31]_i_2/O
                         net (fo=32, routed)          1.738     7.763    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter[31]_i_2_n_0
    SLICE_X12Y39         FDRE                                         r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   100.000 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=1, routed)           1.487   101.487    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    98.310 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.505   101.505    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/clk_10MHz
    SLICE_X12Y39         FDRE                                         r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg[0]/C
                         clock pessimism              0.105   101.610    
                         clock uncertainty           -0.149   101.461    
    SLICE_X12Y39         FDRE (Setup_fdre_C_CE)      -0.169   101.292    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        101.292    
                         arrival time                          -7.763    
  -------------------------------------------------------------------
                         slack                                 93.529    

Slack (MET) :             93.529ns  (required time - arrival time)
  Source:                 design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.087ns  (logic 1.087ns (17.859%)  route 5.000ns (82.141%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 101.505 - 100.000 ) 
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=1, routed)           1.677     1.677    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.676     1.676    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/clk_10MHz
    SLICE_X14Y44         FDRE                                         r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDRE (Prop_fdre_C_Q)         0.419     2.095 f  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg[30]/Q
                         net (fo=3, routed)           1.111     3.206    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg_n_0_[30]
    SLICE_X11Y44         LUT6 (Prop_lut6_I0_O)        0.296     3.502 f  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/FSM_sequential_PS[2]_i_11/O
                         net (fo=1, routed)           0.947     4.449    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/FSM_sequential_PS[2]_i_11_n_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I5_O)        0.124     4.573 f  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/FSM_sequential_PS[2]_i_6/O
                         net (fo=5, routed)           0.921     5.494    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/FSM_sequential_PS[2]_i_6_n_0
    SLICE_X16Y41         LUT3 (Prop_lut3_I0_O)        0.124     5.618 f  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter[31]_i_4/O
                         net (fo=1, routed)           0.282     5.900    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter[31]_i_4_n_0
    SLICE_X16Y41         LUT5 (Prop_lut5_I0_O)        0.124     6.024 r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter[31]_i_2/O
                         net (fo=32, routed)          1.738     7.763    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter[31]_i_2_n_0
    SLICE_X12Y39         FDRE                                         r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   100.000 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=1, routed)           1.487   101.487    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    98.310 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.505   101.505    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/clk_10MHz
    SLICE_X12Y39         FDRE                                         r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg[1]/C
                         clock pessimism              0.105   101.610    
                         clock uncertainty           -0.149   101.461    
    SLICE_X12Y39         FDRE (Setup_fdre_C_CE)      -0.169   101.292    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        101.292    
                         arrival time                          -7.763    
  -------------------------------------------------------------------
                         slack                                 93.529    

Slack (MET) :             93.529ns  (required time - arrival time)
  Source:                 design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.087ns  (logic 1.087ns (17.859%)  route 5.000ns (82.141%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 101.505 - 100.000 ) 
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=1, routed)           1.677     1.677    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.676     1.676    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/clk_10MHz
    SLICE_X14Y44         FDRE                                         r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDRE (Prop_fdre_C_Q)         0.419     2.095 f  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg[30]/Q
                         net (fo=3, routed)           1.111     3.206    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg_n_0_[30]
    SLICE_X11Y44         LUT6 (Prop_lut6_I0_O)        0.296     3.502 f  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/FSM_sequential_PS[2]_i_11/O
                         net (fo=1, routed)           0.947     4.449    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/FSM_sequential_PS[2]_i_11_n_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I5_O)        0.124     4.573 f  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/FSM_sequential_PS[2]_i_6/O
                         net (fo=5, routed)           0.921     5.494    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/FSM_sequential_PS[2]_i_6_n_0
    SLICE_X16Y41         LUT3 (Prop_lut3_I0_O)        0.124     5.618 f  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter[31]_i_4/O
                         net (fo=1, routed)           0.282     5.900    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter[31]_i_4_n_0
    SLICE_X16Y41         LUT5 (Prop_lut5_I0_O)        0.124     6.024 r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter[31]_i_2/O
                         net (fo=32, routed)          1.738     7.763    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter[31]_i_2_n_0
    SLICE_X12Y39         FDRE                                         r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   100.000 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=1, routed)           1.487   101.487    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    98.310 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.505   101.505    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/clk_10MHz
    SLICE_X12Y39         FDRE                                         r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg[2]/C
                         clock pessimism              0.105   101.610    
                         clock uncertainty           -0.149   101.461    
    SLICE_X12Y39         FDRE (Setup_fdre_C_CE)      -0.169   101.292    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        101.292    
                         arrival time                          -7.763    
  -------------------------------------------------------------------
                         slack                                 93.529    

Slack (MET) :             93.529ns  (required time - arrival time)
  Source:                 design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.087ns  (logic 1.087ns (17.859%)  route 5.000ns (82.141%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 101.505 - 100.000 ) 
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=1, routed)           1.677     1.677    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.676     1.676    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/clk_10MHz
    SLICE_X14Y44         FDRE                                         r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDRE (Prop_fdre_C_Q)         0.419     2.095 f  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg[30]/Q
                         net (fo=3, routed)           1.111     3.206    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg_n_0_[30]
    SLICE_X11Y44         LUT6 (Prop_lut6_I0_O)        0.296     3.502 f  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/FSM_sequential_PS[2]_i_11/O
                         net (fo=1, routed)           0.947     4.449    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/FSM_sequential_PS[2]_i_11_n_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I5_O)        0.124     4.573 f  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/FSM_sequential_PS[2]_i_6/O
                         net (fo=5, routed)           0.921     5.494    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/FSM_sequential_PS[2]_i_6_n_0
    SLICE_X16Y41         LUT3 (Prop_lut3_I0_O)        0.124     5.618 f  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter[31]_i_4/O
                         net (fo=1, routed)           0.282     5.900    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter[31]_i_4_n_0
    SLICE_X16Y41         LUT5 (Prop_lut5_I0_O)        0.124     6.024 r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter[31]_i_2/O
                         net (fo=32, routed)          1.738     7.763    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter[31]_i_2_n_0
    SLICE_X12Y39         FDRE                                         r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   100.000 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=1, routed)           1.487   101.487    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    98.310 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.505   101.505    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/clk_10MHz
    SLICE_X12Y39         FDRE                                         r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg[3]/C
                         clock pessimism              0.105   101.610    
                         clock uncertainty           -0.149   101.461    
    SLICE_X12Y39         FDRE (Setup_fdre_C_CE)      -0.169   101.292    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                        101.292    
                         arrival time                          -7.763    
  -------------------------------------------------------------------
                         slack                                 93.529    

Slack (MET) :             93.529ns  (required time - arrival time)
  Source:                 design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.087ns  (logic 1.087ns (17.859%)  route 5.000ns (82.141%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 101.505 - 100.000 ) 
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=1, routed)           1.677     1.677    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.676     1.676    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/clk_10MHz
    SLICE_X14Y44         FDRE                                         r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDRE (Prop_fdre_C_Q)         0.419     2.095 f  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg[30]/Q
                         net (fo=3, routed)           1.111     3.206    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg_n_0_[30]
    SLICE_X11Y44         LUT6 (Prop_lut6_I0_O)        0.296     3.502 f  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/FSM_sequential_PS[2]_i_11/O
                         net (fo=1, routed)           0.947     4.449    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/FSM_sequential_PS[2]_i_11_n_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I5_O)        0.124     4.573 f  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/FSM_sequential_PS[2]_i_6/O
                         net (fo=5, routed)           0.921     5.494    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/FSM_sequential_PS[2]_i_6_n_0
    SLICE_X16Y41         LUT3 (Prop_lut3_I0_O)        0.124     5.618 f  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter[31]_i_4/O
                         net (fo=1, routed)           0.282     5.900    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter[31]_i_4_n_0
    SLICE_X16Y41         LUT5 (Prop_lut5_I0_O)        0.124     6.024 r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter[31]_i_2/O
                         net (fo=32, routed)          1.738     7.763    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter[31]_i_2_n_0
    SLICE_X12Y39         FDRE                                         r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   100.000 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=1, routed)           1.487   101.487    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    98.310 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.505   101.505    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/clk_10MHz
    SLICE_X12Y39         FDRE                                         r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg[4]/C
                         clock pessimism              0.105   101.610    
                         clock uncertainty           -0.149   101.461    
    SLICE_X12Y39         FDRE (Setup_fdre_C_CE)      -0.169   101.292    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg[4]
  -------------------------------------------------------------------
                         required time                        101.292    
                         arrival time                          -7.763    
  -------------------------------------------------------------------
                         slack                                 93.529    

Slack (MET) :             93.529ns  (required time - arrival time)
  Source:                 design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.087ns  (logic 1.087ns (17.859%)  route 5.000ns (82.141%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 101.505 - 100.000 ) 
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=1, routed)           1.677     1.677    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.676     1.676    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/clk_10MHz
    SLICE_X14Y44         FDRE                                         r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDRE (Prop_fdre_C_Q)         0.419     2.095 f  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg[30]/Q
                         net (fo=3, routed)           1.111     3.206    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg_n_0_[30]
    SLICE_X11Y44         LUT6 (Prop_lut6_I0_O)        0.296     3.502 f  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/FSM_sequential_PS[2]_i_11/O
                         net (fo=1, routed)           0.947     4.449    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/FSM_sequential_PS[2]_i_11_n_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I5_O)        0.124     4.573 f  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/FSM_sequential_PS[2]_i_6/O
                         net (fo=5, routed)           0.921     5.494    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/FSM_sequential_PS[2]_i_6_n_0
    SLICE_X16Y41         LUT3 (Prop_lut3_I0_O)        0.124     5.618 f  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter[31]_i_4/O
                         net (fo=1, routed)           0.282     5.900    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter[31]_i_4_n_0
    SLICE_X16Y41         LUT5 (Prop_lut5_I0_O)        0.124     6.024 r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter[31]_i_2/O
                         net (fo=32, routed)          1.738     7.763    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter[31]_i_2_n_0
    SLICE_X12Y39         FDRE                                         r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   100.000 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=1, routed)           1.487   101.487    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    98.310 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.505   101.505    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/clk_10MHz
    SLICE_X12Y39         FDRE                                         r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg[5]/C
                         clock pessimism              0.105   101.610    
                         clock uncertainty           -0.149   101.461    
    SLICE_X12Y39         FDRE (Setup_fdre_C_CE)      -0.169   101.292    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg[5]
  -------------------------------------------------------------------
                         required time                        101.292    
                         arrival time                          -7.763    
  -------------------------------------------------------------------
                         slack                                 93.529    

Slack (MET) :             93.529ns  (required time - arrival time)
  Source:                 design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.087ns  (logic 1.087ns (17.859%)  route 5.000ns (82.141%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 101.505 - 100.000 ) 
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=1, routed)           1.677     1.677    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.676     1.676    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/clk_10MHz
    SLICE_X14Y44         FDRE                                         r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDRE (Prop_fdre_C_Q)         0.419     2.095 f  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg[30]/Q
                         net (fo=3, routed)           1.111     3.206    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg_n_0_[30]
    SLICE_X11Y44         LUT6 (Prop_lut6_I0_O)        0.296     3.502 f  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/FSM_sequential_PS[2]_i_11/O
                         net (fo=1, routed)           0.947     4.449    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/FSM_sequential_PS[2]_i_11_n_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I5_O)        0.124     4.573 f  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/FSM_sequential_PS[2]_i_6/O
                         net (fo=5, routed)           0.921     5.494    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/FSM_sequential_PS[2]_i_6_n_0
    SLICE_X16Y41         LUT3 (Prop_lut3_I0_O)        0.124     5.618 f  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter[31]_i_4/O
                         net (fo=1, routed)           0.282     5.900    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter[31]_i_4_n_0
    SLICE_X16Y41         LUT5 (Prop_lut5_I0_O)        0.124     6.024 r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter[31]_i_2/O
                         net (fo=32, routed)          1.738     7.763    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter[31]_i_2_n_0
    SLICE_X12Y39         FDRE                                         r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   100.000 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=1, routed)           1.487   101.487    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    98.310 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.505   101.505    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/clk_10MHz
    SLICE_X12Y39         FDRE                                         r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg[8]/C
                         clock pessimism              0.105   101.610    
                         clock uncertainty           -0.149   101.461    
    SLICE_X12Y39         FDRE (Setup_fdre_C_CE)      -0.169   101.292    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg[8]
  -------------------------------------------------------------------
                         required time                        101.292    
                         arrival time                          -7.763    
  -------------------------------------------------------------------
                         slack                                 93.529    

Slack (MET) :             93.529ns  (required time - arrival time)
  Source:                 design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.087ns  (logic 1.087ns (17.859%)  route 5.000ns (82.141%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 101.505 - 100.000 ) 
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=1, routed)           1.677     1.677    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.676     1.676    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/clk_10MHz
    SLICE_X14Y44         FDRE                                         r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDRE (Prop_fdre_C_Q)         0.419     2.095 f  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg[30]/Q
                         net (fo=3, routed)           1.111     3.206    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg_n_0_[30]
    SLICE_X11Y44         LUT6 (Prop_lut6_I0_O)        0.296     3.502 f  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/FSM_sequential_PS[2]_i_11/O
                         net (fo=1, routed)           0.947     4.449    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/FSM_sequential_PS[2]_i_11_n_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I5_O)        0.124     4.573 f  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/FSM_sequential_PS[2]_i_6/O
                         net (fo=5, routed)           0.921     5.494    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/FSM_sequential_PS[2]_i_6_n_0
    SLICE_X16Y41         LUT3 (Prop_lut3_I0_O)        0.124     5.618 f  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter[31]_i_4/O
                         net (fo=1, routed)           0.282     5.900    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter[31]_i_4_n_0
    SLICE_X16Y41         LUT5 (Prop_lut5_I0_O)        0.124     6.024 r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter[31]_i_2/O
                         net (fo=32, routed)          1.738     7.763    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter[31]_i_2_n_0
    SLICE_X12Y39         FDRE                                         r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   100.000 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=1, routed)           1.487   101.487    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    98.310 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.505   101.505    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/clk_10MHz
    SLICE_X12Y39         FDRE                                         r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg[9]/C
                         clock pessimism              0.105   101.610    
                         clock uncertainty           -0.149   101.461    
    SLICE_X12Y39         FDRE (Setup_fdre_C_CE)      -0.169   101.292    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg[9]
  -------------------------------------------------------------------
                         required time                        101.292    
                         arrival time                          -7.763    
  -------------------------------------------------------------------
                         slack                                 93.529    

Slack (MET) :             93.791ns  (required time - arrival time)
  Source:                 design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.790ns  (logic 1.087ns (18.775%)  route 4.703ns (81.225%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 101.506 - 100.000 ) 
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=1, routed)           1.677     1.677    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.676     1.676    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/clk_10MHz
    SLICE_X14Y44         FDRE                                         r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDRE (Prop_fdre_C_Q)         0.419     2.095 f  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg[30]/Q
                         net (fo=3, routed)           1.111     3.206    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg_n_0_[30]
    SLICE_X11Y44         LUT6 (Prop_lut6_I0_O)        0.296     3.502 f  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/FSM_sequential_PS[2]_i_11/O
                         net (fo=1, routed)           0.947     4.449    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/FSM_sequential_PS[2]_i_11_n_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I5_O)        0.124     4.573 f  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/FSM_sequential_PS[2]_i_6/O
                         net (fo=5, routed)           0.921     5.494    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/FSM_sequential_PS[2]_i_6_n_0
    SLICE_X16Y41         LUT3 (Prop_lut3_I0_O)        0.124     5.618 f  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter[31]_i_4/O
                         net (fo=1, routed)           0.282     5.900    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter[31]_i_4_n_0
    SLICE_X16Y41         LUT5 (Prop_lut5_I0_O)        0.124     6.024 r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter[31]_i_2/O
                         net (fo=32, routed)          1.441     7.466    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter[31]_i_2_n_0
    SLICE_X11Y41         FDRE                                         r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   100.000 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=1, routed)           1.487   101.487    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    98.310 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.506   101.506    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/clk_10MHz
    SLICE_X11Y41         FDRE                                         r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg[11]/C
                         clock pessimism              0.105   101.611    
                         clock uncertainty           -0.149   101.462    
    SLICE_X11Y41         FDRE (Setup_fdre_C_CE)      -0.205   101.257    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg[11]
  -------------------------------------------------------------------
                         required time                        101.257    
                         arrival time                          -7.466    
  -------------------------------------------------------------------
                         slack                                 93.791    

Slack (MET) :             93.791ns  (required time - arrival time)
  Source:                 design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.790ns  (logic 1.087ns (18.775%)  route 4.703ns (81.225%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 101.506 - 100.000 ) 
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=1, routed)           1.677     1.677    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.676     1.676    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/clk_10MHz
    SLICE_X14Y44         FDRE                                         r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDRE (Prop_fdre_C_Q)         0.419     2.095 f  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg[30]/Q
                         net (fo=3, routed)           1.111     3.206    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg_n_0_[30]
    SLICE_X11Y44         LUT6 (Prop_lut6_I0_O)        0.296     3.502 f  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/FSM_sequential_PS[2]_i_11/O
                         net (fo=1, routed)           0.947     4.449    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/FSM_sequential_PS[2]_i_11_n_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I5_O)        0.124     4.573 f  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/FSM_sequential_PS[2]_i_6/O
                         net (fo=5, routed)           0.921     5.494    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/FSM_sequential_PS[2]_i_6_n_0
    SLICE_X16Y41         LUT3 (Prop_lut3_I0_O)        0.124     5.618 f  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter[31]_i_4/O
                         net (fo=1, routed)           0.282     5.900    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter[31]_i_4_n_0
    SLICE_X16Y41         LUT5 (Prop_lut5_I0_O)        0.124     6.024 r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter[31]_i_2/O
                         net (fo=32, routed)          1.441     7.466    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter[31]_i_2_n_0
    SLICE_X11Y41         FDRE                                         r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   100.000 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=1, routed)           1.487   101.487    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    98.310 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.506   101.506    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/clk_10MHz
    SLICE_X11Y41         FDRE                                         r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg[16]/C
                         clock pessimism              0.105   101.611    
                         clock uncertainty           -0.149   101.462    
    SLICE_X11Y41         FDRE (Setup_fdre_C_CE)      -0.205   101.257    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg[16]
  -------------------------------------------------------------------
                         required time                        101.257    
                         arrival time                          -7.466    
  -------------------------------------------------------------------
                         slack                                 93.791    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/LS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/LS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.614%)  route 0.121ns (39.386%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=1, routed)           0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.562     0.562    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/clk_10MHz
    SLICE_X17Y40         FDRE                                         r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/LS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y40         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/LS_reg[1]/Q
                         net (fo=3, routed)           0.121     0.823    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/LS_reg_n_0_[1]
    SLICE_X17Y40         LUT5 (Prop_lut5_I4_O)        0.045     0.868 r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/LS[1]_i_1/O
                         net (fo=1, routed)           0.000     0.868    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/LS[1]_i_1_n_0
    SLICE_X17Y40         FDRE                                         r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/LS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=1, routed)           0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.830     0.830    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/clk_10MHz
    SLICE_X17Y40         FDRE                                         r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/LS_reg[1]/C
                         clock pessimism             -0.268     0.562    
    SLICE_X17Y40         FDRE (Hold_fdre_C_D)         0.092     0.654    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/LS_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.654    
                         arrival time                           0.868    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/FSM_sequential_PS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/i_ds_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.894%)  route 0.159ns (46.106%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=1, routed)           0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.562     0.562    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/clk_10MHz
    SLICE_X18Y41         FDRE                                         r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/FSM_sequential_PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y41         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/FSM_sequential_PS_reg[0]/Q
                         net (fo=13, routed)          0.159     0.862    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/PS[0]
    SLICE_X18Y40         LUT6 (Prop_lut6_I0_O)        0.045     0.907 r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/i_ds_i_1/O
                         net (fo=1, routed)           0.000     0.907    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/i_ds_i_1_n_0
    SLICE_X18Y40         FDRE                                         r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/i_ds_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=1, routed)           0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.830     0.830    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/clk_10MHz
    SLICE_X18Y40         FDRE                                         r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/i_ds_reg/C
                         clock pessimism             -0.252     0.578    
    SLICE_X18Y40         FDRE (Hold_fdre_C_D)         0.092     0.670    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/i_ds_reg
  -------------------------------------------------------------------
                         required time                         -0.670    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/o_data_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/o_data_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=1, routed)           0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.562     0.562    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/clk_10MHz
    SLICE_X16Y41         FDRE                                         r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/o_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y41         FDRE (Prop_fdre_C_Q)         0.164     0.726 r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/o_data_reg/Q
                         net (fo=2, routed)           0.175     0.901    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/o_data_reg_n_0
    SLICE_X16Y41         LUT6 (Prop_lut6_I5_O)        0.045     0.946 r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/o_data_i_1/O
                         net (fo=1, routed)           0.000     0.946    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/o_data_i_1_n_0
    SLICE_X16Y41         FDRE                                         r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/o_data_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=1, routed)           0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.830     0.830    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/clk_10MHz
    SLICE_X16Y41         FDRE                                         r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/o_data_reg/C
                         clock pessimism             -0.268     0.562    
    SLICE_X16Y41         FDRE (Hold_fdre_C_D)         0.120     0.682    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/o_data_reg
  -------------------------------------------------------------------
                         required time                         -0.682    
                         arrival time                           0.946    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/LS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/LS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.203%)  route 0.170ns (47.797%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=1, routed)           0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.562     0.562    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/clk_10MHz
    SLICE_X17Y40         FDRE                                         r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/LS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y40         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/LS_reg[2]/Q
                         net (fo=3, routed)           0.170     0.873    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/LS_reg_n_0_[2]
    SLICE_X17Y40         LUT6 (Prop_lut6_I5_O)        0.045     0.918 r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/LS[2]_i_1/O
                         net (fo=1, routed)           0.000     0.918    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/LS[2]_i_1_n_0
    SLICE_X17Y40         FDRE                                         r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/LS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=1, routed)           0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.830     0.830    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/clk_10MHz
    SLICE_X17Y40         FDRE                                         r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/LS_reg[2]/C
                         clock pessimism             -0.268     0.562    
    SLICE_X17Y40         FDRE (Hold_fdre_C_D)         0.092     0.654    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/LS_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.654    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/FSM_sequential_PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/FSM_sequential_PS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.957%)  route 0.179ns (49.043%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=1, routed)           0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.562     0.562    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/clk_10MHz
    SLICE_X18Y40         FDRE                                         r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/FSM_sequential_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y40         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/FSM_sequential_PS_reg[1]/Q
                         net (fo=46, routed)          0.179     0.882    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/PS[1]
    SLICE_X18Y40         LUT5 (Prop_lut5_I0_O)        0.045     0.927 r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/FSM_sequential_PS[1]_i_1/O
                         net (fo=1, routed)           0.000     0.927    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/FSM_sequential_PS[1]_i_1_n_0
    SLICE_X18Y40         FDRE                                         r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/FSM_sequential_PS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=1, routed)           0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.830     0.830    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/clk_10MHz
    SLICE_X18Y40         FDRE                                         r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/FSM_sequential_PS_reg[1]/C
                         clock pessimism             -0.268     0.562    
    SLICE_X18Y40         FDRE (Hold_fdre_C_D)         0.092     0.654    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/FSM_sequential_PS_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.654    
                         arrival time                           0.927    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=1, routed)           0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.564     0.564    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/clk_10MHz
    SLICE_X12Y39         FDRE                                         r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y39         FDRE (Prop_fdre_C_Q)         0.164     0.728 f  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg[0]/Q
                         net (fo=8, routed)           0.187     0.915    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg_n_0_[0]
    SLICE_X12Y39         LUT3 (Prop_lut3_I2_O)        0.045     0.960 r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.960    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter[0]
    SLICE_X12Y39         FDRE                                         r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=1, routed)           0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.832     0.832    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/clk_10MHz
    SLICE_X12Y39         FDRE                                         r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg[0]/C
                         clock pessimism             -0.268     0.564    
    SLICE_X12Y39         FDRE (Hold_fdre_C_D)         0.120     0.684    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.684    
                         arrival time                           0.960    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/FSM_sequential_PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/LS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.139%)  route 0.200ns (51.861%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=1, routed)           0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.562     0.562    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/clk_10MHz
    SLICE_X18Y40         FDRE                                         r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/FSM_sequential_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y40         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/FSM_sequential_PS_reg[1]/Q
                         net (fo=46, routed)          0.200     0.903    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/PS[1]
    SLICE_X17Y40         LUT6 (Prop_lut6_I0_O)        0.045     0.948 r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/LS[0]_i_1/O
                         net (fo=1, routed)           0.000     0.948    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/LS[0]_i_1_n_0
    SLICE_X17Y40         FDRE                                         r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/LS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=1, routed)           0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.830     0.830    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/clk_10MHz
    SLICE_X17Y40         FDRE                                         r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/LS_reg[0]/C
                         clock pessimism             -0.252     0.578    
    SLICE_X17Y40         FDRE (Hold_fdre_C_D)         0.092     0.670    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/LS_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.670    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/FSM_sequential_PS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/FSM_sequential_PS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.581%)  route 0.197ns (51.419%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=1, routed)           0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.562     0.562    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/clk_10MHz
    SLICE_X18Y41         FDRE                                         r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/FSM_sequential_PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y41         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/FSM_sequential_PS_reg[0]/Q
                         net (fo=13, routed)          0.197     0.899    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/PS[0]
    SLICE_X18Y41         LUT6 (Prop_lut6_I1_O)        0.045     0.944 r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/FSM_sequential_PS[0]_i_1/O
                         net (fo=1, routed)           0.000     0.944    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/FSM_sequential_PS[0]_i_1_n_0
    SLICE_X18Y41         FDRE                                         r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/FSM_sequential_PS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=1, routed)           0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.830     0.830    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/clk_10MHz
    SLICE_X18Y41         FDRE                                         r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/FSM_sequential_PS_reg[0]/C
                         clock pessimism             -0.268     0.562    
    SLICE_X18Y41         FDRE (Hold_fdre_C_D)         0.091     0.653    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/FSM_sequential_PS_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.653    
                         arrival time                           0.944    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/FSM_sequential_PS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/FSM_sequential_PS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.801%)  route 0.220ns (54.199%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=1, routed)           0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.562     0.562    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/clk_10MHz
    SLICE_X18Y40         FDRE                                         r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/FSM_sequential_PS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y40         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/FSM_sequential_PS_reg[2]/Q
                         net (fo=51, routed)          0.220     0.923    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/PS[2]
    SLICE_X18Y40         LUT6 (Prop_lut6_I0_O)        0.045     0.968 r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/FSM_sequential_PS[2]_i_1/O
                         net (fo=1, routed)           0.000     0.968    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/FSM_sequential_PS[2]_i_1_n_0
    SLICE_X18Y40         FDRE                                         r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/FSM_sequential_PS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=1, routed)           0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.830     0.830    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/clk_10MHz
    SLICE_X18Y40         FDRE                                         r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/FSM_sequential_PS_reg[2]/C
                         clock pessimism             -0.268     0.562    
    SLICE_X18Y40         FDRE (Hold_fdre_C_D)         0.091     0.653    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/FSM_sequential_PS_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.653    
                         arrival time                           0.968    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/delay_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/delay_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=1, routed)           0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.562     0.562    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/clk_10MHz
    SLICE_X14Y40         FDRE                                         r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/delay_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/delay_counter_reg[19]/Q
                         net (fo=3, routed)           0.172     0.875    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/delay_counter_reg[19]
    SLICE_X14Y40         LUT2 (Prop_lut2_I0_O)        0.045     0.920 r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/delay_counter[16]_i_2/O
                         net (fo=1, routed)           0.000     0.920    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/delay_counter[16]_i_2_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.983 r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/delay_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.983    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/delay_counter_reg[16]_i_1_n_4
    SLICE_X14Y40         FDRE                                         r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/delay_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=1, routed)           0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.830     0.830    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/clk_10MHz
    SLICE_X14Y40         FDRE                                         r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/delay_counter_reg[19]/C
                         clock pessimism             -0.268     0.562    
    SLICE_X14Y40         FDRE (Hold_fdre_C_D)         0.105     0.667    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/delay_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.316    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X11Y42     design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg[17]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X14Y44     design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg[18]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X14Y44     design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg[19]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X12Y39     design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X11Y42     design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg[20]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X11Y43     design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg[21]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X11Y43     design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg[22]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X11Y44     design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg[23]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X11Y42     design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X12Y39     design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X11Y42     design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X11Y42     design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg[24]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X11Y42     design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg[25]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X11Y42     design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg[26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X12Y39     design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X12Y39     design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X12Y39     design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X12Y39     design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X11Y42     design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X11Y42     design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X14Y44     design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X14Y44     design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X14Y44     design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X14Y44     design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X12Y39     design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X12Y39     design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X11Y42     design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg[20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X11Y42     design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/counter_reg[20]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       13.570ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.810ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.570ns  (required time - arrival time)
  Source:                 design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/slv_reg0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/o_data_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        3.722ns  (logic 1.244ns (33.420%)  route 2.478ns (66.580%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -2.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 101.499 - 100.000 ) 
    Source Clock Delay      (SCD):    3.815ns = ( 83.815 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.469ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031    82.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    82.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=668, routed)         1.683    83.815    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y42          FDRE                                         r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/slv_reg0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.518    84.333 r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/slv_reg0_reg[8]/Q
                         net (fo=2, routed)           0.842    85.174    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/Q[8]
    SLICE_X7Y41          LUT6 (Prop_lut6_I3_O)        0.124    85.298 r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/o_data_i_7/O
                         net (fo=1, routed)           0.600    85.898    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/o_data_i_7_n_0
    SLICE_X8Y41          LUT5 (Prop_lut5_I0_O)        0.150    86.048 r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/o_data_i_4/O
                         net (fo=1, routed)           0.315    86.363    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/o_data_i_4_n_0
    SLICE_X11Y41         LUT6 (Prop_lut6_I3_O)        0.328    86.691 r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/o_data_i_2/O
                         net (fo=1, routed)           0.722    87.413    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/o_data_i_2_n_0
    SLICE_X16Y41         LUT6 (Prop_lut6_I0_O)        0.124    87.537 r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/o_data_i_1/O
                         net (fo=1, routed)           0.000    87.537    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/o_data_i_1_n_0
    SLICE_X16Y41         FDRE                                         r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/o_data_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   100.000 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=1, routed)           1.487   101.487    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    98.310 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.499   101.499    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/clk_10MHz
    SLICE_X16Y41         FDRE                                         r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/o_data_reg/C
                         clock pessimism              0.000   101.499    
                         clock uncertainty           -0.469   101.030    
    SLICE_X16Y41         FDRE (Setup_fdre_C_D)        0.077   101.107    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/o_data_reg
  -------------------------------------------------------------------
                         required time                        101.107    
                         arrival time                         -87.537    
  -------------------------------------------------------------------
                         slack                                 13.570    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.810ns  (arrival time - required time)
  Source:                 design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/slv_reg0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/o_data_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.186ns (25.082%)  route 0.556ns (74.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.657ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.469ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=668, routed)         0.568     1.487    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y43          FDRE                                         r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/slv_reg0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.141     1.628 r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/slv_reg0_reg[15]/Q
                         net (fo=3, routed)           0.556     2.184    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/Q[15]
    SLICE_X16Y41         LUT6 (Prop_lut6_I1_O)        0.045     2.229 r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/o_data_i_1/O
                         net (fo=1, routed)           0.000     2.229    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/o_data_i_1_n_0
    SLICE_X16Y41         FDRE                                         r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/o_data_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=1, routed)           0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.830     0.830    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/clk_10MHz
    SLICE_X16Y41         FDRE                                         r  design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/o_data_reg/C
                         clock pessimism              0.000     0.830    
                         clock uncertainty            0.469     1.299    
    SLICE_X16Y41         FDRE (Hold_fdre_C_D)         0.120     1.419    design_1_i/IP_MATRIX_0/U0/IP_MATRIX_v1_0_S00_AXI_inst/Core1/o_data_reg
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           2.229    
  -------------------------------------------------------------------
                         slack                                  0.810    





