Running: /opt/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/ale/Desktop/VHDL_git/proj-reti-2023/final_version/test_TimeFirstStage_isim_beh.exe -prj /home/ale/Desktop/VHDL_git/proj-reti-2023/final_version/test_TimeFirstStage_beh.prj work.test_TimeFirstStage 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "/home/ale/Desktop/VHDL_git/proj-reti-2023/final_version/FourBitComparator.vhd" into library work
Parsing VHDL file "/home/ale/Desktop/VHDL_git/proj-reti-2023/final_version/EightBitComparator.vhd" into library work
Parsing VHDL file "/home/ale/Desktop/VHDL_git/proj-reti-2023/final_version/MantissaComparator.vhd" into library work
Parsing VHDL file "/home/ale/Desktop/VHDL_git/proj-reti-2023/final_version/FullAdder.vhd" into library work
Parsing VHDL file "/home/ale/Desktop/VHDL_git/proj-reti-2023/final_version/RCA.vhd" into library work
Parsing VHDL file "/home/ale/Desktop/VHDL_git/proj-reti-2023/final_version/Comparator.vhd" into library work
Parsing VHDL file "/home/ale/Desktop/VHDL_git/proj-reti-2023/final_version/CaseManager.vhd" into library work
Parsing VHDL file "/home/ale/Desktop/VHDL_git/proj-reti-2023/final_version/ComparingStage.vhd" into library work
Parsing VHDL file "/home/ale/Desktop/VHDL_git/proj-reti-2023/final_version/TimeFirstStage.vhd" into library work
Parsing VHDL file "/home/ale/Desktop/VHDL_git/proj-reti-2023/final_version/test_TimeFirstStage.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 83964 KB
Fuse CPU Usage: 900 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture rtl of entity FourBitComparator [fourbitcomparator_default]
Compiling architecture rtl of entity EightBitComparator [eightbitcomparator_default]
Compiling architecture rtl of entity MantissaComparator [mantissacomparator_default]
Compiling architecture behavioral of entity Comparator [comparator_default]
Compiling architecture rtl of entity CaseManager [casemanager_default]
Compiling architecture rtl of entity FullAdder [fulladder_default]
Compiling architecture rtl of entity RCA [\RCA(8)\]
Compiling architecture rtl of entity ComparingStage [comparingstage_default]
Compiling architecture rtl of entity TimeFirstStage [timefirststage_default]
Compiling architecture behavior of entity test_timefirststage
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 21 VHDL Units
Built simulation executable /home/ale/Desktop/VHDL_git/proj-reti-2023/final_version/test_TimeFirstStage_isim_beh.exe
Fuse Memory Usage: 1174048 KB
Fuse CPU Usage: 940 ms
GCC CPU Usage: 990 ms
