Erik Saule paper

Best practices for HPM-assisted performance engineering on modern multicore processors_2012_treibig.pdf
Dense linear algebra factorization in OpenMP and Cilk Plus on Intel MIC- Development experiences and performance analysis.pdf
Dense linear algebra factorization in OpenMP and Cilk Plus on Intel MIC- Development experiences and performance analysis_2012_hulguin.pdf
Exploring performance and power properties of modern multicore chips via simple machine models_2012_hager.pdf
Improving the memory-system performance of sparse-matrix vector multiplication_1996_toledo.pdf
Intel® VTune™ Amplifier XE_ Getting started with OpenCL_ performance analysis on Intel® HD Graphics _ Intel® Developer Zone.pdf
K20-and-K20X-application-performance-technical-brief.pdf
LIKWID- A lightweight performance-oriented tool suite for x86 multicore environments_2010_treibig.pdf

5.3-prefetching-on-mic-update.pdf

mic_instruction_set.pdf

Best Known Methods for Using OpenMP_ on Intel® Many Integrated Core (Intel® MIC) Architecture _ Intel® Developer Zone.pdf
Dense linear algebra factorization in OpenMP and Cilk Plus on Intel MIC- Development experiences and performance analysis.pdf
Dense linear algebra factorization in OpenMP and Cilk Plus on Intel MIC- Development experiences and performance analysis_2012_hulguin.pdf
OpenMP Programming on Intel R Xeon PhiTM Coprocessors- An Early Performance Comparison.pdf
Parallel sparse matrix-vector multiplication as a test case for hybrid MPI+OpenMP programming_2010_schubert.pdf
Using KMP_AFFINITY to create OpenMP_ thread mapping to OS proc IDs _ Intel® Developer Zone.pdf
intel_mic_sparse_calculation_slides_erik_saule.pdf

2013_intel_xeon_phi_from_hard_to_soft_-_alain_dominguez_-_intel_presentation_very_good.pdf
35807-intel_gdc_opencl_presentation_2011_03.pptx
A Framework for Low-Communication 1-D FFT_2012_vladimir_intel.pdf
Klemm_SIMD+openmp_intel_machines_.pdf
Measuring Cache  and Memory  Latency and CPU  to Memory  Bandwidth_2008_intel.pdf
an-overview-of-programming-for-intel-xeon-processors-and-intel-xeon-phi-coprocessors.pdf
intel-xeon-phi-coprocessor-quick-start-developers-guide.pdf
intel-xeon-phi-coprocessor-vector-microarchitecture.pdf
intel-xeon-phi-systemsoftwaredevelopersguide.pdf
intel_mic_sparse_calculation_slides_erik_saule.pdf
intel_ocl_samples.zip
intel_sdk_for_ocl_applications_2013_xe_sdk_3.0.67279_x64.tgz

Best Practice Guide - Intel Xeon Phi - [PRACE Research Infrastructure].pdf
Building a Native Application for Intel® Xeon Phi™ Coprocessors   Intel® Developer Zone.html
Building a Native Application for Intel® Xeon Phi™ Coprocessors   Intel® Developer Zone_files/
Building a Native Application for Intel® Xeon Phi™ Coprocessors _ Intel® Developer Zone.pdf
CUDA vs. Phi- Phi Programming for CUDA Developers.pdf
CUDA vs. Phi- Phi Programming for CUDA Developers_2012_drdobbs.pdf
Colfax_Nbody_Xeon_Phi-addendum.pdf
Colfax_Transposition_Xeon_Phi (1).pdf
Colfax_Transposition_Xeon_Phi.pdf
Getting to 1 Teraflop on the Intel Phi Coprocessor.pdf
How to Write Your Own Blazingly Fast Library of Special Functions for Intel Xeon Phi Coprocessors_2013_vadim.pdf
Identifying the Key Features of Intel Xeon Phi .pdf
Intel Xeon Phi (MIC) Cluster - Computer Center Documentation.pdf
Intel® Many Integrated Core (MIC)  Programming Intel® Xeon Phi™.pdf
Intel® Xeon Phi™ Coprocessor - the Architecture   Intel® Developer Zone.html
Intel® Xeon Phi™ Coprocessor - the Architecture   Intel® Developer Zone_files/
Intel® Xeon Phi™ Coprocessor Instruction Set Architecture Reference Manual.pdf
Intel® Xeon Phi™ Coprocessor Vector Microarchitecture   Intel® Developer Zone.html
Intel® Xeon Phi™ Coprocessor Vector Microarchitecture   Intel® Developer Zone_files/
Introduction to Xeon Phi_2013_barth.pdf
Lattice QCD on Intel Xeon Phi-2013.pdf
OpenCL* Design and Programming Guide for the Intel® Xeon Phi™ Coprocessor.pdf
OpenMP Programming on Intel R Xeon PhiTM Coprocessors- An Early Performance Comparison.pdf
Optimization and Performance Tuning for Intel® Xeon Phi™ Coprocessors - Part 1- Optimization Essentials.pdf
Optimization and Performance Tuning for Intel® Xeon Phi™ Coprocessors, Part 2- Understanding and Using Hardware Events.pdf
Optimizing OpenCL Applications on Intel® Xeon Phi™ Coprocessor.pdf
Performance Evaluation of Sparse Matrix Multiplication Kernels on Intel Xeon Phi.pdf
Programming Intel's Xeon Phi- A Jumpstart Introduction.pdf
Programming Intel's Xeon Phi- A Jumpstart Introduction_5-2013.pdf
Test-driving Intel R Xeon PhiTM coprocessors with a basic N-body simulation.pdf
Test-driving Intel R Xeon PhiTM coprocessors with a basic N-body simulation_vadim.pdf
book_COLFAXmization with IntelR Xeon PhiT Coprocessors.pdf

viennacl-manual-current.pdf

Performance Evaluation of Parallel Sparse Matrix–Vector Products on SGI Altix3700.pdf
Performance Evaluation of Sparse Matrix Multiplication Kernels on Intel Xeon Phi.pdf (Erik Saule)

-----
*[1] N. Bell and M. Garland. Implementing sparse matrix-vector multiplication on throughput-oriented processors. In Proc. High Performance Computing Networking, Storage and Analysis, SC ’09, pages 18:1–18:11, 2009.
*[2] A. Buluc ̧, J. T. Fineman, M. Frigo, J. R. Gilbert, and C. E. Leiserson. Parallel sparse matrix-vector and matrix- transpose-vector multiplication using compressed sparse blocks. In Proc. SPAA ’09, pages 233–244, 2009.
* [3] A. Bulu ̧c, S. Williams, L. Oliker, and J. Demmel. Reduced-bandwidth multithreaded algorithms for sparse matrix-vector multiplication. In Proc. IPDPS, 2011.
* [4] T. Cramer, D. Schmidl, M. Klemm, and D. an Mey. Openmp programming on intel xeon phi coprocessors: An early performance comparison. In Proceedings of the Many-core Applications Research Community (MARC) Symposium at RWTH Aachen University, Nov. 2012.
*[5] E. Cuthill and J. McKee. Reducing the bandwidth of sparse symmetric matrices. In Proc. ACM national conference, pages 157–172, 1969.
[6] J. Eisenlor, D. E. Hudak, K. Tomko, and T. C. Prince. Dense linear algebra factorization in OpenMP and Cilk Plus on Intel MIC: Development experiences and performance analysis. In TACC-Intel Highly Parallel Computing Symp., 2012.
*[7] E.-J. Im and K. A. Yelick. Optimizing sparse matrix computations for register reuse in sparsity. In Proc. of ICCS, pages 127–136, 2001.
[8] A. Jain. pOSKI: An extensible autotuning framework to perform optimized spmvs on multicore architecture. Master’s thesis, UC Berkeley, 2008.
[9] M. Krotkiewski and M. Dabrowski. Parallel symmetric sparse matrix-vector product on scalar multi-core CPUs. Parallel Comput., 36(4):181–198, Apr. 2010.
[10] O. Ku ̈c ̧u ̈ktunc ̧, K. Kaya, E. Saule, and U ̈. V. C ̧atalyu ̈rek. Fast recommendation on bibliographic networks. In Proc. ASONAM’12, Aug 2012.
*[11] J. Mellor-Crummey and J. Garvin. Optimizing sparse matrix-vector product computations using unroll and jam. Int. J. High Perform. Comput. Appl., 18(2), May 2004.
*[12] R. Nishtala, R. W. Vuduc, J. W. Demmel, and K. A. Yelick. When cache blocking of sparse matrix vector multiply works and why. Appl. Algebra Eng., Commun. Comput., 18(3):297–311, May 2007.
[13] S. Potluri, K. Tomko, D. Bureddy, and D. K. Panda. Intra-MIC MPI communication using MVAPICH2: Early experience. In TACC-Intel Highly Parallel Computing Symp., 2012.
*[14] Y. Saad. Sparskit: a basic tool kit for sparse matrix computations - version 2, 1994.
[15] E. Saule and U ̈. V. C ̧atalyu ̈rek. An early evaluation of the scalability of graph algorithms on the Intel MIC
architecture. In IPDPS Workshop MTAAP, 2012.
*[16] K. Stock, L.-N. Pouchet, and P. Sadayappan. Automatic transformations for e↵ective parallel execution on intel
many integrated core. In TACC-Intel Highly Parallel Computing Symp., 2012.
14
*[17] R. Vuduc, J. Demmel, , and K. Yelic. OSKI: A library of automatically tuned sparse matrix kernels. In Proc. SciDAC 2005, J. of Physics: Conference Series, 2005.
*[18] S. Williams, L. Oliker, R. Vuduc, J. Shalf, K. Yelick, and J. Demmel. Optimization of sparse matrix-vector multiplication on emerging multicore platforms. In Proc. SC ’07, pages 38:1–38:12, 2007.
[19] Z. Zhou, E. Saule, H. M. Aktulga, C. Yang, E. G. Ng, P. Maris, J. P. Vary, and U ̈. V. C ̧atalyu ̈rek. An out-of-core eigensolver on SSD-equipped clusters. In Proc. of IEEE Cluster, Sep 2012.
----------------------------------------------------------------------
*[1] N. Bell and M. Garland. Implementing sparse matrix-vector multiplication on throughput-oriented processors. In Proc. High Performance Computing Networking, Storage and Analysis, SC ’09, pages 18:1–18:11, 2009.
*[2] A. Buluc ̧, J. T. Fineman, M. Frigo, J. R. Gilbert, and C. E. Leiserson. Parallel sparse matrix-vector and matrix- transpose-vector multiplication using compressed sparse blocks. In Proc. SPAA ’09, pages 233–244, 2009.
* [3] A. Bulu ̧c, S. Williams, L. Oliker, and J. Demmel. Reduced-bandwidth multithreaded algorithms for sparse matrix-vector multiplication. In Proc. IPDPS, 2011.
* [4] T. Cramer, D. Schmidl, M. Klemm, and D. an Mey. Openmp programming on intel xeon phi coprocessors: An early performance comparison. In Proceedings of the Many-core Applications Research Community (MARC) Symposium at RWTH Aachen University, Nov. 2012.
*[5] E. Cuthill and J. McKee. Reducing the bandwidth of sparse symmetric matrices. In Proc. ACM national conference, pages 157–172, 1969.
[6] J. Eisenlor, D. E. Hudak, K. Tomko, and T. C. Prince. Dense linear algebra factorization in OpenMP and Cilk Plus on Intel MIC: Development experiences and performance analysis. In TACC-Intel Highly Parallel Computing Symp., 2012.
*[7] E.-J. Im and K. A. Yelick. Optimizing sparse matrix computations for register reuse in sparsity. In Proc. of ICCS, pages 127–136, 2001.
[8] A. Jain. pOSKI: An extensible autotuning framework to perform optimized spmvs on multicore architecture. Master’s thesis, UC Berkeley, 2008.
[9] M. Krotkiewski and M. Dabrowski. Parallel symmetric sparse matrix-vector product on scalar multi-core CPUs. Parallel Comput., 36(4):181–198, Apr. 2010.
[10] O. Ku ̈c ̧u ̈ktunc ̧, K. Kaya, E. Saule, and U ̈. V. C ̧atalyu ̈rek. Fast recommendation on bibliographic networks. In Proc. ASONAM’12, Aug 2012.
*[11] J. Mellor-Crummey and J. Garvin. Optimizing sparse matrix-vector product computations using unroll and jam. Int. J. High Perform. Comput. Appl., 18(2), May 2004.
*[12] R. Nishtala, R. W. Vuduc, J. W. Demmel, and K. A. Yelick. When cache blocking of sparse matrix vector multiply works and why. Appl. Algebra Eng., Commun. Comput., 18(3):297–311, May 2007.
[13] S. Potluri, K. Tomko, D. Bureddy, and D. K. Panda. Intra-MIC MPI communication using MVAPICH2: Early experience. In TACC-Intel Highly Parallel Computing Symp., 2012.
*[14] Y. Saad. Sparskit: a basic tool kit for sparse matrix computations - version 2, 1994.
[15] E. Saule and U ̈. V. C ̧atalyu ̈rek. An early evaluation of the scalability of graph algorithms on the Intel MIC
architecture. In IPDPS Workshop MTAAP, 2012.
*[16] K. Stock, L.-N. Pouchet, and P. Sadayappan. Automatic transformations for e↵ective parallel execution on intel
many integrated core. In TACC-Intel Highly Parallel Computing Symp., 2012.
14
*[17] R. Vuduc, J. Demmel, , and K. Yelic. OSKI: A library of automatically tuned sparse matrix kernels. In Proc. SciDAC 2005, J. of Physics: Conference Series, 2005.
*[18] S. Williams, L. Oliker, R. Vuduc, J. Shalf, K. Yelick, and J. Demmel. Optimization of sparse matrix-vector multiplication on emerging multicore platforms. In Proc. SC ’07, pages 38:1–38:12, 2007.
[19] Z. Zhou, E. Saule, H. M. Aktulga, C. Yang, E. G. Ng, P. Maris, J. P. Vary, and U ̈. V. C ̧atalyu ̈rek. An out-of-core eigensolver on SSD-equipped clusters. In Proc. of IEEE Cluster, Sep 2012.
----------------------------------------------------------------------
