// ----------------------------------------------------------------------
//  HLS HDL:        Verilog Netlister
//  HLS Version:    2023.1_2/1049935 Production Release
//  HLS Date:       Sat Jun 10 10:53:51 PDT 2023
// 
//  Generated by:   ajh9498@hansolo.poly.edu
//  Generated date: Tue Apr 22 14:20:36 2025
// ----------------------------------------------------------------------

// 
// ------------------------------------------------------------------
//  Design Unit:    leading_sign_13_1_1_0
// ------------------------------------------------------------------


module leading_sign_13_1_1_0 (
  mantissa, all_same, rtn
);
  input [12:0] mantissa;
  output all_same;
  output [3:0] rtn;


  // Interconnect Declarations
  wire r_assign_from_n16_15_13_2_AC_TRN_AC_WRAP_if_all_sign_1_wrs_c_6_2_sdt_2;
  wire r_assign_from_n16_15_13_2_AC_TRN_AC_WRAP_if_all_sign_1_wrs_c_18_3_sdt_3;
  wire r_assign_from_n16_15_13_2_AC_TRN_AC_WRAP_if_all_sign_1_wrs_c_32_4_sdt_4;
  wire r_assign_from_n16_15_13_2_AC_TRN_AC_WRAP_if_all_sign_1_wrs_c_6_2_sdt_1;
  wire r_assign_from_n16_15_13_2_AC_TRN_AC_WRAP_if_all_sign_1_wrs_c_14_2_sdt_1;
  wire r_assign_from_n16_15_13_2_AC_TRN_AC_WRAP_if_all_sign_1_wrs_c_26_2_sdt_1;
  wire [11:0] r_assign_from_n16_15_13_2_AC_TRN_AC_WRAP_if_all_sign_1_xor_11_0;
  wire c_h_1_2;
  wire c_h_1_4;

  wire r_assign_from_n16_15_13_2_AC_TRN_AC_WRAP_if_all_sign_1_r_assign_from_n16_15_13_2_AC_TRN_AC_WRAP_if_all_sign_1_or_1_nl;
  wire[1:0] r_assign_from_n16_15_13_2_AC_TRN_AC_WRAP_if_all_sign_1_r_assign_from_n16_15_13_2_AC_TRN_AC_WRAP_if_all_sign_1_r_assign_from_n16_15_13_2_AC_TRN_AC_WRAP_if_all_sign_1_nor_nl;
  wire r_assign_from_n16_15_13_2_AC_TRN_AC_WRAP_if_all_sign_1_nand_nl;
  wire r_assign_from_n16_15_13_2_AC_TRN_AC_WRAP_if_all_sign_1_nand_2_nl;

  // Interconnect Declarations for Component Instantiations 
  assign r_assign_from_n16_15_13_2_AC_TRN_AC_WRAP_if_all_sign_1_xor_11_0 = (mantissa[11:0])
      ^ (signext_12_1(~ (mantissa[12])));
  assign r_assign_from_n16_15_13_2_AC_TRN_AC_WRAP_if_all_sign_1_wrs_c_6_2_sdt_2 =
      (r_assign_from_n16_15_13_2_AC_TRN_AC_WRAP_if_all_sign_1_xor_11_0[9:8]==2'b11);
  assign r_assign_from_n16_15_13_2_AC_TRN_AC_WRAP_if_all_sign_1_wrs_c_6_2_sdt_1 =
      (r_assign_from_n16_15_13_2_AC_TRN_AC_WRAP_if_all_sign_1_xor_11_0[11:10]==2'b11);
  assign r_assign_from_n16_15_13_2_AC_TRN_AC_WRAP_if_all_sign_1_wrs_c_14_2_sdt_1
      = (r_assign_from_n16_15_13_2_AC_TRN_AC_WRAP_if_all_sign_1_xor_11_0[7:6]==2'b11);
  assign c_h_1_2 = r_assign_from_n16_15_13_2_AC_TRN_AC_WRAP_if_all_sign_1_wrs_c_6_2_sdt_1
      & r_assign_from_n16_15_13_2_AC_TRN_AC_WRAP_if_all_sign_1_wrs_c_6_2_sdt_2;
  assign r_assign_from_n16_15_13_2_AC_TRN_AC_WRAP_if_all_sign_1_wrs_c_18_3_sdt_3
      = (r_assign_from_n16_15_13_2_AC_TRN_AC_WRAP_if_all_sign_1_xor_11_0[5:4]==2'b11)
      & r_assign_from_n16_15_13_2_AC_TRN_AC_WRAP_if_all_sign_1_wrs_c_14_2_sdt_1;
  assign r_assign_from_n16_15_13_2_AC_TRN_AC_WRAP_if_all_sign_1_wrs_c_26_2_sdt_1
      = (r_assign_from_n16_15_13_2_AC_TRN_AC_WRAP_if_all_sign_1_xor_11_0[3:2]==2'b11);
  assign c_h_1_4 = c_h_1_2 & r_assign_from_n16_15_13_2_AC_TRN_AC_WRAP_if_all_sign_1_wrs_c_18_3_sdt_3;
  assign r_assign_from_n16_15_13_2_AC_TRN_AC_WRAP_if_all_sign_1_wrs_c_32_4_sdt_4
      = (r_assign_from_n16_15_13_2_AC_TRN_AC_WRAP_if_all_sign_1_xor_11_0[1:0]==2'b11)
      & r_assign_from_n16_15_13_2_AC_TRN_AC_WRAP_if_all_sign_1_wrs_c_26_2_sdt_1 &
      c_h_1_4;
  assign all_same = r_assign_from_n16_15_13_2_AC_TRN_AC_WRAP_if_all_sign_1_wrs_c_32_4_sdt_4;
  assign r_assign_from_n16_15_13_2_AC_TRN_AC_WRAP_if_all_sign_1_r_assign_from_n16_15_13_2_AC_TRN_AC_WRAP_if_all_sign_1_or_1_nl
      = (c_h_1_2 & (~ r_assign_from_n16_15_13_2_AC_TRN_AC_WRAP_if_all_sign_1_wrs_c_18_3_sdt_3))
      | r_assign_from_n16_15_13_2_AC_TRN_AC_WRAP_if_all_sign_1_wrs_c_32_4_sdt_4;
  assign r_assign_from_n16_15_13_2_AC_TRN_AC_WRAP_if_all_sign_1_nand_nl = ~(r_assign_from_n16_15_13_2_AC_TRN_AC_WRAP_if_all_sign_1_wrs_c_6_2_sdt_1
      & (r_assign_from_n16_15_13_2_AC_TRN_AC_WRAP_if_all_sign_1_wrs_c_14_2_sdt_1
      | (~ r_assign_from_n16_15_13_2_AC_TRN_AC_WRAP_if_all_sign_1_wrs_c_6_2_sdt_2))
      & (r_assign_from_n16_15_13_2_AC_TRN_AC_WRAP_if_all_sign_1_wrs_c_26_2_sdt_1
      | (~ c_h_1_4)));
  assign r_assign_from_n16_15_13_2_AC_TRN_AC_WRAP_if_all_sign_1_nand_2_nl = ~((r_assign_from_n16_15_13_2_AC_TRN_AC_WRAP_if_all_sign_1_xor_11_0[11])
      & ((r_assign_from_n16_15_13_2_AC_TRN_AC_WRAP_if_all_sign_1_xor_11_0[10:9]!=2'b10))
      & (~((~((r_assign_from_n16_15_13_2_AC_TRN_AC_WRAP_if_all_sign_1_xor_11_0[7])
      & ((r_assign_from_n16_15_13_2_AC_TRN_AC_WRAP_if_all_sign_1_xor_11_0[6:5]!=2'b10))))
      & c_h_1_2)) & (~((~((r_assign_from_n16_15_13_2_AC_TRN_AC_WRAP_if_all_sign_1_xor_11_0[3])
      & ((r_assign_from_n16_15_13_2_AC_TRN_AC_WRAP_if_all_sign_1_xor_11_0[2:1]!=2'b10))))
      & c_h_1_4)));
  assign r_assign_from_n16_15_13_2_AC_TRN_AC_WRAP_if_all_sign_1_r_assign_from_n16_15_13_2_AC_TRN_AC_WRAP_if_all_sign_1_r_assign_from_n16_15_13_2_AC_TRN_AC_WRAP_if_all_sign_1_nor_nl
      = ~(MUX_v_2_2_2(({r_assign_from_n16_15_13_2_AC_TRN_AC_WRAP_if_all_sign_1_nand_nl
      , r_assign_from_n16_15_13_2_AC_TRN_AC_WRAP_if_all_sign_1_nand_2_nl}), 2'b11,
      r_assign_from_n16_15_13_2_AC_TRN_AC_WRAP_if_all_sign_1_wrs_c_32_4_sdt_4));
  assign rtn = {c_h_1_4 , r_assign_from_n16_15_13_2_AC_TRN_AC_WRAP_if_all_sign_1_r_assign_from_n16_15_13_2_AC_TRN_AC_WRAP_if_all_sign_1_or_1_nl
      , r_assign_from_n16_15_13_2_AC_TRN_AC_WRAP_if_all_sign_1_r_assign_from_n16_15_13_2_AC_TRN_AC_WRAP_if_all_sign_1_r_assign_from_n16_15_13_2_AC_TRN_AC_WRAP_if_all_sign_1_nor_nl};

  function automatic [1:0] MUX_v_2_2_2;
    input [1:0] input_0;
    input [1:0] input_1;
    input  sel;
    reg [1:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = input_0;
      end
      default : begin
        result = input_1;
      end
    endcase
    MUX_v_2_2_2 = result;
  end
  endfunction


  function automatic [11:0] signext_12_1;
    input  vector;
  begin
    signext_12_1= {{11{vector}}, vector};
  end
  endfunction

endmodule



