
MPC_12_11.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004bb4  08000198  08000198  00010198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000003c  08004d4c  08004d4c  00014d4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004d88  08004d88  000200ec  2**0
                  CONTENTS
  4 .ARM          00000000  08004d88  08004d88  000200ec  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004d88  08004d88  000200ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004d88  08004d88  00014d88  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004d8c  08004d8c  00014d8c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000ec  20000000  08004d90  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000490  200000ec  08004e7c  000200ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000057c  08004e7c  0002057c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018647  00000000  00000000  0002011c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000301c  00000000  00000000  00038763  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000bf0  00000000  00000000  0003b780  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00002710  00000000  00000000  0003c370  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00021c45  00000000  00000000  0003ea80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a6b4  00000000  00000000  000606c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d37e3  00000000  00000000  0007ad79  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0014e55c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002d78  00000000  00000000  0014e5b0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loc    000119dc  00000000  00000000  00151328  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	200000ec 	.word	0x200000ec
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08004d34 	.word	0x08004d34

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	200000f0 	.word	0x200000f0
 80001d4:	08004d34 	.word	0x08004d34

080001d8 <__aeabi_dmul>:
 80001d8:	b570      	push	{r4, r5, r6, lr}
 80001da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80001de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80001e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80001e6:	bf1d      	ittte	ne
 80001e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80001ec:	ea94 0f0c 	teqne	r4, ip
 80001f0:	ea95 0f0c 	teqne	r5, ip
 80001f4:	f000 f8de 	bleq	80003b4 <__aeabi_dmul+0x1dc>
 80001f8:	442c      	add	r4, r5
 80001fa:	ea81 0603 	eor.w	r6, r1, r3
 80001fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000202:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000206:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800020a:	bf18      	it	ne
 800020c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000210:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000214:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000218:	d038      	beq.n	800028c <__aeabi_dmul+0xb4>
 800021a:	fba0 ce02 	umull	ip, lr, r0, r2
 800021e:	f04f 0500 	mov.w	r5, #0
 8000222:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000226:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800022a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800022e:	f04f 0600 	mov.w	r6, #0
 8000232:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000236:	f09c 0f00 	teq	ip, #0
 800023a:	bf18      	it	ne
 800023c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000240:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000244:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000248:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800024c:	d204      	bcs.n	8000258 <__aeabi_dmul+0x80>
 800024e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000252:	416d      	adcs	r5, r5
 8000254:	eb46 0606 	adc.w	r6, r6, r6
 8000258:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800025c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000260:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000264:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000268:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800026c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000270:	bf88      	it	hi
 8000272:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000276:	d81e      	bhi.n	80002b6 <__aeabi_dmul+0xde>
 8000278:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	bd70      	pop	{r4, r5, r6, pc}
 800028c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000290:	ea46 0101 	orr.w	r1, r6, r1
 8000294:	ea40 0002 	orr.w	r0, r0, r2
 8000298:	ea81 0103 	eor.w	r1, r1, r3
 800029c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80002a0:	bfc2      	ittt	gt
 80002a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80002a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80002aa:	bd70      	popgt	{r4, r5, r6, pc}
 80002ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80002b0:	f04f 0e00 	mov.w	lr, #0
 80002b4:	3c01      	subs	r4, #1
 80002b6:	f300 80ab 	bgt.w	8000410 <__aeabi_dmul+0x238>
 80002ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80002be:	bfde      	ittt	le
 80002c0:	2000      	movle	r0, #0
 80002c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80002c6:	bd70      	pople	{r4, r5, r6, pc}
 80002c8:	f1c4 0400 	rsb	r4, r4, #0
 80002cc:	3c20      	subs	r4, #32
 80002ce:	da35      	bge.n	800033c <__aeabi_dmul+0x164>
 80002d0:	340c      	adds	r4, #12
 80002d2:	dc1b      	bgt.n	800030c <__aeabi_dmul+0x134>
 80002d4:	f104 0414 	add.w	r4, r4, #20
 80002d8:	f1c4 0520 	rsb	r5, r4, #32
 80002dc:	fa00 f305 	lsl.w	r3, r0, r5
 80002e0:	fa20 f004 	lsr.w	r0, r0, r4
 80002e4:	fa01 f205 	lsl.w	r2, r1, r5
 80002e8:	ea40 0002 	orr.w	r0, r0, r2
 80002ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80002f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80002f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80002f8:	fa21 f604 	lsr.w	r6, r1, r4
 80002fc:	eb42 0106 	adc.w	r1, r2, r6
 8000300:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000304:	bf08      	it	eq
 8000306:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800030a:	bd70      	pop	{r4, r5, r6, pc}
 800030c:	f1c4 040c 	rsb	r4, r4, #12
 8000310:	f1c4 0520 	rsb	r5, r4, #32
 8000314:	fa00 f304 	lsl.w	r3, r0, r4
 8000318:	fa20 f005 	lsr.w	r0, r0, r5
 800031c:	fa01 f204 	lsl.w	r2, r1, r4
 8000320:	ea40 0002 	orr.w	r0, r0, r2
 8000324:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000328:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000334:	bf08      	it	eq
 8000336:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800033a:	bd70      	pop	{r4, r5, r6, pc}
 800033c:	f1c4 0520 	rsb	r5, r4, #32
 8000340:	fa00 f205 	lsl.w	r2, r0, r5
 8000344:	ea4e 0e02 	orr.w	lr, lr, r2
 8000348:	fa20 f304 	lsr.w	r3, r0, r4
 800034c:	fa01 f205 	lsl.w	r2, r1, r5
 8000350:	ea43 0302 	orr.w	r3, r3, r2
 8000354:	fa21 f004 	lsr.w	r0, r1, r4
 8000358:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800035c:	fa21 f204 	lsr.w	r2, r1, r4
 8000360:	ea20 0002 	bic.w	r0, r0, r2
 8000364:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000368:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800036c:	bf08      	it	eq
 800036e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000372:	bd70      	pop	{r4, r5, r6, pc}
 8000374:	f094 0f00 	teq	r4, #0
 8000378:	d10f      	bne.n	800039a <__aeabi_dmul+0x1c2>
 800037a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800037e:	0040      	lsls	r0, r0, #1
 8000380:	eb41 0101 	adc.w	r1, r1, r1
 8000384:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000388:	bf08      	it	eq
 800038a:	3c01      	subeq	r4, #1
 800038c:	d0f7      	beq.n	800037e <__aeabi_dmul+0x1a6>
 800038e:	ea41 0106 	orr.w	r1, r1, r6
 8000392:	f095 0f00 	teq	r5, #0
 8000396:	bf18      	it	ne
 8000398:	4770      	bxne	lr
 800039a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800039e:	0052      	lsls	r2, r2, #1
 80003a0:	eb43 0303 	adc.w	r3, r3, r3
 80003a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80003a8:	bf08      	it	eq
 80003aa:	3d01      	subeq	r5, #1
 80003ac:	d0f7      	beq.n	800039e <__aeabi_dmul+0x1c6>
 80003ae:	ea43 0306 	orr.w	r3, r3, r6
 80003b2:	4770      	bx	lr
 80003b4:	ea94 0f0c 	teq	r4, ip
 80003b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80003bc:	bf18      	it	ne
 80003be:	ea95 0f0c 	teqne	r5, ip
 80003c2:	d00c      	beq.n	80003de <__aeabi_dmul+0x206>
 80003c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003c8:	bf18      	it	ne
 80003ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003ce:	d1d1      	bne.n	8000374 <__aeabi_dmul+0x19c>
 80003d0:	ea81 0103 	eor.w	r1, r1, r3
 80003d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80003d8:	f04f 0000 	mov.w	r0, #0
 80003dc:	bd70      	pop	{r4, r5, r6, pc}
 80003de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003e2:	bf06      	itte	eq
 80003e4:	4610      	moveq	r0, r2
 80003e6:	4619      	moveq	r1, r3
 80003e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003ec:	d019      	beq.n	8000422 <__aeabi_dmul+0x24a>
 80003ee:	ea94 0f0c 	teq	r4, ip
 80003f2:	d102      	bne.n	80003fa <__aeabi_dmul+0x222>
 80003f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80003f8:	d113      	bne.n	8000422 <__aeabi_dmul+0x24a>
 80003fa:	ea95 0f0c 	teq	r5, ip
 80003fe:	d105      	bne.n	800040c <__aeabi_dmul+0x234>
 8000400:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000404:	bf1c      	itt	ne
 8000406:	4610      	movne	r0, r2
 8000408:	4619      	movne	r1, r3
 800040a:	d10a      	bne.n	8000422 <__aeabi_dmul+0x24a>
 800040c:	ea81 0103 	eor.w	r1, r1, r3
 8000410:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000414:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd70      	pop	{r4, r5, r6, pc}
 8000422:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000426:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800042a:	bd70      	pop	{r4, r5, r6, pc}

0800042c <__aeabi_drsub>:
 800042c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000430:	e002      	b.n	8000438 <__adddf3>
 8000432:	bf00      	nop

08000434 <__aeabi_dsub>:
 8000434:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000438 <__adddf3>:
 8000438:	b530      	push	{r4, r5, lr}
 800043a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800043e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000442:	ea94 0f05 	teq	r4, r5
 8000446:	bf08      	it	eq
 8000448:	ea90 0f02 	teqeq	r0, r2
 800044c:	bf1f      	itttt	ne
 800044e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000452:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000456:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800045a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800045e:	f000 80e2 	beq.w	8000626 <__adddf3+0x1ee>
 8000462:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000466:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800046a:	bfb8      	it	lt
 800046c:	426d      	neglt	r5, r5
 800046e:	dd0c      	ble.n	800048a <__adddf3+0x52>
 8000470:	442c      	add	r4, r5
 8000472:	ea80 0202 	eor.w	r2, r0, r2
 8000476:	ea81 0303 	eor.w	r3, r1, r3
 800047a:	ea82 0000 	eor.w	r0, r2, r0
 800047e:	ea83 0101 	eor.w	r1, r3, r1
 8000482:	ea80 0202 	eor.w	r2, r0, r2
 8000486:	ea81 0303 	eor.w	r3, r1, r3
 800048a:	2d36      	cmp	r5, #54	; 0x36
 800048c:	bf88      	it	hi
 800048e:	bd30      	pophi	{r4, r5, pc}
 8000490:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000494:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000498:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 800049c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80004a0:	d002      	beq.n	80004a8 <__adddf3+0x70>
 80004a2:	4240      	negs	r0, r0
 80004a4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004a8:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80004ac:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80004b0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80004b4:	d002      	beq.n	80004bc <__adddf3+0x84>
 80004b6:	4252      	negs	r2, r2
 80004b8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80004bc:	ea94 0f05 	teq	r4, r5
 80004c0:	f000 80a7 	beq.w	8000612 <__adddf3+0x1da>
 80004c4:	f1a4 0401 	sub.w	r4, r4, #1
 80004c8:	f1d5 0e20 	rsbs	lr, r5, #32
 80004cc:	db0d      	blt.n	80004ea <__adddf3+0xb2>
 80004ce:	fa02 fc0e 	lsl.w	ip, r2, lr
 80004d2:	fa22 f205 	lsr.w	r2, r2, r5
 80004d6:	1880      	adds	r0, r0, r2
 80004d8:	f141 0100 	adc.w	r1, r1, #0
 80004dc:	fa03 f20e 	lsl.w	r2, r3, lr
 80004e0:	1880      	adds	r0, r0, r2
 80004e2:	fa43 f305 	asr.w	r3, r3, r5
 80004e6:	4159      	adcs	r1, r3
 80004e8:	e00e      	b.n	8000508 <__adddf3+0xd0>
 80004ea:	f1a5 0520 	sub.w	r5, r5, #32
 80004ee:	f10e 0e20 	add.w	lr, lr, #32
 80004f2:	2a01      	cmp	r2, #1
 80004f4:	fa03 fc0e 	lsl.w	ip, r3, lr
 80004f8:	bf28      	it	cs
 80004fa:	f04c 0c02 	orrcs.w	ip, ip, #2
 80004fe:	fa43 f305 	asr.w	r3, r3, r5
 8000502:	18c0      	adds	r0, r0, r3
 8000504:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	d507      	bpl.n	800051e <__adddf3+0xe6>
 800050e:	f04f 0e00 	mov.w	lr, #0
 8000512:	f1dc 0c00 	rsbs	ip, ip, #0
 8000516:	eb7e 0000 	sbcs.w	r0, lr, r0
 800051a:	eb6e 0101 	sbc.w	r1, lr, r1
 800051e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000522:	d31b      	bcc.n	800055c <__adddf3+0x124>
 8000524:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000528:	d30c      	bcc.n	8000544 <__adddf3+0x10c>
 800052a:	0849      	lsrs	r1, r1, #1
 800052c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000530:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000534:	f104 0401 	add.w	r4, r4, #1
 8000538:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800053c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000540:	f080 809a 	bcs.w	8000678 <__adddf3+0x240>
 8000544:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000548:	bf08      	it	eq
 800054a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800054e:	f150 0000 	adcs.w	r0, r0, #0
 8000552:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000556:	ea41 0105 	orr.w	r1, r1, r5
 800055a:	bd30      	pop	{r4, r5, pc}
 800055c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000560:	4140      	adcs	r0, r0
 8000562:	eb41 0101 	adc.w	r1, r1, r1
 8000566:	3c01      	subs	r4, #1
 8000568:	bf28      	it	cs
 800056a:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800056e:	d2e9      	bcs.n	8000544 <__adddf3+0x10c>
 8000570:	f091 0f00 	teq	r1, #0
 8000574:	bf04      	itt	eq
 8000576:	4601      	moveq	r1, r0
 8000578:	2000      	moveq	r0, #0
 800057a:	fab1 f381 	clz	r3, r1
 800057e:	bf08      	it	eq
 8000580:	3320      	addeq	r3, #32
 8000582:	f1a3 030b 	sub.w	r3, r3, #11
 8000586:	f1b3 0220 	subs.w	r2, r3, #32
 800058a:	da0c      	bge.n	80005a6 <__adddf3+0x16e>
 800058c:	320c      	adds	r2, #12
 800058e:	dd08      	ble.n	80005a2 <__adddf3+0x16a>
 8000590:	f102 0c14 	add.w	ip, r2, #20
 8000594:	f1c2 020c 	rsb	r2, r2, #12
 8000598:	fa01 f00c 	lsl.w	r0, r1, ip
 800059c:	fa21 f102 	lsr.w	r1, r1, r2
 80005a0:	e00c      	b.n	80005bc <__adddf3+0x184>
 80005a2:	f102 0214 	add.w	r2, r2, #20
 80005a6:	bfd8      	it	le
 80005a8:	f1c2 0c20 	rsble	ip, r2, #32
 80005ac:	fa01 f102 	lsl.w	r1, r1, r2
 80005b0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80005b4:	bfdc      	itt	le
 80005b6:	ea41 010c 	orrle.w	r1, r1, ip
 80005ba:	4090      	lslle	r0, r2
 80005bc:	1ae4      	subs	r4, r4, r3
 80005be:	bfa2      	ittt	ge
 80005c0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80005c4:	4329      	orrge	r1, r5
 80005c6:	bd30      	popge	{r4, r5, pc}
 80005c8:	ea6f 0404 	mvn.w	r4, r4
 80005cc:	3c1f      	subs	r4, #31
 80005ce:	da1c      	bge.n	800060a <__adddf3+0x1d2>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc0e      	bgt.n	80005f2 <__adddf3+0x1ba>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0220 	rsb	r2, r4, #32
 80005dc:	fa20 f004 	lsr.w	r0, r0, r4
 80005e0:	fa01 f302 	lsl.w	r3, r1, r2
 80005e4:	ea40 0003 	orr.w	r0, r0, r3
 80005e8:	fa21 f304 	lsr.w	r3, r1, r4
 80005ec:	ea45 0103 	orr.w	r1, r5, r3
 80005f0:	bd30      	pop	{r4, r5, pc}
 80005f2:	f1c4 040c 	rsb	r4, r4, #12
 80005f6:	f1c4 0220 	rsb	r2, r4, #32
 80005fa:	fa20 f002 	lsr.w	r0, r0, r2
 80005fe:	fa01 f304 	lsl.w	r3, r1, r4
 8000602:	ea40 0003 	orr.w	r0, r0, r3
 8000606:	4629      	mov	r1, r5
 8000608:	bd30      	pop	{r4, r5, pc}
 800060a:	fa21 f004 	lsr.w	r0, r1, r4
 800060e:	4629      	mov	r1, r5
 8000610:	bd30      	pop	{r4, r5, pc}
 8000612:	f094 0f00 	teq	r4, #0
 8000616:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800061a:	bf06      	itte	eq
 800061c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000620:	3401      	addeq	r4, #1
 8000622:	3d01      	subne	r5, #1
 8000624:	e74e      	b.n	80004c4 <__adddf3+0x8c>
 8000626:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800062a:	bf18      	it	ne
 800062c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000630:	d029      	beq.n	8000686 <__adddf3+0x24e>
 8000632:	ea94 0f05 	teq	r4, r5
 8000636:	bf08      	it	eq
 8000638:	ea90 0f02 	teqeq	r0, r2
 800063c:	d005      	beq.n	800064a <__adddf3+0x212>
 800063e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000642:	bf04      	itt	eq
 8000644:	4619      	moveq	r1, r3
 8000646:	4610      	moveq	r0, r2
 8000648:	bd30      	pop	{r4, r5, pc}
 800064a:	ea91 0f03 	teq	r1, r3
 800064e:	bf1e      	ittt	ne
 8000650:	2100      	movne	r1, #0
 8000652:	2000      	movne	r0, #0
 8000654:	bd30      	popne	{r4, r5, pc}
 8000656:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800065a:	d105      	bne.n	8000668 <__adddf3+0x230>
 800065c:	0040      	lsls	r0, r0, #1
 800065e:	4149      	adcs	r1, r1
 8000660:	bf28      	it	cs
 8000662:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000666:	bd30      	pop	{r4, r5, pc}
 8000668:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800066c:	bf3c      	itt	cc
 800066e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000672:	bd30      	popcc	{r4, r5, pc}
 8000674:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000678:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 800067c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000680:	f04f 0000 	mov.w	r0, #0
 8000684:	bd30      	pop	{r4, r5, pc}
 8000686:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800068a:	bf1a      	itte	ne
 800068c:	4619      	movne	r1, r3
 800068e:	4610      	movne	r0, r2
 8000690:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000694:	bf1c      	itt	ne
 8000696:	460b      	movne	r3, r1
 8000698:	4602      	movne	r2, r0
 800069a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800069e:	bf06      	itte	eq
 80006a0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80006a4:	ea91 0f03 	teqeq	r1, r3
 80006a8:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80006ac:	bd30      	pop	{r4, r5, pc}
 80006ae:	bf00      	nop

080006b0 <__aeabi_ui2d>:
 80006b0:	f090 0f00 	teq	r0, #0
 80006b4:	bf04      	itt	eq
 80006b6:	2100      	moveq	r1, #0
 80006b8:	4770      	bxeq	lr
 80006ba:	b530      	push	{r4, r5, lr}
 80006bc:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006c0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006c4:	f04f 0500 	mov.w	r5, #0
 80006c8:	f04f 0100 	mov.w	r1, #0
 80006cc:	e750      	b.n	8000570 <__adddf3+0x138>
 80006ce:	bf00      	nop

080006d0 <__aeabi_i2d>:
 80006d0:	f090 0f00 	teq	r0, #0
 80006d4:	bf04      	itt	eq
 80006d6:	2100      	moveq	r1, #0
 80006d8:	4770      	bxeq	lr
 80006da:	b530      	push	{r4, r5, lr}
 80006dc:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006e0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006e4:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80006e8:	bf48      	it	mi
 80006ea:	4240      	negmi	r0, r0
 80006ec:	f04f 0100 	mov.w	r1, #0
 80006f0:	e73e      	b.n	8000570 <__adddf3+0x138>
 80006f2:	bf00      	nop

080006f4 <__aeabi_f2d>:
 80006f4:	0042      	lsls	r2, r0, #1
 80006f6:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80006fa:	ea4f 0131 	mov.w	r1, r1, rrx
 80006fe:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000702:	bf1f      	itttt	ne
 8000704:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000708:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 800070c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000710:	4770      	bxne	lr
 8000712:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000716:	bf08      	it	eq
 8000718:	4770      	bxeq	lr
 800071a:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800071e:	bf04      	itt	eq
 8000720:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000724:	4770      	bxeq	lr
 8000726:	b530      	push	{r4, r5, lr}
 8000728:	f44f 7460 	mov.w	r4, #896	; 0x380
 800072c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	e71c      	b.n	8000570 <__adddf3+0x138>
 8000736:	bf00      	nop

08000738 <__aeabi_ul2d>:
 8000738:	ea50 0201 	orrs.w	r2, r0, r1
 800073c:	bf08      	it	eq
 800073e:	4770      	bxeq	lr
 8000740:	b530      	push	{r4, r5, lr}
 8000742:	f04f 0500 	mov.w	r5, #0
 8000746:	e00a      	b.n	800075e <__aeabi_l2d+0x16>

08000748 <__aeabi_l2d>:
 8000748:	ea50 0201 	orrs.w	r2, r0, r1
 800074c:	bf08      	it	eq
 800074e:	4770      	bxeq	lr
 8000750:	b530      	push	{r4, r5, lr}
 8000752:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000756:	d502      	bpl.n	800075e <__aeabi_l2d+0x16>
 8000758:	4240      	negs	r0, r0
 800075a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800075e:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000762:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000766:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800076a:	f43f aed8 	beq.w	800051e <__adddf3+0xe6>
 800076e:	f04f 0203 	mov.w	r2, #3
 8000772:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000776:	bf18      	it	ne
 8000778:	3203      	addne	r2, #3
 800077a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800077e:	bf18      	it	ne
 8000780:	3203      	addne	r2, #3
 8000782:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000786:	f1c2 0320 	rsb	r3, r2, #32
 800078a:	fa00 fc03 	lsl.w	ip, r0, r3
 800078e:	fa20 f002 	lsr.w	r0, r0, r2
 8000792:	fa01 fe03 	lsl.w	lr, r1, r3
 8000796:	ea40 000e 	orr.w	r0, r0, lr
 800079a:	fa21 f102 	lsr.w	r1, r1, r2
 800079e:	4414      	add	r4, r2
 80007a0:	e6bd      	b.n	800051e <__adddf3+0xe6>
 80007a2:	bf00      	nop

080007a4 <__aeabi_d2uiz>:
 80007a4:	004a      	lsls	r2, r1, #1
 80007a6:	d211      	bcs.n	80007cc <__aeabi_d2uiz+0x28>
 80007a8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80007ac:	d211      	bcs.n	80007d2 <__aeabi_d2uiz+0x2e>
 80007ae:	d50d      	bpl.n	80007cc <__aeabi_d2uiz+0x28>
 80007b0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80007b4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80007b8:	d40e      	bmi.n	80007d8 <__aeabi_d2uiz+0x34>
 80007ba:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80007be:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80007c2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80007c6:	fa23 f002 	lsr.w	r0, r3, r2
 80007ca:	4770      	bx	lr
 80007cc:	f04f 0000 	mov.w	r0, #0
 80007d0:	4770      	bx	lr
 80007d2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80007d6:	d102      	bne.n	80007de <__aeabi_d2uiz+0x3a>
 80007d8:	f04f 30ff 	mov.w	r0, #4294967295
 80007dc:	4770      	bx	lr
 80007de:	f04f 0000 	mov.w	r0, #0
 80007e2:	4770      	bx	lr

080007e4 <__aeabi_d2f>:
 80007e4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80007e8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 80007ec:	bf24      	itt	cs
 80007ee:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 80007f2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 80007f6:	d90d      	bls.n	8000814 <__aeabi_d2f+0x30>
 80007f8:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80007fc:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000800:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000804:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000808:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 800080c:	bf08      	it	eq
 800080e:	f020 0001 	biceq.w	r0, r0, #1
 8000812:	4770      	bx	lr
 8000814:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000818:	d121      	bne.n	800085e <__aeabi_d2f+0x7a>
 800081a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 800081e:	bfbc      	itt	lt
 8000820:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000824:	4770      	bxlt	lr
 8000826:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800082a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 800082e:	f1c2 0218 	rsb	r2, r2, #24
 8000832:	f1c2 0c20 	rsb	ip, r2, #32
 8000836:	fa10 f30c 	lsls.w	r3, r0, ip
 800083a:	fa20 f002 	lsr.w	r0, r0, r2
 800083e:	bf18      	it	ne
 8000840:	f040 0001 	orrne.w	r0, r0, #1
 8000844:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000848:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 800084c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000850:	ea40 000c 	orr.w	r0, r0, ip
 8000854:	fa23 f302 	lsr.w	r3, r3, r2
 8000858:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800085c:	e7cc      	b.n	80007f8 <__aeabi_d2f+0x14>
 800085e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000862:	d107      	bne.n	8000874 <__aeabi_d2f+0x90>
 8000864:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000868:	bf1e      	ittt	ne
 800086a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 800086e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000872:	4770      	bxne	lr
 8000874:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000878:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 800087c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000880:	4770      	bx	lr
 8000882:	bf00      	nop

08000884 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000884:	b570      	push	{r4, r5, r6, lr}
 8000886:	b0a6      	sub	sp, #152	; 0x98
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000888:	2100      	movs	r1, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800088a:	2258      	movs	r2, #88	; 0x58
 800088c:	a810      	add	r0, sp, #64	; 0x40
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800088e:	e9cd 1100 	strd	r1, r1, [sp]
 8000892:	e9cd 1102 	strd	r1, r1, [sp, #8]
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000896:	910a      	str	r1, [sp, #40]	; 0x28
 8000898:	9108      	str	r1, [sp, #32]
 800089a:	910b      	str	r1, [sp, #44]	; 0x2c
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800089c:	9104      	str	r1, [sp, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800089e:	f004 fa41 	bl	8004d24 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80008a2:	2201      	movs	r2, #1
 80008a4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80008a8:	e9cd 2306 	strd	r2, r3, [sp, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008ac:	2202      	movs	r2, #2
 80008ae:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80008b2:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80008b6:	2101      	movs	r1, #1
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008b8:	f44f 12e0 	mov.w	r2, #1835008	; 0x1c0000
 80008bc:	2300      	movs	r3, #0
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008be:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008c0:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80008c4:	9109      	str	r1, [sp, #36]	; 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008c6:	f002 fb6b 	bl	8002fa0 <HAL_RCC_OscConfig>
 80008ca:	b108      	cbz	r0, 80008d0 <SystemClock_Config+0x4c>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008cc:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008ce:	e7fe      	b.n	80008ce <SystemClock_Config+0x4a>
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80008d0:	4603      	mov	r3, r0
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80008d2:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008d4:	2200      	movs	r2, #0
 80008d6:	f44f 6380 	mov.w	r3, #1024	; 0x400
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80008da:	4668      	mov	r0, sp
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008dc:	240f      	movs	r4, #15
 80008de:	2502      	movs	r5, #2
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80008e0:	2102      	movs	r1, #2
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008e2:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80008e6:	e9cd 4500 	strd	r4, r5, [sp]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80008ea:	f002 fe47 	bl	800357c <HAL_RCC_ClockConfig>
 80008ee:	4603      	mov	r3, r0
 80008f0:	b108      	cbz	r0, 80008f6 <SystemClock_Config+0x72>
 80008f2:	b672      	cpsid	i
  while (1)
 80008f4:	e7fe      	b.n	80008f4 <SystemClock_Config+0x70>
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_TIM1
 80008f6:	4e0d      	ldr	r6, [pc, #52]	; (800092c <SystemClock_Config+0xa8>)
  PeriphClkInit.Tim2ClockSelection = RCC_TIM2CLK_HCLK;
 80008f8:	931e      	str	r3, [sp, #120]	; 0x78
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_SYSCLK;
 80008fa:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 80008fe:	f44f 7480 	mov.w	r4, #256	; 0x100
 8000902:	f44f 5500 	mov.w	r5, #8192	; 0x2000
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_PLLCLK;
 8000906:	f44f 7280 	mov.w	r2, #256	; 0x100
  PeriphClkInit.Tim34ClockSelection = RCC_TIM34CLK_PLLCLK;
 800090a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800090e:	a810      	add	r0, sp, #64	; 0x40
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 8000910:	e9cd 451a 	strd	r4, r5, [sp, #104]	; 0x68
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_TIM1
 8000914:	9610      	str	r6, [sp, #64]	; 0x40
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_SYSCLK;
 8000916:	9113      	str	r1, [sp, #76]	; 0x4c
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_PLLCLK;
 8000918:	921d      	str	r2, [sp, #116]	; 0x74
  PeriphClkInit.Tim34ClockSelection = RCC_TIM34CLK_PLLCLK;
 800091a:	931f      	str	r3, [sp, #124]	; 0x7c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800091c:	f002 ff7a 	bl	8003814 <HAL_RCCEx_PeriphCLKConfig>
 8000920:	b108      	cbz	r0, 8000926 <SystemClock_Config+0xa2>
 8000922:	b672      	cpsid	i
  while (1)
 8000924:	e7fe      	b.n	8000924 <SystemClock_Config+0xa0>
}
 8000926:	b026      	add	sp, #152	; 0x98
 8000928:	bd70      	pop	{r4, r5, r6, pc}
 800092a:	bf00      	nop
 800092c:	00301182 	.word	0x00301182

08000930 <main>:
{
 8000930:	b580      	push	{r7, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000932:	2400      	movs	r4, #0
{
 8000934:	b0a2      	sub	sp, #136	; 0x88
  HAL_Init();
 8000936:	f001 fbd3 	bl	80020e0 <HAL_Init>
  SystemClock_Config();
 800093a:	f7ff ffa3 	bl	8000884 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800093e:	e9cd 4416 	strd	r4, r4, [sp, #88]	; 0x58
 8000942:	e9cd 4418 	strd	r4, r4, [sp, #96]	; 0x60
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000946:	4dab      	ldr	r5, [pc, #684]	; (8000bf4 <main+0x2c4>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000948:	941a      	str	r4, [sp, #104]	; 0x68
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800094a:	696b      	ldr	r3, [r5, #20]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800094c:	f8df 82b8 	ldr.w	r8, [pc, #696]	; 8000c08 <main+0x2d8>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000950:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000954:	616b      	str	r3, [r5, #20]
 8000956:	696b      	ldr	r3, [r5, #20]
 8000958:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800095c:	9302      	str	r3, [sp, #8]
 800095e:	9b02      	ldr	r3, [sp, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000960:	696b      	ldr	r3, [r5, #20]
 8000962:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000966:	616b      	str	r3, [r5, #20]
 8000968:	696b      	ldr	r3, [r5, #20]
 800096a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800096e:	9303      	str	r3, [sp, #12]
 8000970:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000972:	696b      	ldr	r3, [r5, #20]
 8000974:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000978:	616b      	str	r3, [r5, #20]
 800097a:	696b      	ldr	r3, [r5, #20]
 800097c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000980:	9304      	str	r3, [sp, #16]
 8000982:	9b04      	ldr	r3, [sp, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000984:	696b      	ldr	r3, [r5, #20]
 8000986:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800098a:	616b      	str	r3, [r5, #20]
 800098c:	696b      	ldr	r3, [r5, #20]
 800098e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000992:	9305      	str	r3, [sp, #20]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8000994:	4622      	mov	r2, r4
 8000996:	2120      	movs	r1, #32
 8000998:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800099c:	9b05      	ldr	r3, [sp, #20]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 800099e:	f002 faeb 	bl	8002f78 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, M1_PWM_EN_U_Pin|M1_PWM_EN_V_Pin|M1_PWM_EN_W_Pin, GPIO_PIN_RESET);
 80009a2:	4895      	ldr	r0, [pc, #596]	; (8000bf8 <main+0x2c8>)
 80009a4:	4622      	mov	r2, r4
 80009a6:	f44f 51e0 	mov.w	r1, #7168	; 0x1c00
 80009aa:	f002 fae5 	bl	8002f78 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = Start_Stop_Pin;
 80009ae:	4b93      	ldr	r3, [pc, #588]	; (8000bfc <main+0x2cc>)
  HAL_GPIO_Init(Start_Stop_GPIO_Port, &GPIO_InitStruct);
 80009b0:	4891      	ldr	r0, [pc, #580]	; (8000bf8 <main+0x2c8>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009b2:	9418      	str	r4, [sp, #96]	; 0x60
  GPIO_InitStruct.Pin = Start_Stop_Pin;
 80009b4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  HAL_GPIO_Init(Start_Stop_GPIO_Port, &GPIO_InitStruct);
 80009b8:	a916      	add	r1, sp, #88	; 0x58
  GPIO_InitStruct.Pin = Start_Stop_Pin;
 80009ba:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 80009be:	2600      	movs	r6, #0
  HAL_GPIO_Init(Start_Stop_GPIO_Port, &GPIO_InitStruct);
 80009c0:	f002 f9d8 	bl	8002d74 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 80009c4:	2700      	movs	r7, #0
 80009c6:	2220      	movs	r2, #32
 80009c8:	2301      	movs	r3, #1
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009ca:	a916      	add	r1, sp, #88	; 0x58
 80009cc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 80009d0:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 80009d4:	e9cd 6718 	strd	r6, r7, [sp, #96]	; 0x60
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009d8:	f002 f9cc 	bl	8002d74 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = M1_PWM_EN_U_Pin|M1_PWM_EN_V_Pin|M1_PWM_EN_W_Pin;
 80009dc:	f44f 52e0 	mov.w	r2, #7168	; 0x1c00
 80009e0:	2301      	movs	r3, #1
 80009e2:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80009e6:	4884      	ldr	r0, [pc, #528]	; (8000bf8 <main+0x2c8>)
  GPIO_InitStruct.Pin = M1_PWM_EN_U_Pin|M1_PWM_EN_V_Pin|M1_PWM_EN_W_Pin;
 80009e8:	2303      	movs	r3, #3
 80009ea:	2202      	movs	r2, #2
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80009ec:	a916      	add	r1, sp, #88	; 0x58
  GPIO_InitStruct.Pin = M1_PWM_EN_U_Pin|M1_PWM_EN_V_Pin|M1_PWM_EN_W_Pin;
 80009ee:	e9cd 2318 	strd	r2, r3, [sp, #96]	; 0x60
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80009f2:	f002 f9bf 	bl	8002d74 <HAL_GPIO_Init>
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 3, 0);
 80009f6:	4622      	mov	r2, r4
 80009f8:	2103      	movs	r1, #3
 80009fa:	2028      	movs	r0, #40	; 0x28
 80009fc:	f002 f8d4 	bl	8002ba8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000a00:	2028      	movs	r0, #40	; 0x28
 8000a02:	f002 f909 	bl	8002c18 <HAL_NVIC_EnableIRQ>
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000a06:	696b      	ldr	r3, [r5, #20]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000a08:	f888 4020 	strb.w	r4, [r8, #32]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000a0c:	f043 0301 	orr.w	r3, r3, #1
 8000a10:	616b      	str	r3, [r5, #20]
 8000a12:	696b      	ldr	r3, [r5, #20]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000a14:	f8c8 402c 	str.w	r4, [r8, #44]	; 0x2c
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000a18:	f003 0301 	and.w	r3, r3, #1
 8000a1c:	9300      	str	r3, [sp, #0]
 8000a1e:	9b00      	ldr	r3, [sp, #0]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000a20:	696b      	ldr	r3, [r5, #20]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000a22:	f888 4030 	strb.w	r4, [r8, #48]	; 0x30
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000a26:	f043 0302 	orr.w	r3, r3, #2
 8000a2a:	616b      	str	r3, [r5, #20]
 8000a2c:	696b      	ldr	r3, [r5, #20]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000a2e:	f8c8 4004 	str.w	r4, [r8, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000a32:	f003 0302 	and.w	r3, r3, #2
 8000a36:	9301      	str	r3, [sp, #4]
  hadc1.Init.NbrOfConversion = 2;
 8000a38:	2302      	movs	r3, #2
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000a3a:	9801      	ldr	r0, [sp, #4]
  hadc1.Init.NbrOfConversion = 2;
 8000a3c:	f8c8 301c 	str.w	r3, [r8, #28]
  hadc1.Instance = ADC1;
 8000a40:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000a44:	2301      	movs	r3, #1
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000a46:	f44f 7280 	mov.w	r2, #256	; 0x100
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000a4a:	f04f 0904 	mov.w	r9, #4
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000a4e:	4640      	mov	r0, r8
  ADC_ChannelConfTypeDef sConfig = {0};
 8000a50:	e9cd 4416 	strd	r4, r4, [sp, #88]	; 0x58
 8000a54:	e9cd 4418 	strd	r4, r4, [sp, #96]	; 0x60
 8000a58:	e9cd 441a 	strd	r4, r4, [sp, #104]	; 0x68
  ADC_MultiModeTypeDef multimode = {0};
 8000a5c:	e9cd 440f 	strd	r4, r4, [sp, #60]	; 0x3c
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000a60:	e9c8 4402 	strd	r4, r4, [r8, #8]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000a64:	e9c8 3904 	strd	r3, r9, [r8, #16]
  ADC_MultiModeTypeDef multimode = {0};
 8000a68:	940e      	str	r4, [sp, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000a6a:	f8c8 4034 	str.w	r4, [r8, #52]	; 0x34
  hadc1.Instance = ADC1;
 8000a6e:	f8c8 1000 	str.w	r1, [r8]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000a72:	f8a8 2018 	strh.w	r2, [r8, #24]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000a76:	f8c8 3028 	str.w	r3, [r8, #40]	; 0x28
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000a7a:	f001 fbe9 	bl	8002250 <HAL_ADC_Init>
 8000a7e:	b108      	cbz	r0, 8000a84 <main+0x154>
 8000a80:	b672      	cpsid	i
  while (1)
 8000a82:	e7fe      	b.n	8000a82 <main+0x152>
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000a84:	4603      	mov	r3, r0
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000a86:	a90e      	add	r1, sp, #56	; 0x38
 8000a88:	4640      	mov	r0, r8
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000a8a:	930e      	str	r3, [sp, #56]	; 0x38
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000a8c:	f001 ffe8 	bl	8002a60 <HAL_ADCEx_MultiModeConfigChannel>
 8000a90:	b108      	cbz	r0, 8000a96 <main+0x166>
 8000a92:	b672      	cpsid	i
  while (1)
 8000a94:	e7fe      	b.n	8000a94 <main+0x164>
  sConfig.Channel = ADC_CHANNEL_1;
 8000a96:	2201      	movs	r2, #1
 8000a98:	2301      	movs	r3, #1
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a9a:	a916      	add	r1, sp, #88	; 0x58
 8000a9c:	4640      	mov	r0, r8
  sConfig.Channel = ADC_CHANNEL_1;
 8000a9e:	e9cd 6718 	strd	r6, r7, [sp, #96]	; 0x60
 8000aa2:	e9cd 671a 	strd	r6, r7, [sp, #104]	; 0x68
 8000aa6:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000aaa:	f001 fe19 	bl	80026e0 <HAL_ADC_ConfigChannel>
 8000aae:	b108      	cbz	r0, 8000ab4 <main+0x184>
 8000ab0:	b672      	cpsid	i
  while (1)
 8000ab2:	e7fe      	b.n	8000ab2 <main+0x182>
  sConfig.Channel = ADC_CHANNEL_7;
 8000ab4:	2207      	movs	r2, #7
 8000ab6:	2302      	movs	r3, #2
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ab8:	4640      	mov	r0, r8
 8000aba:	a916      	add	r1, sp, #88	; 0x58
  sConfig.Channel = ADC_CHANNEL_7;
 8000abc:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ac0:	f001 fe0e 	bl	80026e0 <HAL_ADC_ConfigChannel>
 8000ac4:	4604      	mov	r4, r0
 8000ac6:	b108      	cbz	r0, 8000acc <main+0x19c>
 8000ac8:	b672      	cpsid	i
  while (1)
 8000aca:	e7fe      	b.n	8000aca <main+0x19a>
  htim1.Instance = TIM1;
 8000acc:	4d4c      	ldr	r5, [pc, #304]	; (8000c00 <main+0x2d0>)
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000ace:	900a      	str	r0, [sp, #40]	; 0x28
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000ad0:	4601      	mov	r1, r0
 8000ad2:	222c      	movs	r2, #44	; 0x2c
 8000ad4:	a816      	add	r0, sp, #88	; 0x58
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000ad6:	e9cd 440e 	strd	r4, r4, [sp, #56]	; 0x38
 8000ada:	e9cd 4410 	strd	r4, r4, [sp, #64]	; 0x40
 8000ade:	e9cd 4412 	strd	r4, r4, [sp, #72]	; 0x48
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000ae2:	e9cd 440b 	strd	r4, r4, [sp, #44]	; 0x2c
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ae6:	e9cd 4407 	strd	r4, r4, [sp, #28]
 8000aea:	9406      	str	r4, [sp, #24]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000aec:	9414      	str	r4, [sp, #80]	; 0x50
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000aee:	940d      	str	r4, [sp, #52]	; 0x34
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000af0:	f004 f918 	bl	8004d24 <memset>
  htim1.Instance = TIM1;
 8000af4:	4b43      	ldr	r3, [pc, #268]	; (8000c04 <main+0x2d4>)
 8000af6:	602b      	str	r3, [r5, #0]
  htim1.Init.Prescaler = 12;
 8000af8:	200c      	movs	r0, #12
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8000afa:	2120      	movs	r1, #32
  htim1.Init.Period = 517;
 8000afc:	f240 2205 	movw	r2, #517	; 0x205
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000b00:	2380      	movs	r3, #128	; 0x80
  htim1.Init.Prescaler = 12;
 8000b02:	6068      	str	r0, [r5, #4]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000b04:	4628      	mov	r0, r5
  htim1.Init.Period = 517;
 8000b06:	e9c5 1202 	strd	r1, r2, [r5, #8]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b0a:	612c      	str	r4, [r5, #16]
  htim1.Init.RepetitionCounter = 0;
 8000b0c:	616c      	str	r4, [r5, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000b0e:	61ab      	str	r3, [r5, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000b10:	f003 f864 	bl	8003bdc <HAL_TIM_Base_Init>
 8000b14:	b108      	cbz	r0, 8000b1a <main+0x1ea>
 8000b16:	b672      	cpsid	i
  while (1)
 8000b18:	e7fe      	b.n	8000b18 <main+0x1e8>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000b1a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000b1e:	a90a      	add	r1, sp, #40	; 0x28
 8000b20:	4628      	mov	r0, r5
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000b22:	930a      	str	r3, [sp, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000b24:	f003 fb2c 	bl	8004180 <HAL_TIM_ConfigClockSource>
 8000b28:	b108      	cbz	r0, 8000b2e <main+0x1fe>
 8000b2a:	b672      	cpsid	i
  while (1)
 8000b2c:	e7fe      	b.n	8000b2c <main+0x1fc>
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000b2e:	4628      	mov	r0, r5
 8000b30:	f003 f928 	bl	8003d84 <HAL_TIM_PWM_Init>
 8000b34:	b108      	cbz	r0, 8000b3a <main+0x20a>
 8000b36:	b672      	cpsid	i
  while (1)
 8000b38:	e7fe      	b.n	8000b38 <main+0x208>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC4REF;
 8000b3a:	2270      	movs	r2, #112	; 0x70
 8000b3c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b40:	9008      	str	r0, [sp, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000b42:	a906      	add	r1, sp, #24
 8000b44:	4628      	mov	r0, r5
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC4REF;
 8000b46:	e9cd 2306 	strd	r2, r3, [sp, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000b4a:	f003 fe11 	bl	8004770 <HAL_TIMEx_MasterConfigSynchronization>
 8000b4e:	b108      	cbz	r0, 8000b54 <main+0x224>
 8000b50:	b672      	cpsid	i
  while (1)
 8000b52:	e7fe      	b.n	8000b52 <main+0x222>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000b54:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 8000b58:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000b5c:	4602      	mov	r2, r0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000b5e:	2660      	movs	r6, #96	; 0x60
 8000b60:	2700      	movs	r7, #0
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000b62:	9014      	str	r0, [sp, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000b64:	a90e      	add	r1, sp, #56	; 0x38
 8000b66:	4628      	mov	r0, r5
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000b68:	e9cd 670e 	strd	r6, r7, [sp, #56]	; 0x38
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000b6c:	f003 fcc2 	bl	80044f4 <HAL_TIM_PWM_ConfigChannel>
 8000b70:	b108      	cbz	r0, 8000b76 <main+0x246>
 8000b72:	b672      	cpsid	i
  while (1)
 8000b74:	e7fe      	b.n	8000b74 <main+0x244>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000b76:	464a      	mov	r2, r9
 8000b78:	4628      	mov	r0, r5
 8000b7a:	a90e      	add	r1, sp, #56	; 0x38
 8000b7c:	f003 fcba 	bl	80044f4 <HAL_TIM_PWM_ConfigChannel>
 8000b80:	b108      	cbz	r0, 8000b86 <main+0x256>
 8000b82:	b672      	cpsid	i
  while (1)
 8000b84:	e7fe      	b.n	8000b84 <main+0x254>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000b86:	481e      	ldr	r0, [pc, #120]	; (8000c00 <main+0x2d0>)
 8000b88:	2208      	movs	r2, #8
 8000b8a:	a90e      	add	r1, sp, #56	; 0x38
 8000b8c:	f003 fcb2 	bl	80044f4 <HAL_TIM_PWM_ConfigChannel>
 8000b90:	b108      	cbz	r0, 8000b96 <main+0x266>
 8000b92:	b672      	cpsid	i
  while (1)
 8000b94:	e7fe      	b.n	8000b94 <main+0x264>
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8000b96:	2470      	movs	r4, #112	; 0x70
 8000b98:	f44f 7500 	mov.w	r5, #512	; 0x200
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000b9c:	4818      	ldr	r0, [pc, #96]	; (8000c00 <main+0x2d0>)
 8000b9e:	220c      	movs	r2, #12
 8000ba0:	a90e      	add	r1, sp, #56	; 0x38
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8000ba2:	e9cd 450e 	strd	r4, r5, [sp, #56]	; 0x38
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000ba6:	f003 fca5 	bl	80044f4 <HAL_TIM_PWM_ConfigChannel>
 8000baa:	b108      	cbz	r0, 8000bb0 <main+0x280>
 8000bac:	b672      	cpsid	i
  while (1)
 8000bae:	e7fe      	b.n	8000bae <main+0x27e>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_ENABLE;
 8000bb0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000bb4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000bb8:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 8000bbc:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	e9cd 2318 	strd	r2, r3, [sp, #96]	; 0x60
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000bcc:	e9cd 231a 	strd	r2, r3, [sp, #104]	; 0x68
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000bd6:	e9cd 231c 	strd	r2, r3, [sp, #112]	; 0x70
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000bda:	9020      	str	r0, [sp, #128]	; 0x80
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_ENABLE;
 8000bdc:	2200      	movs	r2, #0
 8000bde:	2303      	movs	r3, #3
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000be0:	4807      	ldr	r0, [pc, #28]	; (8000c00 <main+0x2d0>)
 8000be2:	a916      	add	r1, sp, #88	; 0x58
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_ENABLE;
 8000be4:	e9cd 231e 	strd	r2, r3, [sp, #120]	; 0x78
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000be8:	f003 fe1c 	bl	8004824 <HAL_TIMEx_ConfigBreakDeadTime>
 8000bec:	4604      	mov	r4, r0
 8000bee:	b168      	cbz	r0, 8000c0c <main+0x2dc>
 8000bf0:	b672      	cpsid	i
  while (1)
 8000bf2:	e7fe      	b.n	8000bf2 <main+0x2c2>
 8000bf4:	40021000 	.word	0x40021000
 8000bf8:	48000800 	.word	0x48000800
 8000bfc:	10210000 	.word	0x10210000
 8000c00:	20000380 	.word	0x20000380
 8000c04:	40012c00 	.word	0x40012c00
 8000c08:	20000258 	.word	0x20000258
  htim2.Instance = TIM2;
 8000c0c:	4d7d      	ldr	r5, [pc, #500]	; (8000e04 <main+0x4d4>)
  HAL_TIM_MspPostInit(&htim1);
 8000c0e:	487e      	ldr	r0, [pc, #504]	; (8000e08 <main+0x4d8>)
 8000c10:	f000 fa38 	bl	8001084 <HAL_TIM_MspPostInit>
  htim2.Instance = TIM2;
 8000c14:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  htim2.Init.Prescaler = 30;
 8000c18:	221e      	movs	r2, #30
  htim2.Init.Period = 12000;
 8000c1a:	f642 63e0 	movw	r3, #12000	; 0x2ee0
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000c1e:	4628      	mov	r0, r5
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000c20:	e9cd 4416 	strd	r4, r4, [sp, #88]	; 0x58
 8000c24:	e9cd 4418 	strd	r4, r4, [sp, #96]	; 0x60
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c28:	e9cd 440e 	strd	r4, r4, [sp, #56]	; 0x38
 8000c2c:	9410      	str	r4, [sp, #64]	; 0x40
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c2e:	60ac      	str	r4, [r5, #8]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c30:	612c      	str	r4, [r5, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c32:	61ac      	str	r4, [r5, #24]
  htim2.Instance = TIM2;
 8000c34:	6029      	str	r1, [r5, #0]
  htim2.Init.Prescaler = 30;
 8000c36:	606a      	str	r2, [r5, #4]
  htim2.Init.Period = 12000;
 8000c38:	60eb      	str	r3, [r5, #12]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000c3a:	f002 ffcf 	bl	8003bdc <HAL_TIM_Base_Init>
 8000c3e:	b108      	cbz	r0, 8000c44 <main+0x314>
 8000c40:	b672      	cpsid	i
  while (1)
 8000c42:	e7fe      	b.n	8000c42 <main+0x312>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000c44:	f44f 5680 	mov.w	r6, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000c48:	a916      	add	r1, sp, #88	; 0x58
 8000c4a:	4628      	mov	r0, r5
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000c4c:	9616      	str	r6, [sp, #88]	; 0x58
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000c4e:	f003 fa97 	bl	8004180 <HAL_TIM_ConfigClockSource>
 8000c52:	4603      	mov	r3, r0
 8000c54:	b108      	cbz	r0, 8000c5a <main+0x32a>
 8000c56:	b672      	cpsid	i
  while (1)
 8000c58:	e7fe      	b.n	8000c58 <main+0x328>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000c5a:	4628      	mov	r0, r5
 8000c5c:	a90e      	add	r1, sp, #56	; 0x38
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000c5e:	930e      	str	r3, [sp, #56]	; 0x38
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c60:	9310      	str	r3, [sp, #64]	; 0x40
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000c62:	f003 fd85 	bl	8004770 <HAL_TIMEx_MasterConfigSynchronization>
 8000c66:	b108      	cbz	r0, 8000c6c <main+0x33c>
 8000c68:	b672      	cpsid	i
  while (1)
 8000c6a:	e7fe      	b.n	8000c6a <main+0x33a>
  huart2.Instance = USART2;
 8000c6c:	4b67      	ldr	r3, [pc, #412]	; (8000e0c <main+0x4dc>)
 8000c6e:	4a68      	ldr	r2, [pc, #416]	; (8000e10 <main+0x4e0>)
  huart2.Init.BaudRate = 2250000;
 8000c70:	4d68      	ldr	r5, [pc, #416]	; (8000e14 <main+0x4e4>)
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000c72:	6098      	str	r0, [r3, #8]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000c74:	e9c3 0003 	strd	r0, r0, [r3, #12]
  huart2.Init.OverSampling = UART_OVERSAMPLING_8;
 8000c78:	f44f 4400 	mov.w	r4, #32768	; 0x8000
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c7c:	6198      	str	r0, [r3, #24]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_ENABLE;
 8000c7e:	f44f 6100 	mov.w	r1, #2048	; 0x800
  huart2.Instance = USART2;
 8000c82:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 2250000;
 8000c84:	605d      	str	r5, [r3, #4]
  huart2.AdvancedInit.DMADisableonRxError = UART_ADVFEATURE_DMA_DISABLEONRXERROR;
 8000c86:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000c8a:	270c      	movs	r7, #12
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_DMADISABLEONERROR_INIT;
 8000c8c:	2520      	movs	r5, #32
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000c8e:	4618      	mov	r0, r3
  huart2.Init.OverSampling = UART_OVERSAMPLING_8;
 8000c90:	61dc      	str	r4, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_ENABLE;
 8000c92:	6219      	str	r1, [r3, #32]
  huart2.AdvancedInit.DMADisableonRxError = UART_ADVFEATURE_DMA_DISABLEONRXERROR;
 8000c94:	63da      	str	r2, [r3, #60]	; 0x3c
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000c96:	615f      	str	r7, [r3, #20]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_DMADISABLEONERROR_INIT;
 8000c98:	625d      	str	r5, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000c9a:	f003 fec7 	bl	8004a2c <HAL_UART_Init>
 8000c9e:	b108      	cbz	r0, 8000ca4 <main+0x374>
 8000ca0:	b672      	cpsid	i
  while (1)
 8000ca2:	e7fe      	b.n	8000ca2 <main+0x372>
  htim3.Instance = TIM3;
 8000ca4:	4c5c      	ldr	r4, [pc, #368]	; (8000e18 <main+0x4e8>)
 8000ca6:	4a5d      	ldr	r2, [pc, #372]	; (8000e1c <main+0x4ec>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ca8:	9010      	str	r0, [sp, #64]	; 0x40
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000caa:	e9cd 0016 	strd	r0, r0, [sp, #88]	; 0x58
 8000cae:	e9cd 0018 	strd	r0, r0, [sp, #96]	; 0x60
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000cb2:	e9cd 000e 	strd	r0, r0, [sp, #56]	; 0x38
  htim3.Init.Period = 517;
 8000cb6:	f240 2305 	movw	r3, #517	; 0x205
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000cba:	60a0      	str	r0, [r4, #8]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000cbc:	6120      	str	r0, [r4, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000cbe:	61a0      	str	r0, [r4, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000cc0:	4620      	mov	r0, r4
  htim3.Init.Prescaler = 12;
 8000cc2:	6067      	str	r7, [r4, #4]
  htim3.Instance = TIM3;
 8000cc4:	6022      	str	r2, [r4, #0]
  htim3.Init.Period = 517;
 8000cc6:	60e3      	str	r3, [r4, #12]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000cc8:	f002 ff88 	bl	8003bdc <HAL_TIM_Base_Init>
 8000ccc:	b108      	cbz	r0, 8000cd2 <main+0x3a2>
 8000cce:	b672      	cpsid	i
  while (1)
 8000cd0:	e7fe      	b.n	8000cd0 <main+0x3a0>
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000cd2:	a916      	add	r1, sp, #88	; 0x58
 8000cd4:	4620      	mov	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000cd6:	9616      	str	r6, [sp, #88]	; 0x58
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000cd8:	f003 fa52 	bl	8004180 <HAL_TIM_ConfigClockSource>
 8000cdc:	b108      	cbz	r0, 8000ce2 <main+0x3b2>
 8000cde:	b672      	cpsid	i
  while (1)
 8000ce0:	e7fe      	b.n	8000ce0 <main+0x3b0>
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8000ce2:	2380      	movs	r3, #128	; 0x80
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000ce4:	a90e      	add	r1, sp, #56	; 0x38
 8000ce6:	4620      	mov	r0, r4
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000ce8:	950e      	str	r5, [sp, #56]	; 0x38
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8000cea:	9310      	str	r3, [sp, #64]	; 0x40
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000cec:	f003 fd40 	bl	8004770 <HAL_TIMEx_MasterConfigSynchronization>
 8000cf0:	b108      	cbz	r0, 8000cf6 <main+0x3c6>
 8000cf2:	b672      	cpsid	i
  while (1)
 8000cf4:	e7fe      	b.n	8000cf4 <main+0x3c4>
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000cf6:	4c4a      	ldr	r4, [pc, #296]	; (8000e20 <main+0x4f0>)
  hadc2.Instance = ADC2;
 8000cf8:	4b4a      	ldr	r3, [pc, #296]	; (8000e24 <main+0x4f4>)
 8000cfa:	6023      	str	r3, [r4, #0]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8000cfc:	f44f 7280 	mov.w	r2, #256	; 0x100
  ADC_ChannelConfTypeDef sConfig = {0};
 8000d00:	2300      	movs	r3, #0
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000d02:	2601      	movs	r6, #1
  hadc2.Init.NbrOfConversion = 2;
 8000d04:	2102      	movs	r1, #2
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000d06:	2704      	movs	r7, #4
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000d08:	4620      	mov	r0, r4
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8000d0a:	8322      	strh	r2, [r4, #24]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000d0c:	e9cd 3316 	strd	r3, r3, [sp, #88]	; 0x58
 8000d10:	e9cd 3318 	strd	r3, r3, [sp, #96]	; 0x60
 8000d14:	e9cd 331a 	strd	r3, r3, [sp, #104]	; 0x68
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8000d18:	e9c4 3301 	strd	r3, r3, [r4, #4]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000d1c:	e9c4 6704 	strd	r6, r7, [r4, #16]
  hadc2.Init.NbrOfConversion = 2;
 8000d20:	61e1      	str	r1, [r4, #28]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000d22:	f884 3020 	strb.w	r3, [r4, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000d26:	62e3      	str	r3, [r4, #44]	; 0x2c
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8000d28:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000d2c:	60e3      	str	r3, [r4, #12]
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000d2e:	6363      	str	r3, [r4, #52]	; 0x34
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000d30:	62a6      	str	r6, [r4, #40]	; 0x28
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000d32:	f001 fa8d 	bl	8002250 <HAL_ADC_Init>
 8000d36:	b108      	cbz	r0, 8000d3c <main+0x40c>
 8000d38:	b672      	cpsid	i
  while (1)
 8000d3a:	e7fe      	b.n	8000d3a <main+0x40a>
  sConfig.Channel = ADC_CHANNEL_4;
 8000d3c:	2204      	movs	r2, #4
 8000d3e:	2301      	movs	r3, #1
 8000d40:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000d44:	a916      	add	r1, sp, #88	; 0x58
  sConfig.Channel = ADC_CHANNEL_4;
 8000d46:	2200      	movs	r2, #0
 8000d48:	2300      	movs	r3, #0
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000d4a:	4620      	mov	r0, r4
  sConfig.Channel = ADC_CHANNEL_4;
 8000d4c:	e9cd 2318 	strd	r2, r3, [sp, #96]	; 0x60
 8000d50:	e9cd 231a 	strd	r2, r3, [sp, #104]	; 0x68
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000d54:	f001 fcc4 	bl	80026e0 <HAL_ADC_ConfigChannel>
 8000d58:	b108      	cbz	r0, 8000d5e <main+0x42e>
 8000d5a:	b672      	cpsid	i
  while (1)
 8000d5c:	e7fe      	b.n	8000d5c <main+0x42c>
  sConfig.Channel = ADC_CHANNEL_9;
 8000d5e:	2209      	movs	r2, #9
 8000d60:	2302      	movs	r3, #2
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000d62:	a916      	add	r1, sp, #88	; 0x58
 8000d64:	4620      	mov	r0, r4
  sConfig.Channel = ADC_CHANNEL_9;
 8000d66:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000d6a:	f001 fcb9 	bl	80026e0 <HAL_ADC_ConfigChannel>
 8000d6e:	4605      	mov	r5, r0
 8000d70:	b108      	cbz	r0, 8000d76 <main+0x446>
 8000d72:	b672      	cpsid	i
  while (1)
 8000d74:	e7fe      	b.n	8000d74 <main+0x444>
  HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8000d76:	4602      	mov	r2, r0
 8000d78:	4601      	mov	r1, r0
 8000d7a:	201d      	movs	r0, #29
 8000d7c:	f001 ff14 	bl	8002ba8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8000d80:	201d      	movs	r0, #29
 8000d82:	f001 ff49 	bl	8002c18 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(TIM2_IRQn, 3, 0);
 8000d86:	462a      	mov	r2, r5
 8000d88:	2103      	movs	r1, #3
 8000d8a:	201c      	movs	r0, #28
 8000d8c:	f001 ff0c 	bl	8002ba8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000d90:	201c      	movs	r0, #28
 8000d92:	f001 ff41 	bl	8002c18 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8000d96:	462a      	mov	r2, r5
 8000d98:	4629      	mov	r1, r5
 8000d9a:	201b      	movs	r0, #27
 8000d9c:	f001 ff04 	bl	8002ba8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8000da0:	201b      	movs	r0, #27
 8000da2:	f001 ff39 	bl	8002c18 <HAL_NVIC_EnableIRQ>
	HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 8000da6:	4629      	mov	r1, r5
 8000da8:	481f      	ldr	r0, [pc, #124]	; (8000e28 <main+0x4f8>)
 8000daa:	f001 fc53 	bl	8002654 <HAL_ADCEx_Calibration_Start>
	HAL_ADCEx_Calibration_Start(&hadc2, ADC_SINGLE_ENDED);
 8000dae:	4629      	mov	r1, r5
 8000db0:	4620      	mov	r0, r4
 8000db2:	f001 fc4f 	bl	8002654 <HAL_ADCEx_Calibration_Start>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, 1);
 8000db6:	481d      	ldr	r0, [pc, #116]	; (8000e2c <main+0x4fc>)
 8000db8:	4632      	mov	r2, r6
 8000dba:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000dbe:	f002 f8db 	bl	8002f78 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_11, 1);
 8000dc2:	481a      	ldr	r0, [pc, #104]	; (8000e2c <main+0x4fc>)
 8000dc4:	4632      	mov	r2, r6
 8000dc6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000dca:	f002 f8d5 	bl	8002f78 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, 1);
 8000dce:	4632      	mov	r2, r6
 8000dd0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000dd4:	4815      	ldr	r0, [pc, #84]	; (8000e2c <main+0x4fc>)
 8000dd6:	f002 f8cf 	bl	8002f78 <HAL_GPIO_WritePin>
  	HAL_TIM_Base_Start_IT(&htim2);
 8000dda:	480a      	ldr	r0, [pc, #40]	; (8000e04 <main+0x4d4>)
 8000ddc:	f002 ff92 	bl	8003d04 <HAL_TIM_Base_Start_IT>
	HAL_TIM_PWM_Start_IT(&htim1, TIM_CHANNEL_4);
 8000de0:	210c      	movs	r1, #12
 8000de2:	4809      	ldr	r0, [pc, #36]	; (8000e08 <main+0x4d8>)
 8000de4:	f003 f8fc 	bl	8003fe0 <HAL_TIM_PWM_Start_IT>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8000de8:	4629      	mov	r1, r5
 8000dea:	4807      	ldr	r0, [pc, #28]	; (8000e08 <main+0x4d8>)
 8000dec:	f003 f85e 	bl	8003eac <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8000df0:	4639      	mov	r1, r7
 8000df2:	4805      	ldr	r0, [pc, #20]	; (8000e08 <main+0x4d8>)
 8000df4:	f003 f85a 	bl	8003eac <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8000df8:	4803      	ldr	r0, [pc, #12]	; (8000e08 <main+0x4d8>)
 8000dfa:	2108      	movs	r1, #8
 8000dfc:	f003 f856 	bl	8003eac <HAL_TIM_PWM_Start>
  while (1)
 8000e00:	e7fe      	b.n	8000e00 <main+0x4d0>
 8000e02:	bf00      	nop
 8000e04:	200003cc 	.word	0x200003cc
 8000e08:	20000380 	.word	0x20000380
 8000e0c:	20000418 	.word	0x20000418
 8000e10:	40004400 	.word	0x40004400
 8000e14:	00225510 	.word	0x00225510
 8000e18:	2000020c 	.word	0x2000020c
 8000e1c:	40000400 	.word	0x40000400
 8000e20:	20000178 	.word	0x20000178
 8000e24:	50000100 	.word	0x50000100
 8000e28:	20000258 	.word	0x20000258
 8000e2c:	48000800 	.word	0x48000800

08000e30 <Error_Handler>:
 8000e30:	b672      	cpsid	i
  while (1)
 8000e32:	e7fe      	b.n	8000e32 <Error_Handler+0x2>

08000e34 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e34:	4b0b      	ldr	r3, [pc, #44]	; (8000e64 <HAL_MspInit+0x30>)
 8000e36:	699a      	ldr	r2, [r3, #24]
 8000e38:	f042 0201 	orr.w	r2, r2, #1
 8000e3c:	619a      	str	r2, [r3, #24]
 8000e3e:	699a      	ldr	r2, [r3, #24]
{
 8000e40:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e42:	f002 0201 	and.w	r2, r2, #1
 8000e46:	9200      	str	r2, [sp, #0]
 8000e48:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e4a:	69da      	ldr	r2, [r3, #28]
 8000e4c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000e50:	61da      	str	r2, [r3, #28]
 8000e52:	69db      	ldr	r3, [r3, #28]
 8000e54:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e58:	9301      	str	r3, [sp, #4]
 8000e5a:	9b01      	ldr	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 8000e5c:	2004      	movs	r0, #4
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e5e:	b002      	add	sp, #8
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 8000e60:	f001 be8e 	b.w	8002b80 <HAL_NVIC_SetPriorityGrouping>
 8000e64:	40021000 	.word	0x40021000

08000e68 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000e68:	b570      	push	{r4, r5, r6, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hadc->Instance==ADC1)
 8000e6a:	6802      	ldr	r2, [r0, #0]
{
 8000e6c:	b08c      	sub	sp, #48	; 0x30
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e6e:	2300      	movs	r3, #0
  if(hadc->Instance==ADC1)
 8000e70:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e74:	e9cd 3306 	strd	r3, r3, [sp, #24]
 8000e78:	e9cd 3308 	strd	r3, r3, [sp, #32]
{
 8000e7c:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e7e:	930a      	str	r3, [sp, #40]	; 0x28
  if(hadc->Instance==ADC1)
 8000e80:	d04a      	beq.n	8000f18 <HAL_ADC_MspInit+0xb0>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
  else if(hadc->Instance==ADC2)
 8000e82:	4b4a      	ldr	r3, [pc, #296]	; (8000fac <HAL_ADC_MspInit+0x144>)
 8000e84:	429a      	cmp	r2, r3
 8000e86:	d001      	beq.n	8000e8c <HAL_ADC_MspInit+0x24>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8000e88:	b00c      	add	sp, #48	; 0x30
 8000e8a:	bd70      	pop	{r4, r5, r6, pc}
    HAL_RCC_ADC12_CLK_ENABLED++;
 8000e8c:	4a48      	ldr	r2, [pc, #288]	; (8000fb0 <HAL_ADC_MspInit+0x148>)
 8000e8e:	6813      	ldr	r3, [r2, #0]
 8000e90:	3301      	adds	r3, #1
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8000e92:	2b01      	cmp	r3, #1
    HAL_RCC_ADC12_CLK_ENABLED++;
 8000e94:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8000e96:	d07a      	beq.n	8000f8e <HAL_ADC_MspInit+0x126>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e98:	4b46      	ldr	r3, [pc, #280]	; (8000fb4 <HAL_ADC_MspInit+0x14c>)
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e9a:	4847      	ldr	r0, [pc, #284]	; (8000fb8 <HAL_ADC_MspInit+0x150>)
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e9c:	695a      	ldr	r2, [r3, #20]
    hdma_adc2.Instance = DMA2_Channel1;
 8000e9e:	4d47      	ldr	r5, [pc, #284]	; (8000fbc <HAL_ADC_MspInit+0x154>)
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ea0:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8000ea4:	615a      	str	r2, [r3, #20]
 8000ea6:	695a      	ldr	r2, [r3, #20]
 8000ea8:	f402 2200 	and.w	r2, r2, #524288	; 0x80000
 8000eac:	9204      	str	r2, [sp, #16]
 8000eae:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000eb0:	695a      	ldr	r2, [r3, #20]
 8000eb2:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8000eb6:	615a      	str	r2, [r3, #20]
 8000eb8:	695b      	ldr	r3, [r3, #20]
 8000eba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ebe:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000ec0:	2208      	movs	r2, #8
 8000ec2:	2303      	movs	r3, #3
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ec4:	9905      	ldr	r1, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ec6:	2600      	movs	r6, #0
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ec8:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000eca:	e9cd 2306 	strd	r2, r3, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ece:	9608      	str	r6, [sp, #32]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ed0:	f001 ff50 	bl	8002d74 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000ed4:	2303      	movs	r3, #3
 8000ed6:	2280      	movs	r2, #128	; 0x80
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ed8:	a906      	add	r1, sp, #24
 8000eda:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000ede:	e9cd 2306 	strd	r2, r3, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ee2:	9608      	str	r6, [sp, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ee4:	f001 ff46 	bl	8002d74 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA2_Channel1;
 8000ee8:	4b35      	ldr	r3, [pc, #212]	; (8000fc0 <HAL_ADC_MspInit+0x158>)
 8000eea:	602b      	str	r3, [r5, #0]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8000eec:	2080      	movs	r0, #128	; 0x80
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000eee:	f44f 7100 	mov.w	r1, #512	; 0x200
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000ef2:	f44f 6200 	mov.w	r2, #2048	; 0x800
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8000ef6:	2320      	movs	r3, #32
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8000ef8:	60e8      	str	r0, [r5, #12]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000efa:	e9c5 1204 	strd	r1, r2, [r5, #16]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000efe:	606e      	str	r6, [r5, #4]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8000f00:	60ae      	str	r6, [r5, #8]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 8000f02:	61ee      	str	r6, [r5, #28]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8000f04:	4628      	mov	r0, r5
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8000f06:	61ab      	str	r3, [r5, #24]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8000f08:	f001 feae 	bl	8002c68 <HAL_DMA_Init>
 8000f0c:	2800      	cmp	r0, #0
 8000f0e:	d149      	bne.n	8000fa4 <HAL_ADC_MspInit+0x13c>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 8000f10:	63a5      	str	r5, [r4, #56]	; 0x38
 8000f12:	626c      	str	r4, [r5, #36]	; 0x24
}
 8000f14:	b00c      	add	sp, #48	; 0x30
 8000f16:	bd70      	pop	{r4, r5, r6, pc}
    HAL_RCC_ADC12_CLK_ENABLED++;
 8000f18:	4a25      	ldr	r2, [pc, #148]	; (8000fb0 <HAL_ADC_MspInit+0x148>)
 8000f1a:	6813      	ldr	r3, [r2, #0]
 8000f1c:	3301      	adds	r3, #1
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8000f1e:	2b01      	cmp	r3, #1
    HAL_RCC_ADC12_CLK_ENABLED++;
 8000f20:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8000f22:	d029      	beq.n	8000f78 <HAL_ADC_MspInit+0x110>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f24:	4b23      	ldr	r3, [pc, #140]	; (8000fb4 <HAL_ADC_MspInit+0x14c>)
    HAL_GPIO_Init(M1_CURR_AMPL_V_GPIO_Port, &GPIO_InitStruct);
 8000f26:	4824      	ldr	r0, [pc, #144]	; (8000fb8 <HAL_ADC_MspInit+0x150>)
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f28:	695a      	ldr	r2, [r3, #20]
    hdma_adc1.Instance = DMA1_Channel1;
 8000f2a:	4d26      	ldr	r5, [pc, #152]	; (8000fc4 <HAL_ADC_MspInit+0x15c>)
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f2c:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8000f30:	615a      	str	r2, [r3, #20]
 8000f32:	695a      	ldr	r2, [r3, #20]
 8000f34:	f402 2200 	and.w	r2, r2, #524288	; 0x80000
 8000f38:	9201      	str	r2, [sp, #4]
 8000f3a:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f3c:	695a      	ldr	r2, [r3, #20]
 8000f3e:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8000f42:	615a      	str	r2, [r3, #20]
 8000f44:	695b      	ldr	r3, [r3, #20]
 8000f46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f4a:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pin = M1_CURR_AMPL_V_Pin;
 8000f4c:	2202      	movs	r2, #2
 8000f4e:	2303      	movs	r3, #3
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f50:	9902      	ldr	r1, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f52:	2600      	movs	r6, #0
    HAL_GPIO_Init(M1_CURR_AMPL_V_GPIO_Port, &GPIO_InitStruct);
 8000f54:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Pin = M1_CURR_AMPL_V_Pin;
 8000f56:	e9cd 2306 	strd	r2, r3, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f5a:	9608      	str	r6, [sp, #32]
    HAL_GPIO_Init(M1_CURR_AMPL_V_GPIO_Port, &GPIO_InitStruct);
 8000f5c:	f001 ff0a 	bl	8002d74 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = M1_CURR_AMPL_U_Pin;
 8000f60:	2303      	movs	r3, #3
 8000f62:	2201      	movs	r2, #1
    HAL_GPIO_Init(M1_CURR_AMPL_U_GPIO_Port, &GPIO_InitStruct);
 8000f64:	a906      	add	r1, sp, #24
 8000f66:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = M1_CURR_AMPL_U_Pin;
 8000f6a:	e9cd 2306 	strd	r2, r3, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f6e:	9608      	str	r6, [sp, #32]
    HAL_GPIO_Init(M1_CURR_AMPL_U_GPIO_Port, &GPIO_InitStruct);
 8000f70:	f001 ff00 	bl	8002d74 <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA1_Channel1;
 8000f74:	4b14      	ldr	r3, [pc, #80]	; (8000fc8 <HAL_ADC_MspInit+0x160>)
 8000f76:	e7b8      	b.n	8000eea <HAL_ADC_MspInit+0x82>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8000f78:	4b0e      	ldr	r3, [pc, #56]	; (8000fb4 <HAL_ADC_MspInit+0x14c>)
 8000f7a:	695a      	ldr	r2, [r3, #20]
 8000f7c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000f80:	615a      	str	r2, [r3, #20]
 8000f82:	695b      	ldr	r3, [r3, #20]
 8000f84:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f88:	9300      	str	r3, [sp, #0]
 8000f8a:	9b00      	ldr	r3, [sp, #0]
 8000f8c:	e7ca      	b.n	8000f24 <HAL_ADC_MspInit+0xbc>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8000f8e:	4b09      	ldr	r3, [pc, #36]	; (8000fb4 <HAL_ADC_MspInit+0x14c>)
 8000f90:	695a      	ldr	r2, [r3, #20]
 8000f92:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000f96:	615a      	str	r2, [r3, #20]
 8000f98:	695b      	ldr	r3, [r3, #20]
 8000f9a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f9e:	9303      	str	r3, [sp, #12]
 8000fa0:	9b03      	ldr	r3, [sp, #12]
 8000fa2:	e779      	b.n	8000e98 <HAL_ADC_MspInit+0x30>
      Error_Handler();
 8000fa4:	f7ff ff44 	bl	8000e30 <Error_Handler>
 8000fa8:	e7b2      	b.n	8000f10 <HAL_ADC_MspInit+0xa8>
 8000faa:	bf00      	nop
 8000fac:	50000100 	.word	0x50000100
 8000fb0:	20000108 	.word	0x20000108
 8000fb4:	40021000 	.word	0x40021000
 8000fb8:	48000800 	.word	0x48000800
 8000fbc:	2000049c 	.word	0x2000049c
 8000fc0:	40020408 	.word	0x40020408
 8000fc4:	2000033c 	.word	0x2000033c
 8000fc8:	40020008 	.word	0x40020008

08000fcc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000fcc:	b570      	push	{r4, r5, r6, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(htim_base->Instance==TIM1)
 8000fce:	6802      	ldr	r2, [r0, #0]
 8000fd0:	4929      	ldr	r1, [pc, #164]	; (8001078 <HAL_TIM_Base_MspInit+0xac>)
{
 8000fd2:	b08a      	sub	sp, #40	; 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fd4:	2300      	movs	r3, #0
  if(htim_base->Instance==TIM1)
 8000fd6:	428a      	cmp	r2, r1
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fd8:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8000fdc:	e9cd 3306 	strd	r3, r3, [sp, #24]
 8000fe0:	9308      	str	r3, [sp, #32]
  if(htim_base->Instance==TIM1)
 8000fe2:	d020      	beq.n	8001026 <HAL_TIM_Base_MspInit+0x5a>

  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
  else if(htim_base->Instance==TIM2)
 8000fe4:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8000fe8:	d004      	beq.n	8000ff4 <HAL_TIM_Base_MspInit+0x28>
    __HAL_RCC_TIM2_CLK_ENABLE();
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
  else if(htim_base->Instance==TIM3)
 8000fea:	4b24      	ldr	r3, [pc, #144]	; (800107c <HAL_TIM_Base_MspInit+0xb0>)
 8000fec:	429a      	cmp	r2, r3
 8000fee:	d00d      	beq.n	800100c <HAL_TIM_Base_MspInit+0x40>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8000ff0:	b00a      	add	sp, #40	; 0x28
 8000ff2:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000ff4:	4b22      	ldr	r3, [pc, #136]	; (8001080 <HAL_TIM_Base_MspInit+0xb4>)
 8000ff6:	69da      	ldr	r2, [r3, #28]
 8000ff8:	f042 0201 	orr.w	r2, r2, #1
 8000ffc:	61da      	str	r2, [r3, #28]
 8000ffe:	69db      	ldr	r3, [r3, #28]
 8001000:	f003 0301 	and.w	r3, r3, #1
 8001004:	9302      	str	r3, [sp, #8]
 8001006:	9b02      	ldr	r3, [sp, #8]
}
 8001008:	b00a      	add	sp, #40	; 0x28
 800100a:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_TIM3_CLK_ENABLE();
 800100c:	f503 3303 	add.w	r3, r3, #134144	; 0x20c00
 8001010:	69da      	ldr	r2, [r3, #28]
 8001012:	f042 0202 	orr.w	r2, r2, #2
 8001016:	61da      	str	r2, [r3, #28]
 8001018:	69db      	ldr	r3, [r3, #28]
 800101a:	f003 0302 	and.w	r3, r3, #2
 800101e:	9303      	str	r3, [sp, #12]
 8001020:	9b03      	ldr	r3, [sp, #12]
}
 8001022:	b00a      	add	sp, #40	; 0x28
 8001024:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001026:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800102a:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
    GPIO_InitStruct.Alternate = GPIO_AF12_TIM1;
 800102e:	200c      	movs	r0, #12
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001030:	699a      	ldr	r2, [r3, #24]
 8001032:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001036:	619a      	str	r2, [r3, #24]
 8001038:	699a      	ldr	r2, [r3, #24]
 800103a:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 800103e:	9200      	str	r2, [sp, #0]
 8001040:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001042:	695a      	ldr	r2, [r3, #20]
 8001044:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8001048:	615a      	str	r2, [r3, #20]
 800104a:	695b      	ldr	r3, [r3, #20]
    GPIO_InitStruct.Alternate = GPIO_AF12_TIM1;
 800104c:	9008      	str	r0, [sp, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800104e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001052:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = M1_OCP_Pin;
 8001054:	2201      	movs	r2, #1
 8001056:	2300      	movs	r3, #0
    HAL_GPIO_Init(M1_OCP_GPIO_Port, &GPIO_InitStruct);
 8001058:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = M1_OCP_Pin;
 800105a:	f44f 6400 	mov.w	r4, #2048	; 0x800
 800105e:	2502      	movs	r5, #2
    HAL_GPIO_Init(M1_OCP_GPIO_Port, &GPIO_InitStruct);
 8001060:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = M1_OCP_Pin;
 8001064:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8001068:	e9cd 2306 	strd	r2, r3, [sp, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800106c:	9e01      	ldr	r6, [sp, #4]
    HAL_GPIO_Init(M1_OCP_GPIO_Port, &GPIO_InitStruct);
 800106e:	f001 fe81 	bl	8002d74 <HAL_GPIO_Init>
}
 8001072:	b00a      	add	sp, #40	; 0x28
 8001074:	bd70      	pop	{r4, r5, r6, pc}
 8001076:	bf00      	nop
 8001078:	40012c00 	.word	0x40012c00
 800107c:	40000400 	.word	0x40000400
 8001080:	40021000 	.word	0x40021000

08001084 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001084:	b570      	push	{r4, r5, r6, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(htim->Instance==TIM1)
 8001086:	6801      	ldr	r1, [r0, #0]
 8001088:	4a15      	ldr	r2, [pc, #84]	; (80010e0 <HAL_TIM_MspPostInit+0x5c>)
{
 800108a:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800108c:	2300      	movs	r3, #0
  if(htim->Instance==TIM1)
 800108e:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001090:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8001094:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8001098:	9306      	str	r3, [sp, #24]
  if(htim->Instance==TIM1)
 800109a:	d001      	beq.n	80010a0 <HAL_TIM_MspPostInit+0x1c>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800109c:	b008      	add	sp, #32
 800109e:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010a0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80010a4:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 80010a8:	2006      	movs	r0, #6
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010aa:	695a      	ldr	r2, [r3, #20]
 80010ac:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80010b0:	615a      	str	r2, [r3, #20]
 80010b2:	695b      	ldr	r3, [r3, #20]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 80010b4:	9006      	str	r0, [sp, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010ba:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = M1_PWM_UH_Pin|M1_PWM_VH_Pin|M1_PWM_WH_Pin;
 80010bc:	2202      	movs	r2, #2
 80010be:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010c0:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pin = M1_PWM_UH_Pin|M1_PWM_VH_Pin|M1_PWM_WH_Pin;
 80010c2:	f44f 64e0 	mov.w	r4, #1792	; 0x700
 80010c6:	2502      	movs	r5, #2
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010c8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = M1_PWM_UH_Pin|M1_PWM_VH_Pin|M1_PWM_WH_Pin;
 80010cc:	e9cd 4502 	strd	r4, r5, [sp, #8]
 80010d0:	e9cd 2304 	strd	r2, r3, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010d4:	9e01      	ldr	r6, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010d6:	f001 fe4d 	bl	8002d74 <HAL_GPIO_Init>
}
 80010da:	b008      	add	sp, #32
 80010dc:	bd70      	pop	{r4, r5, r6, pc}
 80010de:	bf00      	nop
 80010e0:	40012c00 	.word	0x40012c00

080010e4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80010e4:	b570      	push	{r4, r5, r6, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(huart->Instance==USART2)
 80010e6:	6802      	ldr	r2, [r0, #0]
 80010e8:	4b2e      	ldr	r3, [pc, #184]	; (80011a4 <HAL_UART_MspInit+0xc0>)
{
 80010ea:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010ec:	2400      	movs	r4, #0
  if(huart->Instance==USART2)
 80010ee:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010f0:	e9cd 4402 	strd	r4, r4, [sp, #8]
 80010f4:	e9cd 4404 	strd	r4, r4, [sp, #16]
 80010f8:	9406      	str	r4, [sp, #24]
  if(huart->Instance==USART2)
 80010fa:	d001      	beq.n	8001100 <HAL_UART_MspInit+0x1c>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80010fc:	b008      	add	sp, #32
 80010fe:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_USART2_CLK_ENABLE();
 8001100:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
    hdma_usart2_rx.Instance = DMA1_Channel6;
 8001104:	4e28      	ldr	r6, [pc, #160]	; (80011a8 <HAL_UART_MspInit+0xc4>)
    __HAL_RCC_USART2_CLK_ENABLE();
 8001106:	69da      	ldr	r2, [r3, #28]
 8001108:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800110c:	61da      	str	r2, [r3, #28]
 800110e:	69da      	ldr	r2, [r3, #28]
 8001110:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8001114:	9200      	str	r2, [sp, #0]
 8001116:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001118:	695a      	ldr	r2, [r3, #20]
 800111a:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800111e:	615a      	str	r2, [r3, #20]
 8001120:	695b      	ldr	r3, [r3, #20]
 8001122:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001126:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = UART_TX_Pin|UART_RX_Pin;
 8001128:	220c      	movs	r2, #12
 800112a:	2302      	movs	r3, #2
 800112c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001130:	2200      	movs	r2, #0
 8001132:	2300      	movs	r3, #0
 8001134:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001138:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800113a:	2307      	movs	r3, #7
 800113c:	4605      	mov	r5, r0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800113e:	9801      	ldr	r0, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001140:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001142:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001146:	f001 fe15 	bl	8002d74 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel6;
 800114a:	4918      	ldr	r1, [pc, #96]	; (80011ac <HAL_UART_MspInit+0xc8>)
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800114c:	6074      	str	r4, [r6, #4]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800114e:	2280      	movs	r2, #128	; 0x80
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8001150:	2320      	movs	r3, #32
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8001152:	4630      	mov	r0, r6
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001154:	e9c6 4404 	strd	r4, r4, [r6, #16]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001158:	60b4      	str	r4, [r6, #8]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 800115a:	61f4      	str	r4, [r6, #28]
    hdma_usart2_rx.Instance = DMA1_Channel6;
 800115c:	6031      	str	r1, [r6, #0]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800115e:	60f2      	str	r2, [r6, #12]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8001160:	61b3      	str	r3, [r6, #24]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8001162:	f001 fd81 	bl	8002c68 <HAL_DMA_Init>
 8001166:	b9b0      	cbnz	r0, 8001196 <HAL_UART_MspInit+0xb2>
    hdma_usart2_tx.Instance = DMA1_Channel7;
 8001168:	4c11      	ldr	r4, [pc, #68]	; (80011b0 <HAL_UART_MspInit+0xcc>)
 800116a:	4b12      	ldr	r3, [pc, #72]	; (80011b4 <HAL_UART_MspInit+0xd0>)
 800116c:	6023      	str	r3, [r4, #0]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800116e:	2110      	movs	r1, #16
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001170:	2300      	movs	r3, #0
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001172:	2280      	movs	r2, #128	; 0x80
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8001174:	672e      	str	r6, [r5, #112]	; 0x70
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8001176:	4620      	mov	r0, r4
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001178:	e9c4 3202 	strd	r3, r2, [r4, #8]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800117c:	e9c4 3304 	strd	r3, r3, [r4, #16]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001180:	e9c4 3306 	strd	r3, r3, [r4, #24]
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8001184:	6275      	str	r5, [r6, #36]	; 0x24
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001186:	6061      	str	r1, [r4, #4]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8001188:	f001 fd6e 	bl	8002c68 <HAL_DMA_Init>
 800118c:	b930      	cbnz	r0, 800119c <HAL_UART_MspInit+0xb8>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 800118e:	66ec      	str	r4, [r5, #108]	; 0x6c
 8001190:	6265      	str	r5, [r4, #36]	; 0x24
}
 8001192:	b008      	add	sp, #32
 8001194:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 8001196:	f7ff fe4b 	bl	8000e30 <Error_Handler>
 800119a:	e7e5      	b.n	8001168 <HAL_UART_MspInit+0x84>
      Error_Handler();
 800119c:	f7ff fe48 	bl	8000e30 <Error_Handler>
 80011a0:	e7f5      	b.n	800118e <HAL_UART_MspInit+0xaa>
 80011a2:	bf00      	nop
 80011a4:	40004400 	.word	0x40004400
 80011a8:	20000134 	.word	0x20000134
 80011ac:	4002006c 	.word	0x4002006c
 80011b0:	200002f8 	.word	0x200002f8
 80011b4:	40020080 	.word	0x40020080

080011b8 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 80011b8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, 1);
 80011ba:	2201      	movs	r2, #1
 80011bc:	2120      	movs	r1, #32
 80011be:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011c2:	f001 fed9 	bl	8002f78 <HAL_GPIO_WritePin>
	measureADC();
 80011c6:	f000 f945 	bl	8001454 <measureADC>
    SVPWM();
 80011ca:	f000 f95b 	bl	8001484 <SVPWM>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, 0);
 80011ce:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011d2:	2200      	movs	r2, #0
 80011d4:	2120      	movs	r1, #32
 80011d6:	f001 fecf 	bl	8002f78 <HAL_GPIO_WritePin>
  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 80011da:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_TIM_IRQHandler(&htim1);
 80011de:	4801      	ldr	r0, [pc, #4]	; (80011e4 <TIM1_CC_IRQHandler+0x2c>)
 80011e0:	f003 b87e 	b.w	80042e0 <HAL_TIM_IRQHandler>
 80011e4:	20000380 	.word	0x20000380

080011e8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80011e8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM2_IRQn 0 */
  executeSetAlgorithm();
 80011ea:	f000 feed 	bl	8001fc8 <executeSetAlgorithm>
  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80011ee:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_TIM_IRQHandler(&htim2);
 80011f2:	4801      	ldr	r0, [pc, #4]	; (80011f8 <TIM2_IRQHandler+0x10>)
 80011f4:	f003 b874 	b.w	80042e0 <HAL_TIM_IRQHandler>
 80011f8:	200003cc 	.word	0x200003cc

080011fc <TIM3_IRQHandler>:
  */
void TIM3_IRQHandler(void)
{
  /* USER CODE BEGIN TIM3_IRQn 0 */
  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80011fc:	4801      	ldr	r0, [pc, #4]	; (8001204 <TIM3_IRQHandler+0x8>)
 80011fe:	f003 b86f 	b.w	80042e0 <HAL_TIM_IRQHandler>
 8001202:	bf00      	nop
 8001204:	2000020c 	.word	0x2000020c

08001208 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001208:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */
  startStop();
 800120a:	f000 ff07 	bl	800201c <startStop>
  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800120e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8001212:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001216:	f001 beb7 	b.w	8002f88 <HAL_GPIO_EXTI_IRQHandler>
 800121a:	bf00      	nop
 800121c:	0000      	movs	r0, r0
	...

08001220 <computePosition>:
 * @return uint8_t arcsin(x) range 0 to 90
 */
void computePosition(){

	// Compute abc BEMFs
	E1 = ((short)Eab[0]-1880)*81/100;
 8001220:	4977      	ldr	r1, [pc, #476]	; (8001400 <computePosition+0x1e0>)
	Xalbt->beta = (b-c)*250/433;
 8001222:	eddf 5a78 	vldr	s11, [pc, #480]	; 8001404 <computePosition+0x1e4>
	E1 = ((short)Eab[0]-1880)*81/100;
 8001226:	f9b1 2000 	ldrsh.w	r2, [r1]
	E2 =  (short)Eab[1]-1768;
 800122a:	6849      	ldr	r1, [r1, #4]
	Xalbt->alpha = (a*2/3) - ((b+c)/3);
 800122c:	eddf 7a76 	vldr	s15, [pc, #472]	; 8001408 <computePosition+0x1e8>
 8001230:	ed9f 6a76 	vldr	s12, [pc, #472]	; 800140c <computePosition+0x1ec>
 8001234:	4876      	ldr	r0, [pc, #472]	; (8001410 <computePosition+0x1f0>)
	E1 = ((short)Eab[0]-1880)*81/100;
 8001236:	f5a2 62eb 	sub.w	r2, r2, #1880	; 0x758
void computePosition(){
 800123a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	E1 = ((short)Eab[0]-1880)*81/100;
 800123e:	eb02 02c2 	add.w	r2, r2, r2, lsl #3
 8001242:	4f74      	ldr	r7, [pc, #464]	; (8001414 <computePosition+0x1f4>)
 8001244:	4c74      	ldr	r4, [pc, #464]	; (8001418 <computePosition+0x1f8>)
	E3 = -(E1+E2);
 8001246:	4d75      	ldr	r5, [pc, #468]	; (800141c <computePosition+0x1fc>)
	E2 =  (short)Eab[1]-1768;
 8001248:	4e75      	ldr	r6, [pc, #468]	; (8001420 <computePosition+0x200>)
	E1 = ((short)Eab[0]-1880)*81/100;
 800124a:	eb02 02c2 	add.w	r2, r2, r2, lsl #3
 800124e:	fb87 3702 	smull	r3, r7, r7, r2
 8001252:	17d3      	asrs	r3, r2, #31
 8001254:	ebc3 1367 	rsb	r3, r3, r7, asr #5
	E2 =  (short)Eab[1]-1768;
 8001258:	f5a1 62dd 	sub.w	r2, r1, #1768	; 0x6e8
	E3 = -(E1+E2);
 800125c:	fa13 f182 	uxtah	r1, r3, r2
 8001260:	4249      	negs	r1, r1
 8001262:	b209      	sxth	r1, r1

	// Compute alpha-beta BEMFS
	clarkeTransform(E1,E2,E3, &Ealbt);
 8001264:	ee07 1a10 	vmov	s14, r1
	E2 =  (short)Eab[1]-1768;
 8001268:	b212      	sxth	r2, r2
	clarkeTransform(E1,E2,E3, &Ealbt);
 800126a:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 800126e:	ee07 2a10 	vmov	s14, r2
 8001272:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
	E1 = ((short)Eab[0]-1880)*81/100;
 8001276:	b21b      	sxth	r3, r3
	Xalbt->alpha = (a*2/3) - ((b+c)/3);
 8001278:	ee37 5a26 	vadd.f32	s10, s14, s13
	Xalbt->beta = (b-c)*250/433;
 800127c:	ee37 7a66 	vsub.f32	s14, s14, s13
	clarkeTransform(E1,E2,E3, &Ealbt);
 8001280:	ee06 3a90 	vmov	s13, r3
	Xalbt->beta = (b-c)*250/433;
 8001284:	ee27 7a25 	vmul.f32	s14, s14, s11
	Xalbt->alpha = (a*2/3) - ((b+c)/3);
 8001288:	ee67 7ac5 	vnmul.f32	s15, s15, s10
	clarkeTransform(E1,E2,E3, &Ealbt);
 800128c:	eef8 6ae6 	vcvt.f32.s32	s13, s13
	Xalbt->beta = (b-c)*250/433;
 8001290:	eebd 7ac7 	vcvt.s32.f32	s14, s14
	Xalbt->alpha = (a*2/3) - ((b+c)/3);
 8001294:	eee6 7a86 	vfma.f32	s15, s13, s12
void computePosition(){
 8001298:	ed2d 8b02 	vpush	{d8}
	E1 = ((short)Eab[0]-1880)*81/100;
 800129c:	8023      	strh	r3, [r4, #0]
	Xalbt->beta = (b-c)*250/433;
 800129e:	ee17 3a10 	vmov	r3, s14
 80012a2:	b21c      	sxth	r4, r3
	Xalbt->alpha = (a*2/3) - ((b+c)/3);
 80012a4:	eefd 7ae7 	vcvt.s32.f32	s15, s15

	// Compute theta
	theta = arctan2(Ealbt.beta,Ealbt.alpha);
 80012a8:	ee07 4a10 	vmov	s14, r4
	Xalbt->alpha = (a*2/3) - ((b+c)/3);
 80012ac:	ee17 3a90 	vmov	r3, s15
	theta = arctan2(Ealbt.beta,Ealbt.alpha);
 80012b0:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
	E3 = -(E1+E2);
 80012b4:	8029      	strh	r1, [r5, #0]
   abs_y = mod(y)+0.0000001;
 80012b6:	eef0 7ac7 	vabs.f32	s15, s14
	Xalbt->alpha = (a*2/3) - ((b+c)/3);
 80012ba:	b21d      	sxth	r5, r3
	E2 =  (short)Eab[1]-1768;
 80012bc:	8032      	strh	r2, [r6, #0]
	Xalbt->alpha = (a*2/3) - ((b+c)/3);
 80012be:	8005      	strh	r5, [r0, #0]
	Xalbt->beta = (b-c)*250/433;
 80012c0:	8044      	strh	r4, [r0, #2]
   abs_y = mod(y)+0.0000001;
 80012c2:	ee17 0a90 	vmov	r0, s15
 80012c6:	f7ff fa15 	bl	80006f4 <__aeabi_f2d>
 80012ca:	a347      	add	r3, pc, #284	; (adr r3, 80013e8 <computePosition+0x1c8>)
 80012cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012d0:	f7ff f8b2 	bl	8000438 <__adddf3>
 80012d4:	f7ff fa86 	bl	80007e4 <__aeabi_d2f>
 80012d8:	4b52      	ldr	r3, [pc, #328]	; (8001424 <computePosition+0x204>)
	theta = arctan2(Ealbt.beta,Ealbt.alpha);
 80012da:	ee07 5a10 	vmov	s14, r5
   if (x>=0){
 80012de:	2d00      	cmp	r5, #0
   abs_y = mod(y)+0.0000001;
 80012e0:	ee07 0a90 	vmov	s15, r0
	theta = arctan2(Ealbt.beta,Ealbt.alpha);
 80012e4:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
   abs_y = mod(y)+0.0000001;
 80012e8:	6018      	str	r0, [r3, #0]
   if (x>=0){
 80012ea:	db66      	blt.n	80013ba <computePosition+0x19a>
      r = (x - abs_y)/(x + abs_y);
 80012ec:	ee37 6a67 	vsub.f32	s12, s14, s15
 80012f0:	ee77 7a27 	vadd.f32	s15, s14, s15
      angle = (1-r)*c1;
 80012f4:	4b4c      	ldr	r3, [pc, #304]	; (8001428 <computePosition+0x208>)
      r = (x - abs_y)/(x + abs_y);
 80012f6:	eec6 6a27 	vdiv.f32	s13, s12, s15
      angle = (1-r)*c1;
 80012fa:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80012fe:	ee37 7a66 	vsub.f32	s14, s14, s13
 8001302:	edd3 7a00 	vldr	s15, [r3]
 8001306:	ee27 7a27 	vmul.f32	s14, s14, s15
 800130a:	4b48      	ldr	r3, [pc, #288]	; (800142c <computePosition+0x20c>)
	   return((uint16_t)(180-(angle*57)));
 800130c:	eddf 7a48 	vldr	s15, [pc, #288]	; 8001430 <computePosition+0x210>
 8001310:	edc3 6a00 	vstr	s13, [r3]
 8001314:	eddf 6a47 	vldr	s13, [pc, #284]	; 8001434 <computePosition+0x214>
 8001318:	4a47      	ldr	r2, [pc, #284]	; (8001438 <computePosition+0x218>)
   if (y < 0){
 800131a:	2c00      	cmp	r4, #0
	   return((uint16_t)(180-(angle*57)));
 800131c:	bfb4      	ite	lt
 800131e:	eee7 7a66 	vfmslt.f32	s15, s14, s13
	   return((uint16_t)(180+(angle*57)));
 8001322:	eee7 7a26 	vfmage.f32	s15, s14, s13
 8001326:	ed82 7a00 	vstr	s14, [r2]
 800132a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
	theta = arctan2(Ealbt.beta,Ealbt.alpha);
 800132e:	4a43      	ldr	r2, [pc, #268]	; (800143c <computePosition+0x21c>)
	   return((uint16_t)(180+(angle*57)));
 8001330:	ee17 3a90 	vmov	r3, s15
 8001334:	b29b      	uxth	r3, r3
	theta = arctan2(Ealbt.beta,Ealbt.alpha);
 8001336:	b21c      	sxth	r4, r3

	// Limit theta value
	if(theta < 0){
 8001338:	2c00      	cmp	r4, #0
	theta = arctan2(Ealbt.beta,Ealbt.alpha);
 800133a:	8014      	strh	r4, [r2, #0]
	if(theta < 0){
 800133c:	db4c      	blt.n	80013d8 <computePosition+0x1b8>
		theta += 360;
	}

	if(theta > 360){
		theta = thetaOld;
 800133e:	4d40      	ldr	r5, [pc, #256]	; (8001440 <computePosition+0x220>)
 8001340:	f9b5 3000 	ldrsh.w	r3, [r5]
	if(theta > 360){
 8001344:	f5b4 7fb4 	cmp.w	r4, #360	; 0x168
		theta = thetaOld;
 8001348:	bfc4      	itt	gt
 800134a:	8013      	strhgt	r3, [r2, #0]
 800134c:	461c      	movgt	r4, r3
	dTheta = theta - thetaOld;
 800134e:	1ae3      	subs	r3, r4, r3
 8001350:	ee08 3a10 	vmov	s16, r3
 8001354:	eeb8 8ac8 	vcvt.f32.s32	s16, s16
	if(dTheta < 100){
 8001358:	eddf 7a3a 	vldr	s15, [pc, #232]	; 8001444 <computePosition+0x224>
	dTheta = mod(dTheta);
 800135c:	4b3a      	ldr	r3, [pc, #232]	; (8001448 <computePosition+0x228>)
 800135e:	eeb0 8ac8 	vabs.f32	s16, s16
	if(dTheta < 100){
 8001362:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8001366:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
	dTheta = mod(dTheta);
 800136a:	ed83 8a00 	vstr	s16, [r3]
	if(dTheta < 100){
 800136e:	d51f      	bpl.n	80013b0 <computePosition+0x190>
		speed = 0.999*speed + (dTheta)*0.486;
 8001370:	f8df 80dc 	ldr.w	r8, [pc, #220]	; 8001450 <computePosition+0x230>
 8001374:	f8b8 0000 	ldrh.w	r0, [r8]
 8001378:	f7ff f9aa 	bl	80006d0 <__aeabi_i2d>
 800137c:	a31c      	add	r3, pc, #112	; (adr r3, 80013f0 <computePosition+0x1d0>)
 800137e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001382:	f7fe ff29 	bl	80001d8 <__aeabi_dmul>
 8001386:	4606      	mov	r6, r0
 8001388:	ee18 0a10 	vmov	r0, s16
 800138c:	460f      	mov	r7, r1
 800138e:	f7ff f9b1 	bl	80006f4 <__aeabi_f2d>
 8001392:	a319      	add	r3, pc, #100	; (adr r3, 80013f8 <computePosition+0x1d8>)
 8001394:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001398:	f7fe ff1e 	bl	80001d8 <__aeabi_dmul>
 800139c:	4602      	mov	r2, r0
 800139e:	460b      	mov	r3, r1
 80013a0:	4630      	mov	r0, r6
 80013a2:	4639      	mov	r1, r7
 80013a4:	f7ff f848 	bl	8000438 <__adddf3>
 80013a8:	f7ff f9fc 	bl	80007a4 <__aeabi_d2uiz>
 80013ac:	f8a8 0000 	strh.w	r0, [r8]

	// Compute rotor speed
	computeSpeed();

	thetaOld = theta;
}
 80013b0:	ecbd 8b02 	vpop	{d8}
	thetaOld = theta;
 80013b4:	802c      	strh	r4, [r5, #0]
}
 80013b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      r = (x + abs_y) / (abs_y - x);
 80013ba:	ee77 5a27 	vadd.f32	s11, s14, s15
 80013be:	ee77 7ac7 	vsub.f32	s15, s15, s14
      angle = c2 - (r*c1);
 80013c2:	4a19      	ldr	r2, [pc, #100]	; (8001428 <computePosition+0x208>)
 80013c4:	4b21      	ldr	r3, [pc, #132]	; (800144c <computePosition+0x22c>)
 80013c6:	ed92 6a00 	vldr	s12, [r2]
 80013ca:	ed93 7a00 	vldr	s14, [r3]
      r = (x + abs_y) / (abs_y - x);
 80013ce:	eec5 6aa7 	vdiv.f32	s13, s11, s15
      angle = c2 - (r*c1);
 80013d2:	eea6 7ac6 	vfms.f32	s14, s13, s12
 80013d6:	e798      	b.n	800130a <computePosition+0xea>
		theta += 360;
 80013d8:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80013dc:	4d18      	ldr	r5, [pc, #96]	; (8001440 <computePosition+0x220>)
 80013de:	b21c      	sxth	r4, r3
 80013e0:	8014      	strh	r4, [r2, #0]
	if(theta > 360){
 80013e2:	f9b5 3000 	ldrsh.w	r3, [r5]
 80013e6:	e7b2      	b.n	800134e <computePosition+0x12e>
 80013e8:	9abcaf48 	.word	0x9abcaf48
 80013ec:	3e7ad7f2 	.word	0x3e7ad7f2
 80013f0:	d916872b 	.word	0xd916872b
 80013f4:	3feff7ce 	.word	0x3feff7ce
 80013f8:	be76c8b4 	.word	0xbe76c8b4
 80013fc:	3fdf1a9f 	.word	0x3fdf1a9f
 8001400:	20000554 	.word	0x20000554
 8001404:	3f13ce56 	.word	0x3f13ce56
 8001408:	3eaaaaab 	.word	0x3eaaaaab
 800140c:	3f2aaaab 	.word	0x3f2aaaab
 8001410:	2000056c 	.word	0x2000056c
 8001414:	51eb851f 	.word	0x51eb851f
 8001418:	20000540 	.word	0x20000540
 800141c:	20000570 	.word	0x20000570
 8001420:	2000051a 	.word	0x2000051a
 8001424:	20000120 	.word	0x20000120
 8001428:	20000008 	.word	0x20000008
 800142c:	2000012c 	.word	0x2000012c
 8001430:	43340000 	.word	0x43340000
 8001434:	42640000 	.word	0x42640000
 8001438:	20000124 	.word	0x20000124
 800143c:	2000051c 	.word	0x2000051c
 8001440:	20000544 	.word	0x20000544
 8001444:	42c80000 	.word	0x42c80000
 8001448:	2000050c 	.word	0x2000050c
 800144c:	2000000c 	.word	0x2000000c
 8001450:	20000550 	.word	0x20000550

08001454 <measureADC>:

/**
 * This function computes 2 phase currents and 2 BEMFs
 *
 */
void measureADC(){
 8001454:	b508      	push	{r3, lr}
	HAL_ADC_Start_DMA(&hadc2, Eab, 2);
 8001456:	4907      	ldr	r1, [pc, #28]	; (8001474 <measureADC+0x20>)
 8001458:	4807      	ldr	r0, [pc, #28]	; (8001478 <measureADC+0x24>)
 800145a:	2202      	movs	r2, #2
 800145c:	f001 f84e 	bl	80024fc <HAL_ADC_Start_DMA>
	HAL_ADC_Start_DMA(&hadc1, Iab, 2);
 8001460:	4906      	ldr	r1, [pc, #24]	; (800147c <measureADC+0x28>)
 8001462:	4807      	ldr	r0, [pc, #28]	; (8001480 <measureADC+0x2c>)
 8001464:	2202      	movs	r2, #2
 8001466:	f001 f849 	bl	80024fc <HAL_ADC_Start_DMA>

	// Compute rotor position
	computePosition();
}
 800146a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	computePosition();
 800146e:	f7ff bed7 	b.w	8001220 <computePosition>
 8001472:	bf00      	nop
 8001474:	20000554 	.word	0x20000554
 8001478:	20000178 	.word	0x20000178
 800147c:	20000528 	.word	0x20000528
 8001480:	20000258 	.word	0x20000258

08001484 <SVPWM>:

/**
 * This function computes SVPWM timings for TIM1
 *
 */
void SVPWM(){
 8001484:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	//	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, 1);
	if(run == 1){
 8001486:	4bad      	ldr	r3, [pc, #692]	; (800173c <SVPWM+0x2b8>)
 8001488:	781b      	ldrb	r3, [r3, #0]
 800148a:	2b01      	cmp	r3, #1
 800148c:	d005      	beq.n	800149a <SVPWM+0x16>
		}
		TIM1->CCR1 = Ta;
		TIM1->CCR2 = Tb;
		TIM1->CCR3 = Tc;
	} else {
		TIM1->CCR1 = 0;
 800148e:	4bac      	ldr	r3, [pc, #688]	; (8001740 <SVPWM+0x2bc>)
 8001490:	2200      	movs	r2, #0
 8001492:	635a      	str	r2, [r3, #52]	; 0x34
		TIM1->CCR2 = 0;
 8001494:	639a      	str	r2, [r3, #56]	; 0x38
		TIM1->CCR3 = 0;
 8001496:	63da      	str	r2, [r3, #60]	; 0x3c
	}
	//	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, 0);
}
 8001498:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		n = floor(wt/60)+1;
 800149a:	4baa      	ldr	r3, [pc, #680]	; (8001744 <SVPWM+0x2c0>)
 800149c:	48aa      	ldr	r0, [pc, #680]	; (8001748 <SVPWM+0x2c4>)
 800149e:	881c      	ldrh	r4, [r3, #0]
 80014a0:	fba0 3004 	umull	r3, r0, r0, r4
 80014a4:	0940      	lsrs	r0, r0, #5
 80014a6:	f7ff f913 	bl	80006d0 <__aeabi_i2d>
 80014aa:	4ba8      	ldr	r3, [pc, #672]	; (800174c <SVPWM+0x2c8>)
 80014ac:	2200      	movs	r2, #0
 80014ae:	f7fe ffc3 	bl	8000438 <__adddf3>
 80014b2:	f7ff f977 	bl	80007a4 <__aeabi_d2uiz>
 80014b6:	b2c0      	uxtb	r0, r0
 80014b8:	49a5      	ldr	r1, [pc, #660]	; (8001750 <SVPWM+0x2cc>)
		T1 = V*sin2(n*60 - wt);
 80014ba:	ebc0 1200 	rsb	r2, r0, r0, lsl #4
 80014be:	ebc4 0282 	rsb	r2, r4, r2, lsl #2
 80014c2:	b213      	sxth	r3, r2
		n = floor(wt/60)+1;
 80014c4:	7008      	strb	r0, [r1, #0]
		T1 = V*sin2(n*60 - wt);
 80014c6:	b291      	uxth	r1, r2
		return ((360+theta) - 360*(1+(theta/360)));
 80014c8:	4aa2      	ldr	r2, [pc, #648]	; (8001754 <SVPWM+0x2d0>)
	if(theta < 0){
 80014ca:	2b00      	cmp	r3, #0
		return ((360+theta) - 360*(1+(theta/360)));
 80014cc:	fb82 5203 	smull	r5, r2, r2, r3
	if(theta < 0){
 80014d0:	f2c0 80ab 	blt.w	800162a <SVPWM+0x1a6>
		return (theta - 360*(theta/360));
 80014d4:	441a      	add	r2, r3
 80014d6:	17db      	asrs	r3, r3, #31
 80014d8:	ebc3 2322 	rsb	r3, r3, r2, asr #8
 80014dc:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80014e0:	ebc3 1303 	rsb	r3, r3, r3, lsl #4
 80014e4:	eba1 03c3 	sub.w	r3, r1, r3, lsl #3
 80014e8:	b299      	uxth	r1, r3
 80014ea:	b21b      	sxth	r3, r3
  if(theta <= 90){
 80014ec:	2b5a      	cmp	r3, #90	; 0x5a
 80014ee:	dd79      	ble.n	80015e4 <SVPWM+0x160>
  } else if(theta > 90 && theta <=180){
 80014f0:	f1a1 025b 	sub.w	r2, r1, #91	; 0x5b
 80014f4:	2a59      	cmp	r2, #89	; 0x59
 80014f6:	d973      	bls.n	80015e0 <SVPWM+0x15c>
  } else if(theta > 180 && theta <= 270){
 80014f8:	39b5      	subs	r1, #181	; 0xb5
 80014fa:	2959      	cmp	r1, #89	; 0x59
    return -sinTable[theta - 180];
 80014fc:	bf98      	it	ls
 80014fe:	3bb4      	subls	r3, #180	; 0xb4
    return -sinTable[360 - theta];
 8001500:	4995      	ldr	r1, [pc, #596]	; (8001758 <SVPWM+0x2d4>)
 8001502:	bf88      	it	hi
 8001504:	f5c3 73b4 	rsbhi	r3, r3, #360	; 0x168
 8001508:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800150c:	425b      	negs	r3, r3
 800150e:	b21b      	sxth	r3, r3
 8001510:	ee07 3a10 	vmov	s14, r3
		T1 = V*sin2(n*60 - wt);
 8001514:	4b91      	ldr	r3, [pc, #580]	; (800175c <SVPWM+0x2d8>)
 8001516:	4a92      	ldr	r2, [pc, #584]	; (8001760 <SVPWM+0x2dc>)
 8001518:	edd3 6a00 	vldr	s13, [r3]
 800151c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
		T2 = V*sin2(wt - ((n-1)*60));
 8001520:	3801      	subs	r0, #1
		T1 = V*sin2(n*60 - wt);
 8001522:	ee27 7a26 	vmul.f32	s14, s14, s13
		T2 = V*sin2(wt - ((n-1)*60));
 8001526:	eba0 1000 	sub.w	r0, r0, r0, lsl #4
		T1 = V*sin2(n*60 - wt);
 800152a:	eefd 7ac7 	vcvt.s32.f32	s15, s14
		T2 = V*sin2(wt - ((n-1)*60));
 800152e:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 8001532:	b203      	sxth	r3, r0
		T1 = V*sin2(n*60 - wt);
 8001534:	edc2 7a00 	vstr	s15, [r2]
		return ((360+theta) - 360*(1+(theta/360)));
 8001538:	4a86      	ldr	r2, [pc, #536]	; (8001754 <SVPWM+0x2d0>)
	if(theta < 0){
 800153a:	2b00      	cmp	r3, #0
		T1 = V*sin2(n*60 - wt);
 800153c:	ee17 5a90 	vmov	r5, s15
		T2 = V*sin2(wt - ((n-1)*60));
 8001540:	b280      	uxth	r0, r0
		return ((360+theta) - 360*(1+(theta/360)));
 8001542:	fb82 6203 	smull	r6, r2, r2, r3
	if(theta < 0){
 8001546:	f2c0 8081 	blt.w	800164c <SVPWM+0x1c8>
		return (theta - 360*(theta/360));
 800154a:	441a      	add	r2, r3
 800154c:	17db      	asrs	r3, r3, #31
 800154e:	ebc3 2322 	rsb	r3, r3, r2, asr #8
 8001552:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8001556:	ebc3 1303 	rsb	r3, r3, r3, lsl #4
 800155a:	eba0 03c3 	sub.w	r3, r0, r3, lsl #3
 800155e:	b298      	uxth	r0, r3
 8001560:	b21b      	sxth	r3, r3
  if(theta <= 90){
 8001562:	2b5a      	cmp	r3, #90	; 0x5a
 8001564:	dd46      	ble.n	80015f4 <SVPWM+0x170>
  } else if(theta > 90 && theta <=180){
 8001566:	f1a0 025b 	sub.w	r2, r0, #91	; 0x5b
 800156a:	2a59      	cmp	r2, #89	; 0x59
 800156c:	d940      	bls.n	80015f0 <SVPWM+0x16c>
  } else if(theta > 180 && theta <= 270){
 800156e:	38b5      	subs	r0, #181	; 0xb5
 8001570:	2859      	cmp	r0, #89	; 0x59
    return -sinTable[theta - 180];
 8001572:	bf94      	ite	ls
 8001574:	3bb4      	subls	r3, #180	; 0xb4
    return -sinTable[360 - theta];
 8001576:	f5c3 73b4 	rsbhi	r3, r3, #360	; 0x168
 800157a:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800157e:	425b      	negs	r3, r3
 8001580:	b21b      	sxth	r3, r3
 8001582:	ee07 3a90 	vmov	s15, r3
		T2 = V*sin2(wt - ((n-1)*60));
 8001586:	eef8 7ae7 	vcvt.f32.s32	s15, s15
		T0 = Ts - (T1+T2) + 5;
 800158a:	4b76      	ldr	r3, [pc, #472]	; (8001764 <SVPWM+0x2e0>)
		T2 = V*sin2(wt - ((n-1)*60));
 800158c:	4876      	ldr	r0, [pc, #472]	; (8001768 <SVPWM+0x2e4>)
		T0 = Ts - (T1+T2) + 5;
 800158e:	881a      	ldrh	r2, [r3, #0]
 8001590:	4976      	ldr	r1, [pc, #472]	; (800176c <SVPWM+0x2e8>)
		T2 = V*sin2(wt - ((n-1)*60));
 8001592:	ee67 7aa6 	vmul.f32	s15, s15, s13
		if(wt >= 0 && wt < 60) {
 8001596:	2c3b      	cmp	r4, #59	; 0x3b
		T2 = V*sin2(wt - ((n-1)*60));
 8001598:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800159c:	ee17 3a90 	vmov	r3, s15
		T0 = Ts - (T1+T2) + 5;
 80015a0:	eb05 0603 	add.w	r6, r5, r3
 80015a4:	eba2 0206 	sub.w	r2, r2, r6
 80015a8:	f102 0205 	add.w	r2, r2, #5
		T2 = V*sin2(wt - ((n-1)*60));
 80015ac:	edc0 7a00 	vstr	s15, [r0]
		T0 = Ts - (T1+T2) + 5;
 80015b0:	600a      	str	r2, [r1, #0]
		if(wt >= 0 && wt < 60) {
 80015b2:	d824      	bhi.n	80015fe <SVPWM+0x17a>
			Ta = T1 + T2 + (T0/2);
 80015b4:	b29b      	uxth	r3, r3
 80015b6:	eb02 72d2 	add.w	r2, r2, r2, lsr #31
 80015ba:	f3c2 044f 	ubfx	r4, r2, #1, #16
 80015be:	1959      	adds	r1, r3, r5
			Tb = T2 + (T0/2);
 80015c0:	4f6b      	ldr	r7, [pc, #428]	; (8001770 <SVPWM+0x2ec>)
			Ta = T1 + T2 + (T0/2);
 80015c2:	4d6c      	ldr	r5, [pc, #432]	; (8001774 <SVPWM+0x2f0>)
			Tc = (T0/2);
 80015c4:	4e6c      	ldr	r6, [pc, #432]	; (8001778 <SVPWM+0x2f4>)
			Ta = T1 + T2 + (T0/2);
 80015c6:	4421      	add	r1, r4
			Tb = T2 + (T0/2);
 80015c8:	1918      	adds	r0, r3, r4
			Ta = T1 + T2 + (T0/2);
 80015ca:	b289      	uxth	r1, r1
			Tb = T2 + (T0/2);
 80015cc:	b280      	uxth	r0, r0
			Ta = T1 + T2 + (T0/2);
 80015ce:	8029      	strh	r1, [r5, #0]
			Tb = T2 + (T0/2);
 80015d0:	8038      	strh	r0, [r7, #0]
			Tc = (T0/2);
 80015d2:	4622      	mov	r2, r4
 80015d4:	8034      	strh	r4, [r6, #0]
		TIM1->CCR1 = Ta;
 80015d6:	4c5a      	ldr	r4, [pc, #360]	; (8001740 <SVPWM+0x2bc>)
 80015d8:	6361      	str	r1, [r4, #52]	; 0x34
		TIM1->CCR2 = Tb;
 80015da:	63a0      	str	r0, [r4, #56]	; 0x38
		TIM1->CCR3 = Tc;
 80015dc:	63e2      	str	r2, [r4, #60]	; 0x3c
}
 80015de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return sinTable[180 - theta];
 80015e0:	f1c3 03b4 	rsb	r3, r3, #180	; 0xb4
 80015e4:	495c      	ldr	r1, [pc, #368]	; (8001758 <SVPWM+0x2d4>)
 80015e6:	f931 3013 	ldrsh.w	r3, [r1, r3, lsl #1]
 80015ea:	ee07 3a10 	vmov	s14, r3
 80015ee:	e791      	b.n	8001514 <SVPWM+0x90>
 80015f0:	f1c3 03b4 	rsb	r3, r3, #180	; 0xb4
 80015f4:	f931 3013 	ldrsh.w	r3, [r1, r3, lsl #1]
 80015f8:	ee07 3a90 	vmov	s15, r3
 80015fc:	e7c3      	b.n	8001586 <SVPWM+0x102>
		} else if(wt >= 60 && wt < 120) {
 80015fe:	f1a4 013c 	sub.w	r1, r4, #60	; 0x3c
 8001602:	293b      	cmp	r1, #59	; 0x3b
 8001604:	d833      	bhi.n	800166e <SVPWM+0x1ea>
			Ta = T1 + (T0/2);
 8001606:	b2ad      	uxth	r5, r5
 8001608:	eb02 72d2 	add.w	r2, r2, r2, lsr #31
 800160c:	f3c2 044f 	ubfx	r4, r2, #1, #16
			Tb = T1 + T2 + (T0/2);
 8001610:	18e8      	adds	r0, r5, r3
			Ta = T1 + (T0/2);
 8001612:	1961      	adds	r1, r4, r5
 8001614:	4e57      	ldr	r6, [pc, #348]	; (8001774 <SVPWM+0x2f0>)
			Tb = T1 + T2 + (T0/2);
 8001616:	4d56      	ldr	r5, [pc, #344]	; (8001770 <SVPWM+0x2ec>)
			Tc = (T0/2);
 8001618:	4b57      	ldr	r3, [pc, #348]	; (8001778 <SVPWM+0x2f4>)
			Tb = T1 + T2 + (T0/2);
 800161a:	4420      	add	r0, r4
 800161c:	b280      	uxth	r0, r0
			Ta = T1 + (T0/2);
 800161e:	b289      	uxth	r1, r1
 8001620:	8031      	strh	r1, [r6, #0]
			Tb = T1 + T2 + (T0/2);
 8001622:	8028      	strh	r0, [r5, #0]
			Tc = (T0/2);
 8001624:	4622      	mov	r2, r4
 8001626:	801c      	strh	r4, [r3, #0]
 8001628:	e7d5      	b.n	80015d6 <SVPWM+0x152>
		return ((360+theta) - 360*(1+(theta/360)));
 800162a:	18d5      	adds	r5, r2, r3
 800162c:	17da      	asrs	r2, r3, #31
 800162e:	ebc2 2225 	rsb	r2, r2, r5, asr #8
 8001632:	b212      	sxth	r2, r2
 8001634:	3201      	adds	r2, #1
 8001636:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800163a:	f501 73b4 	add.w	r3, r1, #360	; 0x168
 800163e:	ebc2 1202 	rsb	r2, r2, r2, lsl #4
 8001642:	eba3 02c2 	sub.w	r2, r3, r2, lsl #3
 8001646:	b291      	uxth	r1, r2
 8001648:	b213      	sxth	r3, r2
 800164a:	e74f      	b.n	80014ec <SVPWM+0x68>
 800164c:	18d6      	adds	r6, r2, r3
 800164e:	17da      	asrs	r2, r3, #31
 8001650:	ebc2 2226 	rsb	r2, r2, r6, asr #8
 8001654:	b212      	sxth	r2, r2
 8001656:	3201      	adds	r2, #1
 8001658:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800165c:	f500 70b4 	add.w	r0, r0, #360	; 0x168
 8001660:	ebc2 1202 	rsb	r2, r2, r2, lsl #4
 8001664:	eba0 02c2 	sub.w	r2, r0, r2, lsl #3
 8001668:	b290      	uxth	r0, r2
 800166a:	b213      	sxth	r3, r2
 800166c:	e779      	b.n	8001562 <SVPWM+0xde>
		} else if(wt >= 120 && wt < 180) {
 800166e:	f1a4 0178 	sub.w	r1, r4, #120	; 0x78
 8001672:	293b      	cmp	r1, #59	; 0x3b
 8001674:	d915      	bls.n	80016a2 <SVPWM+0x21e>
		} else if(wt >= 180 && wt < 240) {
 8001676:	f1a4 01b4 	sub.w	r1, r4, #180	; 0xb4
 800167a:	293b      	cmp	r1, #59	; 0x3b
 800167c:	d824      	bhi.n	80016c8 <SVPWM+0x244>
			Ta = (T0/2);
 800167e:	eb02 71d2 	add.w	r1, r2, r2, lsr #31
			Tb = T1 + (T0/2);
 8001682:	b2ad      	uxth	r5, r5
			Tc = T1 + T2 + (T0/2);
 8001684:	18ea      	adds	r2, r5, r3
			Ta = (T0/2);
 8001686:	f3c1 034f 	ubfx	r3, r1, #1, #16
			Tb = T1 + (T0/2);
 800168a:	1958      	adds	r0, r3, r5
 800168c:	4e38      	ldr	r6, [pc, #224]	; (8001770 <SVPWM+0x2ec>)
			Tc = T1 + T2 + (T0/2);
 800168e:	4d3a      	ldr	r5, [pc, #232]	; (8001778 <SVPWM+0x2f4>)
			Ta = (T0/2);
 8001690:	4c38      	ldr	r4, [pc, #224]	; (8001774 <SVPWM+0x2f0>)
			Tc = T1 + T2 + (T0/2);
 8001692:	441a      	add	r2, r3
 8001694:	b292      	uxth	r2, r2
			Tb = T1 + (T0/2);
 8001696:	b280      	uxth	r0, r0
 8001698:	4619      	mov	r1, r3
 800169a:	8030      	strh	r0, [r6, #0]
			Tc = T1 + T2 + (T0/2);
 800169c:	802a      	strh	r2, [r5, #0]
			Ta = (T0/2);
 800169e:	8023      	strh	r3, [r4, #0]
			Tc = T1 + T2 + (T0/2);
 80016a0:	e799      	b.n	80015d6 <SVPWM+0x152>
			Ta = (T0/2);
 80016a2:	eb02 71d2 	add.w	r1, r2, r2, lsr #31
			Tb = T1 + T2 + (T0/2);
 80016a6:	b29b      	uxth	r3, r3
			Ta = (T0/2);
 80016a8:	f3c1 044f 	ubfx	r4, r1, #1, #16
			Tb = T1 + T2 + (T0/2);
 80016ac:	1958      	adds	r0, r3, r5
			Tc = T2 + (T0/2);
 80016ae:	4a32      	ldr	r2, [pc, #200]	; (8001778 <SVPWM+0x2f4>)
			Tb = T1 + T2 + (T0/2);
 80016b0:	4e2f      	ldr	r6, [pc, #188]	; (8001770 <SVPWM+0x2ec>)
			Ta = (T0/2);
 80016b2:	4d30      	ldr	r5, [pc, #192]	; (8001774 <SVPWM+0x2f0>)
			Tb = T1 + T2 + (T0/2);
 80016b4:	4420      	add	r0, r4
			Tc = T2 + (T0/2);
 80016b6:	4423      	add	r3, r4
 80016b8:	b29b      	uxth	r3, r3
			Tb = T1 + T2 + (T0/2);
 80016ba:	b280      	uxth	r0, r0
			Tc = T2 + (T0/2);
 80016bc:	8013      	strh	r3, [r2, #0]
 80016be:	4621      	mov	r1, r4
			Tb = T1 + T2 + (T0/2);
 80016c0:	8030      	strh	r0, [r6, #0]
 80016c2:	461a      	mov	r2, r3
			Ta = (T0/2);
 80016c4:	802c      	strh	r4, [r5, #0]
			Tc = T2 + (T0/2);
 80016c6:	e786      	b.n	80015d6 <SVPWM+0x152>
		} else if(wt >= 240 && wt < 300) {
 80016c8:	f1a4 01f0 	sub.w	r1, r4, #240	; 0xf0
 80016cc:	293b      	cmp	r1, #59	; 0x3b
 80016ce:	d811      	bhi.n	80016f4 <SVPWM+0x270>
			Ta = T2 + (T0/2);
 80016d0:	eb02 70d2 	add.w	r0, r2, r2, lsr #31
 80016d4:	b29b      	uxth	r3, r3
 80016d6:	f3c0 044f 	ubfx	r4, r0, #1, #16
			Tc = T1 + T2 + (T0/2);
 80016da:	195a      	adds	r2, r3, r5
			Ta = T2 + (T0/2);
 80016dc:	18e1      	adds	r1, r4, r3
 80016de:	4e25      	ldr	r6, [pc, #148]	; (8001774 <SVPWM+0x2f0>)
			Tc = T1 + T2 + (T0/2);
 80016e0:	4d25      	ldr	r5, [pc, #148]	; (8001778 <SVPWM+0x2f4>)
			Tb = (T0/2);
 80016e2:	4b23      	ldr	r3, [pc, #140]	; (8001770 <SVPWM+0x2ec>)
			Tc = T1 + T2 + (T0/2);
 80016e4:	4422      	add	r2, r4
 80016e6:	b292      	uxth	r2, r2
			Ta = T2 + (T0/2);
 80016e8:	b289      	uxth	r1, r1
 80016ea:	8031      	strh	r1, [r6, #0]
			Tc = T1 + T2 + (T0/2);
 80016ec:	802a      	strh	r2, [r5, #0]
 80016ee:	4620      	mov	r0, r4
			Tb = (T0/2);
 80016f0:	801c      	strh	r4, [r3, #0]
			Tc = T1 + T2 + (T0/2);
 80016f2:	e770      	b.n	80015d6 <SVPWM+0x152>
		} else if(wt >= 300 && wt < 360) {
 80016f4:	f5a4 7496 	sub.w	r4, r4, #300	; 0x12c
 80016f8:	2c3b      	cmp	r4, #59	; 0x3b
 80016fa:	d814      	bhi.n	8001726 <SVPWM+0x2a2>
			Ta = T1 + T2 + (T0/2);
 80016fc:	b2ad      	uxth	r5, r5
 80016fe:	eb02 72d2 	add.w	r2, r2, r2, lsr #31
 8001702:	f3c2 044f 	ubfx	r4, r2, #1, #16
 8001706:	18e9      	adds	r1, r5, r3
 8001708:	f8df c068 	ldr.w	ip, [pc, #104]	; 8001774 <SVPWM+0x2f0>
			Tc = T1 + (T0/2);
 800170c:	4f1a      	ldr	r7, [pc, #104]	; (8001778 <SVPWM+0x2f4>)
			Tb = (T0/2);
 800170e:	4e18      	ldr	r6, [pc, #96]	; (8001770 <SVPWM+0x2ec>)
			Ta = T1 + T2 + (T0/2);
 8001710:	4421      	add	r1, r4
			Tc = T1 + (T0/2);
 8001712:	4425      	add	r5, r4
 8001714:	b2ab      	uxth	r3, r5
			Ta = T1 + T2 + (T0/2);
 8001716:	b289      	uxth	r1, r1
 8001718:	f8ac 1000 	strh.w	r1, [ip]
			Tc = T1 + (T0/2);
 800171c:	803b      	strh	r3, [r7, #0]
 800171e:	4620      	mov	r0, r4
 8001720:	461a      	mov	r2, r3
			Tb = (T0/2);
 8001722:	8034      	strh	r4, [r6, #0]
			Tc = T1 + (T0/2);
 8001724:	e757      	b.n	80015d6 <SVPWM+0x152>
			Ta = 0;
 8001726:	4a13      	ldr	r2, [pc, #76]	; (8001774 <SVPWM+0x2f0>)
			Tb = 0;
 8001728:	4811      	ldr	r0, [pc, #68]	; (8001770 <SVPWM+0x2ec>)
			Tc = 0;
 800172a:	4913      	ldr	r1, [pc, #76]	; (8001778 <SVPWM+0x2f4>)
			Ta = 0;
 800172c:	2300      	movs	r3, #0
 800172e:	8013      	strh	r3, [r2, #0]
			Tb = 0;
 8001730:	8003      	strh	r3, [r0, #0]
			Tc = 0;
 8001732:	800b      	strh	r3, [r1, #0]
 8001734:	461a      	mov	r2, r3
 8001736:	4618      	mov	r0, r3
 8001738:	4619      	mov	r1, r3
 800173a:	e74c      	b.n	80015d6 <SVPWM+0x152>
 800173c:	20000010 	.word	0x20000010
 8001740:	40012c00 	.word	0x40012c00
 8001744:	20000130 	.word	0x20000130
 8001748:	88888889 	.word	0x88888889
 800174c:	3ff00000 	.word	0x3ff00000
 8001750:	20000129 	.word	0x20000129
 8001754:	b60b60b7 	.word	0xb60b60b7
 8001758:	20000014 	.word	0x20000014
 800175c:	20000004 	.word	0x20000004
 8001760:	20000110 	.word	0x20000110
 8001764:	20000000 	.word	0x20000000
 8001768:	20000114 	.word	0x20000114
 800176c:	2000010c 	.word	0x2000010c
 8001770:	2000011a 	.word	0x2000011a
 8001774:	20000118 	.word	0x20000118
 8001778:	2000011c 	.word	0x2000011c

0800177c <modelPredictiveControl>:
	sin000 = sin2(theta);
 800177c:	4b2e      	ldr	r3, [pc, #184]	; (8001838 <modelPredictiveControl+0xbc>)
short IalphaPred,IbetaPred;
int costTemp[7],cost,asd;
float Ia,Ib,Ic;
uint8_t optimalVector = 0;

void modelPredictiveControl(){
 800177e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	sin000 = sin2(theta);
 8001782:	f9b3 1000 	ldrsh.w	r1, [r3]
		return ((360+theta) - 360*(1+(theta/360)));
 8001786:	4b2d      	ldr	r3, [pc, #180]	; (800183c <modelPredictiveControl+0xc0>)
 8001788:	fb83 2301 	smull	r2, r3, r3, r1
 800178c:	185a      	adds	r2, r3, r1
	if(theta < 0){
 800178e:	2900      	cmp	r1, #0
		return ((360+theta) - 360*(1+(theta/360)));
 8001790:	ea4f 73e1 	mov.w	r3, r1, asr #31
void modelPredictiveControl(){
 8001794:	b083      	sub	sp, #12
		return ((360+theta) - 360*(1+(theta/360)));
 8001796:	ebc3 2322 	rsb	r3, r3, r2, asr #8
	if(theta < 0){
 800179a:	f2c0 83e9 	blt.w	8001f70 <modelPredictiveControl+0x7f4>
		return (theta - 360*(theta/360));
 800179e:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80017a2:	ebc3 1303 	rsb	r3, r3, r3, lsl #4
 80017a6:	b289      	uxth	r1, r1
 80017a8:	eba1 03c3 	sub.w	r3, r1, r3, lsl #3
 80017ac:	b29a      	uxth	r2, r3
 80017ae:	b21b      	sxth	r3, r3
  if(theta <= 90){
 80017b0:	2b5a      	cmp	r3, #90	; 0x5a
 80017b2:	dd12      	ble.n	80017da <modelPredictiveControl+0x5e>
  } else if(theta > 90 && theta <=180){
 80017b4:	f1a2 005b 	sub.w	r0, r2, #91	; 0x5b
 80017b8:	2859      	cmp	r0, #89	; 0x59
 80017ba:	d90c      	bls.n	80017d6 <modelPredictiveControl+0x5a>
  } else if(theta > 180 && theta <= 270){
 80017bc:	3ab5      	subs	r2, #181	; 0xb5
 80017be:	2a59      	cmp	r2, #89	; 0x59
    return -sinTable[theta - 180];
 80017c0:	bf98      	it	ls
 80017c2:	3bb4      	subls	r3, #180	; 0xb4
    return -sinTable[360 - theta];
 80017c4:	4a1e      	ldr	r2, [pc, #120]	; (8001840 <modelPredictiveControl+0xc4>)
 80017c6:	bf88      	it	hi
 80017c8:	f5c3 73b4 	rsbhi	r3, r3, #360	; 0x168
 80017cc:	f832 6013 	ldrh.w	r6, [r2, r3, lsl #1]
 80017d0:	4276      	negs	r6, r6
 80017d2:	b236      	sxth	r6, r6
 80017d4:	e004      	b.n	80017e0 <modelPredictiveControl+0x64>
    return sinTable[180 - theta];
 80017d6:	f1c3 03b4 	rsb	r3, r3, #180	; 0xb4
 80017da:	4a19      	ldr	r2, [pc, #100]	; (8001840 <modelPredictiveControl+0xc4>)
 80017dc:	f932 6013 	ldrsh.w	r6, [r2, r3, lsl #1]
	sin000 = sin2(theta);
 80017e0:	4c18      	ldr	r4, [pc, #96]	; (8001844 <modelPredictiveControl+0xc8>)
  return sin2(theta+90);
 80017e2:	f101 005a 	add.w	r0, r1, #90	; 0x5a
 80017e6:	b203      	sxth	r3, r0
	if(theta < 0){
 80017e8:	2b00      	cmp	r3, #0
	sin000 = sin2(theta);
 80017ea:	8026      	strh	r6, [r4, #0]
  return sin2(theta+90);
 80017ec:	b280      	uxth	r0, r0
	if(theta < 0){
 80017ee:	f2c0 83ab 	blt.w	8001f48 <modelPredictiveControl+0x7cc>
		return (theta - 360*(theta/360));
 80017f2:	4912      	ldr	r1, [pc, #72]	; (800183c <modelPredictiveControl+0xc0>)
 80017f4:	fb81 4103 	smull	r4, r1, r1, r3
 80017f8:	4419      	add	r1, r3
 80017fa:	17db      	asrs	r3, r3, #31
 80017fc:	ebc3 2321 	rsb	r3, r3, r1, asr #8
 8001800:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8001804:	ebc3 1303 	rsb	r3, r3, r3, lsl #4
 8001808:	eba0 03c3 	sub.w	r3, r0, r3, lsl #3
 800180c:	b299      	uxth	r1, r3
 800180e:	b21b      	sxth	r3, r3
  if(theta <= 90){
 8001810:	2b5a      	cmp	r3, #90	; 0x5a
 8001812:	dd1b      	ble.n	800184c <modelPredictiveControl+0xd0>
  } else if(theta > 90 && theta <=180){
 8001814:	f1a1 005b 	sub.w	r0, r1, #91	; 0x5b
 8001818:	2859      	cmp	r0, #89	; 0x59
 800181a:	d915      	bls.n	8001848 <modelPredictiveControl+0xcc>
  } else if(theta > 180 && theta <= 270){
 800181c:	39b5      	subs	r1, #181	; 0xb5
 800181e:	2959      	cmp	r1, #89	; 0x59
    return -sinTable[theta - 180];
 8001820:	bf94      	ite	ls
 8001822:	3bb4      	subls	r3, #180	; 0xb4
    return -sinTable[360 - theta];
 8001824:	f5c3 73b4 	rsbhi	r3, r3, #360	; 0x168
 8001828:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800182c:	425b      	negs	r3, r3
 800182e:	b21b      	sxth	r3, r3
 8001830:	ee04 3a90 	vmov	s9, r3
 8001834:	e00e      	b.n	8001854 <modelPredictiveControl+0xd8>
 8001836:	bf00      	nop
 8001838:	2000051c 	.word	0x2000051c
 800183c:	b60b60b7 	.word	0xb60b60b7
 8001840:	20000014 	.word	0x20000014
 8001844:	20000534 	.word	0x20000534
    return sinTable[180 - theta];
 8001848:	f1c3 03b4 	rsb	r3, r3, #180	; 0xb4
 800184c:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8001850:	ee04 3a90 	vmov	s9, r3
	clarkeTransform(Ia,Ib,Ic,&Ialbt);
	inverseParkTransform(0,0.3,&IalbtReq);
	cost = 1000000;
	i = 0;
	for(i=0;i<7;i++){
		clarkeTransform(states[i][0],states[i][1],states[i][2],&Valbt);
 8001854:	48e2      	ldr	r0, [pc, #904]	; (8001be0 <modelPredictiveControl+0x464>)
	Ia = (float)Iab[0]/4096;
 8001856:	4be3      	ldr	r3, [pc, #908]	; (8001be4 <modelPredictiveControl+0x468>)
		clarkeTransform(states[i][0],states[i][1],states[i][2],&Valbt);
 8001858:	7842      	ldrb	r2, [r0, #1]
	Ia = (float)Iab[0]/4096;
 800185a:	edd3 6a00 	vldr	s13, [r3]
	Ib = (float)Iab[1]/4096;
 800185e:	ed93 6a01 	vldr	s12, [r3, #4]
		clarkeTransform(states[i][0],states[i][1],states[i][2],&Valbt);
 8001862:	7803      	ldrb	r3, [r0, #0]
	Ia = (float)Iab[0]/4096;
 8001864:	ed9f 3ae0 	vldr	s6, [pc, #896]	; 8001be8 <modelPredictiveControl+0x46c>
	Xalbt->alpha = (a*2/3) - ((b+c)/3);
 8001868:	eddf 7ae0 	vldr	s15, [pc, #896]	; 8001bec <modelPredictiveControl+0x470>
 800186c:	eddf 2ae0 	vldr	s5, [pc, #896]	; 8001bf0 <modelPredictiveControl+0x474>
	Xalbt->beta = (b-c)*250/433;
 8001870:	eddf 3ae0 	vldr	s7, [pc, #896]	; 8001bf4 <modelPredictiveControl+0x478>
	Xalbt->alpha = d*cos000 - q*sin000;
 8001874:	ed9f 4ae0 	vldr	s8, [pc, #896]	; 8001bf8 <modelPredictiveControl+0x47c>

		IalphaPred = (Valbt.alpha + 2*Ialbt.alpha - Ealbt.alpha)*421/1000;
		IbetaPred = (Valbt.beta + 2*Ialbt.beta - Ealbt.beta)*421/1000;
 8001878:	4fe0      	ldr	r7, [pc, #896]	; (8001bfc <modelPredictiveControl+0x480>)
	Xalbt->alpha = d*cos000 - q*sin000;
 800187a:	4ce1      	ldr	r4, [pc, #900]	; (8001c00 <modelPredictiveControl+0x484>)
	Ib = (float)Iab[1]/4096;
 800187c:	f8df b398 	ldr.w	fp, [pc, #920]	; 8001c18 <modelPredictiveControl+0x49c>
	Xalbt->alpha = (a*2/3) - ((b+c)/3);
 8001880:	f8df a398 	ldr.w	sl, [pc, #920]	; 8001c1c <modelPredictiveControl+0x4a0>
		clarkeTransform(states[i][0],states[i][1],states[i][2],&Valbt);
 8001884:	ee07 2a10 	vmov	s14, r2
 8001888:	7882      	ldrb	r2, [r0, #2]
 800188a:	ee05 2a90 	vmov	s11, r2
 800188e:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8001892:	eef8 5a65 	vcvt.f32.u32	s11, s11
 8001896:	ee05 3a10 	vmov	s10, r3
	Xalbt->alpha = (a*2/3) - ((b+c)/3);
 800189a:	ee37 2a25 	vadd.f32	s4, s14, s11
	Ia = (float)Iab[0]/4096;
 800189e:	eef8 6a66 	vcvt.f32.u32	s13, s13
	Ib = (float)Iab[1]/4096;
 80018a2:	eeb8 6a46 	vcvt.f32.u32	s12, s12
	Ia = (float)Iab[0]/4096;
 80018a6:	ee66 6a83 	vmul.f32	s13, s13, s6
	Ib = (float)Iab[1]/4096;
 80018aa:	ee26 6a03 	vmul.f32	s12, s12, s6
		clarkeTransform(states[i][0],states[i][1],states[i][2],&Valbt);
 80018ae:	eeb8 5a45 	vcvt.f32.u32	s10, s10
	Xalbt->alpha = (a*2/3) - ((b+c)/3);
 80018b2:	ee67 7ac2 	vnmul.f32	s15, s15, s4
		IalphaPred = (Valbt.alpha + 2*Ialbt.alpha - Ealbt.alpha)*421/1000;
 80018b6:	4bd3      	ldr	r3, [pc, #844]	; (8001c04 <modelPredictiveControl+0x488>)
	Ib = (float)Iab[1]/4096;
 80018b8:	ed8b 6a00 	vstr	s12, [fp]
	Xalbt->alpha = (a*2/3) - ((b+c)/3);
 80018bc:	eee5 7a22 	vfma.f32	s15, s10, s5
		IalphaPred = (Valbt.alpha + 2*Ialbt.alpha - Ealbt.alpha)*421/1000;
 80018c0:	f9b3 9000 	ldrsh.w	r9, [r3]
		IbetaPred = (Valbt.beta + 2*Ialbt.beta - Ealbt.beta)*421/1000;
 80018c4:	f9b3 8002 	ldrsh.w	r8, [r3, #2]
	Ia = (float)Iab[0]/4096;
 80018c8:	4bcf      	ldr	r3, [pc, #828]	; (8001c08 <modelPredictiveControl+0x48c>)
	Ic = -(Ia+Ib);
 80018ca:	ee36 5a86 	vadd.f32	s10, s13, s12
	Xalbt->beta = (b-c)*250/433;
 80018ce:	ee37 7a65 	vsub.f32	s14, s14, s11
 80018d2:	ee76 5a05 	vadd.f32	s11, s12, s10
	Xalbt->alpha = (a*2/3) - ((b+c)/3);
 80018d6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
	Xalbt->beta = (b-c)*250/433;
 80018da:	ee65 5aa3 	vmul.f32	s11, s11, s7
 80018de:	ee27 7a23 	vmul.f32	s14, s14, s7
	Ia = (float)Iab[0]/4096;
 80018e2:	edc3 6a00 	vstr	s13, [r3]
	Xalbt->beta = (b-c)*250/433;
 80018e6:	eefd 5ae5 	vcvt.s32.f32	s11, s11
		IalphaPred = (Valbt.alpha + 2*Ialbt.alpha - Ealbt.alpha)*421/1000;
 80018ea:	ee17 3a90 	vmov	r3, s15
	Xalbt->alpha = (a*2/3) - ((b+c)/3);
 80018ee:	eefd 6ae6 	vcvt.s32.f32	s13, s13
	Xalbt->beta = (b-c)*250/433;
 80018f2:	eebd 7ac7 	vcvt.s32.f32	s14, s14
	Xalbt->alpha = d*cos000 - q*sin000;
 80018f6:	ee07 6a90 	vmov	s15, r6
	Xalbt->beta = (b-c)*250/433;
 80018fa:	ee15 2a90 	vmov	r2, s11
		IbetaPred = (Valbt.beta + 2*Ialbt.beta - Ealbt.beta)*421/1000;
 80018fe:	ee17 6a10 	vmov	r6, s14
		IalphaPred = (Valbt.alpha + 2*Ialbt.alpha - Ealbt.alpha)*421/1000;
 8001902:	b219      	sxth	r1, r3
	Xalbt->alpha = (a*2/3) - ((b+c)/3);
 8001904:	ee16 3a90 	vmov	r3, s13
	Xalbt->beta = (b-c)*250/433;
 8001908:	b212      	sxth	r2, r2
	Xalbt->alpha = d*cos000 - q*sin000;
 800190a:	eef8 6ae4 	vcvt.f32.s32	s13, s9
	Xalbt->alpha = (a*2/3) - ((b+c)/3);
 800190e:	b21b      	sxth	r3, r3
	Xalbt->alpha = d*cos000 - q*sin000;
 8001910:	eef8 7ae7 	vcvt.f32.s32	s15, s15
		IbetaPred = (Valbt.beta + 2*Ialbt.beta - Ealbt.beta)*421/1000;
 8001914:	b236      	sxth	r6, r6
		IalphaPred = (Valbt.alpha + 2*Ialbt.alpha - Ealbt.alpha)*421/1000;
 8001916:	eb01 0143 	add.w	r1, r1, r3, lsl #1
		IbetaPred = (Valbt.beta + 2*Ialbt.beta - Ealbt.beta)*421/1000;
 800191a:	eb06 0642 	add.w	r6, r6, r2, lsl #1
 800191e:	f240 1ca5 	movw	ip, #421	; 0x1a5
	Xalbt->beta = d*sin000 + q*cos000;
 8001922:	ee26 7a84 	vmul.f32	s14, s13, s8
		IalphaPred = (Valbt.alpha + 2*Ialbt.alpha - Ealbt.alpha)*421/1000;
 8001926:	eba1 0109 	sub.w	r1, r1, r9
		IbetaPred = (Valbt.beta + 2*Ialbt.beta - Ealbt.beta)*421/1000;
 800192a:	eba6 0608 	sub.w	r6, r6, r8
	Xalbt->alpha = d*cos000 - q*sin000;
 800192e:	ee64 7a67 	vnmul.f32	s15, s8, s15
		IalphaPred = (Valbt.alpha + 2*Ialbt.alpha - Ealbt.alpha)*421/1000;
 8001932:	fb0c f101 	mul.w	r1, ip, r1
		IbetaPred = (Valbt.beta + 2*Ialbt.beta - Ealbt.beta)*421/1000;
 8001936:	fb0c f606 	mul.w	r6, ip, r6
		IalphaPred = (Valbt.alpha + 2*Ialbt.alpha - Ealbt.alpha)*421/1000;
 800193a:	fb87 5e01 	smull	r5, lr, r7, r1
		IbetaPred = (Valbt.beta + 2*Ialbt.beta - Ealbt.beta)*421/1000;
 800193e:	fb87 5c06 	smull	r5, ip, r7, r6
	Xalbt->alpha = d*cos000 - q*sin000;
 8001942:	eefd 7ae7 	vcvt.s32.f32	s15, s15
	Xalbt->beta = d*sin000 + q*cos000;
 8001946:	eebd 7ac7 	vcvt.s32.f32	s14, s14
	Ic = -(Ia+Ib);
 800194a:	4db0      	ldr	r5, [pc, #704]	; (8001c0c <modelPredictiveControl+0x490>)
	Xalbt->alpha = (a*2/3) - ((b+c)/3);
 800194c:	eddf 5aa8 	vldr	s11, [pc, #672]	; 8001bf0 <modelPredictiveControl+0x474>
	Xalbt->beta = (b-c)*250/433;
 8001950:	f8aa 2002 	strh.w	r2, [sl, #2]
		IalphaPred = (Valbt.alpha + 2*Ialbt.alpha - Ealbt.alpha)*421/1000;
 8001954:	17c9      	asrs	r1, r1, #31
 8001956:	ebc1 11ae 	rsb	r1, r1, lr, asr #6
	Ic = -(Ia+Ib);
 800195a:	eeb1 5a45 	vneg.f32	s10, s10

		costTemp[i] = square(mod(IalbtReq.alpha - IalphaPred)) + square(mod(IalbtReq.beta - IbetaPred));
 800195e:	b20f      	sxth	r7, r1
	Ic = -(Ia+Ib);
 8001960:	ed85 5a00 	vstr	s10, [r5]
	Xalbt->alpha = d*cos000 - q*sin000;
 8001964:	ee17 1a90 	vmov	r1, s15
	Xalbt->beta = d*sin000 + q*cos000;
 8001968:	ee17 5a10 	vmov	r5, s14
	Xalbt->alpha = d*cos000 - q*sin000;
 800196c:	b209      	sxth	r1, r1
	Xalbt->beta = d*sin000 + q*cos000;
 800196e:	b22d      	sxth	r5, r5
		IbetaPred = (Valbt.beta + 2*Ialbt.beta - Ealbt.beta)*421/1000;
 8001970:	17f6      	asrs	r6, r6, #31
	Xalbt->alpha = d*cos000 - q*sin000;
 8001972:	8021      	strh	r1, [r4, #0]
	Xalbt->beta = d*sin000 + q*cos000;
 8001974:	8065      	strh	r5, [r4, #2]
	cos000 = cos2(theta);
 8001976:	f8df e2a8 	ldr.w	lr, [pc, #680]	; 8001c20 <modelPredictiveControl+0x4a4>
	Xalbt->alpha = (a*2/3) - ((b+c)/3);
 800197a:	ed9f 7a9c 	vldr	s14, [pc, #624]	; 8001bec <modelPredictiveControl+0x470>
	Xalbt->beta = (b-c)*250/433;
 800197e:	ed9f 5a9d 	vldr	s10, [pc, #628]	; 8001bf4 <modelPredictiveControl+0x478>
	Xalbt->alpha = (a*2/3) - ((b+c)/3);
 8001982:	f8aa 3000 	strh.w	r3, [sl]
	cos000 = cos2(theta);
 8001986:	ee14 4a90 	vmov	r4, s9
		IbetaPred = (Valbt.beta + 2*Ialbt.beta - Ealbt.beta)*421/1000;
 800198a:	ebc6 16ac 	rsb	r6, r6, ip, asr #6
		costTemp[i] = square(mod(IalbtReq.alpha - IalphaPred)) + square(mod(IalbtReq.beta - IbetaPred));
 800198e:	eba1 0c07 	sub.w	ip, r1, r7
 8001992:	f1bc 0f00 	cmp.w	ip, #0
 8001996:	bfd8      	it	le
 8001998:	f1c1 0c00 	rsble	ip, r1, #0
	cos000 = cos2(theta);
 800199c:	f8ae 4000 	strh.w	r4, [lr]
		IbetaPred = (Valbt.beta + 2*Ialbt.beta - Ealbt.beta)*421/1000;
 80019a0:	b236      	sxth	r6, r6
 80019a2:	4c9b      	ldr	r4, [pc, #620]	; (8001c10 <modelPredictiveControl+0x494>)
 80019a4:	f8df a254 	ldr.w	sl, [pc, #596]	; 8001bfc <modelPredictiveControl+0x480>
 80019a8:	7824      	ldrb	r4, [r4, #0]
 80019aa:	9400      	str	r4, [sp, #0]
		costTemp[i] = square(mod(IalbtReq.alpha - IalphaPred)) + square(mod(IalbtReq.beta - IbetaPred));
 80019ac:	bfd8      	it	le
 80019ae:	ebac 0c07 	suble.w	ip, ip, r7
 80019b2:	1baf      	subs	r7, r5, r6
 80019b4:	2f00      	cmp	r7, #0
 80019b6:	fb0c f40c 	mul.w	r4, ip, ip
 80019ba:	bfdc      	itt	le
 80019bc:	f1c5 0c00 	rsble	ip, r5, #0
 80019c0:	ebac 0706 	suble.w	r7, ip, r6

		if(costTemp[i] < cost){
 80019c4:	4e93      	ldr	r6, [pc, #588]	; (8001c14 <modelPredictiveControl+0x498>)
		costTemp[i] = square(mod(IalbtReq.alpha - IalphaPred)) + square(mod(IalbtReq.beta - IbetaPred));
 80019c6:	f8df e25c 	ldr.w	lr, [pc, #604]	; 8001c24 <modelPredictiveControl+0x4a8>
 80019ca:	fb07 4c07 	mla	ip, r7, r7, r4
		if(costTemp[i] < cost){
 80019ce:	45b4      	cmp	ip, r6
	for(i=0;i<7;i++){
 80019d0:	bfdc      	itt	le
 80019d2:	2400      	movle	r4, #0
 80019d4:	9400      	strle	r4, [sp, #0]
		clarkeTransform(states[i][0],states[i][1],states[i][2],&Valbt);
 80019d6:	7904      	ldrb	r4, [r0, #4]
		costTemp[i] = square(mod(IalbtReq.alpha - IalphaPred)) + square(mod(IalbtReq.beta - IbetaPred));
 80019d8:	f8ce c000 	str.w	ip, [lr]
		clarkeTransform(states[i][0],states[i][1],states[i][2],&Valbt);
 80019dc:	ee07 4a90 	vmov	s15, r4
 80019e0:	7944      	ldrb	r4, [r0, #5]
		if(costTemp[i] < cost){
 80019e2:	bfc8      	it	gt
 80019e4:	f8df c240 	ldrgt.w	ip, [pc, #576]	; 8001c28 <modelPredictiveControl+0x4ac>
		clarkeTransform(states[i][0],states[i][1],states[i][2],&Valbt);
 80019e8:	ee06 4a90 	vmov	s13, r4
 80019ec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80019f0:	78c4      	ldrb	r4, [r0, #3]
 80019f2:	eef8 6a66 	vcvt.f32.u32	s13, s13
 80019f6:	ee06 4a10 	vmov	s12, r4
	Xalbt->alpha = (a*2/3) - ((b+c)/3);
 80019fa:	ee77 4aa6 	vadd.f32	s9, s15, s13
		clarkeTransform(states[i][0],states[i][1],states[i][2],&Valbt);
 80019fe:	eeb8 6a46 	vcvt.f32.u32	s12, s12
	Xalbt->beta = (b-c)*250/433;
 8001a02:	ee77 7ae6 	vsub.f32	s15, s15, s13
	Xalbt->alpha = (a*2/3) - ((b+c)/3);
 8001a06:	ee27 7a64 	vnmul.f32	s14, s14, s9
	Xalbt->beta = (b-c)*250/433;
 8001a0a:	ee67 7a85 	vmul.f32	s15, s15, s10
	Xalbt->alpha = (a*2/3) - ((b+c)/3);
 8001a0e:	eea6 7a25 	vfma.f32	s14, s12, s11
		IbetaPred = (Valbt.beta + 2*Ialbt.beta - Ealbt.beta)*421/1000;
 8001a12:	0052      	lsls	r2, r2, #1
		IalphaPred = (Valbt.alpha + 2*Ialbt.alpha - Ealbt.alpha)*421/1000;
 8001a14:	005b      	lsls	r3, r3, #1
	Xalbt->beta = (b-c)*250/433;
 8001a16:	eefd 7ae7 	vcvt.s32.f32	s15, s15
		IbetaPred = (Valbt.beta + 2*Ialbt.beta - Ealbt.beta)*421/1000;
 8001a1a:	f240 17a5 	movw	r7, #421	; 0x1a5
	Xalbt->beta = (b-c)*250/433;
 8001a1e:	ee17 6a90 	vmov	r6, s15
	Xalbt->alpha = (a*2/3) - ((b+c)/3);
 8001a22:	eefd 7ac7 	vcvt.s32.f32	s15, s14
		IbetaPred = (Valbt.beta + 2*Ialbt.beta - Ealbt.beta)*421/1000;
 8001a26:	fa02 f686 	sxtah	r6, r2, r6
	Xalbt->alpha = (a*2/3) - ((b+c)/3);
 8001a2a:	ee17 4a90 	vmov	r4, s15
		IalphaPred = (Valbt.alpha + 2*Ialbt.alpha - Ealbt.alpha)*421/1000;
 8001a2e:	fa03 f484 	sxtah	r4, r3, r4
		IbetaPred = (Valbt.beta + 2*Ialbt.beta - Ealbt.beta)*421/1000;
 8001a32:	eba6 0608 	sub.w	r6, r6, r8
		IalphaPred = (Valbt.alpha + 2*Ialbt.alpha - Ealbt.alpha)*421/1000;
 8001a36:	eba4 0409 	sub.w	r4, r4, r9
		IbetaPred = (Valbt.beta + 2*Ialbt.beta - Ealbt.beta)*421/1000;
 8001a3a:	9601      	str	r6, [sp, #4]
		IalphaPred = (Valbt.alpha + 2*Ialbt.alpha - Ealbt.alpha)*421/1000;
 8001a3c:	fb07 f404 	mul.w	r4, r7, r4
 8001a40:	fb8a 6b04 	smull	r6, fp, sl, r4
		IbetaPred = (Valbt.beta + 2*Ialbt.beta - Ealbt.beta)*421/1000;
 8001a44:	9e01      	ldr	r6, [sp, #4]
	Xalbt->alpha = (a*2/3) - ((b+c)/3);
 8001a46:	ed9f 7a69 	vldr	s14, [pc, #420]	; 8001bec <modelPredictiveControl+0x470>
 8001a4a:	eddf 5a69 	vldr	s11, [pc, #420]	; 8001bf0 <modelPredictiveControl+0x474>
	Xalbt->beta = (b-c)*250/433;
 8001a4e:	ed9f 5a69 	vldr	s10, [pc, #420]	; 8001bf4 <modelPredictiveControl+0x478>
		IalphaPred = (Valbt.alpha + 2*Ialbt.alpha - Ealbt.alpha)*421/1000;
 8001a52:	17e4      	asrs	r4, r4, #31
		IbetaPred = (Valbt.beta + 2*Ialbt.beta - Ealbt.beta)*421/1000;
 8001a54:	fb07 f606 	mul.w	r6, r7, r6
		IalphaPred = (Valbt.alpha + 2*Ialbt.alpha - Ealbt.alpha)*421/1000;
 8001a58:	ebc4 14ab 	rsb	r4, r4, fp, asr #6
		costTemp[i] = square(mod(IalbtReq.alpha - IalphaPred)) + square(mod(IalbtReq.beta - IbetaPred));
 8001a5c:	b224      	sxth	r4, r4
		IbetaPred = (Valbt.beta + 2*Ialbt.beta - Ealbt.beta)*421/1000;
 8001a5e:	fb8a 7a06 	smull	r7, sl, sl, r6
 8001a62:	17f6      	asrs	r6, r6, #31
		costTemp[i] = square(mod(IalbtReq.alpha - IalphaPred)) + square(mod(IalbtReq.beta - IbetaPred));
 8001a64:	eba1 0b04 	sub.w	fp, r1, r4
		IbetaPred = (Valbt.beta + 2*Ialbt.beta - Ealbt.beta)*421/1000;
 8001a68:	ebc6 16aa 	rsb	r6, r6, sl, asr #6
		costTemp[i] = square(mod(IalbtReq.alpha - IalphaPred)) + square(mod(IalbtReq.beta - IbetaPred));
 8001a6c:	f1bb 0f00 	cmp.w	fp, #0
		IbetaPred = (Valbt.beta + 2*Ialbt.beta - Ealbt.beta)*421/1000;
 8001a70:	b236      	sxth	r6, r6
		costTemp[i] = square(mod(IalbtReq.alpha - IalphaPred)) + square(mod(IalbtReq.beta - IbetaPred));
 8001a72:	eba5 0a06 	sub.w	sl, r5, r6
 8001a76:	bfdc      	itt	le
 8001a78:	f1c1 0b00 	rsble	fp, r1, #0
 8001a7c:	ebab 0b04 	suble.w	fp, fp, r4
 8001a80:	f1ba 0f00 	cmp.w	sl, #0
 8001a84:	bfdc      	itt	le
 8001a86:	f1c5 0a00 	rsble	sl, r5, #0
 8001a8a:	ebaa 0a06 	suble.w	sl, sl, r6
 8001a8e:	fb0b fb0b 	mul.w	fp, fp, fp
 8001a92:	fb0a ba0a 	mla	sl, sl, sl, fp
		if(costTemp[i] < cost){
 8001a96:	45d4      	cmp	ip, sl
	for(i=0;i<7;i++){
 8001a98:	bfc4      	itt	gt
 8001a9a:	2401      	movgt	r4, #1
 8001a9c:	9400      	strgt	r4, [sp, #0]
		clarkeTransform(states[i][0],states[i][1],states[i][2],&Valbt);
 8001a9e:	79c4      	ldrb	r4, [r0, #7]
		costTemp[i] = square(mod(IalbtReq.alpha - IalphaPred)) + square(mod(IalbtReq.beta - IbetaPred));
 8001aa0:	f8ce a004 	str.w	sl, [lr, #4]
		clarkeTransform(states[i][0],states[i][1],states[i][2],&Valbt);
 8001aa4:	ee07 4a90 	vmov	s15, r4
 8001aa8:	7a04      	ldrb	r4, [r0, #8]
 8001aaa:	ee06 4a90 	vmov	s13, r4
 8001aae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001ab2:	7984      	ldrb	r4, [r0, #6]
 8001ab4:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8001ab8:	ee06 4a10 	vmov	s12, r4
	Xalbt->alpha = (a*2/3) - ((b+c)/3);
 8001abc:	ee76 4aa7 	vadd.f32	s9, s13, s15
		clarkeTransform(states[i][0],states[i][1],states[i][2],&Valbt);
 8001ac0:	eeb8 6a46 	vcvt.f32.u32	s12, s12
	Xalbt->beta = (b-c)*250/433;
 8001ac4:	ee77 7ae6 	vsub.f32	s15, s15, s13
	Xalbt->alpha = (a*2/3) - ((b+c)/3);
 8001ac8:	ee27 7a64 	vnmul.f32	s14, s14, s9
	Xalbt->beta = (b-c)*250/433;
 8001acc:	ee67 7a85 	vmul.f32	s15, s15, s10
	Xalbt->alpha = (a*2/3) - ((b+c)/3);
 8001ad0:	eea6 7a25 	vfma.f32	s14, s12, s11
		if(costTemp[i] < cost){
 8001ad4:	bfd8      	it	le
 8001ad6:	46e2      	movle	sl, ip
		IbetaPred = (Valbt.beta + 2*Ialbt.beta - Ealbt.beta)*421/1000;
 8001ad8:	f240 17a5 	movw	r7, #421	; 0x1a5
	Xalbt->beta = (b-c)*250/433;
 8001adc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
		IbetaPred = (Valbt.beta + 2*Ialbt.beta - Ealbt.beta)*421/1000;
 8001ae0:	f8df c118 	ldr.w	ip, [pc, #280]	; 8001bfc <modelPredictiveControl+0x480>
	Xalbt->alpha = (a*2/3) - ((b+c)/3);
 8001ae4:	eddf 5a42 	vldr	s11, [pc, #264]	; 8001bf0 <modelPredictiveControl+0x474>
	Xalbt->beta = (b-c)*250/433;
 8001ae8:	ed9f 5a42 	vldr	s10, [pc, #264]	; 8001bf4 <modelPredictiveControl+0x478>
 8001aec:	ee17 6a90 	vmov	r6, s15
	Xalbt->alpha = (a*2/3) - ((b+c)/3);
 8001af0:	eefd 7ac7 	vcvt.s32.f32	s15, s14
		IbetaPred = (Valbt.beta + 2*Ialbt.beta - Ealbt.beta)*421/1000;
 8001af4:	fa02 f686 	sxtah	r6, r2, r6
	Xalbt->alpha = (a*2/3) - ((b+c)/3);
 8001af8:	ee17 4a90 	vmov	r4, s15
		IalphaPred = (Valbt.alpha + 2*Ialbt.alpha - Ealbt.alpha)*421/1000;
 8001afc:	fa03 f484 	sxtah	r4, r3, r4
		IbetaPred = (Valbt.beta + 2*Ialbt.beta - Ealbt.beta)*421/1000;
 8001b00:	eba6 0608 	sub.w	r6, r6, r8
		IalphaPred = (Valbt.alpha + 2*Ialbt.alpha - Ealbt.alpha)*421/1000;
 8001b04:	eba4 0409 	sub.w	r4, r4, r9
 8001b08:	fb07 f404 	mul.w	r4, r7, r4
		IbetaPred = (Valbt.beta + 2*Ialbt.beta - Ealbt.beta)*421/1000;
 8001b0c:	9601      	str	r6, [sp, #4]
		IalphaPred = (Valbt.alpha + 2*Ialbt.alpha - Ealbt.alpha)*421/1000;
 8001b0e:	fb8c 6b04 	smull	r6, fp, ip, r4
		IbetaPred = (Valbt.beta + 2*Ialbt.beta - Ealbt.beta)*421/1000;
 8001b12:	9e01      	ldr	r6, [sp, #4]
	Xalbt->alpha = (a*2/3) - ((b+c)/3);
 8001b14:	ed9f 7a35 	vldr	s14, [pc, #212]	; 8001bec <modelPredictiveControl+0x470>
		IalphaPred = (Valbt.alpha + 2*Ialbt.alpha - Ealbt.alpha)*421/1000;
 8001b18:	17e4      	asrs	r4, r4, #31
		IbetaPred = (Valbt.beta + 2*Ialbt.beta - Ealbt.beta)*421/1000;
 8001b1a:	fb07 f606 	mul.w	r6, r7, r6
		IalphaPred = (Valbt.alpha + 2*Ialbt.alpha - Ealbt.alpha)*421/1000;
 8001b1e:	ebc4 14ab 	rsb	r4, r4, fp, asr #6
		costTemp[i] = square(mod(IalbtReq.alpha - IalphaPred)) + square(mod(IalbtReq.beta - IbetaPred));
 8001b22:	b224      	sxth	r4, r4
		IbetaPred = (Valbt.beta + 2*Ialbt.beta - Ealbt.beta)*421/1000;
 8001b24:	fb8c 7c06 	smull	r7, ip, ip, r6
 8001b28:	17f6      	asrs	r6, r6, #31
		costTemp[i] = square(mod(IalbtReq.alpha - IalphaPred)) + square(mod(IalbtReq.beta - IbetaPred));
 8001b2a:	eba1 0b04 	sub.w	fp, r1, r4
		IbetaPred = (Valbt.beta + 2*Ialbt.beta - Ealbt.beta)*421/1000;
 8001b2e:	ebc6 16ac 	rsb	r6, r6, ip, asr #6
		costTemp[i] = square(mod(IalbtReq.alpha - IalphaPred)) + square(mod(IalbtReq.beta - IbetaPred));
 8001b32:	f1bb 0f00 	cmp.w	fp, #0
		IbetaPred = (Valbt.beta + 2*Ialbt.beta - Ealbt.beta)*421/1000;
 8001b36:	b236      	sxth	r6, r6
		costTemp[i] = square(mod(IalbtReq.alpha - IalphaPred)) + square(mod(IalbtReq.beta - IbetaPred));
 8001b38:	eba5 0c06 	sub.w	ip, r5, r6
 8001b3c:	bfdc      	itt	le
 8001b3e:	f1c1 0b00 	rsble	fp, r1, #0
 8001b42:	ebab 0b04 	suble.w	fp, fp, r4
 8001b46:	f1bc 0f00 	cmp.w	ip, #0
 8001b4a:	bfdc      	itt	le
 8001b4c:	f1c5 0c00 	rsble	ip, r5, #0
 8001b50:	ebac 0c06 	suble.w	ip, ip, r6
 8001b54:	fb0b fb0b 	mul.w	fp, fp, fp
 8001b58:	fb0c bc0c 	mla	ip, ip, ip, fp
		if(costTemp[i] < cost){
 8001b5c:	45d4      	cmp	ip, sl
	for(i=0;i<7;i++){
 8001b5e:	bfb8      	it	lt
 8001b60:	2402      	movlt	r4, #2
		costTemp[i] = square(mod(IalbtReq.alpha - IalphaPred)) + square(mod(IalbtReq.beta - IbetaPred));
 8001b62:	f8ce c008 	str.w	ip, [lr, #8]
	for(i=0;i<7;i++){
 8001b66:	bfb8      	it	lt
 8001b68:	9400      	strlt	r4, [sp, #0]
		clarkeTransform(states[i][0],states[i][1],states[i][2],&Valbt);
 8001b6a:	7a84      	ldrb	r4, [r0, #10]
 8001b6c:	ee07 4a90 	vmov	s15, r4
 8001b70:	7ac4      	ldrb	r4, [r0, #11]
 8001b72:	ee06 4a90 	vmov	s13, r4
 8001b76:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001b7a:	7a44      	ldrb	r4, [r0, #9]
 8001b7c:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8001b80:	ee06 4a10 	vmov	s12, r4
	Xalbt->alpha = (a*2/3) - ((b+c)/3);
 8001b84:	ee76 4aa7 	vadd.f32	s9, s13, s15
		clarkeTransform(states[i][0],states[i][1],states[i][2],&Valbt);
 8001b88:	eeb8 6a46 	vcvt.f32.u32	s12, s12
	Xalbt->beta = (b-c)*250/433;
 8001b8c:	ee77 7ae6 	vsub.f32	s15, s15, s13
	Xalbt->alpha = (a*2/3) - ((b+c)/3);
 8001b90:	ee27 7a64 	vnmul.f32	s14, s14, s9
	Xalbt->beta = (b-c)*250/433;
 8001b94:	ee67 7a85 	vmul.f32	s15, s15, s10
	Xalbt->alpha = (a*2/3) - ((b+c)/3);
 8001b98:	eea6 7a25 	vfma.f32	s14, s12, s11
		if(costTemp[i] < cost){
 8001b9c:	bfa8      	it	ge
 8001b9e:	46d4      	movge	ip, sl
		IbetaPred = (Valbt.beta + 2*Ialbt.beta - Ealbt.beta)*421/1000;
 8001ba0:	f240 17a5 	movw	r7, #421	; 0x1a5
	Xalbt->beta = (b-c)*250/433;
 8001ba4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
		IbetaPred = (Valbt.beta + 2*Ialbt.beta - Ealbt.beta)*421/1000;
 8001ba8:	f8df a050 	ldr.w	sl, [pc, #80]	; 8001bfc <modelPredictiveControl+0x480>
	Xalbt->alpha = (a*2/3) - ((b+c)/3);
 8001bac:	eddf 5a10 	vldr	s11, [pc, #64]	; 8001bf0 <modelPredictiveControl+0x474>
	Xalbt->beta = (b-c)*250/433;
 8001bb0:	ed9f 5a10 	vldr	s10, [pc, #64]	; 8001bf4 <modelPredictiveControl+0x478>
 8001bb4:	ee17 6a90 	vmov	r6, s15
	Xalbt->alpha = (a*2/3) - ((b+c)/3);
 8001bb8:	eefd 7ac7 	vcvt.s32.f32	s15, s14
		IbetaPred = (Valbt.beta + 2*Ialbt.beta - Ealbt.beta)*421/1000;
 8001bbc:	fa02 f686 	sxtah	r6, r2, r6
	Xalbt->alpha = (a*2/3) - ((b+c)/3);
 8001bc0:	ee17 4a90 	vmov	r4, s15
		IalphaPred = (Valbt.alpha + 2*Ialbt.alpha - Ealbt.alpha)*421/1000;
 8001bc4:	fa03 f484 	sxtah	r4, r3, r4
		IbetaPred = (Valbt.beta + 2*Ialbt.beta - Ealbt.beta)*421/1000;
 8001bc8:	eba6 0608 	sub.w	r6, r6, r8
		IalphaPred = (Valbt.alpha + 2*Ialbt.alpha - Ealbt.alpha)*421/1000;
 8001bcc:	eba4 0409 	sub.w	r4, r4, r9
		IbetaPred = (Valbt.beta + 2*Ialbt.beta - Ealbt.beta)*421/1000;
 8001bd0:	9601      	str	r6, [sp, #4]
		IalphaPred = (Valbt.alpha + 2*Ialbt.alpha - Ealbt.alpha)*421/1000;
 8001bd2:	fb07 f404 	mul.w	r4, r7, r4
 8001bd6:	fb8a 6b04 	smull	r6, fp, sl, r4
		IbetaPred = (Valbt.beta + 2*Ialbt.beta - Ealbt.beta)*421/1000;
 8001bda:	9e01      	ldr	r6, [sp, #4]
 8001bdc:	e028      	b.n	8001c30 <modelPredictiveControl+0x4b4>
 8001bde:	bf00      	nop
 8001be0:	200000c8 	.word	0x200000c8
 8001be4:	20000528 	.word	0x20000528
 8001be8:	39800000 	.word	0x39800000
 8001bec:	3eaaaaab 	.word	0x3eaaaaab
 8001bf0:	3f2aaaab 	.word	0x3f2aaaab
 8001bf4:	3f13ce56 	.word	0x3f13ce56
 8001bf8:	3e99999a 	.word	0x3e99999a
 8001bfc:	10624dd3 	.word	0x10624dd3
 8001c00:	20000564 	.word	0x20000564
 8001c04:	2000056c 	.word	0x2000056c
 8001c08:	200004e4 	.word	0x200004e4
 8001c0c:	20000548 	.word	0x20000548
 8001c10:	2000012a 	.word	0x2000012a
 8001c14:	000f423f 	.word	0x000f423f
 8001c18:	20000530 	.word	0x20000530
 8001c1c:	20000574 	.word	0x20000574
 8001c20:	2000054c 	.word	0x2000054c
 8001c24:	200004e8 	.word	0x200004e8
 8001c28:	000f4240 	.word	0x000f4240
 8001c2c:	3eaaaaab 	.word	0x3eaaaaab
	Xalbt->alpha = (a*2/3) - ((b+c)/3);
 8001c30:	ed1f 7a02 	vldr	s14, [pc, #-8]	; 8001c2c <modelPredictiveControl+0x4b0>
		IalphaPred = (Valbt.alpha + 2*Ialbt.alpha - Ealbt.alpha)*421/1000;
 8001c34:	17e4      	asrs	r4, r4, #31
		IbetaPred = (Valbt.beta + 2*Ialbt.beta - Ealbt.beta)*421/1000;
 8001c36:	fb07 f606 	mul.w	r6, r7, r6
		IalphaPred = (Valbt.alpha + 2*Ialbt.alpha - Ealbt.alpha)*421/1000;
 8001c3a:	ebc4 14ab 	rsb	r4, r4, fp, asr #6
		costTemp[i] = square(mod(IalbtReq.alpha - IalphaPred)) + square(mod(IalbtReq.beta - IbetaPred));
 8001c3e:	b224      	sxth	r4, r4
		IbetaPred = (Valbt.beta + 2*Ialbt.beta - Ealbt.beta)*421/1000;
 8001c40:	fb8a 7a06 	smull	r7, sl, sl, r6
 8001c44:	17f6      	asrs	r6, r6, #31
		costTemp[i] = square(mod(IalbtReq.alpha - IalphaPred)) + square(mod(IalbtReq.beta - IbetaPred));
 8001c46:	eba1 0b04 	sub.w	fp, r1, r4
		IbetaPred = (Valbt.beta + 2*Ialbt.beta - Ealbt.beta)*421/1000;
 8001c4a:	ebc6 16aa 	rsb	r6, r6, sl, asr #6
		costTemp[i] = square(mod(IalbtReq.alpha - IalphaPred)) + square(mod(IalbtReq.beta - IbetaPred));
 8001c4e:	f1bb 0f00 	cmp.w	fp, #0
		IbetaPred = (Valbt.beta + 2*Ialbt.beta - Ealbt.beta)*421/1000;
 8001c52:	b236      	sxth	r6, r6
		costTemp[i] = square(mod(IalbtReq.alpha - IalphaPred)) + square(mod(IalbtReq.beta - IbetaPred));
 8001c54:	eba5 0a06 	sub.w	sl, r5, r6
 8001c58:	bfdc      	itt	le
 8001c5a:	f1c1 0b00 	rsble	fp, r1, #0
 8001c5e:	ebab 0b04 	suble.w	fp, fp, r4
 8001c62:	f1ba 0f00 	cmp.w	sl, #0
 8001c66:	bfdc      	itt	le
 8001c68:	f1c5 0a00 	rsble	sl, r5, #0
 8001c6c:	ebaa 0a06 	suble.w	sl, sl, r6
 8001c70:	fb0b fb0b 	mul.w	fp, fp, fp
 8001c74:	fb0a ba0a 	mla	sl, sl, sl, fp
		if(costTemp[i] < cost){
 8001c78:	45d4      	cmp	ip, sl
	for(i=0;i<7;i++){
 8001c7a:	bfc4      	itt	gt
 8001c7c:	2403      	movgt	r4, #3
 8001c7e:	9400      	strgt	r4, [sp, #0]
		clarkeTransform(states[i][0],states[i][1],states[i][2],&Valbt);
 8001c80:	7b44      	ldrb	r4, [r0, #13]
		costTemp[i] = square(mod(IalbtReq.alpha - IalphaPred)) + square(mod(IalbtReq.beta - IbetaPred));
 8001c82:	f8ce a00c 	str.w	sl, [lr, #12]
		clarkeTransform(states[i][0],states[i][1],states[i][2],&Valbt);
 8001c86:	ee07 4a90 	vmov	s15, r4
 8001c8a:	7b84      	ldrb	r4, [r0, #14]
 8001c8c:	ee06 4a90 	vmov	s13, r4
 8001c90:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001c94:	7b04      	ldrb	r4, [r0, #12]
 8001c96:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8001c9a:	ee06 4a10 	vmov	s12, r4
	Xalbt->alpha = (a*2/3) - ((b+c)/3);
 8001c9e:	ee77 4aa6 	vadd.f32	s9, s15, s13
		clarkeTransform(states[i][0],states[i][1],states[i][2],&Valbt);
 8001ca2:	eeb8 6a46 	vcvt.f32.u32	s12, s12
	Xalbt->beta = (b-c)*250/433;
 8001ca6:	ee77 7ae6 	vsub.f32	s15, s15, s13
	Xalbt->alpha = (a*2/3) - ((b+c)/3);
 8001caa:	ee27 7a64 	vnmul.f32	s14, s14, s9
	Xalbt->beta = (b-c)*250/433;
 8001cae:	ee67 7a85 	vmul.f32	s15, s15, s10
	Xalbt->alpha = (a*2/3) - ((b+c)/3);
 8001cb2:	eea6 7a25 	vfma.f32	s14, s12, s11
		if(costTemp[i] < cost){
 8001cb6:	bfd8      	it	le
 8001cb8:	46e2      	movle	sl, ip
		IbetaPred = (Valbt.beta + 2*Ialbt.beta - Ealbt.beta)*421/1000;
 8001cba:	f240 17a5 	movw	r7, #421	; 0x1a5
	Xalbt->beta = (b-c)*250/433;
 8001cbe:	eefd 7ae7 	vcvt.s32.f32	s15, s15
		IbetaPred = (Valbt.beta + 2*Ialbt.beta - Ealbt.beta)*421/1000;
 8001cc2:	f8df c2d4 	ldr.w	ip, [pc, #724]	; 8001f98 <modelPredictiveControl+0x81c>
	Xalbt->alpha = (a*2/3) - ((b+c)/3);
 8001cc6:	eddf 5ab1 	vldr	s11, [pc, #708]	; 8001f8c <modelPredictiveControl+0x810>
	Xalbt->beta = (b-c)*250/433;
 8001cca:	ed9f 5ab1 	vldr	s10, [pc, #708]	; 8001f90 <modelPredictiveControl+0x814>
 8001cce:	ee17 6a90 	vmov	r6, s15
	Xalbt->alpha = (a*2/3) - ((b+c)/3);
 8001cd2:	eefd 7ac7 	vcvt.s32.f32	s15, s14
		IbetaPred = (Valbt.beta + 2*Ialbt.beta - Ealbt.beta)*421/1000;
 8001cd6:	fa02 f686 	sxtah	r6, r2, r6
	Xalbt->alpha = (a*2/3) - ((b+c)/3);
 8001cda:	ee17 4a90 	vmov	r4, s15
		IalphaPred = (Valbt.alpha + 2*Ialbt.alpha - Ealbt.alpha)*421/1000;
 8001cde:	fa03 f484 	sxtah	r4, r3, r4
		IbetaPred = (Valbt.beta + 2*Ialbt.beta - Ealbt.beta)*421/1000;
 8001ce2:	eba6 0608 	sub.w	r6, r6, r8
		IalphaPred = (Valbt.alpha + 2*Ialbt.alpha - Ealbt.alpha)*421/1000;
 8001ce6:	eba4 0409 	sub.w	r4, r4, r9
 8001cea:	fb07 f404 	mul.w	r4, r7, r4
		IbetaPred = (Valbt.beta + 2*Ialbt.beta - Ealbt.beta)*421/1000;
 8001cee:	9601      	str	r6, [sp, #4]
		IalphaPred = (Valbt.alpha + 2*Ialbt.alpha - Ealbt.alpha)*421/1000;
 8001cf0:	fb8c 6b04 	smull	r6, fp, ip, r4
		IbetaPred = (Valbt.beta + 2*Ialbt.beta - Ealbt.beta)*421/1000;
 8001cf4:	9e01      	ldr	r6, [sp, #4]
	Xalbt->alpha = (a*2/3) - ((b+c)/3);
 8001cf6:	ed9f 7aa7 	vldr	s14, [pc, #668]	; 8001f94 <modelPredictiveControl+0x818>
		IalphaPred = (Valbt.alpha + 2*Ialbt.alpha - Ealbt.alpha)*421/1000;
 8001cfa:	17e4      	asrs	r4, r4, #31
		IbetaPred = (Valbt.beta + 2*Ialbt.beta - Ealbt.beta)*421/1000;
 8001cfc:	fb07 f606 	mul.w	r6, r7, r6
		IalphaPred = (Valbt.alpha + 2*Ialbt.alpha - Ealbt.alpha)*421/1000;
 8001d00:	ebc4 14ab 	rsb	r4, r4, fp, asr #6
		costTemp[i] = square(mod(IalbtReq.alpha - IalphaPred)) + square(mod(IalbtReq.beta - IbetaPred));
 8001d04:	b224      	sxth	r4, r4
		IbetaPred = (Valbt.beta + 2*Ialbt.beta - Ealbt.beta)*421/1000;
 8001d06:	fb8c 7c06 	smull	r7, ip, ip, r6
 8001d0a:	17f6      	asrs	r6, r6, #31
		costTemp[i] = square(mod(IalbtReq.alpha - IalphaPred)) + square(mod(IalbtReq.beta - IbetaPred));
 8001d0c:	eba1 0b04 	sub.w	fp, r1, r4
		IbetaPred = (Valbt.beta + 2*Ialbt.beta - Ealbt.beta)*421/1000;
 8001d10:	ebc6 16ac 	rsb	r6, r6, ip, asr #6
		costTemp[i] = square(mod(IalbtReq.alpha - IalphaPred)) + square(mod(IalbtReq.beta - IbetaPred));
 8001d14:	f1bb 0f00 	cmp.w	fp, #0
		IbetaPred = (Valbt.beta + 2*Ialbt.beta - Ealbt.beta)*421/1000;
 8001d18:	b236      	sxth	r6, r6
		costTemp[i] = square(mod(IalbtReq.alpha - IalphaPred)) + square(mod(IalbtReq.beta - IbetaPred));
 8001d1a:	eba5 0c06 	sub.w	ip, r5, r6
 8001d1e:	bfdc      	itt	le
 8001d20:	f1c1 0b00 	rsble	fp, r1, #0
 8001d24:	ebab 0b04 	suble.w	fp, fp, r4
 8001d28:	f1bc 0f00 	cmp.w	ip, #0
 8001d2c:	bfdc      	itt	le
 8001d2e:	f1c5 0c00 	rsble	ip, r5, #0
 8001d32:	ebac 0c06 	suble.w	ip, ip, r6
 8001d36:	fb0b fb0b 	mul.w	fp, fp, fp
 8001d3a:	fb0c bc0c 	mla	ip, ip, ip, fp
		if(costTemp[i] < cost){
 8001d3e:	45e2      	cmp	sl, ip
	for(i=0;i<7;i++){
 8001d40:	bfc4      	itt	gt
 8001d42:	2404      	movgt	r4, #4
 8001d44:	9400      	strgt	r4, [sp, #0]
		clarkeTransform(states[i][0],states[i][1],states[i][2],&Valbt);
 8001d46:	7c04      	ldrb	r4, [r0, #16]
		costTemp[i] = square(mod(IalbtReq.alpha - IalphaPred)) + square(mod(IalbtReq.beta - IbetaPred));
 8001d48:	f8ce c010 	str.w	ip, [lr, #16]
		clarkeTransform(states[i][0],states[i][1],states[i][2],&Valbt);
 8001d4c:	ee07 4a90 	vmov	s15, r4
 8001d50:	7c44      	ldrb	r4, [r0, #17]
 8001d52:	ee06 4a90 	vmov	s13, r4
 8001d56:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001d5a:	7bc4      	ldrb	r4, [r0, #15]
 8001d5c:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8001d60:	ee06 4a10 	vmov	s12, r4
	Xalbt->alpha = (a*2/3) - ((b+c)/3);
 8001d64:	ee77 4aa6 	vadd.f32	s9, s15, s13
		clarkeTransform(states[i][0],states[i][1],states[i][2],&Valbt);
 8001d68:	eeb8 6a46 	vcvt.f32.u32	s12, s12
	Xalbt->beta = (b-c)*250/433;
 8001d6c:	ee77 7ae6 	vsub.f32	s15, s15, s13
	Xalbt->alpha = (a*2/3) - ((b+c)/3);
 8001d70:	ee27 7a64 	vnmul.f32	s14, s14, s9
	Xalbt->beta = (b-c)*250/433;
 8001d74:	ee67 7a85 	vmul.f32	s15, s15, s10
	Xalbt->alpha = (a*2/3) - ((b+c)/3);
 8001d78:	eea6 7a25 	vfma.f32	s14, s12, s11
		if(costTemp[i] < cost){
 8001d7c:	bfd8      	it	le
 8001d7e:	46d4      	movle	ip, sl
		IbetaPred = (Valbt.beta + 2*Ialbt.beta - Ealbt.beta)*421/1000;
 8001d80:	f240 17a5 	movw	r7, #421	; 0x1a5
	Xalbt->beta = (b-c)*250/433;
 8001d84:	eefd 7ae7 	vcvt.s32.f32	s15, s15
		IbetaPred = (Valbt.beta + 2*Ialbt.beta - Ealbt.beta)*421/1000;
 8001d88:	f8df a20c 	ldr.w	sl, [pc, #524]	; 8001f98 <modelPredictiveControl+0x81c>
	Xalbt->alpha = (a*2/3) - ((b+c)/3);
 8001d8c:	eddf 5a7f 	vldr	s11, [pc, #508]	; 8001f8c <modelPredictiveControl+0x810>
	Xalbt->beta = (b-c)*250/433;
 8001d90:	ed9f 5a7f 	vldr	s10, [pc, #508]	; 8001f90 <modelPredictiveControl+0x814>
 8001d94:	ee17 6a90 	vmov	r6, s15
	Xalbt->alpha = (a*2/3) - ((b+c)/3);
 8001d98:	eefd 7ac7 	vcvt.s32.f32	s15, s14
		IbetaPred = (Valbt.beta + 2*Ialbt.beta - Ealbt.beta)*421/1000;
 8001d9c:	fa02 f686 	sxtah	r6, r2, r6
	Xalbt->alpha = (a*2/3) - ((b+c)/3);
 8001da0:	ee17 4a90 	vmov	r4, s15
		IalphaPred = (Valbt.alpha + 2*Ialbt.alpha - Ealbt.alpha)*421/1000;
 8001da4:	fa03 f484 	sxtah	r4, r3, r4
		IbetaPred = (Valbt.beta + 2*Ialbt.beta - Ealbt.beta)*421/1000;
 8001da8:	eba6 0608 	sub.w	r6, r6, r8
		IalphaPred = (Valbt.alpha + 2*Ialbt.alpha - Ealbt.alpha)*421/1000;
 8001dac:	eba4 0409 	sub.w	r4, r4, r9
 8001db0:	fb07 f404 	mul.w	r4, r7, r4
		IbetaPred = (Valbt.beta + 2*Ialbt.beta - Ealbt.beta)*421/1000;
 8001db4:	9601      	str	r6, [sp, #4]
		IalphaPred = (Valbt.alpha + 2*Ialbt.alpha - Ealbt.alpha)*421/1000;
 8001db6:	fb8a 6b04 	smull	r6, fp, sl, r4
		IbetaPred = (Valbt.beta + 2*Ialbt.beta - Ealbt.beta)*421/1000;
 8001dba:	9e01      	ldr	r6, [sp, #4]
	Xalbt->alpha = (a*2/3) - ((b+c)/3);
 8001dbc:	ed9f 7a75 	vldr	s14, [pc, #468]	; 8001f94 <modelPredictiveControl+0x818>
		IalphaPred = (Valbt.alpha + 2*Ialbt.alpha - Ealbt.alpha)*421/1000;
 8001dc0:	17e4      	asrs	r4, r4, #31
 8001dc2:	ebc4 14ab 	rsb	r4, r4, fp, asr #6
		IbetaPred = (Valbt.beta + 2*Ialbt.beta - Ealbt.beta)*421/1000;
 8001dc6:	fb07 f606 	mul.w	r6, r7, r6
		costTemp[i] = square(mod(IalbtReq.alpha - IalphaPred)) + square(mod(IalbtReq.beta - IbetaPred));
 8001dca:	b224      	sxth	r4, r4
 8001dcc:	eba1 0b04 	sub.w	fp, r1, r4
		IbetaPred = (Valbt.beta + 2*Ialbt.beta - Ealbt.beta)*421/1000;
 8001dd0:	fb8a 7a06 	smull	r7, sl, sl, r6
 8001dd4:	17f6      	asrs	r6, r6, #31
		costTemp[i] = square(mod(IalbtReq.alpha - IalphaPred)) + square(mod(IalbtReq.beta - IbetaPred));
 8001dd6:	f1bb 0f00 	cmp.w	fp, #0
		IbetaPred = (Valbt.beta + 2*Ialbt.beta - Ealbt.beta)*421/1000;
 8001dda:	ebc6 16aa 	rsb	r6, r6, sl, asr #6
 8001dde:	b236      	sxth	r6, r6
		costTemp[i] = square(mod(IalbtReq.alpha - IalphaPred)) + square(mod(IalbtReq.beta - IbetaPred));
 8001de0:	bfdc      	itt	le
 8001de2:	f1c1 0b00 	rsble	fp, r1, #0
 8001de6:	ebab 0b04 	suble.w	fp, fp, r4
 8001dea:	1bac      	subs	r4, r5, r6
 8001dec:	2c00      	cmp	r4, #0
 8001dee:	bfdc      	itt	le
 8001df0:	426c      	negle	r4, r5
 8001df2:	1ba4      	suble	r4, r4, r6
 8001df4:	fb0b fb0b 	mul.w	fp, fp, fp
 8001df8:	fb04 b404 	mla	r4, r4, r4, fp
		if(costTemp[i] < cost){
 8001dfc:	45a4      	cmp	ip, r4
	for(i=0;i<7;i++){
 8001dfe:	bfc4      	itt	gt
 8001e00:	2605      	movgt	r6, #5
 8001e02:	9600      	strgt	r6, [sp, #0]
		clarkeTransform(states[i][0],states[i][1],states[i][2],&Valbt);
 8001e04:	7cc6      	ldrb	r6, [r0, #19]
		costTemp[i] = square(mod(IalbtReq.alpha - IalphaPred)) + square(mod(IalbtReq.beta - IbetaPred));
 8001e06:	f8ce 4014 	str.w	r4, [lr, #20]
		clarkeTransform(states[i][0],states[i][1],states[i][2],&Valbt);
 8001e0a:	ee07 6a90 	vmov	s15, r6
 8001e0e:	7d06      	ldrb	r6, [r0, #20]
 8001e10:	7c80      	ldrb	r0, [r0, #18]
 8001e12:	ee06 6a90 	vmov	s13, r6
 8001e16:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001e1a:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8001e1e:	ee06 0a10 	vmov	s12, r0
	Xalbt->alpha = (a*2/3) - ((b+c)/3);
 8001e22:	ee76 4aa7 	vadd.f32	s9, s13, s15
		clarkeTransform(states[i][0],states[i][1],states[i][2],&Valbt);
 8001e26:	eeb8 6a46 	vcvt.f32.u32	s12, s12
	Xalbt->alpha = (a*2/3) - ((b+c)/3);
 8001e2a:	ee27 7a64 	vnmul.f32	s14, s14, s9
	Xalbt->beta = (b-c)*250/433;
 8001e2e:	ee77 7ae6 	vsub.f32	s15, s15, s13
	Xalbt->alpha = (a*2/3) - ((b+c)/3);
 8001e32:	eea6 7a25 	vfma.f32	s14, s12, s11
		if(costTemp[i] < cost){
 8001e36:	bfd8      	it	le
 8001e38:	4664      	movle	r4, ip
		IalphaPred = (Valbt.alpha + 2*Ialbt.alpha - Ealbt.alpha)*421/1000;
 8001e3a:	4e57      	ldr	r6, [pc, #348]	; (8001f98 <modelPredictiveControl+0x81c>)
	Xalbt->alpha = (a*2/3) - ((b+c)/3);
 8001e3c:	eebd 7ac7 	vcvt.s32.f32	s14, s14
	Xalbt->beta = (b-c)*250/433;
 8001e40:	ee67 7a85 	vmul.f32	s15, s15, s10
	Xalbt->alpha = (a*2/3) - ((b+c)/3);
 8001e44:	ee17 0a10 	vmov	r0, s14
	Xalbt->beta = (b-c)*250/433;
 8001e48:	eefd 7ae7 	vcvt.s32.f32	s15, s15
	Xalbt->alpha = (a*2/3) - ((b+c)/3);
 8001e4c:	b200      	sxth	r0, r0
		IalphaPred = (Valbt.alpha + 2*Ialbt.alpha - Ealbt.alpha)*421/1000;
 8001e4e:	4403      	add	r3, r0
 8001e50:	eba3 0909 	sub.w	r9, r3, r9
	Xalbt->beta = (b-c)*250/433;
 8001e54:	ee17 3a90 	vmov	r3, s15
		IalphaPred = (Valbt.alpha + 2*Ialbt.alpha - Ealbt.alpha)*421/1000;
 8001e58:	f240 17a5 	movw	r7, #421	; 0x1a5
	Xalbt->beta = (b-c)*250/433;
 8001e5c:	fa0f fc83 	sxth.w	ip, r3
		IalphaPred = (Valbt.alpha + 2*Ialbt.alpha - Ealbt.alpha)*421/1000;
 8001e60:	fb07 f909 	mul.w	r9, r7, r9
		IbetaPred = (Valbt.beta + 2*Ialbt.beta - Ealbt.beta)*421/1000;
 8001e64:	4462      	add	r2, ip
		IalphaPred = (Valbt.alpha + 2*Ialbt.alpha - Ealbt.alpha)*421/1000;
 8001e66:	fb86 3a09 	smull	r3, sl, r6, r9
		IbetaPred = (Valbt.beta + 2*Ialbt.beta - Ealbt.beta)*421/1000;
 8001e6a:	eba2 0808 	sub.w	r8, r2, r8
		IalphaPred = (Valbt.alpha + 2*Ialbt.alpha - Ealbt.alpha)*421/1000;
 8001e6e:	ea4f 79e9 	mov.w	r9, r9, asr #31
		IbetaPred = (Valbt.beta + 2*Ialbt.beta - Ealbt.beta)*421/1000;
 8001e72:	fb07 f808 	mul.w	r8, r7, r8
		IalphaPred = (Valbt.alpha + 2*Ialbt.alpha - Ealbt.alpha)*421/1000;
 8001e76:	ebc9 19aa 	rsb	r9, r9, sl, asr #6
		IbetaPred = (Valbt.beta + 2*Ialbt.beta - Ealbt.beta)*421/1000;
 8001e7a:	fb86 3608 	smull	r3, r6, r6, r8
		IalphaPred = (Valbt.alpha + 2*Ialbt.alpha - Ealbt.alpha)*421/1000;
 8001e7e:	fa0f f989 	sxth.w	r9, r9
		IbetaPred = (Valbt.beta + 2*Ialbt.beta - Ealbt.beta)*421/1000;
 8001e82:	ea4f 78e8 	mov.w	r8, r8, asr #31
		costTemp[i] = square(mod(IalbtReq.alpha - IalphaPred)) + square(mod(IalbtReq.beta - IbetaPred));
 8001e86:	eba1 0209 	sub.w	r2, r1, r9
		IbetaPred = (Valbt.beta + 2*Ialbt.beta - Ealbt.beta)*421/1000;
 8001e8a:	ebc8 18a6 	rsb	r8, r8, r6, asr #6
		costTemp[i] = square(mod(IalbtReq.alpha - IalphaPred)) + square(mod(IalbtReq.beta - IbetaPred));
 8001e8e:	2a00      	cmp	r2, #0
		IbetaPred = (Valbt.beta + 2*Ialbt.beta - Ealbt.beta)*421/1000;
 8001e90:	fa0f f888 	sxth.w	r8, r8
		costTemp[i] = square(mod(IalbtReq.alpha - IalphaPred)) + square(mod(IalbtReq.beta - IbetaPred));
 8001e94:	eba5 0308 	sub.w	r3, r5, r8
 8001e98:	bfdc      	itt	le
 8001e9a:	4249      	negle	r1, r1
 8001e9c:	eba1 0209 	suble.w	r2, r1, r9
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	bfdc      	itt	le
 8001ea4:	426d      	negle	r5, r5
 8001ea6:	eba5 0308 	suble.w	r3, r5, r8
 8001eaa:	fb02 f102 	mul.w	r1, r2, r2
 8001eae:	fb03 1103 	mla	r1, r3, r3, r1
		if(costTemp[i] < cost){
 8001eb2:	42a1      	cmp	r1, r4
		costTemp[i] = square(mod(IalbtReq.alpha - IalphaPred)) + square(mod(IalbtReq.beta - IbetaPred));
 8001eb4:	f8ce 1018 	str.w	r1, [lr, #24]
		if(costTemp[i] < cost){
 8001eb8:	db2d      	blt.n	8001f16 <modelPredictiveControl+0x79a>
			optimalVector = i;
			cost = costTemp[i];
		}
	}

	wt = optimalVector*60;
 8001eba:	9d00      	ldr	r5, [sp, #0]
 8001ebc:	4b37      	ldr	r3, [pc, #220]	; (8001f9c <modelPredictiveControl+0x820>)
 8001ebe:	4a38      	ldr	r2, [pc, #224]	; (8001fa0 <modelPredictiveControl+0x824>)
 8001ec0:	601c      	str	r4, [r3, #0]
 8001ec2:	4938      	ldr	r1, [pc, #224]	; (8001fa4 <modelPredictiveControl+0x828>)
 8001ec4:	4c38      	ldr	r4, [pc, #224]	; (8001fa8 <modelPredictiveControl+0x82c>)
 8001ec6:	8010      	strh	r0, [r2, #0]
 8001ec8:	ebc5 1305 	rsb	r3, r5, r5, lsl #4
 8001ecc:	009b      	lsls	r3, r3, #2
 8001ece:	7025      	strb	r5, [r4, #0]

	if(optimalVector == 0){
		V = 0;
	} else {
		V = 0.7;
 8001ed0:	eddf 7a36 	vldr	s15, [pc, #216]	; 8001fac <modelPredictiveControl+0x830>
 8001ed4:	ed9f 7a36 	vldr	s14, [pc, #216]	; 8001fb0 <modelPredictiveControl+0x834>
 8001ed8:	4c36      	ldr	r4, [pc, #216]	; (8001fb4 <modelPredictiveControl+0x838>)
 8001eda:	4837      	ldr	r0, [pc, #220]	; (8001fb8 <modelPredictiveControl+0x83c>)
	wt = optimalVector*60;
 8001edc:	800b      	strh	r3, [r1, #0]
 8001ede:	4b37      	ldr	r3, [pc, #220]	; (8001fbc <modelPredictiveControl+0x840>)
 8001ee0:	f8a2 c002 	strh.w	ip, [r2, #2]
	if(optimalVector == 0){
 8001ee4:	2d00      	cmp	r5, #0
 8001ee6:	f04f 0207 	mov.w	r2, #7
		V = 0.7;
 8001eea:	bf18      	it	ne
 8001eec:	eef0 7a47 	vmovne.f32	s15, s14
 8001ef0:	f8a4 9000 	strh.w	r9, [r4]
 8001ef4:	f8a0 8000 	strh.w	r8, [r0]
 8001ef8:	701a      	strb	r2, [r3, #0]
	if(optimalVector == 0){
 8001efa:	4a31      	ldr	r2, [pc, #196]	; (8001fc0 <modelPredictiveControl+0x844>)
	if(TIM2->ARR < TIM2->CNT){
 8001efc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001f00:	edc2 7a00 	vstr	s15, [r2]
 8001f04:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001f06:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001f08:	4291      	cmp	r1, r2
 8001f0a:	d201      	bcs.n	8001f10 <modelPredictiveControl+0x794>
		TIM2->CNT = 0;
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	625a      	str	r2, [r3, #36]	; 0x24
	}

	checkTimer();
}
 8001f10:	b003      	add	sp, #12
 8001f12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	for(i=0;i<7;i++){
 8001f16:	4a21      	ldr	r2, [pc, #132]	; (8001f9c <modelPredictiveControl+0x820>)
 8001f18:	4b21      	ldr	r3, [pc, #132]	; (8001fa0 <modelPredictiveControl+0x824>)
 8001f1a:	6011      	str	r1, [r2, #0]
	wt = optimalVector*60;
 8001f1c:	4921      	ldr	r1, [pc, #132]	; (8001fa4 <modelPredictiveControl+0x828>)
 8001f1e:	8018      	strh	r0, [r3, #0]
 8001f20:	f44f 70b4 	mov.w	r0, #360	; 0x168
 8001f24:	8008      	strh	r0, [r1, #0]
 8001f26:	4920      	ldr	r1, [pc, #128]	; (8001fa8 <modelPredictiveControl+0x82c>)
 8001f28:	4d22      	ldr	r5, [pc, #136]	; (8001fb4 <modelPredictiveControl+0x838>)
 8001f2a:	4c23      	ldr	r4, [pc, #140]	; (8001fb8 <modelPredictiveControl+0x83c>)
 8001f2c:	f8a3 c002 	strh.w	ip, [r3, #2]
 8001f30:	2206      	movs	r2, #6
 8001f32:	700a      	strb	r2, [r1, #0]
 8001f34:	4a21      	ldr	r2, [pc, #132]	; (8001fbc <modelPredictiveControl+0x840>)
		V = 0.7;
 8001f36:	eddf 7a1e 	vldr	s15, [pc, #120]	; 8001fb0 <modelPredictiveControl+0x834>
 8001f3a:	f8a5 9000 	strh.w	r9, [r5]
 8001f3e:	2307      	movs	r3, #7
 8001f40:	f8a4 8000 	strh.w	r8, [r4]
 8001f44:	7013      	strb	r3, [r2, #0]
	if(optimalVector == 0){
 8001f46:	e7d8      	b.n	8001efa <modelPredictiveControl+0x77e>
		return ((360+theta) - 360*(1+(theta/360)));
 8001f48:	481e      	ldr	r0, [pc, #120]	; (8001fc4 <modelPredictiveControl+0x848>)
 8001f4a:	fb80 4003 	smull	r4, r0, r0, r3
 8001f4e:	4418      	add	r0, r3
 8001f50:	17db      	asrs	r3, r3, #31
 8001f52:	ebc3 2320 	rsb	r3, r3, r0, asr #8
 8001f56:	b21b      	sxth	r3, r3
 8001f58:	3301      	adds	r3, #1
 8001f5a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8001f5e:	f501 71e1 	add.w	r1, r1, #450	; 0x1c2
 8001f62:	ebc3 1303 	rsb	r3, r3, r3, lsl #4
 8001f66:	eba1 03c3 	sub.w	r3, r1, r3, lsl #3
 8001f6a:	b299      	uxth	r1, r3
 8001f6c:	b21b      	sxth	r3, r3
 8001f6e:	e44f      	b.n	8001810 <modelPredictiveControl+0x94>
 8001f70:	b21b      	sxth	r3, r3
 8001f72:	3301      	adds	r3, #1
 8001f74:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8001f78:	b289      	uxth	r1, r1
 8001f7a:	ebc3 1203 	rsb	r2, r3, r3, lsl #4
 8001f7e:	f501 73b4 	add.w	r3, r1, #360	; 0x168
 8001f82:	eba3 03c2 	sub.w	r3, r3, r2, lsl #3
 8001f86:	b29a      	uxth	r2, r3
 8001f88:	b21b      	sxth	r3, r3
 8001f8a:	e411      	b.n	80017b0 <modelPredictiveControl+0x34>
 8001f8c:	3f2aaaab 	.word	0x3f2aaaab
 8001f90:	3f13ce56 	.word	0x3f13ce56
 8001f94:	3eaaaaab 	.word	0x3eaaaaab
 8001f98:	10624dd3 	.word	0x10624dd3
 8001f9c:	20000514 	.word	0x20000514
 8001fa0:	2000053c 	.word	0x2000053c
 8001fa4:	20000130 	.word	0x20000130
 8001fa8:	2000012a 	.word	0x2000012a
 8001fac:	00000000 	.word	0x00000000
 8001fb0:	3f333333 	.word	0x3f333333
 8001fb4:	2000055c 	.word	0x2000055c
 8001fb8:	20000568 	.word	0x20000568
 8001fbc:	20000524 	.word	0x20000524
 8001fc0:	20000004 	.word	0x20000004
 8001fc4:	b60b60b7 	.word	0xb60b60b7

08001fc8 <executeSetAlgorithm>:
 * This function executes set algorithms at regular interval
 * determined by TIM2
 *
 */
void executeSetAlgorithm(){
	if(isOpenLoopComplete){
 8001fc8:	4912      	ldr	r1, [pc, #72]	; (8002014 <executeSetAlgorithm+0x4c>)
 8001fca:	780a      	ldrb	r2, [r1, #0]
 8001fcc:	b10a      	cbz	r2, 8001fd2 <executeSetAlgorithm+0xa>
//		sixStepControl();
		modelPredictiveControl();
 8001fce:	f7ff bbd5 	b.w	800177c <modelPredictiveControl>
	wt+=60;
 8001fd2:	4811      	ldr	r0, [pc, #68]	; (8002018 <executeSetAlgorithm+0x50>)
 8001fd4:	8803      	ldrh	r3, [r0, #0]
 8001fd6:	333c      	adds	r3, #60	; 0x3c
 8001fd8:	b29b      	uxth	r3, r3
	if(wt >= 360){
 8001fda:	f5b3 7fb4 	cmp.w	r3, #360	; 0x168
 8001fde:	d209      	bcs.n	8001ff4 <executeSetAlgorithm+0x2c>
	wt+=60;
 8001fe0:	8003      	strh	r3, [r0, #0]
	if(TIM2->ARR < TIM2->CNT){
 8001fe2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001fe6:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001fe8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001fea:	4291      	cmp	r1, r2
		TIM2->CNT = 0;
 8001fec:	bf3c      	itt	cc
 8001fee:	2200      	movcc	r2, #0
 8001ff0:	625a      	strcc	r2, [r3, #36]	; 0x24
	} else {
		openLoopControl();
	}
}
 8001ff2:	4770      	bx	lr
		if(TIM2->ARR > 9000){
 8001ff4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
		wt = 0;
 8001ff8:	8002      	strh	r2, [r0, #0]
		if(TIM2->ARR > 9000){
 8001ffa:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8001ffc:	f242 3228 	movw	r2, #9000	; 0x2328
 8002000:	4290      	cmp	r0, r2
 8002002:	d903      	bls.n	800200c <executeSetAlgorithm+0x44>
			TIM2->ARR -= 10;
 8002004:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002006:	3a0a      	subs	r2, #10
 8002008:	62da      	str	r2, [r3, #44]	; 0x2c
 800200a:	e7ea      	b.n	8001fe2 <executeSetAlgorithm+0x1a>
			isOpenLoopComplete = 1;
 800200c:	2301      	movs	r3, #1
 800200e:	700b      	strb	r3, [r1, #0]
 8002010:	e7e7      	b.n	8001fe2 <executeSetAlgorithm+0x1a>
 8002012:	bf00      	nop
 8002014:	20000128 	.word	0x20000128
 8002018:	20000130 	.word	0x20000130

0800201c <startStop>:
/**
 * This function controls start/stop of motor with Blue button
 *
 */
void startStop(){
	if(!run){
 800201c:	4a03      	ldr	r2, [pc, #12]	; (800202c <startStop+0x10>)
 800201e:	7813      	ldrb	r3, [r2, #0]
 8002020:	fab3 f383 	clz	r3, r3
 8002024:	095b      	lsrs	r3, r3, #5
 8002026:	7013      	strb	r3, [r2, #0]
		run = 1;
	} else {
		run = 0;
	}
}
 8002028:	4770      	bx	lr
 800202a:	bf00      	nop
 800202c:	20000010 	.word	0x20000010

08002030 <SystemInit>:
  */
void SystemInit(void)
{
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002030:	4a03      	ldr	r2, [pc, #12]	; (8002040 <SystemInit+0x10>)
 8002032:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8002036:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800203a:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800203e:	4770      	bx	lr
 8002040:	e000ed00 	.word	0xe000ed00

08002044 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002044:	f8df d034 	ldr.w	sp, [pc, #52]	; 800207c <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002048:	480d      	ldr	r0, [pc, #52]	; (8002080 <LoopForever+0x6>)
  ldr r1, =_edata
 800204a:	490e      	ldr	r1, [pc, #56]	; (8002084 <LoopForever+0xa>)
  ldr r2, =_sidata
 800204c:	4a0e      	ldr	r2, [pc, #56]	; (8002088 <LoopForever+0xe>)
  movs r3, #0
 800204e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002050:	e002      	b.n	8002058 <LoopCopyDataInit>

08002052 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002052:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002054:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002056:	3304      	adds	r3, #4

08002058 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002058:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800205a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800205c:	d3f9      	bcc.n	8002052 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800205e:	4a0b      	ldr	r2, [pc, #44]	; (800208c <LoopForever+0x12>)
  ldr r4, =_ebss
 8002060:	4c0b      	ldr	r4, [pc, #44]	; (8002090 <LoopForever+0x16>)
  movs r3, #0
 8002062:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002064:	e001      	b.n	800206a <LoopFillZerobss>

08002066 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002066:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002068:	3204      	adds	r2, #4

0800206a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800206a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800206c:	d3fb      	bcc.n	8002066 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800206e:	f7ff ffdf 	bl	8002030 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002072:	f002 fe33 	bl	8004cdc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002076:	f7fe fc5b 	bl	8000930 <main>

0800207a <LoopForever>:

LoopForever:
    b LoopForever
 800207a:	e7fe      	b.n	800207a <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800207c:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8002080:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002084:	200000ec 	.word	0x200000ec
  ldr r2, =_sidata
 8002088:	08004d90 	.word	0x08004d90
  ldr r2, =_sbss
 800208c:	200000ec 	.word	0x200000ec
  ldr r4, =_ebss
 8002090:	2000057c 	.word	0x2000057c

08002094 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002094:	e7fe      	b.n	8002094 <ADC1_2_IRQHandler>
	...

08002098 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002098:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800209a:	4a0e      	ldr	r2, [pc, #56]	; (80020d4 <HAL_InitTick+0x3c>)
 800209c:	4b0e      	ldr	r3, [pc, #56]	; (80020d8 <HAL_InitTick+0x40>)
 800209e:	7812      	ldrb	r2, [r2, #0]
 80020a0:	681b      	ldr	r3, [r3, #0]
{
 80020a2:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80020a4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80020a8:	fbb0 f0f2 	udiv	r0, r0, r2
 80020ac:	fbb3 f0f0 	udiv	r0, r3, r0
 80020b0:	f000 fdc0 	bl	8002c34 <HAL_SYSTICK_Config>
 80020b4:	b908      	cbnz	r0, 80020ba <HAL_InitTick+0x22>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80020b6:	2d0f      	cmp	r5, #15
 80020b8:	d901      	bls.n	80020be <HAL_InitTick+0x26>
    return HAL_ERROR;
 80020ba:	2001      	movs	r0, #1
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
}
 80020bc:	bd38      	pop	{r3, r4, r5, pc}
 80020be:	4604      	mov	r4, r0
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80020c0:	4602      	mov	r2, r0
 80020c2:	4629      	mov	r1, r5
 80020c4:	f04f 30ff 	mov.w	r0, #4294967295
 80020c8:	f000 fd6e 	bl	8002ba8 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80020cc:	4b03      	ldr	r3, [pc, #12]	; (80020dc <HAL_InitTick+0x44>)
 80020ce:	4620      	mov	r0, r4
 80020d0:	601d      	str	r5, [r3, #0]
}
 80020d2:	bd38      	pop	{r3, r4, r5, pc}
 80020d4:	200000e4 	.word	0x200000e4
 80020d8:	200000e0 	.word	0x200000e0
 80020dc:	200000e8 	.word	0x200000e8

080020e0 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80020e0:	4a07      	ldr	r2, [pc, #28]	; (8002100 <HAL_Init+0x20>)
{
 80020e2:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80020e4:	6813      	ldr	r3, [r2, #0]
 80020e6:	f043 0310 	orr.w	r3, r3, #16
 80020ea:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80020ec:	2003      	movs	r0, #3
 80020ee:	f000 fd47 	bl	8002b80 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80020f2:	2004      	movs	r0, #4
 80020f4:	f7ff ffd0 	bl	8002098 <HAL_InitTick>
  HAL_MspInit();
 80020f8:	f7fe fe9c 	bl	8000e34 <HAL_MspInit>
}
 80020fc:	2000      	movs	r0, #0
 80020fe:	bd08      	pop	{r3, pc}
 8002100:	40022000 	.word	0x40022000

08002104 <HAL_GetTick>:
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;  
 8002104:	4b01      	ldr	r3, [pc, #4]	; (800210c <HAL_GetTick+0x8>)
 8002106:	6818      	ldr	r0, [r3, #0]
}
 8002108:	4770      	bx	lr
 800210a:	bf00      	nop
 800210c:	20000578 	.word	0x20000578

08002110 <HAL_ADC_ConvCpltCallback>:
 8002110:	4770      	bx	lr
 8002112:	bf00      	nop

08002114 <HAL_ADC_ConvHalfCpltCallback>:
 8002114:	4770      	bx	lr
 8002116:	bf00      	nop

08002118 <HAL_ADC_ErrorCallback>:
 8002118:	4770      	bx	lr
 800211a:	bf00      	nop

0800211c <ADC_DMAError>:
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800211c:	6a40      	ldr	r0, [r0, #36]	; 0x24
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800211e:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8002120:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002124:	6403      	str	r3, [r0, #64]	; 0x40
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002126:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8002128:	f043 0304 	orr.w	r3, r3, #4
 800212c:	6443      	str	r3, [r0, #68]	; 0x44
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 800212e:	f7ff bff3 	b.w	8002118 <HAL_ADC_ErrorCallback>
 8002132:	bf00      	nop

08002134 <ADC_DMAHalfConvCplt>:
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002134:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8002136:	f7ff bfed 	b.w	8002114 <HAL_ADC_ConvHalfCpltCallback>
 800213a:	bf00      	nop

0800213c <ADC_DMAConvCplt>:
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800213c:	6a43      	ldr	r3, [r0, #36]	; 0x24
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800213e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002140:	f012 0f50 	tst.w	r2, #80	; 0x50
 8002144:	d118      	bne.n	8002178 <ADC_DMAConvCplt+0x3c>
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002146:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002148:	6819      	ldr	r1, [r3, #0]
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800214a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800214e:	641a      	str	r2, [r3, #64]	; 0x40
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002150:	68ca      	ldr	r2, [r1, #12]
 8002152:	f412 6f40 	tst.w	r2, #3072	; 0xc00
 8002156:	d10c      	bne.n	8002172 <ADC_DMAConvCplt+0x36>
 8002158:	7e5a      	ldrb	r2, [r3, #25]
 800215a:	b952      	cbnz	r2, 8002172 <ADC_DMAConvCplt+0x36>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800215c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800215e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002162:	641a      	str	r2, [r3, #64]	; 0x40
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002164:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002166:	04d2      	lsls	r2, r2, #19
 8002168:	d403      	bmi.n	8002172 <ADC_DMAConvCplt+0x36>
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800216a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800216c:	f042 0201 	orr.w	r2, r2, #1
 8002170:	641a      	str	r2, [r3, #64]	; 0x40
      HAL_ADC_ConvCpltCallback(hadc);
 8002172:	4618      	mov	r0, r3
 8002174:	f7ff bfcc 	b.w	8002110 <HAL_ADC_ConvCpltCallback>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8002178:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800217a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800217c:	4718      	bx	r3
 800217e:	bf00      	nop

08002180 <ADC_Disable>:
  uint32_t tickstart = 0U;
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8002180:	6802      	ldr	r2, [r0, #0]
{
 8002182:	b538      	push	{r3, r4, r5, lr}
  if (ADC_IS_ENABLE(hadc) != RESET )
 8002184:	6893      	ldr	r3, [r2, #8]
 8002186:	f003 0303 	and.w	r3, r3, #3
 800218a:	2b01      	cmp	r3, #1
 800218c:	d001      	beq.n	8002192 <ADC_Disable+0x12>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800218e:	2000      	movs	r0, #0
}
 8002190:	bd38      	pop	{r3, r4, r5, pc}
  if (ADC_IS_ENABLE(hadc) != RESET )
 8002192:	6811      	ldr	r1, [r2, #0]
 8002194:	07c9      	lsls	r1, r1, #31
 8002196:	d5fa      	bpl.n	800218e <ADC_Disable+0xe>
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8002198:	6891      	ldr	r1, [r2, #8]
 800219a:	f001 010d 	and.w	r1, r1, #13
 800219e:	2901      	cmp	r1, #1
 80021a0:	4604      	mov	r4, r0
 80021a2:	d009      	beq.n	80021b8 <ADC_Disable+0x38>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80021a4:	6c02      	ldr	r2, [r0, #64]	; 0x40
 80021a6:	f042 0210 	orr.w	r2, r2, #16
 80021aa:	6402      	str	r2, [r0, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80021ac:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80021ae:	f042 0201 	orr.w	r2, r2, #1
      return HAL_ERROR;
 80021b2:	4618      	mov	r0, r3
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80021b4:	6462      	str	r2, [r4, #68]	; 0x44
}
 80021b6:	bd38      	pop	{r3, r4, r5, pc}
      __HAL_ADC_DISABLE(hadc);
 80021b8:	6893      	ldr	r3, [r2, #8]
 80021ba:	2103      	movs	r1, #3
 80021bc:	f043 0302 	orr.w	r3, r3, #2
 80021c0:	6093      	str	r3, [r2, #8]
 80021c2:	6011      	str	r1, [r2, #0]
    tickstart = HAL_GetTick();
 80021c4:	f7ff ff9e 	bl	8002104 <HAL_GetTick>
 80021c8:	4605      	mov	r5, r0
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80021ca:	6823      	ldr	r3, [r4, #0]
 80021cc:	689b      	ldr	r3, [r3, #8]
 80021ce:	07db      	lsls	r3, r3, #31
 80021d0:	d5dd      	bpl.n	800218e <ADC_Disable+0xe>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80021d2:	f7ff ff97 	bl	8002104 <HAL_GetTick>
 80021d6:	1b40      	subs	r0, r0, r5
 80021d8:	2802      	cmp	r0, #2
 80021da:	d9f6      	bls.n	80021ca <ADC_Disable+0x4a>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80021dc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80021de:	f043 0310 	orr.w	r3, r3, #16
 80021e2:	6423      	str	r3, [r4, #64]	; 0x40
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80021e4:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80021e6:	f043 0301 	orr.w	r3, r3, #1
 80021ea:	6463      	str	r3, [r4, #68]	; 0x44
 80021ec:	2001      	movs	r0, #1
}
 80021ee:	bd38      	pop	{r3, r4, r5, pc}

080021f0 <ADC_Enable>:
  if (ADC_IS_ENABLE(hadc) == RESET)
 80021f0:	6802      	ldr	r2, [r0, #0]
{
 80021f2:	b538      	push	{r3, r4, r5, lr}
  if (ADC_IS_ENABLE(hadc) == RESET)
 80021f4:	6893      	ldr	r3, [r2, #8]
 80021f6:	f003 0303 	and.w	r3, r3, #3
 80021fa:	2b01      	cmp	r3, #1
{
 80021fc:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) == RESET)
 80021fe:	d020      	beq.n	8002242 <ADC_Enable+0x52>
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8002200:	6891      	ldr	r1, [r2, #8]
 8002202:	4b12      	ldr	r3, [pc, #72]	; (800224c <ADC_Enable+0x5c>)
 8002204:	4219      	tst	r1, r3
 8002206:	d009      	beq.n	800221c <ADC_Enable+0x2c>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002208:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800220a:	f043 0310 	orr.w	r3, r3, #16
 800220e:	6423      	str	r3, [r4, #64]	; 0x40
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002210:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002212:	f043 0301 	orr.w	r3, r3, #1
 8002216:	6463      	str	r3, [r4, #68]	; 0x44
 8002218:	2001      	movs	r0, #1
}
 800221a:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_ADC_ENABLE(hadc);
 800221c:	6893      	ldr	r3, [r2, #8]
 800221e:	f043 0301 	orr.w	r3, r3, #1
 8002222:	6093      	str	r3, [r2, #8]
    tickstart = HAL_GetTick();  
 8002224:	f7ff ff6e 	bl	8002104 <HAL_GetTick>
 8002228:	4605      	mov	r5, r0
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800222a:	e004      	b.n	8002236 <ADC_Enable+0x46>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800222c:	f7ff ff6a 	bl	8002104 <HAL_GetTick>
 8002230:	1b43      	subs	r3, r0, r5
 8002232:	2b02      	cmp	r3, #2
 8002234:	d8e8      	bhi.n	8002208 <ADC_Enable+0x18>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002236:	6823      	ldr	r3, [r4, #0]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	07db      	lsls	r3, r3, #31
 800223c:	d5f6      	bpl.n	800222c <ADC_Enable+0x3c>
  return HAL_OK;
 800223e:	2000      	movs	r0, #0
}
 8002240:	bd38      	pop	{r3, r4, r5, pc}
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002242:	6813      	ldr	r3, [r2, #0]
 8002244:	07d9      	lsls	r1, r3, #31
 8002246:	d5db      	bpl.n	8002200 <ADC_Enable+0x10>
  return HAL_OK;
 8002248:	2000      	movs	r0, #0
 800224a:	e7f9      	b.n	8002240 <ADC_Enable+0x50>
 800224c:	8000003f 	.word	0x8000003f

08002250 <HAL_ADC_Init>:
{
 8002250:	b570      	push	{r4, r5, r6, lr}
 8002252:	b082      	sub	sp, #8
  __IO uint32_t wait_loop_index = 0U;
 8002254:	2300      	movs	r3, #0
 8002256:	9301      	str	r3, [sp, #4]
  if(hadc == NULL)
 8002258:	2800      	cmp	r0, #0
 800225a:	f000 809d 	beq.w	8002398 <HAL_ADC_Init+0x148>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800225e:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8002260:	f013 0310 	ands.w	r3, r3, #16
 8002264:	4604      	mov	r4, r0
 8002266:	d118      	bne.n	800229a <HAL_ADC_Init+0x4a>
    if (hadc->State == HAL_ADC_STATE_RESET)
 8002268:	6c05      	ldr	r5, [r0, #64]	; 0x40
 800226a:	2d00      	cmp	r5, #0
 800226c:	f000 8097 	beq.w	800239e <HAL_ADC_Init+0x14e>
 8002270:	6822      	ldr	r2, [r4, #0]
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8002272:	6891      	ldr	r1, [r2, #8]
 8002274:	00cd      	lsls	r5, r1, #3
 8002276:	f140 8083 	bpl.w	8002380 <HAL_ADC_Init+0x130>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 800227a:	6891      	ldr	r1, [r2, #8]
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 800227c:	0088      	lsls	r0, r1, #2
 800227e:	d47f      	bmi.n	8002380 <HAL_ADC_Init+0x130>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002280:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8002282:	06c9      	lsls	r1, r1, #27
 8002284:	d400      	bmi.n	8002288 <HAL_ADC_Init+0x38>
 8002286:	b163      	cbz	r3, 80022a2 <HAL_ADC_Init+0x52>
    ADC_STATE_CLR_SET(hadc->State,
 8002288:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800228a:	f023 0312 	bic.w	r3, r3, #18
 800228e:	f043 0310 	orr.w	r3, r3, #16
    tmp_hal_status = HAL_ERROR; 
 8002292:	2001      	movs	r0, #1
    ADC_STATE_CLR_SET(hadc->State,
 8002294:	6423      	str	r3, [r4, #64]	; 0x40
}
 8002296:	b002      	add	sp, #8
 8002298:	bd70      	pop	{r4, r5, r6, pc}
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800229a:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800229c:	06da      	lsls	r2, r3, #27
 800229e:	d4f3      	bmi.n	8002288 <HAL_ADC_Init+0x38>
 80022a0:	6802      	ldr	r2, [r0, #0]
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 80022a2:	6890      	ldr	r0, [r2, #8]
      (tmp_hal_status == HAL_OK)                                &&
 80022a4:	f010 0004 	ands.w	r0, r0, #4
 80022a8:	d1ee      	bne.n	8002288 <HAL_ADC_Init+0x38>
    ADC_STATE_CLR_SET(hadc->State,
 80022aa:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80022ac:	f421 7181 	bic.w	r1, r1, #258	; 0x102
 80022b0:	f041 0102 	orr.w	r1, r1, #2
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80022b4:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
    ADC_STATE_CLR_SET(hadc->State,
 80022b8:	6421      	str	r1, [r4, #64]	; 0x40
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80022ba:	f000 80e3 	beq.w	8002484 <HAL_ADC_Init+0x234>
 80022be:	4b87      	ldr	r3, [pc, #540]	; (80024dc <HAL_ADC_Init+0x28c>)
 80022c0:	429a      	cmp	r2, r3
 80022c2:	f000 80e7 	beq.w	8002494 <HAL_ADC_Init+0x244>
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80022c6:	4986      	ldr	r1, [pc, #536]	; (80024e0 <HAL_ADC_Init+0x290>)
 80022c8:	428a      	cmp	r2, r1
 80022ca:	d075      	beq.n	80023b8 <HAL_ADC_Init+0x168>
 80022cc:	4b85      	ldr	r3, [pc, #532]	; (80024e4 <HAL_ADC_Init+0x294>)
 80022ce:	429a      	cmp	r2, r3
 80022d0:	d073      	beq.n	80023ba <HAL_ADC_Init+0x16a>
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 80022d2:	6893      	ldr	r3, [r2, #8]
 80022d4:	f003 0303 	and.w	r3, r3, #3
 80022d8:	2b01      	cmp	r3, #1
 80022da:	f000 80ed 	beq.w	80024b8 <HAL_ADC_Init+0x268>
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80022de:	4d82      	ldr	r5, [pc, #520]	; (80024e8 <HAL_ADC_Init+0x298>)
      MODIFY_REG(tmpADC_Common->CCR       ,
 80022e0:	68ab      	ldr	r3, [r5, #8]
 80022e2:	6861      	ldr	r1, [r4, #4]
 80022e4:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 80022e8:	430b      	orrs	r3, r1
 80022ea:	60ab      	str	r3, [r5, #8]
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 80022ec:	e9d4 3102 	ldrd	r3, r1, [r4, #8]
 80022f0:	6b66      	ldr	r6, [r4, #52]	; 0x34
 80022f2:	7e65      	ldrb	r5, [r4, #25]
 80022f4:	430b      	orrs	r3, r1
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80022f6:	f894 1020 	ldrb.w	r1, [r4, #32]
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 80022fa:	2e01      	cmp	r6, #1
 80022fc:	bf18      	it	ne
 80022fe:	f44f 5080 	movne.w	r0, #4096	; 0x1000
 8002302:	ea43 3345 	orr.w	r3, r3, r5, lsl #13
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002306:	2901      	cmp	r1, #1
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8002308:	ea43 0300 	orr.w	r3, r3, r0
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800230c:	f000 8095 	beq.w	800243a <HAL_ADC_Init+0x1ea>
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002310:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8002312:	2901      	cmp	r1, #1
 8002314:	d00d      	beq.n	8002332 <HAL_ADC_Init+0xe2>
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8002316:	4872      	ldr	r0, [pc, #456]	; (80024e0 <HAL_ADC_Init+0x290>)
 8002318:	4282      	cmp	r2, r0
 800231a:	f000 809e 	beq.w	800245a <HAL_ADC_Init+0x20a>
 800231e:	f500 7080 	add.w	r0, r0, #256	; 0x100
 8002322:	4282      	cmp	r2, r0
 8002324:	f000 8099 	beq.w	800245a <HAL_ADC_Init+0x20a>
 8002328:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
 800232c:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 800232e:	4303      	orrs	r3, r0
 8002330:	430b      	orrs	r3, r1
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8002332:	6891      	ldr	r1, [r2, #8]
 8002334:	f011 0f0c 	tst.w	r1, #12
 8002338:	d10c      	bne.n	8002354 <HAL_ADC_Init+0x104>
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 800233a:	68d1      	ldr	r1, [r2, #12]
 800233c:	f421 4180 	bic.w	r1, r1, #16384	; 0x4000
 8002340:	f021 0102 	bic.w	r1, r1, #2
 8002344:	60d1      	str	r1, [r2, #12]
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8002346:	f894 1030 	ldrb.w	r1, [r4, #48]	; 0x30
 800234a:	7e20      	ldrb	r0, [r4, #24]
 800234c:	0049      	lsls	r1, r1, #1
 800234e:	ea41 3180 	orr.w	r1, r1, r0, lsl #14
 8002352:	430b      	orrs	r3, r1
    MODIFY_REG(hadc->Instance->CFGR,
 8002354:	68d5      	ldr	r5, [r2, #12]
 8002356:	4965      	ldr	r1, [pc, #404]	; (80024ec <HAL_ADC_Init+0x29c>)
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002358:	6920      	ldr	r0, [r4, #16]
    MODIFY_REG(hadc->Instance->CFGR,
 800235a:	4029      	ands	r1, r5
 800235c:	430b      	orrs	r3, r1
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800235e:	2801      	cmp	r0, #1
    MODIFY_REG(hadc->Instance->CFGR,
 8002360:	60d3      	str	r3, [r2, #12]
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002362:	d072      	beq.n	800244a <HAL_ADC_Init+0x1fa>
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002364:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002366:	f023 030f 	bic.w	r3, r3, #15
 800236a:	6313      	str	r3, [r2, #48]	; 0x30
    ADC_CLEAR_ERRORCODE(hadc);
 800236c:	2000      	movs	r0, #0
 800236e:	6460      	str	r0, [r4, #68]	; 0x44
    ADC_STATE_CLR_SET(hadc->State,
 8002370:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002372:	f023 0303 	bic.w	r3, r3, #3
 8002376:	f043 0301 	orr.w	r3, r3, #1
 800237a:	6423      	str	r3, [r4, #64]	; 0x40
}
 800237c:	b002      	add	sp, #8
 800237e:	bd70      	pop	{r4, r5, r6, pc}
      ADC_STATE_CLR_SET(hadc->State,
 8002380:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002382:	f023 0312 	bic.w	r3, r3, #18
 8002386:	f043 0310 	orr.w	r3, r3, #16
 800238a:	6423      	str	r3, [r4, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800238c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800238e:	f043 0301 	orr.w	r3, r3, #1
 8002392:	6463      	str	r3, [r4, #68]	; 0x44
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002394:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002396:	e777      	b.n	8002288 <HAL_ADC_Init+0x38>
    return HAL_ERROR;
 8002398:	2001      	movs	r0, #1
}
 800239a:	b002      	add	sp, #8
 800239c:	bd70      	pop	{r4, r5, r6, pc}
      hadc->InjectionConfig.ContextQueue = 0U;
 800239e:	e9c0 5512 	strd	r5, r5, [r0, #72]	; 0x48
      ADC_CLEAR_ERRORCODE(hadc);
 80023a2:	6445      	str	r5, [r0, #68]	; 0x44
      hadc->Lock = HAL_UNLOCKED;
 80023a4:	f880 503c 	strb.w	r5, [r0, #60]	; 0x3c
    HAL_ADC_MspInit(hadc);
 80023a8:	f7fe fd5e 	bl	8000e68 <HAL_ADC_MspInit>
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 80023ac:	6822      	ldr	r2, [r4, #0]
 80023ae:	6893      	ldr	r3, [r2, #8]
 80023b0:	00db      	lsls	r3, r3, #3
 80023b2:	d511      	bpl.n	80023d8 <HAL_ADC_Init+0x188>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80023b4:	462b      	mov	r3, r5
 80023b6:	e75c      	b.n	8002272 <HAL_ADC_Init+0x22>
 80023b8:	494a      	ldr	r1, [pc, #296]	; (80024e4 <HAL_ADC_Init+0x294>)
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80023ba:	4d4b      	ldr	r5, [pc, #300]	; (80024e8 <HAL_ADC_Init+0x298>)
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 80023bc:	6893      	ldr	r3, [r2, #8]
 80023be:	f003 0303 	and.w	r3, r3, #3
 80023c2:	2b01      	cmp	r3, #1
 80023c4:	d061      	beq.n	800248a <HAL_ADC_Init+0x23a>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 80023c6:	688b      	ldr	r3, [r1, #8]
 80023c8:	f003 0303 	and.w	r3, r3, #3
 80023cc:	2b01      	cmp	r3, #1
 80023ce:	d187      	bne.n	80022e0 <HAL_ADC_Init+0x90>
 80023d0:	680b      	ldr	r3, [r1, #0]
 80023d2:	07db      	lsls	r3, r3, #31
 80023d4:	d48a      	bmi.n	80022ec <HAL_ADC_Init+0x9c>
 80023d6:	e783      	b.n	80022e0 <HAL_ADC_Init+0x90>
        tmp_hal_status = ADC_Disable(hadc);
 80023d8:	4620      	mov	r0, r4
 80023da:	f7ff fed1 	bl	8002180 <ADC_Disable>
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80023de:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80023e0:	06d6      	lsls	r6, r2, #27
        tmp_hal_status = ADC_Disable(hadc);
 80023e2:	4603      	mov	r3, r0
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80023e4:	f53f af44 	bmi.w	8002270 <HAL_ADC_Init+0x20>
 80023e8:	2800      	cmp	r0, #0
 80023ea:	f47f af41 	bne.w	8002270 <HAL_ADC_Init+0x20>
          ADC_STATE_CLR_SET(hadc->State,
 80023ee:	6c20      	ldr	r0, [r4, #64]	; 0x40
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 80023f0:	6822      	ldr	r2, [r4, #0]
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80023f2:	493f      	ldr	r1, [pc, #252]	; (80024f0 <HAL_ADC_Init+0x2a0>)
 80023f4:	4d3f      	ldr	r5, [pc, #252]	; (80024f4 <HAL_ADC_Init+0x2a4>)
 80023f6:	6809      	ldr	r1, [r1, #0]
          ADC_STATE_CLR_SET(hadc->State,
 80023f8:	f420 5088 	bic.w	r0, r0, #4352	; 0x1100
 80023fc:	f020 0002 	bic.w	r0, r0, #2
 8002400:	f040 0002 	orr.w	r0, r0, #2
 8002404:	6420      	str	r0, [r4, #64]	; 0x40
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8002406:	6890      	ldr	r0, [r2, #8]
 8002408:	f020 5040 	bic.w	r0, r0, #805306368	; 0x30000000
 800240c:	6090      	str	r0, [r2, #8]
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800240e:	fba5 0101 	umull	r0, r1, r5, r1
 8002412:	0c89      	lsrs	r1, r1, #18
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8002414:	6890      	ldr	r0, [r2, #8]
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002416:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 800241a:	0049      	lsls	r1, r1, #1
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 800241c:	f040 5080 	orr.w	r0, r0, #268435456	; 0x10000000
 8002420:	6090      	str	r0, [r2, #8]
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002422:	9101      	str	r1, [sp, #4]
          while(wait_loop_index != 0U)
 8002424:	9901      	ldr	r1, [sp, #4]
 8002426:	2900      	cmp	r1, #0
 8002428:	f43f af23 	beq.w	8002272 <HAL_ADC_Init+0x22>
            wait_loop_index--;
 800242c:	9901      	ldr	r1, [sp, #4]
 800242e:	3901      	subs	r1, #1
 8002430:	9101      	str	r1, [sp, #4]
          while(wait_loop_index != 0U)
 8002432:	9901      	ldr	r1, [sp, #4]
 8002434:	2900      	cmp	r1, #0
 8002436:	d1f9      	bne.n	800242c <HAL_ADC_Init+0x1dc>
 8002438:	e71b      	b.n	8002272 <HAL_ADC_Init+0x22>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800243a:	bb7d      	cbnz	r5, 800249c <HAL_ADC_Init+0x24c>
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 800243c:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800243e:	3901      	subs	r1, #1
 8002440:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
 8002444:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002448:	e762      	b.n	8002310 <HAL_ADC_Init+0xc0>
      MODIFY_REG(hadc->Instance->SQR1                     ,
 800244a:	6b11      	ldr	r1, [r2, #48]	; 0x30
 800244c:	69e3      	ldr	r3, [r4, #28]
 800244e:	f021 010f 	bic.w	r1, r1, #15
 8002452:	3b01      	subs	r3, #1
 8002454:	430b      	orrs	r3, r1
 8002456:	6313      	str	r3, [r2, #48]	; 0x30
 8002458:	e788      	b.n	800236c <HAL_ADC_Init+0x11c>
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 800245a:	f5b1 7f30 	cmp.w	r1, #704	; 0x2c0
 800245e:	d028      	beq.n	80024b2 <HAL_ADC_Init+0x262>
 8002460:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 8002464:	d02d      	beq.n	80024c2 <HAL_ADC_Init+0x272>
 8002466:	f5b1 7fe0 	cmp.w	r1, #448	; 0x1c0
 800246a:	d02d      	beq.n	80024c8 <HAL_ADC_Init+0x278>
 800246c:	f5b1 5f8a 	cmp.w	r1, #4416	; 0x1140
 8002470:	d02d      	beq.n	80024ce <HAL_ADC_Init+0x27e>
 8002472:	f5b1 5f84 	cmp.w	r1, #4224	; 0x1080
 8002476:	d02d      	beq.n	80024d4 <HAL_ADC_Init+0x284>
 8002478:	f5b1 5f86 	cmp.w	r1, #4288	; 0x10c0
 800247c:	bf08      	it	eq
 800247e:	f44f 71c0 	moveq.w	r1, #384	; 0x180
 8002482:	e753      	b.n	800232c <HAL_ADC_Init+0xdc>
 8002484:	4915      	ldr	r1, [pc, #84]	; (80024dc <HAL_ADC_Init+0x28c>)
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002486:	4d1c      	ldr	r5, [pc, #112]	; (80024f8 <HAL_ADC_Init+0x2a8>)
 8002488:	e798      	b.n	80023bc <HAL_ADC_Init+0x16c>
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 800248a:	6813      	ldr	r3, [r2, #0]
 800248c:	07de      	lsls	r6, r3, #31
 800248e:	f53f af2d 	bmi.w	80022ec <HAL_ADC_Init+0x9c>
 8002492:	e798      	b.n	80023c6 <HAL_ADC_Init+0x176>
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002494:	4d18      	ldr	r5, [pc, #96]	; (80024f8 <HAL_ADC_Init+0x2a8>)
 8002496:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
 800249a:	e78f      	b.n	80023bc <HAL_ADC_Init+0x16c>
        ADC_STATE_CLR_SET(hadc->State,
 800249c:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800249e:	f021 0122 	bic.w	r1, r1, #34	; 0x22
 80024a2:	f041 0120 	orr.w	r1, r1, #32
 80024a6:	6421      	str	r1, [r4, #64]	; 0x40
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80024a8:	6c61      	ldr	r1, [r4, #68]	; 0x44
 80024aa:	f041 0101 	orr.w	r1, r1, #1
 80024ae:	6461      	str	r1, [r4, #68]	; 0x44
 80024b0:	e72e      	b.n	8002310 <HAL_ADC_Init+0xc0>
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 80024b2:	f44f 71e0 	mov.w	r1, #448	; 0x1c0
 80024b6:	e739      	b.n	800232c <HAL_ADC_Init+0xdc>
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 80024b8:	6813      	ldr	r3, [r2, #0]
 80024ba:	07db      	lsls	r3, r3, #31
 80024bc:	f53f af16 	bmi.w	80022ec <HAL_ADC_Init+0x9c>
 80024c0:	e70d      	b.n	80022de <HAL_ADC_Init+0x8e>
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 80024c2:	f44f 7130 	mov.w	r1, #704	; 0x2c0
 80024c6:	e731      	b.n	800232c <HAL_ADC_Init+0xdc>
 80024c8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80024cc:	e72e      	b.n	800232c <HAL_ADC_Init+0xdc>
 80024ce:	f44f 7170 	mov.w	r1, #960	; 0x3c0
 80024d2:	e72b      	b.n	800232c <HAL_ADC_Init+0xdc>
 80024d4:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80024d8:	e728      	b.n	800232c <HAL_ADC_Init+0xdc>
 80024da:	bf00      	nop
 80024dc:	50000100 	.word	0x50000100
 80024e0:	50000400 	.word	0x50000400
 80024e4:	50000500 	.word	0x50000500
 80024e8:	50000700 	.word	0x50000700
 80024ec:	fff0c007 	.word	0xfff0c007
 80024f0:	200000e0 	.word	0x200000e0
 80024f4:	431bde83 	.word	0x431bde83
 80024f8:	50000300 	.word	0x50000300

080024fc <HAL_ADC_Start_DMA>:
{
 80024fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80024fe:	4604      	mov	r4, r0
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002500:	6800      	ldr	r0, [r0, #0]
 8002502:	6885      	ldr	r5, [r0, #8]
 8002504:	076d      	lsls	r5, r5, #29
 8002506:	d478      	bmi.n	80025fa <HAL_ADC_Start_DMA+0xfe>
    __HAL_LOCK(hadc);
 8002508:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 800250c:	2b01      	cmp	r3, #1
 800250e:	d074      	beq.n	80025fa <HAL_ADC_Start_DMA+0xfe>
 8002510:	2301      	movs	r3, #1
    if(ADC_COMMON_CCR_MULTI(hadc) == RESET)
 8002512:	f1b0 4fa0 	cmp.w	r0, #1342177280	; 0x50000000
 8002516:	460f      	mov	r7, r1
 8002518:	4616      	mov	r6, r2
    __HAL_LOCK(hadc);
 800251a:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if(ADC_COMMON_CCR_MULTI(hadc) == RESET)
 800251e:	d00f      	beq.n	8002540 <HAL_ADC_Start_DMA+0x44>
 8002520:	4b45      	ldr	r3, [pc, #276]	; (8002638 <HAL_ADC_Start_DMA+0x13c>)
 8002522:	4298      	cmp	r0, r3
 8002524:	d00c      	beq.n	8002540 <HAL_ADC_Start_DMA+0x44>
 8002526:	4b45      	ldr	r3, [pc, #276]	; (800263c <HAL_ADC_Start_DMA+0x140>)
 8002528:	689b      	ldr	r3, [r3, #8]
 800252a:	f013 0f1f 	tst.w	r3, #31
 800252e:	bf0c      	ite	eq
 8002530:	2301      	moveq	r3, #1
 8002532:	2300      	movne	r3, #0
 8002534:	b96b      	cbnz	r3, 8002552 <HAL_ADC_Start_DMA+0x56>
      __HAL_UNLOCK(hadc);
 8002536:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
      tmp_hal_status = HAL_ERROR;
 800253a:	2501      	movs	r5, #1
}
 800253c:	4628      	mov	r0, r5
 800253e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if(ADC_COMMON_CCR_MULTI(hadc) == RESET)
 8002540:	4b3f      	ldr	r3, [pc, #252]	; (8002640 <HAL_ADC_Start_DMA+0x144>)
 8002542:	689b      	ldr	r3, [r3, #8]
 8002544:	f013 0f1f 	tst.w	r3, #31
 8002548:	bf0c      	ite	eq
 800254a:	2301      	moveq	r3, #1
 800254c:	2300      	movne	r3, #0
 800254e:	2b00      	cmp	r3, #0
 8002550:	d0f1      	beq.n	8002536 <HAL_ADC_Start_DMA+0x3a>
      tmp_hal_status = ADC_Enable(hadc);
 8002552:	4620      	mov	r0, r4
 8002554:	f7ff fe4c 	bl	80021f0 <ADC_Enable>
      if (tmp_hal_status == HAL_OK)
 8002558:	4605      	mov	r5, r0
 800255a:	2800      	cmp	r0, #0
 800255c:	d150      	bne.n	8002600 <HAL_ADC_Start_DMA+0x104>
        ADC_STATE_CLR_SET(hadc->State,
 800255e:	6c23      	ldr	r3, [r4, #64]	; 0x40
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002560:	6821      	ldr	r1, [r4, #0]
        ADC_STATE_CLR_SET(hadc->State,
 8002562:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002566:	f023 0301 	bic.w	r3, r3, #1
 800256a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800256e:	f1b1 4fa0 	cmp.w	r1, #1342177280	; 0x50000000
        ADC_STATE_CLR_SET(hadc->State,
 8002572:	6423      	str	r3, [r4, #64]	; 0x40
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002574:	d056      	beq.n	8002624 <HAL_ADC_Start_DMA+0x128>
 8002576:	4b30      	ldr	r3, [pc, #192]	; (8002638 <HAL_ADC_Start_DMA+0x13c>)
 8002578:	4299      	cmp	r1, r3
 800257a:	d045      	beq.n	8002608 <HAL_ADC_Start_DMA+0x10c>
 800257c:	f503 63c0 	add.w	r3, r3, #1536	; 0x600
 8002580:	689b      	ldr	r3, [r3, #8]
 8002582:	06d8      	lsls	r0, r3, #27
 8002584:	d050      	beq.n	8002628 <HAL_ADC_Start_DMA+0x12c>
 8002586:	4a2f      	ldr	r2, [pc, #188]	; (8002644 <HAL_ADC_Start_DMA+0x148>)
 8002588:	4291      	cmp	r1, r2
 800258a:	d04d      	beq.n	8002628 <HAL_ADC_Start_DMA+0x12c>
          SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800258c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800258e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002592:	6423      	str	r3, [r4, #64]	; 0x40
          if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002594:	68d3      	ldr	r3, [r2, #12]
 8002596:	f3c3 6340 	ubfx	r3, r3, #25, #1
 800259a:	b12b      	cbz	r3, 80025a8 <HAL_ADC_Start_DMA+0xac>
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800259c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800259e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80025a2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80025a6:	6423      	str	r3, [r4, #64]	; 0x40
        if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80025a8:	6c23      	ldr	r3, [r4, #64]	; 0x40
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80025aa:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80025ac:	4a26      	ldr	r2, [pc, #152]	; (8002648 <HAL_ADC_Start_DMA+0x14c>)
        if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80025ae:	f413 5380 	ands.w	r3, r3, #4096	; 0x1000
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80025b2:	bf1c      	itt	ne
 80025b4:	6c63      	ldrne	r3, [r4, #68]	; 0x44
 80025b6:	f023 0306 	bicne.w	r3, r3, #6
          ADC_CLEAR_ERRORCODE(hadc);
 80025ba:	6463      	str	r3, [r4, #68]	; 0x44
        __HAL_UNLOCK(hadc);
 80025bc:	f04f 0c00 	mov.w	ip, #0
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80025c0:	4b22      	ldr	r3, [pc, #136]	; (800264c <HAL_ADC_Start_DMA+0x150>)
        __HAL_UNLOCK(hadc);
 80025c2:	f884 c03c 	strb.w	ip, [r4, #60]	; 0x3c
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80025c6:	6282      	str	r2, [r0, #40]	; 0x28
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80025c8:	62c3      	str	r3, [r0, #44]	; 0x2c
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80025ca:	4a21      	ldr	r2, [pc, #132]	; (8002650 <HAL_ADC_Start_DMA+0x154>)
 80025cc:	6302      	str	r2, [r0, #48]	; 0x30
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80025ce:	231c      	movs	r3, #28
 80025d0:	600b      	str	r3, [r1, #0]
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80025d2:	684b      	ldr	r3, [r1, #4]
 80025d4:	f043 0310 	orr.w	r3, r3, #16
 80025d8:	604b      	str	r3, [r1, #4]
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80025da:	68cb      	ldr	r3, [r1, #12]
 80025dc:	f043 0c01 	orr.w	ip, r3, #1
        HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80025e0:	463a      	mov	r2, r7
 80025e2:	4633      	mov	r3, r6
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80025e4:	f8c1 c00c 	str.w	ip, [r1, #12]
        HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80025e8:	3140      	adds	r1, #64	; 0x40
 80025ea:	f000 fb81 	bl	8002cf0 <HAL_DMA_Start_IT>
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 80025ee:	6822      	ldr	r2, [r4, #0]
 80025f0:	6893      	ldr	r3, [r2, #8]
 80025f2:	f043 0304 	orr.w	r3, r3, #4
 80025f6:	6093      	str	r3, [r2, #8]
 80025f8:	e7a0      	b.n	800253c <HAL_ADC_Start_DMA+0x40>
    tmp_hal_status = HAL_BUSY;
 80025fa:	2502      	movs	r5, #2
}
 80025fc:	4628      	mov	r0, r5
 80025fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        __HAL_UNLOCK(hadc);
 8002600:	2300      	movs	r3, #0
 8002602:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
 8002606:	e799      	b.n	800253c <HAL_ADC_Start_DMA+0x40>
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002608:	4b0d      	ldr	r3, [pc, #52]	; (8002640 <HAL_ADC_Start_DMA+0x144>)
 800260a:	689b      	ldr	r3, [r3, #8]
 800260c:	06db      	lsls	r3, r3, #27
 800260e:	d00b      	beq.n	8002628 <HAL_ADC_Start_DMA+0x12c>
          SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002610:	6c23      	ldr	r3, [r4, #64]	; 0x40
          if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002612:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
          SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002616:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800261a:	6423      	str	r3, [r4, #64]	; 0x40
          if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800261c:	68d3      	ldr	r3, [r2, #12]
 800261e:	f3c3 6340 	ubfx	r3, r3, #25, #1
 8002622:	e7ba      	b.n	800259a <HAL_ADC_Start_DMA+0x9e>
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002624:	4b06      	ldr	r3, [pc, #24]	; (8002640 <HAL_ADC_Start_DMA+0x144>)
 8002626:	689b      	ldr	r3, [r3, #8]
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002628:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800262a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800262e:	6423      	str	r3, [r4, #64]	; 0x40
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8002630:	68cb      	ldr	r3, [r1, #12]
 8002632:	019a      	lsls	r2, r3, #6
 8002634:	d5b8      	bpl.n	80025a8 <HAL_ADC_Start_DMA+0xac>
 8002636:	e7b1      	b.n	800259c <HAL_ADC_Start_DMA+0xa0>
 8002638:	50000100 	.word	0x50000100
 800263c:	50000700 	.word	0x50000700
 8002640:	50000300 	.word	0x50000300
 8002644:	50000400 	.word	0x50000400
 8002648:	0800213d 	.word	0x0800213d
 800264c:	08002135 	.word	0x08002135
 8002650:	0800211d 	.word	0x0800211d

08002654 <HAL_ADCEx_Calibration_Start>:
{
 8002654:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(hadc);
 8002656:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800265a:	2b01      	cmp	r3, #1
 800265c:	d030      	beq.n	80026c0 <HAL_ADCEx_Calibration_Start+0x6c>
 800265e:	2701      	movs	r7, #1
 8002660:	f880 703c 	strb.w	r7, [r0, #60]	; 0x3c
  tmp_hal_status = ADC_Disable(hadc);
 8002664:	4604      	mov	r4, r0
 8002666:	460d      	mov	r5, r1
 8002668:	f7ff fd8a 	bl	8002180 <ADC_Disable>
  if (tmp_hal_status == HAL_OK)
 800266c:	4606      	mov	r6, r0
 800266e:	bb10      	cbnz	r0, 80026b6 <HAL_ADCEx_Calibration_Start+0x62>
    hadc->Instance->CR &= (~ADC_CR_ADCALDIF);
 8002670:	6823      	ldr	r3, [r4, #0]
    hadc->State = HAL_ADC_STATE_READY;
 8002672:	6427      	str	r7, [r4, #64]	; 0x40
    hadc->Instance->CR &= (~ADC_CR_ADCALDIF);
 8002674:	689a      	ldr	r2, [r3, #8]
    if (SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002676:	42bd      	cmp	r5, r7
    hadc->Instance->CR &= (~ADC_CR_ADCALDIF);
 8002678:	f022 4280 	bic.w	r2, r2, #1073741824	; 0x40000000
 800267c:	609a      	str	r2, [r3, #8]
    if (SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800267e:	d103      	bne.n	8002688 <HAL_ADCEx_Calibration_Start+0x34>
      hadc->Instance->CR |= ADC_CR_ADCALDIF;
 8002680:	689a      	ldr	r2, [r3, #8]
 8002682:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002686:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR |= ADC_CR_ADCAL;
 8002688:	689a      	ldr	r2, [r3, #8]
 800268a:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800268e:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();  
 8002690:	f7ff fd38 	bl	8002104 <HAL_GetTick>
 8002694:	4605      	mov	r5, r0
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8002696:	e004      	b.n	80026a2 <HAL_ADCEx_Calibration_Start+0x4e>
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8002698:	f7ff fd34 	bl	8002104 <HAL_GetTick>
 800269c:	1b43      	subs	r3, r0, r5
 800269e:	2b0a      	cmp	r3, #10
 80026a0:	d811      	bhi.n	80026c6 <HAL_ADCEx_Calibration_Start+0x72>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 80026a2:	6823      	ldr	r3, [r4, #0]
 80026a4:	689b      	ldr	r3, [r3, #8]
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	dbf6      	blt.n	8002698 <HAL_ADCEx_Calibration_Start+0x44>
    ADC_STATE_CLR_SET(hadc->State,
 80026aa:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80026ac:	f023 0303 	bic.w	r3, r3, #3
 80026b0:	f043 0301 	orr.w	r3, r3, #1
 80026b4:	6423      	str	r3, [r4, #64]	; 0x40
  __HAL_UNLOCK(hadc);
 80026b6:	2300      	movs	r3, #0
 80026b8:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 80026bc:	4630      	mov	r0, r6
 80026be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  __HAL_LOCK(hadc);
 80026c0:	2602      	movs	r6, #2
}
 80026c2:	4630      	mov	r0, r6
 80026c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        ADC_STATE_CLR_SET(hadc->State,
 80026c6:	6c23      	ldr	r3, [r4, #64]	; 0x40
        __HAL_UNLOCK(hadc);
 80026c8:	2200      	movs	r2, #0
        ADC_STATE_CLR_SET(hadc->State,
 80026ca:	f023 0312 	bic.w	r3, r3, #18
 80026ce:	f043 0310 	orr.w	r3, r3, #16
        return HAL_ERROR;
 80026d2:	2601      	movs	r6, #1
        __HAL_UNLOCK(hadc);
 80026d4:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
        ADC_STATE_CLR_SET(hadc->State,
 80026d8:	6423      	str	r3, [r4, #64]	; 0x40
}
 80026da:	4630      	mov	r0, r6
 80026dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80026de:	bf00      	nop

080026e0 <HAL_ADC_ConfigChannel>:
{
 80026e0:	b4f0      	push	{r4, r5, r6, r7}
  __HAL_LOCK(hadc);
 80026e2:	f890 203c 	ldrb.w	r2, [r0, #60]	; 0x3c
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80026e6:	68cc      	ldr	r4, [r1, #12]
{
 80026e8:	b082      	sub	sp, #8
 80026ea:	4603      	mov	r3, r0
  __HAL_LOCK(hadc);
 80026ec:	2a01      	cmp	r2, #1
  __IO uint32_t wait_loop_index = 0U;
 80026ee:	f04f 0000 	mov.w	r0, #0
 80026f2:	9001      	str	r0, [sp, #4]
  __HAL_LOCK(hadc);
 80026f4:	f000 80fe 	beq.w	80028f4 <HAL_ADC_ConfigChannel+0x214>
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80026f8:	681a      	ldr	r2, [r3, #0]
  __HAL_LOCK(hadc);
 80026fa:	2001      	movs	r0, #1
 80026fc:	f883 003c 	strb.w	r0, [r3, #60]	; 0x3c
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002700:	6895      	ldr	r5, [r2, #8]
 8002702:	076d      	lsls	r5, r5, #29
 8002704:	d436      	bmi.n	8002774 <HAL_ADC_ConfigChannel+0x94>
    if (sConfig->Rank < 5U)
 8002706:	6848      	ldr	r0, [r1, #4]
 8002708:	2804      	cmp	r0, #4
 800270a:	f200 8088 	bhi.w	800281e <HAL_ADC_ConfigChannel+0x13e>
      MODIFY_REG(hadc->Instance->SQR1,
 800270e:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8002712:	6b16      	ldr	r6, [r2, #48]	; 0x30
 8002714:	680d      	ldr	r5, [r1, #0]
 8002716:	0040      	lsls	r0, r0, #1
 8002718:	271f      	movs	r7, #31
 800271a:	4087      	lsls	r7, r0
 800271c:	ea26 0607 	bic.w	r6, r6, r7
 8002720:	fa05 f000 	lsl.w	r0, r5, r0
 8002724:	4330      	orrs	r0, r6
 8002726:	6310      	str	r0, [r2, #48]	; 0x30
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8002728:	6890      	ldr	r0, [r2, #8]
 800272a:	f010 0f0c 	tst.w	r0, #12
 800272e:	d134      	bne.n	800279a <HAL_ADC_ConfigChannel+0xba>
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8002730:	2d09      	cmp	r5, #9
 8002732:	f200 8089 	bhi.w	8002848 <HAL_ADC_ConfigChannel+0x168>
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002736:	6950      	ldr	r0, [r2, #20]
 8002738:	688e      	ldr	r6, [r1, #8]
 800273a:	eb05 0c45 	add.w	ip, r5, r5, lsl #1
 800273e:	2707      	movs	r7, #7
 8002740:	fa07 f70c 	lsl.w	r7, r7, ip
 8002744:	ea20 0007 	bic.w	r0, r0, r7
 8002748:	fa06 f60c 	lsl.w	r6, r6, ip
 800274c:	4330      	orrs	r0, r6
 800274e:	6150      	str	r0, [r2, #20]
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8002750:	e9d1 6704 	ldrd	r6, r7, [r1, #16]
 8002754:	68d0      	ldr	r0, [r2, #12]
 8002756:	f3c0 00c1 	ubfx	r0, r0, #3, #2
 800275a:	0040      	lsls	r0, r0, #1
 800275c:	3e01      	subs	r6, #1
 800275e:	fa07 f000 	lsl.w	r0, r7, r0
    switch (sConfig->OffsetNumber)
 8002762:	2e03      	cmp	r6, #3
 8002764:	f200 8142 	bhi.w	80029ec <HAL_ADC_ConfigChannel+0x30c>
 8002768:	e8df f016 	tbh	[pc, r6, lsl #1]
 800276c:	0105000e 	.word	0x0105000e
 8002770:	00f100fb 	.word	0x00f100fb
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002774:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002776:	f042 0220 	orr.w	r2, r2, #32
 800277a:	641a      	str	r2, [r3, #64]	; 0x40
  __HAL_UNLOCK(hadc);
 800277c:	2200      	movs	r2, #0
 800277e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8002782:	b002      	add	sp, #8
 8002784:	bcf0      	pop	{r4, r5, r6, r7}
 8002786:	4770      	bx	lr
      MODIFY_REG(hadc->Instance->OFR1               ,
 8002788:	6e17      	ldr	r7, [r2, #96]	; 0x60
 800278a:	4eae      	ldr	r6, [pc, #696]	; (8002a44 <HAL_ADC_ConfigChannel+0x364>)
 800278c:	403e      	ands	r6, r7
 800278e:	ea46 6685 	orr.w	r6, r6, r5, lsl #26
 8002792:	4330      	orrs	r0, r6
 8002794:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8002798:	6610      	str	r0, [r2, #96]	; 0x60
  if (ADC_IS_ENABLE(hadc) == RESET)
 800279a:	6890      	ldr	r0, [r2, #8]
 800279c:	f000 0003 	and.w	r0, r0, #3
 80027a0:	2801      	cmp	r0, #1
 80027a2:	f000 80a2 	beq.w	80028ea <HAL_ADC_ConfigChannel+0x20a>
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80027a6:	2c01      	cmp	r4, #1
 80027a8:	f000 80a8 	beq.w	80028fc <HAL_ADC_ConfigChannel+0x21c>
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80027ac:	f8d2 10b0 	ldr.w	r1, [r2, #176]	; 0xb0
 80027b0:	2001      	movs	r0, #1
 80027b2:	40a8      	lsls	r0, r5
 80027b4:	ea21 0100 	bic.w	r1, r1, r0
 80027b8:	f8c2 10b0 	str.w	r1, [r2, #176]	; 0xb0
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80027bc:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 80027c0:	d073      	beq.n	80028aa <HAL_ADC_ConfigChannel+0x1ca>
 80027c2:	49a1      	ldr	r1, [pc, #644]	; (8002a48 <HAL_ADC_ConfigChannel+0x368>)
 80027c4:	428a      	cmp	r2, r1
 80027c6:	d070      	beq.n	80028aa <HAL_ADC_ConfigChannel+0x1ca>
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80027c8:	2d10      	cmp	r5, #16
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80027ca:	f501 61c0 	add.w	r1, r1, #1536	; 0x600
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80027ce:	d06f      	beq.n	80028b0 <HAL_ADC_ConfigChannel+0x1d0>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80027d0:	2d11      	cmp	r5, #17
 80027d2:	f040 80aa 	bne.w	800292a <HAL_ADC_ConfigChannel+0x24a>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80027d6:	6888      	ldr	r0, [r1, #8]
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80027d8:	01c4      	lsls	r4, r0, #7
 80027da:	d46c      	bmi.n	80028b6 <HAL_ADC_ConfigChannel+0x1d6>
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80027dc:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 80027e0:	f000 80d3 	beq.w	800298a <HAL_ADC_ConfigChannel+0x2aa>
 80027e4:	4898      	ldr	r0, [pc, #608]	; (8002a48 <HAL_ADC_ConfigChannel+0x368>)
 80027e6:	4282      	cmp	r2, r0
 80027e8:	d067      	beq.n	80028ba <HAL_ADC_ConfigChannel+0x1da>
 80027ea:	4c98      	ldr	r4, [pc, #608]	; (8002a4c <HAL_ADC_ConfigChannel+0x36c>)
 80027ec:	42a2      	cmp	r2, r4
 80027ee:	f000 80f7 	beq.w	80029e0 <HAL_ADC_ConfigChannel+0x300>
 80027f2:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 80027f6:	4282      	cmp	r2, r0
 80027f8:	d061      	beq.n	80028be <HAL_ADC_ConfigChannel+0x1de>
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 80027fa:	6890      	ldr	r0, [r2, #8]
 80027fc:	f000 0003 	and.w	r0, r0, #3
 8002800:	2801      	cmp	r0, #1
 8002802:	f000 80ef 	beq.w	80029e4 <HAL_ADC_ConfigChannel+0x304>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002806:	2d10      	cmp	r5, #16
 8002808:	d055      	beq.n	80028b6 <HAL_ADC_ConfigChannel+0x1d6>
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 800280a:	2d11      	cmp	r5, #17
 800280c:	d053      	beq.n	80028b6 <HAL_ADC_ConfigChannel+0x1d6>
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 800280e:	2d12      	cmp	r5, #18
 8002810:	d151      	bne.n	80028b6 <HAL_ADC_ConfigChannel+0x1d6>
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8002812:	688a      	ldr	r2, [r1, #8]
 8002814:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8002818:	608a      	str	r2, [r1, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800281a:	2000      	movs	r0, #0
 800281c:	e7ae      	b.n	800277c <HAL_ADC_ConfigChannel+0x9c>
    else if (sConfig->Rank < 10U)
 800281e:	2809      	cmp	r0, #9
 8002820:	d921      	bls.n	8002866 <HAL_ADC_ConfigChannel+0x186>
    else if (sConfig->Rank < 15U)
 8002822:	280e      	cmp	r0, #14
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8002824:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8002828:	ea4f 0040 	mov.w	r0, r0, lsl #1
    else if (sConfig->Rank < 15U)
 800282c:	f200 8083 	bhi.w	8002936 <HAL_ADC_ConfigChannel+0x256>
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8002830:	6b96      	ldr	r6, [r2, #56]	; 0x38
 8002832:	680d      	ldr	r5, [r1, #0]
 8002834:	383c      	subs	r0, #60	; 0x3c
 8002836:	271f      	movs	r7, #31
 8002838:	4087      	lsls	r7, r0
 800283a:	ea26 0607 	bic.w	r6, r6, r7
 800283e:	fa05 f000 	lsl.w	r0, r5, r0
 8002842:	4330      	orrs	r0, r6
 8002844:	6390      	str	r0, [r2, #56]	; 0x38
 8002846:	e76f      	b.n	8002728 <HAL_ADC_ConfigChannel+0x48>
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002848:	eb05 0745 	add.w	r7, r5, r5, lsl #1
 800284c:	6990      	ldr	r0, [r2, #24]
 800284e:	688e      	ldr	r6, [r1, #8]
 8002850:	3f1e      	subs	r7, #30
 8002852:	f04f 0c07 	mov.w	ip, #7
 8002856:	fa0c fc07 	lsl.w	ip, ip, r7
 800285a:	ea20 000c 	bic.w	r0, r0, ip
 800285e:	40be      	lsls	r6, r7
 8002860:	4330      	orrs	r0, r6
 8002862:	6190      	str	r0, [r2, #24]
 8002864:	e774      	b.n	8002750 <HAL_ADC_ConfigChannel+0x70>
      MODIFY_REG(hadc->Instance->SQR2,
 8002866:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 800286a:	0040      	lsls	r0, r0, #1
 800286c:	6b56      	ldr	r6, [r2, #52]	; 0x34
 800286e:	680d      	ldr	r5, [r1, #0]
 8002870:	381e      	subs	r0, #30
 8002872:	271f      	movs	r7, #31
 8002874:	4087      	lsls	r7, r0
 8002876:	ea26 0607 	bic.w	r6, r6, r7
 800287a:	fa05 f000 	lsl.w	r0, r5, r0
 800287e:	4330      	orrs	r0, r6
 8002880:	6350      	str	r0, [r2, #52]	; 0x34
 8002882:	e751      	b.n	8002728 <HAL_ADC_ConfigChannel+0x48>
        MODIFY_REG(hadc->Instance->SMPR1,
 8002884:	1c68      	adds	r0, r5, #1
 8002886:	688e      	ldr	r6, [r1, #8]
 8002888:	6954      	ldr	r4, [r2, #20]
 800288a:	eb00 0140 	add.w	r1, r0, r0, lsl #1
 800288e:	2707      	movs	r7, #7
 8002890:	408f      	lsls	r7, r1
 8002892:	fa06 f001 	lsl.w	r0, r6, r1
 8002896:	ea24 0107 	bic.w	r1, r4, r7
 800289a:	4301      	orrs	r1, r0
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800289c:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
        MODIFY_REG(hadc->Instance->SMPR1,
 80028a0:	6151      	str	r1, [r2, #20]
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80028a2:	d008      	beq.n	80028b6 <HAL_ADC_ConfigChannel+0x1d6>
 80028a4:	4968      	ldr	r1, [pc, #416]	; (8002a48 <HAL_ADC_ConfigChannel+0x368>)
 80028a6:	428a      	cmp	r2, r1
 80028a8:	d105      	bne.n	80028b6 <HAL_ADC_ConfigChannel+0x1d6>
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80028aa:	2d10      	cmp	r5, #16
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80028ac:	4968      	ldr	r1, [pc, #416]	; (8002a50 <HAL_ADC_ConfigChannel+0x370>)
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80028ae:	d18f      	bne.n	80027d0 <HAL_ADC_ConfigChannel+0xf0>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80028b0:	6888      	ldr	r0, [r1, #8]
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80028b2:	0206      	lsls	r6, r0, #8
 80028b4:	d592      	bpl.n	80027dc <HAL_ADC_ConfigChannel+0xfc>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80028b6:	2000      	movs	r0, #0
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 80028b8:	e760      	b.n	800277c <HAL_ADC_ConfigChannel+0x9c>
 80028ba:	f04f 44a0 	mov.w	r4, #1342177280	; 0x50000000
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 80028be:	6890      	ldr	r0, [r2, #8]
 80028c0:	f000 0003 	and.w	r0, r0, #3
 80028c4:	2801      	cmp	r0, #1
 80028c6:	d062      	beq.n	800298e <HAL_ADC_ConfigChannel+0x2ae>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 80028c8:	68a0      	ldr	r0, [r4, #8]
 80028ca:	f000 0003 	and.w	r0, r0, #3
 80028ce:	2801      	cmp	r0, #1
 80028d0:	d066      	beq.n	80029a0 <HAL_ADC_ConfigChannel+0x2c0>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80028d2:	2d10      	cmp	r5, #16
 80028d4:	d068      	beq.n	80029a8 <HAL_ADC_ConfigChannel+0x2c8>
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 80028d6:	2d11      	cmp	r5, #17
 80028d8:	d199      	bne.n	800280e <HAL_ADC_ConfigChannel+0x12e>
 80028da:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 80028de:	d1ea      	bne.n	80028b6 <HAL_ADC_ConfigChannel+0x1d6>
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 80028e0:	688a      	ldr	r2, [r1, #8]
 80028e2:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 80028e6:	608a      	str	r2, [r1, #8]
 80028e8:	e7e5      	b.n	80028b6 <HAL_ADC_ConfigChannel+0x1d6>
  if (ADC_IS_ENABLE(hadc) == RESET)
 80028ea:	6810      	ldr	r0, [r2, #0]
 80028ec:	07c7      	lsls	r7, r0, #31
 80028ee:	f57f af5a 	bpl.w	80027a6 <HAL_ADC_ConfigChannel+0xc6>
 80028f2:	e7e0      	b.n	80028b6 <HAL_ADC_ConfigChannel+0x1d6>
  __HAL_LOCK(hadc);
 80028f4:	2002      	movs	r0, #2
}
 80028f6:	b002      	add	sp, #8
 80028f8:	bcf0      	pop	{r4, r5, r6, r7}
 80028fa:	4770      	bx	lr
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80028fc:	f8d2 00b0 	ldr.w	r0, [r2, #176]	; 0xb0
 8002900:	40ac      	lsls	r4, r5
 8002902:	4304      	orrs	r4, r0
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8002904:	2d09      	cmp	r5, #9
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8002906:	f8c2 40b0 	str.w	r4, [r2, #176]	; 0xb0
      if (sConfig->Channel >= ADC_CHANNEL_10)
 800290a:	d9bb      	bls.n	8002884 <HAL_ADC_ConfigChannel+0x1a4>
        MODIFY_REG(hadc->Instance->SMPR2,
 800290c:	eb05 0045 	add.w	r0, r5, r5, lsl #1
 8002910:	688e      	ldr	r6, [r1, #8]
 8002912:	6994      	ldr	r4, [r2, #24]
 8002914:	f1a0 011b 	sub.w	r1, r0, #27
 8002918:	2707      	movs	r7, #7
 800291a:	408f      	lsls	r7, r1
 800291c:	fa06 f001 	lsl.w	r0, r6, r1
 8002920:	ea24 0107 	bic.w	r1, r4, r7
 8002924:	4301      	orrs	r1, r0
 8002926:	6191      	str	r1, [r2, #24]
 8002928:	e748      	b.n	80027bc <HAL_ADC_ConfigChannel+0xdc>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 800292a:	2d12      	cmp	r5, #18
 800292c:	d1c3      	bne.n	80028b6 <HAL_ADC_ConfigChannel+0x1d6>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 800292e:	6888      	ldr	r0, [r1, #8]
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8002930:	0240      	lsls	r0, r0, #9
 8002932:	d4c0      	bmi.n	80028b6 <HAL_ADC_ConfigChannel+0x1d6>
 8002934:	e752      	b.n	80027dc <HAL_ADC_ConfigChannel+0xfc>
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8002936:	6bd6      	ldr	r6, [r2, #60]	; 0x3c
 8002938:	680d      	ldr	r5, [r1, #0]
 800293a:	385a      	subs	r0, #90	; 0x5a
 800293c:	271f      	movs	r7, #31
 800293e:	4087      	lsls	r7, r0
 8002940:	ea26 0607 	bic.w	r6, r6, r7
 8002944:	fa05 f000 	lsl.w	r0, r5, r0
 8002948:	4330      	orrs	r0, r6
 800294a:	63d0      	str	r0, [r2, #60]	; 0x3c
 800294c:	e6ec      	b.n	8002728 <HAL_ADC_ConfigChannel+0x48>
      MODIFY_REG(hadc->Instance->OFR4               ,
 800294e:	6ed7      	ldr	r7, [r2, #108]	; 0x6c
 8002950:	4e3c      	ldr	r6, [pc, #240]	; (8002a44 <HAL_ADC_ConfigChannel+0x364>)
 8002952:	403e      	ands	r6, r7
 8002954:	ea46 6685 	orr.w	r6, r6, r5, lsl #26
 8002958:	4330      	orrs	r0, r6
 800295a:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800295e:	66d0      	str	r0, [r2, #108]	; 0x6c
      break;
 8002960:	e71b      	b.n	800279a <HAL_ADC_ConfigChannel+0xba>
      MODIFY_REG(hadc->Instance->OFR3               ,
 8002962:	6e97      	ldr	r7, [r2, #104]	; 0x68
 8002964:	4e37      	ldr	r6, [pc, #220]	; (8002a44 <HAL_ADC_ConfigChannel+0x364>)
 8002966:	403e      	ands	r6, r7
 8002968:	ea46 6685 	orr.w	r6, r6, r5, lsl #26
 800296c:	4330      	orrs	r0, r6
 800296e:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8002972:	6690      	str	r0, [r2, #104]	; 0x68
      break;
 8002974:	e711      	b.n	800279a <HAL_ADC_ConfigChannel+0xba>
      MODIFY_REG(hadc->Instance->OFR2               ,
 8002976:	6e57      	ldr	r7, [r2, #100]	; 0x64
 8002978:	4e32      	ldr	r6, [pc, #200]	; (8002a44 <HAL_ADC_ConfigChannel+0x364>)
 800297a:	403e      	ands	r6, r7
 800297c:	ea46 6685 	orr.w	r6, r6, r5, lsl #26
 8002980:	4330      	orrs	r0, r6
 8002982:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8002986:	6650      	str	r0, [r2, #100]	; 0x64
      break;
 8002988:	e707      	b.n	800279a <HAL_ADC_ConfigChannel+0xba>
 800298a:	4c2f      	ldr	r4, [pc, #188]	; (8002a48 <HAL_ADC_ConfigChannel+0x368>)
 800298c:	e797      	b.n	80028be <HAL_ADC_ConfigChannel+0x1de>
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 800298e:	6810      	ldr	r0, [r2, #0]
 8002990:	07c6      	lsls	r6, r0, #31
 8002992:	d599      	bpl.n	80028c8 <HAL_ADC_ConfigChannel+0x1e8>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002994:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002996:	f042 0220 	orr.w	r2, r2, #32
 800299a:	641a      	str	r2, [r3, #64]	; 0x40
        tmp_hal_status = HAL_ERROR;
 800299c:	2001      	movs	r0, #1
 800299e:	e6ed      	b.n	800277c <HAL_ADC_ConfigChannel+0x9c>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 80029a0:	6820      	ldr	r0, [r4, #0]
 80029a2:	07c0      	lsls	r0, r0, #31
 80029a4:	d4f6      	bmi.n	8002994 <HAL_ADC_ConfigChannel+0x2b4>
 80029a6:	e794      	b.n	80028d2 <HAL_ADC_ConfigChannel+0x1f2>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80029a8:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 80029ac:	d183      	bne.n	80028b6 <HAL_ADC_ConfigChannel+0x1d6>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80029ae:	4a29      	ldr	r2, [pc, #164]	; (8002a54 <HAL_ADC_ConfigChannel+0x374>)
 80029b0:	4c29      	ldr	r4, [pc, #164]	; (8002a58 <HAL_ADC_ConfigChannel+0x378>)
 80029b2:	6812      	ldr	r2, [r2, #0]
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 80029b4:	6888      	ldr	r0, [r1, #8]
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80029b6:	fba4 4202 	umull	r4, r2, r4, r2
 80029ba:	0c92      	lsrs	r2, r2, #18
 80029bc:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80029c0:	0052      	lsls	r2, r2, #1
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 80029c2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80029c6:	6088      	str	r0, [r1, #8]
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80029c8:	9201      	str	r2, [sp, #4]
          while(wait_loop_index != 0U)
 80029ca:	9a01      	ldr	r2, [sp, #4]
 80029cc:	2a00      	cmp	r2, #0
 80029ce:	f43f af72 	beq.w	80028b6 <HAL_ADC_ConfigChannel+0x1d6>
            wait_loop_index--;
 80029d2:	9a01      	ldr	r2, [sp, #4]
 80029d4:	3a01      	subs	r2, #1
 80029d6:	9201      	str	r2, [sp, #4]
          while(wait_loop_index != 0U)
 80029d8:	9a01      	ldr	r2, [sp, #4]
 80029da:	2a00      	cmp	r2, #0
 80029dc:	d1f9      	bne.n	80029d2 <HAL_ADC_ConfigChannel+0x2f2>
 80029de:	e76a      	b.n	80028b6 <HAL_ADC_ConfigChannel+0x1d6>
 80029e0:	4c1e      	ldr	r4, [pc, #120]	; (8002a5c <HAL_ADC_ConfigChannel+0x37c>)
 80029e2:	e76c      	b.n	80028be <HAL_ADC_ConfigChannel+0x1de>
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 80029e4:	6812      	ldr	r2, [r2, #0]
 80029e6:	07d7      	lsls	r7, r2, #31
 80029e8:	d4d4      	bmi.n	8002994 <HAL_ADC_ConfigChannel+0x2b4>
 80029ea:	e70c      	b.n	8002806 <HAL_ADC_ConfigChannel+0x126>
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80029ec:	6e10      	ldr	r0, [r2, #96]	; 0x60
 80029ee:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 80029f2:	ebb0 6f85 	cmp.w	r0, r5, lsl #26
 80029f6:	ea4f 6685 	mov.w	r6, r5, lsl #26
 80029fa:	d014      	beq.n	8002a26 <HAL_ADC_ConfigChannel+0x346>
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80029fc:	6e50      	ldr	r0, [r2, #100]	; 0x64
 80029fe:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8002a02:	4286      	cmp	r6, r0
 8002a04:	d014      	beq.n	8002a30 <HAL_ADC_ConfigChannel+0x350>
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002a06:	6e90      	ldr	r0, [r2, #104]	; 0x68
 8002a08:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8002a0c:	4286      	cmp	r6, r0
 8002a0e:	d014      	beq.n	8002a3a <HAL_ADC_ConfigChannel+0x35a>
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002a10:	6ed0      	ldr	r0, [r2, #108]	; 0x6c
 8002a12:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8002a16:	4286      	cmp	r6, r0
 8002a18:	f47f aebf 	bne.w	800279a <HAL_ADC_ConfigChannel+0xba>
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8002a1c:	6ed0      	ldr	r0, [r2, #108]	; 0x6c
 8002a1e:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8002a22:	66d0      	str	r0, [r2, #108]	; 0x6c
 8002a24:	e6b9      	b.n	800279a <HAL_ADC_ConfigChannel+0xba>
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8002a26:	6e10      	ldr	r0, [r2, #96]	; 0x60
 8002a28:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8002a2c:	6610      	str	r0, [r2, #96]	; 0x60
 8002a2e:	e7e5      	b.n	80029fc <HAL_ADC_ConfigChannel+0x31c>
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8002a30:	6e50      	ldr	r0, [r2, #100]	; 0x64
 8002a32:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8002a36:	6650      	str	r0, [r2, #100]	; 0x64
 8002a38:	e7e5      	b.n	8002a06 <HAL_ADC_ConfigChannel+0x326>
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8002a3a:	6e90      	ldr	r0, [r2, #104]	; 0x68
 8002a3c:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8002a40:	6690      	str	r0, [r2, #104]	; 0x68
 8002a42:	e7e5      	b.n	8002a10 <HAL_ADC_ConfigChannel+0x330>
 8002a44:	83fff000 	.word	0x83fff000
 8002a48:	50000100 	.word	0x50000100
 8002a4c:	50000400 	.word	0x50000400
 8002a50:	50000300 	.word	0x50000300
 8002a54:	200000e0 	.word	0x200000e0
 8002a58:	431bde83 	.word	0x431bde83
 8002a5c:	50000500 	.word	0x50000500

08002a60 <HAL_ADCEx_MultiModeConfigChannel>:
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002a60:	6803      	ldr	r3, [r0, #0]
 8002a62:	4a43      	ldr	r2, [pc, #268]	; (8002b70 <HAL_ADCEx_MultiModeConfigChannel+0x110>)
 8002a64:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
{
 8002a68:	b4f0      	push	{r4, r5, r6, r7}
  if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002a6a:	680d      	ldr	r5, [r1, #0]
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002a6c:	d00e      	beq.n	8002a8c <HAL_ADCEx_MultiModeConfigChannel+0x2c>
 8002a6e:	4293      	cmp	r3, r2
 8002a70:	d00a      	beq.n	8002a88 <HAL_ADCEx_MultiModeConfigChannel+0x28>
 8002a72:	f502 7240 	add.w	r2, r2, #768	; 0x300
 8002a76:	4293      	cmp	r3, r2
 8002a78:	d049      	beq.n	8002b0e <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8002a7a:	4c3e      	ldr	r4, [pc, #248]	; (8002b74 <HAL_ADCEx_MultiModeConfigChannel+0x114>)
 8002a7c:	42a3      	cmp	r3, r4
 8002a7e:	d005      	beq.n	8002a8c <HAL_ADCEx_MultiModeConfigChannel+0x2c>
    return HAL_ERROR;
 8002a80:	2301      	movs	r3, #1
} 
 8002a82:	4618      	mov	r0, r3
 8002a84:	bcf0      	pop	{r4, r5, r6, r7}
 8002a86:	4770      	bx	lr
 8002a88:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
  __HAL_LOCK(hadc);
 8002a8c:	f890 403c 	ldrb.w	r4, [r0, #60]	; 0x3c
 8002a90:	2c01      	cmp	r4, #1
 8002a92:	d041      	beq.n	8002b18 <HAL_ADCEx_MultiModeConfigChannel+0xb8>
 8002a94:	2401      	movs	r4, #1
 8002a96:	f880 403c 	strb.w	r4, [r0, #60]	; 0x3c
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 8002a9a:	689c      	ldr	r4, [r3, #8]
 8002a9c:	0766      	lsls	r6, r4, #29
 8002a9e:	d50a      	bpl.n	8002ab6 <HAL_ADCEx_MultiModeConfigChannel+0x56>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002aa0:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8002aa2:	f043 0320 	orr.w	r3, r3, #32
 8002aa6:	6403      	str	r3, [r0, #64]	; 0x40
    tmp_hal_status = HAL_ERROR;
 8002aa8:	2301      	movs	r3, #1
  __HAL_UNLOCK(hadc);
 8002aaa:	2200      	movs	r2, #0
 8002aac:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
} 
 8002ab0:	bcf0      	pop	{r4, r5, r6, r7}
 8002ab2:	4618      	mov	r0, r3
 8002ab4:	4770      	bx	lr
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 8002ab6:	6894      	ldr	r4, [r2, #8]
 8002ab8:	0764      	lsls	r4, r4, #29
 8002aba:	d4f1      	bmi.n	8002aa0 <HAL_ADCEx_MultiModeConfigChannel+0x40>
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002abc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002ac0:	d044      	beq.n	8002b4c <HAL_ADCEx_MultiModeConfigChannel+0xec>
 8002ac2:	4f2b      	ldr	r7, [pc, #172]	; (8002b70 <HAL_ADCEx_MultiModeConfigChannel+0x110>)
 8002ac4:	4c2c      	ldr	r4, [pc, #176]	; (8002b78 <HAL_ADCEx_MultiModeConfigChannel+0x118>)
 8002ac6:	4e2d      	ldr	r6, [pc, #180]	; (8002b7c <HAL_ADCEx_MultiModeConfigChannel+0x11c>)
 8002ac8:	42bb      	cmp	r3, r7
 8002aca:	bf18      	it	ne
 8002acc:	4634      	movne	r4, r6
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002ace:	b33d      	cbz	r5, 8002b20 <HAL_ADCEx_MultiModeConfigChannel+0xc0>
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 8002ad0:	68a7      	ldr	r7, [r4, #8]
 8002ad2:	f890 c030 	ldrb.w	ip, [r0, #48]	; 0x30
 8002ad6:	684e      	ldr	r6, [r1, #4]
 8002ad8:	f427 4760 	bic.w	r7, r7, #57344	; 0xe000
 8002adc:	ea46 364c 	orr.w	r6, r6, ip, lsl #13
 8002ae0:	433e      	orrs	r6, r7
 8002ae2:	60a6      	str	r6, [r4, #8]
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002ae4:	689e      	ldr	r6, [r3, #8]
 8002ae6:	f006 0603 	and.w	r6, r6, #3
 8002aea:	2e01      	cmp	r6, #1
 8002aec:	d03c      	beq.n	8002b68 <HAL_ADCEx_MultiModeConfigChannel+0x108>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8002aee:	6893      	ldr	r3, [r2, #8]
 8002af0:	f003 0303 	and.w	r3, r3, #3
 8002af4:	2b01      	cmp	r3, #1
 8002af6:	d02f      	beq.n	8002b58 <HAL_ADCEx_MultiModeConfigChannel+0xf8>
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 8002af8:	68a2      	ldr	r2, [r4, #8]
 8002afa:	688b      	ldr	r3, [r1, #8]
 8002afc:	f422 6271 	bic.w	r2, r2, #3856	; 0xf10
 8002b00:	431d      	orrs	r5, r3
 8002b02:	f022 020f 	bic.w	r2, r2, #15
 8002b06:	4315      	orrs	r5, r2
 8002b08:	60a5      	str	r5, [r4, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002b0a:	2300      	movs	r3, #0
 8002b0c:	e7cd      	b.n	8002aaa <HAL_ADCEx_MultiModeConfigChannel+0x4a>
  __HAL_LOCK(hadc);
 8002b0e:	f890 403c 	ldrb.w	r4, [r0, #60]	; 0x3c
 8002b12:	4a18      	ldr	r2, [pc, #96]	; (8002b74 <HAL_ADCEx_MultiModeConfigChannel+0x114>)
 8002b14:	2c01      	cmp	r4, #1
 8002b16:	d1bd      	bne.n	8002a94 <HAL_ADCEx_MultiModeConfigChannel+0x34>
 8002b18:	2302      	movs	r3, #2
} 
 8002b1a:	4618      	mov	r0, r3
 8002b1c:	bcf0      	pop	{r4, r5, r6, r7}
 8002b1e:	4770      	bx	lr
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8002b20:	68a1      	ldr	r1, [r4, #8]
 8002b22:	f421 4160 	bic.w	r1, r1, #57344	; 0xe000
 8002b26:	60a1      	str	r1, [r4, #8]
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002b28:	6899      	ldr	r1, [r3, #8]
 8002b2a:	f001 0103 	and.w	r1, r1, #3
 8002b2e:	2901      	cmp	r1, #1
 8002b30:	d016      	beq.n	8002b60 <HAL_ADCEx_MultiModeConfigChannel+0x100>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8002b32:	6893      	ldr	r3, [r2, #8]
 8002b34:	f003 0303 	and.w	r3, r3, #3
 8002b38:	2b01      	cmp	r3, #1
 8002b3a:	d009      	beq.n	8002b50 <HAL_ADCEx_MultiModeConfigChannel+0xf0>
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 8002b3c:	68a3      	ldr	r3, [r4, #8]
 8002b3e:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8002b42:	f023 030f 	bic.w	r3, r3, #15
 8002b46:	60a3      	str	r3, [r4, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002b48:	2300      	movs	r3, #0
 8002b4a:	e7ae      	b.n	8002aaa <HAL_ADCEx_MultiModeConfigChannel+0x4a>
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002b4c:	4c0a      	ldr	r4, [pc, #40]	; (8002b78 <HAL_ADCEx_MultiModeConfigChannel+0x118>)
 8002b4e:	e7be      	b.n	8002ace <HAL_ADCEx_MultiModeConfigChannel+0x6e>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8002b50:	6813      	ldr	r3, [r2, #0]
 8002b52:	07db      	lsls	r3, r3, #31
 8002b54:	d4d9      	bmi.n	8002b0a <HAL_ADCEx_MultiModeConfigChannel+0xaa>
 8002b56:	e7f1      	b.n	8002b3c <HAL_ADCEx_MultiModeConfigChannel+0xdc>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8002b58:	6813      	ldr	r3, [r2, #0]
 8002b5a:	07de      	lsls	r6, r3, #31
 8002b5c:	d4d5      	bmi.n	8002b0a <HAL_ADCEx_MultiModeConfigChannel+0xaa>
 8002b5e:	e7cb      	b.n	8002af8 <HAL_ADCEx_MultiModeConfigChannel+0x98>
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	07d9      	lsls	r1, r3, #31
 8002b64:	d4d1      	bmi.n	8002b0a <HAL_ADCEx_MultiModeConfigChannel+0xaa>
 8002b66:	e7e4      	b.n	8002b32 <HAL_ADCEx_MultiModeConfigChannel+0xd2>
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	07df      	lsls	r7, r3, #31
 8002b6c:	d5bf      	bpl.n	8002aee <HAL_ADCEx_MultiModeConfigChannel+0x8e>
 8002b6e:	e7cc      	b.n	8002b0a <HAL_ADCEx_MultiModeConfigChannel+0xaa>
 8002b70:	50000100 	.word	0x50000100
 8002b74:	50000500 	.word	0x50000500
 8002b78:	50000300 	.word	0x50000300
 8002b7c:	50000700 	.word	0x50000700

08002b80 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002b80:	4908      	ldr	r1, [pc, #32]	; (8002ba4 <HAL_NVIC_SetPriorityGrouping+0x24>)
 8002b82:	68ca      	ldr	r2, [r1, #12]
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b84:	b410      	push	{r4}
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002b86:	0200      	lsls	r0, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002b88:	f64f 04ff 	movw	r4, #63743	; 0xf8ff
 8002b8c:	4022      	ands	r2, r4
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002b8e:	f400 63e0 	and.w	r3, r0, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002b92:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002b94:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002b98:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8002b9c:	f85d 4b04 	ldr.w	r4, [sp], #4
  SCB->AIRCR =  reg_value;
 8002ba0:	60cb      	str	r3, [r1, #12]
 8002ba2:	4770      	bx	lr
 8002ba4:	e000ed00 	.word	0xe000ed00

08002ba8 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002ba8:	4b19      	ldr	r3, [pc, #100]	; (8002c10 <HAL_NVIC_SetPriority+0x68>)
 8002baa:	68db      	ldr	r3, [r3, #12]
 8002bac:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002bb0:	b430      	push	{r4, r5}
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002bb2:	f1c3 0507 	rsb	r5, r3, #7
 8002bb6:	2d04      	cmp	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002bb8:	f103 0404 	add.w	r4, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002bbc:	bf28      	it	cs
 8002bbe:	2504      	movcs	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002bc0:	2c06      	cmp	r4, #6
 8002bc2:	d919      	bls.n	8002bf8 <HAL_NVIC_SetPriority+0x50>
 8002bc4:	3b03      	subs	r3, #3
 8002bc6:	f04f 34ff 	mov.w	r4, #4294967295
 8002bca:	409c      	lsls	r4, r3
 8002bcc:	ea22 0204 	bic.w	r2, r2, r4

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002bd0:	f04f 34ff 	mov.w	r4, #4294967295
 8002bd4:	40ac      	lsls	r4, r5
 8002bd6:	ea21 0104 	bic.w	r1, r1, r4
 8002bda:	4099      	lsls	r1, r3
  if ((int32_t)(IRQn) >= 0)
 8002bdc:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002bde:	ea41 0102 	orr.w	r1, r1, r2
  if ((int32_t)(IRQn) >= 0)
 8002be2:	db0c      	blt.n	8002bfe <HAL_NVIC_SetPriority+0x56>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002be4:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8002be8:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8002bec:	0109      	lsls	r1, r1, #4
 8002bee:	b2c9      	uxtb	r1, r1
 8002bf0:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8002bf4:	bc30      	pop	{r4, r5}
 8002bf6:	4770      	bx	lr
 8002bf8:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002bfa:	4613      	mov	r3, r2
 8002bfc:	e7e8      	b.n	8002bd0 <HAL_NVIC_SetPriority+0x28>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002bfe:	4b05      	ldr	r3, [pc, #20]	; (8002c14 <HAL_NVIC_SetPriority+0x6c>)
 8002c00:	f000 000f 	and.w	r0, r0, #15
 8002c04:	0109      	lsls	r1, r1, #4
 8002c06:	4403      	add	r3, r0
 8002c08:	b2c9      	uxtb	r1, r1
 8002c0a:	7619      	strb	r1, [r3, #24]
 8002c0c:	bc30      	pop	{r4, r5}
 8002c0e:	4770      	bx	lr
 8002c10:	e000ed00 	.word	0xe000ed00
 8002c14:	e000ecfc 	.word	0xe000ecfc

08002c18 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8002c18:	2800      	cmp	r0, #0
 8002c1a:	db07      	blt.n	8002c2c <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002c1c:	f000 011f 	and.w	r1, r0, #31
 8002c20:	4a03      	ldr	r2, [pc, #12]	; (8002c30 <HAL_NVIC_EnableIRQ+0x18>)
 8002c22:	0940      	lsrs	r0, r0, #5
 8002c24:	2301      	movs	r3, #1
 8002c26:	408b      	lsls	r3, r1
 8002c28:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8002c2c:	4770      	bx	lr
 8002c2e:	bf00      	nop
 8002c30:	e000e100 	.word	0xe000e100

08002c34 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002c34:	3801      	subs	r0, #1
 8002c36:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8002c3a:	d20e      	bcs.n	8002c5a <HAL_SYSTICK_Config+0x26>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002c3c:	4b08      	ldr	r3, [pc, #32]	; (8002c60 <HAL_SYSTICK_Config+0x2c>)
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002c3e:	b410      	push	{r4}
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c40:	4c08      	ldr	r4, [pc, #32]	; (8002c64 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002c42:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c44:	20f0      	movs	r0, #240	; 0xf0
 8002c46:	f884 0023 	strb.w	r0, [r4, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002c4a:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002c4c:	2107      	movs	r1, #7
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002c4e:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002c50:	609a      	str	r2, [r3, #8]
   return SysTick_Config(TicksNumb);
}
 8002c52:	f85d 4b04 	ldr.w	r4, [sp], #4
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002c56:	6019      	str	r1, [r3, #0]
 8002c58:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8002c5a:	2001      	movs	r0, #1
 8002c5c:	4770      	bx	lr
 8002c5e:	bf00      	nop
 8002c60:	e000e010 	.word	0xe000e010
 8002c64:	e000ed00 	.word	0xe000ed00

08002c68 <HAL_DMA_Init>:
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
  uint32_t tmp = 0U;
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8002c68:	2800      	cmp	r0, #0
 8002c6a:	d034      	beq.n	8002cd6 <HAL_DMA_Init+0x6e>
{ 
 8002c6c:	b430      	push	{r4, r5}
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002c6e:	e9d0 2501 	ldrd	r2, r5, [r0, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002c72:	e9d0 4103 	ldrd	r4, r1, [r0, #12]
 8002c76:	4603      	mov	r3, r0
  tmp |=  hdma->Init.Direction        |
 8002c78:	432a      	orrs	r2, r5
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002c7a:	4322      	orrs	r2, r4
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002c7c:	e9d3 4505 	ldrd	r4, r5, [r3, #20]
  tmp = hdma->Instance->CCR;
 8002c80:	6800      	ldr	r0, [r0, #0]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002c82:	430a      	orrs	r2, r1
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002c84:	4322      	orrs	r2, r4
  tmp = hdma->Instance->CCR;
 8002c86:	6801      	ldr	r1, [r0, #0]
          hdma->Init.Mode                | hdma->Init.Priority;
 8002c88:	69dc      	ldr	r4, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002c8a:	432a      	orrs	r2, r5
          hdma->Init.Mode                | hdma->Init.Priority;
 8002c8c:	4322      	orrs	r2, r4
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002c8e:	f421 517f 	bic.w	r1, r1, #16320	; 0x3fc0
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002c92:	4c12      	ldr	r4, [pc, #72]	; (8002cdc <HAL_DMA_Init+0x74>)
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002c94:	f021 0130 	bic.w	r1, r1, #48	; 0x30
  tmp |=  hdma->Init.Direction        |
 8002c98:	430a      	orrs	r2, r1
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002c9a:	42a0      	cmp	r0, r4
  hdma->Instance->CCR = tmp;  
 8002c9c:	6002      	str	r2, [r0, #0]
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002c9e:	d910      	bls.n	8002cc2 <HAL_DMA_Init+0x5a>
    hdma->DmaBaseAddress = DMA1;
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8002ca0:	4a0f      	ldr	r2, [pc, #60]	; (8002ce0 <HAL_DMA_Init+0x78>)
 8002ca2:	4910      	ldr	r1, [pc, #64]	; (8002ce4 <HAL_DMA_Init+0x7c>)
    hdma->DmaBaseAddress = DMA2;
 8002ca4:	4c10      	ldr	r4, [pc, #64]	; (8002ce8 <HAL_DMA_Init+0x80>)
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8002ca6:	4402      	add	r2, r0
 8002ca8:	fba1 1202 	umull	r1, r2, r1, r2
 8002cac:	0912      	lsrs	r2, r2, #4
 8002cae:	0092      	lsls	r2, r2, #2
  hdma->Lock = HAL_UNLOCKED;
 8002cb0:	f44f 7180 	mov.w	r1, #256	; 0x100
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002cb4:	2000      	movs	r0, #0
  hdma->Lock = HAL_UNLOCKED;
 8002cb6:	8419      	strh	r1, [r3, #32]
 8002cb8:	e9c3 420f 	strd	r4, r2, [r3, #60]	; 0x3c
}  
 8002cbc:	bc30      	pop	{r4, r5}
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002cbe:	6398      	str	r0, [r3, #56]	; 0x38
}  
 8002cc0:	4770      	bx	lr
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002cc2:	4a0a      	ldr	r2, [pc, #40]	; (8002cec <HAL_DMA_Init+0x84>)
 8002cc4:	4907      	ldr	r1, [pc, #28]	; (8002ce4 <HAL_DMA_Init+0x7c>)
 8002cc6:	4402      	add	r2, r0
 8002cc8:	fba1 1202 	umull	r1, r2, r1, r2
 8002ccc:	0912      	lsrs	r2, r2, #4
    hdma->DmaBaseAddress = DMA1;
 8002cce:	f2a4 4407 	subw	r4, r4, #1031	; 0x407
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002cd2:	0092      	lsls	r2, r2, #2
    hdma->DmaBaseAddress = DMA1;
 8002cd4:	e7ec      	b.n	8002cb0 <HAL_DMA_Init+0x48>
    return HAL_ERROR;
 8002cd6:	2001      	movs	r0, #1
}  
 8002cd8:	4770      	bx	lr
 8002cda:	bf00      	nop
 8002cdc:	40020407 	.word	0x40020407
 8002ce0:	bffdfbf8 	.word	0xbffdfbf8
 8002ce4:	cccccccd 	.word	0xcccccccd
 8002ce8:	40020400 	.word	0x40020400
 8002cec:	bffdfff8 	.word	0xbffdfff8

08002cf0 <HAL_DMA_Start_IT>:
{
 8002cf0:	b4f0      	push	{r4, r5, r6, r7}
  __HAL_LOCK(hdma);
 8002cf2:	f890 4020 	ldrb.w	r4, [r0, #32]
 8002cf6:	2c01      	cmp	r4, #1
 8002cf8:	d039      	beq.n	8002d6e <HAL_DMA_Start_IT+0x7e>
  if(HAL_DMA_STATE_READY == hdma->State)
 8002cfa:	f890 5021 	ldrb.w	r5, [r0, #33]	; 0x21
  __HAL_LOCK(hdma);
 8002cfe:	2401      	movs	r4, #1
  if(HAL_DMA_STATE_READY == hdma->State)
 8002d00:	42a5      	cmp	r5, r4
  __HAL_LOCK(hdma);
 8002d02:	f880 4020 	strb.w	r4, [r0, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 8002d06:	d005      	beq.n	8002d14 <HAL_DMA_Start_IT+0x24>
    __HAL_UNLOCK(hdma); 
 8002d08:	2300      	movs	r3, #0
 8002d0a:	f880 3020 	strb.w	r3, [r0, #32]
} 
 8002d0e:	bcf0      	pop	{r4, r5, r6, r7}
    status = HAL_BUSY;
 8002d10:	2002      	movs	r0, #2
} 
 8002d12:	4770      	bx	lr
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8002d14:	6804      	ldr	r4, [r0, #0]
  	hdma->State = HAL_DMA_STATE_BUSY;
 8002d16:	2702      	movs	r7, #2
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002d18:	2600      	movs	r6, #0
  	hdma->State = HAL_DMA_STATE_BUSY;
 8002d1a:	f880 7021 	strb.w	r7, [r0, #33]	; 0x21
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002d1e:	6386      	str	r6, [r0, #56]	; 0x38
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8002d20:	6826      	ldr	r6, [r4, #0]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8002d22:	6bc7      	ldr	r7, [r0, #60]	; 0x3c
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8002d24:	f026 0c01 	bic.w	ip, r6, #1
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8002d28:	6c06      	ldr	r6, [r0, #64]	; 0x40
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8002d2a:	f8c4 c000 	str.w	ip, [r4]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8002d2e:	40b5      	lsls	r5, r6
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002d30:	6846      	ldr	r6, [r0, #4]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8002d32:	607d      	str	r5, [r7, #4]
  hdma->Instance->CNDTR = DataLength;
 8002d34:	6063      	str	r3, [r4, #4]
    if(NULL != hdma->XferHalfCpltCallback )
 8002d36:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002d38:	2e10      	cmp	r6, #16
    hdma->Instance->CPAR = DstAddress;
 8002d3a:	bf0b      	itete	eq
 8002d3c:	60a2      	streq	r2, [r4, #8]
    hdma->Instance->CPAR = SrcAddress;
 8002d3e:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 8002d40:	60e1      	streq	r1, [r4, #12]
    hdma->Instance->CMAR = DstAddress;
 8002d42:	60e2      	strne	r2, [r4, #12]
    if(NULL != hdma->XferHalfCpltCallback )
 8002d44:	b153      	cbz	r3, 8002d5c <HAL_DMA_Start_IT+0x6c>
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8002d46:	6823      	ldr	r3, [r4, #0]
 8002d48:	f043 030e 	orr.w	r3, r3, #14
 8002d4c:	6023      	str	r3, [r4, #0]
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8002d4e:	6823      	ldr	r3, [r4, #0]
 8002d50:	f043 0301 	orr.w	r3, r3, #1
 8002d54:	6023      	str	r3, [r4, #0]
	HAL_StatusTypeDef status = HAL_OK;
 8002d56:	2000      	movs	r0, #0
} 
 8002d58:	bcf0      	pop	{r4, r5, r6, r7}
 8002d5a:	4770      	bx	lr
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8002d5c:	6823      	ldr	r3, [r4, #0]
 8002d5e:	f043 030a 	orr.w	r3, r3, #10
 8002d62:	6023      	str	r3, [r4, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8002d64:	6823      	ldr	r3, [r4, #0]
 8002d66:	f023 0304 	bic.w	r3, r3, #4
 8002d6a:	6023      	str	r3, [r4, #0]
 8002d6c:	e7ef      	b.n	8002d4e <HAL_DMA_Start_IT+0x5e>
  __HAL_LOCK(hdma);
 8002d6e:	2002      	movs	r0, #2
} 
 8002d70:	bcf0      	pop	{r4, r5, r6, r7}
 8002d72:	4770      	bx	lr

08002d74 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002d74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002d78:	680e      	ldr	r6, [r1, #0]
{
 8002d7a:	b083      	sub	sp, #12
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002d7c:	2e00      	cmp	r6, #0
 8002d7e:	f000 8091 	beq.w	8002ea4 <HAL_GPIO_Init+0x130>
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
        SYSCFG->EXTICR[position >> 2u] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002d82:	f8df e1f0 	ldr.w	lr, [pc, #496]	; 8002f74 <HAL_GPIO_Init+0x200>
  uint32_t position = 0x00u;
 8002d86:	2300      	movs	r3, #0
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002d88:	2201      	movs	r2, #1
 8002d8a:	fa02 f403 	lsl.w	r4, r2, r3
    if (iocurrent != 0x00u)
 8002d8e:	ea14 0c06 	ands.w	ip, r4, r6
 8002d92:	f000 8082 	beq.w	8002e9a <HAL_GPIO_Init+0x126>
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002d96:	684d      	ldr	r5, [r1, #4]
 8002d98:	f025 0a10 	bic.w	sl, r5, #16
 8002d9c:	f10a 32ff 	add.w	r2, sl, #4294967295
 8002da0:	2a01      	cmp	r2, #1
 8002da2:	ea4f 0843 	mov.w	r8, r3, lsl #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8002da6:	f04f 0203 	mov.w	r2, #3
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002daa:	d97e      	bls.n	8002eaa <HAL_GPIO_Init+0x136>
      temp = GPIOx->PUPDR;
 8002dac:	68c7      	ldr	r7, [r0, #12]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002dae:	688c      	ldr	r4, [r1, #8]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8002db0:	fa02 f208 	lsl.w	r2, r2, r8
 8002db4:	ea27 0702 	bic.w	r7, r7, r2
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002db8:	fa04 f408 	lsl.w	r4, r4, r8
 8002dbc:	433c      	orrs	r4, r7
      GPIOx->PUPDR = temp;
 8002dbe:	60c4      	str	r4, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8002dc0:	43d7      	mvns	r7, r2
      temp = GPIOx->MODER;
 8002dc2:	6804      	ldr	r4, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002dc4:	f005 0203 	and.w	r2, r5, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002dc8:	4027      	ands	r7, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002dca:	fa02 f208 	lsl.w	r2, r2, r8
 8002dce:	433a      	orrs	r2, r7
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002dd0:	00ec      	lsls	r4, r5, #3
      GPIOx->MODER = temp;
 8002dd2:	6002      	str	r2, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002dd4:	d561      	bpl.n	8002e9a <HAL_GPIO_Init+0x126>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002dd6:	4c60      	ldr	r4, [pc, #384]	; (8002f58 <HAL_GPIO_Init+0x1e4>)
 8002dd8:	69a2      	ldr	r2, [r4, #24]
 8002dda:	f042 0201 	orr.w	r2, r2, #1
 8002dde:	61a2      	str	r2, [r4, #24]
 8002de0:	69a2      	ldr	r2, [r4, #24]
 8002de2:	f023 0703 	bic.w	r7, r3, #3
 8002de6:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 8002dea:	f002 0201 	and.w	r2, r2, #1
 8002dee:	f507 3780 	add.w	r7, r7, #65536	; 0x10000
 8002df2:	9201      	str	r2, [sp, #4]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002df4:	f003 0203 	and.w	r2, r3, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002df8:	9c01      	ldr	r4, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2u];
 8002dfa:	f8d7 8008 	ldr.w	r8, [r7, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002dfe:	ea4f 0982 	mov.w	r9, r2, lsl #2
 8002e02:	240f      	movs	r4, #15
 8002e04:	fa04 f409 	lsl.w	r4, r4, r9
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002e08:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002e0c:	ea28 0404 	bic.w	r4, r8, r4
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002e10:	d01c      	beq.n	8002e4c <HAL_GPIO_Init+0xd8>
 8002e12:	4a52      	ldr	r2, [pc, #328]	; (8002f5c <HAL_GPIO_Init+0x1e8>)
 8002e14:	4290      	cmp	r0, r2
 8002e16:	f000 8088 	beq.w	8002f2a <HAL_GPIO_Init+0x1b6>
 8002e1a:	4a51      	ldr	r2, [pc, #324]	; (8002f60 <HAL_GPIO_Init+0x1ec>)
 8002e1c:	4290      	cmp	r0, r2
 8002e1e:	f000 8089 	beq.w	8002f34 <HAL_GPIO_Init+0x1c0>
 8002e22:	4a50      	ldr	r2, [pc, #320]	; (8002f64 <HAL_GPIO_Init+0x1f0>)
 8002e24:	4290      	cmp	r0, r2
 8002e26:	d07a      	beq.n	8002f1e <HAL_GPIO_Init+0x1aa>
 8002e28:	4a4f      	ldr	r2, [pc, #316]	; (8002f68 <HAL_GPIO_Init+0x1f4>)
 8002e2a:	4290      	cmp	r0, r2
 8002e2c:	f000 8088 	beq.w	8002f40 <HAL_GPIO_Init+0x1cc>
 8002e30:	4a4e      	ldr	r2, [pc, #312]	; (8002f6c <HAL_GPIO_Init+0x1f8>)
 8002e32:	4290      	cmp	r0, r2
 8002e34:	f000 808a 	beq.w	8002f4c <HAL_GPIO_Init+0x1d8>
 8002e38:	4a4d      	ldr	r2, [pc, #308]	; (8002f70 <HAL_GPIO_Init+0x1fc>)
 8002e3a:	4290      	cmp	r0, r2
 8002e3c:	bf0c      	ite	eq
 8002e3e:	f04f 0806 	moveq.w	r8, #6
 8002e42:	f04f 0807 	movne.w	r8, #7
 8002e46:	fa08 f209 	lsl.w	r2, r8, r9
 8002e4a:	4314      	orrs	r4, r2
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002e4c:	60bc      	str	r4, [r7, #8]
        temp = EXTI->IMR;
 8002e4e:	f8de 4000 	ldr.w	r4, [lr]
        temp &= ~(iocurrent);
 8002e52:	ea6f 070c 	mvn.w	r7, ip
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002e56:	03ea      	lsls	r2, r5, #15
        temp &= ~(iocurrent);
 8002e58:	bf54      	ite	pl
 8002e5a:	403c      	andpl	r4, r7
        {
          temp |= iocurrent;
 8002e5c:	ea4c 0404 	orrmi.w	r4, ip, r4
        }
        EXTI->IMR = temp;
 8002e60:	f8ce 4000 	str.w	r4, [lr]

        temp = EXTI->EMR;
 8002e64:	f8de 4004 	ldr.w	r4, [lr, #4]
        temp &= ~(iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002e68:	03aa      	lsls	r2, r5, #14
        temp &= ~(iocurrent);
 8002e6a:	bf54      	ite	pl
 8002e6c:	403c      	andpl	r4, r7
        {
          temp |= iocurrent;
 8002e6e:	ea4c 0404 	orrmi.w	r4, ip, r4
        }
        EXTI->EMR = temp;
 8002e72:	f8ce 4004 	str.w	r4, [lr, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002e76:	f8de 4008 	ldr.w	r4, [lr, #8]
        temp &= ~(iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002e7a:	02ea      	lsls	r2, r5, #11
        temp &= ~(iocurrent);
 8002e7c:	bf54      	ite	pl
 8002e7e:	403c      	andpl	r4, r7
        {
          temp |= iocurrent;
 8002e80:	ea4c 0404 	orrmi.w	r4, ip, r4
        }
        EXTI->RTSR = temp;
 8002e84:	f8ce 4008 	str.w	r4, [lr, #8]

        temp = EXTI->FTSR;
 8002e88:	f8de 200c 	ldr.w	r2, [lr, #12]
        temp &= ~(iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002e8c:	02ac      	lsls	r4, r5, #10
        temp &= ~(iocurrent);
 8002e8e:	bf54      	ite	pl
 8002e90:	403a      	andpl	r2, r7
        {
          temp |= iocurrent;
 8002e92:	ea4c 0202 	orrmi.w	r2, ip, r2
        }
        EXTI->FTSR = temp;
 8002e96:	f8ce 200c 	str.w	r2, [lr, #12]
      }
    }

    position++;
 8002e9a:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002e9c:	fa36 f203 	lsrs.w	r2, r6, r3
 8002ea0:	f47f af72 	bne.w	8002d88 <HAL_GPIO_Init+0x14>
  }
}
 8002ea4:	b003      	add	sp, #12
 8002ea6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp = GPIOx->OSPEEDR;
 8002eaa:	6887      	ldr	r7, [r0, #8]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002eac:	f8d1 9008 	ldr.w	r9, [r1, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8002eb0:	fa02 f208 	lsl.w	r2, r2, r8
 8002eb4:	ea27 0b02 	bic.w	fp, r7, r2
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002eb8:	68cf      	ldr	r7, [r1, #12]
 8002eba:	fa07 f708 	lsl.w	r7, r7, r8
 8002ebe:	ea47 070b 	orr.w	r7, r7, fp
        GPIOx->OSPEEDR = temp;
 8002ec2:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8002ec4:	6847      	ldr	r7, [r0, #4]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8002ec6:	f3c5 1b00 	ubfx	fp, r5, #4, #1
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002eca:	ea27 0704 	bic.w	r7, r7, r4
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8002ece:	465c      	mov	r4, fp
 8002ed0:	409c      	lsls	r4, r3
 8002ed2:	433c      	orrs	r4, r7
        GPIOx->OTYPER = temp;
 8002ed4:	6044      	str	r4, [r0, #4]
      temp = GPIOx->PUPDR;
 8002ed6:	68c4      	ldr	r4, [r0, #12]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002ed8:	fa09 f908 	lsl.w	r9, r9, r8
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8002edc:	ea24 0402 	bic.w	r4, r4, r2
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002ee0:	ea49 0404 	orr.w	r4, r9, r4
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002ee4:	f1ba 0f02 	cmp.w	sl, #2
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8002ee8:	ea6f 0702 	mvn.w	r7, r2
      GPIOx->PUPDR = temp;
 8002eec:	60c4      	str	r4, [r0, #12]
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002eee:	f47f af68 	bne.w	8002dc2 <HAL_GPIO_Init+0x4e>
        temp = GPIOx->AFR[position >> 3u];
 8002ef2:	ea4f 09d3 	mov.w	r9, r3, lsr #3
 8002ef6:	eb00 0989 	add.w	r9, r0, r9, lsl #2
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002efa:	f003 0207 	and.w	r2, r3, #7
        temp = GPIOx->AFR[position >> 3u];
 8002efe:	f8d9 4020 	ldr.w	r4, [r9, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002f02:	0092      	lsls	r2, r2, #2
 8002f04:	f04f 0b0f 	mov.w	fp, #15
 8002f08:	fa0b fb02 	lsl.w	fp, fp, r2
 8002f0c:	ea24 0a0b 	bic.w	sl, r4, fp
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002f10:	690c      	ldr	r4, [r1, #16]
 8002f12:	4094      	lsls	r4, r2
 8002f14:	ea44 040a 	orr.w	r4, r4, sl
        GPIOx->AFR[position >> 3u] = temp;
 8002f18:	f8c9 4020 	str.w	r4, [r9, #32]
 8002f1c:	e751      	b.n	8002dc2 <HAL_GPIO_Init+0x4e>
 8002f1e:	f04f 0803 	mov.w	r8, #3
 8002f22:	fa08 f209 	lsl.w	r2, r8, r9
 8002f26:	4314      	orrs	r4, r2
 8002f28:	e790      	b.n	8002e4c <HAL_GPIO_Init+0xd8>
 8002f2a:	2201      	movs	r2, #1
 8002f2c:	fa02 f209 	lsl.w	r2, r2, r9
 8002f30:	4314      	orrs	r4, r2
 8002f32:	e78b      	b.n	8002e4c <HAL_GPIO_Init+0xd8>
 8002f34:	f04f 0802 	mov.w	r8, #2
 8002f38:	fa08 f209 	lsl.w	r2, r8, r9
 8002f3c:	4314      	orrs	r4, r2
 8002f3e:	e785      	b.n	8002e4c <HAL_GPIO_Init+0xd8>
 8002f40:	f04f 0804 	mov.w	r8, #4
 8002f44:	fa08 f209 	lsl.w	r2, r8, r9
 8002f48:	4314      	orrs	r4, r2
 8002f4a:	e77f      	b.n	8002e4c <HAL_GPIO_Init+0xd8>
 8002f4c:	f04f 0805 	mov.w	r8, #5
 8002f50:	fa08 f209 	lsl.w	r2, r8, r9
 8002f54:	4314      	orrs	r4, r2
 8002f56:	e779      	b.n	8002e4c <HAL_GPIO_Init+0xd8>
 8002f58:	40021000 	.word	0x40021000
 8002f5c:	48000400 	.word	0x48000400
 8002f60:	48000800 	.word	0x48000800
 8002f64:	48000c00 	.word	0x48000c00
 8002f68:	48001000 	.word	0x48001000
 8002f6c:	48001400 	.word	0x48001400
 8002f70:	48001800 	.word	0x48001800
 8002f74:	40010400 	.word	0x40010400

08002f78 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002f78:	b10a      	cbz	r2, 8002f7e <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002f7a:	6181      	str	r1, [r0, #24]
 8002f7c:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002f7e:	6281      	str	r1, [r0, #40]	; 0x28
  }
}
 8002f80:	4770      	bx	lr
 8002f82:	bf00      	nop

08002f84 <HAL_GPIO_EXTI_Callback>:
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8002f84:	4770      	bx	lr
 8002f86:	bf00      	nop

08002f88 <HAL_GPIO_EXTI_IRQHandler>:
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002f88:	4a04      	ldr	r2, [pc, #16]	; (8002f9c <HAL_GPIO_EXTI_IRQHandler+0x14>)
 8002f8a:	6951      	ldr	r1, [r2, #20]
 8002f8c:	4201      	tst	r1, r0
 8002f8e:	d100      	bne.n	8002f92 <HAL_GPIO_EXTI_IRQHandler+0xa>
 8002f90:	4770      	bx	lr
{
 8002f92:	b508      	push	{r3, lr}
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002f94:	6150      	str	r0, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002f96:	f7ff fff5 	bl	8002f84 <HAL_GPIO_EXTI_Callback>
}
 8002f9a:	bd08      	pop	{r3, pc}
 8002f9c:	40010400 	.word	0x40010400

08002fa0 <HAL_RCC_OscConfig>:
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002fa0:	2800      	cmp	r0, #0
 8002fa2:	f000 827f 	beq.w	80034a4 <HAL_RCC_OscConfig+0x504>
{
 8002fa6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002faa:	6803      	ldr	r3, [r0, #0]
 8002fac:	07df      	lsls	r7, r3, #31
{
 8002fae:	b083      	sub	sp, #12
 8002fb0:	4604      	mov	r4, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002fb2:	d53d      	bpl.n	8003030 <HAL_RCC_OscConfig+0x90>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002fb4:	49c1      	ldr	r1, [pc, #772]	; (80032bc <HAL_RCC_OscConfig+0x31c>)
 8002fb6:	684a      	ldr	r2, [r1, #4]
 8002fb8:	f002 020c 	and.w	r2, r2, #12
 8002fbc:	2a04      	cmp	r2, #4
 8002fbe:	f000 815f 	beq.w	8003280 <HAL_RCC_OscConfig+0x2e0>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002fc2:	684a      	ldr	r2, [r1, #4]
 8002fc4:	f002 020c 	and.w	r2, r2, #12
 8002fc8:	2a08      	cmp	r2, #8
 8002fca:	f000 8152 	beq.w	8003272 <HAL_RCC_OscConfig+0x2d2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002fce:	6863      	ldr	r3, [r4, #4]
 8002fd0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002fd4:	f000 816b 	beq.w	80032ae <HAL_RCC_OscConfig+0x30e>
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	f000 819a 	beq.w	8003312 <HAL_RCC_OscConfig+0x372>
 8002fde:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002fe2:	f000 82bc 	beq.w	800355e <HAL_RCC_OscConfig+0x5be>
 8002fe6:	4bb5      	ldr	r3, [pc, #724]	; (80032bc <HAL_RCC_OscConfig+0x31c>)
 8002fe8:	681a      	ldr	r2, [r3, #0]
 8002fea:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002fee:	601a      	str	r2, [r3, #0]
 8002ff0:	681a      	ldr	r2, [r3, #0]
 8002ff2:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002ff6:	601a      	str	r2, [r3, #0]

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ff8:	f7ff f884 	bl	8002104 <HAL_GetTick>
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ffc:	4faf      	ldr	r7, [pc, #700]	; (80032bc <HAL_RCC_OscConfig+0x31c>)
        tickstart = HAL_GetTick();
 8002ffe:	4605      	mov	r5, r0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003000:	f44f 3800 	mov.w	r8, #131072	; 0x20000
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003004:	2601      	movs	r6, #1
 8003006:	e005      	b.n	8003014 <HAL_RCC_OscConfig+0x74>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003008:	f7ff f87c 	bl	8002104 <HAL_GetTick>
 800300c:	1b40      	subs	r0, r0, r5
 800300e:	2864      	cmp	r0, #100	; 0x64
 8003010:	f200 817b 	bhi.w	800330a <HAL_RCC_OscConfig+0x36a>
 8003014:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003018:	683a      	ldr	r2, [r7, #0]
 800301a:	fa98 f3a8 	rbit	r3, r8
 800301e:	fab3 f383 	clz	r3, r3
 8003022:	f003 031f 	and.w	r3, r3, #31
 8003026:	fa06 f303 	lsl.w	r3, r6, r3
 800302a:	4213      	tst	r3, r2
 800302c:	d0ec      	beq.n	8003008 <HAL_RCC_OscConfig+0x68>
 800302e:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003030:	079e      	lsls	r6, r3, #30
 8003032:	d542      	bpl.n	80030ba <HAL_RCC_OscConfig+0x11a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8003034:	4aa1      	ldr	r2, [pc, #644]	; (80032bc <HAL_RCC_OscConfig+0x31c>)
 8003036:	6851      	ldr	r1, [r2, #4]
 8003038:	f011 0f0c 	tst.w	r1, #12
 800303c:	f000 80cf 	beq.w	80031de <HAL_RCC_OscConfig+0x23e>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8003040:	6851      	ldr	r1, [r2, #4]
 8003042:	f001 010c 	and.w	r1, r1, #12
 8003046:	2908      	cmp	r1, #8
 8003048:	f000 80c2 	beq.w	80031d0 <HAL_RCC_OscConfig+0x230>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800304c:	68e2      	ldr	r2, [r4, #12]
 800304e:	2a00      	cmp	r2, #0
 8003050:	f000 81b8 	beq.w	80033c4 <HAL_RCC_OscConfig+0x424>
 8003054:	2201      	movs	r2, #1
 8003056:	fa92 f3a2 	rbit	r3, r2
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800305a:	fab3 f383 	clz	r3, r3
 800305e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003062:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003066:	009b      	lsls	r3, r3, #2
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003068:	4617      	mov	r7, r2
        __HAL_RCC_HSI_ENABLE();
 800306a:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800306c:	f7ff f84a 	bl	8002104 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003070:	4e92      	ldr	r6, [pc, #584]	; (80032bc <HAL_RCC_OscConfig+0x31c>)
        tickstart = HAL_GetTick();
 8003072:	4605      	mov	r5, r0
 8003074:	f04f 0802 	mov.w	r8, #2
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003078:	e005      	b.n	8003086 <HAL_RCC_OscConfig+0xe6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800307a:	f7ff f843 	bl	8002104 <HAL_GetTick>
 800307e:	1b40      	subs	r0, r0, r5
 8003080:	2802      	cmp	r0, #2
 8003082:	f200 8142 	bhi.w	800330a <HAL_RCC_OscConfig+0x36a>
 8003086:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800308a:	6832      	ldr	r2, [r6, #0]
 800308c:	fa98 f3a8 	rbit	r3, r8
 8003090:	fab3 f383 	clz	r3, r3
 8003094:	f003 031f 	and.w	r3, r3, #31
 8003098:	fa07 f303 	lsl.w	r3, r7, r3
 800309c:	4213      	tst	r3, r2
 800309e:	d0ec      	beq.n	800307a <HAL_RCC_OscConfig+0xda>
            return HAL_TIMEOUT;
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80030a0:	6831      	ldr	r1, [r6, #0]
 80030a2:	22f8      	movs	r2, #248	; 0xf8
 80030a4:	fa92 f2a2 	rbit	r2, r2
 80030a8:	6923      	ldr	r3, [r4, #16]
 80030aa:	fab2 f282 	clz	r2, r2
 80030ae:	f021 01f8 	bic.w	r1, r1, #248	; 0xf8
 80030b2:	4093      	lsls	r3, r2
 80030b4:	430b      	orrs	r3, r1
 80030b6:	6033      	str	r3, [r6, #0]
 80030b8:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80030ba:	071d      	lsls	r5, r3, #28
 80030bc:	d421      	bmi.n	8003102 <HAL_RCC_OscConfig+0x162>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80030be:	0758      	lsls	r0, r3, #29
 80030c0:	d54e      	bpl.n	8003160 <HAL_RCC_OscConfig+0x1c0>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80030c2:	4b7e      	ldr	r3, [pc, #504]	; (80032bc <HAL_RCC_OscConfig+0x31c>)
 80030c4:	69da      	ldr	r2, [r3, #28]
 80030c6:	00d1      	lsls	r1, r2, #3
 80030c8:	f140 80c7 	bpl.w	800325a <HAL_RCC_OscConfig+0x2ba>
    FlagStatus       pwrclkchanged = RESET;
 80030cc:	f04f 0800 	mov.w	r8, #0
    {
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030d0:	4d7b      	ldr	r5, [pc, #492]	; (80032c0 <HAL_RCC_OscConfig+0x320>)
 80030d2:	682b      	ldr	r3, [r5, #0]
 80030d4:	05da      	lsls	r2, r3, #23
 80030d6:	f140 8108 	bpl.w	80032ea <HAL_RCC_OscConfig+0x34a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80030da:	68a3      	ldr	r3, [r4, #8]
 80030dc:	2b01      	cmp	r3, #1
 80030de:	f000 8197 	beq.w	8003410 <HAL_RCC_OscConfig+0x470>
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	f000 8138 	beq.w	8003358 <HAL_RCC_OscConfig+0x3b8>
 80030e8:	2b05      	cmp	r3, #5
 80030ea:	4b74      	ldr	r3, [pc, #464]	; (80032bc <HAL_RCC_OscConfig+0x31c>)
 80030ec:	6a1a      	ldr	r2, [r3, #32]
 80030ee:	f000 81d1 	beq.w	8003494 <HAL_RCC_OscConfig+0x4f4>
 80030f2:	f022 0201 	bic.w	r2, r2, #1
 80030f6:	621a      	str	r2, [r3, #32]
 80030f8:	6a1a      	ldr	r2, [r3, #32]
 80030fa:	f022 0204 	bic.w	r2, r2, #4
 80030fe:	621a      	str	r2, [r3, #32]
 8003100:	e18b      	b.n	800341a <HAL_RCC_OscConfig+0x47a>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003102:	6962      	ldr	r2, [r4, #20]
 8003104:	2a00      	cmp	r2, #0
 8003106:	f000 8081 	beq.w	800320c <HAL_RCC_OscConfig+0x26c>
 800310a:	2201      	movs	r2, #1
 800310c:	fa92 f1a2 	rbit	r1, r2
      __HAL_RCC_LSI_ENABLE();
 8003110:	4b6c      	ldr	r3, [pc, #432]	; (80032c4 <HAL_RCC_OscConfig+0x324>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003112:	4f6a      	ldr	r7, [pc, #424]	; (80032bc <HAL_RCC_OscConfig+0x31c>)
      __HAL_RCC_LSI_ENABLE();
 8003114:	fab1 f181 	clz	r1, r1
 8003118:	440b      	add	r3, r1
 800311a:	009b      	lsls	r3, r3, #2
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800311c:	4616      	mov	r6, r2
      __HAL_RCC_LSI_ENABLE();
 800311e:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8003120:	f7fe fff0 	bl	8002104 <HAL_GetTick>
 8003124:	f04f 0802 	mov.w	r8, #2
 8003128:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800312a:	e005      	b.n	8003138 <HAL_RCC_OscConfig+0x198>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800312c:	f7fe ffea 	bl	8002104 <HAL_GetTick>
 8003130:	1b40      	subs	r0, r0, r5
 8003132:	2802      	cmp	r0, #2
 8003134:	f200 80e9 	bhi.w	800330a <HAL_RCC_OscConfig+0x36a>
 8003138:	fa98 f3a8 	rbit	r3, r8
 800313c:	fa98 f3a8 	rbit	r3, r8
 8003140:	fa98 f3a8 	rbit	r3, r8
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003144:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003146:	fa98 f3a8 	rbit	r3, r8
 800314a:	fab3 f383 	clz	r3, r3
 800314e:	f003 031f 	and.w	r3, r3, #31
 8003152:	fa06 f303 	lsl.w	r3, r6, r3
 8003156:	4213      	tst	r3, r2
 8003158:	d0e8      	beq.n	800312c <HAL_RCC_OscConfig+0x18c>
 800315a:	6823      	ldr	r3, [r4, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800315c:	0758      	lsls	r0, r3, #29
 800315e:	d4b0      	bmi.n	80030c2 <HAL_RCC_OscConfig+0x122>
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003160:	69a0      	ldr	r0, [r4, #24]
 8003162:	b388      	cbz	r0, 80031c8 <HAL_RCC_OscConfig+0x228>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003164:	4d55      	ldr	r5, [pc, #340]	; (80032bc <HAL_RCC_OscConfig+0x31c>)
 8003166:	686b      	ldr	r3, [r5, #4]
 8003168:	f003 030c 	and.w	r3, r3, #12
 800316c:	2b08      	cmp	r3, #8
 800316e:	f000 8179 	beq.w	8003464 <HAL_RCC_OscConfig+0x4c4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003172:	2802      	cmp	r0, #2
 8003174:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003178:	f000 8196 	beq.w	80034a8 <HAL_RCC_OscConfig+0x508>
 800317c:	fa93 f3a3 	rbit	r3, r3
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003180:	fab3 f383 	clz	r3, r3
 8003184:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003188:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800318c:	009b      	lsls	r3, r3, #2
 800318e:	2200      	movs	r2, #0
 8003190:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003192:	f7fe ffb7 	bl	8002104 <HAL_GetTick>
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003196:	462c      	mov	r4, r5
 8003198:	f04f 7700 	mov.w	r7, #33554432	; 0x2000000
        tickstart = HAL_GetTick();
 800319c:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800319e:	2601      	movs	r6, #1
 80031a0:	e005      	b.n	80031ae <HAL_RCC_OscConfig+0x20e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80031a2:	f7fe ffaf 	bl	8002104 <HAL_GetTick>
 80031a6:	1b40      	subs	r0, r0, r5
 80031a8:	2802      	cmp	r0, #2
 80031aa:	f200 80ae 	bhi.w	800330a <HAL_RCC_OscConfig+0x36a>
 80031ae:	fa97 f3a7 	rbit	r3, r7
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80031b2:	6822      	ldr	r2, [r4, #0]
 80031b4:	fa97 f3a7 	rbit	r3, r7
 80031b8:	fab3 f383 	clz	r3, r3
 80031bc:	f003 031f 	and.w	r3, r3, #31
 80031c0:	fa06 f303 	lsl.w	r3, r6, r3
 80031c4:	4213      	tst	r3, r2
 80031c6:	d1ec      	bne.n	80031a2 <HAL_RCC_OscConfig+0x202>
        }
      }
    }
  }

  return HAL_OK;
 80031c8:	2000      	movs	r0, #0
}
 80031ca:	b003      	add	sp, #12
 80031cc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80031d0:	6852      	ldr	r2, [r2, #4]
 80031d2:	f402 32c0 	and.w	r2, r2, #98304	; 0x18000
 80031d6:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 80031da:	f47f af37 	bne.w	800304c <HAL_RCC_OscConfig+0xac>
 80031de:	2202      	movs	r2, #2
 80031e0:	fa92 f1a2 	rbit	r1, r2
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80031e4:	4935      	ldr	r1, [pc, #212]	; (80032bc <HAL_RCC_OscConfig+0x31c>)
 80031e6:	6808      	ldr	r0, [r1, #0]
 80031e8:	fa92 f2a2 	rbit	r2, r2
 80031ec:	fab2 f282 	clz	r2, r2
 80031f0:	f002 021f 	and.w	r2, r2, #31
 80031f4:	2101      	movs	r1, #1
 80031f6:	fa01 f202 	lsl.w	r2, r1, r2
 80031fa:	4202      	tst	r2, r0
 80031fc:	d064      	beq.n	80032c8 <HAL_RCC_OscConfig+0x328>
 80031fe:	68e2      	ldr	r2, [r4, #12]
 8003200:	428a      	cmp	r2, r1
 8003202:	d061      	beq.n	80032c8 <HAL_RCC_OscConfig+0x328>
        return HAL_ERROR;
 8003204:	2001      	movs	r0, #1
}
 8003206:	b003      	add	sp, #12
 8003208:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800320c:	2501      	movs	r5, #1
 800320e:	fa95 f1a5 	rbit	r1, r5
      __HAL_RCC_LSI_DISABLE();
 8003212:	4b2c      	ldr	r3, [pc, #176]	; (80032c4 <HAL_RCC_OscConfig+0x324>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003214:	4f29      	ldr	r7, [pc, #164]	; (80032bc <HAL_RCC_OscConfig+0x31c>)
      __HAL_RCC_LSI_DISABLE();
 8003216:	fab1 f181 	clz	r1, r1
 800321a:	440b      	add	r3, r1
 800321c:	009b      	lsls	r3, r3, #2
 800321e:	f04f 0802 	mov.w	r8, #2
 8003222:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8003224:	f7fe ff6e 	bl	8002104 <HAL_GetTick>
 8003228:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800322a:	e004      	b.n	8003236 <HAL_RCC_OscConfig+0x296>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800322c:	f7fe ff6a 	bl	8002104 <HAL_GetTick>
 8003230:	1b80      	subs	r0, r0, r6
 8003232:	2802      	cmp	r0, #2
 8003234:	d869      	bhi.n	800330a <HAL_RCC_OscConfig+0x36a>
 8003236:	fa98 f3a8 	rbit	r3, r8
 800323a:	fa98 f3a8 	rbit	r3, r8
 800323e:	fa98 f3a8 	rbit	r3, r8
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003242:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003244:	fa98 f3a8 	rbit	r3, r8
 8003248:	fab3 f383 	clz	r3, r3
 800324c:	f003 031f 	and.w	r3, r3, #31
 8003250:	fa05 f303 	lsl.w	r3, r5, r3
 8003254:	4213      	tst	r3, r2
 8003256:	d1e9      	bne.n	800322c <HAL_RCC_OscConfig+0x28c>
 8003258:	e77f      	b.n	800315a <HAL_RCC_OscConfig+0x1ba>
      __HAL_RCC_PWR_CLK_ENABLE();
 800325a:	69da      	ldr	r2, [r3, #28]
 800325c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003260:	61da      	str	r2, [r3, #28]
 8003262:	69db      	ldr	r3, [r3, #28]
 8003264:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003268:	9301      	str	r3, [sp, #4]
 800326a:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800326c:	f04f 0801 	mov.w	r8, #1
 8003270:	e72e      	b.n	80030d0 <HAL_RCC_OscConfig+0x130>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003272:	684a      	ldr	r2, [r1, #4]
 8003274:	f402 32c0 	and.w	r2, r2, #98304	; 0x18000
 8003278:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 800327c:	f47f aea7 	bne.w	8002fce <HAL_RCC_OscConfig+0x2e>
 8003280:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003284:	fa92 f1a2 	rbit	r1, r2
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003288:	490c      	ldr	r1, [pc, #48]	; (80032bc <HAL_RCC_OscConfig+0x31c>)
 800328a:	6808      	ldr	r0, [r1, #0]
 800328c:	fa92 f2a2 	rbit	r2, r2
 8003290:	fab2 f282 	clz	r2, r2
 8003294:	f002 021f 	and.w	r2, r2, #31
 8003298:	2101      	movs	r1, #1
 800329a:	fa01 f202 	lsl.w	r2, r1, r2
 800329e:	4202      	tst	r2, r0
 80032a0:	f43f aec6 	beq.w	8003030 <HAL_RCC_OscConfig+0x90>
 80032a4:	6862      	ldr	r2, [r4, #4]
 80032a6:	2a00      	cmp	r2, #0
 80032a8:	f47f aec2 	bne.w	8003030 <HAL_RCC_OscConfig+0x90>
 80032ac:	e7aa      	b.n	8003204 <HAL_RCC_OscConfig+0x264>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80032ae:	4a03      	ldr	r2, [pc, #12]	; (80032bc <HAL_RCC_OscConfig+0x31c>)
 80032b0:	6813      	ldr	r3, [r2, #0]
 80032b2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80032b6:	6013      	str	r3, [r2, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80032b8:	e69e      	b.n	8002ff8 <HAL_RCC_OscConfig+0x58>
 80032ba:	bf00      	nop
 80032bc:	40021000 	.word	0x40021000
 80032c0:	40007000 	.word	0x40007000
 80032c4:	10908120 	.word	0x10908120
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032c8:	4dab      	ldr	r5, [pc, #684]	; (8003578 <HAL_RCC_OscConfig+0x5d8>)
 80032ca:	21f8      	movs	r1, #248	; 0xf8
 80032cc:	6828      	ldr	r0, [r5, #0]
 80032ce:	fa91 f1a1 	rbit	r1, r1
 80032d2:	6922      	ldr	r2, [r4, #16]
 80032d4:	fab1 f181 	clz	r1, r1
 80032d8:	f020 00f8 	bic.w	r0, r0, #248	; 0xf8
 80032dc:	408a      	lsls	r2, r1
 80032de:	4302      	orrs	r2, r0
 80032e0:	602a      	str	r2, [r5, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80032e2:	071d      	lsls	r5, r3, #28
 80032e4:	f57f aeeb 	bpl.w	80030be <HAL_RCC_OscConfig+0x11e>
 80032e8:	e70b      	b.n	8003102 <HAL_RCC_OscConfig+0x162>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80032ea:	682b      	ldr	r3, [r5, #0]
 80032ec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80032f0:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 80032f2:	f7fe ff07 	bl	8002104 <HAL_GetTick>
 80032f6:	4606      	mov	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80032f8:	682b      	ldr	r3, [r5, #0]
 80032fa:	05db      	lsls	r3, r3, #23
 80032fc:	f53f aeed 	bmi.w	80030da <HAL_RCC_OscConfig+0x13a>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003300:	f7fe ff00 	bl	8002104 <HAL_GetTick>
 8003304:	1b80      	subs	r0, r0, r6
 8003306:	2864      	cmp	r0, #100	; 0x64
 8003308:	d9f6      	bls.n	80032f8 <HAL_RCC_OscConfig+0x358>
            return HAL_TIMEOUT;
 800330a:	2003      	movs	r0, #3
}
 800330c:	b003      	add	sp, #12
 800330e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003312:	4d99      	ldr	r5, [pc, #612]	; (8003578 <HAL_RCC_OscConfig+0x5d8>)
 8003314:	682b      	ldr	r3, [r5, #0]
 8003316:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800331a:	602b      	str	r3, [r5, #0]
 800331c:	682b      	ldr	r3, [r5, #0]
 800331e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003322:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8003324:	f7fe feee 	bl	8002104 <HAL_GetTick>
 8003328:	f44f 3800 	mov.w	r8, #131072	; 0x20000
 800332c:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800332e:	2701      	movs	r7, #1
 8003330:	e004      	b.n	800333c <HAL_RCC_OscConfig+0x39c>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003332:	f7fe fee7 	bl	8002104 <HAL_GetTick>
 8003336:	1b80      	subs	r0, r0, r6
 8003338:	2864      	cmp	r0, #100	; 0x64
 800333a:	d8e6      	bhi.n	800330a <HAL_RCC_OscConfig+0x36a>
 800333c:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003340:	682a      	ldr	r2, [r5, #0]
 8003342:	fa98 f3a8 	rbit	r3, r8
 8003346:	fab3 f383 	clz	r3, r3
 800334a:	f003 031f 	and.w	r3, r3, #31
 800334e:	fa07 f303 	lsl.w	r3, r7, r3
 8003352:	4213      	tst	r3, r2
 8003354:	d1ed      	bne.n	8003332 <HAL_RCC_OscConfig+0x392>
 8003356:	e66a      	b.n	800302e <HAL_RCC_OscConfig+0x8e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003358:	4d87      	ldr	r5, [pc, #540]	; (8003578 <HAL_RCC_OscConfig+0x5d8>)
 800335a:	6a2b      	ldr	r3, [r5, #32]
 800335c:	f023 0301 	bic.w	r3, r3, #1
 8003360:	622b      	str	r3, [r5, #32]
 8003362:	6a2b      	ldr	r3, [r5, #32]
 8003364:	f023 0304 	bic.w	r3, r3, #4
 8003368:	622b      	str	r3, [r5, #32]
      tickstart = HAL_GetTick();
 800336a:	f7fe fecb 	bl	8002104 <HAL_GetTick>
 800336e:	f04f 0902 	mov.w	r9, #2
 8003372:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003374:	2701      	movs	r7, #1
 8003376:	e013      	b.n	80033a0 <HAL_RCC_OscConfig+0x400>
 8003378:	fa99 f3a9 	rbit	r3, r9
 800337c:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 800337e:	fa99 f3a9 	rbit	r3, r9
 8003382:	fab3 f383 	clz	r3, r3
 8003386:	f003 031f 	and.w	r3, r3, #31
 800338a:	fa07 f303 	lsl.w	r3, r7, r3
 800338e:	4213      	tst	r3, r2
 8003390:	d00e      	beq.n	80033b0 <HAL_RCC_OscConfig+0x410>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003392:	f7fe feb7 	bl	8002104 <HAL_GetTick>
 8003396:	f241 3388 	movw	r3, #5000	; 0x1388
 800339a:	1b80      	subs	r0, r0, r6
 800339c:	4298      	cmp	r0, r3
 800339e:	d8b4      	bhi.n	800330a <HAL_RCC_OscConfig+0x36a>
 80033a0:	fa99 f3a9 	rbit	r3, r9
 80033a4:	fa99 f3a9 	rbit	r3, r9
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d0e5      	beq.n	8003378 <HAL_RCC_OscConfig+0x3d8>
 80033ac:	6a2a      	ldr	r2, [r5, #32]
 80033ae:	e7e6      	b.n	800337e <HAL_RCC_OscConfig+0x3de>
    if(pwrclkchanged == SET)
 80033b0:	f1b8 0f00 	cmp.w	r8, #0
 80033b4:	f43f aed4 	beq.w	8003160 <HAL_RCC_OscConfig+0x1c0>
      __HAL_RCC_PWR_CLK_DISABLE();
 80033b8:	4a6f      	ldr	r2, [pc, #444]	; (8003578 <HAL_RCC_OscConfig+0x5d8>)
 80033ba:	69d3      	ldr	r3, [r2, #28]
 80033bc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80033c0:	61d3      	str	r3, [r2, #28]
 80033c2:	e6cd      	b.n	8003160 <HAL_RCC_OscConfig+0x1c0>
 80033c4:	2501      	movs	r5, #1
 80033c6:	fa95 f3a5 	rbit	r3, r5
        __HAL_RCC_HSI_DISABLE();
 80033ca:	fab3 f383 	clz	r3, r3
 80033ce:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80033d2:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80033d6:	009b      	lsls	r3, r3, #2
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80033d8:	4f67      	ldr	r7, [pc, #412]	; (8003578 <HAL_RCC_OscConfig+0x5d8>)
        __HAL_RCC_HSI_DISABLE();
 80033da:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80033dc:	f7fe fe92 	bl	8002104 <HAL_GetTick>
 80033e0:	f04f 0802 	mov.w	r8, #2
 80033e4:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80033e6:	e004      	b.n	80033f2 <HAL_RCC_OscConfig+0x452>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80033e8:	f7fe fe8c 	bl	8002104 <HAL_GetTick>
 80033ec:	1b80      	subs	r0, r0, r6
 80033ee:	2802      	cmp	r0, #2
 80033f0:	d88b      	bhi.n	800330a <HAL_RCC_OscConfig+0x36a>
 80033f2:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80033f6:	683a      	ldr	r2, [r7, #0]
 80033f8:	fa98 f3a8 	rbit	r3, r8
 80033fc:	fab3 f383 	clz	r3, r3
 8003400:	f003 031f 	and.w	r3, r3, #31
 8003404:	fa05 f303 	lsl.w	r3, r5, r3
 8003408:	4213      	tst	r3, r2
 800340a:	d1ed      	bne.n	80033e8 <HAL_RCC_OscConfig+0x448>
 800340c:	6823      	ldr	r3, [r4, #0]
 800340e:	e654      	b.n	80030ba <HAL_RCC_OscConfig+0x11a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003410:	4a59      	ldr	r2, [pc, #356]	; (8003578 <HAL_RCC_OscConfig+0x5d8>)
 8003412:	6a13      	ldr	r3, [r2, #32]
 8003414:	f043 0301 	orr.w	r3, r3, #1
 8003418:	6213      	str	r3, [r2, #32]
      tickstart = HAL_GetTick();
 800341a:	f7fe fe73 	bl	8002104 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800341e:	4f56      	ldr	r7, [pc, #344]	; (8003578 <HAL_RCC_OscConfig+0x5d8>)
      tickstart = HAL_GetTick();
 8003420:	4605      	mov	r5, r0
 8003422:	f04f 0902 	mov.w	r9, #2
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003426:	2601      	movs	r6, #1
 8003428:	e014      	b.n	8003454 <HAL_RCC_OscConfig+0x4b4>
 800342a:	fa99 f3a9 	rbit	r3, r9
 800342e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003430:	fa99 f3a9 	rbit	r3, r9
 8003434:	fab3 f383 	clz	r3, r3
 8003438:	f003 031f 	and.w	r3, r3, #31
 800343c:	fa06 f303 	lsl.w	r3, r6, r3
 8003440:	4213      	tst	r3, r2
 8003442:	d1b5      	bne.n	80033b0 <HAL_RCC_OscConfig+0x410>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003444:	f7fe fe5e 	bl	8002104 <HAL_GetTick>
 8003448:	f241 3388 	movw	r3, #5000	; 0x1388
 800344c:	1b40      	subs	r0, r0, r5
 800344e:	4298      	cmp	r0, r3
 8003450:	f63f af5b 	bhi.w	800330a <HAL_RCC_OscConfig+0x36a>
 8003454:	fa99 f3a9 	rbit	r3, r9
 8003458:	fa99 f3a9 	rbit	r3, r9
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800345c:	2b00      	cmp	r3, #0
 800345e:	d0e4      	beq.n	800342a <HAL_RCC_OscConfig+0x48a>
 8003460:	6a3a      	ldr	r2, [r7, #32]
 8003462:	e7e5      	b.n	8003430 <HAL_RCC_OscConfig+0x490>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003464:	2801      	cmp	r0, #1
 8003466:	f43f aeb0 	beq.w	80031ca <HAL_RCC_OscConfig+0x22a>
        pll_config = RCC->CFGR;
 800346a:	686a      	ldr	r2, [r5, #4]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800346c:	69e1      	ldr	r1, [r4, #28]
        pll_config2 = RCC->CFGR2;
 800346e:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003470:	f402 30c0 	and.w	r0, r2, #98304	; 0x18000
 8003474:	4288      	cmp	r0, r1
 8003476:	f47f aec5 	bne.w	8003204 <HAL_RCC_OscConfig+0x264>
 800347a:	6a21      	ldr	r1, [r4, #32]
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 800347c:	f402 1270 	and.w	r2, r2, #3932160	; 0x3c0000
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003480:	428a      	cmp	r2, r1
 8003482:	f47f aebf 	bne.w	8003204 <HAL_RCC_OscConfig+0x264>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8003486:	6a60      	ldr	r0, [r4, #36]	; 0x24
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 8003488:	f003 030f 	and.w	r3, r3, #15
        return HAL_ERROR;
 800348c:	1a18      	subs	r0, r3, r0
 800348e:	bf18      	it	ne
 8003490:	2001      	movne	r0, #1
 8003492:	e69a      	b.n	80031ca <HAL_RCC_OscConfig+0x22a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003494:	f042 0204 	orr.w	r2, r2, #4
 8003498:	621a      	str	r2, [r3, #32]
 800349a:	6a1a      	ldr	r2, [r3, #32]
 800349c:	f042 0201 	orr.w	r2, r2, #1
 80034a0:	621a      	str	r2, [r3, #32]
 80034a2:	e7ba      	b.n	800341a <HAL_RCC_OscConfig+0x47a>
    return HAL_ERROR;
 80034a4:	2001      	movs	r0, #1
}
 80034a6:	4770      	bx	lr
 80034a8:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 80034ac:	fab3 f383 	clz	r3, r3
 80034b0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80034b4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80034b8:	009b      	lsls	r3, r3, #2
 80034ba:	2200      	movs	r2, #0
 80034bc:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80034be:	f7fe fe21 	bl	8002104 <HAL_GetTick>
 80034c2:	f04f 7800 	mov.w	r8, #33554432	; 0x2000000
 80034c6:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80034c8:	2701      	movs	r7, #1
 80034ca:	e005      	b.n	80034d8 <HAL_RCC_OscConfig+0x538>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80034cc:	f7fe fe1a 	bl	8002104 <HAL_GetTick>
 80034d0:	1b80      	subs	r0, r0, r6
 80034d2:	2802      	cmp	r0, #2
 80034d4:	f63f af19 	bhi.w	800330a <HAL_RCC_OscConfig+0x36a>
 80034d8:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80034dc:	682a      	ldr	r2, [r5, #0]
 80034de:	fa98 f3a8 	rbit	r3, r8
 80034e2:	fab3 f383 	clz	r3, r3
 80034e6:	f003 031f 	and.w	r3, r3, #31
 80034ea:	fa07 f303 	lsl.w	r3, r7, r3
 80034ee:	4213      	tst	r3, r2
 80034f0:	d1ec      	bne.n	80034cc <HAL_RCC_OscConfig+0x52c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80034f2:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 80034f4:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80034f6:	f023 030f 	bic.w	r3, r3, #15
 80034fa:	4313      	orrs	r3, r2
 80034fc:	62eb      	str	r3, [r5, #44]	; 0x2c
 80034fe:	e9d4 1307 	ldrd	r1, r3, [r4, #28]
 8003502:	686a      	ldr	r2, [r5, #4]
 8003504:	430b      	orrs	r3, r1
 8003506:	f422 1276 	bic.w	r2, r2, #4030464	; 0x3d8000
 800350a:	4313      	orrs	r3, r2
 800350c:	606b      	str	r3, [r5, #4]
 800350e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003512:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_ENABLE();
 8003516:	fab3 f383 	clz	r3, r3
 800351a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800351e:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003522:	009b      	lsls	r3, r3, #2
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003524:	4e14      	ldr	r6, [pc, #80]	; (8003578 <HAL_RCC_OscConfig+0x5d8>)
        __HAL_RCC_PLL_ENABLE();
 8003526:	601f      	str	r7, [r3, #0]
        tickstart = HAL_GetTick();
 8003528:	f7fe fdec 	bl	8002104 <HAL_GetTick>
 800352c:	f04f 7800 	mov.w	r8, #33554432	; 0x2000000
 8003530:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003532:	2501      	movs	r5, #1
 8003534:	e005      	b.n	8003542 <HAL_RCC_OscConfig+0x5a2>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003536:	f7fe fde5 	bl	8002104 <HAL_GetTick>
 800353a:	1b00      	subs	r0, r0, r4
 800353c:	2802      	cmp	r0, #2
 800353e:	f63f aee4 	bhi.w	800330a <HAL_RCC_OscConfig+0x36a>
 8003542:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003546:	6832      	ldr	r2, [r6, #0]
 8003548:	fa98 f3a8 	rbit	r3, r8
 800354c:	fab3 f383 	clz	r3, r3
 8003550:	f003 031f 	and.w	r3, r3, #31
 8003554:	fa05 f303 	lsl.w	r3, r5, r3
 8003558:	4213      	tst	r3, r2
 800355a:	d0ec      	beq.n	8003536 <HAL_RCC_OscConfig+0x596>
 800355c:	e634      	b.n	80031c8 <HAL_RCC_OscConfig+0x228>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800355e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003562:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 8003566:	681a      	ldr	r2, [r3, #0]
 8003568:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800356c:	601a      	str	r2, [r3, #0]
 800356e:	681a      	ldr	r2, [r3, #0]
 8003570:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8003574:	601a      	str	r2, [r3, #0]
 8003576:	e53f      	b.n	8002ff8 <HAL_RCC_OscConfig+0x58>
 8003578:	40021000 	.word	0x40021000

0800357c <HAL_RCC_ClockConfig>:
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
  uint32_t tickstart = 0U;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800357c:	2800      	cmp	r0, #0
 800357e:	f000 80c4 	beq.w	800370a <HAL_RCC_ClockConfig+0x18e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003582:	4a6d      	ldr	r2, [pc, #436]	; (8003738 <HAL_RCC_ClockConfig+0x1bc>)
 8003584:	6813      	ldr	r3, [r2, #0]
 8003586:	f003 0307 	and.w	r3, r3, #7
 800358a:	428b      	cmp	r3, r1
{
 800358c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003590:	460d      	mov	r5, r1
 8003592:	4604      	mov	r4, r0
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003594:	d20c      	bcs.n	80035b0 <HAL_RCC_ClockConfig+0x34>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003596:	6813      	ldr	r3, [r2, #0]
 8003598:	f023 0307 	bic.w	r3, r3, #7
 800359c:	430b      	orrs	r3, r1
 800359e:	6013      	str	r3, [r2, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80035a0:	6813      	ldr	r3, [r2, #0]
 80035a2:	f003 0307 	and.w	r3, r3, #7
 80035a6:	428b      	cmp	r3, r1
 80035a8:	d002      	beq.n	80035b0 <HAL_RCC_ClockConfig+0x34>
    return HAL_ERROR;
 80035aa:	2001      	movs	r0, #1

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
  
  return HAL_OK;
}
 80035ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80035b0:	6823      	ldr	r3, [r4, #0]
 80035b2:	0798      	lsls	r0, r3, #30
 80035b4:	d506      	bpl.n	80035c4 <HAL_RCC_ClockConfig+0x48>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80035b6:	4961      	ldr	r1, [pc, #388]	; (800373c <HAL_RCC_ClockConfig+0x1c0>)
 80035b8:	68a0      	ldr	r0, [r4, #8]
 80035ba:	684a      	ldr	r2, [r1, #4]
 80035bc:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80035c0:	4302      	orrs	r2, r0
 80035c2:	604a      	str	r2, [r1, #4]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80035c4:	07d9      	lsls	r1, r3, #31
 80035c6:	d52f      	bpl.n	8003628 <HAL_RCC_ClockConfig+0xac>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80035c8:	6861      	ldr	r1, [r4, #4]
 80035ca:	2901      	cmp	r1, #1
 80035cc:	f000 809f 	beq.w	800370e <HAL_RCC_ClockConfig+0x192>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80035d0:	2902      	cmp	r1, #2
 80035d2:	f000 8087 	beq.w	80036e4 <HAL_RCC_ClockConfig+0x168>
 80035d6:	2202      	movs	r2, #2
 80035d8:	fa92 f3a2 	rbit	r3, r2
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80035dc:	4b57      	ldr	r3, [pc, #348]	; (800373c <HAL_RCC_ClockConfig+0x1c0>)
 80035de:	6818      	ldr	r0, [r3, #0]
 80035e0:	fa92 f2a2 	rbit	r2, r2
 80035e4:	fab2 f282 	clz	r2, r2
 80035e8:	f002 021f 	and.w	r2, r2, #31
 80035ec:	2301      	movs	r3, #1
 80035ee:	fa03 f202 	lsl.w	r2, r3, r2
 80035f2:	4202      	tst	r2, r0
 80035f4:	d0d9      	beq.n	80035aa <HAL_RCC_ClockConfig+0x2e>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80035f6:	4e51      	ldr	r6, [pc, #324]	; (800373c <HAL_RCC_ClockConfig+0x1c0>)
 80035f8:	6873      	ldr	r3, [r6, #4]
 80035fa:	f023 0303 	bic.w	r3, r3, #3
 80035fe:	430b      	orrs	r3, r1
 8003600:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 8003602:	f7fe fd7f 	bl	8002104 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003606:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 800360a:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800360c:	e005      	b.n	800361a <HAL_RCC_ClockConfig+0x9e>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800360e:	f7fe fd79 	bl	8002104 <HAL_GetTick>
 8003612:	1bc0      	subs	r0, r0, r7
 8003614:	4540      	cmp	r0, r8
 8003616:	f200 808c 	bhi.w	8003732 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800361a:	6873      	ldr	r3, [r6, #4]
 800361c:	6862      	ldr	r2, [r4, #4]
 800361e:	f003 030c 	and.w	r3, r3, #12
 8003622:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8003626:	d1f2      	bne.n	800360e <HAL_RCC_ClockConfig+0x92>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003628:	4a43      	ldr	r2, [pc, #268]	; (8003738 <HAL_RCC_ClockConfig+0x1bc>)
 800362a:	6813      	ldr	r3, [r2, #0]
 800362c:	f003 0307 	and.w	r3, r3, #7
 8003630:	42ab      	cmp	r3, r5
 8003632:	d909      	bls.n	8003648 <HAL_RCC_ClockConfig+0xcc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003634:	6813      	ldr	r3, [r2, #0]
 8003636:	f023 0307 	bic.w	r3, r3, #7
 800363a:	432b      	orrs	r3, r5
 800363c:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800363e:	6813      	ldr	r3, [r2, #0]
 8003640:	f003 0307 	and.w	r3, r3, #7
 8003644:	42ab      	cmp	r3, r5
 8003646:	d1b0      	bne.n	80035aa <HAL_RCC_ClockConfig+0x2e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003648:	6823      	ldr	r3, [r4, #0]
 800364a:	075a      	lsls	r2, r3, #29
 800364c:	d506      	bpl.n	800365c <HAL_RCC_ClockConfig+0xe0>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800364e:	493b      	ldr	r1, [pc, #236]	; (800373c <HAL_RCC_ClockConfig+0x1c0>)
 8003650:	68e0      	ldr	r0, [r4, #12]
 8003652:	684a      	ldr	r2, [r1, #4]
 8003654:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003658:	4302      	orrs	r2, r0
 800365a:	604a      	str	r2, [r1, #4]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800365c:	071b      	lsls	r3, r3, #28
 800365e:	d507      	bpl.n	8003670 <HAL_RCC_ClockConfig+0xf4>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003660:	4a36      	ldr	r2, [pc, #216]	; (800373c <HAL_RCC_ClockConfig+0x1c0>)
 8003662:	6921      	ldr	r1, [r4, #16]
 8003664:	6853      	ldr	r3, [r2, #4]
 8003666:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 800366a:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800366e:	6053      	str	r3, [r2, #4]
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
 8003670:	4a32      	ldr	r2, [pc, #200]	; (800373c <HAL_RCC_ClockConfig+0x1c0>)
 8003672:	6853      	ldr	r3, [r2, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003674:	f003 010c 	and.w	r1, r3, #12
 8003678:	2908      	cmp	r1, #8
 800367a:	d017      	beq.n	80036ac <HAL_RCC_ClockConfig+0x130>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800367c:	4930      	ldr	r1, [pc, #192]	; (8003740 <HAL_RCC_ClockConfig+0x1c4>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800367e:	4b2f      	ldr	r3, [pc, #188]	; (800373c <HAL_RCC_ClockConfig+0x1c0>)
 8003680:	22f0      	movs	r2, #240	; 0xf0
 8003682:	685b      	ldr	r3, [r3, #4]
 8003684:	fa92 f2a2 	rbit	r2, r2
 8003688:	fab2 f282 	clz	r2, r2
 800368c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003690:	40d3      	lsrs	r3, r2
 8003692:	4a2c      	ldr	r2, [pc, #176]	; (8003744 <HAL_RCC_ClockConfig+0x1c8>)
  HAL_InitTick (uwTickPrio);
 8003694:	482c      	ldr	r0, [pc, #176]	; (8003748 <HAL_RCC_ClockConfig+0x1cc>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8003696:	5cd3      	ldrb	r3, [r2, r3]
 8003698:	4a2c      	ldr	r2, [pc, #176]	; (800374c <HAL_RCC_ClockConfig+0x1d0>)
  HAL_InitTick (uwTickPrio);
 800369a:	6800      	ldr	r0, [r0, #0]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800369c:	fa21 f303 	lsr.w	r3, r1, r3
 80036a0:	6013      	str	r3, [r2, #0]
  HAL_InitTick (uwTickPrio);
 80036a2:	f7fe fcf9 	bl	8002098 <HAL_InitTick>
  return HAL_OK;
 80036a6:	2000      	movs	r0, #0
}
 80036a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80036ac:	f44f 1170 	mov.w	r1, #3932160	; 0x3c0000
 80036b0:	fa91 f1a1 	rbit	r1, r1
 80036b4:	200f      	movs	r0, #15
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80036b6:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80036b8:	fab1 f181 	clz	r1, r1
 80036bc:	fa90 f0a0 	rbit	r0, r0
 80036c0:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80036c4:	40cb      	lsrs	r3, r1
 80036c6:	4922      	ldr	r1, [pc, #136]	; (8003750 <HAL_RCC_ClockConfig+0x1d4>)
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80036c8:	4c22      	ldr	r4, [pc, #136]	; (8003754 <HAL_RCC_ClockConfig+0x1d8>)
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80036ca:	5ccb      	ldrb	r3, [r1, r3]
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80036cc:	491c      	ldr	r1, [pc, #112]	; (8003740 <HAL_RCC_ClockConfig+0x1c4>)
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80036ce:	fab0 f080 	clz	r0, r0
 80036d2:	f002 020f 	and.w	r2, r2, #15
 80036d6:	40c2      	lsrs	r2, r0
 80036d8:	5ca2      	ldrb	r2, [r4, r2]
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80036da:	fbb1 f1f2 	udiv	r1, r1, r2
 80036de:	fb03 f101 	mul.w	r1, r3, r1
 80036e2:	e7cc      	b.n	800367e <HAL_RCC_ClockConfig+0x102>
 80036e4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80036e8:	fa93 f2a3 	rbit	r2, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80036ec:	4a13      	ldr	r2, [pc, #76]	; (800373c <HAL_RCC_ClockConfig+0x1c0>)
 80036ee:	6810      	ldr	r0, [r2, #0]
 80036f0:	fa93 f3a3 	rbit	r3, r3
 80036f4:	fab3 f383 	clz	r3, r3
 80036f8:	f003 031f 	and.w	r3, r3, #31
 80036fc:	2201      	movs	r2, #1
 80036fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003702:	4203      	tst	r3, r0
 8003704:	f47f af77 	bne.w	80035f6 <HAL_RCC_ClockConfig+0x7a>
 8003708:	e74f      	b.n	80035aa <HAL_RCC_ClockConfig+0x2e>
    return HAL_ERROR;
 800370a:	2001      	movs	r0, #1
}
 800370c:	4770      	bx	lr
 800370e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003712:	fa92 f3a2 	rbit	r3, r2
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003716:	4b09      	ldr	r3, [pc, #36]	; (800373c <HAL_RCC_ClockConfig+0x1c0>)
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	fa92 f2a2 	rbit	r2, r2
 800371e:	fab2 f282 	clz	r2, r2
 8003722:	f002 021f 	and.w	r2, r2, #31
 8003726:	fa01 f202 	lsl.w	r2, r1, r2
 800372a:	421a      	tst	r2, r3
 800372c:	f47f af63 	bne.w	80035f6 <HAL_RCC_ClockConfig+0x7a>
 8003730:	e73b      	b.n	80035aa <HAL_RCC_ClockConfig+0x2e>
        return HAL_TIMEOUT;
 8003732:	2003      	movs	r0, #3
 8003734:	e73a      	b.n	80035ac <HAL_RCC_ClockConfig+0x30>
 8003736:	bf00      	nop
 8003738:	40022000 	.word	0x40022000
 800373c:	40021000 	.word	0x40021000
 8003740:	007a1200 	.word	0x007a1200
 8003744:	08004d4c 	.word	0x08004d4c
 8003748:	200000e8 	.word	0x200000e8
 800374c:	200000e0 	.word	0x200000e0
 8003750:	08004d64 	.word	0x08004d64
 8003754:	08004d74 	.word	0x08004d74

08003758 <HAL_RCC_GetSysClockFreq>:
  tmpreg = RCC->CFGR;
 8003758:	4a12      	ldr	r2, [pc, #72]	; (80037a4 <HAL_RCC_GetSysClockFreq+0x4c>)
 800375a:	6853      	ldr	r3, [r2, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 800375c:	f003 010c 	and.w	r1, r3, #12
 8003760:	2908      	cmp	r1, #8
 8003762:	d001      	beq.n	8003768 <HAL_RCC_GetSysClockFreq+0x10>
      sysclockfreq = HSE_VALUE;
 8003764:	4810      	ldr	r0, [pc, #64]	; (80037a8 <HAL_RCC_GetSysClockFreq+0x50>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8003766:	4770      	bx	lr
{
 8003768:	b430      	push	{r4, r5}
 800376a:	f44f 1070 	mov.w	r0, #3932160	; 0x3c0000
 800376e:	fa90 f0a0 	rbit	r0, r0
 8003772:	210f      	movs	r1, #15
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8003774:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8003776:	fab0 f080 	clz	r0, r0
 800377a:	fa91 f1a1 	rbit	r1, r1
 800377e:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8003782:	40c3      	lsrs	r3, r0
 8003784:	4809      	ldr	r0, [pc, #36]	; (80037ac <HAL_RCC_GetSysClockFreq+0x54>)
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8003786:	4d0a      	ldr	r5, [pc, #40]	; (80037b0 <HAL_RCC_GetSysClockFreq+0x58>)
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8003788:	5cc0      	ldrb	r0, [r0, r3]
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800378a:	4c07      	ldr	r4, [pc, #28]	; (80037a8 <HAL_RCC_GetSysClockFreq+0x50>)
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 800378c:	fab1 f181 	clz	r1, r1
 8003790:	f002 030f 	and.w	r3, r2, #15
 8003794:	40cb      	lsrs	r3, r1
 8003796:	5ceb      	ldrb	r3, [r5, r3]
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003798:	fbb4 f3f3 	udiv	r3, r4, r3
}
 800379c:	bc30      	pop	{r4, r5}
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800379e:	fb00 f003 	mul.w	r0, r0, r3
}
 80037a2:	4770      	bx	lr
 80037a4:	40021000 	.word	0x40021000
 80037a8:	007a1200 	.word	0x007a1200
 80037ac:	08004d64 	.word	0x08004d64
 80037b0:	08004d74 	.word	0x08004d74

080037b4 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80037b4:	4b08      	ldr	r3, [pc, #32]	; (80037d8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80037b6:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80037ba:	685b      	ldr	r3, [r3, #4]
 80037bc:	fa92 f2a2 	rbit	r2, r2
 80037c0:	fab2 f282 	clz	r2, r2
 80037c4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80037c8:	4904      	ldr	r1, [pc, #16]	; (80037dc <HAL_RCC_GetPCLK1Freq+0x28>)
 80037ca:	40d3      	lsrs	r3, r2
  return SystemCoreClock;
 80037cc:	4a04      	ldr	r2, [pc, #16]	; (80037e0 <HAL_RCC_GetPCLK1Freq+0x2c>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80037ce:	5ccb      	ldrb	r3, [r1, r3]
 80037d0:	6810      	ldr	r0, [r2, #0]
}    
 80037d2:	40d8      	lsrs	r0, r3
 80037d4:	4770      	bx	lr
 80037d6:	bf00      	nop
 80037d8:	40021000 	.word	0x40021000
 80037dc:	08004d5c 	.word	0x08004d5c
 80037e0:	200000e0 	.word	0x200000e0

080037e4 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 80037e4:	4b08      	ldr	r3, [pc, #32]	; (8003808 <HAL_RCC_GetPCLK2Freq+0x24>)
 80037e6:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80037ea:	685b      	ldr	r3, [r3, #4]
 80037ec:	fa92 f2a2 	rbit	r2, r2
 80037f0:	fab2 f282 	clz	r2, r2
 80037f4:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 80037f8:	4904      	ldr	r1, [pc, #16]	; (800380c <HAL_RCC_GetPCLK2Freq+0x28>)
 80037fa:	40d3      	lsrs	r3, r2
  return SystemCoreClock;
 80037fc:	4a04      	ldr	r2, [pc, #16]	; (8003810 <HAL_RCC_GetPCLK2Freq+0x2c>)
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 80037fe:	5ccb      	ldrb	r3, [r1, r3]
 8003800:	6810      	ldr	r0, [r2, #0]
} 
 8003802:	40d8      	lsrs	r0, r3
 8003804:	4770      	bx	lr
 8003806:	bf00      	nop
 8003808:	40021000 	.word	0x40021000
 800380c:	08004d5c 	.word	0x08004d5c
 8003810:	200000e0 	.word	0x200000e0

08003814 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003814:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003818:	6803      	ldr	r3, [r0, #0]
 800381a:	03d9      	lsls	r1, r3, #15
{
 800381c:	b083      	sub	sp, #12
 800381e:	4604      	mov	r4, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003820:	d53d      	bpl.n	800389e <HAL_RCCEx_PeriphCLKConfig+0x8a>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003822:	4ba1      	ldr	r3, [pc, #644]	; (8003aa8 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 8003824:	69da      	ldr	r2, [r3, #28]
 8003826:	00d2      	lsls	r2, r2, #3
 8003828:	f140 80f6 	bpl.w	8003a18 <HAL_RCCEx_PeriphCLKConfig+0x204>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800382c:	4d9f      	ldr	r5, [pc, #636]	; (8003aac <HAL_RCCEx_PeriphCLKConfig+0x298>)
 800382e:	682b      	ldr	r3, [r5, #0]
 8003830:	05df      	lsls	r7, r3, #23
  FlagStatus       pwrclkchanged = RESET;
 8003832:	f04f 0600 	mov.w	r6, #0
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003836:	f140 80ff 	bpl.w	8003a38 <HAL_RCCEx_PeriphCLKConfig+0x224>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800383a:	4d9b      	ldr	r5, [pc, #620]	; (8003aa8 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 800383c:	6a2b      	ldr	r3, [r5, #32]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800383e:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8003842:	d01f      	beq.n	8003884 <HAL_RCCEx_PeriphCLKConfig+0x70>
 8003844:	6861      	ldr	r1, [r4, #4]
 8003846:	f401 7240 	and.w	r2, r1, #768	; 0x300
 800384a:	429a      	cmp	r2, r3
 800384c:	d01b      	beq.n	8003886 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800384e:	6a29      	ldr	r1, [r5, #32]
 8003850:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003854:	f421 7040 	bic.w	r0, r1, #768	; 0x300
 8003858:	fa93 f2a3 	rbit	r2, r3
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800385c:	f8df c250 	ldr.w	ip, [pc, #592]	; 8003ab0 <HAL_RCCEx_PeriphCLKConfig+0x29c>
 8003860:	fab2 f282 	clz	r2, r2
 8003864:	4462      	add	r2, ip
 8003866:	0092      	lsls	r2, r2, #2
 8003868:	2701      	movs	r7, #1
 800386a:	6017      	str	r7, [r2, #0]
 800386c:	fa93 f3a3 	rbit	r3, r3
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003870:	fab3 f383 	clz	r3, r3
 8003874:	4463      	add	r3, ip
 8003876:	009b      	lsls	r3, r3, #2
 8003878:	2200      	movs	r2, #0
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800387a:	07c9      	lsls	r1, r1, #31
      __HAL_RCC_BACKUPRESET_RELEASE();
 800387c:	601a      	str	r2, [r3, #0]
      RCC->BDCR = temp_reg;
 800387e:	6228      	str	r0, [r5, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003880:	f100 80ee 	bmi.w	8003a60 <HAL_RCCEx_PeriphCLKConfig+0x24c>
 8003884:	6861      	ldr	r1, [r4, #4]
            return HAL_TIMEOUT;
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8003886:	4a88      	ldr	r2, [pc, #544]	; (8003aa8 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 8003888:	6a13      	ldr	r3, [r2, #32]
 800388a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800388e:	430b      	orrs	r3, r1
 8003890:	6213      	str	r3, [r2, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003892:	b11e      	cbz	r6, 800389c <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003894:	69d3      	ldr	r3, [r2, #28]
 8003896:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800389a:	61d3      	str	r3, [r2, #28]
 800389c:	6823      	ldr	r3, [r4, #0]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800389e:	07da      	lsls	r2, r3, #31
 80038a0:	d506      	bpl.n	80038b0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80038a2:	4981      	ldr	r1, [pc, #516]	; (8003aa8 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 80038a4:	68a0      	ldr	r0, [r4, #8]
 80038a6:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 80038a8:	f022 0203 	bic.w	r2, r2, #3
 80038ac:	4302      	orrs	r2, r0
 80038ae:	630a      	str	r2, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80038b0:	079f      	lsls	r7, r3, #30
 80038b2:	d506      	bpl.n	80038c2 <HAL_RCCEx_PeriphCLKConfig+0xae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80038b4:	497c      	ldr	r1, [pc, #496]	; (8003aa8 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 80038b6:	68e0      	ldr	r0, [r4, #12]
 80038b8:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 80038ba:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 80038be:	4302      	orrs	r2, r0
 80038c0:	630a      	str	r2, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80038c2:	075e      	lsls	r6, r3, #29
 80038c4:	d506      	bpl.n	80038d4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80038c6:	4978      	ldr	r1, [pc, #480]	; (8003aa8 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 80038c8:	6920      	ldr	r0, [r4, #16]
 80038ca:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 80038cc:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 80038d0:	4302      	orrs	r2, r0
 80038d2:	630a      	str	r2, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80038d4:	069d      	lsls	r5, r3, #26
 80038d6:	d506      	bpl.n	80038e6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80038d8:	4973      	ldr	r1, [pc, #460]	; (8003aa8 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 80038da:	69e0      	ldr	r0, [r4, #28]
 80038dc:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 80038de:	f022 0210 	bic.w	r2, r2, #16
 80038e2:	4302      	orrs	r2, r0
 80038e4:	630a      	str	r2, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80038e6:	0398      	lsls	r0, r3, #14
 80038e8:	d506      	bpl.n	80038f8 <HAL_RCCEx_PeriphCLKConfig+0xe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 80038ea:	496f      	ldr	r1, [pc, #444]	; (8003aa8 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 80038ec:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80038ee:	684a      	ldr	r2, [r1, #4]
 80038f0:	f422 0280 	bic.w	r2, r2, #4194304	; 0x400000
 80038f4:	4302      	orrs	r2, r0
 80038f6:	604a      	str	r2, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80038f8:	0659      	lsls	r1, r3, #25
 80038fa:	d506      	bpl.n	800390a <HAL_RCCEx_PeriphCLKConfig+0xf6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80038fc:	496a      	ldr	r1, [pc, #424]	; (8003aa8 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 80038fe:	6a20      	ldr	r0, [r4, #32]
 8003900:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 8003902:	f022 0220 	bic.w	r2, r2, #32
 8003906:	4302      	orrs	r2, r0
 8003908:	630a      	str	r2, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800390a:	035a      	lsls	r2, r3, #13
 800390c:	d506      	bpl.n	800391c <HAL_RCCEx_PeriphCLKConfig+0x108>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800390e:	4966      	ldr	r1, [pc, #408]	; (8003aa8 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 8003910:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8003912:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 8003914:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003918:	4302      	orrs	r2, r0
 800391a:	630a      	str	r2, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800391c:	071f      	lsls	r7, r3, #28
 800391e:	d506      	bpl.n	800392e <HAL_RCCEx_PeriphCLKConfig+0x11a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003920:	4961      	ldr	r1, [pc, #388]	; (8003aa8 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 8003922:	6960      	ldr	r0, [r4, #20]
 8003924:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 8003926:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 800392a:	4302      	orrs	r2, r0
 800392c:	630a      	str	r2, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800392e:	06de      	lsls	r6, r3, #27
 8003930:	d506      	bpl.n	8003940 <HAL_RCCEx_PeriphCLKConfig+0x12c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003932:	495d      	ldr	r1, [pc, #372]	; (8003aa8 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 8003934:	69a0      	ldr	r0, [r4, #24]
 8003936:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 8003938:	f422 0240 	bic.w	r2, r2, #12582912	; 0xc00000
 800393c:	4302      	orrs	r2, r0
 800393e:	630a      	str	r2, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003940:	059d      	lsls	r5, r3, #22
 8003942:	d506      	bpl.n	8003952 <HAL_RCCEx_PeriphCLKConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003944:	4958      	ldr	r1, [pc, #352]	; (8003aa8 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 8003946:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8003948:	684a      	ldr	r2, [r1, #4]
 800394a:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 800394e:	4302      	orrs	r2, r0
 8003950:	604a      	str	r2, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003952:	0618      	lsls	r0, r3, #24
 8003954:	d506      	bpl.n	8003964 <HAL_RCCEx_PeriphCLKConfig+0x150>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003956:	4954      	ldr	r1, [pc, #336]	; (8003aa8 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 8003958:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 800395a:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 800395c:	f422 72f8 	bic.w	r2, r2, #496	; 0x1f0
 8003960:	4302      	orrs	r2, r0
 8003962:	62ca      	str	r2, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8003964:	05d9      	lsls	r1, r3, #23
 8003966:	d506      	bpl.n	8003976 <HAL_RCCEx_PeriphCLKConfig+0x162>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8003968:	494f      	ldr	r1, [pc, #316]	; (8003aa8 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 800396a:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 800396c:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 800396e:	f422 5278 	bic.w	r2, r2, #15872	; 0x3e00
 8003972:	4302      	orrs	r2, r0
 8003974:	62ca      	str	r2, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8003976:	04da      	lsls	r2, r3, #19
 8003978:	d506      	bpl.n	8003988 <HAL_RCCEx_PeriphCLKConfig+0x174>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800397a:	494b      	ldr	r1, [pc, #300]	; (8003aa8 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 800397c:	6b60      	ldr	r0, [r4, #52]	; 0x34
 800397e:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 8003980:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003984:	4302      	orrs	r2, r0
 8003986:	630a      	str	r2, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8003988:	049f      	lsls	r7, r3, #18
 800398a:	d506      	bpl.n	800399a <HAL_RCCEx_PeriphCLKConfig+0x186>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 800398c:	4946      	ldr	r1, [pc, #280]	; (8003aa8 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 800398e:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8003990:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 8003992:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003996:	4302      	orrs	r2, r0
 8003998:	630a      	str	r2, [r1, #48]	; 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 800399a:	02de      	lsls	r6, r3, #11
 800399c:	d506      	bpl.n	80039ac <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 800399e:	4942      	ldr	r1, [pc, #264]	; (8003aa8 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 80039a0:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80039a2:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 80039a4:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 80039a8:	4302      	orrs	r2, r0
 80039aa:	630a      	str	r2, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 80039ac:	029d      	lsls	r5, r3, #10
 80039ae:	d506      	bpl.n	80039be <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 80039b0:	493d      	ldr	r1, [pc, #244]	; (8003aa8 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 80039b2:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 80039b4:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 80039b6:	f022 7200 	bic.w	r2, r2, #33554432	; 0x2000000
 80039ba:	4302      	orrs	r2, r0
 80039bc:	630a      	str	r2, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 80039be:	0258      	lsls	r0, r3, #9
 80039c0:	d506      	bpl.n	80039d0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 80039c2:	4939      	ldr	r1, [pc, #228]	; (8003aa8 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 80039c4:	6c60      	ldr	r0, [r4, #68]	; 0x44
 80039c6:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 80039c8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80039cc:	4302      	orrs	r2, r0
 80039ce:	630a      	str	r2, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 80039d0:	0219      	lsls	r1, r3, #8
 80039d2:	d506      	bpl.n	80039e2 <HAL_RCCEx_PeriphCLKConfig+0x1ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 80039d4:	4934      	ldr	r1, [pc, #208]	; (8003aa8 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 80039d6:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 80039d8:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 80039da:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80039de:	4302      	orrs	r2, r0
 80039e0:	630a      	str	r2, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 80039e2:	01da      	lsls	r2, r3, #7
 80039e4:	d506      	bpl.n	80039f4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 80039e6:	4930      	ldr	r1, [pc, #192]	; (8003aa8 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 80039e8:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 80039ea:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 80039ec:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80039f0:	4302      	orrs	r2, r0
 80039f2:	630a      	str	r2, [r1, #48]	; 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 80039f4:	f013 7300 	ands.w	r3, r3, #33554432	; 0x2000000
 80039f8:	d103      	bne.n	8003a02 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80039fa:	4618      	mov	r0, r3
}
 80039fc:	b003      	add	sp, #12
 80039fe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 8003a02:	4a29      	ldr	r2, [pc, #164]	; (8003aa8 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 8003a04:	6d21      	ldr	r1, [r4, #80]	; 0x50
 8003a06:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8003a08:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8003a0c:	430b      	orrs	r3, r1
  return HAL_OK;
 8003a0e:	2000      	movs	r0, #0
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 8003a10:	6313      	str	r3, [r2, #48]	; 0x30
}
 8003a12:	b003      	add	sp, #12
 8003a14:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      __HAL_RCC_PWR_CLK_ENABLE();
 8003a18:	69da      	ldr	r2, [r3, #28]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a1a:	4d24      	ldr	r5, [pc, #144]	; (8003aac <HAL_RCCEx_PeriphCLKConfig+0x298>)
      __HAL_RCC_PWR_CLK_ENABLE();
 8003a1c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003a20:	61da      	str	r2, [r3, #28]
 8003a22:	69db      	ldr	r3, [r3, #28]
 8003a24:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a28:	9301      	str	r3, [sp, #4]
 8003a2a:	9b01      	ldr	r3, [sp, #4]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a2c:	682b      	ldr	r3, [r5, #0]
 8003a2e:	05df      	lsls	r7, r3, #23
      pwrclkchanged = SET;
 8003a30:	f04f 0601 	mov.w	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a34:	f53f af01 	bmi.w	800383a <HAL_RCCEx_PeriphCLKConfig+0x26>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003a38:	682b      	ldr	r3, [r5, #0]
 8003a3a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003a3e:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8003a40:	f7fe fb60 	bl	8002104 <HAL_GetTick>
 8003a44:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a46:	682b      	ldr	r3, [r5, #0]
 8003a48:	05d8      	lsls	r0, r3, #23
 8003a4a:	f53f aef6 	bmi.w	800383a <HAL_RCCEx_PeriphCLKConfig+0x26>
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a4e:	f7fe fb59 	bl	8002104 <HAL_GetTick>
 8003a52:	1bc0      	subs	r0, r0, r7
 8003a54:	2864      	cmp	r0, #100	; 0x64
 8003a56:	d9f6      	bls.n	8003a46 <HAL_RCCEx_PeriphCLKConfig+0x232>
          return HAL_TIMEOUT;
 8003a58:	2003      	movs	r0, #3
}
 8003a5a:	b003      	add	sp, #12
 8003a5c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        tickstart = HAL_GetTick();
 8003a60:	f7fe fb50 	bl	8002104 <HAL_GetTick>
 8003a64:	f04f 0902 	mov.w	r9, #2
 8003a68:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a6a:	e015      	b.n	8003a98 <HAL_RCCEx_PeriphCLKConfig+0x284>
 8003a6c:	fa99 f3a9 	rbit	r3, r9
 8003a70:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 8003a72:	fa99 f3a9 	rbit	r3, r9
 8003a76:	fab3 f383 	clz	r3, r3
 8003a7a:	f003 031f 	and.w	r3, r3, #31
 8003a7e:	fa07 f303 	lsl.w	r3, r7, r3
 8003a82:	4213      	tst	r3, r2
 8003a84:	f47f aefe 	bne.w	8003884 <HAL_RCCEx_PeriphCLKConfig+0x70>
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a88:	f7fe fb3c 	bl	8002104 <HAL_GetTick>
 8003a8c:	f241 3388 	movw	r3, #5000	; 0x1388
 8003a90:	eba0 0008 	sub.w	r0, r0, r8
 8003a94:	4298      	cmp	r0, r3
 8003a96:	d8df      	bhi.n	8003a58 <HAL_RCCEx_PeriphCLKConfig+0x244>
 8003a98:	fa99 f3a9 	rbit	r3, r9
 8003a9c:	fa99 f3a9 	rbit	r3, r9
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d0e3      	beq.n	8003a6c <HAL_RCCEx_PeriphCLKConfig+0x258>
 8003aa4:	6a2a      	ldr	r2, [r5, #32]
 8003aa6:	e7e4      	b.n	8003a72 <HAL_RCCEx_PeriphCLKConfig+0x25e>
 8003aa8:	40021000 	.word	0x40021000
 8003aac:	40007000 	.word	0x40007000
 8003ab0:	10908100 	.word	0x10908100

08003ab4 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003ab4:	6a03      	ldr	r3, [r0, #32]
 8003ab6:	f023 0301 	bic.w	r3, r3, #1
 8003aba:	6203      	str	r3, [r0, #32]
{
 8003abc:	b4f0      	push	{r4, r5, r6, r7}

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003abe:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003ac0:	6846      	ldr	r6, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003ac2:	6982      	ldr	r2, [r0, #24]
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003ac4:	4f1a      	ldr	r7, [pc, #104]	; (8003b30 <TIM_OC1_SetConfig+0x7c>)
  tmpccer |= OC_Config->OCPolarity;
 8003ac6:	688d      	ldr	r5, [r1, #8]
  tmpccmrx |= OC_Config->OCMode;
 8003ac8:	680c      	ldr	r4, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003aca:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
  tmpccer &= ~TIM_CCER_CC1P;
 8003ace:	f023 0302 	bic.w	r3, r3, #2
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003ad2:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003ad6:	42b8      	cmp	r0, r7
  tmpccer |= OC_Config->OCPolarity;
 8003ad8:	ea43 0305 	orr.w	r3, r3, r5
  tmpccmrx |= OC_Config->OCMode;
 8003adc:	ea42 0204 	orr.w	r2, r2, r4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003ae0:	d012      	beq.n	8003b08 <TIM_OC1_SetConfig+0x54>
 8003ae2:	4c14      	ldr	r4, [pc, #80]	; (8003b34 <TIM_OC1_SetConfig+0x80>)
 8003ae4:	42a0      	cmp	r0, r4
 8003ae6:	d00f      	beq.n	8003b08 <TIM_OC1_SetConfig+0x54>
 8003ae8:	f504 6440 	add.w	r4, r4, #3072	; 0xc00
 8003aec:	42a0      	cmp	r0, r4
 8003aee:	d00b      	beq.n	8003b08 <TIM_OC1_SetConfig+0x54>
 8003af0:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8003af4:	42a0      	cmp	r0, r4
 8003af6:	d007      	beq.n	8003b08 <TIM_OC1_SetConfig+0x54>
 8003af8:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8003afc:	42a0      	cmp	r0, r4
 8003afe:	d003      	beq.n	8003b08 <TIM_OC1_SetConfig+0x54>
 8003b00:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 8003b04:	42a0      	cmp	r0, r4
 8003b06:	d10b      	bne.n	8003b20 <TIM_OC1_SetConfig+0x6c>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003b08:	68cc      	ldr	r4, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8003b0a:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8003b0e:	4323      	orrs	r3, r4
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003b10:	e9d1 4505 	ldrd	r4, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003b14:	f426 7640 	bic.w	r6, r6, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 8003b18:	432c      	orrs	r4, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 8003b1a:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8003b1e:	4326      	orrs	r6, r4

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003b20:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8003b22:	6046      	str	r6, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8003b24:	6182      	str	r2, [r0, #24]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 8003b26:	bcf0      	pop	{r4, r5, r6, r7}
  TIMx->CCR1 = OC_Config->Pulse;
 8003b28:	6341      	str	r1, [r0, #52]	; 0x34
  TIMx->CCER = tmpccer;
 8003b2a:	6203      	str	r3, [r0, #32]
}
 8003b2c:	4770      	bx	lr
 8003b2e:	bf00      	nop
 8003b30:	40012c00 	.word	0x40012c00
 8003b34:	40013400 	.word	0x40013400

08003b38 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003b38:	6a03      	ldr	r3, [r0, #32]
 8003b3a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003b3e:	6203      	str	r3, [r0, #32]
{
 8003b40:	b4f0      	push	{r4, r5, r6, r7}

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003b42:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003b44:	6846      	ldr	r6, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003b46:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003b48:	4f21      	ldr	r7, [pc, #132]	; (8003bd0 <TIM_OC3_SetConfig+0x98>)
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003b4a:	688d      	ldr	r5, [r1, #8]
  tmpccmrx |= OC_Config->OCMode;
 8003b4c:	680c      	ldr	r4, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003b4e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
  tmpccer &= ~TIM_CCER_CC3P;
 8003b52:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003b56:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003b5a:	42b8      	cmp	r0, r7
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003b5c:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  tmpccmrx |= OC_Config->OCMode;
 8003b60:	ea42 0204 	orr.w	r2, r2, r4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003b64:	d016      	beq.n	8003b94 <TIM_OC3_SetConfig+0x5c>
 8003b66:	4c1b      	ldr	r4, [pc, #108]	; (8003bd4 <TIM_OC3_SetConfig+0x9c>)
 8003b68:	42a0      	cmp	r0, r4
 8003b6a:	d013      	beq.n	8003b94 <TIM_OC3_SetConfig+0x5c>
 8003b6c:	f504 54e0 	add.w	r4, r4, #7168	; 0x1c00
 8003b70:	42a0      	cmp	r0, r4
 8003b72:	d024      	beq.n	8003bbe <TIM_OC3_SetConfig+0x86>
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003b74:	4c18      	ldr	r4, [pc, #96]	; (8003bd8 <TIM_OC3_SetConfig+0xa0>)
 8003b76:	42a0      	cmp	r0, r4
 8003b78:	d013      	beq.n	8003ba2 <TIM_OC3_SetConfig+0x6a>
 8003b7a:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8003b7e:	42a0      	cmp	r0, r4
 8003b80:	d00f      	beq.n	8003ba2 <TIM_OC3_SetConfig+0x6a>
 8003b82:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8003b86:	42a0      	cmp	r0, r4
 8003b88:	d00b      	beq.n	8003ba2 <TIM_OC3_SetConfig+0x6a>
 8003b8a:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 8003b8e:	42a0      	cmp	r0, r4
 8003b90:	d10e      	bne.n	8003bb0 <TIM_OC3_SetConfig+0x78>
 8003b92:	e006      	b.n	8003ba2 <TIM_OC3_SetConfig+0x6a>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003b94:	68cc      	ldr	r4, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8003b96:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003b9a:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 8003b9e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003ba2:	e9d1 4505 	ldrd	r4, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003ba6:	f426 5640 	bic.w	r6, r6, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003baa:	432c      	orrs	r4, r5
 8003bac:	ea46 1604 	orr.w	r6, r6, r4, lsl #4

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003bb0:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8003bb2:	6046      	str	r6, [r0, #4]
  TIMx->CCMR2 = tmpccmrx;
 8003bb4:	61c2      	str	r2, [r0, #28]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 8003bb6:	bcf0      	pop	{r4, r5, r6, r7}
  TIMx->CCR3 = OC_Config->Pulse;
 8003bb8:	63c1      	str	r1, [r0, #60]	; 0x3c
  TIMx->CCER = tmpccer;
 8003bba:	6203      	str	r3, [r0, #32]
}
 8003bbc:	4770      	bx	lr
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003bbe:	68cc      	ldr	r4, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8003bc0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003bc4:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 8003bc8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003bcc:	e7d2      	b.n	8003b74 <TIM_OC3_SetConfig+0x3c>
 8003bce:	bf00      	nop
 8003bd0:	40012c00 	.word	0x40012c00
 8003bd4:	40013400 	.word	0x40013400
 8003bd8:	40014000 	.word	0x40014000

08003bdc <HAL_TIM_Base_Init>:
  if (htim == NULL)
 8003bdc:	2800      	cmp	r0, #0
 8003bde:	f000 8085 	beq.w	8003cec <HAL_TIM_Base_Init+0x110>
{
 8003be2:	b538      	push	{r3, r4, r5, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 8003be4:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8003be8:	4604      	mov	r4, r0
 8003bea:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d074      	beq.n	8003cdc <HAL_TIM_Base_Init+0x100>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003bf2:	6822      	ldr	r2, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003bf4:	4941      	ldr	r1, [pc, #260]	; (8003cfc <HAL_TIM_Base_Init+0x120>)
  htim->State = HAL_TIM_STATE_BUSY;
 8003bf6:	2302      	movs	r3, #2
 8003bf8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003bfc:	428a      	cmp	r2, r1
  tmpcr1 = TIMx->CR1;
 8003bfe:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003c00:	d058      	beq.n	8003cb4 <HAL_TIM_Base_Init+0xd8>
 8003c02:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8003c06:	d028      	beq.n	8003c5a <HAL_TIM_Base_Init+0x7e>
 8003c08:	f5a1 3194 	sub.w	r1, r1, #75776	; 0x12800
 8003c0c:	428a      	cmp	r2, r1
 8003c0e:	d024      	beq.n	8003c5a <HAL_TIM_Base_Init+0x7e>
 8003c10:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8003c14:	428a      	cmp	r2, r1
 8003c16:	d020      	beq.n	8003c5a <HAL_TIM_Base_Init+0x7e>
 8003c18:	f501 3196 	add.w	r1, r1, #76800	; 0x12c00
 8003c1c:	428a      	cmp	r2, r1
 8003c1e:	d049      	beq.n	8003cb4 <HAL_TIM_Base_Init+0xd8>
 8003c20:	f501 51e0 	add.w	r1, r1, #7168	; 0x1c00
 8003c24:	428a      	cmp	r2, r1
 8003c26:	d063      	beq.n	8003cf0 <HAL_TIM_Base_Init+0x114>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003c28:	4935      	ldr	r1, [pc, #212]	; (8003d00 <HAL_TIM_Base_Init+0x124>)
 8003c2a:	428a      	cmp	r2, r1
 8003c2c:	d05b      	beq.n	8003ce6 <HAL_TIM_Base_Init+0x10a>
 8003c2e:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8003c32:	428a      	cmp	r2, r1
 8003c34:	d057      	beq.n	8003ce6 <HAL_TIM_Base_Init+0x10a>
 8003c36:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8003c3a:	428a      	cmp	r2, r1
 8003c3c:	d053      	beq.n	8003ce6 <HAL_TIM_Base_Init+0x10a>
 8003c3e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003c42:	428a      	cmp	r2, r1
 8003c44:	d04f      	beq.n	8003ce6 <HAL_TIM_Base_Init+0x10a>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003c46:	69a5      	ldr	r5, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003c48:	68e0      	ldr	r0, [r4, #12]
  TIMx->PSC = Structure->Prescaler;
 8003c4a:	6861      	ldr	r1, [r4, #4]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003c4c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003c50:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8003c52:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003c54:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8003c56:	6291      	str	r1, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003c58:	e010      	b.n	8003c7c <HAL_TIM_Base_Init+0xa0>
    tmpcr1 |= Structure->CounterMode;
 8003c5a:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003c5c:	6925      	ldr	r5, [r4, #16]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003c5e:	68e0      	ldr	r0, [r4, #12]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003c60:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8003c64:	430b      	orrs	r3, r1
    tmpcr1 &= ~TIM_CR1_CKD;
 8003c66:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003c6a:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003c6c:	432b      	orrs	r3, r5
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003c6e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003c72:	430b      	orrs	r3, r1
  TIMx->PSC = Structure->Prescaler;
 8003c74:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 8003c76:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003c78:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8003c7a:	6291      	str	r1, [r2, #40]	; 0x28
  TIMx->EGR = TIM_EGR_UG;
 8003c7c:	2301      	movs	r3, #1
 8003c7e:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003c80:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c84:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8003c88:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8003c8c:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8003c90:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8003c94:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003c98:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c9c:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8003ca0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003ca4:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 8003ca8:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 8003cac:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8003cb0:	2000      	movs	r0, #0
}
 8003cb2:	bd38      	pop	{r3, r4, r5, pc}
    tmpcr1 |= Structure->CounterMode;
 8003cb4:	68a5      	ldr	r5, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003cb6:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003cb8:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003cba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8003cbe:	432b      	orrs	r3, r5
    tmpcr1 &= ~TIM_CR1_CKD;
 8003cc0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003cc4:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003cc6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003cca:	430b      	orrs	r3, r1
  TIMx->CR1 = tmpcr1;
 8003ccc:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003cce:	68e3      	ldr	r3, [r4, #12]
 8003cd0:	62d3      	str	r3, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8003cd2:	6863      	ldr	r3, [r4, #4]
 8003cd4:	6293      	str	r3, [r2, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8003cd6:	6963      	ldr	r3, [r4, #20]
 8003cd8:	6313      	str	r3, [r2, #48]	; 0x30
 8003cda:	e7cf      	b.n	8003c7c <HAL_TIM_Base_Init+0xa0>
    htim->Lock = HAL_UNLOCKED;
 8003cdc:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8003ce0:	f7fd f974 	bl	8000fcc <HAL_TIM_Base_MspInit>
 8003ce4:	e785      	b.n	8003bf2 <HAL_TIM_Base_Init+0x16>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003ce6:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003ce8:	69a1      	ldr	r1, [r4, #24]
 8003cea:	e7e9      	b.n	8003cc0 <HAL_TIM_Base_Init+0xe4>
    return HAL_ERROR;
 8003cec:	2001      	movs	r0, #1
}
 8003cee:	4770      	bx	lr
    tmpcr1 |= Structure->CounterMode;
 8003cf0:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003cf2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8003cf6:	430b      	orrs	r3, r1
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003cf8:	e796      	b.n	8003c28 <HAL_TIM_Base_Init+0x4c>
 8003cfa:	bf00      	nop
 8003cfc:	40012c00 	.word	0x40012c00
 8003d00:	40014000 	.word	0x40014000

08003d04 <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 8003d04:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8003d08:	2b01      	cmp	r3, #1
 8003d0a:	d126      	bne.n	8003d5a <HAL_TIM_Base_Start_IT+0x56>
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003d0c:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003d0e:	4919      	ldr	r1, [pc, #100]	; (8003d74 <HAL_TIM_Base_Start_IT+0x70>)
  htim->State = HAL_TIM_STATE_BUSY;
 8003d10:	2202      	movs	r2, #2
 8003d12:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003d16:	68da      	ldr	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003d18:	428b      	cmp	r3, r1
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003d1a:	f042 0201 	orr.w	r2, r2, #1
 8003d1e:	60da      	str	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003d20:	d01d      	beq.n	8003d5e <HAL_TIM_Base_Start_IT+0x5a>
 8003d22:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003d26:	d01a      	beq.n	8003d5e <HAL_TIM_Base_Start_IT+0x5a>
 8003d28:	4a13      	ldr	r2, [pc, #76]	; (8003d78 <HAL_TIM_Base_Start_IT+0x74>)
 8003d2a:	4293      	cmp	r3, r2
 8003d2c:	d017      	beq.n	8003d5e <HAL_TIM_Base_Start_IT+0x5a>
 8003d2e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003d32:	4293      	cmp	r3, r2
 8003d34:	d013      	beq.n	8003d5e <HAL_TIM_Base_Start_IT+0x5a>
 8003d36:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 8003d3a:	4293      	cmp	r3, r2
 8003d3c:	d00f      	beq.n	8003d5e <HAL_TIM_Base_Start_IT+0x5a>
 8003d3e:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8003d42:	4293      	cmp	r3, r2
 8003d44:	d00b      	beq.n	8003d5e <HAL_TIM_Base_Start_IT+0x5a>
 8003d46:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8003d4a:	4293      	cmp	r3, r2
 8003d4c:	d007      	beq.n	8003d5e <HAL_TIM_Base_Start_IT+0x5a>
    __HAL_TIM_ENABLE(htim);
 8003d4e:	681a      	ldr	r2, [r3, #0]
 8003d50:	f042 0201 	orr.w	r2, r2, #1
 8003d54:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8003d56:	2000      	movs	r0, #0
 8003d58:	4770      	bx	lr
    return HAL_ERROR;
 8003d5a:	2001      	movs	r0, #1
 8003d5c:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003d5e:	6899      	ldr	r1, [r3, #8]
 8003d60:	4a06      	ldr	r2, [pc, #24]	; (8003d7c <HAL_TIM_Base_Start_IT+0x78>)
 8003d62:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d64:	2a06      	cmp	r2, #6
 8003d66:	d002      	beq.n	8003d6e <HAL_TIM_Base_Start_IT+0x6a>
 8003d68:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8003d6c:	d1ef      	bne.n	8003d4e <HAL_TIM_Base_Start_IT+0x4a>
  return HAL_OK;
 8003d6e:	2000      	movs	r0, #0
}
 8003d70:	4770      	bx	lr
 8003d72:	bf00      	nop
 8003d74:	40012c00 	.word	0x40012c00
 8003d78:	40000400 	.word	0x40000400
 8003d7c:	00010007 	.word	0x00010007

08003d80 <HAL_TIM_PWM_MspInit>:
 8003d80:	4770      	bx	lr
 8003d82:	bf00      	nop

08003d84 <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 8003d84:	2800      	cmp	r0, #0
 8003d86:	f000 8085 	beq.w	8003e94 <HAL_TIM_PWM_Init+0x110>
{
 8003d8a:	b538      	push	{r3, r4, r5, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 8003d8c:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8003d90:	4604      	mov	r4, r0
 8003d92:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d074      	beq.n	8003e84 <HAL_TIM_PWM_Init+0x100>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003d9a:	6822      	ldr	r2, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003d9c:	4941      	ldr	r1, [pc, #260]	; (8003ea4 <HAL_TIM_PWM_Init+0x120>)
  htim->State = HAL_TIM_STATE_BUSY;
 8003d9e:	2302      	movs	r3, #2
 8003da0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003da4:	428a      	cmp	r2, r1
  tmpcr1 = TIMx->CR1;
 8003da6:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003da8:	d058      	beq.n	8003e5c <HAL_TIM_PWM_Init+0xd8>
 8003daa:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8003dae:	d028      	beq.n	8003e02 <HAL_TIM_PWM_Init+0x7e>
 8003db0:	f5a1 3194 	sub.w	r1, r1, #75776	; 0x12800
 8003db4:	428a      	cmp	r2, r1
 8003db6:	d024      	beq.n	8003e02 <HAL_TIM_PWM_Init+0x7e>
 8003db8:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8003dbc:	428a      	cmp	r2, r1
 8003dbe:	d020      	beq.n	8003e02 <HAL_TIM_PWM_Init+0x7e>
 8003dc0:	f501 3196 	add.w	r1, r1, #76800	; 0x12c00
 8003dc4:	428a      	cmp	r2, r1
 8003dc6:	d049      	beq.n	8003e5c <HAL_TIM_PWM_Init+0xd8>
 8003dc8:	f501 51e0 	add.w	r1, r1, #7168	; 0x1c00
 8003dcc:	428a      	cmp	r2, r1
 8003dce:	d063      	beq.n	8003e98 <HAL_TIM_PWM_Init+0x114>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003dd0:	4935      	ldr	r1, [pc, #212]	; (8003ea8 <HAL_TIM_PWM_Init+0x124>)
 8003dd2:	428a      	cmp	r2, r1
 8003dd4:	d05b      	beq.n	8003e8e <HAL_TIM_PWM_Init+0x10a>
 8003dd6:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8003dda:	428a      	cmp	r2, r1
 8003ddc:	d057      	beq.n	8003e8e <HAL_TIM_PWM_Init+0x10a>
 8003dde:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8003de2:	428a      	cmp	r2, r1
 8003de4:	d053      	beq.n	8003e8e <HAL_TIM_PWM_Init+0x10a>
 8003de6:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003dea:	428a      	cmp	r2, r1
 8003dec:	d04f      	beq.n	8003e8e <HAL_TIM_PWM_Init+0x10a>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003dee:	69a5      	ldr	r5, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003df0:	68e0      	ldr	r0, [r4, #12]
  TIMx->PSC = Structure->Prescaler;
 8003df2:	6861      	ldr	r1, [r4, #4]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003df4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003df8:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8003dfa:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003dfc:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8003dfe:	6291      	str	r1, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003e00:	e010      	b.n	8003e24 <HAL_TIM_PWM_Init+0xa0>
    tmpcr1 |= Structure->CounterMode;
 8003e02:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003e04:	6925      	ldr	r5, [r4, #16]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003e06:	68e0      	ldr	r0, [r4, #12]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003e08:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8003e0c:	430b      	orrs	r3, r1
    tmpcr1 &= ~TIM_CR1_CKD;
 8003e0e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003e12:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003e14:	432b      	orrs	r3, r5
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003e16:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003e1a:	430b      	orrs	r3, r1
  TIMx->PSC = Structure->Prescaler;
 8003e1c:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 8003e1e:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003e20:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8003e22:	6291      	str	r1, [r2, #40]	; 0x28
  TIMx->EGR = TIM_EGR_UG;
 8003e24:	2301      	movs	r3, #1
 8003e26:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003e28:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003e2c:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8003e30:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8003e34:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8003e38:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8003e3c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003e40:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003e44:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8003e48:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003e4c:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 8003e50:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 8003e54:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8003e58:	2000      	movs	r0, #0
}
 8003e5a:	bd38      	pop	{r3, r4, r5, pc}
    tmpcr1 |= Structure->CounterMode;
 8003e5c:	68a5      	ldr	r5, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003e5e:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003e60:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003e62:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8003e66:	432b      	orrs	r3, r5
    tmpcr1 &= ~TIM_CR1_CKD;
 8003e68:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003e6c:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003e6e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003e72:	430b      	orrs	r3, r1
  TIMx->CR1 = tmpcr1;
 8003e74:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003e76:	68e3      	ldr	r3, [r4, #12]
 8003e78:	62d3      	str	r3, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8003e7a:	6863      	ldr	r3, [r4, #4]
 8003e7c:	6293      	str	r3, [r2, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8003e7e:	6963      	ldr	r3, [r4, #20]
 8003e80:	6313      	str	r3, [r2, #48]	; 0x30
 8003e82:	e7cf      	b.n	8003e24 <HAL_TIM_PWM_Init+0xa0>
    htim->Lock = HAL_UNLOCKED;
 8003e84:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8003e88:	f7ff ff7a 	bl	8003d80 <HAL_TIM_PWM_MspInit>
 8003e8c:	e785      	b.n	8003d9a <HAL_TIM_PWM_Init+0x16>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003e8e:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003e90:	69a1      	ldr	r1, [r4, #24]
 8003e92:	e7e9      	b.n	8003e68 <HAL_TIM_PWM_Init+0xe4>
    return HAL_ERROR;
 8003e94:	2001      	movs	r0, #1
}
 8003e96:	4770      	bx	lr
    tmpcr1 |= Structure->CounterMode;
 8003e98:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003e9a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8003e9e:	430b      	orrs	r3, r1
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003ea0:	e796      	b.n	8003dd0 <HAL_TIM_PWM_Init+0x4c>
 8003ea2:	bf00      	nop
 8003ea4:	40012c00 	.word	0x40012c00
 8003ea8:	40014000 	.word	0x40014000

08003eac <HAL_TIM_PWM_Start>:
 8003eac:	2900      	cmp	r1, #0
 8003eae:	d154      	bne.n	8003f5a <HAL_TIM_PWM_Start+0xae>
 8003eb0:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 8003eb4:	2b01      	cmp	r3, #1
 8003eb6:	d15a      	bne.n	8003f6e <HAL_TIM_PWM_Start+0xc2>
 8003eb8:	2302      	movs	r3, #2
 8003eba:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
 8003ebe:	6803      	ldr	r3, [r0, #0]
 8003ec0:	2201      	movs	r2, #1
 8003ec2:	6a18      	ldr	r0, [r3, #32]
 8003ec4:	f001 011f 	and.w	r1, r1, #31
 8003ec8:	fa02 f101 	lsl.w	r1, r2, r1
 8003ecc:	ea20 0001 	bic.w	r0, r0, r1
 8003ed0:	b410      	push	{r4}
 8003ed2:	6218      	str	r0, [r3, #32]
 8003ed4:	6a1a      	ldr	r2, [r3, #32]
 8003ed6:	4c3e      	ldr	r4, [pc, #248]	; (8003fd0 <HAL_TIM_PWM_Start+0x124>)
 8003ed8:	4311      	orrs	r1, r2
 8003eda:	42a3      	cmp	r3, r4
 8003edc:	6219      	str	r1, [r3, #32]
 8003ede:	d056      	beq.n	8003f8e <HAL_TIM_PWM_Start+0xe2>
 8003ee0:	4a3c      	ldr	r2, [pc, #240]	; (8003fd4 <HAL_TIM_PWM_Start+0x128>)
 8003ee2:	4293      	cmp	r3, r2
 8003ee4:	d00f      	beq.n	8003f06 <HAL_TIM_PWM_Start+0x5a>
 8003ee6:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8003eea:	4293      	cmp	r3, r2
 8003eec:	d00b      	beq.n	8003f06 <HAL_TIM_PWM_Start+0x5a>
 8003eee:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003ef2:	4293      	cmp	r3, r2
 8003ef4:	d007      	beq.n	8003f06 <HAL_TIM_PWM_Start+0x5a>
 8003ef6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003efa:	4293      	cmp	r3, r2
 8003efc:	d003      	beq.n	8003f06 <HAL_TIM_PWM_Start+0x5a>
 8003efe:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003f02:	4293      	cmp	r3, r2
 8003f04:	d103      	bne.n	8003f0e <HAL_TIM_PWM_Start+0x62>
 8003f06:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003f08:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003f0c:	645a      	str	r2, [r3, #68]	; 0x44
 8003f0e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003f12:	d012      	beq.n	8003f3a <HAL_TIM_PWM_Start+0x8e>
 8003f14:	4a30      	ldr	r2, [pc, #192]	; (8003fd8 <HAL_TIM_PWM_Start+0x12c>)
 8003f16:	4293      	cmp	r3, r2
 8003f18:	d00f      	beq.n	8003f3a <HAL_TIM_PWM_Start+0x8e>
 8003f1a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003f1e:	4293      	cmp	r3, r2
 8003f20:	d00b      	beq.n	8003f3a <HAL_TIM_PWM_Start+0x8e>
 8003f22:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 8003f26:	4293      	cmp	r3, r2
 8003f28:	d007      	beq.n	8003f3a <HAL_TIM_PWM_Start+0x8e>
 8003f2a:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8003f2e:	4293      	cmp	r3, r2
 8003f30:	d003      	beq.n	8003f3a <HAL_TIM_PWM_Start+0x8e>
 8003f32:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8003f36:	4293      	cmp	r3, r2
 8003f38:	d107      	bne.n	8003f4a <HAL_TIM_PWM_Start+0x9e>
 8003f3a:	6899      	ldr	r1, [r3, #8]
 8003f3c:	4a27      	ldr	r2, [pc, #156]	; (8003fdc <HAL_TIM_PWM_Start+0x130>)
 8003f3e:	400a      	ands	r2, r1
 8003f40:	2a06      	cmp	r2, #6
 8003f42:	d016      	beq.n	8003f72 <HAL_TIM_PWM_Start+0xc6>
 8003f44:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8003f48:	d013      	beq.n	8003f72 <HAL_TIM_PWM_Start+0xc6>
 8003f4a:	681a      	ldr	r2, [r3, #0]
 8003f4c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003f50:	f042 0201 	orr.w	r2, r2, #1
 8003f54:	2000      	movs	r0, #0
 8003f56:	601a      	str	r2, [r3, #0]
 8003f58:	4770      	bx	lr
 8003f5a:	2904      	cmp	r1, #4
 8003f5c:	d01c      	beq.n	8003f98 <HAL_TIM_PWM_Start+0xec>
 8003f5e:	2908      	cmp	r1, #8
 8003f60:	d022      	beq.n	8003fa8 <HAL_TIM_PWM_Start+0xfc>
 8003f62:	290c      	cmp	r1, #12
 8003f64:	d109      	bne.n	8003f7a <HAL_TIM_PWM_Start+0xce>
 8003f66:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8003f6a:	2b01      	cmp	r3, #1
 8003f6c:	d024      	beq.n	8003fb8 <HAL_TIM_PWM_Start+0x10c>
 8003f6e:	2001      	movs	r0, #1
 8003f70:	4770      	bx	lr
 8003f72:	2000      	movs	r0, #0
 8003f74:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003f78:	4770      	bx	lr
 8003f7a:	2910      	cmp	r1, #16
 8003f7c:	d020      	beq.n	8003fc0 <HAL_TIM_PWM_Start+0x114>
 8003f7e:	f890 3043 	ldrb.w	r3, [r0, #67]	; 0x43
 8003f82:	2b01      	cmp	r3, #1
 8003f84:	d1f3      	bne.n	8003f6e <HAL_TIM_PWM_Start+0xc2>
 8003f86:	2302      	movs	r3, #2
 8003f88:	f880 3043 	strb.w	r3, [r0, #67]	; 0x43
 8003f8c:	e797      	b.n	8003ebe <HAL_TIM_PWM_Start+0x12>
 8003f8e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003f90:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003f94:	645a      	str	r2, [r3, #68]	; 0x44
 8003f96:	e7d0      	b.n	8003f3a <HAL_TIM_PWM_Start+0x8e>
 8003f98:	f890 303f 	ldrb.w	r3, [r0, #63]	; 0x3f
 8003f9c:	2b01      	cmp	r3, #1
 8003f9e:	d1e6      	bne.n	8003f6e <HAL_TIM_PWM_Start+0xc2>
 8003fa0:	2302      	movs	r3, #2
 8003fa2:	f880 303f 	strb.w	r3, [r0, #63]	; 0x3f
 8003fa6:	e78a      	b.n	8003ebe <HAL_TIM_PWM_Start+0x12>
 8003fa8:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8003fac:	2b01      	cmp	r3, #1
 8003fae:	d1de      	bne.n	8003f6e <HAL_TIM_PWM_Start+0xc2>
 8003fb0:	2302      	movs	r3, #2
 8003fb2:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
 8003fb6:	e782      	b.n	8003ebe <HAL_TIM_PWM_Start+0x12>
 8003fb8:	2302      	movs	r3, #2
 8003fba:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
 8003fbe:	e77e      	b.n	8003ebe <HAL_TIM_PWM_Start+0x12>
 8003fc0:	f890 3042 	ldrb.w	r3, [r0, #66]	; 0x42
 8003fc4:	2b01      	cmp	r3, #1
 8003fc6:	d1d2      	bne.n	8003f6e <HAL_TIM_PWM_Start+0xc2>
 8003fc8:	2302      	movs	r3, #2
 8003fca:	f880 3042 	strb.w	r3, [r0, #66]	; 0x42
 8003fce:	e776      	b.n	8003ebe <HAL_TIM_PWM_Start+0x12>
 8003fd0:	40012c00 	.word	0x40012c00
 8003fd4:	40013400 	.word	0x40013400
 8003fd8:	40000400 	.word	0x40000400
 8003fdc:	00010007 	.word	0x00010007

08003fe0 <HAL_TIM_PWM_Start_IT>:
 8003fe0:	2900      	cmp	r1, #0
 8003fe2:	d159      	bne.n	8004098 <HAL_TIM_PWM_Start_IT+0xb8>
 8003fe4:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 8003fe8:	2b01      	cmp	r3, #1
 8003fea:	d15f      	bne.n	80040ac <HAL_TIM_PWM_Start_IT+0xcc>
 8003fec:	2302      	movs	r3, #2
 8003fee:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
 8003ff2:	6803      	ldr	r3, [r0, #0]
 8003ff4:	68da      	ldr	r2, [r3, #12]
 8003ff6:	f042 0202 	orr.w	r2, r2, #2
 8003ffa:	60da      	str	r2, [r3, #12]
 8003ffc:	6a18      	ldr	r0, [r3, #32]
 8003ffe:	2201      	movs	r2, #1
 8004000:	f001 011f 	and.w	r1, r1, #31
 8004004:	fa02 f101 	lsl.w	r1, r2, r1
 8004008:	ea20 0001 	bic.w	r0, r0, r1
 800400c:	b410      	push	{r4}
 800400e:	6218      	str	r0, [r3, #32]
 8004010:	6a1a      	ldr	r2, [r3, #32]
 8004012:	4c57      	ldr	r4, [pc, #348]	; (8004170 <HAL_TIM_PWM_Start_IT+0x190>)
 8004014:	4311      	orrs	r1, r2
 8004016:	42a3      	cmp	r3, r4
 8004018:	6219      	str	r1, [r3, #32]
 800401a:	f000 809a 	beq.w	8004152 <HAL_TIM_PWM_Start_IT+0x172>
 800401e:	4a55      	ldr	r2, [pc, #340]	; (8004174 <HAL_TIM_PWM_Start_IT+0x194>)
 8004020:	4293      	cmp	r3, r2
 8004022:	d00f      	beq.n	8004044 <HAL_TIM_PWM_Start_IT+0x64>
 8004024:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8004028:	4293      	cmp	r3, r2
 800402a:	d00b      	beq.n	8004044 <HAL_TIM_PWM_Start_IT+0x64>
 800402c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004030:	4293      	cmp	r3, r2
 8004032:	d007      	beq.n	8004044 <HAL_TIM_PWM_Start_IT+0x64>
 8004034:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004038:	4293      	cmp	r3, r2
 800403a:	d003      	beq.n	8004044 <HAL_TIM_PWM_Start_IT+0x64>
 800403c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004040:	4293      	cmp	r3, r2
 8004042:	d103      	bne.n	800404c <HAL_TIM_PWM_Start_IT+0x6c>
 8004044:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004046:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800404a:	645a      	str	r2, [r3, #68]	; 0x44
 800404c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004050:	d012      	beq.n	8004078 <HAL_TIM_PWM_Start_IT+0x98>
 8004052:	4a49      	ldr	r2, [pc, #292]	; (8004178 <HAL_TIM_PWM_Start_IT+0x198>)
 8004054:	4293      	cmp	r3, r2
 8004056:	d00f      	beq.n	8004078 <HAL_TIM_PWM_Start_IT+0x98>
 8004058:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800405c:	4293      	cmp	r3, r2
 800405e:	d00b      	beq.n	8004078 <HAL_TIM_PWM_Start_IT+0x98>
 8004060:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 8004064:	4293      	cmp	r3, r2
 8004066:	d007      	beq.n	8004078 <HAL_TIM_PWM_Start_IT+0x98>
 8004068:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 800406c:	4293      	cmp	r3, r2
 800406e:	d003      	beq.n	8004078 <HAL_TIM_PWM_Start_IT+0x98>
 8004070:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8004074:	4293      	cmp	r3, r2
 8004076:	d107      	bne.n	8004088 <HAL_TIM_PWM_Start_IT+0xa8>
 8004078:	6899      	ldr	r1, [r3, #8]
 800407a:	4a40      	ldr	r2, [pc, #256]	; (800417c <HAL_TIM_PWM_Start_IT+0x19c>)
 800407c:	400a      	ands	r2, r1
 800407e:	2a06      	cmp	r2, #6
 8004080:	d016      	beq.n	80040b0 <HAL_TIM_PWM_Start_IT+0xd0>
 8004082:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8004086:	d013      	beq.n	80040b0 <HAL_TIM_PWM_Start_IT+0xd0>
 8004088:	681a      	ldr	r2, [r3, #0]
 800408a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800408e:	f042 0201 	orr.w	r2, r2, #1
 8004092:	2000      	movs	r0, #0
 8004094:	601a      	str	r2, [r3, #0]
 8004096:	4770      	bx	lr
 8004098:	2904      	cmp	r1, #4
 800409a:	d044      	beq.n	8004126 <HAL_TIM_PWM_Start_IT+0x146>
 800409c:	2908      	cmp	r1, #8
 800409e:	d035      	beq.n	800410c <HAL_TIM_PWM_Start_IT+0x12c>
 80040a0:	290c      	cmp	r1, #12
 80040a2:	d109      	bne.n	80040b8 <HAL_TIM_PWM_Start_IT+0xd8>
 80040a4:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 80040a8:	2b01      	cmp	r3, #1
 80040aa:	d049      	beq.n	8004140 <HAL_TIM_PWM_Start_IT+0x160>
 80040ac:	2001      	movs	r0, #1
 80040ae:	4770      	bx	lr
 80040b0:	2000      	movs	r0, #0
 80040b2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80040b6:	4770      	bx	lr
 80040b8:	2910      	cmp	r1, #16
 80040ba:	d04f      	beq.n	800415c <HAL_TIM_PWM_Start_IT+0x17c>
 80040bc:	f890 3043 	ldrb.w	r3, [r0, #67]	; 0x43
 80040c0:	2b01      	cmp	r3, #1
 80040c2:	d1f3      	bne.n	80040ac <HAL_TIM_PWM_Start_IT+0xcc>
 80040c4:	2302      	movs	r3, #2
 80040c6:	f880 3043 	strb.w	r3, [r0, #67]	; 0x43
 80040ca:	290c      	cmp	r1, #12
 80040cc:	d81c      	bhi.n	8004108 <HAL_TIM_PWM_Start_IT+0x128>
 80040ce:	a301      	add	r3, pc, #4	; (adr r3, 80040d4 <HAL_TIM_PWM_Start_IT+0xf4>)
 80040d0:	f853 f021 	ldr.w	pc, [r3, r1, lsl #2]
 80040d4:	08003ff3 	.word	0x08003ff3
 80040d8:	08004109 	.word	0x08004109
 80040dc:	08004109 	.word	0x08004109
 80040e0:	08004109 	.word	0x08004109
 80040e4:	08004135 	.word	0x08004135
 80040e8:	08004109 	.word	0x08004109
 80040ec:	08004109 	.word	0x08004109
 80040f0:	08004109 	.word	0x08004109
 80040f4:	0800411b 	.word	0x0800411b
 80040f8:	08004109 	.word	0x08004109
 80040fc:	08004109 	.word	0x08004109
 8004100:	08004109 	.word	0x08004109
 8004104:	08004147 	.word	0x08004147
 8004108:	6803      	ldr	r3, [r0, #0]
 800410a:	e777      	b.n	8003ffc <HAL_TIM_PWM_Start_IT+0x1c>
 800410c:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8004110:	2b01      	cmp	r3, #1
 8004112:	d1cb      	bne.n	80040ac <HAL_TIM_PWM_Start_IT+0xcc>
 8004114:	2302      	movs	r3, #2
 8004116:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
 800411a:	6803      	ldr	r3, [r0, #0]
 800411c:	68da      	ldr	r2, [r3, #12]
 800411e:	f042 0208 	orr.w	r2, r2, #8
 8004122:	60da      	str	r2, [r3, #12]
 8004124:	e76a      	b.n	8003ffc <HAL_TIM_PWM_Start_IT+0x1c>
 8004126:	f890 303f 	ldrb.w	r3, [r0, #63]	; 0x3f
 800412a:	2b01      	cmp	r3, #1
 800412c:	d1be      	bne.n	80040ac <HAL_TIM_PWM_Start_IT+0xcc>
 800412e:	2302      	movs	r3, #2
 8004130:	f880 303f 	strb.w	r3, [r0, #63]	; 0x3f
 8004134:	6803      	ldr	r3, [r0, #0]
 8004136:	68da      	ldr	r2, [r3, #12]
 8004138:	f042 0204 	orr.w	r2, r2, #4
 800413c:	60da      	str	r2, [r3, #12]
 800413e:	e75d      	b.n	8003ffc <HAL_TIM_PWM_Start_IT+0x1c>
 8004140:	2302      	movs	r3, #2
 8004142:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
 8004146:	6803      	ldr	r3, [r0, #0]
 8004148:	68da      	ldr	r2, [r3, #12]
 800414a:	f042 0210 	orr.w	r2, r2, #16
 800414e:	60da      	str	r2, [r3, #12]
 8004150:	e754      	b.n	8003ffc <HAL_TIM_PWM_Start_IT+0x1c>
 8004152:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004154:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004158:	645a      	str	r2, [r3, #68]	; 0x44
 800415a:	e78d      	b.n	8004078 <HAL_TIM_PWM_Start_IT+0x98>
 800415c:	f890 3042 	ldrb.w	r3, [r0, #66]	; 0x42
 8004160:	2b01      	cmp	r3, #1
 8004162:	d1a3      	bne.n	80040ac <HAL_TIM_PWM_Start_IT+0xcc>
 8004164:	2302      	movs	r3, #2
 8004166:	f880 3042 	strb.w	r3, [r0, #66]	; 0x42
 800416a:	6803      	ldr	r3, [r0, #0]
 800416c:	e746      	b.n	8003ffc <HAL_TIM_PWM_Start_IT+0x1c>
 800416e:	bf00      	nop
 8004170:	40012c00 	.word	0x40012c00
 8004174:	40013400 	.word	0x40013400
 8004178:	40000400 	.word	0x40000400
 800417c:	00010007 	.word	0x00010007

08004180 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8004180:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8004184:	2b01      	cmp	r3, #1
 8004186:	d073      	beq.n	8004270 <HAL_TIM_ConfigClockSource+0xf0>
{
 8004188:	b4f0      	push	{r4, r5, r6, r7}
  tmpsmcr = htim->Instance->SMCR;
 800418a:	6802      	ldr	r2, [r0, #0]
  __HAL_LOCK(htim);
 800418c:	2401      	movs	r4, #1
  htim->State = HAL_TIM_STATE_BUSY;
 800418e:	2302      	movs	r3, #2
  __HAL_LOCK(htim);
 8004190:	f880 403c 	strb.w	r4, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8004194:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8004198:	6895      	ldr	r5, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 800419a:	680b      	ldr	r3, [r1, #0]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800419c:	4c4a      	ldr	r4, [pc, #296]	; (80042c8 <HAL_TIM_ConfigClockSource+0x148>)
  switch (sClockSourceConfig->ClockSource)
 800419e:	2b60      	cmp	r3, #96	; 0x60
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80041a0:	ea04 0405 	and.w	r4, r4, r5
  htim->Instance->SMCR = tmpsmcr;
 80041a4:	6094      	str	r4, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 80041a6:	d065      	beq.n	8004274 <HAL_TIM_ConfigClockSource+0xf4>
 80041a8:	d831      	bhi.n	800420e <HAL_TIM_ConfigClockSource+0x8e>
 80041aa:	2b40      	cmp	r3, #64	; 0x40
 80041ac:	d048      	beq.n	8004240 <HAL_TIM_ConfigClockSource+0xc0>
 80041ae:	d921      	bls.n	80041f4 <HAL_TIM_ConfigClockSource+0x74>
 80041b0:	2b50      	cmp	r3, #80	; 0x50
 80041b2:	d116      	bne.n	80041e2 <HAL_TIM_ConfigClockSource+0x62>
{
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80041b4:	6a15      	ldr	r5, [r2, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80041b6:	6a16      	ldr	r6, [r2, #32]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80041b8:	684c      	ldr	r4, [r1, #4]
 80041ba:	68cf      	ldr	r7, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80041bc:	f026 0601 	bic.w	r6, r6, #1
 80041c0:	6216      	str	r6, [r2, #32]
  tmpccmr1 = TIMx->CCMR1;
 80041c2:	6993      	ldr	r3, [r2, #24]
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
  tmpccmr1 |= (TIM_ICFilter << 4U);

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80041c4:	f025 010a 	bic.w	r1, r5, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80041c8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80041cc:	ea43 1307 	orr.w	r3, r3, r7, lsl #4
  tmpccer |= TIM_ICPolarity;
 80041d0:	4321      	orrs	r1, r4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80041d2:	6193      	str	r3, [r2, #24]
  TIMx->CCER = tmpccer;
 80041d4:	6211      	str	r1, [r2, #32]
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80041d6:	6893      	ldr	r3, [r2, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80041d8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80041dc:	f043 0357 	orr.w	r3, r3, #87	; 0x57
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80041e0:	6093      	str	r3, [r2, #8]
  __HAL_UNLOCK(htim);
 80041e2:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 80041e4:	2201      	movs	r2, #1
 80041e6:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80041ea:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
}
 80041ee:	bcf0      	pop	{r4, r5, r6, r7}
  return HAL_OK;
 80041f0:	4618      	mov	r0, r3
}
 80041f2:	4770      	bx	lr
  switch (sClockSourceConfig->ClockSource)
 80041f4:	2b20      	cmp	r3, #32
 80041f6:	d002      	beq.n	80041fe <HAL_TIM_ConfigClockSource+0x7e>
 80041f8:	d91e      	bls.n	8004238 <HAL_TIM_ConfigClockSource+0xb8>
 80041fa:	2b30      	cmp	r3, #48	; 0x30
 80041fc:	d1f1      	bne.n	80041e2 <HAL_TIM_ConfigClockSource+0x62>
  tmpsmcr = TIMx->SMCR;
 80041fe:	6891      	ldr	r1, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8004200:	f021 0170 	bic.w	r1, r1, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004204:	430b      	orrs	r3, r1
 8004206:	f043 0307 	orr.w	r3, r3, #7
  TIMx->SMCR = tmpsmcr;
 800420a:	6093      	str	r3, [r2, #8]
}
 800420c:	e7e9      	b.n	80041e2 <HAL_TIM_ConfigClockSource+0x62>
  switch (sClockSourceConfig->ClockSource)
 800420e:	2b70      	cmp	r3, #112	; 0x70
 8004210:	d049      	beq.n	80042a6 <HAL_TIM_ConfigClockSource+0x126>
 8004212:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004216:	d1e4      	bne.n	80041e2 <HAL_TIM_ConfigClockSource+0x62>

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004218:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
 800421c:	68cc      	ldr	r4, [r1, #12]
  tmpsmcr = TIMx->SMCR;
 800421e:	6891      	ldr	r1, [r2, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004220:	432b      	orrs	r3, r5
 8004222:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004226:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800422a:	430b      	orrs	r3, r1

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800422c:	6093      	str	r3, [r2, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800422e:	6893      	ldr	r3, [r2, #8]
 8004230:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004234:	6093      	str	r3, [r2, #8]
      break;
 8004236:	e7d4      	b.n	80041e2 <HAL_TIM_ConfigClockSource+0x62>
  switch (sClockSourceConfig->ClockSource)
 8004238:	f033 0110 	bics.w	r1, r3, #16
 800423c:	d1d1      	bne.n	80041e2 <HAL_TIM_ConfigClockSource+0x62>
 800423e:	e7de      	b.n	80041fe <HAL_TIM_ConfigClockSource+0x7e>
  tmpccer = TIMx->CCER;
 8004240:	6a15      	ldr	r5, [r2, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004242:	6a16      	ldr	r6, [r2, #32]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004244:	684c      	ldr	r4, [r1, #4]
 8004246:	68cf      	ldr	r7, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004248:	f026 0601 	bic.w	r6, r6, #1
 800424c:	6216      	str	r6, [r2, #32]
  tmpccmr1 = TIMx->CCMR1;
 800424e:	6993      	ldr	r3, [r2, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004250:	f025 010a 	bic.w	r1, r5, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004254:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004258:	ea43 1307 	orr.w	r3, r3, r7, lsl #4
  tmpccer |= TIM_ICPolarity;
 800425c:	4321      	orrs	r1, r4
  TIMx->CCMR1 = tmpccmr1;
 800425e:	6193      	str	r3, [r2, #24]
  TIMx->CCER = tmpccer;
 8004260:	6211      	str	r1, [r2, #32]
  tmpsmcr = TIMx->SMCR;
 8004262:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8004264:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004268:	f043 0347 	orr.w	r3, r3, #71	; 0x47
  TIMx->SMCR = tmpsmcr;
 800426c:	6093      	str	r3, [r2, #8]
}
 800426e:	e7b8      	b.n	80041e2 <HAL_TIM_ConfigClockSource+0x62>
  __HAL_LOCK(htim);
 8004270:	2002      	movs	r0, #2
}
 8004272:	4770      	bx	lr
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004274:	6a14      	ldr	r4, [r2, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004276:	684d      	ldr	r5, [r1, #4]
 8004278:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800427a:	f024 0410 	bic.w	r4, r4, #16
 800427e:	6214      	str	r4, [r2, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004280:	6991      	ldr	r1, [r2, #24]
  tmpccer = TIMx->CCER;
 8004282:	6a13      	ldr	r3, [r2, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004284:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004288:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 800428c:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004290:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8004294:	6191      	str	r1, [r2, #24]
  TIMx->CCER = tmpccer;
 8004296:	6213      	str	r3, [r2, #32]
  tmpsmcr = TIMx->SMCR;
 8004298:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800429a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800429e:	f043 0367 	orr.w	r3, r3, #103	; 0x67
  TIMx->SMCR = tmpsmcr;
 80042a2:	6093      	str	r3, [r2, #8]
}
 80042a4:	e79d      	b.n	80041e2 <HAL_TIM_ConfigClockSource+0x62>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80042a6:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
 80042aa:	68cc      	ldr	r4, [r1, #12]
  tmpsmcr = TIMx->SMCR;
 80042ac:	6891      	ldr	r1, [r2, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80042ae:	432b      	orrs	r3, r5
 80042b0:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80042b4:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80042b8:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 80042ba:	6093      	str	r3, [r2, #8]
      tmpsmcr = htim->Instance->SMCR;
 80042bc:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80042be:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR = tmpsmcr;
 80042c2:	6093      	str	r3, [r2, #8]
      break;
 80042c4:	e78d      	b.n	80041e2 <HAL_TIM_ConfigClockSource+0x62>
 80042c6:	bf00      	nop
 80042c8:	fffe0088 	.word	0xfffe0088

080042cc <HAL_TIM_PeriodElapsedCallback>:
 80042cc:	4770      	bx	lr
 80042ce:	bf00      	nop

080042d0 <HAL_TIM_OC_DelayElapsedCallback>:
 80042d0:	4770      	bx	lr
 80042d2:	bf00      	nop

080042d4 <HAL_TIM_IC_CaptureCallback>:
 80042d4:	4770      	bx	lr
 80042d6:	bf00      	nop

080042d8 <HAL_TIM_PWM_PulseFinishedCallback>:
 80042d8:	4770      	bx	lr
 80042da:	bf00      	nop

080042dc <HAL_TIM_TriggerCallback>:
 80042dc:	4770      	bx	lr
 80042de:	bf00      	nop

080042e0 <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80042e0:	6803      	ldr	r3, [r0, #0]
 80042e2:	691a      	ldr	r2, [r3, #16]
 80042e4:	0791      	lsls	r1, r2, #30
{
 80042e6:	b510      	push	{r4, lr}
 80042e8:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80042ea:	d502      	bpl.n	80042f2 <HAL_TIM_IRQHandler+0x12>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80042ec:	68da      	ldr	r2, [r3, #12]
 80042ee:	0792      	lsls	r2, r2, #30
 80042f0:	d468      	bmi.n	80043c4 <HAL_TIM_IRQHandler+0xe4>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80042f2:	691a      	ldr	r2, [r3, #16]
 80042f4:	0752      	lsls	r2, r2, #29
 80042f6:	d502      	bpl.n	80042fe <HAL_TIM_IRQHandler+0x1e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80042f8:	68da      	ldr	r2, [r3, #12]
 80042fa:	0750      	lsls	r0, r2, #29
 80042fc:	d44f      	bmi.n	800439e <HAL_TIM_IRQHandler+0xbe>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80042fe:	691a      	ldr	r2, [r3, #16]
 8004300:	0711      	lsls	r1, r2, #28
 8004302:	d502      	bpl.n	800430a <HAL_TIM_IRQHandler+0x2a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004304:	68da      	ldr	r2, [r3, #12]
 8004306:	0712      	lsls	r2, r2, #28
 8004308:	d437      	bmi.n	800437a <HAL_TIM_IRQHandler+0x9a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800430a:	691a      	ldr	r2, [r3, #16]
 800430c:	06d0      	lsls	r0, r2, #27
 800430e:	d502      	bpl.n	8004316 <HAL_TIM_IRQHandler+0x36>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004310:	68da      	ldr	r2, [r3, #12]
 8004312:	06d1      	lsls	r1, r2, #27
 8004314:	d41e      	bmi.n	8004354 <HAL_TIM_IRQHandler+0x74>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004316:	691a      	ldr	r2, [r3, #16]
 8004318:	07d2      	lsls	r2, r2, #31
 800431a:	d502      	bpl.n	8004322 <HAL_TIM_IRQHandler+0x42>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800431c:	68da      	ldr	r2, [r3, #12]
 800431e:	07d0      	lsls	r0, r2, #31
 8004320:	d469      	bmi.n	80043f6 <HAL_TIM_IRQHandler+0x116>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004322:	691a      	ldr	r2, [r3, #16]
 8004324:	0611      	lsls	r1, r2, #24
 8004326:	d502      	bpl.n	800432e <HAL_TIM_IRQHandler+0x4e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004328:	68da      	ldr	r2, [r3, #12]
 800432a:	0612      	lsls	r2, r2, #24
 800432c:	d46b      	bmi.n	8004406 <HAL_TIM_IRQHandler+0x126>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800432e:	691a      	ldr	r2, [r3, #16]
 8004330:	05d0      	lsls	r0, r2, #23
 8004332:	d502      	bpl.n	800433a <HAL_TIM_IRQHandler+0x5a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004334:	68da      	ldr	r2, [r3, #12]
 8004336:	0611      	lsls	r1, r2, #24
 8004338:	d46d      	bmi.n	8004416 <HAL_TIM_IRQHandler+0x136>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800433a:	691a      	ldr	r2, [r3, #16]
 800433c:	0652      	lsls	r2, r2, #25
 800433e:	d502      	bpl.n	8004346 <HAL_TIM_IRQHandler+0x66>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004340:	68da      	ldr	r2, [r3, #12]
 8004342:	0650      	lsls	r0, r2, #25
 8004344:	d46f      	bmi.n	8004426 <HAL_TIM_IRQHandler+0x146>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004346:	691a      	ldr	r2, [r3, #16]
 8004348:	0691      	lsls	r1, r2, #26
 800434a:	d502      	bpl.n	8004352 <HAL_TIM_IRQHandler+0x72>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800434c:	68da      	ldr	r2, [r3, #12]
 800434e:	0692      	lsls	r2, r2, #26
 8004350:	d449      	bmi.n	80043e6 <HAL_TIM_IRQHandler+0x106>
}
 8004352:	bd10      	pop	{r4, pc}
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004354:	f06f 0110 	mvn.w	r1, #16
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004358:	2208      	movs	r2, #8
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800435a:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800435c:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800435e:	69db      	ldr	r3, [r3, #28]
 8004360:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8004364:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004366:	d16f      	bne.n	8004448 <HAL_TIM_IRQHandler+0x168>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004368:	f7ff ffb2 	bl	80042d0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800436c:	4620      	mov	r0, r4
 800436e:	f7ff ffb3 	bl	80042d8 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004372:	2200      	movs	r2, #0
 8004374:	6823      	ldr	r3, [r4, #0]
 8004376:	7722      	strb	r2, [r4, #28]
 8004378:	e7cd      	b.n	8004316 <HAL_TIM_IRQHandler+0x36>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800437a:	f06f 0108 	mvn.w	r1, #8
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800437e:	2204      	movs	r2, #4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004380:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004382:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004384:	69db      	ldr	r3, [r3, #28]
 8004386:	079b      	lsls	r3, r3, #30
        HAL_TIM_IC_CaptureCallback(htim);
 8004388:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800438a:	d15a      	bne.n	8004442 <HAL_TIM_IRQHandler+0x162>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800438c:	f7ff ffa0 	bl	80042d0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004390:	4620      	mov	r0, r4
 8004392:	f7ff ffa1 	bl	80042d8 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004396:	2200      	movs	r2, #0
 8004398:	6823      	ldr	r3, [r4, #0]
 800439a:	7722      	strb	r2, [r4, #28]
 800439c:	e7b5      	b.n	800430a <HAL_TIM_IRQHandler+0x2a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800439e:	f06f 0104 	mvn.w	r1, #4
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80043a2:	2202      	movs	r2, #2
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80043a4:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80043a6:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80043a8:	699b      	ldr	r3, [r3, #24]
 80043aa:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 80043ae:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80043b0:	d144      	bne.n	800443c <HAL_TIM_IRQHandler+0x15c>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80043b2:	f7ff ff8d 	bl	80042d0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80043b6:	4620      	mov	r0, r4
 80043b8:	f7ff ff8e 	bl	80042d8 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80043bc:	2200      	movs	r2, #0
 80043be:	6823      	ldr	r3, [r4, #0]
 80043c0:	7722      	strb	r2, [r4, #28]
 80043c2:	e79c      	b.n	80042fe <HAL_TIM_IRQHandler+0x1e>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80043c4:	f06f 0102 	mvn.w	r1, #2
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80043c8:	2201      	movs	r2, #1
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80043ca:	6119      	str	r1, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80043cc:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80043ce:	699b      	ldr	r3, [r3, #24]
 80043d0:	0799      	lsls	r1, r3, #30
 80043d2:	d130      	bne.n	8004436 <HAL_TIM_IRQHandler+0x156>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80043d4:	f7ff ff7c 	bl	80042d0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80043d8:	4620      	mov	r0, r4
 80043da:	f7ff ff7d 	bl	80042d8 <HAL_TIM_PWM_PulseFinishedCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80043de:	2200      	movs	r2, #0
 80043e0:	6823      	ldr	r3, [r4, #0]
 80043e2:	7722      	strb	r2, [r4, #28]
 80043e4:	e785      	b.n	80042f2 <HAL_TIM_IRQHandler+0x12>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80043e6:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 80043ea:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80043ec:	611a      	str	r2, [r3, #16]
}
 80043ee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutCallback(htim);
 80043f2:	f000 ba5f 	b.w	80048b4 <HAL_TIMEx_CommutCallback>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80043f6:	f06f 0201 	mvn.w	r2, #1
 80043fa:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80043fc:	4620      	mov	r0, r4
 80043fe:	f7ff ff65 	bl	80042cc <HAL_TIM_PeriodElapsedCallback>
 8004402:	6823      	ldr	r3, [r4, #0]
 8004404:	e78d      	b.n	8004322 <HAL_TIM_IRQHandler+0x42>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004406:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800440a:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800440c:	4620      	mov	r0, r4
 800440e:	f000 fa53 	bl	80048b8 <HAL_TIMEx_BreakCallback>
 8004412:	6823      	ldr	r3, [r4, #0]
 8004414:	e78b      	b.n	800432e <HAL_TIM_IRQHandler+0x4e>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004416:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800441a:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 800441c:	4620      	mov	r0, r4
 800441e:	f000 fa4d 	bl	80048bc <HAL_TIMEx_Break2Callback>
 8004422:	6823      	ldr	r3, [r4, #0]
 8004424:	e789      	b.n	800433a <HAL_TIM_IRQHandler+0x5a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004426:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800442a:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 800442c:	4620      	mov	r0, r4
 800442e:	f7ff ff55 	bl	80042dc <HAL_TIM_TriggerCallback>
 8004432:	6823      	ldr	r3, [r4, #0]
 8004434:	e787      	b.n	8004346 <HAL_TIM_IRQHandler+0x66>
          HAL_TIM_IC_CaptureCallback(htim);
 8004436:	f7ff ff4d 	bl	80042d4 <HAL_TIM_IC_CaptureCallback>
 800443a:	e7d0      	b.n	80043de <HAL_TIM_IRQHandler+0xfe>
        HAL_TIM_IC_CaptureCallback(htim);
 800443c:	f7ff ff4a 	bl	80042d4 <HAL_TIM_IC_CaptureCallback>
 8004440:	e7bc      	b.n	80043bc <HAL_TIM_IRQHandler+0xdc>
        HAL_TIM_IC_CaptureCallback(htim);
 8004442:	f7ff ff47 	bl	80042d4 <HAL_TIM_IC_CaptureCallback>
 8004446:	e7a6      	b.n	8004396 <HAL_TIM_IRQHandler+0xb6>
        HAL_TIM_IC_CaptureCallback(htim);
 8004448:	f7ff ff44 	bl	80042d4 <HAL_TIM_IC_CaptureCallback>
 800444c:	e791      	b.n	8004372 <HAL_TIM_IRQHandler+0x92>
 800444e:	bf00      	nop

08004450 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004450:	6a03      	ldr	r3, [r0, #32]
 8004452:	f023 0310 	bic.w	r3, r3, #16
 8004456:	6203      	str	r3, [r0, #32]
{
 8004458:	b4f0      	push	{r4, r5, r6, r7}
  tmpccer = TIMx->CCER;
 800445a:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 800445c:	6846      	ldr	r6, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 800445e:	6982      	ldr	r2, [r0, #24]
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004460:	4f21      	ldr	r7, [pc, #132]	; (80044e8 <TIM_OC2_SetConfig+0x98>)
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004462:	688d      	ldr	r5, [r1, #8]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004464:	680c      	ldr	r4, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004466:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
  tmpccer &= ~TIM_CCER_CC2P;
 800446a:	f023 0320 	bic.w	r3, r3, #32
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800446e:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004472:	42b8      	cmp	r0, r7
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004474:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004478:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800447c:	d016      	beq.n	80044ac <TIM_OC2_SetConfig+0x5c>
 800447e:	4c1b      	ldr	r4, [pc, #108]	; (80044ec <TIM_OC2_SetConfig+0x9c>)
 8004480:	42a0      	cmp	r0, r4
 8004482:	d013      	beq.n	80044ac <TIM_OC2_SetConfig+0x5c>
 8004484:	f504 54e0 	add.w	r4, r4, #7168	; 0x1c00
 8004488:	42a0      	cmp	r0, r4
 800448a:	d024      	beq.n	80044d6 <TIM_OC2_SetConfig+0x86>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800448c:	4c18      	ldr	r4, [pc, #96]	; (80044f0 <TIM_OC2_SetConfig+0xa0>)
 800448e:	42a0      	cmp	r0, r4
 8004490:	d013      	beq.n	80044ba <TIM_OC2_SetConfig+0x6a>
 8004492:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8004496:	42a0      	cmp	r0, r4
 8004498:	d00f      	beq.n	80044ba <TIM_OC2_SetConfig+0x6a>
 800449a:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 800449e:	42a0      	cmp	r0, r4
 80044a0:	d00b      	beq.n	80044ba <TIM_OC2_SetConfig+0x6a>
 80044a2:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 80044a6:	42a0      	cmp	r0, r4
 80044a8:	d10e      	bne.n	80044c8 <TIM_OC2_SetConfig+0x78>
 80044aa:	e006      	b.n	80044ba <TIM_OC2_SetConfig+0x6a>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80044ac:	68cc      	ldr	r4, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 80044ae:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80044b2:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 80044b6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80044ba:	e9d1 4505 	ldrd	r4, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80044be:	f426 6640 	bic.w	r6, r6, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80044c2:	432c      	orrs	r4, r5
 80044c4:	ea46 0684 	orr.w	r6, r6, r4, lsl #2
  TIMx->CCR2 = OC_Config->Pulse;
 80044c8:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 80044ca:	6046      	str	r6, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 80044cc:	6182      	str	r2, [r0, #24]
}
 80044ce:	bcf0      	pop	{r4, r5, r6, r7}
  TIMx->CCR2 = OC_Config->Pulse;
 80044d0:	6381      	str	r1, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 80044d2:	6203      	str	r3, [r0, #32]
}
 80044d4:	4770      	bx	lr
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80044d6:	68cc      	ldr	r4, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 80044d8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80044dc:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 80044e0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80044e4:	e7d2      	b.n	800448c <TIM_OC2_SetConfig+0x3c>
 80044e6:	bf00      	nop
 80044e8:	40012c00 	.word	0x40012c00
 80044ec:	40013400 	.word	0x40013400
 80044f0:	40014000 	.word	0x40014000

080044f4 <HAL_TIM_PWM_ConfigChannel>:
{
 80044f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 80044f6:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80044fa:	2b01      	cmp	r3, #1
 80044fc:	f000 8124 	beq.w	8004748 <HAL_TIM_PWM_ConfigChannel+0x254>
 8004500:	2301      	movs	r3, #1
 8004502:	4604      	mov	r4, r0
 8004504:	460d      	mov	r5, r1
 8004506:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  switch (Channel)
 800450a:	2a14      	cmp	r2, #20
 800450c:	d84e      	bhi.n	80045ac <HAL_TIM_PWM_ConfigChannel+0xb8>
 800450e:	e8df f012 	tbh	[pc, r2, lsl #1]
 8004512:	0098      	.short	0x0098
 8004514:	004d004d 	.word	0x004d004d
 8004518:	00ac004d 	.word	0x00ac004d
 800451c:	004d004d 	.word	0x004d004d
 8004520:	00c1004d 	.word	0x00c1004d
 8004524:	004d004d 	.word	0x004d004d
 8004528:	0015004d 	.word	0x0015004d
 800452c:	004d004d 	.word	0x004d004d
 8004530:	00d5004d 	.word	0x00d5004d
 8004534:	004d004d 	.word	0x004d004d
 8004538:	0051004d 	.word	0x0051004d
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800453c:	6803      	ldr	r3, [r0, #0]
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800453e:	f8d1 c008 	ldr.w	ip, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004542:	6a18      	ldr	r0, [r3, #32]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004544:	680f      	ldr	r7, [r1, #0]
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004546:	4e89      	ldr	r6, [pc, #548]	; (800476c <HAL_TIM_PWM_ConfigChannel+0x278>)
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004548:	f420 5080 	bic.w	r0, r0, #4096	; 0x1000
 800454c:	6218      	str	r0, [r3, #32]
  tmpccer = TIMx->CCER;
 800454e:	6a19      	ldr	r1, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8004550:	6858      	ldr	r0, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 8004552:	69da      	ldr	r2, [r3, #28]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004554:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
  tmpccer &= ~TIM_CCER_CC4P;
 8004558:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800455c:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004560:	42b3      	cmp	r3, r6
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004562:	ea41 310c 	orr.w	r1, r1, ip, lsl #12
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004566:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800456a:	d008      	beq.n	800457e <HAL_TIM_PWM_ConfigChannel+0x8a>
 800456c:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 8004570:	42b3      	cmp	r3, r6
 8004572:	d004      	beq.n	800457e <HAL_TIM_PWM_ConfigChannel+0x8a>
 8004574:	f506 6640 	add.w	r6, r6, #3072	; 0xc00
 8004578:	42b3      	cmp	r3, r6
 800457a:	f040 80e7 	bne.w	800474c <HAL_TIM_PWM_ConfigChannel+0x258>
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800457e:	696e      	ldr	r6, [r5, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004580:	f420 4080 	bic.w	r0, r0, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004584:	ea40 1086 	orr.w	r0, r0, r6, lsl #6
  TIMx->CCR4 = OC_Config->Pulse;
 8004588:	686e      	ldr	r6, [r5, #4]
  TIMx->CR2 = tmpcr2;
 800458a:	6058      	str	r0, [r3, #4]
  TIMx->CCMR2 = tmpccmrx;
 800458c:	61da      	str	r2, [r3, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 800458e:	641e      	str	r6, [r3, #64]	; 0x40
  TIMx->CCER = tmpccer;
 8004590:	6219      	str	r1, [r3, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004592:	69d9      	ldr	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004594:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004596:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 800459a:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800459c:	69d9      	ldr	r1, [r3, #28]
 800459e:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 80045a2:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80045a4:	69da      	ldr	r2, [r3, #28]
 80045a6:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 80045aa:	61da      	str	r2, [r3, #28]
  __HAL_UNLOCK(htim);
 80045ac:	2000      	movs	r0, #0
 80045ae:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 80045b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80045b4:	6803      	ldr	r3, [r0, #0]
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80045b6:	f8d1 c008 	ldr.w	ip, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80045ba:	6a18      	ldr	r0, [r3, #32]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80045bc:	680f      	ldr	r7, [r1, #0]
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80045be:	4e6b      	ldr	r6, [pc, #428]	; (800476c <HAL_TIM_PWM_ConfigChannel+0x278>)
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80045c0:	f420 1080 	bic.w	r0, r0, #1048576	; 0x100000
 80045c4:	6218      	str	r0, [r3, #32]
  tmpccer = TIMx->CCER;
 80045c6:	6a19      	ldr	r1, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 80045c8:	6858      	ldr	r0, [r3, #4]
  tmpccmrx = TIMx->CCMR3;
 80045ca:	6d5a      	ldr	r2, [r3, #84]	; 0x54
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80045cc:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80045d0:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80045d4:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80045d8:	42b3      	cmp	r3, r6
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80045da:	ea41 510c 	orr.w	r1, r1, ip, lsl #20
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80045de:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80045e2:	d013      	beq.n	800460c <HAL_TIM_PWM_ConfigChannel+0x118>
 80045e4:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 80045e8:	42b3      	cmp	r3, r6
 80045ea:	d00f      	beq.n	800460c <HAL_TIM_PWM_ConfigChannel+0x118>
 80045ec:	f506 6640 	add.w	r6, r6, #3072	; 0xc00
 80045f0:	42b3      	cmp	r3, r6
 80045f2:	d00b      	beq.n	800460c <HAL_TIM_PWM_ConfigChannel+0x118>
 80045f4:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80045f8:	42b3      	cmp	r3, r6
 80045fa:	d007      	beq.n	800460c <HAL_TIM_PWM_ConfigChannel+0x118>
 80045fc:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8004600:	42b3      	cmp	r3, r6
 8004602:	d003      	beq.n	800460c <HAL_TIM_PWM_ConfigChannel+0x118>
 8004604:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 8004608:	42b3      	cmp	r3, r6
 800460a:	d104      	bne.n	8004616 <HAL_TIM_PWM_ConfigChannel+0x122>
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800460c:	696e      	ldr	r6, [r5, #20]
    tmpcr2 &= ~TIM_CR2_OIS6;
 800460e:	f420 2080 	bic.w	r0, r0, #262144	; 0x40000
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004612:	ea40 2086 	orr.w	r0, r0, r6, lsl #10
  TIMx->CCR6 = OC_Config->Pulse;
 8004616:	686e      	ldr	r6, [r5, #4]
  TIMx->CR2 = tmpcr2;
 8004618:	6058      	str	r0, [r3, #4]
  TIMx->CCMR3 = tmpccmrx;
 800461a:	655a      	str	r2, [r3, #84]	; 0x54
  TIMx->CCR6 = OC_Config->Pulse;
 800461c:	65de      	str	r6, [r3, #92]	; 0x5c
  TIMx->CCER = tmpccer;
 800461e:	6219      	str	r1, [r3, #32]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004620:	6d59      	ldr	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004622:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004624:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 8004628:	6559      	str	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800462a:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800462c:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8004630:	6559      	str	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004632:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004634:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
  __HAL_UNLOCK(htim);
 8004638:	2000      	movs	r0, #0
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800463a:	655a      	str	r2, [r3, #84]	; 0x54
  __HAL_UNLOCK(htim);
 800463c:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
  return HAL_OK;
 8004640:	e7b7      	b.n	80045b2 <HAL_TIM_PWM_ConfigChannel+0xbe>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004642:	6800      	ldr	r0, [r0, #0]
 8004644:	f7ff fa36 	bl	8003ab4 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004648:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800464a:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800464c:	6999      	ldr	r1, [r3, #24]
 800464e:	f041 0108 	orr.w	r1, r1, #8
 8004652:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004654:	6999      	ldr	r1, [r3, #24]
 8004656:	f021 0104 	bic.w	r1, r1, #4
 800465a:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800465c:	699a      	ldr	r2, [r3, #24]
 800465e:	4302      	orrs	r2, r0
  __HAL_UNLOCK(htim);
 8004660:	2000      	movs	r0, #0
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004662:	619a      	str	r2, [r3, #24]
  __HAL_UNLOCK(htim);
 8004664:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
  return HAL_OK;
 8004668:	e7a3      	b.n	80045b2 <HAL_TIM_PWM_ConfigChannel+0xbe>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800466a:	6800      	ldr	r0, [r0, #0]
 800466c:	f7ff fef0 	bl	8004450 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004670:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004672:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004674:	6999      	ldr	r1, [r3, #24]
 8004676:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 800467a:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800467c:	6999      	ldr	r1, [r3, #24]
 800467e:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8004682:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004684:	699a      	ldr	r2, [r3, #24]
 8004686:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
  __HAL_UNLOCK(htim);
 800468a:	2000      	movs	r0, #0
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800468c:	619a      	str	r2, [r3, #24]
  __HAL_UNLOCK(htim);
 800468e:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
  return HAL_OK;
 8004692:	e78e      	b.n	80045b2 <HAL_TIM_PWM_ConfigChannel+0xbe>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004694:	6800      	ldr	r0, [r0, #0]
 8004696:	f7ff fa4f 	bl	8003b38 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800469a:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800469c:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800469e:	69d9      	ldr	r1, [r3, #28]
 80046a0:	f041 0108 	orr.w	r1, r1, #8
 80046a4:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80046a6:	69d9      	ldr	r1, [r3, #28]
 80046a8:	f021 0104 	bic.w	r1, r1, #4
 80046ac:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80046ae:	69da      	ldr	r2, [r3, #28]
 80046b0:	4302      	orrs	r2, r0
  __HAL_UNLOCK(htim);
 80046b2:	2000      	movs	r0, #0
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80046b4:	61da      	str	r2, [r3, #28]
  __HAL_UNLOCK(htim);
 80046b6:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
  return HAL_OK;
 80046ba:	e77a      	b.n	80045b2 <HAL_TIM_PWM_ConfigChannel+0xbe>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80046bc:	6803      	ldr	r3, [r0, #0]
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80046be:	f8d1 c008 	ldr.w	ip, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80046c2:	6a18      	ldr	r0, [r3, #32]
  tmpccmrx |= OC_Config->OCMode;
 80046c4:	680f      	ldr	r7, [r1, #0]
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80046c6:	4e29      	ldr	r6, [pc, #164]	; (800476c <HAL_TIM_PWM_ConfigChannel+0x278>)
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80046c8:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
 80046cc:	6218      	str	r0, [r3, #32]
  tmpccer = TIMx->CCER;
 80046ce:	6a19      	ldr	r1, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 80046d0:	6858      	ldr	r0, [r3, #4]
  tmpccmrx = TIMx->CCMR3;
 80046d2:	6d5a      	ldr	r2, [r3, #84]	; 0x54
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80046d4:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
  tmpccer &= ~TIM_CCER_CC5P;
 80046d8:	f421 3100 	bic.w	r1, r1, #131072	; 0x20000
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80046dc:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80046e0:	42b3      	cmp	r3, r6
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80046e2:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
  tmpccmrx |= OC_Config->OCMode;
 80046e6:	ea42 0207 	orr.w	r2, r2, r7
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80046ea:	d013      	beq.n	8004714 <HAL_TIM_PWM_ConfigChannel+0x220>
 80046ec:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 80046f0:	42b3      	cmp	r3, r6
 80046f2:	d00f      	beq.n	8004714 <HAL_TIM_PWM_ConfigChannel+0x220>
 80046f4:	f506 6640 	add.w	r6, r6, #3072	; 0xc00
 80046f8:	42b3      	cmp	r3, r6
 80046fa:	d00b      	beq.n	8004714 <HAL_TIM_PWM_ConfigChannel+0x220>
 80046fc:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8004700:	42b3      	cmp	r3, r6
 8004702:	d007      	beq.n	8004714 <HAL_TIM_PWM_ConfigChannel+0x220>
 8004704:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8004708:	42b3      	cmp	r3, r6
 800470a:	d003      	beq.n	8004714 <HAL_TIM_PWM_ConfigChannel+0x220>
 800470c:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 8004710:	42b3      	cmp	r3, r6
 8004712:	d104      	bne.n	800471e <HAL_TIM_PWM_ConfigChannel+0x22a>
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004714:	696e      	ldr	r6, [r5, #20]
    tmpcr2 &= ~TIM_CR2_OIS5;
 8004716:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800471a:	ea40 2006 	orr.w	r0, r0, r6, lsl #8
  TIMx->CCR5 = OC_Config->Pulse;
 800471e:	686e      	ldr	r6, [r5, #4]
  TIMx->CR2 = tmpcr2;
 8004720:	6058      	str	r0, [r3, #4]
  TIMx->CCMR3 = tmpccmrx;
 8004722:	655a      	str	r2, [r3, #84]	; 0x54
  TIMx->CCR5 = OC_Config->Pulse;
 8004724:	659e      	str	r6, [r3, #88]	; 0x58
  TIMx->CCER = tmpccer;
 8004726:	6219      	str	r1, [r3, #32]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004728:	6d59      	ldr	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800472a:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800472c:	f041 0108 	orr.w	r1, r1, #8
 8004730:	6559      	str	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004732:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8004734:	f021 0104 	bic.w	r1, r1, #4
 8004738:	6559      	str	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800473a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800473c:	4302      	orrs	r2, r0
  __HAL_UNLOCK(htim);
 800473e:	2000      	movs	r0, #0
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004740:	655a      	str	r2, [r3, #84]	; 0x54
  __HAL_UNLOCK(htim);
 8004742:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
  return HAL_OK;
 8004746:	e734      	b.n	80045b2 <HAL_TIM_PWM_ConfigChannel+0xbe>
  __HAL_LOCK(htim);
 8004748:	2002      	movs	r0, #2
}
 800474a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800474c:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8004750:	42b3      	cmp	r3, r6
 8004752:	f43f af14 	beq.w	800457e <HAL_TIM_PWM_ConfigChannel+0x8a>
 8004756:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800475a:	42b3      	cmp	r3, r6
 800475c:	f43f af0f 	beq.w	800457e <HAL_TIM_PWM_ConfigChannel+0x8a>
 8004760:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 8004764:	42b3      	cmp	r3, r6
 8004766:	f47f af0f 	bne.w	8004588 <HAL_TIM_PWM_ConfigChannel+0x94>
 800476a:	e708      	b.n	800457e <HAL_TIM_PWM_ConfigChannel+0x8a>
 800476c:	40012c00 	.word	0x40012c00

08004770 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004770:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8004774:	2b01      	cmp	r3, #1
 8004776:	d04e      	beq.n	8004816 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
{
 8004778:	b470      	push	{r4, r5, r6}

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800477a:	6803      	ldr	r3, [r0, #0]
  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800477c:	4c27      	ldr	r4, [pc, #156]	; (800481c <HAL_TIMEx_MasterConfigSynchronization+0xac>)
  htim->State = HAL_TIM_STATE_BUSY;
 800477e:	2202      	movs	r2, #2
 8004780:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004784:	42a3      	cmp	r3, r4
  tmpcr2 = htim->Instance->CR2;
 8004786:	685a      	ldr	r2, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;
 8004788:	689d      	ldr	r5, [r3, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800478a:	d03a      	beq.n	8004802 <HAL_TIMEx_MasterConfigSynchronization+0x92>
 800478c:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 8004790:	42a3      	cmp	r3, r4
 8004792:	d02c      	beq.n	80047ee <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8004794:	f504 54e0 	add.w	r4, r4, #7168	; 0x1c00
 8004798:	42a3      	cmp	r3, r4
 800479a:	d028      	beq.n	80047ee <HAL_TIMEx_MasterConfigSynchronization+0x7e>
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800479c:	680c      	ldr	r4, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 800479e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80047a2:	4322      	orrs	r2, r4

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80047a4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80047a6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80047aa:	d012      	beq.n	80047d2 <HAL_TIMEx_MasterConfigSynchronization+0x62>
 80047ac:	4a1c      	ldr	r2, [pc, #112]	; (8004820 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80047ae:	4293      	cmp	r3, r2
 80047b0:	d00f      	beq.n	80047d2 <HAL_TIMEx_MasterConfigSynchronization+0x62>
 80047b2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80047b6:	4293      	cmp	r3, r2
 80047b8:	d00b      	beq.n	80047d2 <HAL_TIMEx_MasterConfigSynchronization+0x62>
 80047ba:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 80047be:	4293      	cmp	r3, r2
 80047c0:	d007      	beq.n	80047d2 <HAL_TIMEx_MasterConfigSynchronization+0x62>
 80047c2:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 80047c6:	4293      	cmp	r3, r2
 80047c8:	d003      	beq.n	80047d2 <HAL_TIMEx_MasterConfigSynchronization+0x62>
 80047ca:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80047ce:	4293      	cmp	r3, r2
 80047d0:	d104      	bne.n	80047dc <HAL_TIMEx_MasterConfigSynchronization+0x6c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80047d2:	688a      	ldr	r2, [r1, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 80047d4:	f025 0580 	bic.w	r5, r5, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80047d8:	4315      	orrs	r5, r2

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80047da:	609d      	str	r5, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 80047dc:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 80047de:	2201      	movs	r2, #1
 80047e0:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80047e4:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
}
 80047e8:	bc70      	pop	{r4, r5, r6}
  return HAL_OK;
 80047ea:	4618      	mov	r0, r3
}
 80047ec:	4770      	bx	lr
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80047ee:	e9d1 4600 	ldrd	r4, r6, [r1]
    tmpcr2 &= ~TIM_CR2_MMS2;
 80047f2:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80047f6:	4332      	orrs	r2, r6
  tmpcr2 &= ~TIM_CR2_MMS;
 80047f8:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80047fc:	4322      	orrs	r2, r4
  htim->Instance->CR2 = tmpcr2;
 80047fe:	605a      	str	r2, [r3, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004800:	e7d1      	b.n	80047a6 <HAL_TIMEx_MasterConfigSynchronization+0x36>
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004802:	e9d1 4600 	ldrd	r4, r6, [r1]
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004806:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800480a:	4332      	orrs	r2, r6
  tmpcr2 &= ~TIM_CR2_MMS;
 800480c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004810:	4322      	orrs	r2, r4
  htim->Instance->CR2 = tmpcr2;
 8004812:	605a      	str	r2, [r3, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004814:	e7dd      	b.n	80047d2 <HAL_TIMEx_MasterConfigSynchronization+0x62>
  __HAL_LOCK(htim);
 8004816:	2002      	movs	r0, #2
}
 8004818:	4770      	bx	lr
 800481a:	bf00      	nop
 800481c:	40012c00 	.word	0x40012c00
 8004820:	40000400 	.word	0x40000400

08004824 <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
#endif /* TIM_BDTR_BKF */
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8004824:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8004828:	2b01      	cmp	r3, #1
 800482a:	d03f      	beq.n	80048ac <HAL_TIMEx_ConfigBreakDeadTime+0x88>
{
 800482c:	b430      	push	{r4, r5}
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800482e:	e9d1 5302 	ldrd	r5, r3, [r1, #8]
 8004832:	4602      	mov	r2, r0
 8004834:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004838:	e9d1 0400 	ldrd	r0, r4, [r1]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800483c:	432b      	orrs	r3, r5
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800483e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004842:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004844:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004848:	e9d1 5404 	ldrd	r5, r4, [r1, #16]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800484c:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800484e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004852:	432b      	orrs	r3, r5
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004854:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004858:	6a88      	ldr	r0, [r1, #40]	; 0x28
#if defined(TIM_BDTR_BKF)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800485a:	698d      	ldr	r5, [r1, #24]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800485c:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800485e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004862:	4303      	orrs	r3, r0
#endif /* TIM_BDTR_BKF */

#if defined(TIM_BDTR_BK2E)
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8004864:	4c12      	ldr	r4, [pc, #72]	; (80048b0 <HAL_TIMEx_ConfigBreakDeadTime+0x8c>)
 8004866:	6810      	ldr	r0, [r2, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8004868:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800486c:	42a0      	cmp	r0, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800486e:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8004872:	d007      	beq.n	8004884 <HAL_TIMEx_ConfigBreakDeadTime+0x60>
 8004874:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 8004878:	42a0      	cmp	r0, r4
 800487a:	d003      	beq.n	8004884 <HAL_TIMEx_ConfigBreakDeadTime+0x60>
 800487c:	f504 54e0 	add.w	r4, r4, #7168	; 0x1c00
 8004880:	42a0      	cmp	r0, r4
 8004882:	d10c      	bne.n	800489e <HAL_TIMEx_ConfigBreakDeadTime+0x7a>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8004884:	6a4d      	ldr	r5, [r1, #36]	; 0x24
 8004886:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800488a:	e9d1 4107 	ldrd	r4, r1, [r1, #28]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800488e:	ea43 5305 	orr.w	r3, r3, r5, lsl #20
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8004892:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004896:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8004898:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800489c:	430b      	orrs	r3, r1
#endif /* TIM_BDTR_BK2E */

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;

  __HAL_UNLOCK(htim);
 800489e:	2100      	movs	r1, #0
  htim->Instance->BDTR = tmpbdtr;
 80048a0:	6443      	str	r3, [r0, #68]	; 0x44
  __HAL_UNLOCK(htim);
 80048a2:	f882 103c 	strb.w	r1, [r2, #60]	; 0x3c

  return HAL_OK;
 80048a6:	4608      	mov	r0, r1
}
 80048a8:	bc30      	pop	{r4, r5}
 80048aa:	4770      	bx	lr
  __HAL_LOCK(htim);
 80048ac:	2002      	movs	r0, #2
}
 80048ae:	4770      	bx	lr
 80048b0:	40012c00 	.word	0x40012c00

080048b4 <HAL_TIMEx_CommutCallback>:
 80048b4:	4770      	bx	lr
 80048b6:	bf00      	nop

080048b8 <HAL_TIMEx_BreakCallback>:
 80048b8:	4770      	bx	lr
 80048ba:	bf00      	nop

080048bc <HAL_TIMEx_Break2Callback>:
 80048bc:	4770      	bx	lr
 80048be:	bf00      	nop

080048c0 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80048c0:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80048c2:	07da      	lsls	r2, r3, #31
{
 80048c4:	b410      	push	{r4}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80048c6:	d506      	bpl.n	80048d6 <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80048c8:	6801      	ldr	r1, [r0, #0]
 80048ca:	6a84      	ldr	r4, [r0, #40]	; 0x28
 80048cc:	684a      	ldr	r2, [r1, #4]
 80048ce:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 80048d2:	4322      	orrs	r2, r4
 80048d4:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80048d6:	079c      	lsls	r4, r3, #30
 80048d8:	d506      	bpl.n	80048e8 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80048da:	6801      	ldr	r1, [r0, #0]
 80048dc:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 80048de:	684a      	ldr	r2, [r1, #4]
 80048e0:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80048e4:	4322      	orrs	r2, r4
 80048e6:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80048e8:	0759      	lsls	r1, r3, #29
 80048ea:	d506      	bpl.n	80048fa <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80048ec:	6801      	ldr	r1, [r0, #0]
 80048ee:	6b04      	ldr	r4, [r0, #48]	; 0x30
 80048f0:	684a      	ldr	r2, [r1, #4]
 80048f2:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80048f6:	4322      	orrs	r2, r4
 80048f8:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80048fa:	071a      	lsls	r2, r3, #28
 80048fc:	d506      	bpl.n	800490c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80048fe:	6801      	ldr	r1, [r0, #0]
 8004900:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8004902:	684a      	ldr	r2, [r1, #4]
 8004904:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004908:	4322      	orrs	r2, r4
 800490a:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800490c:	06dc      	lsls	r4, r3, #27
 800490e:	d506      	bpl.n	800491e <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004910:	6801      	ldr	r1, [r0, #0]
 8004912:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8004914:	688a      	ldr	r2, [r1, #8]
 8004916:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800491a:	4322      	orrs	r2, r4
 800491c:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800491e:	0699      	lsls	r1, r3, #26
 8004920:	d506      	bpl.n	8004930 <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004922:	6801      	ldr	r1, [r0, #0]
 8004924:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8004926:	688a      	ldr	r2, [r1, #8]
 8004928:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800492c:	4322      	orrs	r2, r4
 800492e:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004930:	065a      	lsls	r2, r3, #25
 8004932:	d509      	bpl.n	8004948 <UART_AdvFeatureConfig+0x88>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004934:	6801      	ldr	r1, [r0, #0]
 8004936:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8004938:	684a      	ldr	r2, [r1, #4]
 800493a:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 800493e:	4322      	orrs	r2, r4
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004940:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004944:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004946:	d00b      	beq.n	8004960 <UART_AdvFeatureConfig+0xa0>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004948:	061b      	lsls	r3, r3, #24
 800494a:	d506      	bpl.n	800495a <UART_AdvFeatureConfig+0x9a>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800494c:	6802      	ldr	r2, [r0, #0]
 800494e:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8004950:	6853      	ldr	r3, [r2, #4]
 8004952:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8004956:	430b      	orrs	r3, r1
 8004958:	6053      	str	r3, [r2, #4]
  }
}
 800495a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800495e:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004960:	684a      	ldr	r2, [r1, #4]
 8004962:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8004964:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 8004968:	4322      	orrs	r2, r4
 800496a:	604a      	str	r2, [r1, #4]
 800496c:	e7ec      	b.n	8004948 <UART_AdvFeatureConfig+0x88>
 800496e:	bf00      	nop

08004970 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004970:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004972:	2300      	movs	r3, #0
{
 8004974:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004976:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800497a:	f7fd fbc3 	bl	8002104 <HAL_GetTick>

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800497e:	6823      	ldr	r3, [r4, #0]
 8004980:	681a      	ldr	r2, [r3, #0]
 8004982:	0711      	lsls	r1, r2, #28
  tickstart = HAL_GetTick();
 8004984:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004986:	d40b      	bmi.n	80049a0 <UART_CheckIdleState+0x30>
      return HAL_TIMEOUT;
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004988:	681a      	ldr	r2, [r3, #0]
 800498a:	0752      	lsls	r2, r2, #29
 800498c:	d42d      	bmi.n	80049ea <UART_CheckIdleState+0x7a>
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
  huart->RxState = HAL_UART_STATE_READY;
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800498e:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 8004990:	2220      	movs	r2, #32

  __HAL_UNLOCK(huart);
 8004992:	f884 3074 	strb.w	r3, [r4, #116]	; 0x74
  huart->gState = HAL_UART_STATE_READY;
 8004996:	67a2      	str	r2, [r4, #120]	; 0x78

  return HAL_OK;
 8004998:	4618      	mov	r0, r3
  huart->RxState = HAL_UART_STATE_READY;
 800499a:	67e2      	str	r2, [r4, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800499c:	6623      	str	r3, [r4, #96]	; 0x60
}
 800499e:	bd38      	pop	{r3, r4, r5, pc}
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80049a0:	69da      	ldr	r2, [r3, #28]
 80049a2:	0292      	lsls	r2, r2, #10
 80049a4:	d4f0      	bmi.n	8004988 <UART_CheckIdleState+0x18>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80049a6:	f7fd fbad 	bl	8002104 <HAL_GetTick>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80049aa:	6823      	ldr	r3, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80049ac:	1b40      	subs	r0, r0, r5
 80049ae:	f1b0 7f00 	cmp.w	r0, #33554432	; 0x2000000
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80049b2:	681a      	ldr	r2, [r3, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80049b4:	d22a      	bcs.n	8004a0c <UART_CheckIdleState+0x9c>
        __HAL_UNLOCK(huart);

        return HAL_TIMEOUT;
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80049b6:	0750      	lsls	r0, r2, #29
 80049b8:	d5f2      	bpl.n	80049a0 <UART_CheckIdleState+0x30>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80049ba:	69da      	ldr	r2, [r3, #28]
 80049bc:	0511      	lsls	r1, r2, #20
 80049be:	d5ef      	bpl.n	80049a0 <UART_CheckIdleState+0x30>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80049c0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80049c4:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80049c6:	681a      	ldr	r2, [r3, #0]
 80049c8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80049cc:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80049ce:	6899      	ldr	r1, [r3, #8]
          huart->gState = HAL_UART_STATE_READY;
          huart->RxState = HAL_UART_STATE_READY;
          huart->ErrorCode = HAL_UART_ERROR_RTO;

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80049d0:	2500      	movs	r5, #0
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80049d2:	f021 0101 	bic.w	r1, r1, #1
 80049d6:	6099      	str	r1, [r3, #8]
          huart->gState = HAL_UART_STATE_READY;
 80049d8:	2220      	movs	r2, #32
          __HAL_UNLOCK(huart);
 80049da:	f884 5074 	strb.w	r5, [r4, #116]	; 0x74
          huart->gState = HAL_UART_STATE_READY;
 80049de:	67a2      	str	r2, [r4, #120]	; 0x78
      return HAL_TIMEOUT;
 80049e0:	2003      	movs	r0, #3
          huart->RxState = HAL_UART_STATE_READY;
 80049e2:	67e2      	str	r2, [r4, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80049e4:	f8c4 2080 	str.w	r2, [r4, #128]	; 0x80
}
 80049e8:	bd38      	pop	{r3, r4, r5, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80049ea:	69db      	ldr	r3, [r3, #28]
 80049ec:	0258      	lsls	r0, r3, #9
 80049ee:	d4ce      	bmi.n	800498e <UART_CheckIdleState+0x1e>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80049f0:	f7fd fb88 	bl	8002104 <HAL_GetTick>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80049f4:	6823      	ldr	r3, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80049f6:	1b40      	subs	r0, r0, r5
 80049f8:	f1b0 7f00 	cmp.w	r0, #33554432	; 0x2000000
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80049fc:	681a      	ldr	r2, [r3, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80049fe:	d205      	bcs.n	8004a0c <UART_CheckIdleState+0x9c>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004a00:	0751      	lsls	r1, r2, #29
 8004a02:	d5f2      	bpl.n	80049ea <UART_CheckIdleState+0x7a>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004a04:	69da      	ldr	r2, [r3, #28]
 8004a06:	0512      	lsls	r2, r2, #20
 8004a08:	d5ef      	bpl.n	80049ea <UART_CheckIdleState+0x7a>
 8004a0a:	e7d9      	b.n	80049c0 <UART_CheckIdleState+0x50>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004a0c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004a10:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a12:	689a      	ldr	r2, [r3, #8]
        __HAL_UNLOCK(huart);
 8004a14:	2500      	movs	r5, #0
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a16:	f022 0201 	bic.w	r2, r2, #1
 8004a1a:	609a      	str	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 8004a1c:	2120      	movs	r1, #32
        __HAL_UNLOCK(huart);
 8004a1e:	f884 5074 	strb.w	r5, [r4, #116]	; 0x74
        huart->gState = HAL_UART_STATE_READY;
 8004a22:	67a1      	str	r1, [r4, #120]	; 0x78
      return HAL_TIMEOUT;
 8004a24:	2003      	movs	r0, #3
        huart->RxState = HAL_UART_STATE_READY;
 8004a26:	67e1      	str	r1, [r4, #124]	; 0x7c
}
 8004a28:	bd38      	pop	{r3, r4, r5, pc}
 8004a2a:	bf00      	nop

08004a2c <HAL_UART_Init>:
  if (huart == NULL)
 8004a2c:	2800      	cmp	r0, #0
 8004a2e:	f000 8128 	beq.w	8004c82 <HAL_UART_Init+0x256>
{
 8004a32:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (huart->gState == HAL_UART_STATE_RESET)
 8004a34:	6f83      	ldr	r3, [r0, #120]	; 0x78
 8004a36:	4604      	mov	r4, r0
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d036      	beq.n	8004aaa <HAL_UART_Init+0x7e>
  __HAL_UART_DISABLE(huart);
 8004a3c:	6823      	ldr	r3, [r4, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004a3e:	6927      	ldr	r7, [r4, #16]
 8004a40:	6966      	ldr	r6, [r4, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004a42:	499c      	ldr	r1, [pc, #624]	; (8004cb4 <HAL_UART_Init+0x288>)
  huart->gState = HAL_UART_STATE_BUSY;
 8004a44:	2224      	movs	r2, #36	; 0x24
 8004a46:	67a2      	str	r2, [r4, #120]	; 0x78
  __HAL_UART_DISABLE(huart);
 8004a48:	6818      	ldr	r0, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004a4a:	68a2      	ldr	r2, [r4, #8]
  __HAL_UART_DISABLE(huart);
 8004a4c:	f020 0001 	bic.w	r0, r0, #1
 8004a50:	6018      	str	r0, [r3, #0]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004a52:	681d      	ldr	r5, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004a54:	69e0      	ldr	r0, [r4, #28]
 8004a56:	433a      	orrs	r2, r7
 8004a58:	4332      	orrs	r2, r6
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004a5a:	4029      	ands	r1, r5
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004a5c:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004a5e:	430a      	orrs	r2, r1
 8004a60:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004a62:	6859      	ldr	r1, [r3, #4]
 8004a64:	68e5      	ldr	r5, [r4, #12]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004a66:	69a2      	ldr	r2, [r4, #24]
  tmpreg |= huart->Init.OneBitSampling;
 8004a68:	6a26      	ldr	r6, [r4, #32]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004a6a:	f421 5140 	bic.w	r1, r1, #12288	; 0x3000
 8004a6e:	4329      	orrs	r1, r5
 8004a70:	6059      	str	r1, [r3, #4]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004a72:	6899      	ldr	r1, [r3, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004a74:	4d90      	ldr	r5, [pc, #576]	; (8004cb8 <HAL_UART_Init+0x28c>)
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004a76:	f421 6130 	bic.w	r1, r1, #2816	; 0xb00
  tmpreg |= huart->Init.OneBitSampling;
 8004a7a:	4332      	orrs	r2, r6
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004a7c:	430a      	orrs	r2, r1
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004a7e:	42ab      	cmp	r3, r5
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004a80:	609a      	str	r2, [r3, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004a82:	d017      	beq.n	8004ab4 <HAL_UART_Init+0x88>
 8004a84:	4a8d      	ldr	r2, [pc, #564]	; (8004cbc <HAL_UART_Init+0x290>)
 8004a86:	4293      	cmp	r3, r2
 8004a88:	d038      	beq.n	8004afc <HAL_UART_Init+0xd0>
 8004a8a:	4a8d      	ldr	r2, [pc, #564]	; (8004cc0 <HAL_UART_Init+0x294>)
 8004a8c:	4293      	cmp	r3, r2
 8004a8e:	f000 80e0 	beq.w	8004c52 <HAL_UART_Init+0x226>
 8004a92:	4a8c      	ldr	r2, [pc, #560]	; (8004cc4 <HAL_UART_Init+0x298>)
 8004a94:	4293      	cmp	r3, r2
 8004a96:	f000 8098 	beq.w	8004bca <HAL_UART_Init+0x19e>
 8004a9a:	4a8b      	ldr	r2, [pc, #556]	; (8004cc8 <HAL_UART_Init+0x29c>)
 8004a9c:	4293      	cmp	r3, r2
 8004a9e:	d04a      	beq.n	8004b36 <HAL_UART_Init+0x10a>
  huart->RxISR = NULL;
 8004aa0:	2300      	movs	r3, #0
  huart->TxISR = NULL;
 8004aa2:	e9c4 3319 	strd	r3, r3, [r4, #100]	; 0x64
}
 8004aa6:	2001      	movs	r0, #1
 8004aa8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    huart->Lock = HAL_UNLOCKED;
 8004aaa:	f880 3074 	strb.w	r3, [r0, #116]	; 0x74
    HAL_UART_MspInit(huart);
 8004aae:	f7fc fb19 	bl	80010e4 <HAL_UART_MspInit>
 8004ab2:	e7c3      	b.n	8004a3c <HAL_UART_Init+0x10>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004ab4:	4b85      	ldr	r3, [pc, #532]	; (8004ccc <HAL_UART_Init+0x2a0>)
 8004ab6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ab8:	f003 0303 	and.w	r3, r3, #3
 8004abc:	3b01      	subs	r3, #1
 8004abe:	2b02      	cmp	r3, #2
 8004ac0:	d874      	bhi.n	8004bac <HAL_UART_Init+0x180>
 8004ac2:	4a83      	ldr	r2, [pc, #524]	; (8004cd0 <HAL_UART_Init+0x2a4>)
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004ac4:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8004ac8:	5cd3      	ldrb	r3, [r2, r3]
 8004aca:	f000 808c 	beq.w	8004be6 <HAL_UART_Init+0x1ba>
    switch (clocksource)
 8004ace:	2b08      	cmp	r3, #8
 8004ad0:	d8e6      	bhi.n	8004aa0 <HAL_UART_Init+0x74>
 8004ad2:	a201      	add	r2, pc, #4	; (adr r2, 8004ad8 <HAL_UART_Init+0xac>)
 8004ad4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ad8:	08004bc5 	.word	0x08004bc5
 8004adc:	08004bb3 	.word	0x08004bb3
 8004ae0:	08004ba9 	.word	0x08004ba9
 8004ae4:	08004aa1 	.word	0x08004aa1
 8004ae8:	08004b1f 	.word	0x08004b1f
 8004aec:	08004aa1 	.word	0x08004aa1
 8004af0:	08004aa1 	.word	0x08004aa1
 8004af4:	08004aa1 	.word	0x08004aa1
 8004af8:	08004b4b 	.word	0x08004b4b
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004afc:	4b73      	ldr	r3, [pc, #460]	; (8004ccc <HAL_UART_Init+0x2a0>)
 8004afe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b00:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004b04:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004b08:	d01c      	beq.n	8004b44 <HAL_UART_Init+0x118>
 8004b0a:	d846      	bhi.n	8004b9a <HAL_UART_Init+0x16e>
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d056      	beq.n	8004bbe <HAL_UART_Init+0x192>
 8004b10:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004b14:	d1c4      	bne.n	8004aa0 <HAL_UART_Init+0x74>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004b16:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8004b1a:	f000 80bd 	beq.w	8004c98 <HAL_UART_Init+0x26c>
        pclk = HAL_RCC_GetSysClockFreq();
 8004b1e:	f7fe fe1b 	bl	8003758 <HAL_RCC_GetSysClockFreq>
    if (pclk != 0U)
 8004b22:	b9a0      	cbnz	r0, 8004b4e <HAL_UART_Init+0x122>
  huart->RxISR = NULL;
 8004b24:	2300      	movs	r3, #0
  huart->TxISR = NULL;
 8004b26:	e9c4 3319 	strd	r3, r3, [r4, #100]	; 0x64
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004b2a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004b2c:	b31b      	cbz	r3, 8004b76 <HAL_UART_Init+0x14a>
    UART_AdvFeatureConfig(huart);
 8004b2e:	4620      	mov	r0, r4
 8004b30:	f7ff fec6 	bl	80048c0 <UART_AdvFeatureConfig>
 8004b34:	e01f      	b.n	8004b76 <HAL_UART_Init+0x14a>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004b36:	4b65      	ldr	r3, [pc, #404]	; (8004ccc <HAL_UART_Init+0x2a0>)
 8004b38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b3a:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8004b3e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004b42:	d139      	bne.n	8004bb8 <HAL_UART_Init+0x18c>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004b44:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8004b48:	d066      	beq.n	8004c18 <HAL_UART_Init+0x1ec>
        pclk = (uint32_t) LSE_VALUE;
 8004b4a:	f44f 4000 	mov.w	r0, #32768	; 0x8000
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004b4e:	6863      	ldr	r3, [r4, #4]
 8004b50:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8004b54:	fbb0 f0f3 	udiv	r0, r0, r3
 8004b58:	b280      	uxth	r0, r0
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004b5a:	f1a0 0210 	sub.w	r2, r0, #16
 8004b5e:	f64f 73ef 	movw	r3, #65519	; 0xffef
 8004b62:	429a      	cmp	r2, r3
 8004b64:	d89c      	bhi.n	8004aa0 <HAL_UART_Init+0x74>
        huart->Instance->BRR = usartdiv;
 8004b66:	6822      	ldr	r2, [r4, #0]
  huart->RxISR = NULL;
 8004b68:	2300      	movs	r3, #0
        huart->Instance->BRR = usartdiv;
 8004b6a:	60d0      	str	r0, [r2, #12]
  huart->TxISR = NULL;
 8004b6c:	e9c4 3319 	strd	r3, r3, [r4, #100]	; 0x64
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004b70:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d1db      	bne.n	8004b2e <HAL_UART_Init+0x102>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004b76:	6823      	ldr	r3, [r4, #0]
 8004b78:	685a      	ldr	r2, [r3, #4]
 8004b7a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004b7e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004b80:	689a      	ldr	r2, [r3, #8]
 8004b82:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004b86:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8004b88:	681a      	ldr	r2, [r3, #0]
 8004b8a:	f042 0201 	orr.w	r2, r2, #1
  return (UART_CheckIdleState(huart));
 8004b8e:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 8004b90:	601a      	str	r2, [r3, #0]
}
 8004b92:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  return (UART_CheckIdleState(huart));
 8004b96:	f7ff beeb 	b.w	8004970 <UART_CheckIdleState>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004b9a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8004b9e:	f47f af7f 	bne.w	8004aa0 <HAL_UART_Init+0x74>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004ba2:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8004ba6:	d052      	beq.n	8004c4e <HAL_UART_Init+0x222>
 8004ba8:	484a      	ldr	r0, [pc, #296]	; (8004cd4 <HAL_UART_Init+0x2a8>)
 8004baa:	e7d0      	b.n	8004b4e <HAL_UART_Init+0x122>
 8004bac:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8004bb0:	d07c      	beq.n	8004cac <HAL_UART_Init+0x280>
        pclk = HAL_RCC_GetPCLK2Freq();
 8004bb2:	f7fe fe17 	bl	80037e4 <HAL_RCC_GetPCLK2Freq>
        break;
 8004bb6:	e7b4      	b.n	8004b22 <HAL_UART_Init+0xf6>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004bb8:	d86a      	bhi.n	8004c90 <HAL_UART_Init+0x264>
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d163      	bne.n	8004c86 <HAL_UART_Init+0x25a>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004bbe:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8004bc2:	d070      	beq.n	8004ca6 <HAL_UART_Init+0x27a>
        pclk = HAL_RCC_GetPCLK1Freq();
 8004bc4:	f7fe fdf6 	bl	80037b4 <HAL_RCC_GetPCLK1Freq>
        break;
 8004bc8:	e7ab      	b.n	8004b22 <HAL_UART_Init+0xf6>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004bca:	4b40      	ldr	r3, [pc, #256]	; (8004ccc <HAL_UART_Init+0x2a0>)
 8004bcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bce:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8004bd2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004bd6:	d0b5      	beq.n	8004b44 <HAL_UART_Init+0x118>
 8004bd8:	d84f      	bhi.n	8004c7a <HAL_UART_Init+0x24e>
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d0ef      	beq.n	8004bbe <HAL_UART_Init+0x192>
 8004bde:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004be2:	d098      	beq.n	8004b16 <HAL_UART_Init+0xea>
 8004be4:	e75c      	b.n	8004aa0 <HAL_UART_Init+0x74>
    switch (clocksource)
 8004be6:	2b08      	cmp	r3, #8
 8004be8:	f63f af5a 	bhi.w	8004aa0 <HAL_UART_Init+0x74>
 8004bec:	a201      	add	r2, pc, #4	; (adr r2, 8004bf4 <HAL_UART_Init+0x1c8>)
 8004bee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004bf2:	bf00      	nop
 8004bf4:	08004ca7 	.word	0x08004ca7
 8004bf8:	08004cad 	.word	0x08004cad
 8004bfc:	08004c4f 	.word	0x08004c4f
 8004c00:	08004aa1 	.word	0x08004aa1
 8004c04:	08004c99 	.word	0x08004c99
 8004c08:	08004aa1 	.word	0x08004aa1
 8004c0c:	08004aa1 	.word	0x08004aa1
 8004c10:	08004aa1 	.word	0x08004aa1
 8004c14:	08004c19 	.word	0x08004c19
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004c18:	f44f 3080 	mov.w	r0, #65536	; 0x10000
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004c1c:	6863      	ldr	r3, [r4, #4]
 8004c1e:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8004c22:	fbb0 f0f3 	udiv	r0, r0, r3
 8004c26:	b283      	uxth	r3, r0
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004c28:	f1a3 0110 	sub.w	r1, r3, #16
 8004c2c:	f64f 72ef 	movw	r2, #65519	; 0xffef
 8004c30:	4291      	cmp	r1, r2
 8004c32:	f63f af35 	bhi.w	8004aa0 <HAL_UART_Init+0x74>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004c36:	f020 000f 	bic.w	r0, r0, #15
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004c3a:	f3c3 0342 	ubfx	r3, r3, #1, #3
        huart->Instance->BRR = brrtemp;
 8004c3e:	6822      	ldr	r2, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004c40:	b280      	uxth	r0, r0
        huart->Instance->BRR = brrtemp;
 8004c42:	4318      	orrs	r0, r3
  huart->RxISR = NULL;
 8004c44:	2300      	movs	r3, #0
        huart->Instance->BRR = brrtemp;
 8004c46:	60d0      	str	r0, [r2, #12]
  huart->TxISR = NULL;
 8004c48:	e9c4 3319 	strd	r3, r3, [r4, #100]	; 0x64
  return ret;
 8004c4c:	e790      	b.n	8004b70 <HAL_UART_Init+0x144>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004c4e:	4822      	ldr	r0, [pc, #136]	; (8004cd8 <HAL_UART_Init+0x2ac>)
 8004c50:	e7e4      	b.n	8004c1c <HAL_UART_Init+0x1f0>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004c52:	4b1e      	ldr	r3, [pc, #120]	; (8004ccc <HAL_UART_Init+0x2a0>)
 8004c54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c56:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8004c5a:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004c5e:	f43f af71 	beq.w	8004b44 <HAL_UART_Init+0x118>
 8004c62:	d806      	bhi.n	8004c72 <HAL_UART_Init+0x246>
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d0aa      	beq.n	8004bbe <HAL_UART_Init+0x192>
 8004c68:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004c6c:	f43f af53 	beq.w	8004b16 <HAL_UART_Init+0xea>
 8004c70:	e716      	b.n	8004aa0 <HAL_UART_Init+0x74>
 8004c72:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8004c76:	d094      	beq.n	8004ba2 <HAL_UART_Init+0x176>
 8004c78:	e712      	b.n	8004aa0 <HAL_UART_Init+0x74>
 8004c7a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8004c7e:	d090      	beq.n	8004ba2 <HAL_UART_Init+0x176>
 8004c80:	e70e      	b.n	8004aa0 <HAL_UART_Init+0x74>
}
 8004c82:	2001      	movs	r0, #1
 8004c84:	4770      	bx	lr
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004c86:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004c8a:	f43f af44 	beq.w	8004b16 <HAL_UART_Init+0xea>
 8004c8e:	e707      	b.n	8004aa0 <HAL_UART_Init+0x74>
 8004c90:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004c94:	d085      	beq.n	8004ba2 <HAL_UART_Init+0x176>
 8004c96:	e703      	b.n	8004aa0 <HAL_UART_Init+0x74>
        pclk = HAL_RCC_GetSysClockFreq();
 8004c98:	f7fe fd5e 	bl	8003758 <HAL_RCC_GetSysClockFreq>
    if (pclk != 0U)
 8004c9c:	2800      	cmp	r0, #0
 8004c9e:	f43f af41 	beq.w	8004b24 <HAL_UART_Init+0xf8>
 8004ca2:	0040      	lsls	r0, r0, #1
 8004ca4:	e7ba      	b.n	8004c1c <HAL_UART_Init+0x1f0>
        pclk = HAL_RCC_GetPCLK1Freq();
 8004ca6:	f7fe fd85 	bl	80037b4 <HAL_RCC_GetPCLK1Freq>
        break;
 8004caa:	e7f7      	b.n	8004c9c <HAL_UART_Init+0x270>
        pclk = HAL_RCC_GetPCLK2Freq();
 8004cac:	f7fe fd9a 	bl	80037e4 <HAL_RCC_GetPCLK2Freq>
        break;
 8004cb0:	e7f4      	b.n	8004c9c <HAL_UART_Init+0x270>
 8004cb2:	bf00      	nop
 8004cb4:	efff69f3 	.word	0xefff69f3
 8004cb8:	40013800 	.word	0x40013800
 8004cbc:	40004400 	.word	0x40004400
 8004cc0:	40004800 	.word	0x40004800
 8004cc4:	40004c00 	.word	0x40004c00
 8004cc8:	40005000 	.word	0x40005000
 8004ccc:	40021000 	.word	0x40021000
 8004cd0:	08004d84 	.word	0x08004d84
 8004cd4:	007a1200 	.word	0x007a1200
 8004cd8:	00f42400 	.word	0x00f42400

08004cdc <__libc_init_array>:
 8004cdc:	b570      	push	{r4, r5, r6, lr}
 8004cde:	4d0d      	ldr	r5, [pc, #52]	; (8004d14 <__libc_init_array+0x38>)
 8004ce0:	4c0d      	ldr	r4, [pc, #52]	; (8004d18 <__libc_init_array+0x3c>)
 8004ce2:	1b64      	subs	r4, r4, r5
 8004ce4:	10a4      	asrs	r4, r4, #2
 8004ce6:	2600      	movs	r6, #0
 8004ce8:	42a6      	cmp	r6, r4
 8004cea:	d109      	bne.n	8004d00 <__libc_init_array+0x24>
 8004cec:	4d0b      	ldr	r5, [pc, #44]	; (8004d1c <__libc_init_array+0x40>)
 8004cee:	4c0c      	ldr	r4, [pc, #48]	; (8004d20 <__libc_init_array+0x44>)
 8004cf0:	f000 f820 	bl	8004d34 <_init>
 8004cf4:	1b64      	subs	r4, r4, r5
 8004cf6:	10a4      	asrs	r4, r4, #2
 8004cf8:	2600      	movs	r6, #0
 8004cfa:	42a6      	cmp	r6, r4
 8004cfc:	d105      	bne.n	8004d0a <__libc_init_array+0x2e>
 8004cfe:	bd70      	pop	{r4, r5, r6, pc}
 8004d00:	f855 3b04 	ldr.w	r3, [r5], #4
 8004d04:	4798      	blx	r3
 8004d06:	3601      	adds	r6, #1
 8004d08:	e7ee      	b.n	8004ce8 <__libc_init_array+0xc>
 8004d0a:	f855 3b04 	ldr.w	r3, [r5], #4
 8004d0e:	4798      	blx	r3
 8004d10:	3601      	adds	r6, #1
 8004d12:	e7f2      	b.n	8004cfa <__libc_init_array+0x1e>
 8004d14:	08004d88 	.word	0x08004d88
 8004d18:	08004d88 	.word	0x08004d88
 8004d1c:	08004d88 	.word	0x08004d88
 8004d20:	08004d8c 	.word	0x08004d8c

08004d24 <memset>:
 8004d24:	4402      	add	r2, r0
 8004d26:	4603      	mov	r3, r0
 8004d28:	4293      	cmp	r3, r2
 8004d2a:	d100      	bne.n	8004d2e <memset+0xa>
 8004d2c:	4770      	bx	lr
 8004d2e:	f803 1b01 	strb.w	r1, [r3], #1
 8004d32:	e7f9      	b.n	8004d28 <memset+0x4>

08004d34 <_init>:
 8004d34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d36:	bf00      	nop
 8004d38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004d3a:	bc08      	pop	{r3}
 8004d3c:	469e      	mov	lr, r3
 8004d3e:	4770      	bx	lr

08004d40 <_fini>:
 8004d40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d42:	bf00      	nop
 8004d44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004d46:	bc08      	pop	{r3}
 8004d48:	469e      	mov	lr, r3
 8004d4a:	4770      	bx	lr
