# Digital-Design-with-Verilog
A collection of Verilog projects designed to explore and demonstrate the capabilities of System Verilog and Verilog in digital circuit design. 

# Projects 
* https://github.com/stevenhernandezz/4-to-1-Multiplexer
* https://github.com/stevenhernandezz/Half-Adder-Full-Adder
* https://github.com/stevenhernandezz/Delays-for-Primitives
* https://github.com/stevenhernandezz/Edge-Triggered-Flip-Flop
* https://github.com/stevenhernandezz/8-Bit-Up-Counter-
* https://github.com/stevenhernandezz/Scalable-Multiplexer
* https://github.com/stevenhernandezz/Register-File-Models
* https://github.com/stevenhernandezz/Sum-of-Products-
* https://github.com/stevenhernandezz/Arithmetic-Logic-Unit-Modeling
* https://github.com/stevenhernandezz/Parameterized-Synchronous-FIFO
* https://github.com/stevenhernandezz/System-Verilog-Verification
* https://github.com/stevenhernandezz/System-Verilog-OOP
