Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed May 29 10:10:38 2024
| Host         : ALV-WIN11-DT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file proyecto_timing_summary_routed.rpt -pb proyecto_timing_summary_routed.pb -rpx proyecto_timing_summary_routed.rpx -warn_on_violation
| Design       : proyecto
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.426        0.000                      0                  240        0.173        0.000                      0                  240        4.500        0.000                       0                   110  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
sysClk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysClk              0.426        0.000                      0                  240        0.173        0.000                      0                  240        4.500        0.000                       0                   110  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sysClk                      
(none)                      sysClk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysClk
  To Clock:  sysClk

Setup :            0  Failing Endpoints,  Worst Slack        0.426ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.426ns  (required time - arrival time)
  Source:                 songPulse.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            songPtr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        9.290ns  (logic 4.189ns (45.093%)  route 5.101ns (54.907%))
  Logic Levels:           13  (CARRY4=8 LUT1=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.259ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.738     5.259    clk_IBUF_BUFG
    SLICE_X10Y111        FDRE                                         r  songPulse.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y111        FDRE (Prop_fdre_C_Q)         0.518     5.777 r  songPulse.count_reg[0]/Q
                         net (fo=3, routed)           0.626     6.403    count[0]
    SLICE_X11Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.983 r  songPulse.count_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.983    songPulse.count_reg[5]_i_3_n_0
    SLICE_X11Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.317 f  songPulse.count_reg[5]_i_2/O[1]
                         net (fo=2, routed)           0.537     7.854    count1[6]
    SLICE_X10Y112        LUT1 (Prop_lut1_I0_O)        0.303     8.157 r  songPulse.count[5]_i_5/O
                         net (fo=1, routed)           0.000     8.157    songPulse.count[5]_i_5_n_0
    SLICE_X10Y112        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.537 r  songPulse.count_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.537    songPulse.count_reg[5]_i_1_n_0
    SLICE_X10Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.654 r  songPulse.count_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.654    songPulse.count_reg[11]_i_2_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.969 f  songPulse.count_reg[15]_i_2/O[3]
                         net (fo=3, routed)           0.619     9.588    songPulse.count_reg[15]_i_2_n_4
    SLICE_X8Y116         LUT1 (Prop_lut1_I0_O)        0.307     9.895 r  songPulse.count[17]_i_4/O
                         net (fo=1, routed)           0.000     9.895    songPulse.count[17]_i_4_n_0
    SLICE_X8Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.428 r  songPulse.count_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.428    songPulse.count_reg[17]_i_2_n_0
    SLICE_X8Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.545 r  songPulse.count_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.545    songPulse.count_reg[21]_i_2_n_0
    SLICE_X8Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.662 r  songPulse.count_reg[24]_i_2/CO[3]
                         net (fo=29, routed)          1.217    11.879    songPulse.count_reg[24]_i_2_n_0
    SLICE_X9Y113         LUT5 (Prop_lut5_I3_O)        0.118    11.997 r  songPtr[5]_i_10/O
                         net (fo=1, routed)           0.658    12.655    songPtr[5]_i_10_n_0
    SLICE_X8Y113         LUT6 (Prop_lut6_I0_O)        0.326    12.981 f  songPtr[5]_i_5/O
                         net (fo=2, routed)           0.724    13.705    songPtr[5]_i_5_n_0
    SLICE_X9Y115         LUT6 (Prop_lut6_I2_O)        0.124    13.829 r  songPtr[5]_i_1/O
                         net (fo=6, routed)           0.720    14.549    songPtr
    SLICE_X16Y116        FDRE                                         r  songPtr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.607    14.948    clk_IBUF_BUFG
    SLICE_X16Y116        FDRE                                         r  songPtr_reg[1]/C
                         clock pessimism              0.267    15.215    
                         clock uncertainty           -0.035    15.180    
    SLICE_X16Y116        FDRE (Setup_fdre_C_CE)      -0.205    14.975    songPtr_reg[1]
  -------------------------------------------------------------------
                         required time                         14.975    
                         arrival time                         -14.549    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.455ns  (required time - arrival time)
  Source:                 songPtr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soundGen/acc0_i_3_psdsp/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        9.430ns  (logic 5.880ns (62.351%)  route 3.550ns (37.649%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.252ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.731     5.252    clk_IBUF_BUFG
    SLICE_X14Y117        FDRE                                         r  songPtr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y117        FDRE (Prop_fdre_C_Q)         0.518     5.770 f  songPtr_reg[3]/Q
                         net (fo=25, routed)          1.025     6.795    soundGen/Q[3]
    SLICE_X13Y116        LUT6 (Prop_lut6_I1_O)        0.124     6.919 r  soundGen/acc0_i_14/O
                         net (fo=1, routed)           0.402     7.321    soundGen/b1[0]
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_A[0]_P[18])
                                                      3.841    11.162 r  soundGen/acc0/P[18]
                         net (fo=2, routed)           1.101    12.263    soundGen/acc0_n_87
    SLICE_X12Y116        LUT2 (Prop_lut2_I0_O)        0.124    12.387 r  soundGen/acc_carry__0_i_4/O
                         net (fo=1, routed)           0.000    12.387    soundGen/acc_carry__0_i_4_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.900 r  soundGen/acc_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.900    soundGen/acc_carry__0_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.017 r  soundGen/acc_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.017    soundGen/acc_carry__1_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    13.354 r  soundGen/acc_carry__2/O[1]
                         net (fo=3, routed)           0.683    14.037    soundGen/acc0_0[12]
    SLICE_X11Y118        LUT2 (Prop_lut2_I0_O)        0.306    14.343 r  soundGen/acc0_i_3/O
                         net (fo=1, routed)           0.339    14.683    soundGen/acc0_i_3_n_0
    SLICE_X9Y118         FDRE                                         r  soundGen/acc0_i_3_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.605    14.946    soundGen/clk_IBUF_BUFG
    SLICE_X9Y118         FDRE                                         r  soundGen/acc0_i_3_psdsp/C
                         clock pessimism              0.267    15.213    
                         clock uncertainty           -0.035    15.178    
    SLICE_X9Y118         FDRE (Setup_fdre_C_D)       -0.040    15.138    soundGen/acc0_i_3_psdsp
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                         -14.683    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.478ns  (required time - arrival time)
  Source:                 songPulse.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            songPtr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        9.274ns  (logic 4.189ns (45.171%)  route 5.085ns (54.829%))
  Logic Levels:           13  (CARRY4=8 LUT1=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.259ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.738     5.259    clk_IBUF_BUFG
    SLICE_X10Y111        FDRE                                         r  songPulse.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y111        FDRE (Prop_fdre_C_Q)         0.518     5.777 r  songPulse.count_reg[0]/Q
                         net (fo=3, routed)           0.626     6.403    count[0]
    SLICE_X11Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.983 r  songPulse.count_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.983    songPulse.count_reg[5]_i_3_n_0
    SLICE_X11Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.317 f  songPulse.count_reg[5]_i_2/O[1]
                         net (fo=2, routed)           0.537     7.854    count1[6]
    SLICE_X10Y112        LUT1 (Prop_lut1_I0_O)        0.303     8.157 r  songPulse.count[5]_i_5/O
                         net (fo=1, routed)           0.000     8.157    songPulse.count[5]_i_5_n_0
    SLICE_X10Y112        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.537 r  songPulse.count_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.537    songPulse.count_reg[5]_i_1_n_0
    SLICE_X10Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.654 r  songPulse.count_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.654    songPulse.count_reg[11]_i_2_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.969 f  songPulse.count_reg[15]_i_2/O[3]
                         net (fo=3, routed)           0.619     9.588    songPulse.count_reg[15]_i_2_n_4
    SLICE_X8Y116         LUT1 (Prop_lut1_I0_O)        0.307     9.895 r  songPulse.count[17]_i_4/O
                         net (fo=1, routed)           0.000     9.895    songPulse.count[17]_i_4_n_0
    SLICE_X8Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.428 r  songPulse.count_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.428    songPulse.count_reg[17]_i_2_n_0
    SLICE_X8Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.545 r  songPulse.count_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.545    songPulse.count_reg[21]_i_2_n_0
    SLICE_X8Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.662 r  songPulse.count_reg[24]_i_2/CO[3]
                         net (fo=29, routed)          1.217    11.879    songPulse.count_reg[24]_i_2_n_0
    SLICE_X9Y113         LUT5 (Prop_lut5_I3_O)        0.118    11.997 r  songPtr[5]_i_10/O
                         net (fo=1, routed)           0.658    12.655    songPtr[5]_i_10_n_0
    SLICE_X8Y113         LUT6 (Prop_lut6_I0_O)        0.326    12.981 f  songPtr[5]_i_5/O
                         net (fo=2, routed)           0.724    13.705    songPtr[5]_i_5_n_0
    SLICE_X9Y115         LUT6 (Prop_lut6_I2_O)        0.124    13.829 r  songPtr[5]_i_1/O
                         net (fo=6, routed)           0.704    14.533    songPtr
    SLICE_X14Y117        FDRE                                         r  songPtr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.607    14.948    clk_IBUF_BUFG
    SLICE_X14Y117        FDRE                                         r  songPtr_reg[3]/C
                         clock pessimism              0.267    15.215    
                         clock uncertainty           -0.035    15.180    
    SLICE_X14Y117        FDRE (Setup_fdre_C_CE)      -0.169    15.011    songPtr_reg[3]
  -------------------------------------------------------------------
                         required time                         15.011    
                         arrival time                         -14.533    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.478ns  (required time - arrival time)
  Source:                 songPulse.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            songPtr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        9.274ns  (logic 4.189ns (45.171%)  route 5.085ns (54.829%))
  Logic Levels:           13  (CARRY4=8 LUT1=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.259ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.738     5.259    clk_IBUF_BUFG
    SLICE_X10Y111        FDRE                                         r  songPulse.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y111        FDRE (Prop_fdre_C_Q)         0.518     5.777 r  songPulse.count_reg[0]/Q
                         net (fo=3, routed)           0.626     6.403    count[0]
    SLICE_X11Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.983 r  songPulse.count_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.983    songPulse.count_reg[5]_i_3_n_0
    SLICE_X11Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.317 f  songPulse.count_reg[5]_i_2/O[1]
                         net (fo=2, routed)           0.537     7.854    count1[6]
    SLICE_X10Y112        LUT1 (Prop_lut1_I0_O)        0.303     8.157 r  songPulse.count[5]_i_5/O
                         net (fo=1, routed)           0.000     8.157    songPulse.count[5]_i_5_n_0
    SLICE_X10Y112        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.537 r  songPulse.count_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.537    songPulse.count_reg[5]_i_1_n_0
    SLICE_X10Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.654 r  songPulse.count_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.654    songPulse.count_reg[11]_i_2_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.969 f  songPulse.count_reg[15]_i_2/O[3]
                         net (fo=3, routed)           0.619     9.588    songPulse.count_reg[15]_i_2_n_4
    SLICE_X8Y116         LUT1 (Prop_lut1_I0_O)        0.307     9.895 r  songPulse.count[17]_i_4/O
                         net (fo=1, routed)           0.000     9.895    songPulse.count[17]_i_4_n_0
    SLICE_X8Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.428 r  songPulse.count_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.428    songPulse.count_reg[17]_i_2_n_0
    SLICE_X8Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.545 r  songPulse.count_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.545    songPulse.count_reg[21]_i_2_n_0
    SLICE_X8Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.662 r  songPulse.count_reg[24]_i_2/CO[3]
                         net (fo=29, routed)          1.217    11.879    songPulse.count_reg[24]_i_2_n_0
    SLICE_X9Y113         LUT5 (Prop_lut5_I3_O)        0.118    11.997 r  songPtr[5]_i_10/O
                         net (fo=1, routed)           0.658    12.655    songPtr[5]_i_10_n_0
    SLICE_X8Y113         LUT6 (Prop_lut6_I0_O)        0.326    12.981 f  songPtr[5]_i_5/O
                         net (fo=2, routed)           0.724    13.705    songPtr[5]_i_5_n_0
    SLICE_X9Y115         LUT6 (Prop_lut6_I2_O)        0.124    13.829 r  songPtr[5]_i_1/O
                         net (fo=6, routed)           0.704    14.533    songPtr
    SLICE_X14Y117        FDRE                                         r  songPtr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.607    14.948    clk_IBUF_BUFG
    SLICE_X14Y117        FDRE                                         r  songPtr_reg[4]/C
                         clock pessimism              0.267    15.215    
                         clock uncertainty           -0.035    15.180    
    SLICE_X14Y117        FDRE (Setup_fdre_C_CE)      -0.169    15.011    songPtr_reg[4]
  -------------------------------------------------------------------
                         required time                         15.011    
                         arrival time                         -14.533    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.555ns  (required time - arrival time)
  Source:                 songPulse.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            songPtr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        9.161ns  (logic 4.189ns (45.726%)  route 4.972ns (54.274%))
  Logic Levels:           13  (CARRY4=8 LUT1=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.259ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.738     5.259    clk_IBUF_BUFG
    SLICE_X10Y111        FDRE                                         r  songPulse.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y111        FDRE (Prop_fdre_C_Q)         0.518     5.777 r  songPulse.count_reg[0]/Q
                         net (fo=3, routed)           0.626     6.403    count[0]
    SLICE_X11Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.983 r  songPulse.count_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.983    songPulse.count_reg[5]_i_3_n_0
    SLICE_X11Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.317 f  songPulse.count_reg[5]_i_2/O[1]
                         net (fo=2, routed)           0.537     7.854    count1[6]
    SLICE_X10Y112        LUT1 (Prop_lut1_I0_O)        0.303     8.157 r  songPulse.count[5]_i_5/O
                         net (fo=1, routed)           0.000     8.157    songPulse.count[5]_i_5_n_0
    SLICE_X10Y112        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.537 r  songPulse.count_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.537    songPulse.count_reg[5]_i_1_n_0
    SLICE_X10Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.654 r  songPulse.count_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.654    songPulse.count_reg[11]_i_2_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.969 f  songPulse.count_reg[15]_i_2/O[3]
                         net (fo=3, routed)           0.619     9.588    songPulse.count_reg[15]_i_2_n_4
    SLICE_X8Y116         LUT1 (Prop_lut1_I0_O)        0.307     9.895 r  songPulse.count[17]_i_4/O
                         net (fo=1, routed)           0.000     9.895    songPulse.count[17]_i_4_n_0
    SLICE_X8Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.428 r  songPulse.count_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.428    songPulse.count_reg[17]_i_2_n_0
    SLICE_X8Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.545 r  songPulse.count_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.545    songPulse.count_reg[21]_i_2_n_0
    SLICE_X8Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.662 r  songPulse.count_reg[24]_i_2/CO[3]
                         net (fo=29, routed)          1.217    11.879    songPulse.count_reg[24]_i_2_n_0
    SLICE_X9Y113         LUT5 (Prop_lut5_I3_O)        0.118    11.997 r  songPtr[5]_i_10/O
                         net (fo=1, routed)           0.658    12.655    songPtr[5]_i_10_n_0
    SLICE_X8Y113         LUT6 (Prop_lut6_I0_O)        0.326    12.981 f  songPtr[5]_i_5/O
                         net (fo=2, routed)           0.724    13.705    songPtr[5]_i_5_n_0
    SLICE_X9Y115         LUT6 (Prop_lut6_I2_O)        0.124    13.829 r  songPtr[5]_i_1/O
                         net (fo=6, routed)           0.591    14.420    songPtr
    SLICE_X17Y116        FDRE                                         r  songPtr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.607    14.948    clk_IBUF_BUFG
    SLICE_X17Y116        FDRE                                         r  songPtr_reg[0]/C
                         clock pessimism              0.267    15.215    
                         clock uncertainty           -0.035    15.180    
    SLICE_X17Y116        FDRE (Setup_fdre_C_CE)      -0.205    14.975    songPtr_reg[0]
  -------------------------------------------------------------------
                         required time                         14.975    
                         arrival time                         -14.420    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.574ns  (required time - arrival time)
  Source:                 songPulse.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            songPtr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        9.142ns  (logic 4.189ns (45.822%)  route 4.953ns (54.178%))
  Logic Levels:           13  (CARRY4=8 LUT1=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.259ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.738     5.259    clk_IBUF_BUFG
    SLICE_X10Y111        FDRE                                         r  songPulse.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y111        FDRE (Prop_fdre_C_Q)         0.518     5.777 r  songPulse.count_reg[0]/Q
                         net (fo=3, routed)           0.626     6.403    count[0]
    SLICE_X11Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.983 r  songPulse.count_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.983    songPulse.count_reg[5]_i_3_n_0
    SLICE_X11Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.317 f  songPulse.count_reg[5]_i_2/O[1]
                         net (fo=2, routed)           0.537     7.854    count1[6]
    SLICE_X10Y112        LUT1 (Prop_lut1_I0_O)        0.303     8.157 r  songPulse.count[5]_i_5/O
                         net (fo=1, routed)           0.000     8.157    songPulse.count[5]_i_5_n_0
    SLICE_X10Y112        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.537 r  songPulse.count_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.537    songPulse.count_reg[5]_i_1_n_0
    SLICE_X10Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.654 r  songPulse.count_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.654    songPulse.count_reg[11]_i_2_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.969 f  songPulse.count_reg[15]_i_2/O[3]
                         net (fo=3, routed)           0.619     9.588    songPulse.count_reg[15]_i_2_n_4
    SLICE_X8Y116         LUT1 (Prop_lut1_I0_O)        0.307     9.895 r  songPulse.count[17]_i_4/O
                         net (fo=1, routed)           0.000     9.895    songPulse.count[17]_i_4_n_0
    SLICE_X8Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.428 r  songPulse.count_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.428    songPulse.count_reg[17]_i_2_n_0
    SLICE_X8Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.545 r  songPulse.count_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.545    songPulse.count_reg[21]_i_2_n_0
    SLICE_X8Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.662 r  songPulse.count_reg[24]_i_2/CO[3]
                         net (fo=29, routed)          1.217    11.879    songPulse.count_reg[24]_i_2_n_0
    SLICE_X9Y113         LUT5 (Prop_lut5_I3_O)        0.118    11.997 r  songPtr[5]_i_10/O
                         net (fo=1, routed)           0.658    12.655    songPtr[5]_i_10_n_0
    SLICE_X8Y113         LUT6 (Prop_lut6_I0_O)        0.326    12.981 f  songPtr[5]_i_5/O
                         net (fo=2, routed)           0.724    13.705    songPtr[5]_i_5_n_0
    SLICE_X9Y115         LUT6 (Prop_lut6_I2_O)        0.124    13.829 r  songPtr[5]_i_1/O
                         net (fo=6, routed)           0.572    14.401    songPtr
    SLICE_X15Y117        FDRE                                         r  songPtr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.607    14.948    clk_IBUF_BUFG
    SLICE_X15Y117        FDRE                                         r  songPtr_reg[5]/C
                         clock pessimism              0.267    15.215    
                         clock uncertainty           -0.035    15.180    
    SLICE_X15Y117        FDRE (Setup_fdre_C_CE)      -0.205    14.975    songPtr_reg[5]
  -------------------------------------------------------------------
                         required time                         14.975    
                         arrival time                         -14.401    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.575ns  (required time - arrival time)
  Source:                 songPulse.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            songPtr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        9.142ns  (logic 4.189ns (45.823%)  route 4.953ns (54.177%))
  Logic Levels:           13  (CARRY4=8 LUT1=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 14.949 - 10.000 ) 
    Source Clock Delay      (SCD):    5.259ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.738     5.259    clk_IBUF_BUFG
    SLICE_X10Y111        FDRE                                         r  songPulse.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y111        FDRE (Prop_fdre_C_Q)         0.518     5.777 r  songPulse.count_reg[0]/Q
                         net (fo=3, routed)           0.626     6.403    count[0]
    SLICE_X11Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.983 r  songPulse.count_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.983    songPulse.count_reg[5]_i_3_n_0
    SLICE_X11Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.317 f  songPulse.count_reg[5]_i_2/O[1]
                         net (fo=2, routed)           0.537     7.854    count1[6]
    SLICE_X10Y112        LUT1 (Prop_lut1_I0_O)        0.303     8.157 r  songPulse.count[5]_i_5/O
                         net (fo=1, routed)           0.000     8.157    songPulse.count[5]_i_5_n_0
    SLICE_X10Y112        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.537 r  songPulse.count_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.537    songPulse.count_reg[5]_i_1_n_0
    SLICE_X10Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.654 r  songPulse.count_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.654    songPulse.count_reg[11]_i_2_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.969 f  songPulse.count_reg[15]_i_2/O[3]
                         net (fo=3, routed)           0.619     9.588    songPulse.count_reg[15]_i_2_n_4
    SLICE_X8Y116         LUT1 (Prop_lut1_I0_O)        0.307     9.895 r  songPulse.count[17]_i_4/O
                         net (fo=1, routed)           0.000     9.895    songPulse.count[17]_i_4_n_0
    SLICE_X8Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.428 r  songPulse.count_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.428    songPulse.count_reg[17]_i_2_n_0
    SLICE_X8Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.545 r  songPulse.count_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.545    songPulse.count_reg[21]_i_2_n_0
    SLICE_X8Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.662 r  songPulse.count_reg[24]_i_2/CO[3]
                         net (fo=29, routed)          1.217    11.879    songPulse.count_reg[24]_i_2_n_0
    SLICE_X9Y113         LUT5 (Prop_lut5_I3_O)        0.118    11.997 r  songPtr[5]_i_10/O
                         net (fo=1, routed)           0.658    12.655    songPtr[5]_i_10_n_0
    SLICE_X8Y113         LUT6 (Prop_lut6_I0_O)        0.326    12.981 f  songPtr[5]_i_5/O
                         net (fo=2, routed)           0.724    13.705    songPtr[5]_i_5_n_0
    SLICE_X9Y115         LUT6 (Prop_lut6_I2_O)        0.124    13.829 r  songPtr[5]_i_1/O
                         net (fo=6, routed)           0.572    14.401    songPtr
    SLICE_X15Y116        FDRE                                         r  songPtr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.608    14.949    clk_IBUF_BUFG
    SLICE_X15Y116        FDRE                                         r  songPtr_reg[2]/C
                         clock pessimism              0.267    15.216    
                         clock uncertainty           -0.035    15.181    
    SLICE_X15Y116        FDRE (Setup_fdre_C_CE)      -0.205    14.976    songPtr_reg[2]
  -------------------------------------------------------------------
                         required time                         14.976    
                         arrival time                         -14.401    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.592ns  (required time - arrival time)
  Source:                 songPtr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soundGen/y_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        9.311ns  (logic 5.522ns (59.307%)  route 3.789ns (40.693%))
  Logic Levels:           5  (CARRY4=1 DSP48E1=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.252ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.731     5.252    clk_IBUF_BUFG
    SLICE_X14Y117        FDRE                                         r  songPtr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y117        FDRE (Prop_fdre_C_Q)         0.518     5.770 f  songPtr_reg[3]/Q
                         net (fo=25, routed)          1.025     6.795    soundGen/Q[3]
    SLICE_X13Y116        LUT6 (Prop_lut6_I1_O)        0.124     6.919 r  soundGen/acc0_i_14/O
                         net (fo=1, routed)           0.402     7.321    soundGen/b1[0]
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_A[0]_P[18])
                                                      3.841    11.162 r  soundGen/acc0/P[18]
                         net (fo=2, routed)           1.101    12.263    soundGen/acc0_n_87
    SLICE_X12Y116        LUT2 (Prop_lut2_I0_O)        0.124    12.387 r  soundGen/acc_carry__0_i_4/O
                         net (fo=1, routed)           0.000    12.387    soundGen/acc_carry__0_i_4_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    12.995 r  soundGen/acc_carry__0/O[3]
                         net (fo=2, routed)           0.610    13.605    soundGen/acc0_0[6]
    SLICE_X9Y117         LUT3 (Prop_lut3_I2_O)        0.307    13.912 r  soundGen/y[1][7]_i_1/O
                         net (fo=2, routed)           0.652    14.563    soundGen/y[1][7]_i_1_n_0
    SLICE_X13Y115        FDRE                                         r  soundGen/y_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.609    14.950    soundGen/clk_IBUF_BUFG
    SLICE_X13Y115        FDRE                                         r  soundGen/y_reg[1][7]/C
                         clock pessimism              0.280    15.230    
                         clock uncertainty           -0.035    15.195    
    SLICE_X13Y115        FDRE (Setup_fdre_C_D)       -0.040    15.155    soundGen/y_reg[1][7]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                         -14.563    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.593ns  (required time - arrival time)
  Source:                 songPtr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soundGen/y[1][7]_i_1_psdsp/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        9.311ns  (logic 5.522ns (59.307%)  route 3.789ns (40.693%))
  Logic Levels:           5  (CARRY4=1 DSP48E1=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.252ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.731     5.252    clk_IBUF_BUFG
    SLICE_X14Y117        FDRE                                         r  songPtr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y117        FDRE (Prop_fdre_C_Q)         0.518     5.770 f  songPtr_reg[3]/Q
                         net (fo=25, routed)          1.025     6.795    soundGen/Q[3]
    SLICE_X13Y116        LUT6 (Prop_lut6_I1_O)        0.124     6.919 r  soundGen/acc0_i_14/O
                         net (fo=1, routed)           0.402     7.321    soundGen/b1[0]
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_A[0]_P[18])
                                                      3.841    11.162 r  soundGen/acc0/P[18]
                         net (fo=2, routed)           1.101    12.263    soundGen/acc0_n_87
    SLICE_X12Y116        LUT2 (Prop_lut2_I0_O)        0.124    12.387 r  soundGen/acc_carry__0_i_4/O
                         net (fo=1, routed)           0.000    12.387    soundGen/acc_carry__0_i_4_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    12.995 r  soundGen/acc_carry__0/O[3]
                         net (fo=2, routed)           0.610    13.605    soundGen/acc0_0[6]
    SLICE_X9Y117         LUT3 (Prop_lut3_I2_O)        0.307    13.912 r  soundGen/y[1][7]_i_1/O
                         net (fo=2, routed)           0.652    14.563    soundGen/y[1][7]_i_1_n_0
    SLICE_X13Y114        FDRE                                         r  soundGen/y[1][7]_i_1_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.610    14.951    soundGen/clk_IBUF_BUFG
    SLICE_X13Y114        FDRE                                         r  soundGen/y[1][7]_i_1_psdsp/C
                         clock pessimism              0.280    15.231    
                         clock uncertainty           -0.035    15.196    
    SLICE_X13Y114        FDRE (Setup_fdre_C_D)       -0.040    15.156    soundGen/y[1][7]_i_1_psdsp
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                         -14.563    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.663ns  (required time - arrival time)
  Source:                 songPtr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soundGen/y_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        9.198ns  (logic 5.769ns (62.720%)  route 3.429ns (37.280%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.252ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.731     5.252    clk_IBUF_BUFG
    SLICE_X14Y117        FDRE                                         r  songPtr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y117        FDRE (Prop_fdre_C_Q)         0.518     5.770 f  songPtr_reg[3]/Q
                         net (fo=25, routed)          1.025     6.795    soundGen/Q[3]
    SLICE_X13Y116        LUT6 (Prop_lut6_I1_O)        0.124     6.919 r  soundGen/acc0_i_14/O
                         net (fo=1, routed)           0.402     7.321    soundGen/b1[0]
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_A[0]_P[15])
                                                      3.841    11.162 r  soundGen/acc0/P[15]
                         net (fo=2, routed)           0.807    11.968    soundGen/acc0_n_90
    SLICE_X12Y115        LUT2 (Prop_lut2_I0_O)        0.124    12.092 r  soundGen/acc_carry_i_3/O
                         net (fo=1, routed)           0.000    12.092    soundGen/acc_carry_i_3_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.625 r  soundGen/acc_carry/CO[3]
                         net (fo=1, routed)           0.000    12.625    soundGen/acc_carry_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.948 r  soundGen/acc_carry__0/O[1]
                         net (fo=2, routed)           0.713    13.661    soundGen/acc0_0[4]
    SLICE_X11Y118        LUT3 (Prop_lut3_I2_O)        0.306    13.967 r  soundGen/y[1][5]_i_1/O
                         net (fo=2, routed)           0.483    14.450    soundGen/y[1][5]_i_1_n_0
    SLICE_X11Y117        FDRE                                         r  soundGen/y_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.607    14.948    soundGen/clk_IBUF_BUFG
    SLICE_X11Y117        FDRE                                         r  soundGen/y_reg[1][5]/C
                         clock pessimism              0.267    15.215    
                         clock uncertainty           -0.035    15.180    
    SLICE_X11Y117        FDRE (Setup_fdre_C_D)       -0.067    15.113    soundGen/y_reg[1][5]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                         -14.450    
  -------------------------------------------------------------------
                         slack                                  0.663    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 soundGen/y_reg[1][9]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soundGen/y_reg[2][9]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.661%)  route 0.132ns (48.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.639     1.523    soundGen/clk_IBUF_BUFG
    SLICE_X11Y118        FDRE                                         r  soundGen/y_reg[1][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y118        FDRE (Prop_fdre_C_Q)         0.141     1.664 r  soundGen/y_reg[1][9]/Q
                         net (fo=1, routed)           0.132     1.796    soundGen/y_reg[1][9]
    SLICE_X13Y118        FDRE                                         r  soundGen/y_reg[2][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.911     2.039    soundGen/clk_IBUF_BUFG
    SLICE_X13Y118        FDRE                                         r  soundGen/y_reg[2][9]/C
                         clock pessimism             -0.482     1.557    
    SLICE_X13Y118        FDRE (Hold_fdre_C_D)         0.066     1.623    soundGen/y_reg[2][9]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 soundGen/y_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soundGen/y_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.225%)  route 0.201ns (58.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.642     1.526    soundGen/clk_IBUF_BUFG
    SLICE_X9Y115         FDRE                                         r  soundGen/y_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  soundGen/y_reg[1][0]/Q
                         net (fo=1, routed)           0.201     1.868    soundGen/y_reg[1][0]
    SLICE_X10Y115        FDRE                                         r  soundGen/y_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.915     2.043    soundGen/clk_IBUF_BUFG
    SLICE_X10Y115        FDRE                                         r  soundGen/y_reg[2][0]/C
                         clock pessimism             -0.482     1.561    
    SLICE_X10Y115        FDRE (Hold_fdre_C_D)         0.087     1.648    soundGen/y_reg[2][0]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 songPtr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            songPtr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.823%)  route 0.180ns (49.177%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.640     1.524    clk_IBUF_BUFG
    SLICE_X15Y117        FDRE                                         r  songPtr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y117        FDRE (Prop_fdre_C_Q)         0.141     1.665 r  songPtr_reg[5]/Q
                         net (fo=25, routed)          0.180     1.845    songPtr_reg_n_0_[5]
    SLICE_X14Y117        LUT6 (Prop_lut6_I5_O)        0.045     1.890 r  songPtr[3]_i_1/O
                         net (fo=1, routed)           0.000     1.890    songPtr[3]_i_1_n_0
    SLICE_X14Y117        FDRE                                         r  songPtr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.912     2.040    clk_IBUF_BUFG
    SLICE_X14Y117        FDRE                                         r  songPtr_reg[3]/C
                         clock pessimism             -0.503     1.537    
    SLICE_X14Y117        FDRE (Hold_fdre_C_D)         0.120     1.657    songPtr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 codecInterface/outSampleShifter.sample_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codecInterface/outSampleShifter.sample_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.377%)  route 0.138ns (42.623%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.638     1.522    codecInterface/clk_IBUF_BUFG
    SLICE_X9Y119         FDRE                                         r  codecInterface/outSampleShifter.sample_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y119         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  codecInterface/outSampleShifter.sample_reg[10]/Q
                         net (fo=1, routed)           0.138     1.801    codecInterface/sample[10]
    SLICE_X9Y119         LUT4 (Prop_lut4_I2_O)        0.045     1.846 r  codecInterface/outSampleShifter.sample[11]_i_1/O
                         net (fo=1, routed)           0.000     1.846    codecInterface/p_2_in[11]
    SLICE_X9Y119         FDRE                                         r  codecInterface/outSampleShifter.sample_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.911     2.039    codecInterface/clk_IBUF_BUFG
    SLICE_X9Y119         FDRE                                         r  codecInterface/outSampleShifter.sample_reg[11]/C
                         clock pessimism             -0.517     1.522    
    SLICE_X9Y119         FDRE (Hold_fdre_C_D)         0.091     1.613    codecInterface/outSampleShifter.sample_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 soundGen/y_reg[1][15]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soundGen/y_reg[2][15]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.110%)  route 0.170ns (50.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.639     1.523    soundGen/clk_IBUF_BUFG
    SLICE_X12Y118        FDRE                                         r  soundGen/y_reg[1][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y118        FDRE (Prop_fdre_C_Q)         0.164     1.687 r  soundGen/y_reg[1][15]/Q
                         net (fo=1, routed)           0.170     1.857    soundGen/y_reg[1][15]
    SLICE_X10Y118        FDRE                                         r  soundGen/y_reg[2][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.912     2.040    soundGen/clk_IBUF_BUFG
    SLICE_X10Y118        FDRE                                         r  soundGen/y_reg[2][15]/C
                         clock pessimism             -0.482     1.558    
    SLICE_X10Y118        FDRE (Hold_fdre_C_D)         0.063     1.621    soundGen/y_reg[2][15]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 songPtr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            songPtr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.273%)  route 0.184ns (49.727%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.640     1.524    clk_IBUF_BUFG
    SLICE_X15Y117        FDRE                                         r  songPtr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y117        FDRE (Prop_fdre_C_Q)         0.141     1.665 r  songPtr_reg[5]/Q
                         net (fo=25, routed)          0.184     1.849    songPtr_reg_n_0_[5]
    SLICE_X14Y117        LUT6 (Prop_lut6_I5_O)        0.045     1.894 r  songPtr[4]_i_1/O
                         net (fo=1, routed)           0.000     1.894    songPtr[4]_i_1_n_0
    SLICE_X14Y117        FDRE                                         r  songPtr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.912     2.040    clk_IBUF_BUFG
    SLICE_X14Y117        FDRE                                         r  songPtr_reg[4]/C
                         clock pessimism             -0.503     1.537    
    SLICE_X14Y117        FDRE (Hold_fdre_C_D)         0.121     1.658    songPtr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 soundGen/y_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soundGen/y_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.044%)  route 0.220ns (60.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.642     1.526    soundGen/clk_IBUF_BUFG
    SLICE_X9Y115         FDRE                                         r  soundGen/y_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  soundGen/y_reg[1][1]/Q
                         net (fo=1, routed)           0.220     1.887    soundGen/y_reg[1][1]
    SLICE_X10Y115        FDRE                                         r  soundGen/y_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.915     2.043    soundGen/clk_IBUF_BUFG
    SLICE_X10Y115        FDRE                                         r  soundGen/y_reg[2][1]/C
                         clock pessimism             -0.482     1.561    
    SLICE_X10Y115        FDRE (Hold_fdre_C_D)         0.090     1.651    soundGen/y_reg[2][1]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 soundGen/y_reg[1][13]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soundGen/y_reg[2][13]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.110%)  route 0.170ns (50.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.639     1.523    soundGen/clk_IBUF_BUFG
    SLICE_X12Y118        FDRE                                         r  soundGen/y_reg[1][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y118        FDRE (Prop_fdre_C_Q)         0.164     1.687 r  soundGen/y_reg[1][13]/Q
                         net (fo=1, routed)           0.170     1.857    soundGen/y_reg[1][13]
    SLICE_X10Y118        FDRE                                         r  soundGen/y_reg[2][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.912     2.040    soundGen/clk_IBUF_BUFG
    SLICE_X10Y118        FDRE                                         r  soundGen/y_reg[2][13]/C
                         clock pessimism             -0.482     1.558    
    SLICE_X10Y118        FDRE (Hold_fdre_C_D)         0.059     1.617    soundGen/y_reg[2][13]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 codecInterface/clkNum_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codecInterface/clkNum_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.285%)  route 0.167ns (47.715%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.663     1.547    codecInterface/clk_IBUF_BUFG
    SLICE_X1Y126         FDRE                                         r  codecInterface/clkNum_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y126         FDRE (Prop_fdre_C_Q)         0.141     1.688 r  codecInterface/clkNum_reg[0]/Q
                         net (fo=4, routed)           0.167     1.855    codecInterface/clkNum[0]
    SLICE_X1Y126         LUT2 (Prop_lut2_I0_O)        0.042     1.897 r  codecInterface/clkNum[1]_i_1/O
                         net (fo=1, routed)           0.000     1.897    codecInterface/clkNum[1]_i_1_n_0
    SLICE_X1Y126         FDRE                                         r  codecInterface/clkNum_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.935     2.063    codecInterface/clk_IBUF_BUFG
    SLICE_X1Y126         FDRE                                         r  codecInterface/clkNum_reg[1]/C
                         clock pessimism             -0.516     1.547    
    SLICE_X1Y126         FDRE (Hold_fdre_C_D)         0.107     1.654    codecInterface/clkNum_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 soundGen/y_reg[1][14]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soundGen/y_reg[2][14]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.110%)  route 0.170ns (50.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.639     1.523    soundGen/clk_IBUF_BUFG
    SLICE_X12Y118        FDRE                                         r  soundGen/y_reg[1][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y118        FDRE (Prop_fdre_C_Q)         0.164     1.687 r  soundGen/y_reg[1][14]/Q
                         net (fo=1, routed)           0.170     1.857    soundGen/y_reg[1][14]
    SLICE_X10Y118        FDRE                                         r  soundGen/y_reg[2][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.912     2.040    soundGen/clk_IBUF_BUFG
    SLICE_X10Y118        FDRE                                         r  soundGen/y_reg[2][14]/C
                         clock pessimism             -0.482     1.558    
    SLICE_X10Y118        FDRE (Hold_fdre_C_D)         0.052     1.610    soundGen/y_reg[2][14]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.247    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysClk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y116   ldSound_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X17Y116  songPtr_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X16Y116  songPtr_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y116  songPtr_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y117  songPtr_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y117  songPtr_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y117  songPtr_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y111  songPulse.count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y113  songPulse.count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y116   ldSound_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y116   ldSound_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X17Y116  songPtr_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X17Y116  songPtr_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X16Y116  songPtr_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X16Y116  songPtr_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y116  songPtr_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y116  songPtr_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y117  songPtr_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y117  songPtr_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y116   ldSound_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y116   ldSound_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X17Y116  songPtr_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X17Y116  songPtr_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X16Y116  songPtr_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X16Y116  songPtr_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y116  songPtr_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y116  songPtr_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y117  songPtr_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y117  songPtr_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sysClk
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 codecInterface/clkGen_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mclkDA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.204ns  (logic 3.959ns (63.817%)  route 2.245ns (36.183%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.791     5.312    codecInterface/clk_IBUF_BUFG
    SLICE_X0Y126         FDRE                                         r  codecInterface/clkGen_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  codecInterface/clkGen_reg[0]/Q
                         net (fo=10, routed)          2.245     8.013    mclkDA_OBUF
    A15                  OBUF (Prop_obuf_I_O)         3.503    11.516 r  mclkDA_OBUF_inst/O
                         net (fo=0)                   0.000    11.516    mclkDA
    A15                                                               r  mclkDA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/outSampleShifter.sample_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdti
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.188ns  (logic 4.021ns (64.982%)  route 2.167ns (35.018%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.727     5.248    codecInterface/clk_IBUF_BUFG
    SLICE_X12Y120        FDRE                                         r  codecInterface/outSampleShifter.sample_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y120        FDRE (Prop_fdre_C_Q)         0.518     5.766 r  codecInterface/outSampleShifter.sample_reg[23]/Q
                         net (fo=1, routed)           2.167     7.933    sdti_OBUF
    B16                  OBUF (Prop_obuf_I_O)         3.503    11.436 r  sdti_OBUF_inst/O
                         net (fo=0)                   0.000    11.436    sdti
    B16                                                               r  sdti (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mclkAD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.081ns  (logic 3.976ns (65.387%)  route 2.105ns (34.613%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.791     5.312    codecInterface/clk_IBUF_BUFG
    SLICE_X0Y126         FDRE                                         r  codecInterface/clkGen_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  codecInterface/clkGen_reg[0]/Q
                         net (fo=10, routed)          2.105     7.873    mclkDA_OBUF
    A14                  OBUF (Prop_obuf_I_O)         3.520    11.393 r  mclkAD_OBUF_inst/O
                         net (fo=0)                   0.000    11.393    mclkAD
    A14                                                               r  mclkAD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sclkDA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.959ns  (logic 4.097ns (68.751%)  route 1.862ns (31.249%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.791     5.312    codecInterface/clk_IBUF_BUFG
    SLICE_X0Y126         FDRE                                         r  codecInterface/clkGen_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.419     5.731 r  codecInterface/clkGen_reg[2]/Q
                         net (fo=8, routed)           1.862     7.593    sclkDA_OBUF
    C15                  OBUF (Prop_obuf_I_O)         3.678    11.271 r  sclkDA_OBUF_inst/O
                         net (fo=0)                   0.000    11.271    sclkDA
    C15                                                               r  sclkDA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lrckAD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.939ns  (logic 4.106ns (69.137%)  route 1.833ns (30.863%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.789     5.310    codecInterface/clk_IBUF_BUFG
    SLICE_X0Y125         FDRE                                         r  codecInterface/clkGen_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDRE (Prop_fdre_C_Q)         0.419     5.729 r  codecInterface/clkGen_reg[8]/Q
                         net (fo=3, routed)           1.833     7.562    lrckDA_OBUF
    A16                  OBUF (Prop_obuf_I_O)         3.687    11.249 r  lrckAD_OBUF_inst/O
                         net (fo=0)                   0.000    11.249    lrckAD
    A16                                                               r  lrckAD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sclkAD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.827ns  (logic 4.117ns (70.649%)  route 1.710ns (29.351%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.791     5.312    codecInterface/clk_IBUF_BUFG
    SLICE_X0Y126         FDRE                                         r  codecInterface/clkGen_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.419     5.731 r  codecInterface/clkGen_reg[2]/Q
                         net (fo=8, routed)           1.710     7.442    sclkDA_OBUF
    B15                  OBUF (Prop_obuf_I_O)         3.698    11.139 r  sclkAD_OBUF_inst/O
                         net (fo=0)                   0.000    11.139    sclkAD
    B15                                                               r  sclkAD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lrckDA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.794ns  (logic 4.102ns (70.800%)  route 1.692ns (29.200%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.789     5.310    codecInterface/clk_IBUF_BUFG
    SLICE_X0Y125         FDRE                                         r  codecInterface/clkGen_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDRE (Prop_fdre_C_Q)         0.419     5.729 r  codecInterface/clkGen_reg[8]/Q
                         net (fo=3, routed)           1.692     7.421    lrckDA_OBUF
    A17                  OBUF (Prop_obuf_I_O)         3.683    11.104 r  lrckDA_OBUF_inst/O
                         net (fo=0)                   0.000    11.104    lrckDA
    A17                                                               r  lrckDA (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 codecInterface/clkGen_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lrckDA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.748ns  (logic 1.391ns (79.589%)  route 0.357ns (20.411%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.662     1.546    codecInterface/clk_IBUF_BUFG
    SLICE_X0Y125         FDRE                                         r  codecInterface/clkGen_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDRE (Prop_fdre_C_Q)         0.128     1.674 r  codecInterface/clkGen_reg[8]/Q
                         net (fo=3, routed)           0.357     2.030    lrckDA_OBUF
    A17                  OBUF (Prop_obuf_I_O)         1.263     3.293 r  lrckDA_OBUF_inst/O
                         net (fo=0)                   0.000     3.293    lrckDA
    A17                                                               r  lrckDA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sclkAD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.768ns  (logic 1.407ns (79.565%)  route 0.361ns (20.435%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.663     1.547    codecInterface/clk_IBUF_BUFG
    SLICE_X0Y126         FDRE                                         r  codecInterface/clkGen_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.128     1.675 r  codecInterface/clkGen_reg[2]/Q
                         net (fo=8, routed)           0.361     2.036    sclkDA_OBUF
    B15                  OBUF (Prop_obuf_I_O)         1.279     3.315 r  sclkAD_OBUF_inst/O
                         net (fo=0)                   0.000     3.315    sclkAD
    B15                                                               r  sclkAD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sclkDA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.796ns  (logic 1.387ns (77.222%)  route 0.409ns (22.778%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.663     1.547    codecInterface/clk_IBUF_BUFG
    SLICE_X0Y126         FDRE                                         r  codecInterface/clkGen_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.128     1.675 r  codecInterface/clkGen_reg[2]/Q
                         net (fo=8, routed)           0.409     2.084    sclkDA_OBUF
    C15                  OBUF (Prop_obuf_I_O)         1.259     3.343 r  sclkDA_OBUF_inst/O
                         net (fo=0)                   0.000     3.343    sclkDA
    C15                                                               r  sclkDA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lrckAD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.807ns  (logic 1.395ns (77.206%)  route 0.412ns (22.794%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.662     1.546    codecInterface/clk_IBUF_BUFG
    SLICE_X0Y125         FDRE                                         r  codecInterface/clkGen_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDRE (Prop_fdre_C_Q)         0.128     1.674 r  codecInterface/clkGen_reg[8]/Q
                         net (fo=3, routed)           0.412     2.085    lrckDA_OBUF
    A16                  OBUF (Prop_obuf_I_O)         1.267     3.352 r  lrckAD_OBUF_inst/O
                         net (fo=0)                   0.000     3.352    lrckAD
    A16                                                               r  lrckAD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mclkAD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.914ns  (logic 1.362ns (71.171%)  route 0.552ns (28.829%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.663     1.547    codecInterface/clk_IBUF_BUFG
    SLICE_X0Y126         FDRE                                         r  codecInterface/clkGen_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.141     1.688 r  codecInterface/clkGen_reg[0]/Q
                         net (fo=10, routed)          0.552     2.239    mclkDA_OBUF
    A14                  OBUF (Prop_obuf_I_O)         1.221     3.460 r  mclkAD_OBUF_inst/O
                         net (fo=0)                   0.000     3.460    mclkAD
    A14                                                               r  mclkAD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/outSampleShifter.sample_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdti
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.950ns  (logic 1.368ns (70.161%)  route 0.582ns (29.839%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.637     1.521    codecInterface/clk_IBUF_BUFG
    SLICE_X12Y120        FDRE                                         r  codecInterface/outSampleShifter.sample_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y120        FDRE (Prop_fdre_C_Q)         0.164     1.685 r  codecInterface/outSampleShifter.sample_reg[23]/Q
                         net (fo=1, routed)           0.582     2.267    sdti_OBUF
    B16                  OBUF (Prop_obuf_I_O)         1.204     3.471 r  sdti_OBUF_inst/O
                         net (fo=0)                   0.000     3.471    sdti
    B16                                                               r  sdti (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mclkDA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.950ns  (logic 1.345ns (68.988%)  route 0.605ns (31.012%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.663     1.547    codecInterface/clk_IBUF_BUFG
    SLICE_X0Y126         FDRE                                         r  codecInterface/clkGen_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.141     1.688 r  codecInterface/clkGen_reg[0]/Q
                         net (fo=10, routed)          0.605     2.292    mclkDA_OBUF
    A15                  OBUF (Prop_obuf_I_O)         1.204     3.496 r  mclkDA_OBUF_inst/O
                         net (fo=0)                   0.000     3.496    mclkDA
    A15                                                               r  mclkDA (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sysClk

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            resetSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.915ns  (logic 1.454ns (29.580%)  route 3.461ns (70.420%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  rst_IBUF_inst/O
                         net (fo=1, routed)           3.461     4.915    resetSynchronizer/D[0]
    SLICE_X2Y114         FDRE                                         r  resetSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.678     5.019    resetSynchronizer/clk_IBUF_BUFG
    SLICE_X2Y114         FDRE                                         r  resetSynchronizer/aux_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            resetSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.574ns  (logic 0.222ns (14.097%)  route 1.352ns (85.903%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.352     1.574    resetSynchronizer/D[0]
    SLICE_X2Y114         FDRE                                         r  resetSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.945     2.073    resetSynchronizer/clk_IBUF_BUFG
    SLICE_X2Y114         FDRE                                         r  resetSynchronizer/aux_reg[0]/C





