
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns -1.58

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns -0.26

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack -0.26

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: b[0] (input port clocked by core_clock)
Endpoint: product[0] (output port clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     2   39.11    0.00    0.00    0.20 ^ b[0] (in)
                                         b[0] (net)
                  0.00    0.00    0.20 ^ clone5/A (BUF_X16)
     5    5.91    0.00    0.01    0.21 ^ clone5/Z (BUF_X16)
                                         net5 (net)
                  0.00    0.00    0.21 ^ _721_/A1 (AND2_X1)
     1    0.00    0.00    0.02    0.24 ^ _721_/ZN (AND2_X1)
                                         product[0] (net)
                  0.00    0.00    0.24 ^ product[0] (out)
                                  0.24   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                         -0.20   -0.20   output external delay
                                 -0.20   data required time
-----------------------------------------------------------------------------
                                 -0.20   data required time
                                 -0.24   data arrival time
-----------------------------------------------------------------------------
                                  0.44   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: b[0] (input port clocked by core_clock)
Endpoint: product[14] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     2   39.11    0.00    0.00    0.20 ^ b[0] (in)
                                         b[0] (net)
                  0.00    0.00    0.20 ^ _538_/A (BUF_X32)
     5   13.63    0.00    0.01    0.21 ^ _538_/Z (BUF_X32)
                                         _000_ (net)
                  0.00    0.00    0.21 ^ _670_/A (XOR2_X2)
     1    3.20    0.02    0.05    0.26 ^ _670_/Z (XOR2_X2)
                                         _018_ (net)
                  0.02    0.00    0.26 ^ _671_/A1 (AND2_X4)
     2    6.90    0.01    0.03    0.29 ^ _671_/ZN (AND2_X4)
                                         _458_ (net)
                  0.01    0.00    0.29 ^ _947_/B (HA_X1)
     3    7.93    0.05    0.08    0.37 ^ _947_/S (HA_X1)
                                         _287_ (net)
                  0.05    0.00    0.37 ^ _895_/CI (FA_X1)
     1    1.55    0.01    0.10    0.47 v _895_/S (FA_X1)
                                         _290_ (net)
                  0.01    0.00    0.47 v _642_/A (INV_X1)
     1    2.76    0.01    0.02    0.49 ^ _642_/ZN (INV_X1)
                                         _296_ (net)
                  0.01    0.00    0.49 ^ _897_/CI (FA_X1)
     1    2.66    0.02    0.09    0.58 v _897_/S (FA_X1)
                                         _300_ (net)
                  0.02    0.00    0.58 v _898_/CI (FA_X1)
     1    3.25    0.01    0.12    0.70 ^ _898_/S (FA_X1)
                                         _302_ (net)
                  0.01    0.00    0.70 ^ _703_/A (INV_X2)
     1    3.34    0.01    0.01    0.71 v _703_/ZN (INV_X2)
                                         _487_ (net)
                  0.01    0.00    0.71 v _954_/B (HA_X1)
     1    3.00    0.01    0.06    0.76 v _954_/S (HA_X1)
                                         _489_ (net)
                  0.01    0.00    0.76 v _735_/A (BUF_X4)
     6   18.53    0.01    0.03    0.79 v _735_/Z (BUF_X4)
                                         _033_ (net)
                  0.01    0.00    0.79 v _736_/A1 (NAND2_X4)
     2   10.69    0.01    0.02    0.81 ^ _736_/ZN (NAND2_X4)
                                         _034_ (net)
                  0.01    0.00    0.81 ^ _741_/A (OAI221_X2)
     2    5.92    0.02    0.04    0.85 v _741_/ZN (OAI221_X2)
                                         _039_ (net)
                  0.02    0.00    0.85 v _803_/A2 (OR2_X4)
     1    2.99    0.01    0.05    0.89 v _803_/ZN (OR2_X4)
                                         _097_ (net)
                  0.01    0.00    0.89 v _807_/B2 (AOI221_X2)
     2    3.30    0.04    0.08    0.97 ^ _807_/ZN (AOI221_X2)
                                         _101_ (net)
                  0.04    0.00    0.97 ^ _811_/B2 (AOI21_X1)
     1    1.51    0.01    0.02    0.99 v _811_/ZN (AOI21_X1)
                                         _105_ (net)
                  0.01    0.00    0.99 v _818_/A2 (OR3_X2)
     1    0.00    0.01    0.07    1.06 v _818_/ZN (OR3_X2)
                                         product[14] (net)
                  0.01    0.00    1.06 v product[14] (out)
                                  1.06   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -1.06   data arrival time
-----------------------------------------------------------------------------
                                 -0.26   slack (VIOLATED)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: b[0] (input port clocked by core_clock)
Endpoint: product[14] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     2   39.11    0.00    0.00    0.20 ^ b[0] (in)
                                         b[0] (net)
                  0.00    0.00    0.20 ^ _538_/A (BUF_X32)
     5   13.63    0.00    0.01    0.21 ^ _538_/Z (BUF_X32)
                                         _000_ (net)
                  0.00    0.00    0.21 ^ _670_/A (XOR2_X2)
     1    3.20    0.02    0.05    0.26 ^ _670_/Z (XOR2_X2)
                                         _018_ (net)
                  0.02    0.00    0.26 ^ _671_/A1 (AND2_X4)
     2    6.90    0.01    0.03    0.29 ^ _671_/ZN (AND2_X4)
                                         _458_ (net)
                  0.01    0.00    0.29 ^ _947_/B (HA_X1)
     3    7.93    0.05    0.08    0.37 ^ _947_/S (HA_X1)
                                         _287_ (net)
                  0.05    0.00    0.37 ^ _895_/CI (FA_X1)
     1    1.55    0.01    0.10    0.47 v _895_/S (FA_X1)
                                         _290_ (net)
                  0.01    0.00    0.47 v _642_/A (INV_X1)
     1    2.76    0.01    0.02    0.49 ^ _642_/ZN (INV_X1)
                                         _296_ (net)
                  0.01    0.00    0.49 ^ _897_/CI (FA_X1)
     1    2.66    0.02    0.09    0.58 v _897_/S (FA_X1)
                                         _300_ (net)
                  0.02    0.00    0.58 v _898_/CI (FA_X1)
     1    3.25    0.01    0.12    0.70 ^ _898_/S (FA_X1)
                                         _302_ (net)
                  0.01    0.00    0.70 ^ _703_/A (INV_X2)
     1    3.34    0.01    0.01    0.71 v _703_/ZN (INV_X2)
                                         _487_ (net)
                  0.01    0.00    0.71 v _954_/B (HA_X1)
     1    3.00    0.01    0.06    0.76 v _954_/S (HA_X1)
                                         _489_ (net)
                  0.01    0.00    0.76 v _735_/A (BUF_X4)
     6   18.53    0.01    0.03    0.79 v _735_/Z (BUF_X4)
                                         _033_ (net)
                  0.01    0.00    0.79 v _736_/A1 (NAND2_X4)
     2   10.69    0.01    0.02    0.81 ^ _736_/ZN (NAND2_X4)
                                         _034_ (net)
                  0.01    0.00    0.81 ^ _741_/A (OAI221_X2)
     2    5.92    0.02    0.04    0.85 v _741_/ZN (OAI221_X2)
                                         _039_ (net)
                  0.02    0.00    0.85 v _803_/A2 (OR2_X4)
     1    2.99    0.01    0.05    0.89 v _803_/ZN (OR2_X4)
                                         _097_ (net)
                  0.01    0.00    0.89 v _807_/B2 (AOI221_X2)
     2    3.30    0.04    0.08    0.97 ^ _807_/ZN (AOI221_X2)
                                         _101_ (net)
                  0.04    0.00    0.97 ^ _811_/B2 (AOI21_X1)
     1    1.51    0.01    0.02    0.99 v _811_/ZN (AOI21_X1)
                                         _105_ (net)
                  0.01    0.00    0.99 v _818_/A2 (OR3_X2)
     1    0.00    0.01    0.07    1.06 v _818_/ZN (OR3_X2)
                                         product[14] (net)
                  0.01    0.00    1.06 v product[14] (out)
                                  1.06   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -1.06   data arrival time
-----------------------------------------------------------------------------
                                 -0.26   slack (VIOLATED)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          1.41e-03   9.74e-04   2.18e-05   2.41e-03 100.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.41e-03   9.74e-04   2.18e-05   2.41e-03 100.0%
                          58.7%      40.4%       0.9%
