

================================================================
== Vitis HLS Report for 'Bert_layer_Pipeline_l_j13'
================================================================
* Date:           Sat Sep  2 22:24:22 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3080|     3080|  30.800 us|  30.800 us|  3080|  3080|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_j13   |     3078|     3078|         8|          1|          1|  3072|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.33>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%j13 = alloca i32 1"   --->   Operation 11 'alloca' 'j13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v230, void @empty_46, i32 0, i32 0, void @empty_35, i32 4294967295, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sub_ln352_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sub_ln352"   --->   Operation 13 'read' 'sub_ln352_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 0, i12 %j13"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc77.i48"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%j13_1 = load i12 %j13" [kernel.cpp:354]   --->   Operation 16 'load' 'j13_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.99ns)   --->   "%icmp_ln354 = icmp_eq  i12 %j13_1, i12 3072" [kernel.cpp:354]   --->   Operation 17 'icmp' 'icmp_ln354' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3072, i64 3072, i64 3072"   --->   Operation 18 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.54ns)   --->   "%add_ln354 = add i12 %j13_1, i12 1" [kernel.cpp:354]   --->   Operation 19 'add' 'add_ln354' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln354 = br i1 %icmp_ln354, void %for.inc77.i48.split, void %for.inc80.i51.exitStub" [kernel.cpp:354]   --->   Operation 20 'br' 'br_ln354' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln354 = zext i12 %j13_1" [kernel.cpp:354]   --->   Operation 21 'zext' 'zext_ln354' <Predicate = (!icmp_ln354)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln357 = zext i12 %j13_1" [kernel.cpp:357]   --->   Operation 22 'zext' 'zext_ln357' <Predicate = (!icmp_ln354)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (2.07ns)   --->   "%add_ln357 = add i16 %sub_ln352_read, i16 %zext_ln357" [kernel.cpp:357]   --->   Operation 23 'add' 'add_ln357' <Predicate = (!icmp_ln354)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln357_1 = zext i16 %add_ln357" [kernel.cpp:357]   --->   Operation 24 'zext' 'zext_ln357_1' <Predicate = (!icmp_ln354)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%v245_addr = getelementptr i32 %v245, i64 0, i64 %zext_ln357_1" [kernel.cpp:357]   --->   Operation 25 'getelementptr' 'v245_addr' <Predicate = (!icmp_ln354)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%v230_addr = getelementptr i32 %v230, i64 0, i64 %zext_ln354" [kernel.cpp:356]   --->   Operation 26 'getelementptr' 'v230_addr' <Predicate = (!icmp_ln354)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (3.25ns)   --->   "%v230_load = load i12 %v230_addr" [kernel.cpp:356]   --->   Operation 27 'load' 'v230_load' <Predicate = (!icmp_ln354)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 28 [2/2] (3.25ns)   --->   "%v183 = load i16 %v245_addr" [kernel.cpp:357]   --->   Operation 28 'load' 'v183' <Predicate = (!icmp_ln354)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36864> <RAM>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln354 = store i12 %add_ln354, i12 %j13" [kernel.cpp:354]   --->   Operation 29 'store' 'store_ln354' <Predicate = (!icmp_ln354)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 30 [1/2] (3.25ns)   --->   "%v230_load = load i12 %v230_addr" [kernel.cpp:356]   --->   Operation 30 'load' 'v230_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 31 [1/2] (3.25ns)   --->   "%v183 = load i16 %v245_addr" [kernel.cpp:357]   --->   Operation 31 'load' 'v183' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36864> <RAM>

State 3 <SV = 2> <Delay = 7.25>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%v182 = bitcast i32 %v230_load" [kernel.cpp:356]   --->   Operation 32 'bitcast' 'v182' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [5/5] (7.25ns)   --->   "%v184 = fadd i32 %v183, i32 %v182" [kernel.cpp:358]   --->   Operation 33 'fadd' 'v184' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.25>
ST_4 : Operation 34 [4/5] (7.25ns)   --->   "%v184 = fadd i32 %v183, i32 %v182" [kernel.cpp:358]   --->   Operation 34 'fadd' 'v184' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.25>
ST_5 : Operation 35 [3/5] (7.25ns)   --->   "%v184 = fadd i32 %v183, i32 %v182" [kernel.cpp:358]   --->   Operation 35 'fadd' 'v184' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.25>
ST_6 : Operation 36 [2/5] (7.25ns)   --->   "%v184 = fadd i32 %v183, i32 %v182" [kernel.cpp:358]   --->   Operation 36 'fadd' 'v184' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 37 [1/5] (7.25ns)   --->   "%v184 = fadd i32 %v183, i32 %v182" [kernel.cpp:358]   --->   Operation 37 'fadd' 'v184' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 42 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 42 'ret' 'ret_ln0' <Predicate = (icmp_ln354)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 38 [1/1] (0.00ns)   --->   "%specpipeline_ln355 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_35" [kernel.cpp:355]   --->   Operation 38 'specpipeline' 'specpipeline_ln355' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln354 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [kernel.cpp:354]   --->   Operation 39 'specloopname' 'specloopname_ln354' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 40 [1/1] (3.25ns)   --->   "%store_ln359 = store i32 %v184, i16 %v245_addr" [kernel.cpp:359]   --->   Operation 40 'store' 'store_ln359' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36864> <RAM>
ST_8 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln354 = br void %for.inc77.i48" [kernel.cpp:354]   --->   Operation 41 'br' 'br_ln354' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.33ns
The critical path consists of the following:
	'alloca' operation ('j13') [4]  (0 ns)
	'load' operation ('j13', kernel.cpp:354) on local variable 'j13' [10]  (0 ns)
	'add' operation ('add_ln357', kernel.cpp:357) [18]  (2.08 ns)
	'getelementptr' operation ('v245_addr', kernel.cpp:357) [20]  (0 ns)
	'load' operation ('v183', kernel.cpp:357) on array 'v245' [26]  (3.25 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'load' operation ('v230_load', kernel.cpp:356) on array 'v230' [24]  (3.25 ns)

 <State 3>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v184', kernel.cpp:358) [27]  (7.26 ns)

 <State 4>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v184', kernel.cpp:358) [27]  (7.26 ns)

 <State 5>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v184', kernel.cpp:358) [27]  (7.26 ns)

 <State 6>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v184', kernel.cpp:358) [27]  (7.26 ns)

 <State 7>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v184', kernel.cpp:358) [27]  (7.26 ns)

 <State 8>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln359', kernel.cpp:359) of variable 'v184', kernel.cpp:358 on array 'v245' [28]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
