# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../../aurora.srcs/sources_1/ip/clk_wiz_1" --include "/opt/Xilinx/Vivado/2017.4/data/xilinx_vip/include" \
"aurora_top_time_synth.v" \

# Do not sort compile order
nosort
