i clk_25m
m 0 0
u 14 74
p {p:clk_25m}{t:I1.clk}{p:I1.clk}{t:I1.R_tx_ser[0].C}
e ckid0_0 {t:I1.R_tx_ser[0].C} dffse
c ckid0_0 {p:clk_25m} Unconstrained_port Inferred clock from port
i N_11
m 0 0
u 0 0
d ckid0_1 {t:I26.Z} OR4 Black box on clock path
i N_12
m 0 0
u 0 0
d ckid0_2 {t:I31.Z} OR4 Black box on clock path
i N_42
m 0 0
u 0 0
d ckid0_3 {t:I37.Z} OR3 Black box on clock path
i N_45
m 0 0
u 0 0
d ckid0_4 {t:I40.Z} OR4 Black box on clock path
l 0 0 0 0 0
