{"vcs1":{"timestamp_begin":1748101097.412078275, "rt":4.21, "ut":4.39, "st":0.22}}
{"vcselab":{"timestamp_begin":1748101101.675012750, "rt":0.19, "ut":0.14, "st":0.03}}
{"link":{"timestamp_begin":1748101101.901727014, "rt":0.28, "ut":0.19, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1748101097.056453710}
{"VCS_COMP_START_TIME": 1748101097.056453710}
{"VCS_COMP_END_TIME": 1748101102.268556363}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm-1.2 -debug_access+all -kdb -timescale=1ns/100ps -Mdir=./build/csrc -o ./build/simv -l ./build/comp.log ./rtl/SPI_Master.v ./rtl/SPI_Slave.v ./rtl/SPI_top.v ./tb/tb_SPI.sv"}
{"vcs1": {"peak_mem": 450432}}
{"vcselab": {"peak_mem": 161900}}
