Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Sat Aug 28 03:46:05 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/UniformILPNew/fir_SAM_UniformILPNew_139_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.263ns  (required time - arrival time)
  Source:                 ModCount591_instance/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Delay1No19_instance/Y_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.587ns  (logic 0.347ns (9.674%)  route 3.240ns (90.326%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.034ns = ( 6.034 - 4.000 ) 
    Source Clock Delay      (SCD):    2.482ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.451ns (routing 0.171ns, distribution 1.280ns)
  Clock Net Delay (Destination): 1.295ns (routing 0.155ns, distribution 1.140ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BB9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.668     0.668 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.668    clk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.668 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.003    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.031 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=75200, routed)       1.451     2.482    ModCount591_instance/clk
    SLICE_X115Y434       FDCE                                         r  ModCount591_instance/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y434       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.558 r  ModCount591_instance/count_reg[0]/Q
                         net (fo=12355, routed)       2.540     5.098    MUX_Sum10_2_impl_1_instance/Q[0]
    SLICE_X170Y386       LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.090     5.188 r  MUX_Sum10_2_impl_1_instance/Y[11]_i_21/O
                         net (fo=1, routed)           0.009     5.197    MUX_Sum10_2_impl_1_instance/Y[11]_i_21_n_0
    SLICE_X170Y386       MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.056     5.253 r  MUX_Sum10_2_impl_1_instance/Y_reg[11]_i_12/O
                         net (fo=1, routed)           0.000     5.253    MUX_Sum10_2_impl_1_instance/Y_reg[11]_i_12_n_0
    SLICE_X170Y386       MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.026     5.279 r  MUX_Sum10_2_impl_1_instance/Y_reg[11]_i_4/O
                         net (fo=1, routed)           0.619     5.898    MUX_Sum10_2_impl_1_instance/Y_reg[11]_i_4_n_0
    SLICE_X164Y406       LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.099     5.997 r  MUX_Sum10_2_impl_1_instance/Y[11]_i_1/O
                         net (fo=1, routed)           0.072     6.069    Delay1No19_instance/count_reg[5]_rep__1[11]
    SLICE_X164Y406       FDCE                                         r  Delay1No19_instance/Y_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    BB9                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.417     4.417 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.417    clk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.417 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     4.715    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.739 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=75200, routed)       1.295     6.034    Delay1No19_instance/clk_IBUF_BUFG
    SLICE_X164Y406       FDCE                                         r  Delay1No19_instance/Y_reg[11]/C
                         clock pessimism              0.308     6.342    
                         clock uncertainty           -0.035     6.307    
    SLICE_X164Y406       FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025     6.332    Delay1No19_instance/Y_reg[11]
  -------------------------------------------------------------------
                         required time                          6.332    
                         arrival time                          -6.069    
  -------------------------------------------------------------------
                         slack                                  0.263    




