@W: CS142 :"D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_lab3\clk_gen.v":1:28:1:34|Range of port scancnt in port declaration and body are different.
@W: CL249 :"D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_lab3\controller.v":7:4:7:9|Initial value is not supported on state machine state

