// Seed: 1886261087
`timescale 1 ps / 1ps
module module_0 (
    input logic id_0,
    output id_1,
    output id_2,
    output id_3,
    input id_4,
    input id_5,
    input id_6
);
  assign id_3#(.id_6(1'h0)) = 1;
  logic id_7 = id_0;
endmodule
