
simple_foc_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007cd0  08000188  08000188  00001188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000013c  08007e58  08007e58  00008e58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007f94  08007f94  000091b8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08007f94  08007f94  000091b8  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08007f94  08007f94  000091b8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08007f94  08007f94  00008f94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007f9c  08007f9c  00008f9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001b8  20000000  08007fa0  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000091b8  2**0
                  CONTENTS
 10 .bss          00000508  200001b8  200001b8  000091b8  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200006c0  200006c0  000091b8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000091b8  2**0
                  CONTENTS, READONLY
 13 .debug_info   00018b2c  00000000  00000000  000091e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003c8d  00000000  00000000  00021d14  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001068  00000000  00000000  000259a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000c9a  00000000  00000000  00026a10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000211bf  00000000  00000000  000276aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000156f8  00000000  00000000  00048869  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ae008  00000000  00000000  0005df61  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0010bf69  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000497c  00000000  00000000  0010bfac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000069  00000000  00000000  00110928  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200001b8 	.word	0x200001b8
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08007e40 	.word	0x08007e40

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200001bc 	.word	0x200001bc
 80001c4:	08007e40 	.word	0x08007e40

080001c8 <__aeabi_dmul>:
 80001c8:	b570      	push	{r4, r5, r6, lr}
 80001ca:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80001ce:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80001d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80001d6:	bf1d      	ittte	ne
 80001d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80001dc:	ea94 0f0c 	teqne	r4, ip
 80001e0:	ea95 0f0c 	teqne	r5, ip
 80001e4:	f000 f8de 	bleq	80003a4 <__aeabi_dmul+0x1dc>
 80001e8:	442c      	add	r4, r5
 80001ea:	ea81 0603 	eor.w	r6, r1, r3
 80001ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80001f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80001f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80001fa:	bf18      	it	ne
 80001fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000200:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000204:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000208:	d038      	beq.n	800027c <__aeabi_dmul+0xb4>
 800020a:	fba0 ce02 	umull	ip, lr, r0, r2
 800020e:	f04f 0500 	mov.w	r5, #0
 8000212:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000216:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800021a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800021e:	f04f 0600 	mov.w	r6, #0
 8000222:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000226:	f09c 0f00 	teq	ip, #0
 800022a:	bf18      	it	ne
 800022c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000230:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000234:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000238:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800023c:	d204      	bcs.n	8000248 <__aeabi_dmul+0x80>
 800023e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000242:	416d      	adcs	r5, r5
 8000244:	eb46 0606 	adc.w	r6, r6, r6
 8000248:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800024c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000250:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000254:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000258:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800025c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000260:	bf88      	it	hi
 8000262:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000266:	d81e      	bhi.n	80002a6 <__aeabi_dmul+0xde>
 8000268:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	bd70      	pop	{r4, r5, r6, pc}
 800027c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000280:	ea46 0101 	orr.w	r1, r6, r1
 8000284:	ea40 0002 	orr.w	r0, r0, r2
 8000288:	ea81 0103 	eor.w	r1, r1, r3
 800028c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000290:	bfc2      	ittt	gt
 8000292:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000296:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800029a:	bd70      	popgt	{r4, r5, r6, pc}
 800029c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80002a0:	f04f 0e00 	mov.w	lr, #0
 80002a4:	3c01      	subs	r4, #1
 80002a6:	f300 80ab 	bgt.w	8000400 <__aeabi_dmul+0x238>
 80002aa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80002ae:	bfde      	ittt	le
 80002b0:	2000      	movle	r0, #0
 80002b2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80002b6:	bd70      	pople	{r4, r5, r6, pc}
 80002b8:	f1c4 0400 	rsb	r4, r4, #0
 80002bc:	3c20      	subs	r4, #32
 80002be:	da35      	bge.n	800032c <__aeabi_dmul+0x164>
 80002c0:	340c      	adds	r4, #12
 80002c2:	dc1b      	bgt.n	80002fc <__aeabi_dmul+0x134>
 80002c4:	f104 0414 	add.w	r4, r4, #20
 80002c8:	f1c4 0520 	rsb	r5, r4, #32
 80002cc:	fa00 f305 	lsl.w	r3, r0, r5
 80002d0:	fa20 f004 	lsr.w	r0, r0, r4
 80002d4:	fa01 f205 	lsl.w	r2, r1, r5
 80002d8:	ea40 0002 	orr.w	r0, r0, r2
 80002dc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80002e0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80002e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80002e8:	fa21 f604 	lsr.w	r6, r1, r4
 80002ec:	eb42 0106 	adc.w	r1, r2, r6
 80002f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80002f4:	bf08      	it	eq
 80002f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80002fa:	bd70      	pop	{r4, r5, r6, pc}
 80002fc:	f1c4 040c 	rsb	r4, r4, #12
 8000300:	f1c4 0520 	rsb	r5, r4, #32
 8000304:	fa00 f304 	lsl.w	r3, r0, r4
 8000308:	fa20 f005 	lsr.w	r0, r0, r5
 800030c:	fa01 f204 	lsl.w	r2, r1, r4
 8000310:	ea40 0002 	orr.w	r0, r0, r2
 8000314:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000318:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000324:	bf08      	it	eq
 8000326:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800032a:	bd70      	pop	{r4, r5, r6, pc}
 800032c:	f1c4 0520 	rsb	r5, r4, #32
 8000330:	fa00 f205 	lsl.w	r2, r0, r5
 8000334:	ea4e 0e02 	orr.w	lr, lr, r2
 8000338:	fa20 f304 	lsr.w	r3, r0, r4
 800033c:	fa01 f205 	lsl.w	r2, r1, r5
 8000340:	ea43 0302 	orr.w	r3, r3, r2
 8000344:	fa21 f004 	lsr.w	r0, r1, r4
 8000348:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800034c:	fa21 f204 	lsr.w	r2, r1, r4
 8000350:	ea20 0002 	bic.w	r0, r0, r2
 8000354:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000358:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800035c:	bf08      	it	eq
 800035e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000362:	bd70      	pop	{r4, r5, r6, pc}
 8000364:	f094 0f00 	teq	r4, #0
 8000368:	d10f      	bne.n	800038a <__aeabi_dmul+0x1c2>
 800036a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800036e:	0040      	lsls	r0, r0, #1
 8000370:	eb41 0101 	adc.w	r1, r1, r1
 8000374:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000378:	bf08      	it	eq
 800037a:	3c01      	subeq	r4, #1
 800037c:	d0f7      	beq.n	800036e <__aeabi_dmul+0x1a6>
 800037e:	ea41 0106 	orr.w	r1, r1, r6
 8000382:	f095 0f00 	teq	r5, #0
 8000386:	bf18      	it	ne
 8000388:	4770      	bxne	lr
 800038a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800038e:	0052      	lsls	r2, r2, #1
 8000390:	eb43 0303 	adc.w	r3, r3, r3
 8000394:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000398:	bf08      	it	eq
 800039a:	3d01      	subeq	r5, #1
 800039c:	d0f7      	beq.n	800038e <__aeabi_dmul+0x1c6>
 800039e:	ea43 0306 	orr.w	r3, r3, r6
 80003a2:	4770      	bx	lr
 80003a4:	ea94 0f0c 	teq	r4, ip
 80003a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80003ac:	bf18      	it	ne
 80003ae:	ea95 0f0c 	teqne	r5, ip
 80003b2:	d00c      	beq.n	80003ce <__aeabi_dmul+0x206>
 80003b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003b8:	bf18      	it	ne
 80003ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003be:	d1d1      	bne.n	8000364 <__aeabi_dmul+0x19c>
 80003c0:	ea81 0103 	eor.w	r1, r1, r3
 80003c4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80003c8:	f04f 0000 	mov.w	r0, #0
 80003cc:	bd70      	pop	{r4, r5, r6, pc}
 80003ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003d2:	bf06      	itte	eq
 80003d4:	4610      	moveq	r0, r2
 80003d6:	4619      	moveq	r1, r3
 80003d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003dc:	d019      	beq.n	8000412 <__aeabi_dmul+0x24a>
 80003de:	ea94 0f0c 	teq	r4, ip
 80003e2:	d102      	bne.n	80003ea <__aeabi_dmul+0x222>
 80003e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80003e8:	d113      	bne.n	8000412 <__aeabi_dmul+0x24a>
 80003ea:	ea95 0f0c 	teq	r5, ip
 80003ee:	d105      	bne.n	80003fc <__aeabi_dmul+0x234>
 80003f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80003f4:	bf1c      	itt	ne
 80003f6:	4610      	movne	r0, r2
 80003f8:	4619      	movne	r1, r3
 80003fa:	d10a      	bne.n	8000412 <__aeabi_dmul+0x24a>
 80003fc:	ea81 0103 	eor.w	r1, r1, r3
 8000400:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000404:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000408:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800040c:	f04f 0000 	mov.w	r0, #0
 8000410:	bd70      	pop	{r4, r5, r6, pc}
 8000412:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000416:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800041a:	bd70      	pop	{r4, r5, r6, pc}

0800041c <__aeabi_drsub>:
 800041c:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000420:	e002      	b.n	8000428 <__adddf3>
 8000422:	bf00      	nop

08000424 <__aeabi_dsub>:
 8000424:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000428 <__adddf3>:
 8000428:	b530      	push	{r4, r5, lr}
 800042a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800042e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000432:	ea94 0f05 	teq	r4, r5
 8000436:	bf08      	it	eq
 8000438:	ea90 0f02 	teqeq	r0, r2
 800043c:	bf1f      	itttt	ne
 800043e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000442:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000446:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800044a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800044e:	f000 80e2 	beq.w	8000616 <__adddf3+0x1ee>
 8000452:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000456:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800045a:	bfb8      	it	lt
 800045c:	426d      	neglt	r5, r5
 800045e:	dd0c      	ble.n	800047a <__adddf3+0x52>
 8000460:	442c      	add	r4, r5
 8000462:	ea80 0202 	eor.w	r2, r0, r2
 8000466:	ea81 0303 	eor.w	r3, r1, r3
 800046a:	ea82 0000 	eor.w	r0, r2, r0
 800046e:	ea83 0101 	eor.w	r1, r3, r1
 8000472:	ea80 0202 	eor.w	r2, r0, r2
 8000476:	ea81 0303 	eor.w	r3, r1, r3
 800047a:	2d36      	cmp	r5, #54	@ 0x36
 800047c:	bf88      	it	hi
 800047e:	bd30      	pophi	{r4, r5, pc}
 8000480:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000484:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000488:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 800048c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000490:	d002      	beq.n	8000498 <__adddf3+0x70>
 8000492:	4240      	negs	r0, r0
 8000494:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000498:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 800049c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80004a0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80004a4:	d002      	beq.n	80004ac <__adddf3+0x84>
 80004a6:	4252      	negs	r2, r2
 80004a8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80004ac:	ea94 0f05 	teq	r4, r5
 80004b0:	f000 80a7 	beq.w	8000602 <__adddf3+0x1da>
 80004b4:	f1a4 0401 	sub.w	r4, r4, #1
 80004b8:	f1d5 0e20 	rsbs	lr, r5, #32
 80004bc:	db0d      	blt.n	80004da <__adddf3+0xb2>
 80004be:	fa02 fc0e 	lsl.w	ip, r2, lr
 80004c2:	fa22 f205 	lsr.w	r2, r2, r5
 80004c6:	1880      	adds	r0, r0, r2
 80004c8:	f141 0100 	adc.w	r1, r1, #0
 80004cc:	fa03 f20e 	lsl.w	r2, r3, lr
 80004d0:	1880      	adds	r0, r0, r2
 80004d2:	fa43 f305 	asr.w	r3, r3, r5
 80004d6:	4159      	adcs	r1, r3
 80004d8:	e00e      	b.n	80004f8 <__adddf3+0xd0>
 80004da:	f1a5 0520 	sub.w	r5, r5, #32
 80004de:	f10e 0e20 	add.w	lr, lr, #32
 80004e2:	2a01      	cmp	r2, #1
 80004e4:	fa03 fc0e 	lsl.w	ip, r3, lr
 80004e8:	bf28      	it	cs
 80004ea:	f04c 0c02 	orrcs.w	ip, ip, #2
 80004ee:	fa43 f305 	asr.w	r3, r3, r5
 80004f2:	18c0      	adds	r0, r0, r3
 80004f4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004fc:	d507      	bpl.n	800050e <__adddf3+0xe6>
 80004fe:	f04f 0e00 	mov.w	lr, #0
 8000502:	f1dc 0c00 	rsbs	ip, ip, #0
 8000506:	eb7e 0000 	sbcs.w	r0, lr, r0
 800050a:	eb6e 0101 	sbc.w	r1, lr, r1
 800050e:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000512:	d31b      	bcc.n	800054c <__adddf3+0x124>
 8000514:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000518:	d30c      	bcc.n	8000534 <__adddf3+0x10c>
 800051a:	0849      	lsrs	r1, r1, #1
 800051c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000520:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000524:	f104 0401 	add.w	r4, r4, #1
 8000528:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800052c:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000530:	f080 809a 	bcs.w	8000668 <__adddf3+0x240>
 8000534:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000538:	bf08      	it	eq
 800053a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800053e:	f150 0000 	adcs.w	r0, r0, #0
 8000542:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000546:	ea41 0105 	orr.w	r1, r1, r5
 800054a:	bd30      	pop	{r4, r5, pc}
 800054c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000550:	4140      	adcs	r0, r0
 8000552:	eb41 0101 	adc.w	r1, r1, r1
 8000556:	3c01      	subs	r4, #1
 8000558:	bf28      	it	cs
 800055a:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800055e:	d2e9      	bcs.n	8000534 <__adddf3+0x10c>
 8000560:	f091 0f00 	teq	r1, #0
 8000564:	bf04      	itt	eq
 8000566:	4601      	moveq	r1, r0
 8000568:	2000      	moveq	r0, #0
 800056a:	fab1 f381 	clz	r3, r1
 800056e:	bf08      	it	eq
 8000570:	3320      	addeq	r3, #32
 8000572:	f1a3 030b 	sub.w	r3, r3, #11
 8000576:	f1b3 0220 	subs.w	r2, r3, #32
 800057a:	da0c      	bge.n	8000596 <__adddf3+0x16e>
 800057c:	320c      	adds	r2, #12
 800057e:	dd08      	ble.n	8000592 <__adddf3+0x16a>
 8000580:	f102 0c14 	add.w	ip, r2, #20
 8000584:	f1c2 020c 	rsb	r2, r2, #12
 8000588:	fa01 f00c 	lsl.w	r0, r1, ip
 800058c:	fa21 f102 	lsr.w	r1, r1, r2
 8000590:	e00c      	b.n	80005ac <__adddf3+0x184>
 8000592:	f102 0214 	add.w	r2, r2, #20
 8000596:	bfd8      	it	le
 8000598:	f1c2 0c20 	rsble	ip, r2, #32
 800059c:	fa01 f102 	lsl.w	r1, r1, r2
 80005a0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80005a4:	bfdc      	itt	le
 80005a6:	ea41 010c 	orrle.w	r1, r1, ip
 80005aa:	4090      	lslle	r0, r2
 80005ac:	1ae4      	subs	r4, r4, r3
 80005ae:	bfa2      	ittt	ge
 80005b0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80005b4:	4329      	orrge	r1, r5
 80005b6:	bd30      	popge	{r4, r5, pc}
 80005b8:	ea6f 0404 	mvn.w	r4, r4
 80005bc:	3c1f      	subs	r4, #31
 80005be:	da1c      	bge.n	80005fa <__adddf3+0x1d2>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc0e      	bgt.n	80005e2 <__adddf3+0x1ba>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0220 	rsb	r2, r4, #32
 80005cc:	fa20 f004 	lsr.w	r0, r0, r4
 80005d0:	fa01 f302 	lsl.w	r3, r1, r2
 80005d4:	ea40 0003 	orr.w	r0, r0, r3
 80005d8:	fa21 f304 	lsr.w	r3, r1, r4
 80005dc:	ea45 0103 	orr.w	r1, r5, r3
 80005e0:	bd30      	pop	{r4, r5, pc}
 80005e2:	f1c4 040c 	rsb	r4, r4, #12
 80005e6:	f1c4 0220 	rsb	r2, r4, #32
 80005ea:	fa20 f002 	lsr.w	r0, r0, r2
 80005ee:	fa01 f304 	lsl.w	r3, r1, r4
 80005f2:	ea40 0003 	orr.w	r0, r0, r3
 80005f6:	4629      	mov	r1, r5
 80005f8:	bd30      	pop	{r4, r5, pc}
 80005fa:	fa21 f004 	lsr.w	r0, r1, r4
 80005fe:	4629      	mov	r1, r5
 8000600:	bd30      	pop	{r4, r5, pc}
 8000602:	f094 0f00 	teq	r4, #0
 8000606:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800060a:	bf06      	itte	eq
 800060c:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000610:	3401      	addeq	r4, #1
 8000612:	3d01      	subne	r5, #1
 8000614:	e74e      	b.n	80004b4 <__adddf3+0x8c>
 8000616:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800061a:	bf18      	it	ne
 800061c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000620:	d029      	beq.n	8000676 <__adddf3+0x24e>
 8000622:	ea94 0f05 	teq	r4, r5
 8000626:	bf08      	it	eq
 8000628:	ea90 0f02 	teqeq	r0, r2
 800062c:	d005      	beq.n	800063a <__adddf3+0x212>
 800062e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000632:	bf04      	itt	eq
 8000634:	4619      	moveq	r1, r3
 8000636:	4610      	moveq	r0, r2
 8000638:	bd30      	pop	{r4, r5, pc}
 800063a:	ea91 0f03 	teq	r1, r3
 800063e:	bf1e      	ittt	ne
 8000640:	2100      	movne	r1, #0
 8000642:	2000      	movne	r0, #0
 8000644:	bd30      	popne	{r4, r5, pc}
 8000646:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800064a:	d105      	bne.n	8000658 <__adddf3+0x230>
 800064c:	0040      	lsls	r0, r0, #1
 800064e:	4149      	adcs	r1, r1
 8000650:	bf28      	it	cs
 8000652:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000656:	bd30      	pop	{r4, r5, pc}
 8000658:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 800065c:	bf3c      	itt	cc
 800065e:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000662:	bd30      	popcc	{r4, r5, pc}
 8000664:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000668:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 800066c:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000670:	f04f 0000 	mov.w	r0, #0
 8000674:	bd30      	pop	{r4, r5, pc}
 8000676:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800067a:	bf1a      	itte	ne
 800067c:	4619      	movne	r1, r3
 800067e:	4610      	movne	r0, r2
 8000680:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000684:	bf1c      	itt	ne
 8000686:	460b      	movne	r3, r1
 8000688:	4602      	movne	r2, r0
 800068a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800068e:	bf06      	itte	eq
 8000690:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000694:	ea91 0f03 	teqeq	r1, r3
 8000698:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 800069c:	bd30      	pop	{r4, r5, pc}
 800069e:	bf00      	nop

080006a0 <__aeabi_ui2d>:
 80006a0:	f090 0f00 	teq	r0, #0
 80006a4:	bf04      	itt	eq
 80006a6:	2100      	moveq	r1, #0
 80006a8:	4770      	bxeq	lr
 80006aa:	b530      	push	{r4, r5, lr}
 80006ac:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006b0:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006b4:	f04f 0500 	mov.w	r5, #0
 80006b8:	f04f 0100 	mov.w	r1, #0
 80006bc:	e750      	b.n	8000560 <__adddf3+0x138>
 80006be:	bf00      	nop

080006c0 <__aeabi_i2d>:
 80006c0:	f090 0f00 	teq	r0, #0
 80006c4:	bf04      	itt	eq
 80006c6:	2100      	moveq	r1, #0
 80006c8:	4770      	bxeq	lr
 80006ca:	b530      	push	{r4, r5, lr}
 80006cc:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006d0:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006d4:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80006d8:	bf48      	it	mi
 80006da:	4240      	negmi	r0, r0
 80006dc:	f04f 0100 	mov.w	r1, #0
 80006e0:	e73e      	b.n	8000560 <__adddf3+0x138>
 80006e2:	bf00      	nop

080006e4 <__aeabi_f2d>:
 80006e4:	0042      	lsls	r2, r0, #1
 80006e6:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80006ea:	ea4f 0131 	mov.w	r1, r1, rrx
 80006ee:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80006f2:	bf1f      	itttt	ne
 80006f4:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80006f8:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80006fc:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000700:	4770      	bxne	lr
 8000702:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000706:	bf08      	it	eq
 8000708:	4770      	bxeq	lr
 800070a:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800070e:	bf04      	itt	eq
 8000710:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000714:	4770      	bxeq	lr
 8000716:	b530      	push	{r4, r5, lr}
 8000718:	f44f 7460 	mov.w	r4, #896	@ 0x380
 800071c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	e71c      	b.n	8000560 <__adddf3+0x138>
 8000726:	bf00      	nop

08000728 <__aeabi_ul2d>:
 8000728:	ea50 0201 	orrs.w	r2, r0, r1
 800072c:	bf08      	it	eq
 800072e:	4770      	bxeq	lr
 8000730:	b530      	push	{r4, r5, lr}
 8000732:	f04f 0500 	mov.w	r5, #0
 8000736:	e00a      	b.n	800074e <__aeabi_l2d+0x16>

08000738 <__aeabi_l2d>:
 8000738:	ea50 0201 	orrs.w	r2, r0, r1
 800073c:	bf08      	it	eq
 800073e:	4770      	bxeq	lr
 8000740:	b530      	push	{r4, r5, lr}
 8000742:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000746:	d502      	bpl.n	800074e <__aeabi_l2d+0x16>
 8000748:	4240      	negs	r0, r0
 800074a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800074e:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000752:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000756:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800075a:	f43f aed8 	beq.w	800050e <__adddf3+0xe6>
 800075e:	f04f 0203 	mov.w	r2, #3
 8000762:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000766:	bf18      	it	ne
 8000768:	3203      	addne	r2, #3
 800076a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800076e:	bf18      	it	ne
 8000770:	3203      	addne	r2, #3
 8000772:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000776:	f1c2 0320 	rsb	r3, r2, #32
 800077a:	fa00 fc03 	lsl.w	ip, r0, r3
 800077e:	fa20 f002 	lsr.w	r0, r0, r2
 8000782:	fa01 fe03 	lsl.w	lr, r1, r3
 8000786:	ea40 000e 	orr.w	r0, r0, lr
 800078a:	fa21 f102 	lsr.w	r1, r1, r2
 800078e:	4414      	add	r4, r2
 8000790:	e6bd      	b.n	800050e <__adddf3+0xe6>
 8000792:	bf00      	nop

08000794 <__aeabi_d2f>:
 8000794:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000798:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 800079c:	bf24      	itt	cs
 800079e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 80007a2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 80007a6:	d90d      	bls.n	80007c4 <__aeabi_d2f+0x30>
 80007a8:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80007ac:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80007b0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80007b4:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 80007b8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80007bc:	bf08      	it	eq
 80007be:	f020 0001 	biceq.w	r0, r0, #1
 80007c2:	4770      	bx	lr
 80007c4:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 80007c8:	d121      	bne.n	800080e <__aeabi_d2f+0x7a>
 80007ca:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 80007ce:	bfbc      	itt	lt
 80007d0:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 80007d4:	4770      	bxlt	lr
 80007d6:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80007da:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80007de:	f1c2 0218 	rsb	r2, r2, #24
 80007e2:	f1c2 0c20 	rsb	ip, r2, #32
 80007e6:	fa10 f30c 	lsls.w	r3, r0, ip
 80007ea:	fa20 f002 	lsr.w	r0, r0, r2
 80007ee:	bf18      	it	ne
 80007f0:	f040 0001 	orrne.w	r0, r0, #1
 80007f4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80007f8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80007fc:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000800:	ea40 000c 	orr.w	r0, r0, ip
 8000804:	fa23 f302 	lsr.w	r3, r3, r2
 8000808:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800080c:	e7cc      	b.n	80007a8 <__aeabi_d2f+0x14>
 800080e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000812:	d107      	bne.n	8000824 <__aeabi_d2f+0x90>
 8000814:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000818:	bf1e      	ittt	ne
 800081a:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 800081e:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000822:	4770      	bxne	lr
 8000824:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000828:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 800082c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000830:	4770      	bx	lr
 8000832:	bf00      	nop

08000834 <_ZSt3absf>:
  abs(double __x)
  { return __builtin_fabs(__x); }

  inline _GLIBCXX_CONSTEXPR float
  abs(float __x)
  { return __builtin_fabsf(__x); }
 8000834:	b480      	push	{r7}
 8000836:	b083      	sub	sp, #12
 8000838:	af00      	add	r7, sp, #0
 800083a:	ed87 0a01 	vstr	s0, [r7, #4]
 800083e:	edd7 7a01 	vldr	s15, [r7, #4]
 8000842:	eef0 7ae7 	vabs.f32	s15, s15
 8000846:	eeb0 0a67 	vmov.f32	s0, s15
 800084a:	370c      	adds	r7, #12
 800084c:	46bd      	mov	sp, r7
 800084e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000852:	4770      	bx	lr

08000854 <_ZSt4fabsf>:
  using ::fabs;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  fabs(float __x)
  { return __builtin_fabsf(__x); }
 8000854:	b480      	push	{r7}
 8000856:	b083      	sub	sp, #12
 8000858:	af00      	add	r7, sp, #0
 800085a:	ed87 0a01 	vstr	s0, [r7, #4]
 800085e:	edd7 7a01 	vldr	s15, [r7, #4]
 8000862:	eef0 7ae7 	vabs.f32	s15, s15
 8000866:	eeb0 0a67 	vmov.f32	s0, s15
 800086a:	370c      	adds	r7, #12
 800086c:	46bd      	mov	sp, r7
 800086e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000872:	4770      	bx	lr

08000874 <_ZN9BLDCMotorC1Eifff>:
// BLDCMotor( int pp , float R)
// - pp            - pole pair number
// - R             - motor phase resistance
// - KV            - motor kv rating (rmp/v)
// - L             - motor phase inductance
BLDCMotor::BLDCMotor(int pp, float _R, float _KV, float _inductance)
 8000874:	b580      	push	{r7, lr}
 8000876:	b086      	sub	sp, #24
 8000878:	af00      	add	r7, sp, #0
 800087a:	6178      	str	r0, [r7, #20]
 800087c:	6139      	str	r1, [r7, #16]
 800087e:	ed87 0a03 	vstr	s0, [r7, #12]
 8000882:	edc7 0a02 	vstr	s1, [r7, #8]
 8000886:	ed87 1a01 	vstr	s2, [r7, #4]
: FOCMotor(), absolute_zero_search_flag(false)
 800088a:	697b      	ldr	r3, [r7, #20]
 800088c:	4618      	mov	r0, r3
 800088e:	f002 fae7 	bl	8002e60 <_ZN8FOCMotorC1Ev>
 8000892:	4a14      	ldr	r2, [pc, #80]	@ (80008e4 <_ZN9BLDCMotorC1Eifff+0x70>)
 8000894:	697b      	ldr	r3, [r7, #20]
 8000896:	601a      	str	r2, [r3, #0]
 8000898:	697b      	ldr	r3, [r7, #20]
 800089a:	2200      	movs	r2, #0
 800089c:	f883 2170 	strb.w	r2, [r3, #368]	@ 0x170
{
  // save pole pairs number
  pole_pairs = pp;
 80008a0:	697b      	ldr	r3, [r7, #20]
 80008a2:	693a      	ldr	r2, [r7, #16]
 80008a4:	64da      	str	r2, [r3, #76]	@ 0x4c
  // save phase resistance number
  phase_resistance = _R;
 80008a6:	697b      	ldr	r3, [r7, #20]
 80008a8:	68fa      	ldr	r2, [r7, #12]
 80008aa:	649a      	str	r2, [r3, #72]	@ 0x48
  // save back emf constant KV = 1/KV
  // 1/sqrt(2) - rms value
  KV_rating = NOT_SET;
 80008ac:	697b      	ldr	r3, [r7, #20]
 80008ae:	4a0e      	ldr	r2, [pc, #56]	@ (80008e8 <_ZN9BLDCMotorC1Eifff+0x74>)
 80008b0:	651a      	str	r2, [r3, #80]	@ 0x50
  if (_isset(_KV))
 80008b2:	edd7 7a02 	vldr	s15, [r7, #8]
 80008b6:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 80008ec <_ZN9BLDCMotorC1Eifff+0x78>
 80008ba:	eef4 7a47 	vcmp.f32	s15, s14
 80008be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80008c2:	d002      	beq.n	80008ca <_ZN9BLDCMotorC1Eifff+0x56>
    KV_rating = _KV;
 80008c4:	697b      	ldr	r3, [r7, #20]
 80008c6:	68ba      	ldr	r2, [r7, #8]
 80008c8:	651a      	str	r2, [r3, #80]	@ 0x50
  // save phase inductance
  phase_inductance = _inductance;
 80008ca:	697b      	ldr	r3, [r7, #20]
 80008cc:	687a      	ldr	r2, [r7, #4]
 80008ce:	655a      	str	r2, [r3, #84]	@ 0x54

  // torque control type is voltage by default
  torque_controller = TorqueControlType::voltage;
 80008d0:	697b      	ldr	r3, [r7, #20]
 80008d2:	2200      	movs	r2, #0
 80008d4:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68
}
 80008d8:	697b      	ldr	r3, [r7, #20]
 80008da:	4618      	mov	r0, r3
 80008dc:	3718      	adds	r7, #24
 80008de:	46bd      	mov	sp, r7
 80008e0:	bd80      	pop	{r7, pc}
 80008e2:	bf00      	nop
 80008e4:	08007e60 	.word	0x08007e60
 80008e8:	c640e400 	.word	0xc640e400
 80008ec:	c640e400 	.word	0xc640e400

080008f0 <_ZN9BLDCMotor10linkDriverEP10BLDCDriver>:


/**
	Link the driver which controls the motor
*/
void BLDCMotor::linkDriver(BLDCDriver* _driver) {
 80008f0:	b480      	push	{r7}
 80008f2:	b083      	sub	sp, #12
 80008f4:	af00      	add	r7, sp, #0
 80008f6:	6078      	str	r0, [r7, #4]
 80008f8:	6039      	str	r1, [r7, #0]
  driver = _driver;
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	683a      	ldr	r2, [r7, #0]
 80008fe:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
}
 8000902:	bf00      	nop
 8000904:	370c      	adds	r7, #12
 8000906:	46bd      	mov	sp, r7
 8000908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800090c:	4770      	bx	lr
	...

08000910 <_ZN9BLDCMotor4initEv>:

// init hardware pins
int BLDCMotor::init() {
 8000910:	b580      	push	{r7, lr}
 8000912:	b082      	sub	sp, #8
 8000914:	af00      	add	r7, sp, #0
 8000916:	6078      	str	r0, [r7, #4]
  if (!driver || !driver->initialized) {
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	f8d3 315c 	ldr.w	r3, [r3, #348]	@ 0x15c
 800091e:	2b00      	cmp	r3, #0
 8000920:	d008      	beq.n	8000934 <_ZN9BLDCMotor4initEv+0x24>
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	f8d3 315c 	ldr.w	r3, [r3, #348]	@ 0x15c
 8000928:	7c1b      	ldrb	r3, [r3, #16]
 800092a:	f083 0301 	eor.w	r3, r3, #1
 800092e:	b2db      	uxtb	r3, r3
 8000930:	2b00      	cmp	r3, #0
 8000932:	d005      	beq.n	8000940 <_ZN9BLDCMotor4initEv+0x30>
    motor_status = FOCMotorStatus::motor_init_failed;
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	220f      	movs	r2, #15
 8000938:	f883 2065 	strb.w	r2, [r3, #101]	@ 0x65
    //SIMPLEFOC_DEBUG("MOT: Init not possible, driver not initialized");
    return 0;
 800093c:	2300      	movs	r3, #0
 800093e:	e078      	b.n	8000a32 <_ZN9BLDCMotor4initEv+0x122>
  }
  motor_status = FOCMotorStatus::motor_initializing;
 8000940:	687b      	ldr	r3, [r7, #4]
 8000942:	2201      	movs	r2, #1
 8000944:	f883 2065 	strb.w	r2, [r3, #101]	@ 0x65
  //SIMPLEFOC_DEBUG("MOT: Init");

  // sanity check for the voltage limit configuration
  if(voltage_limit > driver->voltage_limit) voltage_limit =  driver->voltage_limit;
 8000948:	687b      	ldr	r3, [r7, #4]
 800094a:	ed93 7a16 	vldr	s14, [r3, #88]	@ 0x58
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	f8d3 315c 	ldr.w	r3, [r3, #348]	@ 0x15c
 8000954:	edd3 7a03 	vldr	s15, [r3, #12]
 8000958:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800095c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000960:	dd05      	ble.n	800096e <_ZN9BLDCMotor4initEv+0x5e>
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	f8d3 315c 	ldr.w	r3, [r3, #348]	@ 0x15c
 8000968:	68da      	ldr	r2, [r3, #12]
 800096a:	687b      	ldr	r3, [r7, #4]
 800096c:	659a      	str	r2, [r3, #88]	@ 0x58
  // constrain voltage for sensor alignment
  if(voltage_sensor_align > voltage_limit) voltage_sensor_align = voltage_limit;
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	ed93 7a10 	vldr	s14, [r3, #64]	@ 0x40
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	edd3 7a16 	vldr	s15, [r3, #88]	@ 0x58
 800097a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800097e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000982:	dd03      	ble.n	800098c <_ZN9BLDCMotor4initEv+0x7c>
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	641a      	str	r2, [r3, #64]	@ 0x40

  // update the controller limits
  if(current_sense){
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 8000992:	2b00      	cmp	r3, #0
 8000994:	d008      	beq.n	80009a8 <_ZN9BLDCMotor4initEv+0x98>
    // current control loop controls voltage
    PID_current_q.limit = voltage_limit;
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	67da      	str	r2, [r3, #124]	@ 0x7c
    PID_current_d.limit = voltage_limit;
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  }
  if(_isset(phase_resistance) || torque_controller != TorqueControlType::voltage){
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 80009ae:	ed9f 7a23 	vldr	s14, [pc, #140]	@ 8000a3c <_ZN9BLDCMotor4initEv+0x12c>
 80009b2:	eef4 7a47 	vcmp.f32	s15, s14
 80009b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80009ba:	d104      	bne.n	80009c6 <_ZN9BLDCMotor4initEv+0xb6>
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
 80009c2:	2b00      	cmp	r3, #0
 80009c4:	d005      	beq.n	80009d2 <_ZN9BLDCMotor4initEv+0xc2>
    // velocity control loop controls current
    PID_velocity.limit = current_limit;
 80009c6:	687b      	ldr	r3, [r7, #4]
 80009c8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
 80009d0:	e004      	b.n	80009dc <_ZN9BLDCMotor4initEv+0xcc>
  }else{
    // velocity control loop controls the voltage
    PID_velocity.limit = voltage_limit;
 80009d2:	687b      	ldr	r3, [r7, #4]
 80009d4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
  }
  P_angle.limit = velocity_limit;
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100

  // if using open loop control, set a CW as the default direction if not already set
  if ((controller==MotionControlType::angle_openloop
 80009e6:	687b      	ldr	r3, [r7, #4]
 80009e8:	f893 3069 	ldrb.w	r3, [r3, #105]	@ 0x69
 80009ec:	2b04      	cmp	r3, #4
 80009ee:	d004      	beq.n	80009fa <_ZN9BLDCMotor4initEv+0xea>
     ||controller==MotionControlType::velocity_openloop)
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	f893 3069 	ldrb.w	r3, [r3, #105]	@ 0x69
 80009f6:	2b03      	cmp	r3, #3
 80009f8:	d108      	bne.n	8000a0c <_ZN9BLDCMotor4initEv+0xfc>
     && (sensor_direction == Direction::UNKNOWN)) {
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	f993 313c 	ldrsb.w	r3, [r3, #316]	@ 0x13c
 8000a00:	2b00      	cmp	r3, #0
 8000a02:	d103      	bne.n	8000a0c <_ZN9BLDCMotor4initEv+0xfc>
      sensor_direction = Direction::CW;
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	2201      	movs	r2, #1
 8000a08:	f883 213c 	strb.w	r2, [r3, #316]	@ 0x13c
  }

  HAL_Delay(500);
 8000a0c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000a10:	f003 fcb4 	bl	800437c <HAL_Delay>
  // enable motor
  //SIMPLEFOC_DEBUG("MOT: Enable driver.");
  enable();
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	681b      	ldr	r3, [r3, #0]
 8000a18:	3308      	adds	r3, #8
 8000a1a:	681b      	ldr	r3, [r3, #0]
 8000a1c:	6878      	ldr	r0, [r7, #4]
 8000a1e:	4798      	blx	r3
  HAL_Delay(500);
 8000a20:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000a24:	f003 fcaa 	bl	800437c <HAL_Delay>
  motor_status = FOCMotorStatus::motor_uncalibrated;
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	2202      	movs	r2, #2
 8000a2c:	f883 2065 	strb.w	r2, [r3, #101]	@ 0x65
  return 1;
 8000a30:	2301      	movs	r3, #1
}
 8000a32:	4618      	mov	r0, r3
 8000a34:	3708      	adds	r7, #8
 8000a36:	46bd      	mov	sp, r7
 8000a38:	bd80      	pop	{r7, pc}
 8000a3a:	bf00      	nop
 8000a3c:	c640e400 	.word	0xc640e400

08000a40 <_ZN9BLDCMotor7disableEv>:


// disable motor driver
void BLDCMotor::disable()
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b082      	sub	sp, #8
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	6078      	str	r0, [r7, #4]
  // disable the current sense
  if(current_sense) current_sense->disable();
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 8000a4e:	2b00      	cmp	r3, #0
 8000a50:	d00a      	beq.n	8000a68 <_ZN9BLDCMotor7disableEv+0x28>
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	f8d3 2154 	ldr.w	r2, [r3, #340]	@ 0x154
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 8000a5e:	681b      	ldr	r3, [r3, #0]
 8000a60:	3314      	adds	r3, #20
 8000a62:	681b      	ldr	r3, [r3, #0]
 8000a64:	4610      	mov	r0, r2
 8000a66:	4798      	blx	r3
  // set zero to PWM
  driver->setPwm(0, 0, 0);
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	f8d3 215c 	ldr.w	r2, [r3, #348]	@ 0x15c
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	f8d3 315c 	ldr.w	r3, [r3, #348]	@ 0x15c
 8000a74:	681b      	ldr	r3, [r3, #0]
 8000a76:	3310      	adds	r3, #16
 8000a78:	681b      	ldr	r3, [r3, #0]
 8000a7a:	ed9f 1a0e 	vldr	s2, [pc, #56]	@ 8000ab4 <_ZN9BLDCMotor7disableEv+0x74>
 8000a7e:	eddf 0a0d 	vldr	s1, [pc, #52]	@ 8000ab4 <_ZN9BLDCMotor7disableEv+0x74>
 8000a82:	ed9f 0a0c 	vldr	s0, [pc, #48]	@ 8000ab4 <_ZN9BLDCMotor7disableEv+0x74>
 8000a86:	4610      	mov	r0, r2
 8000a88:	4798      	blx	r3
  // disable the driver
  driver->disable();
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	f8d3 315c 	ldr.w	r3, [r3, #348]	@ 0x15c
 8000a90:	461a      	mov	r2, r3
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	f8d3 315c 	ldr.w	r3, [r3, #348]	@ 0x15c
 8000a98:	681b      	ldr	r3, [r3, #0]
 8000a9a:	3308      	adds	r3, #8
 8000a9c:	681b      	ldr	r3, [r3, #0]
 8000a9e:	4610      	mov	r0, r2
 8000aa0:	4798      	blx	r3
  // motor status update
  enabled = 0;
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
}
 8000aaa:	bf00      	nop
 8000aac:	3708      	adds	r7, #8
 8000aae:	46bd      	mov	sp, r7
 8000ab0:	bd80      	pop	{r7, pc}
 8000ab2:	bf00      	nop
 8000ab4:	00000000 	.word	0x00000000

08000ab8 <_ZN9BLDCMotor6enableEv>:
// enable motor driver
void BLDCMotor::enable()
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	b082      	sub	sp, #8
 8000abc:	af00      	add	r7, sp, #0
 8000abe:	6078      	str	r0, [r7, #4]
  // enable the driver
  driver->enable();
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	f8d3 315c 	ldr.w	r3, [r3, #348]	@ 0x15c
 8000ac6:	461a      	mov	r2, r3
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	f8d3 315c 	ldr.w	r3, [r3, #348]	@ 0x15c
 8000ace:	681b      	ldr	r3, [r3, #0]
 8000ad0:	3304      	adds	r3, #4
 8000ad2:	681b      	ldr	r3, [r3, #0]
 8000ad4:	4610      	mov	r0, r2
 8000ad6:	4798      	blx	r3
  // set zero to PWM
  driver->setPwm(0, 0, 0);
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	f8d3 215c 	ldr.w	r2, [r3, #348]	@ 0x15c
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	f8d3 315c 	ldr.w	r3, [r3, #348]	@ 0x15c
 8000ae4:	681b      	ldr	r3, [r3, #0]
 8000ae6:	3310      	adds	r3, #16
 8000ae8:	681b      	ldr	r3, [r3, #0]
 8000aea:	ed9f 1a1a 	vldr	s2, [pc, #104]	@ 8000b54 <_ZN9BLDCMotor6enableEv+0x9c>
 8000aee:	eddf 0a19 	vldr	s1, [pc, #100]	@ 8000b54 <_ZN9BLDCMotor6enableEv+0x9c>
 8000af2:	ed9f 0a18 	vldr	s0, [pc, #96]	@ 8000b54 <_ZN9BLDCMotor6enableEv+0x9c>
 8000af6:	4610      	mov	r0, r2
 8000af8:	4798      	blx	r3
  // enable the current sense
  if(current_sense) current_sense->enable();
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 8000b00:	2b00      	cmp	r3, #0
 8000b02:	d00a      	beq.n	8000b1a <_ZN9BLDCMotor6enableEv+0x62>
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	f8d3 2154 	ldr.w	r2, [r3, #340]	@ 0x154
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 8000b10:	681b      	ldr	r3, [r3, #0]
 8000b12:	3310      	adds	r3, #16
 8000b14:	681b      	ldr	r3, [r3, #0]
 8000b16:	4610      	mov	r0, r2
 8000b18:	4798      	blx	r3
  // reset the pids
  PID_velocity.reset();
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	33cc      	adds	r3, #204	@ 0xcc
 8000b1e:	4618      	mov	r0, r3
 8000b20:	f002 ff0c 	bl	800393c <_ZN13PIDController5resetEv>
  P_angle.reset();
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	33f0      	adds	r3, #240	@ 0xf0
 8000b28:	4618      	mov	r0, r3
 8000b2a:	f002 ff07 	bl	800393c <_ZN13PIDController5resetEv>
  PID_current_q.reset();
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	336c      	adds	r3, #108	@ 0x6c
 8000b32:	4618      	mov	r0, r3
 8000b34:	f002 ff02 	bl	800393c <_ZN13PIDController5resetEv>
  PID_current_d.reset();
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	3390      	adds	r3, #144	@ 0x90
 8000b3c:	4618      	mov	r0, r3
 8000b3e:	f002 fefd 	bl	800393c <_ZN13PIDController5resetEv>
  // motor status update
  enabled = 1;
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	2201      	movs	r2, #1
 8000b46:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
}
 8000b4a:	bf00      	nop
 8000b4c:	3708      	adds	r7, #8
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	bd80      	pop	{r7, pc}
 8000b52:	bf00      	nop
 8000b54:	00000000 	.word	0x00000000

08000b58 <_ZN9BLDCMotor7initFOCEv>:

/**
  FOC functions
*/
// FOC initialization function
int  BLDCMotor::initFOC() {
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	b084      	sub	sp, #16
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	6078      	str	r0, [r7, #4]
  int exit_flag = 1;
 8000b60:	2301      	movs	r3, #1
 8000b62:	60fb      	str	r3, [r7, #12]

  motor_status = FOCMotorStatus::motor_calibrating;
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	2203      	movs	r2, #3
 8000b68:	f883 2065 	strb.w	r2, [r3, #101]	@ 0x65

  // align motor if necessary
  // alignment necessary for encoders!
  // sensor and motor alignment - can be skipped
  // by setting motor.sensor_direction and motor.zero_electric_angle
  if(sensor){
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	d03c      	beq.n	8000bf0 <_ZN9BLDCMotor7initFOCEv+0x98>
    exit_flag *= alignSensor();
 8000b76:	6878      	ldr	r0, [r7, #4]
 8000b78:	f000 f88e 	bl	8000c98 <_ZN9BLDCMotor11alignSensorEv>
 8000b7c:	4602      	mov	r2, r0
 8000b7e:	68fb      	ldr	r3, [r7, #12]
 8000b80:	fb02 f303 	mul.w	r3, r2, r3
 8000b84:	60fb      	str	r3, [r7, #12]
    // added the shaft_angle update
    sensor->update();
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
 8000b92:	681b      	ldr	r3, [r3, #0]
 8000b94:	3314      	adds	r3, #20
 8000b96:	681b      	ldr	r3, [r3, #0]
 8000b98:	4610      	mov	r0, r2
 8000b9a:	4798      	blx	r3
    shaft_angle = shaftAngle();
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	4618      	mov	r0, r3
 8000ba0:	f002 fa6b 	bl	800307a <_ZN8FOCMotor10shaftAngleEv>
 8000ba4:	eef0 7a40 	vmov.f32	s15, s0
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	edc3 7a03 	vstr	s15, [r3, #12]

    // aligning the current sensor - can be skipped
    // checks if driver phases are the same as current sense phases
    // and checks the direction of measuremnt.
    if(exit_flag){
 8000bae:	68fb      	ldr	r3, [r7, #12]
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	d02c      	beq.n	8000c0e <_ZN9BLDCMotor7initFOCEv+0xb6>
      if(current_sense){ 
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	d027      	beq.n	8000c0e <_ZN9BLDCMotor7initFOCEv+0xb6>
        if (!current_sense->initialized) {
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 8000bc4:	7b1b      	ldrb	r3, [r3, #12]
 8000bc6:	f083 0301 	eor.w	r3, r3, #1
 8000bca:	b2db      	uxtb	r3, r3
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	d006      	beq.n	8000bde <_ZN9BLDCMotor7initFOCEv+0x86>
          motor_status = FOCMotorStatus::motor_calib_failed;
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	220e      	movs	r2, #14
 8000bd4:	f883 2065 	strb.w	r2, [r3, #101]	@ 0x65
          //SIMPLEFOC_DEBUG("MOT: Init FOC error, current sense not initialized");
          exit_flag = 0;
 8000bd8:	2300      	movs	r3, #0
 8000bda:	60fb      	str	r3, [r7, #12]
 8000bdc:	e017      	b.n	8000c0e <_ZN9BLDCMotor7initFOCEv+0xb6>
        }else{
          exit_flag *= alignCurrentSense();
 8000bde:	6878      	ldr	r0, [r7, #4]
 8000be0:	f000 f82c 	bl	8000c3c <_ZN9BLDCMotor17alignCurrentSenseEv>
 8000be4:	4602      	mov	r2, r0
 8000be6:	68fb      	ldr	r3, [r7, #12]
 8000be8:	fb02 f303 	mul.w	r3, r2, r3
 8000bec:	60fb      	str	r3, [r7, #12]
 8000bee:	e00e      	b.n	8000c0e <_ZN9BLDCMotor7initFOCEv+0xb6>
      //else { SIMPLEFOC_DEBUG("MOT: No current sense."); }
    }

  } else {
    //SIMPLEFOC_DEBUG("MOT: No sensor.");
    if ((controller == MotionControlType::angle_openloop || controller == MotionControlType::velocity_openloop)){
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	f893 3069 	ldrb.w	r3, [r3, #105]	@ 0x69
 8000bf6:	2b04      	cmp	r3, #4
 8000bf8:	d004      	beq.n	8000c04 <_ZN9BLDCMotor7initFOCEv+0xac>
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	f893 3069 	ldrb.w	r3, [r3, #105]	@ 0x69
 8000c00:	2b03      	cmp	r3, #3
 8000c02:	d102      	bne.n	8000c0a <_ZN9BLDCMotor7initFOCEv+0xb2>
      exit_flag = 1;    
 8000c04:	2301      	movs	r3, #1
 8000c06:	60fb      	str	r3, [r7, #12]
 8000c08:	e001      	b.n	8000c0e <_ZN9BLDCMotor7initFOCEv+0xb6>
      //SIMPLEFOC_DEBUG("MOT: Openloop only!");
    }else{
      exit_flag = 0; // no FOC without sensor
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	60fb      	str	r3, [r7, #12]
    }
  }

  if(exit_flag){
 8000c0e:	68fb      	ldr	r3, [r7, #12]
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	d004      	beq.n	8000c1e <_ZN9BLDCMotor7initFOCEv+0xc6>
    //SIMPLEFOC_DEBUG("MOT: Ready.");
    motor_status = FOCMotorStatus::motor_ready;
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	2204      	movs	r2, #4
 8000c18:	f883 2065 	strb.w	r2, [r3, #101]	@ 0x65
 8000c1c:	e009      	b.n	8000c32 <_ZN9BLDCMotor7initFOCEv+0xda>
  }else{
    //SIMPLEFOC_DEBUG("MOT: Init FOC failed.");
    motor_status = FOCMotorStatus::motor_calib_failed;
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	220e      	movs	r2, #14
 8000c22:	f883 2065 	strb.w	r2, [r3, #101]	@ 0x65
    disable();
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	681b      	ldr	r3, [r3, #0]
 8000c2a:	3304      	adds	r3, #4
 8000c2c:	681b      	ldr	r3, [r3, #0]
 8000c2e:	6878      	ldr	r0, [r7, #4]
 8000c30:	4798      	blx	r3
  }

  return exit_flag;
 8000c32:	68fb      	ldr	r3, [r7, #12]
}
 8000c34:	4618      	mov	r0, r3
 8000c36:	3710      	adds	r7, #16
 8000c38:	46bd      	mov	sp, r7
 8000c3a:	bd80      	pop	{r7, pc}

08000c3c <_ZN9BLDCMotor17alignCurrentSenseEv>:

// Calibarthe the motor and current sense phases
int BLDCMotor::alignCurrentSense() {
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	b084      	sub	sp, #16
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	6078      	str	r0, [r7, #4]
  int exit_flag = 1; // success
 8000c44:	2301      	movs	r3, #1
 8000c46:	60fb      	str	r3, [r7, #12]

  //SIMPLEFOC_DEBUG("MOT: Align current sense.");

  // align current sense and the driver
  exit_flag = current_sense->driverAlign(voltage_sensor_align, modulation_centered);
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	f8d3 0154 	ldr.w	r0, [r3, #340]	@ 0x154
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 8000c54:	681b      	ldr	r3, [r3, #0]
 8000c56:	3304      	adds	r3, #4
 8000c58:	681b      	ldr	r3, [r3, #0]
 8000c5a:	687a      	ldr	r2, [r7, #4]
 8000c5c:	edd2 7a10 	vldr	s15, [r2, #64]	@ 0x40
 8000c60:	687a      	ldr	r2, [r7, #4]
 8000c62:	f992 2067 	ldrsb.w	r2, [r2, #103]	@ 0x67
 8000c66:	2a00      	cmp	r2, #0
 8000c68:	bf14      	ite	ne
 8000c6a:	2201      	movne	r2, #1
 8000c6c:	2200      	moveq	r2, #0
 8000c6e:	b2d2      	uxtb	r2, r2
 8000c70:	4611      	mov	r1, r2
 8000c72:	eeb0 0a67 	vmov.f32	s0, s15
 8000c76:	4798      	blx	r3
 8000c78:	60f8      	str	r0, [r7, #12]
  if(!exit_flag){
 8000c7a:	68fb      	ldr	r3, [r7, #12]
 8000c7c:	2b00      	cmp	r3, #0
 8000c7e:	d101      	bne.n	8000c84 <_ZN9BLDCMotor17alignCurrentSenseEv+0x48>
    // error in current sense - phase either not measured or bad connection
    //SIMPLEFOC_DEBUG("MOT: Align error!");
    exit_flag = 0;
 8000c80:	2300      	movs	r3, #0
 8000c82:	60fb      	str	r3, [r7, #12]
  }else{
    // output the alignment status flag
    //SIMPLEFOC_DEBUG("MOT: Success: ", exit_flag);
  }

  return exit_flag > 0;
 8000c84:	68fb      	ldr	r3, [r7, #12]
 8000c86:	2b00      	cmp	r3, #0
 8000c88:	bfcc      	ite	gt
 8000c8a:	2301      	movgt	r3, #1
 8000c8c:	2300      	movle	r3, #0
 8000c8e:	b2db      	uxtb	r3, r3
}
 8000c90:	4618      	mov	r0, r3
 8000c92:	3710      	adds	r7, #16
 8000c94:	46bd      	mov	sp, r7
 8000c96:	bd80      	pop	{r7, pc}

08000c98 <_ZN9BLDCMotor11alignSensorEv>:

// Encoder alignment to electrical 0 angle
int BLDCMotor::alignSensor() {
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	ed2d 8b02 	vpush	{d8}
 8000c9e:	b08c      	sub	sp, #48	@ 0x30
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	6078      	str	r0, [r7, #4]
  int exit_flag = 1; //success
 8000ca4:	2301      	movs	r3, #1
 8000ca6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  //SIMPLEFOC_DEBUG("MOT: Align sensor.");

  // check if sensor needs zero search
  if(sensor->needsSearch()) exit_flag = absoluteZeroSearch();
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
 8000cb4:	681b      	ldr	r3, [r3, #0]
 8000cb6:	3318      	adds	r3, #24
 8000cb8:	681b      	ldr	r3, [r3, #0]
 8000cba:	4610      	mov	r0, r2
 8000cbc:	4798      	blx	r3
 8000cbe:	4603      	mov	r3, r0
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	bf14      	ite	ne
 8000cc4:	2301      	movne	r3, #1
 8000cc6:	2300      	moveq	r3, #0
 8000cc8:	b2db      	uxtb	r3, r3
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d003      	beq.n	8000cd6 <_ZN9BLDCMotor11alignSensorEv+0x3e>
 8000cce:	6878      	ldr	r0, [r7, #4]
 8000cd0:	f000 f98a 	bl	8000fe8 <_ZN9BLDCMotor18absoluteZeroSearchEv>
 8000cd4:	62f8      	str	r0, [r7, #44]	@ 0x2c
  // stop init if not found index
  if(!exit_flag) return exit_flag;
 8000cd6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	d101      	bne.n	8000ce0 <_ZN9BLDCMotor11alignSensorEv+0x48>
 8000cdc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000cde:	e170      	b.n	8000fc2 <_ZN9BLDCMotor11alignSensorEv+0x32a>

  // v2.3.3 fix for R_AVR_7_PCREL against symbol" bug for AVR boards
  // TODO figure out why this works
  float voltage_align = voltage_sensor_align;
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ce4:	623b      	str	r3, [r7, #32]

  // if unknown natural direction
  if(sensor_direction==Direction::UNKNOWN){
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	f993 313c 	ldrsb.w	r3, [r3, #316]	@ 0x13c
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	f040 80fa 	bne.w	8000ee6 <_ZN9BLDCMotor11alignSensorEv+0x24e>

    // find natural direction
    // move one electrical revolution forward
    for (int i = 0; i <=500; i++ ) {
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000cf6:	e02f      	b.n	8000d58 <_ZN9BLDCMotor11alignSensorEv+0xc0>
      float angle = _3PI_2 + _2PI * i / 500.0f;
 8000cf8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000cfa:	ee07 3a90 	vmov	s15, r3
 8000cfe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000d02:	ed9f 7ab3 	vldr	s14, [pc, #716]	@ 8000fd0 <_ZN9BLDCMotor11alignSensorEv+0x338>
 8000d06:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000d0a:	eddf 6ab2 	vldr	s13, [pc, #712]	@ 8000fd4 <_ZN9BLDCMotor11alignSensorEv+0x33c>
 8000d0e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000d12:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 8000fd8 <_ZN9BLDCMotor11alignSensorEv+0x340>
 8000d16:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000d1a:	edc7 7a03 	vstr	s15, [r7, #12]
      setPhaseVoltage(voltage_align, 0,  angle);
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	681b      	ldr	r3, [r3, #0]
 8000d22:	3318      	adds	r3, #24
 8000d24:	681b      	ldr	r3, [r3, #0]
 8000d26:	ed97 1a03 	vldr	s2, [r7, #12]
 8000d2a:	eddf 0aac 	vldr	s1, [pc, #688]	@ 8000fdc <_ZN9BLDCMotor11alignSensorEv+0x344>
 8000d2e:	ed97 0a08 	vldr	s0, [r7, #32]
 8000d32:	6878      	ldr	r0, [r7, #4]
 8000d34:	4798      	blx	r3
	    sensor->update();
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	3314      	adds	r3, #20
 8000d46:	681b      	ldr	r3, [r3, #0]
 8000d48:	4610      	mov	r0, r2
 8000d4a:	4798      	blx	r3
      HAL_Delay(2);
 8000d4c:	2002      	movs	r0, #2
 8000d4e:	f003 fb15 	bl	800437c <HAL_Delay>
    for (int i = 0; i <=500; i++ ) {
 8000d52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000d54:	3301      	adds	r3, #1
 8000d56:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000d58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000d5a:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000d5e:	ddcb      	ble.n	8000cf8 <_ZN9BLDCMotor11alignSensorEv+0x60>
    }
    // take and angle in the middle
    sensor->update();
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	3314      	adds	r3, #20
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	4610      	mov	r0, r2
 8000d74:	4798      	blx	r3
    float mid_angle = sensor->getAngle();
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	3304      	adds	r3, #4
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	4610      	mov	r0, r2
 8000d8a:	4798      	blx	r3
 8000d8c:	ed87 0a07 	vstr	s0, [r7, #28]
    // move one electrical revolution backwards
    for (int i = 500; i >=0; i-- ) {
 8000d90:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8000d94:	627b      	str	r3, [r7, #36]	@ 0x24
 8000d96:	e02f      	b.n	8000df8 <_ZN9BLDCMotor11alignSensorEv+0x160>
      float angle = _3PI_2 + _2PI * i / 500.0f ;
 8000d98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d9a:	ee07 3a90 	vmov	s15, r3
 8000d9e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000da2:	ed9f 7a8b 	vldr	s14, [pc, #556]	@ 8000fd0 <_ZN9BLDCMotor11alignSensorEv+0x338>
 8000da6:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000daa:	eddf 6a8a 	vldr	s13, [pc, #552]	@ 8000fd4 <_ZN9BLDCMotor11alignSensorEv+0x33c>
 8000dae:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000db2:	ed9f 7a89 	vldr	s14, [pc, #548]	@ 8000fd8 <_ZN9BLDCMotor11alignSensorEv+0x340>
 8000db6:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000dba:	edc7 7a04 	vstr	s15, [r7, #16]
      setPhaseVoltage(voltage_align, 0,  angle);
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	681b      	ldr	r3, [r3, #0]
 8000dc2:	3318      	adds	r3, #24
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	ed97 1a04 	vldr	s2, [r7, #16]
 8000dca:	eddf 0a84 	vldr	s1, [pc, #528]	@ 8000fdc <_ZN9BLDCMotor11alignSensorEv+0x344>
 8000dce:	ed97 0a08 	vldr	s0, [r7, #32]
 8000dd2:	6878      	ldr	r0, [r7, #4]
 8000dd4:	4798      	blx	r3
      sensor->update();
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	3314      	adds	r3, #20
 8000de6:	681b      	ldr	r3, [r3, #0]
 8000de8:	4610      	mov	r0, r2
 8000dea:	4798      	blx	r3
      HAL_Delay(2);
 8000dec:	2002      	movs	r0, #2
 8000dee:	f003 fac5 	bl	800437c <HAL_Delay>
    for (int i = 500; i >=0; i-- ) {
 8000df2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000df4:	3b01      	subs	r3, #1
 8000df6:	627b      	str	r3, [r7, #36]	@ 0x24
 8000df8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	dacc      	bge.n	8000d98 <_ZN9BLDCMotor11alignSensorEv+0x100>
    }
    sensor->update();
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	3314      	adds	r3, #20
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	4610      	mov	r0, r2
 8000e12:	4798      	blx	r3
    float end_angle = sensor->getAngle();
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
 8000e20:	681b      	ldr	r3, [r3, #0]
 8000e22:	3304      	adds	r3, #4
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	4610      	mov	r0, r2
 8000e28:	4798      	blx	r3
 8000e2a:	ed87 0a06 	vstr	s0, [r7, #24]
    setPhaseVoltage(0, 0, 0);
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	681b      	ldr	r3, [r3, #0]
 8000e32:	3318      	adds	r3, #24
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	ed9f 1a69 	vldr	s2, [pc, #420]	@ 8000fdc <_ZN9BLDCMotor11alignSensorEv+0x344>
 8000e3a:	eddf 0a68 	vldr	s1, [pc, #416]	@ 8000fdc <_ZN9BLDCMotor11alignSensorEv+0x344>
 8000e3e:	ed9f 0a67 	vldr	s0, [pc, #412]	@ 8000fdc <_ZN9BLDCMotor11alignSensorEv+0x344>
 8000e42:	6878      	ldr	r0, [r7, #4]
 8000e44:	4798      	blx	r3
    HAL_Delay(200);
 8000e46:	20c8      	movs	r0, #200	@ 0xc8
 8000e48:	f003 fa98 	bl	800437c <HAL_Delay>
    // determine the direction the sensor moved
    float moved =  fabs(mid_angle - end_angle);
 8000e4c:	ed97 7a07 	vldr	s14, [r7, #28]
 8000e50:	edd7 7a06 	vldr	s15, [r7, #24]
 8000e54:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000e58:	eeb0 0a67 	vmov.f32	s0, s15
 8000e5c:	f7ff fcfa 	bl	8000854 <_ZSt4fabsf>
 8000e60:	ed87 0a05 	vstr	s0, [r7, #20]
    if (moved<MIN_ANGLE_DETECT_MOVEMENT) { // minimum angle to detect movement
 8000e64:	edd7 7a05 	vldr	s15, [r7, #20]
 8000e68:	ed9f 7a5d 	vldr	s14, [pc, #372]	@ 8000fe0 <_ZN9BLDCMotor11alignSensorEv+0x348>
 8000e6c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000e70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e74:	d501      	bpl.n	8000e7a <_ZN9BLDCMotor11alignSensorEv+0x1e2>
      //SIMPLEFOC_DEBUG("MOT: Failed to notice movement");
      return 0; // failed calibration
 8000e76:	2300      	movs	r3, #0
 8000e78:	e0a3      	b.n	8000fc2 <_ZN9BLDCMotor11alignSensorEv+0x32a>
    } else if (mid_angle < end_angle) {
 8000e7a:	ed97 7a07 	vldr	s14, [r7, #28]
 8000e7e:	edd7 7a06 	vldr	s15, [r7, #24]
 8000e82:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000e86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e8a:	d504      	bpl.n	8000e96 <_ZN9BLDCMotor11alignSensorEv+0x1fe>
      //SIMPLEFOC_DEBUG("MOT: sensor_direction==CCW");
      sensor_direction = Direction::CCW;
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	22ff      	movs	r2, #255	@ 0xff
 8000e90:	f883 213c 	strb.w	r2, [r3, #316]	@ 0x13c
 8000e94:	e003      	b.n	8000e9e <_ZN9BLDCMotor11alignSensorEv+0x206>
    } else{
      //SIMPLEFOC_DEBUG("MOT: sensor_direction==CW");
      sensor_direction = Direction::CW;
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	2201      	movs	r2, #1
 8000e9a:	f883 213c 	strb.w	r2, [r3, #316]	@ 0x13c
    }
    // check pole pair number
    pp_check_result = !(fabs(moved*pole_pairs - _2PI) > 0.5f); // 0.5f is arbitrary number it can be lower or higher!
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ea2:	ee07 3a90 	vmov	s15, r3
 8000ea6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000eaa:	edd7 7a05 	vldr	s15, [r7, #20]
 8000eae:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000eb2:	ed9f 7a47 	vldr	s14, [pc, #284]	@ 8000fd0 <_ZN9BLDCMotor11alignSensorEv+0x338>
 8000eb6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000eba:	eeb0 0a67 	vmov.f32	s0, s15
 8000ebe:	f7ff fcc9 	bl	8000854 <_ZSt4fabsf>
 8000ec2:	eef0 7a40 	vmov.f32	s15, s0
 8000ec6:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8000eca:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000ece:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ed2:	bfcc      	ite	gt
 8000ed4:	2301      	movgt	r3, #1
 8000ed6:	2300      	movle	r3, #0
 8000ed8:	b2db      	uxtb	r3, r3
 8000eda:	f083 0301 	eor.w	r3, r3, #1
 8000ede:	b2da      	uxtb	r2, r3
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	f883 213d 	strb.w	r2, [r3, #317]	@ 0x13d
  } else {
	 // SIMPLEFOC_DEBUG("MOT: Skip dir calib.");
  }

  // zero electric angle not known
  if(!_isset(zero_electric_angle)){
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	edd3 7a4e 	vldr	s15, [r3, #312]	@ 0x138
 8000eec:	ed9f 7a3d 	vldr	s14, [pc, #244]	@ 8000fe4 <_ZN9BLDCMotor11alignSensorEv+0x34c>
 8000ef0:	eef4 7a47 	vcmp.f32	s15, s14
 8000ef4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ef8:	d162      	bne.n	8000fc0 <_ZN9BLDCMotor11alignSensorEv+0x328>
    // align the electrical phases of the motor and sensor
    // set angle -90(270 = 3PI/2) degrees
    setPhaseVoltage(voltage_align, 0,  _3PI_2);
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	3318      	adds	r3, #24
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	ed9f 1a35 	vldr	s2, [pc, #212]	@ 8000fd8 <_ZN9BLDCMotor11alignSensorEv+0x340>
 8000f06:	eddf 0a35 	vldr	s1, [pc, #212]	@ 8000fdc <_ZN9BLDCMotor11alignSensorEv+0x344>
 8000f0a:	ed97 0a08 	vldr	s0, [r7, #32]
 8000f0e:	6878      	ldr	r0, [r7, #4]
 8000f10:	4798      	blx	r3
    HAL_Delay(700);
 8000f12:	f44f 702f 	mov.w	r0, #700	@ 0x2bc
 8000f16:	f003 fa31 	bl	800437c <HAL_Delay>
    // read the sensor
    sensor->update();
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	3314      	adds	r3, #20
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	4610      	mov	r0, r2
 8000f2e:	4798      	blx	r3
    // get the current zero electric angle
    zero_electric_angle = 0;
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	f04f 0200 	mov.w	r2, #0
 8000f36:	f8c3 2138 	str.w	r2, [r3, #312]	@ 0x138
    zero_electric_angle = electricalAngle();
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	f002 f90d 	bl	800315c <_ZN8FOCMotor15electricalAngleEv>
 8000f42:	eef0 7a40 	vmov.f32	s15, s0
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	edc3 7a4e 	vstr	s15, [r3, #312]	@ 0x138
    zero_electric_angle =  _normalizeAngle(_electricalAngle(sensor_direction*sensor->getAngle(), pole_pairs));
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	f993 313c 	ldrsb.w	r3, [r3, #316]	@ 0x13c
 8000f52:	ee07 3a90 	vmov	s15, r3
 8000f56:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	3304      	adds	r3, #4
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	4610      	mov	r0, r2
 8000f6e:	4798      	blx	r3
 8000f70:	eef0 7a40 	vmov.f32	s15, s0
 8000f74:	ee68 7a27 	vmul.f32	s15, s16, s15
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	eeb0 0a67 	vmov.f32	s0, s15
 8000f82:	f002 fb6f 	bl	8003664 <_Z16_electricalAnglefi>
 8000f86:	eef0 7a40 	vmov.f32	s15, s0
 8000f8a:	eeb0 0a67 	vmov.f32	s0, s15
 8000f8e:	f002 fb45 	bl	800361c <_Z15_normalizeAnglef>
 8000f92:	eef0 7a40 	vmov.f32	s15, s0
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	edc3 7a4e 	vstr	s15, [r3, #312]	@ 0x138
    HAL_Delay(20);
 8000f9c:	2014      	movs	r0, #20
 8000f9e:	f003 f9ed 	bl	800437c <HAL_Delay>
    //if(monitor_port){
    //  SIMPLEFOC_DEBUG("MOT: Zero elec. angle: ", zero_electric_angle);
    //}
    // stop everything
    setPhaseVoltage(0, 0, 0);
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	3318      	adds	r3, #24
 8000fa8:	681b      	ldr	r3, [r3, #0]
 8000faa:	ed9f 1a0c 	vldr	s2, [pc, #48]	@ 8000fdc <_ZN9BLDCMotor11alignSensorEv+0x344>
 8000fae:	eddf 0a0b 	vldr	s1, [pc, #44]	@ 8000fdc <_ZN9BLDCMotor11alignSensorEv+0x344>
 8000fb2:	ed9f 0a0a 	vldr	s0, [pc, #40]	@ 8000fdc <_ZN9BLDCMotor11alignSensorEv+0x344>
 8000fb6:	6878      	ldr	r0, [r7, #4]
 8000fb8:	4798      	blx	r3
    HAL_Delay(200);
 8000fba:	20c8      	movs	r0, #200	@ 0xc8
 8000fbc:	f003 f9de 	bl	800437c <HAL_Delay>
  } else {
	  //SIMPLEFOC_DEBUG("MOT: Skip offset calib.");
  }
  return exit_flag;
 8000fc0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	3730      	adds	r7, #48	@ 0x30
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	ecbd 8b02 	vpop	{d8}
 8000fcc:	bd80      	pop	{r7, pc}
 8000fce:	bf00      	nop
 8000fd0:	40c90fdb 	.word	0x40c90fdb
 8000fd4:	43fa0000 	.word	0x43fa0000
 8000fd8:	4096cbe4 	.word	0x4096cbe4
 8000fdc:	00000000 	.word	0x00000000
 8000fe0:	3d7ecfa9 	.word	0x3d7ecfa9
 8000fe4:	c640e400 	.word	0xc640e400

08000fe8 <_ZN9BLDCMotor18absoluteZeroSearchEv>:

// Encoder alignment the absolute zero angle
// - to the index
int BLDCMotor::absoluteZeroSearch() {
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b084      	sub	sp, #16
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	6078      	str	r0, [r7, #4]
  // sensor precision: this is all ok, as the search happens near the 0-angle, where the precision
  //                    of float is sufficient.
  //SIMPLEFOC_DEBUG("MOT: Index search...");
  // search the absolute zero with small velocity
  float limit_vel = velocity_limit;
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000ff4:	60fb      	str	r3, [r7, #12]
  float limit_volt = voltage_limit;
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ffa:	60bb      	str	r3, [r7, #8]
  velocity_limit = velocity_index_search;
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	661a      	str	r2, [r3, #96]	@ 0x60
  voltage_limit = voltage_sensor_align;
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	659a      	str	r2, [r3, #88]	@ 0x58
  shaft_angle = 0;
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	f04f 0200 	mov.w	r2, #0
 8001012:	60da      	str	r2, [r3, #12]
  while(sensor->needsSearch() && shaft_angle < _2PI){
 8001014:	e003      	b.n	800101e <_ZN9BLDCMotor18absoluteZeroSearchEv+0x36>
	  absolute_zero_search_flag = true;
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	2201      	movs	r2, #1
 800101a:	f883 2170 	strb.w	r2, [r3, #368]	@ 0x170
  while(sensor->needsSearch() && shaft_angle < _2PI){
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	3318      	adds	r3, #24
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	4610      	mov	r0, r2
 8001032:	4798      	blx	r3
 8001034:	4603      	mov	r3, r0
 8001036:	2b00      	cmp	r3, #0
 8001038:	d00b      	beq.n	8001052 <_ZN9BLDCMotor18absoluteZeroSearchEv+0x6a>
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	edd3 7a03 	vldr	s15, [r3, #12]
 8001040:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 80010b0 <_ZN9BLDCMotor18absoluteZeroSearchEv+0xc8>
 8001044:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001048:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800104c:	d501      	bpl.n	8001052 <_ZN9BLDCMotor18absoluteZeroSearchEv+0x6a>
 800104e:	2301      	movs	r3, #1
 8001050:	e000      	b.n	8001054 <_ZN9BLDCMotor18absoluteZeroSearchEv+0x6c>
 8001052:	2300      	movs	r3, #0
 8001054:	2b00      	cmp	r3, #0
 8001056:	d1de      	bne.n	8001016 <_ZN9BLDCMotor18absoluteZeroSearchEv+0x2e>
  }
  absolute_zero_search_flag = false;
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	2200      	movs	r2, #0
 800105c:	f883 2170 	strb.w	r2, [r3, #368]	@ 0x170
  // disable motor
  setPhaseVoltage(0, 0, 0);
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	3318      	adds	r3, #24
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	ed9f 1a12 	vldr	s2, [pc, #72]	@ 80010b4 <_ZN9BLDCMotor18absoluteZeroSearchEv+0xcc>
 800106c:	eddf 0a11 	vldr	s1, [pc, #68]	@ 80010b4 <_ZN9BLDCMotor18absoluteZeroSearchEv+0xcc>
 8001070:	ed9f 0a10 	vldr	s0, [pc, #64]	@ 80010b4 <_ZN9BLDCMotor18absoluteZeroSearchEv+0xcc>
 8001074:	6878      	ldr	r0, [r7, #4]
 8001076:	4798      	blx	r3
  // reinit the limits
  velocity_limit = limit_vel;
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	68fa      	ldr	r2, [r7, #12]
 800107c:	661a      	str	r2, [r3, #96]	@ 0x60
  voltage_limit = limit_volt;
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	68ba      	ldr	r2, [r7, #8]
 8001082:	659a      	str	r2, [r3, #88]	@ 0x58
  // check if the zero found
  //if(monitor_port){
  //  if(sensor->needsSearch()) { SIMPLEFOC_DEBUG("MOT: Error: Not found!"); }
  //  else { SIMPLEFOC_DEBUG("MOT: Success!"); }
 // }
  return !sensor->needsSearch();
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	3318      	adds	r3, #24
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	4610      	mov	r0, r2
 8001098:	4798      	blx	r3
 800109a:	4603      	mov	r3, r0
 800109c:	2b00      	cmp	r3, #0
 800109e:	bf0c      	ite	eq
 80010a0:	2301      	moveq	r3, #1
 80010a2:	2300      	movne	r3, #0
 80010a4:	b2db      	uxtb	r3, r3
}
 80010a6:	4618      	mov	r0, r3
 80010a8:	3710      	adds	r7, #16
 80010aa:	46bd      	mov	sp, r7
 80010ac:	bd80      	pop	{r7, pc}
 80010ae:	bf00      	nop
 80010b0:	40c90fdb 	.word	0x40c90fdb
 80010b4:	00000000 	.word	0x00000000

080010b8 <_ZN9BLDCMotor34absoluteZeroSearchInterruptHandlerEv>:

void BLDCMotor::absoluteZeroSearchInterruptHandler() {
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b082      	sub	sp, #8
 80010bc:	af00      	add	r7, sp, #0
 80010be:	6078      	str	r0, [r7, #4]
	if(absolute_zero_search_flag == true){
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	f893 3170 	ldrb.w	r3, [r3, #368]	@ 0x170
 80010c6:	2b01      	cmp	r3, #1
 80010c8:	d10f      	bne.n	80010ea <_ZN9BLDCMotor34absoluteZeroSearchInterruptHandlerEv+0x32>
		angleOpenloop(1.5f*_2PI);
 80010ca:	ed9f 0a0a 	vldr	s0, [pc, #40]	@ 80010f4 <_ZN9BLDCMotor34absoluteZeroSearchInterruptHandlerEv+0x3c>
 80010ce:	6878      	ldr	r0, [r7, #4]
 80010d0:	f001 f88e 	bl	80021f0 <_ZN9BLDCMotor13angleOpenloopEf>
		sensor->update();
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	3314      	adds	r3, #20
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	4610      	mov	r0, r2
 80010e8:	4798      	blx	r3
	}
}
 80010ea:	bf00      	nop
 80010ec:	3708      	adds	r7, #8
 80010ee:	46bd      	mov	sp, r7
 80010f0:	bd80      	pop	{r7, pc}
 80010f2:	bf00      	nop
 80010f4:	4116cbe4 	.word	0x4116cbe4

080010f8 <_ZN9BLDCMotor7loopFOCEv>:

// Iterative function looping FOC algorithm, setting Uq on the Motor
// The faster it can be run the better
void BLDCMotor::loopFOC() {
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b082      	sub	sp, #8
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	6078      	str	r0, [r7, #4]
  // update sensor - do this even in open-loop mode, as user may be switching between modes and we could lose track
  //                 of full rotations otherwise.
  if (sensor) {
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
 8001106:	2b00      	cmp	r3, #0
 8001108:	d00a      	beq.n	8001120 <_ZN9BLDCMotor7loopFOCEv+0x28>
	  sensor->update();
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	3314      	adds	r3, #20
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	4610      	mov	r0, r2
 800111e:	4798      	blx	r3
  }

  // if open-loop do nothing
  if( controller==MotionControlType::angle_openloop || controller==MotionControlType::velocity_openloop ){
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	f893 3069 	ldrb.w	r3, [r3, #105]	@ 0x69
 8001126:	2b04      	cmp	r3, #4
 8001128:	d028      	beq.n	800117c <_ZN9BLDCMotor7loopFOCEv+0x84>
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	f893 3069 	ldrb.w	r3, [r3, #105]	@ 0x69
 8001130:	2b03      	cmp	r3, #3
 8001132:	d023      	beq.n	800117c <_ZN9BLDCMotor7loopFOCEv+0x84>
	  return;
  }
  
  // if disabled do nothing
  if(!enabled){
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	f993 3064 	ldrsb.w	r3, [r3, #100]	@ 0x64
 800113a:	2b00      	cmp	r3, #0
 800113c:	d020      	beq.n	8001180 <_ZN9BLDCMotor7loopFOCEv+0x88>
  }

  // Needs the update() to be called first
  // This function will not have numerical issues because it uses Sensor::getMechanicalAngle() 
  // which is in range 0-2PI
  electrical_angle = electricalAngle();
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	4618      	mov	r0, r3
 8001142:	f002 f80b 	bl	800315c <_ZN8FOCMotor15electricalAngleEv>
 8001146:	eef0 7a40 	vmov.f32	s15, s0
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	edc3 7a04 	vstr	s15, [r3, #16]

  }
  */

  // set the phase voltage - FOC heart function :)
  setPhaseVoltage(voltage.q, voltage.d, electrical_angle);
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	3318      	adds	r3, #24
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	687a      	ldr	r2, [r7, #4]
 800115a:	edd2 7a0a 	vldr	s15, [r2, #40]	@ 0x28
 800115e:	687a      	ldr	r2, [r7, #4]
 8001160:	ed92 7a09 	vldr	s14, [r2, #36]	@ 0x24
 8001164:	687a      	ldr	r2, [r7, #4]
 8001166:	edd2 6a04 	vldr	s13, [r2, #16]
 800116a:	eeb0 1a66 	vmov.f32	s2, s13
 800116e:	eef0 0a47 	vmov.f32	s1, s14
 8001172:	eeb0 0a67 	vmov.f32	s0, s15
 8001176:	6878      	ldr	r0, [r7, #4]
 8001178:	4798      	blx	r3
 800117a:	e002      	b.n	8001182 <_ZN9BLDCMotor7loopFOCEv+0x8a>
	  return;
 800117c:	bf00      	nop
 800117e:	e000      	b.n	8001182 <_ZN9BLDCMotor7loopFOCEv+0x8a>
	  return;
 8001180:	bf00      	nop
}
 8001182:	3708      	adds	r7, #8
 8001184:	46bd      	mov	sp, r7
 8001186:	bd80      	pop	{r7, pc}

08001188 <_ZN9BLDCMotor4moveEf>:
// Iterative function running outer loop of the FOC algorithm
// Behavior of this function is determined by the motor.controller variable
// It runs either angle, velocity or torque loop
// - needs to be called iteratively it is asynchronous function
// - if target is not set it uses motor.target value
void BLDCMotor::move(float new_target) {
 8001188:	b580      	push	{r7, lr}
 800118a:	ed2d 8b02 	vpush	{d8}
 800118e:	b082      	sub	sp, #8
 8001190:	af00      	add	r7, sp, #0
 8001192:	6078      	str	r0, [r7, #4]
 8001194:	ed87 0a00 	vstr	s0, [r7]

  // set internal target variable
  if(_isset(new_target)) target = new_target;
 8001198:	edd7 7a00 	vldr	s15, [r7]
 800119c:	ed9f 7aad 	vldr	s14, [pc, #692]	@ 8001454 <_ZN9BLDCMotor4moveEf+0x2cc>
 80011a0:	eef4 7a47 	vcmp.f32	s15, s14
 80011a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011a8:	d002      	beq.n	80011b0 <_ZN9BLDCMotor4moveEf+0x28>
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	683a      	ldr	r2, [r7, #0]
 80011ae:	605a      	str	r2, [r3, #4]
  
  // downsampling (optional)
  if(motion_cnt++ < motion_downsample) return;
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	f8d3 3130 	ldr.w	r3, [r3, #304]	@ 0x130
 80011b6:	1c59      	adds	r1, r3, #1
 80011b8:	687a      	ldr	r2, [r7, #4]
 80011ba:	f8c2 1130 	str.w	r1, [r2, #304]	@ 0x130
 80011be:	687a      	ldr	r2, [r7, #4]
 80011c0:	f8d2 212c 	ldr.w	r2, [r2, #300]	@ 0x12c
 80011c4:	4293      	cmp	r3, r2
 80011c6:	bf34      	ite	cc
 80011c8:	2301      	movcc	r3, #1
 80011ca:	2300      	movcs	r3, #0
 80011cc:	b2db      	uxtb	r3, r3
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	f040 8380 	bne.w	80018d4 <_ZN9BLDCMotor4moveEf+0x74c>
  motion_cnt = 0;
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	2200      	movs	r2, #0
 80011d8:	f8c3 2130 	str.w	r2, [r3, #304]	@ 0x130
  // get shaft angle
  // TODO sensor precision: the shaft_angle actually stores the complete position, including full rotations, as a float
  //                        For this reason it is NOT precise when the angles become large.
  //                        Additionally, the way LPF works on angle is a precision issue, and the angle-LPF is a problem
  //                        when switching to a 2-component representation.
  if( controller!=MotionControlType::angle_openloop && controller!=MotionControlType::velocity_openloop ) 
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	f893 3069 	ldrb.w	r3, [r3, #105]	@ 0x69
 80011e2:	2b04      	cmp	r3, #4
 80011e4:	d00d      	beq.n	8001202 <_ZN9BLDCMotor4moveEf+0x7a>
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	f893 3069 	ldrb.w	r3, [r3, #105]	@ 0x69
 80011ec:	2b03      	cmp	r3, #3
 80011ee:	d008      	beq.n	8001202 <_ZN9BLDCMotor4moveEf+0x7a>
    shaft_angle = shaftAngle(); // read value even if motor is disabled to keep the monitoring updated but not in openloop mode
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	4618      	mov	r0, r3
 80011f4:	f001 ff41 	bl	800307a <_ZN8FOCMotor10shaftAngleEv>
 80011f8:	eef0 7a40 	vmov.f32	s15, s0
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	edc3 7a03 	vstr	s15, [r3, #12]
  // get angular velocity  TODO the velocity reading probably also shouldn't happen in open loop modes?
  shaft_velocity = shaftVelocity(); // read value even if motor is disabled to keep the monitoring updated
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	4618      	mov	r0, r3
 8001206:	f001 ff73 	bl	80030f0 <_ZN8FOCMotor13shaftVelocityEv>
 800120a:	eef0 7a40 	vmov.f32	s15, s0
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	edc3 7a05 	vstr	s15, [r3, #20]

  // if disabled do nothing
  if(!enabled) return;
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	f993 3064 	ldrsb.w	r3, [r3, #100]	@ 0x64
 800121a:	2b00      	cmp	r3, #0
 800121c:	f000 835c 	beq.w	80018d8 <_ZN9BLDCMotor4moveEf+0x750>
  
  // calculate the back-emf voltage if KV_rating available U_bemf = vel*(1/KV)
  if (_isset(KV_rating)) voltage_bemf = shaft_velocity/(KV_rating*_SQRT3)/_RPM_TO_RADS;
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 8001226:	ed9f 7a8b 	vldr	s14, [pc, #556]	@ 8001454 <_ZN9BLDCMotor4moveEf+0x2cc>
 800122a:	eef4 7a47 	vcmp.f32	s15, s14
 800122e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001232:	d012      	beq.n	800125a <_ZN9BLDCMotor4moveEf+0xd2>
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	edd3 6a05 	vldr	s13, [r3, #20]
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 8001240:	ed9f 7a82 	vldr	s14, [pc, #520]	@ 800144c <_ZN9BLDCMotor4moveEf+0x2c4>
 8001244:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001248:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800124c:	eddf 6a80 	vldr	s13, [pc, #512]	@ 8001450 <_ZN9BLDCMotor4moveEf+0x2c8>
 8001250:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	edc3 7a0d 	vstr	s15, [r3, #52]	@ 0x34
  // estimate the motor current if phase reistance available and current_sense not available
  if(!current_sense && _isset(phase_resistance)) current.q = (voltage.q - voltage_bemf)/phase_resistance;
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 8001260:	2b00      	cmp	r3, #0
 8001262:	d119      	bne.n	8001298 <_ZN9BLDCMotor4moveEf+0x110>
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 800126a:	ed9f 7a7a 	vldr	s14, [pc, #488]	@ 8001454 <_ZN9BLDCMotor4moveEf+0x2cc>
 800126e:	eef4 7a47 	vcmp.f32	s15, s14
 8001272:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001276:	d00f      	beq.n	8001298 <_ZN9BLDCMotor4moveEf+0x110>
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8001284:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	ed93 7a12 	vldr	s14, [r3, #72]	@ 0x48
 800128e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30

  // upgrade the current based voltage limit
  switch (controller) {
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	f893 3069 	ldrb.w	r3, [r3, #105]	@ 0x69
 800129e:	2b04      	cmp	r3, #4
 80012a0:	f200 831f 	bhi.w	80018e2 <_ZN9BLDCMotor4moveEf+0x75a>
 80012a4:	a201      	add	r2, pc, #4	@ (adr r2, 80012ac <_ZN9BLDCMotor4moveEf+0x124>)
 80012a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012aa:	bf00      	nop
 80012ac:	080012c1 	.word	0x080012c1
 80012b0:	080016ad 	.word	0x080016ad
 80012b4:	08001459 	.word	0x08001459
 80012b8:	0800187d 	.word	0x0800187d
 80012bc:	080018a9 	.word	0x080018a9
    case MotionControlType::torque:
      if(torque_controller == TorqueControlType::voltage){ // if voltage torque control
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	f040 80bb 	bne.w	8001442 <_ZN9BLDCMotor4moveEf+0x2ba>
        if(!_isset(phase_resistance))  voltage.q = target;
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 80012d2:	ed9f 7a60 	vldr	s14, [pc, #384]	@ 8001454 <_ZN9BLDCMotor4moveEf+0x2cc>
 80012d6:	eef4 7a47 	vcmp.f32	s15, s14
 80012da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012de:	d104      	bne.n	80012ea <_ZN9BLDCMotor4moveEf+0x162>
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	685a      	ldr	r2, [r3, #4]
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	629a      	str	r2, [r3, #40]	@ 0x28
 80012e8:	e00f      	b.n	800130a <_ZN9BLDCMotor4moveEf+0x182>
        else  voltage.q =  target*phase_resistance + voltage_bemf;
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	ed93 7a01 	vldr	s14, [r3, #4]
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 80012f6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8001300:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
        voltage.q = _constrain(voltage.q, -voltage_limit, voltage_limit);
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	edd3 7a16 	vldr	s15, [r3, #88]	@ 0x58
 8001316:	eef1 7a67 	vneg.f32	s15, s15
 800131a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800131e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001322:	d505      	bpl.n	8001330 <_ZN9BLDCMotor4moveEf+0x1a8>
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	edd3 7a16 	vldr	s15, [r3, #88]	@ 0x58
 800132a:	eef1 7a67 	vneg.f32	s15, s15
 800132e:	e011      	b.n	8001354 <_ZN9BLDCMotor4moveEf+0x1cc>
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	edd3 7a16 	vldr	s15, [r3, #88]	@ 0x58
 800133c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001340:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001344:	dd03      	ble.n	800134e <_ZN9BLDCMotor4moveEf+0x1c6>
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	edd3 7a16 	vldr	s15, [r3, #88]	@ 0x58
 800134c:	e002      	b.n	8001354 <_ZN9BLDCMotor4moveEf+0x1cc>
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
        // set d-component (lag compensation if known inductance)
        if(!_isset(phase_inductance)) voltage.d = 0;
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	edd3 7a15 	vldr	s15, [r3, #84]	@ 0x54
 8001360:	ed9f 7a3c 	vldr	s14, [pc, #240]	@ 8001454 <_ZN9BLDCMotor4moveEf+0x2cc>
 8001364:	eef4 7a47 	vcmp.f32	s15, s14
 8001368:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800136c:	d104      	bne.n	8001378 <_ZN9BLDCMotor4moveEf+0x1f0>
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	f04f 0200 	mov.w	r2, #0
 8001374:	625a      	str	r2, [r3, #36]	@ 0x24
        else voltage.d = _constrain( -target*shaft_velocity*pole_pairs*phase_inductance, -voltage_limit, voltage_limit);
      }else{
        current_sp = target; // if current/foc_current torque control
      }
      break;
 8001376:	e2b4      	b.n	80018e2 <_ZN9BLDCMotor4moveEf+0x75a>
        else voltage.d = _constrain( -target*shaft_velocity*pole_pairs*phase_inductance, -voltage_limit, voltage_limit);
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	edd3 7a01 	vldr	s15, [r3, #4]
 800137e:	eeb1 7a67 	vneg.f32	s14, s15
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	edd3 7a05 	vldr	s15, [r3, #20]
 8001388:	ee27 7a27 	vmul.f32	s14, s14, s15
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001390:	ee07 3a90 	vmov	s15, r3
 8001394:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001398:	ee27 7a27 	vmul.f32	s14, s14, s15
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	edd3 7a15 	vldr	s15, [r3, #84]	@ 0x54
 80013a2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	edd3 7a16 	vldr	s15, [r3, #88]	@ 0x58
 80013ac:	eef1 7a67 	vneg.f32	s15, s15
 80013b0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80013b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013b8:	d505      	bpl.n	80013c6 <_ZN9BLDCMotor4moveEf+0x23e>
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	edd3 7a16 	vldr	s15, [r3, #88]	@ 0x58
 80013c0:	eef1 7a67 	vneg.f32	s15, s15
 80013c4:	e039      	b.n	800143a <_ZN9BLDCMotor4moveEf+0x2b2>
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	edd3 7a01 	vldr	s15, [r3, #4]
 80013cc:	eeb1 7a67 	vneg.f32	s14, s15
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	edd3 7a05 	vldr	s15, [r3, #20]
 80013d6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013de:	ee07 3a90 	vmov	s15, r3
 80013e2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80013e6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	edd3 7a15 	vldr	s15, [r3, #84]	@ 0x54
 80013f0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	edd3 7a16 	vldr	s15, [r3, #88]	@ 0x58
 80013fa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80013fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001402:	dd03      	ble.n	800140c <_ZN9BLDCMotor4moveEf+0x284>
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	edd3 7a16 	vldr	s15, [r3, #88]	@ 0x58
 800140a:	e016      	b.n	800143a <_ZN9BLDCMotor4moveEf+0x2b2>
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	edd3 7a01 	vldr	s15, [r3, #4]
 8001412:	eeb1 7a67 	vneg.f32	s14, s15
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	edd3 7a05 	vldr	s15, [r3, #20]
 800141c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001424:	ee07 3a90 	vmov	s15, r3
 8001428:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800142c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	edd3 7a15 	vldr	s15, [r3, #84]	@ 0x54
 8001436:	ee67 7a27 	vmul.f32	s15, s14, s15
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
      break;
 8001440:	e24f      	b.n	80018e2 <_ZN9BLDCMotor4moveEf+0x75a>
        current_sp = target; // if current/foc_current torque control
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	685a      	ldr	r2, [r3, #4]
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	619a      	str	r2, [r3, #24]
      break;
 800144a:	e24a      	b.n	80018e2 <_ZN9BLDCMotor4moveEf+0x75a>
 800144c:	3fddb3d7 	.word	0x3fddb3d7
 8001450:	3dd67750 	.word	0x3dd67750
 8001454:	c640e400 	.word	0xc640e400
    case MotionControlType::angle:
      // TODO sensor precision: this calculation is not numerically precise. The target value cannot express precise positions when
      //                        the angles are large. This results in not being able to command small changes at high position values.
      //                        to solve this, the delta-angle has to be calculated in a numerically precise way.
      // angle set point
      shaft_angle_sp = target;
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	685a      	ldr	r2, [r3, #4]
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	621a      	str	r2, [r3, #32]
      // calculate velocity set point
      shaft_velocity_sp = feed_forward_velocity + P_angle( shaft_angle_sp - shaft_angle );
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	ed93 8a02 	vldr	s16, [r3, #8]
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	f103 02f0 	add.w	r2, r3, #240	@ 0xf0
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	ed93 7a08 	vldr	s14, [r3, #32]
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	edd3 7a03 	vldr	s15, [r3, #12]
 8001478:	ee77 7a67 	vsub.f32	s15, s14, s15
 800147c:	eeb0 0a67 	vmov.f32	s0, s15
 8001480:	4610      	mov	r0, r2
 8001482:	f002 f959 	bl	8003738 <_ZN13PIDControllerclEf>
 8001486:	eef0 7a40 	vmov.f32	s15, s0
 800148a:	ee78 7a27 	vadd.f32	s15, s16, s15
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	edc3 7a07 	vstr	s15, [r3, #28]
      shaft_velocity_sp = _constrain(shaft_velocity_sp,-velocity_limit, velocity_limit);
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	ed93 7a07 	vldr	s14, [r3, #28]
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	edd3 7a18 	vldr	s15, [r3, #96]	@ 0x60
 80014a0:	eef1 7a67 	vneg.f32	s15, s15
 80014a4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80014a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014ac:	d505      	bpl.n	80014ba <_ZN9BLDCMotor4moveEf+0x332>
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	edd3 7a18 	vldr	s15, [r3, #96]	@ 0x60
 80014b4:	eef1 7a67 	vneg.f32	s15, s15
 80014b8:	e011      	b.n	80014de <_ZN9BLDCMotor4moveEf+0x356>
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	ed93 7a07 	vldr	s14, [r3, #28]
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	edd3 7a18 	vldr	s15, [r3, #96]	@ 0x60
 80014c6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80014ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014ce:	dd03      	ble.n	80014d8 <_ZN9BLDCMotor4moveEf+0x350>
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	edd3 7a18 	vldr	s15, [r3, #96]	@ 0x60
 80014d6:	e002      	b.n	80014de <_ZN9BLDCMotor4moveEf+0x356>
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	edd3 7a07 	vldr	s15, [r3, #28]
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	edc3 7a07 	vstr	s15, [r3, #28]
      // calculate the torque command - sensor precision: this calculation is ok, but based on bad value from previous calculation
      current_sp = PID_velocity(shaft_velocity_sp - shaft_velocity); // if voltage torque control
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	f103 02cc 	add.w	r2, r3, #204	@ 0xcc
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	ed93 7a07 	vldr	s14, [r3, #28]
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	edd3 7a05 	vldr	s15, [r3, #20]
 80014f6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80014fa:	eeb0 0a67 	vmov.f32	s0, s15
 80014fe:	4610      	mov	r0, r2
 8001500:	f002 f91a 	bl	8003738 <_ZN13PIDControllerclEf>
 8001504:	eef0 7a40 	vmov.f32	s15, s0
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	edc3 7a06 	vstr	s15, [r3, #24]
      // if torque controlled through voltage
      if(torque_controller == TorqueControlType::voltage){
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
 8001514:	2b00      	cmp	r3, #0
 8001516:	f040 81e1 	bne.w	80018dc <_ZN9BLDCMotor4moveEf+0x754>
        // use voltage if phase-resistance not provided
        if(!_isset(phase_resistance))  voltage.q = current_sp;
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8001520:	ed1f 7a34 	vldr	s14, [pc, #-208]	@ 8001454 <_ZN9BLDCMotor4moveEf+0x2cc>
 8001524:	eef4 7a47 	vcmp.f32	s15, s14
 8001528:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800152c:	d104      	bne.n	8001538 <_ZN9BLDCMotor4moveEf+0x3b0>
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	699a      	ldr	r2, [r3, #24]
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	629a      	str	r2, [r3, #40]	@ 0x28
 8001536:	e045      	b.n	80015c4 <_ZN9BLDCMotor4moveEf+0x43c>
        else  voltage.q =  _constrain( current_sp*phase_resistance + voltage_bemf , -voltage_limit, voltage_limit);
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	ed93 7a06 	vldr	s14, [r3, #24]
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8001544:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 800154e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	edd3 7a16 	vldr	s15, [r3, #88]	@ 0x58
 8001558:	eef1 7a67 	vneg.f32	s15, s15
 800155c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001560:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001564:	d505      	bpl.n	8001572 <_ZN9BLDCMotor4moveEf+0x3ea>
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	edd3 7a16 	vldr	s15, [r3, #88]	@ 0x58
 800156c:	eef1 7a67 	vneg.f32	s15, s15
 8001570:	e025      	b.n	80015be <_ZN9BLDCMotor4moveEf+0x436>
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	ed93 7a06 	vldr	s14, [r3, #24]
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 800157e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8001588:	ee37 7a27 	vadd.f32	s14, s14, s15
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	edd3 7a16 	vldr	s15, [r3, #88]	@ 0x58
 8001592:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001596:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800159a:	dd03      	ble.n	80015a4 <_ZN9BLDCMotor4moveEf+0x41c>
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	edd3 7a16 	vldr	s15, [r3, #88]	@ 0x58
 80015a2:	e00c      	b.n	80015be <_ZN9BLDCMotor4moveEf+0x436>
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	ed93 7a06 	vldr	s14, [r3, #24]
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 80015b0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 80015ba:	ee77 7a27 	vadd.f32	s15, s14, s15
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
        // set d-component (lag compensation if known inductance)
        if(!_isset(phase_inductance)) voltage.d = 0;
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	edd3 7a15 	vldr	s15, [r3, #84]	@ 0x54
 80015ca:	ed1f 7a5e 	vldr	s14, [pc, #-376]	@ 8001454 <_ZN9BLDCMotor4moveEf+0x2cc>
 80015ce:	eef4 7a47 	vcmp.f32	s15, s14
 80015d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015d6:	d104      	bne.n	80015e2 <_ZN9BLDCMotor4moveEf+0x45a>
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	f04f 0200 	mov.w	r2, #0
 80015de:	625a      	str	r2, [r3, #36]	@ 0x24
        else voltage.d = _constrain( -current_sp*shaft_velocity*pole_pairs*phase_inductance, -voltage_limit, voltage_limit);
      }
      break;
 80015e0:	e17c      	b.n	80018dc <_ZN9BLDCMotor4moveEf+0x754>
        else voltage.d = _constrain( -current_sp*shaft_velocity*pole_pairs*phase_inductance, -voltage_limit, voltage_limit);
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	edd3 7a06 	vldr	s15, [r3, #24]
 80015e8:	eeb1 7a67 	vneg.f32	s14, s15
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	edd3 7a05 	vldr	s15, [r3, #20]
 80015f2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015fa:	ee07 3a90 	vmov	s15, r3
 80015fe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001602:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	edd3 7a15 	vldr	s15, [r3, #84]	@ 0x54
 800160c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	edd3 7a16 	vldr	s15, [r3, #88]	@ 0x58
 8001616:	eef1 7a67 	vneg.f32	s15, s15
 800161a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800161e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001622:	d505      	bpl.n	8001630 <_ZN9BLDCMotor4moveEf+0x4a8>
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	edd3 7a16 	vldr	s15, [r3, #88]	@ 0x58
 800162a:	eef1 7a67 	vneg.f32	s15, s15
 800162e:	e039      	b.n	80016a4 <_ZN9BLDCMotor4moveEf+0x51c>
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	edd3 7a06 	vldr	s15, [r3, #24]
 8001636:	eeb1 7a67 	vneg.f32	s14, s15
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	edd3 7a05 	vldr	s15, [r3, #20]
 8001640:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001648:	ee07 3a90 	vmov	s15, r3
 800164c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001650:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	edd3 7a15 	vldr	s15, [r3, #84]	@ 0x54
 800165a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	edd3 7a16 	vldr	s15, [r3, #88]	@ 0x58
 8001664:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001668:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800166c:	dd03      	ble.n	8001676 <_ZN9BLDCMotor4moveEf+0x4ee>
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	edd3 7a16 	vldr	s15, [r3, #88]	@ 0x58
 8001674:	e016      	b.n	80016a4 <_ZN9BLDCMotor4moveEf+0x51c>
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	edd3 7a06 	vldr	s15, [r3, #24]
 800167c:	eeb1 7a67 	vneg.f32	s14, s15
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	edd3 7a05 	vldr	s15, [r3, #20]
 8001686:	ee27 7a27 	vmul.f32	s14, s14, s15
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800168e:	ee07 3a90 	vmov	s15, r3
 8001692:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001696:	ee27 7a27 	vmul.f32	s14, s14, s15
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	edd3 7a15 	vldr	s15, [r3, #84]	@ 0x54
 80016a0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
      break;
 80016aa:	e117      	b.n	80018dc <_ZN9BLDCMotor4moveEf+0x754>
    case MotionControlType::velocity:
      // velocity set point - sensor precision: this calculation is numerically precise.
      shaft_velocity_sp = target;
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	685a      	ldr	r2, [r3, #4]
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	61da      	str	r2, [r3, #28]
      // calculate the torque command
      current_sp = PID_velocity(shaft_velocity_sp - shaft_velocity); // if current/foc_current torque control
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	f103 02cc 	add.w	r2, r3, #204	@ 0xcc
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	ed93 7a07 	vldr	s14, [r3, #28]
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	edd3 7a05 	vldr	s15, [r3, #20]
 80016c6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80016ca:	eeb0 0a67 	vmov.f32	s0, s15
 80016ce:	4610      	mov	r0, r2
 80016d0:	f002 f832 	bl	8003738 <_ZN13PIDControllerclEf>
 80016d4:	eef0 7a40 	vmov.f32	s15, s0
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	edc3 7a06 	vstr	s15, [r3, #24]
      // if torque controlled through voltage control
      if(torque_controller == TorqueControlType::voltage){
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	f040 80fb 	bne.w	80018e0 <_ZN9BLDCMotor4moveEf+0x758>
        // use voltage if phase-resistance not provided
        if(!_isset(phase_resistance))  voltage.q = current_sp;
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 80016f0:	ed1f 7aa8 	vldr	s14, [pc, #-672]	@ 8001454 <_ZN9BLDCMotor4moveEf+0x2cc>
 80016f4:	eef4 7a47 	vcmp.f32	s15, s14
 80016f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016fc:	d104      	bne.n	8001708 <_ZN9BLDCMotor4moveEf+0x580>
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	699a      	ldr	r2, [r3, #24]
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	629a      	str	r2, [r3, #40]	@ 0x28
 8001706:	e045      	b.n	8001794 <_ZN9BLDCMotor4moveEf+0x60c>
        else  voltage.q = _constrain( current_sp*phase_resistance + voltage_bemf , -voltage_limit, voltage_limit);
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	ed93 7a06 	vldr	s14, [r3, #24]
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8001714:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 800171e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	edd3 7a16 	vldr	s15, [r3, #88]	@ 0x58
 8001728:	eef1 7a67 	vneg.f32	s15, s15
 800172c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001730:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001734:	d505      	bpl.n	8001742 <_ZN9BLDCMotor4moveEf+0x5ba>
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	edd3 7a16 	vldr	s15, [r3, #88]	@ 0x58
 800173c:	eef1 7a67 	vneg.f32	s15, s15
 8001740:	e025      	b.n	800178e <_ZN9BLDCMotor4moveEf+0x606>
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	ed93 7a06 	vldr	s14, [r3, #24]
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 800174e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8001758:	ee37 7a27 	vadd.f32	s14, s14, s15
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	edd3 7a16 	vldr	s15, [r3, #88]	@ 0x58
 8001762:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001766:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800176a:	dd03      	ble.n	8001774 <_ZN9BLDCMotor4moveEf+0x5ec>
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	edd3 7a16 	vldr	s15, [r3, #88]	@ 0x58
 8001772:	e00c      	b.n	800178e <_ZN9BLDCMotor4moveEf+0x606>
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	ed93 7a06 	vldr	s14, [r3, #24]
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8001780:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 800178a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
        // set d-component (lag compensation if known inductance)
        if(!_isset(phase_inductance)) voltage.d = 0;
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	edd3 7a15 	vldr	s15, [r3, #84]	@ 0x54
 800179a:	ed9f 7a54 	vldr	s14, [pc, #336]	@ 80018ec <_ZN9BLDCMotor4moveEf+0x764>
 800179e:	eef4 7a47 	vcmp.f32	s15, s14
 80017a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017a6:	d104      	bne.n	80017b2 <_ZN9BLDCMotor4moveEf+0x62a>
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	f04f 0200 	mov.w	r2, #0
 80017ae:	625a      	str	r2, [r3, #36]	@ 0x24
        else voltage.d = _constrain( -current_sp*shaft_velocity*pole_pairs*phase_inductance, -voltage_limit, voltage_limit);
      }
      break;
 80017b0:	e096      	b.n	80018e0 <_ZN9BLDCMotor4moveEf+0x758>
        else voltage.d = _constrain( -current_sp*shaft_velocity*pole_pairs*phase_inductance, -voltage_limit, voltage_limit);
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	edd3 7a06 	vldr	s15, [r3, #24]
 80017b8:	eeb1 7a67 	vneg.f32	s14, s15
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	edd3 7a05 	vldr	s15, [r3, #20]
 80017c2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017ca:	ee07 3a90 	vmov	s15, r3
 80017ce:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80017d2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	edd3 7a15 	vldr	s15, [r3, #84]	@ 0x54
 80017dc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	edd3 7a16 	vldr	s15, [r3, #88]	@ 0x58
 80017e6:	eef1 7a67 	vneg.f32	s15, s15
 80017ea:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80017ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017f2:	d505      	bpl.n	8001800 <_ZN9BLDCMotor4moveEf+0x678>
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	edd3 7a16 	vldr	s15, [r3, #88]	@ 0x58
 80017fa:	eef1 7a67 	vneg.f32	s15, s15
 80017fe:	e039      	b.n	8001874 <_ZN9BLDCMotor4moveEf+0x6ec>
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	edd3 7a06 	vldr	s15, [r3, #24]
 8001806:	eeb1 7a67 	vneg.f32	s14, s15
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	edd3 7a05 	vldr	s15, [r3, #20]
 8001810:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001818:	ee07 3a90 	vmov	s15, r3
 800181c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001820:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	edd3 7a15 	vldr	s15, [r3, #84]	@ 0x54
 800182a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	edd3 7a16 	vldr	s15, [r3, #88]	@ 0x58
 8001834:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001838:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800183c:	dd03      	ble.n	8001846 <_ZN9BLDCMotor4moveEf+0x6be>
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	edd3 7a16 	vldr	s15, [r3, #88]	@ 0x58
 8001844:	e016      	b.n	8001874 <_ZN9BLDCMotor4moveEf+0x6ec>
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	edd3 7a06 	vldr	s15, [r3, #24]
 800184c:	eeb1 7a67 	vneg.f32	s14, s15
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	edd3 7a05 	vldr	s15, [r3, #20]
 8001856:	ee27 7a27 	vmul.f32	s14, s14, s15
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800185e:	ee07 3a90 	vmov	s15, r3
 8001862:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001866:	ee27 7a27 	vmul.f32	s14, s14, s15
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	edd3 7a15 	vldr	s15, [r3, #84]	@ 0x54
 8001870:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
      break;
 800187a:	e031      	b.n	80018e0 <_ZN9BLDCMotor4moveEf+0x758>
    case MotionControlType::velocity_openloop:
      // velocity control in open loop - sensor precision: this calculation is numerically precise.
      shaft_velocity_sp = target;
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	685a      	ldr	r2, [r3, #4]
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	61da      	str	r2, [r3, #28]
      voltage.q = velocityOpenloop(shaft_velocity_sp); // returns the voltage that is set to the motor
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	edd3 7a07 	vldr	s15, [r3, #28]
 800188a:	eeb0 0a67 	vmov.f32	s0, s15
 800188e:	6878      	ldr	r0, [r7, #4]
 8001890:	f000 fbda 	bl	8002048 <_ZN9BLDCMotor16velocityOpenloopEf>
 8001894:	eef0 7a40 	vmov.f32	s15, s0
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
      voltage.d = 0;
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	f04f 0200 	mov.w	r2, #0
 80018a4:	625a      	str	r2, [r3, #36]	@ 0x24
      break;
 80018a6:	e01c      	b.n	80018e2 <_ZN9BLDCMotor4moveEf+0x75a>
    case MotionControlType::angle_openloop:
      // angle control in open loop - 
      // TODO sensor precision: this calculation NOT numerically precise, and subject
      //                        to the same problems in small set-point changes at high angles 
      //                        as the closed loop version.
      shaft_angle_sp = target;
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	685a      	ldr	r2, [r3, #4]
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	621a      	str	r2, [r3, #32]
      voltage.q = angleOpenloop(shaft_angle_sp); // returns the voltage that is set to the motor
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	edd3 7a08 	vldr	s15, [r3, #32]
 80018b6:	eeb0 0a67 	vmov.f32	s0, s15
 80018ba:	6878      	ldr	r0, [r7, #4]
 80018bc:	f000 fc98 	bl	80021f0 <_ZN9BLDCMotor13angleOpenloopEf>
 80018c0:	eef0 7a40 	vmov.f32	s15, s0
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
      voltage.d = 0;
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	f04f 0200 	mov.w	r2, #0
 80018d0:	625a      	str	r2, [r3, #36]	@ 0x24
      break;
 80018d2:	e006      	b.n	80018e2 <_ZN9BLDCMotor4moveEf+0x75a>
  if(motion_cnt++ < motion_downsample) return;
 80018d4:	bf00      	nop
 80018d6:	e004      	b.n	80018e2 <_ZN9BLDCMotor4moveEf+0x75a>
  if(!enabled) return;
 80018d8:	bf00      	nop
 80018da:	e002      	b.n	80018e2 <_ZN9BLDCMotor4moveEf+0x75a>
      break;
 80018dc:	bf00      	nop
 80018de:	e000      	b.n	80018e2 <_ZN9BLDCMotor4moveEf+0x75a>
      break;
 80018e0:	bf00      	nop
  }
}
 80018e2:	3708      	adds	r7, #8
 80018e4:	46bd      	mov	sp, r7
 80018e6:	ecbd 8b02 	vpop	{d8}
 80018ea:	bd80      	pop	{r7, pc}
 80018ec:	c640e400 	.word	0xc640e400

080018f0 <_ZN9BLDCMotor15setPhaseVoltageEfff>:
// Function implementing Space Vector PWM and Sine PWM algorithms
//
// Function using sine approximation
// regular sin + cos ~300us    (no memory usage)
// approx  _sin + _cos ~110us  (400Byte ~ 20% of memory)
void BLDCMotor::setPhaseVoltage(float Uq, float Ud, float angle_el) {
 80018f0:	b590      	push	{r4, r7, lr}
 80018f2:	b08d      	sub	sp, #52	@ 0x34
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	60f8      	str	r0, [r7, #12]
 80018f8:	ed87 0a02 	vstr	s0, [r7, #8]
 80018fc:	edc7 0a01 	vstr	s1, [r7, #4]
 8001900:	ed87 1a00 	vstr	s2, [r7]

  float center;
  int sector;
  float _ca,_sa;

  switch (foc_modulation)
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	f893 3066 	ldrb.w	r3, [r3, #102]	@ 0x66
 800190a:	2b03      	cmp	r3, #3
 800190c:	f000 8111 	beq.w	8001b32 <_ZN9BLDCMotor15setPhaseVoltageEfff+0x242>
 8001910:	2b03      	cmp	r3, #3
 8001912:	f300 837a 	bgt.w	800200a <_ZN9BLDCMotor15setPhaseVoltageEfff+0x71a>
 8001916:	2b01      	cmp	r3, #1
 8001918:	dc03      	bgt.n	8001922 <_ZN9BLDCMotor15setPhaseVoltageEfff+0x32>
 800191a:	2b00      	cmp	r3, #0
 800191c:	f280 827c 	bge.w	8001e18 <_ZN9BLDCMotor15setPhaseVoltageEfff+0x528>
 8001920:	e373      	b.n	800200a <_ZN9BLDCMotor15setPhaseVoltageEfff+0x71a>
 8001922:	2b02      	cmp	r3, #2
 8001924:	f040 8371 	bne.w	800200a <_ZN9BLDCMotor15setPhaseVoltageEfff+0x71a>
  {
    case FOCModulationType::Trapezoid_120 :
      // see https://www.youtube.com/watch?v=InzXA7mWBWE Slide 5
      // determine the sector
      sector = 6 * (_normalizeAngle(angle_el + _PI_6 ) / _2PI); // adding PI/6 to align with other modes
 8001928:	edd7 7a00 	vldr	s15, [r7]
 800192c:	ed9f 7abd 	vldr	s14, [pc, #756]	@ 8001c24 <_ZN9BLDCMotor15setPhaseVoltageEfff+0x334>
 8001930:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001934:	eeb0 0a67 	vmov.f32	s0, s15
 8001938:	f001 fe70 	bl	800361c <_Z15_normalizeAnglef>
 800193c:	eeb0 7a40 	vmov.f32	s14, s0
 8001940:	eddf 6ab9 	vldr	s13, [pc, #740]	@ 8001c28 <_ZN9BLDCMotor15setPhaseVoltageEfff+0x338>
 8001944:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001948:	eeb1 7a08 	vmov.f32	s14, #24	@ 0x40c00000  6.0
 800194c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001950:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001954:	ee17 3a90 	vmov	r3, s15
 8001958:	62bb      	str	r3, [r7, #40]	@ 0x28
      // centering the voltages around either
      // modulation_centered == true > driver.voltage_limit/2
      // modulation_centered == false > or Adaptable centering, all phases drawn to 0 when Uq=0
      center = modulation_centered ? (driver->voltage_limit)/2 : Uq;
 800195a:	68fb      	ldr	r3, [r7, #12]
 800195c:	f993 3067 	ldrsb.w	r3, [r3, #103]	@ 0x67
 8001960:	2b00      	cmp	r3, #0
 8001962:	d009      	beq.n	8001978 <_ZN9BLDCMotor15setPhaseVoltageEfff+0x88>
 8001964:	68fb      	ldr	r3, [r7, #12]
 8001966:	f8d3 315c 	ldr.w	r3, [r3, #348]	@ 0x15c
 800196a:	ed93 7a03 	vldr	s14, [r3, #12]
 800196e:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8001972:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001976:	e001      	b.n	800197c <_ZN9BLDCMotor15setPhaseVoltageEfff+0x8c>
 8001978:	edd7 7a02 	vldr	s15, [r7, #8]
 800197c:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c

      if(trap_120_map[sector][0]  == _HIGH_IMPEDANCE){
 8001980:	49aa      	ldr	r1, [pc, #680]	@ (8001c2c <_ZN9BLDCMotor15setPhaseVoltageEfff+0x33c>)
 8001982:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001984:	4613      	mov	r3, r2
 8001986:	005b      	lsls	r3, r3, #1
 8001988:	4413      	add	r3, r2
 800198a:	009b      	lsls	r3, r3, #2
 800198c:	440b      	add	r3, r1
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	2b00      	cmp	r3, #0
 8001992:	d141      	bne.n	8001a18 <_ZN9BLDCMotor15setPhaseVoltageEfff+0x128>
        Ua= center;
 8001994:	68fb      	ldr	r3, [r7, #12]
 8001996:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001998:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160
        Ub = trap_120_map[sector][1] * Uq + center;
 800199c:	49a3      	ldr	r1, [pc, #652]	@ (8001c2c <_ZN9BLDCMotor15setPhaseVoltageEfff+0x33c>)
 800199e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80019a0:	4613      	mov	r3, r2
 80019a2:	005b      	lsls	r3, r3, #1
 80019a4:	4413      	add	r3, r2
 80019a6:	009b      	lsls	r3, r3, #2
 80019a8:	440b      	add	r3, r1
 80019aa:	3304      	adds	r3, #4
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	ee07 3a90 	vmov	s15, r3
 80019b2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80019b6:	edd7 7a02 	vldr	s15, [r7, #8]
 80019ba:	ee27 7a27 	vmul.f32	s14, s14, s15
 80019be:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80019c2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	edc3 7a59 	vstr	s15, [r3, #356]	@ 0x164
        Uc = trap_120_map[sector][2] * Uq + center;
 80019cc:	4997      	ldr	r1, [pc, #604]	@ (8001c2c <_ZN9BLDCMotor15setPhaseVoltageEfff+0x33c>)
 80019ce:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80019d0:	4613      	mov	r3, r2
 80019d2:	005b      	lsls	r3, r3, #1
 80019d4:	4413      	add	r3, r2
 80019d6:	009b      	lsls	r3, r3, #2
 80019d8:	440b      	add	r3, r1
 80019da:	3308      	adds	r3, #8
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	ee07 3a90 	vmov	s15, r3
 80019e2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80019e6:	edd7 7a02 	vldr	s15, [r7, #8]
 80019ea:	ee27 7a27 	vmul.f32	s14, s14, s15
 80019ee:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80019f2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019f6:	68fb      	ldr	r3, [r7, #12]
 80019f8:	edc3 7a5a 	vstr	s15, [r3, #360]	@ 0x168
        driver->setPhaseState(PhaseState::PHASE_OFF, PhaseState::PHASE_ON, PhaseState::PHASE_ON); // disable phase if possible
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	f8d3 015c 	ldr.w	r0, [r3, #348]	@ 0x15c
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	f8d3 315c 	ldr.w	r3, [r3, #348]	@ 0x15c
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	3314      	adds	r3, #20
 8001a0c:	681c      	ldr	r4, [r3, #0]
 8001a0e:	2301      	movs	r3, #1
 8001a10:	2201      	movs	r2, #1
 8001a12:	2100      	movs	r1, #0
 8001a14:	47a0      	blx	r4
        Ub = trap_120_map[sector][1] * Uq + center;
        Uc = center;
        driver->setPhaseState(PhaseState::PHASE_ON, PhaseState::PHASE_ON, PhaseState::PHASE_OFF);// disable phase if possible
      }

    break;
 8001a16:	e2f8      	b.n	800200a <_ZN9BLDCMotor15setPhaseVoltageEfff+0x71a>
      }else if(trap_120_map[sector][1]  == _HIGH_IMPEDANCE){
 8001a18:	4984      	ldr	r1, [pc, #528]	@ (8001c2c <_ZN9BLDCMotor15setPhaseVoltageEfff+0x33c>)
 8001a1a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001a1c:	4613      	mov	r3, r2
 8001a1e:	005b      	lsls	r3, r3, #1
 8001a20:	4413      	add	r3, r2
 8001a22:	009b      	lsls	r3, r3, #2
 8001a24:	440b      	add	r3, r1
 8001a26:	3304      	adds	r3, #4
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d140      	bne.n	8001ab0 <_ZN9BLDCMotor15setPhaseVoltageEfff+0x1c0>
        Ua = trap_120_map[sector][0] * Uq + center;
 8001a2e:	497f      	ldr	r1, [pc, #508]	@ (8001c2c <_ZN9BLDCMotor15setPhaseVoltageEfff+0x33c>)
 8001a30:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001a32:	4613      	mov	r3, r2
 8001a34:	005b      	lsls	r3, r3, #1
 8001a36:	4413      	add	r3, r2
 8001a38:	009b      	lsls	r3, r3, #2
 8001a3a:	440b      	add	r3, r1
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	ee07 3a90 	vmov	s15, r3
 8001a42:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001a46:	edd7 7a02 	vldr	s15, [r7, #8]
 8001a4a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001a4e:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001a52:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a56:	68fb      	ldr	r3, [r7, #12]
 8001a58:	edc3 7a58 	vstr	s15, [r3, #352]	@ 0x160
        Ub = center;
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001a60:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164
        Uc = trap_120_map[sector][2] * Uq + center;
 8001a64:	4971      	ldr	r1, [pc, #452]	@ (8001c2c <_ZN9BLDCMotor15setPhaseVoltageEfff+0x33c>)
 8001a66:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001a68:	4613      	mov	r3, r2
 8001a6a:	005b      	lsls	r3, r3, #1
 8001a6c:	4413      	add	r3, r2
 8001a6e:	009b      	lsls	r3, r3, #2
 8001a70:	440b      	add	r3, r1
 8001a72:	3308      	adds	r3, #8
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	ee07 3a90 	vmov	s15, r3
 8001a7a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001a7e:	edd7 7a02 	vldr	s15, [r7, #8]
 8001a82:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001a86:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001a8a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a8e:	68fb      	ldr	r3, [r7, #12]
 8001a90:	edc3 7a5a 	vstr	s15, [r3, #360]	@ 0x168
        driver->setPhaseState(PhaseState::PHASE_ON, PhaseState::PHASE_OFF, PhaseState::PHASE_ON);// disable phase if possible
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	f8d3 015c 	ldr.w	r0, [r3, #348]	@ 0x15c
 8001a9a:	68fb      	ldr	r3, [r7, #12]
 8001a9c:	f8d3 315c 	ldr.w	r3, [r3, #348]	@ 0x15c
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	3314      	adds	r3, #20
 8001aa4:	681c      	ldr	r4, [r3, #0]
 8001aa6:	2301      	movs	r3, #1
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	2101      	movs	r1, #1
 8001aac:	47a0      	blx	r4
    break;
 8001aae:	e2ac      	b.n	800200a <_ZN9BLDCMotor15setPhaseVoltageEfff+0x71a>
        Ua = trap_120_map[sector][0] * Uq + center;
 8001ab0:	495e      	ldr	r1, [pc, #376]	@ (8001c2c <_ZN9BLDCMotor15setPhaseVoltageEfff+0x33c>)
 8001ab2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001ab4:	4613      	mov	r3, r2
 8001ab6:	005b      	lsls	r3, r3, #1
 8001ab8:	4413      	add	r3, r2
 8001aba:	009b      	lsls	r3, r3, #2
 8001abc:	440b      	add	r3, r1
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	ee07 3a90 	vmov	s15, r3
 8001ac4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001ac8:	edd7 7a02 	vldr	s15, [r7, #8]
 8001acc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001ad0:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001ad4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	edc3 7a58 	vstr	s15, [r3, #352]	@ 0x160
        Ub = trap_120_map[sector][1] * Uq + center;
 8001ade:	4953      	ldr	r1, [pc, #332]	@ (8001c2c <_ZN9BLDCMotor15setPhaseVoltageEfff+0x33c>)
 8001ae0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001ae2:	4613      	mov	r3, r2
 8001ae4:	005b      	lsls	r3, r3, #1
 8001ae6:	4413      	add	r3, r2
 8001ae8:	009b      	lsls	r3, r3, #2
 8001aea:	440b      	add	r3, r1
 8001aec:	3304      	adds	r3, #4
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	ee07 3a90 	vmov	s15, r3
 8001af4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001af8:	edd7 7a02 	vldr	s15, [r7, #8]
 8001afc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001b00:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001b04:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b08:	68fb      	ldr	r3, [r7, #12]
 8001b0a:	edc3 7a59 	vstr	s15, [r3, #356]	@ 0x164
        Uc = center;
 8001b0e:	68fb      	ldr	r3, [r7, #12]
 8001b10:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001b12:	f8c3 2168 	str.w	r2, [r3, #360]	@ 0x168
        driver->setPhaseState(PhaseState::PHASE_ON, PhaseState::PHASE_ON, PhaseState::PHASE_OFF);// disable phase if possible
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	f8d3 015c 	ldr.w	r0, [r3, #348]	@ 0x15c
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	f8d3 315c 	ldr.w	r3, [r3, #348]	@ 0x15c
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	3314      	adds	r3, #20
 8001b26:	681c      	ldr	r4, [r3, #0]
 8001b28:	2300      	movs	r3, #0
 8001b2a:	2201      	movs	r2, #1
 8001b2c:	2101      	movs	r1, #1
 8001b2e:	47a0      	blx	r4
    break;
 8001b30:	e26b      	b.n	800200a <_ZN9BLDCMotor15setPhaseVoltageEfff+0x71a>

    case FOCModulationType::Trapezoid_150 :
      // see https://www.youtube.com/watch?v=InzXA7mWBWE Slide 8
      // determine the sector
      sector = 12 * (_normalizeAngle(angle_el + _PI_6 ) / _2PI); // adding PI/6 to align with other modes
 8001b32:	edd7 7a00 	vldr	s15, [r7]
 8001b36:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 8001c24 <_ZN9BLDCMotor15setPhaseVoltageEfff+0x334>
 8001b3a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001b3e:	eeb0 0a67 	vmov.f32	s0, s15
 8001b42:	f001 fd6b 	bl	800361c <_Z15_normalizeAnglef>
 8001b46:	eeb0 7a40 	vmov.f32	s14, s0
 8001b4a:	eddf 6a37 	vldr	s13, [pc, #220]	@ 8001c28 <_ZN9BLDCMotor15setPhaseVoltageEfff+0x338>
 8001b4e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001b52:	eeb2 7a08 	vmov.f32	s14, #40	@ 0x41400000  12.0
 8001b56:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001b5a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001b5e:	ee17 3a90 	vmov	r3, s15
 8001b62:	62bb      	str	r3, [r7, #40]	@ 0x28
      // centering the voltages around either
      // modulation_centered == true > driver.voltage_limit/2
      // modulation_centered == false > or Adaptable centering, all phases drawn to 0 when Uq=0
      center = modulation_centered ? (driver->voltage_limit)/2 : Uq;
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	f993 3067 	ldrsb.w	r3, [r3, #103]	@ 0x67
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d009      	beq.n	8001b82 <_ZN9BLDCMotor15setPhaseVoltageEfff+0x292>
 8001b6e:	68fb      	ldr	r3, [r7, #12]
 8001b70:	f8d3 315c 	ldr.w	r3, [r3, #348]	@ 0x15c
 8001b74:	ed93 7a03 	vldr	s14, [r3, #12]
 8001b78:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8001b7c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001b80:	e001      	b.n	8001b86 <_ZN9BLDCMotor15setPhaseVoltageEfff+0x296>
 8001b82:	edd7 7a02 	vldr	s15, [r7, #8]
 8001b86:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c

      if(trap_150_map[sector][0]  == _HIGH_IMPEDANCE){
 8001b8a:	4929      	ldr	r1, [pc, #164]	@ (8001c30 <_ZN9BLDCMotor15setPhaseVoltageEfff+0x340>)
 8001b8c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001b8e:	4613      	mov	r3, r2
 8001b90:	005b      	lsls	r3, r3, #1
 8001b92:	4413      	add	r3, r2
 8001b94:	009b      	lsls	r3, r3, #2
 8001b96:	440b      	add	r3, r1
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d14a      	bne.n	8001c34 <_ZN9BLDCMotor15setPhaseVoltageEfff+0x344>
        Ua= center;
 8001b9e:	68fb      	ldr	r3, [r7, #12]
 8001ba0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001ba2:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160
        Ub = trap_150_map[sector][1] * Uq + center;
 8001ba6:	4922      	ldr	r1, [pc, #136]	@ (8001c30 <_ZN9BLDCMotor15setPhaseVoltageEfff+0x340>)
 8001ba8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001baa:	4613      	mov	r3, r2
 8001bac:	005b      	lsls	r3, r3, #1
 8001bae:	4413      	add	r3, r2
 8001bb0:	009b      	lsls	r3, r3, #2
 8001bb2:	440b      	add	r3, r1
 8001bb4:	3304      	adds	r3, #4
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	ee07 3a90 	vmov	s15, r3
 8001bbc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001bc0:	edd7 7a02 	vldr	s15, [r7, #8]
 8001bc4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001bc8:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001bcc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	edc3 7a59 	vstr	s15, [r3, #356]	@ 0x164
        Uc = trap_150_map[sector][2] * Uq + center;
 8001bd6:	4916      	ldr	r1, [pc, #88]	@ (8001c30 <_ZN9BLDCMotor15setPhaseVoltageEfff+0x340>)
 8001bd8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001bda:	4613      	mov	r3, r2
 8001bdc:	005b      	lsls	r3, r3, #1
 8001bde:	4413      	add	r3, r2
 8001be0:	009b      	lsls	r3, r3, #2
 8001be2:	440b      	add	r3, r1
 8001be4:	3308      	adds	r3, #8
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	ee07 3a90 	vmov	s15, r3
 8001bec:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001bf0:	edd7 7a02 	vldr	s15, [r7, #8]
 8001bf4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001bf8:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001bfc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	edc3 7a5a 	vstr	s15, [r3, #360]	@ 0x168
        driver->setPhaseState(PhaseState::PHASE_OFF, PhaseState::PHASE_ON, PhaseState::PHASE_ON); // disable phase if possible
 8001c06:	68fb      	ldr	r3, [r7, #12]
 8001c08:	f8d3 015c 	ldr.w	r0, [r3, #348]	@ 0x15c
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	f8d3 315c 	ldr.w	r3, [r3, #348]	@ 0x15c
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	3314      	adds	r3, #20
 8001c16:	681c      	ldr	r4, [r3, #0]
 8001c18:	2301      	movs	r3, #1
 8001c1a:	2201      	movs	r2, #1
 8001c1c:	2100      	movs	r1, #0
 8001c1e:	47a0      	blx	r4
        Ub = trap_150_map[sector][1] * Uq + center;
        Uc = trap_150_map[sector][2] * Uq + center;
        driver->setPhaseState(PhaseState::PHASE_ON, PhaseState::PHASE_ON, PhaseState::PHASE_ON); // enable all phases
      }

    break;
 8001c20:	e1f3      	b.n	800200a <_ZN9BLDCMotor15setPhaseVoltageEfff+0x71a>
 8001c22:	bf00      	nop
 8001c24:	3f060a92 	.word	0x3f060a92
 8001c28:	40c90fdb 	.word	0x40c90fdb
 8001c2c:	20000000 	.word	0x20000000
 8001c30:	20000048 	.word	0x20000048
      }else if(trap_150_map[sector][1]  == _HIGH_IMPEDANCE){
 8001c34:	4976      	ldr	r1, [pc, #472]	@ (8001e10 <_ZN9BLDCMotor15setPhaseVoltageEfff+0x520>)
 8001c36:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001c38:	4613      	mov	r3, r2
 8001c3a:	005b      	lsls	r3, r3, #1
 8001c3c:	4413      	add	r3, r2
 8001c3e:	009b      	lsls	r3, r3, #2
 8001c40:	440b      	add	r3, r1
 8001c42:	3304      	adds	r3, #4
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d140      	bne.n	8001ccc <_ZN9BLDCMotor15setPhaseVoltageEfff+0x3dc>
        Ua = trap_150_map[sector][0] * Uq + center;
 8001c4a:	4971      	ldr	r1, [pc, #452]	@ (8001e10 <_ZN9BLDCMotor15setPhaseVoltageEfff+0x520>)
 8001c4c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001c4e:	4613      	mov	r3, r2
 8001c50:	005b      	lsls	r3, r3, #1
 8001c52:	4413      	add	r3, r2
 8001c54:	009b      	lsls	r3, r3, #2
 8001c56:	440b      	add	r3, r1
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	ee07 3a90 	vmov	s15, r3
 8001c5e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001c62:	edd7 7a02 	vldr	s15, [r7, #8]
 8001c66:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001c6a:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001c6e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	edc3 7a58 	vstr	s15, [r3, #352]	@ 0x160
        Ub = center;
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001c7c:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164
        Uc = trap_150_map[sector][2] * Uq + center;
 8001c80:	4963      	ldr	r1, [pc, #396]	@ (8001e10 <_ZN9BLDCMotor15setPhaseVoltageEfff+0x520>)
 8001c82:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001c84:	4613      	mov	r3, r2
 8001c86:	005b      	lsls	r3, r3, #1
 8001c88:	4413      	add	r3, r2
 8001c8a:	009b      	lsls	r3, r3, #2
 8001c8c:	440b      	add	r3, r1
 8001c8e:	3308      	adds	r3, #8
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	ee07 3a90 	vmov	s15, r3
 8001c96:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001c9a:	edd7 7a02 	vldr	s15, [r7, #8]
 8001c9e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001ca2:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001ca6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	edc3 7a5a 	vstr	s15, [r3, #360]	@ 0x168
        driver->setPhaseState(PhaseState::PHASE_ON, PhaseState::PHASE_OFF, PhaseState::PHASE_ON); // disable phase if possible
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	f8d3 015c 	ldr.w	r0, [r3, #348]	@ 0x15c
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	f8d3 315c 	ldr.w	r3, [r3, #348]	@ 0x15c
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	3314      	adds	r3, #20
 8001cc0:	681c      	ldr	r4, [r3, #0]
 8001cc2:	2301      	movs	r3, #1
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	2101      	movs	r1, #1
 8001cc8:	47a0      	blx	r4
    break;
 8001cca:	e19e      	b.n	800200a <_ZN9BLDCMotor15setPhaseVoltageEfff+0x71a>
      }else if(trap_150_map[sector][2]  == _HIGH_IMPEDANCE){
 8001ccc:	4950      	ldr	r1, [pc, #320]	@ (8001e10 <_ZN9BLDCMotor15setPhaseVoltageEfff+0x520>)
 8001cce:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001cd0:	4613      	mov	r3, r2
 8001cd2:	005b      	lsls	r3, r3, #1
 8001cd4:	4413      	add	r3, r2
 8001cd6:	009b      	lsls	r3, r3, #2
 8001cd8:	440b      	add	r3, r1
 8001cda:	3308      	adds	r3, #8
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d140      	bne.n	8001d64 <_ZN9BLDCMotor15setPhaseVoltageEfff+0x474>
        Ua = trap_150_map[sector][0] * Uq + center;
 8001ce2:	494b      	ldr	r1, [pc, #300]	@ (8001e10 <_ZN9BLDCMotor15setPhaseVoltageEfff+0x520>)
 8001ce4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001ce6:	4613      	mov	r3, r2
 8001ce8:	005b      	lsls	r3, r3, #1
 8001cea:	4413      	add	r3, r2
 8001cec:	009b      	lsls	r3, r3, #2
 8001cee:	440b      	add	r3, r1
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	ee07 3a90 	vmov	s15, r3
 8001cf6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001cfa:	edd7 7a02 	vldr	s15, [r7, #8]
 8001cfe:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001d02:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001d06:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	edc3 7a58 	vstr	s15, [r3, #352]	@ 0x160
        Ub = trap_150_map[sector][1] * Uq + center;
 8001d10:	493f      	ldr	r1, [pc, #252]	@ (8001e10 <_ZN9BLDCMotor15setPhaseVoltageEfff+0x520>)
 8001d12:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001d14:	4613      	mov	r3, r2
 8001d16:	005b      	lsls	r3, r3, #1
 8001d18:	4413      	add	r3, r2
 8001d1a:	009b      	lsls	r3, r3, #2
 8001d1c:	440b      	add	r3, r1
 8001d1e:	3304      	adds	r3, #4
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	ee07 3a90 	vmov	s15, r3
 8001d26:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001d2a:	edd7 7a02 	vldr	s15, [r7, #8]
 8001d2e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001d32:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001d36:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	edc3 7a59 	vstr	s15, [r3, #356]	@ 0x164
        Uc = center;
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001d44:	f8c3 2168 	str.w	r2, [r3, #360]	@ 0x168
        driver->setPhaseState(PhaseState::PHASE_ON, PhaseState::PHASE_ON, PhaseState::PHASE_OFF); // disable phase if possible
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	f8d3 015c 	ldr.w	r0, [r3, #348]	@ 0x15c
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	f8d3 315c 	ldr.w	r3, [r3, #348]	@ 0x15c
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	3314      	adds	r3, #20
 8001d58:	681c      	ldr	r4, [r3, #0]
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	2201      	movs	r2, #1
 8001d5e:	2101      	movs	r1, #1
 8001d60:	47a0      	blx	r4
    break;
 8001d62:	e152      	b.n	800200a <_ZN9BLDCMotor15setPhaseVoltageEfff+0x71a>
        Ua = trap_150_map[sector][0] * Uq + center;
 8001d64:	492a      	ldr	r1, [pc, #168]	@ (8001e10 <_ZN9BLDCMotor15setPhaseVoltageEfff+0x520>)
 8001d66:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001d68:	4613      	mov	r3, r2
 8001d6a:	005b      	lsls	r3, r3, #1
 8001d6c:	4413      	add	r3, r2
 8001d6e:	009b      	lsls	r3, r3, #2
 8001d70:	440b      	add	r3, r1
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	ee07 3a90 	vmov	s15, r3
 8001d78:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001d7c:	edd7 7a02 	vldr	s15, [r7, #8]
 8001d80:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001d84:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001d88:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	edc3 7a58 	vstr	s15, [r3, #352]	@ 0x160
        Ub = trap_150_map[sector][1] * Uq + center;
 8001d92:	491f      	ldr	r1, [pc, #124]	@ (8001e10 <_ZN9BLDCMotor15setPhaseVoltageEfff+0x520>)
 8001d94:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001d96:	4613      	mov	r3, r2
 8001d98:	005b      	lsls	r3, r3, #1
 8001d9a:	4413      	add	r3, r2
 8001d9c:	009b      	lsls	r3, r3, #2
 8001d9e:	440b      	add	r3, r1
 8001da0:	3304      	adds	r3, #4
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	ee07 3a90 	vmov	s15, r3
 8001da8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001dac:	edd7 7a02 	vldr	s15, [r7, #8]
 8001db0:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001db4:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001db8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	edc3 7a59 	vstr	s15, [r3, #356]	@ 0x164
        Uc = trap_150_map[sector][2] * Uq + center;
 8001dc2:	4913      	ldr	r1, [pc, #76]	@ (8001e10 <_ZN9BLDCMotor15setPhaseVoltageEfff+0x520>)
 8001dc4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001dc6:	4613      	mov	r3, r2
 8001dc8:	005b      	lsls	r3, r3, #1
 8001dca:	4413      	add	r3, r2
 8001dcc:	009b      	lsls	r3, r3, #2
 8001dce:	440b      	add	r3, r1
 8001dd0:	3308      	adds	r3, #8
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	ee07 3a90 	vmov	s15, r3
 8001dd8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001ddc:	edd7 7a02 	vldr	s15, [r7, #8]
 8001de0:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001de4:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001de8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	edc3 7a5a 	vstr	s15, [r3, #360]	@ 0x168
        driver->setPhaseState(PhaseState::PHASE_ON, PhaseState::PHASE_ON, PhaseState::PHASE_ON); // enable all phases
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	f8d3 015c 	ldr.w	r0, [r3, #348]	@ 0x15c
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	f8d3 315c 	ldr.w	r3, [r3, #348]	@ 0x15c
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	3314      	adds	r3, #20
 8001e02:	681c      	ldr	r4, [r3, #0]
 8001e04:	2301      	movs	r3, #1
 8001e06:	2201      	movs	r2, #1
 8001e08:	2101      	movs	r1, #1
 8001e0a:	47a0      	blx	r4
    break;
 8001e0c:	e0fd      	b.n	800200a <_ZN9BLDCMotor15setPhaseVoltageEfff+0x71a>
 8001e0e:	bf00      	nop
 8001e10:	20000048 	.word	0x20000048
 8001e14:	3f5db3d7 	.word	0x3f5db3d7

    case FOCModulationType::SinePWM :
    case FOCModulationType::SpaceVectorPWM :
      // Sinusoidal PWM modulation
      // Inverse Park + Clarke transformation
      _sincos(angle_el, &_sa, &_ca);
 8001e18:	f107 0218 	add.w	r2, r7, #24
 8001e1c:	f107 0314 	add.w	r3, r7, #20
 8001e20:	4611      	mov	r1, r2
 8001e22:	4618      	mov	r0, r3
 8001e24:	ed97 0a00 	vldr	s0, [r7]
 8001e28:	f001 fbda 	bl	80035e0 <_Z7_sincosfPfS_>

      // Inverse park transform
      Ualpha =  _ca * Ud - _sa * Uq;  // -sin(angle) * Uq;
 8001e2c:	ed97 7a06 	vldr	s14, [r7, #24]
 8001e30:	edd7 7a01 	vldr	s15, [r7, #4]
 8001e34:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001e38:	edd7 6a05 	vldr	s13, [r7, #20]
 8001e3c:	edd7 7a02 	vldr	s15, [r7, #8]
 8001e40:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e44:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	edc3 7a0e 	vstr	s15, [r3, #56]	@ 0x38
      Ubeta =  _sa * Ud + _ca * Uq;    //  cos(angle) * Uq;
 8001e4e:	ed97 7a05 	vldr	s14, [r7, #20]
 8001e52:	edd7 7a01 	vldr	s15, [r7, #4]
 8001e56:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001e5a:	edd7 6a06 	vldr	s13, [r7, #24]
 8001e5e:	edd7 7a02 	vldr	s15, [r7, #8]
 8001e62:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e66:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c

      // Clarke transform
      Ua = Ualpha;
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160
      Ub = -0.5f * Ualpha + _SQRT3_2 * Ubeta;
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 8001e80:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 8001e84:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 8001e8e:	ed5f 6a1f 	vldr	s13, [pc, #-124]	@ 8001e14 <_ZN9BLDCMotor15setPhaseVoltageEfff+0x524>
 8001e92:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001e96:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	edc3 7a59 	vstr	s15, [r3, #356]	@ 0x164
      Uc = -0.5f * Ualpha - _SQRT3_2 * Ubeta;
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 8001ea6:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 8001eaa:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 8001eb4:	ed5f 6a29 	vldr	s13, [pc, #-164]	@ 8001e14 <_ZN9BLDCMotor15setPhaseVoltageEfff+0x524>
 8001eb8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001ebc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	edc3 7a5a 	vstr	s15, [r3, #360]	@ 0x168

      center = driver->voltage_limit/2;
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	f8d3 315c 	ldr.w	r3, [r3, #348]	@ 0x15c
 8001ecc:	ed93 7a03 	vldr	s14, [r3, #12]
 8001ed0:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8001ed4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001ed8:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
      if (foc_modulation == FOCModulationType::SpaceVectorPWM){
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	f893 3066 	ldrb.w	r3, [r3, #102]	@ 0x66
 8001ee2:	2b01      	cmp	r3, #1
 8001ee4:	d139      	bne.n	8001f5a <_ZN9BLDCMotor15setPhaseVoltageEfff+0x66a>
        // discussed here: https://community.simplefoc.com/t/embedded-world-2023-stm32-cordic-co-processor/3107/165?u=candas1
        // a bit more info here: https://microchipdeveloper.com/mct5001:which-zsm-is-best
        // Midpoint Clamp
        float Umin = std::min(Ua, std::min(Ub, Uc));
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	f503 74b0 	add.w	r4, r3, #352	@ 0x160
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	f503 72b2 	add.w	r2, r3, #356	@ 0x164
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8001ef8:	4619      	mov	r1, r3
 8001efa:	4610      	mov	r0, r2
 8001efc:	f000 faa2 	bl	8002444 <_ZSt3minIfERKT_S2_S2_>
 8001f00:	4603      	mov	r3, r0
 8001f02:	4619      	mov	r1, r3
 8001f04:	4620      	mov	r0, r4
 8001f06:	f000 fa9d 	bl	8002444 <_ZSt3minIfERKT_S2_S2_>
 8001f0a:	4603      	mov	r3, r0
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	627b      	str	r3, [r7, #36]	@ 0x24
        float Umax = std::max(Ua, std::max(Ub, Uc));
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	f503 74b0 	add.w	r4, r3, #352	@ 0x160
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	f503 72b2 	add.w	r2, r3, #356	@ 0x164
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8001f22:	4619      	mov	r1, r3
 8001f24:	4610      	mov	r0, r2
 8001f26:	f000 faa6 	bl	8002476 <_ZSt3maxIfERKT_S2_S2_>
 8001f2a:	4603      	mov	r3, r0
 8001f2c:	4619      	mov	r1, r3
 8001f2e:	4620      	mov	r0, r4
 8001f30:	f000 faa1 	bl	8002476 <_ZSt3maxIfERKT_S2_S2_>
 8001f34:	4603      	mov	r3, r0
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	623b      	str	r3, [r7, #32]
        center -= (Umax+Umin) / 2;
 8001f3a:	ed97 7a08 	vldr	s14, [r7, #32]
 8001f3e:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001f42:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001f46:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8001f4a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001f4e:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8001f52:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001f56:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
      } 

      if (!modulation_centered) {
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	f993 3067 	ldrsb.w	r3, [r3, #103]	@ 0x67
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d133      	bne.n	8001fcc <_ZN9BLDCMotor15setPhaseVoltageEfff+0x6dc>
        float Umin = std::min(Ua, std::min(Ub, Uc));
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	f503 74b0 	add.w	r4, r3, #352	@ 0x160
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	f503 72b2 	add.w	r2, r3, #356	@ 0x164
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8001f76:	4619      	mov	r1, r3
 8001f78:	4610      	mov	r0, r2
 8001f7a:	f000 fa63 	bl	8002444 <_ZSt3minIfERKT_S2_S2_>
 8001f7e:	4603      	mov	r3, r0
 8001f80:	4619      	mov	r1, r3
 8001f82:	4620      	mov	r0, r4
 8001f84:	f000 fa5e 	bl	8002444 <_ZSt3minIfERKT_S2_S2_>
 8001f88:	4603      	mov	r3, r0
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	61fb      	str	r3, [r7, #28]
        Ua -= Umin;
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	ed93 7a58 	vldr	s14, [r3, #352]	@ 0x160
 8001f94:	edd7 7a07 	vldr	s15, [r7, #28]
 8001f98:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	edc3 7a58 	vstr	s15, [r3, #352]	@ 0x160
        Ub -= Umin;
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	ed93 7a59 	vldr	s14, [r3, #356]	@ 0x164
 8001fa8:	edd7 7a07 	vldr	s15, [r7, #28]
 8001fac:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	edc3 7a59 	vstr	s15, [r3, #356]	@ 0x164
        Uc -= Umin;
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	ed93 7a5a 	vldr	s14, [r3, #360]	@ 0x168
 8001fbc:	edd7 7a07 	vldr	s15, [r7, #28]
 8001fc0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	edc3 7a5a 	vstr	s15, [r3, #360]	@ 0x168
        Ua += center;
        Ub += center;
        Uc += center;
      }

      break;
 8001fca:	e01d      	b.n	8002008 <_ZN9BLDCMotor15setPhaseVoltageEfff+0x718>
        Ua += center;
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	ed93 7a58 	vldr	s14, [r3, #352]	@ 0x160
 8001fd2:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001fd6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	edc3 7a58 	vstr	s15, [r3, #352]	@ 0x160
        Ub += center;
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	ed93 7a59 	vldr	s14, [r3, #356]	@ 0x164
 8001fe6:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001fea:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	edc3 7a59 	vstr	s15, [r3, #356]	@ 0x164
        Uc += center;
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	ed93 7a5a 	vldr	s14, [r3, #360]	@ 0x168
 8001ffa:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001ffe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	edc3 7a5a 	vstr	s15, [r3, #360]	@ 0x168
      break;
 8002008:	bf00      	nop

  }

  // set the voltages in driver
  driver->setPwm(Ua, Ub, Uc);
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	f8d3 115c 	ldr.w	r1, [r3, #348]	@ 0x15c
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	f8d3 315c 	ldr.w	r3, [r3, #348]	@ 0x15c
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	3310      	adds	r3, #16
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	68fa      	ldr	r2, [r7, #12]
 800201e:	edd2 7a58 	vldr	s15, [r2, #352]	@ 0x160
 8002022:	68fa      	ldr	r2, [r7, #12]
 8002024:	ed92 7a59 	vldr	s14, [r2, #356]	@ 0x164
 8002028:	68fa      	ldr	r2, [r7, #12]
 800202a:	edd2 6a5a 	vldr	s13, [r2, #360]	@ 0x168
 800202e:	eeb0 1a66 	vmov.f32	s2, s13
 8002032:	eef0 0a47 	vmov.f32	s1, s14
 8002036:	eeb0 0a67 	vmov.f32	s0, s15
 800203a:	4608      	mov	r0, r1
 800203c:	4798      	blx	r3
}
 800203e:	bf00      	nop
 8002040:	3734      	adds	r7, #52	@ 0x34
 8002042:	46bd      	mov	sp, r7
 8002044:	bd90      	pop	{r4, r7, pc}
 8002046:	bf00      	nop

08002048 <_ZN9BLDCMotor16velocityOpenloopEf>:


// Function (iterative) generating open loop movement for target velocity
// - target_velocity - rad/s
// it uses voltage_limit variable
float BLDCMotor::velocityOpenloop(float target_velocity){
 8002048:	b590      	push	{r4, r7, lr}
 800204a:	ed2d 8b02 	vpush	{d8}
 800204e:	b085      	sub	sp, #20
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
 8002054:	ed87 0a00 	vstr	s0, [r7]
  // get current timestamp
  //unsigned long now_us = _micros();
  // calculate the sample time from last call
  //float Ts = (now_us - open_loop_timestamp) * 1e-6f;
  float Ts = 1e-3f;
 8002058:	4b62      	ldr	r3, [pc, #392]	@ (80021e4 <_ZN9BLDCMotor16velocityOpenloopEf+0x19c>)
 800205a:	60fb      	str	r3, [r7, #12]
  // quick fix for strange cases (micros overflow + timestamp not defined)
  if(Ts <= 0 || Ts > 0.5f) Ts = 1e-3f;
 800205c:	edd7 7a03 	vldr	s15, [r7, #12]
 8002060:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002064:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002068:	d908      	bls.n	800207c <_ZN9BLDCMotor16velocityOpenloopEf+0x34>
 800206a:	edd7 7a03 	vldr	s15, [r7, #12]
 800206e:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8002072:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002076:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800207a:	dd01      	ble.n	8002080 <_ZN9BLDCMotor16velocityOpenloopEf+0x38>
 800207c:	4b59      	ldr	r3, [pc, #356]	@ (80021e4 <_ZN9BLDCMotor16velocityOpenloopEf+0x19c>)
 800207e:	60fb      	str	r3, [r7, #12]

  // calculate the necessary angle to achieve target velocity
  shaft_angle = _normalizeAngle(shaft_angle + target_velocity*Ts);
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	ed93 7a03 	vldr	s14, [r3, #12]
 8002086:	edd7 6a00 	vldr	s13, [r7]
 800208a:	edd7 7a03 	vldr	s15, [r7, #12]
 800208e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002092:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002096:	eeb0 0a67 	vmov.f32	s0, s15
 800209a:	f001 fabf 	bl	800361c <_Z15_normalizeAnglef>
 800209e:	eef0 7a40 	vmov.f32	s15, s0
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	edc3 7a03 	vstr	s15, [r3, #12]
  // for display purposes
  shaft_velocity = target_velocity;
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	683a      	ldr	r2, [r7, #0]
 80020ac:	615a      	str	r2, [r3, #20]

  // use voltage limit or current limit
  float Uq = voltage_limit;
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020b2:	60bb      	str	r3, [r7, #8]
  if(_isset(phase_resistance)){
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 80020ba:	ed9f 7a4b 	vldr	s14, [pc, #300]	@ 80021e8 <_ZN9BLDCMotor16velocityOpenloopEf+0x1a0>
 80020be:	eef4 7a47 	vcmp.f32	s15, s14
 80020c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020c6:	d06b      	beq.n	80021a0 <_ZN9BLDCMotor16velocityOpenloopEf+0x158>
    Uq = _constrain(current_limit*phase_resistance + fabs(voltage_bemf),-voltage_limit, voltage_limit);
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	ed93 7a17 	vldr	s14, [r3, #92]	@ 0x5c
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 80020d4:	ee27 8a27 	vmul.f32	s16, s14, s15
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 80020de:	eeb0 0a67 	vmov.f32	s0, s15
 80020e2:	f7fe fbb7 	bl	8000854 <_ZSt4fabsf>
 80020e6:	eef0 7a40 	vmov.f32	s15, s0
 80020ea:	ee38 7a27 	vadd.f32	s14, s16, s15
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	edd3 7a16 	vldr	s15, [r3, #88]	@ 0x58
 80020f4:	eef1 7a67 	vneg.f32	s15, s15
 80020f8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80020fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002100:	d505      	bpl.n	800210e <_ZN9BLDCMotor16velocityOpenloopEf+0xc6>
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	edd3 7a16 	vldr	s15, [r3, #88]	@ 0x58
 8002108:	eef1 7a67 	vneg.f32	s15, s15
 800210c:	e031      	b.n	8002172 <_ZN9BLDCMotor16velocityOpenloopEf+0x12a>
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	ed93 7a17 	vldr	s14, [r3, #92]	@ 0x5c
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 800211a:	ee27 8a27 	vmul.f32	s16, s14, s15
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8002124:	eeb0 0a67 	vmov.f32	s0, s15
 8002128:	f7fe fb94 	bl	8000854 <_ZSt4fabsf>
 800212c:	eef0 7a40 	vmov.f32	s15, s0
 8002130:	ee38 7a27 	vadd.f32	s14, s16, s15
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	edd3 7a16 	vldr	s15, [r3, #88]	@ 0x58
 800213a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800213e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002142:	dd03      	ble.n	800214c <_ZN9BLDCMotor16velocityOpenloopEf+0x104>
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	edd3 7a16 	vldr	s15, [r3, #88]	@ 0x58
 800214a:	e012      	b.n	8002172 <_ZN9BLDCMotor16velocityOpenloopEf+0x12a>
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	ed93 7a17 	vldr	s14, [r3, #92]	@ 0x5c
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8002158:	ee27 8a27 	vmul.f32	s16, s14, s15
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8002162:	eeb0 0a67 	vmov.f32	s0, s15
 8002166:	f7fe fb75 	bl	8000854 <_ZSt4fabsf>
 800216a:	eef0 7a40 	vmov.f32	s15, s0
 800216e:	ee78 7a27 	vadd.f32	s15, s16, s15
 8002172:	edc7 7a02 	vstr	s15, [r7, #8]
    // recalculate the current  
    current.q = (Uq - fabs(voltage_bemf))/phase_resistance;
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 800217c:	eeb0 0a67 	vmov.f32	s0, s15
 8002180:	f7fe fb68 	bl	8000854 <_ZSt4fabsf>
 8002184:	eeb0 7a40 	vmov.f32	s14, s0
 8002188:	edd7 7a02 	vldr	s15, [r7, #8]
 800218c:	ee77 6ac7 	vsub.f32	s13, s15, s14
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	ed93 7a12 	vldr	s14, [r3, #72]	@ 0x48
 8002196:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
  }
  // set the maximal allowed voltage (voltage_limit) with the necessary angle
  setPhaseVoltage(Uq,  0, _electricalAngle(shaft_angle, pole_pairs));
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	3318      	adds	r3, #24
 80021a6:	681c      	ldr	r4, [r3, #0]
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	edd3 7a03 	vldr	s15, [r3, #12]
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021b2:	4618      	mov	r0, r3
 80021b4:	eeb0 0a67 	vmov.f32	s0, s15
 80021b8:	f001 fa54 	bl	8003664 <_Z16_electricalAnglefi>
 80021bc:	eef0 7a40 	vmov.f32	s15, s0
 80021c0:	eeb0 1a67 	vmov.f32	s2, s15
 80021c4:	eddf 0a09 	vldr	s1, [pc, #36]	@ 80021ec <_ZN9BLDCMotor16velocityOpenloopEf+0x1a4>
 80021c8:	ed97 0a02 	vldr	s0, [r7, #8]
 80021cc:	6878      	ldr	r0, [r7, #4]
 80021ce:	47a0      	blx	r4

  // save timestamp for next call
  //open_loop_timestamp = now_us;

  return Uq;
 80021d0:	68bb      	ldr	r3, [r7, #8]
 80021d2:	ee07 3a90 	vmov	s15, r3
}
 80021d6:	eeb0 0a67 	vmov.f32	s0, s15
 80021da:	3714      	adds	r7, #20
 80021dc:	46bd      	mov	sp, r7
 80021de:	ecbd 8b02 	vpop	{d8}
 80021e2:	bd90      	pop	{r4, r7, pc}
 80021e4:	3a83126f 	.word	0x3a83126f
 80021e8:	c640e400 	.word	0xc640e400
 80021ec:	00000000 	.word	0x00000000

080021f0 <_ZN9BLDCMotor13angleOpenloopEf>:

// Function (iterative) generating open loop movement towards the target angle
// - target_angle - rad
// it uses voltage_limit and velocity_limit variables
float BLDCMotor::angleOpenloop(float target_angle){
 80021f0:	b590      	push	{r4, r7, lr}
 80021f2:	ed2d 8b02 	vpush	{d8}
 80021f6:	b085      	sub	sp, #20
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	6078      	str	r0, [r7, #4]
 80021fc:	ed87 0a00 	vstr	s0, [r7]
  // get current timestamp
  //unsigned long now_us = _micros();
  // calculate the sample time from last call
  //float Ts = (now_us - open_loop_timestamp) * 1e-6f;
  float Ts = 1e-3f;
 8002200:	4b8d      	ldr	r3, [pc, #564]	@ (8002438 <_ZN9BLDCMotor13angleOpenloopEf+0x248>)
 8002202:	60fb      	str	r3, [r7, #12]
  // quick fix for strange cases (micros overflow + timestamp not defined)
  if(Ts <= 0 || Ts > 0.5f) Ts = 1e-3f;
 8002204:	edd7 7a03 	vldr	s15, [r7, #12]
 8002208:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800220c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002210:	d908      	bls.n	8002224 <_ZN9BLDCMotor13angleOpenloopEf+0x34>
 8002212:	edd7 7a03 	vldr	s15, [r7, #12]
 8002216:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800221a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800221e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002222:	dd01      	ble.n	8002228 <_ZN9BLDCMotor13angleOpenloopEf+0x38>
 8002224:	4b84      	ldr	r3, [pc, #528]	@ (8002438 <_ZN9BLDCMotor13angleOpenloopEf+0x248>)
 8002226:	60fb      	str	r3, [r7, #12]
  // calculate the necessary angle to move from current position towards target angle
  // with maximal velocity (velocity_limit)
  // TODO sensor precision: this calculation is not numerically precise. The angle can grow to the point
  //                        where small position changes are no longer captured by the precision of floats
  //                        when the total position is large.
  if(abs( target_angle - shaft_angle ) > abs(velocity_limit*Ts)){
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	edd3 7a03 	vldr	s15, [r3, #12]
 800222e:	ed97 7a00 	vldr	s14, [r7]
 8002232:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002236:	eeb0 0a67 	vmov.f32	s0, s15
 800223a:	f7fe fafb 	bl	8000834 <_ZSt3absf>
 800223e:	eeb0 8a40 	vmov.f32	s16, s0
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	ed93 7a18 	vldr	s14, [r3, #96]	@ 0x60
 8002248:	edd7 7a03 	vldr	s15, [r7, #12]
 800224c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002250:	eeb0 0a67 	vmov.f32	s0, s15
 8002254:	f7fe faee 	bl	8000834 <_ZSt3absf>
 8002258:	eef0 7a40 	vmov.f32	s15, s0
 800225c:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8002260:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002264:	bfcc      	ite	gt
 8002266:	2301      	movgt	r3, #1
 8002268:	2300      	movle	r3, #0
 800226a:	b2db      	uxtb	r3, r3
 800226c:	2b00      	cmp	r3, #0
 800226e:	d03b      	beq.n	80022e8 <_ZN9BLDCMotor13angleOpenloopEf+0xf8>
    shaft_angle += _sign(target_angle - shaft_angle) * abs( velocity_limit )*Ts;
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	edd3 7a03 	vldr	s15, [r3, #12]
 8002276:	ed97 7a00 	vldr	s14, [r7]
 800227a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800227e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002282:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002286:	d502      	bpl.n	800228e <_ZN9BLDCMotor13angleOpenloopEf+0x9e>
 8002288:	eebf 8a00 	vmov.f32	s16, #240	@ 0xbf800000 -1.0
 800228c:	e010      	b.n	80022b0 <_ZN9BLDCMotor13angleOpenloopEf+0xc0>
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	edd3 7a03 	vldr	s15, [r3, #12]
 8002294:	ed97 7a00 	vldr	s14, [r7]
 8002298:	ee77 7a67 	vsub.f32	s15, s14, s15
 800229c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80022a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022a4:	dd02      	ble.n	80022ac <_ZN9BLDCMotor13angleOpenloopEf+0xbc>
 80022a6:	eeb7 8a00 	vmov.f32	s16, #112	@ 0x3f800000  1.0
 80022aa:	e001      	b.n	80022b0 <_ZN9BLDCMotor13angleOpenloopEf+0xc0>
 80022ac:	ed9f 8a63 	vldr	s16, [pc, #396]	@ 800243c <_ZN9BLDCMotor13angleOpenloopEf+0x24c>
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	edd3 7a18 	vldr	s15, [r3, #96]	@ 0x60
 80022b6:	eeb0 0a67 	vmov.f32	s0, s15
 80022ba:	f7fe fabb 	bl	8000834 <_ZSt3absf>
 80022be:	eef0 7a40 	vmov.f32	s15, s0
 80022c2:	ee28 7a27 	vmul.f32	s14, s16, s15
 80022c6:	edd7 7a03 	vldr	s15, [r7, #12]
 80022ca:	ee27 7a27 	vmul.f32	s14, s14, s15
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	edd3 7a03 	vldr	s15, [r3, #12]
 80022d4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	edc3 7a03 	vstr	s15, [r3, #12]
    shaft_velocity = velocity_limit;
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	615a      	str	r2, [r3, #20]
 80022e6:	e006      	b.n	80022f6 <_ZN9BLDCMotor13angleOpenloopEf+0x106>
  }else{
    shaft_angle = target_angle;
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	683a      	ldr	r2, [r7, #0]
 80022ec:	60da      	str	r2, [r3, #12]
    shaft_velocity = 0;
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	f04f 0200 	mov.w	r2, #0
 80022f4:	615a      	str	r2, [r3, #20]
  }

  // use voltage limit or current limit
  float Uq = voltage_limit;
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022fa:	60bb      	str	r3, [r7, #8]
  if(_isset(phase_resistance)){
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8002302:	ed9f 7a4f 	vldr	s14, [pc, #316]	@ 8002440 <_ZN9BLDCMotor13angleOpenloopEf+0x250>
 8002306:	eef4 7a47 	vcmp.f32	s15, s14
 800230a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800230e:	d06b      	beq.n	80023e8 <_ZN9BLDCMotor13angleOpenloopEf+0x1f8>
    Uq = _constrain(current_limit*phase_resistance + fabs(voltage_bemf),-voltage_limit, voltage_limit);
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	ed93 7a17 	vldr	s14, [r3, #92]	@ 0x5c
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 800231c:	ee27 8a27 	vmul.f32	s16, s14, s15
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8002326:	eeb0 0a67 	vmov.f32	s0, s15
 800232a:	f7fe fa93 	bl	8000854 <_ZSt4fabsf>
 800232e:	eef0 7a40 	vmov.f32	s15, s0
 8002332:	ee38 7a27 	vadd.f32	s14, s16, s15
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	edd3 7a16 	vldr	s15, [r3, #88]	@ 0x58
 800233c:	eef1 7a67 	vneg.f32	s15, s15
 8002340:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002344:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002348:	d505      	bpl.n	8002356 <_ZN9BLDCMotor13angleOpenloopEf+0x166>
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	edd3 7a16 	vldr	s15, [r3, #88]	@ 0x58
 8002350:	eef1 7a67 	vneg.f32	s15, s15
 8002354:	e031      	b.n	80023ba <_ZN9BLDCMotor13angleOpenloopEf+0x1ca>
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	ed93 7a17 	vldr	s14, [r3, #92]	@ 0x5c
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8002362:	ee27 8a27 	vmul.f32	s16, s14, s15
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 800236c:	eeb0 0a67 	vmov.f32	s0, s15
 8002370:	f7fe fa70 	bl	8000854 <_ZSt4fabsf>
 8002374:	eef0 7a40 	vmov.f32	s15, s0
 8002378:	ee38 7a27 	vadd.f32	s14, s16, s15
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	edd3 7a16 	vldr	s15, [r3, #88]	@ 0x58
 8002382:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002386:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800238a:	dd03      	ble.n	8002394 <_ZN9BLDCMotor13angleOpenloopEf+0x1a4>
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	edd3 7a16 	vldr	s15, [r3, #88]	@ 0x58
 8002392:	e012      	b.n	80023ba <_ZN9BLDCMotor13angleOpenloopEf+0x1ca>
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	ed93 7a17 	vldr	s14, [r3, #92]	@ 0x5c
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 80023a0:	ee27 8a27 	vmul.f32	s16, s14, s15
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 80023aa:	eeb0 0a67 	vmov.f32	s0, s15
 80023ae:	f7fe fa51 	bl	8000854 <_ZSt4fabsf>
 80023b2:	eef0 7a40 	vmov.f32	s15, s0
 80023b6:	ee78 7a27 	vadd.f32	s15, s16, s15
 80023ba:	edc7 7a02 	vstr	s15, [r7, #8]
    // recalculate the current  
    current.q = (Uq - fabs(voltage_bemf))/phase_resistance;
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 80023c4:	eeb0 0a67 	vmov.f32	s0, s15
 80023c8:	f7fe fa44 	bl	8000854 <_ZSt4fabsf>
 80023cc:	eeb0 7a40 	vmov.f32	s14, s0
 80023d0:	edd7 7a02 	vldr	s15, [r7, #8]
 80023d4:	ee77 6ac7 	vsub.f32	s13, s15, s14
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	ed93 7a12 	vldr	s14, [r3, #72]	@ 0x48
 80023de:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
  }
  // set the maximal allowed voltage (voltage_limit) with the necessary angle
  // sensor precision: this calculation is OK due to the normalisation
  setPhaseVoltage(Uq,  0, _electricalAngle(_normalizeAngle(shaft_angle), pole_pairs));
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	3318      	adds	r3, #24
 80023ee:	681c      	ldr	r4, [r3, #0]
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	edd3 7a03 	vldr	s15, [r3, #12]
 80023f6:	eeb0 0a67 	vmov.f32	s0, s15
 80023fa:	f001 f90f 	bl	800361c <_Z15_normalizeAnglef>
 80023fe:	eef0 7a40 	vmov.f32	s15, s0
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002406:	4618      	mov	r0, r3
 8002408:	eeb0 0a67 	vmov.f32	s0, s15
 800240c:	f001 f92a 	bl	8003664 <_Z16_electricalAnglefi>
 8002410:	eef0 7a40 	vmov.f32	s15, s0
 8002414:	eeb0 1a67 	vmov.f32	s2, s15
 8002418:	eddf 0a08 	vldr	s1, [pc, #32]	@ 800243c <_ZN9BLDCMotor13angleOpenloopEf+0x24c>
 800241c:	ed97 0a02 	vldr	s0, [r7, #8]
 8002420:	6878      	ldr	r0, [r7, #4]
 8002422:	47a0      	blx	r4

  // save timestamp for next call
  //open_loop_timestamp = now_us;

  return Uq;
 8002424:	68bb      	ldr	r3, [r7, #8]
 8002426:	ee07 3a90 	vmov	s15, r3
}
 800242a:	eeb0 0a67 	vmov.f32	s0, s15
 800242e:	3714      	adds	r7, #20
 8002430:	46bd      	mov	sp, r7
 8002432:	ecbd 8b02 	vpop	{d8}
 8002436:	bd90      	pop	{r4, r7, pc}
 8002438:	3a83126f 	.word	0x3a83126f
 800243c:	00000000 	.word	0x00000000
 8002440:	c640e400 	.word	0xc640e400

08002444 <_ZSt3minIfERKT_S2_S2_>:
   *  preprocessor macro.
  */
  template<typename _Tp>
    _GLIBCXX14_CONSTEXPR
    inline const _Tp&
    min(const _Tp& __a, const _Tp& __b)
 8002444:	b480      	push	{r7}
 8002446:	b083      	sub	sp, #12
 8002448:	af00      	add	r7, sp, #0
 800244a:	6078      	str	r0, [r7, #4]
 800244c:	6039      	str	r1, [r7, #0]
    {
      // concept requirements
      __glibcxx_function_requires(_LessThanComparableConcept<_Tp>)
      //return __b < __a ? __b : __a;
      if (__b < __a)
 800244e:	683b      	ldr	r3, [r7, #0]
 8002450:	ed93 7a00 	vldr	s14, [r3]
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	edd3 7a00 	vldr	s15, [r3]
 800245a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800245e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002462:	d501      	bpl.n	8002468 <_ZSt3minIfERKT_S2_S2_+0x24>
	return __b;
 8002464:	683b      	ldr	r3, [r7, #0]
 8002466:	e000      	b.n	800246a <_ZSt3minIfERKT_S2_S2_+0x26>
      return __a;
 8002468:	687b      	ldr	r3, [r7, #4]
    }
 800246a:	4618      	mov	r0, r3
 800246c:	370c      	adds	r7, #12
 800246e:	46bd      	mov	sp, r7
 8002470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002474:	4770      	bx	lr

08002476 <_ZSt3maxIfERKT_S2_S2_>:
   *  preprocessor macro.
  */
  template<typename _Tp>
    _GLIBCXX14_CONSTEXPR
    inline const _Tp&
    max(const _Tp& __a, const _Tp& __b)
 8002476:	b480      	push	{r7}
 8002478:	b083      	sub	sp, #12
 800247a:	af00      	add	r7, sp, #0
 800247c:	6078      	str	r0, [r7, #4]
 800247e:	6039      	str	r1, [r7, #0]
    {
      // concept requirements
      __glibcxx_function_requires(_LessThanComparableConcept<_Tp>)
      //return  __a < __b ? __b : __a;
      if (__a < __b)
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	ed93 7a00 	vldr	s14, [r3]
 8002486:	683b      	ldr	r3, [r7, #0]
 8002488:	edd3 7a00 	vldr	s15, [r3]
 800248c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002490:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002494:	d501      	bpl.n	800249a <_ZSt3maxIfERKT_S2_S2_+0x24>
	return __b;
 8002496:	683b      	ldr	r3, [r7, #0]
 8002498:	e000      	b.n	800249c <_ZSt3maxIfERKT_S2_S2_+0x26>
      return __a;
 800249a:	687b      	ldr	r3, [r7, #4]
    }
 800249c:	4618      	mov	r0, r3
 800249e:	370c      	adds	r7, #12
 80024a0:	46bd      	mov	sp, r7
 80024a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a6:	4770      	bx	lr

080024a8 <cppInit>:
 */
void doMotor(char *cmd) {
	//command.motor(&motor, cmd);
}

void cppInit() {
 80024a8:	b580      	push	{r7, lr}
 80024aa:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim6);
 80024ac:	4823      	ldr	r0, [pc, #140]	@ (800253c <cppInit+0x94>)
 80024ae:	f003 fdc1 	bl	8006034 <HAL_TIM_Base_Start_IT>
	// on pins 12,11,10,9,8
	// pin 12 is used as ground
	//pinMode(12,OUTPUT);
	//pinMode(12,LOW);

	encoder.init();
 80024b2:	4823      	ldr	r0, [pc, #140]	@ (8002540 <cppInit+0x98>)
 80024b4:	f001 fea6 	bl	8004204 <_ZN7Encoder4initEv>
	//encoder.enableInterrupts(doA, doB);

	// link the motor to the sensor
	motor.linkSensor(&encoder);
 80024b8:	4921      	ldr	r1, [pc, #132]	@ (8002540 <cppInit+0x98>)
 80024ba:	4822      	ldr	r0, [pc, #136]	@ (8002544 <cppInit+0x9c>)
 80024bc:	f000 fdce 	bl	800305c <_ZN8FOCMotor10linkSensorEP6Sensor>

	// driver config
	// power supply voltage [V]
	driver.voltage_power_supply = 8;
 80024c0:	4b21      	ldr	r3, [pc, #132]	@ (8002548 <cppInit+0xa0>)
 80024c2:	f04f 4282 	mov.w	r2, #1090519040	@ 0x41000000
 80024c6:	609a      	str	r2, [r3, #8]
	driver.init();
 80024c8:	481f      	ldr	r0, [pc, #124]	@ (8002548 <cppInit+0xa0>)
 80024ca:	f001 faf7 	bl	8003abc <_ZN14BLDCDriver3PWM4initEv>
	// link the motor and the driver
	motor.linkDriver(&driver);
 80024ce:	491e      	ldr	r1, [pc, #120]	@ (8002548 <cppInit+0xa0>)
 80024d0:	481c      	ldr	r0, [pc, #112]	@ (8002544 <cppInit+0x9c>)
 80024d2:	f7fe fa0d 	bl	80008f0 <_ZN9BLDCMotor10linkDriverEP10BLDCDriver>

	// aligning voltage [V]
	motor.voltage_sensor_align = 3;
 80024d6:	4b1b      	ldr	r3, [pc, #108]	@ (8002544 <cppInit+0x9c>)
 80024d8:	4a1c      	ldr	r2, [pc, #112]	@ (800254c <cppInit+0xa4>)
 80024da:	641a      	str	r2, [r3, #64]	@ 0x40

	// set motion control loop to be used
	//motor.controller = MotionControlType::angle_openloop;
	//motor.controller = MotionControlType::velocity_openloop;
	motor.controller = MotionControlType::velocity;
 80024dc:	4b19      	ldr	r3, [pc, #100]	@ (8002544 <cppInit+0x9c>)
 80024de:	2201      	movs	r2, #1
 80024e0:	f883 2069 	strb.w	r2, [r3, #105]	@ 0x69

	// contoller configuration
	// default parameters in defaults.h

	// velocity PI controller parameters
	motor.PID_velocity.P = 0.10f;
 80024e4:	4b17      	ldr	r3, [pc, #92]	@ (8002544 <cppInit+0x9c>)
 80024e6:	4a1a      	ldr	r2, [pc, #104]	@ (8002550 <cppInit+0xa8>)
 80024e8:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc
	motor.PID_velocity.I = 0.0f;
 80024ec:	4b15      	ldr	r3, [pc, #84]	@ (8002544 <cppInit+0x9c>)
 80024ee:	f04f 0200 	mov.w	r2, #0
 80024f2:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
	motor.PID_velocity.D = 0;
 80024f6:	4b13      	ldr	r3, [pc, #76]	@ (8002544 <cppInit+0x9c>)
 80024f8:	f04f 0200 	mov.w	r2, #0
 80024fc:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
	// default voltage_power_supply
	motor.voltage_limit = 3;
 8002500:	4b10      	ldr	r3, [pc, #64]	@ (8002544 <cppInit+0x9c>)
 8002502:	4a12      	ldr	r2, [pc, #72]	@ (800254c <cppInit+0xa4>)
 8002504:	659a      	str	r2, [r3, #88]	@ 0x58
	// jerk control using voltage voltage ramp
	// default value is 300 volts per sec  ~ 0.3V per millisecond
	motor.PID_velocity.output_ramp = 300;
 8002506:	4b0f      	ldr	r3, [pc, #60]	@ (8002544 <cppInit+0x9c>)
 8002508:	4a12      	ldr	r2, [pc, #72]	@ (8002554 <cppInit+0xac>)
 800250a:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8

	// velocity low pass filtering time constant
	motor.LPF_velocity.Tf = 0.01f;
 800250e:	4b0d      	ldr	r3, [pc, #52]	@ (8002544 <cppInit+0x9c>)
 8002510:	4a11      	ldr	r2, [pc, #68]	@ (8002558 <cppInit+0xb0>)
 8002512:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114

	// angle P controller
	motor.P_angle.P = 10;
 8002516:	4b0b      	ldr	r3, [pc, #44]	@ (8002544 <cppInit+0x9c>)
 8002518:	4a10      	ldr	r2, [pc, #64]	@ (800255c <cppInit+0xb4>)
 800251a:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
	//  maximal velocity of the position control
	motor.velocity_limit = 3;
 800251e:	4b09      	ldr	r3, [pc, #36]	@ (8002544 <cppInit+0x9c>)
 8002520:	4a0a      	ldr	r2, [pc, #40]	@ (800254c <cppInit+0xa4>)
 8002522:	661a      	str	r2, [r3, #96]	@ 0x60

	// initialize motor
	motor.init();
 8002524:	4807      	ldr	r0, [pc, #28]	@ (8002544 <cppInit+0x9c>)
 8002526:	f7fe f9f3 	bl	8000910 <_ZN9BLDCMotor4initEv>
	// align encoder and start FOC
	motor.initFOC();
 800252a:	4806      	ldr	r0, [pc, #24]	@ (8002544 <cppInit+0x9c>)
 800252c:	f7fe fb14 	bl	8000b58 <_ZN9BLDCMotor7initFOCEv>

	HAL_Delay(1000);
 8002530:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002534:	f001 ff22 	bl	800437c <HAL_Delay>
}
 8002538:	bf00      	nop
 800253a:	bd80      	pop	{r7, pc}
 800253c:	20000490 	.word	0x20000490
 8002540:	20000388 	.word	0x20000388
 8002544:	200001d4 	.word	0x200001d4
 8002548:	20000348 	.word	0x20000348
 800254c:	40400000 	.word	0x40400000
 8002550:	3dcccccd 	.word	0x3dcccccd
 8002554:	43960000 	.word	0x43960000
 8002558:	3c23d70a 	.word	0x3c23d70a
 800255c:	41200000 	.word	0x41200000

08002560 <cppLoop>:

void cppLoop() {
 8002560:	b580      	push	{r7, lr}
 8002562:	af00      	add	r7, sp, #0
	// the faster you run this function the better
	// Arduino UNO loop  ~1kHz
	// Bluepill loop ~10kHz
	//motor.loopFOC();

	motor_processing_flag = true;
 8002564:	4b05      	ldr	r3, [pc, #20]	@ (800257c <cppLoop+0x1c>)
 8002566:	2201      	movs	r2, #1
 8002568:	701a      	strb	r2, [r3, #0]
	HAL_Delay(2000);
 800256a:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800256e:	f001 ff05 	bl	800437c <HAL_Delay>
	motor.disable();
 8002572:	4803      	ldr	r0, [pc, #12]	@ (8002580 <cppLoop+0x20>)
 8002574:	f7fe fa64 	bl	8000a40 <_ZN9BLDCMotor7disableEv>
	while(1){}
 8002578:	bf00      	nop
 800257a:	e7fd      	b.n	8002578 <cppLoop+0x18>
 800257c:	200003ec 	.word	0x200003ec
 8002580:	200001d4 	.word	0x200001d4
 8002584:	00000000 	.word	0x00000000

08002588 <cppTimerInterrupt1ms>:
	// motor.monitor();

	// user communication
}

void cppTimerInterrupt1ms() {
 8002588:	b580      	push	{r7, lr}
 800258a:	af00      	add	r7, sp, #0
	static float angle = 0;

	motor.absoluteZeroSearchInterruptHandler();
 800258c:	4816      	ldr	r0, [pc, #88]	@ (80025e8 <cppTimerInterrupt1ms+0x60>)
 800258e:	f7fe fd93 	bl	80010b8 <_ZN9BLDCMotor34absoluteZeroSearchInterruptHandlerEv>

	if(motor_processing_flag == true){
 8002592:	4b16      	ldr	r3, [pc, #88]	@ (80025ec <cppTimerInterrupt1ms+0x64>)
 8002594:	781b      	ldrb	r3, [r3, #0]
 8002596:	2b01      	cmp	r3, #1
 8002598:	d11e      	bne.n	80025d8 <cppTimerInterrupt1ms+0x50>
		motor.loopFOC();
 800259a:	4813      	ldr	r0, [pc, #76]	@ (80025e8 <cppTimerInterrupt1ms+0x60>)
 800259c:	f7fe fdac 	bl	80010f8 <_ZN9BLDCMotor7loopFOCEv>
		motor.move(100);
 80025a0:	ed9f 0a13 	vldr	s0, [pc, #76]	@ 80025f0 <cppTimerInterrupt1ms+0x68>
 80025a4:	4810      	ldr	r0, [pc, #64]	@ (80025e8 <cppTimerInterrupt1ms+0x60>)
 80025a6:	f7fe fdef 	bl	8001188 <_ZN9BLDCMotor4moveEf>

		angle += 3.14/5000;
 80025aa:	4b12      	ldr	r3, [pc, #72]	@ (80025f4 <cppTimerInterrupt1ms+0x6c>)
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	4618      	mov	r0, r3
 80025b0:	f7fe f898 	bl	80006e4 <__aeabi_f2d>
 80025b4:	a30a      	add	r3, pc, #40	@ (adr r3, 80025e0 <cppTimerInterrupt1ms+0x58>)
 80025b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025ba:	f7fd ff35 	bl	8000428 <__adddf3>
 80025be:	4602      	mov	r2, r0
 80025c0:	460b      	mov	r3, r1
 80025c2:	4610      	mov	r0, r2
 80025c4:	4619      	mov	r1, r3
 80025c6:	f7fe f8e5 	bl	8000794 <__aeabi_d2f>
 80025ca:	4603      	mov	r3, r0
 80025cc:	4a09      	ldr	r2, [pc, #36]	@ (80025f4 <cppTimerInterrupt1ms+0x6c>)
 80025ce:	6013      	str	r3, [r2, #0]
		mon_angle = angle;
 80025d0:	4b08      	ldr	r3, [pc, #32]	@ (80025f4 <cppTimerInterrupt1ms+0x6c>)
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	4a08      	ldr	r2, [pc, #32]	@ (80025f8 <cppTimerInterrupt1ms+0x70>)
 80025d6:	6013      	str	r3, [r2, #0]

	}

}
 80025d8:	bf00      	nop
 80025da:	bd80      	pop	{r7, pc}
 80025dc:	f3af 8000 	nop.w
 80025e0:	bb1f255f 	.word	0xbb1f255f
 80025e4:	3f44940b 	.word	0x3f44940b
 80025e8:	200001d4 	.word	0x200001d4
 80025ec:	200003ec 	.word	0x200003ec
 80025f0:	42c80000 	.word	0x42c80000
 80025f4:	200003f4 	.word	0x200003f4
 80025f8:	200003f0 	.word	0x200003f0

080025fc <_Z41__static_initialization_and_destruction_0v>:
 80025fc:	b580      	push	{r7, lr}
 80025fe:	b084      	sub	sp, #16
 8002600:	af04      	add	r7, sp, #16
BLDCMotor motor(2, 6.9, 492);
 8002602:	ed9f 1a10 	vldr	s2, [pc, #64]	@ 8002644 <_Z41__static_initialization_and_destruction_0v+0x48>
 8002606:	eddf 0a10 	vldr	s1, [pc, #64]	@ 8002648 <_Z41__static_initialization_and_destruction_0v+0x4c>
 800260a:	ed9f 0a10 	vldr	s0, [pc, #64]	@ 800264c <_Z41__static_initialization_and_destruction_0v+0x50>
 800260e:	2102      	movs	r1, #2
 8002610:	480f      	ldr	r0, [pc, #60]	@ (8002650 <_Z41__static_initialization_and_destruction_0v+0x54>)
 8002612:	f7fe f92f 	bl	8000874 <_ZN9BLDCMotorC1Eifff>
BLDCDriver3PWM driver(9, 10, 11, 12); // mini v1.1
 8002616:	4b0f      	ldr	r3, [pc, #60]	@ (8002654 <_Z41__static_initialization_and_destruction_0v+0x58>)
 8002618:	9302      	str	r3, [sp, #8]
 800261a:	4b0e      	ldr	r3, [pc, #56]	@ (8002654 <_Z41__static_initialization_and_destruction_0v+0x58>)
 800261c:	9301      	str	r3, [sp, #4]
 800261e:	230c      	movs	r3, #12
 8002620:	9300      	str	r3, [sp, #0]
 8002622:	230b      	movs	r3, #11
 8002624:	220a      	movs	r2, #10
 8002626:	2109      	movs	r1, #9
 8002628:	480b      	ldr	r0, [pc, #44]	@ (8002658 <_Z41__static_initialization_and_destruction_0v+0x5c>)
 800262a:	f001 f9d5 	bl	80039d8 <_ZN14BLDCDriver3PWMC1Eiiiiii>
Encoder encoder(2, 3, 75);
 800262e:	2300      	movs	r3, #0
 8002630:	ed9f 0a0a 	vldr	s0, [pc, #40]	@ 800265c <_Z41__static_initialization_and_destruction_0v+0x60>
 8002634:	2203      	movs	r2, #3
 8002636:	2102      	movs	r1, #2
 8002638:	4809      	ldr	r0, [pc, #36]	@ (8002660 <_Z41__static_initialization_and_destruction_0v+0x64>)
 800263a:	f001 fc89 	bl	8003f50 <_ZN7EncoderC1Eiifi>
}
 800263e:	bf00      	nop
 8002640:	46bd      	mov	sp, r7
 8002642:	bd80      	pop	{r7, pc}
 8002644:	c640e400 	.word	0xc640e400
 8002648:	43f60000 	.word	0x43f60000
 800264c:	40dccccd 	.word	0x40dccccd
 8002650:	200001d4 	.word	0x200001d4
 8002654:	ffffcfc7 	.word	0xffffcfc7
 8002658:	20000348 	.word	0x20000348
 800265c:	42960000 	.word	0x42960000
 8002660:	20000388 	.word	0x20000388

08002664 <_GLOBAL__sub_I_motor>:
 8002664:	b580      	push	{r7, lr}
 8002666:	af00      	add	r7, sp, #0
 8002668:	f7ff ffc8 	bl	80025fc <_Z41__static_initialization_and_destruction_0v>
 800266c:	bd80      	pop	{r7, pc}
	...

08002670 <HAL_TIM_PeriodElapsedCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002670:	b580      	push	{r7, lr}
 8002672:	b082      	sub	sp, #8
 8002674:	af00      	add	r7, sp, #0
 8002676:	6078      	str	r0, [r7, #4]
	cppTimerInterrupt1ms();
 8002678:	f7ff ff86 	bl	8002588 <cppTimerInterrupt1ms>

	mon_cnt++;
 800267c:	4b08      	ldr	r3, [pc, #32]	@ (80026a0 <HAL_TIM_PeriodElapsedCallback+0x30>)
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	3301      	adds	r3, #1
 8002682:	4a07      	ldr	r2, [pc, #28]	@ (80026a0 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8002684:	6013      	str	r3, [r2, #0]
	if(mon_cnt > 100000) mon_cnt = 0;
 8002686:	4b06      	ldr	r3, [pc, #24]	@ (80026a0 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	4a06      	ldr	r2, [pc, #24]	@ (80026a4 <HAL_TIM_PeriodElapsedCallback+0x34>)
 800268c:	4293      	cmp	r3, r2
 800268e:	d902      	bls.n	8002696 <HAL_TIM_PeriodElapsedCallback+0x26>
 8002690:	4b03      	ldr	r3, [pc, #12]	@ (80026a0 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8002692:	2200      	movs	r2, #0
 8002694:	601a      	str	r2, [r3, #0]
}
 8002696:	bf00      	nop
 8002698:	3708      	adds	r7, #8
 800269a:	46bd      	mov	sp, r7
 800269c:	bd80      	pop	{r7, pc}
 800269e:	bf00      	nop
 80026a0:	20000564 	.word	0x20000564
 80026a4:	000186a0 	.word	0x000186a0

080026a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80026a8:	b580      	push	{r7, lr}
 80026aa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80026ac:	f001 fe00 	bl	80042b0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80026b0:	f000 f80f 	bl	80026d2 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80026b4:	f000 f9c2 	bl	8002a3c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80026b8:	f000 f990 	bl	80029dc <MX_USART2_UART_Init>
  MX_TIM2_Init();
 80026bc:	f000 f904 	bl	80028c8 <MX_TIM2_Init>
  MX_TIM1_Init();
 80026c0:	f000 f85c 	bl	800277c <MX_TIM1_Init>
  MX_TIM6_Init();
 80026c4:	f000 f954 	bl	8002970 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */
  cppInit();
 80026c8:	f7ff feee 	bl	80024a8 <cppInit>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  cppLoop();
 80026cc:	f7ff ff48 	bl	8002560 <cppLoop>
 80026d0:	e7fc      	b.n	80026cc <main+0x24>

080026d2 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80026d2:	b580      	push	{r7, lr}
 80026d4:	b096      	sub	sp, #88	@ 0x58
 80026d6:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80026d8:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80026dc:	2228      	movs	r2, #40	@ 0x28
 80026de:	2100      	movs	r1, #0
 80026e0:	4618      	mov	r0, r3
 80026e2:	f005 fb25 	bl	8007d30 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80026e6:	f107 031c 	add.w	r3, r7, #28
 80026ea:	2200      	movs	r2, #0
 80026ec:	601a      	str	r2, [r3, #0]
 80026ee:	605a      	str	r2, [r3, #4]
 80026f0:	609a      	str	r2, [r3, #8]
 80026f2:	60da      	str	r2, [r3, #12]
 80026f4:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80026f6:	1d3b      	adds	r3, r7, #4
 80026f8:	2200      	movs	r2, #0
 80026fa:	601a      	str	r2, [r3, #0]
 80026fc:	605a      	str	r2, [r3, #4]
 80026fe:	609a      	str	r2, [r3, #8]
 8002700:	60da      	str	r2, [r3, #12]
 8002702:	611a      	str	r2, [r3, #16]
 8002704:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002706:	2302      	movs	r3, #2
 8002708:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800270a:	2301      	movs	r3, #1
 800270c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800270e:	2310      	movs	r3, #16
 8002710:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8002712:	2300      	movs	r3, #0
 8002714:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002716:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800271a:	4618      	mov	r0, r3
 800271c:	f002 f8ee 	bl	80048fc <HAL_RCC_OscConfig>
 8002720:	4603      	mov	r3, r0
 8002722:	2b00      	cmp	r3, #0
 8002724:	d001      	beq.n	800272a <SystemClock_Config+0x58>
  {
    Error_Handler();
 8002726:	f000 f9c9 	bl	8002abc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800272a:	230f      	movs	r3, #15
 800272c:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800272e:	2300      	movs	r3, #0
 8002730:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002732:	2300      	movs	r3, #0
 8002734:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002736:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800273a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800273c:	2300      	movs	r3, #0
 800273e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002740:	f107 031c 	add.w	r3, r7, #28
 8002744:	2100      	movs	r1, #0
 8002746:	4618      	mov	r0, r3
 8002748:	f003 f8e6 	bl	8005918 <HAL_RCC_ClockConfig>
 800274c:	4603      	mov	r3, r0
 800274e:	2b00      	cmp	r3, #0
 8002750:	d001      	beq.n	8002756 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8002752:	f000 f9b3 	bl	8002abc <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_TIM1;
 8002756:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800275a:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 800275c:	2300      	movs	r3, #0
 800275e:	61bb      	str	r3, [r7, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002760:	1d3b      	adds	r3, r7, #4
 8002762:	4618      	mov	r0, r3
 8002764:	f003 faea 	bl	8005d3c <HAL_RCCEx_PeriphCLKConfig>
 8002768:	4603      	mov	r3, r0
 800276a:	2b00      	cmp	r3, #0
 800276c:	d001      	beq.n	8002772 <SystemClock_Config+0xa0>
  {
    Error_Handler();
 800276e:	f000 f9a5 	bl	8002abc <Error_Handler>
  }
}
 8002772:	bf00      	nop
 8002774:	3758      	adds	r7, #88	@ 0x58
 8002776:	46bd      	mov	sp, r7
 8002778:	bd80      	pop	{r7, pc}
	...

0800277c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800277c:	b580      	push	{r7, lr}
 800277e:	b096      	sub	sp, #88	@ 0x58
 8002780:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002782:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8002786:	2200      	movs	r2, #0
 8002788:	601a      	str	r2, [r3, #0]
 800278a:	605a      	str	r2, [r3, #4]
 800278c:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800278e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002792:	2200      	movs	r2, #0
 8002794:	601a      	str	r2, [r3, #0]
 8002796:	605a      	str	r2, [r3, #4]
 8002798:	609a      	str	r2, [r3, #8]
 800279a:	60da      	str	r2, [r3, #12]
 800279c:	611a      	str	r2, [r3, #16]
 800279e:	615a      	str	r2, [r3, #20]
 80027a0:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80027a2:	1d3b      	adds	r3, r7, #4
 80027a4:	222c      	movs	r2, #44	@ 0x2c
 80027a6:	2100      	movs	r1, #0
 80027a8:	4618      	mov	r0, r3
 80027aa:	f005 fac1 	bl	8007d30 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80027ae:	4b44      	ldr	r3, [pc, #272]	@ (80028c0 <MX_TIM1_Init+0x144>)
 80027b0:	4a44      	ldr	r2, [pc, #272]	@ (80028c4 <MX_TIM1_Init+0x148>)
 80027b2:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80027b4:	4b42      	ldr	r3, [pc, #264]	@ (80028c0 <MX_TIM1_Init+0x144>)
 80027b6:	2200      	movs	r2, #0
 80027b8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80027ba:	4b41      	ldr	r3, [pc, #260]	@ (80028c0 <MX_TIM1_Init+0x144>)
 80027bc:	2200      	movs	r2, #0
 80027be:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 79;
 80027c0:	4b3f      	ldr	r3, [pc, #252]	@ (80028c0 <MX_TIM1_Init+0x144>)
 80027c2:	224f      	movs	r2, #79	@ 0x4f
 80027c4:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80027c6:	4b3e      	ldr	r3, [pc, #248]	@ (80028c0 <MX_TIM1_Init+0x144>)
 80027c8:	2200      	movs	r2, #0
 80027ca:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80027cc:	4b3c      	ldr	r3, [pc, #240]	@ (80028c0 <MX_TIM1_Init+0x144>)
 80027ce:	2200      	movs	r2, #0
 80027d0:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80027d2:	4b3b      	ldr	r3, [pc, #236]	@ (80028c0 <MX_TIM1_Init+0x144>)
 80027d4:	2200      	movs	r2, #0
 80027d6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80027d8:	4839      	ldr	r0, [pc, #228]	@ (80028c0 <MX_TIM1_Init+0x144>)
 80027da:	f003 fc87 	bl	80060ec <HAL_TIM_PWM_Init>
 80027de:	4603      	mov	r3, r0
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d001      	beq.n	80027e8 <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 80027e4:	f000 f96a 	bl	8002abc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80027e8:	2300      	movs	r3, #0
 80027ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80027ec:	2300      	movs	r3, #0
 80027ee:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80027f0:	2300      	movs	r3, #0
 80027f2:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80027f4:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80027f8:	4619      	mov	r1, r3
 80027fa:	4831      	ldr	r0, [pc, #196]	@ (80028c0 <MX_TIM1_Init+0x144>)
 80027fc:	f004 fc7c 	bl	80070f8 <HAL_TIMEx_MasterConfigSynchronization>
 8002800:	4603      	mov	r3, r0
 8002802:	2b00      	cmp	r3, #0
 8002804:	d001      	beq.n	800280a <MX_TIM1_Init+0x8e>
  {
    Error_Handler();
 8002806:	f000 f959 	bl	8002abc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800280a:	2360      	movs	r3, #96	@ 0x60
 800280c:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 800280e:	2300      	movs	r3, #0
 8002810:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002812:	2300      	movs	r3, #0
 8002814:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002816:	2300      	movs	r3, #0
 8002818:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800281a:	2300      	movs	r3, #0
 800281c:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800281e:	2300      	movs	r3, #0
 8002820:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002822:	2300      	movs	r3, #0
 8002824:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002826:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800282a:	2200      	movs	r2, #0
 800282c:	4619      	mov	r1, r3
 800282e:	4824      	ldr	r0, [pc, #144]	@ (80028c0 <MX_TIM1_Init+0x144>)
 8002830:	f003 ffd6 	bl	80067e0 <HAL_TIM_PWM_ConfigChannel>
 8002834:	4603      	mov	r3, r0
 8002836:	2b00      	cmp	r3, #0
 8002838:	d001      	beq.n	800283e <MX_TIM1_Init+0xc2>
  {
    Error_Handler();
 800283a:	f000 f93f 	bl	8002abc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800283e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002842:	2204      	movs	r2, #4
 8002844:	4619      	mov	r1, r3
 8002846:	481e      	ldr	r0, [pc, #120]	@ (80028c0 <MX_TIM1_Init+0x144>)
 8002848:	f003 ffca 	bl	80067e0 <HAL_TIM_PWM_ConfigChannel>
 800284c:	4603      	mov	r3, r0
 800284e:	2b00      	cmp	r3, #0
 8002850:	d001      	beq.n	8002856 <MX_TIM1_Init+0xda>
  {
    Error_Handler();
 8002852:	f000 f933 	bl	8002abc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002856:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800285a:	2208      	movs	r2, #8
 800285c:	4619      	mov	r1, r3
 800285e:	4818      	ldr	r0, [pc, #96]	@ (80028c0 <MX_TIM1_Init+0x144>)
 8002860:	f003 ffbe 	bl	80067e0 <HAL_TIM_PWM_ConfigChannel>
 8002864:	4603      	mov	r3, r0
 8002866:	2b00      	cmp	r3, #0
 8002868:	d001      	beq.n	800286e <MX_TIM1_Init+0xf2>
  {
    Error_Handler();
 800286a:	f000 f927 	bl	8002abc <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800286e:	2300      	movs	r3, #0
 8002870:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002872:	2300      	movs	r3, #0
 8002874:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002876:	2300      	movs	r3, #0
 8002878:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800287a:	2300      	movs	r3, #0
 800287c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800287e:	2300      	movs	r3, #0
 8002880:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002882:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002886:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8002888:	2300      	movs	r3, #0
 800288a:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800288c:	2300      	movs	r3, #0
 800288e:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8002890:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002894:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8002896:	2300      	movs	r3, #0
 8002898:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800289a:	2300      	movs	r3, #0
 800289c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800289e:	1d3b      	adds	r3, r7, #4
 80028a0:	4619      	mov	r1, r3
 80028a2:	4807      	ldr	r0, [pc, #28]	@ (80028c0 <MX_TIM1_Init+0x144>)
 80028a4:	f004 fc96 	bl	80071d4 <HAL_TIMEx_ConfigBreakDeadTime>
 80028a8:	4603      	mov	r3, r0
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d001      	beq.n	80028b2 <MX_TIM1_Init+0x136>
  {
    Error_Handler();
 80028ae:	f000 f905 	bl	8002abc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80028b2:	4803      	ldr	r0, [pc, #12]	@ (80028c0 <MX_TIM1_Init+0x144>)
 80028b4:	f000 f9b2 	bl	8002c1c <HAL_TIM_MspPostInit>

}
 80028b8:	bf00      	nop
 80028ba:	3758      	adds	r7, #88	@ 0x58
 80028bc:	46bd      	mov	sp, r7
 80028be:	bd80      	pop	{r7, pc}
 80028c0:	200003f8 	.word	0x200003f8
 80028c4:	40012c00 	.word	0x40012c00

080028c8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80028c8:	b580      	push	{r7, lr}
 80028ca:	b08c      	sub	sp, #48	@ 0x30
 80028cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80028ce:	f107 030c 	add.w	r3, r7, #12
 80028d2:	2224      	movs	r2, #36	@ 0x24
 80028d4:	2100      	movs	r1, #0
 80028d6:	4618      	mov	r0, r3
 80028d8:	f005 fa2a 	bl	8007d30 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80028dc:	463b      	mov	r3, r7
 80028de:	2200      	movs	r2, #0
 80028e0:	601a      	str	r2, [r3, #0]
 80028e2:	605a      	str	r2, [r3, #4]
 80028e4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80028e6:	4b21      	ldr	r3, [pc, #132]	@ (800296c <MX_TIM2_Init+0xa4>)
 80028e8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80028ec:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80028ee:	4b1f      	ldr	r3, [pc, #124]	@ (800296c <MX_TIM2_Init+0xa4>)
 80028f0:	2200      	movs	r2, #0
 80028f2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80028f4:	4b1d      	ldr	r3, [pc, #116]	@ (800296c <MX_TIM2_Init+0xa4>)
 80028f6:	2200      	movs	r2, #0
 80028f8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80028fa:	4b1c      	ldr	r3, [pc, #112]	@ (800296c <MX_TIM2_Init+0xa4>)
 80028fc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002900:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002902:	4b1a      	ldr	r3, [pc, #104]	@ (800296c <MX_TIM2_Init+0xa4>)
 8002904:	2200      	movs	r2, #0
 8002906:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002908:	4b18      	ldr	r3, [pc, #96]	@ (800296c <MX_TIM2_Init+0xa4>)
 800290a:	2200      	movs	r2, #0
 800290c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800290e:	2303      	movs	r3, #3
 8002910:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002912:	2300      	movs	r3, #0
 8002914:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002916:	2301      	movs	r3, #1
 8002918:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800291a:	2300      	movs	r3, #0
 800291c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800291e:	2300      	movs	r3, #0
 8002920:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002922:	2300      	movs	r3, #0
 8002924:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002926:	2301      	movs	r3, #1
 8002928:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800292a:	2300      	movs	r3, #0
 800292c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 800292e:	2300      	movs	r3, #0
 8002930:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8002932:	f107 030c 	add.w	r3, r7, #12
 8002936:	4619      	mov	r1, r3
 8002938:	480c      	ldr	r0, [pc, #48]	@ (800296c <MX_TIM2_Init+0xa4>)
 800293a:	f003 fd1b 	bl	8006374 <HAL_TIM_Encoder_Init>
 800293e:	4603      	mov	r3, r0
 8002940:	2b00      	cmp	r3, #0
 8002942:	d001      	beq.n	8002948 <MX_TIM2_Init+0x80>
  {
    Error_Handler();
 8002944:	f000 f8ba 	bl	8002abc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002948:	2300      	movs	r3, #0
 800294a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800294c:	2300      	movs	r3, #0
 800294e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002950:	463b      	mov	r3, r7
 8002952:	4619      	mov	r1, r3
 8002954:	4805      	ldr	r0, [pc, #20]	@ (800296c <MX_TIM2_Init+0xa4>)
 8002956:	f004 fbcf 	bl	80070f8 <HAL_TIMEx_MasterConfigSynchronization>
 800295a:	4603      	mov	r3, r0
 800295c:	2b00      	cmp	r3, #0
 800295e:	d001      	beq.n	8002964 <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 8002960:	f000 f8ac 	bl	8002abc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002964:	bf00      	nop
 8002966:	3730      	adds	r7, #48	@ 0x30
 8002968:	46bd      	mov	sp, r7
 800296a:	bd80      	pop	{r7, pc}
 800296c:	20000444 	.word	0x20000444

08002970 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8002970:	b580      	push	{r7, lr}
 8002972:	b084      	sub	sp, #16
 8002974:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002976:	1d3b      	adds	r3, r7, #4
 8002978:	2200      	movs	r2, #0
 800297a:	601a      	str	r2, [r3, #0]
 800297c:	605a      	str	r2, [r3, #4]
 800297e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8002980:	4b14      	ldr	r3, [pc, #80]	@ (80029d4 <MX_TIM6_Init+0x64>)
 8002982:	4a15      	ldr	r2, [pc, #84]	@ (80029d8 <MX_TIM6_Init+0x68>)
 8002984:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 7;
 8002986:	4b13      	ldr	r3, [pc, #76]	@ (80029d4 <MX_TIM6_Init+0x64>)
 8002988:	2207      	movs	r2, #7
 800298a:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800298c:	4b11      	ldr	r3, [pc, #68]	@ (80029d4 <MX_TIM6_Init+0x64>)
 800298e:	2200      	movs	r2, #0
 8002990:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 999;
 8002992:	4b10      	ldr	r3, [pc, #64]	@ (80029d4 <MX_TIM6_Init+0x64>)
 8002994:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002998:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800299a:	4b0e      	ldr	r3, [pc, #56]	@ (80029d4 <MX_TIM6_Init+0x64>)
 800299c:	2200      	movs	r2, #0
 800299e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80029a0:	480c      	ldr	r0, [pc, #48]	@ (80029d4 <MX_TIM6_Init+0x64>)
 80029a2:	f003 faef 	bl	8005f84 <HAL_TIM_Base_Init>
 80029a6:	4603      	mov	r3, r0
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d001      	beq.n	80029b0 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 80029ac:	f000 f886 	bl	8002abc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80029b0:	2300      	movs	r3, #0
 80029b2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80029b4:	2300      	movs	r3, #0
 80029b6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80029b8:	1d3b      	adds	r3, r7, #4
 80029ba:	4619      	mov	r1, r3
 80029bc:	4805      	ldr	r0, [pc, #20]	@ (80029d4 <MX_TIM6_Init+0x64>)
 80029be:	f004 fb9b 	bl	80070f8 <HAL_TIMEx_MasterConfigSynchronization>
 80029c2:	4603      	mov	r3, r0
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d001      	beq.n	80029cc <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 80029c8:	f000 f878 	bl	8002abc <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80029cc:	bf00      	nop
 80029ce:	3710      	adds	r7, #16
 80029d0:	46bd      	mov	sp, r7
 80029d2:	bd80      	pop	{r7, pc}
 80029d4:	20000490 	.word	0x20000490
 80029d8:	40001000 	.word	0x40001000

080029dc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80029dc:	b580      	push	{r7, lr}
 80029de:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80029e0:	4b14      	ldr	r3, [pc, #80]	@ (8002a34 <MX_USART2_UART_Init+0x58>)
 80029e2:	4a15      	ldr	r2, [pc, #84]	@ (8002a38 <MX_USART2_UART_Init+0x5c>)
 80029e4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 80029e6:	4b13      	ldr	r3, [pc, #76]	@ (8002a34 <MX_USART2_UART_Init+0x58>)
 80029e8:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 80029ec:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80029ee:	4b11      	ldr	r3, [pc, #68]	@ (8002a34 <MX_USART2_UART_Init+0x58>)
 80029f0:	2200      	movs	r2, #0
 80029f2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80029f4:	4b0f      	ldr	r3, [pc, #60]	@ (8002a34 <MX_USART2_UART_Init+0x58>)
 80029f6:	2200      	movs	r2, #0
 80029f8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80029fa:	4b0e      	ldr	r3, [pc, #56]	@ (8002a34 <MX_USART2_UART_Init+0x58>)
 80029fc:	2200      	movs	r2, #0
 80029fe:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002a00:	4b0c      	ldr	r3, [pc, #48]	@ (8002a34 <MX_USART2_UART_Init+0x58>)
 8002a02:	220c      	movs	r2, #12
 8002a04:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002a06:	4b0b      	ldr	r3, [pc, #44]	@ (8002a34 <MX_USART2_UART_Init+0x58>)
 8002a08:	2200      	movs	r2, #0
 8002a0a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002a0c:	4b09      	ldr	r3, [pc, #36]	@ (8002a34 <MX_USART2_UART_Init+0x58>)
 8002a0e:	2200      	movs	r2, #0
 8002a10:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002a12:	4b08      	ldr	r3, [pc, #32]	@ (8002a34 <MX_USART2_UART_Init+0x58>)
 8002a14:	2200      	movs	r2, #0
 8002a16:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002a18:	4b06      	ldr	r3, [pc, #24]	@ (8002a34 <MX_USART2_UART_Init+0x58>)
 8002a1a:	2200      	movs	r2, #0
 8002a1c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002a1e:	4805      	ldr	r0, [pc, #20]	@ (8002a34 <MX_USART2_UART_Init+0x58>)
 8002a20:	f004 fc6e 	bl	8007300 <HAL_UART_Init>
 8002a24:	4603      	mov	r3, r0
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d001      	beq.n	8002a2e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8002a2a:	f000 f847 	bl	8002abc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002a2e:	bf00      	nop
 8002a30:	bd80      	pop	{r7, pc}
 8002a32:	bf00      	nop
 8002a34:	200004dc 	.word	0x200004dc
 8002a38:	40004400 	.word	0x40004400

08002a3c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002a3c:	b580      	push	{r7, lr}
 8002a3e:	b088      	sub	sp, #32
 8002a40:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a42:	f107 030c 	add.w	r3, r7, #12
 8002a46:	2200      	movs	r2, #0
 8002a48:	601a      	str	r2, [r3, #0]
 8002a4a:	605a      	str	r2, [r3, #4]
 8002a4c:	609a      	str	r2, [r3, #8]
 8002a4e:	60da      	str	r2, [r3, #12]
 8002a50:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002a52:	4b19      	ldr	r3, [pc, #100]	@ (8002ab8 <MX_GPIO_Init+0x7c>)
 8002a54:	695b      	ldr	r3, [r3, #20]
 8002a56:	4a18      	ldr	r2, [pc, #96]	@ (8002ab8 <MX_GPIO_Init+0x7c>)
 8002a58:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002a5c:	6153      	str	r3, [r2, #20]
 8002a5e:	4b16      	ldr	r3, [pc, #88]	@ (8002ab8 <MX_GPIO_Init+0x7c>)
 8002a60:	695b      	ldr	r3, [r3, #20]
 8002a62:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002a66:	60bb      	str	r3, [r7, #8]
 8002a68:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a6a:	4b13      	ldr	r3, [pc, #76]	@ (8002ab8 <MX_GPIO_Init+0x7c>)
 8002a6c:	695b      	ldr	r3, [r3, #20]
 8002a6e:	4a12      	ldr	r2, [pc, #72]	@ (8002ab8 <MX_GPIO_Init+0x7c>)
 8002a70:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002a74:	6153      	str	r3, [r2, #20]
 8002a76:	4b10      	ldr	r3, [pc, #64]	@ (8002ab8 <MX_GPIO_Init+0x7c>)
 8002a78:	695b      	ldr	r3, [r3, #20]
 8002a7a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a7e:	607b      	str	r3, [r7, #4]
 8002a80:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 8002a82:	2200      	movs	r2, #0
 8002a84:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002a88:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002a8c:	f001 ff1e 	bl	80048cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 8002a90:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002a94:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a96:	2301      	movs	r3, #1
 8002a98:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a9a:	2300      	movs	r3, #0
 8002a9c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a9e:	2300      	movs	r3, #0
 8002aa0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002aa2:	f107 030c 	add.w	r3, r7, #12
 8002aa6:	4619      	mov	r1, r3
 8002aa8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002aac:	f001 fd9c 	bl	80045e8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8002ab0:	bf00      	nop
 8002ab2:	3720      	adds	r7, #32
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	bd80      	pop	{r7, pc}
 8002ab8:	40021000 	.word	0x40021000

08002abc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002abc:	b480      	push	{r7}
 8002abe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002ac0:	b672      	cpsid	i
}
 8002ac2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002ac4:	bf00      	nop
 8002ac6:	e7fd      	b.n	8002ac4 <Error_Handler+0x8>

08002ac8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002ac8:	b480      	push	{r7}
 8002aca:	b083      	sub	sp, #12
 8002acc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002ace:	4b0f      	ldr	r3, [pc, #60]	@ (8002b0c <HAL_MspInit+0x44>)
 8002ad0:	699b      	ldr	r3, [r3, #24]
 8002ad2:	4a0e      	ldr	r2, [pc, #56]	@ (8002b0c <HAL_MspInit+0x44>)
 8002ad4:	f043 0301 	orr.w	r3, r3, #1
 8002ad8:	6193      	str	r3, [r2, #24]
 8002ada:	4b0c      	ldr	r3, [pc, #48]	@ (8002b0c <HAL_MspInit+0x44>)
 8002adc:	699b      	ldr	r3, [r3, #24]
 8002ade:	f003 0301 	and.w	r3, r3, #1
 8002ae2:	607b      	str	r3, [r7, #4]
 8002ae4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002ae6:	4b09      	ldr	r3, [pc, #36]	@ (8002b0c <HAL_MspInit+0x44>)
 8002ae8:	69db      	ldr	r3, [r3, #28]
 8002aea:	4a08      	ldr	r2, [pc, #32]	@ (8002b0c <HAL_MspInit+0x44>)
 8002aec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002af0:	61d3      	str	r3, [r2, #28]
 8002af2:	4b06      	ldr	r3, [pc, #24]	@ (8002b0c <HAL_MspInit+0x44>)
 8002af4:	69db      	ldr	r3, [r3, #28]
 8002af6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002afa:	603b      	str	r3, [r7, #0]
 8002afc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002afe:	bf00      	nop
 8002b00:	370c      	adds	r7, #12
 8002b02:	46bd      	mov	sp, r7
 8002b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b08:	4770      	bx	lr
 8002b0a:	bf00      	nop
 8002b0c:	40021000 	.word	0x40021000

08002b10 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002b10:	b480      	push	{r7}
 8002b12:	b085      	sub	sp, #20
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	4a0a      	ldr	r2, [pc, #40]	@ (8002b48 <HAL_TIM_PWM_MspInit+0x38>)
 8002b1e:	4293      	cmp	r3, r2
 8002b20:	d10b      	bne.n	8002b3a <HAL_TIM_PWM_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002b22:	4b0a      	ldr	r3, [pc, #40]	@ (8002b4c <HAL_TIM_PWM_MspInit+0x3c>)
 8002b24:	699b      	ldr	r3, [r3, #24]
 8002b26:	4a09      	ldr	r2, [pc, #36]	@ (8002b4c <HAL_TIM_PWM_MspInit+0x3c>)
 8002b28:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002b2c:	6193      	str	r3, [r2, #24]
 8002b2e:	4b07      	ldr	r3, [pc, #28]	@ (8002b4c <HAL_TIM_PWM_MspInit+0x3c>)
 8002b30:	699b      	ldr	r3, [r3, #24]
 8002b32:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002b36:	60fb      	str	r3, [r7, #12]
 8002b38:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8002b3a:	bf00      	nop
 8002b3c:	3714      	adds	r7, #20
 8002b3e:	46bd      	mov	sp, r7
 8002b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b44:	4770      	bx	lr
 8002b46:	bf00      	nop
 8002b48:	40012c00 	.word	0x40012c00
 8002b4c:	40021000 	.word	0x40021000

08002b50 <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8002b50:	b580      	push	{r7, lr}
 8002b52:	b08a      	sub	sp, #40	@ 0x28
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b58:	f107 0314 	add.w	r3, r7, #20
 8002b5c:	2200      	movs	r2, #0
 8002b5e:	601a      	str	r2, [r3, #0]
 8002b60:	605a      	str	r2, [r3, #4]
 8002b62:	609a      	str	r2, [r3, #8]
 8002b64:	60da      	str	r2, [r3, #12]
 8002b66:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002b70:	d128      	bne.n	8002bc4 <HAL_TIM_Encoder_MspInit+0x74>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002b72:	4b16      	ldr	r3, [pc, #88]	@ (8002bcc <HAL_TIM_Encoder_MspInit+0x7c>)
 8002b74:	69db      	ldr	r3, [r3, #28]
 8002b76:	4a15      	ldr	r2, [pc, #84]	@ (8002bcc <HAL_TIM_Encoder_MspInit+0x7c>)
 8002b78:	f043 0301 	orr.w	r3, r3, #1
 8002b7c:	61d3      	str	r3, [r2, #28]
 8002b7e:	4b13      	ldr	r3, [pc, #76]	@ (8002bcc <HAL_TIM_Encoder_MspInit+0x7c>)
 8002b80:	69db      	ldr	r3, [r3, #28]
 8002b82:	f003 0301 	and.w	r3, r3, #1
 8002b86:	613b      	str	r3, [r7, #16]
 8002b88:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b8a:	4b10      	ldr	r3, [pc, #64]	@ (8002bcc <HAL_TIM_Encoder_MspInit+0x7c>)
 8002b8c:	695b      	ldr	r3, [r3, #20]
 8002b8e:	4a0f      	ldr	r2, [pc, #60]	@ (8002bcc <HAL_TIM_Encoder_MspInit+0x7c>)
 8002b90:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002b94:	6153      	str	r3, [r2, #20]
 8002b96:	4b0d      	ldr	r3, [pc, #52]	@ (8002bcc <HAL_TIM_Encoder_MspInit+0x7c>)
 8002b98:	695b      	ldr	r3, [r3, #20]
 8002b9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b9e:	60fb      	str	r3, [r7, #12]
 8002ba0:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002ba2:	2303      	movs	r3, #3
 8002ba4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ba6:	2302      	movs	r3, #2
 8002ba8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002baa:	2300      	movs	r3, #0
 8002bac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bae:	2300      	movs	r3, #0
 8002bb0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002bb2:	2301      	movs	r3, #1
 8002bb4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bb6:	f107 0314 	add.w	r3, r7, #20
 8002bba:	4619      	mov	r1, r3
 8002bbc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002bc0:	f001 fd12 	bl	80045e8 <HAL_GPIO_Init>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8002bc4:	bf00      	nop
 8002bc6:	3728      	adds	r7, #40	@ 0x28
 8002bc8:	46bd      	mov	sp, r7
 8002bca:	bd80      	pop	{r7, pc}
 8002bcc:	40021000 	.word	0x40021000

08002bd0 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	b084      	sub	sp, #16
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	4a0d      	ldr	r2, [pc, #52]	@ (8002c14 <HAL_TIM_Base_MspInit+0x44>)
 8002bde:	4293      	cmp	r3, r2
 8002be0:	d113      	bne.n	8002c0a <HAL_TIM_Base_MspInit+0x3a>
  {
    /* USER CODE BEGIN TIM6_MspInit 0 */

    /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002be2:	4b0d      	ldr	r3, [pc, #52]	@ (8002c18 <HAL_TIM_Base_MspInit+0x48>)
 8002be4:	69db      	ldr	r3, [r3, #28]
 8002be6:	4a0c      	ldr	r2, [pc, #48]	@ (8002c18 <HAL_TIM_Base_MspInit+0x48>)
 8002be8:	f043 0310 	orr.w	r3, r3, #16
 8002bec:	61d3      	str	r3, [r2, #28]
 8002bee:	4b0a      	ldr	r3, [pc, #40]	@ (8002c18 <HAL_TIM_Base_MspInit+0x48>)
 8002bf0:	69db      	ldr	r3, [r3, #28]
 8002bf2:	f003 0310 	and.w	r3, r3, #16
 8002bf6:	60fb      	str	r3, [r7, #12]
 8002bf8:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC1_IRQn, 0, 0);
 8002bfa:	2200      	movs	r2, #0
 8002bfc:	2100      	movs	r1, #0
 8002bfe:	2036      	movs	r0, #54	@ 0x36
 8002c00:	f001 fcbb 	bl	800457a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC1_IRQn);
 8002c04:	2036      	movs	r0, #54	@ 0x36
 8002c06:	f001 fcd4 	bl	80045b2 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM6_MspInit 1 */

  }

}
 8002c0a:	bf00      	nop
 8002c0c:	3710      	adds	r7, #16
 8002c0e:	46bd      	mov	sp, r7
 8002c10:	bd80      	pop	{r7, pc}
 8002c12:	bf00      	nop
 8002c14:	40001000 	.word	0x40001000
 8002c18:	40021000 	.word	0x40021000

08002c1c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	b088      	sub	sp, #32
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c24:	f107 030c 	add.w	r3, r7, #12
 8002c28:	2200      	movs	r2, #0
 8002c2a:	601a      	str	r2, [r3, #0]
 8002c2c:	605a      	str	r2, [r3, #4]
 8002c2e:	609a      	str	r2, [r3, #8]
 8002c30:	60da      	str	r2, [r3, #12]
 8002c32:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	4a12      	ldr	r2, [pc, #72]	@ (8002c84 <HAL_TIM_MspPostInit+0x68>)
 8002c3a:	4293      	cmp	r3, r2
 8002c3c:	d11d      	bne.n	8002c7a <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c3e:	4b12      	ldr	r3, [pc, #72]	@ (8002c88 <HAL_TIM_MspPostInit+0x6c>)
 8002c40:	695b      	ldr	r3, [r3, #20]
 8002c42:	4a11      	ldr	r2, [pc, #68]	@ (8002c88 <HAL_TIM_MspPostInit+0x6c>)
 8002c44:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002c48:	6153      	str	r3, [r2, #20]
 8002c4a:	4b0f      	ldr	r3, [pc, #60]	@ (8002c88 <HAL_TIM_MspPostInit+0x6c>)
 8002c4c:	695b      	ldr	r3, [r3, #20]
 8002c4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c52:	60bb      	str	r3, [r7, #8]
 8002c54:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8002c56:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8002c5a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c5c:	2302      	movs	r3, #2
 8002c5e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c60:	2300      	movs	r3, #0
 8002c62:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c64:	2300      	movs	r3, #0
 8002c66:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8002c68:	2306      	movs	r3, #6
 8002c6a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c6c:	f107 030c 	add.w	r3, r7, #12
 8002c70:	4619      	mov	r1, r3
 8002c72:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002c76:	f001 fcb7 	bl	80045e8 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8002c7a:	bf00      	nop
 8002c7c:	3720      	adds	r7, #32
 8002c7e:	46bd      	mov	sp, r7
 8002c80:	bd80      	pop	{r7, pc}
 8002c82:	bf00      	nop
 8002c84:	40012c00 	.word	0x40012c00
 8002c88:	40021000 	.word	0x40021000

08002c8c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	b08a      	sub	sp, #40	@ 0x28
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c94:	f107 0314 	add.w	r3, r7, #20
 8002c98:	2200      	movs	r2, #0
 8002c9a:	601a      	str	r2, [r3, #0]
 8002c9c:	605a      	str	r2, [r3, #4]
 8002c9e:	609a      	str	r2, [r3, #8]
 8002ca0:	60da      	str	r2, [r3, #12]
 8002ca2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	4a18      	ldr	r2, [pc, #96]	@ (8002d0c <HAL_UART_MspInit+0x80>)
 8002caa:	4293      	cmp	r3, r2
 8002cac:	d129      	bne.n	8002d02 <HAL_UART_MspInit+0x76>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002cae:	4b18      	ldr	r3, [pc, #96]	@ (8002d10 <HAL_UART_MspInit+0x84>)
 8002cb0:	69db      	ldr	r3, [r3, #28]
 8002cb2:	4a17      	ldr	r2, [pc, #92]	@ (8002d10 <HAL_UART_MspInit+0x84>)
 8002cb4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002cb8:	61d3      	str	r3, [r2, #28]
 8002cba:	4b15      	ldr	r3, [pc, #84]	@ (8002d10 <HAL_UART_MspInit+0x84>)
 8002cbc:	69db      	ldr	r3, [r3, #28]
 8002cbe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002cc2:	613b      	str	r3, [r7, #16]
 8002cc4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002cc6:	4b12      	ldr	r3, [pc, #72]	@ (8002d10 <HAL_UART_MspInit+0x84>)
 8002cc8:	695b      	ldr	r3, [r3, #20]
 8002cca:	4a11      	ldr	r2, [pc, #68]	@ (8002d10 <HAL_UART_MspInit+0x84>)
 8002ccc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002cd0:	6153      	str	r3, [r2, #20]
 8002cd2:	4b0f      	ldr	r3, [pc, #60]	@ (8002d10 <HAL_UART_MspInit+0x84>)
 8002cd4:	695b      	ldr	r3, [r3, #20]
 8002cd6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002cda:	60fb      	str	r3, [r7, #12]
 8002cdc:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 8002cde:	f248 0304 	movw	r3, #32772	@ 0x8004
 8002ce2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ce4:	2302      	movs	r3, #2
 8002ce6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ce8:	2300      	movs	r3, #0
 8002cea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002cec:	2303      	movs	r3, #3
 8002cee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002cf0:	2307      	movs	r3, #7
 8002cf2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002cf4:	f107 0314 	add.w	r3, r7, #20
 8002cf8:	4619      	mov	r1, r3
 8002cfa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002cfe:	f001 fc73 	bl	80045e8 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8002d02:	bf00      	nop
 8002d04:	3728      	adds	r7, #40	@ 0x28
 8002d06:	46bd      	mov	sp, r7
 8002d08:	bd80      	pop	{r7, pc}
 8002d0a:	bf00      	nop
 8002d0c:	40004400 	.word	0x40004400
 8002d10:	40021000 	.word	0x40021000

08002d14 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002d14:	b480      	push	{r7}
 8002d16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002d18:	bf00      	nop
 8002d1a:	e7fd      	b.n	8002d18 <NMI_Handler+0x4>

08002d1c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002d1c:	b480      	push	{r7}
 8002d1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002d20:	bf00      	nop
 8002d22:	e7fd      	b.n	8002d20 <HardFault_Handler+0x4>

08002d24 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002d24:	b480      	push	{r7}
 8002d26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002d28:	bf00      	nop
 8002d2a:	e7fd      	b.n	8002d28 <MemManage_Handler+0x4>

08002d2c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002d2c:	b480      	push	{r7}
 8002d2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002d30:	bf00      	nop
 8002d32:	e7fd      	b.n	8002d30 <BusFault_Handler+0x4>

08002d34 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002d34:	b480      	push	{r7}
 8002d36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002d38:	bf00      	nop
 8002d3a:	e7fd      	b.n	8002d38 <UsageFault_Handler+0x4>

08002d3c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002d3c:	b480      	push	{r7}
 8002d3e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002d40:	bf00      	nop
 8002d42:	46bd      	mov	sp, r7
 8002d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d48:	4770      	bx	lr

08002d4a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002d4a:	b480      	push	{r7}
 8002d4c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002d4e:	bf00      	nop
 8002d50:	46bd      	mov	sp, r7
 8002d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d56:	4770      	bx	lr

08002d58 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002d58:	b480      	push	{r7}
 8002d5a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002d5c:	bf00      	nop
 8002d5e:	46bd      	mov	sp, r7
 8002d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d64:	4770      	bx	lr

08002d66 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002d66:	b580      	push	{r7, lr}
 8002d68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002d6a:	f001 fae7 	bl	800433c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002d6e:	bf00      	nop
 8002d70:	bd80      	pop	{r7, pc}
	...

08002d74 <TIM6_DAC1_IRQHandler>:

/**
  * @brief This function handles TIM6 global and DAC1 underrun error interrupts.
  */
void TIM6_DAC1_IRQHandler(void)
{
 8002d74:	b580      	push	{r7, lr}
 8002d76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC1_IRQn 0 */

  /* USER CODE END TIM6_DAC1_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002d78:	4802      	ldr	r0, [pc, #8]	@ (8002d84 <TIM6_DAC1_IRQHandler+0x10>)
 8002d7a:	f003 fc2f 	bl	80065dc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC1_IRQn 1 */

  /* USER CODE END TIM6_DAC1_IRQn 1 */
}
 8002d7e:	bf00      	nop
 8002d80:	bd80      	pop	{r7, pc}
 8002d82:	bf00      	nop
 8002d84:	20000490 	.word	0x20000490

08002d88 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002d88:	b480      	push	{r7}
 8002d8a:	af00      	add	r7, sp, #0
  return 1;
 8002d8c:	2301      	movs	r3, #1
}
 8002d8e:	4618      	mov	r0, r3
 8002d90:	46bd      	mov	sp, r7
 8002d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d96:	4770      	bx	lr

08002d98 <_kill>:

int _kill(int pid, int sig)
{
 8002d98:	b580      	push	{r7, lr}
 8002d9a:	b082      	sub	sp, #8
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	6078      	str	r0, [r7, #4]
 8002da0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002da2:	f005 f821 	bl	8007de8 <__errno>
 8002da6:	4603      	mov	r3, r0
 8002da8:	2216      	movs	r2, #22
 8002daa:	601a      	str	r2, [r3, #0]
  return -1;
 8002dac:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002db0:	4618      	mov	r0, r3
 8002db2:	3708      	adds	r7, #8
 8002db4:	46bd      	mov	sp, r7
 8002db6:	bd80      	pop	{r7, pc}

08002db8 <_exit>:

void _exit (int status)
{
 8002db8:	b580      	push	{r7, lr}
 8002dba:	b082      	sub	sp, #8
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002dc0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002dc4:	6878      	ldr	r0, [r7, #4]
 8002dc6:	f7ff ffe7 	bl	8002d98 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002dca:	bf00      	nop
 8002dcc:	e7fd      	b.n	8002dca <_exit+0x12>
	...

08002dd0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002dd0:	b580      	push	{r7, lr}
 8002dd2:	b086      	sub	sp, #24
 8002dd4:	af00      	add	r7, sp, #0
 8002dd6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002dd8:	4a14      	ldr	r2, [pc, #80]	@ (8002e2c <_sbrk+0x5c>)
 8002dda:	4b15      	ldr	r3, [pc, #84]	@ (8002e30 <_sbrk+0x60>)
 8002ddc:	1ad3      	subs	r3, r2, r3
 8002dde:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002de0:	697b      	ldr	r3, [r7, #20]
 8002de2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002de4:	4b13      	ldr	r3, [pc, #76]	@ (8002e34 <_sbrk+0x64>)
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d102      	bne.n	8002df2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002dec:	4b11      	ldr	r3, [pc, #68]	@ (8002e34 <_sbrk+0x64>)
 8002dee:	4a12      	ldr	r2, [pc, #72]	@ (8002e38 <_sbrk+0x68>)
 8002df0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002df2:	4b10      	ldr	r3, [pc, #64]	@ (8002e34 <_sbrk+0x64>)
 8002df4:	681a      	ldr	r2, [r3, #0]
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	4413      	add	r3, r2
 8002dfa:	693a      	ldr	r2, [r7, #16]
 8002dfc:	429a      	cmp	r2, r3
 8002dfe:	d207      	bcs.n	8002e10 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002e00:	f004 fff2 	bl	8007de8 <__errno>
 8002e04:	4603      	mov	r3, r0
 8002e06:	220c      	movs	r2, #12
 8002e08:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002e0a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002e0e:	e009      	b.n	8002e24 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002e10:	4b08      	ldr	r3, [pc, #32]	@ (8002e34 <_sbrk+0x64>)
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002e16:	4b07      	ldr	r3, [pc, #28]	@ (8002e34 <_sbrk+0x64>)
 8002e18:	681a      	ldr	r2, [r3, #0]
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	4413      	add	r3, r2
 8002e1e:	4a05      	ldr	r2, [pc, #20]	@ (8002e34 <_sbrk+0x64>)
 8002e20:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002e22:	68fb      	ldr	r3, [r7, #12]
}
 8002e24:	4618      	mov	r0, r3
 8002e26:	3718      	adds	r7, #24
 8002e28:	46bd      	mov	sp, r7
 8002e2a:	bd80      	pop	{r7, pc}
 8002e2c:	20003000 	.word	0x20003000
 8002e30:	00000400 	.word	0x00000400
 8002e34:	20000568 	.word	0x20000568
 8002e38:	200006c0 	.word	0x200006c0

08002e3c <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002e3c:	b480      	push	{r7}
 8002e3e:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002e40:	4b06      	ldr	r3, [pc, #24]	@ (8002e5c <SystemInit+0x20>)
 8002e42:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e46:	4a05      	ldr	r2, [pc, #20]	@ (8002e5c <SystemInit+0x20>)
 8002e48:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002e4c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002e50:	bf00      	nop
 8002e52:	46bd      	mov	sp, r7
 8002e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e58:	4770      	bx	lr
 8002e5a:	bf00      	nop
 8002e5c:	e000ed00 	.word	0xe000ed00

08002e60 <_ZN8FOCMotorC1Ev>:
//#include "../../communication/SimpleFOCDebug.h"

/**
 * Default constructor - setting all variabels to default values
 */
FOCMotor::FOCMotor()
 8002e60:	b580      	push	{r7, lr}
 8002e62:	b082      	sub	sp, #8
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	6078      	str	r0, [r7, #4]
 8002e68:	4a74      	ldr	r2, [pc, #464]	@ (800303c <_ZN8FOCMotorC1Ev+0x1dc>)
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	601a      	str	r2, [r3, #0]
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	f04f 0200 	mov.w	r2, #0
 8002e74:	609a      	str	r2, [r3, #8]
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	2200      	movs	r2, #0
 8002e7a:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	2200      	movs	r2, #0
 8002e82:	f883 2065 	strb.w	r2, [r3, #101]	@ 0x65
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	2201      	movs	r2, #1
 8002e8a:	f883 2067 	strb.w	r2, [r3, #103]	@ 0x67
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	336c      	adds	r3, #108	@ 0x6c
 8002e92:	eeb2 2a00 	vmov.f32	s4, #32	@ 0x41000000  8.0
 8002e96:	eddf 1a6a 	vldr	s3, [pc, #424]	@ 8003040 <_ZN8FOCMotorC1Ev+0x1e0>
 8002e9a:	ed9f 1a69 	vldr	s2, [pc, #420]	@ 8003040 <_ZN8FOCMotorC1Ev+0x1e0>
 8002e9e:	eddf 0a69 	vldr	s1, [pc, #420]	@ 8003044 <_ZN8FOCMotorC1Ev+0x1e4>
 8002ea2:	eeb0 0a08 	vmov.f32	s0, #8	@ 0x40400000  3.0
 8002ea6:	4618      	mov	r0, r3
 8002ea8:	f000 fc16 	bl	80036d8 <_ZN13PIDControllerC1Efffff>
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	3390      	adds	r3, #144	@ 0x90
 8002eb0:	eeb2 2a00 	vmov.f32	s4, #32	@ 0x41000000  8.0
 8002eb4:	eddf 1a62 	vldr	s3, [pc, #392]	@ 8003040 <_ZN8FOCMotorC1Ev+0x1e0>
 8002eb8:	ed9f 1a61 	vldr	s2, [pc, #388]	@ 8003040 <_ZN8FOCMotorC1Ev+0x1e0>
 8002ebc:	eddf 0a61 	vldr	s1, [pc, #388]	@ 8003044 <_ZN8FOCMotorC1Ev+0x1e4>
 8002ec0:	eeb0 0a08 	vmov.f32	s0, #8	@ 0x40400000  3.0
 8002ec4:	4618      	mov	r0, r3
 8002ec6:	f000 fc07 	bl	80036d8 <_ZN13PIDControllerC1Efffff>
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	33b4      	adds	r3, #180	@ 0xb4
 8002ece:	ed9f 0a5e 	vldr	s0, [pc, #376]	@ 8003048 <_ZN8FOCMotorC1Ev+0x1e8>
 8002ed2:	4618      	mov	r0, r3
 8002ed4:	f000 fbdc 	bl	8003690 <_ZN13LowPassFilterC1Ef>
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	33c0      	adds	r3, #192	@ 0xc0
 8002edc:	ed9f 0a5a 	vldr	s0, [pc, #360]	@ 8003048 <_ZN8FOCMotorC1Ev+0x1e8>
 8002ee0:	4618      	mov	r0, r3
 8002ee2:	f000 fbd5 	bl	8003690 <_ZN13LowPassFilterC1Ef>
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	33cc      	adds	r3, #204	@ 0xcc
 8002eea:	eeb2 2a00 	vmov.f32	s4, #32	@ 0x41000000  8.0
 8002eee:	eddf 1a57 	vldr	s3, [pc, #348]	@ 800304c <_ZN8FOCMotorC1Ev+0x1ec>
 8002ef2:	ed9f 1a53 	vldr	s2, [pc, #332]	@ 8003040 <_ZN8FOCMotorC1Ev+0x1e0>
 8002ef6:	eef2 0a04 	vmov.f32	s1, #36	@ 0x41200000  10.0
 8002efa:	eeb6 0a00 	vmov.f32	s0, #96	@ 0x3f000000  0.5
 8002efe:	4618      	mov	r0, r3
 8002f00:	f000 fbea 	bl	80036d8 <_ZN13PIDControllerC1Efffff>
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	33f0      	adds	r3, #240	@ 0xf0
 8002f08:	eeb3 2a04 	vmov.f32	s4, #52	@ 0x41a00000  20.0
 8002f0c:	eddf 1a4c 	vldr	s3, [pc, #304]	@ 8003040 <_ZN8FOCMotorC1Ev+0x1e0>
 8002f10:	ed9f 1a4b 	vldr	s2, [pc, #300]	@ 8003040 <_ZN8FOCMotorC1Ev+0x1e0>
 8002f14:	eddf 0a4a 	vldr	s1, [pc, #296]	@ 8003040 <_ZN8FOCMotorC1Ev+0x1e0>
 8002f18:	eeb3 0a04 	vmov.f32	s0, #52	@ 0x41a00000  20.0
 8002f1c:	4618      	mov	r0, r3
 8002f1e:	f000 fbdb 	bl	80036d8 <_ZN13PIDControllerC1Efffff>
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	f503 738a 	add.w	r3, r3, #276	@ 0x114
 8002f28:	ed9f 0a47 	vldr	s0, [pc, #284]	@ 8003048 <_ZN8FOCMotorC1Ev+0x1e8>
 8002f2c:	4618      	mov	r0, r3
 8002f2e:	f000 fbaf 	bl	8003690 <_ZN13LowPassFilterC1Ef>
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	f503 7390 	add.w	r3, r3, #288	@ 0x120
 8002f38:	ed9f 0a41 	vldr	s0, [pc, #260]	@ 8003040 <_ZN8FOCMotorC1Ev+0x1e0>
 8002f3c:	4618      	mov	r0, r3
 8002f3e:	f000 fba7 	bl	8003690 <_ZN13LowPassFilterC1Ef>
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	2200      	movs	r2, #0
 8002f46:	f8c3 212c 	str.w	r2, [r3, #300]	@ 0x12c
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	2200      	movs	r2, #0
 8002f4e:	f8c3 2130 	str.w	r2, [r3, #304]	@ 0x130
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	4a3e      	ldr	r2, [pc, #248]	@ (8003050 <_ZN8FOCMotorC1Ev+0x1f0>)
 8002f56:	f8c3 2138 	str.w	r2, [r3, #312]	@ 0x138
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	2200      	movs	r2, #0
 8002f5e:	f883 213c 	strb.w	r2, [r3, #316]	@ 0x13c
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	2200      	movs	r2, #0
 8002f66:	f883 213d 	strb.w	r2, [r3, #317]	@ 0x13d
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	2264      	movs	r2, #100	@ 0x64
 8002f6e:	f8c3 2140 	str.w	r2, [r3, #320]	@ 0x140
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	2200      	movs	r2, #0
 8002f76:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	2200      	movs	r2, #0
 8002f7e:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	2209      	movs	r2, #9
 8002f86:	f883 2146 	strb.w	r2, [r3, #326]	@ 0x146
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	2204      	movs	r2, #4
 8002f8e:	f8c3 2148 	str.w	r2, [r3, #328]	@ 0x148
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	2263      	movs	r2, #99	@ 0x63
 8002f96:	f883 214c 	strb.w	r2, [r3, #332]	@ 0x14c
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	2200      	movs	r2, #0
 8002f9e:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
{
  // maximum angular velocity to be used for positioning 
  velocity_limit = DEF_VEL_LIM;
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	4a2b      	ldr	r2, [pc, #172]	@ (8003054 <_ZN8FOCMotorC1Ev+0x1f4>)
 8002fa6:	661a      	str	r2, [r3, #96]	@ 0x60
  // maximum voltage to be set to the motor
  voltage_limit = DEF_POWER_SUPPLY;
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	f04f 4282 	mov.w	r2, #1090519040	@ 0x41000000
 8002fae:	659a      	str	r2, [r3, #88]	@ 0x58
  // not set on the begining
  current_limit = DEF_CURRENT_LIM;
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002fb6:	65da      	str	r2, [r3, #92]	@ 0x5c

  // index search velocity
  velocity_index_search = DEF_INDEX_SEARCH_TARGET_VELOCITY;
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8002fbe:	645a      	str	r2, [r3, #68]	@ 0x44
  // sensor and motor align voltage
  voltage_sensor_align = DEF_VOLTAGE_SENSOR_ALIGN;
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	4a25      	ldr	r2, [pc, #148]	@ (8003058 <_ZN8FOCMotorC1Ev+0x1f8>)
 8002fc4:	641a      	str	r2, [r3, #64]	@ 0x40

  // default modulation is SinePWM
  foc_modulation = FOCModulationType::SinePWM;
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	2200      	movs	r2, #0
 8002fca:	f883 2066 	strb.w	r2, [r3, #102]	@ 0x66

  // default target value
  target = 0;
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	f04f 0200 	mov.w	r2, #0
 8002fd4:	605a      	str	r2, [r3, #4]
  voltage.d = 0;
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	f04f 0200 	mov.w	r2, #0
 8002fdc:	625a      	str	r2, [r3, #36]	@ 0x24
  voltage.q = 0;
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	f04f 0200 	mov.w	r2, #0
 8002fe4:	629a      	str	r2, [r3, #40]	@ 0x28
  // current target values
  current_sp = 0;
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	f04f 0200 	mov.w	r2, #0
 8002fec:	619a      	str	r2, [r3, #24]
  current.q = 0;
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	f04f 0200 	mov.w	r2, #0
 8002ff4:	631a      	str	r2, [r3, #48]	@ 0x30
  current.d = 0;
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	f04f 0200 	mov.w	r2, #0
 8002ffc:	62da      	str	r2, [r3, #44]	@ 0x2c

  // voltage bemf 
  voltage_bemf = 0;
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	f04f 0200 	mov.w	r2, #0
 8003004:	635a      	str	r2, [r3, #52]	@ 0x34

  // Initialize phase voltages U alpha and U beta used for inverse Park and Clarke transform
  Ualpha = 0;
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	f04f 0200 	mov.w	r2, #0
 800300c:	639a      	str	r2, [r3, #56]	@ 0x38
  Ubeta = 0;
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	f04f 0200 	mov.w	r2, #0
 8003014:	63da      	str	r2, [r3, #60]	@ 0x3c
  
  //monitor_port 
  //monitor_port = nullptr;
  //sensor 
  sensor_offset = 0.0f;
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	f04f 0200 	mov.w	r2, #0
 800301c:	f8c3 2134 	str.w	r2, [r3, #308]	@ 0x134
  sensor = nullptr;
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	2200      	movs	r2, #0
 8003024:	f8c3 2150 	str.w	r2, [r3, #336]	@ 0x150
  //current sensor 
  current_sense = nullptr;
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	2200      	movs	r2, #0
 800302c:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
}
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	4618      	mov	r0, r3
 8003034:	3708      	adds	r7, #8
 8003036:	46bd      	mov	sp, r7
 8003038:	bd80      	pop	{r7, pc}
 800303a:	bf00      	nop
 800303c:	08007ea0 	.word	0x08007ea0
 8003040:	00000000 	.word	0x00000000
 8003044:	43960000 	.word	0x43960000
 8003048:	3ba3d70a 	.word	0x3ba3d70a
 800304c:	447a0000 	.word	0x447a0000
 8003050:	c640e400 	.word	0xc640e400
 8003054:	41a00000 	.word	0x41a00000
 8003058:	40400000 	.word	0x40400000

0800305c <_ZN8FOCMotor10linkSensorEP6Sensor>:


/**
	Sensor linking method
*/
void FOCMotor::linkSensor(Sensor* _sensor) {
 800305c:	b480      	push	{r7}
 800305e:	b083      	sub	sp, #12
 8003060:	af00      	add	r7, sp, #0
 8003062:	6078      	str	r0, [r7, #4]
 8003064:	6039      	str	r1, [r7, #0]
  sensor = _sensor;
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	683a      	ldr	r2, [r7, #0]
 800306a:	f8c3 2150 	str.w	r2, [r3, #336]	@ 0x150
}
 800306e:	bf00      	nop
 8003070:	370c      	adds	r7, #12
 8003072:	46bd      	mov	sp, r7
 8003074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003078:	4770      	bx	lr

0800307a <_ZN8FOCMotor10shaftAngleEv>:
void FOCMotor::linkCurrentSense(CurrentSense* _current_sense) {
  current_sense = _current_sense;
}

// shaft angle calculation
float FOCMotor::shaftAngle() {
 800307a:	b590      	push	{r4, r7, lr}
 800307c:	ed2d 8b02 	vpush	{d8}
 8003080:	b083      	sub	sp, #12
 8003082:	af00      	add	r7, sp, #0
 8003084:	6078      	str	r0, [r7, #4]
  // if no sensor linked return previous value ( for open loop )
  if(!sensor) return shaft_angle;
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
 800308c:	2b00      	cmp	r3, #0
 800308e:	d103      	bne.n	8003098 <_ZN8FOCMotor10shaftAngleEv+0x1e>
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	edd3 7a03 	vldr	s15, [r3, #12]
 8003096:	e024      	b.n	80030e2 <_ZN8FOCMotor10shaftAngleEv+0x68>
  return sensor_direction*LPF_angle(sensor->getAngle()) - sensor_offset;
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	f993 313c 	ldrsb.w	r3, [r3, #316]	@ 0x13c
 800309e:	ee07 3a90 	vmov	s15, r3
 80030a2:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	f503 7490 	add.w	r4, r3, #288	@ 0x120
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	3304      	adds	r3, #4
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	4610      	mov	r0, r2
 80030c0:	4798      	blx	r3
 80030c2:	eef0 7a40 	vmov.f32	s15, s0
 80030c6:	eeb0 0a67 	vmov.f32	s0, s15
 80030ca:	4620      	mov	r0, r4
 80030cc:	f000 faf4 	bl	80036b8 <_ZN13LowPassFilterclEf>
 80030d0:	eef0 7a40 	vmov.f32	s15, s0
 80030d4:	ee28 7a27 	vmul.f32	s14, s16, s15
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	edd3 7a4d 	vldr	s15, [r3, #308]	@ 0x134
 80030de:	ee77 7a67 	vsub.f32	s15, s14, s15
}
 80030e2:	eeb0 0a67 	vmov.f32	s0, s15
 80030e6:	370c      	adds	r7, #12
 80030e8:	46bd      	mov	sp, r7
 80030ea:	ecbd 8b02 	vpop	{d8}
 80030ee:	bd90      	pop	{r4, r7, pc}

080030f0 <_ZN8FOCMotor13shaftVelocityEv>:
// shaft velocity calculation
float FOCMotor::shaftVelocity() {
 80030f0:	b590      	push	{r4, r7, lr}
 80030f2:	ed2d 8b02 	vpush	{d8}
 80030f6:	b083      	sub	sp, #12
 80030f8:	af00      	add	r7, sp, #0
 80030fa:	6078      	str	r0, [r7, #4]
  // if no sensor linked return previous value ( for open loop )
  if(!sensor) return shaft_velocity;
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
 8003102:	2b00      	cmp	r3, #0
 8003104:	d103      	bne.n	800310e <_ZN8FOCMotor13shaftVelocityEv+0x1e>
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	edd3 7a05 	vldr	s15, [r3, #20]
 800310c:	e01f      	b.n	800314e <_ZN8FOCMotor13shaftVelocityEv+0x5e>
  return sensor_direction*LPF_velocity(sensor->getVelocity());
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	f993 313c 	ldrsb.w	r3, [r3, #316]	@ 0x13c
 8003114:	ee07 3a90 	vmov	s15, r3
 8003118:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	f503 748a 	add.w	r4, r3, #276	@ 0x114
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	330c      	adds	r3, #12
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	4610      	mov	r0, r2
 8003136:	4798      	blx	r3
 8003138:	eef0 7a40 	vmov.f32	s15, s0
 800313c:	eeb0 0a67 	vmov.f32	s0, s15
 8003140:	4620      	mov	r0, r4
 8003142:	f000 fab9 	bl	80036b8 <_ZN13LowPassFilterclEf>
 8003146:	eef0 7a40 	vmov.f32	s15, s0
 800314a:	ee68 7a27 	vmul.f32	s15, s16, s15
}
 800314e:	eeb0 0a67 	vmov.f32	s0, s15
 8003152:	370c      	adds	r7, #12
 8003154:	46bd      	mov	sp, r7
 8003156:	ecbd 8b02 	vpop	{d8}
 800315a:	bd90      	pop	{r4, r7, pc}

0800315c <_ZN8FOCMotor15electricalAngleEv>:

float FOCMotor::electricalAngle(){
 800315c:	b580      	push	{r7, lr}
 800315e:	ed2d 8b02 	vpush	{d8}
 8003162:	b082      	sub	sp, #8
 8003164:	af00      	add	r7, sp, #0
 8003166:	6078      	str	r0, [r7, #4]
  // if no sensor linked return previous value ( for open loop )
  if(!sensor) return electrical_angle;
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
 800316e:	2b00      	cmp	r3, #0
 8003170:	d103      	bne.n	800317a <_ZN8FOCMotor15electricalAngleEv+0x1e>
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	edd3 7a04 	vldr	s15, [r3, #16]
 8003178:	e025      	b.n	80031c6 <_ZN8FOCMotor15electricalAngleEv+0x6a>
  return  _normalizeAngle( (float)(sensor_direction * pole_pairs) * sensor->getMechanicalAngle()  - zero_electric_angle );
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	f993 313c 	ldrsb.w	r3, [r3, #316]	@ 0x13c
 8003180:	461a      	mov	r2, r3
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003186:	fb02 f303 	mul.w	r3, r2, r3
 800318a:	ee07 3a90 	vmov	s15, r3
 800318e:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	4610      	mov	r0, r2
 80031a4:	4798      	blx	r3
 80031a6:	eef0 7a40 	vmov.f32	s15, s0
 80031aa:	ee28 7a27 	vmul.f32	s14, s16, s15
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	edd3 7a4e 	vldr	s15, [r3, #312]	@ 0x138
 80031b4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80031b8:	eeb0 0a67 	vmov.f32	s0, s15
 80031bc:	f000 fa2e 	bl	800361c <_Z15_normalizeAnglef>
 80031c0:	eef0 7a40 	vmov.f32	s15, s0
 80031c4:	bf00      	nop
}
 80031c6:	eeb0 0a67 	vmov.f32	s0, s15
 80031ca:	3708      	adds	r7, #8
 80031cc:	46bd      	mov	sp, r7
 80031ce:	ecbd 8b02 	vpop	{d8}
 80031d2:	bd80      	pop	{r7, pc}

080031d4 <_ZN6Sensor6updateEv>:
#include "main.h"
//#include "../time_utils.h"



void Sensor::update() {
 80031d4:	b580      	push	{r7, lr}
 80031d6:	b084      	sub	sp, #16
 80031d8:	af00      	add	r7, sp, #0
 80031da:	6078      	str	r0, [r7, #4]
    float val = getSensorAngle();
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	331c      	adds	r3, #28
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	6878      	ldr	r0, [r7, #4]
 80031e6:	4798      	blx	r3
 80031e8:	ed87 0a03 	vstr	s0, [r7, #12]
    if (val<0) // sensor angles are strictly non-negative. Negative values are used to signal errors.
 80031ec:	edd7 7a03 	vldr	s15, [r7, #12]
 80031f0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80031f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031f8:	d42e      	bmi.n	8003258 <_ZN6Sensor6updateEv+0x84>
        return; // TODO signal error, e.g. via a flag and counter
    //angle_prev_ts = _micros();
    float d_angle = val - angle_prev;
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	edd3 7a03 	vldr	s15, [r3, #12]
 8003200:	ed97 7a03 	vldr	s14, [r7, #12]
 8003204:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003208:	edc7 7a02 	vstr	s15, [r7, #8]
    // if overflow happened track it as full rotation
    if(abs(d_angle) > (0.8f*_2PI) ) full_rotations += ( d_angle > 0 ) ? -1 : 1;
 800320c:	ed97 0a02 	vldr	s0, [r7, #8]
 8003210:	f7fd fb10 	bl	8000834 <_ZSt3absf>
 8003214:	eef0 7a40 	vmov.f32	s15, s0
 8003218:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 8003260 <_ZN6Sensor6updateEv+0x8c>
 800321c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003220:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003224:	bfcc      	ite	gt
 8003226:	2301      	movgt	r3, #1
 8003228:	2300      	movle	r3, #0
 800322a:	b2db      	uxtb	r3, r3
 800322c:	2b00      	cmp	r3, #0
 800322e:	d00f      	beq.n	8003250 <_ZN6Sensor6updateEv+0x7c>
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	69db      	ldr	r3, [r3, #28]
 8003234:	edd7 7a02 	vldr	s15, [r7, #8]
 8003238:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800323c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003240:	dd02      	ble.n	8003248 <_ZN6Sensor6updateEv+0x74>
 8003242:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003246:	e000      	b.n	800324a <_ZN6Sensor6updateEv+0x76>
 8003248:	2201      	movs	r2, #1
 800324a:	441a      	add	r2, r3
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	61da      	str	r2, [r3, #28]
    angle_prev = val;
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	68fa      	ldr	r2, [r7, #12]
 8003254:	60da      	str	r2, [r3, #12]
 8003256:	e000      	b.n	800325a <_ZN6Sensor6updateEv+0x86>
        return; // TODO signal error, e.g. via a flag and counter
 8003258:	bf00      	nop
}
 800325a:	3710      	adds	r7, #16
 800325c:	46bd      	mov	sp, r7
 800325e:	bd80      	pop	{r7, pc}
 8003260:	40a0d97c 	.word	0x40a0d97c

08003264 <_ZN6Sensor11getVelocityEv>:


 /** get current angular velocity (rad/s) */
float Sensor::getVelocity() {
 8003264:	b480      	push	{r7}
 8003266:	b085      	sub	sp, #20
 8003268:	af00      	add	r7, sp, #0
 800326a:	6078      	str	r0, [r7, #4]
    // calculate sample time
    //float Ts = (angle_prev_ts - vel_angle_prev_ts)*1e-6f;
    float Ts = 1e-3f;
 800326c:	4b2c      	ldr	r3, [pc, #176]	@ (8003320 <_ZN6Sensor11getVelocityEv+0xbc>)
 800326e:	60fb      	str	r3, [r7, #12]
    if (Ts < 0.0f) {    // handle micros() overflow - we need to reset vel_angle_prev_ts
 8003270:	edd7 7a03 	vldr	s15, [r7, #12]
 8003274:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003278:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800327c:	d50e      	bpl.n	800329c <_ZN6Sensor11getVelocityEv+0x38>
        vel_angle_prev = angle_prev;
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	68da      	ldr	r2, [r3, #12]
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	615a      	str	r2, [r3, #20]
        vel_full_rotations = full_rotations;
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	69da      	ldr	r2, [r3, #28]
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	621a      	str	r2, [r3, #32]
        vel_angle_prev_ts = angle_prev_ts;
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	691a      	ldr	r2, [r3, #16]
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	619a      	str	r2, [r3, #24]
        return velocity;
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	689b      	ldr	r3, [r3, #8]
 800329a:	e038      	b.n	800330e <_ZN6Sensor11getVelocityEv+0xaa>
    }
    if (Ts < min_elapsed_time) return velocity; // don't update velocity if deltaT is too small
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	edd3 7a01 	vldr	s15, [r3, #4]
 80032a2:	ed97 7a03 	vldr	s14, [r7, #12]
 80032a6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80032aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032ae:	d502      	bpl.n	80032b6 <_ZN6Sensor11getVelocityEv+0x52>
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	689b      	ldr	r3, [r3, #8]
 80032b4:	e02b      	b.n	800330e <_ZN6Sensor11getVelocityEv+0xaa>

    velocity = ( (float)(full_rotations - vel_full_rotations)*_2PI + (angle_prev - vel_angle_prev) ) / Ts;
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	69da      	ldr	r2, [r3, #28]
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	6a1b      	ldr	r3, [r3, #32]
 80032be:	1ad3      	subs	r3, r2, r3
 80032c0:	ee07 3a90 	vmov	s15, r3
 80032c4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80032c8:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 8003324 <_ZN6Sensor11getVelocityEv+0xc0>
 80032cc:	ee27 7a87 	vmul.f32	s14, s15, s14
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	edd3 6a03 	vldr	s13, [r3, #12]
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	edd3 7a05 	vldr	s15, [r3, #20]
 80032dc:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80032e0:	ee77 6a27 	vadd.f32	s13, s14, s15
 80032e4:	ed97 7a03 	vldr	s14, [r7, #12]
 80032e8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	edc3 7a02 	vstr	s15, [r3, #8]
    vel_angle_prev = angle_prev;
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	68da      	ldr	r2, [r3, #12]
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	615a      	str	r2, [r3, #20]
    vel_full_rotations = full_rotations;
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	69da      	ldr	r2, [r3, #28]
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	621a      	str	r2, [r3, #32]
    vel_angle_prev_ts = angle_prev_ts;
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	691a      	ldr	r2, [r3, #16]
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	619a      	str	r2, [r3, #24]
    return velocity;
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	689b      	ldr	r3, [r3, #8]
}
 800330e:	ee07 3a90 	vmov	s15, r3
 8003312:	eeb0 0a67 	vmov.f32	s0, s15
 8003316:	3714      	adds	r7, #20
 8003318:	46bd      	mov	sp, r7
 800331a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800331e:	4770      	bx	lr
 8003320:	3a83126f 	.word	0x3a83126f
 8003324:	40c90fdb 	.word	0x40c90fdb

08003328 <_ZN6Sensor4initEv>:



void Sensor::init() {
 8003328:	b580      	push	{r7, lr}
 800332a:	b082      	sub	sp, #8
 800332c:	af00      	add	r7, sp, #0
 800332e:	6078      	str	r0, [r7, #4]
    // initialize all the internal variables of Sensor to ensure a "smooth" startup (without a 'jump' from zero)
    getSensorAngle(); // call once
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	331c      	adds	r3, #28
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	6878      	ldr	r0, [r7, #4]
 800333a:	4798      	blx	r3
    //delayMicroseconds(1);
    HAL_Delay(1);
 800333c:	2001      	movs	r0, #1
 800333e:	f001 f81d 	bl	800437c <HAL_Delay>
    vel_angle_prev = getSensorAngle(); // call again
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	331c      	adds	r3, #28
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	6878      	ldr	r0, [r7, #4]
 800334c:	4798      	blx	r3
 800334e:	eef0 7a40 	vmov.f32	s15, s0
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	edc3 7a05 	vstr	s15, [r3, #20]
    //vel_angle_prev_ts = _micros();
    //delay(1);
    getSensorAngle(); // call once
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	331c      	adds	r3, #28
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	6878      	ldr	r0, [r7, #4]
 8003362:	4798      	blx	r3
    //delayMicroseconds(1);
    HAL_Delay(1);
 8003364:	2001      	movs	r0, #1
 8003366:	f001 f809 	bl	800437c <HAL_Delay>
    angle_prev = getSensorAngle(); // call again
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	331c      	adds	r3, #28
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	6878      	ldr	r0, [r7, #4]
 8003374:	4798      	blx	r3
 8003376:	eef0 7a40 	vmov.f32	s15, s0
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	edc3 7a03 	vstr	s15, [r3, #12]
    //angle_prev_ts = _micros();
}
 8003380:	bf00      	nop
 8003382:	3708      	adds	r7, #8
 8003384:	46bd      	mov	sp, r7
 8003386:	bd80      	pop	{r7, pc}

08003388 <_ZN6Sensor18getMechanicalAngleEv>:


float Sensor::getMechanicalAngle() {
 8003388:	b480      	push	{r7}
 800338a:	b083      	sub	sp, #12
 800338c:	af00      	add	r7, sp, #0
 800338e:	6078      	str	r0, [r7, #4]
    return angle_prev;
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	68db      	ldr	r3, [r3, #12]
 8003394:	ee07 3a90 	vmov	s15, r3
}
 8003398:	eeb0 0a67 	vmov.f32	s0, s15
 800339c:	370c      	adds	r7, #12
 800339e:	46bd      	mov	sp, r7
 80033a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a4:	4770      	bx	lr
	...

080033a8 <_ZN6Sensor8getAngleEv>:



float Sensor::getAngle(){
 80033a8:	b480      	push	{r7}
 80033aa:	b083      	sub	sp, #12
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	6078      	str	r0, [r7, #4]
    return (float)full_rotations * _2PI + angle_prev;
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	69db      	ldr	r3, [r3, #28]
 80033b4:	ee07 3a90 	vmov	s15, r3
 80033b8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80033bc:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 80033dc <_ZN6Sensor8getAngleEv+0x34>
 80033c0:	ee27 7a87 	vmul.f32	s14, s15, s14
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	edd3 7a03 	vldr	s15, [r3, #12]
 80033ca:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 80033ce:	eeb0 0a67 	vmov.f32	s0, s15
 80033d2:	370c      	adds	r7, #12
 80033d4:	46bd      	mov	sp, r7
 80033d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033da:	4770      	bx	lr
 80033dc:	40c90fdb 	.word	0x40c90fdb

080033e0 <_ZN6Sensor15getPreciseAngleEv>:



double Sensor::getPreciseAngle() {
 80033e0:	b5b0      	push	{r4, r5, r7, lr}
 80033e2:	b082      	sub	sp, #8
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	6078      	str	r0, [r7, #4]
    return (double)full_rotations * (double)_2PI + (double)angle_prev;
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	69db      	ldr	r3, [r3, #28]
 80033ec:	4618      	mov	r0, r3
 80033ee:	f7fd f967 	bl	80006c0 <__aeabi_i2d>
 80033f2:	a30f      	add	r3, pc, #60	@ (adr r3, 8003430 <_ZN6Sensor15getPreciseAngleEv+0x50>)
 80033f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033f8:	f7fc fee6 	bl	80001c8 <__aeabi_dmul>
 80033fc:	4602      	mov	r2, r0
 80033fe:	460b      	mov	r3, r1
 8003400:	4614      	mov	r4, r2
 8003402:	461d      	mov	r5, r3
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	68db      	ldr	r3, [r3, #12]
 8003408:	4618      	mov	r0, r3
 800340a:	f7fd f96b 	bl	80006e4 <__aeabi_f2d>
 800340e:	4602      	mov	r2, r0
 8003410:	460b      	mov	r3, r1
 8003412:	4620      	mov	r0, r4
 8003414:	4629      	mov	r1, r5
 8003416:	f7fd f807 	bl	8000428 <__adddf3>
 800341a:	4602      	mov	r2, r0
 800341c:	460b      	mov	r3, r1
 800341e:	ec43 2b17 	vmov	d7, r2, r3
}
 8003422:	eeb0 0a47 	vmov.f32	s0, s14
 8003426:	eef0 0a67 	vmov.f32	s1, s15
 800342a:	3708      	adds	r7, #8
 800342c:	46bd      	mov	sp, r7
 800342e:	bdb0      	pop	{r4, r5, r7, pc}
 8003430:	60000000 	.word	0x60000000
 8003434:	401921fb 	.word	0x401921fb

08003438 <_ZN6Sensor16getFullRotationsEv>:



int32_t Sensor::getFullRotations() {
 8003438:	b480      	push	{r7}
 800343a:	b083      	sub	sp, #12
 800343c:	af00      	add	r7, sp, #0
 800343e:	6078      	str	r0, [r7, #4]
    return full_rotations;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	69db      	ldr	r3, [r3, #28]
}
 8003444:	4618      	mov	r0, r3
 8003446:	370c      	adds	r7, #12
 8003448:	46bd      	mov	sp, r7
 800344a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800344e:	4770      	bx	lr

08003450 <_ZN6Sensor11needsSearchEv>:



int Sensor::needsSearch() {
 8003450:	b480      	push	{r7}
 8003452:	b083      	sub	sp, #12
 8003454:	af00      	add	r7, sp, #0
 8003456:	6078      	str	r0, [r7, #4]
    return 0; // default false
 8003458:	2300      	movs	r3, #0
}
 800345a:	4618      	mov	r0, r3
 800345c:	370c      	adds	r7, #12
 800345e:	46bd      	mov	sp, r7
 8003460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003464:	4770      	bx	lr

08003466 <_ZSt4fmodff>:
  using ::fmod;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  fmod(float __x, float __y)
  { return __builtin_fmodf(__x, __y); }
 8003466:	b580      	push	{r7, lr}
 8003468:	b082      	sub	sp, #8
 800346a:	af00      	add	r7, sp, #0
 800346c:	ed87 0a01 	vstr	s0, [r7, #4]
 8003470:	edc7 0a00 	vstr	s1, [r7]
 8003474:	edd7 0a00 	vldr	s1, [r7]
 8003478:	ed97 0a01 	vldr	s0, [r7, #4]
 800347c:	f004 faf8 	bl	8007a70 <fmodf>
 8003480:	eef0 7a40 	vmov.f32	s15, s0
 8003484:	eeb0 0a67 	vmov.f32	s0, s15
 8003488:	3708      	adds	r7, #8
 800348a:	46bd      	mov	sp, r7
 800348c:	bd80      	pop	{r7, pc}
	...

08003490 <_Z4_sinf>:
#include <algorithm>

// function approximating the sine calculation by using fixed size array
// uses a 65 element lookup table and interpolation
// thanks to @dekutree for his work on optimizing this
__attribute__((weak)) float _sin(float a){
 8003490:	b480      	push	{r7}
 8003492:	b087      	sub	sp, #28
 8003494:	af00      	add	r7, sp, #0
 8003496:	ed87 0a01 	vstr	s0, [r7, #4]
  // 16bit integer array for sine lookup. interpolation is used for better precision
  // 16 bit precision on sine value, 8 bit fractional value for interpolation, 6bit LUT size
  // resulting precision compared to stdlib sine is 0.00006480 (RMS difference in range -PI,PI for 3217 steps)
  static uint16_t sine_array[65] = {0,804,1608,2411,3212,4011,4808,5602,6393,7180,7962,8740,9512,10279,11039,11793,12540,13279,14010,14733,15447,16151,16846,17531,18205,18868,19520,20160,20788,21403,22006,22595,23170,23732,24279,24812,25330,25833,26320,26791,27246,27684,28106,28511,28899,29269,29622,29957,30274,30572,30853,31114,31357,31581,31786,31972,32138,32286,32413,32522,32610,32679,32729,32758,32768};
  int32_t t1, t2;
  unsigned int i = (unsigned int)(a * (64*4*256.0f/_2PI));
 800349a:	edd7 7a01 	vldr	s15, [r7, #4]
 800349e:	ed9f 7a35 	vldr	s14, [pc, #212]	@ 8003574 <_Z4_sinf+0xe4>
 80034a2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80034a6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80034aa:	ee17 3a90 	vmov	r3, s15
 80034ae:	60fb      	str	r3, [r7, #12]
  int frac = i & 0xff;
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	b2db      	uxtb	r3, r3
 80034b4:	60bb      	str	r3, [r7, #8]
  i = (i >> 8) & 0xff;
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	0a1b      	lsrs	r3, r3, #8
 80034ba:	b2db      	uxtb	r3, r3
 80034bc:	60fb      	str	r3, [r7, #12]
  if (i < 64) {
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	2b3f      	cmp	r3, #63	@ 0x3f
 80034c2:	d80b      	bhi.n	80034dc <_Z4_sinf+0x4c>
    t1 = (int32_t)sine_array[i]; t2 = (int32_t)sine_array[i+1];
 80034c4:	4a2c      	ldr	r2, [pc, #176]	@ (8003578 <_Z4_sinf+0xe8>)
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80034cc:	617b      	str	r3, [r7, #20]
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	3301      	adds	r3, #1
 80034d2:	4a29      	ldr	r2, [pc, #164]	@ (8003578 <_Z4_sinf+0xe8>)
 80034d4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80034d8:	613b      	str	r3, [r7, #16]
 80034da:	e033      	b.n	8003544 <_Z4_sinf+0xb4>
  }
  else if(i < 128) {
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	2b7f      	cmp	r3, #127	@ 0x7f
 80034e0:	d80e      	bhi.n	8003500 <_Z4_sinf+0x70>
    t1 = (int32_t)sine_array[128 - i]; t2 = (int32_t)sine_array[127 - i];
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 80034e8:	4a23      	ldr	r2, [pc, #140]	@ (8003578 <_Z4_sinf+0xe8>)
 80034ea:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80034ee:	617b      	str	r3, [r7, #20]
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	f1c3 037f 	rsb	r3, r3, #127	@ 0x7f
 80034f6:	4a20      	ldr	r2, [pc, #128]	@ (8003578 <_Z4_sinf+0xe8>)
 80034f8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80034fc:	613b      	str	r3, [r7, #16]
 80034fe:	e021      	b.n	8003544 <_Z4_sinf+0xb4>
  }
  else if(i < 192) {
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	2bbf      	cmp	r3, #191	@ 0xbf
 8003504:	d80e      	bhi.n	8003524 <_Z4_sinf+0x94>
    t1 = -(int32_t)sine_array[-128 + i]; t2 = -(int32_t)sine_array[-127 + i];
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	3b80      	subs	r3, #128	@ 0x80
 800350a:	4a1b      	ldr	r2, [pc, #108]	@ (8003578 <_Z4_sinf+0xe8>)
 800350c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003510:	425b      	negs	r3, r3
 8003512:	617b      	str	r3, [r7, #20]
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	3b7f      	subs	r3, #127	@ 0x7f
 8003518:	4a17      	ldr	r2, [pc, #92]	@ (8003578 <_Z4_sinf+0xe8>)
 800351a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800351e:	425b      	negs	r3, r3
 8003520:	613b      	str	r3, [r7, #16]
 8003522:	e00f      	b.n	8003544 <_Z4_sinf+0xb4>
  }
  else {
    t1 = -(int32_t)sine_array[256 - i]; t2 = -(int32_t)sine_array[255 - i];
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 800352a:	4a13      	ldr	r2, [pc, #76]	@ (8003578 <_Z4_sinf+0xe8>)
 800352c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003530:	425b      	negs	r3, r3
 8003532:	617b      	str	r3, [r7, #20]
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	f1c3 03ff 	rsb	r3, r3, #255	@ 0xff
 800353a:	4a0f      	ldr	r2, [pc, #60]	@ (8003578 <_Z4_sinf+0xe8>)
 800353c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003540:	425b      	negs	r3, r3
 8003542:	613b      	str	r3, [r7, #16]
  }
  return (1.0f/32768.0f) * (t1 + (((t2 - t1) * frac) >> 8));
 8003544:	693a      	ldr	r2, [r7, #16]
 8003546:	697b      	ldr	r3, [r7, #20]
 8003548:	1ad3      	subs	r3, r2, r3
 800354a:	68ba      	ldr	r2, [r7, #8]
 800354c:	fb02 f303 	mul.w	r3, r2, r3
 8003550:	121a      	asrs	r2, r3, #8
 8003552:	697b      	ldr	r3, [r7, #20]
 8003554:	4413      	add	r3, r2
 8003556:	ee07 3a90 	vmov	s15, r3
 800355a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800355e:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 800357c <_Z4_sinf+0xec>
 8003562:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8003566:	eeb0 0a67 	vmov.f32	s0, s15
 800356a:	371c      	adds	r7, #28
 800356c:	46bd      	mov	sp, r7
 800356e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003572:	4770      	bx	lr
 8003574:	4622f983 	.word	0x4622f983
 8003578:	200000dc 	.word	0x200000dc
 800357c:	38000000 	.word	0x38000000

08003580 <_Z4_cosf>:
// function approximating cosine calculation by using fixed size array
// ~55us (float array)
// ~56us (int array)
// precision +-0.005
// it has to receive an angle in between 0 and 2PI
__attribute__((weak)) float _cos(float a){
 8003580:	b580      	push	{r7, lr}
 8003582:	b084      	sub	sp, #16
 8003584:	af00      	add	r7, sp, #0
 8003586:	ed87 0a01 	vstr	s0, [r7, #4]
  float a_sin = a + _PI_2;
 800358a:	edd7 7a01 	vldr	s15, [r7, #4]
 800358e:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 80035d8 <_Z4_cosf+0x58>
 8003592:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003596:	edc7 7a03 	vstr	s15, [r7, #12]
  a_sin = a_sin > _2PI ? a_sin - _2PI : a_sin;
 800359a:	edd7 7a03 	vldr	s15, [r7, #12]
 800359e:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 80035dc <_Z4_cosf+0x5c>
 80035a2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80035a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80035aa:	dd06      	ble.n	80035ba <_Z4_cosf+0x3a>
 80035ac:	edd7 7a03 	vldr	s15, [r7, #12]
 80035b0:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 80035dc <_Z4_cosf+0x5c>
 80035b4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80035b8:	e001      	b.n	80035be <_Z4_cosf+0x3e>
 80035ba:	edd7 7a03 	vldr	s15, [r7, #12]
 80035be:	edc7 7a03 	vstr	s15, [r7, #12]
  return _sin(a_sin);
 80035c2:	ed97 0a03 	vldr	s0, [r7, #12]
 80035c6:	f7ff ff63 	bl	8003490 <_Z4_sinf>
 80035ca:	eef0 7a40 	vmov.f32	s15, s0
}
 80035ce:	eeb0 0a67 	vmov.f32	s0, s15
 80035d2:	3710      	adds	r7, #16
 80035d4:	46bd      	mov	sp, r7
 80035d6:	bd80      	pop	{r7, pc}
 80035d8:	3fc90fdb 	.word	0x3fc90fdb
 80035dc:	40c90fdb 	.word	0x40c90fdb

080035e0 <_Z7_sincosfPfS_>:


__attribute__((weak)) void _sincos(float a, float* s, float* c){
 80035e0:	b580      	push	{r7, lr}
 80035e2:	b084      	sub	sp, #16
 80035e4:	af00      	add	r7, sp, #0
 80035e6:	ed87 0a03 	vstr	s0, [r7, #12]
 80035ea:	60b8      	str	r0, [r7, #8]
 80035ec:	6079      	str	r1, [r7, #4]
  *s = _sin(a);
 80035ee:	ed97 0a03 	vldr	s0, [r7, #12]
 80035f2:	f7ff ff4d 	bl	8003490 <_Z4_sinf>
 80035f6:	eef0 7a40 	vmov.f32	s15, s0
 80035fa:	68bb      	ldr	r3, [r7, #8]
 80035fc:	edc3 7a00 	vstr	s15, [r3]
  *c = _cos(a);
 8003600:	ed97 0a03 	vldr	s0, [r7, #12]
 8003604:	f7ff ffbc 	bl	8003580 <_Z4_cosf>
 8003608:	eef0 7a40 	vmov.f32	s15, s0
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	edc3 7a00 	vstr	s15, [r3]
}
 8003612:	bf00      	nop
 8003614:	3710      	adds	r7, #16
 8003616:	46bd      	mov	sp, r7
 8003618:	bd80      	pop	{r7, pc}
	...

0800361c <_Z15_normalizeAnglef>:
    return r;
  }


// normalizing radian angle to [0,2PI]
__attribute__((weak)) float _normalizeAngle(float angle){
 800361c:	b580      	push	{r7, lr}
 800361e:	b084      	sub	sp, #16
 8003620:	af00      	add	r7, sp, #0
 8003622:	ed87 0a01 	vstr	s0, [r7, #4]
  float a = fmod(angle, _2PI);
 8003626:	eddf 0a0e 	vldr	s1, [pc, #56]	@ 8003660 <_Z15_normalizeAnglef+0x44>
 800362a:	ed97 0a01 	vldr	s0, [r7, #4]
 800362e:	f7ff ff1a 	bl	8003466 <_ZSt4fmodff>
 8003632:	ed87 0a03 	vstr	s0, [r7, #12]
  return a >= 0 ? a : (a + _2PI);
 8003636:	edd7 7a03 	vldr	s15, [r7, #12]
 800363a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800363e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003642:	db02      	blt.n	800364a <_Z15_normalizeAnglef+0x2e>
 8003644:	edd7 7a03 	vldr	s15, [r7, #12]
 8003648:	e005      	b.n	8003656 <_Z15_normalizeAnglef+0x3a>
 800364a:	edd7 7a03 	vldr	s15, [r7, #12]
 800364e:	ed9f 7a04 	vldr	s14, [pc, #16]	@ 8003660 <_Z15_normalizeAnglef+0x44>
 8003652:	ee77 7a87 	vadd.f32	s15, s15, s14
}
 8003656:	eeb0 0a67 	vmov.f32	s0, s15
 800365a:	3710      	adds	r7, #16
 800365c:	46bd      	mov	sp, r7
 800365e:	bd80      	pop	{r7, pc}
 8003660:	40c90fdb 	.word	0x40c90fdb

08003664 <_Z16_electricalAnglefi>:

// Electrical angle calculation
float _electricalAngle(float shaft_angle, int pole_pairs) {
 8003664:	b480      	push	{r7}
 8003666:	b083      	sub	sp, #12
 8003668:	af00      	add	r7, sp, #0
 800366a:	ed87 0a01 	vstr	s0, [r7, #4]
 800366e:	6038      	str	r0, [r7, #0]
  return (shaft_angle * pole_pairs);
 8003670:	683b      	ldr	r3, [r7, #0]
 8003672:	ee07 3a90 	vmov	s15, r3
 8003676:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800367a:	edd7 7a01 	vldr	s15, [r7, #4]
 800367e:	ee67 7a27 	vmul.f32	s15, s14, s15
}
 8003682:	eeb0 0a67 	vmov.f32	s0, s15
 8003686:	370c      	adds	r7, #12
 8003688:	46bd      	mov	sp, r7
 800368a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800368e:	4770      	bx	lr

08003690 <_ZN13LowPassFilterC1Ef>:
#include "lowpass_filter.h"

LowPassFilter::LowPassFilter(float time_constant)
 8003690:	b480      	push	{r7}
 8003692:	b083      	sub	sp, #12
 8003694:	af00      	add	r7, sp, #0
 8003696:	6078      	str	r0, [r7, #4]
 8003698:	ed87 0a00 	vstr	s0, [r7]
    : Tf(time_constant)
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	683a      	ldr	r2, [r7, #0]
 80036a0:	601a      	str	r2, [r3, #0]
    , y_prev(0.0f)
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	f04f 0200 	mov.w	r2, #0
 80036a8:	609a      	str	r2, [r3, #8]
{
    //timestamp_prev = _micros();
}
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	4618      	mov	r0, r3
 80036ae:	370c      	adds	r7, #12
 80036b0:	46bd      	mov	sp, r7
 80036b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b6:	4770      	bx	lr

080036b8 <_ZN13LowPassFilterclEf>:


float LowPassFilter::operator() (float x)
{
 80036b8:	b480      	push	{r7}
 80036ba:	b083      	sub	sp, #12
 80036bc:	af00      	add	r7, sp, #0
 80036be:	6078      	str	r0, [r7, #4]
 80036c0:	ed87 0a00 	vstr	s0, [r7]
    float y = alpha*y_prev + (1.0f - alpha)*x;
    y_prev = y;
    timestamp_prev = timestamp;
    return y;
    */
	return x;
 80036c4:	683b      	ldr	r3, [r7, #0]
 80036c6:	ee07 3a90 	vmov	s15, r3
}
 80036ca:	eeb0 0a67 	vmov.f32	s0, s15
 80036ce:	370c      	adds	r7, #12
 80036d0:	46bd      	mov	sp, r7
 80036d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d6:	4770      	bx	lr

080036d8 <_ZN13PIDControllerC1Efffff>:
#include "pid.h"

PIDController::PIDController(float P, float I, float D, float ramp, float limit)
 80036d8:	b480      	push	{r7}
 80036da:	b087      	sub	sp, #28
 80036dc:	af00      	add	r7, sp, #0
 80036de:	6178      	str	r0, [r7, #20]
 80036e0:	ed87 0a04 	vstr	s0, [r7, #16]
 80036e4:	edc7 0a03 	vstr	s1, [r7, #12]
 80036e8:	ed87 1a02 	vstr	s2, [r7, #8]
 80036ec:	edc7 1a01 	vstr	s3, [r7, #4]
 80036f0:	ed87 2a00 	vstr	s4, [r7]
    : P(P)
 80036f4:	697b      	ldr	r3, [r7, #20]
 80036f6:	693a      	ldr	r2, [r7, #16]
 80036f8:	601a      	str	r2, [r3, #0]
    , I(I)
 80036fa:	697b      	ldr	r3, [r7, #20]
 80036fc:	68fa      	ldr	r2, [r7, #12]
 80036fe:	605a      	str	r2, [r3, #4]
    , D(D)
 8003700:	697b      	ldr	r3, [r7, #20]
 8003702:	68ba      	ldr	r2, [r7, #8]
 8003704:	609a      	str	r2, [r3, #8]
    , output_ramp(ramp)    // output derivative limit [volts/second]
 8003706:	697b      	ldr	r3, [r7, #20]
 8003708:	687a      	ldr	r2, [r7, #4]
 800370a:	60da      	str	r2, [r3, #12]
    , limit(limit)         // output supply limit     [volts]
 800370c:	697b      	ldr	r3, [r7, #20]
 800370e:	683a      	ldr	r2, [r7, #0]
 8003710:	611a      	str	r2, [r3, #16]
    , error_prev(0.0f)
 8003712:	697b      	ldr	r3, [r7, #20]
 8003714:	f04f 0200 	mov.w	r2, #0
 8003718:	615a      	str	r2, [r3, #20]
    , output_prev(0.0f)
 800371a:	697b      	ldr	r3, [r7, #20]
 800371c:	f04f 0200 	mov.w	r2, #0
 8003720:	619a      	str	r2, [r3, #24]
    , integral_prev(0.0f)
 8003722:	697b      	ldr	r3, [r7, #20]
 8003724:	f04f 0200 	mov.w	r2, #0
 8003728:	61da      	str	r2, [r3, #28]
{
    //timestamp_prev = _micros();
}
 800372a:	697b      	ldr	r3, [r7, #20]
 800372c:	4618      	mov	r0, r3
 800372e:	371c      	adds	r7, #28
 8003730:	46bd      	mov	sp, r7
 8003732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003736:	4770      	bx	lr

08003738 <_ZN13PIDControllerclEf>:

// PID controller function
float PIDController::operator() (float error){
 8003738:	b480      	push	{r7}
 800373a:	b089      	sub	sp, #36	@ 0x24
 800373c:	af00      	add	r7, sp, #0
 800373e:	6078      	str	r0, [r7, #4]
 8003740:	ed87 0a00 	vstr	s0, [r7]
    // calculate the time from the last call
    //unsigned long timestamp_now = _micros();
    //float Ts = (timestamp_now - timestamp_prev) * 1e-6f;
    float Ts = 1e-3f;
 8003744:	4b7c      	ldr	r3, [pc, #496]	@ (8003938 <_ZN13PIDControllerclEf+0x200>)
 8003746:	61fb      	str	r3, [r7, #28]
    // quick fix for strange cases (micros overflow)
    if(Ts <= 0 || Ts > 0.5f) Ts = 1e-3f;
 8003748:	edd7 7a07 	vldr	s15, [r7, #28]
 800374c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003750:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003754:	d908      	bls.n	8003768 <_ZN13PIDControllerclEf+0x30>
 8003756:	edd7 7a07 	vldr	s15, [r7, #28]
 800375a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800375e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003762:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003766:	dd01      	ble.n	800376c <_ZN13PIDControllerclEf+0x34>
 8003768:	4b73      	ldr	r3, [pc, #460]	@ (8003938 <_ZN13PIDControllerclEf+0x200>)
 800376a:	61fb      	str	r3, [r7, #28]

    // u(s) = (P + I/s + Ds)e(s)
    // Discrete implementations
    // proportional part
    // u_p  = P *e(k)
    float proportional = P * error;
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	edd3 7a00 	vldr	s15, [r3]
 8003772:	ed97 7a00 	vldr	s14, [r7]
 8003776:	ee67 7a27 	vmul.f32	s15, s14, s15
 800377a:	edc7 7a05 	vstr	s15, [r7, #20]
    // Tustin transform of the integral part
    // u_ik = u_ik_1  + I*Ts/2*(ek + ek_1)
    float integral = integral_prev + I*Ts*0.5f*(error + error_prev);
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	ed93 7a07 	vldr	s14, [r3, #28]
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	edd3 6a01 	vldr	s13, [r3, #4]
 800378a:	edd7 7a07 	vldr	s15, [r7, #28]
 800378e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003792:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8003796:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	ed93 6a05 	vldr	s12, [r3, #20]
 80037a0:	edd7 7a00 	vldr	s15, [r7]
 80037a4:	ee76 7a27 	vadd.f32	s15, s12, s15
 80037a8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80037ac:	ee77 7a27 	vadd.f32	s15, s14, s15
 80037b0:	edc7 7a04 	vstr	s15, [r7, #16]
    // antiwindup - limit the output
    integral = _constrain(integral, -limit, limit);
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	edd3 7a04 	vldr	s15, [r3, #16]
 80037ba:	eef1 7a67 	vneg.f32	s15, s15
 80037be:	ed97 7a04 	vldr	s14, [r7, #16]
 80037c2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80037c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80037ca:	d505      	bpl.n	80037d8 <_ZN13PIDControllerclEf+0xa0>
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	edd3 7a04 	vldr	s15, [r3, #16]
 80037d2:	eef1 7a67 	vneg.f32	s15, s15
 80037d6:	e00f      	b.n	80037f8 <_ZN13PIDControllerclEf+0xc0>
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	edd3 7a04 	vldr	s15, [r3, #16]
 80037de:	ed97 7a04 	vldr	s14, [r7, #16]
 80037e2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80037e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80037ea:	dd03      	ble.n	80037f4 <_ZN13PIDControllerclEf+0xbc>
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	edd3 7a04 	vldr	s15, [r3, #16]
 80037f2:	e001      	b.n	80037f8 <_ZN13PIDControllerclEf+0xc0>
 80037f4:	edd7 7a04 	vldr	s15, [r7, #16]
 80037f8:	edc7 7a04 	vstr	s15, [r7, #16]
    // Discrete derivation
    // u_dk = D(ek - ek_1)/Ts
    float derivative = D*(error - error_prev)/Ts;
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	ed93 7a02 	vldr	s14, [r3, #8]
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	edd3 7a05 	vldr	s15, [r3, #20]
 8003808:	edd7 6a00 	vldr	s13, [r7]
 800380c:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8003810:	ee67 6a27 	vmul.f32	s13, s14, s15
 8003814:	ed97 7a07 	vldr	s14, [r7, #28]
 8003818:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800381c:	edc7 7a03 	vstr	s15, [r7, #12]

    // sum all the components
    float output = proportional + integral + derivative;
 8003820:	ed97 7a05 	vldr	s14, [r7, #20]
 8003824:	edd7 7a04 	vldr	s15, [r7, #16]
 8003828:	ee77 7a27 	vadd.f32	s15, s14, s15
 800382c:	ed97 7a03 	vldr	s14, [r7, #12]
 8003830:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003834:	edc7 7a06 	vstr	s15, [r7, #24]
    // antiwindup - limit the output variable
    output = _constrain(output, -limit, limit);
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	edd3 7a04 	vldr	s15, [r3, #16]
 800383e:	eef1 7a67 	vneg.f32	s15, s15
 8003842:	ed97 7a06 	vldr	s14, [r7, #24]
 8003846:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800384a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800384e:	d505      	bpl.n	800385c <_ZN13PIDControllerclEf+0x124>
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	edd3 7a04 	vldr	s15, [r3, #16]
 8003856:	eef1 7a67 	vneg.f32	s15, s15
 800385a:	e00f      	b.n	800387c <_ZN13PIDControllerclEf+0x144>
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	edd3 7a04 	vldr	s15, [r3, #16]
 8003862:	ed97 7a06 	vldr	s14, [r7, #24]
 8003866:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800386a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800386e:	dd03      	ble.n	8003878 <_ZN13PIDControllerclEf+0x140>
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	edd3 7a04 	vldr	s15, [r3, #16]
 8003876:	e001      	b.n	800387c <_ZN13PIDControllerclEf+0x144>
 8003878:	edd7 7a06 	vldr	s15, [r7, #24]
 800387c:	edc7 7a06 	vstr	s15, [r7, #24]

    // if output ramp defined
    if(output_ramp > 0){
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	edd3 7a03 	vldr	s15, [r3, #12]
 8003886:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800388a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800388e:	dd3f      	ble.n	8003910 <_ZN13PIDControllerclEf+0x1d8>
        // limit the acceleration by ramping the output
        float output_rate = (output - output_prev)/Ts;
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	edd3 7a06 	vldr	s15, [r3, #24]
 8003896:	ed97 7a06 	vldr	s14, [r7, #24]
 800389a:	ee77 6a67 	vsub.f32	s13, s14, s15
 800389e:	ed97 7a07 	vldr	s14, [r7, #28]
 80038a2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80038a6:	edc7 7a02 	vstr	s15, [r7, #8]
        if (output_rate > output_ramp)
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	edd3 7a03 	vldr	s15, [r3, #12]
 80038b0:	ed97 7a02 	vldr	s14, [r7, #8]
 80038b4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80038b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80038bc:	dd0e      	ble.n	80038dc <_ZN13PIDControllerclEf+0x1a4>
            output = output_prev + output_ramp*Ts;
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	ed93 7a06 	vldr	s14, [r3, #24]
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	edd3 6a03 	vldr	s13, [r3, #12]
 80038ca:	edd7 7a07 	vldr	s15, [r7, #28]
 80038ce:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80038d2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80038d6:	edc7 7a06 	vstr	s15, [r7, #24]
 80038da:	e019      	b.n	8003910 <_ZN13PIDControllerclEf+0x1d8>
        else if (output_rate < -output_ramp)
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	edd3 7a03 	vldr	s15, [r3, #12]
 80038e2:	eef1 7a67 	vneg.f32	s15, s15
 80038e6:	ed97 7a02 	vldr	s14, [r7, #8]
 80038ea:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80038ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80038f2:	d50d      	bpl.n	8003910 <_ZN13PIDControllerclEf+0x1d8>
            output = output_prev - output_ramp*Ts;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	ed93 7a06 	vldr	s14, [r3, #24]
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	edd3 6a03 	vldr	s13, [r3, #12]
 8003900:	edd7 7a07 	vldr	s15, [r7, #28]
 8003904:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003908:	ee77 7a67 	vsub.f32	s15, s14, s15
 800390c:	edc7 7a06 	vstr	s15, [r7, #24]
    }
    // saving for the next pass
    integral_prev = integral;
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	693a      	ldr	r2, [r7, #16]
 8003914:	61da      	str	r2, [r3, #28]
    output_prev = output;
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	69ba      	ldr	r2, [r7, #24]
 800391a:	619a      	str	r2, [r3, #24]
    error_prev = error;
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	683a      	ldr	r2, [r7, #0]
 8003920:	615a      	str	r2, [r3, #20]
    //timestamp_prev = timestamp_now;
    return output;
 8003922:	69bb      	ldr	r3, [r7, #24]
 8003924:	ee07 3a90 	vmov	s15, r3
}
 8003928:	eeb0 0a67 	vmov.f32	s0, s15
 800392c:	3724      	adds	r7, #36	@ 0x24
 800392e:	46bd      	mov	sp, r7
 8003930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003934:	4770      	bx	lr
 8003936:	bf00      	nop
 8003938:	3a83126f 	.word	0x3a83126f

0800393c <_ZN13PIDController5resetEv>:

void PIDController::reset(){
 800393c:	b480      	push	{r7}
 800393e:	b083      	sub	sp, #12
 8003940:	af00      	add	r7, sp, #0
 8003942:	6078      	str	r0, [r7, #4]
    integral_prev = 0.0f;
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	f04f 0200 	mov.w	r2, #0
 800394a:	61da      	str	r2, [r3, #28]
    output_prev = 0.0f;
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	f04f 0200 	mov.w	r2, #0
 8003952:	619a      	str	r2, [r3, #24]
    error_prev = 0.0f;
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	f04f 0200 	mov.w	r2, #0
 800395a:	615a      	str	r2, [r3, #20]
}
 800395c:	bf00      	nop
 800395e:	370c      	adds	r7, #12
 8003960:	46bd      	mov	sp, r7
 8003962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003966:	4770      	bx	lr

08003968 <_ZN10BLDCDriver4typeEv>:
         * @param sa - phase C state : active / disabled ( high impedance )
        */
        virtual void setPhaseState(PhaseState sa, PhaseState sb, PhaseState sc) = 0;

        /** driver type getter function */
        virtual DriverType type() override { return DriverType::BLDC; };
 8003968:	b480      	push	{r7}
 800396a:	b083      	sub	sp, #12
 800396c:	af00      	add	r7, sp, #0
 800396e:	6078      	str	r0, [r7, #4]
 8003970:	2301      	movs	r3, #1
 8003972:	4618      	mov	r0, r3
 8003974:	370c      	adds	r7, #12
 8003976:	46bd      	mov	sp, r7
 8003978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800397c:	4770      	bx	lr
	...

08003980 <_ZN9FOCDriverC1Ev>:
};

/**
 * FOC driver class
 */
class FOCDriver{
 8003980:	b480      	push	{r7}
 8003982:	b083      	sub	sp, #12
 8003984:	af00      	add	r7, sp, #0
 8003986:	6078      	str	r0, [r7, #4]
 8003988:	4a09      	ldr	r2, [pc, #36]	@ (80039b0 <_ZN9FOCDriverC1Ev+0x30>)
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	601a      	str	r2, [r3, #0]
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	2200      	movs	r2, #0
 8003992:	741a      	strb	r2, [r3, #16]
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	2200      	movs	r2, #0
 8003998:	615a      	str	r2, [r3, #20]
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	2201      	movs	r2, #1
 800399e:	761a      	strb	r2, [r3, #24]
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	4618      	mov	r0, r3
 80039a4:	370c      	adds	r7, #12
 80039a6:	46bd      	mov	sp, r7
 80039a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ac:	4770      	bx	lr
 80039ae:	bf00      	nop
 80039b0:	08007f30 	.word	0x08007f30

080039b4 <_ZN10BLDCDriverC1Ev>:
class BLDCDriver: public FOCDriver{
 80039b4:	b580      	push	{r7, lr}
 80039b6:	b082      	sub	sp, #8
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	6078      	str	r0, [r7, #4]
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	4618      	mov	r0, r3
 80039c0:	f7ff ffde 	bl	8003980 <_ZN9FOCDriverC1Ev>
 80039c4:	4a03      	ldr	r2, [pc, #12]	@ (80039d4 <_ZN10BLDCDriverC1Ev+0x20>)
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	601a      	str	r2, [r3, #0]
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	4618      	mov	r0, r3
 80039ce:	3708      	adds	r7, #8
 80039d0:	46bd      	mov	sp, r7
 80039d2:	bd80      	pop	{r7, pc}
 80039d4:	08007f10 	.word	0x08007f10

080039d8 <_ZN14BLDCDriver3PWMC1Eiiiiii>:
#include "BLDCDriver3PWM.h"
#include "main.h"

BLDCDriver3PWM::BLDCDriver3PWM(int phA, int phB, int phC, int en1, int en2, int en3){
 80039d8:	b580      	push	{r7, lr}
 80039da:	b084      	sub	sp, #16
 80039dc:	af00      	add	r7, sp, #0
 80039de:	60f8      	str	r0, [r7, #12]
 80039e0:	60b9      	str	r1, [r7, #8]
 80039e2:	607a      	str	r2, [r7, #4]
 80039e4:	603b      	str	r3, [r7, #0]
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	4618      	mov	r0, r3
 80039ea:	f7ff ffe3 	bl	80039b4 <_ZN10BLDCDriverC1Ev>
 80039ee:	4a12      	ldr	r2, [pc, #72]	@ (8003a38 <_ZN14BLDCDriver3PWMC1Eiiiiii+0x60>)
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	601a      	str	r2, [r3, #0]
  // Pin initialization
  pwmA = phA;
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	68ba      	ldr	r2, [r7, #8]
 80039f8:	629a      	str	r2, [r3, #40]	@ 0x28
  pwmB = phB;
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	687a      	ldr	r2, [r7, #4]
 80039fe:	62da      	str	r2, [r3, #44]	@ 0x2c
  pwmC = phC;
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	683a      	ldr	r2, [r7, #0]
 8003a04:	631a      	str	r2, [r3, #48]	@ 0x30

  // enable_pin pin
  enableA_pin = en1;
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	69ba      	ldr	r2, [r7, #24]
 8003a0a:	635a      	str	r2, [r3, #52]	@ 0x34
  enableB_pin = en2;
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	69fa      	ldr	r2, [r7, #28]
 8003a10:	639a      	str	r2, [r3, #56]	@ 0x38
  enableC_pin = en3;
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	6a3a      	ldr	r2, [r7, #32]
 8003a16:	63da      	str	r2, [r3, #60]	@ 0x3c

  // default power-supply value
  voltage_power_supply = DEF_POWER_SUPPLY;
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	f04f 4282 	mov.w	r2, #1090519040	@ 0x41000000
 8003a1e:	609a      	str	r2, [r3, #8]
  voltage_limit = NOT_SET;
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	4a06      	ldr	r2, [pc, #24]	@ (8003a3c <_ZN14BLDCDriver3PWMC1Eiiiiii+0x64>)
 8003a24:	60da      	str	r2, [r3, #12]
  pwm_frequency = NOT_SET;
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	4a05      	ldr	r2, [pc, #20]	@ (8003a40 <_ZN14BLDCDriver3PWMC1Eiiiiii+0x68>)
 8003a2a:	605a      	str	r2, [r3, #4]

}
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	4618      	mov	r0, r3
 8003a30:	3710      	adds	r7, #16
 8003a32:	46bd      	mov	sp, r7
 8003a34:	bd80      	pop	{r7, pc}
 8003a36:	bf00      	nop
 8003a38:	08007ef0 	.word	0x08007ef0
 8003a3c:	c640e400 	.word	0xc640e400
 8003a40:	ffffcfc7 	.word	0xffffcfc7

08003a44 <_ZN14BLDCDriver3PWM6enableEv>:

// enable motor driver
void  BLDCDriver3PWM::enable(){
 8003a44:	b580      	push	{r7, lr}
 8003a46:	b082      	sub	sp, #8
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 8003a4c:	2201      	movs	r2, #1
 8003a4e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8003a52:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003a56:	f000 ff39 	bl	80048cc <HAL_GPIO_WritePin>
    if ( _isset(enableA_pin) ) digitalWrite(enableA_pin, enable_active_high);
    if ( _isset(enableB_pin) ) digitalWrite(enableB_pin, enable_active_high);
    if ( _isset(enableC_pin) ) digitalWrite(enableC_pin, enable_active_high);
    */
    // set zero to PWM
    setPwm(0,0,0);
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	3310      	adds	r3, #16
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	ed9f 1a06 	vldr	s2, [pc, #24]	@ 8003a7c <_ZN14BLDCDriver3PWM6enableEv+0x38>
 8003a66:	eddf 0a05 	vldr	s1, [pc, #20]	@ 8003a7c <_ZN14BLDCDriver3PWM6enableEv+0x38>
 8003a6a:	ed9f 0a04 	vldr	s0, [pc, #16]	@ 8003a7c <_ZN14BLDCDriver3PWM6enableEv+0x38>
 8003a6e:	6878      	ldr	r0, [r7, #4]
 8003a70:	4798      	blx	r3
}
 8003a72:	bf00      	nop
 8003a74:	3708      	adds	r7, #8
 8003a76:	46bd      	mov	sp, r7
 8003a78:	bd80      	pop	{r7, pc}
 8003a7a:	bf00      	nop
 8003a7c:	00000000 	.word	0x00000000

08003a80 <_ZN14BLDCDriver3PWM7disableEv>:

// disable motor driver
void BLDCDriver3PWM::disable()
{
 8003a80:	b580      	push	{r7, lr}
 8003a82:	b082      	sub	sp, #8
 8003a84:	af00      	add	r7, sp, #0
 8003a86:	6078      	str	r0, [r7, #4]
  // set zero to PWM
  setPwm(0, 0, 0);
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	3310      	adds	r3, #16
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	ed9f 1a09 	vldr	s2, [pc, #36]	@ 8003ab8 <_ZN14BLDCDriver3PWM7disableEv+0x38>
 8003a94:	eddf 0a08 	vldr	s1, [pc, #32]	@ 8003ab8 <_ZN14BLDCDriver3PWM7disableEv+0x38>
 8003a98:	ed9f 0a07 	vldr	s0, [pc, #28]	@ 8003ab8 <_ZN14BLDCDriver3PWM7disableEv+0x38>
 8003a9c:	6878      	ldr	r0, [r7, #4]
 8003a9e:	4798      	blx	r3
  // disable the driver - if enable_pin pin available
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 8003aa0:	2200      	movs	r2, #0
 8003aa2:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8003aa6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003aaa:	f000 ff0f 	bl	80048cc <HAL_GPIO_WritePin>
  if ( _isset(enableA_pin) ) digitalWrite(enableA_pin, !enable_active_high);
  if ( _isset(enableB_pin) ) digitalWrite(enableB_pin, !enable_active_high);
  if ( _isset(enableC_pin) ) digitalWrite(enableC_pin, !enable_active_high);
  */

}
 8003aae:	bf00      	nop
 8003ab0:	3708      	adds	r7, #8
 8003ab2:	46bd      	mov	sp, r7
 8003ab4:	bd80      	pop	{r7, pc}
 8003ab6:	bf00      	nop
 8003ab8:	00000000 	.word	0x00000000

08003abc <_ZN14BLDCDriver3PWM4initEv>:

// init hardware pins
int BLDCDriver3PWM::init() {
 8003abc:	b580      	push	{r7, lr}
 8003abe:	b082      	sub	sp, #8
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	6078      	str	r0, [r7, #4]
  // PWM pins
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8003ac4:	2100      	movs	r1, #0
 8003ac6:	4827      	ldr	r0, [pc, #156]	@ (8003b64 <_ZN14BLDCDriver3PWM4initEv+0xa8>)
 8003ac8:	f002 fb68 	bl	800619c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8003acc:	2104      	movs	r1, #4
 8003ace:	4825      	ldr	r0, [pc, #148]	@ (8003b64 <_ZN14BLDCDriver3PWM4initEv+0xa8>)
 8003ad0:	f002 fb64 	bl	800619c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8003ad4:	2108      	movs	r1, #8
 8003ad6:	4823      	ldr	r0, [pc, #140]	@ (8003b64 <_ZN14BLDCDriver3PWM4initEv+0xa8>)
 8003ad8:	f002 fb60 	bl	800619c <HAL_TIM_PWM_Start>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 8003adc:	2200      	movs	r2, #0
 8003ade:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8003ae2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003ae6:	f000 fef1 	bl	80048cc <HAL_GPIO_WritePin>

	if(!_isset(voltage_limit) || voltage_limit > voltage_power_supply){
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	edd3 7a03 	vldr	s15, [r3, #12]
 8003af0:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8003b68 <_ZN14BLDCDriver3PWM4initEv+0xac>
 8003af4:	eef4 7a47 	vcmp.f32	s15, s14
 8003af8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003afc:	d00a      	beq.n	8003b14 <_ZN14BLDCDriver3PWM4initEv+0x58>
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	ed93 7a03 	vldr	s14, [r3, #12]
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	edd3 7a02 	vldr	s15, [r3, #8]
 8003b0a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003b0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b12:	dd03      	ble.n	8003b1c <_ZN14BLDCDriver3PWM4initEv+0x60>
		voltage_limit =  voltage_power_supply;
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	689a      	ldr	r2, [r3, #8]
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	60da      	str	r2, [r3, #12]
	}

	params = _configure3PWM(pwm_frequency, pwmA, pwmB, pwmC);
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	6858      	ldr	r0, [r3, #4]
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b2c:	f000 f920 	bl	8003d70 <_Z14_configure3PWMliii>
 8003b30:	4602      	mov	r2, r0
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	615a      	str	r2, [r3, #20]
	initialized = (params!=SIMPLEFOC_DRIVER_INIT_FAILED);
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	695b      	ldr	r3, [r3, #20]
 8003b3a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003b3e:	bf14      	ite	ne
 8003b40:	2301      	movne	r3, #1
 8003b42:	2300      	moveq	r3, #0
 8003b44:	b2da      	uxtb	r2, r3
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	741a      	strb	r2, [r3, #16]
	return params!=SIMPLEFOC_DRIVER_INIT_FAILED;
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	695b      	ldr	r3, [r3, #20]
 8003b4e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003b52:	bf14      	ite	ne
 8003b54:	2301      	movne	r3, #1
 8003b56:	2300      	moveq	r3, #0
 8003b58:	b2db      	uxtb	r3, r3
  // hardware specific function - depending on driver and mcu
  params = _configure3PWM(pwm_frequency, pwmA, pwmB, pwmC);
  initialized = (params!=SIMPLEFOC_DRIVER_INIT_FAILED);
  return params!=SIMPLEFOC_DRIVER_INIT_FAILED;
  */
}
 8003b5a:	4618      	mov	r0, r3
 8003b5c:	3708      	adds	r7, #8
 8003b5e:	46bd      	mov	sp, r7
 8003b60:	bd80      	pop	{r7, pc}
 8003b62:	bf00      	nop
 8003b64:	200003f8 	.word	0x200003f8
 8003b68:	c640e400 	.word	0xc640e400

08003b6c <_ZN14BLDCDriver3PWM13setPhaseStateE10PhaseStateS0_S0_>:



// Set voltage to the pwm pin
void BLDCDriver3PWM::setPhaseState(PhaseState sa, PhaseState sb, PhaseState sc) {
 8003b6c:	b480      	push	{r7}
 8003b6e:	b083      	sub	sp, #12
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	6078      	str	r0, [r7, #4]
 8003b74:	4608      	mov	r0, r1
 8003b76:	4611      	mov	r1, r2
 8003b78:	461a      	mov	r2, r3
 8003b7a:	4603      	mov	r3, r0
 8003b7c:	70fb      	strb	r3, [r7, #3]
 8003b7e:	460b      	mov	r3, r1
 8003b80:	70bb      	strb	r3, [r7, #2]
 8003b82:	4613      	mov	r3, r2
 8003b84:	707b      	strb	r3, [r7, #1]
    digitalWrite(enableA_pin, sa == PhaseState::PHASE_ON ? enable_active_high:!enable_active_high);
    digitalWrite(enableB_pin, sb == PhaseState::PHASE_ON ? enable_active_high:!enable_active_high);
    digitalWrite(enableC_pin, sc == PhaseState::PHASE_ON ? enable_active_high:!enable_active_high);
  }
  */
}
 8003b86:	bf00      	nop
 8003b88:	370c      	adds	r7, #12
 8003b8a:	46bd      	mov	sp, r7
 8003b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b90:	4770      	bx	lr
	...

08003b94 <_ZN14BLDCDriver3PWM6setPwmEfff>:

// Set voltage to the pwm pin
void BLDCDriver3PWM::setPwm(float Ua, float Ub, float Uc) {
 8003b94:	b580      	push	{r7, lr}
 8003b96:	b084      	sub	sp, #16
 8003b98:	af00      	add	r7, sp, #0
 8003b9a:	60f8      	str	r0, [r7, #12]
 8003b9c:	ed87 0a02 	vstr	s0, [r7, #8]
 8003ba0:	edc7 0a01 	vstr	s1, [r7, #4]
 8003ba4:	ed87 1a00 	vstr	s2, [r7]

  // limit the voltage in driver
  Ua = _constrain(Ua, 0.0f, voltage_limit);
 8003ba8:	edd7 7a02 	vldr	s15, [r7, #8]
 8003bac:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003bb0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003bb4:	d502      	bpl.n	8003bbc <_ZN14BLDCDriver3PWM6setPwmEfff+0x28>
 8003bb6:	f04f 0300 	mov.w	r3, #0
 8003bba:	e00d      	b.n	8003bd8 <_ZN14BLDCDriver3PWM6setPwmEfff+0x44>
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	edd3 7a03 	vldr	s15, [r3, #12]
 8003bc2:	ed97 7a02 	vldr	s14, [r7, #8]
 8003bc6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003bca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003bce:	dd02      	ble.n	8003bd6 <_ZN14BLDCDriver3PWM6setPwmEfff+0x42>
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	68db      	ldr	r3, [r3, #12]
 8003bd4:	e000      	b.n	8003bd8 <_ZN14BLDCDriver3PWM6setPwmEfff+0x44>
 8003bd6:	68bb      	ldr	r3, [r7, #8]
 8003bd8:	60bb      	str	r3, [r7, #8]
  Ub = _constrain(Ub, 0.0f, voltage_limit);
 8003bda:	edd7 7a01 	vldr	s15, [r7, #4]
 8003bde:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003be2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003be6:	d502      	bpl.n	8003bee <_ZN14BLDCDriver3PWM6setPwmEfff+0x5a>
 8003be8:	f04f 0300 	mov.w	r3, #0
 8003bec:	e00d      	b.n	8003c0a <_ZN14BLDCDriver3PWM6setPwmEfff+0x76>
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	edd3 7a03 	vldr	s15, [r3, #12]
 8003bf4:	ed97 7a01 	vldr	s14, [r7, #4]
 8003bf8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003bfc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c00:	dd02      	ble.n	8003c08 <_ZN14BLDCDriver3PWM6setPwmEfff+0x74>
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	68db      	ldr	r3, [r3, #12]
 8003c06:	e000      	b.n	8003c0a <_ZN14BLDCDriver3PWM6setPwmEfff+0x76>
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	607b      	str	r3, [r7, #4]
  Uc = _constrain(Uc, 0.0f, voltage_limit);
 8003c0c:	edd7 7a00 	vldr	s15, [r7]
 8003c10:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003c14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c18:	d502      	bpl.n	8003c20 <_ZN14BLDCDriver3PWM6setPwmEfff+0x8c>
 8003c1a:	f04f 0300 	mov.w	r3, #0
 8003c1e:	e00d      	b.n	8003c3c <_ZN14BLDCDriver3PWM6setPwmEfff+0xa8>
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	edd3 7a03 	vldr	s15, [r3, #12]
 8003c26:	ed97 7a00 	vldr	s14, [r7]
 8003c2a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003c2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c32:	dd02      	ble.n	8003c3a <_ZN14BLDCDriver3PWM6setPwmEfff+0xa6>
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	68db      	ldr	r3, [r3, #12]
 8003c38:	e000      	b.n	8003c3c <_ZN14BLDCDriver3PWM6setPwmEfff+0xa8>
 8003c3a:	683b      	ldr	r3, [r7, #0]
 8003c3c:	603b      	str	r3, [r7, #0]
  // calculate duty cycle
  // limited in [0,1]
  dc_a = _constrain(Ua / voltage_power_supply, 0.0f , 1.0f );
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	ed93 7a02 	vldr	s14, [r3, #8]
 8003c44:	edd7 6a02 	vldr	s13, [r7, #8]
 8003c48:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003c4c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003c50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c54:	d502      	bpl.n	8003c5c <_ZN14BLDCDriver3PWM6setPwmEfff+0xc8>
 8003c56:	eddf 7a45 	vldr	s15, [pc, #276]	@ 8003d6c <_ZN14BLDCDriver3PWM6setPwmEfff+0x1d8>
 8003c5a:	e017      	b.n	8003c8c <_ZN14BLDCDriver3PWM6setPwmEfff+0xf8>
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	ed93 7a02 	vldr	s14, [r3, #8]
 8003c62:	edd7 6a02 	vldr	s13, [r7, #8]
 8003c66:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003c6a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003c6e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003c72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c76:	dd02      	ble.n	8003c7e <_ZN14BLDCDriver3PWM6setPwmEfff+0xea>
 8003c78:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8003c7c:	e006      	b.n	8003c8c <_ZN14BLDCDriver3PWM6setPwmEfff+0xf8>
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	ed93 7a02 	vldr	s14, [r3, #8]
 8003c84:	edd7 6a02 	vldr	s13, [r7, #8]
 8003c88:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	edc3 7a07 	vstr	s15, [r3, #28]
  dc_b = _constrain(Ub / voltage_power_supply, 0.0f , 1.0f );
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	ed93 7a02 	vldr	s14, [r3, #8]
 8003c98:	edd7 6a01 	vldr	s13, [r7, #4]
 8003c9c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003ca0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003ca4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ca8:	d502      	bpl.n	8003cb0 <_ZN14BLDCDriver3PWM6setPwmEfff+0x11c>
 8003caa:	eddf 7a30 	vldr	s15, [pc, #192]	@ 8003d6c <_ZN14BLDCDriver3PWM6setPwmEfff+0x1d8>
 8003cae:	e017      	b.n	8003ce0 <_ZN14BLDCDriver3PWM6setPwmEfff+0x14c>
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	ed93 7a02 	vldr	s14, [r3, #8]
 8003cb6:	edd7 6a01 	vldr	s13, [r7, #4]
 8003cba:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003cbe:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003cc2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003cc6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003cca:	dd02      	ble.n	8003cd2 <_ZN14BLDCDriver3PWM6setPwmEfff+0x13e>
 8003ccc:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8003cd0:	e006      	b.n	8003ce0 <_ZN14BLDCDriver3PWM6setPwmEfff+0x14c>
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	ed93 7a02 	vldr	s14, [r3, #8]
 8003cd8:	edd7 6a01 	vldr	s13, [r7, #4]
 8003cdc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	edc3 7a08 	vstr	s15, [r3, #32]
  dc_c = _constrain(Uc / voltage_power_supply, 0.0f , 1.0f );
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	ed93 7a02 	vldr	s14, [r3, #8]
 8003cec:	edd7 6a00 	vldr	s13, [r7]
 8003cf0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003cf4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003cf8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003cfc:	d502      	bpl.n	8003d04 <_ZN14BLDCDriver3PWM6setPwmEfff+0x170>
 8003cfe:	eddf 7a1b 	vldr	s15, [pc, #108]	@ 8003d6c <_ZN14BLDCDriver3PWM6setPwmEfff+0x1d8>
 8003d02:	e017      	b.n	8003d34 <_ZN14BLDCDriver3PWM6setPwmEfff+0x1a0>
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	ed93 7a02 	vldr	s14, [r3, #8]
 8003d0a:	edd7 6a00 	vldr	s13, [r7]
 8003d0e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003d12:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003d16:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003d1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003d1e:	dd02      	ble.n	8003d26 <_ZN14BLDCDriver3PWM6setPwmEfff+0x192>
 8003d20:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8003d24:	e006      	b.n	8003d34 <_ZN14BLDCDriver3PWM6setPwmEfff+0x1a0>
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	ed93 7a02 	vldr	s14, [r3, #8]
 8003d2c:	edd7 6a00 	vldr	s13, [r7]
 8003d30:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24

  // hardware specific writing
  // hardware specific function - depending on driver and mcu
  _writeDutyCycle3PWM(dc_a, dc_b, dc_c, params);
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	edd3 7a07 	vldr	s15, [r3, #28]
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	ed93 7a08 	vldr	s14, [r3, #32]
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	edd3 6a09 	vldr	s13, [r3, #36]	@ 0x24
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	695b      	ldr	r3, [r3, #20]
 8003d50:	4618      	mov	r0, r3
 8003d52:	eeb0 1a66 	vmov.f32	s2, s13
 8003d56:	eef0 0a47 	vmov.f32	s1, s14
 8003d5a:	eeb0 0a67 	vmov.f32	s0, s15
 8003d5e:	f000 f827 	bl	8003db0 <_Z19_writeDutyCycle3PWMfffPv>
}
 8003d62:	bf00      	nop
 8003d64:	3710      	adds	r7, #16
 8003d66:	46bd      	mov	sp, r7
 8003d68:	bd80      	pop	{r7, pc}
 8003d6a:	bf00      	nop
 8003d6c:	00000000 	.word	0x00000000

08003d70 <_Z14_configure3PWMliii>:

// function setting the high pwm frequency to the supplied pins
// - BLDC motor - 3PWM setting
// - hardware speciffic
// in generic case dont do anything
__attribute__((weak)) void* _configure3PWM(long pwm_frequency,const int pinA, const int pinB, const int pinC) {
 8003d70:	b590      	push	{r4, r7, lr}
 8003d72:	b087      	sub	sp, #28
 8003d74:	af00      	add	r7, sp, #0
 8003d76:	60f8      	str	r0, [r7, #12]
 8003d78:	60b9      	str	r1, [r7, #8]
 8003d7a:	607a      	str	r2, [r7, #4]
 8003d7c:	603b      	str	r3, [r7, #0]
  GenericDriverParams* params = new GenericDriverParams {
    .pins = { pinA, pinB, pinC },
    .pwm_frequency = pwm_frequency
  };
 8003d7e:	2020      	movs	r0, #32
 8003d80:	f003 fe5d 	bl	8007a3e <_Znwj>
 8003d84:	4603      	mov	r3, r0
 8003d86:	461c      	mov	r4, r3
 8003d88:	4620      	mov	r0, r4
 8003d8a:	2320      	movs	r3, #32
 8003d8c:	461a      	mov	r2, r3
 8003d8e:	2100      	movs	r1, #0
 8003d90:	f003 ffce 	bl	8007d30 <memset>
 8003d94:	68bb      	ldr	r3, [r7, #8]
 8003d96:	6023      	str	r3, [r4, #0]
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	6063      	str	r3, [r4, #4]
 8003d9c:	683b      	ldr	r3, [r7, #0]
 8003d9e:	60a3      	str	r3, [r4, #8]
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	61a3      	str	r3, [r4, #24]
 8003da4:	617c      	str	r4, [r7, #20]
  return params;
 8003da6:	697b      	ldr	r3, [r7, #20]
}
 8003da8:	4618      	mov	r0, r3
 8003daa:	371c      	adds	r7, #28
 8003dac:	46bd      	mov	sp, r7
 8003dae:	bd90      	pop	{r4, r7, pc}

08003db0 <_Z19_writeDutyCycle3PWMfffPv>:
}

// function setting the pwm duty cycle to the hardware
// - BLDC motor - 3PWM setting
// - hardware speciffic
__attribute__((weak)) void _writeDutyCycle3PWM(float dc_a,  float dc_b, float dc_c, void* params){
 8003db0:	b480      	push	{r7}
 8003db2:	b087      	sub	sp, #28
 8003db4:	af00      	add	r7, sp, #0
 8003db6:	ed87 0a03 	vstr	s0, [r7, #12]
 8003dba:	edc7 0a02 	vstr	s1, [r7, #8]
 8003dbe:	ed87 1a01 	vstr	s2, [r7, #4]
 8003dc2:	6038      	str	r0, [r7, #0]
	// Convert to 0~COUNTER_PERIOD
	uint16_t converted_cnt_a = (int)_round(dc_a * COUNTER_PERIOD);
 8003dc4:	edd7 7a03 	vldr	s15, [r7, #12]
 8003dc8:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 8003eec <_Z19_writeDutyCycle3PWMfffPv+0x13c>
 8003dcc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003dd0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003dd4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003dd8:	db0f      	blt.n	8003dfa <_Z19_writeDutyCycle3PWMfffPv+0x4a>
 8003dda:	edd7 7a03 	vldr	s15, [r7, #12]
 8003dde:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 8003eec <_Z19_writeDutyCycle3PWMfffPv+0x13c>
 8003de2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003de6:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8003dea:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003dee:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003df2:	ee17 3a90 	vmov	r3, s15
 8003df6:	b29b      	uxth	r3, r3
 8003df8:	e00e      	b.n	8003e18 <_Z19_writeDutyCycle3PWMfffPv+0x68>
 8003dfa:	edd7 7a03 	vldr	s15, [r7, #12]
 8003dfe:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 8003eec <_Z19_writeDutyCycle3PWMfffPv+0x13c>
 8003e02:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003e06:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8003e0a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003e0e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003e12:	ee17 3a90 	vmov	r3, s15
 8003e16:	b29b      	uxth	r3, r3
 8003e18:	82fb      	strh	r3, [r7, #22]
	uint16_t converted_cnt_b = (int)_round(dc_b * COUNTER_PERIOD);
 8003e1a:	edd7 7a02 	vldr	s15, [r7, #8]
 8003e1e:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 8003eec <_Z19_writeDutyCycle3PWMfffPv+0x13c>
 8003e22:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003e26:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003e2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003e2e:	db0f      	blt.n	8003e50 <_Z19_writeDutyCycle3PWMfffPv+0xa0>
 8003e30:	edd7 7a02 	vldr	s15, [r7, #8]
 8003e34:	ed9f 7a2d 	vldr	s14, [pc, #180]	@ 8003eec <_Z19_writeDutyCycle3PWMfffPv+0x13c>
 8003e38:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003e3c:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8003e40:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003e44:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003e48:	ee17 3a90 	vmov	r3, s15
 8003e4c:	b29b      	uxth	r3, r3
 8003e4e:	e00e      	b.n	8003e6e <_Z19_writeDutyCycle3PWMfffPv+0xbe>
 8003e50:	edd7 7a02 	vldr	s15, [r7, #8]
 8003e54:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 8003eec <_Z19_writeDutyCycle3PWMfffPv+0x13c>
 8003e58:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003e5c:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8003e60:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003e64:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003e68:	ee17 3a90 	vmov	r3, s15
 8003e6c:	b29b      	uxth	r3, r3
 8003e6e:	82bb      	strh	r3, [r7, #20]
	uint16_t converted_cnt_c = (int)_round(dc_c * COUNTER_PERIOD);
 8003e70:	edd7 7a01 	vldr	s15, [r7, #4]
 8003e74:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8003eec <_Z19_writeDutyCycle3PWMfffPv+0x13c>
 8003e78:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003e7c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003e80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003e84:	db0f      	blt.n	8003ea6 <_Z19_writeDutyCycle3PWMfffPv+0xf6>
 8003e86:	edd7 7a01 	vldr	s15, [r7, #4]
 8003e8a:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8003eec <_Z19_writeDutyCycle3PWMfffPv+0x13c>
 8003e8e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003e92:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8003e96:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003e9a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003e9e:	ee17 3a90 	vmov	r3, s15
 8003ea2:	b29b      	uxth	r3, r3
 8003ea4:	e00e      	b.n	8003ec4 <_Z19_writeDutyCycle3PWMfffPv+0x114>
 8003ea6:	edd7 7a01 	vldr	s15, [r7, #4]
 8003eaa:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8003eec <_Z19_writeDutyCycle3PWMfffPv+0x13c>
 8003eae:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003eb2:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8003eb6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003eba:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003ebe:	ee17 3a90 	vmov	r3, s15
 8003ec2:	b29b      	uxth	r3, r3
 8003ec4:	827b      	strh	r3, [r7, #18]

	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, converted_cnt_a);
 8003ec6:	4b0a      	ldr	r3, [pc, #40]	@ (8003ef0 <_Z19_writeDutyCycle3PWMfffPv+0x140>)
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	8afa      	ldrh	r2, [r7, #22]
 8003ecc:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, converted_cnt_b);
 8003ece:	4b08      	ldr	r3, [pc, #32]	@ (8003ef0 <_Z19_writeDutyCycle3PWMfffPv+0x140>)
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	8aba      	ldrh	r2, [r7, #20]
 8003ed4:	639a      	str	r2, [r3, #56]	@ 0x38
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, converted_cnt_c);
 8003ed6:	4b06      	ldr	r3, [pc, #24]	@ (8003ef0 <_Z19_writeDutyCycle3PWMfffPv+0x140>)
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	8a7a      	ldrh	r2, [r7, #18]
 8003edc:	63da      	str	r2, [r3, #60]	@ 0x3c

  // transform duty cycle from [0,1] to [0,255]
  //analogWrite(((GenericDriverParams*)params)->pins[0], 255.0f*dc_a);
  //analogWrite(((GenericDriverParams*)params)->pins[1], 255.0f*dc_b);
  //analogWrite(((GenericDriverParams*)params)->pins[2], 255.0f*dc_c);
}
 8003ede:	bf00      	nop
 8003ee0:	371c      	adds	r7, #28
 8003ee2:	46bd      	mov	sp, r7
 8003ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee8:	4770      	bx	lr
 8003eea:	bf00      	nop
 8003eec:	429e0000 	.word	0x429e0000
 8003ef0:	200003f8 	.word	0x200003f8

08003ef4 <_ZN6SensorC1Ev>:
 * The Sensor base class provides an implementation of getVelocity(), and takes care of counting full
 * revolutions in a precise way, but if you wish you can additionally override these methods to provide more
 * optimal implementations for your hardware.
 * 
 */
class Sensor
 8003ef4:	b480      	push	{r7}
 8003ef6:	b083      	sub	sp, #12
 8003ef8:	af00      	add	r7, sp, #0
 8003efa:	6078      	str	r0, [r7, #4]
 8003efc:	4a12      	ldr	r2, [pc, #72]	@ (8003f48 <_ZN6SensorC1Ev+0x54>)
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	601a      	str	r2, [r3, #0]
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	4a11      	ldr	r2, [pc, #68]	@ (8003f4c <_ZN6SensorC1Ev+0x58>)
 8003f06:	605a      	str	r2, [r3, #4]
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	f04f 0200 	mov.w	r2, #0
 8003f0e:	609a      	str	r2, [r3, #8]
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	f04f 0200 	mov.w	r2, #0
 8003f16:	60da      	str	r2, [r3, #12]
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	2200      	movs	r2, #0
 8003f1c:	611a      	str	r2, [r3, #16]
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	f04f 0200 	mov.w	r2, #0
 8003f24:	615a      	str	r2, [r3, #20]
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	2200      	movs	r2, #0
 8003f2a:	619a      	str	r2, [r3, #24]
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	2200      	movs	r2, #0
 8003f30:	61da      	str	r2, [r3, #28]
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	2200      	movs	r2, #0
 8003f36:	621a      	str	r2, [r3, #32]
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	4618      	mov	r0, r3
 8003f3c:	370c      	adds	r7, #12
 8003f3e:	46bd      	mov	sp, r7
 8003f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f44:	4770      	bx	lr
 8003f46:	bf00      	nop
 8003f48:	08007ec4 	.word	0x08007ec4
 8003f4c:	38d1b717 	.word	0x38d1b717

08003f50 <_ZN7EncoderC1Eiifi>:
  - index pin     - (optional input)
*/

uint32_t mon_encoder_cnt;

Encoder::Encoder(int _encA, int _encB , float _ppr, int _index){
 8003f50:	b580      	push	{r7, lr}
 8003f52:	b086      	sub	sp, #24
 8003f54:	af00      	add	r7, sp, #0
 8003f56:	6178      	str	r0, [r7, #20]
 8003f58:	6139      	str	r1, [r7, #16]
 8003f5a:	60fa      	str	r2, [r7, #12]
 8003f5c:	ed87 0a02 	vstr	s0, [r7, #8]
 8003f60:	607b      	str	r3, [r7, #4]
 8003f62:	697b      	ldr	r3, [r7, #20]
 8003f64:	4618      	mov	r0, r3
 8003f66:	f7ff ffc5 	bl	8003ef4 <_ZN6SensorC1Ev>
 8003f6a:	4a1d      	ldr	r2, [pc, #116]	@ (8003fe0 <_ZN7EncoderC1Eiifi+0x90>)
 8003f6c:	697b      	ldr	r3, [r7, #20]
 8003f6e:	601a      	str	r2, [r3, #0]
 8003f70:	697b      	ldr	r3, [r7, #20]
 8003f72:	2200      	movs	r2, #0
 8003f74:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  // Encoder measurement structure init
  // hardware pins
  pinA = _encA;
 8003f78:	697b      	ldr	r3, [r7, #20]
 8003f7a:	693a      	ldr	r2, [r7, #16]
 8003f7c:	625a      	str	r2, [r3, #36]	@ 0x24
  pinB = _encB;
 8003f7e:	697b      	ldr	r3, [r7, #20]
 8003f80:	68fa      	ldr	r2, [r7, #12]
 8003f82:	629a      	str	r2, [r3, #40]	@ 0x28
  // counter setup
  pulse_counter = 0;
 8003f84:	697b      	ldr	r3, [r7, #20]
 8003f86:	2200      	movs	r2, #0
 8003f88:	639a      	str	r2, [r3, #56]	@ 0x38
  pulse_timestamp = 0;
 8003f8a:	697b      	ldr	r3, [r7, #20]
 8003f8c:	2200      	movs	r2, #0
 8003f8e:	63da      	str	r2, [r3, #60]	@ 0x3c

  cpr = _ppr;
 8003f90:	697b      	ldr	r3, [r7, #20]
 8003f92:	68ba      	ldr	r2, [r7, #8]
 8003f94:	635a      	str	r2, [r3, #52]	@ 0x34
  A_active = 0;
 8003f96:	697b      	ldr	r3, [r7, #20]
 8003f98:	2200      	movs	r2, #0
 8003f9a:	641a      	str	r2, [r3, #64]	@ 0x40
  B_active = 0;
 8003f9c:	697b      	ldr	r3, [r7, #20]
 8003f9e:	2200      	movs	r2, #0
 8003fa0:	645a      	str	r2, [r3, #68]	@ 0x44
  I_active = 0;
 8003fa2:	697b      	ldr	r3, [r7, #20]
 8003fa4:	2200      	movs	r2, #0
 8003fa6:	649a      	str	r2, [r3, #72]	@ 0x48
  // index pin
  index_pin = _index; // its 0 if not used
 8003fa8:	697b      	ldr	r3, [r7, #20]
 8003faa:	687a      	ldr	r2, [r7, #4]
 8003fac:	62da      	str	r2, [r3, #44]	@ 0x2c

  // velocity calculation variables
  prev_Th = 0;
 8003fae:	697b      	ldr	r3, [r7, #20]
 8003fb0:	f04f 0200 	mov.w	r2, #0
 8003fb4:	651a      	str	r2, [r3, #80]	@ 0x50
  pulse_per_second = 0;
 8003fb6:	697b      	ldr	r3, [r7, #20]
 8003fb8:	f04f 0200 	mov.w	r2, #0
 8003fbc:	655a      	str	r2, [r3, #84]	@ 0x54
  prev_pulse_counter = 0;
 8003fbe:	697b      	ldr	r3, [r7, #20]
 8003fc0:	2200      	movs	r2, #0
 8003fc2:	659a      	str	r2, [r3, #88]	@ 0x58
  //prev_timestamp_us = _micros();

  // extern pullup as default
  pullup = Pullup::USE_EXTERN;
 8003fc4:	697b      	ldr	r3, [r7, #20]
 8003fc6:	2201      	movs	r2, #1
 8003fc8:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  // enable quadrature encoder by default
  quadrature = Quadrature::ON;
 8003fcc:	697b      	ldr	r3, [r7, #20]
 8003fce:	2200      	movs	r2, #0
 8003fd0:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
}
 8003fd4:	697b      	ldr	r3, [r7, #20]
 8003fd6:	4618      	mov	r0, r3
 8003fd8:	3718      	adds	r7, #24
 8003fda:	46bd      	mov	sp, r7
 8003fdc:	bd80      	pop	{r7, pc}
 8003fde:	bf00      	nop
 8003fe0:	08007f48 	.word	0x08007f48

08003fe4 <_ZN7Encoder6updateEv>:
  */
}


// Sensor update function. Safely copy volatile interrupt variables into Sensor base class state variables.
void Encoder::update() {
 8003fe4:	b480      	push	{r7}
 8003fe6:	b085      	sub	sp, #20
 8003fe8:	af00      	add	r7, sp, #0
 8003fea:	6078      	str	r0, [r7, #4]
	pulse_counter = TIM2->CNT;
 8003fec:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003ff0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ff2:	461a      	mov	r2, r3
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	639a      	str	r2, [r3, #56]	@ 0x38
	mon_encoder_cnt = pulse_counter;
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ffc:	461a      	mov	r2, r3
 8003ffe:	4b1a      	ldr	r3, [pc, #104]	@ (8004068 <_ZN7Encoder6updateEv+0x84>)
 8004000:	601a      	str	r2, [r3, #0]

  long copy_pulse_counter = pulse_counter;
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004006:	60fb      	str	r3, [r7, #12]

  // TODO: numerical precision issue here if the pulse_counter overflows the angle will be lost
  full_rotations = copy_pulse_counter / (int)cpr;
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 800400e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004012:	ee17 2a90 	vmov	r2, s15
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	fb93 f2f2 	sdiv	r2, r3, r2
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	61da      	str	r2, [r3, #28]
  angle_prev = _2PI * ((copy_pulse_counter) % ((int)cpr)) / ((float)cpr);
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8004026:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800402a:	ee17 1a90 	vmov	r1, s15
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	fb93 f2f1 	sdiv	r2, r3, r1
 8004034:	fb01 f202 	mul.w	r2, r1, r2
 8004038:	1a9b      	subs	r3, r3, r2
 800403a:	ee07 3a90 	vmov	s15, r3
 800403e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004042:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 800406c <_ZN7Encoder6updateEv+0x88>
 8004046:	ee67 6a87 	vmul.f32	s13, s15, s14
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	ed93 7a0d 	vldr	s14, [r3, #52]	@ 0x34
 8004050:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	edc3 7a03 	vstr	s15, [r3, #12]
  interrupts();
  // TODO: numerical precision issue here if the pulse_counter overflows the angle will be lost
  full_rotations = copy_pulse_counter / (int)cpr;
  angle_prev = _2PI * ((copy_pulse_counter) % ((int)cpr)) / ((float)cpr);
  */
}
 800405a:	bf00      	nop
 800405c:	3714      	adds	r7, #20
 800405e:	46bd      	mov	sp, r7
 8004060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004064:	4770      	bx	lr
 8004066:	bf00      	nop
 8004068:	2000056c 	.word	0x2000056c
 800406c:	40c90fdb 	.word	0x40c90fdb

08004070 <_ZN7Encoder14getSensorAngleEv>:

/*
	Shaft angle calculation
*/
float Encoder::getSensorAngle(){
 8004070:	b480      	push	{r7}
 8004072:	b083      	sub	sp, #12
 8004074:	af00      	add	r7, sp, #0
 8004076:	6078      	str	r0, [r7, #4]
  return _2PI * (pulse_counter) / ((float)cpr);
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800407c:	ee07 3a90 	vmov	s15, r3
 8004080:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004084:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 80040a8 <_ZN7Encoder14getSensorAngleEv+0x38>
 8004088:	ee27 7a87 	vmul.f32	s14, s15, s14
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8004092:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8004096:	eef0 7a66 	vmov.f32	s15, s13
}
 800409a:	eeb0 0a67 	vmov.f32	s0, s15
 800409e:	370c      	adds	r7, #12
 80040a0:	46bd      	mov	sp, r7
 80040a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a6:	4770      	bx	lr
 80040a8:	40c90fdb 	.word	0x40c90fdb

080040ac <_ZN7Encoder11getVelocityEv>:

/*
  Shaft velocity calculation
  function using mixed time and frequency measurement technique
*/
float Encoder::getVelocity(){
 80040ac:	b480      	push	{r7}
 80040ae:	b089      	sub	sp, #36	@ 0x24
 80040b0:	af00      	add	r7, sp, #0
 80040b2:	6078      	str	r0, [r7, #4]
  // Copy volatile variables in minimal-duration blocking section to ensure no interrupts are missed
  //noInterrupts();
  long copy_pulse_counter = pulse_counter;
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040b8:	61bb      	str	r3, [r7, #24]
  //interrupts();
  // timestamp
  //long timestamp_us = _micros();
  // sampling time calculation
  //float Ts = (timestamp_us - prev_timestamp_us) * 1e-6f;
  float Ts = 1e-3f;
 80040ba:	4b39      	ldr	r3, [pc, #228]	@ (80041a0 <_ZN7Encoder11getVelocityEv+0xf4>)
 80040bc:	61fb      	str	r3, [r7, #28]
  // quick fix for strange cases (micros overflow)
  if(Ts <= 0 || Ts > 0.5f) Ts = 1e-3f;
 80040be:	edd7 7a07 	vldr	s15, [r7, #28]
 80040c2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80040c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80040ca:	d908      	bls.n	80040de <_ZN7Encoder11getVelocityEv+0x32>
 80040cc:	edd7 7a07 	vldr	s15, [r7, #28]
 80040d0:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80040d4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80040d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80040dc:	dd01      	ble.n	80040e2 <_ZN7Encoder11getVelocityEv+0x36>
 80040de:	4b30      	ldr	r3, [pc, #192]	@ (80041a0 <_ZN7Encoder11getVelocityEv+0xf4>)
 80040e0:	61fb      	str	r3, [r7, #28]

  // time from last impulse
  //float Th = (timestamp_us - copy_pulse_timestamp) * 1e-6f;
  float Th = 1e-3f;
 80040e2:	4b2f      	ldr	r3, [pc, #188]	@ (80041a0 <_ZN7Encoder11getVelocityEv+0xf4>)
 80040e4:	617b      	str	r3, [r7, #20]
  long dN = copy_pulse_counter - prev_pulse_counter;
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040ea:	69ba      	ldr	r2, [r7, #24]
 80040ec:	1ad3      	subs	r3, r2, r3
 80040ee:	613b      	str	r3, [r7, #16]
  // dN - impulses received
  // Ts - sampling time - time in between function calls
  // Th - time from last impulse
  // Th_1 - time form last impulse of the previous call
  // only increment if some impulses received
  float dt = Ts + prev_Th - Th;
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	ed93 7a14 	vldr	s14, [r3, #80]	@ 0x50
 80040f6:	edd7 7a07 	vldr	s15, [r7, #28]
 80040fa:	ee37 7a27 	vadd.f32	s14, s14, s15
 80040fe:	edd7 7a05 	vldr	s15, [r7, #20]
 8004102:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004106:	edc7 7a03 	vstr	s15, [r7, #12]
  pulse_per_second = (dN != 0 && dt > Ts/2) ? dN / dt : pulse_per_second;
 800410a:	693b      	ldr	r3, [r7, #16]
 800410c:	2b00      	cmp	r3, #0
 800410e:	d016      	beq.n	800413e <_ZN7Encoder11getVelocityEv+0x92>
 8004110:	ed97 7a07 	vldr	s14, [r7, #28]
 8004114:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8004118:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800411c:	ed97 7a03 	vldr	s14, [r7, #12]
 8004120:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004124:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004128:	dd09      	ble.n	800413e <_ZN7Encoder11getVelocityEv+0x92>
 800412a:	693b      	ldr	r3, [r7, #16]
 800412c:	ee07 3a90 	vmov	s15, r3
 8004130:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8004134:	ed97 7a03 	vldr	s14, [r7, #12]
 8004138:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800413c:	e002      	b.n	8004144 <_ZN7Encoder11getVelocityEv+0x98>
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	edd3 7a15 	vldr	s15, [r3, #84]	@ 0x54
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	edc3 7a15 	vstr	s15, [r3, #84]	@ 0x54

  // if more than 0.05f passed in between impulses
  if ( Th > 0.1f) pulse_per_second = 0;
 800414a:	edd7 7a05 	vldr	s15, [r7, #20]
 800414e:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 80041a4 <_ZN7Encoder11getVelocityEv+0xf8>
 8004152:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004156:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800415a:	dd03      	ble.n	8004164 <_ZN7Encoder11getVelocityEv+0xb8>
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	f04f 0200 	mov.w	r2, #0
 8004162:	655a      	str	r2, [r3, #84]	@ 0x54

  // velocity calculation
  float velocity = pulse_per_second / ((float)cpr) * (_2PI);
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	edd3 6a15 	vldr	s13, [r3, #84]	@ 0x54
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	ed93 7a0d 	vldr	s14, [r3, #52]	@ 0x34
 8004170:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004174:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 80041a8 <_ZN7Encoder11getVelocityEv+0xfc>
 8004178:	ee67 7a87 	vmul.f32	s15, s15, s14
 800417c:	edc7 7a02 	vstr	s15, [r7, #8]

  // save variables for next pass
  //prev_timestamp_us = timestamp_us;
  // save velocity calculation variables
  prev_Th = Th;
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	697a      	ldr	r2, [r7, #20]
 8004184:	651a      	str	r2, [r3, #80]	@ 0x50
  prev_pulse_counter = copy_pulse_counter;
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	69ba      	ldr	r2, [r7, #24]
 800418a:	659a      	str	r2, [r3, #88]	@ 0x58
  return velocity;
 800418c:	68bb      	ldr	r3, [r7, #8]
 800418e:	ee07 3a90 	vmov	s15, r3
}
 8004192:	eeb0 0a67 	vmov.f32	s0, s15
 8004196:	3724      	adds	r7, #36	@ 0x24
 8004198:	46bd      	mov	sp, r7
 800419a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800419e:	4770      	bx	lr
 80041a0:	3a83126f 	.word	0x3a83126f
 80041a4:	3dcccccd 	.word	0x3dcccccd
 80041a8:	40c90fdb 	.word	0x40c90fdb

080041ac <_ZN7Encoder11needsSearchEv>:

// getter for index pin
// return -1 if no index
int Encoder::needsSearch(){
 80041ac:	b580      	push	{r7, lr}
 80041ae:	b082      	sub	sp, #8
 80041b0:	af00      	add	r7, sp, #0
 80041b2:	6078      	str	r0, [r7, #4]
  return hasIndex() && !index_found;
 80041b4:	6878      	ldr	r0, [r7, #4]
 80041b6:	f000 f813 	bl	80041e0 <_ZN7Encoder8hasIndexEv>
 80041ba:	4603      	mov	r3, r0
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d00a      	beq.n	80041d6 <_ZN7Encoder11needsSearchEv+0x2a>
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 80041c6:	b2db      	uxtb	r3, r3
 80041c8:	f083 0301 	eor.w	r3, r3, #1
 80041cc:	b2db      	uxtb	r3, r3
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d001      	beq.n	80041d6 <_ZN7Encoder11needsSearchEv+0x2a>
 80041d2:	2301      	movs	r3, #1
 80041d4:	e000      	b.n	80041d8 <_ZN7Encoder11needsSearchEv+0x2c>
 80041d6:	2300      	movs	r3, #0
}
 80041d8:	4618      	mov	r0, r3
 80041da:	3708      	adds	r7, #8
 80041dc:	46bd      	mov	sp, r7
 80041de:	bd80      	pop	{r7, pc}

080041e0 <_ZN7Encoder8hasIndexEv>:

// private function used to determine if encoder has index
int Encoder::hasIndex(){
 80041e0:	b480      	push	{r7}
 80041e2:	b083      	sub	sp, #12
 80041e4:	af00      	add	r7, sp, #0
 80041e6:	6078      	str	r0, [r7, #4]
  return index_pin != 0;
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	bf14      	ite	ne
 80041f0:	2301      	movne	r3, #1
 80041f2:	2300      	moveq	r3, #0
 80041f4:	b2db      	uxtb	r3, r3
}
 80041f6:	4618      	mov	r0, r3
 80041f8:	370c      	adds	r7, #12
 80041fa:	46bd      	mov	sp, r7
 80041fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004200:	4770      	bx	lr
	...

08004204 <_ZN7Encoder4initEv>:


// encoder initialisation of the hardware pins
// and calculation variables
void Encoder::init(){
 8004204:	b580      	push	{r7, lr}
 8004206:	b082      	sub	sp, #8
 8004208:	af00      	add	r7, sp, #0
 800420a:	6078      	str	r0, [r7, #4]
	HAL_TIM_Encoder_Start(&htim2,TIM_CHANNEL_ALL);
 800420c:	213c      	movs	r1, #60	@ 0x3c
 800420e:	4812      	ldr	r0, [pc, #72]	@ (8004258 <_ZN7Encoder4initEv+0x54>)
 8004210:	f002 f956 	bl	80064c0 <HAL_TIM_Encoder_Start>

	pulse_counter = 0;
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	2200      	movs	r2, #0
 8004218:	639a      	str	r2, [r3, #56]	@ 0x38
	//pulse_timestamp = _micros();
	// velocity calculation variables
	prev_Th = 0;
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	f04f 0200 	mov.w	r2, #0
 8004220:	651a      	str	r2, [r3, #80]	@ 0x50
	pulse_per_second = 0;
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	f04f 0200 	mov.w	r2, #0
 8004228:	655a      	str	r2, [r3, #84]	@ 0x54
	prev_pulse_counter = 0;
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	2200      	movs	r2, #0
 800422e:	659a      	str	r2, [r3, #88]	@ 0x58
	//prev_timestamp_us = _micros();

	// initial cpr = PPR
	// change it if the mode is quadrature
	if(quadrature == Quadrature::ON) cpr = 4*cpr;
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8004236:	2b00      	cmp	r3, #0
 8004238:	d109      	bne.n	800424e <_ZN7Encoder4initEv+0x4a>
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8004240:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8004244:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	edc3 7a0d 	vstr	s15, [r3, #52]	@ 0x34
  if(quadrature == Quadrature::ON) cpr = 4*cpr;

  // we don't call Sensor::init() here because init is handled in Encoder class.

   */
}
 800424e:	bf00      	nop
 8004250:	3708      	adds	r7, #8
 8004252:	46bd      	mov	sp, r7
 8004254:	bd80      	pop	{r7, pc}
 8004256:	bf00      	nop
 8004258:	20000444 	.word	0x20000444

0800425c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800425c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8004294 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8004260:	f7fe fdec 	bl	8002e3c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004264:	480c      	ldr	r0, [pc, #48]	@ (8004298 <LoopForever+0x6>)
  ldr r1, =_edata
 8004266:	490d      	ldr	r1, [pc, #52]	@ (800429c <LoopForever+0xa>)
  ldr r2, =_sidata
 8004268:	4a0d      	ldr	r2, [pc, #52]	@ (80042a0 <LoopForever+0xe>)
  movs r3, #0
 800426a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800426c:	e002      	b.n	8004274 <LoopCopyDataInit>

0800426e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800426e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004270:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004272:	3304      	adds	r3, #4

08004274 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004274:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004276:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004278:	d3f9      	bcc.n	800426e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800427a:	4a0a      	ldr	r2, [pc, #40]	@ (80042a4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800427c:	4c0a      	ldr	r4, [pc, #40]	@ (80042a8 <LoopForever+0x16>)
  movs r3, #0
 800427e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004280:	e001      	b.n	8004286 <LoopFillZerobss>

08004282 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004282:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004284:	3204      	adds	r2, #4

08004286 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004286:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004288:	d3fb      	bcc.n	8004282 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800428a:	f003 fdb3 	bl	8007df4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800428e:	f7fe fa0b 	bl	80026a8 <main>

08004292 <LoopForever>:

LoopForever:
    b LoopForever
 8004292:	e7fe      	b.n	8004292 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8004294:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 8004298:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800429c:	200001b8 	.word	0x200001b8
  ldr r2, =_sidata
 80042a0:	08007fa0 	.word	0x08007fa0
  ldr r2, =_sbss
 80042a4:	200001b8 	.word	0x200001b8
  ldr r4, =_ebss
 80042a8:	200006c0 	.word	0x200006c0

080042ac <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80042ac:	e7fe      	b.n	80042ac <ADC1_2_IRQHandler>
	...

080042b0 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80042b0:	b580      	push	{r7, lr}
 80042b2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80042b4:	4b08      	ldr	r3, [pc, #32]	@ (80042d8 <HAL_Init+0x28>)
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	4a07      	ldr	r2, [pc, #28]	@ (80042d8 <HAL_Init+0x28>)
 80042ba:	f043 0310 	orr.w	r3, r3, #16
 80042be:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80042c0:	2003      	movs	r0, #3
 80042c2:	f000 f94f 	bl	8004564 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80042c6:	2000      	movs	r0, #0
 80042c8:	f000 f808 	bl	80042dc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80042cc:	f7fe fbfc 	bl	8002ac8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80042d0:	2300      	movs	r3, #0
}
 80042d2:	4618      	mov	r0, r3
 80042d4:	bd80      	pop	{r7, pc}
 80042d6:	bf00      	nop
 80042d8:	40022000 	.word	0x40022000

080042dc <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80042dc:	b580      	push	{r7, lr}
 80042de:	b082      	sub	sp, #8
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80042e4:	4b12      	ldr	r3, [pc, #72]	@ (8004330 <HAL_InitTick+0x54>)
 80042e6:	681a      	ldr	r2, [r3, #0]
 80042e8:	4b12      	ldr	r3, [pc, #72]	@ (8004334 <HAL_InitTick+0x58>)
 80042ea:	781b      	ldrb	r3, [r3, #0]
 80042ec:	4619      	mov	r1, r3
 80042ee:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80042f2:	fbb3 f3f1 	udiv	r3, r3, r1
 80042f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80042fa:	4618      	mov	r0, r3
 80042fc:	f000 f967 	bl	80045ce <HAL_SYSTICK_Config>
 8004300:	4603      	mov	r3, r0
 8004302:	2b00      	cmp	r3, #0
 8004304:	d001      	beq.n	800430a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004306:	2301      	movs	r3, #1
 8004308:	e00e      	b.n	8004328 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	2b0f      	cmp	r3, #15
 800430e:	d80a      	bhi.n	8004326 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004310:	2200      	movs	r2, #0
 8004312:	6879      	ldr	r1, [r7, #4]
 8004314:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004318:	f000 f92f 	bl	800457a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800431c:	4a06      	ldr	r2, [pc, #24]	@ (8004338 <HAL_InitTick+0x5c>)
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8004322:	2300      	movs	r3, #0
 8004324:	e000      	b.n	8004328 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004326:	2301      	movs	r3, #1
}
 8004328:	4618      	mov	r0, r3
 800432a:	3708      	adds	r7, #8
 800432c:	46bd      	mov	sp, r7
 800432e:	bd80      	pop	{r7, pc}
 8004330:	200000d8 	.word	0x200000d8
 8004334:	20000164 	.word	0x20000164
 8004338:	20000160 	.word	0x20000160

0800433c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800433c:	b480      	push	{r7}
 800433e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004340:	4b06      	ldr	r3, [pc, #24]	@ (800435c <HAL_IncTick+0x20>)
 8004342:	781b      	ldrb	r3, [r3, #0]
 8004344:	461a      	mov	r2, r3
 8004346:	4b06      	ldr	r3, [pc, #24]	@ (8004360 <HAL_IncTick+0x24>)
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	4413      	add	r3, r2
 800434c:	4a04      	ldr	r2, [pc, #16]	@ (8004360 <HAL_IncTick+0x24>)
 800434e:	6013      	str	r3, [r2, #0]
}
 8004350:	bf00      	nop
 8004352:	46bd      	mov	sp, r7
 8004354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004358:	4770      	bx	lr
 800435a:	bf00      	nop
 800435c:	20000164 	.word	0x20000164
 8004360:	20000570 	.word	0x20000570

08004364 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004364:	b480      	push	{r7}
 8004366:	af00      	add	r7, sp, #0
  return uwTick;  
 8004368:	4b03      	ldr	r3, [pc, #12]	@ (8004378 <HAL_GetTick+0x14>)
 800436a:	681b      	ldr	r3, [r3, #0]
}
 800436c:	4618      	mov	r0, r3
 800436e:	46bd      	mov	sp, r7
 8004370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004374:	4770      	bx	lr
 8004376:	bf00      	nop
 8004378:	20000570 	.word	0x20000570

0800437c <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800437c:	b580      	push	{r7, lr}
 800437e:	b084      	sub	sp, #16
 8004380:	af00      	add	r7, sp, #0
 8004382:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004384:	f7ff ffee 	bl	8004364 <HAL_GetTick>
 8004388:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004394:	d005      	beq.n	80043a2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004396:	4b0a      	ldr	r3, [pc, #40]	@ (80043c0 <HAL_Delay+0x44>)
 8004398:	781b      	ldrb	r3, [r3, #0]
 800439a:	461a      	mov	r2, r3
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	4413      	add	r3, r2
 80043a0:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80043a2:	bf00      	nop
 80043a4:	f7ff ffde 	bl	8004364 <HAL_GetTick>
 80043a8:	4602      	mov	r2, r0
 80043aa:	68bb      	ldr	r3, [r7, #8]
 80043ac:	1ad3      	subs	r3, r2, r3
 80043ae:	68fa      	ldr	r2, [r7, #12]
 80043b0:	429a      	cmp	r2, r3
 80043b2:	d8f7      	bhi.n	80043a4 <HAL_Delay+0x28>
  {
  }
}
 80043b4:	bf00      	nop
 80043b6:	bf00      	nop
 80043b8:	3710      	adds	r7, #16
 80043ba:	46bd      	mov	sp, r7
 80043bc:	bd80      	pop	{r7, pc}
 80043be:	bf00      	nop
 80043c0:	20000164 	.word	0x20000164

080043c4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80043c4:	b480      	push	{r7}
 80043c6:	b085      	sub	sp, #20
 80043c8:	af00      	add	r7, sp, #0
 80043ca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	f003 0307 	and.w	r3, r3, #7
 80043d2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80043d4:	4b0c      	ldr	r3, [pc, #48]	@ (8004408 <__NVIC_SetPriorityGrouping+0x44>)
 80043d6:	68db      	ldr	r3, [r3, #12]
 80043d8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80043da:	68ba      	ldr	r2, [r7, #8]
 80043dc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80043e0:	4013      	ands	r3, r2
 80043e2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80043e8:	68bb      	ldr	r3, [r7, #8]
 80043ea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80043ec:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80043f0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80043f4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80043f6:	4a04      	ldr	r2, [pc, #16]	@ (8004408 <__NVIC_SetPriorityGrouping+0x44>)
 80043f8:	68bb      	ldr	r3, [r7, #8]
 80043fa:	60d3      	str	r3, [r2, #12]
}
 80043fc:	bf00      	nop
 80043fe:	3714      	adds	r7, #20
 8004400:	46bd      	mov	sp, r7
 8004402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004406:	4770      	bx	lr
 8004408:	e000ed00 	.word	0xe000ed00

0800440c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800440c:	b480      	push	{r7}
 800440e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004410:	4b04      	ldr	r3, [pc, #16]	@ (8004424 <__NVIC_GetPriorityGrouping+0x18>)
 8004412:	68db      	ldr	r3, [r3, #12]
 8004414:	0a1b      	lsrs	r3, r3, #8
 8004416:	f003 0307 	and.w	r3, r3, #7
}
 800441a:	4618      	mov	r0, r3
 800441c:	46bd      	mov	sp, r7
 800441e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004422:	4770      	bx	lr
 8004424:	e000ed00 	.word	0xe000ed00

08004428 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004428:	b480      	push	{r7}
 800442a:	b083      	sub	sp, #12
 800442c:	af00      	add	r7, sp, #0
 800442e:	4603      	mov	r3, r0
 8004430:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004432:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004436:	2b00      	cmp	r3, #0
 8004438:	db0b      	blt.n	8004452 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800443a:	79fb      	ldrb	r3, [r7, #7]
 800443c:	f003 021f 	and.w	r2, r3, #31
 8004440:	4907      	ldr	r1, [pc, #28]	@ (8004460 <__NVIC_EnableIRQ+0x38>)
 8004442:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004446:	095b      	lsrs	r3, r3, #5
 8004448:	2001      	movs	r0, #1
 800444a:	fa00 f202 	lsl.w	r2, r0, r2
 800444e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004452:	bf00      	nop
 8004454:	370c      	adds	r7, #12
 8004456:	46bd      	mov	sp, r7
 8004458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800445c:	4770      	bx	lr
 800445e:	bf00      	nop
 8004460:	e000e100 	.word	0xe000e100

08004464 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004464:	b480      	push	{r7}
 8004466:	b083      	sub	sp, #12
 8004468:	af00      	add	r7, sp, #0
 800446a:	4603      	mov	r3, r0
 800446c:	6039      	str	r1, [r7, #0]
 800446e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004470:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004474:	2b00      	cmp	r3, #0
 8004476:	db0a      	blt.n	800448e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004478:	683b      	ldr	r3, [r7, #0]
 800447a:	b2da      	uxtb	r2, r3
 800447c:	490c      	ldr	r1, [pc, #48]	@ (80044b0 <__NVIC_SetPriority+0x4c>)
 800447e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004482:	0112      	lsls	r2, r2, #4
 8004484:	b2d2      	uxtb	r2, r2
 8004486:	440b      	add	r3, r1
 8004488:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800448c:	e00a      	b.n	80044a4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800448e:	683b      	ldr	r3, [r7, #0]
 8004490:	b2da      	uxtb	r2, r3
 8004492:	4908      	ldr	r1, [pc, #32]	@ (80044b4 <__NVIC_SetPriority+0x50>)
 8004494:	79fb      	ldrb	r3, [r7, #7]
 8004496:	f003 030f 	and.w	r3, r3, #15
 800449a:	3b04      	subs	r3, #4
 800449c:	0112      	lsls	r2, r2, #4
 800449e:	b2d2      	uxtb	r2, r2
 80044a0:	440b      	add	r3, r1
 80044a2:	761a      	strb	r2, [r3, #24]
}
 80044a4:	bf00      	nop
 80044a6:	370c      	adds	r7, #12
 80044a8:	46bd      	mov	sp, r7
 80044aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ae:	4770      	bx	lr
 80044b0:	e000e100 	.word	0xe000e100
 80044b4:	e000ed00 	.word	0xe000ed00

080044b8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80044b8:	b480      	push	{r7}
 80044ba:	b089      	sub	sp, #36	@ 0x24
 80044bc:	af00      	add	r7, sp, #0
 80044be:	60f8      	str	r0, [r7, #12]
 80044c0:	60b9      	str	r1, [r7, #8]
 80044c2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	f003 0307 	and.w	r3, r3, #7
 80044ca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80044cc:	69fb      	ldr	r3, [r7, #28]
 80044ce:	f1c3 0307 	rsb	r3, r3, #7
 80044d2:	2b04      	cmp	r3, #4
 80044d4:	bf28      	it	cs
 80044d6:	2304      	movcs	r3, #4
 80044d8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80044da:	69fb      	ldr	r3, [r7, #28]
 80044dc:	3304      	adds	r3, #4
 80044de:	2b06      	cmp	r3, #6
 80044e0:	d902      	bls.n	80044e8 <NVIC_EncodePriority+0x30>
 80044e2:	69fb      	ldr	r3, [r7, #28]
 80044e4:	3b03      	subs	r3, #3
 80044e6:	e000      	b.n	80044ea <NVIC_EncodePriority+0x32>
 80044e8:	2300      	movs	r3, #0
 80044ea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80044ec:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80044f0:	69bb      	ldr	r3, [r7, #24]
 80044f2:	fa02 f303 	lsl.w	r3, r2, r3
 80044f6:	43da      	mvns	r2, r3
 80044f8:	68bb      	ldr	r3, [r7, #8]
 80044fa:	401a      	ands	r2, r3
 80044fc:	697b      	ldr	r3, [r7, #20]
 80044fe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004500:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8004504:	697b      	ldr	r3, [r7, #20]
 8004506:	fa01 f303 	lsl.w	r3, r1, r3
 800450a:	43d9      	mvns	r1, r3
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004510:	4313      	orrs	r3, r2
         );
}
 8004512:	4618      	mov	r0, r3
 8004514:	3724      	adds	r7, #36	@ 0x24
 8004516:	46bd      	mov	sp, r7
 8004518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800451c:	4770      	bx	lr
	...

08004520 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004520:	b580      	push	{r7, lr}
 8004522:	b082      	sub	sp, #8
 8004524:	af00      	add	r7, sp, #0
 8004526:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	3b01      	subs	r3, #1
 800452c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004530:	d301      	bcc.n	8004536 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004532:	2301      	movs	r3, #1
 8004534:	e00f      	b.n	8004556 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004536:	4a0a      	ldr	r2, [pc, #40]	@ (8004560 <SysTick_Config+0x40>)
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	3b01      	subs	r3, #1
 800453c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800453e:	210f      	movs	r1, #15
 8004540:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004544:	f7ff ff8e 	bl	8004464 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004548:	4b05      	ldr	r3, [pc, #20]	@ (8004560 <SysTick_Config+0x40>)
 800454a:	2200      	movs	r2, #0
 800454c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800454e:	4b04      	ldr	r3, [pc, #16]	@ (8004560 <SysTick_Config+0x40>)
 8004550:	2207      	movs	r2, #7
 8004552:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004554:	2300      	movs	r3, #0
}
 8004556:	4618      	mov	r0, r3
 8004558:	3708      	adds	r7, #8
 800455a:	46bd      	mov	sp, r7
 800455c:	bd80      	pop	{r7, pc}
 800455e:	bf00      	nop
 8004560:	e000e010 	.word	0xe000e010

08004564 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004564:	b580      	push	{r7, lr}
 8004566:	b082      	sub	sp, #8
 8004568:	af00      	add	r7, sp, #0
 800456a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800456c:	6878      	ldr	r0, [r7, #4]
 800456e:	f7ff ff29 	bl	80043c4 <__NVIC_SetPriorityGrouping>
}
 8004572:	bf00      	nop
 8004574:	3708      	adds	r7, #8
 8004576:	46bd      	mov	sp, r7
 8004578:	bd80      	pop	{r7, pc}

0800457a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800457a:	b580      	push	{r7, lr}
 800457c:	b086      	sub	sp, #24
 800457e:	af00      	add	r7, sp, #0
 8004580:	4603      	mov	r3, r0
 8004582:	60b9      	str	r1, [r7, #8]
 8004584:	607a      	str	r2, [r7, #4]
 8004586:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004588:	2300      	movs	r3, #0
 800458a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800458c:	f7ff ff3e 	bl	800440c <__NVIC_GetPriorityGrouping>
 8004590:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004592:	687a      	ldr	r2, [r7, #4]
 8004594:	68b9      	ldr	r1, [r7, #8]
 8004596:	6978      	ldr	r0, [r7, #20]
 8004598:	f7ff ff8e 	bl	80044b8 <NVIC_EncodePriority>
 800459c:	4602      	mov	r2, r0
 800459e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80045a2:	4611      	mov	r1, r2
 80045a4:	4618      	mov	r0, r3
 80045a6:	f7ff ff5d 	bl	8004464 <__NVIC_SetPriority>
}
 80045aa:	bf00      	nop
 80045ac:	3718      	adds	r7, #24
 80045ae:	46bd      	mov	sp, r7
 80045b0:	bd80      	pop	{r7, pc}

080045b2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80045b2:	b580      	push	{r7, lr}
 80045b4:	b082      	sub	sp, #8
 80045b6:	af00      	add	r7, sp, #0
 80045b8:	4603      	mov	r3, r0
 80045ba:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80045bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80045c0:	4618      	mov	r0, r3
 80045c2:	f7ff ff31 	bl	8004428 <__NVIC_EnableIRQ>
}
 80045c6:	bf00      	nop
 80045c8:	3708      	adds	r7, #8
 80045ca:	46bd      	mov	sp, r7
 80045cc:	bd80      	pop	{r7, pc}

080045ce <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80045ce:	b580      	push	{r7, lr}
 80045d0:	b082      	sub	sp, #8
 80045d2:	af00      	add	r7, sp, #0
 80045d4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80045d6:	6878      	ldr	r0, [r7, #4]
 80045d8:	f7ff ffa2 	bl	8004520 <SysTick_Config>
 80045dc:	4603      	mov	r3, r0
}
 80045de:	4618      	mov	r0, r3
 80045e0:	3708      	adds	r7, #8
 80045e2:	46bd      	mov	sp, r7
 80045e4:	bd80      	pop	{r7, pc}
	...

080045e8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80045e8:	b480      	push	{r7}
 80045ea:	b087      	sub	sp, #28
 80045ec:	af00      	add	r7, sp, #0
 80045ee:	6078      	str	r0, [r7, #4]
 80045f0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80045f2:	2300      	movs	r3, #0
 80045f4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80045f6:	e14e      	b.n	8004896 <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80045f8:	683b      	ldr	r3, [r7, #0]
 80045fa:	681a      	ldr	r2, [r3, #0]
 80045fc:	2101      	movs	r1, #1
 80045fe:	697b      	ldr	r3, [r7, #20]
 8004600:	fa01 f303 	lsl.w	r3, r1, r3
 8004604:	4013      	ands	r3, r2
 8004606:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	2b00      	cmp	r3, #0
 800460c:	f000 8140 	beq.w	8004890 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004610:	683b      	ldr	r3, [r7, #0]
 8004612:	685b      	ldr	r3, [r3, #4]
 8004614:	f003 0303 	and.w	r3, r3, #3
 8004618:	2b01      	cmp	r3, #1
 800461a:	d005      	beq.n	8004628 <HAL_GPIO_Init+0x40>
 800461c:	683b      	ldr	r3, [r7, #0]
 800461e:	685b      	ldr	r3, [r3, #4]
 8004620:	f003 0303 	and.w	r3, r3, #3
 8004624:	2b02      	cmp	r3, #2
 8004626:	d130      	bne.n	800468a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	689b      	ldr	r3, [r3, #8]
 800462c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800462e:	697b      	ldr	r3, [r7, #20]
 8004630:	005b      	lsls	r3, r3, #1
 8004632:	2203      	movs	r2, #3
 8004634:	fa02 f303 	lsl.w	r3, r2, r3
 8004638:	43db      	mvns	r3, r3
 800463a:	693a      	ldr	r2, [r7, #16]
 800463c:	4013      	ands	r3, r2
 800463e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004640:	683b      	ldr	r3, [r7, #0]
 8004642:	68da      	ldr	r2, [r3, #12]
 8004644:	697b      	ldr	r3, [r7, #20]
 8004646:	005b      	lsls	r3, r3, #1
 8004648:	fa02 f303 	lsl.w	r3, r2, r3
 800464c:	693a      	ldr	r2, [r7, #16]
 800464e:	4313      	orrs	r3, r2
 8004650:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	693a      	ldr	r2, [r7, #16]
 8004656:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	685b      	ldr	r3, [r3, #4]
 800465c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800465e:	2201      	movs	r2, #1
 8004660:	697b      	ldr	r3, [r7, #20]
 8004662:	fa02 f303 	lsl.w	r3, r2, r3
 8004666:	43db      	mvns	r3, r3
 8004668:	693a      	ldr	r2, [r7, #16]
 800466a:	4013      	ands	r3, r2
 800466c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800466e:	683b      	ldr	r3, [r7, #0]
 8004670:	685b      	ldr	r3, [r3, #4]
 8004672:	091b      	lsrs	r3, r3, #4
 8004674:	f003 0201 	and.w	r2, r3, #1
 8004678:	697b      	ldr	r3, [r7, #20]
 800467a:	fa02 f303 	lsl.w	r3, r2, r3
 800467e:	693a      	ldr	r2, [r7, #16]
 8004680:	4313      	orrs	r3, r2
 8004682:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	693a      	ldr	r2, [r7, #16]
 8004688:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800468a:	683b      	ldr	r3, [r7, #0]
 800468c:	685b      	ldr	r3, [r3, #4]
 800468e:	f003 0303 	and.w	r3, r3, #3
 8004692:	2b03      	cmp	r3, #3
 8004694:	d017      	beq.n	80046c6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	68db      	ldr	r3, [r3, #12]
 800469a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 800469c:	697b      	ldr	r3, [r7, #20]
 800469e:	005b      	lsls	r3, r3, #1
 80046a0:	2203      	movs	r2, #3
 80046a2:	fa02 f303 	lsl.w	r3, r2, r3
 80046a6:	43db      	mvns	r3, r3
 80046a8:	693a      	ldr	r2, [r7, #16]
 80046aa:	4013      	ands	r3, r2
 80046ac:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80046ae:	683b      	ldr	r3, [r7, #0]
 80046b0:	689a      	ldr	r2, [r3, #8]
 80046b2:	697b      	ldr	r3, [r7, #20]
 80046b4:	005b      	lsls	r3, r3, #1
 80046b6:	fa02 f303 	lsl.w	r3, r2, r3
 80046ba:	693a      	ldr	r2, [r7, #16]
 80046bc:	4313      	orrs	r3, r2
 80046be:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	693a      	ldr	r2, [r7, #16]
 80046c4:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80046c6:	683b      	ldr	r3, [r7, #0]
 80046c8:	685b      	ldr	r3, [r3, #4]
 80046ca:	f003 0303 	and.w	r3, r3, #3
 80046ce:	2b02      	cmp	r3, #2
 80046d0:	d123      	bne.n	800471a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80046d2:	697b      	ldr	r3, [r7, #20]
 80046d4:	08da      	lsrs	r2, r3, #3
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	3208      	adds	r2, #8
 80046da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80046de:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80046e0:	697b      	ldr	r3, [r7, #20]
 80046e2:	f003 0307 	and.w	r3, r3, #7
 80046e6:	009b      	lsls	r3, r3, #2
 80046e8:	220f      	movs	r2, #15
 80046ea:	fa02 f303 	lsl.w	r3, r2, r3
 80046ee:	43db      	mvns	r3, r3
 80046f0:	693a      	ldr	r2, [r7, #16]
 80046f2:	4013      	ands	r3, r2
 80046f4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80046f6:	683b      	ldr	r3, [r7, #0]
 80046f8:	691a      	ldr	r2, [r3, #16]
 80046fa:	697b      	ldr	r3, [r7, #20]
 80046fc:	f003 0307 	and.w	r3, r3, #7
 8004700:	009b      	lsls	r3, r3, #2
 8004702:	fa02 f303 	lsl.w	r3, r2, r3
 8004706:	693a      	ldr	r2, [r7, #16]
 8004708:	4313      	orrs	r3, r2
 800470a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800470c:	697b      	ldr	r3, [r7, #20]
 800470e:	08da      	lsrs	r2, r3, #3
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	3208      	adds	r2, #8
 8004714:	6939      	ldr	r1, [r7, #16]
 8004716:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8004720:	697b      	ldr	r3, [r7, #20]
 8004722:	005b      	lsls	r3, r3, #1
 8004724:	2203      	movs	r2, #3
 8004726:	fa02 f303 	lsl.w	r3, r2, r3
 800472a:	43db      	mvns	r3, r3
 800472c:	693a      	ldr	r2, [r7, #16]
 800472e:	4013      	ands	r3, r2
 8004730:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004732:	683b      	ldr	r3, [r7, #0]
 8004734:	685b      	ldr	r3, [r3, #4]
 8004736:	f003 0203 	and.w	r2, r3, #3
 800473a:	697b      	ldr	r3, [r7, #20]
 800473c:	005b      	lsls	r3, r3, #1
 800473e:	fa02 f303 	lsl.w	r3, r2, r3
 8004742:	693a      	ldr	r2, [r7, #16]
 8004744:	4313      	orrs	r3, r2
 8004746:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	693a      	ldr	r2, [r7, #16]
 800474c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800474e:	683b      	ldr	r3, [r7, #0]
 8004750:	685b      	ldr	r3, [r3, #4]
 8004752:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004756:	2b00      	cmp	r3, #0
 8004758:	f000 809a 	beq.w	8004890 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800475c:	4b55      	ldr	r3, [pc, #340]	@ (80048b4 <HAL_GPIO_Init+0x2cc>)
 800475e:	699b      	ldr	r3, [r3, #24]
 8004760:	4a54      	ldr	r2, [pc, #336]	@ (80048b4 <HAL_GPIO_Init+0x2cc>)
 8004762:	f043 0301 	orr.w	r3, r3, #1
 8004766:	6193      	str	r3, [r2, #24]
 8004768:	4b52      	ldr	r3, [pc, #328]	@ (80048b4 <HAL_GPIO_Init+0x2cc>)
 800476a:	699b      	ldr	r3, [r3, #24]
 800476c:	f003 0301 	and.w	r3, r3, #1
 8004770:	60bb      	str	r3, [r7, #8]
 8004772:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8004774:	4a50      	ldr	r2, [pc, #320]	@ (80048b8 <HAL_GPIO_Init+0x2d0>)
 8004776:	697b      	ldr	r3, [r7, #20]
 8004778:	089b      	lsrs	r3, r3, #2
 800477a:	3302      	adds	r3, #2
 800477c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004780:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8004782:	697b      	ldr	r3, [r7, #20]
 8004784:	f003 0303 	and.w	r3, r3, #3
 8004788:	009b      	lsls	r3, r3, #2
 800478a:	220f      	movs	r2, #15
 800478c:	fa02 f303 	lsl.w	r3, r2, r3
 8004790:	43db      	mvns	r3, r3
 8004792:	693a      	ldr	r2, [r7, #16]
 8004794:	4013      	ands	r3, r2
 8004796:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800479e:	d013      	beq.n	80047c8 <HAL_GPIO_Init+0x1e0>
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	4a46      	ldr	r2, [pc, #280]	@ (80048bc <HAL_GPIO_Init+0x2d4>)
 80047a4:	4293      	cmp	r3, r2
 80047a6:	d00d      	beq.n	80047c4 <HAL_GPIO_Init+0x1dc>
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	4a45      	ldr	r2, [pc, #276]	@ (80048c0 <HAL_GPIO_Init+0x2d8>)
 80047ac:	4293      	cmp	r3, r2
 80047ae:	d007      	beq.n	80047c0 <HAL_GPIO_Init+0x1d8>
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	4a44      	ldr	r2, [pc, #272]	@ (80048c4 <HAL_GPIO_Init+0x2dc>)
 80047b4:	4293      	cmp	r3, r2
 80047b6:	d101      	bne.n	80047bc <HAL_GPIO_Init+0x1d4>
 80047b8:	2303      	movs	r3, #3
 80047ba:	e006      	b.n	80047ca <HAL_GPIO_Init+0x1e2>
 80047bc:	2305      	movs	r3, #5
 80047be:	e004      	b.n	80047ca <HAL_GPIO_Init+0x1e2>
 80047c0:	2302      	movs	r3, #2
 80047c2:	e002      	b.n	80047ca <HAL_GPIO_Init+0x1e2>
 80047c4:	2301      	movs	r3, #1
 80047c6:	e000      	b.n	80047ca <HAL_GPIO_Init+0x1e2>
 80047c8:	2300      	movs	r3, #0
 80047ca:	697a      	ldr	r2, [r7, #20]
 80047cc:	f002 0203 	and.w	r2, r2, #3
 80047d0:	0092      	lsls	r2, r2, #2
 80047d2:	4093      	lsls	r3, r2
 80047d4:	693a      	ldr	r2, [r7, #16]
 80047d6:	4313      	orrs	r3, r2
 80047d8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80047da:	4937      	ldr	r1, [pc, #220]	@ (80048b8 <HAL_GPIO_Init+0x2d0>)
 80047dc:	697b      	ldr	r3, [r7, #20]
 80047de:	089b      	lsrs	r3, r3, #2
 80047e0:	3302      	adds	r3, #2
 80047e2:	693a      	ldr	r2, [r7, #16]
 80047e4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80047e8:	4b37      	ldr	r3, [pc, #220]	@ (80048c8 <HAL_GPIO_Init+0x2e0>)
 80047ea:	689b      	ldr	r3, [r3, #8]
 80047ec:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	43db      	mvns	r3, r3
 80047f2:	693a      	ldr	r2, [r7, #16]
 80047f4:	4013      	ands	r3, r2
 80047f6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80047f8:	683b      	ldr	r3, [r7, #0]
 80047fa:	685b      	ldr	r3, [r3, #4]
 80047fc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004800:	2b00      	cmp	r3, #0
 8004802:	d003      	beq.n	800480c <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8004804:	693a      	ldr	r2, [r7, #16]
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	4313      	orrs	r3, r2
 800480a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800480c:	4a2e      	ldr	r2, [pc, #184]	@ (80048c8 <HAL_GPIO_Init+0x2e0>)
 800480e:	693b      	ldr	r3, [r7, #16]
 8004810:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004812:	4b2d      	ldr	r3, [pc, #180]	@ (80048c8 <HAL_GPIO_Init+0x2e0>)
 8004814:	68db      	ldr	r3, [r3, #12]
 8004816:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	43db      	mvns	r3, r3
 800481c:	693a      	ldr	r2, [r7, #16]
 800481e:	4013      	ands	r3, r2
 8004820:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004822:	683b      	ldr	r3, [r7, #0]
 8004824:	685b      	ldr	r3, [r3, #4]
 8004826:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800482a:	2b00      	cmp	r3, #0
 800482c:	d003      	beq.n	8004836 <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 800482e:	693a      	ldr	r2, [r7, #16]
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	4313      	orrs	r3, r2
 8004834:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8004836:	4a24      	ldr	r2, [pc, #144]	@ (80048c8 <HAL_GPIO_Init+0x2e0>)
 8004838:	693b      	ldr	r3, [r7, #16]
 800483a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800483c:	4b22      	ldr	r3, [pc, #136]	@ (80048c8 <HAL_GPIO_Init+0x2e0>)
 800483e:	685b      	ldr	r3, [r3, #4]
 8004840:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	43db      	mvns	r3, r3
 8004846:	693a      	ldr	r2, [r7, #16]
 8004848:	4013      	ands	r3, r2
 800484a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800484c:	683b      	ldr	r3, [r7, #0]
 800484e:	685b      	ldr	r3, [r3, #4]
 8004850:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004854:	2b00      	cmp	r3, #0
 8004856:	d003      	beq.n	8004860 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8004858:	693a      	ldr	r2, [r7, #16]
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	4313      	orrs	r3, r2
 800485e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8004860:	4a19      	ldr	r2, [pc, #100]	@ (80048c8 <HAL_GPIO_Init+0x2e0>)
 8004862:	693b      	ldr	r3, [r7, #16]
 8004864:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004866:	4b18      	ldr	r3, [pc, #96]	@ (80048c8 <HAL_GPIO_Init+0x2e0>)
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	43db      	mvns	r3, r3
 8004870:	693a      	ldr	r2, [r7, #16]
 8004872:	4013      	ands	r3, r2
 8004874:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004876:	683b      	ldr	r3, [r7, #0]
 8004878:	685b      	ldr	r3, [r3, #4]
 800487a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800487e:	2b00      	cmp	r3, #0
 8004880:	d003      	beq.n	800488a <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8004882:	693a      	ldr	r2, [r7, #16]
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	4313      	orrs	r3, r2
 8004888:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800488a:	4a0f      	ldr	r2, [pc, #60]	@ (80048c8 <HAL_GPIO_Init+0x2e0>)
 800488c:	693b      	ldr	r3, [r7, #16]
 800488e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004890:	697b      	ldr	r3, [r7, #20]
 8004892:	3301      	adds	r3, #1
 8004894:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004896:	683b      	ldr	r3, [r7, #0]
 8004898:	681a      	ldr	r2, [r3, #0]
 800489a:	697b      	ldr	r3, [r7, #20]
 800489c:	fa22 f303 	lsr.w	r3, r2, r3
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	f47f aea9 	bne.w	80045f8 <HAL_GPIO_Init+0x10>
  }
}
 80048a6:	bf00      	nop
 80048a8:	bf00      	nop
 80048aa:	371c      	adds	r7, #28
 80048ac:	46bd      	mov	sp, r7
 80048ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b2:	4770      	bx	lr
 80048b4:	40021000 	.word	0x40021000
 80048b8:	40010000 	.word	0x40010000
 80048bc:	48000400 	.word	0x48000400
 80048c0:	48000800 	.word	0x48000800
 80048c4:	48000c00 	.word	0x48000c00
 80048c8:	40010400 	.word	0x40010400

080048cc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80048cc:	b480      	push	{r7}
 80048ce:	b083      	sub	sp, #12
 80048d0:	af00      	add	r7, sp, #0
 80048d2:	6078      	str	r0, [r7, #4]
 80048d4:	460b      	mov	r3, r1
 80048d6:	807b      	strh	r3, [r7, #2]
 80048d8:	4613      	mov	r3, r2
 80048da:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80048dc:	787b      	ldrb	r3, [r7, #1]
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d003      	beq.n	80048ea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80048e2:	887a      	ldrh	r2, [r7, #2]
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80048e8:	e002      	b.n	80048f0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80048ea:	887a      	ldrh	r2, [r7, #2]
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80048f0:	bf00      	nop
 80048f2:	370c      	adds	r7, #12
 80048f4:	46bd      	mov	sp, r7
 80048f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048fa:	4770      	bx	lr

080048fc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80048fc:	b580      	push	{r7, lr}
 80048fe:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 8004902:	af00      	add	r7, sp, #0
 8004904:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004908:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800490c:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800490e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004912:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	2b00      	cmp	r3, #0
 800491a:	d102      	bne.n	8004922 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 800491c:	2301      	movs	r3, #1
 800491e:	f000 bff4 	b.w	800590a <HAL_RCC_OscConfig+0x100e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004922:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004926:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	f003 0301 	and.w	r3, r3, #1
 8004932:	2b00      	cmp	r3, #0
 8004934:	f000 816d 	beq.w	8004c12 <HAL_RCC_OscConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8004938:	4bb4      	ldr	r3, [pc, #720]	@ (8004c0c <HAL_RCC_OscConfig+0x310>)
 800493a:	685b      	ldr	r3, [r3, #4]
 800493c:	f003 030c 	and.w	r3, r3, #12
 8004940:	2b04      	cmp	r3, #4
 8004942:	d00c      	beq.n	800495e <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004944:	4bb1      	ldr	r3, [pc, #708]	@ (8004c0c <HAL_RCC_OscConfig+0x310>)
 8004946:	685b      	ldr	r3, [r3, #4]
 8004948:	f003 030c 	and.w	r3, r3, #12
 800494c:	2b08      	cmp	r3, #8
 800494e:	d157      	bne.n	8004a00 <HAL_RCC_OscConfig+0x104>
 8004950:	4bae      	ldr	r3, [pc, #696]	@ (8004c0c <HAL_RCC_OscConfig+0x310>)
 8004952:	685b      	ldr	r3, [r3, #4]
 8004954:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004958:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800495c:	d150      	bne.n	8004a00 <HAL_RCC_OscConfig+0x104>
 800495e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004962:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004966:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 800496a:	fa93 f3a3 	rbit	r3, r3
 800496e:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8004972:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004976:	fab3 f383 	clz	r3, r3
 800497a:	b2db      	uxtb	r3, r3
 800497c:	2b3f      	cmp	r3, #63	@ 0x3f
 800497e:	d802      	bhi.n	8004986 <HAL_RCC_OscConfig+0x8a>
 8004980:	4ba2      	ldr	r3, [pc, #648]	@ (8004c0c <HAL_RCC_OscConfig+0x310>)
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	e015      	b.n	80049b2 <HAL_RCC_OscConfig+0xb6>
 8004986:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800498a:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800498e:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 8004992:	fa93 f3a3 	rbit	r3, r3
 8004996:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 800499a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800499e:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 80049a2:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 80049a6:	fa93 f3a3 	rbit	r3, r3
 80049aa:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 80049ae:	4b97      	ldr	r3, [pc, #604]	@ (8004c0c <HAL_RCC_OscConfig+0x310>)
 80049b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049b2:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80049b6:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 80049ba:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 80049be:	fa92 f2a2 	rbit	r2, r2
 80049c2:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 80049c6:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 80049ca:	fab2 f282 	clz	r2, r2
 80049ce:	b2d2      	uxtb	r2, r2
 80049d0:	f042 0220 	orr.w	r2, r2, #32
 80049d4:	b2d2      	uxtb	r2, r2
 80049d6:	f002 021f 	and.w	r2, r2, #31
 80049da:	2101      	movs	r1, #1
 80049dc:	fa01 f202 	lsl.w	r2, r1, r2
 80049e0:	4013      	ands	r3, r2
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	f000 8114 	beq.w	8004c10 <HAL_RCC_OscConfig+0x314>
 80049e8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80049ec:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	685b      	ldr	r3, [r3, #4]
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	f040 810b 	bne.w	8004c10 <HAL_RCC_OscConfig+0x314>
      {
        return HAL_ERROR;
 80049fa:	2301      	movs	r3, #1
 80049fc:	f000 bf85 	b.w	800590a <HAL_RCC_OscConfig+0x100e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004a00:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004a04:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	685b      	ldr	r3, [r3, #4]
 8004a0c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004a10:	d106      	bne.n	8004a20 <HAL_RCC_OscConfig+0x124>
 8004a12:	4b7e      	ldr	r3, [pc, #504]	@ (8004c0c <HAL_RCC_OscConfig+0x310>)
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	4a7d      	ldr	r2, [pc, #500]	@ (8004c0c <HAL_RCC_OscConfig+0x310>)
 8004a18:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004a1c:	6013      	str	r3, [r2, #0]
 8004a1e:	e036      	b.n	8004a8e <HAL_RCC_OscConfig+0x192>
 8004a20:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004a24:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	685b      	ldr	r3, [r3, #4]
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d10c      	bne.n	8004a4a <HAL_RCC_OscConfig+0x14e>
 8004a30:	4b76      	ldr	r3, [pc, #472]	@ (8004c0c <HAL_RCC_OscConfig+0x310>)
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	4a75      	ldr	r2, [pc, #468]	@ (8004c0c <HAL_RCC_OscConfig+0x310>)
 8004a36:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004a3a:	6013      	str	r3, [r2, #0]
 8004a3c:	4b73      	ldr	r3, [pc, #460]	@ (8004c0c <HAL_RCC_OscConfig+0x310>)
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	4a72      	ldr	r2, [pc, #456]	@ (8004c0c <HAL_RCC_OscConfig+0x310>)
 8004a42:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004a46:	6013      	str	r3, [r2, #0]
 8004a48:	e021      	b.n	8004a8e <HAL_RCC_OscConfig+0x192>
 8004a4a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004a4e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	685b      	ldr	r3, [r3, #4]
 8004a56:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004a5a:	d10c      	bne.n	8004a76 <HAL_RCC_OscConfig+0x17a>
 8004a5c:	4b6b      	ldr	r3, [pc, #428]	@ (8004c0c <HAL_RCC_OscConfig+0x310>)
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	4a6a      	ldr	r2, [pc, #424]	@ (8004c0c <HAL_RCC_OscConfig+0x310>)
 8004a62:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004a66:	6013      	str	r3, [r2, #0]
 8004a68:	4b68      	ldr	r3, [pc, #416]	@ (8004c0c <HAL_RCC_OscConfig+0x310>)
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	4a67      	ldr	r2, [pc, #412]	@ (8004c0c <HAL_RCC_OscConfig+0x310>)
 8004a6e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004a72:	6013      	str	r3, [r2, #0]
 8004a74:	e00b      	b.n	8004a8e <HAL_RCC_OscConfig+0x192>
 8004a76:	4b65      	ldr	r3, [pc, #404]	@ (8004c0c <HAL_RCC_OscConfig+0x310>)
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	4a64      	ldr	r2, [pc, #400]	@ (8004c0c <HAL_RCC_OscConfig+0x310>)
 8004a7c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004a80:	6013      	str	r3, [r2, #0]
 8004a82:	4b62      	ldr	r3, [pc, #392]	@ (8004c0c <HAL_RCC_OscConfig+0x310>)
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	4a61      	ldr	r2, [pc, #388]	@ (8004c0c <HAL_RCC_OscConfig+0x310>)
 8004a88:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004a8c:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004a8e:	4b5f      	ldr	r3, [pc, #380]	@ (8004c0c <HAL_RCC_OscConfig+0x310>)
 8004a90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a92:	f023 020f 	bic.w	r2, r3, #15
 8004a96:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004a9a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	689b      	ldr	r3, [r3, #8]
 8004aa2:	495a      	ldr	r1, [pc, #360]	@ (8004c0c <HAL_RCC_OscConfig+0x310>)
 8004aa4:	4313      	orrs	r3, r2
 8004aa6:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004aa8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004aac:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	685b      	ldr	r3, [r3, #4]
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d054      	beq.n	8004b62 <HAL_RCC_OscConfig+0x266>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ab8:	f7ff fc54 	bl	8004364 <HAL_GetTick>
 8004abc:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ac0:	e00a      	b.n	8004ad8 <HAL_RCC_OscConfig+0x1dc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004ac2:	f7ff fc4f 	bl	8004364 <HAL_GetTick>
 8004ac6:	4602      	mov	r2, r0
 8004ac8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8004acc:	1ad3      	subs	r3, r2, r3
 8004ace:	2b64      	cmp	r3, #100	@ 0x64
 8004ad0:	d902      	bls.n	8004ad8 <HAL_RCC_OscConfig+0x1dc>
          {
            return HAL_TIMEOUT;
 8004ad2:	2303      	movs	r3, #3
 8004ad4:	f000 bf19 	b.w	800590a <HAL_RCC_OscConfig+0x100e>
 8004ad8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004adc:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ae0:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8004ae4:	fa93 f3a3 	rbit	r3, r3
 8004ae8:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 8004aec:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004af0:	fab3 f383 	clz	r3, r3
 8004af4:	b2db      	uxtb	r3, r3
 8004af6:	2b3f      	cmp	r3, #63	@ 0x3f
 8004af8:	d802      	bhi.n	8004b00 <HAL_RCC_OscConfig+0x204>
 8004afa:	4b44      	ldr	r3, [pc, #272]	@ (8004c0c <HAL_RCC_OscConfig+0x310>)
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	e015      	b.n	8004b2c <HAL_RCC_OscConfig+0x230>
 8004b00:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004b04:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b08:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8004b0c:	fa93 f3a3 	rbit	r3, r3
 8004b10:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8004b14:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004b18:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8004b1c:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8004b20:	fa93 f3a3 	rbit	r3, r3
 8004b24:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 8004b28:	4b38      	ldr	r3, [pc, #224]	@ (8004c0c <HAL_RCC_OscConfig+0x310>)
 8004b2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b2c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004b30:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 8004b34:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8004b38:	fa92 f2a2 	rbit	r2, r2
 8004b3c:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 8004b40:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 8004b44:	fab2 f282 	clz	r2, r2
 8004b48:	b2d2      	uxtb	r2, r2
 8004b4a:	f042 0220 	orr.w	r2, r2, #32
 8004b4e:	b2d2      	uxtb	r2, r2
 8004b50:	f002 021f 	and.w	r2, r2, #31
 8004b54:	2101      	movs	r1, #1
 8004b56:	fa01 f202 	lsl.w	r2, r1, r2
 8004b5a:	4013      	ands	r3, r2
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d0b0      	beq.n	8004ac2 <HAL_RCC_OscConfig+0x1c6>
 8004b60:	e057      	b.n	8004c12 <HAL_RCC_OscConfig+0x316>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b62:	f7ff fbff 	bl	8004364 <HAL_GetTick>
 8004b66:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004b6a:	e00a      	b.n	8004b82 <HAL_RCC_OscConfig+0x286>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004b6c:	f7ff fbfa 	bl	8004364 <HAL_GetTick>
 8004b70:	4602      	mov	r2, r0
 8004b72:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8004b76:	1ad3      	subs	r3, r2, r3
 8004b78:	2b64      	cmp	r3, #100	@ 0x64
 8004b7a:	d902      	bls.n	8004b82 <HAL_RCC_OscConfig+0x286>
          {
            return HAL_TIMEOUT;
 8004b7c:	2303      	movs	r3, #3
 8004b7e:	f000 bec4 	b.w	800590a <HAL_RCC_OscConfig+0x100e>
 8004b82:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004b86:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b8a:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8004b8e:	fa93 f3a3 	rbit	r3, r3
 8004b92:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 8004b96:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004b9a:	fab3 f383 	clz	r3, r3
 8004b9e:	b2db      	uxtb	r3, r3
 8004ba0:	2b3f      	cmp	r3, #63	@ 0x3f
 8004ba2:	d802      	bhi.n	8004baa <HAL_RCC_OscConfig+0x2ae>
 8004ba4:	4b19      	ldr	r3, [pc, #100]	@ (8004c0c <HAL_RCC_OscConfig+0x310>)
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	e015      	b.n	8004bd6 <HAL_RCC_OscConfig+0x2da>
 8004baa:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004bae:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004bb2:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8004bb6:	fa93 f3a3 	rbit	r3, r3
 8004bba:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8004bbe:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004bc2:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8004bc6:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8004bca:	fa93 f3a3 	rbit	r3, r3
 8004bce:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 8004bd2:	4b0e      	ldr	r3, [pc, #56]	@ (8004c0c <HAL_RCC_OscConfig+0x310>)
 8004bd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bd6:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004bda:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 8004bde:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8004be2:	fa92 f2a2 	rbit	r2, r2
 8004be6:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 8004bea:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 8004bee:	fab2 f282 	clz	r2, r2
 8004bf2:	b2d2      	uxtb	r2, r2
 8004bf4:	f042 0220 	orr.w	r2, r2, #32
 8004bf8:	b2d2      	uxtb	r2, r2
 8004bfa:	f002 021f 	and.w	r2, r2, #31
 8004bfe:	2101      	movs	r1, #1
 8004c00:	fa01 f202 	lsl.w	r2, r1, r2
 8004c04:	4013      	ands	r3, r2
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d1b0      	bne.n	8004b6c <HAL_RCC_OscConfig+0x270>
 8004c0a:	e002      	b.n	8004c12 <HAL_RCC_OscConfig+0x316>
 8004c0c:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004c10:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004c12:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004c16:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	f003 0302 	and.w	r3, r3, #2
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	f000 816c 	beq.w	8004f00 <HAL_RCC_OscConfig+0x604>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8004c28:	4bcc      	ldr	r3, [pc, #816]	@ (8004f5c <HAL_RCC_OscConfig+0x660>)
 8004c2a:	685b      	ldr	r3, [r3, #4]
 8004c2c:	f003 030c 	and.w	r3, r3, #12
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d00b      	beq.n	8004c4c <HAL_RCC_OscConfig+0x350>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8004c34:	4bc9      	ldr	r3, [pc, #804]	@ (8004f5c <HAL_RCC_OscConfig+0x660>)
 8004c36:	685b      	ldr	r3, [r3, #4]
 8004c38:	f003 030c 	and.w	r3, r3, #12
 8004c3c:	2b08      	cmp	r3, #8
 8004c3e:	d16d      	bne.n	8004d1c <HAL_RCC_OscConfig+0x420>
 8004c40:	4bc6      	ldr	r3, [pc, #792]	@ (8004f5c <HAL_RCC_OscConfig+0x660>)
 8004c42:	685b      	ldr	r3, [r3, #4]
 8004c44:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d167      	bne.n	8004d1c <HAL_RCC_OscConfig+0x420>
 8004c4c:	2302      	movs	r3, #2
 8004c4e:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c52:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8004c56:	fa93 f3a3 	rbit	r3, r3
 8004c5a:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 8004c5e:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004c62:	fab3 f383 	clz	r3, r3
 8004c66:	b2db      	uxtb	r3, r3
 8004c68:	2b3f      	cmp	r3, #63	@ 0x3f
 8004c6a:	d802      	bhi.n	8004c72 <HAL_RCC_OscConfig+0x376>
 8004c6c:	4bbb      	ldr	r3, [pc, #748]	@ (8004f5c <HAL_RCC_OscConfig+0x660>)
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	e013      	b.n	8004c9a <HAL_RCC_OscConfig+0x39e>
 8004c72:	2302      	movs	r3, #2
 8004c74:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c78:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8004c7c:	fa93 f3a3 	rbit	r3, r3
 8004c80:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8004c84:	2302      	movs	r3, #2
 8004c86:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8004c8a:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 8004c8e:	fa93 f3a3 	rbit	r3, r3
 8004c92:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 8004c96:	4bb1      	ldr	r3, [pc, #708]	@ (8004f5c <HAL_RCC_OscConfig+0x660>)
 8004c98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c9a:	2202      	movs	r2, #2
 8004c9c:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 8004ca0:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8004ca4:	fa92 f2a2 	rbit	r2, r2
 8004ca8:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 8004cac:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8004cb0:	fab2 f282 	clz	r2, r2
 8004cb4:	b2d2      	uxtb	r2, r2
 8004cb6:	f042 0220 	orr.w	r2, r2, #32
 8004cba:	b2d2      	uxtb	r2, r2
 8004cbc:	f002 021f 	and.w	r2, r2, #31
 8004cc0:	2101      	movs	r1, #1
 8004cc2:	fa01 f202 	lsl.w	r2, r1, r2
 8004cc6:	4013      	ands	r3, r2
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d00a      	beq.n	8004ce2 <HAL_RCC_OscConfig+0x3e6>
 8004ccc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004cd0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	691b      	ldr	r3, [r3, #16]
 8004cd8:	2b01      	cmp	r3, #1
 8004cda:	d002      	beq.n	8004ce2 <HAL_RCC_OscConfig+0x3e6>
      {
        return HAL_ERROR;
 8004cdc:	2301      	movs	r3, #1
 8004cde:	f000 be14 	b.w	800590a <HAL_RCC_OscConfig+0x100e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ce2:	4b9e      	ldr	r3, [pc, #632]	@ (8004f5c <HAL_RCC_OscConfig+0x660>)
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004cea:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004cee:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	695b      	ldr	r3, [r3, #20]
 8004cf6:	21f8      	movs	r1, #248	@ 0xf8
 8004cf8:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004cfc:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8004d00:	fa91 f1a1 	rbit	r1, r1
 8004d04:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 8004d08:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 8004d0c:	fab1 f181 	clz	r1, r1
 8004d10:	b2c9      	uxtb	r1, r1
 8004d12:	408b      	lsls	r3, r1
 8004d14:	4991      	ldr	r1, [pc, #580]	@ (8004f5c <HAL_RCC_OscConfig+0x660>)
 8004d16:	4313      	orrs	r3, r2
 8004d18:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004d1a:	e0f1      	b.n	8004f00 <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004d1c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004d20:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	691b      	ldr	r3, [r3, #16]
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	f000 8083 	beq.w	8004e34 <HAL_RCC_OscConfig+0x538>
 8004d2e:	2301      	movs	r3, #1
 8004d30:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d34:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8004d38:	fa93 f3a3 	rbit	r3, r3
 8004d3c:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 8004d40:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004d44:	fab3 f383 	clz	r3, r3
 8004d48:	b2db      	uxtb	r3, r3
 8004d4a:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8004d4e:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8004d52:	009b      	lsls	r3, r3, #2
 8004d54:	461a      	mov	r2, r3
 8004d56:	2301      	movs	r3, #1
 8004d58:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d5a:	f7ff fb03 	bl	8004364 <HAL_GetTick>
 8004d5e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004d62:	e00a      	b.n	8004d7a <HAL_RCC_OscConfig+0x47e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004d64:	f7ff fafe 	bl	8004364 <HAL_GetTick>
 8004d68:	4602      	mov	r2, r0
 8004d6a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8004d6e:	1ad3      	subs	r3, r2, r3
 8004d70:	2b02      	cmp	r3, #2
 8004d72:	d902      	bls.n	8004d7a <HAL_RCC_OscConfig+0x47e>
          {
            return HAL_TIMEOUT;
 8004d74:	2303      	movs	r3, #3
 8004d76:	f000 bdc8 	b.w	800590a <HAL_RCC_OscConfig+0x100e>
 8004d7a:	2302      	movs	r3, #2
 8004d7c:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d80:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8004d84:	fa93 f3a3 	rbit	r3, r3
 8004d88:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 8004d8c:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004d90:	fab3 f383 	clz	r3, r3
 8004d94:	b2db      	uxtb	r3, r3
 8004d96:	2b3f      	cmp	r3, #63	@ 0x3f
 8004d98:	d802      	bhi.n	8004da0 <HAL_RCC_OscConfig+0x4a4>
 8004d9a:	4b70      	ldr	r3, [pc, #448]	@ (8004f5c <HAL_RCC_OscConfig+0x660>)
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	e013      	b.n	8004dc8 <HAL_RCC_OscConfig+0x4cc>
 8004da0:	2302      	movs	r3, #2
 8004da2:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004da6:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8004daa:	fa93 f3a3 	rbit	r3, r3
 8004dae:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8004db2:	2302      	movs	r3, #2
 8004db4:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8004db8:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8004dbc:	fa93 f3a3 	rbit	r3, r3
 8004dc0:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 8004dc4:	4b65      	ldr	r3, [pc, #404]	@ (8004f5c <HAL_RCC_OscConfig+0x660>)
 8004dc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dc8:	2202      	movs	r2, #2
 8004dca:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 8004dce:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8004dd2:	fa92 f2a2 	rbit	r2, r2
 8004dd6:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 8004dda:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 8004dde:	fab2 f282 	clz	r2, r2
 8004de2:	b2d2      	uxtb	r2, r2
 8004de4:	f042 0220 	orr.w	r2, r2, #32
 8004de8:	b2d2      	uxtb	r2, r2
 8004dea:	f002 021f 	and.w	r2, r2, #31
 8004dee:	2101      	movs	r1, #1
 8004df0:	fa01 f202 	lsl.w	r2, r1, r2
 8004df4:	4013      	ands	r3, r2
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d0b4      	beq.n	8004d64 <HAL_RCC_OscConfig+0x468>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004dfa:	4b58      	ldr	r3, [pc, #352]	@ (8004f5c <HAL_RCC_OscConfig+0x660>)
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004e02:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004e06:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	695b      	ldr	r3, [r3, #20]
 8004e0e:	21f8      	movs	r1, #248	@ 0xf8
 8004e10:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e14:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8004e18:	fa91 f1a1 	rbit	r1, r1
 8004e1c:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 8004e20:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 8004e24:	fab1 f181 	clz	r1, r1
 8004e28:	b2c9      	uxtb	r1, r1
 8004e2a:	408b      	lsls	r3, r1
 8004e2c:	494b      	ldr	r1, [pc, #300]	@ (8004f5c <HAL_RCC_OscConfig+0x660>)
 8004e2e:	4313      	orrs	r3, r2
 8004e30:	600b      	str	r3, [r1, #0]
 8004e32:	e065      	b.n	8004f00 <HAL_RCC_OscConfig+0x604>
 8004e34:	2301      	movs	r3, #1
 8004e36:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e3a:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8004e3e:	fa93 f3a3 	rbit	r3, r3
 8004e42:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 8004e46:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004e4a:	fab3 f383 	clz	r3, r3
 8004e4e:	b2db      	uxtb	r3, r3
 8004e50:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8004e54:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8004e58:	009b      	lsls	r3, r3, #2
 8004e5a:	461a      	mov	r2, r3
 8004e5c:	2300      	movs	r3, #0
 8004e5e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e60:	f7ff fa80 	bl	8004364 <HAL_GetTick>
 8004e64:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004e68:	e00a      	b.n	8004e80 <HAL_RCC_OscConfig+0x584>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004e6a:	f7ff fa7b 	bl	8004364 <HAL_GetTick>
 8004e6e:	4602      	mov	r2, r0
 8004e70:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8004e74:	1ad3      	subs	r3, r2, r3
 8004e76:	2b02      	cmp	r3, #2
 8004e78:	d902      	bls.n	8004e80 <HAL_RCC_OscConfig+0x584>
          {
            return HAL_TIMEOUT;
 8004e7a:	2303      	movs	r3, #3
 8004e7c:	f000 bd45 	b.w	800590a <HAL_RCC_OscConfig+0x100e>
 8004e80:	2302      	movs	r3, #2
 8004e82:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e86:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8004e8a:	fa93 f3a3 	rbit	r3, r3
 8004e8e:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 8004e92:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004e96:	fab3 f383 	clz	r3, r3
 8004e9a:	b2db      	uxtb	r3, r3
 8004e9c:	2b3f      	cmp	r3, #63	@ 0x3f
 8004e9e:	d802      	bhi.n	8004ea6 <HAL_RCC_OscConfig+0x5aa>
 8004ea0:	4b2e      	ldr	r3, [pc, #184]	@ (8004f5c <HAL_RCC_OscConfig+0x660>)
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	e013      	b.n	8004ece <HAL_RCC_OscConfig+0x5d2>
 8004ea6:	2302      	movs	r3, #2
 8004ea8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004eac:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004eb0:	fa93 f3a3 	rbit	r3, r3
 8004eb4:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8004eb8:	2302      	movs	r3, #2
 8004eba:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8004ebe:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8004ec2:	fa93 f3a3 	rbit	r3, r3
 8004ec6:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8004eca:	4b24      	ldr	r3, [pc, #144]	@ (8004f5c <HAL_RCC_OscConfig+0x660>)
 8004ecc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ece:	2202      	movs	r2, #2
 8004ed0:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 8004ed4:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8004ed8:	fa92 f2a2 	rbit	r2, r2
 8004edc:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 8004ee0:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8004ee4:	fab2 f282 	clz	r2, r2
 8004ee8:	b2d2      	uxtb	r2, r2
 8004eea:	f042 0220 	orr.w	r2, r2, #32
 8004eee:	b2d2      	uxtb	r2, r2
 8004ef0:	f002 021f 	and.w	r2, r2, #31
 8004ef4:	2101      	movs	r1, #1
 8004ef6:	fa01 f202 	lsl.w	r2, r1, r2
 8004efa:	4013      	ands	r3, r2
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d1b4      	bne.n	8004e6a <HAL_RCC_OscConfig+0x56e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004f00:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004f04:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	f003 0308 	and.w	r3, r3, #8
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	f000 8115 	beq.w	8005140 <HAL_RCC_OscConfig+0x844>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004f16:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004f1a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	699b      	ldr	r3, [r3, #24]
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d07e      	beq.n	8005024 <HAL_RCC_OscConfig+0x728>
 8004f26:	2301      	movs	r3, #1
 8004f28:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f2c:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8004f30:	fa93 f3a3 	rbit	r3, r3
 8004f34:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 8004f38:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004f3c:	fab3 f383 	clz	r3, r3
 8004f40:	b2db      	uxtb	r3, r3
 8004f42:	461a      	mov	r2, r3
 8004f44:	4b06      	ldr	r3, [pc, #24]	@ (8004f60 <HAL_RCC_OscConfig+0x664>)
 8004f46:	4413      	add	r3, r2
 8004f48:	009b      	lsls	r3, r3, #2
 8004f4a:	461a      	mov	r2, r3
 8004f4c:	2301      	movs	r3, #1
 8004f4e:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004f50:	f7ff fa08 	bl	8004364 <HAL_GetTick>
 8004f54:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004f58:	e00f      	b.n	8004f7a <HAL_RCC_OscConfig+0x67e>
 8004f5a:	bf00      	nop
 8004f5c:	40021000 	.word	0x40021000
 8004f60:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004f64:	f7ff f9fe 	bl	8004364 <HAL_GetTick>
 8004f68:	4602      	mov	r2, r0
 8004f6a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8004f6e:	1ad3      	subs	r3, r2, r3
 8004f70:	2b02      	cmp	r3, #2
 8004f72:	d902      	bls.n	8004f7a <HAL_RCC_OscConfig+0x67e>
        {
          return HAL_TIMEOUT;
 8004f74:	2303      	movs	r3, #3
 8004f76:	f000 bcc8 	b.w	800590a <HAL_RCC_OscConfig+0x100e>
 8004f7a:	2302      	movs	r3, #2
 8004f7c:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f80:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8004f84:	fa93 f3a3 	rbit	r3, r3
 8004f88:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8004f8c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004f90:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8004f94:	2202      	movs	r2, #2
 8004f96:	601a      	str	r2, [r3, #0]
 8004f98:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004f9c:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	fa93 f2a3 	rbit	r2, r3
 8004fa6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004faa:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004fae:	601a      	str	r2, [r3, #0]
 8004fb0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004fb4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004fb8:	2202      	movs	r2, #2
 8004fba:	601a      	str	r2, [r3, #0]
 8004fbc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004fc0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	fa93 f2a3 	rbit	r2, r3
 8004fca:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004fce:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8004fd2:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004fd4:	4bb0      	ldr	r3, [pc, #704]	@ (8005298 <HAL_RCC_OscConfig+0x99c>)
 8004fd6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004fd8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004fdc:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8004fe0:	2102      	movs	r1, #2
 8004fe2:	6019      	str	r1, [r3, #0]
 8004fe4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004fe8:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	fa93 f1a3 	rbit	r1, r3
 8004ff2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004ff6:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8004ffa:	6019      	str	r1, [r3, #0]
  return result;
 8004ffc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005000:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	fab3 f383 	clz	r3, r3
 800500a:	b2db      	uxtb	r3, r3
 800500c:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8005010:	b2db      	uxtb	r3, r3
 8005012:	f003 031f 	and.w	r3, r3, #31
 8005016:	2101      	movs	r1, #1
 8005018:	fa01 f303 	lsl.w	r3, r1, r3
 800501c:	4013      	ands	r3, r2
 800501e:	2b00      	cmp	r3, #0
 8005020:	d0a0      	beq.n	8004f64 <HAL_RCC_OscConfig+0x668>
 8005022:	e08d      	b.n	8005140 <HAL_RCC_OscConfig+0x844>
 8005024:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005028:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800502c:	2201      	movs	r2, #1
 800502e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005030:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005034:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	fa93 f2a3 	rbit	r2, r3
 800503e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005042:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8005046:	601a      	str	r2, [r3, #0]
  return result;
 8005048:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800504c:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8005050:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005052:	fab3 f383 	clz	r3, r3
 8005056:	b2db      	uxtb	r3, r3
 8005058:	461a      	mov	r2, r3
 800505a:	4b90      	ldr	r3, [pc, #576]	@ (800529c <HAL_RCC_OscConfig+0x9a0>)
 800505c:	4413      	add	r3, r2
 800505e:	009b      	lsls	r3, r3, #2
 8005060:	461a      	mov	r2, r3
 8005062:	2300      	movs	r3, #0
 8005064:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005066:	f7ff f97d 	bl	8004364 <HAL_GetTick>
 800506a:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800506e:	e00a      	b.n	8005086 <HAL_RCC_OscConfig+0x78a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005070:	f7ff f978 	bl	8004364 <HAL_GetTick>
 8005074:	4602      	mov	r2, r0
 8005076:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800507a:	1ad3      	subs	r3, r2, r3
 800507c:	2b02      	cmp	r3, #2
 800507e:	d902      	bls.n	8005086 <HAL_RCC_OscConfig+0x78a>
        {
          return HAL_TIMEOUT;
 8005080:	2303      	movs	r3, #3
 8005082:	f000 bc42 	b.w	800590a <HAL_RCC_OscConfig+0x100e>
 8005086:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800508a:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800508e:	2202      	movs	r2, #2
 8005090:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005092:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005096:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	fa93 f2a3 	rbit	r2, r3
 80050a0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80050a4:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80050a8:	601a      	str	r2, [r3, #0]
 80050aa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80050ae:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80050b2:	2202      	movs	r2, #2
 80050b4:	601a      	str	r2, [r3, #0]
 80050b6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80050ba:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	fa93 f2a3 	rbit	r2, r3
 80050c4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80050c8:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80050cc:	601a      	str	r2, [r3, #0]
 80050ce:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80050d2:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80050d6:	2202      	movs	r2, #2
 80050d8:	601a      	str	r2, [r3, #0]
 80050da:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80050de:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	fa93 f2a3 	rbit	r2, r3
 80050e8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80050ec:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80050f0:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80050f2:	4b69      	ldr	r3, [pc, #420]	@ (8005298 <HAL_RCC_OscConfig+0x99c>)
 80050f4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80050f6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80050fa:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80050fe:	2102      	movs	r1, #2
 8005100:	6019      	str	r1, [r3, #0]
 8005102:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005106:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	fa93 f1a3 	rbit	r1, r3
 8005110:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005114:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8005118:	6019      	str	r1, [r3, #0]
  return result;
 800511a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800511e:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	fab3 f383 	clz	r3, r3
 8005128:	b2db      	uxtb	r3, r3
 800512a:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800512e:	b2db      	uxtb	r3, r3
 8005130:	f003 031f 	and.w	r3, r3, #31
 8005134:	2101      	movs	r1, #1
 8005136:	fa01 f303 	lsl.w	r3, r1, r3
 800513a:	4013      	ands	r3, r2
 800513c:	2b00      	cmp	r3, #0
 800513e:	d197      	bne.n	8005070 <HAL_RCC_OscConfig+0x774>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005140:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005144:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	f003 0304 	and.w	r3, r3, #4
 8005150:	2b00      	cmp	r3, #0
 8005152:	f000 819e 	beq.w	8005492 <HAL_RCC_OscConfig+0xb96>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005156:	2300      	movs	r3, #0
 8005158:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800515c:	4b4e      	ldr	r3, [pc, #312]	@ (8005298 <HAL_RCC_OscConfig+0x99c>)
 800515e:	69db      	ldr	r3, [r3, #28]
 8005160:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005164:	2b00      	cmp	r3, #0
 8005166:	d116      	bne.n	8005196 <HAL_RCC_OscConfig+0x89a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005168:	4b4b      	ldr	r3, [pc, #300]	@ (8005298 <HAL_RCC_OscConfig+0x99c>)
 800516a:	69db      	ldr	r3, [r3, #28]
 800516c:	4a4a      	ldr	r2, [pc, #296]	@ (8005298 <HAL_RCC_OscConfig+0x99c>)
 800516e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005172:	61d3      	str	r3, [r2, #28]
 8005174:	4b48      	ldr	r3, [pc, #288]	@ (8005298 <HAL_RCC_OscConfig+0x99c>)
 8005176:	69db      	ldr	r3, [r3, #28]
 8005178:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 800517c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005180:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8005184:	601a      	str	r2, [r3, #0]
 8005186:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800518a:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 800518e:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8005190:	2301      	movs	r3, #1
 8005192:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005196:	4b42      	ldr	r3, [pc, #264]	@ (80052a0 <HAL_RCC_OscConfig+0x9a4>)
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d11a      	bne.n	80051d8 <HAL_RCC_OscConfig+0x8dc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80051a2:	4b3f      	ldr	r3, [pc, #252]	@ (80052a0 <HAL_RCC_OscConfig+0x9a4>)
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	4a3e      	ldr	r2, [pc, #248]	@ (80052a0 <HAL_RCC_OscConfig+0x9a4>)
 80051a8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80051ac:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80051ae:	f7ff f8d9 	bl	8004364 <HAL_GetTick>
 80051b2:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80051b6:	e009      	b.n	80051cc <HAL_RCC_OscConfig+0x8d0>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80051b8:	f7ff f8d4 	bl	8004364 <HAL_GetTick>
 80051bc:	4602      	mov	r2, r0
 80051be:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80051c2:	1ad3      	subs	r3, r2, r3
 80051c4:	2b64      	cmp	r3, #100	@ 0x64
 80051c6:	d901      	bls.n	80051cc <HAL_RCC_OscConfig+0x8d0>
        {
          return HAL_TIMEOUT;
 80051c8:	2303      	movs	r3, #3
 80051ca:	e39e      	b.n	800590a <HAL_RCC_OscConfig+0x100e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80051cc:	4b34      	ldr	r3, [pc, #208]	@ (80052a0 <HAL_RCC_OscConfig+0x9a4>)
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d0ef      	beq.n	80051b8 <HAL_RCC_OscConfig+0x8bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80051d8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80051dc:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	68db      	ldr	r3, [r3, #12]
 80051e4:	2b01      	cmp	r3, #1
 80051e6:	d106      	bne.n	80051f6 <HAL_RCC_OscConfig+0x8fa>
 80051e8:	4b2b      	ldr	r3, [pc, #172]	@ (8005298 <HAL_RCC_OscConfig+0x99c>)
 80051ea:	6a1b      	ldr	r3, [r3, #32]
 80051ec:	4a2a      	ldr	r2, [pc, #168]	@ (8005298 <HAL_RCC_OscConfig+0x99c>)
 80051ee:	f043 0301 	orr.w	r3, r3, #1
 80051f2:	6213      	str	r3, [r2, #32]
 80051f4:	e035      	b.n	8005262 <HAL_RCC_OscConfig+0x966>
 80051f6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80051fa:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	68db      	ldr	r3, [r3, #12]
 8005202:	2b00      	cmp	r3, #0
 8005204:	d10c      	bne.n	8005220 <HAL_RCC_OscConfig+0x924>
 8005206:	4b24      	ldr	r3, [pc, #144]	@ (8005298 <HAL_RCC_OscConfig+0x99c>)
 8005208:	6a1b      	ldr	r3, [r3, #32]
 800520a:	4a23      	ldr	r2, [pc, #140]	@ (8005298 <HAL_RCC_OscConfig+0x99c>)
 800520c:	f023 0301 	bic.w	r3, r3, #1
 8005210:	6213      	str	r3, [r2, #32]
 8005212:	4b21      	ldr	r3, [pc, #132]	@ (8005298 <HAL_RCC_OscConfig+0x99c>)
 8005214:	6a1b      	ldr	r3, [r3, #32]
 8005216:	4a20      	ldr	r2, [pc, #128]	@ (8005298 <HAL_RCC_OscConfig+0x99c>)
 8005218:	f023 0304 	bic.w	r3, r3, #4
 800521c:	6213      	str	r3, [r2, #32]
 800521e:	e020      	b.n	8005262 <HAL_RCC_OscConfig+0x966>
 8005220:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005224:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	68db      	ldr	r3, [r3, #12]
 800522c:	2b05      	cmp	r3, #5
 800522e:	d10c      	bne.n	800524a <HAL_RCC_OscConfig+0x94e>
 8005230:	4b19      	ldr	r3, [pc, #100]	@ (8005298 <HAL_RCC_OscConfig+0x99c>)
 8005232:	6a1b      	ldr	r3, [r3, #32]
 8005234:	4a18      	ldr	r2, [pc, #96]	@ (8005298 <HAL_RCC_OscConfig+0x99c>)
 8005236:	f043 0304 	orr.w	r3, r3, #4
 800523a:	6213      	str	r3, [r2, #32]
 800523c:	4b16      	ldr	r3, [pc, #88]	@ (8005298 <HAL_RCC_OscConfig+0x99c>)
 800523e:	6a1b      	ldr	r3, [r3, #32]
 8005240:	4a15      	ldr	r2, [pc, #84]	@ (8005298 <HAL_RCC_OscConfig+0x99c>)
 8005242:	f043 0301 	orr.w	r3, r3, #1
 8005246:	6213      	str	r3, [r2, #32]
 8005248:	e00b      	b.n	8005262 <HAL_RCC_OscConfig+0x966>
 800524a:	4b13      	ldr	r3, [pc, #76]	@ (8005298 <HAL_RCC_OscConfig+0x99c>)
 800524c:	6a1b      	ldr	r3, [r3, #32]
 800524e:	4a12      	ldr	r2, [pc, #72]	@ (8005298 <HAL_RCC_OscConfig+0x99c>)
 8005250:	f023 0301 	bic.w	r3, r3, #1
 8005254:	6213      	str	r3, [r2, #32]
 8005256:	4b10      	ldr	r3, [pc, #64]	@ (8005298 <HAL_RCC_OscConfig+0x99c>)
 8005258:	6a1b      	ldr	r3, [r3, #32]
 800525a:	4a0f      	ldr	r2, [pc, #60]	@ (8005298 <HAL_RCC_OscConfig+0x99c>)
 800525c:	f023 0304 	bic.w	r3, r3, #4
 8005260:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005262:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005266:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	68db      	ldr	r3, [r3, #12]
 800526e:	2b00      	cmp	r3, #0
 8005270:	f000 8087 	beq.w	8005382 <HAL_RCC_OscConfig+0xa86>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005274:	f7ff f876 	bl	8004364 <HAL_GetTick>
 8005278:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800527c:	e012      	b.n	80052a4 <HAL_RCC_OscConfig+0x9a8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800527e:	f7ff f871 	bl	8004364 <HAL_GetTick>
 8005282:	4602      	mov	r2, r0
 8005284:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8005288:	1ad3      	subs	r3, r2, r3
 800528a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800528e:	4293      	cmp	r3, r2
 8005290:	d908      	bls.n	80052a4 <HAL_RCC_OscConfig+0x9a8>
        {
          return HAL_TIMEOUT;
 8005292:	2303      	movs	r3, #3
 8005294:	e339      	b.n	800590a <HAL_RCC_OscConfig+0x100e>
 8005296:	bf00      	nop
 8005298:	40021000 	.word	0x40021000
 800529c:	10908120 	.word	0x10908120
 80052a0:	40007000 	.word	0x40007000
 80052a4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80052a8:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80052ac:	2202      	movs	r2, #2
 80052ae:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80052b0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80052b4:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	fa93 f2a3 	rbit	r2, r3
 80052be:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80052c2:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80052c6:	601a      	str	r2, [r3, #0]
 80052c8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80052cc:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80052d0:	2202      	movs	r2, #2
 80052d2:	601a      	str	r2, [r3, #0]
 80052d4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80052d8:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	fa93 f2a3 	rbit	r2, r3
 80052e2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80052e6:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 80052ea:	601a      	str	r2, [r3, #0]
  return result;
 80052ec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80052f0:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 80052f4:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80052f6:	fab3 f383 	clz	r3, r3
 80052fa:	b2db      	uxtb	r3, r3
 80052fc:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8005300:	b2db      	uxtb	r3, r3
 8005302:	2b00      	cmp	r3, #0
 8005304:	d102      	bne.n	800530c <HAL_RCC_OscConfig+0xa10>
 8005306:	4b98      	ldr	r3, [pc, #608]	@ (8005568 <HAL_RCC_OscConfig+0xc6c>)
 8005308:	6a1b      	ldr	r3, [r3, #32]
 800530a:	e013      	b.n	8005334 <HAL_RCC_OscConfig+0xa38>
 800530c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005310:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8005314:	2202      	movs	r2, #2
 8005316:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005318:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800531c:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	fa93 f2a3 	rbit	r2, r3
 8005326:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800532a:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 800532e:	601a      	str	r2, [r3, #0]
 8005330:	4b8d      	ldr	r3, [pc, #564]	@ (8005568 <HAL_RCC_OscConfig+0xc6c>)
 8005332:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005334:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8005338:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 800533c:	2102      	movs	r1, #2
 800533e:	6011      	str	r1, [r2, #0]
 8005340:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8005344:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8005348:	6812      	ldr	r2, [r2, #0]
 800534a:	fa92 f1a2 	rbit	r1, r2
 800534e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8005352:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8005356:	6011      	str	r1, [r2, #0]
  return result;
 8005358:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800535c:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8005360:	6812      	ldr	r2, [r2, #0]
 8005362:	fab2 f282 	clz	r2, r2
 8005366:	b2d2      	uxtb	r2, r2
 8005368:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800536c:	b2d2      	uxtb	r2, r2
 800536e:	f002 021f 	and.w	r2, r2, #31
 8005372:	2101      	movs	r1, #1
 8005374:	fa01 f202 	lsl.w	r2, r1, r2
 8005378:	4013      	ands	r3, r2
 800537a:	2b00      	cmp	r3, #0
 800537c:	f43f af7f 	beq.w	800527e <HAL_RCC_OscConfig+0x982>
 8005380:	e07d      	b.n	800547e <HAL_RCC_OscConfig+0xb82>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005382:	f7fe ffef 	bl	8004364 <HAL_GetTick>
 8005386:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800538a:	e00b      	b.n	80053a4 <HAL_RCC_OscConfig+0xaa8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800538c:	f7fe ffea 	bl	8004364 <HAL_GetTick>
 8005390:	4602      	mov	r2, r0
 8005392:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8005396:	1ad3      	subs	r3, r2, r3
 8005398:	f241 3288 	movw	r2, #5000	@ 0x1388
 800539c:	4293      	cmp	r3, r2
 800539e:	d901      	bls.n	80053a4 <HAL_RCC_OscConfig+0xaa8>
        {
          return HAL_TIMEOUT;
 80053a0:	2303      	movs	r3, #3
 80053a2:	e2b2      	b.n	800590a <HAL_RCC_OscConfig+0x100e>
 80053a4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80053a8:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 80053ac:	2202      	movs	r2, #2
 80053ae:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053b0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80053b4:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	fa93 f2a3 	rbit	r2, r3
 80053be:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80053c2:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 80053c6:	601a      	str	r2, [r3, #0]
 80053c8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80053cc:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 80053d0:	2202      	movs	r2, #2
 80053d2:	601a      	str	r2, [r3, #0]
 80053d4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80053d8:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	fa93 f2a3 	rbit	r2, r3
 80053e2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80053e6:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80053ea:	601a      	str	r2, [r3, #0]
  return result;
 80053ec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80053f0:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80053f4:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80053f6:	fab3 f383 	clz	r3, r3
 80053fa:	b2db      	uxtb	r3, r3
 80053fc:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8005400:	b2db      	uxtb	r3, r3
 8005402:	2b00      	cmp	r3, #0
 8005404:	d102      	bne.n	800540c <HAL_RCC_OscConfig+0xb10>
 8005406:	4b58      	ldr	r3, [pc, #352]	@ (8005568 <HAL_RCC_OscConfig+0xc6c>)
 8005408:	6a1b      	ldr	r3, [r3, #32]
 800540a:	e013      	b.n	8005434 <HAL_RCC_OscConfig+0xb38>
 800540c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005410:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8005414:	2202      	movs	r2, #2
 8005416:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005418:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800541c:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	fa93 f2a3 	rbit	r2, r3
 8005426:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800542a:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800542e:	601a      	str	r2, [r3, #0]
 8005430:	4b4d      	ldr	r3, [pc, #308]	@ (8005568 <HAL_RCC_OscConfig+0xc6c>)
 8005432:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005434:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8005438:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 800543c:	2102      	movs	r1, #2
 800543e:	6011      	str	r1, [r2, #0]
 8005440:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8005444:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8005448:	6812      	ldr	r2, [r2, #0]
 800544a:	fa92 f1a2 	rbit	r1, r2
 800544e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8005452:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8005456:	6011      	str	r1, [r2, #0]
  return result;
 8005458:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800545c:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8005460:	6812      	ldr	r2, [r2, #0]
 8005462:	fab2 f282 	clz	r2, r2
 8005466:	b2d2      	uxtb	r2, r2
 8005468:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800546c:	b2d2      	uxtb	r2, r2
 800546e:	f002 021f 	and.w	r2, r2, #31
 8005472:	2101      	movs	r1, #1
 8005474:	fa01 f202 	lsl.w	r2, r1, r2
 8005478:	4013      	ands	r3, r2
 800547a:	2b00      	cmp	r3, #0
 800547c:	d186      	bne.n	800538c <HAL_RCC_OscConfig+0xa90>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800547e:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 8005482:	2b01      	cmp	r3, #1
 8005484:	d105      	bne.n	8005492 <HAL_RCC_OscConfig+0xb96>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005486:	4b38      	ldr	r3, [pc, #224]	@ (8005568 <HAL_RCC_OscConfig+0xc6c>)
 8005488:	69db      	ldr	r3, [r3, #28]
 800548a:	4a37      	ldr	r2, [pc, #220]	@ (8005568 <HAL_RCC_OscConfig+0xc6c>)
 800548c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005490:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005492:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005496:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	69db      	ldr	r3, [r3, #28]
 800549e:	2b00      	cmp	r3, #0
 80054a0:	f000 8232 	beq.w	8005908 <HAL_RCC_OscConfig+0x100c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80054a4:	4b30      	ldr	r3, [pc, #192]	@ (8005568 <HAL_RCC_OscConfig+0xc6c>)
 80054a6:	685b      	ldr	r3, [r3, #4]
 80054a8:	f003 030c 	and.w	r3, r3, #12
 80054ac:	2b08      	cmp	r3, #8
 80054ae:	f000 8201 	beq.w	80058b4 <HAL_RCC_OscConfig+0xfb8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80054b2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80054b6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	69db      	ldr	r3, [r3, #28]
 80054be:	2b02      	cmp	r3, #2
 80054c0:	f040 8157 	bne.w	8005772 <HAL_RCC_OscConfig+0xe76>
 80054c4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80054c8:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 80054cc:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80054d0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054d2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80054d6:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	fa93 f2a3 	rbit	r2, r3
 80054e0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80054e4:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 80054e8:	601a      	str	r2, [r3, #0]
  return result;
 80054ea:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80054ee:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 80054f2:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80054f4:	fab3 f383 	clz	r3, r3
 80054f8:	b2db      	uxtb	r3, r3
 80054fa:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80054fe:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8005502:	009b      	lsls	r3, r3, #2
 8005504:	461a      	mov	r2, r3
 8005506:	2300      	movs	r3, #0
 8005508:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800550a:	f7fe ff2b 	bl	8004364 <HAL_GetTick>
 800550e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005512:	e009      	b.n	8005528 <HAL_RCC_OscConfig+0xc2c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005514:	f7fe ff26 	bl	8004364 <HAL_GetTick>
 8005518:	4602      	mov	r2, r0
 800551a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800551e:	1ad3      	subs	r3, r2, r3
 8005520:	2b02      	cmp	r3, #2
 8005522:	d901      	bls.n	8005528 <HAL_RCC_OscConfig+0xc2c>
          {
            return HAL_TIMEOUT;
 8005524:	2303      	movs	r3, #3
 8005526:	e1f0      	b.n	800590a <HAL_RCC_OscConfig+0x100e>
 8005528:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800552c:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8005530:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8005534:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005536:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800553a:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	fa93 f2a3 	rbit	r2, r3
 8005544:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005548:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 800554c:	601a      	str	r2, [r3, #0]
  return result;
 800554e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005552:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8005556:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005558:	fab3 f383 	clz	r3, r3
 800555c:	b2db      	uxtb	r3, r3
 800555e:	2b3f      	cmp	r3, #63	@ 0x3f
 8005560:	d804      	bhi.n	800556c <HAL_RCC_OscConfig+0xc70>
 8005562:	4b01      	ldr	r3, [pc, #4]	@ (8005568 <HAL_RCC_OscConfig+0xc6c>)
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	e029      	b.n	80055bc <HAL_RCC_OscConfig+0xcc0>
 8005568:	40021000 	.word	0x40021000
 800556c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005570:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8005574:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8005578:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800557a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800557e:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	fa93 f2a3 	rbit	r2, r3
 8005588:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800558c:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8005590:	601a      	str	r2, [r3, #0]
 8005592:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005596:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 800559a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800559e:	601a      	str	r2, [r3, #0]
 80055a0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80055a4:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	fa93 f2a3 	rbit	r2, r3
 80055ae:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80055b2:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 80055b6:	601a      	str	r2, [r3, #0]
 80055b8:	4bc3      	ldr	r3, [pc, #780]	@ (80058c8 <HAL_RCC_OscConfig+0xfcc>)
 80055ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055bc:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80055c0:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 80055c4:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80055c8:	6011      	str	r1, [r2, #0]
 80055ca:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80055ce:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 80055d2:	6812      	ldr	r2, [r2, #0]
 80055d4:	fa92 f1a2 	rbit	r1, r2
 80055d8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80055dc:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 80055e0:	6011      	str	r1, [r2, #0]
  return result;
 80055e2:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80055e6:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 80055ea:	6812      	ldr	r2, [r2, #0]
 80055ec:	fab2 f282 	clz	r2, r2
 80055f0:	b2d2      	uxtb	r2, r2
 80055f2:	f042 0220 	orr.w	r2, r2, #32
 80055f6:	b2d2      	uxtb	r2, r2
 80055f8:	f002 021f 	and.w	r2, r2, #31
 80055fc:	2101      	movs	r1, #1
 80055fe:	fa01 f202 	lsl.w	r2, r1, r2
 8005602:	4013      	ands	r3, r2
 8005604:	2b00      	cmp	r3, #0
 8005606:	d185      	bne.n	8005514 <HAL_RCC_OscConfig+0xc18>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005608:	4baf      	ldr	r3, [pc, #700]	@ (80058c8 <HAL_RCC_OscConfig+0xfcc>)
 800560a:	685b      	ldr	r3, [r3, #4]
 800560c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8005610:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005614:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800561c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005620:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	6a1b      	ldr	r3, [r3, #32]
 8005628:	430b      	orrs	r3, r1
 800562a:	49a7      	ldr	r1, [pc, #668]	@ (80058c8 <HAL_RCC_OscConfig+0xfcc>)
 800562c:	4313      	orrs	r3, r2
 800562e:	604b      	str	r3, [r1, #4]
 8005630:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005634:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8005638:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800563c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800563e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005642:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	fa93 f2a3 	rbit	r2, r3
 800564c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005650:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005654:	601a      	str	r2, [r3, #0]
  return result;
 8005656:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800565a:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800565e:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005660:	fab3 f383 	clz	r3, r3
 8005664:	b2db      	uxtb	r3, r3
 8005666:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800566a:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800566e:	009b      	lsls	r3, r3, #2
 8005670:	461a      	mov	r2, r3
 8005672:	2301      	movs	r3, #1
 8005674:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005676:	f7fe fe75 	bl	8004364 <HAL_GetTick>
 800567a:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800567e:	e009      	b.n	8005694 <HAL_RCC_OscConfig+0xd98>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005680:	f7fe fe70 	bl	8004364 <HAL_GetTick>
 8005684:	4602      	mov	r2, r0
 8005686:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800568a:	1ad3      	subs	r3, r2, r3
 800568c:	2b02      	cmp	r3, #2
 800568e:	d901      	bls.n	8005694 <HAL_RCC_OscConfig+0xd98>
          {
            return HAL_TIMEOUT;
 8005690:	2303      	movs	r3, #3
 8005692:	e13a      	b.n	800590a <HAL_RCC_OscConfig+0x100e>
 8005694:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005698:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 800569c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80056a0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80056a2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80056a6:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	fa93 f2a3 	rbit	r2, r3
 80056b0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80056b4:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80056b8:	601a      	str	r2, [r3, #0]
  return result;
 80056ba:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80056be:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80056c2:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80056c4:	fab3 f383 	clz	r3, r3
 80056c8:	b2db      	uxtb	r3, r3
 80056ca:	2b3f      	cmp	r3, #63	@ 0x3f
 80056cc:	d802      	bhi.n	80056d4 <HAL_RCC_OscConfig+0xdd8>
 80056ce:	4b7e      	ldr	r3, [pc, #504]	@ (80058c8 <HAL_RCC_OscConfig+0xfcc>)
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	e027      	b.n	8005724 <HAL_RCC_OscConfig+0xe28>
 80056d4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80056d8:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 80056dc:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80056e0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80056e2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80056e6:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	fa93 f2a3 	rbit	r2, r3
 80056f0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80056f4:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 80056f8:	601a      	str	r2, [r3, #0]
 80056fa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80056fe:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8005702:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8005706:	601a      	str	r2, [r3, #0]
 8005708:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800570c:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	fa93 f2a3 	rbit	r2, r3
 8005716:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800571a:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 800571e:	601a      	str	r2, [r3, #0]
 8005720:	4b69      	ldr	r3, [pc, #420]	@ (80058c8 <HAL_RCC_OscConfig+0xfcc>)
 8005722:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005724:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8005728:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 800572c:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8005730:	6011      	str	r1, [r2, #0]
 8005732:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8005736:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 800573a:	6812      	ldr	r2, [r2, #0]
 800573c:	fa92 f1a2 	rbit	r1, r2
 8005740:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8005744:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8005748:	6011      	str	r1, [r2, #0]
  return result;
 800574a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800574e:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8005752:	6812      	ldr	r2, [r2, #0]
 8005754:	fab2 f282 	clz	r2, r2
 8005758:	b2d2      	uxtb	r2, r2
 800575a:	f042 0220 	orr.w	r2, r2, #32
 800575e:	b2d2      	uxtb	r2, r2
 8005760:	f002 021f 	and.w	r2, r2, #31
 8005764:	2101      	movs	r1, #1
 8005766:	fa01 f202 	lsl.w	r2, r1, r2
 800576a:	4013      	ands	r3, r2
 800576c:	2b00      	cmp	r3, #0
 800576e:	d087      	beq.n	8005680 <HAL_RCC_OscConfig+0xd84>
 8005770:	e0ca      	b.n	8005908 <HAL_RCC_OscConfig+0x100c>
 8005772:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005776:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 800577a:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800577e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005780:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005784:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	fa93 f2a3 	rbit	r2, r3
 800578e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005792:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8005796:	601a      	str	r2, [r3, #0]
  return result;
 8005798:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800579c:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80057a0:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80057a2:	fab3 f383 	clz	r3, r3
 80057a6:	b2db      	uxtb	r3, r3
 80057a8:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80057ac:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80057b0:	009b      	lsls	r3, r3, #2
 80057b2:	461a      	mov	r2, r3
 80057b4:	2300      	movs	r3, #0
 80057b6:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80057b8:	f7fe fdd4 	bl	8004364 <HAL_GetTick>
 80057bc:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80057c0:	e009      	b.n	80057d6 <HAL_RCC_OscConfig+0xeda>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80057c2:	f7fe fdcf 	bl	8004364 <HAL_GetTick>
 80057c6:	4602      	mov	r2, r0
 80057c8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80057cc:	1ad3      	subs	r3, r2, r3
 80057ce:	2b02      	cmp	r3, #2
 80057d0:	d901      	bls.n	80057d6 <HAL_RCC_OscConfig+0xeda>
          {
            return HAL_TIMEOUT;
 80057d2:	2303      	movs	r3, #3
 80057d4:	e099      	b.n	800590a <HAL_RCC_OscConfig+0x100e>
 80057d6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80057da:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 80057de:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80057e2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80057e4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80057e8:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	fa93 f2a3 	rbit	r2, r3
 80057f2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80057f6:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 80057fa:	601a      	str	r2, [r3, #0]
  return result;
 80057fc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005800:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8005804:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005806:	fab3 f383 	clz	r3, r3
 800580a:	b2db      	uxtb	r3, r3
 800580c:	2b3f      	cmp	r3, #63	@ 0x3f
 800580e:	d802      	bhi.n	8005816 <HAL_RCC_OscConfig+0xf1a>
 8005810:	4b2d      	ldr	r3, [pc, #180]	@ (80058c8 <HAL_RCC_OscConfig+0xfcc>)
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	e027      	b.n	8005866 <HAL_RCC_OscConfig+0xf6a>
 8005816:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800581a:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 800581e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8005822:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005824:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005828:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	fa93 f2a3 	rbit	r2, r3
 8005832:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005836:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 800583a:	601a      	str	r2, [r3, #0]
 800583c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005840:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8005844:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8005848:	601a      	str	r2, [r3, #0]
 800584a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800584e:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	fa93 f2a3 	rbit	r2, r3
 8005858:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800585c:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8005860:	601a      	str	r2, [r3, #0]
 8005862:	4b19      	ldr	r3, [pc, #100]	@ (80058c8 <HAL_RCC_OscConfig+0xfcc>)
 8005864:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005866:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800586a:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 800586e:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8005872:	6011      	str	r1, [r2, #0]
 8005874:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8005878:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 800587c:	6812      	ldr	r2, [r2, #0]
 800587e:	fa92 f1a2 	rbit	r1, r2
 8005882:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8005886:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 800588a:	6011      	str	r1, [r2, #0]
  return result;
 800588c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8005890:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8005894:	6812      	ldr	r2, [r2, #0]
 8005896:	fab2 f282 	clz	r2, r2
 800589a:	b2d2      	uxtb	r2, r2
 800589c:	f042 0220 	orr.w	r2, r2, #32
 80058a0:	b2d2      	uxtb	r2, r2
 80058a2:	f002 021f 	and.w	r2, r2, #31
 80058a6:	2101      	movs	r1, #1
 80058a8:	fa01 f202 	lsl.w	r2, r1, r2
 80058ac:	4013      	ands	r3, r2
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d187      	bne.n	80057c2 <HAL_RCC_OscConfig+0xec6>
 80058b2:	e029      	b.n	8005908 <HAL_RCC_OscConfig+0x100c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80058b4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80058b8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	69db      	ldr	r3, [r3, #28]
 80058c0:	2b01      	cmp	r3, #1
 80058c2:	d103      	bne.n	80058cc <HAL_RCC_OscConfig+0xfd0>
      {
        return HAL_ERROR;
 80058c4:	2301      	movs	r3, #1
 80058c6:	e020      	b.n	800590a <HAL_RCC_OscConfig+0x100e>
 80058c8:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80058cc:	4b11      	ldr	r3, [pc, #68]	@ (8005914 <HAL_RCC_OscConfig+0x1018>)
 80058ce:	685b      	ldr	r3, [r3, #4]
 80058d0:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80058d4:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 80058d8:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80058dc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80058e0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	6a1b      	ldr	r3, [r3, #32]
 80058e8:	429a      	cmp	r2, r3
 80058ea:	d10b      	bne.n	8005904 <HAL_RCC_OscConfig+0x1008>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 80058ec:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 80058f0:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80058f4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80058f8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8005900:	429a      	cmp	r2, r3
 8005902:	d001      	beq.n	8005908 <HAL_RCC_OscConfig+0x100c>
#endif
        {
          return HAL_ERROR;
 8005904:	2301      	movs	r3, #1
 8005906:	e000      	b.n	800590a <HAL_RCC_OscConfig+0x100e>
        }
      }
    }
  }

  return HAL_OK;
 8005908:	2300      	movs	r3, #0
}
 800590a:	4618      	mov	r0, r3
 800590c:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 8005910:	46bd      	mov	sp, r7
 8005912:	bd80      	pop	{r7, pc}
 8005914:	40021000 	.word	0x40021000

08005918 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005918:	b580      	push	{r7, lr}
 800591a:	b09e      	sub	sp, #120	@ 0x78
 800591c:	af00      	add	r7, sp, #0
 800591e:	6078      	str	r0, [r7, #4]
 8005920:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8005922:	2300      	movs	r3, #0
 8005924:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	2b00      	cmp	r3, #0
 800592a:	d101      	bne.n	8005930 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800592c:	2301      	movs	r3, #1
 800592e:	e154      	b.n	8005bda <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005930:	4b89      	ldr	r3, [pc, #548]	@ (8005b58 <HAL_RCC_ClockConfig+0x240>)
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	f003 0307 	and.w	r3, r3, #7
 8005938:	683a      	ldr	r2, [r7, #0]
 800593a:	429a      	cmp	r2, r3
 800593c:	d910      	bls.n	8005960 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800593e:	4b86      	ldr	r3, [pc, #536]	@ (8005b58 <HAL_RCC_ClockConfig+0x240>)
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	f023 0207 	bic.w	r2, r3, #7
 8005946:	4984      	ldr	r1, [pc, #528]	@ (8005b58 <HAL_RCC_ClockConfig+0x240>)
 8005948:	683b      	ldr	r3, [r7, #0]
 800594a:	4313      	orrs	r3, r2
 800594c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800594e:	4b82      	ldr	r3, [pc, #520]	@ (8005b58 <HAL_RCC_ClockConfig+0x240>)
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	f003 0307 	and.w	r3, r3, #7
 8005956:	683a      	ldr	r2, [r7, #0]
 8005958:	429a      	cmp	r2, r3
 800595a:	d001      	beq.n	8005960 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800595c:	2301      	movs	r3, #1
 800595e:	e13c      	b.n	8005bda <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	f003 0302 	and.w	r3, r3, #2
 8005968:	2b00      	cmp	r3, #0
 800596a:	d008      	beq.n	800597e <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800596c:	4b7b      	ldr	r3, [pc, #492]	@ (8005b5c <HAL_RCC_ClockConfig+0x244>)
 800596e:	685b      	ldr	r3, [r3, #4]
 8005970:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	689b      	ldr	r3, [r3, #8]
 8005978:	4978      	ldr	r1, [pc, #480]	@ (8005b5c <HAL_RCC_ClockConfig+0x244>)
 800597a:	4313      	orrs	r3, r2
 800597c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	f003 0301 	and.w	r3, r3, #1
 8005986:	2b00      	cmp	r3, #0
 8005988:	f000 80cd 	beq.w	8005b26 <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	685b      	ldr	r3, [r3, #4]
 8005990:	2b01      	cmp	r3, #1
 8005992:	d137      	bne.n	8005a04 <HAL_RCC_ClockConfig+0xec>
 8005994:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8005998:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800599a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800599c:	fa93 f3a3 	rbit	r3, r3
 80059a0:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 80059a2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80059a4:	fab3 f383 	clz	r3, r3
 80059a8:	b2db      	uxtb	r3, r3
 80059aa:	2b3f      	cmp	r3, #63	@ 0x3f
 80059ac:	d802      	bhi.n	80059b4 <HAL_RCC_ClockConfig+0x9c>
 80059ae:	4b6b      	ldr	r3, [pc, #428]	@ (8005b5c <HAL_RCC_ClockConfig+0x244>)
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	e00f      	b.n	80059d4 <HAL_RCC_ClockConfig+0xbc>
 80059b4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80059b8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80059ba:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80059bc:	fa93 f3a3 	rbit	r3, r3
 80059c0:	667b      	str	r3, [r7, #100]	@ 0x64
 80059c2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80059c6:	663b      	str	r3, [r7, #96]	@ 0x60
 80059c8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80059ca:	fa93 f3a3 	rbit	r3, r3
 80059ce:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80059d0:	4b62      	ldr	r3, [pc, #392]	@ (8005b5c <HAL_RCC_ClockConfig+0x244>)
 80059d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059d4:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80059d8:	65ba      	str	r2, [r7, #88]	@ 0x58
 80059da:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80059dc:	fa92 f2a2 	rbit	r2, r2
 80059e0:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 80059e2:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80059e4:	fab2 f282 	clz	r2, r2
 80059e8:	b2d2      	uxtb	r2, r2
 80059ea:	f042 0220 	orr.w	r2, r2, #32
 80059ee:	b2d2      	uxtb	r2, r2
 80059f0:	f002 021f 	and.w	r2, r2, #31
 80059f4:	2101      	movs	r1, #1
 80059f6:	fa01 f202 	lsl.w	r2, r1, r2
 80059fa:	4013      	ands	r3, r2
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d171      	bne.n	8005ae4 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8005a00:	2301      	movs	r3, #1
 8005a02:	e0ea      	b.n	8005bda <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	685b      	ldr	r3, [r3, #4]
 8005a08:	2b02      	cmp	r3, #2
 8005a0a:	d137      	bne.n	8005a7c <HAL_RCC_ClockConfig+0x164>
 8005a0c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005a10:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a12:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005a14:	fa93 f3a3 	rbit	r3, r3
 8005a18:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8005a1a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005a1c:	fab3 f383 	clz	r3, r3
 8005a20:	b2db      	uxtb	r3, r3
 8005a22:	2b3f      	cmp	r3, #63	@ 0x3f
 8005a24:	d802      	bhi.n	8005a2c <HAL_RCC_ClockConfig+0x114>
 8005a26:	4b4d      	ldr	r3, [pc, #308]	@ (8005b5c <HAL_RCC_ClockConfig+0x244>)
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	e00f      	b.n	8005a4c <HAL_RCC_ClockConfig+0x134>
 8005a2c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005a30:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a32:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005a34:	fa93 f3a3 	rbit	r3, r3
 8005a38:	647b      	str	r3, [r7, #68]	@ 0x44
 8005a3a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005a3e:	643b      	str	r3, [r7, #64]	@ 0x40
 8005a40:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005a42:	fa93 f3a3 	rbit	r3, r3
 8005a46:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005a48:	4b44      	ldr	r3, [pc, #272]	@ (8005b5c <HAL_RCC_ClockConfig+0x244>)
 8005a4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a4c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8005a50:	63ba      	str	r2, [r7, #56]	@ 0x38
 8005a52:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005a54:	fa92 f2a2 	rbit	r2, r2
 8005a58:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 8005a5a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005a5c:	fab2 f282 	clz	r2, r2
 8005a60:	b2d2      	uxtb	r2, r2
 8005a62:	f042 0220 	orr.w	r2, r2, #32
 8005a66:	b2d2      	uxtb	r2, r2
 8005a68:	f002 021f 	and.w	r2, r2, #31
 8005a6c:	2101      	movs	r1, #1
 8005a6e:	fa01 f202 	lsl.w	r2, r1, r2
 8005a72:	4013      	ands	r3, r2
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d135      	bne.n	8005ae4 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8005a78:	2301      	movs	r3, #1
 8005a7a:	e0ae      	b.n	8005bda <HAL_RCC_ClockConfig+0x2c2>
 8005a7c:	2302      	movs	r3, #2
 8005a7e:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a82:	fa93 f3a3 	rbit	r3, r3
 8005a86:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8005a88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005a8a:	fab3 f383 	clz	r3, r3
 8005a8e:	b2db      	uxtb	r3, r3
 8005a90:	2b3f      	cmp	r3, #63	@ 0x3f
 8005a92:	d802      	bhi.n	8005a9a <HAL_RCC_ClockConfig+0x182>
 8005a94:	4b31      	ldr	r3, [pc, #196]	@ (8005b5c <HAL_RCC_ClockConfig+0x244>)
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	e00d      	b.n	8005ab6 <HAL_RCC_ClockConfig+0x19e>
 8005a9a:	2302      	movs	r3, #2
 8005a9c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005aa0:	fa93 f3a3 	rbit	r3, r3
 8005aa4:	627b      	str	r3, [r7, #36]	@ 0x24
 8005aa6:	2302      	movs	r3, #2
 8005aa8:	623b      	str	r3, [r7, #32]
 8005aaa:	6a3b      	ldr	r3, [r7, #32]
 8005aac:	fa93 f3a3 	rbit	r3, r3
 8005ab0:	61fb      	str	r3, [r7, #28]
 8005ab2:	4b2a      	ldr	r3, [pc, #168]	@ (8005b5c <HAL_RCC_ClockConfig+0x244>)
 8005ab4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ab6:	2202      	movs	r2, #2
 8005ab8:	61ba      	str	r2, [r7, #24]
 8005aba:	69ba      	ldr	r2, [r7, #24]
 8005abc:	fa92 f2a2 	rbit	r2, r2
 8005ac0:	617a      	str	r2, [r7, #20]
  return result;
 8005ac2:	697a      	ldr	r2, [r7, #20]
 8005ac4:	fab2 f282 	clz	r2, r2
 8005ac8:	b2d2      	uxtb	r2, r2
 8005aca:	f042 0220 	orr.w	r2, r2, #32
 8005ace:	b2d2      	uxtb	r2, r2
 8005ad0:	f002 021f 	and.w	r2, r2, #31
 8005ad4:	2101      	movs	r1, #1
 8005ad6:	fa01 f202 	lsl.w	r2, r1, r2
 8005ada:	4013      	ands	r3, r2
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d101      	bne.n	8005ae4 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8005ae0:	2301      	movs	r3, #1
 8005ae2:	e07a      	b.n	8005bda <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005ae4:	4b1d      	ldr	r3, [pc, #116]	@ (8005b5c <HAL_RCC_ClockConfig+0x244>)
 8005ae6:	685b      	ldr	r3, [r3, #4]
 8005ae8:	f023 0203 	bic.w	r2, r3, #3
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	685b      	ldr	r3, [r3, #4]
 8005af0:	491a      	ldr	r1, [pc, #104]	@ (8005b5c <HAL_RCC_ClockConfig+0x244>)
 8005af2:	4313      	orrs	r3, r2
 8005af4:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005af6:	f7fe fc35 	bl	8004364 <HAL_GetTick>
 8005afa:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005afc:	e00a      	b.n	8005b14 <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005afe:	f7fe fc31 	bl	8004364 <HAL_GetTick>
 8005b02:	4602      	mov	r2, r0
 8005b04:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005b06:	1ad3      	subs	r3, r2, r3
 8005b08:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005b0c:	4293      	cmp	r3, r2
 8005b0e:	d901      	bls.n	8005b14 <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 8005b10:	2303      	movs	r3, #3
 8005b12:	e062      	b.n	8005bda <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005b14:	4b11      	ldr	r3, [pc, #68]	@ (8005b5c <HAL_RCC_ClockConfig+0x244>)
 8005b16:	685b      	ldr	r3, [r3, #4]
 8005b18:	f003 020c 	and.w	r2, r3, #12
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	685b      	ldr	r3, [r3, #4]
 8005b20:	009b      	lsls	r3, r3, #2
 8005b22:	429a      	cmp	r2, r3
 8005b24:	d1eb      	bne.n	8005afe <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005b26:	4b0c      	ldr	r3, [pc, #48]	@ (8005b58 <HAL_RCC_ClockConfig+0x240>)
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	f003 0307 	and.w	r3, r3, #7
 8005b2e:	683a      	ldr	r2, [r7, #0]
 8005b30:	429a      	cmp	r2, r3
 8005b32:	d215      	bcs.n	8005b60 <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005b34:	4b08      	ldr	r3, [pc, #32]	@ (8005b58 <HAL_RCC_ClockConfig+0x240>)
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	f023 0207 	bic.w	r2, r3, #7
 8005b3c:	4906      	ldr	r1, [pc, #24]	@ (8005b58 <HAL_RCC_ClockConfig+0x240>)
 8005b3e:	683b      	ldr	r3, [r7, #0]
 8005b40:	4313      	orrs	r3, r2
 8005b42:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005b44:	4b04      	ldr	r3, [pc, #16]	@ (8005b58 <HAL_RCC_ClockConfig+0x240>)
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	f003 0307 	and.w	r3, r3, #7
 8005b4c:	683a      	ldr	r2, [r7, #0]
 8005b4e:	429a      	cmp	r2, r3
 8005b50:	d006      	beq.n	8005b60 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8005b52:	2301      	movs	r3, #1
 8005b54:	e041      	b.n	8005bda <HAL_RCC_ClockConfig+0x2c2>
 8005b56:	bf00      	nop
 8005b58:	40022000 	.word	0x40022000
 8005b5c:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	f003 0304 	and.w	r3, r3, #4
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d008      	beq.n	8005b7e <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005b6c:	4b1d      	ldr	r3, [pc, #116]	@ (8005be4 <HAL_RCC_ClockConfig+0x2cc>)
 8005b6e:	685b      	ldr	r3, [r3, #4]
 8005b70:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	68db      	ldr	r3, [r3, #12]
 8005b78:	491a      	ldr	r1, [pc, #104]	@ (8005be4 <HAL_RCC_ClockConfig+0x2cc>)
 8005b7a:	4313      	orrs	r3, r2
 8005b7c:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	f003 0308 	and.w	r3, r3, #8
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d009      	beq.n	8005b9e <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005b8a:	4b16      	ldr	r3, [pc, #88]	@ (8005be4 <HAL_RCC_ClockConfig+0x2cc>)
 8005b8c:	685b      	ldr	r3, [r3, #4]
 8005b8e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	691b      	ldr	r3, [r3, #16]
 8005b96:	00db      	lsls	r3, r3, #3
 8005b98:	4912      	ldr	r1, [pc, #72]	@ (8005be4 <HAL_RCC_ClockConfig+0x2cc>)
 8005b9a:	4313      	orrs	r3, r2
 8005b9c:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8005b9e:	f000 f829 	bl	8005bf4 <HAL_RCC_GetSysClockFreq>
 8005ba2:	4601      	mov	r1, r0
 8005ba4:	4b0f      	ldr	r3, [pc, #60]	@ (8005be4 <HAL_RCC_ClockConfig+0x2cc>)
 8005ba6:	685b      	ldr	r3, [r3, #4]
 8005ba8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005bac:	22f0      	movs	r2, #240	@ 0xf0
 8005bae:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005bb0:	693a      	ldr	r2, [r7, #16]
 8005bb2:	fa92 f2a2 	rbit	r2, r2
 8005bb6:	60fa      	str	r2, [r7, #12]
  return result;
 8005bb8:	68fa      	ldr	r2, [r7, #12]
 8005bba:	fab2 f282 	clz	r2, r2
 8005bbe:	b2d2      	uxtb	r2, r2
 8005bc0:	40d3      	lsrs	r3, r2
 8005bc2:	4a09      	ldr	r2, [pc, #36]	@ (8005be8 <HAL_RCC_ClockConfig+0x2d0>)
 8005bc4:	5cd3      	ldrb	r3, [r2, r3]
 8005bc6:	fa21 f303 	lsr.w	r3, r1, r3
 8005bca:	4a08      	ldr	r2, [pc, #32]	@ (8005bec <HAL_RCC_ClockConfig+0x2d4>)
 8005bcc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8005bce:	4b08      	ldr	r3, [pc, #32]	@ (8005bf0 <HAL_RCC_ClockConfig+0x2d8>)
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	4618      	mov	r0, r3
 8005bd4:	f7fe fb82 	bl	80042dc <HAL_InitTick>
  
  return HAL_OK;
 8005bd8:	2300      	movs	r3, #0
}
 8005bda:	4618      	mov	r0, r3
 8005bdc:	3778      	adds	r7, #120	@ 0x78
 8005bde:	46bd      	mov	sp, r7
 8005be0:	bd80      	pop	{r7, pc}
 8005be2:	bf00      	nop
 8005be4:	40021000 	.word	0x40021000
 8005be8:	08007e80 	.word	0x08007e80
 8005bec:	200000d8 	.word	0x200000d8
 8005bf0:	20000160 	.word	0x20000160

08005bf4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005bf4:	b480      	push	{r7}
 8005bf6:	b087      	sub	sp, #28
 8005bf8:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005bfa:	2300      	movs	r3, #0
 8005bfc:	60fb      	str	r3, [r7, #12]
 8005bfe:	2300      	movs	r3, #0
 8005c00:	60bb      	str	r3, [r7, #8]
 8005c02:	2300      	movs	r3, #0
 8005c04:	617b      	str	r3, [r7, #20]
 8005c06:	2300      	movs	r3, #0
 8005c08:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8005c0a:	2300      	movs	r3, #0
 8005c0c:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8005c0e:	4b1e      	ldr	r3, [pc, #120]	@ (8005c88 <HAL_RCC_GetSysClockFreq+0x94>)
 8005c10:	685b      	ldr	r3, [r3, #4]
 8005c12:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	f003 030c 	and.w	r3, r3, #12
 8005c1a:	2b04      	cmp	r3, #4
 8005c1c:	d002      	beq.n	8005c24 <HAL_RCC_GetSysClockFreq+0x30>
 8005c1e:	2b08      	cmp	r3, #8
 8005c20:	d003      	beq.n	8005c2a <HAL_RCC_GetSysClockFreq+0x36>
 8005c22:	e026      	b.n	8005c72 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005c24:	4b19      	ldr	r3, [pc, #100]	@ (8005c8c <HAL_RCC_GetSysClockFreq+0x98>)
 8005c26:	613b      	str	r3, [r7, #16]
      break;
 8005c28:	e026      	b.n	8005c78 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	0c9b      	lsrs	r3, r3, #18
 8005c2e:	f003 030f 	and.w	r3, r3, #15
 8005c32:	4a17      	ldr	r2, [pc, #92]	@ (8005c90 <HAL_RCC_GetSysClockFreq+0x9c>)
 8005c34:	5cd3      	ldrb	r3, [r2, r3]
 8005c36:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8005c38:	4b13      	ldr	r3, [pc, #76]	@ (8005c88 <HAL_RCC_GetSysClockFreq+0x94>)
 8005c3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c3c:	f003 030f 	and.w	r3, r3, #15
 8005c40:	4a14      	ldr	r2, [pc, #80]	@ (8005c94 <HAL_RCC_GetSysClockFreq+0xa0>)
 8005c42:	5cd3      	ldrb	r3, [r2, r3]
 8005c44:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d008      	beq.n	8005c62 <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8005c50:	4a0e      	ldr	r2, [pc, #56]	@ (8005c8c <HAL_RCC_GetSysClockFreq+0x98>)
 8005c52:	68bb      	ldr	r3, [r7, #8]
 8005c54:	fbb2 f2f3 	udiv	r2, r2, r3
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	fb02 f303 	mul.w	r3, r2, r3
 8005c5e:	617b      	str	r3, [r7, #20]
 8005c60:	e004      	b.n	8005c6c <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	4a0c      	ldr	r2, [pc, #48]	@ (8005c98 <HAL_RCC_GetSysClockFreq+0xa4>)
 8005c66:	fb02 f303 	mul.w	r3, r2, r3
 8005c6a:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8005c6c:	697b      	ldr	r3, [r7, #20]
 8005c6e:	613b      	str	r3, [r7, #16]
      break;
 8005c70:	e002      	b.n	8005c78 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005c72:	4b06      	ldr	r3, [pc, #24]	@ (8005c8c <HAL_RCC_GetSysClockFreq+0x98>)
 8005c74:	613b      	str	r3, [r7, #16]
      break;
 8005c76:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005c78:	693b      	ldr	r3, [r7, #16]
}
 8005c7a:	4618      	mov	r0, r3
 8005c7c:	371c      	adds	r7, #28
 8005c7e:	46bd      	mov	sp, r7
 8005c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c84:	4770      	bx	lr
 8005c86:	bf00      	nop
 8005c88:	40021000 	.word	0x40021000
 8005c8c:	007a1200 	.word	0x007a1200
 8005c90:	08007f6c 	.word	0x08007f6c
 8005c94:	08007f7c 	.word	0x08007f7c
 8005c98:	003d0900 	.word	0x003d0900

08005c9c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005c9c:	b480      	push	{r7}
 8005c9e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005ca0:	4b03      	ldr	r3, [pc, #12]	@ (8005cb0 <HAL_RCC_GetHCLKFreq+0x14>)
 8005ca2:	681b      	ldr	r3, [r3, #0]
}
 8005ca4:	4618      	mov	r0, r3
 8005ca6:	46bd      	mov	sp, r7
 8005ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cac:	4770      	bx	lr
 8005cae:	bf00      	nop
 8005cb0:	200000d8 	.word	0x200000d8

08005cb4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005cb4:	b580      	push	{r7, lr}
 8005cb6:	b082      	sub	sp, #8
 8005cb8:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8005cba:	f7ff ffef 	bl	8005c9c <HAL_RCC_GetHCLKFreq>
 8005cbe:	4601      	mov	r1, r0
 8005cc0:	4b0b      	ldr	r3, [pc, #44]	@ (8005cf0 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8005cc2:	685b      	ldr	r3, [r3, #4]
 8005cc4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005cc8:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8005ccc:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005cce:	687a      	ldr	r2, [r7, #4]
 8005cd0:	fa92 f2a2 	rbit	r2, r2
 8005cd4:	603a      	str	r2, [r7, #0]
  return result;
 8005cd6:	683a      	ldr	r2, [r7, #0]
 8005cd8:	fab2 f282 	clz	r2, r2
 8005cdc:	b2d2      	uxtb	r2, r2
 8005cde:	40d3      	lsrs	r3, r2
 8005ce0:	4a04      	ldr	r2, [pc, #16]	@ (8005cf4 <HAL_RCC_GetPCLK1Freq+0x40>)
 8005ce2:	5cd3      	ldrb	r3, [r2, r3]
 8005ce4:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8005ce8:	4618      	mov	r0, r3
 8005cea:	3708      	adds	r7, #8
 8005cec:	46bd      	mov	sp, r7
 8005cee:	bd80      	pop	{r7, pc}
 8005cf0:	40021000 	.word	0x40021000
 8005cf4:	08007e90 	.word	0x08007e90

08005cf8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005cf8:	b580      	push	{r7, lr}
 8005cfa:	b082      	sub	sp, #8
 8005cfc:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8005cfe:	f7ff ffcd 	bl	8005c9c <HAL_RCC_GetHCLKFreq>
 8005d02:	4601      	mov	r1, r0
 8005d04:	4b0b      	ldr	r3, [pc, #44]	@ (8005d34 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8005d06:	685b      	ldr	r3, [r3, #4]
 8005d08:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 8005d0c:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 8005d10:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d12:	687a      	ldr	r2, [r7, #4]
 8005d14:	fa92 f2a2 	rbit	r2, r2
 8005d18:	603a      	str	r2, [r7, #0]
  return result;
 8005d1a:	683a      	ldr	r2, [r7, #0]
 8005d1c:	fab2 f282 	clz	r2, r2
 8005d20:	b2d2      	uxtb	r2, r2
 8005d22:	40d3      	lsrs	r3, r2
 8005d24:	4a04      	ldr	r2, [pc, #16]	@ (8005d38 <HAL_RCC_GetPCLK2Freq+0x40>)
 8005d26:	5cd3      	ldrb	r3, [r2, r3]
 8005d28:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8005d2c:	4618      	mov	r0, r3
 8005d2e:	3708      	adds	r7, #8
 8005d30:	46bd      	mov	sp, r7
 8005d32:	bd80      	pop	{r7, pc}
 8005d34:	40021000 	.word	0x40021000
 8005d38:	08007e90 	.word	0x08007e90

08005d3c <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005d3c:	b580      	push	{r7, lr}
 8005d3e:	b092      	sub	sp, #72	@ 0x48
 8005d40:	af00      	add	r7, sp, #0
 8005d42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005d44:	2300      	movs	r3, #0
 8005d46:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 8005d48:	2300      	movs	r3, #0
 8005d4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8005d4c:	2300      	movs	r3, #0
 8005d4e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	f000 80cb 	beq.w	8005ef6 <HAL_RCCEx_PeriphCLKConfig+0x1ba>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005d60:	4b85      	ldr	r3, [pc, #532]	@ (8005f78 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8005d62:	69db      	ldr	r3, [r3, #28]
 8005d64:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d10e      	bne.n	8005d8a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005d6c:	4b82      	ldr	r3, [pc, #520]	@ (8005f78 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8005d6e:	69db      	ldr	r3, [r3, #28]
 8005d70:	4a81      	ldr	r2, [pc, #516]	@ (8005f78 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8005d72:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005d76:	61d3      	str	r3, [r2, #28]
 8005d78:	4b7f      	ldr	r3, [pc, #508]	@ (8005f78 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8005d7a:	69db      	ldr	r3, [r3, #28]
 8005d7c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005d80:	60bb      	str	r3, [r7, #8]
 8005d82:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005d84:	2301      	movs	r3, #1
 8005d86:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005d8a:	4b7c      	ldr	r3, [pc, #496]	@ (8005f7c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d118      	bne.n	8005dc8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005d96:	4b79      	ldr	r3, [pc, #484]	@ (8005f7c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	4a78      	ldr	r2, [pc, #480]	@ (8005f7c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005d9c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005da0:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005da2:	f7fe fadf 	bl	8004364 <HAL_GetTick>
 8005da6:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005da8:	e008      	b.n	8005dbc <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005daa:	f7fe fadb 	bl	8004364 <HAL_GetTick>
 8005dae:	4602      	mov	r2, r0
 8005db0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005db2:	1ad3      	subs	r3, r2, r3
 8005db4:	2b64      	cmp	r3, #100	@ 0x64
 8005db6:	d901      	bls.n	8005dbc <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8005db8:	2303      	movs	r3, #3
 8005dba:	e0d9      	b.n	8005f70 <HAL_RCCEx_PeriphCLKConfig+0x234>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005dbc:	4b6f      	ldr	r3, [pc, #444]	@ (8005f7c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d0f0      	beq.n	8005daa <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005dc8:	4b6b      	ldr	r3, [pc, #428]	@ (8005f78 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8005dca:	6a1b      	ldr	r3, [r3, #32]
 8005dcc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005dd0:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005dd2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d07b      	beq.n	8005ed0 <HAL_RCCEx_PeriphCLKConfig+0x194>
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	685b      	ldr	r3, [r3, #4]
 8005ddc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005de0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005de2:	429a      	cmp	r2, r3
 8005de4:	d074      	beq.n	8005ed0 <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005de6:	4b64      	ldr	r3, [pc, #400]	@ (8005f78 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8005de8:	6a1b      	ldr	r3, [r3, #32]
 8005dea:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005dee:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005df0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8005df4:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005df6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005df8:	fa93 f3a3 	rbit	r3, r3
 8005dfc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8005dfe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005e00:	fab3 f383 	clz	r3, r3
 8005e04:	b2db      	uxtb	r3, r3
 8005e06:	461a      	mov	r2, r3
 8005e08:	4b5d      	ldr	r3, [pc, #372]	@ (8005f80 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8005e0a:	4413      	add	r3, r2
 8005e0c:	009b      	lsls	r3, r3, #2
 8005e0e:	461a      	mov	r2, r3
 8005e10:	2301      	movs	r3, #1
 8005e12:	6013      	str	r3, [r2, #0]
 8005e14:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8005e18:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e1c:	fa93 f3a3 	rbit	r3, r3
 8005e20:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8005e22:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005e24:	fab3 f383 	clz	r3, r3
 8005e28:	b2db      	uxtb	r3, r3
 8005e2a:	461a      	mov	r2, r3
 8005e2c:	4b54      	ldr	r3, [pc, #336]	@ (8005f80 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8005e2e:	4413      	add	r3, r2
 8005e30:	009b      	lsls	r3, r3, #2
 8005e32:	461a      	mov	r2, r3
 8005e34:	2300      	movs	r3, #0
 8005e36:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8005e38:	4a4f      	ldr	r2, [pc, #316]	@ (8005f78 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8005e3a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005e3c:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005e3e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005e40:	f003 0301 	and.w	r3, r3, #1
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d043      	beq.n	8005ed0 <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e48:	f7fe fa8c 	bl	8004364 <HAL_GetTick>
 8005e4c:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005e4e:	e00a      	b.n	8005e66 <HAL_RCCEx_PeriphCLKConfig+0x12a>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005e50:	f7fe fa88 	bl	8004364 <HAL_GetTick>
 8005e54:	4602      	mov	r2, r0
 8005e56:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005e58:	1ad3      	subs	r3, r2, r3
 8005e5a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005e5e:	4293      	cmp	r3, r2
 8005e60:	d901      	bls.n	8005e66 <HAL_RCCEx_PeriphCLKConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8005e62:	2303      	movs	r3, #3
 8005e64:	e084      	b.n	8005f70 <HAL_RCCEx_PeriphCLKConfig+0x234>
 8005e66:	2302      	movs	r3, #2
 8005e68:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e6c:	fa93 f3a3 	rbit	r3, r3
 8005e70:	627b      	str	r3, [r7, #36]	@ 0x24
 8005e72:	2302      	movs	r3, #2
 8005e74:	623b      	str	r3, [r7, #32]
 8005e76:	6a3b      	ldr	r3, [r7, #32]
 8005e78:	fa93 f3a3 	rbit	r3, r3
 8005e7c:	61fb      	str	r3, [r7, #28]
  return result;
 8005e7e:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005e80:	fab3 f383 	clz	r3, r3
 8005e84:	b2db      	uxtb	r3, r3
 8005e86:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8005e8a:	b2db      	uxtb	r3, r3
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d102      	bne.n	8005e96 <HAL_RCCEx_PeriphCLKConfig+0x15a>
 8005e90:	4b39      	ldr	r3, [pc, #228]	@ (8005f78 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8005e92:	6a1b      	ldr	r3, [r3, #32]
 8005e94:	e007      	b.n	8005ea6 <HAL_RCCEx_PeriphCLKConfig+0x16a>
 8005e96:	2302      	movs	r3, #2
 8005e98:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e9a:	69bb      	ldr	r3, [r7, #24]
 8005e9c:	fa93 f3a3 	rbit	r3, r3
 8005ea0:	617b      	str	r3, [r7, #20]
 8005ea2:	4b35      	ldr	r3, [pc, #212]	@ (8005f78 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8005ea4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ea6:	2202      	movs	r2, #2
 8005ea8:	613a      	str	r2, [r7, #16]
 8005eaa:	693a      	ldr	r2, [r7, #16]
 8005eac:	fa92 f2a2 	rbit	r2, r2
 8005eb0:	60fa      	str	r2, [r7, #12]
  return result;
 8005eb2:	68fa      	ldr	r2, [r7, #12]
 8005eb4:	fab2 f282 	clz	r2, r2
 8005eb8:	b2d2      	uxtb	r2, r2
 8005eba:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005ebe:	b2d2      	uxtb	r2, r2
 8005ec0:	f002 021f 	and.w	r2, r2, #31
 8005ec4:	2101      	movs	r1, #1
 8005ec6:	fa01 f202 	lsl.w	r2, r1, r2
 8005eca:	4013      	ands	r3, r2
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d0bf      	beq.n	8005e50 <HAL_RCCEx_PeriphCLKConfig+0x114>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8005ed0:	4b29      	ldr	r3, [pc, #164]	@ (8005f78 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8005ed2:	6a1b      	ldr	r3, [r3, #32]
 8005ed4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	685b      	ldr	r3, [r3, #4]
 8005edc:	4926      	ldr	r1, [pc, #152]	@ (8005f78 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8005ede:	4313      	orrs	r3, r2
 8005ee0:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005ee2:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8005ee6:	2b01      	cmp	r3, #1
 8005ee8:	d105      	bne.n	8005ef6 <HAL_RCCEx_PeriphCLKConfig+0x1ba>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005eea:	4b23      	ldr	r3, [pc, #140]	@ (8005f78 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8005eec:	69db      	ldr	r3, [r3, #28]
 8005eee:	4a22      	ldr	r2, [pc, #136]	@ (8005f78 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8005ef0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005ef4:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	f003 0301 	and.w	r3, r3, #1
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d008      	beq.n	8005f14 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005f02:	4b1d      	ldr	r3, [pc, #116]	@ (8005f78 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8005f04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f06:	f023 0203 	bic.w	r2, r3, #3
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	689b      	ldr	r3, [r3, #8]
 8005f0e:	491a      	ldr	r1, [pc, #104]	@ (8005f78 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8005f10:	4313      	orrs	r3, r2
 8005f12:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	f003 0320 	and.w	r3, r3, #32
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d008      	beq.n	8005f32 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005f20:	4b15      	ldr	r3, [pc, #84]	@ (8005f78 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8005f22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f24:	f023 0210 	bic.w	r2, r3, #16
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	68db      	ldr	r3, [r3, #12]
 8005f2c:	4912      	ldr	r1, [pc, #72]	@ (8005f78 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8005f2e:	4313      	orrs	r3, r2
 8005f30:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d008      	beq.n	8005f50 <HAL_RCCEx_PeriphCLKConfig+0x214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8005f3e:	4b0e      	ldr	r3, [pc, #56]	@ (8005f78 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8005f40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f42:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	691b      	ldr	r3, [r3, #16]
 8005f4a:	490b      	ldr	r1, [pc, #44]	@ (8005f78 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8005f4c:	4313      	orrs	r3, r2
 8005f4e:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d008      	beq.n	8005f6e <HAL_RCCEx_PeriphCLKConfig+0x232>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8005f5c:	4b06      	ldr	r3, [pc, #24]	@ (8005f78 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8005f5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f60:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	695b      	ldr	r3, [r3, #20]
 8005f68:	4903      	ldr	r1, [pc, #12]	@ (8005f78 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8005f6a:	4313      	orrs	r3, r2
 8005f6c:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8005f6e:	2300      	movs	r3, #0
}
 8005f70:	4618      	mov	r0, r3
 8005f72:	3748      	adds	r7, #72	@ 0x48
 8005f74:	46bd      	mov	sp, r7
 8005f76:	bd80      	pop	{r7, pc}
 8005f78:	40021000 	.word	0x40021000
 8005f7c:	40007000 	.word	0x40007000
 8005f80:	10908100 	.word	0x10908100

08005f84 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005f84:	b580      	push	{r7, lr}
 8005f86:	b082      	sub	sp, #8
 8005f88:	af00      	add	r7, sp, #0
 8005f8a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d101      	bne.n	8005f96 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005f92:	2301      	movs	r3, #1
 8005f94:	e049      	b.n	800602a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005f9c:	b2db      	uxtb	r3, r3
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d106      	bne.n	8005fb0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	2200      	movs	r2, #0
 8005fa6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005faa:	6878      	ldr	r0, [r7, #4]
 8005fac:	f7fc fe10 	bl	8002bd0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	2202      	movs	r2, #2
 8005fb4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681a      	ldr	r2, [r3, #0]
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	3304      	adds	r3, #4
 8005fc0:	4619      	mov	r1, r3
 8005fc2:	4610      	mov	r0, r2
 8005fc4:	f000 fd48 	bl	8006a58 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	2201      	movs	r2, #1
 8005fcc:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	2201      	movs	r2, #1
 8005fd4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	2201      	movs	r2, #1
 8005fdc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	2201      	movs	r2, #1
 8005fe4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	2201      	movs	r2, #1
 8005fec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	2201      	movs	r2, #1
 8005ff4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	2201      	movs	r2, #1
 8005ffc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	2201      	movs	r2, #1
 8006004:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	2201      	movs	r2, #1
 800600c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	2201      	movs	r2, #1
 8006014:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	2201      	movs	r2, #1
 800601c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	2201      	movs	r2, #1
 8006024:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006028:	2300      	movs	r3, #0
}
 800602a:	4618      	mov	r0, r3
 800602c:	3708      	adds	r7, #8
 800602e:	46bd      	mov	sp, r7
 8006030:	bd80      	pop	{r7, pc}
	...

08006034 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006034:	b480      	push	{r7}
 8006036:	b085      	sub	sp, #20
 8006038:	af00      	add	r7, sp, #0
 800603a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006042:	b2db      	uxtb	r3, r3
 8006044:	2b01      	cmp	r3, #1
 8006046:	d001      	beq.n	800604c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006048:	2301      	movs	r3, #1
 800604a:	e040      	b.n	80060ce <HAL_TIM_Base_Start_IT+0x9a>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	2202      	movs	r2, #2
 8006050:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	68da      	ldr	r2, [r3, #12]
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	f042 0201 	orr.w	r2, r2, #1
 8006062:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	4a1c      	ldr	r2, [pc, #112]	@ (80060dc <HAL_TIM_Base_Start_IT+0xa8>)
 800606a:	4293      	cmp	r3, r2
 800606c:	d00e      	beq.n	800608c <HAL_TIM_Base_Start_IT+0x58>
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006076:	d009      	beq.n	800608c <HAL_TIM_Base_Start_IT+0x58>
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	4a18      	ldr	r2, [pc, #96]	@ (80060e0 <HAL_TIM_Base_Start_IT+0xac>)
 800607e:	4293      	cmp	r3, r2
 8006080:	d004      	beq.n	800608c <HAL_TIM_Base_Start_IT+0x58>
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	4a17      	ldr	r2, [pc, #92]	@ (80060e4 <HAL_TIM_Base_Start_IT+0xb0>)
 8006088:	4293      	cmp	r3, r2
 800608a:	d115      	bne.n	80060b8 <HAL_TIM_Base_Start_IT+0x84>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	689a      	ldr	r2, [r3, #8]
 8006092:	4b15      	ldr	r3, [pc, #84]	@ (80060e8 <HAL_TIM_Base_Start_IT+0xb4>)
 8006094:	4013      	ands	r3, r2
 8006096:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	2b06      	cmp	r3, #6
 800609c:	d015      	beq.n	80060ca <HAL_TIM_Base_Start_IT+0x96>
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80060a4:	d011      	beq.n	80060ca <HAL_TIM_Base_Start_IT+0x96>
    {
      __HAL_TIM_ENABLE(htim);
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	681a      	ldr	r2, [r3, #0]
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	f042 0201 	orr.w	r2, r2, #1
 80060b4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060b6:	e008      	b.n	80060ca <HAL_TIM_Base_Start_IT+0x96>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	681a      	ldr	r2, [r3, #0]
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	f042 0201 	orr.w	r2, r2, #1
 80060c6:	601a      	str	r2, [r3, #0]
 80060c8:	e000      	b.n	80060cc <HAL_TIM_Base_Start_IT+0x98>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060ca:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80060cc:	2300      	movs	r3, #0
}
 80060ce:	4618      	mov	r0, r3
 80060d0:	3714      	adds	r7, #20
 80060d2:	46bd      	mov	sp, r7
 80060d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060d8:	4770      	bx	lr
 80060da:	bf00      	nop
 80060dc:	40012c00 	.word	0x40012c00
 80060e0:	40000400 	.word	0x40000400
 80060e4:	40014000 	.word	0x40014000
 80060e8:	00010007 	.word	0x00010007

080060ec <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80060ec:	b580      	push	{r7, lr}
 80060ee:	b082      	sub	sp, #8
 80060f0:	af00      	add	r7, sp, #0
 80060f2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d101      	bne.n	80060fe <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80060fa:	2301      	movs	r3, #1
 80060fc:	e049      	b.n	8006192 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006104:	b2db      	uxtb	r3, r3
 8006106:	2b00      	cmp	r3, #0
 8006108:	d106      	bne.n	8006118 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	2200      	movs	r2, #0
 800610e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006112:	6878      	ldr	r0, [r7, #4]
 8006114:	f7fc fcfc 	bl	8002b10 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	2202      	movs	r2, #2
 800611c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681a      	ldr	r2, [r3, #0]
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	3304      	adds	r3, #4
 8006128:	4619      	mov	r1, r3
 800612a:	4610      	mov	r0, r2
 800612c:	f000 fc94 	bl	8006a58 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	2201      	movs	r2, #1
 8006134:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	2201      	movs	r2, #1
 800613c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	2201      	movs	r2, #1
 8006144:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	2201      	movs	r2, #1
 800614c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	2201      	movs	r2, #1
 8006154:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	2201      	movs	r2, #1
 800615c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	2201      	movs	r2, #1
 8006164:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	2201      	movs	r2, #1
 800616c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	2201      	movs	r2, #1
 8006174:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	2201      	movs	r2, #1
 800617c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	2201      	movs	r2, #1
 8006184:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	2201      	movs	r2, #1
 800618c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006190:	2300      	movs	r3, #0
}
 8006192:	4618      	mov	r0, r3
 8006194:	3708      	adds	r7, #8
 8006196:	46bd      	mov	sp, r7
 8006198:	bd80      	pop	{r7, pc}
	...

0800619c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800619c:	b580      	push	{r7, lr}
 800619e:	b084      	sub	sp, #16
 80061a0:	af00      	add	r7, sp, #0
 80061a2:	6078      	str	r0, [r7, #4]
 80061a4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80061a6:	683b      	ldr	r3, [r7, #0]
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d109      	bne.n	80061c0 <HAL_TIM_PWM_Start+0x24>
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80061b2:	b2db      	uxtb	r3, r3
 80061b4:	2b01      	cmp	r3, #1
 80061b6:	bf14      	ite	ne
 80061b8:	2301      	movne	r3, #1
 80061ba:	2300      	moveq	r3, #0
 80061bc:	b2db      	uxtb	r3, r3
 80061be:	e03c      	b.n	800623a <HAL_TIM_PWM_Start+0x9e>
 80061c0:	683b      	ldr	r3, [r7, #0]
 80061c2:	2b04      	cmp	r3, #4
 80061c4:	d109      	bne.n	80061da <HAL_TIM_PWM_Start+0x3e>
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80061cc:	b2db      	uxtb	r3, r3
 80061ce:	2b01      	cmp	r3, #1
 80061d0:	bf14      	ite	ne
 80061d2:	2301      	movne	r3, #1
 80061d4:	2300      	moveq	r3, #0
 80061d6:	b2db      	uxtb	r3, r3
 80061d8:	e02f      	b.n	800623a <HAL_TIM_PWM_Start+0x9e>
 80061da:	683b      	ldr	r3, [r7, #0]
 80061dc:	2b08      	cmp	r3, #8
 80061de:	d109      	bne.n	80061f4 <HAL_TIM_PWM_Start+0x58>
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80061e6:	b2db      	uxtb	r3, r3
 80061e8:	2b01      	cmp	r3, #1
 80061ea:	bf14      	ite	ne
 80061ec:	2301      	movne	r3, #1
 80061ee:	2300      	moveq	r3, #0
 80061f0:	b2db      	uxtb	r3, r3
 80061f2:	e022      	b.n	800623a <HAL_TIM_PWM_Start+0x9e>
 80061f4:	683b      	ldr	r3, [r7, #0]
 80061f6:	2b0c      	cmp	r3, #12
 80061f8:	d109      	bne.n	800620e <HAL_TIM_PWM_Start+0x72>
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006200:	b2db      	uxtb	r3, r3
 8006202:	2b01      	cmp	r3, #1
 8006204:	bf14      	ite	ne
 8006206:	2301      	movne	r3, #1
 8006208:	2300      	moveq	r3, #0
 800620a:	b2db      	uxtb	r3, r3
 800620c:	e015      	b.n	800623a <HAL_TIM_PWM_Start+0x9e>
 800620e:	683b      	ldr	r3, [r7, #0]
 8006210:	2b10      	cmp	r3, #16
 8006212:	d109      	bne.n	8006228 <HAL_TIM_PWM_Start+0x8c>
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800621a:	b2db      	uxtb	r3, r3
 800621c:	2b01      	cmp	r3, #1
 800621e:	bf14      	ite	ne
 8006220:	2301      	movne	r3, #1
 8006222:	2300      	moveq	r3, #0
 8006224:	b2db      	uxtb	r3, r3
 8006226:	e008      	b.n	800623a <HAL_TIM_PWM_Start+0x9e>
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800622e:	b2db      	uxtb	r3, r3
 8006230:	2b01      	cmp	r3, #1
 8006232:	bf14      	ite	ne
 8006234:	2301      	movne	r3, #1
 8006236:	2300      	moveq	r3, #0
 8006238:	b2db      	uxtb	r3, r3
 800623a:	2b00      	cmp	r3, #0
 800623c:	d001      	beq.n	8006242 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800623e:	2301      	movs	r3, #1
 8006240:	e088      	b.n	8006354 <HAL_TIM_PWM_Start+0x1b8>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006242:	683b      	ldr	r3, [r7, #0]
 8006244:	2b00      	cmp	r3, #0
 8006246:	d104      	bne.n	8006252 <HAL_TIM_PWM_Start+0xb6>
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	2202      	movs	r2, #2
 800624c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006250:	e023      	b.n	800629a <HAL_TIM_PWM_Start+0xfe>
 8006252:	683b      	ldr	r3, [r7, #0]
 8006254:	2b04      	cmp	r3, #4
 8006256:	d104      	bne.n	8006262 <HAL_TIM_PWM_Start+0xc6>
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	2202      	movs	r2, #2
 800625c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006260:	e01b      	b.n	800629a <HAL_TIM_PWM_Start+0xfe>
 8006262:	683b      	ldr	r3, [r7, #0]
 8006264:	2b08      	cmp	r3, #8
 8006266:	d104      	bne.n	8006272 <HAL_TIM_PWM_Start+0xd6>
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	2202      	movs	r2, #2
 800626c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006270:	e013      	b.n	800629a <HAL_TIM_PWM_Start+0xfe>
 8006272:	683b      	ldr	r3, [r7, #0]
 8006274:	2b0c      	cmp	r3, #12
 8006276:	d104      	bne.n	8006282 <HAL_TIM_PWM_Start+0xe6>
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	2202      	movs	r2, #2
 800627c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006280:	e00b      	b.n	800629a <HAL_TIM_PWM_Start+0xfe>
 8006282:	683b      	ldr	r3, [r7, #0]
 8006284:	2b10      	cmp	r3, #16
 8006286:	d104      	bne.n	8006292 <HAL_TIM_PWM_Start+0xf6>
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	2202      	movs	r2, #2
 800628c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006290:	e003      	b.n	800629a <HAL_TIM_PWM_Start+0xfe>
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	2202      	movs	r2, #2
 8006296:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	2201      	movs	r2, #1
 80062a0:	6839      	ldr	r1, [r7, #0]
 80062a2:	4618      	mov	r0, r3
 80062a4:	f000 ff02 	bl	80070ac <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	4a2b      	ldr	r2, [pc, #172]	@ (800635c <HAL_TIM_PWM_Start+0x1c0>)
 80062ae:	4293      	cmp	r3, r2
 80062b0:	d00e      	beq.n	80062d0 <HAL_TIM_PWM_Start+0x134>
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	4a2a      	ldr	r2, [pc, #168]	@ (8006360 <HAL_TIM_PWM_Start+0x1c4>)
 80062b8:	4293      	cmp	r3, r2
 80062ba:	d009      	beq.n	80062d0 <HAL_TIM_PWM_Start+0x134>
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	4a28      	ldr	r2, [pc, #160]	@ (8006364 <HAL_TIM_PWM_Start+0x1c8>)
 80062c2:	4293      	cmp	r3, r2
 80062c4:	d004      	beq.n	80062d0 <HAL_TIM_PWM_Start+0x134>
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	4a27      	ldr	r2, [pc, #156]	@ (8006368 <HAL_TIM_PWM_Start+0x1cc>)
 80062cc:	4293      	cmp	r3, r2
 80062ce:	d101      	bne.n	80062d4 <HAL_TIM_PWM_Start+0x138>
 80062d0:	2301      	movs	r3, #1
 80062d2:	e000      	b.n	80062d6 <HAL_TIM_PWM_Start+0x13a>
 80062d4:	2300      	movs	r3, #0
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d007      	beq.n	80062ea <HAL_TIM_PWM_Start+0x14e>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80062e8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	4a1b      	ldr	r2, [pc, #108]	@ (800635c <HAL_TIM_PWM_Start+0x1c0>)
 80062f0:	4293      	cmp	r3, r2
 80062f2:	d00e      	beq.n	8006312 <HAL_TIM_PWM_Start+0x176>
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80062fc:	d009      	beq.n	8006312 <HAL_TIM_PWM_Start+0x176>
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	4a1a      	ldr	r2, [pc, #104]	@ (800636c <HAL_TIM_PWM_Start+0x1d0>)
 8006304:	4293      	cmp	r3, r2
 8006306:	d004      	beq.n	8006312 <HAL_TIM_PWM_Start+0x176>
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	4a14      	ldr	r2, [pc, #80]	@ (8006360 <HAL_TIM_PWM_Start+0x1c4>)
 800630e:	4293      	cmp	r3, r2
 8006310:	d115      	bne.n	800633e <HAL_TIM_PWM_Start+0x1a2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	689a      	ldr	r2, [r3, #8]
 8006318:	4b15      	ldr	r3, [pc, #84]	@ (8006370 <HAL_TIM_PWM_Start+0x1d4>)
 800631a:	4013      	ands	r3, r2
 800631c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	2b06      	cmp	r3, #6
 8006322:	d015      	beq.n	8006350 <HAL_TIM_PWM_Start+0x1b4>
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800632a:	d011      	beq.n	8006350 <HAL_TIM_PWM_Start+0x1b4>
    {
      __HAL_TIM_ENABLE(htim);
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	681a      	ldr	r2, [r3, #0]
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	f042 0201 	orr.w	r2, r2, #1
 800633a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800633c:	e008      	b.n	8006350 <HAL_TIM_PWM_Start+0x1b4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	681a      	ldr	r2, [r3, #0]
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	f042 0201 	orr.w	r2, r2, #1
 800634c:	601a      	str	r2, [r3, #0]
 800634e:	e000      	b.n	8006352 <HAL_TIM_PWM_Start+0x1b6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006350:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006352:	2300      	movs	r3, #0
}
 8006354:	4618      	mov	r0, r3
 8006356:	3710      	adds	r7, #16
 8006358:	46bd      	mov	sp, r7
 800635a:	bd80      	pop	{r7, pc}
 800635c:	40012c00 	.word	0x40012c00
 8006360:	40014000 	.word	0x40014000
 8006364:	40014400 	.word	0x40014400
 8006368:	40014800 	.word	0x40014800
 800636c:	40000400 	.word	0x40000400
 8006370:	00010007 	.word	0x00010007

08006374 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8006374:	b580      	push	{r7, lr}
 8006376:	b086      	sub	sp, #24
 8006378:	af00      	add	r7, sp, #0
 800637a:	6078      	str	r0, [r7, #4]
 800637c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	2b00      	cmp	r3, #0
 8006382:	d101      	bne.n	8006388 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8006384:	2301      	movs	r3, #1
 8006386:	e097      	b.n	80064b8 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800638e:	b2db      	uxtb	r3, r3
 8006390:	2b00      	cmp	r3, #0
 8006392:	d106      	bne.n	80063a2 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	2200      	movs	r2, #0
 8006398:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800639c:	6878      	ldr	r0, [r7, #4]
 800639e:	f7fc fbd7 	bl	8002b50 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	2202      	movs	r2, #2
 80063a6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	689b      	ldr	r3, [r3, #8]
 80063b0:	687a      	ldr	r2, [r7, #4]
 80063b2:	6812      	ldr	r2, [r2, #0]
 80063b4:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 80063b8:	f023 0307 	bic.w	r3, r3, #7
 80063bc:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681a      	ldr	r2, [r3, #0]
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	3304      	adds	r3, #4
 80063c6:	4619      	mov	r1, r3
 80063c8:	4610      	mov	r0, r2
 80063ca:	f000 fb45 	bl	8006a58 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	689b      	ldr	r3, [r3, #8]
 80063d4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	699b      	ldr	r3, [r3, #24]
 80063dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	6a1b      	ldr	r3, [r3, #32]
 80063e4:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80063e6:	683b      	ldr	r3, [r7, #0]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	697a      	ldr	r2, [r7, #20]
 80063ec:	4313      	orrs	r3, r2
 80063ee:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80063f0:	693b      	ldr	r3, [r7, #16]
 80063f2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80063f6:	f023 0303 	bic.w	r3, r3, #3
 80063fa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80063fc:	683b      	ldr	r3, [r7, #0]
 80063fe:	689a      	ldr	r2, [r3, #8]
 8006400:	683b      	ldr	r3, [r7, #0]
 8006402:	699b      	ldr	r3, [r3, #24]
 8006404:	021b      	lsls	r3, r3, #8
 8006406:	4313      	orrs	r3, r2
 8006408:	693a      	ldr	r2, [r7, #16]
 800640a:	4313      	orrs	r3, r2
 800640c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800640e:	693b      	ldr	r3, [r7, #16]
 8006410:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8006414:	f023 030c 	bic.w	r3, r3, #12
 8006418:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800641a:	693b      	ldr	r3, [r7, #16]
 800641c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006420:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006424:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8006426:	683b      	ldr	r3, [r7, #0]
 8006428:	68da      	ldr	r2, [r3, #12]
 800642a:	683b      	ldr	r3, [r7, #0]
 800642c:	69db      	ldr	r3, [r3, #28]
 800642e:	021b      	lsls	r3, r3, #8
 8006430:	4313      	orrs	r3, r2
 8006432:	693a      	ldr	r2, [r7, #16]
 8006434:	4313      	orrs	r3, r2
 8006436:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8006438:	683b      	ldr	r3, [r7, #0]
 800643a:	691b      	ldr	r3, [r3, #16]
 800643c:	011a      	lsls	r2, r3, #4
 800643e:	683b      	ldr	r3, [r7, #0]
 8006440:	6a1b      	ldr	r3, [r3, #32]
 8006442:	031b      	lsls	r3, r3, #12
 8006444:	4313      	orrs	r3, r2
 8006446:	693a      	ldr	r2, [r7, #16]
 8006448:	4313      	orrs	r3, r2
 800644a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8006452:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800645a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800645c:	683b      	ldr	r3, [r7, #0]
 800645e:	685a      	ldr	r2, [r3, #4]
 8006460:	683b      	ldr	r3, [r7, #0]
 8006462:	695b      	ldr	r3, [r3, #20]
 8006464:	011b      	lsls	r3, r3, #4
 8006466:	4313      	orrs	r3, r2
 8006468:	68fa      	ldr	r2, [r7, #12]
 800646a:	4313      	orrs	r3, r2
 800646c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	697a      	ldr	r2, [r7, #20]
 8006474:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	693a      	ldr	r2, [r7, #16]
 800647c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	68fa      	ldr	r2, [r7, #12]
 8006484:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	2201      	movs	r2, #1
 800648a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	2201      	movs	r2, #1
 8006492:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	2201      	movs	r2, #1
 800649a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	2201      	movs	r2, #1
 80064a2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	2201      	movs	r2, #1
 80064aa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	2201      	movs	r2, #1
 80064b2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80064b6:	2300      	movs	r3, #0
}
 80064b8:	4618      	mov	r0, r3
 80064ba:	3718      	adds	r7, #24
 80064bc:	46bd      	mov	sp, r7
 80064be:	bd80      	pop	{r7, pc}

080064c0 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80064c0:	b580      	push	{r7, lr}
 80064c2:	b084      	sub	sp, #16
 80064c4:	af00      	add	r7, sp, #0
 80064c6:	6078      	str	r0, [r7, #4]
 80064c8:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80064d0:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80064d8:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80064e0:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80064e8:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80064ea:	683b      	ldr	r3, [r7, #0]
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d110      	bne.n	8006512 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80064f0:	7bfb      	ldrb	r3, [r7, #15]
 80064f2:	2b01      	cmp	r3, #1
 80064f4:	d102      	bne.n	80064fc <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80064f6:	7b7b      	ldrb	r3, [r7, #13]
 80064f8:	2b01      	cmp	r3, #1
 80064fa:	d001      	beq.n	8006500 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 80064fc:	2301      	movs	r3, #1
 80064fe:	e069      	b.n	80065d4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	2202      	movs	r2, #2
 8006504:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	2202      	movs	r2, #2
 800650c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006510:	e031      	b.n	8006576 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8006512:	683b      	ldr	r3, [r7, #0]
 8006514:	2b04      	cmp	r3, #4
 8006516:	d110      	bne.n	800653a <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006518:	7bbb      	ldrb	r3, [r7, #14]
 800651a:	2b01      	cmp	r3, #1
 800651c:	d102      	bne.n	8006524 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800651e:	7b3b      	ldrb	r3, [r7, #12]
 8006520:	2b01      	cmp	r3, #1
 8006522:	d001      	beq.n	8006528 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8006524:	2301      	movs	r3, #1
 8006526:	e055      	b.n	80065d4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	2202      	movs	r2, #2
 800652c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	2202      	movs	r2, #2
 8006534:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006538:	e01d      	b.n	8006576 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800653a:	7bfb      	ldrb	r3, [r7, #15]
 800653c:	2b01      	cmp	r3, #1
 800653e:	d108      	bne.n	8006552 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006540:	7bbb      	ldrb	r3, [r7, #14]
 8006542:	2b01      	cmp	r3, #1
 8006544:	d105      	bne.n	8006552 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006546:	7b7b      	ldrb	r3, [r7, #13]
 8006548:	2b01      	cmp	r3, #1
 800654a:	d102      	bne.n	8006552 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800654c:	7b3b      	ldrb	r3, [r7, #12]
 800654e:	2b01      	cmp	r3, #1
 8006550:	d001      	beq.n	8006556 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8006552:	2301      	movs	r3, #1
 8006554:	e03e      	b.n	80065d4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	2202      	movs	r2, #2
 800655a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	2202      	movs	r2, #2
 8006562:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	2202      	movs	r2, #2
 800656a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	2202      	movs	r2, #2
 8006572:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8006576:	683b      	ldr	r3, [r7, #0]
 8006578:	2b00      	cmp	r3, #0
 800657a:	d003      	beq.n	8006584 <HAL_TIM_Encoder_Start+0xc4>
 800657c:	683b      	ldr	r3, [r7, #0]
 800657e:	2b04      	cmp	r3, #4
 8006580:	d008      	beq.n	8006594 <HAL_TIM_Encoder_Start+0xd4>
 8006582:	e00f      	b.n	80065a4 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	2201      	movs	r2, #1
 800658a:	2100      	movs	r1, #0
 800658c:	4618      	mov	r0, r3
 800658e:	f000 fd8d 	bl	80070ac <TIM_CCxChannelCmd>
      break;
 8006592:	e016      	b.n	80065c2 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	2201      	movs	r2, #1
 800659a:	2104      	movs	r1, #4
 800659c:	4618      	mov	r0, r3
 800659e:	f000 fd85 	bl	80070ac <TIM_CCxChannelCmd>
      break;
 80065a2:	e00e      	b.n	80065c2 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	2201      	movs	r2, #1
 80065aa:	2100      	movs	r1, #0
 80065ac:	4618      	mov	r0, r3
 80065ae:	f000 fd7d 	bl	80070ac <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	2201      	movs	r2, #1
 80065b8:	2104      	movs	r1, #4
 80065ba:	4618      	mov	r0, r3
 80065bc:	f000 fd76 	bl	80070ac <TIM_CCxChannelCmd>
      break;
 80065c0:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	681a      	ldr	r2, [r3, #0]
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	f042 0201 	orr.w	r2, r2, #1
 80065d0:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80065d2:	2300      	movs	r3, #0
}
 80065d4:	4618      	mov	r0, r3
 80065d6:	3710      	adds	r7, #16
 80065d8:	46bd      	mov	sp, r7
 80065da:	bd80      	pop	{r7, pc}

080065dc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80065dc:	b580      	push	{r7, lr}
 80065de:	b084      	sub	sp, #16
 80065e0:	af00      	add	r7, sp, #0
 80065e2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	68db      	ldr	r3, [r3, #12]
 80065ea:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	691b      	ldr	r3, [r3, #16]
 80065f2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80065f4:	68bb      	ldr	r3, [r7, #8]
 80065f6:	f003 0302 	and.w	r3, r3, #2
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d020      	beq.n	8006640 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	f003 0302 	and.w	r3, r3, #2
 8006604:	2b00      	cmp	r3, #0
 8006606:	d01b      	beq.n	8006640 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	f06f 0202 	mvn.w	r2, #2
 8006610:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	2201      	movs	r2, #1
 8006616:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	699b      	ldr	r3, [r3, #24]
 800661e:	f003 0303 	and.w	r3, r3, #3
 8006622:	2b00      	cmp	r3, #0
 8006624:	d003      	beq.n	800662e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006626:	6878      	ldr	r0, [r7, #4]
 8006628:	f000 f9f8 	bl	8006a1c <HAL_TIM_IC_CaptureCallback>
 800662c:	e005      	b.n	800663a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800662e:	6878      	ldr	r0, [r7, #4]
 8006630:	f000 f9ea 	bl	8006a08 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006634:	6878      	ldr	r0, [r7, #4]
 8006636:	f000 f9fb 	bl	8006a30 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	2200      	movs	r2, #0
 800663e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006640:	68bb      	ldr	r3, [r7, #8]
 8006642:	f003 0304 	and.w	r3, r3, #4
 8006646:	2b00      	cmp	r3, #0
 8006648:	d020      	beq.n	800668c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	f003 0304 	and.w	r3, r3, #4
 8006650:	2b00      	cmp	r3, #0
 8006652:	d01b      	beq.n	800668c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	f06f 0204 	mvn.w	r2, #4
 800665c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	2202      	movs	r2, #2
 8006662:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	699b      	ldr	r3, [r3, #24]
 800666a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800666e:	2b00      	cmp	r3, #0
 8006670:	d003      	beq.n	800667a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006672:	6878      	ldr	r0, [r7, #4]
 8006674:	f000 f9d2 	bl	8006a1c <HAL_TIM_IC_CaptureCallback>
 8006678:	e005      	b.n	8006686 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800667a:	6878      	ldr	r0, [r7, #4]
 800667c:	f000 f9c4 	bl	8006a08 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006680:	6878      	ldr	r0, [r7, #4]
 8006682:	f000 f9d5 	bl	8006a30 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	2200      	movs	r2, #0
 800668a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800668c:	68bb      	ldr	r3, [r7, #8]
 800668e:	f003 0308 	and.w	r3, r3, #8
 8006692:	2b00      	cmp	r3, #0
 8006694:	d020      	beq.n	80066d8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	f003 0308 	and.w	r3, r3, #8
 800669c:	2b00      	cmp	r3, #0
 800669e:	d01b      	beq.n	80066d8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	f06f 0208 	mvn.w	r2, #8
 80066a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	2204      	movs	r2, #4
 80066ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	69db      	ldr	r3, [r3, #28]
 80066b6:	f003 0303 	and.w	r3, r3, #3
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d003      	beq.n	80066c6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80066be:	6878      	ldr	r0, [r7, #4]
 80066c0:	f000 f9ac 	bl	8006a1c <HAL_TIM_IC_CaptureCallback>
 80066c4:	e005      	b.n	80066d2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80066c6:	6878      	ldr	r0, [r7, #4]
 80066c8:	f000 f99e 	bl	8006a08 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80066cc:	6878      	ldr	r0, [r7, #4]
 80066ce:	f000 f9af 	bl	8006a30 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	2200      	movs	r2, #0
 80066d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80066d8:	68bb      	ldr	r3, [r7, #8]
 80066da:	f003 0310 	and.w	r3, r3, #16
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d020      	beq.n	8006724 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	f003 0310 	and.w	r3, r3, #16
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d01b      	beq.n	8006724 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	f06f 0210 	mvn.w	r2, #16
 80066f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	2208      	movs	r2, #8
 80066fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	69db      	ldr	r3, [r3, #28]
 8006702:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006706:	2b00      	cmp	r3, #0
 8006708:	d003      	beq.n	8006712 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800670a:	6878      	ldr	r0, [r7, #4]
 800670c:	f000 f986 	bl	8006a1c <HAL_TIM_IC_CaptureCallback>
 8006710:	e005      	b.n	800671e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006712:	6878      	ldr	r0, [r7, #4]
 8006714:	f000 f978 	bl	8006a08 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006718:	6878      	ldr	r0, [r7, #4]
 800671a:	f000 f989 	bl	8006a30 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	2200      	movs	r2, #0
 8006722:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006724:	68bb      	ldr	r3, [r7, #8]
 8006726:	f003 0301 	and.w	r3, r3, #1
 800672a:	2b00      	cmp	r3, #0
 800672c:	d00c      	beq.n	8006748 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	f003 0301 	and.w	r3, r3, #1
 8006734:	2b00      	cmp	r3, #0
 8006736:	d007      	beq.n	8006748 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	f06f 0201 	mvn.w	r2, #1
 8006740:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006742:	6878      	ldr	r0, [r7, #4]
 8006744:	f7fb ff94 	bl	8002670 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8006748:	68bb      	ldr	r3, [r7, #8]
 800674a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800674e:	2b00      	cmp	r3, #0
 8006750:	d00c      	beq.n	800676c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006758:	2b00      	cmp	r3, #0
 800675a:	d007      	beq.n	800676c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8006764:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006766:	6878      	ldr	r0, [r7, #4]
 8006768:	f000 fdb6 	bl	80072d8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800676c:	68bb      	ldr	r3, [r7, #8]
 800676e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006772:	2b00      	cmp	r3, #0
 8006774:	d00c      	beq.n	8006790 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800677c:	2b00      	cmp	r3, #0
 800677e:	d007      	beq.n	8006790 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8006788:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800678a:	6878      	ldr	r0, [r7, #4]
 800678c:	f000 fdae 	bl	80072ec <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006790:	68bb      	ldr	r3, [r7, #8]
 8006792:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006796:	2b00      	cmp	r3, #0
 8006798:	d00c      	beq.n	80067b4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d007      	beq.n	80067b4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80067ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80067ae:	6878      	ldr	r0, [r7, #4]
 80067b0:	f000 f948 	bl	8006a44 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80067b4:	68bb      	ldr	r3, [r7, #8]
 80067b6:	f003 0320 	and.w	r3, r3, #32
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d00c      	beq.n	80067d8 <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	f003 0320 	and.w	r3, r3, #32
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d007      	beq.n	80067d8 <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	f06f 0220 	mvn.w	r2, #32
 80067d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80067d2:	6878      	ldr	r0, [r7, #4]
 80067d4:	f000 fd76 	bl	80072c4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80067d8:	bf00      	nop
 80067da:	3710      	adds	r7, #16
 80067dc:	46bd      	mov	sp, r7
 80067de:	bd80      	pop	{r7, pc}

080067e0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80067e0:	b580      	push	{r7, lr}
 80067e2:	b086      	sub	sp, #24
 80067e4:	af00      	add	r7, sp, #0
 80067e6:	60f8      	str	r0, [r7, #12]
 80067e8:	60b9      	str	r1, [r7, #8]
 80067ea:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80067ec:	2300      	movs	r3, #0
 80067ee:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80067f6:	2b01      	cmp	r3, #1
 80067f8:	d101      	bne.n	80067fe <HAL_TIM_PWM_ConfigChannel+0x1e>
 80067fa:	2302      	movs	r3, #2
 80067fc:	e0ff      	b.n	80069fe <HAL_TIM_PWM_ConfigChannel+0x21e>
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	2201      	movs	r2, #1
 8006802:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	2b14      	cmp	r3, #20
 800680a:	f200 80f0 	bhi.w	80069ee <HAL_TIM_PWM_ConfigChannel+0x20e>
 800680e:	a201      	add	r2, pc, #4	@ (adr r2, 8006814 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006810:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006814:	08006869 	.word	0x08006869
 8006818:	080069ef 	.word	0x080069ef
 800681c:	080069ef 	.word	0x080069ef
 8006820:	080069ef 	.word	0x080069ef
 8006824:	080068a9 	.word	0x080068a9
 8006828:	080069ef 	.word	0x080069ef
 800682c:	080069ef 	.word	0x080069ef
 8006830:	080069ef 	.word	0x080069ef
 8006834:	080068eb 	.word	0x080068eb
 8006838:	080069ef 	.word	0x080069ef
 800683c:	080069ef 	.word	0x080069ef
 8006840:	080069ef 	.word	0x080069ef
 8006844:	0800692b 	.word	0x0800692b
 8006848:	080069ef 	.word	0x080069ef
 800684c:	080069ef 	.word	0x080069ef
 8006850:	080069ef 	.word	0x080069ef
 8006854:	0800696d 	.word	0x0800696d
 8006858:	080069ef 	.word	0x080069ef
 800685c:	080069ef 	.word	0x080069ef
 8006860:	080069ef 	.word	0x080069ef
 8006864:	080069ad 	.word	0x080069ad
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	68b9      	ldr	r1, [r7, #8]
 800686e:	4618      	mov	r0, r3
 8006870:	f000 f976 	bl	8006b60 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	699a      	ldr	r2, [r3, #24]
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	f042 0208 	orr.w	r2, r2, #8
 8006882:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	699a      	ldr	r2, [r3, #24]
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	f022 0204 	bic.w	r2, r2, #4
 8006892:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	6999      	ldr	r1, [r3, #24]
 800689a:	68bb      	ldr	r3, [r7, #8]
 800689c:	691a      	ldr	r2, [r3, #16]
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	430a      	orrs	r2, r1
 80068a4:	619a      	str	r2, [r3, #24]
      break;
 80068a6:	e0a5      	b.n	80069f4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	68b9      	ldr	r1, [r7, #8]
 80068ae:	4618      	mov	r0, r3
 80068b0:	f000 f9dc 	bl	8006c6c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	699a      	ldr	r2, [r3, #24]
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80068c2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	699a      	ldr	r2, [r3, #24]
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80068d2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	6999      	ldr	r1, [r3, #24]
 80068da:	68bb      	ldr	r3, [r7, #8]
 80068dc:	691b      	ldr	r3, [r3, #16]
 80068de:	021a      	lsls	r2, r3, #8
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	430a      	orrs	r2, r1
 80068e6:	619a      	str	r2, [r3, #24]
      break;
 80068e8:	e084      	b.n	80069f4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	68b9      	ldr	r1, [r7, #8]
 80068f0:	4618      	mov	r0, r3
 80068f2:	f000 fa3b 	bl	8006d6c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	69da      	ldr	r2, [r3, #28]
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	f042 0208 	orr.w	r2, r2, #8
 8006904:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	69da      	ldr	r2, [r3, #28]
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	f022 0204 	bic.w	r2, r2, #4
 8006914:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	69d9      	ldr	r1, [r3, #28]
 800691c:	68bb      	ldr	r3, [r7, #8]
 800691e:	691a      	ldr	r2, [r3, #16]
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	430a      	orrs	r2, r1
 8006926:	61da      	str	r2, [r3, #28]
      break;
 8006928:	e064      	b.n	80069f4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	68b9      	ldr	r1, [r7, #8]
 8006930:	4618      	mov	r0, r3
 8006932:	f000 fa99 	bl	8006e68 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	69da      	ldr	r2, [r3, #28]
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006944:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	69da      	ldr	r2, [r3, #28]
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006954:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	69d9      	ldr	r1, [r3, #28]
 800695c:	68bb      	ldr	r3, [r7, #8]
 800695e:	691b      	ldr	r3, [r3, #16]
 8006960:	021a      	lsls	r2, r3, #8
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	430a      	orrs	r2, r1
 8006968:	61da      	str	r2, [r3, #28]
      break;
 800696a:	e043      	b.n	80069f4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	68b9      	ldr	r1, [r7, #8]
 8006972:	4618      	mov	r0, r3
 8006974:	f000 fadc 	bl	8006f30 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	f042 0208 	orr.w	r2, r2, #8
 8006986:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	f022 0204 	bic.w	r2, r2, #4
 8006996:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800699e:	68bb      	ldr	r3, [r7, #8]
 80069a0:	691a      	ldr	r2, [r3, #16]
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	430a      	orrs	r2, r1
 80069a8:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80069aa:	e023      	b.n	80069f4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	68b9      	ldr	r1, [r7, #8]
 80069b2:	4618      	mov	r0, r3
 80069b4:	f000 fb1a 	bl	8006fec <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80069c6:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80069d6:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80069de:	68bb      	ldr	r3, [r7, #8]
 80069e0:	691b      	ldr	r3, [r3, #16]
 80069e2:	021a      	lsls	r2, r3, #8
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	430a      	orrs	r2, r1
 80069ea:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80069ec:	e002      	b.n	80069f4 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 80069ee:	2301      	movs	r3, #1
 80069f0:	75fb      	strb	r3, [r7, #23]
      break;
 80069f2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	2200      	movs	r2, #0
 80069f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80069fc:	7dfb      	ldrb	r3, [r7, #23]
}
 80069fe:	4618      	mov	r0, r3
 8006a00:	3718      	adds	r7, #24
 8006a02:	46bd      	mov	sp, r7
 8006a04:	bd80      	pop	{r7, pc}
 8006a06:	bf00      	nop

08006a08 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006a08:	b480      	push	{r7}
 8006a0a:	b083      	sub	sp, #12
 8006a0c:	af00      	add	r7, sp, #0
 8006a0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006a10:	bf00      	nop
 8006a12:	370c      	adds	r7, #12
 8006a14:	46bd      	mov	sp, r7
 8006a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a1a:	4770      	bx	lr

08006a1c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006a1c:	b480      	push	{r7}
 8006a1e:	b083      	sub	sp, #12
 8006a20:	af00      	add	r7, sp, #0
 8006a22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006a24:	bf00      	nop
 8006a26:	370c      	adds	r7, #12
 8006a28:	46bd      	mov	sp, r7
 8006a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a2e:	4770      	bx	lr

08006a30 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006a30:	b480      	push	{r7}
 8006a32:	b083      	sub	sp, #12
 8006a34:	af00      	add	r7, sp, #0
 8006a36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006a38:	bf00      	nop
 8006a3a:	370c      	adds	r7, #12
 8006a3c:	46bd      	mov	sp, r7
 8006a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a42:	4770      	bx	lr

08006a44 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006a44:	b480      	push	{r7}
 8006a46:	b083      	sub	sp, #12
 8006a48:	af00      	add	r7, sp, #0
 8006a4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006a4c:	bf00      	nop
 8006a4e:	370c      	adds	r7, #12
 8006a50:	46bd      	mov	sp, r7
 8006a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a56:	4770      	bx	lr

08006a58 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006a58:	b480      	push	{r7}
 8006a5a:	b085      	sub	sp, #20
 8006a5c:	af00      	add	r7, sp, #0
 8006a5e:	6078      	str	r0, [r7, #4]
 8006a60:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	4a38      	ldr	r2, [pc, #224]	@ (8006b4c <TIM_Base_SetConfig+0xf4>)
 8006a6c:	4293      	cmp	r3, r2
 8006a6e:	d007      	beq.n	8006a80 <TIM_Base_SetConfig+0x28>
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006a76:	d003      	beq.n	8006a80 <TIM_Base_SetConfig+0x28>
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	4a35      	ldr	r2, [pc, #212]	@ (8006b50 <TIM_Base_SetConfig+0xf8>)
 8006a7c:	4293      	cmp	r3, r2
 8006a7e:	d108      	bne.n	8006a92 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006a86:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006a88:	683b      	ldr	r3, [r7, #0]
 8006a8a:	685b      	ldr	r3, [r3, #4]
 8006a8c:	68fa      	ldr	r2, [r7, #12]
 8006a8e:	4313      	orrs	r3, r2
 8006a90:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	4a2d      	ldr	r2, [pc, #180]	@ (8006b4c <TIM_Base_SetConfig+0xf4>)
 8006a96:	4293      	cmp	r3, r2
 8006a98:	d013      	beq.n	8006ac2 <TIM_Base_SetConfig+0x6a>
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006aa0:	d00f      	beq.n	8006ac2 <TIM_Base_SetConfig+0x6a>
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	4a2a      	ldr	r2, [pc, #168]	@ (8006b50 <TIM_Base_SetConfig+0xf8>)
 8006aa6:	4293      	cmp	r3, r2
 8006aa8:	d00b      	beq.n	8006ac2 <TIM_Base_SetConfig+0x6a>
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	4a29      	ldr	r2, [pc, #164]	@ (8006b54 <TIM_Base_SetConfig+0xfc>)
 8006aae:	4293      	cmp	r3, r2
 8006ab0:	d007      	beq.n	8006ac2 <TIM_Base_SetConfig+0x6a>
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	4a28      	ldr	r2, [pc, #160]	@ (8006b58 <TIM_Base_SetConfig+0x100>)
 8006ab6:	4293      	cmp	r3, r2
 8006ab8:	d003      	beq.n	8006ac2 <TIM_Base_SetConfig+0x6a>
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	4a27      	ldr	r2, [pc, #156]	@ (8006b5c <TIM_Base_SetConfig+0x104>)
 8006abe:	4293      	cmp	r3, r2
 8006ac0:	d108      	bne.n	8006ad4 <TIM_Base_SetConfig+0x7c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006ac8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006aca:	683b      	ldr	r3, [r7, #0]
 8006acc:	68db      	ldr	r3, [r3, #12]
 8006ace:	68fa      	ldr	r2, [r7, #12]
 8006ad0:	4313      	orrs	r3, r2
 8006ad2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006ada:	683b      	ldr	r3, [r7, #0]
 8006adc:	695b      	ldr	r3, [r3, #20]
 8006ade:	4313      	orrs	r3, r2
 8006ae0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	68fa      	ldr	r2, [r7, #12]
 8006ae6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006ae8:	683b      	ldr	r3, [r7, #0]
 8006aea:	689a      	ldr	r2, [r3, #8]
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006af0:	683b      	ldr	r3, [r7, #0]
 8006af2:	681a      	ldr	r2, [r3, #0]
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	4a14      	ldr	r2, [pc, #80]	@ (8006b4c <TIM_Base_SetConfig+0xf4>)
 8006afc:	4293      	cmp	r3, r2
 8006afe:	d00b      	beq.n	8006b18 <TIM_Base_SetConfig+0xc0>
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	4a14      	ldr	r2, [pc, #80]	@ (8006b54 <TIM_Base_SetConfig+0xfc>)
 8006b04:	4293      	cmp	r3, r2
 8006b06:	d007      	beq.n	8006b18 <TIM_Base_SetConfig+0xc0>
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	4a13      	ldr	r2, [pc, #76]	@ (8006b58 <TIM_Base_SetConfig+0x100>)
 8006b0c:	4293      	cmp	r3, r2
 8006b0e:	d003      	beq.n	8006b18 <TIM_Base_SetConfig+0xc0>
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	4a12      	ldr	r2, [pc, #72]	@ (8006b5c <TIM_Base_SetConfig+0x104>)
 8006b14:	4293      	cmp	r3, r2
 8006b16:	d103      	bne.n	8006b20 <TIM_Base_SetConfig+0xc8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006b18:	683b      	ldr	r3, [r7, #0]
 8006b1a:	691a      	ldr	r2, [r3, #16]
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	2201      	movs	r2, #1
 8006b24:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	691b      	ldr	r3, [r3, #16]
 8006b2a:	f003 0301 	and.w	r3, r3, #1
 8006b2e:	2b01      	cmp	r3, #1
 8006b30:	d105      	bne.n	8006b3e <TIM_Base_SetConfig+0xe6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	691b      	ldr	r3, [r3, #16]
 8006b36:	f023 0201 	bic.w	r2, r3, #1
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	611a      	str	r2, [r3, #16]
  }
}
 8006b3e:	bf00      	nop
 8006b40:	3714      	adds	r7, #20
 8006b42:	46bd      	mov	sp, r7
 8006b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b48:	4770      	bx	lr
 8006b4a:	bf00      	nop
 8006b4c:	40012c00 	.word	0x40012c00
 8006b50:	40000400 	.word	0x40000400
 8006b54:	40014000 	.word	0x40014000
 8006b58:	40014400 	.word	0x40014400
 8006b5c:	40014800 	.word	0x40014800

08006b60 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006b60:	b480      	push	{r7}
 8006b62:	b087      	sub	sp, #28
 8006b64:	af00      	add	r7, sp, #0
 8006b66:	6078      	str	r0, [r7, #4]
 8006b68:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	6a1b      	ldr	r3, [r3, #32]
 8006b6e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	6a1b      	ldr	r3, [r3, #32]
 8006b74:	f023 0201 	bic.w	r2, r3, #1
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	685b      	ldr	r3, [r3, #4]
 8006b80:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	699b      	ldr	r3, [r3, #24]
 8006b86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006b8e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006b92:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	f023 0303 	bic.w	r3, r3, #3
 8006b9a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006b9c:	683b      	ldr	r3, [r7, #0]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	68fa      	ldr	r2, [r7, #12]
 8006ba2:	4313      	orrs	r3, r2
 8006ba4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006ba6:	697b      	ldr	r3, [r7, #20]
 8006ba8:	f023 0302 	bic.w	r3, r3, #2
 8006bac:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006bae:	683b      	ldr	r3, [r7, #0]
 8006bb0:	689b      	ldr	r3, [r3, #8]
 8006bb2:	697a      	ldr	r2, [r7, #20]
 8006bb4:	4313      	orrs	r3, r2
 8006bb6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	4a28      	ldr	r2, [pc, #160]	@ (8006c5c <TIM_OC1_SetConfig+0xfc>)
 8006bbc:	4293      	cmp	r3, r2
 8006bbe:	d00b      	beq.n	8006bd8 <TIM_OC1_SetConfig+0x78>
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	4a27      	ldr	r2, [pc, #156]	@ (8006c60 <TIM_OC1_SetConfig+0x100>)
 8006bc4:	4293      	cmp	r3, r2
 8006bc6:	d007      	beq.n	8006bd8 <TIM_OC1_SetConfig+0x78>
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	4a26      	ldr	r2, [pc, #152]	@ (8006c64 <TIM_OC1_SetConfig+0x104>)
 8006bcc:	4293      	cmp	r3, r2
 8006bce:	d003      	beq.n	8006bd8 <TIM_OC1_SetConfig+0x78>
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	4a25      	ldr	r2, [pc, #148]	@ (8006c68 <TIM_OC1_SetConfig+0x108>)
 8006bd4:	4293      	cmp	r3, r2
 8006bd6:	d10c      	bne.n	8006bf2 <TIM_OC1_SetConfig+0x92>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006bd8:	697b      	ldr	r3, [r7, #20]
 8006bda:	f023 0308 	bic.w	r3, r3, #8
 8006bde:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006be0:	683b      	ldr	r3, [r7, #0]
 8006be2:	68db      	ldr	r3, [r3, #12]
 8006be4:	697a      	ldr	r2, [r7, #20]
 8006be6:	4313      	orrs	r3, r2
 8006be8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006bea:	697b      	ldr	r3, [r7, #20]
 8006bec:	f023 0304 	bic.w	r3, r3, #4
 8006bf0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	4a19      	ldr	r2, [pc, #100]	@ (8006c5c <TIM_OC1_SetConfig+0xfc>)
 8006bf6:	4293      	cmp	r3, r2
 8006bf8:	d00b      	beq.n	8006c12 <TIM_OC1_SetConfig+0xb2>
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	4a18      	ldr	r2, [pc, #96]	@ (8006c60 <TIM_OC1_SetConfig+0x100>)
 8006bfe:	4293      	cmp	r3, r2
 8006c00:	d007      	beq.n	8006c12 <TIM_OC1_SetConfig+0xb2>
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	4a17      	ldr	r2, [pc, #92]	@ (8006c64 <TIM_OC1_SetConfig+0x104>)
 8006c06:	4293      	cmp	r3, r2
 8006c08:	d003      	beq.n	8006c12 <TIM_OC1_SetConfig+0xb2>
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	4a16      	ldr	r2, [pc, #88]	@ (8006c68 <TIM_OC1_SetConfig+0x108>)
 8006c0e:	4293      	cmp	r3, r2
 8006c10:	d111      	bne.n	8006c36 <TIM_OC1_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006c12:	693b      	ldr	r3, [r7, #16]
 8006c14:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006c18:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006c1a:	693b      	ldr	r3, [r7, #16]
 8006c1c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006c20:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006c22:	683b      	ldr	r3, [r7, #0]
 8006c24:	695b      	ldr	r3, [r3, #20]
 8006c26:	693a      	ldr	r2, [r7, #16]
 8006c28:	4313      	orrs	r3, r2
 8006c2a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006c2c:	683b      	ldr	r3, [r7, #0]
 8006c2e:	699b      	ldr	r3, [r3, #24]
 8006c30:	693a      	ldr	r2, [r7, #16]
 8006c32:	4313      	orrs	r3, r2
 8006c34:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	693a      	ldr	r2, [r7, #16]
 8006c3a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	68fa      	ldr	r2, [r7, #12]
 8006c40:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006c42:	683b      	ldr	r3, [r7, #0]
 8006c44:	685a      	ldr	r2, [r3, #4]
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	697a      	ldr	r2, [r7, #20]
 8006c4e:	621a      	str	r2, [r3, #32]
}
 8006c50:	bf00      	nop
 8006c52:	371c      	adds	r7, #28
 8006c54:	46bd      	mov	sp, r7
 8006c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c5a:	4770      	bx	lr
 8006c5c:	40012c00 	.word	0x40012c00
 8006c60:	40014000 	.word	0x40014000
 8006c64:	40014400 	.word	0x40014400
 8006c68:	40014800 	.word	0x40014800

08006c6c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006c6c:	b480      	push	{r7}
 8006c6e:	b087      	sub	sp, #28
 8006c70:	af00      	add	r7, sp, #0
 8006c72:	6078      	str	r0, [r7, #4]
 8006c74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	6a1b      	ldr	r3, [r3, #32]
 8006c7a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	6a1b      	ldr	r3, [r3, #32]
 8006c80:	f023 0210 	bic.w	r2, r3, #16
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	685b      	ldr	r3, [r3, #4]
 8006c8c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	699b      	ldr	r3, [r3, #24]
 8006c92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006c9a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006c9e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006ca6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006ca8:	683b      	ldr	r3, [r7, #0]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	021b      	lsls	r3, r3, #8
 8006cae:	68fa      	ldr	r2, [r7, #12]
 8006cb0:	4313      	orrs	r3, r2
 8006cb2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006cb4:	697b      	ldr	r3, [r7, #20]
 8006cb6:	f023 0320 	bic.w	r3, r3, #32
 8006cba:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006cbc:	683b      	ldr	r3, [r7, #0]
 8006cbe:	689b      	ldr	r3, [r3, #8]
 8006cc0:	011b      	lsls	r3, r3, #4
 8006cc2:	697a      	ldr	r2, [r7, #20]
 8006cc4:	4313      	orrs	r3, r2
 8006cc6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	4a24      	ldr	r2, [pc, #144]	@ (8006d5c <TIM_OC2_SetConfig+0xf0>)
 8006ccc:	4293      	cmp	r3, r2
 8006cce:	d10d      	bne.n	8006cec <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006cd0:	697b      	ldr	r3, [r7, #20]
 8006cd2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006cd6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006cd8:	683b      	ldr	r3, [r7, #0]
 8006cda:	68db      	ldr	r3, [r3, #12]
 8006cdc:	011b      	lsls	r3, r3, #4
 8006cde:	697a      	ldr	r2, [r7, #20]
 8006ce0:	4313      	orrs	r3, r2
 8006ce2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006ce4:	697b      	ldr	r3, [r7, #20]
 8006ce6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006cea:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	4a1b      	ldr	r2, [pc, #108]	@ (8006d5c <TIM_OC2_SetConfig+0xf0>)
 8006cf0:	4293      	cmp	r3, r2
 8006cf2:	d00b      	beq.n	8006d0c <TIM_OC2_SetConfig+0xa0>
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	4a1a      	ldr	r2, [pc, #104]	@ (8006d60 <TIM_OC2_SetConfig+0xf4>)
 8006cf8:	4293      	cmp	r3, r2
 8006cfa:	d007      	beq.n	8006d0c <TIM_OC2_SetConfig+0xa0>
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	4a19      	ldr	r2, [pc, #100]	@ (8006d64 <TIM_OC2_SetConfig+0xf8>)
 8006d00:	4293      	cmp	r3, r2
 8006d02:	d003      	beq.n	8006d0c <TIM_OC2_SetConfig+0xa0>
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	4a18      	ldr	r2, [pc, #96]	@ (8006d68 <TIM_OC2_SetConfig+0xfc>)
 8006d08:	4293      	cmp	r3, r2
 8006d0a:	d113      	bne.n	8006d34 <TIM_OC2_SetConfig+0xc8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006d0c:	693b      	ldr	r3, [r7, #16]
 8006d0e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006d12:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006d14:	693b      	ldr	r3, [r7, #16]
 8006d16:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006d1a:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006d1c:	683b      	ldr	r3, [r7, #0]
 8006d1e:	695b      	ldr	r3, [r3, #20]
 8006d20:	009b      	lsls	r3, r3, #2
 8006d22:	693a      	ldr	r2, [r7, #16]
 8006d24:	4313      	orrs	r3, r2
 8006d26:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006d28:	683b      	ldr	r3, [r7, #0]
 8006d2a:	699b      	ldr	r3, [r3, #24]
 8006d2c:	009b      	lsls	r3, r3, #2
 8006d2e:	693a      	ldr	r2, [r7, #16]
 8006d30:	4313      	orrs	r3, r2
 8006d32:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	693a      	ldr	r2, [r7, #16]
 8006d38:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	68fa      	ldr	r2, [r7, #12]
 8006d3e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006d40:	683b      	ldr	r3, [r7, #0]
 8006d42:	685a      	ldr	r2, [r3, #4]
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	697a      	ldr	r2, [r7, #20]
 8006d4c:	621a      	str	r2, [r3, #32]
}
 8006d4e:	bf00      	nop
 8006d50:	371c      	adds	r7, #28
 8006d52:	46bd      	mov	sp, r7
 8006d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d58:	4770      	bx	lr
 8006d5a:	bf00      	nop
 8006d5c:	40012c00 	.word	0x40012c00
 8006d60:	40014000 	.word	0x40014000
 8006d64:	40014400 	.word	0x40014400
 8006d68:	40014800 	.word	0x40014800

08006d6c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006d6c:	b480      	push	{r7}
 8006d6e:	b087      	sub	sp, #28
 8006d70:	af00      	add	r7, sp, #0
 8006d72:	6078      	str	r0, [r7, #4]
 8006d74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	6a1b      	ldr	r3, [r3, #32]
 8006d7a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	6a1b      	ldr	r3, [r3, #32]
 8006d80:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	685b      	ldr	r3, [r3, #4]
 8006d8c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	69db      	ldr	r3, [r3, #28]
 8006d92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006d9a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006d9e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	f023 0303 	bic.w	r3, r3, #3
 8006da6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006da8:	683b      	ldr	r3, [r7, #0]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	68fa      	ldr	r2, [r7, #12]
 8006dae:	4313      	orrs	r3, r2
 8006db0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006db2:	697b      	ldr	r3, [r7, #20]
 8006db4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006db8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006dba:	683b      	ldr	r3, [r7, #0]
 8006dbc:	689b      	ldr	r3, [r3, #8]
 8006dbe:	021b      	lsls	r3, r3, #8
 8006dc0:	697a      	ldr	r2, [r7, #20]
 8006dc2:	4313      	orrs	r3, r2
 8006dc4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	4a23      	ldr	r2, [pc, #140]	@ (8006e58 <TIM_OC3_SetConfig+0xec>)
 8006dca:	4293      	cmp	r3, r2
 8006dcc:	d10d      	bne.n	8006dea <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006dce:	697b      	ldr	r3, [r7, #20]
 8006dd0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006dd4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006dd6:	683b      	ldr	r3, [r7, #0]
 8006dd8:	68db      	ldr	r3, [r3, #12]
 8006dda:	021b      	lsls	r3, r3, #8
 8006ddc:	697a      	ldr	r2, [r7, #20]
 8006dde:	4313      	orrs	r3, r2
 8006de0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006de2:	697b      	ldr	r3, [r7, #20]
 8006de4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006de8:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	4a1a      	ldr	r2, [pc, #104]	@ (8006e58 <TIM_OC3_SetConfig+0xec>)
 8006dee:	4293      	cmp	r3, r2
 8006df0:	d00b      	beq.n	8006e0a <TIM_OC3_SetConfig+0x9e>
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	4a19      	ldr	r2, [pc, #100]	@ (8006e5c <TIM_OC3_SetConfig+0xf0>)
 8006df6:	4293      	cmp	r3, r2
 8006df8:	d007      	beq.n	8006e0a <TIM_OC3_SetConfig+0x9e>
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	4a18      	ldr	r2, [pc, #96]	@ (8006e60 <TIM_OC3_SetConfig+0xf4>)
 8006dfe:	4293      	cmp	r3, r2
 8006e00:	d003      	beq.n	8006e0a <TIM_OC3_SetConfig+0x9e>
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	4a17      	ldr	r2, [pc, #92]	@ (8006e64 <TIM_OC3_SetConfig+0xf8>)
 8006e06:	4293      	cmp	r3, r2
 8006e08:	d113      	bne.n	8006e32 <TIM_OC3_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006e0a:	693b      	ldr	r3, [r7, #16]
 8006e0c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006e10:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006e12:	693b      	ldr	r3, [r7, #16]
 8006e14:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006e18:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006e1a:	683b      	ldr	r3, [r7, #0]
 8006e1c:	695b      	ldr	r3, [r3, #20]
 8006e1e:	011b      	lsls	r3, r3, #4
 8006e20:	693a      	ldr	r2, [r7, #16]
 8006e22:	4313      	orrs	r3, r2
 8006e24:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006e26:	683b      	ldr	r3, [r7, #0]
 8006e28:	699b      	ldr	r3, [r3, #24]
 8006e2a:	011b      	lsls	r3, r3, #4
 8006e2c:	693a      	ldr	r2, [r7, #16]
 8006e2e:	4313      	orrs	r3, r2
 8006e30:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	693a      	ldr	r2, [r7, #16]
 8006e36:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	68fa      	ldr	r2, [r7, #12]
 8006e3c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006e3e:	683b      	ldr	r3, [r7, #0]
 8006e40:	685a      	ldr	r2, [r3, #4]
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	697a      	ldr	r2, [r7, #20]
 8006e4a:	621a      	str	r2, [r3, #32]
}
 8006e4c:	bf00      	nop
 8006e4e:	371c      	adds	r7, #28
 8006e50:	46bd      	mov	sp, r7
 8006e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e56:	4770      	bx	lr
 8006e58:	40012c00 	.word	0x40012c00
 8006e5c:	40014000 	.word	0x40014000
 8006e60:	40014400 	.word	0x40014400
 8006e64:	40014800 	.word	0x40014800

08006e68 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006e68:	b480      	push	{r7}
 8006e6a:	b087      	sub	sp, #28
 8006e6c:	af00      	add	r7, sp, #0
 8006e6e:	6078      	str	r0, [r7, #4]
 8006e70:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	6a1b      	ldr	r3, [r3, #32]
 8006e76:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	6a1b      	ldr	r3, [r3, #32]
 8006e7c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	685b      	ldr	r3, [r3, #4]
 8006e88:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	69db      	ldr	r3, [r3, #28]
 8006e8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006e96:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006e9a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006ea2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006ea4:	683b      	ldr	r3, [r7, #0]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	021b      	lsls	r3, r3, #8
 8006eaa:	68fa      	ldr	r2, [r7, #12]
 8006eac:	4313      	orrs	r3, r2
 8006eae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006eb0:	693b      	ldr	r3, [r7, #16]
 8006eb2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006eb6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006eb8:	683b      	ldr	r3, [r7, #0]
 8006eba:	689b      	ldr	r3, [r3, #8]
 8006ebc:	031b      	lsls	r3, r3, #12
 8006ebe:	693a      	ldr	r2, [r7, #16]
 8006ec0:	4313      	orrs	r3, r2
 8006ec2:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	4a16      	ldr	r2, [pc, #88]	@ (8006f20 <TIM_OC4_SetConfig+0xb8>)
 8006ec8:	4293      	cmp	r3, r2
 8006eca:	d00b      	beq.n	8006ee4 <TIM_OC4_SetConfig+0x7c>
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	4a15      	ldr	r2, [pc, #84]	@ (8006f24 <TIM_OC4_SetConfig+0xbc>)
 8006ed0:	4293      	cmp	r3, r2
 8006ed2:	d007      	beq.n	8006ee4 <TIM_OC4_SetConfig+0x7c>
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	4a14      	ldr	r2, [pc, #80]	@ (8006f28 <TIM_OC4_SetConfig+0xc0>)
 8006ed8:	4293      	cmp	r3, r2
 8006eda:	d003      	beq.n	8006ee4 <TIM_OC4_SetConfig+0x7c>
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	4a13      	ldr	r2, [pc, #76]	@ (8006f2c <TIM_OC4_SetConfig+0xc4>)
 8006ee0:	4293      	cmp	r3, r2
 8006ee2:	d109      	bne.n	8006ef8 <TIM_OC4_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006ee4:	697b      	ldr	r3, [r7, #20]
 8006ee6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006eea:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006eec:	683b      	ldr	r3, [r7, #0]
 8006eee:	695b      	ldr	r3, [r3, #20]
 8006ef0:	019b      	lsls	r3, r3, #6
 8006ef2:	697a      	ldr	r2, [r7, #20]
 8006ef4:	4313      	orrs	r3, r2
 8006ef6:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	697a      	ldr	r2, [r7, #20]
 8006efc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	68fa      	ldr	r2, [r7, #12]
 8006f02:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006f04:	683b      	ldr	r3, [r7, #0]
 8006f06:	685a      	ldr	r2, [r3, #4]
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	693a      	ldr	r2, [r7, #16]
 8006f10:	621a      	str	r2, [r3, #32]
}
 8006f12:	bf00      	nop
 8006f14:	371c      	adds	r7, #28
 8006f16:	46bd      	mov	sp, r7
 8006f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f1c:	4770      	bx	lr
 8006f1e:	bf00      	nop
 8006f20:	40012c00 	.word	0x40012c00
 8006f24:	40014000 	.word	0x40014000
 8006f28:	40014400 	.word	0x40014400
 8006f2c:	40014800 	.word	0x40014800

08006f30 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006f30:	b480      	push	{r7}
 8006f32:	b087      	sub	sp, #28
 8006f34:	af00      	add	r7, sp, #0
 8006f36:	6078      	str	r0, [r7, #4]
 8006f38:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	6a1b      	ldr	r3, [r3, #32]
 8006f3e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	6a1b      	ldr	r3, [r3, #32]
 8006f44:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	685b      	ldr	r3, [r3, #4]
 8006f50:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006f56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006f5e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006f62:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006f64:	683b      	ldr	r3, [r7, #0]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	68fa      	ldr	r2, [r7, #12]
 8006f6a:	4313      	orrs	r3, r2
 8006f6c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006f6e:	693b      	ldr	r3, [r7, #16]
 8006f70:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8006f74:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006f76:	683b      	ldr	r3, [r7, #0]
 8006f78:	689b      	ldr	r3, [r3, #8]
 8006f7a:	041b      	lsls	r3, r3, #16
 8006f7c:	693a      	ldr	r2, [r7, #16]
 8006f7e:	4313      	orrs	r3, r2
 8006f80:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	4a15      	ldr	r2, [pc, #84]	@ (8006fdc <TIM_OC5_SetConfig+0xac>)
 8006f86:	4293      	cmp	r3, r2
 8006f88:	d00b      	beq.n	8006fa2 <TIM_OC5_SetConfig+0x72>
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	4a14      	ldr	r2, [pc, #80]	@ (8006fe0 <TIM_OC5_SetConfig+0xb0>)
 8006f8e:	4293      	cmp	r3, r2
 8006f90:	d007      	beq.n	8006fa2 <TIM_OC5_SetConfig+0x72>
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	4a13      	ldr	r2, [pc, #76]	@ (8006fe4 <TIM_OC5_SetConfig+0xb4>)
 8006f96:	4293      	cmp	r3, r2
 8006f98:	d003      	beq.n	8006fa2 <TIM_OC5_SetConfig+0x72>
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	4a12      	ldr	r2, [pc, #72]	@ (8006fe8 <TIM_OC5_SetConfig+0xb8>)
 8006f9e:	4293      	cmp	r3, r2
 8006fa0:	d109      	bne.n	8006fb6 <TIM_OC5_SetConfig+0x86>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006fa2:	697b      	ldr	r3, [r7, #20]
 8006fa4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006fa8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006faa:	683b      	ldr	r3, [r7, #0]
 8006fac:	695b      	ldr	r3, [r3, #20]
 8006fae:	021b      	lsls	r3, r3, #8
 8006fb0:	697a      	ldr	r2, [r7, #20]
 8006fb2:	4313      	orrs	r3, r2
 8006fb4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	697a      	ldr	r2, [r7, #20]
 8006fba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	68fa      	ldr	r2, [r7, #12]
 8006fc0:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006fc2:	683b      	ldr	r3, [r7, #0]
 8006fc4:	685a      	ldr	r2, [r3, #4]
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	693a      	ldr	r2, [r7, #16]
 8006fce:	621a      	str	r2, [r3, #32]
}
 8006fd0:	bf00      	nop
 8006fd2:	371c      	adds	r7, #28
 8006fd4:	46bd      	mov	sp, r7
 8006fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fda:	4770      	bx	lr
 8006fdc:	40012c00 	.word	0x40012c00
 8006fe0:	40014000 	.word	0x40014000
 8006fe4:	40014400 	.word	0x40014400
 8006fe8:	40014800 	.word	0x40014800

08006fec <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006fec:	b480      	push	{r7}
 8006fee:	b087      	sub	sp, #28
 8006ff0:	af00      	add	r7, sp, #0
 8006ff2:	6078      	str	r0, [r7, #4]
 8006ff4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	6a1b      	ldr	r3, [r3, #32]
 8006ffa:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	6a1b      	ldr	r3, [r3, #32]
 8007000:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	685b      	ldr	r3, [r3, #4]
 800700c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007012:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800701a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800701e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007020:	683b      	ldr	r3, [r7, #0]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	021b      	lsls	r3, r3, #8
 8007026:	68fa      	ldr	r2, [r7, #12]
 8007028:	4313      	orrs	r3, r2
 800702a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800702c:	693b      	ldr	r3, [r7, #16]
 800702e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007032:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8007034:	683b      	ldr	r3, [r7, #0]
 8007036:	689b      	ldr	r3, [r3, #8]
 8007038:	051b      	lsls	r3, r3, #20
 800703a:	693a      	ldr	r2, [r7, #16]
 800703c:	4313      	orrs	r3, r2
 800703e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	4a16      	ldr	r2, [pc, #88]	@ (800709c <TIM_OC6_SetConfig+0xb0>)
 8007044:	4293      	cmp	r3, r2
 8007046:	d00b      	beq.n	8007060 <TIM_OC6_SetConfig+0x74>
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	4a15      	ldr	r2, [pc, #84]	@ (80070a0 <TIM_OC6_SetConfig+0xb4>)
 800704c:	4293      	cmp	r3, r2
 800704e:	d007      	beq.n	8007060 <TIM_OC6_SetConfig+0x74>
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	4a14      	ldr	r2, [pc, #80]	@ (80070a4 <TIM_OC6_SetConfig+0xb8>)
 8007054:	4293      	cmp	r3, r2
 8007056:	d003      	beq.n	8007060 <TIM_OC6_SetConfig+0x74>
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	4a13      	ldr	r2, [pc, #76]	@ (80070a8 <TIM_OC6_SetConfig+0xbc>)
 800705c:	4293      	cmp	r3, r2
 800705e:	d109      	bne.n	8007074 <TIM_OC6_SetConfig+0x88>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007060:	697b      	ldr	r3, [r7, #20]
 8007062:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007066:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007068:	683b      	ldr	r3, [r7, #0]
 800706a:	695b      	ldr	r3, [r3, #20]
 800706c:	029b      	lsls	r3, r3, #10
 800706e:	697a      	ldr	r2, [r7, #20]
 8007070:	4313      	orrs	r3, r2
 8007072:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	697a      	ldr	r2, [r7, #20]
 8007078:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	68fa      	ldr	r2, [r7, #12]
 800707e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007080:	683b      	ldr	r3, [r7, #0]
 8007082:	685a      	ldr	r2, [r3, #4]
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	693a      	ldr	r2, [r7, #16]
 800708c:	621a      	str	r2, [r3, #32]
}
 800708e:	bf00      	nop
 8007090:	371c      	adds	r7, #28
 8007092:	46bd      	mov	sp, r7
 8007094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007098:	4770      	bx	lr
 800709a:	bf00      	nop
 800709c:	40012c00 	.word	0x40012c00
 80070a0:	40014000 	.word	0x40014000
 80070a4:	40014400 	.word	0x40014400
 80070a8:	40014800 	.word	0x40014800

080070ac <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80070ac:	b480      	push	{r7}
 80070ae:	b087      	sub	sp, #28
 80070b0:	af00      	add	r7, sp, #0
 80070b2:	60f8      	str	r0, [r7, #12]
 80070b4:	60b9      	str	r1, [r7, #8]
 80070b6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80070b8:	68bb      	ldr	r3, [r7, #8]
 80070ba:	f003 031f 	and.w	r3, r3, #31
 80070be:	2201      	movs	r2, #1
 80070c0:	fa02 f303 	lsl.w	r3, r2, r3
 80070c4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	6a1a      	ldr	r2, [r3, #32]
 80070ca:	697b      	ldr	r3, [r7, #20]
 80070cc:	43db      	mvns	r3, r3
 80070ce:	401a      	ands	r2, r3
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	6a1a      	ldr	r2, [r3, #32]
 80070d8:	68bb      	ldr	r3, [r7, #8]
 80070da:	f003 031f 	and.w	r3, r3, #31
 80070de:	6879      	ldr	r1, [r7, #4]
 80070e0:	fa01 f303 	lsl.w	r3, r1, r3
 80070e4:	431a      	orrs	r2, r3
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	621a      	str	r2, [r3, #32]
}
 80070ea:	bf00      	nop
 80070ec:	371c      	adds	r7, #28
 80070ee:	46bd      	mov	sp, r7
 80070f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070f4:	4770      	bx	lr
	...

080070f8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80070f8:	b480      	push	{r7}
 80070fa:	b085      	sub	sp, #20
 80070fc:	af00      	add	r7, sp, #0
 80070fe:	6078      	str	r0, [r7, #4]
 8007100:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007108:	2b01      	cmp	r3, #1
 800710a:	d101      	bne.n	8007110 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800710c:	2302      	movs	r3, #2
 800710e:	e054      	b.n	80071ba <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	2201      	movs	r2, #1
 8007114:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	2202      	movs	r2, #2
 800711c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	685b      	ldr	r3, [r3, #4]
 8007126:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	689b      	ldr	r3, [r3, #8]
 800712e:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	4a24      	ldr	r2, [pc, #144]	@ (80071c8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8007136:	4293      	cmp	r3, r2
 8007138:	d108      	bne.n	800714c <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8007140:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007142:	683b      	ldr	r3, [r7, #0]
 8007144:	685b      	ldr	r3, [r3, #4]
 8007146:	68fa      	ldr	r2, [r7, #12]
 8007148:	4313      	orrs	r3, r2
 800714a:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007152:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007154:	683b      	ldr	r3, [r7, #0]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	68fa      	ldr	r2, [r7, #12]
 800715a:	4313      	orrs	r3, r2
 800715c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	68fa      	ldr	r2, [r7, #12]
 8007164:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	4a17      	ldr	r2, [pc, #92]	@ (80071c8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800716c:	4293      	cmp	r3, r2
 800716e:	d00e      	beq.n	800718e <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007178:	d009      	beq.n	800718e <HAL_TIMEx_MasterConfigSynchronization+0x96>
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	4a13      	ldr	r2, [pc, #76]	@ (80071cc <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8007180:	4293      	cmp	r3, r2
 8007182:	d004      	beq.n	800718e <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	4a11      	ldr	r2, [pc, #68]	@ (80071d0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800718a:	4293      	cmp	r3, r2
 800718c:	d10c      	bne.n	80071a8 <HAL_TIMEx_MasterConfigSynchronization+0xb0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800718e:	68bb      	ldr	r3, [r7, #8]
 8007190:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007194:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007196:	683b      	ldr	r3, [r7, #0]
 8007198:	689b      	ldr	r3, [r3, #8]
 800719a:	68ba      	ldr	r2, [r7, #8]
 800719c:	4313      	orrs	r3, r2
 800719e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	68ba      	ldr	r2, [r7, #8]
 80071a6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	2201      	movs	r2, #1
 80071ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	2200      	movs	r2, #0
 80071b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80071b8:	2300      	movs	r3, #0
}
 80071ba:	4618      	mov	r0, r3
 80071bc:	3714      	adds	r7, #20
 80071be:	46bd      	mov	sp, r7
 80071c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071c4:	4770      	bx	lr
 80071c6:	bf00      	nop
 80071c8:	40012c00 	.word	0x40012c00
 80071cc:	40000400 	.word	0x40000400
 80071d0:	40014000 	.word	0x40014000

080071d4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80071d4:	b480      	push	{r7}
 80071d6:	b085      	sub	sp, #20
 80071d8:	af00      	add	r7, sp, #0
 80071da:	6078      	str	r0, [r7, #4]
 80071dc:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80071de:	2300      	movs	r3, #0
 80071e0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
#endif /* TIM_BDTR_BKF */
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80071e8:	2b01      	cmp	r3, #1
 80071ea:	d101      	bne.n	80071f0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80071ec:	2302      	movs	r3, #2
 80071ee:	e060      	b.n	80072b2 <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	2201      	movs	r2, #1
 80071f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80071fe:	683b      	ldr	r3, [r7, #0]
 8007200:	68db      	ldr	r3, [r3, #12]
 8007202:	4313      	orrs	r3, r2
 8007204:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800720c:	683b      	ldr	r3, [r7, #0]
 800720e:	689b      	ldr	r3, [r3, #8]
 8007210:	4313      	orrs	r3, r2
 8007212:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800721a:	683b      	ldr	r3, [r7, #0]
 800721c:	685b      	ldr	r3, [r3, #4]
 800721e:	4313      	orrs	r3, r2
 8007220:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8007228:	683b      	ldr	r3, [r7, #0]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	4313      	orrs	r3, r2
 800722e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007236:	683b      	ldr	r3, [r7, #0]
 8007238:	691b      	ldr	r3, [r3, #16]
 800723a:	4313      	orrs	r3, r2
 800723c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8007244:	683b      	ldr	r3, [r7, #0]
 8007246:	695b      	ldr	r3, [r3, #20]
 8007248:	4313      	orrs	r3, r2
 800724a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8007252:	683b      	ldr	r3, [r7, #0]
 8007254:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007256:	4313      	orrs	r3, r2
 8007258:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKF)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8007260:	683b      	ldr	r3, [r7, #0]
 8007262:	699b      	ldr	r3, [r3, #24]
 8007264:	041b      	lsls	r3, r3, #16
 8007266:	4313      	orrs	r3, r2
 8007268:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKF */

#if defined(TIM_BDTR_BK2E)
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	4a14      	ldr	r2, [pc, #80]	@ (80072c0 <HAL_TIMEx_ConfigBreakDeadTime+0xec>)
 8007270:	4293      	cmp	r3, r2
 8007272:	d115      	bne.n	80072a0 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800727a:	683b      	ldr	r3, [r7, #0]
 800727c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800727e:	051b      	lsls	r3, r3, #20
 8007280:	4313      	orrs	r3, r2
 8007282:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800728a:	683b      	ldr	r3, [r7, #0]
 800728c:	69db      	ldr	r3, [r3, #28]
 800728e:	4313      	orrs	r3, r2
 8007290:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8007298:	683b      	ldr	r3, [r7, #0]
 800729a:	6a1b      	ldr	r3, [r3, #32]
 800729c:	4313      	orrs	r3, r2
 800729e:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_BDTR_BK2E */

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	68fa      	ldr	r2, [r7, #12]
 80072a6:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	2200      	movs	r2, #0
 80072ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80072b0:	2300      	movs	r3, #0
}
 80072b2:	4618      	mov	r0, r3
 80072b4:	3714      	adds	r7, #20
 80072b6:	46bd      	mov	sp, r7
 80072b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072bc:	4770      	bx	lr
 80072be:	bf00      	nop
 80072c0:	40012c00 	.word	0x40012c00

080072c4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80072c4:	b480      	push	{r7}
 80072c6:	b083      	sub	sp, #12
 80072c8:	af00      	add	r7, sp, #0
 80072ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80072cc:	bf00      	nop
 80072ce:	370c      	adds	r7, #12
 80072d0:	46bd      	mov	sp, r7
 80072d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072d6:	4770      	bx	lr

080072d8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80072d8:	b480      	push	{r7}
 80072da:	b083      	sub	sp, #12
 80072dc:	af00      	add	r7, sp, #0
 80072de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80072e0:	bf00      	nop
 80072e2:	370c      	adds	r7, #12
 80072e4:	46bd      	mov	sp, r7
 80072e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ea:	4770      	bx	lr

080072ec <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80072ec:	b480      	push	{r7}
 80072ee:	b083      	sub	sp, #12
 80072f0:	af00      	add	r7, sp, #0
 80072f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80072f4:	bf00      	nop
 80072f6:	370c      	adds	r7, #12
 80072f8:	46bd      	mov	sp, r7
 80072fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072fe:	4770      	bx	lr

08007300 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007300:	b580      	push	{r7, lr}
 8007302:	b082      	sub	sp, #8
 8007304:	af00      	add	r7, sp, #0
 8007306:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	2b00      	cmp	r3, #0
 800730c:	d101      	bne.n	8007312 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800730e:	2301      	movs	r3, #1
 8007310:	e040      	b.n	8007394 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007316:	2b00      	cmp	r3, #0
 8007318:	d106      	bne.n	8007328 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	2200      	movs	r2, #0
 800731e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007322:	6878      	ldr	r0, [r7, #4]
 8007324:	f7fb fcb2 	bl	8002c8c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	2224      	movs	r2, #36	@ 0x24
 800732c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	681a      	ldr	r2, [r3, #0]
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	f022 0201 	bic.w	r2, r2, #1
 800733c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007342:	2b00      	cmp	r3, #0
 8007344:	d002      	beq.n	800734c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8007346:	6878      	ldr	r0, [r7, #4]
 8007348:	f000 f95e 	bl	8007608 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800734c:	6878      	ldr	r0, [r7, #4]
 800734e:	f000 f825 	bl	800739c <UART_SetConfig>
 8007352:	4603      	mov	r3, r0
 8007354:	2b01      	cmp	r3, #1
 8007356:	d101      	bne.n	800735c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8007358:	2301      	movs	r3, #1
 800735a:	e01b      	b.n	8007394 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	685a      	ldr	r2, [r3, #4]
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800736a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	689a      	ldr	r2, [r3, #8]
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800737a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	681a      	ldr	r2, [r3, #0]
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	f042 0201 	orr.w	r2, r2, #1
 800738a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800738c:	6878      	ldr	r0, [r7, #4]
 800738e:	f000 f9dd 	bl	800774c <UART_CheckIdleState>
 8007392:	4603      	mov	r3, r0
}
 8007394:	4618      	mov	r0, r3
 8007396:	3708      	adds	r7, #8
 8007398:	46bd      	mov	sp, r7
 800739a:	bd80      	pop	{r7, pc}

0800739c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800739c:	b580      	push	{r7, lr}
 800739e:	b088      	sub	sp, #32
 80073a0:	af00      	add	r7, sp, #0
 80073a2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80073a4:	2300      	movs	r3, #0
 80073a6:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	689a      	ldr	r2, [r3, #8]
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	691b      	ldr	r3, [r3, #16]
 80073b0:	431a      	orrs	r2, r3
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	695b      	ldr	r3, [r3, #20]
 80073b6:	431a      	orrs	r2, r3
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	69db      	ldr	r3, [r3, #28]
 80073bc:	4313      	orrs	r3, r2
 80073be:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	681a      	ldr	r2, [r3, #0]
 80073c6:	4b8a      	ldr	r3, [pc, #552]	@ (80075f0 <UART_SetConfig+0x254>)
 80073c8:	4013      	ands	r3, r2
 80073ca:	687a      	ldr	r2, [r7, #4]
 80073cc:	6812      	ldr	r2, [r2, #0]
 80073ce:	6979      	ldr	r1, [r7, #20]
 80073d0:	430b      	orrs	r3, r1
 80073d2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	685b      	ldr	r3, [r3, #4]
 80073da:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	68da      	ldr	r2, [r3, #12]
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	430a      	orrs	r2, r1
 80073e8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	699b      	ldr	r3, [r3, #24]
 80073ee:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	6a1b      	ldr	r3, [r3, #32]
 80073f4:	697a      	ldr	r2, [r7, #20]
 80073f6:	4313      	orrs	r3, r2
 80073f8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	689b      	ldr	r3, [r3, #8]
 8007400:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	697a      	ldr	r2, [r7, #20]
 800740a:	430a      	orrs	r2, r1
 800740c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	4a78      	ldr	r2, [pc, #480]	@ (80075f4 <UART_SetConfig+0x258>)
 8007414:	4293      	cmp	r3, r2
 8007416:	d120      	bne.n	800745a <UART_SetConfig+0xbe>
 8007418:	4b77      	ldr	r3, [pc, #476]	@ (80075f8 <UART_SetConfig+0x25c>)
 800741a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800741c:	f003 0303 	and.w	r3, r3, #3
 8007420:	2b03      	cmp	r3, #3
 8007422:	d817      	bhi.n	8007454 <UART_SetConfig+0xb8>
 8007424:	a201      	add	r2, pc, #4	@ (adr r2, 800742c <UART_SetConfig+0x90>)
 8007426:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800742a:	bf00      	nop
 800742c:	0800743d 	.word	0x0800743d
 8007430:	08007449 	.word	0x08007449
 8007434:	0800744f 	.word	0x0800744f
 8007438:	08007443 	.word	0x08007443
 800743c:	2300      	movs	r3, #0
 800743e:	77fb      	strb	r3, [r7, #31]
 8007440:	e01d      	b.n	800747e <UART_SetConfig+0xe2>
 8007442:	2302      	movs	r3, #2
 8007444:	77fb      	strb	r3, [r7, #31]
 8007446:	e01a      	b.n	800747e <UART_SetConfig+0xe2>
 8007448:	2304      	movs	r3, #4
 800744a:	77fb      	strb	r3, [r7, #31]
 800744c:	e017      	b.n	800747e <UART_SetConfig+0xe2>
 800744e:	2308      	movs	r3, #8
 8007450:	77fb      	strb	r3, [r7, #31]
 8007452:	e014      	b.n	800747e <UART_SetConfig+0xe2>
 8007454:	2310      	movs	r3, #16
 8007456:	77fb      	strb	r3, [r7, #31]
 8007458:	e011      	b.n	800747e <UART_SetConfig+0xe2>
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	4a67      	ldr	r2, [pc, #412]	@ (80075fc <UART_SetConfig+0x260>)
 8007460:	4293      	cmp	r3, r2
 8007462:	d102      	bne.n	800746a <UART_SetConfig+0xce>
 8007464:	2300      	movs	r3, #0
 8007466:	77fb      	strb	r3, [r7, #31]
 8007468:	e009      	b.n	800747e <UART_SetConfig+0xe2>
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	4a64      	ldr	r2, [pc, #400]	@ (8007600 <UART_SetConfig+0x264>)
 8007470:	4293      	cmp	r3, r2
 8007472:	d102      	bne.n	800747a <UART_SetConfig+0xde>
 8007474:	2300      	movs	r3, #0
 8007476:	77fb      	strb	r3, [r7, #31]
 8007478:	e001      	b.n	800747e <UART_SetConfig+0xe2>
 800747a:	2310      	movs	r3, #16
 800747c:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	69db      	ldr	r3, [r3, #28]
 8007482:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007486:	d15a      	bne.n	800753e <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 8007488:	7ffb      	ldrb	r3, [r7, #31]
 800748a:	2b08      	cmp	r3, #8
 800748c:	d827      	bhi.n	80074de <UART_SetConfig+0x142>
 800748e:	a201      	add	r2, pc, #4	@ (adr r2, 8007494 <UART_SetConfig+0xf8>)
 8007490:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007494:	080074b9 	.word	0x080074b9
 8007498:	080074c1 	.word	0x080074c1
 800749c:	080074c9 	.word	0x080074c9
 80074a0:	080074df 	.word	0x080074df
 80074a4:	080074cf 	.word	0x080074cf
 80074a8:	080074df 	.word	0x080074df
 80074ac:	080074df 	.word	0x080074df
 80074b0:	080074df 	.word	0x080074df
 80074b4:	080074d7 	.word	0x080074d7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80074b8:	f7fe fbfc 	bl	8005cb4 <HAL_RCC_GetPCLK1Freq>
 80074bc:	61b8      	str	r0, [r7, #24]
        break;
 80074be:	e013      	b.n	80074e8 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80074c0:	f7fe fc1a 	bl	8005cf8 <HAL_RCC_GetPCLK2Freq>
 80074c4:	61b8      	str	r0, [r7, #24]
        break;
 80074c6:	e00f      	b.n	80074e8 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80074c8:	4b4e      	ldr	r3, [pc, #312]	@ (8007604 <UART_SetConfig+0x268>)
 80074ca:	61bb      	str	r3, [r7, #24]
        break;
 80074cc:	e00c      	b.n	80074e8 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80074ce:	f7fe fb91 	bl	8005bf4 <HAL_RCC_GetSysClockFreq>
 80074d2:	61b8      	str	r0, [r7, #24]
        break;
 80074d4:	e008      	b.n	80074e8 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80074d6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80074da:	61bb      	str	r3, [r7, #24]
        break;
 80074dc:	e004      	b.n	80074e8 <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 80074de:	2300      	movs	r3, #0
 80074e0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80074e2:	2301      	movs	r3, #1
 80074e4:	77bb      	strb	r3, [r7, #30]
        break;
 80074e6:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80074e8:	69bb      	ldr	r3, [r7, #24]
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d074      	beq.n	80075d8 <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80074ee:	69bb      	ldr	r3, [r7, #24]
 80074f0:	005a      	lsls	r2, r3, #1
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	685b      	ldr	r3, [r3, #4]
 80074f6:	085b      	lsrs	r3, r3, #1
 80074f8:	441a      	add	r2, r3
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	685b      	ldr	r3, [r3, #4]
 80074fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8007502:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007504:	693b      	ldr	r3, [r7, #16]
 8007506:	2b0f      	cmp	r3, #15
 8007508:	d916      	bls.n	8007538 <UART_SetConfig+0x19c>
 800750a:	693b      	ldr	r3, [r7, #16]
 800750c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007510:	d212      	bcs.n	8007538 <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007512:	693b      	ldr	r3, [r7, #16]
 8007514:	b29b      	uxth	r3, r3
 8007516:	f023 030f 	bic.w	r3, r3, #15
 800751a:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800751c:	693b      	ldr	r3, [r7, #16]
 800751e:	085b      	lsrs	r3, r3, #1
 8007520:	b29b      	uxth	r3, r3
 8007522:	f003 0307 	and.w	r3, r3, #7
 8007526:	b29a      	uxth	r2, r3
 8007528:	89fb      	ldrh	r3, [r7, #14]
 800752a:	4313      	orrs	r3, r2
 800752c:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	89fa      	ldrh	r2, [r7, #14]
 8007534:	60da      	str	r2, [r3, #12]
 8007536:	e04f      	b.n	80075d8 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8007538:	2301      	movs	r3, #1
 800753a:	77bb      	strb	r3, [r7, #30]
 800753c:	e04c      	b.n	80075d8 <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800753e:	7ffb      	ldrb	r3, [r7, #31]
 8007540:	2b08      	cmp	r3, #8
 8007542:	d828      	bhi.n	8007596 <UART_SetConfig+0x1fa>
 8007544:	a201      	add	r2, pc, #4	@ (adr r2, 800754c <UART_SetConfig+0x1b0>)
 8007546:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800754a:	bf00      	nop
 800754c:	08007571 	.word	0x08007571
 8007550:	08007579 	.word	0x08007579
 8007554:	08007581 	.word	0x08007581
 8007558:	08007597 	.word	0x08007597
 800755c:	08007587 	.word	0x08007587
 8007560:	08007597 	.word	0x08007597
 8007564:	08007597 	.word	0x08007597
 8007568:	08007597 	.word	0x08007597
 800756c:	0800758f 	.word	0x0800758f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007570:	f7fe fba0 	bl	8005cb4 <HAL_RCC_GetPCLK1Freq>
 8007574:	61b8      	str	r0, [r7, #24]
        break;
 8007576:	e013      	b.n	80075a0 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007578:	f7fe fbbe 	bl	8005cf8 <HAL_RCC_GetPCLK2Freq>
 800757c:	61b8      	str	r0, [r7, #24]
        break;
 800757e:	e00f      	b.n	80075a0 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007580:	4b20      	ldr	r3, [pc, #128]	@ (8007604 <UART_SetConfig+0x268>)
 8007582:	61bb      	str	r3, [r7, #24]
        break;
 8007584:	e00c      	b.n	80075a0 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007586:	f7fe fb35 	bl	8005bf4 <HAL_RCC_GetSysClockFreq>
 800758a:	61b8      	str	r0, [r7, #24]
        break;
 800758c:	e008      	b.n	80075a0 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800758e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007592:	61bb      	str	r3, [r7, #24]
        break;
 8007594:	e004      	b.n	80075a0 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8007596:	2300      	movs	r3, #0
 8007598:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800759a:	2301      	movs	r3, #1
 800759c:	77bb      	strb	r3, [r7, #30]
        break;
 800759e:	bf00      	nop
    }

    if (pclk != 0U)
 80075a0:	69bb      	ldr	r3, [r7, #24]
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d018      	beq.n	80075d8 <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	685b      	ldr	r3, [r3, #4]
 80075aa:	085a      	lsrs	r2, r3, #1
 80075ac:	69bb      	ldr	r3, [r7, #24]
 80075ae:	441a      	add	r2, r3
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	685b      	ldr	r3, [r3, #4]
 80075b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80075b8:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80075ba:	693b      	ldr	r3, [r7, #16]
 80075bc:	2b0f      	cmp	r3, #15
 80075be:	d909      	bls.n	80075d4 <UART_SetConfig+0x238>
 80075c0:	693b      	ldr	r3, [r7, #16]
 80075c2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80075c6:	d205      	bcs.n	80075d4 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80075c8:	693b      	ldr	r3, [r7, #16]
 80075ca:	b29a      	uxth	r2, r3
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	60da      	str	r2, [r3, #12]
 80075d2:	e001      	b.n	80075d8 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 80075d4:	2301      	movs	r3, #1
 80075d6:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	2200      	movs	r2, #0
 80075dc:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	2200      	movs	r2, #0
 80075e2:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80075e4:	7fbb      	ldrb	r3, [r7, #30]
}
 80075e6:	4618      	mov	r0, r3
 80075e8:	3720      	adds	r7, #32
 80075ea:	46bd      	mov	sp, r7
 80075ec:	bd80      	pop	{r7, pc}
 80075ee:	bf00      	nop
 80075f0:	efff69f3 	.word	0xefff69f3
 80075f4:	40013800 	.word	0x40013800
 80075f8:	40021000 	.word	0x40021000
 80075fc:	40004400 	.word	0x40004400
 8007600:	40004800 	.word	0x40004800
 8007604:	007a1200 	.word	0x007a1200

08007608 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007608:	b480      	push	{r7}
 800760a:	b083      	sub	sp, #12
 800760c:	af00      	add	r7, sp, #0
 800760e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007614:	f003 0308 	and.w	r3, r3, #8
 8007618:	2b00      	cmp	r3, #0
 800761a:	d00a      	beq.n	8007632 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	685b      	ldr	r3, [r3, #4]
 8007622:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	430a      	orrs	r2, r1
 8007630:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007636:	f003 0301 	and.w	r3, r3, #1
 800763a:	2b00      	cmp	r3, #0
 800763c:	d00a      	beq.n	8007654 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	685b      	ldr	r3, [r3, #4]
 8007644:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	430a      	orrs	r2, r1
 8007652:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007658:	f003 0302 	and.w	r3, r3, #2
 800765c:	2b00      	cmp	r3, #0
 800765e:	d00a      	beq.n	8007676 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	685b      	ldr	r3, [r3, #4]
 8007666:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	430a      	orrs	r2, r1
 8007674:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800767a:	f003 0304 	and.w	r3, r3, #4
 800767e:	2b00      	cmp	r3, #0
 8007680:	d00a      	beq.n	8007698 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	685b      	ldr	r3, [r3, #4]
 8007688:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	430a      	orrs	r2, r1
 8007696:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800769c:	f003 0310 	and.w	r3, r3, #16
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	d00a      	beq.n	80076ba <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	689b      	ldr	r3, [r3, #8]
 80076aa:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	430a      	orrs	r2, r1
 80076b8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80076be:	f003 0320 	and.w	r3, r3, #32
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d00a      	beq.n	80076dc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	689b      	ldr	r3, [r3, #8]
 80076cc:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	430a      	orrs	r2, r1
 80076da:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80076e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d01a      	beq.n	800771e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	685b      	ldr	r3, [r3, #4]
 80076ee:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	430a      	orrs	r2, r1
 80076fc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007702:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007706:	d10a      	bne.n	800771e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	685b      	ldr	r3, [r3, #4]
 800770e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	430a      	orrs	r2, r1
 800771c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007722:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007726:	2b00      	cmp	r3, #0
 8007728:	d00a      	beq.n	8007740 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	685b      	ldr	r3, [r3, #4]
 8007730:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	430a      	orrs	r2, r1
 800773e:	605a      	str	r2, [r3, #4]
  }
}
 8007740:	bf00      	nop
 8007742:	370c      	adds	r7, #12
 8007744:	46bd      	mov	sp, r7
 8007746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800774a:	4770      	bx	lr

0800774c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800774c:	b580      	push	{r7, lr}
 800774e:	b098      	sub	sp, #96	@ 0x60
 8007750:	af02      	add	r7, sp, #8
 8007752:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	2200      	movs	r2, #0
 8007758:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800775c:	f7fc fe02 	bl	8004364 <HAL_GetTick>
 8007760:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	f003 0308 	and.w	r3, r3, #8
 800776c:	2b08      	cmp	r3, #8
 800776e:	d12e      	bne.n	80077ce <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007770:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007774:	9300      	str	r3, [sp, #0]
 8007776:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007778:	2200      	movs	r2, #0
 800777a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800777e:	6878      	ldr	r0, [r7, #4]
 8007780:	f000 f88c 	bl	800789c <UART_WaitOnFlagUntilTimeout>
 8007784:	4603      	mov	r3, r0
 8007786:	2b00      	cmp	r3, #0
 8007788:	d021      	beq.n	80077ce <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007790:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007792:	e853 3f00 	ldrex	r3, [r3]
 8007796:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007798:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800779a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800779e:	653b      	str	r3, [r7, #80]	@ 0x50
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	461a      	mov	r2, r3
 80077a6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80077a8:	647b      	str	r3, [r7, #68]	@ 0x44
 80077aa:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077ac:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80077ae:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80077b0:	e841 2300 	strex	r3, r2, [r1]
 80077b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80077b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	d1e6      	bne.n	800778a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	2220      	movs	r2, #32
 80077c0:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	2200      	movs	r2, #0
 80077c6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80077ca:	2303      	movs	r3, #3
 80077cc:	e062      	b.n	8007894 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	f003 0304 	and.w	r3, r3, #4
 80077d8:	2b04      	cmp	r3, #4
 80077da:	d149      	bne.n	8007870 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80077dc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80077e0:	9300      	str	r3, [sp, #0]
 80077e2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80077e4:	2200      	movs	r2, #0
 80077e6:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80077ea:	6878      	ldr	r0, [r7, #4]
 80077ec:	f000 f856 	bl	800789c <UART_WaitOnFlagUntilTimeout>
 80077f0:	4603      	mov	r3, r0
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d03c      	beq.n	8007870 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077fe:	e853 3f00 	ldrex	r3, [r3]
 8007802:	623b      	str	r3, [r7, #32]
   return(result);
 8007804:	6a3b      	ldr	r3, [r7, #32]
 8007806:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800780a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	461a      	mov	r2, r3
 8007812:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007814:	633b      	str	r3, [r7, #48]	@ 0x30
 8007816:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007818:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800781a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800781c:	e841 2300 	strex	r3, r2, [r1]
 8007820:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007822:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007824:	2b00      	cmp	r3, #0
 8007826:	d1e6      	bne.n	80077f6 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	3308      	adds	r3, #8
 800782e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007830:	693b      	ldr	r3, [r7, #16]
 8007832:	e853 3f00 	ldrex	r3, [r3]
 8007836:	60fb      	str	r3, [r7, #12]
   return(result);
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	f023 0301 	bic.w	r3, r3, #1
 800783e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	3308      	adds	r3, #8
 8007846:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007848:	61fa      	str	r2, [r7, #28]
 800784a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800784c:	69b9      	ldr	r1, [r7, #24]
 800784e:	69fa      	ldr	r2, [r7, #28]
 8007850:	e841 2300 	strex	r3, r2, [r1]
 8007854:	617b      	str	r3, [r7, #20]
   return(result);
 8007856:	697b      	ldr	r3, [r7, #20]
 8007858:	2b00      	cmp	r3, #0
 800785a:	d1e5      	bne.n	8007828 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	2220      	movs	r2, #32
 8007860:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	2200      	movs	r2, #0
 8007868:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800786c:	2303      	movs	r3, #3
 800786e:	e011      	b.n	8007894 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	2220      	movs	r2, #32
 8007874:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	2220      	movs	r2, #32
 800787a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	2200      	movs	r2, #0
 8007882:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	2200      	movs	r2, #0
 8007888:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	2200      	movs	r2, #0
 800788e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8007892:	2300      	movs	r3, #0
}
 8007894:	4618      	mov	r0, r3
 8007896:	3758      	adds	r7, #88	@ 0x58
 8007898:	46bd      	mov	sp, r7
 800789a:	bd80      	pop	{r7, pc}

0800789c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800789c:	b580      	push	{r7, lr}
 800789e:	b084      	sub	sp, #16
 80078a0:	af00      	add	r7, sp, #0
 80078a2:	60f8      	str	r0, [r7, #12]
 80078a4:	60b9      	str	r1, [r7, #8]
 80078a6:	603b      	str	r3, [r7, #0]
 80078a8:	4613      	mov	r3, r2
 80078aa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80078ac:	e04f      	b.n	800794e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80078ae:	69bb      	ldr	r3, [r7, #24]
 80078b0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80078b4:	d04b      	beq.n	800794e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80078b6:	f7fc fd55 	bl	8004364 <HAL_GetTick>
 80078ba:	4602      	mov	r2, r0
 80078bc:	683b      	ldr	r3, [r7, #0]
 80078be:	1ad3      	subs	r3, r2, r3
 80078c0:	69ba      	ldr	r2, [r7, #24]
 80078c2:	429a      	cmp	r2, r3
 80078c4:	d302      	bcc.n	80078cc <UART_WaitOnFlagUntilTimeout+0x30>
 80078c6:	69bb      	ldr	r3, [r7, #24]
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	d101      	bne.n	80078d0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80078cc:	2303      	movs	r3, #3
 80078ce:	e04e      	b.n	800796e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	f003 0304 	and.w	r3, r3, #4
 80078da:	2b00      	cmp	r3, #0
 80078dc:	d037      	beq.n	800794e <UART_WaitOnFlagUntilTimeout+0xb2>
 80078de:	68bb      	ldr	r3, [r7, #8]
 80078e0:	2b80      	cmp	r3, #128	@ 0x80
 80078e2:	d034      	beq.n	800794e <UART_WaitOnFlagUntilTimeout+0xb2>
 80078e4:	68bb      	ldr	r3, [r7, #8]
 80078e6:	2b40      	cmp	r3, #64	@ 0x40
 80078e8:	d031      	beq.n	800794e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	69db      	ldr	r3, [r3, #28]
 80078f0:	f003 0308 	and.w	r3, r3, #8
 80078f4:	2b08      	cmp	r3, #8
 80078f6:	d110      	bne.n	800791a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	2208      	movs	r2, #8
 80078fe:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007900:	68f8      	ldr	r0, [r7, #12]
 8007902:	f000 f838 	bl	8007976 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	2208      	movs	r2, #8
 800790a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	2200      	movs	r2, #0
 8007912:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8007916:	2301      	movs	r3, #1
 8007918:	e029      	b.n	800796e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	69db      	ldr	r3, [r3, #28]
 8007920:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007924:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007928:	d111      	bne.n	800794e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007932:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007934:	68f8      	ldr	r0, [r7, #12]
 8007936:	f000 f81e 	bl	8007976 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	2220      	movs	r2, #32
 800793e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	2200      	movs	r2, #0
 8007946:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800794a:	2303      	movs	r3, #3
 800794c:	e00f      	b.n	800796e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	69da      	ldr	r2, [r3, #28]
 8007954:	68bb      	ldr	r3, [r7, #8]
 8007956:	4013      	ands	r3, r2
 8007958:	68ba      	ldr	r2, [r7, #8]
 800795a:	429a      	cmp	r2, r3
 800795c:	bf0c      	ite	eq
 800795e:	2301      	moveq	r3, #1
 8007960:	2300      	movne	r3, #0
 8007962:	b2db      	uxtb	r3, r3
 8007964:	461a      	mov	r2, r3
 8007966:	79fb      	ldrb	r3, [r7, #7]
 8007968:	429a      	cmp	r2, r3
 800796a:	d0a0      	beq.n	80078ae <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800796c:	2300      	movs	r3, #0
}
 800796e:	4618      	mov	r0, r3
 8007970:	3710      	adds	r7, #16
 8007972:	46bd      	mov	sp, r7
 8007974:	bd80      	pop	{r7, pc}

08007976 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007976:	b480      	push	{r7}
 8007978:	b095      	sub	sp, #84	@ 0x54
 800797a:	af00      	add	r7, sp, #0
 800797c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007984:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007986:	e853 3f00 	ldrex	r3, [r3]
 800798a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800798c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800798e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007992:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	461a      	mov	r2, r3
 800799a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800799c:	643b      	str	r3, [r7, #64]	@ 0x40
 800799e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079a0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80079a2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80079a4:	e841 2300 	strex	r3, r2, [r1]
 80079a8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80079aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	d1e6      	bne.n	800797e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	3308      	adds	r3, #8
 80079b6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079b8:	6a3b      	ldr	r3, [r7, #32]
 80079ba:	e853 3f00 	ldrex	r3, [r3]
 80079be:	61fb      	str	r3, [r7, #28]
   return(result);
 80079c0:	69fb      	ldr	r3, [r7, #28]
 80079c2:	f023 0301 	bic.w	r3, r3, #1
 80079c6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	3308      	adds	r3, #8
 80079ce:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80079d0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80079d2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079d4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80079d6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80079d8:	e841 2300 	strex	r3, r2, [r1]
 80079dc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80079de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	d1e5      	bne.n	80079b0 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80079e8:	2b01      	cmp	r3, #1
 80079ea:	d118      	bne.n	8007a1e <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	e853 3f00 	ldrex	r3, [r3]
 80079f8:	60bb      	str	r3, [r7, #8]
   return(result);
 80079fa:	68bb      	ldr	r3, [r7, #8]
 80079fc:	f023 0310 	bic.w	r3, r3, #16
 8007a00:	647b      	str	r3, [r7, #68]	@ 0x44
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	461a      	mov	r2, r3
 8007a08:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007a0a:	61bb      	str	r3, [r7, #24]
 8007a0c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a0e:	6979      	ldr	r1, [r7, #20]
 8007a10:	69ba      	ldr	r2, [r7, #24]
 8007a12:	e841 2300 	strex	r3, r2, [r1]
 8007a16:	613b      	str	r3, [r7, #16]
   return(result);
 8007a18:	693b      	ldr	r3, [r7, #16]
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	d1e6      	bne.n	80079ec <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	2220      	movs	r2, #32
 8007a22:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	2200      	movs	r2, #0
 8007a2a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	2200      	movs	r2, #0
 8007a30:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8007a32:	bf00      	nop
 8007a34:	3754      	adds	r7, #84	@ 0x54
 8007a36:	46bd      	mov	sp, r7
 8007a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a3c:	4770      	bx	lr

08007a3e <_Znwj>:
 8007a3e:	2801      	cmp	r0, #1
 8007a40:	bf38      	it	cc
 8007a42:	2001      	movcc	r0, #1
 8007a44:	b510      	push	{r4, lr}
 8007a46:	4604      	mov	r4, r0
 8007a48:	4620      	mov	r0, r4
 8007a4a:	f000 f8bb 	bl	8007bc4 <malloc>
 8007a4e:	b100      	cbz	r0, 8007a52 <_Znwj+0x14>
 8007a50:	bd10      	pop	{r4, pc}
 8007a52:	f000 f805 	bl	8007a60 <_ZSt15get_new_handlerv>
 8007a56:	b908      	cbnz	r0, 8007a5c <_Znwj+0x1e>
 8007a58:	f000 f8ac 	bl	8007bb4 <abort>
 8007a5c:	4780      	blx	r0
 8007a5e:	e7f3      	b.n	8007a48 <_Znwj+0xa>

08007a60 <_ZSt15get_new_handlerv>:
 8007a60:	4b02      	ldr	r3, [pc, #8]	@ (8007a6c <_ZSt15get_new_handlerv+0xc>)
 8007a62:	6818      	ldr	r0, [r3, #0]
 8007a64:	f3bf 8f5b 	dmb	ish
 8007a68:	4770      	bx	lr
 8007a6a:	bf00      	nop
 8007a6c:	20000574 	.word	0x20000574

08007a70 <fmodf>:
 8007a70:	b508      	push	{r3, lr}
 8007a72:	ed2d 8b02 	vpush	{d8}
 8007a76:	eef0 8a40 	vmov.f32	s17, s0
 8007a7a:	eeb0 8a60 	vmov.f32	s16, s1
 8007a7e:	f000 f817 	bl	8007ab0 <__ieee754_fmodf>
 8007a82:	eef4 8a48 	vcmp.f32	s17, s16
 8007a86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007a8a:	d60c      	bvs.n	8007aa6 <fmodf+0x36>
 8007a8c:	eddf 8a07 	vldr	s17, [pc, #28]	@ 8007aac <fmodf+0x3c>
 8007a90:	eeb4 8a68 	vcmp.f32	s16, s17
 8007a94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007a98:	d105      	bne.n	8007aa6 <fmodf+0x36>
 8007a9a:	f000 f9a5 	bl	8007de8 <__errno>
 8007a9e:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8007aa2:	2321      	movs	r3, #33	@ 0x21
 8007aa4:	6003      	str	r3, [r0, #0]
 8007aa6:	ecbd 8b02 	vpop	{d8}
 8007aaa:	bd08      	pop	{r3, pc}
 8007aac:	00000000 	.word	0x00000000

08007ab0 <__ieee754_fmodf>:
 8007ab0:	b570      	push	{r4, r5, r6, lr}
 8007ab2:	ee10 6a90 	vmov	r6, s1
 8007ab6:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8007aba:	1e5a      	subs	r2, r3, #1
 8007abc:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8007ac0:	d206      	bcs.n	8007ad0 <__ieee754_fmodf+0x20>
 8007ac2:	ee10 4a10 	vmov	r4, s0
 8007ac6:	f024 4100 	bic.w	r1, r4, #2147483648	@ 0x80000000
 8007aca:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8007ace:	d304      	bcc.n	8007ada <__ieee754_fmodf+0x2a>
 8007ad0:	ee60 0a20 	vmul.f32	s1, s0, s1
 8007ad4:	ee80 0aa0 	vdiv.f32	s0, s1, s1
 8007ad8:	bd70      	pop	{r4, r5, r6, pc}
 8007ada:	4299      	cmp	r1, r3
 8007adc:	dbfc      	blt.n	8007ad8 <__ieee754_fmodf+0x28>
 8007ade:	f004 4500 	and.w	r5, r4, #2147483648	@ 0x80000000
 8007ae2:	d105      	bne.n	8007af0 <__ieee754_fmodf+0x40>
 8007ae4:	4b32      	ldr	r3, [pc, #200]	@ (8007bb0 <__ieee754_fmodf+0x100>)
 8007ae6:	eb03 7355 	add.w	r3, r3, r5, lsr #29
 8007aea:	ed93 0a00 	vldr	s0, [r3]
 8007aee:	e7f3      	b.n	8007ad8 <__ieee754_fmodf+0x28>
 8007af0:	f014 4fff 	tst.w	r4, #2139095040	@ 0x7f800000
 8007af4:	d146      	bne.n	8007b84 <__ieee754_fmodf+0xd4>
 8007af6:	020a      	lsls	r2, r1, #8
 8007af8:	f06f 007d 	mvn.w	r0, #125	@ 0x7d
 8007afc:	2a00      	cmp	r2, #0
 8007afe:	dc3e      	bgt.n	8007b7e <__ieee754_fmodf+0xce>
 8007b00:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 8007b04:	bf01      	itttt	eq
 8007b06:	021a      	lsleq	r2, r3, #8
 8007b08:	fab2 f282 	clzeq	r2, r2
 8007b0c:	f1c2 22ff 	rsbeq	r2, r2, #4278255360	@ 0xff00ff00
 8007b10:	f502 027f 	addeq.w	r2, r2, #16711680	@ 0xff0000
 8007b14:	bf16      	itet	ne
 8007b16:	15da      	asrne	r2, r3, #23
 8007b18:	3282      	addeq	r2, #130	@ 0x82
 8007b1a:	3a7f      	subne	r2, #127	@ 0x7f
 8007b1c:	f110 0f7e 	cmn.w	r0, #126	@ 0x7e
 8007b20:	bfbb      	ittet	lt
 8007b22:	f06f 047d 	mvnlt.w	r4, #125	@ 0x7d
 8007b26:	1a24      	sublt	r4, r4, r0
 8007b28:	f3c4 0416 	ubfxge	r4, r4, #0, #23
 8007b2c:	40a1      	lsllt	r1, r4
 8007b2e:	bfa8      	it	ge
 8007b30:	f444 0100 	orrge.w	r1, r4, #8388608	@ 0x800000
 8007b34:	f112 0f7e 	cmn.w	r2, #126	@ 0x7e
 8007b38:	bfb5      	itete	lt
 8007b3a:	f06f 047d 	mvnlt.w	r4, #125	@ 0x7d
 8007b3e:	f3c6 0616 	ubfxge	r6, r6, #0, #23
 8007b42:	1aa4      	sublt	r4, r4, r2
 8007b44:	f446 0400 	orrge.w	r4, r6, #8388608	@ 0x800000
 8007b48:	bfb8      	it	lt
 8007b4a:	fa03 f404 	lsllt.w	r4, r3, r4
 8007b4e:	1a80      	subs	r0, r0, r2
 8007b50:	1b0b      	subs	r3, r1, r4
 8007b52:	b9d0      	cbnz	r0, 8007b8a <__ieee754_fmodf+0xda>
 8007b54:	ea33 0323 	bics.w	r3, r3, r3, asr #32
 8007b58:	bf28      	it	cs
 8007b5a:	460b      	movcs	r3, r1
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	d0c1      	beq.n	8007ae4 <__ieee754_fmodf+0x34>
 8007b60:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007b64:	db19      	blt.n	8007b9a <__ieee754_fmodf+0xea>
 8007b66:	f112 0f7e 	cmn.w	r2, #126	@ 0x7e
 8007b6a:	db19      	blt.n	8007ba0 <__ieee754_fmodf+0xf0>
 8007b6c:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8007b70:	327f      	adds	r2, #127	@ 0x7f
 8007b72:	432b      	orrs	r3, r5
 8007b74:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 8007b78:	ee00 3a10 	vmov	s0, r3
 8007b7c:	e7ac      	b.n	8007ad8 <__ieee754_fmodf+0x28>
 8007b7e:	3801      	subs	r0, #1
 8007b80:	0052      	lsls	r2, r2, #1
 8007b82:	e7bb      	b.n	8007afc <__ieee754_fmodf+0x4c>
 8007b84:	15c8      	asrs	r0, r1, #23
 8007b86:	387f      	subs	r0, #127	@ 0x7f
 8007b88:	e7ba      	b.n	8007b00 <__ieee754_fmodf+0x50>
 8007b8a:	2b00      	cmp	r3, #0
 8007b8c:	da02      	bge.n	8007b94 <__ieee754_fmodf+0xe4>
 8007b8e:	0049      	lsls	r1, r1, #1
 8007b90:	3801      	subs	r0, #1
 8007b92:	e7dd      	b.n	8007b50 <__ieee754_fmodf+0xa0>
 8007b94:	d0a6      	beq.n	8007ae4 <__ieee754_fmodf+0x34>
 8007b96:	0059      	lsls	r1, r3, #1
 8007b98:	e7fa      	b.n	8007b90 <__ieee754_fmodf+0xe0>
 8007b9a:	005b      	lsls	r3, r3, #1
 8007b9c:	3a01      	subs	r2, #1
 8007b9e:	e7df      	b.n	8007b60 <__ieee754_fmodf+0xb0>
 8007ba0:	f1c2 22ff 	rsb	r2, r2, #4278255360	@ 0xff00ff00
 8007ba4:	f502 027f 	add.w	r2, r2, #16711680	@ 0xff0000
 8007ba8:	3282      	adds	r2, #130	@ 0x82
 8007baa:	4113      	asrs	r3, r2
 8007bac:	432b      	orrs	r3, r5
 8007bae:	e7e3      	b.n	8007b78 <__ieee754_fmodf+0xc8>
 8007bb0:	08007f8c 	.word	0x08007f8c

08007bb4 <abort>:
 8007bb4:	b508      	push	{r3, lr}
 8007bb6:	2006      	movs	r0, #6
 8007bb8:	f000 f8ea 	bl	8007d90 <raise>
 8007bbc:	2001      	movs	r0, #1
 8007bbe:	f7fb f8fb 	bl	8002db8 <_exit>
	...

08007bc4 <malloc>:
 8007bc4:	4b02      	ldr	r3, [pc, #8]	@ (8007bd0 <malloc+0xc>)
 8007bc6:	4601      	mov	r1, r0
 8007bc8:	6818      	ldr	r0, [r3, #0]
 8007bca:	f000 b825 	b.w	8007c18 <_malloc_r>
 8007bce:	bf00      	nop
 8007bd0:	20000168 	.word	0x20000168

08007bd4 <sbrk_aligned>:
 8007bd4:	b570      	push	{r4, r5, r6, lr}
 8007bd6:	4e0f      	ldr	r6, [pc, #60]	@ (8007c14 <sbrk_aligned+0x40>)
 8007bd8:	460c      	mov	r4, r1
 8007bda:	6831      	ldr	r1, [r6, #0]
 8007bdc:	4605      	mov	r5, r0
 8007bde:	b911      	cbnz	r1, 8007be6 <sbrk_aligned+0x12>
 8007be0:	f000 f8f2 	bl	8007dc8 <_sbrk_r>
 8007be4:	6030      	str	r0, [r6, #0]
 8007be6:	4621      	mov	r1, r4
 8007be8:	4628      	mov	r0, r5
 8007bea:	f000 f8ed 	bl	8007dc8 <_sbrk_r>
 8007bee:	1c43      	adds	r3, r0, #1
 8007bf0:	d103      	bne.n	8007bfa <sbrk_aligned+0x26>
 8007bf2:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8007bf6:	4620      	mov	r0, r4
 8007bf8:	bd70      	pop	{r4, r5, r6, pc}
 8007bfa:	1cc4      	adds	r4, r0, #3
 8007bfc:	f024 0403 	bic.w	r4, r4, #3
 8007c00:	42a0      	cmp	r0, r4
 8007c02:	d0f8      	beq.n	8007bf6 <sbrk_aligned+0x22>
 8007c04:	1a21      	subs	r1, r4, r0
 8007c06:	4628      	mov	r0, r5
 8007c08:	f000 f8de 	bl	8007dc8 <_sbrk_r>
 8007c0c:	3001      	adds	r0, #1
 8007c0e:	d1f2      	bne.n	8007bf6 <sbrk_aligned+0x22>
 8007c10:	e7ef      	b.n	8007bf2 <sbrk_aligned+0x1e>
 8007c12:	bf00      	nop
 8007c14:	20000578 	.word	0x20000578

08007c18 <_malloc_r>:
 8007c18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007c1c:	1ccd      	adds	r5, r1, #3
 8007c1e:	f025 0503 	bic.w	r5, r5, #3
 8007c22:	3508      	adds	r5, #8
 8007c24:	2d0c      	cmp	r5, #12
 8007c26:	bf38      	it	cc
 8007c28:	250c      	movcc	r5, #12
 8007c2a:	2d00      	cmp	r5, #0
 8007c2c:	4606      	mov	r6, r0
 8007c2e:	db01      	blt.n	8007c34 <_malloc_r+0x1c>
 8007c30:	42a9      	cmp	r1, r5
 8007c32:	d904      	bls.n	8007c3e <_malloc_r+0x26>
 8007c34:	230c      	movs	r3, #12
 8007c36:	6033      	str	r3, [r6, #0]
 8007c38:	2000      	movs	r0, #0
 8007c3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007c3e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007d14 <_malloc_r+0xfc>
 8007c42:	f000 f869 	bl	8007d18 <__malloc_lock>
 8007c46:	f8d8 3000 	ldr.w	r3, [r8]
 8007c4a:	461c      	mov	r4, r3
 8007c4c:	bb44      	cbnz	r4, 8007ca0 <_malloc_r+0x88>
 8007c4e:	4629      	mov	r1, r5
 8007c50:	4630      	mov	r0, r6
 8007c52:	f7ff ffbf 	bl	8007bd4 <sbrk_aligned>
 8007c56:	1c43      	adds	r3, r0, #1
 8007c58:	4604      	mov	r4, r0
 8007c5a:	d158      	bne.n	8007d0e <_malloc_r+0xf6>
 8007c5c:	f8d8 4000 	ldr.w	r4, [r8]
 8007c60:	4627      	mov	r7, r4
 8007c62:	2f00      	cmp	r7, #0
 8007c64:	d143      	bne.n	8007cee <_malloc_r+0xd6>
 8007c66:	2c00      	cmp	r4, #0
 8007c68:	d04b      	beq.n	8007d02 <_malloc_r+0xea>
 8007c6a:	6823      	ldr	r3, [r4, #0]
 8007c6c:	4639      	mov	r1, r7
 8007c6e:	4630      	mov	r0, r6
 8007c70:	eb04 0903 	add.w	r9, r4, r3
 8007c74:	f000 f8a8 	bl	8007dc8 <_sbrk_r>
 8007c78:	4581      	cmp	r9, r0
 8007c7a:	d142      	bne.n	8007d02 <_malloc_r+0xea>
 8007c7c:	6821      	ldr	r1, [r4, #0]
 8007c7e:	1a6d      	subs	r5, r5, r1
 8007c80:	4629      	mov	r1, r5
 8007c82:	4630      	mov	r0, r6
 8007c84:	f7ff ffa6 	bl	8007bd4 <sbrk_aligned>
 8007c88:	3001      	adds	r0, #1
 8007c8a:	d03a      	beq.n	8007d02 <_malloc_r+0xea>
 8007c8c:	6823      	ldr	r3, [r4, #0]
 8007c8e:	442b      	add	r3, r5
 8007c90:	6023      	str	r3, [r4, #0]
 8007c92:	f8d8 3000 	ldr.w	r3, [r8]
 8007c96:	685a      	ldr	r2, [r3, #4]
 8007c98:	bb62      	cbnz	r2, 8007cf4 <_malloc_r+0xdc>
 8007c9a:	f8c8 7000 	str.w	r7, [r8]
 8007c9e:	e00f      	b.n	8007cc0 <_malloc_r+0xa8>
 8007ca0:	6822      	ldr	r2, [r4, #0]
 8007ca2:	1b52      	subs	r2, r2, r5
 8007ca4:	d420      	bmi.n	8007ce8 <_malloc_r+0xd0>
 8007ca6:	2a0b      	cmp	r2, #11
 8007ca8:	d917      	bls.n	8007cda <_malloc_r+0xc2>
 8007caa:	1961      	adds	r1, r4, r5
 8007cac:	42a3      	cmp	r3, r4
 8007cae:	6025      	str	r5, [r4, #0]
 8007cb0:	bf18      	it	ne
 8007cb2:	6059      	strne	r1, [r3, #4]
 8007cb4:	6863      	ldr	r3, [r4, #4]
 8007cb6:	bf08      	it	eq
 8007cb8:	f8c8 1000 	streq.w	r1, [r8]
 8007cbc:	5162      	str	r2, [r4, r5]
 8007cbe:	604b      	str	r3, [r1, #4]
 8007cc0:	4630      	mov	r0, r6
 8007cc2:	f000 f82f 	bl	8007d24 <__malloc_unlock>
 8007cc6:	f104 000b 	add.w	r0, r4, #11
 8007cca:	1d23      	adds	r3, r4, #4
 8007ccc:	f020 0007 	bic.w	r0, r0, #7
 8007cd0:	1ac2      	subs	r2, r0, r3
 8007cd2:	bf1c      	itt	ne
 8007cd4:	1a1b      	subne	r3, r3, r0
 8007cd6:	50a3      	strne	r3, [r4, r2]
 8007cd8:	e7af      	b.n	8007c3a <_malloc_r+0x22>
 8007cda:	6862      	ldr	r2, [r4, #4]
 8007cdc:	42a3      	cmp	r3, r4
 8007cde:	bf0c      	ite	eq
 8007ce0:	f8c8 2000 	streq.w	r2, [r8]
 8007ce4:	605a      	strne	r2, [r3, #4]
 8007ce6:	e7eb      	b.n	8007cc0 <_malloc_r+0xa8>
 8007ce8:	4623      	mov	r3, r4
 8007cea:	6864      	ldr	r4, [r4, #4]
 8007cec:	e7ae      	b.n	8007c4c <_malloc_r+0x34>
 8007cee:	463c      	mov	r4, r7
 8007cf0:	687f      	ldr	r7, [r7, #4]
 8007cf2:	e7b6      	b.n	8007c62 <_malloc_r+0x4a>
 8007cf4:	461a      	mov	r2, r3
 8007cf6:	685b      	ldr	r3, [r3, #4]
 8007cf8:	42a3      	cmp	r3, r4
 8007cfa:	d1fb      	bne.n	8007cf4 <_malloc_r+0xdc>
 8007cfc:	2300      	movs	r3, #0
 8007cfe:	6053      	str	r3, [r2, #4]
 8007d00:	e7de      	b.n	8007cc0 <_malloc_r+0xa8>
 8007d02:	230c      	movs	r3, #12
 8007d04:	6033      	str	r3, [r6, #0]
 8007d06:	4630      	mov	r0, r6
 8007d08:	f000 f80c 	bl	8007d24 <__malloc_unlock>
 8007d0c:	e794      	b.n	8007c38 <_malloc_r+0x20>
 8007d0e:	6005      	str	r5, [r0, #0]
 8007d10:	e7d6      	b.n	8007cc0 <_malloc_r+0xa8>
 8007d12:	bf00      	nop
 8007d14:	2000057c 	.word	0x2000057c

08007d18 <__malloc_lock>:
 8007d18:	4801      	ldr	r0, [pc, #4]	@ (8007d20 <__malloc_lock+0x8>)
 8007d1a:	f000 b88f 	b.w	8007e3c <__retarget_lock_acquire_recursive>
 8007d1e:	bf00      	nop
 8007d20:	200006bc 	.word	0x200006bc

08007d24 <__malloc_unlock>:
 8007d24:	4801      	ldr	r0, [pc, #4]	@ (8007d2c <__malloc_unlock+0x8>)
 8007d26:	f000 b88a 	b.w	8007e3e <__retarget_lock_release_recursive>
 8007d2a:	bf00      	nop
 8007d2c:	200006bc 	.word	0x200006bc

08007d30 <memset>:
 8007d30:	4402      	add	r2, r0
 8007d32:	4603      	mov	r3, r0
 8007d34:	4293      	cmp	r3, r2
 8007d36:	d100      	bne.n	8007d3a <memset+0xa>
 8007d38:	4770      	bx	lr
 8007d3a:	f803 1b01 	strb.w	r1, [r3], #1
 8007d3e:	e7f9      	b.n	8007d34 <memset+0x4>

08007d40 <_raise_r>:
 8007d40:	291f      	cmp	r1, #31
 8007d42:	b538      	push	{r3, r4, r5, lr}
 8007d44:	4605      	mov	r5, r0
 8007d46:	460c      	mov	r4, r1
 8007d48:	d904      	bls.n	8007d54 <_raise_r+0x14>
 8007d4a:	2316      	movs	r3, #22
 8007d4c:	6003      	str	r3, [r0, #0]
 8007d4e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007d52:	bd38      	pop	{r3, r4, r5, pc}
 8007d54:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8007d56:	b112      	cbz	r2, 8007d5e <_raise_r+0x1e>
 8007d58:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007d5c:	b94b      	cbnz	r3, 8007d72 <_raise_r+0x32>
 8007d5e:	4628      	mov	r0, r5
 8007d60:	f000 f830 	bl	8007dc4 <_getpid_r>
 8007d64:	4622      	mov	r2, r4
 8007d66:	4601      	mov	r1, r0
 8007d68:	4628      	mov	r0, r5
 8007d6a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007d6e:	f000 b817 	b.w	8007da0 <_kill_r>
 8007d72:	2b01      	cmp	r3, #1
 8007d74:	d00a      	beq.n	8007d8c <_raise_r+0x4c>
 8007d76:	1c59      	adds	r1, r3, #1
 8007d78:	d103      	bne.n	8007d82 <_raise_r+0x42>
 8007d7a:	2316      	movs	r3, #22
 8007d7c:	6003      	str	r3, [r0, #0]
 8007d7e:	2001      	movs	r0, #1
 8007d80:	e7e7      	b.n	8007d52 <_raise_r+0x12>
 8007d82:	2100      	movs	r1, #0
 8007d84:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8007d88:	4620      	mov	r0, r4
 8007d8a:	4798      	blx	r3
 8007d8c:	2000      	movs	r0, #0
 8007d8e:	e7e0      	b.n	8007d52 <_raise_r+0x12>

08007d90 <raise>:
 8007d90:	4b02      	ldr	r3, [pc, #8]	@ (8007d9c <raise+0xc>)
 8007d92:	4601      	mov	r1, r0
 8007d94:	6818      	ldr	r0, [r3, #0]
 8007d96:	f7ff bfd3 	b.w	8007d40 <_raise_r>
 8007d9a:	bf00      	nop
 8007d9c:	20000168 	.word	0x20000168

08007da0 <_kill_r>:
 8007da0:	b538      	push	{r3, r4, r5, lr}
 8007da2:	4d07      	ldr	r5, [pc, #28]	@ (8007dc0 <_kill_r+0x20>)
 8007da4:	2300      	movs	r3, #0
 8007da6:	4604      	mov	r4, r0
 8007da8:	4608      	mov	r0, r1
 8007daa:	4611      	mov	r1, r2
 8007dac:	602b      	str	r3, [r5, #0]
 8007dae:	f7fa fff3 	bl	8002d98 <_kill>
 8007db2:	1c43      	adds	r3, r0, #1
 8007db4:	d102      	bne.n	8007dbc <_kill_r+0x1c>
 8007db6:	682b      	ldr	r3, [r5, #0]
 8007db8:	b103      	cbz	r3, 8007dbc <_kill_r+0x1c>
 8007dba:	6023      	str	r3, [r4, #0]
 8007dbc:	bd38      	pop	{r3, r4, r5, pc}
 8007dbe:	bf00      	nop
 8007dc0:	200006b8 	.word	0x200006b8

08007dc4 <_getpid_r>:
 8007dc4:	f7fa bfe0 	b.w	8002d88 <_getpid>

08007dc8 <_sbrk_r>:
 8007dc8:	b538      	push	{r3, r4, r5, lr}
 8007dca:	4d06      	ldr	r5, [pc, #24]	@ (8007de4 <_sbrk_r+0x1c>)
 8007dcc:	2300      	movs	r3, #0
 8007dce:	4604      	mov	r4, r0
 8007dd0:	4608      	mov	r0, r1
 8007dd2:	602b      	str	r3, [r5, #0]
 8007dd4:	f7fa fffc 	bl	8002dd0 <_sbrk>
 8007dd8:	1c43      	adds	r3, r0, #1
 8007dda:	d102      	bne.n	8007de2 <_sbrk_r+0x1a>
 8007ddc:	682b      	ldr	r3, [r5, #0]
 8007dde:	b103      	cbz	r3, 8007de2 <_sbrk_r+0x1a>
 8007de0:	6023      	str	r3, [r4, #0]
 8007de2:	bd38      	pop	{r3, r4, r5, pc}
 8007de4:	200006b8 	.word	0x200006b8

08007de8 <__errno>:
 8007de8:	4b01      	ldr	r3, [pc, #4]	@ (8007df0 <__errno+0x8>)
 8007dea:	6818      	ldr	r0, [r3, #0]
 8007dec:	4770      	bx	lr
 8007dee:	bf00      	nop
 8007df0:	20000168 	.word	0x20000168

08007df4 <__libc_init_array>:
 8007df4:	b570      	push	{r4, r5, r6, lr}
 8007df6:	4d0d      	ldr	r5, [pc, #52]	@ (8007e2c <__libc_init_array+0x38>)
 8007df8:	4c0d      	ldr	r4, [pc, #52]	@ (8007e30 <__libc_init_array+0x3c>)
 8007dfa:	1b64      	subs	r4, r4, r5
 8007dfc:	10a4      	asrs	r4, r4, #2
 8007dfe:	2600      	movs	r6, #0
 8007e00:	42a6      	cmp	r6, r4
 8007e02:	d109      	bne.n	8007e18 <__libc_init_array+0x24>
 8007e04:	4d0b      	ldr	r5, [pc, #44]	@ (8007e34 <__libc_init_array+0x40>)
 8007e06:	4c0c      	ldr	r4, [pc, #48]	@ (8007e38 <__libc_init_array+0x44>)
 8007e08:	f000 f81a 	bl	8007e40 <_init>
 8007e0c:	1b64      	subs	r4, r4, r5
 8007e0e:	10a4      	asrs	r4, r4, #2
 8007e10:	2600      	movs	r6, #0
 8007e12:	42a6      	cmp	r6, r4
 8007e14:	d105      	bne.n	8007e22 <__libc_init_array+0x2e>
 8007e16:	bd70      	pop	{r4, r5, r6, pc}
 8007e18:	f855 3b04 	ldr.w	r3, [r5], #4
 8007e1c:	4798      	blx	r3
 8007e1e:	3601      	adds	r6, #1
 8007e20:	e7ee      	b.n	8007e00 <__libc_init_array+0xc>
 8007e22:	f855 3b04 	ldr.w	r3, [r5], #4
 8007e26:	4798      	blx	r3
 8007e28:	3601      	adds	r6, #1
 8007e2a:	e7f2      	b.n	8007e12 <__libc_init_array+0x1e>
 8007e2c:	08007f94 	.word	0x08007f94
 8007e30:	08007f94 	.word	0x08007f94
 8007e34:	08007f94 	.word	0x08007f94
 8007e38:	08007f9c 	.word	0x08007f9c

08007e3c <__retarget_lock_acquire_recursive>:
 8007e3c:	4770      	bx	lr

08007e3e <__retarget_lock_release_recursive>:
 8007e3e:	4770      	bx	lr

08007e40 <_init>:
 8007e40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e42:	bf00      	nop
 8007e44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007e46:	bc08      	pop	{r3}
 8007e48:	469e      	mov	lr, r3
 8007e4a:	4770      	bx	lr

08007e4c <_fini>:
 8007e4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e4e:	bf00      	nop
 8007e50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007e52:	bc08      	pop	{r3}
 8007e54:	469e      	mov	lr, r3
 8007e56:	4770      	bx	lr
