Abramovici, M., Breuer, M., and Friedman, A. 1995. Digital System Testing and Testable Design. IEEE Press.
Abramovici, M., Breuer, M., and Friedman, A. 1995. Digital System Testing and Testable Design IEEE Press.
Swarup Bhunia , Hamid Mahmoodi , Arijit Raychowdhury , Kaushik Roy, A Novel Low-overhead Delay Testing Technique for Arbitrary Two-Pattern Test Application, Proceedings of the conference on Design, Automation and Test in Europe, p.1136-1141, March 07-11, 2005[doi>10.1109/DATE.2005.27]
Bryan Black , Donald W. Nelson , Clair Webb , Nick Samra, 3D Processing Technology and Its Impact on iA32 Microprocessors, Proceedings of the IEEE International Conference on Computer Design, p.316-318, October 11-13, 2004
Adrian Carbine , Derek Feltham, Pentium® Pro Processor Design for Test and Debug, Proceedings of the IEEE International Test Conference, p.294-303, November 03-05, 1997
Cheng, C. F., Jagar, S., Poon, M. C., Kok, C. W., and Chan, M. 2004. A statistical model to predict the performance variation of polysilicon TFTs formed by grain-enhancement technology. IEEE Trans. Electron. Dev. 51, 2061--2068.
Chern, H. N., Lee, C. L., and Fu, T. 1994. Correlation of polysilicon thin-film transistor characteristics to defect states via thermal annealing. IEEE Trans. Electron. Dev. 41, 460--462.
Swaroop Ghosh , Swarup Bhunia , Arijit Raychowdhury , Kaushik Roy, A Novel Delay Fault Testing Methodology Using Low-Overhead Built-In Delay Sensor, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.12, p.2934-2943, December 2006[doi>10.1109/TCAD.2006.882523]
Karaki, N., Nanmoto, T., Ebihara, H., Utsunomiya, S., Inoue, S., and Shimoda, T. 2005. A flexible 8B asynchronous microprocessor based on low-temperature poly-silicon TFT technology. In Proceedings of the IEEE ISSCC Tech. Dig. 272--273.
Li, J., Bansal, A., and Roy, K. 2007a. Poly-Si thin film transistors: An efficient and low cost option for digital operation. IEEE Trans. Electron. Dev. 54, 2910--2930.
Li, J., Kang, K., and Roy, K. 2007b. Novel variation-aware circuit Design of scaled LTPS TFT for ultra low power, low-cost applications. In Proceedings of the International Conference on IC Design and Technology (ICICDT).
Jing Li , Kunhyuk Kang , Aditya Bansal , Kaushik Roy, High performance and low power electronics on flexible substrate, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278550]
Li, J., Ghosh, S., and Roy, K. 2007d. A generic and reconfigurable test paradigm using low-cost integrated poly-Si TFTs. In Proceedings of the International Test Conference (ITC).
Mukhopadhyay, S., Kang, K., Mahmoodi, H., and Roy, K. 2005. Design of reliable and self-repairing SRAM in nano-scale technologies using leakage and delay monitoring. In Proceedings of the International Test Conference (ITC).
Shashidhar Mysore , Banit Agrawal , Navin Srivastava , Sheng-Chih Lin , Kaustav Banerjee , Tim Sherwood, Introspective 3D chips, Proceedings of the 12th international conference on Architectural support for programming languages and operating systems, October 21-25, 2006, San Jose, California, USA[doi>10.1145/1168857.1168890]
Nozuyama, Y., Nishimura, A., and Iwamura, J. 1988. Design for testability of a 32-bit microprocessor—the TX1. In Proceedings of the International Test Conference (ITC), 172--182.
Patti, R. 2006. Three-Dimensional integrated circuits and the future of system-on-chip designs. Proc. IEEE 94, 1214--1224.
Arijit Raychowdhury , Bipul C. Paul , Swarup Bhunia , Kaushik Roy, Computing with subthreshold leakage: device/circuit/architecture co-design for ultralow-power subthreshold operation, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.13 n.11, p.1213-1224, November 2005[doi>10.1109/TVLSI.2005.859590]
Hendrawan Soeleman , Kaushik Roy, Ultra-low power digital subthreshold logic circuits, Proceedings of the 1999 international symposium on Low power electronics and design, p.94-96, August 16-17, 1999, San Diego, California, USA[doi>10.1145/313817.313874]
Stephen Strickland , Erhan Ergin , David R. Kaeli , Paul Zavracky, VLSI design in the 3rd dimension, Integration, the VLSI Journal, v.25 n.1, p.1-16, Sept. 1998[doi>10.1016/S0167-9260(98)00006-6]
Subramanian, V., Dankoski, P., Degertekin, L., Khuri-Yakub, B. T., and Saraswat, K. C. 1997. Controlled two-step solid-phase crystallization for high-performance polysilicon TFT's. IEEE Electron. Dev. Lett. 18, 378--381.
Suzuki, K., Tosaka, Y., and Sugii, T. 1996. Analytical threshold voltage model for short channel n+−p+ double-gate SOI MOSFETs. IEEE Trans. Electron. Dev. 43, 732--738.
Swan, G., Trivedi, Y., and Wharton, D. 1989. Crosscheck—A practical solution for ASIC testability. In Proceedings of the International Test Conference (ITC), 903--908.
Tanaka, T., Asuma, H., Ogawa, K., Shinagawa, Y., and Konishi, N. 1993. An LCD addressed by a-Si: H TFTs with peripheral poly-Si TFT circuits. Proc. IEDM Tech. Dig. 389--392.
Walker, P. M., Mizuta, H., Uno, S., Furuta, Y., and Hasko, D. G. 2004. Improved off-current and sub-threshold slope in aggressively scaled poly-Si TFTs with a single grain boundary in the channel. IEEE Trans. Electron. Dev. 51, 212--219.
Wang, M. and Wong, M. 2001. Characterization of an individual grain boundary in metal-induced laterally crystallized polycrystalline silicon thin-film devices. IEEE Trans. Electron. Dev. 48, 1655--1660.
Yan, R. H., Ourmazd, A., and Lee, K.F. 1992. Scaling the Si MOSFET: From bulk to SOI to bulk. IEEE Trans. Electron. Dev. 39, 1704--1710.
