<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="AvivFPGA2.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="AvivFPGA2.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="AvivFPGA2.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="AvivFPGA2.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="AvivFPGA2.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="AvivFPGA2.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="AvivFPGA2.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="AvivFPGA2.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="AvivFPGA2.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="AvivFPGA2.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="AvivFPGA2.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="AvivFPGA2.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="AvivFPGA2.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="AvivFPGA2.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="AvivFPGA2.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="AvivFPGA2.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="AvivFPGA2.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="AvivFPGA2.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="AvivFPGA2.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="AvivFPGA2.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="AvivFPGA2.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="AvivFPGA2_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="AvivFPGA2_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="AvivFPGA2_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="AvivFPGA2_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="AvivFPGA2_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="AvivFPGA2_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="AvivFPGA2_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="AvivFPGA2_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="AvivFPGA2_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="AvivFPGA2_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="AvivFPGA2_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="AvivFPGA2_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="AvivFPGA2_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="AvivFPGA2_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="AvivFPGA2_xst.xrpt"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="TestFifo.asy" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="TestFifo.ngc" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="TestFifo.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="TestFifo.v" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VEO" xil_pn:name="TestFifo.veo" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="TestFifo.vhd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHO" xil_pn:name="TestFifo.vho" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="avivfpga2.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="avivfpga2.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="avivfpga2.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1321650489" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1321650489">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1321650489" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="65697106974576341" xil_pn:start_ts="1321650489">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1321650489" xil_pn:in_ck="4405730011791082140" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="302351502837056531" xil_pn:start_ts="1321650489">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="TestFifo.ngc"/>
      <outfile xil_pn:name="TestFifo.v"/>
    </transform>
    <transform xil_pn:end_ts="1321650489" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1321650489">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1321650489" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-6635872520073030371" xil_pn:start_ts="1321650489">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1321650489" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-6388418249795389316" xil_pn:start_ts="1321650489">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1321650489" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-9141631258920081443" xil_pn:start_ts="1321650489">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1340307554" xil_pn:in_ck="148020208255934949" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="-1908768777306386126" xil_pn:start_ts="1340307534">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="AvivFPGA2.lso"/>
      <outfile xil_pn:name="AvivFPGA2.ngc"/>
      <outfile xil_pn:name="AvivFPGA2.ngr"/>
      <outfile xil_pn:name="AvivFPGA2.prj"/>
      <outfile xil_pn:name="AvivFPGA2.stx"/>
      <outfile xil_pn:name="AvivFPGA2.syr"/>
      <outfile xil_pn:name="AvivFPGA2.xst"/>
      <outfile xil_pn:name="AvivFPGA2_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1321650511" xil_pn:in_ck="2506688457797785858" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8119258432121583544" xil_pn:start_ts="1321650511">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1340307559" xil_pn:in_ck="382663646326694872" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-7089989862962850426" xil_pn:start_ts="1340307554">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="AvivFPGA2.bld"/>
      <outfile xil_pn:name="AvivFPGA2.ngd"/>
      <outfile xil_pn:name="AvivFPGA2_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1340307564" xil_pn:in_ck="-794360529195220305" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-4775573358763839746" xil_pn:start_ts="1340307559">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="AvivFPGA2.pcf"/>
      <outfile xil_pn:name="AvivFPGA2_map.map"/>
      <outfile xil_pn:name="AvivFPGA2_map.mrp"/>
      <outfile xil_pn:name="AvivFPGA2_map.ncd"/>
      <outfile xil_pn:name="AvivFPGA2_map.ngm"/>
      <outfile xil_pn:name="AvivFPGA2_map.xrpt"/>
      <outfile xil_pn:name="AvivFPGA2_summary.xml"/>
      <outfile xil_pn:name="AvivFPGA2_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1340307600" xil_pn:in_ck="-2226626689583800088" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="8251173951899154272" xil_pn:start_ts="1340307564">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="AvivFPGA2.ncd"/>
      <outfile xil_pn:name="AvivFPGA2.pad"/>
      <outfile xil_pn:name="AvivFPGA2.par"/>
      <outfile xil_pn:name="AvivFPGA2.ptwx"/>
      <outfile xil_pn:name="AvivFPGA2.unroutes"/>
      <outfile xil_pn:name="AvivFPGA2.xpi"/>
      <outfile xil_pn:name="AvivFPGA2_pad.csv"/>
      <outfile xil_pn:name="AvivFPGA2_pad.txt"/>
      <outfile xil_pn:name="AvivFPGA2_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1340307615" xil_pn:in_ck="3862716899296488457" xil_pn:name="TRANEXT_bitFile_spartan3" xil_pn:prop_ck="4026351017656627060" xil_pn:start_ts="1340307600">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="AvivFPGA2.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="avivfpga2.bgn"/>
      <outfile xil_pn:name="avivfpga2.bit"/>
      <outfile xil_pn:name="avivfpga2.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1340307600" xil_pn:in_ck="1896077377165626283" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="-820570033700456443" xil_pn:start_ts="1340307597">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="AvivFPGA2.twr"/>
      <outfile xil_pn:name="AvivFPGA2.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
