%% LaTeX2e file `samplebib.bib'
%% generated by the `filecontents' environment
%% from source `demo' on 2018/03/21.
%%
@article{samplearticle,
  author={E\'variste Galois},
  title={M\'emoire sur les conditions de r\'esolubilit\'e des \'equations par radicaux},
  year={1831}
}
@inproceedings{AlbrechtKMZ02,
	author = {Albrecht, C. and Kahng, A.B. and Mandoiu, I. and Zelikovsky, A.},
	booktitle = {ASP-DAC},
	pages = {580--587},
	title = {Floorplan evaluation with timing-driven global wireplanning, pin assignment and buffer/wire sizing},
	year = 2002
}

@inproceedings{BatterywalaTrackAssign,
	author = {Batterywala, S. and Shenoy, N. and Nicholls, W. and Zhou, H.},
	booktitle = {IEEE/ACM International Conference on Computer Aided Design, 2002. ICCAD 2002.},
	doi = {10.1109/ICCAD.2002.1167514},
	issn = {1092-3152},
	keywords = {VLSI; circuit layout CAD; crosstalk; integrated circuit interconnections; integrated circuit layout; network routing; back-end design process; connectivity; cost metrics; cross-talk; detailed routing; global routing; intermediate track assignment heuristic; lookahead heuristic; process constraints; routing algorithms; segment splitting heuristic; signal delay; signal integrity; three stage routing process; track assignment; weighted bipartite matching heuristic; wiring completions; Costs; Crosstalk; Delay; Pins; Process design; Routing; Signal processing; Very large scale integration; Wire; Wiring},
	month = {Nov},
	number = {},
	pages = {59--66},
	title = {Track assignment: a desirable intermediate step between global routing and detailed routing},
	volume = {},
	year = 2002
}

@phdthesis{bihler-dissertation,
	author = {Tilmann Bihler},
	title = {Dynamic Local Usage in BonnRouteGlobal},
	school = {Rheinische Friedrich-Wilhelms-Universität Bonn},
	year = 2023,
	url = {https://hdl.handle.net/20.500.11811/11185},
}

@articel{brady1984approach,
	author = {Brady, H Nelson},
	journal = {IEEE transactions on computer-aided design of integrated circuits and systems},
	number = {3},
	pages = {250--255},
	publisher = {IEEE},
	title = {An approach to topological pin assignment},
	volume = {3},
	year = 1984
}

@article{BRGTiming2,
	author = {Held, Stephan and M{\"u}ller, Dirk and Rotter, Daniel and Scheifele, Rudolf and Traub, Vera and Vygen, Jens},
	doi = {10.1109/TCAD.2017.2697964},
	journal = {IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
	number = {2},
	pages = {406--419},
	title = {Global Routing With Timing Constraints},
	volume = {37},
	year = {2018}
}

@inproceedings{Chen+IntegratedFloorplanningAndInterconnectPlanning:1999,
	acmid = {340039},
	address = {Piscataway, NJ, USA},
	author = {Chen, H.-M. and Zhou, H. and Young, F. Y. and Wong, D. F. and Yang, H. H. and Sherwani, N.},
	booktitle = {Proceedings of the 1999 IEEE/ACM International Conference on Computer-aided Design},
	isbn = {0-7803-5832-5},
	location = {San Jose, California, USA},
	numpages = {4},
	pages = {354--357},
	publisher = {IEEE Press},
	series = {ICCAD '99},
	title = {Integrated Floorplanning and Interconnect Planning},
	url = {http://dl.acm.org/citation.cfm?id=339492.340039},
	year = 1999
}

@inproceedings{ChenTY-SALT-ICCAD2017,
	author = {Chen, Gengjie and Tu, Peishan and Young, Evangeline FY},
	booktitle = {Proceedings of the 36th International Conference on Computer-Aided Design},
	organization = {IEEE Press},
	pages = {569--576},
	title = {SALT: provably good routing topology by a novel steiner shallow-light tree algorithm},
	year = 2017
}

@article{cong1991pin,
	author = {Cong, Jason},
	journal = {IEEE transactions on computer-aided design of integrated circuits and systems},
	number = {11},
	pages = {1401--1412},
	publisher = {IEEE},
	title = {Pin assignment with global routing for general cell designs},
	volume = {10},
	year = 1991
}

@inproceedings{CongPinAssignmentICCAD89,
	author = {Cong, J.},
	booktitle = {1989 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers},
	doi = {10.1109/ICCAD.1989.76958},
	issn = {},
	keywords = {VLSI; circuit layout CAD; BeauticianGR; VLSI circuits; algorithm; finite interval decomposition theorem; global routing; global routing step; physical design; pin assignment step; Algorithm design and analysis; Circuits; Computer science; Logic functions; Packaging; Partitioning algorithms; Process design; Routing; Topology; Very large scale integration},
	month = {Nov},
	number = {},
	pages = {302--305},
	title = {Pin assignment with global routing},
	volume = {},
	year = 1989
}

@report{duran:2024,
	author = {Durán Fernández, Victoria},
	title = {Infeasibility Minimization in Track Assignment},
	year = {2024},
	institution = {Research Institute for Discrete Mathematics},
	number = {241307},
	note = {Bachelor thesis},
}

@inproceedings{HeldR-ExactDelayBoundedSteiner18,
	author = {left out for blind review}
}

@inproceedings{Hong+FARM-DAC92,
	acmid = {149625},
	address = {Los Alamitos, CA, USA},
	author = {Hong, X.-L. and Huang, J. and Cheng, C.-K. and Kuh, E. S.},
	booktitle = {Proceedings of the 29th ACM/IEEE Design Automation Conference},
	isbn = {0-89791-516-X},
	location = {Anaheim, California, USA},
	numpages = {6},
	pages = {530--535},
	publisher = {IEEE Computer Society Press},
	series = {DAC '92},
	title = {FARM: An Efficient Feed-through Pin Assignment Algorithm},
	url = {http://dl.acm.org/citation.cfm?id=113938.149625},
	year = 1992
}

@article{JiaMCFDetailedRouter,
	author = {Jia, X. and Cai, Y. and Zhou, Q. and Yu, B.},
	doi = {10.1109/TCAD.2017.2693270},
	issn = {0278-0070},
	journal = {IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
	keywords = {VLSI; circuit optimisation; computational complexity; integer programming; integrated circuit design; linear programming; network routing; DRC violations; NP-hard model; complex design rule constraints; concurrent detailed routing algorithm; efficient acceleration techniques; efficient model solving algorithms; incremental detailed router; integer linear programming; low routing quality; model simplification heuristics; multicommodity flow model; multicommodity flow-based detailed router; nonoptimal net-ordering nature; physical design; routing completion; sequential methods; transistor feature size; very large scale integrated physical design; Algorithm design and analysis; Industries; Layout; Routing; Runtime; Timing; Very large scale integration; Design rules; detailed routing; integer linear programing; multicommodity flow (MCF)},
	month = {Jan},
	number = {1},
	pages = {217--230},
	title = {A Multicommodity Flow-Based Detailed Router With Efficient Acceleration Techniques},
	volume = {37},
	year = 2018
}

@patent{kazda+pangea:21,
	author = {Kazda, M. and Folberth, H. and Villarrubia, P.G. and Held, S. and Saccardi, P.},
	note = {US Patent 1\,108\,045\,6B2},
	title = {Automated design closure with abutted hierarchy},
	year = {2021}
}

@article{KoideWY-PinAssignmentWithGLobalRouting96,
	author = {Koide, T. and Wakabayashi, S. and Yoshida, N.},
	journal = {IEEE transactions on computer-aided design of integrated circuits and systems},
	number = {12},
	pages = {1575--1583},
	publisher = {IEEE},
	title = {Pin assignment with global routing for VLSI building block layout},
	volume = {15},
	year = 1996
}

@inproceedings{koren1972pin,
	author = {Koren, Norman L},
	booktitle = {Proceedings of the 9th Design Automation Workshop},
	organization = {ACM},
	pages = {72--79},
	title = {Pin assignment in automated printed circuit board design},
	year = 1972
}

@article{liu1999multilayer,
	author = {Liu, L-CE and Sechen, Carl},
	journal = {IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
	number = {10},
	pages = {1452--1461},
	publisher = {IEEE},
	title = {Multilayer pin assignment for macro cell circuits},
	volume = {18},
	year = 1999
}

@inproceedings{meister2008novel,
	author = {Meister, Tilo and Lienig, Jens and Thomke, Gisbert},
	booktitle = {Proceedings of the conference on Design, automation and test in Europe},
	organization = {ACM},
	pages = {837--842},
	title = {Novel pin assignment algorithms for components with very high pin counts},
	year = 2008
}

@article{MinMaxResSh,
	author = {M{\"u}ller, Dirk and Radke, Klaus and Vygen, Jens},
	day = {01},
	doi = {10.1007/s12532-011-0023-y},
	issn = {1867-2957},
	journal = {Mathematical Programming Computation},
	month = {Mar},
	number = {1},
	pages = {1--35},
	title = {Faster min--max resource sharing in theory and practice},
	url = {https://doi.org/10.1007/s12532-011-0023-y},
	volume = {3},
	year = 2011
}

@article{nair+berman+hauge+yoffa:1989,
	author = {Nair, R. and Berman, C. L. and Hauge, P. S. and Yoffa, E. J.},
	journal = {IEEETCAD: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
	pages = {860--874},
	title = {Generation of Performance Constraints for Layout},
	volume = {8},
	year = 1989
}

@article{papa2008rumble,
	title={RUMBLE: An incremental timing-driven physical-synthesis optimization algorithm},
	author={Papa, David A and Luo, Tao and Moffitt, Michael D and Sze, CN and Li, Zhuo and Nam, Gi-Joon and Alpert, Charles J and Markov, Igor L},
	journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
	year={2008}
}

@inproceedings{pedram1990floorplanning,
	author = {Pedram, Massoud and Marek-Sadowska, Malgorzata and Kuh, Ernest S},
	booktitle = {Computer-Aided Design, 1990. ICCAD-90. Digest of Technical Papers., 1990 IEEE International Conference on},
	organization = {IEEE},
	pages = {98--101},
	title = {Floorplanning with pin assignment},
	year = 1990
}

@inproceedings{prasad2009simultaneous,
	author = {Prasad, Shashank and Kumar, Anuj},
	booktitle = {VLSI Design, 2009 22nd International Conference on},
	organization = {IEEE},
	pages = {399--403},
	title = {Simultaneous Routing and Feedthrough Algorithm to Decongest Top Channel},
	year = 2009
}

@thesis{RulandTA2013,
	author = {left out for blind review}
}

@article{RWSCEMMagmaARM08,
	author = {Riches, S. and Watson, P. and Schultz, J. and Churchill, P and Eerappa, S. and Madabushi, V.},
	journal = {ARM Information Quaterly Magazine},
	number = {3},
	title = {Accelerating Hierarchical Implementation of the ARM Cortex-A9 with Magma{\rq}s Hydra},
	volume = {7},
	year = 2008
}

@incollection{Scheffer-IndustrialFloorplanningAndPrototyping08,
	author = {Scheffer, Louis K.},
	bibsource = {dblp computer science bibliography, https://dblp.org},
	biburl = {https://dblp.org/rec/bib/reference/crc/Scheffer08},
	booktitle = {Handbook of Algorithms for Physical Design Automation.},
	doi = {10.1201/9781420013481.ch13},
	timestamp = {Wed, 12 Jul 2017 09:11:51 +0200},
	title = {Industrial Floorplanning and Prototyping},
	url = {https://doi.org/10.1201/9781420013481.ch13},
	year = 2008
}

@inproceedings{ShallowLight,
	address = {Berlin, Heidelberg},
	author = {Held, Stephan and Rotter, Daniel},
	booktitle = {Integer Programming and Combinatorial Optimization},
	editor = {Goemans, Michel and Correa, Jos{\'e}},
	isbn = {978-3-642-36694-},
	pages = {229--241},
	publisher = {Springer Berlin Heidelberg},
	title = {Shallow-Light Steiner Arborescences with Vertex Delays},
	year = 2013
}

@inproceedings{ShiDavoodiTrackPlanning,
	author = {Shi, D. and Davoodi, A.},
	booktitle = {2017 54th ACM/EDAC/IEEE Design Automation Conference (DAC)},
	doi = {10.1145/3061639.3062335},
	issn = {},
	keywords = {integrated circuit design; network routing; global routing stage; local congestion track planning; track assignment algorithm; track congestion; Optimization; Planning; Routing; Tools; Tracking; Very large scale integration},
	month = {June},
	number = {},
	pages = {1--6},
	title = {TraPL: Track planning of local congestion for global routing},
	volume = {},
	year = 2017
}

@inproceedings{wang1991simultaneous,
	author = {Wang, LY and Lai, YT and Liu, BD},
	booktitle = {Circuits and Systems, 1991., IEEE International Sympoisum on},
	organization = {IEEE},
	pages = {2128--2131},
	title = {Simultaneous pin assignment and global wiring for custom VLSI design},
	year = 1991
}

@inproceedings{WeiLCHAS13,
	author = {Wei, Y. and Li, Z. and Sze, C.C.N. and Hu, S. and Alpert, C.J. and S.S., Sapatnekar},
	booktitle = {DATE},
	pages = {1873--1878},
	title = {CATALYST: planning layer directives for effective design closure},
	year = 2013
}

@inproceedings{WongNegotiationTrackAssign,
	author = {Wong, M. P. and Liu, W. H. and Wang, T. C.},
	booktitle = {2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC)},
	doi = {10.1109/ASPDAC.2016.7428041},
	issn = {},
	keywords = {VLSI; integrated circuit design; network routing; VLSI design flow; global routing; iroutes; local nets; negotiation-based track assignment; track-assignment-based routability estimator; Wiring},
	month = {Jan},
	number = {},
	pages = {378--383},
	title = {Negotiation-based track assignment considering local nets},
	volume = {},
	year = 2016
}

@article{xiang2003min,
	author = {Xiang, Hua and Tang, Xiaoping and Wong, Martin DF},
	journal = {IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
	number = {7},
	pages = {870--878},
	publisher = {IEEE},
	title = {Min-cost flow-based algorithm for simultaneous pin assignment and routing},
	volume = {22},
	year = 2003
}

@article{xiang2005algorithm,
	author = {Xiang, Hua and Tang, Xiaoping and Wong, Martin DF},
	journal = {ACM Transactions on Design Automation of Electronic Systems (TODAES)},
	number = {3},
	pages = {561--572},
	publisher = {ACM},
	title = {An algorithm for integrated pin assignment and buffer planning},
	volume = {10},
	year = 2005
}

