Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Oct 26 19:29:51 2020
| Host         : DESKTOP-39FN3EH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab4_timing_summary_routed.rpt -pb lab4_timing_summary_routed.pb -rpx lab4_timing_summary_routed.rpx -warn_on_violation
| Design       : lab4
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.068        0.000                      0                  327        0.259        0.000                      0                  327        4.500        0.000                       0                   154  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.068        0.000                      0                  327        0.259        0.000                      0                  327        4.500        0.000                       0                   154  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.068ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.259ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.068ns  (required time - arrival time)
  Source:                 PWM/duty_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM/pwm_signal_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.931ns  (logic 6.035ns (67.570%)  route 2.896ns (32.430%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 14.803 - 10.000 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.551     5.102    PWM/clk_IBUF_BUFG
    SLICE_X10Y87         FDRE                                         r  PWM/duty_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y87         FDRE (Prop_fdre_C_Q)         0.518     5.620 r  PWM/duty_index_reg[0]/Q
                         net (fo=10, routed)          0.871     6.491    PWM/duty_index_reg_n_0_[0]
    SLICE_X10Y86         LUT3 (Prop_lut3_I0_O)        0.148     6.639 r  PWM/pwm_signal1_i_5/O
                         net (fo=1, routed)           0.520     7.159    PWM/B[0]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[0]_P[3])
                                                      4.045    11.204 r  PWM/pwm_signal1/P[3]
                         net (fo=2, routed)           0.860    12.064    PWM/pwm_signal1_n_102
    SLICE_X13Y86         LUT4 (Prop_lut4_I1_O)        0.124    12.188 r  PWM/pwm_signal0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.188    PWM/pwm_signal0_carry_i_7_n_0
    SLICE_X13Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.738 r  PWM/pwm_signal0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.738    PWM/pwm_signal0_carry_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.852 r  PWM/pwm_signal0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.852    PWM/pwm_signal0_carry__0_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.080 r  PWM/pwm_signal0_carry__1/CO[2]
                         net (fo=1, routed)           0.646    13.726    PWM/p_1_in
    SLICE_X9Y85          LUT3 (Prop_lut3_I2_O)        0.308    14.034 r  PWM/pwm_signal_i_1/O
                         net (fo=1, routed)           0.000    14.034    PWM/pwm_signal_i_1_n_0
    SLICE_X9Y85          FDRE                                         r  PWM/pwm_signal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.432    14.803    PWM/clk_IBUF_BUFG
    SLICE_X9Y85          FDRE                                         r  PWM/pwm_signal_reg/C
                         clock pessimism              0.259    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X9Y85          FDRE (Setup_fdre_C_D)        0.075    15.102    PWM/pwm_signal_reg
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                         -14.034    
  -------------------------------------------------------------------
                         slack                                  1.068    

Slack (MET) :             2.835ns  (required time - arrival time)
  Source:                 PWM/duty_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM/duty_index_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.585ns  (logic 2.995ns (45.482%)  route 3.590ns (54.518%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 14.809 - 10.000 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.551     5.102    PWM/clk_IBUF_BUFG
    SLICE_X10Y87         FDRE                                         r  PWM/duty_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y87         FDRE (Prop_fdre_C_Q)         0.518     5.620 r  PWM/duty_index_reg[1]/Q
                         net (fo=9, routed)           0.606     6.227    PWM/duty_index_reg_n_0_[1]
    SLICE_X9Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.883 r  PWM/duty_index0_carry_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.883    PWM/duty_index0_carry_i_3_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.997 r  PWM/duty_index_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.997    PWM/duty_index_reg[8]_i_2_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.111 r  PWM/duty_index_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.111    PWM/duty_index_reg[12]_i_2_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.225 r  PWM/duty_index_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.225    PWM/duty_index_reg[16]_i_2_n_0
    SLICE_X9Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.339 r  PWM/duty_index_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.339    PWM/duty_index_reg[20]_i_2_n_0
    SLICE_X9Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.453 r  PWM/duty_index_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.453    PWM/duty_index_reg[24]_i_2_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.567 r  PWM/duty_index_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.567    PWM/duty_index_reg[28]_i_2_n_0
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.901 f  PWM/duty_index_reg[31]_i_4/O[1]
                         net (fo=3, routed)           1.136     9.036    PWM/duty_index00_in[30]
    SLICE_X10Y91         LUT2 (Prop_lut2_I0_O)        0.303     9.339 r  PWM/duty_index0_carry__2_i_5/O
                         net (fo=1, routed)           0.000     9.339    PWM/duty_index0_carry__2_i_5_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.715 r  PWM/duty_index0_carry__2/CO[3]
                         net (fo=2, routed)           0.774    10.489    PWM/duty_index0_carry__2_n_0
    SLICE_X8Y89          LUT4 (Prop_lut4_I0_O)        0.124    10.613 r  PWM/duty_index[31]_i_1/O
                         net (fo=31, routed)          1.074    11.687    PWM/duty_index[31]_i_1_n_0
    SLICE_X10Y93         FDRE                                         r  PWM/duty_index_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.438    14.809    PWM/clk_IBUF_BUFG
    SLICE_X10Y93         FDRE                                         r  PWM/duty_index_reg[30]/C
                         clock pessimism              0.272    15.081    
                         clock uncertainty           -0.035    15.046    
    SLICE_X10Y93         FDRE (Setup_fdre_C_R)       -0.524    14.522    PWM/duty_index_reg[30]
  -------------------------------------------------------------------
                         required time                         14.522    
                         arrival time                         -11.687    
  -------------------------------------------------------------------
                         slack                                  2.835    

Slack (MET) :             2.835ns  (required time - arrival time)
  Source:                 PWM/duty_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM/duty_index_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.585ns  (logic 2.995ns (45.482%)  route 3.590ns (54.518%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 14.809 - 10.000 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.551     5.102    PWM/clk_IBUF_BUFG
    SLICE_X10Y87         FDRE                                         r  PWM/duty_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y87         FDRE (Prop_fdre_C_Q)         0.518     5.620 r  PWM/duty_index_reg[1]/Q
                         net (fo=9, routed)           0.606     6.227    PWM/duty_index_reg_n_0_[1]
    SLICE_X9Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.883 r  PWM/duty_index0_carry_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.883    PWM/duty_index0_carry_i_3_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.997 r  PWM/duty_index_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.997    PWM/duty_index_reg[8]_i_2_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.111 r  PWM/duty_index_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.111    PWM/duty_index_reg[12]_i_2_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.225 r  PWM/duty_index_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.225    PWM/duty_index_reg[16]_i_2_n_0
    SLICE_X9Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.339 r  PWM/duty_index_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.339    PWM/duty_index_reg[20]_i_2_n_0
    SLICE_X9Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.453 r  PWM/duty_index_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.453    PWM/duty_index_reg[24]_i_2_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.567 r  PWM/duty_index_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.567    PWM/duty_index_reg[28]_i_2_n_0
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.901 f  PWM/duty_index_reg[31]_i_4/O[1]
                         net (fo=3, routed)           1.136     9.036    PWM/duty_index00_in[30]
    SLICE_X10Y91         LUT2 (Prop_lut2_I0_O)        0.303     9.339 r  PWM/duty_index0_carry__2_i_5/O
                         net (fo=1, routed)           0.000     9.339    PWM/duty_index0_carry__2_i_5_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.715 r  PWM/duty_index0_carry__2/CO[3]
                         net (fo=2, routed)           0.774    10.489    PWM/duty_index0_carry__2_n_0
    SLICE_X8Y89          LUT4 (Prop_lut4_I0_O)        0.124    10.613 r  PWM/duty_index[31]_i_1/O
                         net (fo=31, routed)          1.074    11.687    PWM/duty_index[31]_i_1_n_0
    SLICE_X10Y93         FDRE                                         r  PWM/duty_index_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.438    14.809    PWM/clk_IBUF_BUFG
    SLICE_X10Y93         FDRE                                         r  PWM/duty_index_reg[31]/C
                         clock pessimism              0.272    15.081    
                         clock uncertainty           -0.035    15.046    
    SLICE_X10Y93         FDRE (Setup_fdre_C_R)       -0.524    14.522    PWM/duty_index_reg[31]
  -------------------------------------------------------------------
                         required time                         14.522    
                         arrival time                         -11.687    
  -------------------------------------------------------------------
                         slack                                  2.835    

Slack (MET) :             3.054ns  (required time - arrival time)
  Source:                 PWM/duty_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM/duty_index_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.350ns  (logic 2.995ns (47.168%)  route 3.355ns (52.832%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 14.806 - 10.000 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.551     5.102    PWM/clk_IBUF_BUFG
    SLICE_X10Y87         FDRE                                         r  PWM/duty_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y87         FDRE (Prop_fdre_C_Q)         0.518     5.620 r  PWM/duty_index_reg[1]/Q
                         net (fo=9, routed)           0.606     6.227    PWM/duty_index_reg_n_0_[1]
    SLICE_X9Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.883 r  PWM/duty_index0_carry_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.883    PWM/duty_index0_carry_i_3_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.997 r  PWM/duty_index_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.997    PWM/duty_index_reg[8]_i_2_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.111 r  PWM/duty_index_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.111    PWM/duty_index_reg[12]_i_2_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.225 r  PWM/duty_index_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.225    PWM/duty_index_reg[16]_i_2_n_0
    SLICE_X9Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.339 r  PWM/duty_index_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.339    PWM/duty_index_reg[20]_i_2_n_0
    SLICE_X9Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.453 r  PWM/duty_index_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.453    PWM/duty_index_reg[24]_i_2_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.567 r  PWM/duty_index_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.567    PWM/duty_index_reg[28]_i_2_n_0
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.901 f  PWM/duty_index_reg[31]_i_4/O[1]
                         net (fo=3, routed)           1.136     9.036    PWM/duty_index00_in[30]
    SLICE_X10Y91         LUT2 (Prop_lut2_I0_O)        0.303     9.339 r  PWM/duty_index0_carry__2_i_5/O
                         net (fo=1, routed)           0.000     9.339    PWM/duty_index0_carry__2_i_5_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.715 r  PWM/duty_index0_carry__2/CO[3]
                         net (fo=2, routed)           0.774    10.489    PWM/duty_index0_carry__2_n_0
    SLICE_X8Y89          LUT4 (Prop_lut4_I0_O)        0.124    10.613 r  PWM/duty_index[31]_i_1/O
                         net (fo=31, routed)          0.839    11.452    PWM/duty_index[31]_i_1_n_0
    SLICE_X8Y89          FDRE                                         r  PWM/duty_index_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.435    14.806    PWM/clk_IBUF_BUFG
    SLICE_X8Y89          FDRE                                         r  PWM/duty_index_reg[10]/C
                         clock pessimism              0.259    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X8Y89          FDRE (Setup_fdre_C_R)       -0.524    14.506    PWM/duty_index_reg[10]
  -------------------------------------------------------------------
                         required time                         14.506    
                         arrival time                         -11.452    
  -------------------------------------------------------------------
                         slack                                  3.054    

Slack (MET) :             3.054ns  (required time - arrival time)
  Source:                 PWM/duty_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM/duty_index_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.350ns  (logic 2.995ns (47.168%)  route 3.355ns (52.832%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 14.806 - 10.000 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.551     5.102    PWM/clk_IBUF_BUFG
    SLICE_X10Y87         FDRE                                         r  PWM/duty_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y87         FDRE (Prop_fdre_C_Q)         0.518     5.620 r  PWM/duty_index_reg[1]/Q
                         net (fo=9, routed)           0.606     6.227    PWM/duty_index_reg_n_0_[1]
    SLICE_X9Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.883 r  PWM/duty_index0_carry_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.883    PWM/duty_index0_carry_i_3_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.997 r  PWM/duty_index_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.997    PWM/duty_index_reg[8]_i_2_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.111 r  PWM/duty_index_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.111    PWM/duty_index_reg[12]_i_2_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.225 r  PWM/duty_index_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.225    PWM/duty_index_reg[16]_i_2_n_0
    SLICE_X9Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.339 r  PWM/duty_index_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.339    PWM/duty_index_reg[20]_i_2_n_0
    SLICE_X9Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.453 r  PWM/duty_index_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.453    PWM/duty_index_reg[24]_i_2_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.567 r  PWM/duty_index_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.567    PWM/duty_index_reg[28]_i_2_n_0
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.901 f  PWM/duty_index_reg[31]_i_4/O[1]
                         net (fo=3, routed)           1.136     9.036    PWM/duty_index00_in[30]
    SLICE_X10Y91         LUT2 (Prop_lut2_I0_O)        0.303     9.339 r  PWM/duty_index0_carry__2_i_5/O
                         net (fo=1, routed)           0.000     9.339    PWM/duty_index0_carry__2_i_5_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.715 r  PWM/duty_index0_carry__2/CO[3]
                         net (fo=2, routed)           0.774    10.489    PWM/duty_index0_carry__2_n_0
    SLICE_X8Y89          LUT4 (Prop_lut4_I0_O)        0.124    10.613 r  PWM/duty_index[31]_i_1/O
                         net (fo=31, routed)          0.839    11.452    PWM/duty_index[31]_i_1_n_0
    SLICE_X8Y89          FDRE                                         r  PWM/duty_index_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.435    14.806    PWM/clk_IBUF_BUFG
    SLICE_X8Y89          FDRE                                         r  PWM/duty_index_reg[13]/C
                         clock pessimism              0.259    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X8Y89          FDRE (Setup_fdre_C_R)       -0.524    14.506    PWM/duty_index_reg[13]
  -------------------------------------------------------------------
                         required time                         14.506    
                         arrival time                         -11.452    
  -------------------------------------------------------------------
                         slack                                  3.054    

Slack (MET) :             3.054ns  (required time - arrival time)
  Source:                 PWM/duty_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM/duty_index_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.350ns  (logic 2.995ns (47.168%)  route 3.355ns (52.832%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 14.806 - 10.000 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.551     5.102    PWM/clk_IBUF_BUFG
    SLICE_X10Y87         FDRE                                         r  PWM/duty_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y87         FDRE (Prop_fdre_C_Q)         0.518     5.620 r  PWM/duty_index_reg[1]/Q
                         net (fo=9, routed)           0.606     6.227    PWM/duty_index_reg_n_0_[1]
    SLICE_X9Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.883 r  PWM/duty_index0_carry_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.883    PWM/duty_index0_carry_i_3_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.997 r  PWM/duty_index_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.997    PWM/duty_index_reg[8]_i_2_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.111 r  PWM/duty_index_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.111    PWM/duty_index_reg[12]_i_2_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.225 r  PWM/duty_index_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.225    PWM/duty_index_reg[16]_i_2_n_0
    SLICE_X9Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.339 r  PWM/duty_index_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.339    PWM/duty_index_reg[20]_i_2_n_0
    SLICE_X9Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.453 r  PWM/duty_index_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.453    PWM/duty_index_reg[24]_i_2_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.567 r  PWM/duty_index_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.567    PWM/duty_index_reg[28]_i_2_n_0
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.901 f  PWM/duty_index_reg[31]_i_4/O[1]
                         net (fo=3, routed)           1.136     9.036    PWM/duty_index00_in[30]
    SLICE_X10Y91         LUT2 (Prop_lut2_I0_O)        0.303     9.339 r  PWM/duty_index0_carry__2_i_5/O
                         net (fo=1, routed)           0.000     9.339    PWM/duty_index0_carry__2_i_5_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.715 r  PWM/duty_index0_carry__2/CO[3]
                         net (fo=2, routed)           0.774    10.489    PWM/duty_index0_carry__2_n_0
    SLICE_X8Y89          LUT4 (Prop_lut4_I0_O)        0.124    10.613 r  PWM/duty_index[31]_i_1/O
                         net (fo=31, routed)          0.839    11.452    PWM/duty_index[31]_i_1_n_0
    SLICE_X8Y89          FDRE                                         r  PWM/duty_index_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.435    14.806    PWM/clk_IBUF_BUFG
    SLICE_X8Y89          FDRE                                         r  PWM/duty_index_reg[15]/C
                         clock pessimism              0.259    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X8Y89          FDRE (Setup_fdre_C_R)       -0.524    14.506    PWM/duty_index_reg[15]
  -------------------------------------------------------------------
                         required time                         14.506    
                         arrival time                         -11.452    
  -------------------------------------------------------------------
                         slack                                  3.054    

Slack (MET) :             3.054ns  (required time - arrival time)
  Source:                 PWM/duty_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM/duty_index_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.350ns  (logic 2.995ns (47.168%)  route 3.355ns (52.832%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 14.806 - 10.000 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.551     5.102    PWM/clk_IBUF_BUFG
    SLICE_X10Y87         FDRE                                         r  PWM/duty_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y87         FDRE (Prop_fdre_C_Q)         0.518     5.620 r  PWM/duty_index_reg[1]/Q
                         net (fo=9, routed)           0.606     6.227    PWM/duty_index_reg_n_0_[1]
    SLICE_X9Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.883 r  PWM/duty_index0_carry_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.883    PWM/duty_index0_carry_i_3_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.997 r  PWM/duty_index_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.997    PWM/duty_index_reg[8]_i_2_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.111 r  PWM/duty_index_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.111    PWM/duty_index_reg[12]_i_2_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.225 r  PWM/duty_index_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.225    PWM/duty_index_reg[16]_i_2_n_0
    SLICE_X9Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.339 r  PWM/duty_index_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.339    PWM/duty_index_reg[20]_i_2_n_0
    SLICE_X9Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.453 r  PWM/duty_index_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.453    PWM/duty_index_reg[24]_i_2_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.567 r  PWM/duty_index_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.567    PWM/duty_index_reg[28]_i_2_n_0
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.901 f  PWM/duty_index_reg[31]_i_4/O[1]
                         net (fo=3, routed)           1.136     9.036    PWM/duty_index00_in[30]
    SLICE_X10Y91         LUT2 (Prop_lut2_I0_O)        0.303     9.339 r  PWM/duty_index0_carry__2_i_5/O
                         net (fo=1, routed)           0.000     9.339    PWM/duty_index0_carry__2_i_5_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.715 r  PWM/duty_index0_carry__2/CO[3]
                         net (fo=2, routed)           0.774    10.489    PWM/duty_index0_carry__2_n_0
    SLICE_X8Y89          LUT4 (Prop_lut4_I0_O)        0.124    10.613 r  PWM/duty_index[31]_i_1/O
                         net (fo=31, routed)          0.839    11.452    PWM/duty_index[31]_i_1_n_0
    SLICE_X8Y89          FDRE                                         r  PWM/duty_index_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.435    14.806    PWM/clk_IBUF_BUFG
    SLICE_X8Y89          FDRE                                         r  PWM/duty_index_reg[16]/C
                         clock pessimism              0.259    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X8Y89          FDRE (Setup_fdre_C_R)       -0.524    14.506    PWM/duty_index_reg[16]
  -------------------------------------------------------------------
                         required time                         14.506    
                         arrival time                         -11.452    
  -------------------------------------------------------------------
                         slack                                  3.054    

Slack (MET) :             3.160ns  (required time - arrival time)
  Source:                 PWM/duty_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM/duty_index_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.259ns  (logic 2.995ns (47.853%)  route 3.264ns (52.147%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 14.808 - 10.000 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.551     5.102    PWM/clk_IBUF_BUFG
    SLICE_X10Y87         FDRE                                         r  PWM/duty_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y87         FDRE (Prop_fdre_C_Q)         0.518     5.620 r  PWM/duty_index_reg[1]/Q
                         net (fo=9, routed)           0.606     6.227    PWM/duty_index_reg_n_0_[1]
    SLICE_X9Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.883 r  PWM/duty_index0_carry_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.883    PWM/duty_index0_carry_i_3_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.997 r  PWM/duty_index_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.997    PWM/duty_index_reg[8]_i_2_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.111 r  PWM/duty_index_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.111    PWM/duty_index_reg[12]_i_2_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.225 r  PWM/duty_index_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.225    PWM/duty_index_reg[16]_i_2_n_0
    SLICE_X9Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.339 r  PWM/duty_index_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.339    PWM/duty_index_reg[20]_i_2_n_0
    SLICE_X9Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.453 r  PWM/duty_index_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.453    PWM/duty_index_reg[24]_i_2_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.567 r  PWM/duty_index_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.567    PWM/duty_index_reg[28]_i_2_n_0
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.901 f  PWM/duty_index_reg[31]_i_4/O[1]
                         net (fo=3, routed)           1.136     9.036    PWM/duty_index00_in[30]
    SLICE_X10Y91         LUT2 (Prop_lut2_I0_O)        0.303     9.339 r  PWM/duty_index0_carry__2_i_5/O
                         net (fo=1, routed)           0.000     9.339    PWM/duty_index0_carry__2_i_5_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.715 r  PWM/duty_index0_carry__2/CO[3]
                         net (fo=2, routed)           0.774    10.489    PWM/duty_index0_carry__2_n_0
    SLICE_X8Y89          LUT4 (Prop_lut4_I0_O)        0.124    10.613 r  PWM/duty_index[31]_i_1/O
                         net (fo=31, routed)          0.748    11.361    PWM/duty_index[31]_i_1_n_0
    SLICE_X10Y92         FDRE                                         r  PWM/duty_index_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.437    14.808    PWM/clk_IBUF_BUFG
    SLICE_X10Y92         FDRE                                         r  PWM/duty_index_reg[22]/C
                         clock pessimism              0.272    15.080    
                         clock uncertainty           -0.035    15.045    
    SLICE_X10Y92         FDRE (Setup_fdre_C_R)       -0.524    14.521    PWM/duty_index_reg[22]
  -------------------------------------------------------------------
                         required time                         14.521    
                         arrival time                         -11.361    
  -------------------------------------------------------------------
                         slack                                  3.160    

Slack (MET) :             3.160ns  (required time - arrival time)
  Source:                 PWM/duty_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM/duty_index_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.259ns  (logic 2.995ns (47.853%)  route 3.264ns (52.147%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 14.808 - 10.000 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.551     5.102    PWM/clk_IBUF_BUFG
    SLICE_X10Y87         FDRE                                         r  PWM/duty_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y87         FDRE (Prop_fdre_C_Q)         0.518     5.620 r  PWM/duty_index_reg[1]/Q
                         net (fo=9, routed)           0.606     6.227    PWM/duty_index_reg_n_0_[1]
    SLICE_X9Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.883 r  PWM/duty_index0_carry_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.883    PWM/duty_index0_carry_i_3_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.997 r  PWM/duty_index_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.997    PWM/duty_index_reg[8]_i_2_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.111 r  PWM/duty_index_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.111    PWM/duty_index_reg[12]_i_2_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.225 r  PWM/duty_index_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.225    PWM/duty_index_reg[16]_i_2_n_0
    SLICE_X9Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.339 r  PWM/duty_index_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.339    PWM/duty_index_reg[20]_i_2_n_0
    SLICE_X9Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.453 r  PWM/duty_index_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.453    PWM/duty_index_reg[24]_i_2_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.567 r  PWM/duty_index_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.567    PWM/duty_index_reg[28]_i_2_n_0
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.901 f  PWM/duty_index_reg[31]_i_4/O[1]
                         net (fo=3, routed)           1.136     9.036    PWM/duty_index00_in[30]
    SLICE_X10Y91         LUT2 (Prop_lut2_I0_O)        0.303     9.339 r  PWM/duty_index0_carry__2_i_5/O
                         net (fo=1, routed)           0.000     9.339    PWM/duty_index0_carry__2_i_5_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.715 r  PWM/duty_index0_carry__2/CO[3]
                         net (fo=2, routed)           0.774    10.489    PWM/duty_index0_carry__2_n_0
    SLICE_X8Y89          LUT4 (Prop_lut4_I0_O)        0.124    10.613 r  PWM/duty_index[31]_i_1/O
                         net (fo=31, routed)          0.748    11.361    PWM/duty_index[31]_i_1_n_0
    SLICE_X10Y92         FDRE                                         r  PWM/duty_index_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.437    14.808    PWM/clk_IBUF_BUFG
    SLICE_X10Y92         FDRE                                         r  PWM/duty_index_reg[25]/C
                         clock pessimism              0.272    15.080    
                         clock uncertainty           -0.035    15.045    
    SLICE_X10Y92         FDRE (Setup_fdre_C_R)       -0.524    14.521    PWM/duty_index_reg[25]
  -------------------------------------------------------------------
                         required time                         14.521    
                         arrival time                         -11.361    
  -------------------------------------------------------------------
                         slack                                  3.160    

Slack (MET) :             3.160ns  (required time - arrival time)
  Source:                 PWM/duty_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM/duty_index_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.259ns  (logic 2.995ns (47.853%)  route 3.264ns (52.147%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 14.808 - 10.000 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.551     5.102    PWM/clk_IBUF_BUFG
    SLICE_X10Y87         FDRE                                         r  PWM/duty_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y87         FDRE (Prop_fdre_C_Q)         0.518     5.620 r  PWM/duty_index_reg[1]/Q
                         net (fo=9, routed)           0.606     6.227    PWM/duty_index_reg_n_0_[1]
    SLICE_X9Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.883 r  PWM/duty_index0_carry_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.883    PWM/duty_index0_carry_i_3_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.997 r  PWM/duty_index_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.997    PWM/duty_index_reg[8]_i_2_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.111 r  PWM/duty_index_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.111    PWM/duty_index_reg[12]_i_2_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.225 r  PWM/duty_index_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.225    PWM/duty_index_reg[16]_i_2_n_0
    SLICE_X9Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.339 r  PWM/duty_index_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.339    PWM/duty_index_reg[20]_i_2_n_0
    SLICE_X9Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.453 r  PWM/duty_index_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.453    PWM/duty_index_reg[24]_i_2_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.567 r  PWM/duty_index_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.567    PWM/duty_index_reg[28]_i_2_n_0
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.901 f  PWM/duty_index_reg[31]_i_4/O[1]
                         net (fo=3, routed)           1.136     9.036    PWM/duty_index00_in[30]
    SLICE_X10Y91         LUT2 (Prop_lut2_I0_O)        0.303     9.339 r  PWM/duty_index0_carry__2_i_5/O
                         net (fo=1, routed)           0.000     9.339    PWM/duty_index0_carry__2_i_5_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.715 r  PWM/duty_index0_carry__2/CO[3]
                         net (fo=2, routed)           0.774    10.489    PWM/duty_index0_carry__2_n_0
    SLICE_X8Y89          LUT4 (Prop_lut4_I0_O)        0.124    10.613 r  PWM/duty_index[31]_i_1/O
                         net (fo=31, routed)          0.748    11.361    PWM/duty_index[31]_i_1_n_0
    SLICE_X10Y92         FDRE                                         r  PWM/duty_index_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.437    14.808    PWM/clk_IBUF_BUFG
    SLICE_X10Y92         FDRE                                         r  PWM/duty_index_reg[26]/C
                         clock pessimism              0.272    15.080    
                         clock uncertainty           -0.035    15.045    
    SLICE_X10Y92         FDRE (Setup_fdre_C_R)       -0.524    14.521    PWM/duty_index_reg[26]
  -------------------------------------------------------------------
                         required time                         14.521    
                         arrival time                         -11.361    
  -------------------------------------------------------------------
                         slack                                  3.160    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 DEB2/timer_reg[16]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEB2/timer_reg[19]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.469ns (65.262%)  route 0.250ns (34.738%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.563     1.476    DEB2/clk_IBUF_BUFG
    SLICE_X11Y99         FDSE                                         r  DEB2/timer_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDSE (Prop_fdse_C_Q)         0.128     1.604 r  DEB2/timer_reg[16]/Q
                         net (fo=3, routed)           0.090     1.694    DEB2/timer_reg_n_0_[16]
    SLICE_X10Y99         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.170     1.864 r  DEB2/timer0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.865    DEB2/timer0_carry__2_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.931 r  DEB2/timer0_carry__3/O[2]
                         net (fo=1, routed)           0.159     2.090    DEB2/timer0_carry__3_n_5
    SLICE_X11Y100        LUT2 (Prop_lut2_I0_O)        0.105     2.195 r  DEB2/timer[19]_i_1/O
                         net (fo=1, routed)           0.000     2.195    DEB2/timer[19]_i_1_n_0
    SLICE_X11Y100        FDSE                                         r  DEB2/timer_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.920     2.078    DEB2/clk_IBUF_BUFG
    SLICE_X11Y100        FDSE                                         r  DEB2/timer_reg[19]/C
                         clock pessimism             -0.250     1.829    
    SLICE_X11Y100        FDSE (Hold_fdse_C_D)         0.107     1.936    DEB2/timer_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 PWM/pwm_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM/pwm_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.560     1.473    PWM/clk_IBUF_BUFG
    SLICE_X15Y88         FDRE                                         r  PWM/pwm_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y88         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  PWM/pwm_counter_reg[15]/Q
                         net (fo=2, routed)           0.119     1.734    PWM/pwm_counter_reg[15]
    SLICE_X15Y88         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  PWM/pwm_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.842    PWM/pwm_counter_reg[12]_i_1_n_4
    SLICE_X15Y88         FDRE                                         r  PWM/pwm_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.830     1.988    PWM/clk_IBUF_BUFG
    SLICE_X15Y88         FDRE                                         r  PWM/pwm_counter_reg[15]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X15Y88         FDRE (Hold_fdre_C_D)         0.105     1.578    PWM/pwm_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 PWM/pwm_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM/pwm_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.560     1.473    PWM/clk_IBUF_BUFG
    SLICE_X15Y89         FDRE                                         r  PWM/pwm_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y89         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  PWM/pwm_counter_reg[19]/Q
                         net (fo=2, routed)           0.119     1.734    PWM/pwm_counter_reg[19]
    SLICE_X15Y89         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  PWM/pwm_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.842    PWM/pwm_counter_reg[16]_i_1_n_4
    SLICE_X15Y89         FDRE                                         r  PWM/pwm_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.830     1.988    PWM/clk_IBUF_BUFG
    SLICE_X15Y89         FDRE                                         r  PWM/pwm_counter_reg[19]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X15Y89         FDRE (Hold_fdre_C_D)         0.105     1.578    PWM/pwm_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 PWM/pwm_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM/pwm_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.558     1.471    PWM/clk_IBUF_BUFG
    SLICE_X15Y85         FDRE                                         r  PWM/pwm_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y85         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  PWM/pwm_counter_reg[3]/Q
                         net (fo=2, routed)           0.119     1.732    PWM/pwm_counter_reg[3]
    SLICE_X15Y85         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.840 r  PWM/pwm_counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.840    PWM/pwm_counter_reg[0]_i_2_n_4
    SLICE_X15Y85         FDRE                                         r  PWM/pwm_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.826     1.985    PWM/clk_IBUF_BUFG
    SLICE_X15Y85         FDRE                                         r  PWM/pwm_counter_reg[3]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X15Y85         FDRE (Hold_fdre_C_D)         0.105     1.576    PWM/pwm_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 PWM/pwm_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM/pwm_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.559     1.472    PWM/clk_IBUF_BUFG
    SLICE_X15Y87         FDRE                                         r  PWM/pwm_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y87         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  PWM/pwm_counter_reg[11]/Q
                         net (fo=2, routed)           0.120     1.734    PWM/pwm_counter_reg[11]
    SLICE_X15Y87         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  PWM/pwm_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.842    PWM/pwm_counter_reg[8]_i_1_n_4
    SLICE_X15Y87         FDRE                                         r  PWM/pwm_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.827     1.986    PWM/clk_IBUF_BUFG
    SLICE_X15Y87         FDRE                                         r  PWM/pwm_counter_reg[11]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X15Y87         FDRE (Hold_fdre_C_D)         0.105     1.577    PWM/pwm_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 PWM/pwm_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM/pwm_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.558     1.471    PWM/clk_IBUF_BUFG
    SLICE_X15Y86         FDRE                                         r  PWM/pwm_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y86         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  PWM/pwm_counter_reg[7]/Q
                         net (fo=2, routed)           0.120     1.733    PWM/pwm_counter_reg[7]
    SLICE_X15Y86         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  PWM/pwm_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.841    PWM/pwm_counter_reg[4]_i_1_n_4
    SLICE_X15Y86         FDRE                                         r  PWM/pwm_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.826     1.985    PWM/clk_IBUF_BUFG
    SLICE_X15Y86         FDRE                                         r  PWM/pwm_counter_reg[7]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X15Y86         FDRE (Hold_fdre_C_D)         0.105     1.576    PWM/pwm_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 PWM/pwm_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM/pwm_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.559     1.472    PWM/clk_IBUF_BUFG
    SLICE_X15Y87         FDRE                                         r  PWM/pwm_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y87         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  PWM/pwm_counter_reg[10]/Q
                         net (fo=2, routed)           0.120     1.734    PWM/pwm_counter_reg[10]
    SLICE_X15Y87         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.845 r  PWM/pwm_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.845    PWM/pwm_counter_reg[8]_i_1_n_5
    SLICE_X15Y87         FDRE                                         r  PWM/pwm_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.827     1.986    PWM/clk_IBUF_BUFG
    SLICE_X15Y87         FDRE                                         r  PWM/pwm_counter_reg[10]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X15Y87         FDRE (Hold_fdre_C_D)         0.105     1.577    PWM/pwm_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 PWM/pwm_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM/pwm_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.560     1.473    PWM/clk_IBUF_BUFG
    SLICE_X15Y88         FDRE                                         r  PWM/pwm_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y88         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  PWM/pwm_counter_reg[14]/Q
                         net (fo=2, routed)           0.120     1.735    PWM/pwm_counter_reg[14]
    SLICE_X15Y88         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.846 r  PWM/pwm_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.846    PWM/pwm_counter_reg[12]_i_1_n_5
    SLICE_X15Y88         FDRE                                         r  PWM/pwm_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.830     1.988    PWM/clk_IBUF_BUFG
    SLICE_X15Y88         FDRE                                         r  PWM/pwm_counter_reg[14]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X15Y88         FDRE (Hold_fdre_C_D)         0.105     1.578    PWM/pwm_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 PWM/pwm_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM/pwm_counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.560     1.473    PWM/clk_IBUF_BUFG
    SLICE_X15Y89         FDRE                                         r  PWM/pwm_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y89         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  PWM/pwm_counter_reg[18]/Q
                         net (fo=2, routed)           0.120     1.735    PWM/pwm_counter_reg[18]
    SLICE_X15Y89         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.846 r  PWM/pwm_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.846    PWM/pwm_counter_reg[16]_i_1_n_5
    SLICE_X15Y89         FDRE                                         r  PWM/pwm_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.830     1.988    PWM/clk_IBUF_BUFG
    SLICE_X15Y89         FDRE                                         r  PWM/pwm_counter_reg[18]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X15Y89         FDRE (Hold_fdre_C_D)         0.105     1.578    PWM/pwm_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 PWM/pwm_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM/pwm_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.558     1.471    PWM/clk_IBUF_BUFG
    SLICE_X15Y85         FDRE                                         r  PWM/pwm_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y85         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  PWM/pwm_counter_reg[2]/Q
                         net (fo=2, routed)           0.120     1.733    PWM/pwm_counter_reg[2]
    SLICE_X15Y85         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.844 r  PWM/pwm_counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.844    PWM/pwm_counter_reg[0]_i_2_n_5
    SLICE_X15Y85         FDRE                                         r  PWM/pwm_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.826     1.985    PWM/clk_IBUF_BUFG
    SLICE_X15Y85         FDRE                                         r  PWM/pwm_counter_reg[2]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X15Y85         FDRE (Hold_fdre_C_D)         0.105     1.576    PWM/pwm_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y90     DEB0/deb1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y85     PWM/pwm_signal_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y84     counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y84     counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y84     counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y84     counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y91     DEB0/timer_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X2Y93     DEB0/timer_reg[10]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X2Y93     DEB0/timer_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y85     PWM/pwm_signal_reg/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X11Y98    DEB2/timer_reg[10]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X11Y98    DEB2/timer_reg[11]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X11Y98    DEB2/timer_reg[12]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X11Y99    DEB2/timer_reg[13]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X11Y99    DEB2/timer_reg[14]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X11Y99    DEB2/timer_reg[15]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X11Y99    DEB2/timer_reg[16]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X11Y97    DEB2/timer_reg[5]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X11Y97    DEB2/timer_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y96     DEB2/deb1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y96    DEB2/timer_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X11Y96    DEB2/timer_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X11Y96    DEB2/timer_reg[2]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X11Y96    DEB2/timer_reg[3]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X11Y96    DEB2/timer_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y89     PWM/duty_index_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y88     PWM/duty_index_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y88     PWM/duty_index_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y89     PWM/duty_index_reg[13]/C



