* Fixed swapped polarity of USB Host port 1 data lanes
* Fixed USB3 RX and TX pairs for FPGA ports not being swapped between hub chip and FPGA
* Fixed CC1 port not being connected to P3 but to P2 instead
* Fixed part number for DIP switch to low profile one
