# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do shift_register_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/intelFPGA_lite/17.1/shift_register/shift_register.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:05:37 on May 09,2020
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/17.1/shift_register/shift_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shift_register
# -- Compiling architecture rtl of shift_register
# End time: 13:05:37 on May 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.shift_register
# vsim work.shift_register 
# Start time: 13:05:54 on May 09,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.shift_register(rtl)
add wave -position end  sim:/shift_register/par_out
wave create -driver freeze -pattern constant -value 101010 -range 5 0 -starttime 0ps -endtime 800ps sim:/shift_register/par_in
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
wave create -driver freeze -pattern random -initialvalue 00 -period 200ps -random_type Uniform -seed 5 -range 1 0 -starttime 0ps -endtime 800ps sim:/shift_register/mode
wave modify -driver freeze -pattern random -initialvalue 00 -period 100ps -random_type Uniform -seed 5 -range 1 0 -starttime 0ps -endtime 800ps Edit:/shift_register/mode
wave modify -driver freeze -pattern counter -startvalue 00 -endvalue 11 -type Range -direction Up -period 100ps -step 1 -repeat forever -range 1 0 -starttime 0ps -endtime 800ps Edit:/shift_register/mode
wave create -driver freeze -pattern clock -initialvalue 0 -period 50ps -dutycycle 50 -starttime 0ps -endtime 800ps sim:/shift_register/clk
wave modify -driver freeze -pattern clock -initialvalue 0 -period 100ps -dutycycle 50 -starttime 0ps -endtime 800ps Edit:/shift_register/clk
wave create -driver freeze -pattern constant -value 0 -starttime 0ps -endtime 100ps sim:/shift_register/ser_in
wave modify -driver freeze -pattern constant -value 1 -starttime 100ps -endtime 800ps Edit:/shift_register/ser_in
restart
run
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/intelFPGA_lite/17.1/shift_register/simulation/modelsim/wave.do
wave editwrite -file C:/intelFPGA_lite/17.1/shift_register/simulation/modelsim/wave.do -append
# End time: 13:12:02 on May 09,2020, Elapsed time: 0:06:08
# Errors: 0, Warnings: 0
