================================================================
== Vivado Place & Route Results
================================================================
+ General Information:
    * Date:            Sat Jun 14 08:58:24 -0700 2025
    * Version:         2024.2 (Build 5238294 on Nov  8 2024)
    * Project:         bnn_hls
    * Solution:        hls (Vivado IP Flow Target)
    * Product family:  zynq
    * Target device:   xc7z020-clg400-1


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * Place & Route target clock:  10 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Place & Route Options:
    * config_export -vivado_impl_strategy:  default
    * config_export -vivado_phys_opt:       auto

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== Place & Route Resource Summary
================================================================
LUT:              2955
FF:               2518
DSP:              0
BRAM:             4
URAM:             0
SRL:              5


================================================================
== Place & Route Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 10.000      |
| Post-Synthesis | 5.667       |
| Post-Route     | 7.812       |
+----------------+-------------+


================================================================
== Place & Route Resources
================================================================
+---------------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                                    | LUT  | FF   | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+---------------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                                                    | 2955 | 2518 |     | 4    |      |     |        |      |         |          |        |
|   (inst)                                                |      | 73   |     |      |      |     |        |      |         |          |        |
|   control_s_axi_U                                       | 27   | 25   |     |      |      |     |        |      |         |          |        |
|   grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610     | 199  | 146  |     |      |      |     |        |      |         |          |        |
|     (grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610) | 176  | 144  |     |      |      |     |        |      |         |          |        |
|   grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880     | 164  | 12   |     |      |      |     |        |      |         |          |        |
|     (grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880) | 153  | 10   |     |      |      |     |        |      |         |          |        |
|   grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888     | 150  | 80   |     |      |      |     |        |      |         |          |        |
|     (grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888) | 135  | 78   |     |      |      |     |        |      |         |          |        |
|   grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029     | 48   | 11   |     |      |      |     |        |      |         |          |        |
|     (grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029) | 39   | 9    |     |      |      |     |        |      |         |          |        |
|   grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034     | 22   | 8    |     |      |      |     |        |      |         |          |        |
|     (grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034) | 7    | 6    |     |      |      |     |        |      |         |          |        |
|   grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744     | 151  | 134  |     |      |      |     |        |      |         |          |        |
|     (grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744) | 142  | 132  |     |      |      |     |        |      |         |          |        |
|   grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960     | 75   | 72   |     |      |      |     |        |      |         |          |        |
|     (grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960) | 66   | 70   |     |      |      |     |        |      |         |          |        |
|   grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814      | 498  | 646  |     |      |      |     |        |      |         |          |        |
|     (grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814)  | 481  | 644  |     |      |      |     |        |      |         |          |        |
|   grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012      | 1201 | 807  |     |      |      |     |        |      |         |          |        |
|     (grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012)  | 1178 | 805  |     |      |      |     |        |      |         |          |        |
|   grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604      | 96   | 24   |     |      |      |     |        |      |         |          |        |
|     (grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604)  | 84   | 22   |     |      |      |     |        |      |         |          |        |
|   layer1_activations_1_U                                | 17   |      |     | 2    |      |     |        |      |         |          |        |
|   layer1_activations_U                                  | 3    |      |     | 2    |      |     |        |      |         |          |        |
|   layer2_activations_1_U                                | 40   | 63   |     |      |      |     |        |      |         |          |        |
|   layer2_activations_2_U                                | 40   | 63   |     |      |      |     |        |      |         |          |        |
|   layer2_activations_3_U                                | 39   | 63   |     |      |      |     |        |      |         |          |        |
|   layer2_activations_U                                  | 41   | 63   |     |      |      |     |        |      |         |          |        |
|   layer3_activations_U                                  | 38   | 63   |     |      |      |     |        |      |         |          |        |
|   regslice_both_input_stream_V_data_V_U                 | 55   | 55   |     |      |      |     |        |      |         |          |        |
|   regslice_both_output_stream_V_data_V_U                | 43   | 69   |     |      |      |     |        |      |         |          |        |
|   regslice_both_output_stream_V_dest_V_U                | 11   | 19   |     |      |      |     |        |      |         |          |        |
|   regslice_both_output_stream_V_keep_V_U                | 5    | 5    |     |      |      |     |        |      |         |          |        |
|   regslice_both_output_stream_V_last_V_U                | 5    | 5    |     |      |      |     |        |      |         |          |        |
|   regslice_both_output_stream_V_strb_V_U                | 5    | 5    |     |      |      |     |        |      |         |          |        |
|   regslice_both_output_stream_V_user_V_U                | 6    | 7    |     |      |      |     |        |      |         |          |        |
+---------------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== Place & Route Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 5.55%  | OK     |
| FD                                                        | 50%       | 2.37%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.98%  | OK     |
| MUXF7                                                     | 15%       | 0.00%  | OK     |
| DSP                                                       | 80%       | 0.00%  | OK     |
| RAMB/FIFO                                                 | 80%       | 1.43%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 1.43%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 998       | 37     | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 2.94   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== Place & Route Timing Paths
================================================================
* Timing was met
+-------+-------+--------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                                         | ENDPOINT PIN                                                                   | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                                        |                                                                                |              |            |                |          DELAY |        DELAY |
+-------+-------+--------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 2.188 | regslice_both_input_stream_V_data_V_U/data_p1_reg[7]/C | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_326_fu_4492_reg[0]/D |            9 |        784 |          7.803 |          2.302 |        5.501 |
| Path2 | 2.195 | regslice_both_input_stream_V_data_V_U/data_p1_reg[7]/C | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_124_fu_3684_reg[0]/D |            9 |        784 |          7.796 |          2.300 |        5.496 |
| Path3 | 2.212 | regslice_both_input_stream_V_data_V_U/data_p1_reg[7]/C | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_219_fu_4064_reg[0]/D |            9 |        784 |          7.822 |          2.300 |        5.522 |
| Path4 | 2.259 | regslice_both_input_stream_V_data_V_U/data_p1_reg[7]/C | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_512_fu_5236_reg[0]/D |            9 |        784 |          7.731 |          2.302 |        5.429 |
| Path5 | 2.301 | regslice_both_input_stream_V_data_V_U/data_p1_reg[7]/C | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_310_fu_4428_reg[0]/D |            9 |        784 |          7.690 |          2.304 |        5.386 |
+-------+-------+--------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +--------------------------------------------------------------------------------+----------------------+
    | Path1 Cells                                                                    | Primitive Type       |
    +--------------------------------------------------------------------------------+----------------------+
    | regslice_both_input_stream_V_data_V_U/data_p1_reg[7]                           | FLOP_LATCH.flop.FDRE |
    | regslice_both_input_stream_V_data_V_U/add_ln92_fu_11865_p2_carry_i_3           | LUT.others.LUT1      |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry    | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__0 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__1 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__2 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__3 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__4 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__5 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_326_fu_4492[0]_i_1   | LUT.others.LUT4      |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_326_fu_4492_reg[0]   | FLOP_LATCH.flop.FDRE |
    | regslice_both_input_stream_V_data_V_U/data_p1_reg[7]                           | FLOP_LATCH.flop.FDRE |
    | regslice_both_input_stream_V_data_V_U/add_ln92_fu_11865_p2_carry_i_3           | LUT.others.LUT1      |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry    | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__0 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__1 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__2 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__3 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__4 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__5 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_124_fu_3684[0]_i_1   | LUT.others.LUT4      |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_124_fu_3684_reg[0]   | FLOP_LATCH.flop.FDRE |
    | regslice_both_input_stream_V_data_V_U/data_p1_reg[7]                           | FLOP_LATCH.flop.FDRE |
    | regslice_both_input_stream_V_data_V_U/add_ln92_fu_11865_p2_carry_i_3           | LUT.others.LUT1      |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry    | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__0 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__1 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__2 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__3 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__4 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__5 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_219_fu_4064[0]_i_1   | LUT.others.LUT4      |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_219_fu_4064_reg[0]   | FLOP_LATCH.flop.FDRE |
    | regslice_both_input_stream_V_data_V_U/data_p1_reg[7]                           | FLOP_LATCH.flop.FDRE |
    | regslice_both_input_stream_V_data_V_U/add_ln92_fu_11865_p2_carry_i_3           | LUT.others.LUT1      |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry    | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__0 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__1 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__2 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__3 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__4 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__5 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_512_fu_5236[0]_i_1   | LUT.others.LUT4      |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_512_fu_5236_reg[0]   | FLOP_LATCH.flop.FDRE |
    | regslice_both_input_stream_V_data_V_U/data_p1_reg[7]                           | FLOP_LATCH.flop.FDRE |
    | regslice_both_input_stream_V_data_V_U/add_ln92_fu_11865_p2_carry_i_3           | LUT.others.LUT1      |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry    | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__0 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__1 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__2 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__3 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__4 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__5 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_310_fu_4428[0]_i_1   | LUT.others.LUT4      |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_310_fu_4428_reg[0]   | FLOP_LATCH.flop.FDRE |
    +--------------------------------------------------------------------------------+----------------------+

    +--------------------------------------------------------------------------------+----------------------+
    | Path2 Cells                                                                    | Primitive Type       |
    +--------------------------------------------------------------------------------+----------------------+
    | regslice_both_input_stream_V_data_V_U/data_p1_reg[7]                           | FLOP_LATCH.flop.FDRE |
    | regslice_both_input_stream_V_data_V_U/add_ln92_fu_11865_p2_carry_i_3           | LUT.others.LUT1      |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry    | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__0 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__1 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__2 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__3 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__4 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__5 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_326_fu_4492[0]_i_1   | LUT.others.LUT4      |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_326_fu_4492_reg[0]   | FLOP_LATCH.flop.FDRE |
    | regslice_both_input_stream_V_data_V_U/data_p1_reg[7]                           | FLOP_LATCH.flop.FDRE |
    | regslice_both_input_stream_V_data_V_U/add_ln92_fu_11865_p2_carry_i_3           | LUT.others.LUT1      |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry    | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__0 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__1 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__2 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__3 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__4 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__5 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_124_fu_3684[0]_i_1   | LUT.others.LUT4      |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_124_fu_3684_reg[0]   | FLOP_LATCH.flop.FDRE |
    | regslice_both_input_stream_V_data_V_U/data_p1_reg[7]                           | FLOP_LATCH.flop.FDRE |
    | regslice_both_input_stream_V_data_V_U/add_ln92_fu_11865_p2_carry_i_3           | LUT.others.LUT1      |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry    | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__0 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__1 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__2 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__3 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__4 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__5 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_219_fu_4064[0]_i_1   | LUT.others.LUT4      |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_219_fu_4064_reg[0]   | FLOP_LATCH.flop.FDRE |
    | regslice_both_input_stream_V_data_V_U/data_p1_reg[7]                           | FLOP_LATCH.flop.FDRE |
    | regslice_both_input_stream_V_data_V_U/add_ln92_fu_11865_p2_carry_i_3           | LUT.others.LUT1      |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry    | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__0 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__1 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__2 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__3 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__4 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__5 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_512_fu_5236[0]_i_1   | LUT.others.LUT4      |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_512_fu_5236_reg[0]   | FLOP_LATCH.flop.FDRE |
    | regslice_both_input_stream_V_data_V_U/data_p1_reg[7]                           | FLOP_LATCH.flop.FDRE |
    | regslice_both_input_stream_V_data_V_U/add_ln92_fu_11865_p2_carry_i_3           | LUT.others.LUT1      |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry    | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__0 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__1 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__2 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__3 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__4 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__5 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_310_fu_4428[0]_i_1   | LUT.others.LUT4      |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_310_fu_4428_reg[0]   | FLOP_LATCH.flop.FDRE |
    +--------------------------------------------------------------------------------+----------------------+

    +--------------------------------------------------------------------------------+----------------------+
    | Path3 Cells                                                                    | Primitive Type       |
    +--------------------------------------------------------------------------------+----------------------+
    | regslice_both_input_stream_V_data_V_U/data_p1_reg[7]                           | FLOP_LATCH.flop.FDRE |
    | regslice_both_input_stream_V_data_V_U/add_ln92_fu_11865_p2_carry_i_3           | LUT.others.LUT1      |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry    | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__0 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__1 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__2 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__3 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__4 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__5 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_326_fu_4492[0]_i_1   | LUT.others.LUT4      |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_326_fu_4492_reg[0]   | FLOP_LATCH.flop.FDRE |
    | regslice_both_input_stream_V_data_V_U/data_p1_reg[7]                           | FLOP_LATCH.flop.FDRE |
    | regslice_both_input_stream_V_data_V_U/add_ln92_fu_11865_p2_carry_i_3           | LUT.others.LUT1      |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry    | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__0 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__1 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__2 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__3 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__4 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__5 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_124_fu_3684[0]_i_1   | LUT.others.LUT4      |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_124_fu_3684_reg[0]   | FLOP_LATCH.flop.FDRE |
    | regslice_both_input_stream_V_data_V_U/data_p1_reg[7]                           | FLOP_LATCH.flop.FDRE |
    | regslice_both_input_stream_V_data_V_U/add_ln92_fu_11865_p2_carry_i_3           | LUT.others.LUT1      |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry    | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__0 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__1 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__2 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__3 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__4 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__5 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_219_fu_4064[0]_i_1   | LUT.others.LUT4      |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_219_fu_4064_reg[0]   | FLOP_LATCH.flop.FDRE |
    | regslice_both_input_stream_V_data_V_U/data_p1_reg[7]                           | FLOP_LATCH.flop.FDRE |
    | regslice_both_input_stream_V_data_V_U/add_ln92_fu_11865_p2_carry_i_3           | LUT.others.LUT1      |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry    | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__0 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__1 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__2 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__3 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__4 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__5 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_512_fu_5236[0]_i_1   | LUT.others.LUT4      |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_512_fu_5236_reg[0]   | FLOP_LATCH.flop.FDRE |
    | regslice_both_input_stream_V_data_V_U/data_p1_reg[7]                           | FLOP_LATCH.flop.FDRE |
    | regslice_both_input_stream_V_data_V_U/add_ln92_fu_11865_p2_carry_i_3           | LUT.others.LUT1      |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry    | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__0 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__1 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__2 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__3 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__4 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__5 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_310_fu_4428[0]_i_1   | LUT.others.LUT4      |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_310_fu_4428_reg[0]   | FLOP_LATCH.flop.FDRE |
    +--------------------------------------------------------------------------------+----------------------+

    +--------------------------------------------------------------------------------+----------------------+
    | Path4 Cells                                                                    | Primitive Type       |
    +--------------------------------------------------------------------------------+----------------------+
    | regslice_both_input_stream_V_data_V_U/data_p1_reg[7]                           | FLOP_LATCH.flop.FDRE |
    | regslice_both_input_stream_V_data_V_U/add_ln92_fu_11865_p2_carry_i_3           | LUT.others.LUT1      |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry    | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__0 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__1 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__2 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__3 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__4 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__5 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_326_fu_4492[0]_i_1   | LUT.others.LUT4      |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_326_fu_4492_reg[0]   | FLOP_LATCH.flop.FDRE |
    | regslice_both_input_stream_V_data_V_U/data_p1_reg[7]                           | FLOP_LATCH.flop.FDRE |
    | regslice_both_input_stream_V_data_V_U/add_ln92_fu_11865_p2_carry_i_3           | LUT.others.LUT1      |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry    | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__0 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__1 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__2 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__3 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__4 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__5 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_124_fu_3684[0]_i_1   | LUT.others.LUT4      |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_124_fu_3684_reg[0]   | FLOP_LATCH.flop.FDRE |
    | regslice_both_input_stream_V_data_V_U/data_p1_reg[7]                           | FLOP_LATCH.flop.FDRE |
    | regslice_both_input_stream_V_data_V_U/add_ln92_fu_11865_p2_carry_i_3           | LUT.others.LUT1      |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry    | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__0 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__1 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__2 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__3 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__4 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__5 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_219_fu_4064[0]_i_1   | LUT.others.LUT4      |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_219_fu_4064_reg[0]   | FLOP_LATCH.flop.FDRE |
    | regslice_both_input_stream_V_data_V_U/data_p1_reg[7]                           | FLOP_LATCH.flop.FDRE |
    | regslice_both_input_stream_V_data_V_U/add_ln92_fu_11865_p2_carry_i_3           | LUT.others.LUT1      |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry    | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__0 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__1 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__2 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__3 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__4 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__5 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_512_fu_5236[0]_i_1   | LUT.others.LUT4      |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_512_fu_5236_reg[0]   | FLOP_LATCH.flop.FDRE |
    | regslice_both_input_stream_V_data_V_U/data_p1_reg[7]                           | FLOP_LATCH.flop.FDRE |
    | regslice_both_input_stream_V_data_V_U/add_ln92_fu_11865_p2_carry_i_3           | LUT.others.LUT1      |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry    | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__0 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__1 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__2 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__3 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__4 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__5 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_310_fu_4428[0]_i_1   | LUT.others.LUT4      |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_310_fu_4428_reg[0]   | FLOP_LATCH.flop.FDRE |
    +--------------------------------------------------------------------------------+----------------------+

    +--------------------------------------------------------------------------------+----------------------+
    | Path5 Cells                                                                    | Primitive Type       |
    +--------------------------------------------------------------------------------+----------------------+
    | regslice_both_input_stream_V_data_V_U/data_p1_reg[7]                           | FLOP_LATCH.flop.FDRE |
    | regslice_both_input_stream_V_data_V_U/add_ln92_fu_11865_p2_carry_i_3           | LUT.others.LUT1      |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry    | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__0 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__1 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__2 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__3 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__4 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__5 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_326_fu_4492[0]_i_1   | LUT.others.LUT4      |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_326_fu_4492_reg[0]   | FLOP_LATCH.flop.FDRE |
    | regslice_both_input_stream_V_data_V_U/data_p1_reg[7]                           | FLOP_LATCH.flop.FDRE |
    | regslice_both_input_stream_V_data_V_U/add_ln92_fu_11865_p2_carry_i_3           | LUT.others.LUT1      |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry    | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__0 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__1 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__2 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__3 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__4 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__5 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_124_fu_3684[0]_i_1   | LUT.others.LUT4      |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_124_fu_3684_reg[0]   | FLOP_LATCH.flop.FDRE |
    | regslice_both_input_stream_V_data_V_U/data_p1_reg[7]                           | FLOP_LATCH.flop.FDRE |
    | regslice_both_input_stream_V_data_V_U/add_ln92_fu_11865_p2_carry_i_3           | LUT.others.LUT1      |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry    | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__0 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__1 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__2 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__3 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__4 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__5 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_219_fu_4064[0]_i_1   | LUT.others.LUT4      |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_219_fu_4064_reg[0]   | FLOP_LATCH.flop.FDRE |
    | regslice_both_input_stream_V_data_V_U/data_p1_reg[7]                           | FLOP_LATCH.flop.FDRE |
    | regslice_both_input_stream_V_data_V_U/add_ln92_fu_11865_p2_carry_i_3           | LUT.others.LUT1      |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry    | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__0 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__1 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__2 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__3 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__4 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__5 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_512_fu_5236[0]_i_1   | LUT.others.LUT4      |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_512_fu_5236_reg[0]   | FLOP_LATCH.flop.FDRE |
    | regslice_both_input_stream_V_data_V_U/data_p1_reg[7]                           | FLOP_LATCH.flop.FDRE |
    | regslice_both_input_stream_V_data_V_U/add_ln92_fu_11865_p2_carry_i_3           | LUT.others.LUT1      |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry    | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__0 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__1 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__2 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__3 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__4 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__5 | CARRY.others.CARRY4  |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_310_fu_4428[0]_i_1   | LUT.others.LUT4      |
    | grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_310_fu_4428_reg[0]   | FLOP_LATCH.flop.FDRE |
    +--------------------------------------------------------------------------------+----------------------+


================================================================
== Place & Route Vivado Reports
================================================================
+--------------------------+---------------------------------------------------------------------+
| Report Type              | Report Location                                                     |
+--------------------------+---------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/feedforward_design_analysis_routed.rpt          |
| failfast                 | impl/verilog/report/feedforward_failfast_routed.rpt                 |
| power                    | impl/verilog/report/feedforward_power_routed.rpt                    |
| status                   | impl/verilog/report/feedforward_status_routed.rpt                   |
| timing                   | impl/verilog/report/feedforward_timing_routed.rpt                   |
| timing_paths             | impl/verilog/report/feedforward_timing_paths_routed.rpt             |
| utilization              | impl/verilog/report/feedforward_utilization_routed.rpt              |
| utilization_hierarchical | impl/verilog/report/feedforward_utilization_hierarchical_routed.rpt |
+--------------------------+---------------------------------------------------------------------+


