<h1 align="center">Hi ğŸ‘‹, I'm Adithya Venkata Ramana</h1>
<h3 align="center">VLSI Enthusiast | FPGA Programmer | RTL Design Explorer</h3>

<p align="left"> <a href="https://github.com/ryo-ma/github-profile-trophy"><img src="https://github-profile-trophy.vercel.app/?username=adithyavenkataramana" alt="adithyavenkataramana" /></a> </p>

- ğŸ”­ Iâ€™m currently working on **RTL design and verification using VHDL, Verilog, and System Verilog.**

- ğŸŒ± Iâ€™m currently learning **System Verilog for testbench development, UVM methodologies, and FPGA optimization techniques.**

- ğŸ‘¯ Iâ€™m looking to collaborate on **VLSI projects involving digital design, ASIC workflows, and advanced verification methodologies.**

- ğŸ¤ Iâ€™m looking for help with **Open-source VLSI projects, System Verilog verification frameworks.**

- ğŸ‘¨â€ğŸ’» All of my projects are available at [https://github.com/AdithyaVenkataRamana](https://github.com/AdithyaVenkataRamana)

- ğŸ’¬ Ask me about **VLSI design, FPGA programming, RTL coding (VHDL/Verilog), and digital system design.**

- ğŸ“« How to reach me **adithyavenkataramana022@gmail.com**

- âš¡ Fun fact **I think debugging VHDL code is more exciting than solving puzzles!**

<h3 align="left">Connect with me:</h3>
<p align="left">
</p>

<p><img align="left" src="https://github-readme-stats.vercel.app/api/top-langs?username=adithyavenkataramana&show_icons=true&locale=en&layout=compact" alt="adithyavenkataramana" /></p>

<p>&nbsp;<img align="center" src="https://github-readme-stats.vercel.app/api?username=adithyavenkataramana&show_icons=true&locale=en" alt="adithyavenkataramana" /></p>

<p><img align="center" src="https://github-readme-streak-stats.herokuapp.com/?user=adithyavenkataramana&" alt="adithyavenkataramana" /></p>

Support ğŸ™
