`timescale 1ns / 1ps

module nibble_swapper (
    input wire clk,
    input wire rst,
    input wire [7:0] data_in,
    input wire swap_en,
    output reg [7:0] data_out
);

    always @(posedge clk or posedge rst) begin
        if (rst) begin
            data_out <= 8'b0;
        end else if (swap_en) begin
            data_out <= {data_in[3:0], data_in[7:4]}; // Swap nibbles
        end
        // else: retain previous data_out
    end

endmodule
