Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date             : Mon Dec 30 21:42:42 2024
| Host             : TianChang running 64-bit major release  (build 9200)
| Command          : report_power -file soc_top_power_routed.rpt -pb soc_top_power_summary_routed.pb -rpx soc_top_power_routed.rpx
| Design           : soc_top
| Device           : xc7a200tfbg676-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.468        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.321        |
| Device Static (W)        | 0.147        |
| Effective TJA (C/W)      | 1.9          |
| Max Ambient (C)          | 84.1         |
| Junction Temperature (C) | 25.9         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.037 |        6 |       --- |             --- |
| Slice Logic              |     0.049 |    41178 |       --- |             --- |
|   LUT as Logic           |     0.042 |    18729 |    133800 |           14.00 |
|   LUT as Distributed RAM |     0.004 |     2420 |     46200 |            5.24 |
|   Register               |     0.001 |    11892 |    267600 |            4.44 |
|   CARRY4                 |    <0.001 |      553 |     33450 |            1.65 |
|   F7/F8 Muxes            |    <0.001 |     1560 |    133800 |            1.17 |
|   LUT as Shift Register  |    <0.001 |        3 |     46200 |           <0.01 |
|   Others                 |     0.000 |      537 |       --- |             --- |
| Signals                  |     0.076 |    31425 |       --- |             --- |
| Block RAM                |     0.037 |    164.5 |       365 |           45.07 |
| MMCM                     |     0.106 |        1 |        10 |           10.00 |
| DSPs                     |     0.002 |        4 |       740 |            0.54 |
| I/O                      |     0.014 |       24 |       400 |            6.00 |
| Static Power             |     0.147 |          |           |                 |
| Total                    |     0.468 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.233 |       0.199 |      0.035 |
| Vccaux    |       1.800 |     0.090 |       0.059 |      0.031 |
| Vcco33    |       3.300 |     0.009 |       0.004 |      0.005 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.008 |       0.003 |      0.005 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+------------------+---------------------------+-----------------+
| Clock            | Domain                    | Constraint (ns) |
+------------------+---------------------------+-----------------+
| clk_out_clk_pll  | pll/inst/clk_out_clk_pll  |            20.0 |
| clkfbout_clk_pll | pll/inst/clkfbout_clk_pll |            10.0 |
| sys_clk          | sys_clk                   |            10.0 |
| sys_clk          | sys_clk_IBUF_BUFG         |            10.0 |
+------------------+---------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------+-----------+
| Name                         | Power (W) |
+------------------------------+-----------+
| soc_top                      |     0.321 |
|   axib                       |     0.002 |
|     inst                     |     0.002 |
|       gen_samd.crossbar_samd |     0.002 |
|   checker                    |     0.030 |
|     ct                       |     0.021 |
|       U0                     |     0.021 |
|   lcd                        |     0.003 |
|     inst                     |     0.003 |
|   mrcore                     |     0.152 |
|     inst                     |     0.151 |
|       ARF_module             |     0.003 |
|       BranchPredictor_module |     0.001 |
|       Buffer_module          |     0.003 |
|       Commit_module          |     0.006 |
|       Decode_module          |     0.004 |
|       Dispatch_module        |     0.002 |
|       FU_ALU0_module         |     0.013 |
|       FU_ALU1_module         |     0.010 |
|       FU_MDU_module          |     0.016 |
|       FU_MU_module           |     0.028 |
|       Fetch_module           |     0.007 |
|       L2_TLB_module          |     0.007 |
|       ROB_module             |     0.019 |
|       Rename_module          |     0.009 |
|       Station_module         |     0.016 |
|       d_TLB_module           |     0.002 |
|       fpu                    |     0.002 |
|   pll                        |     0.107 |
|     inst                     |     0.107 |
|   ram                        |     0.002 |
|     U0                       |     0.002 |
|       inst_blk_mem_gen       |     0.002 |
|   u_axi                      |     0.004 |
|     U0                       |     0.004 |
|       inst_blk_mem_gen       |     0.004 |
|   your_cache                 |     0.004 |
+------------------------------+-----------+


