
TP_Actionneur.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000732c  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002a4  0800750c  0800750c  0001750c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080077b0  080077b0  00020140  2**0
                  CONTENTS
  4 .ARM          00000008  080077b0  080077b0  000177b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080077b8  080077b8  00020140  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080077b8  080077b8  000177b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080077bc  080077bc  000177bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000140  20000000  080077c0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001d0  20000140  08007900  00020140  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000310  08007900  00020310  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020140  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001462a  00000000  00000000  00020170  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000027a4  00000000  00000000  0003479a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001110  00000000  00000000  00036f40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001018  00000000  00000000  00038050  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027220  00000000  00000000  00039068  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013a3f  00000000  00000000  00060288  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fd3c6  00000000  00000000  00073cc7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0017108d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005394  00000000  00000000  001710e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000140 	.word	0x20000140
 80001fc:	00000000 	.word	0x00000000
 8000200:	080074f4 	.word	0x080074f4

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000144 	.word	0x20000144
 800021c:	080074f4 	.word	0x080074f4

08000220 <strcmp>:
 8000220:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000224:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000228:	2a01      	cmp	r2, #1
 800022a:	bf28      	it	cs
 800022c:	429a      	cmpcs	r2, r3
 800022e:	d0f7      	beq.n	8000220 <strcmp>
 8000230:	1ad0      	subs	r0, r2, r3
 8000232:	4770      	bx	lr
	...

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <__aeabi_uldivmod>:
 80002e0:	b953      	cbnz	r3, 80002f8 <__aeabi_uldivmod+0x18>
 80002e2:	b94a      	cbnz	r2, 80002f8 <__aeabi_uldivmod+0x18>
 80002e4:	2900      	cmp	r1, #0
 80002e6:	bf08      	it	eq
 80002e8:	2800      	cmpeq	r0, #0
 80002ea:	bf1c      	itt	ne
 80002ec:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002f0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002f4:	f000 b974 	b.w	80005e0 <__aeabi_idiv0>
 80002f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000300:	f000 f806 	bl	8000310 <__udivmoddi4>
 8000304:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000308:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800030c:	b004      	add	sp, #16
 800030e:	4770      	bx	lr

08000310 <__udivmoddi4>:
 8000310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000314:	9d08      	ldr	r5, [sp, #32]
 8000316:	4604      	mov	r4, r0
 8000318:	468e      	mov	lr, r1
 800031a:	2b00      	cmp	r3, #0
 800031c:	d14d      	bne.n	80003ba <__udivmoddi4+0xaa>
 800031e:	428a      	cmp	r2, r1
 8000320:	4694      	mov	ip, r2
 8000322:	d969      	bls.n	80003f8 <__udivmoddi4+0xe8>
 8000324:	fab2 f282 	clz	r2, r2
 8000328:	b152      	cbz	r2, 8000340 <__udivmoddi4+0x30>
 800032a:	fa01 f302 	lsl.w	r3, r1, r2
 800032e:	f1c2 0120 	rsb	r1, r2, #32
 8000332:	fa20 f101 	lsr.w	r1, r0, r1
 8000336:	fa0c fc02 	lsl.w	ip, ip, r2
 800033a:	ea41 0e03 	orr.w	lr, r1, r3
 800033e:	4094      	lsls	r4, r2
 8000340:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000344:	0c21      	lsrs	r1, r4, #16
 8000346:	fbbe f6f8 	udiv	r6, lr, r8
 800034a:	fa1f f78c 	uxth.w	r7, ip
 800034e:	fb08 e316 	mls	r3, r8, r6, lr
 8000352:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000356:	fb06 f107 	mul.w	r1, r6, r7
 800035a:	4299      	cmp	r1, r3
 800035c:	d90a      	bls.n	8000374 <__udivmoddi4+0x64>
 800035e:	eb1c 0303 	adds.w	r3, ip, r3
 8000362:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000366:	f080 811f 	bcs.w	80005a8 <__udivmoddi4+0x298>
 800036a:	4299      	cmp	r1, r3
 800036c:	f240 811c 	bls.w	80005a8 <__udivmoddi4+0x298>
 8000370:	3e02      	subs	r6, #2
 8000372:	4463      	add	r3, ip
 8000374:	1a5b      	subs	r3, r3, r1
 8000376:	b2a4      	uxth	r4, r4
 8000378:	fbb3 f0f8 	udiv	r0, r3, r8
 800037c:	fb08 3310 	mls	r3, r8, r0, r3
 8000380:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000384:	fb00 f707 	mul.w	r7, r0, r7
 8000388:	42a7      	cmp	r7, r4
 800038a:	d90a      	bls.n	80003a2 <__udivmoddi4+0x92>
 800038c:	eb1c 0404 	adds.w	r4, ip, r4
 8000390:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000394:	f080 810a 	bcs.w	80005ac <__udivmoddi4+0x29c>
 8000398:	42a7      	cmp	r7, r4
 800039a:	f240 8107 	bls.w	80005ac <__udivmoddi4+0x29c>
 800039e:	4464      	add	r4, ip
 80003a0:	3802      	subs	r0, #2
 80003a2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003a6:	1be4      	subs	r4, r4, r7
 80003a8:	2600      	movs	r6, #0
 80003aa:	b11d      	cbz	r5, 80003b4 <__udivmoddi4+0xa4>
 80003ac:	40d4      	lsrs	r4, r2
 80003ae:	2300      	movs	r3, #0
 80003b0:	e9c5 4300 	strd	r4, r3, [r5]
 80003b4:	4631      	mov	r1, r6
 80003b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ba:	428b      	cmp	r3, r1
 80003bc:	d909      	bls.n	80003d2 <__udivmoddi4+0xc2>
 80003be:	2d00      	cmp	r5, #0
 80003c0:	f000 80ef 	beq.w	80005a2 <__udivmoddi4+0x292>
 80003c4:	2600      	movs	r6, #0
 80003c6:	e9c5 0100 	strd	r0, r1, [r5]
 80003ca:	4630      	mov	r0, r6
 80003cc:	4631      	mov	r1, r6
 80003ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003d2:	fab3 f683 	clz	r6, r3
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	d14a      	bne.n	8000470 <__udivmoddi4+0x160>
 80003da:	428b      	cmp	r3, r1
 80003dc:	d302      	bcc.n	80003e4 <__udivmoddi4+0xd4>
 80003de:	4282      	cmp	r2, r0
 80003e0:	f200 80f9 	bhi.w	80005d6 <__udivmoddi4+0x2c6>
 80003e4:	1a84      	subs	r4, r0, r2
 80003e6:	eb61 0303 	sbc.w	r3, r1, r3
 80003ea:	2001      	movs	r0, #1
 80003ec:	469e      	mov	lr, r3
 80003ee:	2d00      	cmp	r5, #0
 80003f0:	d0e0      	beq.n	80003b4 <__udivmoddi4+0xa4>
 80003f2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003f6:	e7dd      	b.n	80003b4 <__udivmoddi4+0xa4>
 80003f8:	b902      	cbnz	r2, 80003fc <__udivmoddi4+0xec>
 80003fa:	deff      	udf	#255	; 0xff
 80003fc:	fab2 f282 	clz	r2, r2
 8000400:	2a00      	cmp	r2, #0
 8000402:	f040 8092 	bne.w	800052a <__udivmoddi4+0x21a>
 8000406:	eba1 010c 	sub.w	r1, r1, ip
 800040a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800040e:	fa1f fe8c 	uxth.w	lr, ip
 8000412:	2601      	movs	r6, #1
 8000414:	0c20      	lsrs	r0, r4, #16
 8000416:	fbb1 f3f7 	udiv	r3, r1, r7
 800041a:	fb07 1113 	mls	r1, r7, r3, r1
 800041e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000422:	fb0e f003 	mul.w	r0, lr, r3
 8000426:	4288      	cmp	r0, r1
 8000428:	d908      	bls.n	800043c <__udivmoddi4+0x12c>
 800042a:	eb1c 0101 	adds.w	r1, ip, r1
 800042e:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000432:	d202      	bcs.n	800043a <__udivmoddi4+0x12a>
 8000434:	4288      	cmp	r0, r1
 8000436:	f200 80cb 	bhi.w	80005d0 <__udivmoddi4+0x2c0>
 800043a:	4643      	mov	r3, r8
 800043c:	1a09      	subs	r1, r1, r0
 800043e:	b2a4      	uxth	r4, r4
 8000440:	fbb1 f0f7 	udiv	r0, r1, r7
 8000444:	fb07 1110 	mls	r1, r7, r0, r1
 8000448:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800044c:	fb0e fe00 	mul.w	lr, lr, r0
 8000450:	45a6      	cmp	lr, r4
 8000452:	d908      	bls.n	8000466 <__udivmoddi4+0x156>
 8000454:	eb1c 0404 	adds.w	r4, ip, r4
 8000458:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 800045c:	d202      	bcs.n	8000464 <__udivmoddi4+0x154>
 800045e:	45a6      	cmp	lr, r4
 8000460:	f200 80bb 	bhi.w	80005da <__udivmoddi4+0x2ca>
 8000464:	4608      	mov	r0, r1
 8000466:	eba4 040e 	sub.w	r4, r4, lr
 800046a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800046e:	e79c      	b.n	80003aa <__udivmoddi4+0x9a>
 8000470:	f1c6 0720 	rsb	r7, r6, #32
 8000474:	40b3      	lsls	r3, r6
 8000476:	fa22 fc07 	lsr.w	ip, r2, r7
 800047a:	ea4c 0c03 	orr.w	ip, ip, r3
 800047e:	fa20 f407 	lsr.w	r4, r0, r7
 8000482:	fa01 f306 	lsl.w	r3, r1, r6
 8000486:	431c      	orrs	r4, r3
 8000488:	40f9      	lsrs	r1, r7
 800048a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800048e:	fa00 f306 	lsl.w	r3, r0, r6
 8000492:	fbb1 f8f9 	udiv	r8, r1, r9
 8000496:	0c20      	lsrs	r0, r4, #16
 8000498:	fa1f fe8c 	uxth.w	lr, ip
 800049c:	fb09 1118 	mls	r1, r9, r8, r1
 80004a0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004a4:	fb08 f00e 	mul.w	r0, r8, lr
 80004a8:	4288      	cmp	r0, r1
 80004aa:	fa02 f206 	lsl.w	r2, r2, r6
 80004ae:	d90b      	bls.n	80004c8 <__udivmoddi4+0x1b8>
 80004b0:	eb1c 0101 	adds.w	r1, ip, r1
 80004b4:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 80004b8:	f080 8088 	bcs.w	80005cc <__udivmoddi4+0x2bc>
 80004bc:	4288      	cmp	r0, r1
 80004be:	f240 8085 	bls.w	80005cc <__udivmoddi4+0x2bc>
 80004c2:	f1a8 0802 	sub.w	r8, r8, #2
 80004c6:	4461      	add	r1, ip
 80004c8:	1a09      	subs	r1, r1, r0
 80004ca:	b2a4      	uxth	r4, r4
 80004cc:	fbb1 f0f9 	udiv	r0, r1, r9
 80004d0:	fb09 1110 	mls	r1, r9, r0, r1
 80004d4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004d8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004dc:	458e      	cmp	lr, r1
 80004de:	d908      	bls.n	80004f2 <__udivmoddi4+0x1e2>
 80004e0:	eb1c 0101 	adds.w	r1, ip, r1
 80004e4:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 80004e8:	d26c      	bcs.n	80005c4 <__udivmoddi4+0x2b4>
 80004ea:	458e      	cmp	lr, r1
 80004ec:	d96a      	bls.n	80005c4 <__udivmoddi4+0x2b4>
 80004ee:	3802      	subs	r0, #2
 80004f0:	4461      	add	r1, ip
 80004f2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004f6:	fba0 9402 	umull	r9, r4, r0, r2
 80004fa:	eba1 010e 	sub.w	r1, r1, lr
 80004fe:	42a1      	cmp	r1, r4
 8000500:	46c8      	mov	r8, r9
 8000502:	46a6      	mov	lr, r4
 8000504:	d356      	bcc.n	80005b4 <__udivmoddi4+0x2a4>
 8000506:	d053      	beq.n	80005b0 <__udivmoddi4+0x2a0>
 8000508:	b15d      	cbz	r5, 8000522 <__udivmoddi4+0x212>
 800050a:	ebb3 0208 	subs.w	r2, r3, r8
 800050e:	eb61 010e 	sbc.w	r1, r1, lr
 8000512:	fa01 f707 	lsl.w	r7, r1, r7
 8000516:	fa22 f306 	lsr.w	r3, r2, r6
 800051a:	40f1      	lsrs	r1, r6
 800051c:	431f      	orrs	r7, r3
 800051e:	e9c5 7100 	strd	r7, r1, [r5]
 8000522:	2600      	movs	r6, #0
 8000524:	4631      	mov	r1, r6
 8000526:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800052a:	f1c2 0320 	rsb	r3, r2, #32
 800052e:	40d8      	lsrs	r0, r3
 8000530:	fa0c fc02 	lsl.w	ip, ip, r2
 8000534:	fa21 f303 	lsr.w	r3, r1, r3
 8000538:	4091      	lsls	r1, r2
 800053a:	4301      	orrs	r1, r0
 800053c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000540:	fa1f fe8c 	uxth.w	lr, ip
 8000544:	fbb3 f0f7 	udiv	r0, r3, r7
 8000548:	fb07 3610 	mls	r6, r7, r0, r3
 800054c:	0c0b      	lsrs	r3, r1, #16
 800054e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000552:	fb00 f60e 	mul.w	r6, r0, lr
 8000556:	429e      	cmp	r6, r3
 8000558:	fa04 f402 	lsl.w	r4, r4, r2
 800055c:	d908      	bls.n	8000570 <__udivmoddi4+0x260>
 800055e:	eb1c 0303 	adds.w	r3, ip, r3
 8000562:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000566:	d22f      	bcs.n	80005c8 <__udivmoddi4+0x2b8>
 8000568:	429e      	cmp	r6, r3
 800056a:	d92d      	bls.n	80005c8 <__udivmoddi4+0x2b8>
 800056c:	3802      	subs	r0, #2
 800056e:	4463      	add	r3, ip
 8000570:	1b9b      	subs	r3, r3, r6
 8000572:	b289      	uxth	r1, r1
 8000574:	fbb3 f6f7 	udiv	r6, r3, r7
 8000578:	fb07 3316 	mls	r3, r7, r6, r3
 800057c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000580:	fb06 f30e 	mul.w	r3, r6, lr
 8000584:	428b      	cmp	r3, r1
 8000586:	d908      	bls.n	800059a <__udivmoddi4+0x28a>
 8000588:	eb1c 0101 	adds.w	r1, ip, r1
 800058c:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000590:	d216      	bcs.n	80005c0 <__udivmoddi4+0x2b0>
 8000592:	428b      	cmp	r3, r1
 8000594:	d914      	bls.n	80005c0 <__udivmoddi4+0x2b0>
 8000596:	3e02      	subs	r6, #2
 8000598:	4461      	add	r1, ip
 800059a:	1ac9      	subs	r1, r1, r3
 800059c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80005a0:	e738      	b.n	8000414 <__udivmoddi4+0x104>
 80005a2:	462e      	mov	r6, r5
 80005a4:	4628      	mov	r0, r5
 80005a6:	e705      	b.n	80003b4 <__udivmoddi4+0xa4>
 80005a8:	4606      	mov	r6, r0
 80005aa:	e6e3      	b.n	8000374 <__udivmoddi4+0x64>
 80005ac:	4618      	mov	r0, r3
 80005ae:	e6f8      	b.n	80003a2 <__udivmoddi4+0x92>
 80005b0:	454b      	cmp	r3, r9
 80005b2:	d2a9      	bcs.n	8000508 <__udivmoddi4+0x1f8>
 80005b4:	ebb9 0802 	subs.w	r8, r9, r2
 80005b8:	eb64 0e0c 	sbc.w	lr, r4, ip
 80005bc:	3801      	subs	r0, #1
 80005be:	e7a3      	b.n	8000508 <__udivmoddi4+0x1f8>
 80005c0:	4646      	mov	r6, r8
 80005c2:	e7ea      	b.n	800059a <__udivmoddi4+0x28a>
 80005c4:	4620      	mov	r0, r4
 80005c6:	e794      	b.n	80004f2 <__udivmoddi4+0x1e2>
 80005c8:	4640      	mov	r0, r8
 80005ca:	e7d1      	b.n	8000570 <__udivmoddi4+0x260>
 80005cc:	46d0      	mov	r8, sl
 80005ce:	e77b      	b.n	80004c8 <__udivmoddi4+0x1b8>
 80005d0:	3b02      	subs	r3, #2
 80005d2:	4461      	add	r1, ip
 80005d4:	e732      	b.n	800043c <__udivmoddi4+0x12c>
 80005d6:	4630      	mov	r0, r6
 80005d8:	e709      	b.n	80003ee <__udivmoddi4+0xde>
 80005da:	4464      	add	r4, ip
 80005dc:	3802      	subs	r0, #2
 80005de:	e742      	b.n	8000466 <__udivmoddi4+0x156>

080005e0 <__aeabi_idiv0>:
 80005e0:	4770      	bx	lr
 80005e2:	bf00      	nop

080005e4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005e4:	b580      	push	{r7, lr}
 80005e6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005e8:	f000 fd9b 	bl	8001122 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005ec:	f000 f82c 	bl	8000648 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005f0:	f000 f980 	bl	80008f4 <MX_GPIO_Init>
  MX_TIM1_Init();
 80005f4:	f000 f874 	bl	80006e0 <MX_TIM1_Init>
  MX_USART2_UART_Init();
 80005f8:	f000 f930 	bl	800085c <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_1);
 80005fc:	2100      	movs	r1, #0
 80005fe:	480f      	ldr	r0, [pc, #60]	; (800063c <main+0x58>)
 8000600:	f002 fa9e 	bl	8002b40 <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 8000604:	2100      	movs	r1, #0
 8000606:	480d      	ldr	r0, [pc, #52]	; (800063c <main+0x58>)
 8000608:	f003 fa6a 	bl	8003ae0 <HAL_TIMEx_PWMN_Start>
  HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_2);
 800060c:	2104      	movs	r1, #4
 800060e:	480b      	ldr	r0, [pc, #44]	; (800063c <main+0x58>)
 8000610:	f002 fa96 	bl	8002b40 <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 8000614:	2104      	movs	r1, #4
 8000616:	4809      	ldr	r0, [pc, #36]	; (800063c <main+0x58>)
 8000618:	f003 fa62 	bl	8003ae0 <HAL_TIMEx_PWMN_Start>

  shell_start();
 800061c:	f000 f9fc 	bl	8000a18 <shell_start>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if (uartRxReceived) {
 8000620:	4b07      	ldr	r3, [pc, #28]	; (8000640 <main+0x5c>)
 8000622:	681b      	ldr	r3, [r3, #0]
 8000624:	2b00      	cmp	r3, #0
 8000626:	d001      	beq.n	800062c <main+0x48>
		  shell_process();
 8000628:	f000 fa30 	bl	8000a8c <shell_process>
	  }
	  if (cmd_ready) {
 800062c:	4b05      	ldr	r3, [pc, #20]	; (8000644 <main+0x60>)
 800062e:	681b      	ldr	r3, [r3, #0]
 8000630:	2b00      	cmp	r3, #0
 8000632:	d0f5      	beq.n	8000620 <main+0x3c>
		  shell_execute();
 8000634:	f000 faa4 	bl	8000b80 <shell_execute>
	  if (uartRxReceived) {
 8000638:	e7f2      	b.n	8000620 <main+0x3c>
 800063a:	bf00      	nop
 800063c:	2000015c 	.word	0x2000015c
 8000640:	20000238 	.word	0x20000238
 8000644:	20000280 	.word	0x20000280

08000648 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000648:	b580      	push	{r7, lr}
 800064a:	b094      	sub	sp, #80	; 0x50
 800064c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800064e:	f107 0318 	add.w	r3, r7, #24
 8000652:	2238      	movs	r2, #56	; 0x38
 8000654:	2100      	movs	r1, #0
 8000656:	4618      	mov	r0, r3
 8000658:	f005 fd12 	bl	8006080 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800065c:	1d3b      	adds	r3, r7, #4
 800065e:	2200      	movs	r2, #0
 8000660:	601a      	str	r2, [r3, #0]
 8000662:	605a      	str	r2, [r3, #4]
 8000664:	609a      	str	r2, [r3, #8]
 8000666:	60da      	str	r2, [r3, #12]
 8000668:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800066a:	2000      	movs	r0, #0
 800066c:	f001 f97a 	bl	8001964 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000670:	2302      	movs	r3, #2
 8000672:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000674:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000678:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800067a:	2340      	movs	r3, #64	; 0x40
 800067c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800067e:	2302      	movs	r3, #2
 8000680:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000682:	2302      	movs	r3, #2
 8000684:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8000686:	2304      	movs	r3, #4
 8000688:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 800068a:	2355      	movs	r3, #85	; 0x55
 800068c:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800068e:	2302      	movs	r3, #2
 8000690:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000692:	2302      	movs	r3, #2
 8000694:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000696:	2302      	movs	r3, #2
 8000698:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800069a:	f107 0318 	add.w	r3, r7, #24
 800069e:	4618      	mov	r0, r3
 80006a0:	f001 fa14 	bl	8001acc <HAL_RCC_OscConfig>
 80006a4:	4603      	mov	r3, r0
 80006a6:	2b00      	cmp	r3, #0
 80006a8:	d001      	beq.n	80006ae <SystemClock_Config+0x66>
  {
    Error_Handler();
 80006aa:	f000 f9af 	bl	8000a0c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006ae:	230f      	movs	r3, #15
 80006b0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006b2:	2303      	movs	r3, #3
 80006b4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006b6:	2300      	movs	r3, #0
 80006b8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006ba:	2300      	movs	r3, #0
 80006bc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006be:	2300      	movs	r3, #0
 80006c0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80006c2:	1d3b      	adds	r3, r7, #4
 80006c4:	2104      	movs	r1, #4
 80006c6:	4618      	mov	r0, r3
 80006c8:	f001 fd18 	bl	80020fc <HAL_RCC_ClockConfig>
 80006cc:	4603      	mov	r3, r0
 80006ce:	2b00      	cmp	r3, #0
 80006d0:	d001      	beq.n	80006d6 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 80006d2:	f000 f99b 	bl	8000a0c <Error_Handler>
  }
}
 80006d6:	bf00      	nop
 80006d8:	3750      	adds	r7, #80	; 0x50
 80006da:	46bd      	mov	sp, r7
 80006dc:	bd80      	pop	{r7, pc}
	...

080006e0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80006e0:	b580      	push	{r7, lr}
 80006e2:	b09c      	sub	sp, #112	; 0x70
 80006e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80006e6:	f107 0360 	add.w	r3, r7, #96	; 0x60
 80006ea:	2200      	movs	r2, #0
 80006ec:	601a      	str	r2, [r3, #0]
 80006ee:	605a      	str	r2, [r3, #4]
 80006f0:	609a      	str	r2, [r3, #8]
 80006f2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80006f4:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80006f8:	2200      	movs	r2, #0
 80006fa:	601a      	str	r2, [r3, #0]
 80006fc:	605a      	str	r2, [r3, #4]
 80006fe:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000700:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000704:	2200      	movs	r2, #0
 8000706:	601a      	str	r2, [r3, #0]
 8000708:	605a      	str	r2, [r3, #4]
 800070a:	609a      	str	r2, [r3, #8]
 800070c:	60da      	str	r2, [r3, #12]
 800070e:	611a      	str	r2, [r3, #16]
 8000710:	615a      	str	r2, [r3, #20]
 8000712:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000714:	1d3b      	adds	r3, r7, #4
 8000716:	2234      	movs	r2, #52	; 0x34
 8000718:	2100      	movs	r1, #0
 800071a:	4618      	mov	r0, r3
 800071c:	f005 fcb0 	bl	8006080 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000720:	4b4c      	ldr	r3, [pc, #304]	; (8000854 <MX_TIM1_Init+0x174>)
 8000722:	4a4d      	ldr	r2, [pc, #308]	; (8000858 <MX_TIM1_Init+0x178>)
 8000724:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 9;
 8000726:	4b4b      	ldr	r3, [pc, #300]	; (8000854 <MX_TIM1_Init+0x174>)
 8000728:	2209      	movs	r2, #9
 800072a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800072c:	4b49      	ldr	r3, [pc, #292]	; (8000854 <MX_TIM1_Init+0x174>)
 800072e:	2200      	movs	r2, #0
 8000730:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1023;
 8000732:	4b48      	ldr	r3, [pc, #288]	; (8000854 <MX_TIM1_Init+0x174>)
 8000734:	f240 32ff 	movw	r2, #1023	; 0x3ff
 8000738:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800073a:	4b46      	ldr	r3, [pc, #280]	; (8000854 <MX_TIM1_Init+0x174>)
 800073c:	2200      	movs	r2, #0
 800073e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000740:	4b44      	ldr	r3, [pc, #272]	; (8000854 <MX_TIM1_Init+0x174>)
 8000742:	2200      	movs	r2, #0
 8000744:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000746:	4b43      	ldr	r3, [pc, #268]	; (8000854 <MX_TIM1_Init+0x174>)
 8000748:	2280      	movs	r2, #128	; 0x80
 800074a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800074c:	4841      	ldr	r0, [pc, #260]	; (8000854 <MX_TIM1_Init+0x174>)
 800074e:	f002 f93f 	bl	80029d0 <HAL_TIM_Base_Init>
 8000752:	4603      	mov	r3, r0
 8000754:	2b00      	cmp	r3, #0
 8000756:	d001      	beq.n	800075c <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8000758:	f000 f958 	bl	8000a0c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800075c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000760:	663b      	str	r3, [r7, #96]	; 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000762:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8000766:	4619      	mov	r1, r3
 8000768:	483a      	ldr	r0, [pc, #232]	; (8000854 <MX_TIM1_Init+0x174>)
 800076a:	f002 fc0f 	bl	8002f8c <HAL_TIM_ConfigClockSource>
 800076e:	4603      	mov	r3, r0
 8000770:	2b00      	cmp	r3, #0
 8000772:	d001      	beq.n	8000778 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8000774:	f000 f94a 	bl	8000a0c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000778:	4836      	ldr	r0, [pc, #216]	; (8000854 <MX_TIM1_Init+0x174>)
 800077a:	f002 f980 	bl	8002a7e <HAL_TIM_PWM_Init>
 800077e:	4603      	mov	r3, r0
 8000780:	2b00      	cmp	r3, #0
 8000782:	d001      	beq.n	8000788 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8000784:	f000 f942 	bl	8000a0c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000788:	2300      	movs	r3, #0
 800078a:	657b      	str	r3, [r7, #84]	; 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800078c:	2300      	movs	r3, #0
 800078e:	65bb      	str	r3, [r7, #88]	; 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000790:	2300      	movs	r3, #0
 8000792:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000794:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000798:	4619      	mov	r1, r3
 800079a:	482e      	ldr	r0, [pc, #184]	; (8000854 <MX_TIM1_Init+0x174>)
 800079c:	f003 fa62 	bl	8003c64 <HAL_TIMEx_MasterConfigSynchronization>
 80007a0:	4603      	mov	r3, r0
 80007a2:	2b00      	cmp	r3, #0
 80007a4:	d001      	beq.n	80007aa <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 80007a6:	f000 f931 	bl	8000a0c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80007aa:	2360      	movs	r3, #96	; 0x60
 80007ac:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.Pulse = 613;
 80007ae:	f240 2365 	movw	r3, #613	; 0x265
 80007b2:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80007b4:	2300      	movs	r3, #0
 80007b6:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80007b8:	2300      	movs	r3, #0
 80007ba:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80007bc:	2300      	movs	r3, #0
 80007be:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80007c0:	2300      	movs	r3, #0
 80007c2:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80007c4:	2300      	movs	r3, #0
 80007c6:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80007c8:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80007cc:	2200      	movs	r2, #0
 80007ce:	4619      	mov	r1, r3
 80007d0:	4820      	ldr	r0, [pc, #128]	; (8000854 <MX_TIM1_Init+0x174>)
 80007d2:	f002 fac7 	bl	8002d64 <HAL_TIM_PWM_ConfigChannel>
 80007d6:	4603      	mov	r3, r0
 80007d8:	2b00      	cmp	r3, #0
 80007da:	d001      	beq.n	80007e0 <MX_TIM1_Init+0x100>
  {
    Error_Handler();
 80007dc:	f000 f916 	bl	8000a0c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80007e0:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80007e4:	2204      	movs	r2, #4
 80007e6:	4619      	mov	r1, r3
 80007e8:	481a      	ldr	r0, [pc, #104]	; (8000854 <MX_TIM1_Init+0x174>)
 80007ea:	f002 fabb 	bl	8002d64 <HAL_TIM_PWM_ConfigChannel>
 80007ee:	4603      	mov	r3, r0
 80007f0:	2b00      	cmp	r3, #0
 80007f2:	d001      	beq.n	80007f8 <MX_TIM1_Init+0x118>
  {
    Error_Handler();
 80007f4:	f000 f90a 	bl	8000a0c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80007f8:	2300      	movs	r3, #0
 80007fa:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80007fc:	2300      	movs	r3, #0
 80007fe:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000800:	2300      	movs	r3, #0
 8000802:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 210;
 8000804:	23d2      	movs	r3, #210	; 0xd2
 8000806:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000808:	2300      	movs	r3, #0
 800080a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800080c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000810:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000812:	2300      	movs	r3, #0
 8000814:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8000816:	2300      	movs	r3, #0
 8000818:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800081a:	2300      	movs	r3, #0
 800081c:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800081e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000822:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8000824:	2300      	movs	r3, #0
 8000826:	62fb      	str	r3, [r7, #44]	; 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8000828:	2300      	movs	r3, #0
 800082a:	633b      	str	r3, [r7, #48]	; 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800082c:	2300      	movs	r3, #0
 800082e:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000830:	1d3b      	adds	r3, r7, #4
 8000832:	4619      	mov	r1, r3
 8000834:	4807      	ldr	r0, [pc, #28]	; (8000854 <MX_TIM1_Init+0x174>)
 8000836:	f003 faab 	bl	8003d90 <HAL_TIMEx_ConfigBreakDeadTime>
 800083a:	4603      	mov	r3, r0
 800083c:	2b00      	cmp	r3, #0
 800083e:	d001      	beq.n	8000844 <MX_TIM1_Init+0x164>
  {
    Error_Handler();
 8000840:	f000 f8e4 	bl	8000a0c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000844:	4803      	ldr	r0, [pc, #12]	; (8000854 <MX_TIM1_Init+0x174>)
 8000846:	f000 fa97 	bl	8000d78 <HAL_TIM_MspPostInit>

}
 800084a:	bf00      	nop
 800084c:	3770      	adds	r7, #112	; 0x70
 800084e:	46bd      	mov	sp, r7
 8000850:	bd80      	pop	{r7, pc}
 8000852:	bf00      	nop
 8000854:	2000015c 	.word	0x2000015c
 8000858:	40012c00 	.word	0x40012c00

0800085c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800085c:	b580      	push	{r7, lr}
 800085e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000860:	4b22      	ldr	r3, [pc, #136]	; (80008ec <MX_USART2_UART_Init+0x90>)
 8000862:	4a23      	ldr	r2, [pc, #140]	; (80008f0 <MX_USART2_UART_Init+0x94>)
 8000864:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000866:	4b21      	ldr	r3, [pc, #132]	; (80008ec <MX_USART2_UART_Init+0x90>)
 8000868:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800086c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800086e:	4b1f      	ldr	r3, [pc, #124]	; (80008ec <MX_USART2_UART_Init+0x90>)
 8000870:	2200      	movs	r2, #0
 8000872:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000874:	4b1d      	ldr	r3, [pc, #116]	; (80008ec <MX_USART2_UART_Init+0x90>)
 8000876:	2200      	movs	r2, #0
 8000878:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800087a:	4b1c      	ldr	r3, [pc, #112]	; (80008ec <MX_USART2_UART_Init+0x90>)
 800087c:	2200      	movs	r2, #0
 800087e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000880:	4b1a      	ldr	r3, [pc, #104]	; (80008ec <MX_USART2_UART_Init+0x90>)
 8000882:	220c      	movs	r2, #12
 8000884:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000886:	4b19      	ldr	r3, [pc, #100]	; (80008ec <MX_USART2_UART_Init+0x90>)
 8000888:	2200      	movs	r2, #0
 800088a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800088c:	4b17      	ldr	r3, [pc, #92]	; (80008ec <MX_USART2_UART_Init+0x90>)
 800088e:	2200      	movs	r2, #0
 8000890:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000892:	4b16      	ldr	r3, [pc, #88]	; (80008ec <MX_USART2_UART_Init+0x90>)
 8000894:	2200      	movs	r2, #0
 8000896:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000898:	4b14      	ldr	r3, [pc, #80]	; (80008ec <MX_USART2_UART_Init+0x90>)
 800089a:	2200      	movs	r2, #0
 800089c:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800089e:	4b13      	ldr	r3, [pc, #76]	; (80008ec <MX_USART2_UART_Init+0x90>)
 80008a0:	2200      	movs	r2, #0
 80008a2:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80008a4:	4811      	ldr	r0, [pc, #68]	; (80008ec <MX_USART2_UART_Init+0x90>)
 80008a6:	f003 fb4a 	bl	8003f3e <HAL_UART_Init>
 80008aa:	4603      	mov	r3, r0
 80008ac:	2b00      	cmp	r3, #0
 80008ae:	d001      	beq.n	80008b4 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80008b0:	f000 f8ac 	bl	8000a0c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80008b4:	2100      	movs	r1, #0
 80008b6:	480d      	ldr	r0, [pc, #52]	; (80008ec <MX_USART2_UART_Init+0x90>)
 80008b8:	f005 faed 	bl	8005e96 <HAL_UARTEx_SetTxFifoThreshold>
 80008bc:	4603      	mov	r3, r0
 80008be:	2b00      	cmp	r3, #0
 80008c0:	d001      	beq.n	80008c6 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80008c2:	f000 f8a3 	bl	8000a0c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80008c6:	2100      	movs	r1, #0
 80008c8:	4808      	ldr	r0, [pc, #32]	; (80008ec <MX_USART2_UART_Init+0x90>)
 80008ca:	f005 fb22 	bl	8005f12 <HAL_UARTEx_SetRxFifoThreshold>
 80008ce:	4603      	mov	r3, r0
 80008d0:	2b00      	cmp	r3, #0
 80008d2:	d001      	beq.n	80008d8 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80008d4:	f000 f89a 	bl	8000a0c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80008d8:	4804      	ldr	r0, [pc, #16]	; (80008ec <MX_USART2_UART_Init+0x90>)
 80008da:	f005 faa3 	bl	8005e24 <HAL_UARTEx_DisableFifoMode>
 80008de:	4603      	mov	r3, r0
 80008e0:	2b00      	cmp	r3, #0
 80008e2:	d001      	beq.n	80008e8 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80008e4:	f000 f892 	bl	8000a0c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80008e8:	bf00      	nop
 80008ea:	bd80      	pop	{r7, pc}
 80008ec:	200001a8 	.word	0x200001a8
 80008f0:	40004400 	.word	0x40004400

080008f4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008f4:	b580      	push	{r7, lr}
 80008f6:	b088      	sub	sp, #32
 80008f8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008fa:	f107 030c 	add.w	r3, r7, #12
 80008fe:	2200      	movs	r2, #0
 8000900:	601a      	str	r2, [r3, #0]
 8000902:	605a      	str	r2, [r3, #4]
 8000904:	609a      	str	r2, [r3, #8]
 8000906:	60da      	str	r2, [r3, #12]
 8000908:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800090a:	4b33      	ldr	r3, [pc, #204]	; (80009d8 <MX_GPIO_Init+0xe4>)
 800090c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800090e:	4a32      	ldr	r2, [pc, #200]	; (80009d8 <MX_GPIO_Init+0xe4>)
 8000910:	f043 0304 	orr.w	r3, r3, #4
 8000914:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000916:	4b30      	ldr	r3, [pc, #192]	; (80009d8 <MX_GPIO_Init+0xe4>)
 8000918:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800091a:	f003 0304 	and.w	r3, r3, #4
 800091e:	60bb      	str	r3, [r7, #8]
 8000920:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000922:	4b2d      	ldr	r3, [pc, #180]	; (80009d8 <MX_GPIO_Init+0xe4>)
 8000924:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000926:	4a2c      	ldr	r2, [pc, #176]	; (80009d8 <MX_GPIO_Init+0xe4>)
 8000928:	f043 0320 	orr.w	r3, r3, #32
 800092c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800092e:	4b2a      	ldr	r3, [pc, #168]	; (80009d8 <MX_GPIO_Init+0xe4>)
 8000930:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000932:	f003 0320 	and.w	r3, r3, #32
 8000936:	607b      	str	r3, [r7, #4]
 8000938:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800093a:	4b27      	ldr	r3, [pc, #156]	; (80009d8 <MX_GPIO_Init+0xe4>)
 800093c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800093e:	4a26      	ldr	r2, [pc, #152]	; (80009d8 <MX_GPIO_Init+0xe4>)
 8000940:	f043 0301 	orr.w	r3, r3, #1
 8000944:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000946:	4b24      	ldr	r3, [pc, #144]	; (80009d8 <MX_GPIO_Init+0xe4>)
 8000948:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800094a:	f003 0301 	and.w	r3, r3, #1
 800094e:	603b      	str	r3, [r7, #0]
 8000950:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ISO_RESET_GPIO_Port, ISO_RESET_Pin, GPIO_PIN_RESET);
 8000952:	2200      	movs	r2, #0
 8000954:	2108      	movs	r1, #8
 8000956:	4821      	ldr	r0, [pc, #132]	; (80009dc <MX_GPIO_Init+0xe8>)
 8000958:	f000 ffc8 	bl	80018ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800095c:	2200      	movs	r2, #0
 800095e:	2120      	movs	r1, #32
 8000960:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000964:	f000 ffc2 	bl	80018ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000968:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800096c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800096e:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000972:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000974:	2300      	movs	r3, #0
 8000976:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000978:	f107 030c 	add.w	r3, r7, #12
 800097c:	4619      	mov	r1, r3
 800097e:	4817      	ldr	r0, [pc, #92]	; (80009dc <MX_GPIO_Init+0xe8>)
 8000980:	f000 fe32 	bl	80015e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : ISO_RESET_Pin */
  GPIO_InitStruct.Pin = ISO_RESET_Pin;
 8000984:	2308      	movs	r3, #8
 8000986:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000988:	2301      	movs	r3, #1
 800098a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800098c:	2300      	movs	r3, #0
 800098e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000990:	2300      	movs	r3, #0
 8000992:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(ISO_RESET_GPIO_Port, &GPIO_InitStruct);
 8000994:	f107 030c 	add.w	r3, r7, #12
 8000998:	4619      	mov	r1, r3
 800099a:	4810      	ldr	r0, [pc, #64]	; (80009dc <MX_GPIO_Init+0xe8>)
 800099c:	f000 fe24 	bl	80015e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 80009a0:	2320      	movs	r3, #32
 80009a2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009a4:	2301      	movs	r3, #1
 80009a6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009a8:	2300      	movs	r3, #0
 80009aa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009ac:	2300      	movs	r3, #0
 80009ae:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80009b0:	f107 030c 	add.w	r3, r7, #12
 80009b4:	4619      	mov	r1, r3
 80009b6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80009ba:	f000 fe15 	bl	80015e8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80009be:	2200      	movs	r2, #0
 80009c0:	2100      	movs	r1, #0
 80009c2:	2028      	movs	r0, #40	; 0x28
 80009c4:	f000 fd1b 	bl	80013fe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80009c8:	2028      	movs	r0, #40	; 0x28
 80009ca:	f000 fd32 	bl	8001432 <HAL_NVIC_EnableIRQ>

}
 80009ce:	bf00      	nop
 80009d0:	3720      	adds	r7, #32
 80009d2:	46bd      	mov	sp, r7
 80009d4:	bd80      	pop	{r7, pc}
 80009d6:	bf00      	nop
 80009d8:	40021000 	.word	0x40021000
 80009dc:	48000800 	.word	0x48000800

080009e0 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback (UART_HandleTypeDef * huart){
 80009e0:	b580      	push	{r7, lr}
 80009e2:	b082      	sub	sp, #8
 80009e4:	af00      	add	r7, sp, #0
 80009e6:	6078      	str	r0, [r7, #4]
	uartRxReceived = 1;
 80009e8:	4b05      	ldr	r3, [pc, #20]	; (8000a00 <HAL_UART_RxCpltCallback+0x20>)
 80009ea:	2201      	movs	r2, #1
 80009ec:	601a      	str	r2, [r3, #0]
	HAL_UART_Receive_IT(&huart2, uartRxBuffer, UART_RX_BUFFER_SIZE);
 80009ee:	2201      	movs	r2, #1
 80009f0:	4904      	ldr	r1, [pc, #16]	; (8000a04 <HAL_UART_RxCpltCallback+0x24>)
 80009f2:	4805      	ldr	r0, [pc, #20]	; (8000a08 <HAL_UART_RxCpltCallback+0x28>)
 80009f4:	f003 fb8a 	bl	800410c <HAL_UART_Receive_IT>
}
 80009f8:	bf00      	nop
 80009fa:	3708      	adds	r7, #8
 80009fc:	46bd      	mov	sp, r7
 80009fe:	bd80      	pop	{r7, pc}
 8000a00:	20000238 	.word	0x20000238
 8000a04:	2000023c 	.word	0x2000023c
 8000a08:	200001a8 	.word	0x200001a8

08000a0c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a0c:	b480      	push	{r7}
 8000a0e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a10:	b672      	cpsid	i
}
 8000a12:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a14:	e7fe      	b.n	8000a14 <Error_Handler+0x8>
	...

08000a18 <shell_start>:
static int 			idx_cmd;
static char* 		argv[MAX_ARGS];
static int		 	argc = 0;
static char*		token;

void shell_start(void) {
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	af00      	add	r7, sp, #0
	memset(argv,NULL,MAX_ARGS*sizeof(char*));
 8000a1c:	2224      	movs	r2, #36	; 0x24
 8000a1e:	2100      	movs	r1, #0
 8000a20:	4813      	ldr	r0, [pc, #76]	; (8000a70 <shell_start+0x58>)
 8000a22:	f005 fb2d 	bl	8006080 <memset>
	memset(cmdBuffer,NULL,CMD_BUFFER_SIZE*sizeof(char));
 8000a26:	2240      	movs	r2, #64	; 0x40
 8000a28:	2100      	movs	r1, #0
 8000a2a:	4812      	ldr	r0, [pc, #72]	; (8000a74 <shell_start+0x5c>)
 8000a2c:	f005 fb28 	bl	8006080 <memset>
 8000a30:	4b11      	ldr	r3, [pc, #68]	; (8000a78 <shell_start+0x60>)
 8000a32:	2200      	movs	r2, #0
 8000a34:	701a      	strb	r2, [r3, #0]
	memset(uartRxBuffer,NULL,UART_RX_BUFFER_SIZE*sizeof(char));
	memset(uartTxBuffer,NULL,UART_TX_BUFFER_SIZE*sizeof(char));
 8000a36:	2240      	movs	r2, #64	; 0x40
 8000a38:	2100      	movs	r1, #0
 8000a3a:	4810      	ldr	r0, [pc, #64]	; (8000a7c <shell_start+0x64>)
 8000a3c:	f005 fb20 	bl	8006080 <memset>

	HAL_UART_Receive_IT(&huart2, uartRxBuffer, UART_RX_BUFFER_SIZE);
 8000a40:	2201      	movs	r2, #1
 8000a42:	490d      	ldr	r1, [pc, #52]	; (8000a78 <shell_start+0x60>)
 8000a44:	480e      	ldr	r0, [pc, #56]	; (8000a80 <shell_start+0x68>)
 8000a46:	f003 fb61 	bl	800410c <HAL_UART_Receive_IT>
	HAL_Delay(10);
 8000a4a:	200a      	movs	r0, #10
 8000a4c:	f000 fbda 	bl	8001204 <HAL_Delay>
	HAL_UART_Transmit(&huart2, started, sizeof(started), HAL_MAX_DELAY);
 8000a50:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000a54:	2266      	movs	r2, #102	; 0x66
 8000a56:	490b      	ldr	r1, [pc, #44]	; (8000a84 <shell_start+0x6c>)
 8000a58:	4809      	ldr	r0, [pc, #36]	; (8000a80 <shell_start+0x68>)
 8000a5a:	f003 fac0 	bl	8003fde <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart2, prompt, sizeof(prompt), HAL_MAX_DELAY);
 8000a5e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000a62:	2218      	movs	r2, #24
 8000a64:	4908      	ldr	r1, [pc, #32]	; (8000a88 <shell_start+0x70>)
 8000a66:	4806      	ldr	r0, [pc, #24]	; (8000a80 <shell_start+0x68>)
 8000a68:	f003 fab9 	bl	8003fde <HAL_UART_Transmit>
}
 8000a6c:	bf00      	nop
 8000a6e:	bd80      	pop	{r7, pc}
 8000a70:	200002cc 	.word	0x200002cc
 8000a74:	20000284 	.word	0x20000284
 8000a78:	2000023c 	.word	0x2000023c
 8000a7c:	20000240 	.word	0x20000240
 8000a80:	200001a8 	.word	0x200001a8
 8000a84:	20000018 	.word	0x20000018
 8000a88:	20000000 	.word	0x20000000

08000a8c <shell_process>:

void shell_process(void) {
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	af00      	add	r7, sp, #0
	switch(uartRxBuffer[0]){
 8000a90:	4b30      	ldr	r3, [pc, #192]	; (8000b54 <shell_process+0xc8>)
 8000a92:	781b      	ldrb	r3, [r3, #0]
 8000a94:	2b0d      	cmp	r3, #13
 8000a96:	d002      	beq.n	8000a9e <shell_process+0x12>
 8000a98:	2b7f      	cmp	r3, #127	; 0x7f
 8000a9a:	d035      	beq.n	8000b08 <shell_process+0x7c>
 8000a9c:	e044      	b.n	8000b28 <shell_process+0x9c>
		// Nouvelle ligne, instruction à traiter
		case ASCII_CR:
		  HAL_UART_Transmit(&huart2, newline, sizeof(newline), HAL_MAX_DELAY);
 8000a9e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000aa2:	2203      	movs	r2, #3
 8000aa4:	492c      	ldr	r1, [pc, #176]	; (8000b58 <shell_process+0xcc>)
 8000aa6:	482d      	ldr	r0, [pc, #180]	; (8000b5c <shell_process+0xd0>)
 8000aa8:	f003 fa99 	bl	8003fde <HAL_UART_Transmit>
		  cmdBuffer[idx_cmd] = '\0';
 8000aac:	4b2c      	ldr	r3, [pc, #176]	; (8000b60 <shell_process+0xd4>)
 8000aae:	681b      	ldr	r3, [r3, #0]
 8000ab0:	4a2c      	ldr	r2, [pc, #176]	; (8000b64 <shell_process+0xd8>)
 8000ab2:	2100      	movs	r1, #0
 8000ab4:	54d1      	strb	r1, [r2, r3]
		  argc = 0;
 8000ab6:	4b2c      	ldr	r3, [pc, #176]	; (8000b68 <shell_process+0xdc>)
 8000ab8:	2200      	movs	r2, #0
 8000aba:	601a      	str	r2, [r3, #0]
		  token = strtok(cmdBuffer, " ");
 8000abc:	492b      	ldr	r1, [pc, #172]	; (8000b6c <shell_process+0xe0>)
 8000abe:	4829      	ldr	r0, [pc, #164]	; (8000b64 <shell_process+0xd8>)
 8000ac0:	f005 fb06 	bl	80060d0 <strtok>
 8000ac4:	4603      	mov	r3, r0
 8000ac6:	461a      	mov	r2, r3
 8000ac8:	4b29      	ldr	r3, [pc, #164]	; (8000b70 <shell_process+0xe4>)
 8000aca:	601a      	str	r2, [r3, #0]
		  while(token!=NULL){
 8000acc:	e011      	b.n	8000af2 <shell_process+0x66>
			  argv[argc++] = token;
 8000ace:	4b26      	ldr	r3, [pc, #152]	; (8000b68 <shell_process+0xdc>)
 8000ad0:	681b      	ldr	r3, [r3, #0]
 8000ad2:	1c5a      	adds	r2, r3, #1
 8000ad4:	4924      	ldr	r1, [pc, #144]	; (8000b68 <shell_process+0xdc>)
 8000ad6:	600a      	str	r2, [r1, #0]
 8000ad8:	4a25      	ldr	r2, [pc, #148]	; (8000b70 <shell_process+0xe4>)
 8000ada:	6812      	ldr	r2, [r2, #0]
 8000adc:	4925      	ldr	r1, [pc, #148]	; (8000b74 <shell_process+0xe8>)
 8000ade:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			  token = strtok(NULL, " ");
 8000ae2:	4922      	ldr	r1, [pc, #136]	; (8000b6c <shell_process+0xe0>)
 8000ae4:	2000      	movs	r0, #0
 8000ae6:	f005 faf3 	bl	80060d0 <strtok>
 8000aea:	4603      	mov	r3, r0
 8000aec:	461a      	mov	r2, r3
 8000aee:	4b20      	ldr	r3, [pc, #128]	; (8000b70 <shell_process+0xe4>)
 8000af0:	601a      	str	r2, [r3, #0]
		  while(token!=NULL){
 8000af2:	4b1f      	ldr	r3, [pc, #124]	; (8000b70 <shell_process+0xe4>)
 8000af4:	681b      	ldr	r3, [r3, #0]
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	d1e9      	bne.n	8000ace <shell_process+0x42>
		  }

		  idx_cmd = 0;
 8000afa:	4b19      	ldr	r3, [pc, #100]	; (8000b60 <shell_process+0xd4>)
 8000afc:	2200      	movs	r2, #0
 8000afe:	601a      	str	r2, [r3, #0]
		  cmd_ready = 1;
 8000b00:	4b1d      	ldr	r3, [pc, #116]	; (8000b78 <shell_process+0xec>)
 8000b02:	2201      	movs	r2, #1
 8000b04:	601a      	str	r2, [r3, #0]
		  break;
 8000b06:	e01f      	b.n	8000b48 <shell_process+0xbc>
		// Suppression du dernier caractère
		case ASCII_DEL:
		  cmdBuffer[idx_cmd--] = '\0';
 8000b08:	4b15      	ldr	r3, [pc, #84]	; (8000b60 <shell_process+0xd4>)
 8000b0a:	681b      	ldr	r3, [r3, #0]
 8000b0c:	1e5a      	subs	r2, r3, #1
 8000b0e:	4914      	ldr	r1, [pc, #80]	; (8000b60 <shell_process+0xd4>)
 8000b10:	600a      	str	r2, [r1, #0]
 8000b12:	4a14      	ldr	r2, [pc, #80]	; (8000b64 <shell_process+0xd8>)
 8000b14:	2100      	movs	r1, #0
 8000b16:	54d1      	strb	r1, [r2, r3]
		  HAL_UART_Transmit(&huart2, uartRxBuffer, UART_RX_BUFFER_SIZE, HAL_MAX_DELAY);
 8000b18:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000b1c:	2201      	movs	r2, #1
 8000b1e:	490d      	ldr	r1, [pc, #52]	; (8000b54 <shell_process+0xc8>)
 8000b20:	480e      	ldr	r0, [pc, #56]	; (8000b5c <shell_process+0xd0>)
 8000b22:	f003 fa5c 	bl	8003fde <HAL_UART_Transmit>
		  break;
 8000b26:	e00f      	b.n	8000b48 <shell_process+0xbc>
		// Nouveau caractère
		default:
		  cmdBuffer[idx_cmd++] = uartRxBuffer[0];
 8000b28:	4b0d      	ldr	r3, [pc, #52]	; (8000b60 <shell_process+0xd4>)
 8000b2a:	681b      	ldr	r3, [r3, #0]
 8000b2c:	1c5a      	adds	r2, r3, #1
 8000b2e:	490c      	ldr	r1, [pc, #48]	; (8000b60 <shell_process+0xd4>)
 8000b30:	600a      	str	r2, [r1, #0]
 8000b32:	4a08      	ldr	r2, [pc, #32]	; (8000b54 <shell_process+0xc8>)
 8000b34:	7811      	ldrb	r1, [r2, #0]
 8000b36:	4a0b      	ldr	r2, [pc, #44]	; (8000b64 <shell_process+0xd8>)
 8000b38:	54d1      	strb	r1, [r2, r3]
		  HAL_UART_Transmit(&huart2, uartRxBuffer, UART_RX_BUFFER_SIZE, HAL_MAX_DELAY);
 8000b3a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000b3e:	2201      	movs	r2, #1
 8000b40:	4904      	ldr	r1, [pc, #16]	; (8000b54 <shell_process+0xc8>)
 8000b42:	4806      	ldr	r0, [pc, #24]	; (8000b5c <shell_process+0xd0>)
 8000b44:	f003 fa4b 	bl	8003fde <HAL_UART_Transmit>
		}
		uartRxReceived = 0;
 8000b48:	4b0c      	ldr	r3, [pc, #48]	; (8000b7c <shell_process+0xf0>)
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	601a      	str	r2, [r3, #0]
}
 8000b4e:	bf00      	nop
 8000b50:	bd80      	pop	{r7, pc}
 8000b52:	bf00      	nop
 8000b54:	2000023c 	.word	0x2000023c
 8000b58:	20000080 	.word	0x20000080
 8000b5c:	200001a8 	.word	0x200001a8
 8000b60:	200002c8 	.word	0x200002c8
 8000b64:	20000284 	.word	0x20000284
 8000b68:	200002f0 	.word	0x200002f0
 8000b6c:	080075e4 	.word	0x080075e4
 8000b70:	200002f4 	.word	0x200002f4
 8000b74:	200002cc 	.word	0x200002cc
 8000b78:	20000280 	.word	0x20000280
 8000b7c:	20000238 	.word	0x20000238

08000b80 <shell_execute>:

void shell_execute(void) {
 8000b80:	b580      	push	{r7, lr}
 8000b82:	b084      	sub	sp, #16
 8000b84:	af02      	add	r7, sp, #8
	if(strcmp(argv[0],com[0])==0)
 8000b86:	4b4d      	ldr	r3, [pc, #308]	; (8000cbc <shell_execute+0x13c>)
 8000b88:	681b      	ldr	r3, [r3, #0]
 8000b8a:	4a4d      	ldr	r2, [pc, #308]	; (8000cc0 <shell_execute+0x140>)
 8000b8c:	6812      	ldr	r2, [r2, #0]
 8000b8e:	4611      	mov	r1, r2
 8000b90:	4618      	mov	r0, r3
 8000b92:	f7ff fb45 	bl	8000220 <strcmp>
 8000b96:	4603      	mov	r3, r0
 8000b98:	2b00      	cmp	r3, #0
 8000b9a:	d117      	bne.n	8000bcc <shell_execute+0x4c>
	{
	  sprintf(uartTxBuffer,"Commands :\r\n%s\r\n%s\r\n%s\r\n%s\r\n", com[0], com[1], com[2], com[3]);
 8000b9c:	4b48      	ldr	r3, [pc, #288]	; (8000cc0 <shell_execute+0x140>)
 8000b9e:	6819      	ldr	r1, [r3, #0]
 8000ba0:	4b47      	ldr	r3, [pc, #284]	; (8000cc0 <shell_execute+0x140>)
 8000ba2:	6858      	ldr	r0, [r3, #4]
 8000ba4:	4b46      	ldr	r3, [pc, #280]	; (8000cc0 <shell_execute+0x140>)
 8000ba6:	689b      	ldr	r3, [r3, #8]
 8000ba8:	4a45      	ldr	r2, [pc, #276]	; (8000cc0 <shell_execute+0x140>)
 8000baa:	68d2      	ldr	r2, [r2, #12]
 8000bac:	9201      	str	r2, [sp, #4]
 8000bae:	9300      	str	r3, [sp, #0]
 8000bb0:	4603      	mov	r3, r0
 8000bb2:	460a      	mov	r2, r1
 8000bb4:	4943      	ldr	r1, [pc, #268]	; (8000cc4 <shell_execute+0x144>)
 8000bb6:	4844      	ldr	r0, [pc, #272]	; (8000cc8 <shell_execute+0x148>)
 8000bb8:	f005 fa6a 	bl	8006090 <siprintf>
	  HAL_UART_Transmit(&huart2, uartTxBuffer, UART_TX_BUFFER_SIZE, HAL_MAX_DELAY);
 8000bbc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000bc0:	2240      	movs	r2, #64	; 0x40
 8000bc2:	4941      	ldr	r1, [pc, #260]	; (8000cc8 <shell_execute+0x148>)
 8000bc4:	4841      	ldr	r0, [pc, #260]	; (8000ccc <shell_execute+0x14c>)
 8000bc6:	f003 fa0a 	bl	8003fde <HAL_UART_Transmit>
 8000bca:	e068      	b.n	8000c9e <shell_execute+0x11e>
	}
	else if(strcmp(argv[0],com[1])==0)
 8000bcc:	4b3b      	ldr	r3, [pc, #236]	; (8000cbc <shell_execute+0x13c>)
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	4a3b      	ldr	r2, [pc, #236]	; (8000cc0 <shell_execute+0x140>)
 8000bd2:	6852      	ldr	r2, [r2, #4]
 8000bd4:	4611      	mov	r1, r2
 8000bd6:	4618      	mov	r0, r3
 8000bd8:	f7ff fb22 	bl	8000220 <strcmp>
 8000bdc:	4603      	mov	r3, r0
 8000bde:	2b00      	cmp	r3, #0
 8000be0:	d11e      	bne.n	8000c20 <shell_execute+0xa0>
	{
	  for (int i = 0; i < 10; i++) {
 8000be2:	2300      	movs	r3, #0
 8000be4:	607b      	str	r3, [r7, #4]
 8000be6:	e017      	b.n	8000c18 <shell_execute+0x98>
		  size = sprintf(uartTxBuffer,"%s\r\n", pins[i]);
 8000be8:	4a39      	ldr	r2, [pc, #228]	; (8000cd0 <shell_execute+0x150>)
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000bf0:	461a      	mov	r2, r3
 8000bf2:	4938      	ldr	r1, [pc, #224]	; (8000cd4 <shell_execute+0x154>)
 8000bf4:	4834      	ldr	r0, [pc, #208]	; (8000cc8 <shell_execute+0x148>)
 8000bf6:	f005 fa4b 	bl	8006090 <siprintf>
 8000bfa:	4603      	mov	r3, r0
 8000bfc:	4a36      	ldr	r2, [pc, #216]	; (8000cd8 <shell_execute+0x158>)
 8000bfe:	6013      	str	r3, [r2, #0]
		  HAL_UART_Transmit(&huart2, uartTxBuffer, size, HAL_MAX_DELAY);
 8000c00:	4b35      	ldr	r3, [pc, #212]	; (8000cd8 <shell_execute+0x158>)
 8000c02:	681b      	ldr	r3, [r3, #0]
 8000c04:	b29a      	uxth	r2, r3
 8000c06:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000c0a:	492f      	ldr	r1, [pc, #188]	; (8000cc8 <shell_execute+0x148>)
 8000c0c:	482f      	ldr	r0, [pc, #188]	; (8000ccc <shell_execute+0x14c>)
 8000c0e:	f003 f9e6 	bl	8003fde <HAL_UART_Transmit>
	  for (int i = 0; i < 10; i++) {
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	3301      	adds	r3, #1
 8000c16:	607b      	str	r3, [r7, #4]
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	2b09      	cmp	r3, #9
 8000c1c:	dde4      	ble.n	8000be8 <shell_execute+0x68>
 8000c1e:	e03e      	b.n	8000c9e <shell_execute+0x11e>
	  }
	}
	else if(strcmp(argv[0],com[2])==0)
 8000c20:	4b26      	ldr	r3, [pc, #152]	; (8000cbc <shell_execute+0x13c>)
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	4a26      	ldr	r2, [pc, #152]	; (8000cc0 <shell_execute+0x140>)
 8000c26:	6892      	ldr	r2, [r2, #8]
 8000c28:	4611      	mov	r1, r2
 8000c2a:	4618      	mov	r0, r3
 8000c2c:	f7ff faf8 	bl	8000220 <strcmp>
 8000c30:	4603      	mov	r3, r0
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	d110      	bne.n	8000c58 <shell_execute+0xd8>
	{
	  size = sprintf(uartTxBuffer,"Motor ON\r\n");
 8000c36:	4929      	ldr	r1, [pc, #164]	; (8000cdc <shell_execute+0x15c>)
 8000c38:	4823      	ldr	r0, [pc, #140]	; (8000cc8 <shell_execute+0x148>)
 8000c3a:	f005 fa29 	bl	8006090 <siprintf>
 8000c3e:	4603      	mov	r3, r0
 8000c40:	4a25      	ldr	r2, [pc, #148]	; (8000cd8 <shell_execute+0x158>)
 8000c42:	6013      	str	r3, [r2, #0]
	  HAL_UART_Transmit(&huart2, uartTxBuffer, size, HAL_MAX_DELAY);
 8000c44:	4b24      	ldr	r3, [pc, #144]	; (8000cd8 <shell_execute+0x158>)
 8000c46:	681b      	ldr	r3, [r3, #0]
 8000c48:	b29a      	uxth	r2, r3
 8000c4a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000c4e:	491e      	ldr	r1, [pc, #120]	; (8000cc8 <shell_execute+0x148>)
 8000c50:	481e      	ldr	r0, [pc, #120]	; (8000ccc <shell_execute+0x14c>)
 8000c52:	f003 f9c4 	bl	8003fde <HAL_UART_Transmit>
 8000c56:	e022      	b.n	8000c9e <shell_execute+0x11e>
	}
	else if(strcmp(argv[0],com[3])==0)
 8000c58:	4b18      	ldr	r3, [pc, #96]	; (8000cbc <shell_execute+0x13c>)
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	4a18      	ldr	r2, [pc, #96]	; (8000cc0 <shell_execute+0x140>)
 8000c5e:	68d2      	ldr	r2, [r2, #12]
 8000c60:	4611      	mov	r1, r2
 8000c62:	4618      	mov	r0, r3
 8000c64:	f7ff fadc 	bl	8000220 <strcmp>
 8000c68:	4603      	mov	r3, r0
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	d110      	bne.n	8000c90 <shell_execute+0x110>
	{
	  size = sprintf(uartTxBuffer,"Motor OFF\r\n");
 8000c6e:	491c      	ldr	r1, [pc, #112]	; (8000ce0 <shell_execute+0x160>)
 8000c70:	4815      	ldr	r0, [pc, #84]	; (8000cc8 <shell_execute+0x148>)
 8000c72:	f005 fa0d 	bl	8006090 <siprintf>
 8000c76:	4603      	mov	r3, r0
 8000c78:	4a17      	ldr	r2, [pc, #92]	; (8000cd8 <shell_execute+0x158>)
 8000c7a:	6013      	str	r3, [r2, #0]
	  HAL_UART_Transmit(&huart2, uartTxBuffer, size, HAL_MAX_DELAY);
 8000c7c:	4b16      	ldr	r3, [pc, #88]	; (8000cd8 <shell_execute+0x158>)
 8000c7e:	681b      	ldr	r3, [r3, #0]
 8000c80:	b29a      	uxth	r2, r3
 8000c82:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000c86:	4910      	ldr	r1, [pc, #64]	; (8000cc8 <shell_execute+0x148>)
 8000c88:	4810      	ldr	r0, [pc, #64]	; (8000ccc <shell_execute+0x14c>)
 8000c8a:	f003 f9a8 	bl	8003fde <HAL_UART_Transmit>
 8000c8e:	e006      	b.n	8000c9e <shell_execute+0x11e>
	}
	else{
	  HAL_UART_Transmit(&huart2, cmdNotFound, sizeof(cmdNotFound), HAL_MAX_DELAY);
 8000c90:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000c94:	2214      	movs	r2, #20
 8000c96:	4913      	ldr	r1, [pc, #76]	; (8000ce4 <shell_execute+0x164>)
 8000c98:	480c      	ldr	r0, [pc, #48]	; (8000ccc <shell_execute+0x14c>)
 8000c9a:	f003 f9a0 	bl	8003fde <HAL_UART_Transmit>
	}
	HAL_UART_Transmit(&huart2, prompt, sizeof(prompt), HAL_MAX_DELAY);
 8000c9e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000ca2:	2218      	movs	r2, #24
 8000ca4:	4910      	ldr	r1, [pc, #64]	; (8000ce8 <shell_execute+0x168>)
 8000ca6:	4809      	ldr	r0, [pc, #36]	; (8000ccc <shell_execute+0x14c>)
 8000ca8:	f003 f999 	bl	8003fde <HAL_UART_Transmit>
	cmd_ready = 0;
 8000cac:	4b0f      	ldr	r3, [pc, #60]	; (8000cec <shell_execute+0x16c>)
 8000cae:	2200      	movs	r2, #0
 8000cb0:	601a      	str	r2, [r3, #0]
}
 8000cb2:	bf00      	nop
 8000cb4:	3708      	adds	r7, #8
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	bd80      	pop	{r7, pc}
 8000cba:	bf00      	nop
 8000cbc:	200002cc 	.word	0x200002cc
 8000cc0:	20000098 	.word	0x20000098
 8000cc4:	080075e8 	.word	0x080075e8
 8000cc8:	20000240 	.word	0x20000240
 8000ccc:	200001a8 	.word	0x200001a8
 8000cd0:	200000a8 	.word	0x200000a8
 8000cd4:	08007608 	.word	0x08007608
 8000cd8:	200002c4 	.word	0x200002c4
 8000cdc:	08007610 	.word	0x08007610
 8000ce0:	0800761c 	.word	0x0800761c
 8000ce4:	20000084 	.word	0x20000084
 8000ce8:	20000000 	.word	0x20000000
 8000cec:	20000280 	.word	0x20000280

08000cf0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	b082      	sub	sp, #8
 8000cf4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cf6:	4b0f      	ldr	r3, [pc, #60]	; (8000d34 <HAL_MspInit+0x44>)
 8000cf8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000cfa:	4a0e      	ldr	r2, [pc, #56]	; (8000d34 <HAL_MspInit+0x44>)
 8000cfc:	f043 0301 	orr.w	r3, r3, #1
 8000d00:	6613      	str	r3, [r2, #96]	; 0x60
 8000d02:	4b0c      	ldr	r3, [pc, #48]	; (8000d34 <HAL_MspInit+0x44>)
 8000d04:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000d06:	f003 0301 	and.w	r3, r3, #1
 8000d0a:	607b      	str	r3, [r7, #4]
 8000d0c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d0e:	4b09      	ldr	r3, [pc, #36]	; (8000d34 <HAL_MspInit+0x44>)
 8000d10:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000d12:	4a08      	ldr	r2, [pc, #32]	; (8000d34 <HAL_MspInit+0x44>)
 8000d14:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d18:	6593      	str	r3, [r2, #88]	; 0x58
 8000d1a:	4b06      	ldr	r3, [pc, #24]	; (8000d34 <HAL_MspInit+0x44>)
 8000d1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000d1e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d22:	603b      	str	r3, [r7, #0]
 8000d24:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000d26:	f000 fec1 	bl	8001aac <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d2a:	bf00      	nop
 8000d2c:	3708      	adds	r7, #8
 8000d2e:	46bd      	mov	sp, r7
 8000d30:	bd80      	pop	{r7, pc}
 8000d32:	bf00      	nop
 8000d34:	40021000 	.word	0x40021000

08000d38 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000d38:	b480      	push	{r7}
 8000d3a:	b085      	sub	sp, #20
 8000d3c:	af00      	add	r7, sp, #0
 8000d3e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	4a0a      	ldr	r2, [pc, #40]	; (8000d70 <HAL_TIM_Base_MspInit+0x38>)
 8000d46:	4293      	cmp	r3, r2
 8000d48:	d10b      	bne.n	8000d62 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000d4a:	4b0a      	ldr	r3, [pc, #40]	; (8000d74 <HAL_TIM_Base_MspInit+0x3c>)
 8000d4c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000d4e:	4a09      	ldr	r2, [pc, #36]	; (8000d74 <HAL_TIM_Base_MspInit+0x3c>)
 8000d50:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000d54:	6613      	str	r3, [r2, #96]	; 0x60
 8000d56:	4b07      	ldr	r3, [pc, #28]	; (8000d74 <HAL_TIM_Base_MspInit+0x3c>)
 8000d58:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000d5a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000d5e:	60fb      	str	r3, [r7, #12]
 8000d60:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8000d62:	bf00      	nop
 8000d64:	3714      	adds	r7, #20
 8000d66:	46bd      	mov	sp, r7
 8000d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d6c:	4770      	bx	lr
 8000d6e:	bf00      	nop
 8000d70:	40012c00 	.word	0x40012c00
 8000d74:	40021000 	.word	0x40021000

08000d78 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	b088      	sub	sp, #32
 8000d7c:	af00      	add	r7, sp, #0
 8000d7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d80:	f107 030c 	add.w	r3, r7, #12
 8000d84:	2200      	movs	r2, #0
 8000d86:	601a      	str	r2, [r3, #0]
 8000d88:	605a      	str	r2, [r3, #4]
 8000d8a:	609a      	str	r2, [r3, #8]
 8000d8c:	60da      	str	r2, [r3, #12]
 8000d8e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	4a12      	ldr	r2, [pc, #72]	; (8000de0 <HAL_TIM_MspPostInit+0x68>)
 8000d96:	4293      	cmp	r3, r2
 8000d98:	d11d      	bne.n	8000dd6 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d9a:	4b12      	ldr	r3, [pc, #72]	; (8000de4 <HAL_TIM_MspPostInit+0x6c>)
 8000d9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d9e:	4a11      	ldr	r2, [pc, #68]	; (8000de4 <HAL_TIM_MspPostInit+0x6c>)
 8000da0:	f043 0301 	orr.w	r3, r3, #1
 8000da4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000da6:	4b0f      	ldr	r3, [pc, #60]	; (8000de4 <HAL_TIM_MspPostInit+0x6c>)
 8000da8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000daa:	f003 0301 	and.w	r3, r3, #1
 8000dae:	60bb      	str	r3, [r7, #8]
 8000db0:	68bb      	ldr	r3, [r7, #8]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA11     ------> TIM1_CH1N
    PA12     ------> TIM1_CH2N
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_12;
 8000db2:	f44f 53d8 	mov.w	r3, #6912	; 0x1b00
 8000db6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000db8:	2302      	movs	r3, #2
 8000dba:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dbc:	2300      	movs	r3, #0
 8000dbe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8000dc4:	2306      	movs	r3, #6
 8000dc6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dc8:	f107 030c 	add.w	r3, r7, #12
 8000dcc:	4619      	mov	r1, r3
 8000dce:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000dd2:	f000 fc09 	bl	80015e8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8000dd6:	bf00      	nop
 8000dd8:	3720      	adds	r7, #32
 8000dda:	46bd      	mov	sp, r7
 8000ddc:	bd80      	pop	{r7, pc}
 8000dde:	bf00      	nop
 8000de0:	40012c00 	.word	0x40012c00
 8000de4:	40021000 	.word	0x40021000

08000de8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000de8:	b580      	push	{r7, lr}
 8000dea:	b09e      	sub	sp, #120	; 0x78
 8000dec:	af00      	add	r7, sp, #0
 8000dee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000df0:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8000df4:	2200      	movs	r2, #0
 8000df6:	601a      	str	r2, [r3, #0]
 8000df8:	605a      	str	r2, [r3, #4]
 8000dfa:	609a      	str	r2, [r3, #8]
 8000dfc:	60da      	str	r2, [r3, #12]
 8000dfe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000e00:	f107 0310 	add.w	r3, r7, #16
 8000e04:	2254      	movs	r2, #84	; 0x54
 8000e06:	2100      	movs	r1, #0
 8000e08:	4618      	mov	r0, r3
 8000e0a:	f005 f939 	bl	8006080 <memset>
  if(huart->Instance==USART2)
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	681b      	ldr	r3, [r3, #0]
 8000e12:	4a23      	ldr	r2, [pc, #140]	; (8000ea0 <HAL_UART_MspInit+0xb8>)
 8000e14:	4293      	cmp	r3, r2
 8000e16:	d13e      	bne.n	8000e96 <HAL_UART_MspInit+0xae>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000e18:	2302      	movs	r3, #2
 8000e1a:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000e1c:	2300      	movs	r3, #0
 8000e1e:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000e20:	f107 0310 	add.w	r3, r7, #16
 8000e24:	4618      	mov	r0, r3
 8000e26:	f001 fb85 	bl	8002534 <HAL_RCCEx_PeriphCLKConfig>
 8000e2a:	4603      	mov	r3, r0
 8000e2c:	2b00      	cmp	r3, #0
 8000e2e:	d001      	beq.n	8000e34 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000e30:	f7ff fdec 	bl	8000a0c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000e34:	4b1b      	ldr	r3, [pc, #108]	; (8000ea4 <HAL_UART_MspInit+0xbc>)
 8000e36:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000e38:	4a1a      	ldr	r2, [pc, #104]	; (8000ea4 <HAL_UART_MspInit+0xbc>)
 8000e3a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e3e:	6593      	str	r3, [r2, #88]	; 0x58
 8000e40:	4b18      	ldr	r3, [pc, #96]	; (8000ea4 <HAL_UART_MspInit+0xbc>)
 8000e42:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000e44:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e48:	60fb      	str	r3, [r7, #12]
 8000e4a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e4c:	4b15      	ldr	r3, [pc, #84]	; (8000ea4 <HAL_UART_MspInit+0xbc>)
 8000e4e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e50:	4a14      	ldr	r2, [pc, #80]	; (8000ea4 <HAL_UART_MspInit+0xbc>)
 8000e52:	f043 0301 	orr.w	r3, r3, #1
 8000e56:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000e58:	4b12      	ldr	r3, [pc, #72]	; (8000ea4 <HAL_UART_MspInit+0xbc>)
 8000e5a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e5c:	f003 0301 	and.w	r3, r3, #1
 8000e60:	60bb      	str	r3, [r7, #8]
 8000e62:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000e64:	230c      	movs	r3, #12
 8000e66:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e68:	2302      	movs	r3, #2
 8000e6a:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e6c:	2300      	movs	r3, #0
 8000e6e:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e70:	2300      	movs	r3, #0
 8000e72:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000e74:	2307      	movs	r3, #7
 8000e76:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e78:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8000e7c:	4619      	mov	r1, r3
 8000e7e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e82:	f000 fbb1 	bl	80015e8 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000e86:	2200      	movs	r2, #0
 8000e88:	2100      	movs	r1, #0
 8000e8a:	2026      	movs	r0, #38	; 0x26
 8000e8c:	f000 fab7 	bl	80013fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000e90:	2026      	movs	r0, #38	; 0x26
 8000e92:	f000 face 	bl	8001432 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000e96:	bf00      	nop
 8000e98:	3778      	adds	r7, #120	; 0x78
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	bd80      	pop	{r7, pc}
 8000e9e:	bf00      	nop
 8000ea0:	40004400 	.word	0x40004400
 8000ea4:	40021000 	.word	0x40021000

08000ea8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ea8:	b480      	push	{r7}
 8000eaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000eac:	e7fe      	b.n	8000eac <NMI_Handler+0x4>

08000eae <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000eae:	b480      	push	{r7}
 8000eb0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000eb2:	e7fe      	b.n	8000eb2 <HardFault_Handler+0x4>

08000eb4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000eb4:	b480      	push	{r7}
 8000eb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000eb8:	e7fe      	b.n	8000eb8 <MemManage_Handler+0x4>

08000eba <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000eba:	b480      	push	{r7}
 8000ebc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ebe:	e7fe      	b.n	8000ebe <BusFault_Handler+0x4>

08000ec0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ec0:	b480      	push	{r7}
 8000ec2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ec4:	e7fe      	b.n	8000ec4 <UsageFault_Handler+0x4>

08000ec6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ec6:	b480      	push	{r7}
 8000ec8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000eca:	bf00      	nop
 8000ecc:	46bd      	mov	sp, r7
 8000ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed2:	4770      	bx	lr

08000ed4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ed4:	b480      	push	{r7}
 8000ed6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ed8:	bf00      	nop
 8000eda:	46bd      	mov	sp, r7
 8000edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee0:	4770      	bx	lr

08000ee2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ee2:	b480      	push	{r7}
 8000ee4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ee6:	bf00      	nop
 8000ee8:	46bd      	mov	sp, r7
 8000eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eee:	4770      	bx	lr

08000ef0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ef4:	f000 f968 	bl	80011c8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ef8:	bf00      	nop
 8000efa:	bd80      	pop	{r7, pc}

08000efc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000f00:	4802      	ldr	r0, [pc, #8]	; (8000f0c <USART2_IRQHandler+0x10>)
 8000f02:	f003 f959 	bl	80041b8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000f06:	bf00      	nop
 8000f08:	bd80      	pop	{r7, pc}
 8000f0a:	bf00      	nop
 8000f0c:	200001a8 	.word	0x200001a8

08000f10 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8000f14:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000f18:	f000 fd00 	bl	800191c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000f1c:	bf00      	nop
 8000f1e:	bd80      	pop	{r7, pc}

08000f20 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000f20:	b480      	push	{r7}
 8000f22:	af00      	add	r7, sp, #0
	return 1;
 8000f24:	2301      	movs	r3, #1
}
 8000f26:	4618      	mov	r0, r3
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f2e:	4770      	bx	lr

08000f30 <_kill>:

int _kill(int pid, int sig)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b082      	sub	sp, #8
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	6078      	str	r0, [r7, #4]
 8000f38:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8000f3a:	f005 f877 	bl	800602c <__errno>
 8000f3e:	4603      	mov	r3, r0
 8000f40:	2216      	movs	r2, #22
 8000f42:	601a      	str	r2, [r3, #0]
	return -1;
 8000f44:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000f48:	4618      	mov	r0, r3
 8000f4a:	3708      	adds	r7, #8
 8000f4c:	46bd      	mov	sp, r7
 8000f4e:	bd80      	pop	{r7, pc}

08000f50 <_exit>:

void _exit (int status)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b082      	sub	sp, #8
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8000f58:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000f5c:	6878      	ldr	r0, [r7, #4]
 8000f5e:	f7ff ffe7 	bl	8000f30 <_kill>
	while (1) {}		/* Make sure we hang here */
 8000f62:	e7fe      	b.n	8000f62 <_exit+0x12>

08000f64 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	b086      	sub	sp, #24
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	60f8      	str	r0, [r7, #12]
 8000f6c:	60b9      	str	r1, [r7, #8]
 8000f6e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f70:	2300      	movs	r3, #0
 8000f72:	617b      	str	r3, [r7, #20]
 8000f74:	e00a      	b.n	8000f8c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000f76:	f3af 8000 	nop.w
 8000f7a:	4601      	mov	r1, r0
 8000f7c:	68bb      	ldr	r3, [r7, #8]
 8000f7e:	1c5a      	adds	r2, r3, #1
 8000f80:	60ba      	str	r2, [r7, #8]
 8000f82:	b2ca      	uxtb	r2, r1
 8000f84:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f86:	697b      	ldr	r3, [r7, #20]
 8000f88:	3301      	adds	r3, #1
 8000f8a:	617b      	str	r3, [r7, #20]
 8000f8c:	697a      	ldr	r2, [r7, #20]
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	429a      	cmp	r2, r3
 8000f92:	dbf0      	blt.n	8000f76 <_read+0x12>
	}

return len;
 8000f94:	687b      	ldr	r3, [r7, #4]
}
 8000f96:	4618      	mov	r0, r3
 8000f98:	3718      	adds	r7, #24
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	bd80      	pop	{r7, pc}

08000f9e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000f9e:	b580      	push	{r7, lr}
 8000fa0:	b086      	sub	sp, #24
 8000fa2:	af00      	add	r7, sp, #0
 8000fa4:	60f8      	str	r0, [r7, #12]
 8000fa6:	60b9      	str	r1, [r7, #8]
 8000fa8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000faa:	2300      	movs	r3, #0
 8000fac:	617b      	str	r3, [r7, #20]
 8000fae:	e009      	b.n	8000fc4 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000fb0:	68bb      	ldr	r3, [r7, #8]
 8000fb2:	1c5a      	adds	r2, r3, #1
 8000fb4:	60ba      	str	r2, [r7, #8]
 8000fb6:	781b      	ldrb	r3, [r3, #0]
 8000fb8:	4618      	mov	r0, r3
 8000fba:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000fbe:	697b      	ldr	r3, [r7, #20]
 8000fc0:	3301      	adds	r3, #1
 8000fc2:	617b      	str	r3, [r7, #20]
 8000fc4:	697a      	ldr	r2, [r7, #20]
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	429a      	cmp	r2, r3
 8000fca:	dbf1      	blt.n	8000fb0 <_write+0x12>
	}
	return len;
 8000fcc:	687b      	ldr	r3, [r7, #4]
}
 8000fce:	4618      	mov	r0, r3
 8000fd0:	3718      	adds	r7, #24
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	bd80      	pop	{r7, pc}

08000fd6 <_close>:

int _close(int file)
{
 8000fd6:	b480      	push	{r7}
 8000fd8:	b083      	sub	sp, #12
 8000fda:	af00      	add	r7, sp, #0
 8000fdc:	6078      	str	r0, [r7, #4]
	return -1;
 8000fde:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000fe2:	4618      	mov	r0, r3
 8000fe4:	370c      	adds	r7, #12
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fec:	4770      	bx	lr

08000fee <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000fee:	b480      	push	{r7}
 8000ff0:	b083      	sub	sp, #12
 8000ff2:	af00      	add	r7, sp, #0
 8000ff4:	6078      	str	r0, [r7, #4]
 8000ff6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000ff8:	683b      	ldr	r3, [r7, #0]
 8000ffa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000ffe:	605a      	str	r2, [r3, #4]
	return 0;
 8001000:	2300      	movs	r3, #0
}
 8001002:	4618      	mov	r0, r3
 8001004:	370c      	adds	r7, #12
 8001006:	46bd      	mov	sp, r7
 8001008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100c:	4770      	bx	lr

0800100e <_isatty>:

int _isatty(int file)
{
 800100e:	b480      	push	{r7}
 8001010:	b083      	sub	sp, #12
 8001012:	af00      	add	r7, sp, #0
 8001014:	6078      	str	r0, [r7, #4]
	return 1;
 8001016:	2301      	movs	r3, #1
}
 8001018:	4618      	mov	r0, r3
 800101a:	370c      	adds	r7, #12
 800101c:	46bd      	mov	sp, r7
 800101e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001022:	4770      	bx	lr

08001024 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001024:	b480      	push	{r7}
 8001026:	b085      	sub	sp, #20
 8001028:	af00      	add	r7, sp, #0
 800102a:	60f8      	str	r0, [r7, #12]
 800102c:	60b9      	str	r1, [r7, #8]
 800102e:	607a      	str	r2, [r7, #4]
	return 0;
 8001030:	2300      	movs	r3, #0
}
 8001032:	4618      	mov	r0, r3
 8001034:	3714      	adds	r7, #20
 8001036:	46bd      	mov	sp, r7
 8001038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103c:	4770      	bx	lr
	...

08001040 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b086      	sub	sp, #24
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001048:	4a14      	ldr	r2, [pc, #80]	; (800109c <_sbrk+0x5c>)
 800104a:	4b15      	ldr	r3, [pc, #84]	; (80010a0 <_sbrk+0x60>)
 800104c:	1ad3      	subs	r3, r2, r3
 800104e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001050:	697b      	ldr	r3, [r7, #20]
 8001052:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001054:	4b13      	ldr	r3, [pc, #76]	; (80010a4 <_sbrk+0x64>)
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	2b00      	cmp	r3, #0
 800105a:	d102      	bne.n	8001062 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800105c:	4b11      	ldr	r3, [pc, #68]	; (80010a4 <_sbrk+0x64>)
 800105e:	4a12      	ldr	r2, [pc, #72]	; (80010a8 <_sbrk+0x68>)
 8001060:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001062:	4b10      	ldr	r3, [pc, #64]	; (80010a4 <_sbrk+0x64>)
 8001064:	681a      	ldr	r2, [r3, #0]
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	4413      	add	r3, r2
 800106a:	693a      	ldr	r2, [r7, #16]
 800106c:	429a      	cmp	r2, r3
 800106e:	d207      	bcs.n	8001080 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001070:	f004 ffdc 	bl	800602c <__errno>
 8001074:	4603      	mov	r3, r0
 8001076:	220c      	movs	r2, #12
 8001078:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800107a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800107e:	e009      	b.n	8001094 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001080:	4b08      	ldr	r3, [pc, #32]	; (80010a4 <_sbrk+0x64>)
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001086:	4b07      	ldr	r3, [pc, #28]	; (80010a4 <_sbrk+0x64>)
 8001088:	681a      	ldr	r2, [r3, #0]
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	4413      	add	r3, r2
 800108e:	4a05      	ldr	r2, [pc, #20]	; (80010a4 <_sbrk+0x64>)
 8001090:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001092:	68fb      	ldr	r3, [r7, #12]
}
 8001094:	4618      	mov	r0, r3
 8001096:	3718      	adds	r7, #24
 8001098:	46bd      	mov	sp, r7
 800109a:	bd80      	pop	{r7, pc}
 800109c:	20020000 	.word	0x20020000
 80010a0:	00000400 	.word	0x00000400
 80010a4:	200002f8 	.word	0x200002f8
 80010a8:	20000310 	.word	0x20000310

080010ac <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80010ac:	b480      	push	{r7}
 80010ae:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80010b0:	4b06      	ldr	r3, [pc, #24]	; (80010cc <SystemInit+0x20>)
 80010b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80010b6:	4a05      	ldr	r2, [pc, #20]	; (80010cc <SystemInit+0x20>)
 80010b8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80010bc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80010c0:	bf00      	nop
 80010c2:	46bd      	mov	sp, r7
 80010c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c8:	4770      	bx	lr
 80010ca:	bf00      	nop
 80010cc:	e000ed00 	.word	0xe000ed00

080010d0 <Reset_Handler>:
 80010d0:	480d      	ldr	r0, [pc, #52]	; (8001108 <LoopForever+0x2>)
 80010d2:	4685      	mov	sp, r0
 80010d4:	480d      	ldr	r0, [pc, #52]	; (800110c <LoopForever+0x6>)
 80010d6:	490e      	ldr	r1, [pc, #56]	; (8001110 <LoopForever+0xa>)
 80010d8:	4a0e      	ldr	r2, [pc, #56]	; (8001114 <LoopForever+0xe>)
 80010da:	2300      	movs	r3, #0
 80010dc:	e002      	b.n	80010e4 <LoopCopyDataInit>

080010de <CopyDataInit>:
 80010de:	58d4      	ldr	r4, [r2, r3]
 80010e0:	50c4      	str	r4, [r0, r3]
 80010e2:	3304      	adds	r3, #4

080010e4 <LoopCopyDataInit>:
 80010e4:	18c4      	adds	r4, r0, r3
 80010e6:	428c      	cmp	r4, r1
 80010e8:	d3f9      	bcc.n	80010de <CopyDataInit>
 80010ea:	4a0b      	ldr	r2, [pc, #44]	; (8001118 <LoopForever+0x12>)
 80010ec:	4c0b      	ldr	r4, [pc, #44]	; (800111c <LoopForever+0x16>)
 80010ee:	2300      	movs	r3, #0
 80010f0:	e001      	b.n	80010f6 <LoopFillZerobss>

080010f2 <FillZerobss>:
 80010f2:	6013      	str	r3, [r2, #0]
 80010f4:	3204      	adds	r2, #4

080010f6 <LoopFillZerobss>:
 80010f6:	42a2      	cmp	r2, r4
 80010f8:	d3fb      	bcc.n	80010f2 <FillZerobss>
 80010fa:	f7ff ffd7 	bl	80010ac <SystemInit>
 80010fe:	f004 ff9b 	bl	8006038 <__libc_init_array>
 8001102:	f7ff fa6f 	bl	80005e4 <main>

08001106 <LoopForever>:
 8001106:	e7fe      	b.n	8001106 <LoopForever>
 8001108:	20020000 	.word	0x20020000
 800110c:	20000000 	.word	0x20000000
 8001110:	20000140 	.word	0x20000140
 8001114:	080077c0 	.word	0x080077c0
 8001118:	20000140 	.word	0x20000140
 800111c:	20000310 	.word	0x20000310

08001120 <ADC1_2_IRQHandler>:
 8001120:	e7fe      	b.n	8001120 <ADC1_2_IRQHandler>

08001122 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001122:	b580      	push	{r7, lr}
 8001124:	b082      	sub	sp, #8
 8001126:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001128:	2300      	movs	r3, #0
 800112a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800112c:	2003      	movs	r0, #3
 800112e:	f000 f95b 	bl	80013e8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001132:	2000      	movs	r0, #0
 8001134:	f000 f80e 	bl	8001154 <HAL_InitTick>
 8001138:	4603      	mov	r3, r0
 800113a:	2b00      	cmp	r3, #0
 800113c:	d002      	beq.n	8001144 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800113e:	2301      	movs	r3, #1
 8001140:	71fb      	strb	r3, [r7, #7]
 8001142:	e001      	b.n	8001148 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001144:	f7ff fdd4 	bl	8000cf0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001148:	79fb      	ldrb	r3, [r7, #7]

}
 800114a:	4618      	mov	r0, r3
 800114c:	3708      	adds	r7, #8
 800114e:	46bd      	mov	sp, r7
 8001150:	bd80      	pop	{r7, pc}
	...

08001154 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	b084      	sub	sp, #16
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800115c:	2300      	movs	r3, #0
 800115e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001160:	4b16      	ldr	r3, [pc, #88]	; (80011bc <HAL_InitTick+0x68>)
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	2b00      	cmp	r3, #0
 8001166:	d022      	beq.n	80011ae <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001168:	4b15      	ldr	r3, [pc, #84]	; (80011c0 <HAL_InitTick+0x6c>)
 800116a:	681a      	ldr	r2, [r3, #0]
 800116c:	4b13      	ldr	r3, [pc, #76]	; (80011bc <HAL_InitTick+0x68>)
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001174:	fbb1 f3f3 	udiv	r3, r1, r3
 8001178:	fbb2 f3f3 	udiv	r3, r2, r3
 800117c:	4618      	mov	r0, r3
 800117e:	f000 f966 	bl	800144e <HAL_SYSTICK_Config>
 8001182:	4603      	mov	r3, r0
 8001184:	2b00      	cmp	r3, #0
 8001186:	d10f      	bne.n	80011a8 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	2b0f      	cmp	r3, #15
 800118c:	d809      	bhi.n	80011a2 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800118e:	2200      	movs	r2, #0
 8001190:	6879      	ldr	r1, [r7, #4]
 8001192:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001196:	f000 f932 	bl	80013fe <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800119a:	4a0a      	ldr	r2, [pc, #40]	; (80011c4 <HAL_InitTick+0x70>)
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	6013      	str	r3, [r2, #0]
 80011a0:	e007      	b.n	80011b2 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80011a2:	2301      	movs	r3, #1
 80011a4:	73fb      	strb	r3, [r7, #15]
 80011a6:	e004      	b.n	80011b2 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80011a8:	2301      	movs	r3, #1
 80011aa:	73fb      	strb	r3, [r7, #15]
 80011ac:	e001      	b.n	80011b2 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80011ae:	2301      	movs	r3, #1
 80011b0:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80011b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80011b4:	4618      	mov	r0, r3
 80011b6:	3710      	adds	r7, #16
 80011b8:	46bd      	mov	sp, r7
 80011ba:	bd80      	pop	{r7, pc}
 80011bc:	200000d8 	.word	0x200000d8
 80011c0:	200000d0 	.word	0x200000d0
 80011c4:	200000d4 	.word	0x200000d4

080011c8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80011c8:	b480      	push	{r7}
 80011ca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80011cc:	4b05      	ldr	r3, [pc, #20]	; (80011e4 <HAL_IncTick+0x1c>)
 80011ce:	681a      	ldr	r2, [r3, #0]
 80011d0:	4b05      	ldr	r3, [pc, #20]	; (80011e8 <HAL_IncTick+0x20>)
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	4413      	add	r3, r2
 80011d6:	4a03      	ldr	r2, [pc, #12]	; (80011e4 <HAL_IncTick+0x1c>)
 80011d8:	6013      	str	r3, [r2, #0]
}
 80011da:	bf00      	nop
 80011dc:	46bd      	mov	sp, r7
 80011de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e2:	4770      	bx	lr
 80011e4:	200002fc 	.word	0x200002fc
 80011e8:	200000d8 	.word	0x200000d8

080011ec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80011ec:	b480      	push	{r7}
 80011ee:	af00      	add	r7, sp, #0
  return uwTick;
 80011f0:	4b03      	ldr	r3, [pc, #12]	; (8001200 <HAL_GetTick+0x14>)
 80011f2:	681b      	ldr	r3, [r3, #0]
}
 80011f4:	4618      	mov	r0, r3
 80011f6:	46bd      	mov	sp, r7
 80011f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011fc:	4770      	bx	lr
 80011fe:	bf00      	nop
 8001200:	200002fc 	.word	0x200002fc

08001204 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	b084      	sub	sp, #16
 8001208:	af00      	add	r7, sp, #0
 800120a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800120c:	f7ff ffee 	bl	80011ec <HAL_GetTick>
 8001210:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001216:	68fb      	ldr	r3, [r7, #12]
 8001218:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800121c:	d004      	beq.n	8001228 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800121e:	4b09      	ldr	r3, [pc, #36]	; (8001244 <HAL_Delay+0x40>)
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	68fa      	ldr	r2, [r7, #12]
 8001224:	4413      	add	r3, r2
 8001226:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001228:	bf00      	nop
 800122a:	f7ff ffdf 	bl	80011ec <HAL_GetTick>
 800122e:	4602      	mov	r2, r0
 8001230:	68bb      	ldr	r3, [r7, #8]
 8001232:	1ad3      	subs	r3, r2, r3
 8001234:	68fa      	ldr	r2, [r7, #12]
 8001236:	429a      	cmp	r2, r3
 8001238:	d8f7      	bhi.n	800122a <HAL_Delay+0x26>
  {
  }
}
 800123a:	bf00      	nop
 800123c:	bf00      	nop
 800123e:	3710      	adds	r7, #16
 8001240:	46bd      	mov	sp, r7
 8001242:	bd80      	pop	{r7, pc}
 8001244:	200000d8 	.word	0x200000d8

08001248 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001248:	b480      	push	{r7}
 800124a:	b085      	sub	sp, #20
 800124c:	af00      	add	r7, sp, #0
 800124e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	f003 0307 	and.w	r3, r3, #7
 8001256:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001258:	4b0c      	ldr	r3, [pc, #48]	; (800128c <__NVIC_SetPriorityGrouping+0x44>)
 800125a:	68db      	ldr	r3, [r3, #12]
 800125c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800125e:	68ba      	ldr	r2, [r7, #8]
 8001260:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001264:	4013      	ands	r3, r2
 8001266:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001268:	68fb      	ldr	r3, [r7, #12]
 800126a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800126c:	68bb      	ldr	r3, [r7, #8]
 800126e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001270:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001274:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001278:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800127a:	4a04      	ldr	r2, [pc, #16]	; (800128c <__NVIC_SetPriorityGrouping+0x44>)
 800127c:	68bb      	ldr	r3, [r7, #8]
 800127e:	60d3      	str	r3, [r2, #12]
}
 8001280:	bf00      	nop
 8001282:	3714      	adds	r7, #20
 8001284:	46bd      	mov	sp, r7
 8001286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128a:	4770      	bx	lr
 800128c:	e000ed00 	.word	0xe000ed00

08001290 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001290:	b480      	push	{r7}
 8001292:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001294:	4b04      	ldr	r3, [pc, #16]	; (80012a8 <__NVIC_GetPriorityGrouping+0x18>)
 8001296:	68db      	ldr	r3, [r3, #12]
 8001298:	0a1b      	lsrs	r3, r3, #8
 800129a:	f003 0307 	and.w	r3, r3, #7
}
 800129e:	4618      	mov	r0, r3
 80012a0:	46bd      	mov	sp, r7
 80012a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a6:	4770      	bx	lr
 80012a8:	e000ed00 	.word	0xe000ed00

080012ac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80012ac:	b480      	push	{r7}
 80012ae:	b083      	sub	sp, #12
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	4603      	mov	r3, r0
 80012b4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80012b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	db0b      	blt.n	80012d6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80012be:	79fb      	ldrb	r3, [r7, #7]
 80012c0:	f003 021f 	and.w	r2, r3, #31
 80012c4:	4907      	ldr	r1, [pc, #28]	; (80012e4 <__NVIC_EnableIRQ+0x38>)
 80012c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012ca:	095b      	lsrs	r3, r3, #5
 80012cc:	2001      	movs	r0, #1
 80012ce:	fa00 f202 	lsl.w	r2, r0, r2
 80012d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80012d6:	bf00      	nop
 80012d8:	370c      	adds	r7, #12
 80012da:	46bd      	mov	sp, r7
 80012dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e0:	4770      	bx	lr
 80012e2:	bf00      	nop
 80012e4:	e000e100 	.word	0xe000e100

080012e8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80012e8:	b480      	push	{r7}
 80012ea:	b083      	sub	sp, #12
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	4603      	mov	r3, r0
 80012f0:	6039      	str	r1, [r7, #0]
 80012f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80012f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	db0a      	blt.n	8001312 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012fc:	683b      	ldr	r3, [r7, #0]
 80012fe:	b2da      	uxtb	r2, r3
 8001300:	490c      	ldr	r1, [pc, #48]	; (8001334 <__NVIC_SetPriority+0x4c>)
 8001302:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001306:	0112      	lsls	r2, r2, #4
 8001308:	b2d2      	uxtb	r2, r2
 800130a:	440b      	add	r3, r1
 800130c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001310:	e00a      	b.n	8001328 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001312:	683b      	ldr	r3, [r7, #0]
 8001314:	b2da      	uxtb	r2, r3
 8001316:	4908      	ldr	r1, [pc, #32]	; (8001338 <__NVIC_SetPriority+0x50>)
 8001318:	79fb      	ldrb	r3, [r7, #7]
 800131a:	f003 030f 	and.w	r3, r3, #15
 800131e:	3b04      	subs	r3, #4
 8001320:	0112      	lsls	r2, r2, #4
 8001322:	b2d2      	uxtb	r2, r2
 8001324:	440b      	add	r3, r1
 8001326:	761a      	strb	r2, [r3, #24]
}
 8001328:	bf00      	nop
 800132a:	370c      	adds	r7, #12
 800132c:	46bd      	mov	sp, r7
 800132e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001332:	4770      	bx	lr
 8001334:	e000e100 	.word	0xe000e100
 8001338:	e000ed00 	.word	0xe000ed00

0800133c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800133c:	b480      	push	{r7}
 800133e:	b089      	sub	sp, #36	; 0x24
 8001340:	af00      	add	r7, sp, #0
 8001342:	60f8      	str	r0, [r7, #12]
 8001344:	60b9      	str	r1, [r7, #8]
 8001346:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001348:	68fb      	ldr	r3, [r7, #12]
 800134a:	f003 0307 	and.w	r3, r3, #7
 800134e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001350:	69fb      	ldr	r3, [r7, #28]
 8001352:	f1c3 0307 	rsb	r3, r3, #7
 8001356:	2b04      	cmp	r3, #4
 8001358:	bf28      	it	cs
 800135a:	2304      	movcs	r3, #4
 800135c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800135e:	69fb      	ldr	r3, [r7, #28]
 8001360:	3304      	adds	r3, #4
 8001362:	2b06      	cmp	r3, #6
 8001364:	d902      	bls.n	800136c <NVIC_EncodePriority+0x30>
 8001366:	69fb      	ldr	r3, [r7, #28]
 8001368:	3b03      	subs	r3, #3
 800136a:	e000      	b.n	800136e <NVIC_EncodePriority+0x32>
 800136c:	2300      	movs	r3, #0
 800136e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001370:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001374:	69bb      	ldr	r3, [r7, #24]
 8001376:	fa02 f303 	lsl.w	r3, r2, r3
 800137a:	43da      	mvns	r2, r3
 800137c:	68bb      	ldr	r3, [r7, #8]
 800137e:	401a      	ands	r2, r3
 8001380:	697b      	ldr	r3, [r7, #20]
 8001382:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001384:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001388:	697b      	ldr	r3, [r7, #20]
 800138a:	fa01 f303 	lsl.w	r3, r1, r3
 800138e:	43d9      	mvns	r1, r3
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001394:	4313      	orrs	r3, r2
         );
}
 8001396:	4618      	mov	r0, r3
 8001398:	3724      	adds	r7, #36	; 0x24
 800139a:	46bd      	mov	sp, r7
 800139c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a0:	4770      	bx	lr
	...

080013a4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b082      	sub	sp, #8
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	3b01      	subs	r3, #1
 80013b0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80013b4:	d301      	bcc.n	80013ba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80013b6:	2301      	movs	r3, #1
 80013b8:	e00f      	b.n	80013da <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80013ba:	4a0a      	ldr	r2, [pc, #40]	; (80013e4 <SysTick_Config+0x40>)
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	3b01      	subs	r3, #1
 80013c0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80013c2:	210f      	movs	r1, #15
 80013c4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80013c8:	f7ff ff8e 	bl	80012e8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80013cc:	4b05      	ldr	r3, [pc, #20]	; (80013e4 <SysTick_Config+0x40>)
 80013ce:	2200      	movs	r2, #0
 80013d0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80013d2:	4b04      	ldr	r3, [pc, #16]	; (80013e4 <SysTick_Config+0x40>)
 80013d4:	2207      	movs	r2, #7
 80013d6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80013d8:	2300      	movs	r3, #0
}
 80013da:	4618      	mov	r0, r3
 80013dc:	3708      	adds	r7, #8
 80013de:	46bd      	mov	sp, r7
 80013e0:	bd80      	pop	{r7, pc}
 80013e2:	bf00      	nop
 80013e4:	e000e010 	.word	0xe000e010

080013e8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b082      	sub	sp, #8
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80013f0:	6878      	ldr	r0, [r7, #4]
 80013f2:	f7ff ff29 	bl	8001248 <__NVIC_SetPriorityGrouping>
}
 80013f6:	bf00      	nop
 80013f8:	3708      	adds	r7, #8
 80013fa:	46bd      	mov	sp, r7
 80013fc:	bd80      	pop	{r7, pc}

080013fe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80013fe:	b580      	push	{r7, lr}
 8001400:	b086      	sub	sp, #24
 8001402:	af00      	add	r7, sp, #0
 8001404:	4603      	mov	r3, r0
 8001406:	60b9      	str	r1, [r7, #8]
 8001408:	607a      	str	r2, [r7, #4]
 800140a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800140c:	f7ff ff40 	bl	8001290 <__NVIC_GetPriorityGrouping>
 8001410:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001412:	687a      	ldr	r2, [r7, #4]
 8001414:	68b9      	ldr	r1, [r7, #8]
 8001416:	6978      	ldr	r0, [r7, #20]
 8001418:	f7ff ff90 	bl	800133c <NVIC_EncodePriority>
 800141c:	4602      	mov	r2, r0
 800141e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001422:	4611      	mov	r1, r2
 8001424:	4618      	mov	r0, r3
 8001426:	f7ff ff5f 	bl	80012e8 <__NVIC_SetPriority>
}
 800142a:	bf00      	nop
 800142c:	3718      	adds	r7, #24
 800142e:	46bd      	mov	sp, r7
 8001430:	bd80      	pop	{r7, pc}

08001432 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001432:	b580      	push	{r7, lr}
 8001434:	b082      	sub	sp, #8
 8001436:	af00      	add	r7, sp, #0
 8001438:	4603      	mov	r3, r0
 800143a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800143c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001440:	4618      	mov	r0, r3
 8001442:	f7ff ff33 	bl	80012ac <__NVIC_EnableIRQ>
}
 8001446:	bf00      	nop
 8001448:	3708      	adds	r7, #8
 800144a:	46bd      	mov	sp, r7
 800144c:	bd80      	pop	{r7, pc}

0800144e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800144e:	b580      	push	{r7, lr}
 8001450:	b082      	sub	sp, #8
 8001452:	af00      	add	r7, sp, #0
 8001454:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001456:	6878      	ldr	r0, [r7, #4]
 8001458:	f7ff ffa4 	bl	80013a4 <SysTick_Config>
 800145c:	4603      	mov	r3, r0
}
 800145e:	4618      	mov	r0, r3
 8001460:	3708      	adds	r7, #8
 8001462:	46bd      	mov	sp, r7
 8001464:	bd80      	pop	{r7, pc}

08001466 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001466:	b480      	push	{r7}
 8001468:	b085      	sub	sp, #20
 800146a:	af00      	add	r7, sp, #0
 800146c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800146e:	2300      	movs	r3, #0
 8001470:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001478:	b2db      	uxtb	r3, r3
 800147a:	2b02      	cmp	r3, #2
 800147c:	d005      	beq.n	800148a <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	2204      	movs	r2, #4
 8001482:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8001484:	2301      	movs	r3, #1
 8001486:	73fb      	strb	r3, [r7, #15]
 8001488:	e037      	b.n	80014fa <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	681a      	ldr	r2, [r3, #0]
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	f022 020e 	bic.w	r2, r2, #14
 8001498:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800149e:	681a      	ldr	r2, [r3, #0]
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80014a4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80014a8:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	681a      	ldr	r2, [r3, #0]
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	f022 0201 	bic.w	r2, r2, #1
 80014b8:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014be:	f003 021f 	and.w	r2, r3, #31
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014c6:	2101      	movs	r1, #1
 80014c8:	fa01 f202 	lsl.w	r2, r1, r2
 80014cc:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014d2:	687a      	ldr	r2, [r7, #4]
 80014d4:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80014d6:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d00c      	beq.n	80014fa <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80014e4:	681a      	ldr	r2, [r3, #0]
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80014ea:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80014ee:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80014f4:	687a      	ldr	r2, [r7, #4]
 80014f6:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80014f8:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	2201      	movs	r2, #1
 80014fe:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	2200      	movs	r2, #0
 8001506:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
 800150a:	7bfb      	ldrb	r3, [r7, #15]
}
 800150c:	4618      	mov	r0, r3
 800150e:	3714      	adds	r7, #20
 8001510:	46bd      	mov	sp, r7
 8001512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001516:	4770      	bx	lr

08001518 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	b084      	sub	sp, #16
 800151c:	af00      	add	r7, sp, #0
 800151e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001520:	2300      	movs	r3, #0
 8001522:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800152a:	b2db      	uxtb	r3, r3
 800152c:	2b02      	cmp	r3, #2
 800152e:	d00d      	beq.n	800154c <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	2204      	movs	r2, #4
 8001534:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	2201      	movs	r2, #1
 800153a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	2200      	movs	r2, #0
 8001542:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    status = HAL_ERROR;
 8001546:	2301      	movs	r3, #1
 8001548:	73fb      	strb	r3, [r7, #15]
 800154a:	e047      	b.n	80015dc <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	681a      	ldr	r2, [r3, #0]
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	f022 020e 	bic.w	r2, r2, #14
 800155a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	681a      	ldr	r2, [r3, #0]
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	f022 0201 	bic.w	r2, r2, #1
 800156a:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001570:	681a      	ldr	r2, [r3, #0]
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001576:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800157a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001580:	f003 021f 	and.w	r2, r3, #31
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001588:	2101      	movs	r1, #1
 800158a:	fa01 f202 	lsl.w	r2, r1, r2
 800158e:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001594:	687a      	ldr	r2, [r7, #4]
 8001596:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8001598:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d00c      	beq.n	80015bc <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80015a6:	681a      	ldr	r2, [r3, #0]
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80015ac:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80015b0:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80015b6:	687a      	ldr	r2, [r7, #4]
 80015b8:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80015ba:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	2201      	movs	r2, #1
 80015c0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	2200      	movs	r2, #0
 80015c8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d003      	beq.n	80015dc <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80015d8:	6878      	ldr	r0, [r7, #4]
 80015da:	4798      	blx	r3
    }
  }
  return status;
 80015dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80015de:	4618      	mov	r0, r3
 80015e0:	3710      	adds	r7, #16
 80015e2:	46bd      	mov	sp, r7
 80015e4:	bd80      	pop	{r7, pc}
	...

080015e8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80015e8:	b480      	push	{r7}
 80015ea:	b087      	sub	sp, #28
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	6078      	str	r0, [r7, #4]
 80015f0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80015f2:	2300      	movs	r3, #0
 80015f4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80015f6:	e15a      	b.n	80018ae <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80015f8:	683b      	ldr	r3, [r7, #0]
 80015fa:	681a      	ldr	r2, [r3, #0]
 80015fc:	2101      	movs	r1, #1
 80015fe:	697b      	ldr	r3, [r7, #20]
 8001600:	fa01 f303 	lsl.w	r3, r1, r3
 8001604:	4013      	ands	r3, r2
 8001606:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001608:	68fb      	ldr	r3, [r7, #12]
 800160a:	2b00      	cmp	r3, #0
 800160c:	f000 814c 	beq.w	80018a8 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001610:	683b      	ldr	r3, [r7, #0]
 8001612:	685b      	ldr	r3, [r3, #4]
 8001614:	f003 0303 	and.w	r3, r3, #3
 8001618:	2b01      	cmp	r3, #1
 800161a:	d005      	beq.n	8001628 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800161c:	683b      	ldr	r3, [r7, #0]
 800161e:	685b      	ldr	r3, [r3, #4]
 8001620:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001624:	2b02      	cmp	r3, #2
 8001626:	d130      	bne.n	800168a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	689b      	ldr	r3, [r3, #8]
 800162c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800162e:	697b      	ldr	r3, [r7, #20]
 8001630:	005b      	lsls	r3, r3, #1
 8001632:	2203      	movs	r2, #3
 8001634:	fa02 f303 	lsl.w	r3, r2, r3
 8001638:	43db      	mvns	r3, r3
 800163a:	693a      	ldr	r2, [r7, #16]
 800163c:	4013      	ands	r3, r2
 800163e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001640:	683b      	ldr	r3, [r7, #0]
 8001642:	68da      	ldr	r2, [r3, #12]
 8001644:	697b      	ldr	r3, [r7, #20]
 8001646:	005b      	lsls	r3, r3, #1
 8001648:	fa02 f303 	lsl.w	r3, r2, r3
 800164c:	693a      	ldr	r2, [r7, #16]
 800164e:	4313      	orrs	r3, r2
 8001650:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	693a      	ldr	r2, [r7, #16]
 8001656:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	685b      	ldr	r3, [r3, #4]
 800165c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800165e:	2201      	movs	r2, #1
 8001660:	697b      	ldr	r3, [r7, #20]
 8001662:	fa02 f303 	lsl.w	r3, r2, r3
 8001666:	43db      	mvns	r3, r3
 8001668:	693a      	ldr	r2, [r7, #16]
 800166a:	4013      	ands	r3, r2
 800166c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800166e:	683b      	ldr	r3, [r7, #0]
 8001670:	685b      	ldr	r3, [r3, #4]
 8001672:	091b      	lsrs	r3, r3, #4
 8001674:	f003 0201 	and.w	r2, r3, #1
 8001678:	697b      	ldr	r3, [r7, #20]
 800167a:	fa02 f303 	lsl.w	r3, r2, r3
 800167e:	693a      	ldr	r2, [r7, #16]
 8001680:	4313      	orrs	r3, r2
 8001682:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	693a      	ldr	r2, [r7, #16]
 8001688:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800168a:	683b      	ldr	r3, [r7, #0]
 800168c:	685b      	ldr	r3, [r3, #4]
 800168e:	f003 0303 	and.w	r3, r3, #3
 8001692:	2b03      	cmp	r3, #3
 8001694:	d017      	beq.n	80016c6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	68db      	ldr	r3, [r3, #12]
 800169a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800169c:	697b      	ldr	r3, [r7, #20]
 800169e:	005b      	lsls	r3, r3, #1
 80016a0:	2203      	movs	r2, #3
 80016a2:	fa02 f303 	lsl.w	r3, r2, r3
 80016a6:	43db      	mvns	r3, r3
 80016a8:	693a      	ldr	r2, [r7, #16]
 80016aa:	4013      	ands	r3, r2
 80016ac:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80016ae:	683b      	ldr	r3, [r7, #0]
 80016b0:	689a      	ldr	r2, [r3, #8]
 80016b2:	697b      	ldr	r3, [r7, #20]
 80016b4:	005b      	lsls	r3, r3, #1
 80016b6:	fa02 f303 	lsl.w	r3, r2, r3
 80016ba:	693a      	ldr	r2, [r7, #16]
 80016bc:	4313      	orrs	r3, r2
 80016be:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	693a      	ldr	r2, [r7, #16]
 80016c4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80016c6:	683b      	ldr	r3, [r7, #0]
 80016c8:	685b      	ldr	r3, [r3, #4]
 80016ca:	f003 0303 	and.w	r3, r3, #3
 80016ce:	2b02      	cmp	r3, #2
 80016d0:	d123      	bne.n	800171a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80016d2:	697b      	ldr	r3, [r7, #20]
 80016d4:	08da      	lsrs	r2, r3, #3
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	3208      	adds	r2, #8
 80016da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80016de:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80016e0:	697b      	ldr	r3, [r7, #20]
 80016e2:	f003 0307 	and.w	r3, r3, #7
 80016e6:	009b      	lsls	r3, r3, #2
 80016e8:	220f      	movs	r2, #15
 80016ea:	fa02 f303 	lsl.w	r3, r2, r3
 80016ee:	43db      	mvns	r3, r3
 80016f0:	693a      	ldr	r2, [r7, #16]
 80016f2:	4013      	ands	r3, r2
 80016f4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80016f6:	683b      	ldr	r3, [r7, #0]
 80016f8:	691a      	ldr	r2, [r3, #16]
 80016fa:	697b      	ldr	r3, [r7, #20]
 80016fc:	f003 0307 	and.w	r3, r3, #7
 8001700:	009b      	lsls	r3, r3, #2
 8001702:	fa02 f303 	lsl.w	r3, r2, r3
 8001706:	693a      	ldr	r2, [r7, #16]
 8001708:	4313      	orrs	r3, r2
 800170a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800170c:	697b      	ldr	r3, [r7, #20]
 800170e:	08da      	lsrs	r2, r3, #3
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	3208      	adds	r2, #8
 8001714:	6939      	ldr	r1, [r7, #16]
 8001716:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001720:	697b      	ldr	r3, [r7, #20]
 8001722:	005b      	lsls	r3, r3, #1
 8001724:	2203      	movs	r2, #3
 8001726:	fa02 f303 	lsl.w	r3, r2, r3
 800172a:	43db      	mvns	r3, r3
 800172c:	693a      	ldr	r2, [r7, #16]
 800172e:	4013      	ands	r3, r2
 8001730:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001732:	683b      	ldr	r3, [r7, #0]
 8001734:	685b      	ldr	r3, [r3, #4]
 8001736:	f003 0203 	and.w	r2, r3, #3
 800173a:	697b      	ldr	r3, [r7, #20]
 800173c:	005b      	lsls	r3, r3, #1
 800173e:	fa02 f303 	lsl.w	r3, r2, r3
 8001742:	693a      	ldr	r2, [r7, #16]
 8001744:	4313      	orrs	r3, r2
 8001746:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	693a      	ldr	r2, [r7, #16]
 800174c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800174e:	683b      	ldr	r3, [r7, #0]
 8001750:	685b      	ldr	r3, [r3, #4]
 8001752:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001756:	2b00      	cmp	r3, #0
 8001758:	f000 80a6 	beq.w	80018a8 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800175c:	4b5b      	ldr	r3, [pc, #364]	; (80018cc <HAL_GPIO_Init+0x2e4>)
 800175e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001760:	4a5a      	ldr	r2, [pc, #360]	; (80018cc <HAL_GPIO_Init+0x2e4>)
 8001762:	f043 0301 	orr.w	r3, r3, #1
 8001766:	6613      	str	r3, [r2, #96]	; 0x60
 8001768:	4b58      	ldr	r3, [pc, #352]	; (80018cc <HAL_GPIO_Init+0x2e4>)
 800176a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800176c:	f003 0301 	and.w	r3, r3, #1
 8001770:	60bb      	str	r3, [r7, #8]
 8001772:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001774:	4a56      	ldr	r2, [pc, #344]	; (80018d0 <HAL_GPIO_Init+0x2e8>)
 8001776:	697b      	ldr	r3, [r7, #20]
 8001778:	089b      	lsrs	r3, r3, #2
 800177a:	3302      	adds	r3, #2
 800177c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001780:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001782:	697b      	ldr	r3, [r7, #20]
 8001784:	f003 0303 	and.w	r3, r3, #3
 8001788:	009b      	lsls	r3, r3, #2
 800178a:	220f      	movs	r2, #15
 800178c:	fa02 f303 	lsl.w	r3, r2, r3
 8001790:	43db      	mvns	r3, r3
 8001792:	693a      	ldr	r2, [r7, #16]
 8001794:	4013      	ands	r3, r2
 8001796:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800179e:	d01f      	beq.n	80017e0 <HAL_GPIO_Init+0x1f8>
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	4a4c      	ldr	r2, [pc, #304]	; (80018d4 <HAL_GPIO_Init+0x2ec>)
 80017a4:	4293      	cmp	r3, r2
 80017a6:	d019      	beq.n	80017dc <HAL_GPIO_Init+0x1f4>
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	4a4b      	ldr	r2, [pc, #300]	; (80018d8 <HAL_GPIO_Init+0x2f0>)
 80017ac:	4293      	cmp	r3, r2
 80017ae:	d013      	beq.n	80017d8 <HAL_GPIO_Init+0x1f0>
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	4a4a      	ldr	r2, [pc, #296]	; (80018dc <HAL_GPIO_Init+0x2f4>)
 80017b4:	4293      	cmp	r3, r2
 80017b6:	d00d      	beq.n	80017d4 <HAL_GPIO_Init+0x1ec>
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	4a49      	ldr	r2, [pc, #292]	; (80018e0 <HAL_GPIO_Init+0x2f8>)
 80017bc:	4293      	cmp	r3, r2
 80017be:	d007      	beq.n	80017d0 <HAL_GPIO_Init+0x1e8>
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	4a48      	ldr	r2, [pc, #288]	; (80018e4 <HAL_GPIO_Init+0x2fc>)
 80017c4:	4293      	cmp	r3, r2
 80017c6:	d101      	bne.n	80017cc <HAL_GPIO_Init+0x1e4>
 80017c8:	2305      	movs	r3, #5
 80017ca:	e00a      	b.n	80017e2 <HAL_GPIO_Init+0x1fa>
 80017cc:	2306      	movs	r3, #6
 80017ce:	e008      	b.n	80017e2 <HAL_GPIO_Init+0x1fa>
 80017d0:	2304      	movs	r3, #4
 80017d2:	e006      	b.n	80017e2 <HAL_GPIO_Init+0x1fa>
 80017d4:	2303      	movs	r3, #3
 80017d6:	e004      	b.n	80017e2 <HAL_GPIO_Init+0x1fa>
 80017d8:	2302      	movs	r3, #2
 80017da:	e002      	b.n	80017e2 <HAL_GPIO_Init+0x1fa>
 80017dc:	2301      	movs	r3, #1
 80017de:	e000      	b.n	80017e2 <HAL_GPIO_Init+0x1fa>
 80017e0:	2300      	movs	r3, #0
 80017e2:	697a      	ldr	r2, [r7, #20]
 80017e4:	f002 0203 	and.w	r2, r2, #3
 80017e8:	0092      	lsls	r2, r2, #2
 80017ea:	4093      	lsls	r3, r2
 80017ec:	693a      	ldr	r2, [r7, #16]
 80017ee:	4313      	orrs	r3, r2
 80017f0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80017f2:	4937      	ldr	r1, [pc, #220]	; (80018d0 <HAL_GPIO_Init+0x2e8>)
 80017f4:	697b      	ldr	r3, [r7, #20]
 80017f6:	089b      	lsrs	r3, r3, #2
 80017f8:	3302      	adds	r3, #2
 80017fa:	693a      	ldr	r2, [r7, #16]
 80017fc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001800:	4b39      	ldr	r3, [pc, #228]	; (80018e8 <HAL_GPIO_Init+0x300>)
 8001802:	689b      	ldr	r3, [r3, #8]
 8001804:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001806:	68fb      	ldr	r3, [r7, #12]
 8001808:	43db      	mvns	r3, r3
 800180a:	693a      	ldr	r2, [r7, #16]
 800180c:	4013      	ands	r3, r2
 800180e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001810:	683b      	ldr	r3, [r7, #0]
 8001812:	685b      	ldr	r3, [r3, #4]
 8001814:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001818:	2b00      	cmp	r3, #0
 800181a:	d003      	beq.n	8001824 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800181c:	693a      	ldr	r2, [r7, #16]
 800181e:	68fb      	ldr	r3, [r7, #12]
 8001820:	4313      	orrs	r3, r2
 8001822:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001824:	4a30      	ldr	r2, [pc, #192]	; (80018e8 <HAL_GPIO_Init+0x300>)
 8001826:	693b      	ldr	r3, [r7, #16]
 8001828:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800182a:	4b2f      	ldr	r3, [pc, #188]	; (80018e8 <HAL_GPIO_Init+0x300>)
 800182c:	68db      	ldr	r3, [r3, #12]
 800182e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001830:	68fb      	ldr	r3, [r7, #12]
 8001832:	43db      	mvns	r3, r3
 8001834:	693a      	ldr	r2, [r7, #16]
 8001836:	4013      	ands	r3, r2
 8001838:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800183a:	683b      	ldr	r3, [r7, #0]
 800183c:	685b      	ldr	r3, [r3, #4]
 800183e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001842:	2b00      	cmp	r3, #0
 8001844:	d003      	beq.n	800184e <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8001846:	693a      	ldr	r2, [r7, #16]
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	4313      	orrs	r3, r2
 800184c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800184e:	4a26      	ldr	r2, [pc, #152]	; (80018e8 <HAL_GPIO_Init+0x300>)
 8001850:	693b      	ldr	r3, [r7, #16]
 8001852:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8001854:	4b24      	ldr	r3, [pc, #144]	; (80018e8 <HAL_GPIO_Init+0x300>)
 8001856:	685b      	ldr	r3, [r3, #4]
 8001858:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800185a:	68fb      	ldr	r3, [r7, #12]
 800185c:	43db      	mvns	r3, r3
 800185e:	693a      	ldr	r2, [r7, #16]
 8001860:	4013      	ands	r3, r2
 8001862:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001864:	683b      	ldr	r3, [r7, #0]
 8001866:	685b      	ldr	r3, [r3, #4]
 8001868:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800186c:	2b00      	cmp	r3, #0
 800186e:	d003      	beq.n	8001878 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8001870:	693a      	ldr	r2, [r7, #16]
 8001872:	68fb      	ldr	r3, [r7, #12]
 8001874:	4313      	orrs	r3, r2
 8001876:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001878:	4a1b      	ldr	r2, [pc, #108]	; (80018e8 <HAL_GPIO_Init+0x300>)
 800187a:	693b      	ldr	r3, [r7, #16]
 800187c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800187e:	4b1a      	ldr	r3, [pc, #104]	; (80018e8 <HAL_GPIO_Init+0x300>)
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001884:	68fb      	ldr	r3, [r7, #12]
 8001886:	43db      	mvns	r3, r3
 8001888:	693a      	ldr	r2, [r7, #16]
 800188a:	4013      	ands	r3, r2
 800188c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800188e:	683b      	ldr	r3, [r7, #0]
 8001890:	685b      	ldr	r3, [r3, #4]
 8001892:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001896:	2b00      	cmp	r3, #0
 8001898:	d003      	beq.n	80018a2 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800189a:	693a      	ldr	r2, [r7, #16]
 800189c:	68fb      	ldr	r3, [r7, #12]
 800189e:	4313      	orrs	r3, r2
 80018a0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80018a2:	4a11      	ldr	r2, [pc, #68]	; (80018e8 <HAL_GPIO_Init+0x300>)
 80018a4:	693b      	ldr	r3, [r7, #16]
 80018a6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80018a8:	697b      	ldr	r3, [r7, #20]
 80018aa:	3301      	adds	r3, #1
 80018ac:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80018ae:	683b      	ldr	r3, [r7, #0]
 80018b0:	681a      	ldr	r2, [r3, #0]
 80018b2:	697b      	ldr	r3, [r7, #20]
 80018b4:	fa22 f303 	lsr.w	r3, r2, r3
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	f47f ae9d 	bne.w	80015f8 <HAL_GPIO_Init+0x10>
  }
}
 80018be:	bf00      	nop
 80018c0:	bf00      	nop
 80018c2:	371c      	adds	r7, #28
 80018c4:	46bd      	mov	sp, r7
 80018c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ca:	4770      	bx	lr
 80018cc:	40021000 	.word	0x40021000
 80018d0:	40010000 	.word	0x40010000
 80018d4:	48000400 	.word	0x48000400
 80018d8:	48000800 	.word	0x48000800
 80018dc:	48000c00 	.word	0x48000c00
 80018e0:	48001000 	.word	0x48001000
 80018e4:	48001400 	.word	0x48001400
 80018e8:	40010400 	.word	0x40010400

080018ec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80018ec:	b480      	push	{r7}
 80018ee:	b083      	sub	sp, #12
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	6078      	str	r0, [r7, #4]
 80018f4:	460b      	mov	r3, r1
 80018f6:	807b      	strh	r3, [r7, #2]
 80018f8:	4613      	mov	r3, r2
 80018fa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80018fc:	787b      	ldrb	r3, [r7, #1]
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d003      	beq.n	800190a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001902:	887a      	ldrh	r2, [r7, #2]
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001908:	e002      	b.n	8001910 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800190a:	887a      	ldrh	r2, [r7, #2]
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001910:	bf00      	nop
 8001912:	370c      	adds	r7, #12
 8001914:	46bd      	mov	sp, r7
 8001916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191a:	4770      	bx	lr

0800191c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	b082      	sub	sp, #8
 8001920:	af00      	add	r7, sp, #0
 8001922:	4603      	mov	r3, r0
 8001924:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001926:	4b08      	ldr	r3, [pc, #32]	; (8001948 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001928:	695a      	ldr	r2, [r3, #20]
 800192a:	88fb      	ldrh	r3, [r7, #6]
 800192c:	4013      	ands	r3, r2
 800192e:	2b00      	cmp	r3, #0
 8001930:	d006      	beq.n	8001940 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001932:	4a05      	ldr	r2, [pc, #20]	; (8001948 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001934:	88fb      	ldrh	r3, [r7, #6]
 8001936:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001938:	88fb      	ldrh	r3, [r7, #6]
 800193a:	4618      	mov	r0, r3
 800193c:	f000 f806 	bl	800194c <HAL_GPIO_EXTI_Callback>
  }
}
 8001940:	bf00      	nop
 8001942:	3708      	adds	r7, #8
 8001944:	46bd      	mov	sp, r7
 8001946:	bd80      	pop	{r7, pc}
 8001948:	40010400 	.word	0x40010400

0800194c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800194c:	b480      	push	{r7}
 800194e:	b083      	sub	sp, #12
 8001950:	af00      	add	r7, sp, #0
 8001952:	4603      	mov	r3, r0
 8001954:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8001956:	bf00      	nop
 8001958:	370c      	adds	r7, #12
 800195a:	46bd      	mov	sp, r7
 800195c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001960:	4770      	bx	lr
	...

08001964 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001964:	b480      	push	{r7}
 8001966:	b085      	sub	sp, #20
 8001968:	af00      	add	r7, sp, #0
 800196a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	2b00      	cmp	r3, #0
 8001970:	d141      	bne.n	80019f6 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001972:	4b4b      	ldr	r3, [pc, #300]	; (8001aa0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800197a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800197e:	d131      	bne.n	80019e4 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001980:	4b47      	ldr	r3, [pc, #284]	; (8001aa0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001982:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001986:	4a46      	ldr	r2, [pc, #280]	; (8001aa0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001988:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800198c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001990:	4b43      	ldr	r3, [pc, #268]	; (8001aa0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001998:	4a41      	ldr	r2, [pc, #260]	; (8001aa0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800199a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800199e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80019a0:	4b40      	ldr	r3, [pc, #256]	; (8001aa4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	2232      	movs	r2, #50	; 0x32
 80019a6:	fb02 f303 	mul.w	r3, r2, r3
 80019aa:	4a3f      	ldr	r2, [pc, #252]	; (8001aa8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80019ac:	fba2 2303 	umull	r2, r3, r2, r3
 80019b0:	0c9b      	lsrs	r3, r3, #18
 80019b2:	3301      	adds	r3, #1
 80019b4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80019b6:	e002      	b.n	80019be <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	3b01      	subs	r3, #1
 80019bc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80019be:	4b38      	ldr	r3, [pc, #224]	; (8001aa0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80019c0:	695b      	ldr	r3, [r3, #20]
 80019c2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80019c6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80019ca:	d102      	bne.n	80019d2 <HAL_PWREx_ControlVoltageScaling+0x6e>
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d1f2      	bne.n	80019b8 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80019d2:	4b33      	ldr	r3, [pc, #204]	; (8001aa0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80019d4:	695b      	ldr	r3, [r3, #20]
 80019d6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80019da:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80019de:	d158      	bne.n	8001a92 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80019e0:	2303      	movs	r3, #3
 80019e2:	e057      	b.n	8001a94 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80019e4:	4b2e      	ldr	r3, [pc, #184]	; (8001aa0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80019e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80019ea:	4a2d      	ldr	r2, [pc, #180]	; (8001aa0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80019ec:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80019f0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80019f4:	e04d      	b.n	8001a92 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80019fc:	d141      	bne.n	8001a82 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80019fe:	4b28      	ldr	r3, [pc, #160]	; (8001aa0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001a06:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001a0a:	d131      	bne.n	8001a70 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001a0c:	4b24      	ldr	r3, [pc, #144]	; (8001aa0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001a0e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001a12:	4a23      	ldr	r2, [pc, #140]	; (8001aa0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001a14:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a18:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001a1c:	4b20      	ldr	r3, [pc, #128]	; (8001aa0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001a24:	4a1e      	ldr	r2, [pc, #120]	; (8001aa0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001a26:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001a2a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001a2c:	4b1d      	ldr	r3, [pc, #116]	; (8001aa4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	2232      	movs	r2, #50	; 0x32
 8001a32:	fb02 f303 	mul.w	r3, r2, r3
 8001a36:	4a1c      	ldr	r2, [pc, #112]	; (8001aa8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001a38:	fba2 2303 	umull	r2, r3, r2, r3
 8001a3c:	0c9b      	lsrs	r3, r3, #18
 8001a3e:	3301      	adds	r3, #1
 8001a40:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001a42:	e002      	b.n	8001a4a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8001a44:	68fb      	ldr	r3, [r7, #12]
 8001a46:	3b01      	subs	r3, #1
 8001a48:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001a4a:	4b15      	ldr	r3, [pc, #84]	; (8001aa0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001a4c:	695b      	ldr	r3, [r3, #20]
 8001a4e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001a52:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001a56:	d102      	bne.n	8001a5e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d1f2      	bne.n	8001a44 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001a5e:	4b10      	ldr	r3, [pc, #64]	; (8001aa0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001a60:	695b      	ldr	r3, [r3, #20]
 8001a62:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001a66:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001a6a:	d112      	bne.n	8001a92 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001a6c:	2303      	movs	r3, #3
 8001a6e:	e011      	b.n	8001a94 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001a70:	4b0b      	ldr	r3, [pc, #44]	; (8001aa0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001a72:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001a76:	4a0a      	ldr	r2, [pc, #40]	; (8001aa0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001a78:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a7c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8001a80:	e007      	b.n	8001a92 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001a82:	4b07      	ldr	r3, [pc, #28]	; (8001aa0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001a8a:	4a05      	ldr	r2, [pc, #20]	; (8001aa0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001a8c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001a90:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8001a92:	2300      	movs	r3, #0
}
 8001a94:	4618      	mov	r0, r3
 8001a96:	3714      	adds	r7, #20
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9e:	4770      	bx	lr
 8001aa0:	40007000 	.word	0x40007000
 8001aa4:	200000d0 	.word	0x200000d0
 8001aa8:	431bde83 	.word	0x431bde83

08001aac <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8001aac:	b480      	push	{r7}
 8001aae:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8001ab0:	4b05      	ldr	r3, [pc, #20]	; (8001ac8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8001ab2:	689b      	ldr	r3, [r3, #8]
 8001ab4:	4a04      	ldr	r2, [pc, #16]	; (8001ac8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8001ab6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001aba:	6093      	str	r3, [r2, #8]
}
 8001abc:	bf00      	nop
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac4:	4770      	bx	lr
 8001ac6:	bf00      	nop
 8001ac8:	40007000 	.word	0x40007000

08001acc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b088      	sub	sp, #32
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d101      	bne.n	8001ade <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001ada:	2301      	movs	r3, #1
 8001adc:	e306      	b.n	80020ec <HAL_RCC_OscConfig+0x620>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	f003 0301 	and.w	r3, r3, #1
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d075      	beq.n	8001bd6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001aea:	4b97      	ldr	r3, [pc, #604]	; (8001d48 <HAL_RCC_OscConfig+0x27c>)
 8001aec:	689b      	ldr	r3, [r3, #8]
 8001aee:	f003 030c 	and.w	r3, r3, #12
 8001af2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001af4:	4b94      	ldr	r3, [pc, #592]	; (8001d48 <HAL_RCC_OscConfig+0x27c>)
 8001af6:	68db      	ldr	r3, [r3, #12]
 8001af8:	f003 0303 	and.w	r3, r3, #3
 8001afc:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8001afe:	69bb      	ldr	r3, [r7, #24]
 8001b00:	2b0c      	cmp	r3, #12
 8001b02:	d102      	bne.n	8001b0a <HAL_RCC_OscConfig+0x3e>
 8001b04:	697b      	ldr	r3, [r7, #20]
 8001b06:	2b03      	cmp	r3, #3
 8001b08:	d002      	beq.n	8001b10 <HAL_RCC_OscConfig+0x44>
 8001b0a:	69bb      	ldr	r3, [r7, #24]
 8001b0c:	2b08      	cmp	r3, #8
 8001b0e:	d10b      	bne.n	8001b28 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b10:	4b8d      	ldr	r3, [pc, #564]	; (8001d48 <HAL_RCC_OscConfig+0x27c>)
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d05b      	beq.n	8001bd4 <HAL_RCC_OscConfig+0x108>
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	685b      	ldr	r3, [r3, #4]
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d157      	bne.n	8001bd4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001b24:	2301      	movs	r3, #1
 8001b26:	e2e1      	b.n	80020ec <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	685b      	ldr	r3, [r3, #4]
 8001b2c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b30:	d106      	bne.n	8001b40 <HAL_RCC_OscConfig+0x74>
 8001b32:	4b85      	ldr	r3, [pc, #532]	; (8001d48 <HAL_RCC_OscConfig+0x27c>)
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	4a84      	ldr	r2, [pc, #528]	; (8001d48 <HAL_RCC_OscConfig+0x27c>)
 8001b38:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b3c:	6013      	str	r3, [r2, #0]
 8001b3e:	e01d      	b.n	8001b7c <HAL_RCC_OscConfig+0xb0>
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	685b      	ldr	r3, [r3, #4]
 8001b44:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001b48:	d10c      	bne.n	8001b64 <HAL_RCC_OscConfig+0x98>
 8001b4a:	4b7f      	ldr	r3, [pc, #508]	; (8001d48 <HAL_RCC_OscConfig+0x27c>)
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	4a7e      	ldr	r2, [pc, #504]	; (8001d48 <HAL_RCC_OscConfig+0x27c>)
 8001b50:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001b54:	6013      	str	r3, [r2, #0]
 8001b56:	4b7c      	ldr	r3, [pc, #496]	; (8001d48 <HAL_RCC_OscConfig+0x27c>)
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	4a7b      	ldr	r2, [pc, #492]	; (8001d48 <HAL_RCC_OscConfig+0x27c>)
 8001b5c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b60:	6013      	str	r3, [r2, #0]
 8001b62:	e00b      	b.n	8001b7c <HAL_RCC_OscConfig+0xb0>
 8001b64:	4b78      	ldr	r3, [pc, #480]	; (8001d48 <HAL_RCC_OscConfig+0x27c>)
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	4a77      	ldr	r2, [pc, #476]	; (8001d48 <HAL_RCC_OscConfig+0x27c>)
 8001b6a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001b6e:	6013      	str	r3, [r2, #0]
 8001b70:	4b75      	ldr	r3, [pc, #468]	; (8001d48 <HAL_RCC_OscConfig+0x27c>)
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	4a74      	ldr	r2, [pc, #464]	; (8001d48 <HAL_RCC_OscConfig+0x27c>)
 8001b76:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001b7a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	685b      	ldr	r3, [r3, #4]
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d013      	beq.n	8001bac <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b84:	f7ff fb32 	bl	80011ec <HAL_GetTick>
 8001b88:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001b8a:	e008      	b.n	8001b9e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b8c:	f7ff fb2e 	bl	80011ec <HAL_GetTick>
 8001b90:	4602      	mov	r2, r0
 8001b92:	693b      	ldr	r3, [r7, #16]
 8001b94:	1ad3      	subs	r3, r2, r3
 8001b96:	2b64      	cmp	r3, #100	; 0x64
 8001b98:	d901      	bls.n	8001b9e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001b9a:	2303      	movs	r3, #3
 8001b9c:	e2a6      	b.n	80020ec <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001b9e:	4b6a      	ldr	r3, [pc, #424]	; (8001d48 <HAL_RCC_OscConfig+0x27c>)
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d0f0      	beq.n	8001b8c <HAL_RCC_OscConfig+0xc0>
 8001baa:	e014      	b.n	8001bd6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bac:	f7ff fb1e 	bl	80011ec <HAL_GetTick>
 8001bb0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001bb2:	e008      	b.n	8001bc6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001bb4:	f7ff fb1a 	bl	80011ec <HAL_GetTick>
 8001bb8:	4602      	mov	r2, r0
 8001bba:	693b      	ldr	r3, [r7, #16]
 8001bbc:	1ad3      	subs	r3, r2, r3
 8001bbe:	2b64      	cmp	r3, #100	; 0x64
 8001bc0:	d901      	bls.n	8001bc6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001bc2:	2303      	movs	r3, #3
 8001bc4:	e292      	b.n	80020ec <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001bc6:	4b60      	ldr	r3, [pc, #384]	; (8001d48 <HAL_RCC_OscConfig+0x27c>)
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d1f0      	bne.n	8001bb4 <HAL_RCC_OscConfig+0xe8>
 8001bd2:	e000      	b.n	8001bd6 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001bd4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	f003 0302 	and.w	r3, r3, #2
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d075      	beq.n	8001cce <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001be2:	4b59      	ldr	r3, [pc, #356]	; (8001d48 <HAL_RCC_OscConfig+0x27c>)
 8001be4:	689b      	ldr	r3, [r3, #8]
 8001be6:	f003 030c 	and.w	r3, r3, #12
 8001bea:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001bec:	4b56      	ldr	r3, [pc, #344]	; (8001d48 <HAL_RCC_OscConfig+0x27c>)
 8001bee:	68db      	ldr	r3, [r3, #12]
 8001bf0:	f003 0303 	and.w	r3, r3, #3
 8001bf4:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8001bf6:	69bb      	ldr	r3, [r7, #24]
 8001bf8:	2b0c      	cmp	r3, #12
 8001bfa:	d102      	bne.n	8001c02 <HAL_RCC_OscConfig+0x136>
 8001bfc:	697b      	ldr	r3, [r7, #20]
 8001bfe:	2b02      	cmp	r3, #2
 8001c00:	d002      	beq.n	8001c08 <HAL_RCC_OscConfig+0x13c>
 8001c02:	69bb      	ldr	r3, [r7, #24]
 8001c04:	2b04      	cmp	r3, #4
 8001c06:	d11f      	bne.n	8001c48 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001c08:	4b4f      	ldr	r3, [pc, #316]	; (8001d48 <HAL_RCC_OscConfig+0x27c>)
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d005      	beq.n	8001c20 <HAL_RCC_OscConfig+0x154>
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	68db      	ldr	r3, [r3, #12]
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d101      	bne.n	8001c20 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8001c1c:	2301      	movs	r3, #1
 8001c1e:	e265      	b.n	80020ec <HAL_RCC_OscConfig+0x620>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c20:	4b49      	ldr	r3, [pc, #292]	; (8001d48 <HAL_RCC_OscConfig+0x27c>)
 8001c22:	685b      	ldr	r3, [r3, #4]
 8001c24:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	691b      	ldr	r3, [r3, #16]
 8001c2c:	061b      	lsls	r3, r3, #24
 8001c2e:	4946      	ldr	r1, [pc, #280]	; (8001d48 <HAL_RCC_OscConfig+0x27c>)
 8001c30:	4313      	orrs	r3, r2
 8001c32:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001c34:	4b45      	ldr	r3, [pc, #276]	; (8001d4c <HAL_RCC_OscConfig+0x280>)
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	4618      	mov	r0, r3
 8001c3a:	f7ff fa8b 	bl	8001154 <HAL_InitTick>
 8001c3e:	4603      	mov	r3, r0
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d043      	beq.n	8001ccc <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8001c44:	2301      	movs	r3, #1
 8001c46:	e251      	b.n	80020ec <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	68db      	ldr	r3, [r3, #12]
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d023      	beq.n	8001c98 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001c50:	4b3d      	ldr	r3, [pc, #244]	; (8001d48 <HAL_RCC_OscConfig+0x27c>)
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	4a3c      	ldr	r2, [pc, #240]	; (8001d48 <HAL_RCC_OscConfig+0x27c>)
 8001c56:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c5a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c5c:	f7ff fac6 	bl	80011ec <HAL_GetTick>
 8001c60:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001c62:	e008      	b.n	8001c76 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c64:	f7ff fac2 	bl	80011ec <HAL_GetTick>
 8001c68:	4602      	mov	r2, r0
 8001c6a:	693b      	ldr	r3, [r7, #16]
 8001c6c:	1ad3      	subs	r3, r2, r3
 8001c6e:	2b02      	cmp	r3, #2
 8001c70:	d901      	bls.n	8001c76 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8001c72:	2303      	movs	r3, #3
 8001c74:	e23a      	b.n	80020ec <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001c76:	4b34      	ldr	r3, [pc, #208]	; (8001d48 <HAL_RCC_OscConfig+0x27c>)
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d0f0      	beq.n	8001c64 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c82:	4b31      	ldr	r3, [pc, #196]	; (8001d48 <HAL_RCC_OscConfig+0x27c>)
 8001c84:	685b      	ldr	r3, [r3, #4]
 8001c86:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	691b      	ldr	r3, [r3, #16]
 8001c8e:	061b      	lsls	r3, r3, #24
 8001c90:	492d      	ldr	r1, [pc, #180]	; (8001d48 <HAL_RCC_OscConfig+0x27c>)
 8001c92:	4313      	orrs	r3, r2
 8001c94:	604b      	str	r3, [r1, #4]
 8001c96:	e01a      	b.n	8001cce <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001c98:	4b2b      	ldr	r3, [pc, #172]	; (8001d48 <HAL_RCC_OscConfig+0x27c>)
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	4a2a      	ldr	r2, [pc, #168]	; (8001d48 <HAL_RCC_OscConfig+0x27c>)
 8001c9e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001ca2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ca4:	f7ff faa2 	bl	80011ec <HAL_GetTick>
 8001ca8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001caa:	e008      	b.n	8001cbe <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001cac:	f7ff fa9e 	bl	80011ec <HAL_GetTick>
 8001cb0:	4602      	mov	r2, r0
 8001cb2:	693b      	ldr	r3, [r7, #16]
 8001cb4:	1ad3      	subs	r3, r2, r3
 8001cb6:	2b02      	cmp	r3, #2
 8001cb8:	d901      	bls.n	8001cbe <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8001cba:	2303      	movs	r3, #3
 8001cbc:	e216      	b.n	80020ec <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001cbe:	4b22      	ldr	r3, [pc, #136]	; (8001d48 <HAL_RCC_OscConfig+0x27c>)
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d1f0      	bne.n	8001cac <HAL_RCC_OscConfig+0x1e0>
 8001cca:	e000      	b.n	8001cce <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001ccc:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	f003 0308 	and.w	r3, r3, #8
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d041      	beq.n	8001d5e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	695b      	ldr	r3, [r3, #20]
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d01c      	beq.n	8001d1c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001ce2:	4b19      	ldr	r3, [pc, #100]	; (8001d48 <HAL_RCC_OscConfig+0x27c>)
 8001ce4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001ce8:	4a17      	ldr	r2, [pc, #92]	; (8001d48 <HAL_RCC_OscConfig+0x27c>)
 8001cea:	f043 0301 	orr.w	r3, r3, #1
 8001cee:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001cf2:	f7ff fa7b 	bl	80011ec <HAL_GetTick>
 8001cf6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001cf8:	e008      	b.n	8001d0c <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001cfa:	f7ff fa77 	bl	80011ec <HAL_GetTick>
 8001cfe:	4602      	mov	r2, r0
 8001d00:	693b      	ldr	r3, [r7, #16]
 8001d02:	1ad3      	subs	r3, r2, r3
 8001d04:	2b02      	cmp	r3, #2
 8001d06:	d901      	bls.n	8001d0c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001d08:	2303      	movs	r3, #3
 8001d0a:	e1ef      	b.n	80020ec <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001d0c:	4b0e      	ldr	r3, [pc, #56]	; (8001d48 <HAL_RCC_OscConfig+0x27c>)
 8001d0e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001d12:	f003 0302 	and.w	r3, r3, #2
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d0ef      	beq.n	8001cfa <HAL_RCC_OscConfig+0x22e>
 8001d1a:	e020      	b.n	8001d5e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d1c:	4b0a      	ldr	r3, [pc, #40]	; (8001d48 <HAL_RCC_OscConfig+0x27c>)
 8001d1e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001d22:	4a09      	ldr	r2, [pc, #36]	; (8001d48 <HAL_RCC_OscConfig+0x27c>)
 8001d24:	f023 0301 	bic.w	r3, r3, #1
 8001d28:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d2c:	f7ff fa5e 	bl	80011ec <HAL_GetTick>
 8001d30:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001d32:	e00d      	b.n	8001d50 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d34:	f7ff fa5a 	bl	80011ec <HAL_GetTick>
 8001d38:	4602      	mov	r2, r0
 8001d3a:	693b      	ldr	r3, [r7, #16]
 8001d3c:	1ad3      	subs	r3, r2, r3
 8001d3e:	2b02      	cmp	r3, #2
 8001d40:	d906      	bls.n	8001d50 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8001d42:	2303      	movs	r3, #3
 8001d44:	e1d2      	b.n	80020ec <HAL_RCC_OscConfig+0x620>
 8001d46:	bf00      	nop
 8001d48:	40021000 	.word	0x40021000
 8001d4c:	200000d4 	.word	0x200000d4
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001d50:	4b8c      	ldr	r3, [pc, #560]	; (8001f84 <HAL_RCC_OscConfig+0x4b8>)
 8001d52:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001d56:	f003 0302 	and.w	r3, r3, #2
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d1ea      	bne.n	8001d34 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	f003 0304 	and.w	r3, r3, #4
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	f000 80a6 	beq.w	8001eb8 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001d70:	4b84      	ldr	r3, [pc, #528]	; (8001f84 <HAL_RCC_OscConfig+0x4b8>)
 8001d72:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d74:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d101      	bne.n	8001d80 <HAL_RCC_OscConfig+0x2b4>
 8001d7c:	2301      	movs	r3, #1
 8001d7e:	e000      	b.n	8001d82 <HAL_RCC_OscConfig+0x2b6>
 8001d80:	2300      	movs	r3, #0
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d00d      	beq.n	8001da2 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001d86:	4b7f      	ldr	r3, [pc, #508]	; (8001f84 <HAL_RCC_OscConfig+0x4b8>)
 8001d88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d8a:	4a7e      	ldr	r2, [pc, #504]	; (8001f84 <HAL_RCC_OscConfig+0x4b8>)
 8001d8c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d90:	6593      	str	r3, [r2, #88]	; 0x58
 8001d92:	4b7c      	ldr	r3, [pc, #496]	; (8001f84 <HAL_RCC_OscConfig+0x4b8>)
 8001d94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d9a:	60fb      	str	r3, [r7, #12]
 8001d9c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001d9e:	2301      	movs	r3, #1
 8001da0:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001da2:	4b79      	ldr	r3, [pc, #484]	; (8001f88 <HAL_RCC_OscConfig+0x4bc>)
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d118      	bne.n	8001de0 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001dae:	4b76      	ldr	r3, [pc, #472]	; (8001f88 <HAL_RCC_OscConfig+0x4bc>)
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	4a75      	ldr	r2, [pc, #468]	; (8001f88 <HAL_RCC_OscConfig+0x4bc>)
 8001db4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001db8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001dba:	f7ff fa17 	bl	80011ec <HAL_GetTick>
 8001dbe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001dc0:	e008      	b.n	8001dd4 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001dc2:	f7ff fa13 	bl	80011ec <HAL_GetTick>
 8001dc6:	4602      	mov	r2, r0
 8001dc8:	693b      	ldr	r3, [r7, #16]
 8001dca:	1ad3      	subs	r3, r2, r3
 8001dcc:	2b02      	cmp	r3, #2
 8001dce:	d901      	bls.n	8001dd4 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8001dd0:	2303      	movs	r3, #3
 8001dd2:	e18b      	b.n	80020ec <HAL_RCC_OscConfig+0x620>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001dd4:	4b6c      	ldr	r3, [pc, #432]	; (8001f88 <HAL_RCC_OscConfig+0x4bc>)
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d0f0      	beq.n	8001dc2 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	689b      	ldr	r3, [r3, #8]
 8001de4:	2b01      	cmp	r3, #1
 8001de6:	d108      	bne.n	8001dfa <HAL_RCC_OscConfig+0x32e>
 8001de8:	4b66      	ldr	r3, [pc, #408]	; (8001f84 <HAL_RCC_OscConfig+0x4b8>)
 8001dea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001dee:	4a65      	ldr	r2, [pc, #404]	; (8001f84 <HAL_RCC_OscConfig+0x4b8>)
 8001df0:	f043 0301 	orr.w	r3, r3, #1
 8001df4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001df8:	e024      	b.n	8001e44 <HAL_RCC_OscConfig+0x378>
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	689b      	ldr	r3, [r3, #8]
 8001dfe:	2b05      	cmp	r3, #5
 8001e00:	d110      	bne.n	8001e24 <HAL_RCC_OscConfig+0x358>
 8001e02:	4b60      	ldr	r3, [pc, #384]	; (8001f84 <HAL_RCC_OscConfig+0x4b8>)
 8001e04:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001e08:	4a5e      	ldr	r2, [pc, #376]	; (8001f84 <HAL_RCC_OscConfig+0x4b8>)
 8001e0a:	f043 0304 	orr.w	r3, r3, #4
 8001e0e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001e12:	4b5c      	ldr	r3, [pc, #368]	; (8001f84 <HAL_RCC_OscConfig+0x4b8>)
 8001e14:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001e18:	4a5a      	ldr	r2, [pc, #360]	; (8001f84 <HAL_RCC_OscConfig+0x4b8>)
 8001e1a:	f043 0301 	orr.w	r3, r3, #1
 8001e1e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001e22:	e00f      	b.n	8001e44 <HAL_RCC_OscConfig+0x378>
 8001e24:	4b57      	ldr	r3, [pc, #348]	; (8001f84 <HAL_RCC_OscConfig+0x4b8>)
 8001e26:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001e2a:	4a56      	ldr	r2, [pc, #344]	; (8001f84 <HAL_RCC_OscConfig+0x4b8>)
 8001e2c:	f023 0301 	bic.w	r3, r3, #1
 8001e30:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001e34:	4b53      	ldr	r3, [pc, #332]	; (8001f84 <HAL_RCC_OscConfig+0x4b8>)
 8001e36:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001e3a:	4a52      	ldr	r2, [pc, #328]	; (8001f84 <HAL_RCC_OscConfig+0x4b8>)
 8001e3c:	f023 0304 	bic.w	r3, r3, #4
 8001e40:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	689b      	ldr	r3, [r3, #8]
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d016      	beq.n	8001e7a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e4c:	f7ff f9ce 	bl	80011ec <HAL_GetTick>
 8001e50:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001e52:	e00a      	b.n	8001e6a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e54:	f7ff f9ca 	bl	80011ec <HAL_GetTick>
 8001e58:	4602      	mov	r2, r0
 8001e5a:	693b      	ldr	r3, [r7, #16]
 8001e5c:	1ad3      	subs	r3, r2, r3
 8001e5e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e62:	4293      	cmp	r3, r2
 8001e64:	d901      	bls.n	8001e6a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8001e66:	2303      	movs	r3, #3
 8001e68:	e140      	b.n	80020ec <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001e6a:	4b46      	ldr	r3, [pc, #280]	; (8001f84 <HAL_RCC_OscConfig+0x4b8>)
 8001e6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001e70:	f003 0302 	and.w	r3, r3, #2
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d0ed      	beq.n	8001e54 <HAL_RCC_OscConfig+0x388>
 8001e78:	e015      	b.n	8001ea6 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e7a:	f7ff f9b7 	bl	80011ec <HAL_GetTick>
 8001e7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001e80:	e00a      	b.n	8001e98 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e82:	f7ff f9b3 	bl	80011ec <HAL_GetTick>
 8001e86:	4602      	mov	r2, r0
 8001e88:	693b      	ldr	r3, [r7, #16]
 8001e8a:	1ad3      	subs	r3, r2, r3
 8001e8c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e90:	4293      	cmp	r3, r2
 8001e92:	d901      	bls.n	8001e98 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8001e94:	2303      	movs	r3, #3
 8001e96:	e129      	b.n	80020ec <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001e98:	4b3a      	ldr	r3, [pc, #232]	; (8001f84 <HAL_RCC_OscConfig+0x4b8>)
 8001e9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001e9e:	f003 0302 	and.w	r3, r3, #2
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d1ed      	bne.n	8001e82 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001ea6:	7ffb      	ldrb	r3, [r7, #31]
 8001ea8:	2b01      	cmp	r3, #1
 8001eaa:	d105      	bne.n	8001eb8 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001eac:	4b35      	ldr	r3, [pc, #212]	; (8001f84 <HAL_RCC_OscConfig+0x4b8>)
 8001eae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001eb0:	4a34      	ldr	r2, [pc, #208]	; (8001f84 <HAL_RCC_OscConfig+0x4b8>)
 8001eb2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001eb6:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	f003 0320 	and.w	r3, r3, #32
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d03c      	beq.n	8001f3e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	699b      	ldr	r3, [r3, #24]
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d01c      	beq.n	8001f06 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001ecc:	4b2d      	ldr	r3, [pc, #180]	; (8001f84 <HAL_RCC_OscConfig+0x4b8>)
 8001ece:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001ed2:	4a2c      	ldr	r2, [pc, #176]	; (8001f84 <HAL_RCC_OscConfig+0x4b8>)
 8001ed4:	f043 0301 	orr.w	r3, r3, #1
 8001ed8:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001edc:	f7ff f986 	bl	80011ec <HAL_GetTick>
 8001ee0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001ee2:	e008      	b.n	8001ef6 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001ee4:	f7ff f982 	bl	80011ec <HAL_GetTick>
 8001ee8:	4602      	mov	r2, r0
 8001eea:	693b      	ldr	r3, [r7, #16]
 8001eec:	1ad3      	subs	r3, r2, r3
 8001eee:	2b02      	cmp	r3, #2
 8001ef0:	d901      	bls.n	8001ef6 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8001ef2:	2303      	movs	r3, #3
 8001ef4:	e0fa      	b.n	80020ec <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001ef6:	4b23      	ldr	r3, [pc, #140]	; (8001f84 <HAL_RCC_OscConfig+0x4b8>)
 8001ef8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001efc:	f003 0302 	and.w	r3, r3, #2
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d0ef      	beq.n	8001ee4 <HAL_RCC_OscConfig+0x418>
 8001f04:	e01b      	b.n	8001f3e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001f06:	4b1f      	ldr	r3, [pc, #124]	; (8001f84 <HAL_RCC_OscConfig+0x4b8>)
 8001f08:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001f0c:	4a1d      	ldr	r2, [pc, #116]	; (8001f84 <HAL_RCC_OscConfig+0x4b8>)
 8001f0e:	f023 0301 	bic.w	r3, r3, #1
 8001f12:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f16:	f7ff f969 	bl	80011ec <HAL_GetTick>
 8001f1a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001f1c:	e008      	b.n	8001f30 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001f1e:	f7ff f965 	bl	80011ec <HAL_GetTick>
 8001f22:	4602      	mov	r2, r0
 8001f24:	693b      	ldr	r3, [r7, #16]
 8001f26:	1ad3      	subs	r3, r2, r3
 8001f28:	2b02      	cmp	r3, #2
 8001f2a:	d901      	bls.n	8001f30 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8001f2c:	2303      	movs	r3, #3
 8001f2e:	e0dd      	b.n	80020ec <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001f30:	4b14      	ldr	r3, [pc, #80]	; (8001f84 <HAL_RCC_OscConfig+0x4b8>)
 8001f32:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001f36:	f003 0302 	and.w	r3, r3, #2
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d1ef      	bne.n	8001f1e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	69db      	ldr	r3, [r3, #28]
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	f000 80d1 	beq.w	80020ea <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001f48:	4b0e      	ldr	r3, [pc, #56]	; (8001f84 <HAL_RCC_OscConfig+0x4b8>)
 8001f4a:	689b      	ldr	r3, [r3, #8]
 8001f4c:	f003 030c 	and.w	r3, r3, #12
 8001f50:	2b0c      	cmp	r3, #12
 8001f52:	f000 808b 	beq.w	800206c <HAL_RCC_OscConfig+0x5a0>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	69db      	ldr	r3, [r3, #28]
 8001f5a:	2b02      	cmp	r3, #2
 8001f5c:	d15e      	bne.n	800201c <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f5e:	4b09      	ldr	r3, [pc, #36]	; (8001f84 <HAL_RCC_OscConfig+0x4b8>)
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	4a08      	ldr	r2, [pc, #32]	; (8001f84 <HAL_RCC_OscConfig+0x4b8>)
 8001f64:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001f68:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f6a:	f7ff f93f 	bl	80011ec <HAL_GetTick>
 8001f6e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001f70:	e00c      	b.n	8001f8c <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f72:	f7ff f93b 	bl	80011ec <HAL_GetTick>
 8001f76:	4602      	mov	r2, r0
 8001f78:	693b      	ldr	r3, [r7, #16]
 8001f7a:	1ad3      	subs	r3, r2, r3
 8001f7c:	2b02      	cmp	r3, #2
 8001f7e:	d905      	bls.n	8001f8c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8001f80:	2303      	movs	r3, #3
 8001f82:	e0b3      	b.n	80020ec <HAL_RCC_OscConfig+0x620>
 8001f84:	40021000 	.word	0x40021000
 8001f88:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001f8c:	4b59      	ldr	r3, [pc, #356]	; (80020f4 <HAL_RCC_OscConfig+0x628>)
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d1ec      	bne.n	8001f72 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001f98:	4b56      	ldr	r3, [pc, #344]	; (80020f4 <HAL_RCC_OscConfig+0x628>)
 8001f9a:	68da      	ldr	r2, [r3, #12]
 8001f9c:	4b56      	ldr	r3, [pc, #344]	; (80020f8 <HAL_RCC_OscConfig+0x62c>)
 8001f9e:	4013      	ands	r3, r2
 8001fa0:	687a      	ldr	r2, [r7, #4]
 8001fa2:	6a11      	ldr	r1, [r2, #32]
 8001fa4:	687a      	ldr	r2, [r7, #4]
 8001fa6:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001fa8:	3a01      	subs	r2, #1
 8001faa:	0112      	lsls	r2, r2, #4
 8001fac:	4311      	orrs	r1, r2
 8001fae:	687a      	ldr	r2, [r7, #4]
 8001fb0:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8001fb2:	0212      	lsls	r2, r2, #8
 8001fb4:	4311      	orrs	r1, r2
 8001fb6:	687a      	ldr	r2, [r7, #4]
 8001fb8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001fba:	0852      	lsrs	r2, r2, #1
 8001fbc:	3a01      	subs	r2, #1
 8001fbe:	0552      	lsls	r2, r2, #21
 8001fc0:	4311      	orrs	r1, r2
 8001fc2:	687a      	ldr	r2, [r7, #4]
 8001fc4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001fc6:	0852      	lsrs	r2, r2, #1
 8001fc8:	3a01      	subs	r2, #1
 8001fca:	0652      	lsls	r2, r2, #25
 8001fcc:	4311      	orrs	r1, r2
 8001fce:	687a      	ldr	r2, [r7, #4]
 8001fd0:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8001fd2:	06d2      	lsls	r2, r2, #27
 8001fd4:	430a      	orrs	r2, r1
 8001fd6:	4947      	ldr	r1, [pc, #284]	; (80020f4 <HAL_RCC_OscConfig+0x628>)
 8001fd8:	4313      	orrs	r3, r2
 8001fda:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001fdc:	4b45      	ldr	r3, [pc, #276]	; (80020f4 <HAL_RCC_OscConfig+0x628>)
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	4a44      	ldr	r2, [pc, #272]	; (80020f4 <HAL_RCC_OscConfig+0x628>)
 8001fe2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001fe6:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001fe8:	4b42      	ldr	r3, [pc, #264]	; (80020f4 <HAL_RCC_OscConfig+0x628>)
 8001fea:	68db      	ldr	r3, [r3, #12]
 8001fec:	4a41      	ldr	r2, [pc, #260]	; (80020f4 <HAL_RCC_OscConfig+0x628>)
 8001fee:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001ff2:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ff4:	f7ff f8fa 	bl	80011ec <HAL_GetTick>
 8001ff8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001ffa:	e008      	b.n	800200e <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ffc:	f7ff f8f6 	bl	80011ec <HAL_GetTick>
 8002000:	4602      	mov	r2, r0
 8002002:	693b      	ldr	r3, [r7, #16]
 8002004:	1ad3      	subs	r3, r2, r3
 8002006:	2b02      	cmp	r3, #2
 8002008:	d901      	bls.n	800200e <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800200a:	2303      	movs	r3, #3
 800200c:	e06e      	b.n	80020ec <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800200e:	4b39      	ldr	r3, [pc, #228]	; (80020f4 <HAL_RCC_OscConfig+0x628>)
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002016:	2b00      	cmp	r3, #0
 8002018:	d0f0      	beq.n	8001ffc <HAL_RCC_OscConfig+0x530>
 800201a:	e066      	b.n	80020ea <HAL_RCC_OscConfig+0x61e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800201c:	4b35      	ldr	r3, [pc, #212]	; (80020f4 <HAL_RCC_OscConfig+0x628>)
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	4a34      	ldr	r2, [pc, #208]	; (80020f4 <HAL_RCC_OscConfig+0x628>)
 8002022:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002026:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8002028:	4b32      	ldr	r3, [pc, #200]	; (80020f4 <HAL_RCC_OscConfig+0x628>)
 800202a:	68db      	ldr	r3, [r3, #12]
 800202c:	4a31      	ldr	r2, [pc, #196]	; (80020f4 <HAL_RCC_OscConfig+0x628>)
 800202e:	f023 0303 	bic.w	r3, r3, #3
 8002032:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8002034:	4b2f      	ldr	r3, [pc, #188]	; (80020f4 <HAL_RCC_OscConfig+0x628>)
 8002036:	68db      	ldr	r3, [r3, #12]
 8002038:	4a2e      	ldr	r2, [pc, #184]	; (80020f4 <HAL_RCC_OscConfig+0x628>)
 800203a:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800203e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002042:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002044:	f7ff f8d2 	bl	80011ec <HAL_GetTick>
 8002048:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800204a:	e008      	b.n	800205e <HAL_RCC_OscConfig+0x592>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800204c:	f7ff f8ce 	bl	80011ec <HAL_GetTick>
 8002050:	4602      	mov	r2, r0
 8002052:	693b      	ldr	r3, [r7, #16]
 8002054:	1ad3      	subs	r3, r2, r3
 8002056:	2b02      	cmp	r3, #2
 8002058:	d901      	bls.n	800205e <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 800205a:	2303      	movs	r3, #3
 800205c:	e046      	b.n	80020ec <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800205e:	4b25      	ldr	r3, [pc, #148]	; (80020f4 <HAL_RCC_OscConfig+0x628>)
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002066:	2b00      	cmp	r3, #0
 8002068:	d1f0      	bne.n	800204c <HAL_RCC_OscConfig+0x580>
 800206a:	e03e      	b.n	80020ea <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	69db      	ldr	r3, [r3, #28]
 8002070:	2b01      	cmp	r3, #1
 8002072:	d101      	bne.n	8002078 <HAL_RCC_OscConfig+0x5ac>
      {
        return HAL_ERROR;
 8002074:	2301      	movs	r3, #1
 8002076:	e039      	b.n	80020ec <HAL_RCC_OscConfig+0x620>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8002078:	4b1e      	ldr	r3, [pc, #120]	; (80020f4 <HAL_RCC_OscConfig+0x628>)
 800207a:	68db      	ldr	r3, [r3, #12]
 800207c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800207e:	697b      	ldr	r3, [r7, #20]
 8002080:	f003 0203 	and.w	r2, r3, #3
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	6a1b      	ldr	r3, [r3, #32]
 8002088:	429a      	cmp	r2, r3
 800208a:	d12c      	bne.n	80020e6 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800208c:	697b      	ldr	r3, [r7, #20]
 800208e:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002096:	3b01      	subs	r3, #1
 8002098:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800209a:	429a      	cmp	r2, r3
 800209c:	d123      	bne.n	80020e6 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800209e:	697b      	ldr	r3, [r7, #20]
 80020a0:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020a8:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80020aa:	429a      	cmp	r2, r3
 80020ac:	d11b      	bne.n	80020e6 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80020ae:	697b      	ldr	r3, [r7, #20]
 80020b0:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020b8:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80020ba:	429a      	cmp	r2, r3
 80020bc:	d113      	bne.n	80020e6 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80020be:	697b      	ldr	r3, [r7, #20]
 80020c0:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020c8:	085b      	lsrs	r3, r3, #1
 80020ca:	3b01      	subs	r3, #1
 80020cc:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80020ce:	429a      	cmp	r2, r3
 80020d0:	d109      	bne.n	80020e6 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80020d2:	697b      	ldr	r3, [r7, #20]
 80020d4:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80020dc:	085b      	lsrs	r3, r3, #1
 80020de:	3b01      	subs	r3, #1
 80020e0:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80020e2:	429a      	cmp	r2, r3
 80020e4:	d001      	beq.n	80020ea <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 80020e6:	2301      	movs	r3, #1
 80020e8:	e000      	b.n	80020ec <HAL_RCC_OscConfig+0x620>
      }
    }
  }
  }

  return HAL_OK;
 80020ea:	2300      	movs	r3, #0
}
 80020ec:	4618      	mov	r0, r3
 80020ee:	3720      	adds	r7, #32
 80020f0:	46bd      	mov	sp, r7
 80020f2:	bd80      	pop	{r7, pc}
 80020f4:	40021000 	.word	0x40021000
 80020f8:	019f800c 	.word	0x019f800c

080020fc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b086      	sub	sp, #24
 8002100:	af00      	add	r7, sp, #0
 8002102:	6078      	str	r0, [r7, #4]
 8002104:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8002106:	2300      	movs	r3, #0
 8002108:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	2b00      	cmp	r3, #0
 800210e:	d101      	bne.n	8002114 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002110:	2301      	movs	r3, #1
 8002112:	e11e      	b.n	8002352 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002114:	4b91      	ldr	r3, [pc, #580]	; (800235c <HAL_RCC_ClockConfig+0x260>)
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	f003 030f 	and.w	r3, r3, #15
 800211c:	683a      	ldr	r2, [r7, #0]
 800211e:	429a      	cmp	r2, r3
 8002120:	d910      	bls.n	8002144 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002122:	4b8e      	ldr	r3, [pc, #568]	; (800235c <HAL_RCC_ClockConfig+0x260>)
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	f023 020f 	bic.w	r2, r3, #15
 800212a:	498c      	ldr	r1, [pc, #560]	; (800235c <HAL_RCC_ClockConfig+0x260>)
 800212c:	683b      	ldr	r3, [r7, #0]
 800212e:	4313      	orrs	r3, r2
 8002130:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002132:	4b8a      	ldr	r3, [pc, #552]	; (800235c <HAL_RCC_ClockConfig+0x260>)
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	f003 030f 	and.w	r3, r3, #15
 800213a:	683a      	ldr	r2, [r7, #0]
 800213c:	429a      	cmp	r2, r3
 800213e:	d001      	beq.n	8002144 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002140:	2301      	movs	r3, #1
 8002142:	e106      	b.n	8002352 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	f003 0301 	and.w	r3, r3, #1
 800214c:	2b00      	cmp	r3, #0
 800214e:	d073      	beq.n	8002238 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	685b      	ldr	r3, [r3, #4]
 8002154:	2b03      	cmp	r3, #3
 8002156:	d129      	bne.n	80021ac <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002158:	4b81      	ldr	r3, [pc, #516]	; (8002360 <HAL_RCC_ClockConfig+0x264>)
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002160:	2b00      	cmp	r3, #0
 8002162:	d101      	bne.n	8002168 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8002164:	2301      	movs	r3, #1
 8002166:	e0f4      	b.n	8002352 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8002168:	f000 f99e 	bl	80024a8 <RCC_GetSysClockFreqFromPLLSource>
 800216c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800216e:	693b      	ldr	r3, [r7, #16]
 8002170:	4a7c      	ldr	r2, [pc, #496]	; (8002364 <HAL_RCC_ClockConfig+0x268>)
 8002172:	4293      	cmp	r3, r2
 8002174:	d93f      	bls.n	80021f6 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002176:	4b7a      	ldr	r3, [pc, #488]	; (8002360 <HAL_RCC_ClockConfig+0x264>)
 8002178:	689b      	ldr	r3, [r3, #8]
 800217a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800217e:	2b00      	cmp	r3, #0
 8002180:	d009      	beq.n	8002196 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800218a:	2b00      	cmp	r3, #0
 800218c:	d033      	beq.n	80021f6 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002192:	2b00      	cmp	r3, #0
 8002194:	d12f      	bne.n	80021f6 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002196:	4b72      	ldr	r3, [pc, #456]	; (8002360 <HAL_RCC_ClockConfig+0x264>)
 8002198:	689b      	ldr	r3, [r3, #8]
 800219a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800219e:	4a70      	ldr	r2, [pc, #448]	; (8002360 <HAL_RCC_ClockConfig+0x264>)
 80021a0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80021a4:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80021a6:	2380      	movs	r3, #128	; 0x80
 80021a8:	617b      	str	r3, [r7, #20]
 80021aa:	e024      	b.n	80021f6 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	685b      	ldr	r3, [r3, #4]
 80021b0:	2b02      	cmp	r3, #2
 80021b2:	d107      	bne.n	80021c4 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80021b4:	4b6a      	ldr	r3, [pc, #424]	; (8002360 <HAL_RCC_ClockConfig+0x264>)
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d109      	bne.n	80021d4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80021c0:	2301      	movs	r3, #1
 80021c2:	e0c6      	b.n	8002352 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80021c4:	4b66      	ldr	r3, [pc, #408]	; (8002360 <HAL_RCC_ClockConfig+0x264>)
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d101      	bne.n	80021d4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80021d0:	2301      	movs	r3, #1
 80021d2:	e0be      	b.n	8002352 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80021d4:	f000 f8ce 	bl	8002374 <HAL_RCC_GetSysClockFreq>
 80021d8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80021da:	693b      	ldr	r3, [r7, #16]
 80021dc:	4a61      	ldr	r2, [pc, #388]	; (8002364 <HAL_RCC_ClockConfig+0x268>)
 80021de:	4293      	cmp	r3, r2
 80021e0:	d909      	bls.n	80021f6 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80021e2:	4b5f      	ldr	r3, [pc, #380]	; (8002360 <HAL_RCC_ClockConfig+0x264>)
 80021e4:	689b      	ldr	r3, [r3, #8]
 80021e6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80021ea:	4a5d      	ldr	r2, [pc, #372]	; (8002360 <HAL_RCC_ClockConfig+0x264>)
 80021ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80021f0:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80021f2:	2380      	movs	r3, #128	; 0x80
 80021f4:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80021f6:	4b5a      	ldr	r3, [pc, #360]	; (8002360 <HAL_RCC_ClockConfig+0x264>)
 80021f8:	689b      	ldr	r3, [r3, #8]
 80021fa:	f023 0203 	bic.w	r2, r3, #3
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	685b      	ldr	r3, [r3, #4]
 8002202:	4957      	ldr	r1, [pc, #348]	; (8002360 <HAL_RCC_ClockConfig+0x264>)
 8002204:	4313      	orrs	r3, r2
 8002206:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002208:	f7fe fff0 	bl	80011ec <HAL_GetTick>
 800220c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800220e:	e00a      	b.n	8002226 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002210:	f7fe ffec 	bl	80011ec <HAL_GetTick>
 8002214:	4602      	mov	r2, r0
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	1ad3      	subs	r3, r2, r3
 800221a:	f241 3288 	movw	r2, #5000	; 0x1388
 800221e:	4293      	cmp	r3, r2
 8002220:	d901      	bls.n	8002226 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8002222:	2303      	movs	r3, #3
 8002224:	e095      	b.n	8002352 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002226:	4b4e      	ldr	r3, [pc, #312]	; (8002360 <HAL_RCC_ClockConfig+0x264>)
 8002228:	689b      	ldr	r3, [r3, #8]
 800222a:	f003 020c 	and.w	r2, r3, #12
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	685b      	ldr	r3, [r3, #4]
 8002232:	009b      	lsls	r3, r3, #2
 8002234:	429a      	cmp	r2, r3
 8002236:	d1eb      	bne.n	8002210 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	f003 0302 	and.w	r3, r3, #2
 8002240:	2b00      	cmp	r3, #0
 8002242:	d023      	beq.n	800228c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	f003 0304 	and.w	r3, r3, #4
 800224c:	2b00      	cmp	r3, #0
 800224e:	d005      	beq.n	800225c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002250:	4b43      	ldr	r3, [pc, #268]	; (8002360 <HAL_RCC_ClockConfig+0x264>)
 8002252:	689b      	ldr	r3, [r3, #8]
 8002254:	4a42      	ldr	r2, [pc, #264]	; (8002360 <HAL_RCC_ClockConfig+0x264>)
 8002256:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800225a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	f003 0308 	and.w	r3, r3, #8
 8002264:	2b00      	cmp	r3, #0
 8002266:	d007      	beq.n	8002278 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8002268:	4b3d      	ldr	r3, [pc, #244]	; (8002360 <HAL_RCC_ClockConfig+0x264>)
 800226a:	689b      	ldr	r3, [r3, #8]
 800226c:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8002270:	4a3b      	ldr	r2, [pc, #236]	; (8002360 <HAL_RCC_ClockConfig+0x264>)
 8002272:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002276:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002278:	4b39      	ldr	r3, [pc, #228]	; (8002360 <HAL_RCC_ClockConfig+0x264>)
 800227a:	689b      	ldr	r3, [r3, #8]
 800227c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	689b      	ldr	r3, [r3, #8]
 8002284:	4936      	ldr	r1, [pc, #216]	; (8002360 <HAL_RCC_ClockConfig+0x264>)
 8002286:	4313      	orrs	r3, r2
 8002288:	608b      	str	r3, [r1, #8]
 800228a:	e008      	b.n	800229e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800228c:	697b      	ldr	r3, [r7, #20]
 800228e:	2b80      	cmp	r3, #128	; 0x80
 8002290:	d105      	bne.n	800229e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8002292:	4b33      	ldr	r3, [pc, #204]	; (8002360 <HAL_RCC_ClockConfig+0x264>)
 8002294:	689b      	ldr	r3, [r3, #8]
 8002296:	4a32      	ldr	r2, [pc, #200]	; (8002360 <HAL_RCC_ClockConfig+0x264>)
 8002298:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800229c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800229e:	4b2f      	ldr	r3, [pc, #188]	; (800235c <HAL_RCC_ClockConfig+0x260>)
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	f003 030f 	and.w	r3, r3, #15
 80022a6:	683a      	ldr	r2, [r7, #0]
 80022a8:	429a      	cmp	r2, r3
 80022aa:	d21d      	bcs.n	80022e8 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022ac:	4b2b      	ldr	r3, [pc, #172]	; (800235c <HAL_RCC_ClockConfig+0x260>)
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	f023 020f 	bic.w	r2, r3, #15
 80022b4:	4929      	ldr	r1, [pc, #164]	; (800235c <HAL_RCC_ClockConfig+0x260>)
 80022b6:	683b      	ldr	r3, [r7, #0]
 80022b8:	4313      	orrs	r3, r2
 80022ba:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80022bc:	f7fe ff96 	bl	80011ec <HAL_GetTick>
 80022c0:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80022c2:	e00a      	b.n	80022da <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80022c4:	f7fe ff92 	bl	80011ec <HAL_GetTick>
 80022c8:	4602      	mov	r2, r0
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	1ad3      	subs	r3, r2, r3
 80022ce:	f241 3288 	movw	r2, #5000	; 0x1388
 80022d2:	4293      	cmp	r3, r2
 80022d4:	d901      	bls.n	80022da <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80022d6:	2303      	movs	r3, #3
 80022d8:	e03b      	b.n	8002352 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80022da:	4b20      	ldr	r3, [pc, #128]	; (800235c <HAL_RCC_ClockConfig+0x260>)
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	f003 030f 	and.w	r3, r3, #15
 80022e2:	683a      	ldr	r2, [r7, #0]
 80022e4:	429a      	cmp	r2, r3
 80022e6:	d1ed      	bne.n	80022c4 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	f003 0304 	and.w	r3, r3, #4
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d008      	beq.n	8002306 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80022f4:	4b1a      	ldr	r3, [pc, #104]	; (8002360 <HAL_RCC_ClockConfig+0x264>)
 80022f6:	689b      	ldr	r3, [r3, #8]
 80022f8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	68db      	ldr	r3, [r3, #12]
 8002300:	4917      	ldr	r1, [pc, #92]	; (8002360 <HAL_RCC_ClockConfig+0x264>)
 8002302:	4313      	orrs	r3, r2
 8002304:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	f003 0308 	and.w	r3, r3, #8
 800230e:	2b00      	cmp	r3, #0
 8002310:	d009      	beq.n	8002326 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002312:	4b13      	ldr	r3, [pc, #76]	; (8002360 <HAL_RCC_ClockConfig+0x264>)
 8002314:	689b      	ldr	r3, [r3, #8]
 8002316:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	691b      	ldr	r3, [r3, #16]
 800231e:	00db      	lsls	r3, r3, #3
 8002320:	490f      	ldr	r1, [pc, #60]	; (8002360 <HAL_RCC_ClockConfig+0x264>)
 8002322:	4313      	orrs	r3, r2
 8002324:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002326:	f000 f825 	bl	8002374 <HAL_RCC_GetSysClockFreq>
 800232a:	4602      	mov	r2, r0
 800232c:	4b0c      	ldr	r3, [pc, #48]	; (8002360 <HAL_RCC_ClockConfig+0x264>)
 800232e:	689b      	ldr	r3, [r3, #8]
 8002330:	091b      	lsrs	r3, r3, #4
 8002332:	f003 030f 	and.w	r3, r3, #15
 8002336:	490c      	ldr	r1, [pc, #48]	; (8002368 <HAL_RCC_ClockConfig+0x26c>)
 8002338:	5ccb      	ldrb	r3, [r1, r3]
 800233a:	f003 031f 	and.w	r3, r3, #31
 800233e:	fa22 f303 	lsr.w	r3, r2, r3
 8002342:	4a0a      	ldr	r2, [pc, #40]	; (800236c <HAL_RCC_ClockConfig+0x270>)
 8002344:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002346:	4b0a      	ldr	r3, [pc, #40]	; (8002370 <HAL_RCC_ClockConfig+0x274>)
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	4618      	mov	r0, r3
 800234c:	f7fe ff02 	bl	8001154 <HAL_InitTick>
 8002350:	4603      	mov	r3, r0
}
 8002352:	4618      	mov	r0, r3
 8002354:	3718      	adds	r7, #24
 8002356:	46bd      	mov	sp, r7
 8002358:	bd80      	pop	{r7, pc}
 800235a:	bf00      	nop
 800235c:	40022000 	.word	0x40022000
 8002360:	40021000 	.word	0x40021000
 8002364:	04c4b400 	.word	0x04c4b400
 8002368:	08007628 	.word	0x08007628
 800236c:	200000d0 	.word	0x200000d0
 8002370:	200000d4 	.word	0x200000d4

08002374 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002374:	b480      	push	{r7}
 8002376:	b087      	sub	sp, #28
 8002378:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800237a:	4b2c      	ldr	r3, [pc, #176]	; (800242c <HAL_RCC_GetSysClockFreq+0xb8>)
 800237c:	689b      	ldr	r3, [r3, #8]
 800237e:	f003 030c 	and.w	r3, r3, #12
 8002382:	2b04      	cmp	r3, #4
 8002384:	d102      	bne.n	800238c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002386:	4b2a      	ldr	r3, [pc, #168]	; (8002430 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002388:	613b      	str	r3, [r7, #16]
 800238a:	e047      	b.n	800241c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800238c:	4b27      	ldr	r3, [pc, #156]	; (800242c <HAL_RCC_GetSysClockFreq+0xb8>)
 800238e:	689b      	ldr	r3, [r3, #8]
 8002390:	f003 030c 	and.w	r3, r3, #12
 8002394:	2b08      	cmp	r3, #8
 8002396:	d102      	bne.n	800239e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002398:	4b26      	ldr	r3, [pc, #152]	; (8002434 <HAL_RCC_GetSysClockFreq+0xc0>)
 800239a:	613b      	str	r3, [r7, #16]
 800239c:	e03e      	b.n	800241c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800239e:	4b23      	ldr	r3, [pc, #140]	; (800242c <HAL_RCC_GetSysClockFreq+0xb8>)
 80023a0:	689b      	ldr	r3, [r3, #8]
 80023a2:	f003 030c 	and.w	r3, r3, #12
 80023a6:	2b0c      	cmp	r3, #12
 80023a8:	d136      	bne.n	8002418 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80023aa:	4b20      	ldr	r3, [pc, #128]	; (800242c <HAL_RCC_GetSysClockFreq+0xb8>)
 80023ac:	68db      	ldr	r3, [r3, #12]
 80023ae:	f003 0303 	and.w	r3, r3, #3
 80023b2:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80023b4:	4b1d      	ldr	r3, [pc, #116]	; (800242c <HAL_RCC_GetSysClockFreq+0xb8>)
 80023b6:	68db      	ldr	r3, [r3, #12]
 80023b8:	091b      	lsrs	r3, r3, #4
 80023ba:	f003 030f 	and.w	r3, r3, #15
 80023be:	3301      	adds	r3, #1
 80023c0:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	2b03      	cmp	r3, #3
 80023c6:	d10c      	bne.n	80023e2 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80023c8:	4a1a      	ldr	r2, [pc, #104]	; (8002434 <HAL_RCC_GetSysClockFreq+0xc0>)
 80023ca:	68bb      	ldr	r3, [r7, #8]
 80023cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80023d0:	4a16      	ldr	r2, [pc, #88]	; (800242c <HAL_RCC_GetSysClockFreq+0xb8>)
 80023d2:	68d2      	ldr	r2, [r2, #12]
 80023d4:	0a12      	lsrs	r2, r2, #8
 80023d6:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80023da:	fb02 f303 	mul.w	r3, r2, r3
 80023de:	617b      	str	r3, [r7, #20]
      break;
 80023e0:	e00c      	b.n	80023fc <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80023e2:	4a13      	ldr	r2, [pc, #76]	; (8002430 <HAL_RCC_GetSysClockFreq+0xbc>)
 80023e4:	68bb      	ldr	r3, [r7, #8]
 80023e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80023ea:	4a10      	ldr	r2, [pc, #64]	; (800242c <HAL_RCC_GetSysClockFreq+0xb8>)
 80023ec:	68d2      	ldr	r2, [r2, #12]
 80023ee:	0a12      	lsrs	r2, r2, #8
 80023f0:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80023f4:	fb02 f303 	mul.w	r3, r2, r3
 80023f8:	617b      	str	r3, [r7, #20]
      break;
 80023fa:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80023fc:	4b0b      	ldr	r3, [pc, #44]	; (800242c <HAL_RCC_GetSysClockFreq+0xb8>)
 80023fe:	68db      	ldr	r3, [r3, #12]
 8002400:	0e5b      	lsrs	r3, r3, #25
 8002402:	f003 0303 	and.w	r3, r3, #3
 8002406:	3301      	adds	r3, #1
 8002408:	005b      	lsls	r3, r3, #1
 800240a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800240c:	697a      	ldr	r2, [r7, #20]
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	fbb2 f3f3 	udiv	r3, r2, r3
 8002414:	613b      	str	r3, [r7, #16]
 8002416:	e001      	b.n	800241c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8002418:	2300      	movs	r3, #0
 800241a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800241c:	693b      	ldr	r3, [r7, #16]
}
 800241e:	4618      	mov	r0, r3
 8002420:	371c      	adds	r7, #28
 8002422:	46bd      	mov	sp, r7
 8002424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002428:	4770      	bx	lr
 800242a:	bf00      	nop
 800242c:	40021000 	.word	0x40021000
 8002430:	00f42400 	.word	0x00f42400
 8002434:	016e3600 	.word	0x016e3600

08002438 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002438:	b480      	push	{r7}
 800243a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800243c:	4b03      	ldr	r3, [pc, #12]	; (800244c <HAL_RCC_GetHCLKFreq+0x14>)
 800243e:	681b      	ldr	r3, [r3, #0]
}
 8002440:	4618      	mov	r0, r3
 8002442:	46bd      	mov	sp, r7
 8002444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002448:	4770      	bx	lr
 800244a:	bf00      	nop
 800244c:	200000d0 	.word	0x200000d0

08002450 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002454:	f7ff fff0 	bl	8002438 <HAL_RCC_GetHCLKFreq>
 8002458:	4602      	mov	r2, r0
 800245a:	4b06      	ldr	r3, [pc, #24]	; (8002474 <HAL_RCC_GetPCLK1Freq+0x24>)
 800245c:	689b      	ldr	r3, [r3, #8]
 800245e:	0a1b      	lsrs	r3, r3, #8
 8002460:	f003 0307 	and.w	r3, r3, #7
 8002464:	4904      	ldr	r1, [pc, #16]	; (8002478 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002466:	5ccb      	ldrb	r3, [r1, r3]
 8002468:	f003 031f 	and.w	r3, r3, #31
 800246c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002470:	4618      	mov	r0, r3
 8002472:	bd80      	pop	{r7, pc}
 8002474:	40021000 	.word	0x40021000
 8002478:	08007638 	.word	0x08007638

0800247c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002480:	f7ff ffda 	bl	8002438 <HAL_RCC_GetHCLKFreq>
 8002484:	4602      	mov	r2, r0
 8002486:	4b06      	ldr	r3, [pc, #24]	; (80024a0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002488:	689b      	ldr	r3, [r3, #8]
 800248a:	0adb      	lsrs	r3, r3, #11
 800248c:	f003 0307 	and.w	r3, r3, #7
 8002490:	4904      	ldr	r1, [pc, #16]	; (80024a4 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002492:	5ccb      	ldrb	r3, [r1, r3]
 8002494:	f003 031f 	and.w	r3, r3, #31
 8002498:	fa22 f303 	lsr.w	r3, r2, r3
}
 800249c:	4618      	mov	r0, r3
 800249e:	bd80      	pop	{r7, pc}
 80024a0:	40021000 	.word	0x40021000
 80024a4:	08007638 	.word	0x08007638

080024a8 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80024a8:	b480      	push	{r7}
 80024aa:	b087      	sub	sp, #28
 80024ac:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80024ae:	4b1e      	ldr	r3, [pc, #120]	; (8002528 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80024b0:	68db      	ldr	r3, [r3, #12]
 80024b2:	f003 0303 	and.w	r3, r3, #3
 80024b6:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80024b8:	4b1b      	ldr	r3, [pc, #108]	; (8002528 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80024ba:	68db      	ldr	r3, [r3, #12]
 80024bc:	091b      	lsrs	r3, r3, #4
 80024be:	f003 030f 	and.w	r3, r3, #15
 80024c2:	3301      	adds	r3, #1
 80024c4:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80024c6:	693b      	ldr	r3, [r7, #16]
 80024c8:	2b03      	cmp	r3, #3
 80024ca:	d10c      	bne.n	80024e6 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80024cc:	4a17      	ldr	r2, [pc, #92]	; (800252c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80024d4:	4a14      	ldr	r2, [pc, #80]	; (8002528 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80024d6:	68d2      	ldr	r2, [r2, #12]
 80024d8:	0a12      	lsrs	r2, r2, #8
 80024da:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80024de:	fb02 f303 	mul.w	r3, r2, r3
 80024e2:	617b      	str	r3, [r7, #20]
    break;
 80024e4:	e00c      	b.n	8002500 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80024e6:	4a12      	ldr	r2, [pc, #72]	; (8002530 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80024ee:	4a0e      	ldr	r2, [pc, #56]	; (8002528 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80024f0:	68d2      	ldr	r2, [r2, #12]
 80024f2:	0a12      	lsrs	r2, r2, #8
 80024f4:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80024f8:	fb02 f303 	mul.w	r3, r2, r3
 80024fc:	617b      	str	r3, [r7, #20]
    break;
 80024fe:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002500:	4b09      	ldr	r3, [pc, #36]	; (8002528 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002502:	68db      	ldr	r3, [r3, #12]
 8002504:	0e5b      	lsrs	r3, r3, #25
 8002506:	f003 0303 	and.w	r3, r3, #3
 800250a:	3301      	adds	r3, #1
 800250c:	005b      	lsls	r3, r3, #1
 800250e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8002510:	697a      	ldr	r2, [r7, #20]
 8002512:	68bb      	ldr	r3, [r7, #8]
 8002514:	fbb2 f3f3 	udiv	r3, r2, r3
 8002518:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800251a:	687b      	ldr	r3, [r7, #4]
}
 800251c:	4618      	mov	r0, r3
 800251e:	371c      	adds	r7, #28
 8002520:	46bd      	mov	sp, r7
 8002522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002526:	4770      	bx	lr
 8002528:	40021000 	.word	0x40021000
 800252c:	016e3600 	.word	0x016e3600
 8002530:	00f42400 	.word	0x00f42400

08002534 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	b086      	sub	sp, #24
 8002538:	af00      	add	r7, sp, #0
 800253a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800253c:	2300      	movs	r3, #0
 800253e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002540:	2300      	movs	r3, #0
 8002542:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800254c:	2b00      	cmp	r3, #0
 800254e:	f000 8098 	beq.w	8002682 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002552:	2300      	movs	r3, #0
 8002554:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002556:	4b43      	ldr	r3, [pc, #268]	; (8002664 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002558:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800255a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800255e:	2b00      	cmp	r3, #0
 8002560:	d10d      	bne.n	800257e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002562:	4b40      	ldr	r3, [pc, #256]	; (8002664 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002564:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002566:	4a3f      	ldr	r2, [pc, #252]	; (8002664 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002568:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800256c:	6593      	str	r3, [r2, #88]	; 0x58
 800256e:	4b3d      	ldr	r3, [pc, #244]	; (8002664 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002570:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002572:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002576:	60bb      	str	r3, [r7, #8]
 8002578:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800257a:	2301      	movs	r3, #1
 800257c:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800257e:	4b3a      	ldr	r3, [pc, #232]	; (8002668 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	4a39      	ldr	r2, [pc, #228]	; (8002668 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002584:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002588:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800258a:	f7fe fe2f 	bl	80011ec <HAL_GetTick>
 800258e:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002590:	e009      	b.n	80025a6 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002592:	f7fe fe2b 	bl	80011ec <HAL_GetTick>
 8002596:	4602      	mov	r2, r0
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	1ad3      	subs	r3, r2, r3
 800259c:	2b02      	cmp	r3, #2
 800259e:	d902      	bls.n	80025a6 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80025a0:	2303      	movs	r3, #3
 80025a2:	74fb      	strb	r3, [r7, #19]
        break;
 80025a4:	e005      	b.n	80025b2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80025a6:	4b30      	ldr	r3, [pc, #192]	; (8002668 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d0ef      	beq.n	8002592 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80025b2:	7cfb      	ldrb	r3, [r7, #19]
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d159      	bne.n	800266c <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80025b8:	4b2a      	ldr	r3, [pc, #168]	; (8002664 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80025ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80025be:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80025c2:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80025c4:	697b      	ldr	r3, [r7, #20]
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d01e      	beq.n	8002608 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80025ce:	697a      	ldr	r2, [r7, #20]
 80025d0:	429a      	cmp	r2, r3
 80025d2:	d019      	beq.n	8002608 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80025d4:	4b23      	ldr	r3, [pc, #140]	; (8002664 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80025d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80025da:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80025de:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80025e0:	4b20      	ldr	r3, [pc, #128]	; (8002664 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80025e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80025e6:	4a1f      	ldr	r2, [pc, #124]	; (8002664 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80025e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80025ec:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80025f0:	4b1c      	ldr	r3, [pc, #112]	; (8002664 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80025f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80025f6:	4a1b      	ldr	r2, [pc, #108]	; (8002664 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80025f8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80025fc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002600:	4a18      	ldr	r2, [pc, #96]	; (8002664 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002602:	697b      	ldr	r3, [r7, #20]
 8002604:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002608:	697b      	ldr	r3, [r7, #20]
 800260a:	f003 0301 	and.w	r3, r3, #1
 800260e:	2b00      	cmp	r3, #0
 8002610:	d016      	beq.n	8002640 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002612:	f7fe fdeb 	bl	80011ec <HAL_GetTick>
 8002616:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002618:	e00b      	b.n	8002632 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800261a:	f7fe fde7 	bl	80011ec <HAL_GetTick>
 800261e:	4602      	mov	r2, r0
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	1ad3      	subs	r3, r2, r3
 8002624:	f241 3288 	movw	r2, #5000	; 0x1388
 8002628:	4293      	cmp	r3, r2
 800262a:	d902      	bls.n	8002632 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800262c:	2303      	movs	r3, #3
 800262e:	74fb      	strb	r3, [r7, #19]
            break;
 8002630:	e006      	b.n	8002640 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002632:	4b0c      	ldr	r3, [pc, #48]	; (8002664 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002634:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002638:	f003 0302 	and.w	r3, r3, #2
 800263c:	2b00      	cmp	r3, #0
 800263e:	d0ec      	beq.n	800261a <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8002640:	7cfb      	ldrb	r3, [r7, #19]
 8002642:	2b00      	cmp	r3, #0
 8002644:	d10b      	bne.n	800265e <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002646:	4b07      	ldr	r3, [pc, #28]	; (8002664 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002648:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800264c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002654:	4903      	ldr	r1, [pc, #12]	; (8002664 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002656:	4313      	orrs	r3, r2
 8002658:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800265c:	e008      	b.n	8002670 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800265e:	7cfb      	ldrb	r3, [r7, #19]
 8002660:	74bb      	strb	r3, [r7, #18]
 8002662:	e005      	b.n	8002670 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8002664:	40021000 	.word	0x40021000
 8002668:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800266c:	7cfb      	ldrb	r3, [r7, #19]
 800266e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002670:	7c7b      	ldrb	r3, [r7, #17]
 8002672:	2b01      	cmp	r3, #1
 8002674:	d105      	bne.n	8002682 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002676:	4ba7      	ldr	r3, [pc, #668]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002678:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800267a:	4aa6      	ldr	r2, [pc, #664]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800267c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002680:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	f003 0301 	and.w	r3, r3, #1
 800268a:	2b00      	cmp	r3, #0
 800268c:	d00a      	beq.n	80026a4 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800268e:	4ba1      	ldr	r3, [pc, #644]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002690:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002694:	f023 0203 	bic.w	r2, r3, #3
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	685b      	ldr	r3, [r3, #4]
 800269c:	499d      	ldr	r1, [pc, #628]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800269e:	4313      	orrs	r3, r2
 80026a0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	f003 0302 	and.w	r3, r3, #2
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d00a      	beq.n	80026c6 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80026b0:	4b98      	ldr	r3, [pc, #608]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80026b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80026b6:	f023 020c 	bic.w	r2, r3, #12
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	689b      	ldr	r3, [r3, #8]
 80026be:	4995      	ldr	r1, [pc, #596]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80026c0:	4313      	orrs	r3, r2
 80026c2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	f003 0304 	and.w	r3, r3, #4
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d00a      	beq.n	80026e8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80026d2:	4b90      	ldr	r3, [pc, #576]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80026d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80026d8:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	68db      	ldr	r3, [r3, #12]
 80026e0:	498c      	ldr	r1, [pc, #560]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80026e2:	4313      	orrs	r3, r2
 80026e4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	f003 0308 	and.w	r3, r3, #8
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d00a      	beq.n	800270a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80026f4:	4b87      	ldr	r3, [pc, #540]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80026f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80026fa:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	691b      	ldr	r3, [r3, #16]
 8002702:	4984      	ldr	r1, [pc, #528]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002704:	4313      	orrs	r3, r2
 8002706:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	f003 0310 	and.w	r3, r3, #16
 8002712:	2b00      	cmp	r3, #0
 8002714:	d00a      	beq.n	800272c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002716:	4b7f      	ldr	r3, [pc, #508]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002718:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800271c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	695b      	ldr	r3, [r3, #20]
 8002724:	497b      	ldr	r1, [pc, #492]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002726:	4313      	orrs	r3, r2
 8002728:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	f003 0320 	and.w	r3, r3, #32
 8002734:	2b00      	cmp	r3, #0
 8002736:	d00a      	beq.n	800274e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002738:	4b76      	ldr	r3, [pc, #472]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800273a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800273e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	699b      	ldr	r3, [r3, #24]
 8002746:	4973      	ldr	r1, [pc, #460]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002748:	4313      	orrs	r3, r2
 800274a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002756:	2b00      	cmp	r3, #0
 8002758:	d00a      	beq.n	8002770 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800275a:	4b6e      	ldr	r3, [pc, #440]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800275c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002760:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	69db      	ldr	r3, [r3, #28]
 8002768:	496a      	ldr	r1, [pc, #424]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800276a:	4313      	orrs	r3, r2
 800276c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002778:	2b00      	cmp	r3, #0
 800277a:	d00a      	beq.n	8002792 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800277c:	4b65      	ldr	r3, [pc, #404]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800277e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002782:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	6a1b      	ldr	r3, [r3, #32]
 800278a:	4962      	ldr	r1, [pc, #392]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800278c:	4313      	orrs	r3, r2
 800278e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800279a:	2b00      	cmp	r3, #0
 800279c:	d00a      	beq.n	80027b4 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800279e:	4b5d      	ldr	r3, [pc, #372]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80027a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80027a4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027ac:	4959      	ldr	r1, [pc, #356]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80027ae:	4313      	orrs	r3, r2
 80027b0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d00a      	beq.n	80027d6 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80027c0:	4b54      	ldr	r3, [pc, #336]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80027c2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80027c6:	f023 0203 	bic.w	r2, r3, #3
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027ce:	4951      	ldr	r1, [pc, #324]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80027d0:	4313      	orrs	r3, r2
 80027d2:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d00a      	beq.n	80027f8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80027e2:	4b4c      	ldr	r3, [pc, #304]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80027e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80027e8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027f0:	4948      	ldr	r1, [pc, #288]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80027f2:	4313      	orrs	r3, r2
 80027f4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002800:	2b00      	cmp	r3, #0
 8002802:	d015      	beq.n	8002830 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002804:	4b43      	ldr	r3, [pc, #268]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002806:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800280a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002812:	4940      	ldr	r1, [pc, #256]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002814:	4313      	orrs	r3, r2
 8002816:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800281e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002822:	d105      	bne.n	8002830 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002824:	4b3b      	ldr	r3, [pc, #236]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002826:	68db      	ldr	r3, [r3, #12]
 8002828:	4a3a      	ldr	r2, [pc, #232]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800282a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800282e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002838:	2b00      	cmp	r3, #0
 800283a:	d015      	beq.n	8002868 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800283c:	4b35      	ldr	r3, [pc, #212]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800283e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002842:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800284a:	4932      	ldr	r1, [pc, #200]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800284c:	4313      	orrs	r3, r2
 800284e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002856:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800285a:	d105      	bne.n	8002868 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800285c:	4b2d      	ldr	r3, [pc, #180]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800285e:	68db      	ldr	r3, [r3, #12]
 8002860:	4a2c      	ldr	r2, [pc, #176]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002862:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002866:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002870:	2b00      	cmp	r3, #0
 8002872:	d015      	beq.n	80028a0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8002874:	4b27      	ldr	r3, [pc, #156]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002876:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800287a:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002882:	4924      	ldr	r1, [pc, #144]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002884:	4313      	orrs	r3, r2
 8002886:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800288e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002892:	d105      	bne.n	80028a0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002894:	4b1f      	ldr	r3, [pc, #124]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002896:	68db      	ldr	r3, [r3, #12]
 8002898:	4a1e      	ldr	r2, [pc, #120]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800289a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800289e:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d015      	beq.n	80028d8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80028ac:	4b19      	ldr	r3, [pc, #100]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80028ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80028b2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80028ba:	4916      	ldr	r1, [pc, #88]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80028bc:	4313      	orrs	r3, r2
 80028be:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80028c6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80028ca:	d105      	bne.n	80028d8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80028cc:	4b11      	ldr	r3, [pc, #68]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80028ce:	68db      	ldr	r3, [r3, #12]
 80028d0:	4a10      	ldr	r2, [pc, #64]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80028d2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80028d6:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d019      	beq.n	8002918 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80028e4:	4b0b      	ldr	r3, [pc, #44]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80028e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80028ea:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028f2:	4908      	ldr	r1, [pc, #32]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80028f4:	4313      	orrs	r3, r2
 80028f6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028fe:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002902:	d109      	bne.n	8002918 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002904:	4b03      	ldr	r3, [pc, #12]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002906:	68db      	ldr	r3, [r3, #12]
 8002908:	4a02      	ldr	r2, [pc, #8]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800290a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800290e:	60d3      	str	r3, [r2, #12]
 8002910:	e002      	b.n	8002918 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8002912:	bf00      	nop
 8002914:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002920:	2b00      	cmp	r3, #0
 8002922:	d015      	beq.n	8002950 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002924:	4b29      	ldr	r3, [pc, #164]	; (80029cc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002926:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800292a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002932:	4926      	ldr	r1, [pc, #152]	; (80029cc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002934:	4313      	orrs	r3, r2
 8002936:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800293e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002942:	d105      	bne.n	8002950 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8002944:	4b21      	ldr	r3, [pc, #132]	; (80029cc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002946:	68db      	ldr	r3, [r3, #12]
 8002948:	4a20      	ldr	r2, [pc, #128]	; (80029cc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800294a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800294e:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002958:	2b00      	cmp	r3, #0
 800295a:	d015      	beq.n	8002988 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 800295c:	4b1b      	ldr	r3, [pc, #108]	; (80029cc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800295e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002962:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800296a:	4918      	ldr	r1, [pc, #96]	; (80029cc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800296c:	4313      	orrs	r3, r2
 800296e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002976:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800297a:	d105      	bne.n	8002988 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800297c:	4b13      	ldr	r3, [pc, #76]	; (80029cc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800297e:	68db      	ldr	r3, [r3, #12]
 8002980:	4a12      	ldr	r2, [pc, #72]	; (80029cc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002982:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002986:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002990:	2b00      	cmp	r3, #0
 8002992:	d015      	beq.n	80029c0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8002994:	4b0d      	ldr	r3, [pc, #52]	; (80029cc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002996:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800299a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029a2:	490a      	ldr	r1, [pc, #40]	; (80029cc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80029a4:	4313      	orrs	r3, r2
 80029a6:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029ae:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80029b2:	d105      	bne.n	80029c0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80029b4:	4b05      	ldr	r3, [pc, #20]	; (80029cc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80029b6:	68db      	ldr	r3, [r3, #12]
 80029b8:	4a04      	ldr	r2, [pc, #16]	; (80029cc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80029ba:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80029be:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80029c0:	7cbb      	ldrb	r3, [r7, #18]
}
 80029c2:	4618      	mov	r0, r3
 80029c4:	3718      	adds	r7, #24
 80029c6:	46bd      	mov	sp, r7
 80029c8:	bd80      	pop	{r7, pc}
 80029ca:	bf00      	nop
 80029cc:	40021000 	.word	0x40021000

080029d0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80029d0:	b580      	push	{r7, lr}
 80029d2:	b082      	sub	sp, #8
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d101      	bne.n	80029e2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80029de:	2301      	movs	r3, #1
 80029e0:	e049      	b.n	8002a76 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80029e8:	b2db      	uxtb	r3, r3
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d106      	bne.n	80029fc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	2200      	movs	r2, #0
 80029f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80029f6:	6878      	ldr	r0, [r7, #4]
 80029f8:	f7fe f99e 	bl	8000d38 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	2202      	movs	r2, #2
 8002a00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681a      	ldr	r2, [r3, #0]
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	3304      	adds	r3, #4
 8002a0c:	4619      	mov	r1, r3
 8002a0e:	4610      	mov	r0, r2
 8002a10:	f000 fbd2 	bl	80031b8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	2201      	movs	r2, #1
 8002a18:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	2201      	movs	r2, #1
 8002a20:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	2201      	movs	r2, #1
 8002a28:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	2201      	movs	r2, #1
 8002a30:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	2201      	movs	r2, #1
 8002a38:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	2201      	movs	r2, #1
 8002a40:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	2201      	movs	r2, #1
 8002a48:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	2201      	movs	r2, #1
 8002a50:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	2201      	movs	r2, #1
 8002a58:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	2201      	movs	r2, #1
 8002a60:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	2201      	movs	r2, #1
 8002a68:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	2201      	movs	r2, #1
 8002a70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002a74:	2300      	movs	r3, #0
}
 8002a76:	4618      	mov	r0, r3
 8002a78:	3708      	adds	r7, #8
 8002a7a:	46bd      	mov	sp, r7
 8002a7c:	bd80      	pop	{r7, pc}

08002a7e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002a7e:	b580      	push	{r7, lr}
 8002a80:	b082      	sub	sp, #8
 8002a82:	af00      	add	r7, sp, #0
 8002a84:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d101      	bne.n	8002a90 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002a8c:	2301      	movs	r3, #1
 8002a8e:	e049      	b.n	8002b24 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002a96:	b2db      	uxtb	r3, r3
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d106      	bne.n	8002aaa <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	2200      	movs	r2, #0
 8002aa0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002aa4:	6878      	ldr	r0, [r7, #4]
 8002aa6:	f000 f841 	bl	8002b2c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	2202      	movs	r2, #2
 8002aae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681a      	ldr	r2, [r3, #0]
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	3304      	adds	r3, #4
 8002aba:	4619      	mov	r1, r3
 8002abc:	4610      	mov	r0, r2
 8002abe:	f000 fb7b 	bl	80031b8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	2201      	movs	r2, #1
 8002ac6:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	2201      	movs	r2, #1
 8002ace:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	2201      	movs	r2, #1
 8002ad6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	2201      	movs	r2, #1
 8002ade:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	2201      	movs	r2, #1
 8002ae6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	2201      	movs	r2, #1
 8002aee:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	2201      	movs	r2, #1
 8002af6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	2201      	movs	r2, #1
 8002afe:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	2201      	movs	r2, #1
 8002b06:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	2201      	movs	r2, #1
 8002b0e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	2201      	movs	r2, #1
 8002b16:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	2201      	movs	r2, #1
 8002b1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002b22:	2300      	movs	r3, #0
}
 8002b24:	4618      	mov	r0, r3
 8002b26:	3708      	adds	r7, #8
 8002b28:	46bd      	mov	sp, r7
 8002b2a:	bd80      	pop	{r7, pc}

08002b2c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002b2c:	b480      	push	{r7}
 8002b2e:	b083      	sub	sp, #12
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002b34:	bf00      	nop
 8002b36:	370c      	adds	r7, #12
 8002b38:	46bd      	mov	sp, r7
 8002b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b3e:	4770      	bx	lr

08002b40 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002b40:	b580      	push	{r7, lr}
 8002b42:	b084      	sub	sp, #16
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	6078      	str	r0, [r7, #4]
 8002b48:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002b4a:	683b      	ldr	r3, [r7, #0]
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d109      	bne.n	8002b64 <HAL_TIM_PWM_Start+0x24>
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002b56:	b2db      	uxtb	r3, r3
 8002b58:	2b01      	cmp	r3, #1
 8002b5a:	bf14      	ite	ne
 8002b5c:	2301      	movne	r3, #1
 8002b5e:	2300      	moveq	r3, #0
 8002b60:	b2db      	uxtb	r3, r3
 8002b62:	e03c      	b.n	8002bde <HAL_TIM_PWM_Start+0x9e>
 8002b64:	683b      	ldr	r3, [r7, #0]
 8002b66:	2b04      	cmp	r3, #4
 8002b68:	d109      	bne.n	8002b7e <HAL_TIM_PWM_Start+0x3e>
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8002b70:	b2db      	uxtb	r3, r3
 8002b72:	2b01      	cmp	r3, #1
 8002b74:	bf14      	ite	ne
 8002b76:	2301      	movne	r3, #1
 8002b78:	2300      	moveq	r3, #0
 8002b7a:	b2db      	uxtb	r3, r3
 8002b7c:	e02f      	b.n	8002bde <HAL_TIM_PWM_Start+0x9e>
 8002b7e:	683b      	ldr	r3, [r7, #0]
 8002b80:	2b08      	cmp	r3, #8
 8002b82:	d109      	bne.n	8002b98 <HAL_TIM_PWM_Start+0x58>
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002b8a:	b2db      	uxtb	r3, r3
 8002b8c:	2b01      	cmp	r3, #1
 8002b8e:	bf14      	ite	ne
 8002b90:	2301      	movne	r3, #1
 8002b92:	2300      	moveq	r3, #0
 8002b94:	b2db      	uxtb	r3, r3
 8002b96:	e022      	b.n	8002bde <HAL_TIM_PWM_Start+0x9e>
 8002b98:	683b      	ldr	r3, [r7, #0]
 8002b9a:	2b0c      	cmp	r3, #12
 8002b9c:	d109      	bne.n	8002bb2 <HAL_TIM_PWM_Start+0x72>
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002ba4:	b2db      	uxtb	r3, r3
 8002ba6:	2b01      	cmp	r3, #1
 8002ba8:	bf14      	ite	ne
 8002baa:	2301      	movne	r3, #1
 8002bac:	2300      	moveq	r3, #0
 8002bae:	b2db      	uxtb	r3, r3
 8002bb0:	e015      	b.n	8002bde <HAL_TIM_PWM_Start+0x9e>
 8002bb2:	683b      	ldr	r3, [r7, #0]
 8002bb4:	2b10      	cmp	r3, #16
 8002bb6:	d109      	bne.n	8002bcc <HAL_TIM_PWM_Start+0x8c>
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002bbe:	b2db      	uxtb	r3, r3
 8002bc0:	2b01      	cmp	r3, #1
 8002bc2:	bf14      	ite	ne
 8002bc4:	2301      	movne	r3, #1
 8002bc6:	2300      	moveq	r3, #0
 8002bc8:	b2db      	uxtb	r3, r3
 8002bca:	e008      	b.n	8002bde <HAL_TIM_PWM_Start+0x9e>
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8002bd2:	b2db      	uxtb	r3, r3
 8002bd4:	2b01      	cmp	r3, #1
 8002bd6:	bf14      	ite	ne
 8002bd8:	2301      	movne	r3, #1
 8002bda:	2300      	moveq	r3, #0
 8002bdc:	b2db      	uxtb	r3, r3
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d001      	beq.n	8002be6 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8002be2:	2301      	movs	r3, #1
 8002be4:	e0a6      	b.n	8002d34 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002be6:	683b      	ldr	r3, [r7, #0]
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d104      	bne.n	8002bf6 <HAL_TIM_PWM_Start+0xb6>
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	2202      	movs	r2, #2
 8002bf0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002bf4:	e023      	b.n	8002c3e <HAL_TIM_PWM_Start+0xfe>
 8002bf6:	683b      	ldr	r3, [r7, #0]
 8002bf8:	2b04      	cmp	r3, #4
 8002bfa:	d104      	bne.n	8002c06 <HAL_TIM_PWM_Start+0xc6>
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	2202      	movs	r2, #2
 8002c00:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002c04:	e01b      	b.n	8002c3e <HAL_TIM_PWM_Start+0xfe>
 8002c06:	683b      	ldr	r3, [r7, #0]
 8002c08:	2b08      	cmp	r3, #8
 8002c0a:	d104      	bne.n	8002c16 <HAL_TIM_PWM_Start+0xd6>
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	2202      	movs	r2, #2
 8002c10:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002c14:	e013      	b.n	8002c3e <HAL_TIM_PWM_Start+0xfe>
 8002c16:	683b      	ldr	r3, [r7, #0]
 8002c18:	2b0c      	cmp	r3, #12
 8002c1a:	d104      	bne.n	8002c26 <HAL_TIM_PWM_Start+0xe6>
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	2202      	movs	r2, #2
 8002c20:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8002c24:	e00b      	b.n	8002c3e <HAL_TIM_PWM_Start+0xfe>
 8002c26:	683b      	ldr	r3, [r7, #0]
 8002c28:	2b10      	cmp	r3, #16
 8002c2a:	d104      	bne.n	8002c36 <HAL_TIM_PWM_Start+0xf6>
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	2202      	movs	r2, #2
 8002c30:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002c34:	e003      	b.n	8002c3e <HAL_TIM_PWM_Start+0xfe>
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	2202      	movs	r2, #2
 8002c3a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	2201      	movs	r2, #1
 8002c44:	6839      	ldr	r1, [r7, #0]
 8002c46:	4618      	mov	r0, r3
 8002c48:	f000 ff24 	bl	8003a94 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	4a3a      	ldr	r2, [pc, #232]	; (8002d3c <HAL_TIM_PWM_Start+0x1fc>)
 8002c52:	4293      	cmp	r3, r2
 8002c54:	d018      	beq.n	8002c88 <HAL_TIM_PWM_Start+0x148>
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	4a39      	ldr	r2, [pc, #228]	; (8002d40 <HAL_TIM_PWM_Start+0x200>)
 8002c5c:	4293      	cmp	r3, r2
 8002c5e:	d013      	beq.n	8002c88 <HAL_TIM_PWM_Start+0x148>
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	4a37      	ldr	r2, [pc, #220]	; (8002d44 <HAL_TIM_PWM_Start+0x204>)
 8002c66:	4293      	cmp	r3, r2
 8002c68:	d00e      	beq.n	8002c88 <HAL_TIM_PWM_Start+0x148>
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	4a36      	ldr	r2, [pc, #216]	; (8002d48 <HAL_TIM_PWM_Start+0x208>)
 8002c70:	4293      	cmp	r3, r2
 8002c72:	d009      	beq.n	8002c88 <HAL_TIM_PWM_Start+0x148>
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	4a34      	ldr	r2, [pc, #208]	; (8002d4c <HAL_TIM_PWM_Start+0x20c>)
 8002c7a:	4293      	cmp	r3, r2
 8002c7c:	d004      	beq.n	8002c88 <HAL_TIM_PWM_Start+0x148>
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	4a33      	ldr	r2, [pc, #204]	; (8002d50 <HAL_TIM_PWM_Start+0x210>)
 8002c84:	4293      	cmp	r3, r2
 8002c86:	d101      	bne.n	8002c8c <HAL_TIM_PWM_Start+0x14c>
 8002c88:	2301      	movs	r3, #1
 8002c8a:	e000      	b.n	8002c8e <HAL_TIM_PWM_Start+0x14e>
 8002c8c:	2300      	movs	r3, #0
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d007      	beq.n	8002ca2 <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002ca0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	4a25      	ldr	r2, [pc, #148]	; (8002d3c <HAL_TIM_PWM_Start+0x1fc>)
 8002ca8:	4293      	cmp	r3, r2
 8002caa:	d022      	beq.n	8002cf2 <HAL_TIM_PWM_Start+0x1b2>
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002cb4:	d01d      	beq.n	8002cf2 <HAL_TIM_PWM_Start+0x1b2>
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	4a26      	ldr	r2, [pc, #152]	; (8002d54 <HAL_TIM_PWM_Start+0x214>)
 8002cbc:	4293      	cmp	r3, r2
 8002cbe:	d018      	beq.n	8002cf2 <HAL_TIM_PWM_Start+0x1b2>
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	4a24      	ldr	r2, [pc, #144]	; (8002d58 <HAL_TIM_PWM_Start+0x218>)
 8002cc6:	4293      	cmp	r3, r2
 8002cc8:	d013      	beq.n	8002cf2 <HAL_TIM_PWM_Start+0x1b2>
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	4a23      	ldr	r2, [pc, #140]	; (8002d5c <HAL_TIM_PWM_Start+0x21c>)
 8002cd0:	4293      	cmp	r3, r2
 8002cd2:	d00e      	beq.n	8002cf2 <HAL_TIM_PWM_Start+0x1b2>
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	4a19      	ldr	r2, [pc, #100]	; (8002d40 <HAL_TIM_PWM_Start+0x200>)
 8002cda:	4293      	cmp	r3, r2
 8002cdc:	d009      	beq.n	8002cf2 <HAL_TIM_PWM_Start+0x1b2>
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	4a18      	ldr	r2, [pc, #96]	; (8002d44 <HAL_TIM_PWM_Start+0x204>)
 8002ce4:	4293      	cmp	r3, r2
 8002ce6:	d004      	beq.n	8002cf2 <HAL_TIM_PWM_Start+0x1b2>
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	4a18      	ldr	r2, [pc, #96]	; (8002d50 <HAL_TIM_PWM_Start+0x210>)
 8002cee:	4293      	cmp	r3, r2
 8002cf0:	d115      	bne.n	8002d1e <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	689a      	ldr	r2, [r3, #8]
 8002cf8:	4b19      	ldr	r3, [pc, #100]	; (8002d60 <HAL_TIM_PWM_Start+0x220>)
 8002cfa:	4013      	ands	r3, r2
 8002cfc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	2b06      	cmp	r3, #6
 8002d02:	d015      	beq.n	8002d30 <HAL_TIM_PWM_Start+0x1f0>
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002d0a:	d011      	beq.n	8002d30 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	681a      	ldr	r2, [r3, #0]
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	f042 0201 	orr.w	r2, r2, #1
 8002d1a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002d1c:	e008      	b.n	8002d30 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	681a      	ldr	r2, [r3, #0]
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f042 0201 	orr.w	r2, r2, #1
 8002d2c:	601a      	str	r2, [r3, #0]
 8002d2e:	e000      	b.n	8002d32 <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002d30:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8002d32:	2300      	movs	r3, #0
}
 8002d34:	4618      	mov	r0, r3
 8002d36:	3710      	adds	r7, #16
 8002d38:	46bd      	mov	sp, r7
 8002d3a:	bd80      	pop	{r7, pc}
 8002d3c:	40012c00 	.word	0x40012c00
 8002d40:	40013400 	.word	0x40013400
 8002d44:	40014000 	.word	0x40014000
 8002d48:	40014400 	.word	0x40014400
 8002d4c:	40014800 	.word	0x40014800
 8002d50:	40015000 	.word	0x40015000
 8002d54:	40000400 	.word	0x40000400
 8002d58:	40000800 	.word	0x40000800
 8002d5c:	40000c00 	.word	0x40000c00
 8002d60:	00010007 	.word	0x00010007

08002d64 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002d64:	b580      	push	{r7, lr}
 8002d66:	b086      	sub	sp, #24
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	60f8      	str	r0, [r7, #12]
 8002d6c:	60b9      	str	r1, [r7, #8]
 8002d6e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002d70:	2300      	movs	r3, #0
 8002d72:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002d7a:	2b01      	cmp	r3, #1
 8002d7c:	d101      	bne.n	8002d82 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8002d7e:	2302      	movs	r3, #2
 8002d80:	e0ff      	b.n	8002f82 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	2201      	movs	r2, #1
 8002d86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	2b14      	cmp	r3, #20
 8002d8e:	f200 80f0 	bhi.w	8002f72 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8002d92:	a201      	add	r2, pc, #4	; (adr r2, 8002d98 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8002d94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d98:	08002ded 	.word	0x08002ded
 8002d9c:	08002f73 	.word	0x08002f73
 8002da0:	08002f73 	.word	0x08002f73
 8002da4:	08002f73 	.word	0x08002f73
 8002da8:	08002e2d 	.word	0x08002e2d
 8002dac:	08002f73 	.word	0x08002f73
 8002db0:	08002f73 	.word	0x08002f73
 8002db4:	08002f73 	.word	0x08002f73
 8002db8:	08002e6f 	.word	0x08002e6f
 8002dbc:	08002f73 	.word	0x08002f73
 8002dc0:	08002f73 	.word	0x08002f73
 8002dc4:	08002f73 	.word	0x08002f73
 8002dc8:	08002eaf 	.word	0x08002eaf
 8002dcc:	08002f73 	.word	0x08002f73
 8002dd0:	08002f73 	.word	0x08002f73
 8002dd4:	08002f73 	.word	0x08002f73
 8002dd8:	08002ef1 	.word	0x08002ef1
 8002ddc:	08002f73 	.word	0x08002f73
 8002de0:	08002f73 	.word	0x08002f73
 8002de4:	08002f73 	.word	0x08002f73
 8002de8:	08002f31 	.word	0x08002f31
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	68b9      	ldr	r1, [r7, #8]
 8002df2:	4618      	mov	r0, r3
 8002df4:	f000 fa88 	bl	8003308 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	699a      	ldr	r2, [r3, #24]
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	f042 0208 	orr.w	r2, r2, #8
 8002e06:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	699a      	ldr	r2, [r3, #24]
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	f022 0204 	bic.w	r2, r2, #4
 8002e16:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	6999      	ldr	r1, [r3, #24]
 8002e1e:	68bb      	ldr	r3, [r7, #8]
 8002e20:	691a      	ldr	r2, [r3, #16]
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	430a      	orrs	r2, r1
 8002e28:	619a      	str	r2, [r3, #24]
      break;
 8002e2a:	e0a5      	b.n	8002f78 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	68b9      	ldr	r1, [r7, #8]
 8002e32:	4618      	mov	r0, r3
 8002e34:	f000 fb02 	bl	800343c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	699a      	ldr	r2, [r3, #24]
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002e46:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	699a      	ldr	r2, [r3, #24]
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002e56:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	6999      	ldr	r1, [r3, #24]
 8002e5e:	68bb      	ldr	r3, [r7, #8]
 8002e60:	691b      	ldr	r3, [r3, #16]
 8002e62:	021a      	lsls	r2, r3, #8
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	430a      	orrs	r2, r1
 8002e6a:	619a      	str	r2, [r3, #24]
      break;
 8002e6c:	e084      	b.n	8002f78 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	68b9      	ldr	r1, [r7, #8]
 8002e74:	4618      	mov	r0, r3
 8002e76:	f000 fb75 	bl	8003564 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	69da      	ldr	r2, [r3, #28]
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	f042 0208 	orr.w	r2, r2, #8
 8002e88:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	69da      	ldr	r2, [r3, #28]
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	f022 0204 	bic.w	r2, r2, #4
 8002e98:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	69d9      	ldr	r1, [r3, #28]
 8002ea0:	68bb      	ldr	r3, [r7, #8]
 8002ea2:	691a      	ldr	r2, [r3, #16]
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	430a      	orrs	r2, r1
 8002eaa:	61da      	str	r2, [r3, #28]
      break;
 8002eac:	e064      	b.n	8002f78 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	68b9      	ldr	r1, [r7, #8]
 8002eb4:	4618      	mov	r0, r3
 8002eb6:	f000 fbe7 	bl	8003688 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	69da      	ldr	r2, [r3, #28]
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002ec8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	69da      	ldr	r2, [r3, #28]
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002ed8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	69d9      	ldr	r1, [r3, #28]
 8002ee0:	68bb      	ldr	r3, [r7, #8]
 8002ee2:	691b      	ldr	r3, [r3, #16]
 8002ee4:	021a      	lsls	r2, r3, #8
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	430a      	orrs	r2, r1
 8002eec:	61da      	str	r2, [r3, #28]
      break;
 8002eee:	e043      	b.n	8002f78 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	68b9      	ldr	r1, [r7, #8]
 8002ef6:	4618      	mov	r0, r3
 8002ef8:	f000 fc5a 	bl	80037b0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	f042 0208 	orr.w	r2, r2, #8
 8002f0a:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	f022 0204 	bic.w	r2, r2, #4
 8002f1a:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8002f22:	68bb      	ldr	r3, [r7, #8]
 8002f24:	691a      	ldr	r2, [r3, #16]
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	430a      	orrs	r2, r1
 8002f2c:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 8002f2e:	e023      	b.n	8002f78 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	68b9      	ldr	r1, [r7, #8]
 8002f36:	4618      	mov	r0, r3
 8002f38:	f000 fca4 	bl	8003884 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002f4a:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002f5a:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8002f62:	68bb      	ldr	r3, [r7, #8]
 8002f64:	691b      	ldr	r3, [r3, #16]
 8002f66:	021a      	lsls	r2, r3, #8
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	430a      	orrs	r2, r1
 8002f6e:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 8002f70:	e002      	b.n	8002f78 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8002f72:	2301      	movs	r3, #1
 8002f74:	75fb      	strb	r3, [r7, #23]
      break;
 8002f76:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	2200      	movs	r2, #0
 8002f7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002f80:	7dfb      	ldrb	r3, [r7, #23]
}
 8002f82:	4618      	mov	r0, r3
 8002f84:	3718      	adds	r7, #24
 8002f86:	46bd      	mov	sp, r7
 8002f88:	bd80      	pop	{r7, pc}
 8002f8a:	bf00      	nop

08002f8c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002f8c:	b580      	push	{r7, lr}
 8002f8e:	b084      	sub	sp, #16
 8002f90:	af00      	add	r7, sp, #0
 8002f92:	6078      	str	r0, [r7, #4]
 8002f94:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002f96:	2300      	movs	r3, #0
 8002f98:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002fa0:	2b01      	cmp	r3, #1
 8002fa2:	d101      	bne.n	8002fa8 <HAL_TIM_ConfigClockSource+0x1c>
 8002fa4:	2302      	movs	r3, #2
 8002fa6:	e0f6      	b.n	8003196 <HAL_TIM_ConfigClockSource+0x20a>
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	2201      	movs	r2, #1
 8002fac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	2202      	movs	r2, #2
 8002fb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	689b      	ldr	r3, [r3, #8]
 8002fbe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002fc0:	68bb      	ldr	r3, [r7, #8]
 8002fc2:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 8002fc6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002fca:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002fcc:	68bb      	ldr	r3, [r7, #8]
 8002fce:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002fd2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	68ba      	ldr	r2, [r7, #8]
 8002fda:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002fdc:	683b      	ldr	r3, [r7, #0]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	4a6f      	ldr	r2, [pc, #444]	; (80031a0 <HAL_TIM_ConfigClockSource+0x214>)
 8002fe2:	4293      	cmp	r3, r2
 8002fe4:	f000 80c1 	beq.w	800316a <HAL_TIM_ConfigClockSource+0x1de>
 8002fe8:	4a6d      	ldr	r2, [pc, #436]	; (80031a0 <HAL_TIM_ConfigClockSource+0x214>)
 8002fea:	4293      	cmp	r3, r2
 8002fec:	f200 80c6 	bhi.w	800317c <HAL_TIM_ConfigClockSource+0x1f0>
 8002ff0:	4a6c      	ldr	r2, [pc, #432]	; (80031a4 <HAL_TIM_ConfigClockSource+0x218>)
 8002ff2:	4293      	cmp	r3, r2
 8002ff4:	f000 80b9 	beq.w	800316a <HAL_TIM_ConfigClockSource+0x1de>
 8002ff8:	4a6a      	ldr	r2, [pc, #424]	; (80031a4 <HAL_TIM_ConfigClockSource+0x218>)
 8002ffa:	4293      	cmp	r3, r2
 8002ffc:	f200 80be 	bhi.w	800317c <HAL_TIM_ConfigClockSource+0x1f0>
 8003000:	4a69      	ldr	r2, [pc, #420]	; (80031a8 <HAL_TIM_ConfigClockSource+0x21c>)
 8003002:	4293      	cmp	r3, r2
 8003004:	f000 80b1 	beq.w	800316a <HAL_TIM_ConfigClockSource+0x1de>
 8003008:	4a67      	ldr	r2, [pc, #412]	; (80031a8 <HAL_TIM_ConfigClockSource+0x21c>)
 800300a:	4293      	cmp	r3, r2
 800300c:	f200 80b6 	bhi.w	800317c <HAL_TIM_ConfigClockSource+0x1f0>
 8003010:	4a66      	ldr	r2, [pc, #408]	; (80031ac <HAL_TIM_ConfigClockSource+0x220>)
 8003012:	4293      	cmp	r3, r2
 8003014:	f000 80a9 	beq.w	800316a <HAL_TIM_ConfigClockSource+0x1de>
 8003018:	4a64      	ldr	r2, [pc, #400]	; (80031ac <HAL_TIM_ConfigClockSource+0x220>)
 800301a:	4293      	cmp	r3, r2
 800301c:	f200 80ae 	bhi.w	800317c <HAL_TIM_ConfigClockSource+0x1f0>
 8003020:	4a63      	ldr	r2, [pc, #396]	; (80031b0 <HAL_TIM_ConfigClockSource+0x224>)
 8003022:	4293      	cmp	r3, r2
 8003024:	f000 80a1 	beq.w	800316a <HAL_TIM_ConfigClockSource+0x1de>
 8003028:	4a61      	ldr	r2, [pc, #388]	; (80031b0 <HAL_TIM_ConfigClockSource+0x224>)
 800302a:	4293      	cmp	r3, r2
 800302c:	f200 80a6 	bhi.w	800317c <HAL_TIM_ConfigClockSource+0x1f0>
 8003030:	4a60      	ldr	r2, [pc, #384]	; (80031b4 <HAL_TIM_ConfigClockSource+0x228>)
 8003032:	4293      	cmp	r3, r2
 8003034:	f000 8099 	beq.w	800316a <HAL_TIM_ConfigClockSource+0x1de>
 8003038:	4a5e      	ldr	r2, [pc, #376]	; (80031b4 <HAL_TIM_ConfigClockSource+0x228>)
 800303a:	4293      	cmp	r3, r2
 800303c:	f200 809e 	bhi.w	800317c <HAL_TIM_ConfigClockSource+0x1f0>
 8003040:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8003044:	f000 8091 	beq.w	800316a <HAL_TIM_ConfigClockSource+0x1de>
 8003048:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800304c:	f200 8096 	bhi.w	800317c <HAL_TIM_ConfigClockSource+0x1f0>
 8003050:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003054:	f000 8089 	beq.w	800316a <HAL_TIM_ConfigClockSource+0x1de>
 8003058:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800305c:	f200 808e 	bhi.w	800317c <HAL_TIM_ConfigClockSource+0x1f0>
 8003060:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003064:	d03e      	beq.n	80030e4 <HAL_TIM_ConfigClockSource+0x158>
 8003066:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800306a:	f200 8087 	bhi.w	800317c <HAL_TIM_ConfigClockSource+0x1f0>
 800306e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003072:	f000 8086 	beq.w	8003182 <HAL_TIM_ConfigClockSource+0x1f6>
 8003076:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800307a:	d87f      	bhi.n	800317c <HAL_TIM_ConfigClockSource+0x1f0>
 800307c:	2b70      	cmp	r3, #112	; 0x70
 800307e:	d01a      	beq.n	80030b6 <HAL_TIM_ConfigClockSource+0x12a>
 8003080:	2b70      	cmp	r3, #112	; 0x70
 8003082:	d87b      	bhi.n	800317c <HAL_TIM_ConfigClockSource+0x1f0>
 8003084:	2b60      	cmp	r3, #96	; 0x60
 8003086:	d050      	beq.n	800312a <HAL_TIM_ConfigClockSource+0x19e>
 8003088:	2b60      	cmp	r3, #96	; 0x60
 800308a:	d877      	bhi.n	800317c <HAL_TIM_ConfigClockSource+0x1f0>
 800308c:	2b50      	cmp	r3, #80	; 0x50
 800308e:	d03c      	beq.n	800310a <HAL_TIM_ConfigClockSource+0x17e>
 8003090:	2b50      	cmp	r3, #80	; 0x50
 8003092:	d873      	bhi.n	800317c <HAL_TIM_ConfigClockSource+0x1f0>
 8003094:	2b40      	cmp	r3, #64	; 0x40
 8003096:	d058      	beq.n	800314a <HAL_TIM_ConfigClockSource+0x1be>
 8003098:	2b40      	cmp	r3, #64	; 0x40
 800309a:	d86f      	bhi.n	800317c <HAL_TIM_ConfigClockSource+0x1f0>
 800309c:	2b30      	cmp	r3, #48	; 0x30
 800309e:	d064      	beq.n	800316a <HAL_TIM_ConfigClockSource+0x1de>
 80030a0:	2b30      	cmp	r3, #48	; 0x30
 80030a2:	d86b      	bhi.n	800317c <HAL_TIM_ConfigClockSource+0x1f0>
 80030a4:	2b20      	cmp	r3, #32
 80030a6:	d060      	beq.n	800316a <HAL_TIM_ConfigClockSource+0x1de>
 80030a8:	2b20      	cmp	r3, #32
 80030aa:	d867      	bhi.n	800317c <HAL_TIM_ConfigClockSource+0x1f0>
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d05c      	beq.n	800316a <HAL_TIM_ConfigClockSource+0x1de>
 80030b0:	2b10      	cmp	r3, #16
 80030b2:	d05a      	beq.n	800316a <HAL_TIM_ConfigClockSource+0x1de>
 80030b4:	e062      	b.n	800317c <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	6818      	ldr	r0, [r3, #0]
 80030ba:	683b      	ldr	r3, [r7, #0]
 80030bc:	6899      	ldr	r1, [r3, #8]
 80030be:	683b      	ldr	r3, [r7, #0]
 80030c0:	685a      	ldr	r2, [r3, #4]
 80030c2:	683b      	ldr	r3, [r7, #0]
 80030c4:	68db      	ldr	r3, [r3, #12]
 80030c6:	f000 fcc5 	bl	8003a54 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	689b      	ldr	r3, [r3, #8]
 80030d0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80030d2:	68bb      	ldr	r3, [r7, #8]
 80030d4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80030d8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	68ba      	ldr	r2, [r7, #8]
 80030e0:	609a      	str	r2, [r3, #8]
      break;
 80030e2:	e04f      	b.n	8003184 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	6818      	ldr	r0, [r3, #0]
 80030e8:	683b      	ldr	r3, [r7, #0]
 80030ea:	6899      	ldr	r1, [r3, #8]
 80030ec:	683b      	ldr	r3, [r7, #0]
 80030ee:	685a      	ldr	r2, [r3, #4]
 80030f0:	683b      	ldr	r3, [r7, #0]
 80030f2:	68db      	ldr	r3, [r3, #12]
 80030f4:	f000 fcae 	bl	8003a54 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	689a      	ldr	r2, [r3, #8]
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003106:	609a      	str	r2, [r3, #8]
      break;
 8003108:	e03c      	b.n	8003184 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	6818      	ldr	r0, [r3, #0]
 800310e:	683b      	ldr	r3, [r7, #0]
 8003110:	6859      	ldr	r1, [r3, #4]
 8003112:	683b      	ldr	r3, [r7, #0]
 8003114:	68db      	ldr	r3, [r3, #12]
 8003116:	461a      	mov	r2, r3
 8003118:	f000 fc20 	bl	800395c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	2150      	movs	r1, #80	; 0x50
 8003122:	4618      	mov	r0, r3
 8003124:	f000 fc79 	bl	8003a1a <TIM_ITRx_SetConfig>
      break;
 8003128:	e02c      	b.n	8003184 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	6818      	ldr	r0, [r3, #0]
 800312e:	683b      	ldr	r3, [r7, #0]
 8003130:	6859      	ldr	r1, [r3, #4]
 8003132:	683b      	ldr	r3, [r7, #0]
 8003134:	68db      	ldr	r3, [r3, #12]
 8003136:	461a      	mov	r2, r3
 8003138:	f000 fc3f 	bl	80039ba <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	2160      	movs	r1, #96	; 0x60
 8003142:	4618      	mov	r0, r3
 8003144:	f000 fc69 	bl	8003a1a <TIM_ITRx_SetConfig>
      break;
 8003148:	e01c      	b.n	8003184 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	6818      	ldr	r0, [r3, #0]
 800314e:	683b      	ldr	r3, [r7, #0]
 8003150:	6859      	ldr	r1, [r3, #4]
 8003152:	683b      	ldr	r3, [r7, #0]
 8003154:	68db      	ldr	r3, [r3, #12]
 8003156:	461a      	mov	r2, r3
 8003158:	f000 fc00 	bl	800395c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	2140      	movs	r1, #64	; 0x40
 8003162:	4618      	mov	r0, r3
 8003164:	f000 fc59 	bl	8003a1a <TIM_ITRx_SetConfig>
      break;
 8003168:	e00c      	b.n	8003184 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681a      	ldr	r2, [r3, #0]
 800316e:	683b      	ldr	r3, [r7, #0]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	4619      	mov	r1, r3
 8003174:	4610      	mov	r0, r2
 8003176:	f000 fc50 	bl	8003a1a <TIM_ITRx_SetConfig>
      break;
 800317a:	e003      	b.n	8003184 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 800317c:	2301      	movs	r3, #1
 800317e:	73fb      	strb	r3, [r7, #15]
      break;
 8003180:	e000      	b.n	8003184 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 8003182:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	2201      	movs	r2, #1
 8003188:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	2200      	movs	r2, #0
 8003190:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003194:	7bfb      	ldrb	r3, [r7, #15]
}
 8003196:	4618      	mov	r0, r3
 8003198:	3710      	adds	r7, #16
 800319a:	46bd      	mov	sp, r7
 800319c:	bd80      	pop	{r7, pc}
 800319e:	bf00      	nop
 80031a0:	00100070 	.word	0x00100070
 80031a4:	00100060 	.word	0x00100060
 80031a8:	00100050 	.word	0x00100050
 80031ac:	00100040 	.word	0x00100040
 80031b0:	00100030 	.word	0x00100030
 80031b4:	00100020 	.word	0x00100020

080031b8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80031b8:	b480      	push	{r7}
 80031ba:	b085      	sub	sp, #20
 80031bc:	af00      	add	r7, sp, #0
 80031be:	6078      	str	r0, [r7, #4]
 80031c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	4a46      	ldr	r2, [pc, #280]	; (80032e4 <TIM_Base_SetConfig+0x12c>)
 80031cc:	4293      	cmp	r3, r2
 80031ce:	d017      	beq.n	8003200 <TIM_Base_SetConfig+0x48>
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80031d6:	d013      	beq.n	8003200 <TIM_Base_SetConfig+0x48>
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	4a43      	ldr	r2, [pc, #268]	; (80032e8 <TIM_Base_SetConfig+0x130>)
 80031dc:	4293      	cmp	r3, r2
 80031de:	d00f      	beq.n	8003200 <TIM_Base_SetConfig+0x48>
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	4a42      	ldr	r2, [pc, #264]	; (80032ec <TIM_Base_SetConfig+0x134>)
 80031e4:	4293      	cmp	r3, r2
 80031e6:	d00b      	beq.n	8003200 <TIM_Base_SetConfig+0x48>
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	4a41      	ldr	r2, [pc, #260]	; (80032f0 <TIM_Base_SetConfig+0x138>)
 80031ec:	4293      	cmp	r3, r2
 80031ee:	d007      	beq.n	8003200 <TIM_Base_SetConfig+0x48>
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	4a40      	ldr	r2, [pc, #256]	; (80032f4 <TIM_Base_SetConfig+0x13c>)
 80031f4:	4293      	cmp	r3, r2
 80031f6:	d003      	beq.n	8003200 <TIM_Base_SetConfig+0x48>
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	4a3f      	ldr	r2, [pc, #252]	; (80032f8 <TIM_Base_SetConfig+0x140>)
 80031fc:	4293      	cmp	r3, r2
 80031fe:	d108      	bne.n	8003212 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003206:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003208:	683b      	ldr	r3, [r7, #0]
 800320a:	685b      	ldr	r3, [r3, #4]
 800320c:	68fa      	ldr	r2, [r7, #12]
 800320e:	4313      	orrs	r3, r2
 8003210:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	4a33      	ldr	r2, [pc, #204]	; (80032e4 <TIM_Base_SetConfig+0x12c>)
 8003216:	4293      	cmp	r3, r2
 8003218:	d023      	beq.n	8003262 <TIM_Base_SetConfig+0xaa>
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003220:	d01f      	beq.n	8003262 <TIM_Base_SetConfig+0xaa>
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	4a30      	ldr	r2, [pc, #192]	; (80032e8 <TIM_Base_SetConfig+0x130>)
 8003226:	4293      	cmp	r3, r2
 8003228:	d01b      	beq.n	8003262 <TIM_Base_SetConfig+0xaa>
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	4a2f      	ldr	r2, [pc, #188]	; (80032ec <TIM_Base_SetConfig+0x134>)
 800322e:	4293      	cmp	r3, r2
 8003230:	d017      	beq.n	8003262 <TIM_Base_SetConfig+0xaa>
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	4a2e      	ldr	r2, [pc, #184]	; (80032f0 <TIM_Base_SetConfig+0x138>)
 8003236:	4293      	cmp	r3, r2
 8003238:	d013      	beq.n	8003262 <TIM_Base_SetConfig+0xaa>
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	4a2d      	ldr	r2, [pc, #180]	; (80032f4 <TIM_Base_SetConfig+0x13c>)
 800323e:	4293      	cmp	r3, r2
 8003240:	d00f      	beq.n	8003262 <TIM_Base_SetConfig+0xaa>
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	4a2d      	ldr	r2, [pc, #180]	; (80032fc <TIM_Base_SetConfig+0x144>)
 8003246:	4293      	cmp	r3, r2
 8003248:	d00b      	beq.n	8003262 <TIM_Base_SetConfig+0xaa>
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	4a2c      	ldr	r2, [pc, #176]	; (8003300 <TIM_Base_SetConfig+0x148>)
 800324e:	4293      	cmp	r3, r2
 8003250:	d007      	beq.n	8003262 <TIM_Base_SetConfig+0xaa>
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	4a2b      	ldr	r2, [pc, #172]	; (8003304 <TIM_Base_SetConfig+0x14c>)
 8003256:	4293      	cmp	r3, r2
 8003258:	d003      	beq.n	8003262 <TIM_Base_SetConfig+0xaa>
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	4a26      	ldr	r2, [pc, #152]	; (80032f8 <TIM_Base_SetConfig+0x140>)
 800325e:	4293      	cmp	r3, r2
 8003260:	d108      	bne.n	8003274 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003268:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800326a:	683b      	ldr	r3, [r7, #0]
 800326c:	68db      	ldr	r3, [r3, #12]
 800326e:	68fa      	ldr	r2, [r7, #12]
 8003270:	4313      	orrs	r3, r2
 8003272:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800327a:	683b      	ldr	r3, [r7, #0]
 800327c:	695b      	ldr	r3, [r3, #20]
 800327e:	4313      	orrs	r3, r2
 8003280:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	68fa      	ldr	r2, [r7, #12]
 8003286:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003288:	683b      	ldr	r3, [r7, #0]
 800328a:	689a      	ldr	r2, [r3, #8]
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003290:	683b      	ldr	r3, [r7, #0]
 8003292:	681a      	ldr	r2, [r3, #0]
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	4a12      	ldr	r2, [pc, #72]	; (80032e4 <TIM_Base_SetConfig+0x12c>)
 800329c:	4293      	cmp	r3, r2
 800329e:	d013      	beq.n	80032c8 <TIM_Base_SetConfig+0x110>
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	4a14      	ldr	r2, [pc, #80]	; (80032f4 <TIM_Base_SetConfig+0x13c>)
 80032a4:	4293      	cmp	r3, r2
 80032a6:	d00f      	beq.n	80032c8 <TIM_Base_SetConfig+0x110>
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	4a14      	ldr	r2, [pc, #80]	; (80032fc <TIM_Base_SetConfig+0x144>)
 80032ac:	4293      	cmp	r3, r2
 80032ae:	d00b      	beq.n	80032c8 <TIM_Base_SetConfig+0x110>
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	4a13      	ldr	r2, [pc, #76]	; (8003300 <TIM_Base_SetConfig+0x148>)
 80032b4:	4293      	cmp	r3, r2
 80032b6:	d007      	beq.n	80032c8 <TIM_Base_SetConfig+0x110>
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	4a12      	ldr	r2, [pc, #72]	; (8003304 <TIM_Base_SetConfig+0x14c>)
 80032bc:	4293      	cmp	r3, r2
 80032be:	d003      	beq.n	80032c8 <TIM_Base_SetConfig+0x110>
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	4a0d      	ldr	r2, [pc, #52]	; (80032f8 <TIM_Base_SetConfig+0x140>)
 80032c4:	4293      	cmp	r3, r2
 80032c6:	d103      	bne.n	80032d0 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80032c8:	683b      	ldr	r3, [r7, #0]
 80032ca:	691a      	ldr	r2, [r3, #16]
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	2201      	movs	r2, #1
 80032d4:	615a      	str	r2, [r3, #20]
}
 80032d6:	bf00      	nop
 80032d8:	3714      	adds	r7, #20
 80032da:	46bd      	mov	sp, r7
 80032dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e0:	4770      	bx	lr
 80032e2:	bf00      	nop
 80032e4:	40012c00 	.word	0x40012c00
 80032e8:	40000400 	.word	0x40000400
 80032ec:	40000800 	.word	0x40000800
 80032f0:	40000c00 	.word	0x40000c00
 80032f4:	40013400 	.word	0x40013400
 80032f8:	40015000 	.word	0x40015000
 80032fc:	40014000 	.word	0x40014000
 8003300:	40014400 	.word	0x40014400
 8003304:	40014800 	.word	0x40014800

08003308 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003308:	b480      	push	{r7}
 800330a:	b087      	sub	sp, #28
 800330c:	af00      	add	r7, sp, #0
 800330e:	6078      	str	r0, [r7, #4]
 8003310:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	6a1b      	ldr	r3, [r3, #32]
 8003316:	f023 0201 	bic.w	r2, r3, #1
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	6a1b      	ldr	r3, [r3, #32]
 8003322:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	685b      	ldr	r3, [r3, #4]
 8003328:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	699b      	ldr	r3, [r3, #24]
 800332e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003336:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800333a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	f023 0303 	bic.w	r3, r3, #3
 8003342:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003344:	683b      	ldr	r3, [r7, #0]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	68fa      	ldr	r2, [r7, #12]
 800334a:	4313      	orrs	r3, r2
 800334c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800334e:	697b      	ldr	r3, [r7, #20]
 8003350:	f023 0302 	bic.w	r3, r3, #2
 8003354:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003356:	683b      	ldr	r3, [r7, #0]
 8003358:	689b      	ldr	r3, [r3, #8]
 800335a:	697a      	ldr	r2, [r7, #20]
 800335c:	4313      	orrs	r3, r2
 800335e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	4a30      	ldr	r2, [pc, #192]	; (8003424 <TIM_OC1_SetConfig+0x11c>)
 8003364:	4293      	cmp	r3, r2
 8003366:	d013      	beq.n	8003390 <TIM_OC1_SetConfig+0x88>
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	4a2f      	ldr	r2, [pc, #188]	; (8003428 <TIM_OC1_SetConfig+0x120>)
 800336c:	4293      	cmp	r3, r2
 800336e:	d00f      	beq.n	8003390 <TIM_OC1_SetConfig+0x88>
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	4a2e      	ldr	r2, [pc, #184]	; (800342c <TIM_OC1_SetConfig+0x124>)
 8003374:	4293      	cmp	r3, r2
 8003376:	d00b      	beq.n	8003390 <TIM_OC1_SetConfig+0x88>
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	4a2d      	ldr	r2, [pc, #180]	; (8003430 <TIM_OC1_SetConfig+0x128>)
 800337c:	4293      	cmp	r3, r2
 800337e:	d007      	beq.n	8003390 <TIM_OC1_SetConfig+0x88>
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	4a2c      	ldr	r2, [pc, #176]	; (8003434 <TIM_OC1_SetConfig+0x12c>)
 8003384:	4293      	cmp	r3, r2
 8003386:	d003      	beq.n	8003390 <TIM_OC1_SetConfig+0x88>
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	4a2b      	ldr	r2, [pc, #172]	; (8003438 <TIM_OC1_SetConfig+0x130>)
 800338c:	4293      	cmp	r3, r2
 800338e:	d10c      	bne.n	80033aa <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003390:	697b      	ldr	r3, [r7, #20]
 8003392:	f023 0308 	bic.w	r3, r3, #8
 8003396:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003398:	683b      	ldr	r3, [r7, #0]
 800339a:	68db      	ldr	r3, [r3, #12]
 800339c:	697a      	ldr	r2, [r7, #20]
 800339e:	4313      	orrs	r3, r2
 80033a0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80033a2:	697b      	ldr	r3, [r7, #20]
 80033a4:	f023 0304 	bic.w	r3, r3, #4
 80033a8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	4a1d      	ldr	r2, [pc, #116]	; (8003424 <TIM_OC1_SetConfig+0x11c>)
 80033ae:	4293      	cmp	r3, r2
 80033b0:	d013      	beq.n	80033da <TIM_OC1_SetConfig+0xd2>
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	4a1c      	ldr	r2, [pc, #112]	; (8003428 <TIM_OC1_SetConfig+0x120>)
 80033b6:	4293      	cmp	r3, r2
 80033b8:	d00f      	beq.n	80033da <TIM_OC1_SetConfig+0xd2>
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	4a1b      	ldr	r2, [pc, #108]	; (800342c <TIM_OC1_SetConfig+0x124>)
 80033be:	4293      	cmp	r3, r2
 80033c0:	d00b      	beq.n	80033da <TIM_OC1_SetConfig+0xd2>
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	4a1a      	ldr	r2, [pc, #104]	; (8003430 <TIM_OC1_SetConfig+0x128>)
 80033c6:	4293      	cmp	r3, r2
 80033c8:	d007      	beq.n	80033da <TIM_OC1_SetConfig+0xd2>
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	4a19      	ldr	r2, [pc, #100]	; (8003434 <TIM_OC1_SetConfig+0x12c>)
 80033ce:	4293      	cmp	r3, r2
 80033d0:	d003      	beq.n	80033da <TIM_OC1_SetConfig+0xd2>
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	4a18      	ldr	r2, [pc, #96]	; (8003438 <TIM_OC1_SetConfig+0x130>)
 80033d6:	4293      	cmp	r3, r2
 80033d8:	d111      	bne.n	80033fe <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80033da:	693b      	ldr	r3, [r7, #16]
 80033dc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80033e0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80033e2:	693b      	ldr	r3, [r7, #16]
 80033e4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80033e8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80033ea:	683b      	ldr	r3, [r7, #0]
 80033ec:	695b      	ldr	r3, [r3, #20]
 80033ee:	693a      	ldr	r2, [r7, #16]
 80033f0:	4313      	orrs	r3, r2
 80033f2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80033f4:	683b      	ldr	r3, [r7, #0]
 80033f6:	699b      	ldr	r3, [r3, #24]
 80033f8:	693a      	ldr	r2, [r7, #16]
 80033fa:	4313      	orrs	r3, r2
 80033fc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	693a      	ldr	r2, [r7, #16]
 8003402:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	68fa      	ldr	r2, [r7, #12]
 8003408:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800340a:	683b      	ldr	r3, [r7, #0]
 800340c:	685a      	ldr	r2, [r3, #4]
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	697a      	ldr	r2, [r7, #20]
 8003416:	621a      	str	r2, [r3, #32]
}
 8003418:	bf00      	nop
 800341a:	371c      	adds	r7, #28
 800341c:	46bd      	mov	sp, r7
 800341e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003422:	4770      	bx	lr
 8003424:	40012c00 	.word	0x40012c00
 8003428:	40013400 	.word	0x40013400
 800342c:	40014000 	.word	0x40014000
 8003430:	40014400 	.word	0x40014400
 8003434:	40014800 	.word	0x40014800
 8003438:	40015000 	.word	0x40015000

0800343c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800343c:	b480      	push	{r7}
 800343e:	b087      	sub	sp, #28
 8003440:	af00      	add	r7, sp, #0
 8003442:	6078      	str	r0, [r7, #4]
 8003444:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	6a1b      	ldr	r3, [r3, #32]
 800344a:	f023 0210 	bic.w	r2, r3, #16
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	6a1b      	ldr	r3, [r3, #32]
 8003456:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	685b      	ldr	r3, [r3, #4]
 800345c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	699b      	ldr	r3, [r3, #24]
 8003462:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800346a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800346e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003476:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003478:	683b      	ldr	r3, [r7, #0]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	021b      	lsls	r3, r3, #8
 800347e:	68fa      	ldr	r2, [r7, #12]
 8003480:	4313      	orrs	r3, r2
 8003482:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003484:	697b      	ldr	r3, [r7, #20]
 8003486:	f023 0320 	bic.w	r3, r3, #32
 800348a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800348c:	683b      	ldr	r3, [r7, #0]
 800348e:	689b      	ldr	r3, [r3, #8]
 8003490:	011b      	lsls	r3, r3, #4
 8003492:	697a      	ldr	r2, [r7, #20]
 8003494:	4313      	orrs	r3, r2
 8003496:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	4a2c      	ldr	r2, [pc, #176]	; (800354c <TIM_OC2_SetConfig+0x110>)
 800349c:	4293      	cmp	r3, r2
 800349e:	d007      	beq.n	80034b0 <TIM_OC2_SetConfig+0x74>
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	4a2b      	ldr	r2, [pc, #172]	; (8003550 <TIM_OC2_SetConfig+0x114>)
 80034a4:	4293      	cmp	r3, r2
 80034a6:	d003      	beq.n	80034b0 <TIM_OC2_SetConfig+0x74>
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	4a2a      	ldr	r2, [pc, #168]	; (8003554 <TIM_OC2_SetConfig+0x118>)
 80034ac:	4293      	cmp	r3, r2
 80034ae:	d10d      	bne.n	80034cc <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80034b0:	697b      	ldr	r3, [r7, #20]
 80034b2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80034b6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80034b8:	683b      	ldr	r3, [r7, #0]
 80034ba:	68db      	ldr	r3, [r3, #12]
 80034bc:	011b      	lsls	r3, r3, #4
 80034be:	697a      	ldr	r2, [r7, #20]
 80034c0:	4313      	orrs	r3, r2
 80034c2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80034c4:	697b      	ldr	r3, [r7, #20]
 80034c6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80034ca:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	4a1f      	ldr	r2, [pc, #124]	; (800354c <TIM_OC2_SetConfig+0x110>)
 80034d0:	4293      	cmp	r3, r2
 80034d2:	d013      	beq.n	80034fc <TIM_OC2_SetConfig+0xc0>
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	4a1e      	ldr	r2, [pc, #120]	; (8003550 <TIM_OC2_SetConfig+0x114>)
 80034d8:	4293      	cmp	r3, r2
 80034da:	d00f      	beq.n	80034fc <TIM_OC2_SetConfig+0xc0>
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	4a1e      	ldr	r2, [pc, #120]	; (8003558 <TIM_OC2_SetConfig+0x11c>)
 80034e0:	4293      	cmp	r3, r2
 80034e2:	d00b      	beq.n	80034fc <TIM_OC2_SetConfig+0xc0>
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	4a1d      	ldr	r2, [pc, #116]	; (800355c <TIM_OC2_SetConfig+0x120>)
 80034e8:	4293      	cmp	r3, r2
 80034ea:	d007      	beq.n	80034fc <TIM_OC2_SetConfig+0xc0>
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	4a1c      	ldr	r2, [pc, #112]	; (8003560 <TIM_OC2_SetConfig+0x124>)
 80034f0:	4293      	cmp	r3, r2
 80034f2:	d003      	beq.n	80034fc <TIM_OC2_SetConfig+0xc0>
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	4a17      	ldr	r2, [pc, #92]	; (8003554 <TIM_OC2_SetConfig+0x118>)
 80034f8:	4293      	cmp	r3, r2
 80034fa:	d113      	bne.n	8003524 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80034fc:	693b      	ldr	r3, [r7, #16]
 80034fe:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003502:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003504:	693b      	ldr	r3, [r7, #16]
 8003506:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800350a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800350c:	683b      	ldr	r3, [r7, #0]
 800350e:	695b      	ldr	r3, [r3, #20]
 8003510:	009b      	lsls	r3, r3, #2
 8003512:	693a      	ldr	r2, [r7, #16]
 8003514:	4313      	orrs	r3, r2
 8003516:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003518:	683b      	ldr	r3, [r7, #0]
 800351a:	699b      	ldr	r3, [r3, #24]
 800351c:	009b      	lsls	r3, r3, #2
 800351e:	693a      	ldr	r2, [r7, #16]
 8003520:	4313      	orrs	r3, r2
 8003522:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	693a      	ldr	r2, [r7, #16]
 8003528:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	68fa      	ldr	r2, [r7, #12]
 800352e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003530:	683b      	ldr	r3, [r7, #0]
 8003532:	685a      	ldr	r2, [r3, #4]
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	697a      	ldr	r2, [r7, #20]
 800353c:	621a      	str	r2, [r3, #32]
}
 800353e:	bf00      	nop
 8003540:	371c      	adds	r7, #28
 8003542:	46bd      	mov	sp, r7
 8003544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003548:	4770      	bx	lr
 800354a:	bf00      	nop
 800354c:	40012c00 	.word	0x40012c00
 8003550:	40013400 	.word	0x40013400
 8003554:	40015000 	.word	0x40015000
 8003558:	40014000 	.word	0x40014000
 800355c:	40014400 	.word	0x40014400
 8003560:	40014800 	.word	0x40014800

08003564 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003564:	b480      	push	{r7}
 8003566:	b087      	sub	sp, #28
 8003568:	af00      	add	r7, sp, #0
 800356a:	6078      	str	r0, [r7, #4]
 800356c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	6a1b      	ldr	r3, [r3, #32]
 8003572:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	6a1b      	ldr	r3, [r3, #32]
 800357e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	685b      	ldr	r3, [r3, #4]
 8003584:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	69db      	ldr	r3, [r3, #28]
 800358a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003592:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003596:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	f023 0303 	bic.w	r3, r3, #3
 800359e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80035a0:	683b      	ldr	r3, [r7, #0]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	68fa      	ldr	r2, [r7, #12]
 80035a6:	4313      	orrs	r3, r2
 80035a8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80035aa:	697b      	ldr	r3, [r7, #20]
 80035ac:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80035b0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80035b2:	683b      	ldr	r3, [r7, #0]
 80035b4:	689b      	ldr	r3, [r3, #8]
 80035b6:	021b      	lsls	r3, r3, #8
 80035b8:	697a      	ldr	r2, [r7, #20]
 80035ba:	4313      	orrs	r3, r2
 80035bc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	4a2b      	ldr	r2, [pc, #172]	; (8003670 <TIM_OC3_SetConfig+0x10c>)
 80035c2:	4293      	cmp	r3, r2
 80035c4:	d007      	beq.n	80035d6 <TIM_OC3_SetConfig+0x72>
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	4a2a      	ldr	r2, [pc, #168]	; (8003674 <TIM_OC3_SetConfig+0x110>)
 80035ca:	4293      	cmp	r3, r2
 80035cc:	d003      	beq.n	80035d6 <TIM_OC3_SetConfig+0x72>
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	4a29      	ldr	r2, [pc, #164]	; (8003678 <TIM_OC3_SetConfig+0x114>)
 80035d2:	4293      	cmp	r3, r2
 80035d4:	d10d      	bne.n	80035f2 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80035d6:	697b      	ldr	r3, [r7, #20]
 80035d8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80035dc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80035de:	683b      	ldr	r3, [r7, #0]
 80035e0:	68db      	ldr	r3, [r3, #12]
 80035e2:	021b      	lsls	r3, r3, #8
 80035e4:	697a      	ldr	r2, [r7, #20]
 80035e6:	4313      	orrs	r3, r2
 80035e8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80035ea:	697b      	ldr	r3, [r7, #20]
 80035ec:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80035f0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	4a1e      	ldr	r2, [pc, #120]	; (8003670 <TIM_OC3_SetConfig+0x10c>)
 80035f6:	4293      	cmp	r3, r2
 80035f8:	d013      	beq.n	8003622 <TIM_OC3_SetConfig+0xbe>
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	4a1d      	ldr	r2, [pc, #116]	; (8003674 <TIM_OC3_SetConfig+0x110>)
 80035fe:	4293      	cmp	r3, r2
 8003600:	d00f      	beq.n	8003622 <TIM_OC3_SetConfig+0xbe>
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	4a1d      	ldr	r2, [pc, #116]	; (800367c <TIM_OC3_SetConfig+0x118>)
 8003606:	4293      	cmp	r3, r2
 8003608:	d00b      	beq.n	8003622 <TIM_OC3_SetConfig+0xbe>
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	4a1c      	ldr	r2, [pc, #112]	; (8003680 <TIM_OC3_SetConfig+0x11c>)
 800360e:	4293      	cmp	r3, r2
 8003610:	d007      	beq.n	8003622 <TIM_OC3_SetConfig+0xbe>
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	4a1b      	ldr	r2, [pc, #108]	; (8003684 <TIM_OC3_SetConfig+0x120>)
 8003616:	4293      	cmp	r3, r2
 8003618:	d003      	beq.n	8003622 <TIM_OC3_SetConfig+0xbe>
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	4a16      	ldr	r2, [pc, #88]	; (8003678 <TIM_OC3_SetConfig+0x114>)
 800361e:	4293      	cmp	r3, r2
 8003620:	d113      	bne.n	800364a <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003622:	693b      	ldr	r3, [r7, #16]
 8003624:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003628:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800362a:	693b      	ldr	r3, [r7, #16]
 800362c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003630:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003632:	683b      	ldr	r3, [r7, #0]
 8003634:	695b      	ldr	r3, [r3, #20]
 8003636:	011b      	lsls	r3, r3, #4
 8003638:	693a      	ldr	r2, [r7, #16]
 800363a:	4313      	orrs	r3, r2
 800363c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800363e:	683b      	ldr	r3, [r7, #0]
 8003640:	699b      	ldr	r3, [r3, #24]
 8003642:	011b      	lsls	r3, r3, #4
 8003644:	693a      	ldr	r2, [r7, #16]
 8003646:	4313      	orrs	r3, r2
 8003648:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	693a      	ldr	r2, [r7, #16]
 800364e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	68fa      	ldr	r2, [r7, #12]
 8003654:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003656:	683b      	ldr	r3, [r7, #0]
 8003658:	685a      	ldr	r2, [r3, #4]
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	697a      	ldr	r2, [r7, #20]
 8003662:	621a      	str	r2, [r3, #32]
}
 8003664:	bf00      	nop
 8003666:	371c      	adds	r7, #28
 8003668:	46bd      	mov	sp, r7
 800366a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800366e:	4770      	bx	lr
 8003670:	40012c00 	.word	0x40012c00
 8003674:	40013400 	.word	0x40013400
 8003678:	40015000 	.word	0x40015000
 800367c:	40014000 	.word	0x40014000
 8003680:	40014400 	.word	0x40014400
 8003684:	40014800 	.word	0x40014800

08003688 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003688:	b480      	push	{r7}
 800368a:	b087      	sub	sp, #28
 800368c:	af00      	add	r7, sp, #0
 800368e:	6078      	str	r0, [r7, #4]
 8003690:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	6a1b      	ldr	r3, [r3, #32]
 8003696:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	6a1b      	ldr	r3, [r3, #32]
 80036a2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	685b      	ldr	r3, [r3, #4]
 80036a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	69db      	ldr	r3, [r3, #28]
 80036ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80036b6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80036ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80036c2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80036c4:	683b      	ldr	r3, [r7, #0]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	021b      	lsls	r3, r3, #8
 80036ca:	68fa      	ldr	r2, [r7, #12]
 80036cc:	4313      	orrs	r3, r2
 80036ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80036d0:	697b      	ldr	r3, [r7, #20]
 80036d2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80036d6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80036d8:	683b      	ldr	r3, [r7, #0]
 80036da:	689b      	ldr	r3, [r3, #8]
 80036dc:	031b      	lsls	r3, r3, #12
 80036de:	697a      	ldr	r2, [r7, #20]
 80036e0:	4313      	orrs	r3, r2
 80036e2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	4a2c      	ldr	r2, [pc, #176]	; (8003798 <TIM_OC4_SetConfig+0x110>)
 80036e8:	4293      	cmp	r3, r2
 80036ea:	d007      	beq.n	80036fc <TIM_OC4_SetConfig+0x74>
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	4a2b      	ldr	r2, [pc, #172]	; (800379c <TIM_OC4_SetConfig+0x114>)
 80036f0:	4293      	cmp	r3, r2
 80036f2:	d003      	beq.n	80036fc <TIM_OC4_SetConfig+0x74>
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	4a2a      	ldr	r2, [pc, #168]	; (80037a0 <TIM_OC4_SetConfig+0x118>)
 80036f8:	4293      	cmp	r3, r2
 80036fa:	d10d      	bne.n	8003718 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 80036fc:	697b      	ldr	r3, [r7, #20]
 80036fe:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8003702:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8003704:	683b      	ldr	r3, [r7, #0]
 8003706:	68db      	ldr	r3, [r3, #12]
 8003708:	031b      	lsls	r3, r3, #12
 800370a:	697a      	ldr	r2, [r7, #20]
 800370c:	4313      	orrs	r3, r2
 800370e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8003710:	697b      	ldr	r3, [r7, #20]
 8003712:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003716:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	4a1f      	ldr	r2, [pc, #124]	; (8003798 <TIM_OC4_SetConfig+0x110>)
 800371c:	4293      	cmp	r3, r2
 800371e:	d013      	beq.n	8003748 <TIM_OC4_SetConfig+0xc0>
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	4a1e      	ldr	r2, [pc, #120]	; (800379c <TIM_OC4_SetConfig+0x114>)
 8003724:	4293      	cmp	r3, r2
 8003726:	d00f      	beq.n	8003748 <TIM_OC4_SetConfig+0xc0>
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	4a1e      	ldr	r2, [pc, #120]	; (80037a4 <TIM_OC4_SetConfig+0x11c>)
 800372c:	4293      	cmp	r3, r2
 800372e:	d00b      	beq.n	8003748 <TIM_OC4_SetConfig+0xc0>
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	4a1d      	ldr	r2, [pc, #116]	; (80037a8 <TIM_OC4_SetConfig+0x120>)
 8003734:	4293      	cmp	r3, r2
 8003736:	d007      	beq.n	8003748 <TIM_OC4_SetConfig+0xc0>
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	4a1c      	ldr	r2, [pc, #112]	; (80037ac <TIM_OC4_SetConfig+0x124>)
 800373c:	4293      	cmp	r3, r2
 800373e:	d003      	beq.n	8003748 <TIM_OC4_SetConfig+0xc0>
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	4a17      	ldr	r2, [pc, #92]	; (80037a0 <TIM_OC4_SetConfig+0x118>)
 8003744:	4293      	cmp	r3, r2
 8003746:	d113      	bne.n	8003770 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003748:	693b      	ldr	r3, [r7, #16]
 800374a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800374e:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8003750:	693b      	ldr	r3, [r7, #16]
 8003752:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8003756:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003758:	683b      	ldr	r3, [r7, #0]
 800375a:	695b      	ldr	r3, [r3, #20]
 800375c:	019b      	lsls	r3, r3, #6
 800375e:	693a      	ldr	r2, [r7, #16]
 8003760:	4313      	orrs	r3, r2
 8003762:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8003764:	683b      	ldr	r3, [r7, #0]
 8003766:	699b      	ldr	r3, [r3, #24]
 8003768:	019b      	lsls	r3, r3, #6
 800376a:	693a      	ldr	r2, [r7, #16]
 800376c:	4313      	orrs	r3, r2
 800376e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	693a      	ldr	r2, [r7, #16]
 8003774:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	68fa      	ldr	r2, [r7, #12]
 800377a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800377c:	683b      	ldr	r3, [r7, #0]
 800377e:	685a      	ldr	r2, [r3, #4]
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	697a      	ldr	r2, [r7, #20]
 8003788:	621a      	str	r2, [r3, #32]
}
 800378a:	bf00      	nop
 800378c:	371c      	adds	r7, #28
 800378e:	46bd      	mov	sp, r7
 8003790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003794:	4770      	bx	lr
 8003796:	bf00      	nop
 8003798:	40012c00 	.word	0x40012c00
 800379c:	40013400 	.word	0x40013400
 80037a0:	40015000 	.word	0x40015000
 80037a4:	40014000 	.word	0x40014000
 80037a8:	40014400 	.word	0x40014400
 80037ac:	40014800 	.word	0x40014800

080037b0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80037b0:	b480      	push	{r7}
 80037b2:	b087      	sub	sp, #28
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	6078      	str	r0, [r7, #4]
 80037b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	6a1b      	ldr	r3, [r3, #32]
 80037be:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	6a1b      	ldr	r3, [r3, #32]
 80037ca:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	685b      	ldr	r3, [r3, #4]
 80037d0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80037d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80037de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80037e2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80037e4:	683b      	ldr	r3, [r7, #0]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	68fa      	ldr	r2, [r7, #12]
 80037ea:	4313      	orrs	r3, r2
 80037ec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80037ee:	693b      	ldr	r3, [r7, #16]
 80037f0:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80037f4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80037f6:	683b      	ldr	r3, [r7, #0]
 80037f8:	689b      	ldr	r3, [r3, #8]
 80037fa:	041b      	lsls	r3, r3, #16
 80037fc:	693a      	ldr	r2, [r7, #16]
 80037fe:	4313      	orrs	r3, r2
 8003800:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	4a19      	ldr	r2, [pc, #100]	; (800386c <TIM_OC5_SetConfig+0xbc>)
 8003806:	4293      	cmp	r3, r2
 8003808:	d013      	beq.n	8003832 <TIM_OC5_SetConfig+0x82>
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	4a18      	ldr	r2, [pc, #96]	; (8003870 <TIM_OC5_SetConfig+0xc0>)
 800380e:	4293      	cmp	r3, r2
 8003810:	d00f      	beq.n	8003832 <TIM_OC5_SetConfig+0x82>
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	4a17      	ldr	r2, [pc, #92]	; (8003874 <TIM_OC5_SetConfig+0xc4>)
 8003816:	4293      	cmp	r3, r2
 8003818:	d00b      	beq.n	8003832 <TIM_OC5_SetConfig+0x82>
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	4a16      	ldr	r2, [pc, #88]	; (8003878 <TIM_OC5_SetConfig+0xc8>)
 800381e:	4293      	cmp	r3, r2
 8003820:	d007      	beq.n	8003832 <TIM_OC5_SetConfig+0x82>
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	4a15      	ldr	r2, [pc, #84]	; (800387c <TIM_OC5_SetConfig+0xcc>)
 8003826:	4293      	cmp	r3, r2
 8003828:	d003      	beq.n	8003832 <TIM_OC5_SetConfig+0x82>
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	4a14      	ldr	r2, [pc, #80]	; (8003880 <TIM_OC5_SetConfig+0xd0>)
 800382e:	4293      	cmp	r3, r2
 8003830:	d109      	bne.n	8003846 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8003832:	697b      	ldr	r3, [r7, #20]
 8003834:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003838:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800383a:	683b      	ldr	r3, [r7, #0]
 800383c:	695b      	ldr	r3, [r3, #20]
 800383e:	021b      	lsls	r3, r3, #8
 8003840:	697a      	ldr	r2, [r7, #20]
 8003842:	4313      	orrs	r3, r2
 8003844:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	697a      	ldr	r2, [r7, #20]
 800384a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	68fa      	ldr	r2, [r7, #12]
 8003850:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8003852:	683b      	ldr	r3, [r7, #0]
 8003854:	685a      	ldr	r2, [r3, #4]
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	693a      	ldr	r2, [r7, #16]
 800385e:	621a      	str	r2, [r3, #32]
}
 8003860:	bf00      	nop
 8003862:	371c      	adds	r7, #28
 8003864:	46bd      	mov	sp, r7
 8003866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800386a:	4770      	bx	lr
 800386c:	40012c00 	.word	0x40012c00
 8003870:	40013400 	.word	0x40013400
 8003874:	40014000 	.word	0x40014000
 8003878:	40014400 	.word	0x40014400
 800387c:	40014800 	.word	0x40014800
 8003880:	40015000 	.word	0x40015000

08003884 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8003884:	b480      	push	{r7}
 8003886:	b087      	sub	sp, #28
 8003888:	af00      	add	r7, sp, #0
 800388a:	6078      	str	r0, [r7, #4]
 800388c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	6a1b      	ldr	r3, [r3, #32]
 8003892:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	6a1b      	ldr	r3, [r3, #32]
 800389e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	685b      	ldr	r3, [r3, #4]
 80038a4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80038aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80038b2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80038b6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80038b8:	683b      	ldr	r3, [r7, #0]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	021b      	lsls	r3, r3, #8
 80038be:	68fa      	ldr	r2, [r7, #12]
 80038c0:	4313      	orrs	r3, r2
 80038c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80038c4:	693b      	ldr	r3, [r7, #16]
 80038c6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80038ca:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80038cc:	683b      	ldr	r3, [r7, #0]
 80038ce:	689b      	ldr	r3, [r3, #8]
 80038d0:	051b      	lsls	r3, r3, #20
 80038d2:	693a      	ldr	r2, [r7, #16]
 80038d4:	4313      	orrs	r3, r2
 80038d6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	4a1a      	ldr	r2, [pc, #104]	; (8003944 <TIM_OC6_SetConfig+0xc0>)
 80038dc:	4293      	cmp	r3, r2
 80038de:	d013      	beq.n	8003908 <TIM_OC6_SetConfig+0x84>
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	4a19      	ldr	r2, [pc, #100]	; (8003948 <TIM_OC6_SetConfig+0xc4>)
 80038e4:	4293      	cmp	r3, r2
 80038e6:	d00f      	beq.n	8003908 <TIM_OC6_SetConfig+0x84>
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	4a18      	ldr	r2, [pc, #96]	; (800394c <TIM_OC6_SetConfig+0xc8>)
 80038ec:	4293      	cmp	r3, r2
 80038ee:	d00b      	beq.n	8003908 <TIM_OC6_SetConfig+0x84>
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	4a17      	ldr	r2, [pc, #92]	; (8003950 <TIM_OC6_SetConfig+0xcc>)
 80038f4:	4293      	cmp	r3, r2
 80038f6:	d007      	beq.n	8003908 <TIM_OC6_SetConfig+0x84>
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	4a16      	ldr	r2, [pc, #88]	; (8003954 <TIM_OC6_SetConfig+0xd0>)
 80038fc:	4293      	cmp	r3, r2
 80038fe:	d003      	beq.n	8003908 <TIM_OC6_SetConfig+0x84>
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	4a15      	ldr	r2, [pc, #84]	; (8003958 <TIM_OC6_SetConfig+0xd4>)
 8003904:	4293      	cmp	r3, r2
 8003906:	d109      	bne.n	800391c <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8003908:	697b      	ldr	r3, [r7, #20]
 800390a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800390e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8003910:	683b      	ldr	r3, [r7, #0]
 8003912:	695b      	ldr	r3, [r3, #20]
 8003914:	029b      	lsls	r3, r3, #10
 8003916:	697a      	ldr	r2, [r7, #20]
 8003918:	4313      	orrs	r3, r2
 800391a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	697a      	ldr	r2, [r7, #20]
 8003920:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	68fa      	ldr	r2, [r7, #12]
 8003926:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8003928:	683b      	ldr	r3, [r7, #0]
 800392a:	685a      	ldr	r2, [r3, #4]
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	693a      	ldr	r2, [r7, #16]
 8003934:	621a      	str	r2, [r3, #32]
}
 8003936:	bf00      	nop
 8003938:	371c      	adds	r7, #28
 800393a:	46bd      	mov	sp, r7
 800393c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003940:	4770      	bx	lr
 8003942:	bf00      	nop
 8003944:	40012c00 	.word	0x40012c00
 8003948:	40013400 	.word	0x40013400
 800394c:	40014000 	.word	0x40014000
 8003950:	40014400 	.word	0x40014400
 8003954:	40014800 	.word	0x40014800
 8003958:	40015000 	.word	0x40015000

0800395c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800395c:	b480      	push	{r7}
 800395e:	b087      	sub	sp, #28
 8003960:	af00      	add	r7, sp, #0
 8003962:	60f8      	str	r0, [r7, #12]
 8003964:	60b9      	str	r1, [r7, #8]
 8003966:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	6a1b      	ldr	r3, [r3, #32]
 800396c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	6a1b      	ldr	r3, [r3, #32]
 8003972:	f023 0201 	bic.w	r2, r3, #1
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	699b      	ldr	r3, [r3, #24]
 800397e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003980:	693b      	ldr	r3, [r7, #16]
 8003982:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003986:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	011b      	lsls	r3, r3, #4
 800398c:	693a      	ldr	r2, [r7, #16]
 800398e:	4313      	orrs	r3, r2
 8003990:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003992:	697b      	ldr	r3, [r7, #20]
 8003994:	f023 030a 	bic.w	r3, r3, #10
 8003998:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800399a:	697a      	ldr	r2, [r7, #20]
 800399c:	68bb      	ldr	r3, [r7, #8]
 800399e:	4313      	orrs	r3, r2
 80039a0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	693a      	ldr	r2, [r7, #16]
 80039a6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	697a      	ldr	r2, [r7, #20]
 80039ac:	621a      	str	r2, [r3, #32]
}
 80039ae:	bf00      	nop
 80039b0:	371c      	adds	r7, #28
 80039b2:	46bd      	mov	sp, r7
 80039b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b8:	4770      	bx	lr

080039ba <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80039ba:	b480      	push	{r7}
 80039bc:	b087      	sub	sp, #28
 80039be:	af00      	add	r7, sp, #0
 80039c0:	60f8      	str	r0, [r7, #12]
 80039c2:	60b9      	str	r1, [r7, #8]
 80039c4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	6a1b      	ldr	r3, [r3, #32]
 80039ca:	f023 0210 	bic.w	r2, r3, #16
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	699b      	ldr	r3, [r3, #24]
 80039d6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	6a1b      	ldr	r3, [r3, #32]
 80039dc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80039de:	697b      	ldr	r3, [r7, #20]
 80039e0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80039e4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	031b      	lsls	r3, r3, #12
 80039ea:	697a      	ldr	r2, [r7, #20]
 80039ec:	4313      	orrs	r3, r2
 80039ee:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80039f0:	693b      	ldr	r3, [r7, #16]
 80039f2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80039f6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80039f8:	68bb      	ldr	r3, [r7, #8]
 80039fa:	011b      	lsls	r3, r3, #4
 80039fc:	693a      	ldr	r2, [r7, #16]
 80039fe:	4313      	orrs	r3, r2
 8003a00:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	697a      	ldr	r2, [r7, #20]
 8003a06:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	693a      	ldr	r2, [r7, #16]
 8003a0c:	621a      	str	r2, [r3, #32]
}
 8003a0e:	bf00      	nop
 8003a10:	371c      	adds	r7, #28
 8003a12:	46bd      	mov	sp, r7
 8003a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a18:	4770      	bx	lr

08003a1a <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003a1a:	b480      	push	{r7}
 8003a1c:	b085      	sub	sp, #20
 8003a1e:	af00      	add	r7, sp, #0
 8003a20:	6078      	str	r0, [r7, #4]
 8003a22:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	689b      	ldr	r3, [r3, #8]
 8003a28:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8003a30:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003a34:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003a36:	683a      	ldr	r2, [r7, #0]
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	4313      	orrs	r3, r2
 8003a3c:	f043 0307 	orr.w	r3, r3, #7
 8003a40:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	68fa      	ldr	r2, [r7, #12]
 8003a46:	609a      	str	r2, [r3, #8]
}
 8003a48:	bf00      	nop
 8003a4a:	3714      	adds	r7, #20
 8003a4c:	46bd      	mov	sp, r7
 8003a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a52:	4770      	bx	lr

08003a54 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003a54:	b480      	push	{r7}
 8003a56:	b087      	sub	sp, #28
 8003a58:	af00      	add	r7, sp, #0
 8003a5a:	60f8      	str	r0, [r7, #12]
 8003a5c:	60b9      	str	r1, [r7, #8]
 8003a5e:	607a      	str	r2, [r7, #4]
 8003a60:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	689b      	ldr	r3, [r3, #8]
 8003a66:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003a68:	697b      	ldr	r3, [r7, #20]
 8003a6a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003a6e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003a70:	683b      	ldr	r3, [r7, #0]
 8003a72:	021a      	lsls	r2, r3, #8
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	431a      	orrs	r2, r3
 8003a78:	68bb      	ldr	r3, [r7, #8]
 8003a7a:	4313      	orrs	r3, r2
 8003a7c:	697a      	ldr	r2, [r7, #20]
 8003a7e:	4313      	orrs	r3, r2
 8003a80:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	697a      	ldr	r2, [r7, #20]
 8003a86:	609a      	str	r2, [r3, #8]
}
 8003a88:	bf00      	nop
 8003a8a:	371c      	adds	r7, #28
 8003a8c:	46bd      	mov	sp, r7
 8003a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a92:	4770      	bx	lr

08003a94 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003a94:	b480      	push	{r7}
 8003a96:	b087      	sub	sp, #28
 8003a98:	af00      	add	r7, sp, #0
 8003a9a:	60f8      	str	r0, [r7, #12]
 8003a9c:	60b9      	str	r1, [r7, #8]
 8003a9e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003aa0:	68bb      	ldr	r3, [r7, #8]
 8003aa2:	f003 031f 	and.w	r3, r3, #31
 8003aa6:	2201      	movs	r2, #1
 8003aa8:	fa02 f303 	lsl.w	r3, r2, r3
 8003aac:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	6a1a      	ldr	r2, [r3, #32]
 8003ab2:	697b      	ldr	r3, [r7, #20]
 8003ab4:	43db      	mvns	r3, r3
 8003ab6:	401a      	ands	r2, r3
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	6a1a      	ldr	r2, [r3, #32]
 8003ac0:	68bb      	ldr	r3, [r7, #8]
 8003ac2:	f003 031f 	and.w	r3, r3, #31
 8003ac6:	6879      	ldr	r1, [r7, #4]
 8003ac8:	fa01 f303 	lsl.w	r3, r1, r3
 8003acc:	431a      	orrs	r2, r3
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	621a      	str	r2, [r3, #32]
}
 8003ad2:	bf00      	nop
 8003ad4:	371c      	adds	r7, #28
 8003ad6:	46bd      	mov	sp, r7
 8003ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003adc:	4770      	bx	lr
	...

08003ae0 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003ae0:	b580      	push	{r7, lr}
 8003ae2:	b084      	sub	sp, #16
 8003ae4:	af00      	add	r7, sp, #0
 8003ae6:	6078      	str	r0, [r7, #4]
 8003ae8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003aea:	683b      	ldr	r3, [r7, #0]
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d109      	bne.n	8003b04 <HAL_TIMEx_PWMN_Start+0x24>
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003af6:	b2db      	uxtb	r3, r3
 8003af8:	2b01      	cmp	r3, #1
 8003afa:	bf14      	ite	ne
 8003afc:	2301      	movne	r3, #1
 8003afe:	2300      	moveq	r3, #0
 8003b00:	b2db      	uxtb	r3, r3
 8003b02:	e022      	b.n	8003b4a <HAL_TIMEx_PWMN_Start+0x6a>
 8003b04:	683b      	ldr	r3, [r7, #0]
 8003b06:	2b04      	cmp	r3, #4
 8003b08:	d109      	bne.n	8003b1e <HAL_TIMEx_PWMN_Start+0x3e>
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003b10:	b2db      	uxtb	r3, r3
 8003b12:	2b01      	cmp	r3, #1
 8003b14:	bf14      	ite	ne
 8003b16:	2301      	movne	r3, #1
 8003b18:	2300      	moveq	r3, #0
 8003b1a:	b2db      	uxtb	r3, r3
 8003b1c:	e015      	b.n	8003b4a <HAL_TIMEx_PWMN_Start+0x6a>
 8003b1e:	683b      	ldr	r3, [r7, #0]
 8003b20:	2b08      	cmp	r3, #8
 8003b22:	d109      	bne.n	8003b38 <HAL_TIMEx_PWMN_Start+0x58>
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8003b2a:	b2db      	uxtb	r3, r3
 8003b2c:	2b01      	cmp	r3, #1
 8003b2e:	bf14      	ite	ne
 8003b30:	2301      	movne	r3, #1
 8003b32:	2300      	moveq	r3, #0
 8003b34:	b2db      	uxtb	r3, r3
 8003b36:	e008      	b.n	8003b4a <HAL_TIMEx_PWMN_Start+0x6a>
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8003b3e:	b2db      	uxtb	r3, r3
 8003b40:	2b01      	cmp	r3, #1
 8003b42:	bf14      	ite	ne
 8003b44:	2301      	movne	r3, #1
 8003b46:	2300      	moveq	r3, #0
 8003b48:	b2db      	uxtb	r3, r3
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d001      	beq.n	8003b52 <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 8003b4e:	2301      	movs	r3, #1
 8003b50:	e073      	b.n	8003c3a <HAL_TIMEx_PWMN_Start+0x15a>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003b52:	683b      	ldr	r3, [r7, #0]
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d104      	bne.n	8003b62 <HAL_TIMEx_PWMN_Start+0x82>
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	2202      	movs	r2, #2
 8003b5c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003b60:	e013      	b.n	8003b8a <HAL_TIMEx_PWMN_Start+0xaa>
 8003b62:	683b      	ldr	r3, [r7, #0]
 8003b64:	2b04      	cmp	r3, #4
 8003b66:	d104      	bne.n	8003b72 <HAL_TIMEx_PWMN_Start+0x92>
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	2202      	movs	r2, #2
 8003b6c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003b70:	e00b      	b.n	8003b8a <HAL_TIMEx_PWMN_Start+0xaa>
 8003b72:	683b      	ldr	r3, [r7, #0]
 8003b74:	2b08      	cmp	r3, #8
 8003b76:	d104      	bne.n	8003b82 <HAL_TIMEx_PWMN_Start+0xa2>
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	2202      	movs	r2, #2
 8003b7c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003b80:	e003      	b.n	8003b8a <HAL_TIMEx_PWMN_Start+0xaa>
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	2202      	movs	r2, #2
 8003b86:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	2204      	movs	r2, #4
 8003b90:	6839      	ldr	r1, [r7, #0]
 8003b92:	4618      	mov	r0, r3
 8003b94:	f000 f9ae 	bl	8003ef4 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003ba6:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	4a25      	ldr	r2, [pc, #148]	; (8003c44 <HAL_TIMEx_PWMN_Start+0x164>)
 8003bae:	4293      	cmp	r3, r2
 8003bb0:	d022      	beq.n	8003bf8 <HAL_TIMEx_PWMN_Start+0x118>
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003bba:	d01d      	beq.n	8003bf8 <HAL_TIMEx_PWMN_Start+0x118>
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	4a21      	ldr	r2, [pc, #132]	; (8003c48 <HAL_TIMEx_PWMN_Start+0x168>)
 8003bc2:	4293      	cmp	r3, r2
 8003bc4:	d018      	beq.n	8003bf8 <HAL_TIMEx_PWMN_Start+0x118>
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	4a20      	ldr	r2, [pc, #128]	; (8003c4c <HAL_TIMEx_PWMN_Start+0x16c>)
 8003bcc:	4293      	cmp	r3, r2
 8003bce:	d013      	beq.n	8003bf8 <HAL_TIMEx_PWMN_Start+0x118>
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	4a1e      	ldr	r2, [pc, #120]	; (8003c50 <HAL_TIMEx_PWMN_Start+0x170>)
 8003bd6:	4293      	cmp	r3, r2
 8003bd8:	d00e      	beq.n	8003bf8 <HAL_TIMEx_PWMN_Start+0x118>
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	4a1d      	ldr	r2, [pc, #116]	; (8003c54 <HAL_TIMEx_PWMN_Start+0x174>)
 8003be0:	4293      	cmp	r3, r2
 8003be2:	d009      	beq.n	8003bf8 <HAL_TIMEx_PWMN_Start+0x118>
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	4a1b      	ldr	r2, [pc, #108]	; (8003c58 <HAL_TIMEx_PWMN_Start+0x178>)
 8003bea:	4293      	cmp	r3, r2
 8003bec:	d004      	beq.n	8003bf8 <HAL_TIMEx_PWMN_Start+0x118>
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	4a1a      	ldr	r2, [pc, #104]	; (8003c5c <HAL_TIMEx_PWMN_Start+0x17c>)
 8003bf4:	4293      	cmp	r3, r2
 8003bf6:	d115      	bne.n	8003c24 <HAL_TIMEx_PWMN_Start+0x144>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	689a      	ldr	r2, [r3, #8]
 8003bfe:	4b18      	ldr	r3, [pc, #96]	; (8003c60 <HAL_TIMEx_PWMN_Start+0x180>)
 8003c00:	4013      	ands	r3, r2
 8003c02:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	2b06      	cmp	r3, #6
 8003c08:	d015      	beq.n	8003c36 <HAL_TIMEx_PWMN_Start+0x156>
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003c10:	d011      	beq.n	8003c36 <HAL_TIMEx_PWMN_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	681a      	ldr	r2, [r3, #0]
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	f042 0201 	orr.w	r2, r2, #1
 8003c20:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c22:	e008      	b.n	8003c36 <HAL_TIMEx_PWMN_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	681a      	ldr	r2, [r3, #0]
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	f042 0201 	orr.w	r2, r2, #1
 8003c32:	601a      	str	r2, [r3, #0]
 8003c34:	e000      	b.n	8003c38 <HAL_TIMEx_PWMN_Start+0x158>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c36:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003c38:	2300      	movs	r3, #0
}
 8003c3a:	4618      	mov	r0, r3
 8003c3c:	3710      	adds	r7, #16
 8003c3e:	46bd      	mov	sp, r7
 8003c40:	bd80      	pop	{r7, pc}
 8003c42:	bf00      	nop
 8003c44:	40012c00 	.word	0x40012c00
 8003c48:	40000400 	.word	0x40000400
 8003c4c:	40000800 	.word	0x40000800
 8003c50:	40000c00 	.word	0x40000c00
 8003c54:	40013400 	.word	0x40013400
 8003c58:	40014000 	.word	0x40014000
 8003c5c:	40015000 	.word	0x40015000
 8003c60:	00010007 	.word	0x00010007

08003c64 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003c64:	b480      	push	{r7}
 8003c66:	b085      	sub	sp, #20
 8003c68:	af00      	add	r7, sp, #0
 8003c6a:	6078      	str	r0, [r7, #4]
 8003c6c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003c74:	2b01      	cmp	r3, #1
 8003c76:	d101      	bne.n	8003c7c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003c78:	2302      	movs	r3, #2
 8003c7a:	e074      	b.n	8003d66 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	2201      	movs	r2, #1
 8003c80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	2202      	movs	r2, #2
 8003c88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	685b      	ldr	r3, [r3, #4]
 8003c92:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	689b      	ldr	r3, [r3, #8]
 8003c9a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	4a34      	ldr	r2, [pc, #208]	; (8003d74 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8003ca2:	4293      	cmp	r3, r2
 8003ca4:	d009      	beq.n	8003cba <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	4a33      	ldr	r2, [pc, #204]	; (8003d78 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8003cac:	4293      	cmp	r3, r2
 8003cae:	d004      	beq.n	8003cba <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	4a31      	ldr	r2, [pc, #196]	; (8003d7c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8003cb6:	4293      	cmp	r3, r2
 8003cb8:	d108      	bne.n	8003ccc <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8003cc0:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003cc2:	683b      	ldr	r3, [r7, #0]
 8003cc4:	685b      	ldr	r3, [r3, #4]
 8003cc6:	68fa      	ldr	r2, [r7, #12]
 8003cc8:	4313      	orrs	r3, r2
 8003cca:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8003cd2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003cd6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003cd8:	683b      	ldr	r3, [r7, #0]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	68fa      	ldr	r2, [r7, #12]
 8003cde:	4313      	orrs	r3, r2
 8003ce0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	68fa      	ldr	r2, [r7, #12]
 8003ce8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	4a21      	ldr	r2, [pc, #132]	; (8003d74 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8003cf0:	4293      	cmp	r3, r2
 8003cf2:	d022      	beq.n	8003d3a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003cfc:	d01d      	beq.n	8003d3a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	4a1f      	ldr	r2, [pc, #124]	; (8003d80 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8003d04:	4293      	cmp	r3, r2
 8003d06:	d018      	beq.n	8003d3a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	4a1d      	ldr	r2, [pc, #116]	; (8003d84 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8003d0e:	4293      	cmp	r3, r2
 8003d10:	d013      	beq.n	8003d3a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	4a1c      	ldr	r2, [pc, #112]	; (8003d88 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8003d18:	4293      	cmp	r3, r2
 8003d1a:	d00e      	beq.n	8003d3a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	4a15      	ldr	r2, [pc, #84]	; (8003d78 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8003d22:	4293      	cmp	r3, r2
 8003d24:	d009      	beq.n	8003d3a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	4a18      	ldr	r2, [pc, #96]	; (8003d8c <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8003d2c:	4293      	cmp	r3, r2
 8003d2e:	d004      	beq.n	8003d3a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	4a11      	ldr	r2, [pc, #68]	; (8003d7c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8003d36:	4293      	cmp	r3, r2
 8003d38:	d10c      	bne.n	8003d54 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003d3a:	68bb      	ldr	r3, [r7, #8]
 8003d3c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003d40:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003d42:	683b      	ldr	r3, [r7, #0]
 8003d44:	689b      	ldr	r3, [r3, #8]
 8003d46:	68ba      	ldr	r2, [r7, #8]
 8003d48:	4313      	orrs	r3, r2
 8003d4a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	68ba      	ldr	r2, [r7, #8]
 8003d52:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	2201      	movs	r2, #1
 8003d58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	2200      	movs	r2, #0
 8003d60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003d64:	2300      	movs	r3, #0
}
 8003d66:	4618      	mov	r0, r3
 8003d68:	3714      	adds	r7, #20
 8003d6a:	46bd      	mov	sp, r7
 8003d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d70:	4770      	bx	lr
 8003d72:	bf00      	nop
 8003d74:	40012c00 	.word	0x40012c00
 8003d78:	40013400 	.word	0x40013400
 8003d7c:	40015000 	.word	0x40015000
 8003d80:	40000400 	.word	0x40000400
 8003d84:	40000800 	.word	0x40000800
 8003d88:	40000c00 	.word	0x40000c00
 8003d8c:	40014000 	.word	0x40014000

08003d90 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8003d90:	b480      	push	{r7}
 8003d92:	b085      	sub	sp, #20
 8003d94:	af00      	add	r7, sp, #0
 8003d96:	6078      	str	r0, [r7, #4]
 8003d98:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8003d9a:	2300      	movs	r3, #0
 8003d9c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003da4:	2b01      	cmp	r3, #1
 8003da6:	d101      	bne.n	8003dac <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8003da8:	2302      	movs	r3, #2
 8003daa:	e096      	b.n	8003eda <HAL_TIMEx_ConfigBreakDeadTime+0x14a>
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	2201      	movs	r2, #1
 8003db0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8003dba:	683b      	ldr	r3, [r7, #0]
 8003dbc:	68db      	ldr	r3, [r3, #12]
 8003dbe:	4313      	orrs	r3, r2
 8003dc0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003dc8:	683b      	ldr	r3, [r7, #0]
 8003dca:	689b      	ldr	r3, [r3, #8]
 8003dcc:	4313      	orrs	r3, r2
 8003dce:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8003dd6:	683b      	ldr	r3, [r7, #0]
 8003dd8:	685b      	ldr	r3, [r3, #4]
 8003dda:	4313      	orrs	r3, r2
 8003ddc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8003de4:	683b      	ldr	r3, [r7, #0]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	4313      	orrs	r3, r2
 8003dea:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003df2:	683b      	ldr	r3, [r7, #0]
 8003df4:	691b      	ldr	r3, [r3, #16]
 8003df6:	4313      	orrs	r3, r2
 8003df8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8003e00:	683b      	ldr	r3, [r7, #0]
 8003e02:	695b      	ldr	r3, [r3, #20]
 8003e04:	4313      	orrs	r3, r2
 8003e06:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8003e0e:	683b      	ldr	r3, [r7, #0]
 8003e10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e12:	4313      	orrs	r3, r2
 8003e14:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8003e1c:	683b      	ldr	r3, [r7, #0]
 8003e1e:	699b      	ldr	r3, [r3, #24]
 8003e20:	041b      	lsls	r3, r3, #16
 8003e22:	4313      	orrs	r3, r2
 8003e24:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	4a2f      	ldr	r2, [pc, #188]	; (8003ee8 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 8003e2c:	4293      	cmp	r3, r2
 8003e2e:	d009      	beq.n	8003e44 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	4a2d      	ldr	r2, [pc, #180]	; (8003eec <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 8003e36:	4293      	cmp	r3, r2
 8003e38:	d004      	beq.n	8003e44 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	4a2c      	ldr	r2, [pc, #176]	; (8003ef0 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 8003e40:	4293      	cmp	r3, r2
 8003e42:	d106      	bne.n	8003e52 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8003e4a:	683b      	ldr	r3, [r7, #0]
 8003e4c:	69db      	ldr	r3, [r3, #28]
 8003e4e:	4313      	orrs	r3, r2
 8003e50:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	4a24      	ldr	r2, [pc, #144]	; (8003ee8 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 8003e58:	4293      	cmp	r3, r2
 8003e5a:	d009      	beq.n	8003e70 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	4a22      	ldr	r2, [pc, #136]	; (8003eec <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 8003e62:	4293      	cmp	r3, r2
 8003e64:	d004      	beq.n	8003e70 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	4a21      	ldr	r2, [pc, #132]	; (8003ef0 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 8003e6c:	4293      	cmp	r3, r2
 8003e6e:	d12b      	bne.n	8003ec8 <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8003e76:	683b      	ldr	r3, [r7, #0]
 8003e78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e7a:	051b      	lsls	r3, r3, #20
 8003e7c:	4313      	orrs	r3, r2
 8003e7e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8003e86:	683b      	ldr	r3, [r7, #0]
 8003e88:	6a1b      	ldr	r3, [r3, #32]
 8003e8a:	4313      	orrs	r3, r2
 8003e8c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8003e94:	683b      	ldr	r3, [r7, #0]
 8003e96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e98:	4313      	orrs	r3, r2
 8003e9a:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	4a11      	ldr	r2, [pc, #68]	; (8003ee8 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 8003ea2:	4293      	cmp	r3, r2
 8003ea4:	d009      	beq.n	8003eba <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	4a10      	ldr	r2, [pc, #64]	; (8003eec <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 8003eac:	4293      	cmp	r3, r2
 8003eae:	d004      	beq.n	8003eba <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	4a0e      	ldr	r2, [pc, #56]	; (8003ef0 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 8003eb6:	4293      	cmp	r3, r2
 8003eb8:	d106      	bne.n	8003ec8 <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8003ec0:	683b      	ldr	r3, [r7, #0]
 8003ec2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ec4:	4313      	orrs	r3, r2
 8003ec6:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	68fa      	ldr	r2, [r7, #12]
 8003ece:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	2200      	movs	r2, #0
 8003ed4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003ed8:	2300      	movs	r3, #0
}
 8003eda:	4618      	mov	r0, r3
 8003edc:	3714      	adds	r7, #20
 8003ede:	46bd      	mov	sp, r7
 8003ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee4:	4770      	bx	lr
 8003ee6:	bf00      	nop
 8003ee8:	40012c00 	.word	0x40012c00
 8003eec:	40013400 	.word	0x40013400
 8003ef0:	40015000 	.word	0x40015000

08003ef4 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8003ef4:	b480      	push	{r7}
 8003ef6:	b087      	sub	sp, #28
 8003ef8:	af00      	add	r7, sp, #0
 8003efa:	60f8      	str	r0, [r7, #12]
 8003efc:	60b9      	str	r1, [r7, #8]
 8003efe:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003f00:	68bb      	ldr	r3, [r7, #8]
 8003f02:	f003 031f 	and.w	r3, r3, #31
 8003f06:	2204      	movs	r2, #4
 8003f08:	fa02 f303 	lsl.w	r3, r2, r3
 8003f0c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	6a1a      	ldr	r2, [r3, #32]
 8003f12:	697b      	ldr	r3, [r7, #20]
 8003f14:	43db      	mvns	r3, r3
 8003f16:	401a      	ands	r2, r3
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	6a1a      	ldr	r2, [r3, #32]
 8003f20:	68bb      	ldr	r3, [r7, #8]
 8003f22:	f003 031f 	and.w	r3, r3, #31
 8003f26:	6879      	ldr	r1, [r7, #4]
 8003f28:	fa01 f303 	lsl.w	r3, r1, r3
 8003f2c:	431a      	orrs	r2, r3
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	621a      	str	r2, [r3, #32]
}
 8003f32:	bf00      	nop
 8003f34:	371c      	adds	r7, #28
 8003f36:	46bd      	mov	sp, r7
 8003f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f3c:	4770      	bx	lr

08003f3e <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003f3e:	b580      	push	{r7, lr}
 8003f40:	b082      	sub	sp, #8
 8003f42:	af00      	add	r7, sp, #0
 8003f44:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d101      	bne.n	8003f50 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003f4c:	2301      	movs	r3, #1
 8003f4e:	e042      	b.n	8003fd6 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d106      	bne.n	8003f68 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	2200      	movs	r2, #0
 8003f5e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003f62:	6878      	ldr	r0, [r7, #4]
 8003f64:	f7fc ff40 	bl	8000de8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	2224      	movs	r2, #36	; 0x24
 8003f6c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	681a      	ldr	r2, [r3, #0]
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	f022 0201 	bic.w	r2, r2, #1
 8003f7e:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003f80:	6878      	ldr	r0, [r7, #4]
 8003f82:	f000 fc51 	bl	8004828 <UART_SetConfig>
 8003f86:	4603      	mov	r3, r0
 8003f88:	2b01      	cmp	r3, #1
 8003f8a:	d101      	bne.n	8003f90 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8003f8c:	2301      	movs	r3, #1
 8003f8e:	e022      	b.n	8003fd6 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d002      	beq.n	8003f9e <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8003f98:	6878      	ldr	r0, [r7, #4]
 8003f9a:	f000 ff41 	bl	8004e20 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	685a      	ldr	r2, [r3, #4]
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003fac:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	689a      	ldr	r2, [r3, #8]
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003fbc:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	681a      	ldr	r2, [r3, #0]
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f042 0201 	orr.w	r2, r2, #1
 8003fcc:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003fce:	6878      	ldr	r0, [r7, #4]
 8003fd0:	f000 ffc8 	bl	8004f64 <UART_CheckIdleState>
 8003fd4:	4603      	mov	r3, r0
}
 8003fd6:	4618      	mov	r0, r3
 8003fd8:	3708      	adds	r7, #8
 8003fda:	46bd      	mov	sp, r7
 8003fdc:	bd80      	pop	{r7, pc}

08003fde <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003fde:	b580      	push	{r7, lr}
 8003fe0:	b08a      	sub	sp, #40	; 0x28
 8003fe2:	af02      	add	r7, sp, #8
 8003fe4:	60f8      	str	r0, [r7, #12]
 8003fe6:	60b9      	str	r1, [r7, #8]
 8003fe8:	603b      	str	r3, [r7, #0]
 8003fea:	4613      	mov	r3, r2
 8003fec:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003ff4:	2b20      	cmp	r3, #32
 8003ff6:	f040 8083 	bne.w	8004100 <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 8003ffa:	68bb      	ldr	r3, [r7, #8]
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d002      	beq.n	8004006 <HAL_UART_Transmit+0x28>
 8004000:	88fb      	ldrh	r3, [r7, #6]
 8004002:	2b00      	cmp	r3, #0
 8004004:	d101      	bne.n	800400a <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8004006:	2301      	movs	r3, #1
 8004008:	e07b      	b.n	8004102 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8004010:	2b01      	cmp	r3, #1
 8004012:	d101      	bne.n	8004018 <HAL_UART_Transmit+0x3a>
 8004014:	2302      	movs	r3, #2
 8004016:	e074      	b.n	8004102 <HAL_UART_Transmit+0x124>
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	2201      	movs	r2, #1
 800401c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	2200      	movs	r2, #0
 8004024:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	2221      	movs	r2, #33	; 0x21
 800402c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004030:	f7fd f8dc 	bl	80011ec <HAL_GetTick>
 8004034:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	88fa      	ldrh	r2, [r7, #6]
 800403a:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	88fa      	ldrh	r2, [r7, #6]
 8004042:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	689b      	ldr	r3, [r3, #8]
 800404a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800404e:	d108      	bne.n	8004062 <HAL_UART_Transmit+0x84>
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	691b      	ldr	r3, [r3, #16]
 8004054:	2b00      	cmp	r3, #0
 8004056:	d104      	bne.n	8004062 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 8004058:	2300      	movs	r3, #0
 800405a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800405c:	68bb      	ldr	r3, [r7, #8]
 800405e:	61bb      	str	r3, [r7, #24]
 8004060:	e003      	b.n	800406a <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 8004062:	68bb      	ldr	r3, [r7, #8]
 8004064:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004066:	2300      	movs	r3, #0
 8004068:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	2200      	movs	r2, #0
 800406e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 8004072:	e02c      	b.n	80040ce <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004074:	683b      	ldr	r3, [r7, #0]
 8004076:	9300      	str	r3, [sp, #0]
 8004078:	697b      	ldr	r3, [r7, #20]
 800407a:	2200      	movs	r2, #0
 800407c:	2180      	movs	r1, #128	; 0x80
 800407e:	68f8      	ldr	r0, [r7, #12]
 8004080:	f000 ffbb 	bl	8004ffa <UART_WaitOnFlagUntilTimeout>
 8004084:	4603      	mov	r3, r0
 8004086:	2b00      	cmp	r3, #0
 8004088:	d001      	beq.n	800408e <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 800408a:	2303      	movs	r3, #3
 800408c:	e039      	b.n	8004102 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 800408e:	69fb      	ldr	r3, [r7, #28]
 8004090:	2b00      	cmp	r3, #0
 8004092:	d10b      	bne.n	80040ac <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004094:	69bb      	ldr	r3, [r7, #24]
 8004096:	881b      	ldrh	r3, [r3, #0]
 8004098:	461a      	mov	r2, r3
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80040a2:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80040a4:	69bb      	ldr	r3, [r7, #24]
 80040a6:	3302      	adds	r3, #2
 80040a8:	61bb      	str	r3, [r7, #24]
 80040aa:	e007      	b.n	80040bc <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80040ac:	69fb      	ldr	r3, [r7, #28]
 80040ae:	781a      	ldrb	r2, [r3, #0]
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80040b6:	69fb      	ldr	r3, [r7, #28]
 80040b8:	3301      	adds	r3, #1
 80040ba:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80040c2:	b29b      	uxth	r3, r3
 80040c4:	3b01      	subs	r3, #1
 80040c6:	b29a      	uxth	r2, r3
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80040d4:	b29b      	uxth	r3, r3
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d1cc      	bne.n	8004074 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80040da:	683b      	ldr	r3, [r7, #0]
 80040dc:	9300      	str	r3, [sp, #0]
 80040de:	697b      	ldr	r3, [r7, #20]
 80040e0:	2200      	movs	r2, #0
 80040e2:	2140      	movs	r1, #64	; 0x40
 80040e4:	68f8      	ldr	r0, [r7, #12]
 80040e6:	f000 ff88 	bl	8004ffa <UART_WaitOnFlagUntilTimeout>
 80040ea:	4603      	mov	r3, r0
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d001      	beq.n	80040f4 <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 80040f0:	2303      	movs	r3, #3
 80040f2:	e006      	b.n	8004102 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	2220      	movs	r2, #32
 80040f8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 80040fc:	2300      	movs	r3, #0
 80040fe:	e000      	b.n	8004102 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 8004100:	2302      	movs	r3, #2
  }
}
 8004102:	4618      	mov	r0, r3
 8004104:	3720      	adds	r7, #32
 8004106:	46bd      	mov	sp, r7
 8004108:	bd80      	pop	{r7, pc}
	...

0800410c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800410c:	b580      	push	{r7, lr}
 800410e:	b08a      	sub	sp, #40	; 0x28
 8004110:	af00      	add	r7, sp, #0
 8004112:	60f8      	str	r0, [r7, #12]
 8004114:	60b9      	str	r1, [r7, #8]
 8004116:	4613      	mov	r3, r2
 8004118:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004120:	2b20      	cmp	r3, #32
 8004122:	d142      	bne.n	80041aa <HAL_UART_Receive_IT+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 8004124:	68bb      	ldr	r3, [r7, #8]
 8004126:	2b00      	cmp	r3, #0
 8004128:	d002      	beq.n	8004130 <HAL_UART_Receive_IT+0x24>
 800412a:	88fb      	ldrh	r3, [r7, #6]
 800412c:	2b00      	cmp	r3, #0
 800412e:	d101      	bne.n	8004134 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8004130:	2301      	movs	r3, #1
 8004132:	e03b      	b.n	80041ac <HAL_UART_Receive_IT+0xa0>
    }

    __HAL_LOCK(huart);
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800413a:	2b01      	cmp	r3, #1
 800413c:	d101      	bne.n	8004142 <HAL_UART_Receive_IT+0x36>
 800413e:	2302      	movs	r3, #2
 8004140:	e034      	b.n	80041ac <HAL_UART_Receive_IT+0xa0>
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	2201      	movs	r2, #1
 8004146:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	2200      	movs	r2, #0
 800414e:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	4a17      	ldr	r2, [pc, #92]	; (80041b4 <HAL_UART_Receive_IT+0xa8>)
 8004156:	4293      	cmp	r3, r2
 8004158:	d01f      	beq.n	800419a <HAL_UART_Receive_IT+0x8e>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	685b      	ldr	r3, [r3, #4]
 8004160:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004164:	2b00      	cmp	r3, #0
 8004166:	d018      	beq.n	800419a <HAL_UART_Receive_IT+0x8e>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800416e:	697b      	ldr	r3, [r7, #20]
 8004170:	e853 3f00 	ldrex	r3, [r3]
 8004174:	613b      	str	r3, [r7, #16]
   return(result);
 8004176:	693b      	ldr	r3, [r7, #16]
 8004178:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800417c:	627b      	str	r3, [r7, #36]	; 0x24
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	461a      	mov	r2, r3
 8004184:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004186:	623b      	str	r3, [r7, #32]
 8004188:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800418a:	69f9      	ldr	r1, [r7, #28]
 800418c:	6a3a      	ldr	r2, [r7, #32]
 800418e:	e841 2300 	strex	r3, r2, [r1]
 8004192:	61bb      	str	r3, [r7, #24]
   return(result);
 8004194:	69bb      	ldr	r3, [r7, #24]
 8004196:	2b00      	cmp	r3, #0
 8004198:	d1e6      	bne.n	8004168 <HAL_UART_Receive_IT+0x5c>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800419a:	88fb      	ldrh	r3, [r7, #6]
 800419c:	461a      	mov	r2, r3
 800419e:	68b9      	ldr	r1, [r7, #8]
 80041a0:	68f8      	ldr	r0, [r7, #12]
 80041a2:	f000 fff3 	bl	800518c <UART_Start_Receive_IT>
 80041a6:	4603      	mov	r3, r0
 80041a8:	e000      	b.n	80041ac <HAL_UART_Receive_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80041aa:	2302      	movs	r3, #2
  }
}
 80041ac:	4618      	mov	r0, r3
 80041ae:	3728      	adds	r7, #40	; 0x28
 80041b0:	46bd      	mov	sp, r7
 80041b2:	bd80      	pop	{r7, pc}
 80041b4:	40008000 	.word	0x40008000

080041b8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80041b8:	b580      	push	{r7, lr}
 80041ba:	b0ba      	sub	sp, #232	; 0xe8
 80041bc:	af00      	add	r7, sp, #0
 80041be:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	69db      	ldr	r3, [r3, #28]
 80041c6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	689b      	ldr	r3, [r3, #8]
 80041da:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80041de:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 80041e2:	f640 030f 	movw	r3, #2063	; 0x80f
 80041e6:	4013      	ands	r3, r2
 80041e8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 80041ec:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d11b      	bne.n	800422c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80041f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80041f8:	f003 0320 	and.w	r3, r3, #32
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d015      	beq.n	800422c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8004200:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004204:	f003 0320 	and.w	r3, r3, #32
 8004208:	2b00      	cmp	r3, #0
 800420a:	d105      	bne.n	8004218 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800420c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004210:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004214:	2b00      	cmp	r3, #0
 8004216:	d009      	beq.n	800422c <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800421c:	2b00      	cmp	r3, #0
 800421e:	f000 82d6 	beq.w	80047ce <HAL_UART_IRQHandler+0x616>
      {
        huart->RxISR(huart);
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004226:	6878      	ldr	r0, [r7, #4]
 8004228:	4798      	blx	r3
      }
      return;
 800422a:	e2d0      	b.n	80047ce <HAL_UART_IRQHandler+0x616>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800422c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004230:	2b00      	cmp	r3, #0
 8004232:	f000 811f 	beq.w	8004474 <HAL_UART_IRQHandler+0x2bc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8004236:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800423a:	4b8b      	ldr	r3, [pc, #556]	; (8004468 <HAL_UART_IRQHandler+0x2b0>)
 800423c:	4013      	ands	r3, r2
 800423e:	2b00      	cmp	r3, #0
 8004240:	d106      	bne.n	8004250 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8004242:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8004246:	4b89      	ldr	r3, [pc, #548]	; (800446c <HAL_UART_IRQHandler+0x2b4>)
 8004248:	4013      	ands	r3, r2
 800424a:	2b00      	cmp	r3, #0
 800424c:	f000 8112 	beq.w	8004474 <HAL_UART_IRQHandler+0x2bc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004250:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004254:	f003 0301 	and.w	r3, r3, #1
 8004258:	2b00      	cmp	r3, #0
 800425a:	d011      	beq.n	8004280 <HAL_UART_IRQHandler+0xc8>
 800425c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004260:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004264:	2b00      	cmp	r3, #0
 8004266:	d00b      	beq.n	8004280 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	2201      	movs	r2, #1
 800426e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004276:	f043 0201 	orr.w	r2, r3, #1
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004280:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004284:	f003 0302 	and.w	r3, r3, #2
 8004288:	2b00      	cmp	r3, #0
 800428a:	d011      	beq.n	80042b0 <HAL_UART_IRQHandler+0xf8>
 800428c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004290:	f003 0301 	and.w	r3, r3, #1
 8004294:	2b00      	cmp	r3, #0
 8004296:	d00b      	beq.n	80042b0 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	2202      	movs	r2, #2
 800429e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80042a6:	f043 0204 	orr.w	r2, r3, #4
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80042b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80042b4:	f003 0304 	and.w	r3, r3, #4
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d011      	beq.n	80042e0 <HAL_UART_IRQHandler+0x128>
 80042bc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80042c0:	f003 0301 	and.w	r3, r3, #1
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d00b      	beq.n	80042e0 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	2204      	movs	r2, #4
 80042ce:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80042d6:	f043 0202 	orr.w	r2, r3, #2
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80042e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80042e4:	f003 0308 	and.w	r3, r3, #8
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d017      	beq.n	800431c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80042ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80042f0:	f003 0320 	and.w	r3, r3, #32
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d105      	bne.n	8004304 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80042f8:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 80042fc:	4b5a      	ldr	r3, [pc, #360]	; (8004468 <HAL_UART_IRQHandler+0x2b0>)
 80042fe:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8004300:	2b00      	cmp	r3, #0
 8004302:	d00b      	beq.n	800431c <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	2208      	movs	r2, #8
 800430a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004312:	f043 0208 	orr.w	r2, r3, #8
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800431c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004320:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004324:	2b00      	cmp	r3, #0
 8004326:	d012      	beq.n	800434e <HAL_UART_IRQHandler+0x196>
 8004328:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800432c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004330:	2b00      	cmp	r3, #0
 8004332:	d00c      	beq.n	800434e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800433c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004344:	f043 0220 	orr.w	r2, r3, #32
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004354:	2b00      	cmp	r3, #0
 8004356:	f000 823c 	beq.w	80047d2 <HAL_UART_IRQHandler+0x61a>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800435a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800435e:	f003 0320 	and.w	r3, r3, #32
 8004362:	2b00      	cmp	r3, #0
 8004364:	d013      	beq.n	800438e <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8004366:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800436a:	f003 0320 	and.w	r3, r3, #32
 800436e:	2b00      	cmp	r3, #0
 8004370:	d105      	bne.n	800437e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8004372:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004376:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800437a:	2b00      	cmp	r3, #0
 800437c:	d007      	beq.n	800438e <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004382:	2b00      	cmp	r3, #0
 8004384:	d003      	beq.n	800438e <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800438a:	6878      	ldr	r0, [r7, #4]
 800438c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004394:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	689b      	ldr	r3, [r3, #8]
 800439e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043a2:	2b40      	cmp	r3, #64	; 0x40
 80043a4:	d005      	beq.n	80043b2 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80043a6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80043aa:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d04f      	beq.n	8004452 <HAL_UART_IRQHandler+0x29a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80043b2:	6878      	ldr	r0, [r7, #4]
 80043b4:	f001 f814 	bl	80053e0 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	689b      	ldr	r3, [r3, #8]
 80043be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043c2:	2b40      	cmp	r3, #64	; 0x40
 80043c4:	d141      	bne.n	800444a <HAL_UART_IRQHandler+0x292>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	3308      	adds	r3, #8
 80043cc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043d0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80043d4:	e853 3f00 	ldrex	r3, [r3]
 80043d8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80043dc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80043e0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80043e4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	3308      	adds	r3, #8
 80043ee:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80043f2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80043f6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043fa:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80043fe:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8004402:	e841 2300 	strex	r3, r2, [r1]
 8004406:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800440a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800440e:	2b00      	cmp	r3, #0
 8004410:	d1d9      	bne.n	80043c6 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004416:	2b00      	cmp	r3, #0
 8004418:	d013      	beq.n	8004442 <HAL_UART_IRQHandler+0x28a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800441e:	4a14      	ldr	r2, [pc, #80]	; (8004470 <HAL_UART_IRQHandler+0x2b8>)
 8004420:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004426:	4618      	mov	r0, r3
 8004428:	f7fd f876 	bl	8001518 <HAL_DMA_Abort_IT>
 800442c:	4603      	mov	r3, r0
 800442e:	2b00      	cmp	r3, #0
 8004430:	d017      	beq.n	8004462 <HAL_UART_IRQHandler+0x2aa>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004436:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004438:	687a      	ldr	r2, [r7, #4]
 800443a:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 800443c:	4610      	mov	r0, r2
 800443e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004440:	e00f      	b.n	8004462 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004442:	6878      	ldr	r0, [r7, #4]
 8004444:	f000 f9da 	bl	80047fc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004448:	e00b      	b.n	8004462 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800444a:	6878      	ldr	r0, [r7, #4]
 800444c:	f000 f9d6 	bl	80047fc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004450:	e007      	b.n	8004462 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004452:	6878      	ldr	r0, [r7, #4]
 8004454:	f000 f9d2 	bl	80047fc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	2200      	movs	r2, #0
 800445c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 8004460:	e1b7      	b.n	80047d2 <HAL_UART_IRQHandler+0x61a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004462:	bf00      	nop
    return;
 8004464:	e1b5      	b.n	80047d2 <HAL_UART_IRQHandler+0x61a>
 8004466:	bf00      	nop
 8004468:	10000001 	.word	0x10000001
 800446c:	04000120 	.word	0x04000120
 8004470:	080054ad 	.word	0x080054ad

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004478:	2b01      	cmp	r3, #1
 800447a:	f040 814a 	bne.w	8004712 <HAL_UART_IRQHandler+0x55a>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800447e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004482:	f003 0310 	and.w	r3, r3, #16
 8004486:	2b00      	cmp	r3, #0
 8004488:	f000 8143 	beq.w	8004712 <HAL_UART_IRQHandler+0x55a>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800448c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004490:	f003 0310 	and.w	r3, r3, #16
 8004494:	2b00      	cmp	r3, #0
 8004496:	f000 813c 	beq.w	8004712 <HAL_UART_IRQHandler+0x55a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	2210      	movs	r2, #16
 80044a0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	689b      	ldr	r3, [r3, #8]
 80044a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044ac:	2b40      	cmp	r3, #64	; 0x40
 80044ae:	f040 80b5 	bne.w	800461c <HAL_UART_IRQHandler+0x464>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	685b      	ldr	r3, [r3, #4]
 80044ba:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80044be:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	f000 8187 	beq.w	80047d6 <HAL_UART_IRQHandler+0x61e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80044ce:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80044d2:	429a      	cmp	r2, r3
 80044d4:	f080 817f 	bcs.w	80047d6 <HAL_UART_IRQHandler+0x61e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80044de:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f003 0320 	and.w	r3, r3, #32
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	f040 8086 	bne.w	8004600 <HAL_UART_IRQHandler+0x448>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044fc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004500:	e853 3f00 	ldrex	r3, [r3]
 8004504:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8004508:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800450c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004510:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	461a      	mov	r2, r3
 800451a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800451e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8004522:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004526:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800452a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800452e:	e841 2300 	strex	r3, r2, [r1]
 8004532:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8004536:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800453a:	2b00      	cmp	r3, #0
 800453c:	d1da      	bne.n	80044f4 <HAL_UART_IRQHandler+0x33c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	3308      	adds	r3, #8
 8004544:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004546:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004548:	e853 3f00 	ldrex	r3, [r3]
 800454c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800454e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004550:	f023 0301 	bic.w	r3, r3, #1
 8004554:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	3308      	adds	r3, #8
 800455e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8004562:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8004566:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004568:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800456a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800456e:	e841 2300 	strex	r3, r2, [r1]
 8004572:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8004574:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004576:	2b00      	cmp	r3, #0
 8004578:	d1e1      	bne.n	800453e <HAL_UART_IRQHandler+0x386>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	3308      	adds	r3, #8
 8004580:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004582:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004584:	e853 3f00 	ldrex	r3, [r3]
 8004588:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800458a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800458c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004590:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	3308      	adds	r3, #8
 800459a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800459e:	66fa      	str	r2, [r7, #108]	; 0x6c
 80045a0:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045a2:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80045a4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80045a6:	e841 2300 	strex	r3, r2, [r1]
 80045aa:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80045ac:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d1e3      	bne.n	800457a <HAL_UART_IRQHandler+0x3c2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	2220      	movs	r2, #32
 80045b6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	2200      	movs	r2, #0
 80045be:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045c6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80045c8:	e853 3f00 	ldrex	r3, [r3]
 80045cc:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80045ce:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80045d0:	f023 0310 	bic.w	r3, r3, #16
 80045d4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	461a      	mov	r2, r3
 80045de:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80045e2:	65bb      	str	r3, [r7, #88]	; 0x58
 80045e4:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045e6:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80045e8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80045ea:	e841 2300 	strex	r3, r2, [r1]
 80045ee:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80045f0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d1e4      	bne.n	80045c0 <HAL_UART_IRQHandler+0x408>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80045fa:	4618      	mov	r0, r3
 80045fc:	f7fc ff33 	bl	8001466 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800460c:	b29b      	uxth	r3, r3
 800460e:	1ad3      	subs	r3, r2, r3
 8004610:	b29b      	uxth	r3, r3
 8004612:	4619      	mov	r1, r3
 8004614:	6878      	ldr	r0, [r7, #4]
 8004616:	f000 f8fb 	bl	8004810 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800461a:	e0dc      	b.n	80047d6 <HAL_UART_IRQHandler+0x61e>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8004628:	b29b      	uxth	r3, r3
 800462a:	1ad3      	subs	r3, r2, r3
 800462c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8004636:	b29b      	uxth	r3, r3
 8004638:	2b00      	cmp	r3, #0
 800463a:	f000 80ce 	beq.w	80047da <HAL_UART_IRQHandler+0x622>
          && (nb_rx_data > 0U))
 800463e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004642:	2b00      	cmp	r3, #0
 8004644:	f000 80c9 	beq.w	80047da <HAL_UART_IRQHandler+0x622>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800464e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004650:	e853 3f00 	ldrex	r3, [r3]
 8004654:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004656:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004658:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800465c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	461a      	mov	r2, r3
 8004666:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800466a:	647b      	str	r3, [r7, #68]	; 0x44
 800466c:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800466e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004670:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004672:	e841 2300 	strex	r3, r2, [r1]
 8004676:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004678:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800467a:	2b00      	cmp	r3, #0
 800467c:	d1e4      	bne.n	8004648 <HAL_UART_IRQHandler+0x490>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	3308      	adds	r3, #8
 8004684:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004686:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004688:	e853 3f00 	ldrex	r3, [r3]
 800468c:	623b      	str	r3, [r7, #32]
   return(result);
 800468e:	6a3b      	ldr	r3, [r7, #32]
 8004690:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004694:	f023 0301 	bic.w	r3, r3, #1
 8004698:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	3308      	adds	r3, #8
 80046a2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80046a6:	633a      	str	r2, [r7, #48]	; 0x30
 80046a8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046aa:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80046ac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80046ae:	e841 2300 	strex	r3, r2, [r1]
 80046b2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80046b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d1e1      	bne.n	800467e <HAL_UART_IRQHandler+0x4c6>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	2220      	movs	r2, #32
 80046be:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	2200      	movs	r2, #0
 80046c6:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	2200      	movs	r2, #0
 80046cc:	671a      	str	r2, [r3, #112]	; 0x70

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046d4:	693b      	ldr	r3, [r7, #16]
 80046d6:	e853 3f00 	ldrex	r3, [r3]
 80046da:	60fb      	str	r3, [r7, #12]
   return(result);
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	f023 0310 	bic.w	r3, r3, #16
 80046e2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	461a      	mov	r2, r3
 80046ec:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80046f0:	61fb      	str	r3, [r7, #28]
 80046f2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046f4:	69b9      	ldr	r1, [r7, #24]
 80046f6:	69fa      	ldr	r2, [r7, #28]
 80046f8:	e841 2300 	strex	r3, r2, [r1]
 80046fc:	617b      	str	r3, [r7, #20]
   return(result);
 80046fe:	697b      	ldr	r3, [r7, #20]
 8004700:	2b00      	cmp	r3, #0
 8004702:	d1e4      	bne.n	80046ce <HAL_UART_IRQHandler+0x516>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004704:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004708:	4619      	mov	r1, r3
 800470a:	6878      	ldr	r0, [r7, #4]
 800470c:	f000 f880 	bl	8004810 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004710:	e063      	b.n	80047da <HAL_UART_IRQHandler+0x622>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8004712:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004716:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800471a:	2b00      	cmp	r3, #0
 800471c:	d00e      	beq.n	800473c <HAL_UART_IRQHandler+0x584>
 800471e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004722:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004726:	2b00      	cmp	r3, #0
 8004728:	d008      	beq.n	800473c <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8004732:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8004734:	6878      	ldr	r0, [r7, #4]
 8004736:	f001 fb57 	bl	8005de8 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800473a:	e051      	b.n	80047e0 <HAL_UART_IRQHandler+0x628>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800473c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004740:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004744:	2b00      	cmp	r3, #0
 8004746:	d014      	beq.n	8004772 <HAL_UART_IRQHandler+0x5ba>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8004748:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800474c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004750:	2b00      	cmp	r3, #0
 8004752:	d105      	bne.n	8004760 <HAL_UART_IRQHandler+0x5a8>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8004754:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004758:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800475c:	2b00      	cmp	r3, #0
 800475e:	d008      	beq.n	8004772 <HAL_UART_IRQHandler+0x5ba>
  {
    if (huart->TxISR != NULL)
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004764:	2b00      	cmp	r3, #0
 8004766:	d03a      	beq.n	80047de <HAL_UART_IRQHandler+0x626>
    {
      huart->TxISR(huart);
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800476c:	6878      	ldr	r0, [r7, #4]
 800476e:	4798      	blx	r3
    }
    return;
 8004770:	e035      	b.n	80047de <HAL_UART_IRQHandler+0x626>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8004772:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004776:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800477a:	2b00      	cmp	r3, #0
 800477c:	d009      	beq.n	8004792 <HAL_UART_IRQHandler+0x5da>
 800477e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004782:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004786:	2b00      	cmp	r3, #0
 8004788:	d003      	beq.n	8004792 <HAL_UART_IRQHandler+0x5da>
  {
    UART_EndTransmit_IT(huart);
 800478a:	6878      	ldr	r0, [r7, #4]
 800478c:	f000 fea4 	bl	80054d8 <UART_EndTransmit_IT>
    return;
 8004790:	e026      	b.n	80047e0 <HAL_UART_IRQHandler+0x628>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8004792:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004796:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800479a:	2b00      	cmp	r3, #0
 800479c:	d009      	beq.n	80047b2 <HAL_UART_IRQHandler+0x5fa>
 800479e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80047a2:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d003      	beq.n	80047b2 <HAL_UART_IRQHandler+0x5fa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80047aa:	6878      	ldr	r0, [r7, #4]
 80047ac:	f001 fb30 	bl	8005e10 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80047b0:	e016      	b.n	80047e0 <HAL_UART_IRQHandler+0x628>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80047b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80047b6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d010      	beq.n	80047e0 <HAL_UART_IRQHandler+0x628>
 80047be:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	da0c      	bge.n	80047e0 <HAL_UART_IRQHandler+0x628>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80047c6:	6878      	ldr	r0, [r7, #4]
 80047c8:	f001 fb18 	bl	8005dfc <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80047cc:	e008      	b.n	80047e0 <HAL_UART_IRQHandler+0x628>
      return;
 80047ce:	bf00      	nop
 80047d0:	e006      	b.n	80047e0 <HAL_UART_IRQHandler+0x628>
    return;
 80047d2:	bf00      	nop
 80047d4:	e004      	b.n	80047e0 <HAL_UART_IRQHandler+0x628>
      return;
 80047d6:	bf00      	nop
 80047d8:	e002      	b.n	80047e0 <HAL_UART_IRQHandler+0x628>
      return;
 80047da:	bf00      	nop
 80047dc:	e000      	b.n	80047e0 <HAL_UART_IRQHandler+0x628>
    return;
 80047de:	bf00      	nop
  }
}
 80047e0:	37e8      	adds	r7, #232	; 0xe8
 80047e2:	46bd      	mov	sp, r7
 80047e4:	bd80      	pop	{r7, pc}
 80047e6:	bf00      	nop

080047e8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80047e8:	b480      	push	{r7}
 80047ea:	b083      	sub	sp, #12
 80047ec:	af00      	add	r7, sp, #0
 80047ee:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80047f0:	bf00      	nop
 80047f2:	370c      	adds	r7, #12
 80047f4:	46bd      	mov	sp, r7
 80047f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047fa:	4770      	bx	lr

080047fc <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80047fc:	b480      	push	{r7}
 80047fe:	b083      	sub	sp, #12
 8004800:	af00      	add	r7, sp, #0
 8004802:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004804:	bf00      	nop
 8004806:	370c      	adds	r7, #12
 8004808:	46bd      	mov	sp, r7
 800480a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800480e:	4770      	bx	lr

08004810 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004810:	b480      	push	{r7}
 8004812:	b083      	sub	sp, #12
 8004814:	af00      	add	r7, sp, #0
 8004816:	6078      	str	r0, [r7, #4]
 8004818:	460b      	mov	r3, r1
 800481a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800481c:	bf00      	nop
 800481e:	370c      	adds	r7, #12
 8004820:	46bd      	mov	sp, r7
 8004822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004826:	4770      	bx	lr

08004828 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004828:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800482c:	b08c      	sub	sp, #48	; 0x30
 800482e:	af00      	add	r7, sp, #0
 8004830:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004832:	2300      	movs	r3, #0
 8004834:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004838:	697b      	ldr	r3, [r7, #20]
 800483a:	689a      	ldr	r2, [r3, #8]
 800483c:	697b      	ldr	r3, [r7, #20]
 800483e:	691b      	ldr	r3, [r3, #16]
 8004840:	431a      	orrs	r2, r3
 8004842:	697b      	ldr	r3, [r7, #20]
 8004844:	695b      	ldr	r3, [r3, #20]
 8004846:	431a      	orrs	r2, r3
 8004848:	697b      	ldr	r3, [r7, #20]
 800484a:	69db      	ldr	r3, [r3, #28]
 800484c:	4313      	orrs	r3, r2
 800484e:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004850:	697b      	ldr	r3, [r7, #20]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	681a      	ldr	r2, [r3, #0]
 8004856:	4baa      	ldr	r3, [pc, #680]	; (8004b00 <UART_SetConfig+0x2d8>)
 8004858:	4013      	ands	r3, r2
 800485a:	697a      	ldr	r2, [r7, #20]
 800485c:	6812      	ldr	r2, [r2, #0]
 800485e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004860:	430b      	orrs	r3, r1
 8004862:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004864:	697b      	ldr	r3, [r7, #20]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	685b      	ldr	r3, [r3, #4]
 800486a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800486e:	697b      	ldr	r3, [r7, #20]
 8004870:	68da      	ldr	r2, [r3, #12]
 8004872:	697b      	ldr	r3, [r7, #20]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	430a      	orrs	r2, r1
 8004878:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800487a:	697b      	ldr	r3, [r7, #20]
 800487c:	699b      	ldr	r3, [r3, #24]
 800487e:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004880:	697b      	ldr	r3, [r7, #20]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	4a9f      	ldr	r2, [pc, #636]	; (8004b04 <UART_SetConfig+0x2dc>)
 8004886:	4293      	cmp	r3, r2
 8004888:	d004      	beq.n	8004894 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800488a:	697b      	ldr	r3, [r7, #20]
 800488c:	6a1b      	ldr	r3, [r3, #32]
 800488e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004890:	4313      	orrs	r3, r2
 8004892:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004894:	697b      	ldr	r3, [r7, #20]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	689b      	ldr	r3, [r3, #8]
 800489a:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 800489e:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 80048a2:	697a      	ldr	r2, [r7, #20]
 80048a4:	6812      	ldr	r2, [r2, #0]
 80048a6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80048a8:	430b      	orrs	r3, r1
 80048aa:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80048ac:	697b      	ldr	r3, [r7, #20]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048b2:	f023 010f 	bic.w	r1, r3, #15
 80048b6:	697b      	ldr	r3, [r7, #20]
 80048b8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80048ba:	697b      	ldr	r3, [r7, #20]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	430a      	orrs	r2, r1
 80048c0:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80048c2:	697b      	ldr	r3, [r7, #20]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	4a90      	ldr	r2, [pc, #576]	; (8004b08 <UART_SetConfig+0x2e0>)
 80048c8:	4293      	cmp	r3, r2
 80048ca:	d125      	bne.n	8004918 <UART_SetConfig+0xf0>
 80048cc:	4b8f      	ldr	r3, [pc, #572]	; (8004b0c <UART_SetConfig+0x2e4>)
 80048ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80048d2:	f003 0303 	and.w	r3, r3, #3
 80048d6:	2b03      	cmp	r3, #3
 80048d8:	d81a      	bhi.n	8004910 <UART_SetConfig+0xe8>
 80048da:	a201      	add	r2, pc, #4	; (adr r2, 80048e0 <UART_SetConfig+0xb8>)
 80048dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048e0:	080048f1 	.word	0x080048f1
 80048e4:	08004901 	.word	0x08004901
 80048e8:	080048f9 	.word	0x080048f9
 80048ec:	08004909 	.word	0x08004909
 80048f0:	2301      	movs	r3, #1
 80048f2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80048f6:	e116      	b.n	8004b26 <UART_SetConfig+0x2fe>
 80048f8:	2302      	movs	r3, #2
 80048fa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80048fe:	e112      	b.n	8004b26 <UART_SetConfig+0x2fe>
 8004900:	2304      	movs	r3, #4
 8004902:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004906:	e10e      	b.n	8004b26 <UART_SetConfig+0x2fe>
 8004908:	2308      	movs	r3, #8
 800490a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800490e:	e10a      	b.n	8004b26 <UART_SetConfig+0x2fe>
 8004910:	2310      	movs	r3, #16
 8004912:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004916:	e106      	b.n	8004b26 <UART_SetConfig+0x2fe>
 8004918:	697b      	ldr	r3, [r7, #20]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	4a7c      	ldr	r2, [pc, #496]	; (8004b10 <UART_SetConfig+0x2e8>)
 800491e:	4293      	cmp	r3, r2
 8004920:	d138      	bne.n	8004994 <UART_SetConfig+0x16c>
 8004922:	4b7a      	ldr	r3, [pc, #488]	; (8004b0c <UART_SetConfig+0x2e4>)
 8004924:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004928:	f003 030c 	and.w	r3, r3, #12
 800492c:	2b0c      	cmp	r3, #12
 800492e:	d82d      	bhi.n	800498c <UART_SetConfig+0x164>
 8004930:	a201      	add	r2, pc, #4	; (adr r2, 8004938 <UART_SetConfig+0x110>)
 8004932:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004936:	bf00      	nop
 8004938:	0800496d 	.word	0x0800496d
 800493c:	0800498d 	.word	0x0800498d
 8004940:	0800498d 	.word	0x0800498d
 8004944:	0800498d 	.word	0x0800498d
 8004948:	0800497d 	.word	0x0800497d
 800494c:	0800498d 	.word	0x0800498d
 8004950:	0800498d 	.word	0x0800498d
 8004954:	0800498d 	.word	0x0800498d
 8004958:	08004975 	.word	0x08004975
 800495c:	0800498d 	.word	0x0800498d
 8004960:	0800498d 	.word	0x0800498d
 8004964:	0800498d 	.word	0x0800498d
 8004968:	08004985 	.word	0x08004985
 800496c:	2300      	movs	r3, #0
 800496e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004972:	e0d8      	b.n	8004b26 <UART_SetConfig+0x2fe>
 8004974:	2302      	movs	r3, #2
 8004976:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800497a:	e0d4      	b.n	8004b26 <UART_SetConfig+0x2fe>
 800497c:	2304      	movs	r3, #4
 800497e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004982:	e0d0      	b.n	8004b26 <UART_SetConfig+0x2fe>
 8004984:	2308      	movs	r3, #8
 8004986:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800498a:	e0cc      	b.n	8004b26 <UART_SetConfig+0x2fe>
 800498c:	2310      	movs	r3, #16
 800498e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004992:	e0c8      	b.n	8004b26 <UART_SetConfig+0x2fe>
 8004994:	697b      	ldr	r3, [r7, #20]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	4a5e      	ldr	r2, [pc, #376]	; (8004b14 <UART_SetConfig+0x2ec>)
 800499a:	4293      	cmp	r3, r2
 800499c:	d125      	bne.n	80049ea <UART_SetConfig+0x1c2>
 800499e:	4b5b      	ldr	r3, [pc, #364]	; (8004b0c <UART_SetConfig+0x2e4>)
 80049a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049a4:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80049a8:	2b30      	cmp	r3, #48	; 0x30
 80049aa:	d016      	beq.n	80049da <UART_SetConfig+0x1b2>
 80049ac:	2b30      	cmp	r3, #48	; 0x30
 80049ae:	d818      	bhi.n	80049e2 <UART_SetConfig+0x1ba>
 80049b0:	2b20      	cmp	r3, #32
 80049b2:	d00a      	beq.n	80049ca <UART_SetConfig+0x1a2>
 80049b4:	2b20      	cmp	r3, #32
 80049b6:	d814      	bhi.n	80049e2 <UART_SetConfig+0x1ba>
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d002      	beq.n	80049c2 <UART_SetConfig+0x19a>
 80049bc:	2b10      	cmp	r3, #16
 80049be:	d008      	beq.n	80049d2 <UART_SetConfig+0x1aa>
 80049c0:	e00f      	b.n	80049e2 <UART_SetConfig+0x1ba>
 80049c2:	2300      	movs	r3, #0
 80049c4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80049c8:	e0ad      	b.n	8004b26 <UART_SetConfig+0x2fe>
 80049ca:	2302      	movs	r3, #2
 80049cc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80049d0:	e0a9      	b.n	8004b26 <UART_SetConfig+0x2fe>
 80049d2:	2304      	movs	r3, #4
 80049d4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80049d8:	e0a5      	b.n	8004b26 <UART_SetConfig+0x2fe>
 80049da:	2308      	movs	r3, #8
 80049dc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80049e0:	e0a1      	b.n	8004b26 <UART_SetConfig+0x2fe>
 80049e2:	2310      	movs	r3, #16
 80049e4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80049e8:	e09d      	b.n	8004b26 <UART_SetConfig+0x2fe>
 80049ea:	697b      	ldr	r3, [r7, #20]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	4a4a      	ldr	r2, [pc, #296]	; (8004b18 <UART_SetConfig+0x2f0>)
 80049f0:	4293      	cmp	r3, r2
 80049f2:	d125      	bne.n	8004a40 <UART_SetConfig+0x218>
 80049f4:	4b45      	ldr	r3, [pc, #276]	; (8004b0c <UART_SetConfig+0x2e4>)
 80049f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049fa:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80049fe:	2bc0      	cmp	r3, #192	; 0xc0
 8004a00:	d016      	beq.n	8004a30 <UART_SetConfig+0x208>
 8004a02:	2bc0      	cmp	r3, #192	; 0xc0
 8004a04:	d818      	bhi.n	8004a38 <UART_SetConfig+0x210>
 8004a06:	2b80      	cmp	r3, #128	; 0x80
 8004a08:	d00a      	beq.n	8004a20 <UART_SetConfig+0x1f8>
 8004a0a:	2b80      	cmp	r3, #128	; 0x80
 8004a0c:	d814      	bhi.n	8004a38 <UART_SetConfig+0x210>
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d002      	beq.n	8004a18 <UART_SetConfig+0x1f0>
 8004a12:	2b40      	cmp	r3, #64	; 0x40
 8004a14:	d008      	beq.n	8004a28 <UART_SetConfig+0x200>
 8004a16:	e00f      	b.n	8004a38 <UART_SetConfig+0x210>
 8004a18:	2300      	movs	r3, #0
 8004a1a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004a1e:	e082      	b.n	8004b26 <UART_SetConfig+0x2fe>
 8004a20:	2302      	movs	r3, #2
 8004a22:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004a26:	e07e      	b.n	8004b26 <UART_SetConfig+0x2fe>
 8004a28:	2304      	movs	r3, #4
 8004a2a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004a2e:	e07a      	b.n	8004b26 <UART_SetConfig+0x2fe>
 8004a30:	2308      	movs	r3, #8
 8004a32:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004a36:	e076      	b.n	8004b26 <UART_SetConfig+0x2fe>
 8004a38:	2310      	movs	r3, #16
 8004a3a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004a3e:	e072      	b.n	8004b26 <UART_SetConfig+0x2fe>
 8004a40:	697b      	ldr	r3, [r7, #20]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	4a35      	ldr	r2, [pc, #212]	; (8004b1c <UART_SetConfig+0x2f4>)
 8004a46:	4293      	cmp	r3, r2
 8004a48:	d12a      	bne.n	8004aa0 <UART_SetConfig+0x278>
 8004a4a:	4b30      	ldr	r3, [pc, #192]	; (8004b0c <UART_SetConfig+0x2e4>)
 8004a4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a50:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004a54:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004a58:	d01a      	beq.n	8004a90 <UART_SetConfig+0x268>
 8004a5a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004a5e:	d81b      	bhi.n	8004a98 <UART_SetConfig+0x270>
 8004a60:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004a64:	d00c      	beq.n	8004a80 <UART_SetConfig+0x258>
 8004a66:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004a6a:	d815      	bhi.n	8004a98 <UART_SetConfig+0x270>
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d003      	beq.n	8004a78 <UART_SetConfig+0x250>
 8004a70:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004a74:	d008      	beq.n	8004a88 <UART_SetConfig+0x260>
 8004a76:	e00f      	b.n	8004a98 <UART_SetConfig+0x270>
 8004a78:	2300      	movs	r3, #0
 8004a7a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004a7e:	e052      	b.n	8004b26 <UART_SetConfig+0x2fe>
 8004a80:	2302      	movs	r3, #2
 8004a82:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004a86:	e04e      	b.n	8004b26 <UART_SetConfig+0x2fe>
 8004a88:	2304      	movs	r3, #4
 8004a8a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004a8e:	e04a      	b.n	8004b26 <UART_SetConfig+0x2fe>
 8004a90:	2308      	movs	r3, #8
 8004a92:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004a96:	e046      	b.n	8004b26 <UART_SetConfig+0x2fe>
 8004a98:	2310      	movs	r3, #16
 8004a9a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004a9e:	e042      	b.n	8004b26 <UART_SetConfig+0x2fe>
 8004aa0:	697b      	ldr	r3, [r7, #20]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	4a17      	ldr	r2, [pc, #92]	; (8004b04 <UART_SetConfig+0x2dc>)
 8004aa6:	4293      	cmp	r3, r2
 8004aa8:	d13a      	bne.n	8004b20 <UART_SetConfig+0x2f8>
 8004aaa:	4b18      	ldr	r3, [pc, #96]	; (8004b0c <UART_SetConfig+0x2e4>)
 8004aac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ab0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004ab4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004ab8:	d01a      	beq.n	8004af0 <UART_SetConfig+0x2c8>
 8004aba:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004abe:	d81b      	bhi.n	8004af8 <UART_SetConfig+0x2d0>
 8004ac0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004ac4:	d00c      	beq.n	8004ae0 <UART_SetConfig+0x2b8>
 8004ac6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004aca:	d815      	bhi.n	8004af8 <UART_SetConfig+0x2d0>
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d003      	beq.n	8004ad8 <UART_SetConfig+0x2b0>
 8004ad0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004ad4:	d008      	beq.n	8004ae8 <UART_SetConfig+0x2c0>
 8004ad6:	e00f      	b.n	8004af8 <UART_SetConfig+0x2d0>
 8004ad8:	2300      	movs	r3, #0
 8004ada:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004ade:	e022      	b.n	8004b26 <UART_SetConfig+0x2fe>
 8004ae0:	2302      	movs	r3, #2
 8004ae2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004ae6:	e01e      	b.n	8004b26 <UART_SetConfig+0x2fe>
 8004ae8:	2304      	movs	r3, #4
 8004aea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004aee:	e01a      	b.n	8004b26 <UART_SetConfig+0x2fe>
 8004af0:	2308      	movs	r3, #8
 8004af2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004af6:	e016      	b.n	8004b26 <UART_SetConfig+0x2fe>
 8004af8:	2310      	movs	r3, #16
 8004afa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004afe:	e012      	b.n	8004b26 <UART_SetConfig+0x2fe>
 8004b00:	cfff69f3 	.word	0xcfff69f3
 8004b04:	40008000 	.word	0x40008000
 8004b08:	40013800 	.word	0x40013800
 8004b0c:	40021000 	.word	0x40021000
 8004b10:	40004400 	.word	0x40004400
 8004b14:	40004800 	.word	0x40004800
 8004b18:	40004c00 	.word	0x40004c00
 8004b1c:	40005000 	.word	0x40005000
 8004b20:	2310      	movs	r3, #16
 8004b22:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004b26:	697b      	ldr	r3, [r7, #20]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	4aae      	ldr	r2, [pc, #696]	; (8004de4 <UART_SetConfig+0x5bc>)
 8004b2c:	4293      	cmp	r3, r2
 8004b2e:	f040 8097 	bne.w	8004c60 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004b32:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8004b36:	2b08      	cmp	r3, #8
 8004b38:	d823      	bhi.n	8004b82 <UART_SetConfig+0x35a>
 8004b3a:	a201      	add	r2, pc, #4	; (adr r2, 8004b40 <UART_SetConfig+0x318>)
 8004b3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b40:	08004b65 	.word	0x08004b65
 8004b44:	08004b83 	.word	0x08004b83
 8004b48:	08004b6d 	.word	0x08004b6d
 8004b4c:	08004b83 	.word	0x08004b83
 8004b50:	08004b73 	.word	0x08004b73
 8004b54:	08004b83 	.word	0x08004b83
 8004b58:	08004b83 	.word	0x08004b83
 8004b5c:	08004b83 	.word	0x08004b83
 8004b60:	08004b7b 	.word	0x08004b7b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004b64:	f7fd fc74 	bl	8002450 <HAL_RCC_GetPCLK1Freq>
 8004b68:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004b6a:	e010      	b.n	8004b8e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004b6c:	4b9e      	ldr	r3, [pc, #632]	; (8004de8 <UART_SetConfig+0x5c0>)
 8004b6e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004b70:	e00d      	b.n	8004b8e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004b72:	f7fd fbff 	bl	8002374 <HAL_RCC_GetSysClockFreq>
 8004b76:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004b78:	e009      	b.n	8004b8e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004b7a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004b7e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004b80:	e005      	b.n	8004b8e <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8004b82:	2300      	movs	r3, #0
 8004b84:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8004b86:	2301      	movs	r3, #1
 8004b88:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8004b8c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004b8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	f000 8130 	beq.w	8004df6 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8004b96:	697b      	ldr	r3, [r7, #20]
 8004b98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b9a:	4a94      	ldr	r2, [pc, #592]	; (8004dec <UART_SetConfig+0x5c4>)
 8004b9c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004ba0:	461a      	mov	r2, r3
 8004ba2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ba4:	fbb3 f3f2 	udiv	r3, r3, r2
 8004ba8:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004baa:	697b      	ldr	r3, [r7, #20]
 8004bac:	685a      	ldr	r2, [r3, #4]
 8004bae:	4613      	mov	r3, r2
 8004bb0:	005b      	lsls	r3, r3, #1
 8004bb2:	4413      	add	r3, r2
 8004bb4:	69ba      	ldr	r2, [r7, #24]
 8004bb6:	429a      	cmp	r2, r3
 8004bb8:	d305      	bcc.n	8004bc6 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8004bba:	697b      	ldr	r3, [r7, #20]
 8004bbc:	685b      	ldr	r3, [r3, #4]
 8004bbe:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004bc0:	69ba      	ldr	r2, [r7, #24]
 8004bc2:	429a      	cmp	r2, r3
 8004bc4:	d903      	bls.n	8004bce <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8004bc6:	2301      	movs	r3, #1
 8004bc8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8004bcc:	e113      	b.n	8004df6 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004bce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bd0:	2200      	movs	r2, #0
 8004bd2:	60bb      	str	r3, [r7, #8]
 8004bd4:	60fa      	str	r2, [r7, #12]
 8004bd6:	697b      	ldr	r3, [r7, #20]
 8004bd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bda:	4a84      	ldr	r2, [pc, #528]	; (8004dec <UART_SetConfig+0x5c4>)
 8004bdc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004be0:	b29b      	uxth	r3, r3
 8004be2:	2200      	movs	r2, #0
 8004be4:	603b      	str	r3, [r7, #0]
 8004be6:	607a      	str	r2, [r7, #4]
 8004be8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004bec:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004bf0:	f7fb fb76 	bl	80002e0 <__aeabi_uldivmod>
 8004bf4:	4602      	mov	r2, r0
 8004bf6:	460b      	mov	r3, r1
 8004bf8:	4610      	mov	r0, r2
 8004bfa:	4619      	mov	r1, r3
 8004bfc:	f04f 0200 	mov.w	r2, #0
 8004c00:	f04f 0300 	mov.w	r3, #0
 8004c04:	020b      	lsls	r3, r1, #8
 8004c06:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8004c0a:	0202      	lsls	r2, r0, #8
 8004c0c:	6979      	ldr	r1, [r7, #20]
 8004c0e:	6849      	ldr	r1, [r1, #4]
 8004c10:	0849      	lsrs	r1, r1, #1
 8004c12:	2000      	movs	r0, #0
 8004c14:	460c      	mov	r4, r1
 8004c16:	4605      	mov	r5, r0
 8004c18:	eb12 0804 	adds.w	r8, r2, r4
 8004c1c:	eb43 0905 	adc.w	r9, r3, r5
 8004c20:	697b      	ldr	r3, [r7, #20]
 8004c22:	685b      	ldr	r3, [r3, #4]
 8004c24:	2200      	movs	r2, #0
 8004c26:	469a      	mov	sl, r3
 8004c28:	4693      	mov	fp, r2
 8004c2a:	4652      	mov	r2, sl
 8004c2c:	465b      	mov	r3, fp
 8004c2e:	4640      	mov	r0, r8
 8004c30:	4649      	mov	r1, r9
 8004c32:	f7fb fb55 	bl	80002e0 <__aeabi_uldivmod>
 8004c36:	4602      	mov	r2, r0
 8004c38:	460b      	mov	r3, r1
 8004c3a:	4613      	mov	r3, r2
 8004c3c:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004c3e:	6a3b      	ldr	r3, [r7, #32]
 8004c40:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004c44:	d308      	bcc.n	8004c58 <UART_SetConfig+0x430>
 8004c46:	6a3b      	ldr	r3, [r7, #32]
 8004c48:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004c4c:	d204      	bcs.n	8004c58 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8004c4e:	697b      	ldr	r3, [r7, #20]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	6a3a      	ldr	r2, [r7, #32]
 8004c54:	60da      	str	r2, [r3, #12]
 8004c56:	e0ce      	b.n	8004df6 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8004c58:	2301      	movs	r3, #1
 8004c5a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8004c5e:	e0ca      	b.n	8004df6 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004c60:	697b      	ldr	r3, [r7, #20]
 8004c62:	69db      	ldr	r3, [r3, #28]
 8004c64:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004c68:	d166      	bne.n	8004d38 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8004c6a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8004c6e:	2b08      	cmp	r3, #8
 8004c70:	d827      	bhi.n	8004cc2 <UART_SetConfig+0x49a>
 8004c72:	a201      	add	r2, pc, #4	; (adr r2, 8004c78 <UART_SetConfig+0x450>)
 8004c74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c78:	08004c9d 	.word	0x08004c9d
 8004c7c:	08004ca5 	.word	0x08004ca5
 8004c80:	08004cad 	.word	0x08004cad
 8004c84:	08004cc3 	.word	0x08004cc3
 8004c88:	08004cb3 	.word	0x08004cb3
 8004c8c:	08004cc3 	.word	0x08004cc3
 8004c90:	08004cc3 	.word	0x08004cc3
 8004c94:	08004cc3 	.word	0x08004cc3
 8004c98:	08004cbb 	.word	0x08004cbb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004c9c:	f7fd fbd8 	bl	8002450 <HAL_RCC_GetPCLK1Freq>
 8004ca0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004ca2:	e014      	b.n	8004cce <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004ca4:	f7fd fbea 	bl	800247c <HAL_RCC_GetPCLK2Freq>
 8004ca8:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004caa:	e010      	b.n	8004cce <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004cac:	4b4e      	ldr	r3, [pc, #312]	; (8004de8 <UART_SetConfig+0x5c0>)
 8004cae:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004cb0:	e00d      	b.n	8004cce <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004cb2:	f7fd fb5f 	bl	8002374 <HAL_RCC_GetSysClockFreq>
 8004cb6:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004cb8:	e009      	b.n	8004cce <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004cba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004cbe:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004cc0:	e005      	b.n	8004cce <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8004cc2:	2300      	movs	r3, #0
 8004cc4:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8004cc6:	2301      	movs	r3, #1
 8004cc8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8004ccc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004cce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	f000 8090 	beq.w	8004df6 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004cd6:	697b      	ldr	r3, [r7, #20]
 8004cd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cda:	4a44      	ldr	r2, [pc, #272]	; (8004dec <UART_SetConfig+0x5c4>)
 8004cdc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004ce0:	461a      	mov	r2, r3
 8004ce2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ce4:	fbb3 f3f2 	udiv	r3, r3, r2
 8004ce8:	005a      	lsls	r2, r3, #1
 8004cea:	697b      	ldr	r3, [r7, #20]
 8004cec:	685b      	ldr	r3, [r3, #4]
 8004cee:	085b      	lsrs	r3, r3, #1
 8004cf0:	441a      	add	r2, r3
 8004cf2:	697b      	ldr	r3, [r7, #20]
 8004cf4:	685b      	ldr	r3, [r3, #4]
 8004cf6:	fbb2 f3f3 	udiv	r3, r2, r3
 8004cfa:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004cfc:	6a3b      	ldr	r3, [r7, #32]
 8004cfe:	2b0f      	cmp	r3, #15
 8004d00:	d916      	bls.n	8004d30 <UART_SetConfig+0x508>
 8004d02:	6a3b      	ldr	r3, [r7, #32]
 8004d04:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004d08:	d212      	bcs.n	8004d30 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004d0a:	6a3b      	ldr	r3, [r7, #32]
 8004d0c:	b29b      	uxth	r3, r3
 8004d0e:	f023 030f 	bic.w	r3, r3, #15
 8004d12:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004d14:	6a3b      	ldr	r3, [r7, #32]
 8004d16:	085b      	lsrs	r3, r3, #1
 8004d18:	b29b      	uxth	r3, r3
 8004d1a:	f003 0307 	and.w	r3, r3, #7
 8004d1e:	b29a      	uxth	r2, r3
 8004d20:	8bfb      	ldrh	r3, [r7, #30]
 8004d22:	4313      	orrs	r3, r2
 8004d24:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8004d26:	697b      	ldr	r3, [r7, #20]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	8bfa      	ldrh	r2, [r7, #30]
 8004d2c:	60da      	str	r2, [r3, #12]
 8004d2e:	e062      	b.n	8004df6 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8004d30:	2301      	movs	r3, #1
 8004d32:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8004d36:	e05e      	b.n	8004df6 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004d38:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8004d3c:	2b08      	cmp	r3, #8
 8004d3e:	d828      	bhi.n	8004d92 <UART_SetConfig+0x56a>
 8004d40:	a201      	add	r2, pc, #4	; (adr r2, 8004d48 <UART_SetConfig+0x520>)
 8004d42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d46:	bf00      	nop
 8004d48:	08004d6d 	.word	0x08004d6d
 8004d4c:	08004d75 	.word	0x08004d75
 8004d50:	08004d7d 	.word	0x08004d7d
 8004d54:	08004d93 	.word	0x08004d93
 8004d58:	08004d83 	.word	0x08004d83
 8004d5c:	08004d93 	.word	0x08004d93
 8004d60:	08004d93 	.word	0x08004d93
 8004d64:	08004d93 	.word	0x08004d93
 8004d68:	08004d8b 	.word	0x08004d8b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004d6c:	f7fd fb70 	bl	8002450 <HAL_RCC_GetPCLK1Freq>
 8004d70:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004d72:	e014      	b.n	8004d9e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004d74:	f7fd fb82 	bl	800247c <HAL_RCC_GetPCLK2Freq>
 8004d78:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004d7a:	e010      	b.n	8004d9e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004d7c:	4b1a      	ldr	r3, [pc, #104]	; (8004de8 <UART_SetConfig+0x5c0>)
 8004d7e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004d80:	e00d      	b.n	8004d9e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004d82:	f7fd faf7 	bl	8002374 <HAL_RCC_GetSysClockFreq>
 8004d86:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004d88:	e009      	b.n	8004d9e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004d8a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004d8e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004d90:	e005      	b.n	8004d9e <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8004d92:	2300      	movs	r3, #0
 8004d94:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8004d96:	2301      	movs	r3, #1
 8004d98:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8004d9c:	bf00      	nop
    }

    if (pclk != 0U)
 8004d9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d028      	beq.n	8004df6 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004da4:	697b      	ldr	r3, [r7, #20]
 8004da6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004da8:	4a10      	ldr	r2, [pc, #64]	; (8004dec <UART_SetConfig+0x5c4>)
 8004daa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004dae:	461a      	mov	r2, r3
 8004db0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004db2:	fbb3 f2f2 	udiv	r2, r3, r2
 8004db6:	697b      	ldr	r3, [r7, #20]
 8004db8:	685b      	ldr	r3, [r3, #4]
 8004dba:	085b      	lsrs	r3, r3, #1
 8004dbc:	441a      	add	r2, r3
 8004dbe:	697b      	ldr	r3, [r7, #20]
 8004dc0:	685b      	ldr	r3, [r3, #4]
 8004dc2:	fbb2 f3f3 	udiv	r3, r2, r3
 8004dc6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004dc8:	6a3b      	ldr	r3, [r7, #32]
 8004dca:	2b0f      	cmp	r3, #15
 8004dcc:	d910      	bls.n	8004df0 <UART_SetConfig+0x5c8>
 8004dce:	6a3b      	ldr	r3, [r7, #32]
 8004dd0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004dd4:	d20c      	bcs.n	8004df0 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004dd6:	6a3b      	ldr	r3, [r7, #32]
 8004dd8:	b29a      	uxth	r2, r3
 8004dda:	697b      	ldr	r3, [r7, #20]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	60da      	str	r2, [r3, #12]
 8004de0:	e009      	b.n	8004df6 <UART_SetConfig+0x5ce>
 8004de2:	bf00      	nop
 8004de4:	40008000 	.word	0x40008000
 8004de8:	00f42400 	.word	0x00f42400
 8004dec:	08007640 	.word	0x08007640
      }
      else
      {
        ret = HAL_ERROR;
 8004df0:	2301      	movs	r3, #1
 8004df2:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8004df6:	697b      	ldr	r3, [r7, #20]
 8004df8:	2201      	movs	r2, #1
 8004dfa:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8004dfe:	697b      	ldr	r3, [r7, #20]
 8004e00:	2201      	movs	r2, #1
 8004e02:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004e06:	697b      	ldr	r3, [r7, #20]
 8004e08:	2200      	movs	r2, #0
 8004e0a:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8004e0c:	697b      	ldr	r3, [r7, #20]
 8004e0e:	2200      	movs	r2, #0
 8004e10:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8004e12:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8004e16:	4618      	mov	r0, r3
 8004e18:	3730      	adds	r7, #48	; 0x30
 8004e1a:	46bd      	mov	sp, r7
 8004e1c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08004e20 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004e20:	b480      	push	{r7}
 8004e22:	b083      	sub	sp, #12
 8004e24:	af00      	add	r7, sp, #0
 8004e26:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e2c:	f003 0301 	and.w	r3, r3, #1
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d00a      	beq.n	8004e4a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	685b      	ldr	r3, [r3, #4]
 8004e3a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	430a      	orrs	r2, r1
 8004e48:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e4e:	f003 0302 	and.w	r3, r3, #2
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d00a      	beq.n	8004e6c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	685b      	ldr	r3, [r3, #4]
 8004e5c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	430a      	orrs	r2, r1
 8004e6a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e70:	f003 0304 	and.w	r3, r3, #4
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d00a      	beq.n	8004e8e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	685b      	ldr	r3, [r3, #4]
 8004e7e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	430a      	orrs	r2, r1
 8004e8c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e92:	f003 0308 	and.w	r3, r3, #8
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d00a      	beq.n	8004eb0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	685b      	ldr	r3, [r3, #4]
 8004ea0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	430a      	orrs	r2, r1
 8004eae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004eb4:	f003 0310 	and.w	r3, r3, #16
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d00a      	beq.n	8004ed2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	689b      	ldr	r3, [r3, #8]
 8004ec2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	430a      	orrs	r2, r1
 8004ed0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ed6:	f003 0320 	and.w	r3, r3, #32
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d00a      	beq.n	8004ef4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	689b      	ldr	r3, [r3, #8]
 8004ee4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	430a      	orrs	r2, r1
 8004ef2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ef8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d01a      	beq.n	8004f36 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	685b      	ldr	r3, [r3, #4]
 8004f06:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	430a      	orrs	r2, r1
 8004f14:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f1a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004f1e:	d10a      	bne.n	8004f36 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	685b      	ldr	r3, [r3, #4]
 8004f26:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	430a      	orrs	r2, r1
 8004f34:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f3a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d00a      	beq.n	8004f58 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	685b      	ldr	r3, [r3, #4]
 8004f48:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	430a      	orrs	r2, r1
 8004f56:	605a      	str	r2, [r3, #4]
  }
}
 8004f58:	bf00      	nop
 8004f5a:	370c      	adds	r7, #12
 8004f5c:	46bd      	mov	sp, r7
 8004f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f62:	4770      	bx	lr

08004f64 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004f64:	b580      	push	{r7, lr}
 8004f66:	b086      	sub	sp, #24
 8004f68:	af02      	add	r7, sp, #8
 8004f6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	2200      	movs	r2, #0
 8004f70:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004f74:	f7fc f93a 	bl	80011ec <HAL_GetTick>
 8004f78:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	f003 0308 	and.w	r3, r3, #8
 8004f84:	2b08      	cmp	r3, #8
 8004f86:	d10e      	bne.n	8004fa6 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004f88:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004f8c:	9300      	str	r3, [sp, #0]
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	2200      	movs	r2, #0
 8004f92:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004f96:	6878      	ldr	r0, [r7, #4]
 8004f98:	f000 f82f 	bl	8004ffa <UART_WaitOnFlagUntilTimeout>
 8004f9c:	4603      	mov	r3, r0
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d001      	beq.n	8004fa6 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004fa2:	2303      	movs	r3, #3
 8004fa4:	e025      	b.n	8004ff2 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	f003 0304 	and.w	r3, r3, #4
 8004fb0:	2b04      	cmp	r3, #4
 8004fb2:	d10e      	bne.n	8004fd2 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004fb4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004fb8:	9300      	str	r3, [sp, #0]
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	2200      	movs	r2, #0
 8004fbe:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004fc2:	6878      	ldr	r0, [r7, #4]
 8004fc4:	f000 f819 	bl	8004ffa <UART_WaitOnFlagUntilTimeout>
 8004fc8:	4603      	mov	r3, r0
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d001      	beq.n	8004fd2 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004fce:	2303      	movs	r3, #3
 8004fd0:	e00f      	b.n	8004ff2 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	2220      	movs	r2, #32
 8004fd6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	2220      	movs	r2, #32
 8004fde:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	2200      	movs	r2, #0
 8004fe6:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	2200      	movs	r2, #0
 8004fec:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8004ff0:	2300      	movs	r3, #0
}
 8004ff2:	4618      	mov	r0, r3
 8004ff4:	3710      	adds	r7, #16
 8004ff6:	46bd      	mov	sp, r7
 8004ff8:	bd80      	pop	{r7, pc}

08004ffa <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004ffa:	b580      	push	{r7, lr}
 8004ffc:	b09c      	sub	sp, #112	; 0x70
 8004ffe:	af00      	add	r7, sp, #0
 8005000:	60f8      	str	r0, [r7, #12]
 8005002:	60b9      	str	r1, [r7, #8]
 8005004:	603b      	str	r3, [r7, #0]
 8005006:	4613      	mov	r3, r2
 8005008:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800500a:	e0a9      	b.n	8005160 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800500c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800500e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005012:	f000 80a5 	beq.w	8005160 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005016:	f7fc f8e9 	bl	80011ec <HAL_GetTick>
 800501a:	4602      	mov	r2, r0
 800501c:	683b      	ldr	r3, [r7, #0]
 800501e:	1ad3      	subs	r3, r2, r3
 8005020:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8005022:	429a      	cmp	r2, r3
 8005024:	d302      	bcc.n	800502c <UART_WaitOnFlagUntilTimeout+0x32>
 8005026:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005028:	2b00      	cmp	r3, #0
 800502a:	d140      	bne.n	80050ae <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005032:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005034:	e853 3f00 	ldrex	r3, [r3]
 8005038:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800503a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800503c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005040:	667b      	str	r3, [r7, #100]	; 0x64
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	461a      	mov	r2, r3
 8005048:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800504a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800504c:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800504e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8005050:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8005052:	e841 2300 	strex	r3, r2, [r1]
 8005056:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8005058:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800505a:	2b00      	cmp	r3, #0
 800505c:	d1e6      	bne.n	800502c <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	3308      	adds	r3, #8
 8005064:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005066:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005068:	e853 3f00 	ldrex	r3, [r3]
 800506c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800506e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005070:	f023 0301 	bic.w	r3, r3, #1
 8005074:	663b      	str	r3, [r7, #96]	; 0x60
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	3308      	adds	r3, #8
 800507c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800507e:	64ba      	str	r2, [r7, #72]	; 0x48
 8005080:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005082:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8005084:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005086:	e841 2300 	strex	r3, r2, [r1]
 800508a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800508c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800508e:	2b00      	cmp	r3, #0
 8005090:	d1e5      	bne.n	800505e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	2220      	movs	r2, #32
 8005096:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	2220      	movs	r2, #32
 800509e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	2200      	movs	r2, #0
 80050a6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 80050aa:	2303      	movs	r3, #3
 80050ac:	e069      	b.n	8005182 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	f003 0304 	and.w	r3, r3, #4
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d051      	beq.n	8005160 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	69db      	ldr	r3, [r3, #28]
 80050c2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80050c6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80050ca:	d149      	bne.n	8005160 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80050d4:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050de:	e853 3f00 	ldrex	r3, [r3]
 80050e2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80050e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050e6:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80050ea:	66fb      	str	r3, [r7, #108]	; 0x6c
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	461a      	mov	r2, r3
 80050f2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80050f4:	637b      	str	r3, [r7, #52]	; 0x34
 80050f6:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050f8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80050fa:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80050fc:	e841 2300 	strex	r3, r2, [r1]
 8005100:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005102:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005104:	2b00      	cmp	r3, #0
 8005106:	d1e6      	bne.n	80050d6 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	3308      	adds	r3, #8
 800510e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005110:	697b      	ldr	r3, [r7, #20]
 8005112:	e853 3f00 	ldrex	r3, [r3]
 8005116:	613b      	str	r3, [r7, #16]
   return(result);
 8005118:	693b      	ldr	r3, [r7, #16]
 800511a:	f023 0301 	bic.w	r3, r3, #1
 800511e:	66bb      	str	r3, [r7, #104]	; 0x68
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	3308      	adds	r3, #8
 8005126:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8005128:	623a      	str	r2, [r7, #32]
 800512a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800512c:	69f9      	ldr	r1, [r7, #28]
 800512e:	6a3a      	ldr	r2, [r7, #32]
 8005130:	e841 2300 	strex	r3, r2, [r1]
 8005134:	61bb      	str	r3, [r7, #24]
   return(result);
 8005136:	69bb      	ldr	r3, [r7, #24]
 8005138:	2b00      	cmp	r3, #0
 800513a:	d1e5      	bne.n	8005108 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	2220      	movs	r2, #32
 8005140:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	2220      	movs	r2, #32
 8005148:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	2220      	movs	r2, #32
 8005150:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	2200      	movs	r2, #0
 8005158:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 800515c:	2303      	movs	r3, #3
 800515e:	e010      	b.n	8005182 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	69da      	ldr	r2, [r3, #28]
 8005166:	68bb      	ldr	r3, [r7, #8]
 8005168:	4013      	ands	r3, r2
 800516a:	68ba      	ldr	r2, [r7, #8]
 800516c:	429a      	cmp	r2, r3
 800516e:	bf0c      	ite	eq
 8005170:	2301      	moveq	r3, #1
 8005172:	2300      	movne	r3, #0
 8005174:	b2db      	uxtb	r3, r3
 8005176:	461a      	mov	r2, r3
 8005178:	79fb      	ldrb	r3, [r7, #7]
 800517a:	429a      	cmp	r2, r3
 800517c:	f43f af46 	beq.w	800500c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005180:	2300      	movs	r3, #0
}
 8005182:	4618      	mov	r0, r3
 8005184:	3770      	adds	r7, #112	; 0x70
 8005186:	46bd      	mov	sp, r7
 8005188:	bd80      	pop	{r7, pc}
	...

0800518c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800518c:	b480      	push	{r7}
 800518e:	b0a3      	sub	sp, #140	; 0x8c
 8005190:	af00      	add	r7, sp, #0
 8005192:	60f8      	str	r0, [r7, #12]
 8005194:	60b9      	str	r1, [r7, #8]
 8005196:	4613      	mov	r3, r2
 8005198:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	68ba      	ldr	r2, [r7, #8]
 800519e:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	88fa      	ldrh	r2, [r7, #6]
 80051a4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
  huart->RxXferCount = Size;
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	88fa      	ldrh	r2, [r7, #6]
 80051ac:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->RxISR       = NULL;
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	2200      	movs	r2, #0
 80051b4:	671a      	str	r2, [r3, #112]	; 0x70

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	689b      	ldr	r3, [r3, #8]
 80051ba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80051be:	d10e      	bne.n	80051de <UART_Start_Receive_IT+0x52>
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	691b      	ldr	r3, [r3, #16]
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d105      	bne.n	80051d4 <UART_Start_Receive_IT+0x48>
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	f240 12ff 	movw	r2, #511	; 0x1ff
 80051ce:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80051d2:	e02d      	b.n	8005230 <UART_Start_Receive_IT+0xa4>
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	22ff      	movs	r2, #255	; 0xff
 80051d8:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80051dc:	e028      	b.n	8005230 <UART_Start_Receive_IT+0xa4>
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	689b      	ldr	r3, [r3, #8]
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d10d      	bne.n	8005202 <UART_Start_Receive_IT+0x76>
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	691b      	ldr	r3, [r3, #16]
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d104      	bne.n	80051f8 <UART_Start_Receive_IT+0x6c>
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	22ff      	movs	r2, #255	; 0xff
 80051f2:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80051f6:	e01b      	b.n	8005230 <UART_Start_Receive_IT+0xa4>
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	227f      	movs	r2, #127	; 0x7f
 80051fc:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8005200:	e016      	b.n	8005230 <UART_Start_Receive_IT+0xa4>
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	689b      	ldr	r3, [r3, #8]
 8005206:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800520a:	d10d      	bne.n	8005228 <UART_Start_Receive_IT+0x9c>
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	691b      	ldr	r3, [r3, #16]
 8005210:	2b00      	cmp	r3, #0
 8005212:	d104      	bne.n	800521e <UART_Start_Receive_IT+0x92>
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	227f      	movs	r2, #127	; 0x7f
 8005218:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800521c:	e008      	b.n	8005230 <UART_Start_Receive_IT+0xa4>
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	223f      	movs	r2, #63	; 0x3f
 8005222:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8005226:	e003      	b.n	8005230 <UART_Start_Receive_IT+0xa4>
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	2200      	movs	r2, #0
 800522c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	2200      	movs	r2, #0
 8005234:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	2222      	movs	r2, #34	; 0x22
 800523c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	3308      	adds	r3, #8
 8005246:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005248:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800524a:	e853 3f00 	ldrex	r3, [r3]
 800524e:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 8005250:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005252:	f043 0301 	orr.w	r3, r3, #1
 8005256:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	3308      	adds	r3, #8
 8005260:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8005264:	673a      	str	r2, [r7, #112]	; 0x70
 8005266:	66fb      	str	r3, [r7, #108]	; 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005268:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800526a:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 800526c:	e841 2300 	strex	r3, r2, [r1]
 8005270:	66bb      	str	r3, [r7, #104]	; 0x68
   return(result);
 8005272:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005274:	2b00      	cmp	r3, #0
 8005276:	d1e3      	bne.n	8005240 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800527c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005280:	d153      	bne.n	800532a <UART_Start_Receive_IT+0x19e>
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8005288:	88fa      	ldrh	r2, [r7, #6]
 800528a:	429a      	cmp	r2, r3
 800528c:	d34d      	bcc.n	800532a <UART_Start_Receive_IT+0x19e>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	689b      	ldr	r3, [r3, #8]
 8005292:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005296:	d107      	bne.n	80052a8 <UART_Start_Receive_IT+0x11c>
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	691b      	ldr	r3, [r3, #16]
 800529c:	2b00      	cmp	r3, #0
 800529e:	d103      	bne.n	80052a8 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	4a4b      	ldr	r2, [pc, #300]	; (80053d0 <UART_Start_Receive_IT+0x244>)
 80052a4:	671a      	str	r2, [r3, #112]	; 0x70
 80052a6:	e002      	b.n	80052ae <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	4a4a      	ldr	r2, [pc, #296]	; (80053d4 <UART_Start_Receive_IT+0x248>)
 80052ac:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	2200      	movs	r2, #0
 80052b2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	691b      	ldr	r3, [r3, #16]
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d01a      	beq.n	80052f4 <UART_Start_Receive_IT+0x168>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052c4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80052c6:	e853 3f00 	ldrex	r3, [r3]
 80052ca:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80052cc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80052ce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80052d2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	461a      	mov	r2, r3
 80052dc:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80052e0:	65fb      	str	r3, [r7, #92]	; 0x5c
 80052e2:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052e4:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80052e6:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80052e8:	e841 2300 	strex	r3, r2, [r1]
 80052ec:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80052ee:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d1e4      	bne.n	80052be <UART_Start_Receive_IT+0x132>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	3308      	adds	r3, #8
 80052fa:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052fc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80052fe:	e853 3f00 	ldrex	r3, [r3]
 8005302:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005304:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005306:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800530a:	67fb      	str	r3, [r7, #124]	; 0x7c
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	3308      	adds	r3, #8
 8005312:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8005314:	64ba      	str	r2, [r7, #72]	; 0x48
 8005316:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005318:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800531a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800531c:	e841 2300 	strex	r3, r2, [r1]
 8005320:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8005322:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005324:	2b00      	cmp	r3, #0
 8005326:	d1e5      	bne.n	80052f4 <UART_Start_Receive_IT+0x168>
 8005328:	e04a      	b.n	80053c0 <UART_Start_Receive_IT+0x234>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	689b      	ldr	r3, [r3, #8]
 800532e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005332:	d107      	bne.n	8005344 <UART_Start_Receive_IT+0x1b8>
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	691b      	ldr	r3, [r3, #16]
 8005338:	2b00      	cmp	r3, #0
 800533a:	d103      	bne.n	8005344 <UART_Start_Receive_IT+0x1b8>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	4a26      	ldr	r2, [pc, #152]	; (80053d8 <UART_Start_Receive_IT+0x24c>)
 8005340:	671a      	str	r2, [r3, #112]	; 0x70
 8005342:	e002      	b.n	800534a <UART_Start_Receive_IT+0x1be>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	4a25      	ldr	r2, [pc, #148]	; (80053dc <UART_Start_Receive_IT+0x250>)
 8005348:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	2200      	movs	r2, #0
 800534e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	691b      	ldr	r3, [r3, #16]
 8005356:	2b00      	cmp	r3, #0
 8005358:	d019      	beq.n	800538e <UART_Start_Receive_IT+0x202>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005360:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005362:	e853 3f00 	ldrex	r3, [r3]
 8005366:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005368:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800536a:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 800536e:	677b      	str	r3, [r7, #116]	; 0x74
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	461a      	mov	r2, r3
 8005376:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005378:	637b      	str	r3, [r7, #52]	; 0x34
 800537a:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800537c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800537e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005380:	e841 2300 	strex	r3, r2, [r1]
 8005384:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005386:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005388:	2b00      	cmp	r3, #0
 800538a:	d1e6      	bne.n	800535a <UART_Start_Receive_IT+0x1ce>
 800538c:	e018      	b.n	80053c0 <UART_Start_Receive_IT+0x234>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005394:	697b      	ldr	r3, [r7, #20]
 8005396:	e853 3f00 	ldrex	r3, [r3]
 800539a:	613b      	str	r3, [r7, #16]
   return(result);
 800539c:	693b      	ldr	r3, [r7, #16]
 800539e:	f043 0320 	orr.w	r3, r3, #32
 80053a2:	67bb      	str	r3, [r7, #120]	; 0x78
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	461a      	mov	r2, r3
 80053aa:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80053ac:	623b      	str	r3, [r7, #32]
 80053ae:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053b0:	69f9      	ldr	r1, [r7, #28]
 80053b2:	6a3a      	ldr	r2, [r7, #32]
 80053b4:	e841 2300 	strex	r3, r2, [r1]
 80053b8:	61bb      	str	r3, [r7, #24]
   return(result);
 80053ba:	69bb      	ldr	r3, [r7, #24]
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d1e6      	bne.n	800538e <UART_Start_Receive_IT+0x202>
    }  
  }
  return HAL_OK;
 80053c0:	2300      	movs	r3, #0
}
 80053c2:	4618      	mov	r0, r3
 80053c4:	378c      	adds	r7, #140	; 0x8c
 80053c6:	46bd      	mov	sp, r7
 80053c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053cc:	4770      	bx	lr
 80053ce:	bf00      	nop
 80053d0:	08005ae9 	.word	0x08005ae9
 80053d4:	080057f1 	.word	0x080057f1
 80053d8:	0800568f 	.word	0x0800568f
 80053dc:	0800552f 	.word	0x0800552f

080053e0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80053e0:	b480      	push	{r7}
 80053e2:	b095      	sub	sp, #84	; 0x54
 80053e4:	af00      	add	r7, sp, #0
 80053e6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80053f0:	e853 3f00 	ldrex	r3, [r3]
 80053f4:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80053f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053f8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80053fc:	64fb      	str	r3, [r7, #76]	; 0x4c
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	461a      	mov	r2, r3
 8005404:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005406:	643b      	str	r3, [r7, #64]	; 0x40
 8005408:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800540a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800540c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800540e:	e841 2300 	strex	r3, r2, [r1]
 8005412:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005414:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005416:	2b00      	cmp	r3, #0
 8005418:	d1e6      	bne.n	80053e8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	3308      	adds	r3, #8
 8005420:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005422:	6a3b      	ldr	r3, [r7, #32]
 8005424:	e853 3f00 	ldrex	r3, [r3]
 8005428:	61fb      	str	r3, [r7, #28]
   return(result);
 800542a:	69fb      	ldr	r3, [r7, #28]
 800542c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005430:	f023 0301 	bic.w	r3, r3, #1
 8005434:	64bb      	str	r3, [r7, #72]	; 0x48
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	3308      	adds	r3, #8
 800543c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800543e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005440:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005442:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005444:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005446:	e841 2300 	strex	r3, r2, [r1]
 800544a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800544c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800544e:	2b00      	cmp	r3, #0
 8005450:	d1e3      	bne.n	800541a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005456:	2b01      	cmp	r3, #1
 8005458:	d118      	bne.n	800548c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	e853 3f00 	ldrex	r3, [r3]
 8005466:	60bb      	str	r3, [r7, #8]
   return(result);
 8005468:	68bb      	ldr	r3, [r7, #8]
 800546a:	f023 0310 	bic.w	r3, r3, #16
 800546e:	647b      	str	r3, [r7, #68]	; 0x44
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	461a      	mov	r2, r3
 8005476:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005478:	61bb      	str	r3, [r7, #24]
 800547a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800547c:	6979      	ldr	r1, [r7, #20]
 800547e:	69ba      	ldr	r2, [r7, #24]
 8005480:	e841 2300 	strex	r3, r2, [r1]
 8005484:	613b      	str	r3, [r7, #16]
   return(result);
 8005486:	693b      	ldr	r3, [r7, #16]
 8005488:	2b00      	cmp	r3, #0
 800548a:	d1e6      	bne.n	800545a <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	2220      	movs	r2, #32
 8005490:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	2200      	movs	r2, #0
 8005498:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	2200      	movs	r2, #0
 800549e:	671a      	str	r2, [r3, #112]	; 0x70
}
 80054a0:	bf00      	nop
 80054a2:	3754      	adds	r7, #84	; 0x54
 80054a4:	46bd      	mov	sp, r7
 80054a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054aa:	4770      	bx	lr

080054ac <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80054ac:	b580      	push	{r7, lr}
 80054ae:	b084      	sub	sp, #16
 80054b0:	af00      	add	r7, sp, #0
 80054b2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054b8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	2200      	movs	r2, #0
 80054be:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	2200      	movs	r2, #0
 80054c6:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80054ca:	68f8      	ldr	r0, [r7, #12]
 80054cc:	f7ff f996 	bl	80047fc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80054d0:	bf00      	nop
 80054d2:	3710      	adds	r7, #16
 80054d4:	46bd      	mov	sp, r7
 80054d6:	bd80      	pop	{r7, pc}

080054d8 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80054d8:	b580      	push	{r7, lr}
 80054da:	b088      	sub	sp, #32
 80054dc:	af00      	add	r7, sp, #0
 80054de:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	e853 3f00 	ldrex	r3, [r3]
 80054ec:	60bb      	str	r3, [r7, #8]
   return(result);
 80054ee:	68bb      	ldr	r3, [r7, #8]
 80054f0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80054f4:	61fb      	str	r3, [r7, #28]
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	461a      	mov	r2, r3
 80054fc:	69fb      	ldr	r3, [r7, #28]
 80054fe:	61bb      	str	r3, [r7, #24]
 8005500:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005502:	6979      	ldr	r1, [r7, #20]
 8005504:	69ba      	ldr	r2, [r7, #24]
 8005506:	e841 2300 	strex	r3, r2, [r1]
 800550a:	613b      	str	r3, [r7, #16]
   return(result);
 800550c:	693b      	ldr	r3, [r7, #16]
 800550e:	2b00      	cmp	r3, #0
 8005510:	d1e6      	bne.n	80054e0 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	2220      	movs	r2, #32
 8005516:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	2200      	movs	r2, #0
 800551e:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005520:	6878      	ldr	r0, [r7, #4]
 8005522:	f7ff f961 	bl	80047e8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005526:	bf00      	nop
 8005528:	3720      	adds	r7, #32
 800552a:	46bd      	mov	sp, r7
 800552c:	bd80      	pop	{r7, pc}

0800552e <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800552e:	b580      	push	{r7, lr}
 8005530:	b096      	sub	sp, #88	; 0x58
 8005532:	af00      	add	r7, sp, #0
 8005534:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800553c:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005546:	2b22      	cmp	r3, #34	; 0x22
 8005548:	f040 8095 	bne.w	8005676 <UART_RxISR_8BIT+0x148>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005552:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8005556:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 800555a:	b2d9      	uxtb	r1, r3
 800555c:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8005560:	b2da      	uxtb	r2, r3
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005566:	400a      	ands	r2, r1
 8005568:	b2d2      	uxtb	r2, r2
 800556a:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005570:	1c5a      	adds	r2, r3, #1
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800557c:	b29b      	uxth	r3, r3
 800557e:	3b01      	subs	r3, #1
 8005580:	b29a      	uxth	r2, r3
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800558e:	b29b      	uxth	r3, r3
 8005590:	2b00      	cmp	r3, #0
 8005592:	d178      	bne.n	8005686 <UART_RxISR_8BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800559a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800559c:	e853 3f00 	ldrex	r3, [r3]
 80055a0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80055a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80055a4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80055a8:	653b      	str	r3, [r7, #80]	; 0x50
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	461a      	mov	r2, r3
 80055b0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80055b2:	647b      	str	r3, [r7, #68]	; 0x44
 80055b4:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055b6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80055b8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80055ba:	e841 2300 	strex	r3, r2, [r1]
 80055be:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80055c0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d1e6      	bne.n	8005594 <UART_RxISR_8BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	3308      	adds	r3, #8
 80055cc:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055d0:	e853 3f00 	ldrex	r3, [r3]
 80055d4:	623b      	str	r3, [r7, #32]
   return(result);
 80055d6:	6a3b      	ldr	r3, [r7, #32]
 80055d8:	f023 0301 	bic.w	r3, r3, #1
 80055dc:	64fb      	str	r3, [r7, #76]	; 0x4c
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	3308      	adds	r3, #8
 80055e4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80055e6:	633a      	str	r2, [r7, #48]	; 0x30
 80055e8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055ea:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80055ec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80055ee:	e841 2300 	strex	r3, r2, [r1]
 80055f2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80055f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d1e5      	bne.n	80055c6 <UART_RxISR_8BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	2220      	movs	r2, #32
 80055fe:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	2200      	movs	r2, #0
 8005606:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800560c:	2b01      	cmp	r3, #1
 800560e:	d12e      	bne.n	800566e <UART_RxISR_8BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	2200      	movs	r2, #0
 8005614:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800561c:	693b      	ldr	r3, [r7, #16]
 800561e:	e853 3f00 	ldrex	r3, [r3]
 8005622:	60fb      	str	r3, [r7, #12]
   return(result);
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	f023 0310 	bic.w	r3, r3, #16
 800562a:	64bb      	str	r3, [r7, #72]	; 0x48
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	461a      	mov	r2, r3
 8005632:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005634:	61fb      	str	r3, [r7, #28]
 8005636:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005638:	69b9      	ldr	r1, [r7, #24]
 800563a:	69fa      	ldr	r2, [r7, #28]
 800563c:	e841 2300 	strex	r3, r2, [r1]
 8005640:	617b      	str	r3, [r7, #20]
   return(result);
 8005642:	697b      	ldr	r3, [r7, #20]
 8005644:	2b00      	cmp	r3, #0
 8005646:	d1e6      	bne.n	8005616 <UART_RxISR_8BIT+0xe8>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	69db      	ldr	r3, [r3, #28]
 800564e:	f003 0310 	and.w	r3, r3, #16
 8005652:	2b10      	cmp	r3, #16
 8005654:	d103      	bne.n	800565e <UART_RxISR_8BIT+0x130>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	2210      	movs	r2, #16
 800565c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8005664:	4619      	mov	r1, r3
 8005666:	6878      	ldr	r0, [r7, #4]
 8005668:	f7ff f8d2 	bl	8004810 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800566c:	e00b      	b.n	8005686 <UART_RxISR_8BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 800566e:	6878      	ldr	r0, [r7, #4]
 8005670:	f7fb f9b6 	bl	80009e0 <HAL_UART_RxCpltCallback>
}
 8005674:	e007      	b.n	8005686 <UART_RxISR_8BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	699a      	ldr	r2, [r3, #24]
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	f042 0208 	orr.w	r2, r2, #8
 8005684:	619a      	str	r2, [r3, #24]
}
 8005686:	bf00      	nop
 8005688:	3758      	adds	r7, #88	; 0x58
 800568a:	46bd      	mov	sp, r7
 800568c:	bd80      	pop	{r7, pc}

0800568e <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800568e:	b580      	push	{r7, lr}
 8005690:	b096      	sub	sp, #88	; 0x58
 8005692:	af00      	add	r7, sp, #0
 8005694:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800569c:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80056a6:	2b22      	cmp	r3, #34	; 0x22
 80056a8:	f040 8095 	bne.w	80057d6 <UART_RxISR_16BIT+0x148>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056b2:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80056ba:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 80056bc:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 80056c0:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 80056c4:	4013      	ands	r3, r2
 80056c6:	b29a      	uxth	r2, r3
 80056c8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80056ca:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80056d0:	1c9a      	adds	r2, r3, #2
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80056dc:	b29b      	uxth	r3, r3
 80056de:	3b01      	subs	r3, #1
 80056e0:	b29a      	uxth	r2, r3
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80056ee:	b29b      	uxth	r3, r3
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d178      	bne.n	80057e6 <UART_RxISR_16BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80056fc:	e853 3f00 	ldrex	r3, [r3]
 8005700:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005702:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005704:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005708:	64fb      	str	r3, [r7, #76]	; 0x4c
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	461a      	mov	r2, r3
 8005710:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005712:	643b      	str	r3, [r7, #64]	; 0x40
 8005714:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005716:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005718:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800571a:	e841 2300 	strex	r3, r2, [r1]
 800571e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005720:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005722:	2b00      	cmp	r3, #0
 8005724:	d1e6      	bne.n	80056f4 <UART_RxISR_16BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	3308      	adds	r3, #8
 800572c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800572e:	6a3b      	ldr	r3, [r7, #32]
 8005730:	e853 3f00 	ldrex	r3, [r3]
 8005734:	61fb      	str	r3, [r7, #28]
   return(result);
 8005736:	69fb      	ldr	r3, [r7, #28]
 8005738:	f023 0301 	bic.w	r3, r3, #1
 800573c:	64bb      	str	r3, [r7, #72]	; 0x48
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	3308      	adds	r3, #8
 8005744:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005746:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005748:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800574a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800574c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800574e:	e841 2300 	strex	r3, r2, [r1]
 8005752:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005754:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005756:	2b00      	cmp	r3, #0
 8005758:	d1e5      	bne.n	8005726 <UART_RxISR_16BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	2220      	movs	r2, #32
 800575e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	2200      	movs	r2, #0
 8005766:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800576c:	2b01      	cmp	r3, #1
 800576e:	d12e      	bne.n	80057ce <UART_RxISR_16BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	2200      	movs	r2, #0
 8005774:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	e853 3f00 	ldrex	r3, [r3]
 8005782:	60bb      	str	r3, [r7, #8]
   return(result);
 8005784:	68bb      	ldr	r3, [r7, #8]
 8005786:	f023 0310 	bic.w	r3, r3, #16
 800578a:	647b      	str	r3, [r7, #68]	; 0x44
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	461a      	mov	r2, r3
 8005792:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005794:	61bb      	str	r3, [r7, #24]
 8005796:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005798:	6979      	ldr	r1, [r7, #20]
 800579a:	69ba      	ldr	r2, [r7, #24]
 800579c:	e841 2300 	strex	r3, r2, [r1]
 80057a0:	613b      	str	r3, [r7, #16]
   return(result);
 80057a2:	693b      	ldr	r3, [r7, #16]
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d1e6      	bne.n	8005776 <UART_RxISR_16BIT+0xe8>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	69db      	ldr	r3, [r3, #28]
 80057ae:	f003 0310 	and.w	r3, r3, #16
 80057b2:	2b10      	cmp	r3, #16
 80057b4:	d103      	bne.n	80057be <UART_RxISR_16BIT+0x130>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	2210      	movs	r2, #16
 80057bc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80057c4:	4619      	mov	r1, r3
 80057c6:	6878      	ldr	r0, [r7, #4]
 80057c8:	f7ff f822 	bl	8004810 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80057cc:	e00b      	b.n	80057e6 <UART_RxISR_16BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 80057ce:	6878      	ldr	r0, [r7, #4]
 80057d0:	f7fb f906 	bl	80009e0 <HAL_UART_RxCpltCallback>
}
 80057d4:	e007      	b.n	80057e6 <UART_RxISR_16BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	699a      	ldr	r2, [r3, #24]
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	f042 0208 	orr.w	r2, r2, #8
 80057e4:	619a      	str	r2, [r3, #24]
}
 80057e6:	bf00      	nop
 80057e8:	3758      	adds	r7, #88	; 0x58
 80057ea:	46bd      	mov	sp, r7
 80057ec:	bd80      	pop	{r7, pc}
	...

080057f0 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80057f0:	b580      	push	{r7, lr}
 80057f2:	b0a6      	sub	sp, #152	; 0x98
 80057f4:	af00      	add	r7, sp, #0
 80057f6:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80057fe:	f8a7 3092 	strh.w	r3, [r7, #146]	; 0x92
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	69db      	ldr	r3, [r3, #28]
 8005808:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	689b      	ldr	r3, [r3, #8]
 800581c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005826:	2b22      	cmp	r3, #34	; 0x22
 8005828:	f040 814f 	bne.w	8005aca <UART_RxISR_8BIT_FIFOEN+0x2da>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8005832:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8005836:	e0f6      	b.n	8005a26 <UART_RxISR_8BIT_FIFOEN+0x236>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800583e:	f8a7 3084 	strh.w	r3, [r7, #132]	; 0x84
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8005842:	f8b7 3084 	ldrh.w	r3, [r7, #132]	; 0x84
 8005846:	b2d9      	uxtb	r1, r3
 8005848:	f8b7 3092 	ldrh.w	r3, [r7, #146]	; 0x92
 800584c:	b2da      	uxtb	r2, r3
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005852:	400a      	ands	r2, r1
 8005854:	b2d2      	uxtb	r2, r2
 8005856:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800585c:	1c5a      	adds	r2, r3, #1
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8005868:	b29b      	uxth	r3, r3
 800586a:	3b01      	subs	r3, #1
 800586c:	b29a      	uxth	r2, r3
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	69db      	ldr	r3, [r3, #28]
 800587a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800587e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8005882:	f003 0307 	and.w	r3, r3, #7
 8005886:	2b00      	cmp	r3, #0
 8005888:	d053      	beq.n	8005932 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800588a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800588e:	f003 0301 	and.w	r3, r3, #1
 8005892:	2b00      	cmp	r3, #0
 8005894:	d011      	beq.n	80058ba <UART_RxISR_8BIT_FIFOEN+0xca>
 8005896:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800589a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d00b      	beq.n	80058ba <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	2201      	movs	r2, #1
 80058a8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80058b0:	f043 0201 	orr.w	r2, r3, #1
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80058ba:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80058be:	f003 0302 	and.w	r3, r3, #2
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d011      	beq.n	80058ea <UART_RxISR_8BIT_FIFOEN+0xfa>
 80058c6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80058ca:	f003 0301 	and.w	r3, r3, #1
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d00b      	beq.n	80058ea <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	2202      	movs	r2, #2
 80058d8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80058e0:	f043 0204 	orr.w	r2, r3, #4
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80058ea:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80058ee:	f003 0304 	and.w	r3, r3, #4
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d011      	beq.n	800591a <UART_RxISR_8BIT_FIFOEN+0x12a>
 80058f6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80058fa:	f003 0301 	and.w	r3, r3, #1
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d00b      	beq.n	800591a <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	2204      	movs	r2, #4
 8005908:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005910:	f043 0202 	orr.w	r2, r3, #2
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005920:	2b00      	cmp	r3, #0
 8005922:	d006      	beq.n	8005932 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005924:	6878      	ldr	r0, [r7, #4]
 8005926:	f7fe ff69 	bl	80047fc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	2200      	movs	r2, #0
 800592e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8005938:	b29b      	uxth	r3, r3
 800593a:	2b00      	cmp	r3, #0
 800593c:	d173      	bne.n	8005a26 <UART_RxISR_8BIT_FIFOEN+0x236>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005944:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005946:	e853 3f00 	ldrex	r3, [r3]
 800594a:	65bb      	str	r3, [r7, #88]	; 0x58
   return(result);
 800594c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800594e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005952:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	461a      	mov	r2, r3
 800595c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8005960:	66bb      	str	r3, [r7, #104]	; 0x68
 8005962:	667a      	str	r2, [r7, #100]	; 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005964:	6e79      	ldr	r1, [r7, #100]	; 0x64
 8005966:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8005968:	e841 2300 	strex	r3, r2, [r1]
 800596c:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 800596e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005970:	2b00      	cmp	r3, #0
 8005972:	d1e4      	bne.n	800593e <UART_RxISR_8BIT_FIFOEN+0x14e>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	3308      	adds	r3, #8
 800597a:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800597c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800597e:	e853 3f00 	ldrex	r3, [r3]
 8005982:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8005984:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005986:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800598a:	f023 0301 	bic.w	r3, r3, #1
 800598e:	67fb      	str	r3, [r7, #124]	; 0x7c
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	3308      	adds	r3, #8
 8005996:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8005998:	657a      	str	r2, [r7, #84]	; 0x54
 800599a:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800599c:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800599e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80059a0:	e841 2300 	strex	r3, r2, [r1]
 80059a4:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80059a6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d1e3      	bne.n	8005974 <UART_RxISR_8BIT_FIFOEN+0x184>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	2220      	movs	r2, #32
 80059b0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	2200      	movs	r2, #0
 80059b8:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80059be:	2b01      	cmp	r3, #1
 80059c0:	d12e      	bne.n	8005a20 <UART_RxISR_8BIT_FIFOEN+0x230>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	2200      	movs	r2, #0
 80059c6:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80059d0:	e853 3f00 	ldrex	r3, [r3]
 80059d4:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80059d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059d8:	f023 0310 	bic.w	r3, r3, #16
 80059dc:	67bb      	str	r3, [r7, #120]	; 0x78
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	461a      	mov	r2, r3
 80059e4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80059e6:	643b      	str	r3, [r7, #64]	; 0x40
 80059e8:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059ea:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80059ec:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80059ee:	e841 2300 	strex	r3, r2, [r1]
 80059f2:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80059f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d1e6      	bne.n	80059c8 <UART_RxISR_8BIT_FIFOEN+0x1d8>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	69db      	ldr	r3, [r3, #28]
 8005a00:	f003 0310 	and.w	r3, r3, #16
 8005a04:	2b10      	cmp	r3, #16
 8005a06:	d103      	bne.n	8005a10 <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	2210      	movs	r2, #16
 8005a0e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8005a16:	4619      	mov	r1, r3
 8005a18:	6878      	ldr	r0, [r7, #4]
 8005a1a:	f7fe fef9 	bl	8004810 <HAL_UARTEx_RxEventCallback>
 8005a1e:	e002      	b.n	8005a26 <UART_RxISR_8BIT_FIFOEN+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8005a20:	6878      	ldr	r0, [r7, #4]
 8005a22:	f7fa ffdd 	bl	80009e0 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8005a26:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d006      	beq.n	8005a3c <UART_RxISR_8BIT_FIFOEN+0x24c>
 8005a2e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8005a32:	f003 0320 	and.w	r3, r3, #32
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	f47f aefe 	bne.w	8005838 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8005a42:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8005a46:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d045      	beq.n	8005ada <UART_RxISR_8BIT_FIFOEN+0x2ea>
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8005a54:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8005a58:	429a      	cmp	r2, r3
 8005a5a:	d23e      	bcs.n	8005ada <UART_RxISR_8BIT_FIFOEN+0x2ea>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	3308      	adds	r3, #8
 8005a62:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a64:	6a3b      	ldr	r3, [r7, #32]
 8005a66:	e853 3f00 	ldrex	r3, [r3]
 8005a6a:	61fb      	str	r3, [r7, #28]
   return(result);
 8005a6c:	69fb      	ldr	r3, [r7, #28]
 8005a6e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005a72:	673b      	str	r3, [r7, #112]	; 0x70
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	3308      	adds	r3, #8
 8005a7a:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8005a7c:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005a7e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a80:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005a82:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005a84:	e841 2300 	strex	r3, r2, [r1]
 8005a88:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005a8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d1e5      	bne.n	8005a5c <UART_RxISR_8BIT_FIFOEN+0x26c>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	4a14      	ldr	r2, [pc, #80]	; (8005ae4 <UART_RxISR_8BIT_FIFOEN+0x2f4>)
 8005a94:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	e853 3f00 	ldrex	r3, [r3]
 8005aa2:	60bb      	str	r3, [r7, #8]
   return(result);
 8005aa4:	68bb      	ldr	r3, [r7, #8]
 8005aa6:	f043 0320 	orr.w	r3, r3, #32
 8005aaa:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	461a      	mov	r2, r3
 8005ab2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005ab4:	61bb      	str	r3, [r7, #24]
 8005ab6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ab8:	6979      	ldr	r1, [r7, #20]
 8005aba:	69ba      	ldr	r2, [r7, #24]
 8005abc:	e841 2300 	strex	r3, r2, [r1]
 8005ac0:	613b      	str	r3, [r7, #16]
   return(result);
 8005ac2:	693b      	ldr	r3, [r7, #16]
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d1e6      	bne.n	8005a96 <UART_RxISR_8BIT_FIFOEN+0x2a6>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005ac8:	e007      	b.n	8005ada <UART_RxISR_8BIT_FIFOEN+0x2ea>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	699a      	ldr	r2, [r3, #24]
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	f042 0208 	orr.w	r2, r2, #8
 8005ad8:	619a      	str	r2, [r3, #24]
}
 8005ada:	bf00      	nop
 8005adc:	3798      	adds	r7, #152	; 0x98
 8005ade:	46bd      	mov	sp, r7
 8005ae0:	bd80      	pop	{r7, pc}
 8005ae2:	bf00      	nop
 8005ae4:	0800552f 	.word	0x0800552f

08005ae8 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8005ae8:	b580      	push	{r7, lr}
 8005aea:	b0a8      	sub	sp, #160	; 0xa0
 8005aec:	af00      	add	r7, sp, #0
 8005aee:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8005af6:	f8a7 309a 	strh.w	r3, [r7, #154]	; 0x9a
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	69db      	ldr	r3, [r3, #28]
 8005b00:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	689b      	ldr	r3, [r3, #8]
 8005b14:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b1e:	2b22      	cmp	r3, #34	; 0x22
 8005b20:	f040 8153 	bne.w	8005dca <UART_RxISR_16BIT_FIFOEN+0x2e2>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8005b2a:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8005b2e:	e0fa      	b.n	8005d26 <UART_RxISR_16BIT_FIFOEN+0x23e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b36:	f8a7 308c 	strh.w	r3, [r7, #140]	; 0x8c
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b3e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
      *tmp = (uint16_t)(uhdata & uhMask);
 8005b42:	f8b7 208c 	ldrh.w	r2, [r7, #140]	; 0x8c
 8005b46:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 8005b4a:	4013      	ands	r3, r2
 8005b4c:	b29a      	uxth	r2, r3
 8005b4e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005b52:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b58:	1c9a      	adds	r2, r3, #2
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8005b64:	b29b      	uxth	r3, r3
 8005b66:	3b01      	subs	r3, #1
 8005b68:	b29a      	uxth	r2, r3
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	69db      	ldr	r3, [r3, #28]
 8005b76:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8005b7a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005b7e:	f003 0307 	and.w	r3, r3, #7
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d053      	beq.n	8005c2e <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005b86:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005b8a:	f003 0301 	and.w	r3, r3, #1
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d011      	beq.n	8005bb6 <UART_RxISR_16BIT_FIFOEN+0xce>
 8005b92:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8005b96:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d00b      	beq.n	8005bb6 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	2201      	movs	r2, #1
 8005ba4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005bac:	f043 0201 	orr.w	r2, r3, #1
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005bb6:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005bba:	f003 0302 	and.w	r3, r3, #2
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d011      	beq.n	8005be6 <UART_RxISR_16BIT_FIFOEN+0xfe>
 8005bc2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8005bc6:	f003 0301 	and.w	r3, r3, #1
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d00b      	beq.n	8005be6 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	2202      	movs	r2, #2
 8005bd4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005bdc:	f043 0204 	orr.w	r2, r3, #4
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005be6:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005bea:	f003 0304 	and.w	r3, r3, #4
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d011      	beq.n	8005c16 <UART_RxISR_16BIT_FIFOEN+0x12e>
 8005bf2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8005bf6:	f003 0301 	and.w	r3, r3, #1
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d00b      	beq.n	8005c16 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	2204      	movs	r2, #4
 8005c04:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005c0c:	f043 0202 	orr.w	r2, r3, #2
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d006      	beq.n	8005c2e <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005c20:	6878      	ldr	r0, [r7, #4]
 8005c22:	f7fe fdeb 	bl	80047fc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	2200      	movs	r2, #0
 8005c2a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8005c34:	b29b      	uxth	r3, r3
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d175      	bne.n	8005d26 <UART_RxISR_16BIT_FIFOEN+0x23e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c40:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005c42:	e853 3f00 	ldrex	r3, [r3]
 8005c46:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8005c48:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005c4a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005c4e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	461a      	mov	r2, r3
 8005c58:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005c5c:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005c5e:	66ba      	str	r2, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c60:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8005c62:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005c64:	e841 2300 	strex	r3, r2, [r1]
 8005c68:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8005c6a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d1e4      	bne.n	8005c3a <UART_RxISR_16BIT_FIFOEN+0x152>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	3308      	adds	r3, #8
 8005c76:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c78:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005c7a:	e853 3f00 	ldrex	r3, [r3]
 8005c7e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005c80:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005c82:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005c86:	f023 0301 	bic.w	r3, r3, #1
 8005c8a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	3308      	adds	r3, #8
 8005c94:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8005c98:	65ba      	str	r2, [r7, #88]	; 0x58
 8005c9a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c9c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005c9e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005ca0:	e841 2300 	strex	r3, r2, [r1]
 8005ca4:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005ca6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d1e1      	bne.n	8005c70 <UART_RxISR_16BIT_FIFOEN+0x188>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	2220      	movs	r2, #32
 8005cb0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	2200      	movs	r2, #0
 8005cb8:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005cbe:	2b01      	cmp	r3, #1
 8005cc0:	d12e      	bne.n	8005d20 <UART_RxISR_16BIT_FIFOEN+0x238>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	2200      	movs	r2, #0
 8005cc6:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005cd0:	e853 3f00 	ldrex	r3, [r3]
 8005cd4:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005cd6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005cd8:	f023 0310 	bic.w	r3, r3, #16
 8005cdc:	67fb      	str	r3, [r7, #124]	; 0x7c
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	461a      	mov	r2, r3
 8005ce4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8005ce6:	647b      	str	r3, [r7, #68]	; 0x44
 8005ce8:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cea:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005cec:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005cee:	e841 2300 	strex	r3, r2, [r1]
 8005cf2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005cf4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d1e6      	bne.n	8005cc8 <UART_RxISR_16BIT_FIFOEN+0x1e0>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	69db      	ldr	r3, [r3, #28]
 8005d00:	f003 0310 	and.w	r3, r3, #16
 8005d04:	2b10      	cmp	r3, #16
 8005d06:	d103      	bne.n	8005d10 <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	2210      	movs	r2, #16
 8005d0e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8005d16:	4619      	mov	r1, r3
 8005d18:	6878      	ldr	r0, [r7, #4]
 8005d1a:	f7fe fd79 	bl	8004810 <HAL_UARTEx_RxEventCallback>
 8005d1e:	e002      	b.n	8005d26 <UART_RxISR_16BIT_FIFOEN+0x23e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8005d20:	6878      	ldr	r0, [r7, #4]
 8005d22:	f7fa fe5d 	bl	80009e0 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8005d26:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d006      	beq.n	8005d3c <UART_RxISR_16BIT_FIFOEN+0x254>
 8005d2e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005d32:	f003 0320 	and.w	r3, r3, #32
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	f47f aefa 	bne.w	8005b30 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8005d42:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8005d46:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d045      	beq.n	8005dda <UART_RxISR_16BIT_FIFOEN+0x2f2>
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8005d54:	f8b7 207a 	ldrh.w	r2, [r7, #122]	; 0x7a
 8005d58:	429a      	cmp	r2, r3
 8005d5a:	d23e      	bcs.n	8005dda <UART_RxISR_16BIT_FIFOEN+0x2f2>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	3308      	adds	r3, #8
 8005d62:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d66:	e853 3f00 	ldrex	r3, [r3]
 8005d6a:	623b      	str	r3, [r7, #32]
   return(result);
 8005d6c:	6a3b      	ldr	r3, [r7, #32]
 8005d6e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005d72:	677b      	str	r3, [r7, #116]	; 0x74
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	3308      	adds	r3, #8
 8005d7a:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8005d7c:	633a      	str	r2, [r7, #48]	; 0x30
 8005d7e:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d80:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005d82:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005d84:	e841 2300 	strex	r3, r2, [r1]
 8005d88:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005d8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d1e5      	bne.n	8005d5c <UART_RxISR_16BIT_FIFOEN+0x274>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	4a14      	ldr	r2, [pc, #80]	; (8005de4 <UART_RxISR_16BIT_FIFOEN+0x2fc>)
 8005d94:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d9c:	693b      	ldr	r3, [r7, #16]
 8005d9e:	e853 3f00 	ldrex	r3, [r3]
 8005da2:	60fb      	str	r3, [r7, #12]
   return(result);
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	f043 0320 	orr.w	r3, r3, #32
 8005daa:	673b      	str	r3, [r7, #112]	; 0x70
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	461a      	mov	r2, r3
 8005db2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005db4:	61fb      	str	r3, [r7, #28]
 8005db6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005db8:	69b9      	ldr	r1, [r7, #24]
 8005dba:	69fa      	ldr	r2, [r7, #28]
 8005dbc:	e841 2300 	strex	r3, r2, [r1]
 8005dc0:	617b      	str	r3, [r7, #20]
   return(result);
 8005dc2:	697b      	ldr	r3, [r7, #20]
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d1e6      	bne.n	8005d96 <UART_RxISR_16BIT_FIFOEN+0x2ae>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005dc8:	e007      	b.n	8005dda <UART_RxISR_16BIT_FIFOEN+0x2f2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	699a      	ldr	r2, [r3, #24]
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	f042 0208 	orr.w	r2, r2, #8
 8005dd8:	619a      	str	r2, [r3, #24]
}
 8005dda:	bf00      	nop
 8005ddc:	37a0      	adds	r7, #160	; 0xa0
 8005dde:	46bd      	mov	sp, r7
 8005de0:	bd80      	pop	{r7, pc}
 8005de2:	bf00      	nop
 8005de4:	0800568f 	.word	0x0800568f

08005de8 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8005de8:	b480      	push	{r7}
 8005dea:	b083      	sub	sp, #12
 8005dec:	af00      	add	r7, sp, #0
 8005dee:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8005df0:	bf00      	nop
 8005df2:	370c      	adds	r7, #12
 8005df4:	46bd      	mov	sp, r7
 8005df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dfa:	4770      	bx	lr

08005dfc <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8005dfc:	b480      	push	{r7}
 8005dfe:	b083      	sub	sp, #12
 8005e00:	af00      	add	r7, sp, #0
 8005e02:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8005e04:	bf00      	nop
 8005e06:	370c      	adds	r7, #12
 8005e08:	46bd      	mov	sp, r7
 8005e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e0e:	4770      	bx	lr

08005e10 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8005e10:	b480      	push	{r7}
 8005e12:	b083      	sub	sp, #12
 8005e14:	af00      	add	r7, sp, #0
 8005e16:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8005e18:	bf00      	nop
 8005e1a:	370c      	adds	r7, #12
 8005e1c:	46bd      	mov	sp, r7
 8005e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e22:	4770      	bx	lr

08005e24 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8005e24:	b480      	push	{r7}
 8005e26:	b085      	sub	sp, #20
 8005e28:	af00      	add	r7, sp, #0
 8005e2a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8005e32:	2b01      	cmp	r3, #1
 8005e34:	d101      	bne.n	8005e3a <HAL_UARTEx_DisableFifoMode+0x16>
 8005e36:	2302      	movs	r3, #2
 8005e38:	e027      	b.n	8005e8a <HAL_UARTEx_DisableFifoMode+0x66>
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	2201      	movs	r2, #1
 8005e3e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	2224      	movs	r2, #36	; 0x24
 8005e46:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	681a      	ldr	r2, [r3, #0]
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	f022 0201 	bic.w	r2, r2, #1
 8005e60:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8005e68:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	2200      	movs	r2, #0
 8005e6e:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	68fa      	ldr	r2, [r7, #12]
 8005e76:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	2220      	movs	r2, #32
 8005e7c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	2200      	movs	r2, #0
 8005e84:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8005e88:	2300      	movs	r3, #0
}
 8005e8a:	4618      	mov	r0, r3
 8005e8c:	3714      	adds	r7, #20
 8005e8e:	46bd      	mov	sp, r7
 8005e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e94:	4770      	bx	lr

08005e96 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005e96:	b580      	push	{r7, lr}
 8005e98:	b084      	sub	sp, #16
 8005e9a:	af00      	add	r7, sp, #0
 8005e9c:	6078      	str	r0, [r7, #4]
 8005e9e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8005ea6:	2b01      	cmp	r3, #1
 8005ea8:	d101      	bne.n	8005eae <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8005eaa:	2302      	movs	r3, #2
 8005eac:	e02d      	b.n	8005f0a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	2201      	movs	r2, #1
 8005eb2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	2224      	movs	r2, #36	; 0x24
 8005eba:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	681a      	ldr	r2, [r3, #0]
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	f022 0201 	bic.w	r2, r2, #1
 8005ed4:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	689b      	ldr	r3, [r3, #8]
 8005edc:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	683a      	ldr	r2, [r7, #0]
 8005ee6:	430a      	orrs	r2, r1
 8005ee8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005eea:	6878      	ldr	r0, [r7, #4]
 8005eec:	f000 f850 	bl	8005f90 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	68fa      	ldr	r2, [r7, #12]
 8005ef6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	2220      	movs	r2, #32
 8005efc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	2200      	movs	r2, #0
 8005f04:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8005f08:	2300      	movs	r3, #0
}
 8005f0a:	4618      	mov	r0, r3
 8005f0c:	3710      	adds	r7, #16
 8005f0e:	46bd      	mov	sp, r7
 8005f10:	bd80      	pop	{r7, pc}

08005f12 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005f12:	b580      	push	{r7, lr}
 8005f14:	b084      	sub	sp, #16
 8005f16:	af00      	add	r7, sp, #0
 8005f18:	6078      	str	r0, [r7, #4]
 8005f1a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8005f22:	2b01      	cmp	r3, #1
 8005f24:	d101      	bne.n	8005f2a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005f26:	2302      	movs	r3, #2
 8005f28:	e02d      	b.n	8005f86 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	2201      	movs	r2, #1
 8005f2e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	2224      	movs	r2, #36	; 0x24
 8005f36:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	681a      	ldr	r2, [r3, #0]
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	f022 0201 	bic.w	r2, r2, #1
 8005f50:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	689b      	ldr	r3, [r3, #8]
 8005f58:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	683a      	ldr	r2, [r7, #0]
 8005f62:	430a      	orrs	r2, r1
 8005f64:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005f66:	6878      	ldr	r0, [r7, #4]
 8005f68:	f000 f812 	bl	8005f90 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	68fa      	ldr	r2, [r7, #12]
 8005f72:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	2220      	movs	r2, #32
 8005f78:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	2200      	movs	r2, #0
 8005f80:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8005f84:	2300      	movs	r3, #0
}
 8005f86:	4618      	mov	r0, r3
 8005f88:	3710      	adds	r7, #16
 8005f8a:	46bd      	mov	sp, r7
 8005f8c:	bd80      	pop	{r7, pc}
	...

08005f90 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8005f90:	b480      	push	{r7}
 8005f92:	b085      	sub	sp, #20
 8005f94:	af00      	add	r7, sp, #0
 8005f96:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d108      	bne.n	8005fb2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	2201      	movs	r2, #1
 8005fa4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	2201      	movs	r2, #1
 8005fac:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8005fb0:	e031      	b.n	8006016 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8005fb2:	2308      	movs	r3, #8
 8005fb4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8005fb6:	2308      	movs	r3, #8
 8005fb8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	689b      	ldr	r3, [r3, #8]
 8005fc0:	0e5b      	lsrs	r3, r3, #25
 8005fc2:	b2db      	uxtb	r3, r3
 8005fc4:	f003 0307 	and.w	r3, r3, #7
 8005fc8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	689b      	ldr	r3, [r3, #8]
 8005fd0:	0f5b      	lsrs	r3, r3, #29
 8005fd2:	b2db      	uxtb	r3, r3
 8005fd4:	f003 0307 	and.w	r3, r3, #7
 8005fd8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005fda:	7bbb      	ldrb	r3, [r7, #14]
 8005fdc:	7b3a      	ldrb	r2, [r7, #12]
 8005fde:	4911      	ldr	r1, [pc, #68]	; (8006024 <UARTEx_SetNbDataToProcess+0x94>)
 8005fe0:	5c8a      	ldrb	r2, [r1, r2]
 8005fe2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8005fe6:	7b3a      	ldrb	r2, [r7, #12]
 8005fe8:	490f      	ldr	r1, [pc, #60]	; (8006028 <UARTEx_SetNbDataToProcess+0x98>)
 8005fea:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005fec:	fb93 f3f2 	sdiv	r3, r3, r2
 8005ff0:	b29a      	uxth	r2, r3
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005ff8:	7bfb      	ldrb	r3, [r7, #15]
 8005ffa:	7b7a      	ldrb	r2, [r7, #13]
 8005ffc:	4909      	ldr	r1, [pc, #36]	; (8006024 <UARTEx_SetNbDataToProcess+0x94>)
 8005ffe:	5c8a      	ldrb	r2, [r1, r2]
 8006000:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006004:	7b7a      	ldrb	r2, [r7, #13]
 8006006:	4908      	ldr	r1, [pc, #32]	; (8006028 <UARTEx_SetNbDataToProcess+0x98>)
 8006008:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800600a:	fb93 f3f2 	sdiv	r3, r3, r2
 800600e:	b29a      	uxth	r2, r3
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8006016:	bf00      	nop
 8006018:	3714      	adds	r7, #20
 800601a:	46bd      	mov	sp, r7
 800601c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006020:	4770      	bx	lr
 8006022:	bf00      	nop
 8006024:	08007658 	.word	0x08007658
 8006028:	08007660 	.word	0x08007660

0800602c <__errno>:
 800602c:	4b01      	ldr	r3, [pc, #4]	; (8006034 <__errno+0x8>)
 800602e:	6818      	ldr	r0, [r3, #0]
 8006030:	4770      	bx	lr
 8006032:	bf00      	nop
 8006034:	200000dc 	.word	0x200000dc

08006038 <__libc_init_array>:
 8006038:	b570      	push	{r4, r5, r6, lr}
 800603a:	4d0d      	ldr	r5, [pc, #52]	; (8006070 <__libc_init_array+0x38>)
 800603c:	4c0d      	ldr	r4, [pc, #52]	; (8006074 <__libc_init_array+0x3c>)
 800603e:	1b64      	subs	r4, r4, r5
 8006040:	10a4      	asrs	r4, r4, #2
 8006042:	2600      	movs	r6, #0
 8006044:	42a6      	cmp	r6, r4
 8006046:	d109      	bne.n	800605c <__libc_init_array+0x24>
 8006048:	4d0b      	ldr	r5, [pc, #44]	; (8006078 <__libc_init_array+0x40>)
 800604a:	4c0c      	ldr	r4, [pc, #48]	; (800607c <__libc_init_array+0x44>)
 800604c:	f001 fa52 	bl	80074f4 <_init>
 8006050:	1b64      	subs	r4, r4, r5
 8006052:	10a4      	asrs	r4, r4, #2
 8006054:	2600      	movs	r6, #0
 8006056:	42a6      	cmp	r6, r4
 8006058:	d105      	bne.n	8006066 <__libc_init_array+0x2e>
 800605a:	bd70      	pop	{r4, r5, r6, pc}
 800605c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006060:	4798      	blx	r3
 8006062:	3601      	adds	r6, #1
 8006064:	e7ee      	b.n	8006044 <__libc_init_array+0xc>
 8006066:	f855 3b04 	ldr.w	r3, [r5], #4
 800606a:	4798      	blx	r3
 800606c:	3601      	adds	r6, #1
 800606e:	e7f2      	b.n	8006056 <__libc_init_array+0x1e>
 8006070:	080077b8 	.word	0x080077b8
 8006074:	080077b8 	.word	0x080077b8
 8006078:	080077b8 	.word	0x080077b8
 800607c:	080077bc 	.word	0x080077bc

08006080 <memset>:
 8006080:	4402      	add	r2, r0
 8006082:	4603      	mov	r3, r0
 8006084:	4293      	cmp	r3, r2
 8006086:	d100      	bne.n	800608a <memset+0xa>
 8006088:	4770      	bx	lr
 800608a:	f803 1b01 	strb.w	r1, [r3], #1
 800608e:	e7f9      	b.n	8006084 <memset+0x4>

08006090 <siprintf>:
 8006090:	b40e      	push	{r1, r2, r3}
 8006092:	b500      	push	{lr}
 8006094:	b09c      	sub	sp, #112	; 0x70
 8006096:	ab1d      	add	r3, sp, #116	; 0x74
 8006098:	9002      	str	r0, [sp, #8]
 800609a:	9006      	str	r0, [sp, #24]
 800609c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80060a0:	4809      	ldr	r0, [pc, #36]	; (80060c8 <siprintf+0x38>)
 80060a2:	9107      	str	r1, [sp, #28]
 80060a4:	9104      	str	r1, [sp, #16]
 80060a6:	4909      	ldr	r1, [pc, #36]	; (80060cc <siprintf+0x3c>)
 80060a8:	f853 2b04 	ldr.w	r2, [r3], #4
 80060ac:	9105      	str	r1, [sp, #20]
 80060ae:	6800      	ldr	r0, [r0, #0]
 80060b0:	9301      	str	r3, [sp, #4]
 80060b2:	a902      	add	r1, sp, #8
 80060b4:	f000 f9dc 	bl	8006470 <_svfiprintf_r>
 80060b8:	9b02      	ldr	r3, [sp, #8]
 80060ba:	2200      	movs	r2, #0
 80060bc:	701a      	strb	r2, [r3, #0]
 80060be:	b01c      	add	sp, #112	; 0x70
 80060c0:	f85d eb04 	ldr.w	lr, [sp], #4
 80060c4:	b003      	add	sp, #12
 80060c6:	4770      	bx	lr
 80060c8:	200000dc 	.word	0x200000dc
 80060cc:	ffff0208 	.word	0xffff0208

080060d0 <strtok>:
 80060d0:	4b16      	ldr	r3, [pc, #88]	; (800612c <strtok+0x5c>)
 80060d2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80060d4:	681e      	ldr	r6, [r3, #0]
 80060d6:	6db4      	ldr	r4, [r6, #88]	; 0x58
 80060d8:	4605      	mov	r5, r0
 80060da:	b9fc      	cbnz	r4, 800611c <strtok+0x4c>
 80060dc:	2050      	movs	r0, #80	; 0x50
 80060de:	9101      	str	r1, [sp, #4]
 80060e0:	f000 f882 	bl	80061e8 <malloc>
 80060e4:	9901      	ldr	r1, [sp, #4]
 80060e6:	65b0      	str	r0, [r6, #88]	; 0x58
 80060e8:	4602      	mov	r2, r0
 80060ea:	b920      	cbnz	r0, 80060f6 <strtok+0x26>
 80060ec:	4b10      	ldr	r3, [pc, #64]	; (8006130 <strtok+0x60>)
 80060ee:	4811      	ldr	r0, [pc, #68]	; (8006134 <strtok+0x64>)
 80060f0:	2157      	movs	r1, #87	; 0x57
 80060f2:	f000 f849 	bl	8006188 <__assert_func>
 80060f6:	e9c0 4400 	strd	r4, r4, [r0]
 80060fa:	e9c0 4402 	strd	r4, r4, [r0, #8]
 80060fe:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8006102:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 8006106:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 800610a:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 800610e:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 8006112:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 8006116:	6184      	str	r4, [r0, #24]
 8006118:	7704      	strb	r4, [r0, #28]
 800611a:	6244      	str	r4, [r0, #36]	; 0x24
 800611c:	6db2      	ldr	r2, [r6, #88]	; 0x58
 800611e:	2301      	movs	r3, #1
 8006120:	4628      	mov	r0, r5
 8006122:	b002      	add	sp, #8
 8006124:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8006128:	f000 b806 	b.w	8006138 <__strtok_r>
 800612c:	200000dc 	.word	0x200000dc
 8006130:	0800766c 	.word	0x0800766c
 8006134:	08007683 	.word	0x08007683

08006138 <__strtok_r>:
 8006138:	b5f0      	push	{r4, r5, r6, r7, lr}
 800613a:	b908      	cbnz	r0, 8006140 <__strtok_r+0x8>
 800613c:	6810      	ldr	r0, [r2, #0]
 800613e:	b188      	cbz	r0, 8006164 <__strtok_r+0x2c>
 8006140:	4604      	mov	r4, r0
 8006142:	4620      	mov	r0, r4
 8006144:	f814 5b01 	ldrb.w	r5, [r4], #1
 8006148:	460f      	mov	r7, r1
 800614a:	f817 6b01 	ldrb.w	r6, [r7], #1
 800614e:	b91e      	cbnz	r6, 8006158 <__strtok_r+0x20>
 8006150:	b965      	cbnz	r5, 800616c <__strtok_r+0x34>
 8006152:	6015      	str	r5, [r2, #0]
 8006154:	4628      	mov	r0, r5
 8006156:	e005      	b.n	8006164 <__strtok_r+0x2c>
 8006158:	42b5      	cmp	r5, r6
 800615a:	d1f6      	bne.n	800614a <__strtok_r+0x12>
 800615c:	2b00      	cmp	r3, #0
 800615e:	d1f0      	bne.n	8006142 <__strtok_r+0xa>
 8006160:	6014      	str	r4, [r2, #0]
 8006162:	7003      	strb	r3, [r0, #0]
 8006164:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006166:	461c      	mov	r4, r3
 8006168:	e00c      	b.n	8006184 <__strtok_r+0x4c>
 800616a:	b915      	cbnz	r5, 8006172 <__strtok_r+0x3a>
 800616c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006170:	460e      	mov	r6, r1
 8006172:	f816 5b01 	ldrb.w	r5, [r6], #1
 8006176:	42ab      	cmp	r3, r5
 8006178:	d1f7      	bne.n	800616a <__strtok_r+0x32>
 800617a:	2b00      	cmp	r3, #0
 800617c:	d0f3      	beq.n	8006166 <__strtok_r+0x2e>
 800617e:	2300      	movs	r3, #0
 8006180:	f804 3c01 	strb.w	r3, [r4, #-1]
 8006184:	6014      	str	r4, [r2, #0]
 8006186:	e7ed      	b.n	8006164 <__strtok_r+0x2c>

08006188 <__assert_func>:
 8006188:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800618a:	4614      	mov	r4, r2
 800618c:	461a      	mov	r2, r3
 800618e:	4b09      	ldr	r3, [pc, #36]	; (80061b4 <__assert_func+0x2c>)
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	4605      	mov	r5, r0
 8006194:	68d8      	ldr	r0, [r3, #12]
 8006196:	b14c      	cbz	r4, 80061ac <__assert_func+0x24>
 8006198:	4b07      	ldr	r3, [pc, #28]	; (80061b8 <__assert_func+0x30>)
 800619a:	9100      	str	r1, [sp, #0]
 800619c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80061a0:	4906      	ldr	r1, [pc, #24]	; (80061bc <__assert_func+0x34>)
 80061a2:	462b      	mov	r3, r5
 80061a4:	f000 f80e 	bl	80061c4 <fiprintf>
 80061a8:	f000 fe20 	bl	8006dec <abort>
 80061ac:	4b04      	ldr	r3, [pc, #16]	; (80061c0 <__assert_func+0x38>)
 80061ae:	461c      	mov	r4, r3
 80061b0:	e7f3      	b.n	800619a <__assert_func+0x12>
 80061b2:	bf00      	nop
 80061b4:	200000dc 	.word	0x200000dc
 80061b8:	080076e0 	.word	0x080076e0
 80061bc:	080076ed 	.word	0x080076ed
 80061c0:	0800771b 	.word	0x0800771b

080061c4 <fiprintf>:
 80061c4:	b40e      	push	{r1, r2, r3}
 80061c6:	b503      	push	{r0, r1, lr}
 80061c8:	4601      	mov	r1, r0
 80061ca:	ab03      	add	r3, sp, #12
 80061cc:	4805      	ldr	r0, [pc, #20]	; (80061e4 <fiprintf+0x20>)
 80061ce:	f853 2b04 	ldr.w	r2, [r3], #4
 80061d2:	6800      	ldr	r0, [r0, #0]
 80061d4:	9301      	str	r3, [sp, #4]
 80061d6:	f000 fa75 	bl	80066c4 <_vfiprintf_r>
 80061da:	b002      	add	sp, #8
 80061dc:	f85d eb04 	ldr.w	lr, [sp], #4
 80061e0:	b003      	add	sp, #12
 80061e2:	4770      	bx	lr
 80061e4:	200000dc 	.word	0x200000dc

080061e8 <malloc>:
 80061e8:	4b02      	ldr	r3, [pc, #8]	; (80061f4 <malloc+0xc>)
 80061ea:	4601      	mov	r1, r0
 80061ec:	6818      	ldr	r0, [r3, #0]
 80061ee:	f000 b86f 	b.w	80062d0 <_malloc_r>
 80061f2:	bf00      	nop
 80061f4:	200000dc 	.word	0x200000dc

080061f8 <_free_r>:
 80061f8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80061fa:	2900      	cmp	r1, #0
 80061fc:	d044      	beq.n	8006288 <_free_r+0x90>
 80061fe:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006202:	9001      	str	r0, [sp, #4]
 8006204:	2b00      	cmp	r3, #0
 8006206:	f1a1 0404 	sub.w	r4, r1, #4
 800620a:	bfb8      	it	lt
 800620c:	18e4      	addlt	r4, r4, r3
 800620e:	f001 f83d 	bl	800728c <__malloc_lock>
 8006212:	4a1e      	ldr	r2, [pc, #120]	; (800628c <_free_r+0x94>)
 8006214:	9801      	ldr	r0, [sp, #4]
 8006216:	6813      	ldr	r3, [r2, #0]
 8006218:	b933      	cbnz	r3, 8006228 <_free_r+0x30>
 800621a:	6063      	str	r3, [r4, #4]
 800621c:	6014      	str	r4, [r2, #0]
 800621e:	b003      	add	sp, #12
 8006220:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006224:	f001 b838 	b.w	8007298 <__malloc_unlock>
 8006228:	42a3      	cmp	r3, r4
 800622a:	d908      	bls.n	800623e <_free_r+0x46>
 800622c:	6825      	ldr	r5, [r4, #0]
 800622e:	1961      	adds	r1, r4, r5
 8006230:	428b      	cmp	r3, r1
 8006232:	bf01      	itttt	eq
 8006234:	6819      	ldreq	r1, [r3, #0]
 8006236:	685b      	ldreq	r3, [r3, #4]
 8006238:	1949      	addeq	r1, r1, r5
 800623a:	6021      	streq	r1, [r4, #0]
 800623c:	e7ed      	b.n	800621a <_free_r+0x22>
 800623e:	461a      	mov	r2, r3
 8006240:	685b      	ldr	r3, [r3, #4]
 8006242:	b10b      	cbz	r3, 8006248 <_free_r+0x50>
 8006244:	42a3      	cmp	r3, r4
 8006246:	d9fa      	bls.n	800623e <_free_r+0x46>
 8006248:	6811      	ldr	r1, [r2, #0]
 800624a:	1855      	adds	r5, r2, r1
 800624c:	42a5      	cmp	r5, r4
 800624e:	d10b      	bne.n	8006268 <_free_r+0x70>
 8006250:	6824      	ldr	r4, [r4, #0]
 8006252:	4421      	add	r1, r4
 8006254:	1854      	adds	r4, r2, r1
 8006256:	42a3      	cmp	r3, r4
 8006258:	6011      	str	r1, [r2, #0]
 800625a:	d1e0      	bne.n	800621e <_free_r+0x26>
 800625c:	681c      	ldr	r4, [r3, #0]
 800625e:	685b      	ldr	r3, [r3, #4]
 8006260:	6053      	str	r3, [r2, #4]
 8006262:	4421      	add	r1, r4
 8006264:	6011      	str	r1, [r2, #0]
 8006266:	e7da      	b.n	800621e <_free_r+0x26>
 8006268:	d902      	bls.n	8006270 <_free_r+0x78>
 800626a:	230c      	movs	r3, #12
 800626c:	6003      	str	r3, [r0, #0]
 800626e:	e7d6      	b.n	800621e <_free_r+0x26>
 8006270:	6825      	ldr	r5, [r4, #0]
 8006272:	1961      	adds	r1, r4, r5
 8006274:	428b      	cmp	r3, r1
 8006276:	bf04      	itt	eq
 8006278:	6819      	ldreq	r1, [r3, #0]
 800627a:	685b      	ldreq	r3, [r3, #4]
 800627c:	6063      	str	r3, [r4, #4]
 800627e:	bf04      	itt	eq
 8006280:	1949      	addeq	r1, r1, r5
 8006282:	6021      	streq	r1, [r4, #0]
 8006284:	6054      	str	r4, [r2, #4]
 8006286:	e7ca      	b.n	800621e <_free_r+0x26>
 8006288:	b003      	add	sp, #12
 800628a:	bd30      	pop	{r4, r5, pc}
 800628c:	20000300 	.word	0x20000300

08006290 <sbrk_aligned>:
 8006290:	b570      	push	{r4, r5, r6, lr}
 8006292:	4e0e      	ldr	r6, [pc, #56]	; (80062cc <sbrk_aligned+0x3c>)
 8006294:	460c      	mov	r4, r1
 8006296:	6831      	ldr	r1, [r6, #0]
 8006298:	4605      	mov	r5, r0
 800629a:	b911      	cbnz	r1, 80062a2 <sbrk_aligned+0x12>
 800629c:	f000 fcd6 	bl	8006c4c <_sbrk_r>
 80062a0:	6030      	str	r0, [r6, #0]
 80062a2:	4621      	mov	r1, r4
 80062a4:	4628      	mov	r0, r5
 80062a6:	f000 fcd1 	bl	8006c4c <_sbrk_r>
 80062aa:	1c43      	adds	r3, r0, #1
 80062ac:	d00a      	beq.n	80062c4 <sbrk_aligned+0x34>
 80062ae:	1cc4      	adds	r4, r0, #3
 80062b0:	f024 0403 	bic.w	r4, r4, #3
 80062b4:	42a0      	cmp	r0, r4
 80062b6:	d007      	beq.n	80062c8 <sbrk_aligned+0x38>
 80062b8:	1a21      	subs	r1, r4, r0
 80062ba:	4628      	mov	r0, r5
 80062bc:	f000 fcc6 	bl	8006c4c <_sbrk_r>
 80062c0:	3001      	adds	r0, #1
 80062c2:	d101      	bne.n	80062c8 <sbrk_aligned+0x38>
 80062c4:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 80062c8:	4620      	mov	r0, r4
 80062ca:	bd70      	pop	{r4, r5, r6, pc}
 80062cc:	20000304 	.word	0x20000304

080062d0 <_malloc_r>:
 80062d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80062d4:	1ccd      	adds	r5, r1, #3
 80062d6:	f025 0503 	bic.w	r5, r5, #3
 80062da:	3508      	adds	r5, #8
 80062dc:	2d0c      	cmp	r5, #12
 80062de:	bf38      	it	cc
 80062e0:	250c      	movcc	r5, #12
 80062e2:	2d00      	cmp	r5, #0
 80062e4:	4607      	mov	r7, r0
 80062e6:	db01      	blt.n	80062ec <_malloc_r+0x1c>
 80062e8:	42a9      	cmp	r1, r5
 80062ea:	d905      	bls.n	80062f8 <_malloc_r+0x28>
 80062ec:	230c      	movs	r3, #12
 80062ee:	603b      	str	r3, [r7, #0]
 80062f0:	2600      	movs	r6, #0
 80062f2:	4630      	mov	r0, r6
 80062f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80062f8:	4e2e      	ldr	r6, [pc, #184]	; (80063b4 <_malloc_r+0xe4>)
 80062fa:	f000 ffc7 	bl	800728c <__malloc_lock>
 80062fe:	6833      	ldr	r3, [r6, #0]
 8006300:	461c      	mov	r4, r3
 8006302:	bb34      	cbnz	r4, 8006352 <_malloc_r+0x82>
 8006304:	4629      	mov	r1, r5
 8006306:	4638      	mov	r0, r7
 8006308:	f7ff ffc2 	bl	8006290 <sbrk_aligned>
 800630c:	1c43      	adds	r3, r0, #1
 800630e:	4604      	mov	r4, r0
 8006310:	d14d      	bne.n	80063ae <_malloc_r+0xde>
 8006312:	6834      	ldr	r4, [r6, #0]
 8006314:	4626      	mov	r6, r4
 8006316:	2e00      	cmp	r6, #0
 8006318:	d140      	bne.n	800639c <_malloc_r+0xcc>
 800631a:	6823      	ldr	r3, [r4, #0]
 800631c:	4631      	mov	r1, r6
 800631e:	4638      	mov	r0, r7
 8006320:	eb04 0803 	add.w	r8, r4, r3
 8006324:	f000 fc92 	bl	8006c4c <_sbrk_r>
 8006328:	4580      	cmp	r8, r0
 800632a:	d13a      	bne.n	80063a2 <_malloc_r+0xd2>
 800632c:	6821      	ldr	r1, [r4, #0]
 800632e:	3503      	adds	r5, #3
 8006330:	1a6d      	subs	r5, r5, r1
 8006332:	f025 0503 	bic.w	r5, r5, #3
 8006336:	3508      	adds	r5, #8
 8006338:	2d0c      	cmp	r5, #12
 800633a:	bf38      	it	cc
 800633c:	250c      	movcc	r5, #12
 800633e:	4629      	mov	r1, r5
 8006340:	4638      	mov	r0, r7
 8006342:	f7ff ffa5 	bl	8006290 <sbrk_aligned>
 8006346:	3001      	adds	r0, #1
 8006348:	d02b      	beq.n	80063a2 <_malloc_r+0xd2>
 800634a:	6823      	ldr	r3, [r4, #0]
 800634c:	442b      	add	r3, r5
 800634e:	6023      	str	r3, [r4, #0]
 8006350:	e00e      	b.n	8006370 <_malloc_r+0xa0>
 8006352:	6822      	ldr	r2, [r4, #0]
 8006354:	1b52      	subs	r2, r2, r5
 8006356:	d41e      	bmi.n	8006396 <_malloc_r+0xc6>
 8006358:	2a0b      	cmp	r2, #11
 800635a:	d916      	bls.n	800638a <_malloc_r+0xba>
 800635c:	1961      	adds	r1, r4, r5
 800635e:	42a3      	cmp	r3, r4
 8006360:	6025      	str	r5, [r4, #0]
 8006362:	bf18      	it	ne
 8006364:	6059      	strne	r1, [r3, #4]
 8006366:	6863      	ldr	r3, [r4, #4]
 8006368:	bf08      	it	eq
 800636a:	6031      	streq	r1, [r6, #0]
 800636c:	5162      	str	r2, [r4, r5]
 800636e:	604b      	str	r3, [r1, #4]
 8006370:	4638      	mov	r0, r7
 8006372:	f104 060b 	add.w	r6, r4, #11
 8006376:	f000 ff8f 	bl	8007298 <__malloc_unlock>
 800637a:	f026 0607 	bic.w	r6, r6, #7
 800637e:	1d23      	adds	r3, r4, #4
 8006380:	1af2      	subs	r2, r6, r3
 8006382:	d0b6      	beq.n	80062f2 <_malloc_r+0x22>
 8006384:	1b9b      	subs	r3, r3, r6
 8006386:	50a3      	str	r3, [r4, r2]
 8006388:	e7b3      	b.n	80062f2 <_malloc_r+0x22>
 800638a:	6862      	ldr	r2, [r4, #4]
 800638c:	42a3      	cmp	r3, r4
 800638e:	bf0c      	ite	eq
 8006390:	6032      	streq	r2, [r6, #0]
 8006392:	605a      	strne	r2, [r3, #4]
 8006394:	e7ec      	b.n	8006370 <_malloc_r+0xa0>
 8006396:	4623      	mov	r3, r4
 8006398:	6864      	ldr	r4, [r4, #4]
 800639a:	e7b2      	b.n	8006302 <_malloc_r+0x32>
 800639c:	4634      	mov	r4, r6
 800639e:	6876      	ldr	r6, [r6, #4]
 80063a0:	e7b9      	b.n	8006316 <_malloc_r+0x46>
 80063a2:	230c      	movs	r3, #12
 80063a4:	603b      	str	r3, [r7, #0]
 80063a6:	4638      	mov	r0, r7
 80063a8:	f000 ff76 	bl	8007298 <__malloc_unlock>
 80063ac:	e7a1      	b.n	80062f2 <_malloc_r+0x22>
 80063ae:	6025      	str	r5, [r4, #0]
 80063b0:	e7de      	b.n	8006370 <_malloc_r+0xa0>
 80063b2:	bf00      	nop
 80063b4:	20000300 	.word	0x20000300

080063b8 <__ssputs_r>:
 80063b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80063bc:	688e      	ldr	r6, [r1, #8]
 80063be:	429e      	cmp	r6, r3
 80063c0:	4682      	mov	sl, r0
 80063c2:	460c      	mov	r4, r1
 80063c4:	4690      	mov	r8, r2
 80063c6:	461f      	mov	r7, r3
 80063c8:	d838      	bhi.n	800643c <__ssputs_r+0x84>
 80063ca:	898a      	ldrh	r2, [r1, #12]
 80063cc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80063d0:	d032      	beq.n	8006438 <__ssputs_r+0x80>
 80063d2:	6825      	ldr	r5, [r4, #0]
 80063d4:	6909      	ldr	r1, [r1, #16]
 80063d6:	eba5 0901 	sub.w	r9, r5, r1
 80063da:	6965      	ldr	r5, [r4, #20]
 80063dc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80063e0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80063e4:	3301      	adds	r3, #1
 80063e6:	444b      	add	r3, r9
 80063e8:	106d      	asrs	r5, r5, #1
 80063ea:	429d      	cmp	r5, r3
 80063ec:	bf38      	it	cc
 80063ee:	461d      	movcc	r5, r3
 80063f0:	0553      	lsls	r3, r2, #21
 80063f2:	d531      	bpl.n	8006458 <__ssputs_r+0xa0>
 80063f4:	4629      	mov	r1, r5
 80063f6:	f7ff ff6b 	bl	80062d0 <_malloc_r>
 80063fa:	4606      	mov	r6, r0
 80063fc:	b950      	cbnz	r0, 8006414 <__ssputs_r+0x5c>
 80063fe:	230c      	movs	r3, #12
 8006400:	f8ca 3000 	str.w	r3, [sl]
 8006404:	89a3      	ldrh	r3, [r4, #12]
 8006406:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800640a:	81a3      	strh	r3, [r4, #12]
 800640c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006410:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006414:	6921      	ldr	r1, [r4, #16]
 8006416:	464a      	mov	r2, r9
 8006418:	f000 ff10 	bl	800723c <memcpy>
 800641c:	89a3      	ldrh	r3, [r4, #12]
 800641e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006422:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006426:	81a3      	strh	r3, [r4, #12]
 8006428:	6126      	str	r6, [r4, #16]
 800642a:	6165      	str	r5, [r4, #20]
 800642c:	444e      	add	r6, r9
 800642e:	eba5 0509 	sub.w	r5, r5, r9
 8006432:	6026      	str	r6, [r4, #0]
 8006434:	60a5      	str	r5, [r4, #8]
 8006436:	463e      	mov	r6, r7
 8006438:	42be      	cmp	r6, r7
 800643a:	d900      	bls.n	800643e <__ssputs_r+0x86>
 800643c:	463e      	mov	r6, r7
 800643e:	6820      	ldr	r0, [r4, #0]
 8006440:	4632      	mov	r2, r6
 8006442:	4641      	mov	r1, r8
 8006444:	f000 ff08 	bl	8007258 <memmove>
 8006448:	68a3      	ldr	r3, [r4, #8]
 800644a:	1b9b      	subs	r3, r3, r6
 800644c:	60a3      	str	r3, [r4, #8]
 800644e:	6823      	ldr	r3, [r4, #0]
 8006450:	4433      	add	r3, r6
 8006452:	6023      	str	r3, [r4, #0]
 8006454:	2000      	movs	r0, #0
 8006456:	e7db      	b.n	8006410 <__ssputs_r+0x58>
 8006458:	462a      	mov	r2, r5
 800645a:	f000 ff23 	bl	80072a4 <_realloc_r>
 800645e:	4606      	mov	r6, r0
 8006460:	2800      	cmp	r0, #0
 8006462:	d1e1      	bne.n	8006428 <__ssputs_r+0x70>
 8006464:	6921      	ldr	r1, [r4, #16]
 8006466:	4650      	mov	r0, sl
 8006468:	f7ff fec6 	bl	80061f8 <_free_r>
 800646c:	e7c7      	b.n	80063fe <__ssputs_r+0x46>
	...

08006470 <_svfiprintf_r>:
 8006470:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006474:	4698      	mov	r8, r3
 8006476:	898b      	ldrh	r3, [r1, #12]
 8006478:	061b      	lsls	r3, r3, #24
 800647a:	b09d      	sub	sp, #116	; 0x74
 800647c:	4607      	mov	r7, r0
 800647e:	460d      	mov	r5, r1
 8006480:	4614      	mov	r4, r2
 8006482:	d50e      	bpl.n	80064a2 <_svfiprintf_r+0x32>
 8006484:	690b      	ldr	r3, [r1, #16]
 8006486:	b963      	cbnz	r3, 80064a2 <_svfiprintf_r+0x32>
 8006488:	2140      	movs	r1, #64	; 0x40
 800648a:	f7ff ff21 	bl	80062d0 <_malloc_r>
 800648e:	6028      	str	r0, [r5, #0]
 8006490:	6128      	str	r0, [r5, #16]
 8006492:	b920      	cbnz	r0, 800649e <_svfiprintf_r+0x2e>
 8006494:	230c      	movs	r3, #12
 8006496:	603b      	str	r3, [r7, #0]
 8006498:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800649c:	e0d1      	b.n	8006642 <_svfiprintf_r+0x1d2>
 800649e:	2340      	movs	r3, #64	; 0x40
 80064a0:	616b      	str	r3, [r5, #20]
 80064a2:	2300      	movs	r3, #0
 80064a4:	9309      	str	r3, [sp, #36]	; 0x24
 80064a6:	2320      	movs	r3, #32
 80064a8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80064ac:	f8cd 800c 	str.w	r8, [sp, #12]
 80064b0:	2330      	movs	r3, #48	; 0x30
 80064b2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800665c <_svfiprintf_r+0x1ec>
 80064b6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80064ba:	f04f 0901 	mov.w	r9, #1
 80064be:	4623      	mov	r3, r4
 80064c0:	469a      	mov	sl, r3
 80064c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80064c6:	b10a      	cbz	r2, 80064cc <_svfiprintf_r+0x5c>
 80064c8:	2a25      	cmp	r2, #37	; 0x25
 80064ca:	d1f9      	bne.n	80064c0 <_svfiprintf_r+0x50>
 80064cc:	ebba 0b04 	subs.w	fp, sl, r4
 80064d0:	d00b      	beq.n	80064ea <_svfiprintf_r+0x7a>
 80064d2:	465b      	mov	r3, fp
 80064d4:	4622      	mov	r2, r4
 80064d6:	4629      	mov	r1, r5
 80064d8:	4638      	mov	r0, r7
 80064da:	f7ff ff6d 	bl	80063b8 <__ssputs_r>
 80064de:	3001      	adds	r0, #1
 80064e0:	f000 80aa 	beq.w	8006638 <_svfiprintf_r+0x1c8>
 80064e4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80064e6:	445a      	add	r2, fp
 80064e8:	9209      	str	r2, [sp, #36]	; 0x24
 80064ea:	f89a 3000 	ldrb.w	r3, [sl]
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	f000 80a2 	beq.w	8006638 <_svfiprintf_r+0x1c8>
 80064f4:	2300      	movs	r3, #0
 80064f6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80064fa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80064fe:	f10a 0a01 	add.w	sl, sl, #1
 8006502:	9304      	str	r3, [sp, #16]
 8006504:	9307      	str	r3, [sp, #28]
 8006506:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800650a:	931a      	str	r3, [sp, #104]	; 0x68
 800650c:	4654      	mov	r4, sl
 800650e:	2205      	movs	r2, #5
 8006510:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006514:	4851      	ldr	r0, [pc, #324]	; (800665c <_svfiprintf_r+0x1ec>)
 8006516:	f7f9 fe93 	bl	8000240 <memchr>
 800651a:	9a04      	ldr	r2, [sp, #16]
 800651c:	b9d8      	cbnz	r0, 8006556 <_svfiprintf_r+0xe6>
 800651e:	06d0      	lsls	r0, r2, #27
 8006520:	bf44      	itt	mi
 8006522:	2320      	movmi	r3, #32
 8006524:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006528:	0711      	lsls	r1, r2, #28
 800652a:	bf44      	itt	mi
 800652c:	232b      	movmi	r3, #43	; 0x2b
 800652e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006532:	f89a 3000 	ldrb.w	r3, [sl]
 8006536:	2b2a      	cmp	r3, #42	; 0x2a
 8006538:	d015      	beq.n	8006566 <_svfiprintf_r+0xf6>
 800653a:	9a07      	ldr	r2, [sp, #28]
 800653c:	4654      	mov	r4, sl
 800653e:	2000      	movs	r0, #0
 8006540:	f04f 0c0a 	mov.w	ip, #10
 8006544:	4621      	mov	r1, r4
 8006546:	f811 3b01 	ldrb.w	r3, [r1], #1
 800654a:	3b30      	subs	r3, #48	; 0x30
 800654c:	2b09      	cmp	r3, #9
 800654e:	d94e      	bls.n	80065ee <_svfiprintf_r+0x17e>
 8006550:	b1b0      	cbz	r0, 8006580 <_svfiprintf_r+0x110>
 8006552:	9207      	str	r2, [sp, #28]
 8006554:	e014      	b.n	8006580 <_svfiprintf_r+0x110>
 8006556:	eba0 0308 	sub.w	r3, r0, r8
 800655a:	fa09 f303 	lsl.w	r3, r9, r3
 800655e:	4313      	orrs	r3, r2
 8006560:	9304      	str	r3, [sp, #16]
 8006562:	46a2      	mov	sl, r4
 8006564:	e7d2      	b.n	800650c <_svfiprintf_r+0x9c>
 8006566:	9b03      	ldr	r3, [sp, #12]
 8006568:	1d19      	adds	r1, r3, #4
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	9103      	str	r1, [sp, #12]
 800656e:	2b00      	cmp	r3, #0
 8006570:	bfbb      	ittet	lt
 8006572:	425b      	neglt	r3, r3
 8006574:	f042 0202 	orrlt.w	r2, r2, #2
 8006578:	9307      	strge	r3, [sp, #28]
 800657a:	9307      	strlt	r3, [sp, #28]
 800657c:	bfb8      	it	lt
 800657e:	9204      	strlt	r2, [sp, #16]
 8006580:	7823      	ldrb	r3, [r4, #0]
 8006582:	2b2e      	cmp	r3, #46	; 0x2e
 8006584:	d10c      	bne.n	80065a0 <_svfiprintf_r+0x130>
 8006586:	7863      	ldrb	r3, [r4, #1]
 8006588:	2b2a      	cmp	r3, #42	; 0x2a
 800658a:	d135      	bne.n	80065f8 <_svfiprintf_r+0x188>
 800658c:	9b03      	ldr	r3, [sp, #12]
 800658e:	1d1a      	adds	r2, r3, #4
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	9203      	str	r2, [sp, #12]
 8006594:	2b00      	cmp	r3, #0
 8006596:	bfb8      	it	lt
 8006598:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800659c:	3402      	adds	r4, #2
 800659e:	9305      	str	r3, [sp, #20]
 80065a0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800666c <_svfiprintf_r+0x1fc>
 80065a4:	7821      	ldrb	r1, [r4, #0]
 80065a6:	2203      	movs	r2, #3
 80065a8:	4650      	mov	r0, sl
 80065aa:	f7f9 fe49 	bl	8000240 <memchr>
 80065ae:	b140      	cbz	r0, 80065c2 <_svfiprintf_r+0x152>
 80065b0:	2340      	movs	r3, #64	; 0x40
 80065b2:	eba0 000a 	sub.w	r0, r0, sl
 80065b6:	fa03 f000 	lsl.w	r0, r3, r0
 80065ba:	9b04      	ldr	r3, [sp, #16]
 80065bc:	4303      	orrs	r3, r0
 80065be:	3401      	adds	r4, #1
 80065c0:	9304      	str	r3, [sp, #16]
 80065c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80065c6:	4826      	ldr	r0, [pc, #152]	; (8006660 <_svfiprintf_r+0x1f0>)
 80065c8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80065cc:	2206      	movs	r2, #6
 80065ce:	f7f9 fe37 	bl	8000240 <memchr>
 80065d2:	2800      	cmp	r0, #0
 80065d4:	d038      	beq.n	8006648 <_svfiprintf_r+0x1d8>
 80065d6:	4b23      	ldr	r3, [pc, #140]	; (8006664 <_svfiprintf_r+0x1f4>)
 80065d8:	bb1b      	cbnz	r3, 8006622 <_svfiprintf_r+0x1b2>
 80065da:	9b03      	ldr	r3, [sp, #12]
 80065dc:	3307      	adds	r3, #7
 80065de:	f023 0307 	bic.w	r3, r3, #7
 80065e2:	3308      	adds	r3, #8
 80065e4:	9303      	str	r3, [sp, #12]
 80065e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80065e8:	4433      	add	r3, r6
 80065ea:	9309      	str	r3, [sp, #36]	; 0x24
 80065ec:	e767      	b.n	80064be <_svfiprintf_r+0x4e>
 80065ee:	fb0c 3202 	mla	r2, ip, r2, r3
 80065f2:	460c      	mov	r4, r1
 80065f4:	2001      	movs	r0, #1
 80065f6:	e7a5      	b.n	8006544 <_svfiprintf_r+0xd4>
 80065f8:	2300      	movs	r3, #0
 80065fa:	3401      	adds	r4, #1
 80065fc:	9305      	str	r3, [sp, #20]
 80065fe:	4619      	mov	r1, r3
 8006600:	f04f 0c0a 	mov.w	ip, #10
 8006604:	4620      	mov	r0, r4
 8006606:	f810 2b01 	ldrb.w	r2, [r0], #1
 800660a:	3a30      	subs	r2, #48	; 0x30
 800660c:	2a09      	cmp	r2, #9
 800660e:	d903      	bls.n	8006618 <_svfiprintf_r+0x1a8>
 8006610:	2b00      	cmp	r3, #0
 8006612:	d0c5      	beq.n	80065a0 <_svfiprintf_r+0x130>
 8006614:	9105      	str	r1, [sp, #20]
 8006616:	e7c3      	b.n	80065a0 <_svfiprintf_r+0x130>
 8006618:	fb0c 2101 	mla	r1, ip, r1, r2
 800661c:	4604      	mov	r4, r0
 800661e:	2301      	movs	r3, #1
 8006620:	e7f0      	b.n	8006604 <_svfiprintf_r+0x194>
 8006622:	ab03      	add	r3, sp, #12
 8006624:	9300      	str	r3, [sp, #0]
 8006626:	462a      	mov	r2, r5
 8006628:	4b0f      	ldr	r3, [pc, #60]	; (8006668 <_svfiprintf_r+0x1f8>)
 800662a:	a904      	add	r1, sp, #16
 800662c:	4638      	mov	r0, r7
 800662e:	f3af 8000 	nop.w
 8006632:	1c42      	adds	r2, r0, #1
 8006634:	4606      	mov	r6, r0
 8006636:	d1d6      	bne.n	80065e6 <_svfiprintf_r+0x176>
 8006638:	89ab      	ldrh	r3, [r5, #12]
 800663a:	065b      	lsls	r3, r3, #25
 800663c:	f53f af2c 	bmi.w	8006498 <_svfiprintf_r+0x28>
 8006640:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006642:	b01d      	add	sp, #116	; 0x74
 8006644:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006648:	ab03      	add	r3, sp, #12
 800664a:	9300      	str	r3, [sp, #0]
 800664c:	462a      	mov	r2, r5
 800664e:	4b06      	ldr	r3, [pc, #24]	; (8006668 <_svfiprintf_r+0x1f8>)
 8006650:	a904      	add	r1, sp, #16
 8006652:	4638      	mov	r0, r7
 8006654:	f000 f9d4 	bl	8006a00 <_printf_i>
 8006658:	e7eb      	b.n	8006632 <_svfiprintf_r+0x1c2>
 800665a:	bf00      	nop
 800665c:	0800771c 	.word	0x0800771c
 8006660:	08007726 	.word	0x08007726
 8006664:	00000000 	.word	0x00000000
 8006668:	080063b9 	.word	0x080063b9
 800666c:	08007722 	.word	0x08007722

08006670 <__sfputc_r>:
 8006670:	6893      	ldr	r3, [r2, #8]
 8006672:	3b01      	subs	r3, #1
 8006674:	2b00      	cmp	r3, #0
 8006676:	b410      	push	{r4}
 8006678:	6093      	str	r3, [r2, #8]
 800667a:	da08      	bge.n	800668e <__sfputc_r+0x1e>
 800667c:	6994      	ldr	r4, [r2, #24]
 800667e:	42a3      	cmp	r3, r4
 8006680:	db01      	blt.n	8006686 <__sfputc_r+0x16>
 8006682:	290a      	cmp	r1, #10
 8006684:	d103      	bne.n	800668e <__sfputc_r+0x1e>
 8006686:	f85d 4b04 	ldr.w	r4, [sp], #4
 800668a:	f000 baef 	b.w	8006c6c <__swbuf_r>
 800668e:	6813      	ldr	r3, [r2, #0]
 8006690:	1c58      	adds	r0, r3, #1
 8006692:	6010      	str	r0, [r2, #0]
 8006694:	7019      	strb	r1, [r3, #0]
 8006696:	4608      	mov	r0, r1
 8006698:	f85d 4b04 	ldr.w	r4, [sp], #4
 800669c:	4770      	bx	lr

0800669e <__sfputs_r>:
 800669e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80066a0:	4606      	mov	r6, r0
 80066a2:	460f      	mov	r7, r1
 80066a4:	4614      	mov	r4, r2
 80066a6:	18d5      	adds	r5, r2, r3
 80066a8:	42ac      	cmp	r4, r5
 80066aa:	d101      	bne.n	80066b0 <__sfputs_r+0x12>
 80066ac:	2000      	movs	r0, #0
 80066ae:	e007      	b.n	80066c0 <__sfputs_r+0x22>
 80066b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80066b4:	463a      	mov	r2, r7
 80066b6:	4630      	mov	r0, r6
 80066b8:	f7ff ffda 	bl	8006670 <__sfputc_r>
 80066bc:	1c43      	adds	r3, r0, #1
 80066be:	d1f3      	bne.n	80066a8 <__sfputs_r+0xa>
 80066c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080066c4 <_vfiprintf_r>:
 80066c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066c8:	460d      	mov	r5, r1
 80066ca:	b09d      	sub	sp, #116	; 0x74
 80066cc:	4614      	mov	r4, r2
 80066ce:	4698      	mov	r8, r3
 80066d0:	4606      	mov	r6, r0
 80066d2:	b118      	cbz	r0, 80066dc <_vfiprintf_r+0x18>
 80066d4:	6983      	ldr	r3, [r0, #24]
 80066d6:	b90b      	cbnz	r3, 80066dc <_vfiprintf_r+0x18>
 80066d8:	f000 fcaa 	bl	8007030 <__sinit>
 80066dc:	4b89      	ldr	r3, [pc, #548]	; (8006904 <_vfiprintf_r+0x240>)
 80066de:	429d      	cmp	r5, r3
 80066e0:	d11b      	bne.n	800671a <_vfiprintf_r+0x56>
 80066e2:	6875      	ldr	r5, [r6, #4]
 80066e4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80066e6:	07d9      	lsls	r1, r3, #31
 80066e8:	d405      	bmi.n	80066f6 <_vfiprintf_r+0x32>
 80066ea:	89ab      	ldrh	r3, [r5, #12]
 80066ec:	059a      	lsls	r2, r3, #22
 80066ee:	d402      	bmi.n	80066f6 <_vfiprintf_r+0x32>
 80066f0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80066f2:	f000 fd3b 	bl	800716c <__retarget_lock_acquire_recursive>
 80066f6:	89ab      	ldrh	r3, [r5, #12]
 80066f8:	071b      	lsls	r3, r3, #28
 80066fa:	d501      	bpl.n	8006700 <_vfiprintf_r+0x3c>
 80066fc:	692b      	ldr	r3, [r5, #16]
 80066fe:	b9eb      	cbnz	r3, 800673c <_vfiprintf_r+0x78>
 8006700:	4629      	mov	r1, r5
 8006702:	4630      	mov	r0, r6
 8006704:	f000 fb04 	bl	8006d10 <__swsetup_r>
 8006708:	b1c0      	cbz	r0, 800673c <_vfiprintf_r+0x78>
 800670a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800670c:	07dc      	lsls	r4, r3, #31
 800670e:	d50e      	bpl.n	800672e <_vfiprintf_r+0x6a>
 8006710:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006714:	b01d      	add	sp, #116	; 0x74
 8006716:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800671a:	4b7b      	ldr	r3, [pc, #492]	; (8006908 <_vfiprintf_r+0x244>)
 800671c:	429d      	cmp	r5, r3
 800671e:	d101      	bne.n	8006724 <_vfiprintf_r+0x60>
 8006720:	68b5      	ldr	r5, [r6, #8]
 8006722:	e7df      	b.n	80066e4 <_vfiprintf_r+0x20>
 8006724:	4b79      	ldr	r3, [pc, #484]	; (800690c <_vfiprintf_r+0x248>)
 8006726:	429d      	cmp	r5, r3
 8006728:	bf08      	it	eq
 800672a:	68f5      	ldreq	r5, [r6, #12]
 800672c:	e7da      	b.n	80066e4 <_vfiprintf_r+0x20>
 800672e:	89ab      	ldrh	r3, [r5, #12]
 8006730:	0598      	lsls	r0, r3, #22
 8006732:	d4ed      	bmi.n	8006710 <_vfiprintf_r+0x4c>
 8006734:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006736:	f000 fd1a 	bl	800716e <__retarget_lock_release_recursive>
 800673a:	e7e9      	b.n	8006710 <_vfiprintf_r+0x4c>
 800673c:	2300      	movs	r3, #0
 800673e:	9309      	str	r3, [sp, #36]	; 0x24
 8006740:	2320      	movs	r3, #32
 8006742:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006746:	f8cd 800c 	str.w	r8, [sp, #12]
 800674a:	2330      	movs	r3, #48	; 0x30
 800674c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8006910 <_vfiprintf_r+0x24c>
 8006750:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006754:	f04f 0901 	mov.w	r9, #1
 8006758:	4623      	mov	r3, r4
 800675a:	469a      	mov	sl, r3
 800675c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006760:	b10a      	cbz	r2, 8006766 <_vfiprintf_r+0xa2>
 8006762:	2a25      	cmp	r2, #37	; 0x25
 8006764:	d1f9      	bne.n	800675a <_vfiprintf_r+0x96>
 8006766:	ebba 0b04 	subs.w	fp, sl, r4
 800676a:	d00b      	beq.n	8006784 <_vfiprintf_r+0xc0>
 800676c:	465b      	mov	r3, fp
 800676e:	4622      	mov	r2, r4
 8006770:	4629      	mov	r1, r5
 8006772:	4630      	mov	r0, r6
 8006774:	f7ff ff93 	bl	800669e <__sfputs_r>
 8006778:	3001      	adds	r0, #1
 800677a:	f000 80aa 	beq.w	80068d2 <_vfiprintf_r+0x20e>
 800677e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006780:	445a      	add	r2, fp
 8006782:	9209      	str	r2, [sp, #36]	; 0x24
 8006784:	f89a 3000 	ldrb.w	r3, [sl]
 8006788:	2b00      	cmp	r3, #0
 800678a:	f000 80a2 	beq.w	80068d2 <_vfiprintf_r+0x20e>
 800678e:	2300      	movs	r3, #0
 8006790:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006794:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006798:	f10a 0a01 	add.w	sl, sl, #1
 800679c:	9304      	str	r3, [sp, #16]
 800679e:	9307      	str	r3, [sp, #28]
 80067a0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80067a4:	931a      	str	r3, [sp, #104]	; 0x68
 80067a6:	4654      	mov	r4, sl
 80067a8:	2205      	movs	r2, #5
 80067aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80067ae:	4858      	ldr	r0, [pc, #352]	; (8006910 <_vfiprintf_r+0x24c>)
 80067b0:	f7f9 fd46 	bl	8000240 <memchr>
 80067b4:	9a04      	ldr	r2, [sp, #16]
 80067b6:	b9d8      	cbnz	r0, 80067f0 <_vfiprintf_r+0x12c>
 80067b8:	06d1      	lsls	r1, r2, #27
 80067ba:	bf44      	itt	mi
 80067bc:	2320      	movmi	r3, #32
 80067be:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80067c2:	0713      	lsls	r3, r2, #28
 80067c4:	bf44      	itt	mi
 80067c6:	232b      	movmi	r3, #43	; 0x2b
 80067c8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80067cc:	f89a 3000 	ldrb.w	r3, [sl]
 80067d0:	2b2a      	cmp	r3, #42	; 0x2a
 80067d2:	d015      	beq.n	8006800 <_vfiprintf_r+0x13c>
 80067d4:	9a07      	ldr	r2, [sp, #28]
 80067d6:	4654      	mov	r4, sl
 80067d8:	2000      	movs	r0, #0
 80067da:	f04f 0c0a 	mov.w	ip, #10
 80067de:	4621      	mov	r1, r4
 80067e0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80067e4:	3b30      	subs	r3, #48	; 0x30
 80067e6:	2b09      	cmp	r3, #9
 80067e8:	d94e      	bls.n	8006888 <_vfiprintf_r+0x1c4>
 80067ea:	b1b0      	cbz	r0, 800681a <_vfiprintf_r+0x156>
 80067ec:	9207      	str	r2, [sp, #28]
 80067ee:	e014      	b.n	800681a <_vfiprintf_r+0x156>
 80067f0:	eba0 0308 	sub.w	r3, r0, r8
 80067f4:	fa09 f303 	lsl.w	r3, r9, r3
 80067f8:	4313      	orrs	r3, r2
 80067fa:	9304      	str	r3, [sp, #16]
 80067fc:	46a2      	mov	sl, r4
 80067fe:	e7d2      	b.n	80067a6 <_vfiprintf_r+0xe2>
 8006800:	9b03      	ldr	r3, [sp, #12]
 8006802:	1d19      	adds	r1, r3, #4
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	9103      	str	r1, [sp, #12]
 8006808:	2b00      	cmp	r3, #0
 800680a:	bfbb      	ittet	lt
 800680c:	425b      	neglt	r3, r3
 800680e:	f042 0202 	orrlt.w	r2, r2, #2
 8006812:	9307      	strge	r3, [sp, #28]
 8006814:	9307      	strlt	r3, [sp, #28]
 8006816:	bfb8      	it	lt
 8006818:	9204      	strlt	r2, [sp, #16]
 800681a:	7823      	ldrb	r3, [r4, #0]
 800681c:	2b2e      	cmp	r3, #46	; 0x2e
 800681e:	d10c      	bne.n	800683a <_vfiprintf_r+0x176>
 8006820:	7863      	ldrb	r3, [r4, #1]
 8006822:	2b2a      	cmp	r3, #42	; 0x2a
 8006824:	d135      	bne.n	8006892 <_vfiprintf_r+0x1ce>
 8006826:	9b03      	ldr	r3, [sp, #12]
 8006828:	1d1a      	adds	r2, r3, #4
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	9203      	str	r2, [sp, #12]
 800682e:	2b00      	cmp	r3, #0
 8006830:	bfb8      	it	lt
 8006832:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8006836:	3402      	adds	r4, #2
 8006838:	9305      	str	r3, [sp, #20]
 800683a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8006920 <_vfiprintf_r+0x25c>
 800683e:	7821      	ldrb	r1, [r4, #0]
 8006840:	2203      	movs	r2, #3
 8006842:	4650      	mov	r0, sl
 8006844:	f7f9 fcfc 	bl	8000240 <memchr>
 8006848:	b140      	cbz	r0, 800685c <_vfiprintf_r+0x198>
 800684a:	2340      	movs	r3, #64	; 0x40
 800684c:	eba0 000a 	sub.w	r0, r0, sl
 8006850:	fa03 f000 	lsl.w	r0, r3, r0
 8006854:	9b04      	ldr	r3, [sp, #16]
 8006856:	4303      	orrs	r3, r0
 8006858:	3401      	adds	r4, #1
 800685a:	9304      	str	r3, [sp, #16]
 800685c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006860:	482c      	ldr	r0, [pc, #176]	; (8006914 <_vfiprintf_r+0x250>)
 8006862:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006866:	2206      	movs	r2, #6
 8006868:	f7f9 fcea 	bl	8000240 <memchr>
 800686c:	2800      	cmp	r0, #0
 800686e:	d03f      	beq.n	80068f0 <_vfiprintf_r+0x22c>
 8006870:	4b29      	ldr	r3, [pc, #164]	; (8006918 <_vfiprintf_r+0x254>)
 8006872:	bb1b      	cbnz	r3, 80068bc <_vfiprintf_r+0x1f8>
 8006874:	9b03      	ldr	r3, [sp, #12]
 8006876:	3307      	adds	r3, #7
 8006878:	f023 0307 	bic.w	r3, r3, #7
 800687c:	3308      	adds	r3, #8
 800687e:	9303      	str	r3, [sp, #12]
 8006880:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006882:	443b      	add	r3, r7
 8006884:	9309      	str	r3, [sp, #36]	; 0x24
 8006886:	e767      	b.n	8006758 <_vfiprintf_r+0x94>
 8006888:	fb0c 3202 	mla	r2, ip, r2, r3
 800688c:	460c      	mov	r4, r1
 800688e:	2001      	movs	r0, #1
 8006890:	e7a5      	b.n	80067de <_vfiprintf_r+0x11a>
 8006892:	2300      	movs	r3, #0
 8006894:	3401      	adds	r4, #1
 8006896:	9305      	str	r3, [sp, #20]
 8006898:	4619      	mov	r1, r3
 800689a:	f04f 0c0a 	mov.w	ip, #10
 800689e:	4620      	mov	r0, r4
 80068a0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80068a4:	3a30      	subs	r2, #48	; 0x30
 80068a6:	2a09      	cmp	r2, #9
 80068a8:	d903      	bls.n	80068b2 <_vfiprintf_r+0x1ee>
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d0c5      	beq.n	800683a <_vfiprintf_r+0x176>
 80068ae:	9105      	str	r1, [sp, #20]
 80068b0:	e7c3      	b.n	800683a <_vfiprintf_r+0x176>
 80068b2:	fb0c 2101 	mla	r1, ip, r1, r2
 80068b6:	4604      	mov	r4, r0
 80068b8:	2301      	movs	r3, #1
 80068ba:	e7f0      	b.n	800689e <_vfiprintf_r+0x1da>
 80068bc:	ab03      	add	r3, sp, #12
 80068be:	9300      	str	r3, [sp, #0]
 80068c0:	462a      	mov	r2, r5
 80068c2:	4b16      	ldr	r3, [pc, #88]	; (800691c <_vfiprintf_r+0x258>)
 80068c4:	a904      	add	r1, sp, #16
 80068c6:	4630      	mov	r0, r6
 80068c8:	f3af 8000 	nop.w
 80068cc:	4607      	mov	r7, r0
 80068ce:	1c78      	adds	r0, r7, #1
 80068d0:	d1d6      	bne.n	8006880 <_vfiprintf_r+0x1bc>
 80068d2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80068d4:	07d9      	lsls	r1, r3, #31
 80068d6:	d405      	bmi.n	80068e4 <_vfiprintf_r+0x220>
 80068d8:	89ab      	ldrh	r3, [r5, #12]
 80068da:	059a      	lsls	r2, r3, #22
 80068dc:	d402      	bmi.n	80068e4 <_vfiprintf_r+0x220>
 80068de:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80068e0:	f000 fc45 	bl	800716e <__retarget_lock_release_recursive>
 80068e4:	89ab      	ldrh	r3, [r5, #12]
 80068e6:	065b      	lsls	r3, r3, #25
 80068e8:	f53f af12 	bmi.w	8006710 <_vfiprintf_r+0x4c>
 80068ec:	9809      	ldr	r0, [sp, #36]	; 0x24
 80068ee:	e711      	b.n	8006714 <_vfiprintf_r+0x50>
 80068f0:	ab03      	add	r3, sp, #12
 80068f2:	9300      	str	r3, [sp, #0]
 80068f4:	462a      	mov	r2, r5
 80068f6:	4b09      	ldr	r3, [pc, #36]	; (800691c <_vfiprintf_r+0x258>)
 80068f8:	a904      	add	r1, sp, #16
 80068fa:	4630      	mov	r0, r6
 80068fc:	f000 f880 	bl	8006a00 <_printf_i>
 8006900:	e7e4      	b.n	80068cc <_vfiprintf_r+0x208>
 8006902:	bf00      	nop
 8006904:	08007770 	.word	0x08007770
 8006908:	08007790 	.word	0x08007790
 800690c:	08007750 	.word	0x08007750
 8006910:	0800771c 	.word	0x0800771c
 8006914:	08007726 	.word	0x08007726
 8006918:	00000000 	.word	0x00000000
 800691c:	0800669f 	.word	0x0800669f
 8006920:	08007722 	.word	0x08007722

08006924 <_printf_common>:
 8006924:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006928:	4616      	mov	r6, r2
 800692a:	4699      	mov	r9, r3
 800692c:	688a      	ldr	r2, [r1, #8]
 800692e:	690b      	ldr	r3, [r1, #16]
 8006930:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006934:	4293      	cmp	r3, r2
 8006936:	bfb8      	it	lt
 8006938:	4613      	movlt	r3, r2
 800693a:	6033      	str	r3, [r6, #0]
 800693c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006940:	4607      	mov	r7, r0
 8006942:	460c      	mov	r4, r1
 8006944:	b10a      	cbz	r2, 800694a <_printf_common+0x26>
 8006946:	3301      	adds	r3, #1
 8006948:	6033      	str	r3, [r6, #0]
 800694a:	6823      	ldr	r3, [r4, #0]
 800694c:	0699      	lsls	r1, r3, #26
 800694e:	bf42      	ittt	mi
 8006950:	6833      	ldrmi	r3, [r6, #0]
 8006952:	3302      	addmi	r3, #2
 8006954:	6033      	strmi	r3, [r6, #0]
 8006956:	6825      	ldr	r5, [r4, #0]
 8006958:	f015 0506 	ands.w	r5, r5, #6
 800695c:	d106      	bne.n	800696c <_printf_common+0x48>
 800695e:	f104 0a19 	add.w	sl, r4, #25
 8006962:	68e3      	ldr	r3, [r4, #12]
 8006964:	6832      	ldr	r2, [r6, #0]
 8006966:	1a9b      	subs	r3, r3, r2
 8006968:	42ab      	cmp	r3, r5
 800696a:	dc26      	bgt.n	80069ba <_printf_common+0x96>
 800696c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006970:	1e13      	subs	r3, r2, #0
 8006972:	6822      	ldr	r2, [r4, #0]
 8006974:	bf18      	it	ne
 8006976:	2301      	movne	r3, #1
 8006978:	0692      	lsls	r2, r2, #26
 800697a:	d42b      	bmi.n	80069d4 <_printf_common+0xb0>
 800697c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006980:	4649      	mov	r1, r9
 8006982:	4638      	mov	r0, r7
 8006984:	47c0      	blx	r8
 8006986:	3001      	adds	r0, #1
 8006988:	d01e      	beq.n	80069c8 <_printf_common+0xa4>
 800698a:	6823      	ldr	r3, [r4, #0]
 800698c:	68e5      	ldr	r5, [r4, #12]
 800698e:	6832      	ldr	r2, [r6, #0]
 8006990:	f003 0306 	and.w	r3, r3, #6
 8006994:	2b04      	cmp	r3, #4
 8006996:	bf08      	it	eq
 8006998:	1aad      	subeq	r5, r5, r2
 800699a:	68a3      	ldr	r3, [r4, #8]
 800699c:	6922      	ldr	r2, [r4, #16]
 800699e:	bf0c      	ite	eq
 80069a0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80069a4:	2500      	movne	r5, #0
 80069a6:	4293      	cmp	r3, r2
 80069a8:	bfc4      	itt	gt
 80069aa:	1a9b      	subgt	r3, r3, r2
 80069ac:	18ed      	addgt	r5, r5, r3
 80069ae:	2600      	movs	r6, #0
 80069b0:	341a      	adds	r4, #26
 80069b2:	42b5      	cmp	r5, r6
 80069b4:	d11a      	bne.n	80069ec <_printf_common+0xc8>
 80069b6:	2000      	movs	r0, #0
 80069b8:	e008      	b.n	80069cc <_printf_common+0xa8>
 80069ba:	2301      	movs	r3, #1
 80069bc:	4652      	mov	r2, sl
 80069be:	4649      	mov	r1, r9
 80069c0:	4638      	mov	r0, r7
 80069c2:	47c0      	blx	r8
 80069c4:	3001      	adds	r0, #1
 80069c6:	d103      	bne.n	80069d0 <_printf_common+0xac>
 80069c8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80069cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80069d0:	3501      	adds	r5, #1
 80069d2:	e7c6      	b.n	8006962 <_printf_common+0x3e>
 80069d4:	18e1      	adds	r1, r4, r3
 80069d6:	1c5a      	adds	r2, r3, #1
 80069d8:	2030      	movs	r0, #48	; 0x30
 80069da:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80069de:	4422      	add	r2, r4
 80069e0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80069e4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80069e8:	3302      	adds	r3, #2
 80069ea:	e7c7      	b.n	800697c <_printf_common+0x58>
 80069ec:	2301      	movs	r3, #1
 80069ee:	4622      	mov	r2, r4
 80069f0:	4649      	mov	r1, r9
 80069f2:	4638      	mov	r0, r7
 80069f4:	47c0      	blx	r8
 80069f6:	3001      	adds	r0, #1
 80069f8:	d0e6      	beq.n	80069c8 <_printf_common+0xa4>
 80069fa:	3601      	adds	r6, #1
 80069fc:	e7d9      	b.n	80069b2 <_printf_common+0x8e>
	...

08006a00 <_printf_i>:
 8006a00:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006a04:	7e0f      	ldrb	r7, [r1, #24]
 8006a06:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006a08:	2f78      	cmp	r7, #120	; 0x78
 8006a0a:	4691      	mov	r9, r2
 8006a0c:	4680      	mov	r8, r0
 8006a0e:	460c      	mov	r4, r1
 8006a10:	469a      	mov	sl, r3
 8006a12:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006a16:	d807      	bhi.n	8006a28 <_printf_i+0x28>
 8006a18:	2f62      	cmp	r7, #98	; 0x62
 8006a1a:	d80a      	bhi.n	8006a32 <_printf_i+0x32>
 8006a1c:	2f00      	cmp	r7, #0
 8006a1e:	f000 80d8 	beq.w	8006bd2 <_printf_i+0x1d2>
 8006a22:	2f58      	cmp	r7, #88	; 0x58
 8006a24:	f000 80a3 	beq.w	8006b6e <_printf_i+0x16e>
 8006a28:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006a2c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006a30:	e03a      	b.n	8006aa8 <_printf_i+0xa8>
 8006a32:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006a36:	2b15      	cmp	r3, #21
 8006a38:	d8f6      	bhi.n	8006a28 <_printf_i+0x28>
 8006a3a:	a101      	add	r1, pc, #4	; (adr r1, 8006a40 <_printf_i+0x40>)
 8006a3c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006a40:	08006a99 	.word	0x08006a99
 8006a44:	08006aad 	.word	0x08006aad
 8006a48:	08006a29 	.word	0x08006a29
 8006a4c:	08006a29 	.word	0x08006a29
 8006a50:	08006a29 	.word	0x08006a29
 8006a54:	08006a29 	.word	0x08006a29
 8006a58:	08006aad 	.word	0x08006aad
 8006a5c:	08006a29 	.word	0x08006a29
 8006a60:	08006a29 	.word	0x08006a29
 8006a64:	08006a29 	.word	0x08006a29
 8006a68:	08006a29 	.word	0x08006a29
 8006a6c:	08006bb9 	.word	0x08006bb9
 8006a70:	08006add 	.word	0x08006add
 8006a74:	08006b9b 	.word	0x08006b9b
 8006a78:	08006a29 	.word	0x08006a29
 8006a7c:	08006a29 	.word	0x08006a29
 8006a80:	08006bdb 	.word	0x08006bdb
 8006a84:	08006a29 	.word	0x08006a29
 8006a88:	08006add 	.word	0x08006add
 8006a8c:	08006a29 	.word	0x08006a29
 8006a90:	08006a29 	.word	0x08006a29
 8006a94:	08006ba3 	.word	0x08006ba3
 8006a98:	682b      	ldr	r3, [r5, #0]
 8006a9a:	1d1a      	adds	r2, r3, #4
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	602a      	str	r2, [r5, #0]
 8006aa0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006aa4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006aa8:	2301      	movs	r3, #1
 8006aaa:	e0a3      	b.n	8006bf4 <_printf_i+0x1f4>
 8006aac:	6820      	ldr	r0, [r4, #0]
 8006aae:	6829      	ldr	r1, [r5, #0]
 8006ab0:	0606      	lsls	r6, r0, #24
 8006ab2:	f101 0304 	add.w	r3, r1, #4
 8006ab6:	d50a      	bpl.n	8006ace <_printf_i+0xce>
 8006ab8:	680e      	ldr	r6, [r1, #0]
 8006aba:	602b      	str	r3, [r5, #0]
 8006abc:	2e00      	cmp	r6, #0
 8006abe:	da03      	bge.n	8006ac8 <_printf_i+0xc8>
 8006ac0:	232d      	movs	r3, #45	; 0x2d
 8006ac2:	4276      	negs	r6, r6
 8006ac4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006ac8:	485e      	ldr	r0, [pc, #376]	; (8006c44 <_printf_i+0x244>)
 8006aca:	230a      	movs	r3, #10
 8006acc:	e019      	b.n	8006b02 <_printf_i+0x102>
 8006ace:	680e      	ldr	r6, [r1, #0]
 8006ad0:	602b      	str	r3, [r5, #0]
 8006ad2:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006ad6:	bf18      	it	ne
 8006ad8:	b236      	sxthne	r6, r6
 8006ada:	e7ef      	b.n	8006abc <_printf_i+0xbc>
 8006adc:	682b      	ldr	r3, [r5, #0]
 8006ade:	6820      	ldr	r0, [r4, #0]
 8006ae0:	1d19      	adds	r1, r3, #4
 8006ae2:	6029      	str	r1, [r5, #0]
 8006ae4:	0601      	lsls	r1, r0, #24
 8006ae6:	d501      	bpl.n	8006aec <_printf_i+0xec>
 8006ae8:	681e      	ldr	r6, [r3, #0]
 8006aea:	e002      	b.n	8006af2 <_printf_i+0xf2>
 8006aec:	0646      	lsls	r6, r0, #25
 8006aee:	d5fb      	bpl.n	8006ae8 <_printf_i+0xe8>
 8006af0:	881e      	ldrh	r6, [r3, #0]
 8006af2:	4854      	ldr	r0, [pc, #336]	; (8006c44 <_printf_i+0x244>)
 8006af4:	2f6f      	cmp	r7, #111	; 0x6f
 8006af6:	bf0c      	ite	eq
 8006af8:	2308      	moveq	r3, #8
 8006afa:	230a      	movne	r3, #10
 8006afc:	2100      	movs	r1, #0
 8006afe:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006b02:	6865      	ldr	r5, [r4, #4]
 8006b04:	60a5      	str	r5, [r4, #8]
 8006b06:	2d00      	cmp	r5, #0
 8006b08:	bfa2      	ittt	ge
 8006b0a:	6821      	ldrge	r1, [r4, #0]
 8006b0c:	f021 0104 	bicge.w	r1, r1, #4
 8006b10:	6021      	strge	r1, [r4, #0]
 8006b12:	b90e      	cbnz	r6, 8006b18 <_printf_i+0x118>
 8006b14:	2d00      	cmp	r5, #0
 8006b16:	d04d      	beq.n	8006bb4 <_printf_i+0x1b4>
 8006b18:	4615      	mov	r5, r2
 8006b1a:	fbb6 f1f3 	udiv	r1, r6, r3
 8006b1e:	fb03 6711 	mls	r7, r3, r1, r6
 8006b22:	5dc7      	ldrb	r7, [r0, r7]
 8006b24:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006b28:	4637      	mov	r7, r6
 8006b2a:	42bb      	cmp	r3, r7
 8006b2c:	460e      	mov	r6, r1
 8006b2e:	d9f4      	bls.n	8006b1a <_printf_i+0x11a>
 8006b30:	2b08      	cmp	r3, #8
 8006b32:	d10b      	bne.n	8006b4c <_printf_i+0x14c>
 8006b34:	6823      	ldr	r3, [r4, #0]
 8006b36:	07de      	lsls	r6, r3, #31
 8006b38:	d508      	bpl.n	8006b4c <_printf_i+0x14c>
 8006b3a:	6923      	ldr	r3, [r4, #16]
 8006b3c:	6861      	ldr	r1, [r4, #4]
 8006b3e:	4299      	cmp	r1, r3
 8006b40:	bfde      	ittt	le
 8006b42:	2330      	movle	r3, #48	; 0x30
 8006b44:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006b48:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8006b4c:	1b52      	subs	r2, r2, r5
 8006b4e:	6122      	str	r2, [r4, #16]
 8006b50:	f8cd a000 	str.w	sl, [sp]
 8006b54:	464b      	mov	r3, r9
 8006b56:	aa03      	add	r2, sp, #12
 8006b58:	4621      	mov	r1, r4
 8006b5a:	4640      	mov	r0, r8
 8006b5c:	f7ff fee2 	bl	8006924 <_printf_common>
 8006b60:	3001      	adds	r0, #1
 8006b62:	d14c      	bne.n	8006bfe <_printf_i+0x1fe>
 8006b64:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006b68:	b004      	add	sp, #16
 8006b6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b6e:	4835      	ldr	r0, [pc, #212]	; (8006c44 <_printf_i+0x244>)
 8006b70:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8006b74:	6829      	ldr	r1, [r5, #0]
 8006b76:	6823      	ldr	r3, [r4, #0]
 8006b78:	f851 6b04 	ldr.w	r6, [r1], #4
 8006b7c:	6029      	str	r1, [r5, #0]
 8006b7e:	061d      	lsls	r5, r3, #24
 8006b80:	d514      	bpl.n	8006bac <_printf_i+0x1ac>
 8006b82:	07df      	lsls	r7, r3, #31
 8006b84:	bf44      	itt	mi
 8006b86:	f043 0320 	orrmi.w	r3, r3, #32
 8006b8a:	6023      	strmi	r3, [r4, #0]
 8006b8c:	b91e      	cbnz	r6, 8006b96 <_printf_i+0x196>
 8006b8e:	6823      	ldr	r3, [r4, #0]
 8006b90:	f023 0320 	bic.w	r3, r3, #32
 8006b94:	6023      	str	r3, [r4, #0]
 8006b96:	2310      	movs	r3, #16
 8006b98:	e7b0      	b.n	8006afc <_printf_i+0xfc>
 8006b9a:	6823      	ldr	r3, [r4, #0]
 8006b9c:	f043 0320 	orr.w	r3, r3, #32
 8006ba0:	6023      	str	r3, [r4, #0]
 8006ba2:	2378      	movs	r3, #120	; 0x78
 8006ba4:	4828      	ldr	r0, [pc, #160]	; (8006c48 <_printf_i+0x248>)
 8006ba6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006baa:	e7e3      	b.n	8006b74 <_printf_i+0x174>
 8006bac:	0659      	lsls	r1, r3, #25
 8006bae:	bf48      	it	mi
 8006bb0:	b2b6      	uxthmi	r6, r6
 8006bb2:	e7e6      	b.n	8006b82 <_printf_i+0x182>
 8006bb4:	4615      	mov	r5, r2
 8006bb6:	e7bb      	b.n	8006b30 <_printf_i+0x130>
 8006bb8:	682b      	ldr	r3, [r5, #0]
 8006bba:	6826      	ldr	r6, [r4, #0]
 8006bbc:	6961      	ldr	r1, [r4, #20]
 8006bbe:	1d18      	adds	r0, r3, #4
 8006bc0:	6028      	str	r0, [r5, #0]
 8006bc2:	0635      	lsls	r5, r6, #24
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	d501      	bpl.n	8006bcc <_printf_i+0x1cc>
 8006bc8:	6019      	str	r1, [r3, #0]
 8006bca:	e002      	b.n	8006bd2 <_printf_i+0x1d2>
 8006bcc:	0670      	lsls	r0, r6, #25
 8006bce:	d5fb      	bpl.n	8006bc8 <_printf_i+0x1c8>
 8006bd0:	8019      	strh	r1, [r3, #0]
 8006bd2:	2300      	movs	r3, #0
 8006bd4:	6123      	str	r3, [r4, #16]
 8006bd6:	4615      	mov	r5, r2
 8006bd8:	e7ba      	b.n	8006b50 <_printf_i+0x150>
 8006bda:	682b      	ldr	r3, [r5, #0]
 8006bdc:	1d1a      	adds	r2, r3, #4
 8006bde:	602a      	str	r2, [r5, #0]
 8006be0:	681d      	ldr	r5, [r3, #0]
 8006be2:	6862      	ldr	r2, [r4, #4]
 8006be4:	2100      	movs	r1, #0
 8006be6:	4628      	mov	r0, r5
 8006be8:	f7f9 fb2a 	bl	8000240 <memchr>
 8006bec:	b108      	cbz	r0, 8006bf2 <_printf_i+0x1f2>
 8006bee:	1b40      	subs	r0, r0, r5
 8006bf0:	6060      	str	r0, [r4, #4]
 8006bf2:	6863      	ldr	r3, [r4, #4]
 8006bf4:	6123      	str	r3, [r4, #16]
 8006bf6:	2300      	movs	r3, #0
 8006bf8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006bfc:	e7a8      	b.n	8006b50 <_printf_i+0x150>
 8006bfe:	6923      	ldr	r3, [r4, #16]
 8006c00:	462a      	mov	r2, r5
 8006c02:	4649      	mov	r1, r9
 8006c04:	4640      	mov	r0, r8
 8006c06:	47d0      	blx	sl
 8006c08:	3001      	adds	r0, #1
 8006c0a:	d0ab      	beq.n	8006b64 <_printf_i+0x164>
 8006c0c:	6823      	ldr	r3, [r4, #0]
 8006c0e:	079b      	lsls	r3, r3, #30
 8006c10:	d413      	bmi.n	8006c3a <_printf_i+0x23a>
 8006c12:	68e0      	ldr	r0, [r4, #12]
 8006c14:	9b03      	ldr	r3, [sp, #12]
 8006c16:	4298      	cmp	r0, r3
 8006c18:	bfb8      	it	lt
 8006c1a:	4618      	movlt	r0, r3
 8006c1c:	e7a4      	b.n	8006b68 <_printf_i+0x168>
 8006c1e:	2301      	movs	r3, #1
 8006c20:	4632      	mov	r2, r6
 8006c22:	4649      	mov	r1, r9
 8006c24:	4640      	mov	r0, r8
 8006c26:	47d0      	blx	sl
 8006c28:	3001      	adds	r0, #1
 8006c2a:	d09b      	beq.n	8006b64 <_printf_i+0x164>
 8006c2c:	3501      	adds	r5, #1
 8006c2e:	68e3      	ldr	r3, [r4, #12]
 8006c30:	9903      	ldr	r1, [sp, #12]
 8006c32:	1a5b      	subs	r3, r3, r1
 8006c34:	42ab      	cmp	r3, r5
 8006c36:	dcf2      	bgt.n	8006c1e <_printf_i+0x21e>
 8006c38:	e7eb      	b.n	8006c12 <_printf_i+0x212>
 8006c3a:	2500      	movs	r5, #0
 8006c3c:	f104 0619 	add.w	r6, r4, #25
 8006c40:	e7f5      	b.n	8006c2e <_printf_i+0x22e>
 8006c42:	bf00      	nop
 8006c44:	0800772d 	.word	0x0800772d
 8006c48:	0800773e 	.word	0x0800773e

08006c4c <_sbrk_r>:
 8006c4c:	b538      	push	{r3, r4, r5, lr}
 8006c4e:	4d06      	ldr	r5, [pc, #24]	; (8006c68 <_sbrk_r+0x1c>)
 8006c50:	2300      	movs	r3, #0
 8006c52:	4604      	mov	r4, r0
 8006c54:	4608      	mov	r0, r1
 8006c56:	602b      	str	r3, [r5, #0]
 8006c58:	f7fa f9f2 	bl	8001040 <_sbrk>
 8006c5c:	1c43      	adds	r3, r0, #1
 8006c5e:	d102      	bne.n	8006c66 <_sbrk_r+0x1a>
 8006c60:	682b      	ldr	r3, [r5, #0]
 8006c62:	b103      	cbz	r3, 8006c66 <_sbrk_r+0x1a>
 8006c64:	6023      	str	r3, [r4, #0]
 8006c66:	bd38      	pop	{r3, r4, r5, pc}
 8006c68:	2000030c 	.word	0x2000030c

08006c6c <__swbuf_r>:
 8006c6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c6e:	460e      	mov	r6, r1
 8006c70:	4614      	mov	r4, r2
 8006c72:	4605      	mov	r5, r0
 8006c74:	b118      	cbz	r0, 8006c7e <__swbuf_r+0x12>
 8006c76:	6983      	ldr	r3, [r0, #24]
 8006c78:	b90b      	cbnz	r3, 8006c7e <__swbuf_r+0x12>
 8006c7a:	f000 f9d9 	bl	8007030 <__sinit>
 8006c7e:	4b21      	ldr	r3, [pc, #132]	; (8006d04 <__swbuf_r+0x98>)
 8006c80:	429c      	cmp	r4, r3
 8006c82:	d12b      	bne.n	8006cdc <__swbuf_r+0x70>
 8006c84:	686c      	ldr	r4, [r5, #4]
 8006c86:	69a3      	ldr	r3, [r4, #24]
 8006c88:	60a3      	str	r3, [r4, #8]
 8006c8a:	89a3      	ldrh	r3, [r4, #12]
 8006c8c:	071a      	lsls	r2, r3, #28
 8006c8e:	d52f      	bpl.n	8006cf0 <__swbuf_r+0x84>
 8006c90:	6923      	ldr	r3, [r4, #16]
 8006c92:	b36b      	cbz	r3, 8006cf0 <__swbuf_r+0x84>
 8006c94:	6923      	ldr	r3, [r4, #16]
 8006c96:	6820      	ldr	r0, [r4, #0]
 8006c98:	1ac0      	subs	r0, r0, r3
 8006c9a:	6963      	ldr	r3, [r4, #20]
 8006c9c:	b2f6      	uxtb	r6, r6
 8006c9e:	4283      	cmp	r3, r0
 8006ca0:	4637      	mov	r7, r6
 8006ca2:	dc04      	bgt.n	8006cae <__swbuf_r+0x42>
 8006ca4:	4621      	mov	r1, r4
 8006ca6:	4628      	mov	r0, r5
 8006ca8:	f000 f92e 	bl	8006f08 <_fflush_r>
 8006cac:	bb30      	cbnz	r0, 8006cfc <__swbuf_r+0x90>
 8006cae:	68a3      	ldr	r3, [r4, #8]
 8006cb0:	3b01      	subs	r3, #1
 8006cb2:	60a3      	str	r3, [r4, #8]
 8006cb4:	6823      	ldr	r3, [r4, #0]
 8006cb6:	1c5a      	adds	r2, r3, #1
 8006cb8:	6022      	str	r2, [r4, #0]
 8006cba:	701e      	strb	r6, [r3, #0]
 8006cbc:	6963      	ldr	r3, [r4, #20]
 8006cbe:	3001      	adds	r0, #1
 8006cc0:	4283      	cmp	r3, r0
 8006cc2:	d004      	beq.n	8006cce <__swbuf_r+0x62>
 8006cc4:	89a3      	ldrh	r3, [r4, #12]
 8006cc6:	07db      	lsls	r3, r3, #31
 8006cc8:	d506      	bpl.n	8006cd8 <__swbuf_r+0x6c>
 8006cca:	2e0a      	cmp	r6, #10
 8006ccc:	d104      	bne.n	8006cd8 <__swbuf_r+0x6c>
 8006cce:	4621      	mov	r1, r4
 8006cd0:	4628      	mov	r0, r5
 8006cd2:	f000 f919 	bl	8006f08 <_fflush_r>
 8006cd6:	b988      	cbnz	r0, 8006cfc <__swbuf_r+0x90>
 8006cd8:	4638      	mov	r0, r7
 8006cda:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006cdc:	4b0a      	ldr	r3, [pc, #40]	; (8006d08 <__swbuf_r+0x9c>)
 8006cde:	429c      	cmp	r4, r3
 8006ce0:	d101      	bne.n	8006ce6 <__swbuf_r+0x7a>
 8006ce2:	68ac      	ldr	r4, [r5, #8]
 8006ce4:	e7cf      	b.n	8006c86 <__swbuf_r+0x1a>
 8006ce6:	4b09      	ldr	r3, [pc, #36]	; (8006d0c <__swbuf_r+0xa0>)
 8006ce8:	429c      	cmp	r4, r3
 8006cea:	bf08      	it	eq
 8006cec:	68ec      	ldreq	r4, [r5, #12]
 8006cee:	e7ca      	b.n	8006c86 <__swbuf_r+0x1a>
 8006cf0:	4621      	mov	r1, r4
 8006cf2:	4628      	mov	r0, r5
 8006cf4:	f000 f80c 	bl	8006d10 <__swsetup_r>
 8006cf8:	2800      	cmp	r0, #0
 8006cfa:	d0cb      	beq.n	8006c94 <__swbuf_r+0x28>
 8006cfc:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8006d00:	e7ea      	b.n	8006cd8 <__swbuf_r+0x6c>
 8006d02:	bf00      	nop
 8006d04:	08007770 	.word	0x08007770
 8006d08:	08007790 	.word	0x08007790
 8006d0c:	08007750 	.word	0x08007750

08006d10 <__swsetup_r>:
 8006d10:	4b32      	ldr	r3, [pc, #200]	; (8006ddc <__swsetup_r+0xcc>)
 8006d12:	b570      	push	{r4, r5, r6, lr}
 8006d14:	681d      	ldr	r5, [r3, #0]
 8006d16:	4606      	mov	r6, r0
 8006d18:	460c      	mov	r4, r1
 8006d1a:	b125      	cbz	r5, 8006d26 <__swsetup_r+0x16>
 8006d1c:	69ab      	ldr	r3, [r5, #24]
 8006d1e:	b913      	cbnz	r3, 8006d26 <__swsetup_r+0x16>
 8006d20:	4628      	mov	r0, r5
 8006d22:	f000 f985 	bl	8007030 <__sinit>
 8006d26:	4b2e      	ldr	r3, [pc, #184]	; (8006de0 <__swsetup_r+0xd0>)
 8006d28:	429c      	cmp	r4, r3
 8006d2a:	d10f      	bne.n	8006d4c <__swsetup_r+0x3c>
 8006d2c:	686c      	ldr	r4, [r5, #4]
 8006d2e:	89a3      	ldrh	r3, [r4, #12]
 8006d30:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006d34:	0719      	lsls	r1, r3, #28
 8006d36:	d42c      	bmi.n	8006d92 <__swsetup_r+0x82>
 8006d38:	06dd      	lsls	r5, r3, #27
 8006d3a:	d411      	bmi.n	8006d60 <__swsetup_r+0x50>
 8006d3c:	2309      	movs	r3, #9
 8006d3e:	6033      	str	r3, [r6, #0]
 8006d40:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006d44:	81a3      	strh	r3, [r4, #12]
 8006d46:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006d4a:	e03e      	b.n	8006dca <__swsetup_r+0xba>
 8006d4c:	4b25      	ldr	r3, [pc, #148]	; (8006de4 <__swsetup_r+0xd4>)
 8006d4e:	429c      	cmp	r4, r3
 8006d50:	d101      	bne.n	8006d56 <__swsetup_r+0x46>
 8006d52:	68ac      	ldr	r4, [r5, #8]
 8006d54:	e7eb      	b.n	8006d2e <__swsetup_r+0x1e>
 8006d56:	4b24      	ldr	r3, [pc, #144]	; (8006de8 <__swsetup_r+0xd8>)
 8006d58:	429c      	cmp	r4, r3
 8006d5a:	bf08      	it	eq
 8006d5c:	68ec      	ldreq	r4, [r5, #12]
 8006d5e:	e7e6      	b.n	8006d2e <__swsetup_r+0x1e>
 8006d60:	0758      	lsls	r0, r3, #29
 8006d62:	d512      	bpl.n	8006d8a <__swsetup_r+0x7a>
 8006d64:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006d66:	b141      	cbz	r1, 8006d7a <__swsetup_r+0x6a>
 8006d68:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006d6c:	4299      	cmp	r1, r3
 8006d6e:	d002      	beq.n	8006d76 <__swsetup_r+0x66>
 8006d70:	4630      	mov	r0, r6
 8006d72:	f7ff fa41 	bl	80061f8 <_free_r>
 8006d76:	2300      	movs	r3, #0
 8006d78:	6363      	str	r3, [r4, #52]	; 0x34
 8006d7a:	89a3      	ldrh	r3, [r4, #12]
 8006d7c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006d80:	81a3      	strh	r3, [r4, #12]
 8006d82:	2300      	movs	r3, #0
 8006d84:	6063      	str	r3, [r4, #4]
 8006d86:	6923      	ldr	r3, [r4, #16]
 8006d88:	6023      	str	r3, [r4, #0]
 8006d8a:	89a3      	ldrh	r3, [r4, #12]
 8006d8c:	f043 0308 	orr.w	r3, r3, #8
 8006d90:	81a3      	strh	r3, [r4, #12]
 8006d92:	6923      	ldr	r3, [r4, #16]
 8006d94:	b94b      	cbnz	r3, 8006daa <__swsetup_r+0x9a>
 8006d96:	89a3      	ldrh	r3, [r4, #12]
 8006d98:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006d9c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006da0:	d003      	beq.n	8006daa <__swsetup_r+0x9a>
 8006da2:	4621      	mov	r1, r4
 8006da4:	4630      	mov	r0, r6
 8006da6:	f000 fa09 	bl	80071bc <__smakebuf_r>
 8006daa:	89a0      	ldrh	r0, [r4, #12]
 8006dac:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006db0:	f010 0301 	ands.w	r3, r0, #1
 8006db4:	d00a      	beq.n	8006dcc <__swsetup_r+0xbc>
 8006db6:	2300      	movs	r3, #0
 8006db8:	60a3      	str	r3, [r4, #8]
 8006dba:	6963      	ldr	r3, [r4, #20]
 8006dbc:	425b      	negs	r3, r3
 8006dbe:	61a3      	str	r3, [r4, #24]
 8006dc0:	6923      	ldr	r3, [r4, #16]
 8006dc2:	b943      	cbnz	r3, 8006dd6 <__swsetup_r+0xc6>
 8006dc4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006dc8:	d1ba      	bne.n	8006d40 <__swsetup_r+0x30>
 8006dca:	bd70      	pop	{r4, r5, r6, pc}
 8006dcc:	0781      	lsls	r1, r0, #30
 8006dce:	bf58      	it	pl
 8006dd0:	6963      	ldrpl	r3, [r4, #20]
 8006dd2:	60a3      	str	r3, [r4, #8]
 8006dd4:	e7f4      	b.n	8006dc0 <__swsetup_r+0xb0>
 8006dd6:	2000      	movs	r0, #0
 8006dd8:	e7f7      	b.n	8006dca <__swsetup_r+0xba>
 8006dda:	bf00      	nop
 8006ddc:	200000dc 	.word	0x200000dc
 8006de0:	08007770 	.word	0x08007770
 8006de4:	08007790 	.word	0x08007790
 8006de8:	08007750 	.word	0x08007750

08006dec <abort>:
 8006dec:	b508      	push	{r3, lr}
 8006dee:	2006      	movs	r0, #6
 8006df0:	f000 fab0 	bl	8007354 <raise>
 8006df4:	2001      	movs	r0, #1
 8006df6:	f7fa f8ab 	bl	8000f50 <_exit>
	...

08006dfc <__sflush_r>:
 8006dfc:	898a      	ldrh	r2, [r1, #12]
 8006dfe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006e02:	4605      	mov	r5, r0
 8006e04:	0710      	lsls	r0, r2, #28
 8006e06:	460c      	mov	r4, r1
 8006e08:	d458      	bmi.n	8006ebc <__sflush_r+0xc0>
 8006e0a:	684b      	ldr	r3, [r1, #4]
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	dc05      	bgt.n	8006e1c <__sflush_r+0x20>
 8006e10:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	dc02      	bgt.n	8006e1c <__sflush_r+0x20>
 8006e16:	2000      	movs	r0, #0
 8006e18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006e1c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006e1e:	2e00      	cmp	r6, #0
 8006e20:	d0f9      	beq.n	8006e16 <__sflush_r+0x1a>
 8006e22:	2300      	movs	r3, #0
 8006e24:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006e28:	682f      	ldr	r7, [r5, #0]
 8006e2a:	602b      	str	r3, [r5, #0]
 8006e2c:	d032      	beq.n	8006e94 <__sflush_r+0x98>
 8006e2e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006e30:	89a3      	ldrh	r3, [r4, #12]
 8006e32:	075a      	lsls	r2, r3, #29
 8006e34:	d505      	bpl.n	8006e42 <__sflush_r+0x46>
 8006e36:	6863      	ldr	r3, [r4, #4]
 8006e38:	1ac0      	subs	r0, r0, r3
 8006e3a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006e3c:	b10b      	cbz	r3, 8006e42 <__sflush_r+0x46>
 8006e3e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006e40:	1ac0      	subs	r0, r0, r3
 8006e42:	2300      	movs	r3, #0
 8006e44:	4602      	mov	r2, r0
 8006e46:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006e48:	6a21      	ldr	r1, [r4, #32]
 8006e4a:	4628      	mov	r0, r5
 8006e4c:	47b0      	blx	r6
 8006e4e:	1c43      	adds	r3, r0, #1
 8006e50:	89a3      	ldrh	r3, [r4, #12]
 8006e52:	d106      	bne.n	8006e62 <__sflush_r+0x66>
 8006e54:	6829      	ldr	r1, [r5, #0]
 8006e56:	291d      	cmp	r1, #29
 8006e58:	d82c      	bhi.n	8006eb4 <__sflush_r+0xb8>
 8006e5a:	4a2a      	ldr	r2, [pc, #168]	; (8006f04 <__sflush_r+0x108>)
 8006e5c:	40ca      	lsrs	r2, r1
 8006e5e:	07d6      	lsls	r6, r2, #31
 8006e60:	d528      	bpl.n	8006eb4 <__sflush_r+0xb8>
 8006e62:	2200      	movs	r2, #0
 8006e64:	6062      	str	r2, [r4, #4]
 8006e66:	04d9      	lsls	r1, r3, #19
 8006e68:	6922      	ldr	r2, [r4, #16]
 8006e6a:	6022      	str	r2, [r4, #0]
 8006e6c:	d504      	bpl.n	8006e78 <__sflush_r+0x7c>
 8006e6e:	1c42      	adds	r2, r0, #1
 8006e70:	d101      	bne.n	8006e76 <__sflush_r+0x7a>
 8006e72:	682b      	ldr	r3, [r5, #0]
 8006e74:	b903      	cbnz	r3, 8006e78 <__sflush_r+0x7c>
 8006e76:	6560      	str	r0, [r4, #84]	; 0x54
 8006e78:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006e7a:	602f      	str	r7, [r5, #0]
 8006e7c:	2900      	cmp	r1, #0
 8006e7e:	d0ca      	beq.n	8006e16 <__sflush_r+0x1a>
 8006e80:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006e84:	4299      	cmp	r1, r3
 8006e86:	d002      	beq.n	8006e8e <__sflush_r+0x92>
 8006e88:	4628      	mov	r0, r5
 8006e8a:	f7ff f9b5 	bl	80061f8 <_free_r>
 8006e8e:	2000      	movs	r0, #0
 8006e90:	6360      	str	r0, [r4, #52]	; 0x34
 8006e92:	e7c1      	b.n	8006e18 <__sflush_r+0x1c>
 8006e94:	6a21      	ldr	r1, [r4, #32]
 8006e96:	2301      	movs	r3, #1
 8006e98:	4628      	mov	r0, r5
 8006e9a:	47b0      	blx	r6
 8006e9c:	1c41      	adds	r1, r0, #1
 8006e9e:	d1c7      	bne.n	8006e30 <__sflush_r+0x34>
 8006ea0:	682b      	ldr	r3, [r5, #0]
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d0c4      	beq.n	8006e30 <__sflush_r+0x34>
 8006ea6:	2b1d      	cmp	r3, #29
 8006ea8:	d001      	beq.n	8006eae <__sflush_r+0xb2>
 8006eaa:	2b16      	cmp	r3, #22
 8006eac:	d101      	bne.n	8006eb2 <__sflush_r+0xb6>
 8006eae:	602f      	str	r7, [r5, #0]
 8006eb0:	e7b1      	b.n	8006e16 <__sflush_r+0x1a>
 8006eb2:	89a3      	ldrh	r3, [r4, #12]
 8006eb4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006eb8:	81a3      	strh	r3, [r4, #12]
 8006eba:	e7ad      	b.n	8006e18 <__sflush_r+0x1c>
 8006ebc:	690f      	ldr	r7, [r1, #16]
 8006ebe:	2f00      	cmp	r7, #0
 8006ec0:	d0a9      	beq.n	8006e16 <__sflush_r+0x1a>
 8006ec2:	0793      	lsls	r3, r2, #30
 8006ec4:	680e      	ldr	r6, [r1, #0]
 8006ec6:	bf08      	it	eq
 8006ec8:	694b      	ldreq	r3, [r1, #20]
 8006eca:	600f      	str	r7, [r1, #0]
 8006ecc:	bf18      	it	ne
 8006ece:	2300      	movne	r3, #0
 8006ed0:	eba6 0807 	sub.w	r8, r6, r7
 8006ed4:	608b      	str	r3, [r1, #8]
 8006ed6:	f1b8 0f00 	cmp.w	r8, #0
 8006eda:	dd9c      	ble.n	8006e16 <__sflush_r+0x1a>
 8006edc:	6a21      	ldr	r1, [r4, #32]
 8006ede:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006ee0:	4643      	mov	r3, r8
 8006ee2:	463a      	mov	r2, r7
 8006ee4:	4628      	mov	r0, r5
 8006ee6:	47b0      	blx	r6
 8006ee8:	2800      	cmp	r0, #0
 8006eea:	dc06      	bgt.n	8006efa <__sflush_r+0xfe>
 8006eec:	89a3      	ldrh	r3, [r4, #12]
 8006eee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006ef2:	81a3      	strh	r3, [r4, #12]
 8006ef4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006ef8:	e78e      	b.n	8006e18 <__sflush_r+0x1c>
 8006efa:	4407      	add	r7, r0
 8006efc:	eba8 0800 	sub.w	r8, r8, r0
 8006f00:	e7e9      	b.n	8006ed6 <__sflush_r+0xda>
 8006f02:	bf00      	nop
 8006f04:	20400001 	.word	0x20400001

08006f08 <_fflush_r>:
 8006f08:	b538      	push	{r3, r4, r5, lr}
 8006f0a:	690b      	ldr	r3, [r1, #16]
 8006f0c:	4605      	mov	r5, r0
 8006f0e:	460c      	mov	r4, r1
 8006f10:	b913      	cbnz	r3, 8006f18 <_fflush_r+0x10>
 8006f12:	2500      	movs	r5, #0
 8006f14:	4628      	mov	r0, r5
 8006f16:	bd38      	pop	{r3, r4, r5, pc}
 8006f18:	b118      	cbz	r0, 8006f22 <_fflush_r+0x1a>
 8006f1a:	6983      	ldr	r3, [r0, #24]
 8006f1c:	b90b      	cbnz	r3, 8006f22 <_fflush_r+0x1a>
 8006f1e:	f000 f887 	bl	8007030 <__sinit>
 8006f22:	4b14      	ldr	r3, [pc, #80]	; (8006f74 <_fflush_r+0x6c>)
 8006f24:	429c      	cmp	r4, r3
 8006f26:	d11b      	bne.n	8006f60 <_fflush_r+0x58>
 8006f28:	686c      	ldr	r4, [r5, #4]
 8006f2a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d0ef      	beq.n	8006f12 <_fflush_r+0xa>
 8006f32:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006f34:	07d0      	lsls	r0, r2, #31
 8006f36:	d404      	bmi.n	8006f42 <_fflush_r+0x3a>
 8006f38:	0599      	lsls	r1, r3, #22
 8006f3a:	d402      	bmi.n	8006f42 <_fflush_r+0x3a>
 8006f3c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006f3e:	f000 f915 	bl	800716c <__retarget_lock_acquire_recursive>
 8006f42:	4628      	mov	r0, r5
 8006f44:	4621      	mov	r1, r4
 8006f46:	f7ff ff59 	bl	8006dfc <__sflush_r>
 8006f4a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006f4c:	07da      	lsls	r2, r3, #31
 8006f4e:	4605      	mov	r5, r0
 8006f50:	d4e0      	bmi.n	8006f14 <_fflush_r+0xc>
 8006f52:	89a3      	ldrh	r3, [r4, #12]
 8006f54:	059b      	lsls	r3, r3, #22
 8006f56:	d4dd      	bmi.n	8006f14 <_fflush_r+0xc>
 8006f58:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006f5a:	f000 f908 	bl	800716e <__retarget_lock_release_recursive>
 8006f5e:	e7d9      	b.n	8006f14 <_fflush_r+0xc>
 8006f60:	4b05      	ldr	r3, [pc, #20]	; (8006f78 <_fflush_r+0x70>)
 8006f62:	429c      	cmp	r4, r3
 8006f64:	d101      	bne.n	8006f6a <_fflush_r+0x62>
 8006f66:	68ac      	ldr	r4, [r5, #8]
 8006f68:	e7df      	b.n	8006f2a <_fflush_r+0x22>
 8006f6a:	4b04      	ldr	r3, [pc, #16]	; (8006f7c <_fflush_r+0x74>)
 8006f6c:	429c      	cmp	r4, r3
 8006f6e:	bf08      	it	eq
 8006f70:	68ec      	ldreq	r4, [r5, #12]
 8006f72:	e7da      	b.n	8006f2a <_fflush_r+0x22>
 8006f74:	08007770 	.word	0x08007770
 8006f78:	08007790 	.word	0x08007790
 8006f7c:	08007750 	.word	0x08007750

08006f80 <std>:
 8006f80:	2300      	movs	r3, #0
 8006f82:	b510      	push	{r4, lr}
 8006f84:	4604      	mov	r4, r0
 8006f86:	e9c0 3300 	strd	r3, r3, [r0]
 8006f8a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006f8e:	6083      	str	r3, [r0, #8]
 8006f90:	8181      	strh	r1, [r0, #12]
 8006f92:	6643      	str	r3, [r0, #100]	; 0x64
 8006f94:	81c2      	strh	r2, [r0, #14]
 8006f96:	6183      	str	r3, [r0, #24]
 8006f98:	4619      	mov	r1, r3
 8006f9a:	2208      	movs	r2, #8
 8006f9c:	305c      	adds	r0, #92	; 0x5c
 8006f9e:	f7ff f86f 	bl	8006080 <memset>
 8006fa2:	4b05      	ldr	r3, [pc, #20]	; (8006fb8 <std+0x38>)
 8006fa4:	6263      	str	r3, [r4, #36]	; 0x24
 8006fa6:	4b05      	ldr	r3, [pc, #20]	; (8006fbc <std+0x3c>)
 8006fa8:	62a3      	str	r3, [r4, #40]	; 0x28
 8006faa:	4b05      	ldr	r3, [pc, #20]	; (8006fc0 <std+0x40>)
 8006fac:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006fae:	4b05      	ldr	r3, [pc, #20]	; (8006fc4 <std+0x44>)
 8006fb0:	6224      	str	r4, [r4, #32]
 8006fb2:	6323      	str	r3, [r4, #48]	; 0x30
 8006fb4:	bd10      	pop	{r4, pc}
 8006fb6:	bf00      	nop
 8006fb8:	0800738d 	.word	0x0800738d
 8006fbc:	080073af 	.word	0x080073af
 8006fc0:	080073e7 	.word	0x080073e7
 8006fc4:	0800740b 	.word	0x0800740b

08006fc8 <_cleanup_r>:
 8006fc8:	4901      	ldr	r1, [pc, #4]	; (8006fd0 <_cleanup_r+0x8>)
 8006fca:	f000 b8af 	b.w	800712c <_fwalk_reent>
 8006fce:	bf00      	nop
 8006fd0:	08006f09 	.word	0x08006f09

08006fd4 <__sfmoreglue>:
 8006fd4:	b570      	push	{r4, r5, r6, lr}
 8006fd6:	2268      	movs	r2, #104	; 0x68
 8006fd8:	1e4d      	subs	r5, r1, #1
 8006fda:	4355      	muls	r5, r2
 8006fdc:	460e      	mov	r6, r1
 8006fde:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8006fe2:	f7ff f975 	bl	80062d0 <_malloc_r>
 8006fe6:	4604      	mov	r4, r0
 8006fe8:	b140      	cbz	r0, 8006ffc <__sfmoreglue+0x28>
 8006fea:	2100      	movs	r1, #0
 8006fec:	e9c0 1600 	strd	r1, r6, [r0]
 8006ff0:	300c      	adds	r0, #12
 8006ff2:	60a0      	str	r0, [r4, #8]
 8006ff4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006ff8:	f7ff f842 	bl	8006080 <memset>
 8006ffc:	4620      	mov	r0, r4
 8006ffe:	bd70      	pop	{r4, r5, r6, pc}

08007000 <__sfp_lock_acquire>:
 8007000:	4801      	ldr	r0, [pc, #4]	; (8007008 <__sfp_lock_acquire+0x8>)
 8007002:	f000 b8b3 	b.w	800716c <__retarget_lock_acquire_recursive>
 8007006:	bf00      	nop
 8007008:	20000309 	.word	0x20000309

0800700c <__sfp_lock_release>:
 800700c:	4801      	ldr	r0, [pc, #4]	; (8007014 <__sfp_lock_release+0x8>)
 800700e:	f000 b8ae 	b.w	800716e <__retarget_lock_release_recursive>
 8007012:	bf00      	nop
 8007014:	20000309 	.word	0x20000309

08007018 <__sinit_lock_acquire>:
 8007018:	4801      	ldr	r0, [pc, #4]	; (8007020 <__sinit_lock_acquire+0x8>)
 800701a:	f000 b8a7 	b.w	800716c <__retarget_lock_acquire_recursive>
 800701e:	bf00      	nop
 8007020:	2000030a 	.word	0x2000030a

08007024 <__sinit_lock_release>:
 8007024:	4801      	ldr	r0, [pc, #4]	; (800702c <__sinit_lock_release+0x8>)
 8007026:	f000 b8a2 	b.w	800716e <__retarget_lock_release_recursive>
 800702a:	bf00      	nop
 800702c:	2000030a 	.word	0x2000030a

08007030 <__sinit>:
 8007030:	b510      	push	{r4, lr}
 8007032:	4604      	mov	r4, r0
 8007034:	f7ff fff0 	bl	8007018 <__sinit_lock_acquire>
 8007038:	69a3      	ldr	r3, [r4, #24]
 800703a:	b11b      	cbz	r3, 8007044 <__sinit+0x14>
 800703c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007040:	f7ff bff0 	b.w	8007024 <__sinit_lock_release>
 8007044:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8007048:	6523      	str	r3, [r4, #80]	; 0x50
 800704a:	4b13      	ldr	r3, [pc, #76]	; (8007098 <__sinit+0x68>)
 800704c:	4a13      	ldr	r2, [pc, #76]	; (800709c <__sinit+0x6c>)
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	62a2      	str	r2, [r4, #40]	; 0x28
 8007052:	42a3      	cmp	r3, r4
 8007054:	bf04      	itt	eq
 8007056:	2301      	moveq	r3, #1
 8007058:	61a3      	streq	r3, [r4, #24]
 800705a:	4620      	mov	r0, r4
 800705c:	f000 f820 	bl	80070a0 <__sfp>
 8007060:	6060      	str	r0, [r4, #4]
 8007062:	4620      	mov	r0, r4
 8007064:	f000 f81c 	bl	80070a0 <__sfp>
 8007068:	60a0      	str	r0, [r4, #8]
 800706a:	4620      	mov	r0, r4
 800706c:	f000 f818 	bl	80070a0 <__sfp>
 8007070:	2200      	movs	r2, #0
 8007072:	60e0      	str	r0, [r4, #12]
 8007074:	2104      	movs	r1, #4
 8007076:	6860      	ldr	r0, [r4, #4]
 8007078:	f7ff ff82 	bl	8006f80 <std>
 800707c:	68a0      	ldr	r0, [r4, #8]
 800707e:	2201      	movs	r2, #1
 8007080:	2109      	movs	r1, #9
 8007082:	f7ff ff7d 	bl	8006f80 <std>
 8007086:	68e0      	ldr	r0, [r4, #12]
 8007088:	2202      	movs	r2, #2
 800708a:	2112      	movs	r1, #18
 800708c:	f7ff ff78 	bl	8006f80 <std>
 8007090:	2301      	movs	r3, #1
 8007092:	61a3      	str	r3, [r4, #24]
 8007094:	e7d2      	b.n	800703c <__sinit+0xc>
 8007096:	bf00      	nop
 8007098:	08007668 	.word	0x08007668
 800709c:	08006fc9 	.word	0x08006fc9

080070a0 <__sfp>:
 80070a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80070a2:	4607      	mov	r7, r0
 80070a4:	f7ff ffac 	bl	8007000 <__sfp_lock_acquire>
 80070a8:	4b1e      	ldr	r3, [pc, #120]	; (8007124 <__sfp+0x84>)
 80070aa:	681e      	ldr	r6, [r3, #0]
 80070ac:	69b3      	ldr	r3, [r6, #24]
 80070ae:	b913      	cbnz	r3, 80070b6 <__sfp+0x16>
 80070b0:	4630      	mov	r0, r6
 80070b2:	f7ff ffbd 	bl	8007030 <__sinit>
 80070b6:	3648      	adds	r6, #72	; 0x48
 80070b8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80070bc:	3b01      	subs	r3, #1
 80070be:	d503      	bpl.n	80070c8 <__sfp+0x28>
 80070c0:	6833      	ldr	r3, [r6, #0]
 80070c2:	b30b      	cbz	r3, 8007108 <__sfp+0x68>
 80070c4:	6836      	ldr	r6, [r6, #0]
 80070c6:	e7f7      	b.n	80070b8 <__sfp+0x18>
 80070c8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80070cc:	b9d5      	cbnz	r5, 8007104 <__sfp+0x64>
 80070ce:	4b16      	ldr	r3, [pc, #88]	; (8007128 <__sfp+0x88>)
 80070d0:	60e3      	str	r3, [r4, #12]
 80070d2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80070d6:	6665      	str	r5, [r4, #100]	; 0x64
 80070d8:	f000 f847 	bl	800716a <__retarget_lock_init_recursive>
 80070dc:	f7ff ff96 	bl	800700c <__sfp_lock_release>
 80070e0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80070e4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80070e8:	6025      	str	r5, [r4, #0]
 80070ea:	61a5      	str	r5, [r4, #24]
 80070ec:	2208      	movs	r2, #8
 80070ee:	4629      	mov	r1, r5
 80070f0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80070f4:	f7fe ffc4 	bl	8006080 <memset>
 80070f8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80070fc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8007100:	4620      	mov	r0, r4
 8007102:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007104:	3468      	adds	r4, #104	; 0x68
 8007106:	e7d9      	b.n	80070bc <__sfp+0x1c>
 8007108:	2104      	movs	r1, #4
 800710a:	4638      	mov	r0, r7
 800710c:	f7ff ff62 	bl	8006fd4 <__sfmoreglue>
 8007110:	4604      	mov	r4, r0
 8007112:	6030      	str	r0, [r6, #0]
 8007114:	2800      	cmp	r0, #0
 8007116:	d1d5      	bne.n	80070c4 <__sfp+0x24>
 8007118:	f7ff ff78 	bl	800700c <__sfp_lock_release>
 800711c:	230c      	movs	r3, #12
 800711e:	603b      	str	r3, [r7, #0]
 8007120:	e7ee      	b.n	8007100 <__sfp+0x60>
 8007122:	bf00      	nop
 8007124:	08007668 	.word	0x08007668
 8007128:	ffff0001 	.word	0xffff0001

0800712c <_fwalk_reent>:
 800712c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007130:	4606      	mov	r6, r0
 8007132:	4688      	mov	r8, r1
 8007134:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007138:	2700      	movs	r7, #0
 800713a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800713e:	f1b9 0901 	subs.w	r9, r9, #1
 8007142:	d505      	bpl.n	8007150 <_fwalk_reent+0x24>
 8007144:	6824      	ldr	r4, [r4, #0]
 8007146:	2c00      	cmp	r4, #0
 8007148:	d1f7      	bne.n	800713a <_fwalk_reent+0xe>
 800714a:	4638      	mov	r0, r7
 800714c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007150:	89ab      	ldrh	r3, [r5, #12]
 8007152:	2b01      	cmp	r3, #1
 8007154:	d907      	bls.n	8007166 <_fwalk_reent+0x3a>
 8007156:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800715a:	3301      	adds	r3, #1
 800715c:	d003      	beq.n	8007166 <_fwalk_reent+0x3a>
 800715e:	4629      	mov	r1, r5
 8007160:	4630      	mov	r0, r6
 8007162:	47c0      	blx	r8
 8007164:	4307      	orrs	r7, r0
 8007166:	3568      	adds	r5, #104	; 0x68
 8007168:	e7e9      	b.n	800713e <_fwalk_reent+0x12>

0800716a <__retarget_lock_init_recursive>:
 800716a:	4770      	bx	lr

0800716c <__retarget_lock_acquire_recursive>:
 800716c:	4770      	bx	lr

0800716e <__retarget_lock_release_recursive>:
 800716e:	4770      	bx	lr

08007170 <__swhatbuf_r>:
 8007170:	b570      	push	{r4, r5, r6, lr}
 8007172:	460e      	mov	r6, r1
 8007174:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007178:	2900      	cmp	r1, #0
 800717a:	b096      	sub	sp, #88	; 0x58
 800717c:	4614      	mov	r4, r2
 800717e:	461d      	mov	r5, r3
 8007180:	da08      	bge.n	8007194 <__swhatbuf_r+0x24>
 8007182:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8007186:	2200      	movs	r2, #0
 8007188:	602a      	str	r2, [r5, #0]
 800718a:	061a      	lsls	r2, r3, #24
 800718c:	d410      	bmi.n	80071b0 <__swhatbuf_r+0x40>
 800718e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007192:	e00e      	b.n	80071b2 <__swhatbuf_r+0x42>
 8007194:	466a      	mov	r2, sp
 8007196:	f000 f95f 	bl	8007458 <_fstat_r>
 800719a:	2800      	cmp	r0, #0
 800719c:	dbf1      	blt.n	8007182 <__swhatbuf_r+0x12>
 800719e:	9a01      	ldr	r2, [sp, #4]
 80071a0:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80071a4:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80071a8:	425a      	negs	r2, r3
 80071aa:	415a      	adcs	r2, r3
 80071ac:	602a      	str	r2, [r5, #0]
 80071ae:	e7ee      	b.n	800718e <__swhatbuf_r+0x1e>
 80071b0:	2340      	movs	r3, #64	; 0x40
 80071b2:	2000      	movs	r0, #0
 80071b4:	6023      	str	r3, [r4, #0]
 80071b6:	b016      	add	sp, #88	; 0x58
 80071b8:	bd70      	pop	{r4, r5, r6, pc}
	...

080071bc <__smakebuf_r>:
 80071bc:	898b      	ldrh	r3, [r1, #12]
 80071be:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80071c0:	079d      	lsls	r5, r3, #30
 80071c2:	4606      	mov	r6, r0
 80071c4:	460c      	mov	r4, r1
 80071c6:	d507      	bpl.n	80071d8 <__smakebuf_r+0x1c>
 80071c8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80071cc:	6023      	str	r3, [r4, #0]
 80071ce:	6123      	str	r3, [r4, #16]
 80071d0:	2301      	movs	r3, #1
 80071d2:	6163      	str	r3, [r4, #20]
 80071d4:	b002      	add	sp, #8
 80071d6:	bd70      	pop	{r4, r5, r6, pc}
 80071d8:	ab01      	add	r3, sp, #4
 80071da:	466a      	mov	r2, sp
 80071dc:	f7ff ffc8 	bl	8007170 <__swhatbuf_r>
 80071e0:	9900      	ldr	r1, [sp, #0]
 80071e2:	4605      	mov	r5, r0
 80071e4:	4630      	mov	r0, r6
 80071e6:	f7ff f873 	bl	80062d0 <_malloc_r>
 80071ea:	b948      	cbnz	r0, 8007200 <__smakebuf_r+0x44>
 80071ec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80071f0:	059a      	lsls	r2, r3, #22
 80071f2:	d4ef      	bmi.n	80071d4 <__smakebuf_r+0x18>
 80071f4:	f023 0303 	bic.w	r3, r3, #3
 80071f8:	f043 0302 	orr.w	r3, r3, #2
 80071fc:	81a3      	strh	r3, [r4, #12]
 80071fe:	e7e3      	b.n	80071c8 <__smakebuf_r+0xc>
 8007200:	4b0d      	ldr	r3, [pc, #52]	; (8007238 <__smakebuf_r+0x7c>)
 8007202:	62b3      	str	r3, [r6, #40]	; 0x28
 8007204:	89a3      	ldrh	r3, [r4, #12]
 8007206:	6020      	str	r0, [r4, #0]
 8007208:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800720c:	81a3      	strh	r3, [r4, #12]
 800720e:	9b00      	ldr	r3, [sp, #0]
 8007210:	6163      	str	r3, [r4, #20]
 8007212:	9b01      	ldr	r3, [sp, #4]
 8007214:	6120      	str	r0, [r4, #16]
 8007216:	b15b      	cbz	r3, 8007230 <__smakebuf_r+0x74>
 8007218:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800721c:	4630      	mov	r0, r6
 800721e:	f000 f92d 	bl	800747c <_isatty_r>
 8007222:	b128      	cbz	r0, 8007230 <__smakebuf_r+0x74>
 8007224:	89a3      	ldrh	r3, [r4, #12]
 8007226:	f023 0303 	bic.w	r3, r3, #3
 800722a:	f043 0301 	orr.w	r3, r3, #1
 800722e:	81a3      	strh	r3, [r4, #12]
 8007230:	89a0      	ldrh	r0, [r4, #12]
 8007232:	4305      	orrs	r5, r0
 8007234:	81a5      	strh	r5, [r4, #12]
 8007236:	e7cd      	b.n	80071d4 <__smakebuf_r+0x18>
 8007238:	08006fc9 	.word	0x08006fc9

0800723c <memcpy>:
 800723c:	440a      	add	r2, r1
 800723e:	4291      	cmp	r1, r2
 8007240:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8007244:	d100      	bne.n	8007248 <memcpy+0xc>
 8007246:	4770      	bx	lr
 8007248:	b510      	push	{r4, lr}
 800724a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800724e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007252:	4291      	cmp	r1, r2
 8007254:	d1f9      	bne.n	800724a <memcpy+0xe>
 8007256:	bd10      	pop	{r4, pc}

08007258 <memmove>:
 8007258:	4288      	cmp	r0, r1
 800725a:	b510      	push	{r4, lr}
 800725c:	eb01 0402 	add.w	r4, r1, r2
 8007260:	d902      	bls.n	8007268 <memmove+0x10>
 8007262:	4284      	cmp	r4, r0
 8007264:	4623      	mov	r3, r4
 8007266:	d807      	bhi.n	8007278 <memmove+0x20>
 8007268:	1e43      	subs	r3, r0, #1
 800726a:	42a1      	cmp	r1, r4
 800726c:	d008      	beq.n	8007280 <memmove+0x28>
 800726e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007272:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007276:	e7f8      	b.n	800726a <memmove+0x12>
 8007278:	4402      	add	r2, r0
 800727a:	4601      	mov	r1, r0
 800727c:	428a      	cmp	r2, r1
 800727e:	d100      	bne.n	8007282 <memmove+0x2a>
 8007280:	bd10      	pop	{r4, pc}
 8007282:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007286:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800728a:	e7f7      	b.n	800727c <memmove+0x24>

0800728c <__malloc_lock>:
 800728c:	4801      	ldr	r0, [pc, #4]	; (8007294 <__malloc_lock+0x8>)
 800728e:	f7ff bf6d 	b.w	800716c <__retarget_lock_acquire_recursive>
 8007292:	bf00      	nop
 8007294:	20000308 	.word	0x20000308

08007298 <__malloc_unlock>:
 8007298:	4801      	ldr	r0, [pc, #4]	; (80072a0 <__malloc_unlock+0x8>)
 800729a:	f7ff bf68 	b.w	800716e <__retarget_lock_release_recursive>
 800729e:	bf00      	nop
 80072a0:	20000308 	.word	0x20000308

080072a4 <_realloc_r>:
 80072a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80072a8:	4680      	mov	r8, r0
 80072aa:	4614      	mov	r4, r2
 80072ac:	460e      	mov	r6, r1
 80072ae:	b921      	cbnz	r1, 80072ba <_realloc_r+0x16>
 80072b0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80072b4:	4611      	mov	r1, r2
 80072b6:	f7ff b80b 	b.w	80062d0 <_malloc_r>
 80072ba:	b92a      	cbnz	r2, 80072c8 <_realloc_r+0x24>
 80072bc:	f7fe ff9c 	bl	80061f8 <_free_r>
 80072c0:	4625      	mov	r5, r4
 80072c2:	4628      	mov	r0, r5
 80072c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80072c8:	f000 f8fa 	bl	80074c0 <_malloc_usable_size_r>
 80072cc:	4284      	cmp	r4, r0
 80072ce:	4607      	mov	r7, r0
 80072d0:	d802      	bhi.n	80072d8 <_realloc_r+0x34>
 80072d2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80072d6:	d812      	bhi.n	80072fe <_realloc_r+0x5a>
 80072d8:	4621      	mov	r1, r4
 80072da:	4640      	mov	r0, r8
 80072dc:	f7fe fff8 	bl	80062d0 <_malloc_r>
 80072e0:	4605      	mov	r5, r0
 80072e2:	2800      	cmp	r0, #0
 80072e4:	d0ed      	beq.n	80072c2 <_realloc_r+0x1e>
 80072e6:	42bc      	cmp	r4, r7
 80072e8:	4622      	mov	r2, r4
 80072ea:	4631      	mov	r1, r6
 80072ec:	bf28      	it	cs
 80072ee:	463a      	movcs	r2, r7
 80072f0:	f7ff ffa4 	bl	800723c <memcpy>
 80072f4:	4631      	mov	r1, r6
 80072f6:	4640      	mov	r0, r8
 80072f8:	f7fe ff7e 	bl	80061f8 <_free_r>
 80072fc:	e7e1      	b.n	80072c2 <_realloc_r+0x1e>
 80072fe:	4635      	mov	r5, r6
 8007300:	e7df      	b.n	80072c2 <_realloc_r+0x1e>

08007302 <_raise_r>:
 8007302:	291f      	cmp	r1, #31
 8007304:	b538      	push	{r3, r4, r5, lr}
 8007306:	4604      	mov	r4, r0
 8007308:	460d      	mov	r5, r1
 800730a:	d904      	bls.n	8007316 <_raise_r+0x14>
 800730c:	2316      	movs	r3, #22
 800730e:	6003      	str	r3, [r0, #0]
 8007310:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007314:	bd38      	pop	{r3, r4, r5, pc}
 8007316:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8007318:	b112      	cbz	r2, 8007320 <_raise_r+0x1e>
 800731a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800731e:	b94b      	cbnz	r3, 8007334 <_raise_r+0x32>
 8007320:	4620      	mov	r0, r4
 8007322:	f000 f831 	bl	8007388 <_getpid_r>
 8007326:	462a      	mov	r2, r5
 8007328:	4601      	mov	r1, r0
 800732a:	4620      	mov	r0, r4
 800732c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007330:	f000 b818 	b.w	8007364 <_kill_r>
 8007334:	2b01      	cmp	r3, #1
 8007336:	d00a      	beq.n	800734e <_raise_r+0x4c>
 8007338:	1c59      	adds	r1, r3, #1
 800733a:	d103      	bne.n	8007344 <_raise_r+0x42>
 800733c:	2316      	movs	r3, #22
 800733e:	6003      	str	r3, [r0, #0]
 8007340:	2001      	movs	r0, #1
 8007342:	e7e7      	b.n	8007314 <_raise_r+0x12>
 8007344:	2400      	movs	r4, #0
 8007346:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800734a:	4628      	mov	r0, r5
 800734c:	4798      	blx	r3
 800734e:	2000      	movs	r0, #0
 8007350:	e7e0      	b.n	8007314 <_raise_r+0x12>
	...

08007354 <raise>:
 8007354:	4b02      	ldr	r3, [pc, #8]	; (8007360 <raise+0xc>)
 8007356:	4601      	mov	r1, r0
 8007358:	6818      	ldr	r0, [r3, #0]
 800735a:	f7ff bfd2 	b.w	8007302 <_raise_r>
 800735e:	bf00      	nop
 8007360:	200000dc 	.word	0x200000dc

08007364 <_kill_r>:
 8007364:	b538      	push	{r3, r4, r5, lr}
 8007366:	4d07      	ldr	r5, [pc, #28]	; (8007384 <_kill_r+0x20>)
 8007368:	2300      	movs	r3, #0
 800736a:	4604      	mov	r4, r0
 800736c:	4608      	mov	r0, r1
 800736e:	4611      	mov	r1, r2
 8007370:	602b      	str	r3, [r5, #0]
 8007372:	f7f9 fddd 	bl	8000f30 <_kill>
 8007376:	1c43      	adds	r3, r0, #1
 8007378:	d102      	bne.n	8007380 <_kill_r+0x1c>
 800737a:	682b      	ldr	r3, [r5, #0]
 800737c:	b103      	cbz	r3, 8007380 <_kill_r+0x1c>
 800737e:	6023      	str	r3, [r4, #0]
 8007380:	bd38      	pop	{r3, r4, r5, pc}
 8007382:	bf00      	nop
 8007384:	2000030c 	.word	0x2000030c

08007388 <_getpid_r>:
 8007388:	f7f9 bdca 	b.w	8000f20 <_getpid>

0800738c <__sread>:
 800738c:	b510      	push	{r4, lr}
 800738e:	460c      	mov	r4, r1
 8007390:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007394:	f000 f89c 	bl	80074d0 <_read_r>
 8007398:	2800      	cmp	r0, #0
 800739a:	bfab      	itete	ge
 800739c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800739e:	89a3      	ldrhlt	r3, [r4, #12]
 80073a0:	181b      	addge	r3, r3, r0
 80073a2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80073a6:	bfac      	ite	ge
 80073a8:	6563      	strge	r3, [r4, #84]	; 0x54
 80073aa:	81a3      	strhlt	r3, [r4, #12]
 80073ac:	bd10      	pop	{r4, pc}

080073ae <__swrite>:
 80073ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80073b2:	461f      	mov	r7, r3
 80073b4:	898b      	ldrh	r3, [r1, #12]
 80073b6:	05db      	lsls	r3, r3, #23
 80073b8:	4605      	mov	r5, r0
 80073ba:	460c      	mov	r4, r1
 80073bc:	4616      	mov	r6, r2
 80073be:	d505      	bpl.n	80073cc <__swrite+0x1e>
 80073c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80073c4:	2302      	movs	r3, #2
 80073c6:	2200      	movs	r2, #0
 80073c8:	f000 f868 	bl	800749c <_lseek_r>
 80073cc:	89a3      	ldrh	r3, [r4, #12]
 80073ce:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80073d2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80073d6:	81a3      	strh	r3, [r4, #12]
 80073d8:	4632      	mov	r2, r6
 80073da:	463b      	mov	r3, r7
 80073dc:	4628      	mov	r0, r5
 80073de:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80073e2:	f000 b817 	b.w	8007414 <_write_r>

080073e6 <__sseek>:
 80073e6:	b510      	push	{r4, lr}
 80073e8:	460c      	mov	r4, r1
 80073ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80073ee:	f000 f855 	bl	800749c <_lseek_r>
 80073f2:	1c43      	adds	r3, r0, #1
 80073f4:	89a3      	ldrh	r3, [r4, #12]
 80073f6:	bf15      	itete	ne
 80073f8:	6560      	strne	r0, [r4, #84]	; 0x54
 80073fa:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80073fe:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007402:	81a3      	strheq	r3, [r4, #12]
 8007404:	bf18      	it	ne
 8007406:	81a3      	strhne	r3, [r4, #12]
 8007408:	bd10      	pop	{r4, pc}

0800740a <__sclose>:
 800740a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800740e:	f000 b813 	b.w	8007438 <_close_r>
	...

08007414 <_write_r>:
 8007414:	b538      	push	{r3, r4, r5, lr}
 8007416:	4d07      	ldr	r5, [pc, #28]	; (8007434 <_write_r+0x20>)
 8007418:	4604      	mov	r4, r0
 800741a:	4608      	mov	r0, r1
 800741c:	4611      	mov	r1, r2
 800741e:	2200      	movs	r2, #0
 8007420:	602a      	str	r2, [r5, #0]
 8007422:	461a      	mov	r2, r3
 8007424:	f7f9 fdbb 	bl	8000f9e <_write>
 8007428:	1c43      	adds	r3, r0, #1
 800742a:	d102      	bne.n	8007432 <_write_r+0x1e>
 800742c:	682b      	ldr	r3, [r5, #0]
 800742e:	b103      	cbz	r3, 8007432 <_write_r+0x1e>
 8007430:	6023      	str	r3, [r4, #0]
 8007432:	bd38      	pop	{r3, r4, r5, pc}
 8007434:	2000030c 	.word	0x2000030c

08007438 <_close_r>:
 8007438:	b538      	push	{r3, r4, r5, lr}
 800743a:	4d06      	ldr	r5, [pc, #24]	; (8007454 <_close_r+0x1c>)
 800743c:	2300      	movs	r3, #0
 800743e:	4604      	mov	r4, r0
 8007440:	4608      	mov	r0, r1
 8007442:	602b      	str	r3, [r5, #0]
 8007444:	f7f9 fdc7 	bl	8000fd6 <_close>
 8007448:	1c43      	adds	r3, r0, #1
 800744a:	d102      	bne.n	8007452 <_close_r+0x1a>
 800744c:	682b      	ldr	r3, [r5, #0]
 800744e:	b103      	cbz	r3, 8007452 <_close_r+0x1a>
 8007450:	6023      	str	r3, [r4, #0]
 8007452:	bd38      	pop	{r3, r4, r5, pc}
 8007454:	2000030c 	.word	0x2000030c

08007458 <_fstat_r>:
 8007458:	b538      	push	{r3, r4, r5, lr}
 800745a:	4d07      	ldr	r5, [pc, #28]	; (8007478 <_fstat_r+0x20>)
 800745c:	2300      	movs	r3, #0
 800745e:	4604      	mov	r4, r0
 8007460:	4608      	mov	r0, r1
 8007462:	4611      	mov	r1, r2
 8007464:	602b      	str	r3, [r5, #0]
 8007466:	f7f9 fdc2 	bl	8000fee <_fstat>
 800746a:	1c43      	adds	r3, r0, #1
 800746c:	d102      	bne.n	8007474 <_fstat_r+0x1c>
 800746e:	682b      	ldr	r3, [r5, #0]
 8007470:	b103      	cbz	r3, 8007474 <_fstat_r+0x1c>
 8007472:	6023      	str	r3, [r4, #0]
 8007474:	bd38      	pop	{r3, r4, r5, pc}
 8007476:	bf00      	nop
 8007478:	2000030c 	.word	0x2000030c

0800747c <_isatty_r>:
 800747c:	b538      	push	{r3, r4, r5, lr}
 800747e:	4d06      	ldr	r5, [pc, #24]	; (8007498 <_isatty_r+0x1c>)
 8007480:	2300      	movs	r3, #0
 8007482:	4604      	mov	r4, r0
 8007484:	4608      	mov	r0, r1
 8007486:	602b      	str	r3, [r5, #0]
 8007488:	f7f9 fdc1 	bl	800100e <_isatty>
 800748c:	1c43      	adds	r3, r0, #1
 800748e:	d102      	bne.n	8007496 <_isatty_r+0x1a>
 8007490:	682b      	ldr	r3, [r5, #0]
 8007492:	b103      	cbz	r3, 8007496 <_isatty_r+0x1a>
 8007494:	6023      	str	r3, [r4, #0]
 8007496:	bd38      	pop	{r3, r4, r5, pc}
 8007498:	2000030c 	.word	0x2000030c

0800749c <_lseek_r>:
 800749c:	b538      	push	{r3, r4, r5, lr}
 800749e:	4d07      	ldr	r5, [pc, #28]	; (80074bc <_lseek_r+0x20>)
 80074a0:	4604      	mov	r4, r0
 80074a2:	4608      	mov	r0, r1
 80074a4:	4611      	mov	r1, r2
 80074a6:	2200      	movs	r2, #0
 80074a8:	602a      	str	r2, [r5, #0]
 80074aa:	461a      	mov	r2, r3
 80074ac:	f7f9 fdba 	bl	8001024 <_lseek>
 80074b0:	1c43      	adds	r3, r0, #1
 80074b2:	d102      	bne.n	80074ba <_lseek_r+0x1e>
 80074b4:	682b      	ldr	r3, [r5, #0]
 80074b6:	b103      	cbz	r3, 80074ba <_lseek_r+0x1e>
 80074b8:	6023      	str	r3, [r4, #0]
 80074ba:	bd38      	pop	{r3, r4, r5, pc}
 80074bc:	2000030c 	.word	0x2000030c

080074c0 <_malloc_usable_size_r>:
 80074c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80074c4:	1f18      	subs	r0, r3, #4
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	bfbc      	itt	lt
 80074ca:	580b      	ldrlt	r3, [r1, r0]
 80074cc:	18c0      	addlt	r0, r0, r3
 80074ce:	4770      	bx	lr

080074d0 <_read_r>:
 80074d0:	b538      	push	{r3, r4, r5, lr}
 80074d2:	4d07      	ldr	r5, [pc, #28]	; (80074f0 <_read_r+0x20>)
 80074d4:	4604      	mov	r4, r0
 80074d6:	4608      	mov	r0, r1
 80074d8:	4611      	mov	r1, r2
 80074da:	2200      	movs	r2, #0
 80074dc:	602a      	str	r2, [r5, #0]
 80074de:	461a      	mov	r2, r3
 80074e0:	f7f9 fd40 	bl	8000f64 <_read>
 80074e4:	1c43      	adds	r3, r0, #1
 80074e6:	d102      	bne.n	80074ee <_read_r+0x1e>
 80074e8:	682b      	ldr	r3, [r5, #0]
 80074ea:	b103      	cbz	r3, 80074ee <_read_r+0x1e>
 80074ec:	6023      	str	r3, [r4, #0]
 80074ee:	bd38      	pop	{r3, r4, r5, pc}
 80074f0:	2000030c 	.word	0x2000030c

080074f4 <_init>:
 80074f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80074f6:	bf00      	nop
 80074f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80074fa:	bc08      	pop	{r3}
 80074fc:	469e      	mov	lr, r3
 80074fe:	4770      	bx	lr

08007500 <_fini>:
 8007500:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007502:	bf00      	nop
 8007504:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007506:	bc08      	pop	{r3}
 8007508:	469e      	mov	lr, r3
 800750a:	4770      	bx	lr
