
main_code.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a644  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000008d4  0800a7d8  0800a7d8  0000b7d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b0ac  0800b0ac  0000d838  2**0
                  CONTENTS
  4 .ARM          00000008  0800b0ac  0800b0ac  0000c0ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b0b4  0800b0b4  0000d838  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b0b4  0800b0b4  0000c0b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b0b8  0800b0b8  0000c0b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000838  20000000  0800b0bc  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003fc  20000838  0800b8f4  0000d838  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000c34  0800b8f4  0000dc34  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d838  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013f05  00000000  00000000  0000d868  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003084  00000000  00000000  0002176d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001170  00000000  00000000  000247f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d78  00000000  00000000  00025968  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028c11  00000000  00000000  000266e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000165a2  00000000  00000000  0004f2f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f519c  00000000  00000000  00065893  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0015aa2f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005a50  00000000  00000000  0015aa74  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005e  00000000  00000000  001604c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000838 	.word	0x20000838
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a7bc 	.word	0x0800a7bc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000083c 	.word	0x2000083c
 80001cc:	0800a7bc 	.word	0x0800a7bc

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr
	...

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_uldivmod>:
 8000bc8:	b953      	cbnz	r3, 8000be0 <__aeabi_uldivmod+0x18>
 8000bca:	b94a      	cbnz	r2, 8000be0 <__aeabi_uldivmod+0x18>
 8000bcc:	2900      	cmp	r1, #0
 8000bce:	bf08      	it	eq
 8000bd0:	2800      	cmpeq	r0, #0
 8000bd2:	bf1c      	itt	ne
 8000bd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bdc:	f000 b96a 	b.w	8000eb4 <__aeabi_idiv0>
 8000be0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000be4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000be8:	f000 f806 	bl	8000bf8 <__udivmoddi4>
 8000bec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bf4:	b004      	add	sp, #16
 8000bf6:	4770      	bx	lr

08000bf8 <__udivmoddi4>:
 8000bf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bfc:	9d08      	ldr	r5, [sp, #32]
 8000bfe:	460c      	mov	r4, r1
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d14e      	bne.n	8000ca2 <__udivmoddi4+0xaa>
 8000c04:	4694      	mov	ip, r2
 8000c06:	458c      	cmp	ip, r1
 8000c08:	4686      	mov	lr, r0
 8000c0a:	fab2 f282 	clz	r2, r2
 8000c0e:	d962      	bls.n	8000cd6 <__udivmoddi4+0xde>
 8000c10:	b14a      	cbz	r2, 8000c26 <__udivmoddi4+0x2e>
 8000c12:	f1c2 0320 	rsb	r3, r2, #32
 8000c16:	4091      	lsls	r1, r2
 8000c18:	fa20 f303 	lsr.w	r3, r0, r3
 8000c1c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c20:	4319      	orrs	r1, r3
 8000c22:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c26:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c2a:	fa1f f68c 	uxth.w	r6, ip
 8000c2e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c32:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c36:	fb07 1114 	mls	r1, r7, r4, r1
 8000c3a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c3e:	fb04 f106 	mul.w	r1, r4, r6
 8000c42:	4299      	cmp	r1, r3
 8000c44:	d90a      	bls.n	8000c5c <__udivmoddi4+0x64>
 8000c46:	eb1c 0303 	adds.w	r3, ip, r3
 8000c4a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c4e:	f080 8112 	bcs.w	8000e76 <__udivmoddi4+0x27e>
 8000c52:	4299      	cmp	r1, r3
 8000c54:	f240 810f 	bls.w	8000e76 <__udivmoddi4+0x27e>
 8000c58:	3c02      	subs	r4, #2
 8000c5a:	4463      	add	r3, ip
 8000c5c:	1a59      	subs	r1, r3, r1
 8000c5e:	fa1f f38e 	uxth.w	r3, lr
 8000c62:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c66:	fb07 1110 	mls	r1, r7, r0, r1
 8000c6a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c6e:	fb00 f606 	mul.w	r6, r0, r6
 8000c72:	429e      	cmp	r6, r3
 8000c74:	d90a      	bls.n	8000c8c <__udivmoddi4+0x94>
 8000c76:	eb1c 0303 	adds.w	r3, ip, r3
 8000c7a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c7e:	f080 80fc 	bcs.w	8000e7a <__udivmoddi4+0x282>
 8000c82:	429e      	cmp	r6, r3
 8000c84:	f240 80f9 	bls.w	8000e7a <__udivmoddi4+0x282>
 8000c88:	4463      	add	r3, ip
 8000c8a:	3802      	subs	r0, #2
 8000c8c:	1b9b      	subs	r3, r3, r6
 8000c8e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000c92:	2100      	movs	r1, #0
 8000c94:	b11d      	cbz	r5, 8000c9e <__udivmoddi4+0xa6>
 8000c96:	40d3      	lsrs	r3, r2
 8000c98:	2200      	movs	r2, #0
 8000c9a:	e9c5 3200 	strd	r3, r2, [r5]
 8000c9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ca2:	428b      	cmp	r3, r1
 8000ca4:	d905      	bls.n	8000cb2 <__udivmoddi4+0xba>
 8000ca6:	b10d      	cbz	r5, 8000cac <__udivmoddi4+0xb4>
 8000ca8:	e9c5 0100 	strd	r0, r1, [r5]
 8000cac:	2100      	movs	r1, #0
 8000cae:	4608      	mov	r0, r1
 8000cb0:	e7f5      	b.n	8000c9e <__udivmoddi4+0xa6>
 8000cb2:	fab3 f183 	clz	r1, r3
 8000cb6:	2900      	cmp	r1, #0
 8000cb8:	d146      	bne.n	8000d48 <__udivmoddi4+0x150>
 8000cba:	42a3      	cmp	r3, r4
 8000cbc:	d302      	bcc.n	8000cc4 <__udivmoddi4+0xcc>
 8000cbe:	4290      	cmp	r0, r2
 8000cc0:	f0c0 80f0 	bcc.w	8000ea4 <__udivmoddi4+0x2ac>
 8000cc4:	1a86      	subs	r6, r0, r2
 8000cc6:	eb64 0303 	sbc.w	r3, r4, r3
 8000cca:	2001      	movs	r0, #1
 8000ccc:	2d00      	cmp	r5, #0
 8000cce:	d0e6      	beq.n	8000c9e <__udivmoddi4+0xa6>
 8000cd0:	e9c5 6300 	strd	r6, r3, [r5]
 8000cd4:	e7e3      	b.n	8000c9e <__udivmoddi4+0xa6>
 8000cd6:	2a00      	cmp	r2, #0
 8000cd8:	f040 8090 	bne.w	8000dfc <__udivmoddi4+0x204>
 8000cdc:	eba1 040c 	sub.w	r4, r1, ip
 8000ce0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ce4:	fa1f f78c 	uxth.w	r7, ip
 8000ce8:	2101      	movs	r1, #1
 8000cea:	fbb4 f6f8 	udiv	r6, r4, r8
 8000cee:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cf2:	fb08 4416 	mls	r4, r8, r6, r4
 8000cf6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000cfa:	fb07 f006 	mul.w	r0, r7, r6
 8000cfe:	4298      	cmp	r0, r3
 8000d00:	d908      	bls.n	8000d14 <__udivmoddi4+0x11c>
 8000d02:	eb1c 0303 	adds.w	r3, ip, r3
 8000d06:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d0a:	d202      	bcs.n	8000d12 <__udivmoddi4+0x11a>
 8000d0c:	4298      	cmp	r0, r3
 8000d0e:	f200 80cd 	bhi.w	8000eac <__udivmoddi4+0x2b4>
 8000d12:	4626      	mov	r6, r4
 8000d14:	1a1c      	subs	r4, r3, r0
 8000d16:	fa1f f38e 	uxth.w	r3, lr
 8000d1a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d1e:	fb08 4410 	mls	r4, r8, r0, r4
 8000d22:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d26:	fb00 f707 	mul.w	r7, r0, r7
 8000d2a:	429f      	cmp	r7, r3
 8000d2c:	d908      	bls.n	8000d40 <__udivmoddi4+0x148>
 8000d2e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d32:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d36:	d202      	bcs.n	8000d3e <__udivmoddi4+0x146>
 8000d38:	429f      	cmp	r7, r3
 8000d3a:	f200 80b0 	bhi.w	8000e9e <__udivmoddi4+0x2a6>
 8000d3e:	4620      	mov	r0, r4
 8000d40:	1bdb      	subs	r3, r3, r7
 8000d42:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d46:	e7a5      	b.n	8000c94 <__udivmoddi4+0x9c>
 8000d48:	f1c1 0620 	rsb	r6, r1, #32
 8000d4c:	408b      	lsls	r3, r1
 8000d4e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d52:	431f      	orrs	r7, r3
 8000d54:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d58:	fa04 f301 	lsl.w	r3, r4, r1
 8000d5c:	ea43 030c 	orr.w	r3, r3, ip
 8000d60:	40f4      	lsrs	r4, r6
 8000d62:	fa00 f801 	lsl.w	r8, r0, r1
 8000d66:	0c38      	lsrs	r0, r7, #16
 8000d68:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d6c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d70:	fa1f fc87 	uxth.w	ip, r7
 8000d74:	fb00 441e 	mls	r4, r0, lr, r4
 8000d78:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d7c:	fb0e f90c 	mul.w	r9, lr, ip
 8000d80:	45a1      	cmp	r9, r4
 8000d82:	fa02 f201 	lsl.w	r2, r2, r1
 8000d86:	d90a      	bls.n	8000d9e <__udivmoddi4+0x1a6>
 8000d88:	193c      	adds	r4, r7, r4
 8000d8a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000d8e:	f080 8084 	bcs.w	8000e9a <__udivmoddi4+0x2a2>
 8000d92:	45a1      	cmp	r9, r4
 8000d94:	f240 8081 	bls.w	8000e9a <__udivmoddi4+0x2a2>
 8000d98:	f1ae 0e02 	sub.w	lr, lr, #2
 8000d9c:	443c      	add	r4, r7
 8000d9e:	eba4 0409 	sub.w	r4, r4, r9
 8000da2:	fa1f f983 	uxth.w	r9, r3
 8000da6:	fbb4 f3f0 	udiv	r3, r4, r0
 8000daa:	fb00 4413 	mls	r4, r0, r3, r4
 8000dae:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000db2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000db6:	45a4      	cmp	ip, r4
 8000db8:	d907      	bls.n	8000dca <__udivmoddi4+0x1d2>
 8000dba:	193c      	adds	r4, r7, r4
 8000dbc:	f103 30ff 	add.w	r0, r3, #4294967295
 8000dc0:	d267      	bcs.n	8000e92 <__udivmoddi4+0x29a>
 8000dc2:	45a4      	cmp	ip, r4
 8000dc4:	d965      	bls.n	8000e92 <__udivmoddi4+0x29a>
 8000dc6:	3b02      	subs	r3, #2
 8000dc8:	443c      	add	r4, r7
 8000dca:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dce:	fba0 9302 	umull	r9, r3, r0, r2
 8000dd2:	eba4 040c 	sub.w	r4, r4, ip
 8000dd6:	429c      	cmp	r4, r3
 8000dd8:	46ce      	mov	lr, r9
 8000dda:	469c      	mov	ip, r3
 8000ddc:	d351      	bcc.n	8000e82 <__udivmoddi4+0x28a>
 8000dde:	d04e      	beq.n	8000e7e <__udivmoddi4+0x286>
 8000de0:	b155      	cbz	r5, 8000df8 <__udivmoddi4+0x200>
 8000de2:	ebb8 030e 	subs.w	r3, r8, lr
 8000de6:	eb64 040c 	sbc.w	r4, r4, ip
 8000dea:	fa04 f606 	lsl.w	r6, r4, r6
 8000dee:	40cb      	lsrs	r3, r1
 8000df0:	431e      	orrs	r6, r3
 8000df2:	40cc      	lsrs	r4, r1
 8000df4:	e9c5 6400 	strd	r6, r4, [r5]
 8000df8:	2100      	movs	r1, #0
 8000dfa:	e750      	b.n	8000c9e <__udivmoddi4+0xa6>
 8000dfc:	f1c2 0320 	rsb	r3, r2, #32
 8000e00:	fa20 f103 	lsr.w	r1, r0, r3
 8000e04:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e08:	fa24 f303 	lsr.w	r3, r4, r3
 8000e0c:	4094      	lsls	r4, r2
 8000e0e:	430c      	orrs	r4, r1
 8000e10:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e14:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e18:	fa1f f78c 	uxth.w	r7, ip
 8000e1c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e20:	fb08 3110 	mls	r1, r8, r0, r3
 8000e24:	0c23      	lsrs	r3, r4, #16
 8000e26:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e2a:	fb00 f107 	mul.w	r1, r0, r7
 8000e2e:	4299      	cmp	r1, r3
 8000e30:	d908      	bls.n	8000e44 <__udivmoddi4+0x24c>
 8000e32:	eb1c 0303 	adds.w	r3, ip, r3
 8000e36:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e3a:	d22c      	bcs.n	8000e96 <__udivmoddi4+0x29e>
 8000e3c:	4299      	cmp	r1, r3
 8000e3e:	d92a      	bls.n	8000e96 <__udivmoddi4+0x29e>
 8000e40:	3802      	subs	r0, #2
 8000e42:	4463      	add	r3, ip
 8000e44:	1a5b      	subs	r3, r3, r1
 8000e46:	b2a4      	uxth	r4, r4
 8000e48:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e4c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e50:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e54:	fb01 f307 	mul.w	r3, r1, r7
 8000e58:	42a3      	cmp	r3, r4
 8000e5a:	d908      	bls.n	8000e6e <__udivmoddi4+0x276>
 8000e5c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e60:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e64:	d213      	bcs.n	8000e8e <__udivmoddi4+0x296>
 8000e66:	42a3      	cmp	r3, r4
 8000e68:	d911      	bls.n	8000e8e <__udivmoddi4+0x296>
 8000e6a:	3902      	subs	r1, #2
 8000e6c:	4464      	add	r4, ip
 8000e6e:	1ae4      	subs	r4, r4, r3
 8000e70:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e74:	e739      	b.n	8000cea <__udivmoddi4+0xf2>
 8000e76:	4604      	mov	r4, r0
 8000e78:	e6f0      	b.n	8000c5c <__udivmoddi4+0x64>
 8000e7a:	4608      	mov	r0, r1
 8000e7c:	e706      	b.n	8000c8c <__udivmoddi4+0x94>
 8000e7e:	45c8      	cmp	r8, r9
 8000e80:	d2ae      	bcs.n	8000de0 <__udivmoddi4+0x1e8>
 8000e82:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e86:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e8a:	3801      	subs	r0, #1
 8000e8c:	e7a8      	b.n	8000de0 <__udivmoddi4+0x1e8>
 8000e8e:	4631      	mov	r1, r6
 8000e90:	e7ed      	b.n	8000e6e <__udivmoddi4+0x276>
 8000e92:	4603      	mov	r3, r0
 8000e94:	e799      	b.n	8000dca <__udivmoddi4+0x1d2>
 8000e96:	4630      	mov	r0, r6
 8000e98:	e7d4      	b.n	8000e44 <__udivmoddi4+0x24c>
 8000e9a:	46d6      	mov	lr, sl
 8000e9c:	e77f      	b.n	8000d9e <__udivmoddi4+0x1a6>
 8000e9e:	4463      	add	r3, ip
 8000ea0:	3802      	subs	r0, #2
 8000ea2:	e74d      	b.n	8000d40 <__udivmoddi4+0x148>
 8000ea4:	4606      	mov	r6, r0
 8000ea6:	4623      	mov	r3, r4
 8000ea8:	4608      	mov	r0, r1
 8000eaa:	e70f      	b.n	8000ccc <__udivmoddi4+0xd4>
 8000eac:	3e02      	subs	r6, #2
 8000eae:	4463      	add	r3, ip
 8000eb0:	e730      	b.n	8000d14 <__udivmoddi4+0x11c>
 8000eb2:	bf00      	nop

08000eb4 <__aeabi_idiv0>:
 8000eb4:	4770      	bx	lr
 8000eb6:	bf00      	nop

08000eb8 <HAL_UART_RxCpltCallback>:
extern int argc;
extern char* argv[10];



void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b0a4      	sub	sp, #144	@ 0x90
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART2) {  // Check which UART triggered the callback
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	4a58      	ldr	r2, [pc, #352]	@ (8001028 <HAL_UART_RxCpltCallback+0x170>)
 8000ec6:	4293      	cmp	r3, r2
 8000ec8:	f040 8171 	bne.w	80011ae <HAL_UART_RxCpltCallback+0x2f6>
        // Process received data
    	char* token;
        argc = 0;
 8000ecc:	4b57      	ldr	r3, [pc, #348]	@ (800102c <HAL_UART_RxCpltCallback+0x174>)
 8000ece:	2200      	movs	r2, #0
 8000ed0:	601a      	str	r2, [r3, #0]
        const char delim[] = " ";
 8000ed2:	2320      	movs	r3, #32
 8000ed4:	f8a7 3088 	strh.w	r3, [r7, #136]	@ 0x88

        // Storing the command name
        token = strtok(command, delim);
 8000ed8:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 8000edc:	4619      	mov	r1, r3
 8000ede:	4854      	ldr	r0, [pc, #336]	@ (8001030 <HAL_UART_RxCpltCallback+0x178>)
 8000ee0:	f007 fb50 	bl	8008584 <strtok>
 8000ee4:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
        argv[argc] = token;
 8000ee8:	4b50      	ldr	r3, [pc, #320]	@ (800102c <HAL_UART_RxCpltCallback+0x174>)
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	4951      	ldr	r1, [pc, #324]	@ (8001034 <HAL_UART_RxCpltCallback+0x17c>)
 8000eee:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 8000ef2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        argc++;
 8000ef6:	4b4d      	ldr	r3, [pc, #308]	@ (800102c <HAL_UART_RxCpltCallback+0x174>)
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	3301      	adds	r3, #1
 8000efc:	4a4b      	ldr	r2, [pc, #300]	@ (800102c <HAL_UART_RxCpltCallback+0x174>)
 8000efe:	6013      	str	r3, [r2, #0]

        // Storing the command parameters
        while(token!=NULL){
 8000f00:	e013      	b.n	8000f2a <HAL_UART_RxCpltCallback+0x72>
            token = strtok(NULL, delim);
 8000f02:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 8000f06:	4619      	mov	r1, r3
 8000f08:	2000      	movs	r0, #0
 8000f0a:	f007 fb3b 	bl	8008584 <strtok>
 8000f0e:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
            argv[argc] = token;
 8000f12:	4b46      	ldr	r3, [pc, #280]	@ (800102c <HAL_UART_RxCpltCallback+0x174>)
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	4947      	ldr	r1, [pc, #284]	@ (8001034 <HAL_UART_RxCpltCallback+0x17c>)
 8000f18:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 8000f1c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            argc++;
 8000f20:	4b42      	ldr	r3, [pc, #264]	@ (800102c <HAL_UART_RxCpltCallback+0x174>)
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	3301      	adds	r3, #1
 8000f26:	4a41      	ldr	r2, [pc, #260]	@ (800102c <HAL_UART_RxCpltCallback+0x174>)
 8000f28:	6013      	str	r3, [r2, #0]
        while(token!=NULL){
 8000f2a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	d1e7      	bne.n	8000f02 <HAL_UART_RxCpltCallback+0x4a>
        }

        
        if (state==LISTENING_STATE){
 8000f32:	4b41      	ldr	r3, [pc, #260]	@ (8001038 <HAL_UART_RxCpltCallback+0x180>)
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	f040 809e 	bne.w	8001078 <HAL_UART_RxCpltCallback+0x1c0>

            if (strcmp(argv[0],"move")==0){
 8000f3c:	4b3d      	ldr	r3, [pc, #244]	@ (8001034 <HAL_UART_RxCpltCallback+0x17c>)
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	493e      	ldr	r1, [pc, #248]	@ (800103c <HAL_UART_RxCpltCallback+0x184>)
 8000f42:	4618      	mov	r0, r3
 8000f44:	f7ff f944 	bl	80001d0 <strcmp>
 8000f48:	4603      	mov	r3, r0
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d103      	bne.n	8000f56 <HAL_UART_RxCpltCallback+0x9e>
                state = MOVING_STATE;
 8000f4e:	4b3a      	ldr	r3, [pc, #232]	@ (8001038 <HAL_UART_RxCpltCallback+0x180>)
 8000f50:	2203      	movs	r2, #3
 8000f52:	601a      	str	r2, [r3, #0]
 8000f54:	e090      	b.n	8001078 <HAL_UART_RxCpltCallback+0x1c0>
            }

            else if (strcmp(argv[0],"turn")==0){
 8000f56:	4b37      	ldr	r3, [pc, #220]	@ (8001034 <HAL_UART_RxCpltCallback+0x17c>)
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	4939      	ldr	r1, [pc, #228]	@ (8001040 <HAL_UART_RxCpltCallback+0x188>)
 8000f5c:	4618      	mov	r0, r3
 8000f5e:	f7ff f937 	bl	80001d0 <strcmp>
 8000f62:	4603      	mov	r3, r0
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	d103      	bne.n	8000f70 <HAL_UART_RxCpltCallback+0xb8>
                state = TURNING_STATE;
 8000f68:	4b33      	ldr	r3, [pc, #204]	@ (8001038 <HAL_UART_RxCpltCallback+0x180>)
 8000f6a:	2204      	movs	r2, #4
 8000f6c:	601a      	str	r2, [r3, #0]
 8000f6e:	e083      	b.n	8001078 <HAL_UART_RxCpltCallback+0x1c0>
            }

            else if (strcmp(argv[0],"change")==0){
 8000f70:	4b30      	ldr	r3, [pc, #192]	@ (8001034 <HAL_UART_RxCpltCallback+0x17c>)
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	4933      	ldr	r1, [pc, #204]	@ (8001044 <HAL_UART_RxCpltCallback+0x18c>)
 8000f76:	4618      	mov	r0, r3
 8000f78:	f7ff f92a 	bl	80001d0 <strcmp>
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d103      	bne.n	8000f8a <HAL_UART_RxCpltCallback+0xd2>
                state = VARIABLE_CHANGE_STATE;
 8000f82:	4b2d      	ldr	r3, [pc, #180]	@ (8001038 <HAL_UART_RxCpltCallback+0x180>)
 8000f84:	2206      	movs	r2, #6
 8000f86:	601a      	str	r2, [r3, #0]
 8000f88:	e076      	b.n	8001078 <HAL_UART_RxCpltCallback+0x1c0>
            }

            else if (strcmp(argv[0],"home")==0){
 8000f8a:	4b2a      	ldr	r3, [pc, #168]	@ (8001034 <HAL_UART_RxCpltCallback+0x17c>)
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	492e      	ldr	r1, [pc, #184]	@ (8001048 <HAL_UART_RxCpltCallback+0x190>)
 8000f90:	4618      	mov	r0, r3
 8000f92:	f7ff f91d 	bl	80001d0 <strcmp>
 8000f96:	4603      	mov	r3, r0
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d103      	bne.n	8000fa4 <HAL_UART_RxCpltCallback+0xec>
                state = HOMING_STATE;
 8000f9c:	4b26      	ldr	r3, [pc, #152]	@ (8001038 <HAL_UART_RxCpltCallback+0x180>)
 8000f9e:	2202      	movs	r2, #2
 8000fa0:	601a      	str	r2, [r3, #0]
 8000fa2:	e069      	b.n	8001078 <HAL_UART_RxCpltCallback+0x1c0>
            }
            else if (strcmp(argv[0],"picture")==0){
 8000fa4:	4b23      	ldr	r3, [pc, #140]	@ (8001034 <HAL_UART_RxCpltCallback+0x17c>)
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	4928      	ldr	r1, [pc, #160]	@ (800104c <HAL_UART_RxCpltCallback+0x194>)
 8000faa:	4618      	mov	r0, r3
 8000fac:	f7ff f910 	bl	80001d0 <strcmp>
 8000fb0:	4603      	mov	r3, r0
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d103      	bne.n	8000fbe <HAL_UART_RxCpltCallback+0x106>
                state = PICTURING_STATE;
 8000fb6:	4b20      	ldr	r3, [pc, #128]	@ (8001038 <HAL_UART_RxCpltCallback+0x180>)
 8000fb8:	2208      	movs	r2, #8
 8000fba:	601a      	str	r2, [r3, #0]
 8000fbc:	e05c      	b.n	8001078 <HAL_UART_RxCpltCallback+0x1c0>
            }

            else if (strcmp(argv[0],"getFirmware")==0){
 8000fbe:	4b1d      	ldr	r3, [pc, #116]	@ (8001034 <HAL_UART_RxCpltCallback+0x17c>)
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	4923      	ldr	r1, [pc, #140]	@ (8001050 <HAL_UART_RxCpltCallback+0x198>)
 8000fc4:	4618      	mov	r0, r3
 8000fc6:	f7ff f903 	bl	80001d0 <strcmp>
 8000fca:	4603      	mov	r3, r0
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d103      	bne.n	8000fd8 <HAL_UART_RxCpltCallback+0x120>
                state = FIRMWARE_SENDING_STATE;
 8000fd0:	4b19      	ldr	r3, [pc, #100]	@ (8001038 <HAL_UART_RxCpltCallback+0x180>)
 8000fd2:	2209      	movs	r2, #9
 8000fd4:	601a      	str	r2, [r3, #0]
 8000fd6:	e04f      	b.n	8001078 <HAL_UART_RxCpltCallback+0x1c0>
            }

            else if (strcmp(argv[0],"moveTo")==0){
 8000fd8:	4b16      	ldr	r3, [pc, #88]	@ (8001034 <HAL_UART_RxCpltCallback+0x17c>)
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	491d      	ldr	r1, [pc, #116]	@ (8001054 <HAL_UART_RxCpltCallback+0x19c>)
 8000fde:	4618      	mov	r0, r3
 8000fe0:	f7ff f8f6 	bl	80001d0 <strcmp>
 8000fe4:	4603      	mov	r3, r0
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d103      	bne.n	8000ff2 <HAL_UART_RxCpltCallback+0x13a>
                state = MOVING_TO_STATE;
 8000fea:	4b13      	ldr	r3, [pc, #76]	@ (8001038 <HAL_UART_RxCpltCallback+0x180>)
 8000fec:	2205      	movs	r2, #5
 8000fee:	601a      	str	r2, [r3, #0]
 8000ff0:	e042      	b.n	8001078 <HAL_UART_RxCpltCallback+0x1c0>
            }
            
            else if (strcmp(argv[0],"computeStep")==0){
 8000ff2:	4b10      	ldr	r3, [pc, #64]	@ (8001034 <HAL_UART_RxCpltCallback+0x17c>)
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	4918      	ldr	r1, [pc, #96]	@ (8001058 <HAL_UART_RxCpltCallback+0x1a0>)
 8000ff8:	4618      	mov	r0, r3
 8000ffa:	f7ff f8e9 	bl	80001d0 <strcmp>
 8000ffe:	4603      	mov	r3, r0
 8001000:	2b00      	cmp	r3, #0
 8001002:	d103      	bne.n	800100c <HAL_UART_RxCpltCallback+0x154>
                state = STEP_COMPUTING_STATE;
 8001004:	4b0c      	ldr	r3, [pc, #48]	@ (8001038 <HAL_UART_RxCpltCallback+0x180>)
 8001006:	2207      	movs	r2, #7
 8001008:	601a      	str	r2, [r3, #0]
 800100a:	e035      	b.n	8001078 <HAL_UART_RxCpltCallback+0x1c0>
            }
            else if (strcmp(argv[0],"play")==0){
 800100c:	4b09      	ldr	r3, [pc, #36]	@ (8001034 <HAL_UART_RxCpltCallback+0x17c>)
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	4912      	ldr	r1, [pc, #72]	@ (800105c <HAL_UART_RxCpltCallback+0x1a4>)
 8001012:	4618      	mov	r0, r3
 8001014:	f7ff f8dc 	bl	80001d0 <strcmp>
 8001018:	4603      	mov	r3, r0
 800101a:	2b00      	cmp	r3, #0
 800101c:	d120      	bne.n	8001060 <HAL_UART_RxCpltCallback+0x1a8>
                state = CAPTURING_STATE;
 800101e:	4b06      	ldr	r3, [pc, #24]	@ (8001038 <HAL_UART_RxCpltCallback+0x180>)
 8001020:	220c      	movs	r2, #12
 8001022:	601a      	str	r2, [r3, #0]
 8001024:	e028      	b.n	8001078 <HAL_UART_RxCpltCallback+0x1c0>
 8001026:	bf00      	nop
 8001028:	40004400 	.word	0x40004400
 800102c:	20000a94 	.word	0x20000a94
 8001030:	20000a14 	.word	0x20000a14
 8001034:	20000a98 	.word	0x20000a98
 8001038:	20000ac0 	.word	0x20000ac0
 800103c:	0800a7d8 	.word	0x0800a7d8
 8001040:	0800a7e0 	.word	0x0800a7e0
 8001044:	0800a7e8 	.word	0x0800a7e8
 8001048:	0800a7f0 	.word	0x0800a7f0
 800104c:	0800a7f8 	.word	0x0800a7f8
 8001050:	0800a800 	.word	0x0800a800
 8001054:	0800a80c 	.word	0x0800a80c
 8001058:	0800a814 	.word	0x0800a814
 800105c:	0800a820 	.word	0x0800a820
                
            }
            else if (strcmp(argv[0], "playTestSequence")== 0){
 8001060:	4b55      	ldr	r3, [pc, #340]	@ (80011b8 <HAL_UART_RxCpltCallback+0x300>)
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	4955      	ldr	r1, [pc, #340]	@ (80011bc <HAL_UART_RxCpltCallback+0x304>)
 8001066:	4618      	mov	r0, r3
 8001068:	f7ff f8b2 	bl	80001d0 <strcmp>
 800106c:	4603      	mov	r3, r0
 800106e:	2b00      	cmp	r3, #0
 8001070:	d102      	bne.n	8001078 <HAL_UART_RxCpltCallback+0x1c0>
                state = TESTING_SEQUENCE_STATE; 
 8001072:	4b53      	ldr	r3, [pc, #332]	@ (80011c0 <HAL_UART_RxCpltCallback+0x308>)
 8001074:	220d      	movs	r2, #13
 8001076:	601a      	str	r2, [r3, #0]
            }

    
        }

        if (state == CAPTURING_STATE){
 8001078:	4b51      	ldr	r3, [pc, #324]	@ (80011c0 <HAL_UART_RxCpltCallback+0x308>)
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	2b0c      	cmp	r3, #12
 800107e:	d12c      	bne.n	80010da <HAL_UART_RxCpltCallback+0x222>
            if (strcmp(argv[0],"stop")==0){
 8001080:	4b4d      	ldr	r3, [pc, #308]	@ (80011b8 <HAL_UART_RxCpltCallback+0x300>)
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	494f      	ldr	r1, [pc, #316]	@ (80011c4 <HAL_UART_RxCpltCallback+0x30c>)
 8001086:	4618      	mov	r0, r3
 8001088:	f7ff f8a2 	bl	80001d0 <strcmp>
 800108c:	4603      	mov	r3, r0
 800108e:	2b00      	cmp	r3, #0
 8001090:	d102      	bne.n	8001098 <HAL_UART_RxCpltCallback+0x1e0>
                state = STOPPING_STATE;
 8001092:	4b4b      	ldr	r3, [pc, #300]	@ (80011c0 <HAL_UART_RxCpltCallback+0x308>)
 8001094:	220a      	movs	r2, #10
 8001096:	601a      	str	r2, [r3, #0]
            }
            if (strcmp(argv[0],"pause")==0){
 8001098:	4b47      	ldr	r3, [pc, #284]	@ (80011b8 <HAL_UART_RxCpltCallback+0x300>)
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	494a      	ldr	r1, [pc, #296]	@ (80011c8 <HAL_UART_RxCpltCallback+0x310>)
 800109e:	4618      	mov	r0, r3
 80010a0:	f7ff f896 	bl	80001d0 <strcmp>
 80010a4:	4603      	mov	r3, r0
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d117      	bne.n	80010da <HAL_UART_RxCpltCallback+0x222>
                // Notifying pc of the change of steps
                char message[BUFF_SIZE] = {" "};
 80010aa:	2320      	movs	r3, #32
 80010ac:	60bb      	str	r3, [r7, #8]
 80010ae:	f107 030c 	add.w	r3, r7, #12
 80010b2:	227c      	movs	r2, #124	@ 0x7c
 80010b4:	2100      	movs	r1, #0
 80010b6:	4618      	mov	r0, r3
 80010b8:	f007 fa49 	bl	800854e <memset>
                snprintf(message, sizeof(message), "logCapture Paused capture");
 80010bc:	f107 0308 	add.w	r3, r7, #8
 80010c0:	4a42      	ldr	r2, [pc, #264]	@ (80011cc <HAL_UART_RxCpltCallback+0x314>)
 80010c2:	2180      	movs	r1, #128	@ 0x80
 80010c4:	4618      	mov	r0, r3
 80010c6:	f007 f9cb 	bl	8008460 <sniprintf>
                transmit_to_pc(&message);
 80010ca:	f107 0308 	add.w	r3, r7, #8
 80010ce:	4618      	mov	r0, r3
 80010d0:	f000 f88a 	bl	80011e8 <transmit_to_pc>
                state = PAUSED_STATE;
 80010d4:	4b3a      	ldr	r3, [pc, #232]	@ (80011c0 <HAL_UART_RxCpltCallback+0x308>)
 80010d6:	2201      	movs	r2, #1
 80010d8:	601a      	str	r2, [r3, #0]
            }
    
        }
        if (state == TESTING_SEQUENCE_STATE){
 80010da:	4b39      	ldr	r3, [pc, #228]	@ (80011c0 <HAL_UART_RxCpltCallback+0x308>)
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	2b0d      	cmp	r3, #13
 80010e0:	d12c      	bne.n	800113c <HAL_UART_RxCpltCallback+0x284>
            if (strcmp(argv[0],"stopTestSequence")==0){
 80010e2:	4b35      	ldr	r3, [pc, #212]	@ (80011b8 <HAL_UART_RxCpltCallback+0x300>)
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	493a      	ldr	r1, [pc, #232]	@ (80011d0 <HAL_UART_RxCpltCallback+0x318>)
 80010e8:	4618      	mov	r0, r3
 80010ea:	f7ff f871 	bl	80001d0 <strcmp>
 80010ee:	4603      	mov	r3, r0
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d102      	bne.n	80010fa <HAL_UART_RxCpltCallback+0x242>
                state = STOPPING_SEQUENCE_STATE;
 80010f4:	4b32      	ldr	r3, [pc, #200]	@ (80011c0 <HAL_UART_RxCpltCallback+0x308>)
 80010f6:	220b      	movs	r2, #11
 80010f8:	601a      	str	r2, [r3, #0]
            }
            if (strcmp(argv[0],"pauseTestSequence")==0){
 80010fa:	4b2f      	ldr	r3, [pc, #188]	@ (80011b8 <HAL_UART_RxCpltCallback+0x300>)
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	4935      	ldr	r1, [pc, #212]	@ (80011d4 <HAL_UART_RxCpltCallback+0x31c>)
 8001100:	4618      	mov	r0, r3
 8001102:	f7ff f865 	bl	80001d0 <strcmp>
 8001106:	4603      	mov	r3, r0
 8001108:	2b00      	cmp	r3, #0
 800110a:	d117      	bne.n	800113c <HAL_UART_RxCpltCallback+0x284>
                // Notifying pc of the change of steps
                char message[BUFF_SIZE] = {" "};
 800110c:	2320      	movs	r3, #32
 800110e:	60bb      	str	r3, [r7, #8]
 8001110:	f107 030c 	add.w	r3, r7, #12
 8001114:	227c      	movs	r2, #124	@ 0x7c
 8001116:	2100      	movs	r1, #0
 8001118:	4618      	mov	r0, r3
 800111a:	f007 fa18 	bl	800854e <memset>
                snprintf(message, sizeof(message), "logTest Paused the test of the capture sequence");
 800111e:	f107 0308 	add.w	r3, r7, #8
 8001122:	4a2d      	ldr	r2, [pc, #180]	@ (80011d8 <HAL_UART_RxCpltCallback+0x320>)
 8001124:	2180      	movs	r1, #128	@ 0x80
 8001126:	4618      	mov	r0, r3
 8001128:	f007 f99a 	bl	8008460 <sniprintf>
                transmit_to_pc(&message);
 800112c:	f107 0308 	add.w	r3, r7, #8
 8001130:	4618      	mov	r0, r3
 8001132:	f000 f859 	bl	80011e8 <transmit_to_pc>
                state = PAUSED_STATE;
 8001136:	4b22      	ldr	r3, [pc, #136]	@ (80011c0 <HAL_UART_RxCpltCallback+0x308>)
 8001138:	2201      	movs	r2, #1
 800113a:	601a      	str	r2, [r3, #0]
            }
    
        }
        if (state == PAUSED_STATE){
 800113c:	4b20      	ldr	r3, [pc, #128]	@ (80011c0 <HAL_UART_RxCpltCallback+0x308>)
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	2b01      	cmp	r3, #1
 8001142:	d12f      	bne.n	80011a4 <HAL_UART_RxCpltCallback+0x2ec>
            if (strcmp(argv[0],"play")==0){
 8001144:	4b1c      	ldr	r3, [pc, #112]	@ (80011b8 <HAL_UART_RxCpltCallback+0x300>)
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	4924      	ldr	r1, [pc, #144]	@ (80011dc <HAL_UART_RxCpltCallback+0x324>)
 800114a:	4618      	mov	r0, r3
 800114c:	f7ff f840 	bl	80001d0 <strcmp>
 8001150:	4603      	mov	r3, r0
 8001152:	2b00      	cmp	r3, #0
 8001154:	d102      	bne.n	800115c <HAL_UART_RxCpltCallback+0x2a4>
                state = CAPTURING_STATE;
 8001156:	4b1a      	ldr	r3, [pc, #104]	@ (80011c0 <HAL_UART_RxCpltCallback+0x308>)
 8001158:	220c      	movs	r2, #12
 800115a:	601a      	str	r2, [r3, #0]
            }
            if (strcmp(argv[0],"stop")==0){
 800115c:	4b16      	ldr	r3, [pc, #88]	@ (80011b8 <HAL_UART_RxCpltCallback+0x300>)
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	4918      	ldr	r1, [pc, #96]	@ (80011c4 <HAL_UART_RxCpltCallback+0x30c>)
 8001162:	4618      	mov	r0, r3
 8001164:	f7ff f834 	bl	80001d0 <strcmp>
 8001168:	4603      	mov	r3, r0
 800116a:	2b00      	cmp	r3, #0
 800116c:	d102      	bne.n	8001174 <HAL_UART_RxCpltCallback+0x2bc>
                state = STOPPING_STATE;
 800116e:	4b14      	ldr	r3, [pc, #80]	@ (80011c0 <HAL_UART_RxCpltCallback+0x308>)
 8001170:	220a      	movs	r2, #10
 8001172:	601a      	str	r2, [r3, #0]
            }

            if (strcmp(argv[0],"playTestSequence")==0){
 8001174:	4b10      	ldr	r3, [pc, #64]	@ (80011b8 <HAL_UART_RxCpltCallback+0x300>)
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	4910      	ldr	r1, [pc, #64]	@ (80011bc <HAL_UART_RxCpltCallback+0x304>)
 800117a:	4618      	mov	r0, r3
 800117c:	f7ff f828 	bl	80001d0 <strcmp>
 8001180:	4603      	mov	r3, r0
 8001182:	2b00      	cmp	r3, #0
 8001184:	d102      	bne.n	800118c <HAL_UART_RxCpltCallback+0x2d4>
                state = TESTING_SEQUENCE_STATE;
 8001186:	4b0e      	ldr	r3, [pc, #56]	@ (80011c0 <HAL_UART_RxCpltCallback+0x308>)
 8001188:	220d      	movs	r2, #13
 800118a:	601a      	str	r2, [r3, #0]
            }
            if (strcmp(argv[0],"stopTestSequence")==0){
 800118c:	4b0a      	ldr	r3, [pc, #40]	@ (80011b8 <HAL_UART_RxCpltCallback+0x300>)
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	490f      	ldr	r1, [pc, #60]	@ (80011d0 <HAL_UART_RxCpltCallback+0x318>)
 8001192:	4618      	mov	r0, r3
 8001194:	f7ff f81c 	bl	80001d0 <strcmp>
 8001198:	4603      	mov	r3, r0
 800119a:	2b00      	cmp	r3, #0
 800119c:	d102      	bne.n	80011a4 <HAL_UART_RxCpltCallback+0x2ec>
                state = STOPPING_SEQUENCE_STATE;
 800119e:	4b08      	ldr	r3, [pc, #32]	@ (80011c0 <HAL_UART_RxCpltCallback+0x308>)
 80011a0:	220b      	movs	r2, #11
 80011a2:	601a      	str	r2, [r3, #0]
            }
        }
        


        HAL_UART_Receive_IT(&huart2, &command, BUFF_SIZE);  // Restart reception
 80011a4:	2280      	movs	r2, #128	@ 0x80
 80011a6:	490e      	ldr	r1, [pc, #56]	@ (80011e0 <HAL_UART_RxCpltCallback+0x328>)
 80011a8:	480e      	ldr	r0, [pc, #56]	@ (80011e4 <HAL_UART_RxCpltCallback+0x32c>)
 80011aa:	f005 f8a5 	bl	80062f8 <HAL_UART_Receive_IT>

    }
}
 80011ae:	bf00      	nop
 80011b0:	3790      	adds	r7, #144	@ 0x90
 80011b2:	46bd      	mov	sp, r7
 80011b4:	bd80      	pop	{r7, pc}
 80011b6:	bf00      	nop
 80011b8:	20000a98 	.word	0x20000a98
 80011bc:	0800a828 	.word	0x0800a828
 80011c0:	20000ac0 	.word	0x20000ac0
 80011c4:	0800a83c 	.word	0x0800a83c
 80011c8:	0800a844 	.word	0x0800a844
 80011cc:	0800a84c 	.word	0x0800a84c
 80011d0:	0800a868 	.word	0x0800a868
 80011d4:	0800a87c 	.word	0x0800a87c
 80011d8:	0800a890 	.word	0x0800a890
 80011dc:	0800a820 	.word	0x0800a820
 80011e0:	20000a14 	.word	0x20000a14
 80011e4:	2000098c 	.word	0x2000098c

080011e8 <transmit_to_pc>:

void transmit_to_pc(char** message){
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b082      	sub	sp, #8
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart2, message, BUFF_SIZE, 1000);
 80011f0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80011f4:	2280      	movs	r2, #128	@ 0x80
 80011f6:	6879      	ldr	r1, [r7, #4]
 80011f8:	4803      	ldr	r0, [pc, #12]	@ (8001208 <transmit_to_pc+0x20>)
 80011fa:	f004 fff3 	bl	80061e4 <HAL_UART_Transmit>
}
 80011fe:	bf00      	nop
 8001200:	3708      	adds	r7, #8
 8001202:	46bd      	mov	sp, r7
 8001204:	bd80      	pop	{r7, pc}
 8001206:	bf00      	nop
 8001208:	2000098c 	.word	0x2000098c

0800120c <send1Pulse>:
int r_pulse_nb = 1; //number of pulse to move 1

int current_x = 0;
int current_theta = 0;

void send1Pulse(int n_driver){
 800120c:	b580      	push	{r7, lr}
 800120e:	b084      	sub	sp, #16
 8001210:	af00      	add	r7, sp, #0
 8001212:	6078      	str	r0, [r7, #4]

	uint16_t GPIO_PIN;
	GPIO_PIN = (n_driver==T_MOTOR)?GPIO_PIN_5:GPIO_PIN_7;
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	2b02      	cmp	r3, #2
 8001218:	d101      	bne.n	800121e <send1Pulse+0x12>
 800121a:	2320      	movs	r3, #32
 800121c:	e000      	b.n	8001220 <send1Pulse+0x14>
 800121e:	2380      	movs	r3, #128	@ 0x80
 8001220:	81fb      	strh	r3, [r7, #14]
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN, 1);
 8001222:	89fb      	ldrh	r3, [r7, #14]
 8001224:	2201      	movs	r2, #1
 8001226:	4619      	mov	r1, r3
 8001228:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800122c:	f002 fa76 	bl	800371c <HAL_GPIO_WritePin>
	delayMicroseconds(step_time_us);
 8001230:	4b0a      	ldr	r3, [pc, #40]	@ (800125c <send1Pulse+0x50>)
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	4618      	mov	r0, r3
 8001236:	f001 fe43 	bl	8002ec0 <delayMicroseconds>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN, 0);
 800123a:	89fb      	ldrh	r3, [r7, #14]
 800123c:	2200      	movs	r2, #0
 800123e:	4619      	mov	r1, r3
 8001240:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001244:	f002 fa6a 	bl	800371c <HAL_GPIO_WritePin>
	delayMicroseconds(step_time_us);
 8001248:	4b04      	ldr	r3, [pc, #16]	@ (800125c <send1Pulse+0x50>)
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	4618      	mov	r0, r3
 800124e:	f001 fe37 	bl	8002ec0 <delayMicroseconds>

}
 8001252:	bf00      	nop
 8001254:	3710      	adds	r7, #16
 8001256:	46bd      	mov	sp, r7
 8001258:	bd80      	pop	{r7, pc}
 800125a:	bf00      	nop
 800125c:	20000000 	.word	0x20000000

08001260 <sendNPulse>:

void sendNPulse(int N, int n_driver){
 8001260:	b580      	push	{r7, lr}
 8001262:	b084      	sub	sp, #16
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]
 8001268:	6039      	str	r1, [r7, #0]
	for (int i = 0; i<N; i++){
 800126a:	2300      	movs	r3, #0
 800126c:	60fb      	str	r3, [r7, #12]
 800126e:	e005      	b.n	800127c <sendNPulse+0x1c>
		send1Pulse(n_driver);
 8001270:	6838      	ldr	r0, [r7, #0]
 8001272:	f7ff ffcb 	bl	800120c <send1Pulse>
	for (int i = 0; i<N; i++){
 8001276:	68fb      	ldr	r3, [r7, #12]
 8001278:	3301      	adds	r3, #1
 800127a:	60fb      	str	r3, [r7, #12]
 800127c:	68fa      	ldr	r2, [r7, #12]
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	429a      	cmp	r2, r3
 8001282:	dbf5      	blt.n	8001270 <sendNPulse+0x10>
	}
}
 8001284:	bf00      	nop
 8001286:	bf00      	nop
 8001288:	3710      	adds	r7, #16
 800128a:	46bd      	mov	sp, r7
 800128c:	bd80      	pop	{r7, pc}
	...

08001290 <translate>:


// ------------ Moving functions ---------------------------
void translate(int dx){
 8001290:	b580      	push	{r7, lr}
 8001292:	b084      	sub	sp, #16
 8001294:	af00      	add	r7, sp, #0
 8001296:	6078      	str	r0, [r7, #4]

	int coeff;
	if (dx >= 0){
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	2b00      	cmp	r3, #0
 800129c:	db06      	blt.n	80012ac <translate+0x1c>
        coeff = 1;
 800129e:	2301      	movs	r3, #1
 80012a0:	60fb      	str	r3, [r7, #12]
        setDirection(T_MOTOR, FORWARD);
 80012a2:	2101      	movs	r1, #1
 80012a4:	2002      	movs	r0, #2
 80012a6:	f000 f991 	bl	80015cc <setDirection>
 80012aa:	e006      	b.n	80012ba <translate+0x2a>
    }
	else {
        coeff = -1;
 80012ac:	f04f 33ff 	mov.w	r3, #4294967295
 80012b0:	60fb      	str	r3, [r7, #12]
		setDirection(T_MOTOR, BACKWARD);
 80012b2:	2100      	movs	r1, #0
 80012b4:	2002      	movs	r0, #2
 80012b6:	f000 f989 	bl	80015cc <setDirection>
    }
	
	int nb_pulses = coeff*dx*t_pulse_nb;
 80012ba:	68fb      	ldr	r3, [r7, #12]
 80012bc:	687a      	ldr	r2, [r7, #4]
 80012be:	fb02 f303 	mul.w	r3, r2, r3
 80012c2:	4a09      	ldr	r2, [pc, #36]	@ (80012e8 <translate+0x58>)
 80012c4:	6812      	ldr	r2, [r2, #0]
 80012c6:	fb02 f303 	mul.w	r3, r2, r3
 80012ca:	60bb      	str	r3, [r7, #8]
	sendNPulse(nb_pulses, T_MOTOR);
 80012cc:	2102      	movs	r1, #2
 80012ce:	68b8      	ldr	r0, [r7, #8]
 80012d0:	f7ff ffc6 	bl	8001260 <sendNPulse>


	current_x += dx;
 80012d4:	4b05      	ldr	r3, [pc, #20]	@ (80012ec <translate+0x5c>)
 80012d6:	681a      	ldr	r2, [r3, #0]
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	4413      	add	r3, r2
 80012dc:	4a03      	ldr	r2, [pc, #12]	@ (80012ec <translate+0x5c>)
 80012de:	6013      	str	r3, [r2, #0]

}
 80012e0:	bf00      	nop
 80012e2:	3710      	adds	r7, #16
 80012e4:	46bd      	mov	sp, r7
 80012e6:	bd80      	pop	{r7, pc}
 80012e8:	2000000c 	.word	0x2000000c
 80012ec:	20000854 	.word	0x20000854

080012f0 <rotate>:

void rotate(int dtheta){
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b084      	sub	sp, #16
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	6078      	str	r0, [r7, #4]
	int coeff;
	if (dtheta >= 0){
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	db06      	blt.n	800130c <rotate+0x1c>
        coeff = 1;
 80012fe:	2301      	movs	r3, #1
 8001300:	60fb      	str	r3, [r7, #12]
        setDirection(R_MOTOR, FORWARD);
 8001302:	2101      	movs	r1, #1
 8001304:	2001      	movs	r0, #1
 8001306:	f000 f961 	bl	80015cc <setDirection>
 800130a:	e006      	b.n	800131a <rotate+0x2a>
    } else {
		coeff = -1;
 800130c:	f04f 33ff 	mov.w	r3, #4294967295
 8001310:	60fb      	str	r3, [r7, #12]
		setDirection(R_MOTOR, BACKWARD);
 8001312:	2100      	movs	r1, #0
 8001314:	2001      	movs	r0, #1
 8001316:	f000 f959 	bl	80015cc <setDirection>
    }
	
	int nb_pulses = coeff*dtheta*r_pulse_nb;
 800131a:	68fb      	ldr	r3, [r7, #12]
 800131c:	687a      	ldr	r2, [r7, #4]
 800131e:	fb02 f303 	mul.w	r3, r2, r3
 8001322:	4a09      	ldr	r2, [pc, #36]	@ (8001348 <rotate+0x58>)
 8001324:	6812      	ldr	r2, [r2, #0]
 8001326:	fb02 f303 	mul.w	r3, r2, r3
 800132a:	60bb      	str	r3, [r7, #8]
	sendNPulse(nb_pulses, R_MOTOR);
 800132c:	2101      	movs	r1, #1
 800132e:	68b8      	ldr	r0, [r7, #8]
 8001330:	f7ff ff96 	bl	8001260 <sendNPulse>

	current_theta += dtheta;
 8001334:	4b05      	ldr	r3, [pc, #20]	@ (800134c <rotate+0x5c>)
 8001336:	681a      	ldr	r2, [r3, #0]
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	4413      	add	r3, r2
 800133c:	4a03      	ldr	r2, [pc, #12]	@ (800134c <rotate+0x5c>)
 800133e:	6013      	str	r3, [r2, #0]

}
 8001340:	bf00      	nop
 8001342:	3710      	adds	r7, #16
 8001344:	46bd      	mov	sp, r7
 8001346:	bd80      	pop	{r7, pc}
 8001348:	20000010 	.word	0x20000010
 800134c:	20000858 	.word	0x20000858

08001350 <move>:

void move(int dx, int dtheta, int capture){
 8001350:	b580      	push	{r7, lr}
 8001352:	b0a8      	sub	sp, #160	@ 0xa0
 8001354:	af04      	add	r7, sp, #16
 8001356:	60f8      	str	r0, [r7, #12]
 8001358:	60b9      	str	r1, [r7, #8]
 800135a:	607a      	str	r2, [r7, #4]
	translate(dx);
 800135c:	68f8      	ldr	r0, [r7, #12]
 800135e:	f7ff ff97 	bl	8001290 <translate>
	rotate(dtheta);
 8001362:	68b8      	ldr	r0, [r7, #8]
 8001364:	f7ff ffc4 	bl	80012f0 <rotate>

	char message[BUFF_SIZE] = {" "};
 8001368:	2320      	movs	r3, #32
 800136a:	613b      	str	r3, [r7, #16]
 800136c:	f107 0314 	add.w	r3, r7, #20
 8001370:	227c      	movs	r2, #124	@ 0x7c
 8001372:	2100      	movs	r1, #0
 8001374:	4618      	mov	r0, r3
 8001376:	f007 f8ea 	bl	800854e <memset>
	snprintf(message, sizeof(message), "position %d %d", current_x, current_theta);
 800137a:	4b2b      	ldr	r3, [pc, #172]	@ (8001428 <move+0xd8>)
 800137c:	681a      	ldr	r2, [r3, #0]
 800137e:	4b2b      	ldr	r3, [pc, #172]	@ (800142c <move+0xdc>)
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	f107 0010 	add.w	r0, r7, #16
 8001386:	9300      	str	r3, [sp, #0]
 8001388:	4613      	mov	r3, r2
 800138a:	4a29      	ldr	r2, [pc, #164]	@ (8001430 <move+0xe0>)
 800138c:	2180      	movs	r1, #128	@ 0x80
 800138e:	f007 f867 	bl	8008460 <sniprintf>
	transmit_to_pc(&message);
 8001392:	f107 0310 	add.w	r3, r7, #16
 8001396:	4618      	mov	r0, r3
 8001398:	f7ff ff26 	bl	80011e8 <transmit_to_pc>
	memset(message, 0, BUFF_SIZE);
 800139c:	f107 0310 	add.w	r3, r7, #16
 80013a0:	2280      	movs	r2, #128	@ 0x80
 80013a2:	2100      	movs	r1, #0
 80013a4:	4618      	mov	r0, r3
 80013a6:	f007 f8d2 	bl	800854e <memset>
	
	if (capture == 1){
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	2b01      	cmp	r3, #1
 80013ae:	d11b      	bne.n	80013e8 <move+0x98>
		snprintf(message, sizeof(message), "logCapture Moved of (%d mm, %d ) | Position : (%d mm, %d )", dx, dtheta, current_x, current_theta);
 80013b0:	4b1d      	ldr	r3, [pc, #116]	@ (8001428 <move+0xd8>)
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	4a1d      	ldr	r2, [pc, #116]	@ (800142c <move+0xdc>)
 80013b6:	6812      	ldr	r2, [r2, #0]
 80013b8:	f107 0010 	add.w	r0, r7, #16
 80013bc:	9202      	str	r2, [sp, #8]
 80013be:	9301      	str	r3, [sp, #4]
 80013c0:	68bb      	ldr	r3, [r7, #8]
 80013c2:	9300      	str	r3, [sp, #0]
 80013c4:	68fb      	ldr	r3, [r7, #12]
 80013c6:	4a1b      	ldr	r2, [pc, #108]	@ (8001434 <move+0xe4>)
 80013c8:	2180      	movs	r1, #128	@ 0x80
 80013ca:	f007 f849 	bl	8008460 <sniprintf>
		transmit_to_pc(&message);
 80013ce:	f107 0310 	add.w	r3, r7, #16
 80013d2:	4618      	mov	r0, r3
 80013d4:	f7ff ff08 	bl	80011e8 <transmit_to_pc>
		memset(message, 0, BUFF_SIZE);
 80013d8:	f107 0310 	add.w	r3, r7, #16
 80013dc:	2280      	movs	r2, #128	@ 0x80
 80013de:	2100      	movs	r1, #0
 80013e0:	4618      	mov	r0, r3
 80013e2:	f007 f8b4 	bl	800854e <memset>
		transmit_to_pc(&message);
		memset(message, 0, BUFF_SIZE);
	}
	
	
}
 80013e6:	e01a      	b.n	800141e <move+0xce>
		snprintf(message, sizeof(message), "logTest Moved of (%d mm, %d ) | Position : (%d mm, %d )", dx, dtheta, current_x, current_theta);
 80013e8:	4b0f      	ldr	r3, [pc, #60]	@ (8001428 <move+0xd8>)
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	4a0f      	ldr	r2, [pc, #60]	@ (800142c <move+0xdc>)
 80013ee:	6812      	ldr	r2, [r2, #0]
 80013f0:	f107 0010 	add.w	r0, r7, #16
 80013f4:	9202      	str	r2, [sp, #8]
 80013f6:	9301      	str	r3, [sp, #4]
 80013f8:	68bb      	ldr	r3, [r7, #8]
 80013fa:	9300      	str	r3, [sp, #0]
 80013fc:	68fb      	ldr	r3, [r7, #12]
 80013fe:	4a0e      	ldr	r2, [pc, #56]	@ (8001438 <move+0xe8>)
 8001400:	2180      	movs	r1, #128	@ 0x80
 8001402:	f007 f82d 	bl	8008460 <sniprintf>
		transmit_to_pc(&message);
 8001406:	f107 0310 	add.w	r3, r7, #16
 800140a:	4618      	mov	r0, r3
 800140c:	f7ff feec 	bl	80011e8 <transmit_to_pc>
		memset(message, 0, BUFF_SIZE);
 8001410:	f107 0310 	add.w	r3, r7, #16
 8001414:	2280      	movs	r2, #128	@ 0x80
 8001416:	2100      	movs	r1, #0
 8001418:	4618      	mov	r0, r3
 800141a:	f007 f898 	bl	800854e <memset>
}
 800141e:	bf00      	nop
 8001420:	3790      	adds	r7, #144	@ 0x90
 8001422:	46bd      	mov	sp, r7
 8001424:	bd80      	pop	{r7, pc}
 8001426:	bf00      	nop
 8001428:	20000854 	.word	0x20000854
 800142c:	20000858 	.word	0x20000858
 8001430:	0800a8c0 	.word	0x0800a8c0
 8001434:	0800a8d0 	.word	0x0800a8d0
 8001438:	0800a910 	.word	0x0800a910

0800143c <move_to>:

void move_to(int x, int theta, int capture){
 800143c:	b580      	push	{r7, lr}
 800143e:	b0aa      	sub	sp, #168	@ 0xa8
 8001440:	af04      	add	r7, sp, #16
 8001442:	60f8      	str	r0, [r7, #12]
 8001444:	60b9      	str	r1, [r7, #8]
 8001446:	607a      	str	r2, [r7, #4]
	int dx = x - current_x;
 8001448:	4b3e      	ldr	r3, [pc, #248]	@ (8001544 <move_to+0x108>)
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	68fa      	ldr	r2, [r7, #12]
 800144e:	1ad3      	subs	r3, r2, r3
 8001450:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    int dtheta = theta - current_theta;
 8001454:	4b3c      	ldr	r3, [pc, #240]	@ (8001548 <move_to+0x10c>)
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	68ba      	ldr	r2, [r7, #8]
 800145a:	1ad3      	subs	r3, r2, r3
 800145c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

    translate(dx);
 8001460:	f8d7 0094 	ldr.w	r0, [r7, #148]	@ 0x94
 8001464:	f7ff ff14 	bl	8001290 <translate>
    rotate(dtheta);
 8001468:	f8d7 0090 	ldr.w	r0, [r7, #144]	@ 0x90
 800146c:	f7ff ff40 	bl	80012f0 <rotate>

	current_x = x;
 8001470:	4a34      	ldr	r2, [pc, #208]	@ (8001544 <move_to+0x108>)
 8001472:	68fb      	ldr	r3, [r7, #12]
 8001474:	6013      	str	r3, [r2, #0]
	current_theta = theta;
 8001476:	4a34      	ldr	r2, [pc, #208]	@ (8001548 <move_to+0x10c>)
 8001478:	68bb      	ldr	r3, [r7, #8]
 800147a:	6013      	str	r3, [r2, #0]

	char message[BUFF_SIZE] = {" "};
 800147c:	2320      	movs	r3, #32
 800147e:	613b      	str	r3, [r7, #16]
 8001480:	f107 0314 	add.w	r3, r7, #20
 8001484:	227c      	movs	r2, #124	@ 0x7c
 8001486:	2100      	movs	r1, #0
 8001488:	4618      	mov	r0, r3
 800148a:	f007 f860 	bl	800854e <memset>
	snprintf(message, sizeof(message), "position %d %d", current_x, current_theta);
 800148e:	4b2d      	ldr	r3, [pc, #180]	@ (8001544 <move_to+0x108>)
 8001490:	681a      	ldr	r2, [r3, #0]
 8001492:	4b2d      	ldr	r3, [pc, #180]	@ (8001548 <move_to+0x10c>)
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	f107 0010 	add.w	r0, r7, #16
 800149a:	9300      	str	r3, [sp, #0]
 800149c:	4613      	mov	r3, r2
 800149e:	4a2b      	ldr	r2, [pc, #172]	@ (800154c <move_to+0x110>)
 80014a0:	2180      	movs	r1, #128	@ 0x80
 80014a2:	f006 ffdd 	bl	8008460 <sniprintf>
	transmit_to_pc(&message);
 80014a6:	f107 0310 	add.w	r3, r7, #16
 80014aa:	4618      	mov	r0, r3
 80014ac:	f7ff fe9c 	bl	80011e8 <transmit_to_pc>
	memset(message, 0, BUFF_SIZE);
 80014b0:	f107 0310 	add.w	r3, r7, #16
 80014b4:	2280      	movs	r2, #128	@ 0x80
 80014b6:	2100      	movs	r1, #0
 80014b8:	4618      	mov	r0, r3
 80014ba:	f007 f848 	bl	800854e <memset>

	if (capture == 1){
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	2b01      	cmp	r3, #1
 80014c2:	d11d      	bne.n	8001500 <move_to+0xc4>
		snprintf(message, sizeof(message), "logCapture Moved of (%d mm, %d ) | Position : (%d mm, %d )", dx, dtheta, current_x, current_theta);
 80014c4:	4b1f      	ldr	r3, [pc, #124]	@ (8001544 <move_to+0x108>)
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	4a1f      	ldr	r2, [pc, #124]	@ (8001548 <move_to+0x10c>)
 80014ca:	6812      	ldr	r2, [r2, #0]
 80014cc:	f107 0010 	add.w	r0, r7, #16
 80014d0:	9202      	str	r2, [sp, #8]
 80014d2:	9301      	str	r3, [sp, #4]
 80014d4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80014d8:	9300      	str	r3, [sp, #0]
 80014da:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80014de:	4a1c      	ldr	r2, [pc, #112]	@ (8001550 <move_to+0x114>)
 80014e0:	2180      	movs	r1, #128	@ 0x80
 80014e2:	f006 ffbd 	bl	8008460 <sniprintf>
		transmit_to_pc(&message);
 80014e6:	f107 0310 	add.w	r3, r7, #16
 80014ea:	4618      	mov	r0, r3
 80014ec:	f7ff fe7c 	bl	80011e8 <transmit_to_pc>
		memset(message, 0, BUFF_SIZE);
 80014f0:	f107 0310 	add.w	r3, r7, #16
 80014f4:	2280      	movs	r2, #128	@ 0x80
 80014f6:	2100      	movs	r1, #0
 80014f8:	4618      	mov	r0, r3
 80014fa:	f007 f828 	bl	800854e <memset>
	else{
		snprintf(message, sizeof(message), "logTest Moved of (%d mm, %d ) | Position : (%d mm, %d )", dx, dtheta, current_x, current_theta);
		transmit_to_pc(&message);
		memset(message, 0, BUFF_SIZE);
	}
}
 80014fe:	e01c      	b.n	800153a <move_to+0xfe>
		snprintf(message, sizeof(message), "logTest Moved of (%d mm, %d ) | Position : (%d mm, %d )", dx, dtheta, current_x, current_theta);
 8001500:	4b10      	ldr	r3, [pc, #64]	@ (8001544 <move_to+0x108>)
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	4a10      	ldr	r2, [pc, #64]	@ (8001548 <move_to+0x10c>)
 8001506:	6812      	ldr	r2, [r2, #0]
 8001508:	f107 0010 	add.w	r0, r7, #16
 800150c:	9202      	str	r2, [sp, #8]
 800150e:	9301      	str	r3, [sp, #4]
 8001510:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001514:	9300      	str	r3, [sp, #0]
 8001516:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800151a:	4a0e      	ldr	r2, [pc, #56]	@ (8001554 <move_to+0x118>)
 800151c:	2180      	movs	r1, #128	@ 0x80
 800151e:	f006 ff9f 	bl	8008460 <sniprintf>
		transmit_to_pc(&message);
 8001522:	f107 0310 	add.w	r3, r7, #16
 8001526:	4618      	mov	r0, r3
 8001528:	f7ff fe5e 	bl	80011e8 <transmit_to_pc>
		memset(message, 0, BUFF_SIZE);
 800152c:	f107 0310 	add.w	r3, r7, #16
 8001530:	2280      	movs	r2, #128	@ 0x80
 8001532:	2100      	movs	r1, #0
 8001534:	4618      	mov	r0, r3
 8001536:	f007 f80a 	bl	800854e <memset>
}
 800153a:	bf00      	nop
 800153c:	3798      	adds	r7, #152	@ 0x98
 800153e:	46bd      	mov	sp, r7
 8001540:	bd80      	pop	{r7, pc}
 8001542:	bf00      	nop
 8001544:	20000854 	.word	0x20000854
 8001548:	20000858 	.word	0x20000858
 800154c:	0800a8c0 	.word	0x0800a8c0
 8001550:	0800a8d0 	.word	0x0800a8d0
 8001554:	0800a910 	.word	0x0800a910

08001558 <setMicrosteppingMode>:


// ------------ Mode functions ---------------------------

void setMicrosteppingMode(int stepping_mode){
 8001558:	b580      	push	{r7, lr}
 800155a:	b086      	sub	sp, #24
 800155c:	af00      	add	r7, sp, #0
 800155e:	6078      	str	r0, [r7, #4]
	   |  H  |  H  |  L  | Eighth Step          | 2W1-2 Phase      |
	   |  H  |  H  |  H  | Sixteenth Step       | 4W1-2 Phase      |

	   Note: by setting the stepping mode in {0,1,2,3,4}, MSx is just the x-th bits of the stepping mode
	*/
	int MS1 = stepping_mode&0x1;
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	f003 0301 	and.w	r3, r3, #1
 8001566:	617b      	str	r3, [r7, #20]
	int MS2 = (stepping_mode&0x2)>>1;
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	105b      	asrs	r3, r3, #1
 800156c:	f003 0301 	and.w	r3, r3, #1
 8001570:	613b      	str	r3, [r7, #16]
	int MS3 = (stepping_mode&0x4)>>2;
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	109b      	asrs	r3, r3, #2
 8001576:	f003 0301 	and.w	r3, r3, #1
 800157a:	60fb      	str	r3, [r7, #12]

	if (stepping_mode==SIXTEENTH_STEP){
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	2b04      	cmp	r3, #4
 8001580:	d105      	bne.n	800158e <setMicrosteppingMode+0x36>
		MS1 = 1;
 8001582:	2301      	movs	r3, #1
 8001584:	617b      	str	r3, [r7, #20]
		MS2 = 1;
 8001586:	2301      	movs	r3, #1
 8001588:	613b      	str	r3, [r7, #16]
		MS3 = 1;
 800158a:	2301      	movs	r3, #1
 800158c:	60fb      	str	r3, [r7, #12]

	// PA9 -> MS1
	// PC7 -> MS2
	// PB6 -> MS3

	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, MS1);
 800158e:	697b      	ldr	r3, [r7, #20]
 8001590:	b2db      	uxtb	r3, r3
 8001592:	461a      	mov	r2, r3
 8001594:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001598:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800159c:	f002 f8be 	bl	800371c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, MS2);
 80015a0:	693b      	ldr	r3, [r7, #16]
 80015a2:	b2db      	uxtb	r3, r3
 80015a4:	461a      	mov	r2, r3
 80015a6:	2180      	movs	r1, #128	@ 0x80
 80015a8:	4806      	ldr	r0, [pc, #24]	@ (80015c4 <setMicrosteppingMode+0x6c>)
 80015aa:	f002 f8b7 	bl	800371c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, MS3);
 80015ae:	68fb      	ldr	r3, [r7, #12]
 80015b0:	b2db      	uxtb	r3, r3
 80015b2:	461a      	mov	r2, r3
 80015b4:	2140      	movs	r1, #64	@ 0x40
 80015b6:	4804      	ldr	r0, [pc, #16]	@ (80015c8 <setMicrosteppingMode+0x70>)
 80015b8:	f002 f8b0 	bl	800371c <HAL_GPIO_WritePin>


}
 80015bc:	bf00      	nop
 80015be:	3718      	adds	r7, #24
 80015c0:	46bd      	mov	sp, r7
 80015c2:	bd80      	pop	{r7, pc}
 80015c4:	48000800 	.word	0x48000800
 80015c8:	48000400 	.word	0x48000400

080015cc <setDirection>:

void setDirection(int n_driver, int direction){
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b082      	sub	sp, #8
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	6078      	str	r0, [r7, #4]
 80015d4:	6039      	str	r1, [r7, #0]

	if (n_driver==T_MOTOR){
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	2b02      	cmp	r3, #2
 80015da:	d109      	bne.n	80015f0 <setDirection+0x24>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, direction);
 80015dc:	683b      	ldr	r3, [r7, #0]
 80015de:	b2db      	uxtb	r3, r3
 80015e0:	461a      	mov	r2, r3
 80015e2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80015e6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80015ea:	f002 f897 	bl	800371c <HAL_GPIO_WritePin>
 80015ee:	e00a      	b.n	8001606 <setDirection+0x3a>
	}

	else if (n_driver==R_MOTOR){
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	2b01      	cmp	r3, #1
 80015f4:	d107      	bne.n	8001606 <setDirection+0x3a>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, direction);
 80015f6:	683b      	ldr	r3, [r7, #0]
 80015f8:	b2db      	uxtb	r3, r3
 80015fa:	461a      	mov	r2, r3
 80015fc:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001600:	4804      	ldr	r0, [pc, #16]	@ (8001614 <setDirection+0x48>)
 8001602:	f002 f88b 	bl	800371c <HAL_GPIO_WritePin>
	}

	// Required time to wait before sending a step : 200 ns
	delayMicroseconds(1);
 8001606:	2001      	movs	r0, #1
 8001608:	f001 fc5a 	bl	8002ec0 <delayMicroseconds>
}
 800160c:	bf00      	nop
 800160e:	3708      	adds	r7, #8
 8001610:	46bd      	mov	sp, r7
 8001612:	bd80      	pop	{r7, pc}
 8001614:	48000400 	.word	0x48000400

08001618 <setEnable>:

void setEnable(int n_driver, int state){
 8001618:	b580      	push	{r7, lr}
 800161a:	b082      	sub	sp, #8
 800161c:	af00      	add	r7, sp, #0
 800161e:	6078      	str	r0, [r7, #4]
 8001620:	6039      	str	r1, [r7, #0]
	if (n_driver==R_MOTOR){
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	2b01      	cmp	r3, #1
 8001626:	d108      	bne.n	800163a <setEnable+0x22>
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, state);
 8001628:	683b      	ldr	r3, [r7, #0]
 800162a:	b2db      	uxtb	r3, r3
 800162c:	461a      	mov	r2, r3
 800162e:	2101      	movs	r1, #1
 8001630:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001634:	f002 f872 	bl	800371c <HAL_GPIO_WritePin>
    }

    else if (n_driver==T_MOTOR){
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, state);
    }
}
 8001638:	e00a      	b.n	8001650 <setEnable+0x38>
    else if (n_driver==T_MOTOR){
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	2b02      	cmp	r3, #2
 800163e:	d107      	bne.n	8001650 <setEnable+0x38>
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, state);
 8001640:	683b      	ldr	r3, [r7, #0]
 8001642:	b2db      	uxtb	r3, r3
 8001644:	461a      	mov	r2, r3
 8001646:	2102      	movs	r1, #2
 8001648:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800164c:	f002 f866 	bl	800371c <HAL_GPIO_WritePin>
}
 8001650:	bf00      	nop
 8001652:	3708      	adds	r7, #8
 8001654:	46bd      	mov	sp, r7
 8001656:	bd80      	pop	{r7, pc}

08001658 <setReset>:

void setReset(int n_driver, int state){
 8001658:	b580      	push	{r7, lr}
 800165a:	b082      	sub	sp, #8
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]
 8001660:	6039      	str	r1, [r7, #0]
	if (n_driver==R_MOTOR){
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	2b01      	cmp	r3, #1
 8001666:	d107      	bne.n	8001678 <setReset+0x20>
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, state);
 8001668:	683b      	ldr	r3, [r7, #0]
 800166a:	b2db      	uxtb	r3, r3
 800166c:	461a      	mov	r2, r3
 800166e:	2120      	movs	r1, #32
 8001670:	480a      	ldr	r0, [pc, #40]	@ (800169c <setReset+0x44>)
 8001672:	f002 f853 	bl	800371c <HAL_GPIO_WritePin>
 8001676:	e009      	b.n	800168c <setReset+0x34>
    }

    else if (n_driver==T_MOTOR){
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	2b02      	cmp	r3, #2
 800167c:	d106      	bne.n	800168c <setReset+0x34>
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, state);
 800167e:	683b      	ldr	r3, [r7, #0]
 8001680:	b2db      	uxtb	r3, r3
 8001682:	461a      	mov	r2, r3
 8001684:	2110      	movs	r1, #16
 8001686:	4805      	ldr	r0, [pc, #20]	@ (800169c <setReset+0x44>)
 8001688:	f002 f848 	bl	800371c <HAL_GPIO_WritePin>
    }

	// Required time to wait before sending a step : 200 ns
	delayMicroseconds(1);
 800168c:	2001      	movs	r0, #1
 800168e:	f001 fc17 	bl	8002ec0 <delayMicroseconds>
}
 8001692:	bf00      	nop
 8001694:	3708      	adds	r7, #8
 8001696:	46bd      	mov	sp, r7
 8001698:	bd80      	pop	{r7, pc}
 800169a:	bf00      	nop
 800169c:	48000400 	.word	0x48000400

080016a0 <setSleep>:

void setSleep(int n_driver, int state){
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b082      	sub	sp, #8
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	6078      	str	r0, [r7, #4]
 80016a8:	6039      	str	r1, [r7, #0]
	if (n_driver==R_MOTOR){
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	2b01      	cmp	r3, #1
 80016ae:	d109      	bne.n	80016c4 <setSleep+0x24>
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, state);
 80016b0:	683b      	ldr	r3, [r7, #0]
 80016b2:	b2db      	uxtb	r3, r3
 80016b4:	461a      	mov	r2, r3
 80016b6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80016ba:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80016be:	f002 f82d 	bl	800371c <HAL_GPIO_WritePin>
 80016c2:	e009      	b.n	80016d8 <setSleep+0x38>
    }

    else if (n_driver==T_MOTOR){
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	2b02      	cmp	r3, #2
 80016c8:	d106      	bne.n	80016d8 <setSleep+0x38>
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, state);
 80016ca:	683b      	ldr	r3, [r7, #0]
 80016cc:	b2db      	uxtb	r3, r3
 80016ce:	461a      	mov	r2, r3
 80016d0:	2108      	movs	r1, #8
 80016d2:	4805      	ldr	r0, [pc, #20]	@ (80016e8 <setSleep+0x48>)
 80016d4:	f002 f822 	bl	800371c <HAL_GPIO_WritePin>
    }
	
	// Required time to wait before sending a step : 1 ms
	delayMicroseconds(2000);
 80016d8:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80016dc:	f001 fbf0 	bl	8002ec0 <delayMicroseconds>
}
 80016e0:	bf00      	nop
 80016e2:	3708      	adds	r7, #8
 80016e4:	46bd      	mov	sp, r7
 80016e6:	bd80      	pop	{r7, pc}
 80016e8:	48000400 	.word	0x48000400

080016ec <initializeDrivers>:


// ------------ Initialization functions ---------------------------

void initializeDrivers(){
 80016ec:	b580      	push	{r7, lr}
 80016ee:	af00      	add	r7, sp, #0
	setMicrosteppingMode(HALF_STEP);
 80016f0:	2001      	movs	r0, #1
 80016f2:	f7ff ff31 	bl	8001558 <setMicrosteppingMode>


	setReset(T_MOTOR, DISABLE);
 80016f6:	2100      	movs	r1, #0
 80016f8:	2002      	movs	r0, #2
 80016fa:	f7ff ffad 	bl	8001658 <setReset>
	setReset(R_MOTOR, DISABLE);
 80016fe:	2100      	movs	r1, #0
 8001700:	2001      	movs	r0, #1
 8001702:	f7ff ffa9 	bl	8001658 <setReset>

	setSleep(T_MOTOR, DISABLE);
 8001706:	2100      	movs	r1, #0
 8001708:	2002      	movs	r0, #2
 800170a:	f7ff ffc9 	bl	80016a0 <setSleep>
	setSleep(R_MOTOR, DISABLE);
 800170e:	2100      	movs	r1, #0
 8001710:	2001      	movs	r0, #1
 8001712:	f7ff ffc5 	bl	80016a0 <setSleep>

	setDirection(T_MOTOR, FORWARD);
 8001716:	2101      	movs	r1, #1
 8001718:	2002      	movs	r0, #2
 800171a:	f7ff ff57 	bl	80015cc <setDirection>
	setDirection(R_MOTOR, FORWARD);
 800171e:	2101      	movs	r1, #1
 8001720:	2001      	movs	r0, #1
 8001722:	f7ff ff53 	bl	80015cc <setDirection>

	setEnable(T_MOTOR, ENABLE);
 8001726:	2101      	movs	r1, #1
 8001728:	2002      	movs	r0, #2
 800172a:	f7ff ff75 	bl	8001618 <setEnable>
	setEnable(R_MOTOR, ENABLE);
 800172e:	2101      	movs	r1, #1
 8001730:	2001      	movs	r0, #1
 8001732:	f7ff ff71 	bl	8001618 <setEnable>

}
 8001736:	bf00      	nop
 8001738:	bd80      	pop	{r7, pc}
	...

0800173c <home_motors>:

void home_motors(){
 800173c:	b580      	push	{r7, lr}
 800173e:	b0a4      	sub	sp, #144	@ 0x90
 8001740:	af02      	add	r7, sp, #8
	setDirection(T_MOTOR, BACKWARD);
 8001742:	2100      	movs	r1, #0
 8001744:	2002      	movs	r0, #2
 8001746:	f7ff ff41 	bl	80015cc <setDirection>

	int flag = 0;
 800174a:	2300      	movs	r3, #0
 800174c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84


    while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_4) != 0){
 8001750:	e002      	b.n	8001758 <home_motors+0x1c>
		send1Pulse(T_MOTOR);
 8001752:	2002      	movs	r0, #2
 8001754:	f7ff fd5a 	bl	800120c <send1Pulse>
    while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_4) != 0){
 8001758:	2110      	movs	r1, #16
 800175a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800175e:	f001 ffc5 	bl	80036ec <HAL_GPIO_ReadPin>
 8001762:	4603      	mov	r3, r0
 8001764:	2b00      	cmp	r3, #0
 8001766:	d1f4      	bne.n	8001752 <home_motors+0x16>
	}

	current_x = 0;
 8001768:	4b10      	ldr	r3, [pc, #64]	@ (80017ac <home_motors+0x70>)
 800176a:	2200      	movs	r2, #0
 800176c:	601a      	str	r2, [r3, #0]
	current_theta = 0;
 800176e:	4b10      	ldr	r3, [pc, #64]	@ (80017b0 <home_motors+0x74>)
 8001770:	2200      	movs	r2, #0
 8001772:	601a      	str	r2, [r3, #0]

	char message[BUFF_SIZE] = {" "};
 8001774:	2320      	movs	r3, #32
 8001776:	607b      	str	r3, [r7, #4]
 8001778:	f107 0308 	add.w	r3, r7, #8
 800177c:	227c      	movs	r2, #124	@ 0x7c
 800177e:	2100      	movs	r1, #0
 8001780:	4618      	mov	r0, r3
 8001782:	f006 fee4 	bl	800854e <memset>
	snprintf(message, sizeof(message), "position %d %d", current_x, current_theta);
 8001786:	4b09      	ldr	r3, [pc, #36]	@ (80017ac <home_motors+0x70>)
 8001788:	681a      	ldr	r2, [r3, #0]
 800178a:	4b09      	ldr	r3, [pc, #36]	@ (80017b0 <home_motors+0x74>)
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	1d38      	adds	r0, r7, #4
 8001790:	9300      	str	r3, [sp, #0]
 8001792:	4613      	mov	r3, r2
 8001794:	4a07      	ldr	r2, [pc, #28]	@ (80017b4 <home_motors+0x78>)
 8001796:	2180      	movs	r1, #128	@ 0x80
 8001798:	f006 fe62 	bl	8008460 <sniprintf>
	transmit_to_pc(&message);
 800179c:	1d3b      	adds	r3, r7, #4
 800179e:	4618      	mov	r0, r3
 80017a0:	f7ff fd22 	bl	80011e8 <transmit_to_pc>

}
 80017a4:	bf00      	nop
 80017a6:	3788      	adds	r7, #136	@ 0x88
 80017a8:	46bd      	mov	sp, r7
 80017aa:	bd80      	pop	{r7, pc}
 80017ac:	20000854 	.word	0x20000854
 80017b0:	20000858 	.word	0x20000858
 80017b4:	0800a8c0 	.word	0x0800a8c0

080017b8 <get_translation_time>:


int get_translation_time(int dx){
 80017b8:	b480      	push	{r7}
 80017ba:	b085      	sub	sp, #20
 80017bc:	af00      	add	r7, sp, #0
 80017be:	6078      	str	r0, [r7, #4]
	int nb_pulses = t_pulse_nb*dx; // number of pulses to move of dx
 80017c0:	4b12      	ldr	r3, [pc, #72]	@ (800180c <get_translation_time+0x54>)
 80017c2:	681a      	ldr	r2, [r3, #0]
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	fb02 f303 	mul.w	r3, r2, r3
 80017ca:	60fb      	str	r3, [r7, #12]

	int pulse_time_us = step_time_us + t_wait_between_steps_us;
 80017cc:	4b10      	ldr	r3, [pc, #64]	@ (8001810 <get_translation_time+0x58>)
 80017ce:	681a      	ldr	r2, [r3, #0]
 80017d0:	4b10      	ldr	r3, [pc, #64]	@ (8001814 <get_translation_time+0x5c>)
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	4413      	add	r3, r2
 80017d6:	60bb      	str	r3, [r7, #8]

	return (int)(float)(pulse_time_us*nb_pulses)/(float)(1000000);
 80017d8:	68bb      	ldr	r3, [r7, #8]
 80017da:	68fa      	ldr	r2, [r7, #12]
 80017dc:	fb02 f303 	mul.w	r3, r2, r3
 80017e0:	ee07 3a90 	vmov	s15, r3
 80017e4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80017e8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80017ec:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80017f0:	eddf 6a09 	vldr	s13, [pc, #36]	@ 8001818 <get_translation_time+0x60>
 80017f4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80017f8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80017fc:	ee17 3a90 	vmov	r3, s15
}
 8001800:	4618      	mov	r0, r3
 8001802:	3714      	adds	r7, #20
 8001804:	46bd      	mov	sp, r7
 8001806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180a:	4770      	bx	lr
 800180c:	2000000c 	.word	0x2000000c
 8001810:	20000000 	.word	0x20000000
 8001814:	20000004 	.word	0x20000004
 8001818:	49742400 	.word	0x49742400

0800181c <get_rotation_time>:

int get_rotation_time(int dtheta){
 800181c:	b480      	push	{r7}
 800181e:	b085      	sub	sp, #20
 8001820:	af00      	add	r7, sp, #0
 8001822:	6078      	str	r0, [r7, #4]
	int nb_pulses = r_pulse_nb*dtheta; // number of pulses to rotate of dtheta
 8001824:	4b12      	ldr	r3, [pc, #72]	@ (8001870 <get_rotation_time+0x54>)
 8001826:	681a      	ldr	r2, [r3, #0]
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	fb02 f303 	mul.w	r3, r2, r3
 800182e:	60fb      	str	r3, [r7, #12]

    int pulse_time_us = step_time_us + r_wait_between_steps_us;
 8001830:	4b10      	ldr	r3, [pc, #64]	@ (8001874 <get_rotation_time+0x58>)
 8001832:	681a      	ldr	r2, [r3, #0]
 8001834:	4b10      	ldr	r3, [pc, #64]	@ (8001878 <get_rotation_time+0x5c>)
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	4413      	add	r3, r2
 800183a:	60bb      	str	r3, [r7, #8]

    return (int)(float)(pulse_time_us*nb_pulses)/(float)(1000000);
 800183c:	68bb      	ldr	r3, [r7, #8]
 800183e:	68fa      	ldr	r2, [r7, #12]
 8001840:	fb02 f303 	mul.w	r3, r2, r3
 8001844:	ee07 3a90 	vmov	s15, r3
 8001848:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800184c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001850:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001854:	eddf 6a09 	vldr	s13, [pc, #36]	@ 800187c <get_rotation_time+0x60>
 8001858:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800185c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001860:	ee17 3a90 	vmov	r3, s15
}
 8001864:	4618      	mov	r0, r3
 8001866:	3714      	adds	r7, #20
 8001868:	46bd      	mov	sp, r7
 800186a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800186e:	4770      	bx	lr
 8001870:	20000010 	.word	0x20000010
 8001874:	20000000 	.word	0x20000000
 8001878:	20000008 	.word	0x20000008
 800187c:	49742400 	.word	0x49742400

08001880 <update_speeds>:


void update_speeds(int t_speed, int r_speed){
 8001880:	b480      	push	{r7}
 8001882:	b083      	sub	sp, #12
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]
 8001888:	6039      	str	r1, [r7, #0]
	t_wait_between_steps_us = TRANSLATION_MAX_WAITING_TIME + (float)(t_speed)/(float)(100)*(TRANSLATION_MIN_WAITING_TIME-TRANSLATION_MAX_WAITING_TIME);
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	ee07 3a90 	vmov	s15, r3
 8001890:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001894:	eddf 6a17 	vldr	s13, [pc, #92]	@ 80018f4 <update_speeds+0x74>
 8001898:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800189c:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 80018f8 <update_speeds+0x78>
 80018a0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80018a4:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 80018fc <update_speeds+0x7c>
 80018a8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80018ac:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80018b0:	ee17 2a90 	vmov	r2, s15
 80018b4:	4b12      	ldr	r3, [pc, #72]	@ (8001900 <update_speeds+0x80>)
 80018b6:	601a      	str	r2, [r3, #0]
	r_wait_between_steps_us = ROTATION_MAX_WAITING_TIME + (float)(r_speed)/(float)(100)*(ROTATION_MIN_WAITING_TIME-ROTATION_MAX_WAITING_TIME);
 80018b8:	683b      	ldr	r3, [r7, #0]
 80018ba:	ee07 3a90 	vmov	s15, r3
 80018be:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80018c2:	eddf 6a0c 	vldr	s13, [pc, #48]	@ 80018f4 <update_speeds+0x74>
 80018c6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80018ca:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 80018f8 <update_speeds+0x78>
 80018ce:	ee67 7a87 	vmul.f32	s15, s15, s14
 80018d2:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 80018fc <update_speeds+0x7c>
 80018d6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80018da:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80018de:	ee17 2a90 	vmov	r2, s15
 80018e2:	4b08      	ldr	r3, [pc, #32]	@ (8001904 <update_speeds+0x84>)
 80018e4:	601a      	str	r2, [r3, #0]
}
 80018e6:	bf00      	nop
 80018e8:	370c      	adds	r7, #12
 80018ea:	46bd      	mov	sp, r7
 80018ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f0:	4770      	bx	lr
 80018f2:	bf00      	nop
 80018f4:	42c80000 	.word	0x42c80000
 80018f8:	cb095440 	.word	0xcb095440
 80018fc:	4b189680 	.word	0x4b189680
 8001900:	20000004 	.word	0x20000004
 8001904:	20000008 	.word	0x20000008

08001908 <find_value>:
        {"exposure_time",0, "s"},
        {"saving_time",0, "s"},
        {"margin_time",0,"s"}
    };

int find_value(char* name){
 8001908:	b580      	push	{r7, lr}
 800190a:	b084      	sub	sp, #16
 800190c:	af00      	add	r7, sp, #0
 800190e:	6078      	str	r0, [r7, #4]
    for (int i = 0; i < NB_VAR; i++){
 8001910:	2300      	movs	r3, #0
 8001912:	60fb      	str	r3, [r7, #12]
 8001914:	e01a      	b.n	800194c <find_value+0x44>
        if (strcmp(name, variables[i].name) == 0){
 8001916:	68fa      	ldr	r2, [r7, #12]
 8001918:	4613      	mov	r3, r2
 800191a:	009b      	lsls	r3, r3, #2
 800191c:	4413      	add	r3, r2
 800191e:	011b      	lsls	r3, r3, #4
 8001920:	4a0e      	ldr	r2, [pc, #56]	@ (800195c <find_value+0x54>)
 8001922:	4413      	add	r3, r2
 8001924:	4619      	mov	r1, r3
 8001926:	6878      	ldr	r0, [r7, #4]
 8001928:	f7fe fc52 	bl	80001d0 <strcmp>
 800192c:	4603      	mov	r3, r0
 800192e:	2b00      	cmp	r3, #0
 8001930:	d109      	bne.n	8001946 <find_value+0x3e>
            return variables[i].value;
 8001932:	490a      	ldr	r1, [pc, #40]	@ (800195c <find_value+0x54>)
 8001934:	68fa      	ldr	r2, [r7, #12]
 8001936:	4613      	mov	r3, r2
 8001938:	009b      	lsls	r3, r3, #2
 800193a:	4413      	add	r3, r2
 800193c:	011b      	lsls	r3, r3, #4
 800193e:	440b      	add	r3, r1
 8001940:	3340      	adds	r3, #64	@ 0x40
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	e005      	b.n	8001952 <find_value+0x4a>
    for (int i = 0; i < NB_VAR; i++){
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	3301      	adds	r3, #1
 800194a:	60fb      	str	r3, [r7, #12]
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	2b13      	cmp	r3, #19
 8001950:	dde1      	ble.n	8001916 <find_value+0xe>
        }
    }
}
 8001952:	4618      	mov	r0, r3
 8001954:	3710      	adds	r7, #16
 8001956:	46bd      	mov	sp, r7
 8001958:	bd80      	pop	{r7, pc}
 800195a:	bf00      	nop
 800195c:	20000014 	.word	0x20000014

08001960 <init>:


void init(){
 8001960:	b580      	push	{r7, lr}
 8001962:	af00      	add	r7, sp, #0
    // Initializing the time reference counter
    __HAL_TIM_SET_COUNTER(&htim5, 0);  // Reset the counter to 0
 8001964:	4b0b      	ldr	r3, [pc, #44]	@ (8001994 <init+0x34>)
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	2200      	movs	r2, #0
 800196a:	625a      	str	r2, [r3, #36]	@ 0x24
    HAL_TIM_Base_Start(&htim5);
 800196c:	4809      	ldr	r0, [pc, #36]	@ (8001994 <init+0x34>)
 800196e:	f003 fa65 	bl	8004e3c <HAL_TIM_Base_Start>
   
    // Initializing the IR emmition timer
    HAL_TIM_Base_Start(&htim16);
 8001972:	4809      	ldr	r0, [pc, #36]	@ (8001998 <init+0x38>)
 8001974:	f003 fa62 	bl	8004e3c <HAL_TIM_Base_Start>
    TIM16->CCR1 = 1000; // setting the compare register to half the period (to generate a square signal)
 8001978:	4b08      	ldr	r3, [pc, #32]	@ (800199c <init+0x3c>)
 800197a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800197e:	635a      	str	r2, [r3, #52]	@ 0x34
    //HAL_TIM_PWM_Start(&htim16, TIM_CHANNEL_1);
   
   
    // Initializing the command buffer and receiving command over UART
    HAL_UART_Receive_IT(&huart2, command, BUFF_SIZE);
 8001980:	2280      	movs	r2, #128	@ 0x80
 8001982:	4907      	ldr	r1, [pc, #28]	@ (80019a0 <init+0x40>)
 8001984:	4807      	ldr	r0, [pc, #28]	@ (80019a4 <init+0x44>)
 8001986:	f004 fcb7 	bl	80062f8 <HAL_UART_Receive_IT>
   
    initializeDrivers();
 800198a:	f7ff feaf 	bl	80016ec <initializeDrivers>


}
 800198e:	bf00      	nop
 8001990:	bd80      	pop	{r7, pc}
 8001992:	bf00      	nop
 8001994:	200008f4 	.word	0x200008f4
 8001998:	20000940 	.word	0x20000940
 800199c:	40014400 	.word	0x40014400
 80019a0:	20000a14 	.word	0x20000a14
 80019a4:	2000098c 	.word	0x2000098c

080019a8 <sendBit1>:
#include "communication.h"

extern TIM_HandleTypeDef htim16;

// IR CODE //
void sendBit1() {
 80019a8:	b580      	push	{r7, lr}
 80019aa:	af00      	add	r7, sp, #0
    // Start PWM for 1200 s for logic "1" pulse
    HAL_TIM_PWM_Start(&htim16, TIM_CHANNEL_1);
 80019ac:	2100      	movs	r1, #0
 80019ae:	4808      	ldr	r0, [pc, #32]	@ (80019d0 <sendBit1+0x28>)
 80019b0:	f003 fb0e 	bl	8004fd0 <HAL_TIM_PWM_Start>
    delayMicroseconds(1200);
 80019b4:	f44f 6096 	mov.w	r0, #1200	@ 0x4b0
 80019b8:	f001 fa82 	bl	8002ec0 <delayMicroseconds>

    // Stop PWM to represent "off" period of 600 s
    HAL_TIM_PWM_Stop(&htim16, TIM_CHANNEL_1);
 80019bc:	2100      	movs	r1, #0
 80019be:	4804      	ldr	r0, [pc, #16]	@ (80019d0 <sendBit1+0x28>)
 80019c0:	f003 fc0c 	bl	80051dc <HAL_TIM_PWM_Stop>
    delayMicroseconds(600);
 80019c4:	f44f 7016 	mov.w	r0, #600	@ 0x258
 80019c8:	f001 fa7a 	bl	8002ec0 <delayMicroseconds>
}
 80019cc:	bf00      	nop
 80019ce:	bd80      	pop	{r7, pc}
 80019d0:	20000940 	.word	0x20000940

080019d4 <sendBit0>:

void sendBit0() {
 80019d4:	b580      	push	{r7, lr}
 80019d6:	af00      	add	r7, sp, #0
    // Start PWM for 600 s for logic "0" pulse
    HAL_TIM_PWM_Start(&htim16, TIM_CHANNEL_1);
 80019d8:	2100      	movs	r1, #0
 80019da:	4808      	ldr	r0, [pc, #32]	@ (80019fc <sendBit0+0x28>)
 80019dc:	f003 faf8 	bl	8004fd0 <HAL_TIM_PWM_Start>
    delayMicroseconds(600);  // Custom microsecond delay function
 80019e0:	f44f 7016 	mov.w	r0, #600	@ 0x258
 80019e4:	f001 fa6c 	bl	8002ec0 <delayMicroseconds>

    // Stop PWM to represent "off" period of 600 s
    HAL_TIM_PWM_Stop(&htim16, TIM_CHANNEL_1);
 80019e8:	2100      	movs	r1, #0
 80019ea:	4804      	ldr	r0, [pc, #16]	@ (80019fc <sendBit0+0x28>)
 80019ec:	f003 fbf6 	bl	80051dc <HAL_TIM_PWM_Stop>
    delayMicroseconds(600);  // Same low duration as the pulse for "0"
 80019f0:	f44f 7016 	mov.w	r0, #600	@ 0x258
 80019f4:	f001 fa64 	bl	8002ec0 <delayMicroseconds>
}
 80019f8:	bf00      	nop
 80019fa:	bd80      	pop	{r7, pc}
 80019fc:	20000940 	.word	0x20000940

08001a00 <sendSIRCSData>:

void sendSIRCSData(int data) {
 8001a00:	b580      	push	{r7, lr}
 8001a02:	b084      	sub	sp, #16
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	6078      	str	r0, [r7, #4]

	// Start pulse
    HAL_TIM_PWM_Start(&htim16, TIM_CHANNEL_1);
 8001a08:	2100      	movs	r1, #0
 8001a0a:	4816      	ldr	r0, [pc, #88]	@ (8001a64 <sendSIRCSData+0x64>)
 8001a0c:	f003 fae0 	bl	8004fd0 <HAL_TIM_PWM_Start>
    delayMicroseconds(2400);  // 2.4 ms "on" for start pulse
 8001a10:	f44f 6016 	mov.w	r0, #2400	@ 0x960
 8001a14:	f001 fa54 	bl	8002ec0 <delayMicroseconds>
    HAL_TIM_PWM_Stop(&htim16, TIM_CHANNEL_1);
 8001a18:	2100      	movs	r1, #0
 8001a1a:	4812      	ldr	r0, [pc, #72]	@ (8001a64 <sendSIRCSData+0x64>)
 8001a1c:	f003 fbde 	bl	80051dc <HAL_TIM_PWM_Stop>
    delayMicroseconds(600);  // 0.6 ms "off" period
 8001a20:	f44f 7016 	mov.w	r0, #600	@ 0x258
 8001a24:	f001 fa4c 	bl	8002ec0 <delayMicroseconds>

    // Transmit 32 bits of data
    for (int i = 0; i < 20; i++) {
 8001a28:	2300      	movs	r3, #0
 8001a2a:	60fb      	str	r3, [r7, #12]
 8001a2c:	e011      	b.n	8001a52 <sendSIRCSData+0x52>

        if (data & (1UL << (19 - i))) {
 8001a2e:	687a      	ldr	r2, [r7, #4]
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	f1c3 0313 	rsb	r3, r3, #19
 8001a36:	fa22 f303 	lsr.w	r3, r2, r3
 8001a3a:	f003 0301 	and.w	r3, r3, #1
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d002      	beq.n	8001a48 <sendSIRCSData+0x48>

            sendBit1();
 8001a42:	f7ff ffb1 	bl	80019a8 <sendBit1>
 8001a46:	e001      	b.n	8001a4c <sendSIRCSData+0x4c>

        } else {

            sendBit0();
 8001a48:	f7ff ffc4 	bl	80019d4 <sendBit0>
    for (int i = 0; i < 20; i++) {
 8001a4c:	68fb      	ldr	r3, [r7, #12]
 8001a4e:	3301      	adds	r3, #1
 8001a50:	60fb      	str	r3, [r7, #12]
 8001a52:	68fb      	ldr	r3, [r7, #12]
 8001a54:	2b13      	cmp	r3, #19
 8001a56:	ddea      	ble.n	8001a2e <sendSIRCSData+0x2e>

        }
    }

}
 8001a58:	bf00      	nop
 8001a5a:	bf00      	nop
 8001a5c:	3710      	adds	r7, #16
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	bd80      	pop	{r7, pc}
 8001a62:	bf00      	nop
 8001a64:	20000940 	.word	0x20000940

08001a68 <takePicture>:

void takePicture(int capture){
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b0a4      	sub	sp, #144	@ 0x90
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
	int data = 0b10110100101110001111;
 8001a70:	4b22      	ldr	r3, [pc, #136]	@ (8001afc <takePicture+0x94>)
 8001a72:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
	for (int i = 0; i<3; i++){
 8001a76:	2300      	movs	r3, #0
 8001a78:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8001a7c:	e008      	b.n	8001a90 <takePicture+0x28>
	  sendSIRCSData(data);
 8001a7e:	f8d7 0088 	ldr.w	r0, [r7, #136]	@ 0x88
 8001a82:	f7ff ffbd 	bl	8001a00 <sendSIRCSData>
	for (int i = 0; i<3; i++){
 8001a86:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001a8a:	3301      	adds	r3, #1
 8001a8c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8001a90:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001a94:	2b02      	cmp	r3, #2
 8001a96:	ddf2      	ble.n	8001a7e <takePicture+0x16>
	}

    if (capture == 1){
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	2b01      	cmp	r3, #1
 8001a9c:	d115      	bne.n	8001aca <takePicture+0x62>
        char message[BUFF_SIZE] = {" "};
 8001a9e:	2320      	movs	r3, #32
 8001aa0:	60bb      	str	r3, [r7, #8]
 8001aa2:	f107 030c 	add.w	r3, r7, #12
 8001aa6:	227c      	movs	r2, #124	@ 0x7c
 8001aa8:	2100      	movs	r1, #0
 8001aaa:	4618      	mov	r0, r3
 8001aac:	f006 fd4f 	bl	800854e <memset>
        snprintf(message, sizeof(message), "logCapture Picture taken");
 8001ab0:	f107 0308 	add.w	r3, r7, #8
 8001ab4:	4a12      	ldr	r2, [pc, #72]	@ (8001b00 <takePicture+0x98>)
 8001ab6:	2180      	movs	r1, #128	@ 0x80
 8001ab8:	4618      	mov	r0, r3
 8001aba:	f006 fcd1 	bl	8008460 <sniprintf>
        transmit_to_pc(&message);
 8001abe:	f107 0308 	add.w	r3, r7, #8
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	f7ff fb90 	bl	80011e8 <transmit_to_pc>
        snprintf(message, sizeof(message), "logTest Picture taken");
        transmit_to_pc(&message);
    }


}
 8001ac8:	e014      	b.n	8001af4 <takePicture+0x8c>
        char message[BUFF_SIZE] = {" "};
 8001aca:	2320      	movs	r3, #32
 8001acc:	60bb      	str	r3, [r7, #8]
 8001ace:	f107 030c 	add.w	r3, r7, #12
 8001ad2:	227c      	movs	r2, #124	@ 0x7c
 8001ad4:	2100      	movs	r1, #0
 8001ad6:	4618      	mov	r0, r3
 8001ad8:	f006 fd39 	bl	800854e <memset>
        snprintf(message, sizeof(message), "logTest Picture taken");
 8001adc:	f107 0308 	add.w	r3, r7, #8
 8001ae0:	4a08      	ldr	r2, [pc, #32]	@ (8001b04 <takePicture+0x9c>)
 8001ae2:	2180      	movs	r1, #128	@ 0x80
 8001ae4:	4618      	mov	r0, r3
 8001ae6:	f006 fcbb 	bl	8008460 <sniprintf>
        transmit_to_pc(&message);
 8001aea:	f107 0308 	add.w	r3, r7, #8
 8001aee:	4618      	mov	r0, r3
 8001af0:	f7ff fb7a 	bl	80011e8 <transmit_to_pc>
}
 8001af4:	bf00      	nop
 8001af6:	3790      	adds	r7, #144	@ 0x90
 8001af8:	46bd      	mov	sp, r7
 8001afa:	bd80      	pop	{r7, pc}
 8001afc:	000b4b8f 	.word	0x000b4b8f
 8001b00:	0800a94c 	.word	0x0800a94c
 8001b04:	0800a968 	.word	0x0800a968

08001b08 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001b0c:	f001 fa38 	bl	8002f80 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001b10:	f000 f812 	bl	8001b38 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001b14:	f000 f9f4 	bl	8001f00 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001b18:	f000 f9c2 	bl	8001ea0 <MX_USART2_UART_Init>
  MX_TIM16_Init();
 8001b1c:	f000 f948 	bl	8001db0 <MX_TIM16_Init>
  MX_TIM5_Init();
 8001b20:	f000 f8f8 	bl	8001d14 <MX_TIM5_Init>
  MX_TIM2_Init();
 8001b24:	f000 f85a 	bl	8001bdc <MX_TIM2_Init>
  MX_TIM3_Init();
 8001b28:	f000 f8a6 	bl	8001c78 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  init();
 8001b2c:	f7ff ff18 	bl	8001960 <init>
  run();
 8001b30:	f000 fa8c 	bl	800204c <run>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001b34:	bf00      	nop
 8001b36:	e7fd      	b.n	8001b34 <main+0x2c>

08001b38 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	b096      	sub	sp, #88	@ 0x58
 8001b3c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001b3e:	f107 0314 	add.w	r3, r7, #20
 8001b42:	2244      	movs	r2, #68	@ 0x44
 8001b44:	2100      	movs	r1, #0
 8001b46:	4618      	mov	r0, r3
 8001b48:	f006 fd01 	bl	800854e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001b4c:	463b      	mov	r3, r7
 8001b4e:	2200      	movs	r2, #0
 8001b50:	601a      	str	r2, [r3, #0]
 8001b52:	605a      	str	r2, [r3, #4]
 8001b54:	609a      	str	r2, [r3, #8]
 8001b56:	60da      	str	r2, [r3, #12]
 8001b58:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001b5a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001b5e:	f001 fe03 	bl	8003768 <HAL_PWREx_ControlVoltageScaling>
 8001b62:	4603      	mov	r3, r0
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d001      	beq.n	8001b6c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001b68:	f000 fa6a 	bl	8002040 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001b6c:	2302      	movs	r3, #2
 8001b6e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001b70:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001b74:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001b76:	2310      	movs	r3, #16
 8001b78:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001b7a:	2302      	movs	r3, #2
 8001b7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001b7e:	2302      	movs	r3, #2
 8001b80:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001b82:	2301      	movs	r3, #1
 8001b84:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8001b86:	230a      	movs	r3, #10
 8001b88:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001b8a:	2307      	movs	r3, #7
 8001b8c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001b8e:	2302      	movs	r3, #2
 8001b90:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001b92:	2302      	movs	r3, #2
 8001b94:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b96:	f107 0314 	add.w	r3, r7, #20
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	f001 fe3a 	bl	8003814 <HAL_RCC_OscConfig>
 8001ba0:	4603      	mov	r3, r0
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d001      	beq.n	8001baa <SystemClock_Config+0x72>
  {
    Error_Handler();
 8001ba6:	f000 fa4b 	bl	8002040 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001baa:	230f      	movs	r3, #15
 8001bac:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001bae:	2303      	movs	r3, #3
 8001bb0:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001bbe:	463b      	mov	r3, r7
 8001bc0:	2104      	movs	r1, #4
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	f002 fa02 	bl	8003fcc <HAL_RCC_ClockConfig>
 8001bc8:	4603      	mov	r3, r0
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d001      	beq.n	8001bd2 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001bce:	f000 fa37 	bl	8002040 <Error_Handler>
  }
}
 8001bd2:	bf00      	nop
 8001bd4:	3758      	adds	r7, #88	@ 0x58
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	bd80      	pop	{r7, pc}
	...

08001bdc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b088      	sub	sp, #32
 8001be0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001be2:	f107 0310 	add.w	r3, r7, #16
 8001be6:	2200      	movs	r2, #0
 8001be8:	601a      	str	r2, [r3, #0]
 8001bea:	605a      	str	r2, [r3, #4]
 8001bec:	609a      	str	r2, [r3, #8]
 8001bee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001bf0:	1d3b      	adds	r3, r7, #4
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	601a      	str	r2, [r3, #0]
 8001bf6:	605a      	str	r2, [r3, #4]
 8001bf8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001bfa:	4b1e      	ldr	r3, [pc, #120]	@ (8001c74 <MX_TIM2_Init+0x98>)
 8001bfc:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001c00:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001c02:	4b1c      	ldr	r3, [pc, #112]	@ (8001c74 <MX_TIM2_Init+0x98>)
 8001c04:	2200      	movs	r2, #0
 8001c06:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c08:	4b1a      	ldr	r3, [pc, #104]	@ (8001c74 <MX_TIM2_Init+0x98>)
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001c0e:	4b19      	ldr	r3, [pc, #100]	@ (8001c74 <MX_TIM2_Init+0x98>)
 8001c10:	f04f 32ff 	mov.w	r2, #4294967295
 8001c14:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c16:	4b17      	ldr	r3, [pc, #92]	@ (8001c74 <MX_TIM2_Init+0x98>)
 8001c18:	2200      	movs	r2, #0
 8001c1a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c1c:	4b15      	ldr	r3, [pc, #84]	@ (8001c74 <MX_TIM2_Init+0x98>)
 8001c1e:	2200      	movs	r2, #0
 8001c20:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001c22:	4814      	ldr	r0, [pc, #80]	@ (8001c74 <MX_TIM2_Init+0x98>)
 8001c24:	f003 f8b2 	bl	8004d8c <HAL_TIM_Base_Init>
 8001c28:	4603      	mov	r3, r0
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d001      	beq.n	8001c32 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001c2e:	f000 fa07 	bl	8002040 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c32:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001c36:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001c38:	f107 0310 	add.w	r3, r7, #16
 8001c3c:	4619      	mov	r1, r3
 8001c3e:	480d      	ldr	r0, [pc, #52]	@ (8001c74 <MX_TIM2_Init+0x98>)
 8001c40:	f003 fc76 	bl	8005530 <HAL_TIM_ConfigClockSource>
 8001c44:	4603      	mov	r3, r0
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d001      	beq.n	8001c4e <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001c4a:	f000 f9f9 	bl	8002040 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c4e:	2300      	movs	r3, #0
 8001c50:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c52:	2300      	movs	r3, #0
 8001c54:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001c56:	1d3b      	adds	r3, r7, #4
 8001c58:	4619      	mov	r1, r3
 8001c5a:	4806      	ldr	r0, [pc, #24]	@ (8001c74 <MX_TIM2_Init+0x98>)
 8001c5c:	f004 f96e 	bl	8005f3c <HAL_TIMEx_MasterConfigSynchronization>
 8001c60:	4603      	mov	r3, r0
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d001      	beq.n	8001c6a <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001c66:	f000 f9eb 	bl	8002040 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001c6a:	bf00      	nop
 8001c6c:	3720      	adds	r7, #32
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	bd80      	pop	{r7, pc}
 8001c72:	bf00      	nop
 8001c74:	2000085c 	.word	0x2000085c

08001c78 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	b088      	sub	sp, #32
 8001c7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c7e:	f107 0310 	add.w	r3, r7, #16
 8001c82:	2200      	movs	r2, #0
 8001c84:	601a      	str	r2, [r3, #0]
 8001c86:	605a      	str	r2, [r3, #4]
 8001c88:	609a      	str	r2, [r3, #8]
 8001c8a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c8c:	1d3b      	adds	r3, r7, #4
 8001c8e:	2200      	movs	r2, #0
 8001c90:	601a      	str	r2, [r3, #0]
 8001c92:	605a      	str	r2, [r3, #4]
 8001c94:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001c96:	4b1d      	ldr	r3, [pc, #116]	@ (8001d0c <MX_TIM3_Init+0x94>)
 8001c98:	4a1d      	ldr	r2, [pc, #116]	@ (8001d10 <MX_TIM3_Init+0x98>)
 8001c9a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001c9c:	4b1b      	ldr	r3, [pc, #108]	@ (8001d0c <MX_TIM3_Init+0x94>)
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ca2:	4b1a      	ldr	r3, [pc, #104]	@ (8001d0c <MX_TIM3_Init+0x94>)
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001ca8:	4b18      	ldr	r3, [pc, #96]	@ (8001d0c <MX_TIM3_Init+0x94>)
 8001caa:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001cae:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cb0:	4b16      	ldr	r3, [pc, #88]	@ (8001d0c <MX_TIM3_Init+0x94>)
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001cb6:	4b15      	ldr	r3, [pc, #84]	@ (8001d0c <MX_TIM3_Init+0x94>)
 8001cb8:	2200      	movs	r2, #0
 8001cba:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001cbc:	4813      	ldr	r0, [pc, #76]	@ (8001d0c <MX_TIM3_Init+0x94>)
 8001cbe:	f003 f865 	bl	8004d8c <HAL_TIM_Base_Init>
 8001cc2:	4603      	mov	r3, r0
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d001      	beq.n	8001ccc <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8001cc8:	f000 f9ba 	bl	8002040 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ccc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001cd0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001cd2:	f107 0310 	add.w	r3, r7, #16
 8001cd6:	4619      	mov	r1, r3
 8001cd8:	480c      	ldr	r0, [pc, #48]	@ (8001d0c <MX_TIM3_Init+0x94>)
 8001cda:	f003 fc29 	bl	8005530 <HAL_TIM_ConfigClockSource>
 8001cde:	4603      	mov	r3, r0
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d001      	beq.n	8001ce8 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8001ce4:	f000 f9ac 	bl	8002040 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ce8:	2300      	movs	r3, #0
 8001cea:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001cec:	2300      	movs	r3, #0
 8001cee:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001cf0:	1d3b      	adds	r3, r7, #4
 8001cf2:	4619      	mov	r1, r3
 8001cf4:	4805      	ldr	r0, [pc, #20]	@ (8001d0c <MX_TIM3_Init+0x94>)
 8001cf6:	f004 f921 	bl	8005f3c <HAL_TIMEx_MasterConfigSynchronization>
 8001cfa:	4603      	mov	r3, r0
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d001      	beq.n	8001d04 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8001d00:	f000 f99e 	bl	8002040 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001d04:	bf00      	nop
 8001d06:	3720      	adds	r7, #32
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	bd80      	pop	{r7, pc}
 8001d0c:	200008a8 	.word	0x200008a8
 8001d10:	40000400 	.word	0x40000400

08001d14 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	b088      	sub	sp, #32
 8001d18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d1a:	f107 0310 	add.w	r3, r7, #16
 8001d1e:	2200      	movs	r2, #0
 8001d20:	601a      	str	r2, [r3, #0]
 8001d22:	605a      	str	r2, [r3, #4]
 8001d24:	609a      	str	r2, [r3, #8]
 8001d26:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d28:	1d3b      	adds	r3, r7, #4
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	601a      	str	r2, [r3, #0]
 8001d2e:	605a      	str	r2, [r3, #4]
 8001d30:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001d32:	4b1d      	ldr	r3, [pc, #116]	@ (8001da8 <MX_TIM5_Init+0x94>)
 8001d34:	4a1d      	ldr	r2, [pc, #116]	@ (8001dac <MX_TIM5_Init+0x98>)
 8001d36:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 80-1;
 8001d38:	4b1b      	ldr	r3, [pc, #108]	@ (8001da8 <MX_TIM5_Init+0x94>)
 8001d3a:	224f      	movs	r2, #79	@ 0x4f
 8001d3c:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d3e:	4b1a      	ldr	r3, [pc, #104]	@ (8001da8 <MX_TIM5_Init+0x94>)
 8001d40:	2200      	movs	r2, #0
 8001d42:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8001d44:	4b18      	ldr	r3, [pc, #96]	@ (8001da8 <MX_TIM5_Init+0x94>)
 8001d46:	f04f 32ff 	mov.w	r2, #4294967295
 8001d4a:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d4c:	4b16      	ldr	r3, [pc, #88]	@ (8001da8 <MX_TIM5_Init+0x94>)
 8001d4e:	2200      	movs	r2, #0
 8001d50:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d52:	4b15      	ldr	r3, [pc, #84]	@ (8001da8 <MX_TIM5_Init+0x94>)
 8001d54:	2200      	movs	r2, #0
 8001d56:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001d58:	4813      	ldr	r0, [pc, #76]	@ (8001da8 <MX_TIM5_Init+0x94>)
 8001d5a:	f003 f817 	bl	8004d8c <HAL_TIM_Base_Init>
 8001d5e:	4603      	mov	r3, r0
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d001      	beq.n	8001d68 <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 8001d64:	f000 f96c 	bl	8002040 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d68:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001d6c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8001d6e:	f107 0310 	add.w	r3, r7, #16
 8001d72:	4619      	mov	r1, r3
 8001d74:	480c      	ldr	r0, [pc, #48]	@ (8001da8 <MX_TIM5_Init+0x94>)
 8001d76:	f003 fbdb 	bl	8005530 <HAL_TIM_ConfigClockSource>
 8001d7a:	4603      	mov	r3, r0
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d001      	beq.n	8001d84 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 8001d80:	f000 f95e 	bl	8002040 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d84:	2300      	movs	r3, #0
 8001d86:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d88:	2300      	movs	r3, #0
 8001d8a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001d8c:	1d3b      	adds	r3, r7, #4
 8001d8e:	4619      	mov	r1, r3
 8001d90:	4805      	ldr	r0, [pc, #20]	@ (8001da8 <MX_TIM5_Init+0x94>)
 8001d92:	f004 f8d3 	bl	8005f3c <HAL_TIMEx_MasterConfigSynchronization>
 8001d96:	4603      	mov	r3, r0
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d001      	beq.n	8001da0 <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 8001d9c:	f000 f950 	bl	8002040 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8001da0:	bf00      	nop
 8001da2:	3720      	adds	r7, #32
 8001da4:	46bd      	mov	sp, r7
 8001da6:	bd80      	pop	{r7, pc}
 8001da8:	200008f4 	.word	0x200008f4
 8001dac:	40000c00 	.word	0x40000c00

08001db0 <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	b092      	sub	sp, #72	@ 0x48
 8001db4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM16_Init 0 */

  /* USER CODE END TIM16_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8001db6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001dba:	2200      	movs	r2, #0
 8001dbc:	601a      	str	r2, [r3, #0]
 8001dbe:	605a      	str	r2, [r3, #4]
 8001dc0:	609a      	str	r2, [r3, #8]
 8001dc2:	60da      	str	r2, [r3, #12]
 8001dc4:	611a      	str	r2, [r3, #16]
 8001dc6:	615a      	str	r2, [r3, #20]
 8001dc8:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001dca:	463b      	mov	r3, r7
 8001dcc:	222c      	movs	r2, #44	@ 0x2c
 8001dce:	2100      	movs	r1, #0
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	f006 fbbc 	bl	800854e <memset>

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8001dd6:	4b30      	ldr	r3, [pc, #192]	@ (8001e98 <MX_TIM16_Init+0xe8>)
 8001dd8:	4a30      	ldr	r2, [pc, #192]	@ (8001e9c <MX_TIM16_Init+0xec>)
 8001dda:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 1-1;
 8001ddc:	4b2e      	ldr	r3, [pc, #184]	@ (8001e98 <MX_TIM16_Init+0xe8>)
 8001dde:	2200      	movs	r2, #0
 8001de0:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001de2:	4b2d      	ldr	r3, [pc, #180]	@ (8001e98 <MX_TIM16_Init+0xe8>)
 8001de4:	2200      	movs	r2, #0
 8001de6:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 2000-1;
 8001de8:	4b2b      	ldr	r3, [pc, #172]	@ (8001e98 <MX_TIM16_Init+0xe8>)
 8001dea:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 8001dee:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001df0:	4b29      	ldr	r3, [pc, #164]	@ (8001e98 <MX_TIM16_Init+0xe8>)
 8001df2:	2200      	movs	r2, #0
 8001df4:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8001df6:	4b28      	ldr	r3, [pc, #160]	@ (8001e98 <MX_TIM16_Init+0xe8>)
 8001df8:	2200      	movs	r2, #0
 8001dfa:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001dfc:	4b26      	ldr	r3, [pc, #152]	@ (8001e98 <MX_TIM16_Init+0xe8>)
 8001dfe:	2200      	movs	r2, #0
 8001e00:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8001e02:	4825      	ldr	r0, [pc, #148]	@ (8001e98 <MX_TIM16_Init+0xe8>)
 8001e04:	f002 ffc2 	bl	8004d8c <HAL_TIM_Base_Init>
 8001e08:	4603      	mov	r3, r0
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d001      	beq.n	8001e12 <MX_TIM16_Init+0x62>
  {
    Error_Handler();
 8001e0e:	f000 f917 	bl	8002040 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim16) != HAL_OK)
 8001e12:	4821      	ldr	r0, [pc, #132]	@ (8001e98 <MX_TIM16_Init+0xe8>)
 8001e14:	f003 f87a 	bl	8004f0c <HAL_TIM_PWM_Init>
 8001e18:	4603      	mov	r3, r0
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d001      	beq.n	8001e22 <MX_TIM16_Init+0x72>
  {
    Error_Handler();
 8001e1e:	f000 f90f 	bl	8002040 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001e22:	2360      	movs	r3, #96	@ 0x60
 8001e24:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.Pulse = 0;
 8001e26:	2300      	movs	r3, #0
 8001e28:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001e2e:	2300      	movs	r3, #0
 8001e30:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001e32:	2300      	movs	r3, #0
 8001e34:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001e36:	2300      	movs	r3, #0
 8001e38:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIM_PWM_ConfigChannel(&htim16, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001e3e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001e42:	2200      	movs	r2, #0
 8001e44:	4619      	mov	r1, r3
 8001e46:	4814      	ldr	r0, [pc, #80]	@ (8001e98 <MX_TIM16_Init+0xe8>)
 8001e48:	f003 fa5e 	bl	8005308 <HAL_TIM_PWM_ConfigChannel>
 8001e4c:	4603      	mov	r3, r0
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d001      	beq.n	8001e56 <MX_TIM16_Init+0xa6>
  {
    Error_Handler();
 8001e52:	f000 f8f5 	bl	8002040 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001e56:	2300      	movs	r3, #0
 8001e58:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001e5e:	2300      	movs	r3, #0
 8001e60:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001e62:	2300      	movs	r3, #0
 8001e64:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001e66:	2300      	movs	r3, #0
 8001e68:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001e6a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001e6e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001e70:	2300      	movs	r3, #0
 8001e72:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim16, &sBreakDeadTimeConfig) != HAL_OK)
 8001e74:	463b      	mov	r3, r7
 8001e76:	4619      	mov	r1, r3
 8001e78:	4807      	ldr	r0, [pc, #28]	@ (8001e98 <MX_TIM16_Init+0xe8>)
 8001e7a:	f004 f8e7 	bl	800604c <HAL_TIMEx_ConfigBreakDeadTime>
 8001e7e:	4603      	mov	r3, r0
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d001      	beq.n	8001e88 <MX_TIM16_Init+0xd8>
  {
    Error_Handler();
 8001e84:	f000 f8dc 	bl	8002040 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */
  HAL_TIM_MspPostInit(&htim16);
 8001e88:	4803      	ldr	r0, [pc, #12]	@ (8001e98 <MX_TIM16_Init+0xe8>)
 8001e8a:	f000 fe6d 	bl	8002b68 <HAL_TIM_MspPostInit>

}
 8001e8e:	bf00      	nop
 8001e90:	3748      	adds	r7, #72	@ 0x48
 8001e92:	46bd      	mov	sp, r7
 8001e94:	bd80      	pop	{r7, pc}
 8001e96:	bf00      	nop
 8001e98:	20000940 	.word	0x20000940
 8001e9c:	40014400 	.word	0x40014400

08001ea0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001ea4:	4b14      	ldr	r3, [pc, #80]	@ (8001ef8 <MX_USART2_UART_Init+0x58>)
 8001ea6:	4a15      	ldr	r2, [pc, #84]	@ (8001efc <MX_USART2_UART_Init+0x5c>)
 8001ea8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001eaa:	4b13      	ldr	r3, [pc, #76]	@ (8001ef8 <MX_USART2_UART_Init+0x58>)
 8001eac:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001eb0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001eb2:	4b11      	ldr	r3, [pc, #68]	@ (8001ef8 <MX_USART2_UART_Init+0x58>)
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001eb8:	4b0f      	ldr	r3, [pc, #60]	@ (8001ef8 <MX_USART2_UART_Init+0x58>)
 8001eba:	2200      	movs	r2, #0
 8001ebc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001ebe:	4b0e      	ldr	r3, [pc, #56]	@ (8001ef8 <MX_USART2_UART_Init+0x58>)
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001ec4:	4b0c      	ldr	r3, [pc, #48]	@ (8001ef8 <MX_USART2_UART_Init+0x58>)
 8001ec6:	220c      	movs	r2, #12
 8001ec8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001eca:	4b0b      	ldr	r3, [pc, #44]	@ (8001ef8 <MX_USART2_UART_Init+0x58>)
 8001ecc:	2200      	movs	r2, #0
 8001ece:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ed0:	4b09      	ldr	r3, [pc, #36]	@ (8001ef8 <MX_USART2_UART_Init+0x58>)
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001ed6:	4b08      	ldr	r3, [pc, #32]	@ (8001ef8 <MX_USART2_UART_Init+0x58>)
 8001ed8:	2200      	movs	r2, #0
 8001eda:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001edc:	4b06      	ldr	r3, [pc, #24]	@ (8001ef8 <MX_USART2_UART_Init+0x58>)
 8001ede:	2200      	movs	r2, #0
 8001ee0:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001ee2:	4805      	ldr	r0, [pc, #20]	@ (8001ef8 <MX_USART2_UART_Init+0x58>)
 8001ee4:	f004 f930 	bl	8006148 <HAL_UART_Init>
 8001ee8:	4603      	mov	r3, r0
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d001      	beq.n	8001ef2 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001eee:	f000 f8a7 	bl	8002040 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001ef2:	bf00      	nop
 8001ef4:	bd80      	pop	{r7, pc}
 8001ef6:	bf00      	nop
 8001ef8:	2000098c 	.word	0x2000098c
 8001efc:	40004400 	.word	0x40004400

08001f00 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b08a      	sub	sp, #40	@ 0x28
 8001f04:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f06:	f107 0314 	add.w	r3, r7, #20
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	601a      	str	r2, [r3, #0]
 8001f0e:	605a      	str	r2, [r3, #4]
 8001f10:	609a      	str	r2, [r3, #8]
 8001f12:	60da      	str	r2, [r3, #12]
 8001f14:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f16:	4b47      	ldr	r3, [pc, #284]	@ (8002034 <MX_GPIO_Init+0x134>)
 8001f18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f1a:	4a46      	ldr	r2, [pc, #280]	@ (8002034 <MX_GPIO_Init+0x134>)
 8001f1c:	f043 0304 	orr.w	r3, r3, #4
 8001f20:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f22:	4b44      	ldr	r3, [pc, #272]	@ (8002034 <MX_GPIO_Init+0x134>)
 8001f24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f26:	f003 0304 	and.w	r3, r3, #4
 8001f2a:	613b      	str	r3, [r7, #16]
 8001f2c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001f2e:	4b41      	ldr	r3, [pc, #260]	@ (8002034 <MX_GPIO_Init+0x134>)
 8001f30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f32:	4a40      	ldr	r2, [pc, #256]	@ (8002034 <MX_GPIO_Init+0x134>)
 8001f34:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001f38:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f3a:	4b3e      	ldr	r3, [pc, #248]	@ (8002034 <MX_GPIO_Init+0x134>)
 8001f3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f3e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001f42:	60fb      	str	r3, [r7, #12]
 8001f44:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f46:	4b3b      	ldr	r3, [pc, #236]	@ (8002034 <MX_GPIO_Init+0x134>)
 8001f48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f4a:	4a3a      	ldr	r2, [pc, #232]	@ (8002034 <MX_GPIO_Init+0x134>)
 8001f4c:	f043 0301 	orr.w	r3, r3, #1
 8001f50:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f52:	4b38      	ldr	r3, [pc, #224]	@ (8002034 <MX_GPIO_Init+0x134>)
 8001f54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f56:	f003 0301 	and.w	r3, r3, #1
 8001f5a:	60bb      	str	r3, [r7, #8]
 8001f5c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f5e:	4b35      	ldr	r3, [pc, #212]	@ (8002034 <MX_GPIO_Init+0x134>)
 8001f60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f62:	4a34      	ldr	r2, [pc, #208]	@ (8002034 <MX_GPIO_Init+0x134>)
 8001f64:	f043 0302 	orr.w	r3, r3, #2
 8001f68:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f6a:	4b32      	ldr	r3, [pc, #200]	@ (8002034 <MX_GPIO_Init+0x134>)
 8001f6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f6e:	f003 0302 	and.w	r3, r3, #2
 8001f72:	607b      	str	r3, [r7, #4]
 8001f74:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_5|GPIO_PIN_7
 8001f76:	2200      	movs	r2, #0
 8001f78:	f240 71a3 	movw	r1, #1955	@ 0x7a3
 8001f7c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001f80:	f001 fbcc 	bl	800371c <HAL_GPIO_WritePin>
                          |GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 8001f84:	2200      	movs	r2, #0
 8001f86:	f44f 618f 	mov.w	r1, #1144	@ 0x478
 8001f8a:	482b      	ldr	r0, [pc, #172]	@ (8002038 <MX_GPIO_Init+0x138>)
 8001f8c:	f001 fbc6 	bl	800371c <HAL_GPIO_WritePin>
                          |GPIO_PIN_6, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);
 8001f90:	2200      	movs	r2, #0
 8001f92:	2180      	movs	r1, #128	@ 0x80
 8001f94:	4829      	ldr	r0, [pc, #164]	@ (800203c <MX_GPIO_Init+0x13c>)
 8001f96:	f001 fbc1 	bl	800371c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001f9a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001f9e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001fa0:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001fa4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001faa:	f107 0314 	add.w	r3, r7, #20
 8001fae:	4619      	mov	r1, r3
 8001fb0:	4822      	ldr	r0, [pc, #136]	@ (800203c <MX_GPIO_Init+0x13c>)
 8001fb2:	f001 f9f1 	bl	8003398 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA5 PA7
                           PA8 PA9 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_5|GPIO_PIN_7
 8001fb6:	f240 73a3 	movw	r3, #1955	@ 0x7a3
 8001fba:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001fbc:	2301      	movs	r3, #1
 8001fbe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fc0:	2300      	movs	r3, #0
 8001fc2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fc8:	f107 0314 	add.w	r3, r7, #20
 8001fcc:	4619      	mov	r1, r3
 8001fce:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001fd2:	f001 f9e1 	bl	8003398 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001fd6:	2310      	movs	r3, #16
 8001fd8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001fda:	2300      	movs	r3, #0
 8001fdc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fde:	2300      	movs	r3, #0
 8001fe0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fe2:	f107 0314 	add.w	r3, r7, #20
 8001fe6:	4619      	mov	r1, r3
 8001fe8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001fec:	f001 f9d4 	bl	8003398 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10 PB3 PB4 PB5
                           PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 8001ff0:	f44f 638f 	mov.w	r3, #1144	@ 0x478
 8001ff4:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_6;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ff6:	2301      	movs	r3, #1
 8001ff8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ffe:	2300      	movs	r3, #0
 8002000:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002002:	f107 0314 	add.w	r3, r7, #20
 8002006:	4619      	mov	r1, r3
 8002008:	480b      	ldr	r0, [pc, #44]	@ (8002038 <MX_GPIO_Init+0x138>)
 800200a:	f001 f9c5 	bl	8003398 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 800200e:	2380      	movs	r3, #128	@ 0x80
 8002010:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002012:	2301      	movs	r3, #1
 8002014:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002016:	2300      	movs	r3, #0
 8002018:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800201a:	2300      	movs	r3, #0
 800201c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800201e:	f107 0314 	add.w	r3, r7, #20
 8002022:	4619      	mov	r1, r3
 8002024:	4805      	ldr	r0, [pc, #20]	@ (800203c <MX_GPIO_Init+0x13c>)
 8002026:	f001 f9b7 	bl	8003398 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800202a:	bf00      	nop
 800202c:	3728      	adds	r7, #40	@ 0x28
 800202e:	46bd      	mov	sp, r7
 8002030:	bd80      	pop	{r7, pc}
 8002032:	bf00      	nop
 8002034:	40021000 	.word	0x40021000
 8002038:	48000400 	.word	0x48000400
 800203c:	48000800 	.word	0x48000800

08002040 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002040:	b480      	push	{r7}
 8002042:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002044:	b672      	cpsid	i
}
 8002046:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002048:	bf00      	nop
 800204a:	e7fd      	b.n	8002048 <Error_Handler+0x8>

0800204c <run>:

int translation_index = 0;
int rotation_index = 0;


void run(){
 800204c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800204e:	ed2d 8b02 	vpush	{d8}
 8002052:	b0bf      	sub	sp, #252	@ 0xfc
 8002054:	af04      	add	r7, sp, #16
    while (1){
        if (state == MOVING_STATE){
 8002056:	4b30      	ldr	r3, [pc, #192]	@ (8002118 <run+0xcc>)
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	2b03      	cmp	r3, #3
 800205c:	d10f      	bne.n	800207e <run+0x32>
            int distance = atoi(argv[1]);
 800205e:	4b2f      	ldr	r3, [pc, #188]	@ (800211c <run+0xd0>)
 8002060:	685b      	ldr	r3, [r3, #4]
 8002062:	4618      	mov	r0, r3
 8002064:	f005 fc5a 	bl	800791c <atoi>
 8002068:	f8c7 00e0 	str.w	r0, [r7, #224]	@ 0xe0
            move(distance, 0, 0);
 800206c:	2200      	movs	r2, #0
 800206e:	2100      	movs	r1, #0
 8002070:	f8d7 00e0 	ldr.w	r0, [r7, #224]	@ 0xe0
 8002074:	f7ff f96c 	bl	8001350 <move>
            // Notifying pc of the successful translation
            // char message[BUFF_SIZE] = {" "};
            // snprintf(message, sizeof(message), "logTest Translated of %d mm", distance);
            // transmit_to_pc(&message);

            state = LISTENING_STATE;
 8002078:	4b27      	ldr	r3, [pc, #156]	@ (8002118 <run+0xcc>)
 800207a:	2200      	movs	r2, #0
 800207c:	601a      	str	r2, [r3, #0]
            
        }
      
        if (state == TURNING_STATE){
 800207e:	4b26      	ldr	r3, [pc, #152]	@ (8002118 <run+0xcc>)
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	2b04      	cmp	r3, #4
 8002084:	d10f      	bne.n	80020a6 <run+0x5a>
            int angle = atoi(argv[1]);
 8002086:	4b25      	ldr	r3, [pc, #148]	@ (800211c <run+0xd0>)
 8002088:	685b      	ldr	r3, [r3, #4]
 800208a:	4618      	mov	r0, r3
 800208c:	f005 fc46 	bl	800791c <atoi>
 8002090:	f8c7 00dc 	str.w	r0, [r7, #220]	@ 0xdc
            move(0, angle, 0);
 8002094:	2200      	movs	r2, #0
 8002096:	f8d7 10dc 	ldr.w	r1, [r7, #220]	@ 0xdc
 800209a:	2000      	movs	r0, #0
 800209c:	f7ff f958 	bl	8001350 <move>

            state = LISTENING_STATE;
 80020a0:	4b1d      	ldr	r3, [pc, #116]	@ (8002118 <run+0xcc>)
 80020a2:	2200      	movs	r2, #0
 80020a4:	601a      	str	r2, [r3, #0]
        }

        if (state == VARIABLE_CHANGE_STATE){
 80020a6:	4b1c      	ldr	r3, [pc, #112]	@ (8002118 <run+0xcc>)
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	2b06      	cmp	r3, #6
 80020ac:	d166      	bne.n	800217c <run+0x130>
            char unit[64];
            for (int i = 0; i < NB_VAR; i++){
 80020ae:	2300      	movs	r3, #0
 80020b0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80020b4:	e03b      	b.n	800212e <run+0xe2>
                if (strcmp(argv[1], variables[i].name) == 0){
 80020b6:	4b19      	ldr	r3, [pc, #100]	@ (800211c <run+0xd0>)
 80020b8:	6858      	ldr	r0, [r3, #4]
 80020ba:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80020be:	4613      	mov	r3, r2
 80020c0:	009b      	lsls	r3, r3, #2
 80020c2:	4413      	add	r3, r2
 80020c4:	011b      	lsls	r3, r3, #4
 80020c6:	4a16      	ldr	r2, [pc, #88]	@ (8002120 <run+0xd4>)
 80020c8:	4413      	add	r3, r2
 80020ca:	4619      	mov	r1, r3
 80020cc:	f7fe f880 	bl	80001d0 <strcmp>
 80020d0:	4603      	mov	r3, r0
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d126      	bne.n	8002124 <run+0xd8>
                    variables[i].value = atoi(argv[2]);
 80020d6:	4b11      	ldr	r3, [pc, #68]	@ (800211c <run+0xd0>)
 80020d8:	689b      	ldr	r3, [r3, #8]
 80020da:	4618      	mov	r0, r3
 80020dc:	f005 fc1e 	bl	800791c <atoi>
 80020e0:	4601      	mov	r1, r0
 80020e2:	480f      	ldr	r0, [pc, #60]	@ (8002120 <run+0xd4>)
 80020e4:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80020e8:	4613      	mov	r3, r2
 80020ea:	009b      	lsls	r3, r3, #2
 80020ec:	4413      	add	r3, r2
 80020ee:	011b      	lsls	r3, r3, #4
 80020f0:	4403      	add	r3, r0
 80020f2:	3340      	adds	r3, #64	@ 0x40
 80020f4:	6019      	str	r1, [r3, #0]
                    strncpy(unit, variables[i].unit, sizeof(unit));
 80020f6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80020fa:	4613      	mov	r3, r2
 80020fc:	009b      	lsls	r3, r3, #2
 80020fe:	4413      	add	r3, r2
 8002100:	011b      	lsls	r3, r3, #4
 8002102:	3340      	adds	r3, #64	@ 0x40
 8002104:	4a06      	ldr	r2, [pc, #24]	@ (8002120 <run+0xd4>)
 8002106:	4413      	add	r3, r2
 8002108:	1d19      	adds	r1, r3, #4
 800210a:	1d3b      	adds	r3, r7, #4
 800210c:	2240      	movs	r2, #64	@ 0x40
 800210e:	4618      	mov	r0, r3
 8002110:	f006 fa25 	bl	800855e <strncpy>
                    break;
 8002114:	e00f      	b.n	8002136 <run+0xea>
 8002116:	bf00      	nop
 8002118:	20000ac0 	.word	0x20000ac0
 800211c:	20000a98 	.word	0x20000a98
 8002120:	20000014 	.word	0x20000014
            for (int i = 0; i < NB_VAR; i++){
 8002124:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002128:	3301      	adds	r3, #1
 800212a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800212e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002132:	2b13      	cmp	r3, #19
 8002134:	ddbf      	ble.n	80020b6 <run+0x6a>
                }
            }

            // Notifying pc of the successful variable change
            char message[BUFF_SIZE] = {" "};
 8002136:	2320      	movs	r3, #32
 8002138:	647b      	str	r3, [r7, #68]	@ 0x44
 800213a:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800213e:	227c      	movs	r2, #124	@ 0x7c
 8002140:	2100      	movs	r1, #0
 8002142:	4618      	mov	r0, r3
 8002144:	f006 fa03 	bl	800854e <memset>
            snprintf(message, sizeof(message), "logSettings Variable : %s set to : %d %s", argv[1], atoi(argv[2]), unit);
 8002148:	4b9e      	ldr	r3, [pc, #632]	@ (80023c4 <run+0x378>)
 800214a:	685c      	ldr	r4, [r3, #4]
 800214c:	4b9d      	ldr	r3, [pc, #628]	@ (80023c4 <run+0x378>)
 800214e:	689b      	ldr	r3, [r3, #8]
 8002150:	4618      	mov	r0, r3
 8002152:	f005 fbe3 	bl	800791c <atoi>
 8002156:	4602      	mov	r2, r0
 8002158:	f107 0044 	add.w	r0, r7, #68	@ 0x44
 800215c:	1d3b      	adds	r3, r7, #4
 800215e:	9301      	str	r3, [sp, #4]
 8002160:	9200      	str	r2, [sp, #0]
 8002162:	4623      	mov	r3, r4
 8002164:	4a98      	ldr	r2, [pc, #608]	@ (80023c8 <run+0x37c>)
 8002166:	2180      	movs	r1, #128	@ 0x80
 8002168:	f006 f97a 	bl	8008460 <sniprintf>
            transmit_to_pc(&message);
 800216c:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8002170:	4618      	mov	r0, r3
 8002172:	f7ff f839 	bl	80011e8 <transmit_to_pc>

            state = LISTENING_STATE;
 8002176:	4b95      	ldr	r3, [pc, #596]	@ (80023cc <run+0x380>)
 8002178:	2200      	movs	r2, #0
 800217a:	601a      	str	r2, [r3, #0]
        }

        if (state == CAPTURING_STATE){
 800217c:	4b93      	ldr	r3, [pc, #588]	@ (80023cc <run+0x380>)
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	2b0c      	cmp	r3, #12
 8002182:	f040 815d 	bne.w	8002440 <run+0x3f4>

            char message[BUFF_SIZE] = {" "};
 8002186:	2320      	movs	r3, #32
 8002188:	647b      	str	r3, [r7, #68]	@ 0x44
 800218a:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800218e:	227c      	movs	r2, #124	@ 0x7c
 8002190:	2100      	movs	r1, #0
 8002192:	4618      	mov	r0, r3
 8002194:	f006 f9db 	bl	800854e <memset>
            snprintf(message, sizeof(message), "progress %d %d %d", pictures_taken, pictures_taken_for_this_angle, angles_explored);
 8002198:	4b8d      	ldr	r3, [pc, #564]	@ (80023d0 <run+0x384>)
 800219a:	6819      	ldr	r1, [r3, #0]
 800219c:	4b8d      	ldr	r3, [pc, #564]	@ (80023d4 <run+0x388>)
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	4a8d      	ldr	r2, [pc, #564]	@ (80023d8 <run+0x38c>)
 80021a2:	6812      	ldr	r2, [r2, #0]
 80021a4:	f107 0044 	add.w	r0, r7, #68	@ 0x44
 80021a8:	9201      	str	r2, [sp, #4]
 80021aa:	9300      	str	r3, [sp, #0]
 80021ac:	460b      	mov	r3, r1
 80021ae:	4a8b      	ldr	r2, [pc, #556]	@ (80023dc <run+0x390>)
 80021b0:	2180      	movs	r1, #128	@ 0x80
 80021b2:	f006 f955 	bl	8008460 <sniprintf>
            transmit_to_pc(&message);
 80021b6:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80021ba:	4618      	mov	r0, r3
 80021bc:	f7ff f814 	bl	80011e8 <transmit_to_pc>
            memset(message, 0, BUFF_SIZE);
 80021c0:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80021c4:	2280      	movs	r2, #128	@ 0x80
 80021c6:	2100      	movs	r1, #0
 80021c8:	4618      	mov	r0, r3
 80021ca:	f006 f9c0 	bl	800854e <memset>

            int x = find_value("translation_starting_point") + (int)(translation_index*t_step);
 80021ce:	4884      	ldr	r0, [pc, #528]	@ (80023e0 <run+0x394>)
 80021d0:	f7ff fb9a 	bl	8001908 <find_value>
 80021d4:	4603      	mov	r3, r0
 80021d6:	4a83      	ldr	r2, [pc, #524]	@ (80023e4 <run+0x398>)
 80021d8:	6812      	ldr	r2, [r2, #0]
 80021da:	ee07 2a90 	vmov	s15, r2
 80021de:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80021e2:	4a81      	ldr	r2, [pc, #516]	@ (80023e8 <run+0x39c>)
 80021e4:	edd2 7a00 	vldr	s15, [r2]
 80021e8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80021ec:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80021f0:	ee17 2a90 	vmov	r2, s15
 80021f4:	4413      	add	r3, r2
 80021f6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
            int theta = find_value("rotation_starting_point")+ (int)(rotation_index*t_step);
 80021fa:	487c      	ldr	r0, [pc, #496]	@ (80023ec <run+0x3a0>)
 80021fc:	f7ff fb84 	bl	8001908 <find_value>
 8002200:	4603      	mov	r3, r0
 8002202:	4a7b      	ldr	r2, [pc, #492]	@ (80023f0 <run+0x3a4>)
 8002204:	6812      	ldr	r2, [r2, #0]
 8002206:	ee07 2a90 	vmov	s15, r2
 800220a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800220e:	4a76      	ldr	r2, [pc, #472]	@ (80023e8 <run+0x39c>)
 8002210:	edd2 7a00 	vldr	s15, [r2]
 8002214:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002218:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800221c:	ee17 2a90 	vmov	r2, s15
 8002220:	4413      	add	r3, r2
 8002222:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
            move_to(x, theta,1);
 8002226:	2201      	movs	r2, #1
 8002228:	f8d7 10d4 	ldr.w	r1, [r7, #212]	@ 0xd4
 800222c:	f8d7 00d8 	ldr.w	r0, [r7, #216]	@ 0xd8
 8002230:	f7ff f904 	bl	800143c <move_to>
            translation_index ++;
 8002234:	4b6b      	ldr	r3, [pc, #428]	@ (80023e4 <run+0x398>)
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	3301      	adds	r3, #1
 800223a:	4a6a      	ldr	r2, [pc, #424]	@ (80023e4 <run+0x398>)
 800223c:	6013      	str	r3, [r2, #0]

            
            takePicture(1);
 800223e:	2001      	movs	r0, #1
 8002240:	f7ff fc12 	bl	8001a68 <takePicture>
            pictures_taken++;
 8002244:	4b62      	ldr	r3, [pc, #392]	@ (80023d0 <run+0x384>)
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	3301      	adds	r3, #1
 800224a:	4a61      	ldr	r2, [pc, #388]	@ (80023d0 <run+0x384>)
 800224c:	6013      	str	r3, [r2, #0]
            pictures_taken_for_this_angle++;
 800224e:	4b61      	ldr	r3, [pc, #388]	@ (80023d4 <run+0x388>)
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	3301      	adds	r3, #1
 8002254:	4a5f      	ldr	r2, [pc, #380]	@ (80023d4 <run+0x388>)
 8002256:	6013      	str	r3, [r2, #0]

            // Notifying pc of the progress of the capture
           
            snprintf(message, sizeof(message), "progress %d %d %d", pictures_taken, pictures_taken_for_this_angle, angles_explored);
 8002258:	4b5d      	ldr	r3, [pc, #372]	@ (80023d0 <run+0x384>)
 800225a:	6819      	ldr	r1, [r3, #0]
 800225c:	4b5d      	ldr	r3, [pc, #372]	@ (80023d4 <run+0x388>)
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	4a5d      	ldr	r2, [pc, #372]	@ (80023d8 <run+0x38c>)
 8002262:	6812      	ldr	r2, [r2, #0]
 8002264:	f107 0044 	add.w	r0, r7, #68	@ 0x44
 8002268:	9201      	str	r2, [sp, #4]
 800226a:	9300      	str	r3, [sp, #0]
 800226c:	460b      	mov	r3, r1
 800226e:	4a5b      	ldr	r2, [pc, #364]	@ (80023dc <run+0x390>)
 8002270:	2180      	movs	r1, #128	@ 0x80
 8002272:	f006 f8f5 	bl	8008460 <sniprintf>
            transmit_to_pc(&message);
 8002276:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 800227a:	4618      	mov	r0, r3
 800227c:	f7fe ffb4 	bl	80011e8 <transmit_to_pc>
            memset(message, 0, BUFF_SIZE);
 8002280:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8002284:	2280      	movs	r2, #128	@ 0x80
 8002286:	2100      	movs	r1, #0
 8002288:	4618      	mov	r0, r3
 800228a:	f006 f960 	bl	800854e <memset>

            int total_time = find_value("exposure_time")+find_value("saving_time")+find_value("margin_time");
 800228e:	4859      	ldr	r0, [pc, #356]	@ (80023f4 <run+0x3a8>)
 8002290:	f7ff fb3a 	bl	8001908 <find_value>
 8002294:	4604      	mov	r4, r0
 8002296:	4858      	ldr	r0, [pc, #352]	@ (80023f8 <run+0x3ac>)
 8002298:	f7ff fb36 	bl	8001908 <find_value>
 800229c:	4603      	mov	r3, r0
 800229e:	441c      	add	r4, r3
 80022a0:	4856      	ldr	r0, [pc, #344]	@ (80023fc <run+0x3b0>)
 80022a2:	f7ff fb31 	bl	8001908 <find_value>
 80022a6:	4603      	mov	r3, r0
 80022a8:	4423      	add	r3, r4
 80022aa:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
            delayMicroseconds(total_time*1000000);
 80022ae:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80022b2:	4a53      	ldr	r2, [pc, #332]	@ (8002400 <run+0x3b4>)
 80022b4:	fb02 f303 	mul.w	r3, r2, r3
 80022b8:	4618      	mov	r0, r3
 80022ba:	f000 fe01 	bl	8002ec0 <delayMicroseconds>

            if (current_x >= find_value("translation_ending_point")){
 80022be:	4851      	ldr	r0, [pc, #324]	@ (8002404 <run+0x3b8>)
 80022c0:	f7ff fb22 	bl	8001908 <find_value>
 80022c4:	4602      	mov	r2, r0
 80022c6:	4b50      	ldr	r3, [pc, #320]	@ (8002408 <run+0x3bc>)
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	429a      	cmp	r2, r3
 80022cc:	f300 80b8 	bgt.w	8002440 <run+0x3f4>
                if (current_theta >= find_value("rotation_ending_point")){
 80022d0:	484e      	ldr	r0, [pc, #312]	@ (800240c <run+0x3c0>)
 80022d2:	f7ff fb19 	bl	8001908 <find_value>
 80022d6:	4602      	mov	r2, r0
 80022d8:	4b4d      	ldr	r3, [pc, #308]	@ (8002410 <run+0x3c4>)
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	429a      	cmp	r2, r3
 80022de:	f300 809f 	bgt.w	8002420 <run+0x3d4>
                    snprintf(message, sizeof(message), "logCapture End of the Capture");
 80022e2:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80022e6:	4a4b      	ldr	r2, [pc, #300]	@ (8002414 <run+0x3c8>)
 80022e8:	2180      	movs	r1, #128	@ 0x80
 80022ea:	4618      	mov	r0, r3
 80022ec:	f006 f8b8 	bl	8008460 <sniprintf>
                    transmit_to_pc(&message);
 80022f0:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80022f4:	4618      	mov	r0, r3
 80022f6:	f7fe ff77 	bl	80011e8 <transmit_to_pc>
                    memset(message, 0, BUFF_SIZE);
 80022fa:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80022fe:	2280      	movs	r2, #128	@ 0x80
 8002300:	2100      	movs	r1, #0
 8002302:	4618      	mov	r0, r3
 8002304:	f006 f923 	bl	800854e <memset>
                    
                    snprintf(message, sizeof(message), "logCapture Return to the home position");
 8002308:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 800230c:	4a42      	ldr	r2, [pc, #264]	@ (8002418 <run+0x3cc>)
 800230e:	2180      	movs	r1, #128	@ 0x80
 8002310:	4618      	mov	r0, r3
 8002312:	f006 f8a5 	bl	8008460 <sniprintf>
                    transmit_to_pc(&message);
 8002316:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 800231a:	4618      	mov	r0, r3
 800231c:	f7fe ff64 	bl	80011e8 <transmit_to_pc>
                    memset(message, 0, BUFF_SIZE);
 8002320:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8002324:	2280      	movs	r2, #128	@ 0x80
 8002326:	2100      	movs	r1, #0
 8002328:	4618      	mov	r0, r3
 800232a:	f006 f910 	bl	800854e <memset>
                    
                    angles_explored ++;
 800232e:	4b2a      	ldr	r3, [pc, #168]	@ (80023d8 <run+0x38c>)
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	3301      	adds	r3, #1
 8002334:	4a28      	ldr	r2, [pc, #160]	@ (80023d8 <run+0x38c>)
 8002336:	6013      	str	r3, [r2, #0]
                    snprintf(message, sizeof(message), "progress %d %d %d", pictures_taken, pictures_taken_for_this_angle, angles_explored);
 8002338:	4b25      	ldr	r3, [pc, #148]	@ (80023d0 <run+0x384>)
 800233a:	6819      	ldr	r1, [r3, #0]
 800233c:	4b25      	ldr	r3, [pc, #148]	@ (80023d4 <run+0x388>)
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	4a25      	ldr	r2, [pc, #148]	@ (80023d8 <run+0x38c>)
 8002342:	6812      	ldr	r2, [r2, #0]
 8002344:	f107 0044 	add.w	r0, r7, #68	@ 0x44
 8002348:	9201      	str	r2, [sp, #4]
 800234a:	9300      	str	r3, [sp, #0]
 800234c:	460b      	mov	r3, r1
 800234e:	4a23      	ldr	r2, [pc, #140]	@ (80023dc <run+0x390>)
 8002350:	2180      	movs	r1, #128	@ 0x80
 8002352:	f006 f885 	bl	8008460 <sniprintf>
                    transmit_to_pc(&message);
 8002356:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 800235a:	4618      	mov	r0, r3
 800235c:	f7fe ff44 	bl	80011e8 <transmit_to_pc>
                    memset(message, 0, BUFF_SIZE);
 8002360:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8002364:	2280      	movs	r2, #128	@ 0x80
 8002366:	2100      	movs	r1, #0
 8002368:	4618      	mov	r0, r3
 800236a:	f006 f8f0 	bl	800854e <memset>

                    move_to(0,0,1);
 800236e:	2201      	movs	r2, #1
 8002370:	2100      	movs	r1, #0
 8002372:	2000      	movs	r0, #0
 8002374:	f7ff f862 	bl	800143c <move_to>
                    angles_explored = 0;
 8002378:	4b17      	ldr	r3, [pc, #92]	@ (80023d8 <run+0x38c>)
 800237a:	2200      	movs	r2, #0
 800237c:	601a      	str	r2, [r3, #0]
                    pictures_taken = 0;
 800237e:	4b14      	ldr	r3, [pc, #80]	@ (80023d0 <run+0x384>)
 8002380:	2200      	movs	r2, #0
 8002382:	601a      	str	r2, [r3, #0]
                    pictures_taken_for_this_angle = 0;
 8002384:	4b13      	ldr	r3, [pc, #76]	@ (80023d4 <run+0x388>)
 8002386:	2200      	movs	r2, #0
 8002388:	601a      	str	r2, [r3, #0]

                    translation_index = 0;
 800238a:	4b16      	ldr	r3, [pc, #88]	@ (80023e4 <run+0x398>)
 800238c:	2200      	movs	r2, #0
 800238e:	601a      	str	r2, [r3, #0]
                    rotation_index = 0;
 8002390:	4b17      	ldr	r3, [pc, #92]	@ (80023f0 <run+0x3a4>)
 8002392:	2200      	movs	r2, #0
 8002394:	601a      	str	r2, [r3, #0]

                    snprintf(message, sizeof(message), "end capture");
 8002396:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 800239a:	4a20      	ldr	r2, [pc, #128]	@ (800241c <run+0x3d0>)
 800239c:	2180      	movs	r1, #128	@ 0x80
 800239e:	4618      	mov	r0, r3
 80023a0:	f006 f85e 	bl	8008460 <sniprintf>
                    transmit_to_pc(&message);
 80023a4:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80023a8:	4618      	mov	r0, r3
 80023aa:	f7fe ff1d 	bl	80011e8 <transmit_to_pc>
                    memset(message, 0, BUFF_SIZE);
 80023ae:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80023b2:	2280      	movs	r2, #128	@ 0x80
 80023b4:	2100      	movs	r1, #0
 80023b6:	4618      	mov	r0, r3
 80023b8:	f006 f8c9 	bl	800854e <memset>
                    
                    
                    state = LISTENING_STATE;
 80023bc:	4b03      	ldr	r3, [pc, #12]	@ (80023cc <run+0x380>)
 80023be:	2200      	movs	r2, #0
 80023c0:	601a      	str	r2, [r3, #0]
 80023c2:	e03d      	b.n	8002440 <run+0x3f4>
 80023c4:	20000a98 	.word	0x20000a98
 80023c8:	0800a980 	.word	0x0800a980
 80023cc:	20000ac0 	.word	0x20000ac0
 80023d0:	20000acc 	.word	0x20000acc
 80023d4:	20000ad0 	.word	0x20000ad0
 80023d8:	20000ad4 	.word	0x20000ad4
 80023dc:	0800a9ac 	.word	0x0800a9ac
 80023e0:	0800a9c0 	.word	0x0800a9c0
 80023e4:	20000ad8 	.word	0x20000ad8
 80023e8:	2000065c 	.word	0x2000065c
 80023ec:	0800a9dc 	.word	0x0800a9dc
 80023f0:	20000adc 	.word	0x20000adc
 80023f4:	0800a9f4 	.word	0x0800a9f4
 80023f8:	0800aa04 	.word	0x0800aa04
 80023fc:	0800aa10 	.word	0x0800aa10
 8002400:	000f4240 	.word	0x000f4240
 8002404:	0800aa1c 	.word	0x0800aa1c
 8002408:	20000854 	.word	0x20000854
 800240c:	0800aa38 	.word	0x0800aa38
 8002410:	20000858 	.word	0x20000858
 8002414:	0800aa50 	.word	0x0800aa50
 8002418:	0800aa70 	.word	0x0800aa70
 800241c:	0800aa98 	.word	0x0800aa98
                }
                else {
                    translation_index = 0;
 8002420:	4b5c      	ldr	r3, [pc, #368]	@ (8002594 <run+0x548>)
 8002422:	2200      	movs	r2, #0
 8002424:	601a      	str	r2, [r3, #0]
                    rotation_index++;
 8002426:	4b5c      	ldr	r3, [pc, #368]	@ (8002598 <run+0x54c>)
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	3301      	adds	r3, #1
 800242c:	4a5a      	ldr	r2, [pc, #360]	@ (8002598 <run+0x54c>)
 800242e:	6013      	str	r3, [r2, #0]

                    angles_explored++;
 8002430:	4b5a      	ldr	r3, [pc, #360]	@ (800259c <run+0x550>)
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	3301      	adds	r3, #1
 8002436:	4a59      	ldr	r2, [pc, #356]	@ (800259c <run+0x550>)
 8002438:	6013      	str	r3, [r2, #0]
                    pictures_taken_for_this_angle = 0;
 800243a:	4b59      	ldr	r3, [pc, #356]	@ (80025a0 <run+0x554>)
 800243c:	2200      	movs	r2, #0
 800243e:	601a      	str	r2, [r3, #0]
                }
            }  

        }

        if (state == TESTING_SEQUENCE_STATE){
 8002440:	4b58      	ldr	r3, [pc, #352]	@ (80025a4 <run+0x558>)
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	2b0d      	cmp	r3, #13
 8002446:	f040 80cd 	bne.w	80025e4 <run+0x598>

            int x = find_value("translation_starting_point") + (int)(translation_index*t_step);
 800244a:	4857      	ldr	r0, [pc, #348]	@ (80025a8 <run+0x55c>)
 800244c:	f7ff fa5c 	bl	8001908 <find_value>
 8002450:	4603      	mov	r3, r0
 8002452:	4a50      	ldr	r2, [pc, #320]	@ (8002594 <run+0x548>)
 8002454:	6812      	ldr	r2, [r2, #0]
 8002456:	ee07 2a90 	vmov	s15, r2
 800245a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800245e:	4a53      	ldr	r2, [pc, #332]	@ (80025ac <run+0x560>)
 8002460:	edd2 7a00 	vldr	s15, [r2]
 8002464:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002468:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800246c:	ee17 2a90 	vmov	r2, s15
 8002470:	4413      	add	r3, r2
 8002472:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
            int theta = find_value("rotation_starting_point")+ (int)(rotation_index*t_step);
 8002476:	484e      	ldr	r0, [pc, #312]	@ (80025b0 <run+0x564>)
 8002478:	f7ff fa46 	bl	8001908 <find_value>
 800247c:	4603      	mov	r3, r0
 800247e:	4a46      	ldr	r2, [pc, #280]	@ (8002598 <run+0x54c>)
 8002480:	6812      	ldr	r2, [r2, #0]
 8002482:	ee07 2a90 	vmov	s15, r2
 8002486:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800248a:	4a48      	ldr	r2, [pc, #288]	@ (80025ac <run+0x560>)
 800248c:	edd2 7a00 	vldr	s15, [r2]
 8002490:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002494:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002498:	ee17 2a90 	vmov	r2, s15
 800249c:	4413      	add	r3, r2
 800249e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
            move_to(x, theta,0);
 80024a2:	2200      	movs	r2, #0
 80024a4:	f8d7 10c8 	ldr.w	r1, [r7, #200]	@ 0xc8
 80024a8:	f8d7 00cc 	ldr.w	r0, [r7, #204]	@ 0xcc
 80024ac:	f7fe ffc6 	bl	800143c <move_to>
            translation_index ++;
 80024b0:	4b38      	ldr	r3, [pc, #224]	@ (8002594 <run+0x548>)
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	3301      	adds	r3, #1
 80024b6:	4a37      	ldr	r2, [pc, #220]	@ (8002594 <run+0x548>)
 80024b8:	6013      	str	r3, [r2, #0]
            
            int total_time = 1;
 80024ba:	2301      	movs	r3, #1
 80024bc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
            delayMicroseconds(total_time*1000000);
 80024c0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80024c4:	4a3b      	ldr	r2, [pc, #236]	@ (80025b4 <run+0x568>)
 80024c6:	fb02 f303 	mul.w	r3, r2, r3
 80024ca:	4618      	mov	r0, r3
 80024cc:	f000 fcf8 	bl	8002ec0 <delayMicroseconds>

            if (current_x >= find_value("translation_ending_point")){
 80024d0:	4839      	ldr	r0, [pc, #228]	@ (80025b8 <run+0x56c>)
 80024d2:	f7ff fa19 	bl	8001908 <find_value>
 80024d6:	4602      	mov	r2, r0
 80024d8:	4b38      	ldr	r3, [pc, #224]	@ (80025bc <run+0x570>)
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	429a      	cmp	r2, r3
 80024de:	f300 8081 	bgt.w	80025e4 <run+0x598>
                if (current_theta >= find_value("rotation_ending_point")){
 80024e2:	4837      	ldr	r0, [pc, #220]	@ (80025c0 <run+0x574>)
 80024e4:	f7ff fa10 	bl	8001908 <find_value>
 80024e8:	4602      	mov	r2, r0
 80024ea:	4b36      	ldr	r3, [pc, #216]	@ (80025c4 <run+0x578>)
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	429a      	cmp	r2, r3
 80024f0:	dc70      	bgt.n	80025d4 <run+0x588>
                    
                    char message[BUFF_SIZE] = {0};
 80024f2:	2300      	movs	r3, #0
 80024f4:	647b      	str	r3, [r7, #68]	@ 0x44
 80024f6:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80024fa:	227c      	movs	r2, #124	@ 0x7c
 80024fc:	2100      	movs	r1, #0
 80024fe:	4618      	mov	r0, r3
 8002500:	f006 f825 	bl	800854e <memset>
                    snprintf(message, sizeof(message), "logTest End of the Sequence Test");
 8002504:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8002508:	4a2f      	ldr	r2, [pc, #188]	@ (80025c8 <run+0x57c>)
 800250a:	2180      	movs	r1, #128	@ 0x80
 800250c:	4618      	mov	r0, r3
 800250e:	f005 ffa7 	bl	8008460 <sniprintf>
                    transmit_to_pc(&message);
 8002512:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8002516:	4618      	mov	r0, r3
 8002518:	f7fe fe66 	bl	80011e8 <transmit_to_pc>
                    memset(message, 0, BUFF_SIZE);
 800251c:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8002520:	2280      	movs	r2, #128	@ 0x80
 8002522:	2100      	movs	r1, #0
 8002524:	4618      	mov	r0, r3
 8002526:	f006 f812 	bl	800854e <memset>
                    
                    snprintf(message, sizeof(message), "logTest Return to the home position");
 800252a:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 800252e:	4a27      	ldr	r2, [pc, #156]	@ (80025cc <run+0x580>)
 8002530:	2180      	movs	r1, #128	@ 0x80
 8002532:	4618      	mov	r0, r3
 8002534:	f005 ff94 	bl	8008460 <sniprintf>
                    transmit_to_pc(&message);
 8002538:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 800253c:	4618      	mov	r0, r3
 800253e:	f7fe fe53 	bl	80011e8 <transmit_to_pc>
                    memset(message, 0, BUFF_SIZE);
 8002542:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8002546:	2280      	movs	r2, #128	@ 0x80
 8002548:	2100      	movs	r1, #0
 800254a:	4618      	mov	r0, r3
 800254c:	f005 ffff 	bl	800854e <memset>
                    
                    move_to(0,0,0);
 8002550:	2200      	movs	r2, #0
 8002552:	2100      	movs	r1, #0
 8002554:	2000      	movs	r0, #0
 8002556:	f7fe ff71 	bl	800143c <move_to>

                    

                    translation_index = 0;
 800255a:	4b0e      	ldr	r3, [pc, #56]	@ (8002594 <run+0x548>)
 800255c:	2200      	movs	r2, #0
 800255e:	601a      	str	r2, [r3, #0]
                    rotation_index = 0;
 8002560:	4b0d      	ldr	r3, [pc, #52]	@ (8002598 <run+0x54c>)
 8002562:	2200      	movs	r2, #0
 8002564:	601a      	str	r2, [r3, #0]

                    snprintf(message, sizeof(message), "end testSequence");
 8002566:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 800256a:	4a19      	ldr	r2, [pc, #100]	@ (80025d0 <run+0x584>)
 800256c:	2180      	movs	r1, #128	@ 0x80
 800256e:	4618      	mov	r0, r3
 8002570:	f005 ff76 	bl	8008460 <sniprintf>
                    transmit_to_pc(&message);
 8002574:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8002578:	4618      	mov	r0, r3
 800257a:	f7fe fe35 	bl	80011e8 <transmit_to_pc>
                    memset(message, 0, BUFF_SIZE);
 800257e:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8002582:	2280      	movs	r2, #128	@ 0x80
 8002584:	2100      	movs	r1, #0
 8002586:	4618      	mov	r0, r3
 8002588:	f005 ffe1 	bl	800854e <memset>
                    
                    state = LISTENING_STATE;
 800258c:	4b05      	ldr	r3, [pc, #20]	@ (80025a4 <run+0x558>)
 800258e:	2200      	movs	r2, #0
 8002590:	601a      	str	r2, [r3, #0]
 8002592:	e027      	b.n	80025e4 <run+0x598>
 8002594:	20000ad8 	.word	0x20000ad8
 8002598:	20000adc 	.word	0x20000adc
 800259c:	20000ad4 	.word	0x20000ad4
 80025a0:	20000ad0 	.word	0x20000ad0
 80025a4:	20000ac0 	.word	0x20000ac0
 80025a8:	0800a9c0 	.word	0x0800a9c0
 80025ac:	2000065c 	.word	0x2000065c
 80025b0:	0800a9dc 	.word	0x0800a9dc
 80025b4:	000f4240 	.word	0x000f4240
 80025b8:	0800aa1c 	.word	0x0800aa1c
 80025bc:	20000854 	.word	0x20000854
 80025c0:	0800aa38 	.word	0x0800aa38
 80025c4:	20000858 	.word	0x20000858
 80025c8:	0800aaa4 	.word	0x0800aaa4
 80025cc:	0800aac8 	.word	0x0800aac8
 80025d0:	0800aaec 	.word	0x0800aaec
                }
                else {
                    translation_index = 0;
 80025d4:	4bc7      	ldr	r3, [pc, #796]	@ (80028f4 <run+0x8a8>)
 80025d6:	2200      	movs	r2, #0
 80025d8:	601a      	str	r2, [r3, #0]
                    rotation_index++;
 80025da:	4bc7      	ldr	r3, [pc, #796]	@ (80028f8 <run+0x8ac>)
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	3301      	adds	r3, #1
 80025e0:	4ac5      	ldr	r2, [pc, #788]	@ (80028f8 <run+0x8ac>)
 80025e2:	6013      	str	r3, [r2, #0]
            }


        }

        if (state == HOMING_STATE){
 80025e4:	4bc5      	ldr	r3, [pc, #788]	@ (80028fc <run+0x8b0>)
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	2b02      	cmp	r3, #2
 80025ea:	d119      	bne.n	8002620 <run+0x5d4>
            home_motors();
 80025ec:	f7ff f8a6 	bl	800173c <home_motors>

            // Notifying pc of the successful homing
            char message[BUFF_SIZE] = {" "};
 80025f0:	2320      	movs	r3, #32
 80025f2:	647b      	str	r3, [r7, #68]	@ 0x44
 80025f4:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80025f8:	227c      	movs	r2, #124	@ 0x7c
 80025fa:	2100      	movs	r1, #0
 80025fc:	4618      	mov	r0, r3
 80025fe:	f005 ffa6 	bl	800854e <memset>
            snprintf(message, sizeof(message), "logTest Homed motors | Position (0 mm, 0)");
 8002602:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8002606:	4abe      	ldr	r2, [pc, #760]	@ (8002900 <run+0x8b4>)
 8002608:	2180      	movs	r1, #128	@ 0x80
 800260a:	4618      	mov	r0, r3
 800260c:	f005 ff28 	bl	8008460 <sniprintf>
            transmit_to_pc(&message);
 8002610:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8002614:	4618      	mov	r0, r3
 8002616:	f7fe fde7 	bl	80011e8 <transmit_to_pc>

            state = LISTENING_STATE;
 800261a:	4bb8      	ldr	r3, [pc, #736]	@ (80028fc <run+0x8b0>)
 800261c:	2200      	movs	r2, #0
 800261e:	601a      	str	r2, [r3, #0]
        }

        if (state == STOPPING_STATE){
 8002620:	4bb6      	ldr	r3, [pc, #728]	@ (80028fc <run+0x8b0>)
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	2b0a      	cmp	r3, #10
 8002626:	d145      	bne.n	80026b4 <run+0x668>
            // Notifying pc of the successful homing
            char message[BUFF_SIZE] = {" "};
 8002628:	2320      	movs	r3, #32
 800262a:	647b      	str	r3, [r7, #68]	@ 0x44
 800262c:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8002630:	227c      	movs	r2, #124	@ 0x7c
 8002632:	2100      	movs	r1, #0
 8002634:	4618      	mov	r0, r3
 8002636:	f005 ff8a 	bl	800854e <memset>
            snprintf(message, sizeof(message), "logCapture Stopped capture | return to home position");
 800263a:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 800263e:	4ab1      	ldr	r2, [pc, #708]	@ (8002904 <run+0x8b8>)
 8002640:	2180      	movs	r1, #128	@ 0x80
 8002642:	4618      	mov	r0, r3
 8002644:	f005 ff0c 	bl	8008460 <sniprintf>
            transmit_to_pc(&message);
 8002648:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 800264c:	4618      	mov	r0, r3
 800264e:	f7fe fdcb 	bl	80011e8 <transmit_to_pc>
            memset(message, 0, BUFF_SIZE);
 8002652:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8002656:	2280      	movs	r2, #128	@ 0x80
 8002658:	2100      	movs	r1, #0
 800265a:	4618      	mov	r0, r3
 800265c:	f005 ff77 	bl	800854e <memset>

            

            move_to(0,0,1);
 8002660:	2201      	movs	r2, #1
 8002662:	2100      	movs	r1, #0
 8002664:	2000      	movs	r0, #0
 8002666:	f7fe fee9 	bl	800143c <move_to>

            snprintf(message, sizeof(message), "end capture");
 800266a:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 800266e:	4aa6      	ldr	r2, [pc, #664]	@ (8002908 <run+0x8bc>)
 8002670:	2180      	movs	r1, #128	@ 0x80
 8002672:	4618      	mov	r0, r3
 8002674:	f005 fef4 	bl	8008460 <sniprintf>
            transmit_to_pc(&message);
 8002678:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 800267c:	4618      	mov	r0, r3
 800267e:	f7fe fdb3 	bl	80011e8 <transmit_to_pc>
            memset(message, 0, BUFF_SIZE);
 8002682:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8002686:	2280      	movs	r2, #128	@ 0x80
 8002688:	2100      	movs	r1, #0
 800268a:	4618      	mov	r0, r3
 800268c:	f005 ff5f 	bl	800854e <memset>

            angles_explored = 0;
 8002690:	4b9e      	ldr	r3, [pc, #632]	@ (800290c <run+0x8c0>)
 8002692:	2200      	movs	r2, #0
 8002694:	601a      	str	r2, [r3, #0]
            pictures_taken = 0;
 8002696:	4b9e      	ldr	r3, [pc, #632]	@ (8002910 <run+0x8c4>)
 8002698:	2200      	movs	r2, #0
 800269a:	601a      	str	r2, [r3, #0]
            pictures_taken_for_this_angle = 0;
 800269c:	4b9d      	ldr	r3, [pc, #628]	@ (8002914 <run+0x8c8>)
 800269e:	2200      	movs	r2, #0
 80026a0:	601a      	str	r2, [r3, #0]

            translation_index = 0;
 80026a2:	4b94      	ldr	r3, [pc, #592]	@ (80028f4 <run+0x8a8>)
 80026a4:	2200      	movs	r2, #0
 80026a6:	601a      	str	r2, [r3, #0]
            rotation_index = 0;
 80026a8:	4b93      	ldr	r3, [pc, #588]	@ (80028f8 <run+0x8ac>)
 80026aa:	2200      	movs	r2, #0
 80026ac:	601a      	str	r2, [r3, #0]

            state = LISTENING_STATE;
 80026ae:	4b93      	ldr	r3, [pc, #588]	@ (80028fc <run+0x8b0>)
 80026b0:	2200      	movs	r2, #0
 80026b2:	601a      	str	r2, [r3, #0]
        }

        if (state == STOPPING_SEQUENCE_STATE){
 80026b4:	4b91      	ldr	r3, [pc, #580]	@ (80028fc <run+0x8b0>)
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	2b0b      	cmp	r3, #11
 80026ba:	d13c      	bne.n	8002736 <run+0x6ea>
            // Notifying pc of the successful homing
            char message[BUFF_SIZE] = {" "};
 80026bc:	2320      	movs	r3, #32
 80026be:	647b      	str	r3, [r7, #68]	@ 0x44
 80026c0:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80026c4:	227c      	movs	r2, #124	@ 0x7c
 80026c6:	2100      	movs	r1, #0
 80026c8:	4618      	mov	r0, r3
 80026ca:	f005 ff40 	bl	800854e <memset>
            snprintf(message, sizeof(message), "logTest Stopped the test of the capture sequence | return to home position");
 80026ce:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80026d2:	4a91      	ldr	r2, [pc, #580]	@ (8002918 <run+0x8cc>)
 80026d4:	2180      	movs	r1, #128	@ 0x80
 80026d6:	4618      	mov	r0, r3
 80026d8:	f005 fec2 	bl	8008460 <sniprintf>
            transmit_to_pc(&message);
 80026dc:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80026e0:	4618      	mov	r0, r3
 80026e2:	f7fe fd81 	bl	80011e8 <transmit_to_pc>
            memset(message, 0, BUFF_SIZE);
 80026e6:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80026ea:	2280      	movs	r2, #128	@ 0x80
 80026ec:	2100      	movs	r1, #0
 80026ee:	4618      	mov	r0, r3
 80026f0:	f005 ff2d 	bl	800854e <memset>

            


            move_to(0,0,0);
 80026f4:	2200      	movs	r2, #0
 80026f6:	2100      	movs	r1, #0
 80026f8:	2000      	movs	r0, #0
 80026fa:	f7fe fe9f 	bl	800143c <move_to>

            snprintf(message, sizeof(message), "end testSequence");
 80026fe:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8002702:	4a86      	ldr	r2, [pc, #536]	@ (800291c <run+0x8d0>)
 8002704:	2180      	movs	r1, #128	@ 0x80
 8002706:	4618      	mov	r0, r3
 8002708:	f005 feaa 	bl	8008460 <sniprintf>
            transmit_to_pc(&message);
 800270c:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8002710:	4618      	mov	r0, r3
 8002712:	f7fe fd69 	bl	80011e8 <transmit_to_pc>
            memset(message, 0, BUFF_SIZE);
 8002716:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 800271a:	2280      	movs	r2, #128	@ 0x80
 800271c:	2100      	movs	r1, #0
 800271e:	4618      	mov	r0, r3
 8002720:	f005 ff15 	bl	800854e <memset>

            translation_index = 0;
 8002724:	4b73      	ldr	r3, [pc, #460]	@ (80028f4 <run+0x8a8>)
 8002726:	2200      	movs	r2, #0
 8002728:	601a      	str	r2, [r3, #0]
            rotation_index = 0;
 800272a:	4b73      	ldr	r3, [pc, #460]	@ (80028f8 <run+0x8ac>)
 800272c:	2200      	movs	r2, #0
 800272e:	601a      	str	r2, [r3, #0]

            state = LISTENING_STATE;
 8002730:	4b72      	ldr	r3, [pc, #456]	@ (80028fc <run+0x8b0>)
 8002732:	2200      	movs	r2, #0
 8002734:	601a      	str	r2, [r3, #0]
        }

        if (state == PICTURING_STATE) {
 8002736:	4b71      	ldr	r3, [pc, #452]	@ (80028fc <run+0x8b0>)
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	2b08      	cmp	r3, #8
 800273c:	d105      	bne.n	800274a <run+0x6fe>
            takePicture(0);
 800273e:	2000      	movs	r0, #0
 8002740:	f7ff f992 	bl	8001a68 <takePicture>
            state = LISTENING_STATE;
 8002744:	4b6d      	ldr	r3, [pc, #436]	@ (80028fc <run+0x8b0>)
 8002746:	2200      	movs	r2, #0
 8002748:	601a      	str	r2, [r3, #0]
        }

        if (state == FIRMWARE_SENDING_STATE) {
 800274a:	4b6c      	ldr	r3, [pc, #432]	@ (80028fc <run+0x8b0>)
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	2b09      	cmp	r3, #9
 8002750:	d117      	bne.n	8002782 <run+0x736>

            // Notifying pc of the firmware version
            char message[BUFF_SIZE] = {" "};
 8002752:	2320      	movs	r3, #32
 8002754:	647b      	str	r3, [r7, #68]	@ 0x44
 8002756:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800275a:	227c      	movs	r2, #124	@ 0x7c
 800275c:	2100      	movs	r1, #0
 800275e:	4618      	mov	r0, r3
 8002760:	f005 fef5 	bl	800854e <memset>
            snprintf(message, sizeof(message), "firmware %s", firmware);
 8002764:	f107 0044 	add.w	r0, r7, #68	@ 0x44
 8002768:	4b6d      	ldr	r3, [pc, #436]	@ (8002920 <run+0x8d4>)
 800276a:	4a6e      	ldr	r2, [pc, #440]	@ (8002924 <run+0x8d8>)
 800276c:	2180      	movs	r1, #128	@ 0x80
 800276e:	f005 fe77 	bl	8008460 <sniprintf>
            transmit_to_pc(&message);
 8002772:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8002776:	4618      	mov	r0, r3
 8002778:	f7fe fd36 	bl	80011e8 <transmit_to_pc>
            state = LISTENING_STATE;
 800277c:	4b5f      	ldr	r3, [pc, #380]	@ (80028fc <run+0x8b0>)
 800277e:	2200      	movs	r2, #0
 8002780:	601a      	str	r2, [r3, #0]
        }

        if (state == MOVING_TO_STATE) {
 8002782:	4b5e      	ldr	r3, [pc, #376]	@ (80028fc <run+0x8b0>)
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	2b05      	cmp	r3, #5
 8002788:	d113      	bne.n	80027b2 <run+0x766>

            move_to(atoi(argv[1]), atoi(argv[2]), 0);
 800278a:	4b67      	ldr	r3, [pc, #412]	@ (8002928 <run+0x8dc>)
 800278c:	685b      	ldr	r3, [r3, #4]
 800278e:	4618      	mov	r0, r3
 8002790:	f005 f8c4 	bl	800791c <atoi>
 8002794:	4604      	mov	r4, r0
 8002796:	4b64      	ldr	r3, [pc, #400]	@ (8002928 <run+0x8dc>)
 8002798:	689b      	ldr	r3, [r3, #8]
 800279a:	4618      	mov	r0, r3
 800279c:	f005 f8be 	bl	800791c <atoi>
 80027a0:	4603      	mov	r3, r0
 80027a2:	2200      	movs	r2, #0
 80027a4:	4619      	mov	r1, r3
 80027a6:	4620      	mov	r0, r4
 80027a8:	f7fe fe48 	bl	800143c <move_to>

            state = LISTENING_STATE;
 80027ac:	4b53      	ldr	r3, [pc, #332]	@ (80028fc <run+0x8b0>)
 80027ae:	2200      	movs	r2, #0
 80027b0:	601a      	str	r2, [r3, #0]
        }

        if (state == STEP_COMPUTING_STATE){
 80027b2:	4b52      	ldr	r3, [pc, #328]	@ (80028fc <run+0x8b0>)
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	2b07      	cmp	r3, #7
 80027b8:	f47f ac4d 	bne.w	8002056 <run+0xa>

            t_step = (float)(find_value("translation_ending_point")-find_value("translation_starting_point"))/(float)(find_value("translation_number_of_points")-1);
 80027bc:	485b      	ldr	r0, [pc, #364]	@ (800292c <run+0x8e0>)
 80027be:	f7ff f8a3 	bl	8001908 <find_value>
 80027c2:	4604      	mov	r4, r0
 80027c4:	485a      	ldr	r0, [pc, #360]	@ (8002930 <run+0x8e4>)
 80027c6:	f7ff f89f 	bl	8001908 <find_value>
 80027ca:	4603      	mov	r3, r0
 80027cc:	1ae3      	subs	r3, r4, r3
 80027ce:	ee07 3a90 	vmov	s15, r3
 80027d2:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 80027d6:	4857      	ldr	r0, [pc, #348]	@ (8002934 <run+0x8e8>)
 80027d8:	f7ff f896 	bl	8001908 <find_value>
 80027dc:	4603      	mov	r3, r0
 80027de:	3b01      	subs	r3, #1
 80027e0:	ee07 3a90 	vmov	s15, r3
 80027e4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80027e8:	eec8 7a07 	vdiv.f32	s15, s16, s14
 80027ec:	4b52      	ldr	r3, [pc, #328]	@ (8002938 <run+0x8ec>)
 80027ee:	edc3 7a00 	vstr	s15, [r3]
            r_step = (float)(find_value("rotation_ending_point")-find_value("rotation_starting_point"))/(float)(find_value("rotation_number_of_points")-1);
 80027f2:	4852      	ldr	r0, [pc, #328]	@ (800293c <run+0x8f0>)
 80027f4:	f7ff f888 	bl	8001908 <find_value>
 80027f8:	4604      	mov	r4, r0
 80027fa:	4851      	ldr	r0, [pc, #324]	@ (8002940 <run+0x8f4>)
 80027fc:	f7ff f884 	bl	8001908 <find_value>
 8002800:	4603      	mov	r3, r0
 8002802:	1ae3      	subs	r3, r4, r3
 8002804:	ee07 3a90 	vmov	s15, r3
 8002808:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 800280c:	484d      	ldr	r0, [pc, #308]	@ (8002944 <run+0x8f8>)
 800280e:	f7ff f87b 	bl	8001908 <find_value>
 8002812:	4603      	mov	r3, r0
 8002814:	3b01      	subs	r3, #1
 8002816:	ee07 3a90 	vmov	s15, r3
 800281a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800281e:	eec8 7a07 	vdiv.f32	s15, s16, s14
 8002822:	4b49      	ldr	r3, [pc, #292]	@ (8002948 <run+0x8fc>)
 8002824:	edc3 7a00 	vstr	s15, [r3]

            total_picture_number = find_value("translation_number_of_points")*find_value("rotation_number_of_points");
 8002828:	4842      	ldr	r0, [pc, #264]	@ (8002934 <run+0x8e8>)
 800282a:	f7ff f86d 	bl	8001908 <find_value>
 800282e:	4604      	mov	r4, r0
 8002830:	4844      	ldr	r0, [pc, #272]	@ (8002944 <run+0x8f8>)
 8002832:	f7ff f869 	bl	8001908 <find_value>
 8002836:	4603      	mov	r3, r0
 8002838:	fb04 f303 	mul.w	r3, r4, r3
 800283c:	4a43      	ldr	r2, [pc, #268]	@ (800294c <run+0x900>)
 800283e:	6013      	str	r3, [r2, #0]
            update_speeds(find_value("translation_speed"), find_value("rotation_speed"));
 8002840:	4843      	ldr	r0, [pc, #268]	@ (8002950 <run+0x904>)
 8002842:	f7ff f861 	bl	8001908 <find_value>
 8002846:	4604      	mov	r4, r0
 8002848:	4842      	ldr	r0, [pc, #264]	@ (8002954 <run+0x908>)
 800284a:	f7ff f85d 	bl	8001908 <find_value>
 800284e:	4603      	mov	r3, r0
 8002850:	4619      	mov	r1, r3
 8002852:	4620      	mov	r0, r4
 8002854:	f7ff f814 	bl	8001880 <update_speeds>

            /////////////////// Evaluating the capture time //////////////////////////////////
            total_time_seconds = 0;
 8002858:	4b3f      	ldr	r3, [pc, #252]	@ (8002958 <run+0x90c>)
 800285a:	2200      	movs	r2, #0
 800285c:	601a      	str	r2, [r3, #0]
            // time of translations
            total_time_seconds += 2*get_translation_time((int)t_step)*(find_value("translation_number_of_points")-1)*find_value("rotation_number_of_points");
 800285e:	4b36      	ldr	r3, [pc, #216]	@ (8002938 <run+0x8ec>)
 8002860:	edd3 7a00 	vldr	s15, [r3]
 8002864:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002868:	ee17 0a90 	vmov	r0, s15
 800286c:	f7fe ffa4 	bl	80017b8 <get_translation_time>
 8002870:	4604      	mov	r4, r0
 8002872:	4830      	ldr	r0, [pc, #192]	@ (8002934 <run+0x8e8>)
 8002874:	f7ff f848 	bl	8001908 <find_value>
 8002878:	4603      	mov	r3, r0
 800287a:	3b01      	subs	r3, #1
 800287c:	fb03 f404 	mul.w	r4, r3, r4
 8002880:	4830      	ldr	r0, [pc, #192]	@ (8002944 <run+0x8f8>)
 8002882:	f7ff f841 	bl	8001908 <find_value>
 8002886:	4603      	mov	r3, r0
 8002888:	fb04 f303 	mul.w	r3, r4, r3
 800288c:	005a      	lsls	r2, r3, #1
 800288e:	4b32      	ldr	r3, [pc, #200]	@ (8002958 <run+0x90c>)
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	4413      	add	r3, r2
 8002894:	4a30      	ldr	r2, [pc, #192]	@ (8002958 <run+0x90c>)
 8002896:	6013      	str	r3, [r2, #0]
            
            // time of rotations
            total_time_seconds += 2*get_rotation_time((int)r_step)*(find_value("rotation_number_of_points")-1);
 8002898:	4b2b      	ldr	r3, [pc, #172]	@ (8002948 <run+0x8fc>)
 800289a:	edd3 7a00 	vldr	s15, [r3]
 800289e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80028a2:	ee17 0a90 	vmov	r0, s15
 80028a6:	f7fe ffb9 	bl	800181c <get_rotation_time>
 80028aa:	4604      	mov	r4, r0
 80028ac:	4825      	ldr	r0, [pc, #148]	@ (8002944 <run+0x8f8>)
 80028ae:	f7ff f82b 	bl	8001908 <find_value>
 80028b2:	4603      	mov	r3, r0
 80028b4:	3b01      	subs	r3, #1
 80028b6:	fb04 f303 	mul.w	r3, r4, r3
 80028ba:	005a      	lsls	r2, r3, #1
 80028bc:	4b26      	ldr	r3, [pc, #152]	@ (8002958 <run+0x90c>)
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	4413      	add	r3, r2
 80028c2:	4a25      	ldr	r2, [pc, #148]	@ (8002958 <run+0x90c>)
 80028c4:	6013      	str	r3, [r2, #0]
            
            // time of waiting
            total_time_seconds += (find_value("exposure_time")+find_value("saving_time")+find_value("margin_time"))*total_picture_number;
 80028c6:	4825      	ldr	r0, [pc, #148]	@ (800295c <run+0x910>)
 80028c8:	f7ff f81e 	bl	8001908 <find_value>
 80028cc:	4604      	mov	r4, r0
 80028ce:	4824      	ldr	r0, [pc, #144]	@ (8002960 <run+0x914>)
 80028d0:	f7ff f81a 	bl	8001908 <find_value>
 80028d4:	4603      	mov	r3, r0
 80028d6:	441c      	add	r4, r3
 80028d8:	4822      	ldr	r0, [pc, #136]	@ (8002964 <run+0x918>)
 80028da:	f7ff f815 	bl	8001908 <find_value>
 80028de:	4603      	mov	r3, r0
 80028e0:	4423      	add	r3, r4
 80028e2:	4a1a      	ldr	r2, [pc, #104]	@ (800294c <run+0x900>)
 80028e4:	6812      	ldr	r2, [r2, #0]
 80028e6:	fb03 f202 	mul.w	r2, r3, r2
 80028ea:	4b1b      	ldr	r3, [pc, #108]	@ (8002958 <run+0x90c>)
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	4413      	add	r3, r2
 80028f0:	e03a      	b.n	8002968 <run+0x91c>
 80028f2:	bf00      	nop
 80028f4:	20000ad8 	.word	0x20000ad8
 80028f8:	20000adc 	.word	0x20000adc
 80028fc:	20000ac0 	.word	0x20000ac0
 8002900:	0800ab00 	.word	0x0800ab00
 8002904:	0800ab2c 	.word	0x0800ab2c
 8002908:	0800aa98 	.word	0x0800aa98
 800290c:	20000ad4 	.word	0x20000ad4
 8002910:	20000acc 	.word	0x20000acc
 8002914:	20000ad0 	.word	0x20000ad0
 8002918:	0800ab64 	.word	0x0800ab64
 800291c:	0800aaec 	.word	0x0800aaec
 8002920:	20000654 	.word	0x20000654
 8002924:	0800abb0 	.word	0x0800abb0
 8002928:	20000a98 	.word	0x20000a98
 800292c:	0800aa1c 	.word	0x0800aa1c
 8002930:	0800a9c0 	.word	0x0800a9c0
 8002934:	0800abbc 	.word	0x0800abbc
 8002938:	2000065c 	.word	0x2000065c
 800293c:	0800aa38 	.word	0x0800aa38
 8002940:	0800a9dc 	.word	0x0800a9dc
 8002944:	0800abdc 	.word	0x0800abdc
 8002948:	20000660 	.word	0x20000660
 800294c:	20000ac4 	.word	0x20000ac4
 8002950:	0800abf8 	.word	0x0800abf8
 8002954:	0800ac0c 	.word	0x0800ac0c
 8002958:	20000ac8 	.word	0x20000ac8
 800295c:	0800a9f4 	.word	0x0800a9f4
 8002960:	0800aa04 	.word	0x0800aa04
 8002964:	0800aa10 	.word	0x0800aa10
 8002968:	4a34      	ldr	r2, [pc, #208]	@ (8002a3c <run+0x9f0>)
 800296a:	6013      	str	r3, [r2, #0]

            // Notifying pc of the change of steps

            char message[BUFF_SIZE] = {" "};
 800296c:	2320      	movs	r3, #32
 800296e:	647b      	str	r3, [r7, #68]	@ 0x44
 8002970:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8002974:	227c      	movs	r2, #124	@ 0x7c
 8002976:	2100      	movs	r1, #0
 8002978:	4618      	mov	r0, r3
 800297a:	f005 fde8 	bl	800854e <memset>
            snprintf(message, sizeof(message), "estimatedTime %d",total_time_seconds);
 800297e:	4b2f      	ldr	r3, [pc, #188]	@ (8002a3c <run+0x9f0>)
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	f107 0044 	add.w	r0, r7, #68	@ 0x44
 8002986:	4a2e      	ldr	r2, [pc, #184]	@ (8002a40 <run+0x9f4>)
 8002988:	2180      	movs	r1, #128	@ 0x80
 800298a:	f005 fd69 	bl	8008460 <sniprintf>
            transmit_to_pc(&message);
 800298e:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8002992:	4618      	mov	r0, r3
 8002994:	f7fe fc28 	bl	80011e8 <transmit_to_pc>
            memset(message, 0, sizeof(message));
 8002998:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 800299c:	2280      	movs	r2, #128	@ 0x80
 800299e:	2100      	movs	r1, #0
 80029a0:	4618      	mov	r0, r3
 80029a2:	f005 fdd4 	bl	800854e <memset>

            
            snprintf(message, sizeof(message), "logSettings Changed steps | Translation step : %f mm, Rotation step : %f", t_step, r_step);
 80029a6:	4b27      	ldr	r3, [pc, #156]	@ (8002a44 <run+0x9f8>)
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	4618      	mov	r0, r3
 80029ac:	f7fd fddc 	bl	8000568 <__aeabi_f2d>
 80029b0:	4604      	mov	r4, r0
 80029b2:	460d      	mov	r5, r1
 80029b4:	4b24      	ldr	r3, [pc, #144]	@ (8002a48 <run+0x9fc>)
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	4618      	mov	r0, r3
 80029ba:	f7fd fdd5 	bl	8000568 <__aeabi_f2d>
 80029be:	4602      	mov	r2, r0
 80029c0:	460b      	mov	r3, r1
 80029c2:	f107 0044 	add.w	r0, r7, #68	@ 0x44
 80029c6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80029ca:	e9cd 4500 	strd	r4, r5, [sp]
 80029ce:	4a1f      	ldr	r2, [pc, #124]	@ (8002a4c <run+0xa00>)
 80029d0:	2180      	movs	r1, #128	@ 0x80
 80029d2:	f005 fd45 	bl	8008460 <sniprintf>
            transmit_to_pc(&message);
 80029d6:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80029da:	4618      	mov	r0, r3
 80029dc:	f7fe fc04 	bl	80011e8 <transmit_to_pc>
            memset(message, 0, sizeof(message));
 80029e0:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80029e4:	2280      	movs	r2, #128	@ 0x80
 80029e6:	2100      	movs	r1, #0
 80029e8:	4618      	mov	r0, r3
 80029ea:	f005 fdb0 	bl	800854e <memset>

            snprintf(message, sizeof(message), "total %d %d %d %d %d",find_value("translation_ending_point"),find_value("rotation_ending_point"), find_value("translation_number_of_points"), find_value("rotation_number_of_points"), total_picture_number);
 80029ee:	4818      	ldr	r0, [pc, #96]	@ (8002a50 <run+0xa04>)
 80029f0:	f7fe ff8a 	bl	8001908 <find_value>
 80029f4:	4606      	mov	r6, r0
 80029f6:	4817      	ldr	r0, [pc, #92]	@ (8002a54 <run+0xa08>)
 80029f8:	f7fe ff86 	bl	8001908 <find_value>
 80029fc:	4604      	mov	r4, r0
 80029fe:	4816      	ldr	r0, [pc, #88]	@ (8002a58 <run+0xa0c>)
 8002a00:	f7fe ff82 	bl	8001908 <find_value>
 8002a04:	4605      	mov	r5, r0
 8002a06:	4815      	ldr	r0, [pc, #84]	@ (8002a5c <run+0xa10>)
 8002a08:	f7fe ff7e 	bl	8001908 <find_value>
 8002a0c:	4602      	mov	r2, r0
 8002a0e:	4b14      	ldr	r3, [pc, #80]	@ (8002a60 <run+0xa14>)
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f107 0044 	add.w	r0, r7, #68	@ 0x44
 8002a16:	9303      	str	r3, [sp, #12]
 8002a18:	9202      	str	r2, [sp, #8]
 8002a1a:	9501      	str	r5, [sp, #4]
 8002a1c:	9400      	str	r4, [sp, #0]
 8002a1e:	4633      	mov	r3, r6
 8002a20:	4a10      	ldr	r2, [pc, #64]	@ (8002a64 <run+0xa18>)
 8002a22:	2180      	movs	r1, #128	@ 0x80
 8002a24:	f005 fd1c 	bl	8008460 <sniprintf>
            transmit_to_pc(&message);
 8002a28:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8002a2c:	4618      	mov	r0, r3
 8002a2e:	f7fe fbdb 	bl	80011e8 <transmit_to_pc>

            state = LISTENING_STATE;
 8002a32:	4b0d      	ldr	r3, [pc, #52]	@ (8002a68 <run+0xa1c>)
 8002a34:	2200      	movs	r2, #0
 8002a36:	601a      	str	r2, [r3, #0]
        if (state == MOVING_STATE){
 8002a38:	f7ff bb0d 	b.w	8002056 <run+0xa>
 8002a3c:	20000ac8 	.word	0x20000ac8
 8002a40:	0800ac1c 	.word	0x0800ac1c
 8002a44:	2000065c 	.word	0x2000065c
 8002a48:	20000660 	.word	0x20000660
 8002a4c:	0800ac30 	.word	0x0800ac30
 8002a50:	0800aa1c 	.word	0x0800aa1c
 8002a54:	0800aa38 	.word	0x0800aa38
 8002a58:	0800abbc 	.word	0x0800abbc
 8002a5c:	0800abdc 	.word	0x0800abdc
 8002a60:	20000ac4 	.word	0x20000ac4
 8002a64:	0800ac7c 	.word	0x0800ac7c
 8002a68:	20000ac0 	.word	0x20000ac0

08002a6c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002a6c:	b480      	push	{r7}
 8002a6e:	b083      	sub	sp, #12
 8002a70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a72:	4b0f      	ldr	r3, [pc, #60]	@ (8002ab0 <HAL_MspInit+0x44>)
 8002a74:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a76:	4a0e      	ldr	r2, [pc, #56]	@ (8002ab0 <HAL_MspInit+0x44>)
 8002a78:	f043 0301 	orr.w	r3, r3, #1
 8002a7c:	6613      	str	r3, [r2, #96]	@ 0x60
 8002a7e:	4b0c      	ldr	r3, [pc, #48]	@ (8002ab0 <HAL_MspInit+0x44>)
 8002a80:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a82:	f003 0301 	and.w	r3, r3, #1
 8002a86:	607b      	str	r3, [r7, #4]
 8002a88:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002a8a:	4b09      	ldr	r3, [pc, #36]	@ (8002ab0 <HAL_MspInit+0x44>)
 8002a8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a8e:	4a08      	ldr	r2, [pc, #32]	@ (8002ab0 <HAL_MspInit+0x44>)
 8002a90:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002a94:	6593      	str	r3, [r2, #88]	@ 0x58
 8002a96:	4b06      	ldr	r3, [pc, #24]	@ (8002ab0 <HAL_MspInit+0x44>)
 8002a98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a9a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a9e:	603b      	str	r3, [r7, #0]
 8002aa0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002aa2:	bf00      	nop
 8002aa4:	370c      	adds	r7, #12
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aac:	4770      	bx	lr
 8002aae:	bf00      	nop
 8002ab0:	40021000 	.word	0x40021000

08002ab4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002ab4:	b480      	push	{r7}
 8002ab6:	b087      	sub	sp, #28
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002ac4:	d10c      	bne.n	8002ae0 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002ac6:	4b24      	ldr	r3, [pc, #144]	@ (8002b58 <HAL_TIM_Base_MspInit+0xa4>)
 8002ac8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002aca:	4a23      	ldr	r2, [pc, #140]	@ (8002b58 <HAL_TIM_Base_MspInit+0xa4>)
 8002acc:	f043 0301 	orr.w	r3, r3, #1
 8002ad0:	6593      	str	r3, [r2, #88]	@ 0x58
 8002ad2:	4b21      	ldr	r3, [pc, #132]	@ (8002b58 <HAL_TIM_Base_MspInit+0xa4>)
 8002ad4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ad6:	f003 0301 	and.w	r3, r3, #1
 8002ada:	617b      	str	r3, [r7, #20]
 8002adc:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 8002ade:	e034      	b.n	8002b4a <HAL_TIM_Base_MspInit+0x96>
  else if(htim_base->Instance==TIM3)
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	4a1d      	ldr	r2, [pc, #116]	@ (8002b5c <HAL_TIM_Base_MspInit+0xa8>)
 8002ae6:	4293      	cmp	r3, r2
 8002ae8:	d10c      	bne.n	8002b04 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002aea:	4b1b      	ldr	r3, [pc, #108]	@ (8002b58 <HAL_TIM_Base_MspInit+0xa4>)
 8002aec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002aee:	4a1a      	ldr	r2, [pc, #104]	@ (8002b58 <HAL_TIM_Base_MspInit+0xa4>)
 8002af0:	f043 0302 	orr.w	r3, r3, #2
 8002af4:	6593      	str	r3, [r2, #88]	@ 0x58
 8002af6:	4b18      	ldr	r3, [pc, #96]	@ (8002b58 <HAL_TIM_Base_MspInit+0xa4>)
 8002af8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002afa:	f003 0302 	and.w	r3, r3, #2
 8002afe:	613b      	str	r3, [r7, #16]
 8002b00:	693b      	ldr	r3, [r7, #16]
}
 8002b02:	e022      	b.n	8002b4a <HAL_TIM_Base_MspInit+0x96>
  else if(htim_base->Instance==TIM5)
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	4a15      	ldr	r2, [pc, #84]	@ (8002b60 <HAL_TIM_Base_MspInit+0xac>)
 8002b0a:	4293      	cmp	r3, r2
 8002b0c:	d10c      	bne.n	8002b28 <HAL_TIM_Base_MspInit+0x74>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002b0e:	4b12      	ldr	r3, [pc, #72]	@ (8002b58 <HAL_TIM_Base_MspInit+0xa4>)
 8002b10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b12:	4a11      	ldr	r2, [pc, #68]	@ (8002b58 <HAL_TIM_Base_MspInit+0xa4>)
 8002b14:	f043 0308 	orr.w	r3, r3, #8
 8002b18:	6593      	str	r3, [r2, #88]	@ 0x58
 8002b1a:	4b0f      	ldr	r3, [pc, #60]	@ (8002b58 <HAL_TIM_Base_MspInit+0xa4>)
 8002b1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b1e:	f003 0308 	and.w	r3, r3, #8
 8002b22:	60fb      	str	r3, [r7, #12]
 8002b24:	68fb      	ldr	r3, [r7, #12]
}
 8002b26:	e010      	b.n	8002b4a <HAL_TIM_Base_MspInit+0x96>
  else if(htim_base->Instance==TIM16)
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	4a0d      	ldr	r2, [pc, #52]	@ (8002b64 <HAL_TIM_Base_MspInit+0xb0>)
 8002b2e:	4293      	cmp	r3, r2
 8002b30:	d10b      	bne.n	8002b4a <HAL_TIM_Base_MspInit+0x96>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8002b32:	4b09      	ldr	r3, [pc, #36]	@ (8002b58 <HAL_TIM_Base_MspInit+0xa4>)
 8002b34:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b36:	4a08      	ldr	r2, [pc, #32]	@ (8002b58 <HAL_TIM_Base_MspInit+0xa4>)
 8002b38:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002b3c:	6613      	str	r3, [r2, #96]	@ 0x60
 8002b3e:	4b06      	ldr	r3, [pc, #24]	@ (8002b58 <HAL_TIM_Base_MspInit+0xa4>)
 8002b40:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b46:	60bb      	str	r3, [r7, #8]
 8002b48:	68bb      	ldr	r3, [r7, #8]
}
 8002b4a:	bf00      	nop
 8002b4c:	371c      	adds	r7, #28
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b54:	4770      	bx	lr
 8002b56:	bf00      	nop
 8002b58:	40021000 	.word	0x40021000
 8002b5c:	40000400 	.word	0x40000400
 8002b60:	40000c00 	.word	0x40000c00
 8002b64:	40014400 	.word	0x40014400

08002b68 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	b088      	sub	sp, #32
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b70:	f107 030c 	add.w	r3, r7, #12
 8002b74:	2200      	movs	r2, #0
 8002b76:	601a      	str	r2, [r3, #0]
 8002b78:	605a      	str	r2, [r3, #4]
 8002b7a:	609a      	str	r2, [r3, #8]
 8002b7c:	60da      	str	r2, [r3, #12]
 8002b7e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM16)
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	4a11      	ldr	r2, [pc, #68]	@ (8002bcc <HAL_TIM_MspPostInit+0x64>)
 8002b86:	4293      	cmp	r3, r2
 8002b88:	d11c      	bne.n	8002bc4 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM16_MspPostInit 0 */

  /* USER CODE END TIM16_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b8a:	4b11      	ldr	r3, [pc, #68]	@ (8002bd0 <HAL_TIM_MspPostInit+0x68>)
 8002b8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b8e:	4a10      	ldr	r2, [pc, #64]	@ (8002bd0 <HAL_TIM_MspPostInit+0x68>)
 8002b90:	f043 0301 	orr.w	r3, r3, #1
 8002b94:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002b96:	4b0e      	ldr	r3, [pc, #56]	@ (8002bd0 <HAL_TIM_MspPostInit+0x68>)
 8002b98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b9a:	f003 0301 	and.w	r3, r3, #1
 8002b9e:	60bb      	str	r3, [r7, #8]
 8002ba0:	68bb      	ldr	r3, [r7, #8]
    /**TIM16 GPIO Configuration
    PA6     ------> TIM16_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002ba2:	2340      	movs	r3, #64	@ 0x40
 8002ba4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ba6:	2302      	movs	r3, #2
 8002ba8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002baa:	2300      	movs	r3, #0
 8002bac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bae:	2300      	movs	r3, #0
 8002bb0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF14_TIM16;
 8002bb2:	230e      	movs	r3, #14
 8002bb4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bb6:	f107 030c 	add.w	r3, r7, #12
 8002bba:	4619      	mov	r1, r3
 8002bbc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002bc0:	f000 fbea 	bl	8003398 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM16_MspPostInit 1 */

  /* USER CODE END TIM16_MspPostInit 1 */
  }

}
 8002bc4:	bf00      	nop
 8002bc6:	3720      	adds	r7, #32
 8002bc8:	46bd      	mov	sp, r7
 8002bca:	bd80      	pop	{r7, pc}
 8002bcc:	40014400 	.word	0x40014400
 8002bd0:	40021000 	.word	0x40021000

08002bd4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002bd4:	b580      	push	{r7, lr}
 8002bd6:	b0ac      	sub	sp, #176	@ 0xb0
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bdc:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002be0:	2200      	movs	r2, #0
 8002be2:	601a      	str	r2, [r3, #0]
 8002be4:	605a      	str	r2, [r3, #4]
 8002be6:	609a      	str	r2, [r3, #8]
 8002be8:	60da      	str	r2, [r3, #12]
 8002bea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002bec:	f107 0314 	add.w	r3, r7, #20
 8002bf0:	2288      	movs	r2, #136	@ 0x88
 8002bf2:	2100      	movs	r1, #0
 8002bf4:	4618      	mov	r0, r3
 8002bf6:	f005 fcaa 	bl	800854e <memset>
  if(huart->Instance==USART2)
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	4a25      	ldr	r2, [pc, #148]	@ (8002c94 <HAL_UART_MspInit+0xc0>)
 8002c00:	4293      	cmp	r3, r2
 8002c02:	d143      	bne.n	8002c8c <HAL_UART_MspInit+0xb8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002c04:	2302      	movs	r3, #2
 8002c06:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002c08:	2300      	movs	r3, #0
 8002c0a:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002c0c:	f107 0314 	add.w	r3, r7, #20
 8002c10:	4618      	mov	r0, r3
 8002c12:	f001 fbff 	bl	8004414 <HAL_RCCEx_PeriphCLKConfig>
 8002c16:	4603      	mov	r3, r0
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d001      	beq.n	8002c20 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002c1c:	f7ff fa10 	bl	8002040 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002c20:	4b1d      	ldr	r3, [pc, #116]	@ (8002c98 <HAL_UART_MspInit+0xc4>)
 8002c22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c24:	4a1c      	ldr	r2, [pc, #112]	@ (8002c98 <HAL_UART_MspInit+0xc4>)
 8002c26:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002c2a:	6593      	str	r3, [r2, #88]	@ 0x58
 8002c2c:	4b1a      	ldr	r3, [pc, #104]	@ (8002c98 <HAL_UART_MspInit+0xc4>)
 8002c2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c30:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c34:	613b      	str	r3, [r7, #16]
 8002c36:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c38:	4b17      	ldr	r3, [pc, #92]	@ (8002c98 <HAL_UART_MspInit+0xc4>)
 8002c3a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c3c:	4a16      	ldr	r2, [pc, #88]	@ (8002c98 <HAL_UART_MspInit+0xc4>)
 8002c3e:	f043 0301 	orr.w	r3, r3, #1
 8002c42:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002c44:	4b14      	ldr	r3, [pc, #80]	@ (8002c98 <HAL_UART_MspInit+0xc4>)
 8002c46:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c48:	f003 0301 	and.w	r3, r3, #1
 8002c4c:	60fb      	str	r3, [r7, #12]
 8002c4e:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002c50:	230c      	movs	r3, #12
 8002c52:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c56:	2302      	movs	r3, #2
 8002c58:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c5c:	2300      	movs	r3, #0
 8002c5e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c62:	2303      	movs	r3, #3
 8002c64:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002c68:	2307      	movs	r3, #7
 8002c6a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c6e:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002c72:	4619      	mov	r1, r3
 8002c74:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002c78:	f000 fb8e 	bl	8003398 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	2100      	movs	r1, #0
 8002c80:	2026      	movs	r0, #38	@ 0x26
 8002c82:	f000 fad4 	bl	800322e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002c86:	2026      	movs	r0, #38	@ 0x26
 8002c88:	f000 faed 	bl	8003266 <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8002c8c:	bf00      	nop
 8002c8e:	37b0      	adds	r7, #176	@ 0xb0
 8002c90:	46bd      	mov	sp, r7
 8002c92:	bd80      	pop	{r7, pc}
 8002c94:	40004400 	.word	0x40004400
 8002c98:	40021000 	.word	0x40021000

08002c9c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002c9c:	b480      	push	{r7}
 8002c9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002ca0:	bf00      	nop
 8002ca2:	e7fd      	b.n	8002ca0 <NMI_Handler+0x4>

08002ca4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002ca4:	b480      	push	{r7}
 8002ca6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002ca8:	bf00      	nop
 8002caa:	e7fd      	b.n	8002ca8 <HardFault_Handler+0x4>

08002cac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002cac:	b480      	push	{r7}
 8002cae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002cb0:	bf00      	nop
 8002cb2:	e7fd      	b.n	8002cb0 <MemManage_Handler+0x4>

08002cb4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002cb4:	b480      	push	{r7}
 8002cb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002cb8:	bf00      	nop
 8002cba:	e7fd      	b.n	8002cb8 <BusFault_Handler+0x4>

08002cbc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002cbc:	b480      	push	{r7}
 8002cbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002cc0:	bf00      	nop
 8002cc2:	e7fd      	b.n	8002cc0 <UsageFault_Handler+0x4>

08002cc4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002cc4:	b480      	push	{r7}
 8002cc6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002cc8:	bf00      	nop
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd0:	4770      	bx	lr

08002cd2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002cd2:	b480      	push	{r7}
 8002cd4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002cd6:	bf00      	nop
 8002cd8:	46bd      	mov	sp, r7
 8002cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cde:	4770      	bx	lr

08002ce0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002ce0:	b480      	push	{r7}
 8002ce2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002ce4:	bf00      	nop
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cec:	4770      	bx	lr

08002cee <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002cee:	b580      	push	{r7, lr}
 8002cf0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002cf2:	f000 f9a1 	bl	8003038 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002cf6:	bf00      	nop
 8002cf8:	bd80      	pop	{r7, pc}
	...

08002cfc <USART2_IRQHandler>:
/******************************************************************************/

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void){
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */
  
  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002d00:	4802      	ldr	r0, [pc, #8]	@ (8002d0c <USART2_IRQHandler+0x10>)
 8002d02:	f003 fb45 	bl	8006390 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002d06:	bf00      	nop
 8002d08:	bd80      	pop	{r7, pc}
 8002d0a:	bf00      	nop
 8002d0c:	2000098c 	.word	0x2000098c

08002d10 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002d10:	b480      	push	{r7}
 8002d12:	af00      	add	r7, sp, #0
  return 1;
 8002d14:	2301      	movs	r3, #1
}
 8002d16:	4618      	mov	r0, r3
 8002d18:	46bd      	mov	sp, r7
 8002d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d1e:	4770      	bx	lr

08002d20 <_kill>:

int _kill(int pid, int sig)
{
 8002d20:	b580      	push	{r7, lr}
 8002d22:	b082      	sub	sp, #8
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	6078      	str	r0, [r7, #4]
 8002d28:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002d2a:	f005 fcd1 	bl	80086d0 <__errno>
 8002d2e:	4603      	mov	r3, r0
 8002d30:	2216      	movs	r2, #22
 8002d32:	601a      	str	r2, [r3, #0]
  return -1;
 8002d34:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002d38:	4618      	mov	r0, r3
 8002d3a:	3708      	adds	r7, #8
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	bd80      	pop	{r7, pc}

08002d40 <_exit>:

void _exit (int status)
{
 8002d40:	b580      	push	{r7, lr}
 8002d42:	b082      	sub	sp, #8
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002d48:	f04f 31ff 	mov.w	r1, #4294967295
 8002d4c:	6878      	ldr	r0, [r7, #4]
 8002d4e:	f7ff ffe7 	bl	8002d20 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002d52:	bf00      	nop
 8002d54:	e7fd      	b.n	8002d52 <_exit+0x12>

08002d56 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002d56:	b580      	push	{r7, lr}
 8002d58:	b086      	sub	sp, #24
 8002d5a:	af00      	add	r7, sp, #0
 8002d5c:	60f8      	str	r0, [r7, #12]
 8002d5e:	60b9      	str	r1, [r7, #8]
 8002d60:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d62:	2300      	movs	r3, #0
 8002d64:	617b      	str	r3, [r7, #20]
 8002d66:	e00a      	b.n	8002d7e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002d68:	f3af 8000 	nop.w
 8002d6c:	4601      	mov	r1, r0
 8002d6e:	68bb      	ldr	r3, [r7, #8]
 8002d70:	1c5a      	adds	r2, r3, #1
 8002d72:	60ba      	str	r2, [r7, #8]
 8002d74:	b2ca      	uxtb	r2, r1
 8002d76:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d78:	697b      	ldr	r3, [r7, #20]
 8002d7a:	3301      	adds	r3, #1
 8002d7c:	617b      	str	r3, [r7, #20]
 8002d7e:	697a      	ldr	r2, [r7, #20]
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	429a      	cmp	r2, r3
 8002d84:	dbf0      	blt.n	8002d68 <_read+0x12>
  }

  return len;
 8002d86:	687b      	ldr	r3, [r7, #4]
}
 8002d88:	4618      	mov	r0, r3
 8002d8a:	3718      	adds	r7, #24
 8002d8c:	46bd      	mov	sp, r7
 8002d8e:	bd80      	pop	{r7, pc}

08002d90 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002d90:	b580      	push	{r7, lr}
 8002d92:	b086      	sub	sp, #24
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	60f8      	str	r0, [r7, #12]
 8002d98:	60b9      	str	r1, [r7, #8]
 8002d9a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d9c:	2300      	movs	r3, #0
 8002d9e:	617b      	str	r3, [r7, #20]
 8002da0:	e009      	b.n	8002db6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002da2:	68bb      	ldr	r3, [r7, #8]
 8002da4:	1c5a      	adds	r2, r3, #1
 8002da6:	60ba      	str	r2, [r7, #8]
 8002da8:	781b      	ldrb	r3, [r3, #0]
 8002daa:	4618      	mov	r0, r3
 8002dac:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002db0:	697b      	ldr	r3, [r7, #20]
 8002db2:	3301      	adds	r3, #1
 8002db4:	617b      	str	r3, [r7, #20]
 8002db6:	697a      	ldr	r2, [r7, #20]
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	429a      	cmp	r2, r3
 8002dbc:	dbf1      	blt.n	8002da2 <_write+0x12>
  }
  return len;
 8002dbe:	687b      	ldr	r3, [r7, #4]
}
 8002dc0:	4618      	mov	r0, r3
 8002dc2:	3718      	adds	r7, #24
 8002dc4:	46bd      	mov	sp, r7
 8002dc6:	bd80      	pop	{r7, pc}

08002dc8 <_close>:

int _close(int file)
{
 8002dc8:	b480      	push	{r7}
 8002dca:	b083      	sub	sp, #12
 8002dcc:	af00      	add	r7, sp, #0
 8002dce:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002dd0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002dd4:	4618      	mov	r0, r3
 8002dd6:	370c      	adds	r7, #12
 8002dd8:	46bd      	mov	sp, r7
 8002dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dde:	4770      	bx	lr

08002de0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002de0:	b480      	push	{r7}
 8002de2:	b083      	sub	sp, #12
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	6078      	str	r0, [r7, #4]
 8002de8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002dea:	683b      	ldr	r3, [r7, #0]
 8002dec:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002df0:	605a      	str	r2, [r3, #4]
  return 0;
 8002df2:	2300      	movs	r3, #0
}
 8002df4:	4618      	mov	r0, r3
 8002df6:	370c      	adds	r7, #12
 8002df8:	46bd      	mov	sp, r7
 8002dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dfe:	4770      	bx	lr

08002e00 <_isatty>:

int _isatty(int file)
{
 8002e00:	b480      	push	{r7}
 8002e02:	b083      	sub	sp, #12
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002e08:	2301      	movs	r3, #1
}
 8002e0a:	4618      	mov	r0, r3
 8002e0c:	370c      	adds	r7, #12
 8002e0e:	46bd      	mov	sp, r7
 8002e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e14:	4770      	bx	lr

08002e16 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002e16:	b480      	push	{r7}
 8002e18:	b085      	sub	sp, #20
 8002e1a:	af00      	add	r7, sp, #0
 8002e1c:	60f8      	str	r0, [r7, #12]
 8002e1e:	60b9      	str	r1, [r7, #8]
 8002e20:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002e22:	2300      	movs	r3, #0
}
 8002e24:	4618      	mov	r0, r3
 8002e26:	3714      	adds	r7, #20
 8002e28:	46bd      	mov	sp, r7
 8002e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e2e:	4770      	bx	lr

08002e30 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002e30:	b580      	push	{r7, lr}
 8002e32:	b086      	sub	sp, #24
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002e38:	4a14      	ldr	r2, [pc, #80]	@ (8002e8c <_sbrk+0x5c>)
 8002e3a:	4b15      	ldr	r3, [pc, #84]	@ (8002e90 <_sbrk+0x60>)
 8002e3c:	1ad3      	subs	r3, r2, r3
 8002e3e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002e40:	697b      	ldr	r3, [r7, #20]
 8002e42:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002e44:	4b13      	ldr	r3, [pc, #76]	@ (8002e94 <_sbrk+0x64>)
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d102      	bne.n	8002e52 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002e4c:	4b11      	ldr	r3, [pc, #68]	@ (8002e94 <_sbrk+0x64>)
 8002e4e:	4a12      	ldr	r2, [pc, #72]	@ (8002e98 <_sbrk+0x68>)
 8002e50:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002e52:	4b10      	ldr	r3, [pc, #64]	@ (8002e94 <_sbrk+0x64>)
 8002e54:	681a      	ldr	r2, [r3, #0]
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	4413      	add	r3, r2
 8002e5a:	693a      	ldr	r2, [r7, #16]
 8002e5c:	429a      	cmp	r2, r3
 8002e5e:	d207      	bcs.n	8002e70 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002e60:	f005 fc36 	bl	80086d0 <__errno>
 8002e64:	4603      	mov	r3, r0
 8002e66:	220c      	movs	r2, #12
 8002e68:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002e6a:	f04f 33ff 	mov.w	r3, #4294967295
 8002e6e:	e009      	b.n	8002e84 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002e70:	4b08      	ldr	r3, [pc, #32]	@ (8002e94 <_sbrk+0x64>)
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002e76:	4b07      	ldr	r3, [pc, #28]	@ (8002e94 <_sbrk+0x64>)
 8002e78:	681a      	ldr	r2, [r3, #0]
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	4413      	add	r3, r2
 8002e7e:	4a05      	ldr	r2, [pc, #20]	@ (8002e94 <_sbrk+0x64>)
 8002e80:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002e82:	68fb      	ldr	r3, [r7, #12]
}
 8002e84:	4618      	mov	r0, r3
 8002e86:	3718      	adds	r7, #24
 8002e88:	46bd      	mov	sp, r7
 8002e8a:	bd80      	pop	{r7, pc}
 8002e8c:	20018000 	.word	0x20018000
 8002e90:	00000400 	.word	0x00000400
 8002e94:	20000ae0 	.word	0x20000ae0
 8002e98:	20000c38 	.word	0x20000c38

08002e9c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002e9c:	b480      	push	{r7}
 8002e9e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002ea0:	4b06      	ldr	r3, [pc, #24]	@ (8002ebc <SystemInit+0x20>)
 8002ea2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ea6:	4a05      	ldr	r2, [pc, #20]	@ (8002ebc <SystemInit+0x20>)
 8002ea8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002eac:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8002eb0:	bf00      	nop
 8002eb2:	46bd      	mov	sp, r7
 8002eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb8:	4770      	bx	lr
 8002eba:	bf00      	nop
 8002ebc:	e000ed00 	.word	0xe000ed00

08002ec0 <delayMicroseconds>:
#include "stm32l4xx.h"

void delayMicroseconds(int delay){
 8002ec0:	e92d 03b0 	stmdb	sp!, {r4, r5, r7, r8, r9}
 8002ec4:	b085      	sub	sp, #20
 8002ec6:	af00      	add	r7, sp, #0
 8002ec8:	6078      	str	r0, [r7, #4]
	int startingValue = TIM5->CNT;
 8002eca:	4917      	ldr	r1, [pc, #92]	@ (8002f28 <delayMicroseconds+0x68>)
 8002ecc:	6a49      	ldr	r1, [r1, #36]	@ 0x24
 8002ece:	60f9      	str	r1, [r7, #12]

	// Handling the timer overflow
	if (startingValue >= 4294967295-delay-1){
 8002ed0:	68f9      	ldr	r1, [r7, #12]
 8002ed2:	17c8      	asrs	r0, r1, #31
 8002ed4:	460c      	mov	r4, r1
 8002ed6:	4605      	mov	r5, r0
 8002ed8:	6879      	ldr	r1, [r7, #4]
 8002eda:	17c8      	asrs	r0, r1, #31
 8002edc:	4688      	mov	r8, r1
 8002ede:	4681      	mov	r9, r0
 8002ee0:	f06f 0001 	mvn.w	r0, #1
 8002ee4:	2100      	movs	r1, #0
 8002ee6:	ebb0 0208 	subs.w	r2, r0, r8
 8002eea:	eb61 0309 	sbc.w	r3, r1, r9
 8002eee:	4294      	cmp	r4, r2
 8002ef0:	eb75 0303 	sbcs.w	r3, r5, r3
 8002ef4:	db04      	blt.n	8002f00 <delayMicroseconds+0x40>
		TIM5->CNT = 0;
 8002ef6:	4b0c      	ldr	r3, [pc, #48]	@ (8002f28 <delayMicroseconds+0x68>)
 8002ef8:	2200      	movs	r2, #0
 8002efa:	625a      	str	r2, [r3, #36]	@ 0x24
		startingValue = 0;
 8002efc:	2300      	movs	r3, #0
 8002efe:	60fb      	str	r3, [r7, #12]
	}

	int readValue = startingValue;
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	60bb      	str	r3, [r7, #8]
	while(readValue-startingValue<delay){
 8002f04:	e002      	b.n	8002f0c <delayMicroseconds+0x4c>
		readValue =TIM5->CNT;
 8002f06:	4b08      	ldr	r3, [pc, #32]	@ (8002f28 <delayMicroseconds+0x68>)
 8002f08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f0a:	60bb      	str	r3, [r7, #8]
	while(readValue-startingValue<delay){
 8002f0c:	68ba      	ldr	r2, [r7, #8]
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	1ad3      	subs	r3, r2, r3
 8002f12:	687a      	ldr	r2, [r7, #4]
 8002f14:	429a      	cmp	r2, r3
 8002f16:	dcf6      	bgt.n	8002f06 <delayMicroseconds+0x46>
	}
}
 8002f18:	bf00      	nop
 8002f1a:	bf00      	nop
 8002f1c:	3714      	adds	r7, #20
 8002f1e:	46bd      	mov	sp, r7
 8002f20:	e8bd 03b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9}
 8002f24:	4770      	bx	lr
 8002f26:	bf00      	nop
 8002f28:	40000c00 	.word	0x40000c00

08002f2c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002f2c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002f64 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002f30:	f7ff ffb4 	bl	8002e9c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002f34:	480c      	ldr	r0, [pc, #48]	@ (8002f68 <LoopForever+0x6>)
  ldr r1, =_edata
 8002f36:	490d      	ldr	r1, [pc, #52]	@ (8002f6c <LoopForever+0xa>)
  ldr r2, =_sidata
 8002f38:	4a0d      	ldr	r2, [pc, #52]	@ (8002f70 <LoopForever+0xe>)
  movs r3, #0
 8002f3a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002f3c:	e002      	b.n	8002f44 <LoopCopyDataInit>

08002f3e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002f3e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002f40:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002f42:	3304      	adds	r3, #4

08002f44 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002f44:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002f46:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002f48:	d3f9      	bcc.n	8002f3e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002f4a:	4a0a      	ldr	r2, [pc, #40]	@ (8002f74 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002f4c:	4c0a      	ldr	r4, [pc, #40]	@ (8002f78 <LoopForever+0x16>)
  movs r3, #0
 8002f4e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002f50:	e001      	b.n	8002f56 <LoopFillZerobss>

08002f52 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002f52:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002f54:	3204      	adds	r2, #4

08002f56 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002f56:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002f58:	d3fb      	bcc.n	8002f52 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002f5a:	f005 fbbf 	bl	80086dc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002f5e:	f7fe fdd3 	bl	8001b08 <main>

08002f62 <LoopForever>:

LoopForever:
    b LoopForever
 8002f62:	e7fe      	b.n	8002f62 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002f64:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8002f68:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002f6c:	20000838 	.word	0x20000838
  ldr r2, =_sidata
 8002f70:	0800b0bc 	.word	0x0800b0bc
  ldr r2, =_sbss
 8002f74:	20000838 	.word	0x20000838
  ldr r4, =_ebss
 8002f78:	20000c34 	.word	0x20000c34

08002f7c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002f7c:	e7fe      	b.n	8002f7c <ADC1_2_IRQHandler>
	...

08002f80 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002f80:	b580      	push	{r7, lr}
 8002f82:	b082      	sub	sp, #8
 8002f84:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002f86:	2300      	movs	r3, #0
 8002f88:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002f8a:	4b0c      	ldr	r3, [pc, #48]	@ (8002fbc <HAL_Init+0x3c>)
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	4a0b      	ldr	r2, [pc, #44]	@ (8002fbc <HAL_Init+0x3c>)
 8002f90:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f94:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002f96:	2003      	movs	r0, #3
 8002f98:	f000 f93e 	bl	8003218 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002f9c:	2000      	movs	r0, #0
 8002f9e:	f000 f80f 	bl	8002fc0 <HAL_InitTick>
 8002fa2:	4603      	mov	r3, r0
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d002      	beq.n	8002fae <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8002fa8:	2301      	movs	r3, #1
 8002faa:	71fb      	strb	r3, [r7, #7]
 8002fac:	e001      	b.n	8002fb2 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002fae:	f7ff fd5d 	bl	8002a6c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002fb2:	79fb      	ldrb	r3, [r7, #7]
}
 8002fb4:	4618      	mov	r0, r3
 8002fb6:	3708      	adds	r7, #8
 8002fb8:	46bd      	mov	sp, r7
 8002fba:	bd80      	pop	{r7, pc}
 8002fbc:	40022000 	.word	0x40022000

08002fc0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	b084      	sub	sp, #16
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002fc8:	2300      	movs	r3, #0
 8002fca:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002fcc:	4b17      	ldr	r3, [pc, #92]	@ (800302c <HAL_InitTick+0x6c>)
 8002fce:	781b      	ldrb	r3, [r3, #0]
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d023      	beq.n	800301c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002fd4:	4b16      	ldr	r3, [pc, #88]	@ (8003030 <HAL_InitTick+0x70>)
 8002fd6:	681a      	ldr	r2, [r3, #0]
 8002fd8:	4b14      	ldr	r3, [pc, #80]	@ (800302c <HAL_InitTick+0x6c>)
 8002fda:	781b      	ldrb	r3, [r3, #0]
 8002fdc:	4619      	mov	r1, r3
 8002fde:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002fe2:	fbb3 f3f1 	udiv	r3, r3, r1
 8002fe6:	fbb2 f3f3 	udiv	r3, r2, r3
 8002fea:	4618      	mov	r0, r3
 8002fec:	f000 f949 	bl	8003282 <HAL_SYSTICK_Config>
 8002ff0:	4603      	mov	r3, r0
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d10f      	bne.n	8003016 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	2b0f      	cmp	r3, #15
 8002ffa:	d809      	bhi.n	8003010 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002ffc:	2200      	movs	r2, #0
 8002ffe:	6879      	ldr	r1, [r7, #4]
 8003000:	f04f 30ff 	mov.w	r0, #4294967295
 8003004:	f000 f913 	bl	800322e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003008:	4a0a      	ldr	r2, [pc, #40]	@ (8003034 <HAL_InitTick+0x74>)
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	6013      	str	r3, [r2, #0]
 800300e:	e007      	b.n	8003020 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8003010:	2301      	movs	r3, #1
 8003012:	73fb      	strb	r3, [r7, #15]
 8003014:	e004      	b.n	8003020 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003016:	2301      	movs	r3, #1
 8003018:	73fb      	strb	r3, [r7, #15]
 800301a:	e001      	b.n	8003020 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 800301c:	2301      	movs	r3, #1
 800301e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8003020:	7bfb      	ldrb	r3, [r7, #15]
}
 8003022:	4618      	mov	r0, r3
 8003024:	3710      	adds	r7, #16
 8003026:	46bd      	mov	sp, r7
 8003028:	bd80      	pop	{r7, pc}
 800302a:	bf00      	nop
 800302c:	2000066c 	.word	0x2000066c
 8003030:	20000664 	.word	0x20000664
 8003034:	20000668 	.word	0x20000668

08003038 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003038:	b480      	push	{r7}
 800303a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800303c:	4b06      	ldr	r3, [pc, #24]	@ (8003058 <HAL_IncTick+0x20>)
 800303e:	781b      	ldrb	r3, [r3, #0]
 8003040:	461a      	mov	r2, r3
 8003042:	4b06      	ldr	r3, [pc, #24]	@ (800305c <HAL_IncTick+0x24>)
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	4413      	add	r3, r2
 8003048:	4a04      	ldr	r2, [pc, #16]	@ (800305c <HAL_IncTick+0x24>)
 800304a:	6013      	str	r3, [r2, #0]
}
 800304c:	bf00      	nop
 800304e:	46bd      	mov	sp, r7
 8003050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003054:	4770      	bx	lr
 8003056:	bf00      	nop
 8003058:	2000066c 	.word	0x2000066c
 800305c:	20000ae4 	.word	0x20000ae4

08003060 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003060:	b480      	push	{r7}
 8003062:	af00      	add	r7, sp, #0
  return uwTick;
 8003064:	4b03      	ldr	r3, [pc, #12]	@ (8003074 <HAL_GetTick+0x14>)
 8003066:	681b      	ldr	r3, [r3, #0]
}
 8003068:	4618      	mov	r0, r3
 800306a:	46bd      	mov	sp, r7
 800306c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003070:	4770      	bx	lr
 8003072:	bf00      	nop
 8003074:	20000ae4 	.word	0x20000ae4

08003078 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003078:	b480      	push	{r7}
 800307a:	b085      	sub	sp, #20
 800307c:	af00      	add	r7, sp, #0
 800307e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	f003 0307 	and.w	r3, r3, #7
 8003086:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003088:	4b0c      	ldr	r3, [pc, #48]	@ (80030bc <__NVIC_SetPriorityGrouping+0x44>)
 800308a:	68db      	ldr	r3, [r3, #12]
 800308c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800308e:	68ba      	ldr	r2, [r7, #8]
 8003090:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003094:	4013      	ands	r3, r2
 8003096:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800309c:	68bb      	ldr	r3, [r7, #8]
 800309e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80030a0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80030a4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80030a8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80030aa:	4a04      	ldr	r2, [pc, #16]	@ (80030bc <__NVIC_SetPriorityGrouping+0x44>)
 80030ac:	68bb      	ldr	r3, [r7, #8]
 80030ae:	60d3      	str	r3, [r2, #12]
}
 80030b0:	bf00      	nop
 80030b2:	3714      	adds	r7, #20
 80030b4:	46bd      	mov	sp, r7
 80030b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ba:	4770      	bx	lr
 80030bc:	e000ed00 	.word	0xe000ed00

080030c0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80030c0:	b480      	push	{r7}
 80030c2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80030c4:	4b04      	ldr	r3, [pc, #16]	@ (80030d8 <__NVIC_GetPriorityGrouping+0x18>)
 80030c6:	68db      	ldr	r3, [r3, #12]
 80030c8:	0a1b      	lsrs	r3, r3, #8
 80030ca:	f003 0307 	and.w	r3, r3, #7
}
 80030ce:	4618      	mov	r0, r3
 80030d0:	46bd      	mov	sp, r7
 80030d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d6:	4770      	bx	lr
 80030d8:	e000ed00 	.word	0xe000ed00

080030dc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80030dc:	b480      	push	{r7}
 80030de:	b083      	sub	sp, #12
 80030e0:	af00      	add	r7, sp, #0
 80030e2:	4603      	mov	r3, r0
 80030e4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80030e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	db0b      	blt.n	8003106 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80030ee:	79fb      	ldrb	r3, [r7, #7]
 80030f0:	f003 021f 	and.w	r2, r3, #31
 80030f4:	4907      	ldr	r1, [pc, #28]	@ (8003114 <__NVIC_EnableIRQ+0x38>)
 80030f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030fa:	095b      	lsrs	r3, r3, #5
 80030fc:	2001      	movs	r0, #1
 80030fe:	fa00 f202 	lsl.w	r2, r0, r2
 8003102:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003106:	bf00      	nop
 8003108:	370c      	adds	r7, #12
 800310a:	46bd      	mov	sp, r7
 800310c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003110:	4770      	bx	lr
 8003112:	bf00      	nop
 8003114:	e000e100 	.word	0xe000e100

08003118 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003118:	b480      	push	{r7}
 800311a:	b083      	sub	sp, #12
 800311c:	af00      	add	r7, sp, #0
 800311e:	4603      	mov	r3, r0
 8003120:	6039      	str	r1, [r7, #0]
 8003122:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003124:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003128:	2b00      	cmp	r3, #0
 800312a:	db0a      	blt.n	8003142 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800312c:	683b      	ldr	r3, [r7, #0]
 800312e:	b2da      	uxtb	r2, r3
 8003130:	490c      	ldr	r1, [pc, #48]	@ (8003164 <__NVIC_SetPriority+0x4c>)
 8003132:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003136:	0112      	lsls	r2, r2, #4
 8003138:	b2d2      	uxtb	r2, r2
 800313a:	440b      	add	r3, r1
 800313c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003140:	e00a      	b.n	8003158 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003142:	683b      	ldr	r3, [r7, #0]
 8003144:	b2da      	uxtb	r2, r3
 8003146:	4908      	ldr	r1, [pc, #32]	@ (8003168 <__NVIC_SetPriority+0x50>)
 8003148:	79fb      	ldrb	r3, [r7, #7]
 800314a:	f003 030f 	and.w	r3, r3, #15
 800314e:	3b04      	subs	r3, #4
 8003150:	0112      	lsls	r2, r2, #4
 8003152:	b2d2      	uxtb	r2, r2
 8003154:	440b      	add	r3, r1
 8003156:	761a      	strb	r2, [r3, #24]
}
 8003158:	bf00      	nop
 800315a:	370c      	adds	r7, #12
 800315c:	46bd      	mov	sp, r7
 800315e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003162:	4770      	bx	lr
 8003164:	e000e100 	.word	0xe000e100
 8003168:	e000ed00 	.word	0xe000ed00

0800316c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800316c:	b480      	push	{r7}
 800316e:	b089      	sub	sp, #36	@ 0x24
 8003170:	af00      	add	r7, sp, #0
 8003172:	60f8      	str	r0, [r7, #12]
 8003174:	60b9      	str	r1, [r7, #8]
 8003176:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	f003 0307 	and.w	r3, r3, #7
 800317e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003180:	69fb      	ldr	r3, [r7, #28]
 8003182:	f1c3 0307 	rsb	r3, r3, #7
 8003186:	2b04      	cmp	r3, #4
 8003188:	bf28      	it	cs
 800318a:	2304      	movcs	r3, #4
 800318c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800318e:	69fb      	ldr	r3, [r7, #28]
 8003190:	3304      	adds	r3, #4
 8003192:	2b06      	cmp	r3, #6
 8003194:	d902      	bls.n	800319c <NVIC_EncodePriority+0x30>
 8003196:	69fb      	ldr	r3, [r7, #28]
 8003198:	3b03      	subs	r3, #3
 800319a:	e000      	b.n	800319e <NVIC_EncodePriority+0x32>
 800319c:	2300      	movs	r3, #0
 800319e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80031a0:	f04f 32ff 	mov.w	r2, #4294967295
 80031a4:	69bb      	ldr	r3, [r7, #24]
 80031a6:	fa02 f303 	lsl.w	r3, r2, r3
 80031aa:	43da      	mvns	r2, r3
 80031ac:	68bb      	ldr	r3, [r7, #8]
 80031ae:	401a      	ands	r2, r3
 80031b0:	697b      	ldr	r3, [r7, #20]
 80031b2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80031b4:	f04f 31ff 	mov.w	r1, #4294967295
 80031b8:	697b      	ldr	r3, [r7, #20]
 80031ba:	fa01 f303 	lsl.w	r3, r1, r3
 80031be:	43d9      	mvns	r1, r3
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80031c4:	4313      	orrs	r3, r2
         );
}
 80031c6:	4618      	mov	r0, r3
 80031c8:	3724      	adds	r7, #36	@ 0x24
 80031ca:	46bd      	mov	sp, r7
 80031cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d0:	4770      	bx	lr
	...

080031d4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80031d4:	b580      	push	{r7, lr}
 80031d6:	b082      	sub	sp, #8
 80031d8:	af00      	add	r7, sp, #0
 80031da:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	3b01      	subs	r3, #1
 80031e0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80031e4:	d301      	bcc.n	80031ea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80031e6:	2301      	movs	r3, #1
 80031e8:	e00f      	b.n	800320a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80031ea:	4a0a      	ldr	r2, [pc, #40]	@ (8003214 <SysTick_Config+0x40>)
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	3b01      	subs	r3, #1
 80031f0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80031f2:	210f      	movs	r1, #15
 80031f4:	f04f 30ff 	mov.w	r0, #4294967295
 80031f8:	f7ff ff8e 	bl	8003118 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80031fc:	4b05      	ldr	r3, [pc, #20]	@ (8003214 <SysTick_Config+0x40>)
 80031fe:	2200      	movs	r2, #0
 8003200:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003202:	4b04      	ldr	r3, [pc, #16]	@ (8003214 <SysTick_Config+0x40>)
 8003204:	2207      	movs	r2, #7
 8003206:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003208:	2300      	movs	r3, #0
}
 800320a:	4618      	mov	r0, r3
 800320c:	3708      	adds	r7, #8
 800320e:	46bd      	mov	sp, r7
 8003210:	bd80      	pop	{r7, pc}
 8003212:	bf00      	nop
 8003214:	e000e010 	.word	0xe000e010

08003218 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003218:	b580      	push	{r7, lr}
 800321a:	b082      	sub	sp, #8
 800321c:	af00      	add	r7, sp, #0
 800321e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003220:	6878      	ldr	r0, [r7, #4]
 8003222:	f7ff ff29 	bl	8003078 <__NVIC_SetPriorityGrouping>
}
 8003226:	bf00      	nop
 8003228:	3708      	adds	r7, #8
 800322a:	46bd      	mov	sp, r7
 800322c:	bd80      	pop	{r7, pc}

0800322e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800322e:	b580      	push	{r7, lr}
 8003230:	b086      	sub	sp, #24
 8003232:	af00      	add	r7, sp, #0
 8003234:	4603      	mov	r3, r0
 8003236:	60b9      	str	r1, [r7, #8]
 8003238:	607a      	str	r2, [r7, #4]
 800323a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800323c:	2300      	movs	r3, #0
 800323e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003240:	f7ff ff3e 	bl	80030c0 <__NVIC_GetPriorityGrouping>
 8003244:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003246:	687a      	ldr	r2, [r7, #4]
 8003248:	68b9      	ldr	r1, [r7, #8]
 800324a:	6978      	ldr	r0, [r7, #20]
 800324c:	f7ff ff8e 	bl	800316c <NVIC_EncodePriority>
 8003250:	4602      	mov	r2, r0
 8003252:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003256:	4611      	mov	r1, r2
 8003258:	4618      	mov	r0, r3
 800325a:	f7ff ff5d 	bl	8003118 <__NVIC_SetPriority>
}
 800325e:	bf00      	nop
 8003260:	3718      	adds	r7, #24
 8003262:	46bd      	mov	sp, r7
 8003264:	bd80      	pop	{r7, pc}

08003266 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003266:	b580      	push	{r7, lr}
 8003268:	b082      	sub	sp, #8
 800326a:	af00      	add	r7, sp, #0
 800326c:	4603      	mov	r3, r0
 800326e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003270:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003274:	4618      	mov	r0, r3
 8003276:	f7ff ff31 	bl	80030dc <__NVIC_EnableIRQ>
}
 800327a:	bf00      	nop
 800327c:	3708      	adds	r7, #8
 800327e:	46bd      	mov	sp, r7
 8003280:	bd80      	pop	{r7, pc}

08003282 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003282:	b580      	push	{r7, lr}
 8003284:	b082      	sub	sp, #8
 8003286:	af00      	add	r7, sp, #0
 8003288:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800328a:	6878      	ldr	r0, [r7, #4]
 800328c:	f7ff ffa2 	bl	80031d4 <SysTick_Config>
 8003290:	4603      	mov	r3, r0
}
 8003292:	4618      	mov	r0, r3
 8003294:	3708      	adds	r7, #8
 8003296:	46bd      	mov	sp, r7
 8003298:	bd80      	pop	{r7, pc}

0800329a <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800329a:	b480      	push	{r7}
 800329c:	b085      	sub	sp, #20
 800329e:	af00      	add	r7, sp, #0
 80032a0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80032a2:	2300      	movs	r3, #0
 80032a4:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80032ac:	b2db      	uxtb	r3, r3
 80032ae:	2b02      	cmp	r3, #2
 80032b0:	d008      	beq.n	80032c4 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	2204      	movs	r2, #4
 80032b6:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	2200      	movs	r2, #0
 80032bc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80032c0:	2301      	movs	r3, #1
 80032c2:	e022      	b.n	800330a <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	681a      	ldr	r2, [r3, #0]
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	f022 020e 	bic.w	r2, r2, #14
 80032d2:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	681a      	ldr	r2, [r3, #0]
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	f022 0201 	bic.w	r2, r2, #1
 80032e2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032e8:	f003 021c 	and.w	r2, r3, #28
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032f0:	2101      	movs	r1, #1
 80032f2:	fa01 f202 	lsl.w	r2, r1, r2
 80032f6:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	2201      	movs	r2, #1
 80032fc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	2200      	movs	r2, #0
 8003304:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8003308:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 800330a:	4618      	mov	r0, r3
 800330c:	3714      	adds	r7, #20
 800330e:	46bd      	mov	sp, r7
 8003310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003314:	4770      	bx	lr

08003316 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003316:	b580      	push	{r7, lr}
 8003318:	b084      	sub	sp, #16
 800331a:	af00      	add	r7, sp, #0
 800331c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800331e:	2300      	movs	r3, #0
 8003320:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003328:	b2db      	uxtb	r3, r3
 800332a:	2b02      	cmp	r3, #2
 800332c:	d005      	beq.n	800333a <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	2204      	movs	r2, #4
 8003332:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8003334:	2301      	movs	r3, #1
 8003336:	73fb      	strb	r3, [r7, #15]
 8003338:	e029      	b.n	800338e <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	681a      	ldr	r2, [r3, #0]
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	f022 020e 	bic.w	r2, r2, #14
 8003348:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	681a      	ldr	r2, [r3, #0]
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	f022 0201 	bic.w	r2, r2, #1
 8003358:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800335e:	f003 021c 	and.w	r2, r3, #28
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003366:	2101      	movs	r1, #1
 8003368:	fa01 f202 	lsl.w	r2, r1, r2
 800336c:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	2201      	movs	r2, #1
 8003372:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	2200      	movs	r2, #0
 800337a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003382:	2b00      	cmp	r3, #0
 8003384:	d003      	beq.n	800338e <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800338a:	6878      	ldr	r0, [r7, #4]
 800338c:	4798      	blx	r3
    }
  }
  return status;
 800338e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003390:	4618      	mov	r0, r3
 8003392:	3710      	adds	r7, #16
 8003394:	46bd      	mov	sp, r7
 8003396:	bd80      	pop	{r7, pc}

08003398 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003398:	b480      	push	{r7}
 800339a:	b087      	sub	sp, #28
 800339c:	af00      	add	r7, sp, #0
 800339e:	6078      	str	r0, [r7, #4]
 80033a0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80033a2:	2300      	movs	r3, #0
 80033a4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80033a6:	e17f      	b.n	80036a8 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80033a8:	683b      	ldr	r3, [r7, #0]
 80033aa:	681a      	ldr	r2, [r3, #0]
 80033ac:	2101      	movs	r1, #1
 80033ae:	697b      	ldr	r3, [r7, #20]
 80033b0:	fa01 f303 	lsl.w	r3, r1, r3
 80033b4:	4013      	ands	r3, r2
 80033b6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	f000 8171 	beq.w	80036a2 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80033c0:	683b      	ldr	r3, [r7, #0]
 80033c2:	685b      	ldr	r3, [r3, #4]
 80033c4:	f003 0303 	and.w	r3, r3, #3
 80033c8:	2b01      	cmp	r3, #1
 80033ca:	d005      	beq.n	80033d8 <HAL_GPIO_Init+0x40>
 80033cc:	683b      	ldr	r3, [r7, #0]
 80033ce:	685b      	ldr	r3, [r3, #4]
 80033d0:	f003 0303 	and.w	r3, r3, #3
 80033d4:	2b02      	cmp	r3, #2
 80033d6:	d130      	bne.n	800343a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	689b      	ldr	r3, [r3, #8]
 80033dc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80033de:	697b      	ldr	r3, [r7, #20]
 80033e0:	005b      	lsls	r3, r3, #1
 80033e2:	2203      	movs	r2, #3
 80033e4:	fa02 f303 	lsl.w	r3, r2, r3
 80033e8:	43db      	mvns	r3, r3
 80033ea:	693a      	ldr	r2, [r7, #16]
 80033ec:	4013      	ands	r3, r2
 80033ee:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80033f0:	683b      	ldr	r3, [r7, #0]
 80033f2:	68da      	ldr	r2, [r3, #12]
 80033f4:	697b      	ldr	r3, [r7, #20]
 80033f6:	005b      	lsls	r3, r3, #1
 80033f8:	fa02 f303 	lsl.w	r3, r2, r3
 80033fc:	693a      	ldr	r2, [r7, #16]
 80033fe:	4313      	orrs	r3, r2
 8003400:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	693a      	ldr	r2, [r7, #16]
 8003406:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	685b      	ldr	r3, [r3, #4]
 800340c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800340e:	2201      	movs	r2, #1
 8003410:	697b      	ldr	r3, [r7, #20]
 8003412:	fa02 f303 	lsl.w	r3, r2, r3
 8003416:	43db      	mvns	r3, r3
 8003418:	693a      	ldr	r2, [r7, #16]
 800341a:	4013      	ands	r3, r2
 800341c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800341e:	683b      	ldr	r3, [r7, #0]
 8003420:	685b      	ldr	r3, [r3, #4]
 8003422:	091b      	lsrs	r3, r3, #4
 8003424:	f003 0201 	and.w	r2, r3, #1
 8003428:	697b      	ldr	r3, [r7, #20]
 800342a:	fa02 f303 	lsl.w	r3, r2, r3
 800342e:	693a      	ldr	r2, [r7, #16]
 8003430:	4313      	orrs	r3, r2
 8003432:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	693a      	ldr	r2, [r7, #16]
 8003438:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800343a:	683b      	ldr	r3, [r7, #0]
 800343c:	685b      	ldr	r3, [r3, #4]
 800343e:	f003 0303 	and.w	r3, r3, #3
 8003442:	2b03      	cmp	r3, #3
 8003444:	d118      	bne.n	8003478 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800344a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 800344c:	2201      	movs	r2, #1
 800344e:	697b      	ldr	r3, [r7, #20]
 8003450:	fa02 f303 	lsl.w	r3, r2, r3
 8003454:	43db      	mvns	r3, r3
 8003456:	693a      	ldr	r2, [r7, #16]
 8003458:	4013      	ands	r3, r2
 800345a:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 800345c:	683b      	ldr	r3, [r7, #0]
 800345e:	685b      	ldr	r3, [r3, #4]
 8003460:	08db      	lsrs	r3, r3, #3
 8003462:	f003 0201 	and.w	r2, r3, #1
 8003466:	697b      	ldr	r3, [r7, #20]
 8003468:	fa02 f303 	lsl.w	r3, r2, r3
 800346c:	693a      	ldr	r2, [r7, #16]
 800346e:	4313      	orrs	r3, r2
 8003470:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	693a      	ldr	r2, [r7, #16]
 8003476:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003478:	683b      	ldr	r3, [r7, #0]
 800347a:	685b      	ldr	r3, [r3, #4]
 800347c:	f003 0303 	and.w	r3, r3, #3
 8003480:	2b03      	cmp	r3, #3
 8003482:	d017      	beq.n	80034b4 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	68db      	ldr	r3, [r3, #12]
 8003488:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800348a:	697b      	ldr	r3, [r7, #20]
 800348c:	005b      	lsls	r3, r3, #1
 800348e:	2203      	movs	r2, #3
 8003490:	fa02 f303 	lsl.w	r3, r2, r3
 8003494:	43db      	mvns	r3, r3
 8003496:	693a      	ldr	r2, [r7, #16]
 8003498:	4013      	ands	r3, r2
 800349a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800349c:	683b      	ldr	r3, [r7, #0]
 800349e:	689a      	ldr	r2, [r3, #8]
 80034a0:	697b      	ldr	r3, [r7, #20]
 80034a2:	005b      	lsls	r3, r3, #1
 80034a4:	fa02 f303 	lsl.w	r3, r2, r3
 80034a8:	693a      	ldr	r2, [r7, #16]
 80034aa:	4313      	orrs	r3, r2
 80034ac:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	693a      	ldr	r2, [r7, #16]
 80034b2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80034b4:	683b      	ldr	r3, [r7, #0]
 80034b6:	685b      	ldr	r3, [r3, #4]
 80034b8:	f003 0303 	and.w	r3, r3, #3
 80034bc:	2b02      	cmp	r3, #2
 80034be:	d123      	bne.n	8003508 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80034c0:	697b      	ldr	r3, [r7, #20]
 80034c2:	08da      	lsrs	r2, r3, #3
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	3208      	adds	r2, #8
 80034c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80034cc:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80034ce:	697b      	ldr	r3, [r7, #20]
 80034d0:	f003 0307 	and.w	r3, r3, #7
 80034d4:	009b      	lsls	r3, r3, #2
 80034d6:	220f      	movs	r2, #15
 80034d8:	fa02 f303 	lsl.w	r3, r2, r3
 80034dc:	43db      	mvns	r3, r3
 80034de:	693a      	ldr	r2, [r7, #16]
 80034e0:	4013      	ands	r3, r2
 80034e2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80034e4:	683b      	ldr	r3, [r7, #0]
 80034e6:	691a      	ldr	r2, [r3, #16]
 80034e8:	697b      	ldr	r3, [r7, #20]
 80034ea:	f003 0307 	and.w	r3, r3, #7
 80034ee:	009b      	lsls	r3, r3, #2
 80034f0:	fa02 f303 	lsl.w	r3, r2, r3
 80034f4:	693a      	ldr	r2, [r7, #16]
 80034f6:	4313      	orrs	r3, r2
 80034f8:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80034fa:	697b      	ldr	r3, [r7, #20]
 80034fc:	08da      	lsrs	r2, r3, #3
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	3208      	adds	r2, #8
 8003502:	6939      	ldr	r1, [r7, #16]
 8003504:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800350e:	697b      	ldr	r3, [r7, #20]
 8003510:	005b      	lsls	r3, r3, #1
 8003512:	2203      	movs	r2, #3
 8003514:	fa02 f303 	lsl.w	r3, r2, r3
 8003518:	43db      	mvns	r3, r3
 800351a:	693a      	ldr	r2, [r7, #16]
 800351c:	4013      	ands	r3, r2
 800351e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003520:	683b      	ldr	r3, [r7, #0]
 8003522:	685b      	ldr	r3, [r3, #4]
 8003524:	f003 0203 	and.w	r2, r3, #3
 8003528:	697b      	ldr	r3, [r7, #20]
 800352a:	005b      	lsls	r3, r3, #1
 800352c:	fa02 f303 	lsl.w	r3, r2, r3
 8003530:	693a      	ldr	r2, [r7, #16]
 8003532:	4313      	orrs	r3, r2
 8003534:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	693a      	ldr	r2, [r7, #16]
 800353a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800353c:	683b      	ldr	r3, [r7, #0]
 800353e:	685b      	ldr	r3, [r3, #4]
 8003540:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003544:	2b00      	cmp	r3, #0
 8003546:	f000 80ac 	beq.w	80036a2 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800354a:	4b5f      	ldr	r3, [pc, #380]	@ (80036c8 <HAL_GPIO_Init+0x330>)
 800354c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800354e:	4a5e      	ldr	r2, [pc, #376]	@ (80036c8 <HAL_GPIO_Init+0x330>)
 8003550:	f043 0301 	orr.w	r3, r3, #1
 8003554:	6613      	str	r3, [r2, #96]	@ 0x60
 8003556:	4b5c      	ldr	r3, [pc, #368]	@ (80036c8 <HAL_GPIO_Init+0x330>)
 8003558:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800355a:	f003 0301 	and.w	r3, r3, #1
 800355e:	60bb      	str	r3, [r7, #8]
 8003560:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003562:	4a5a      	ldr	r2, [pc, #360]	@ (80036cc <HAL_GPIO_Init+0x334>)
 8003564:	697b      	ldr	r3, [r7, #20]
 8003566:	089b      	lsrs	r3, r3, #2
 8003568:	3302      	adds	r3, #2
 800356a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800356e:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003570:	697b      	ldr	r3, [r7, #20]
 8003572:	f003 0303 	and.w	r3, r3, #3
 8003576:	009b      	lsls	r3, r3, #2
 8003578:	220f      	movs	r2, #15
 800357a:	fa02 f303 	lsl.w	r3, r2, r3
 800357e:	43db      	mvns	r3, r3
 8003580:	693a      	ldr	r2, [r7, #16]
 8003582:	4013      	ands	r3, r2
 8003584:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800358c:	d025      	beq.n	80035da <HAL_GPIO_Init+0x242>
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	4a4f      	ldr	r2, [pc, #316]	@ (80036d0 <HAL_GPIO_Init+0x338>)
 8003592:	4293      	cmp	r3, r2
 8003594:	d01f      	beq.n	80035d6 <HAL_GPIO_Init+0x23e>
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	4a4e      	ldr	r2, [pc, #312]	@ (80036d4 <HAL_GPIO_Init+0x33c>)
 800359a:	4293      	cmp	r3, r2
 800359c:	d019      	beq.n	80035d2 <HAL_GPIO_Init+0x23a>
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	4a4d      	ldr	r2, [pc, #308]	@ (80036d8 <HAL_GPIO_Init+0x340>)
 80035a2:	4293      	cmp	r3, r2
 80035a4:	d013      	beq.n	80035ce <HAL_GPIO_Init+0x236>
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	4a4c      	ldr	r2, [pc, #304]	@ (80036dc <HAL_GPIO_Init+0x344>)
 80035aa:	4293      	cmp	r3, r2
 80035ac:	d00d      	beq.n	80035ca <HAL_GPIO_Init+0x232>
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	4a4b      	ldr	r2, [pc, #300]	@ (80036e0 <HAL_GPIO_Init+0x348>)
 80035b2:	4293      	cmp	r3, r2
 80035b4:	d007      	beq.n	80035c6 <HAL_GPIO_Init+0x22e>
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	4a4a      	ldr	r2, [pc, #296]	@ (80036e4 <HAL_GPIO_Init+0x34c>)
 80035ba:	4293      	cmp	r3, r2
 80035bc:	d101      	bne.n	80035c2 <HAL_GPIO_Init+0x22a>
 80035be:	2306      	movs	r3, #6
 80035c0:	e00c      	b.n	80035dc <HAL_GPIO_Init+0x244>
 80035c2:	2307      	movs	r3, #7
 80035c4:	e00a      	b.n	80035dc <HAL_GPIO_Init+0x244>
 80035c6:	2305      	movs	r3, #5
 80035c8:	e008      	b.n	80035dc <HAL_GPIO_Init+0x244>
 80035ca:	2304      	movs	r3, #4
 80035cc:	e006      	b.n	80035dc <HAL_GPIO_Init+0x244>
 80035ce:	2303      	movs	r3, #3
 80035d0:	e004      	b.n	80035dc <HAL_GPIO_Init+0x244>
 80035d2:	2302      	movs	r3, #2
 80035d4:	e002      	b.n	80035dc <HAL_GPIO_Init+0x244>
 80035d6:	2301      	movs	r3, #1
 80035d8:	e000      	b.n	80035dc <HAL_GPIO_Init+0x244>
 80035da:	2300      	movs	r3, #0
 80035dc:	697a      	ldr	r2, [r7, #20]
 80035de:	f002 0203 	and.w	r2, r2, #3
 80035e2:	0092      	lsls	r2, r2, #2
 80035e4:	4093      	lsls	r3, r2
 80035e6:	693a      	ldr	r2, [r7, #16]
 80035e8:	4313      	orrs	r3, r2
 80035ea:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80035ec:	4937      	ldr	r1, [pc, #220]	@ (80036cc <HAL_GPIO_Init+0x334>)
 80035ee:	697b      	ldr	r3, [r7, #20]
 80035f0:	089b      	lsrs	r3, r3, #2
 80035f2:	3302      	adds	r3, #2
 80035f4:	693a      	ldr	r2, [r7, #16]
 80035f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80035fa:	4b3b      	ldr	r3, [pc, #236]	@ (80036e8 <HAL_GPIO_Init+0x350>)
 80035fc:	689b      	ldr	r3, [r3, #8]
 80035fe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	43db      	mvns	r3, r3
 8003604:	693a      	ldr	r2, [r7, #16]
 8003606:	4013      	ands	r3, r2
 8003608:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800360a:	683b      	ldr	r3, [r7, #0]
 800360c:	685b      	ldr	r3, [r3, #4]
 800360e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003612:	2b00      	cmp	r3, #0
 8003614:	d003      	beq.n	800361e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8003616:	693a      	ldr	r2, [r7, #16]
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	4313      	orrs	r3, r2
 800361c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800361e:	4a32      	ldr	r2, [pc, #200]	@ (80036e8 <HAL_GPIO_Init+0x350>)
 8003620:	693b      	ldr	r3, [r7, #16]
 8003622:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003624:	4b30      	ldr	r3, [pc, #192]	@ (80036e8 <HAL_GPIO_Init+0x350>)
 8003626:	68db      	ldr	r3, [r3, #12]
 8003628:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	43db      	mvns	r3, r3
 800362e:	693a      	ldr	r2, [r7, #16]
 8003630:	4013      	ands	r3, r2
 8003632:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003634:	683b      	ldr	r3, [r7, #0]
 8003636:	685b      	ldr	r3, [r3, #4]
 8003638:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800363c:	2b00      	cmp	r3, #0
 800363e:	d003      	beq.n	8003648 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8003640:	693a      	ldr	r2, [r7, #16]
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	4313      	orrs	r3, r2
 8003646:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003648:	4a27      	ldr	r2, [pc, #156]	@ (80036e8 <HAL_GPIO_Init+0x350>)
 800364a:	693b      	ldr	r3, [r7, #16]
 800364c:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800364e:	4b26      	ldr	r3, [pc, #152]	@ (80036e8 <HAL_GPIO_Init+0x350>)
 8003650:	685b      	ldr	r3, [r3, #4]
 8003652:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	43db      	mvns	r3, r3
 8003658:	693a      	ldr	r2, [r7, #16]
 800365a:	4013      	ands	r3, r2
 800365c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800365e:	683b      	ldr	r3, [r7, #0]
 8003660:	685b      	ldr	r3, [r3, #4]
 8003662:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003666:	2b00      	cmp	r3, #0
 8003668:	d003      	beq.n	8003672 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800366a:	693a      	ldr	r2, [r7, #16]
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	4313      	orrs	r3, r2
 8003670:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003672:	4a1d      	ldr	r2, [pc, #116]	@ (80036e8 <HAL_GPIO_Init+0x350>)
 8003674:	693b      	ldr	r3, [r7, #16]
 8003676:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8003678:	4b1b      	ldr	r3, [pc, #108]	@ (80036e8 <HAL_GPIO_Init+0x350>)
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	43db      	mvns	r3, r3
 8003682:	693a      	ldr	r2, [r7, #16]
 8003684:	4013      	ands	r3, r2
 8003686:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003688:	683b      	ldr	r3, [r7, #0]
 800368a:	685b      	ldr	r3, [r3, #4]
 800368c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003690:	2b00      	cmp	r3, #0
 8003692:	d003      	beq.n	800369c <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8003694:	693a      	ldr	r2, [r7, #16]
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	4313      	orrs	r3, r2
 800369a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800369c:	4a12      	ldr	r2, [pc, #72]	@ (80036e8 <HAL_GPIO_Init+0x350>)
 800369e:	693b      	ldr	r3, [r7, #16]
 80036a0:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80036a2:	697b      	ldr	r3, [r7, #20]
 80036a4:	3301      	adds	r3, #1
 80036a6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80036a8:	683b      	ldr	r3, [r7, #0]
 80036aa:	681a      	ldr	r2, [r3, #0]
 80036ac:	697b      	ldr	r3, [r7, #20]
 80036ae:	fa22 f303 	lsr.w	r3, r2, r3
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	f47f ae78 	bne.w	80033a8 <HAL_GPIO_Init+0x10>
  }
}
 80036b8:	bf00      	nop
 80036ba:	bf00      	nop
 80036bc:	371c      	adds	r7, #28
 80036be:	46bd      	mov	sp, r7
 80036c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c4:	4770      	bx	lr
 80036c6:	bf00      	nop
 80036c8:	40021000 	.word	0x40021000
 80036cc:	40010000 	.word	0x40010000
 80036d0:	48000400 	.word	0x48000400
 80036d4:	48000800 	.word	0x48000800
 80036d8:	48000c00 	.word	0x48000c00
 80036dc:	48001000 	.word	0x48001000
 80036e0:	48001400 	.word	0x48001400
 80036e4:	48001800 	.word	0x48001800
 80036e8:	40010400 	.word	0x40010400

080036ec <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80036ec:	b480      	push	{r7}
 80036ee:	b085      	sub	sp, #20
 80036f0:	af00      	add	r7, sp, #0
 80036f2:	6078      	str	r0, [r7, #4]
 80036f4:	460b      	mov	r3, r1
 80036f6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	691a      	ldr	r2, [r3, #16]
 80036fc:	887b      	ldrh	r3, [r7, #2]
 80036fe:	4013      	ands	r3, r2
 8003700:	2b00      	cmp	r3, #0
 8003702:	d002      	beq.n	800370a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003704:	2301      	movs	r3, #1
 8003706:	73fb      	strb	r3, [r7, #15]
 8003708:	e001      	b.n	800370e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800370a:	2300      	movs	r3, #0
 800370c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800370e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003710:	4618      	mov	r0, r3
 8003712:	3714      	adds	r7, #20
 8003714:	46bd      	mov	sp, r7
 8003716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800371a:	4770      	bx	lr

0800371c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800371c:	b480      	push	{r7}
 800371e:	b083      	sub	sp, #12
 8003720:	af00      	add	r7, sp, #0
 8003722:	6078      	str	r0, [r7, #4]
 8003724:	460b      	mov	r3, r1
 8003726:	807b      	strh	r3, [r7, #2]
 8003728:	4613      	mov	r3, r2
 800372a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800372c:	787b      	ldrb	r3, [r7, #1]
 800372e:	2b00      	cmp	r3, #0
 8003730:	d003      	beq.n	800373a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003732:	887a      	ldrh	r2, [r7, #2]
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003738:	e002      	b.n	8003740 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800373a:	887a      	ldrh	r2, [r7, #2]
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003740:	bf00      	nop
 8003742:	370c      	adds	r7, #12
 8003744:	46bd      	mov	sp, r7
 8003746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800374a:	4770      	bx	lr

0800374c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800374c:	b480      	push	{r7}
 800374e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003750:	4b04      	ldr	r3, [pc, #16]	@ (8003764 <HAL_PWREx_GetVoltageRange+0x18>)
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8003758:	4618      	mov	r0, r3
 800375a:	46bd      	mov	sp, r7
 800375c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003760:	4770      	bx	lr
 8003762:	bf00      	nop
 8003764:	40007000 	.word	0x40007000

08003768 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003768:	b480      	push	{r7}
 800376a:	b085      	sub	sp, #20
 800376c:	af00      	add	r7, sp, #0
 800376e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003776:	d130      	bne.n	80037da <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003778:	4b23      	ldr	r3, [pc, #140]	@ (8003808 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003780:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003784:	d038      	beq.n	80037f8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003786:	4b20      	ldr	r3, [pc, #128]	@ (8003808 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800378e:	4a1e      	ldr	r2, [pc, #120]	@ (8003808 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003790:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003794:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003796:	4b1d      	ldr	r3, [pc, #116]	@ (800380c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	2232      	movs	r2, #50	@ 0x32
 800379c:	fb02 f303 	mul.w	r3, r2, r3
 80037a0:	4a1b      	ldr	r2, [pc, #108]	@ (8003810 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80037a2:	fba2 2303 	umull	r2, r3, r2, r3
 80037a6:	0c9b      	lsrs	r3, r3, #18
 80037a8:	3301      	adds	r3, #1
 80037aa:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80037ac:	e002      	b.n	80037b4 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	3b01      	subs	r3, #1
 80037b2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80037b4:	4b14      	ldr	r3, [pc, #80]	@ (8003808 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80037b6:	695b      	ldr	r3, [r3, #20]
 80037b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80037bc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80037c0:	d102      	bne.n	80037c8 <HAL_PWREx_ControlVoltageScaling+0x60>
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d1f2      	bne.n	80037ae <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80037c8:	4b0f      	ldr	r3, [pc, #60]	@ (8003808 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80037ca:	695b      	ldr	r3, [r3, #20]
 80037cc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80037d0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80037d4:	d110      	bne.n	80037f8 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80037d6:	2303      	movs	r3, #3
 80037d8:	e00f      	b.n	80037fa <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80037da:	4b0b      	ldr	r3, [pc, #44]	@ (8003808 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80037e2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80037e6:	d007      	beq.n	80037f8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80037e8:	4b07      	ldr	r3, [pc, #28]	@ (8003808 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80037f0:	4a05      	ldr	r2, [pc, #20]	@ (8003808 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80037f2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80037f6:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80037f8:	2300      	movs	r3, #0
}
 80037fa:	4618      	mov	r0, r3
 80037fc:	3714      	adds	r7, #20
 80037fe:	46bd      	mov	sp, r7
 8003800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003804:	4770      	bx	lr
 8003806:	bf00      	nop
 8003808:	40007000 	.word	0x40007000
 800380c:	20000664 	.word	0x20000664
 8003810:	431bde83 	.word	0x431bde83

08003814 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003814:	b580      	push	{r7, lr}
 8003816:	b088      	sub	sp, #32
 8003818:	af00      	add	r7, sp, #0
 800381a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	2b00      	cmp	r3, #0
 8003820:	d101      	bne.n	8003826 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003822:	2301      	movs	r3, #1
 8003824:	e3ca      	b.n	8003fbc <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003826:	4b97      	ldr	r3, [pc, #604]	@ (8003a84 <HAL_RCC_OscConfig+0x270>)
 8003828:	689b      	ldr	r3, [r3, #8]
 800382a:	f003 030c 	and.w	r3, r3, #12
 800382e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003830:	4b94      	ldr	r3, [pc, #592]	@ (8003a84 <HAL_RCC_OscConfig+0x270>)
 8003832:	68db      	ldr	r3, [r3, #12]
 8003834:	f003 0303 	and.w	r3, r3, #3
 8003838:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f003 0310 	and.w	r3, r3, #16
 8003842:	2b00      	cmp	r3, #0
 8003844:	f000 80e4 	beq.w	8003a10 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003848:	69bb      	ldr	r3, [r7, #24]
 800384a:	2b00      	cmp	r3, #0
 800384c:	d007      	beq.n	800385e <HAL_RCC_OscConfig+0x4a>
 800384e:	69bb      	ldr	r3, [r7, #24]
 8003850:	2b0c      	cmp	r3, #12
 8003852:	f040 808b 	bne.w	800396c <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003856:	697b      	ldr	r3, [r7, #20]
 8003858:	2b01      	cmp	r3, #1
 800385a:	f040 8087 	bne.w	800396c <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800385e:	4b89      	ldr	r3, [pc, #548]	@ (8003a84 <HAL_RCC_OscConfig+0x270>)
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	f003 0302 	and.w	r3, r3, #2
 8003866:	2b00      	cmp	r3, #0
 8003868:	d005      	beq.n	8003876 <HAL_RCC_OscConfig+0x62>
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	699b      	ldr	r3, [r3, #24]
 800386e:	2b00      	cmp	r3, #0
 8003870:	d101      	bne.n	8003876 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8003872:	2301      	movs	r3, #1
 8003874:	e3a2      	b.n	8003fbc <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	6a1a      	ldr	r2, [r3, #32]
 800387a:	4b82      	ldr	r3, [pc, #520]	@ (8003a84 <HAL_RCC_OscConfig+0x270>)
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	f003 0308 	and.w	r3, r3, #8
 8003882:	2b00      	cmp	r3, #0
 8003884:	d004      	beq.n	8003890 <HAL_RCC_OscConfig+0x7c>
 8003886:	4b7f      	ldr	r3, [pc, #508]	@ (8003a84 <HAL_RCC_OscConfig+0x270>)
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800388e:	e005      	b.n	800389c <HAL_RCC_OscConfig+0x88>
 8003890:	4b7c      	ldr	r3, [pc, #496]	@ (8003a84 <HAL_RCC_OscConfig+0x270>)
 8003892:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003896:	091b      	lsrs	r3, r3, #4
 8003898:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800389c:	4293      	cmp	r3, r2
 800389e:	d223      	bcs.n	80038e8 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	6a1b      	ldr	r3, [r3, #32]
 80038a4:	4618      	mov	r0, r3
 80038a6:	f000 fd55 	bl	8004354 <RCC_SetFlashLatencyFromMSIRange>
 80038aa:	4603      	mov	r3, r0
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d001      	beq.n	80038b4 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80038b0:	2301      	movs	r3, #1
 80038b2:	e383      	b.n	8003fbc <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80038b4:	4b73      	ldr	r3, [pc, #460]	@ (8003a84 <HAL_RCC_OscConfig+0x270>)
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	4a72      	ldr	r2, [pc, #456]	@ (8003a84 <HAL_RCC_OscConfig+0x270>)
 80038ba:	f043 0308 	orr.w	r3, r3, #8
 80038be:	6013      	str	r3, [r2, #0]
 80038c0:	4b70      	ldr	r3, [pc, #448]	@ (8003a84 <HAL_RCC_OscConfig+0x270>)
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	6a1b      	ldr	r3, [r3, #32]
 80038cc:	496d      	ldr	r1, [pc, #436]	@ (8003a84 <HAL_RCC_OscConfig+0x270>)
 80038ce:	4313      	orrs	r3, r2
 80038d0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80038d2:	4b6c      	ldr	r3, [pc, #432]	@ (8003a84 <HAL_RCC_OscConfig+0x270>)
 80038d4:	685b      	ldr	r3, [r3, #4]
 80038d6:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	69db      	ldr	r3, [r3, #28]
 80038de:	021b      	lsls	r3, r3, #8
 80038e0:	4968      	ldr	r1, [pc, #416]	@ (8003a84 <HAL_RCC_OscConfig+0x270>)
 80038e2:	4313      	orrs	r3, r2
 80038e4:	604b      	str	r3, [r1, #4]
 80038e6:	e025      	b.n	8003934 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80038e8:	4b66      	ldr	r3, [pc, #408]	@ (8003a84 <HAL_RCC_OscConfig+0x270>)
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	4a65      	ldr	r2, [pc, #404]	@ (8003a84 <HAL_RCC_OscConfig+0x270>)
 80038ee:	f043 0308 	orr.w	r3, r3, #8
 80038f2:	6013      	str	r3, [r2, #0]
 80038f4:	4b63      	ldr	r3, [pc, #396]	@ (8003a84 <HAL_RCC_OscConfig+0x270>)
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	6a1b      	ldr	r3, [r3, #32]
 8003900:	4960      	ldr	r1, [pc, #384]	@ (8003a84 <HAL_RCC_OscConfig+0x270>)
 8003902:	4313      	orrs	r3, r2
 8003904:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003906:	4b5f      	ldr	r3, [pc, #380]	@ (8003a84 <HAL_RCC_OscConfig+0x270>)
 8003908:	685b      	ldr	r3, [r3, #4]
 800390a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	69db      	ldr	r3, [r3, #28]
 8003912:	021b      	lsls	r3, r3, #8
 8003914:	495b      	ldr	r1, [pc, #364]	@ (8003a84 <HAL_RCC_OscConfig+0x270>)
 8003916:	4313      	orrs	r3, r2
 8003918:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800391a:	69bb      	ldr	r3, [r7, #24]
 800391c:	2b00      	cmp	r3, #0
 800391e:	d109      	bne.n	8003934 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	6a1b      	ldr	r3, [r3, #32]
 8003924:	4618      	mov	r0, r3
 8003926:	f000 fd15 	bl	8004354 <RCC_SetFlashLatencyFromMSIRange>
 800392a:	4603      	mov	r3, r0
 800392c:	2b00      	cmp	r3, #0
 800392e:	d001      	beq.n	8003934 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8003930:	2301      	movs	r3, #1
 8003932:	e343      	b.n	8003fbc <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003934:	f000 fc4a 	bl	80041cc <HAL_RCC_GetSysClockFreq>
 8003938:	4602      	mov	r2, r0
 800393a:	4b52      	ldr	r3, [pc, #328]	@ (8003a84 <HAL_RCC_OscConfig+0x270>)
 800393c:	689b      	ldr	r3, [r3, #8]
 800393e:	091b      	lsrs	r3, r3, #4
 8003940:	f003 030f 	and.w	r3, r3, #15
 8003944:	4950      	ldr	r1, [pc, #320]	@ (8003a88 <HAL_RCC_OscConfig+0x274>)
 8003946:	5ccb      	ldrb	r3, [r1, r3]
 8003948:	f003 031f 	and.w	r3, r3, #31
 800394c:	fa22 f303 	lsr.w	r3, r2, r3
 8003950:	4a4e      	ldr	r2, [pc, #312]	@ (8003a8c <HAL_RCC_OscConfig+0x278>)
 8003952:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003954:	4b4e      	ldr	r3, [pc, #312]	@ (8003a90 <HAL_RCC_OscConfig+0x27c>)
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	4618      	mov	r0, r3
 800395a:	f7ff fb31 	bl	8002fc0 <HAL_InitTick>
 800395e:	4603      	mov	r3, r0
 8003960:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003962:	7bfb      	ldrb	r3, [r7, #15]
 8003964:	2b00      	cmp	r3, #0
 8003966:	d052      	beq.n	8003a0e <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8003968:	7bfb      	ldrb	r3, [r7, #15]
 800396a:	e327      	b.n	8003fbc <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	699b      	ldr	r3, [r3, #24]
 8003970:	2b00      	cmp	r3, #0
 8003972:	d032      	beq.n	80039da <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003974:	4b43      	ldr	r3, [pc, #268]	@ (8003a84 <HAL_RCC_OscConfig+0x270>)
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	4a42      	ldr	r2, [pc, #264]	@ (8003a84 <HAL_RCC_OscConfig+0x270>)
 800397a:	f043 0301 	orr.w	r3, r3, #1
 800397e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003980:	f7ff fb6e 	bl	8003060 <HAL_GetTick>
 8003984:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003986:	e008      	b.n	800399a <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003988:	f7ff fb6a 	bl	8003060 <HAL_GetTick>
 800398c:	4602      	mov	r2, r0
 800398e:	693b      	ldr	r3, [r7, #16]
 8003990:	1ad3      	subs	r3, r2, r3
 8003992:	2b02      	cmp	r3, #2
 8003994:	d901      	bls.n	800399a <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8003996:	2303      	movs	r3, #3
 8003998:	e310      	b.n	8003fbc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800399a:	4b3a      	ldr	r3, [pc, #232]	@ (8003a84 <HAL_RCC_OscConfig+0x270>)
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	f003 0302 	and.w	r3, r3, #2
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d0f0      	beq.n	8003988 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80039a6:	4b37      	ldr	r3, [pc, #220]	@ (8003a84 <HAL_RCC_OscConfig+0x270>)
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	4a36      	ldr	r2, [pc, #216]	@ (8003a84 <HAL_RCC_OscConfig+0x270>)
 80039ac:	f043 0308 	orr.w	r3, r3, #8
 80039b0:	6013      	str	r3, [r2, #0]
 80039b2:	4b34      	ldr	r3, [pc, #208]	@ (8003a84 <HAL_RCC_OscConfig+0x270>)
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	6a1b      	ldr	r3, [r3, #32]
 80039be:	4931      	ldr	r1, [pc, #196]	@ (8003a84 <HAL_RCC_OscConfig+0x270>)
 80039c0:	4313      	orrs	r3, r2
 80039c2:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80039c4:	4b2f      	ldr	r3, [pc, #188]	@ (8003a84 <HAL_RCC_OscConfig+0x270>)
 80039c6:	685b      	ldr	r3, [r3, #4]
 80039c8:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	69db      	ldr	r3, [r3, #28]
 80039d0:	021b      	lsls	r3, r3, #8
 80039d2:	492c      	ldr	r1, [pc, #176]	@ (8003a84 <HAL_RCC_OscConfig+0x270>)
 80039d4:	4313      	orrs	r3, r2
 80039d6:	604b      	str	r3, [r1, #4]
 80039d8:	e01a      	b.n	8003a10 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80039da:	4b2a      	ldr	r3, [pc, #168]	@ (8003a84 <HAL_RCC_OscConfig+0x270>)
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	4a29      	ldr	r2, [pc, #164]	@ (8003a84 <HAL_RCC_OscConfig+0x270>)
 80039e0:	f023 0301 	bic.w	r3, r3, #1
 80039e4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80039e6:	f7ff fb3b 	bl	8003060 <HAL_GetTick>
 80039ea:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80039ec:	e008      	b.n	8003a00 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80039ee:	f7ff fb37 	bl	8003060 <HAL_GetTick>
 80039f2:	4602      	mov	r2, r0
 80039f4:	693b      	ldr	r3, [r7, #16]
 80039f6:	1ad3      	subs	r3, r2, r3
 80039f8:	2b02      	cmp	r3, #2
 80039fa:	d901      	bls.n	8003a00 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80039fc:	2303      	movs	r3, #3
 80039fe:	e2dd      	b.n	8003fbc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003a00:	4b20      	ldr	r3, [pc, #128]	@ (8003a84 <HAL_RCC_OscConfig+0x270>)
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	f003 0302 	and.w	r3, r3, #2
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d1f0      	bne.n	80039ee <HAL_RCC_OscConfig+0x1da>
 8003a0c:	e000      	b.n	8003a10 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003a0e:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	f003 0301 	and.w	r3, r3, #1
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d074      	beq.n	8003b06 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003a1c:	69bb      	ldr	r3, [r7, #24]
 8003a1e:	2b08      	cmp	r3, #8
 8003a20:	d005      	beq.n	8003a2e <HAL_RCC_OscConfig+0x21a>
 8003a22:	69bb      	ldr	r3, [r7, #24]
 8003a24:	2b0c      	cmp	r3, #12
 8003a26:	d10e      	bne.n	8003a46 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003a28:	697b      	ldr	r3, [r7, #20]
 8003a2a:	2b03      	cmp	r3, #3
 8003a2c:	d10b      	bne.n	8003a46 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a2e:	4b15      	ldr	r3, [pc, #84]	@ (8003a84 <HAL_RCC_OscConfig+0x270>)
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d064      	beq.n	8003b04 <HAL_RCC_OscConfig+0x2f0>
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	685b      	ldr	r3, [r3, #4]
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d160      	bne.n	8003b04 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003a42:	2301      	movs	r3, #1
 8003a44:	e2ba      	b.n	8003fbc <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	685b      	ldr	r3, [r3, #4]
 8003a4a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003a4e:	d106      	bne.n	8003a5e <HAL_RCC_OscConfig+0x24a>
 8003a50:	4b0c      	ldr	r3, [pc, #48]	@ (8003a84 <HAL_RCC_OscConfig+0x270>)
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	4a0b      	ldr	r2, [pc, #44]	@ (8003a84 <HAL_RCC_OscConfig+0x270>)
 8003a56:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a5a:	6013      	str	r3, [r2, #0]
 8003a5c:	e026      	b.n	8003aac <HAL_RCC_OscConfig+0x298>
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	685b      	ldr	r3, [r3, #4]
 8003a62:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003a66:	d115      	bne.n	8003a94 <HAL_RCC_OscConfig+0x280>
 8003a68:	4b06      	ldr	r3, [pc, #24]	@ (8003a84 <HAL_RCC_OscConfig+0x270>)
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	4a05      	ldr	r2, [pc, #20]	@ (8003a84 <HAL_RCC_OscConfig+0x270>)
 8003a6e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003a72:	6013      	str	r3, [r2, #0]
 8003a74:	4b03      	ldr	r3, [pc, #12]	@ (8003a84 <HAL_RCC_OscConfig+0x270>)
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	4a02      	ldr	r2, [pc, #8]	@ (8003a84 <HAL_RCC_OscConfig+0x270>)
 8003a7a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a7e:	6013      	str	r3, [r2, #0]
 8003a80:	e014      	b.n	8003aac <HAL_RCC_OscConfig+0x298>
 8003a82:	bf00      	nop
 8003a84:	40021000 	.word	0x40021000
 8003a88:	0800ac94 	.word	0x0800ac94
 8003a8c:	20000664 	.word	0x20000664
 8003a90:	20000668 	.word	0x20000668
 8003a94:	4ba0      	ldr	r3, [pc, #640]	@ (8003d18 <HAL_RCC_OscConfig+0x504>)
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	4a9f      	ldr	r2, [pc, #636]	@ (8003d18 <HAL_RCC_OscConfig+0x504>)
 8003a9a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003a9e:	6013      	str	r3, [r2, #0]
 8003aa0:	4b9d      	ldr	r3, [pc, #628]	@ (8003d18 <HAL_RCC_OscConfig+0x504>)
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	4a9c      	ldr	r2, [pc, #624]	@ (8003d18 <HAL_RCC_OscConfig+0x504>)
 8003aa6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003aaa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	685b      	ldr	r3, [r3, #4]
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d013      	beq.n	8003adc <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ab4:	f7ff fad4 	bl	8003060 <HAL_GetTick>
 8003ab8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003aba:	e008      	b.n	8003ace <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003abc:	f7ff fad0 	bl	8003060 <HAL_GetTick>
 8003ac0:	4602      	mov	r2, r0
 8003ac2:	693b      	ldr	r3, [r7, #16]
 8003ac4:	1ad3      	subs	r3, r2, r3
 8003ac6:	2b64      	cmp	r3, #100	@ 0x64
 8003ac8:	d901      	bls.n	8003ace <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003aca:	2303      	movs	r3, #3
 8003acc:	e276      	b.n	8003fbc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003ace:	4b92      	ldr	r3, [pc, #584]	@ (8003d18 <HAL_RCC_OscConfig+0x504>)
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d0f0      	beq.n	8003abc <HAL_RCC_OscConfig+0x2a8>
 8003ada:	e014      	b.n	8003b06 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003adc:	f7ff fac0 	bl	8003060 <HAL_GetTick>
 8003ae0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003ae2:	e008      	b.n	8003af6 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003ae4:	f7ff fabc 	bl	8003060 <HAL_GetTick>
 8003ae8:	4602      	mov	r2, r0
 8003aea:	693b      	ldr	r3, [r7, #16]
 8003aec:	1ad3      	subs	r3, r2, r3
 8003aee:	2b64      	cmp	r3, #100	@ 0x64
 8003af0:	d901      	bls.n	8003af6 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003af2:	2303      	movs	r3, #3
 8003af4:	e262      	b.n	8003fbc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003af6:	4b88      	ldr	r3, [pc, #544]	@ (8003d18 <HAL_RCC_OscConfig+0x504>)
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d1f0      	bne.n	8003ae4 <HAL_RCC_OscConfig+0x2d0>
 8003b02:	e000      	b.n	8003b06 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b04:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	f003 0302 	and.w	r3, r3, #2
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d060      	beq.n	8003bd4 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003b12:	69bb      	ldr	r3, [r7, #24]
 8003b14:	2b04      	cmp	r3, #4
 8003b16:	d005      	beq.n	8003b24 <HAL_RCC_OscConfig+0x310>
 8003b18:	69bb      	ldr	r3, [r7, #24]
 8003b1a:	2b0c      	cmp	r3, #12
 8003b1c:	d119      	bne.n	8003b52 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003b1e:	697b      	ldr	r3, [r7, #20]
 8003b20:	2b02      	cmp	r3, #2
 8003b22:	d116      	bne.n	8003b52 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003b24:	4b7c      	ldr	r3, [pc, #496]	@ (8003d18 <HAL_RCC_OscConfig+0x504>)
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d005      	beq.n	8003b3c <HAL_RCC_OscConfig+0x328>
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	68db      	ldr	r3, [r3, #12]
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d101      	bne.n	8003b3c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003b38:	2301      	movs	r3, #1
 8003b3a:	e23f      	b.n	8003fbc <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b3c:	4b76      	ldr	r3, [pc, #472]	@ (8003d18 <HAL_RCC_OscConfig+0x504>)
 8003b3e:	685b      	ldr	r3, [r3, #4]
 8003b40:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	691b      	ldr	r3, [r3, #16]
 8003b48:	061b      	lsls	r3, r3, #24
 8003b4a:	4973      	ldr	r1, [pc, #460]	@ (8003d18 <HAL_RCC_OscConfig+0x504>)
 8003b4c:	4313      	orrs	r3, r2
 8003b4e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003b50:	e040      	b.n	8003bd4 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	68db      	ldr	r3, [r3, #12]
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d023      	beq.n	8003ba2 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003b5a:	4b6f      	ldr	r3, [pc, #444]	@ (8003d18 <HAL_RCC_OscConfig+0x504>)
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	4a6e      	ldr	r2, [pc, #440]	@ (8003d18 <HAL_RCC_OscConfig+0x504>)
 8003b60:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003b64:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b66:	f7ff fa7b 	bl	8003060 <HAL_GetTick>
 8003b6a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003b6c:	e008      	b.n	8003b80 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b6e:	f7ff fa77 	bl	8003060 <HAL_GetTick>
 8003b72:	4602      	mov	r2, r0
 8003b74:	693b      	ldr	r3, [r7, #16]
 8003b76:	1ad3      	subs	r3, r2, r3
 8003b78:	2b02      	cmp	r3, #2
 8003b7a:	d901      	bls.n	8003b80 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003b7c:	2303      	movs	r3, #3
 8003b7e:	e21d      	b.n	8003fbc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003b80:	4b65      	ldr	r3, [pc, #404]	@ (8003d18 <HAL_RCC_OscConfig+0x504>)
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d0f0      	beq.n	8003b6e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b8c:	4b62      	ldr	r3, [pc, #392]	@ (8003d18 <HAL_RCC_OscConfig+0x504>)
 8003b8e:	685b      	ldr	r3, [r3, #4]
 8003b90:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	691b      	ldr	r3, [r3, #16]
 8003b98:	061b      	lsls	r3, r3, #24
 8003b9a:	495f      	ldr	r1, [pc, #380]	@ (8003d18 <HAL_RCC_OscConfig+0x504>)
 8003b9c:	4313      	orrs	r3, r2
 8003b9e:	604b      	str	r3, [r1, #4]
 8003ba0:	e018      	b.n	8003bd4 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003ba2:	4b5d      	ldr	r3, [pc, #372]	@ (8003d18 <HAL_RCC_OscConfig+0x504>)
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	4a5c      	ldr	r2, [pc, #368]	@ (8003d18 <HAL_RCC_OscConfig+0x504>)
 8003ba8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003bac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bae:	f7ff fa57 	bl	8003060 <HAL_GetTick>
 8003bb2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003bb4:	e008      	b.n	8003bc8 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003bb6:	f7ff fa53 	bl	8003060 <HAL_GetTick>
 8003bba:	4602      	mov	r2, r0
 8003bbc:	693b      	ldr	r3, [r7, #16]
 8003bbe:	1ad3      	subs	r3, r2, r3
 8003bc0:	2b02      	cmp	r3, #2
 8003bc2:	d901      	bls.n	8003bc8 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003bc4:	2303      	movs	r3, #3
 8003bc6:	e1f9      	b.n	8003fbc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003bc8:	4b53      	ldr	r3, [pc, #332]	@ (8003d18 <HAL_RCC_OscConfig+0x504>)
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d1f0      	bne.n	8003bb6 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	f003 0308 	and.w	r3, r3, #8
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d03c      	beq.n	8003c5a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	695b      	ldr	r3, [r3, #20]
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d01c      	beq.n	8003c22 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003be8:	4b4b      	ldr	r3, [pc, #300]	@ (8003d18 <HAL_RCC_OscConfig+0x504>)
 8003bea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003bee:	4a4a      	ldr	r2, [pc, #296]	@ (8003d18 <HAL_RCC_OscConfig+0x504>)
 8003bf0:	f043 0301 	orr.w	r3, r3, #1
 8003bf4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003bf8:	f7ff fa32 	bl	8003060 <HAL_GetTick>
 8003bfc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003bfe:	e008      	b.n	8003c12 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003c00:	f7ff fa2e 	bl	8003060 <HAL_GetTick>
 8003c04:	4602      	mov	r2, r0
 8003c06:	693b      	ldr	r3, [r7, #16]
 8003c08:	1ad3      	subs	r3, r2, r3
 8003c0a:	2b02      	cmp	r3, #2
 8003c0c:	d901      	bls.n	8003c12 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003c0e:	2303      	movs	r3, #3
 8003c10:	e1d4      	b.n	8003fbc <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003c12:	4b41      	ldr	r3, [pc, #260]	@ (8003d18 <HAL_RCC_OscConfig+0x504>)
 8003c14:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003c18:	f003 0302 	and.w	r3, r3, #2
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d0ef      	beq.n	8003c00 <HAL_RCC_OscConfig+0x3ec>
 8003c20:	e01b      	b.n	8003c5a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003c22:	4b3d      	ldr	r3, [pc, #244]	@ (8003d18 <HAL_RCC_OscConfig+0x504>)
 8003c24:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003c28:	4a3b      	ldr	r2, [pc, #236]	@ (8003d18 <HAL_RCC_OscConfig+0x504>)
 8003c2a:	f023 0301 	bic.w	r3, r3, #1
 8003c2e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c32:	f7ff fa15 	bl	8003060 <HAL_GetTick>
 8003c36:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003c38:	e008      	b.n	8003c4c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003c3a:	f7ff fa11 	bl	8003060 <HAL_GetTick>
 8003c3e:	4602      	mov	r2, r0
 8003c40:	693b      	ldr	r3, [r7, #16]
 8003c42:	1ad3      	subs	r3, r2, r3
 8003c44:	2b02      	cmp	r3, #2
 8003c46:	d901      	bls.n	8003c4c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003c48:	2303      	movs	r3, #3
 8003c4a:	e1b7      	b.n	8003fbc <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003c4c:	4b32      	ldr	r3, [pc, #200]	@ (8003d18 <HAL_RCC_OscConfig+0x504>)
 8003c4e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003c52:	f003 0302 	and.w	r3, r3, #2
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d1ef      	bne.n	8003c3a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	f003 0304 	and.w	r3, r3, #4
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	f000 80a6 	beq.w	8003db4 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003c68:	2300      	movs	r3, #0
 8003c6a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003c6c:	4b2a      	ldr	r3, [pc, #168]	@ (8003d18 <HAL_RCC_OscConfig+0x504>)
 8003c6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c70:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d10d      	bne.n	8003c94 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c78:	4b27      	ldr	r3, [pc, #156]	@ (8003d18 <HAL_RCC_OscConfig+0x504>)
 8003c7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c7c:	4a26      	ldr	r2, [pc, #152]	@ (8003d18 <HAL_RCC_OscConfig+0x504>)
 8003c7e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003c82:	6593      	str	r3, [r2, #88]	@ 0x58
 8003c84:	4b24      	ldr	r3, [pc, #144]	@ (8003d18 <HAL_RCC_OscConfig+0x504>)
 8003c86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c88:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c8c:	60bb      	str	r3, [r7, #8]
 8003c8e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003c90:	2301      	movs	r3, #1
 8003c92:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003c94:	4b21      	ldr	r3, [pc, #132]	@ (8003d1c <HAL_RCC_OscConfig+0x508>)
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d118      	bne.n	8003cd2 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003ca0:	4b1e      	ldr	r3, [pc, #120]	@ (8003d1c <HAL_RCC_OscConfig+0x508>)
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	4a1d      	ldr	r2, [pc, #116]	@ (8003d1c <HAL_RCC_OscConfig+0x508>)
 8003ca6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003caa:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003cac:	f7ff f9d8 	bl	8003060 <HAL_GetTick>
 8003cb0:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003cb2:	e008      	b.n	8003cc6 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003cb4:	f7ff f9d4 	bl	8003060 <HAL_GetTick>
 8003cb8:	4602      	mov	r2, r0
 8003cba:	693b      	ldr	r3, [r7, #16]
 8003cbc:	1ad3      	subs	r3, r2, r3
 8003cbe:	2b02      	cmp	r3, #2
 8003cc0:	d901      	bls.n	8003cc6 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003cc2:	2303      	movs	r3, #3
 8003cc4:	e17a      	b.n	8003fbc <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003cc6:	4b15      	ldr	r3, [pc, #84]	@ (8003d1c <HAL_RCC_OscConfig+0x508>)
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d0f0      	beq.n	8003cb4 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	689b      	ldr	r3, [r3, #8]
 8003cd6:	2b01      	cmp	r3, #1
 8003cd8:	d108      	bne.n	8003cec <HAL_RCC_OscConfig+0x4d8>
 8003cda:	4b0f      	ldr	r3, [pc, #60]	@ (8003d18 <HAL_RCC_OscConfig+0x504>)
 8003cdc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ce0:	4a0d      	ldr	r2, [pc, #52]	@ (8003d18 <HAL_RCC_OscConfig+0x504>)
 8003ce2:	f043 0301 	orr.w	r3, r3, #1
 8003ce6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003cea:	e029      	b.n	8003d40 <HAL_RCC_OscConfig+0x52c>
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	689b      	ldr	r3, [r3, #8]
 8003cf0:	2b05      	cmp	r3, #5
 8003cf2:	d115      	bne.n	8003d20 <HAL_RCC_OscConfig+0x50c>
 8003cf4:	4b08      	ldr	r3, [pc, #32]	@ (8003d18 <HAL_RCC_OscConfig+0x504>)
 8003cf6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003cfa:	4a07      	ldr	r2, [pc, #28]	@ (8003d18 <HAL_RCC_OscConfig+0x504>)
 8003cfc:	f043 0304 	orr.w	r3, r3, #4
 8003d00:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003d04:	4b04      	ldr	r3, [pc, #16]	@ (8003d18 <HAL_RCC_OscConfig+0x504>)
 8003d06:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d0a:	4a03      	ldr	r2, [pc, #12]	@ (8003d18 <HAL_RCC_OscConfig+0x504>)
 8003d0c:	f043 0301 	orr.w	r3, r3, #1
 8003d10:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003d14:	e014      	b.n	8003d40 <HAL_RCC_OscConfig+0x52c>
 8003d16:	bf00      	nop
 8003d18:	40021000 	.word	0x40021000
 8003d1c:	40007000 	.word	0x40007000
 8003d20:	4b9c      	ldr	r3, [pc, #624]	@ (8003f94 <HAL_RCC_OscConfig+0x780>)
 8003d22:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d26:	4a9b      	ldr	r2, [pc, #620]	@ (8003f94 <HAL_RCC_OscConfig+0x780>)
 8003d28:	f023 0301 	bic.w	r3, r3, #1
 8003d2c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003d30:	4b98      	ldr	r3, [pc, #608]	@ (8003f94 <HAL_RCC_OscConfig+0x780>)
 8003d32:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d36:	4a97      	ldr	r2, [pc, #604]	@ (8003f94 <HAL_RCC_OscConfig+0x780>)
 8003d38:	f023 0304 	bic.w	r3, r3, #4
 8003d3c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	689b      	ldr	r3, [r3, #8]
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d016      	beq.n	8003d76 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d48:	f7ff f98a 	bl	8003060 <HAL_GetTick>
 8003d4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003d4e:	e00a      	b.n	8003d66 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d50:	f7ff f986 	bl	8003060 <HAL_GetTick>
 8003d54:	4602      	mov	r2, r0
 8003d56:	693b      	ldr	r3, [r7, #16]
 8003d58:	1ad3      	subs	r3, r2, r3
 8003d5a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d5e:	4293      	cmp	r3, r2
 8003d60:	d901      	bls.n	8003d66 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003d62:	2303      	movs	r3, #3
 8003d64:	e12a      	b.n	8003fbc <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003d66:	4b8b      	ldr	r3, [pc, #556]	@ (8003f94 <HAL_RCC_OscConfig+0x780>)
 8003d68:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d6c:	f003 0302 	and.w	r3, r3, #2
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d0ed      	beq.n	8003d50 <HAL_RCC_OscConfig+0x53c>
 8003d74:	e015      	b.n	8003da2 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d76:	f7ff f973 	bl	8003060 <HAL_GetTick>
 8003d7a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003d7c:	e00a      	b.n	8003d94 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d7e:	f7ff f96f 	bl	8003060 <HAL_GetTick>
 8003d82:	4602      	mov	r2, r0
 8003d84:	693b      	ldr	r3, [r7, #16]
 8003d86:	1ad3      	subs	r3, r2, r3
 8003d88:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d8c:	4293      	cmp	r3, r2
 8003d8e:	d901      	bls.n	8003d94 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003d90:	2303      	movs	r3, #3
 8003d92:	e113      	b.n	8003fbc <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003d94:	4b7f      	ldr	r3, [pc, #508]	@ (8003f94 <HAL_RCC_OscConfig+0x780>)
 8003d96:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d9a:	f003 0302 	and.w	r3, r3, #2
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d1ed      	bne.n	8003d7e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003da2:	7ffb      	ldrb	r3, [r7, #31]
 8003da4:	2b01      	cmp	r3, #1
 8003da6:	d105      	bne.n	8003db4 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003da8:	4b7a      	ldr	r3, [pc, #488]	@ (8003f94 <HAL_RCC_OscConfig+0x780>)
 8003daa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003dac:	4a79      	ldr	r2, [pc, #484]	@ (8003f94 <HAL_RCC_OscConfig+0x780>)
 8003dae:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003db2:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	f000 80fe 	beq.w	8003fba <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003dc2:	2b02      	cmp	r3, #2
 8003dc4:	f040 80d0 	bne.w	8003f68 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003dc8:	4b72      	ldr	r3, [pc, #456]	@ (8003f94 <HAL_RCC_OscConfig+0x780>)
 8003dca:	68db      	ldr	r3, [r3, #12]
 8003dcc:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003dce:	697b      	ldr	r3, [r7, #20]
 8003dd0:	f003 0203 	and.w	r2, r3, #3
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003dd8:	429a      	cmp	r2, r3
 8003dda:	d130      	bne.n	8003e3e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003ddc:	697b      	ldr	r3, [r7, #20]
 8003dde:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003de6:	3b01      	subs	r3, #1
 8003de8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003dea:	429a      	cmp	r2, r3
 8003dec:	d127      	bne.n	8003e3e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003dee:	697b      	ldr	r3, [r7, #20]
 8003df0:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003df8:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003dfa:	429a      	cmp	r2, r3
 8003dfc:	d11f      	bne.n	8003e3e <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003dfe:	697b      	ldr	r3, [r7, #20]
 8003e00:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e04:	687a      	ldr	r2, [r7, #4]
 8003e06:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003e08:	2a07      	cmp	r2, #7
 8003e0a:	bf14      	ite	ne
 8003e0c:	2201      	movne	r2, #1
 8003e0e:	2200      	moveq	r2, #0
 8003e10:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003e12:	4293      	cmp	r3, r2
 8003e14:	d113      	bne.n	8003e3e <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003e16:	697b      	ldr	r3, [r7, #20]
 8003e18:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e20:	085b      	lsrs	r3, r3, #1
 8003e22:	3b01      	subs	r3, #1
 8003e24:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003e26:	429a      	cmp	r2, r3
 8003e28:	d109      	bne.n	8003e3e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003e2a:	697b      	ldr	r3, [r7, #20]
 8003e2c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e34:	085b      	lsrs	r3, r3, #1
 8003e36:	3b01      	subs	r3, #1
 8003e38:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003e3a:	429a      	cmp	r2, r3
 8003e3c:	d06e      	beq.n	8003f1c <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003e3e:	69bb      	ldr	r3, [r7, #24]
 8003e40:	2b0c      	cmp	r3, #12
 8003e42:	d069      	beq.n	8003f18 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003e44:	4b53      	ldr	r3, [pc, #332]	@ (8003f94 <HAL_RCC_OscConfig+0x780>)
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d105      	bne.n	8003e5c <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003e50:	4b50      	ldr	r3, [pc, #320]	@ (8003f94 <HAL_RCC_OscConfig+0x780>)
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d001      	beq.n	8003e60 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8003e5c:	2301      	movs	r3, #1
 8003e5e:	e0ad      	b.n	8003fbc <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003e60:	4b4c      	ldr	r3, [pc, #304]	@ (8003f94 <HAL_RCC_OscConfig+0x780>)
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	4a4b      	ldr	r2, [pc, #300]	@ (8003f94 <HAL_RCC_OscConfig+0x780>)
 8003e66:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003e6a:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003e6c:	f7ff f8f8 	bl	8003060 <HAL_GetTick>
 8003e70:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003e72:	e008      	b.n	8003e86 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e74:	f7ff f8f4 	bl	8003060 <HAL_GetTick>
 8003e78:	4602      	mov	r2, r0
 8003e7a:	693b      	ldr	r3, [r7, #16]
 8003e7c:	1ad3      	subs	r3, r2, r3
 8003e7e:	2b02      	cmp	r3, #2
 8003e80:	d901      	bls.n	8003e86 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8003e82:	2303      	movs	r3, #3
 8003e84:	e09a      	b.n	8003fbc <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003e86:	4b43      	ldr	r3, [pc, #268]	@ (8003f94 <HAL_RCC_OscConfig+0x780>)
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d1f0      	bne.n	8003e74 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003e92:	4b40      	ldr	r3, [pc, #256]	@ (8003f94 <HAL_RCC_OscConfig+0x780>)
 8003e94:	68da      	ldr	r2, [r3, #12]
 8003e96:	4b40      	ldr	r3, [pc, #256]	@ (8003f98 <HAL_RCC_OscConfig+0x784>)
 8003e98:	4013      	ands	r3, r2
 8003e9a:	687a      	ldr	r2, [r7, #4]
 8003e9c:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8003e9e:	687a      	ldr	r2, [r7, #4]
 8003ea0:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003ea2:	3a01      	subs	r2, #1
 8003ea4:	0112      	lsls	r2, r2, #4
 8003ea6:	4311      	orrs	r1, r2
 8003ea8:	687a      	ldr	r2, [r7, #4]
 8003eaa:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003eac:	0212      	lsls	r2, r2, #8
 8003eae:	4311      	orrs	r1, r2
 8003eb0:	687a      	ldr	r2, [r7, #4]
 8003eb2:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003eb4:	0852      	lsrs	r2, r2, #1
 8003eb6:	3a01      	subs	r2, #1
 8003eb8:	0552      	lsls	r2, r2, #21
 8003eba:	4311      	orrs	r1, r2
 8003ebc:	687a      	ldr	r2, [r7, #4]
 8003ebe:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003ec0:	0852      	lsrs	r2, r2, #1
 8003ec2:	3a01      	subs	r2, #1
 8003ec4:	0652      	lsls	r2, r2, #25
 8003ec6:	4311      	orrs	r1, r2
 8003ec8:	687a      	ldr	r2, [r7, #4]
 8003eca:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003ecc:	0912      	lsrs	r2, r2, #4
 8003ece:	0452      	lsls	r2, r2, #17
 8003ed0:	430a      	orrs	r2, r1
 8003ed2:	4930      	ldr	r1, [pc, #192]	@ (8003f94 <HAL_RCC_OscConfig+0x780>)
 8003ed4:	4313      	orrs	r3, r2
 8003ed6:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003ed8:	4b2e      	ldr	r3, [pc, #184]	@ (8003f94 <HAL_RCC_OscConfig+0x780>)
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	4a2d      	ldr	r2, [pc, #180]	@ (8003f94 <HAL_RCC_OscConfig+0x780>)
 8003ede:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003ee2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003ee4:	4b2b      	ldr	r3, [pc, #172]	@ (8003f94 <HAL_RCC_OscConfig+0x780>)
 8003ee6:	68db      	ldr	r3, [r3, #12]
 8003ee8:	4a2a      	ldr	r2, [pc, #168]	@ (8003f94 <HAL_RCC_OscConfig+0x780>)
 8003eea:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003eee:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003ef0:	f7ff f8b6 	bl	8003060 <HAL_GetTick>
 8003ef4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003ef6:	e008      	b.n	8003f0a <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ef8:	f7ff f8b2 	bl	8003060 <HAL_GetTick>
 8003efc:	4602      	mov	r2, r0
 8003efe:	693b      	ldr	r3, [r7, #16]
 8003f00:	1ad3      	subs	r3, r2, r3
 8003f02:	2b02      	cmp	r3, #2
 8003f04:	d901      	bls.n	8003f0a <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8003f06:	2303      	movs	r3, #3
 8003f08:	e058      	b.n	8003fbc <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003f0a:	4b22      	ldr	r3, [pc, #136]	@ (8003f94 <HAL_RCC_OscConfig+0x780>)
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d0f0      	beq.n	8003ef8 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003f16:	e050      	b.n	8003fba <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003f18:	2301      	movs	r3, #1
 8003f1a:	e04f      	b.n	8003fbc <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003f1c:	4b1d      	ldr	r3, [pc, #116]	@ (8003f94 <HAL_RCC_OscConfig+0x780>)
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d148      	bne.n	8003fba <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003f28:	4b1a      	ldr	r3, [pc, #104]	@ (8003f94 <HAL_RCC_OscConfig+0x780>)
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	4a19      	ldr	r2, [pc, #100]	@ (8003f94 <HAL_RCC_OscConfig+0x780>)
 8003f2e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003f32:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003f34:	4b17      	ldr	r3, [pc, #92]	@ (8003f94 <HAL_RCC_OscConfig+0x780>)
 8003f36:	68db      	ldr	r3, [r3, #12]
 8003f38:	4a16      	ldr	r2, [pc, #88]	@ (8003f94 <HAL_RCC_OscConfig+0x780>)
 8003f3a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003f3e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003f40:	f7ff f88e 	bl	8003060 <HAL_GetTick>
 8003f44:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003f46:	e008      	b.n	8003f5a <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f48:	f7ff f88a 	bl	8003060 <HAL_GetTick>
 8003f4c:	4602      	mov	r2, r0
 8003f4e:	693b      	ldr	r3, [r7, #16]
 8003f50:	1ad3      	subs	r3, r2, r3
 8003f52:	2b02      	cmp	r3, #2
 8003f54:	d901      	bls.n	8003f5a <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8003f56:	2303      	movs	r3, #3
 8003f58:	e030      	b.n	8003fbc <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003f5a:	4b0e      	ldr	r3, [pc, #56]	@ (8003f94 <HAL_RCC_OscConfig+0x780>)
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d0f0      	beq.n	8003f48 <HAL_RCC_OscConfig+0x734>
 8003f66:	e028      	b.n	8003fba <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003f68:	69bb      	ldr	r3, [r7, #24]
 8003f6a:	2b0c      	cmp	r3, #12
 8003f6c:	d023      	beq.n	8003fb6 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f6e:	4b09      	ldr	r3, [pc, #36]	@ (8003f94 <HAL_RCC_OscConfig+0x780>)
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	4a08      	ldr	r2, [pc, #32]	@ (8003f94 <HAL_RCC_OscConfig+0x780>)
 8003f74:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003f78:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f7a:	f7ff f871 	bl	8003060 <HAL_GetTick>
 8003f7e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003f80:	e00c      	b.n	8003f9c <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f82:	f7ff f86d 	bl	8003060 <HAL_GetTick>
 8003f86:	4602      	mov	r2, r0
 8003f88:	693b      	ldr	r3, [r7, #16]
 8003f8a:	1ad3      	subs	r3, r2, r3
 8003f8c:	2b02      	cmp	r3, #2
 8003f8e:	d905      	bls.n	8003f9c <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8003f90:	2303      	movs	r3, #3
 8003f92:	e013      	b.n	8003fbc <HAL_RCC_OscConfig+0x7a8>
 8003f94:	40021000 	.word	0x40021000
 8003f98:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003f9c:	4b09      	ldr	r3, [pc, #36]	@ (8003fc4 <HAL_RCC_OscConfig+0x7b0>)
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d1ec      	bne.n	8003f82 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003fa8:	4b06      	ldr	r3, [pc, #24]	@ (8003fc4 <HAL_RCC_OscConfig+0x7b0>)
 8003faa:	68da      	ldr	r2, [r3, #12]
 8003fac:	4905      	ldr	r1, [pc, #20]	@ (8003fc4 <HAL_RCC_OscConfig+0x7b0>)
 8003fae:	4b06      	ldr	r3, [pc, #24]	@ (8003fc8 <HAL_RCC_OscConfig+0x7b4>)
 8003fb0:	4013      	ands	r3, r2
 8003fb2:	60cb      	str	r3, [r1, #12]
 8003fb4:	e001      	b.n	8003fba <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003fb6:	2301      	movs	r3, #1
 8003fb8:	e000      	b.n	8003fbc <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8003fba:	2300      	movs	r3, #0
}
 8003fbc:	4618      	mov	r0, r3
 8003fbe:	3720      	adds	r7, #32
 8003fc0:	46bd      	mov	sp, r7
 8003fc2:	bd80      	pop	{r7, pc}
 8003fc4:	40021000 	.word	0x40021000
 8003fc8:	feeefffc 	.word	0xfeeefffc

08003fcc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003fcc:	b580      	push	{r7, lr}
 8003fce:	b084      	sub	sp, #16
 8003fd0:	af00      	add	r7, sp, #0
 8003fd2:	6078      	str	r0, [r7, #4]
 8003fd4:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d101      	bne.n	8003fe0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003fdc:	2301      	movs	r3, #1
 8003fde:	e0e7      	b.n	80041b0 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003fe0:	4b75      	ldr	r3, [pc, #468]	@ (80041b8 <HAL_RCC_ClockConfig+0x1ec>)
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	f003 0307 	and.w	r3, r3, #7
 8003fe8:	683a      	ldr	r2, [r7, #0]
 8003fea:	429a      	cmp	r2, r3
 8003fec:	d910      	bls.n	8004010 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003fee:	4b72      	ldr	r3, [pc, #456]	@ (80041b8 <HAL_RCC_ClockConfig+0x1ec>)
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	f023 0207 	bic.w	r2, r3, #7
 8003ff6:	4970      	ldr	r1, [pc, #448]	@ (80041b8 <HAL_RCC_ClockConfig+0x1ec>)
 8003ff8:	683b      	ldr	r3, [r7, #0]
 8003ffa:	4313      	orrs	r3, r2
 8003ffc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ffe:	4b6e      	ldr	r3, [pc, #440]	@ (80041b8 <HAL_RCC_ClockConfig+0x1ec>)
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	f003 0307 	and.w	r3, r3, #7
 8004006:	683a      	ldr	r2, [r7, #0]
 8004008:	429a      	cmp	r2, r3
 800400a:	d001      	beq.n	8004010 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800400c:	2301      	movs	r3, #1
 800400e:	e0cf      	b.n	80041b0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	f003 0302 	and.w	r3, r3, #2
 8004018:	2b00      	cmp	r3, #0
 800401a:	d010      	beq.n	800403e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	689a      	ldr	r2, [r3, #8]
 8004020:	4b66      	ldr	r3, [pc, #408]	@ (80041bc <HAL_RCC_ClockConfig+0x1f0>)
 8004022:	689b      	ldr	r3, [r3, #8]
 8004024:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004028:	429a      	cmp	r2, r3
 800402a:	d908      	bls.n	800403e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800402c:	4b63      	ldr	r3, [pc, #396]	@ (80041bc <HAL_RCC_ClockConfig+0x1f0>)
 800402e:	689b      	ldr	r3, [r3, #8]
 8004030:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	689b      	ldr	r3, [r3, #8]
 8004038:	4960      	ldr	r1, [pc, #384]	@ (80041bc <HAL_RCC_ClockConfig+0x1f0>)
 800403a:	4313      	orrs	r3, r2
 800403c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	f003 0301 	and.w	r3, r3, #1
 8004046:	2b00      	cmp	r3, #0
 8004048:	d04c      	beq.n	80040e4 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	685b      	ldr	r3, [r3, #4]
 800404e:	2b03      	cmp	r3, #3
 8004050:	d107      	bne.n	8004062 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004052:	4b5a      	ldr	r3, [pc, #360]	@ (80041bc <HAL_RCC_ClockConfig+0x1f0>)
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800405a:	2b00      	cmp	r3, #0
 800405c:	d121      	bne.n	80040a2 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800405e:	2301      	movs	r3, #1
 8004060:	e0a6      	b.n	80041b0 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	685b      	ldr	r3, [r3, #4]
 8004066:	2b02      	cmp	r3, #2
 8004068:	d107      	bne.n	800407a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800406a:	4b54      	ldr	r3, [pc, #336]	@ (80041bc <HAL_RCC_ClockConfig+0x1f0>)
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004072:	2b00      	cmp	r3, #0
 8004074:	d115      	bne.n	80040a2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004076:	2301      	movs	r3, #1
 8004078:	e09a      	b.n	80041b0 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	685b      	ldr	r3, [r3, #4]
 800407e:	2b00      	cmp	r3, #0
 8004080:	d107      	bne.n	8004092 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004082:	4b4e      	ldr	r3, [pc, #312]	@ (80041bc <HAL_RCC_ClockConfig+0x1f0>)
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	f003 0302 	and.w	r3, r3, #2
 800408a:	2b00      	cmp	r3, #0
 800408c:	d109      	bne.n	80040a2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800408e:	2301      	movs	r3, #1
 8004090:	e08e      	b.n	80041b0 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004092:	4b4a      	ldr	r3, [pc, #296]	@ (80041bc <HAL_RCC_ClockConfig+0x1f0>)
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800409a:	2b00      	cmp	r3, #0
 800409c:	d101      	bne.n	80040a2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800409e:	2301      	movs	r3, #1
 80040a0:	e086      	b.n	80041b0 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80040a2:	4b46      	ldr	r3, [pc, #280]	@ (80041bc <HAL_RCC_ClockConfig+0x1f0>)
 80040a4:	689b      	ldr	r3, [r3, #8]
 80040a6:	f023 0203 	bic.w	r2, r3, #3
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	685b      	ldr	r3, [r3, #4]
 80040ae:	4943      	ldr	r1, [pc, #268]	@ (80041bc <HAL_RCC_ClockConfig+0x1f0>)
 80040b0:	4313      	orrs	r3, r2
 80040b2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80040b4:	f7fe ffd4 	bl	8003060 <HAL_GetTick>
 80040b8:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80040ba:	e00a      	b.n	80040d2 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80040bc:	f7fe ffd0 	bl	8003060 <HAL_GetTick>
 80040c0:	4602      	mov	r2, r0
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	1ad3      	subs	r3, r2, r3
 80040c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80040ca:	4293      	cmp	r3, r2
 80040cc:	d901      	bls.n	80040d2 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80040ce:	2303      	movs	r3, #3
 80040d0:	e06e      	b.n	80041b0 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80040d2:	4b3a      	ldr	r3, [pc, #232]	@ (80041bc <HAL_RCC_ClockConfig+0x1f0>)
 80040d4:	689b      	ldr	r3, [r3, #8]
 80040d6:	f003 020c 	and.w	r2, r3, #12
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	685b      	ldr	r3, [r3, #4]
 80040de:	009b      	lsls	r3, r3, #2
 80040e0:	429a      	cmp	r2, r3
 80040e2:	d1eb      	bne.n	80040bc <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	f003 0302 	and.w	r3, r3, #2
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d010      	beq.n	8004112 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	689a      	ldr	r2, [r3, #8]
 80040f4:	4b31      	ldr	r3, [pc, #196]	@ (80041bc <HAL_RCC_ClockConfig+0x1f0>)
 80040f6:	689b      	ldr	r3, [r3, #8]
 80040f8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80040fc:	429a      	cmp	r2, r3
 80040fe:	d208      	bcs.n	8004112 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004100:	4b2e      	ldr	r3, [pc, #184]	@ (80041bc <HAL_RCC_ClockConfig+0x1f0>)
 8004102:	689b      	ldr	r3, [r3, #8]
 8004104:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	689b      	ldr	r3, [r3, #8]
 800410c:	492b      	ldr	r1, [pc, #172]	@ (80041bc <HAL_RCC_ClockConfig+0x1f0>)
 800410e:	4313      	orrs	r3, r2
 8004110:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004112:	4b29      	ldr	r3, [pc, #164]	@ (80041b8 <HAL_RCC_ClockConfig+0x1ec>)
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	f003 0307 	and.w	r3, r3, #7
 800411a:	683a      	ldr	r2, [r7, #0]
 800411c:	429a      	cmp	r2, r3
 800411e:	d210      	bcs.n	8004142 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004120:	4b25      	ldr	r3, [pc, #148]	@ (80041b8 <HAL_RCC_ClockConfig+0x1ec>)
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	f023 0207 	bic.w	r2, r3, #7
 8004128:	4923      	ldr	r1, [pc, #140]	@ (80041b8 <HAL_RCC_ClockConfig+0x1ec>)
 800412a:	683b      	ldr	r3, [r7, #0]
 800412c:	4313      	orrs	r3, r2
 800412e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004130:	4b21      	ldr	r3, [pc, #132]	@ (80041b8 <HAL_RCC_ClockConfig+0x1ec>)
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	f003 0307 	and.w	r3, r3, #7
 8004138:	683a      	ldr	r2, [r7, #0]
 800413a:	429a      	cmp	r2, r3
 800413c:	d001      	beq.n	8004142 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800413e:	2301      	movs	r3, #1
 8004140:	e036      	b.n	80041b0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	f003 0304 	and.w	r3, r3, #4
 800414a:	2b00      	cmp	r3, #0
 800414c:	d008      	beq.n	8004160 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800414e:	4b1b      	ldr	r3, [pc, #108]	@ (80041bc <HAL_RCC_ClockConfig+0x1f0>)
 8004150:	689b      	ldr	r3, [r3, #8]
 8004152:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	68db      	ldr	r3, [r3, #12]
 800415a:	4918      	ldr	r1, [pc, #96]	@ (80041bc <HAL_RCC_ClockConfig+0x1f0>)
 800415c:	4313      	orrs	r3, r2
 800415e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	f003 0308 	and.w	r3, r3, #8
 8004168:	2b00      	cmp	r3, #0
 800416a:	d009      	beq.n	8004180 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800416c:	4b13      	ldr	r3, [pc, #76]	@ (80041bc <HAL_RCC_ClockConfig+0x1f0>)
 800416e:	689b      	ldr	r3, [r3, #8]
 8004170:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	691b      	ldr	r3, [r3, #16]
 8004178:	00db      	lsls	r3, r3, #3
 800417a:	4910      	ldr	r1, [pc, #64]	@ (80041bc <HAL_RCC_ClockConfig+0x1f0>)
 800417c:	4313      	orrs	r3, r2
 800417e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004180:	f000 f824 	bl	80041cc <HAL_RCC_GetSysClockFreq>
 8004184:	4602      	mov	r2, r0
 8004186:	4b0d      	ldr	r3, [pc, #52]	@ (80041bc <HAL_RCC_ClockConfig+0x1f0>)
 8004188:	689b      	ldr	r3, [r3, #8]
 800418a:	091b      	lsrs	r3, r3, #4
 800418c:	f003 030f 	and.w	r3, r3, #15
 8004190:	490b      	ldr	r1, [pc, #44]	@ (80041c0 <HAL_RCC_ClockConfig+0x1f4>)
 8004192:	5ccb      	ldrb	r3, [r1, r3]
 8004194:	f003 031f 	and.w	r3, r3, #31
 8004198:	fa22 f303 	lsr.w	r3, r2, r3
 800419c:	4a09      	ldr	r2, [pc, #36]	@ (80041c4 <HAL_RCC_ClockConfig+0x1f8>)
 800419e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80041a0:	4b09      	ldr	r3, [pc, #36]	@ (80041c8 <HAL_RCC_ClockConfig+0x1fc>)
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	4618      	mov	r0, r3
 80041a6:	f7fe ff0b 	bl	8002fc0 <HAL_InitTick>
 80041aa:	4603      	mov	r3, r0
 80041ac:	72fb      	strb	r3, [r7, #11]

  return status;
 80041ae:	7afb      	ldrb	r3, [r7, #11]
}
 80041b0:	4618      	mov	r0, r3
 80041b2:	3710      	adds	r7, #16
 80041b4:	46bd      	mov	sp, r7
 80041b6:	bd80      	pop	{r7, pc}
 80041b8:	40022000 	.word	0x40022000
 80041bc:	40021000 	.word	0x40021000
 80041c0:	0800ac94 	.word	0x0800ac94
 80041c4:	20000664 	.word	0x20000664
 80041c8:	20000668 	.word	0x20000668

080041cc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80041cc:	b480      	push	{r7}
 80041ce:	b089      	sub	sp, #36	@ 0x24
 80041d0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80041d2:	2300      	movs	r3, #0
 80041d4:	61fb      	str	r3, [r7, #28]
 80041d6:	2300      	movs	r3, #0
 80041d8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80041da:	4b3e      	ldr	r3, [pc, #248]	@ (80042d4 <HAL_RCC_GetSysClockFreq+0x108>)
 80041dc:	689b      	ldr	r3, [r3, #8]
 80041de:	f003 030c 	and.w	r3, r3, #12
 80041e2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80041e4:	4b3b      	ldr	r3, [pc, #236]	@ (80042d4 <HAL_RCC_GetSysClockFreq+0x108>)
 80041e6:	68db      	ldr	r3, [r3, #12]
 80041e8:	f003 0303 	and.w	r3, r3, #3
 80041ec:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80041ee:	693b      	ldr	r3, [r7, #16]
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d005      	beq.n	8004200 <HAL_RCC_GetSysClockFreq+0x34>
 80041f4:	693b      	ldr	r3, [r7, #16]
 80041f6:	2b0c      	cmp	r3, #12
 80041f8:	d121      	bne.n	800423e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	2b01      	cmp	r3, #1
 80041fe:	d11e      	bne.n	800423e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004200:	4b34      	ldr	r3, [pc, #208]	@ (80042d4 <HAL_RCC_GetSysClockFreq+0x108>)
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	f003 0308 	and.w	r3, r3, #8
 8004208:	2b00      	cmp	r3, #0
 800420a:	d107      	bne.n	800421c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800420c:	4b31      	ldr	r3, [pc, #196]	@ (80042d4 <HAL_RCC_GetSysClockFreq+0x108>)
 800420e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004212:	0a1b      	lsrs	r3, r3, #8
 8004214:	f003 030f 	and.w	r3, r3, #15
 8004218:	61fb      	str	r3, [r7, #28]
 800421a:	e005      	b.n	8004228 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800421c:	4b2d      	ldr	r3, [pc, #180]	@ (80042d4 <HAL_RCC_GetSysClockFreq+0x108>)
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	091b      	lsrs	r3, r3, #4
 8004222:	f003 030f 	and.w	r3, r3, #15
 8004226:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004228:	4a2b      	ldr	r2, [pc, #172]	@ (80042d8 <HAL_RCC_GetSysClockFreq+0x10c>)
 800422a:	69fb      	ldr	r3, [r7, #28]
 800422c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004230:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004232:	693b      	ldr	r3, [r7, #16]
 8004234:	2b00      	cmp	r3, #0
 8004236:	d10d      	bne.n	8004254 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004238:	69fb      	ldr	r3, [r7, #28]
 800423a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800423c:	e00a      	b.n	8004254 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800423e:	693b      	ldr	r3, [r7, #16]
 8004240:	2b04      	cmp	r3, #4
 8004242:	d102      	bne.n	800424a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004244:	4b25      	ldr	r3, [pc, #148]	@ (80042dc <HAL_RCC_GetSysClockFreq+0x110>)
 8004246:	61bb      	str	r3, [r7, #24]
 8004248:	e004      	b.n	8004254 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800424a:	693b      	ldr	r3, [r7, #16]
 800424c:	2b08      	cmp	r3, #8
 800424e:	d101      	bne.n	8004254 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004250:	4b23      	ldr	r3, [pc, #140]	@ (80042e0 <HAL_RCC_GetSysClockFreq+0x114>)
 8004252:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004254:	693b      	ldr	r3, [r7, #16]
 8004256:	2b0c      	cmp	r3, #12
 8004258:	d134      	bne.n	80042c4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800425a:	4b1e      	ldr	r3, [pc, #120]	@ (80042d4 <HAL_RCC_GetSysClockFreq+0x108>)
 800425c:	68db      	ldr	r3, [r3, #12]
 800425e:	f003 0303 	and.w	r3, r3, #3
 8004262:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004264:	68bb      	ldr	r3, [r7, #8]
 8004266:	2b02      	cmp	r3, #2
 8004268:	d003      	beq.n	8004272 <HAL_RCC_GetSysClockFreq+0xa6>
 800426a:	68bb      	ldr	r3, [r7, #8]
 800426c:	2b03      	cmp	r3, #3
 800426e:	d003      	beq.n	8004278 <HAL_RCC_GetSysClockFreq+0xac>
 8004270:	e005      	b.n	800427e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004272:	4b1a      	ldr	r3, [pc, #104]	@ (80042dc <HAL_RCC_GetSysClockFreq+0x110>)
 8004274:	617b      	str	r3, [r7, #20]
      break;
 8004276:	e005      	b.n	8004284 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004278:	4b19      	ldr	r3, [pc, #100]	@ (80042e0 <HAL_RCC_GetSysClockFreq+0x114>)
 800427a:	617b      	str	r3, [r7, #20]
      break;
 800427c:	e002      	b.n	8004284 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800427e:	69fb      	ldr	r3, [r7, #28]
 8004280:	617b      	str	r3, [r7, #20]
      break;
 8004282:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004284:	4b13      	ldr	r3, [pc, #76]	@ (80042d4 <HAL_RCC_GetSysClockFreq+0x108>)
 8004286:	68db      	ldr	r3, [r3, #12]
 8004288:	091b      	lsrs	r3, r3, #4
 800428a:	f003 0307 	and.w	r3, r3, #7
 800428e:	3301      	adds	r3, #1
 8004290:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004292:	4b10      	ldr	r3, [pc, #64]	@ (80042d4 <HAL_RCC_GetSysClockFreq+0x108>)
 8004294:	68db      	ldr	r3, [r3, #12]
 8004296:	0a1b      	lsrs	r3, r3, #8
 8004298:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800429c:	697a      	ldr	r2, [r7, #20]
 800429e:	fb03 f202 	mul.w	r2, r3, r2
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80042a8:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80042aa:	4b0a      	ldr	r3, [pc, #40]	@ (80042d4 <HAL_RCC_GetSysClockFreq+0x108>)
 80042ac:	68db      	ldr	r3, [r3, #12]
 80042ae:	0e5b      	lsrs	r3, r3, #25
 80042b0:	f003 0303 	and.w	r3, r3, #3
 80042b4:	3301      	adds	r3, #1
 80042b6:	005b      	lsls	r3, r3, #1
 80042b8:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80042ba:	697a      	ldr	r2, [r7, #20]
 80042bc:	683b      	ldr	r3, [r7, #0]
 80042be:	fbb2 f3f3 	udiv	r3, r2, r3
 80042c2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80042c4:	69bb      	ldr	r3, [r7, #24]
}
 80042c6:	4618      	mov	r0, r3
 80042c8:	3724      	adds	r7, #36	@ 0x24
 80042ca:	46bd      	mov	sp, r7
 80042cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042d0:	4770      	bx	lr
 80042d2:	bf00      	nop
 80042d4:	40021000 	.word	0x40021000
 80042d8:	0800acac 	.word	0x0800acac
 80042dc:	00f42400 	.word	0x00f42400
 80042e0:	007a1200 	.word	0x007a1200

080042e4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80042e4:	b480      	push	{r7}
 80042e6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80042e8:	4b03      	ldr	r3, [pc, #12]	@ (80042f8 <HAL_RCC_GetHCLKFreq+0x14>)
 80042ea:	681b      	ldr	r3, [r3, #0]
}
 80042ec:	4618      	mov	r0, r3
 80042ee:	46bd      	mov	sp, r7
 80042f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f4:	4770      	bx	lr
 80042f6:	bf00      	nop
 80042f8:	20000664 	.word	0x20000664

080042fc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80042fc:	b580      	push	{r7, lr}
 80042fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004300:	f7ff fff0 	bl	80042e4 <HAL_RCC_GetHCLKFreq>
 8004304:	4602      	mov	r2, r0
 8004306:	4b06      	ldr	r3, [pc, #24]	@ (8004320 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004308:	689b      	ldr	r3, [r3, #8]
 800430a:	0a1b      	lsrs	r3, r3, #8
 800430c:	f003 0307 	and.w	r3, r3, #7
 8004310:	4904      	ldr	r1, [pc, #16]	@ (8004324 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004312:	5ccb      	ldrb	r3, [r1, r3]
 8004314:	f003 031f 	and.w	r3, r3, #31
 8004318:	fa22 f303 	lsr.w	r3, r2, r3
}
 800431c:	4618      	mov	r0, r3
 800431e:	bd80      	pop	{r7, pc}
 8004320:	40021000 	.word	0x40021000
 8004324:	0800aca4 	.word	0x0800aca4

08004328 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004328:	b580      	push	{r7, lr}
 800432a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800432c:	f7ff ffda 	bl	80042e4 <HAL_RCC_GetHCLKFreq>
 8004330:	4602      	mov	r2, r0
 8004332:	4b06      	ldr	r3, [pc, #24]	@ (800434c <HAL_RCC_GetPCLK2Freq+0x24>)
 8004334:	689b      	ldr	r3, [r3, #8]
 8004336:	0adb      	lsrs	r3, r3, #11
 8004338:	f003 0307 	and.w	r3, r3, #7
 800433c:	4904      	ldr	r1, [pc, #16]	@ (8004350 <HAL_RCC_GetPCLK2Freq+0x28>)
 800433e:	5ccb      	ldrb	r3, [r1, r3]
 8004340:	f003 031f 	and.w	r3, r3, #31
 8004344:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004348:	4618      	mov	r0, r3
 800434a:	bd80      	pop	{r7, pc}
 800434c:	40021000 	.word	0x40021000
 8004350:	0800aca4 	.word	0x0800aca4

08004354 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004354:	b580      	push	{r7, lr}
 8004356:	b086      	sub	sp, #24
 8004358:	af00      	add	r7, sp, #0
 800435a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800435c:	2300      	movs	r3, #0
 800435e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004360:	4b2a      	ldr	r3, [pc, #168]	@ (800440c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004362:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004364:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004368:	2b00      	cmp	r3, #0
 800436a:	d003      	beq.n	8004374 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800436c:	f7ff f9ee 	bl	800374c <HAL_PWREx_GetVoltageRange>
 8004370:	6178      	str	r0, [r7, #20]
 8004372:	e014      	b.n	800439e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004374:	4b25      	ldr	r3, [pc, #148]	@ (800440c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004376:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004378:	4a24      	ldr	r2, [pc, #144]	@ (800440c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800437a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800437e:	6593      	str	r3, [r2, #88]	@ 0x58
 8004380:	4b22      	ldr	r3, [pc, #136]	@ (800440c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004382:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004384:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004388:	60fb      	str	r3, [r7, #12]
 800438a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800438c:	f7ff f9de 	bl	800374c <HAL_PWREx_GetVoltageRange>
 8004390:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004392:	4b1e      	ldr	r3, [pc, #120]	@ (800440c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004394:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004396:	4a1d      	ldr	r2, [pc, #116]	@ (800440c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004398:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800439c:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800439e:	697b      	ldr	r3, [r7, #20]
 80043a0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80043a4:	d10b      	bne.n	80043be <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	2b80      	cmp	r3, #128	@ 0x80
 80043aa:	d919      	bls.n	80043e0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	2ba0      	cmp	r3, #160	@ 0xa0
 80043b0:	d902      	bls.n	80043b8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80043b2:	2302      	movs	r3, #2
 80043b4:	613b      	str	r3, [r7, #16]
 80043b6:	e013      	b.n	80043e0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80043b8:	2301      	movs	r3, #1
 80043ba:	613b      	str	r3, [r7, #16]
 80043bc:	e010      	b.n	80043e0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	2b80      	cmp	r3, #128	@ 0x80
 80043c2:	d902      	bls.n	80043ca <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80043c4:	2303      	movs	r3, #3
 80043c6:	613b      	str	r3, [r7, #16]
 80043c8:	e00a      	b.n	80043e0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	2b80      	cmp	r3, #128	@ 0x80
 80043ce:	d102      	bne.n	80043d6 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80043d0:	2302      	movs	r3, #2
 80043d2:	613b      	str	r3, [r7, #16]
 80043d4:	e004      	b.n	80043e0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	2b70      	cmp	r3, #112	@ 0x70
 80043da:	d101      	bne.n	80043e0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80043dc:	2301      	movs	r3, #1
 80043de:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80043e0:	4b0b      	ldr	r3, [pc, #44]	@ (8004410 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	f023 0207 	bic.w	r2, r3, #7
 80043e8:	4909      	ldr	r1, [pc, #36]	@ (8004410 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80043ea:	693b      	ldr	r3, [r7, #16]
 80043ec:	4313      	orrs	r3, r2
 80043ee:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80043f0:	4b07      	ldr	r3, [pc, #28]	@ (8004410 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	f003 0307 	and.w	r3, r3, #7
 80043f8:	693a      	ldr	r2, [r7, #16]
 80043fa:	429a      	cmp	r2, r3
 80043fc:	d001      	beq.n	8004402 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80043fe:	2301      	movs	r3, #1
 8004400:	e000      	b.n	8004404 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8004402:	2300      	movs	r3, #0
}
 8004404:	4618      	mov	r0, r3
 8004406:	3718      	adds	r7, #24
 8004408:	46bd      	mov	sp, r7
 800440a:	bd80      	pop	{r7, pc}
 800440c:	40021000 	.word	0x40021000
 8004410:	40022000 	.word	0x40022000

08004414 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004414:	b580      	push	{r7, lr}
 8004416:	b086      	sub	sp, #24
 8004418:	af00      	add	r7, sp, #0
 800441a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800441c:	2300      	movs	r3, #0
 800441e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004420:	2300      	movs	r3, #0
 8004422:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800442c:	2b00      	cmp	r3, #0
 800442e:	d041      	beq.n	80044b4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004434:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004438:	d02a      	beq.n	8004490 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800443a:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800443e:	d824      	bhi.n	800448a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004440:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004444:	d008      	beq.n	8004458 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8004446:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800444a:	d81e      	bhi.n	800448a <HAL_RCCEx_PeriphCLKConfig+0x76>
 800444c:	2b00      	cmp	r3, #0
 800444e:	d00a      	beq.n	8004466 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8004450:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004454:	d010      	beq.n	8004478 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8004456:	e018      	b.n	800448a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004458:	4b86      	ldr	r3, [pc, #536]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800445a:	68db      	ldr	r3, [r3, #12]
 800445c:	4a85      	ldr	r2, [pc, #532]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800445e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004462:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004464:	e015      	b.n	8004492 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	3304      	adds	r3, #4
 800446a:	2100      	movs	r1, #0
 800446c:	4618      	mov	r0, r3
 800446e:	f000 fabb 	bl	80049e8 <RCCEx_PLLSAI1_Config>
 8004472:	4603      	mov	r3, r0
 8004474:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004476:	e00c      	b.n	8004492 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	3320      	adds	r3, #32
 800447c:	2100      	movs	r1, #0
 800447e:	4618      	mov	r0, r3
 8004480:	f000 fba6 	bl	8004bd0 <RCCEx_PLLSAI2_Config>
 8004484:	4603      	mov	r3, r0
 8004486:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004488:	e003      	b.n	8004492 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800448a:	2301      	movs	r3, #1
 800448c:	74fb      	strb	r3, [r7, #19]
      break;
 800448e:	e000      	b.n	8004492 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8004490:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004492:	7cfb      	ldrb	r3, [r7, #19]
 8004494:	2b00      	cmp	r3, #0
 8004496:	d10b      	bne.n	80044b0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004498:	4b76      	ldr	r3, [pc, #472]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800449a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800449e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80044a6:	4973      	ldr	r1, [pc, #460]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80044a8:	4313      	orrs	r3, r2
 80044aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80044ae:	e001      	b.n	80044b4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80044b0:	7cfb      	ldrb	r3, [r7, #19]
 80044b2:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d041      	beq.n	8004544 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80044c4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80044c8:	d02a      	beq.n	8004520 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80044ca:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80044ce:	d824      	bhi.n	800451a <HAL_RCCEx_PeriphCLKConfig+0x106>
 80044d0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80044d4:	d008      	beq.n	80044e8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80044d6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80044da:	d81e      	bhi.n	800451a <HAL_RCCEx_PeriphCLKConfig+0x106>
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d00a      	beq.n	80044f6 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80044e0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80044e4:	d010      	beq.n	8004508 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80044e6:	e018      	b.n	800451a <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80044e8:	4b62      	ldr	r3, [pc, #392]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80044ea:	68db      	ldr	r3, [r3, #12]
 80044ec:	4a61      	ldr	r2, [pc, #388]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80044ee:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80044f2:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80044f4:	e015      	b.n	8004522 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	3304      	adds	r3, #4
 80044fa:	2100      	movs	r1, #0
 80044fc:	4618      	mov	r0, r3
 80044fe:	f000 fa73 	bl	80049e8 <RCCEx_PLLSAI1_Config>
 8004502:	4603      	mov	r3, r0
 8004504:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004506:	e00c      	b.n	8004522 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	3320      	adds	r3, #32
 800450c:	2100      	movs	r1, #0
 800450e:	4618      	mov	r0, r3
 8004510:	f000 fb5e 	bl	8004bd0 <RCCEx_PLLSAI2_Config>
 8004514:	4603      	mov	r3, r0
 8004516:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004518:	e003      	b.n	8004522 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800451a:	2301      	movs	r3, #1
 800451c:	74fb      	strb	r3, [r7, #19]
      break;
 800451e:	e000      	b.n	8004522 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8004520:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004522:	7cfb      	ldrb	r3, [r7, #19]
 8004524:	2b00      	cmp	r3, #0
 8004526:	d10b      	bne.n	8004540 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004528:	4b52      	ldr	r3, [pc, #328]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800452a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800452e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004536:	494f      	ldr	r1, [pc, #316]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004538:	4313      	orrs	r3, r2
 800453a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800453e:	e001      	b.n	8004544 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004540:	7cfb      	ldrb	r3, [r7, #19]
 8004542:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800454c:	2b00      	cmp	r3, #0
 800454e:	f000 80a0 	beq.w	8004692 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004552:	2300      	movs	r3, #0
 8004554:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004556:	4b47      	ldr	r3, [pc, #284]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004558:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800455a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800455e:	2b00      	cmp	r3, #0
 8004560:	d101      	bne.n	8004566 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8004562:	2301      	movs	r3, #1
 8004564:	e000      	b.n	8004568 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8004566:	2300      	movs	r3, #0
 8004568:	2b00      	cmp	r3, #0
 800456a:	d00d      	beq.n	8004588 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800456c:	4b41      	ldr	r3, [pc, #260]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800456e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004570:	4a40      	ldr	r2, [pc, #256]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004572:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004576:	6593      	str	r3, [r2, #88]	@ 0x58
 8004578:	4b3e      	ldr	r3, [pc, #248]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800457a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800457c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004580:	60bb      	str	r3, [r7, #8]
 8004582:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004584:	2301      	movs	r3, #1
 8004586:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004588:	4b3b      	ldr	r3, [pc, #236]	@ (8004678 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	4a3a      	ldr	r2, [pc, #232]	@ (8004678 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800458e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004592:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004594:	f7fe fd64 	bl	8003060 <HAL_GetTick>
 8004598:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800459a:	e009      	b.n	80045b0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800459c:	f7fe fd60 	bl	8003060 <HAL_GetTick>
 80045a0:	4602      	mov	r2, r0
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	1ad3      	subs	r3, r2, r3
 80045a6:	2b02      	cmp	r3, #2
 80045a8:	d902      	bls.n	80045b0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80045aa:	2303      	movs	r3, #3
 80045ac:	74fb      	strb	r3, [r7, #19]
        break;
 80045ae:	e005      	b.n	80045bc <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80045b0:	4b31      	ldr	r3, [pc, #196]	@ (8004678 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d0ef      	beq.n	800459c <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80045bc:	7cfb      	ldrb	r3, [r7, #19]
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d15c      	bne.n	800467c <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80045c2:	4b2c      	ldr	r3, [pc, #176]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80045c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80045c8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80045cc:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80045ce:	697b      	ldr	r3, [r7, #20]
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d01f      	beq.n	8004614 <HAL_RCCEx_PeriphCLKConfig+0x200>
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80045da:	697a      	ldr	r2, [r7, #20]
 80045dc:	429a      	cmp	r2, r3
 80045de:	d019      	beq.n	8004614 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80045e0:	4b24      	ldr	r3, [pc, #144]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80045e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80045e6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80045ea:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80045ec:	4b21      	ldr	r3, [pc, #132]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80045ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80045f2:	4a20      	ldr	r2, [pc, #128]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80045f4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80045f8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80045fc:	4b1d      	ldr	r3, [pc, #116]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80045fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004602:	4a1c      	ldr	r2, [pc, #112]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004604:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004608:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800460c:	4a19      	ldr	r2, [pc, #100]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800460e:	697b      	ldr	r3, [r7, #20]
 8004610:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004614:	697b      	ldr	r3, [r7, #20]
 8004616:	f003 0301 	and.w	r3, r3, #1
 800461a:	2b00      	cmp	r3, #0
 800461c:	d016      	beq.n	800464c <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800461e:	f7fe fd1f 	bl	8003060 <HAL_GetTick>
 8004622:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004624:	e00b      	b.n	800463e <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004626:	f7fe fd1b 	bl	8003060 <HAL_GetTick>
 800462a:	4602      	mov	r2, r0
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	1ad3      	subs	r3, r2, r3
 8004630:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004634:	4293      	cmp	r3, r2
 8004636:	d902      	bls.n	800463e <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8004638:	2303      	movs	r3, #3
 800463a:	74fb      	strb	r3, [r7, #19]
            break;
 800463c:	e006      	b.n	800464c <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800463e:	4b0d      	ldr	r3, [pc, #52]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004640:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004644:	f003 0302 	and.w	r3, r3, #2
 8004648:	2b00      	cmp	r3, #0
 800464a:	d0ec      	beq.n	8004626 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 800464c:	7cfb      	ldrb	r3, [r7, #19]
 800464e:	2b00      	cmp	r3, #0
 8004650:	d10c      	bne.n	800466c <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004652:	4b08      	ldr	r3, [pc, #32]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004654:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004658:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004662:	4904      	ldr	r1, [pc, #16]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004664:	4313      	orrs	r3, r2
 8004666:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800466a:	e009      	b.n	8004680 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800466c:	7cfb      	ldrb	r3, [r7, #19]
 800466e:	74bb      	strb	r3, [r7, #18]
 8004670:	e006      	b.n	8004680 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8004672:	bf00      	nop
 8004674:	40021000 	.word	0x40021000
 8004678:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800467c:	7cfb      	ldrb	r3, [r7, #19]
 800467e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004680:	7c7b      	ldrb	r3, [r7, #17]
 8004682:	2b01      	cmp	r3, #1
 8004684:	d105      	bne.n	8004692 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004686:	4b9e      	ldr	r3, [pc, #632]	@ (8004900 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004688:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800468a:	4a9d      	ldr	r2, [pc, #628]	@ (8004900 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800468c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004690:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	f003 0301 	and.w	r3, r3, #1
 800469a:	2b00      	cmp	r3, #0
 800469c:	d00a      	beq.n	80046b4 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800469e:	4b98      	ldr	r3, [pc, #608]	@ (8004900 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80046a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046a4:	f023 0203 	bic.w	r2, r3, #3
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046ac:	4994      	ldr	r1, [pc, #592]	@ (8004900 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80046ae:	4313      	orrs	r3, r2
 80046b0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	f003 0302 	and.w	r3, r3, #2
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d00a      	beq.n	80046d6 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80046c0:	4b8f      	ldr	r3, [pc, #572]	@ (8004900 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80046c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046c6:	f023 020c 	bic.w	r2, r3, #12
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046ce:	498c      	ldr	r1, [pc, #560]	@ (8004900 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80046d0:	4313      	orrs	r3, r2
 80046d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	f003 0304 	and.w	r3, r3, #4
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d00a      	beq.n	80046f8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80046e2:	4b87      	ldr	r3, [pc, #540]	@ (8004900 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80046e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046e8:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046f0:	4983      	ldr	r1, [pc, #524]	@ (8004900 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80046f2:	4313      	orrs	r3, r2
 80046f4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	f003 0308 	and.w	r3, r3, #8
 8004700:	2b00      	cmp	r3, #0
 8004702:	d00a      	beq.n	800471a <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004704:	4b7e      	ldr	r3, [pc, #504]	@ (8004900 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004706:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800470a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004712:	497b      	ldr	r1, [pc, #492]	@ (8004900 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004714:	4313      	orrs	r3, r2
 8004716:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	f003 0310 	and.w	r3, r3, #16
 8004722:	2b00      	cmp	r3, #0
 8004724:	d00a      	beq.n	800473c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004726:	4b76      	ldr	r3, [pc, #472]	@ (8004900 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004728:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800472c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004734:	4972      	ldr	r1, [pc, #456]	@ (8004900 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004736:	4313      	orrs	r3, r2
 8004738:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	f003 0320 	and.w	r3, r3, #32
 8004744:	2b00      	cmp	r3, #0
 8004746:	d00a      	beq.n	800475e <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004748:	4b6d      	ldr	r3, [pc, #436]	@ (8004900 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800474a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800474e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004756:	496a      	ldr	r1, [pc, #424]	@ (8004900 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004758:	4313      	orrs	r3, r2
 800475a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004766:	2b00      	cmp	r3, #0
 8004768:	d00a      	beq.n	8004780 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800476a:	4b65      	ldr	r3, [pc, #404]	@ (8004900 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800476c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004770:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004778:	4961      	ldr	r1, [pc, #388]	@ (8004900 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800477a:	4313      	orrs	r3, r2
 800477c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004788:	2b00      	cmp	r3, #0
 800478a:	d00a      	beq.n	80047a2 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800478c:	4b5c      	ldr	r3, [pc, #368]	@ (8004900 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800478e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004792:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800479a:	4959      	ldr	r1, [pc, #356]	@ (8004900 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800479c:	4313      	orrs	r3, r2
 800479e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d00a      	beq.n	80047c4 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80047ae:	4b54      	ldr	r3, [pc, #336]	@ (8004900 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80047b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047b4:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80047bc:	4950      	ldr	r1, [pc, #320]	@ (8004900 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80047be:	4313      	orrs	r3, r2
 80047c0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d00a      	beq.n	80047e6 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80047d0:	4b4b      	ldr	r3, [pc, #300]	@ (8004900 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80047d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047d6:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80047de:	4948      	ldr	r1, [pc, #288]	@ (8004900 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80047e0:	4313      	orrs	r3, r2
 80047e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d00a      	beq.n	8004808 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80047f2:	4b43      	ldr	r3, [pc, #268]	@ (8004900 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80047f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047f8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004800:	493f      	ldr	r1, [pc, #252]	@ (8004900 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004802:	4313      	orrs	r3, r2
 8004804:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004810:	2b00      	cmp	r3, #0
 8004812:	d028      	beq.n	8004866 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004814:	4b3a      	ldr	r3, [pc, #232]	@ (8004900 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004816:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800481a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004822:	4937      	ldr	r1, [pc, #220]	@ (8004900 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004824:	4313      	orrs	r3, r2
 8004826:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800482e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004832:	d106      	bne.n	8004842 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004834:	4b32      	ldr	r3, [pc, #200]	@ (8004900 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004836:	68db      	ldr	r3, [r3, #12]
 8004838:	4a31      	ldr	r2, [pc, #196]	@ (8004900 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800483a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800483e:	60d3      	str	r3, [r2, #12]
 8004840:	e011      	b.n	8004866 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004846:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800484a:	d10c      	bne.n	8004866 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	3304      	adds	r3, #4
 8004850:	2101      	movs	r1, #1
 8004852:	4618      	mov	r0, r3
 8004854:	f000 f8c8 	bl	80049e8 <RCCEx_PLLSAI1_Config>
 8004858:	4603      	mov	r3, r0
 800485a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800485c:	7cfb      	ldrb	r3, [r7, #19]
 800485e:	2b00      	cmp	r3, #0
 8004860:	d001      	beq.n	8004866 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8004862:	7cfb      	ldrb	r3, [r7, #19]
 8004864:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800486e:	2b00      	cmp	r3, #0
 8004870:	d028      	beq.n	80048c4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004872:	4b23      	ldr	r3, [pc, #140]	@ (8004900 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004874:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004878:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004880:	491f      	ldr	r1, [pc, #124]	@ (8004900 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004882:	4313      	orrs	r3, r2
 8004884:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800488c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004890:	d106      	bne.n	80048a0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004892:	4b1b      	ldr	r3, [pc, #108]	@ (8004900 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004894:	68db      	ldr	r3, [r3, #12]
 8004896:	4a1a      	ldr	r2, [pc, #104]	@ (8004900 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004898:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800489c:	60d3      	str	r3, [r2, #12]
 800489e:	e011      	b.n	80048c4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80048a4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80048a8:	d10c      	bne.n	80048c4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	3304      	adds	r3, #4
 80048ae:	2101      	movs	r1, #1
 80048b0:	4618      	mov	r0, r3
 80048b2:	f000 f899 	bl	80049e8 <RCCEx_PLLSAI1_Config>
 80048b6:	4603      	mov	r3, r0
 80048b8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80048ba:	7cfb      	ldrb	r3, [r7, #19]
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d001      	beq.n	80048c4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80048c0:	7cfb      	ldrb	r3, [r7, #19]
 80048c2:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d02b      	beq.n	8004928 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80048d0:	4b0b      	ldr	r3, [pc, #44]	@ (8004900 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80048d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048d6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80048de:	4908      	ldr	r1, [pc, #32]	@ (8004900 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80048e0:	4313      	orrs	r3, r2
 80048e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80048ea:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80048ee:	d109      	bne.n	8004904 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80048f0:	4b03      	ldr	r3, [pc, #12]	@ (8004900 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80048f2:	68db      	ldr	r3, [r3, #12]
 80048f4:	4a02      	ldr	r2, [pc, #8]	@ (8004900 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80048f6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80048fa:	60d3      	str	r3, [r2, #12]
 80048fc:	e014      	b.n	8004928 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80048fe:	bf00      	nop
 8004900:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004908:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800490c:	d10c      	bne.n	8004928 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	3304      	adds	r3, #4
 8004912:	2101      	movs	r1, #1
 8004914:	4618      	mov	r0, r3
 8004916:	f000 f867 	bl	80049e8 <RCCEx_PLLSAI1_Config>
 800491a:	4603      	mov	r3, r0
 800491c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800491e:	7cfb      	ldrb	r3, [r7, #19]
 8004920:	2b00      	cmp	r3, #0
 8004922:	d001      	beq.n	8004928 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8004924:	7cfb      	ldrb	r3, [r7, #19]
 8004926:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004930:	2b00      	cmp	r3, #0
 8004932:	d02f      	beq.n	8004994 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004934:	4b2b      	ldr	r3, [pc, #172]	@ (80049e4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004936:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800493a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004942:	4928      	ldr	r1, [pc, #160]	@ (80049e4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004944:	4313      	orrs	r3, r2
 8004946:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800494e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004952:	d10d      	bne.n	8004970 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	3304      	adds	r3, #4
 8004958:	2102      	movs	r1, #2
 800495a:	4618      	mov	r0, r3
 800495c:	f000 f844 	bl	80049e8 <RCCEx_PLLSAI1_Config>
 8004960:	4603      	mov	r3, r0
 8004962:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004964:	7cfb      	ldrb	r3, [r7, #19]
 8004966:	2b00      	cmp	r3, #0
 8004968:	d014      	beq.n	8004994 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800496a:	7cfb      	ldrb	r3, [r7, #19]
 800496c:	74bb      	strb	r3, [r7, #18]
 800496e:	e011      	b.n	8004994 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004974:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004978:	d10c      	bne.n	8004994 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	3320      	adds	r3, #32
 800497e:	2102      	movs	r1, #2
 8004980:	4618      	mov	r0, r3
 8004982:	f000 f925 	bl	8004bd0 <RCCEx_PLLSAI2_Config>
 8004986:	4603      	mov	r3, r0
 8004988:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800498a:	7cfb      	ldrb	r3, [r7, #19]
 800498c:	2b00      	cmp	r3, #0
 800498e:	d001      	beq.n	8004994 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004990:	7cfb      	ldrb	r3, [r7, #19]
 8004992:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800499c:	2b00      	cmp	r3, #0
 800499e:	d00a      	beq.n	80049b6 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80049a0:	4b10      	ldr	r3, [pc, #64]	@ (80049e4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80049a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049a6:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80049ae:	490d      	ldr	r1, [pc, #52]	@ (80049e4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80049b0:	4313      	orrs	r3, r2
 80049b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d00b      	beq.n	80049da <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80049c2:	4b08      	ldr	r3, [pc, #32]	@ (80049e4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80049c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049c8:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80049d2:	4904      	ldr	r1, [pc, #16]	@ (80049e4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80049d4:	4313      	orrs	r3, r2
 80049d6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80049da:	7cbb      	ldrb	r3, [r7, #18]
}
 80049dc:	4618      	mov	r0, r3
 80049de:	3718      	adds	r7, #24
 80049e0:	46bd      	mov	sp, r7
 80049e2:	bd80      	pop	{r7, pc}
 80049e4:	40021000 	.word	0x40021000

080049e8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80049e8:	b580      	push	{r7, lr}
 80049ea:	b084      	sub	sp, #16
 80049ec:	af00      	add	r7, sp, #0
 80049ee:	6078      	str	r0, [r7, #4]
 80049f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80049f2:	2300      	movs	r3, #0
 80049f4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80049f6:	4b75      	ldr	r3, [pc, #468]	@ (8004bcc <RCCEx_PLLSAI1_Config+0x1e4>)
 80049f8:	68db      	ldr	r3, [r3, #12]
 80049fa:	f003 0303 	and.w	r3, r3, #3
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d018      	beq.n	8004a34 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004a02:	4b72      	ldr	r3, [pc, #456]	@ (8004bcc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004a04:	68db      	ldr	r3, [r3, #12]
 8004a06:	f003 0203 	and.w	r2, r3, #3
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	429a      	cmp	r2, r3
 8004a10:	d10d      	bne.n	8004a2e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
       ||
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d009      	beq.n	8004a2e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8004a1a:	4b6c      	ldr	r3, [pc, #432]	@ (8004bcc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004a1c:	68db      	ldr	r3, [r3, #12]
 8004a1e:	091b      	lsrs	r3, r3, #4
 8004a20:	f003 0307 	and.w	r3, r3, #7
 8004a24:	1c5a      	adds	r2, r3, #1
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	685b      	ldr	r3, [r3, #4]
       ||
 8004a2a:	429a      	cmp	r2, r3
 8004a2c:	d047      	beq.n	8004abe <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004a2e:	2301      	movs	r3, #1
 8004a30:	73fb      	strb	r3, [r7, #15]
 8004a32:	e044      	b.n	8004abe <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	2b03      	cmp	r3, #3
 8004a3a:	d018      	beq.n	8004a6e <RCCEx_PLLSAI1_Config+0x86>
 8004a3c:	2b03      	cmp	r3, #3
 8004a3e:	d825      	bhi.n	8004a8c <RCCEx_PLLSAI1_Config+0xa4>
 8004a40:	2b01      	cmp	r3, #1
 8004a42:	d002      	beq.n	8004a4a <RCCEx_PLLSAI1_Config+0x62>
 8004a44:	2b02      	cmp	r3, #2
 8004a46:	d009      	beq.n	8004a5c <RCCEx_PLLSAI1_Config+0x74>
 8004a48:	e020      	b.n	8004a8c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004a4a:	4b60      	ldr	r3, [pc, #384]	@ (8004bcc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	f003 0302 	and.w	r3, r3, #2
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d11d      	bne.n	8004a92 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8004a56:	2301      	movs	r3, #1
 8004a58:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004a5a:	e01a      	b.n	8004a92 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004a5c:	4b5b      	ldr	r3, [pc, #364]	@ (8004bcc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d116      	bne.n	8004a96 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8004a68:	2301      	movs	r3, #1
 8004a6a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004a6c:	e013      	b.n	8004a96 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004a6e:	4b57      	ldr	r3, [pc, #348]	@ (8004bcc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d10f      	bne.n	8004a9a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004a7a:	4b54      	ldr	r3, [pc, #336]	@ (8004bcc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d109      	bne.n	8004a9a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8004a86:	2301      	movs	r3, #1
 8004a88:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004a8a:	e006      	b.n	8004a9a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004a8c:	2301      	movs	r3, #1
 8004a8e:	73fb      	strb	r3, [r7, #15]
      break;
 8004a90:	e004      	b.n	8004a9c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004a92:	bf00      	nop
 8004a94:	e002      	b.n	8004a9c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004a96:	bf00      	nop
 8004a98:	e000      	b.n	8004a9c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004a9a:	bf00      	nop
    }

    if(status == HAL_OK)
 8004a9c:	7bfb      	ldrb	r3, [r7, #15]
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d10d      	bne.n	8004abe <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004aa2:	4b4a      	ldr	r3, [pc, #296]	@ (8004bcc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004aa4:	68db      	ldr	r3, [r3, #12]
 8004aa6:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	6819      	ldr	r1, [r3, #0]
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	685b      	ldr	r3, [r3, #4]
 8004ab2:	3b01      	subs	r3, #1
 8004ab4:	011b      	lsls	r3, r3, #4
 8004ab6:	430b      	orrs	r3, r1
 8004ab8:	4944      	ldr	r1, [pc, #272]	@ (8004bcc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004aba:	4313      	orrs	r3, r2
 8004abc:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004abe:	7bfb      	ldrb	r3, [r7, #15]
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d17d      	bne.n	8004bc0 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004ac4:	4b41      	ldr	r3, [pc, #260]	@ (8004bcc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	4a40      	ldr	r2, [pc, #256]	@ (8004bcc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004aca:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004ace:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004ad0:	f7fe fac6 	bl	8003060 <HAL_GetTick>
 8004ad4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004ad6:	e009      	b.n	8004aec <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004ad8:	f7fe fac2 	bl	8003060 <HAL_GetTick>
 8004adc:	4602      	mov	r2, r0
 8004ade:	68bb      	ldr	r3, [r7, #8]
 8004ae0:	1ad3      	subs	r3, r2, r3
 8004ae2:	2b02      	cmp	r3, #2
 8004ae4:	d902      	bls.n	8004aec <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004ae6:	2303      	movs	r3, #3
 8004ae8:	73fb      	strb	r3, [r7, #15]
        break;
 8004aea:	e005      	b.n	8004af8 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004aec:	4b37      	ldr	r3, [pc, #220]	@ (8004bcc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d1ef      	bne.n	8004ad8 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004af8:	7bfb      	ldrb	r3, [r7, #15]
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d160      	bne.n	8004bc0 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004afe:	683b      	ldr	r3, [r7, #0]
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d111      	bne.n	8004b28 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004b04:	4b31      	ldr	r3, [pc, #196]	@ (8004bcc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b06:	691b      	ldr	r3, [r3, #16]
 8004b08:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8004b0c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004b10:	687a      	ldr	r2, [r7, #4]
 8004b12:	6892      	ldr	r2, [r2, #8]
 8004b14:	0211      	lsls	r1, r2, #8
 8004b16:	687a      	ldr	r2, [r7, #4]
 8004b18:	68d2      	ldr	r2, [r2, #12]
 8004b1a:	0912      	lsrs	r2, r2, #4
 8004b1c:	0452      	lsls	r2, r2, #17
 8004b1e:	430a      	orrs	r2, r1
 8004b20:	492a      	ldr	r1, [pc, #168]	@ (8004bcc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b22:	4313      	orrs	r3, r2
 8004b24:	610b      	str	r3, [r1, #16]
 8004b26:	e027      	b.n	8004b78 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004b28:	683b      	ldr	r3, [r7, #0]
 8004b2a:	2b01      	cmp	r3, #1
 8004b2c:	d112      	bne.n	8004b54 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004b2e:	4b27      	ldr	r3, [pc, #156]	@ (8004bcc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b30:	691b      	ldr	r3, [r3, #16]
 8004b32:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8004b36:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004b3a:	687a      	ldr	r2, [r7, #4]
 8004b3c:	6892      	ldr	r2, [r2, #8]
 8004b3e:	0211      	lsls	r1, r2, #8
 8004b40:	687a      	ldr	r2, [r7, #4]
 8004b42:	6912      	ldr	r2, [r2, #16]
 8004b44:	0852      	lsrs	r2, r2, #1
 8004b46:	3a01      	subs	r2, #1
 8004b48:	0552      	lsls	r2, r2, #21
 8004b4a:	430a      	orrs	r2, r1
 8004b4c:	491f      	ldr	r1, [pc, #124]	@ (8004bcc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b4e:	4313      	orrs	r3, r2
 8004b50:	610b      	str	r3, [r1, #16]
 8004b52:	e011      	b.n	8004b78 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004b54:	4b1d      	ldr	r3, [pc, #116]	@ (8004bcc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b56:	691b      	ldr	r3, [r3, #16]
 8004b58:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004b5c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004b60:	687a      	ldr	r2, [r7, #4]
 8004b62:	6892      	ldr	r2, [r2, #8]
 8004b64:	0211      	lsls	r1, r2, #8
 8004b66:	687a      	ldr	r2, [r7, #4]
 8004b68:	6952      	ldr	r2, [r2, #20]
 8004b6a:	0852      	lsrs	r2, r2, #1
 8004b6c:	3a01      	subs	r2, #1
 8004b6e:	0652      	lsls	r2, r2, #25
 8004b70:	430a      	orrs	r2, r1
 8004b72:	4916      	ldr	r1, [pc, #88]	@ (8004bcc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b74:	4313      	orrs	r3, r2
 8004b76:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004b78:	4b14      	ldr	r3, [pc, #80]	@ (8004bcc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	4a13      	ldr	r2, [pc, #76]	@ (8004bcc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b7e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004b82:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b84:	f7fe fa6c 	bl	8003060 <HAL_GetTick>
 8004b88:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004b8a:	e009      	b.n	8004ba0 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004b8c:	f7fe fa68 	bl	8003060 <HAL_GetTick>
 8004b90:	4602      	mov	r2, r0
 8004b92:	68bb      	ldr	r3, [r7, #8]
 8004b94:	1ad3      	subs	r3, r2, r3
 8004b96:	2b02      	cmp	r3, #2
 8004b98:	d902      	bls.n	8004ba0 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8004b9a:	2303      	movs	r3, #3
 8004b9c:	73fb      	strb	r3, [r7, #15]
          break;
 8004b9e:	e005      	b.n	8004bac <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004ba0:	4b0a      	ldr	r3, [pc, #40]	@ (8004bcc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d0ef      	beq.n	8004b8c <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8004bac:	7bfb      	ldrb	r3, [r7, #15]
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d106      	bne.n	8004bc0 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004bb2:	4b06      	ldr	r3, [pc, #24]	@ (8004bcc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004bb4:	691a      	ldr	r2, [r3, #16]
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	699b      	ldr	r3, [r3, #24]
 8004bba:	4904      	ldr	r1, [pc, #16]	@ (8004bcc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004bbc:	4313      	orrs	r3, r2
 8004bbe:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004bc0:	7bfb      	ldrb	r3, [r7, #15]
}
 8004bc2:	4618      	mov	r0, r3
 8004bc4:	3710      	adds	r7, #16
 8004bc6:	46bd      	mov	sp, r7
 8004bc8:	bd80      	pop	{r7, pc}
 8004bca:	bf00      	nop
 8004bcc:	40021000 	.word	0x40021000

08004bd0 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004bd0:	b580      	push	{r7, lr}
 8004bd2:	b084      	sub	sp, #16
 8004bd4:	af00      	add	r7, sp, #0
 8004bd6:	6078      	str	r0, [r7, #4]
 8004bd8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004bda:	2300      	movs	r3, #0
 8004bdc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004bde:	4b6a      	ldr	r3, [pc, #424]	@ (8004d88 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004be0:	68db      	ldr	r3, [r3, #12]
 8004be2:	f003 0303 	and.w	r3, r3, #3
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d018      	beq.n	8004c1c <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004bea:	4b67      	ldr	r3, [pc, #412]	@ (8004d88 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004bec:	68db      	ldr	r3, [r3, #12]
 8004bee:	f003 0203 	and.w	r2, r3, #3
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	429a      	cmp	r2, r3
 8004bf8:	d10d      	bne.n	8004c16 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
       ||
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d009      	beq.n	8004c16 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8004c02:	4b61      	ldr	r3, [pc, #388]	@ (8004d88 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004c04:	68db      	ldr	r3, [r3, #12]
 8004c06:	091b      	lsrs	r3, r3, #4
 8004c08:	f003 0307 	and.w	r3, r3, #7
 8004c0c:	1c5a      	adds	r2, r3, #1
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	685b      	ldr	r3, [r3, #4]
       ||
 8004c12:	429a      	cmp	r2, r3
 8004c14:	d047      	beq.n	8004ca6 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004c16:	2301      	movs	r3, #1
 8004c18:	73fb      	strb	r3, [r7, #15]
 8004c1a:	e044      	b.n	8004ca6 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	2b03      	cmp	r3, #3
 8004c22:	d018      	beq.n	8004c56 <RCCEx_PLLSAI2_Config+0x86>
 8004c24:	2b03      	cmp	r3, #3
 8004c26:	d825      	bhi.n	8004c74 <RCCEx_PLLSAI2_Config+0xa4>
 8004c28:	2b01      	cmp	r3, #1
 8004c2a:	d002      	beq.n	8004c32 <RCCEx_PLLSAI2_Config+0x62>
 8004c2c:	2b02      	cmp	r3, #2
 8004c2e:	d009      	beq.n	8004c44 <RCCEx_PLLSAI2_Config+0x74>
 8004c30:	e020      	b.n	8004c74 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004c32:	4b55      	ldr	r3, [pc, #340]	@ (8004d88 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	f003 0302 	and.w	r3, r3, #2
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d11d      	bne.n	8004c7a <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8004c3e:	2301      	movs	r3, #1
 8004c40:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004c42:	e01a      	b.n	8004c7a <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004c44:	4b50      	ldr	r3, [pc, #320]	@ (8004d88 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d116      	bne.n	8004c7e <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8004c50:	2301      	movs	r3, #1
 8004c52:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004c54:	e013      	b.n	8004c7e <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004c56:	4b4c      	ldr	r3, [pc, #304]	@ (8004d88 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d10f      	bne.n	8004c82 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004c62:	4b49      	ldr	r3, [pc, #292]	@ (8004d88 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d109      	bne.n	8004c82 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8004c6e:	2301      	movs	r3, #1
 8004c70:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004c72:	e006      	b.n	8004c82 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004c74:	2301      	movs	r3, #1
 8004c76:	73fb      	strb	r3, [r7, #15]
      break;
 8004c78:	e004      	b.n	8004c84 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004c7a:	bf00      	nop
 8004c7c:	e002      	b.n	8004c84 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004c7e:	bf00      	nop
 8004c80:	e000      	b.n	8004c84 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004c82:	bf00      	nop
    }

    if(status == HAL_OK)
 8004c84:	7bfb      	ldrb	r3, [r7, #15]
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d10d      	bne.n	8004ca6 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004c8a:	4b3f      	ldr	r3, [pc, #252]	@ (8004d88 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004c8c:	68db      	ldr	r3, [r3, #12]
 8004c8e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	6819      	ldr	r1, [r3, #0]
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	685b      	ldr	r3, [r3, #4]
 8004c9a:	3b01      	subs	r3, #1
 8004c9c:	011b      	lsls	r3, r3, #4
 8004c9e:	430b      	orrs	r3, r1
 8004ca0:	4939      	ldr	r1, [pc, #228]	@ (8004d88 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004ca2:	4313      	orrs	r3, r2
 8004ca4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004ca6:	7bfb      	ldrb	r3, [r7, #15]
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d167      	bne.n	8004d7c <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004cac:	4b36      	ldr	r3, [pc, #216]	@ (8004d88 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	4a35      	ldr	r2, [pc, #212]	@ (8004d88 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004cb2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004cb6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004cb8:	f7fe f9d2 	bl	8003060 <HAL_GetTick>
 8004cbc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004cbe:	e009      	b.n	8004cd4 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004cc0:	f7fe f9ce 	bl	8003060 <HAL_GetTick>
 8004cc4:	4602      	mov	r2, r0
 8004cc6:	68bb      	ldr	r3, [r7, #8]
 8004cc8:	1ad3      	subs	r3, r2, r3
 8004cca:	2b02      	cmp	r3, #2
 8004ccc:	d902      	bls.n	8004cd4 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004cce:	2303      	movs	r3, #3
 8004cd0:	73fb      	strb	r3, [r7, #15]
        break;
 8004cd2:	e005      	b.n	8004ce0 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004cd4:	4b2c      	ldr	r3, [pc, #176]	@ (8004d88 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d1ef      	bne.n	8004cc0 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004ce0:	7bfb      	ldrb	r3, [r7, #15]
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d14a      	bne.n	8004d7c <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004ce6:	683b      	ldr	r3, [r7, #0]
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d111      	bne.n	8004d10 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004cec:	4b26      	ldr	r3, [pc, #152]	@ (8004d88 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004cee:	695b      	ldr	r3, [r3, #20]
 8004cf0:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8004cf4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004cf8:	687a      	ldr	r2, [r7, #4]
 8004cfa:	6892      	ldr	r2, [r2, #8]
 8004cfc:	0211      	lsls	r1, r2, #8
 8004cfe:	687a      	ldr	r2, [r7, #4]
 8004d00:	68d2      	ldr	r2, [r2, #12]
 8004d02:	0912      	lsrs	r2, r2, #4
 8004d04:	0452      	lsls	r2, r2, #17
 8004d06:	430a      	orrs	r2, r1
 8004d08:	491f      	ldr	r1, [pc, #124]	@ (8004d88 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004d0a:	4313      	orrs	r3, r2
 8004d0c:	614b      	str	r3, [r1, #20]
 8004d0e:	e011      	b.n	8004d34 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004d10:	4b1d      	ldr	r3, [pc, #116]	@ (8004d88 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004d12:	695b      	ldr	r3, [r3, #20]
 8004d14:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004d18:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004d1c:	687a      	ldr	r2, [r7, #4]
 8004d1e:	6892      	ldr	r2, [r2, #8]
 8004d20:	0211      	lsls	r1, r2, #8
 8004d22:	687a      	ldr	r2, [r7, #4]
 8004d24:	6912      	ldr	r2, [r2, #16]
 8004d26:	0852      	lsrs	r2, r2, #1
 8004d28:	3a01      	subs	r2, #1
 8004d2a:	0652      	lsls	r2, r2, #25
 8004d2c:	430a      	orrs	r2, r1
 8004d2e:	4916      	ldr	r1, [pc, #88]	@ (8004d88 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004d30:	4313      	orrs	r3, r2
 8004d32:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004d34:	4b14      	ldr	r3, [pc, #80]	@ (8004d88 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	4a13      	ldr	r2, [pc, #76]	@ (8004d88 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004d3a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004d3e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d40:	f7fe f98e 	bl	8003060 <HAL_GetTick>
 8004d44:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004d46:	e009      	b.n	8004d5c <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004d48:	f7fe f98a 	bl	8003060 <HAL_GetTick>
 8004d4c:	4602      	mov	r2, r0
 8004d4e:	68bb      	ldr	r3, [r7, #8]
 8004d50:	1ad3      	subs	r3, r2, r3
 8004d52:	2b02      	cmp	r3, #2
 8004d54:	d902      	bls.n	8004d5c <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8004d56:	2303      	movs	r3, #3
 8004d58:	73fb      	strb	r3, [r7, #15]
          break;
 8004d5a:	e005      	b.n	8004d68 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004d5c:	4b0a      	ldr	r3, [pc, #40]	@ (8004d88 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d0ef      	beq.n	8004d48 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8004d68:	7bfb      	ldrb	r3, [r7, #15]
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d106      	bne.n	8004d7c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004d6e:	4b06      	ldr	r3, [pc, #24]	@ (8004d88 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004d70:	695a      	ldr	r2, [r3, #20]
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	695b      	ldr	r3, [r3, #20]
 8004d76:	4904      	ldr	r1, [pc, #16]	@ (8004d88 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004d78:	4313      	orrs	r3, r2
 8004d7a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004d7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d7e:	4618      	mov	r0, r3
 8004d80:	3710      	adds	r7, #16
 8004d82:	46bd      	mov	sp, r7
 8004d84:	bd80      	pop	{r7, pc}
 8004d86:	bf00      	nop
 8004d88:	40021000 	.word	0x40021000

08004d8c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004d8c:	b580      	push	{r7, lr}
 8004d8e:	b082      	sub	sp, #8
 8004d90:	af00      	add	r7, sp, #0
 8004d92:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d101      	bne.n	8004d9e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004d9a:	2301      	movs	r3, #1
 8004d9c:	e049      	b.n	8004e32 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004da4:	b2db      	uxtb	r3, r3
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d106      	bne.n	8004db8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	2200      	movs	r2, #0
 8004dae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004db2:	6878      	ldr	r0, [r7, #4]
 8004db4:	f7fd fe7e 	bl	8002ab4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	2202      	movs	r2, #2
 8004dbc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681a      	ldr	r2, [r3, #0]
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	3304      	adds	r3, #4
 8004dc8:	4619      	mov	r1, r3
 8004dca:	4610      	mov	r0, r2
 8004dcc:	f000 fc7a 	bl	80056c4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	2201      	movs	r2, #1
 8004dd4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	2201      	movs	r2, #1
 8004ddc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	2201      	movs	r2, #1
 8004de4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	2201      	movs	r2, #1
 8004dec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	2201      	movs	r2, #1
 8004df4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	2201      	movs	r2, #1
 8004dfc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	2201      	movs	r2, #1
 8004e04:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	2201      	movs	r2, #1
 8004e0c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	2201      	movs	r2, #1
 8004e14:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	2201      	movs	r2, #1
 8004e1c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	2201      	movs	r2, #1
 8004e24:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	2201      	movs	r2, #1
 8004e2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004e30:	2300      	movs	r3, #0
}
 8004e32:	4618      	mov	r0, r3
 8004e34:	3708      	adds	r7, #8
 8004e36:	46bd      	mov	sp, r7
 8004e38:	bd80      	pop	{r7, pc}
	...

08004e3c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004e3c:	b480      	push	{r7}
 8004e3e:	b085      	sub	sp, #20
 8004e40:	af00      	add	r7, sp, #0
 8004e42:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004e4a:	b2db      	uxtb	r3, r3
 8004e4c:	2b01      	cmp	r3, #1
 8004e4e:	d001      	beq.n	8004e54 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004e50:	2301      	movs	r3, #1
 8004e52:	e047      	b.n	8004ee4 <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	2202      	movs	r2, #2
 8004e58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	4a23      	ldr	r2, [pc, #140]	@ (8004ef0 <HAL_TIM_Base_Start+0xb4>)
 8004e62:	4293      	cmp	r3, r2
 8004e64:	d01d      	beq.n	8004ea2 <HAL_TIM_Base_Start+0x66>
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e6e:	d018      	beq.n	8004ea2 <HAL_TIM_Base_Start+0x66>
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	4a1f      	ldr	r2, [pc, #124]	@ (8004ef4 <HAL_TIM_Base_Start+0xb8>)
 8004e76:	4293      	cmp	r3, r2
 8004e78:	d013      	beq.n	8004ea2 <HAL_TIM_Base_Start+0x66>
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	4a1e      	ldr	r2, [pc, #120]	@ (8004ef8 <HAL_TIM_Base_Start+0xbc>)
 8004e80:	4293      	cmp	r3, r2
 8004e82:	d00e      	beq.n	8004ea2 <HAL_TIM_Base_Start+0x66>
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	4a1c      	ldr	r2, [pc, #112]	@ (8004efc <HAL_TIM_Base_Start+0xc0>)
 8004e8a:	4293      	cmp	r3, r2
 8004e8c:	d009      	beq.n	8004ea2 <HAL_TIM_Base_Start+0x66>
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	4a1b      	ldr	r2, [pc, #108]	@ (8004f00 <HAL_TIM_Base_Start+0xc4>)
 8004e94:	4293      	cmp	r3, r2
 8004e96:	d004      	beq.n	8004ea2 <HAL_TIM_Base_Start+0x66>
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	4a19      	ldr	r2, [pc, #100]	@ (8004f04 <HAL_TIM_Base_Start+0xc8>)
 8004e9e:	4293      	cmp	r3, r2
 8004ea0:	d115      	bne.n	8004ece <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	689a      	ldr	r2, [r3, #8]
 8004ea8:	4b17      	ldr	r3, [pc, #92]	@ (8004f08 <HAL_TIM_Base_Start+0xcc>)
 8004eaa:	4013      	ands	r3, r2
 8004eac:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	2b06      	cmp	r3, #6
 8004eb2:	d015      	beq.n	8004ee0 <HAL_TIM_Base_Start+0xa4>
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004eba:	d011      	beq.n	8004ee0 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	681a      	ldr	r2, [r3, #0]
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	f042 0201 	orr.w	r2, r2, #1
 8004eca:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ecc:	e008      	b.n	8004ee0 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	681a      	ldr	r2, [r3, #0]
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	f042 0201 	orr.w	r2, r2, #1
 8004edc:	601a      	str	r2, [r3, #0]
 8004ede:	e000      	b.n	8004ee2 <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ee0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004ee2:	2300      	movs	r3, #0
}
 8004ee4:	4618      	mov	r0, r3
 8004ee6:	3714      	adds	r7, #20
 8004ee8:	46bd      	mov	sp, r7
 8004eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eee:	4770      	bx	lr
 8004ef0:	40012c00 	.word	0x40012c00
 8004ef4:	40000400 	.word	0x40000400
 8004ef8:	40000800 	.word	0x40000800
 8004efc:	40000c00 	.word	0x40000c00
 8004f00:	40013400 	.word	0x40013400
 8004f04:	40014000 	.word	0x40014000
 8004f08:	00010007 	.word	0x00010007

08004f0c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004f0c:	b580      	push	{r7, lr}
 8004f0e:	b082      	sub	sp, #8
 8004f10:	af00      	add	r7, sp, #0
 8004f12:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d101      	bne.n	8004f1e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004f1a:	2301      	movs	r3, #1
 8004f1c:	e049      	b.n	8004fb2 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f24:	b2db      	uxtb	r3, r3
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d106      	bne.n	8004f38 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	2200      	movs	r2, #0
 8004f2e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004f32:	6878      	ldr	r0, [r7, #4]
 8004f34:	f000 f841 	bl	8004fba <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	2202      	movs	r2, #2
 8004f3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681a      	ldr	r2, [r3, #0]
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	3304      	adds	r3, #4
 8004f48:	4619      	mov	r1, r3
 8004f4a:	4610      	mov	r0, r2
 8004f4c:	f000 fbba 	bl	80056c4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	2201      	movs	r2, #1
 8004f54:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	2201      	movs	r2, #1
 8004f5c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	2201      	movs	r2, #1
 8004f64:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	2201      	movs	r2, #1
 8004f6c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	2201      	movs	r2, #1
 8004f74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	2201      	movs	r2, #1
 8004f7c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	2201      	movs	r2, #1
 8004f84:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	2201      	movs	r2, #1
 8004f8c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	2201      	movs	r2, #1
 8004f94:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	2201      	movs	r2, #1
 8004f9c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	2201      	movs	r2, #1
 8004fa4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	2201      	movs	r2, #1
 8004fac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004fb0:	2300      	movs	r3, #0
}
 8004fb2:	4618      	mov	r0, r3
 8004fb4:	3708      	adds	r7, #8
 8004fb6:	46bd      	mov	sp, r7
 8004fb8:	bd80      	pop	{r7, pc}

08004fba <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004fba:	b480      	push	{r7}
 8004fbc:	b083      	sub	sp, #12
 8004fbe:	af00      	add	r7, sp, #0
 8004fc0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004fc2:	bf00      	nop
 8004fc4:	370c      	adds	r7, #12
 8004fc6:	46bd      	mov	sp, r7
 8004fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fcc:	4770      	bx	lr
	...

08004fd0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004fd0:	b580      	push	{r7, lr}
 8004fd2:	b084      	sub	sp, #16
 8004fd4:	af00      	add	r7, sp, #0
 8004fd6:	6078      	str	r0, [r7, #4]
 8004fd8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004fda:	683b      	ldr	r3, [r7, #0]
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d109      	bne.n	8004ff4 <HAL_TIM_PWM_Start+0x24>
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004fe6:	b2db      	uxtb	r3, r3
 8004fe8:	2b01      	cmp	r3, #1
 8004fea:	bf14      	ite	ne
 8004fec:	2301      	movne	r3, #1
 8004fee:	2300      	moveq	r3, #0
 8004ff0:	b2db      	uxtb	r3, r3
 8004ff2:	e03c      	b.n	800506e <HAL_TIM_PWM_Start+0x9e>
 8004ff4:	683b      	ldr	r3, [r7, #0]
 8004ff6:	2b04      	cmp	r3, #4
 8004ff8:	d109      	bne.n	800500e <HAL_TIM_PWM_Start+0x3e>
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005000:	b2db      	uxtb	r3, r3
 8005002:	2b01      	cmp	r3, #1
 8005004:	bf14      	ite	ne
 8005006:	2301      	movne	r3, #1
 8005008:	2300      	moveq	r3, #0
 800500a:	b2db      	uxtb	r3, r3
 800500c:	e02f      	b.n	800506e <HAL_TIM_PWM_Start+0x9e>
 800500e:	683b      	ldr	r3, [r7, #0]
 8005010:	2b08      	cmp	r3, #8
 8005012:	d109      	bne.n	8005028 <HAL_TIM_PWM_Start+0x58>
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800501a:	b2db      	uxtb	r3, r3
 800501c:	2b01      	cmp	r3, #1
 800501e:	bf14      	ite	ne
 8005020:	2301      	movne	r3, #1
 8005022:	2300      	moveq	r3, #0
 8005024:	b2db      	uxtb	r3, r3
 8005026:	e022      	b.n	800506e <HAL_TIM_PWM_Start+0x9e>
 8005028:	683b      	ldr	r3, [r7, #0]
 800502a:	2b0c      	cmp	r3, #12
 800502c:	d109      	bne.n	8005042 <HAL_TIM_PWM_Start+0x72>
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005034:	b2db      	uxtb	r3, r3
 8005036:	2b01      	cmp	r3, #1
 8005038:	bf14      	ite	ne
 800503a:	2301      	movne	r3, #1
 800503c:	2300      	moveq	r3, #0
 800503e:	b2db      	uxtb	r3, r3
 8005040:	e015      	b.n	800506e <HAL_TIM_PWM_Start+0x9e>
 8005042:	683b      	ldr	r3, [r7, #0]
 8005044:	2b10      	cmp	r3, #16
 8005046:	d109      	bne.n	800505c <HAL_TIM_PWM_Start+0x8c>
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800504e:	b2db      	uxtb	r3, r3
 8005050:	2b01      	cmp	r3, #1
 8005052:	bf14      	ite	ne
 8005054:	2301      	movne	r3, #1
 8005056:	2300      	moveq	r3, #0
 8005058:	b2db      	uxtb	r3, r3
 800505a:	e008      	b.n	800506e <HAL_TIM_PWM_Start+0x9e>
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005062:	b2db      	uxtb	r3, r3
 8005064:	2b01      	cmp	r3, #1
 8005066:	bf14      	ite	ne
 8005068:	2301      	movne	r3, #1
 800506a:	2300      	moveq	r3, #0
 800506c:	b2db      	uxtb	r3, r3
 800506e:	2b00      	cmp	r3, #0
 8005070:	d001      	beq.n	8005076 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8005072:	2301      	movs	r3, #1
 8005074:	e09c      	b.n	80051b0 <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005076:	683b      	ldr	r3, [r7, #0]
 8005078:	2b00      	cmp	r3, #0
 800507a:	d104      	bne.n	8005086 <HAL_TIM_PWM_Start+0xb6>
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	2202      	movs	r2, #2
 8005080:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005084:	e023      	b.n	80050ce <HAL_TIM_PWM_Start+0xfe>
 8005086:	683b      	ldr	r3, [r7, #0]
 8005088:	2b04      	cmp	r3, #4
 800508a:	d104      	bne.n	8005096 <HAL_TIM_PWM_Start+0xc6>
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	2202      	movs	r2, #2
 8005090:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005094:	e01b      	b.n	80050ce <HAL_TIM_PWM_Start+0xfe>
 8005096:	683b      	ldr	r3, [r7, #0]
 8005098:	2b08      	cmp	r3, #8
 800509a:	d104      	bne.n	80050a6 <HAL_TIM_PWM_Start+0xd6>
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	2202      	movs	r2, #2
 80050a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80050a4:	e013      	b.n	80050ce <HAL_TIM_PWM_Start+0xfe>
 80050a6:	683b      	ldr	r3, [r7, #0]
 80050a8:	2b0c      	cmp	r3, #12
 80050aa:	d104      	bne.n	80050b6 <HAL_TIM_PWM_Start+0xe6>
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	2202      	movs	r2, #2
 80050b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80050b4:	e00b      	b.n	80050ce <HAL_TIM_PWM_Start+0xfe>
 80050b6:	683b      	ldr	r3, [r7, #0]
 80050b8:	2b10      	cmp	r3, #16
 80050ba:	d104      	bne.n	80050c6 <HAL_TIM_PWM_Start+0xf6>
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	2202      	movs	r2, #2
 80050c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80050c4:	e003      	b.n	80050ce <HAL_TIM_PWM_Start+0xfe>
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	2202      	movs	r2, #2
 80050ca:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	2201      	movs	r2, #1
 80050d4:	6839      	ldr	r1, [r7, #0]
 80050d6:	4618      	mov	r0, r3
 80050d8:	f000 ff0a 	bl	8005ef0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	4a35      	ldr	r2, [pc, #212]	@ (80051b8 <HAL_TIM_PWM_Start+0x1e8>)
 80050e2:	4293      	cmp	r3, r2
 80050e4:	d013      	beq.n	800510e <HAL_TIM_PWM_Start+0x13e>
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	4a34      	ldr	r2, [pc, #208]	@ (80051bc <HAL_TIM_PWM_Start+0x1ec>)
 80050ec:	4293      	cmp	r3, r2
 80050ee:	d00e      	beq.n	800510e <HAL_TIM_PWM_Start+0x13e>
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	4a32      	ldr	r2, [pc, #200]	@ (80051c0 <HAL_TIM_PWM_Start+0x1f0>)
 80050f6:	4293      	cmp	r3, r2
 80050f8:	d009      	beq.n	800510e <HAL_TIM_PWM_Start+0x13e>
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	4a31      	ldr	r2, [pc, #196]	@ (80051c4 <HAL_TIM_PWM_Start+0x1f4>)
 8005100:	4293      	cmp	r3, r2
 8005102:	d004      	beq.n	800510e <HAL_TIM_PWM_Start+0x13e>
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	4a2f      	ldr	r2, [pc, #188]	@ (80051c8 <HAL_TIM_PWM_Start+0x1f8>)
 800510a:	4293      	cmp	r3, r2
 800510c:	d101      	bne.n	8005112 <HAL_TIM_PWM_Start+0x142>
 800510e:	2301      	movs	r3, #1
 8005110:	e000      	b.n	8005114 <HAL_TIM_PWM_Start+0x144>
 8005112:	2300      	movs	r3, #0
 8005114:	2b00      	cmp	r3, #0
 8005116:	d007      	beq.n	8005128 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005126:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	4a22      	ldr	r2, [pc, #136]	@ (80051b8 <HAL_TIM_PWM_Start+0x1e8>)
 800512e:	4293      	cmp	r3, r2
 8005130:	d01d      	beq.n	800516e <HAL_TIM_PWM_Start+0x19e>
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800513a:	d018      	beq.n	800516e <HAL_TIM_PWM_Start+0x19e>
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	4a22      	ldr	r2, [pc, #136]	@ (80051cc <HAL_TIM_PWM_Start+0x1fc>)
 8005142:	4293      	cmp	r3, r2
 8005144:	d013      	beq.n	800516e <HAL_TIM_PWM_Start+0x19e>
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	4a21      	ldr	r2, [pc, #132]	@ (80051d0 <HAL_TIM_PWM_Start+0x200>)
 800514c:	4293      	cmp	r3, r2
 800514e:	d00e      	beq.n	800516e <HAL_TIM_PWM_Start+0x19e>
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	4a1f      	ldr	r2, [pc, #124]	@ (80051d4 <HAL_TIM_PWM_Start+0x204>)
 8005156:	4293      	cmp	r3, r2
 8005158:	d009      	beq.n	800516e <HAL_TIM_PWM_Start+0x19e>
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	4a17      	ldr	r2, [pc, #92]	@ (80051bc <HAL_TIM_PWM_Start+0x1ec>)
 8005160:	4293      	cmp	r3, r2
 8005162:	d004      	beq.n	800516e <HAL_TIM_PWM_Start+0x19e>
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	4a15      	ldr	r2, [pc, #84]	@ (80051c0 <HAL_TIM_PWM_Start+0x1f0>)
 800516a:	4293      	cmp	r3, r2
 800516c:	d115      	bne.n	800519a <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	689a      	ldr	r2, [r3, #8]
 8005174:	4b18      	ldr	r3, [pc, #96]	@ (80051d8 <HAL_TIM_PWM_Start+0x208>)
 8005176:	4013      	ands	r3, r2
 8005178:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	2b06      	cmp	r3, #6
 800517e:	d015      	beq.n	80051ac <HAL_TIM_PWM_Start+0x1dc>
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005186:	d011      	beq.n	80051ac <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	681a      	ldr	r2, [r3, #0]
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	f042 0201 	orr.w	r2, r2, #1
 8005196:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005198:	e008      	b.n	80051ac <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	681a      	ldr	r2, [r3, #0]
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	f042 0201 	orr.w	r2, r2, #1
 80051a8:	601a      	str	r2, [r3, #0]
 80051aa:	e000      	b.n	80051ae <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80051ac:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80051ae:	2300      	movs	r3, #0
}
 80051b0:	4618      	mov	r0, r3
 80051b2:	3710      	adds	r7, #16
 80051b4:	46bd      	mov	sp, r7
 80051b6:	bd80      	pop	{r7, pc}
 80051b8:	40012c00 	.word	0x40012c00
 80051bc:	40013400 	.word	0x40013400
 80051c0:	40014000 	.word	0x40014000
 80051c4:	40014400 	.word	0x40014400
 80051c8:	40014800 	.word	0x40014800
 80051cc:	40000400 	.word	0x40000400
 80051d0:	40000800 	.word	0x40000800
 80051d4:	40000c00 	.word	0x40000c00
 80051d8:	00010007 	.word	0x00010007

080051dc <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80051dc:	b580      	push	{r7, lr}
 80051de:	b082      	sub	sp, #8
 80051e0:	af00      	add	r7, sp, #0
 80051e2:	6078      	str	r0, [r7, #4]
 80051e4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	2200      	movs	r2, #0
 80051ec:	6839      	ldr	r1, [r7, #0]
 80051ee:	4618      	mov	r0, r3
 80051f0:	f000 fe7e 	bl	8005ef0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	4a3e      	ldr	r2, [pc, #248]	@ (80052f4 <HAL_TIM_PWM_Stop+0x118>)
 80051fa:	4293      	cmp	r3, r2
 80051fc:	d013      	beq.n	8005226 <HAL_TIM_PWM_Stop+0x4a>
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	4a3d      	ldr	r2, [pc, #244]	@ (80052f8 <HAL_TIM_PWM_Stop+0x11c>)
 8005204:	4293      	cmp	r3, r2
 8005206:	d00e      	beq.n	8005226 <HAL_TIM_PWM_Stop+0x4a>
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	4a3b      	ldr	r2, [pc, #236]	@ (80052fc <HAL_TIM_PWM_Stop+0x120>)
 800520e:	4293      	cmp	r3, r2
 8005210:	d009      	beq.n	8005226 <HAL_TIM_PWM_Stop+0x4a>
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	4a3a      	ldr	r2, [pc, #232]	@ (8005300 <HAL_TIM_PWM_Stop+0x124>)
 8005218:	4293      	cmp	r3, r2
 800521a:	d004      	beq.n	8005226 <HAL_TIM_PWM_Stop+0x4a>
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	4a38      	ldr	r2, [pc, #224]	@ (8005304 <HAL_TIM_PWM_Stop+0x128>)
 8005222:	4293      	cmp	r3, r2
 8005224:	d101      	bne.n	800522a <HAL_TIM_PWM_Stop+0x4e>
 8005226:	2301      	movs	r3, #1
 8005228:	e000      	b.n	800522c <HAL_TIM_PWM_Stop+0x50>
 800522a:	2300      	movs	r3, #0
 800522c:	2b00      	cmp	r3, #0
 800522e:	d017      	beq.n	8005260 <HAL_TIM_PWM_Stop+0x84>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	6a1a      	ldr	r2, [r3, #32]
 8005236:	f241 1311 	movw	r3, #4369	@ 0x1111
 800523a:	4013      	ands	r3, r2
 800523c:	2b00      	cmp	r3, #0
 800523e:	d10f      	bne.n	8005260 <HAL_TIM_PWM_Stop+0x84>
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	6a1a      	ldr	r2, [r3, #32]
 8005246:	f240 4344 	movw	r3, #1092	@ 0x444
 800524a:	4013      	ands	r3, r2
 800524c:	2b00      	cmp	r3, #0
 800524e:	d107      	bne.n	8005260 <HAL_TIM_PWM_Stop+0x84>
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800525e:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	6a1a      	ldr	r2, [r3, #32]
 8005266:	f241 1311 	movw	r3, #4369	@ 0x1111
 800526a:	4013      	ands	r3, r2
 800526c:	2b00      	cmp	r3, #0
 800526e:	d10f      	bne.n	8005290 <HAL_TIM_PWM_Stop+0xb4>
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	6a1a      	ldr	r2, [r3, #32]
 8005276:	f240 4344 	movw	r3, #1092	@ 0x444
 800527a:	4013      	ands	r3, r2
 800527c:	2b00      	cmp	r3, #0
 800527e:	d107      	bne.n	8005290 <HAL_TIM_PWM_Stop+0xb4>
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	681a      	ldr	r2, [r3, #0]
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	f022 0201 	bic.w	r2, r2, #1
 800528e:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8005290:	683b      	ldr	r3, [r7, #0]
 8005292:	2b00      	cmp	r3, #0
 8005294:	d104      	bne.n	80052a0 <HAL_TIM_PWM_Stop+0xc4>
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	2201      	movs	r2, #1
 800529a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800529e:	e023      	b.n	80052e8 <HAL_TIM_PWM_Stop+0x10c>
 80052a0:	683b      	ldr	r3, [r7, #0]
 80052a2:	2b04      	cmp	r3, #4
 80052a4:	d104      	bne.n	80052b0 <HAL_TIM_PWM_Stop+0xd4>
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	2201      	movs	r2, #1
 80052aa:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80052ae:	e01b      	b.n	80052e8 <HAL_TIM_PWM_Stop+0x10c>
 80052b0:	683b      	ldr	r3, [r7, #0]
 80052b2:	2b08      	cmp	r3, #8
 80052b4:	d104      	bne.n	80052c0 <HAL_TIM_PWM_Stop+0xe4>
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	2201      	movs	r2, #1
 80052ba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80052be:	e013      	b.n	80052e8 <HAL_TIM_PWM_Stop+0x10c>
 80052c0:	683b      	ldr	r3, [r7, #0]
 80052c2:	2b0c      	cmp	r3, #12
 80052c4:	d104      	bne.n	80052d0 <HAL_TIM_PWM_Stop+0xf4>
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	2201      	movs	r2, #1
 80052ca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80052ce:	e00b      	b.n	80052e8 <HAL_TIM_PWM_Stop+0x10c>
 80052d0:	683b      	ldr	r3, [r7, #0]
 80052d2:	2b10      	cmp	r3, #16
 80052d4:	d104      	bne.n	80052e0 <HAL_TIM_PWM_Stop+0x104>
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	2201      	movs	r2, #1
 80052da:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80052de:	e003      	b.n	80052e8 <HAL_TIM_PWM_Stop+0x10c>
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	2201      	movs	r2, #1
 80052e4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 80052e8:	2300      	movs	r3, #0
}
 80052ea:	4618      	mov	r0, r3
 80052ec:	3708      	adds	r7, #8
 80052ee:	46bd      	mov	sp, r7
 80052f0:	bd80      	pop	{r7, pc}
 80052f2:	bf00      	nop
 80052f4:	40012c00 	.word	0x40012c00
 80052f8:	40013400 	.word	0x40013400
 80052fc:	40014000 	.word	0x40014000
 8005300:	40014400 	.word	0x40014400
 8005304:	40014800 	.word	0x40014800

08005308 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005308:	b580      	push	{r7, lr}
 800530a:	b086      	sub	sp, #24
 800530c:	af00      	add	r7, sp, #0
 800530e:	60f8      	str	r0, [r7, #12]
 8005310:	60b9      	str	r1, [r7, #8]
 8005312:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005314:	2300      	movs	r3, #0
 8005316:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800531e:	2b01      	cmp	r3, #1
 8005320:	d101      	bne.n	8005326 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005322:	2302      	movs	r3, #2
 8005324:	e0ff      	b.n	8005526 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	2201      	movs	r2, #1
 800532a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	2b14      	cmp	r3, #20
 8005332:	f200 80f0 	bhi.w	8005516 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8005336:	a201      	add	r2, pc, #4	@ (adr r2, 800533c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005338:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800533c:	08005391 	.word	0x08005391
 8005340:	08005517 	.word	0x08005517
 8005344:	08005517 	.word	0x08005517
 8005348:	08005517 	.word	0x08005517
 800534c:	080053d1 	.word	0x080053d1
 8005350:	08005517 	.word	0x08005517
 8005354:	08005517 	.word	0x08005517
 8005358:	08005517 	.word	0x08005517
 800535c:	08005413 	.word	0x08005413
 8005360:	08005517 	.word	0x08005517
 8005364:	08005517 	.word	0x08005517
 8005368:	08005517 	.word	0x08005517
 800536c:	08005453 	.word	0x08005453
 8005370:	08005517 	.word	0x08005517
 8005374:	08005517 	.word	0x08005517
 8005378:	08005517 	.word	0x08005517
 800537c:	08005495 	.word	0x08005495
 8005380:	08005517 	.word	0x08005517
 8005384:	08005517 	.word	0x08005517
 8005388:	08005517 	.word	0x08005517
 800538c:	080054d5 	.word	0x080054d5
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	68b9      	ldr	r1, [r7, #8]
 8005396:	4618      	mov	r0, r3
 8005398:	f000 fa3a 	bl	8005810 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	699a      	ldr	r2, [r3, #24]
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	f042 0208 	orr.w	r2, r2, #8
 80053aa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	699a      	ldr	r2, [r3, #24]
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	f022 0204 	bic.w	r2, r2, #4
 80053ba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	6999      	ldr	r1, [r3, #24]
 80053c2:	68bb      	ldr	r3, [r7, #8]
 80053c4:	691a      	ldr	r2, [r3, #16]
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	430a      	orrs	r2, r1
 80053cc:	619a      	str	r2, [r3, #24]
      break;
 80053ce:	e0a5      	b.n	800551c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	68b9      	ldr	r1, [r7, #8]
 80053d6:	4618      	mov	r0, r3
 80053d8:	f000 faaa 	bl	8005930 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	699a      	ldr	r2, [r3, #24]
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80053ea:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	699a      	ldr	r2, [r3, #24]
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80053fa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	6999      	ldr	r1, [r3, #24]
 8005402:	68bb      	ldr	r3, [r7, #8]
 8005404:	691b      	ldr	r3, [r3, #16]
 8005406:	021a      	lsls	r2, r3, #8
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	430a      	orrs	r2, r1
 800540e:	619a      	str	r2, [r3, #24]
      break;
 8005410:	e084      	b.n	800551c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	68b9      	ldr	r1, [r7, #8]
 8005418:	4618      	mov	r0, r3
 800541a:	f000 fb13 	bl	8005a44 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	69da      	ldr	r2, [r3, #28]
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	f042 0208 	orr.w	r2, r2, #8
 800542c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	69da      	ldr	r2, [r3, #28]
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	f022 0204 	bic.w	r2, r2, #4
 800543c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	69d9      	ldr	r1, [r3, #28]
 8005444:	68bb      	ldr	r3, [r7, #8]
 8005446:	691a      	ldr	r2, [r3, #16]
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	430a      	orrs	r2, r1
 800544e:	61da      	str	r2, [r3, #28]
      break;
 8005450:	e064      	b.n	800551c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	68b9      	ldr	r1, [r7, #8]
 8005458:	4618      	mov	r0, r3
 800545a:	f000 fb7b 	bl	8005b54 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	69da      	ldr	r2, [r3, #28]
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800546c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	69da      	ldr	r2, [r3, #28]
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800547c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	69d9      	ldr	r1, [r3, #28]
 8005484:	68bb      	ldr	r3, [r7, #8]
 8005486:	691b      	ldr	r3, [r3, #16]
 8005488:	021a      	lsls	r2, r3, #8
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	430a      	orrs	r2, r1
 8005490:	61da      	str	r2, [r3, #28]
      break;
 8005492:	e043      	b.n	800551c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	68b9      	ldr	r1, [r7, #8]
 800549a:	4618      	mov	r0, r3
 800549c:	f000 fbc4 	bl	8005c28 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	f042 0208 	orr.w	r2, r2, #8
 80054ae:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	f022 0204 	bic.w	r2, r2, #4
 80054be:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80054c6:	68bb      	ldr	r3, [r7, #8]
 80054c8:	691a      	ldr	r2, [r3, #16]
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	430a      	orrs	r2, r1
 80054d0:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80054d2:	e023      	b.n	800551c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	68b9      	ldr	r1, [r7, #8]
 80054da:	4618      	mov	r0, r3
 80054dc:	f000 fc08 	bl	8005cf0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80054ee:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80054fe:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005506:	68bb      	ldr	r3, [r7, #8]
 8005508:	691b      	ldr	r3, [r3, #16]
 800550a:	021a      	lsls	r2, r3, #8
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	430a      	orrs	r2, r1
 8005512:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005514:	e002      	b.n	800551c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8005516:	2301      	movs	r3, #1
 8005518:	75fb      	strb	r3, [r7, #23]
      break;
 800551a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	2200      	movs	r2, #0
 8005520:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005524:	7dfb      	ldrb	r3, [r7, #23]
}
 8005526:	4618      	mov	r0, r3
 8005528:	3718      	adds	r7, #24
 800552a:	46bd      	mov	sp, r7
 800552c:	bd80      	pop	{r7, pc}
 800552e:	bf00      	nop

08005530 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005530:	b580      	push	{r7, lr}
 8005532:	b084      	sub	sp, #16
 8005534:	af00      	add	r7, sp, #0
 8005536:	6078      	str	r0, [r7, #4]
 8005538:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800553a:	2300      	movs	r3, #0
 800553c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005544:	2b01      	cmp	r3, #1
 8005546:	d101      	bne.n	800554c <HAL_TIM_ConfigClockSource+0x1c>
 8005548:	2302      	movs	r3, #2
 800554a:	e0b6      	b.n	80056ba <HAL_TIM_ConfigClockSource+0x18a>
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	2201      	movs	r2, #1
 8005550:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	2202      	movs	r2, #2
 8005558:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	689b      	ldr	r3, [r3, #8]
 8005562:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005564:	68bb      	ldr	r3, [r7, #8]
 8005566:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800556a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800556e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005570:	68bb      	ldr	r3, [r7, #8]
 8005572:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005576:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	68ba      	ldr	r2, [r7, #8]
 800557e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005580:	683b      	ldr	r3, [r7, #0]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005588:	d03e      	beq.n	8005608 <HAL_TIM_ConfigClockSource+0xd8>
 800558a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800558e:	f200 8087 	bhi.w	80056a0 <HAL_TIM_ConfigClockSource+0x170>
 8005592:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005596:	f000 8086 	beq.w	80056a6 <HAL_TIM_ConfigClockSource+0x176>
 800559a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800559e:	d87f      	bhi.n	80056a0 <HAL_TIM_ConfigClockSource+0x170>
 80055a0:	2b70      	cmp	r3, #112	@ 0x70
 80055a2:	d01a      	beq.n	80055da <HAL_TIM_ConfigClockSource+0xaa>
 80055a4:	2b70      	cmp	r3, #112	@ 0x70
 80055a6:	d87b      	bhi.n	80056a0 <HAL_TIM_ConfigClockSource+0x170>
 80055a8:	2b60      	cmp	r3, #96	@ 0x60
 80055aa:	d050      	beq.n	800564e <HAL_TIM_ConfigClockSource+0x11e>
 80055ac:	2b60      	cmp	r3, #96	@ 0x60
 80055ae:	d877      	bhi.n	80056a0 <HAL_TIM_ConfigClockSource+0x170>
 80055b0:	2b50      	cmp	r3, #80	@ 0x50
 80055b2:	d03c      	beq.n	800562e <HAL_TIM_ConfigClockSource+0xfe>
 80055b4:	2b50      	cmp	r3, #80	@ 0x50
 80055b6:	d873      	bhi.n	80056a0 <HAL_TIM_ConfigClockSource+0x170>
 80055b8:	2b40      	cmp	r3, #64	@ 0x40
 80055ba:	d058      	beq.n	800566e <HAL_TIM_ConfigClockSource+0x13e>
 80055bc:	2b40      	cmp	r3, #64	@ 0x40
 80055be:	d86f      	bhi.n	80056a0 <HAL_TIM_ConfigClockSource+0x170>
 80055c0:	2b30      	cmp	r3, #48	@ 0x30
 80055c2:	d064      	beq.n	800568e <HAL_TIM_ConfigClockSource+0x15e>
 80055c4:	2b30      	cmp	r3, #48	@ 0x30
 80055c6:	d86b      	bhi.n	80056a0 <HAL_TIM_ConfigClockSource+0x170>
 80055c8:	2b20      	cmp	r3, #32
 80055ca:	d060      	beq.n	800568e <HAL_TIM_ConfigClockSource+0x15e>
 80055cc:	2b20      	cmp	r3, #32
 80055ce:	d867      	bhi.n	80056a0 <HAL_TIM_ConfigClockSource+0x170>
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d05c      	beq.n	800568e <HAL_TIM_ConfigClockSource+0x15e>
 80055d4:	2b10      	cmp	r3, #16
 80055d6:	d05a      	beq.n	800568e <HAL_TIM_ConfigClockSource+0x15e>
 80055d8:	e062      	b.n	80056a0 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80055de:	683b      	ldr	r3, [r7, #0]
 80055e0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80055e2:	683b      	ldr	r3, [r7, #0]
 80055e4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80055e6:	683b      	ldr	r3, [r7, #0]
 80055e8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80055ea:	f000 fc61 	bl	8005eb0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	689b      	ldr	r3, [r3, #8]
 80055f4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80055f6:	68bb      	ldr	r3, [r7, #8]
 80055f8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80055fc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	68ba      	ldr	r2, [r7, #8]
 8005604:	609a      	str	r2, [r3, #8]
      break;
 8005606:	e04f      	b.n	80056a8 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800560c:	683b      	ldr	r3, [r7, #0]
 800560e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005610:	683b      	ldr	r3, [r7, #0]
 8005612:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005614:	683b      	ldr	r3, [r7, #0]
 8005616:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005618:	f000 fc4a 	bl	8005eb0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	689a      	ldr	r2, [r3, #8]
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800562a:	609a      	str	r2, [r3, #8]
      break;
 800562c:	e03c      	b.n	80056a8 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005632:	683b      	ldr	r3, [r7, #0]
 8005634:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005636:	683b      	ldr	r3, [r7, #0]
 8005638:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800563a:	461a      	mov	r2, r3
 800563c:	f000 fbbe 	bl	8005dbc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	2150      	movs	r1, #80	@ 0x50
 8005646:	4618      	mov	r0, r3
 8005648:	f000 fc17 	bl	8005e7a <TIM_ITRx_SetConfig>
      break;
 800564c:	e02c      	b.n	80056a8 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005652:	683b      	ldr	r3, [r7, #0]
 8005654:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005656:	683b      	ldr	r3, [r7, #0]
 8005658:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800565a:	461a      	mov	r2, r3
 800565c:	f000 fbdd 	bl	8005e1a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	2160      	movs	r1, #96	@ 0x60
 8005666:	4618      	mov	r0, r3
 8005668:	f000 fc07 	bl	8005e7a <TIM_ITRx_SetConfig>
      break;
 800566c:	e01c      	b.n	80056a8 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005672:	683b      	ldr	r3, [r7, #0]
 8005674:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005676:	683b      	ldr	r3, [r7, #0]
 8005678:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800567a:	461a      	mov	r2, r3
 800567c:	f000 fb9e 	bl	8005dbc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	2140      	movs	r1, #64	@ 0x40
 8005686:	4618      	mov	r0, r3
 8005688:	f000 fbf7 	bl	8005e7a <TIM_ITRx_SetConfig>
      break;
 800568c:	e00c      	b.n	80056a8 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681a      	ldr	r2, [r3, #0]
 8005692:	683b      	ldr	r3, [r7, #0]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	4619      	mov	r1, r3
 8005698:	4610      	mov	r0, r2
 800569a:	f000 fbee 	bl	8005e7a <TIM_ITRx_SetConfig>
      break;
 800569e:	e003      	b.n	80056a8 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 80056a0:	2301      	movs	r3, #1
 80056a2:	73fb      	strb	r3, [r7, #15]
      break;
 80056a4:	e000      	b.n	80056a8 <HAL_TIM_ConfigClockSource+0x178>
      break;
 80056a6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	2201      	movs	r2, #1
 80056ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	2200      	movs	r2, #0
 80056b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80056b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80056ba:	4618      	mov	r0, r3
 80056bc:	3710      	adds	r7, #16
 80056be:	46bd      	mov	sp, r7
 80056c0:	bd80      	pop	{r7, pc}
	...

080056c4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80056c4:	b480      	push	{r7}
 80056c6:	b085      	sub	sp, #20
 80056c8:	af00      	add	r7, sp, #0
 80056ca:	6078      	str	r0, [r7, #4]
 80056cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	4a46      	ldr	r2, [pc, #280]	@ (80057f0 <TIM_Base_SetConfig+0x12c>)
 80056d8:	4293      	cmp	r3, r2
 80056da:	d013      	beq.n	8005704 <TIM_Base_SetConfig+0x40>
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80056e2:	d00f      	beq.n	8005704 <TIM_Base_SetConfig+0x40>
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	4a43      	ldr	r2, [pc, #268]	@ (80057f4 <TIM_Base_SetConfig+0x130>)
 80056e8:	4293      	cmp	r3, r2
 80056ea:	d00b      	beq.n	8005704 <TIM_Base_SetConfig+0x40>
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	4a42      	ldr	r2, [pc, #264]	@ (80057f8 <TIM_Base_SetConfig+0x134>)
 80056f0:	4293      	cmp	r3, r2
 80056f2:	d007      	beq.n	8005704 <TIM_Base_SetConfig+0x40>
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	4a41      	ldr	r2, [pc, #260]	@ (80057fc <TIM_Base_SetConfig+0x138>)
 80056f8:	4293      	cmp	r3, r2
 80056fa:	d003      	beq.n	8005704 <TIM_Base_SetConfig+0x40>
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	4a40      	ldr	r2, [pc, #256]	@ (8005800 <TIM_Base_SetConfig+0x13c>)
 8005700:	4293      	cmp	r3, r2
 8005702:	d108      	bne.n	8005716 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800570a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800570c:	683b      	ldr	r3, [r7, #0]
 800570e:	685b      	ldr	r3, [r3, #4]
 8005710:	68fa      	ldr	r2, [r7, #12]
 8005712:	4313      	orrs	r3, r2
 8005714:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	4a35      	ldr	r2, [pc, #212]	@ (80057f0 <TIM_Base_SetConfig+0x12c>)
 800571a:	4293      	cmp	r3, r2
 800571c:	d01f      	beq.n	800575e <TIM_Base_SetConfig+0x9a>
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005724:	d01b      	beq.n	800575e <TIM_Base_SetConfig+0x9a>
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	4a32      	ldr	r2, [pc, #200]	@ (80057f4 <TIM_Base_SetConfig+0x130>)
 800572a:	4293      	cmp	r3, r2
 800572c:	d017      	beq.n	800575e <TIM_Base_SetConfig+0x9a>
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	4a31      	ldr	r2, [pc, #196]	@ (80057f8 <TIM_Base_SetConfig+0x134>)
 8005732:	4293      	cmp	r3, r2
 8005734:	d013      	beq.n	800575e <TIM_Base_SetConfig+0x9a>
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	4a30      	ldr	r2, [pc, #192]	@ (80057fc <TIM_Base_SetConfig+0x138>)
 800573a:	4293      	cmp	r3, r2
 800573c:	d00f      	beq.n	800575e <TIM_Base_SetConfig+0x9a>
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	4a2f      	ldr	r2, [pc, #188]	@ (8005800 <TIM_Base_SetConfig+0x13c>)
 8005742:	4293      	cmp	r3, r2
 8005744:	d00b      	beq.n	800575e <TIM_Base_SetConfig+0x9a>
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	4a2e      	ldr	r2, [pc, #184]	@ (8005804 <TIM_Base_SetConfig+0x140>)
 800574a:	4293      	cmp	r3, r2
 800574c:	d007      	beq.n	800575e <TIM_Base_SetConfig+0x9a>
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	4a2d      	ldr	r2, [pc, #180]	@ (8005808 <TIM_Base_SetConfig+0x144>)
 8005752:	4293      	cmp	r3, r2
 8005754:	d003      	beq.n	800575e <TIM_Base_SetConfig+0x9a>
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	4a2c      	ldr	r2, [pc, #176]	@ (800580c <TIM_Base_SetConfig+0x148>)
 800575a:	4293      	cmp	r3, r2
 800575c:	d108      	bne.n	8005770 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005764:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005766:	683b      	ldr	r3, [r7, #0]
 8005768:	68db      	ldr	r3, [r3, #12]
 800576a:	68fa      	ldr	r2, [r7, #12]
 800576c:	4313      	orrs	r3, r2
 800576e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005776:	683b      	ldr	r3, [r7, #0]
 8005778:	695b      	ldr	r3, [r3, #20]
 800577a:	4313      	orrs	r3, r2
 800577c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	68fa      	ldr	r2, [r7, #12]
 8005782:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005784:	683b      	ldr	r3, [r7, #0]
 8005786:	689a      	ldr	r2, [r3, #8]
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800578c:	683b      	ldr	r3, [r7, #0]
 800578e:	681a      	ldr	r2, [r3, #0]
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	4a16      	ldr	r2, [pc, #88]	@ (80057f0 <TIM_Base_SetConfig+0x12c>)
 8005798:	4293      	cmp	r3, r2
 800579a:	d00f      	beq.n	80057bc <TIM_Base_SetConfig+0xf8>
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	4a18      	ldr	r2, [pc, #96]	@ (8005800 <TIM_Base_SetConfig+0x13c>)
 80057a0:	4293      	cmp	r3, r2
 80057a2:	d00b      	beq.n	80057bc <TIM_Base_SetConfig+0xf8>
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	4a17      	ldr	r2, [pc, #92]	@ (8005804 <TIM_Base_SetConfig+0x140>)
 80057a8:	4293      	cmp	r3, r2
 80057aa:	d007      	beq.n	80057bc <TIM_Base_SetConfig+0xf8>
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	4a16      	ldr	r2, [pc, #88]	@ (8005808 <TIM_Base_SetConfig+0x144>)
 80057b0:	4293      	cmp	r3, r2
 80057b2:	d003      	beq.n	80057bc <TIM_Base_SetConfig+0xf8>
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	4a15      	ldr	r2, [pc, #84]	@ (800580c <TIM_Base_SetConfig+0x148>)
 80057b8:	4293      	cmp	r3, r2
 80057ba:	d103      	bne.n	80057c4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80057bc:	683b      	ldr	r3, [r7, #0]
 80057be:	691a      	ldr	r2, [r3, #16]
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	2201      	movs	r2, #1
 80057c8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	691b      	ldr	r3, [r3, #16]
 80057ce:	f003 0301 	and.w	r3, r3, #1
 80057d2:	2b01      	cmp	r3, #1
 80057d4:	d105      	bne.n	80057e2 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	691b      	ldr	r3, [r3, #16]
 80057da:	f023 0201 	bic.w	r2, r3, #1
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	611a      	str	r2, [r3, #16]
  }
}
 80057e2:	bf00      	nop
 80057e4:	3714      	adds	r7, #20
 80057e6:	46bd      	mov	sp, r7
 80057e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ec:	4770      	bx	lr
 80057ee:	bf00      	nop
 80057f0:	40012c00 	.word	0x40012c00
 80057f4:	40000400 	.word	0x40000400
 80057f8:	40000800 	.word	0x40000800
 80057fc:	40000c00 	.word	0x40000c00
 8005800:	40013400 	.word	0x40013400
 8005804:	40014000 	.word	0x40014000
 8005808:	40014400 	.word	0x40014400
 800580c:	40014800 	.word	0x40014800

08005810 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005810:	b480      	push	{r7}
 8005812:	b087      	sub	sp, #28
 8005814:	af00      	add	r7, sp, #0
 8005816:	6078      	str	r0, [r7, #4]
 8005818:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	6a1b      	ldr	r3, [r3, #32]
 800581e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	6a1b      	ldr	r3, [r3, #32]
 8005824:	f023 0201 	bic.w	r2, r3, #1
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	685b      	ldr	r3, [r3, #4]
 8005830:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	699b      	ldr	r3, [r3, #24]
 8005836:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800583e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005842:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	f023 0303 	bic.w	r3, r3, #3
 800584a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800584c:	683b      	ldr	r3, [r7, #0]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	68fa      	ldr	r2, [r7, #12]
 8005852:	4313      	orrs	r3, r2
 8005854:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005856:	697b      	ldr	r3, [r7, #20]
 8005858:	f023 0302 	bic.w	r3, r3, #2
 800585c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800585e:	683b      	ldr	r3, [r7, #0]
 8005860:	689b      	ldr	r3, [r3, #8]
 8005862:	697a      	ldr	r2, [r7, #20]
 8005864:	4313      	orrs	r3, r2
 8005866:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	4a2c      	ldr	r2, [pc, #176]	@ (800591c <TIM_OC1_SetConfig+0x10c>)
 800586c:	4293      	cmp	r3, r2
 800586e:	d00f      	beq.n	8005890 <TIM_OC1_SetConfig+0x80>
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	4a2b      	ldr	r2, [pc, #172]	@ (8005920 <TIM_OC1_SetConfig+0x110>)
 8005874:	4293      	cmp	r3, r2
 8005876:	d00b      	beq.n	8005890 <TIM_OC1_SetConfig+0x80>
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	4a2a      	ldr	r2, [pc, #168]	@ (8005924 <TIM_OC1_SetConfig+0x114>)
 800587c:	4293      	cmp	r3, r2
 800587e:	d007      	beq.n	8005890 <TIM_OC1_SetConfig+0x80>
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	4a29      	ldr	r2, [pc, #164]	@ (8005928 <TIM_OC1_SetConfig+0x118>)
 8005884:	4293      	cmp	r3, r2
 8005886:	d003      	beq.n	8005890 <TIM_OC1_SetConfig+0x80>
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	4a28      	ldr	r2, [pc, #160]	@ (800592c <TIM_OC1_SetConfig+0x11c>)
 800588c:	4293      	cmp	r3, r2
 800588e:	d10c      	bne.n	80058aa <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005890:	697b      	ldr	r3, [r7, #20]
 8005892:	f023 0308 	bic.w	r3, r3, #8
 8005896:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005898:	683b      	ldr	r3, [r7, #0]
 800589a:	68db      	ldr	r3, [r3, #12]
 800589c:	697a      	ldr	r2, [r7, #20]
 800589e:	4313      	orrs	r3, r2
 80058a0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80058a2:	697b      	ldr	r3, [r7, #20]
 80058a4:	f023 0304 	bic.w	r3, r3, #4
 80058a8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	4a1b      	ldr	r2, [pc, #108]	@ (800591c <TIM_OC1_SetConfig+0x10c>)
 80058ae:	4293      	cmp	r3, r2
 80058b0:	d00f      	beq.n	80058d2 <TIM_OC1_SetConfig+0xc2>
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	4a1a      	ldr	r2, [pc, #104]	@ (8005920 <TIM_OC1_SetConfig+0x110>)
 80058b6:	4293      	cmp	r3, r2
 80058b8:	d00b      	beq.n	80058d2 <TIM_OC1_SetConfig+0xc2>
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	4a19      	ldr	r2, [pc, #100]	@ (8005924 <TIM_OC1_SetConfig+0x114>)
 80058be:	4293      	cmp	r3, r2
 80058c0:	d007      	beq.n	80058d2 <TIM_OC1_SetConfig+0xc2>
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	4a18      	ldr	r2, [pc, #96]	@ (8005928 <TIM_OC1_SetConfig+0x118>)
 80058c6:	4293      	cmp	r3, r2
 80058c8:	d003      	beq.n	80058d2 <TIM_OC1_SetConfig+0xc2>
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	4a17      	ldr	r2, [pc, #92]	@ (800592c <TIM_OC1_SetConfig+0x11c>)
 80058ce:	4293      	cmp	r3, r2
 80058d0:	d111      	bne.n	80058f6 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80058d2:	693b      	ldr	r3, [r7, #16]
 80058d4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80058d8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80058da:	693b      	ldr	r3, [r7, #16]
 80058dc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80058e0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80058e2:	683b      	ldr	r3, [r7, #0]
 80058e4:	695b      	ldr	r3, [r3, #20]
 80058e6:	693a      	ldr	r2, [r7, #16]
 80058e8:	4313      	orrs	r3, r2
 80058ea:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80058ec:	683b      	ldr	r3, [r7, #0]
 80058ee:	699b      	ldr	r3, [r3, #24]
 80058f0:	693a      	ldr	r2, [r7, #16]
 80058f2:	4313      	orrs	r3, r2
 80058f4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	693a      	ldr	r2, [r7, #16]
 80058fa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	68fa      	ldr	r2, [r7, #12]
 8005900:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005902:	683b      	ldr	r3, [r7, #0]
 8005904:	685a      	ldr	r2, [r3, #4]
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	697a      	ldr	r2, [r7, #20]
 800590e:	621a      	str	r2, [r3, #32]
}
 8005910:	bf00      	nop
 8005912:	371c      	adds	r7, #28
 8005914:	46bd      	mov	sp, r7
 8005916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800591a:	4770      	bx	lr
 800591c:	40012c00 	.word	0x40012c00
 8005920:	40013400 	.word	0x40013400
 8005924:	40014000 	.word	0x40014000
 8005928:	40014400 	.word	0x40014400
 800592c:	40014800 	.word	0x40014800

08005930 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005930:	b480      	push	{r7}
 8005932:	b087      	sub	sp, #28
 8005934:	af00      	add	r7, sp, #0
 8005936:	6078      	str	r0, [r7, #4]
 8005938:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	6a1b      	ldr	r3, [r3, #32]
 800593e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	6a1b      	ldr	r3, [r3, #32]
 8005944:	f023 0210 	bic.w	r2, r3, #16
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	685b      	ldr	r3, [r3, #4]
 8005950:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	699b      	ldr	r3, [r3, #24]
 8005956:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800595e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005962:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800596a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800596c:	683b      	ldr	r3, [r7, #0]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	021b      	lsls	r3, r3, #8
 8005972:	68fa      	ldr	r2, [r7, #12]
 8005974:	4313      	orrs	r3, r2
 8005976:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005978:	697b      	ldr	r3, [r7, #20]
 800597a:	f023 0320 	bic.w	r3, r3, #32
 800597e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005980:	683b      	ldr	r3, [r7, #0]
 8005982:	689b      	ldr	r3, [r3, #8]
 8005984:	011b      	lsls	r3, r3, #4
 8005986:	697a      	ldr	r2, [r7, #20]
 8005988:	4313      	orrs	r3, r2
 800598a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	4a28      	ldr	r2, [pc, #160]	@ (8005a30 <TIM_OC2_SetConfig+0x100>)
 8005990:	4293      	cmp	r3, r2
 8005992:	d003      	beq.n	800599c <TIM_OC2_SetConfig+0x6c>
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	4a27      	ldr	r2, [pc, #156]	@ (8005a34 <TIM_OC2_SetConfig+0x104>)
 8005998:	4293      	cmp	r3, r2
 800599a:	d10d      	bne.n	80059b8 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800599c:	697b      	ldr	r3, [r7, #20]
 800599e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80059a2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80059a4:	683b      	ldr	r3, [r7, #0]
 80059a6:	68db      	ldr	r3, [r3, #12]
 80059a8:	011b      	lsls	r3, r3, #4
 80059aa:	697a      	ldr	r2, [r7, #20]
 80059ac:	4313      	orrs	r3, r2
 80059ae:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80059b0:	697b      	ldr	r3, [r7, #20]
 80059b2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80059b6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	4a1d      	ldr	r2, [pc, #116]	@ (8005a30 <TIM_OC2_SetConfig+0x100>)
 80059bc:	4293      	cmp	r3, r2
 80059be:	d00f      	beq.n	80059e0 <TIM_OC2_SetConfig+0xb0>
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	4a1c      	ldr	r2, [pc, #112]	@ (8005a34 <TIM_OC2_SetConfig+0x104>)
 80059c4:	4293      	cmp	r3, r2
 80059c6:	d00b      	beq.n	80059e0 <TIM_OC2_SetConfig+0xb0>
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	4a1b      	ldr	r2, [pc, #108]	@ (8005a38 <TIM_OC2_SetConfig+0x108>)
 80059cc:	4293      	cmp	r3, r2
 80059ce:	d007      	beq.n	80059e0 <TIM_OC2_SetConfig+0xb0>
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	4a1a      	ldr	r2, [pc, #104]	@ (8005a3c <TIM_OC2_SetConfig+0x10c>)
 80059d4:	4293      	cmp	r3, r2
 80059d6:	d003      	beq.n	80059e0 <TIM_OC2_SetConfig+0xb0>
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	4a19      	ldr	r2, [pc, #100]	@ (8005a40 <TIM_OC2_SetConfig+0x110>)
 80059dc:	4293      	cmp	r3, r2
 80059de:	d113      	bne.n	8005a08 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80059e0:	693b      	ldr	r3, [r7, #16]
 80059e2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80059e6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80059e8:	693b      	ldr	r3, [r7, #16]
 80059ea:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80059ee:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80059f0:	683b      	ldr	r3, [r7, #0]
 80059f2:	695b      	ldr	r3, [r3, #20]
 80059f4:	009b      	lsls	r3, r3, #2
 80059f6:	693a      	ldr	r2, [r7, #16]
 80059f8:	4313      	orrs	r3, r2
 80059fa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80059fc:	683b      	ldr	r3, [r7, #0]
 80059fe:	699b      	ldr	r3, [r3, #24]
 8005a00:	009b      	lsls	r3, r3, #2
 8005a02:	693a      	ldr	r2, [r7, #16]
 8005a04:	4313      	orrs	r3, r2
 8005a06:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	693a      	ldr	r2, [r7, #16]
 8005a0c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	68fa      	ldr	r2, [r7, #12]
 8005a12:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005a14:	683b      	ldr	r3, [r7, #0]
 8005a16:	685a      	ldr	r2, [r3, #4]
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	697a      	ldr	r2, [r7, #20]
 8005a20:	621a      	str	r2, [r3, #32]
}
 8005a22:	bf00      	nop
 8005a24:	371c      	adds	r7, #28
 8005a26:	46bd      	mov	sp, r7
 8005a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a2c:	4770      	bx	lr
 8005a2e:	bf00      	nop
 8005a30:	40012c00 	.word	0x40012c00
 8005a34:	40013400 	.word	0x40013400
 8005a38:	40014000 	.word	0x40014000
 8005a3c:	40014400 	.word	0x40014400
 8005a40:	40014800 	.word	0x40014800

08005a44 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005a44:	b480      	push	{r7}
 8005a46:	b087      	sub	sp, #28
 8005a48:	af00      	add	r7, sp, #0
 8005a4a:	6078      	str	r0, [r7, #4]
 8005a4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	6a1b      	ldr	r3, [r3, #32]
 8005a52:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	6a1b      	ldr	r3, [r3, #32]
 8005a58:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	685b      	ldr	r3, [r3, #4]
 8005a64:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	69db      	ldr	r3, [r3, #28]
 8005a6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005a72:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005a76:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	f023 0303 	bic.w	r3, r3, #3
 8005a7e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005a80:	683b      	ldr	r3, [r7, #0]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	68fa      	ldr	r2, [r7, #12]
 8005a86:	4313      	orrs	r3, r2
 8005a88:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005a8a:	697b      	ldr	r3, [r7, #20]
 8005a8c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005a90:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005a92:	683b      	ldr	r3, [r7, #0]
 8005a94:	689b      	ldr	r3, [r3, #8]
 8005a96:	021b      	lsls	r3, r3, #8
 8005a98:	697a      	ldr	r2, [r7, #20]
 8005a9a:	4313      	orrs	r3, r2
 8005a9c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	4a27      	ldr	r2, [pc, #156]	@ (8005b40 <TIM_OC3_SetConfig+0xfc>)
 8005aa2:	4293      	cmp	r3, r2
 8005aa4:	d003      	beq.n	8005aae <TIM_OC3_SetConfig+0x6a>
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	4a26      	ldr	r2, [pc, #152]	@ (8005b44 <TIM_OC3_SetConfig+0x100>)
 8005aaa:	4293      	cmp	r3, r2
 8005aac:	d10d      	bne.n	8005aca <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005aae:	697b      	ldr	r3, [r7, #20]
 8005ab0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005ab4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005ab6:	683b      	ldr	r3, [r7, #0]
 8005ab8:	68db      	ldr	r3, [r3, #12]
 8005aba:	021b      	lsls	r3, r3, #8
 8005abc:	697a      	ldr	r2, [r7, #20]
 8005abe:	4313      	orrs	r3, r2
 8005ac0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005ac2:	697b      	ldr	r3, [r7, #20]
 8005ac4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005ac8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	4a1c      	ldr	r2, [pc, #112]	@ (8005b40 <TIM_OC3_SetConfig+0xfc>)
 8005ace:	4293      	cmp	r3, r2
 8005ad0:	d00f      	beq.n	8005af2 <TIM_OC3_SetConfig+0xae>
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	4a1b      	ldr	r2, [pc, #108]	@ (8005b44 <TIM_OC3_SetConfig+0x100>)
 8005ad6:	4293      	cmp	r3, r2
 8005ad8:	d00b      	beq.n	8005af2 <TIM_OC3_SetConfig+0xae>
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	4a1a      	ldr	r2, [pc, #104]	@ (8005b48 <TIM_OC3_SetConfig+0x104>)
 8005ade:	4293      	cmp	r3, r2
 8005ae0:	d007      	beq.n	8005af2 <TIM_OC3_SetConfig+0xae>
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	4a19      	ldr	r2, [pc, #100]	@ (8005b4c <TIM_OC3_SetConfig+0x108>)
 8005ae6:	4293      	cmp	r3, r2
 8005ae8:	d003      	beq.n	8005af2 <TIM_OC3_SetConfig+0xae>
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	4a18      	ldr	r2, [pc, #96]	@ (8005b50 <TIM_OC3_SetConfig+0x10c>)
 8005aee:	4293      	cmp	r3, r2
 8005af0:	d113      	bne.n	8005b1a <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005af2:	693b      	ldr	r3, [r7, #16]
 8005af4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005af8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005afa:	693b      	ldr	r3, [r7, #16]
 8005afc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005b00:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005b02:	683b      	ldr	r3, [r7, #0]
 8005b04:	695b      	ldr	r3, [r3, #20]
 8005b06:	011b      	lsls	r3, r3, #4
 8005b08:	693a      	ldr	r2, [r7, #16]
 8005b0a:	4313      	orrs	r3, r2
 8005b0c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005b0e:	683b      	ldr	r3, [r7, #0]
 8005b10:	699b      	ldr	r3, [r3, #24]
 8005b12:	011b      	lsls	r3, r3, #4
 8005b14:	693a      	ldr	r2, [r7, #16]
 8005b16:	4313      	orrs	r3, r2
 8005b18:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	693a      	ldr	r2, [r7, #16]
 8005b1e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	68fa      	ldr	r2, [r7, #12]
 8005b24:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005b26:	683b      	ldr	r3, [r7, #0]
 8005b28:	685a      	ldr	r2, [r3, #4]
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	697a      	ldr	r2, [r7, #20]
 8005b32:	621a      	str	r2, [r3, #32]
}
 8005b34:	bf00      	nop
 8005b36:	371c      	adds	r7, #28
 8005b38:	46bd      	mov	sp, r7
 8005b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b3e:	4770      	bx	lr
 8005b40:	40012c00 	.word	0x40012c00
 8005b44:	40013400 	.word	0x40013400
 8005b48:	40014000 	.word	0x40014000
 8005b4c:	40014400 	.word	0x40014400
 8005b50:	40014800 	.word	0x40014800

08005b54 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005b54:	b480      	push	{r7}
 8005b56:	b087      	sub	sp, #28
 8005b58:	af00      	add	r7, sp, #0
 8005b5a:	6078      	str	r0, [r7, #4]
 8005b5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	6a1b      	ldr	r3, [r3, #32]
 8005b62:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	6a1b      	ldr	r3, [r3, #32]
 8005b68:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	685b      	ldr	r3, [r3, #4]
 8005b74:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	69db      	ldr	r3, [r3, #28]
 8005b7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005b82:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005b86:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005b8e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005b90:	683b      	ldr	r3, [r7, #0]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	021b      	lsls	r3, r3, #8
 8005b96:	68fa      	ldr	r2, [r7, #12]
 8005b98:	4313      	orrs	r3, r2
 8005b9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005b9c:	693b      	ldr	r3, [r7, #16]
 8005b9e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005ba2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005ba4:	683b      	ldr	r3, [r7, #0]
 8005ba6:	689b      	ldr	r3, [r3, #8]
 8005ba8:	031b      	lsls	r3, r3, #12
 8005baa:	693a      	ldr	r2, [r7, #16]
 8005bac:	4313      	orrs	r3, r2
 8005bae:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	4a18      	ldr	r2, [pc, #96]	@ (8005c14 <TIM_OC4_SetConfig+0xc0>)
 8005bb4:	4293      	cmp	r3, r2
 8005bb6:	d00f      	beq.n	8005bd8 <TIM_OC4_SetConfig+0x84>
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	4a17      	ldr	r2, [pc, #92]	@ (8005c18 <TIM_OC4_SetConfig+0xc4>)
 8005bbc:	4293      	cmp	r3, r2
 8005bbe:	d00b      	beq.n	8005bd8 <TIM_OC4_SetConfig+0x84>
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	4a16      	ldr	r2, [pc, #88]	@ (8005c1c <TIM_OC4_SetConfig+0xc8>)
 8005bc4:	4293      	cmp	r3, r2
 8005bc6:	d007      	beq.n	8005bd8 <TIM_OC4_SetConfig+0x84>
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	4a15      	ldr	r2, [pc, #84]	@ (8005c20 <TIM_OC4_SetConfig+0xcc>)
 8005bcc:	4293      	cmp	r3, r2
 8005bce:	d003      	beq.n	8005bd8 <TIM_OC4_SetConfig+0x84>
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	4a14      	ldr	r2, [pc, #80]	@ (8005c24 <TIM_OC4_SetConfig+0xd0>)
 8005bd4:	4293      	cmp	r3, r2
 8005bd6:	d109      	bne.n	8005bec <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005bd8:	697b      	ldr	r3, [r7, #20]
 8005bda:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005bde:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005be0:	683b      	ldr	r3, [r7, #0]
 8005be2:	695b      	ldr	r3, [r3, #20]
 8005be4:	019b      	lsls	r3, r3, #6
 8005be6:	697a      	ldr	r2, [r7, #20]
 8005be8:	4313      	orrs	r3, r2
 8005bea:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	697a      	ldr	r2, [r7, #20]
 8005bf0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	68fa      	ldr	r2, [r7, #12]
 8005bf6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005bf8:	683b      	ldr	r3, [r7, #0]
 8005bfa:	685a      	ldr	r2, [r3, #4]
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	693a      	ldr	r2, [r7, #16]
 8005c04:	621a      	str	r2, [r3, #32]
}
 8005c06:	bf00      	nop
 8005c08:	371c      	adds	r7, #28
 8005c0a:	46bd      	mov	sp, r7
 8005c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c10:	4770      	bx	lr
 8005c12:	bf00      	nop
 8005c14:	40012c00 	.word	0x40012c00
 8005c18:	40013400 	.word	0x40013400
 8005c1c:	40014000 	.word	0x40014000
 8005c20:	40014400 	.word	0x40014400
 8005c24:	40014800 	.word	0x40014800

08005c28 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005c28:	b480      	push	{r7}
 8005c2a:	b087      	sub	sp, #28
 8005c2c:	af00      	add	r7, sp, #0
 8005c2e:	6078      	str	r0, [r7, #4]
 8005c30:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	6a1b      	ldr	r3, [r3, #32]
 8005c36:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	6a1b      	ldr	r3, [r3, #32]
 8005c3c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	685b      	ldr	r3, [r3, #4]
 8005c48:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005c56:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005c5a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005c5c:	683b      	ldr	r3, [r7, #0]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	68fa      	ldr	r2, [r7, #12]
 8005c62:	4313      	orrs	r3, r2
 8005c64:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005c66:	693b      	ldr	r3, [r7, #16]
 8005c68:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8005c6c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005c6e:	683b      	ldr	r3, [r7, #0]
 8005c70:	689b      	ldr	r3, [r3, #8]
 8005c72:	041b      	lsls	r3, r3, #16
 8005c74:	693a      	ldr	r2, [r7, #16]
 8005c76:	4313      	orrs	r3, r2
 8005c78:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	4a17      	ldr	r2, [pc, #92]	@ (8005cdc <TIM_OC5_SetConfig+0xb4>)
 8005c7e:	4293      	cmp	r3, r2
 8005c80:	d00f      	beq.n	8005ca2 <TIM_OC5_SetConfig+0x7a>
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	4a16      	ldr	r2, [pc, #88]	@ (8005ce0 <TIM_OC5_SetConfig+0xb8>)
 8005c86:	4293      	cmp	r3, r2
 8005c88:	d00b      	beq.n	8005ca2 <TIM_OC5_SetConfig+0x7a>
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	4a15      	ldr	r2, [pc, #84]	@ (8005ce4 <TIM_OC5_SetConfig+0xbc>)
 8005c8e:	4293      	cmp	r3, r2
 8005c90:	d007      	beq.n	8005ca2 <TIM_OC5_SetConfig+0x7a>
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	4a14      	ldr	r2, [pc, #80]	@ (8005ce8 <TIM_OC5_SetConfig+0xc0>)
 8005c96:	4293      	cmp	r3, r2
 8005c98:	d003      	beq.n	8005ca2 <TIM_OC5_SetConfig+0x7a>
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	4a13      	ldr	r2, [pc, #76]	@ (8005cec <TIM_OC5_SetConfig+0xc4>)
 8005c9e:	4293      	cmp	r3, r2
 8005ca0:	d109      	bne.n	8005cb6 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005ca2:	697b      	ldr	r3, [r7, #20]
 8005ca4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005ca8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005caa:	683b      	ldr	r3, [r7, #0]
 8005cac:	695b      	ldr	r3, [r3, #20]
 8005cae:	021b      	lsls	r3, r3, #8
 8005cb0:	697a      	ldr	r2, [r7, #20]
 8005cb2:	4313      	orrs	r3, r2
 8005cb4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	697a      	ldr	r2, [r7, #20]
 8005cba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	68fa      	ldr	r2, [r7, #12]
 8005cc0:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005cc2:	683b      	ldr	r3, [r7, #0]
 8005cc4:	685a      	ldr	r2, [r3, #4]
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	693a      	ldr	r2, [r7, #16]
 8005cce:	621a      	str	r2, [r3, #32]
}
 8005cd0:	bf00      	nop
 8005cd2:	371c      	adds	r7, #28
 8005cd4:	46bd      	mov	sp, r7
 8005cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cda:	4770      	bx	lr
 8005cdc:	40012c00 	.word	0x40012c00
 8005ce0:	40013400 	.word	0x40013400
 8005ce4:	40014000 	.word	0x40014000
 8005ce8:	40014400 	.word	0x40014400
 8005cec:	40014800 	.word	0x40014800

08005cf0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005cf0:	b480      	push	{r7}
 8005cf2:	b087      	sub	sp, #28
 8005cf4:	af00      	add	r7, sp, #0
 8005cf6:	6078      	str	r0, [r7, #4]
 8005cf8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	6a1b      	ldr	r3, [r3, #32]
 8005cfe:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	6a1b      	ldr	r3, [r3, #32]
 8005d04:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	685b      	ldr	r3, [r3, #4]
 8005d10:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005d1e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005d22:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005d24:	683b      	ldr	r3, [r7, #0]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	021b      	lsls	r3, r3, #8
 8005d2a:	68fa      	ldr	r2, [r7, #12]
 8005d2c:	4313      	orrs	r3, r2
 8005d2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005d30:	693b      	ldr	r3, [r7, #16]
 8005d32:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005d36:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005d38:	683b      	ldr	r3, [r7, #0]
 8005d3a:	689b      	ldr	r3, [r3, #8]
 8005d3c:	051b      	lsls	r3, r3, #20
 8005d3e:	693a      	ldr	r2, [r7, #16]
 8005d40:	4313      	orrs	r3, r2
 8005d42:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	4a18      	ldr	r2, [pc, #96]	@ (8005da8 <TIM_OC6_SetConfig+0xb8>)
 8005d48:	4293      	cmp	r3, r2
 8005d4a:	d00f      	beq.n	8005d6c <TIM_OC6_SetConfig+0x7c>
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	4a17      	ldr	r2, [pc, #92]	@ (8005dac <TIM_OC6_SetConfig+0xbc>)
 8005d50:	4293      	cmp	r3, r2
 8005d52:	d00b      	beq.n	8005d6c <TIM_OC6_SetConfig+0x7c>
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	4a16      	ldr	r2, [pc, #88]	@ (8005db0 <TIM_OC6_SetConfig+0xc0>)
 8005d58:	4293      	cmp	r3, r2
 8005d5a:	d007      	beq.n	8005d6c <TIM_OC6_SetConfig+0x7c>
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	4a15      	ldr	r2, [pc, #84]	@ (8005db4 <TIM_OC6_SetConfig+0xc4>)
 8005d60:	4293      	cmp	r3, r2
 8005d62:	d003      	beq.n	8005d6c <TIM_OC6_SetConfig+0x7c>
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	4a14      	ldr	r2, [pc, #80]	@ (8005db8 <TIM_OC6_SetConfig+0xc8>)
 8005d68:	4293      	cmp	r3, r2
 8005d6a:	d109      	bne.n	8005d80 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005d6c:	697b      	ldr	r3, [r7, #20]
 8005d6e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005d72:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005d74:	683b      	ldr	r3, [r7, #0]
 8005d76:	695b      	ldr	r3, [r3, #20]
 8005d78:	029b      	lsls	r3, r3, #10
 8005d7a:	697a      	ldr	r2, [r7, #20]
 8005d7c:	4313      	orrs	r3, r2
 8005d7e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	697a      	ldr	r2, [r7, #20]
 8005d84:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	68fa      	ldr	r2, [r7, #12]
 8005d8a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005d8c:	683b      	ldr	r3, [r7, #0]
 8005d8e:	685a      	ldr	r2, [r3, #4]
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	693a      	ldr	r2, [r7, #16]
 8005d98:	621a      	str	r2, [r3, #32]
}
 8005d9a:	bf00      	nop
 8005d9c:	371c      	adds	r7, #28
 8005d9e:	46bd      	mov	sp, r7
 8005da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005da4:	4770      	bx	lr
 8005da6:	bf00      	nop
 8005da8:	40012c00 	.word	0x40012c00
 8005dac:	40013400 	.word	0x40013400
 8005db0:	40014000 	.word	0x40014000
 8005db4:	40014400 	.word	0x40014400
 8005db8:	40014800 	.word	0x40014800

08005dbc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005dbc:	b480      	push	{r7}
 8005dbe:	b087      	sub	sp, #28
 8005dc0:	af00      	add	r7, sp, #0
 8005dc2:	60f8      	str	r0, [r7, #12]
 8005dc4:	60b9      	str	r1, [r7, #8]
 8005dc6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	6a1b      	ldr	r3, [r3, #32]
 8005dcc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	6a1b      	ldr	r3, [r3, #32]
 8005dd2:	f023 0201 	bic.w	r2, r3, #1
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	699b      	ldr	r3, [r3, #24]
 8005dde:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005de0:	693b      	ldr	r3, [r7, #16]
 8005de2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005de6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	011b      	lsls	r3, r3, #4
 8005dec:	693a      	ldr	r2, [r7, #16]
 8005dee:	4313      	orrs	r3, r2
 8005df0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005df2:	697b      	ldr	r3, [r7, #20]
 8005df4:	f023 030a 	bic.w	r3, r3, #10
 8005df8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005dfa:	697a      	ldr	r2, [r7, #20]
 8005dfc:	68bb      	ldr	r3, [r7, #8]
 8005dfe:	4313      	orrs	r3, r2
 8005e00:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	693a      	ldr	r2, [r7, #16]
 8005e06:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	697a      	ldr	r2, [r7, #20]
 8005e0c:	621a      	str	r2, [r3, #32]
}
 8005e0e:	bf00      	nop
 8005e10:	371c      	adds	r7, #28
 8005e12:	46bd      	mov	sp, r7
 8005e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e18:	4770      	bx	lr

08005e1a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005e1a:	b480      	push	{r7}
 8005e1c:	b087      	sub	sp, #28
 8005e1e:	af00      	add	r7, sp, #0
 8005e20:	60f8      	str	r0, [r7, #12]
 8005e22:	60b9      	str	r1, [r7, #8]
 8005e24:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	6a1b      	ldr	r3, [r3, #32]
 8005e2a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	6a1b      	ldr	r3, [r3, #32]
 8005e30:	f023 0210 	bic.w	r2, r3, #16
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	699b      	ldr	r3, [r3, #24]
 8005e3c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005e3e:	693b      	ldr	r3, [r7, #16]
 8005e40:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005e44:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	031b      	lsls	r3, r3, #12
 8005e4a:	693a      	ldr	r2, [r7, #16]
 8005e4c:	4313      	orrs	r3, r2
 8005e4e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005e50:	697b      	ldr	r3, [r7, #20]
 8005e52:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005e56:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005e58:	68bb      	ldr	r3, [r7, #8]
 8005e5a:	011b      	lsls	r3, r3, #4
 8005e5c:	697a      	ldr	r2, [r7, #20]
 8005e5e:	4313      	orrs	r3, r2
 8005e60:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	693a      	ldr	r2, [r7, #16]
 8005e66:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	697a      	ldr	r2, [r7, #20]
 8005e6c:	621a      	str	r2, [r3, #32]
}
 8005e6e:	bf00      	nop
 8005e70:	371c      	adds	r7, #28
 8005e72:	46bd      	mov	sp, r7
 8005e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e78:	4770      	bx	lr

08005e7a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005e7a:	b480      	push	{r7}
 8005e7c:	b085      	sub	sp, #20
 8005e7e:	af00      	add	r7, sp, #0
 8005e80:	6078      	str	r0, [r7, #4]
 8005e82:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	689b      	ldr	r3, [r3, #8]
 8005e88:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005e90:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005e92:	683a      	ldr	r2, [r7, #0]
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	4313      	orrs	r3, r2
 8005e98:	f043 0307 	orr.w	r3, r3, #7
 8005e9c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	68fa      	ldr	r2, [r7, #12]
 8005ea2:	609a      	str	r2, [r3, #8]
}
 8005ea4:	bf00      	nop
 8005ea6:	3714      	adds	r7, #20
 8005ea8:	46bd      	mov	sp, r7
 8005eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eae:	4770      	bx	lr

08005eb0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005eb0:	b480      	push	{r7}
 8005eb2:	b087      	sub	sp, #28
 8005eb4:	af00      	add	r7, sp, #0
 8005eb6:	60f8      	str	r0, [r7, #12]
 8005eb8:	60b9      	str	r1, [r7, #8]
 8005eba:	607a      	str	r2, [r7, #4]
 8005ebc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	689b      	ldr	r3, [r3, #8]
 8005ec2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005ec4:	697b      	ldr	r3, [r7, #20]
 8005ec6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005eca:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005ecc:	683b      	ldr	r3, [r7, #0]
 8005ece:	021a      	lsls	r2, r3, #8
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	431a      	orrs	r2, r3
 8005ed4:	68bb      	ldr	r3, [r7, #8]
 8005ed6:	4313      	orrs	r3, r2
 8005ed8:	697a      	ldr	r2, [r7, #20]
 8005eda:	4313      	orrs	r3, r2
 8005edc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	697a      	ldr	r2, [r7, #20]
 8005ee2:	609a      	str	r2, [r3, #8]
}
 8005ee4:	bf00      	nop
 8005ee6:	371c      	adds	r7, #28
 8005ee8:	46bd      	mov	sp, r7
 8005eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eee:	4770      	bx	lr

08005ef0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005ef0:	b480      	push	{r7}
 8005ef2:	b087      	sub	sp, #28
 8005ef4:	af00      	add	r7, sp, #0
 8005ef6:	60f8      	str	r0, [r7, #12]
 8005ef8:	60b9      	str	r1, [r7, #8]
 8005efa:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005efc:	68bb      	ldr	r3, [r7, #8]
 8005efe:	f003 031f 	and.w	r3, r3, #31
 8005f02:	2201      	movs	r2, #1
 8005f04:	fa02 f303 	lsl.w	r3, r2, r3
 8005f08:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	6a1a      	ldr	r2, [r3, #32]
 8005f0e:	697b      	ldr	r3, [r7, #20]
 8005f10:	43db      	mvns	r3, r3
 8005f12:	401a      	ands	r2, r3
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	6a1a      	ldr	r2, [r3, #32]
 8005f1c:	68bb      	ldr	r3, [r7, #8]
 8005f1e:	f003 031f 	and.w	r3, r3, #31
 8005f22:	6879      	ldr	r1, [r7, #4]
 8005f24:	fa01 f303 	lsl.w	r3, r1, r3
 8005f28:	431a      	orrs	r2, r3
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	621a      	str	r2, [r3, #32]
}
 8005f2e:	bf00      	nop
 8005f30:	371c      	adds	r7, #28
 8005f32:	46bd      	mov	sp, r7
 8005f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f38:	4770      	bx	lr
	...

08005f3c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005f3c:	b480      	push	{r7}
 8005f3e:	b085      	sub	sp, #20
 8005f40:	af00      	add	r7, sp, #0
 8005f42:	6078      	str	r0, [r7, #4]
 8005f44:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005f4c:	2b01      	cmp	r3, #1
 8005f4e:	d101      	bne.n	8005f54 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005f50:	2302      	movs	r3, #2
 8005f52:	e068      	b.n	8006026 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	2201      	movs	r2, #1
 8005f58:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	2202      	movs	r2, #2
 8005f60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	685b      	ldr	r3, [r3, #4]
 8005f6a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	689b      	ldr	r3, [r3, #8]
 8005f72:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	4a2e      	ldr	r2, [pc, #184]	@ (8006034 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005f7a:	4293      	cmp	r3, r2
 8005f7c:	d004      	beq.n	8005f88 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	4a2d      	ldr	r2, [pc, #180]	@ (8006038 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005f84:	4293      	cmp	r3, r2
 8005f86:	d108      	bne.n	8005f9a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8005f8e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005f90:	683b      	ldr	r3, [r7, #0]
 8005f92:	685b      	ldr	r3, [r3, #4]
 8005f94:	68fa      	ldr	r2, [r7, #12]
 8005f96:	4313      	orrs	r3, r2
 8005f98:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005fa0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005fa2:	683b      	ldr	r3, [r7, #0]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	68fa      	ldr	r2, [r7, #12]
 8005fa8:	4313      	orrs	r3, r2
 8005faa:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	68fa      	ldr	r2, [r7, #12]
 8005fb2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	4a1e      	ldr	r2, [pc, #120]	@ (8006034 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005fba:	4293      	cmp	r3, r2
 8005fbc:	d01d      	beq.n	8005ffa <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005fc6:	d018      	beq.n	8005ffa <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	4a1b      	ldr	r2, [pc, #108]	@ (800603c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005fce:	4293      	cmp	r3, r2
 8005fd0:	d013      	beq.n	8005ffa <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	4a1a      	ldr	r2, [pc, #104]	@ (8006040 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005fd8:	4293      	cmp	r3, r2
 8005fda:	d00e      	beq.n	8005ffa <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	4a18      	ldr	r2, [pc, #96]	@ (8006044 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005fe2:	4293      	cmp	r3, r2
 8005fe4:	d009      	beq.n	8005ffa <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	4a13      	ldr	r2, [pc, #76]	@ (8006038 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005fec:	4293      	cmp	r3, r2
 8005fee:	d004      	beq.n	8005ffa <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	4a14      	ldr	r2, [pc, #80]	@ (8006048 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8005ff6:	4293      	cmp	r3, r2
 8005ff8:	d10c      	bne.n	8006014 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005ffa:	68bb      	ldr	r3, [r7, #8]
 8005ffc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006000:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006002:	683b      	ldr	r3, [r7, #0]
 8006004:	689b      	ldr	r3, [r3, #8]
 8006006:	68ba      	ldr	r2, [r7, #8]
 8006008:	4313      	orrs	r3, r2
 800600a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	68ba      	ldr	r2, [r7, #8]
 8006012:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	2201      	movs	r2, #1
 8006018:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	2200      	movs	r2, #0
 8006020:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006024:	2300      	movs	r3, #0
}
 8006026:	4618      	mov	r0, r3
 8006028:	3714      	adds	r7, #20
 800602a:	46bd      	mov	sp, r7
 800602c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006030:	4770      	bx	lr
 8006032:	bf00      	nop
 8006034:	40012c00 	.word	0x40012c00
 8006038:	40013400 	.word	0x40013400
 800603c:	40000400 	.word	0x40000400
 8006040:	40000800 	.word	0x40000800
 8006044:	40000c00 	.word	0x40000c00
 8006048:	40014000 	.word	0x40014000

0800604c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800604c:	b480      	push	{r7}
 800604e:	b085      	sub	sp, #20
 8006050:	af00      	add	r7, sp, #0
 8006052:	6078      	str	r0, [r7, #4]
 8006054:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006056:	2300      	movs	r3, #0
 8006058:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006060:	2b01      	cmp	r3, #1
 8006062:	d101      	bne.n	8006068 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006064:	2302      	movs	r3, #2
 8006066:	e065      	b.n	8006134 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	2201      	movs	r2, #1
 800606c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8006076:	683b      	ldr	r3, [r7, #0]
 8006078:	68db      	ldr	r3, [r3, #12]
 800607a:	4313      	orrs	r3, r2
 800607c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006084:	683b      	ldr	r3, [r7, #0]
 8006086:	689b      	ldr	r3, [r3, #8]
 8006088:	4313      	orrs	r3, r2
 800608a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8006092:	683b      	ldr	r3, [r7, #0]
 8006094:	685b      	ldr	r3, [r3, #4]
 8006096:	4313      	orrs	r3, r2
 8006098:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80060a0:	683b      	ldr	r3, [r7, #0]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	4313      	orrs	r3, r2
 80060a6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80060ae:	683b      	ldr	r3, [r7, #0]
 80060b0:	691b      	ldr	r3, [r3, #16]
 80060b2:	4313      	orrs	r3, r2
 80060b4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80060bc:	683b      	ldr	r3, [r7, #0]
 80060be:	695b      	ldr	r3, [r3, #20]
 80060c0:	4313      	orrs	r3, r2
 80060c2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80060ca:	683b      	ldr	r3, [r7, #0]
 80060cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060ce:	4313      	orrs	r3, r2
 80060d0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 80060d8:	683b      	ldr	r3, [r7, #0]
 80060da:	699b      	ldr	r3, [r3, #24]
 80060dc:	041b      	lsls	r3, r3, #16
 80060de:	4313      	orrs	r3, r2
 80060e0:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	4a16      	ldr	r2, [pc, #88]	@ (8006140 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 80060e8:	4293      	cmp	r3, r2
 80060ea:	d004      	beq.n	80060f6 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	4a14      	ldr	r2, [pc, #80]	@ (8006144 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 80060f2:	4293      	cmp	r3, r2
 80060f4:	d115      	bne.n	8006122 <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 80060fc:	683b      	ldr	r3, [r7, #0]
 80060fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006100:	051b      	lsls	r3, r3, #20
 8006102:	4313      	orrs	r3, r2
 8006104:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800610c:	683b      	ldr	r3, [r7, #0]
 800610e:	69db      	ldr	r3, [r3, #28]
 8006110:	4313      	orrs	r3, r2
 8006112:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800611a:	683b      	ldr	r3, [r7, #0]
 800611c:	6a1b      	ldr	r3, [r3, #32]
 800611e:	4313      	orrs	r3, r2
 8006120:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	68fa      	ldr	r2, [r7, #12]
 8006128:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	2200      	movs	r2, #0
 800612e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006132:	2300      	movs	r3, #0
}
 8006134:	4618      	mov	r0, r3
 8006136:	3714      	adds	r7, #20
 8006138:	46bd      	mov	sp, r7
 800613a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800613e:	4770      	bx	lr
 8006140:	40012c00 	.word	0x40012c00
 8006144:	40013400 	.word	0x40013400

08006148 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006148:	b580      	push	{r7, lr}
 800614a:	b082      	sub	sp, #8
 800614c:	af00      	add	r7, sp, #0
 800614e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	2b00      	cmp	r3, #0
 8006154:	d101      	bne.n	800615a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006156:	2301      	movs	r3, #1
 8006158:	e040      	b.n	80061dc <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800615e:	2b00      	cmp	r3, #0
 8006160:	d106      	bne.n	8006170 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	2200      	movs	r2, #0
 8006166:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800616a:	6878      	ldr	r0, [r7, #4]
 800616c:	f7fc fd32 	bl	8002bd4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	2224      	movs	r2, #36	@ 0x24
 8006174:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	681a      	ldr	r2, [r3, #0]
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	f022 0201 	bic.w	r2, r2, #1
 8006184:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800618a:	2b00      	cmp	r3, #0
 800618c:	d002      	beq.n	8006194 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800618e:	6878      	ldr	r0, [r7, #4]
 8006190:	f000 fedc 	bl	8006f4c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006194:	6878      	ldr	r0, [r7, #4]
 8006196:	f000 fc21 	bl	80069dc <UART_SetConfig>
 800619a:	4603      	mov	r3, r0
 800619c:	2b01      	cmp	r3, #1
 800619e:	d101      	bne.n	80061a4 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80061a0:	2301      	movs	r3, #1
 80061a2:	e01b      	b.n	80061dc <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	685a      	ldr	r2, [r3, #4]
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80061b2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	689a      	ldr	r2, [r3, #8]
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80061c2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	681a      	ldr	r2, [r3, #0]
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	f042 0201 	orr.w	r2, r2, #1
 80061d2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80061d4:	6878      	ldr	r0, [r7, #4]
 80061d6:	f000 ff5b 	bl	8007090 <UART_CheckIdleState>
 80061da:	4603      	mov	r3, r0
}
 80061dc:	4618      	mov	r0, r3
 80061de:	3708      	adds	r7, #8
 80061e0:	46bd      	mov	sp, r7
 80061e2:	bd80      	pop	{r7, pc}

080061e4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80061e4:	b580      	push	{r7, lr}
 80061e6:	b08a      	sub	sp, #40	@ 0x28
 80061e8:	af02      	add	r7, sp, #8
 80061ea:	60f8      	str	r0, [r7, #12]
 80061ec:	60b9      	str	r1, [r7, #8]
 80061ee:	603b      	str	r3, [r7, #0]
 80061f0:	4613      	mov	r3, r2
 80061f2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80061f8:	2b20      	cmp	r3, #32
 80061fa:	d177      	bne.n	80062ec <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 80061fc:	68bb      	ldr	r3, [r7, #8]
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d002      	beq.n	8006208 <HAL_UART_Transmit+0x24>
 8006202:	88fb      	ldrh	r3, [r7, #6]
 8006204:	2b00      	cmp	r3, #0
 8006206:	d101      	bne.n	800620c <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8006208:	2301      	movs	r3, #1
 800620a:	e070      	b.n	80062ee <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	2200      	movs	r2, #0
 8006210:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	2221      	movs	r2, #33	@ 0x21
 8006218:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800621a:	f7fc ff21 	bl	8003060 <HAL_GetTick>
 800621e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	88fa      	ldrh	r2, [r7, #6]
 8006224:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	88fa      	ldrh	r2, [r7, #6]
 800622c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	689b      	ldr	r3, [r3, #8]
 8006234:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006238:	d108      	bne.n	800624c <HAL_UART_Transmit+0x68>
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	691b      	ldr	r3, [r3, #16]
 800623e:	2b00      	cmp	r3, #0
 8006240:	d104      	bne.n	800624c <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8006242:	2300      	movs	r3, #0
 8006244:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006246:	68bb      	ldr	r3, [r7, #8]
 8006248:	61bb      	str	r3, [r7, #24]
 800624a:	e003      	b.n	8006254 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 800624c:	68bb      	ldr	r3, [r7, #8]
 800624e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006250:	2300      	movs	r3, #0
 8006252:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006254:	e02f      	b.n	80062b6 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006256:	683b      	ldr	r3, [r7, #0]
 8006258:	9300      	str	r3, [sp, #0]
 800625a:	697b      	ldr	r3, [r7, #20]
 800625c:	2200      	movs	r2, #0
 800625e:	2180      	movs	r1, #128	@ 0x80
 8006260:	68f8      	ldr	r0, [r7, #12]
 8006262:	f000 ffbd 	bl	80071e0 <UART_WaitOnFlagUntilTimeout>
 8006266:	4603      	mov	r3, r0
 8006268:	2b00      	cmp	r3, #0
 800626a:	d004      	beq.n	8006276 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	2220      	movs	r2, #32
 8006270:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8006272:	2303      	movs	r3, #3
 8006274:	e03b      	b.n	80062ee <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8006276:	69fb      	ldr	r3, [r7, #28]
 8006278:	2b00      	cmp	r3, #0
 800627a:	d10b      	bne.n	8006294 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800627c:	69bb      	ldr	r3, [r7, #24]
 800627e:	881a      	ldrh	r2, [r3, #0]
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006288:	b292      	uxth	r2, r2
 800628a:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800628c:	69bb      	ldr	r3, [r7, #24]
 800628e:	3302      	adds	r3, #2
 8006290:	61bb      	str	r3, [r7, #24]
 8006292:	e007      	b.n	80062a4 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006294:	69fb      	ldr	r3, [r7, #28]
 8006296:	781a      	ldrb	r2, [r3, #0]
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800629e:	69fb      	ldr	r3, [r7, #28]
 80062a0:	3301      	adds	r3, #1
 80062a2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80062aa:	b29b      	uxth	r3, r3
 80062ac:	3b01      	subs	r3, #1
 80062ae:	b29a      	uxth	r2, r3
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80062bc:	b29b      	uxth	r3, r3
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d1c9      	bne.n	8006256 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80062c2:	683b      	ldr	r3, [r7, #0]
 80062c4:	9300      	str	r3, [sp, #0]
 80062c6:	697b      	ldr	r3, [r7, #20]
 80062c8:	2200      	movs	r2, #0
 80062ca:	2140      	movs	r1, #64	@ 0x40
 80062cc:	68f8      	ldr	r0, [r7, #12]
 80062ce:	f000 ff87 	bl	80071e0 <UART_WaitOnFlagUntilTimeout>
 80062d2:	4603      	mov	r3, r0
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d004      	beq.n	80062e2 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	2220      	movs	r2, #32
 80062dc:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80062de:	2303      	movs	r3, #3
 80062e0:	e005      	b.n	80062ee <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	2220      	movs	r2, #32
 80062e6:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80062e8:	2300      	movs	r3, #0
 80062ea:	e000      	b.n	80062ee <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 80062ec:	2302      	movs	r3, #2
  }
}
 80062ee:	4618      	mov	r0, r3
 80062f0:	3720      	adds	r7, #32
 80062f2:	46bd      	mov	sp, r7
 80062f4:	bd80      	pop	{r7, pc}
	...

080062f8 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80062f8:	b580      	push	{r7, lr}
 80062fa:	b08a      	sub	sp, #40	@ 0x28
 80062fc:	af00      	add	r7, sp, #0
 80062fe:	60f8      	str	r0, [r7, #12]
 8006300:	60b9      	str	r1, [r7, #8]
 8006302:	4613      	mov	r3, r2
 8006304:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800630c:	2b20      	cmp	r3, #32
 800630e:	d137      	bne.n	8006380 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8006310:	68bb      	ldr	r3, [r7, #8]
 8006312:	2b00      	cmp	r3, #0
 8006314:	d002      	beq.n	800631c <HAL_UART_Receive_IT+0x24>
 8006316:	88fb      	ldrh	r3, [r7, #6]
 8006318:	2b00      	cmp	r3, #0
 800631a:	d101      	bne.n	8006320 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800631c:	2301      	movs	r3, #1
 800631e:	e030      	b.n	8006382 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	2200      	movs	r2, #0
 8006324:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	4a18      	ldr	r2, [pc, #96]	@ (800638c <HAL_UART_Receive_IT+0x94>)
 800632c:	4293      	cmp	r3, r2
 800632e:	d01f      	beq.n	8006370 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	685b      	ldr	r3, [r3, #4]
 8006336:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800633a:	2b00      	cmp	r3, #0
 800633c:	d018      	beq.n	8006370 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006344:	697b      	ldr	r3, [r7, #20]
 8006346:	e853 3f00 	ldrex	r3, [r3]
 800634a:	613b      	str	r3, [r7, #16]
   return(result);
 800634c:	693b      	ldr	r3, [r7, #16]
 800634e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006352:	627b      	str	r3, [r7, #36]	@ 0x24
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	461a      	mov	r2, r3
 800635a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800635c:	623b      	str	r3, [r7, #32]
 800635e:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006360:	69f9      	ldr	r1, [r7, #28]
 8006362:	6a3a      	ldr	r2, [r7, #32]
 8006364:	e841 2300 	strex	r3, r2, [r1]
 8006368:	61bb      	str	r3, [r7, #24]
   return(result);
 800636a:	69bb      	ldr	r3, [r7, #24]
 800636c:	2b00      	cmp	r3, #0
 800636e:	d1e6      	bne.n	800633e <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006370:	88fb      	ldrh	r3, [r7, #6]
 8006372:	461a      	mov	r2, r3
 8006374:	68b9      	ldr	r1, [r7, #8]
 8006376:	68f8      	ldr	r0, [r7, #12]
 8006378:	f000 ffa0 	bl	80072bc <UART_Start_Receive_IT>
 800637c:	4603      	mov	r3, r0
 800637e:	e000      	b.n	8006382 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006380:	2302      	movs	r3, #2
  }
}
 8006382:	4618      	mov	r0, r3
 8006384:	3728      	adds	r7, #40	@ 0x28
 8006386:	46bd      	mov	sp, r7
 8006388:	bd80      	pop	{r7, pc}
 800638a:	bf00      	nop
 800638c:	40008000 	.word	0x40008000

08006390 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006390:	b580      	push	{r7, lr}
 8006392:	b0ba      	sub	sp, #232	@ 0xe8
 8006394:	af00      	add	r7, sp, #0
 8006396:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	69db      	ldr	r3, [r3, #28]
 800639e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	689b      	ldr	r3, [r3, #8]
 80063b2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80063b6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80063ba:	f640 030f 	movw	r3, #2063	@ 0x80f
 80063be:	4013      	ands	r3, r2
 80063c0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80063c4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d115      	bne.n	80063f8 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80063cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80063d0:	f003 0320 	and.w	r3, r3, #32
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d00f      	beq.n	80063f8 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80063d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80063dc:	f003 0320 	and.w	r3, r3, #32
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d009      	beq.n	80063f8 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	f000 82ca 	beq.w	8006982 <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80063f2:	6878      	ldr	r0, [r7, #4]
 80063f4:	4798      	blx	r3
      }
      return;
 80063f6:	e2c4      	b.n	8006982 <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 80063f8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	f000 8117 	beq.w	8006630 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8006402:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006406:	f003 0301 	and.w	r3, r3, #1
 800640a:	2b00      	cmp	r3, #0
 800640c:	d106      	bne.n	800641c <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800640e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8006412:	4b85      	ldr	r3, [pc, #532]	@ (8006628 <HAL_UART_IRQHandler+0x298>)
 8006414:	4013      	ands	r3, r2
 8006416:	2b00      	cmp	r3, #0
 8006418:	f000 810a 	beq.w	8006630 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800641c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006420:	f003 0301 	and.w	r3, r3, #1
 8006424:	2b00      	cmp	r3, #0
 8006426:	d011      	beq.n	800644c <HAL_UART_IRQHandler+0xbc>
 8006428:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800642c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006430:	2b00      	cmp	r3, #0
 8006432:	d00b      	beq.n	800644c <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	2201      	movs	r2, #1
 800643a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006442:	f043 0201 	orr.w	r2, r3, #1
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800644c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006450:	f003 0302 	and.w	r3, r3, #2
 8006454:	2b00      	cmp	r3, #0
 8006456:	d011      	beq.n	800647c <HAL_UART_IRQHandler+0xec>
 8006458:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800645c:	f003 0301 	and.w	r3, r3, #1
 8006460:	2b00      	cmp	r3, #0
 8006462:	d00b      	beq.n	800647c <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	2202      	movs	r2, #2
 800646a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006472:	f043 0204 	orr.w	r2, r3, #4
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800647c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006480:	f003 0304 	and.w	r3, r3, #4
 8006484:	2b00      	cmp	r3, #0
 8006486:	d011      	beq.n	80064ac <HAL_UART_IRQHandler+0x11c>
 8006488:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800648c:	f003 0301 	and.w	r3, r3, #1
 8006490:	2b00      	cmp	r3, #0
 8006492:	d00b      	beq.n	80064ac <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	2204      	movs	r2, #4
 800649a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80064a2:	f043 0202 	orr.w	r2, r3, #2
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 80064ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80064b0:	f003 0308 	and.w	r3, r3, #8
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d017      	beq.n	80064e8 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80064b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80064bc:	f003 0320 	and.w	r3, r3, #32
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d105      	bne.n	80064d0 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80064c4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80064c8:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d00b      	beq.n	80064e8 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	2208      	movs	r2, #8
 80064d6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80064de:	f043 0208 	orr.w	r2, r3, #8
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80064e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80064ec:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d012      	beq.n	800651a <HAL_UART_IRQHandler+0x18a>
 80064f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80064f8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d00c      	beq.n	800651a <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006508:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006510:	f043 0220 	orr.w	r2, r3, #32
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006520:	2b00      	cmp	r3, #0
 8006522:	f000 8230 	beq.w	8006986 <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8006526:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800652a:	f003 0320 	and.w	r3, r3, #32
 800652e:	2b00      	cmp	r3, #0
 8006530:	d00d      	beq.n	800654e <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006532:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006536:	f003 0320 	and.w	r3, r3, #32
 800653a:	2b00      	cmp	r3, #0
 800653c:	d007      	beq.n	800654e <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006542:	2b00      	cmp	r3, #0
 8006544:	d003      	beq.n	800654e <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800654a:	6878      	ldr	r0, [r7, #4]
 800654c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006554:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	689b      	ldr	r3, [r3, #8]
 800655e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006562:	2b40      	cmp	r3, #64	@ 0x40
 8006564:	d005      	beq.n	8006572 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006566:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800656a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800656e:	2b00      	cmp	r3, #0
 8006570:	d04f      	beq.n	8006612 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006572:	6878      	ldr	r0, [r7, #4]
 8006574:	f000 ff68 	bl	8007448 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	689b      	ldr	r3, [r3, #8]
 800657e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006582:	2b40      	cmp	r3, #64	@ 0x40
 8006584:	d141      	bne.n	800660a <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	3308      	adds	r3, #8
 800658c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006590:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006594:	e853 3f00 	ldrex	r3, [r3]
 8006598:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800659c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80065a0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80065a4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	3308      	adds	r3, #8
 80065ae:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80065b2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80065b6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065ba:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80065be:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80065c2:	e841 2300 	strex	r3, r2, [r1]
 80065c6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80065ca:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d1d9      	bne.n	8006586 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d013      	beq.n	8006602 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80065de:	4a13      	ldr	r2, [pc, #76]	@ (800662c <HAL_UART_IRQHandler+0x29c>)
 80065e0:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80065e6:	4618      	mov	r0, r3
 80065e8:	f7fc fe95 	bl	8003316 <HAL_DMA_Abort_IT>
 80065ec:	4603      	mov	r3, r0
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d017      	beq.n	8006622 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80065f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065f8:	687a      	ldr	r2, [r7, #4]
 80065fa:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80065fc:	4610      	mov	r0, r2
 80065fe:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006600:	e00f      	b.n	8006622 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006602:	6878      	ldr	r0, [r7, #4]
 8006604:	f000 f9d4 	bl	80069b0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006608:	e00b      	b.n	8006622 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800660a:	6878      	ldr	r0, [r7, #4]
 800660c:	f000 f9d0 	bl	80069b0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006610:	e007      	b.n	8006622 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006612:	6878      	ldr	r0, [r7, #4]
 8006614:	f000 f9cc 	bl	80069b0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	2200      	movs	r2, #0
 800661c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8006620:	e1b1      	b.n	8006986 <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006622:	bf00      	nop
    return;
 8006624:	e1af      	b.n	8006986 <HAL_UART_IRQHandler+0x5f6>
 8006626:	bf00      	nop
 8006628:	04000120 	.word	0x04000120
 800662c:	08007511 	.word	0x08007511

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006634:	2b01      	cmp	r3, #1
 8006636:	f040 816a 	bne.w	800690e <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800663a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800663e:	f003 0310 	and.w	r3, r3, #16
 8006642:	2b00      	cmp	r3, #0
 8006644:	f000 8163 	beq.w	800690e <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006648:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800664c:	f003 0310 	and.w	r3, r3, #16
 8006650:	2b00      	cmp	r3, #0
 8006652:	f000 815c 	beq.w	800690e <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	2210      	movs	r2, #16
 800665c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	689b      	ldr	r3, [r3, #8]
 8006664:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006668:	2b40      	cmp	r3, #64	@ 0x40
 800666a:	f040 80d4 	bne.w	8006816 <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	685b      	ldr	r3, [r3, #4]
 8006676:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800667a:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800667e:	2b00      	cmp	r3, #0
 8006680:	f000 80ad 	beq.w	80067de <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800668a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800668e:	429a      	cmp	r2, r3
 8006690:	f080 80a5 	bcs.w	80067de <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800669a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	f003 0320 	and.w	r3, r3, #32
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	f040 8086 	bne.w	80067bc <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066b8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80066bc:	e853 3f00 	ldrex	r3, [r3]
 80066c0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80066c4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80066c8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80066cc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	461a      	mov	r2, r3
 80066d6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80066da:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80066de:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066e2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80066e6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80066ea:	e841 2300 	strex	r3, r2, [r1]
 80066ee:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80066f2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d1da      	bne.n	80066b0 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	3308      	adds	r3, #8
 8006700:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006702:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006704:	e853 3f00 	ldrex	r3, [r3]
 8006708:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800670a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800670c:	f023 0301 	bic.w	r3, r3, #1
 8006710:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	3308      	adds	r3, #8
 800671a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800671e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006722:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006724:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006726:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800672a:	e841 2300 	strex	r3, r2, [r1]
 800672e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006730:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006732:	2b00      	cmp	r3, #0
 8006734:	d1e1      	bne.n	80066fa <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	3308      	adds	r3, #8
 800673c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800673e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006740:	e853 3f00 	ldrex	r3, [r3]
 8006744:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006746:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006748:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800674c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	3308      	adds	r3, #8
 8006756:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800675a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800675c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800675e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006760:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006762:	e841 2300 	strex	r3, r2, [r1]
 8006766:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006768:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800676a:	2b00      	cmp	r3, #0
 800676c:	d1e3      	bne.n	8006736 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	2220      	movs	r2, #32
 8006772:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	2200      	movs	r2, #0
 800677a:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006782:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006784:	e853 3f00 	ldrex	r3, [r3]
 8006788:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800678a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800678c:	f023 0310 	bic.w	r3, r3, #16
 8006790:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	461a      	mov	r2, r3
 800679a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800679e:	65bb      	str	r3, [r7, #88]	@ 0x58
 80067a0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067a2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80067a4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80067a6:	e841 2300 	strex	r3, r2, [r1]
 80067aa:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80067ac:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d1e4      	bne.n	800677c <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80067b6:	4618      	mov	r0, r3
 80067b8:	f7fc fd6f 	bl	800329a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	2202      	movs	r2, #2
 80067c0:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80067ce:	b29b      	uxth	r3, r3
 80067d0:	1ad3      	subs	r3, r2, r3
 80067d2:	b29b      	uxth	r3, r3
 80067d4:	4619      	mov	r1, r3
 80067d6:	6878      	ldr	r0, [r7, #4]
 80067d8:	f000 f8f4 	bl	80069c4 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80067dc:	e0d5      	b.n	800698a <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80067e4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80067e8:	429a      	cmp	r2, r3
 80067ea:	f040 80ce 	bne.w	800698a <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	f003 0320 	and.w	r3, r3, #32
 80067fa:	2b20      	cmp	r3, #32
 80067fc:	f040 80c5 	bne.w	800698a <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	2202      	movs	r2, #2
 8006804:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800680c:	4619      	mov	r1, r3
 800680e:	6878      	ldr	r0, [r7, #4]
 8006810:	f000 f8d8 	bl	80069c4 <HAL_UARTEx_RxEventCallback>
      return;
 8006814:	e0b9      	b.n	800698a <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006822:	b29b      	uxth	r3, r3
 8006824:	1ad3      	subs	r3, r2, r3
 8006826:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006830:	b29b      	uxth	r3, r3
 8006832:	2b00      	cmp	r3, #0
 8006834:	f000 80ab 	beq.w	800698e <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 8006838:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800683c:	2b00      	cmp	r3, #0
 800683e:	f000 80a6 	beq.w	800698e <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006848:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800684a:	e853 3f00 	ldrex	r3, [r3]
 800684e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006850:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006852:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006856:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	461a      	mov	r2, r3
 8006860:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006864:	647b      	str	r3, [r7, #68]	@ 0x44
 8006866:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006868:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800686a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800686c:	e841 2300 	strex	r3, r2, [r1]
 8006870:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006872:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006874:	2b00      	cmp	r3, #0
 8006876:	d1e4      	bne.n	8006842 <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	3308      	adds	r3, #8
 800687e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006880:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006882:	e853 3f00 	ldrex	r3, [r3]
 8006886:	623b      	str	r3, [r7, #32]
   return(result);
 8006888:	6a3b      	ldr	r3, [r7, #32]
 800688a:	f023 0301 	bic.w	r3, r3, #1
 800688e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	3308      	adds	r3, #8
 8006898:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800689c:	633a      	str	r2, [r7, #48]	@ 0x30
 800689e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068a0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80068a2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80068a4:	e841 2300 	strex	r3, r2, [r1]
 80068a8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80068aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d1e3      	bne.n	8006878 <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	2220      	movs	r2, #32
 80068b4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	2200      	movs	r2, #0
 80068bc:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	2200      	movs	r2, #0
 80068c2:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068ca:	693b      	ldr	r3, [r7, #16]
 80068cc:	e853 3f00 	ldrex	r3, [r3]
 80068d0:	60fb      	str	r3, [r7, #12]
   return(result);
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	f023 0310 	bic.w	r3, r3, #16
 80068d8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	461a      	mov	r2, r3
 80068e2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80068e6:	61fb      	str	r3, [r7, #28]
 80068e8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068ea:	69b9      	ldr	r1, [r7, #24]
 80068ec:	69fa      	ldr	r2, [r7, #28]
 80068ee:	e841 2300 	strex	r3, r2, [r1]
 80068f2:	617b      	str	r3, [r7, #20]
   return(result);
 80068f4:	697b      	ldr	r3, [r7, #20]
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d1e4      	bne.n	80068c4 <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	2202      	movs	r2, #2
 80068fe:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006900:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006904:	4619      	mov	r1, r3
 8006906:	6878      	ldr	r0, [r7, #4]
 8006908:	f000 f85c 	bl	80069c4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800690c:	e03f      	b.n	800698e <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800690e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006912:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006916:	2b00      	cmp	r3, #0
 8006918:	d00e      	beq.n	8006938 <HAL_UART_IRQHandler+0x5a8>
 800691a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800691e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006922:	2b00      	cmp	r3, #0
 8006924:	d008      	beq.n	8006938 <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800692e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006930:	6878      	ldr	r0, [r7, #4]
 8006932:	f000 ffe9 	bl	8007908 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006936:	e02d      	b.n	8006994 <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8006938:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800693c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006940:	2b00      	cmp	r3, #0
 8006942:	d00e      	beq.n	8006962 <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8006944:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006948:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800694c:	2b00      	cmp	r3, #0
 800694e:	d008      	beq.n	8006962 <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006954:	2b00      	cmp	r3, #0
 8006956:	d01c      	beq.n	8006992 <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800695c:	6878      	ldr	r0, [r7, #4]
 800695e:	4798      	blx	r3
    }
    return;
 8006960:	e017      	b.n	8006992 <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006962:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006966:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800696a:	2b00      	cmp	r3, #0
 800696c:	d012      	beq.n	8006994 <HAL_UART_IRQHandler+0x604>
 800696e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006972:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006976:	2b00      	cmp	r3, #0
 8006978:	d00c      	beq.n	8006994 <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 800697a:	6878      	ldr	r0, [r7, #4]
 800697c:	f000 fdde 	bl	800753c <UART_EndTransmit_IT>
    return;
 8006980:	e008      	b.n	8006994 <HAL_UART_IRQHandler+0x604>
      return;
 8006982:	bf00      	nop
 8006984:	e006      	b.n	8006994 <HAL_UART_IRQHandler+0x604>
    return;
 8006986:	bf00      	nop
 8006988:	e004      	b.n	8006994 <HAL_UART_IRQHandler+0x604>
      return;
 800698a:	bf00      	nop
 800698c:	e002      	b.n	8006994 <HAL_UART_IRQHandler+0x604>
      return;
 800698e:	bf00      	nop
 8006990:	e000      	b.n	8006994 <HAL_UART_IRQHandler+0x604>
    return;
 8006992:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8006994:	37e8      	adds	r7, #232	@ 0xe8
 8006996:	46bd      	mov	sp, r7
 8006998:	bd80      	pop	{r7, pc}
 800699a:	bf00      	nop

0800699c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800699c:	b480      	push	{r7}
 800699e:	b083      	sub	sp, #12
 80069a0:	af00      	add	r7, sp, #0
 80069a2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80069a4:	bf00      	nop
 80069a6:	370c      	adds	r7, #12
 80069a8:	46bd      	mov	sp, r7
 80069aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ae:	4770      	bx	lr

080069b0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80069b0:	b480      	push	{r7}
 80069b2:	b083      	sub	sp, #12
 80069b4:	af00      	add	r7, sp, #0
 80069b6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80069b8:	bf00      	nop
 80069ba:	370c      	adds	r7, #12
 80069bc:	46bd      	mov	sp, r7
 80069be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069c2:	4770      	bx	lr

080069c4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80069c4:	b480      	push	{r7}
 80069c6:	b083      	sub	sp, #12
 80069c8:	af00      	add	r7, sp, #0
 80069ca:	6078      	str	r0, [r7, #4]
 80069cc:	460b      	mov	r3, r1
 80069ce:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80069d0:	bf00      	nop
 80069d2:	370c      	adds	r7, #12
 80069d4:	46bd      	mov	sp, r7
 80069d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069da:	4770      	bx	lr

080069dc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80069dc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80069e0:	b08a      	sub	sp, #40	@ 0x28
 80069e2:	af00      	add	r7, sp, #0
 80069e4:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80069e6:	2300      	movs	r3, #0
 80069e8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	689a      	ldr	r2, [r3, #8]
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	691b      	ldr	r3, [r3, #16]
 80069f4:	431a      	orrs	r2, r3
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	695b      	ldr	r3, [r3, #20]
 80069fa:	431a      	orrs	r2, r3
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	69db      	ldr	r3, [r3, #28]
 8006a00:	4313      	orrs	r3, r2
 8006a02:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	681a      	ldr	r2, [r3, #0]
 8006a0a:	4ba4      	ldr	r3, [pc, #656]	@ (8006c9c <UART_SetConfig+0x2c0>)
 8006a0c:	4013      	ands	r3, r2
 8006a0e:	68fa      	ldr	r2, [r7, #12]
 8006a10:	6812      	ldr	r2, [r2, #0]
 8006a12:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006a14:	430b      	orrs	r3, r1
 8006a16:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	685b      	ldr	r3, [r3, #4]
 8006a1e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	68da      	ldr	r2, [r3, #12]
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	430a      	orrs	r2, r1
 8006a2c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	699b      	ldr	r3, [r3, #24]
 8006a32:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	4a99      	ldr	r2, [pc, #612]	@ (8006ca0 <UART_SetConfig+0x2c4>)
 8006a3a:	4293      	cmp	r3, r2
 8006a3c:	d004      	beq.n	8006a48 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	6a1b      	ldr	r3, [r3, #32]
 8006a42:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006a44:	4313      	orrs	r3, r2
 8006a46:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	689b      	ldr	r3, [r3, #8]
 8006a4e:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006a58:	430a      	orrs	r2, r1
 8006a5a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	4a90      	ldr	r2, [pc, #576]	@ (8006ca4 <UART_SetConfig+0x2c8>)
 8006a62:	4293      	cmp	r3, r2
 8006a64:	d126      	bne.n	8006ab4 <UART_SetConfig+0xd8>
 8006a66:	4b90      	ldr	r3, [pc, #576]	@ (8006ca8 <UART_SetConfig+0x2cc>)
 8006a68:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a6c:	f003 0303 	and.w	r3, r3, #3
 8006a70:	2b03      	cmp	r3, #3
 8006a72:	d81b      	bhi.n	8006aac <UART_SetConfig+0xd0>
 8006a74:	a201      	add	r2, pc, #4	@ (adr r2, 8006a7c <UART_SetConfig+0xa0>)
 8006a76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a7a:	bf00      	nop
 8006a7c:	08006a8d 	.word	0x08006a8d
 8006a80:	08006a9d 	.word	0x08006a9d
 8006a84:	08006a95 	.word	0x08006a95
 8006a88:	08006aa5 	.word	0x08006aa5
 8006a8c:	2301      	movs	r3, #1
 8006a8e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006a92:	e116      	b.n	8006cc2 <UART_SetConfig+0x2e6>
 8006a94:	2302      	movs	r3, #2
 8006a96:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006a9a:	e112      	b.n	8006cc2 <UART_SetConfig+0x2e6>
 8006a9c:	2304      	movs	r3, #4
 8006a9e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006aa2:	e10e      	b.n	8006cc2 <UART_SetConfig+0x2e6>
 8006aa4:	2308      	movs	r3, #8
 8006aa6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006aaa:	e10a      	b.n	8006cc2 <UART_SetConfig+0x2e6>
 8006aac:	2310      	movs	r3, #16
 8006aae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006ab2:	e106      	b.n	8006cc2 <UART_SetConfig+0x2e6>
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	4a7c      	ldr	r2, [pc, #496]	@ (8006cac <UART_SetConfig+0x2d0>)
 8006aba:	4293      	cmp	r3, r2
 8006abc:	d138      	bne.n	8006b30 <UART_SetConfig+0x154>
 8006abe:	4b7a      	ldr	r3, [pc, #488]	@ (8006ca8 <UART_SetConfig+0x2cc>)
 8006ac0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006ac4:	f003 030c 	and.w	r3, r3, #12
 8006ac8:	2b0c      	cmp	r3, #12
 8006aca:	d82d      	bhi.n	8006b28 <UART_SetConfig+0x14c>
 8006acc:	a201      	add	r2, pc, #4	@ (adr r2, 8006ad4 <UART_SetConfig+0xf8>)
 8006ace:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ad2:	bf00      	nop
 8006ad4:	08006b09 	.word	0x08006b09
 8006ad8:	08006b29 	.word	0x08006b29
 8006adc:	08006b29 	.word	0x08006b29
 8006ae0:	08006b29 	.word	0x08006b29
 8006ae4:	08006b19 	.word	0x08006b19
 8006ae8:	08006b29 	.word	0x08006b29
 8006aec:	08006b29 	.word	0x08006b29
 8006af0:	08006b29 	.word	0x08006b29
 8006af4:	08006b11 	.word	0x08006b11
 8006af8:	08006b29 	.word	0x08006b29
 8006afc:	08006b29 	.word	0x08006b29
 8006b00:	08006b29 	.word	0x08006b29
 8006b04:	08006b21 	.word	0x08006b21
 8006b08:	2300      	movs	r3, #0
 8006b0a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006b0e:	e0d8      	b.n	8006cc2 <UART_SetConfig+0x2e6>
 8006b10:	2302      	movs	r3, #2
 8006b12:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006b16:	e0d4      	b.n	8006cc2 <UART_SetConfig+0x2e6>
 8006b18:	2304      	movs	r3, #4
 8006b1a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006b1e:	e0d0      	b.n	8006cc2 <UART_SetConfig+0x2e6>
 8006b20:	2308      	movs	r3, #8
 8006b22:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006b26:	e0cc      	b.n	8006cc2 <UART_SetConfig+0x2e6>
 8006b28:	2310      	movs	r3, #16
 8006b2a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006b2e:	e0c8      	b.n	8006cc2 <UART_SetConfig+0x2e6>
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	4a5e      	ldr	r2, [pc, #376]	@ (8006cb0 <UART_SetConfig+0x2d4>)
 8006b36:	4293      	cmp	r3, r2
 8006b38:	d125      	bne.n	8006b86 <UART_SetConfig+0x1aa>
 8006b3a:	4b5b      	ldr	r3, [pc, #364]	@ (8006ca8 <UART_SetConfig+0x2cc>)
 8006b3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006b40:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006b44:	2b30      	cmp	r3, #48	@ 0x30
 8006b46:	d016      	beq.n	8006b76 <UART_SetConfig+0x19a>
 8006b48:	2b30      	cmp	r3, #48	@ 0x30
 8006b4a:	d818      	bhi.n	8006b7e <UART_SetConfig+0x1a2>
 8006b4c:	2b20      	cmp	r3, #32
 8006b4e:	d00a      	beq.n	8006b66 <UART_SetConfig+0x18a>
 8006b50:	2b20      	cmp	r3, #32
 8006b52:	d814      	bhi.n	8006b7e <UART_SetConfig+0x1a2>
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d002      	beq.n	8006b5e <UART_SetConfig+0x182>
 8006b58:	2b10      	cmp	r3, #16
 8006b5a:	d008      	beq.n	8006b6e <UART_SetConfig+0x192>
 8006b5c:	e00f      	b.n	8006b7e <UART_SetConfig+0x1a2>
 8006b5e:	2300      	movs	r3, #0
 8006b60:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006b64:	e0ad      	b.n	8006cc2 <UART_SetConfig+0x2e6>
 8006b66:	2302      	movs	r3, #2
 8006b68:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006b6c:	e0a9      	b.n	8006cc2 <UART_SetConfig+0x2e6>
 8006b6e:	2304      	movs	r3, #4
 8006b70:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006b74:	e0a5      	b.n	8006cc2 <UART_SetConfig+0x2e6>
 8006b76:	2308      	movs	r3, #8
 8006b78:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006b7c:	e0a1      	b.n	8006cc2 <UART_SetConfig+0x2e6>
 8006b7e:	2310      	movs	r3, #16
 8006b80:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006b84:	e09d      	b.n	8006cc2 <UART_SetConfig+0x2e6>
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	4a4a      	ldr	r2, [pc, #296]	@ (8006cb4 <UART_SetConfig+0x2d8>)
 8006b8c:	4293      	cmp	r3, r2
 8006b8e:	d125      	bne.n	8006bdc <UART_SetConfig+0x200>
 8006b90:	4b45      	ldr	r3, [pc, #276]	@ (8006ca8 <UART_SetConfig+0x2cc>)
 8006b92:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006b96:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8006b9a:	2bc0      	cmp	r3, #192	@ 0xc0
 8006b9c:	d016      	beq.n	8006bcc <UART_SetConfig+0x1f0>
 8006b9e:	2bc0      	cmp	r3, #192	@ 0xc0
 8006ba0:	d818      	bhi.n	8006bd4 <UART_SetConfig+0x1f8>
 8006ba2:	2b80      	cmp	r3, #128	@ 0x80
 8006ba4:	d00a      	beq.n	8006bbc <UART_SetConfig+0x1e0>
 8006ba6:	2b80      	cmp	r3, #128	@ 0x80
 8006ba8:	d814      	bhi.n	8006bd4 <UART_SetConfig+0x1f8>
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	d002      	beq.n	8006bb4 <UART_SetConfig+0x1d8>
 8006bae:	2b40      	cmp	r3, #64	@ 0x40
 8006bb0:	d008      	beq.n	8006bc4 <UART_SetConfig+0x1e8>
 8006bb2:	e00f      	b.n	8006bd4 <UART_SetConfig+0x1f8>
 8006bb4:	2300      	movs	r3, #0
 8006bb6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006bba:	e082      	b.n	8006cc2 <UART_SetConfig+0x2e6>
 8006bbc:	2302      	movs	r3, #2
 8006bbe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006bc2:	e07e      	b.n	8006cc2 <UART_SetConfig+0x2e6>
 8006bc4:	2304      	movs	r3, #4
 8006bc6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006bca:	e07a      	b.n	8006cc2 <UART_SetConfig+0x2e6>
 8006bcc:	2308      	movs	r3, #8
 8006bce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006bd2:	e076      	b.n	8006cc2 <UART_SetConfig+0x2e6>
 8006bd4:	2310      	movs	r3, #16
 8006bd6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006bda:	e072      	b.n	8006cc2 <UART_SetConfig+0x2e6>
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	4a35      	ldr	r2, [pc, #212]	@ (8006cb8 <UART_SetConfig+0x2dc>)
 8006be2:	4293      	cmp	r3, r2
 8006be4:	d12a      	bne.n	8006c3c <UART_SetConfig+0x260>
 8006be6:	4b30      	ldr	r3, [pc, #192]	@ (8006ca8 <UART_SetConfig+0x2cc>)
 8006be8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006bec:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006bf0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006bf4:	d01a      	beq.n	8006c2c <UART_SetConfig+0x250>
 8006bf6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006bfa:	d81b      	bhi.n	8006c34 <UART_SetConfig+0x258>
 8006bfc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006c00:	d00c      	beq.n	8006c1c <UART_SetConfig+0x240>
 8006c02:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006c06:	d815      	bhi.n	8006c34 <UART_SetConfig+0x258>
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d003      	beq.n	8006c14 <UART_SetConfig+0x238>
 8006c0c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006c10:	d008      	beq.n	8006c24 <UART_SetConfig+0x248>
 8006c12:	e00f      	b.n	8006c34 <UART_SetConfig+0x258>
 8006c14:	2300      	movs	r3, #0
 8006c16:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006c1a:	e052      	b.n	8006cc2 <UART_SetConfig+0x2e6>
 8006c1c:	2302      	movs	r3, #2
 8006c1e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006c22:	e04e      	b.n	8006cc2 <UART_SetConfig+0x2e6>
 8006c24:	2304      	movs	r3, #4
 8006c26:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006c2a:	e04a      	b.n	8006cc2 <UART_SetConfig+0x2e6>
 8006c2c:	2308      	movs	r3, #8
 8006c2e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006c32:	e046      	b.n	8006cc2 <UART_SetConfig+0x2e6>
 8006c34:	2310      	movs	r3, #16
 8006c36:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006c3a:	e042      	b.n	8006cc2 <UART_SetConfig+0x2e6>
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	4a17      	ldr	r2, [pc, #92]	@ (8006ca0 <UART_SetConfig+0x2c4>)
 8006c42:	4293      	cmp	r3, r2
 8006c44:	d13a      	bne.n	8006cbc <UART_SetConfig+0x2e0>
 8006c46:	4b18      	ldr	r3, [pc, #96]	@ (8006ca8 <UART_SetConfig+0x2cc>)
 8006c48:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006c4c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006c50:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006c54:	d01a      	beq.n	8006c8c <UART_SetConfig+0x2b0>
 8006c56:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006c5a:	d81b      	bhi.n	8006c94 <UART_SetConfig+0x2b8>
 8006c5c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006c60:	d00c      	beq.n	8006c7c <UART_SetConfig+0x2a0>
 8006c62:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006c66:	d815      	bhi.n	8006c94 <UART_SetConfig+0x2b8>
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d003      	beq.n	8006c74 <UART_SetConfig+0x298>
 8006c6c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006c70:	d008      	beq.n	8006c84 <UART_SetConfig+0x2a8>
 8006c72:	e00f      	b.n	8006c94 <UART_SetConfig+0x2b8>
 8006c74:	2300      	movs	r3, #0
 8006c76:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006c7a:	e022      	b.n	8006cc2 <UART_SetConfig+0x2e6>
 8006c7c:	2302      	movs	r3, #2
 8006c7e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006c82:	e01e      	b.n	8006cc2 <UART_SetConfig+0x2e6>
 8006c84:	2304      	movs	r3, #4
 8006c86:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006c8a:	e01a      	b.n	8006cc2 <UART_SetConfig+0x2e6>
 8006c8c:	2308      	movs	r3, #8
 8006c8e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006c92:	e016      	b.n	8006cc2 <UART_SetConfig+0x2e6>
 8006c94:	2310      	movs	r3, #16
 8006c96:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006c9a:	e012      	b.n	8006cc2 <UART_SetConfig+0x2e6>
 8006c9c:	efff69f3 	.word	0xefff69f3
 8006ca0:	40008000 	.word	0x40008000
 8006ca4:	40013800 	.word	0x40013800
 8006ca8:	40021000 	.word	0x40021000
 8006cac:	40004400 	.word	0x40004400
 8006cb0:	40004800 	.word	0x40004800
 8006cb4:	40004c00 	.word	0x40004c00
 8006cb8:	40005000 	.word	0x40005000
 8006cbc:	2310      	movs	r3, #16
 8006cbe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	4a9f      	ldr	r2, [pc, #636]	@ (8006f44 <UART_SetConfig+0x568>)
 8006cc8:	4293      	cmp	r3, r2
 8006cca:	d17a      	bne.n	8006dc2 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006ccc:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006cd0:	2b08      	cmp	r3, #8
 8006cd2:	d824      	bhi.n	8006d1e <UART_SetConfig+0x342>
 8006cd4:	a201      	add	r2, pc, #4	@ (adr r2, 8006cdc <UART_SetConfig+0x300>)
 8006cd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006cda:	bf00      	nop
 8006cdc:	08006d01 	.word	0x08006d01
 8006ce0:	08006d1f 	.word	0x08006d1f
 8006ce4:	08006d09 	.word	0x08006d09
 8006ce8:	08006d1f 	.word	0x08006d1f
 8006cec:	08006d0f 	.word	0x08006d0f
 8006cf0:	08006d1f 	.word	0x08006d1f
 8006cf4:	08006d1f 	.word	0x08006d1f
 8006cf8:	08006d1f 	.word	0x08006d1f
 8006cfc:	08006d17 	.word	0x08006d17
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006d00:	f7fd fafc 	bl	80042fc <HAL_RCC_GetPCLK1Freq>
 8006d04:	61f8      	str	r0, [r7, #28]
        break;
 8006d06:	e010      	b.n	8006d2a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006d08:	4b8f      	ldr	r3, [pc, #572]	@ (8006f48 <UART_SetConfig+0x56c>)
 8006d0a:	61fb      	str	r3, [r7, #28]
        break;
 8006d0c:	e00d      	b.n	8006d2a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006d0e:	f7fd fa5d 	bl	80041cc <HAL_RCC_GetSysClockFreq>
 8006d12:	61f8      	str	r0, [r7, #28]
        break;
 8006d14:	e009      	b.n	8006d2a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006d16:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006d1a:	61fb      	str	r3, [r7, #28]
        break;
 8006d1c:	e005      	b.n	8006d2a <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8006d1e:	2300      	movs	r3, #0
 8006d20:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006d22:	2301      	movs	r3, #1
 8006d24:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8006d28:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006d2a:	69fb      	ldr	r3, [r7, #28]
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	f000 80fb 	beq.w	8006f28 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	685a      	ldr	r2, [r3, #4]
 8006d36:	4613      	mov	r3, r2
 8006d38:	005b      	lsls	r3, r3, #1
 8006d3a:	4413      	add	r3, r2
 8006d3c:	69fa      	ldr	r2, [r7, #28]
 8006d3e:	429a      	cmp	r2, r3
 8006d40:	d305      	bcc.n	8006d4e <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	685b      	ldr	r3, [r3, #4]
 8006d46:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006d48:	69fa      	ldr	r2, [r7, #28]
 8006d4a:	429a      	cmp	r2, r3
 8006d4c:	d903      	bls.n	8006d56 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8006d4e:	2301      	movs	r3, #1
 8006d50:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8006d54:	e0e8      	b.n	8006f28 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8006d56:	69fb      	ldr	r3, [r7, #28]
 8006d58:	2200      	movs	r2, #0
 8006d5a:	461c      	mov	r4, r3
 8006d5c:	4615      	mov	r5, r2
 8006d5e:	f04f 0200 	mov.w	r2, #0
 8006d62:	f04f 0300 	mov.w	r3, #0
 8006d66:	022b      	lsls	r3, r5, #8
 8006d68:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8006d6c:	0222      	lsls	r2, r4, #8
 8006d6e:	68f9      	ldr	r1, [r7, #12]
 8006d70:	6849      	ldr	r1, [r1, #4]
 8006d72:	0849      	lsrs	r1, r1, #1
 8006d74:	2000      	movs	r0, #0
 8006d76:	4688      	mov	r8, r1
 8006d78:	4681      	mov	r9, r0
 8006d7a:	eb12 0a08 	adds.w	sl, r2, r8
 8006d7e:	eb43 0b09 	adc.w	fp, r3, r9
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	685b      	ldr	r3, [r3, #4]
 8006d86:	2200      	movs	r2, #0
 8006d88:	603b      	str	r3, [r7, #0]
 8006d8a:	607a      	str	r2, [r7, #4]
 8006d8c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006d90:	4650      	mov	r0, sl
 8006d92:	4659      	mov	r1, fp
 8006d94:	f7f9 ff18 	bl	8000bc8 <__aeabi_uldivmod>
 8006d98:	4602      	mov	r2, r0
 8006d9a:	460b      	mov	r3, r1
 8006d9c:	4613      	mov	r3, r2
 8006d9e:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006da0:	69bb      	ldr	r3, [r7, #24]
 8006da2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006da6:	d308      	bcc.n	8006dba <UART_SetConfig+0x3de>
 8006da8:	69bb      	ldr	r3, [r7, #24]
 8006daa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006dae:	d204      	bcs.n	8006dba <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	69ba      	ldr	r2, [r7, #24]
 8006db6:	60da      	str	r2, [r3, #12]
 8006db8:	e0b6      	b.n	8006f28 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8006dba:	2301      	movs	r3, #1
 8006dbc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8006dc0:	e0b2      	b.n	8006f28 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	69db      	ldr	r3, [r3, #28]
 8006dc6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006dca:	d15e      	bne.n	8006e8a <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8006dcc:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006dd0:	2b08      	cmp	r3, #8
 8006dd2:	d828      	bhi.n	8006e26 <UART_SetConfig+0x44a>
 8006dd4:	a201      	add	r2, pc, #4	@ (adr r2, 8006ddc <UART_SetConfig+0x400>)
 8006dd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006dda:	bf00      	nop
 8006ddc:	08006e01 	.word	0x08006e01
 8006de0:	08006e09 	.word	0x08006e09
 8006de4:	08006e11 	.word	0x08006e11
 8006de8:	08006e27 	.word	0x08006e27
 8006dec:	08006e17 	.word	0x08006e17
 8006df0:	08006e27 	.word	0x08006e27
 8006df4:	08006e27 	.word	0x08006e27
 8006df8:	08006e27 	.word	0x08006e27
 8006dfc:	08006e1f 	.word	0x08006e1f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006e00:	f7fd fa7c 	bl	80042fc <HAL_RCC_GetPCLK1Freq>
 8006e04:	61f8      	str	r0, [r7, #28]
        break;
 8006e06:	e014      	b.n	8006e32 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006e08:	f7fd fa8e 	bl	8004328 <HAL_RCC_GetPCLK2Freq>
 8006e0c:	61f8      	str	r0, [r7, #28]
        break;
 8006e0e:	e010      	b.n	8006e32 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006e10:	4b4d      	ldr	r3, [pc, #308]	@ (8006f48 <UART_SetConfig+0x56c>)
 8006e12:	61fb      	str	r3, [r7, #28]
        break;
 8006e14:	e00d      	b.n	8006e32 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006e16:	f7fd f9d9 	bl	80041cc <HAL_RCC_GetSysClockFreq>
 8006e1a:	61f8      	str	r0, [r7, #28]
        break;
 8006e1c:	e009      	b.n	8006e32 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006e1e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006e22:	61fb      	str	r3, [r7, #28]
        break;
 8006e24:	e005      	b.n	8006e32 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8006e26:	2300      	movs	r3, #0
 8006e28:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006e2a:	2301      	movs	r3, #1
 8006e2c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8006e30:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006e32:	69fb      	ldr	r3, [r7, #28]
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d077      	beq.n	8006f28 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006e38:	69fb      	ldr	r3, [r7, #28]
 8006e3a:	005a      	lsls	r2, r3, #1
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	685b      	ldr	r3, [r3, #4]
 8006e40:	085b      	lsrs	r3, r3, #1
 8006e42:	441a      	add	r2, r3
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	685b      	ldr	r3, [r3, #4]
 8006e48:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e4c:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006e4e:	69bb      	ldr	r3, [r7, #24]
 8006e50:	2b0f      	cmp	r3, #15
 8006e52:	d916      	bls.n	8006e82 <UART_SetConfig+0x4a6>
 8006e54:	69bb      	ldr	r3, [r7, #24]
 8006e56:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006e5a:	d212      	bcs.n	8006e82 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006e5c:	69bb      	ldr	r3, [r7, #24]
 8006e5e:	b29b      	uxth	r3, r3
 8006e60:	f023 030f 	bic.w	r3, r3, #15
 8006e64:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006e66:	69bb      	ldr	r3, [r7, #24]
 8006e68:	085b      	lsrs	r3, r3, #1
 8006e6a:	b29b      	uxth	r3, r3
 8006e6c:	f003 0307 	and.w	r3, r3, #7
 8006e70:	b29a      	uxth	r2, r3
 8006e72:	8afb      	ldrh	r3, [r7, #22]
 8006e74:	4313      	orrs	r3, r2
 8006e76:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	8afa      	ldrh	r2, [r7, #22]
 8006e7e:	60da      	str	r2, [r3, #12]
 8006e80:	e052      	b.n	8006f28 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8006e82:	2301      	movs	r3, #1
 8006e84:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8006e88:	e04e      	b.n	8006f28 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006e8a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006e8e:	2b08      	cmp	r3, #8
 8006e90:	d827      	bhi.n	8006ee2 <UART_SetConfig+0x506>
 8006e92:	a201      	add	r2, pc, #4	@ (adr r2, 8006e98 <UART_SetConfig+0x4bc>)
 8006e94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e98:	08006ebd 	.word	0x08006ebd
 8006e9c:	08006ec5 	.word	0x08006ec5
 8006ea0:	08006ecd 	.word	0x08006ecd
 8006ea4:	08006ee3 	.word	0x08006ee3
 8006ea8:	08006ed3 	.word	0x08006ed3
 8006eac:	08006ee3 	.word	0x08006ee3
 8006eb0:	08006ee3 	.word	0x08006ee3
 8006eb4:	08006ee3 	.word	0x08006ee3
 8006eb8:	08006edb 	.word	0x08006edb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006ebc:	f7fd fa1e 	bl	80042fc <HAL_RCC_GetPCLK1Freq>
 8006ec0:	61f8      	str	r0, [r7, #28]
        break;
 8006ec2:	e014      	b.n	8006eee <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006ec4:	f7fd fa30 	bl	8004328 <HAL_RCC_GetPCLK2Freq>
 8006ec8:	61f8      	str	r0, [r7, #28]
        break;
 8006eca:	e010      	b.n	8006eee <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006ecc:	4b1e      	ldr	r3, [pc, #120]	@ (8006f48 <UART_SetConfig+0x56c>)
 8006ece:	61fb      	str	r3, [r7, #28]
        break;
 8006ed0:	e00d      	b.n	8006eee <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006ed2:	f7fd f97b 	bl	80041cc <HAL_RCC_GetSysClockFreq>
 8006ed6:	61f8      	str	r0, [r7, #28]
        break;
 8006ed8:	e009      	b.n	8006eee <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006eda:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006ede:	61fb      	str	r3, [r7, #28]
        break;
 8006ee0:	e005      	b.n	8006eee <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8006ee2:	2300      	movs	r3, #0
 8006ee4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006ee6:	2301      	movs	r3, #1
 8006ee8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8006eec:	bf00      	nop
    }

    if (pclk != 0U)
 8006eee:	69fb      	ldr	r3, [r7, #28]
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	d019      	beq.n	8006f28 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	685b      	ldr	r3, [r3, #4]
 8006ef8:	085a      	lsrs	r2, r3, #1
 8006efa:	69fb      	ldr	r3, [r7, #28]
 8006efc:	441a      	add	r2, r3
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	685b      	ldr	r3, [r3, #4]
 8006f02:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f06:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006f08:	69bb      	ldr	r3, [r7, #24]
 8006f0a:	2b0f      	cmp	r3, #15
 8006f0c:	d909      	bls.n	8006f22 <UART_SetConfig+0x546>
 8006f0e:	69bb      	ldr	r3, [r7, #24]
 8006f10:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006f14:	d205      	bcs.n	8006f22 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006f16:	69bb      	ldr	r3, [r7, #24]
 8006f18:	b29a      	uxth	r2, r3
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	60da      	str	r2, [r3, #12]
 8006f20:	e002      	b.n	8006f28 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8006f22:	2301      	movs	r3, #1
 8006f24:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	2200      	movs	r2, #0
 8006f2c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	2200      	movs	r2, #0
 8006f32:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8006f34:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8006f38:	4618      	mov	r0, r3
 8006f3a:	3728      	adds	r7, #40	@ 0x28
 8006f3c:	46bd      	mov	sp, r7
 8006f3e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006f42:	bf00      	nop
 8006f44:	40008000 	.word	0x40008000
 8006f48:	00f42400 	.word	0x00f42400

08006f4c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006f4c:	b480      	push	{r7}
 8006f4e:	b083      	sub	sp, #12
 8006f50:	af00      	add	r7, sp, #0
 8006f52:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f58:	f003 0308 	and.w	r3, r3, #8
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	d00a      	beq.n	8006f76 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	685b      	ldr	r3, [r3, #4]
 8006f66:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	430a      	orrs	r2, r1
 8006f74:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f7a:	f003 0301 	and.w	r3, r3, #1
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	d00a      	beq.n	8006f98 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	685b      	ldr	r3, [r3, #4]
 8006f88:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	430a      	orrs	r2, r1
 8006f96:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f9c:	f003 0302 	and.w	r3, r3, #2
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	d00a      	beq.n	8006fba <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	685b      	ldr	r3, [r3, #4]
 8006faa:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	430a      	orrs	r2, r1
 8006fb8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006fbe:	f003 0304 	and.w	r3, r3, #4
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d00a      	beq.n	8006fdc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	685b      	ldr	r3, [r3, #4]
 8006fcc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	430a      	orrs	r2, r1
 8006fda:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006fe0:	f003 0310 	and.w	r3, r3, #16
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	d00a      	beq.n	8006ffe <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	689b      	ldr	r3, [r3, #8]
 8006fee:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	430a      	orrs	r2, r1
 8006ffc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007002:	f003 0320 	and.w	r3, r3, #32
 8007006:	2b00      	cmp	r3, #0
 8007008:	d00a      	beq.n	8007020 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	689b      	ldr	r3, [r3, #8]
 8007010:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	430a      	orrs	r2, r1
 800701e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007024:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007028:	2b00      	cmp	r3, #0
 800702a:	d01a      	beq.n	8007062 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	685b      	ldr	r3, [r3, #4]
 8007032:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	430a      	orrs	r2, r1
 8007040:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007046:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800704a:	d10a      	bne.n	8007062 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	685b      	ldr	r3, [r3, #4]
 8007052:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	430a      	orrs	r2, r1
 8007060:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007066:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800706a:	2b00      	cmp	r3, #0
 800706c:	d00a      	beq.n	8007084 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	685b      	ldr	r3, [r3, #4]
 8007074:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	430a      	orrs	r2, r1
 8007082:	605a      	str	r2, [r3, #4]
  }
}
 8007084:	bf00      	nop
 8007086:	370c      	adds	r7, #12
 8007088:	46bd      	mov	sp, r7
 800708a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800708e:	4770      	bx	lr

08007090 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007090:	b580      	push	{r7, lr}
 8007092:	b098      	sub	sp, #96	@ 0x60
 8007094:	af02      	add	r7, sp, #8
 8007096:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	2200      	movs	r2, #0
 800709c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80070a0:	f7fb ffde 	bl	8003060 <HAL_GetTick>
 80070a4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	f003 0308 	and.w	r3, r3, #8
 80070b0:	2b08      	cmp	r3, #8
 80070b2:	d12e      	bne.n	8007112 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80070b4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80070b8:	9300      	str	r3, [sp, #0]
 80070ba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80070bc:	2200      	movs	r2, #0
 80070be:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80070c2:	6878      	ldr	r0, [r7, #4]
 80070c4:	f000 f88c 	bl	80071e0 <UART_WaitOnFlagUntilTimeout>
 80070c8:	4603      	mov	r3, r0
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	d021      	beq.n	8007112 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80070d6:	e853 3f00 	ldrex	r3, [r3]
 80070da:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80070dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80070de:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80070e2:	653b      	str	r3, [r7, #80]	@ 0x50
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	461a      	mov	r2, r3
 80070ea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80070ec:	647b      	str	r3, [r7, #68]	@ 0x44
 80070ee:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070f0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80070f2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80070f4:	e841 2300 	strex	r3, r2, [r1]
 80070f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80070fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	d1e6      	bne.n	80070ce <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	2220      	movs	r2, #32
 8007104:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	2200      	movs	r2, #0
 800710a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800710e:	2303      	movs	r3, #3
 8007110:	e062      	b.n	80071d8 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	f003 0304 	and.w	r3, r3, #4
 800711c:	2b04      	cmp	r3, #4
 800711e:	d149      	bne.n	80071b4 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007120:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007124:	9300      	str	r3, [sp, #0]
 8007126:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007128:	2200      	movs	r2, #0
 800712a:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800712e:	6878      	ldr	r0, [r7, #4]
 8007130:	f000 f856 	bl	80071e0 <UART_WaitOnFlagUntilTimeout>
 8007134:	4603      	mov	r3, r0
 8007136:	2b00      	cmp	r3, #0
 8007138:	d03c      	beq.n	80071b4 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007140:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007142:	e853 3f00 	ldrex	r3, [r3]
 8007146:	623b      	str	r3, [r7, #32]
   return(result);
 8007148:	6a3b      	ldr	r3, [r7, #32]
 800714a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800714e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	461a      	mov	r2, r3
 8007156:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007158:	633b      	str	r3, [r7, #48]	@ 0x30
 800715a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800715c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800715e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007160:	e841 2300 	strex	r3, r2, [r1]
 8007164:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007166:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007168:	2b00      	cmp	r3, #0
 800716a:	d1e6      	bne.n	800713a <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	3308      	adds	r3, #8
 8007172:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007174:	693b      	ldr	r3, [r7, #16]
 8007176:	e853 3f00 	ldrex	r3, [r3]
 800717a:	60fb      	str	r3, [r7, #12]
   return(result);
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	f023 0301 	bic.w	r3, r3, #1
 8007182:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	3308      	adds	r3, #8
 800718a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800718c:	61fa      	str	r2, [r7, #28]
 800718e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007190:	69b9      	ldr	r1, [r7, #24]
 8007192:	69fa      	ldr	r2, [r7, #28]
 8007194:	e841 2300 	strex	r3, r2, [r1]
 8007198:	617b      	str	r3, [r7, #20]
   return(result);
 800719a:	697b      	ldr	r3, [r7, #20]
 800719c:	2b00      	cmp	r3, #0
 800719e:	d1e5      	bne.n	800716c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	2220      	movs	r2, #32
 80071a4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	2200      	movs	r2, #0
 80071ac:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80071b0:	2303      	movs	r3, #3
 80071b2:	e011      	b.n	80071d8 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	2220      	movs	r2, #32
 80071b8:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	2220      	movs	r2, #32
 80071be:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	2200      	movs	r2, #0
 80071c6:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	2200      	movs	r2, #0
 80071cc:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	2200      	movs	r2, #0
 80071d2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80071d6:	2300      	movs	r3, #0
}
 80071d8:	4618      	mov	r0, r3
 80071da:	3758      	adds	r7, #88	@ 0x58
 80071dc:	46bd      	mov	sp, r7
 80071de:	bd80      	pop	{r7, pc}

080071e0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80071e0:	b580      	push	{r7, lr}
 80071e2:	b084      	sub	sp, #16
 80071e4:	af00      	add	r7, sp, #0
 80071e6:	60f8      	str	r0, [r7, #12]
 80071e8:	60b9      	str	r1, [r7, #8]
 80071ea:	603b      	str	r3, [r7, #0]
 80071ec:	4613      	mov	r3, r2
 80071ee:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80071f0:	e04f      	b.n	8007292 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80071f2:	69bb      	ldr	r3, [r7, #24]
 80071f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071f8:	d04b      	beq.n	8007292 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80071fa:	f7fb ff31 	bl	8003060 <HAL_GetTick>
 80071fe:	4602      	mov	r2, r0
 8007200:	683b      	ldr	r3, [r7, #0]
 8007202:	1ad3      	subs	r3, r2, r3
 8007204:	69ba      	ldr	r2, [r7, #24]
 8007206:	429a      	cmp	r2, r3
 8007208:	d302      	bcc.n	8007210 <UART_WaitOnFlagUntilTimeout+0x30>
 800720a:	69bb      	ldr	r3, [r7, #24]
 800720c:	2b00      	cmp	r3, #0
 800720e:	d101      	bne.n	8007214 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007210:	2303      	movs	r3, #3
 8007212:	e04e      	b.n	80072b2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	f003 0304 	and.w	r3, r3, #4
 800721e:	2b00      	cmp	r3, #0
 8007220:	d037      	beq.n	8007292 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007222:	68bb      	ldr	r3, [r7, #8]
 8007224:	2b80      	cmp	r3, #128	@ 0x80
 8007226:	d034      	beq.n	8007292 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007228:	68bb      	ldr	r3, [r7, #8]
 800722a:	2b40      	cmp	r3, #64	@ 0x40
 800722c:	d031      	beq.n	8007292 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	69db      	ldr	r3, [r3, #28]
 8007234:	f003 0308 	and.w	r3, r3, #8
 8007238:	2b08      	cmp	r3, #8
 800723a:	d110      	bne.n	800725e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	2208      	movs	r2, #8
 8007242:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007244:	68f8      	ldr	r0, [r7, #12]
 8007246:	f000 f8ff 	bl	8007448 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	2208      	movs	r2, #8
 800724e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	2200      	movs	r2, #0
 8007256:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800725a:	2301      	movs	r3, #1
 800725c:	e029      	b.n	80072b2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	69db      	ldr	r3, [r3, #28]
 8007264:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007268:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800726c:	d111      	bne.n	8007292 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007276:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007278:	68f8      	ldr	r0, [r7, #12]
 800727a:	f000 f8e5 	bl	8007448 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	2220      	movs	r2, #32
 8007282:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	2200      	movs	r2, #0
 800728a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800728e:	2303      	movs	r3, #3
 8007290:	e00f      	b.n	80072b2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	69da      	ldr	r2, [r3, #28]
 8007298:	68bb      	ldr	r3, [r7, #8]
 800729a:	4013      	ands	r3, r2
 800729c:	68ba      	ldr	r2, [r7, #8]
 800729e:	429a      	cmp	r2, r3
 80072a0:	bf0c      	ite	eq
 80072a2:	2301      	moveq	r3, #1
 80072a4:	2300      	movne	r3, #0
 80072a6:	b2db      	uxtb	r3, r3
 80072a8:	461a      	mov	r2, r3
 80072aa:	79fb      	ldrb	r3, [r7, #7]
 80072ac:	429a      	cmp	r2, r3
 80072ae:	d0a0      	beq.n	80071f2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80072b0:	2300      	movs	r3, #0
}
 80072b2:	4618      	mov	r0, r3
 80072b4:	3710      	adds	r7, #16
 80072b6:	46bd      	mov	sp, r7
 80072b8:	bd80      	pop	{r7, pc}
	...

080072bc <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80072bc:	b480      	push	{r7}
 80072be:	b097      	sub	sp, #92	@ 0x5c
 80072c0:	af00      	add	r7, sp, #0
 80072c2:	60f8      	str	r0, [r7, #12]
 80072c4:	60b9      	str	r1, [r7, #8]
 80072c6:	4613      	mov	r3, r2
 80072c8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	68ba      	ldr	r2, [r7, #8]
 80072ce:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	88fa      	ldrh	r2, [r7, #6]
 80072d4:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	88fa      	ldrh	r2, [r7, #6]
 80072dc:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	2200      	movs	r2, #0
 80072e4:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	689b      	ldr	r3, [r3, #8]
 80072ea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80072ee:	d10e      	bne.n	800730e <UART_Start_Receive_IT+0x52>
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	691b      	ldr	r3, [r3, #16]
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	d105      	bne.n	8007304 <UART_Start_Receive_IT+0x48>
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80072fe:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007302:	e02d      	b.n	8007360 <UART_Start_Receive_IT+0xa4>
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	22ff      	movs	r2, #255	@ 0xff
 8007308:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800730c:	e028      	b.n	8007360 <UART_Start_Receive_IT+0xa4>
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	689b      	ldr	r3, [r3, #8]
 8007312:	2b00      	cmp	r3, #0
 8007314:	d10d      	bne.n	8007332 <UART_Start_Receive_IT+0x76>
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	691b      	ldr	r3, [r3, #16]
 800731a:	2b00      	cmp	r3, #0
 800731c:	d104      	bne.n	8007328 <UART_Start_Receive_IT+0x6c>
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	22ff      	movs	r2, #255	@ 0xff
 8007322:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007326:	e01b      	b.n	8007360 <UART_Start_Receive_IT+0xa4>
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	227f      	movs	r2, #127	@ 0x7f
 800732c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007330:	e016      	b.n	8007360 <UART_Start_Receive_IT+0xa4>
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	689b      	ldr	r3, [r3, #8]
 8007336:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800733a:	d10d      	bne.n	8007358 <UART_Start_Receive_IT+0x9c>
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	691b      	ldr	r3, [r3, #16]
 8007340:	2b00      	cmp	r3, #0
 8007342:	d104      	bne.n	800734e <UART_Start_Receive_IT+0x92>
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	227f      	movs	r2, #127	@ 0x7f
 8007348:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800734c:	e008      	b.n	8007360 <UART_Start_Receive_IT+0xa4>
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	223f      	movs	r2, #63	@ 0x3f
 8007352:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007356:	e003      	b.n	8007360 <UART_Start_Receive_IT+0xa4>
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	2200      	movs	r2, #0
 800735c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	2200      	movs	r2, #0
 8007364:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	2222      	movs	r2, #34	@ 0x22
 800736c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	3308      	adds	r3, #8
 8007376:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007378:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800737a:	e853 3f00 	ldrex	r3, [r3]
 800737e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007380:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007382:	f043 0301 	orr.w	r3, r3, #1
 8007386:	657b      	str	r3, [r7, #84]	@ 0x54
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	3308      	adds	r3, #8
 800738e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007390:	64ba      	str	r2, [r7, #72]	@ 0x48
 8007392:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007394:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007396:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007398:	e841 2300 	strex	r3, r2, [r1]
 800739c:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800739e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	d1e5      	bne.n	8007370 <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	689b      	ldr	r3, [r3, #8]
 80073a8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80073ac:	d107      	bne.n	80073be <UART_Start_Receive_IT+0x102>
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	691b      	ldr	r3, [r3, #16]
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	d103      	bne.n	80073be <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	4a21      	ldr	r2, [pc, #132]	@ (8007440 <UART_Start_Receive_IT+0x184>)
 80073ba:	669a      	str	r2, [r3, #104]	@ 0x68
 80073bc:	e002      	b.n	80073c4 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	4a20      	ldr	r2, [pc, #128]	@ (8007444 <UART_Start_Receive_IT+0x188>)
 80073c2:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	691b      	ldr	r3, [r3, #16]
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	d019      	beq.n	8007400 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073d4:	e853 3f00 	ldrex	r3, [r3]
 80073d8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80073da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073dc:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 80073e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	461a      	mov	r2, r3
 80073e8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80073ea:	637b      	str	r3, [r7, #52]	@ 0x34
 80073ec:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073ee:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80073f0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80073f2:	e841 2300 	strex	r3, r2, [r1]
 80073f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80073f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d1e6      	bne.n	80073cc <UART_Start_Receive_IT+0x110>
 80073fe:	e018      	b.n	8007432 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007406:	697b      	ldr	r3, [r7, #20]
 8007408:	e853 3f00 	ldrex	r3, [r3]
 800740c:	613b      	str	r3, [r7, #16]
   return(result);
 800740e:	693b      	ldr	r3, [r7, #16]
 8007410:	f043 0320 	orr.w	r3, r3, #32
 8007414:	653b      	str	r3, [r7, #80]	@ 0x50
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	461a      	mov	r2, r3
 800741c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800741e:	623b      	str	r3, [r7, #32]
 8007420:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007422:	69f9      	ldr	r1, [r7, #28]
 8007424:	6a3a      	ldr	r2, [r7, #32]
 8007426:	e841 2300 	strex	r3, r2, [r1]
 800742a:	61bb      	str	r3, [r7, #24]
   return(result);
 800742c:	69bb      	ldr	r3, [r7, #24]
 800742e:	2b00      	cmp	r3, #0
 8007430:	d1e6      	bne.n	8007400 <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 8007432:	2300      	movs	r3, #0
}
 8007434:	4618      	mov	r0, r3
 8007436:	375c      	adds	r7, #92	@ 0x5c
 8007438:	46bd      	mov	sp, r7
 800743a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800743e:	4770      	bx	lr
 8007440:	0800774d 	.word	0x0800774d
 8007444:	08007591 	.word	0x08007591

08007448 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007448:	b480      	push	{r7}
 800744a:	b095      	sub	sp, #84	@ 0x54
 800744c:	af00      	add	r7, sp, #0
 800744e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007456:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007458:	e853 3f00 	ldrex	r3, [r3]
 800745c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800745e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007460:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007464:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	461a      	mov	r2, r3
 800746c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800746e:	643b      	str	r3, [r7, #64]	@ 0x40
 8007470:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007472:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007474:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007476:	e841 2300 	strex	r3, r2, [r1]
 800747a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800747c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800747e:	2b00      	cmp	r3, #0
 8007480:	d1e6      	bne.n	8007450 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	3308      	adds	r3, #8
 8007488:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800748a:	6a3b      	ldr	r3, [r7, #32]
 800748c:	e853 3f00 	ldrex	r3, [r3]
 8007490:	61fb      	str	r3, [r7, #28]
   return(result);
 8007492:	69fb      	ldr	r3, [r7, #28]
 8007494:	f023 0301 	bic.w	r3, r3, #1
 8007498:	64bb      	str	r3, [r7, #72]	@ 0x48
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	3308      	adds	r3, #8
 80074a0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80074a2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80074a4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074a6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80074a8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80074aa:	e841 2300 	strex	r3, r2, [r1]
 80074ae:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80074b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d1e5      	bne.n	8007482 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80074ba:	2b01      	cmp	r3, #1
 80074bc:	d118      	bne.n	80074f0 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	e853 3f00 	ldrex	r3, [r3]
 80074ca:	60bb      	str	r3, [r7, #8]
   return(result);
 80074cc:	68bb      	ldr	r3, [r7, #8]
 80074ce:	f023 0310 	bic.w	r3, r3, #16
 80074d2:	647b      	str	r3, [r7, #68]	@ 0x44
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	461a      	mov	r2, r3
 80074da:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80074dc:	61bb      	str	r3, [r7, #24]
 80074de:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074e0:	6979      	ldr	r1, [r7, #20]
 80074e2:	69ba      	ldr	r2, [r7, #24]
 80074e4:	e841 2300 	strex	r3, r2, [r1]
 80074e8:	613b      	str	r3, [r7, #16]
   return(result);
 80074ea:	693b      	ldr	r3, [r7, #16]
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	d1e6      	bne.n	80074be <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	2220      	movs	r2, #32
 80074f4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	2200      	movs	r2, #0
 80074fc:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	2200      	movs	r2, #0
 8007502:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8007504:	bf00      	nop
 8007506:	3754      	adds	r7, #84	@ 0x54
 8007508:	46bd      	mov	sp, r7
 800750a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800750e:	4770      	bx	lr

08007510 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007510:	b580      	push	{r7, lr}
 8007512:	b084      	sub	sp, #16
 8007514:	af00      	add	r7, sp, #0
 8007516:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800751c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	2200      	movs	r2, #0
 8007522:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	2200      	movs	r2, #0
 800752a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800752e:	68f8      	ldr	r0, [r7, #12]
 8007530:	f7ff fa3e 	bl	80069b0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007534:	bf00      	nop
 8007536:	3710      	adds	r7, #16
 8007538:	46bd      	mov	sp, r7
 800753a:	bd80      	pop	{r7, pc}

0800753c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800753c:	b580      	push	{r7, lr}
 800753e:	b088      	sub	sp, #32
 8007540:	af00      	add	r7, sp, #0
 8007542:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	e853 3f00 	ldrex	r3, [r3]
 8007550:	60bb      	str	r3, [r7, #8]
   return(result);
 8007552:	68bb      	ldr	r3, [r7, #8]
 8007554:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007558:	61fb      	str	r3, [r7, #28]
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	461a      	mov	r2, r3
 8007560:	69fb      	ldr	r3, [r7, #28]
 8007562:	61bb      	str	r3, [r7, #24]
 8007564:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007566:	6979      	ldr	r1, [r7, #20]
 8007568:	69ba      	ldr	r2, [r7, #24]
 800756a:	e841 2300 	strex	r3, r2, [r1]
 800756e:	613b      	str	r3, [r7, #16]
   return(result);
 8007570:	693b      	ldr	r3, [r7, #16]
 8007572:	2b00      	cmp	r3, #0
 8007574:	d1e6      	bne.n	8007544 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	2220      	movs	r2, #32
 800757a:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	2200      	movs	r2, #0
 8007580:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007582:	6878      	ldr	r0, [r7, #4]
 8007584:	f7ff fa0a 	bl	800699c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007588:	bf00      	nop
 800758a:	3720      	adds	r7, #32
 800758c:	46bd      	mov	sp, r7
 800758e:	bd80      	pop	{r7, pc}

08007590 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8007590:	b580      	push	{r7, lr}
 8007592:	b09c      	sub	sp, #112	@ 0x70
 8007594:	af00      	add	r7, sp, #0
 8007596:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800759e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80075a8:	2b22      	cmp	r3, #34	@ 0x22
 80075aa:	f040 80be 	bne.w	800772a <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80075b4:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80075b8:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80075bc:	b2d9      	uxtb	r1, r3
 80075be:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80075c2:	b2da      	uxtb	r2, r3
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80075c8:	400a      	ands	r2, r1
 80075ca:	b2d2      	uxtb	r2, r2
 80075cc:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80075d2:	1c5a      	adds	r2, r3, #1
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80075de:	b29b      	uxth	r3, r3
 80075e0:	3b01      	subs	r3, #1
 80075e2:	b29a      	uxth	r2, r3
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80075f0:	b29b      	uxth	r3, r3
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	f040 80a3 	bne.w	800773e <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075fe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007600:	e853 3f00 	ldrex	r3, [r3]
 8007604:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007606:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007608:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800760c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	461a      	mov	r2, r3
 8007614:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007616:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007618:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800761a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800761c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800761e:	e841 2300 	strex	r3, r2, [r1]
 8007622:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007624:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007626:	2b00      	cmp	r3, #0
 8007628:	d1e6      	bne.n	80075f8 <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	3308      	adds	r3, #8
 8007630:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007632:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007634:	e853 3f00 	ldrex	r3, [r3]
 8007638:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800763a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800763c:	f023 0301 	bic.w	r3, r3, #1
 8007640:	667b      	str	r3, [r7, #100]	@ 0x64
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	3308      	adds	r3, #8
 8007648:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800764a:	647a      	str	r2, [r7, #68]	@ 0x44
 800764c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800764e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007650:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007652:	e841 2300 	strex	r3, r2, [r1]
 8007656:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007658:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800765a:	2b00      	cmp	r3, #0
 800765c:	d1e5      	bne.n	800762a <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	2220      	movs	r2, #32
 8007662:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	2200      	movs	r2, #0
 800766a:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	2200      	movs	r2, #0
 8007670:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	4a34      	ldr	r2, [pc, #208]	@ (8007748 <UART_RxISR_8BIT+0x1b8>)
 8007678:	4293      	cmp	r3, r2
 800767a:	d01f      	beq.n	80076bc <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	685b      	ldr	r3, [r3, #4]
 8007682:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007686:	2b00      	cmp	r3, #0
 8007688:	d018      	beq.n	80076bc <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007690:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007692:	e853 3f00 	ldrex	r3, [r3]
 8007696:	623b      	str	r3, [r7, #32]
   return(result);
 8007698:	6a3b      	ldr	r3, [r7, #32]
 800769a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800769e:	663b      	str	r3, [r7, #96]	@ 0x60
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	461a      	mov	r2, r3
 80076a6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80076a8:	633b      	str	r3, [r7, #48]	@ 0x30
 80076aa:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076ac:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80076ae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80076b0:	e841 2300 	strex	r3, r2, [r1]
 80076b4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80076b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	d1e6      	bne.n	800768a <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80076c0:	2b01      	cmp	r3, #1
 80076c2:	d12e      	bne.n	8007722 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	2200      	movs	r2, #0
 80076c8:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076d0:	693b      	ldr	r3, [r7, #16]
 80076d2:	e853 3f00 	ldrex	r3, [r3]
 80076d6:	60fb      	str	r3, [r7, #12]
   return(result);
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	f023 0310 	bic.w	r3, r3, #16
 80076de:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	461a      	mov	r2, r3
 80076e6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80076e8:	61fb      	str	r3, [r7, #28]
 80076ea:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076ec:	69b9      	ldr	r1, [r7, #24]
 80076ee:	69fa      	ldr	r2, [r7, #28]
 80076f0:	e841 2300 	strex	r3, r2, [r1]
 80076f4:	617b      	str	r3, [r7, #20]
   return(result);
 80076f6:	697b      	ldr	r3, [r7, #20]
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d1e6      	bne.n	80076ca <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	69db      	ldr	r3, [r3, #28]
 8007702:	f003 0310 	and.w	r3, r3, #16
 8007706:	2b10      	cmp	r3, #16
 8007708:	d103      	bne.n	8007712 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	2210      	movs	r2, #16
 8007710:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8007718:	4619      	mov	r1, r3
 800771a:	6878      	ldr	r0, [r7, #4]
 800771c:	f7ff f952 	bl	80069c4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007720:	e00d      	b.n	800773e <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8007722:	6878      	ldr	r0, [r7, #4]
 8007724:	f7f9 fbc8 	bl	8000eb8 <HAL_UART_RxCpltCallback>
}
 8007728:	e009      	b.n	800773e <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	8b1b      	ldrh	r3, [r3, #24]
 8007730:	b29a      	uxth	r2, r3
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	f042 0208 	orr.w	r2, r2, #8
 800773a:	b292      	uxth	r2, r2
 800773c:	831a      	strh	r2, [r3, #24]
}
 800773e:	bf00      	nop
 8007740:	3770      	adds	r7, #112	@ 0x70
 8007742:	46bd      	mov	sp, r7
 8007744:	bd80      	pop	{r7, pc}
 8007746:	bf00      	nop
 8007748:	40008000 	.word	0x40008000

0800774c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800774c:	b580      	push	{r7, lr}
 800774e:	b09c      	sub	sp, #112	@ 0x70
 8007750:	af00      	add	r7, sp, #0
 8007752:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800775a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007764:	2b22      	cmp	r3, #34	@ 0x22
 8007766:	f040 80be 	bne.w	80078e6 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8007770:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007778:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800777a:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800777e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8007782:	4013      	ands	r3, r2
 8007784:	b29a      	uxth	r2, r3
 8007786:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007788:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800778e:	1c9a      	adds	r2, r3, #2
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800779a:	b29b      	uxth	r3, r3
 800779c:	3b01      	subs	r3, #1
 800779e:	b29a      	uxth	r2, r3
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80077ac:	b29b      	uxth	r3, r3
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	f040 80a3 	bne.w	80078fa <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077ba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80077bc:	e853 3f00 	ldrex	r3, [r3]
 80077c0:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80077c2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80077c4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80077c8:	667b      	str	r3, [r7, #100]	@ 0x64
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	461a      	mov	r2, r3
 80077d0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80077d2:	657b      	str	r3, [r7, #84]	@ 0x54
 80077d4:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077d6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80077d8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80077da:	e841 2300 	strex	r3, r2, [r1]
 80077de:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80077e0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	d1e6      	bne.n	80077b4 <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	3308      	adds	r3, #8
 80077ec:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80077f0:	e853 3f00 	ldrex	r3, [r3]
 80077f4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80077f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077f8:	f023 0301 	bic.w	r3, r3, #1
 80077fc:	663b      	str	r3, [r7, #96]	@ 0x60
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	3308      	adds	r3, #8
 8007804:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8007806:	643a      	str	r2, [r7, #64]	@ 0x40
 8007808:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800780a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800780c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800780e:	e841 2300 	strex	r3, r2, [r1]
 8007812:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007814:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007816:	2b00      	cmp	r3, #0
 8007818:	d1e5      	bne.n	80077e6 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	2220      	movs	r2, #32
 800781e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	2200      	movs	r2, #0
 8007826:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	2200      	movs	r2, #0
 800782c:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	4a34      	ldr	r2, [pc, #208]	@ (8007904 <UART_RxISR_16BIT+0x1b8>)
 8007834:	4293      	cmp	r3, r2
 8007836:	d01f      	beq.n	8007878 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	685b      	ldr	r3, [r3, #4]
 800783e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007842:	2b00      	cmp	r3, #0
 8007844:	d018      	beq.n	8007878 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800784c:	6a3b      	ldr	r3, [r7, #32]
 800784e:	e853 3f00 	ldrex	r3, [r3]
 8007852:	61fb      	str	r3, [r7, #28]
   return(result);
 8007854:	69fb      	ldr	r3, [r7, #28]
 8007856:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800785a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	461a      	mov	r2, r3
 8007862:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007864:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007866:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007868:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800786a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800786c:	e841 2300 	strex	r3, r2, [r1]
 8007870:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007872:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007874:	2b00      	cmp	r3, #0
 8007876:	d1e6      	bne.n	8007846 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800787c:	2b01      	cmp	r3, #1
 800787e:	d12e      	bne.n	80078de <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	2200      	movs	r2, #0
 8007884:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	e853 3f00 	ldrex	r3, [r3]
 8007892:	60bb      	str	r3, [r7, #8]
   return(result);
 8007894:	68bb      	ldr	r3, [r7, #8]
 8007896:	f023 0310 	bic.w	r3, r3, #16
 800789a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	461a      	mov	r2, r3
 80078a2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80078a4:	61bb      	str	r3, [r7, #24]
 80078a6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078a8:	6979      	ldr	r1, [r7, #20]
 80078aa:	69ba      	ldr	r2, [r7, #24]
 80078ac:	e841 2300 	strex	r3, r2, [r1]
 80078b0:	613b      	str	r3, [r7, #16]
   return(result);
 80078b2:	693b      	ldr	r3, [r7, #16]
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	d1e6      	bne.n	8007886 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	69db      	ldr	r3, [r3, #28]
 80078be:	f003 0310 	and.w	r3, r3, #16
 80078c2:	2b10      	cmp	r3, #16
 80078c4:	d103      	bne.n	80078ce <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	2210      	movs	r2, #16
 80078cc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80078d4:	4619      	mov	r1, r3
 80078d6:	6878      	ldr	r0, [r7, #4]
 80078d8:	f7ff f874 	bl	80069c4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80078dc:	e00d      	b.n	80078fa <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 80078de:	6878      	ldr	r0, [r7, #4]
 80078e0:	f7f9 faea 	bl	8000eb8 <HAL_UART_RxCpltCallback>
}
 80078e4:	e009      	b.n	80078fa <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	8b1b      	ldrh	r3, [r3, #24]
 80078ec:	b29a      	uxth	r2, r3
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	f042 0208 	orr.w	r2, r2, #8
 80078f6:	b292      	uxth	r2, r2
 80078f8:	831a      	strh	r2, [r3, #24]
}
 80078fa:	bf00      	nop
 80078fc:	3770      	adds	r7, #112	@ 0x70
 80078fe:	46bd      	mov	sp, r7
 8007900:	bd80      	pop	{r7, pc}
 8007902:	bf00      	nop
 8007904:	40008000 	.word	0x40008000

08007908 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8007908:	b480      	push	{r7}
 800790a:	b083      	sub	sp, #12
 800790c:	af00      	add	r7, sp, #0
 800790e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007910:	bf00      	nop
 8007912:	370c      	adds	r7, #12
 8007914:	46bd      	mov	sp, r7
 8007916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800791a:	4770      	bx	lr

0800791c <atoi>:
 800791c:	220a      	movs	r2, #10
 800791e:	2100      	movs	r1, #0
 8007920:	f000 b87a 	b.w	8007a18 <strtol>

08007924 <_strtol_l.constprop.0>:
 8007924:	2b24      	cmp	r3, #36	@ 0x24
 8007926:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800792a:	4686      	mov	lr, r0
 800792c:	4690      	mov	r8, r2
 800792e:	d801      	bhi.n	8007934 <_strtol_l.constprop.0+0x10>
 8007930:	2b01      	cmp	r3, #1
 8007932:	d106      	bne.n	8007942 <_strtol_l.constprop.0+0x1e>
 8007934:	f000 fecc 	bl	80086d0 <__errno>
 8007938:	2316      	movs	r3, #22
 800793a:	6003      	str	r3, [r0, #0]
 800793c:	2000      	movs	r0, #0
 800793e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007942:	4834      	ldr	r0, [pc, #208]	@ (8007a14 <_strtol_l.constprop.0+0xf0>)
 8007944:	460d      	mov	r5, r1
 8007946:	462a      	mov	r2, r5
 8007948:	f815 4b01 	ldrb.w	r4, [r5], #1
 800794c:	5d06      	ldrb	r6, [r0, r4]
 800794e:	f016 0608 	ands.w	r6, r6, #8
 8007952:	d1f8      	bne.n	8007946 <_strtol_l.constprop.0+0x22>
 8007954:	2c2d      	cmp	r4, #45	@ 0x2d
 8007956:	d12d      	bne.n	80079b4 <_strtol_l.constprop.0+0x90>
 8007958:	782c      	ldrb	r4, [r5, #0]
 800795a:	2601      	movs	r6, #1
 800795c:	1c95      	adds	r5, r2, #2
 800795e:	f033 0210 	bics.w	r2, r3, #16
 8007962:	d109      	bne.n	8007978 <_strtol_l.constprop.0+0x54>
 8007964:	2c30      	cmp	r4, #48	@ 0x30
 8007966:	d12a      	bne.n	80079be <_strtol_l.constprop.0+0x9a>
 8007968:	782a      	ldrb	r2, [r5, #0]
 800796a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800796e:	2a58      	cmp	r2, #88	@ 0x58
 8007970:	d125      	bne.n	80079be <_strtol_l.constprop.0+0x9a>
 8007972:	786c      	ldrb	r4, [r5, #1]
 8007974:	2310      	movs	r3, #16
 8007976:	3502      	adds	r5, #2
 8007978:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800797c:	f10c 3cff 	add.w	ip, ip, #4294967295
 8007980:	2200      	movs	r2, #0
 8007982:	fbbc f9f3 	udiv	r9, ip, r3
 8007986:	4610      	mov	r0, r2
 8007988:	fb03 ca19 	mls	sl, r3, r9, ip
 800798c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8007990:	2f09      	cmp	r7, #9
 8007992:	d81b      	bhi.n	80079cc <_strtol_l.constprop.0+0xa8>
 8007994:	463c      	mov	r4, r7
 8007996:	42a3      	cmp	r3, r4
 8007998:	dd27      	ble.n	80079ea <_strtol_l.constprop.0+0xc6>
 800799a:	1c57      	adds	r7, r2, #1
 800799c:	d007      	beq.n	80079ae <_strtol_l.constprop.0+0x8a>
 800799e:	4581      	cmp	r9, r0
 80079a0:	d320      	bcc.n	80079e4 <_strtol_l.constprop.0+0xc0>
 80079a2:	d101      	bne.n	80079a8 <_strtol_l.constprop.0+0x84>
 80079a4:	45a2      	cmp	sl, r4
 80079a6:	db1d      	blt.n	80079e4 <_strtol_l.constprop.0+0xc0>
 80079a8:	fb00 4003 	mla	r0, r0, r3, r4
 80079ac:	2201      	movs	r2, #1
 80079ae:	f815 4b01 	ldrb.w	r4, [r5], #1
 80079b2:	e7eb      	b.n	800798c <_strtol_l.constprop.0+0x68>
 80079b4:	2c2b      	cmp	r4, #43	@ 0x2b
 80079b6:	bf04      	itt	eq
 80079b8:	782c      	ldrbeq	r4, [r5, #0]
 80079ba:	1c95      	addeq	r5, r2, #2
 80079bc:	e7cf      	b.n	800795e <_strtol_l.constprop.0+0x3a>
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d1da      	bne.n	8007978 <_strtol_l.constprop.0+0x54>
 80079c2:	2c30      	cmp	r4, #48	@ 0x30
 80079c4:	bf0c      	ite	eq
 80079c6:	2308      	moveq	r3, #8
 80079c8:	230a      	movne	r3, #10
 80079ca:	e7d5      	b.n	8007978 <_strtol_l.constprop.0+0x54>
 80079cc:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80079d0:	2f19      	cmp	r7, #25
 80079d2:	d801      	bhi.n	80079d8 <_strtol_l.constprop.0+0xb4>
 80079d4:	3c37      	subs	r4, #55	@ 0x37
 80079d6:	e7de      	b.n	8007996 <_strtol_l.constprop.0+0x72>
 80079d8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80079dc:	2f19      	cmp	r7, #25
 80079de:	d804      	bhi.n	80079ea <_strtol_l.constprop.0+0xc6>
 80079e0:	3c57      	subs	r4, #87	@ 0x57
 80079e2:	e7d8      	b.n	8007996 <_strtol_l.constprop.0+0x72>
 80079e4:	f04f 32ff 	mov.w	r2, #4294967295
 80079e8:	e7e1      	b.n	80079ae <_strtol_l.constprop.0+0x8a>
 80079ea:	1c53      	adds	r3, r2, #1
 80079ec:	d108      	bne.n	8007a00 <_strtol_l.constprop.0+0xdc>
 80079ee:	2322      	movs	r3, #34	@ 0x22
 80079f0:	f8ce 3000 	str.w	r3, [lr]
 80079f4:	4660      	mov	r0, ip
 80079f6:	f1b8 0f00 	cmp.w	r8, #0
 80079fa:	d0a0      	beq.n	800793e <_strtol_l.constprop.0+0x1a>
 80079fc:	1e69      	subs	r1, r5, #1
 80079fe:	e006      	b.n	8007a0e <_strtol_l.constprop.0+0xea>
 8007a00:	b106      	cbz	r6, 8007a04 <_strtol_l.constprop.0+0xe0>
 8007a02:	4240      	negs	r0, r0
 8007a04:	f1b8 0f00 	cmp.w	r8, #0
 8007a08:	d099      	beq.n	800793e <_strtol_l.constprop.0+0x1a>
 8007a0a:	2a00      	cmp	r2, #0
 8007a0c:	d1f6      	bne.n	80079fc <_strtol_l.constprop.0+0xd8>
 8007a0e:	f8c8 1000 	str.w	r1, [r8]
 8007a12:	e794      	b.n	800793e <_strtol_l.constprop.0+0x1a>
 8007a14:	0800acdd 	.word	0x0800acdd

08007a18 <strtol>:
 8007a18:	4613      	mov	r3, r2
 8007a1a:	460a      	mov	r2, r1
 8007a1c:	4601      	mov	r1, r0
 8007a1e:	4802      	ldr	r0, [pc, #8]	@ (8007a28 <strtol+0x10>)
 8007a20:	6800      	ldr	r0, [r0, #0]
 8007a22:	f7ff bf7f 	b.w	8007924 <_strtol_l.constprop.0>
 8007a26:	bf00      	nop
 8007a28:	2000067c 	.word	0x2000067c

08007a2c <__cvt>:
 8007a2c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007a30:	ec57 6b10 	vmov	r6, r7, d0
 8007a34:	2f00      	cmp	r7, #0
 8007a36:	460c      	mov	r4, r1
 8007a38:	4619      	mov	r1, r3
 8007a3a:	463b      	mov	r3, r7
 8007a3c:	bfbb      	ittet	lt
 8007a3e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8007a42:	461f      	movlt	r7, r3
 8007a44:	2300      	movge	r3, #0
 8007a46:	232d      	movlt	r3, #45	@ 0x2d
 8007a48:	700b      	strb	r3, [r1, #0]
 8007a4a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007a4c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8007a50:	4691      	mov	r9, r2
 8007a52:	f023 0820 	bic.w	r8, r3, #32
 8007a56:	bfbc      	itt	lt
 8007a58:	4632      	movlt	r2, r6
 8007a5a:	4616      	movlt	r6, r2
 8007a5c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007a60:	d005      	beq.n	8007a6e <__cvt+0x42>
 8007a62:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8007a66:	d100      	bne.n	8007a6a <__cvt+0x3e>
 8007a68:	3401      	adds	r4, #1
 8007a6a:	2102      	movs	r1, #2
 8007a6c:	e000      	b.n	8007a70 <__cvt+0x44>
 8007a6e:	2103      	movs	r1, #3
 8007a70:	ab03      	add	r3, sp, #12
 8007a72:	9301      	str	r3, [sp, #4]
 8007a74:	ab02      	add	r3, sp, #8
 8007a76:	9300      	str	r3, [sp, #0]
 8007a78:	ec47 6b10 	vmov	d0, r6, r7
 8007a7c:	4653      	mov	r3, sl
 8007a7e:	4622      	mov	r2, r4
 8007a80:	f000 fefa 	bl	8008878 <_dtoa_r>
 8007a84:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8007a88:	4605      	mov	r5, r0
 8007a8a:	d119      	bne.n	8007ac0 <__cvt+0x94>
 8007a8c:	f019 0f01 	tst.w	r9, #1
 8007a90:	d00e      	beq.n	8007ab0 <__cvt+0x84>
 8007a92:	eb00 0904 	add.w	r9, r0, r4
 8007a96:	2200      	movs	r2, #0
 8007a98:	2300      	movs	r3, #0
 8007a9a:	4630      	mov	r0, r6
 8007a9c:	4639      	mov	r1, r7
 8007a9e:	f7f9 f823 	bl	8000ae8 <__aeabi_dcmpeq>
 8007aa2:	b108      	cbz	r0, 8007aa8 <__cvt+0x7c>
 8007aa4:	f8cd 900c 	str.w	r9, [sp, #12]
 8007aa8:	2230      	movs	r2, #48	@ 0x30
 8007aaa:	9b03      	ldr	r3, [sp, #12]
 8007aac:	454b      	cmp	r3, r9
 8007aae:	d31e      	bcc.n	8007aee <__cvt+0xc2>
 8007ab0:	9b03      	ldr	r3, [sp, #12]
 8007ab2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007ab4:	1b5b      	subs	r3, r3, r5
 8007ab6:	4628      	mov	r0, r5
 8007ab8:	6013      	str	r3, [r2, #0]
 8007aba:	b004      	add	sp, #16
 8007abc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007ac0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007ac4:	eb00 0904 	add.w	r9, r0, r4
 8007ac8:	d1e5      	bne.n	8007a96 <__cvt+0x6a>
 8007aca:	7803      	ldrb	r3, [r0, #0]
 8007acc:	2b30      	cmp	r3, #48	@ 0x30
 8007ace:	d10a      	bne.n	8007ae6 <__cvt+0xba>
 8007ad0:	2200      	movs	r2, #0
 8007ad2:	2300      	movs	r3, #0
 8007ad4:	4630      	mov	r0, r6
 8007ad6:	4639      	mov	r1, r7
 8007ad8:	f7f9 f806 	bl	8000ae8 <__aeabi_dcmpeq>
 8007adc:	b918      	cbnz	r0, 8007ae6 <__cvt+0xba>
 8007ade:	f1c4 0401 	rsb	r4, r4, #1
 8007ae2:	f8ca 4000 	str.w	r4, [sl]
 8007ae6:	f8da 3000 	ldr.w	r3, [sl]
 8007aea:	4499      	add	r9, r3
 8007aec:	e7d3      	b.n	8007a96 <__cvt+0x6a>
 8007aee:	1c59      	adds	r1, r3, #1
 8007af0:	9103      	str	r1, [sp, #12]
 8007af2:	701a      	strb	r2, [r3, #0]
 8007af4:	e7d9      	b.n	8007aaa <__cvt+0x7e>

08007af6 <__exponent>:
 8007af6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007af8:	2900      	cmp	r1, #0
 8007afa:	bfba      	itte	lt
 8007afc:	4249      	neglt	r1, r1
 8007afe:	232d      	movlt	r3, #45	@ 0x2d
 8007b00:	232b      	movge	r3, #43	@ 0x2b
 8007b02:	2909      	cmp	r1, #9
 8007b04:	7002      	strb	r2, [r0, #0]
 8007b06:	7043      	strb	r3, [r0, #1]
 8007b08:	dd29      	ble.n	8007b5e <__exponent+0x68>
 8007b0a:	f10d 0307 	add.w	r3, sp, #7
 8007b0e:	461d      	mov	r5, r3
 8007b10:	270a      	movs	r7, #10
 8007b12:	461a      	mov	r2, r3
 8007b14:	fbb1 f6f7 	udiv	r6, r1, r7
 8007b18:	fb07 1416 	mls	r4, r7, r6, r1
 8007b1c:	3430      	adds	r4, #48	@ 0x30
 8007b1e:	f802 4c01 	strb.w	r4, [r2, #-1]
 8007b22:	460c      	mov	r4, r1
 8007b24:	2c63      	cmp	r4, #99	@ 0x63
 8007b26:	f103 33ff 	add.w	r3, r3, #4294967295
 8007b2a:	4631      	mov	r1, r6
 8007b2c:	dcf1      	bgt.n	8007b12 <__exponent+0x1c>
 8007b2e:	3130      	adds	r1, #48	@ 0x30
 8007b30:	1e94      	subs	r4, r2, #2
 8007b32:	f803 1c01 	strb.w	r1, [r3, #-1]
 8007b36:	1c41      	adds	r1, r0, #1
 8007b38:	4623      	mov	r3, r4
 8007b3a:	42ab      	cmp	r3, r5
 8007b3c:	d30a      	bcc.n	8007b54 <__exponent+0x5e>
 8007b3e:	f10d 0309 	add.w	r3, sp, #9
 8007b42:	1a9b      	subs	r3, r3, r2
 8007b44:	42ac      	cmp	r4, r5
 8007b46:	bf88      	it	hi
 8007b48:	2300      	movhi	r3, #0
 8007b4a:	3302      	adds	r3, #2
 8007b4c:	4403      	add	r3, r0
 8007b4e:	1a18      	subs	r0, r3, r0
 8007b50:	b003      	add	sp, #12
 8007b52:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007b54:	f813 6b01 	ldrb.w	r6, [r3], #1
 8007b58:	f801 6f01 	strb.w	r6, [r1, #1]!
 8007b5c:	e7ed      	b.n	8007b3a <__exponent+0x44>
 8007b5e:	2330      	movs	r3, #48	@ 0x30
 8007b60:	3130      	adds	r1, #48	@ 0x30
 8007b62:	7083      	strb	r3, [r0, #2]
 8007b64:	70c1      	strb	r1, [r0, #3]
 8007b66:	1d03      	adds	r3, r0, #4
 8007b68:	e7f1      	b.n	8007b4e <__exponent+0x58>
	...

08007b6c <_printf_float>:
 8007b6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b70:	b08d      	sub	sp, #52	@ 0x34
 8007b72:	460c      	mov	r4, r1
 8007b74:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8007b78:	4616      	mov	r6, r2
 8007b7a:	461f      	mov	r7, r3
 8007b7c:	4605      	mov	r5, r0
 8007b7e:	f000 fd5d 	bl	800863c <_localeconv_r>
 8007b82:	6803      	ldr	r3, [r0, #0]
 8007b84:	9304      	str	r3, [sp, #16]
 8007b86:	4618      	mov	r0, r3
 8007b88:	f7f8 fb82 	bl	8000290 <strlen>
 8007b8c:	2300      	movs	r3, #0
 8007b8e:	930a      	str	r3, [sp, #40]	@ 0x28
 8007b90:	f8d8 3000 	ldr.w	r3, [r8]
 8007b94:	9005      	str	r0, [sp, #20]
 8007b96:	3307      	adds	r3, #7
 8007b98:	f023 0307 	bic.w	r3, r3, #7
 8007b9c:	f103 0208 	add.w	r2, r3, #8
 8007ba0:	f894 a018 	ldrb.w	sl, [r4, #24]
 8007ba4:	f8d4 b000 	ldr.w	fp, [r4]
 8007ba8:	f8c8 2000 	str.w	r2, [r8]
 8007bac:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007bb0:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8007bb4:	9307      	str	r3, [sp, #28]
 8007bb6:	f8cd 8018 	str.w	r8, [sp, #24]
 8007bba:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8007bbe:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007bc2:	4b9c      	ldr	r3, [pc, #624]	@ (8007e34 <_printf_float+0x2c8>)
 8007bc4:	f04f 32ff 	mov.w	r2, #4294967295
 8007bc8:	f7f8 ffc0 	bl	8000b4c <__aeabi_dcmpun>
 8007bcc:	bb70      	cbnz	r0, 8007c2c <_printf_float+0xc0>
 8007bce:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007bd2:	4b98      	ldr	r3, [pc, #608]	@ (8007e34 <_printf_float+0x2c8>)
 8007bd4:	f04f 32ff 	mov.w	r2, #4294967295
 8007bd8:	f7f8 ff9a 	bl	8000b10 <__aeabi_dcmple>
 8007bdc:	bb30      	cbnz	r0, 8007c2c <_printf_float+0xc0>
 8007bde:	2200      	movs	r2, #0
 8007be0:	2300      	movs	r3, #0
 8007be2:	4640      	mov	r0, r8
 8007be4:	4649      	mov	r1, r9
 8007be6:	f7f8 ff89 	bl	8000afc <__aeabi_dcmplt>
 8007bea:	b110      	cbz	r0, 8007bf2 <_printf_float+0x86>
 8007bec:	232d      	movs	r3, #45	@ 0x2d
 8007bee:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007bf2:	4a91      	ldr	r2, [pc, #580]	@ (8007e38 <_printf_float+0x2cc>)
 8007bf4:	4b91      	ldr	r3, [pc, #580]	@ (8007e3c <_printf_float+0x2d0>)
 8007bf6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8007bfa:	bf94      	ite	ls
 8007bfc:	4690      	movls	r8, r2
 8007bfe:	4698      	movhi	r8, r3
 8007c00:	2303      	movs	r3, #3
 8007c02:	6123      	str	r3, [r4, #16]
 8007c04:	f02b 0304 	bic.w	r3, fp, #4
 8007c08:	6023      	str	r3, [r4, #0]
 8007c0a:	f04f 0900 	mov.w	r9, #0
 8007c0e:	9700      	str	r7, [sp, #0]
 8007c10:	4633      	mov	r3, r6
 8007c12:	aa0b      	add	r2, sp, #44	@ 0x2c
 8007c14:	4621      	mov	r1, r4
 8007c16:	4628      	mov	r0, r5
 8007c18:	f000 f9d2 	bl	8007fc0 <_printf_common>
 8007c1c:	3001      	adds	r0, #1
 8007c1e:	f040 808d 	bne.w	8007d3c <_printf_float+0x1d0>
 8007c22:	f04f 30ff 	mov.w	r0, #4294967295
 8007c26:	b00d      	add	sp, #52	@ 0x34
 8007c28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c2c:	4642      	mov	r2, r8
 8007c2e:	464b      	mov	r3, r9
 8007c30:	4640      	mov	r0, r8
 8007c32:	4649      	mov	r1, r9
 8007c34:	f7f8 ff8a 	bl	8000b4c <__aeabi_dcmpun>
 8007c38:	b140      	cbz	r0, 8007c4c <_printf_float+0xe0>
 8007c3a:	464b      	mov	r3, r9
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	bfbc      	itt	lt
 8007c40:	232d      	movlt	r3, #45	@ 0x2d
 8007c42:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8007c46:	4a7e      	ldr	r2, [pc, #504]	@ (8007e40 <_printf_float+0x2d4>)
 8007c48:	4b7e      	ldr	r3, [pc, #504]	@ (8007e44 <_printf_float+0x2d8>)
 8007c4a:	e7d4      	b.n	8007bf6 <_printf_float+0x8a>
 8007c4c:	6863      	ldr	r3, [r4, #4]
 8007c4e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8007c52:	9206      	str	r2, [sp, #24]
 8007c54:	1c5a      	adds	r2, r3, #1
 8007c56:	d13b      	bne.n	8007cd0 <_printf_float+0x164>
 8007c58:	2306      	movs	r3, #6
 8007c5a:	6063      	str	r3, [r4, #4]
 8007c5c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8007c60:	2300      	movs	r3, #0
 8007c62:	6022      	str	r2, [r4, #0]
 8007c64:	9303      	str	r3, [sp, #12]
 8007c66:	ab0a      	add	r3, sp, #40	@ 0x28
 8007c68:	e9cd a301 	strd	sl, r3, [sp, #4]
 8007c6c:	ab09      	add	r3, sp, #36	@ 0x24
 8007c6e:	9300      	str	r3, [sp, #0]
 8007c70:	6861      	ldr	r1, [r4, #4]
 8007c72:	ec49 8b10 	vmov	d0, r8, r9
 8007c76:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8007c7a:	4628      	mov	r0, r5
 8007c7c:	f7ff fed6 	bl	8007a2c <__cvt>
 8007c80:	9b06      	ldr	r3, [sp, #24]
 8007c82:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007c84:	2b47      	cmp	r3, #71	@ 0x47
 8007c86:	4680      	mov	r8, r0
 8007c88:	d129      	bne.n	8007cde <_printf_float+0x172>
 8007c8a:	1cc8      	adds	r0, r1, #3
 8007c8c:	db02      	blt.n	8007c94 <_printf_float+0x128>
 8007c8e:	6863      	ldr	r3, [r4, #4]
 8007c90:	4299      	cmp	r1, r3
 8007c92:	dd41      	ble.n	8007d18 <_printf_float+0x1ac>
 8007c94:	f1aa 0a02 	sub.w	sl, sl, #2
 8007c98:	fa5f fa8a 	uxtb.w	sl, sl
 8007c9c:	3901      	subs	r1, #1
 8007c9e:	4652      	mov	r2, sl
 8007ca0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8007ca4:	9109      	str	r1, [sp, #36]	@ 0x24
 8007ca6:	f7ff ff26 	bl	8007af6 <__exponent>
 8007caa:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007cac:	1813      	adds	r3, r2, r0
 8007cae:	2a01      	cmp	r2, #1
 8007cb0:	4681      	mov	r9, r0
 8007cb2:	6123      	str	r3, [r4, #16]
 8007cb4:	dc02      	bgt.n	8007cbc <_printf_float+0x150>
 8007cb6:	6822      	ldr	r2, [r4, #0]
 8007cb8:	07d2      	lsls	r2, r2, #31
 8007cba:	d501      	bpl.n	8007cc0 <_printf_float+0x154>
 8007cbc:	3301      	adds	r3, #1
 8007cbe:	6123      	str	r3, [r4, #16]
 8007cc0:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d0a2      	beq.n	8007c0e <_printf_float+0xa2>
 8007cc8:	232d      	movs	r3, #45	@ 0x2d
 8007cca:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007cce:	e79e      	b.n	8007c0e <_printf_float+0xa2>
 8007cd0:	9a06      	ldr	r2, [sp, #24]
 8007cd2:	2a47      	cmp	r2, #71	@ 0x47
 8007cd4:	d1c2      	bne.n	8007c5c <_printf_float+0xf0>
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	d1c0      	bne.n	8007c5c <_printf_float+0xf0>
 8007cda:	2301      	movs	r3, #1
 8007cdc:	e7bd      	b.n	8007c5a <_printf_float+0xee>
 8007cde:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007ce2:	d9db      	bls.n	8007c9c <_printf_float+0x130>
 8007ce4:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8007ce8:	d118      	bne.n	8007d1c <_printf_float+0x1b0>
 8007cea:	2900      	cmp	r1, #0
 8007cec:	6863      	ldr	r3, [r4, #4]
 8007cee:	dd0b      	ble.n	8007d08 <_printf_float+0x19c>
 8007cf0:	6121      	str	r1, [r4, #16]
 8007cf2:	b913      	cbnz	r3, 8007cfa <_printf_float+0x18e>
 8007cf4:	6822      	ldr	r2, [r4, #0]
 8007cf6:	07d0      	lsls	r0, r2, #31
 8007cf8:	d502      	bpl.n	8007d00 <_printf_float+0x194>
 8007cfa:	3301      	adds	r3, #1
 8007cfc:	440b      	add	r3, r1
 8007cfe:	6123      	str	r3, [r4, #16]
 8007d00:	65a1      	str	r1, [r4, #88]	@ 0x58
 8007d02:	f04f 0900 	mov.w	r9, #0
 8007d06:	e7db      	b.n	8007cc0 <_printf_float+0x154>
 8007d08:	b913      	cbnz	r3, 8007d10 <_printf_float+0x1a4>
 8007d0a:	6822      	ldr	r2, [r4, #0]
 8007d0c:	07d2      	lsls	r2, r2, #31
 8007d0e:	d501      	bpl.n	8007d14 <_printf_float+0x1a8>
 8007d10:	3302      	adds	r3, #2
 8007d12:	e7f4      	b.n	8007cfe <_printf_float+0x192>
 8007d14:	2301      	movs	r3, #1
 8007d16:	e7f2      	b.n	8007cfe <_printf_float+0x192>
 8007d18:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8007d1c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007d1e:	4299      	cmp	r1, r3
 8007d20:	db05      	blt.n	8007d2e <_printf_float+0x1c2>
 8007d22:	6823      	ldr	r3, [r4, #0]
 8007d24:	6121      	str	r1, [r4, #16]
 8007d26:	07d8      	lsls	r0, r3, #31
 8007d28:	d5ea      	bpl.n	8007d00 <_printf_float+0x194>
 8007d2a:	1c4b      	adds	r3, r1, #1
 8007d2c:	e7e7      	b.n	8007cfe <_printf_float+0x192>
 8007d2e:	2900      	cmp	r1, #0
 8007d30:	bfd4      	ite	le
 8007d32:	f1c1 0202 	rsble	r2, r1, #2
 8007d36:	2201      	movgt	r2, #1
 8007d38:	4413      	add	r3, r2
 8007d3a:	e7e0      	b.n	8007cfe <_printf_float+0x192>
 8007d3c:	6823      	ldr	r3, [r4, #0]
 8007d3e:	055a      	lsls	r2, r3, #21
 8007d40:	d407      	bmi.n	8007d52 <_printf_float+0x1e6>
 8007d42:	6923      	ldr	r3, [r4, #16]
 8007d44:	4642      	mov	r2, r8
 8007d46:	4631      	mov	r1, r6
 8007d48:	4628      	mov	r0, r5
 8007d4a:	47b8      	blx	r7
 8007d4c:	3001      	adds	r0, #1
 8007d4e:	d12b      	bne.n	8007da8 <_printf_float+0x23c>
 8007d50:	e767      	b.n	8007c22 <_printf_float+0xb6>
 8007d52:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007d56:	f240 80dd 	bls.w	8007f14 <_printf_float+0x3a8>
 8007d5a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007d5e:	2200      	movs	r2, #0
 8007d60:	2300      	movs	r3, #0
 8007d62:	f7f8 fec1 	bl	8000ae8 <__aeabi_dcmpeq>
 8007d66:	2800      	cmp	r0, #0
 8007d68:	d033      	beq.n	8007dd2 <_printf_float+0x266>
 8007d6a:	4a37      	ldr	r2, [pc, #220]	@ (8007e48 <_printf_float+0x2dc>)
 8007d6c:	2301      	movs	r3, #1
 8007d6e:	4631      	mov	r1, r6
 8007d70:	4628      	mov	r0, r5
 8007d72:	47b8      	blx	r7
 8007d74:	3001      	adds	r0, #1
 8007d76:	f43f af54 	beq.w	8007c22 <_printf_float+0xb6>
 8007d7a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8007d7e:	4543      	cmp	r3, r8
 8007d80:	db02      	blt.n	8007d88 <_printf_float+0x21c>
 8007d82:	6823      	ldr	r3, [r4, #0]
 8007d84:	07d8      	lsls	r0, r3, #31
 8007d86:	d50f      	bpl.n	8007da8 <_printf_float+0x23c>
 8007d88:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007d8c:	4631      	mov	r1, r6
 8007d8e:	4628      	mov	r0, r5
 8007d90:	47b8      	blx	r7
 8007d92:	3001      	adds	r0, #1
 8007d94:	f43f af45 	beq.w	8007c22 <_printf_float+0xb6>
 8007d98:	f04f 0900 	mov.w	r9, #0
 8007d9c:	f108 38ff 	add.w	r8, r8, #4294967295
 8007da0:	f104 0a1a 	add.w	sl, r4, #26
 8007da4:	45c8      	cmp	r8, r9
 8007da6:	dc09      	bgt.n	8007dbc <_printf_float+0x250>
 8007da8:	6823      	ldr	r3, [r4, #0]
 8007daa:	079b      	lsls	r3, r3, #30
 8007dac:	f100 8103 	bmi.w	8007fb6 <_printf_float+0x44a>
 8007db0:	68e0      	ldr	r0, [r4, #12]
 8007db2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007db4:	4298      	cmp	r0, r3
 8007db6:	bfb8      	it	lt
 8007db8:	4618      	movlt	r0, r3
 8007dba:	e734      	b.n	8007c26 <_printf_float+0xba>
 8007dbc:	2301      	movs	r3, #1
 8007dbe:	4652      	mov	r2, sl
 8007dc0:	4631      	mov	r1, r6
 8007dc2:	4628      	mov	r0, r5
 8007dc4:	47b8      	blx	r7
 8007dc6:	3001      	adds	r0, #1
 8007dc8:	f43f af2b 	beq.w	8007c22 <_printf_float+0xb6>
 8007dcc:	f109 0901 	add.w	r9, r9, #1
 8007dd0:	e7e8      	b.n	8007da4 <_printf_float+0x238>
 8007dd2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	dc39      	bgt.n	8007e4c <_printf_float+0x2e0>
 8007dd8:	4a1b      	ldr	r2, [pc, #108]	@ (8007e48 <_printf_float+0x2dc>)
 8007dda:	2301      	movs	r3, #1
 8007ddc:	4631      	mov	r1, r6
 8007dde:	4628      	mov	r0, r5
 8007de0:	47b8      	blx	r7
 8007de2:	3001      	adds	r0, #1
 8007de4:	f43f af1d 	beq.w	8007c22 <_printf_float+0xb6>
 8007de8:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8007dec:	ea59 0303 	orrs.w	r3, r9, r3
 8007df0:	d102      	bne.n	8007df8 <_printf_float+0x28c>
 8007df2:	6823      	ldr	r3, [r4, #0]
 8007df4:	07d9      	lsls	r1, r3, #31
 8007df6:	d5d7      	bpl.n	8007da8 <_printf_float+0x23c>
 8007df8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007dfc:	4631      	mov	r1, r6
 8007dfe:	4628      	mov	r0, r5
 8007e00:	47b8      	blx	r7
 8007e02:	3001      	adds	r0, #1
 8007e04:	f43f af0d 	beq.w	8007c22 <_printf_float+0xb6>
 8007e08:	f04f 0a00 	mov.w	sl, #0
 8007e0c:	f104 0b1a 	add.w	fp, r4, #26
 8007e10:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007e12:	425b      	negs	r3, r3
 8007e14:	4553      	cmp	r3, sl
 8007e16:	dc01      	bgt.n	8007e1c <_printf_float+0x2b0>
 8007e18:	464b      	mov	r3, r9
 8007e1a:	e793      	b.n	8007d44 <_printf_float+0x1d8>
 8007e1c:	2301      	movs	r3, #1
 8007e1e:	465a      	mov	r2, fp
 8007e20:	4631      	mov	r1, r6
 8007e22:	4628      	mov	r0, r5
 8007e24:	47b8      	blx	r7
 8007e26:	3001      	adds	r0, #1
 8007e28:	f43f aefb 	beq.w	8007c22 <_printf_float+0xb6>
 8007e2c:	f10a 0a01 	add.w	sl, sl, #1
 8007e30:	e7ee      	b.n	8007e10 <_printf_float+0x2a4>
 8007e32:	bf00      	nop
 8007e34:	7fefffff 	.word	0x7fefffff
 8007e38:	0800addd 	.word	0x0800addd
 8007e3c:	0800ade1 	.word	0x0800ade1
 8007e40:	0800ade5 	.word	0x0800ade5
 8007e44:	0800ade9 	.word	0x0800ade9
 8007e48:	0800aded 	.word	0x0800aded
 8007e4c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007e4e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007e52:	4553      	cmp	r3, sl
 8007e54:	bfa8      	it	ge
 8007e56:	4653      	movge	r3, sl
 8007e58:	2b00      	cmp	r3, #0
 8007e5a:	4699      	mov	r9, r3
 8007e5c:	dc36      	bgt.n	8007ecc <_printf_float+0x360>
 8007e5e:	f04f 0b00 	mov.w	fp, #0
 8007e62:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007e66:	f104 021a 	add.w	r2, r4, #26
 8007e6a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007e6c:	9306      	str	r3, [sp, #24]
 8007e6e:	eba3 0309 	sub.w	r3, r3, r9
 8007e72:	455b      	cmp	r3, fp
 8007e74:	dc31      	bgt.n	8007eda <_printf_float+0x36e>
 8007e76:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007e78:	459a      	cmp	sl, r3
 8007e7a:	dc3a      	bgt.n	8007ef2 <_printf_float+0x386>
 8007e7c:	6823      	ldr	r3, [r4, #0]
 8007e7e:	07da      	lsls	r2, r3, #31
 8007e80:	d437      	bmi.n	8007ef2 <_printf_float+0x386>
 8007e82:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007e84:	ebaa 0903 	sub.w	r9, sl, r3
 8007e88:	9b06      	ldr	r3, [sp, #24]
 8007e8a:	ebaa 0303 	sub.w	r3, sl, r3
 8007e8e:	4599      	cmp	r9, r3
 8007e90:	bfa8      	it	ge
 8007e92:	4699      	movge	r9, r3
 8007e94:	f1b9 0f00 	cmp.w	r9, #0
 8007e98:	dc33      	bgt.n	8007f02 <_printf_float+0x396>
 8007e9a:	f04f 0800 	mov.w	r8, #0
 8007e9e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007ea2:	f104 0b1a 	add.w	fp, r4, #26
 8007ea6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ea8:	ebaa 0303 	sub.w	r3, sl, r3
 8007eac:	eba3 0309 	sub.w	r3, r3, r9
 8007eb0:	4543      	cmp	r3, r8
 8007eb2:	f77f af79 	ble.w	8007da8 <_printf_float+0x23c>
 8007eb6:	2301      	movs	r3, #1
 8007eb8:	465a      	mov	r2, fp
 8007eba:	4631      	mov	r1, r6
 8007ebc:	4628      	mov	r0, r5
 8007ebe:	47b8      	blx	r7
 8007ec0:	3001      	adds	r0, #1
 8007ec2:	f43f aeae 	beq.w	8007c22 <_printf_float+0xb6>
 8007ec6:	f108 0801 	add.w	r8, r8, #1
 8007eca:	e7ec      	b.n	8007ea6 <_printf_float+0x33a>
 8007ecc:	4642      	mov	r2, r8
 8007ece:	4631      	mov	r1, r6
 8007ed0:	4628      	mov	r0, r5
 8007ed2:	47b8      	blx	r7
 8007ed4:	3001      	adds	r0, #1
 8007ed6:	d1c2      	bne.n	8007e5e <_printf_float+0x2f2>
 8007ed8:	e6a3      	b.n	8007c22 <_printf_float+0xb6>
 8007eda:	2301      	movs	r3, #1
 8007edc:	4631      	mov	r1, r6
 8007ede:	4628      	mov	r0, r5
 8007ee0:	9206      	str	r2, [sp, #24]
 8007ee2:	47b8      	blx	r7
 8007ee4:	3001      	adds	r0, #1
 8007ee6:	f43f ae9c 	beq.w	8007c22 <_printf_float+0xb6>
 8007eea:	9a06      	ldr	r2, [sp, #24]
 8007eec:	f10b 0b01 	add.w	fp, fp, #1
 8007ef0:	e7bb      	b.n	8007e6a <_printf_float+0x2fe>
 8007ef2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007ef6:	4631      	mov	r1, r6
 8007ef8:	4628      	mov	r0, r5
 8007efa:	47b8      	blx	r7
 8007efc:	3001      	adds	r0, #1
 8007efe:	d1c0      	bne.n	8007e82 <_printf_float+0x316>
 8007f00:	e68f      	b.n	8007c22 <_printf_float+0xb6>
 8007f02:	9a06      	ldr	r2, [sp, #24]
 8007f04:	464b      	mov	r3, r9
 8007f06:	4442      	add	r2, r8
 8007f08:	4631      	mov	r1, r6
 8007f0a:	4628      	mov	r0, r5
 8007f0c:	47b8      	blx	r7
 8007f0e:	3001      	adds	r0, #1
 8007f10:	d1c3      	bne.n	8007e9a <_printf_float+0x32e>
 8007f12:	e686      	b.n	8007c22 <_printf_float+0xb6>
 8007f14:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007f18:	f1ba 0f01 	cmp.w	sl, #1
 8007f1c:	dc01      	bgt.n	8007f22 <_printf_float+0x3b6>
 8007f1e:	07db      	lsls	r3, r3, #31
 8007f20:	d536      	bpl.n	8007f90 <_printf_float+0x424>
 8007f22:	2301      	movs	r3, #1
 8007f24:	4642      	mov	r2, r8
 8007f26:	4631      	mov	r1, r6
 8007f28:	4628      	mov	r0, r5
 8007f2a:	47b8      	blx	r7
 8007f2c:	3001      	adds	r0, #1
 8007f2e:	f43f ae78 	beq.w	8007c22 <_printf_float+0xb6>
 8007f32:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007f36:	4631      	mov	r1, r6
 8007f38:	4628      	mov	r0, r5
 8007f3a:	47b8      	blx	r7
 8007f3c:	3001      	adds	r0, #1
 8007f3e:	f43f ae70 	beq.w	8007c22 <_printf_float+0xb6>
 8007f42:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007f46:	2200      	movs	r2, #0
 8007f48:	2300      	movs	r3, #0
 8007f4a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007f4e:	f7f8 fdcb 	bl	8000ae8 <__aeabi_dcmpeq>
 8007f52:	b9c0      	cbnz	r0, 8007f86 <_printf_float+0x41a>
 8007f54:	4653      	mov	r3, sl
 8007f56:	f108 0201 	add.w	r2, r8, #1
 8007f5a:	4631      	mov	r1, r6
 8007f5c:	4628      	mov	r0, r5
 8007f5e:	47b8      	blx	r7
 8007f60:	3001      	adds	r0, #1
 8007f62:	d10c      	bne.n	8007f7e <_printf_float+0x412>
 8007f64:	e65d      	b.n	8007c22 <_printf_float+0xb6>
 8007f66:	2301      	movs	r3, #1
 8007f68:	465a      	mov	r2, fp
 8007f6a:	4631      	mov	r1, r6
 8007f6c:	4628      	mov	r0, r5
 8007f6e:	47b8      	blx	r7
 8007f70:	3001      	adds	r0, #1
 8007f72:	f43f ae56 	beq.w	8007c22 <_printf_float+0xb6>
 8007f76:	f108 0801 	add.w	r8, r8, #1
 8007f7a:	45d0      	cmp	r8, sl
 8007f7c:	dbf3      	blt.n	8007f66 <_printf_float+0x3fa>
 8007f7e:	464b      	mov	r3, r9
 8007f80:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8007f84:	e6df      	b.n	8007d46 <_printf_float+0x1da>
 8007f86:	f04f 0800 	mov.w	r8, #0
 8007f8a:	f104 0b1a 	add.w	fp, r4, #26
 8007f8e:	e7f4      	b.n	8007f7a <_printf_float+0x40e>
 8007f90:	2301      	movs	r3, #1
 8007f92:	4642      	mov	r2, r8
 8007f94:	e7e1      	b.n	8007f5a <_printf_float+0x3ee>
 8007f96:	2301      	movs	r3, #1
 8007f98:	464a      	mov	r2, r9
 8007f9a:	4631      	mov	r1, r6
 8007f9c:	4628      	mov	r0, r5
 8007f9e:	47b8      	blx	r7
 8007fa0:	3001      	adds	r0, #1
 8007fa2:	f43f ae3e 	beq.w	8007c22 <_printf_float+0xb6>
 8007fa6:	f108 0801 	add.w	r8, r8, #1
 8007faa:	68e3      	ldr	r3, [r4, #12]
 8007fac:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007fae:	1a5b      	subs	r3, r3, r1
 8007fb0:	4543      	cmp	r3, r8
 8007fb2:	dcf0      	bgt.n	8007f96 <_printf_float+0x42a>
 8007fb4:	e6fc      	b.n	8007db0 <_printf_float+0x244>
 8007fb6:	f04f 0800 	mov.w	r8, #0
 8007fba:	f104 0919 	add.w	r9, r4, #25
 8007fbe:	e7f4      	b.n	8007faa <_printf_float+0x43e>

08007fc0 <_printf_common>:
 8007fc0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007fc4:	4616      	mov	r6, r2
 8007fc6:	4698      	mov	r8, r3
 8007fc8:	688a      	ldr	r2, [r1, #8]
 8007fca:	690b      	ldr	r3, [r1, #16]
 8007fcc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007fd0:	4293      	cmp	r3, r2
 8007fd2:	bfb8      	it	lt
 8007fd4:	4613      	movlt	r3, r2
 8007fd6:	6033      	str	r3, [r6, #0]
 8007fd8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007fdc:	4607      	mov	r7, r0
 8007fde:	460c      	mov	r4, r1
 8007fe0:	b10a      	cbz	r2, 8007fe6 <_printf_common+0x26>
 8007fe2:	3301      	adds	r3, #1
 8007fe4:	6033      	str	r3, [r6, #0]
 8007fe6:	6823      	ldr	r3, [r4, #0]
 8007fe8:	0699      	lsls	r1, r3, #26
 8007fea:	bf42      	ittt	mi
 8007fec:	6833      	ldrmi	r3, [r6, #0]
 8007fee:	3302      	addmi	r3, #2
 8007ff0:	6033      	strmi	r3, [r6, #0]
 8007ff2:	6825      	ldr	r5, [r4, #0]
 8007ff4:	f015 0506 	ands.w	r5, r5, #6
 8007ff8:	d106      	bne.n	8008008 <_printf_common+0x48>
 8007ffa:	f104 0a19 	add.w	sl, r4, #25
 8007ffe:	68e3      	ldr	r3, [r4, #12]
 8008000:	6832      	ldr	r2, [r6, #0]
 8008002:	1a9b      	subs	r3, r3, r2
 8008004:	42ab      	cmp	r3, r5
 8008006:	dc26      	bgt.n	8008056 <_printf_common+0x96>
 8008008:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800800c:	6822      	ldr	r2, [r4, #0]
 800800e:	3b00      	subs	r3, #0
 8008010:	bf18      	it	ne
 8008012:	2301      	movne	r3, #1
 8008014:	0692      	lsls	r2, r2, #26
 8008016:	d42b      	bmi.n	8008070 <_printf_common+0xb0>
 8008018:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800801c:	4641      	mov	r1, r8
 800801e:	4638      	mov	r0, r7
 8008020:	47c8      	blx	r9
 8008022:	3001      	adds	r0, #1
 8008024:	d01e      	beq.n	8008064 <_printf_common+0xa4>
 8008026:	6823      	ldr	r3, [r4, #0]
 8008028:	6922      	ldr	r2, [r4, #16]
 800802a:	f003 0306 	and.w	r3, r3, #6
 800802e:	2b04      	cmp	r3, #4
 8008030:	bf02      	ittt	eq
 8008032:	68e5      	ldreq	r5, [r4, #12]
 8008034:	6833      	ldreq	r3, [r6, #0]
 8008036:	1aed      	subeq	r5, r5, r3
 8008038:	68a3      	ldr	r3, [r4, #8]
 800803a:	bf0c      	ite	eq
 800803c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008040:	2500      	movne	r5, #0
 8008042:	4293      	cmp	r3, r2
 8008044:	bfc4      	itt	gt
 8008046:	1a9b      	subgt	r3, r3, r2
 8008048:	18ed      	addgt	r5, r5, r3
 800804a:	2600      	movs	r6, #0
 800804c:	341a      	adds	r4, #26
 800804e:	42b5      	cmp	r5, r6
 8008050:	d11a      	bne.n	8008088 <_printf_common+0xc8>
 8008052:	2000      	movs	r0, #0
 8008054:	e008      	b.n	8008068 <_printf_common+0xa8>
 8008056:	2301      	movs	r3, #1
 8008058:	4652      	mov	r2, sl
 800805a:	4641      	mov	r1, r8
 800805c:	4638      	mov	r0, r7
 800805e:	47c8      	blx	r9
 8008060:	3001      	adds	r0, #1
 8008062:	d103      	bne.n	800806c <_printf_common+0xac>
 8008064:	f04f 30ff 	mov.w	r0, #4294967295
 8008068:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800806c:	3501      	adds	r5, #1
 800806e:	e7c6      	b.n	8007ffe <_printf_common+0x3e>
 8008070:	18e1      	adds	r1, r4, r3
 8008072:	1c5a      	adds	r2, r3, #1
 8008074:	2030      	movs	r0, #48	@ 0x30
 8008076:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800807a:	4422      	add	r2, r4
 800807c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008080:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008084:	3302      	adds	r3, #2
 8008086:	e7c7      	b.n	8008018 <_printf_common+0x58>
 8008088:	2301      	movs	r3, #1
 800808a:	4622      	mov	r2, r4
 800808c:	4641      	mov	r1, r8
 800808e:	4638      	mov	r0, r7
 8008090:	47c8      	blx	r9
 8008092:	3001      	adds	r0, #1
 8008094:	d0e6      	beq.n	8008064 <_printf_common+0xa4>
 8008096:	3601      	adds	r6, #1
 8008098:	e7d9      	b.n	800804e <_printf_common+0x8e>
	...

0800809c <_printf_i>:
 800809c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80080a0:	7e0f      	ldrb	r7, [r1, #24]
 80080a2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80080a4:	2f78      	cmp	r7, #120	@ 0x78
 80080a6:	4691      	mov	r9, r2
 80080a8:	4680      	mov	r8, r0
 80080aa:	460c      	mov	r4, r1
 80080ac:	469a      	mov	sl, r3
 80080ae:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80080b2:	d807      	bhi.n	80080c4 <_printf_i+0x28>
 80080b4:	2f62      	cmp	r7, #98	@ 0x62
 80080b6:	d80a      	bhi.n	80080ce <_printf_i+0x32>
 80080b8:	2f00      	cmp	r7, #0
 80080ba:	f000 80d2 	beq.w	8008262 <_printf_i+0x1c6>
 80080be:	2f58      	cmp	r7, #88	@ 0x58
 80080c0:	f000 80b9 	beq.w	8008236 <_printf_i+0x19a>
 80080c4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80080c8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80080cc:	e03a      	b.n	8008144 <_printf_i+0xa8>
 80080ce:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80080d2:	2b15      	cmp	r3, #21
 80080d4:	d8f6      	bhi.n	80080c4 <_printf_i+0x28>
 80080d6:	a101      	add	r1, pc, #4	@ (adr r1, 80080dc <_printf_i+0x40>)
 80080d8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80080dc:	08008135 	.word	0x08008135
 80080e0:	08008149 	.word	0x08008149
 80080e4:	080080c5 	.word	0x080080c5
 80080e8:	080080c5 	.word	0x080080c5
 80080ec:	080080c5 	.word	0x080080c5
 80080f0:	080080c5 	.word	0x080080c5
 80080f4:	08008149 	.word	0x08008149
 80080f8:	080080c5 	.word	0x080080c5
 80080fc:	080080c5 	.word	0x080080c5
 8008100:	080080c5 	.word	0x080080c5
 8008104:	080080c5 	.word	0x080080c5
 8008108:	08008249 	.word	0x08008249
 800810c:	08008173 	.word	0x08008173
 8008110:	08008203 	.word	0x08008203
 8008114:	080080c5 	.word	0x080080c5
 8008118:	080080c5 	.word	0x080080c5
 800811c:	0800826b 	.word	0x0800826b
 8008120:	080080c5 	.word	0x080080c5
 8008124:	08008173 	.word	0x08008173
 8008128:	080080c5 	.word	0x080080c5
 800812c:	080080c5 	.word	0x080080c5
 8008130:	0800820b 	.word	0x0800820b
 8008134:	6833      	ldr	r3, [r6, #0]
 8008136:	1d1a      	adds	r2, r3, #4
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	6032      	str	r2, [r6, #0]
 800813c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008140:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008144:	2301      	movs	r3, #1
 8008146:	e09d      	b.n	8008284 <_printf_i+0x1e8>
 8008148:	6833      	ldr	r3, [r6, #0]
 800814a:	6820      	ldr	r0, [r4, #0]
 800814c:	1d19      	adds	r1, r3, #4
 800814e:	6031      	str	r1, [r6, #0]
 8008150:	0606      	lsls	r6, r0, #24
 8008152:	d501      	bpl.n	8008158 <_printf_i+0xbc>
 8008154:	681d      	ldr	r5, [r3, #0]
 8008156:	e003      	b.n	8008160 <_printf_i+0xc4>
 8008158:	0645      	lsls	r5, r0, #25
 800815a:	d5fb      	bpl.n	8008154 <_printf_i+0xb8>
 800815c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008160:	2d00      	cmp	r5, #0
 8008162:	da03      	bge.n	800816c <_printf_i+0xd0>
 8008164:	232d      	movs	r3, #45	@ 0x2d
 8008166:	426d      	negs	r5, r5
 8008168:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800816c:	4859      	ldr	r0, [pc, #356]	@ (80082d4 <_printf_i+0x238>)
 800816e:	230a      	movs	r3, #10
 8008170:	e011      	b.n	8008196 <_printf_i+0xfa>
 8008172:	6821      	ldr	r1, [r4, #0]
 8008174:	6833      	ldr	r3, [r6, #0]
 8008176:	0608      	lsls	r0, r1, #24
 8008178:	f853 5b04 	ldr.w	r5, [r3], #4
 800817c:	d402      	bmi.n	8008184 <_printf_i+0xe8>
 800817e:	0649      	lsls	r1, r1, #25
 8008180:	bf48      	it	mi
 8008182:	b2ad      	uxthmi	r5, r5
 8008184:	2f6f      	cmp	r7, #111	@ 0x6f
 8008186:	4853      	ldr	r0, [pc, #332]	@ (80082d4 <_printf_i+0x238>)
 8008188:	6033      	str	r3, [r6, #0]
 800818a:	bf14      	ite	ne
 800818c:	230a      	movne	r3, #10
 800818e:	2308      	moveq	r3, #8
 8008190:	2100      	movs	r1, #0
 8008192:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008196:	6866      	ldr	r6, [r4, #4]
 8008198:	60a6      	str	r6, [r4, #8]
 800819a:	2e00      	cmp	r6, #0
 800819c:	bfa2      	ittt	ge
 800819e:	6821      	ldrge	r1, [r4, #0]
 80081a0:	f021 0104 	bicge.w	r1, r1, #4
 80081a4:	6021      	strge	r1, [r4, #0]
 80081a6:	b90d      	cbnz	r5, 80081ac <_printf_i+0x110>
 80081a8:	2e00      	cmp	r6, #0
 80081aa:	d04b      	beq.n	8008244 <_printf_i+0x1a8>
 80081ac:	4616      	mov	r6, r2
 80081ae:	fbb5 f1f3 	udiv	r1, r5, r3
 80081b2:	fb03 5711 	mls	r7, r3, r1, r5
 80081b6:	5dc7      	ldrb	r7, [r0, r7]
 80081b8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80081bc:	462f      	mov	r7, r5
 80081be:	42bb      	cmp	r3, r7
 80081c0:	460d      	mov	r5, r1
 80081c2:	d9f4      	bls.n	80081ae <_printf_i+0x112>
 80081c4:	2b08      	cmp	r3, #8
 80081c6:	d10b      	bne.n	80081e0 <_printf_i+0x144>
 80081c8:	6823      	ldr	r3, [r4, #0]
 80081ca:	07df      	lsls	r7, r3, #31
 80081cc:	d508      	bpl.n	80081e0 <_printf_i+0x144>
 80081ce:	6923      	ldr	r3, [r4, #16]
 80081d0:	6861      	ldr	r1, [r4, #4]
 80081d2:	4299      	cmp	r1, r3
 80081d4:	bfde      	ittt	le
 80081d6:	2330      	movle	r3, #48	@ 0x30
 80081d8:	f806 3c01 	strble.w	r3, [r6, #-1]
 80081dc:	f106 36ff 	addle.w	r6, r6, #4294967295
 80081e0:	1b92      	subs	r2, r2, r6
 80081e2:	6122      	str	r2, [r4, #16]
 80081e4:	f8cd a000 	str.w	sl, [sp]
 80081e8:	464b      	mov	r3, r9
 80081ea:	aa03      	add	r2, sp, #12
 80081ec:	4621      	mov	r1, r4
 80081ee:	4640      	mov	r0, r8
 80081f0:	f7ff fee6 	bl	8007fc0 <_printf_common>
 80081f4:	3001      	adds	r0, #1
 80081f6:	d14a      	bne.n	800828e <_printf_i+0x1f2>
 80081f8:	f04f 30ff 	mov.w	r0, #4294967295
 80081fc:	b004      	add	sp, #16
 80081fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008202:	6823      	ldr	r3, [r4, #0]
 8008204:	f043 0320 	orr.w	r3, r3, #32
 8008208:	6023      	str	r3, [r4, #0]
 800820a:	4833      	ldr	r0, [pc, #204]	@ (80082d8 <_printf_i+0x23c>)
 800820c:	2778      	movs	r7, #120	@ 0x78
 800820e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008212:	6823      	ldr	r3, [r4, #0]
 8008214:	6831      	ldr	r1, [r6, #0]
 8008216:	061f      	lsls	r7, r3, #24
 8008218:	f851 5b04 	ldr.w	r5, [r1], #4
 800821c:	d402      	bmi.n	8008224 <_printf_i+0x188>
 800821e:	065f      	lsls	r7, r3, #25
 8008220:	bf48      	it	mi
 8008222:	b2ad      	uxthmi	r5, r5
 8008224:	6031      	str	r1, [r6, #0]
 8008226:	07d9      	lsls	r1, r3, #31
 8008228:	bf44      	itt	mi
 800822a:	f043 0320 	orrmi.w	r3, r3, #32
 800822e:	6023      	strmi	r3, [r4, #0]
 8008230:	b11d      	cbz	r5, 800823a <_printf_i+0x19e>
 8008232:	2310      	movs	r3, #16
 8008234:	e7ac      	b.n	8008190 <_printf_i+0xf4>
 8008236:	4827      	ldr	r0, [pc, #156]	@ (80082d4 <_printf_i+0x238>)
 8008238:	e7e9      	b.n	800820e <_printf_i+0x172>
 800823a:	6823      	ldr	r3, [r4, #0]
 800823c:	f023 0320 	bic.w	r3, r3, #32
 8008240:	6023      	str	r3, [r4, #0]
 8008242:	e7f6      	b.n	8008232 <_printf_i+0x196>
 8008244:	4616      	mov	r6, r2
 8008246:	e7bd      	b.n	80081c4 <_printf_i+0x128>
 8008248:	6833      	ldr	r3, [r6, #0]
 800824a:	6825      	ldr	r5, [r4, #0]
 800824c:	6961      	ldr	r1, [r4, #20]
 800824e:	1d18      	adds	r0, r3, #4
 8008250:	6030      	str	r0, [r6, #0]
 8008252:	062e      	lsls	r6, r5, #24
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	d501      	bpl.n	800825c <_printf_i+0x1c0>
 8008258:	6019      	str	r1, [r3, #0]
 800825a:	e002      	b.n	8008262 <_printf_i+0x1c6>
 800825c:	0668      	lsls	r0, r5, #25
 800825e:	d5fb      	bpl.n	8008258 <_printf_i+0x1bc>
 8008260:	8019      	strh	r1, [r3, #0]
 8008262:	2300      	movs	r3, #0
 8008264:	6123      	str	r3, [r4, #16]
 8008266:	4616      	mov	r6, r2
 8008268:	e7bc      	b.n	80081e4 <_printf_i+0x148>
 800826a:	6833      	ldr	r3, [r6, #0]
 800826c:	1d1a      	adds	r2, r3, #4
 800826e:	6032      	str	r2, [r6, #0]
 8008270:	681e      	ldr	r6, [r3, #0]
 8008272:	6862      	ldr	r2, [r4, #4]
 8008274:	2100      	movs	r1, #0
 8008276:	4630      	mov	r0, r6
 8008278:	f7f7 ffba 	bl	80001f0 <memchr>
 800827c:	b108      	cbz	r0, 8008282 <_printf_i+0x1e6>
 800827e:	1b80      	subs	r0, r0, r6
 8008280:	6060      	str	r0, [r4, #4]
 8008282:	6863      	ldr	r3, [r4, #4]
 8008284:	6123      	str	r3, [r4, #16]
 8008286:	2300      	movs	r3, #0
 8008288:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800828c:	e7aa      	b.n	80081e4 <_printf_i+0x148>
 800828e:	6923      	ldr	r3, [r4, #16]
 8008290:	4632      	mov	r2, r6
 8008292:	4649      	mov	r1, r9
 8008294:	4640      	mov	r0, r8
 8008296:	47d0      	blx	sl
 8008298:	3001      	adds	r0, #1
 800829a:	d0ad      	beq.n	80081f8 <_printf_i+0x15c>
 800829c:	6823      	ldr	r3, [r4, #0]
 800829e:	079b      	lsls	r3, r3, #30
 80082a0:	d413      	bmi.n	80082ca <_printf_i+0x22e>
 80082a2:	68e0      	ldr	r0, [r4, #12]
 80082a4:	9b03      	ldr	r3, [sp, #12]
 80082a6:	4298      	cmp	r0, r3
 80082a8:	bfb8      	it	lt
 80082aa:	4618      	movlt	r0, r3
 80082ac:	e7a6      	b.n	80081fc <_printf_i+0x160>
 80082ae:	2301      	movs	r3, #1
 80082b0:	4632      	mov	r2, r6
 80082b2:	4649      	mov	r1, r9
 80082b4:	4640      	mov	r0, r8
 80082b6:	47d0      	blx	sl
 80082b8:	3001      	adds	r0, #1
 80082ba:	d09d      	beq.n	80081f8 <_printf_i+0x15c>
 80082bc:	3501      	adds	r5, #1
 80082be:	68e3      	ldr	r3, [r4, #12]
 80082c0:	9903      	ldr	r1, [sp, #12]
 80082c2:	1a5b      	subs	r3, r3, r1
 80082c4:	42ab      	cmp	r3, r5
 80082c6:	dcf2      	bgt.n	80082ae <_printf_i+0x212>
 80082c8:	e7eb      	b.n	80082a2 <_printf_i+0x206>
 80082ca:	2500      	movs	r5, #0
 80082cc:	f104 0619 	add.w	r6, r4, #25
 80082d0:	e7f5      	b.n	80082be <_printf_i+0x222>
 80082d2:	bf00      	nop
 80082d4:	0800adef 	.word	0x0800adef
 80082d8:	0800ae00 	.word	0x0800ae00

080082dc <std>:
 80082dc:	2300      	movs	r3, #0
 80082de:	b510      	push	{r4, lr}
 80082e0:	4604      	mov	r4, r0
 80082e2:	e9c0 3300 	strd	r3, r3, [r0]
 80082e6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80082ea:	6083      	str	r3, [r0, #8]
 80082ec:	8181      	strh	r1, [r0, #12]
 80082ee:	6643      	str	r3, [r0, #100]	@ 0x64
 80082f0:	81c2      	strh	r2, [r0, #14]
 80082f2:	6183      	str	r3, [r0, #24]
 80082f4:	4619      	mov	r1, r3
 80082f6:	2208      	movs	r2, #8
 80082f8:	305c      	adds	r0, #92	@ 0x5c
 80082fa:	f000 f928 	bl	800854e <memset>
 80082fe:	4b0d      	ldr	r3, [pc, #52]	@ (8008334 <std+0x58>)
 8008300:	6263      	str	r3, [r4, #36]	@ 0x24
 8008302:	4b0d      	ldr	r3, [pc, #52]	@ (8008338 <std+0x5c>)
 8008304:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008306:	4b0d      	ldr	r3, [pc, #52]	@ (800833c <std+0x60>)
 8008308:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800830a:	4b0d      	ldr	r3, [pc, #52]	@ (8008340 <std+0x64>)
 800830c:	6323      	str	r3, [r4, #48]	@ 0x30
 800830e:	4b0d      	ldr	r3, [pc, #52]	@ (8008344 <std+0x68>)
 8008310:	6224      	str	r4, [r4, #32]
 8008312:	429c      	cmp	r4, r3
 8008314:	d006      	beq.n	8008324 <std+0x48>
 8008316:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800831a:	4294      	cmp	r4, r2
 800831c:	d002      	beq.n	8008324 <std+0x48>
 800831e:	33d0      	adds	r3, #208	@ 0xd0
 8008320:	429c      	cmp	r4, r3
 8008322:	d105      	bne.n	8008330 <std+0x54>
 8008324:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008328:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800832c:	f000 b9fa 	b.w	8008724 <__retarget_lock_init_recursive>
 8008330:	bd10      	pop	{r4, pc}
 8008332:	bf00      	nop
 8008334:	080084c9 	.word	0x080084c9
 8008338:	080084eb 	.word	0x080084eb
 800833c:	08008523 	.word	0x08008523
 8008340:	08008547 	.word	0x08008547
 8008344:	20000ae8 	.word	0x20000ae8

08008348 <stdio_exit_handler>:
 8008348:	4a02      	ldr	r2, [pc, #8]	@ (8008354 <stdio_exit_handler+0xc>)
 800834a:	4903      	ldr	r1, [pc, #12]	@ (8008358 <stdio_exit_handler+0x10>)
 800834c:	4803      	ldr	r0, [pc, #12]	@ (800835c <stdio_exit_handler+0x14>)
 800834e:	f000 b869 	b.w	8008424 <_fwalk_sglue>
 8008352:	bf00      	nop
 8008354:	20000670 	.word	0x20000670
 8008358:	0800a0bd 	.word	0x0800a0bd
 800835c:	20000680 	.word	0x20000680

08008360 <cleanup_stdio>:
 8008360:	6841      	ldr	r1, [r0, #4]
 8008362:	4b0c      	ldr	r3, [pc, #48]	@ (8008394 <cleanup_stdio+0x34>)
 8008364:	4299      	cmp	r1, r3
 8008366:	b510      	push	{r4, lr}
 8008368:	4604      	mov	r4, r0
 800836a:	d001      	beq.n	8008370 <cleanup_stdio+0x10>
 800836c:	f001 fea6 	bl	800a0bc <_fflush_r>
 8008370:	68a1      	ldr	r1, [r4, #8]
 8008372:	4b09      	ldr	r3, [pc, #36]	@ (8008398 <cleanup_stdio+0x38>)
 8008374:	4299      	cmp	r1, r3
 8008376:	d002      	beq.n	800837e <cleanup_stdio+0x1e>
 8008378:	4620      	mov	r0, r4
 800837a:	f001 fe9f 	bl	800a0bc <_fflush_r>
 800837e:	68e1      	ldr	r1, [r4, #12]
 8008380:	4b06      	ldr	r3, [pc, #24]	@ (800839c <cleanup_stdio+0x3c>)
 8008382:	4299      	cmp	r1, r3
 8008384:	d004      	beq.n	8008390 <cleanup_stdio+0x30>
 8008386:	4620      	mov	r0, r4
 8008388:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800838c:	f001 be96 	b.w	800a0bc <_fflush_r>
 8008390:	bd10      	pop	{r4, pc}
 8008392:	bf00      	nop
 8008394:	20000ae8 	.word	0x20000ae8
 8008398:	20000b50 	.word	0x20000b50
 800839c:	20000bb8 	.word	0x20000bb8

080083a0 <global_stdio_init.part.0>:
 80083a0:	b510      	push	{r4, lr}
 80083a2:	4b0b      	ldr	r3, [pc, #44]	@ (80083d0 <global_stdio_init.part.0+0x30>)
 80083a4:	4c0b      	ldr	r4, [pc, #44]	@ (80083d4 <global_stdio_init.part.0+0x34>)
 80083a6:	4a0c      	ldr	r2, [pc, #48]	@ (80083d8 <global_stdio_init.part.0+0x38>)
 80083a8:	601a      	str	r2, [r3, #0]
 80083aa:	4620      	mov	r0, r4
 80083ac:	2200      	movs	r2, #0
 80083ae:	2104      	movs	r1, #4
 80083b0:	f7ff ff94 	bl	80082dc <std>
 80083b4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80083b8:	2201      	movs	r2, #1
 80083ba:	2109      	movs	r1, #9
 80083bc:	f7ff ff8e 	bl	80082dc <std>
 80083c0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80083c4:	2202      	movs	r2, #2
 80083c6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80083ca:	2112      	movs	r1, #18
 80083cc:	f7ff bf86 	b.w	80082dc <std>
 80083d0:	20000c20 	.word	0x20000c20
 80083d4:	20000ae8 	.word	0x20000ae8
 80083d8:	08008349 	.word	0x08008349

080083dc <__sfp_lock_acquire>:
 80083dc:	4801      	ldr	r0, [pc, #4]	@ (80083e4 <__sfp_lock_acquire+0x8>)
 80083de:	f000 b9a2 	b.w	8008726 <__retarget_lock_acquire_recursive>
 80083e2:	bf00      	nop
 80083e4:	20000c29 	.word	0x20000c29

080083e8 <__sfp_lock_release>:
 80083e8:	4801      	ldr	r0, [pc, #4]	@ (80083f0 <__sfp_lock_release+0x8>)
 80083ea:	f000 b99d 	b.w	8008728 <__retarget_lock_release_recursive>
 80083ee:	bf00      	nop
 80083f0:	20000c29 	.word	0x20000c29

080083f4 <__sinit>:
 80083f4:	b510      	push	{r4, lr}
 80083f6:	4604      	mov	r4, r0
 80083f8:	f7ff fff0 	bl	80083dc <__sfp_lock_acquire>
 80083fc:	6a23      	ldr	r3, [r4, #32]
 80083fe:	b11b      	cbz	r3, 8008408 <__sinit+0x14>
 8008400:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008404:	f7ff bff0 	b.w	80083e8 <__sfp_lock_release>
 8008408:	4b04      	ldr	r3, [pc, #16]	@ (800841c <__sinit+0x28>)
 800840a:	6223      	str	r3, [r4, #32]
 800840c:	4b04      	ldr	r3, [pc, #16]	@ (8008420 <__sinit+0x2c>)
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	2b00      	cmp	r3, #0
 8008412:	d1f5      	bne.n	8008400 <__sinit+0xc>
 8008414:	f7ff ffc4 	bl	80083a0 <global_stdio_init.part.0>
 8008418:	e7f2      	b.n	8008400 <__sinit+0xc>
 800841a:	bf00      	nop
 800841c:	08008361 	.word	0x08008361
 8008420:	20000c20 	.word	0x20000c20

08008424 <_fwalk_sglue>:
 8008424:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008428:	4607      	mov	r7, r0
 800842a:	4688      	mov	r8, r1
 800842c:	4614      	mov	r4, r2
 800842e:	2600      	movs	r6, #0
 8008430:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008434:	f1b9 0901 	subs.w	r9, r9, #1
 8008438:	d505      	bpl.n	8008446 <_fwalk_sglue+0x22>
 800843a:	6824      	ldr	r4, [r4, #0]
 800843c:	2c00      	cmp	r4, #0
 800843e:	d1f7      	bne.n	8008430 <_fwalk_sglue+0xc>
 8008440:	4630      	mov	r0, r6
 8008442:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008446:	89ab      	ldrh	r3, [r5, #12]
 8008448:	2b01      	cmp	r3, #1
 800844a:	d907      	bls.n	800845c <_fwalk_sglue+0x38>
 800844c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008450:	3301      	adds	r3, #1
 8008452:	d003      	beq.n	800845c <_fwalk_sglue+0x38>
 8008454:	4629      	mov	r1, r5
 8008456:	4638      	mov	r0, r7
 8008458:	47c0      	blx	r8
 800845a:	4306      	orrs	r6, r0
 800845c:	3568      	adds	r5, #104	@ 0x68
 800845e:	e7e9      	b.n	8008434 <_fwalk_sglue+0x10>

08008460 <sniprintf>:
 8008460:	b40c      	push	{r2, r3}
 8008462:	b530      	push	{r4, r5, lr}
 8008464:	4b17      	ldr	r3, [pc, #92]	@ (80084c4 <sniprintf+0x64>)
 8008466:	1e0c      	subs	r4, r1, #0
 8008468:	681d      	ldr	r5, [r3, #0]
 800846a:	b09d      	sub	sp, #116	@ 0x74
 800846c:	da08      	bge.n	8008480 <sniprintf+0x20>
 800846e:	238b      	movs	r3, #139	@ 0x8b
 8008470:	602b      	str	r3, [r5, #0]
 8008472:	f04f 30ff 	mov.w	r0, #4294967295
 8008476:	b01d      	add	sp, #116	@ 0x74
 8008478:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800847c:	b002      	add	sp, #8
 800847e:	4770      	bx	lr
 8008480:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8008484:	f8ad 3014 	strh.w	r3, [sp, #20]
 8008488:	bf14      	ite	ne
 800848a:	f104 33ff 	addne.w	r3, r4, #4294967295
 800848e:	4623      	moveq	r3, r4
 8008490:	9304      	str	r3, [sp, #16]
 8008492:	9307      	str	r3, [sp, #28]
 8008494:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8008498:	9002      	str	r0, [sp, #8]
 800849a:	9006      	str	r0, [sp, #24]
 800849c:	f8ad 3016 	strh.w	r3, [sp, #22]
 80084a0:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80084a2:	ab21      	add	r3, sp, #132	@ 0x84
 80084a4:	a902      	add	r1, sp, #8
 80084a6:	4628      	mov	r0, r5
 80084a8:	9301      	str	r3, [sp, #4]
 80084aa:	f001 fc87 	bl	8009dbc <_svfiprintf_r>
 80084ae:	1c43      	adds	r3, r0, #1
 80084b0:	bfbc      	itt	lt
 80084b2:	238b      	movlt	r3, #139	@ 0x8b
 80084b4:	602b      	strlt	r3, [r5, #0]
 80084b6:	2c00      	cmp	r4, #0
 80084b8:	d0dd      	beq.n	8008476 <sniprintf+0x16>
 80084ba:	9b02      	ldr	r3, [sp, #8]
 80084bc:	2200      	movs	r2, #0
 80084be:	701a      	strb	r2, [r3, #0]
 80084c0:	e7d9      	b.n	8008476 <sniprintf+0x16>
 80084c2:	bf00      	nop
 80084c4:	2000067c 	.word	0x2000067c

080084c8 <__sread>:
 80084c8:	b510      	push	{r4, lr}
 80084ca:	460c      	mov	r4, r1
 80084cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80084d0:	f000 f8da 	bl	8008688 <_read_r>
 80084d4:	2800      	cmp	r0, #0
 80084d6:	bfab      	itete	ge
 80084d8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80084da:	89a3      	ldrhlt	r3, [r4, #12]
 80084dc:	181b      	addge	r3, r3, r0
 80084de:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80084e2:	bfac      	ite	ge
 80084e4:	6563      	strge	r3, [r4, #84]	@ 0x54
 80084e6:	81a3      	strhlt	r3, [r4, #12]
 80084e8:	bd10      	pop	{r4, pc}

080084ea <__swrite>:
 80084ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80084ee:	461f      	mov	r7, r3
 80084f0:	898b      	ldrh	r3, [r1, #12]
 80084f2:	05db      	lsls	r3, r3, #23
 80084f4:	4605      	mov	r5, r0
 80084f6:	460c      	mov	r4, r1
 80084f8:	4616      	mov	r6, r2
 80084fa:	d505      	bpl.n	8008508 <__swrite+0x1e>
 80084fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008500:	2302      	movs	r3, #2
 8008502:	2200      	movs	r2, #0
 8008504:	f000 f8ae 	bl	8008664 <_lseek_r>
 8008508:	89a3      	ldrh	r3, [r4, #12]
 800850a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800850e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008512:	81a3      	strh	r3, [r4, #12]
 8008514:	4632      	mov	r2, r6
 8008516:	463b      	mov	r3, r7
 8008518:	4628      	mov	r0, r5
 800851a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800851e:	f000 b8c5 	b.w	80086ac <_write_r>

08008522 <__sseek>:
 8008522:	b510      	push	{r4, lr}
 8008524:	460c      	mov	r4, r1
 8008526:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800852a:	f000 f89b 	bl	8008664 <_lseek_r>
 800852e:	1c43      	adds	r3, r0, #1
 8008530:	89a3      	ldrh	r3, [r4, #12]
 8008532:	bf15      	itete	ne
 8008534:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008536:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800853a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800853e:	81a3      	strheq	r3, [r4, #12]
 8008540:	bf18      	it	ne
 8008542:	81a3      	strhne	r3, [r4, #12]
 8008544:	bd10      	pop	{r4, pc}

08008546 <__sclose>:
 8008546:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800854a:	f000 b87b 	b.w	8008644 <_close_r>

0800854e <memset>:
 800854e:	4402      	add	r2, r0
 8008550:	4603      	mov	r3, r0
 8008552:	4293      	cmp	r3, r2
 8008554:	d100      	bne.n	8008558 <memset+0xa>
 8008556:	4770      	bx	lr
 8008558:	f803 1b01 	strb.w	r1, [r3], #1
 800855c:	e7f9      	b.n	8008552 <memset+0x4>

0800855e <strncpy>:
 800855e:	b510      	push	{r4, lr}
 8008560:	3901      	subs	r1, #1
 8008562:	4603      	mov	r3, r0
 8008564:	b132      	cbz	r2, 8008574 <strncpy+0x16>
 8008566:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800856a:	f803 4b01 	strb.w	r4, [r3], #1
 800856e:	3a01      	subs	r2, #1
 8008570:	2c00      	cmp	r4, #0
 8008572:	d1f7      	bne.n	8008564 <strncpy+0x6>
 8008574:	441a      	add	r2, r3
 8008576:	2100      	movs	r1, #0
 8008578:	4293      	cmp	r3, r2
 800857a:	d100      	bne.n	800857e <strncpy+0x20>
 800857c:	bd10      	pop	{r4, pc}
 800857e:	f803 1b01 	strb.w	r1, [r3], #1
 8008582:	e7f9      	b.n	8008578 <strncpy+0x1a>

08008584 <strtok>:
 8008584:	4b16      	ldr	r3, [pc, #88]	@ (80085e0 <strtok+0x5c>)
 8008586:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800858a:	681f      	ldr	r7, [r3, #0]
 800858c:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 800858e:	4605      	mov	r5, r0
 8008590:	460e      	mov	r6, r1
 8008592:	b9ec      	cbnz	r4, 80085d0 <strtok+0x4c>
 8008594:	2050      	movs	r0, #80	@ 0x50
 8008596:	f000 ff7d 	bl	8009494 <malloc>
 800859a:	4602      	mov	r2, r0
 800859c:	6478      	str	r0, [r7, #68]	@ 0x44
 800859e:	b920      	cbnz	r0, 80085aa <strtok+0x26>
 80085a0:	4b10      	ldr	r3, [pc, #64]	@ (80085e4 <strtok+0x60>)
 80085a2:	4811      	ldr	r0, [pc, #68]	@ (80085e8 <strtok+0x64>)
 80085a4:	215b      	movs	r1, #91	@ 0x5b
 80085a6:	f000 f8c1 	bl	800872c <__assert_func>
 80085aa:	e9c0 4400 	strd	r4, r4, [r0]
 80085ae:	e9c0 4402 	strd	r4, r4, [r0, #8]
 80085b2:	e9c0 4404 	strd	r4, r4, [r0, #16]
 80085b6:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 80085ba:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 80085be:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 80085c2:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 80085c6:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 80085ca:	6184      	str	r4, [r0, #24]
 80085cc:	7704      	strb	r4, [r0, #28]
 80085ce:	6244      	str	r4, [r0, #36]	@ 0x24
 80085d0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80085d2:	4631      	mov	r1, r6
 80085d4:	4628      	mov	r0, r5
 80085d6:	2301      	movs	r3, #1
 80085d8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80085dc:	f000 b806 	b.w	80085ec <__strtok_r>
 80085e0:	2000067c 	.word	0x2000067c
 80085e4:	0800ae11 	.word	0x0800ae11
 80085e8:	0800ae28 	.word	0x0800ae28

080085ec <__strtok_r>:
 80085ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80085ee:	4604      	mov	r4, r0
 80085f0:	b908      	cbnz	r0, 80085f6 <__strtok_r+0xa>
 80085f2:	6814      	ldr	r4, [r2, #0]
 80085f4:	b144      	cbz	r4, 8008608 <__strtok_r+0x1c>
 80085f6:	4620      	mov	r0, r4
 80085f8:	f814 5b01 	ldrb.w	r5, [r4], #1
 80085fc:	460f      	mov	r7, r1
 80085fe:	f817 6b01 	ldrb.w	r6, [r7], #1
 8008602:	b91e      	cbnz	r6, 800860c <__strtok_r+0x20>
 8008604:	b965      	cbnz	r5, 8008620 <__strtok_r+0x34>
 8008606:	6015      	str	r5, [r2, #0]
 8008608:	2000      	movs	r0, #0
 800860a:	e005      	b.n	8008618 <__strtok_r+0x2c>
 800860c:	42b5      	cmp	r5, r6
 800860e:	d1f6      	bne.n	80085fe <__strtok_r+0x12>
 8008610:	2b00      	cmp	r3, #0
 8008612:	d1f0      	bne.n	80085f6 <__strtok_r+0xa>
 8008614:	6014      	str	r4, [r2, #0]
 8008616:	7003      	strb	r3, [r0, #0]
 8008618:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800861a:	461c      	mov	r4, r3
 800861c:	e00c      	b.n	8008638 <__strtok_r+0x4c>
 800861e:	b915      	cbnz	r5, 8008626 <__strtok_r+0x3a>
 8008620:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008624:	460e      	mov	r6, r1
 8008626:	f816 5b01 	ldrb.w	r5, [r6], #1
 800862a:	42ab      	cmp	r3, r5
 800862c:	d1f7      	bne.n	800861e <__strtok_r+0x32>
 800862e:	2b00      	cmp	r3, #0
 8008630:	d0f3      	beq.n	800861a <__strtok_r+0x2e>
 8008632:	2300      	movs	r3, #0
 8008634:	f804 3c01 	strb.w	r3, [r4, #-1]
 8008638:	6014      	str	r4, [r2, #0]
 800863a:	e7ed      	b.n	8008618 <__strtok_r+0x2c>

0800863c <_localeconv_r>:
 800863c:	4800      	ldr	r0, [pc, #0]	@ (8008640 <_localeconv_r+0x4>)
 800863e:	4770      	bx	lr
 8008640:	200007bc 	.word	0x200007bc

08008644 <_close_r>:
 8008644:	b538      	push	{r3, r4, r5, lr}
 8008646:	4d06      	ldr	r5, [pc, #24]	@ (8008660 <_close_r+0x1c>)
 8008648:	2300      	movs	r3, #0
 800864a:	4604      	mov	r4, r0
 800864c:	4608      	mov	r0, r1
 800864e:	602b      	str	r3, [r5, #0]
 8008650:	f7fa fbba 	bl	8002dc8 <_close>
 8008654:	1c43      	adds	r3, r0, #1
 8008656:	d102      	bne.n	800865e <_close_r+0x1a>
 8008658:	682b      	ldr	r3, [r5, #0]
 800865a:	b103      	cbz	r3, 800865e <_close_r+0x1a>
 800865c:	6023      	str	r3, [r4, #0]
 800865e:	bd38      	pop	{r3, r4, r5, pc}
 8008660:	20000c24 	.word	0x20000c24

08008664 <_lseek_r>:
 8008664:	b538      	push	{r3, r4, r5, lr}
 8008666:	4d07      	ldr	r5, [pc, #28]	@ (8008684 <_lseek_r+0x20>)
 8008668:	4604      	mov	r4, r0
 800866a:	4608      	mov	r0, r1
 800866c:	4611      	mov	r1, r2
 800866e:	2200      	movs	r2, #0
 8008670:	602a      	str	r2, [r5, #0]
 8008672:	461a      	mov	r2, r3
 8008674:	f7fa fbcf 	bl	8002e16 <_lseek>
 8008678:	1c43      	adds	r3, r0, #1
 800867a:	d102      	bne.n	8008682 <_lseek_r+0x1e>
 800867c:	682b      	ldr	r3, [r5, #0]
 800867e:	b103      	cbz	r3, 8008682 <_lseek_r+0x1e>
 8008680:	6023      	str	r3, [r4, #0]
 8008682:	bd38      	pop	{r3, r4, r5, pc}
 8008684:	20000c24 	.word	0x20000c24

08008688 <_read_r>:
 8008688:	b538      	push	{r3, r4, r5, lr}
 800868a:	4d07      	ldr	r5, [pc, #28]	@ (80086a8 <_read_r+0x20>)
 800868c:	4604      	mov	r4, r0
 800868e:	4608      	mov	r0, r1
 8008690:	4611      	mov	r1, r2
 8008692:	2200      	movs	r2, #0
 8008694:	602a      	str	r2, [r5, #0]
 8008696:	461a      	mov	r2, r3
 8008698:	f7fa fb5d 	bl	8002d56 <_read>
 800869c:	1c43      	adds	r3, r0, #1
 800869e:	d102      	bne.n	80086a6 <_read_r+0x1e>
 80086a0:	682b      	ldr	r3, [r5, #0]
 80086a2:	b103      	cbz	r3, 80086a6 <_read_r+0x1e>
 80086a4:	6023      	str	r3, [r4, #0]
 80086a6:	bd38      	pop	{r3, r4, r5, pc}
 80086a8:	20000c24 	.word	0x20000c24

080086ac <_write_r>:
 80086ac:	b538      	push	{r3, r4, r5, lr}
 80086ae:	4d07      	ldr	r5, [pc, #28]	@ (80086cc <_write_r+0x20>)
 80086b0:	4604      	mov	r4, r0
 80086b2:	4608      	mov	r0, r1
 80086b4:	4611      	mov	r1, r2
 80086b6:	2200      	movs	r2, #0
 80086b8:	602a      	str	r2, [r5, #0]
 80086ba:	461a      	mov	r2, r3
 80086bc:	f7fa fb68 	bl	8002d90 <_write>
 80086c0:	1c43      	adds	r3, r0, #1
 80086c2:	d102      	bne.n	80086ca <_write_r+0x1e>
 80086c4:	682b      	ldr	r3, [r5, #0]
 80086c6:	b103      	cbz	r3, 80086ca <_write_r+0x1e>
 80086c8:	6023      	str	r3, [r4, #0]
 80086ca:	bd38      	pop	{r3, r4, r5, pc}
 80086cc:	20000c24 	.word	0x20000c24

080086d0 <__errno>:
 80086d0:	4b01      	ldr	r3, [pc, #4]	@ (80086d8 <__errno+0x8>)
 80086d2:	6818      	ldr	r0, [r3, #0]
 80086d4:	4770      	bx	lr
 80086d6:	bf00      	nop
 80086d8:	2000067c 	.word	0x2000067c

080086dc <__libc_init_array>:
 80086dc:	b570      	push	{r4, r5, r6, lr}
 80086de:	4d0d      	ldr	r5, [pc, #52]	@ (8008714 <__libc_init_array+0x38>)
 80086e0:	4c0d      	ldr	r4, [pc, #52]	@ (8008718 <__libc_init_array+0x3c>)
 80086e2:	1b64      	subs	r4, r4, r5
 80086e4:	10a4      	asrs	r4, r4, #2
 80086e6:	2600      	movs	r6, #0
 80086e8:	42a6      	cmp	r6, r4
 80086ea:	d109      	bne.n	8008700 <__libc_init_array+0x24>
 80086ec:	4d0b      	ldr	r5, [pc, #44]	@ (800871c <__libc_init_array+0x40>)
 80086ee:	4c0c      	ldr	r4, [pc, #48]	@ (8008720 <__libc_init_array+0x44>)
 80086f0:	f002 f864 	bl	800a7bc <_init>
 80086f4:	1b64      	subs	r4, r4, r5
 80086f6:	10a4      	asrs	r4, r4, #2
 80086f8:	2600      	movs	r6, #0
 80086fa:	42a6      	cmp	r6, r4
 80086fc:	d105      	bne.n	800870a <__libc_init_array+0x2e>
 80086fe:	bd70      	pop	{r4, r5, r6, pc}
 8008700:	f855 3b04 	ldr.w	r3, [r5], #4
 8008704:	4798      	blx	r3
 8008706:	3601      	adds	r6, #1
 8008708:	e7ee      	b.n	80086e8 <__libc_init_array+0xc>
 800870a:	f855 3b04 	ldr.w	r3, [r5], #4
 800870e:	4798      	blx	r3
 8008710:	3601      	adds	r6, #1
 8008712:	e7f2      	b.n	80086fa <__libc_init_array+0x1e>
 8008714:	0800b0b4 	.word	0x0800b0b4
 8008718:	0800b0b4 	.word	0x0800b0b4
 800871c:	0800b0b4 	.word	0x0800b0b4
 8008720:	0800b0b8 	.word	0x0800b0b8

08008724 <__retarget_lock_init_recursive>:
 8008724:	4770      	bx	lr

08008726 <__retarget_lock_acquire_recursive>:
 8008726:	4770      	bx	lr

08008728 <__retarget_lock_release_recursive>:
 8008728:	4770      	bx	lr
	...

0800872c <__assert_func>:
 800872c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800872e:	4614      	mov	r4, r2
 8008730:	461a      	mov	r2, r3
 8008732:	4b09      	ldr	r3, [pc, #36]	@ (8008758 <__assert_func+0x2c>)
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	4605      	mov	r5, r0
 8008738:	68d8      	ldr	r0, [r3, #12]
 800873a:	b954      	cbnz	r4, 8008752 <__assert_func+0x26>
 800873c:	4b07      	ldr	r3, [pc, #28]	@ (800875c <__assert_func+0x30>)
 800873e:	461c      	mov	r4, r3
 8008740:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008744:	9100      	str	r1, [sp, #0]
 8008746:	462b      	mov	r3, r5
 8008748:	4905      	ldr	r1, [pc, #20]	@ (8008760 <__assert_func+0x34>)
 800874a:	f001 fcdf 	bl	800a10c <fiprintf>
 800874e:	f001 fd27 	bl	800a1a0 <abort>
 8008752:	4b04      	ldr	r3, [pc, #16]	@ (8008764 <__assert_func+0x38>)
 8008754:	e7f4      	b.n	8008740 <__assert_func+0x14>
 8008756:	bf00      	nop
 8008758:	2000067c 	.word	0x2000067c
 800875c:	0800aebd 	.word	0x0800aebd
 8008760:	0800ae8f 	.word	0x0800ae8f
 8008764:	0800ae82 	.word	0x0800ae82

08008768 <quorem>:
 8008768:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800876c:	6903      	ldr	r3, [r0, #16]
 800876e:	690c      	ldr	r4, [r1, #16]
 8008770:	42a3      	cmp	r3, r4
 8008772:	4607      	mov	r7, r0
 8008774:	db7e      	blt.n	8008874 <quorem+0x10c>
 8008776:	3c01      	subs	r4, #1
 8008778:	f101 0814 	add.w	r8, r1, #20
 800877c:	00a3      	lsls	r3, r4, #2
 800877e:	f100 0514 	add.w	r5, r0, #20
 8008782:	9300      	str	r3, [sp, #0]
 8008784:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008788:	9301      	str	r3, [sp, #4]
 800878a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800878e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008792:	3301      	adds	r3, #1
 8008794:	429a      	cmp	r2, r3
 8008796:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800879a:	fbb2 f6f3 	udiv	r6, r2, r3
 800879e:	d32e      	bcc.n	80087fe <quorem+0x96>
 80087a0:	f04f 0a00 	mov.w	sl, #0
 80087a4:	46c4      	mov	ip, r8
 80087a6:	46ae      	mov	lr, r5
 80087a8:	46d3      	mov	fp, sl
 80087aa:	f85c 3b04 	ldr.w	r3, [ip], #4
 80087ae:	b298      	uxth	r0, r3
 80087b0:	fb06 a000 	mla	r0, r6, r0, sl
 80087b4:	0c02      	lsrs	r2, r0, #16
 80087b6:	0c1b      	lsrs	r3, r3, #16
 80087b8:	fb06 2303 	mla	r3, r6, r3, r2
 80087bc:	f8de 2000 	ldr.w	r2, [lr]
 80087c0:	b280      	uxth	r0, r0
 80087c2:	b292      	uxth	r2, r2
 80087c4:	1a12      	subs	r2, r2, r0
 80087c6:	445a      	add	r2, fp
 80087c8:	f8de 0000 	ldr.w	r0, [lr]
 80087cc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80087d0:	b29b      	uxth	r3, r3
 80087d2:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80087d6:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80087da:	b292      	uxth	r2, r2
 80087dc:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80087e0:	45e1      	cmp	r9, ip
 80087e2:	f84e 2b04 	str.w	r2, [lr], #4
 80087e6:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80087ea:	d2de      	bcs.n	80087aa <quorem+0x42>
 80087ec:	9b00      	ldr	r3, [sp, #0]
 80087ee:	58eb      	ldr	r3, [r5, r3]
 80087f0:	b92b      	cbnz	r3, 80087fe <quorem+0x96>
 80087f2:	9b01      	ldr	r3, [sp, #4]
 80087f4:	3b04      	subs	r3, #4
 80087f6:	429d      	cmp	r5, r3
 80087f8:	461a      	mov	r2, r3
 80087fa:	d32f      	bcc.n	800885c <quorem+0xf4>
 80087fc:	613c      	str	r4, [r7, #16]
 80087fe:	4638      	mov	r0, r7
 8008800:	f001 f978 	bl	8009af4 <__mcmp>
 8008804:	2800      	cmp	r0, #0
 8008806:	db25      	blt.n	8008854 <quorem+0xec>
 8008808:	4629      	mov	r1, r5
 800880a:	2000      	movs	r0, #0
 800880c:	f858 2b04 	ldr.w	r2, [r8], #4
 8008810:	f8d1 c000 	ldr.w	ip, [r1]
 8008814:	fa1f fe82 	uxth.w	lr, r2
 8008818:	fa1f f38c 	uxth.w	r3, ip
 800881c:	eba3 030e 	sub.w	r3, r3, lr
 8008820:	4403      	add	r3, r0
 8008822:	0c12      	lsrs	r2, r2, #16
 8008824:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8008828:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800882c:	b29b      	uxth	r3, r3
 800882e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008832:	45c1      	cmp	r9, r8
 8008834:	f841 3b04 	str.w	r3, [r1], #4
 8008838:	ea4f 4022 	mov.w	r0, r2, asr #16
 800883c:	d2e6      	bcs.n	800880c <quorem+0xa4>
 800883e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008842:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008846:	b922      	cbnz	r2, 8008852 <quorem+0xea>
 8008848:	3b04      	subs	r3, #4
 800884a:	429d      	cmp	r5, r3
 800884c:	461a      	mov	r2, r3
 800884e:	d30b      	bcc.n	8008868 <quorem+0x100>
 8008850:	613c      	str	r4, [r7, #16]
 8008852:	3601      	adds	r6, #1
 8008854:	4630      	mov	r0, r6
 8008856:	b003      	add	sp, #12
 8008858:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800885c:	6812      	ldr	r2, [r2, #0]
 800885e:	3b04      	subs	r3, #4
 8008860:	2a00      	cmp	r2, #0
 8008862:	d1cb      	bne.n	80087fc <quorem+0x94>
 8008864:	3c01      	subs	r4, #1
 8008866:	e7c6      	b.n	80087f6 <quorem+0x8e>
 8008868:	6812      	ldr	r2, [r2, #0]
 800886a:	3b04      	subs	r3, #4
 800886c:	2a00      	cmp	r2, #0
 800886e:	d1ef      	bne.n	8008850 <quorem+0xe8>
 8008870:	3c01      	subs	r4, #1
 8008872:	e7ea      	b.n	800884a <quorem+0xe2>
 8008874:	2000      	movs	r0, #0
 8008876:	e7ee      	b.n	8008856 <quorem+0xee>

08008878 <_dtoa_r>:
 8008878:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800887c:	69c7      	ldr	r7, [r0, #28]
 800887e:	b099      	sub	sp, #100	@ 0x64
 8008880:	ed8d 0b02 	vstr	d0, [sp, #8]
 8008884:	ec55 4b10 	vmov	r4, r5, d0
 8008888:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800888a:	9109      	str	r1, [sp, #36]	@ 0x24
 800888c:	4683      	mov	fp, r0
 800888e:	920e      	str	r2, [sp, #56]	@ 0x38
 8008890:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008892:	b97f      	cbnz	r7, 80088b4 <_dtoa_r+0x3c>
 8008894:	2010      	movs	r0, #16
 8008896:	f000 fdfd 	bl	8009494 <malloc>
 800889a:	4602      	mov	r2, r0
 800889c:	f8cb 001c 	str.w	r0, [fp, #28]
 80088a0:	b920      	cbnz	r0, 80088ac <_dtoa_r+0x34>
 80088a2:	4ba7      	ldr	r3, [pc, #668]	@ (8008b40 <_dtoa_r+0x2c8>)
 80088a4:	21ef      	movs	r1, #239	@ 0xef
 80088a6:	48a7      	ldr	r0, [pc, #668]	@ (8008b44 <_dtoa_r+0x2cc>)
 80088a8:	f7ff ff40 	bl	800872c <__assert_func>
 80088ac:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80088b0:	6007      	str	r7, [r0, #0]
 80088b2:	60c7      	str	r7, [r0, #12]
 80088b4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80088b8:	6819      	ldr	r1, [r3, #0]
 80088ba:	b159      	cbz	r1, 80088d4 <_dtoa_r+0x5c>
 80088bc:	685a      	ldr	r2, [r3, #4]
 80088be:	604a      	str	r2, [r1, #4]
 80088c0:	2301      	movs	r3, #1
 80088c2:	4093      	lsls	r3, r2
 80088c4:	608b      	str	r3, [r1, #8]
 80088c6:	4658      	mov	r0, fp
 80088c8:	f000 feda 	bl	8009680 <_Bfree>
 80088cc:	f8db 301c 	ldr.w	r3, [fp, #28]
 80088d0:	2200      	movs	r2, #0
 80088d2:	601a      	str	r2, [r3, #0]
 80088d4:	1e2b      	subs	r3, r5, #0
 80088d6:	bfb9      	ittee	lt
 80088d8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80088dc:	9303      	strlt	r3, [sp, #12]
 80088de:	2300      	movge	r3, #0
 80088e0:	6033      	strge	r3, [r6, #0]
 80088e2:	9f03      	ldr	r7, [sp, #12]
 80088e4:	4b98      	ldr	r3, [pc, #608]	@ (8008b48 <_dtoa_r+0x2d0>)
 80088e6:	bfbc      	itt	lt
 80088e8:	2201      	movlt	r2, #1
 80088ea:	6032      	strlt	r2, [r6, #0]
 80088ec:	43bb      	bics	r3, r7
 80088ee:	d112      	bne.n	8008916 <_dtoa_r+0x9e>
 80088f0:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80088f2:	f242 730f 	movw	r3, #9999	@ 0x270f
 80088f6:	6013      	str	r3, [r2, #0]
 80088f8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80088fc:	4323      	orrs	r3, r4
 80088fe:	f000 854d 	beq.w	800939c <_dtoa_r+0xb24>
 8008902:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008904:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8008b5c <_dtoa_r+0x2e4>
 8008908:	2b00      	cmp	r3, #0
 800890a:	f000 854f 	beq.w	80093ac <_dtoa_r+0xb34>
 800890e:	f10a 0303 	add.w	r3, sl, #3
 8008912:	f000 bd49 	b.w	80093a8 <_dtoa_r+0xb30>
 8008916:	ed9d 7b02 	vldr	d7, [sp, #8]
 800891a:	2200      	movs	r2, #0
 800891c:	ec51 0b17 	vmov	r0, r1, d7
 8008920:	2300      	movs	r3, #0
 8008922:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8008926:	f7f8 f8df 	bl	8000ae8 <__aeabi_dcmpeq>
 800892a:	4680      	mov	r8, r0
 800892c:	b158      	cbz	r0, 8008946 <_dtoa_r+0xce>
 800892e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8008930:	2301      	movs	r3, #1
 8008932:	6013      	str	r3, [r2, #0]
 8008934:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008936:	b113      	cbz	r3, 800893e <_dtoa_r+0xc6>
 8008938:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800893a:	4b84      	ldr	r3, [pc, #528]	@ (8008b4c <_dtoa_r+0x2d4>)
 800893c:	6013      	str	r3, [r2, #0]
 800893e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8008b60 <_dtoa_r+0x2e8>
 8008942:	f000 bd33 	b.w	80093ac <_dtoa_r+0xb34>
 8008946:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800894a:	aa16      	add	r2, sp, #88	@ 0x58
 800894c:	a917      	add	r1, sp, #92	@ 0x5c
 800894e:	4658      	mov	r0, fp
 8008950:	f001 f980 	bl	8009c54 <__d2b>
 8008954:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8008958:	4681      	mov	r9, r0
 800895a:	2e00      	cmp	r6, #0
 800895c:	d077      	beq.n	8008a4e <_dtoa_r+0x1d6>
 800895e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008960:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8008964:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008968:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800896c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8008970:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8008974:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8008978:	4619      	mov	r1, r3
 800897a:	2200      	movs	r2, #0
 800897c:	4b74      	ldr	r3, [pc, #464]	@ (8008b50 <_dtoa_r+0x2d8>)
 800897e:	f7f7 fc93 	bl	80002a8 <__aeabi_dsub>
 8008982:	a369      	add	r3, pc, #420	@ (adr r3, 8008b28 <_dtoa_r+0x2b0>)
 8008984:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008988:	f7f7 fe46 	bl	8000618 <__aeabi_dmul>
 800898c:	a368      	add	r3, pc, #416	@ (adr r3, 8008b30 <_dtoa_r+0x2b8>)
 800898e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008992:	f7f7 fc8b 	bl	80002ac <__adddf3>
 8008996:	4604      	mov	r4, r0
 8008998:	4630      	mov	r0, r6
 800899a:	460d      	mov	r5, r1
 800899c:	f7f7 fdd2 	bl	8000544 <__aeabi_i2d>
 80089a0:	a365      	add	r3, pc, #404	@ (adr r3, 8008b38 <_dtoa_r+0x2c0>)
 80089a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089a6:	f7f7 fe37 	bl	8000618 <__aeabi_dmul>
 80089aa:	4602      	mov	r2, r0
 80089ac:	460b      	mov	r3, r1
 80089ae:	4620      	mov	r0, r4
 80089b0:	4629      	mov	r1, r5
 80089b2:	f7f7 fc7b 	bl	80002ac <__adddf3>
 80089b6:	4604      	mov	r4, r0
 80089b8:	460d      	mov	r5, r1
 80089ba:	f7f8 f8dd 	bl	8000b78 <__aeabi_d2iz>
 80089be:	2200      	movs	r2, #0
 80089c0:	4607      	mov	r7, r0
 80089c2:	2300      	movs	r3, #0
 80089c4:	4620      	mov	r0, r4
 80089c6:	4629      	mov	r1, r5
 80089c8:	f7f8 f898 	bl	8000afc <__aeabi_dcmplt>
 80089cc:	b140      	cbz	r0, 80089e0 <_dtoa_r+0x168>
 80089ce:	4638      	mov	r0, r7
 80089d0:	f7f7 fdb8 	bl	8000544 <__aeabi_i2d>
 80089d4:	4622      	mov	r2, r4
 80089d6:	462b      	mov	r3, r5
 80089d8:	f7f8 f886 	bl	8000ae8 <__aeabi_dcmpeq>
 80089dc:	b900      	cbnz	r0, 80089e0 <_dtoa_r+0x168>
 80089de:	3f01      	subs	r7, #1
 80089e0:	2f16      	cmp	r7, #22
 80089e2:	d851      	bhi.n	8008a88 <_dtoa_r+0x210>
 80089e4:	4b5b      	ldr	r3, [pc, #364]	@ (8008b54 <_dtoa_r+0x2dc>)
 80089e6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80089ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089ee:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80089f2:	f7f8 f883 	bl	8000afc <__aeabi_dcmplt>
 80089f6:	2800      	cmp	r0, #0
 80089f8:	d048      	beq.n	8008a8c <_dtoa_r+0x214>
 80089fa:	3f01      	subs	r7, #1
 80089fc:	2300      	movs	r3, #0
 80089fe:	9312      	str	r3, [sp, #72]	@ 0x48
 8008a00:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8008a02:	1b9b      	subs	r3, r3, r6
 8008a04:	1e5a      	subs	r2, r3, #1
 8008a06:	bf44      	itt	mi
 8008a08:	f1c3 0801 	rsbmi	r8, r3, #1
 8008a0c:	2300      	movmi	r3, #0
 8008a0e:	9208      	str	r2, [sp, #32]
 8008a10:	bf54      	ite	pl
 8008a12:	f04f 0800 	movpl.w	r8, #0
 8008a16:	9308      	strmi	r3, [sp, #32]
 8008a18:	2f00      	cmp	r7, #0
 8008a1a:	db39      	blt.n	8008a90 <_dtoa_r+0x218>
 8008a1c:	9b08      	ldr	r3, [sp, #32]
 8008a1e:	970f      	str	r7, [sp, #60]	@ 0x3c
 8008a20:	443b      	add	r3, r7
 8008a22:	9308      	str	r3, [sp, #32]
 8008a24:	2300      	movs	r3, #0
 8008a26:	930a      	str	r3, [sp, #40]	@ 0x28
 8008a28:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a2a:	2b09      	cmp	r3, #9
 8008a2c:	d864      	bhi.n	8008af8 <_dtoa_r+0x280>
 8008a2e:	2b05      	cmp	r3, #5
 8008a30:	bfc4      	itt	gt
 8008a32:	3b04      	subgt	r3, #4
 8008a34:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8008a36:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a38:	f1a3 0302 	sub.w	r3, r3, #2
 8008a3c:	bfcc      	ite	gt
 8008a3e:	2400      	movgt	r4, #0
 8008a40:	2401      	movle	r4, #1
 8008a42:	2b03      	cmp	r3, #3
 8008a44:	d863      	bhi.n	8008b0e <_dtoa_r+0x296>
 8008a46:	e8df f003 	tbb	[pc, r3]
 8008a4a:	372a      	.short	0x372a
 8008a4c:	5535      	.short	0x5535
 8008a4e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8008a52:	441e      	add	r6, r3
 8008a54:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8008a58:	2b20      	cmp	r3, #32
 8008a5a:	bfc1      	itttt	gt
 8008a5c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8008a60:	409f      	lslgt	r7, r3
 8008a62:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8008a66:	fa24 f303 	lsrgt.w	r3, r4, r3
 8008a6a:	bfd6      	itet	le
 8008a6c:	f1c3 0320 	rsble	r3, r3, #32
 8008a70:	ea47 0003 	orrgt.w	r0, r7, r3
 8008a74:	fa04 f003 	lslle.w	r0, r4, r3
 8008a78:	f7f7 fd54 	bl	8000524 <__aeabi_ui2d>
 8008a7c:	2201      	movs	r2, #1
 8008a7e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8008a82:	3e01      	subs	r6, #1
 8008a84:	9214      	str	r2, [sp, #80]	@ 0x50
 8008a86:	e777      	b.n	8008978 <_dtoa_r+0x100>
 8008a88:	2301      	movs	r3, #1
 8008a8a:	e7b8      	b.n	80089fe <_dtoa_r+0x186>
 8008a8c:	9012      	str	r0, [sp, #72]	@ 0x48
 8008a8e:	e7b7      	b.n	8008a00 <_dtoa_r+0x188>
 8008a90:	427b      	negs	r3, r7
 8008a92:	930a      	str	r3, [sp, #40]	@ 0x28
 8008a94:	2300      	movs	r3, #0
 8008a96:	eba8 0807 	sub.w	r8, r8, r7
 8008a9a:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008a9c:	e7c4      	b.n	8008a28 <_dtoa_r+0x1b0>
 8008a9e:	2300      	movs	r3, #0
 8008aa0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008aa2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008aa4:	2b00      	cmp	r3, #0
 8008aa6:	dc35      	bgt.n	8008b14 <_dtoa_r+0x29c>
 8008aa8:	2301      	movs	r3, #1
 8008aaa:	9300      	str	r3, [sp, #0]
 8008aac:	9307      	str	r3, [sp, #28]
 8008aae:	461a      	mov	r2, r3
 8008ab0:	920e      	str	r2, [sp, #56]	@ 0x38
 8008ab2:	e00b      	b.n	8008acc <_dtoa_r+0x254>
 8008ab4:	2301      	movs	r3, #1
 8008ab6:	e7f3      	b.n	8008aa0 <_dtoa_r+0x228>
 8008ab8:	2300      	movs	r3, #0
 8008aba:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008abc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008abe:	18fb      	adds	r3, r7, r3
 8008ac0:	9300      	str	r3, [sp, #0]
 8008ac2:	3301      	adds	r3, #1
 8008ac4:	2b01      	cmp	r3, #1
 8008ac6:	9307      	str	r3, [sp, #28]
 8008ac8:	bfb8      	it	lt
 8008aca:	2301      	movlt	r3, #1
 8008acc:	f8db 001c 	ldr.w	r0, [fp, #28]
 8008ad0:	2100      	movs	r1, #0
 8008ad2:	2204      	movs	r2, #4
 8008ad4:	f102 0514 	add.w	r5, r2, #20
 8008ad8:	429d      	cmp	r5, r3
 8008ada:	d91f      	bls.n	8008b1c <_dtoa_r+0x2a4>
 8008adc:	6041      	str	r1, [r0, #4]
 8008ade:	4658      	mov	r0, fp
 8008ae0:	f000 fd8e 	bl	8009600 <_Balloc>
 8008ae4:	4682      	mov	sl, r0
 8008ae6:	2800      	cmp	r0, #0
 8008ae8:	d13c      	bne.n	8008b64 <_dtoa_r+0x2ec>
 8008aea:	4b1b      	ldr	r3, [pc, #108]	@ (8008b58 <_dtoa_r+0x2e0>)
 8008aec:	4602      	mov	r2, r0
 8008aee:	f240 11af 	movw	r1, #431	@ 0x1af
 8008af2:	e6d8      	b.n	80088a6 <_dtoa_r+0x2e>
 8008af4:	2301      	movs	r3, #1
 8008af6:	e7e0      	b.n	8008aba <_dtoa_r+0x242>
 8008af8:	2401      	movs	r4, #1
 8008afa:	2300      	movs	r3, #0
 8008afc:	9309      	str	r3, [sp, #36]	@ 0x24
 8008afe:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008b00:	f04f 33ff 	mov.w	r3, #4294967295
 8008b04:	9300      	str	r3, [sp, #0]
 8008b06:	9307      	str	r3, [sp, #28]
 8008b08:	2200      	movs	r2, #0
 8008b0a:	2312      	movs	r3, #18
 8008b0c:	e7d0      	b.n	8008ab0 <_dtoa_r+0x238>
 8008b0e:	2301      	movs	r3, #1
 8008b10:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008b12:	e7f5      	b.n	8008b00 <_dtoa_r+0x288>
 8008b14:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008b16:	9300      	str	r3, [sp, #0]
 8008b18:	9307      	str	r3, [sp, #28]
 8008b1a:	e7d7      	b.n	8008acc <_dtoa_r+0x254>
 8008b1c:	3101      	adds	r1, #1
 8008b1e:	0052      	lsls	r2, r2, #1
 8008b20:	e7d8      	b.n	8008ad4 <_dtoa_r+0x25c>
 8008b22:	bf00      	nop
 8008b24:	f3af 8000 	nop.w
 8008b28:	636f4361 	.word	0x636f4361
 8008b2c:	3fd287a7 	.word	0x3fd287a7
 8008b30:	8b60c8b3 	.word	0x8b60c8b3
 8008b34:	3fc68a28 	.word	0x3fc68a28
 8008b38:	509f79fb 	.word	0x509f79fb
 8008b3c:	3fd34413 	.word	0x3fd34413
 8008b40:	0800ae11 	.word	0x0800ae11
 8008b44:	0800aecb 	.word	0x0800aecb
 8008b48:	7ff00000 	.word	0x7ff00000
 8008b4c:	0800adee 	.word	0x0800adee
 8008b50:	3ff80000 	.word	0x3ff80000
 8008b54:	0800afc8 	.word	0x0800afc8
 8008b58:	0800af23 	.word	0x0800af23
 8008b5c:	0800aec7 	.word	0x0800aec7
 8008b60:	0800aded 	.word	0x0800aded
 8008b64:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008b68:	6018      	str	r0, [r3, #0]
 8008b6a:	9b07      	ldr	r3, [sp, #28]
 8008b6c:	2b0e      	cmp	r3, #14
 8008b6e:	f200 80a4 	bhi.w	8008cba <_dtoa_r+0x442>
 8008b72:	2c00      	cmp	r4, #0
 8008b74:	f000 80a1 	beq.w	8008cba <_dtoa_r+0x442>
 8008b78:	2f00      	cmp	r7, #0
 8008b7a:	dd33      	ble.n	8008be4 <_dtoa_r+0x36c>
 8008b7c:	4bad      	ldr	r3, [pc, #692]	@ (8008e34 <_dtoa_r+0x5bc>)
 8008b7e:	f007 020f 	and.w	r2, r7, #15
 8008b82:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008b86:	ed93 7b00 	vldr	d7, [r3]
 8008b8a:	05f8      	lsls	r0, r7, #23
 8008b8c:	ed8d 7b04 	vstr	d7, [sp, #16]
 8008b90:	ea4f 1427 	mov.w	r4, r7, asr #4
 8008b94:	d516      	bpl.n	8008bc4 <_dtoa_r+0x34c>
 8008b96:	4ba8      	ldr	r3, [pc, #672]	@ (8008e38 <_dtoa_r+0x5c0>)
 8008b98:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008b9c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008ba0:	f7f7 fe64 	bl	800086c <__aeabi_ddiv>
 8008ba4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008ba8:	f004 040f 	and.w	r4, r4, #15
 8008bac:	2603      	movs	r6, #3
 8008bae:	4da2      	ldr	r5, [pc, #648]	@ (8008e38 <_dtoa_r+0x5c0>)
 8008bb0:	b954      	cbnz	r4, 8008bc8 <_dtoa_r+0x350>
 8008bb2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008bb6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008bba:	f7f7 fe57 	bl	800086c <__aeabi_ddiv>
 8008bbe:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008bc2:	e028      	b.n	8008c16 <_dtoa_r+0x39e>
 8008bc4:	2602      	movs	r6, #2
 8008bc6:	e7f2      	b.n	8008bae <_dtoa_r+0x336>
 8008bc8:	07e1      	lsls	r1, r4, #31
 8008bca:	d508      	bpl.n	8008bde <_dtoa_r+0x366>
 8008bcc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008bd0:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008bd4:	f7f7 fd20 	bl	8000618 <__aeabi_dmul>
 8008bd8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008bdc:	3601      	adds	r6, #1
 8008bde:	1064      	asrs	r4, r4, #1
 8008be0:	3508      	adds	r5, #8
 8008be2:	e7e5      	b.n	8008bb0 <_dtoa_r+0x338>
 8008be4:	f000 80d2 	beq.w	8008d8c <_dtoa_r+0x514>
 8008be8:	427c      	negs	r4, r7
 8008bea:	4b92      	ldr	r3, [pc, #584]	@ (8008e34 <_dtoa_r+0x5bc>)
 8008bec:	4d92      	ldr	r5, [pc, #584]	@ (8008e38 <_dtoa_r+0x5c0>)
 8008bee:	f004 020f 	and.w	r2, r4, #15
 8008bf2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008bf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bfa:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008bfe:	f7f7 fd0b 	bl	8000618 <__aeabi_dmul>
 8008c02:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008c06:	1124      	asrs	r4, r4, #4
 8008c08:	2300      	movs	r3, #0
 8008c0a:	2602      	movs	r6, #2
 8008c0c:	2c00      	cmp	r4, #0
 8008c0e:	f040 80b2 	bne.w	8008d76 <_dtoa_r+0x4fe>
 8008c12:	2b00      	cmp	r3, #0
 8008c14:	d1d3      	bne.n	8008bbe <_dtoa_r+0x346>
 8008c16:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008c18:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8008c1c:	2b00      	cmp	r3, #0
 8008c1e:	f000 80b7 	beq.w	8008d90 <_dtoa_r+0x518>
 8008c22:	4b86      	ldr	r3, [pc, #536]	@ (8008e3c <_dtoa_r+0x5c4>)
 8008c24:	2200      	movs	r2, #0
 8008c26:	4620      	mov	r0, r4
 8008c28:	4629      	mov	r1, r5
 8008c2a:	f7f7 ff67 	bl	8000afc <__aeabi_dcmplt>
 8008c2e:	2800      	cmp	r0, #0
 8008c30:	f000 80ae 	beq.w	8008d90 <_dtoa_r+0x518>
 8008c34:	9b07      	ldr	r3, [sp, #28]
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	f000 80aa 	beq.w	8008d90 <_dtoa_r+0x518>
 8008c3c:	9b00      	ldr	r3, [sp, #0]
 8008c3e:	2b00      	cmp	r3, #0
 8008c40:	dd37      	ble.n	8008cb2 <_dtoa_r+0x43a>
 8008c42:	1e7b      	subs	r3, r7, #1
 8008c44:	9304      	str	r3, [sp, #16]
 8008c46:	4620      	mov	r0, r4
 8008c48:	4b7d      	ldr	r3, [pc, #500]	@ (8008e40 <_dtoa_r+0x5c8>)
 8008c4a:	2200      	movs	r2, #0
 8008c4c:	4629      	mov	r1, r5
 8008c4e:	f7f7 fce3 	bl	8000618 <__aeabi_dmul>
 8008c52:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008c56:	9c00      	ldr	r4, [sp, #0]
 8008c58:	3601      	adds	r6, #1
 8008c5a:	4630      	mov	r0, r6
 8008c5c:	f7f7 fc72 	bl	8000544 <__aeabi_i2d>
 8008c60:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008c64:	f7f7 fcd8 	bl	8000618 <__aeabi_dmul>
 8008c68:	4b76      	ldr	r3, [pc, #472]	@ (8008e44 <_dtoa_r+0x5cc>)
 8008c6a:	2200      	movs	r2, #0
 8008c6c:	f7f7 fb1e 	bl	80002ac <__adddf3>
 8008c70:	4605      	mov	r5, r0
 8008c72:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8008c76:	2c00      	cmp	r4, #0
 8008c78:	f040 808d 	bne.w	8008d96 <_dtoa_r+0x51e>
 8008c7c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008c80:	4b71      	ldr	r3, [pc, #452]	@ (8008e48 <_dtoa_r+0x5d0>)
 8008c82:	2200      	movs	r2, #0
 8008c84:	f7f7 fb10 	bl	80002a8 <__aeabi_dsub>
 8008c88:	4602      	mov	r2, r0
 8008c8a:	460b      	mov	r3, r1
 8008c8c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008c90:	462a      	mov	r2, r5
 8008c92:	4633      	mov	r3, r6
 8008c94:	f7f7 ff50 	bl	8000b38 <__aeabi_dcmpgt>
 8008c98:	2800      	cmp	r0, #0
 8008c9a:	f040 828b 	bne.w	80091b4 <_dtoa_r+0x93c>
 8008c9e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008ca2:	462a      	mov	r2, r5
 8008ca4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8008ca8:	f7f7 ff28 	bl	8000afc <__aeabi_dcmplt>
 8008cac:	2800      	cmp	r0, #0
 8008cae:	f040 8128 	bne.w	8008f02 <_dtoa_r+0x68a>
 8008cb2:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8008cb6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8008cba:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008cbc:	2b00      	cmp	r3, #0
 8008cbe:	f2c0 815a 	blt.w	8008f76 <_dtoa_r+0x6fe>
 8008cc2:	2f0e      	cmp	r7, #14
 8008cc4:	f300 8157 	bgt.w	8008f76 <_dtoa_r+0x6fe>
 8008cc8:	4b5a      	ldr	r3, [pc, #360]	@ (8008e34 <_dtoa_r+0x5bc>)
 8008cca:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008cce:	ed93 7b00 	vldr	d7, [r3]
 8008cd2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008cd4:	2b00      	cmp	r3, #0
 8008cd6:	ed8d 7b00 	vstr	d7, [sp]
 8008cda:	da03      	bge.n	8008ce4 <_dtoa_r+0x46c>
 8008cdc:	9b07      	ldr	r3, [sp, #28]
 8008cde:	2b00      	cmp	r3, #0
 8008ce0:	f340 8101 	ble.w	8008ee6 <_dtoa_r+0x66e>
 8008ce4:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8008ce8:	4656      	mov	r6, sl
 8008cea:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008cee:	4620      	mov	r0, r4
 8008cf0:	4629      	mov	r1, r5
 8008cf2:	f7f7 fdbb 	bl	800086c <__aeabi_ddiv>
 8008cf6:	f7f7 ff3f 	bl	8000b78 <__aeabi_d2iz>
 8008cfa:	4680      	mov	r8, r0
 8008cfc:	f7f7 fc22 	bl	8000544 <__aeabi_i2d>
 8008d00:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008d04:	f7f7 fc88 	bl	8000618 <__aeabi_dmul>
 8008d08:	4602      	mov	r2, r0
 8008d0a:	460b      	mov	r3, r1
 8008d0c:	4620      	mov	r0, r4
 8008d0e:	4629      	mov	r1, r5
 8008d10:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8008d14:	f7f7 fac8 	bl	80002a8 <__aeabi_dsub>
 8008d18:	f806 4b01 	strb.w	r4, [r6], #1
 8008d1c:	9d07      	ldr	r5, [sp, #28]
 8008d1e:	eba6 040a 	sub.w	r4, r6, sl
 8008d22:	42a5      	cmp	r5, r4
 8008d24:	4602      	mov	r2, r0
 8008d26:	460b      	mov	r3, r1
 8008d28:	f040 8117 	bne.w	8008f5a <_dtoa_r+0x6e2>
 8008d2c:	f7f7 fabe 	bl	80002ac <__adddf3>
 8008d30:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008d34:	4604      	mov	r4, r0
 8008d36:	460d      	mov	r5, r1
 8008d38:	f7f7 fefe 	bl	8000b38 <__aeabi_dcmpgt>
 8008d3c:	2800      	cmp	r0, #0
 8008d3e:	f040 80f9 	bne.w	8008f34 <_dtoa_r+0x6bc>
 8008d42:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008d46:	4620      	mov	r0, r4
 8008d48:	4629      	mov	r1, r5
 8008d4a:	f7f7 fecd 	bl	8000ae8 <__aeabi_dcmpeq>
 8008d4e:	b118      	cbz	r0, 8008d58 <_dtoa_r+0x4e0>
 8008d50:	f018 0f01 	tst.w	r8, #1
 8008d54:	f040 80ee 	bne.w	8008f34 <_dtoa_r+0x6bc>
 8008d58:	4649      	mov	r1, r9
 8008d5a:	4658      	mov	r0, fp
 8008d5c:	f000 fc90 	bl	8009680 <_Bfree>
 8008d60:	2300      	movs	r3, #0
 8008d62:	7033      	strb	r3, [r6, #0]
 8008d64:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008d66:	3701      	adds	r7, #1
 8008d68:	601f      	str	r7, [r3, #0]
 8008d6a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008d6c:	2b00      	cmp	r3, #0
 8008d6e:	f000 831d 	beq.w	80093ac <_dtoa_r+0xb34>
 8008d72:	601e      	str	r6, [r3, #0]
 8008d74:	e31a      	b.n	80093ac <_dtoa_r+0xb34>
 8008d76:	07e2      	lsls	r2, r4, #31
 8008d78:	d505      	bpl.n	8008d86 <_dtoa_r+0x50e>
 8008d7a:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008d7e:	f7f7 fc4b 	bl	8000618 <__aeabi_dmul>
 8008d82:	3601      	adds	r6, #1
 8008d84:	2301      	movs	r3, #1
 8008d86:	1064      	asrs	r4, r4, #1
 8008d88:	3508      	adds	r5, #8
 8008d8a:	e73f      	b.n	8008c0c <_dtoa_r+0x394>
 8008d8c:	2602      	movs	r6, #2
 8008d8e:	e742      	b.n	8008c16 <_dtoa_r+0x39e>
 8008d90:	9c07      	ldr	r4, [sp, #28]
 8008d92:	9704      	str	r7, [sp, #16]
 8008d94:	e761      	b.n	8008c5a <_dtoa_r+0x3e2>
 8008d96:	4b27      	ldr	r3, [pc, #156]	@ (8008e34 <_dtoa_r+0x5bc>)
 8008d98:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008d9a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008d9e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008da2:	4454      	add	r4, sl
 8008da4:	2900      	cmp	r1, #0
 8008da6:	d053      	beq.n	8008e50 <_dtoa_r+0x5d8>
 8008da8:	4928      	ldr	r1, [pc, #160]	@ (8008e4c <_dtoa_r+0x5d4>)
 8008daa:	2000      	movs	r0, #0
 8008dac:	f7f7 fd5e 	bl	800086c <__aeabi_ddiv>
 8008db0:	4633      	mov	r3, r6
 8008db2:	462a      	mov	r2, r5
 8008db4:	f7f7 fa78 	bl	80002a8 <__aeabi_dsub>
 8008db8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008dbc:	4656      	mov	r6, sl
 8008dbe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008dc2:	f7f7 fed9 	bl	8000b78 <__aeabi_d2iz>
 8008dc6:	4605      	mov	r5, r0
 8008dc8:	f7f7 fbbc 	bl	8000544 <__aeabi_i2d>
 8008dcc:	4602      	mov	r2, r0
 8008dce:	460b      	mov	r3, r1
 8008dd0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008dd4:	f7f7 fa68 	bl	80002a8 <__aeabi_dsub>
 8008dd8:	3530      	adds	r5, #48	@ 0x30
 8008dda:	4602      	mov	r2, r0
 8008ddc:	460b      	mov	r3, r1
 8008dde:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008de2:	f806 5b01 	strb.w	r5, [r6], #1
 8008de6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008dea:	f7f7 fe87 	bl	8000afc <__aeabi_dcmplt>
 8008dee:	2800      	cmp	r0, #0
 8008df0:	d171      	bne.n	8008ed6 <_dtoa_r+0x65e>
 8008df2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008df6:	4911      	ldr	r1, [pc, #68]	@ (8008e3c <_dtoa_r+0x5c4>)
 8008df8:	2000      	movs	r0, #0
 8008dfa:	f7f7 fa55 	bl	80002a8 <__aeabi_dsub>
 8008dfe:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008e02:	f7f7 fe7b 	bl	8000afc <__aeabi_dcmplt>
 8008e06:	2800      	cmp	r0, #0
 8008e08:	f040 8095 	bne.w	8008f36 <_dtoa_r+0x6be>
 8008e0c:	42a6      	cmp	r6, r4
 8008e0e:	f43f af50 	beq.w	8008cb2 <_dtoa_r+0x43a>
 8008e12:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8008e16:	4b0a      	ldr	r3, [pc, #40]	@ (8008e40 <_dtoa_r+0x5c8>)
 8008e18:	2200      	movs	r2, #0
 8008e1a:	f7f7 fbfd 	bl	8000618 <__aeabi_dmul>
 8008e1e:	4b08      	ldr	r3, [pc, #32]	@ (8008e40 <_dtoa_r+0x5c8>)
 8008e20:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008e24:	2200      	movs	r2, #0
 8008e26:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008e2a:	f7f7 fbf5 	bl	8000618 <__aeabi_dmul>
 8008e2e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008e32:	e7c4      	b.n	8008dbe <_dtoa_r+0x546>
 8008e34:	0800afc8 	.word	0x0800afc8
 8008e38:	0800afa0 	.word	0x0800afa0
 8008e3c:	3ff00000 	.word	0x3ff00000
 8008e40:	40240000 	.word	0x40240000
 8008e44:	401c0000 	.word	0x401c0000
 8008e48:	40140000 	.word	0x40140000
 8008e4c:	3fe00000 	.word	0x3fe00000
 8008e50:	4631      	mov	r1, r6
 8008e52:	4628      	mov	r0, r5
 8008e54:	f7f7 fbe0 	bl	8000618 <__aeabi_dmul>
 8008e58:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008e5c:	9415      	str	r4, [sp, #84]	@ 0x54
 8008e5e:	4656      	mov	r6, sl
 8008e60:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008e64:	f7f7 fe88 	bl	8000b78 <__aeabi_d2iz>
 8008e68:	4605      	mov	r5, r0
 8008e6a:	f7f7 fb6b 	bl	8000544 <__aeabi_i2d>
 8008e6e:	4602      	mov	r2, r0
 8008e70:	460b      	mov	r3, r1
 8008e72:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008e76:	f7f7 fa17 	bl	80002a8 <__aeabi_dsub>
 8008e7a:	3530      	adds	r5, #48	@ 0x30
 8008e7c:	f806 5b01 	strb.w	r5, [r6], #1
 8008e80:	4602      	mov	r2, r0
 8008e82:	460b      	mov	r3, r1
 8008e84:	42a6      	cmp	r6, r4
 8008e86:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008e8a:	f04f 0200 	mov.w	r2, #0
 8008e8e:	d124      	bne.n	8008eda <_dtoa_r+0x662>
 8008e90:	4bac      	ldr	r3, [pc, #688]	@ (8009144 <_dtoa_r+0x8cc>)
 8008e92:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8008e96:	f7f7 fa09 	bl	80002ac <__adddf3>
 8008e9a:	4602      	mov	r2, r0
 8008e9c:	460b      	mov	r3, r1
 8008e9e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008ea2:	f7f7 fe49 	bl	8000b38 <__aeabi_dcmpgt>
 8008ea6:	2800      	cmp	r0, #0
 8008ea8:	d145      	bne.n	8008f36 <_dtoa_r+0x6be>
 8008eaa:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008eae:	49a5      	ldr	r1, [pc, #660]	@ (8009144 <_dtoa_r+0x8cc>)
 8008eb0:	2000      	movs	r0, #0
 8008eb2:	f7f7 f9f9 	bl	80002a8 <__aeabi_dsub>
 8008eb6:	4602      	mov	r2, r0
 8008eb8:	460b      	mov	r3, r1
 8008eba:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008ebe:	f7f7 fe1d 	bl	8000afc <__aeabi_dcmplt>
 8008ec2:	2800      	cmp	r0, #0
 8008ec4:	f43f aef5 	beq.w	8008cb2 <_dtoa_r+0x43a>
 8008ec8:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8008eca:	1e73      	subs	r3, r6, #1
 8008ecc:	9315      	str	r3, [sp, #84]	@ 0x54
 8008ece:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008ed2:	2b30      	cmp	r3, #48	@ 0x30
 8008ed4:	d0f8      	beq.n	8008ec8 <_dtoa_r+0x650>
 8008ed6:	9f04      	ldr	r7, [sp, #16]
 8008ed8:	e73e      	b.n	8008d58 <_dtoa_r+0x4e0>
 8008eda:	4b9b      	ldr	r3, [pc, #620]	@ (8009148 <_dtoa_r+0x8d0>)
 8008edc:	f7f7 fb9c 	bl	8000618 <__aeabi_dmul>
 8008ee0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008ee4:	e7bc      	b.n	8008e60 <_dtoa_r+0x5e8>
 8008ee6:	d10c      	bne.n	8008f02 <_dtoa_r+0x68a>
 8008ee8:	4b98      	ldr	r3, [pc, #608]	@ (800914c <_dtoa_r+0x8d4>)
 8008eea:	2200      	movs	r2, #0
 8008eec:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008ef0:	f7f7 fb92 	bl	8000618 <__aeabi_dmul>
 8008ef4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008ef8:	f7f7 fe14 	bl	8000b24 <__aeabi_dcmpge>
 8008efc:	2800      	cmp	r0, #0
 8008efe:	f000 8157 	beq.w	80091b0 <_dtoa_r+0x938>
 8008f02:	2400      	movs	r4, #0
 8008f04:	4625      	mov	r5, r4
 8008f06:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008f08:	43db      	mvns	r3, r3
 8008f0a:	9304      	str	r3, [sp, #16]
 8008f0c:	4656      	mov	r6, sl
 8008f0e:	2700      	movs	r7, #0
 8008f10:	4621      	mov	r1, r4
 8008f12:	4658      	mov	r0, fp
 8008f14:	f000 fbb4 	bl	8009680 <_Bfree>
 8008f18:	2d00      	cmp	r5, #0
 8008f1a:	d0dc      	beq.n	8008ed6 <_dtoa_r+0x65e>
 8008f1c:	b12f      	cbz	r7, 8008f2a <_dtoa_r+0x6b2>
 8008f1e:	42af      	cmp	r7, r5
 8008f20:	d003      	beq.n	8008f2a <_dtoa_r+0x6b2>
 8008f22:	4639      	mov	r1, r7
 8008f24:	4658      	mov	r0, fp
 8008f26:	f000 fbab 	bl	8009680 <_Bfree>
 8008f2a:	4629      	mov	r1, r5
 8008f2c:	4658      	mov	r0, fp
 8008f2e:	f000 fba7 	bl	8009680 <_Bfree>
 8008f32:	e7d0      	b.n	8008ed6 <_dtoa_r+0x65e>
 8008f34:	9704      	str	r7, [sp, #16]
 8008f36:	4633      	mov	r3, r6
 8008f38:	461e      	mov	r6, r3
 8008f3a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008f3e:	2a39      	cmp	r2, #57	@ 0x39
 8008f40:	d107      	bne.n	8008f52 <_dtoa_r+0x6da>
 8008f42:	459a      	cmp	sl, r3
 8008f44:	d1f8      	bne.n	8008f38 <_dtoa_r+0x6c0>
 8008f46:	9a04      	ldr	r2, [sp, #16]
 8008f48:	3201      	adds	r2, #1
 8008f4a:	9204      	str	r2, [sp, #16]
 8008f4c:	2230      	movs	r2, #48	@ 0x30
 8008f4e:	f88a 2000 	strb.w	r2, [sl]
 8008f52:	781a      	ldrb	r2, [r3, #0]
 8008f54:	3201      	adds	r2, #1
 8008f56:	701a      	strb	r2, [r3, #0]
 8008f58:	e7bd      	b.n	8008ed6 <_dtoa_r+0x65e>
 8008f5a:	4b7b      	ldr	r3, [pc, #492]	@ (8009148 <_dtoa_r+0x8d0>)
 8008f5c:	2200      	movs	r2, #0
 8008f5e:	f7f7 fb5b 	bl	8000618 <__aeabi_dmul>
 8008f62:	2200      	movs	r2, #0
 8008f64:	2300      	movs	r3, #0
 8008f66:	4604      	mov	r4, r0
 8008f68:	460d      	mov	r5, r1
 8008f6a:	f7f7 fdbd 	bl	8000ae8 <__aeabi_dcmpeq>
 8008f6e:	2800      	cmp	r0, #0
 8008f70:	f43f aebb 	beq.w	8008cea <_dtoa_r+0x472>
 8008f74:	e6f0      	b.n	8008d58 <_dtoa_r+0x4e0>
 8008f76:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8008f78:	2a00      	cmp	r2, #0
 8008f7a:	f000 80db 	beq.w	8009134 <_dtoa_r+0x8bc>
 8008f7e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008f80:	2a01      	cmp	r2, #1
 8008f82:	f300 80bf 	bgt.w	8009104 <_dtoa_r+0x88c>
 8008f86:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8008f88:	2a00      	cmp	r2, #0
 8008f8a:	f000 80b7 	beq.w	80090fc <_dtoa_r+0x884>
 8008f8e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8008f92:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8008f94:	4646      	mov	r6, r8
 8008f96:	9a08      	ldr	r2, [sp, #32]
 8008f98:	2101      	movs	r1, #1
 8008f9a:	441a      	add	r2, r3
 8008f9c:	4658      	mov	r0, fp
 8008f9e:	4498      	add	r8, r3
 8008fa0:	9208      	str	r2, [sp, #32]
 8008fa2:	f000 fc21 	bl	80097e8 <__i2b>
 8008fa6:	4605      	mov	r5, r0
 8008fa8:	b15e      	cbz	r6, 8008fc2 <_dtoa_r+0x74a>
 8008faa:	9b08      	ldr	r3, [sp, #32]
 8008fac:	2b00      	cmp	r3, #0
 8008fae:	dd08      	ble.n	8008fc2 <_dtoa_r+0x74a>
 8008fb0:	42b3      	cmp	r3, r6
 8008fb2:	9a08      	ldr	r2, [sp, #32]
 8008fb4:	bfa8      	it	ge
 8008fb6:	4633      	movge	r3, r6
 8008fb8:	eba8 0803 	sub.w	r8, r8, r3
 8008fbc:	1af6      	subs	r6, r6, r3
 8008fbe:	1ad3      	subs	r3, r2, r3
 8008fc0:	9308      	str	r3, [sp, #32]
 8008fc2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008fc4:	b1f3      	cbz	r3, 8009004 <_dtoa_r+0x78c>
 8008fc6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008fc8:	2b00      	cmp	r3, #0
 8008fca:	f000 80b7 	beq.w	800913c <_dtoa_r+0x8c4>
 8008fce:	b18c      	cbz	r4, 8008ff4 <_dtoa_r+0x77c>
 8008fd0:	4629      	mov	r1, r5
 8008fd2:	4622      	mov	r2, r4
 8008fd4:	4658      	mov	r0, fp
 8008fd6:	f000 fcc7 	bl	8009968 <__pow5mult>
 8008fda:	464a      	mov	r2, r9
 8008fdc:	4601      	mov	r1, r0
 8008fde:	4605      	mov	r5, r0
 8008fe0:	4658      	mov	r0, fp
 8008fe2:	f000 fc17 	bl	8009814 <__multiply>
 8008fe6:	4649      	mov	r1, r9
 8008fe8:	9004      	str	r0, [sp, #16]
 8008fea:	4658      	mov	r0, fp
 8008fec:	f000 fb48 	bl	8009680 <_Bfree>
 8008ff0:	9b04      	ldr	r3, [sp, #16]
 8008ff2:	4699      	mov	r9, r3
 8008ff4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008ff6:	1b1a      	subs	r2, r3, r4
 8008ff8:	d004      	beq.n	8009004 <_dtoa_r+0x78c>
 8008ffa:	4649      	mov	r1, r9
 8008ffc:	4658      	mov	r0, fp
 8008ffe:	f000 fcb3 	bl	8009968 <__pow5mult>
 8009002:	4681      	mov	r9, r0
 8009004:	2101      	movs	r1, #1
 8009006:	4658      	mov	r0, fp
 8009008:	f000 fbee 	bl	80097e8 <__i2b>
 800900c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800900e:	4604      	mov	r4, r0
 8009010:	2b00      	cmp	r3, #0
 8009012:	f000 81cf 	beq.w	80093b4 <_dtoa_r+0xb3c>
 8009016:	461a      	mov	r2, r3
 8009018:	4601      	mov	r1, r0
 800901a:	4658      	mov	r0, fp
 800901c:	f000 fca4 	bl	8009968 <__pow5mult>
 8009020:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009022:	2b01      	cmp	r3, #1
 8009024:	4604      	mov	r4, r0
 8009026:	f300 8095 	bgt.w	8009154 <_dtoa_r+0x8dc>
 800902a:	9b02      	ldr	r3, [sp, #8]
 800902c:	2b00      	cmp	r3, #0
 800902e:	f040 8087 	bne.w	8009140 <_dtoa_r+0x8c8>
 8009032:	9b03      	ldr	r3, [sp, #12]
 8009034:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009038:	2b00      	cmp	r3, #0
 800903a:	f040 8089 	bne.w	8009150 <_dtoa_r+0x8d8>
 800903e:	9b03      	ldr	r3, [sp, #12]
 8009040:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009044:	0d1b      	lsrs	r3, r3, #20
 8009046:	051b      	lsls	r3, r3, #20
 8009048:	b12b      	cbz	r3, 8009056 <_dtoa_r+0x7de>
 800904a:	9b08      	ldr	r3, [sp, #32]
 800904c:	3301      	adds	r3, #1
 800904e:	9308      	str	r3, [sp, #32]
 8009050:	f108 0801 	add.w	r8, r8, #1
 8009054:	2301      	movs	r3, #1
 8009056:	930a      	str	r3, [sp, #40]	@ 0x28
 8009058:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800905a:	2b00      	cmp	r3, #0
 800905c:	f000 81b0 	beq.w	80093c0 <_dtoa_r+0xb48>
 8009060:	6923      	ldr	r3, [r4, #16]
 8009062:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009066:	6918      	ldr	r0, [r3, #16]
 8009068:	f000 fb72 	bl	8009750 <__hi0bits>
 800906c:	f1c0 0020 	rsb	r0, r0, #32
 8009070:	9b08      	ldr	r3, [sp, #32]
 8009072:	4418      	add	r0, r3
 8009074:	f010 001f 	ands.w	r0, r0, #31
 8009078:	d077      	beq.n	800916a <_dtoa_r+0x8f2>
 800907a:	f1c0 0320 	rsb	r3, r0, #32
 800907e:	2b04      	cmp	r3, #4
 8009080:	dd6b      	ble.n	800915a <_dtoa_r+0x8e2>
 8009082:	9b08      	ldr	r3, [sp, #32]
 8009084:	f1c0 001c 	rsb	r0, r0, #28
 8009088:	4403      	add	r3, r0
 800908a:	4480      	add	r8, r0
 800908c:	4406      	add	r6, r0
 800908e:	9308      	str	r3, [sp, #32]
 8009090:	f1b8 0f00 	cmp.w	r8, #0
 8009094:	dd05      	ble.n	80090a2 <_dtoa_r+0x82a>
 8009096:	4649      	mov	r1, r9
 8009098:	4642      	mov	r2, r8
 800909a:	4658      	mov	r0, fp
 800909c:	f000 fcbe 	bl	8009a1c <__lshift>
 80090a0:	4681      	mov	r9, r0
 80090a2:	9b08      	ldr	r3, [sp, #32]
 80090a4:	2b00      	cmp	r3, #0
 80090a6:	dd05      	ble.n	80090b4 <_dtoa_r+0x83c>
 80090a8:	4621      	mov	r1, r4
 80090aa:	461a      	mov	r2, r3
 80090ac:	4658      	mov	r0, fp
 80090ae:	f000 fcb5 	bl	8009a1c <__lshift>
 80090b2:	4604      	mov	r4, r0
 80090b4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80090b6:	2b00      	cmp	r3, #0
 80090b8:	d059      	beq.n	800916e <_dtoa_r+0x8f6>
 80090ba:	4621      	mov	r1, r4
 80090bc:	4648      	mov	r0, r9
 80090be:	f000 fd19 	bl	8009af4 <__mcmp>
 80090c2:	2800      	cmp	r0, #0
 80090c4:	da53      	bge.n	800916e <_dtoa_r+0x8f6>
 80090c6:	1e7b      	subs	r3, r7, #1
 80090c8:	9304      	str	r3, [sp, #16]
 80090ca:	4649      	mov	r1, r9
 80090cc:	2300      	movs	r3, #0
 80090ce:	220a      	movs	r2, #10
 80090d0:	4658      	mov	r0, fp
 80090d2:	f000 faf7 	bl	80096c4 <__multadd>
 80090d6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80090d8:	4681      	mov	r9, r0
 80090da:	2b00      	cmp	r3, #0
 80090dc:	f000 8172 	beq.w	80093c4 <_dtoa_r+0xb4c>
 80090e0:	2300      	movs	r3, #0
 80090e2:	4629      	mov	r1, r5
 80090e4:	220a      	movs	r2, #10
 80090e6:	4658      	mov	r0, fp
 80090e8:	f000 faec 	bl	80096c4 <__multadd>
 80090ec:	9b00      	ldr	r3, [sp, #0]
 80090ee:	2b00      	cmp	r3, #0
 80090f0:	4605      	mov	r5, r0
 80090f2:	dc67      	bgt.n	80091c4 <_dtoa_r+0x94c>
 80090f4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80090f6:	2b02      	cmp	r3, #2
 80090f8:	dc41      	bgt.n	800917e <_dtoa_r+0x906>
 80090fa:	e063      	b.n	80091c4 <_dtoa_r+0x94c>
 80090fc:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80090fe:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8009102:	e746      	b.n	8008f92 <_dtoa_r+0x71a>
 8009104:	9b07      	ldr	r3, [sp, #28]
 8009106:	1e5c      	subs	r4, r3, #1
 8009108:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800910a:	42a3      	cmp	r3, r4
 800910c:	bfbf      	itttt	lt
 800910e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8009110:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8009112:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8009114:	1ae3      	sublt	r3, r4, r3
 8009116:	bfb4      	ite	lt
 8009118:	18d2      	addlt	r2, r2, r3
 800911a:	1b1c      	subge	r4, r3, r4
 800911c:	9b07      	ldr	r3, [sp, #28]
 800911e:	bfbc      	itt	lt
 8009120:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8009122:	2400      	movlt	r4, #0
 8009124:	2b00      	cmp	r3, #0
 8009126:	bfb5      	itete	lt
 8009128:	eba8 0603 	sublt.w	r6, r8, r3
 800912c:	9b07      	ldrge	r3, [sp, #28]
 800912e:	2300      	movlt	r3, #0
 8009130:	4646      	movge	r6, r8
 8009132:	e730      	b.n	8008f96 <_dtoa_r+0x71e>
 8009134:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8009136:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8009138:	4646      	mov	r6, r8
 800913a:	e735      	b.n	8008fa8 <_dtoa_r+0x730>
 800913c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800913e:	e75c      	b.n	8008ffa <_dtoa_r+0x782>
 8009140:	2300      	movs	r3, #0
 8009142:	e788      	b.n	8009056 <_dtoa_r+0x7de>
 8009144:	3fe00000 	.word	0x3fe00000
 8009148:	40240000 	.word	0x40240000
 800914c:	40140000 	.word	0x40140000
 8009150:	9b02      	ldr	r3, [sp, #8]
 8009152:	e780      	b.n	8009056 <_dtoa_r+0x7de>
 8009154:	2300      	movs	r3, #0
 8009156:	930a      	str	r3, [sp, #40]	@ 0x28
 8009158:	e782      	b.n	8009060 <_dtoa_r+0x7e8>
 800915a:	d099      	beq.n	8009090 <_dtoa_r+0x818>
 800915c:	9a08      	ldr	r2, [sp, #32]
 800915e:	331c      	adds	r3, #28
 8009160:	441a      	add	r2, r3
 8009162:	4498      	add	r8, r3
 8009164:	441e      	add	r6, r3
 8009166:	9208      	str	r2, [sp, #32]
 8009168:	e792      	b.n	8009090 <_dtoa_r+0x818>
 800916a:	4603      	mov	r3, r0
 800916c:	e7f6      	b.n	800915c <_dtoa_r+0x8e4>
 800916e:	9b07      	ldr	r3, [sp, #28]
 8009170:	9704      	str	r7, [sp, #16]
 8009172:	2b00      	cmp	r3, #0
 8009174:	dc20      	bgt.n	80091b8 <_dtoa_r+0x940>
 8009176:	9300      	str	r3, [sp, #0]
 8009178:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800917a:	2b02      	cmp	r3, #2
 800917c:	dd1e      	ble.n	80091bc <_dtoa_r+0x944>
 800917e:	9b00      	ldr	r3, [sp, #0]
 8009180:	2b00      	cmp	r3, #0
 8009182:	f47f aec0 	bne.w	8008f06 <_dtoa_r+0x68e>
 8009186:	4621      	mov	r1, r4
 8009188:	2205      	movs	r2, #5
 800918a:	4658      	mov	r0, fp
 800918c:	f000 fa9a 	bl	80096c4 <__multadd>
 8009190:	4601      	mov	r1, r0
 8009192:	4604      	mov	r4, r0
 8009194:	4648      	mov	r0, r9
 8009196:	f000 fcad 	bl	8009af4 <__mcmp>
 800919a:	2800      	cmp	r0, #0
 800919c:	f77f aeb3 	ble.w	8008f06 <_dtoa_r+0x68e>
 80091a0:	4656      	mov	r6, sl
 80091a2:	2331      	movs	r3, #49	@ 0x31
 80091a4:	f806 3b01 	strb.w	r3, [r6], #1
 80091a8:	9b04      	ldr	r3, [sp, #16]
 80091aa:	3301      	adds	r3, #1
 80091ac:	9304      	str	r3, [sp, #16]
 80091ae:	e6ae      	b.n	8008f0e <_dtoa_r+0x696>
 80091b0:	9c07      	ldr	r4, [sp, #28]
 80091b2:	9704      	str	r7, [sp, #16]
 80091b4:	4625      	mov	r5, r4
 80091b6:	e7f3      	b.n	80091a0 <_dtoa_r+0x928>
 80091b8:	9b07      	ldr	r3, [sp, #28]
 80091ba:	9300      	str	r3, [sp, #0]
 80091bc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80091be:	2b00      	cmp	r3, #0
 80091c0:	f000 8104 	beq.w	80093cc <_dtoa_r+0xb54>
 80091c4:	2e00      	cmp	r6, #0
 80091c6:	dd05      	ble.n	80091d4 <_dtoa_r+0x95c>
 80091c8:	4629      	mov	r1, r5
 80091ca:	4632      	mov	r2, r6
 80091cc:	4658      	mov	r0, fp
 80091ce:	f000 fc25 	bl	8009a1c <__lshift>
 80091d2:	4605      	mov	r5, r0
 80091d4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80091d6:	2b00      	cmp	r3, #0
 80091d8:	d05a      	beq.n	8009290 <_dtoa_r+0xa18>
 80091da:	6869      	ldr	r1, [r5, #4]
 80091dc:	4658      	mov	r0, fp
 80091de:	f000 fa0f 	bl	8009600 <_Balloc>
 80091e2:	4606      	mov	r6, r0
 80091e4:	b928      	cbnz	r0, 80091f2 <_dtoa_r+0x97a>
 80091e6:	4b84      	ldr	r3, [pc, #528]	@ (80093f8 <_dtoa_r+0xb80>)
 80091e8:	4602      	mov	r2, r0
 80091ea:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80091ee:	f7ff bb5a 	b.w	80088a6 <_dtoa_r+0x2e>
 80091f2:	692a      	ldr	r2, [r5, #16]
 80091f4:	3202      	adds	r2, #2
 80091f6:	0092      	lsls	r2, r2, #2
 80091f8:	f105 010c 	add.w	r1, r5, #12
 80091fc:	300c      	adds	r0, #12
 80091fe:	f000 ffc1 	bl	800a184 <memcpy>
 8009202:	2201      	movs	r2, #1
 8009204:	4631      	mov	r1, r6
 8009206:	4658      	mov	r0, fp
 8009208:	f000 fc08 	bl	8009a1c <__lshift>
 800920c:	f10a 0301 	add.w	r3, sl, #1
 8009210:	9307      	str	r3, [sp, #28]
 8009212:	9b00      	ldr	r3, [sp, #0]
 8009214:	4453      	add	r3, sl
 8009216:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009218:	9b02      	ldr	r3, [sp, #8]
 800921a:	f003 0301 	and.w	r3, r3, #1
 800921e:	462f      	mov	r7, r5
 8009220:	930a      	str	r3, [sp, #40]	@ 0x28
 8009222:	4605      	mov	r5, r0
 8009224:	9b07      	ldr	r3, [sp, #28]
 8009226:	4621      	mov	r1, r4
 8009228:	3b01      	subs	r3, #1
 800922a:	4648      	mov	r0, r9
 800922c:	9300      	str	r3, [sp, #0]
 800922e:	f7ff fa9b 	bl	8008768 <quorem>
 8009232:	4639      	mov	r1, r7
 8009234:	9002      	str	r0, [sp, #8]
 8009236:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800923a:	4648      	mov	r0, r9
 800923c:	f000 fc5a 	bl	8009af4 <__mcmp>
 8009240:	462a      	mov	r2, r5
 8009242:	9008      	str	r0, [sp, #32]
 8009244:	4621      	mov	r1, r4
 8009246:	4658      	mov	r0, fp
 8009248:	f000 fc70 	bl	8009b2c <__mdiff>
 800924c:	68c2      	ldr	r2, [r0, #12]
 800924e:	4606      	mov	r6, r0
 8009250:	bb02      	cbnz	r2, 8009294 <_dtoa_r+0xa1c>
 8009252:	4601      	mov	r1, r0
 8009254:	4648      	mov	r0, r9
 8009256:	f000 fc4d 	bl	8009af4 <__mcmp>
 800925a:	4602      	mov	r2, r0
 800925c:	4631      	mov	r1, r6
 800925e:	4658      	mov	r0, fp
 8009260:	920e      	str	r2, [sp, #56]	@ 0x38
 8009262:	f000 fa0d 	bl	8009680 <_Bfree>
 8009266:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009268:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800926a:	9e07      	ldr	r6, [sp, #28]
 800926c:	ea43 0102 	orr.w	r1, r3, r2
 8009270:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009272:	4319      	orrs	r1, r3
 8009274:	d110      	bne.n	8009298 <_dtoa_r+0xa20>
 8009276:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800927a:	d029      	beq.n	80092d0 <_dtoa_r+0xa58>
 800927c:	9b08      	ldr	r3, [sp, #32]
 800927e:	2b00      	cmp	r3, #0
 8009280:	dd02      	ble.n	8009288 <_dtoa_r+0xa10>
 8009282:	9b02      	ldr	r3, [sp, #8]
 8009284:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8009288:	9b00      	ldr	r3, [sp, #0]
 800928a:	f883 8000 	strb.w	r8, [r3]
 800928e:	e63f      	b.n	8008f10 <_dtoa_r+0x698>
 8009290:	4628      	mov	r0, r5
 8009292:	e7bb      	b.n	800920c <_dtoa_r+0x994>
 8009294:	2201      	movs	r2, #1
 8009296:	e7e1      	b.n	800925c <_dtoa_r+0x9e4>
 8009298:	9b08      	ldr	r3, [sp, #32]
 800929a:	2b00      	cmp	r3, #0
 800929c:	db04      	blt.n	80092a8 <_dtoa_r+0xa30>
 800929e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80092a0:	430b      	orrs	r3, r1
 80092a2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80092a4:	430b      	orrs	r3, r1
 80092a6:	d120      	bne.n	80092ea <_dtoa_r+0xa72>
 80092a8:	2a00      	cmp	r2, #0
 80092aa:	dded      	ble.n	8009288 <_dtoa_r+0xa10>
 80092ac:	4649      	mov	r1, r9
 80092ae:	2201      	movs	r2, #1
 80092b0:	4658      	mov	r0, fp
 80092b2:	f000 fbb3 	bl	8009a1c <__lshift>
 80092b6:	4621      	mov	r1, r4
 80092b8:	4681      	mov	r9, r0
 80092ba:	f000 fc1b 	bl	8009af4 <__mcmp>
 80092be:	2800      	cmp	r0, #0
 80092c0:	dc03      	bgt.n	80092ca <_dtoa_r+0xa52>
 80092c2:	d1e1      	bne.n	8009288 <_dtoa_r+0xa10>
 80092c4:	f018 0f01 	tst.w	r8, #1
 80092c8:	d0de      	beq.n	8009288 <_dtoa_r+0xa10>
 80092ca:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80092ce:	d1d8      	bne.n	8009282 <_dtoa_r+0xa0a>
 80092d0:	9a00      	ldr	r2, [sp, #0]
 80092d2:	2339      	movs	r3, #57	@ 0x39
 80092d4:	7013      	strb	r3, [r2, #0]
 80092d6:	4633      	mov	r3, r6
 80092d8:	461e      	mov	r6, r3
 80092da:	3b01      	subs	r3, #1
 80092dc:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80092e0:	2a39      	cmp	r2, #57	@ 0x39
 80092e2:	d052      	beq.n	800938a <_dtoa_r+0xb12>
 80092e4:	3201      	adds	r2, #1
 80092e6:	701a      	strb	r2, [r3, #0]
 80092e8:	e612      	b.n	8008f10 <_dtoa_r+0x698>
 80092ea:	2a00      	cmp	r2, #0
 80092ec:	dd07      	ble.n	80092fe <_dtoa_r+0xa86>
 80092ee:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80092f2:	d0ed      	beq.n	80092d0 <_dtoa_r+0xa58>
 80092f4:	9a00      	ldr	r2, [sp, #0]
 80092f6:	f108 0301 	add.w	r3, r8, #1
 80092fa:	7013      	strb	r3, [r2, #0]
 80092fc:	e608      	b.n	8008f10 <_dtoa_r+0x698>
 80092fe:	9b07      	ldr	r3, [sp, #28]
 8009300:	9a07      	ldr	r2, [sp, #28]
 8009302:	f803 8c01 	strb.w	r8, [r3, #-1]
 8009306:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009308:	4293      	cmp	r3, r2
 800930a:	d028      	beq.n	800935e <_dtoa_r+0xae6>
 800930c:	4649      	mov	r1, r9
 800930e:	2300      	movs	r3, #0
 8009310:	220a      	movs	r2, #10
 8009312:	4658      	mov	r0, fp
 8009314:	f000 f9d6 	bl	80096c4 <__multadd>
 8009318:	42af      	cmp	r7, r5
 800931a:	4681      	mov	r9, r0
 800931c:	f04f 0300 	mov.w	r3, #0
 8009320:	f04f 020a 	mov.w	r2, #10
 8009324:	4639      	mov	r1, r7
 8009326:	4658      	mov	r0, fp
 8009328:	d107      	bne.n	800933a <_dtoa_r+0xac2>
 800932a:	f000 f9cb 	bl	80096c4 <__multadd>
 800932e:	4607      	mov	r7, r0
 8009330:	4605      	mov	r5, r0
 8009332:	9b07      	ldr	r3, [sp, #28]
 8009334:	3301      	adds	r3, #1
 8009336:	9307      	str	r3, [sp, #28]
 8009338:	e774      	b.n	8009224 <_dtoa_r+0x9ac>
 800933a:	f000 f9c3 	bl	80096c4 <__multadd>
 800933e:	4629      	mov	r1, r5
 8009340:	4607      	mov	r7, r0
 8009342:	2300      	movs	r3, #0
 8009344:	220a      	movs	r2, #10
 8009346:	4658      	mov	r0, fp
 8009348:	f000 f9bc 	bl	80096c4 <__multadd>
 800934c:	4605      	mov	r5, r0
 800934e:	e7f0      	b.n	8009332 <_dtoa_r+0xaba>
 8009350:	9b00      	ldr	r3, [sp, #0]
 8009352:	2b00      	cmp	r3, #0
 8009354:	bfcc      	ite	gt
 8009356:	461e      	movgt	r6, r3
 8009358:	2601      	movle	r6, #1
 800935a:	4456      	add	r6, sl
 800935c:	2700      	movs	r7, #0
 800935e:	4649      	mov	r1, r9
 8009360:	2201      	movs	r2, #1
 8009362:	4658      	mov	r0, fp
 8009364:	f000 fb5a 	bl	8009a1c <__lshift>
 8009368:	4621      	mov	r1, r4
 800936a:	4681      	mov	r9, r0
 800936c:	f000 fbc2 	bl	8009af4 <__mcmp>
 8009370:	2800      	cmp	r0, #0
 8009372:	dcb0      	bgt.n	80092d6 <_dtoa_r+0xa5e>
 8009374:	d102      	bne.n	800937c <_dtoa_r+0xb04>
 8009376:	f018 0f01 	tst.w	r8, #1
 800937a:	d1ac      	bne.n	80092d6 <_dtoa_r+0xa5e>
 800937c:	4633      	mov	r3, r6
 800937e:	461e      	mov	r6, r3
 8009380:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009384:	2a30      	cmp	r2, #48	@ 0x30
 8009386:	d0fa      	beq.n	800937e <_dtoa_r+0xb06>
 8009388:	e5c2      	b.n	8008f10 <_dtoa_r+0x698>
 800938a:	459a      	cmp	sl, r3
 800938c:	d1a4      	bne.n	80092d8 <_dtoa_r+0xa60>
 800938e:	9b04      	ldr	r3, [sp, #16]
 8009390:	3301      	adds	r3, #1
 8009392:	9304      	str	r3, [sp, #16]
 8009394:	2331      	movs	r3, #49	@ 0x31
 8009396:	f88a 3000 	strb.w	r3, [sl]
 800939a:	e5b9      	b.n	8008f10 <_dtoa_r+0x698>
 800939c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800939e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 80093fc <_dtoa_r+0xb84>
 80093a2:	b11b      	cbz	r3, 80093ac <_dtoa_r+0xb34>
 80093a4:	f10a 0308 	add.w	r3, sl, #8
 80093a8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80093aa:	6013      	str	r3, [r2, #0]
 80093ac:	4650      	mov	r0, sl
 80093ae:	b019      	add	sp, #100	@ 0x64
 80093b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80093b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80093b6:	2b01      	cmp	r3, #1
 80093b8:	f77f ae37 	ble.w	800902a <_dtoa_r+0x7b2>
 80093bc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80093be:	930a      	str	r3, [sp, #40]	@ 0x28
 80093c0:	2001      	movs	r0, #1
 80093c2:	e655      	b.n	8009070 <_dtoa_r+0x7f8>
 80093c4:	9b00      	ldr	r3, [sp, #0]
 80093c6:	2b00      	cmp	r3, #0
 80093c8:	f77f aed6 	ble.w	8009178 <_dtoa_r+0x900>
 80093cc:	4656      	mov	r6, sl
 80093ce:	4621      	mov	r1, r4
 80093d0:	4648      	mov	r0, r9
 80093d2:	f7ff f9c9 	bl	8008768 <quorem>
 80093d6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80093da:	f806 8b01 	strb.w	r8, [r6], #1
 80093de:	9b00      	ldr	r3, [sp, #0]
 80093e0:	eba6 020a 	sub.w	r2, r6, sl
 80093e4:	4293      	cmp	r3, r2
 80093e6:	ddb3      	ble.n	8009350 <_dtoa_r+0xad8>
 80093e8:	4649      	mov	r1, r9
 80093ea:	2300      	movs	r3, #0
 80093ec:	220a      	movs	r2, #10
 80093ee:	4658      	mov	r0, fp
 80093f0:	f000 f968 	bl	80096c4 <__multadd>
 80093f4:	4681      	mov	r9, r0
 80093f6:	e7ea      	b.n	80093ce <_dtoa_r+0xb56>
 80093f8:	0800af23 	.word	0x0800af23
 80093fc:	0800aebe 	.word	0x0800aebe

08009400 <_free_r>:
 8009400:	b538      	push	{r3, r4, r5, lr}
 8009402:	4605      	mov	r5, r0
 8009404:	2900      	cmp	r1, #0
 8009406:	d041      	beq.n	800948c <_free_r+0x8c>
 8009408:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800940c:	1f0c      	subs	r4, r1, #4
 800940e:	2b00      	cmp	r3, #0
 8009410:	bfb8      	it	lt
 8009412:	18e4      	addlt	r4, r4, r3
 8009414:	f000 f8e8 	bl	80095e8 <__malloc_lock>
 8009418:	4a1d      	ldr	r2, [pc, #116]	@ (8009490 <_free_r+0x90>)
 800941a:	6813      	ldr	r3, [r2, #0]
 800941c:	b933      	cbnz	r3, 800942c <_free_r+0x2c>
 800941e:	6063      	str	r3, [r4, #4]
 8009420:	6014      	str	r4, [r2, #0]
 8009422:	4628      	mov	r0, r5
 8009424:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009428:	f000 b8e4 	b.w	80095f4 <__malloc_unlock>
 800942c:	42a3      	cmp	r3, r4
 800942e:	d908      	bls.n	8009442 <_free_r+0x42>
 8009430:	6820      	ldr	r0, [r4, #0]
 8009432:	1821      	adds	r1, r4, r0
 8009434:	428b      	cmp	r3, r1
 8009436:	bf01      	itttt	eq
 8009438:	6819      	ldreq	r1, [r3, #0]
 800943a:	685b      	ldreq	r3, [r3, #4]
 800943c:	1809      	addeq	r1, r1, r0
 800943e:	6021      	streq	r1, [r4, #0]
 8009440:	e7ed      	b.n	800941e <_free_r+0x1e>
 8009442:	461a      	mov	r2, r3
 8009444:	685b      	ldr	r3, [r3, #4]
 8009446:	b10b      	cbz	r3, 800944c <_free_r+0x4c>
 8009448:	42a3      	cmp	r3, r4
 800944a:	d9fa      	bls.n	8009442 <_free_r+0x42>
 800944c:	6811      	ldr	r1, [r2, #0]
 800944e:	1850      	adds	r0, r2, r1
 8009450:	42a0      	cmp	r0, r4
 8009452:	d10b      	bne.n	800946c <_free_r+0x6c>
 8009454:	6820      	ldr	r0, [r4, #0]
 8009456:	4401      	add	r1, r0
 8009458:	1850      	adds	r0, r2, r1
 800945a:	4283      	cmp	r3, r0
 800945c:	6011      	str	r1, [r2, #0]
 800945e:	d1e0      	bne.n	8009422 <_free_r+0x22>
 8009460:	6818      	ldr	r0, [r3, #0]
 8009462:	685b      	ldr	r3, [r3, #4]
 8009464:	6053      	str	r3, [r2, #4]
 8009466:	4408      	add	r0, r1
 8009468:	6010      	str	r0, [r2, #0]
 800946a:	e7da      	b.n	8009422 <_free_r+0x22>
 800946c:	d902      	bls.n	8009474 <_free_r+0x74>
 800946e:	230c      	movs	r3, #12
 8009470:	602b      	str	r3, [r5, #0]
 8009472:	e7d6      	b.n	8009422 <_free_r+0x22>
 8009474:	6820      	ldr	r0, [r4, #0]
 8009476:	1821      	adds	r1, r4, r0
 8009478:	428b      	cmp	r3, r1
 800947a:	bf04      	itt	eq
 800947c:	6819      	ldreq	r1, [r3, #0]
 800947e:	685b      	ldreq	r3, [r3, #4]
 8009480:	6063      	str	r3, [r4, #4]
 8009482:	bf04      	itt	eq
 8009484:	1809      	addeq	r1, r1, r0
 8009486:	6021      	streq	r1, [r4, #0]
 8009488:	6054      	str	r4, [r2, #4]
 800948a:	e7ca      	b.n	8009422 <_free_r+0x22>
 800948c:	bd38      	pop	{r3, r4, r5, pc}
 800948e:	bf00      	nop
 8009490:	20000c30 	.word	0x20000c30

08009494 <malloc>:
 8009494:	4b02      	ldr	r3, [pc, #8]	@ (80094a0 <malloc+0xc>)
 8009496:	4601      	mov	r1, r0
 8009498:	6818      	ldr	r0, [r3, #0]
 800949a:	f000 b825 	b.w	80094e8 <_malloc_r>
 800949e:	bf00      	nop
 80094a0:	2000067c 	.word	0x2000067c

080094a4 <sbrk_aligned>:
 80094a4:	b570      	push	{r4, r5, r6, lr}
 80094a6:	4e0f      	ldr	r6, [pc, #60]	@ (80094e4 <sbrk_aligned+0x40>)
 80094a8:	460c      	mov	r4, r1
 80094aa:	6831      	ldr	r1, [r6, #0]
 80094ac:	4605      	mov	r5, r0
 80094ae:	b911      	cbnz	r1, 80094b6 <sbrk_aligned+0x12>
 80094b0:	f000 fe58 	bl	800a164 <_sbrk_r>
 80094b4:	6030      	str	r0, [r6, #0]
 80094b6:	4621      	mov	r1, r4
 80094b8:	4628      	mov	r0, r5
 80094ba:	f000 fe53 	bl	800a164 <_sbrk_r>
 80094be:	1c43      	adds	r3, r0, #1
 80094c0:	d103      	bne.n	80094ca <sbrk_aligned+0x26>
 80094c2:	f04f 34ff 	mov.w	r4, #4294967295
 80094c6:	4620      	mov	r0, r4
 80094c8:	bd70      	pop	{r4, r5, r6, pc}
 80094ca:	1cc4      	adds	r4, r0, #3
 80094cc:	f024 0403 	bic.w	r4, r4, #3
 80094d0:	42a0      	cmp	r0, r4
 80094d2:	d0f8      	beq.n	80094c6 <sbrk_aligned+0x22>
 80094d4:	1a21      	subs	r1, r4, r0
 80094d6:	4628      	mov	r0, r5
 80094d8:	f000 fe44 	bl	800a164 <_sbrk_r>
 80094dc:	3001      	adds	r0, #1
 80094de:	d1f2      	bne.n	80094c6 <sbrk_aligned+0x22>
 80094e0:	e7ef      	b.n	80094c2 <sbrk_aligned+0x1e>
 80094e2:	bf00      	nop
 80094e4:	20000c2c 	.word	0x20000c2c

080094e8 <_malloc_r>:
 80094e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80094ec:	1ccd      	adds	r5, r1, #3
 80094ee:	f025 0503 	bic.w	r5, r5, #3
 80094f2:	3508      	adds	r5, #8
 80094f4:	2d0c      	cmp	r5, #12
 80094f6:	bf38      	it	cc
 80094f8:	250c      	movcc	r5, #12
 80094fa:	2d00      	cmp	r5, #0
 80094fc:	4606      	mov	r6, r0
 80094fe:	db01      	blt.n	8009504 <_malloc_r+0x1c>
 8009500:	42a9      	cmp	r1, r5
 8009502:	d904      	bls.n	800950e <_malloc_r+0x26>
 8009504:	230c      	movs	r3, #12
 8009506:	6033      	str	r3, [r6, #0]
 8009508:	2000      	movs	r0, #0
 800950a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800950e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80095e4 <_malloc_r+0xfc>
 8009512:	f000 f869 	bl	80095e8 <__malloc_lock>
 8009516:	f8d8 3000 	ldr.w	r3, [r8]
 800951a:	461c      	mov	r4, r3
 800951c:	bb44      	cbnz	r4, 8009570 <_malloc_r+0x88>
 800951e:	4629      	mov	r1, r5
 8009520:	4630      	mov	r0, r6
 8009522:	f7ff ffbf 	bl	80094a4 <sbrk_aligned>
 8009526:	1c43      	adds	r3, r0, #1
 8009528:	4604      	mov	r4, r0
 800952a:	d158      	bne.n	80095de <_malloc_r+0xf6>
 800952c:	f8d8 4000 	ldr.w	r4, [r8]
 8009530:	4627      	mov	r7, r4
 8009532:	2f00      	cmp	r7, #0
 8009534:	d143      	bne.n	80095be <_malloc_r+0xd6>
 8009536:	2c00      	cmp	r4, #0
 8009538:	d04b      	beq.n	80095d2 <_malloc_r+0xea>
 800953a:	6823      	ldr	r3, [r4, #0]
 800953c:	4639      	mov	r1, r7
 800953e:	4630      	mov	r0, r6
 8009540:	eb04 0903 	add.w	r9, r4, r3
 8009544:	f000 fe0e 	bl	800a164 <_sbrk_r>
 8009548:	4581      	cmp	r9, r0
 800954a:	d142      	bne.n	80095d2 <_malloc_r+0xea>
 800954c:	6821      	ldr	r1, [r4, #0]
 800954e:	1a6d      	subs	r5, r5, r1
 8009550:	4629      	mov	r1, r5
 8009552:	4630      	mov	r0, r6
 8009554:	f7ff ffa6 	bl	80094a4 <sbrk_aligned>
 8009558:	3001      	adds	r0, #1
 800955a:	d03a      	beq.n	80095d2 <_malloc_r+0xea>
 800955c:	6823      	ldr	r3, [r4, #0]
 800955e:	442b      	add	r3, r5
 8009560:	6023      	str	r3, [r4, #0]
 8009562:	f8d8 3000 	ldr.w	r3, [r8]
 8009566:	685a      	ldr	r2, [r3, #4]
 8009568:	bb62      	cbnz	r2, 80095c4 <_malloc_r+0xdc>
 800956a:	f8c8 7000 	str.w	r7, [r8]
 800956e:	e00f      	b.n	8009590 <_malloc_r+0xa8>
 8009570:	6822      	ldr	r2, [r4, #0]
 8009572:	1b52      	subs	r2, r2, r5
 8009574:	d420      	bmi.n	80095b8 <_malloc_r+0xd0>
 8009576:	2a0b      	cmp	r2, #11
 8009578:	d917      	bls.n	80095aa <_malloc_r+0xc2>
 800957a:	1961      	adds	r1, r4, r5
 800957c:	42a3      	cmp	r3, r4
 800957e:	6025      	str	r5, [r4, #0]
 8009580:	bf18      	it	ne
 8009582:	6059      	strne	r1, [r3, #4]
 8009584:	6863      	ldr	r3, [r4, #4]
 8009586:	bf08      	it	eq
 8009588:	f8c8 1000 	streq.w	r1, [r8]
 800958c:	5162      	str	r2, [r4, r5]
 800958e:	604b      	str	r3, [r1, #4]
 8009590:	4630      	mov	r0, r6
 8009592:	f000 f82f 	bl	80095f4 <__malloc_unlock>
 8009596:	f104 000b 	add.w	r0, r4, #11
 800959a:	1d23      	adds	r3, r4, #4
 800959c:	f020 0007 	bic.w	r0, r0, #7
 80095a0:	1ac2      	subs	r2, r0, r3
 80095a2:	bf1c      	itt	ne
 80095a4:	1a1b      	subne	r3, r3, r0
 80095a6:	50a3      	strne	r3, [r4, r2]
 80095a8:	e7af      	b.n	800950a <_malloc_r+0x22>
 80095aa:	6862      	ldr	r2, [r4, #4]
 80095ac:	42a3      	cmp	r3, r4
 80095ae:	bf0c      	ite	eq
 80095b0:	f8c8 2000 	streq.w	r2, [r8]
 80095b4:	605a      	strne	r2, [r3, #4]
 80095b6:	e7eb      	b.n	8009590 <_malloc_r+0xa8>
 80095b8:	4623      	mov	r3, r4
 80095ba:	6864      	ldr	r4, [r4, #4]
 80095bc:	e7ae      	b.n	800951c <_malloc_r+0x34>
 80095be:	463c      	mov	r4, r7
 80095c0:	687f      	ldr	r7, [r7, #4]
 80095c2:	e7b6      	b.n	8009532 <_malloc_r+0x4a>
 80095c4:	461a      	mov	r2, r3
 80095c6:	685b      	ldr	r3, [r3, #4]
 80095c8:	42a3      	cmp	r3, r4
 80095ca:	d1fb      	bne.n	80095c4 <_malloc_r+0xdc>
 80095cc:	2300      	movs	r3, #0
 80095ce:	6053      	str	r3, [r2, #4]
 80095d0:	e7de      	b.n	8009590 <_malloc_r+0xa8>
 80095d2:	230c      	movs	r3, #12
 80095d4:	6033      	str	r3, [r6, #0]
 80095d6:	4630      	mov	r0, r6
 80095d8:	f000 f80c 	bl	80095f4 <__malloc_unlock>
 80095dc:	e794      	b.n	8009508 <_malloc_r+0x20>
 80095de:	6005      	str	r5, [r0, #0]
 80095e0:	e7d6      	b.n	8009590 <_malloc_r+0xa8>
 80095e2:	bf00      	nop
 80095e4:	20000c30 	.word	0x20000c30

080095e8 <__malloc_lock>:
 80095e8:	4801      	ldr	r0, [pc, #4]	@ (80095f0 <__malloc_lock+0x8>)
 80095ea:	f7ff b89c 	b.w	8008726 <__retarget_lock_acquire_recursive>
 80095ee:	bf00      	nop
 80095f0:	20000c28 	.word	0x20000c28

080095f4 <__malloc_unlock>:
 80095f4:	4801      	ldr	r0, [pc, #4]	@ (80095fc <__malloc_unlock+0x8>)
 80095f6:	f7ff b897 	b.w	8008728 <__retarget_lock_release_recursive>
 80095fa:	bf00      	nop
 80095fc:	20000c28 	.word	0x20000c28

08009600 <_Balloc>:
 8009600:	b570      	push	{r4, r5, r6, lr}
 8009602:	69c6      	ldr	r6, [r0, #28]
 8009604:	4604      	mov	r4, r0
 8009606:	460d      	mov	r5, r1
 8009608:	b976      	cbnz	r6, 8009628 <_Balloc+0x28>
 800960a:	2010      	movs	r0, #16
 800960c:	f7ff ff42 	bl	8009494 <malloc>
 8009610:	4602      	mov	r2, r0
 8009612:	61e0      	str	r0, [r4, #28]
 8009614:	b920      	cbnz	r0, 8009620 <_Balloc+0x20>
 8009616:	4b18      	ldr	r3, [pc, #96]	@ (8009678 <_Balloc+0x78>)
 8009618:	4818      	ldr	r0, [pc, #96]	@ (800967c <_Balloc+0x7c>)
 800961a:	216b      	movs	r1, #107	@ 0x6b
 800961c:	f7ff f886 	bl	800872c <__assert_func>
 8009620:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009624:	6006      	str	r6, [r0, #0]
 8009626:	60c6      	str	r6, [r0, #12]
 8009628:	69e6      	ldr	r6, [r4, #28]
 800962a:	68f3      	ldr	r3, [r6, #12]
 800962c:	b183      	cbz	r3, 8009650 <_Balloc+0x50>
 800962e:	69e3      	ldr	r3, [r4, #28]
 8009630:	68db      	ldr	r3, [r3, #12]
 8009632:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009636:	b9b8      	cbnz	r0, 8009668 <_Balloc+0x68>
 8009638:	2101      	movs	r1, #1
 800963a:	fa01 f605 	lsl.w	r6, r1, r5
 800963e:	1d72      	adds	r2, r6, #5
 8009640:	0092      	lsls	r2, r2, #2
 8009642:	4620      	mov	r0, r4
 8009644:	f000 fdb3 	bl	800a1ae <_calloc_r>
 8009648:	b160      	cbz	r0, 8009664 <_Balloc+0x64>
 800964a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800964e:	e00e      	b.n	800966e <_Balloc+0x6e>
 8009650:	2221      	movs	r2, #33	@ 0x21
 8009652:	2104      	movs	r1, #4
 8009654:	4620      	mov	r0, r4
 8009656:	f000 fdaa 	bl	800a1ae <_calloc_r>
 800965a:	69e3      	ldr	r3, [r4, #28]
 800965c:	60f0      	str	r0, [r6, #12]
 800965e:	68db      	ldr	r3, [r3, #12]
 8009660:	2b00      	cmp	r3, #0
 8009662:	d1e4      	bne.n	800962e <_Balloc+0x2e>
 8009664:	2000      	movs	r0, #0
 8009666:	bd70      	pop	{r4, r5, r6, pc}
 8009668:	6802      	ldr	r2, [r0, #0]
 800966a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800966e:	2300      	movs	r3, #0
 8009670:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009674:	e7f7      	b.n	8009666 <_Balloc+0x66>
 8009676:	bf00      	nop
 8009678:	0800ae11 	.word	0x0800ae11
 800967c:	0800af34 	.word	0x0800af34

08009680 <_Bfree>:
 8009680:	b570      	push	{r4, r5, r6, lr}
 8009682:	69c6      	ldr	r6, [r0, #28]
 8009684:	4605      	mov	r5, r0
 8009686:	460c      	mov	r4, r1
 8009688:	b976      	cbnz	r6, 80096a8 <_Bfree+0x28>
 800968a:	2010      	movs	r0, #16
 800968c:	f7ff ff02 	bl	8009494 <malloc>
 8009690:	4602      	mov	r2, r0
 8009692:	61e8      	str	r0, [r5, #28]
 8009694:	b920      	cbnz	r0, 80096a0 <_Bfree+0x20>
 8009696:	4b09      	ldr	r3, [pc, #36]	@ (80096bc <_Bfree+0x3c>)
 8009698:	4809      	ldr	r0, [pc, #36]	@ (80096c0 <_Bfree+0x40>)
 800969a:	218f      	movs	r1, #143	@ 0x8f
 800969c:	f7ff f846 	bl	800872c <__assert_func>
 80096a0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80096a4:	6006      	str	r6, [r0, #0]
 80096a6:	60c6      	str	r6, [r0, #12]
 80096a8:	b13c      	cbz	r4, 80096ba <_Bfree+0x3a>
 80096aa:	69eb      	ldr	r3, [r5, #28]
 80096ac:	6862      	ldr	r2, [r4, #4]
 80096ae:	68db      	ldr	r3, [r3, #12]
 80096b0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80096b4:	6021      	str	r1, [r4, #0]
 80096b6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80096ba:	bd70      	pop	{r4, r5, r6, pc}
 80096bc:	0800ae11 	.word	0x0800ae11
 80096c0:	0800af34 	.word	0x0800af34

080096c4 <__multadd>:
 80096c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80096c8:	690d      	ldr	r5, [r1, #16]
 80096ca:	4607      	mov	r7, r0
 80096cc:	460c      	mov	r4, r1
 80096ce:	461e      	mov	r6, r3
 80096d0:	f101 0c14 	add.w	ip, r1, #20
 80096d4:	2000      	movs	r0, #0
 80096d6:	f8dc 3000 	ldr.w	r3, [ip]
 80096da:	b299      	uxth	r1, r3
 80096dc:	fb02 6101 	mla	r1, r2, r1, r6
 80096e0:	0c1e      	lsrs	r6, r3, #16
 80096e2:	0c0b      	lsrs	r3, r1, #16
 80096e4:	fb02 3306 	mla	r3, r2, r6, r3
 80096e8:	b289      	uxth	r1, r1
 80096ea:	3001      	adds	r0, #1
 80096ec:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80096f0:	4285      	cmp	r5, r0
 80096f2:	f84c 1b04 	str.w	r1, [ip], #4
 80096f6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80096fa:	dcec      	bgt.n	80096d6 <__multadd+0x12>
 80096fc:	b30e      	cbz	r6, 8009742 <__multadd+0x7e>
 80096fe:	68a3      	ldr	r3, [r4, #8]
 8009700:	42ab      	cmp	r3, r5
 8009702:	dc19      	bgt.n	8009738 <__multadd+0x74>
 8009704:	6861      	ldr	r1, [r4, #4]
 8009706:	4638      	mov	r0, r7
 8009708:	3101      	adds	r1, #1
 800970a:	f7ff ff79 	bl	8009600 <_Balloc>
 800970e:	4680      	mov	r8, r0
 8009710:	b928      	cbnz	r0, 800971e <__multadd+0x5a>
 8009712:	4602      	mov	r2, r0
 8009714:	4b0c      	ldr	r3, [pc, #48]	@ (8009748 <__multadd+0x84>)
 8009716:	480d      	ldr	r0, [pc, #52]	@ (800974c <__multadd+0x88>)
 8009718:	21ba      	movs	r1, #186	@ 0xba
 800971a:	f7ff f807 	bl	800872c <__assert_func>
 800971e:	6922      	ldr	r2, [r4, #16]
 8009720:	3202      	adds	r2, #2
 8009722:	f104 010c 	add.w	r1, r4, #12
 8009726:	0092      	lsls	r2, r2, #2
 8009728:	300c      	adds	r0, #12
 800972a:	f000 fd2b 	bl	800a184 <memcpy>
 800972e:	4621      	mov	r1, r4
 8009730:	4638      	mov	r0, r7
 8009732:	f7ff ffa5 	bl	8009680 <_Bfree>
 8009736:	4644      	mov	r4, r8
 8009738:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800973c:	3501      	adds	r5, #1
 800973e:	615e      	str	r6, [r3, #20]
 8009740:	6125      	str	r5, [r4, #16]
 8009742:	4620      	mov	r0, r4
 8009744:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009748:	0800af23 	.word	0x0800af23
 800974c:	0800af34 	.word	0x0800af34

08009750 <__hi0bits>:
 8009750:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8009754:	4603      	mov	r3, r0
 8009756:	bf36      	itet	cc
 8009758:	0403      	lslcc	r3, r0, #16
 800975a:	2000      	movcs	r0, #0
 800975c:	2010      	movcc	r0, #16
 800975e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009762:	bf3c      	itt	cc
 8009764:	021b      	lslcc	r3, r3, #8
 8009766:	3008      	addcc	r0, #8
 8009768:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800976c:	bf3c      	itt	cc
 800976e:	011b      	lslcc	r3, r3, #4
 8009770:	3004      	addcc	r0, #4
 8009772:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009776:	bf3c      	itt	cc
 8009778:	009b      	lslcc	r3, r3, #2
 800977a:	3002      	addcc	r0, #2
 800977c:	2b00      	cmp	r3, #0
 800977e:	db05      	blt.n	800978c <__hi0bits+0x3c>
 8009780:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8009784:	f100 0001 	add.w	r0, r0, #1
 8009788:	bf08      	it	eq
 800978a:	2020      	moveq	r0, #32
 800978c:	4770      	bx	lr

0800978e <__lo0bits>:
 800978e:	6803      	ldr	r3, [r0, #0]
 8009790:	4602      	mov	r2, r0
 8009792:	f013 0007 	ands.w	r0, r3, #7
 8009796:	d00b      	beq.n	80097b0 <__lo0bits+0x22>
 8009798:	07d9      	lsls	r1, r3, #31
 800979a:	d421      	bmi.n	80097e0 <__lo0bits+0x52>
 800979c:	0798      	lsls	r0, r3, #30
 800979e:	bf49      	itett	mi
 80097a0:	085b      	lsrmi	r3, r3, #1
 80097a2:	089b      	lsrpl	r3, r3, #2
 80097a4:	2001      	movmi	r0, #1
 80097a6:	6013      	strmi	r3, [r2, #0]
 80097a8:	bf5c      	itt	pl
 80097aa:	6013      	strpl	r3, [r2, #0]
 80097ac:	2002      	movpl	r0, #2
 80097ae:	4770      	bx	lr
 80097b0:	b299      	uxth	r1, r3
 80097b2:	b909      	cbnz	r1, 80097b8 <__lo0bits+0x2a>
 80097b4:	0c1b      	lsrs	r3, r3, #16
 80097b6:	2010      	movs	r0, #16
 80097b8:	b2d9      	uxtb	r1, r3
 80097ba:	b909      	cbnz	r1, 80097c0 <__lo0bits+0x32>
 80097bc:	3008      	adds	r0, #8
 80097be:	0a1b      	lsrs	r3, r3, #8
 80097c0:	0719      	lsls	r1, r3, #28
 80097c2:	bf04      	itt	eq
 80097c4:	091b      	lsreq	r3, r3, #4
 80097c6:	3004      	addeq	r0, #4
 80097c8:	0799      	lsls	r1, r3, #30
 80097ca:	bf04      	itt	eq
 80097cc:	089b      	lsreq	r3, r3, #2
 80097ce:	3002      	addeq	r0, #2
 80097d0:	07d9      	lsls	r1, r3, #31
 80097d2:	d403      	bmi.n	80097dc <__lo0bits+0x4e>
 80097d4:	085b      	lsrs	r3, r3, #1
 80097d6:	f100 0001 	add.w	r0, r0, #1
 80097da:	d003      	beq.n	80097e4 <__lo0bits+0x56>
 80097dc:	6013      	str	r3, [r2, #0]
 80097de:	4770      	bx	lr
 80097e0:	2000      	movs	r0, #0
 80097e2:	4770      	bx	lr
 80097e4:	2020      	movs	r0, #32
 80097e6:	4770      	bx	lr

080097e8 <__i2b>:
 80097e8:	b510      	push	{r4, lr}
 80097ea:	460c      	mov	r4, r1
 80097ec:	2101      	movs	r1, #1
 80097ee:	f7ff ff07 	bl	8009600 <_Balloc>
 80097f2:	4602      	mov	r2, r0
 80097f4:	b928      	cbnz	r0, 8009802 <__i2b+0x1a>
 80097f6:	4b05      	ldr	r3, [pc, #20]	@ (800980c <__i2b+0x24>)
 80097f8:	4805      	ldr	r0, [pc, #20]	@ (8009810 <__i2b+0x28>)
 80097fa:	f240 1145 	movw	r1, #325	@ 0x145
 80097fe:	f7fe ff95 	bl	800872c <__assert_func>
 8009802:	2301      	movs	r3, #1
 8009804:	6144      	str	r4, [r0, #20]
 8009806:	6103      	str	r3, [r0, #16]
 8009808:	bd10      	pop	{r4, pc}
 800980a:	bf00      	nop
 800980c:	0800af23 	.word	0x0800af23
 8009810:	0800af34 	.word	0x0800af34

08009814 <__multiply>:
 8009814:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009818:	4614      	mov	r4, r2
 800981a:	690a      	ldr	r2, [r1, #16]
 800981c:	6923      	ldr	r3, [r4, #16]
 800981e:	429a      	cmp	r2, r3
 8009820:	bfa8      	it	ge
 8009822:	4623      	movge	r3, r4
 8009824:	460f      	mov	r7, r1
 8009826:	bfa4      	itt	ge
 8009828:	460c      	movge	r4, r1
 800982a:	461f      	movge	r7, r3
 800982c:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8009830:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8009834:	68a3      	ldr	r3, [r4, #8]
 8009836:	6861      	ldr	r1, [r4, #4]
 8009838:	eb0a 0609 	add.w	r6, sl, r9
 800983c:	42b3      	cmp	r3, r6
 800983e:	b085      	sub	sp, #20
 8009840:	bfb8      	it	lt
 8009842:	3101      	addlt	r1, #1
 8009844:	f7ff fedc 	bl	8009600 <_Balloc>
 8009848:	b930      	cbnz	r0, 8009858 <__multiply+0x44>
 800984a:	4602      	mov	r2, r0
 800984c:	4b44      	ldr	r3, [pc, #272]	@ (8009960 <__multiply+0x14c>)
 800984e:	4845      	ldr	r0, [pc, #276]	@ (8009964 <__multiply+0x150>)
 8009850:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8009854:	f7fe ff6a 	bl	800872c <__assert_func>
 8009858:	f100 0514 	add.w	r5, r0, #20
 800985c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8009860:	462b      	mov	r3, r5
 8009862:	2200      	movs	r2, #0
 8009864:	4543      	cmp	r3, r8
 8009866:	d321      	bcc.n	80098ac <__multiply+0x98>
 8009868:	f107 0114 	add.w	r1, r7, #20
 800986c:	f104 0214 	add.w	r2, r4, #20
 8009870:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8009874:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8009878:	9302      	str	r3, [sp, #8]
 800987a:	1b13      	subs	r3, r2, r4
 800987c:	3b15      	subs	r3, #21
 800987e:	f023 0303 	bic.w	r3, r3, #3
 8009882:	3304      	adds	r3, #4
 8009884:	f104 0715 	add.w	r7, r4, #21
 8009888:	42ba      	cmp	r2, r7
 800988a:	bf38      	it	cc
 800988c:	2304      	movcc	r3, #4
 800988e:	9301      	str	r3, [sp, #4]
 8009890:	9b02      	ldr	r3, [sp, #8]
 8009892:	9103      	str	r1, [sp, #12]
 8009894:	428b      	cmp	r3, r1
 8009896:	d80c      	bhi.n	80098b2 <__multiply+0x9e>
 8009898:	2e00      	cmp	r6, #0
 800989a:	dd03      	ble.n	80098a4 <__multiply+0x90>
 800989c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80098a0:	2b00      	cmp	r3, #0
 80098a2:	d05b      	beq.n	800995c <__multiply+0x148>
 80098a4:	6106      	str	r6, [r0, #16]
 80098a6:	b005      	add	sp, #20
 80098a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80098ac:	f843 2b04 	str.w	r2, [r3], #4
 80098b0:	e7d8      	b.n	8009864 <__multiply+0x50>
 80098b2:	f8b1 a000 	ldrh.w	sl, [r1]
 80098b6:	f1ba 0f00 	cmp.w	sl, #0
 80098ba:	d024      	beq.n	8009906 <__multiply+0xf2>
 80098bc:	f104 0e14 	add.w	lr, r4, #20
 80098c0:	46a9      	mov	r9, r5
 80098c2:	f04f 0c00 	mov.w	ip, #0
 80098c6:	f85e 7b04 	ldr.w	r7, [lr], #4
 80098ca:	f8d9 3000 	ldr.w	r3, [r9]
 80098ce:	fa1f fb87 	uxth.w	fp, r7
 80098d2:	b29b      	uxth	r3, r3
 80098d4:	fb0a 330b 	mla	r3, sl, fp, r3
 80098d8:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 80098dc:	f8d9 7000 	ldr.w	r7, [r9]
 80098e0:	4463      	add	r3, ip
 80098e2:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80098e6:	fb0a c70b 	mla	r7, sl, fp, ip
 80098ea:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 80098ee:	b29b      	uxth	r3, r3
 80098f0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80098f4:	4572      	cmp	r2, lr
 80098f6:	f849 3b04 	str.w	r3, [r9], #4
 80098fa:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80098fe:	d8e2      	bhi.n	80098c6 <__multiply+0xb2>
 8009900:	9b01      	ldr	r3, [sp, #4]
 8009902:	f845 c003 	str.w	ip, [r5, r3]
 8009906:	9b03      	ldr	r3, [sp, #12]
 8009908:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800990c:	3104      	adds	r1, #4
 800990e:	f1b9 0f00 	cmp.w	r9, #0
 8009912:	d021      	beq.n	8009958 <__multiply+0x144>
 8009914:	682b      	ldr	r3, [r5, #0]
 8009916:	f104 0c14 	add.w	ip, r4, #20
 800991a:	46ae      	mov	lr, r5
 800991c:	f04f 0a00 	mov.w	sl, #0
 8009920:	f8bc b000 	ldrh.w	fp, [ip]
 8009924:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8009928:	fb09 770b 	mla	r7, r9, fp, r7
 800992c:	4457      	add	r7, sl
 800992e:	b29b      	uxth	r3, r3
 8009930:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8009934:	f84e 3b04 	str.w	r3, [lr], #4
 8009938:	f85c 3b04 	ldr.w	r3, [ip], #4
 800993c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009940:	f8be 3000 	ldrh.w	r3, [lr]
 8009944:	fb09 330a 	mla	r3, r9, sl, r3
 8009948:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800994c:	4562      	cmp	r2, ip
 800994e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009952:	d8e5      	bhi.n	8009920 <__multiply+0x10c>
 8009954:	9f01      	ldr	r7, [sp, #4]
 8009956:	51eb      	str	r3, [r5, r7]
 8009958:	3504      	adds	r5, #4
 800995a:	e799      	b.n	8009890 <__multiply+0x7c>
 800995c:	3e01      	subs	r6, #1
 800995e:	e79b      	b.n	8009898 <__multiply+0x84>
 8009960:	0800af23 	.word	0x0800af23
 8009964:	0800af34 	.word	0x0800af34

08009968 <__pow5mult>:
 8009968:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800996c:	4615      	mov	r5, r2
 800996e:	f012 0203 	ands.w	r2, r2, #3
 8009972:	4607      	mov	r7, r0
 8009974:	460e      	mov	r6, r1
 8009976:	d007      	beq.n	8009988 <__pow5mult+0x20>
 8009978:	4c25      	ldr	r4, [pc, #148]	@ (8009a10 <__pow5mult+0xa8>)
 800997a:	3a01      	subs	r2, #1
 800997c:	2300      	movs	r3, #0
 800997e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009982:	f7ff fe9f 	bl	80096c4 <__multadd>
 8009986:	4606      	mov	r6, r0
 8009988:	10ad      	asrs	r5, r5, #2
 800998a:	d03d      	beq.n	8009a08 <__pow5mult+0xa0>
 800998c:	69fc      	ldr	r4, [r7, #28]
 800998e:	b97c      	cbnz	r4, 80099b0 <__pow5mult+0x48>
 8009990:	2010      	movs	r0, #16
 8009992:	f7ff fd7f 	bl	8009494 <malloc>
 8009996:	4602      	mov	r2, r0
 8009998:	61f8      	str	r0, [r7, #28]
 800999a:	b928      	cbnz	r0, 80099a8 <__pow5mult+0x40>
 800999c:	4b1d      	ldr	r3, [pc, #116]	@ (8009a14 <__pow5mult+0xac>)
 800999e:	481e      	ldr	r0, [pc, #120]	@ (8009a18 <__pow5mult+0xb0>)
 80099a0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80099a4:	f7fe fec2 	bl	800872c <__assert_func>
 80099a8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80099ac:	6004      	str	r4, [r0, #0]
 80099ae:	60c4      	str	r4, [r0, #12]
 80099b0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80099b4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80099b8:	b94c      	cbnz	r4, 80099ce <__pow5mult+0x66>
 80099ba:	f240 2171 	movw	r1, #625	@ 0x271
 80099be:	4638      	mov	r0, r7
 80099c0:	f7ff ff12 	bl	80097e8 <__i2b>
 80099c4:	2300      	movs	r3, #0
 80099c6:	f8c8 0008 	str.w	r0, [r8, #8]
 80099ca:	4604      	mov	r4, r0
 80099cc:	6003      	str	r3, [r0, #0]
 80099ce:	f04f 0900 	mov.w	r9, #0
 80099d2:	07eb      	lsls	r3, r5, #31
 80099d4:	d50a      	bpl.n	80099ec <__pow5mult+0x84>
 80099d6:	4631      	mov	r1, r6
 80099d8:	4622      	mov	r2, r4
 80099da:	4638      	mov	r0, r7
 80099dc:	f7ff ff1a 	bl	8009814 <__multiply>
 80099e0:	4631      	mov	r1, r6
 80099e2:	4680      	mov	r8, r0
 80099e4:	4638      	mov	r0, r7
 80099e6:	f7ff fe4b 	bl	8009680 <_Bfree>
 80099ea:	4646      	mov	r6, r8
 80099ec:	106d      	asrs	r5, r5, #1
 80099ee:	d00b      	beq.n	8009a08 <__pow5mult+0xa0>
 80099f0:	6820      	ldr	r0, [r4, #0]
 80099f2:	b938      	cbnz	r0, 8009a04 <__pow5mult+0x9c>
 80099f4:	4622      	mov	r2, r4
 80099f6:	4621      	mov	r1, r4
 80099f8:	4638      	mov	r0, r7
 80099fa:	f7ff ff0b 	bl	8009814 <__multiply>
 80099fe:	6020      	str	r0, [r4, #0]
 8009a00:	f8c0 9000 	str.w	r9, [r0]
 8009a04:	4604      	mov	r4, r0
 8009a06:	e7e4      	b.n	80099d2 <__pow5mult+0x6a>
 8009a08:	4630      	mov	r0, r6
 8009a0a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009a0e:	bf00      	nop
 8009a10:	0800af90 	.word	0x0800af90
 8009a14:	0800ae11 	.word	0x0800ae11
 8009a18:	0800af34 	.word	0x0800af34

08009a1c <__lshift>:
 8009a1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009a20:	460c      	mov	r4, r1
 8009a22:	6849      	ldr	r1, [r1, #4]
 8009a24:	6923      	ldr	r3, [r4, #16]
 8009a26:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009a2a:	68a3      	ldr	r3, [r4, #8]
 8009a2c:	4607      	mov	r7, r0
 8009a2e:	4691      	mov	r9, r2
 8009a30:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009a34:	f108 0601 	add.w	r6, r8, #1
 8009a38:	42b3      	cmp	r3, r6
 8009a3a:	db0b      	blt.n	8009a54 <__lshift+0x38>
 8009a3c:	4638      	mov	r0, r7
 8009a3e:	f7ff fddf 	bl	8009600 <_Balloc>
 8009a42:	4605      	mov	r5, r0
 8009a44:	b948      	cbnz	r0, 8009a5a <__lshift+0x3e>
 8009a46:	4602      	mov	r2, r0
 8009a48:	4b28      	ldr	r3, [pc, #160]	@ (8009aec <__lshift+0xd0>)
 8009a4a:	4829      	ldr	r0, [pc, #164]	@ (8009af0 <__lshift+0xd4>)
 8009a4c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8009a50:	f7fe fe6c 	bl	800872c <__assert_func>
 8009a54:	3101      	adds	r1, #1
 8009a56:	005b      	lsls	r3, r3, #1
 8009a58:	e7ee      	b.n	8009a38 <__lshift+0x1c>
 8009a5a:	2300      	movs	r3, #0
 8009a5c:	f100 0114 	add.w	r1, r0, #20
 8009a60:	f100 0210 	add.w	r2, r0, #16
 8009a64:	4618      	mov	r0, r3
 8009a66:	4553      	cmp	r3, sl
 8009a68:	db33      	blt.n	8009ad2 <__lshift+0xb6>
 8009a6a:	6920      	ldr	r0, [r4, #16]
 8009a6c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009a70:	f104 0314 	add.w	r3, r4, #20
 8009a74:	f019 091f 	ands.w	r9, r9, #31
 8009a78:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009a7c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009a80:	d02b      	beq.n	8009ada <__lshift+0xbe>
 8009a82:	f1c9 0e20 	rsb	lr, r9, #32
 8009a86:	468a      	mov	sl, r1
 8009a88:	2200      	movs	r2, #0
 8009a8a:	6818      	ldr	r0, [r3, #0]
 8009a8c:	fa00 f009 	lsl.w	r0, r0, r9
 8009a90:	4310      	orrs	r0, r2
 8009a92:	f84a 0b04 	str.w	r0, [sl], #4
 8009a96:	f853 2b04 	ldr.w	r2, [r3], #4
 8009a9a:	459c      	cmp	ip, r3
 8009a9c:	fa22 f20e 	lsr.w	r2, r2, lr
 8009aa0:	d8f3      	bhi.n	8009a8a <__lshift+0x6e>
 8009aa2:	ebac 0304 	sub.w	r3, ip, r4
 8009aa6:	3b15      	subs	r3, #21
 8009aa8:	f023 0303 	bic.w	r3, r3, #3
 8009aac:	3304      	adds	r3, #4
 8009aae:	f104 0015 	add.w	r0, r4, #21
 8009ab2:	4584      	cmp	ip, r0
 8009ab4:	bf38      	it	cc
 8009ab6:	2304      	movcc	r3, #4
 8009ab8:	50ca      	str	r2, [r1, r3]
 8009aba:	b10a      	cbz	r2, 8009ac0 <__lshift+0xa4>
 8009abc:	f108 0602 	add.w	r6, r8, #2
 8009ac0:	3e01      	subs	r6, #1
 8009ac2:	4638      	mov	r0, r7
 8009ac4:	612e      	str	r6, [r5, #16]
 8009ac6:	4621      	mov	r1, r4
 8009ac8:	f7ff fdda 	bl	8009680 <_Bfree>
 8009acc:	4628      	mov	r0, r5
 8009ace:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009ad2:	f842 0f04 	str.w	r0, [r2, #4]!
 8009ad6:	3301      	adds	r3, #1
 8009ad8:	e7c5      	b.n	8009a66 <__lshift+0x4a>
 8009ada:	3904      	subs	r1, #4
 8009adc:	f853 2b04 	ldr.w	r2, [r3], #4
 8009ae0:	f841 2f04 	str.w	r2, [r1, #4]!
 8009ae4:	459c      	cmp	ip, r3
 8009ae6:	d8f9      	bhi.n	8009adc <__lshift+0xc0>
 8009ae8:	e7ea      	b.n	8009ac0 <__lshift+0xa4>
 8009aea:	bf00      	nop
 8009aec:	0800af23 	.word	0x0800af23
 8009af0:	0800af34 	.word	0x0800af34

08009af4 <__mcmp>:
 8009af4:	690a      	ldr	r2, [r1, #16]
 8009af6:	4603      	mov	r3, r0
 8009af8:	6900      	ldr	r0, [r0, #16]
 8009afa:	1a80      	subs	r0, r0, r2
 8009afc:	b530      	push	{r4, r5, lr}
 8009afe:	d10e      	bne.n	8009b1e <__mcmp+0x2a>
 8009b00:	3314      	adds	r3, #20
 8009b02:	3114      	adds	r1, #20
 8009b04:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009b08:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009b0c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009b10:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009b14:	4295      	cmp	r5, r2
 8009b16:	d003      	beq.n	8009b20 <__mcmp+0x2c>
 8009b18:	d205      	bcs.n	8009b26 <__mcmp+0x32>
 8009b1a:	f04f 30ff 	mov.w	r0, #4294967295
 8009b1e:	bd30      	pop	{r4, r5, pc}
 8009b20:	42a3      	cmp	r3, r4
 8009b22:	d3f3      	bcc.n	8009b0c <__mcmp+0x18>
 8009b24:	e7fb      	b.n	8009b1e <__mcmp+0x2a>
 8009b26:	2001      	movs	r0, #1
 8009b28:	e7f9      	b.n	8009b1e <__mcmp+0x2a>
	...

08009b2c <__mdiff>:
 8009b2c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b30:	4689      	mov	r9, r1
 8009b32:	4606      	mov	r6, r0
 8009b34:	4611      	mov	r1, r2
 8009b36:	4648      	mov	r0, r9
 8009b38:	4614      	mov	r4, r2
 8009b3a:	f7ff ffdb 	bl	8009af4 <__mcmp>
 8009b3e:	1e05      	subs	r5, r0, #0
 8009b40:	d112      	bne.n	8009b68 <__mdiff+0x3c>
 8009b42:	4629      	mov	r1, r5
 8009b44:	4630      	mov	r0, r6
 8009b46:	f7ff fd5b 	bl	8009600 <_Balloc>
 8009b4a:	4602      	mov	r2, r0
 8009b4c:	b928      	cbnz	r0, 8009b5a <__mdiff+0x2e>
 8009b4e:	4b3f      	ldr	r3, [pc, #252]	@ (8009c4c <__mdiff+0x120>)
 8009b50:	f240 2137 	movw	r1, #567	@ 0x237
 8009b54:	483e      	ldr	r0, [pc, #248]	@ (8009c50 <__mdiff+0x124>)
 8009b56:	f7fe fde9 	bl	800872c <__assert_func>
 8009b5a:	2301      	movs	r3, #1
 8009b5c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009b60:	4610      	mov	r0, r2
 8009b62:	b003      	add	sp, #12
 8009b64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b68:	bfbc      	itt	lt
 8009b6a:	464b      	movlt	r3, r9
 8009b6c:	46a1      	movlt	r9, r4
 8009b6e:	4630      	mov	r0, r6
 8009b70:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8009b74:	bfba      	itte	lt
 8009b76:	461c      	movlt	r4, r3
 8009b78:	2501      	movlt	r5, #1
 8009b7a:	2500      	movge	r5, #0
 8009b7c:	f7ff fd40 	bl	8009600 <_Balloc>
 8009b80:	4602      	mov	r2, r0
 8009b82:	b918      	cbnz	r0, 8009b8c <__mdiff+0x60>
 8009b84:	4b31      	ldr	r3, [pc, #196]	@ (8009c4c <__mdiff+0x120>)
 8009b86:	f240 2145 	movw	r1, #581	@ 0x245
 8009b8a:	e7e3      	b.n	8009b54 <__mdiff+0x28>
 8009b8c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8009b90:	6926      	ldr	r6, [r4, #16]
 8009b92:	60c5      	str	r5, [r0, #12]
 8009b94:	f109 0310 	add.w	r3, r9, #16
 8009b98:	f109 0514 	add.w	r5, r9, #20
 8009b9c:	f104 0e14 	add.w	lr, r4, #20
 8009ba0:	f100 0b14 	add.w	fp, r0, #20
 8009ba4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8009ba8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8009bac:	9301      	str	r3, [sp, #4]
 8009bae:	46d9      	mov	r9, fp
 8009bb0:	f04f 0c00 	mov.w	ip, #0
 8009bb4:	9b01      	ldr	r3, [sp, #4]
 8009bb6:	f85e 0b04 	ldr.w	r0, [lr], #4
 8009bba:	f853 af04 	ldr.w	sl, [r3, #4]!
 8009bbe:	9301      	str	r3, [sp, #4]
 8009bc0:	fa1f f38a 	uxth.w	r3, sl
 8009bc4:	4619      	mov	r1, r3
 8009bc6:	b283      	uxth	r3, r0
 8009bc8:	1acb      	subs	r3, r1, r3
 8009bca:	0c00      	lsrs	r0, r0, #16
 8009bcc:	4463      	add	r3, ip
 8009bce:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8009bd2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8009bd6:	b29b      	uxth	r3, r3
 8009bd8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8009bdc:	4576      	cmp	r6, lr
 8009bde:	f849 3b04 	str.w	r3, [r9], #4
 8009be2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009be6:	d8e5      	bhi.n	8009bb4 <__mdiff+0x88>
 8009be8:	1b33      	subs	r3, r6, r4
 8009bea:	3b15      	subs	r3, #21
 8009bec:	f023 0303 	bic.w	r3, r3, #3
 8009bf0:	3415      	adds	r4, #21
 8009bf2:	3304      	adds	r3, #4
 8009bf4:	42a6      	cmp	r6, r4
 8009bf6:	bf38      	it	cc
 8009bf8:	2304      	movcc	r3, #4
 8009bfa:	441d      	add	r5, r3
 8009bfc:	445b      	add	r3, fp
 8009bfe:	461e      	mov	r6, r3
 8009c00:	462c      	mov	r4, r5
 8009c02:	4544      	cmp	r4, r8
 8009c04:	d30e      	bcc.n	8009c24 <__mdiff+0xf8>
 8009c06:	f108 0103 	add.w	r1, r8, #3
 8009c0a:	1b49      	subs	r1, r1, r5
 8009c0c:	f021 0103 	bic.w	r1, r1, #3
 8009c10:	3d03      	subs	r5, #3
 8009c12:	45a8      	cmp	r8, r5
 8009c14:	bf38      	it	cc
 8009c16:	2100      	movcc	r1, #0
 8009c18:	440b      	add	r3, r1
 8009c1a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009c1e:	b191      	cbz	r1, 8009c46 <__mdiff+0x11a>
 8009c20:	6117      	str	r7, [r2, #16]
 8009c22:	e79d      	b.n	8009b60 <__mdiff+0x34>
 8009c24:	f854 1b04 	ldr.w	r1, [r4], #4
 8009c28:	46e6      	mov	lr, ip
 8009c2a:	0c08      	lsrs	r0, r1, #16
 8009c2c:	fa1c fc81 	uxtah	ip, ip, r1
 8009c30:	4471      	add	r1, lr
 8009c32:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8009c36:	b289      	uxth	r1, r1
 8009c38:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8009c3c:	f846 1b04 	str.w	r1, [r6], #4
 8009c40:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009c44:	e7dd      	b.n	8009c02 <__mdiff+0xd6>
 8009c46:	3f01      	subs	r7, #1
 8009c48:	e7e7      	b.n	8009c1a <__mdiff+0xee>
 8009c4a:	bf00      	nop
 8009c4c:	0800af23 	.word	0x0800af23
 8009c50:	0800af34 	.word	0x0800af34

08009c54 <__d2b>:
 8009c54:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009c58:	460f      	mov	r7, r1
 8009c5a:	2101      	movs	r1, #1
 8009c5c:	ec59 8b10 	vmov	r8, r9, d0
 8009c60:	4616      	mov	r6, r2
 8009c62:	f7ff fccd 	bl	8009600 <_Balloc>
 8009c66:	4604      	mov	r4, r0
 8009c68:	b930      	cbnz	r0, 8009c78 <__d2b+0x24>
 8009c6a:	4602      	mov	r2, r0
 8009c6c:	4b23      	ldr	r3, [pc, #140]	@ (8009cfc <__d2b+0xa8>)
 8009c6e:	4824      	ldr	r0, [pc, #144]	@ (8009d00 <__d2b+0xac>)
 8009c70:	f240 310f 	movw	r1, #783	@ 0x30f
 8009c74:	f7fe fd5a 	bl	800872c <__assert_func>
 8009c78:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009c7c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009c80:	b10d      	cbz	r5, 8009c86 <__d2b+0x32>
 8009c82:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009c86:	9301      	str	r3, [sp, #4]
 8009c88:	f1b8 0300 	subs.w	r3, r8, #0
 8009c8c:	d023      	beq.n	8009cd6 <__d2b+0x82>
 8009c8e:	4668      	mov	r0, sp
 8009c90:	9300      	str	r3, [sp, #0]
 8009c92:	f7ff fd7c 	bl	800978e <__lo0bits>
 8009c96:	e9dd 1200 	ldrd	r1, r2, [sp]
 8009c9a:	b1d0      	cbz	r0, 8009cd2 <__d2b+0x7e>
 8009c9c:	f1c0 0320 	rsb	r3, r0, #32
 8009ca0:	fa02 f303 	lsl.w	r3, r2, r3
 8009ca4:	430b      	orrs	r3, r1
 8009ca6:	40c2      	lsrs	r2, r0
 8009ca8:	6163      	str	r3, [r4, #20]
 8009caa:	9201      	str	r2, [sp, #4]
 8009cac:	9b01      	ldr	r3, [sp, #4]
 8009cae:	61a3      	str	r3, [r4, #24]
 8009cb0:	2b00      	cmp	r3, #0
 8009cb2:	bf0c      	ite	eq
 8009cb4:	2201      	moveq	r2, #1
 8009cb6:	2202      	movne	r2, #2
 8009cb8:	6122      	str	r2, [r4, #16]
 8009cba:	b1a5      	cbz	r5, 8009ce6 <__d2b+0x92>
 8009cbc:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8009cc0:	4405      	add	r5, r0
 8009cc2:	603d      	str	r5, [r7, #0]
 8009cc4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8009cc8:	6030      	str	r0, [r6, #0]
 8009cca:	4620      	mov	r0, r4
 8009ccc:	b003      	add	sp, #12
 8009cce:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009cd2:	6161      	str	r1, [r4, #20]
 8009cd4:	e7ea      	b.n	8009cac <__d2b+0x58>
 8009cd6:	a801      	add	r0, sp, #4
 8009cd8:	f7ff fd59 	bl	800978e <__lo0bits>
 8009cdc:	9b01      	ldr	r3, [sp, #4]
 8009cde:	6163      	str	r3, [r4, #20]
 8009ce0:	3020      	adds	r0, #32
 8009ce2:	2201      	movs	r2, #1
 8009ce4:	e7e8      	b.n	8009cb8 <__d2b+0x64>
 8009ce6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009cea:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8009cee:	6038      	str	r0, [r7, #0]
 8009cf0:	6918      	ldr	r0, [r3, #16]
 8009cf2:	f7ff fd2d 	bl	8009750 <__hi0bits>
 8009cf6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009cfa:	e7e5      	b.n	8009cc8 <__d2b+0x74>
 8009cfc:	0800af23 	.word	0x0800af23
 8009d00:	0800af34 	.word	0x0800af34

08009d04 <__ssputs_r>:
 8009d04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009d08:	688e      	ldr	r6, [r1, #8]
 8009d0a:	461f      	mov	r7, r3
 8009d0c:	42be      	cmp	r6, r7
 8009d0e:	680b      	ldr	r3, [r1, #0]
 8009d10:	4682      	mov	sl, r0
 8009d12:	460c      	mov	r4, r1
 8009d14:	4690      	mov	r8, r2
 8009d16:	d82d      	bhi.n	8009d74 <__ssputs_r+0x70>
 8009d18:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009d1c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009d20:	d026      	beq.n	8009d70 <__ssputs_r+0x6c>
 8009d22:	6965      	ldr	r5, [r4, #20]
 8009d24:	6909      	ldr	r1, [r1, #16]
 8009d26:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009d2a:	eba3 0901 	sub.w	r9, r3, r1
 8009d2e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009d32:	1c7b      	adds	r3, r7, #1
 8009d34:	444b      	add	r3, r9
 8009d36:	106d      	asrs	r5, r5, #1
 8009d38:	429d      	cmp	r5, r3
 8009d3a:	bf38      	it	cc
 8009d3c:	461d      	movcc	r5, r3
 8009d3e:	0553      	lsls	r3, r2, #21
 8009d40:	d527      	bpl.n	8009d92 <__ssputs_r+0x8e>
 8009d42:	4629      	mov	r1, r5
 8009d44:	f7ff fbd0 	bl	80094e8 <_malloc_r>
 8009d48:	4606      	mov	r6, r0
 8009d4a:	b360      	cbz	r0, 8009da6 <__ssputs_r+0xa2>
 8009d4c:	6921      	ldr	r1, [r4, #16]
 8009d4e:	464a      	mov	r2, r9
 8009d50:	f000 fa18 	bl	800a184 <memcpy>
 8009d54:	89a3      	ldrh	r3, [r4, #12]
 8009d56:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009d5a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009d5e:	81a3      	strh	r3, [r4, #12]
 8009d60:	6126      	str	r6, [r4, #16]
 8009d62:	6165      	str	r5, [r4, #20]
 8009d64:	444e      	add	r6, r9
 8009d66:	eba5 0509 	sub.w	r5, r5, r9
 8009d6a:	6026      	str	r6, [r4, #0]
 8009d6c:	60a5      	str	r5, [r4, #8]
 8009d6e:	463e      	mov	r6, r7
 8009d70:	42be      	cmp	r6, r7
 8009d72:	d900      	bls.n	8009d76 <__ssputs_r+0x72>
 8009d74:	463e      	mov	r6, r7
 8009d76:	6820      	ldr	r0, [r4, #0]
 8009d78:	4632      	mov	r2, r6
 8009d7a:	4641      	mov	r1, r8
 8009d7c:	f000 f9d8 	bl	800a130 <memmove>
 8009d80:	68a3      	ldr	r3, [r4, #8]
 8009d82:	1b9b      	subs	r3, r3, r6
 8009d84:	60a3      	str	r3, [r4, #8]
 8009d86:	6823      	ldr	r3, [r4, #0]
 8009d88:	4433      	add	r3, r6
 8009d8a:	6023      	str	r3, [r4, #0]
 8009d8c:	2000      	movs	r0, #0
 8009d8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009d92:	462a      	mov	r2, r5
 8009d94:	f000 fa31 	bl	800a1fa <_realloc_r>
 8009d98:	4606      	mov	r6, r0
 8009d9a:	2800      	cmp	r0, #0
 8009d9c:	d1e0      	bne.n	8009d60 <__ssputs_r+0x5c>
 8009d9e:	6921      	ldr	r1, [r4, #16]
 8009da0:	4650      	mov	r0, sl
 8009da2:	f7ff fb2d 	bl	8009400 <_free_r>
 8009da6:	230c      	movs	r3, #12
 8009da8:	f8ca 3000 	str.w	r3, [sl]
 8009dac:	89a3      	ldrh	r3, [r4, #12]
 8009dae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009db2:	81a3      	strh	r3, [r4, #12]
 8009db4:	f04f 30ff 	mov.w	r0, #4294967295
 8009db8:	e7e9      	b.n	8009d8e <__ssputs_r+0x8a>
	...

08009dbc <_svfiprintf_r>:
 8009dbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009dc0:	4698      	mov	r8, r3
 8009dc2:	898b      	ldrh	r3, [r1, #12]
 8009dc4:	061b      	lsls	r3, r3, #24
 8009dc6:	b09d      	sub	sp, #116	@ 0x74
 8009dc8:	4607      	mov	r7, r0
 8009dca:	460d      	mov	r5, r1
 8009dcc:	4614      	mov	r4, r2
 8009dce:	d510      	bpl.n	8009df2 <_svfiprintf_r+0x36>
 8009dd0:	690b      	ldr	r3, [r1, #16]
 8009dd2:	b973      	cbnz	r3, 8009df2 <_svfiprintf_r+0x36>
 8009dd4:	2140      	movs	r1, #64	@ 0x40
 8009dd6:	f7ff fb87 	bl	80094e8 <_malloc_r>
 8009dda:	6028      	str	r0, [r5, #0]
 8009ddc:	6128      	str	r0, [r5, #16]
 8009dde:	b930      	cbnz	r0, 8009dee <_svfiprintf_r+0x32>
 8009de0:	230c      	movs	r3, #12
 8009de2:	603b      	str	r3, [r7, #0]
 8009de4:	f04f 30ff 	mov.w	r0, #4294967295
 8009de8:	b01d      	add	sp, #116	@ 0x74
 8009dea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009dee:	2340      	movs	r3, #64	@ 0x40
 8009df0:	616b      	str	r3, [r5, #20]
 8009df2:	2300      	movs	r3, #0
 8009df4:	9309      	str	r3, [sp, #36]	@ 0x24
 8009df6:	2320      	movs	r3, #32
 8009df8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009dfc:	f8cd 800c 	str.w	r8, [sp, #12]
 8009e00:	2330      	movs	r3, #48	@ 0x30
 8009e02:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009fa0 <_svfiprintf_r+0x1e4>
 8009e06:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009e0a:	f04f 0901 	mov.w	r9, #1
 8009e0e:	4623      	mov	r3, r4
 8009e10:	469a      	mov	sl, r3
 8009e12:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009e16:	b10a      	cbz	r2, 8009e1c <_svfiprintf_r+0x60>
 8009e18:	2a25      	cmp	r2, #37	@ 0x25
 8009e1a:	d1f9      	bne.n	8009e10 <_svfiprintf_r+0x54>
 8009e1c:	ebba 0b04 	subs.w	fp, sl, r4
 8009e20:	d00b      	beq.n	8009e3a <_svfiprintf_r+0x7e>
 8009e22:	465b      	mov	r3, fp
 8009e24:	4622      	mov	r2, r4
 8009e26:	4629      	mov	r1, r5
 8009e28:	4638      	mov	r0, r7
 8009e2a:	f7ff ff6b 	bl	8009d04 <__ssputs_r>
 8009e2e:	3001      	adds	r0, #1
 8009e30:	f000 80a7 	beq.w	8009f82 <_svfiprintf_r+0x1c6>
 8009e34:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009e36:	445a      	add	r2, fp
 8009e38:	9209      	str	r2, [sp, #36]	@ 0x24
 8009e3a:	f89a 3000 	ldrb.w	r3, [sl]
 8009e3e:	2b00      	cmp	r3, #0
 8009e40:	f000 809f 	beq.w	8009f82 <_svfiprintf_r+0x1c6>
 8009e44:	2300      	movs	r3, #0
 8009e46:	f04f 32ff 	mov.w	r2, #4294967295
 8009e4a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009e4e:	f10a 0a01 	add.w	sl, sl, #1
 8009e52:	9304      	str	r3, [sp, #16]
 8009e54:	9307      	str	r3, [sp, #28]
 8009e56:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009e5a:	931a      	str	r3, [sp, #104]	@ 0x68
 8009e5c:	4654      	mov	r4, sl
 8009e5e:	2205      	movs	r2, #5
 8009e60:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009e64:	484e      	ldr	r0, [pc, #312]	@ (8009fa0 <_svfiprintf_r+0x1e4>)
 8009e66:	f7f6 f9c3 	bl	80001f0 <memchr>
 8009e6a:	9a04      	ldr	r2, [sp, #16]
 8009e6c:	b9d8      	cbnz	r0, 8009ea6 <_svfiprintf_r+0xea>
 8009e6e:	06d0      	lsls	r0, r2, #27
 8009e70:	bf44      	itt	mi
 8009e72:	2320      	movmi	r3, #32
 8009e74:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009e78:	0711      	lsls	r1, r2, #28
 8009e7a:	bf44      	itt	mi
 8009e7c:	232b      	movmi	r3, #43	@ 0x2b
 8009e7e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009e82:	f89a 3000 	ldrb.w	r3, [sl]
 8009e86:	2b2a      	cmp	r3, #42	@ 0x2a
 8009e88:	d015      	beq.n	8009eb6 <_svfiprintf_r+0xfa>
 8009e8a:	9a07      	ldr	r2, [sp, #28]
 8009e8c:	4654      	mov	r4, sl
 8009e8e:	2000      	movs	r0, #0
 8009e90:	f04f 0c0a 	mov.w	ip, #10
 8009e94:	4621      	mov	r1, r4
 8009e96:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009e9a:	3b30      	subs	r3, #48	@ 0x30
 8009e9c:	2b09      	cmp	r3, #9
 8009e9e:	d94b      	bls.n	8009f38 <_svfiprintf_r+0x17c>
 8009ea0:	b1b0      	cbz	r0, 8009ed0 <_svfiprintf_r+0x114>
 8009ea2:	9207      	str	r2, [sp, #28]
 8009ea4:	e014      	b.n	8009ed0 <_svfiprintf_r+0x114>
 8009ea6:	eba0 0308 	sub.w	r3, r0, r8
 8009eaa:	fa09 f303 	lsl.w	r3, r9, r3
 8009eae:	4313      	orrs	r3, r2
 8009eb0:	9304      	str	r3, [sp, #16]
 8009eb2:	46a2      	mov	sl, r4
 8009eb4:	e7d2      	b.n	8009e5c <_svfiprintf_r+0xa0>
 8009eb6:	9b03      	ldr	r3, [sp, #12]
 8009eb8:	1d19      	adds	r1, r3, #4
 8009eba:	681b      	ldr	r3, [r3, #0]
 8009ebc:	9103      	str	r1, [sp, #12]
 8009ebe:	2b00      	cmp	r3, #0
 8009ec0:	bfbb      	ittet	lt
 8009ec2:	425b      	neglt	r3, r3
 8009ec4:	f042 0202 	orrlt.w	r2, r2, #2
 8009ec8:	9307      	strge	r3, [sp, #28]
 8009eca:	9307      	strlt	r3, [sp, #28]
 8009ecc:	bfb8      	it	lt
 8009ece:	9204      	strlt	r2, [sp, #16]
 8009ed0:	7823      	ldrb	r3, [r4, #0]
 8009ed2:	2b2e      	cmp	r3, #46	@ 0x2e
 8009ed4:	d10a      	bne.n	8009eec <_svfiprintf_r+0x130>
 8009ed6:	7863      	ldrb	r3, [r4, #1]
 8009ed8:	2b2a      	cmp	r3, #42	@ 0x2a
 8009eda:	d132      	bne.n	8009f42 <_svfiprintf_r+0x186>
 8009edc:	9b03      	ldr	r3, [sp, #12]
 8009ede:	1d1a      	adds	r2, r3, #4
 8009ee0:	681b      	ldr	r3, [r3, #0]
 8009ee2:	9203      	str	r2, [sp, #12]
 8009ee4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009ee8:	3402      	adds	r4, #2
 8009eea:	9305      	str	r3, [sp, #20]
 8009eec:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009fb0 <_svfiprintf_r+0x1f4>
 8009ef0:	7821      	ldrb	r1, [r4, #0]
 8009ef2:	2203      	movs	r2, #3
 8009ef4:	4650      	mov	r0, sl
 8009ef6:	f7f6 f97b 	bl	80001f0 <memchr>
 8009efa:	b138      	cbz	r0, 8009f0c <_svfiprintf_r+0x150>
 8009efc:	9b04      	ldr	r3, [sp, #16]
 8009efe:	eba0 000a 	sub.w	r0, r0, sl
 8009f02:	2240      	movs	r2, #64	@ 0x40
 8009f04:	4082      	lsls	r2, r0
 8009f06:	4313      	orrs	r3, r2
 8009f08:	3401      	adds	r4, #1
 8009f0a:	9304      	str	r3, [sp, #16]
 8009f0c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009f10:	4824      	ldr	r0, [pc, #144]	@ (8009fa4 <_svfiprintf_r+0x1e8>)
 8009f12:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009f16:	2206      	movs	r2, #6
 8009f18:	f7f6 f96a 	bl	80001f0 <memchr>
 8009f1c:	2800      	cmp	r0, #0
 8009f1e:	d036      	beq.n	8009f8e <_svfiprintf_r+0x1d2>
 8009f20:	4b21      	ldr	r3, [pc, #132]	@ (8009fa8 <_svfiprintf_r+0x1ec>)
 8009f22:	bb1b      	cbnz	r3, 8009f6c <_svfiprintf_r+0x1b0>
 8009f24:	9b03      	ldr	r3, [sp, #12]
 8009f26:	3307      	adds	r3, #7
 8009f28:	f023 0307 	bic.w	r3, r3, #7
 8009f2c:	3308      	adds	r3, #8
 8009f2e:	9303      	str	r3, [sp, #12]
 8009f30:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009f32:	4433      	add	r3, r6
 8009f34:	9309      	str	r3, [sp, #36]	@ 0x24
 8009f36:	e76a      	b.n	8009e0e <_svfiprintf_r+0x52>
 8009f38:	fb0c 3202 	mla	r2, ip, r2, r3
 8009f3c:	460c      	mov	r4, r1
 8009f3e:	2001      	movs	r0, #1
 8009f40:	e7a8      	b.n	8009e94 <_svfiprintf_r+0xd8>
 8009f42:	2300      	movs	r3, #0
 8009f44:	3401      	adds	r4, #1
 8009f46:	9305      	str	r3, [sp, #20]
 8009f48:	4619      	mov	r1, r3
 8009f4a:	f04f 0c0a 	mov.w	ip, #10
 8009f4e:	4620      	mov	r0, r4
 8009f50:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009f54:	3a30      	subs	r2, #48	@ 0x30
 8009f56:	2a09      	cmp	r2, #9
 8009f58:	d903      	bls.n	8009f62 <_svfiprintf_r+0x1a6>
 8009f5a:	2b00      	cmp	r3, #0
 8009f5c:	d0c6      	beq.n	8009eec <_svfiprintf_r+0x130>
 8009f5e:	9105      	str	r1, [sp, #20]
 8009f60:	e7c4      	b.n	8009eec <_svfiprintf_r+0x130>
 8009f62:	fb0c 2101 	mla	r1, ip, r1, r2
 8009f66:	4604      	mov	r4, r0
 8009f68:	2301      	movs	r3, #1
 8009f6a:	e7f0      	b.n	8009f4e <_svfiprintf_r+0x192>
 8009f6c:	ab03      	add	r3, sp, #12
 8009f6e:	9300      	str	r3, [sp, #0]
 8009f70:	462a      	mov	r2, r5
 8009f72:	4b0e      	ldr	r3, [pc, #56]	@ (8009fac <_svfiprintf_r+0x1f0>)
 8009f74:	a904      	add	r1, sp, #16
 8009f76:	4638      	mov	r0, r7
 8009f78:	f7fd fdf8 	bl	8007b6c <_printf_float>
 8009f7c:	1c42      	adds	r2, r0, #1
 8009f7e:	4606      	mov	r6, r0
 8009f80:	d1d6      	bne.n	8009f30 <_svfiprintf_r+0x174>
 8009f82:	89ab      	ldrh	r3, [r5, #12]
 8009f84:	065b      	lsls	r3, r3, #25
 8009f86:	f53f af2d 	bmi.w	8009de4 <_svfiprintf_r+0x28>
 8009f8a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009f8c:	e72c      	b.n	8009de8 <_svfiprintf_r+0x2c>
 8009f8e:	ab03      	add	r3, sp, #12
 8009f90:	9300      	str	r3, [sp, #0]
 8009f92:	462a      	mov	r2, r5
 8009f94:	4b05      	ldr	r3, [pc, #20]	@ (8009fac <_svfiprintf_r+0x1f0>)
 8009f96:	a904      	add	r1, sp, #16
 8009f98:	4638      	mov	r0, r7
 8009f9a:	f7fe f87f 	bl	800809c <_printf_i>
 8009f9e:	e7ed      	b.n	8009f7c <_svfiprintf_r+0x1c0>
 8009fa0:	0800b090 	.word	0x0800b090
 8009fa4:	0800b09a 	.word	0x0800b09a
 8009fa8:	08007b6d 	.word	0x08007b6d
 8009fac:	08009d05 	.word	0x08009d05
 8009fb0:	0800b096 	.word	0x0800b096

08009fb4 <__sflush_r>:
 8009fb4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009fb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009fbc:	0716      	lsls	r6, r2, #28
 8009fbe:	4605      	mov	r5, r0
 8009fc0:	460c      	mov	r4, r1
 8009fc2:	d454      	bmi.n	800a06e <__sflush_r+0xba>
 8009fc4:	684b      	ldr	r3, [r1, #4]
 8009fc6:	2b00      	cmp	r3, #0
 8009fc8:	dc02      	bgt.n	8009fd0 <__sflush_r+0x1c>
 8009fca:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009fcc:	2b00      	cmp	r3, #0
 8009fce:	dd48      	ble.n	800a062 <__sflush_r+0xae>
 8009fd0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009fd2:	2e00      	cmp	r6, #0
 8009fd4:	d045      	beq.n	800a062 <__sflush_r+0xae>
 8009fd6:	2300      	movs	r3, #0
 8009fd8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009fdc:	682f      	ldr	r7, [r5, #0]
 8009fde:	6a21      	ldr	r1, [r4, #32]
 8009fe0:	602b      	str	r3, [r5, #0]
 8009fe2:	d030      	beq.n	800a046 <__sflush_r+0x92>
 8009fe4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009fe6:	89a3      	ldrh	r3, [r4, #12]
 8009fe8:	0759      	lsls	r1, r3, #29
 8009fea:	d505      	bpl.n	8009ff8 <__sflush_r+0x44>
 8009fec:	6863      	ldr	r3, [r4, #4]
 8009fee:	1ad2      	subs	r2, r2, r3
 8009ff0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009ff2:	b10b      	cbz	r3, 8009ff8 <__sflush_r+0x44>
 8009ff4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009ff6:	1ad2      	subs	r2, r2, r3
 8009ff8:	2300      	movs	r3, #0
 8009ffa:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009ffc:	6a21      	ldr	r1, [r4, #32]
 8009ffe:	4628      	mov	r0, r5
 800a000:	47b0      	blx	r6
 800a002:	1c43      	adds	r3, r0, #1
 800a004:	89a3      	ldrh	r3, [r4, #12]
 800a006:	d106      	bne.n	800a016 <__sflush_r+0x62>
 800a008:	6829      	ldr	r1, [r5, #0]
 800a00a:	291d      	cmp	r1, #29
 800a00c:	d82b      	bhi.n	800a066 <__sflush_r+0xb2>
 800a00e:	4a2a      	ldr	r2, [pc, #168]	@ (800a0b8 <__sflush_r+0x104>)
 800a010:	410a      	asrs	r2, r1
 800a012:	07d6      	lsls	r6, r2, #31
 800a014:	d427      	bmi.n	800a066 <__sflush_r+0xb2>
 800a016:	2200      	movs	r2, #0
 800a018:	6062      	str	r2, [r4, #4]
 800a01a:	04d9      	lsls	r1, r3, #19
 800a01c:	6922      	ldr	r2, [r4, #16]
 800a01e:	6022      	str	r2, [r4, #0]
 800a020:	d504      	bpl.n	800a02c <__sflush_r+0x78>
 800a022:	1c42      	adds	r2, r0, #1
 800a024:	d101      	bne.n	800a02a <__sflush_r+0x76>
 800a026:	682b      	ldr	r3, [r5, #0]
 800a028:	b903      	cbnz	r3, 800a02c <__sflush_r+0x78>
 800a02a:	6560      	str	r0, [r4, #84]	@ 0x54
 800a02c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a02e:	602f      	str	r7, [r5, #0]
 800a030:	b1b9      	cbz	r1, 800a062 <__sflush_r+0xae>
 800a032:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a036:	4299      	cmp	r1, r3
 800a038:	d002      	beq.n	800a040 <__sflush_r+0x8c>
 800a03a:	4628      	mov	r0, r5
 800a03c:	f7ff f9e0 	bl	8009400 <_free_r>
 800a040:	2300      	movs	r3, #0
 800a042:	6363      	str	r3, [r4, #52]	@ 0x34
 800a044:	e00d      	b.n	800a062 <__sflush_r+0xae>
 800a046:	2301      	movs	r3, #1
 800a048:	4628      	mov	r0, r5
 800a04a:	47b0      	blx	r6
 800a04c:	4602      	mov	r2, r0
 800a04e:	1c50      	adds	r0, r2, #1
 800a050:	d1c9      	bne.n	8009fe6 <__sflush_r+0x32>
 800a052:	682b      	ldr	r3, [r5, #0]
 800a054:	2b00      	cmp	r3, #0
 800a056:	d0c6      	beq.n	8009fe6 <__sflush_r+0x32>
 800a058:	2b1d      	cmp	r3, #29
 800a05a:	d001      	beq.n	800a060 <__sflush_r+0xac>
 800a05c:	2b16      	cmp	r3, #22
 800a05e:	d11e      	bne.n	800a09e <__sflush_r+0xea>
 800a060:	602f      	str	r7, [r5, #0]
 800a062:	2000      	movs	r0, #0
 800a064:	e022      	b.n	800a0ac <__sflush_r+0xf8>
 800a066:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a06a:	b21b      	sxth	r3, r3
 800a06c:	e01b      	b.n	800a0a6 <__sflush_r+0xf2>
 800a06e:	690f      	ldr	r7, [r1, #16]
 800a070:	2f00      	cmp	r7, #0
 800a072:	d0f6      	beq.n	800a062 <__sflush_r+0xae>
 800a074:	0793      	lsls	r3, r2, #30
 800a076:	680e      	ldr	r6, [r1, #0]
 800a078:	bf08      	it	eq
 800a07a:	694b      	ldreq	r3, [r1, #20]
 800a07c:	600f      	str	r7, [r1, #0]
 800a07e:	bf18      	it	ne
 800a080:	2300      	movne	r3, #0
 800a082:	eba6 0807 	sub.w	r8, r6, r7
 800a086:	608b      	str	r3, [r1, #8]
 800a088:	f1b8 0f00 	cmp.w	r8, #0
 800a08c:	dde9      	ble.n	800a062 <__sflush_r+0xae>
 800a08e:	6a21      	ldr	r1, [r4, #32]
 800a090:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a092:	4643      	mov	r3, r8
 800a094:	463a      	mov	r2, r7
 800a096:	4628      	mov	r0, r5
 800a098:	47b0      	blx	r6
 800a09a:	2800      	cmp	r0, #0
 800a09c:	dc08      	bgt.n	800a0b0 <__sflush_r+0xfc>
 800a09e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a0a2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a0a6:	81a3      	strh	r3, [r4, #12]
 800a0a8:	f04f 30ff 	mov.w	r0, #4294967295
 800a0ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a0b0:	4407      	add	r7, r0
 800a0b2:	eba8 0800 	sub.w	r8, r8, r0
 800a0b6:	e7e7      	b.n	800a088 <__sflush_r+0xd4>
 800a0b8:	dfbffffe 	.word	0xdfbffffe

0800a0bc <_fflush_r>:
 800a0bc:	b538      	push	{r3, r4, r5, lr}
 800a0be:	690b      	ldr	r3, [r1, #16]
 800a0c0:	4605      	mov	r5, r0
 800a0c2:	460c      	mov	r4, r1
 800a0c4:	b913      	cbnz	r3, 800a0cc <_fflush_r+0x10>
 800a0c6:	2500      	movs	r5, #0
 800a0c8:	4628      	mov	r0, r5
 800a0ca:	bd38      	pop	{r3, r4, r5, pc}
 800a0cc:	b118      	cbz	r0, 800a0d6 <_fflush_r+0x1a>
 800a0ce:	6a03      	ldr	r3, [r0, #32]
 800a0d0:	b90b      	cbnz	r3, 800a0d6 <_fflush_r+0x1a>
 800a0d2:	f7fe f98f 	bl	80083f4 <__sinit>
 800a0d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a0da:	2b00      	cmp	r3, #0
 800a0dc:	d0f3      	beq.n	800a0c6 <_fflush_r+0xa>
 800a0de:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a0e0:	07d0      	lsls	r0, r2, #31
 800a0e2:	d404      	bmi.n	800a0ee <_fflush_r+0x32>
 800a0e4:	0599      	lsls	r1, r3, #22
 800a0e6:	d402      	bmi.n	800a0ee <_fflush_r+0x32>
 800a0e8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a0ea:	f7fe fb1c 	bl	8008726 <__retarget_lock_acquire_recursive>
 800a0ee:	4628      	mov	r0, r5
 800a0f0:	4621      	mov	r1, r4
 800a0f2:	f7ff ff5f 	bl	8009fb4 <__sflush_r>
 800a0f6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a0f8:	07da      	lsls	r2, r3, #31
 800a0fa:	4605      	mov	r5, r0
 800a0fc:	d4e4      	bmi.n	800a0c8 <_fflush_r+0xc>
 800a0fe:	89a3      	ldrh	r3, [r4, #12]
 800a100:	059b      	lsls	r3, r3, #22
 800a102:	d4e1      	bmi.n	800a0c8 <_fflush_r+0xc>
 800a104:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a106:	f7fe fb0f 	bl	8008728 <__retarget_lock_release_recursive>
 800a10a:	e7dd      	b.n	800a0c8 <_fflush_r+0xc>

0800a10c <fiprintf>:
 800a10c:	b40e      	push	{r1, r2, r3}
 800a10e:	b503      	push	{r0, r1, lr}
 800a110:	4601      	mov	r1, r0
 800a112:	ab03      	add	r3, sp, #12
 800a114:	4805      	ldr	r0, [pc, #20]	@ (800a12c <fiprintf+0x20>)
 800a116:	f853 2b04 	ldr.w	r2, [r3], #4
 800a11a:	6800      	ldr	r0, [r0, #0]
 800a11c:	9301      	str	r3, [sp, #4]
 800a11e:	f000 f8d1 	bl	800a2c4 <_vfiprintf_r>
 800a122:	b002      	add	sp, #8
 800a124:	f85d eb04 	ldr.w	lr, [sp], #4
 800a128:	b003      	add	sp, #12
 800a12a:	4770      	bx	lr
 800a12c:	2000067c 	.word	0x2000067c

0800a130 <memmove>:
 800a130:	4288      	cmp	r0, r1
 800a132:	b510      	push	{r4, lr}
 800a134:	eb01 0402 	add.w	r4, r1, r2
 800a138:	d902      	bls.n	800a140 <memmove+0x10>
 800a13a:	4284      	cmp	r4, r0
 800a13c:	4623      	mov	r3, r4
 800a13e:	d807      	bhi.n	800a150 <memmove+0x20>
 800a140:	1e43      	subs	r3, r0, #1
 800a142:	42a1      	cmp	r1, r4
 800a144:	d008      	beq.n	800a158 <memmove+0x28>
 800a146:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a14a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a14e:	e7f8      	b.n	800a142 <memmove+0x12>
 800a150:	4402      	add	r2, r0
 800a152:	4601      	mov	r1, r0
 800a154:	428a      	cmp	r2, r1
 800a156:	d100      	bne.n	800a15a <memmove+0x2a>
 800a158:	bd10      	pop	{r4, pc}
 800a15a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a15e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a162:	e7f7      	b.n	800a154 <memmove+0x24>

0800a164 <_sbrk_r>:
 800a164:	b538      	push	{r3, r4, r5, lr}
 800a166:	4d06      	ldr	r5, [pc, #24]	@ (800a180 <_sbrk_r+0x1c>)
 800a168:	2300      	movs	r3, #0
 800a16a:	4604      	mov	r4, r0
 800a16c:	4608      	mov	r0, r1
 800a16e:	602b      	str	r3, [r5, #0]
 800a170:	f7f8 fe5e 	bl	8002e30 <_sbrk>
 800a174:	1c43      	adds	r3, r0, #1
 800a176:	d102      	bne.n	800a17e <_sbrk_r+0x1a>
 800a178:	682b      	ldr	r3, [r5, #0]
 800a17a:	b103      	cbz	r3, 800a17e <_sbrk_r+0x1a>
 800a17c:	6023      	str	r3, [r4, #0]
 800a17e:	bd38      	pop	{r3, r4, r5, pc}
 800a180:	20000c24 	.word	0x20000c24

0800a184 <memcpy>:
 800a184:	440a      	add	r2, r1
 800a186:	4291      	cmp	r1, r2
 800a188:	f100 33ff 	add.w	r3, r0, #4294967295
 800a18c:	d100      	bne.n	800a190 <memcpy+0xc>
 800a18e:	4770      	bx	lr
 800a190:	b510      	push	{r4, lr}
 800a192:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a196:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a19a:	4291      	cmp	r1, r2
 800a19c:	d1f9      	bne.n	800a192 <memcpy+0xe>
 800a19e:	bd10      	pop	{r4, pc}

0800a1a0 <abort>:
 800a1a0:	b508      	push	{r3, lr}
 800a1a2:	2006      	movs	r0, #6
 800a1a4:	f000 fa62 	bl	800a66c <raise>
 800a1a8:	2001      	movs	r0, #1
 800a1aa:	f7f8 fdc9 	bl	8002d40 <_exit>

0800a1ae <_calloc_r>:
 800a1ae:	b570      	push	{r4, r5, r6, lr}
 800a1b0:	fba1 5402 	umull	r5, r4, r1, r2
 800a1b4:	b93c      	cbnz	r4, 800a1c6 <_calloc_r+0x18>
 800a1b6:	4629      	mov	r1, r5
 800a1b8:	f7ff f996 	bl	80094e8 <_malloc_r>
 800a1bc:	4606      	mov	r6, r0
 800a1be:	b928      	cbnz	r0, 800a1cc <_calloc_r+0x1e>
 800a1c0:	2600      	movs	r6, #0
 800a1c2:	4630      	mov	r0, r6
 800a1c4:	bd70      	pop	{r4, r5, r6, pc}
 800a1c6:	220c      	movs	r2, #12
 800a1c8:	6002      	str	r2, [r0, #0]
 800a1ca:	e7f9      	b.n	800a1c0 <_calloc_r+0x12>
 800a1cc:	462a      	mov	r2, r5
 800a1ce:	4621      	mov	r1, r4
 800a1d0:	f7fe f9bd 	bl	800854e <memset>
 800a1d4:	e7f5      	b.n	800a1c2 <_calloc_r+0x14>

0800a1d6 <__ascii_mbtowc>:
 800a1d6:	b082      	sub	sp, #8
 800a1d8:	b901      	cbnz	r1, 800a1dc <__ascii_mbtowc+0x6>
 800a1da:	a901      	add	r1, sp, #4
 800a1dc:	b142      	cbz	r2, 800a1f0 <__ascii_mbtowc+0x1a>
 800a1de:	b14b      	cbz	r3, 800a1f4 <__ascii_mbtowc+0x1e>
 800a1e0:	7813      	ldrb	r3, [r2, #0]
 800a1e2:	600b      	str	r3, [r1, #0]
 800a1e4:	7812      	ldrb	r2, [r2, #0]
 800a1e6:	1e10      	subs	r0, r2, #0
 800a1e8:	bf18      	it	ne
 800a1ea:	2001      	movne	r0, #1
 800a1ec:	b002      	add	sp, #8
 800a1ee:	4770      	bx	lr
 800a1f0:	4610      	mov	r0, r2
 800a1f2:	e7fb      	b.n	800a1ec <__ascii_mbtowc+0x16>
 800a1f4:	f06f 0001 	mvn.w	r0, #1
 800a1f8:	e7f8      	b.n	800a1ec <__ascii_mbtowc+0x16>

0800a1fa <_realloc_r>:
 800a1fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a1fe:	4680      	mov	r8, r0
 800a200:	4615      	mov	r5, r2
 800a202:	460c      	mov	r4, r1
 800a204:	b921      	cbnz	r1, 800a210 <_realloc_r+0x16>
 800a206:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a20a:	4611      	mov	r1, r2
 800a20c:	f7ff b96c 	b.w	80094e8 <_malloc_r>
 800a210:	b92a      	cbnz	r2, 800a21e <_realloc_r+0x24>
 800a212:	f7ff f8f5 	bl	8009400 <_free_r>
 800a216:	2400      	movs	r4, #0
 800a218:	4620      	mov	r0, r4
 800a21a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a21e:	f000 fa41 	bl	800a6a4 <_malloc_usable_size_r>
 800a222:	4285      	cmp	r5, r0
 800a224:	4606      	mov	r6, r0
 800a226:	d802      	bhi.n	800a22e <_realloc_r+0x34>
 800a228:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800a22c:	d8f4      	bhi.n	800a218 <_realloc_r+0x1e>
 800a22e:	4629      	mov	r1, r5
 800a230:	4640      	mov	r0, r8
 800a232:	f7ff f959 	bl	80094e8 <_malloc_r>
 800a236:	4607      	mov	r7, r0
 800a238:	2800      	cmp	r0, #0
 800a23a:	d0ec      	beq.n	800a216 <_realloc_r+0x1c>
 800a23c:	42b5      	cmp	r5, r6
 800a23e:	462a      	mov	r2, r5
 800a240:	4621      	mov	r1, r4
 800a242:	bf28      	it	cs
 800a244:	4632      	movcs	r2, r6
 800a246:	f7ff ff9d 	bl	800a184 <memcpy>
 800a24a:	4621      	mov	r1, r4
 800a24c:	4640      	mov	r0, r8
 800a24e:	f7ff f8d7 	bl	8009400 <_free_r>
 800a252:	463c      	mov	r4, r7
 800a254:	e7e0      	b.n	800a218 <_realloc_r+0x1e>

0800a256 <__ascii_wctomb>:
 800a256:	4603      	mov	r3, r0
 800a258:	4608      	mov	r0, r1
 800a25a:	b141      	cbz	r1, 800a26e <__ascii_wctomb+0x18>
 800a25c:	2aff      	cmp	r2, #255	@ 0xff
 800a25e:	d904      	bls.n	800a26a <__ascii_wctomb+0x14>
 800a260:	228a      	movs	r2, #138	@ 0x8a
 800a262:	601a      	str	r2, [r3, #0]
 800a264:	f04f 30ff 	mov.w	r0, #4294967295
 800a268:	4770      	bx	lr
 800a26a:	700a      	strb	r2, [r1, #0]
 800a26c:	2001      	movs	r0, #1
 800a26e:	4770      	bx	lr

0800a270 <__sfputc_r>:
 800a270:	6893      	ldr	r3, [r2, #8]
 800a272:	3b01      	subs	r3, #1
 800a274:	2b00      	cmp	r3, #0
 800a276:	b410      	push	{r4}
 800a278:	6093      	str	r3, [r2, #8]
 800a27a:	da08      	bge.n	800a28e <__sfputc_r+0x1e>
 800a27c:	6994      	ldr	r4, [r2, #24]
 800a27e:	42a3      	cmp	r3, r4
 800a280:	db01      	blt.n	800a286 <__sfputc_r+0x16>
 800a282:	290a      	cmp	r1, #10
 800a284:	d103      	bne.n	800a28e <__sfputc_r+0x1e>
 800a286:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a28a:	f000 b933 	b.w	800a4f4 <__swbuf_r>
 800a28e:	6813      	ldr	r3, [r2, #0]
 800a290:	1c58      	adds	r0, r3, #1
 800a292:	6010      	str	r0, [r2, #0]
 800a294:	7019      	strb	r1, [r3, #0]
 800a296:	4608      	mov	r0, r1
 800a298:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a29c:	4770      	bx	lr

0800a29e <__sfputs_r>:
 800a29e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a2a0:	4606      	mov	r6, r0
 800a2a2:	460f      	mov	r7, r1
 800a2a4:	4614      	mov	r4, r2
 800a2a6:	18d5      	adds	r5, r2, r3
 800a2a8:	42ac      	cmp	r4, r5
 800a2aa:	d101      	bne.n	800a2b0 <__sfputs_r+0x12>
 800a2ac:	2000      	movs	r0, #0
 800a2ae:	e007      	b.n	800a2c0 <__sfputs_r+0x22>
 800a2b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a2b4:	463a      	mov	r2, r7
 800a2b6:	4630      	mov	r0, r6
 800a2b8:	f7ff ffda 	bl	800a270 <__sfputc_r>
 800a2bc:	1c43      	adds	r3, r0, #1
 800a2be:	d1f3      	bne.n	800a2a8 <__sfputs_r+0xa>
 800a2c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a2c4 <_vfiprintf_r>:
 800a2c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a2c8:	460d      	mov	r5, r1
 800a2ca:	b09d      	sub	sp, #116	@ 0x74
 800a2cc:	4614      	mov	r4, r2
 800a2ce:	4698      	mov	r8, r3
 800a2d0:	4606      	mov	r6, r0
 800a2d2:	b118      	cbz	r0, 800a2dc <_vfiprintf_r+0x18>
 800a2d4:	6a03      	ldr	r3, [r0, #32]
 800a2d6:	b90b      	cbnz	r3, 800a2dc <_vfiprintf_r+0x18>
 800a2d8:	f7fe f88c 	bl	80083f4 <__sinit>
 800a2dc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a2de:	07d9      	lsls	r1, r3, #31
 800a2e0:	d405      	bmi.n	800a2ee <_vfiprintf_r+0x2a>
 800a2e2:	89ab      	ldrh	r3, [r5, #12]
 800a2e4:	059a      	lsls	r2, r3, #22
 800a2e6:	d402      	bmi.n	800a2ee <_vfiprintf_r+0x2a>
 800a2e8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a2ea:	f7fe fa1c 	bl	8008726 <__retarget_lock_acquire_recursive>
 800a2ee:	89ab      	ldrh	r3, [r5, #12]
 800a2f0:	071b      	lsls	r3, r3, #28
 800a2f2:	d501      	bpl.n	800a2f8 <_vfiprintf_r+0x34>
 800a2f4:	692b      	ldr	r3, [r5, #16]
 800a2f6:	b99b      	cbnz	r3, 800a320 <_vfiprintf_r+0x5c>
 800a2f8:	4629      	mov	r1, r5
 800a2fa:	4630      	mov	r0, r6
 800a2fc:	f000 f938 	bl	800a570 <__swsetup_r>
 800a300:	b170      	cbz	r0, 800a320 <_vfiprintf_r+0x5c>
 800a302:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a304:	07dc      	lsls	r4, r3, #31
 800a306:	d504      	bpl.n	800a312 <_vfiprintf_r+0x4e>
 800a308:	f04f 30ff 	mov.w	r0, #4294967295
 800a30c:	b01d      	add	sp, #116	@ 0x74
 800a30e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a312:	89ab      	ldrh	r3, [r5, #12]
 800a314:	0598      	lsls	r0, r3, #22
 800a316:	d4f7      	bmi.n	800a308 <_vfiprintf_r+0x44>
 800a318:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a31a:	f7fe fa05 	bl	8008728 <__retarget_lock_release_recursive>
 800a31e:	e7f3      	b.n	800a308 <_vfiprintf_r+0x44>
 800a320:	2300      	movs	r3, #0
 800a322:	9309      	str	r3, [sp, #36]	@ 0x24
 800a324:	2320      	movs	r3, #32
 800a326:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a32a:	f8cd 800c 	str.w	r8, [sp, #12]
 800a32e:	2330      	movs	r3, #48	@ 0x30
 800a330:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800a4e0 <_vfiprintf_r+0x21c>
 800a334:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a338:	f04f 0901 	mov.w	r9, #1
 800a33c:	4623      	mov	r3, r4
 800a33e:	469a      	mov	sl, r3
 800a340:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a344:	b10a      	cbz	r2, 800a34a <_vfiprintf_r+0x86>
 800a346:	2a25      	cmp	r2, #37	@ 0x25
 800a348:	d1f9      	bne.n	800a33e <_vfiprintf_r+0x7a>
 800a34a:	ebba 0b04 	subs.w	fp, sl, r4
 800a34e:	d00b      	beq.n	800a368 <_vfiprintf_r+0xa4>
 800a350:	465b      	mov	r3, fp
 800a352:	4622      	mov	r2, r4
 800a354:	4629      	mov	r1, r5
 800a356:	4630      	mov	r0, r6
 800a358:	f7ff ffa1 	bl	800a29e <__sfputs_r>
 800a35c:	3001      	adds	r0, #1
 800a35e:	f000 80a7 	beq.w	800a4b0 <_vfiprintf_r+0x1ec>
 800a362:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a364:	445a      	add	r2, fp
 800a366:	9209      	str	r2, [sp, #36]	@ 0x24
 800a368:	f89a 3000 	ldrb.w	r3, [sl]
 800a36c:	2b00      	cmp	r3, #0
 800a36e:	f000 809f 	beq.w	800a4b0 <_vfiprintf_r+0x1ec>
 800a372:	2300      	movs	r3, #0
 800a374:	f04f 32ff 	mov.w	r2, #4294967295
 800a378:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a37c:	f10a 0a01 	add.w	sl, sl, #1
 800a380:	9304      	str	r3, [sp, #16]
 800a382:	9307      	str	r3, [sp, #28]
 800a384:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a388:	931a      	str	r3, [sp, #104]	@ 0x68
 800a38a:	4654      	mov	r4, sl
 800a38c:	2205      	movs	r2, #5
 800a38e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a392:	4853      	ldr	r0, [pc, #332]	@ (800a4e0 <_vfiprintf_r+0x21c>)
 800a394:	f7f5 ff2c 	bl	80001f0 <memchr>
 800a398:	9a04      	ldr	r2, [sp, #16]
 800a39a:	b9d8      	cbnz	r0, 800a3d4 <_vfiprintf_r+0x110>
 800a39c:	06d1      	lsls	r1, r2, #27
 800a39e:	bf44      	itt	mi
 800a3a0:	2320      	movmi	r3, #32
 800a3a2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a3a6:	0713      	lsls	r3, r2, #28
 800a3a8:	bf44      	itt	mi
 800a3aa:	232b      	movmi	r3, #43	@ 0x2b
 800a3ac:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a3b0:	f89a 3000 	ldrb.w	r3, [sl]
 800a3b4:	2b2a      	cmp	r3, #42	@ 0x2a
 800a3b6:	d015      	beq.n	800a3e4 <_vfiprintf_r+0x120>
 800a3b8:	9a07      	ldr	r2, [sp, #28]
 800a3ba:	4654      	mov	r4, sl
 800a3bc:	2000      	movs	r0, #0
 800a3be:	f04f 0c0a 	mov.w	ip, #10
 800a3c2:	4621      	mov	r1, r4
 800a3c4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a3c8:	3b30      	subs	r3, #48	@ 0x30
 800a3ca:	2b09      	cmp	r3, #9
 800a3cc:	d94b      	bls.n	800a466 <_vfiprintf_r+0x1a2>
 800a3ce:	b1b0      	cbz	r0, 800a3fe <_vfiprintf_r+0x13a>
 800a3d0:	9207      	str	r2, [sp, #28]
 800a3d2:	e014      	b.n	800a3fe <_vfiprintf_r+0x13a>
 800a3d4:	eba0 0308 	sub.w	r3, r0, r8
 800a3d8:	fa09 f303 	lsl.w	r3, r9, r3
 800a3dc:	4313      	orrs	r3, r2
 800a3de:	9304      	str	r3, [sp, #16]
 800a3e0:	46a2      	mov	sl, r4
 800a3e2:	e7d2      	b.n	800a38a <_vfiprintf_r+0xc6>
 800a3e4:	9b03      	ldr	r3, [sp, #12]
 800a3e6:	1d19      	adds	r1, r3, #4
 800a3e8:	681b      	ldr	r3, [r3, #0]
 800a3ea:	9103      	str	r1, [sp, #12]
 800a3ec:	2b00      	cmp	r3, #0
 800a3ee:	bfbb      	ittet	lt
 800a3f0:	425b      	neglt	r3, r3
 800a3f2:	f042 0202 	orrlt.w	r2, r2, #2
 800a3f6:	9307      	strge	r3, [sp, #28]
 800a3f8:	9307      	strlt	r3, [sp, #28]
 800a3fa:	bfb8      	it	lt
 800a3fc:	9204      	strlt	r2, [sp, #16]
 800a3fe:	7823      	ldrb	r3, [r4, #0]
 800a400:	2b2e      	cmp	r3, #46	@ 0x2e
 800a402:	d10a      	bne.n	800a41a <_vfiprintf_r+0x156>
 800a404:	7863      	ldrb	r3, [r4, #1]
 800a406:	2b2a      	cmp	r3, #42	@ 0x2a
 800a408:	d132      	bne.n	800a470 <_vfiprintf_r+0x1ac>
 800a40a:	9b03      	ldr	r3, [sp, #12]
 800a40c:	1d1a      	adds	r2, r3, #4
 800a40e:	681b      	ldr	r3, [r3, #0]
 800a410:	9203      	str	r2, [sp, #12]
 800a412:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a416:	3402      	adds	r4, #2
 800a418:	9305      	str	r3, [sp, #20]
 800a41a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800a4f0 <_vfiprintf_r+0x22c>
 800a41e:	7821      	ldrb	r1, [r4, #0]
 800a420:	2203      	movs	r2, #3
 800a422:	4650      	mov	r0, sl
 800a424:	f7f5 fee4 	bl	80001f0 <memchr>
 800a428:	b138      	cbz	r0, 800a43a <_vfiprintf_r+0x176>
 800a42a:	9b04      	ldr	r3, [sp, #16]
 800a42c:	eba0 000a 	sub.w	r0, r0, sl
 800a430:	2240      	movs	r2, #64	@ 0x40
 800a432:	4082      	lsls	r2, r0
 800a434:	4313      	orrs	r3, r2
 800a436:	3401      	adds	r4, #1
 800a438:	9304      	str	r3, [sp, #16]
 800a43a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a43e:	4829      	ldr	r0, [pc, #164]	@ (800a4e4 <_vfiprintf_r+0x220>)
 800a440:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a444:	2206      	movs	r2, #6
 800a446:	f7f5 fed3 	bl	80001f0 <memchr>
 800a44a:	2800      	cmp	r0, #0
 800a44c:	d03f      	beq.n	800a4ce <_vfiprintf_r+0x20a>
 800a44e:	4b26      	ldr	r3, [pc, #152]	@ (800a4e8 <_vfiprintf_r+0x224>)
 800a450:	bb1b      	cbnz	r3, 800a49a <_vfiprintf_r+0x1d6>
 800a452:	9b03      	ldr	r3, [sp, #12]
 800a454:	3307      	adds	r3, #7
 800a456:	f023 0307 	bic.w	r3, r3, #7
 800a45a:	3308      	adds	r3, #8
 800a45c:	9303      	str	r3, [sp, #12]
 800a45e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a460:	443b      	add	r3, r7
 800a462:	9309      	str	r3, [sp, #36]	@ 0x24
 800a464:	e76a      	b.n	800a33c <_vfiprintf_r+0x78>
 800a466:	fb0c 3202 	mla	r2, ip, r2, r3
 800a46a:	460c      	mov	r4, r1
 800a46c:	2001      	movs	r0, #1
 800a46e:	e7a8      	b.n	800a3c2 <_vfiprintf_r+0xfe>
 800a470:	2300      	movs	r3, #0
 800a472:	3401      	adds	r4, #1
 800a474:	9305      	str	r3, [sp, #20]
 800a476:	4619      	mov	r1, r3
 800a478:	f04f 0c0a 	mov.w	ip, #10
 800a47c:	4620      	mov	r0, r4
 800a47e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a482:	3a30      	subs	r2, #48	@ 0x30
 800a484:	2a09      	cmp	r2, #9
 800a486:	d903      	bls.n	800a490 <_vfiprintf_r+0x1cc>
 800a488:	2b00      	cmp	r3, #0
 800a48a:	d0c6      	beq.n	800a41a <_vfiprintf_r+0x156>
 800a48c:	9105      	str	r1, [sp, #20]
 800a48e:	e7c4      	b.n	800a41a <_vfiprintf_r+0x156>
 800a490:	fb0c 2101 	mla	r1, ip, r1, r2
 800a494:	4604      	mov	r4, r0
 800a496:	2301      	movs	r3, #1
 800a498:	e7f0      	b.n	800a47c <_vfiprintf_r+0x1b8>
 800a49a:	ab03      	add	r3, sp, #12
 800a49c:	9300      	str	r3, [sp, #0]
 800a49e:	462a      	mov	r2, r5
 800a4a0:	4b12      	ldr	r3, [pc, #72]	@ (800a4ec <_vfiprintf_r+0x228>)
 800a4a2:	a904      	add	r1, sp, #16
 800a4a4:	4630      	mov	r0, r6
 800a4a6:	f7fd fb61 	bl	8007b6c <_printf_float>
 800a4aa:	4607      	mov	r7, r0
 800a4ac:	1c78      	adds	r0, r7, #1
 800a4ae:	d1d6      	bne.n	800a45e <_vfiprintf_r+0x19a>
 800a4b0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a4b2:	07d9      	lsls	r1, r3, #31
 800a4b4:	d405      	bmi.n	800a4c2 <_vfiprintf_r+0x1fe>
 800a4b6:	89ab      	ldrh	r3, [r5, #12]
 800a4b8:	059a      	lsls	r2, r3, #22
 800a4ba:	d402      	bmi.n	800a4c2 <_vfiprintf_r+0x1fe>
 800a4bc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a4be:	f7fe f933 	bl	8008728 <__retarget_lock_release_recursive>
 800a4c2:	89ab      	ldrh	r3, [r5, #12]
 800a4c4:	065b      	lsls	r3, r3, #25
 800a4c6:	f53f af1f 	bmi.w	800a308 <_vfiprintf_r+0x44>
 800a4ca:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a4cc:	e71e      	b.n	800a30c <_vfiprintf_r+0x48>
 800a4ce:	ab03      	add	r3, sp, #12
 800a4d0:	9300      	str	r3, [sp, #0]
 800a4d2:	462a      	mov	r2, r5
 800a4d4:	4b05      	ldr	r3, [pc, #20]	@ (800a4ec <_vfiprintf_r+0x228>)
 800a4d6:	a904      	add	r1, sp, #16
 800a4d8:	4630      	mov	r0, r6
 800a4da:	f7fd fddf 	bl	800809c <_printf_i>
 800a4de:	e7e4      	b.n	800a4aa <_vfiprintf_r+0x1e6>
 800a4e0:	0800b090 	.word	0x0800b090
 800a4e4:	0800b09a 	.word	0x0800b09a
 800a4e8:	08007b6d 	.word	0x08007b6d
 800a4ec:	0800a29f 	.word	0x0800a29f
 800a4f0:	0800b096 	.word	0x0800b096

0800a4f4 <__swbuf_r>:
 800a4f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a4f6:	460e      	mov	r6, r1
 800a4f8:	4614      	mov	r4, r2
 800a4fa:	4605      	mov	r5, r0
 800a4fc:	b118      	cbz	r0, 800a506 <__swbuf_r+0x12>
 800a4fe:	6a03      	ldr	r3, [r0, #32]
 800a500:	b90b      	cbnz	r3, 800a506 <__swbuf_r+0x12>
 800a502:	f7fd ff77 	bl	80083f4 <__sinit>
 800a506:	69a3      	ldr	r3, [r4, #24]
 800a508:	60a3      	str	r3, [r4, #8]
 800a50a:	89a3      	ldrh	r3, [r4, #12]
 800a50c:	071a      	lsls	r2, r3, #28
 800a50e:	d501      	bpl.n	800a514 <__swbuf_r+0x20>
 800a510:	6923      	ldr	r3, [r4, #16]
 800a512:	b943      	cbnz	r3, 800a526 <__swbuf_r+0x32>
 800a514:	4621      	mov	r1, r4
 800a516:	4628      	mov	r0, r5
 800a518:	f000 f82a 	bl	800a570 <__swsetup_r>
 800a51c:	b118      	cbz	r0, 800a526 <__swbuf_r+0x32>
 800a51e:	f04f 37ff 	mov.w	r7, #4294967295
 800a522:	4638      	mov	r0, r7
 800a524:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a526:	6823      	ldr	r3, [r4, #0]
 800a528:	6922      	ldr	r2, [r4, #16]
 800a52a:	1a98      	subs	r0, r3, r2
 800a52c:	6963      	ldr	r3, [r4, #20]
 800a52e:	b2f6      	uxtb	r6, r6
 800a530:	4283      	cmp	r3, r0
 800a532:	4637      	mov	r7, r6
 800a534:	dc05      	bgt.n	800a542 <__swbuf_r+0x4e>
 800a536:	4621      	mov	r1, r4
 800a538:	4628      	mov	r0, r5
 800a53a:	f7ff fdbf 	bl	800a0bc <_fflush_r>
 800a53e:	2800      	cmp	r0, #0
 800a540:	d1ed      	bne.n	800a51e <__swbuf_r+0x2a>
 800a542:	68a3      	ldr	r3, [r4, #8]
 800a544:	3b01      	subs	r3, #1
 800a546:	60a3      	str	r3, [r4, #8]
 800a548:	6823      	ldr	r3, [r4, #0]
 800a54a:	1c5a      	adds	r2, r3, #1
 800a54c:	6022      	str	r2, [r4, #0]
 800a54e:	701e      	strb	r6, [r3, #0]
 800a550:	6962      	ldr	r2, [r4, #20]
 800a552:	1c43      	adds	r3, r0, #1
 800a554:	429a      	cmp	r2, r3
 800a556:	d004      	beq.n	800a562 <__swbuf_r+0x6e>
 800a558:	89a3      	ldrh	r3, [r4, #12]
 800a55a:	07db      	lsls	r3, r3, #31
 800a55c:	d5e1      	bpl.n	800a522 <__swbuf_r+0x2e>
 800a55e:	2e0a      	cmp	r6, #10
 800a560:	d1df      	bne.n	800a522 <__swbuf_r+0x2e>
 800a562:	4621      	mov	r1, r4
 800a564:	4628      	mov	r0, r5
 800a566:	f7ff fda9 	bl	800a0bc <_fflush_r>
 800a56a:	2800      	cmp	r0, #0
 800a56c:	d0d9      	beq.n	800a522 <__swbuf_r+0x2e>
 800a56e:	e7d6      	b.n	800a51e <__swbuf_r+0x2a>

0800a570 <__swsetup_r>:
 800a570:	b538      	push	{r3, r4, r5, lr}
 800a572:	4b29      	ldr	r3, [pc, #164]	@ (800a618 <__swsetup_r+0xa8>)
 800a574:	4605      	mov	r5, r0
 800a576:	6818      	ldr	r0, [r3, #0]
 800a578:	460c      	mov	r4, r1
 800a57a:	b118      	cbz	r0, 800a584 <__swsetup_r+0x14>
 800a57c:	6a03      	ldr	r3, [r0, #32]
 800a57e:	b90b      	cbnz	r3, 800a584 <__swsetup_r+0x14>
 800a580:	f7fd ff38 	bl	80083f4 <__sinit>
 800a584:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a588:	0719      	lsls	r1, r3, #28
 800a58a:	d422      	bmi.n	800a5d2 <__swsetup_r+0x62>
 800a58c:	06da      	lsls	r2, r3, #27
 800a58e:	d407      	bmi.n	800a5a0 <__swsetup_r+0x30>
 800a590:	2209      	movs	r2, #9
 800a592:	602a      	str	r2, [r5, #0]
 800a594:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a598:	81a3      	strh	r3, [r4, #12]
 800a59a:	f04f 30ff 	mov.w	r0, #4294967295
 800a59e:	e033      	b.n	800a608 <__swsetup_r+0x98>
 800a5a0:	0758      	lsls	r0, r3, #29
 800a5a2:	d512      	bpl.n	800a5ca <__swsetup_r+0x5a>
 800a5a4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a5a6:	b141      	cbz	r1, 800a5ba <__swsetup_r+0x4a>
 800a5a8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a5ac:	4299      	cmp	r1, r3
 800a5ae:	d002      	beq.n	800a5b6 <__swsetup_r+0x46>
 800a5b0:	4628      	mov	r0, r5
 800a5b2:	f7fe ff25 	bl	8009400 <_free_r>
 800a5b6:	2300      	movs	r3, #0
 800a5b8:	6363      	str	r3, [r4, #52]	@ 0x34
 800a5ba:	89a3      	ldrh	r3, [r4, #12]
 800a5bc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a5c0:	81a3      	strh	r3, [r4, #12]
 800a5c2:	2300      	movs	r3, #0
 800a5c4:	6063      	str	r3, [r4, #4]
 800a5c6:	6923      	ldr	r3, [r4, #16]
 800a5c8:	6023      	str	r3, [r4, #0]
 800a5ca:	89a3      	ldrh	r3, [r4, #12]
 800a5cc:	f043 0308 	orr.w	r3, r3, #8
 800a5d0:	81a3      	strh	r3, [r4, #12]
 800a5d2:	6923      	ldr	r3, [r4, #16]
 800a5d4:	b94b      	cbnz	r3, 800a5ea <__swsetup_r+0x7a>
 800a5d6:	89a3      	ldrh	r3, [r4, #12]
 800a5d8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a5dc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a5e0:	d003      	beq.n	800a5ea <__swsetup_r+0x7a>
 800a5e2:	4621      	mov	r1, r4
 800a5e4:	4628      	mov	r0, r5
 800a5e6:	f000 f88b 	bl	800a700 <__smakebuf_r>
 800a5ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a5ee:	f013 0201 	ands.w	r2, r3, #1
 800a5f2:	d00a      	beq.n	800a60a <__swsetup_r+0x9a>
 800a5f4:	2200      	movs	r2, #0
 800a5f6:	60a2      	str	r2, [r4, #8]
 800a5f8:	6962      	ldr	r2, [r4, #20]
 800a5fa:	4252      	negs	r2, r2
 800a5fc:	61a2      	str	r2, [r4, #24]
 800a5fe:	6922      	ldr	r2, [r4, #16]
 800a600:	b942      	cbnz	r2, 800a614 <__swsetup_r+0xa4>
 800a602:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a606:	d1c5      	bne.n	800a594 <__swsetup_r+0x24>
 800a608:	bd38      	pop	{r3, r4, r5, pc}
 800a60a:	0799      	lsls	r1, r3, #30
 800a60c:	bf58      	it	pl
 800a60e:	6962      	ldrpl	r2, [r4, #20]
 800a610:	60a2      	str	r2, [r4, #8]
 800a612:	e7f4      	b.n	800a5fe <__swsetup_r+0x8e>
 800a614:	2000      	movs	r0, #0
 800a616:	e7f7      	b.n	800a608 <__swsetup_r+0x98>
 800a618:	2000067c 	.word	0x2000067c

0800a61c <_raise_r>:
 800a61c:	291f      	cmp	r1, #31
 800a61e:	b538      	push	{r3, r4, r5, lr}
 800a620:	4605      	mov	r5, r0
 800a622:	460c      	mov	r4, r1
 800a624:	d904      	bls.n	800a630 <_raise_r+0x14>
 800a626:	2316      	movs	r3, #22
 800a628:	6003      	str	r3, [r0, #0]
 800a62a:	f04f 30ff 	mov.w	r0, #4294967295
 800a62e:	bd38      	pop	{r3, r4, r5, pc}
 800a630:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800a632:	b112      	cbz	r2, 800a63a <_raise_r+0x1e>
 800a634:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a638:	b94b      	cbnz	r3, 800a64e <_raise_r+0x32>
 800a63a:	4628      	mov	r0, r5
 800a63c:	f000 f830 	bl	800a6a0 <_getpid_r>
 800a640:	4622      	mov	r2, r4
 800a642:	4601      	mov	r1, r0
 800a644:	4628      	mov	r0, r5
 800a646:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a64a:	f000 b817 	b.w	800a67c <_kill_r>
 800a64e:	2b01      	cmp	r3, #1
 800a650:	d00a      	beq.n	800a668 <_raise_r+0x4c>
 800a652:	1c59      	adds	r1, r3, #1
 800a654:	d103      	bne.n	800a65e <_raise_r+0x42>
 800a656:	2316      	movs	r3, #22
 800a658:	6003      	str	r3, [r0, #0]
 800a65a:	2001      	movs	r0, #1
 800a65c:	e7e7      	b.n	800a62e <_raise_r+0x12>
 800a65e:	2100      	movs	r1, #0
 800a660:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800a664:	4620      	mov	r0, r4
 800a666:	4798      	blx	r3
 800a668:	2000      	movs	r0, #0
 800a66a:	e7e0      	b.n	800a62e <_raise_r+0x12>

0800a66c <raise>:
 800a66c:	4b02      	ldr	r3, [pc, #8]	@ (800a678 <raise+0xc>)
 800a66e:	4601      	mov	r1, r0
 800a670:	6818      	ldr	r0, [r3, #0]
 800a672:	f7ff bfd3 	b.w	800a61c <_raise_r>
 800a676:	bf00      	nop
 800a678:	2000067c 	.word	0x2000067c

0800a67c <_kill_r>:
 800a67c:	b538      	push	{r3, r4, r5, lr}
 800a67e:	4d07      	ldr	r5, [pc, #28]	@ (800a69c <_kill_r+0x20>)
 800a680:	2300      	movs	r3, #0
 800a682:	4604      	mov	r4, r0
 800a684:	4608      	mov	r0, r1
 800a686:	4611      	mov	r1, r2
 800a688:	602b      	str	r3, [r5, #0]
 800a68a:	f7f8 fb49 	bl	8002d20 <_kill>
 800a68e:	1c43      	adds	r3, r0, #1
 800a690:	d102      	bne.n	800a698 <_kill_r+0x1c>
 800a692:	682b      	ldr	r3, [r5, #0]
 800a694:	b103      	cbz	r3, 800a698 <_kill_r+0x1c>
 800a696:	6023      	str	r3, [r4, #0]
 800a698:	bd38      	pop	{r3, r4, r5, pc}
 800a69a:	bf00      	nop
 800a69c:	20000c24 	.word	0x20000c24

0800a6a0 <_getpid_r>:
 800a6a0:	f7f8 bb36 	b.w	8002d10 <_getpid>

0800a6a4 <_malloc_usable_size_r>:
 800a6a4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a6a8:	1f18      	subs	r0, r3, #4
 800a6aa:	2b00      	cmp	r3, #0
 800a6ac:	bfbc      	itt	lt
 800a6ae:	580b      	ldrlt	r3, [r1, r0]
 800a6b0:	18c0      	addlt	r0, r0, r3
 800a6b2:	4770      	bx	lr

0800a6b4 <__swhatbuf_r>:
 800a6b4:	b570      	push	{r4, r5, r6, lr}
 800a6b6:	460c      	mov	r4, r1
 800a6b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a6bc:	2900      	cmp	r1, #0
 800a6be:	b096      	sub	sp, #88	@ 0x58
 800a6c0:	4615      	mov	r5, r2
 800a6c2:	461e      	mov	r6, r3
 800a6c4:	da0d      	bge.n	800a6e2 <__swhatbuf_r+0x2e>
 800a6c6:	89a3      	ldrh	r3, [r4, #12]
 800a6c8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a6cc:	f04f 0100 	mov.w	r1, #0
 800a6d0:	bf14      	ite	ne
 800a6d2:	2340      	movne	r3, #64	@ 0x40
 800a6d4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a6d8:	2000      	movs	r0, #0
 800a6da:	6031      	str	r1, [r6, #0]
 800a6dc:	602b      	str	r3, [r5, #0]
 800a6de:	b016      	add	sp, #88	@ 0x58
 800a6e0:	bd70      	pop	{r4, r5, r6, pc}
 800a6e2:	466a      	mov	r2, sp
 800a6e4:	f000 f848 	bl	800a778 <_fstat_r>
 800a6e8:	2800      	cmp	r0, #0
 800a6ea:	dbec      	blt.n	800a6c6 <__swhatbuf_r+0x12>
 800a6ec:	9901      	ldr	r1, [sp, #4]
 800a6ee:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a6f2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a6f6:	4259      	negs	r1, r3
 800a6f8:	4159      	adcs	r1, r3
 800a6fa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a6fe:	e7eb      	b.n	800a6d8 <__swhatbuf_r+0x24>

0800a700 <__smakebuf_r>:
 800a700:	898b      	ldrh	r3, [r1, #12]
 800a702:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a704:	079d      	lsls	r5, r3, #30
 800a706:	4606      	mov	r6, r0
 800a708:	460c      	mov	r4, r1
 800a70a:	d507      	bpl.n	800a71c <__smakebuf_r+0x1c>
 800a70c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a710:	6023      	str	r3, [r4, #0]
 800a712:	6123      	str	r3, [r4, #16]
 800a714:	2301      	movs	r3, #1
 800a716:	6163      	str	r3, [r4, #20]
 800a718:	b003      	add	sp, #12
 800a71a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a71c:	ab01      	add	r3, sp, #4
 800a71e:	466a      	mov	r2, sp
 800a720:	f7ff ffc8 	bl	800a6b4 <__swhatbuf_r>
 800a724:	9f00      	ldr	r7, [sp, #0]
 800a726:	4605      	mov	r5, r0
 800a728:	4639      	mov	r1, r7
 800a72a:	4630      	mov	r0, r6
 800a72c:	f7fe fedc 	bl	80094e8 <_malloc_r>
 800a730:	b948      	cbnz	r0, 800a746 <__smakebuf_r+0x46>
 800a732:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a736:	059a      	lsls	r2, r3, #22
 800a738:	d4ee      	bmi.n	800a718 <__smakebuf_r+0x18>
 800a73a:	f023 0303 	bic.w	r3, r3, #3
 800a73e:	f043 0302 	orr.w	r3, r3, #2
 800a742:	81a3      	strh	r3, [r4, #12]
 800a744:	e7e2      	b.n	800a70c <__smakebuf_r+0xc>
 800a746:	89a3      	ldrh	r3, [r4, #12]
 800a748:	6020      	str	r0, [r4, #0]
 800a74a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a74e:	81a3      	strh	r3, [r4, #12]
 800a750:	9b01      	ldr	r3, [sp, #4]
 800a752:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a756:	b15b      	cbz	r3, 800a770 <__smakebuf_r+0x70>
 800a758:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a75c:	4630      	mov	r0, r6
 800a75e:	f000 f81d 	bl	800a79c <_isatty_r>
 800a762:	b128      	cbz	r0, 800a770 <__smakebuf_r+0x70>
 800a764:	89a3      	ldrh	r3, [r4, #12]
 800a766:	f023 0303 	bic.w	r3, r3, #3
 800a76a:	f043 0301 	orr.w	r3, r3, #1
 800a76e:	81a3      	strh	r3, [r4, #12]
 800a770:	89a3      	ldrh	r3, [r4, #12]
 800a772:	431d      	orrs	r5, r3
 800a774:	81a5      	strh	r5, [r4, #12]
 800a776:	e7cf      	b.n	800a718 <__smakebuf_r+0x18>

0800a778 <_fstat_r>:
 800a778:	b538      	push	{r3, r4, r5, lr}
 800a77a:	4d07      	ldr	r5, [pc, #28]	@ (800a798 <_fstat_r+0x20>)
 800a77c:	2300      	movs	r3, #0
 800a77e:	4604      	mov	r4, r0
 800a780:	4608      	mov	r0, r1
 800a782:	4611      	mov	r1, r2
 800a784:	602b      	str	r3, [r5, #0]
 800a786:	f7f8 fb2b 	bl	8002de0 <_fstat>
 800a78a:	1c43      	adds	r3, r0, #1
 800a78c:	d102      	bne.n	800a794 <_fstat_r+0x1c>
 800a78e:	682b      	ldr	r3, [r5, #0]
 800a790:	b103      	cbz	r3, 800a794 <_fstat_r+0x1c>
 800a792:	6023      	str	r3, [r4, #0]
 800a794:	bd38      	pop	{r3, r4, r5, pc}
 800a796:	bf00      	nop
 800a798:	20000c24 	.word	0x20000c24

0800a79c <_isatty_r>:
 800a79c:	b538      	push	{r3, r4, r5, lr}
 800a79e:	4d06      	ldr	r5, [pc, #24]	@ (800a7b8 <_isatty_r+0x1c>)
 800a7a0:	2300      	movs	r3, #0
 800a7a2:	4604      	mov	r4, r0
 800a7a4:	4608      	mov	r0, r1
 800a7a6:	602b      	str	r3, [r5, #0]
 800a7a8:	f7f8 fb2a 	bl	8002e00 <_isatty>
 800a7ac:	1c43      	adds	r3, r0, #1
 800a7ae:	d102      	bne.n	800a7b6 <_isatty_r+0x1a>
 800a7b0:	682b      	ldr	r3, [r5, #0]
 800a7b2:	b103      	cbz	r3, 800a7b6 <_isatty_r+0x1a>
 800a7b4:	6023      	str	r3, [r4, #0]
 800a7b6:	bd38      	pop	{r3, r4, r5, pc}
 800a7b8:	20000c24 	.word	0x20000c24

0800a7bc <_init>:
 800a7bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a7be:	bf00      	nop
 800a7c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a7c2:	bc08      	pop	{r3}
 800a7c4:	469e      	mov	lr, r3
 800a7c6:	4770      	bx	lr

0800a7c8 <_fini>:
 800a7c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a7ca:	bf00      	nop
 800a7cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a7ce:	bc08      	pop	{r3}
 800a7d0:	469e      	mov	lr, r3
 800a7d2:	4770      	bx	lr
