// Seed: 732814992
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  assign id_2 = id_2;
endmodule
module module_1 #(
    parameter id_0 = 32'd54,
    parameter id_2 = 32'd10,
    parameter id_6 = 32'd14,
    parameter id_8 = 32'd78
) (
    input wand _id_0,
    input supply0 id_1,
    input supply0 _id_2,
    input supply1 id_3
    , _id_8,
    input tri1 id_4,
    input tri id_5,
    input tri1 _id_6
);
  uwire [1 : id_8] id_9;
  wand id_10 = (1) == id_1;
  logic [id_6 : id_0] id_11;
  logic [id_2  &&  id_6 : 1] id_12;
  ;
  logic id_13 = -id_0;
  assign id_9 = (-1);
  wire [-1 : -1 'b0] id_14;
  logic id_15 = id_10 - id_15;
  module_0 modCall_1 (
      id_12,
      id_13
  );
endmodule
