// Seed: 963958373
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input id_4;
  output id_3;
  output id_2;
  inout id_1;
  type_5(
      id_2, id_4, id_4
  ); type_6(
      (id_3) ^ id_1, id_1, 1
  );
  assign id_3 = id_1;
  logic id_4;
  assign id_1 = id_4;
endmodule
