<stg><name>toCubieCube</name>


<trans_list>

<trans id="226" from="1" to="2">
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="2" to="2">
<condition id="86">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="2" to="3">
<condition id="88">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="3" to="3">
<condition id="90">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="3" to="4">
<condition id="92">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="4" to="5">
<condition id="94">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="4" to="14">
<condition id="118">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="5" to="6">
<condition id="96">
<or_exp><and_exp><literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="5" to="7">
<condition id="95">
<or_exp><and_exp><literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="6" to="7">
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="7" to="5">
<condition id="101">
<or_exp><and_exp><literal name="tmp_21" val="0"/>
<literal name="tmp_49" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="7" to="8">
<condition id="99">
<or_exp><and_exp><literal name="tmp_21" val="1"/>
</and_exp><and_exp><literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="8" to="9">
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="9" to="10">
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="10" to="11">
<condition id="106">
<or_exp><and_exp><literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="10" to="13">
<condition id="114">
<or_exp><and_exp><literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="11" to="12">
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="12" to="13">
<condition id="110">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="12" to="10">
<condition id="112">
<or_exp><and_exp><literal name="tmp_44" val="0"/>
</and_exp><and_exp><literal name="tmp_47" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="13" to="4">
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="14" to="15">
<condition id="119">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="15" to="16">
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="16" to="17">
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="17" to="18">
<condition id="124">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="17" to="21">
<condition id="137">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="18" to="19">
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="19" to="20">
<condition id="129">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp><and_exp><literal name="tmp_40" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="19" to="22">
<condition id="128">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
<literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="20" to="17">
<condition id="133">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="20" to="21">
<condition id="131">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="21" to="14">
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="22" to="21">
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %i = phi i4 [ 0, %0 ], [ %i_8, %2 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond1 = icmp eq i4 %i, -8

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %i_8 = add i4 %i, 1

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond1, label %.preheader19.preheader, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="4">
<![CDATA[
:0  %tmp = zext i4 %i to i64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %ccRet_cp_0_addr = getelementptr [8 x i3]* @ccRet_cp_0, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="ccRet_cp_0_addr"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  store i3 0, i3* %ccRet_cp_0_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
.preheader19.preheader:0  br label %.preheader19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader19:0  %i_1 = phi i4 [ %i_9, %3 ], [ 0, %.preheader19.preheader ]

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader19:1  %exitcond9 = icmp eq i4 %i_1, -4

]]></Node>
<StgValue><ssdm name="exitcond9"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader19:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader19:3  %i_9 = add i4 %i_1, 1

]]></Node>
<StgValue><ssdm name="i_9"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader19:4  br i1 %exitcond9, label %.preheader18.preheader, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="4">
<![CDATA[
:0  %tmp_s = zext i4 %i_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %ccRet_ep_0_addr = getelementptr [12 x i4]* @ccRet_ep_0, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="ccRet_ep_0_addr"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  store i4 0, i4* %ccRet_ep_0_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.preheader19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
.preheader18.preheader:0  br label %.preheader18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader18:0  %i_2 = phi i4 [ %i_10, %.loopexit1 ], [ 0, %.preheader18.preheader ]

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader18:1  %exitcond8 = icmp eq i4 %i_2, -8

]]></Node>
<StgValue><ssdm name="exitcond8"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader18:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader18:3  %i_10 = add i4 %i_2, 1

]]></Node>
<StgValue><ssdm name="i_10"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader18:4  br i1 %exitcond8, label %.preheader13.preheader, label %.preheader15.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="4">
<![CDATA[
.preheader15.preheader:0  %tmp_20 = zext i4 %i_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="6" op_0_bw="4">
<![CDATA[
.preheader15.preheader:1  %tmp_20_cast = zext i4 %i_2 to i6

]]></Node>
<StgValue><ssdm name="tmp_20_cast"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
.preheader15.preheader:2  %tmp_30 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %i_2, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader15.preheader:3  %tmp_31 = sub i6 %tmp_30, %tmp_20_cast

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
.preheader15.preheader:4  br label %.preheader15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0">
<![CDATA[
.preheader13.preheader:0  br label %.preheader13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader15:0  %ori = phi i2 [ 0, %.preheader15.preheader ], [ %ori_1, %4 ]

]]></Node>
<StgValue><ssdm name="ori"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader15:1  %tmp_21 = icmp eq i2 %ori, -1

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader15:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 3, i64 2)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader15:3  %ori_1 = add i2 %ori, 1

]]></Node>
<StgValue><ssdm name="ori_1"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader15:4  br i1 %tmp_21, label %.loopexit2, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="6" op_0_bw="2">
<![CDATA[
:0  %tmp_26_cast = zext i2 %ori to i6

]]></Node>
<StgValue><ssdm name="tmp_26_cast"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %tmp_34 = add i6 %tmp_31, %tmp_26_cast

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="6">
<![CDATA[
:2  %tmp_50_cast = sext i6 %tmp_34 to i64

]]></Node>
<StgValue><ssdm name="tmp_50_cast"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="5" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %cornerFacelet_addr = getelementptr [24 x i6]* @cornerFacelet, i64 0, i64 %tmp_50_cast

]]></Node>
<StgValue><ssdm name="cornerFacelet_addr"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="6" op_0_bw="5">
<![CDATA[
:4  %cornerFacelet_load = load i6* %cornerFacelet_addr, align 1

]]></Node>
<StgValue><ssdm name="cornerFacelet_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="65" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="6" op_0_bw="5">
<![CDATA[
:4  %cornerFacelet_load = load i6* %cornerFacelet_addr, align 1

]]></Node>
<StgValue><ssdm name="cornerFacelet_load"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="6">
<![CDATA[
:5  %tmp_27 = zext i6 %cornerFacelet_load to i64

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %facecube_0_f_addr_2 = getelementptr [54 x i3]* %facecube_0_f, i64 0, i64 %tmp_27

]]></Node>
<StgValue><ssdm name="facecube_0_f_addr_2"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="3" op_0_bw="6">
<![CDATA[
:7  %facecube_0_f_load_2 = load i3* %facecube_0_f_addr_2, align 1

]]></Node>
<StgValue><ssdm name="facecube_0_f_load_2"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="69" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="3" op_0_bw="6">
<![CDATA[
:7  %facecube_0_f_load_2 = load i3* %facecube_0_f_addr_2, align 1

]]></Node>
<StgValue><ssdm name="facecube_0_f_load_2"/></StgValue>
</operation>

<operation id="70" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:8  %tmp_39 = icmp eq i3 %facecube_0_f_load_2, 3

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="71" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:9  %tmp_48 = icmp eq i3 %facecube_0_f_load_2, 0

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="72" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10  %tmp_49 = or i1 %tmp_48, %tmp_39

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="73" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:11  br i1 %tmp_49, label %.loopexit2, label %.preheader15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="tmp_21" val="1"/>
</and_exp><and_exp><literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="3" op_0_bw="2">
<![CDATA[
.loopexit2:0  %tmp_32_cast = zext i2 %ori to i3

]]></Node>
<StgValue><ssdm name="tmp_32_cast"/></StgValue>
</operation>

<operation id="75" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="tmp_21" val="1"/>
</and_exp><and_exp><literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit2:1  %tmp_29 = add i3 %tmp_32_cast, 1

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="76" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="tmp_21" val="1"/>
</and_exp><and_exp><literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit2:2  %tmp_35 = icmp ult i3 %tmp_29, 3

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="77" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="tmp_21" val="1"/>
</and_exp><and_exp><literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit2:3  %tmp_50 = xor i2 %ori, -2

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="78" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="tmp_21" val="1"/>
</and_exp><and_exp><literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="3" op_0_bw="2">
<![CDATA[
.loopexit2:4  %tmp_52_cast = sext i2 %tmp_50 to i3

]]></Node>
<StgValue><ssdm name="tmp_52_cast"/></StgValue>
</operation>

<operation id="79" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="tmp_21" val="1"/>
</and_exp><and_exp><literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.loopexit2:5  %tmp_51 = select i1 %tmp_35, i3 %tmp_29, i3 %tmp_52_cast

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="80" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="tmp_21" val="1"/>
</and_exp><and_exp><literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="6" op_0_bw="3">
<![CDATA[
.loopexit2:6  %tmp_31_cast = zext i3 %tmp_51 to i6

]]></Node>
<StgValue><ssdm name="tmp_31_cast"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="tmp_21" val="1"/>
</and_exp><and_exp><literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit2:7  %tmp_52 = add i6 %tmp_31_cast, %tmp_31

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="82" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="tmp_21" val="1"/>
</and_exp><and_exp><literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="6">
<![CDATA[
.loopexit2:8  %tmp_53_cast = sext i6 %tmp_52 to i64

]]></Node>
<StgValue><ssdm name="tmp_53_cast"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="tmp_21" val="1"/>
</and_exp><and_exp><literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="5" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit2:9  %cornerFacelet_addr_1 = getelementptr [24 x i6]* @cornerFacelet, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="cornerFacelet_addr_1"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="tmp_21" val="1"/>
</and_exp><and_exp><literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="6" op_0_bw="5">
<![CDATA[
.loopexit2:10  %cornerFacelet_load_1 = load i6* %cornerFacelet_addr_1, align 1

]]></Node>
<StgValue><ssdm name="cornerFacelet_load_1"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="tmp_21" val="1"/>
</and_exp><and_exp><literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit2:14  %tmp_33 = add i3 %tmp_32_cast, 2

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="tmp_21" val="1"/>
</and_exp><and_exp><literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit2:15  %tmp_53 = icmp ult i3 %tmp_33, 3

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="tmp_21" val="1"/>
</and_exp><and_exp><literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit2:16  %tmp_54 = add i3 %tmp_32_cast, -1

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="tmp_21" val="1"/>
</and_exp><and_exp><literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.loopexit2:17  %tmp_55 = select i1 %tmp_53, i3 %tmp_33, i3 %tmp_54

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="tmp_21" val="1"/>
</and_exp><and_exp><literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="6" op_0_bw="3">
<![CDATA[
.loopexit2:18  %tmp_35_cast = zext i3 %tmp_55 to i6

]]></Node>
<StgValue><ssdm name="tmp_35_cast"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="tmp_21" val="1"/>
</and_exp><and_exp><literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit2:19  %tmp_56 = add i6 %tmp_35_cast, %tmp_31

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="tmp_21" val="1"/>
</and_exp><and_exp><literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="6">
<![CDATA[
.loopexit2:20  %tmp_56_cast = sext i6 %tmp_56 to i64

]]></Node>
<StgValue><ssdm name="tmp_56_cast"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="tmp_21" val="1"/>
</and_exp><and_exp><literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="5" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit2:21  %cornerFacelet_addr_2 = getelementptr [24 x i6]* @cornerFacelet, i64 0, i64 %tmp_56_cast

]]></Node>
<StgValue><ssdm name="cornerFacelet_addr_2"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="tmp_21" val="1"/>
</and_exp><and_exp><literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="6" op_0_bw="5">
<![CDATA[
.loopexit2:22  %cornerFacelet_load_2 = load i6* %cornerFacelet_addr_2, align 1

]]></Node>
<StgValue><ssdm name="cornerFacelet_load_2"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="94" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="6" op_0_bw="5">
<![CDATA[
.loopexit2:10  %cornerFacelet_load_1 = load i6* %cornerFacelet_addr_1, align 1

]]></Node>
<StgValue><ssdm name="cornerFacelet_load_1"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="6">
<![CDATA[
.loopexit2:11  %tmp_32 = zext i6 %cornerFacelet_load_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit2:12  %facecube_0_f_addr_3 = getelementptr [54 x i3]* %facecube_0_f, i64 0, i64 %tmp_32

]]></Node>
<StgValue><ssdm name="facecube_0_f_addr_3"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="3" op_0_bw="6">
<![CDATA[
.loopexit2:13  %col1 = load i3* %facecube_0_f_addr_3, align 1

]]></Node>
<StgValue><ssdm name="col1"/></StgValue>
</operation>

<operation id="98" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="6" op_0_bw="5">
<![CDATA[
.loopexit2:22  %cornerFacelet_load_2 = load i6* %cornerFacelet_addr_2, align 1

]]></Node>
<StgValue><ssdm name="cornerFacelet_load_2"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="6">
<![CDATA[
.loopexit2:23  %tmp_38 = zext i6 %cornerFacelet_load_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit2:24  %facecube_0_f_addr_4 = getelementptr [54 x i3]* %facecube_0_f, i64 0, i64 %tmp_38

]]></Node>
<StgValue><ssdm name="facecube_0_f_addr_4"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="3" op_0_bw="6">
<![CDATA[
.loopexit2:25  %col2 = load i3* %facecube_0_f_addr_4, align 1

]]></Node>
<StgValue><ssdm name="col2"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="102" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="3" op_0_bw="6">
<![CDATA[
.loopexit2:13  %col1 = load i3* %facecube_0_f_addr_3, align 1

]]></Node>
<StgValue><ssdm name="col1"/></StgValue>
</operation>

<operation id="103" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="3" op_0_bw="6">
<![CDATA[
.loopexit2:25  %col2 = load i3* %facecube_0_f_addr_4, align 1

]]></Node>
<StgValue><ssdm name="col2"/></StgValue>
</operation>

<operation id="104" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
.loopexit2:26  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="105" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %in_assign = phi i4 [ 0, %.loopexit2 ], [ %j_2, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="in_assign"/></StgValue>
</operation>

<operation id="106" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
:1  %tmp_58 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %in_assign, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="107" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 8, i64 4)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %j_2 = add i4 %in_assign, 1

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="109" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_58, label %.loopexit1.loopexit, label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="4">
<![CDATA[
:0  %tmp_43 = zext i4 %in_assign to i64

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="111" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %cornerColor_1_addr = getelementptr [8 x i3]* @cornerColor_1, i64 0, i64 %tmp_43

]]></Node>
<StgValue><ssdm name="cornerColor_1_addr"/></StgValue>
</operation>

<operation id="112" st_id="10" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="3" op_0_bw="3">
<![CDATA[
:2  %cornerColor_1_load = load i3* %cornerColor_1_addr, align 1

]]></Node>
<StgValue><ssdm name="cornerColor_1_load"/></StgValue>
</operation>

<operation id="113" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1.loopexit:0  br label %.loopexit1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="114" st_id="11" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="3" op_0_bw="3">
<![CDATA[
:2  %cornerColor_1_load = load i3* %cornerColor_1_addr, align 1

]]></Node>
<StgValue><ssdm name="cornerColor_1_load"/></StgValue>
</operation>

<operation id="115" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %tmp_44 = icmp eq i3 %col1, %cornerColor_1_load

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="116" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_44, label %7, label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="117" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %cornerColor_2_addr = getelementptr [8 x i3]* @cornerColor_2, i64 0, i64 %tmp_43

]]></Node>
<StgValue><ssdm name="cornerColor_2_addr"/></StgValue>
</operation>

<operation id="118" st_id="11" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="3" op_0_bw="3">
<![CDATA[
:1  %cornerColor_2_load = load i3* %cornerColor_2_addr, align 1

]]></Node>
<StgValue><ssdm name="cornerColor_2_load"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="119" st_id="12" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="3" op_0_bw="3">
<![CDATA[
:1  %cornerColor_2_load = load i3* %cornerColor_2_addr, align 1

]]></Node>
<StgValue><ssdm name="cornerColor_2_load"/></StgValue>
</operation>

<operation id="120" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %tmp_47 = icmp eq i3 %col2, %cornerColor_2_load

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="121" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_47, label %_ifconv, label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="122" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="tmp_44" val="0"/>
</and_exp><and_exp><literal name="tmp_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:0  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="123" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:0  %tmp_i = icmp eq i4 %in_assign, 0

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="124" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:1  %tmp_i_29 = icmp eq i4 %in_assign, 1

]]></Node>
<StgValue><ssdm name="tmp_i_29"/></StgValue>
</operation>

<operation id="125" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:2  %tmp_297_i = icmp eq i4 %in_assign, 2

]]></Node>
<StgValue><ssdm name="tmp_297_i"/></StgValue>
</operation>

<operation id="126" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:3  %tmp_298_i = icmp eq i4 %in_assign, 3

]]></Node>
<StgValue><ssdm name="tmp_298_i"/></StgValue>
</operation>

<operation id="127" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:4  %tmp_299_i = icmp eq i4 %in_assign, 4

]]></Node>
<StgValue><ssdm name="tmp_299_i"/></StgValue>
</operation>

<operation id="128" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:5  %tmp_300_i = icmp eq i4 %in_assign, 5

]]></Node>
<StgValue><ssdm name="tmp_300_i"/></StgValue>
</operation>

<operation id="129" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:6  %tmp_301_i = icmp eq i4 %in_assign, 6

]]></Node>
<StgValue><ssdm name="tmp_301_i"/></StgValue>
</operation>

<operation id="130" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:7  %sel_tmp1 = xor i1 %tmp_i, true

]]></Node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="131" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:8  %sel_tmp2 = and i1 %tmp_i_29, %sel_tmp1

]]></Node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="132" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="2" op_0_bw="1">
<![CDATA[
_ifconv:9  %sel_tmp = zext i1 %sel_tmp2 to i2

]]></Node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="133" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:10  %tmp_17 = or i1 %sel_tmp2, %tmp_i

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="134" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ifconv:11  %sel_tmp3 = select i1 %tmp_17, i2 %sel_tmp, i2 -2

]]></Node>
<StgValue><ssdm name="sel_tmp3"/></StgValue>
</operation>

<operation id="135" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="3" op_0_bw="2">
<![CDATA[
_ifconv:12  %sel_tmp3_cast = sext i2 %sel_tmp3 to i3

]]></Node>
<StgValue><ssdm name="sel_tmp3_cast"/></StgValue>
</operation>

<operation id="136" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:13  %sel_tmp6_demorgan = or i1 %tmp_i, %tmp_i_29

]]></Node>
<StgValue><ssdm name="sel_tmp6_demorgan"/></StgValue>
</operation>

<operation id="137" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:14  %sel_tmp6 = xor i1 %sel_tmp6_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp6"/></StgValue>
</operation>

<operation id="138" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:15  %sel_tmp7 = and i1 %tmp_297_i, %sel_tmp6

]]></Node>
<StgValue><ssdm name="sel_tmp7"/></StgValue>
</operation>

<operation id="139" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:16  %sel_tmp13_demorgan = or i1 %sel_tmp6_demorgan, %tmp_297_i

]]></Node>
<StgValue><ssdm name="sel_tmp13_demorgan"/></StgValue>
</operation>

<operation id="140" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:17  %sel_tmp4 = xor i1 %sel_tmp13_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp4"/></StgValue>
</operation>

<operation id="141" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:18  %sel_tmp5 = and i1 %tmp_298_i, %sel_tmp4

]]></Node>
<StgValue><ssdm name="sel_tmp5"/></StgValue>
</operation>

<operation id="142" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ifconv:19  %sel_tmp8_cast = select i1 %sel_tmp5, i3 3, i3 2

]]></Node>
<StgValue><ssdm name="sel_tmp8_cast"/></StgValue>
</operation>

<operation id="143" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:20  %tmp_18 = or i1 %sel_tmp5, %sel_tmp7

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="144" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ifconv:21  %sel_tmp9 = select i1 %tmp_18, i3 %sel_tmp8_cast, i3 %sel_tmp3_cast

]]></Node>
<StgValue><ssdm name="sel_tmp9"/></StgValue>
</operation>

<operation id="145" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:22  %sel_tmp22_demorgan = or i1 %sel_tmp13_demorgan, %tmp_298_i

]]></Node>
<StgValue><ssdm name="sel_tmp22_demorgan"/></StgValue>
</operation>

<operation id="146" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:23  %sel_tmp8 = xor i1 %sel_tmp22_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp8"/></StgValue>
</operation>

<operation id="147" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:24  %sel_tmp10 = and i1 %tmp_299_i, %sel_tmp8

]]></Node>
<StgValue><ssdm name="sel_tmp10"/></StgValue>
</operation>

<operation id="148" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:25  %sel_tmp33_demorgan = or i1 %sel_tmp22_demorgan, %tmp_299_i

]]></Node>
<StgValue><ssdm name="sel_tmp33_demorgan"/></StgValue>
</operation>

<operation id="149" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:26  %sel_tmp11 = xor i1 %sel_tmp33_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp11"/></StgValue>
</operation>

<operation id="150" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:27  %sel_tmp12 = and i1 %tmp_300_i, %sel_tmp11

]]></Node>
<StgValue><ssdm name="sel_tmp12"/></StgValue>
</operation>

<operation id="151" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ifconv:28  %sel_tmp13 = select i1 %sel_tmp12, i3 -3, i3 -4

]]></Node>
<StgValue><ssdm name="sel_tmp13"/></StgValue>
</operation>

<operation id="152" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:29  %tmp_19 = or i1 %sel_tmp12, %sel_tmp10

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="153" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ifconv:30  %p_0_i = select i1 %tmp_19, i3 %sel_tmp13, i3 %sel_tmp9

]]></Node>
<StgValue><ssdm name="p_0_i"/></StgValue>
</operation>

<operation id="154" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:31  %tmp20 = or i1 %tmp_300_i, %tmp_301_i

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="155" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:32  %sel_tmp14 = or i1 %tmp20, %sel_tmp33_demorgan

]]></Node>
<StgValue><ssdm name="sel_tmp14"/></StgValue>
</operation>

<operation id="156" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ifconv:33  %merge_i = select i1 %sel_tmp14, i3 %p_0_i, i3 -1

]]></Node>
<StgValue><ssdm name="merge_i"/></StgValue>
</operation>

<operation id="157" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:36  %tmp_57 = icmp ne i2 %ori, -1

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="158" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ifconv:37  %tmp_25 = select i1 %tmp_57, i2 %ori, i2 %ori_1

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="159" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="3" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:38  %ccRet_co_0_addr = getelementptr [8 x i2]* @ccRet_co_0, i64 0, i64 %tmp_20

]]></Node>
<StgValue><ssdm name="ccRet_co_0_addr"/></StgValue>
</operation>

<operation id="160" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="2" op_1_bw="3">
<![CDATA[
_ifconv:39  store i2 %tmp_25, i2* %ccRet_co_0_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="161" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:34  %ccRet_cp_0_addr_1 = getelementptr [8 x i3]* @ccRet_cp_0, i64 0, i64 %tmp_20

]]></Node>
<StgValue><ssdm name="ccRet_cp_0_addr_1"/></StgValue>
</operation>

<operation id="162" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:35  store i3 %merge_i, i3* %ccRet_cp_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="163" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:40  br label %.loopexit1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="164" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1:0  br label %.preheader18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="165" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader13:0  %i_3 = phi i4 [ %i_4, %.loopexit ], [ 0, %.preheader13.preheader ]

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="166" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader13:1  %exitcond = icmp eq i4 %i_3, -4

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="167" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader13:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="168" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader13:3  %i_4 = add i4 %i_3, 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="169" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader13:4  br i1 %exitcond, label %12, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="170" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="4">
<![CDATA[
.preheader.preheader:0  %tmp_22 = zext i4 %i_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="171" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="4" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1  %edgeFacelet_0_addr = getelementptr [12 x i6]* @edgeFacelet_0, i64 0, i64 %tmp_22

]]></Node>
<StgValue><ssdm name="edgeFacelet_0_addr"/></StgValue>
</operation>

<operation id="172" st_id="14" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="6" op_0_bw="4">
<![CDATA[
.preheader.preheader:2  %edgeFacelet_0_load = load i6* %edgeFacelet_0_addr, align 2

]]></Node>
<StgValue><ssdm name="edgeFacelet_0_load"/></StgValue>
</operation>

<operation id="173" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="4" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:6  %edgeFacelet_1_addr = getelementptr [12 x i6]* @edgeFacelet_1, i64 0, i64 %tmp_22

]]></Node>
<StgValue><ssdm name="edgeFacelet_1_addr"/></StgValue>
</operation>

<operation id="174" st_id="14" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="6" op_0_bw="4">
<![CDATA[
.preheader.preheader:7  %edgeFacelet_1_load = load i6* %edgeFacelet_1_addr, align 1

]]></Node>
<StgValue><ssdm name="edgeFacelet_1_load"/></StgValue>
</operation>

<operation id="175" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="176" st_id="15" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="6" op_0_bw="4">
<![CDATA[
.preheader.preheader:2  %edgeFacelet_0_load = load i6* %edgeFacelet_0_addr, align 2

]]></Node>
<StgValue><ssdm name="edgeFacelet_0_load"/></StgValue>
</operation>

<operation id="177" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader:3  %tmp_23 = zext i6 %edgeFacelet_0_load to i64

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="178" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:4  %facecube_0_f_addr = getelementptr [54 x i3]* %facecube_0_f, i64 0, i64 %tmp_23

]]></Node>
<StgValue><ssdm name="facecube_0_f_addr"/></StgValue>
</operation>

<operation id="179" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="3" op_0_bw="6">
<![CDATA[
.preheader.preheader:5  %facecube_0_f_load = load i3* %facecube_0_f_addr, align 1

]]></Node>
<StgValue><ssdm name="facecube_0_f_load"/></StgValue>
</operation>

<operation id="180" st_id="15" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="6" op_0_bw="4">
<![CDATA[
.preheader.preheader:7  %edgeFacelet_1_load = load i6* %edgeFacelet_1_addr, align 1

]]></Node>
<StgValue><ssdm name="edgeFacelet_1_load"/></StgValue>
</operation>

<operation id="181" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader:8  %tmp_24 = zext i6 %edgeFacelet_1_load to i64

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="182" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:9  %facecube_0_f_addr_1 = getelementptr [54 x i3]* %facecube_0_f, i64 0, i64 %tmp_24

]]></Node>
<StgValue><ssdm name="facecube_0_f_addr_1"/></StgValue>
</operation>

<operation id="183" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="3" op_0_bw="6">
<![CDATA[
.preheader.preheader:10  %facecube_0_f_load_1 = load i3* %facecube_0_f_addr_1, align 1

]]></Node>
<StgValue><ssdm name="facecube_0_f_load_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="184" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="3" op_0_bw="6">
<![CDATA[
.preheader.preheader:5  %facecube_0_f_load = load i3* %facecube_0_f_addr, align 1

]]></Node>
<StgValue><ssdm name="facecube_0_f_load"/></StgValue>
</operation>

<operation id="185" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="3" op_0_bw="6">
<![CDATA[
.preheader.preheader:10  %facecube_0_f_load_1 = load i3* %facecube_0_f_addr_1, align 1

]]></Node>
<StgValue><ssdm name="facecube_0_f_load_1"/></StgValue>
</operation>

<operation id="186" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:11  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="187" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader:0  %j_1 = phi i4 [ 0, %.preheader.preheader ], [ %j, %._crit_edge9 ]

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="188" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:1  %tmp_28 = icmp ult i4 %j_1, -4

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="189" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 12, i64 6)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="190" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:3  %j = add i4 %j_1, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="191" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %tmp_28, label %8, label %.loopexit.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="192" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="4">
<![CDATA[
:0  %tmp_36 = zext i4 %j_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="193" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %edgeColor_0_addr = getelementptr [12 x i3]* @edgeColor_0, i64 0, i64 %tmp_36

]]></Node>
<StgValue><ssdm name="edgeColor_0_addr"/></StgValue>
</operation>

<operation id="194" st_id="17" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="3" op_0_bw="4">
<![CDATA[
:2  %edgeColor_0_load = load i3* %edgeColor_0_addr, align 2

]]></Node>
<StgValue><ssdm name="edgeColor_0_load"/></StgValue>
</operation>

<operation id="195" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="196" st_id="18" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="3" op_0_bw="4">
<![CDATA[
:2  %edgeColor_0_load = load i3* %edgeColor_0_addr, align 2

]]></Node>
<StgValue><ssdm name="edgeColor_0_load"/></StgValue>
</operation>

<operation id="197" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %tmp_37 = icmp eq i3 %facecube_0_f_load, %edgeColor_0_load

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="198" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_37, label %9, label %._crit_edge9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="199" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %edgeColor_1_addr = getelementptr [12 x i3]* @edgeColor_1, i64 0, i64 %tmp_36

]]></Node>
<StgValue><ssdm name="edgeColor_1_addr"/></StgValue>
</operation>

<operation id="200" st_id="18" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="3" op_0_bw="4">
<![CDATA[
:1  %edgeColor_1_load = load i3* %edgeColor_1_addr, align 1

]]></Node>
<StgValue><ssdm name="edgeColor_1_load"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="201" st_id="19" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="3" op_0_bw="4">
<![CDATA[
:1  %edgeColor_1_load = load i3* %edgeColor_1_addr, align 1

]]></Node>
<StgValue><ssdm name="edgeColor_1_load"/></StgValue>
</operation>

<operation id="202" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %tmp_40 = icmp eq i3 %facecube_0_f_load_1, %edgeColor_1_load

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="203" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_40, label %10, label %._crit_edge9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="204" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp><and_exp><literal name="tmp_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge9:0  %edgeColor_1_addr_1 = getelementptr [12 x i3]* @edgeColor_1, i64 0, i64 %tmp_36

]]></Node>
<StgValue><ssdm name="edgeColor_1_addr_1"/></StgValue>
</operation>

<operation id="205" st_id="19" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp><and_exp><literal name="tmp_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="3" op_0_bw="4">
<![CDATA[
._crit_edge9:1  %edgeColor_1_load_1 = load i3* %edgeColor_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="edgeColor_1_load_1"/></StgValue>
</operation>

<operation id="206" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp><and_exp><literal name="tmp_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge9:3  %tmp_42 = icmp eq i3 %facecube_0_f_load_1, %edgeColor_0_load

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="207" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
<literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %tmp_45 = call fastcc zeroext i4 @convert_edge(i4 %j_1)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="208" st_id="20" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="3" op_0_bw="4">
<![CDATA[
._crit_edge9:1  %edgeColor_1_load_1 = load i3* %edgeColor_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="edgeColor_1_load_1"/></StgValue>
</operation>

<operation id="209" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge9:2  %tmp_41 = icmp eq i3 %facecube_0_f_load, %edgeColor_1_load_1

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="210" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge9:4  %or_cond = and i1 %tmp_41, %tmp_42

]]></Node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="211" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge9:5  br i1 %or_cond, label %11, label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="212" st_id="20" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %tmp_46 = call fastcc zeroext i4 @convert_edge(i4 %j_1)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="213" st_id="21" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
<literal name="tmp_37" val="0"/>
</and_exp><and_exp><literal name="tmp_28" val="1"/>
<literal name="tmp_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %tmp_46 = call fastcc zeroext i4 @convert_edge(i4 %j_1)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="214" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
<literal name="tmp_37" val="0"/>
</and_exp><and_exp><literal name="tmp_28" val="1"/>
<literal name="tmp_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %ccRet_ep_0_addr_2 = getelementptr [12 x i4]* @ccRet_ep_0, i64 0, i64 %tmp_22

]]></Node>
<StgValue><ssdm name="ccRet_ep_0_addr_2"/></StgValue>
</operation>

<operation id="215" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
<literal name="tmp_37" val="0"/>
</and_exp><and_exp><literal name="tmp_28" val="1"/>
<literal name="tmp_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  store i4 %tmp_46, i4* %ccRet_ep_0_addr_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="216" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
<literal name="tmp_37" val="0"/>
</and_exp><and_exp><literal name="tmp_28" val="1"/>
<literal name="tmp_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %ccRet_eo_0_addr_1 = getelementptr [12 x i1]* @ccRet_eo_0, i64 0, i64 %tmp_22

]]></Node>
<StgValue><ssdm name="ccRet_eo_0_addr_1"/></StgValue>
</operation>

<operation id="217" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
<literal name="tmp_37" val="0"/>
</and_exp><and_exp><literal name="tmp_28" val="1"/>
<literal name="tmp_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="1" op_1_bw="4">
<![CDATA[
:4  store i1 true, i1* %ccRet_eo_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="218" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
<literal name="tmp_37" val="0"/>
</and_exp><and_exp><literal name="tmp_28" val="1"/>
<literal name="tmp_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="219" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:0  br label %.preheader13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="220" st_id="22" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %tmp_45 = call fastcc zeroext i4 @convert_edge(i4 %j_1)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="221" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %ccRet_ep_0_addr_1 = getelementptr [12 x i4]* @ccRet_ep_0, i64 0, i64 %tmp_22

]]></Node>
<StgValue><ssdm name="ccRet_ep_0_addr_1"/></StgValue>
</operation>

<operation id="222" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  store i4 %tmp_45, i4* %ccRet_ep_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="223" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %ccRet_eo_0_addr = getelementptr [12 x i1]* @ccRet_eo_0, i64 0, i64 %tmp_22

]]></Node>
<StgValue><ssdm name="ccRet_eo_0_addr"/></StgValue>
</operation>

<operation id="224" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="1" op_1_bw="4">
<![CDATA[
:4  store i1 false, i1* %ccRet_eo_0_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="225" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
