# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../xadc-test.gen/sources_1/ip/xadc_wiz_0/xadc_wiz_0.v" \
"../../../../xadc-test.srcs/sources_1/new/XADC_TestBench.v" \
"../../../../xadc-test.srcs/sim_1/new/XADC_TestBench_Sim.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
