{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1550279881367 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1550279881375 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 15 17:18:01 2019 " "Processing started: Fri Feb 15 17:18:01 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1550279881375 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550279881375 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BCDCounter -c BCDCounter " "Command: quartus_map --read_settings_files=on --write_settings_files=off BCDCounter -c BCDCounter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550279881375 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1550279882522 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1550279882522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcdcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCDCounter-a " "Found design unit 1: BCDCounter-a" {  } { { "BCDCounter.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 3/BCDCounter.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550279895724 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCDCounter " "Found entity 1: BCDCounter" {  } { { "BCDCounter.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 3/BCDCounter.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550279895724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550279895724 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BCDCounter " "Elaborating entity \"BCDCounter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1550279895771 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "KEY3 BCDCounter.vhd(65) " "VHDL Process Statement warning at BCDCounter.vhd(65): signal \"KEY3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDCounter.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 3/BCDCounter.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1550279895771 "|BCDCounter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TIMESET BCDCounter.vhd(66) " "VHDL Process Statement warning at BCDCounter.vhd(66): signal \"TIMESET\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDCounter.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 3/BCDCounter.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1550279895771 "|BCDCounter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TIMESET BCDCounter.vhd(67) " "VHDL Process Statement warning at BCDCounter.vhd(67): signal \"TIMESET\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDCounter.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 3/BCDCounter.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1550279895771 "|BCDCounter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "KEY2 BCDCounter.vhd(69) " "VHDL Process Statement warning at BCDCounter.vhd(69): signal \"KEY2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDCounter.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 3/BCDCounter.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1550279895775 "|BCDCounter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TIMESET BCDCounter.vhd(70) " "VHDL Process Statement warning at BCDCounter.vhd(70): signal \"TIMESET\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDCounter.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 3/BCDCounter.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1550279895775 "|BCDCounter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TIMESET BCDCounter.vhd(71) " "VHDL Process Statement warning at BCDCounter.vhd(71): signal \"TIMESET\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDCounter.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 3/BCDCounter.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1550279895775 "|BCDCounter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "KEY1 BCDCounter.vhd(73) " "VHDL Process Statement warning at BCDCounter.vhd(73): signal \"KEY1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDCounter.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 3/BCDCounter.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1550279895775 "|BCDCounter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TIMESET BCDCounter.vhd(74) " "VHDL Process Statement warning at BCDCounter.vhd(74): signal \"TIMESET\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDCounter.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 3/BCDCounter.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1550279895775 "|BCDCounter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TIMESET BCDCounter.vhd(75) " "VHDL Process Statement warning at BCDCounter.vhd(75): signal \"TIMESET\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDCounter.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 3/BCDCounter.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1550279895775 "|BCDCounter"}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HighDigit_S\[0\] HighDigit_S\[0\]~_emulated HighDigit_S\[0\]~1 " "Register \"HighDigit_S\[0\]\" is converted into an equivalent circuit using register \"HighDigit_S\[0\]~_emulated\" and latch \"HighDigit_S\[0\]~1\"" {  } { { "BCDCounter.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 3/BCDCounter.vhd" 56 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1550279896350 "|BCDCounter|HighDigit_S[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HighDigit_S\[1\] HighDigit_S\[1\]~_emulated HighDigit_S\[1\]~5 " "Register \"HighDigit_S\[1\]\" is converted into an equivalent circuit using register \"HighDigit_S\[1\]~_emulated\" and latch \"HighDigit_S\[1\]~5\"" {  } { { "BCDCounter.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 3/BCDCounter.vhd" 56 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1550279896350 "|BCDCounter|HighDigit_S[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HighDigit_S\[2\] HighDigit_S\[2\]~_emulated HighDigit_S\[2\]~9 " "Register \"HighDigit_S\[2\]\" is converted into an equivalent circuit using register \"HighDigit_S\[2\]~_emulated\" and latch \"HighDigit_S\[2\]~9\"" {  } { { "BCDCounter.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 3/BCDCounter.vhd" 56 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1550279896350 "|BCDCounter|HighDigit_S[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HighDigit_S\[3\] HighDigit_S\[3\]~_emulated HighDigit_S\[3\]~13 " "Register \"HighDigit_S\[3\]\" is converted into an equivalent circuit using register \"HighDigit_S\[3\]~_emulated\" and latch \"HighDigit_S\[3\]~13\"" {  } { { "BCDCounter.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 3/BCDCounter.vhd" 56 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1550279896350 "|BCDCounter|HighDigit_S[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LowDigit_S\[0\] LowDigit_S\[0\]~_emulated LowDigit_S\[0\]~1 " "Register \"LowDigit_S\[0\]\" is converted into an equivalent circuit using register \"LowDigit_S\[0\]~_emulated\" and latch \"LowDigit_S\[0\]~1\"" {  } { { "BCDCounter.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 3/BCDCounter.vhd" 56 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1550279896350 "|BCDCounter|LowDigit_S[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LowDigit_S\[1\] LowDigit_S\[1\]~_emulated LowDigit_S\[1\]~5 " "Register \"LowDigit_S\[1\]\" is converted into an equivalent circuit using register \"LowDigit_S\[1\]~_emulated\" and latch \"LowDigit_S\[1\]~5\"" {  } { { "BCDCounter.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 3/BCDCounter.vhd" 56 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1550279896350 "|BCDCounter|LowDigit_S[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LowDigit_S\[2\] LowDigit_S\[2\]~_emulated LowDigit_S\[2\]~9 " "Register \"LowDigit_S\[2\]\" is converted into an equivalent circuit using register \"LowDigit_S\[2\]~_emulated\" and latch \"LowDigit_S\[2\]~9\"" {  } { { "BCDCounter.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 3/BCDCounter.vhd" 56 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1550279896350 "|BCDCounter|LowDigit_S[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LowDigit_S\[3\] LowDigit_S\[3\]~_emulated LowDigit_S\[3\]~13 " "Register \"LowDigit_S\[3\]\" is converted into an equivalent circuit using register \"LowDigit_S\[3\]~_emulated\" and latch \"LowDigit_S\[3\]~13\"" {  } { { "BCDCounter.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 3/BCDCounter.vhd" 56 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1550279896350 "|BCDCounter|LowDigit_S[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HighDigit_M\[0\] HighDigit_M\[0\]~_emulated HighDigit_M\[0\]~1 " "Register \"HighDigit_M\[0\]\" is converted into an equivalent circuit using register \"HighDigit_M\[0\]~_emulated\" and latch \"HighDigit_M\[0\]~1\"" {  } { { "BCDCounter.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 3/BCDCounter.vhd" 56 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1550279896350 "|BCDCounter|HighDigit_M[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HighDigit_M\[1\] HighDigit_M\[1\]~_emulated HighDigit_M\[1\]~5 " "Register \"HighDigit_M\[1\]\" is converted into an equivalent circuit using register \"HighDigit_M\[1\]~_emulated\" and latch \"HighDigit_M\[1\]~5\"" {  } { { "BCDCounter.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 3/BCDCounter.vhd" 56 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1550279896350 "|BCDCounter|HighDigit_M[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HighDigit_M\[2\] HighDigit_M\[2\]~_emulated HighDigit_M\[2\]~9 " "Register \"HighDigit_M\[2\]\" is converted into an equivalent circuit using register \"HighDigit_M\[2\]~_emulated\" and latch \"HighDigit_M\[2\]~9\"" {  } { { "BCDCounter.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 3/BCDCounter.vhd" 56 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1550279896350 "|BCDCounter|HighDigit_M[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HighDigit_M\[3\] HighDigit_M\[3\]~_emulated HighDigit_M\[3\]~13 " "Register \"HighDigit_M\[3\]\" is converted into an equivalent circuit using register \"HighDigit_M\[3\]~_emulated\" and latch \"HighDigit_M\[3\]~13\"" {  } { { "BCDCounter.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 3/BCDCounter.vhd" 56 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1550279896350 "|BCDCounter|HighDigit_M[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LowDigit_M\[0\] LowDigit_M\[0\]~_emulated LowDigit_M\[0\]~1 " "Register \"LowDigit_M\[0\]\" is converted into an equivalent circuit using register \"LowDigit_M\[0\]~_emulated\" and latch \"LowDigit_M\[0\]~1\"" {  } { { "BCDCounter.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 3/BCDCounter.vhd" 56 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1550279896350 "|BCDCounter|LowDigit_M[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LowDigit_M\[1\] LowDigit_M\[1\]~_emulated LowDigit_M\[1\]~5 " "Register \"LowDigit_M\[1\]\" is converted into an equivalent circuit using register \"LowDigit_M\[1\]~_emulated\" and latch \"LowDigit_M\[1\]~5\"" {  } { { "BCDCounter.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 3/BCDCounter.vhd" 56 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1550279896350 "|BCDCounter|LowDigit_M[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LowDigit_M\[2\] LowDigit_M\[2\]~_emulated LowDigit_M\[2\]~9 " "Register \"LowDigit_M\[2\]\" is converted into an equivalent circuit using register \"LowDigit_M\[2\]~_emulated\" and latch \"LowDigit_M\[2\]~9\"" {  } { { "BCDCounter.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 3/BCDCounter.vhd" 56 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1550279896350 "|BCDCounter|LowDigit_M[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LowDigit_M\[3\] LowDigit_M\[3\]~_emulated LowDigit_M\[3\]~13 " "Register \"LowDigit_M\[3\]\" is converted into an equivalent circuit using register \"LowDigit_M\[3\]~_emulated\" and latch \"LowDigit_M\[3\]~13\"" {  } { { "BCDCounter.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 3/BCDCounter.vhd" 56 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1550279896350 "|BCDCounter|LowDigit_M[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HighDigit_H\[0\] HighDigit_H\[0\]~_emulated HighDigit_H\[0\]~1 " "Register \"HighDigit_H\[0\]\" is converted into an equivalent circuit using register \"HighDigit_H\[0\]~_emulated\" and latch \"HighDigit_H\[0\]~1\"" {  } { { "BCDCounter.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 3/BCDCounter.vhd" 56 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1550279896350 "|BCDCounter|HighDigit_H[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HighDigit_H\[1\] HighDigit_H\[1\]~_emulated HighDigit_H\[1\]~5 " "Register \"HighDigit_H\[1\]\" is converted into an equivalent circuit using register \"HighDigit_H\[1\]~_emulated\" and latch \"HighDigit_H\[1\]~5\"" {  } { { "BCDCounter.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 3/BCDCounter.vhd" 56 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1550279896350 "|BCDCounter|HighDigit_H[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HighDigit_H\[2\] HighDigit_H\[2\]~_emulated HighDigit_H\[2\]~9 " "Register \"HighDigit_H\[2\]\" is converted into an equivalent circuit using register \"HighDigit_H\[2\]~_emulated\" and latch \"HighDigit_H\[2\]~9\"" {  } { { "BCDCounter.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 3/BCDCounter.vhd" 56 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1550279896350 "|BCDCounter|HighDigit_H[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HighDigit_H\[3\] HighDigit_H\[3\]~_emulated HighDigit_H\[3\]~13 " "Register \"HighDigit_H\[3\]\" is converted into an equivalent circuit using register \"HighDigit_H\[3\]~_emulated\" and latch \"HighDigit_H\[3\]~13\"" {  } { { "BCDCounter.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 3/BCDCounter.vhd" 56 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1550279896350 "|BCDCounter|HighDigit_H[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LowDigit_H\[0\] LowDigit_H\[0\]~_emulated LowDigit_H\[0\]~1 " "Register \"LowDigit_H\[0\]\" is converted into an equivalent circuit using register \"LowDigit_H\[0\]~_emulated\" and latch \"LowDigit_H\[0\]~1\"" {  } { { "BCDCounter.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 3/BCDCounter.vhd" 56 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1550279896350 "|BCDCounter|LowDigit_H[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LowDigit_H\[1\] LowDigit_H\[1\]~_emulated LowDigit_H\[1\]~5 " "Register \"LowDigit_H\[1\]\" is converted into an equivalent circuit using register \"LowDigit_H\[1\]~_emulated\" and latch \"LowDigit_H\[1\]~5\"" {  } { { "BCDCounter.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 3/BCDCounter.vhd" 56 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1550279896350 "|BCDCounter|LowDigit_H[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LowDigit_H\[2\] LowDigit_H\[2\]~_emulated LowDigit_H\[2\]~9 " "Register \"LowDigit_H\[2\]\" is converted into an equivalent circuit using register \"LowDigit_H\[2\]~_emulated\" and latch \"LowDigit_H\[2\]~9\"" {  } { { "BCDCounter.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 3/BCDCounter.vhd" 56 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1550279896350 "|BCDCounter|LowDigit_H[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LowDigit_H\[3\] LowDigit_H\[3\]~_emulated LowDigit_H\[3\]~13 " "Register \"LowDigit_H\[3\]\" is converted into an equivalent circuit using register \"LowDigit_H\[3\]~_emulated\" and latch \"LowDigit_H\[3\]~13\"" {  } { { "BCDCounter.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 3/BCDCounter.vhd" 56 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1550279896350 "|BCDCounter|LowDigit_H[3]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1550279896350 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1550279896469 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1550279896888 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550279896888 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "247 " "Implemented 247 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1550279896977 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1550279896977 ""} { "Info" "ICUT_CUT_TM_LCELLS" "192 " "Implemented 192 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1550279896977 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1550279896977 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4856 " "Peak virtual memory: 4856 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1550279896994 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 15 17:18:16 2019 " "Processing ended: Fri Feb 15 17:18:16 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1550279896994 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1550279896994 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1550279896994 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1550279896994 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1550279899132 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1550279899140 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 15 17:18:18 2019 " "Processing started: Fri Feb 15 17:18:18 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1550279899140 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1550279899140 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off BCDCounter -c BCDCounter " "Command: quartus_fit --read_settings_files=off --write_settings_files=off BCDCounter -c BCDCounter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1550279899140 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1550279899377 ""}
{ "Info" "0" "" "Project  = BCDCounter" {  } {  } 0 0 "Project  = BCDCounter" 0 0 "Fitter" 0 0 1550279899378 ""}
{ "Info" "0" "" "Revision = BCDCounter" {  } {  } 0 0 "Revision = BCDCounter" 0 0 "Fitter" 0 0 1550279899378 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1550279899534 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1550279899535 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "BCDCounter 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"BCDCounter\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1550279899538 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1550279899593 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1550279899593 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1550279899906 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1550279899930 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1550279900484 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1550279905449 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLK_50~inputCLKENA0 29 global CLKCTRL_G6 " "CLK_50~inputCLKENA0 with 29 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1550279905578 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1550279905578 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1550279905578 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1550279905591 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1550279905591 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1550279905594 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1550279905594 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1550279905594 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1550279905594 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1550279905595 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1550279905595 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1550279905595 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1550279905690 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "24 " "The Timing Analyzer is analyzing 24 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1550279910076 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "BCDCounter.sdc " "Synopsys Design Constraints File file not found: 'BCDCounter.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1550279910083 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1550279910084 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1550279910085 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1550279910085 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1550279910089 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1550279910095 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1550279910233 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1550279912845 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1550279916124 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1550279917214 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1550279917217 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1550279918538 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X22_Y0 X32_Y10 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10" {  } { { "loc" "" { Generic "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 3/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10"} { { 12 { 0 ""} 22 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1550279922861 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1550279922861 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1550279927232 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1550279927232 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1550279927234 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.67 " "Total time spent on timing analysis during the Fitter is 0.67 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1550279929548 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1550279929568 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1550279930211 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1550279930211 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1550279930899 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1550279935311 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 3/output_files/BCDCounter.fit.smsg " "Generated suppressed messages file C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 3/output_files/BCDCounter.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1550279935717 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5871 " "Peak virtual memory: 5871 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1550279936506 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 15 17:18:56 2019 " "Processing ended: Fri Feb 15 17:18:56 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1550279936506 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1550279936506 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1550279936506 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1550279936506 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1550279938420 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1550279938428 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 15 17:18:58 2019 " "Processing started: Fri Feb 15 17:18:58 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1550279938428 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1550279938428 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off BCDCounter -c BCDCounter " "Command: quartus_asm --read_settings_files=off --write_settings_files=off BCDCounter -c BCDCounter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1550279938428 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1550279939578 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1550279943920 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4823 " "Peak virtual memory: 4823 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1550279944344 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 15 17:19:04 2019 " "Processing ended: Fri Feb 15 17:19:04 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1550279944344 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1550279944344 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1550279944344 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1550279944344 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1550279945244 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1550279946619 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1550279946631 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 15 17:19:05 2019 " "Processing started: Fri Feb 15 17:19:05 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1550279946631 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1550279946631 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta BCDCounter -c BCDCounter " "Command: quartus_sta BCDCounter -c BCDCounter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1550279946631 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1550279946964 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1550279948843 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1550279948843 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1550279948944 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1550279948944 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "24 " "The Timing Analyzer is analyzing 24 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1550279949758 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "BCDCounter.sdc " "Synopsys Design Constraints File file not found: 'BCDCounter.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1550279949828 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1550279949829 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK_50 CLK_50 " "create_clock -period 1.000 -name CLK_50 CLK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1550279949831 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ClkFlag ClkFlag " "create_clock -period 1.000 -name ClkFlag ClkFlag" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1550279949831 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY0 KEY0 " "create_clock -period 1.000 -name KEY0 KEY0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1550279949831 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1550279949831 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1550279949833 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1550279949844 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1550279949846 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1550279949886 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1550279949950 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1550279949950 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.462 " "Worst-case setup slack is -7.462" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550279949957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550279949957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.462            -167.145 ClkFlag  " "   -7.462            -167.145 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550279949957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.726            -136.066 CLK_50  " "   -5.726            -136.066 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550279949957 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1550279949957 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.441 " "Worst-case hold slack is 0.441" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550279949969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550279949969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.441               0.000 CLK_50  " "    0.441               0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550279949969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.946               0.000 ClkFlag  " "    0.946               0.000 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550279949969 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1550279949969 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.637 " "Worst-case recovery slack is -4.637" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550279949976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550279949976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.637             -99.300 KEY0  " "   -4.637             -99.300 KEY0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550279949976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.300             -95.450 ClkFlag  " "   -4.300             -95.450 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550279949976 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1550279949976 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.575 " "Worst-case removal slack is 1.575" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550279949989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550279949989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.575               0.000 KEY0  " "    1.575               0.000 KEY0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550279949989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.186               0.000 ClkFlag  " "    2.186               0.000 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550279949989 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1550279949989 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550279949999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550279949999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -33.127 CLK_50  " "   -0.538             -33.127 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550279949999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -20.955 ClkFlag  " "   -0.538             -20.955 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550279949999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.094              -0.152 KEY0  " "   -0.094              -0.152 KEY0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550279949999 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1550279949999 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1550279950029 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1550279950112 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1550279952604 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1550279952758 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1550279952773 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1550279952773 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.550 " "Worst-case setup slack is -7.550" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550279952780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550279952780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.550            -168.638 ClkFlag  " "   -7.550            -168.638 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550279952780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.871            -136.304 CLK_50  " "   -5.871            -136.304 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550279952780 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1550279952780 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.448 " "Worst-case hold slack is 0.448" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550279952790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550279952790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.448               0.000 CLK_50  " "    0.448               0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550279952790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.877               0.000 ClkFlag  " "    0.877               0.000 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550279952790 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1550279952790 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.472 " "Worst-case recovery slack is -4.472" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550279952799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550279952799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.472             -96.524 KEY0  " "   -4.472             -96.524 KEY0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550279952799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.259             -94.890 ClkFlag  " "   -4.259             -94.890 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550279952799 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1550279952799 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.302 " "Worst-case removal slack is 1.302" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550279952809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550279952809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.302               0.000 KEY0  " "    1.302               0.000 KEY0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550279952809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.210               0.000 ClkFlag  " "    2.210               0.000 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550279952809 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1550279952809 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550279952819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550279952819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -33.784 CLK_50  " "   -0.538             -33.784 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550279952819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -21.010 ClkFlag  " "   -0.538             -21.010 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550279952819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.052              -0.084 KEY0  " "   -0.052              -0.084 KEY0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550279952819 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1550279952819 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1550279952844 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1550279953206 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1550279955328 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1550279955478 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1550279955485 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1550279955485 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.824 " "Worst-case setup slack is -3.824" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550279955492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550279955492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.824             -88.119 ClkFlag  " "   -3.824             -88.119 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550279955492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.064             -50.273 CLK_50  " "   -3.064             -50.273 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550279955492 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1550279955492 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.200 " "Worst-case hold slack is 0.200" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550279955503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550279955503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.200               0.000 CLK_50  " "    0.200               0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550279955503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.379               0.000 ClkFlag  " "    0.379               0.000 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550279955503 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1550279955503 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.452 " "Worst-case recovery slack is -2.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550279955511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550279955511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.452             -53.859 ClkFlag  " "   -2.452             -53.859 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550279955511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.381             -50.628 KEY0  " "   -2.381             -50.628 KEY0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550279955511 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1550279955511 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.857 " "Worst-case removal slack is 0.857" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550279955522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550279955522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.857               0.000 KEY0  " "    0.857               0.000 KEY0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550279955522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.889               0.000 ClkFlag  " "    0.889               0.000 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550279955522 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1550279955522 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.309 " "Worst-case minimum pulse width slack is -0.309" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550279955530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550279955530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.309              -4.338 CLK_50  " "   -0.309              -4.338 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550279955530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.231              -6.712 KEY0  " "   -0.231              -6.712 KEY0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550279955530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.013              -0.153 ClkFlag  " "   -0.013              -0.153 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550279955530 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1550279955530 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1550279955561 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1550279955962 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1550279955974 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1550279955974 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.628 " "Worst-case setup slack is -3.628" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550279955982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550279955982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.628             -83.426 ClkFlag  " "   -3.628             -83.426 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550279955982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.779             -43.509 CLK_50  " "   -2.779             -43.509 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550279955982 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1550279955982 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.190 " "Worst-case hold slack is 0.190" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550279955996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550279955996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.190               0.000 CLK_50  " "    0.190               0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550279955996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.336               0.000 ClkFlag  " "    0.336               0.000 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550279955996 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1550279955996 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.334 " "Worst-case recovery slack is -2.334" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550279956006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550279956006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.334             -51.711 ClkFlag  " "   -2.334             -51.711 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550279956006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.995             -42.045 KEY0  " "   -1.995             -42.045 KEY0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550279956006 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1550279956006 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.683 " "Worst-case removal slack is 0.683" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550279956015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550279956015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.683               0.000 KEY0  " "    0.683               0.000 KEY0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550279956015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.856               0.000 ClkFlag  " "    0.856               0.000 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550279956015 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1550279956015 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.321 " "Worst-case minimum pulse width slack is -0.321" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550279956022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550279956022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.321              -4.334 CLK_50  " "   -0.321              -4.334 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550279956022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.214              -6.374 KEY0  " "   -0.214              -6.374 KEY0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550279956022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.024               0.000 ClkFlag  " "    0.024               0.000 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550279956022 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1550279956022 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1550279959898 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1550279959898 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5041 " "Peak virtual memory: 5041 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1550279960029 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 15 17:19:20 2019 " "Processing ended: Fri Feb 15 17:19:20 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1550279960029 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1550279960029 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1550279960029 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1550279960029 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 48 s " "Quartus Prime Full Compilation was successful. 0 errors, 48 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1550279961104 ""}
