// Seed: 1280964140
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output id_6;
  output id_5;
  inout id_4;
  inout id_3;
  input id_2;
  output id_1;
  logic id_6;
  type_9(
      {id_7, 1'b0}, 1, id_4
  );
  logic id_8 = 1'b0;
endmodule
