Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Mar 30 02:33:51 2023
| Host         : LAPTOP-C4V2K5SC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.852        0.000                      0                   97        0.211        0.000                      0                   97        4.500        0.000                       0                    37  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               5.852        0.000                      0                   97        0.211        0.000                      0                   97        4.500        0.000                       0                    37  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.852ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.211ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.852ns  (required time - arrival time)
  Source:                 led_strip/M_rst_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_rst_ctr_q_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.477ns  (logic 0.821ns (23.613%)  route 2.656ns (76.387%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.627     5.211    led_strip/CLK
    SLICE_X3Y18          FDRE                                         r  led_strip/M_rst_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.456     5.667 r  led_strip/M_rst_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.842     6.510    led_strip/M_rst_ctr_q_reg[12]
    SLICE_X2Y17          LUT4 (Prop_lut4_I2_O)        0.124     6.634 r  led_strip/M_rst_ctr_q[0]_i_7/O
                         net (fo=1, routed)           0.416     7.050    led_strip/M_rst_ctr_q[0]_i_7_n_0
    SLICE_X2Y16          LUT6 (Prop_lut6_I1_O)        0.124     7.174 r  led_strip/M_rst_ctr_q[0]_i_4/O
                         net (fo=3, routed)           0.437     7.611    led_strip/M_rst_ctr_q[0]_i_4_n_0
    SLICE_X2Y17          LUT3 (Prop_lut3_I1_O)        0.117     7.728 r  led_strip/M_rst_ctr_q[0]_i_1/O
                         net (fo=13, routed)          0.960     8.688    led_strip/M_rst_ctr_q[0]_i_1_n_0
    SLICE_X3Y18          FDRE                                         r  led_strip/M_rst_ctr_q_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.509    14.914    led_strip/CLK
    SLICE_X3Y18          FDRE                                         r  led_strip/M_rst_ctr_q_reg[12]/C
                         clock pessimism              0.297    15.211    
                         clock uncertainty           -0.035    15.176    
    SLICE_X3Y18          FDRE (Setup_fdre_C_R)       -0.636    14.540    led_strip/M_rst_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         14.540    
                         arrival time                          -8.688    
  -------------------------------------------------------------------
                         slack                                  5.852    

Slack (MET) :             5.947ns  (required time - arrival time)
  Source:                 led_strip/M_rst_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_rst_ctr_q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.360ns  (logic 0.821ns (24.437%)  route 2.539ns (75.563%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.627     5.211    led_strip/CLK
    SLICE_X3Y18          FDRE                                         r  led_strip/M_rst_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.456     5.667 r  led_strip/M_rst_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.842     6.510    led_strip/M_rst_ctr_q_reg[12]
    SLICE_X2Y17          LUT4 (Prop_lut4_I2_O)        0.124     6.634 r  led_strip/M_rst_ctr_q[0]_i_7/O
                         net (fo=1, routed)           0.416     7.050    led_strip/M_rst_ctr_q[0]_i_7_n_0
    SLICE_X2Y16          LUT6 (Prop_lut6_I1_O)        0.124     7.174 r  led_strip/M_rst_ctr_q[0]_i_4/O
                         net (fo=3, routed)           0.437     7.611    led_strip/M_rst_ctr_q[0]_i_4_n_0
    SLICE_X2Y17          LUT3 (Prop_lut3_I1_O)        0.117     7.728 r  led_strip/M_rst_ctr_q[0]_i_1/O
                         net (fo=13, routed)          0.843     8.571    led_strip/M_rst_ctr_q[0]_i_1_n_0
    SLICE_X3Y17          FDRE                                         r  led_strip/M_rst_ctr_q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.511    14.916    led_strip/CLK
    SLICE_X3Y17          FDRE                                         r  led_strip/M_rst_ctr_q_reg[10]/C
                         clock pessimism              0.273    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X3Y17          FDRE (Setup_fdre_C_R)       -0.636    14.518    led_strip/M_rst_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.518    
                         arrival time                          -8.571    
  -------------------------------------------------------------------
                         slack                                  5.947    

Slack (MET) :             5.947ns  (required time - arrival time)
  Source:                 led_strip/M_rst_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_rst_ctr_q_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.360ns  (logic 0.821ns (24.437%)  route 2.539ns (75.563%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.627     5.211    led_strip/CLK
    SLICE_X3Y18          FDRE                                         r  led_strip/M_rst_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.456     5.667 r  led_strip/M_rst_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.842     6.510    led_strip/M_rst_ctr_q_reg[12]
    SLICE_X2Y17          LUT4 (Prop_lut4_I2_O)        0.124     6.634 r  led_strip/M_rst_ctr_q[0]_i_7/O
                         net (fo=1, routed)           0.416     7.050    led_strip/M_rst_ctr_q[0]_i_7_n_0
    SLICE_X2Y16          LUT6 (Prop_lut6_I1_O)        0.124     7.174 r  led_strip/M_rst_ctr_q[0]_i_4/O
                         net (fo=3, routed)           0.437     7.611    led_strip/M_rst_ctr_q[0]_i_4_n_0
    SLICE_X2Y17          LUT3 (Prop_lut3_I1_O)        0.117     7.728 r  led_strip/M_rst_ctr_q[0]_i_1/O
                         net (fo=13, routed)          0.843     8.571    led_strip/M_rst_ctr_q[0]_i_1_n_0
    SLICE_X3Y17          FDRE                                         r  led_strip/M_rst_ctr_q_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.511    14.916    led_strip/CLK
    SLICE_X3Y17          FDRE                                         r  led_strip/M_rst_ctr_q_reg[11]/C
                         clock pessimism              0.273    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X3Y17          FDRE (Setup_fdre_C_R)       -0.636    14.518    led_strip/M_rst_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         14.518    
                         arrival time                          -8.571    
  -------------------------------------------------------------------
                         slack                                  5.947    

Slack (MET) :             5.947ns  (required time - arrival time)
  Source:                 led_strip/M_rst_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_rst_ctr_q_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.360ns  (logic 0.821ns (24.437%)  route 2.539ns (75.563%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.627     5.211    led_strip/CLK
    SLICE_X3Y18          FDRE                                         r  led_strip/M_rst_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.456     5.667 r  led_strip/M_rst_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.842     6.510    led_strip/M_rst_ctr_q_reg[12]
    SLICE_X2Y17          LUT4 (Prop_lut4_I2_O)        0.124     6.634 r  led_strip/M_rst_ctr_q[0]_i_7/O
                         net (fo=1, routed)           0.416     7.050    led_strip/M_rst_ctr_q[0]_i_7_n_0
    SLICE_X2Y16          LUT6 (Prop_lut6_I1_O)        0.124     7.174 r  led_strip/M_rst_ctr_q[0]_i_4/O
                         net (fo=3, routed)           0.437     7.611    led_strip/M_rst_ctr_q[0]_i_4_n_0
    SLICE_X2Y17          LUT3 (Prop_lut3_I1_O)        0.117     7.728 r  led_strip/M_rst_ctr_q[0]_i_1/O
                         net (fo=13, routed)          0.843     8.571    led_strip/M_rst_ctr_q[0]_i_1_n_0
    SLICE_X3Y17          FDRE                                         r  led_strip/M_rst_ctr_q_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.511    14.916    led_strip/CLK
    SLICE_X3Y17          FDRE                                         r  led_strip/M_rst_ctr_q_reg[8]/C
                         clock pessimism              0.273    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X3Y17          FDRE (Setup_fdre_C_R)       -0.636    14.518    led_strip/M_rst_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         14.518    
                         arrival time                          -8.571    
  -------------------------------------------------------------------
                         slack                                  5.947    

Slack (MET) :             5.947ns  (required time - arrival time)
  Source:                 led_strip/M_rst_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_rst_ctr_q_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.360ns  (logic 0.821ns (24.437%)  route 2.539ns (75.563%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.627     5.211    led_strip/CLK
    SLICE_X3Y18          FDRE                                         r  led_strip/M_rst_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.456     5.667 r  led_strip/M_rst_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.842     6.510    led_strip/M_rst_ctr_q_reg[12]
    SLICE_X2Y17          LUT4 (Prop_lut4_I2_O)        0.124     6.634 r  led_strip/M_rst_ctr_q[0]_i_7/O
                         net (fo=1, routed)           0.416     7.050    led_strip/M_rst_ctr_q[0]_i_7_n_0
    SLICE_X2Y16          LUT6 (Prop_lut6_I1_O)        0.124     7.174 r  led_strip/M_rst_ctr_q[0]_i_4/O
                         net (fo=3, routed)           0.437     7.611    led_strip/M_rst_ctr_q[0]_i_4_n_0
    SLICE_X2Y17          LUT3 (Prop_lut3_I1_O)        0.117     7.728 r  led_strip/M_rst_ctr_q[0]_i_1/O
                         net (fo=13, routed)          0.843     8.571    led_strip/M_rst_ctr_q[0]_i_1_n_0
    SLICE_X3Y17          FDRE                                         r  led_strip/M_rst_ctr_q_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.511    14.916    led_strip/CLK
    SLICE_X3Y17          FDRE                                         r  led_strip/M_rst_ctr_q_reg[9]/C
                         clock pessimism              0.273    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X3Y17          FDRE (Setup_fdre_C_R)       -0.636    14.518    led_strip/M_rst_ctr_q_reg[9]
  -------------------------------------------------------------------
                         required time                         14.518    
                         arrival time                          -8.571    
  -------------------------------------------------------------------
                         slack                                  5.947    

Slack (MET) :             6.053ns  (required time - arrival time)
  Source:                 led_strip/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_bit_ctr_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.477ns  (logic 0.856ns (24.618%)  route 2.621ns (75.382%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.627     5.211    led_strip/CLK
    SLICE_X1Y18          FDRE                                         r  led_strip/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456     5.667 r  led_strip/M_ctr_q_reg[4]/Q
                         net (fo=4, routed)           0.968     6.636    led_strip/M_ctr_q[4]
    SLICE_X1Y17          LUT4 (Prop_lut4_I2_O)        0.124     6.760 f  led_strip/M_pixel_ctr_q[5]_i_5/O
                         net (fo=1, routed)           0.402     7.162    led_strip/M_pixel_ctr_q[5]_i_5_n_0
    SLICE_X1Y17          LUT4 (Prop_lut4_I3_O)        0.124     7.286 r  led_strip/M_pixel_ctr_q[5]_i_4/O
                         net (fo=10, routed)          0.911     8.197    led_strip/M_pixel_ctr_q[5]_i_4_n_0
    SLICE_X0Y17          LUT2 (Prop_lut2_I0_O)        0.152     8.349 r  led_strip/M_bit_ctr_q[4]_i_1/O
                         net (fo=5, routed)           0.339     8.688    led_strip/M_bit_ctr_q[4]_i_1_n_0
    SLICE_X0Y18          FDRE                                         r  led_strip/M_bit_ctr_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.509    14.914    led_strip/CLK
    SLICE_X0Y18          FDRE                                         r  led_strip/M_bit_ctr_q_reg[0]/C
                         clock pessimism              0.275    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X0Y18          FDRE (Setup_fdre_C_CE)      -0.413    14.741    led_strip/M_bit_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.741    
                         arrival time                          -8.688    
  -------------------------------------------------------------------
                         slack                                  6.053    

Slack (MET) :             6.053ns  (required time - arrival time)
  Source:                 led_strip/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_bit_ctr_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.477ns  (logic 0.856ns (24.618%)  route 2.621ns (75.382%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.627     5.211    led_strip/CLK
    SLICE_X1Y18          FDRE                                         r  led_strip/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456     5.667 r  led_strip/M_ctr_q_reg[4]/Q
                         net (fo=4, routed)           0.968     6.636    led_strip/M_ctr_q[4]
    SLICE_X1Y17          LUT4 (Prop_lut4_I2_O)        0.124     6.760 f  led_strip/M_pixel_ctr_q[5]_i_5/O
                         net (fo=1, routed)           0.402     7.162    led_strip/M_pixel_ctr_q[5]_i_5_n_0
    SLICE_X1Y17          LUT4 (Prop_lut4_I3_O)        0.124     7.286 r  led_strip/M_pixel_ctr_q[5]_i_4/O
                         net (fo=10, routed)          0.911     8.197    led_strip/M_pixel_ctr_q[5]_i_4_n_0
    SLICE_X0Y17          LUT2 (Prop_lut2_I0_O)        0.152     8.349 r  led_strip/M_bit_ctr_q[4]_i_1/O
                         net (fo=5, routed)           0.339     8.688    led_strip/M_bit_ctr_q[4]_i_1_n_0
    SLICE_X0Y18          FDRE                                         r  led_strip/M_bit_ctr_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.509    14.914    led_strip/CLK
    SLICE_X0Y18          FDRE                                         r  led_strip/M_bit_ctr_q_reg[1]/C
                         clock pessimism              0.275    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X0Y18          FDRE (Setup_fdre_C_CE)      -0.413    14.741    led_strip/M_bit_ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.741    
                         arrival time                          -8.688    
  -------------------------------------------------------------------
                         slack                                  6.053    

Slack (MET) :             6.053ns  (required time - arrival time)
  Source:                 led_strip/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_bit_ctr_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.477ns  (logic 0.856ns (24.618%)  route 2.621ns (75.382%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.627     5.211    led_strip/CLK
    SLICE_X1Y18          FDRE                                         r  led_strip/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456     5.667 r  led_strip/M_ctr_q_reg[4]/Q
                         net (fo=4, routed)           0.968     6.636    led_strip/M_ctr_q[4]
    SLICE_X1Y17          LUT4 (Prop_lut4_I2_O)        0.124     6.760 f  led_strip/M_pixel_ctr_q[5]_i_5/O
                         net (fo=1, routed)           0.402     7.162    led_strip/M_pixel_ctr_q[5]_i_5_n_0
    SLICE_X1Y17          LUT4 (Prop_lut4_I3_O)        0.124     7.286 r  led_strip/M_pixel_ctr_q[5]_i_4/O
                         net (fo=10, routed)          0.911     8.197    led_strip/M_pixel_ctr_q[5]_i_4_n_0
    SLICE_X0Y17          LUT2 (Prop_lut2_I0_O)        0.152     8.349 r  led_strip/M_bit_ctr_q[4]_i_1/O
                         net (fo=5, routed)           0.339     8.688    led_strip/M_bit_ctr_q[4]_i_1_n_0
    SLICE_X0Y18          FDRE                                         r  led_strip/M_bit_ctr_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.509    14.914    led_strip/CLK
    SLICE_X0Y18          FDRE                                         r  led_strip/M_bit_ctr_q_reg[2]/C
                         clock pessimism              0.275    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X0Y18          FDRE (Setup_fdre_C_CE)      -0.413    14.741    led_strip/M_bit_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.741    
                         arrival time                          -8.688    
  -------------------------------------------------------------------
                         slack                                  6.053    

Slack (MET) :             6.053ns  (required time - arrival time)
  Source:                 led_strip/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_bit_ctr_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.477ns  (logic 0.856ns (24.618%)  route 2.621ns (75.382%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.627     5.211    led_strip/CLK
    SLICE_X1Y18          FDRE                                         r  led_strip/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456     5.667 r  led_strip/M_ctr_q_reg[4]/Q
                         net (fo=4, routed)           0.968     6.636    led_strip/M_ctr_q[4]
    SLICE_X1Y17          LUT4 (Prop_lut4_I2_O)        0.124     6.760 f  led_strip/M_pixel_ctr_q[5]_i_5/O
                         net (fo=1, routed)           0.402     7.162    led_strip/M_pixel_ctr_q[5]_i_5_n_0
    SLICE_X1Y17          LUT4 (Prop_lut4_I3_O)        0.124     7.286 r  led_strip/M_pixel_ctr_q[5]_i_4/O
                         net (fo=10, routed)          0.911     8.197    led_strip/M_pixel_ctr_q[5]_i_4_n_0
    SLICE_X0Y17          LUT2 (Prop_lut2_I0_O)        0.152     8.349 r  led_strip/M_bit_ctr_q[4]_i_1/O
                         net (fo=5, routed)           0.339     8.688    led_strip/M_bit_ctr_q[4]_i_1_n_0
    SLICE_X0Y18          FDRE                                         r  led_strip/M_bit_ctr_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.509    14.914    led_strip/CLK
    SLICE_X0Y18          FDRE                                         r  led_strip/M_bit_ctr_q_reg[3]/C
                         clock pessimism              0.275    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X0Y18          FDRE (Setup_fdre_C_CE)      -0.413    14.741    led_strip/M_bit_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.741    
                         arrival time                          -8.688    
  -------------------------------------------------------------------
                         slack                                  6.053    

Slack (MET) :             6.053ns  (required time - arrival time)
  Source:                 led_strip/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_bit_ctr_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.477ns  (logic 0.856ns (24.618%)  route 2.621ns (75.382%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.627     5.211    led_strip/CLK
    SLICE_X1Y18          FDRE                                         r  led_strip/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456     5.667 r  led_strip/M_ctr_q_reg[4]/Q
                         net (fo=4, routed)           0.968     6.636    led_strip/M_ctr_q[4]
    SLICE_X1Y17          LUT4 (Prop_lut4_I2_O)        0.124     6.760 f  led_strip/M_pixel_ctr_q[5]_i_5/O
                         net (fo=1, routed)           0.402     7.162    led_strip/M_pixel_ctr_q[5]_i_5_n_0
    SLICE_X1Y17          LUT4 (Prop_lut4_I3_O)        0.124     7.286 r  led_strip/M_pixel_ctr_q[5]_i_4/O
                         net (fo=10, routed)          0.911     8.197    led_strip/M_pixel_ctr_q[5]_i_4_n_0
    SLICE_X0Y17          LUT2 (Prop_lut2_I0_O)        0.152     8.349 r  led_strip/M_bit_ctr_q[4]_i_1/O
                         net (fo=5, routed)           0.339     8.688    led_strip/M_bit_ctr_q[4]_i_1_n_0
    SLICE_X0Y18          FDRE                                         r  led_strip/M_bit_ctr_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.509    14.914    led_strip/CLK
    SLICE_X0Y18          FDRE                                         r  led_strip/M_bit_ctr_q_reg[4]/C
                         clock pessimism              0.275    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X0Y18          FDRE (Setup_fdre_C_CE)      -0.413    14.741    led_strip/M_bit_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.741    
                         arrival time                          -8.688    
  -------------------------------------------------------------------
                         slack                                  6.053    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 led_strip/M_pixel_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_pixel_ctr_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.860%)  route 0.159ns (46.140%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.590     1.534    led_strip/CLK
    SLICE_X0Y16          FDRE                                         r  led_strip/M_pixel_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.141     1.675 r  led_strip/M_pixel_ctr_q_reg[1]/Q
                         net (fo=6, routed)           0.159     1.834    led_strip/M_pixel_ctr_q[1]
    SLICE_X2Y17          LUT6 (Prop_lut6_I0_O)        0.045     1.879 r  led_strip/M_pixel_ctr_q[5]_i_2/O
                         net (fo=1, routed)           0.000     1.879    led_strip/M_pixel_ctr_q[5]_i_2_n_0
    SLICE_X2Y17          FDRE                                         r  led_strip/M_pixel_ctr_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.858     2.048    led_strip/CLK
    SLICE_X2Y17          FDRE                                         r  led_strip/M_pixel_ctr_q_reg[5]/C
                         clock pessimism             -0.501     1.547    
    SLICE_X2Y17          FDRE (Hold_fdre_C_D)         0.121     1.668    led_strip/M_pixel_ctr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 led_strip/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.226ns (66.090%)  route 0.116ns (33.910%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.588     1.532    led_strip/CLK
    SLICE_X1Y18          FDRE                                         r  led_strip/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.128     1.660 r  led_strip/M_ctr_q_reg[3]/Q
                         net (fo=5, routed)           0.116     1.776    led_strip/M_ctr_q[3]
    SLICE_X1Y18          LUT6 (Prop_lut6_I1_O)        0.098     1.874 r  led_strip/M_ctr_q[4]_i_1/O
                         net (fo=1, routed)           0.000     1.874    led_strip/M_ctr_q[4]_i_1_n_0
    SLICE_X1Y18          FDRE                                         r  led_strip/M_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.857     2.047    led_strip/CLK
    SLICE_X1Y18          FDRE                                         r  led_strip/M_ctr_q_reg[4]/C
                         clock pessimism             -0.515     1.532    
    SLICE_X1Y18          FDRE (Hold_fdre_C_D)         0.092     1.624    led_strip/M_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 led_strip/M_bit_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_bit_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.190ns (52.566%)  route 0.171ns (47.434%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.588     1.532    led_strip/CLK
    SLICE_X0Y18          FDRE                                         r  led_strip/M_bit_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.141     1.673 r  led_strip/M_bit_ctr_q_reg[2]/Q
                         net (fo=4, routed)           0.171     1.844    led_strip/M_bit_ctr_q[2]
    SLICE_X0Y18          LUT5 (Prop_lut5_I2_O)        0.049     1.893 r  led_strip/M_bit_ctr_q[4]_i_2/O
                         net (fo=1, routed)           0.000     1.893    led_strip/M_bit_ctr_q[4]_i_2_n_0
    SLICE_X0Y18          FDRE                                         r  led_strip/M_bit_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.857     2.047    led_strip/CLK
    SLICE_X0Y18          FDRE                                         r  led_strip/M_bit_ctr_q_reg[4]/C
                         clock pessimism             -0.515     1.532    
    SLICE_X0Y18          FDRE (Hold_fdre_C_D)         0.107     1.639    led_strip/M_bit_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 led_strip/M_rst_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_rst_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.589     1.533    led_strip/CLK
    SLICE_X3Y17          FDRE                                         r  led_strip/M_rst_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.141     1.674 r  led_strip/M_rst_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.119     1.793    led_strip/M_rst_ctr_q_reg[11]
    SLICE_X3Y17          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.901 r  led_strip/M_rst_ctr_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.901    led_strip/M_rst_ctr_q_reg[8]_i_1_n_4
    SLICE_X3Y17          FDRE                                         r  led_strip/M_rst_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.858     2.048    led_strip/CLK
    SLICE_X3Y17          FDRE                                         r  led_strip/M_rst_ctr_q_reg[11]/C
                         clock pessimism             -0.515     1.533    
    SLICE_X3Y17          FDRE (Hold_fdre_C_D)         0.105     1.638    led_strip/M_rst_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 led_strip/M_rst_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_rst_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.590     1.534    led_strip/CLK
    SLICE_X3Y16          FDRE                                         r  led_strip/M_rst_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.141     1.675 r  led_strip/M_rst_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.119     1.794    led_strip/M_rst_ctr_q_reg[7]
    SLICE_X3Y16          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.902 r  led_strip/M_rst_ctr_q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.902    led_strip/M_rst_ctr_q_reg[4]_i_1_n_4
    SLICE_X3Y16          FDRE                                         r  led_strip/M_rst_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.859     2.049    led_strip/CLK
    SLICE_X3Y16          FDRE                                         r  led_strip/M_rst_ctr_q_reg[7]/C
                         clock pessimism             -0.515     1.534    
    SLICE_X3Y16          FDRE (Hold_fdre_C_D)         0.105     1.639    led_strip/M_rst_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 led_strip/M_rst_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_rst_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.591     1.535    led_strip/CLK
    SLICE_X3Y15          FDRE                                         r  led_strip/M_rst_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDRE (Prop_fdre_C_Q)         0.141     1.676 r  led_strip/M_rst_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.119     1.795    led_strip/M_rst_ctr_q_reg[3]
    SLICE_X3Y15          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.903 r  led_strip/M_rst_ctr_q_reg[0]_i_3/O[3]
                         net (fo=1, routed)           0.000     1.903    led_strip/M_rst_ctr_q_reg[0]_i_3_n_4
    SLICE_X3Y15          FDRE                                         r  led_strip/M_rst_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.860     2.050    led_strip/CLK
    SLICE_X3Y15          FDRE                                         r  led_strip/M_rst_ctr_q_reg[3]/C
                         clock pessimism             -0.515     1.535    
    SLICE_X3Y15          FDRE (Hold_fdre_C_D)         0.105     1.640    led_strip/M_rst_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 led_strip/M_bit_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_bit_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.035%)  route 0.171ns (47.965%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.588     1.532    led_strip/CLK
    SLICE_X0Y18          FDRE                                         r  led_strip/M_bit_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.141     1.673 r  led_strip/M_bit_ctr_q_reg[2]/Q
                         net (fo=4, routed)           0.171     1.844    led_strip/M_bit_ctr_q[2]
    SLICE_X0Y18          LUT3 (Prop_lut3_I2_O)        0.045     1.889 r  led_strip/M_bit_ctr_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.889    led_strip/M_bit_ctr_q[2]_i_1_n_0
    SLICE_X0Y18          FDRE                                         r  led_strip/M_bit_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.857     2.047    led_strip/CLK
    SLICE_X0Y18          FDRE                                         r  led_strip/M_bit_ctr_q_reg[2]/C
                         clock pessimism             -0.515     1.532    
    SLICE_X0Y18          FDRE (Hold_fdre_C_D)         0.092     1.624    led_strip/M_bit_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 led_strip/M_bit_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_bit_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.232ns (63.083%)  route 0.136ns (36.917%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.588     1.532    led_strip/CLK
    SLICE_X0Y18          FDRE                                         r  led_strip/M_bit_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.128     1.660 f  led_strip/M_bit_ctr_q_reg[4]/Q
                         net (fo=4, routed)           0.136     1.795    led_strip/M_bit_ctr_q[4]
    SLICE_X0Y18          LUT5 (Prop_lut5_I3_O)        0.104     1.899 r  led_strip/M_bit_ctr_q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.899    led_strip/M_bit_ctr_q[3]_i_1_n_0
    SLICE_X0Y18          FDRE                                         r  led_strip/M_bit_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.857     2.047    led_strip/CLK
    SLICE_X0Y18          FDRE                                         r  led_strip/M_bit_ctr_q_reg[3]/C
                         clock pessimism             -0.515     1.532    
    SLICE_X0Y18          FDRE (Hold_fdre_C_D)         0.102     1.634    led_strip/M_bit_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 led_strip/M_rst_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_rst_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.591     1.535    led_strip/CLK
    SLICE_X3Y15          FDRE                                         r  led_strip/M_rst_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDRE (Prop_fdre_C_Q)         0.141     1.676 r  led_strip/M_rst_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.120     1.796    led_strip/M_rst_ctr_q_reg[2]
    SLICE_X3Y15          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.907 r  led_strip/M_rst_ctr_q_reg[0]_i_3/O[2]
                         net (fo=1, routed)           0.000     1.907    led_strip/M_rst_ctr_q_reg[0]_i_3_n_5
    SLICE_X3Y15          FDRE                                         r  led_strip/M_rst_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.860     2.050    led_strip/CLK
    SLICE_X3Y15          FDRE                                         r  led_strip/M_rst_ctr_q_reg[2]/C
                         clock pessimism             -0.515     1.535    
    SLICE_X3Y15          FDRE (Hold_fdre_C_D)         0.105     1.640    led_strip/M_rst_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 led_strip/M_rst_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_rst_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.590     1.534    led_strip/CLK
    SLICE_X3Y16          FDRE                                         r  led_strip/M_rst_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.141     1.675 r  led_strip/M_rst_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.121     1.796    led_strip/M_rst_ctr_q_reg[6]
    SLICE_X3Y16          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.907 r  led_strip/M_rst_ctr_q_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.907    led_strip/M_rst_ctr_q_reg[4]_i_1_n_5
    SLICE_X3Y16          FDRE                                         r  led_strip/M_rst_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.859     2.049    led_strip/CLK
    SLICE_X3Y16          FDRE                                         r  led_strip/M_rst_ctr_q_reg[6]/C
                         clock pessimism             -0.515     1.534    
    SLICE_X3Y16          FDRE (Hold_fdre_C_D)         0.105     1.639    led_strip/M_rst_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y18    led_strip/M_bit_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y18    led_strip/M_bit_ctr_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y18    led_strip/M_bit_ctr_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y18    led_strip/M_bit_ctr_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y18    led_strip/M_bit_ctr_q_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y18    led_strip/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y18    led_strip/M_ctr_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y18    led_strip/M_ctr_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y18    led_strip/M_ctr_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    led_strip/M_bit_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    led_strip/M_bit_ctr_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    led_strip/M_bit_ctr_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    led_strip/M_bit_ctr_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    led_strip/M_bit_ctr_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    led_strip/M_bit_ctr_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    led_strip/M_bit_ctr_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    led_strip/M_bit_ctr_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    led_strip/M_bit_ctr_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    led_strip/M_bit_ctr_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    led_strip/M_pixel_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    led_strip/M_pixel_ctr_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    led_strip/M_pixel_ctr_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y17    led_strip/M_pixel_ctr_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y17    led_strip/M_pixel_ctr_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y17    led_strip/M_pixel_ctr_q_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y15    led_strip/M_rst_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y17    led_strip/M_rst_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y17    led_strip/M_rst_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y15    led_strip/M_rst_ctr_q_reg[1]/C



