
ubuntu-preinstalled/systemd-ask-password:     file format elf32-littlearm


Disassembly of section .init:

000009ac <.init>:
 9ac:	push	{r3, lr}
 9b0:	bl	fb0 <log_oom_internal@plt+0x490>
 9b4:	pop	{r3, pc}

Disassembly of section .plt:

000009b8 <version@plt-0x14>:
 9b8:	push	{lr}		; (str lr, [sp, #-4]!)
 9bc:	ldr	lr, [pc, #4]	; 9c8 <version@plt-0x4>
 9c0:	add	lr, pc, lr
 9c4:	ldr	pc, [lr, #8]!
 9c8:	andeq	r1, r1, ip, ror r5

000009cc <version@plt>:
 9cc:	add	ip, pc, #0, 12
 9d0:	add	ip, ip, #69632	; 0x11000
 9d4:	ldr	pc, [ip, #1404]!	; 0x57c

000009d8 <free@plt>:
 9d8:			; <UNDEFINED> instruction: 0xe7fd4778
 9dc:	add	ip, pc, #0, 12
 9e0:	add	ip, ip, #69632	; 0x11000
 9e4:	ldr	pc, [ip, #1392]!	; 0x570

000009e8 <log_open@plt>:
 9e8:	add	ip, pc, #0, 12
 9ec:	add	ip, ip, #69632	; 0x11000
 9f0:	ldr	pc, [ip, #1384]!	; 0x568

000009f4 <log_show_color@plt>:
 9f4:	add	ip, pc, #0, 12
 9f8:	add	ip, ip, #69632	; 0x11000
 9fc:	ldr	pc, [ip, #1376]!	; 0x560

00000a00 <log_assert_failed_unreachable_realm@plt>:
 a00:	add	ip, pc, #0, 12
 a04:	add	ip, ip, #69632	; 0x11000
 a08:	ldr	pc, [ip, #1368]!	; 0x558

00000a0c <ask_password_agent_close@plt>:
 a0c:	add	ip, pc, #0, 12
 a10:	add	ip, ip, #69632	; 0x11000
 a14:	ldr	pc, [ip, #1360]!	; 0x550

00000a18 <polkit_agent_close@plt>:
 a18:	add	ip, pc, #0, 12
 a1c:	add	ip, ip, #69632	; 0x11000
 a20:	ldr	pc, [ip, #1352]!	; 0x548

00000a24 <mac_selinux_finish@plt>:
 a24:	add	ip, pc, #0, 12
 a28:	add	ip, ip, #69632	; 0x11000
 a2c:	ldr	pc, [ip, #1344]!	; 0x540

00000a30 <sd_notifyf@plt>:
 a30:	add	ip, pc, #0, 12
 a34:	add	ip, ip, #69632	; 0x11000
 a38:	ldr	pc, [ip, #1336]!	; 0x538

00000a3c <puts@plt>:
 a3c:	add	ip, pc, #0, 12
 a40:	add	ip, ip, #69632	; 0x11000
 a44:	ldr	pc, [ip, #1328]!	; 0x530

00000a48 <strv_free_erase@plt>:
 a48:	add	ip, pc, #0, 12
 a4c:	add	ip, ip, #69632	; 0x11000
 a50:	ldr	pc, [ip, #1320]!	; 0x528

00000a54 <log_get_max_level_realm@plt>:
 a54:	add	ip, pc, #0, 12
 a58:	add	ip, ip, #69632	; 0x11000
 a5c:	ldr	pc, [ip, #1312]!	; 0x520

00000a60 <abort@plt>:
 a60:	add	ip, pc, #0, 12
 a64:	add	ip, ip, #69632	; 0x11000
 a68:	ldr	pc, [ip, #1304]!	; 0x518

00000a6c <__stack_chk_fail@plt>:
 a6c:	add	ip, pc, #0, 12
 a70:	add	ip, ip, #69632	; 0x11000
 a74:	ldr	pc, [ip, #1296]!	; 0x510

00000a78 <terminal_urlify_man@plt>:
 a78:	add	ip, pc, #0, 12
 a7c:	add	ip, ip, #69632	; 0x11000
 a80:	ldr	pc, [ip, #1288]!	; 0x508

00000a84 <parse_sec@plt>:
 a84:	add	ip, pc, #0, 12
 a88:	add	ip, ip, #69632	; 0x11000
 a8c:	ldr	pc, [ip, #1280]!	; 0x500

00000a90 <getopt_long@plt>:
 a90:	add	ip, pc, #0, 12
 a94:	add	ip, ip, #69632	; 0x11000
 a98:	ldr	pc, [ip, #1272]!	; 0x4f8

00000a9c <pager_close@plt>:
 a9c:	add	ip, pc, #0, 12
 aa0:	add	ip, ip, #69632	; 0x11000
 aa4:	ldr	pc, [ip, #1264]!	; 0x4f0

00000aa8 <ask_password_auto@plt>:
 aa8:	add	ip, pc, #0, 12
 aac:	add	ip, ip, #69632	; 0x11000
 ab0:	ldr	pc, [ip, #1256]!	; 0x4e8

00000ab4 <now@plt>:
 ab4:	add	ip, pc, #0, 12
 ab8:	add	ip, ip, #69632	; 0x11000
 abc:	ldr	pc, [ip, #1248]!	; 0x4e0

00000ac0 <log_parse_environment_realm@plt>:
 ac0:	add	ip, pc, #0, 12
 ac4:	add	ip, ip, #69632	; 0x11000
 ac8:	ldr	pc, [ip, #1240]!	; 0x4d8

00000acc <log_assert_failed_realm@plt>:
 acc:	add	ip, pc, #0, 12
 ad0:	add	ip, ip, #69632	; 0x11000
 ad4:	ldr	pc, [ip, #1232]!	; 0x4d0

00000ad8 <log_internal_realm@plt>:
 ad8:	add	ip, pc, #0, 12
 adc:	add	ip, ip, #69632	; 0x11000
 ae0:	ldr	pc, [ip, #1224]!	; 0x4c8

00000ae4 <__libc_start_main@plt>:
 ae4:	add	ip, pc, #0, 12
 ae8:	add	ip, ip, #69632	; 0x11000
 aec:	ldr	pc, [ip, #1216]!	; 0x4c0

00000af0 <__gmon_start__@plt>:
 af0:	add	ip, pc, #0, 12
 af4:	add	ip, ip, #69632	; 0x11000
 af8:	ldr	pc, [ip, #1208]!	; 0x4b8

00000afc <__cxa_finalize@plt>:
 afc:	add	ip, pc, #0, 12
 b00:	add	ip, ip, #69632	; 0x11000
 b04:	ldr	pc, [ip, #1200]!	; 0x4b0

00000b08 <strv_join_prefix@plt>:
 b08:	add	ip, pc, #0, 12
 b0c:	add	ip, ip, #69632	; 0x11000
 b10:	ldr	pc, [ip, #1192]!	; 0x4a8

00000b14 <__printf_chk@plt>:
 b14:	add	ip, pc, #0, 12
 b18:	add	ip, ip, #69632	; 0x11000
 b1c:	ldr	pc, [ip, #1184]!	; 0x4a0

00000b20 <log_oom_internal@plt>:
 b20:	add	ip, pc, #0, 12
 b24:	add	ip, ip, #69632	; 0x11000
 b28:	ldr	pc, [ip, #1176]!	; 0x498

Disassembly of section .text:

00000b2c <.text>:
     b2c:	blmi	ff6d369c <log_oom_internal@plt+0xff6d2b7c>
     b30:	push	{r1, r3, r4, r5, r6, sl, lr}
     b34:	strdlt	r4, [r9], r0
     b38:			; <UNDEFINED> instruction: 0x46054fd9
     b3c:	strcs	r5, [r0], #-2259	; 0xfffff72d
     b40:	ldrbtmi	r4, [pc], #-2776	; b48 <log_oom_internal@plt+0x28>
     b44:	movwls	r6, #30747	; 0x781b
     b48:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
     b4c:	ldrdcs	r4, [r1], -r6
     b50:	ldmpl	sl!, {r1, r2, r3, r9, sl, lr}
     b54:	ldmpl	fp!, {r0, r2, r4, sp, lr}^
     b58:	andsvs	r9, r9, r5, lsl #8
     b5c:	svc	0x004af7ff
     b60:			; <UNDEFINED> instruction: 0xf7ff4620
     b64:			; <UNDEFINED> instruction: 0xf7ffefae
     b68:	adcmi	lr, r5, #64, 30	; 0x100
     b6c:	teqhi	r8, r0, asr #5	; <UNPREDICTABLE>
     b70:			; <UNDEFINED> instruction: 0xf0002e00
     b74:			; <UNDEFINED> instruction: 0xf8df8141
     b78:			; <UNDEFINED> instruction: 0xf8dfa334
     b7c:			; <UNDEFINED> instruction: 0xf8df8334
     b80:	ldrbtmi	r9, [sl], #820	; 0x334
     b84:	ldrbtmi	r4, [r9], #1272	; 0x4f8
     b88:	bleq	3cccc <log_oom_internal@plt+0x3c1ac>
     b8c:			; <UNDEFINED> instruction: 0x46424653
     b90:			; <UNDEFINED> instruction: 0x46284631
     b94:	andlt	pc, r0, sp, asr #17
     b98:	svc	0x007af7ff
     b9c:	vmull.p8	<illegal reg q8.5>, d0, d4
     ba0:			; <UNDEFINED> instruction: 0xf5b48137
     ba4:			; <UNDEFINED> instruction: 0xf2807f85
     ba8:	ldfcsp	f0, [pc], #388	; d34 <log_oom_internal@plt+0x214>
     bac:			; <UNDEFINED> instruction: 0xf46fdd0c
     bb0:	ldrmi	r7, [ip], #-896	; 0xfffffc80
     bb4:			; <UNDEFINED> instruction: 0xf2002c08
     bb8:	ldm	pc, {r0, r1, r2, r5, r6, r8, pc}^	; <UNPREDICTABLE>
     bbc:	svcvc	0x0086f004
     bc0:	strbvs	r7, [ip, #-376]!	; 0xfffffe88
     bc4:	adceq	r5, ip, lr, asr sl
     bc8:	teqle	r1, pc, lsr ip
     bcc:	stmdacs	r0, {r0, r2, fp, ip, pc}
     bd0:	sbcshi	pc, r8, r0
     bd4:	ldreq	pc, [r5, #-111]	; 0xffffff91
     bd8:	svc	0x0036f7ff
     bdc:	vqdmull.s<illegal width 8>	q9, d0, d0
     be0:			; <UNDEFINED> instruction: 0xf7ff80d3
     be4:			; <UNDEFINED> instruction: 0xf7ffef14
     be8:			; <UNDEFINED> instruction: 0xf7ffef18
     bec:			; <UNDEFINED> instruction: 0xf7ffef58
     bf0:	blmi	fec7c860 <log_oom_internal@plt+0xfec7bd40>
     bf4:	strdlt	r5, [r4, #-140]!	; 0xffffff74
     bf8:	strcc	r4, [r3], #-2992	; 0xfffff450
     bfc:	streq	pc, [r3], #-36	; 0xffffffdc
     c00:	adcsmi	r5, r4, #16646144	; 0xfe0000
     c04:	ldmib	r4, {r0, r2, r9, ip, lr, pc}^
     c08:	strcc	r0, [r8], #-768	; 0xfffffd00
     c0c:	adcsmi	r4, r4, #152, 14	; 0x2600000
     c10:	bmi	feaf5bfc <log_oom_internal@plt+0xfeaf50dc>
     c14:	blmi	fe844bbc <log_oom_internal@plt+0xfe84409c>
     c18:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
     c1c:	blls	1dac8c <log_oom_internal@plt+0x1da16c>
     c20:			; <UNDEFINED> instruction: 0xf04f405a
     c24:			; <UNDEFINED> instruction: 0xf0400300
     c28:	andlt	r8, r9, sp, lsr #2
     c2c:	svchi	0x00f0e8bd
     c30:			; <UNDEFINED> instruction: 0xf0402c68
     c34:	stmibmi	r3!, {r0, r1, r3, r4, r8, pc}
     c38:	stmiami	r3!, {r1, r2, r9, fp, sp, pc}
     c3c:			; <UNDEFINED> instruction: 0xf8cd4479
     c40:	ldrbtmi	fp, [r8], #-24	; 0xffffffe8
     c44:	svc	0x0018f7ff
     c48:	vmlal.s8	q9, d0, d0
     c4c:	bmi	fe7e0ee4 <log_oom_internal@plt+0xfe7e03c4>
     c50:	ldmibmi	pc, {r0, sp}	; <UNPREDICTABLE>
     c54:	ldmpl	sl!, {r1, r2, r8, r9, fp, ip, pc}
     c58:	ldmdavs	r2, {r0, r3, r4, r5, r6, sl, lr}
     c5c:	svc	0x005af7ff
     c60:			; <UNDEFINED> instruction: 0xf7ff9806
     c64:	stmdals	r5, {r2, r3, r4, r5, r7, r9, sl, fp, sp, lr, pc}
     c68:			; <UNDEFINED> instruction: 0xf0002800
     c6c:	strcs	r8, [r0, #-137]	; 0xffffff77
     c70:	movwcs	lr, #6066	; 0x17b2
     c74:	andscc	pc, r0, r9, lsl #17
     c78:	blmi	fe5baa98 <log_oom_internal@plt+0xfe5b9f78>
     c7c:	ldmpl	fp!, {r1, r2, r4, r7, r9, fp, lr}^
     c80:	ldmdavs	fp, {r1, r3, r4, r5, r6, sl, lr}
     c84:			; <UNDEFINED> instruction: 0xe77f60d3
     c88:	bmi	fe513ad8 <log_oom_internal@plt+0xfe512fb8>
     c8c:	ldrbtmi	r5, [sl], #-2299	; 0xfffff705
     c90:	addsvs	r6, r3, fp, lsl r8
     c94:	blmi	fe4baa7c <log_oom_internal@plt+0xfe4b9f5c>
     c98:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
     c9c:			; <UNDEFINED> instruction: 0xe773711a
     ca0:	ldrbtmi	r4, [sl], #-2704	; 0xfffff570
     ca4:			; <UNDEFINED> instruction: 0xf0436893
     ca8:	addsvs	r0, r3, r1, lsl #6
     cac:	bmi	fe3baa64 <log_oom_internal@plt+0xfe3b9f44>
     cb0:	ldmvs	r3, {r1, r3, r4, r5, r6, sl, lr}
     cb4:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
     cb8:			; <UNDEFINED> instruction: 0xe7656093
     cbc:	ldrbtmi	r4, [sl], #-2699	; 0xfffff575
     cc0:			; <UNDEFINED> instruction: 0xf0436893
     cc4:	addsvs	r0, r3, r4, lsl #6
     cc8:	blmi	fe0baa48 <log_oom_internal@plt+0xfe0b9f28>
     ccc:	ldmpl	ip!, {r3, r7, r8, fp, lr}^
     cd0:	stmdavs	r0!, {r0, r3, r4, r5, r6, sl, lr}
     cd4:	mrc	7, 6, APSR_nzcv, cr6, cr15, {7}
     cd8:			; <UNDEFINED> instruction: 0xf6bf2800
     cdc:	andcs	sl, r0, r5, asr pc
     ce0:	mrc	7, 5, APSR_nzcv, cr8, cr15, {7}
     ce4:			; <UNDEFINED> instruction: 0xf77f2802
     ce8:	stmdavs	r0!, {r0, r4, r5, r6, r8, r9, sl, fp, sp, pc}
     cec:	stfmis	f2, [r1], {22}
     cf0:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
     cf4:	cmncs	sl, #128, 20	; 0x80000
     cf8:	strls	r4, [r1], #-1148	; 0xfffffb84
     cfc:	ldrbtmi	r4, [sl], #-3199	; 0xfffff381
     d00:	andls	r3, r2, r4, lsl r2
     d04:	andcs	r4, r3, ip, ror r4
     d08:	strtmi	r9, [r2], -r0, lsl #4
     d0c:			; <UNDEFINED> instruction: 0xf7ff4402
     d10:	strmi	lr, [r5], -r4, ror #29
     d14:			; <UNDEFINED> instruction: 0xf7ffe002
     d18:			; <UNDEFINED> instruction: 0x4605ee5a
     d1c:	ldclle	13, cr2, [sl, #-0]
     d20:	ldrbtmi	r4, [lr], #-3703	; 0xfffff189
     d24:	strmi	lr, [r0, #-2518]	; 0xfffff62a
     d28:	movweq	lr, #23124	; 0x5a54
     d2c:	blmi	1d7523c <log_oom_internal@plt+0x1d7471c>
     d30:	ldrbtmi	r4, [fp], #-2165	; 0xfffff78b
     d34:	strmi	lr, [r0, #-2509]	; 0xfffff633
     d38:	cfstrsge	mvf4, [r5], {120}	; 0x78
     d3c:	ldmib	r0, {r0, r3, r4, r7, fp, sp, lr}^
     d40:	tstls	r2, r2, lsl #6
     d44:	stmdbvs	r0, {r0, fp, sp, lr}^
     d48:			; <UNDEFINED> instruction: 0xf7ff9403
     d4c:	cdpne	14, 0, cr14, cr4, cr14, {5}
     d50:			; <UNDEFINED> instruction: 0x9c05db39
     d54:	lgnmi<illegal precision>p	f3, f4
     d58:	stclmi	12, cr3, [sp, #-16]!
     d5c:	ldrbtmi	r4, [sp], #-1150	; 0xfffffb82
     d60:	stmdbvc	fp!, {r0, r1, sp, lr, pc}
     d64:			; <UNDEFINED> instruction: 0xf43f2b00
     d68:			; <UNDEFINED> instruction: 0xf854af7e
     d6c:	stmdacs	r0, {r2, r8, r9, sl, fp}
     d70:	svcge	0x0079f43f
     d74:	blcs	1fe48 <log_oom_internal@plt+0x1f328>
     d78:			; <UNDEFINED> instruction: 0xf7ffd1f3
     d7c:	ldrb	lr, [r0, r0, ror #28]!
     d80:	str	r2, [lr, -r0, lsl #10]!
     d84:	ldreq	pc, [r5, #-111]	; 0xffffff91
     d88:	rsbmi	r4, sl, #1605632	; 0x188000
     d8c:	ldrbtmi	r2, [r9], #-0
     d90:	mcr	7, 2, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
     d94:	blmi	183aa30 <log_oom_internal@plt+0x1839f10>
     d98:	stmdbmi	r0!, {r3, r4, r6, r9, sl, lr}^
     d9c:	ldrbtmi	r2, [fp], #-545	; 0xfffffddf
     da0:	movwcc	r4, #50297	; 0xc479
     da4:			; <UNDEFINED> instruction: 0xf7ff3103
     da8:			; <UNDEFINED> instruction: 0x4605eebc
     dac:			; <UNDEFINED> instruction: 0xf7ff9806
     db0:			; <UNDEFINED> instruction: 0xe7b3ee16
     db4:			; <UNDEFINED> instruction: 0xf7ff2001
     db8:	ldmib	r6, {r1, r2, r3, r4, r5, r6, r9, sl, fp, sp, lr, pc}^
     dbc:	stmiane	r4, {r9, ip, sp}^
     dc0:	streq	lr, [r2, #-2881]	; 0xfffff4bf
     dc4:			; <UNDEFINED> instruction: 0x2000e7b3
     dc8:	mcr	7, 2, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
     dcc:	ldcle	8, cr2, [ip], #-8
     dd0:	rsclt	r4, sp, #1342177286	; 0x50000006
     dd4:	stmdals	r5, {r0, r2, r3, r5, r6, r9, lr}
     dd8:			; <UNDEFINED> instruction: 0xf47f2800
     ddc:			; <UNDEFINED> instruction: 0xe6fdaefd
     de0:	strtmi	r4, [r0], -pc, asr #20
     de4:	cmpcs	r7, #5056	; 0x13c0
     de8:	ldrbtmi	r4, [sl], #-2383	; 0xfffff6b1
     dec:	andcc	r4, r3, #2097152000	; 0x7d000000
     df0:	strls	r4, [r0, #-1145]	; 0xfffffb87
     df4:	mcr	7, 3, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
     df8:	ldrtmi	r4, [r0], -ip, asr #20
     dfc:	cmpcs	r8, #76, 24	; 0x4c00
     e00:	ldrbtmi	r4, [sl], #-2380	; 0xfffff6b4
     e04:	andcc	r4, r3, #124, 8	; 0x7c000000
     e08:	strls	r4, [r0], #-1145	; 0xfffffb87
     e0c:	mrc	7, 2, APSR_nzcv, cr14, cr15, {7}
     e10:	ldmpl	fp!, {r0, r3, r6, r8, r9, fp, lr}^
     e14:	addmi	r6, r5, #24, 16	; 0x180000
     e18:	stmdbmi	r8, {r1, r7, r8, sl, fp, ip, lr, pc}^
     e1c:	bl	19278c <log_oom_internal@plt+0x191c6c>
     e20:	ldrbtmi	r0, [r9], #-128	; 0xffffff80
     e24:	mrc	7, 3, APSR_nzcv, cr0, cr15, {7}
     e28:	ldrbtmi	r4, [sl], #-2629	; 0xfffff5bb
     e2c:	stmdacs	r0, {r4, r6, r8, sp, lr}
     e30:	svcge	0x0076f47f
     e34:	addscs	r4, r5, #68608	; 0x10c00
     e38:	ldrbtmi	r4, [fp], #-2371	; 0xfffff6bd
     e3c:	tstcc	r4, #2030043136	; 0x79000000
     e40:			; <UNDEFINED> instruction: 0xf7ff3103
     e44:	strmi	lr, [r5], -lr, ror #28
     e48:	bmi	103abf0 <log_oom_internal@plt+0x103a0d0>
     e4c:	stmdami	r0, {r0, r5, r9, sl, lr}^
     e50:	stclmi	3, cr2, [r0, #-704]	; 0xfffffd40
     e54:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
     e58:	ldrbtmi	r3, [sp], #-544	; 0xfffffde0
     e5c:	strcs	lr, [r0, #-2509]	; 0xfffff633
     e60:	andcs	r1, r3, r2, asr #25
     e64:	mrc	7, 1, APSR_nzcv, cr8, cr15, {7}
     e68:	ldr	r4, [r4, r5, lsl #12]!
     e6c:	orrcs	r4, pc, #237568	; 0x3a000
     e70:	andcs	r4, r0, sl, lsr ip
     e74:	ldrbtmi	r4, [sl], #-2362	; 0xfffff6c6
     e78:	andcc	r4, r3, #124, 8	; 0x7c000000
     e7c:	strls	r4, [r0], #-1145	; 0xfffffb87
     e80:	ldc	7, cr15, [lr, #1020]!	; 0x3fc
     e84:	ldcl	7, cr15, [r2, #1020]!	; 0x3fc
     e88:	bmi	d93ad8 <log_oom_internal@plt+0xd92fb8>
     e8c:	ldrbtmi	r5, [sl], #-2299	; 0xfffff705
     e90:	andsvs	r6, r3, fp, lsl r8
     e94:	svclt	0x0000e678
     e98:	andeq	r1, r1, r0, lsl r4
     e9c:	andeq	r0, r0, r0, lsl #1
     ea0:	strdeq	r1, [r1], -lr
     ea4:	muleq	r0, r4, r0
     ea8:	andeq	r0, r0, r8, lsl #1
     eac:	andeq	r1, r1, lr, ror #3
     eb0:	andeq	r0, r0, r0, ror r8
     eb4:	muleq	r1, r6, r4
     eb8:	muleq	r0, r8, r0
     ebc:	muleq	r0, ip, r0
     ec0:	andeq	r1, r1, r8, lsr #6
     ec4:	andeq	r0, r0, r4, asr #9
     ec8:	andeq	r0, r0, r2, asr #9
     ecc:	andeq	r0, r0, ip, lsr #1
     ed0:	andeq	r0, r0, r4, asr #9
     ed4:	muleq	r0, r0, r0
     ed8:	muleq	r1, ip, r3
     edc:	andeq	r1, r1, lr, lsl #7
     ee0:	andeq	r1, r1, r2, lsl #7
     ee4:	andeq	r1, r1, r2, ror #6
     ee8:	andeq	r1, r1, r4, asr r3
     eec:	andeq	r1, r1, r6, asr #6
     ef0:	andeq	r1, r1, r4, lsr r3
     ef4:	andeq	r0, r0, r0, asr #13
     ef8:	andeq	r0, r0, lr, lsl #15
     efc:	andeq	r0, r0, r4, asr #7
     f00:	andeq	r1, r1, r2, ror #5
     f04:	ldrdeq	r1, [r1], -r2
     f08:	andeq	r1, r1, r4, ror #5
     f0c:	andeq	r1, r1, r0, asr #5
     f10:			; <UNDEFINED> instruction: 0x000112be
     f14:	andeq	r0, r0, lr, lsl #13
     f18:	andeq	r0, r0, lr, ror #13
     f1c:	andeq	r0, r0, r8, lsr #6
     f20:	ldrdeq	r0, [r0], -lr
     f24:	andeq	r0, r0, r0, lsr #13
     f28:	strdeq	r0, [r0], -ip
     f2c:	andeq	r0, r0, r6, asr #5
     f30:	andeq	r0, r0, r8, lsl #13
     f34:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     f38:	andeq	r0, r0, r4, lsl #1
     f3c:	ldrdeq	r0, [r0], -r6
     f40:	strdeq	r1, [r1], -r2
     f44:	andeq	r0, r0, r2, asr r6
     f48:	andeq	r0, r0, ip, lsl #5
     f4c:	andeq	r0, r0, r8, lsr r6
     f50:	andeq	r0, r0, r2, ror r2
     f54:	andeq	r0, r0, r2, lsr #11
     f58:	andeq	r0, r0, r2, asr r2
     f5c:	andeq	r0, r0, r4, lsl r6
     f60:	andeq	r0, r0, r4, ror #10
     f64:	andeq	r1, r1, lr, lsl #3
     f68:	bleq	3d0ac <log_oom_internal@plt+0x3c58c>
     f6c:	cdpeq	0, 0, cr15, cr0, cr15, {2}
     f70:	strbtmi	fp, [sl], -r2, lsl #24
     f74:	strlt	fp, [r1], #-1028	; 0xfffffbfc
     f78:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
     f7c:	ldrmi	sl, [sl], #776	; 0x308
     f80:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
     f84:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
     f88:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
     f8c:			; <UNDEFINED> instruction: 0xf85a4b06
     f90:	stmdami	r6, {r0, r1, ip, sp}
     f94:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
     f98:	stc	7, cr15, [r4, #1020]!	; 0x3fc
     f9c:	stcl	7, cr15, [r0, #-1020]!	; 0xfffffc04
     fa0:	andeq	r0, r1, r4, lsr #31
     fa4:	andeq	r0, r0, r8, lsr #1
     fa8:	andeq	r0, r0, r0, lsr #1
     fac:	andeq	r0, r0, ip, lsl #1
     fb0:	ldr	r3, [pc, #20]	; fcc <log_oom_internal@plt+0x4ac>
     fb4:	ldr	r2, [pc, #20]	; fd0 <log_oom_internal@plt+0x4b0>
     fb8:	add	r3, pc, r3
     fbc:	ldr	r2, [r3, r2]
     fc0:	cmp	r2, #0
     fc4:	bxeq	lr
     fc8:	b	af0 <__gmon_start__@plt>
     fcc:	andeq	r0, r1, r4, lsl #31
     fd0:	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
     fd4:	blmi	1d2ff4 <log_oom_internal@plt+0x1d24d4>
     fd8:	bmi	1d21c0 <log_oom_internal@plt+0x1d16a0>
     fdc:	addmi	r4, r3, #2063597568	; 0x7b000000
     fe0:	andle	r4, r3, sl, ror r4
     fe4:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
     fe8:	ldrmi	fp, [r8, -r3, lsl #2]
     fec:	svclt	0x00004770
     ff0:	andeq	r1, r1, r8, lsr r0
     ff4:	andeq	r1, r1, r4, lsr r0
     ff8:	andeq	r0, r1, r0, ror #30
     ffc:	andeq	r0, r0, r4, lsr #1
    1000:	stmdbmi	r9, {r3, fp, lr}
    1004:	bmi	2521ec <log_oom_internal@plt+0x2516cc>
    1008:	bne	2521f4 <log_oom_internal@plt+0x2516d4>
    100c:	svceq	0x00cb447a
    1010:			; <UNDEFINED> instruction: 0x01a1eb03
    1014:	andle	r1, r3, r9, asr #32
    1018:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    101c:	ldrmi	fp, [r8, -r3, lsl #2]
    1020:	svclt	0x00004770
    1024:	andeq	r1, r1, ip
    1028:	andeq	r1, r1, r8
    102c:	andeq	r0, r1, r4, lsr pc
    1030:	strheq	r0, [r0], -r4
    1034:	blmi	2ae45c <log_oom_internal@plt+0x2ad93c>
    1038:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    103c:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    1040:	blmi	26f5f4 <log_oom_internal@plt+0x26ead4>
    1044:	ldrdlt	r5, [r3, -r3]!
    1048:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    104c:			; <UNDEFINED> instruction: 0xf7ff6818
    1050:			; <UNDEFINED> instruction: 0xf7ffed56
    1054:	blmi	1c0f58 <log_oom_internal@plt+0x1c0438>
    1058:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    105c:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    1060:	ldrdeq	r0, [r1], -lr
    1064:	andeq	r0, r1, r4, lsl #30
    1068:	strheq	r0, [r0], -r8
    106c:			; <UNDEFINED> instruction: 0x00010fb2
    1070:			; <UNDEFINED> instruction: 0x00010fbe
    1074:	svclt	0x0000e7c4
    1078:			; <UNDEFINED> instruction: 0xf7ff6800
    107c:	svclt	0x0000bcad
    1080:	mvnsmi	lr, #737280	; 0xb4000
    1084:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    1088:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    108c:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    1090:	stc	7, cr15, [ip], {255}	; 0xff
    1094:	blne	1d92290 <log_oom_internal@plt+0x1d91770>
    1098:	strhle	r1, [sl], -r6
    109c:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    10a0:	svccc	0x0004f855
    10a4:	strbmi	r3, [sl], -r1, lsl #8
    10a8:	ldrtmi	r4, [r8], -r1, asr #12
    10ac:	adcmi	r4, r6, #152, 14	; 0x2600000
    10b0:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    10b4:	svclt	0x000083f8
    10b8:	ldrdeq	r0, [r1], -lr
    10bc:	ldrdeq	r0, [r1], -r4
    10c0:	svclt	0x00004770

Disassembly of section .fini:

000010c4 <.fini>:
    10c4:	push	{r3, lr}
    10c8:	pop	{r3, pc}
