/home/andrey/FYP/PMU-FYP/ethernet-master/src/fifo_writer.sv {0 {vlog -work work -sv -stats=none /home/andrey/FYP/PMU-FYP/ethernet-master/src/fifo_writer.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module fifo_writer
** Error (suppressible): (vlog-13215) /home/andrey/FYP/PMU-FYP/ethernet-master/src/fifo_writer.sv(17): Assignment pattern element 'RAM[0:6]':  Cannot assign an unpacked type 'reg[31:0] $[0:6]' to a packed type 'reg[31:0]'.
** Error (suppressible): /home/andrey/FYP/PMU-FYP/ethernet-master/src/fifo_writer.sv(17): (vlog-13174) Illegal assignment pattern. The number of elements (2) doesn't match with the type's width (8).

} {} {}} /home/andrey/FYP/PMU-FYP/ethernet-master/testbenches/fifo_writer_tb.sv {1 {vlog -work work -sv -stats=none /home/andrey/FYP/PMU-FYP/ethernet-master/testbenches/fifo_writer_tb.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module tb

Top level modules:
	tb

} {} {}} /home/andrey/FYP/PMU-FYP/ethernet-master/ethernet-master.sv {1 {vlog -work work -sv -stats=none /home/andrey/FYP/PMU-FYP/ethernet-master/ethernet-master.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module ethernet_master

Top level modules:
	ethernet_master

} {} {}}
