// Seed: 769578171
`timescale 1ps / 1 ps
module module_0 (
    input logic id_0,
    input logic id_1,
    input id_2,
    input logic id_3,
    output id_4
);
  assign id_4 = 1;
  assign id_4 = 1;
endmodule
