/****************************************************************************************************//**
 * Copyright (c) 2017 - 2025 SiliconWorks LIMITED
 *
 * file : MFTP.h
 * created on : 17. 4. 2017
 * Author : mhjang
 *
 * All rights reserved.
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions are met:
 * - Redistributions of source code must retain the above copyright
 *   notice, this list of conditions and the following disclaimer.
 *   - Redistributions in binary form must reproduce the above copyright
 *   notice, this list of conditions and the following disclaimer in the
 *   documentation and/or other materials provided with the distribution.
 * - Neither the name of SiW nor the names of its contributors may be used
 *   to endorse or promote products derived from this software without
 *   specific prior written permission.
 * *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
 * ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
 * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGE.
 *******************************************************************************************************/

/** @addtogroup MFTP
  * @{
  */

#ifndef _MFTP_H_
#define _MFTP_H_

#ifdef __cplusplus
extern "C" {
#endif


/* -------------------------  Interrupt Number Definition  ------------------------ */

typedef enum {
/* -------------------  Cortex-M3 Processor Exceptions Numbers  ------------------- */
  Reset_IRQn                    = -15,              /*!<   1  Reset Vector, invoked on Power up and warm reset                 */
  NonMaskableInt_IRQn           = -14,              /*!<   2  Non maskable Interrupt, cannot be stopped or preempted           */
  HardFault_IRQn                = -13,              /*!<   3  Hard Fault, all classes of Fault                                 */
  MemoryManagement_IRQn         = -12,              /*!<   4  Memory Management, MPU mismatch, including Access Violation
                                                         and No Match                                                          */
  BusFault_IRQn                 = -11,              /*!<   5  Bus Fault, Pre-Fetch-, Memory Access Fault, other address/memory
                                                         related Fault                                                         */
  UsageFault_IRQn               = -10,              /*!<   6  Usage Fault, i.e. Undef Instruction, Illegal State Transition    */
  SVCall_IRQn                   =  -5,              /*!<  11  System Service Call via SVC instruction                          */
  DebugMonitor_IRQn             =  -4,              /*!<  12  Debug Monitor                                                    */
  PendSV_IRQn                   =  -2,              /*!<  14  Pendable request for system service                              */
  SysTick_IRQn                  =  -1,              /*!<  15  System Tick Timer                                                */
/* -----------------------  MFTP Specific Interrupt Numbers  ----------------------- */
  WDT_IRQn                      =   0,              /*!<   0  WatchDog Timer                                              */
  EXTI0_IRQn                    =   1,              /*!<   1  EXTI0                                                            */
  EXTI1_IRQn                    =   2,              /*!<   2  EXTI1                                                            */
  TIMER_IRQn                    =   3,              /*!<   3  TIMER                                                           */
  I2C_IRQn                      =   4,              /*!<   6  I2C                                                              */
  TSPI_IRQn                     =   5,              /*!<   8  TSPI                                                        */
  USB_IRQn                      =   6,              /*!<   5  USB                                                              */
  PWMDRV_IRQn                   =   7,              /*!<   4  PWMDRV                                                            */
  MSPI_IRQn                     =   8,              /*!<   9  MSPI                                                        */
  GPDMA_IRQn                    =   9,              /*!<  10  GPDMA                                                            */
  DSP_A_IRQn                    =  10,              /*!<  11  DSPA(LGD)                                                            */
  DSP_B_IRQn                    =  11,              /*!<  11  DSPB(SiW)                                                            */
  PLL_IRQn                      =  12,              /*!<   7  PLL                                                  */
  FLITF_IRQn                    =  13               /*!<  12  FLITF                                                            */
} IRQn_Type;


/** @addtogroup Configuration_of_CMSIS
  * @{
  */


/* ================================================================================ */
/* ================      Processor and Core Peripheral Section     ================ */
/* ================================================================================ */

/* ----------------Configuration of the Cortex-M3 Processor and Core Peripherals---------------- */
#define __CM3_REV                 0x0201            /*!< Cortex-M3 Core Revision                                               */
#define __MPU_PRESENT                  0            /*!< MPU present or not                                                    */
#define __NVIC_PRIO_BITS               3            /*!< Number of Bits used for Priority Levels                               */
#define __Vendor_SysTickConfig         0            /*!< Set to 1 if different SysTick Config is used                          */
/** @} */ /* End of group Configuration_of_CMSIS */

#include <core_cm3.h>                               /*!< Cortex-M3 processor and core peripherals                              */

#if defined ( __CC_ARM   )
#define __BITBAND					__attribute__ ((bitband))
#define __PACKED                    __attribute__ ((packed))
#define __ALIGNED4                  __attribute__ ((aligned(4)))
#define __INTERRUPT                 __attribute__ ((interrupt))
#define __WEAK                      __attribute__ ((weak))
#elif defined ( __ICCARM__ )
#define __NOP           __no_operation                              /*!< no operation intrinsic in IAR Compiler */

#elif defined ( __GNUC__ )
#define __BITBAND					__attribute__ ((bitband))
#define __PACKED                    __attribute__ ((packed))
#define __ALIGNED4                  __attribute__ ((aligned(4)))
#define __INTERRUPT                 __attribute__ ((interrupt))
#define __WEAK                      __attribute__ ((weak))
#endif
/* ================================================================================ */
/* ================       Device Specific Peripheral Section       ================ */
/* ================================================================================ */


/** @addtogroup Device_Peripheral_Registers
  * @{
  */


/* -------------------  Start of section using anonymous unions  ------------------ */
#if defined(__CC_ARM)
  #pragma anon_unions
#elif defined(__ICCARM__)
  #pragma language=extended
#elif defined(__GNUC__)
  /* anonymous unions are enabled by default */
#elif defined(__TMS470__)
/* anonymous unions are enabled by default */
#elif defined(__TASKING__)
  #pragma warning 586
#else
  #warning Not supported compiler type
#endif


/* --------------------  End of section using anonymous unions  ------------------- */
#if defined(__CC_ARM)

#elif defined(__ICCARM__)
  /* leave anonymous unions enabled */
#elif defined(__GNUC__)
  /* anonymous unions are enabled by default */
#elif defined(__TMS470__)
  /* anonymous unions are enabled by default */
#elif defined(__TASKING__)
  #pragma warning restore
#else
  #warning Not supported compiler type
#endif

/*
Code Memory
FLASH: 128kB
0x00000000~0x0001FFFF

Code Memory
SRAM: 64kB
0x10000000~0x1000FFFF

System Memory
SRAM: 64kB
0x20000000~0x2000FFFF

System Memory
SRAM: 32kB
0x20010000~0x20017FFF

System Memory
SRAM: 32kB
0x20018000~0x2001FFFF

MSPI Memory
SRAM: 64kB
0x20020000~0x2002FFFF
*/

/* ============================================= */
/* ===========    F/W & BOOT Size    =========== */
/* ============================================= */
#define FLASH_SIZE					( 128 * 1024 )

#define FW_SECTOR_SIZE				( 112 * 1024 )
#define ECC_SECTOR_SIZE				(   6 * 1024 )
#define BOOT_SECTOR_SIZE			(  10 * 1024 )

#define FW_CODE_MAX_SIZE			( 108 * 1024 )
#define ECC_CODE_MAX_SIZE			(   5 * 1024 )
#define BOOT_CODE_MAX_SIZE			(   9 * 1024 )
	
#define ECC_CODE_SIZE				(		   3 )	//   3byte
#define ECC_BLOCK_SIZE				( 		 256 )	// 256byte
#define ECC_SPARE_SIZE				( FW_CODE_MAX_SIZE / ECC_BLOCK_SIZE * ECC_CODE_SIZE )

/* ============================================ */
/* ===========    ECC Memory Map    =========== */
/* ============================================ */
#define	BASEADDR_FW					0x00004000UL	
#define	BASEADDR_FW_CRC				0x0001FC00UL	
#define	BASEADDR_FW_ECC_1			0x0001F000UL	
#define	BASEADDR_FW_ECC_2			0x0001F600UL
#define BASEADDR_BOOT				0x00001800UL
#define BASEADDR_BOOT_CRC			0x00003F80UL
#define BASEADDR_BOOT_ECC_1			0x00003C00UL
#define BASEADDR_BOOT_ECC_2			0x00003D00UL
#define BASEADDR_BOOT_INFO_1		0x00003E00UL
#define BASEADDR_BOOT_INFO_2		0x00003E80UL
#define BASEADDR_BOOT_INFO_3		0x00003F00UL

#define BASEADDR_FW_ERROR			0x000017F4UL
#define BASEADDR_BOOT_INFO_ERROR	0x000017F0UL

/* ============================================================================================ */
/* ===================================    ECC Declaration    ================================== */
/* ============================================================================================ */
#define BACKUP_FW_CRC				((BACKUP_CRC_TypeDef	*) 		BASEADDR_FW_CRC				)
#define BACKUP_BOOT_CRC        		((BACKUP_CRC_TypeDef	*) 		BASEADDR_BOOT_CRC			)
#define BACKUP_BOOT_INFO_1          ((BACKUP_INFO_TypeDef	*) 		BASEADDR_BOOT_INFO_1		)
#define BACKUP_BOOT_INFO_2         	((BACKUP_INFO_TypeDef	*) 		BASEADDR_BOOT_INFO_2		)
#define BACKUP_BOOT_INFO_3          ((BACKUP_INFO_TypeDef	*) 		BASEADDR_BOOT_INFO_3		)
#define BACKUP_BOOT_INFO_ERROR		((BACKUP_INFO_ERROR_TypeDef	*)	BASEADDR_BOOT_INFO_ERROR	)


/* ================================================================================ */
/* ================              Peripheral memory map             ================ */
/* ================================================================================ */
#define BASE_INFO                       0x00020000UL

#define BASE_SRAM1                      0x20000000UL
#define BASE_SRAM2                      0x20010000UL
#define BASE_SRAM3                      0x20018000UL
#define BASE_MSPI_SRAM					0x20020000UL

#define BASE_SCRB                       0x40000000UL
#define BASE_FLITF                      0x40001000UL
#define BASE_I2C                        0x40002000UL
#define BASE_TSPI                       0x40003000UL
#define BASE_PWMDRV                     0x40004000UL
#define BASE_MSPI                       0x40005000UL
#define BASE_TIMER                      0x40006000UL
#define BASE_GPIO                       0x40007000UL
#define BASE_UWDT                       0x40008000UL
#define BASE_HWACC                      0x40009000UL
#define BASE_SIW						0x4000A000UL
#define BASE_LWDT                       0x4000B000UL

#define BASE_GPDMA                      0x40020000UL
#define BASE_USB                        0x40030000UL


/* ================================================================================ */
/* ================             Peripheral declaration             ================ */
/* ================================================================================ */
#define INFO                            ((INFO_TypeDef        *) BASE_INFO  )
#define SCRB                            ((tSCRB_CtrlReg_t     *) BASE_SCRB  )
#define FLITF                           ((FLITF_TypeDef       *) BASE_FLITF )
//#define SYSCFG                          ((tSYSCFG_CtrlReg_t   *) BASE_FLITF )
#define I2C                             ((tI2C_CtrlReg_t      *) BASE_I2C   )
#define TSPI                            ((TSPI_TypeDef        *) BASE_TSPI  )
#define PWMDRV                          ((PWMDRV_TypeDef      *) BASE_PWMDRV)
#define MSPI                            ((MSPI_TypeDef        *) BASE_MSPI  )
#define TIMER                           ((tTIMER_CtrlReg_t    *) BASE_TIMER )
#define GPIO                            ((tGPIO_CtrlReg_t     *) BASE_GPIO)
#define UWDT                            ((WDT_TypeDef         *) BASE_UWDT  )
#define LWDT                            ((WDT_TypeDef         *) BASE_LWDT  )
#define DSPA                            ((tDSPA_CtrlReg_t     *) BASE_HWACC )
#define DSP_CON                         ((DSP_CONTROL_TypeDef *) BASE_SIW   )
#define GPDMA                           ((GDMA_TypeDef        *) BASE_GDMA )
#define USB_HC							((USB_HC_TypeDef      *) BASE_USB  )
#define USB_OTG							((USB_OTG_TypeDef     *) (BASE_USB+0x80))
#define USB_GLOBAL						((USB_GLOBAL_TypeDef  *) (BASE_USB+0xC0))
#define USB_DEVICE						((USB_DEVICE_TypeDef  *) (BASE_USB+0x100))

/* -------------------  Include System Peripheral CMSIS Definition ------------------ */
#include "../scrb/_scrb.h"
#include "_gpio.h"
#include "_timer.h"
#include "_i2c.h"
#include "_dma.h"
#include "../wdgt/_wdgt.h"
#include "_flitf.h"
#include "_mspi.h"
#include "_tspi.h"
#include "_dspA.h"
#include "_pwmdrv.h"
#include "_dsp.h"


/** @} */ /* End of group Device_Peripheral_Registers */
/** @} */ /* End of group MFTP */
/** @} */ /* End of group LG Display */

/** @addtogroup Exported_macro
  * @{
  */
#define HW_REG(addr) (*((volatile unsigned long *)(addr)))
#define READ_MEMORY32(Reg)		(*(__IO uint32_t*)Reg)
#define READ_MEMORY16(Reg)		(*(__IO uint16_t*)Reg)
#define READ_MEMORY8(Reg)		(*(__IO uint8_t*)Reg)
#define WRITE_MEMORY32(reg,value) 	(READ_MEMORY32(reg) = value)
#define WRITE_MEMORY16(reg,value) 	(READ_MEMORY16(reg) = value)
#define WRITE_MEMORY8(reg,value)		(READ_MEMORY8(reg) = value)
#define SET_BIT(REG, BIT)     ((REG) |= (BIT))
#define CLEAR_BIT(REG, BIT)   ((REG) &= ~(BIT))
#define READ_BIT(REG, BIT)    ((REG) & (BIT))
#define CLEAR_REG(REG)        ((REG) = (0x0))
#define WRITE_REG(REG, VAL)   ((REG) = (VAL))
#define READ_REG(REG)         ((REG))
#define MODIFY_REG(REG, CLEARMASK, SETMASK)  WRITE_REG((REG), (((READ_REG(REG)) & (~(CLEARMASK))) | (SETMASK)))

#define __I     volatile const            /*!< defines 'read only' permissions      */
#define __O     volatile                  /*!< defines 'write only' permissions     */
#define __IO    volatile                  /*!< defines 'read / write' permissions   */

/* -------------------  Bit Definition ------------------ */
#define BIT0		((uint32_t)0x0000000000000001) /** Bit 0 select mask */
#define BIT1		((uint32_t)0x0000000000000002) /** Bit 1 select mask */
#define BIT2		((uint32_t)0x0000000000000004) /** Bit 2 select mask */
#define BIT3		((uint32_t)0x0000000000000008) /** Bit 3 select mask */
#define BIT4		((uint32_t)0x0000000000000010) /** Bit 4 select mask */
#define BIT5		((uint32_t)0x0000000000000020) /** Bit 5 select mask */
#define BIT6		((uint32_t)0x0000000000000040) /** Bit 6 select mask */
#define BIT7		((uint32_t)0x0000000000000080) /** Bit 7 select mask */
#define BIT8		((uint32_t)0x0000000000000100) /** Bit 8 select mask */
#define BIT9		((uint32_t)0x0000000000000200) /** Bit 9 select mask */
#define BIT10		((uint32_t)0x0000000000000400) /** Bit 10 select mask */
#define BIT11		((uint32_t)0x0000000000000800) /** Bit 11 select mask */
#define BIT12		((uint32_t)0x0000000000001000) /** Bit 12 select mask */
#define BIT13		((uint32_t)0x0000000000002000) /** Bit 13 select mask */
#define BIT14		((uint32_t)0x0000000000004000) /** Bit 14 select mask */
#define BIT15		((uint32_t)0x0000000000008000) /** Bit 15 select mask */
#define BIT16		((uint32_t)0x0000000000010000) /** Bit 16 select mask */
#define BIT17		((uint32_t)0x0000000000020000) /** Bit 17 select mask */
#define BIT18		((uint32_t)0x0000000000040000) /** Bit 18 select mask */
#define BIT19		((uint32_t)0x0000000000080000) /** Bit 19 select mask */
#define BIT20		((uint32_t)0x0000000000100000) /** Bit 20 select mask */
#define BIT21		((uint32_t)0x0000000000200000) /** Bit 21 select mask */
#define BIT22		((uint32_t)0x0000000000400000) /** Bit 22 select mask */
#define BIT23		((uint32_t)0x0000000000800000) /** Bit 23 select mask */
#define BIT24		((uint32_t)0x0000000001000000) /** Bit 24 select mask */
#define BIT25		((uint32_t)0x0000000002000000) /** Bit 25 select mask */
#define BIT26		((uint32_t)0x0000000004000000) /** Bit 26 select mask */
#define BIT27		((uint32_t)0x0000000008000000) /** Bit 27 select mask */
#define BIT28		((uint32_t)0x0000000010000000) /** Bit 28 select mask */
#define BIT29		((uint32_t)0x0000000020000000) /** Bit 29 select mask */
#define BIT30		((uint32_t)0x0000000040000000) /** Bit 30 select mask */
#define BIT31		((uint32_t)0x0000000080000000) /** Bit 31 select mask */
#define BIT32		((uint64_t)0x0000000100000000) /** Bit 32 select mask */
#define BIT33		((uint64_t)0x0000000200000000) /** Bit 33 select mask */
#define BIT34		((uint64_t)0x0000000400000000) /** Bit 34 select mask */
#define BIT35		((uint64_t)0x0000000800000000) /** Bit 35 select mask */
#define BIT36		((uint64_t)0x0000001000000000) /** Bit 36 select mask */
#define BIT37		((uint64_t)0x0000002000000000) /** Bit 37 select mask */
#define BIT38		((uint64_t)0x0000004000000000) /** Bit 38 select mask */
#define BIT39		((uint64_t)0x0000008000000000) /** Bit 39 select mask */
#define BIT40		((uint64_t)0x0000010000000000) /** Bit 40 select mask */
#define BIT41		((uint64_t)0x0000020000000000) /** Bit 41 select mask */
#define BIT42		((uint64_t)0x0000040000000000) /** Bit 42 select mask */
#define BIT43		((uint64_t)0x0000080000000000) /** Bit 43 select mask */
#define BIT44		((uint64_t)0x0000100000000000) /** Bit 44 select mask */
#define BIT45		((uint64_t)0x0000200000000000) /** Bit 45 select mask */
#define BIT46		((uint64_t)0x0000400000000000) /** Bit 46 select mask */
#define BIT(X)		(1<<(X)) /** Bit X select mask */
#ifndef _BV
#define _BV( x )            ( 1 << (x) )
#endif
#define x_BV( x )           0


#define BYTE7(X)    ((X & 0xff00000000000000) >> 56)
#define BYTE6(X)    ((X & 0x00ff000000000000) >> 48)
#define BYTE5(X)    ((X & 0x0000ff0000000000) >> 40)
#define BYTE4(X)    ((X & 0x000000ff00000000) >> 32)
#define BYTE3(X)    ((X & 0x00000000ff000000) >> 24)
#define BYTE2(X)    ((X & 0x0000000000ff0000) >> 16)
#define BYTE1(X)    ((X & 0x000000000000ff00) >> 8)
#define BYTE0(X)    ((X & 0x00000000000000ff) >> 0)

#define SHORT0(X)   ((X & 0x000000000000FFFF) >>  0)
#define SHORT1(X)   ((X & 0x00000000FFFF0000) >>  16)
#define SHORT2(X)   ((X & 0x0000FFFF00000000) >>  32)
#define SHORT3(X)   ((X & 0xFFFF000000000000) >>  48)

#define WORD0(X)    ((X & 0x00000000FFFFFFFF) >>  0)
#define WORD1(X)    ((X & 0xFFFFFFFF00000000) >> 32)

#ifndef signof
#define signof(expr)       ((typeof(expr)) -1 < ((typeof(expr)) 0))
#endif /* signof */

#define GET_ARRAY_(x)       (sizeof(x)/sizeof(*(x)))
#define _countof(_Array)     sizeof(_Array) / sizeof(_Array[0])

#define offsetof(st, m) ((size_t)&(((st *)0)->m))

#define _PSTR(x)            #x
#define PSTR(x)             _PSTR(x)

typedef enum  {RESET = 0, SET = 1}         	FlagStatus, ITStatus;
typedef enum  {DISABLE = 0, ENABLE = 1}  	FunctionalState;
typedef enum  {ERROR = 0, SUCCESS = 1}     	ErrorStatus;
typedef enum  {ODD = 0, EVEN = 1}           ParityNum;


typedef unsigned char BOOLEAN;
typedef unsigned char UINT8;		/* 1 byte */
typedef unsigned short UINT16;		/* 2 bytes */
typedef unsigned int UINT32;		/* 4 bytes */
typedef signed char INT8S;			/* 1 byte */
typedef signed short INT16S;		/* 2 bytes */
typedef signed int INT32S;			/* 4 bytes */
typedef uint8_t bool_t;

typedef unsigned char bool_t;
#include <stdlib.h>
#include <stdint.h>
#include <stddef.h>
#include <string.h>


#define YES						(0==0)
#define NO						(1==0)

#define TRUE					(0==0)
#define FALSE					(1==0)

#define IS_TRUE(X)				((X) != 0)
#define IS_FALSE(X)				((X) == 0)

#define MSB_2BYTE(x)			(((x)>>8)&0xFF)
#define LSB_2BYTE(x)			((x)&0xFF)




#define Infinite_loop()	while(TRUE){}

/* -------------------  Other User Definition ------------------ */

#ifndef NULL
#define NULL                ((void *)0)
#endif

#define MSB(x)              (((x)>>8) & 0xFF)
#define LSB(x)              ((x) & 0xFF)

#ifndef MAX
#define MAX( x, y )         ( ( ( x ) > ( y ) ) ? ( x ) : ( y ) )
#endif

#ifndef MIN
#define MIN( x, y )         ( ( ( x ) < ( y ) ) ? ( x ) : ( y ) )
#endif

#ifndef QUOT
#define QUOT( x, y )        ( ( ( x ) + ( y / 2 ) ) / ( y ) )
#endif

#ifndef MOD
#define MOD( x, y )         ( ( ( x )+( y ) )%( y ) )
#endif

#ifndef ABS
#define ABS( x )            (( ( x ) >= 0 )? (x) : -(x))
#endif

/** @} */ /* End of group Exported_macro */
#ifdef __cplusplus
}
#endif


#endif  /* _MFTP_H_ */
