
stm32l4xx_drivers.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000184  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000011ac  08000184  08000184  00001184  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000000c  08001330  08001330  00002330  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800133c  0800133c  00003010  2**0
                  CONTENTS
  4 .ARM          00000000  0800133c  0800133c  00003010  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800133c  0800133c  00003010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800133c  0800133c  0000233c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08001340  08001340  00002340  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  08001344  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .sram2        00000000  10000000  10000000  00003010  2**0
                  CONTENTS
 10 .bss          0000011c  20000010  20000010  00003010  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000012c  2000012c  00003010  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  00003010  2**0
                  CONTENTS, READONLY
 13 .debug_info   000013e9  00000000  00000000  0000303a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000003c2  00000000  00000000  00004423  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000128  00000000  00000000  000047e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000000d4  00000000  00000000  00004910  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00002805  00000000  00000000  000049e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00001a4f  00000000  00000000  000071e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0000964b  00000000  00000000  00008c38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00012283  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00000480  00000000  00000000  000122c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000004c  00000000  00000000  00012748  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000184 <__do_global_dtors_aux>:
 8000184:	b510      	push	{r4, lr}
 8000186:	4c05      	ldr	r4, [pc, #20]	@ (800019c <__do_global_dtors_aux+0x18>)
 8000188:	7823      	ldrb	r3, [r4, #0]
 800018a:	b933      	cbnz	r3, 800019a <__do_global_dtors_aux+0x16>
 800018c:	4b04      	ldr	r3, [pc, #16]	@ (80001a0 <__do_global_dtors_aux+0x1c>)
 800018e:	b113      	cbz	r3, 8000196 <__do_global_dtors_aux+0x12>
 8000190:	4804      	ldr	r0, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x20>)
 8000192:	f3af 8000 	nop.w
 8000196:	2301      	movs	r3, #1
 8000198:	7023      	strb	r3, [r4, #0]
 800019a:	bd10      	pop	{r4, pc}
 800019c:	20000010 	.word	0x20000010
 80001a0:	00000000 	.word	0x00000000
 80001a4:	08001318 	.word	0x08001318

080001a8 <frame_dummy>:
 80001a8:	b508      	push	{r3, lr}
 80001aa:	4b03      	ldr	r3, [pc, #12]	@ (80001b8 <frame_dummy+0x10>)
 80001ac:	b11b      	cbz	r3, 80001b6 <frame_dummy+0xe>
 80001ae:	4903      	ldr	r1, [pc, #12]	@ (80001bc <frame_dummy+0x14>)
 80001b0:	4803      	ldr	r0, [pc, #12]	@ (80001c0 <frame_dummy+0x18>)
 80001b2:	f3af 8000 	nop.w
 80001b6:	bd08      	pop	{r3, pc}
 80001b8:	00000000 	.word	0x00000000
 80001bc:	20000014 	.word	0x20000014
 80001c0:	08001318 	.word	0x08001318

080001c4 <__aeabi_frsub>:
 80001c4:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 80001c8:	e002      	b.n	80001d0 <__addsf3>
 80001ca:	bf00      	nop

080001cc <__aeabi_fsub>:
 80001cc:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

080001d0 <__addsf3>:
 80001d0:	0042      	lsls	r2, r0, #1
 80001d2:	bf1f      	itttt	ne
 80001d4:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 80001d8:	ea92 0f03 	teqne	r2, r3
 80001dc:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 80001e0:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80001e4:	d06a      	beq.n	80002bc <__addsf3+0xec>
 80001e6:	ea4f 6212 	mov.w	r2, r2, lsr #24
 80001ea:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 80001ee:	bfc1      	itttt	gt
 80001f0:	18d2      	addgt	r2, r2, r3
 80001f2:	4041      	eorgt	r1, r0
 80001f4:	4048      	eorgt	r0, r1
 80001f6:	4041      	eorgt	r1, r0
 80001f8:	bfb8      	it	lt
 80001fa:	425b      	neglt	r3, r3
 80001fc:	2b19      	cmp	r3, #25
 80001fe:	bf88      	it	hi
 8000200:	4770      	bxhi	lr
 8000202:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000206:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800020a:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 800020e:	bf18      	it	ne
 8000210:	4240      	negne	r0, r0
 8000212:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000216:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 800021a:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 800021e:	bf18      	it	ne
 8000220:	4249      	negne	r1, r1
 8000222:	ea92 0f03 	teq	r2, r3
 8000226:	d03f      	beq.n	80002a8 <__addsf3+0xd8>
 8000228:	f1a2 0201 	sub.w	r2, r2, #1
 800022c:	fa41 fc03 	asr.w	ip, r1, r3
 8000230:	eb10 000c 	adds.w	r0, r0, ip
 8000234:	f1c3 0320 	rsb	r3, r3, #32
 8000238:	fa01 f103 	lsl.w	r1, r1, r3
 800023c:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000240:	d502      	bpl.n	8000248 <__addsf3+0x78>
 8000242:	4249      	negs	r1, r1
 8000244:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000248:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 800024c:	d313      	bcc.n	8000276 <__addsf3+0xa6>
 800024e:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000252:	d306      	bcc.n	8000262 <__addsf3+0x92>
 8000254:	0840      	lsrs	r0, r0, #1
 8000256:	ea4f 0131 	mov.w	r1, r1, rrx
 800025a:	f102 0201 	add.w	r2, r2, #1
 800025e:	2afe      	cmp	r2, #254	@ 0xfe
 8000260:	d251      	bcs.n	8000306 <__addsf3+0x136>
 8000262:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000266:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800026a:	bf08      	it	eq
 800026c:	f020 0001 	biceq.w	r0, r0, #1
 8000270:	ea40 0003 	orr.w	r0, r0, r3
 8000274:	4770      	bx	lr
 8000276:	0049      	lsls	r1, r1, #1
 8000278:	eb40 0000 	adc.w	r0, r0, r0
 800027c:	3a01      	subs	r2, #1
 800027e:	bf28      	it	cs
 8000280:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000284:	d2ed      	bcs.n	8000262 <__addsf3+0x92>
 8000286:	fab0 fc80 	clz	ip, r0
 800028a:	f1ac 0c08 	sub.w	ip, ip, #8
 800028e:	ebb2 020c 	subs.w	r2, r2, ip
 8000292:	fa00 f00c 	lsl.w	r0, r0, ip
 8000296:	bfaa      	itet	ge
 8000298:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 800029c:	4252      	neglt	r2, r2
 800029e:	4318      	orrge	r0, r3
 80002a0:	bfbc      	itt	lt
 80002a2:	40d0      	lsrlt	r0, r2
 80002a4:	4318      	orrlt	r0, r3
 80002a6:	4770      	bx	lr
 80002a8:	f092 0f00 	teq	r2, #0
 80002ac:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 80002b0:	bf06      	itte	eq
 80002b2:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 80002b6:	3201      	addeq	r2, #1
 80002b8:	3b01      	subne	r3, #1
 80002ba:	e7b5      	b.n	8000228 <__addsf3+0x58>
 80002bc:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80002c0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80002c4:	bf18      	it	ne
 80002c6:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80002ca:	d021      	beq.n	8000310 <__addsf3+0x140>
 80002cc:	ea92 0f03 	teq	r2, r3
 80002d0:	d004      	beq.n	80002dc <__addsf3+0x10c>
 80002d2:	f092 0f00 	teq	r2, #0
 80002d6:	bf08      	it	eq
 80002d8:	4608      	moveq	r0, r1
 80002da:	4770      	bx	lr
 80002dc:	ea90 0f01 	teq	r0, r1
 80002e0:	bf1c      	itt	ne
 80002e2:	2000      	movne	r0, #0
 80002e4:	4770      	bxne	lr
 80002e6:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 80002ea:	d104      	bne.n	80002f6 <__addsf3+0x126>
 80002ec:	0040      	lsls	r0, r0, #1
 80002ee:	bf28      	it	cs
 80002f0:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 80002f4:	4770      	bx	lr
 80002f6:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 80002fa:	bf3c      	itt	cc
 80002fc:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000300:	4770      	bxcc	lr
 8000302:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000306:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 800030a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800030e:	4770      	bx	lr
 8000310:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000314:	bf16      	itet	ne
 8000316:	4608      	movne	r0, r1
 8000318:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 800031c:	4601      	movne	r1, r0
 800031e:	0242      	lsls	r2, r0, #9
 8000320:	bf06      	itte	eq
 8000322:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000326:	ea90 0f01 	teqeq	r0, r1
 800032a:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 800032e:	4770      	bx	lr

08000330 <__aeabi_ui2f>:
 8000330:	f04f 0300 	mov.w	r3, #0
 8000334:	e004      	b.n	8000340 <__aeabi_i2f+0x8>
 8000336:	bf00      	nop

08000338 <__aeabi_i2f>:
 8000338:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 800033c:	bf48      	it	mi
 800033e:	4240      	negmi	r0, r0
 8000340:	ea5f 0c00 	movs.w	ip, r0
 8000344:	bf08      	it	eq
 8000346:	4770      	bxeq	lr
 8000348:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 800034c:	4601      	mov	r1, r0
 800034e:	f04f 0000 	mov.w	r0, #0
 8000352:	e01c      	b.n	800038e <__aeabi_l2f+0x2a>

08000354 <__aeabi_ul2f>:
 8000354:	ea50 0201 	orrs.w	r2, r0, r1
 8000358:	bf08      	it	eq
 800035a:	4770      	bxeq	lr
 800035c:	f04f 0300 	mov.w	r3, #0
 8000360:	e00a      	b.n	8000378 <__aeabi_l2f+0x14>
 8000362:	bf00      	nop

08000364 <__aeabi_l2f>:
 8000364:	ea50 0201 	orrs.w	r2, r0, r1
 8000368:	bf08      	it	eq
 800036a:	4770      	bxeq	lr
 800036c:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000370:	d502      	bpl.n	8000378 <__aeabi_l2f+0x14>
 8000372:	4240      	negs	r0, r0
 8000374:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000378:	ea5f 0c01 	movs.w	ip, r1
 800037c:	bf02      	ittt	eq
 800037e:	4684      	moveq	ip, r0
 8000380:	4601      	moveq	r1, r0
 8000382:	2000      	moveq	r0, #0
 8000384:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000388:	bf08      	it	eq
 800038a:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 800038e:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000392:	fabc f28c 	clz	r2, ip
 8000396:	3a08      	subs	r2, #8
 8000398:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 800039c:	db10      	blt.n	80003c0 <__aeabi_l2f+0x5c>
 800039e:	fa01 fc02 	lsl.w	ip, r1, r2
 80003a2:	4463      	add	r3, ip
 80003a4:	fa00 fc02 	lsl.w	ip, r0, r2
 80003a8:	f1c2 0220 	rsb	r2, r2, #32
 80003ac:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003b0:	fa20 f202 	lsr.w	r2, r0, r2
 80003b4:	eb43 0002 	adc.w	r0, r3, r2
 80003b8:	bf08      	it	eq
 80003ba:	f020 0001 	biceq.w	r0, r0, #1
 80003be:	4770      	bx	lr
 80003c0:	f102 0220 	add.w	r2, r2, #32
 80003c4:	fa01 fc02 	lsl.w	ip, r1, r2
 80003c8:	f1c2 0220 	rsb	r2, r2, #32
 80003cc:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 80003d0:	fa21 f202 	lsr.w	r2, r1, r2
 80003d4:	eb43 0002 	adc.w	r0, r3, r2
 80003d8:	bf08      	it	eq
 80003da:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80003de:	4770      	bx	lr

080003e0 <__aeabi_fmul>:
 80003e0:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80003e4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80003e8:	bf1e      	ittt	ne
 80003ea:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80003ee:	ea92 0f0c 	teqne	r2, ip
 80003f2:	ea93 0f0c 	teqne	r3, ip
 80003f6:	d06f      	beq.n	80004d8 <__aeabi_fmul+0xf8>
 80003f8:	441a      	add	r2, r3
 80003fa:	ea80 0c01 	eor.w	ip, r0, r1
 80003fe:	0240      	lsls	r0, r0, #9
 8000400:	bf18      	it	ne
 8000402:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000406:	d01e      	beq.n	8000446 <__aeabi_fmul+0x66>
 8000408:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800040c:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000410:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000414:	fba0 3101 	umull	r3, r1, r0, r1
 8000418:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 800041c:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000420:	bf3e      	ittt	cc
 8000422:	0049      	lslcc	r1, r1, #1
 8000424:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000428:	005b      	lslcc	r3, r3, #1
 800042a:	ea40 0001 	orr.w	r0, r0, r1
 800042e:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000432:	2afd      	cmp	r2, #253	@ 0xfd
 8000434:	d81d      	bhi.n	8000472 <__aeabi_fmul+0x92>
 8000436:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800043a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800043e:	bf08      	it	eq
 8000440:	f020 0001 	biceq.w	r0, r0, #1
 8000444:	4770      	bx	lr
 8000446:	f090 0f00 	teq	r0, #0
 800044a:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 800044e:	bf08      	it	eq
 8000450:	0249      	lsleq	r1, r1, #9
 8000452:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000456:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 800045a:	3a7f      	subs	r2, #127	@ 0x7f
 800045c:	bfc2      	ittt	gt
 800045e:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000462:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000466:	4770      	bxgt	lr
 8000468:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800046c:	f04f 0300 	mov.w	r3, #0
 8000470:	3a01      	subs	r2, #1
 8000472:	dc5d      	bgt.n	8000530 <__aeabi_fmul+0x150>
 8000474:	f112 0f19 	cmn.w	r2, #25
 8000478:	bfdc      	itt	le
 800047a:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 800047e:	4770      	bxle	lr
 8000480:	f1c2 0200 	rsb	r2, r2, #0
 8000484:	0041      	lsls	r1, r0, #1
 8000486:	fa21 f102 	lsr.w	r1, r1, r2
 800048a:	f1c2 0220 	rsb	r2, r2, #32
 800048e:	fa00 fc02 	lsl.w	ip, r0, r2
 8000492:	ea5f 0031 	movs.w	r0, r1, rrx
 8000496:	f140 0000 	adc.w	r0, r0, #0
 800049a:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800049e:	bf08      	it	eq
 80004a0:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80004a4:	4770      	bx	lr
 80004a6:	f092 0f00 	teq	r2, #0
 80004aa:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 80004ae:	bf02      	ittt	eq
 80004b0:	0040      	lsleq	r0, r0, #1
 80004b2:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 80004b6:	3a01      	subeq	r2, #1
 80004b8:	d0f9      	beq.n	80004ae <__aeabi_fmul+0xce>
 80004ba:	ea40 000c 	orr.w	r0, r0, ip
 80004be:	f093 0f00 	teq	r3, #0
 80004c2:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80004c6:	bf02      	ittt	eq
 80004c8:	0049      	lsleq	r1, r1, #1
 80004ca:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 80004ce:	3b01      	subeq	r3, #1
 80004d0:	d0f9      	beq.n	80004c6 <__aeabi_fmul+0xe6>
 80004d2:	ea41 010c 	orr.w	r1, r1, ip
 80004d6:	e78f      	b.n	80003f8 <__aeabi_fmul+0x18>
 80004d8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80004dc:	ea92 0f0c 	teq	r2, ip
 80004e0:	bf18      	it	ne
 80004e2:	ea93 0f0c 	teqne	r3, ip
 80004e6:	d00a      	beq.n	80004fe <__aeabi_fmul+0x11e>
 80004e8:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 80004ec:	bf18      	it	ne
 80004ee:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 80004f2:	d1d8      	bne.n	80004a6 <__aeabi_fmul+0xc6>
 80004f4:	ea80 0001 	eor.w	r0, r0, r1
 80004f8:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80004fc:	4770      	bx	lr
 80004fe:	f090 0f00 	teq	r0, #0
 8000502:	bf17      	itett	ne
 8000504:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000508:	4608      	moveq	r0, r1
 800050a:	f091 0f00 	teqne	r1, #0
 800050e:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000512:	d014      	beq.n	800053e <__aeabi_fmul+0x15e>
 8000514:	ea92 0f0c 	teq	r2, ip
 8000518:	d101      	bne.n	800051e <__aeabi_fmul+0x13e>
 800051a:	0242      	lsls	r2, r0, #9
 800051c:	d10f      	bne.n	800053e <__aeabi_fmul+0x15e>
 800051e:	ea93 0f0c 	teq	r3, ip
 8000522:	d103      	bne.n	800052c <__aeabi_fmul+0x14c>
 8000524:	024b      	lsls	r3, r1, #9
 8000526:	bf18      	it	ne
 8000528:	4608      	movne	r0, r1
 800052a:	d108      	bne.n	800053e <__aeabi_fmul+0x15e>
 800052c:	ea80 0001 	eor.w	r0, r0, r1
 8000530:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000534:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000538:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800053c:	4770      	bx	lr
 800053e:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000542:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000546:	4770      	bx	lr

08000548 <__aeabi_fdiv>:
 8000548:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800054c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000550:	bf1e      	ittt	ne
 8000552:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000556:	ea92 0f0c 	teqne	r2, ip
 800055a:	ea93 0f0c 	teqne	r3, ip
 800055e:	d069      	beq.n	8000634 <__aeabi_fdiv+0xec>
 8000560:	eba2 0203 	sub.w	r2, r2, r3
 8000564:	ea80 0c01 	eor.w	ip, r0, r1
 8000568:	0249      	lsls	r1, r1, #9
 800056a:	ea4f 2040 	mov.w	r0, r0, lsl #9
 800056e:	d037      	beq.n	80005e0 <__aeabi_fdiv+0x98>
 8000570:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000574:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000578:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 800057c:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000580:	428b      	cmp	r3, r1
 8000582:	bf38      	it	cc
 8000584:	005b      	lslcc	r3, r3, #1
 8000586:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 800058a:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 800058e:	428b      	cmp	r3, r1
 8000590:	bf24      	itt	cs
 8000592:	1a5b      	subcs	r3, r3, r1
 8000594:	ea40 000c 	orrcs.w	r0, r0, ip
 8000598:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 800059c:	bf24      	itt	cs
 800059e:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 80005a2:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80005a6:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 80005aa:	bf24      	itt	cs
 80005ac:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 80005b0:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80005b4:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 80005b8:	bf24      	itt	cs
 80005ba:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 80005be:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80005c2:	011b      	lsls	r3, r3, #4
 80005c4:	bf18      	it	ne
 80005c6:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 80005ca:	d1e0      	bne.n	800058e <__aeabi_fdiv+0x46>
 80005cc:	2afd      	cmp	r2, #253	@ 0xfd
 80005ce:	f63f af50 	bhi.w	8000472 <__aeabi_fmul+0x92>
 80005d2:	428b      	cmp	r3, r1
 80005d4:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80005d8:	bf08      	it	eq
 80005da:	f020 0001 	biceq.w	r0, r0, #1
 80005de:	4770      	bx	lr
 80005e0:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80005e4:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80005e8:	327f      	adds	r2, #127	@ 0x7f
 80005ea:	bfc2      	ittt	gt
 80005ec:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 80005f0:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80005f4:	4770      	bxgt	lr
 80005f6:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80005fa:	f04f 0300 	mov.w	r3, #0
 80005fe:	3a01      	subs	r2, #1
 8000600:	e737      	b.n	8000472 <__aeabi_fmul+0x92>
 8000602:	f092 0f00 	teq	r2, #0
 8000606:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 800060a:	bf02      	ittt	eq
 800060c:	0040      	lsleq	r0, r0, #1
 800060e:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000612:	3a01      	subeq	r2, #1
 8000614:	d0f9      	beq.n	800060a <__aeabi_fdiv+0xc2>
 8000616:	ea40 000c 	orr.w	r0, r0, ip
 800061a:	f093 0f00 	teq	r3, #0
 800061e:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000622:	bf02      	ittt	eq
 8000624:	0049      	lsleq	r1, r1, #1
 8000626:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 800062a:	3b01      	subeq	r3, #1
 800062c:	d0f9      	beq.n	8000622 <__aeabi_fdiv+0xda>
 800062e:	ea41 010c 	orr.w	r1, r1, ip
 8000632:	e795      	b.n	8000560 <__aeabi_fdiv+0x18>
 8000634:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000638:	ea92 0f0c 	teq	r2, ip
 800063c:	d108      	bne.n	8000650 <__aeabi_fdiv+0x108>
 800063e:	0242      	lsls	r2, r0, #9
 8000640:	f47f af7d 	bne.w	800053e <__aeabi_fmul+0x15e>
 8000644:	ea93 0f0c 	teq	r3, ip
 8000648:	f47f af70 	bne.w	800052c <__aeabi_fmul+0x14c>
 800064c:	4608      	mov	r0, r1
 800064e:	e776      	b.n	800053e <__aeabi_fmul+0x15e>
 8000650:	ea93 0f0c 	teq	r3, ip
 8000654:	d104      	bne.n	8000660 <__aeabi_fdiv+0x118>
 8000656:	024b      	lsls	r3, r1, #9
 8000658:	f43f af4c 	beq.w	80004f4 <__aeabi_fmul+0x114>
 800065c:	4608      	mov	r0, r1
 800065e:	e76e      	b.n	800053e <__aeabi_fmul+0x15e>
 8000660:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000664:	bf18      	it	ne
 8000666:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800066a:	d1ca      	bne.n	8000602 <__aeabi_fdiv+0xba>
 800066c:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000670:	f47f af5c 	bne.w	800052c <__aeabi_fmul+0x14c>
 8000674:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000678:	f47f af3c 	bne.w	80004f4 <__aeabi_fmul+0x114>
 800067c:	e75f      	b.n	800053e <__aeabi_fmul+0x15e>
 800067e:	bf00      	nop

08000680 <__aeabi_f2uiz>:
 8000680:	0042      	lsls	r2, r0, #1
 8000682:	d20e      	bcs.n	80006a2 <__aeabi_f2uiz+0x22>
 8000684:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000688:	d30b      	bcc.n	80006a2 <__aeabi_f2uiz+0x22>
 800068a:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 800068e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000692:	d409      	bmi.n	80006a8 <__aeabi_f2uiz+0x28>
 8000694:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000698:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800069c:	fa23 f002 	lsr.w	r0, r3, r2
 80006a0:	4770      	bx	lr
 80006a2:	f04f 0000 	mov.w	r0, #0
 80006a6:	4770      	bx	lr
 80006a8:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 80006ac:	d101      	bne.n	80006b2 <__aeabi_f2uiz+0x32>
 80006ae:	0242      	lsls	r2, r0, #9
 80006b0:	d102      	bne.n	80006b8 <__aeabi_f2uiz+0x38>
 80006b2:	f04f 30ff 	mov.w	r0, #4294967295
 80006b6:	4770      	bx	lr
 80006b8:	f04f 0000 	mov.w	r0, #0
 80006bc:	4770      	bx	lr
 80006be:	bf00      	nop

080006c0 <delay>:
        .I2C_SCLSpeed = I2C_SCL_SPEED_SM,
        .I2C_DeviceAddress = 0x0,
    }
};

void delay(uint32_t time) {
 80006c0:	b480      	push	{r7}
 80006c2:	b085      	sub	sp, #20
 80006c4:	af00      	add	r7, sp, #0
 80006c6:	6078      	str	r0, [r7, #4]
    for (uint32_t i = 0; i < time; i++)
 80006c8:	2300      	movs	r3, #0
 80006ca:	60fb      	str	r3, [r7, #12]
 80006cc:	e002      	b.n	80006d4 <delay+0x14>
 80006ce:	68fb      	ldr	r3, [r7, #12]
 80006d0:	3301      	adds	r3, #1
 80006d2:	60fb      	str	r3, [r7, #12]
 80006d4:	68fa      	ldr	r2, [r7, #12]
 80006d6:	687b      	ldr	r3, [r7, #4]
 80006d8:	429a      	cmp	r2, r3
 80006da:	d3f8      	bcc.n	80006ce <delay+0xe>
        ;
}
 80006dc:	bf00      	nop
 80006de:	bf00      	nop
 80006e0:	3714      	adds	r7, #20
 80006e2:	46bd      	mov	sp, r7
 80006e4:	bc80      	pop	{r7}
 80006e6:	4770      	bx	lr

080006e8 <I2C_GPIO_Setup>:

void I2C_GPIO_Setup() {
 80006e8:	b580      	push	{r7, lr}
 80006ea:	b086      	sub	sp, #24
 80006ec:	af00      	add	r7, sp, #0
    // White wire
    GPIO_Handle_t i2c_handle = {
 80006ee:	f107 030c 	add.w	r3, r7, #12
 80006f2:	2200      	movs	r2, #0
 80006f4:	601a      	str	r2, [r3, #0]
 80006f6:	605a      	str	r2, [r3, #4]
 80006f8:	609a      	str	r2, [r3, #8]
 80006fa:	4b16      	ldr	r3, [pc, #88]	@ (8000754 <I2C_GPIO_Setup+0x6c>)
 80006fc:	60fb      	str	r3, [r7, #12]
 80006fe:	2302      	movs	r3, #2
 8000700:	747b      	strb	r3, [r7, #17]
 8000702:	2302      	movs	r3, #2
 8000704:	74bb      	strb	r3, [r7, #18]
 8000706:	2301      	movs	r3, #1
 8000708:	753b      	strb	r3, [r7, #20]
 800070a:	2304      	movs	r3, #4
 800070c:	757b      	strb	r3, [r7, #21]
            .GPIO_PinOPType = GPIO_OP_TYPE_OD,
            .GPIO_PinAltFunMode = GPIO_AF_4
        }
    };

    GPIO_PCLK(GPIOB, ENABLE);
 800070e:	2101      	movs	r1, #1
 8000710:	4810      	ldr	r0, [pc, #64]	@ (8000754 <I2C_GPIO_Setup+0x6c>)
 8000712:	f000 f8c9 	bl	80008a8 <GPIO_PCLK>

    // SCL
    i2c_handle.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_N6;
 8000716:	2306      	movs	r3, #6
 8000718:	743b      	strb	r3, [r7, #16]
    GPIO_Init(&i2c_handle);
 800071a:	f107 030c 	add.w	r3, r7, #12
 800071e:	4618      	mov	r0, r3
 8000720:	f000 f990 	bl	8000a44 <GPIO_Init>

    // SDA
    i2c_handle.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_N7;
 8000724:	2307      	movs	r3, #7
 8000726:	743b      	strb	r3, [r7, #16]
    GPIO_Init(&i2c_handle);
 8000728:	f107 030c 	add.w	r3, r7, #12
 800072c:	4618      	mov	r0, r3
 800072e:	f000 f989 	bl	8000a44 <GPIO_Init>

    GPIO_Handle_t btn_handle = {
 8000732:	4a09      	ldr	r2, [pc, #36]	@ (8000758 <I2C_GPIO_Setup+0x70>)
 8000734:	463b      	mov	r3, r7
 8000736:	ca07      	ldmia	r2, {r0, r1, r2}
 8000738:	e883 0007 	stmia.w	r3, {r0, r1, r2}
            .GPIO_PinOPType = GPIO_OP_TYPE_PP,
            .GPIO_PinAltFunMode = 0
        }
    };

    GPIO_PCLK(GPIOC, ENABLE);
 800073c:	2101      	movs	r1, #1
 800073e:	4807      	ldr	r0, [pc, #28]	@ (800075c <I2C_GPIO_Setup+0x74>)
 8000740:	f000 f8b2 	bl	80008a8 <GPIO_PCLK>

    GPIO_Init(&btn_handle);
 8000744:	463b      	mov	r3, r7
 8000746:	4618      	mov	r0, r3
 8000748:	f000 f97c 	bl	8000a44 <GPIO_Init>
}
 800074c:	bf00      	nop
 800074e:	3718      	adds	r7, #24
 8000750:	46bd      	mov	sp, r7
 8000752:	bd80      	pop	{r7, pc}
 8000754:	48000400 	.word	0x48000400
 8000758:	08001330 	.word	0x08001330
 800075c:	48000800 	.word	0x48000800

08000760 <I2C_Setup>:

void I2C_Setup() {
 8000760:	b580      	push	{r7, lr}
 8000762:	af00      	add	r7, sp, #0
    I2C_Init(&handle);
 8000764:	4808      	ldr	r0, [pc, #32]	@ (8000788 <I2C_Setup+0x28>)
 8000766:	f000 fb6d 	bl	8000e44 <I2C_Init>

    I2C_PCLK(handle.pI2Cx, ENABLE);
 800076a:	4b07      	ldr	r3, [pc, #28]	@ (8000788 <I2C_Setup+0x28>)
 800076c:	681b      	ldr	r3, [r3, #0]
 800076e:	2101      	movs	r1, #1
 8000770:	4618      	mov	r0, r3
 8000772:	f000 fb33 	bl	8000ddc <I2C_PCLK>

    I2C_Enable(handle.pI2Cx, ENABLE);
 8000776:	4b04      	ldr	r3, [pc, #16]	@ (8000788 <I2C_Setup+0x28>)
 8000778:	681b      	ldr	r3, [r3, #0]
 800077a:	2101      	movs	r1, #1
 800077c:	4618      	mov	r0, r3
 800077e:	f000 fd8c 	bl	800129a <I2C_Enable>
}
 8000782:	bf00      	nop
 8000784:	bd80      	pop	{r7, pc}
 8000786:	bf00      	nop
 8000788:	20000004 	.word	0x20000004

0800078c <main>:

int main() {
 800078c:	b580      	push	{r7, lr}
 800078e:	b084      	sub	sp, #16
 8000790:	af02      	add	r7, sp, #8
    I2C_GPIO_Setup();
 8000792:	f7ff ffa9 	bl	80006e8 <I2C_GPIO_Setup>

    I2C_Setup();
 8000796:	f7ff ffe3 	bl	8000760 <I2C_Setup>

    uint8_t is_down = 0;
 800079a:	2300      	movs	r3, #0
 800079c:	71fb      	strb	r3, [r7, #7]

    I2C_Options transaction_options = {
 800079e:	2301      	movs	r3, #1
 80007a0:	713b      	strb	r3, [r7, #4]
            .repeated_start = 1
    };

    while (1) {
        uint8_t button_state = GPIO_ReadFromInputPin(GPIOC, GPIO_PIN_N2);
 80007a2:	2102      	movs	r1, #2
 80007a4:	4827      	ldr	r0, [pc, #156]	@ (8000844 <main+0xb8>)
 80007a6:	f000 fb05 	bl	8000db4 <GPIO_ReadFromInputPin>
 80007aa:	4603      	mov	r3, r0
 80007ac:	71bb      	strb	r3, [r7, #6]

        if (button_state == 0 && is_down == 0) {
 80007ae:	79bb      	ldrb	r3, [r7, #6]
 80007b0:	2b00      	cmp	r3, #0
 80007b2:	d13d      	bne.n	8000830 <main+0xa4>
 80007b4:	79fb      	ldrb	r3, [r7, #7]
 80007b6:	2b00      	cmp	r3, #0
 80007b8:	d13a      	bne.n	8000830 <main+0xa4>
            is_down = 1;
 80007ba:	2301      	movs	r3, #1
 80007bc:	71fb      	strb	r3, [r7, #7]
            delay(50000);
 80007be:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80007c2:	f7ff ff7d 	bl	80006c0 <delay>

            // XXX we should check if bus is not busy before we start anything

            // Send over we want to get length
            uint8_t cmd = CMD_GET_LEN;
 80007c6:	2351      	movs	r3, #81	@ 0x51
 80007c8:	70fb      	strb	r3, [r7, #3]
            I2C_MasterWrite(&handle, &cmd, 1, slave_addr, transaction_options);
 80007ca:	4b1f      	ldr	r3, [pc, #124]	@ (8000848 <main+0xbc>)
 80007cc:	781a      	ldrb	r2, [r3, #0]
 80007ce:	1cf9      	adds	r1, r7, #3
 80007d0:	793b      	ldrb	r3, [r7, #4]
 80007d2:	f88d 3000 	strb.w	r3, [sp]
 80007d6:	4613      	mov	r3, r2
 80007d8:	2201      	movs	r2, #1
 80007da:	481c      	ldr	r0, [pc, #112]	@ (800084c <main+0xc0>)
 80007dc:	f000 fc2a 	bl	8001034 <I2C_MasterWrite>

            // Read message length
            uint8_t byte_count = 0;
 80007e0:	2300      	movs	r3, #0
 80007e2:	70bb      	strb	r3, [r7, #2]
            I2C_MasterRead(&handle, &byte_count, 1, slave_addr,
 80007e4:	4b18      	ldr	r3, [pc, #96]	@ (8000848 <main+0xbc>)
 80007e6:	781a      	ldrb	r2, [r3, #0]
 80007e8:	1cb9      	adds	r1, r7, #2
 80007ea:	793b      	ldrb	r3, [r7, #4]
 80007ec:	f88d 3000 	strb.w	r3, [sp]
 80007f0:	4613      	mov	r3, r2
 80007f2:	2201      	movs	r2, #1
 80007f4:	4815      	ldr	r0, [pc, #84]	@ (800084c <main+0xc0>)
 80007f6:	f000 fcbc 	bl	8001172 <I2C_MasterRead>
                    transaction_options);

            cmd = CMD_GET_DATA;
 80007fa:	2352      	movs	r3, #82	@ 0x52
 80007fc:	70fb      	strb	r3, [r7, #3]
            I2C_MasterWrite(&handle, &cmd, 1, slave_addr, transaction_options);
 80007fe:	4b12      	ldr	r3, [pc, #72]	@ (8000848 <main+0xbc>)
 8000800:	781a      	ldrb	r2, [r3, #0]
 8000802:	1cf9      	adds	r1, r7, #3
 8000804:	793b      	ldrb	r3, [r7, #4]
 8000806:	f88d 3000 	strb.w	r3, [sp]
 800080a:	4613      	mov	r3, r2
 800080c:	2201      	movs	r2, #1
 800080e:	480f      	ldr	r0, [pc, #60]	@ (800084c <main+0xc0>)
 8000810:	f000 fc10 	bl	8001034 <I2C_MasterWrite>

            // Read the message of length
            transaction_options.repeated_start = 0; // Must end on this one
 8000814:	2300      	movs	r3, #0
 8000816:	713b      	strb	r3, [r7, #4]
            I2C_MasterRead(&handle, data, byte_count, slave_addr,
 8000818:	78ba      	ldrb	r2, [r7, #2]
 800081a:	4b0b      	ldr	r3, [pc, #44]	@ (8000848 <main+0xbc>)
 800081c:	7819      	ldrb	r1, [r3, #0]
 800081e:	793b      	ldrb	r3, [r7, #4]
 8000820:	f88d 3000 	strb.w	r3, [sp]
 8000824:	460b      	mov	r3, r1
 8000826:	490a      	ldr	r1, [pc, #40]	@ (8000850 <main+0xc4>)
 8000828:	4808      	ldr	r0, [pc, #32]	@ (800084c <main+0xc0>)
 800082a:	f000 fca2 	bl	8001172 <I2C_MasterRead>
        if (button_state == 0 && is_down == 0) {
 800082e:	e007      	b.n	8000840 <main+0xb4>
                    transaction_options);
        } else if (button_state == 1 && is_down != 0) {
 8000830:	79bb      	ldrb	r3, [r7, #6]
 8000832:	2b01      	cmp	r3, #1
 8000834:	d1b5      	bne.n	80007a2 <main+0x16>
 8000836:	79fb      	ldrb	r3, [r7, #7]
 8000838:	2b00      	cmp	r3, #0
 800083a:	d0b2      	beq.n	80007a2 <main+0x16>
            is_down = 0;
 800083c:	2300      	movs	r3, #0
 800083e:	71fb      	strb	r3, [r7, #7]
    while (1) {
 8000840:	e7af      	b.n	80007a2 <main+0x16>
 8000842:	bf00      	nop
 8000844:	48000800 	.word	0x48000800
 8000848:	20000000 	.word	0x20000000
 800084c:	20000004 	.word	0x20000004
 8000850:	2000002c 	.word	0x2000002c

08000854 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000854:	480d      	ldr	r0, [pc, #52]	@ (800088c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000856:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000858:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800085c:	480c      	ldr	r0, [pc, #48]	@ (8000890 <LoopForever+0x6>)
  ldr r1, =_edata
 800085e:	490d      	ldr	r1, [pc, #52]	@ (8000894 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000860:	4a0d      	ldr	r2, [pc, #52]	@ (8000898 <LoopForever+0xe>)
  movs r3, #0
 8000862:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000864:	e002      	b.n	800086c <LoopCopyDataInit>

08000866 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000866:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000868:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800086a:	3304      	adds	r3, #4

0800086c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800086c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800086e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000870:	d3f9      	bcc.n	8000866 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000872:	4a0a      	ldr	r2, [pc, #40]	@ (800089c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000874:	4c0a      	ldr	r4, [pc, #40]	@ (80008a0 <LoopForever+0x16>)
  movs r3, #0
 8000876:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000878:	e001      	b.n	800087e <LoopFillZerobss>

0800087a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800087a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800087c:	3204      	adds	r2, #4

0800087e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800087e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000880:	d3fb      	bcc.n	800087a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000882:	f000 fd25 	bl	80012d0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000886:	f7ff ff81 	bl	800078c <main>

0800088a <LoopForever>:

LoopForever:
  b LoopForever
 800088a:	e7fe      	b.n	800088a <LoopForever>
  ldr   r0, =_estack
 800088c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000890:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000894:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8000898:	08001344 	.word	0x08001344
  ldr r2, =_sbss
 800089c:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 80008a0:	2000012c 	.word	0x2000012c

080008a4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80008a4:	e7fe      	b.n	80008a4 <ADC1_2_IRQHandler>
	...

080008a8 <GPIO_PCLK>:
#include "stm32l476xx_gpio_driver.h"

void GPIO_PCLK(GPIO_RegDef_t *pGPIOx, uint8_t isEnable) {
 80008a8:	b480      	push	{r7}
 80008aa:	b083      	sub	sp, #12
 80008ac:	af00      	add	r7, sp, #0
 80008ae:	6078      	str	r0, [r7, #4]
 80008b0:	460b      	mov	r3, r1
 80008b2:	70fb      	strb	r3, [r7, #3]
	if (isEnable == ENABLE) {
 80008b4:	78fb      	ldrb	r3, [r7, #3]
 80008b6:	2b01      	cmp	r3, #1
 80008b8:	d157      	bne.n	800096a <GPIO_PCLK+0xc2>
		if (pGPIOx == GPIOA) {
 80008ba:	687b      	ldr	r3, [r7, #4]
 80008bc:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80008c0:	d106      	bne.n	80008d0 <GPIO_PCLK+0x28>
			GPIOA_PCLK_EN();
 80008c2:	4b58      	ldr	r3, [pc, #352]	@ (8000a24 <GPIO_PCLK+0x17c>)
 80008c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008c6:	4a57      	ldr	r2, [pc, #348]	@ (8000a24 <GPIO_PCLK+0x17c>)
 80008c8:	f043 0301 	orr.w	r3, r3, #1
 80008cc:	64d3      	str	r3, [r2, #76]	@ 0x4c
			GPIOG_PCLK_DI();
		} else if (pGPIOx == GPIOH) {
			GPIOH_PCLK_DI();
		}
	}
}
 80008ce:	e0a3      	b.n	8000a18 <GPIO_PCLK+0x170>
		} else if (pGPIOx == GPIOB) {
 80008d0:	687b      	ldr	r3, [r7, #4]
 80008d2:	4a55      	ldr	r2, [pc, #340]	@ (8000a28 <GPIO_PCLK+0x180>)
 80008d4:	4293      	cmp	r3, r2
 80008d6:	d106      	bne.n	80008e6 <GPIO_PCLK+0x3e>
			GPIOB_PCLK_EN();
 80008d8:	4b52      	ldr	r3, [pc, #328]	@ (8000a24 <GPIO_PCLK+0x17c>)
 80008da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008dc:	4a51      	ldr	r2, [pc, #324]	@ (8000a24 <GPIO_PCLK+0x17c>)
 80008de:	f043 0302 	orr.w	r3, r3, #2
 80008e2:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 80008e4:	e098      	b.n	8000a18 <GPIO_PCLK+0x170>
		} else if (pGPIOx == GPIOC) {
 80008e6:	687b      	ldr	r3, [r7, #4]
 80008e8:	4a50      	ldr	r2, [pc, #320]	@ (8000a2c <GPIO_PCLK+0x184>)
 80008ea:	4293      	cmp	r3, r2
 80008ec:	d106      	bne.n	80008fc <GPIO_PCLK+0x54>
			GPIOC_PCLK_EN();
 80008ee:	4b4d      	ldr	r3, [pc, #308]	@ (8000a24 <GPIO_PCLK+0x17c>)
 80008f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008f2:	4a4c      	ldr	r2, [pc, #304]	@ (8000a24 <GPIO_PCLK+0x17c>)
 80008f4:	f043 0304 	orr.w	r3, r3, #4
 80008f8:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 80008fa:	e08d      	b.n	8000a18 <GPIO_PCLK+0x170>
		} else if (pGPIOx == GPIOD) {
 80008fc:	687b      	ldr	r3, [r7, #4]
 80008fe:	4a4c      	ldr	r2, [pc, #304]	@ (8000a30 <GPIO_PCLK+0x188>)
 8000900:	4293      	cmp	r3, r2
 8000902:	d106      	bne.n	8000912 <GPIO_PCLK+0x6a>
			GPIOD_PCLK_EN();
 8000904:	4b47      	ldr	r3, [pc, #284]	@ (8000a24 <GPIO_PCLK+0x17c>)
 8000906:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000908:	4a46      	ldr	r2, [pc, #280]	@ (8000a24 <GPIO_PCLK+0x17c>)
 800090a:	f043 0308 	orr.w	r3, r3, #8
 800090e:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 8000910:	e082      	b.n	8000a18 <GPIO_PCLK+0x170>
		} else if (pGPIOx == GPIOE) {
 8000912:	687b      	ldr	r3, [r7, #4]
 8000914:	4a47      	ldr	r2, [pc, #284]	@ (8000a34 <GPIO_PCLK+0x18c>)
 8000916:	4293      	cmp	r3, r2
 8000918:	d106      	bne.n	8000928 <GPIO_PCLK+0x80>
			GPIOE_PCLK_EN();
 800091a:	4b42      	ldr	r3, [pc, #264]	@ (8000a24 <GPIO_PCLK+0x17c>)
 800091c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800091e:	4a41      	ldr	r2, [pc, #260]	@ (8000a24 <GPIO_PCLK+0x17c>)
 8000920:	f043 0310 	orr.w	r3, r3, #16
 8000924:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 8000926:	e077      	b.n	8000a18 <GPIO_PCLK+0x170>
		} else if (pGPIOx == GPIOF) {
 8000928:	687b      	ldr	r3, [r7, #4]
 800092a:	4a43      	ldr	r2, [pc, #268]	@ (8000a38 <GPIO_PCLK+0x190>)
 800092c:	4293      	cmp	r3, r2
 800092e:	d106      	bne.n	800093e <GPIO_PCLK+0x96>
			GPIOF_PCLK_EN();
 8000930:	4b3c      	ldr	r3, [pc, #240]	@ (8000a24 <GPIO_PCLK+0x17c>)
 8000932:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000934:	4a3b      	ldr	r2, [pc, #236]	@ (8000a24 <GPIO_PCLK+0x17c>)
 8000936:	f043 0320 	orr.w	r3, r3, #32
 800093a:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 800093c:	e06c      	b.n	8000a18 <GPIO_PCLK+0x170>
		} else if (pGPIOx == GPIOG) {
 800093e:	687b      	ldr	r3, [r7, #4]
 8000940:	4a3e      	ldr	r2, [pc, #248]	@ (8000a3c <GPIO_PCLK+0x194>)
 8000942:	4293      	cmp	r3, r2
 8000944:	d106      	bne.n	8000954 <GPIO_PCLK+0xac>
			GPIOG_PCLK_EN();
 8000946:	4b37      	ldr	r3, [pc, #220]	@ (8000a24 <GPIO_PCLK+0x17c>)
 8000948:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800094a:	4a36      	ldr	r2, [pc, #216]	@ (8000a24 <GPIO_PCLK+0x17c>)
 800094c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000950:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 8000952:	e061      	b.n	8000a18 <GPIO_PCLK+0x170>
		} else if (pGPIOx == GPIOH) {
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	4a3a      	ldr	r2, [pc, #232]	@ (8000a40 <GPIO_PCLK+0x198>)
 8000958:	4293      	cmp	r3, r2
 800095a:	d15d      	bne.n	8000a18 <GPIO_PCLK+0x170>
			GPIOH_PCLK_EN();
 800095c:	4b31      	ldr	r3, [pc, #196]	@ (8000a24 <GPIO_PCLK+0x17c>)
 800095e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000960:	4a30      	ldr	r2, [pc, #192]	@ (8000a24 <GPIO_PCLK+0x17c>)
 8000962:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000966:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 8000968:	e056      	b.n	8000a18 <GPIO_PCLK+0x170>
		if (pGPIOx == GPIOA) {
 800096a:	687b      	ldr	r3, [r7, #4]
 800096c:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8000970:	d106      	bne.n	8000980 <GPIO_PCLK+0xd8>
			GPIOA_PCLK_DI();
 8000972:	4b2c      	ldr	r3, [pc, #176]	@ (8000a24 <GPIO_PCLK+0x17c>)
 8000974:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000976:	4a2b      	ldr	r2, [pc, #172]	@ (8000a24 <GPIO_PCLK+0x17c>)
 8000978:	f023 0301 	bic.w	r3, r3, #1
 800097c:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 800097e:	e04b      	b.n	8000a18 <GPIO_PCLK+0x170>
		} else if (pGPIOx == GPIOB) {
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	4a29      	ldr	r2, [pc, #164]	@ (8000a28 <GPIO_PCLK+0x180>)
 8000984:	4293      	cmp	r3, r2
 8000986:	d106      	bne.n	8000996 <GPIO_PCLK+0xee>
			GPIOB_PCLK_DI();
 8000988:	4b26      	ldr	r3, [pc, #152]	@ (8000a24 <GPIO_PCLK+0x17c>)
 800098a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800098c:	4a25      	ldr	r2, [pc, #148]	@ (8000a24 <GPIO_PCLK+0x17c>)
 800098e:	f023 0302 	bic.w	r3, r3, #2
 8000992:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 8000994:	e040      	b.n	8000a18 <GPIO_PCLK+0x170>
		} else if (pGPIOx == GPIOC) {
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	4a24      	ldr	r2, [pc, #144]	@ (8000a2c <GPIO_PCLK+0x184>)
 800099a:	4293      	cmp	r3, r2
 800099c:	d106      	bne.n	80009ac <GPIO_PCLK+0x104>
			GPIOC_PCLK_DI();
 800099e:	4b21      	ldr	r3, [pc, #132]	@ (8000a24 <GPIO_PCLK+0x17c>)
 80009a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009a2:	4a20      	ldr	r2, [pc, #128]	@ (8000a24 <GPIO_PCLK+0x17c>)
 80009a4:	f023 0304 	bic.w	r3, r3, #4
 80009a8:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 80009aa:	e035      	b.n	8000a18 <GPIO_PCLK+0x170>
		} else if (pGPIOx == GPIOD) {
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	4a20      	ldr	r2, [pc, #128]	@ (8000a30 <GPIO_PCLK+0x188>)
 80009b0:	4293      	cmp	r3, r2
 80009b2:	d106      	bne.n	80009c2 <GPIO_PCLK+0x11a>
			GPIOD_PCLK_DI();
 80009b4:	4b1b      	ldr	r3, [pc, #108]	@ (8000a24 <GPIO_PCLK+0x17c>)
 80009b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009b8:	4a1a      	ldr	r2, [pc, #104]	@ (8000a24 <GPIO_PCLK+0x17c>)
 80009ba:	f023 0308 	bic.w	r3, r3, #8
 80009be:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 80009c0:	e02a      	b.n	8000a18 <GPIO_PCLK+0x170>
		} else if (pGPIOx == GPIOE) {
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	4a1b      	ldr	r2, [pc, #108]	@ (8000a34 <GPIO_PCLK+0x18c>)
 80009c6:	4293      	cmp	r3, r2
 80009c8:	d106      	bne.n	80009d8 <GPIO_PCLK+0x130>
			GPIOE_PCLK_DI();
 80009ca:	4b16      	ldr	r3, [pc, #88]	@ (8000a24 <GPIO_PCLK+0x17c>)
 80009cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009ce:	4a15      	ldr	r2, [pc, #84]	@ (8000a24 <GPIO_PCLK+0x17c>)
 80009d0:	f023 0310 	bic.w	r3, r3, #16
 80009d4:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 80009d6:	e01f      	b.n	8000a18 <GPIO_PCLK+0x170>
		} else if (pGPIOx == GPIOF) {
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	4a17      	ldr	r2, [pc, #92]	@ (8000a38 <GPIO_PCLK+0x190>)
 80009dc:	4293      	cmp	r3, r2
 80009de:	d106      	bne.n	80009ee <GPIO_PCLK+0x146>
			GPIOF_PCLK_DI();
 80009e0:	4b10      	ldr	r3, [pc, #64]	@ (8000a24 <GPIO_PCLK+0x17c>)
 80009e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009e4:	4a0f      	ldr	r2, [pc, #60]	@ (8000a24 <GPIO_PCLK+0x17c>)
 80009e6:	f023 0320 	bic.w	r3, r3, #32
 80009ea:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 80009ec:	e014      	b.n	8000a18 <GPIO_PCLK+0x170>
		} else if (pGPIOx == GPIOG) {
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	4a12      	ldr	r2, [pc, #72]	@ (8000a3c <GPIO_PCLK+0x194>)
 80009f2:	4293      	cmp	r3, r2
 80009f4:	d106      	bne.n	8000a04 <GPIO_PCLK+0x15c>
			GPIOG_PCLK_DI();
 80009f6:	4b0b      	ldr	r3, [pc, #44]	@ (8000a24 <GPIO_PCLK+0x17c>)
 80009f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009fa:	4a0a      	ldr	r2, [pc, #40]	@ (8000a24 <GPIO_PCLK+0x17c>)
 80009fc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8000a00:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 8000a02:	e009      	b.n	8000a18 <GPIO_PCLK+0x170>
		} else if (pGPIOx == GPIOH) {
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	4a0e      	ldr	r2, [pc, #56]	@ (8000a40 <GPIO_PCLK+0x198>)
 8000a08:	4293      	cmp	r3, r2
 8000a0a:	d105      	bne.n	8000a18 <GPIO_PCLK+0x170>
			GPIOH_PCLK_DI();
 8000a0c:	4b05      	ldr	r3, [pc, #20]	@ (8000a24 <GPIO_PCLK+0x17c>)
 8000a0e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a10:	4a04      	ldr	r2, [pc, #16]	@ (8000a24 <GPIO_PCLK+0x17c>)
 8000a12:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8000a16:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 8000a18:	bf00      	nop
 8000a1a:	370c      	adds	r7, #12
 8000a1c:	46bd      	mov	sp, r7
 8000a1e:	bc80      	pop	{r7}
 8000a20:	4770      	bx	lr
 8000a22:	bf00      	nop
 8000a24:	40021000 	.word	0x40021000
 8000a28:	48000400 	.word	0x48000400
 8000a2c:	48000800 	.word	0x48000800
 8000a30:	48000c00 	.word	0x48000c00
 8000a34:	48001000 	.word	0x48001000
 8000a38:	48001400 	.word	0x48001400
 8000a3c:	48001800 	.word	0x48001800
 8000a40:	48001c00 	.word	0x48001c00

08000a44 <GPIO_Init>:

void GPIO_Init(GPIO_Handle_t *pGPIOHandle) {
 8000a44:	b480      	push	{r7}
 8000a46:	b091      	sub	sp, #68	@ 0x44
 8000a48:	af00      	add	r7, sp, #0
 8000a4a:	6078      	str	r0, [r7, #4]
	// Configure mode
	GPIO_PinConfig_t pinConfig = pGPIOHandle->GPIO_PinConfig;
 8000a4c:	687a      	ldr	r2, [r7, #4]
 8000a4e:	f107 030c 	add.w	r3, r7, #12
 8000a52:	3204      	adds	r2, #4
 8000a54:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000a58:	6018      	str	r0, [r3, #0]
 8000a5a:	3304      	adds	r3, #4
 8000a5c:	8019      	strh	r1, [r3, #0]
	uint32_t mode = 0;
 8000a5e:	2300      	movs	r3, #0
 8000a60:	63fb      	str	r3, [r7, #60]	@ 0x3c

	uint8_t pin_mode = pinConfig.GPIO_PinMode;
 8000a62:	7b7b      	ldrb	r3, [r7, #13]
 8000a64:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
	uint8_t pin_number = pinConfig.GPIO_PinNumber;
 8000a68:	7b3b      	ldrb	r3, [r7, #12]
 8000a6a:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a

	// non IT
	if (pin_mode <= GPIO_MODE_ANALOG) {
 8000a6e:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8000a72:	2b03      	cmp	r3, #3
 8000a74:	d81d      	bhi.n	8000ab2 <GPIO_Init+0x6e>
		// Mode takes 2 bits, all go consecutively so we can do 2 * pin number
		mode = pinConfig.GPIO_PinMode << (2 * pinConfig.GPIO_PinNumber);
 8000a76:	7b7b      	ldrb	r3, [r7, #13]
 8000a78:	461a      	mov	r2, r3
 8000a7a:	7b3b      	ldrb	r3, [r7, #12]
 8000a7c:	005b      	lsls	r3, r3, #1
 8000a7e:	fa02 f303 	lsl.w	r3, r2, r3
 8000a82:	63fb      	str	r3, [r7, #60]	@ 0x3c

		// Must clear before set!
		pGPIOHandle->pGPIOx->MODER &= ~(0x03 << (pinConfig.GPIO_PinNumber * 2));
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	681b      	ldr	r3, [r3, #0]
 8000a88:	681a      	ldr	r2, [r3, #0]
 8000a8a:	7b3b      	ldrb	r3, [r7, #12]
 8000a8c:	005b      	lsls	r3, r3, #1
 8000a8e:	2103      	movs	r1, #3
 8000a90:	fa01 f303 	lsl.w	r3, r1, r3
 8000a94:	43db      	mvns	r3, r3
 8000a96:	4619      	mov	r1, r3
 8000a98:	687b      	ldr	r3, [r7, #4]
 8000a9a:	681b      	ldr	r3, [r3, #0]
 8000a9c:	400a      	ands	r2, r1
 8000a9e:	601a      	str	r2, [r3, #0]
		pGPIOHandle->pGPIOx->MODER |= mode;
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	681b      	ldr	r3, [r3, #0]
 8000aa4:	6819      	ldr	r1, [r3, #0]
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	681b      	ldr	r3, [r3, #0]
 8000aaa:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8000aac:	430a      	orrs	r2, r1
 8000aae:	601a      	str	r2, [r3, #0]
 8000ab0:	e0e6      	b.n	8000c80 <GPIO_Init+0x23c>
	} else {
	    // On reset mode will be analog, mode cant be analog for IT to work
        pGPIOHandle->pGPIOx->MODER &= ~(0x03 << (pinConfig.GPIO_PinNumber * 2));
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	681b      	ldr	r3, [r3, #0]
 8000ab6:	681a      	ldr	r2, [r3, #0]
 8000ab8:	7b3b      	ldrb	r3, [r7, #12]
 8000aba:	005b      	lsls	r3, r3, #1
 8000abc:	2103      	movs	r1, #3
 8000abe:	fa01 f303 	lsl.w	r3, r1, r3
 8000ac2:	43db      	mvns	r3, r3
 8000ac4:	4619      	mov	r1, r3
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	681b      	ldr	r3, [r3, #0]
 8000aca:	400a      	ands	r2, r1
 8000acc:	601a      	str	r2, [r3, #0]
        pGPIOHandle->pGPIOx->MODER |= GPIO_MODE_INPUT;
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	681a      	ldr	r2, [r3, #0]
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	681b      	ldr	r3, [r3, #0]
 8000ad6:	6812      	ldr	r2, [r2, #0]
 8000ad8:	601a      	str	r2, [r3, #0]
	    // PA1, PB1 etc are connected to EXTI1
	    // ...
	    // PA15, PB15 are connected to EXTI15
	    // Lines 0-15 are for GPIO's

	    volatile uint32_t *FTSR = &EXTI->FTSR1;
 8000ada:	4baa      	ldr	r3, [pc, #680]	@ (8000d84 <GPIO_Init+0x340>)
 8000adc:	637b      	str	r3, [r7, #52]	@ 0x34
	    volatile uint32_t *RTSR = &EXTI->RTSR1;
 8000ade:	4baa      	ldr	r3, [pc, #680]	@ (8000d88 <GPIO_Init+0x344>)
 8000ae0:	633b      	str	r3, [r7, #48]	@ 0x30
	    volatile uint32_t *IMR = &EXTI->IMR1;
 8000ae2:	4baa      	ldr	r3, [pc, #680]	@ (8000d8c <GPIO_Init+0x348>)
 8000ae4:	62fb      	str	r3, [r7, #44]	@ 0x2c
	    // GPIO => EXTI(Edge detection, interupt delivery) => NVIC(Enable and configure IRQ) => CPU
	    // IRQ - interupt request
	    // NVIC - nested vectored interupt controler
        if (pin_mode == GPIO_MODE_IR_FT) {
 8000ae6:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8000aea:	2b04      	cmp	r3, #4
 8000aec:	d115      	bne.n	8000b1a <GPIO_Init+0xd6>
            // Configure falling edge control register (FTSR)
            *FTSR |= (1 << pin_number);
 8000aee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000af0:	681b      	ldr	r3, [r3, #0]
 8000af2:	f897 203a 	ldrb.w	r2, [r7, #58]	@ 0x3a
 8000af6:	2101      	movs	r1, #1
 8000af8:	fa01 f202 	lsl.w	r2, r1, r2
 8000afc:	431a      	orrs	r2, r3
 8000afe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000b00:	601a      	str	r2, [r3, #0]
            *RTSR &= ~(1 << pin_number); // Reset RTSR just in case
 8000b02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000b04:	681b      	ldr	r3, [r3, #0]
 8000b06:	f897 203a 	ldrb.w	r2, [r7, #58]	@ 0x3a
 8000b0a:	2101      	movs	r1, #1
 8000b0c:	fa01 f202 	lsl.w	r2, r1, r2
 8000b10:	43d2      	mvns	r2, r2
 8000b12:	401a      	ands	r2, r3
 8000b14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000b16:	601a      	str	r2, [r3, #0]
 8000b18:	e031      	b.n	8000b7e <GPIO_Init+0x13a>
        } else if (pin_mode == GPIO_MODE_IR_RT) {
 8000b1a:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8000b1e:	2b05      	cmp	r3, #5
 8000b20:	d115      	bne.n	8000b4e <GPIO_Init+0x10a>
            // Configure rising edge control register (RTSR)
            *RTSR |= (1 << pin_number);
 8000b22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000b24:	681b      	ldr	r3, [r3, #0]
 8000b26:	f897 203a 	ldrb.w	r2, [r7, #58]	@ 0x3a
 8000b2a:	2101      	movs	r1, #1
 8000b2c:	fa01 f202 	lsl.w	r2, r1, r2
 8000b30:	431a      	orrs	r2, r3
 8000b32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000b34:	601a      	str	r2, [r3, #0]
            *FTSR &= ~(1 << pin_number); // Reset FTSR just in case
 8000b36:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000b38:	681b      	ldr	r3, [r3, #0]
 8000b3a:	f897 203a 	ldrb.w	r2, [r7, #58]	@ 0x3a
 8000b3e:	2101      	movs	r1, #1
 8000b40:	fa01 f202 	lsl.w	r2, r1, r2
 8000b44:	43d2      	mvns	r2, r2
 8000b46:	401a      	ands	r2, r3
 8000b48:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000b4a:	601a      	str	r2, [r3, #0]
 8000b4c:	e017      	b.n	8000b7e <GPIO_Init+0x13a>
        } else if (pin_mode == GPIO_MODE_IR_RFT) {
 8000b4e:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8000b52:	2b06      	cmp	r3, #6
 8000b54:	d113      	bne.n	8000b7e <GPIO_Init+0x13a>
            // Configure both registers
            *RTSR |= (1 << pin_number);
 8000b56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000b58:	681b      	ldr	r3, [r3, #0]
 8000b5a:	f897 203a 	ldrb.w	r2, [r7, #58]	@ 0x3a
 8000b5e:	2101      	movs	r1, #1
 8000b60:	fa01 f202 	lsl.w	r2, r1, r2
 8000b64:	431a      	orrs	r2, r3
 8000b66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000b68:	601a      	str	r2, [r3, #0]
            *FTSR |= (1 << pin_number);
 8000b6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000b6c:	681b      	ldr	r3, [r3, #0]
 8000b6e:	f897 203a 	ldrb.w	r2, [r7, #58]	@ 0x3a
 8000b72:	2101      	movs	r1, #1
 8000b74:	fa01 f202 	lsl.w	r2, r1, r2
 8000b78:	431a      	orrs	r2, r3
 8000b7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000b7c:	601a      	str	r2, [r3, #0]
        }

        // Configure GPIO port in SYSCFG_EXTIR
        uint8_t index = pin_number / 4;
 8000b7e:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 8000b82:	089b      	lsrs	r3, r3, #2
 8000b84:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        uint8_t offset = pin_number % 4;
 8000b88:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 8000b8c:	f003 0303 	and.w	r3, r3, #3
 8000b90:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a

        uint8_t portcode = GPIO_ADR_TO_CODE(pGPIOHandle->pGPIOx);
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	681b      	ldr	r3, [r3, #0]
 8000b98:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8000b9c:	d032      	beq.n	8000c04 <GPIO_Init+0x1c0>
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	681b      	ldr	r3, [r3, #0]
 8000ba2:	4a7b      	ldr	r2, [pc, #492]	@ (8000d90 <GPIO_Init+0x34c>)
 8000ba4:	4293      	cmp	r3, r2
 8000ba6:	d02b      	beq.n	8000c00 <GPIO_Init+0x1bc>
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	681b      	ldr	r3, [r3, #0]
 8000bac:	4a79      	ldr	r2, [pc, #484]	@ (8000d94 <GPIO_Init+0x350>)
 8000bae:	4293      	cmp	r3, r2
 8000bb0:	d024      	beq.n	8000bfc <GPIO_Init+0x1b8>
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	681b      	ldr	r3, [r3, #0]
 8000bb6:	4a78      	ldr	r2, [pc, #480]	@ (8000d98 <GPIO_Init+0x354>)
 8000bb8:	4293      	cmp	r3, r2
 8000bba:	d01d      	beq.n	8000bf8 <GPIO_Init+0x1b4>
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	681b      	ldr	r3, [r3, #0]
 8000bc0:	4a76      	ldr	r2, [pc, #472]	@ (8000d9c <GPIO_Init+0x358>)
 8000bc2:	4293      	cmp	r3, r2
 8000bc4:	d016      	beq.n	8000bf4 <GPIO_Init+0x1b0>
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	681b      	ldr	r3, [r3, #0]
 8000bca:	4a75      	ldr	r2, [pc, #468]	@ (8000da0 <GPIO_Init+0x35c>)
 8000bcc:	4293      	cmp	r3, r2
 8000bce:	d00f      	beq.n	8000bf0 <GPIO_Init+0x1ac>
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	681b      	ldr	r3, [r3, #0]
 8000bd4:	4a73      	ldr	r2, [pc, #460]	@ (8000da4 <GPIO_Init+0x360>)
 8000bd6:	4293      	cmp	r3, r2
 8000bd8:	d008      	beq.n	8000bec <GPIO_Init+0x1a8>
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	681b      	ldr	r3, [r3, #0]
 8000bde:	4a72      	ldr	r2, [pc, #456]	@ (8000da8 <GPIO_Init+0x364>)
 8000be0:	4293      	cmp	r3, r2
 8000be2:	d101      	bne.n	8000be8 <GPIO_Init+0x1a4>
 8000be4:	2307      	movs	r3, #7
 8000be6:	e00e      	b.n	8000c06 <GPIO_Init+0x1c2>
 8000be8:	2300      	movs	r3, #0
 8000bea:	e00c      	b.n	8000c06 <GPIO_Init+0x1c2>
 8000bec:	2306      	movs	r3, #6
 8000bee:	e00a      	b.n	8000c06 <GPIO_Init+0x1c2>
 8000bf0:	2305      	movs	r3, #5
 8000bf2:	e008      	b.n	8000c06 <GPIO_Init+0x1c2>
 8000bf4:	2304      	movs	r3, #4
 8000bf6:	e006      	b.n	8000c06 <GPIO_Init+0x1c2>
 8000bf8:	2303      	movs	r3, #3
 8000bfa:	e004      	b.n	8000c06 <GPIO_Init+0x1c2>
 8000bfc:	2302      	movs	r3, #2
 8000bfe:	e002      	b.n	8000c06 <GPIO_Init+0x1c2>
 8000c00:	2301      	movs	r3, #1
 8000c02:	e000      	b.n	8000c06 <GPIO_Init+0x1c2>
 8000c04:	2300      	movs	r3, #0
 8000c06:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29

        SYSCFG_PCLK_EN();
 8000c0a:	4b68      	ldr	r3, [pc, #416]	@ (8000dac <GPIO_Init+0x368>)
 8000c0c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000c0e:	4a67      	ldr	r2, [pc, #412]	@ (8000dac <GPIO_Init+0x368>)
 8000c10:	f043 0301 	orr.w	r3, r3, #1
 8000c14:	6613      	str	r3, [r2, #96]	@ 0x60
        SYSCFG->EXTICR[index] &= ~(portcode << (offset * 4));
 8000c16:	4a66      	ldr	r2, [pc, #408]	@ (8000db0 <GPIO_Init+0x36c>)
 8000c18:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8000c1c:	3302      	adds	r3, #2
 8000c1e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000c22:	f897 1029 	ldrb.w	r1, [r7, #41]	@ 0x29
 8000c26:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8000c2a:	009b      	lsls	r3, r3, #2
 8000c2c:	fa01 f303 	lsl.w	r3, r1, r3
 8000c30:	43db      	mvns	r3, r3
 8000c32:	4618      	mov	r0, r3
 8000c34:	495e      	ldr	r1, [pc, #376]	@ (8000db0 <GPIO_Init+0x36c>)
 8000c36:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8000c3a:	4002      	ands	r2, r0
 8000c3c:	3302      	adds	r3, #2
 8000c3e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        SYSCFG->EXTICR[index] |= portcode << (offset * 4);
 8000c42:	4a5b      	ldr	r2, [pc, #364]	@ (8000db0 <GPIO_Init+0x36c>)
 8000c44:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8000c48:	3302      	adds	r3, #2
 8000c4a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000c4e:	f897 1029 	ldrb.w	r1, [r7, #41]	@ 0x29
 8000c52:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8000c56:	009b      	lsls	r3, r3, #2
 8000c58:	fa01 f303 	lsl.w	r3, r1, r3
 8000c5c:	4618      	mov	r0, r3
 8000c5e:	4954      	ldr	r1, [pc, #336]	@ (8000db0 <GPIO_Init+0x36c>)
 8000c60:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8000c64:	4302      	orrs	r2, r0
 8000c66:	3302      	adds	r3, #2
 8000c68:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        // Enable EXTI interupt delivery using IMR (Interupt mask register)
        *IMR |= (1 << pin_number);
 8000c6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	f897 203a 	ldrb.w	r2, [r7, #58]	@ 0x3a
 8000c74:	2101      	movs	r1, #1
 8000c76:	fa01 f202 	lsl.w	r2, r1, r2
 8000c7a:	431a      	orrs	r2, r3
 8000c7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000c7e:	601a      	str	r2, [r3, #0]
	}
	// Configure speed
	uint32_t speed = pinConfig.GPIO_PinSpeed << (2 * pinConfig.GPIO_PinNumber);
 8000c80:	7bbb      	ldrb	r3, [r7, #14]
 8000c82:	461a      	mov	r2, r3
 8000c84:	7b3b      	ldrb	r3, [r7, #12]
 8000c86:	005b      	lsls	r3, r3, #1
 8000c88:	fa02 f303 	lsl.w	r3, r2, r3
 8000c8c:	627b      	str	r3, [r7, #36]	@ 0x24
	pGPIOHandle->pGPIOx->OSPEEDR &= ~(0x03 << (pinConfig.GPIO_PinNumber * 2));
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	681b      	ldr	r3, [r3, #0]
 8000c92:	689a      	ldr	r2, [r3, #8]
 8000c94:	7b3b      	ldrb	r3, [r7, #12]
 8000c96:	005b      	lsls	r3, r3, #1
 8000c98:	2103      	movs	r1, #3
 8000c9a:	fa01 f303 	lsl.w	r3, r1, r3
 8000c9e:	43db      	mvns	r3, r3
 8000ca0:	4619      	mov	r1, r3
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	681b      	ldr	r3, [r3, #0]
 8000ca6:	400a      	ands	r2, r1
 8000ca8:	609a      	str	r2, [r3, #8]
	pGPIOHandle->pGPIOx->OSPEEDR |= speed;
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	681b      	ldr	r3, [r3, #0]
 8000cae:	6899      	ldr	r1, [r3, #8]
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000cb6:	430a      	orrs	r2, r1
 8000cb8:	609a      	str	r2, [r3, #8]

	// Configure pull up/down
	uint32_t pull = pinConfig.GPIO_PinPuPdControl << (2 * pinConfig.GPIO_PinNumber);
 8000cba:	7bfb      	ldrb	r3, [r7, #15]
 8000cbc:	461a      	mov	r2, r3
 8000cbe:	7b3b      	ldrb	r3, [r7, #12]
 8000cc0:	005b      	lsls	r3, r3, #1
 8000cc2:	fa02 f303 	lsl.w	r3, r2, r3
 8000cc6:	623b      	str	r3, [r7, #32]
	pGPIOHandle->pGPIOx->PUPDR &= ~(0x03 << (pinConfig.GPIO_PinNumber * 2));
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	68da      	ldr	r2, [r3, #12]
 8000cce:	7b3b      	ldrb	r3, [r7, #12]
 8000cd0:	005b      	lsls	r3, r3, #1
 8000cd2:	2103      	movs	r1, #3
 8000cd4:	fa01 f303 	lsl.w	r3, r1, r3
 8000cd8:	43db      	mvns	r3, r3
 8000cda:	4619      	mov	r1, r3
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	681b      	ldr	r3, [r3, #0]
 8000ce0:	400a      	ands	r2, r1
 8000ce2:	60da      	str	r2, [r3, #12]
	pGPIOHandle->pGPIOx->PUPDR |= pull;
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	68d9      	ldr	r1, [r3, #12]
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	6a3a      	ldr	r2, [r7, #32]
 8000cf0:	430a      	orrs	r2, r1
 8000cf2:	60da      	str	r2, [r3, #12]

	// Configure otype, output type
	uint32_t o_type = pinConfig.GPIO_PinOPType << pinConfig.GPIO_PinNumber;
 8000cf4:	7c3b      	ldrb	r3, [r7, #16]
 8000cf6:	461a      	mov	r2, r3
 8000cf8:	7b3b      	ldrb	r3, [r7, #12]
 8000cfa:	fa02 f303 	lsl.w	r3, r2, r3
 8000cfe:	61fb      	str	r3, [r7, #28]
	pGPIOHandle->pGPIOx->OTYPER |= o_type;
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	6859      	ldr	r1, [r3, #4]
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	681b      	ldr	r3, [r3, #0]
 8000d0a:	69fa      	ldr	r2, [r7, #28]
 8000d0c:	430a      	orrs	r2, r1
 8000d0e:	605a      	str	r2, [r3, #4]

	// Configure alt function
	if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_ALTFN) {
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	795b      	ldrb	r3, [r3, #5]
 8000d14:	2b02      	cmp	r3, #2
 8000d16:	d12f      	bne.n	8000d78 <GPIO_Init+0x334>

		uint32_t index = pinConfig.GPIO_PinNumber / 8;
 8000d18:	7b3b      	ldrb	r3, [r7, #12]
 8000d1a:	08db      	lsrs	r3, r3, #3
 8000d1c:	b2db      	uxtb	r3, r3
 8000d1e:	61bb      	str	r3, [r7, #24]
		uint32_t offset = pinConfig.GPIO_PinNumber % 8;
 8000d20:	7b3b      	ldrb	r3, [r7, #12]
 8000d22:	f003 0307 	and.w	r3, r3, #7
 8000d26:	617b      	str	r3, [r7, #20]

		pGPIOHandle->pGPIOx->AFR[index] &= ~(0xF << (4 * offset));
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	69ba      	ldr	r2, [r7, #24]
 8000d2e:	3208      	adds	r2, #8
 8000d30:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000d34:	697b      	ldr	r3, [r7, #20]
 8000d36:	009b      	lsls	r3, r3, #2
 8000d38:	210f      	movs	r1, #15
 8000d3a:	fa01 f303 	lsl.w	r3, r1, r3
 8000d3e:	43db      	mvns	r3, r3
 8000d40:	4619      	mov	r1, r3
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	4011      	ands	r1, r2
 8000d48:	69ba      	ldr	r2, [r7, #24]
 8000d4a:	3208      	adds	r2, #8
 8000d4c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		pGPIOHandle->pGPIOx->AFR[index] |= pinConfig.GPIO_PinAltFunMode << (4 * offset);
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	69ba      	ldr	r2, [r7, #24]
 8000d56:	3208      	adds	r2, #8
 8000d58:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000d5c:	7c7b      	ldrb	r3, [r7, #17]
 8000d5e:	4619      	mov	r1, r3
 8000d60:	697b      	ldr	r3, [r7, #20]
 8000d62:	009b      	lsls	r3, r3, #2
 8000d64:	fa01 f303 	lsl.w	r3, r1, r3
 8000d68:	4619      	mov	r1, r3
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	4311      	orrs	r1, r2
 8000d70:	69ba      	ldr	r2, [r7, #24]
 8000d72:	3208      	adds	r2, #8
 8000d74:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
 8000d78:	bf00      	nop
 8000d7a:	3744      	adds	r7, #68	@ 0x44
 8000d7c:	46bd      	mov	sp, r7
 8000d7e:	bc80      	pop	{r7}
 8000d80:	4770      	bx	lr
 8000d82:	bf00      	nop
 8000d84:	4001040c 	.word	0x4001040c
 8000d88:	40010408 	.word	0x40010408
 8000d8c:	40010400 	.word	0x40010400
 8000d90:	48000400 	.word	0x48000400
 8000d94:	48000800 	.word	0x48000800
 8000d98:	48000c00 	.word	0x48000c00
 8000d9c:	48001000 	.word	0x48001000
 8000da0:	48001400 	.word	0x48001400
 8000da4:	48001800 	.word	0x48001800
 8000da8:	48001c00 	.word	0x48001c00
 8000dac:	40021000 	.word	0x40021000
 8000db0:	40010000 	.word	0x40010000

08000db4 <GPIO_ReadFromInputPin>:
	} else if (pGPIOx == GPIOH) {
		GPIOH_REG_RESET();
	}
}

uint8_t GPIO_ReadFromInputPin(GPIO_RegDef_t *pGPIOx, uint8_t pinNumber) {
 8000db4:	b480      	push	{r7}
 8000db6:	b083      	sub	sp, #12
 8000db8:	af00      	add	r7, sp, #0
 8000dba:	6078      	str	r0, [r7, #4]
 8000dbc:	460b      	mov	r3, r1
 8000dbe:	70fb      	strb	r3, [r7, #3]
	return (uint8_t) (pGPIOx->IDR >> pinNumber) & 0x00000001;
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	691a      	ldr	r2, [r3, #16]
 8000dc4:	78fb      	ldrb	r3, [r7, #3]
 8000dc6:	fa22 f303 	lsr.w	r3, r2, r3
 8000dca:	b2db      	uxtb	r3, r3
 8000dcc:	f003 0301 	and.w	r3, r3, #1
 8000dd0:	b2db      	uxtb	r3, r3
}
 8000dd2:	4618      	mov	r0, r3
 8000dd4:	370c      	adds	r7, #12
 8000dd6:	46bd      	mov	sp, r7
 8000dd8:	bc80      	pop	{r7}
 8000dda:	4770      	bx	lr

08000ddc <I2C_PCLK>:
#include "stm32l4xx_i2c_driver.h"

void I2C_PCLK(I2C_RegDef_t *pI2Cx, uint8_t isEnable) {
 8000ddc:	b480      	push	{r7}
 8000dde:	b083      	sub	sp, #12
 8000de0:	af00      	add	r7, sp, #0
 8000de2:	6078      	str	r0, [r7, #4]
 8000de4:	460b      	mov	r3, r1
 8000de6:	70fb      	strb	r3, [r7, #3]
    if (pI2Cx == I2C1) {
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	4a12      	ldr	r2, [pc, #72]	@ (8000e34 <I2C_PCLK+0x58>)
 8000dec:	4293      	cmp	r3, r2
 8000dee:	d106      	bne.n	8000dfe <I2C_PCLK+0x22>
        I2C1_PCLK_EN();
 8000df0:	4b11      	ldr	r3, [pc, #68]	@ (8000e38 <I2C_PCLK+0x5c>)
 8000df2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000df4:	4a10      	ldr	r2, [pc, #64]	@ (8000e38 <I2C_PCLK+0x5c>)
 8000df6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000dfa:	6593      	str	r3, [r2, #88]	@ 0x58
    } else if (pI2Cx == I2C2) {
        I2C2_PCLK_EN();
    } else if (pI2Cx == I2C3) {
        I2C3_PCLK_EN();
    }
}
 8000dfc:	e014      	b.n	8000e28 <I2C_PCLK+0x4c>
    } else if (pI2Cx == I2C2) {
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	4a0e      	ldr	r2, [pc, #56]	@ (8000e3c <I2C_PCLK+0x60>)
 8000e02:	4293      	cmp	r3, r2
 8000e04:	d106      	bne.n	8000e14 <I2C_PCLK+0x38>
        I2C2_PCLK_EN();
 8000e06:	4b0c      	ldr	r3, [pc, #48]	@ (8000e38 <I2C_PCLK+0x5c>)
 8000e08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000e0a:	4a0b      	ldr	r2, [pc, #44]	@ (8000e38 <I2C_PCLK+0x5c>)
 8000e0c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000e10:	6593      	str	r3, [r2, #88]	@ 0x58
}
 8000e12:	e009      	b.n	8000e28 <I2C_PCLK+0x4c>
    } else if (pI2Cx == I2C3) {
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	4a0a      	ldr	r2, [pc, #40]	@ (8000e40 <I2C_PCLK+0x64>)
 8000e18:	4293      	cmp	r3, r2
 8000e1a:	d105      	bne.n	8000e28 <I2C_PCLK+0x4c>
        I2C3_PCLK_EN();
 8000e1c:	4b06      	ldr	r3, [pc, #24]	@ (8000e38 <I2C_PCLK+0x5c>)
 8000e1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000e20:	4a05      	ldr	r2, [pc, #20]	@ (8000e38 <I2C_PCLK+0x5c>)
 8000e22:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8000e26:	6593      	str	r3, [r2, #88]	@ 0x58
}
 8000e28:	bf00      	nop
 8000e2a:	370c      	adds	r7, #12
 8000e2c:	46bd      	mov	sp, r7
 8000e2e:	bc80      	pop	{r7}
 8000e30:	4770      	bx	lr
 8000e32:	bf00      	nop
 8000e34:	40005400 	.word	0x40005400
 8000e38:	40021000 	.word	0x40021000
 8000e3c:	40005800 	.word	0x40005800
 8000e40:	40005c00 	.word	0x40005c00

08000e44 <I2C_Init>:

// XXX Note: MSI 4 Mhz as SYSCLK is the reset value
void I2C_Init(I2C_Handle_t *pI2CHandle) {
 8000e44:	b580      	push	{r7, lr}
 8000e46:	b08a      	sub	sp, #40	@ 0x28
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	6078      	str	r0, [r7, #4]
    // XXX We need 16 Mhz for this to all to work for now
    // XXX It is a side effect, should be commented as such and seperate function created
    RCC->CR |= (1 << RCC_CR_MSIRGSEL);
 8000e4c:	4b71      	ldr	r3, [pc, #452]	@ (8001014 <I2C_Init+0x1d0>)
 8000e4e:	681b      	ldr	r3, [r3, #0]
 8000e50:	4a70      	ldr	r2, [pc, #448]	@ (8001014 <I2C_Init+0x1d0>)
 8000e52:	f043 0308 	orr.w	r3, r3, #8
 8000e56:	6013      	str	r3, [r2, #0]

    // Set 16 Mhz
    RCC->CR &= ~(0xF << RCC_CR_MSIRANGE);
 8000e58:	4b6e      	ldr	r3, [pc, #440]	@ (8001014 <I2C_Init+0x1d0>)
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	4a6d      	ldr	r2, [pc, #436]	@ (8001014 <I2C_Init+0x1d0>)
 8000e5e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8000e62:	6013      	str	r3, [r2, #0]
    RCC->CR |= (RCC_CR_MSIRANGE_16M << RCC_CR_MSIRANGE);
 8000e64:	4b6b      	ldr	r3, [pc, #428]	@ (8001014 <I2C_Init+0x1d0>)
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	4a6a      	ldr	r2, [pc, #424]	@ (8001014 <I2C_Init+0x1d0>)
 8000e6a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000e6e:	6013      	str	r3, [r2, #0]

    I2C_Config_t config = pI2CHandle->I2C_Config;
 8000e70:	687a      	ldr	r2, [r7, #4]
 8000e72:	f107 030c 	add.w	r3, r7, #12
 8000e76:	3204      	adds	r2, #4
 8000e78:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000e7c:	e883 0003 	stmia.w	r3, {r0, r1}

    // These values are from DS timing examples
    uint8_t sda_del = 0;
 8000e80:	2300      	movs	r3, #0
 8000e82:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    uint8_t scl_del = 0;
 8000e86:	2300      	movs	r3, #0
 8000e88:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

    // XXX We could check RCC->SW for clock source.
    // XXX Afterward process MSI possibilities ans HSI16. And propably PLL as well.
    float tick_period = (float)1 / 16000000UL;
 8000e8c:	4b62      	ldr	r3, [pc, #392]	@ (8001018 <I2C_Init+0x1d4>)
 8000e8e:	61fb      	str	r3, [r7, #28]
    float i2c_period = 0;
 8000e90:	f04f 0300 	mov.w	r3, #0
 8000e94:	623b      	str	r3, [r7, #32]

    // Set prescaler to DIV2
    pI2CHandle->pI2Cx->TIMINGR &= ~(0x7 << I2C_TIMINGR_PRESC);
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	681b      	ldr	r3, [r3, #0]
 8000e9a:	691a      	ldr	r2, [r3, #16]
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	f022 42e0 	bic.w	r2, r2, #1879048192	@ 0x70000000
 8000ea4:	611a      	str	r2, [r3, #16]
    pI2CHandle->pI2Cx->TIMINGR |= (1 << I2C_TIMINGR_PRESC);
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	681b      	ldr	r3, [r3, #0]
 8000eaa:	691a      	ldr	r2, [r3, #16]
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8000eb4:	611a      	str	r2, [r3, #16]

    // Must set SCLH and SCLL bits in TIMINGR for master clock config
    if (config.I2C_SCLSpeed == I2C_SCL_SPEED_SM) {
 8000eb6:	68fb      	ldr	r3, [r7, #12]
 8000eb8:	4a58      	ldr	r2, [pc, #352]	@ (800101c <I2C_Init+0x1d8>)
 8000eba:	4293      	cmp	r3, r2
 8000ebc:	d108      	bne.n	8000ed0 <I2C_Init+0x8c>
        sda_del = 0x2;
 8000ebe:	2302      	movs	r3, #2
 8000ec0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        scl_del = 0x4;
 8000ec4:	2304      	movs	r3, #4
 8000ec6:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        i2c_period = (float) 1 / 100000UL;
 8000eca:	4b55      	ldr	r3, [pc, #340]	@ (8001020 <I2C_Init+0x1dc>)
 8000ecc:	623b      	str	r3, [r7, #32]
 8000ece:	e018      	b.n	8000f02 <I2C_Init+0xbe>
    } else if (config.I2C_SCLSpeed == I2C_SCL_SPEED_FM2K) {
 8000ed0:	68fb      	ldr	r3, [r7, #12]
 8000ed2:	4a54      	ldr	r2, [pc, #336]	@ (8001024 <I2C_Init+0x1e0>)
 8000ed4:	4293      	cmp	r3, r2
 8000ed6:	d108      	bne.n	8000eea <I2C_Init+0xa6>
        sda_del = 0x2;
 8000ed8:	2302      	movs	r3, #2
 8000eda:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        scl_del = 0x3;
 8000ede:	2303      	movs	r3, #3
 8000ee0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        i2c_period = (float) 1 / 200000UL;
 8000ee4:	4b50      	ldr	r3, [pc, #320]	@ (8001028 <I2C_Init+0x1e4>)
 8000ee6:	623b      	str	r3, [r7, #32]
 8000ee8:	e00b      	b.n	8000f02 <I2C_Init+0xbe>
    } else if (config.I2C_SCLSpeed == I2C_SCL_SPEED_FM4K) {
 8000eea:	68fb      	ldr	r3, [r7, #12]
 8000eec:	4a4f      	ldr	r2, [pc, #316]	@ (800102c <I2C_Init+0x1e8>)
 8000eee:	4293      	cmp	r3, r2
 8000ef0:	d107      	bne.n	8000f02 <I2C_Init+0xbe>
        sda_del = 0x1;
 8000ef2:	2301      	movs	r3, #1
 8000ef4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        scl_del = 0x3;
 8000ef8:	2303      	movs	r3, #3
 8000efa:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        i2c_period = (float) 1 / 400000UL;
 8000efe:	4b4c      	ldr	r3, [pc, #304]	@ (8001030 <I2C_Init+0x1ec>)
 8000f00:	623b      	str	r3, [r7, #32]
    } else {
        // TODO do a crash
    }

    // Calculate clock high/low time
    float half_period = i2c_period / 2;
 8000f02:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8000f06:	6a38      	ldr	r0, [r7, #32]
 8000f08:	f7ff fb1e 	bl	8000548 <__aeabi_fdiv>
 8000f0c:	4603      	mov	r3, r0
 8000f0e:	61bb      	str	r3, [r7, #24]
    uint8_t duty_cycle = (uint8_t) half_period / tick_period;
 8000f10:	69b8      	ldr	r0, [r7, #24]
 8000f12:	f7ff fbb5 	bl	8000680 <__aeabi_f2uiz>
 8000f16:	4603      	mov	r3, r0
 8000f18:	b2db      	uxtb	r3, r3
 8000f1a:	4618      	mov	r0, r3
 8000f1c:	f7ff fa0c 	bl	8000338 <__aeabi_i2f>
 8000f20:	4603      	mov	r3, r0
 8000f22:	69f9      	ldr	r1, [r7, #28]
 8000f24:	4618      	mov	r0, r3
 8000f26:	f7ff fb0f 	bl	8000548 <__aeabi_fdiv>
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	f7ff fba7 	bl	8000680 <__aeabi_f2uiz>
 8000f32:	4603      	mov	r3, r0
 8000f34:	75fb      	strb	r3, [r7, #23]

    pI2CHandle->pI2Cx->TIMINGR &= ~(0xFF << I2C_TIMINGR_SCLL);
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	691a      	ldr	r2, [r3, #16]
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8000f44:	611a      	str	r2, [r3, #16]
    pI2CHandle->pI2Cx->TIMINGR &= ~(0xFF << I2C_TIMINGR_SCLH);
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	691a      	ldr	r2, [r3, #16]
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	f422 427f 	bic.w	r2, r2, #65280	@ 0xff00
 8000f54:	611a      	str	r2, [r3, #16]

    pI2CHandle->pI2Cx->TIMINGR |= (duty_cycle << I2C_TIMINGR_SCLL);
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	6919      	ldr	r1, [r3, #16]
 8000f5c:	7dfa      	ldrb	r2, [r7, #23]
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	430a      	orrs	r2, r1
 8000f64:	611a      	str	r2, [r3, #16]
    pI2CHandle->pI2Cx->TIMINGR |= (duty_cycle << I2C_TIMINGR_SCLH);
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	6919      	ldr	r1, [r3, #16]
 8000f6c:	7dfb      	ldrb	r3, [r7, #23]
 8000f6e:	021a      	lsls	r2, r3, #8
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	430a      	orrs	r2, r1
 8000f76:	611a      	str	r2, [r3, #16]

    // Clear delays
    pI2CHandle->pI2Cx->TIMINGR &= ~(0x7 << I2C_TIMINGR_SDADEL);
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	691a      	ldr	r2, [r3, #16]
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	f422 22e0 	bic.w	r2, r2, #458752	@ 0x70000
 8000f86:	611a      	str	r2, [r3, #16]
    pI2CHandle->pI2Cx->TIMINGR &= ~(0x7 << I2C_TIMINGR_SCLDEL);
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	691a      	ldr	r2, [r3, #16]
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	681b      	ldr	r3, [r3, #0]
 8000f92:	f422 02e0 	bic.w	r2, r2, #7340032	@ 0x700000
 8000f96:	611a      	str	r2, [r3, #16]

    // Setdelays
    pI2CHandle->pI2Cx->TIMINGR |= sda_del << I2C_TIMINGR_SDADEL;
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	6919      	ldr	r1, [r3, #16]
 8000f9e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000fa2:	041a      	lsls	r2, r3, #16
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	430a      	orrs	r2, r1
 8000faa:	611a      	str	r2, [r3, #16]
    pI2CHandle->pI2Cx->TIMINGR |= scl_del << I2C_TIMINGR_SCLDEL;
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	6919      	ldr	r1, [r3, #16]
 8000fb2:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000fb6:	051a      	lsls	r2, r3, #20
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	430a      	orrs	r2, r1
 8000fbe:	611a      	str	r2, [r3, #16]

    // Assuming non-zero is a proper address, doing the slave way
    if (config.I2C_DeviceAddress != 0x0) {
 8000fc0:	7c3b      	ldrb	r3, [r7, #16]
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d01b      	beq.n	8000ffe <I2C_Init+0x1ba>
        pI2CHandle->pI2Cx->OAR1 &= ~0x3FF;
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	689b      	ldr	r3, [r3, #8]
 8000fcc:	687a      	ldr	r2, [r7, #4]
 8000fce:	6812      	ldr	r2, [r2, #0]
 8000fd0:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8000fd4:	f023 0303 	bic.w	r3, r3, #3
 8000fd8:	6093      	str	r3, [r2, #8]

        pI2CHandle->pI2Cx->OAR1 |= (config.I2C_DeviceAddress << 1);
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	6899      	ldr	r1, [r3, #8]
 8000fe0:	7c3b      	ldrb	r3, [r7, #16]
 8000fe2:	005a      	lsls	r2, r3, #1
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	430a      	orrs	r2, r1
 8000fea:	609a      	str	r2, [r3, #8]
        pI2CHandle->pI2Cx->OAR1 |= (1 << I2C_OA1_EN);
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	689a      	ldr	r2, [r3, #8]
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8000ffa:	609a      	str	r2, [r3, #8]
    } else {
        pI2CHandle->pI2Cx->OAR1 &= !(1 << I2C_OA1_EN);
    }
}
 8000ffc:	e006      	b.n	800100c <I2C_Init+0x1c8>
        pI2CHandle->pI2Cx->OAR1 &= !(1 << I2C_OA1_EN);
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	689b      	ldr	r3, [r3, #8]
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	2200      	movs	r2, #0
 800100a:	609a      	str	r2, [r3, #8]
}
 800100c:	bf00      	nop
 800100e:	3728      	adds	r7, #40	@ 0x28
 8001010:	46bd      	mov	sp, r7
 8001012:	bd80      	pop	{r7, pc}
 8001014:	40021000 	.word	0x40021000
 8001018:	338637bd 	.word	0x338637bd
 800101c:	000186a0 	.word	0x000186a0
 8001020:	3727c5ac 	.word	0x3727c5ac
 8001024:	00030d40 	.word	0x00030d40
 8001028:	36a7c5ac 	.word	0x36a7c5ac
 800102c:	00061a80 	.word	0x00061a80
 8001030:	3627c5ac 	.word	0x3627c5ac

08001034 <I2C_MasterWrite>:
    } else if (pI2Cx == I2C3) {
        I2C3_REG_RESET();
    }
}

void I2C_MasterWrite(I2C_Handle_t *pI2CHandle, uint8_t *source, uint8_t size, uint8_t slave_addr, I2C_Options options) {
 8001034:	b480      	push	{r7}
 8001036:	b085      	sub	sp, #20
 8001038:	af00      	add	r7, sp, #0
 800103a:	60f8      	str	r0, [r7, #12]
 800103c:	60b9      	str	r1, [r7, #8]
 800103e:	4611      	mov	r1, r2
 8001040:	461a      	mov	r2, r3
 8001042:	460b      	mov	r3, r1
 8001044:	71fb      	strb	r3, [r7, #7]
 8001046:	4613      	mov	r3, r2
 8001048:	71bb      	strb	r3, [r7, #6]
    // Set to 7 bit addressing
    pI2CHandle->pI2Cx->CR2 &= ~(1 << I2C_CR2_ADD10);
 800104a:	68fb      	ldr	r3, [r7, #12]
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	685a      	ldr	r2, [r3, #4]
 8001050:	68fb      	ldr	r3, [r7, #12]
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001058:	605a      	str	r2, [r3, #4]

    // Set byte count to send
    pI2CHandle->pI2Cx->CR2 &= ~(0x7F << I2C_CR2_NBYTES);
 800105a:	68fb      	ldr	r3, [r7, #12]
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	685a      	ldr	r2, [r3, #4]
 8001060:	68fb      	ldr	r3, [r7, #12]
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	f422 02fe 	bic.w	r2, r2, #8323072	@ 0x7f0000
 8001068:	605a      	str	r2, [r3, #4]
    pI2CHandle->pI2Cx->CR2 |= (size << I2C_CR2_NBYTES);
 800106a:	68fb      	ldr	r3, [r7, #12]
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	6859      	ldr	r1, [r3, #4]
 8001070:	79fb      	ldrb	r3, [r7, #7]
 8001072:	041a      	lsls	r2, r3, #16
 8001074:	68fb      	ldr	r3, [r7, #12]
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	430a      	orrs	r2, r1
 800107a:	605a      	str	r2, [r3, #4]

    if (options.repeated_start != 1) {
 800107c:	7e3b      	ldrb	r3, [r7, #24]
 800107e:	2b01      	cmp	r3, #1
 8001080:	d008      	beq.n	8001094 <I2C_MasterWrite+0x60>
        // Stop condition when X bytes are sent
        pI2CHandle->pI2Cx->CR2 |= (1 << I2C_CR2_AUTOEND);
 8001082:	68fb      	ldr	r3, [r7, #12]
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	685a      	ldr	r2, [r3, #4]
 8001088:	68fb      	ldr	r3, [r7, #12]
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	f042 7200 	orr.w	r2, r2, #33554432	@ 0x2000000
 8001090:	605a      	str	r2, [r3, #4]
 8001092:	e007      	b.n	80010a4 <I2C_MasterWrite+0x70>
    } else {
        pI2CHandle->pI2Cx->CR2 &= ~(1 << I2C_CR2_AUTOEND);
 8001094:	68fb      	ldr	r3, [r7, #12]
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	685a      	ldr	r2, [r3, #4]
 800109a:	68fb      	ldr	r3, [r7, #12]
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	f022 7200 	bic.w	r2, r2, #33554432	@ 0x2000000
 80010a2:	605a      	str	r2, [r3, #4]
    }

    // Master requests a write
    pI2CHandle->pI2Cx->CR2 &= ~(1 << I2C_CR2_RD_WRN);
 80010a4:	68fb      	ldr	r3, [r7, #12]
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	685a      	ldr	r2, [r3, #4]
 80010aa:	68fb      	ldr	r3, [r7, #12]
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80010b2:	605a      	str	r2, [r3, #4]

    // Configure slave address, assume 7 bit
    pI2CHandle->pI2Cx->CR2 &= ~(0x3FF << I2C_CR2_SADD);
 80010b4:	68fb      	ldr	r3, [r7, #12]
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	685b      	ldr	r3, [r3, #4]
 80010ba:	68fa      	ldr	r2, [r7, #12]
 80010bc:	6812      	ldr	r2, [r2, #0]
 80010be:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80010c2:	f023 0303 	bic.w	r3, r3, #3
 80010c6:	6053      	str	r3, [r2, #4]
    pI2CHandle->pI2Cx->CR2 |= ((slave_addr << 1) << I2C_CR2_SADD);
 80010c8:	68fb      	ldr	r3, [r7, #12]
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	6859      	ldr	r1, [r3, #4]
 80010ce:	79bb      	ldrb	r3, [r7, #6]
 80010d0:	005a      	lsls	r2, r3, #1
 80010d2:	68fb      	ldr	r3, [r7, #12]
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	430a      	orrs	r2, r1
 80010d8:	605a      	str	r2, [r3, #4]

    // Generate start condition
    pI2CHandle->pI2Cx->CR2 |= (1 << I2C_CR2_START);
 80010da:	68fb      	ldr	r3, [r7, #12]
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	685a      	ldr	r2, [r3, #4]
 80010e0:	68fb      	ldr	r3, [r7, #12]
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80010e8:	605a      	str	r2, [r3, #4]

    // Wait for address to be sent
    while (((pI2CHandle->pI2Cx->CR2 >> I2C_CR2_START) & 0x1) == 1)
 80010ea:	bf00      	nop
 80010ec:	68fb      	ldr	r3, [r7, #12]
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	685b      	ldr	r3, [r3, #4]
 80010f2:	0b5b      	lsrs	r3, r3, #13
 80010f4:	f003 0301 	and.w	r3, r3, #1
 80010f8:	2b01      	cmp	r3, #1
 80010fa:	d0f7      	beq.n	80010ec <I2C_MasterWrite+0xb8>
        ;

    while (size > 0) {
 80010fc:	e01d      	b.n	800113a <I2C_MasterWrite+0x106>
        // We will get here either from address or data fail
        if (((pI2CHandle->pI2Cx->ISR >> I2C_ISR_NACKF) & 0x1) == 1) {
 80010fe:	68fb      	ldr	r3, [r7, #12]
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	699b      	ldr	r3, [r3, #24]
 8001104:	091b      	lsrs	r3, r3, #4
 8001106:	f003 0301 	and.w	r3, r3, #1
 800110a:	2b01      	cmp	r3, #1
 800110c:	d101      	bne.n	8001112 <I2C_MasterWrite+0xde>
            while (1) {
 800110e:	bf00      	nop
 8001110:	e7fd      	b.n	800110e <I2C_MasterWrite+0xda>
                // XXX Do housekeeping and return false prolly
            }
        }

        // Wait for buffer to be empty
        while (((pI2CHandle->pI2Cx->ISR >> I2C_ISR_TXIS) & 0x1) == 0)
 8001112:	bf00      	nop
 8001114:	68fb      	ldr	r3, [r7, #12]
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	699b      	ldr	r3, [r3, #24]
 800111a:	f003 0302 	and.w	r3, r3, #2
 800111e:	2b00      	cmp	r3, #0
 8001120:	d0f8      	beq.n	8001114 <I2C_MasterWrite+0xe0>
            ;

        *((volatile uint8_t*) &pI2CHandle->pI2Cx->TXDR) = *source;
 8001122:	68fb      	ldr	r3, [r7, #12]
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	3328      	adds	r3, #40	@ 0x28
 8001128:	68ba      	ldr	r2, [r7, #8]
 800112a:	7812      	ldrb	r2, [r2, #0]
 800112c:	701a      	strb	r2, [r3, #0]
        source++;
 800112e:	68bb      	ldr	r3, [r7, #8]
 8001130:	3301      	adds	r3, #1
 8001132:	60bb      	str	r3, [r7, #8]
        size--;
 8001134:	79fb      	ldrb	r3, [r7, #7]
 8001136:	3b01      	subs	r3, #1
 8001138:	71fb      	strb	r3, [r7, #7]
    while (size > 0) {
 800113a:	79fb      	ldrb	r3, [r7, #7]
 800113c:	2b00      	cmp	r3, #0
 800113e:	d1de      	bne.n	80010fe <I2C_MasterWrite+0xca>
    }

    if (options.repeated_start != 1) {
 8001140:	7e3b      	ldrb	r3, [r7, #24]
 8001142:	2b01      	cmp	r3, #1
 8001144:	d008      	beq.n	8001158 <I2C_MasterWrite+0x124>
        // Wait for stop to occur
        while (((pI2CHandle->pI2Cx->ISR >> I2C_ISR_STOPF) & 0x1) == 0)
 8001146:	bf00      	nop
 8001148:	68fb      	ldr	r3, [r7, #12]
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	699b      	ldr	r3, [r3, #24]
 800114e:	f003 0320 	and.w	r3, r3, #32
 8001152:	2b00      	cmp	r3, #0
 8001154:	d0f8      	beq.n	8001148 <I2C_MasterWrite+0x114>
    } else {
        // Wait for N bytes to be transferred
        while (((pI2CHandle->pI2Cx->ISR >> I2C_ISR_TC) & 0x1) == 0)
            ;
    }
}
 8001156:	e007      	b.n	8001168 <I2C_MasterWrite+0x134>
        while (((pI2CHandle->pI2Cx->ISR >> I2C_ISR_TC) & 0x1) == 0)
 8001158:	bf00      	nop
 800115a:	68fb      	ldr	r3, [r7, #12]
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	699b      	ldr	r3, [r3, #24]
 8001160:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001164:	2b00      	cmp	r3, #0
 8001166:	d0f8      	beq.n	800115a <I2C_MasterWrite+0x126>
}
 8001168:	bf00      	nop
 800116a:	3714      	adds	r7, #20
 800116c:	46bd      	mov	sp, r7
 800116e:	bc80      	pop	{r7}
 8001170:	4770      	bx	lr

08001172 <I2C_MasterRead>:

void I2C_MasterRead(I2C_Handle_t *pI2CHandle, uint8_t *destination, uint8_t size, uint8_t slave_addr, I2C_Options options) {
 8001172:	b480      	push	{r7}
 8001174:	b085      	sub	sp, #20
 8001176:	af00      	add	r7, sp, #0
 8001178:	60f8      	str	r0, [r7, #12]
 800117a:	60b9      	str	r1, [r7, #8]
 800117c:	4611      	mov	r1, r2
 800117e:	461a      	mov	r2, r3
 8001180:	460b      	mov	r3, r1
 8001182:	71fb      	strb	r3, [r7, #7]
 8001184:	4613      	mov	r3, r2
 8001186:	71bb      	strb	r3, [r7, #6]
    // Must have cleared before address phase
    pI2CHandle->pI2Cx->CR2 &= ~(1 << I2C_CR2_AUTOEND);
 8001188:	68fb      	ldr	r3, [r7, #12]
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	685a      	ldr	r2, [r3, #4]
 800118e:	68fb      	ldr	r3, [r7, #12]
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	f022 7200 	bic.w	r2, r2, #33554432	@ 0x2000000
 8001196:	605a      	str	r2, [r3, #4]

    // Set to 7 bit addressing
    pI2CHandle->pI2Cx->CR2 &= ~(1 << I2C_CR2_ADD10);
 8001198:	68fb      	ldr	r3, [r7, #12]
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	685a      	ldr	r2, [r3, #4]
 800119e:	68fb      	ldr	r3, [r7, #12]
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80011a6:	605a      	str	r2, [r3, #4]

    // Set byte count to read
    pI2CHandle->pI2Cx->CR2 &= ~(0x7F << I2C_CR2_NBYTES);
 80011a8:	68fb      	ldr	r3, [r7, #12]
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	685a      	ldr	r2, [r3, #4]
 80011ae:	68fb      	ldr	r3, [r7, #12]
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	f422 02fe 	bic.w	r2, r2, #8323072	@ 0x7f0000
 80011b6:	605a      	str	r2, [r3, #4]
    pI2CHandle->pI2Cx->CR2 |= (size << I2C_CR2_NBYTES);
 80011b8:	68fb      	ldr	r3, [r7, #12]
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	6859      	ldr	r1, [r3, #4]
 80011be:	79fb      	ldrb	r3, [r7, #7]
 80011c0:	041a      	lsls	r2, r3, #16
 80011c2:	68fb      	ldr	r3, [r7, #12]
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	430a      	orrs	r2, r1
 80011c8:	605a      	str	r2, [r3, #4]

    // Configure slave address, assume 7 bit
    pI2CHandle->pI2Cx->CR2 &= ~(0x3FF << I2C_CR2_SADD);
 80011ca:	68fb      	ldr	r3, [r7, #12]
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	685b      	ldr	r3, [r3, #4]
 80011d0:	68fa      	ldr	r2, [r7, #12]
 80011d2:	6812      	ldr	r2, [r2, #0]
 80011d4:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80011d8:	f023 0303 	bic.w	r3, r3, #3
 80011dc:	6053      	str	r3, [r2, #4]
    pI2CHandle->pI2Cx->CR2 |= ((slave_addr << 1) << I2C_CR2_SADD);
 80011de:	68fb      	ldr	r3, [r7, #12]
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	6859      	ldr	r1, [r3, #4]
 80011e4:	79bb      	ldrb	r3, [r7, #6]
 80011e6:	005a      	lsls	r2, r3, #1
 80011e8:	68fb      	ldr	r3, [r7, #12]
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	430a      	orrs	r2, r1
 80011ee:	605a      	str	r2, [r3, #4]

    // Master requests a read
    pI2CHandle->pI2Cx->CR2 |= (1 << I2C_CR2_RD_WRN);
 80011f0:	68fb      	ldr	r3, [r7, #12]
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	685a      	ldr	r2, [r3, #4]
 80011f6:	68fb      	ldr	r3, [r7, #12]
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80011fe:	605a      	str	r2, [r3, #4]

    // Generate start condition
    pI2CHandle->pI2Cx->CR2 |= (1 << I2C_CR2_START);
 8001200:	68fb      	ldr	r3, [r7, #12]
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	685a      	ldr	r2, [r3, #4]
 8001206:	68fb      	ldr	r3, [r7, #12]
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800120e:	605a      	str	r2, [r3, #4]

    // Wait for address to be sent
    while (((pI2CHandle->pI2Cx->CR2 >> I2C_CR2_START) & 0x1) == 1)
 8001210:	bf00      	nop
 8001212:	68fb      	ldr	r3, [r7, #12]
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	685b      	ldr	r3, [r3, #4]
 8001218:	0b5b      	lsrs	r3, r3, #13
 800121a:	f003 0301 	and.w	r3, r3, #1
 800121e:	2b01      	cmp	r3, #1
 8001220:	d0f7      	beq.n	8001212 <I2C_MasterRead+0xa0>
        ;

    if (options.repeated_start != 1) {
 8001222:	7e3b      	ldrb	r3, [r7, #24]
 8001224:	2b01      	cmp	r3, #1
 8001226:	d01c      	beq.n	8001262 <I2C_MasterRead+0xf0>
        // Stop condition when X bytes are read
        pI2CHandle->pI2Cx->CR2 |= (1 << I2C_CR2_AUTOEND);
 8001228:	68fb      	ldr	r3, [r7, #12]
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	685a      	ldr	r2, [r3, #4]
 800122e:	68fb      	ldr	r3, [r7, #12]
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	f042 7200 	orr.w	r2, r2, #33554432	@ 0x2000000
 8001236:	605a      	str	r2, [r3, #4]
    }

    while (size > 0) {
 8001238:	e013      	b.n	8001262 <I2C_MasterRead+0xf0>
        // Wait for received data to be copied into the readable register
        while (((pI2CHandle->pI2Cx->ISR >> I2C_ISR_RXNE) & 0x1) == 0)
 800123a:	bf00      	nop
 800123c:	68fb      	ldr	r3, [r7, #12]
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	699b      	ldr	r3, [r3, #24]
 8001242:	f003 0304 	and.w	r3, r3, #4
 8001246:	2b00      	cmp	r3, #0
 8001248:	d0f8      	beq.n	800123c <I2C_MasterRead+0xca>
            ;

        *destination = (uint8_t) pI2CHandle->pI2Cx->RXDR;
 800124a:	68fb      	ldr	r3, [r7, #12]
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001250:	b2da      	uxtb	r2, r3
 8001252:	68bb      	ldr	r3, [r7, #8]
 8001254:	701a      	strb	r2, [r3, #0]

        size--;
 8001256:	79fb      	ldrb	r3, [r7, #7]
 8001258:	3b01      	subs	r3, #1
 800125a:	71fb      	strb	r3, [r7, #7]
        destination++;
 800125c:	68bb      	ldr	r3, [r7, #8]
 800125e:	3301      	adds	r3, #1
 8001260:	60bb      	str	r3, [r7, #8]
    while (size > 0) {
 8001262:	79fb      	ldrb	r3, [r7, #7]
 8001264:	2b00      	cmp	r3, #0
 8001266:	d1e8      	bne.n	800123a <I2C_MasterRead+0xc8>
    }

    if (options.repeated_start != 1) {
 8001268:	7e3b      	ldrb	r3, [r7, #24]
 800126a:	2b01      	cmp	r3, #1
 800126c:	d008      	beq.n	8001280 <I2C_MasterRead+0x10e>
        // Wait for stop to occur
        while (((pI2CHandle->pI2Cx->ISR >> I2C_ISR_STOPF) & 0x1) == 0)
 800126e:	bf00      	nop
 8001270:	68fb      	ldr	r3, [r7, #12]
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	699b      	ldr	r3, [r3, #24]
 8001276:	f003 0320 	and.w	r3, r3, #32
 800127a:	2b00      	cmp	r3, #0
 800127c:	d0f8      	beq.n	8001270 <I2C_MasterRead+0xfe>
    } else {
        // Wait for N bytes to be transferred
        while (((pI2CHandle->pI2Cx->ISR >> I2C_ISR_TC) & 0x1) == 0)
            ;
    }
}
 800127e:	e007      	b.n	8001290 <I2C_MasterRead+0x11e>
        while (((pI2CHandle->pI2Cx->ISR >> I2C_ISR_TC) & 0x1) == 0)
 8001280:	bf00      	nop
 8001282:	68fb      	ldr	r3, [r7, #12]
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	699b      	ldr	r3, [r3, #24]
 8001288:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800128c:	2b00      	cmp	r3, #0
 800128e:	d0f8      	beq.n	8001282 <I2C_MasterRead+0x110>
}
 8001290:	bf00      	nop
 8001292:	3714      	adds	r7, #20
 8001294:	46bd      	mov	sp, r7
 8001296:	bc80      	pop	{r7}
 8001298:	4770      	bx	lr

0800129a <I2C_Enable>:

void I2C_Enable(I2C_RegDef_t *pI2Cx, uint8_t isEnable) {
 800129a:	b480      	push	{r7}
 800129c:	b083      	sub	sp, #12
 800129e:	af00      	add	r7, sp, #0
 80012a0:	6078      	str	r0, [r7, #4]
 80012a2:	460b      	mov	r3, r1
 80012a4:	70fb      	strb	r3, [r7, #3]
    if (isEnable) {
 80012a6:	78fb      	ldrb	r3, [r7, #3]
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d006      	beq.n	80012ba <I2C_Enable+0x20>
        pI2Cx->CR1 |= 1 << I2C_CR1_PE;
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	f043 0201 	orr.w	r2, r3, #1
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	601a      	str	r2, [r3, #0]
    } else {
        pI2Cx->CR1 &= ~(1 << I2C_CR1_PE);
    }
}
 80012b8:	e005      	b.n	80012c6 <I2C_Enable+0x2c>
        pI2Cx->CR1 &= ~(1 << I2C_CR1_PE);
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	f023 0201 	bic.w	r2, r3, #1
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	601a      	str	r2, [r3, #0]
}
 80012c6:	bf00      	nop
 80012c8:	370c      	adds	r7, #12
 80012ca:	46bd      	mov	sp, r7
 80012cc:	bc80      	pop	{r7}
 80012ce:	4770      	bx	lr

080012d0 <__libc_init_array>:
 80012d0:	b570      	push	{r4, r5, r6, lr}
 80012d2:	4d0d      	ldr	r5, [pc, #52]	@ (8001308 <__libc_init_array+0x38>)
 80012d4:	4c0d      	ldr	r4, [pc, #52]	@ (800130c <__libc_init_array+0x3c>)
 80012d6:	1b64      	subs	r4, r4, r5
 80012d8:	10a4      	asrs	r4, r4, #2
 80012da:	2600      	movs	r6, #0
 80012dc:	42a6      	cmp	r6, r4
 80012de:	d109      	bne.n	80012f4 <__libc_init_array+0x24>
 80012e0:	4d0b      	ldr	r5, [pc, #44]	@ (8001310 <__libc_init_array+0x40>)
 80012e2:	4c0c      	ldr	r4, [pc, #48]	@ (8001314 <__libc_init_array+0x44>)
 80012e4:	f000 f818 	bl	8001318 <_init>
 80012e8:	1b64      	subs	r4, r4, r5
 80012ea:	10a4      	asrs	r4, r4, #2
 80012ec:	2600      	movs	r6, #0
 80012ee:	42a6      	cmp	r6, r4
 80012f0:	d105      	bne.n	80012fe <__libc_init_array+0x2e>
 80012f2:	bd70      	pop	{r4, r5, r6, pc}
 80012f4:	f855 3b04 	ldr.w	r3, [r5], #4
 80012f8:	4798      	blx	r3
 80012fa:	3601      	adds	r6, #1
 80012fc:	e7ee      	b.n	80012dc <__libc_init_array+0xc>
 80012fe:	f855 3b04 	ldr.w	r3, [r5], #4
 8001302:	4798      	blx	r3
 8001304:	3601      	adds	r6, #1
 8001306:	e7f2      	b.n	80012ee <__libc_init_array+0x1e>
 8001308:	0800133c 	.word	0x0800133c
 800130c:	0800133c 	.word	0x0800133c
 8001310:	0800133c 	.word	0x0800133c
 8001314:	08001340 	.word	0x08001340

08001318 <_init>:
 8001318:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800131a:	bf00      	nop
 800131c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800131e:	bc08      	pop	{r3}
 8001320:	469e      	mov	lr, r3
 8001322:	4770      	bx	lr

08001324 <_fini>:
 8001324:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001326:	bf00      	nop
 8001328:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800132a:	bc08      	pop	{r3}
 800132c:	469e      	mov	lr, r3
 800132e:	4770      	bx	lr
