{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79952,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79974,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000483909,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000250583,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 9.28672e-05,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000250583,
	"finish__design__instance__count__class:buffer": 8,
	"finish__design__instance__area__class:buffer": 50.048,
	"finish__design__instance__count__class:clock_buffer": 3,
	"finish__design__instance__area__class:clock_buffer": 41.2896,
	"finish__design__instance__count__class:timing_repair_buffer": 34,
	"finish__design__instance__area__class:timing_repair_buffer": 157.651,
	"finish__design__instance__count__class:inverter": 63,
	"finish__design__instance__area__class:inverter": 241.482,
	"finish__design__instance__count__class:clock_inverter": 1,
	"finish__design__instance__area__class:clock_inverter": 7.5072,
	"finish__design__instance__count__class:sequential_cell": 19,
	"finish__design__instance__area__class:sequential_cell": 475.456,
	"finish__design__instance__count__class:multi_input_combinational_cell": 245,
	"finish__design__instance__area__class:multi_input_combinational_cell": 2327.23,
	"finish__design__instance__count": 373,
	"finish__design__instance__area": 3300.67,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 1.05689,
	"finish__clock__skew__setup": 0.0093372,
	"finish__clock__skew__hold": 0.0093372,
	"finish__timing__drv__max_slew_limit": 0.791206,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.845712,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000786999,
	"finish__power__switching__total": 0.000692948,
	"finish__power__leakage__total": 1.70426e-09,
	"finish__power__total": 0.00147995,
	"finish__design__io": 36,
	"finish__design__die__area": 5850.72,
	"finish__design__core__area": 5237.52,
	"finish__design__instance__count": 443,
	"finish__design__instance__area": 3388.25,
	"finish__design__instance__count__stdcell": 443,
	"finish__design__instance__area__stdcell": 3388.25,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.646918,
	"finish__design__instance__utilization__stdcell": 0.646918,
	"finish__design__rows": 26,
	"finish__design__rows:unithd": 26,
	"finish__design__sites": 4186,
	"finish__design__sites:unithd": 4186,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}