#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed May 23 00:52:47 2018
# Process ID: 6572
# Current directory: C:/Users/GaliTingus/Documents/SR_Project/REKA/vp_switch_final/vp_switch_final.runs/tresholding_0_synth_1
# Command line: vivado.exe -log tresholding_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source tresholding_0.tcl
# Log file: C:/Users/GaliTingus/Documents/SR_Project/REKA/vp_switch_final/vp_switch_final.runs/tresholding_0_synth_1/tresholding_0.vds
# Journal file: C:/Users/GaliTingus/Documents/SR_Project/REKA/vp_switch_final/vp_switch_final.runs/tresholding_0_synth_1\vivado.jou
#-----------------------------------------------------------
source tresholding_0.tcl -notrace
Command: synth_design -top tresholding_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14428 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 356.594 ; gain = 100.258
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'tresholding_0' [c:/Users/GaliTingus/Documents/SR_Project/REKA/vp_switch_final/vp_switch_final.srcs/sources_1/ip/tresholding_0/synth/tresholding_0.v:57]
INFO: [Synth 8-638] synthesizing module 'tresholding' [c:/Users/GaliTingus/Documents/SR_Project/REKA/vp_switch_final/vp_switch_final.srcs/sources_1/ip/tresholding_0/src/tresholding.v:23]
	Parameter Ta bound to: 80 - type: integer 
	Parameter Tb bound to: 130 - type: integer 
	Parameter Tc bound to: 133 - type: integer 
	Parameter Td bound to: 177 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tresholding' (1#1) [c:/Users/GaliTingus/Documents/SR_Project/REKA/vp_switch_final/vp_switch_final.srcs/sources_1/ip/tresholding_0/src/tresholding.v:23]
INFO: [Synth 8-256] done synthesizing module 'tresholding_0' (2#1) [c:/Users/GaliTingus/Documents/SR_Project/REKA/vp_switch_final/vp_switch_final.srcs/sources_1/ip/tresholding_0/synth/tresholding_0.v:57]
WARNING: [Synth 8-3331] design tresholding has unconnected port pixel_in[23]
WARNING: [Synth 8-3331] design tresholding has unconnected port pixel_in[22]
WARNING: [Synth 8-3331] design tresholding has unconnected port pixel_in[21]
WARNING: [Synth 8-3331] design tresholding has unconnected port pixel_in[20]
WARNING: [Synth 8-3331] design tresholding has unconnected port pixel_in[19]
WARNING: [Synth 8-3331] design tresholding has unconnected port pixel_in[18]
WARNING: [Synth 8-3331] design tresholding has unconnected port pixel_in[17]
WARNING: [Synth 8-3331] design tresholding has unconnected port pixel_in[16]
WARNING: [Synth 8-3331] design tresholding has unconnected port clk
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 408.832 ; gain = 152.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 408.832 ; gain = 152.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 408.832 ; gain = 152.496
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 408.832 ; gain = 152.496
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design tresholding_0 has unconnected port pixel_in[23]
WARNING: [Synth 8-3331] design tresholding_0 has unconnected port pixel_in[22]
WARNING: [Synth 8-3331] design tresholding_0 has unconnected port pixel_in[21]
WARNING: [Synth 8-3331] design tresholding_0 has unconnected port pixel_in[20]
WARNING: [Synth 8-3331] design tresholding_0 has unconnected port pixel_in[19]
WARNING: [Synth 8-3331] design tresholding_0 has unconnected port pixel_in[18]
WARNING: [Synth 8-3331] design tresholding_0 has unconnected port pixel_in[17]
WARNING: [Synth 8-3331] design tresholding_0 has unconnected port pixel_in[16]
WARNING: [Synth 8-3331] design tresholding_0 has unconnected port clk
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 550.949 ; gain = 294.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 550.949 ; gain = 294.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 550.949 ; gain = 294.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 550.949 ; gain = 294.613
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 550.949 ; gain = 294.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 550.949 ; gain = 294.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 550.949 ; gain = 294.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 550.949 ; gain = 294.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 550.949 ; gain = 294.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT4 |     1|
|2     |LUT5 |     2|
|3     |LUT6 |     2|
+------+-----+------+

Report Instance Areas: 
+------+---------+------------+------+
|      |Instance |Module      |Cells |
+------+---------+------------+------+
|1     |top      |            |     5|
|2     |  inst   |tresholding |     5|
+------+---------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 550.949 ; gain = 294.613
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 550.949 ; gain = 294.613
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 550.949 ; gain = 294.613
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
11 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 654.566 ; gain = 409.699
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'C:/Users/GaliTingus/Documents/SR_Project/REKA/vp_switch_final/vp_switch_final.runs/tresholding_0_synth_1/tresholding_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1091.184 ; gain = 436.617
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/GaliTingus/Documents/SR_Project/REKA/vp_switch_final/vp_switch_final.srcs/sources_1/ip/tresholding_0/tresholding_0.xci
INFO: [Common 17-1381] The checkpoint 'C:/Users/GaliTingus/Documents/SR_Project/REKA/vp_switch_final/vp_switch_final.runs/tresholding_0_synth_1/tresholding_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file tresholding_0_utilization_synth.rpt -pb tresholding_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1095.195 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed May 23 00:53:31 2018...
