{
    "DESIGN_NAME": "controller",
    "VERILOG_FILES": "dir::src/*.v",
    "CLOCK_PORT": null,
    "CLOCK_PERIOD": 10.0,
    "DESIGN_IS_CORE": false,
    "SYNTH_ELABORATE_ONLY": true,
    "SYNTH_READ_BLACKBOX_LIB": true,
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 150 150"
}
