<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Sdiff src/jdk.internal.vm.compiler/share/classes/org.graalvm.compiler.lir.amd64/src/org/graalvm/compiler/lir/amd64/AMD64StringLatin1InflateOp.java</title>
    <link rel="stylesheet" href="../../../../../../../../../../../style.css" />
  </head>
<body>
<center><a href="AMD64Move.java.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../../../../../../../../index.html" target="_top">index</a> <a href="AMD64StringUTF16CompressOp.java.sdiff.html" target="_top">next &gt;</a></center>    <h2>src/jdk.internal.vm.compiler/share/classes/org.graalvm.compiler.lir.amd64/src/org/graalvm/compiler/lir/amd64/AMD64StringLatin1InflateOp.java</h2>
     <a class="print" href="javascript:print()">Print this page</a>
<table>
<tr valign="top">
<td>
<hr />
<pre>
  1 /*
<span class="line-modified">  2  * Copyright (c) 2018, 2019, Oracle and/or its affiliates. All rights reserved.</span>
  3  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
  4  *
  5  * This code is free software; you can redistribute it and/or modify it
  6  * under the terms of the GNU General Public License version 2 only, as
  7  * published by the Free Software Foundation.
  8  *
  9  * This code is distributed in the hope that it will be useful, but WITHOUT
 10  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 11  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
 12  * version 2 for more details (a copy is included in the LICENSE file that
 13  * accompanied this code).
 14  *
 15  * You should have received a copy of the GNU General Public License version
 16  * 2 along with this work; if not, write to the Free Software Foundation,
 17  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
 18  *
 19  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
 20  * or visit www.oracle.com if you need additional information or have any
 21  * questions.
 22  */
 23 
 24 
 25 package org.graalvm.compiler.lir.amd64;
 26 
<span class="line-removed"> 27 import static jdk.vm.ci.amd64.AMD64.k1;</span>
 28 import static jdk.vm.ci.amd64.AMD64.k2;
 29 import static jdk.vm.ci.amd64.AMD64.rdi;
 30 import static jdk.vm.ci.amd64.AMD64.rdx;
 31 import static jdk.vm.ci.amd64.AMD64.rsi;
 32 import static jdk.vm.ci.code.ValueUtil.asRegister;
 33 import static org.graalvm.compiler.lir.LIRInstruction.OperandFlag.REG;
 34 
 35 import java.util.EnumSet;
 36 
 37 import org.graalvm.compiler.asm.Label;
 38 import org.graalvm.compiler.asm.amd64.AMD64Address;
<span class="line-modified"> 39 import org.graalvm.compiler.asm.amd64.AMD64Assembler;</span>
 40 import org.graalvm.compiler.asm.amd64.AMD64MacroAssembler;
 41 import org.graalvm.compiler.core.common.LIRKind;
 42 import org.graalvm.compiler.lir.LIRInstructionClass;
 43 import org.graalvm.compiler.lir.Opcode;
 44 import org.graalvm.compiler.lir.asm.CompilationResultBuilder;
 45 import org.graalvm.compiler.lir.gen.LIRGeneratorTool;
 46 
 47 import jdk.vm.ci.amd64.AMD64;
 48 import jdk.vm.ci.amd64.AMD64.CPUFeature;
 49 import jdk.vm.ci.amd64.AMD64Kind;

 50 import jdk.vm.ci.code.Register;
 51 import jdk.vm.ci.code.TargetDescription;
 52 import jdk.vm.ci.meta.Value;
 53 
 54 @Opcode(&quot;AMD64_STRING_INFLATE&quot;)
 55 public final class AMD64StringLatin1InflateOp extends AMD64LIRInstruction {
 56     public static final LIRInstructionClass&lt;AMD64StringLatin1InflateOp&gt; TYPE = LIRInstructionClass.create(AMD64StringLatin1InflateOp.class);
 57 


 58     @Use({REG}) private Value rsrc;
 59     @Use({REG}) private Value rdst;
 60     @Use({REG}) private Value rlen;
 61 
 62     @Temp({REG}) private Value rsrcTemp;
 63     @Temp({REG}) private Value rdstTemp;
 64     @Temp({REG}) private Value rlenTemp;
 65 
 66     @Temp({REG}) private Value vtmp1;
 67     @Temp({REG}) private Value rtmp2;
 68 
<span class="line-modified"> 69     public AMD64StringLatin1InflateOp(LIRGeneratorTool tool, Value src, Value dst, Value len) {</span>
 70         super(TYPE);
 71 



 72         assert asRegister(src).equals(rsi);
 73         assert asRegister(dst).equals(rdi);
 74         assert asRegister(len).equals(rdx);
 75 
 76         rsrcTemp = rsrc = src;
 77         rdstTemp = rdst = dst;
 78         rlenTemp = rlen = len;
 79 
 80         vtmp1 = useAVX512ForStringInflateCompress(tool.target()) ? tool.newVariable(LIRKind.value(AMD64Kind.V512_BYTE)) : tool.newVariable(LIRKind.value(AMD64Kind.V128_BYTE));
 81         rtmp2 = tool.newVariable(LIRKind.value(AMD64Kind.DWORD));
 82     }
 83 
 84     @Override
 85     public void emitCode(CompilationResultBuilder crb, AMD64MacroAssembler masm) {
 86         Register src = asRegister(rsrc);
 87         Register dst = asRegister(rdst);
 88         Register len = asRegister(rlen);
 89 
 90         Register tmp1 = asRegister(vtmp1);
 91         Register tmp2 = asRegister(rtmp2);
 92 
 93         byteArrayInflate(masm, src, dst, len, tmp1, tmp2);
 94     }
 95 
 96     public static boolean useAVX512ForStringInflateCompress(TargetDescription target) {
 97         EnumSet&lt;CPUFeature&gt; features = ((AMD64) target.arch).getFeatures();
 98         return features.contains(AMD64.CPUFeature.AVX512BW) &amp;&amp;
 99                         features.contains(AMD64.CPUFeature.AVX512VL) &amp;&amp;
100                         features.contains(AMD64.CPUFeature.BMI2);
101     }
102 
103     /**
104      * Inflate a Latin1 string using a byte[] array representation into a UTF16 string using a
105      * char[] array representation.
106      *
107      * @param masm the assembler
108      * @param src (rsi) the start address of source byte[] to be inflated
109      * @param dst (rdi) the start address of destination char[] array
110      * @param len (rdx) the length
<span class="line-modified">111      * @param vtmp (xmm) temporary xmm register</span>
<span class="line-modified">112      * @param tmp (gpr) temporary gpr register</span>
113      */
<span class="line-modified">114     private static void byteArrayInflate(AMD64MacroAssembler masm, Register src, Register dst, Register len, Register vtmp, Register tmp) {</span>
<span class="line-modified">115         assert vtmp.getRegisterCategory().equals(AMD64.XMM);</span>
116 

117         Label labelDone = new Label();
118         Label labelBelowThreshold = new Label();

119 
<span class="line-modified">120         assert src.number != dst.number &amp;&amp; src.number != len.number &amp;&amp; src.number != tmp.number;</span>
<span class="line-modified">121         assert dst.number != len.number &amp;&amp; dst.number != tmp.number;</span>
<span class="line-modified">122         assert len.number != tmp.number;</span>

123 

124         if (useAVX512ForStringInflateCompress(masm.target)) {




125             // If the length of the string is less than 16, we chose not to use the
126             // AVX512 instructions.
<span class="line-modified">127             masm.testl(len, -16);</span>
<span class="line-modified">128             masm.jcc(AMD64Assembler.ConditionFlag.Zero, labelBelowThreshold);</span>
129 
<span class="line-removed">130             Label labelAvx512Tail = new Label();</span>
131             // Test for suitable number chunks with respect to the size of the vector
<span class="line-modified">132             // operation, mask off remaining number of chars (bytes) to inflate (such</span>
<span class="line-removed">133             // that &#39;len&#39; will always hold the number of bytes left to inflate) after</span>
134             // committing to the vector loop.
135             // Adjust vector pointers to upper address bounds and inverse loop index.
136             // This will keep the loop condition simple.
137             //
138             // NOTE: The above idiom/pattern is used in all the loops below.
139 
<span class="line-modified">140             masm.movl(tmp, len);</span>
<span class="line-modified">141             masm.andl(tmp, -32);     // The vector count (in chars).</span>
<span class="line-modified">142             masm.jccb(AMD64Assembler.ConditionFlag.Zero, labelAvx512Tail);</span>
<span class="line-removed">143             masm.andl(len, 32 - 1);  // The tail count (in chars).</span>
144 
<span class="line-modified">145             masm.leaq(src, new AMD64Address(src, tmp, AMD64Address.Scale.Times1));</span>
<span class="line-modified">146             masm.leaq(dst, new AMD64Address(dst, tmp, AMD64Address.Scale.Times2));</span>
<span class="line-modified">147             masm.negq(tmp);</span>
148 
<span class="line-removed">149             Label labelAvx512Loop = new Label();</span>
150             // Inflate 32 chars per iteration, reading 256-bit compact vectors
151             // and writing 512-bit inflated ditto.
<span class="line-modified">152             masm.bind(labelAvx512Loop);</span>
<span class="line-modified">153             masm.evpmovzxbw(vtmp, new AMD64Address(src, tmp, AMD64Address.Scale.Times1));</span>
<span class="line-modified">154             masm.evmovdqu16(new AMD64Address(dst, tmp, AMD64Address.Scale.Times2), vtmp);</span>
<span class="line-modified">155             masm.addq(tmp, 32);</span>
<span class="line-removed">156             masm.jcc(AMD64Assembler.ConditionFlag.NotZero, labelAvx512Loop);</span>
157 
<span class="line-modified">158             masm.bind(labelAvx512Tail);</span>
159             // All done if the tail count is zero.
<span class="line-modified">160             masm.testl(len, len);</span>
<span class="line-removed">161             masm.jcc(AMD64Assembler.ConditionFlag.Zero, labelDone);</span>
<span class="line-removed">162 </span>
<span class="line-removed">163             masm.kmovq(k2, k1);      // Save k1</span>
164 
165             // Compute (1 &lt;&lt; N) - 1 = ~(~0 &lt;&lt; N), where N is the remaining number
166             // of characters to process.
<span class="line-modified">167             masm.movl(tmp, -1);</span>
<span class="line-modified">168             masm.shlxl(tmp, tmp, len);</span>
<span class="line-modified">169             masm.notl(tmp);</span>
<span class="line-modified">170 </span>
<span class="line-modified">171             masm.kmovd(k1, tmp);</span>
<span class="line-modified">172             masm.evpmovzxbw(vtmp, k1, new AMD64Address(src));</span>
<span class="line-modified">173             masm.evmovdqu16(new AMD64Address(dst), k1, vtmp);</span>
<span class="line-modified">174             masm.kmovq(k1, k2);      // Restore k1</span>
175             masm.jmp(labelDone);

176         }
177 
<span class="line-modified">178         if (masm.supports(AMD64.CPUFeature.SSE4_1)) {</span>
<span class="line-modified">179 </span>
<span class="line-modified">180             Label labelSSETail = new Label();</span>



181 
182             if (masm.supports(AMD64.CPUFeature.AVX2)) {






183 
<span class="line-modified">184                 Label labelAvx2Tail = new Label();</span>
<span class="line-modified">185 </span>
<span class="line-modified">186                 masm.movl(tmp, len);</span>
<span class="line-modified">187                 masm.andl(tmp, -16);</span>
<span class="line-removed">188                 masm.jccb(AMD64Assembler.ConditionFlag.Zero, labelAvx2Tail);</span>
<span class="line-removed">189                 masm.andl(len, 16 - 1);</span>
<span class="line-removed">190 </span>
<span class="line-removed">191                 masm.leaq(src, new AMD64Address(src, tmp, AMD64Address.Scale.Times1));</span>
<span class="line-removed">192                 masm.leaq(dst, new AMD64Address(dst, tmp, AMD64Address.Scale.Times2));</span>
<span class="line-removed">193                 masm.negq(tmp);</span>
194 
<span class="line-modified">195                 Label labelAvx2Loop = new Label();</span>
<span class="line-modified">196                 // Inflate 16 bytes (chars) per iteration, reading 128-bit compact vectors</span>
<span class="line-modified">197                 // and writing 256-bit inflated ditto.</span>
<span class="line-modified">198                 masm.bind(labelAvx2Loop);</span>
<span class="line-modified">199                 masm.vpmovzxbw(vtmp, new AMD64Address(src, tmp, AMD64Address.Scale.Times1));</span>
<span class="line-removed">200                 masm.vmovdqu(new AMD64Address(dst, tmp, AMD64Address.Scale.Times2), vtmp);</span>
<span class="line-removed">201                 masm.addq(tmp, 16);</span>
<span class="line-removed">202                 masm.jcc(AMD64Assembler.ConditionFlag.NotZero, labelAvx2Loop);</span>
203 


204                 masm.bind(labelBelowThreshold);
<span class="line-modified">205                 masm.bind(labelAvx2Tail);</span>
<span class="line-modified">206 </span>
<span class="line-modified">207                 masm.movl(tmp, len);</span>
<span class="line-modified">208                 masm.andl(tmp, -8);</span>
<span class="line-removed">209                 masm.jccb(AMD64Assembler.ConditionFlag.Zero, labelSSETail);</span>
<span class="line-removed">210                 masm.andl(len, 8 - 1);</span>
211 
212                 // Inflate another 8 bytes before final tail copy.
<span class="line-modified">213                 masm.pmovzxbw(vtmp, new AMD64Address(src));</span>
<span class="line-modified">214                 masm.movdqu(new AMD64Address(dst), vtmp);</span>
215                 masm.addq(src, 8);
216                 masm.addq(dst, 16);
217 
<span class="line-modified">218                 // Fall-through to labelSSETail.</span>
<span class="line-removed">219             } else {</span>
<span class="line-removed">220                 // When there is no AVX2 support available, we use AVX/SSE support to</span>
<span class="line-removed">221                 // inflate into maximum 128-bits per operation.</span>
<span class="line-removed">222 </span>
<span class="line-removed">223                 masm.movl(tmp, len);</span>
<span class="line-removed">224                 masm.andl(tmp, -8);</span>
<span class="line-removed">225                 masm.jccb(AMD64Assembler.ConditionFlag.Zero, labelSSETail);</span>
<span class="line-removed">226                 masm.andl(len, 8 - 1);</span>
<span class="line-removed">227 </span>
<span class="line-removed">228                 masm.leaq(src, new AMD64Address(src, tmp, AMD64Address.Scale.Times1));</span>
<span class="line-removed">229                 masm.leaq(dst, new AMD64Address(dst, tmp, AMD64Address.Scale.Times2));</span>
<span class="line-removed">230                 masm.negq(tmp);</span>
<span class="line-removed">231 </span>
<span class="line-removed">232                 Label labelSSECopy8Loop = new Label();</span>
<span class="line-removed">233                 // Inflate 8 bytes (chars) per iteration, reading 64-bit compact vectors</span>
<span class="line-removed">234                 // and writing 128-bit inflated ditto.</span>
<span class="line-removed">235                 masm.bind(labelSSECopy8Loop);</span>
<span class="line-removed">236                 masm.pmovzxbw(vtmp, new AMD64Address(src, tmp, AMD64Address.Scale.Times1));</span>
<span class="line-removed">237                 masm.movdqu(new AMD64Address(dst, tmp, AMD64Address.Scale.Times2), vtmp);</span>
<span class="line-removed">238                 masm.addq(tmp, 8);</span>
<span class="line-removed">239                 masm.jcc(AMD64Assembler.ConditionFlag.NotZero, labelSSECopy8Loop);</span>
<span class="line-removed">240 </span>
<span class="line-removed">241                 // Fall-through to labelSSETail.</span>
242             }
243 
<span class="line-modified">244             Label labelCopyChars = new Label();</span>





245 
<span class="line-modified">246             masm.bind(labelSSETail);</span>
<span class="line-modified">247             masm.cmpl(len, 4);</span>
<span class="line-removed">248             masm.jccb(AMD64Assembler.ConditionFlag.Less, labelCopyChars);</span>
249 
<span class="line-modified">250             masm.movdl(vtmp, new AMD64Address(src));</span>
<span class="line-modified">251             masm.pmovzxbw(vtmp, vtmp);</span>
<span class="line-modified">252             masm.movq(new AMD64Address(dst), vtmp);</span>


253             masm.subq(len, 4);
254             masm.addq(src, 4);
255             masm.addq(dst, 8);
256 
<span class="line-modified">257             masm.bind(labelCopyChars);</span>



258         }
259 
260         // Inflate any remaining characters (bytes) using a vanilla implementation.
<span class="line-modified">261         masm.testl(len, len);</span>
<span class="line-removed">262         masm.jccb(AMD64Assembler.ConditionFlag.Zero, labelDone);</span>
263         masm.leaq(src, new AMD64Address(src, len, AMD64Address.Scale.Times1));
264         masm.leaq(dst, new AMD64Address(dst, len, AMD64Address.Scale.Times2));
265         masm.negq(len);
266 
<span class="line-removed">267         Label labelCopyCharsLoop = new Label();</span>
268         // Inflate a single byte (char) per iteration.
269         masm.bind(labelCopyCharsLoop);
<span class="line-modified">270         masm.movzbl(tmp, new AMD64Address(src, len, AMD64Address.Scale.Times1));</span>
<span class="line-modified">271         masm.movw(new AMD64Address(dst, len, AMD64Address.Scale.Times2), tmp);</span>
<span class="line-modified">272         masm.incrementq(len, 1);</span>
<span class="line-removed">273         masm.jcc(AMD64Assembler.ConditionFlag.NotZero, labelCopyCharsLoop);</span>
274 
275         masm.bind(labelDone);
276     }
277 
278     @Override
279     public boolean needsClearUpperVectorRegisters() {
280         return true;
281     }
282 }
</pre>
</td>
<td>
<hr />
<pre>
  1 /*
<span class="line-modified">  2  * Copyright (c) 2018, 2020, Oracle and/or its affiliates. All rights reserved.</span>
  3  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
  4  *
  5  * This code is free software; you can redistribute it and/or modify it
  6  * under the terms of the GNU General Public License version 2 only, as
  7  * published by the Free Software Foundation.
  8  *
  9  * This code is distributed in the hope that it will be useful, but WITHOUT
 10  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 11  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
 12  * version 2 for more details (a copy is included in the LICENSE file that
 13  * accompanied this code).
 14  *
 15  * You should have received a copy of the GNU General Public License version
 16  * 2 along with this work; if not, write to the Free Software Foundation,
 17  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
 18  *
 19  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
 20  * or visit www.oracle.com if you need additional information or have any
 21  * questions.
 22  */
 23 
 24 
 25 package org.graalvm.compiler.lir.amd64;
 26 

 27 import static jdk.vm.ci.amd64.AMD64.k2;
 28 import static jdk.vm.ci.amd64.AMD64.rdi;
 29 import static jdk.vm.ci.amd64.AMD64.rdx;
 30 import static jdk.vm.ci.amd64.AMD64.rsi;
 31 import static jdk.vm.ci.code.ValueUtil.asRegister;
 32 import static org.graalvm.compiler.lir.LIRInstruction.OperandFlag.REG;
 33 
 34 import java.util.EnumSet;
 35 
 36 import org.graalvm.compiler.asm.Label;
 37 import org.graalvm.compiler.asm.amd64.AMD64Address;
<span class="line-modified"> 38 import org.graalvm.compiler.asm.amd64.AMD64Assembler.ConditionFlag;</span>
 39 import org.graalvm.compiler.asm.amd64.AMD64MacroAssembler;
 40 import org.graalvm.compiler.core.common.LIRKind;
 41 import org.graalvm.compiler.lir.LIRInstructionClass;
 42 import org.graalvm.compiler.lir.Opcode;
 43 import org.graalvm.compiler.lir.asm.CompilationResultBuilder;
 44 import org.graalvm.compiler.lir.gen.LIRGeneratorTool;
 45 
 46 import jdk.vm.ci.amd64.AMD64;
 47 import jdk.vm.ci.amd64.AMD64.CPUFeature;
 48 import jdk.vm.ci.amd64.AMD64Kind;
<span class="line-added"> 49 import jdk.vm.ci.code.CodeUtil;</span>
 50 import jdk.vm.ci.code.Register;
 51 import jdk.vm.ci.code.TargetDescription;
 52 import jdk.vm.ci.meta.Value;
 53 
 54 @Opcode(&quot;AMD64_STRING_INFLATE&quot;)
 55 public final class AMD64StringLatin1InflateOp extends AMD64LIRInstruction {
 56     public static final LIRInstructionClass&lt;AMD64StringLatin1InflateOp&gt; TYPE = LIRInstructionClass.create(AMD64StringLatin1InflateOp.class);
 57 
<span class="line-added"> 58     private final int useAVX3Threshold;</span>
<span class="line-added"> 59 </span>
 60     @Use({REG}) private Value rsrc;
 61     @Use({REG}) private Value rdst;
 62     @Use({REG}) private Value rlen;
 63 
 64     @Temp({REG}) private Value rsrcTemp;
 65     @Temp({REG}) private Value rdstTemp;
 66     @Temp({REG}) private Value rlenTemp;
 67 
 68     @Temp({REG}) private Value vtmp1;
 69     @Temp({REG}) private Value rtmp2;
 70 
<span class="line-modified"> 71     public AMD64StringLatin1InflateOp(LIRGeneratorTool tool, int useAVX3Threshold, Value src, Value dst, Value len) {</span>
 72         super(TYPE);
 73 
<span class="line-added"> 74         assert CodeUtil.isPowerOf2(useAVX3Threshold) : &quot;AVX3Threshold must be power of 2&quot;;</span>
<span class="line-added"> 75         this.useAVX3Threshold = useAVX3Threshold;</span>
<span class="line-added"> 76 </span>
 77         assert asRegister(src).equals(rsi);
 78         assert asRegister(dst).equals(rdi);
 79         assert asRegister(len).equals(rdx);
 80 
 81         rsrcTemp = rsrc = src;
 82         rdstTemp = rdst = dst;
 83         rlenTemp = rlen = len;
 84 
 85         vtmp1 = useAVX512ForStringInflateCompress(tool.target()) ? tool.newVariable(LIRKind.value(AMD64Kind.V512_BYTE)) : tool.newVariable(LIRKind.value(AMD64Kind.V128_BYTE));
 86         rtmp2 = tool.newVariable(LIRKind.value(AMD64Kind.DWORD));
 87     }
 88 
 89     @Override
 90     public void emitCode(CompilationResultBuilder crb, AMD64MacroAssembler masm) {
 91         Register src = asRegister(rsrc);
 92         Register dst = asRegister(rdst);
 93         Register len = asRegister(rlen);
 94 
 95         Register tmp1 = asRegister(vtmp1);
 96         Register tmp2 = asRegister(rtmp2);
 97 
 98         byteArrayInflate(masm, src, dst, len, tmp1, tmp2);
 99     }
100 
101     public static boolean useAVX512ForStringInflateCompress(TargetDescription target) {
102         EnumSet&lt;CPUFeature&gt; features = ((AMD64) target.arch).getFeatures();
103         return features.contains(AMD64.CPUFeature.AVX512BW) &amp;&amp;
104                         features.contains(AMD64.CPUFeature.AVX512VL) &amp;&amp;
105                         features.contains(AMD64.CPUFeature.BMI2);
106     }
107 
108     /**
109      * Inflate a Latin1 string using a byte[] array representation into a UTF16 string using a
110      * char[] array representation.
111      *
112      * @param masm the assembler
113      * @param src (rsi) the start address of source byte[] to be inflated
114      * @param dst (rdi) the start address of destination char[] array
115      * @param len (rdx) the length
<span class="line-modified">116      * @param tmp1 (xmm) temporary xmm register</span>
<span class="line-modified">117      * @param tmp2 (gpr) temporary gpr register</span>
118      */
<span class="line-modified">119     private void byteArrayInflate(AMD64MacroAssembler masm, Register src, Register dst, Register len, Register tmp1, Register tmp2) {</span>
<span class="line-modified">120         assert tmp1.getRegisterCategory().equals(AMD64.XMM);</span>
121 
<span class="line-added">122         Label labelCopyCharsLoop = new Label();</span>
123         Label labelDone = new Label();
124         Label labelBelowThreshold = new Label();
<span class="line-added">125         Label labelAVX3Threshold = new Label();</span>
126 
<span class="line-modified">127         // assert different registers</span>
<span class="line-modified">128         assert src.number != dst.number &amp;&amp; src.number != len.number &amp;&amp; src.number != tmp2.number;</span>
<span class="line-modified">129         assert dst.number != len.number &amp;&amp; dst.number != tmp2.number;</span>
<span class="line-added">130         assert len.number != tmp2.number;</span>
131 
<span class="line-added">132         masm.movl(tmp2, len);</span>
133         if (useAVX512ForStringInflateCompress(masm.target)) {
<span class="line-added">134             Label labelCopy32Loop = new Label();</span>
<span class="line-added">135             Label labelCopyTail = new Label();</span>
<span class="line-added">136             Register tmp3Aliased = len;</span>
<span class="line-added">137 </span>
138             // If the length of the string is less than 16, we chose not to use the
139             // AVX512 instructions.
<span class="line-modified">140             masm.testlAndJcc(len, -16, ConditionFlag.Zero, labelBelowThreshold, false);</span>
<span class="line-modified">141             masm.testlAndJcc(len, -1 * useAVX3Threshold, ConditionFlag.Zero, labelAVX3Threshold, false);</span>
142 

143             // Test for suitable number chunks with respect to the size of the vector
<span class="line-modified">144             // operation, mask off remaining number of chars (bytes) to inflate after</span>

145             // committing to the vector loop.
146             // Adjust vector pointers to upper address bounds and inverse loop index.
147             // This will keep the loop condition simple.
148             //
149             // NOTE: The above idiom/pattern is used in all the loops below.
150 
<span class="line-modified">151             masm.andl(tmp2, 32 - 1);  // The tail count (in chars).</span>
<span class="line-modified">152             // The vector count (in chars).</span>
<span class="line-modified">153             masm.andlAndJcc(len, -32, ConditionFlag.Zero, labelCopyTail, true);</span>

154 
<span class="line-modified">155             masm.leaq(src, new AMD64Address(src, len, AMD64Address.Scale.Times1));</span>
<span class="line-modified">156             masm.leaq(dst, new AMD64Address(dst, len, AMD64Address.Scale.Times2));</span>
<span class="line-modified">157             masm.negq(len);</span>
158 

159             // Inflate 32 chars per iteration, reading 256-bit compact vectors
160             // and writing 512-bit inflated ditto.
<span class="line-modified">161             masm.bind(labelCopy32Loop);</span>
<span class="line-modified">162             masm.evpmovzxbw(tmp1, new AMD64Address(src, len, AMD64Address.Scale.Times1));</span>
<span class="line-modified">163             masm.evmovdqu16(new AMD64Address(dst, len, AMD64Address.Scale.Times2), tmp1);</span>
<span class="line-modified">164             masm.addqAndJcc(len, 32, ConditionFlag.NotZero, labelCopy32Loop, false);</span>

165 
<span class="line-modified">166             masm.bind(labelCopyTail);</span>
167             // All done if the tail count is zero.
<span class="line-modified">168             masm.testlAndJcc(tmp2, tmp2, ConditionFlag.Zero, labelDone, false);</span>



169 
170             // Compute (1 &lt;&lt; N) - 1 = ~(~0 &lt;&lt; N), where N is the remaining number
171             // of characters to process.
<span class="line-modified">172             masm.movl(tmp3Aliased, -1);</span>
<span class="line-modified">173             masm.shlxl(tmp3Aliased, tmp3Aliased, tmp2);</span>
<span class="line-modified">174             masm.notl(tmp3Aliased);</span>
<span class="line-modified">175 </span>
<span class="line-modified">176             masm.kmovd(k2, tmp3Aliased);</span>
<span class="line-modified">177             masm.evpmovzxbw(tmp1, k2, new AMD64Address(src));</span>
<span class="line-modified">178             masm.evmovdqu16(new AMD64Address(dst), k2, tmp1);</span>
<span class="line-modified">179 </span>
180             masm.jmp(labelDone);
<span class="line-added">181             masm.bind(labelAVX3Threshold);</span>
182         }
183 
<span class="line-modified">184         if (masm.supports(AMD64.CPUFeature.SSE4_2)) {</span>
<span class="line-modified">185             Label labelCopy16Loop = new Label();</span>
<span class="line-modified">186             Label labelCopy8Loop = new Label();</span>
<span class="line-added">187             Label labelCopyBytes = new Label();</span>
<span class="line-added">188             Label labelCopyNewTail = new Label();</span>
<span class="line-added">189             Label labelCopyTail = new Label();</span>
190 
191             if (masm.supports(AMD64.CPUFeature.AVX2)) {
<span class="line-added">192                 masm.andl(tmp2, 16 - 1);</span>
<span class="line-added">193                 masm.andlAndJcc(len, -16, ConditionFlag.Zero, labelCopyNewTail, true);</span>
<span class="line-added">194             } else {</span>
<span class="line-added">195                 masm.andl(tmp2, 0x00000007);</span>
<span class="line-added">196                 masm.andlAndJcc(len, 0xfffffff8, ConditionFlag.Zero, labelCopyTail, true);</span>
<span class="line-added">197             }</span>
198 
<span class="line-modified">199             // vectored inflation</span>
<span class="line-modified">200             masm.leaq(src, new AMD64Address(src, len, AMD64Address.Scale.Times1));</span>
<span class="line-modified">201             masm.leaq(dst, new AMD64Address(dst, len, AMD64Address.Scale.Times2));</span>
<span class="line-modified">202             masm.negq(len);</span>






203 
<span class="line-modified">204             if (masm.supports(AMD64.CPUFeature.AVX2)) {</span>
<span class="line-modified">205                 masm.bind(labelCopy16Loop);</span>
<span class="line-modified">206                 masm.vpmovzxbw(tmp1, new AMD64Address(src, len, AMD64Address.Scale.Times1));</span>
<span class="line-modified">207                 masm.vmovdqu(new AMD64Address(dst, len, AMD64Address.Scale.Times2), tmp1);</span>
<span class="line-modified">208                 masm.addqAndJcc(len, 16, ConditionFlag.NotZero, labelCopy16Loop, false);</span>



209 
<span class="line-added">210                 // The avx512 logic may branch here. We assume that avx2 is supported when we use</span>
<span class="line-added">211                 // avx512 instructions.</span>
212                 masm.bind(labelBelowThreshold);
<span class="line-modified">213                 masm.bind(labelCopyNewTail);</span>
<span class="line-modified">214                 masm.movl(len, tmp2);</span>
<span class="line-modified">215                 masm.andl(tmp2, 0x00000007);</span>
<span class="line-modified">216                 masm.andlAndJcc(len, 0xfffffff8, ConditionFlag.Zero, labelCopyTail, true);</span>


217 
218                 // Inflate another 8 bytes before final tail copy.
<span class="line-modified">219                 masm.pmovzxbw(tmp1, new AMD64Address(src));</span>
<span class="line-modified">220                 masm.movdqu(new AMD64Address(dst), tmp1);</span>
221                 masm.addq(src, 8);
222                 masm.addq(dst, 16);
223 
<span class="line-modified">224                 masm.jmp(labelCopyTail);</span>























225             }
226 
<span class="line-modified">227             // Inflate 8 bytes (chars) per iteration, reading 64-bit compact vectors</span>
<span class="line-added">228             // and writing 128-bit inflated ditto.</span>
<span class="line-added">229             masm.bind(labelCopy8Loop);</span>
<span class="line-added">230             masm.pmovzxbw(tmp1, new AMD64Address(src, len, AMD64Address.Scale.Times1));</span>
<span class="line-added">231             masm.movdqu(new AMD64Address(dst, len, AMD64Address.Scale.Times2), tmp1);</span>
<span class="line-added">232             masm.addqAndJcc(len, 8, ConditionFlag.NotZero, labelCopy8Loop, false);</span>
233 
<span class="line-modified">234             masm.bind(labelCopyTail);</span>
<span class="line-modified">235             masm.movl(len, tmp2);</span>

236 
<span class="line-modified">237             masm.cmplAndJcc(len, 4, ConditionFlag.Less, labelCopyBytes, true);</span>
<span class="line-modified">238 </span>
<span class="line-modified">239             masm.movdl(tmp1, new AMD64Address(src));</span>
<span class="line-added">240             masm.pmovzxbw(tmp1, tmp1);</span>
<span class="line-added">241             masm.movq(new AMD64Address(dst), tmp1);</span>
242             masm.subq(len, 4);
243             masm.addq(src, 4);
244             masm.addq(dst, 8);
245 
<span class="line-modified">246             masm.bind(labelCopyBytes);</span>
<span class="line-added">247         } else {</span>
<span class="line-added">248             // TODO this seems meaningless. And previously this recast does not contain this.</span>
<span class="line-added">249             masm.bind(labelBelowThreshold);</span>
250         }
251 
252         // Inflate any remaining characters (bytes) using a vanilla implementation.
<span class="line-modified">253         masm.testlAndJcc(len, len, ConditionFlag.Zero, labelDone, true);</span>

254         masm.leaq(src, new AMD64Address(src, len, AMD64Address.Scale.Times1));
255         masm.leaq(dst, new AMD64Address(dst, len, AMD64Address.Scale.Times2));
256         masm.negq(len);
257 

258         // Inflate a single byte (char) per iteration.
259         masm.bind(labelCopyCharsLoop);
<span class="line-modified">260         masm.movzbl(tmp2, new AMD64Address(src, len, AMD64Address.Scale.Times1));</span>
<span class="line-modified">261         masm.movw(new AMD64Address(dst, len, AMD64Address.Scale.Times2), tmp2);</span>
<span class="line-modified">262         masm.incqAndJcc(len, ConditionFlag.NotZero, labelCopyCharsLoop, false);</span>

263 
264         masm.bind(labelDone);
265     }
266 
267     @Override
268     public boolean needsClearUpperVectorRegisters() {
269         return true;
270     }
271 }
</pre>
</td>
</tr>
</table>
<center><a href="AMD64Move.java.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../../../../../../../../index.html" target="_top">index</a> <a href="AMD64StringUTF16CompressOp.java.sdiff.html" target="_top">next &gt;</a></center>  </body>
</html>