module and2 (
    output reg out,
	 input   in 


	 	 
);
	 always@* begin
	 out=(in==1)? 1:0;
	 end
	 
	 endmodule
	 