Checking out Encounter license ...
Virtuoso_Digital_Implem 9.1 license checkout succeeded.
	Maximum number of instance allowed (1 x 50000).
**ERROR: (ENCOAX-148):	Could not open shared library libfeoax22.so : /usr/local/packages/cadence_2007/edi/tools.lnx86/lib/64bit/libfeoax22.so: undefined symbol: _ZN12OpenAccess_419oaVersionedObserverINS_12oaLibDefListELj1EE12onPostCreateEPS1_

**ERROR: (ENCOAX-148):	OA features will be disabled in this session.


*******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2010.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

@(#)CDS: Encounter v09.12-s159_1 (64bit) 07/15/2010 13:17 (Linux 2.6)
@(#)CDS: NanoRoute v09.12-s013 NR100629-2344/USR64-UB (database version 2.30, 102.1.1) {superthreading v1.15}
@(#)CDS: CeltIC v09.12-s012_1 (64bit) 07/01/2010 05:52:50 (Linux 2.6.9-78.0.17.ELsmp)
@(#)CDS: AAE 09.12-e022 (64bit) 07/15/2010 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: CTE 09.12-s069_1 (64bit) Jul 15 2010 05:35:17 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: CPE v09.12-s009
--- Starting "Encounter v09.12-s159_1" on Wed Dec 13 14:22:11 2017 (mem=60.1M) ---
--- Running on luigi (x86_64 w/Linux 2.6.32-696.13.2.el6.x86_64) ---
This version was compiled on Thu Jul 15 13:17:23 PDT 2010.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
<CMD> dbGet top.name
<CMD_INTERNAL> setUIVar rda_Input ui_gndnet 1'b0
<CMD_INTERNAL> setUIVar rda_Input ui_leffile gscl45nm.lef
<CMD_INTERNAL> setUIVar rda_Input ui_settop 0
<CMD_INTERNAL> setUIVar rda_Input ui_netlist {apr45nm.v TOP.v}
<CMD_INTERNAL> setUIVar rda_Input ui_pwrnet 1'b1
<CMD> commitConfig

Loading Lef file gscl45nm.lef...
**WARN: (ENCLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_POLY', 
Set DBUPerIGU to M2 pitch 380.
Initializing default via types and wire widths ...

Power Planner/ViaGen version 8.1.46 promoted on 02/17/2009.
viaInitial starts at Wed Dec 13 14:23:04 2017
viaInitial ends at Wed Dec 13 14:23:04 2017
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'apr45nm.v'
Reading verilog netlist 'TOP.v'
Inserting temporary buffers to remove assignment statements.

*** Memory Usage v0.159.2.9 (Current mem = 428.820M, initial mem = 60.055M) ***
*** End netlist parsing (cpu=0:00:00.6, real=0:00:01.0, mem=428.8M) ***
Top level cell is gs_div.
**WARN: (ENCSYC-2):	Timing is not defined for cell INVX1.
**WARN: (ENCSYC-2):	Timing is not defined for cell INVX4.
**WARN: (ENCSYC-2):	Timing is not defined for cell NAND2X1.
**WARN: (ENCSYC-2):	Timing is not defined for cell NOR2X1.
**WARN: (ENCSYC-2):	Timing is not defined for cell XOR2X1.
**WARN: (ENCSYC-2):	Timing is not defined for cell XNOR2X1.
**WARN: (ENCSYC-2):	Timing is not defined for cell OR2X1.
**WARN: (ENCSYC-2):	Timing is not defined for cell OAI21X1.
**WARN: (ENCSYC-2):	Timing is not defined for cell NOR3X1.
**WARN: (ENCSYC-2):	Timing is not defined for cell NAND3X1.
**WARN: (ENCSYC-2):	Timing is not defined for cell LATCH.
**WARN: (ENCSYC-2):	Timing is not defined for cell HAX1.
**WARN: (ENCSYC-2):	Timing is not defined for cell FAX1.
**WARN: (ENCSYC-2):	Timing is not defined for cell DFFPOSX1.
**WARN: (ENCSYC-2):	Timing is not defined for cell BUFX2.
**WARN: (ENCSYC-2):	Timing is not defined for cell AOI22X1.
**WARN: (ENCSYC-2):	Timing is not defined for cell AOI21X1.
**WARN: (ENCSYC-2):	Timing is not defined for cell AND2X1.
*** End library_loading (cpu=0.00min, mem=0.1M, fe_cpu=0.19min, fe_mem=429.0M) ***
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell gs_div ...
*** Netlist is unique.
Set DBUPerIGU to techSite CoreSite width 760.
** info: there are 6079 modules.
** info: there are 42260 stdCell insts.

*** Memory Usage v0.159.2.9 (Current mem = 455.777M, initial mem = 60.055M) ***
*info - Done with setDoAssign with 86 assigns removed and 0 assigns could not be removed.
*info: set bottom ioPad orient R0
Horizontal Layer M1 offset = 190 (guessed)
Vertical Layer M2 offset = 190 (guessed)
Suggestion: specify LAYER OFFSET in LEF file
Reason: hard to extract LAYER OFFSET from standard cells
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF.
Set Input Pin Transition Delay as 0.1 ps.
PreRoute Cap Scale Factor :        1.00
PreRoute Res Scale Factor :        1.00
PostRoute Cap Scale Factor :       1.00
PostRoute Res Scale Factor :       1.00
PostRoute XCap Scale Factor :      1.00

PreRoute Clock Cap Scale Factor :  1.00	[Derived from postRoute_cap (effortLevel low)]
PreRoute Clock Res Scale Factor :  1.00	[Derived from postRoute_res (effortLevel low)]
PostRoute Clock Cap Scale Factor : 1.00	[Derived from postRoute_cap (effortLevel low)]
PostRoute Clock Res Scale Factor : 1.00	[Derived from postRoute_res (effortLevel low)]
<CMD> fit
<CMD> setDrawView fplan
<CMD> getIoFlowFlag
<CMD> setFPlanRowSpacingAndType 10.0 1
row spacing should be multiple first horizontal routing layer pitch.
adjust row spacing to 10.07.
<CMD> setIoFlowFlag 0
<CMD> floorPlan -flip n -site CoreSite -r 1 0.699999 20.0 20 20 20.0
Adjusting Core to Left to: 20.1400. Core to Bottom to: 20.1400.
Horizontal Layer M1 offset = 190 (guessed)
Vertical Layer M2 offset = 190 (guessed)
Suggestion: specify LAYER OFFSET in LEF file
Reason: hard to extract LAYER OFFSET from standard cells
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> addRing -spacing_bottom 0.3 -width_left 0.5 -width_bottom 0.5 -width_top 0.5 -spacing_top 0.3 -layer_bottom metal1 -center 1 -stacked_via_top_layer metal10 -width_right 0.5 -around core -jog_distance 0.855 -offset_bottom 0.855 -layer_top metal1 -threshold 0.855 -offset_left 0.855 -spacing_right 0.3 -spacing_left 0.3 -offset_right 0.855 -offset_top 0.855 -layer_right metal2 -nets {1'b0 1'b1 } -stacked_via_bottom_layer metal1 -layer_left metal2

The power planner has cut rows, and such rows will be considered to be placement objects.

The power planner created 8 wires.

<CMD> getMultiCpuUsage -localCpu
<CMD> setPlaceMode -fp false
<CMD> placeDesign -inPlaceOpt -prePlaceOpt
**WARN: (ENCSP-9513):	Timing constraint file does not exist
**WARN: (ENCSP-9514):	NonTimingDriven placement will be performed
**WARN: (ENCSP-9515):	-inPlaceOpt is overridden by -noTimingDriven.
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.2) ***
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting "NanoPlace(TM) placement v0.892.2.15 (mem=460.3M)" ...
Options: ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (ENCDB-2082):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=42260 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=42555 #term=121529 #term/net=2.86, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=219
stdCell: 42260 single + 0 double + 0 multi
Total standard cell length = 47.4268 (mm), area = 0.1171 (mm^2)
Design contains fractional 20 cells.
Average module density = 0.693.
Density for the design = 0.693.
       = stdcell_area 124808 (117144 um^2) / alloc_area 180190 (169126 um^2).
Pin Density = 0.974.
            = total # of pins 121529 / total Instance area 124808.
Iteration  1: Total net bbox = 6.221e-09 (5.24e-11 6.17e-09)
              Est.  stn bbox = 6.221e-09 (5.24e-11 6.17e-09)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 499.9M
Iteration  2: Total net bbox = 6.221e-09 (5.24e-11 6.17e-09)
              Est.  stn bbox = 6.221e-09 (5.24e-11 6.17e-09)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 499.9M
Iteration  3: Total net bbox = 5.725e+03 (2.70e+03 3.03e+03)
              Est.  stn bbox = 5.725e+03 (2.70e+03 3.03e+03)
              cpu = 0:00:02.8 real = 0:00:03.0 mem = 499.9M
Iteration  4: Total net bbox = 5.264e+05 (1.73e+05 3.54e+05)
              Est.  stn bbox = 5.264e+05 (1.73e+05 3.54e+05)
              cpu = 0:00:20.7 real = 0:00:21.0 mem = 499.9M
Iteration  5: Total net bbox = 5.760e+05 (2.46e+05 3.30e+05)
              Est.  stn bbox = 5.760e+05 (2.46e+05 3.30e+05)
              cpu = 0:00:21.4 real = 0:00:21.0 mem = 499.9M
Iteration  6: Total net bbox = 5.832e+05 (2.69e+05 3.14e+05)
              Est.  stn bbox = 5.832e+05 (2.69e+05 3.14e+05)
              cpu = 0:00:16.1 real = 0:00:16.0 mem = 501.9M
Iteration  7: Total net bbox = 6.814e+05 (3.22e+05 3.60e+05)
              Est.  stn bbox = 9.784e+05 (4.33e+05 5.45e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 478.5M
Iteration  8: Total net bbox = 6.814e+05 (3.22e+05 3.60e+05)
              Est.  stn bbox = 9.784e+05 (4.33e+05 5.45e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 478.5M
Iteration  9: Total net bbox = 7.030e+05 (3.16e+05 3.87e+05)
              Est.  stn bbox = 1.024e+06 (4.35e+05 5.89e+05)
              cpu = 0:00:21.5 real = 0:00:21.0 mem = 472.5M
Iteration 10: Total net bbox = 7.030e+05 (3.16e+05 3.87e+05)
              Est.  stn bbox = 1.024e+06 (4.35e+05 5.89e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 472.5M
Iteration 11: Total net bbox = 6.976e+05 (3.13e+05 3.85e+05)
              Est.  stn bbox = 1.027e+06 (4.36e+05 5.91e+05)
              cpu = 0:00:20.1 real = 0:00:21.0 mem = 475.5M
Iteration 12: Total net bbox = 6.976e+05 (3.13e+05 3.85e+05)
              Est.  stn bbox = 1.027e+06 (4.36e+05 5.91e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 475.5M
Iteration 13: Total net bbox = 7.456e+05 (3.68e+05 3.78e+05)
              Est.  stn bbox = 1.073e+06 (4.91e+05 5.82e+05)
              cpu = 0:00:54.0 real = 0:00:54.0 mem = 480.5M
Iteration 14: Total net bbox = 8.767e+05 (3.75e+05 5.02e+05)
              Est.  stn bbox = 1.202e+06 (4.99e+05 7.03e+05)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 486.6M
*** cost = 8.767e+05 (3.75e+05 5.02e+05) (cpu for global=0:02:38) real=0:02:38***
Core Placement runtime cpu: 0:02:36 real: 0:02:37
Design contains fractional 20 cells.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:46.8, Real Time = 0:00:47.0
move report: preRPlace moves 20592 insts, mean move: 2.11 um, max move: 23.56 um
	max move on inst (mult1/fa_1502/U2): (556.32, 910.48) --> (545.30, 923.02)
Placement tweakage begins.
wire length = 9.047e+05 = 3.837e+05 H + 5.210e+05 V
wire length = 8.334e+05 = 3.642e+05 H + 4.692e+05 V
Placement tweakage ends.
move report: wireLenOpt moves 27361 insts, mean move: 4.85 um, max move: 47.12 um
	max move on inst (U3910): (674.50, 734.92) --> (665.00, 697.30)
move report: rPlace moves 31950 insts, mean move: 5.98 um, max move: 57.38 um
	max move on inst (mult1/fa_2435/U4): (775.20, 847.78) --> (820.04, 860.32)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        57.38 um
  inst (mult1/fa_2435/U4) with max move: (775.2, 847.78) -> (820.04, 860.32)
  mean    (X+Y) =         5.98 um
Total instances moved : 31950
*** cpu=0:00:48.5   mem=493.4M  mem(used)=22.0M***
Total net length = 9.167e+05 (4.353e+05 4.814e+05) (ext = 8.369e+04)
*** End of Placement (cpu=0:03:26, real=0:03:27, mem=491.5M) ***
Design contains fractional 20 cells.
default core: bins with density >  0.75 = 55.9 % ( 170 / 304 )
Starting IO pin assignment...
Completed IO pin assignment.
**WARN: (ENCSP-9025):	No scan chain specified/traced.
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 3:27, real = 0: 3:27, mem = 491.6M **
<CMD> selectWire 10.2200 10.2200 10.7200 947.8800 2 1'b0
<CMD> setDrawView place
<CMD> setDrawView ameba
<CMD> setDrawView fplan
<CMD> setDrawView place
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
<CMD> setNanoRouteMode -quiet -routeWithSiDriven false
Running Native NanoRoute ...
<CMD> routeDesign -globalDetail
Design contains fractional 20 cells.
Begin checking placement ... (start mem=492.2M, init mem=494.1M)
*info: Placed = 42260
*info: Unplaced = 0
Placement Density:69.26%(117144/169126)
Finished checkPlace (cpu: total=0:00:00.1 vio checks=0:00:00.0; mem=493.3M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=493.3M) ***

globalDetailRoute

#Start globalDetailRoute on Wed Dec 13 14:30:46 2017
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 493.00 (Mb)
#WARNING (NRDB-2005) SPECIAL_NET 1'b1 has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET 1'b0 has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-976) The step 0.280000 for preferred direction tracks is smaller than the pitch 0.285000 for LAYER metal4. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 0.280000 for preferred direction tracks is smaller than the pitch 0.285000 for LAYER metal6. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 0.840000 for preferred direction tracks is smaller than the pitch 0.855000 for LAYER metal8. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 1.680000 for preferred direction tracks is smaller than the pitch 1.710000 for LAYER metal10. This will cause routability problems for NanoRoute.
#NanoRoute Version v09.12-s013 NR100629-2344/USR64-UB
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#Auto generating G-grids with size=15 tracks, using layer metal2's pitch = 0.145.
#Using automatically generated G-grids.
#
#Data preparation is done on Wed Dec 13 14:30:48 2017
#
#Analyzing routing resource...
#Routing resource analysis is done on Wed Dec 13 14:30:49 2017
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H      195360       6.07%
#  Metal 2        V      195360       0.00%
#  Metal 3        H      195360       0.00%
#  Metal 4        V      195360       0.00%
#  Metal 5        H      195360       0.00%
#  Metal 6        V      195360       0.00%
#  Metal 7        H      195360       0.00%
#  Metal 8        V      195360       0.00%
#  Metal 9        H      195360       0.00%
#  Metal 10       V      195360       0.00%
#  ------------------------------------------
#  Total                1953600       0.61%
#
#
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 563.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 582.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 601.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 603.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#   Metal 9      0(0.00%)   (0.00%)
#  Metal 10      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total wire length = 1379070 um.
#Total half perimeter of net bounding box = 959242 um.
#Total wire length on LAYER metal1 = 245727 um.
#Total wire length on LAYER metal2 = 671291 um.
#Total wire length on LAYER metal3 = 427506 um.
#Total wire length on LAYER metal4 = 23836 um.
#Total wire length on LAYER metal5 = 9470 um.
#Total wire length on LAYER metal6 = 196 um.
#Total wire length on LAYER metal7 = 1044 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 219065
#Up-Via Summary (total 219065):
#           
#-----------------------
#  Metal 1       140577
#  Metal 2        77490
#  Metal 3          821
#  Metal 4          166
#  Metal 5            6
#  Metal 6            5
#-----------------------
#                219065 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:27
#Elapsed time = 00:00:27
#Increased memory = 40.00 (Mb)
#Total memory = 571.00 (Mb)
#Peak memory = 614.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
#    completing 10% with 462 violations
#    cpu time = 00:00:10, elapsed time = 00:00:10, memory = 580.00 (Mb)
#    completing 20% with 973 violations
#    cpu time = 00:00:24, elapsed time = 00:00:24, memory = 583.00 (Mb)
#    completing 30% with 1176 violations
#    cpu time = 00:00:39, elapsed time = 00:00:39, memory = 585.00 (Mb)
#    completing 40% with 1427 violations
#    cpu time = 00:00:52, elapsed time = 00:00:52, memory = 588.00 (Mb)
#    completing 50% with 1766 violations
#    cpu time = 00:01:07, elapsed time = 00:01:07, memory = 591.00 (Mb)
#    completing 60% with 2290 violations
#    cpu time = 00:01:30, elapsed time = 00:01:30, memory = 594.00 (Mb)
#    completing 70% with 2644 violations
#    cpu time = 00:01:44, elapsed time = 00:01:44, memory = 597.00 (Mb)
#    completing 80% with 2994 violations
#    cpu time = 00:01:57, elapsed time = 00:01:57, memory = 599.00 (Mb)
#    completing 90% with 3491 violations
#    cpu time = 00:02:15, elapsed time = 00:02:15, memory = 603.00 (Mb)
#    completing 100% with 3847 violations
#    cpu time = 00:02:26, elapsed time = 00:02:26, memory = 604.00 (Mb)
#    number of violations = 3847
#cpu time = 00:02:26, elapsed time = 00:02:26, memory = 604.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 64
#cpu time = 00:00:17, elapsed time = 00:00:17, memory = 604.00 (Mb)
#start 2nd optimization iteration ...
#    number of violations = 3
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 604.00 (Mb)
#start 3rd optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 604.00 (Mb)
#Complete Detail Routing.
#Total wire length = 1406530 um.
#Total half perimeter of net bounding box = 959242 um.
#Total wire length on LAYER metal1 = 227807 um.
#Total wire length on LAYER metal2 = 664908 um.
#Total wire length on LAYER metal3 = 456663 um.
#Total wire length on LAYER metal4 = 43869 um.
#Total wire length on LAYER metal5 = 12104 um.
#Total wire length on LAYER metal6 = 138 um.
#Total wire length on LAYER metal7 = 1041 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 310814
#Up-Via Summary (total 310814):
#           
#-----------------------
#  Metal 1       151542
#  Metal 2       145933
#  Metal 3        12354
#  Metal 4          970
#  Metal 5           10
#  Metal 6            5
#-----------------------
#                310814 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Total number of violations on LAYER metal7 = 0
#Total number of violations on LAYER metal8 = 0
#Total number of violations on LAYER metal9 = 0
#Total number of violations on LAYER metal10 = 0
#detailRoute Statistics:
#Cpu time = 00:02:45
#Elapsed time = 00:02:45
#Increased memory = 27.00 (Mb)
#Total memory = 598.00 (Mb)
#Peak memory = 629.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:03:13
#Elapsed time = 00:03:13
#Increased memory = 73.00 (Mb)
#Total memory = 566.00 (Mb)
#Peak memory = 629.00 (Mb)
#Number of warnings = 10
#Total number of warnings = 10
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Dec 13 14:33:59 2017
#
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 570.2) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2080
  VERIFY GEOMETRY ...... SubArea : 1 of 16
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 2 of 16
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 2 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 3 of 16
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 3 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 4 of 16
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 4 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 5 of 16
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 5 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 6 of 16
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 6 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 7 of 16
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 7 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 8 of 16
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 8 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 9 of 16
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 9 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 10 of 16
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 10 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 11 of 16
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 11 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 12 of 16
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 12 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 13 of 16
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 13 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 14 of 16
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 14 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 15 of 16
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 15 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 16 of 16
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 16 complete 0 Viols. 0 Wrngs.
VG: elapsed time: 12.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:11.8  MEM: 42.3M)

<CMD> verifyConnectivity -type all -error 1000 -warning 50

******** Start: VERIFY CONNECTIVITY ********
Start Time: Wed Dec 13 14:42:31 2017

Design Name: gs_div
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (965.7625, 958.0300)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 14:42:31 **** Processed 5000 nets (Total 42926)
**** 14:42:31 **** Processed 10000 nets (Total 42926)
**** 14:42:32 **** Processed 15000 nets (Total 42926)
**** 14:42:32 **** Processed 20000 nets (Total 42926)
**** 14:42:32 **** Processed 25000 nets (Total 42926)
**** 14:42:32 **** Processed 30000 nets (Total 42926)
**** 14:42:32 **** Processed 35000 nets (Total 42926)
**** 14:42:33 **** Processed 40000 nets (Total 42926)

VC Elapsed Time: 0:00:02.0

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Wed Dec 13 14:42:33 2017
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:01.9  MEM: 0.383M)

default_rc_corner
Performce RC Extraction ...
<CMD> extractRC
Extraction called for design 'gs_div' of instances=42260 and nets=42926 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design gs_div.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 610.812M)
<CMD> rcOut -spf gs_div.spf
RC Out has the following PVT Info:
   RC-typical , Operating temperature 25 C
Dumping SPF file.....
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M3_M2_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M2_M1_viaC' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M4_M3_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M5_M4_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M6_M5_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M7_M6_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
Created SPF File: gs_div.spf
<CMD> saveDesign gs_div.enc
Writing Netlist "gs_div.enc.dat/gs_div.v.gz" ...
Saving configuration ...
Saving preference file gs_div.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.1 real=0:00:01.0 mem=611.1M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:01.0 real=0:00:01.0 mem=611.1M) ***
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
Creating constraint file...

*** Memory Usage v0.159.2.9 (Current mem = 611.109M, initial mem = 60.055M) ***
--- Ending "Encounter" (totcpu=0:08:53, real=0:22:54, mem=611.1M) ---
