Source Block: hdl/library/axi_generic_adc/axi_generic_adc.v@74:84@HdlIdDef
reg        up_wack = 'd0;

wire adc_rst;
wire up_rstn;
wire up_clk;
wire [13:0] up_waddr_s;
wire [13:0] up_raddr_s;

// internal signals

wire        up_sel_s;

Diff Content:
- 79 wire [13:0] up_waddr_s;

Clone Blocks:
Clone Blocks 1:
hdl/library/axi_ad9434/axi_ad9434.v@88:98

  // internal clocks & resets
  wire            adc_rst;
  wire            up_rstn;
  wire            mmcm_rst;
  wire            up_clk;

  // internal signals
  wire            up_wreq_s;
  wire            up_rreq_s;
  wire    [13:0]  up_waddr_s;

Clone Blocks 2:
hdl/library/axi_generic_adc/axi_generic_adc.v@69:79
);


reg  [31:0] up_rdata = 'd0;
reg        up_rack = 'd0;
reg        up_wack = 'd0;

wire adc_rst;
wire up_rstn;
wire up_clk;
wire [13:0] up_waddr_s;

Clone Blocks 3:
hdl/library/axi_generic_adc/axi_generic_adc.v@75:85

wire adc_rst;
wire up_rstn;
wire up_clk;
wire [13:0] up_waddr_s;
wire [13:0] up_raddr_s;

// internal signals

wire        up_sel_s;
wire        up_wr_s;

Clone Blocks 4:
hdl/library/axi_generic_adc/axi_generic_adc.v@72:82
reg  [31:0] up_rdata = 'd0;
reg        up_rack = 'd0;
reg        up_wack = 'd0;

wire adc_rst;
wire up_rstn;
wire up_clk;
wire [13:0] up_waddr_s;
wire [13:0] up_raddr_s;

// internal signals

Clone Blocks 5:
hdl/library/axi_generic_adc/axi_generic_adc.v@73:83
reg        up_rack = 'd0;
reg        up_wack = 'd0;

wire adc_rst;
wire up_rstn;
wire up_clk;
wire [13:0] up_waddr_s;
wire [13:0] up_raddr_s;

// internal signals


Clone Blocks 6:
hdl/library/data_offload/data_offload.v@156:166
  //    src_*  - AXI4 Stream Slave interface's clock domain
  //    dst_*  - AXI4 Stream Master interface's clock domain

  // internal signals
  wire                                        up_clk;
  wire                                        up_rstn;
  wire                                        up_wreq_s;
  wire  [13:0]                                up_waddr_s;
  wire  [31:0]                                up_wdata_s;
  wire                                        up_rreq_s;
  wire  [13:0]                                up_raddr_s;

Clone Blocks 7:
hdl/library/axi_tdd/axi_tdd.v@91:101
  input                   s_axi_rready
  );

  // internal signals

  wire              up_rstn;
  wire              up_clk;
  wire              up_wreq;
  wire    [13:0]    up_waddr;
  wire    [31:0]    up_wdata;
  wire              up_wack;

Clone Blocks 8:
hdl/library/axi_clock_monitor/axi_clock_monitor.v@99:109
  reg  [31:0]  up_rdata_int = 'd0;

  // internal signals

  wire         up_clk;
  wire         up_rstn;
  wire         up_wreq_s;
  wire         up_rreq_s;
  wire         up_waddr_s;
  wire         up_raddr_s;


Clone Blocks 9:
hdl/library/axi_generic_adc/axi_generic_adc.v@71:81

reg  [31:0] up_rdata = 'd0;
reg        up_rack = 'd0;
reg        up_wack = 'd0;

wire adc_rst;
wire up_rstn;
wire up_clk;
wire [13:0] up_waddr_s;
wire [13:0] up_raddr_s;


