{'b_signed': {'CDeps': [],
              'CLines': [],
              'Clocked': False,
              'DDeps': [['b', 'b']],
              'DLines': ['15:D'],
              'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f5b091e3510>]},
 'overflow': {'CDeps': [],
              'CLines': [],
              'Clocked': False,
              'DDeps': [['a', 'b', 's', 's_signed', 'a', 'b']],
              'DLines': ['20:D'],
              'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f5b09098690>]},
 's': {'CDeps': [],
       'CLines': [],
       'Clocked': False,
       'DDeps': [['s_signed', 's_signed', 's_signed']],
       'DLines': ['19:D'],
       'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f5b091e6990>]},
 's_signed': {'CDeps': [],
              'CLines': [],
              'Clocked': False,
              'DDeps': [['a', 'b_signed']],
              'DLines': ['17:D'],
              'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f5b091f1190>]}}
