Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o D:/Practicas/3/VicAlb/SSEE/T3/ssee_t3_ac/ssee_t3_ac/test_isim_beh.exe -prj D:/Practicas/3/VicAlb/SSEE/T3/ssee_t3_ac/ssee_t3_ac/test_beh.prj work.test 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Parsing VHDL file "D:/Practicas/3/VicAlb/SSEE/T3/ssee_t3_ac/ssee_t3_ac/ipcore_dir/FIFOGenerator.vhd" into library work
Parsing VHDL file "D:/Practicas/3/VicAlb/SSEE/T3/ssee_t3_ac/ssee_t3_ac/test.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity fifo_generator_v9_3_bhv_as [\fifo_generator_v9_3_bhv_as(18,"...]
Compiling architecture behavioral of entity fifo_generator_v9_3_conv [\fifo_generator_v9_3_conv(0,0,10...]
Compiling architecture behavioral of entity fifo_generator_v9_3 [\fifo_generator_v9_3(0,0,10,"Bla...]
Compiling architecture fifogenerator_a of entity FIFOGenerator [fifogenerator_default]
Compiling architecture behavior of entity test
Time Resolution for simulation is 1ps.
Compiled 13 VHDL Units
Built simulation executable D:/Practicas/3/VicAlb/SSEE/T3/ssee_t3_ac/ssee_t3_ac/test_isim_beh.exe
Fuse Memory Usage: 40400 KB
Fuse CPU Usage: 703 ms
