// Seed: 4042742387
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_4;
  assign id_3 = 1;
  wire id_5;
endmodule
module module_1 (
    output tri0 id_0,
    input wand id_1,
    input wand id_2,
    input tri1 id_3,
    input wor id_4,
    input wor id_5,
    input supply0 id_6,
    input uwire id_7,
    input wor id_8
    , id_10
);
  assign id_0 = 1;
  uwire id_11;
  wor   id_12;
  assign id_12 = id_11;
  assign id_12 = 1;
  assign id_10 = 1;
  module_0(
      id_12, id_11, id_12
  );
  assign id_10 = id_8 == id_11 ? id_2 : id_12 ? 1 : 1 & 1'b0;
  wire id_13;
endmodule
