
IO_Tile_2_33

 (16 0)  (76 528)  (76 528)  IOB_0 IO Functioning bit
 (17 3)  (77 530)  (77 530)  IOB_0 IO Functioning bit
 (12 4)  (106 532)  (106 532)  routing T_2_33.lc_trk_g1_7 <X> T_2_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (107 532)  (107 532)  routing T_2_33.lc_trk_g1_7 <X> T_2_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (76 532)  (76 532)  IOB_0 IO Functioning bit
 (12 5)  (106 533)  (106 533)  routing T_2_33.lc_trk_g1_7 <X> T_2_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (107 533)  (107 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (98 535)  (98 535)  IO control bit: IOUP_REN_0

 (13 7)  (107 534)  (107 534)  routing T_2_33.span4_vert_13 <X> T_2_33.span4_horz_r_2
 (14 7)  (108 534)  (108 534)  routing T_2_33.span4_vert_13 <X> T_2_33.span4_horz_r_2
 (6 14)  (90 543)  (90 543)  routing T_2_33.span4_vert_15 <X> T_2_33.lc_trk_g1_7
 (7 14)  (91 543)  (91 543)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_15 lc_trk_g1_7
 (8 14)  (92 543)  (92 543)  routing T_2_33.span4_vert_15 <X> T_2_33.lc_trk_g1_7
 (8 15)  (92 542)  (92 542)  routing T_2_33.span4_vert_15 <X> T_2_33.lc_trk_g1_7


IO_Tile_3_33

 (16 0)  (130 528)  (130 528)  IOB_0 IO Functioning bit
 (3 1)  (153 529)  (153 529)  IO control bit: IOUP_REN_1

 (17 3)  (131 530)  (131 530)  IOB_0 IO Functioning bit
 (13 4)  (161 532)  (161 532)  routing T_3_33.lc_trk_g0_6 <X> T_3_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (130 532)  (130 532)  IOB_0 IO Functioning bit
 (12 5)  (160 533)  (160 533)  routing T_3_33.lc_trk_g0_6 <X> T_3_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (161 533)  (161 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (152 535)  (152 535)  IO control bit: IOUP_REN_0

 (4 7)  (142 534)  (142 534)  routing T_3_33.span4_horz_r_6 <X> T_3_33.lc_trk_g0_6
 (5 7)  (143 534)  (143 534)  routing T_3_33.span4_horz_r_6 <X> T_3_33.lc_trk_g0_6
 (7 7)  (145 534)  (145 534)  Enable bit of Mux _local_links/g0_mux_6 => span4_horz_r_6 lc_trk_g0_6
 (12 10)  (160 539)  (160 539)  routing T_3_33.lc_trk_g1_2 <X> T_3_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (130 539)  (130 539)  IOB_1 IO Functioning bit
 (4 11)  (142 538)  (142 538)  routing T_3_33.span4_vert_26 <X> T_3_33.lc_trk_g1_2
 (5 11)  (143 538)  (143 538)  routing T_3_33.span4_vert_26 <X> T_3_33.lc_trk_g1_2
 (6 11)  (144 538)  (144 538)  routing T_3_33.span4_vert_26 <X> T_3_33.lc_trk_g1_2
 (7 11)  (145 538)  (145 538)  Enable bit of Mux _local_links/g1_mux_2 => span4_vert_26 lc_trk_g1_2
 (12 11)  (160 538)  (160 538)  routing T_3_33.lc_trk_g1_2 <X> T_3_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (161 538)  (161 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (131 541)  (131 541)  IOB_1 IO Functioning bit
 (16 14)  (130 543)  (130 543)  IOB_1 IO Functioning bit


IO_Tile_4_33

 (16 0)  (184 528)  (184 528)  IOB_0 IO Functioning bit
 (17 3)  (185 530)  (185 530)  IOB_0 IO Functioning bit
 (12 4)  (214 532)  (214 532)  routing T_4_33.lc_trk_g1_1 <X> T_4_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (184 532)  (184 532)  IOB_0 IO Functioning bit
 (13 5)  (215 533)  (215 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (206 535)  (206 535)  IO control bit: IOUP_REN_0

 (6 8)  (198 536)  (198 536)  routing T_4_33.span4_vert_1 <X> T_4_33.lc_trk_g1_1
 (7 8)  (199 536)  (199 536)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_1 lc_trk_g1_1
 (8 8)  (200 536)  (200 536)  routing T_4_33.span4_vert_1 <X> T_4_33.lc_trk_g1_1


IO_Tile_5_33

 (16 0)  (238 528)  (238 528)  IOB_0 IO Functioning bit
 (17 3)  (239 530)  (239 530)  IOB_0 IO Functioning bit
 (12 4)  (268 532)  (268 532)  routing T_5_33.lc_trk_g1_5 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (269 532)  (269 532)  routing T_5_33.lc_trk_g1_5 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (238 532)  (238 532)  IOB_0 IO Functioning bit
 (13 5)  (269 533)  (269 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (260 535)  (260 535)  IO control bit: BIOUP_REN_0

 (6 12)  (252 540)  (252 540)  routing T_5_33.span4_vert_5 <X> T_5_33.lc_trk_g1_5
 (7 12)  (253 540)  (253 540)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_5 lc_trk_g1_5
 (8 12)  (254 540)  (254 540)  routing T_5_33.span4_vert_5 <X> T_5_33.lc_trk_g1_5


IO_Tile_9_33

 (16 0)  (442 528)  (442 528)  IOB_0 IO Functioning bit
 (5 1)  (455 529)  (455 529)  routing T_9_33.span4_vert_16 <X> T_9_33.lc_trk_g0_0
 (6 1)  (456 529)  (456 529)  routing T_9_33.span4_vert_16 <X> T_9_33.lc_trk_g0_0
 (7 1)  (457 529)  (457 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_16 lc_trk_g0_0
 (17 3)  (443 530)  (443 530)  IOB_0 IO Functioning bit
 (16 4)  (442 532)  (442 532)  IOB_0 IO Functioning bit
 (13 5)  (473 533)  (473 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (464 535)  (464 535)  IO control bit: BIOUP_REN_0



IO_Tile_10_33

 (3 1)  (519 529)  (519 529)  IO control bit: BIOUP_REN_1

 (12 10)  (526 539)  (526 539)  routing T_10_33.lc_trk_g1_2 <X> T_10_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (496 539)  (496 539)  IOB_1 IO Functioning bit
 (5 11)  (509 538)  (509 538)  routing T_10_33.span4_vert_18 <X> T_10_33.lc_trk_g1_2
 (6 11)  (510 538)  (510 538)  routing T_10_33.span4_vert_18 <X> T_10_33.lc_trk_g1_2
 (7 11)  (511 538)  (511 538)  Enable bit of Mux _local_links/g1_mux_2 => span4_vert_18 lc_trk_g1_2
 (12 11)  (526 538)  (526 538)  routing T_10_33.lc_trk_g1_2 <X> T_10_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (527 538)  (527 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (497 541)  (497 541)  IOB_1 IO Functioning bit
 (16 14)  (496 543)  (496 543)  IOB_1 IO Functioning bit


IO_Tile_11_33

 (4 0)  (562 528)  (562 528)  routing T_11_33.span4_vert_40 <X> T_11_33.lc_trk_g0_0
 (16 0)  (550 528)  (550 528)  IOB_0 IO Functioning bit
 (3 1)  (573 529)  (573 529)  IO control bit: BIOUP_REN_1

 (4 1)  (562 529)  (562 529)  routing T_11_33.span4_vert_40 <X> T_11_33.lc_trk_g0_0
 (5 1)  (563 529)  (563 529)  routing T_11_33.span4_vert_40 <X> T_11_33.lc_trk_g0_0
 (6 1)  (564 529)  (564 529)  routing T_11_33.span4_vert_40 <X> T_11_33.lc_trk_g0_0
 (7 1)  (565 529)  (565 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_40 lc_trk_g0_0
 (17 3)  (551 530)  (551 530)  IOB_0 IO Functioning bit
 (16 4)  (550 532)  (550 532)  IOB_0 IO Functioning bit
 (13 5)  (581 533)  (581 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (572 535)  (572 535)  IO control bit: BIOUP_REN_0

 (12 10)  (580 539)  (580 539)  routing T_11_33.lc_trk_g1_4 <X> T_11_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (581 539)  (581 539)  routing T_11_33.lc_trk_g1_4 <X> T_11_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (550 539)  (550 539)  IOB_1 IO Functioning bit
 (13 11)  (581 538)  (581 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (562 540)  (562 540)  routing T_11_33.span4_vert_44 <X> T_11_33.lc_trk_g1_4
 (4 13)  (562 541)  (562 541)  routing T_11_33.span4_vert_44 <X> T_11_33.lc_trk_g1_4
 (5 13)  (563 541)  (563 541)  routing T_11_33.span4_vert_44 <X> T_11_33.lc_trk_g1_4
 (6 13)  (564 541)  (564 541)  routing T_11_33.span4_vert_44 <X> T_11_33.lc_trk_g1_4
 (7 13)  (565 541)  (565 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_44 lc_trk_g1_4
 (17 13)  (551 541)  (551 541)  IOB_1 IO Functioning bit
 (16 14)  (550 543)  (550 543)  IOB_1 IO Functioning bit


IO_Tile_18_33

 (13 1)  (963 529)  (963 529)  routing T_18_33.span4_vert_1 <X> T_18_33.span4_horz_r_0
 (14 1)  (964 529)  (964 529)  routing T_18_33.span4_vert_1 <X> T_18_33.span4_horz_r_0


IO_Tile_19_33

 (5 0)  (999 528)  (999 528)  routing T_19_33.span4_vert_17 <X> T_19_33.lc_trk_g0_1
 (6 0)  (1000 528)  (1000 528)  routing T_19_33.span4_vert_17 <X> T_19_33.lc_trk_g0_1
 (7 0)  (1001 528)  (1001 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_17 lc_trk_g0_1
 (3 1)  (1009 529)  (1009 529)  IO control bit: BIOUP_REN_1

 (16 10)  (986 539)  (986 539)  IOB_1 IO Functioning bit
 (13 11)  (1017 538)  (1017 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (987 541)  (987 541)  IOB_1 IO Functioning bit
 (16 14)  (986 543)  (986 543)  IOB_1 IO Functioning bit


IO_Tile_20_33

 (4 0)  (1052 528)  (1052 528)  routing T_20_33.span4_horz_r_8 <X> T_20_33.lc_trk_g0_0
 (16 0)  (1040 528)  (1040 528)  IOB_0 IO Functioning bit
 (3 1)  (1063 529)  (1063 529)  IO control bit: BIOUP_REN_1

 (5 1)  (1053 529)  (1053 529)  routing T_20_33.span4_horz_r_8 <X> T_20_33.lc_trk_g0_0
 (7 1)  (1055 529)  (1055 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_r_8 lc_trk_g0_0
 (6 2)  (1054 531)  (1054 531)  routing T_20_33.span12_vert_19 <X> T_20_33.lc_trk_g0_3
 (7 2)  (1055 531)  (1055 531)  Enable bit of Mux _local_links/g0_mux_3 => span12_vert_19 lc_trk_g0_3
 (8 3)  (1056 530)  (1056 530)  routing T_20_33.span12_vert_19 <X> T_20_33.lc_trk_g0_3
 (17 3)  (1041 530)  (1041 530)  IOB_0 IO Functioning bit
 (16 4)  (1040 532)  (1040 532)  IOB_0 IO Functioning bit
 (13 5)  (1071 533)  (1071 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (16 10)  (1040 539)  (1040 539)  IOB_1 IO Functioning bit
 (12 11)  (1070 538)  (1070 538)  routing T_20_33.lc_trk_g0_3 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1071 538)  (1071 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1041 541)  (1041 541)  IOB_1 IO Functioning bit
 (16 14)  (1040 543)  (1040 543)  IOB_1 IO Functioning bit


IO_Tile_25_33

 (13 7)  (1341 534)  (1341 534)  routing T_25_33.span4_vert_13 <X> T_25_33.span4_horz_r_2
 (14 7)  (1342 534)  (1342 534)  routing T_25_33.span4_vert_13 <X> T_25_33.span4_horz_r_2


IO_Tile_26_33

 (16 0)  (1352 528)  (1352 528)  IOB_0 IO Functioning bit
 (3 1)  (1375 529)  (1375 529)  IO control bit: IOUP_REN_1

 (17 3)  (1353 530)  (1353 530)  IOB_0 IO Functioning bit
 (16 4)  (1352 532)  (1352 532)  IOB_0 IO Functioning bit
 (5 6)  (1365 535)  (1365 535)  routing T_26_33.span4_vert_23 <X> T_26_33.lc_trk_g0_7
 (6 6)  (1366 535)  (1366 535)  routing T_26_33.span4_vert_23 <X> T_26_33.lc_trk_g0_7
 (7 6)  (1367 535)  (1367 535)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_23 lc_trk_g0_7
 (13 10)  (1383 539)  (1383 539)  routing T_26_33.lc_trk_g0_7 <X> T_26_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1352 539)  (1352 539)  IOB_1 IO Functioning bit
 (12 11)  (1382 538)  (1382 538)  routing T_26_33.lc_trk_g0_7 <X> T_26_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1383 538)  (1383 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1353 541)  (1353 541)  IOB_1 IO Functioning bit
 (16 14)  (1352 543)  (1352 543)  IOB_1 IO Functioning bit


IO_Tile_27_33

 (16 0)  (1406 528)  (1406 528)  IOB_0 IO Functioning bit
 (4 3)  (1418 530)  (1418 530)  routing T_27_33.span12_vert_18 <X> T_27_33.lc_trk_g0_2
 (6 3)  (1420 530)  (1420 530)  routing T_27_33.span12_vert_18 <X> T_27_33.lc_trk_g0_2
 (7 3)  (1421 530)  (1421 530)  Enable bit of Mux _local_links/g0_mux_2 => span12_vert_18 lc_trk_g0_2
 (17 3)  (1407 530)  (1407 530)  IOB_0 IO Functioning bit
 (16 4)  (1406 532)  (1406 532)  IOB_0 IO Functioning bit
 (12 5)  (1436 533)  (1436 533)  routing T_27_33.lc_trk_g0_2 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1437 533)  (1437 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1428 535)  (1428 535)  IO control bit: IOUP_REN_0

 (13 7)  (1437 534)  (1437 534)  routing T_27_33.span4_vert_13 <X> T_27_33.span4_horz_r_2
 (14 7)  (1438 534)  (1438 534)  routing T_27_33.span4_vert_13 <X> T_27_33.span4_horz_r_2
 (13 13)  (1437 541)  (1437 541)  routing T_27_33.span4_vert_19 <X> T_27_33.span4_horz_r_3
 (14 13)  (1438 541)  (1438 541)  routing T_27_33.span4_vert_19 <X> T_27_33.span4_horz_r_3


IO_Tile_28_33

 (3 1)  (1483 529)  (1483 529)  IO control bit: IOUP_REN_1

 (12 10)  (1490 539)  (1490 539)  routing T_28_33.lc_trk_g1_6 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1491 539)  (1491 539)  routing T_28_33.lc_trk_g1_6 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1460 539)  (1460 539)  IOB_1 IO Functioning bit
 (12 11)  (1490 538)  (1490 538)  routing T_28_33.lc_trk_g1_6 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1491 538)  (1491 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1461 541)  (1461 541)  IOB_1 IO Functioning bit
 (4 14)  (1472 543)  (1472 543)  routing T_28_33.span4_horz_r_14 <X> T_28_33.lc_trk_g1_6
 (16 14)  (1460 543)  (1460 543)  IOB_1 IO Functioning bit
 (5 15)  (1473 542)  (1473 542)  routing T_28_33.span4_horz_r_14 <X> T_28_33.lc_trk_g1_6
 (7 15)  (1475 542)  (1475 542)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_r_14 lc_trk_g1_6


IO_Tile_29_33

 (3 1)  (1537 529)  (1537 529)  IO control bit: IOUP_REN_1

 (4 10)  (1526 539)  (1526 539)  routing T_29_33.span4_horz_r_10 <X> T_29_33.lc_trk_g1_2
 (12 10)  (1544 539)  (1544 539)  routing T_29_33.lc_trk_g1_2 <X> T_29_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1514 539)  (1514 539)  IOB_1 IO Functioning bit
 (5 11)  (1527 538)  (1527 538)  routing T_29_33.span4_horz_r_10 <X> T_29_33.lc_trk_g1_2
 (7 11)  (1529 538)  (1529 538)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_r_10 lc_trk_g1_2
 (12 11)  (1544 538)  (1544 538)  routing T_29_33.lc_trk_g1_2 <X> T_29_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1545 538)  (1545 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1515 541)  (1515 541)  IOB_1 IO Functioning bit
 (16 14)  (1514 543)  (1514 543)  IOB_1 IO Functioning bit


IO_Tile_30_33

 (3 1)  (1591 529)  (1591 529)  IO control bit: IOUP_REN_1

 (5 6)  (1581 535)  (1581 535)  routing T_30_33.span4_horz_r_15 <X> T_30_33.lc_trk_g0_7
 (7 6)  (1583 535)  (1583 535)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_r_15 lc_trk_g0_7
 (8 6)  (1584 535)  (1584 535)  routing T_30_33.span4_horz_r_15 <X> T_30_33.lc_trk_g0_7
 (13 10)  (1599 539)  (1599 539)  routing T_30_33.lc_trk_g0_7 <X> T_30_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1568 539)  (1568 539)  IOB_1 IO Functioning bit
 (12 11)  (1598 538)  (1598 538)  routing T_30_33.lc_trk_g0_7 <X> T_30_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1599 538)  (1599 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1569 541)  (1569 541)  IOB_1 IO Functioning bit
 (16 14)  (1568 543)  (1568 543)  IOB_1 IO Functioning bit


IO_Tile_31_33

 (3 1)  (1645 529)  (1645 529)  IO control bit: IOUP_REN_1

 (12 10)  (1652 539)  (1652 539)  routing T_31_33.lc_trk_g1_2 <X> T_31_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1622 539)  (1622 539)  IOB_1 IO Functioning bit
 (4 11)  (1634 538)  (1634 538)  routing T_31_33.span12_vert_18 <X> T_31_33.lc_trk_g1_2
 (6 11)  (1636 538)  (1636 538)  routing T_31_33.span12_vert_18 <X> T_31_33.lc_trk_g1_2
 (7 11)  (1637 538)  (1637 538)  Enable bit of Mux _local_links/g1_mux_2 => span12_vert_18 lc_trk_g1_2
 (12 11)  (1652 538)  (1652 538)  routing T_31_33.lc_trk_g1_2 <X> T_31_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1653 538)  (1653 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1623 541)  (1623 541)  IOB_1 IO Functioning bit
 (16 14)  (1622 543)  (1622 543)  IOB_1 IO Functioning bit


LogicTile_7_32

 (12 4)  (354 516)  (354 516)  routing T_7_32.sp4_v_b_11 <X> T_7_32.sp4_h_r_5
 (11 5)  (353 517)  (353 517)  routing T_7_32.sp4_v_b_11 <X> T_7_32.sp4_h_r_5
 (13 5)  (355 517)  (355 517)  routing T_7_32.sp4_v_b_11 <X> T_7_32.sp4_h_r_5


LogicTile_11_32

 (12 7)  (558 519)  (558 519)  routing T_11_32.sp4_h_l_40 <X> T_11_32.sp4_v_t_40
 (4 14)  (550 526)  (550 526)  routing T_11_32.sp4_v_b_1 <X> T_11_32.sp4_v_t_44
 (6 14)  (552 526)  (552 526)  routing T_11_32.sp4_v_b_1 <X> T_11_32.sp4_v_t_44


LogicTile_18_32

 (19 1)  (947 513)  (947 513)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1


LogicTile_3_31

 (13 2)  (139 498)  (139 498)  routing T_3_31.sp4_v_b_2 <X> T_3_31.sp4_v_t_39


IO_Tile_0_30

 (6 0)  (11 480)  (11 480)  routing T_0_30.span4_horz_1 <X> T_0_30.lc_trk_g0_1
 (7 0)  (10 480)  (10 480)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_1 lc_trk_g0_1
 (8 0)  (9 480)  (9 480)  routing T_0_30.span4_horz_1 <X> T_0_30.lc_trk_g0_1
 (16 0)  (1 480)  (1 480)  IOB_0 IO Functioning bit
 (3 1)  (14 481)  (14 481)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (12 4)  (5 484)  (5 484)  routing T_0_30.lc_trk_g1_7 <X> T_0_30.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 484)  (4 484)  routing T_0_30.lc_trk_g1_7 <X> T_0_30.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 484)  (1 484)  IOB_0 IO Functioning bit
 (12 5)  (5 485)  (5 485)  routing T_0_30.lc_trk_g1_7 <X> T_0_30.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 485)  (4 485)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 486)  (15 486)  IO control bit: IOLEFT_REN_0

 (16 10)  (1 490)  (1 490)  IOB_1 IO Functioning bit
 (13 11)  (4 491)  (4 491)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 493)  (0 493)  IOB_1 IO Functioning bit
 (5 14)  (12 494)  (12 494)  routing T_0_30.span12_horz_7 <X> T_0_30.lc_trk_g1_7
 (7 14)  (10 494)  (10 494)  Enable bit of Mux _local_links/g1_mux_7 => span12_horz_7 lc_trk_g1_7
 (8 14)  (9 494)  (9 494)  routing T_0_30.span12_horz_7 <X> T_0_30.lc_trk_g1_7
 (16 14)  (1 494)  (1 494)  IOB_1 IO Functioning bit
 (8 15)  (9 495)  (9 495)  routing T_0_30.span12_horz_7 <X> T_0_30.lc_trk_g1_7


LogicTile_2_30

 (4 2)  (76 482)  (76 482)  routing T_2_30.sp4_h_r_0 <X> T_2_30.sp4_v_t_37
 (13 2)  (85 482)  (85 482)  routing T_2_30.sp4_h_r_2 <X> T_2_30.sp4_v_t_39
 (5 3)  (77 483)  (77 483)  routing T_2_30.sp4_h_r_0 <X> T_2_30.sp4_v_t_37
 (12 3)  (84 483)  (84 483)  routing T_2_30.sp4_h_r_2 <X> T_2_30.sp4_v_t_39


LogicTile_4_30

 (15 0)  (195 480)  (195 480)  routing T_4_30.sp12_h_r_1 <X> T_4_30.lc_trk_g0_1
 (17 0)  (197 480)  (197 480)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_1 lc_trk_g0_1
 (18 0)  (198 480)  (198 480)  routing T_4_30.sp12_h_r_1 <X> T_4_30.lc_trk_g0_1
 (25 0)  (205 480)  (205 480)  routing T_4_30.sp4_v_b_10 <X> T_4_30.lc_trk_g0_2
 (18 1)  (198 481)  (198 481)  routing T_4_30.sp12_h_r_1 <X> T_4_30.lc_trk_g0_1
 (22 1)  (202 481)  (202 481)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (203 481)  (203 481)  routing T_4_30.sp4_v_b_10 <X> T_4_30.lc_trk_g0_2
 (25 1)  (205 481)  (205 481)  routing T_4_30.sp4_v_b_10 <X> T_4_30.lc_trk_g0_2
 (8 2)  (188 482)  (188 482)  routing T_4_30.sp4_h_r_5 <X> T_4_30.sp4_h_l_36
 (10 2)  (190 482)  (190 482)  routing T_4_30.sp4_h_r_5 <X> T_4_30.sp4_h_l_36
 (17 4)  (197 484)  (197 484)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (25 4)  (205 484)  (205 484)  routing T_4_30.sp4_v_b_10 <X> T_4_30.lc_trk_g1_2
 (29 4)  (209 484)  (209 484)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (211 484)  (211 484)  routing T_4_30.lc_trk_g1_4 <X> T_4_30.wire_logic_cluster/lc_2/in_3
 (32 4)  (212 484)  (212 484)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (214 484)  (214 484)  routing T_4_30.lc_trk_g1_4 <X> T_4_30.wire_logic_cluster/lc_2/in_3
 (10 5)  (190 485)  (190 485)  routing T_4_30.sp4_h_r_11 <X> T_4_30.sp4_v_b_4
 (22 5)  (202 485)  (202 485)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (203 485)  (203 485)  routing T_4_30.sp4_v_b_10 <X> T_4_30.lc_trk_g1_2
 (25 5)  (205 485)  (205 485)  routing T_4_30.sp4_v_b_10 <X> T_4_30.lc_trk_g1_2
 (26 5)  (206 485)  (206 485)  routing T_4_30.lc_trk_g0_2 <X> T_4_30.wire_logic_cluster/lc_2/in_0
 (29 5)  (209 485)  (209 485)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (40 5)  (220 485)  (220 485)  LC_2 Logic Functioning bit
 (42 5)  (222 485)  (222 485)  LC_2 Logic Functioning bit
 (51 5)  (231 485)  (231 485)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (194 486)  (194 486)  routing T_4_30.sp4_v_t_1 <X> T_4_30.lc_trk_g1_4
 (22 6)  (202 486)  (202 486)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (14 7)  (194 487)  (194 487)  routing T_4_30.sp4_v_t_1 <X> T_4_30.lc_trk_g1_4
 (16 7)  (196 487)  (196 487)  routing T_4_30.sp4_v_t_1 <X> T_4_30.lc_trk_g1_4
 (17 7)  (197 487)  (197 487)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (21 7)  (201 487)  (201 487)  routing T_4_30.sp4_r_v_b_31 <X> T_4_30.lc_trk_g1_7
 (29 8)  (209 488)  (209 488)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (212 488)  (212 488)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (214 488)  (214 488)  routing T_4_30.lc_trk_g1_2 <X> T_4_30.wire_logic_cluster/lc_4/in_3
 (37 8)  (217 488)  (217 488)  LC_4 Logic Functioning bit
 (39 8)  (219 488)  (219 488)  LC_4 Logic Functioning bit
 (46 8)  (226 488)  (226 488)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (27 9)  (207 489)  (207 489)  routing T_4_30.lc_trk_g1_1 <X> T_4_30.wire_logic_cluster/lc_4/in_0
 (29 9)  (209 489)  (209 489)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (211 489)  (211 489)  routing T_4_30.lc_trk_g1_2 <X> T_4_30.wire_logic_cluster/lc_4/in_3
 (29 10)  (209 490)  (209 490)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (211 490)  (211 490)  routing T_4_30.lc_trk_g1_7 <X> T_4_30.wire_logic_cluster/lc_5/in_3
 (32 10)  (212 490)  (212 490)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (214 490)  (214 490)  routing T_4_30.lc_trk_g1_7 <X> T_4_30.wire_logic_cluster/lc_5/in_3
 (46 10)  (226 490)  (226 490)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (29 11)  (209 491)  (209 491)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (210 491)  (210 491)  routing T_4_30.lc_trk_g0_2 <X> T_4_30.wire_logic_cluster/lc_5/in_1
 (31 11)  (211 491)  (211 491)  routing T_4_30.lc_trk_g1_7 <X> T_4_30.wire_logic_cluster/lc_5/in_3
 (41 11)  (221 491)  (221 491)  LC_5 Logic Functioning bit
 (43 11)  (223 491)  (223 491)  LC_5 Logic Functioning bit


LogicTile_5_30

 (22 0)  (256 480)  (256 480)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (26 0)  (260 480)  (260 480)  routing T_5_30.lc_trk_g1_7 <X> T_5_30.wire_logic_cluster/lc_0/in_0
 (27 0)  (261 480)  (261 480)  routing T_5_30.lc_trk_g1_2 <X> T_5_30.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 480)  (263 480)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (266 480)  (266 480)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (46 0)  (280 480)  (280 480)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (26 1)  (260 481)  (260 481)  routing T_5_30.lc_trk_g1_7 <X> T_5_30.wire_logic_cluster/lc_0/in_0
 (27 1)  (261 481)  (261 481)  routing T_5_30.lc_trk_g1_7 <X> T_5_30.wire_logic_cluster/lc_0/in_0
 (29 1)  (263 481)  (263 481)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (264 481)  (264 481)  routing T_5_30.lc_trk_g1_2 <X> T_5_30.wire_logic_cluster/lc_0/in_1
 (31 1)  (265 481)  (265 481)  routing T_5_30.lc_trk_g0_3 <X> T_5_30.wire_logic_cluster/lc_0/in_3
 (40 1)  (274 481)  (274 481)  LC_0 Logic Functioning bit
 (42 1)  (276 481)  (276 481)  LC_0 Logic Functioning bit
 (21 2)  (255 482)  (255 482)  routing T_5_30.sp4_v_b_7 <X> T_5_30.lc_trk_g0_7
 (22 2)  (256 482)  (256 482)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (257 482)  (257 482)  routing T_5_30.sp4_v_b_7 <X> T_5_30.lc_trk_g0_7
 (21 4)  (255 484)  (255 484)  routing T_5_30.sp4_v_b_3 <X> T_5_30.lc_trk_g1_3
 (22 4)  (256 484)  (256 484)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (257 484)  (257 484)  routing T_5_30.sp4_v_b_3 <X> T_5_30.lc_trk_g1_3
 (25 4)  (259 484)  (259 484)  routing T_5_30.sp12_h_r_2 <X> T_5_30.lc_trk_g1_2
 (22 5)  (256 485)  (256 485)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_2 lc_trk_g1_2
 (24 5)  (258 485)  (258 485)  routing T_5_30.sp12_h_r_2 <X> T_5_30.lc_trk_g1_2
 (25 5)  (259 485)  (259 485)  routing T_5_30.sp12_h_r_2 <X> T_5_30.lc_trk_g1_2
 (21 6)  (255 486)  (255 486)  routing T_5_30.sp4_v_b_7 <X> T_5_30.lc_trk_g1_7
 (22 6)  (256 486)  (256 486)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (257 486)  (257 486)  routing T_5_30.sp4_v_b_7 <X> T_5_30.lc_trk_g1_7
 (29 8)  (263 488)  (263 488)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (264 488)  (264 488)  routing T_5_30.lc_trk_g0_7 <X> T_5_30.wire_logic_cluster/lc_4/in_1
 (32 8)  (266 488)  (266 488)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (268 488)  (268 488)  routing T_5_30.lc_trk_g1_2 <X> T_5_30.wire_logic_cluster/lc_4/in_3
 (51 8)  (285 488)  (285 488)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (26 9)  (260 489)  (260 489)  routing T_5_30.lc_trk_g1_3 <X> T_5_30.wire_logic_cluster/lc_4/in_0
 (27 9)  (261 489)  (261 489)  routing T_5_30.lc_trk_g1_3 <X> T_5_30.wire_logic_cluster/lc_4/in_0
 (29 9)  (263 489)  (263 489)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (264 489)  (264 489)  routing T_5_30.lc_trk_g0_7 <X> T_5_30.wire_logic_cluster/lc_4/in_1
 (31 9)  (265 489)  (265 489)  routing T_5_30.lc_trk_g1_2 <X> T_5_30.wire_logic_cluster/lc_4/in_3
 (41 9)  (275 489)  (275 489)  LC_4 Logic Functioning bit
 (43 9)  (277 489)  (277 489)  LC_4 Logic Functioning bit


LogicTile_7_30

 (22 4)  (364 484)  (364 484)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (25 4)  (367 484)  (367 484)  routing T_7_30.sp4_h_r_10 <X> T_7_30.lc_trk_g1_2
 (21 5)  (363 485)  (363 485)  routing T_7_30.sp4_r_v_b_27 <X> T_7_30.lc_trk_g1_3
 (22 5)  (364 485)  (364 485)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (365 485)  (365 485)  routing T_7_30.sp4_h_r_10 <X> T_7_30.lc_trk_g1_2
 (24 5)  (366 485)  (366 485)  routing T_7_30.sp4_h_r_10 <X> T_7_30.lc_trk_g1_2
 (17 7)  (359 487)  (359 487)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (27 12)  (369 492)  (369 492)  routing T_7_30.lc_trk_g1_4 <X> T_7_30.wire_logic_cluster/lc_6/in_1
 (29 12)  (371 492)  (371 492)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (372 492)  (372 492)  routing T_7_30.lc_trk_g1_4 <X> T_7_30.wire_logic_cluster/lc_6/in_1
 (32 12)  (374 492)  (374 492)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (376 492)  (376 492)  routing T_7_30.lc_trk_g1_2 <X> T_7_30.wire_logic_cluster/lc_6/in_3
 (48 12)  (390 492)  (390 492)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (8 13)  (350 493)  (350 493)  routing T_7_30.sp4_h_r_10 <X> T_7_30.sp4_v_b_10
 (26 13)  (368 493)  (368 493)  routing T_7_30.lc_trk_g1_3 <X> T_7_30.wire_logic_cluster/lc_6/in_0
 (27 13)  (369 493)  (369 493)  routing T_7_30.lc_trk_g1_3 <X> T_7_30.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 493)  (371 493)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (373 493)  (373 493)  routing T_7_30.lc_trk_g1_2 <X> T_7_30.wire_logic_cluster/lc_6/in_3
 (41 13)  (383 493)  (383 493)  LC_6 Logic Functioning bit
 (43 13)  (385 493)  (385 493)  LC_6 Logic Functioning bit


RAM_Tile_8_30

 (8 4)  (404 484)  (404 484)  routing T_8_30.sp4_v_b_4 <X> T_8_30.sp4_h_r_4
 (9 4)  (405 484)  (405 484)  routing T_8_30.sp4_v_b_4 <X> T_8_30.sp4_h_r_4
 (11 15)  (407 495)  (407 495)  routing T_8_30.sp4_h_r_3 <X> T_8_30.sp4_h_l_46
 (13 15)  (409 495)  (409 495)  routing T_8_30.sp4_h_r_3 <X> T_8_30.sp4_h_l_46


LogicTile_9_30

 (25 0)  (463 480)  (463 480)  routing T_9_30.sp4_v_b_10 <X> T_9_30.lc_trk_g0_2
 (27 0)  (465 480)  (465 480)  routing T_9_30.lc_trk_g1_6 <X> T_9_30.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 480)  (467 480)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (468 480)  (468 480)  routing T_9_30.lc_trk_g1_6 <X> T_9_30.wire_logic_cluster/lc_0/in_1
 (31 0)  (469 480)  (469 480)  routing T_9_30.lc_trk_g1_4 <X> T_9_30.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 480)  (470 480)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (472 480)  (472 480)  routing T_9_30.lc_trk_g1_4 <X> T_9_30.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 480)  (474 480)  LC_0 Logic Functioning bit
 (38 0)  (476 480)  (476 480)  LC_0 Logic Functioning bit
 (41 0)  (479 480)  (479 480)  LC_0 Logic Functioning bit
 (43 0)  (481 480)  (481 480)  LC_0 Logic Functioning bit
 (15 1)  (453 481)  (453 481)  routing T_9_30.sp4_v_t_5 <X> T_9_30.lc_trk_g0_0
 (16 1)  (454 481)  (454 481)  routing T_9_30.sp4_v_t_5 <X> T_9_30.lc_trk_g0_0
 (17 1)  (455 481)  (455 481)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (22 1)  (460 481)  (460 481)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (461 481)  (461 481)  routing T_9_30.sp4_v_b_10 <X> T_9_30.lc_trk_g0_2
 (25 1)  (463 481)  (463 481)  routing T_9_30.sp4_v_b_10 <X> T_9_30.lc_trk_g0_2
 (29 1)  (467 481)  (467 481)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (468 481)  (468 481)  routing T_9_30.lc_trk_g1_6 <X> T_9_30.wire_logic_cluster/lc_0/in_1
 (32 1)  (470 481)  (470 481)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (473 481)  (473 481)  routing T_9_30.lc_trk_g0_2 <X> T_9_30.input_2_0
 (37 1)  (475 481)  (475 481)  LC_0 Logic Functioning bit
 (14 2)  (452 482)  (452 482)  routing T_9_30.wire_logic_cluster/lc_4/out <X> T_9_30.lc_trk_g0_4
 (26 2)  (464 482)  (464 482)  routing T_9_30.lc_trk_g2_5 <X> T_9_30.wire_logic_cluster/lc_1/in_0
 (27 2)  (465 482)  (465 482)  routing T_9_30.lc_trk_g1_1 <X> T_9_30.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 482)  (467 482)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (470 482)  (470 482)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 482)  (471 482)  routing T_9_30.lc_trk_g2_2 <X> T_9_30.wire_logic_cluster/lc_1/in_3
 (47 2)  (485 482)  (485 482)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (48 2)  (486 482)  (486 482)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (50 2)  (488 482)  (488 482)  Cascade bit: LH_LC01_inmux02_5

 (17 3)  (455 483)  (455 483)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (28 3)  (466 483)  (466 483)  routing T_9_30.lc_trk_g2_5 <X> T_9_30.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 483)  (467 483)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (469 483)  (469 483)  routing T_9_30.lc_trk_g2_2 <X> T_9_30.wire_logic_cluster/lc_1/in_3
 (39 3)  (477 483)  (477 483)  LC_1 Logic Functioning bit
 (47 3)  (485 483)  (485 483)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (48 3)  (486 483)  (486 483)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (15 4)  (453 484)  (453 484)  routing T_9_30.bot_op_1 <X> T_9_30.lc_trk_g1_1
 (17 4)  (455 484)  (455 484)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (22 4)  (460 484)  (460 484)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (462 484)  (462 484)  routing T_9_30.bot_op_3 <X> T_9_30.lc_trk_g1_3
 (27 4)  (465 484)  (465 484)  routing T_9_30.lc_trk_g1_2 <X> T_9_30.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 484)  (467 484)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (470 484)  (470 484)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (472 484)  (472 484)  routing T_9_30.lc_trk_g1_0 <X> T_9_30.wire_logic_cluster/lc_2/in_3
 (40 4)  (478 484)  (478 484)  LC_2 Logic Functioning bit
 (42 4)  (480 484)  (480 484)  LC_2 Logic Functioning bit
 (15 5)  (453 485)  (453 485)  routing T_9_30.bot_op_0 <X> T_9_30.lc_trk_g1_0
 (17 5)  (455 485)  (455 485)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (22 5)  (460 485)  (460 485)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (462 485)  (462 485)  routing T_9_30.bot_op_2 <X> T_9_30.lc_trk_g1_2
 (30 5)  (468 485)  (468 485)  routing T_9_30.lc_trk_g1_2 <X> T_9_30.wire_logic_cluster/lc_2/in_1
 (40 5)  (478 485)  (478 485)  LC_2 Logic Functioning bit
 (42 5)  (480 485)  (480 485)  LC_2 Logic Functioning bit
 (13 6)  (451 486)  (451 486)  routing T_9_30.sp4_v_b_5 <X> T_9_30.sp4_v_t_40
 (14 6)  (452 486)  (452 486)  routing T_9_30.sp4_v_t_1 <X> T_9_30.lc_trk_g1_4
 (15 6)  (453 486)  (453 486)  routing T_9_30.sp4_v_b_21 <X> T_9_30.lc_trk_g1_5
 (16 6)  (454 486)  (454 486)  routing T_9_30.sp4_v_b_21 <X> T_9_30.lc_trk_g1_5
 (17 6)  (455 486)  (455 486)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (25 6)  (463 486)  (463 486)  routing T_9_30.sp4_v_t_3 <X> T_9_30.lc_trk_g1_6
 (14 7)  (452 487)  (452 487)  routing T_9_30.sp4_v_t_1 <X> T_9_30.lc_trk_g1_4
 (16 7)  (454 487)  (454 487)  routing T_9_30.sp4_v_t_1 <X> T_9_30.lc_trk_g1_4
 (17 7)  (455 487)  (455 487)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (22 7)  (460 487)  (460 487)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (461 487)  (461 487)  routing T_9_30.sp4_v_t_3 <X> T_9_30.lc_trk_g1_6
 (25 7)  (463 487)  (463 487)  routing T_9_30.sp4_v_t_3 <X> T_9_30.lc_trk_g1_6
 (15 8)  (453 488)  (453 488)  routing T_9_30.rgt_op_1 <X> T_9_30.lc_trk_g2_1
 (17 8)  (455 488)  (455 488)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (456 488)  (456 488)  routing T_9_30.rgt_op_1 <X> T_9_30.lc_trk_g2_1
 (25 8)  (463 488)  (463 488)  routing T_9_30.wire_logic_cluster/lc_2/out <X> T_9_30.lc_trk_g2_2
 (27 8)  (465 488)  (465 488)  routing T_9_30.lc_trk_g1_6 <X> T_9_30.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 488)  (467 488)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 488)  (468 488)  routing T_9_30.lc_trk_g1_6 <X> T_9_30.wire_logic_cluster/lc_4/in_1
 (32 8)  (470 488)  (470 488)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (472 488)  (472 488)  routing T_9_30.lc_trk_g1_2 <X> T_9_30.wire_logic_cluster/lc_4/in_3
 (40 8)  (478 488)  (478 488)  LC_4 Logic Functioning bit
 (42 8)  (480 488)  (480 488)  LC_4 Logic Functioning bit
 (22 9)  (460 489)  (460 489)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (464 489)  (464 489)  routing T_9_30.lc_trk_g1_3 <X> T_9_30.wire_logic_cluster/lc_4/in_0
 (27 9)  (465 489)  (465 489)  routing T_9_30.lc_trk_g1_3 <X> T_9_30.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 489)  (467 489)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (468 489)  (468 489)  routing T_9_30.lc_trk_g1_6 <X> T_9_30.wire_logic_cluster/lc_4/in_1
 (31 9)  (469 489)  (469 489)  routing T_9_30.lc_trk_g1_2 <X> T_9_30.wire_logic_cluster/lc_4/in_3
 (17 10)  (455 490)  (455 490)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (456 490)  (456 490)  routing T_9_30.wire_logic_cluster/lc_5/out <X> T_9_30.lc_trk_g2_5
 (27 10)  (465 490)  (465 490)  routing T_9_30.lc_trk_g3_3 <X> T_9_30.wire_logic_cluster/lc_5/in_1
 (28 10)  (466 490)  (466 490)  routing T_9_30.lc_trk_g3_3 <X> T_9_30.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 490)  (467 490)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (470 490)  (470 490)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (472 490)  (472 490)  routing T_9_30.lc_trk_g1_3 <X> T_9_30.wire_logic_cluster/lc_5/in_3
 (40 10)  (478 490)  (478 490)  LC_5 Logic Functioning bit
 (27 11)  (465 491)  (465 491)  routing T_9_30.lc_trk_g3_0 <X> T_9_30.wire_logic_cluster/lc_5/in_0
 (28 11)  (466 491)  (466 491)  routing T_9_30.lc_trk_g3_0 <X> T_9_30.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 491)  (467 491)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (468 491)  (468 491)  routing T_9_30.lc_trk_g3_3 <X> T_9_30.wire_logic_cluster/lc_5/in_1
 (31 11)  (469 491)  (469 491)  routing T_9_30.lc_trk_g1_3 <X> T_9_30.wire_logic_cluster/lc_5/in_3
 (32 11)  (470 491)  (470 491)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (471 491)  (471 491)  routing T_9_30.lc_trk_g3_2 <X> T_9_30.input_2_5
 (34 11)  (472 491)  (472 491)  routing T_9_30.lc_trk_g3_2 <X> T_9_30.input_2_5
 (35 11)  (473 491)  (473 491)  routing T_9_30.lc_trk_g3_2 <X> T_9_30.input_2_5
 (22 12)  (460 492)  (460 492)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (28 12)  (466 492)  (466 492)  routing T_9_30.lc_trk_g2_1 <X> T_9_30.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 492)  (467 492)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (469 492)  (469 492)  routing T_9_30.lc_trk_g1_4 <X> T_9_30.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 492)  (470 492)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (472 492)  (472 492)  routing T_9_30.lc_trk_g1_4 <X> T_9_30.wire_logic_cluster/lc_6/in_3
 (35 12)  (473 492)  (473 492)  routing T_9_30.lc_trk_g1_5 <X> T_9_30.input_2_6
 (40 12)  (478 492)  (478 492)  LC_6 Logic Functioning bit
 (16 13)  (454 493)  (454 493)  routing T_9_30.sp12_v_b_8 <X> T_9_30.lc_trk_g3_0
 (17 13)  (455 493)  (455 493)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (22 13)  (460 493)  (460 493)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (461 493)  (461 493)  routing T_9_30.sp12_v_t_9 <X> T_9_30.lc_trk_g3_2
 (27 13)  (465 493)  (465 493)  routing T_9_30.lc_trk_g1_1 <X> T_9_30.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 493)  (467 493)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (32 13)  (470 493)  (470 493)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (472 493)  (472 493)  routing T_9_30.lc_trk_g1_5 <X> T_9_30.input_2_6
 (26 14)  (464 494)  (464 494)  routing T_9_30.lc_trk_g2_5 <X> T_9_30.wire_logic_cluster/lc_7/in_0
 (29 14)  (467 494)  (467 494)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (469 494)  (469 494)  routing T_9_30.lc_trk_g0_4 <X> T_9_30.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 494)  (470 494)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (50 14)  (488 494)  (488 494)  Cascade bit: LH_LC07_inmux02_5

 (28 15)  (466 495)  (466 495)  routing T_9_30.lc_trk_g2_5 <X> T_9_30.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 495)  (467 495)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (37 15)  (475 495)  (475 495)  LC_7 Logic Functioning bit
 (46 15)  (484 495)  (484 495)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_10_30

 (15 0)  (507 480)  (507 480)  routing T_10_30.lft_op_1 <X> T_10_30.lc_trk_g0_1
 (17 0)  (509 480)  (509 480)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (510 480)  (510 480)  routing T_10_30.lft_op_1 <X> T_10_30.lc_trk_g0_1
 (22 0)  (514 480)  (514 480)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (515 480)  (515 480)  routing T_10_30.sp4_v_b_19 <X> T_10_30.lc_trk_g0_3
 (24 0)  (516 480)  (516 480)  routing T_10_30.sp4_v_b_19 <X> T_10_30.lc_trk_g0_3
 (26 0)  (518 480)  (518 480)  routing T_10_30.lc_trk_g2_4 <X> T_10_30.wire_logic_cluster/lc_0/in_0
 (29 0)  (521 480)  (521 480)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (523 480)  (523 480)  routing T_10_30.lc_trk_g3_6 <X> T_10_30.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 480)  (524 480)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 480)  (525 480)  routing T_10_30.lc_trk_g3_6 <X> T_10_30.wire_logic_cluster/lc_0/in_3
 (34 0)  (526 480)  (526 480)  routing T_10_30.lc_trk_g3_6 <X> T_10_30.wire_logic_cluster/lc_0/in_3
 (47 0)  (539 480)  (539 480)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (28 1)  (520 481)  (520 481)  routing T_10_30.lc_trk_g2_4 <X> T_10_30.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 481)  (521 481)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (523 481)  (523 481)  routing T_10_30.lc_trk_g3_6 <X> T_10_30.wire_logic_cluster/lc_0/in_3
 (37 1)  (529 481)  (529 481)  LC_0 Logic Functioning bit
 (39 1)  (531 481)  (531 481)  LC_0 Logic Functioning bit
 (15 2)  (507 482)  (507 482)  routing T_10_30.sp4_v_b_21 <X> T_10_30.lc_trk_g0_5
 (16 2)  (508 482)  (508 482)  routing T_10_30.sp4_v_b_21 <X> T_10_30.lc_trk_g0_5
 (17 2)  (509 482)  (509 482)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (22 2)  (514 482)  (514 482)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (515 482)  (515 482)  routing T_10_30.sp4_v_b_23 <X> T_10_30.lc_trk_g0_7
 (24 2)  (516 482)  (516 482)  routing T_10_30.sp4_v_b_23 <X> T_10_30.lc_trk_g0_7
 (29 2)  (521 482)  (521 482)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 482)  (522 482)  routing T_10_30.lc_trk_g0_4 <X> T_10_30.wire_logic_cluster/lc_1/in_1
 (32 2)  (524 482)  (524 482)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (526 482)  (526 482)  routing T_10_30.lc_trk_g1_3 <X> T_10_30.wire_logic_cluster/lc_1/in_3
 (15 3)  (507 483)  (507 483)  routing T_10_30.bot_op_4 <X> T_10_30.lc_trk_g0_4
 (17 3)  (509 483)  (509 483)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (26 3)  (518 483)  (518 483)  routing T_10_30.lc_trk_g0_3 <X> T_10_30.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 483)  (521 483)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (523 483)  (523 483)  routing T_10_30.lc_trk_g1_3 <X> T_10_30.wire_logic_cluster/lc_1/in_3
 (32 3)  (524 483)  (524 483)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (526 483)  (526 483)  routing T_10_30.lc_trk_g1_0 <X> T_10_30.input_2_1
 (38 3)  (530 483)  (530 483)  LC_1 Logic Functioning bit
 (22 4)  (514 484)  (514 484)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (516 484)  (516 484)  routing T_10_30.bot_op_3 <X> T_10_30.lc_trk_g1_3
 (26 4)  (518 484)  (518 484)  routing T_10_30.lc_trk_g2_4 <X> T_10_30.wire_logic_cluster/lc_2/in_0
 (29 4)  (521 484)  (521 484)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (524 484)  (524 484)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (526 484)  (526 484)  routing T_10_30.lc_trk_g1_0 <X> T_10_30.wire_logic_cluster/lc_2/in_3
 (14 5)  (506 485)  (506 485)  routing T_10_30.sp4_r_v_b_24 <X> T_10_30.lc_trk_g1_0
 (17 5)  (509 485)  (509 485)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (28 5)  (520 485)  (520 485)  routing T_10_30.lc_trk_g2_4 <X> T_10_30.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 485)  (521 485)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (37 5)  (529 485)  (529 485)  LC_2 Logic Functioning bit
 (39 5)  (531 485)  (531 485)  LC_2 Logic Functioning bit
 (46 5)  (538 485)  (538 485)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (21 6)  (513 486)  (513 486)  routing T_10_30.sp4_v_b_15 <X> T_10_30.lc_trk_g1_7
 (22 6)  (514 486)  (514 486)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (515 486)  (515 486)  routing T_10_30.sp4_v_b_15 <X> T_10_30.lc_trk_g1_7
 (28 6)  (520 486)  (520 486)  routing T_10_30.lc_trk_g2_4 <X> T_10_30.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 486)  (521 486)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 486)  (522 486)  routing T_10_30.lc_trk_g2_4 <X> T_10_30.wire_logic_cluster/lc_3/in_1
 (31 6)  (523 486)  (523 486)  routing T_10_30.lc_trk_g1_7 <X> T_10_30.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 486)  (524 486)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (526 486)  (526 486)  routing T_10_30.lc_trk_g1_7 <X> T_10_30.wire_logic_cluster/lc_3/in_3
 (47 6)  (539 486)  (539 486)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (21 7)  (513 487)  (513 487)  routing T_10_30.sp4_v_b_15 <X> T_10_30.lc_trk_g1_7
 (29 7)  (521 487)  (521 487)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (523 487)  (523 487)  routing T_10_30.lc_trk_g1_7 <X> T_10_30.wire_logic_cluster/lc_3/in_3
 (36 7)  (528 487)  (528 487)  LC_3 Logic Functioning bit
 (38 7)  (530 487)  (530 487)  LC_3 Logic Functioning bit
 (16 8)  (508 488)  (508 488)  routing T_10_30.sp4_v_t_12 <X> T_10_30.lc_trk_g2_1
 (17 8)  (509 488)  (509 488)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (510 488)  (510 488)  routing T_10_30.sp4_v_t_12 <X> T_10_30.lc_trk_g2_1
 (26 8)  (518 488)  (518 488)  routing T_10_30.lc_trk_g2_4 <X> T_10_30.wire_logic_cluster/lc_4/in_0
 (32 8)  (524 488)  (524 488)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (528 488)  (528 488)  LC_4 Logic Functioning bit
 (38 8)  (530 488)  (530 488)  LC_4 Logic Functioning bit
 (47 8)  (539 488)  (539 488)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (28 9)  (520 489)  (520 489)  routing T_10_30.lc_trk_g2_4 <X> T_10_30.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 489)  (521 489)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (523 489)  (523 489)  routing T_10_30.lc_trk_g0_3 <X> T_10_30.wire_logic_cluster/lc_4/in_3
 (37 9)  (529 489)  (529 489)  LC_4 Logic Functioning bit
 (39 9)  (531 489)  (531 489)  LC_4 Logic Functioning bit
 (26 10)  (518 490)  (518 490)  routing T_10_30.lc_trk_g0_5 <X> T_10_30.wire_logic_cluster/lc_5/in_0
 (31 10)  (523 490)  (523 490)  routing T_10_30.lc_trk_g2_4 <X> T_10_30.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 490)  (524 490)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 490)  (525 490)  routing T_10_30.lc_trk_g2_4 <X> T_10_30.wire_logic_cluster/lc_5/in_3
 (36 10)  (528 490)  (528 490)  LC_5 Logic Functioning bit
 (38 10)  (530 490)  (530 490)  LC_5 Logic Functioning bit
 (47 10)  (539 490)  (539 490)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (9 11)  (501 491)  (501 491)  routing T_10_30.sp4_v_b_7 <X> T_10_30.sp4_v_t_42
 (14 11)  (506 491)  (506 491)  routing T_10_30.sp4_h_l_17 <X> T_10_30.lc_trk_g2_4
 (15 11)  (507 491)  (507 491)  routing T_10_30.sp4_h_l_17 <X> T_10_30.lc_trk_g2_4
 (16 11)  (508 491)  (508 491)  routing T_10_30.sp4_h_l_17 <X> T_10_30.lc_trk_g2_4
 (17 11)  (509 491)  (509 491)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (29 11)  (521 491)  (521 491)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (37 11)  (529 491)  (529 491)  LC_5 Logic Functioning bit
 (39 11)  (531 491)  (531 491)  LC_5 Logic Functioning bit
 (26 12)  (518 492)  (518 492)  routing T_10_30.lc_trk_g2_4 <X> T_10_30.wire_logic_cluster/lc_6/in_0
 (29 12)  (521 492)  (521 492)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (524 492)  (524 492)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 492)  (525 492)  routing T_10_30.lc_trk_g2_1 <X> T_10_30.wire_logic_cluster/lc_6/in_3
 (47 12)  (539 492)  (539 492)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (28 13)  (520 493)  (520 493)  routing T_10_30.lc_trk_g2_4 <X> T_10_30.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 493)  (521 493)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (37 13)  (529 493)  (529 493)  LC_6 Logic Functioning bit
 (39 13)  (531 493)  (531 493)  LC_6 Logic Functioning bit
 (25 14)  (517 494)  (517 494)  routing T_10_30.sp4_v_b_30 <X> T_10_30.lc_trk_g3_6
 (26 14)  (518 494)  (518 494)  routing T_10_30.lc_trk_g0_7 <X> T_10_30.wire_logic_cluster/lc_7/in_0
 (31 14)  (523 494)  (523 494)  routing T_10_30.lc_trk_g2_4 <X> T_10_30.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 494)  (524 494)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 494)  (525 494)  routing T_10_30.lc_trk_g2_4 <X> T_10_30.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 494)  (528 494)  LC_7 Logic Functioning bit
 (38 14)  (530 494)  (530 494)  LC_7 Logic Functioning bit
 (47 14)  (539 494)  (539 494)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (22 15)  (514 495)  (514 495)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (515 495)  (515 495)  routing T_10_30.sp4_v_b_30 <X> T_10_30.lc_trk_g3_6
 (26 15)  (518 495)  (518 495)  routing T_10_30.lc_trk_g0_7 <X> T_10_30.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 495)  (521 495)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (37 15)  (529 495)  (529 495)  LC_7 Logic Functioning bit
 (39 15)  (531 495)  (531 495)  LC_7 Logic Functioning bit


LogicTile_14_30

 (9 8)  (717 488)  (717 488)  routing T_14_30.sp4_h_l_41 <X> T_14_30.sp4_h_r_7
 (10 8)  (718 488)  (718 488)  routing T_14_30.sp4_h_l_41 <X> T_14_30.sp4_h_r_7


LogicTile_15_30

 (3 13)  (765 493)  (765 493)  routing T_15_30.sp12_h_l_22 <X> T_15_30.sp12_h_r_1


LogicTile_16_30

 (2 12)  (818 492)  (818 492)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_18_30

 (2 8)  (930 488)  (930 488)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (8 8)  (936 488)  (936 488)  routing T_18_30.sp4_h_l_42 <X> T_18_30.sp4_h_r_7


LogicTile_19_30

 (10 7)  (992 487)  (992 487)  routing T_19_30.sp4_h_l_46 <X> T_19_30.sp4_v_t_41
 (3 13)  (985 493)  (985 493)  routing T_19_30.sp12_h_l_22 <X> T_19_30.sp12_h_r_1


LogicTile_20_30

 (3 7)  (1039 487)  (1039 487)  routing T_20_30.sp12_h_l_23 <X> T_20_30.sp12_v_t_23
 (2 14)  (1038 494)  (1038 494)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_21_30

 (5 0)  (1095 480)  (1095 480)  routing T_21_30.sp4_h_l_44 <X> T_21_30.sp4_h_r_0
 (4 1)  (1094 481)  (1094 481)  routing T_21_30.sp4_h_l_44 <X> T_21_30.sp4_h_r_0


LogicTile_22_30

 (9 12)  (1153 492)  (1153 492)  routing T_22_30.sp4_h_l_42 <X> T_22_30.sp4_h_r_10
 (10 12)  (1154 492)  (1154 492)  routing T_22_30.sp4_h_l_42 <X> T_22_30.sp4_h_r_10


LogicTile_23_30

 (4 9)  (1202 489)  (1202 489)  routing T_23_30.sp4_h_l_47 <X> T_23_30.sp4_h_r_6
 (6 9)  (1204 489)  (1204 489)  routing T_23_30.sp4_h_l_47 <X> T_23_30.sp4_h_r_6


RAM_Tile_25_30

 (5 3)  (1311 483)  (1311 483)  routing T_25_30.sp4_h_l_37 <X> T_25_30.sp4_v_t_37


LogicTile_26_30

 (8 15)  (1356 495)  (1356 495)  routing T_26_30.sp4_h_l_47 <X> T_26_30.sp4_v_t_47


LogicTile_27_30

 (4 2)  (1406 482)  (1406 482)  routing T_27_30.sp4_v_b_0 <X> T_27_30.sp4_v_t_37
 (5 11)  (1407 491)  (1407 491)  routing T_27_30.sp4_h_l_43 <X> T_27_30.sp4_v_t_43
 (3 15)  (1405 495)  (1405 495)  routing T_27_30.sp12_h_l_22 <X> T_27_30.sp12_v_t_22


LogicTile_31_30

 (3 15)  (1621 495)  (1621 495)  routing T_31_30.sp12_h_l_22 <X> T_31_30.sp12_v_t_22


LogicTile_6_29

 (0 2)  (288 466)  (288 466)  routing T_6_29.glb_netwk_3 <X> T_6_29.wire_logic_cluster/lc_7/clk
 (2 2)  (290 466)  (290 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (288 467)  (288 467)  routing T_6_29.glb_netwk_3 <X> T_6_29.wire_logic_cluster/lc_7/clk
 (22 3)  (310 467)  (310 467)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (312 467)  (312 467)  routing T_6_29.bot_op_6 <X> T_6_29.lc_trk_g0_6
 (21 4)  (309 468)  (309 468)  routing T_6_29.wire_logic_cluster/lc_3/out <X> T_6_29.lc_trk_g1_3
 (22 4)  (310 468)  (310 468)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 6)  (315 470)  (315 470)  routing T_6_29.lc_trk_g1_3 <X> T_6_29.wire_logic_cluster/lc_3/in_1
 (29 6)  (317 470)  (317 470)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (319 470)  (319 470)  routing T_6_29.lc_trk_g0_6 <X> T_6_29.wire_logic_cluster/lc_3/in_3
 (32 6)  (320 470)  (320 470)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (324 470)  (324 470)  LC_3 Logic Functioning bit
 (39 6)  (327 470)  (327 470)  LC_3 Logic Functioning bit
 (41 6)  (329 470)  (329 470)  LC_3 Logic Functioning bit
 (42 6)  (330 470)  (330 470)  LC_3 Logic Functioning bit
 (45 6)  (333 470)  (333 470)  LC_3 Logic Functioning bit
 (48 6)  (336 470)  (336 470)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (30 7)  (318 471)  (318 471)  routing T_6_29.lc_trk_g1_3 <X> T_6_29.wire_logic_cluster/lc_3/in_1
 (31 7)  (319 471)  (319 471)  routing T_6_29.lc_trk_g0_6 <X> T_6_29.wire_logic_cluster/lc_3/in_3
 (36 7)  (324 471)  (324 471)  LC_3 Logic Functioning bit
 (39 7)  (327 471)  (327 471)  LC_3 Logic Functioning bit
 (41 7)  (329 471)  (329 471)  LC_3 Logic Functioning bit
 (42 7)  (330 471)  (330 471)  LC_3 Logic Functioning bit
 (0 14)  (288 478)  (288 478)  routing T_6_29.lc_trk_g3_5 <X> T_6_29.wire_logic_cluster/lc_7/s_r
 (1 14)  (289 478)  (289 478)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (16 14)  (304 478)  (304 478)  routing T_6_29.sp12_v_b_21 <X> T_6_29.lc_trk_g3_5
 (17 14)  (305 478)  (305 478)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (0 15)  (288 479)  (288 479)  routing T_6_29.lc_trk_g3_5 <X> T_6_29.wire_logic_cluster/lc_7/s_r
 (1 15)  (289 479)  (289 479)  routing T_6_29.lc_trk_g3_5 <X> T_6_29.wire_logic_cluster/lc_7/s_r
 (18 15)  (306 479)  (306 479)  routing T_6_29.sp12_v_b_21 <X> T_6_29.lc_trk_g3_5


LogicTile_7_29

 (17 0)  (359 464)  (359 464)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (22 6)  (364 470)  (364 470)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (365 470)  (365 470)  routing T_7_29.sp4_v_b_23 <X> T_7_29.lc_trk_g1_7
 (24 6)  (366 470)  (366 470)  routing T_7_29.sp4_v_b_23 <X> T_7_29.lc_trk_g1_7
 (17 12)  (359 476)  (359 476)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (27 14)  (369 478)  (369 478)  routing T_7_29.lc_trk_g3_1 <X> T_7_29.wire_logic_cluster/lc_7/in_1
 (28 14)  (370 478)  (370 478)  routing T_7_29.lc_trk_g3_1 <X> T_7_29.wire_logic_cluster/lc_7/in_1
 (29 14)  (371 478)  (371 478)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (373 478)  (373 478)  routing T_7_29.lc_trk_g1_7 <X> T_7_29.wire_logic_cluster/lc_7/in_3
 (32 14)  (374 478)  (374 478)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (376 478)  (376 478)  routing T_7_29.lc_trk_g1_7 <X> T_7_29.wire_logic_cluster/lc_7/in_3
 (51 14)  (393 478)  (393 478)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (29 15)  (371 479)  (371 479)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (373 479)  (373 479)  routing T_7_29.lc_trk_g1_7 <X> T_7_29.wire_logic_cluster/lc_7/in_3
 (41 15)  (383 479)  (383 479)  LC_7 Logic Functioning bit
 (43 15)  (385 479)  (385 479)  LC_7 Logic Functioning bit


LogicTile_9_29

 (27 0)  (465 464)  (465 464)  routing T_9_29.lc_trk_g3_0 <X> T_9_29.wire_logic_cluster/lc_0/in_1
 (28 0)  (466 464)  (466 464)  routing T_9_29.lc_trk_g3_0 <X> T_9_29.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 464)  (467 464)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (470 464)  (470 464)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (37 0)  (475 464)  (475 464)  LC_0 Logic Functioning bit
 (39 0)  (477 464)  (477 464)  LC_0 Logic Functioning bit
 (44 0)  (482 464)  (482 464)  LC_0 Logic Functioning bit
 (45 0)  (483 464)  (483 464)  LC_0 Logic Functioning bit
 (27 1)  (465 465)  (465 465)  routing T_9_29.lc_trk_g1_1 <X> T_9_29.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 465)  (467 465)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (41 1)  (479 465)  (479 465)  LC_0 Logic Functioning bit
 (43 1)  (481 465)  (481 465)  LC_0 Logic Functioning bit
 (49 1)  (487 465)  (487 465)  Carry_In_Mux bit 

 (51 1)  (489 465)  (489 465)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (438 466)  (438 466)  routing T_9_29.glb_netwk_3 <X> T_9_29.wire_logic_cluster/lc_7/clk
 (2 2)  (440 466)  (440 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (465 466)  (465 466)  routing T_9_29.lc_trk_g3_1 <X> T_9_29.wire_logic_cluster/lc_1/in_1
 (28 2)  (466 466)  (466 466)  routing T_9_29.lc_trk_g3_1 <X> T_9_29.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 466)  (467 466)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (470 466)  (470 466)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (475 466)  (475 466)  LC_1 Logic Functioning bit
 (39 2)  (477 466)  (477 466)  LC_1 Logic Functioning bit
 (44 2)  (482 466)  (482 466)  LC_1 Logic Functioning bit
 (45 2)  (483 466)  (483 466)  LC_1 Logic Functioning bit
 (0 3)  (438 467)  (438 467)  routing T_9_29.glb_netwk_3 <X> T_9_29.wire_logic_cluster/lc_7/clk
 (26 3)  (464 467)  (464 467)  routing T_9_29.lc_trk_g3_2 <X> T_9_29.wire_logic_cluster/lc_1/in_0
 (27 3)  (465 467)  (465 467)  routing T_9_29.lc_trk_g3_2 <X> T_9_29.wire_logic_cluster/lc_1/in_0
 (28 3)  (466 467)  (466 467)  routing T_9_29.lc_trk_g3_2 <X> T_9_29.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 467)  (467 467)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (41 3)  (479 467)  (479 467)  LC_1 Logic Functioning bit
 (43 3)  (481 467)  (481 467)  LC_1 Logic Functioning bit
 (0 4)  (438 468)  (438 468)  routing T_9_29.lc_trk_g2_2 <X> T_9_29.wire_logic_cluster/lc_7/cen
 (1 4)  (439 468)  (439 468)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (15 4)  (453 468)  (453 468)  routing T_9_29.sp4_h_r_9 <X> T_9_29.lc_trk_g1_1
 (16 4)  (454 468)  (454 468)  routing T_9_29.sp4_h_r_9 <X> T_9_29.lc_trk_g1_1
 (17 4)  (455 468)  (455 468)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (456 468)  (456 468)  routing T_9_29.sp4_h_r_9 <X> T_9_29.lc_trk_g1_1
 (21 4)  (459 468)  (459 468)  routing T_9_29.wire_logic_cluster/lc_3/out <X> T_9_29.lc_trk_g1_3
 (22 4)  (460 468)  (460 468)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (463 468)  (463 468)  routing T_9_29.wire_logic_cluster/lc_2/out <X> T_9_29.lc_trk_g1_2
 (27 4)  (465 468)  (465 468)  routing T_9_29.lc_trk_g1_2 <X> T_9_29.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 468)  (467 468)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (470 468)  (470 468)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (475 468)  (475 468)  LC_2 Logic Functioning bit
 (39 4)  (477 468)  (477 468)  LC_2 Logic Functioning bit
 (44 4)  (482 468)  (482 468)  LC_2 Logic Functioning bit
 (45 4)  (483 468)  (483 468)  LC_2 Logic Functioning bit
 (1 5)  (439 469)  (439 469)  routing T_9_29.lc_trk_g2_2 <X> T_9_29.wire_logic_cluster/lc_7/cen
 (22 5)  (460 469)  (460 469)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (27 5)  (465 469)  (465 469)  routing T_9_29.lc_trk_g1_1 <X> T_9_29.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 469)  (467 469)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (468 469)  (468 469)  routing T_9_29.lc_trk_g1_2 <X> T_9_29.wire_logic_cluster/lc_2/in_1
 (41 5)  (479 469)  (479 469)  LC_2 Logic Functioning bit
 (43 5)  (481 469)  (481 469)  LC_2 Logic Functioning bit
 (27 6)  (465 470)  (465 470)  routing T_9_29.lc_trk_g1_3 <X> T_9_29.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 470)  (467 470)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (470 470)  (470 470)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (475 470)  (475 470)  LC_3 Logic Functioning bit
 (39 6)  (477 470)  (477 470)  LC_3 Logic Functioning bit
 (45 6)  (483 470)  (483 470)  LC_3 Logic Functioning bit
 (26 7)  (464 471)  (464 471)  routing T_9_29.lc_trk_g3_2 <X> T_9_29.wire_logic_cluster/lc_3/in_0
 (27 7)  (465 471)  (465 471)  routing T_9_29.lc_trk_g3_2 <X> T_9_29.wire_logic_cluster/lc_3/in_0
 (28 7)  (466 471)  (466 471)  routing T_9_29.lc_trk_g3_2 <X> T_9_29.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 471)  (467 471)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 471)  (468 471)  routing T_9_29.lc_trk_g1_3 <X> T_9_29.wire_logic_cluster/lc_3/in_1
 (41 7)  (479 471)  (479 471)  LC_3 Logic Functioning bit
 (43 7)  (481 471)  (481 471)  LC_3 Logic Functioning bit
 (22 9)  (460 473)  (460 473)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (461 473)  (461 473)  routing T_9_29.sp4_v_b_42 <X> T_9_29.lc_trk_g2_2
 (24 9)  (462 473)  (462 473)  routing T_9_29.sp4_v_b_42 <X> T_9_29.lc_trk_g2_2
 (14 12)  (452 476)  (452 476)  routing T_9_29.wire_logic_cluster/lc_0/out <X> T_9_29.lc_trk_g3_0
 (17 12)  (455 476)  (455 476)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (456 476)  (456 476)  routing T_9_29.wire_logic_cluster/lc_1/out <X> T_9_29.lc_trk_g3_1
 (25 12)  (463 476)  (463 476)  routing T_9_29.rgt_op_2 <X> T_9_29.lc_trk_g3_2
 (17 13)  (455 477)  (455 477)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 13)  (460 477)  (460 477)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (462 477)  (462 477)  routing T_9_29.rgt_op_2 <X> T_9_29.lc_trk_g3_2


LogicTile_10_29

 (14 0)  (506 464)  (506 464)  routing T_10_29.wire_logic_cluster/lc_0/out <X> T_10_29.lc_trk_g0_0
 (15 0)  (507 464)  (507 464)  routing T_10_29.lft_op_1 <X> T_10_29.lc_trk_g0_1
 (17 0)  (509 464)  (509 464)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (510 464)  (510 464)  routing T_10_29.lft_op_1 <X> T_10_29.lc_trk_g0_1
 (21 0)  (513 464)  (513 464)  routing T_10_29.lft_op_3 <X> T_10_29.lc_trk_g0_3
 (22 0)  (514 464)  (514 464)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (516 464)  (516 464)  routing T_10_29.lft_op_3 <X> T_10_29.lc_trk_g0_3
 (29 0)  (521 464)  (521 464)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (524 464)  (524 464)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 464)  (525 464)  routing T_10_29.lc_trk_g2_1 <X> T_10_29.wire_logic_cluster/lc_0/in_3
 (40 0)  (532 464)  (532 464)  LC_0 Logic Functioning bit
 (42 0)  (534 464)  (534 464)  LC_0 Logic Functioning bit
 (17 1)  (509 465)  (509 465)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (30 1)  (522 465)  (522 465)  routing T_10_29.lc_trk_g0_3 <X> T_10_29.wire_logic_cluster/lc_0/in_1
 (40 1)  (532 465)  (532 465)  LC_0 Logic Functioning bit
 (42 1)  (534 465)  (534 465)  LC_0 Logic Functioning bit
 (26 2)  (518 466)  (518 466)  routing T_10_29.lc_trk_g2_5 <X> T_10_29.wire_logic_cluster/lc_1/in_0
 (27 2)  (519 466)  (519 466)  routing T_10_29.lc_trk_g3_3 <X> T_10_29.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 466)  (520 466)  routing T_10_29.lc_trk_g3_3 <X> T_10_29.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 466)  (521 466)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (524 466)  (524 466)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 466)  (525 466)  routing T_10_29.lc_trk_g2_2 <X> T_10_29.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 466)  (528 466)  LC_1 Logic Functioning bit
 (22 3)  (514 467)  (514 467)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (516 467)  (516 467)  routing T_10_29.bot_op_6 <X> T_10_29.lc_trk_g0_6
 (28 3)  (520 467)  (520 467)  routing T_10_29.lc_trk_g2_5 <X> T_10_29.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 467)  (521 467)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (522 467)  (522 467)  routing T_10_29.lc_trk_g3_3 <X> T_10_29.wire_logic_cluster/lc_1/in_1
 (31 3)  (523 467)  (523 467)  routing T_10_29.lc_trk_g2_2 <X> T_10_29.wire_logic_cluster/lc_1/in_3
 (32 3)  (524 467)  (524 467)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (26 4)  (518 468)  (518 468)  routing T_10_29.lc_trk_g1_7 <X> T_10_29.wire_logic_cluster/lc_2/in_0
 (27 4)  (519 468)  (519 468)  routing T_10_29.lc_trk_g3_0 <X> T_10_29.wire_logic_cluster/lc_2/in_1
 (28 4)  (520 468)  (520 468)  routing T_10_29.lc_trk_g3_0 <X> T_10_29.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 468)  (521 468)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (524 468)  (524 468)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 468)  (525 468)  routing T_10_29.lc_trk_g3_2 <X> T_10_29.wire_logic_cluster/lc_2/in_3
 (34 4)  (526 468)  (526 468)  routing T_10_29.lc_trk_g3_2 <X> T_10_29.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 468)  (528 468)  LC_2 Logic Functioning bit
 (46 4)  (538 468)  (538 468)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (542 468)  (542 468)  Cascade bit: LH_LC02_inmux02_5

 (26 5)  (518 469)  (518 469)  routing T_10_29.lc_trk_g1_7 <X> T_10_29.wire_logic_cluster/lc_2/in_0
 (27 5)  (519 469)  (519 469)  routing T_10_29.lc_trk_g1_7 <X> T_10_29.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 469)  (521 469)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (523 469)  (523 469)  routing T_10_29.lc_trk_g3_2 <X> T_10_29.wire_logic_cluster/lc_2/in_3
 (48 5)  (540 469)  (540 469)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (21 6)  (513 470)  (513 470)  routing T_10_29.wire_logic_cluster/lc_7/out <X> T_10_29.lc_trk_g1_7
 (22 6)  (514 470)  (514 470)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (518 470)  (518 470)  routing T_10_29.lc_trk_g2_7 <X> T_10_29.wire_logic_cluster/lc_3/in_0
 (29 6)  (521 470)  (521 470)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (523 470)  (523 470)  routing T_10_29.lc_trk_g2_6 <X> T_10_29.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 470)  (524 470)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 470)  (525 470)  routing T_10_29.lc_trk_g2_6 <X> T_10_29.wire_logic_cluster/lc_3/in_3
 (26 7)  (518 471)  (518 471)  routing T_10_29.lc_trk_g2_7 <X> T_10_29.wire_logic_cluster/lc_3/in_0
 (28 7)  (520 471)  (520 471)  routing T_10_29.lc_trk_g2_7 <X> T_10_29.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 471)  (521 471)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (523 471)  (523 471)  routing T_10_29.lc_trk_g2_6 <X> T_10_29.wire_logic_cluster/lc_3/in_3
 (41 7)  (533 471)  (533 471)  LC_3 Logic Functioning bit
 (43 7)  (535 471)  (535 471)  LC_3 Logic Functioning bit
 (17 8)  (509 472)  (509 472)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (510 472)  (510 472)  routing T_10_29.bnl_op_1 <X> T_10_29.lc_trk_g2_1
 (25 8)  (517 472)  (517 472)  routing T_10_29.bnl_op_2 <X> T_10_29.lc_trk_g2_2
 (26 8)  (518 472)  (518 472)  routing T_10_29.lc_trk_g0_6 <X> T_10_29.wire_logic_cluster/lc_4/in_0
 (29 8)  (521 472)  (521 472)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (524 472)  (524 472)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 472)  (525 472)  routing T_10_29.lc_trk_g3_2 <X> T_10_29.wire_logic_cluster/lc_4/in_3
 (34 8)  (526 472)  (526 472)  routing T_10_29.lc_trk_g3_2 <X> T_10_29.wire_logic_cluster/lc_4/in_3
 (39 8)  (531 472)  (531 472)  LC_4 Logic Functioning bit
 (18 9)  (510 473)  (510 473)  routing T_10_29.bnl_op_1 <X> T_10_29.lc_trk_g2_1
 (22 9)  (514 473)  (514 473)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (517 473)  (517 473)  routing T_10_29.bnl_op_2 <X> T_10_29.lc_trk_g2_2
 (26 9)  (518 473)  (518 473)  routing T_10_29.lc_trk_g0_6 <X> T_10_29.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 473)  (521 473)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (523 473)  (523 473)  routing T_10_29.lc_trk_g3_2 <X> T_10_29.wire_logic_cluster/lc_4/in_3
 (32 9)  (524 473)  (524 473)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (525 473)  (525 473)  routing T_10_29.lc_trk_g3_3 <X> T_10_29.input_2_4
 (34 9)  (526 473)  (526 473)  routing T_10_29.lc_trk_g3_3 <X> T_10_29.input_2_4
 (35 9)  (527 473)  (527 473)  routing T_10_29.lc_trk_g3_3 <X> T_10_29.input_2_4
 (14 10)  (506 474)  (506 474)  routing T_10_29.bnl_op_4 <X> T_10_29.lc_trk_g2_4
 (17 10)  (509 474)  (509 474)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (510 474)  (510 474)  routing T_10_29.bnl_op_5 <X> T_10_29.lc_trk_g2_5
 (21 10)  (513 474)  (513 474)  routing T_10_29.bnl_op_7 <X> T_10_29.lc_trk_g2_7
 (22 10)  (514 474)  (514 474)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (25 10)  (517 474)  (517 474)  routing T_10_29.bnl_op_6 <X> T_10_29.lc_trk_g2_6
 (14 11)  (506 475)  (506 475)  routing T_10_29.bnl_op_4 <X> T_10_29.lc_trk_g2_4
 (17 11)  (509 475)  (509 475)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (18 11)  (510 475)  (510 475)  routing T_10_29.bnl_op_5 <X> T_10_29.lc_trk_g2_5
 (21 11)  (513 475)  (513 475)  routing T_10_29.bnl_op_7 <X> T_10_29.lc_trk_g2_7
 (22 11)  (514 475)  (514 475)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (517 475)  (517 475)  routing T_10_29.bnl_op_6 <X> T_10_29.lc_trk_g2_6
 (14 12)  (506 476)  (506 476)  routing T_10_29.wire_logic_cluster/lc_0/out <X> T_10_29.lc_trk_g3_0
 (21 12)  (513 476)  (513 476)  routing T_10_29.bnl_op_3 <X> T_10_29.lc_trk_g3_3
 (22 12)  (514 476)  (514 476)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (17 13)  (509 477)  (509 477)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (21 13)  (513 477)  (513 477)  routing T_10_29.bnl_op_3 <X> T_10_29.lc_trk_g3_3
 (22 13)  (514 477)  (514 477)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (516 477)  (516 477)  routing T_10_29.tnl_op_2 <X> T_10_29.lc_trk_g3_2
 (25 13)  (517 477)  (517 477)  routing T_10_29.tnl_op_2 <X> T_10_29.lc_trk_g3_2
 (25 14)  (517 478)  (517 478)  routing T_10_29.bnl_op_6 <X> T_10_29.lc_trk_g3_6
 (26 14)  (518 478)  (518 478)  routing T_10_29.lc_trk_g3_6 <X> T_10_29.wire_logic_cluster/lc_7/in_0
 (28 14)  (520 478)  (520 478)  routing T_10_29.lc_trk_g2_4 <X> T_10_29.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 478)  (521 478)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 478)  (522 478)  routing T_10_29.lc_trk_g2_4 <X> T_10_29.wire_logic_cluster/lc_7/in_1
 (31 14)  (523 478)  (523 478)  routing T_10_29.lc_trk_g0_6 <X> T_10_29.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 478)  (524 478)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (35 14)  (527 478)  (527 478)  routing T_10_29.lc_trk_g2_7 <X> T_10_29.input_2_7
 (22 15)  (514 479)  (514 479)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (517 479)  (517 479)  routing T_10_29.bnl_op_6 <X> T_10_29.lc_trk_g3_6
 (26 15)  (518 479)  (518 479)  routing T_10_29.lc_trk_g3_6 <X> T_10_29.wire_logic_cluster/lc_7/in_0
 (27 15)  (519 479)  (519 479)  routing T_10_29.lc_trk_g3_6 <X> T_10_29.wire_logic_cluster/lc_7/in_0
 (28 15)  (520 479)  (520 479)  routing T_10_29.lc_trk_g3_6 <X> T_10_29.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 479)  (521 479)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (523 479)  (523 479)  routing T_10_29.lc_trk_g0_6 <X> T_10_29.wire_logic_cluster/lc_7/in_3
 (32 15)  (524 479)  (524 479)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (525 479)  (525 479)  routing T_10_29.lc_trk_g2_7 <X> T_10_29.input_2_7
 (35 15)  (527 479)  (527 479)  routing T_10_29.lc_trk_g2_7 <X> T_10_29.input_2_7
 (39 15)  (531 479)  (531 479)  LC_7 Logic Functioning bit


LogicTile_4_28

 (21 0)  (201 448)  (201 448)  routing T_4_28.sp12_h_r_3 <X> T_4_28.lc_trk_g0_3
 (22 0)  (202 448)  (202 448)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (204 448)  (204 448)  routing T_4_28.sp12_h_r_3 <X> T_4_28.lc_trk_g0_3
 (21 1)  (201 449)  (201 449)  routing T_4_28.sp12_h_r_3 <X> T_4_28.lc_trk_g0_3
 (16 5)  (196 453)  (196 453)  routing T_4_28.sp12_h_r_8 <X> T_4_28.lc_trk_g1_0
 (17 5)  (197 453)  (197 453)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (25 8)  (205 456)  (205 456)  routing T_4_28.sp4_v_t_23 <X> T_4_28.lc_trk_g2_2
 (22 9)  (202 457)  (202 457)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (203 457)  (203 457)  routing T_4_28.sp4_v_t_23 <X> T_4_28.lc_trk_g2_2
 (25 9)  (205 457)  (205 457)  routing T_4_28.sp4_v_t_23 <X> T_4_28.lc_trk_g2_2
 (28 10)  (208 458)  (208 458)  routing T_4_28.lc_trk_g2_2 <X> T_4_28.wire_logic_cluster/lc_5/in_1
 (29 10)  (209 458)  (209 458)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (211 458)  (211 458)  routing T_4_28.lc_trk_g2_4 <X> T_4_28.wire_logic_cluster/lc_5/in_3
 (32 10)  (212 458)  (212 458)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (213 458)  (213 458)  routing T_4_28.lc_trk_g2_4 <X> T_4_28.wire_logic_cluster/lc_5/in_3
 (51 10)  (231 458)  (231 458)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (14 11)  (194 459)  (194 459)  routing T_4_28.sp4_r_v_b_36 <X> T_4_28.lc_trk_g2_4
 (17 11)  (197 459)  (197 459)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (27 11)  (207 459)  (207 459)  routing T_4_28.lc_trk_g1_0 <X> T_4_28.wire_logic_cluster/lc_5/in_0
 (29 11)  (209 459)  (209 459)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (210 459)  (210 459)  routing T_4_28.lc_trk_g2_2 <X> T_4_28.wire_logic_cluster/lc_5/in_1
 (41 11)  (221 459)  (221 459)  LC_5 Logic Functioning bit
 (43 11)  (223 459)  (223 459)  LC_5 Logic Functioning bit
 (25 12)  (205 460)  (205 460)  routing T_4_28.sp4_v_t_23 <X> T_4_28.lc_trk_g3_2
 (26 12)  (206 460)  (206 460)  routing T_4_28.lc_trk_g2_4 <X> T_4_28.wire_logic_cluster/lc_6/in_0
 (29 12)  (209 460)  (209 460)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (212 460)  (212 460)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (213 460)  (213 460)  routing T_4_28.lc_trk_g3_2 <X> T_4_28.wire_logic_cluster/lc_6/in_3
 (34 12)  (214 460)  (214 460)  routing T_4_28.lc_trk_g3_2 <X> T_4_28.wire_logic_cluster/lc_6/in_3
 (37 12)  (217 460)  (217 460)  LC_6 Logic Functioning bit
 (39 12)  (219 460)  (219 460)  LC_6 Logic Functioning bit
 (52 12)  (232 460)  (232 460)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (22 13)  (202 461)  (202 461)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (203 461)  (203 461)  routing T_4_28.sp4_v_t_23 <X> T_4_28.lc_trk_g3_2
 (25 13)  (205 461)  (205 461)  routing T_4_28.sp4_v_t_23 <X> T_4_28.lc_trk_g3_2
 (28 13)  (208 461)  (208 461)  routing T_4_28.lc_trk_g2_4 <X> T_4_28.wire_logic_cluster/lc_6/in_0
 (29 13)  (209 461)  (209 461)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (210 461)  (210 461)  routing T_4_28.lc_trk_g0_3 <X> T_4_28.wire_logic_cluster/lc_6/in_1
 (31 13)  (211 461)  (211 461)  routing T_4_28.lc_trk_g3_2 <X> T_4_28.wire_logic_cluster/lc_6/in_3


LogicTile_5_28

 (27 0)  (261 448)  (261 448)  routing T_5_28.lc_trk_g3_0 <X> T_5_28.wire_logic_cluster/lc_0/in_1
 (28 0)  (262 448)  (262 448)  routing T_5_28.lc_trk_g3_0 <X> T_5_28.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 448)  (263 448)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (266 448)  (266 448)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (270 448)  (270 448)  LC_0 Logic Functioning bit
 (37 0)  (271 448)  (271 448)  LC_0 Logic Functioning bit
 (38 0)  (272 448)  (272 448)  LC_0 Logic Functioning bit
 (39 0)  (273 448)  (273 448)  LC_0 Logic Functioning bit
 (44 0)  (278 448)  (278 448)  LC_0 Logic Functioning bit
 (45 0)  (279 448)  (279 448)  LC_0 Logic Functioning bit
 (53 0)  (287 448)  (287 448)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (40 1)  (274 449)  (274 449)  LC_0 Logic Functioning bit
 (41 1)  (275 449)  (275 449)  LC_0 Logic Functioning bit
 (42 1)  (276 449)  (276 449)  LC_0 Logic Functioning bit
 (43 1)  (277 449)  (277 449)  LC_0 Logic Functioning bit
 (48 1)  (282 449)  (282 449)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (49 1)  (283 449)  (283 449)  Carry_In_Mux bit 

 (0 2)  (234 450)  (234 450)  routing T_5_28.glb_netwk_3 <X> T_5_28.wire_logic_cluster/lc_7/clk
 (2 2)  (236 450)  (236 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (261 450)  (261 450)  routing T_5_28.lc_trk_g3_1 <X> T_5_28.wire_logic_cluster/lc_1/in_1
 (28 2)  (262 450)  (262 450)  routing T_5_28.lc_trk_g3_1 <X> T_5_28.wire_logic_cluster/lc_1/in_1
 (29 2)  (263 450)  (263 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (266 450)  (266 450)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (271 450)  (271 450)  LC_1 Logic Functioning bit
 (39 2)  (273 450)  (273 450)  LC_1 Logic Functioning bit
 (41 2)  (275 450)  (275 450)  LC_1 Logic Functioning bit
 (43 2)  (277 450)  (277 450)  LC_1 Logic Functioning bit
 (45 2)  (279 450)  (279 450)  LC_1 Logic Functioning bit
 (0 3)  (234 451)  (234 451)  routing T_5_28.glb_netwk_3 <X> T_5_28.wire_logic_cluster/lc_7/clk
 (37 3)  (271 451)  (271 451)  LC_1 Logic Functioning bit
 (39 3)  (273 451)  (273 451)  LC_1 Logic Functioning bit
 (41 3)  (275 451)  (275 451)  LC_1 Logic Functioning bit
 (43 3)  (277 451)  (277 451)  LC_1 Logic Functioning bit
 (48 3)  (282 451)  (282 451)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (52 3)  (286 451)  (286 451)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (16 6)  (250 454)  (250 454)  routing T_5_28.sp12_h_r_13 <X> T_5_28.lc_trk_g1_5
 (17 6)  (251 454)  (251 454)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (8 11)  (242 459)  (242 459)  routing T_5_28.sp4_h_r_1 <X> T_5_28.sp4_v_t_42
 (9 11)  (243 459)  (243 459)  routing T_5_28.sp4_h_r_1 <X> T_5_28.sp4_v_t_42
 (10 11)  (244 459)  (244 459)  routing T_5_28.sp4_h_r_1 <X> T_5_28.sp4_v_t_42
 (14 12)  (248 460)  (248 460)  routing T_5_28.wire_logic_cluster/lc_0/out <X> T_5_28.lc_trk_g3_0
 (17 12)  (251 460)  (251 460)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (252 460)  (252 460)  routing T_5_28.wire_logic_cluster/lc_1/out <X> T_5_28.lc_trk_g3_1
 (8 13)  (242 461)  (242 461)  routing T_5_28.sp4_h_r_10 <X> T_5_28.sp4_v_b_10
 (17 13)  (251 461)  (251 461)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (1 14)  (235 462)  (235 462)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (234 463)  (234 463)  routing T_5_28.lc_trk_g1_5 <X> T_5_28.wire_logic_cluster/lc_7/s_r
 (1 15)  (235 463)  (235 463)  routing T_5_28.lc_trk_g1_5 <X> T_5_28.wire_logic_cluster/lc_7/s_r


LogicTile_6_28

 (14 0)  (302 448)  (302 448)  routing T_6_28.lft_op_0 <X> T_6_28.lc_trk_g0_0
 (15 0)  (303 448)  (303 448)  routing T_6_28.lft_op_1 <X> T_6_28.lc_trk_g0_1
 (17 0)  (305 448)  (305 448)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (306 448)  (306 448)  routing T_6_28.lft_op_1 <X> T_6_28.lc_trk_g0_1
 (29 0)  (317 448)  (317 448)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (319 448)  (319 448)  routing T_6_28.lc_trk_g1_4 <X> T_6_28.wire_logic_cluster/lc_0/in_3
 (32 0)  (320 448)  (320 448)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (322 448)  (322 448)  routing T_6_28.lc_trk_g1_4 <X> T_6_28.wire_logic_cluster/lc_0/in_3
 (43 0)  (331 448)  (331 448)  LC_0 Logic Functioning bit
 (15 1)  (303 449)  (303 449)  routing T_6_28.lft_op_0 <X> T_6_28.lc_trk_g0_0
 (17 1)  (305 449)  (305 449)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (22 1)  (310 449)  (310 449)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (312 449)  (312 449)  routing T_6_28.bot_op_2 <X> T_6_28.lc_trk_g0_2
 (26 1)  (314 449)  (314 449)  routing T_6_28.lc_trk_g1_3 <X> T_6_28.wire_logic_cluster/lc_0/in_0
 (27 1)  (315 449)  (315 449)  routing T_6_28.lc_trk_g1_3 <X> T_6_28.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 449)  (317 449)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (320 449)  (320 449)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (321 449)  (321 449)  routing T_6_28.lc_trk_g2_2 <X> T_6_28.input_2_0
 (35 1)  (323 449)  (323 449)  routing T_6_28.lc_trk_g2_2 <X> T_6_28.input_2_0
 (0 2)  (288 450)  (288 450)  routing T_6_28.glb_netwk_3 <X> T_6_28.wire_logic_cluster/lc_7/clk
 (2 2)  (290 450)  (290 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (29 2)  (317 450)  (317 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (320 450)  (320 450)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (324 450)  (324 450)  LC_1 Logic Functioning bit
 (37 2)  (325 450)  (325 450)  LC_1 Logic Functioning bit
 (38 2)  (326 450)  (326 450)  LC_1 Logic Functioning bit
 (39 2)  (327 450)  (327 450)  LC_1 Logic Functioning bit
 (41 2)  (329 450)  (329 450)  LC_1 Logic Functioning bit
 (42 2)  (330 450)  (330 450)  LC_1 Logic Functioning bit
 (43 2)  (331 450)  (331 450)  LC_1 Logic Functioning bit
 (46 2)  (334 450)  (334 450)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (338 450)  (338 450)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (288 451)  (288 451)  routing T_6_28.glb_netwk_3 <X> T_6_28.wire_logic_cluster/lc_7/clk
 (29 3)  (317 451)  (317 451)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (319 451)  (319 451)  routing T_6_28.lc_trk_g0_2 <X> T_6_28.wire_logic_cluster/lc_1/in_3
 (36 3)  (324 451)  (324 451)  LC_1 Logic Functioning bit
 (37 3)  (325 451)  (325 451)  LC_1 Logic Functioning bit
 (38 3)  (326 451)  (326 451)  LC_1 Logic Functioning bit
 (39 3)  (327 451)  (327 451)  LC_1 Logic Functioning bit
 (42 3)  (330 451)  (330 451)  LC_1 Logic Functioning bit
 (43 3)  (331 451)  (331 451)  LC_1 Logic Functioning bit
 (22 4)  (310 452)  (310 452)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (312 452)  (312 452)  routing T_6_28.top_op_3 <X> T_6_28.lc_trk_g1_3
 (21 5)  (309 453)  (309 453)  routing T_6_28.top_op_3 <X> T_6_28.lc_trk_g1_3
 (4 6)  (292 454)  (292 454)  routing T_6_28.sp4_h_r_9 <X> T_6_28.sp4_v_t_38
 (6 6)  (294 454)  (294 454)  routing T_6_28.sp4_h_r_9 <X> T_6_28.sp4_v_t_38
 (14 6)  (302 454)  (302 454)  routing T_6_28.wire_logic_cluster/lc_4/out <X> T_6_28.lc_trk_g1_4
 (29 6)  (317 454)  (317 454)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (320 454)  (320 454)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (324 454)  (324 454)  LC_3 Logic Functioning bit
 (37 6)  (325 454)  (325 454)  LC_3 Logic Functioning bit
 (38 6)  (326 454)  (326 454)  LC_3 Logic Functioning bit
 (39 6)  (327 454)  (327 454)  LC_3 Logic Functioning bit
 (41 6)  (329 454)  (329 454)  LC_3 Logic Functioning bit
 (42 6)  (330 454)  (330 454)  LC_3 Logic Functioning bit
 (43 6)  (331 454)  (331 454)  LC_3 Logic Functioning bit
 (47 6)  (335 454)  (335 454)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (52 6)  (340 454)  (340 454)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (5 7)  (293 455)  (293 455)  routing T_6_28.sp4_h_r_9 <X> T_6_28.sp4_v_t_38
 (17 7)  (305 455)  (305 455)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (29 7)  (317 455)  (317 455)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (319 455)  (319 455)  routing T_6_28.lc_trk_g0_2 <X> T_6_28.wire_logic_cluster/lc_3/in_3
 (32 7)  (320 455)  (320 455)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (321 455)  (321 455)  routing T_6_28.lc_trk_g3_0 <X> T_6_28.input_2_3
 (34 7)  (322 455)  (322 455)  routing T_6_28.lc_trk_g3_0 <X> T_6_28.input_2_3
 (36 7)  (324 455)  (324 455)  LC_3 Logic Functioning bit
 (37 7)  (325 455)  (325 455)  LC_3 Logic Functioning bit
 (38 7)  (326 455)  (326 455)  LC_3 Logic Functioning bit
 (39 7)  (327 455)  (327 455)  LC_3 Logic Functioning bit
 (42 7)  (330 455)  (330 455)  LC_3 Logic Functioning bit
 (43 7)  (331 455)  (331 455)  LC_3 Logic Functioning bit
 (51 7)  (339 455)  (339 455)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (52 7)  (340 455)  (340 455)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (25 8)  (313 456)  (313 456)  routing T_6_28.bnl_op_2 <X> T_6_28.lc_trk_g2_2
 (27 8)  (315 456)  (315 456)  routing T_6_28.lc_trk_g3_6 <X> T_6_28.wire_logic_cluster/lc_4/in_1
 (28 8)  (316 456)  (316 456)  routing T_6_28.lc_trk_g3_6 <X> T_6_28.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 456)  (317 456)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (318 456)  (318 456)  routing T_6_28.lc_trk_g3_6 <X> T_6_28.wire_logic_cluster/lc_4/in_1
 (31 8)  (319 456)  (319 456)  routing T_6_28.lc_trk_g2_7 <X> T_6_28.wire_logic_cluster/lc_4/in_3
 (32 8)  (320 456)  (320 456)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (321 456)  (321 456)  routing T_6_28.lc_trk_g2_7 <X> T_6_28.wire_logic_cluster/lc_4/in_3
 (37 8)  (325 456)  (325 456)  LC_4 Logic Functioning bit
 (38 8)  (326 456)  (326 456)  LC_4 Logic Functioning bit
 (39 8)  (327 456)  (327 456)  LC_4 Logic Functioning bit
 (40 8)  (328 456)  (328 456)  LC_4 Logic Functioning bit
 (41 8)  (329 456)  (329 456)  LC_4 Logic Functioning bit
 (42 8)  (330 456)  (330 456)  LC_4 Logic Functioning bit
 (43 8)  (331 456)  (331 456)  LC_4 Logic Functioning bit
 (22 9)  (310 457)  (310 457)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (313 457)  (313 457)  routing T_6_28.bnl_op_2 <X> T_6_28.lc_trk_g2_2
 (27 9)  (315 457)  (315 457)  routing T_6_28.lc_trk_g3_1 <X> T_6_28.wire_logic_cluster/lc_4/in_0
 (28 9)  (316 457)  (316 457)  routing T_6_28.lc_trk_g3_1 <X> T_6_28.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 457)  (317 457)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (318 457)  (318 457)  routing T_6_28.lc_trk_g3_6 <X> T_6_28.wire_logic_cluster/lc_4/in_1
 (31 9)  (319 457)  (319 457)  routing T_6_28.lc_trk_g2_7 <X> T_6_28.wire_logic_cluster/lc_4/in_3
 (32 9)  (320 457)  (320 457)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (321 457)  (321 457)  routing T_6_28.lc_trk_g3_3 <X> T_6_28.input_2_4
 (34 9)  (322 457)  (322 457)  routing T_6_28.lc_trk_g3_3 <X> T_6_28.input_2_4
 (35 9)  (323 457)  (323 457)  routing T_6_28.lc_trk_g3_3 <X> T_6_28.input_2_4
 (36 9)  (324 457)  (324 457)  LC_4 Logic Functioning bit
 (37 9)  (325 457)  (325 457)  LC_4 Logic Functioning bit
 (38 9)  (326 457)  (326 457)  LC_4 Logic Functioning bit
 (39 9)  (327 457)  (327 457)  LC_4 Logic Functioning bit
 (40 9)  (328 457)  (328 457)  LC_4 Logic Functioning bit
 (41 9)  (329 457)  (329 457)  LC_4 Logic Functioning bit
 (42 9)  (330 457)  (330 457)  LC_4 Logic Functioning bit
 (43 9)  (331 457)  (331 457)  LC_4 Logic Functioning bit
 (21 10)  (309 458)  (309 458)  routing T_6_28.bnl_op_7 <X> T_6_28.lc_trk_g2_7
 (22 10)  (310 458)  (310 458)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (21 11)  (309 459)  (309 459)  routing T_6_28.bnl_op_7 <X> T_6_28.lc_trk_g2_7
 (14 12)  (302 460)  (302 460)  routing T_6_28.wire_logic_cluster/lc_0/out <X> T_6_28.lc_trk_g3_0
 (17 12)  (305 460)  (305 460)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (306 460)  (306 460)  routing T_6_28.bnl_op_1 <X> T_6_28.lc_trk_g3_1
 (21 12)  (309 460)  (309 460)  routing T_6_28.bnl_op_3 <X> T_6_28.lc_trk_g3_3
 (22 12)  (310 460)  (310 460)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (31 12)  (319 460)  (319 460)  routing T_6_28.lc_trk_g3_6 <X> T_6_28.wire_logic_cluster/lc_6/in_3
 (32 12)  (320 460)  (320 460)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (321 460)  (321 460)  routing T_6_28.lc_trk_g3_6 <X> T_6_28.wire_logic_cluster/lc_6/in_3
 (34 12)  (322 460)  (322 460)  routing T_6_28.lc_trk_g3_6 <X> T_6_28.wire_logic_cluster/lc_6/in_3
 (40 12)  (328 460)  (328 460)  LC_6 Logic Functioning bit
 (41 12)  (329 460)  (329 460)  LC_6 Logic Functioning bit
 (42 12)  (330 460)  (330 460)  LC_6 Logic Functioning bit
 (43 12)  (331 460)  (331 460)  LC_6 Logic Functioning bit
 (45 12)  (333 460)  (333 460)  LC_6 Logic Functioning bit
 (17 13)  (305 461)  (305 461)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (18 13)  (306 461)  (306 461)  routing T_6_28.bnl_op_1 <X> T_6_28.lc_trk_g3_1
 (21 13)  (309 461)  (309 461)  routing T_6_28.bnl_op_3 <X> T_6_28.lc_trk_g3_3
 (31 13)  (319 461)  (319 461)  routing T_6_28.lc_trk_g3_6 <X> T_6_28.wire_logic_cluster/lc_6/in_3
 (40 13)  (328 461)  (328 461)  LC_6 Logic Functioning bit
 (41 13)  (329 461)  (329 461)  LC_6 Logic Functioning bit
 (42 13)  (330 461)  (330 461)  LC_6 Logic Functioning bit
 (43 13)  (331 461)  (331 461)  LC_6 Logic Functioning bit
 (46 13)  (334 461)  (334 461)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (0 14)  (288 462)  (288 462)  routing T_6_28.lc_trk_g3_5 <X> T_6_28.wire_logic_cluster/lc_7/s_r
 (1 14)  (289 462)  (289 462)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (303 462)  (303 462)  routing T_6_28.sp4_h_l_24 <X> T_6_28.lc_trk_g3_5
 (16 14)  (304 462)  (304 462)  routing T_6_28.sp4_h_l_24 <X> T_6_28.lc_trk_g3_5
 (17 14)  (305 462)  (305 462)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (306 462)  (306 462)  routing T_6_28.sp4_h_l_24 <X> T_6_28.lc_trk_g3_5
 (25 14)  (313 462)  (313 462)  routing T_6_28.wire_logic_cluster/lc_6/out <X> T_6_28.lc_trk_g3_6
 (0 15)  (288 463)  (288 463)  routing T_6_28.lc_trk_g3_5 <X> T_6_28.wire_logic_cluster/lc_7/s_r
 (1 15)  (289 463)  (289 463)  routing T_6_28.lc_trk_g3_5 <X> T_6_28.wire_logic_cluster/lc_7/s_r
 (22 15)  (310 463)  (310 463)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_7_28

 (16 2)  (358 450)  (358 450)  routing T_7_28.sp4_v_b_5 <X> T_7_28.lc_trk_g0_5
 (17 2)  (359 450)  (359 450)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (360 450)  (360 450)  routing T_7_28.sp4_v_b_5 <X> T_7_28.lc_trk_g0_5
 (4 3)  (346 451)  (346 451)  routing T_7_28.sp4_v_b_7 <X> T_7_28.sp4_h_l_37
 (14 5)  (356 453)  (356 453)  routing T_7_28.sp4_h_r_0 <X> T_7_28.lc_trk_g1_0
 (15 5)  (357 453)  (357 453)  routing T_7_28.sp4_h_r_0 <X> T_7_28.lc_trk_g1_0
 (16 5)  (358 453)  (358 453)  routing T_7_28.sp4_h_r_0 <X> T_7_28.lc_trk_g1_0
 (17 5)  (359 453)  (359 453)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (25 8)  (367 456)  (367 456)  routing T_7_28.sp4_v_t_23 <X> T_7_28.lc_trk_g2_2
 (22 9)  (364 457)  (364 457)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (365 457)  (365 457)  routing T_7_28.sp4_v_t_23 <X> T_7_28.lc_trk_g2_2
 (25 9)  (367 457)  (367 457)  routing T_7_28.sp4_v_t_23 <X> T_7_28.lc_trk_g2_2
 (29 12)  (371 460)  (371 460)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (372 460)  (372 460)  routing T_7_28.lc_trk_g0_5 <X> T_7_28.wire_logic_cluster/lc_6/in_1
 (32 12)  (374 460)  (374 460)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (376 460)  (376 460)  routing T_7_28.lc_trk_g1_0 <X> T_7_28.wire_logic_cluster/lc_6/in_3
 (26 13)  (368 461)  (368 461)  routing T_7_28.lc_trk_g2_2 <X> T_7_28.wire_logic_cluster/lc_6/in_0
 (28 13)  (370 461)  (370 461)  routing T_7_28.lc_trk_g2_2 <X> T_7_28.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 461)  (371 461)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (41 13)  (383 461)  (383 461)  LC_6 Logic Functioning bit
 (43 13)  (385 461)  (385 461)  LC_6 Logic Functioning bit
 (48 13)  (390 461)  (390 461)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1


RAM_Tile_8_28

 (4 6)  (400 454)  (400 454)  routing T_8_28.sp4_h_r_3 <X> T_8_28.sp4_v_t_38
 (5 7)  (401 455)  (401 455)  routing T_8_28.sp4_h_r_3 <X> T_8_28.sp4_v_t_38


LogicTile_9_28

 (26 0)  (464 448)  (464 448)  routing T_9_28.lc_trk_g2_6 <X> T_9_28.wire_logic_cluster/lc_0/in_0
 (27 0)  (465 448)  (465 448)  routing T_9_28.lc_trk_g3_6 <X> T_9_28.wire_logic_cluster/lc_0/in_1
 (28 0)  (466 448)  (466 448)  routing T_9_28.lc_trk_g3_6 <X> T_9_28.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 448)  (467 448)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (468 448)  (468 448)  routing T_9_28.lc_trk_g3_6 <X> T_9_28.wire_logic_cluster/lc_0/in_1
 (32 0)  (470 448)  (470 448)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 448)  (471 448)  routing T_9_28.lc_trk_g3_2 <X> T_9_28.wire_logic_cluster/lc_0/in_3
 (34 0)  (472 448)  (472 448)  routing T_9_28.lc_trk_g3_2 <X> T_9_28.wire_logic_cluster/lc_0/in_3
 (41 0)  (479 448)  (479 448)  LC_0 Logic Functioning bit
 (43 0)  (481 448)  (481 448)  LC_0 Logic Functioning bit
 (44 0)  (482 448)  (482 448)  LC_0 Logic Functioning bit
 (26 1)  (464 449)  (464 449)  routing T_9_28.lc_trk_g2_6 <X> T_9_28.wire_logic_cluster/lc_0/in_0
 (28 1)  (466 449)  (466 449)  routing T_9_28.lc_trk_g2_6 <X> T_9_28.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 449)  (467 449)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (468 449)  (468 449)  routing T_9_28.lc_trk_g3_6 <X> T_9_28.wire_logic_cluster/lc_0/in_1
 (31 1)  (469 449)  (469 449)  routing T_9_28.lc_trk_g3_2 <X> T_9_28.wire_logic_cluster/lc_0/in_3
 (47 1)  (485 449)  (485 449)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (50 1)  (488 449)  (488 449)  Carry_In_Mux bit 

 (0 2)  (438 450)  (438 450)  routing T_9_28.glb_netwk_3 <X> T_9_28.wire_logic_cluster/lc_7/clk
 (2 2)  (440 450)  (440 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (465 450)  (465 450)  routing T_9_28.lc_trk_g3_1 <X> T_9_28.wire_logic_cluster/lc_1/in_1
 (28 2)  (466 450)  (466 450)  routing T_9_28.lc_trk_g3_1 <X> T_9_28.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 450)  (467 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (470 450)  (470 450)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (475 450)  (475 450)  LC_1 Logic Functioning bit
 (39 2)  (477 450)  (477 450)  LC_1 Logic Functioning bit
 (44 2)  (482 450)  (482 450)  LC_1 Logic Functioning bit
 (45 2)  (483 450)  (483 450)  LC_1 Logic Functioning bit
 (0 3)  (438 451)  (438 451)  routing T_9_28.glb_netwk_3 <X> T_9_28.wire_logic_cluster/lc_7/clk
 (28 3)  (466 451)  (466 451)  routing T_9_28.lc_trk_g2_1 <X> T_9_28.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 451)  (467 451)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (41 3)  (479 451)  (479 451)  LC_1 Logic Functioning bit
 (43 3)  (481 451)  (481 451)  LC_1 Logic Functioning bit
 (51 3)  (489 451)  (489 451)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (52 3)  (490 451)  (490 451)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (1 4)  (439 452)  (439 452)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (460 452)  (460 452)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (461 452)  (461 452)  routing T_9_28.sp4_h_r_3 <X> T_9_28.lc_trk_g1_3
 (24 4)  (462 452)  (462 452)  routing T_9_28.sp4_h_r_3 <X> T_9_28.lc_trk_g1_3
 (25 4)  (463 452)  (463 452)  routing T_9_28.wire_logic_cluster/lc_2/out <X> T_9_28.lc_trk_g1_2
 (27 4)  (465 452)  (465 452)  routing T_9_28.lc_trk_g1_2 <X> T_9_28.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 452)  (467 452)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (470 452)  (470 452)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (475 452)  (475 452)  LC_2 Logic Functioning bit
 (39 4)  (477 452)  (477 452)  LC_2 Logic Functioning bit
 (44 4)  (482 452)  (482 452)  LC_2 Logic Functioning bit
 (45 4)  (483 452)  (483 452)  LC_2 Logic Functioning bit
 (47 4)  (485 452)  (485 452)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (0 5)  (438 453)  (438 453)  routing T_9_28.lc_trk_g1_3 <X> T_9_28.wire_logic_cluster/lc_7/cen
 (1 5)  (439 453)  (439 453)  routing T_9_28.lc_trk_g1_3 <X> T_9_28.wire_logic_cluster/lc_7/cen
 (4 5)  (442 453)  (442 453)  routing T_9_28.sp4_h_l_42 <X> T_9_28.sp4_h_r_3
 (6 5)  (444 453)  (444 453)  routing T_9_28.sp4_h_l_42 <X> T_9_28.sp4_h_r_3
 (21 5)  (459 453)  (459 453)  routing T_9_28.sp4_h_r_3 <X> T_9_28.lc_trk_g1_3
 (22 5)  (460 453)  (460 453)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (464 453)  (464 453)  routing T_9_28.lc_trk_g2_2 <X> T_9_28.wire_logic_cluster/lc_2/in_0
 (28 5)  (466 453)  (466 453)  routing T_9_28.lc_trk_g2_2 <X> T_9_28.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 453)  (467 453)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (468 453)  (468 453)  routing T_9_28.lc_trk_g1_2 <X> T_9_28.wire_logic_cluster/lc_2/in_1
 (41 5)  (479 453)  (479 453)  LC_2 Logic Functioning bit
 (43 5)  (481 453)  (481 453)  LC_2 Logic Functioning bit
 (47 5)  (485 453)  (485 453)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (51 5)  (489 453)  (489 453)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (17 6)  (455 454)  (455 454)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (456 454)  (456 454)  routing T_9_28.wire_logic_cluster/lc_5/out <X> T_9_28.lc_trk_g1_5
 (25 6)  (463 454)  (463 454)  routing T_9_28.wire_logic_cluster/lc_6/out <X> T_9_28.lc_trk_g1_6
 (27 6)  (465 454)  (465 454)  routing T_9_28.lc_trk_g3_3 <X> T_9_28.wire_logic_cluster/lc_3/in_1
 (28 6)  (466 454)  (466 454)  routing T_9_28.lc_trk_g3_3 <X> T_9_28.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 454)  (467 454)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (470 454)  (470 454)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (475 454)  (475 454)  LC_3 Logic Functioning bit
 (39 6)  (477 454)  (477 454)  LC_3 Logic Functioning bit
 (44 6)  (482 454)  (482 454)  LC_3 Logic Functioning bit
 (45 6)  (483 454)  (483 454)  LC_3 Logic Functioning bit
 (22 7)  (460 455)  (460 455)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (28 7)  (466 455)  (466 455)  routing T_9_28.lc_trk_g2_1 <X> T_9_28.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 455)  (467 455)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 455)  (468 455)  routing T_9_28.lc_trk_g3_3 <X> T_9_28.wire_logic_cluster/lc_3/in_1
 (41 7)  (479 455)  (479 455)  LC_3 Logic Functioning bit
 (43 7)  (481 455)  (481 455)  LC_3 Logic Functioning bit
 (51 7)  (489 455)  (489 455)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (53 7)  (491 455)  (491 455)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (8 8)  (446 456)  (446 456)  routing T_9_28.sp4_h_l_42 <X> T_9_28.sp4_h_r_7
 (17 8)  (455 456)  (455 456)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (27 8)  (465 456)  (465 456)  routing T_9_28.lc_trk_g3_4 <X> T_9_28.wire_logic_cluster/lc_4/in_1
 (28 8)  (466 456)  (466 456)  routing T_9_28.lc_trk_g3_4 <X> T_9_28.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 456)  (467 456)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 456)  (468 456)  routing T_9_28.lc_trk_g3_4 <X> T_9_28.wire_logic_cluster/lc_4/in_1
 (32 8)  (470 456)  (470 456)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (475 456)  (475 456)  LC_4 Logic Functioning bit
 (39 8)  (477 456)  (477 456)  LC_4 Logic Functioning bit
 (44 8)  (482 456)  (482 456)  LC_4 Logic Functioning bit
 (45 8)  (483 456)  (483 456)  LC_4 Logic Functioning bit
 (46 8)  (484 456)  (484 456)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (51 8)  (489 456)  (489 456)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (18 9)  (456 457)  (456 457)  routing T_9_28.sp4_r_v_b_33 <X> T_9_28.lc_trk_g2_1
 (22 9)  (460 457)  (460 457)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (462 457)  (462 457)  routing T_9_28.tnr_op_2 <X> T_9_28.lc_trk_g2_2
 (26 9)  (464 457)  (464 457)  routing T_9_28.lc_trk_g2_2 <X> T_9_28.wire_logic_cluster/lc_4/in_0
 (28 9)  (466 457)  (466 457)  routing T_9_28.lc_trk_g2_2 <X> T_9_28.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 457)  (467 457)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (41 9)  (479 457)  (479 457)  LC_4 Logic Functioning bit
 (43 9)  (481 457)  (481 457)  LC_4 Logic Functioning bit
 (25 10)  (463 458)  (463 458)  routing T_9_28.sp4_v_b_30 <X> T_9_28.lc_trk_g2_6
 (27 10)  (465 458)  (465 458)  routing T_9_28.lc_trk_g1_5 <X> T_9_28.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 458)  (467 458)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 458)  (468 458)  routing T_9_28.lc_trk_g1_5 <X> T_9_28.wire_logic_cluster/lc_5/in_1
 (32 10)  (470 458)  (470 458)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (475 458)  (475 458)  LC_5 Logic Functioning bit
 (39 10)  (477 458)  (477 458)  LC_5 Logic Functioning bit
 (44 10)  (482 458)  (482 458)  LC_5 Logic Functioning bit
 (45 10)  (483 458)  (483 458)  LC_5 Logic Functioning bit
 (8 11)  (446 459)  (446 459)  routing T_9_28.sp4_h_l_42 <X> T_9_28.sp4_v_t_42
 (22 11)  (460 459)  (460 459)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (461 459)  (461 459)  routing T_9_28.sp4_v_b_30 <X> T_9_28.lc_trk_g2_6
 (28 11)  (466 459)  (466 459)  routing T_9_28.lc_trk_g2_1 <X> T_9_28.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 459)  (467 459)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (41 11)  (479 459)  (479 459)  LC_5 Logic Functioning bit
 (43 11)  (481 459)  (481 459)  LC_5 Logic Functioning bit
 (46 11)  (484 459)  (484 459)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (53 11)  (491 459)  (491 459)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (17 12)  (455 460)  (455 460)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (456 460)  (456 460)  routing T_9_28.wire_logic_cluster/lc_1/out <X> T_9_28.lc_trk_g3_1
 (21 12)  (459 460)  (459 460)  routing T_9_28.wire_logic_cluster/lc_3/out <X> T_9_28.lc_trk_g3_3
 (22 12)  (460 460)  (460 460)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (27 12)  (465 460)  (465 460)  routing T_9_28.lc_trk_g1_6 <X> T_9_28.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 460)  (467 460)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 460)  (468 460)  routing T_9_28.lc_trk_g1_6 <X> T_9_28.wire_logic_cluster/lc_6/in_1
 (32 12)  (470 460)  (470 460)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (37 12)  (475 460)  (475 460)  LC_6 Logic Functioning bit
 (39 12)  (477 460)  (477 460)  LC_6 Logic Functioning bit
 (44 12)  (482 460)  (482 460)  LC_6 Logic Functioning bit
 (45 12)  (483 460)  (483 460)  LC_6 Logic Functioning bit
 (52 12)  (490 460)  (490 460)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (22 13)  (460 461)  (460 461)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (461 461)  (461 461)  routing T_9_28.sp4_v_b_42 <X> T_9_28.lc_trk_g3_2
 (24 13)  (462 461)  (462 461)  routing T_9_28.sp4_v_b_42 <X> T_9_28.lc_trk_g3_2
 (26 13)  (464 461)  (464 461)  routing T_9_28.lc_trk_g2_2 <X> T_9_28.wire_logic_cluster/lc_6/in_0
 (28 13)  (466 461)  (466 461)  routing T_9_28.lc_trk_g2_2 <X> T_9_28.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 461)  (467 461)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (468 461)  (468 461)  routing T_9_28.lc_trk_g1_6 <X> T_9_28.wire_logic_cluster/lc_6/in_1
 (41 13)  (479 461)  (479 461)  LC_6 Logic Functioning bit
 (43 13)  (481 461)  (481 461)  LC_6 Logic Functioning bit
 (47 13)  (485 461)  (485 461)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (53 13)  (491 461)  (491 461)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (8 14)  (446 462)  (446 462)  routing T_9_28.sp4_h_r_10 <X> T_9_28.sp4_h_l_47
 (14 14)  (452 462)  (452 462)  routing T_9_28.wire_logic_cluster/lc_4/out <X> T_9_28.lc_trk_g3_4
 (21 14)  (459 462)  (459 462)  routing T_9_28.wire_logic_cluster/lc_7/out <X> T_9_28.lc_trk_g3_7
 (22 14)  (460 462)  (460 462)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (25 14)  (463 462)  (463 462)  routing T_9_28.rgt_op_6 <X> T_9_28.lc_trk_g3_6
 (27 14)  (465 462)  (465 462)  routing T_9_28.lc_trk_g3_7 <X> T_9_28.wire_logic_cluster/lc_7/in_1
 (28 14)  (466 462)  (466 462)  routing T_9_28.lc_trk_g3_7 <X> T_9_28.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 462)  (467 462)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (468 462)  (468 462)  routing T_9_28.lc_trk_g3_7 <X> T_9_28.wire_logic_cluster/lc_7/in_1
 (32 14)  (470 462)  (470 462)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (475 462)  (475 462)  LC_7 Logic Functioning bit
 (39 14)  (477 462)  (477 462)  LC_7 Logic Functioning bit
 (44 14)  (482 462)  (482 462)  LC_7 Logic Functioning bit
 (45 14)  (483 462)  (483 462)  LC_7 Logic Functioning bit
 (52 14)  (490 462)  (490 462)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (17 15)  (455 463)  (455 463)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (460 463)  (460 463)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (462 463)  (462 463)  routing T_9_28.rgt_op_6 <X> T_9_28.lc_trk_g3_6
 (28 15)  (466 463)  (466 463)  routing T_9_28.lc_trk_g2_1 <X> T_9_28.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 463)  (467 463)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (468 463)  (468 463)  routing T_9_28.lc_trk_g3_7 <X> T_9_28.wire_logic_cluster/lc_7/in_1
 (41 15)  (479 463)  (479 463)  LC_7 Logic Functioning bit
 (43 15)  (481 463)  (481 463)  LC_7 Logic Functioning bit
 (46 15)  (484 463)  (484 463)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (53 15)  (491 463)  (491 463)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_10_28

 (25 0)  (517 448)  (517 448)  routing T_10_28.sp4_h_l_7 <X> T_10_28.lc_trk_g0_2
 (22 1)  (514 449)  (514 449)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (515 449)  (515 449)  routing T_10_28.sp4_h_l_7 <X> T_10_28.lc_trk_g0_2
 (24 1)  (516 449)  (516 449)  routing T_10_28.sp4_h_l_7 <X> T_10_28.lc_trk_g0_2
 (25 1)  (517 449)  (517 449)  routing T_10_28.sp4_h_l_7 <X> T_10_28.lc_trk_g0_2
 (0 2)  (492 450)  (492 450)  routing T_10_28.glb_netwk_3 <X> T_10_28.wire_logic_cluster/lc_7/clk
 (2 2)  (494 450)  (494 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (492 451)  (492 451)  routing T_10_28.glb_netwk_3 <X> T_10_28.wire_logic_cluster/lc_7/clk
 (8 3)  (500 451)  (500 451)  routing T_10_28.sp4_h_l_36 <X> T_10_28.sp4_v_t_36
 (1 4)  (493 452)  (493 452)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (22 4)  (514 452)  (514 452)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (515 452)  (515 452)  routing T_10_28.sp4_v_b_19 <X> T_10_28.lc_trk_g1_3
 (24 4)  (516 452)  (516 452)  routing T_10_28.sp4_v_b_19 <X> T_10_28.lc_trk_g1_3
 (1 5)  (493 453)  (493 453)  routing T_10_28.lc_trk_g0_2 <X> T_10_28.wire_logic_cluster/lc_7/cen
 (22 5)  (514 453)  (514 453)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (516 453)  (516 453)  routing T_10_28.top_op_2 <X> T_10_28.lc_trk_g1_2
 (25 5)  (517 453)  (517 453)  routing T_10_28.top_op_2 <X> T_10_28.lc_trk_g1_2
 (6 10)  (498 458)  (498 458)  routing T_10_28.sp4_v_b_3 <X> T_10_28.sp4_v_t_43
 (5 11)  (497 459)  (497 459)  routing T_10_28.sp4_v_b_3 <X> T_10_28.sp4_v_t_43
 (27 12)  (519 460)  (519 460)  routing T_10_28.lc_trk_g3_6 <X> T_10_28.wire_logic_cluster/lc_6/in_1
 (28 12)  (520 460)  (520 460)  routing T_10_28.lc_trk_g3_6 <X> T_10_28.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 460)  (521 460)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 460)  (522 460)  routing T_10_28.lc_trk_g3_6 <X> T_10_28.wire_logic_cluster/lc_6/in_1
 (32 12)  (524 460)  (524 460)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (526 460)  (526 460)  routing T_10_28.lc_trk_g1_2 <X> T_10_28.wire_logic_cluster/lc_6/in_3
 (45 12)  (537 460)  (537 460)  LC_6 Logic Functioning bit
 (48 12)  (540 460)  (540 460)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (26 13)  (518 461)  (518 461)  routing T_10_28.lc_trk_g1_3 <X> T_10_28.wire_logic_cluster/lc_6/in_0
 (27 13)  (519 461)  (519 461)  routing T_10_28.lc_trk_g1_3 <X> T_10_28.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 461)  (521 461)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (522 461)  (522 461)  routing T_10_28.lc_trk_g3_6 <X> T_10_28.wire_logic_cluster/lc_6/in_1
 (31 13)  (523 461)  (523 461)  routing T_10_28.lc_trk_g1_2 <X> T_10_28.wire_logic_cluster/lc_6/in_3
 (40 13)  (532 461)  (532 461)  LC_6 Logic Functioning bit
 (41 13)  (533 461)  (533 461)  LC_6 Logic Functioning bit
 (42 13)  (534 461)  (534 461)  LC_6 Logic Functioning bit
 (43 13)  (535 461)  (535 461)  LC_6 Logic Functioning bit
 (25 14)  (517 462)  (517 462)  routing T_10_28.wire_logic_cluster/lc_6/out <X> T_10_28.lc_trk_g3_6
 (22 15)  (514 463)  (514 463)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_11_28

 (5 3)  (551 451)  (551 451)  routing T_11_28.sp4_h_l_37 <X> T_11_28.sp4_v_t_37
 (10 3)  (556 451)  (556 451)  routing T_11_28.sp4_h_l_45 <X> T_11_28.sp4_v_t_36


IO_Tile_0_27

 (16 0)  (1 432)  (1 432)  IOB_0 IO Functioning bit
 (3 1)  (14 433)  (14 433)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 435)  (0 435)  IOB_0 IO Functioning bit
 (12 4)  (5 436)  (5 436)  routing T_0_27.lc_trk_g1_7 <X> T_0_27.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 436)  (4 436)  routing T_0_27.lc_trk_g1_7 <X> T_0_27.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 436)  (1 436)  IOB_0 IO Functioning bit
 (12 5)  (5 437)  (5 437)  routing T_0_27.lc_trk_g1_7 <X> T_0_27.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 437)  (4 437)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 438)  (15 438)  IO control bit: IOLEFT_REN_0

 (6 6)  (11 438)  (11 438)  routing T_0_27.span4_horz_7 <X> T_0_27.lc_trk_g0_7
 (7 6)  (10 438)  (10 438)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_7 lc_trk_g0_7
 (8 6)  (9 438)  (9 438)  routing T_0_27.span4_horz_7 <X> T_0_27.lc_trk_g0_7
 (13 10)  (4 442)  (4 442)  routing T_0_27.lc_trk_g0_7 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 442)  (1 442)  IOB_1 IO Functioning bit
 (12 11)  (5 443)  (5 443)  routing T_0_27.lc_trk_g0_7 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 443)  (4 443)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 445)  (0 445)  IOB_1 IO Functioning bit
 (6 14)  (11 446)  (11 446)  routing T_0_27.span12_horz_15 <X> T_0_27.lc_trk_g1_7
 (7 14)  (10 446)  (10 446)  Enable bit of Mux _local_links/g1_mux_7 => span12_horz_15 lc_trk_g1_7
 (16 14)  (1 446)  (1 446)  IOB_1 IO Functioning bit


LogicTile_3_27

 (11 2)  (137 434)  (137 434)  routing T_3_27.sp4_h_r_8 <X> T_3_27.sp4_v_t_39
 (13 2)  (139 434)  (139 434)  routing T_3_27.sp4_h_r_8 <X> T_3_27.sp4_v_t_39
 (12 3)  (138 435)  (138 435)  routing T_3_27.sp4_h_r_8 <X> T_3_27.sp4_v_t_39


LogicTile_4_27

 (8 3)  (188 435)  (188 435)  routing T_4_27.sp4_h_r_7 <X> T_4_27.sp4_v_t_36
 (9 3)  (189 435)  (189 435)  routing T_4_27.sp4_h_r_7 <X> T_4_27.sp4_v_t_36
 (10 3)  (190 435)  (190 435)  routing T_4_27.sp4_h_r_7 <X> T_4_27.sp4_v_t_36
 (8 10)  (188 442)  (188 442)  routing T_4_27.sp4_v_t_42 <X> T_4_27.sp4_h_l_42
 (9 10)  (189 442)  (189 442)  routing T_4_27.sp4_v_t_42 <X> T_4_27.sp4_h_l_42


LogicTile_5_27

 (27 0)  (261 432)  (261 432)  routing T_5_27.lc_trk_g3_6 <X> T_5_27.wire_logic_cluster/lc_0/in_1
 (28 0)  (262 432)  (262 432)  routing T_5_27.lc_trk_g3_6 <X> T_5_27.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 432)  (263 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (264 432)  (264 432)  routing T_5_27.lc_trk_g3_6 <X> T_5_27.wire_logic_cluster/lc_0/in_1
 (32 0)  (266 432)  (266 432)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (267 432)  (267 432)  routing T_5_27.lc_trk_g2_1 <X> T_5_27.wire_logic_cluster/lc_0/in_3
 (35 0)  (269 432)  (269 432)  routing T_5_27.lc_trk_g0_6 <X> T_5_27.input_2_0
 (39 0)  (273 432)  (273 432)  LC_0 Logic Functioning bit
 (44 0)  (278 432)  (278 432)  LC_0 Logic Functioning bit
 (8 1)  (242 433)  (242 433)  routing T_5_27.sp4_h_r_1 <X> T_5_27.sp4_v_b_1
 (27 1)  (261 433)  (261 433)  routing T_5_27.lc_trk_g1_1 <X> T_5_27.wire_logic_cluster/lc_0/in_0
 (29 1)  (263 433)  (263 433)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (264 433)  (264 433)  routing T_5_27.lc_trk_g3_6 <X> T_5_27.wire_logic_cluster/lc_0/in_1
 (32 1)  (266 433)  (266 433)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (269 433)  (269 433)  routing T_5_27.lc_trk_g0_6 <X> T_5_27.input_2_0
 (38 1)  (272 433)  (272 433)  LC_0 Logic Functioning bit
 (47 1)  (281 433)  (281 433)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (234 434)  (234 434)  routing T_5_27.glb_netwk_3 <X> T_5_27.wire_logic_cluster/lc_7/clk
 (2 2)  (236 434)  (236 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (3 2)  (237 434)  (237 434)  routing T_5_27.sp12_h_r_0 <X> T_5_27.sp12_h_l_23
 (27 2)  (261 434)  (261 434)  routing T_5_27.lc_trk_g3_1 <X> T_5_27.wire_logic_cluster/lc_1/in_1
 (28 2)  (262 434)  (262 434)  routing T_5_27.lc_trk_g3_1 <X> T_5_27.wire_logic_cluster/lc_1/in_1
 (29 2)  (263 434)  (263 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (266 434)  (266 434)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (270 434)  (270 434)  LC_1 Logic Functioning bit
 (37 2)  (271 434)  (271 434)  LC_1 Logic Functioning bit
 (38 2)  (272 434)  (272 434)  LC_1 Logic Functioning bit
 (39 2)  (273 434)  (273 434)  LC_1 Logic Functioning bit
 (44 2)  (278 434)  (278 434)  LC_1 Logic Functioning bit
 (45 2)  (279 434)  (279 434)  LC_1 Logic Functioning bit
 (46 2)  (280 434)  (280 434)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (234 435)  (234 435)  routing T_5_27.glb_netwk_3 <X> T_5_27.wire_logic_cluster/lc_7/clk
 (3 3)  (237 435)  (237 435)  routing T_5_27.sp12_h_r_0 <X> T_5_27.sp12_h_l_23
 (8 3)  (242 435)  (242 435)  routing T_5_27.sp4_h_r_1 <X> T_5_27.sp4_v_t_36
 (9 3)  (243 435)  (243 435)  routing T_5_27.sp4_h_r_1 <X> T_5_27.sp4_v_t_36
 (22 3)  (256 435)  (256 435)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (259 435)  (259 435)  routing T_5_27.sp4_r_v_b_30 <X> T_5_27.lc_trk_g0_6
 (40 3)  (274 435)  (274 435)  LC_1 Logic Functioning bit
 (41 3)  (275 435)  (275 435)  LC_1 Logic Functioning bit
 (42 3)  (276 435)  (276 435)  LC_1 Logic Functioning bit
 (43 3)  (277 435)  (277 435)  LC_1 Logic Functioning bit
 (15 4)  (249 436)  (249 436)  routing T_5_27.sp4_h_r_1 <X> T_5_27.lc_trk_g1_1
 (16 4)  (250 436)  (250 436)  routing T_5_27.sp4_h_r_1 <X> T_5_27.lc_trk_g1_1
 (17 4)  (251 436)  (251 436)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (21 4)  (255 436)  (255 436)  routing T_5_27.wire_logic_cluster/lc_3/out <X> T_5_27.lc_trk_g1_3
 (22 4)  (256 436)  (256 436)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (259 436)  (259 436)  routing T_5_27.wire_logic_cluster/lc_2/out <X> T_5_27.lc_trk_g1_2
 (27 4)  (261 436)  (261 436)  routing T_5_27.lc_trk_g1_2 <X> T_5_27.wire_logic_cluster/lc_2/in_1
 (29 4)  (263 436)  (263 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (266 436)  (266 436)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (270 436)  (270 436)  LC_2 Logic Functioning bit
 (37 4)  (271 436)  (271 436)  LC_2 Logic Functioning bit
 (38 4)  (272 436)  (272 436)  LC_2 Logic Functioning bit
 (39 4)  (273 436)  (273 436)  LC_2 Logic Functioning bit
 (44 4)  (278 436)  (278 436)  LC_2 Logic Functioning bit
 (45 4)  (279 436)  (279 436)  LC_2 Logic Functioning bit
 (18 5)  (252 437)  (252 437)  routing T_5_27.sp4_h_r_1 <X> T_5_27.lc_trk_g1_1
 (22 5)  (256 437)  (256 437)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (264 437)  (264 437)  routing T_5_27.lc_trk_g1_2 <X> T_5_27.wire_logic_cluster/lc_2/in_1
 (40 5)  (274 437)  (274 437)  LC_2 Logic Functioning bit
 (41 5)  (275 437)  (275 437)  LC_2 Logic Functioning bit
 (42 5)  (276 437)  (276 437)  LC_2 Logic Functioning bit
 (43 5)  (277 437)  (277 437)  LC_2 Logic Functioning bit
 (51 5)  (285 437)  (285 437)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (17 6)  (251 438)  (251 438)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (252 438)  (252 438)  routing T_5_27.wire_logic_cluster/lc_5/out <X> T_5_27.lc_trk_g1_5
 (25 6)  (259 438)  (259 438)  routing T_5_27.wire_logic_cluster/lc_6/out <X> T_5_27.lc_trk_g1_6
 (27 6)  (261 438)  (261 438)  routing T_5_27.lc_trk_g1_3 <X> T_5_27.wire_logic_cluster/lc_3/in_1
 (29 6)  (263 438)  (263 438)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (266 438)  (266 438)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (270 438)  (270 438)  LC_3 Logic Functioning bit
 (37 6)  (271 438)  (271 438)  LC_3 Logic Functioning bit
 (38 6)  (272 438)  (272 438)  LC_3 Logic Functioning bit
 (39 6)  (273 438)  (273 438)  LC_3 Logic Functioning bit
 (44 6)  (278 438)  (278 438)  LC_3 Logic Functioning bit
 (45 6)  (279 438)  (279 438)  LC_3 Logic Functioning bit
 (22 7)  (256 439)  (256 439)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (264 439)  (264 439)  routing T_5_27.lc_trk_g1_3 <X> T_5_27.wire_logic_cluster/lc_3/in_1
 (40 7)  (274 439)  (274 439)  LC_3 Logic Functioning bit
 (41 7)  (275 439)  (275 439)  LC_3 Logic Functioning bit
 (42 7)  (276 439)  (276 439)  LC_3 Logic Functioning bit
 (43 7)  (277 439)  (277 439)  LC_3 Logic Functioning bit
 (51 7)  (285 439)  (285 439)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (17 8)  (251 440)  (251 440)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (27 8)  (261 440)  (261 440)  routing T_5_27.lc_trk_g3_4 <X> T_5_27.wire_logic_cluster/lc_4/in_1
 (28 8)  (262 440)  (262 440)  routing T_5_27.lc_trk_g3_4 <X> T_5_27.wire_logic_cluster/lc_4/in_1
 (29 8)  (263 440)  (263 440)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (264 440)  (264 440)  routing T_5_27.lc_trk_g3_4 <X> T_5_27.wire_logic_cluster/lc_4/in_1
 (32 8)  (266 440)  (266 440)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (270 440)  (270 440)  LC_4 Logic Functioning bit
 (37 8)  (271 440)  (271 440)  LC_4 Logic Functioning bit
 (38 8)  (272 440)  (272 440)  LC_4 Logic Functioning bit
 (39 8)  (273 440)  (273 440)  LC_4 Logic Functioning bit
 (44 8)  (278 440)  (278 440)  LC_4 Logic Functioning bit
 (45 8)  (279 440)  (279 440)  LC_4 Logic Functioning bit
 (18 9)  (252 441)  (252 441)  routing T_5_27.sp4_r_v_b_33 <X> T_5_27.lc_trk_g2_1
 (40 9)  (274 441)  (274 441)  LC_4 Logic Functioning bit
 (41 9)  (275 441)  (275 441)  LC_4 Logic Functioning bit
 (42 9)  (276 441)  (276 441)  LC_4 Logic Functioning bit
 (43 9)  (277 441)  (277 441)  LC_4 Logic Functioning bit
 (14 10)  (248 442)  (248 442)  routing T_5_27.sp4_h_r_44 <X> T_5_27.lc_trk_g2_4
 (27 10)  (261 442)  (261 442)  routing T_5_27.lc_trk_g1_5 <X> T_5_27.wire_logic_cluster/lc_5/in_1
 (29 10)  (263 442)  (263 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (264 442)  (264 442)  routing T_5_27.lc_trk_g1_5 <X> T_5_27.wire_logic_cluster/lc_5/in_1
 (32 10)  (266 442)  (266 442)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (270 442)  (270 442)  LC_5 Logic Functioning bit
 (37 10)  (271 442)  (271 442)  LC_5 Logic Functioning bit
 (38 10)  (272 442)  (272 442)  LC_5 Logic Functioning bit
 (39 10)  (273 442)  (273 442)  LC_5 Logic Functioning bit
 (44 10)  (278 442)  (278 442)  LC_5 Logic Functioning bit
 (45 10)  (279 442)  (279 442)  LC_5 Logic Functioning bit
 (14 11)  (248 443)  (248 443)  routing T_5_27.sp4_h_r_44 <X> T_5_27.lc_trk_g2_4
 (15 11)  (249 443)  (249 443)  routing T_5_27.sp4_h_r_44 <X> T_5_27.lc_trk_g2_4
 (16 11)  (250 443)  (250 443)  routing T_5_27.sp4_h_r_44 <X> T_5_27.lc_trk_g2_4
 (17 11)  (251 443)  (251 443)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (40 11)  (274 443)  (274 443)  LC_5 Logic Functioning bit
 (41 11)  (275 443)  (275 443)  LC_5 Logic Functioning bit
 (42 11)  (276 443)  (276 443)  LC_5 Logic Functioning bit
 (43 11)  (277 443)  (277 443)  LC_5 Logic Functioning bit
 (17 12)  (251 444)  (251 444)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (252 444)  (252 444)  routing T_5_27.wire_logic_cluster/lc_1/out <X> T_5_27.lc_trk_g3_1
 (27 12)  (261 444)  (261 444)  routing T_5_27.lc_trk_g1_6 <X> T_5_27.wire_logic_cluster/lc_6/in_1
 (29 12)  (263 444)  (263 444)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (264 444)  (264 444)  routing T_5_27.lc_trk_g1_6 <X> T_5_27.wire_logic_cluster/lc_6/in_1
 (32 12)  (266 444)  (266 444)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (270 444)  (270 444)  LC_6 Logic Functioning bit
 (37 12)  (271 444)  (271 444)  LC_6 Logic Functioning bit
 (38 12)  (272 444)  (272 444)  LC_6 Logic Functioning bit
 (39 12)  (273 444)  (273 444)  LC_6 Logic Functioning bit
 (44 12)  (278 444)  (278 444)  LC_6 Logic Functioning bit
 (45 12)  (279 444)  (279 444)  LC_6 Logic Functioning bit
 (30 13)  (264 445)  (264 445)  routing T_5_27.lc_trk_g1_6 <X> T_5_27.wire_logic_cluster/lc_6/in_1
 (40 13)  (274 445)  (274 445)  LC_6 Logic Functioning bit
 (41 13)  (275 445)  (275 445)  LC_6 Logic Functioning bit
 (42 13)  (276 445)  (276 445)  LC_6 Logic Functioning bit
 (43 13)  (277 445)  (277 445)  LC_6 Logic Functioning bit
 (46 13)  (280 445)  (280 445)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (0 14)  (234 446)  (234 446)  routing T_5_27.lc_trk_g2_4 <X> T_5_27.wire_logic_cluster/lc_7/s_r
 (1 14)  (235 446)  (235 446)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (248 446)  (248 446)  routing T_5_27.wire_logic_cluster/lc_4/out <X> T_5_27.lc_trk_g3_4
 (21 14)  (255 446)  (255 446)  routing T_5_27.wire_logic_cluster/lc_7/out <X> T_5_27.lc_trk_g3_7
 (22 14)  (256 446)  (256 446)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (261 446)  (261 446)  routing T_5_27.lc_trk_g3_7 <X> T_5_27.wire_logic_cluster/lc_7/in_1
 (28 14)  (262 446)  (262 446)  routing T_5_27.lc_trk_g3_7 <X> T_5_27.wire_logic_cluster/lc_7/in_1
 (29 14)  (263 446)  (263 446)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (264 446)  (264 446)  routing T_5_27.lc_trk_g3_7 <X> T_5_27.wire_logic_cluster/lc_7/in_1
 (32 14)  (266 446)  (266 446)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (270 446)  (270 446)  LC_7 Logic Functioning bit
 (37 14)  (271 446)  (271 446)  LC_7 Logic Functioning bit
 (38 14)  (272 446)  (272 446)  LC_7 Logic Functioning bit
 (39 14)  (273 446)  (273 446)  LC_7 Logic Functioning bit
 (44 14)  (278 446)  (278 446)  LC_7 Logic Functioning bit
 (45 14)  (279 446)  (279 446)  LC_7 Logic Functioning bit
 (1 15)  (235 447)  (235 447)  routing T_5_27.lc_trk_g2_4 <X> T_5_27.wire_logic_cluster/lc_7/s_r
 (17 15)  (251 447)  (251 447)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (256 447)  (256 447)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (258 447)  (258 447)  routing T_5_27.tnr_op_6 <X> T_5_27.lc_trk_g3_6
 (30 15)  (264 447)  (264 447)  routing T_5_27.lc_trk_g3_7 <X> T_5_27.wire_logic_cluster/lc_7/in_1
 (40 15)  (274 447)  (274 447)  LC_7 Logic Functioning bit
 (41 15)  (275 447)  (275 447)  LC_7 Logic Functioning bit
 (42 15)  (276 447)  (276 447)  LC_7 Logic Functioning bit
 (43 15)  (277 447)  (277 447)  LC_7 Logic Functioning bit


LogicTile_6_27

 (14 2)  (302 434)  (302 434)  routing T_6_27.lft_op_4 <X> T_6_27.lc_trk_g0_4
 (15 2)  (303 434)  (303 434)  routing T_6_27.lft_op_5 <X> T_6_27.lc_trk_g0_5
 (17 2)  (305 434)  (305 434)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (306 434)  (306 434)  routing T_6_27.lft_op_5 <X> T_6_27.lc_trk_g0_5
 (21 2)  (309 434)  (309 434)  routing T_6_27.lft_op_7 <X> T_6_27.lc_trk_g0_7
 (22 2)  (310 434)  (310 434)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (312 434)  (312 434)  routing T_6_27.lft_op_7 <X> T_6_27.lc_trk_g0_7
 (26 2)  (314 434)  (314 434)  routing T_6_27.lc_trk_g0_5 <X> T_6_27.wire_logic_cluster/lc_1/in_0
 (29 2)  (317 434)  (317 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (318 434)  (318 434)  routing T_6_27.lc_trk_g0_4 <X> T_6_27.wire_logic_cluster/lc_1/in_1
 (32 2)  (320 434)  (320 434)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (321 434)  (321 434)  routing T_6_27.lc_trk_g3_1 <X> T_6_27.wire_logic_cluster/lc_1/in_3
 (34 2)  (322 434)  (322 434)  routing T_6_27.lc_trk_g3_1 <X> T_6_27.wire_logic_cluster/lc_1/in_3
 (35 2)  (323 434)  (323 434)  routing T_6_27.lc_trk_g1_6 <X> T_6_27.input_2_1
 (36 2)  (324 434)  (324 434)  LC_1 Logic Functioning bit
 (37 2)  (325 434)  (325 434)  LC_1 Logic Functioning bit
 (38 2)  (326 434)  (326 434)  LC_1 Logic Functioning bit
 (15 3)  (303 435)  (303 435)  routing T_6_27.lft_op_4 <X> T_6_27.lc_trk_g0_4
 (17 3)  (305 435)  (305 435)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (29 3)  (317 435)  (317 435)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (32 3)  (320 435)  (320 435)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (322 435)  (322 435)  routing T_6_27.lc_trk_g1_6 <X> T_6_27.input_2_1
 (35 3)  (323 435)  (323 435)  routing T_6_27.lc_trk_g1_6 <X> T_6_27.input_2_1
 (36 3)  (324 435)  (324 435)  LC_1 Logic Functioning bit
 (37 3)  (325 435)  (325 435)  LC_1 Logic Functioning bit
 (38 3)  (326 435)  (326 435)  LC_1 Logic Functioning bit
 (39 3)  (327 435)  (327 435)  LC_1 Logic Functioning bit
 (31 4)  (319 436)  (319 436)  routing T_6_27.lc_trk_g0_7 <X> T_6_27.wire_logic_cluster/lc_2/in_3
 (32 4)  (320 436)  (320 436)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (324 436)  (324 436)  LC_2 Logic Functioning bit
 (37 4)  (325 436)  (325 436)  LC_2 Logic Functioning bit
 (41 4)  (329 436)  (329 436)  LC_2 Logic Functioning bit
 (43 4)  (331 436)  (331 436)  LC_2 Logic Functioning bit
 (50 4)  (338 436)  (338 436)  Cascade bit: LH_LC02_inmux02_5

 (31 5)  (319 437)  (319 437)  routing T_6_27.lc_trk_g0_7 <X> T_6_27.wire_logic_cluster/lc_2/in_3
 (36 5)  (324 437)  (324 437)  LC_2 Logic Functioning bit
 (37 5)  (325 437)  (325 437)  LC_2 Logic Functioning bit
 (40 5)  (328 437)  (328 437)  LC_2 Logic Functioning bit
 (42 5)  (330 437)  (330 437)  LC_2 Logic Functioning bit
 (25 6)  (313 438)  (313 438)  routing T_6_27.lft_op_6 <X> T_6_27.lc_trk_g1_6
 (22 7)  (310 439)  (310 439)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (312 439)  (312 439)  routing T_6_27.lft_op_6 <X> T_6_27.lc_trk_g1_6
 (15 12)  (303 444)  (303 444)  routing T_6_27.tnl_op_1 <X> T_6_27.lc_trk_g3_1
 (17 12)  (305 444)  (305 444)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (18 13)  (306 445)  (306 445)  routing T_6_27.tnl_op_1 <X> T_6_27.lc_trk_g3_1
 (5 14)  (293 446)  (293 446)  routing T_6_27.sp4_v_t_38 <X> T_6_27.sp4_h_l_44
 (4 15)  (292 447)  (292 447)  routing T_6_27.sp4_v_t_38 <X> T_6_27.sp4_h_l_44
 (6 15)  (294 447)  (294 447)  routing T_6_27.sp4_v_t_38 <X> T_6_27.sp4_h_l_44


LogicTile_7_27

 (27 0)  (369 432)  (369 432)  routing T_7_27.lc_trk_g3_6 <X> T_7_27.wire_logic_cluster/lc_0/in_1
 (28 0)  (370 432)  (370 432)  routing T_7_27.lc_trk_g3_6 <X> T_7_27.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 432)  (371 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (372 432)  (372 432)  routing T_7_27.lc_trk_g3_6 <X> T_7_27.wire_logic_cluster/lc_0/in_1
 (31 0)  (373 432)  (373 432)  routing T_7_27.lc_trk_g2_7 <X> T_7_27.wire_logic_cluster/lc_0/in_3
 (32 0)  (374 432)  (374 432)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (375 432)  (375 432)  routing T_7_27.lc_trk_g2_7 <X> T_7_27.wire_logic_cluster/lc_0/in_3
 (26 1)  (368 433)  (368 433)  routing T_7_27.lc_trk_g3_3 <X> T_7_27.wire_logic_cluster/lc_0/in_0
 (27 1)  (369 433)  (369 433)  routing T_7_27.lc_trk_g3_3 <X> T_7_27.wire_logic_cluster/lc_0/in_0
 (28 1)  (370 433)  (370 433)  routing T_7_27.lc_trk_g3_3 <X> T_7_27.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 433)  (371 433)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (372 433)  (372 433)  routing T_7_27.lc_trk_g3_6 <X> T_7_27.wire_logic_cluster/lc_0/in_1
 (31 1)  (373 433)  (373 433)  routing T_7_27.lc_trk_g2_7 <X> T_7_27.wire_logic_cluster/lc_0/in_3
 (41 1)  (383 433)  (383 433)  LC_0 Logic Functioning bit
 (43 1)  (385 433)  (385 433)  LC_0 Logic Functioning bit
 (51 1)  (393 433)  (393 433)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (22 10)  (364 442)  (364 442)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (365 442)  (365 442)  routing T_7_27.sp4_v_b_47 <X> T_7_27.lc_trk_g2_7
 (24 10)  (366 442)  (366 442)  routing T_7_27.sp4_v_b_47 <X> T_7_27.lc_trk_g2_7
 (22 12)  (364 444)  (364 444)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (365 444)  (365 444)  routing T_7_27.sp4_h_r_27 <X> T_7_27.lc_trk_g3_3
 (24 12)  (366 444)  (366 444)  routing T_7_27.sp4_h_r_27 <X> T_7_27.lc_trk_g3_3
 (21 13)  (363 445)  (363 445)  routing T_7_27.sp4_h_r_27 <X> T_7_27.lc_trk_g3_3
 (25 14)  (367 446)  (367 446)  routing T_7_27.bnl_op_6 <X> T_7_27.lc_trk_g3_6
 (22 15)  (364 447)  (364 447)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (367 447)  (367 447)  routing T_7_27.bnl_op_6 <X> T_7_27.lc_trk_g3_6


RAM_Tile_8_27

 (8 3)  (404 435)  (404 435)  routing T_8_27.sp4_h_l_36 <X> T_8_27.sp4_v_t_36


LogicTile_9_27

 (15 0)  (453 432)  (453 432)  routing T_9_27.top_op_1 <X> T_9_27.lc_trk_g0_1
 (17 0)  (455 432)  (455 432)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (26 0)  (464 432)  (464 432)  routing T_9_27.lc_trk_g2_4 <X> T_9_27.wire_logic_cluster/lc_0/in_0
 (29 0)  (467 432)  (467 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (469 432)  (469 432)  routing T_9_27.lc_trk_g2_7 <X> T_9_27.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 432)  (470 432)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 432)  (471 432)  routing T_9_27.lc_trk_g2_7 <X> T_9_27.wire_logic_cluster/lc_0/in_3
 (47 0)  (485 432)  (485 432)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (18 1)  (456 433)  (456 433)  routing T_9_27.top_op_1 <X> T_9_27.lc_trk_g0_1
 (28 1)  (466 433)  (466 433)  routing T_9_27.lc_trk_g2_4 <X> T_9_27.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 433)  (467 433)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (469 433)  (469 433)  routing T_9_27.lc_trk_g2_7 <X> T_9_27.wire_logic_cluster/lc_0/in_3
 (40 1)  (478 433)  (478 433)  LC_0 Logic Functioning bit
 (42 1)  (480 433)  (480 433)  LC_0 Logic Functioning bit
 (8 2)  (446 434)  (446 434)  routing T_9_27.sp4_v_t_42 <X> T_9_27.sp4_h_l_36
 (9 2)  (447 434)  (447 434)  routing T_9_27.sp4_v_t_42 <X> T_9_27.sp4_h_l_36
 (10 2)  (448 434)  (448 434)  routing T_9_27.sp4_v_t_42 <X> T_9_27.sp4_h_l_36
 (5 6)  (443 438)  (443 438)  routing T_9_27.sp4_v_t_38 <X> T_9_27.sp4_h_l_38
 (6 7)  (444 439)  (444 439)  routing T_9_27.sp4_v_t_38 <X> T_9_27.sp4_h_l_38
 (14 10)  (452 442)  (452 442)  routing T_9_27.sp4_v_b_36 <X> T_9_27.lc_trk_g2_4
 (21 10)  (459 442)  (459 442)  routing T_9_27.sp4_v_t_26 <X> T_9_27.lc_trk_g2_7
 (22 10)  (460 442)  (460 442)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (461 442)  (461 442)  routing T_9_27.sp4_v_t_26 <X> T_9_27.lc_trk_g2_7
 (14 11)  (452 443)  (452 443)  routing T_9_27.sp4_v_b_36 <X> T_9_27.lc_trk_g2_4
 (16 11)  (454 443)  (454 443)  routing T_9_27.sp4_v_b_36 <X> T_9_27.lc_trk_g2_4
 (17 11)  (455 443)  (455 443)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (21 11)  (459 443)  (459 443)  routing T_9_27.sp4_v_t_26 <X> T_9_27.lc_trk_g2_7


LogicTile_10_27

 (15 1)  (507 433)  (507 433)  routing T_10_27.bot_op_0 <X> T_10_27.lc_trk_g0_0
 (17 1)  (509 433)  (509 433)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (514 433)  (514 433)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (516 433)  (516 433)  routing T_10_27.bot_op_2 <X> T_10_27.lc_trk_g0_2
 (0 2)  (492 434)  (492 434)  routing T_10_27.glb_netwk_6 <X> T_10_27.wire_logic_cluster/lc_7/clk
 (1 2)  (493 434)  (493 434)  routing T_10_27.glb_netwk_6 <X> T_10_27.wire_logic_cluster/lc_7/clk
 (2 2)  (494 434)  (494 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (506 434)  (506 434)  routing T_10_27.wire_logic_cluster/lc_4/out <X> T_10_27.lc_trk_g0_4
 (22 2)  (514 434)  (514 434)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (516 434)  (516 434)  routing T_10_27.bot_op_7 <X> T_10_27.lc_trk_g0_7
 (17 3)  (509 435)  (509 435)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (15 5)  (507 437)  (507 437)  routing T_10_27.bot_op_0 <X> T_10_27.lc_trk_g1_0
 (17 5)  (509 437)  (509 437)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (21 6)  (513 438)  (513 438)  routing T_10_27.wire_logic_cluster/lc_7/out <X> T_10_27.lc_trk_g1_7
 (22 6)  (514 438)  (514 438)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (518 438)  (518 438)  routing T_10_27.lc_trk_g1_4 <X> T_10_27.wire_logic_cluster/lc_3/in_0
 (32 6)  (524 438)  (524 438)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (35 6)  (527 438)  (527 438)  routing T_10_27.lc_trk_g0_7 <X> T_10_27.input_2_3
 (37 6)  (529 438)  (529 438)  LC_3 Logic Functioning bit
 (38 6)  (530 438)  (530 438)  LC_3 Logic Functioning bit
 (39 6)  (531 438)  (531 438)  LC_3 Logic Functioning bit
 (40 6)  (532 438)  (532 438)  LC_3 Logic Functioning bit
 (41 6)  (533 438)  (533 438)  LC_3 Logic Functioning bit
 (42 6)  (534 438)  (534 438)  LC_3 Logic Functioning bit
 (43 6)  (535 438)  (535 438)  LC_3 Logic Functioning bit
 (15 7)  (507 439)  (507 439)  routing T_10_27.bot_op_4 <X> T_10_27.lc_trk_g1_4
 (17 7)  (509 439)  (509 439)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (27 7)  (519 439)  (519 439)  routing T_10_27.lc_trk_g1_4 <X> T_10_27.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 439)  (521 439)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (523 439)  (523 439)  routing T_10_27.lc_trk_g0_2 <X> T_10_27.wire_logic_cluster/lc_3/in_3
 (32 7)  (524 439)  (524 439)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (527 439)  (527 439)  routing T_10_27.lc_trk_g0_7 <X> T_10_27.input_2_3
 (36 7)  (528 439)  (528 439)  LC_3 Logic Functioning bit
 (38 7)  (530 439)  (530 439)  LC_3 Logic Functioning bit
 (39 7)  (531 439)  (531 439)  LC_3 Logic Functioning bit
 (40 7)  (532 439)  (532 439)  LC_3 Logic Functioning bit
 (41 7)  (533 439)  (533 439)  LC_3 Logic Functioning bit
 (42 7)  (534 439)  (534 439)  LC_3 Logic Functioning bit
 (43 7)  (535 439)  (535 439)  LC_3 Logic Functioning bit
 (26 8)  (518 440)  (518 440)  routing T_10_27.lc_trk_g0_4 <X> T_10_27.wire_logic_cluster/lc_4/in_0
 (28 8)  (520 440)  (520 440)  routing T_10_27.lc_trk_g2_5 <X> T_10_27.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 440)  (521 440)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 440)  (522 440)  routing T_10_27.lc_trk_g2_5 <X> T_10_27.wire_logic_cluster/lc_4/in_1
 (32 8)  (524 440)  (524 440)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (526 440)  (526 440)  routing T_10_27.lc_trk_g1_0 <X> T_10_27.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 440)  (528 440)  LC_4 Logic Functioning bit
 (41 8)  (533 440)  (533 440)  LC_4 Logic Functioning bit
 (43 8)  (535 440)  (535 440)  LC_4 Logic Functioning bit
 (45 8)  (537 440)  (537 440)  LC_4 Logic Functioning bit
 (50 8)  (542 440)  (542 440)  Cascade bit: LH_LC04_inmux02_5

 (29 9)  (521 441)  (521 441)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (37 9)  (529 441)  (529 441)  LC_4 Logic Functioning bit
 (38 9)  (530 441)  (530 441)  LC_4 Logic Functioning bit
 (40 9)  (532 441)  (532 441)  LC_4 Logic Functioning bit
 (42 9)  (534 441)  (534 441)  LC_4 Logic Functioning bit
 (51 9)  (543 441)  (543 441)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (17 10)  (509 442)  (509 442)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (510 442)  (510 442)  routing T_10_27.wire_logic_cluster/lc_5/out <X> T_10_27.lc_trk_g2_5
 (25 10)  (517 442)  (517 442)  routing T_10_27.wire_logic_cluster/lc_6/out <X> T_10_27.lc_trk_g2_6
 (26 10)  (518 442)  (518 442)  routing T_10_27.lc_trk_g2_5 <X> T_10_27.wire_logic_cluster/lc_5/in_0
 (28 10)  (520 442)  (520 442)  routing T_10_27.lc_trk_g2_6 <X> T_10_27.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 442)  (521 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 442)  (522 442)  routing T_10_27.lc_trk_g2_6 <X> T_10_27.wire_logic_cluster/lc_5/in_1
 (32 10)  (524 442)  (524 442)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (37 10)  (529 442)  (529 442)  LC_5 Logic Functioning bit
 (38 10)  (530 442)  (530 442)  LC_5 Logic Functioning bit
 (41 10)  (533 442)  (533 442)  LC_5 Logic Functioning bit
 (43 10)  (535 442)  (535 442)  LC_5 Logic Functioning bit
 (45 10)  (537 442)  (537 442)  LC_5 Logic Functioning bit
 (22 11)  (514 443)  (514 443)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (28 11)  (520 443)  (520 443)  routing T_10_27.lc_trk_g2_5 <X> T_10_27.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 443)  (521 443)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (522 443)  (522 443)  routing T_10_27.lc_trk_g2_6 <X> T_10_27.wire_logic_cluster/lc_5/in_1
 (31 11)  (523 443)  (523 443)  routing T_10_27.lc_trk_g0_2 <X> T_10_27.wire_logic_cluster/lc_5/in_3
 (32 11)  (524 443)  (524 443)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (526 443)  (526 443)  routing T_10_27.lc_trk_g1_0 <X> T_10_27.input_2_5
 (39 11)  (531 443)  (531 443)  LC_5 Logic Functioning bit
 (40 11)  (532 443)  (532 443)  LC_5 Logic Functioning bit
 (42 11)  (534 443)  (534 443)  LC_5 Logic Functioning bit
 (26 12)  (518 444)  (518 444)  routing T_10_27.lc_trk_g0_4 <X> T_10_27.wire_logic_cluster/lc_6/in_0
 (29 12)  (521 444)  (521 444)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 444)  (522 444)  routing T_10_27.lc_trk_g0_7 <X> T_10_27.wire_logic_cluster/lc_6/in_1
 (31 12)  (523 444)  (523 444)  routing T_10_27.lc_trk_g1_4 <X> T_10_27.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 444)  (524 444)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (526 444)  (526 444)  routing T_10_27.lc_trk_g1_4 <X> T_10_27.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 444)  (528 444)  LC_6 Logic Functioning bit
 (29 13)  (521 445)  (521 445)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (522 445)  (522 445)  routing T_10_27.lc_trk_g0_7 <X> T_10_27.wire_logic_cluster/lc_6/in_1
 (32 13)  (524 445)  (524 445)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (527 445)  (527 445)  routing T_10_27.lc_trk_g0_2 <X> T_10_27.input_2_6
 (26 14)  (518 446)  (518 446)  routing T_10_27.lc_trk_g2_5 <X> T_10_27.wire_logic_cluster/lc_7/in_0
 (29 14)  (521 446)  (521 446)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (523 446)  (523 446)  routing T_10_27.lc_trk_g1_7 <X> T_10_27.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 446)  (524 446)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (526 446)  (526 446)  routing T_10_27.lc_trk_g1_7 <X> T_10_27.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 446)  (528 446)  LC_7 Logic Functioning bit
 (37 14)  (529 446)  (529 446)  LC_7 Logic Functioning bit
 (38 14)  (530 446)  (530 446)  LC_7 Logic Functioning bit
 (39 14)  (531 446)  (531 446)  LC_7 Logic Functioning bit
 (45 14)  (537 446)  (537 446)  LC_7 Logic Functioning bit
 (50 14)  (542 446)  (542 446)  Cascade bit: LH_LC07_inmux02_5

 (52 14)  (544 446)  (544 446)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (28 15)  (520 447)  (520 447)  routing T_10_27.lc_trk_g2_5 <X> T_10_27.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 447)  (521 447)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (523 447)  (523 447)  routing T_10_27.lc_trk_g1_7 <X> T_10_27.wire_logic_cluster/lc_7/in_3
 (37 15)  (529 447)  (529 447)  LC_7 Logic Functioning bit
 (38 15)  (530 447)  (530 447)  LC_7 Logic Functioning bit
 (39 15)  (531 447)  (531 447)  LC_7 Logic Functioning bit
 (43 15)  (535 447)  (535 447)  LC_7 Logic Functioning bit


IO_Tile_0_26

 (13 1)  (4 417)  (4 417)  routing T_0_26.span4_horz_25 <X> T_0_26.span4_vert_b_0
 (13 7)  (4 423)  (4 423)  routing T_0_26.span4_horz_13 <X> T_0_26.span4_vert_b_2
 (14 7)  (3 423)  (3 423)  routing T_0_26.span4_horz_13 <X> T_0_26.span4_vert_b_2


LogicTile_2_26

 (9 2)  (81 418)  (81 418)  routing T_2_26.sp4_h_r_10 <X> T_2_26.sp4_h_l_36
 (10 2)  (82 418)  (82 418)  routing T_2_26.sp4_h_r_10 <X> T_2_26.sp4_h_l_36


LogicTile_3_26

 (6 3)  (132 419)  (132 419)  routing T_3_26.sp4_h_r_0 <X> T_3_26.sp4_h_l_37


LogicTile_4_26

 (4 0)  (184 416)  (184 416)  routing T_4_26.sp4_v_t_41 <X> T_4_26.sp4_v_b_0
 (6 0)  (186 416)  (186 416)  routing T_4_26.sp4_v_t_41 <X> T_4_26.sp4_v_b_0
 (17 0)  (197 416)  (197 416)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (18 1)  (198 417)  (198 417)  routing T_4_26.sp4_r_v_b_34 <X> T_4_26.lc_trk_g0_1
 (29 2)  (209 418)  (209 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (210 418)  (210 418)  routing T_4_26.lc_trk_g0_4 <X> T_4_26.wire_logic_cluster/lc_1/in_1
 (31 2)  (211 418)  (211 418)  routing T_4_26.lc_trk_g2_4 <X> T_4_26.wire_logic_cluster/lc_1/in_3
 (32 2)  (212 418)  (212 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (213 418)  (213 418)  routing T_4_26.lc_trk_g2_4 <X> T_4_26.wire_logic_cluster/lc_1/in_3
 (14 3)  (194 419)  (194 419)  routing T_4_26.sp4_h_r_4 <X> T_4_26.lc_trk_g0_4
 (15 3)  (195 419)  (195 419)  routing T_4_26.sp4_h_r_4 <X> T_4_26.lc_trk_g0_4
 (16 3)  (196 419)  (196 419)  routing T_4_26.sp4_h_r_4 <X> T_4_26.lc_trk_g0_4
 (17 3)  (197 419)  (197 419)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (29 3)  (209 419)  (209 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (41 3)  (221 419)  (221 419)  LC_1 Logic Functioning bit
 (43 3)  (223 419)  (223 419)  LC_1 Logic Functioning bit
 (47 3)  (227 419)  (227 419)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (17 11)  (197 427)  (197 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (8 15)  (188 431)  (188 431)  routing T_4_26.sp4_h_r_4 <X> T_4_26.sp4_v_t_47
 (9 15)  (189 431)  (189 431)  routing T_4_26.sp4_h_r_4 <X> T_4_26.sp4_v_t_47
 (10 15)  (190 431)  (190 431)  routing T_4_26.sp4_h_r_4 <X> T_4_26.sp4_v_t_47


LogicTile_5_26

 (15 2)  (249 418)  (249 418)  routing T_5_26.top_op_5 <X> T_5_26.lc_trk_g0_5
 (17 2)  (251 418)  (251 418)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (28 2)  (262 418)  (262 418)  routing T_5_26.lc_trk_g2_2 <X> T_5_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (263 418)  (263 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (266 418)  (266 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (268 418)  (268 418)  routing T_5_26.lc_trk_g1_3 <X> T_5_26.wire_logic_cluster/lc_1/in_3
 (36 2)  (270 418)  (270 418)  LC_1 Logic Functioning bit
 (38 2)  (272 418)  (272 418)  LC_1 Logic Functioning bit
 (41 2)  (275 418)  (275 418)  LC_1 Logic Functioning bit
 (43 2)  (277 418)  (277 418)  LC_1 Logic Functioning bit
 (18 3)  (252 419)  (252 419)  routing T_5_26.top_op_5 <X> T_5_26.lc_trk_g0_5
 (22 3)  (256 419)  (256 419)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (258 419)  (258 419)  routing T_5_26.top_op_6 <X> T_5_26.lc_trk_g0_6
 (25 3)  (259 419)  (259 419)  routing T_5_26.top_op_6 <X> T_5_26.lc_trk_g0_6
 (26 3)  (260 419)  (260 419)  routing T_5_26.lc_trk_g3_2 <X> T_5_26.wire_logic_cluster/lc_1/in_0
 (27 3)  (261 419)  (261 419)  routing T_5_26.lc_trk_g3_2 <X> T_5_26.wire_logic_cluster/lc_1/in_0
 (28 3)  (262 419)  (262 419)  routing T_5_26.lc_trk_g3_2 <X> T_5_26.wire_logic_cluster/lc_1/in_0
 (29 3)  (263 419)  (263 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (264 419)  (264 419)  routing T_5_26.lc_trk_g2_2 <X> T_5_26.wire_logic_cluster/lc_1/in_1
 (31 3)  (265 419)  (265 419)  routing T_5_26.lc_trk_g1_3 <X> T_5_26.wire_logic_cluster/lc_1/in_3
 (32 3)  (266 419)  (266 419)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (268 419)  (268 419)  routing T_5_26.lc_trk_g1_2 <X> T_5_26.input_2_1
 (35 3)  (269 419)  (269 419)  routing T_5_26.lc_trk_g1_2 <X> T_5_26.input_2_1
 (37 3)  (271 419)  (271 419)  LC_1 Logic Functioning bit
 (39 3)  (273 419)  (273 419)  LC_1 Logic Functioning bit
 (40 3)  (274 419)  (274 419)  LC_1 Logic Functioning bit
 (41 3)  (275 419)  (275 419)  LC_1 Logic Functioning bit
 (42 3)  (276 419)  (276 419)  LC_1 Logic Functioning bit
 (22 4)  (256 420)  (256 420)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (258 420)  (258 420)  routing T_5_26.top_op_3 <X> T_5_26.lc_trk_g1_3
 (21 5)  (255 421)  (255 421)  routing T_5_26.top_op_3 <X> T_5_26.lc_trk_g1_3
 (22 5)  (256 421)  (256 421)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (258 421)  (258 421)  routing T_5_26.top_op_2 <X> T_5_26.lc_trk_g1_2
 (25 5)  (259 421)  (259 421)  routing T_5_26.top_op_2 <X> T_5_26.lc_trk_g1_2
 (22 6)  (256 422)  (256 422)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (258 422)  (258 422)  routing T_5_26.top_op_7 <X> T_5_26.lc_trk_g1_7
 (26 6)  (260 422)  (260 422)  routing T_5_26.lc_trk_g0_5 <X> T_5_26.wire_logic_cluster/lc_3/in_0
 (29 6)  (263 422)  (263 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (264 422)  (264 422)  routing T_5_26.lc_trk_g0_6 <X> T_5_26.wire_logic_cluster/lc_3/in_1
 (32 6)  (266 422)  (266 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (268 422)  (268 422)  routing T_5_26.lc_trk_g1_3 <X> T_5_26.wire_logic_cluster/lc_3/in_3
 (35 6)  (269 422)  (269 422)  routing T_5_26.lc_trk_g1_4 <X> T_5_26.input_2_3
 (36 6)  (270 422)  (270 422)  LC_3 Logic Functioning bit
 (38 6)  (272 422)  (272 422)  LC_3 Logic Functioning bit
 (39 6)  (273 422)  (273 422)  LC_3 Logic Functioning bit
 (40 6)  (274 422)  (274 422)  LC_3 Logic Functioning bit
 (41 6)  (275 422)  (275 422)  LC_3 Logic Functioning bit
 (43 6)  (277 422)  (277 422)  LC_3 Logic Functioning bit
 (14 7)  (248 423)  (248 423)  routing T_5_26.top_op_4 <X> T_5_26.lc_trk_g1_4
 (15 7)  (249 423)  (249 423)  routing T_5_26.top_op_4 <X> T_5_26.lc_trk_g1_4
 (17 7)  (251 423)  (251 423)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (21 7)  (255 423)  (255 423)  routing T_5_26.top_op_7 <X> T_5_26.lc_trk_g1_7
 (29 7)  (263 423)  (263 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (264 423)  (264 423)  routing T_5_26.lc_trk_g0_6 <X> T_5_26.wire_logic_cluster/lc_3/in_1
 (31 7)  (265 423)  (265 423)  routing T_5_26.lc_trk_g1_3 <X> T_5_26.wire_logic_cluster/lc_3/in_3
 (32 7)  (266 423)  (266 423)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (268 423)  (268 423)  routing T_5_26.lc_trk_g1_4 <X> T_5_26.input_2_3
 (36 7)  (270 423)  (270 423)  LC_3 Logic Functioning bit
 (38 7)  (272 423)  (272 423)  LC_3 Logic Functioning bit
 (43 7)  (277 423)  (277 423)  LC_3 Logic Functioning bit
 (17 8)  (251 424)  (251 424)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (252 424)  (252 424)  routing T_5_26.wire_logic_cluster/lc_1/out <X> T_5_26.lc_trk_g2_1
 (25 8)  (259 424)  (259 424)  routing T_5_26.rgt_op_2 <X> T_5_26.lc_trk_g2_2
 (26 8)  (260 424)  (260 424)  routing T_5_26.lc_trk_g1_7 <X> T_5_26.wire_logic_cluster/lc_4/in_0
 (28 8)  (262 424)  (262 424)  routing T_5_26.lc_trk_g2_1 <X> T_5_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (263 424)  (263 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (266 424)  (266 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (267 424)  (267 424)  routing T_5_26.lc_trk_g3_0 <X> T_5_26.wire_logic_cluster/lc_4/in_3
 (34 8)  (268 424)  (268 424)  routing T_5_26.lc_trk_g3_0 <X> T_5_26.wire_logic_cluster/lc_4/in_3
 (36 8)  (270 424)  (270 424)  LC_4 Logic Functioning bit
 (37 8)  (271 424)  (271 424)  LC_4 Logic Functioning bit
 (38 8)  (272 424)  (272 424)  LC_4 Logic Functioning bit
 (39 8)  (273 424)  (273 424)  LC_4 Logic Functioning bit
 (41 8)  (275 424)  (275 424)  LC_4 Logic Functioning bit
 (42 8)  (276 424)  (276 424)  LC_4 Logic Functioning bit
 (43 8)  (277 424)  (277 424)  LC_4 Logic Functioning bit
 (46 8)  (280 424)  (280 424)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (284 424)  (284 424)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (256 425)  (256 425)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (258 425)  (258 425)  routing T_5_26.rgt_op_2 <X> T_5_26.lc_trk_g2_2
 (26 9)  (260 425)  (260 425)  routing T_5_26.lc_trk_g1_7 <X> T_5_26.wire_logic_cluster/lc_4/in_0
 (27 9)  (261 425)  (261 425)  routing T_5_26.lc_trk_g1_7 <X> T_5_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (263 425)  (263 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (36 9)  (270 425)  (270 425)  LC_4 Logic Functioning bit
 (37 9)  (271 425)  (271 425)  LC_4 Logic Functioning bit
 (38 9)  (272 425)  (272 425)  LC_4 Logic Functioning bit
 (39 9)  (273 425)  (273 425)  LC_4 Logic Functioning bit
 (40 9)  (274 425)  (274 425)  LC_4 Logic Functioning bit
 (41 9)  (275 425)  (275 425)  LC_4 Logic Functioning bit
 (42 9)  (276 425)  (276 425)  LC_4 Logic Functioning bit
 (43 9)  (277 425)  (277 425)  LC_4 Logic Functioning bit
 (8 11)  (242 427)  (242 427)  routing T_5_26.sp4_h_r_1 <X> T_5_26.sp4_v_t_42
 (9 11)  (243 427)  (243 427)  routing T_5_26.sp4_h_r_1 <X> T_5_26.sp4_v_t_42
 (10 11)  (244 427)  (244 427)  routing T_5_26.sp4_h_r_1 <X> T_5_26.sp4_v_t_42
 (15 13)  (249 429)  (249 429)  routing T_5_26.sp4_v_t_29 <X> T_5_26.lc_trk_g3_0
 (16 13)  (250 429)  (250 429)  routing T_5_26.sp4_v_t_29 <X> T_5_26.lc_trk_g3_0
 (17 13)  (251 429)  (251 429)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (22 13)  (256 429)  (256 429)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (257 429)  (257 429)  routing T_5_26.sp4_v_b_42 <X> T_5_26.lc_trk_g3_2
 (24 13)  (258 429)  (258 429)  routing T_5_26.sp4_v_b_42 <X> T_5_26.lc_trk_g3_2


LogicTile_6_26

 (26 0)  (314 416)  (314 416)  routing T_6_26.lc_trk_g0_6 <X> T_6_26.wire_logic_cluster/lc_0/in_0
 (27 0)  (315 416)  (315 416)  routing T_6_26.lc_trk_g3_4 <X> T_6_26.wire_logic_cluster/lc_0/in_1
 (28 0)  (316 416)  (316 416)  routing T_6_26.lc_trk_g3_4 <X> T_6_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 416)  (317 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (318 416)  (318 416)  routing T_6_26.lc_trk_g3_4 <X> T_6_26.wire_logic_cluster/lc_0/in_1
 (31 0)  (319 416)  (319 416)  routing T_6_26.lc_trk_g0_5 <X> T_6_26.wire_logic_cluster/lc_0/in_3
 (32 0)  (320 416)  (320 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (44 0)  (332 416)  (332 416)  LC_0 Logic Functioning bit
 (46 0)  (334 416)  (334 416)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (26 1)  (314 417)  (314 417)  routing T_6_26.lc_trk_g0_6 <X> T_6_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 417)  (317 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (40 1)  (328 417)  (328 417)  LC_0 Logic Functioning bit
 (42 1)  (330 417)  (330 417)  LC_0 Logic Functioning bit
 (50 1)  (338 417)  (338 417)  Carry_In_Mux bit 

 (15 2)  (303 418)  (303 418)  routing T_6_26.sp4_h_r_21 <X> T_6_26.lc_trk_g0_5
 (16 2)  (304 418)  (304 418)  routing T_6_26.sp4_h_r_21 <X> T_6_26.lc_trk_g0_5
 (17 2)  (305 418)  (305 418)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (306 418)  (306 418)  routing T_6_26.sp4_h_r_21 <X> T_6_26.lc_trk_g0_5
 (25 2)  (313 418)  (313 418)  routing T_6_26.wire_logic_cluster/lc_6/out <X> T_6_26.lc_trk_g0_6
 (26 2)  (314 418)  (314 418)  routing T_6_26.lc_trk_g0_5 <X> T_6_26.wire_logic_cluster/lc_1/in_0
 (27 2)  (315 418)  (315 418)  routing T_6_26.lc_trk_g3_5 <X> T_6_26.wire_logic_cluster/lc_1/in_1
 (28 2)  (316 418)  (316 418)  routing T_6_26.lc_trk_g3_5 <X> T_6_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 418)  (317 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (318 418)  (318 418)  routing T_6_26.lc_trk_g3_5 <X> T_6_26.wire_logic_cluster/lc_1/in_1
 (31 2)  (319 418)  (319 418)  routing T_6_26.lc_trk_g0_6 <X> T_6_26.wire_logic_cluster/lc_1/in_3
 (32 2)  (320 418)  (320 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (35 2)  (323 418)  (323 418)  routing T_6_26.lc_trk_g2_5 <X> T_6_26.input_2_1
 (37 2)  (325 418)  (325 418)  LC_1 Logic Functioning bit
 (39 2)  (327 418)  (327 418)  LC_1 Logic Functioning bit
 (44 2)  (332 418)  (332 418)  LC_1 Logic Functioning bit
 (18 3)  (306 419)  (306 419)  routing T_6_26.sp4_h_r_21 <X> T_6_26.lc_trk_g0_5
 (22 3)  (310 419)  (310 419)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (29 3)  (317 419)  (317 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (319 419)  (319 419)  routing T_6_26.lc_trk_g0_6 <X> T_6_26.wire_logic_cluster/lc_1/in_3
 (32 3)  (320 419)  (320 419)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (321 419)  (321 419)  routing T_6_26.lc_trk_g2_5 <X> T_6_26.input_2_1
 (46 3)  (334 419)  (334 419)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (26 4)  (314 420)  (314 420)  routing T_6_26.lc_trk_g3_5 <X> T_6_26.wire_logic_cluster/lc_2/in_0
 (28 4)  (316 420)  (316 420)  routing T_6_26.lc_trk_g2_5 <X> T_6_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 420)  (317 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (318 420)  (318 420)  routing T_6_26.lc_trk_g2_5 <X> T_6_26.wire_logic_cluster/lc_2/in_1
 (35 4)  (323 420)  (323 420)  routing T_6_26.lc_trk_g2_6 <X> T_6_26.input_2_2
 (39 4)  (327 420)  (327 420)  LC_2 Logic Functioning bit
 (40 4)  (328 420)  (328 420)  LC_2 Logic Functioning bit
 (44 4)  (332 420)  (332 420)  LC_2 Logic Functioning bit
 (27 5)  (315 421)  (315 421)  routing T_6_26.lc_trk_g3_5 <X> T_6_26.wire_logic_cluster/lc_2/in_0
 (28 5)  (316 421)  (316 421)  routing T_6_26.lc_trk_g3_5 <X> T_6_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 421)  (317 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (32 5)  (320 421)  (320 421)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (321 421)  (321 421)  routing T_6_26.lc_trk_g2_6 <X> T_6_26.input_2_2
 (35 5)  (323 421)  (323 421)  routing T_6_26.lc_trk_g2_6 <X> T_6_26.input_2_2
 (38 5)  (326 421)  (326 421)  LC_2 Logic Functioning bit
 (41 5)  (329 421)  (329 421)  LC_2 Logic Functioning bit
 (27 6)  (315 422)  (315 422)  routing T_6_26.lc_trk_g3_7 <X> T_6_26.wire_logic_cluster/lc_3/in_1
 (28 6)  (316 422)  (316 422)  routing T_6_26.lc_trk_g3_7 <X> T_6_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (317 422)  (317 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (318 422)  (318 422)  routing T_6_26.lc_trk_g3_7 <X> T_6_26.wire_logic_cluster/lc_3/in_1
 (44 6)  (332 422)  (332 422)  LC_3 Logic Functioning bit
 (30 7)  (318 423)  (318 423)  routing T_6_26.lc_trk_g3_7 <X> T_6_26.wire_logic_cluster/lc_3/in_1
 (28 8)  (316 424)  (316 424)  routing T_6_26.lc_trk_g2_5 <X> T_6_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 424)  (317 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (318 424)  (318 424)  routing T_6_26.lc_trk_g2_5 <X> T_6_26.wire_logic_cluster/lc_4/in_1
 (44 8)  (332 424)  (332 424)  LC_4 Logic Functioning bit
 (32 9)  (320 425)  (320 425)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (321 425)  (321 425)  routing T_6_26.lc_trk_g3_1 <X> T_6_26.input_2_4
 (34 9)  (322 425)  (322 425)  routing T_6_26.lc_trk_g3_1 <X> T_6_26.input_2_4
 (16 10)  (304 426)  (304 426)  routing T_6_26.sp12_v_t_10 <X> T_6_26.lc_trk_g2_5
 (17 10)  (305 426)  (305 426)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (27 10)  (315 426)  (315 426)  routing T_6_26.lc_trk_g3_3 <X> T_6_26.wire_logic_cluster/lc_5/in_1
 (28 10)  (316 426)  (316 426)  routing T_6_26.lc_trk_g3_3 <X> T_6_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (317 426)  (317 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (35 10)  (323 426)  (323 426)  routing T_6_26.lc_trk_g2_5 <X> T_6_26.input_2_5
 (44 10)  (332 426)  (332 426)  LC_5 Logic Functioning bit
 (22 11)  (310 427)  (310 427)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (312 427)  (312 427)  routing T_6_26.tnl_op_6 <X> T_6_26.lc_trk_g2_6
 (25 11)  (313 427)  (313 427)  routing T_6_26.tnl_op_6 <X> T_6_26.lc_trk_g2_6
 (30 11)  (318 427)  (318 427)  routing T_6_26.lc_trk_g3_3 <X> T_6_26.wire_logic_cluster/lc_5/in_1
 (32 11)  (320 427)  (320 427)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (321 427)  (321 427)  routing T_6_26.lc_trk_g2_5 <X> T_6_26.input_2_5
 (15 12)  (303 428)  (303 428)  routing T_6_26.sp4_v_t_28 <X> T_6_26.lc_trk_g3_1
 (16 12)  (304 428)  (304 428)  routing T_6_26.sp4_v_t_28 <X> T_6_26.lc_trk_g3_1
 (17 12)  (305 428)  (305 428)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (21 12)  (309 428)  (309 428)  routing T_6_26.sp4_v_t_14 <X> T_6_26.lc_trk_g3_3
 (22 12)  (310 428)  (310 428)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (311 428)  (311 428)  routing T_6_26.sp4_v_t_14 <X> T_6_26.lc_trk_g3_3
 (32 12)  (320 428)  (320 428)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (324 428)  (324 428)  LC_6 Logic Functioning bit
 (37 12)  (325 428)  (325 428)  LC_6 Logic Functioning bit
 (38 12)  (326 428)  (326 428)  LC_6 Logic Functioning bit
 (39 12)  (327 428)  (327 428)  LC_6 Logic Functioning bit
 (46 12)  (334 428)  (334 428)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (51 12)  (339 428)  (339 428)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (53 12)  (341 428)  (341 428)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (36 13)  (324 429)  (324 429)  LC_6 Logic Functioning bit
 (37 13)  (325 429)  (325 429)  LC_6 Logic Functioning bit
 (38 13)  (326 429)  (326 429)  LC_6 Logic Functioning bit
 (39 13)  (327 429)  (327 429)  LC_6 Logic Functioning bit
 (46 13)  (334 429)  (334 429)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (15 14)  (303 430)  (303 430)  routing T_6_26.tnl_op_5 <X> T_6_26.lc_trk_g3_5
 (17 14)  (305 430)  (305 430)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (22 14)  (310 430)  (310 430)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (312 430)  (312 430)  routing T_6_26.tnl_op_7 <X> T_6_26.lc_trk_g3_7
 (14 15)  (302 431)  (302 431)  routing T_6_26.tnl_op_4 <X> T_6_26.lc_trk_g3_4
 (15 15)  (303 431)  (303 431)  routing T_6_26.tnl_op_4 <X> T_6_26.lc_trk_g3_4
 (17 15)  (305 431)  (305 431)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (18 15)  (306 431)  (306 431)  routing T_6_26.tnl_op_5 <X> T_6_26.lc_trk_g3_5
 (21 15)  (309 431)  (309 431)  routing T_6_26.tnl_op_7 <X> T_6_26.lc_trk_g3_7


RAM_Tile_8_26

 (8 7)  (404 423)  (404 423)  routing T_8_26.sp4_h_l_41 <X> T_8_26.sp4_v_t_41


LogicTile_9_26

 (8 3)  (446 419)  (446 419)  routing T_9_26.sp4_h_l_36 <X> T_9_26.sp4_v_t_36
 (12 7)  (450 423)  (450 423)  routing T_9_26.sp4_h_l_40 <X> T_9_26.sp4_v_t_40
 (6 10)  (444 426)  (444 426)  routing T_9_26.sp4_h_l_36 <X> T_9_26.sp4_v_t_43
 (12 10)  (450 426)  (450 426)  routing T_9_26.sp4_v_t_39 <X> T_9_26.sp4_h_l_45
 (11 11)  (449 427)  (449 427)  routing T_9_26.sp4_v_t_39 <X> T_9_26.sp4_h_l_45
 (13 11)  (451 427)  (451 427)  routing T_9_26.sp4_v_t_39 <X> T_9_26.sp4_h_l_45


LogicTile_10_26

 (14 0)  (506 416)  (506 416)  routing T_10_26.wire_logic_cluster/lc_0/out <X> T_10_26.lc_trk_g0_0
 (32 0)  (524 416)  (524 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (526 416)  (526 416)  routing T_10_26.lc_trk_g1_0 <X> T_10_26.wire_logic_cluster/lc_0/in_3
 (40 0)  (532 416)  (532 416)  LC_0 Logic Functioning bit
 (41 0)  (533 416)  (533 416)  LC_0 Logic Functioning bit
 (42 0)  (534 416)  (534 416)  LC_0 Logic Functioning bit
 (43 0)  (535 416)  (535 416)  LC_0 Logic Functioning bit
 (45 0)  (537 416)  (537 416)  LC_0 Logic Functioning bit
 (17 1)  (509 417)  (509 417)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (40 1)  (532 417)  (532 417)  LC_0 Logic Functioning bit
 (41 1)  (533 417)  (533 417)  LC_0 Logic Functioning bit
 (42 1)  (534 417)  (534 417)  LC_0 Logic Functioning bit
 (43 1)  (535 417)  (535 417)  LC_0 Logic Functioning bit
 (0 2)  (492 418)  (492 418)  routing T_10_26.glb_netwk_6 <X> T_10_26.wire_logic_cluster/lc_7/clk
 (1 2)  (493 418)  (493 418)  routing T_10_26.glb_netwk_6 <X> T_10_26.wire_logic_cluster/lc_7/clk
 (2 2)  (494 418)  (494 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 3)  (506 419)  (506 419)  routing T_10_26.top_op_4 <X> T_10_26.lc_trk_g0_4
 (15 3)  (507 419)  (507 419)  routing T_10_26.top_op_4 <X> T_10_26.lc_trk_g0_4
 (17 3)  (509 419)  (509 419)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (14 4)  (506 420)  (506 420)  routing T_10_26.wire_logic_cluster/lc_0/out <X> T_10_26.lc_trk_g1_0
 (27 4)  (519 420)  (519 420)  routing T_10_26.lc_trk_g1_0 <X> T_10_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 420)  (521 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (524 420)  (524 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 420)  (525 420)  routing T_10_26.lc_trk_g3_2 <X> T_10_26.wire_logic_cluster/lc_2/in_3
 (34 4)  (526 420)  (526 420)  routing T_10_26.lc_trk_g3_2 <X> T_10_26.wire_logic_cluster/lc_2/in_3
 (37 4)  (529 420)  (529 420)  LC_2 Logic Functioning bit
 (39 4)  (531 420)  (531 420)  LC_2 Logic Functioning bit
 (41 4)  (533 420)  (533 420)  LC_2 Logic Functioning bit
 (43 4)  (535 420)  (535 420)  LC_2 Logic Functioning bit
 (45 4)  (537 420)  (537 420)  LC_2 Logic Functioning bit
 (17 5)  (509 421)  (509 421)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (31 5)  (523 421)  (523 421)  routing T_10_26.lc_trk_g3_2 <X> T_10_26.wire_logic_cluster/lc_2/in_3
 (37 5)  (529 421)  (529 421)  LC_2 Logic Functioning bit
 (39 5)  (531 421)  (531 421)  LC_2 Logic Functioning bit
 (41 5)  (533 421)  (533 421)  LC_2 Logic Functioning bit
 (43 5)  (535 421)  (535 421)  LC_2 Logic Functioning bit
 (14 6)  (506 422)  (506 422)  routing T_10_26.wire_logic_cluster/lc_4/out <X> T_10_26.lc_trk_g1_4
 (15 6)  (507 422)  (507 422)  routing T_10_26.top_op_5 <X> T_10_26.lc_trk_g1_5
 (17 6)  (509 422)  (509 422)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (26 6)  (518 422)  (518 422)  routing T_10_26.lc_trk_g2_7 <X> T_10_26.wire_logic_cluster/lc_3/in_0
 (27 6)  (519 422)  (519 422)  routing T_10_26.lc_trk_g1_5 <X> T_10_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 422)  (521 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 422)  (522 422)  routing T_10_26.lc_trk_g1_5 <X> T_10_26.wire_logic_cluster/lc_3/in_1
 (32 6)  (524 422)  (524 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 422)  (525 422)  routing T_10_26.lc_trk_g2_2 <X> T_10_26.wire_logic_cluster/lc_3/in_3
 (37 6)  (529 422)  (529 422)  LC_3 Logic Functioning bit
 (38 6)  (530 422)  (530 422)  LC_3 Logic Functioning bit
 (39 6)  (531 422)  (531 422)  LC_3 Logic Functioning bit
 (40 6)  (532 422)  (532 422)  LC_3 Logic Functioning bit
 (41 6)  (533 422)  (533 422)  LC_3 Logic Functioning bit
 (42 6)  (534 422)  (534 422)  LC_3 Logic Functioning bit
 (43 6)  (535 422)  (535 422)  LC_3 Logic Functioning bit
 (17 7)  (509 423)  (509 423)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (510 423)  (510 423)  routing T_10_26.top_op_5 <X> T_10_26.lc_trk_g1_5
 (26 7)  (518 423)  (518 423)  routing T_10_26.lc_trk_g2_7 <X> T_10_26.wire_logic_cluster/lc_3/in_0
 (28 7)  (520 423)  (520 423)  routing T_10_26.lc_trk_g2_7 <X> T_10_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 423)  (521 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (523 423)  (523 423)  routing T_10_26.lc_trk_g2_2 <X> T_10_26.wire_logic_cluster/lc_3/in_3
 (32 7)  (524 423)  (524 423)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (526 423)  (526 423)  routing T_10_26.lc_trk_g1_0 <X> T_10_26.input_2_3
 (38 7)  (530 423)  (530 423)  LC_3 Logic Functioning bit
 (39 7)  (531 423)  (531 423)  LC_3 Logic Functioning bit
 (40 7)  (532 423)  (532 423)  LC_3 Logic Functioning bit
 (41 7)  (533 423)  (533 423)  LC_3 Logic Functioning bit
 (42 7)  (534 423)  (534 423)  LC_3 Logic Functioning bit
 (43 7)  (535 423)  (535 423)  LC_3 Logic Functioning bit
 (25 8)  (517 424)  (517 424)  routing T_10_26.wire_logic_cluster/lc_2/out <X> T_10_26.lc_trk_g2_2
 (26 8)  (518 424)  (518 424)  routing T_10_26.lc_trk_g1_5 <X> T_10_26.wire_logic_cluster/lc_4/in_0
 (28 8)  (520 424)  (520 424)  routing T_10_26.lc_trk_g2_5 <X> T_10_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 424)  (521 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 424)  (522 424)  routing T_10_26.lc_trk_g2_5 <X> T_10_26.wire_logic_cluster/lc_4/in_1
 (31 8)  (523 424)  (523 424)  routing T_10_26.lc_trk_g1_4 <X> T_10_26.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 424)  (524 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (526 424)  (526 424)  routing T_10_26.lc_trk_g1_4 <X> T_10_26.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 424)  (528 424)  LC_4 Logic Functioning bit
 (37 8)  (529 424)  (529 424)  LC_4 Logic Functioning bit
 (39 8)  (531 424)  (531 424)  LC_4 Logic Functioning bit
 (41 8)  (533 424)  (533 424)  LC_4 Logic Functioning bit
 (45 8)  (537 424)  (537 424)  LC_4 Logic Functioning bit
 (50 8)  (542 424)  (542 424)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (514 425)  (514 425)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (27 9)  (519 425)  (519 425)  routing T_10_26.lc_trk_g1_5 <X> T_10_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 425)  (521 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (36 9)  (528 425)  (528 425)  LC_4 Logic Functioning bit
 (37 9)  (529 425)  (529 425)  LC_4 Logic Functioning bit
 (40 9)  (532 425)  (532 425)  LC_4 Logic Functioning bit
 (16 10)  (508 426)  (508 426)  routing T_10_26.sp4_v_b_37 <X> T_10_26.lc_trk_g2_5
 (17 10)  (509 426)  (509 426)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (510 426)  (510 426)  routing T_10_26.sp4_v_b_37 <X> T_10_26.lc_trk_g2_5
 (21 10)  (513 426)  (513 426)  routing T_10_26.wire_logic_cluster/lc_7/out <X> T_10_26.lc_trk_g2_7
 (22 10)  (514 426)  (514 426)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (10 11)  (502 427)  (502 427)  routing T_10_26.sp4_h_l_39 <X> T_10_26.sp4_v_t_42
 (18 11)  (510 427)  (510 427)  routing T_10_26.sp4_v_b_37 <X> T_10_26.lc_trk_g2_5
 (25 12)  (517 428)  (517 428)  routing T_10_26.wire_logic_cluster/lc_2/out <X> T_10_26.lc_trk_g3_2
 (27 12)  (519 428)  (519 428)  routing T_10_26.lc_trk_g3_2 <X> T_10_26.wire_logic_cluster/lc_6/in_1
 (28 12)  (520 428)  (520 428)  routing T_10_26.lc_trk_g3_2 <X> T_10_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 428)  (521 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (523 428)  (523 428)  routing T_10_26.lc_trk_g1_4 <X> T_10_26.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 428)  (524 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (526 428)  (526 428)  routing T_10_26.lc_trk_g1_4 <X> T_10_26.wire_logic_cluster/lc_6/in_3
 (37 12)  (529 428)  (529 428)  LC_6 Logic Functioning bit
 (39 12)  (531 428)  (531 428)  LC_6 Logic Functioning bit
 (40 12)  (532 428)  (532 428)  LC_6 Logic Functioning bit
 (41 12)  (533 428)  (533 428)  LC_6 Logic Functioning bit
 (42 12)  (534 428)  (534 428)  LC_6 Logic Functioning bit
 (43 12)  (535 428)  (535 428)  LC_6 Logic Functioning bit
 (22 13)  (514 429)  (514 429)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (29 13)  (521 429)  (521 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (522 429)  (522 429)  routing T_10_26.lc_trk_g3_2 <X> T_10_26.wire_logic_cluster/lc_6/in_1
 (36 13)  (528 429)  (528 429)  LC_6 Logic Functioning bit
 (37 13)  (529 429)  (529 429)  LC_6 Logic Functioning bit
 (38 13)  (530 429)  (530 429)  LC_6 Logic Functioning bit
 (39 13)  (531 429)  (531 429)  LC_6 Logic Functioning bit
 (40 13)  (532 429)  (532 429)  LC_6 Logic Functioning bit
 (41 13)  (533 429)  (533 429)  LC_6 Logic Functioning bit
 (42 13)  (534 429)  (534 429)  LC_6 Logic Functioning bit
 (43 13)  (535 429)  (535 429)  LC_6 Logic Functioning bit
 (26 14)  (518 430)  (518 430)  routing T_10_26.lc_trk_g2_7 <X> T_10_26.wire_logic_cluster/lc_7/in_0
 (27 14)  (519 430)  (519 430)  routing T_10_26.lc_trk_g1_5 <X> T_10_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 430)  (521 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 430)  (522 430)  routing T_10_26.lc_trk_g1_5 <X> T_10_26.wire_logic_cluster/lc_7/in_1
 (31 14)  (523 430)  (523 430)  routing T_10_26.lc_trk_g0_4 <X> T_10_26.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 430)  (524 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (528 430)  (528 430)  LC_7 Logic Functioning bit
 (43 14)  (535 430)  (535 430)  LC_7 Logic Functioning bit
 (45 14)  (537 430)  (537 430)  LC_7 Logic Functioning bit
 (50 14)  (542 430)  (542 430)  Cascade bit: LH_LC07_inmux02_5

 (26 15)  (518 431)  (518 431)  routing T_10_26.lc_trk_g2_7 <X> T_10_26.wire_logic_cluster/lc_7/in_0
 (28 15)  (520 431)  (520 431)  routing T_10_26.lc_trk_g2_7 <X> T_10_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 431)  (521 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (37 15)  (529 431)  (529 431)  LC_7 Logic Functioning bit
 (38 15)  (530 431)  (530 431)  LC_7 Logic Functioning bit
 (40 15)  (532 431)  (532 431)  LC_7 Logic Functioning bit
 (41 15)  (533 431)  (533 431)  LC_7 Logic Functioning bit
 (42 15)  (534 431)  (534 431)  LC_7 Logic Functioning bit


LogicTile_24_26

 (31 2)  (1283 418)  (1283 418)  routing T_24_26.lc_trk_g0_6 <X> T_24_26.wire_logic_cluster/lc_1/in_3
 (32 2)  (1284 418)  (1284 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (1288 418)  (1288 418)  LC_1 Logic Functioning bit
 (37 2)  (1289 418)  (1289 418)  LC_1 Logic Functioning bit
 (38 2)  (1290 418)  (1290 418)  LC_1 Logic Functioning bit
 (39 2)  (1291 418)  (1291 418)  LC_1 Logic Functioning bit
 (46 2)  (1298 418)  (1298 418)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (51 2)  (1303 418)  (1303 418)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (22 3)  (1274 419)  (1274 419)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (31 3)  (1283 419)  (1283 419)  routing T_24_26.lc_trk_g0_6 <X> T_24_26.wire_logic_cluster/lc_1/in_3
 (36 3)  (1288 419)  (1288 419)  LC_1 Logic Functioning bit
 (37 3)  (1289 419)  (1289 419)  LC_1 Logic Functioning bit
 (38 3)  (1290 419)  (1290 419)  LC_1 Logic Functioning bit
 (39 3)  (1291 419)  (1291 419)  LC_1 Logic Functioning bit
 (0 10)  (1252 426)  (1252 426)  routing T_24_26.glb_netwk_3 <X> T_24_26.glb2local_2
 (1 10)  (1253 426)  (1253 426)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_3 glb2local_2
 (0 11)  (1252 427)  (1252 427)  routing T_24_26.glb_netwk_3 <X> T_24_26.glb2local_2


LogicTile_27_26

 (6 2)  (1408 418)  (1408 418)  routing T_27_26.sp4_h_l_42 <X> T_27_26.sp4_v_t_37


IO_Tile_0_25

 (16 0)  (1 400)  (1 400)  IOB_0 IO Functioning bit
 (3 1)  (14 401)  (14 401)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 403)  (0 403)  IOB_0 IO Functioning bit
 (4 4)  (13 404)  (13 404)  routing T_0_25.span4_horz_12 <X> T_0_25.lc_trk_g0_4
 (13 4)  (4 404)  (4 404)  routing T_0_25.lc_trk_g0_4 <X> T_0_25.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 404)  (1 404)  IOB_0 IO Functioning bit
 (4 5)  (13 405)  (13 405)  routing T_0_25.span4_horz_12 <X> T_0_25.lc_trk_g0_4
 (6 5)  (11 405)  (11 405)  routing T_0_25.span4_horz_12 <X> T_0_25.lc_trk_g0_4
 (7 5)  (10 405)  (10 405)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_12 lc_trk_g0_4
 (13 5)  (4 405)  (4 405)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 406)  (15 406)  IO control bit: IOLEFT_REN_0

 (12 10)  (5 410)  (5 410)  routing T_0_25.lc_trk_g1_4 <X> T_0_25.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 410)  (4 410)  routing T_0_25.lc_trk_g1_4 <X> T_0_25.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 410)  (1 410)  IOB_1 IO Functioning bit
 (13 11)  (4 411)  (4 411)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (13 413)  (13 413)  routing T_0_25.span4_vert_b_4 <X> T_0_25.lc_trk_g1_4
 (5 13)  (12 413)  (12 413)  routing T_0_25.span4_vert_b_4 <X> T_0_25.lc_trk_g1_4
 (7 13)  (10 413)  (10 413)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_4 lc_trk_g1_4
 (17 13)  (0 413)  (0 413)  IOB_1 IO Functioning bit
 (16 14)  (1 414)  (1 414)  IOB_1 IO Functioning bit


LogicTile_1_25



LogicTile_2_25



LogicTile_3_25

 (10 1)  (136 401)  (136 401)  routing T_3_25.sp4_h_r_8 <X> T_3_25.sp4_v_b_1
 (8 2)  (134 402)  (134 402)  routing T_3_25.sp4_h_r_1 <X> T_3_25.sp4_h_l_36


LogicTile_4_25



LogicTile_5_25

 (7 10)  (241 410)  (241 410)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_6_25

 (8 0)  (296 400)  (296 400)  routing T_6_25.sp4_v_b_1 <X> T_6_25.sp4_h_r_1
 (9 0)  (297 400)  (297 400)  routing T_6_25.sp4_v_b_1 <X> T_6_25.sp4_h_r_1
 (7 10)  (295 410)  (295 410)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_7_25

 (8 2)  (350 402)  (350 402)  routing T_7_25.sp4_v_t_36 <X> T_7_25.sp4_h_l_36
 (9 2)  (351 402)  (351 402)  routing T_7_25.sp4_v_t_36 <X> T_7_25.sp4_h_l_36
 (12 10)  (354 410)  (354 410)  routing T_7_25.sp4_v_t_45 <X> T_7_25.sp4_h_l_45
 (11 11)  (353 411)  (353 411)  routing T_7_25.sp4_v_t_45 <X> T_7_25.sp4_h_l_45


RAM_Tile_8_25



LogicTile_9_25

 (7 10)  (445 410)  (445 410)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_10_25

 (6 10)  (498 410)  (498 410)  routing T_10_25.sp4_h_l_36 <X> T_10_25.sp4_v_t_43
 (7 10)  (499 410)  (499 410)  Column buffer control bit: LH_colbuf_cntl_3

 (7 15)  (499 415)  (499 415)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_11_25



LogicTile_12_25



LogicTile_13_25



LogicTile_14_25



LogicTile_15_25



LogicTile_16_25



LogicTile_17_25



LogicTile_18_25



LogicTile_19_25



LogicTile_20_25



LogicTile_21_25



LogicTile_22_25



LogicTile_23_25



LogicTile_24_25

 (7 10)  (1259 410)  (1259 410)  Column buffer control bit: LH_colbuf_cntl_3



RAM_Tile_25_25



LogicTile_26_25



LogicTile_27_25



LogicTile_28_25



LogicTile_29_25



LogicTile_30_25



LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25



IO_Tile_0_24



LogicTile_1_24



LogicTile_2_24



LogicTile_3_24



LogicTile_4_24



LogicTile_5_24



LogicTile_6_24



LogicTile_7_24



RAM_Tile_8_24



LogicTile_9_24



LogicTile_10_24



LogicTile_11_24



LogicTile_12_24



LogicTile_13_24



LogicTile_14_24



LogicTile_15_24



LogicTile_16_24



LogicTile_17_24



LogicTile_18_24



LogicTile_19_24



LogicTile_20_24



LogicTile_21_24



LogicTile_22_24



LogicTile_23_24



LogicTile_24_24



RAM_Tile_25_24



LogicTile_26_24



LogicTile_27_24



LogicTile_28_24



LogicTile_29_24



LogicTile_30_24



LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24



IO_Tile_0_22

 (16 0)  (1 352)  (1 352)  IOB_0 IO Functioning bit
 (3 1)  (14 353)  (14 353)  IO control bit: IOLEFT_REN_1

 (4 1)  (13 353)  (13 353)  routing T_0_22.span12_horz_16 <X> T_0_22.lc_trk_g0_0
 (6 1)  (11 353)  (11 353)  routing T_0_22.span12_horz_16 <X> T_0_22.lc_trk_g0_0
 (7 1)  (10 353)  (10 353)  Enable bit of Mux _local_links/g0_mux_0 => span12_horz_16 lc_trk_g0_0
 (17 3)  (0 355)  (0 355)  IOB_0 IO Functioning bit
 (16 4)  (1 356)  (1 356)  IOB_0 IO Functioning bit
 (13 5)  (4 357)  (4 357)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 358)  (15 358)  IO control bit: IOLEFT_REN_0

 (14 7)  (3 359)  (3 359)  routing T_0_22.span4_vert_t_14 <X> T_0_22.span4_vert_b_2
 (4 8)  (13 360)  (13 360)  routing T_0_22.span4_horz_0 <X> T_0_22.lc_trk_g1_0
 (6 9)  (11 361)  (11 361)  routing T_0_22.span4_horz_0 <X> T_0_22.lc_trk_g1_0
 (7 9)  (10 361)  (10 361)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_0 lc_trk_g1_0
 (12 10)  (5 362)  (5 362)  routing T_0_22.lc_trk_g1_0 <X> T_0_22.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 362)  (1 362)  IOB_1 IO Functioning bit
 (13 11)  (4 363)  (4 363)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 365)  (0 365)  IOB_1 IO Functioning bit
 (16 14)  (1 366)  (1 366)  IOB_1 IO Functioning bit


LogicTile_4_22

 (3 2)  (183 354)  (183 354)  routing T_4_22.sp12_v_t_23 <X> T_4_22.sp12_h_l_23
 (5 2)  (185 354)  (185 354)  routing T_4_22.sp4_v_t_37 <X> T_4_22.sp4_h_l_37
 (6 3)  (186 355)  (186 355)  routing T_4_22.sp4_v_t_37 <X> T_4_22.sp4_h_l_37


LogicTile_10_22

 (3 8)  (495 360)  (495 360)  routing T_10_22.sp12_v_t_22 <X> T_10_22.sp12_v_b_1


IO_Tile_0_21

 (16 0)  (1 336)  (1 336)  IOB_0 IO Functioning bit
 (3 1)  (14 337)  (14 337)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 339)  (0 339)  IOB_0 IO Functioning bit
 (13 4)  (4 340)  (4 340)  routing T_0_21.lc_trk_g0_6 <X> T_0_21.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 340)  (1 340)  IOB_0 IO Functioning bit
 (12 5)  (5 341)  (5 341)  routing T_0_21.lc_trk_g0_6 <X> T_0_21.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 341)  (4 341)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 342)  (15 342)  IO control bit: IOLEFT_REN_0

 (4 7)  (13 343)  (13 343)  routing T_0_21.span4_vert_b_6 <X> T_0_21.lc_trk_g0_6
 (5 7)  (12 343)  (12 343)  routing T_0_21.span4_vert_b_6 <X> T_0_21.lc_trk_g0_6
 (7 7)  (10 343)  (10 343)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_b_6 lc_trk_g0_6
 (12 10)  (5 346)  (5 346)  routing T_0_21.lc_trk_g1_2 <X> T_0_21.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 346)  (1 346)  IOB_1 IO Functioning bit
 (5 11)  (12 347)  (12 347)  routing T_0_21.span4_horz_18 <X> T_0_21.lc_trk_g1_2
 (6 11)  (11 347)  (11 347)  routing T_0_21.span4_horz_18 <X> T_0_21.lc_trk_g1_2
 (7 11)  (10 347)  (10 347)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_18 lc_trk_g1_2
 (12 11)  (5 347)  (5 347)  routing T_0_21.lc_trk_g1_2 <X> T_0_21.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 347)  (4 347)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 349)  (0 349)  IOB_1 IO Functioning bit
 (16 14)  (1 350)  (1 350)  IOB_1 IO Functioning bit


LogicTile_3_21

 (8 10)  (134 346)  (134 346)  routing T_3_21.sp4_v_t_36 <X> T_3_21.sp4_h_l_42
 (9 10)  (135 346)  (135 346)  routing T_3_21.sp4_v_t_36 <X> T_3_21.sp4_h_l_42
 (10 10)  (136 346)  (136 346)  routing T_3_21.sp4_v_t_36 <X> T_3_21.sp4_h_l_42


LogicTile_6_21

 (9 3)  (297 339)  (297 339)  routing T_6_21.sp4_v_b_1 <X> T_6_21.sp4_v_t_36


IO_Tile_0_20

 (3 6)  (14 326)  (14 326)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 328)  (1 328)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (17 13)  (0 333)  (0 333)  IOB_1 IO Functioning bit


LogicTile_2_20

 (3 5)  (75 325)  (75 325)  routing T_2_20.sp12_h_l_23 <X> T_2_20.sp12_h_r_0


LogicTile_6_20

 (19 1)  (307 321)  (307 321)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (3 12)  (291 332)  (291 332)  routing T_6_20.sp12_v_b_1 <X> T_6_20.sp12_h_r_1
 (3 13)  (291 333)  (291 333)  routing T_6_20.sp12_v_b_1 <X> T_6_20.sp12_h_r_1
 (3 14)  (291 334)  (291 334)  routing T_6_20.sp12_v_b_1 <X> T_6_20.sp12_v_t_22


LogicTile_10_20

 (14 5)  (506 325)  (506 325)  routing T_10_20.sp12_h_r_16 <X> T_10_20.lc_trk_g1_0
 (16 5)  (508 325)  (508 325)  routing T_10_20.sp12_h_r_16 <X> T_10_20.lc_trk_g1_0
 (17 5)  (509 325)  (509 325)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (15 10)  (507 330)  (507 330)  routing T_10_20.sp12_v_t_2 <X> T_10_20.lc_trk_g2_5
 (17 10)  (509 330)  (509 330)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_2 lc_trk_g2_5
 (18 10)  (510 330)  (510 330)  routing T_10_20.sp12_v_t_2 <X> T_10_20.lc_trk_g2_5
 (18 11)  (510 331)  (510 331)  routing T_10_20.sp12_v_t_2 <X> T_10_20.lc_trk_g2_5
 (27 12)  (519 332)  (519 332)  routing T_10_20.lc_trk_g1_0 <X> T_10_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 332)  (521 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (523 332)  (523 332)  routing T_10_20.lc_trk_g2_5 <X> T_10_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 332)  (524 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 332)  (525 332)  routing T_10_20.lc_trk_g2_5 <X> T_10_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 332)  (528 332)  LC_6 Logic Functioning bit
 (38 12)  (530 332)  (530 332)  LC_6 Logic Functioning bit
 (52 12)  (544 332)  (544 332)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (36 13)  (528 333)  (528 333)  LC_6 Logic Functioning bit
 (38 13)  (530 333)  (530 333)  LC_6 Logic Functioning bit


LogicTile_18_20

 (3 15)  (931 335)  (931 335)  routing T_18_20.sp12_h_l_22 <X> T_18_20.sp12_v_t_22


IO_Tile_0_18

 (16 0)  (1 288)  (1 288)  IOB_0 IO Functioning bit
 (17 3)  (0 291)  (0 291)  IOB_0 IO Functioning bit
 (12 4)  (5 292)  (5 292)  routing T_0_18.lc_trk_g1_5 <X> T_0_18.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 292)  (4 292)  routing T_0_18.lc_trk_g1_5 <X> T_0_18.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 292)  (1 292)  IOB_0 IO Functioning bit
 (13 5)  (4 293)  (4 293)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (5 12)  (12 300)  (12 300)  routing T_0_18.span4_vert_b_5 <X> T_0_18.lc_trk_g1_5
 (7 12)  (10 300)  (10 300)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_5 lc_trk_g1_5
 (8 13)  (9 301)  (9 301)  routing T_0_18.span4_vert_b_5 <X> T_0_18.lc_trk_g1_5


IO_Tile_0_17

 (14 4)  (3 276)  (3 276)  routing T_0_17.lc_trk_g0_7 <X> T_0_17.wire_gbuf/in
 (15 4)  (2 276)  (2 276)  Enable bit of Mux _fablink/Mux => lc_trk_g0_7 wire_gbuf/in
 (15 5)  (2 277)  (2 277)  routing T_0_17.lc_trk_g0_7 <X> T_0_17.wire_gbuf/in
 (6 6)  (11 278)  (11 278)  routing T_0_17.span4_horz_7 <X> T_0_17.lc_trk_g0_7
 (7 6)  (10 278)  (10 278)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_7 lc_trk_g0_7
 (8 6)  (9 278)  (9 278)  routing T_0_17.span4_horz_7 <X> T_0_17.lc_trk_g0_7


LogicTile_4_17

 (10 10)  (190 282)  (190 282)  routing T_4_17.sp4_v_b_2 <X> T_4_17.sp4_h_l_42


IO_Tile_0_16

 (14 4)  (3 260)  (3 260)  routing T_0_16.lc_trk_g1_6 <X> T_0_16.wire_gbuf/in
 (15 4)  (2 260)  (2 260)  Enable bit of Mux _fablink/Mux => lc_trk_g1_6 wire_gbuf/in
 (14 5)  (3 261)  (3 261)  routing T_0_16.lc_trk_g1_6 <X> T_0_16.wire_gbuf/in
 (15 5)  (2 261)  (2 261)  routing T_0_16.lc_trk_g1_6 <X> T_0_16.wire_gbuf/in
 (4 15)  (13 271)  (13 271)  routing T_0_16.span4_vert_b_6 <X> T_0_16.lc_trk_g1_6
 (5 15)  (12 271)  (12 271)  routing T_0_16.span4_vert_b_6 <X> T_0_16.lc_trk_g1_6
 (7 15)  (10 271)  (10 271)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_b_6 lc_trk_g1_6


LogicTile_4_16

 (19 2)  (199 258)  (199 258)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


IO_Tile_0_15

 (11 2)  (6 242)  (6 242)  routing T_0_15.span4_horz_7 <X> T_0_15.span4_vert_t_13
 (12 2)  (5 242)  (5 242)  routing T_0_15.span4_horz_7 <X> T_0_15.span4_vert_t_13


LogicTile_4_15

 (9 10)  (189 250)  (189 250)  routing T_4_15.sp4_h_r_4 <X> T_4_15.sp4_h_l_42
 (10 10)  (190 250)  (190 250)  routing T_4_15.sp4_h_r_4 <X> T_4_15.sp4_h_l_42


LogicTile_5_15

 (1 3)  (235 243)  (235 243)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4


LogicTile_12_15

 (3 10)  (603 250)  (603 250)  routing T_12_15.sp12_h_r_1 <X> T_12_15.sp12_h_l_22
 (3 11)  (603 251)  (603 251)  routing T_12_15.sp12_h_r_1 <X> T_12_15.sp12_h_l_22


LogicTile_24_15

 (3 10)  (1255 250)  (1255 250)  routing T_24_15.sp12_v_t_22 <X> T_24_15.sp12_h_l_22


LogicTile_10_14

 (3 0)  (495 224)  (495 224)  routing T_10_14.sp12_v_t_23 <X> T_10_14.sp12_v_b_0


IO_Tile_0_13

 (11 6)  (6 214)  (6 214)  routing T_0_13.span4_horz_13 <X> T_0_13.span4_vert_t_14
 (12 6)  (5 214)  (5 214)  routing T_0_13.span4_horz_13 <X> T_0_13.span4_vert_t_14


LogicTile_3_13

 (5 2)  (131 210)  (131 210)  routing T_3_13.sp4_v_b_0 <X> T_3_13.sp4_h_l_37


LogicTile_3_12

 (19 0)  (145 192)  (145 192)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13


IO_Tile_0_9



LogicTile_1_9



LogicTile_2_9



LogicTile_3_9



LogicTile_4_9



LogicTile_5_9



LogicTile_6_9



LogicTile_7_9



RAM_Tile_8_9



LogicTile_9_9



LogicTile_10_9



LogicTile_11_9



LogicTile_12_9



LogicTile_13_9



LogicTile_14_9



LogicTile_15_9



LogicTile_16_9



LogicTile_17_9



LogicTile_18_9



LogicTile_19_9



LogicTile_20_9



LogicTile_21_9



LogicTile_22_9



LogicTile_23_9



LogicTile_24_9



RAM_Tile_25_9



LogicTile_26_9



LogicTile_27_9



LogicTile_28_9



LogicTile_29_9



LogicTile_30_9



LogicTile_31_9



LogicTile_32_9



IO_Tile_33_9



IO_Tile_0_8



LogicTile_1_8



LogicTile_2_8



LogicTile_3_8



LogicTile_4_8



LogicTile_5_8



LogicTile_6_8

 (3 14)  (291 142)  (291 142)  routing T_6_8.sp12_v_b_1 <X> T_6_8.sp12_v_t_22


LogicTile_7_8



RAM_Tile_8_8



LogicTile_9_8



LogicTile_10_8



LogicTile_11_8



LogicTile_12_8



LogicTile_13_8



LogicTile_14_8



LogicTile_15_8



LogicTile_16_8



LogicTile_17_8



LogicTile_18_8



LogicTile_19_8



LogicTile_20_8



LogicTile_21_8



LogicTile_22_8



LogicTile_23_8



LogicTile_24_8



RAM_Tile_25_8



LogicTile_26_8



LogicTile_27_8



LogicTile_28_8



LogicTile_29_8



LogicTile_30_8



LogicTile_31_8



LogicTile_32_8



IO_Tile_33_8



LogicTile_4_7

 (3 6)  (183 118)  (183 118)  routing T_4_7.sp12_h_r_0 <X> T_4_7.sp12_v_t_23
 (3 7)  (183 119)  (183 119)  routing T_4_7.sp12_h_r_0 <X> T_4_7.sp12_v_t_23


LogicTile_16_7

 (3 3)  (819 115)  (819 115)  routing T_16_7.sp12_v_b_0 <X> T_16_7.sp12_h_l_23


LogicTile_10_2

 (3 4)  (495 36)  (495 36)  routing T_10_2.sp12_v_t_23 <X> T_10_2.sp12_h_r_0


LogicTile_22_2

 (3 1)  (1147 33)  (1147 33)  routing T_22_2.sp12_h_l_23 <X> T_22_2.sp12_v_b_0


LogicTile_3_1

 (3 6)  (129 22)  (129 22)  routing T_3_1.sp12_h_r_0 <X> T_3_1.sp12_v_t_23
 (3 7)  (129 23)  (129 23)  routing T_3_1.sp12_h_r_0 <X> T_3_1.sp12_v_t_23


LogicTile_6_1

 (36 14)  (324 30)  (324 30)  LC_7 Logic Functioning bit
 (37 14)  (325 30)  (325 30)  LC_7 Logic Functioning bit
 (38 14)  (326 30)  (326 30)  LC_7 Logic Functioning bit
 (39 14)  (327 30)  (327 30)  LC_7 Logic Functioning bit
 (40 14)  (328 30)  (328 30)  LC_7 Logic Functioning bit
 (41 14)  (329 30)  (329 30)  LC_7 Logic Functioning bit
 (42 14)  (330 30)  (330 30)  LC_7 Logic Functioning bit
 (43 14)  (331 30)  (331 30)  LC_7 Logic Functioning bit
 (52 14)  (340 30)  (340 30)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (36 15)  (324 31)  (324 31)  LC_7 Logic Functioning bit
 (37 15)  (325 31)  (325 31)  LC_7 Logic Functioning bit
 (38 15)  (326 31)  (326 31)  LC_7 Logic Functioning bit
 (39 15)  (327 31)  (327 31)  LC_7 Logic Functioning bit
 (40 15)  (328 31)  (328 31)  LC_7 Logic Functioning bit
 (41 15)  (329 31)  (329 31)  LC_7 Logic Functioning bit
 (42 15)  (330 31)  (330 31)  LC_7 Logic Functioning bit
 (43 15)  (331 31)  (331 31)  LC_7 Logic Functioning bit
 (46 15)  (334 31)  (334 31)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_9_1

 (11 13)  (449 29)  (449 29)  routing T_9_1.sp4_h_l_38 <X> T_9_1.sp4_h_r_11
 (13 13)  (451 29)  (451 29)  routing T_9_1.sp4_h_l_38 <X> T_9_1.sp4_h_r_11


LogicTile_13_1

 (8 8)  (662 24)  (662 24)  routing T_13_1.sp4_h_l_46 <X> T_13_1.sp4_h_r_7
 (10 8)  (664 24)  (664 24)  routing T_13_1.sp4_h_l_46 <X> T_13_1.sp4_h_r_7


LogicTile_15_1

 (3 3)  (765 19)  (765 19)  routing T_15_1.sp12_v_b_0 <X> T_15_1.sp12_h_l_23


LogicTile_17_1

 (8 9)  (882 25)  (882 25)  routing T_17_1.sp4_h_l_42 <X> T_17_1.sp4_v_b_7
 (9 9)  (883 25)  (883 25)  routing T_17_1.sp4_h_l_42 <X> T_17_1.sp4_v_b_7


IO_Tile_13_0

 (15 4)  (691 11)  (691 11)  Enable bit of Mux _fablink/Mux => lc_trk_g1_4 fabout
 (14 5)  (690 10)  (690 10)  routing T_13_0.lc_trk_g1_4 <X> T_13_0.fabout
 (15 5)  (691 10)  (691 10)  routing T_13_0.lc_trk_g1_4 <X> T_13_0.fabout
 (4 13)  (670 2)  (670 2)  routing T_13_0.span4_horz_r_4 <X> T_13_0.lc_trk_g1_4
 (5 13)  (671 2)  (671 2)  routing T_13_0.span4_horz_r_4 <X> T_13_0.lc_trk_g1_4
 (7 13)  (673 2)  (673 2)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_4 lc_trk_g1_4


IO_Tile_14_0

 (2 4)  (734 11)  (734 11)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_7

 (3 5)  (735 10)  (735 10)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_6



IO_Tile_15_0

 (2 0)  (788 15)  (788 15)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_1

 (17 1)  (767 14)  (767 14)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (3 2)  (789 12)  (789 12)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_5

 (17 3)  (767 13)  (767 13)  IOB_0 IO Functioning bit
 (2 4)  (788 11)  (788 11)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_7

 (3 9)  (789 6)  (789 6)  IO control bit: IODOWN_IE_0



IO_Tile_16_0

 (11 0)  (849 15)  (849 15)  routing T_16_0.span4_horz_r_0 <X> T_16_0.span4_horz_l_12
 (3 2)  (843 12)  (843 12)  PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_5

 (17 9)  (821 6)  (821 6)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit


IO_Tile_17_0

 (0 2)  (897 12)  (897 12)  Enable bit of Mux _out_links/OutMux7_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_r_4
 (13 3)  (909 13)  (909 13)  routing T_17_0.span4_vert_7 <X> T_17_0.span4_horz_r_1
 (14 3)  (910 13)  (910 13)  routing T_17_0.span4_vert_7 <X> T_17_0.span4_horz_r_1
 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (3 9)  (901 6)  (901 6)  IO control bit: GIODOWN0_IE_0



IO_Tile_18_0

 (2 0)  (954 15)  (954 15)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_1

 (3 2)  (955 12)  (955 12)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_5



IO_Tile_20_0

 (5 4)  (1053 11)  (1053 11)  routing T_20_0.span4_horz_r_13 <X> T_20_0.lc_trk_g0_5
 (7 4)  (1055 11)  (1055 11)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_r_13 lc_trk_g0_5
 (8 4)  (1056 11)  (1056 11)  routing T_20_0.span4_horz_r_13 <X> T_20_0.lc_trk_g0_5
 (15 4)  (1073 11)  (1073 11)  Enable bit of Mux _fablink/Mux => lc_trk_g0_5 fabout
 (15 5)  (1073 10)  (1073 10)  routing T_20_0.lc_trk_g0_5 <X> T_20_0.fabout


IO_Tile_22_0

 (3 1)  (1171 14)  (1171 14)  IO control bit: BIODOWN_REN_1

 (5 2)  (1161 12)  (1161 12)  routing T_22_0.span12_vert_3 <X> T_22_0.lc_trk_g0_3
 (7 2)  (1163 12)  (1163 12)  Enable bit of Mux _local_links/g0_mux_3 => span12_vert_3 lc_trk_g0_3
 (8 2)  (1164 12)  (1164 12)  routing T_22_0.span12_vert_3 <X> T_22_0.lc_trk_g0_3
 (8 3)  (1164 13)  (1164 13)  routing T_22_0.span12_vert_3 <X> T_22_0.lc_trk_g0_3
 (16 10)  (1148 4)  (1148 4)  IOB_1 IO Functioning bit
 (12 11)  (1178 5)  (1178 5)  routing T_22_0.lc_trk_g0_3 <X> T_22_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1179 5)  (1179 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1149 2)  (1149 2)  IOB_1 IO Functioning bit
 (16 14)  (1148 0)  (1148 0)  IOB_1 IO Functioning bit

