Classic Timing Analyzer report for up_down_counter
Sat Jan 06 15:13:33 2018
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                               ;
+------------------------------+-------+---------------+------------------------------------------------+-----------+------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From      ; To         ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-----------+------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.788 ns                                       ; up_dn     ; memory[11] ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.056 ns                                       ; memory[2] ; dout[2]    ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.074 ns                                      ; din[10]   ; memory[10] ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memory[0] ; memory[11] ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;           ;            ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-----------+------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                           ;
+-------+------------------------------------------------+------------+------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From       ; To         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------+------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memory[0]  ; memory[11] ; clk        ; clk      ; None                        ; None                      ; 1.091 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memory[0]  ; memory[10] ; clk        ; clk      ; None                        ; None                      ; 1.056 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memory[1]  ; memory[11] ; clk        ; clk      ; None                        ; None                      ; 1.056 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memory[0]  ; memory[9]  ; clk        ; clk      ; None                        ; None                      ; 1.021 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memory[1]  ; memory[10] ; clk        ; clk      ; None                        ; None                      ; 1.021 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memory[2]  ; memory[11] ; clk        ; clk      ; None                        ; None                      ; 1.021 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memory[0]  ; memory[8]  ; clk        ; clk      ; None                        ; None                      ; 0.986 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memory[1]  ; memory[9]  ; clk        ; clk      ; None                        ; None                      ; 0.986 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memory[2]  ; memory[10] ; clk        ; clk      ; None                        ; None                      ; 0.986 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memory[3]  ; memory[11] ; clk        ; clk      ; None                        ; None                      ; 0.986 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memory[1]  ; memory[8]  ; clk        ; clk      ; None                        ; None                      ; 0.951 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memory[2]  ; memory[9]  ; clk        ; clk      ; None                        ; None                      ; 0.951 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memory[3]  ; memory[10] ; clk        ; clk      ; None                        ; None                      ; 0.951 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memory[4]  ; memory[11] ; clk        ; clk      ; None                        ; None                      ; 0.951 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memory[2]  ; memory[8]  ; clk        ; clk      ; None                        ; None                      ; 0.916 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memory[3]  ; memory[9]  ; clk        ; clk      ; None                        ; None                      ; 0.916 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memory[4]  ; memory[10] ; clk        ; clk      ; None                        ; None                      ; 0.916 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memory[5]  ; memory[11] ; clk        ; clk      ; None                        ; None                      ; 0.916 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memory[0]  ; memory[7]  ; clk        ; clk      ; None                        ; None                      ; 0.890 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memory[3]  ; memory[8]  ; clk        ; clk      ; None                        ; None                      ; 0.881 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memory[4]  ; memory[9]  ; clk        ; clk      ; None                        ; None                      ; 0.881 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memory[5]  ; memory[10] ; clk        ; clk      ; None                        ; None                      ; 0.881 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memory[6]  ; memory[11] ; clk        ; clk      ; None                        ; None                      ; 0.881 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memory[0]  ; memory[6]  ; clk        ; clk      ; None                        ; None                      ; 0.855 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memory[1]  ; memory[7]  ; clk        ; clk      ; None                        ; None                      ; 0.855 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memory[4]  ; memory[8]  ; clk        ; clk      ; None                        ; None                      ; 0.846 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memory[5]  ; memory[9]  ; clk        ; clk      ; None                        ; None                      ; 0.846 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memory[6]  ; memory[10] ; clk        ; clk      ; None                        ; None                      ; 0.846 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memory[0]  ; memory[5]  ; clk        ; clk      ; None                        ; None                      ; 0.820 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memory[1]  ; memory[6]  ; clk        ; clk      ; None                        ; None                      ; 0.820 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memory[2]  ; memory[7]  ; clk        ; clk      ; None                        ; None                      ; 0.820 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memory[7]  ; memory[11] ; clk        ; clk      ; None                        ; None                      ; 0.819 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memory[5]  ; memory[8]  ; clk        ; clk      ; None                        ; None                      ; 0.811 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memory[6]  ; memory[9]  ; clk        ; clk      ; None                        ; None                      ; 0.811 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memory[0]  ; memory[4]  ; clk        ; clk      ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memory[1]  ; memory[5]  ; clk        ; clk      ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memory[2]  ; memory[6]  ; clk        ; clk      ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memory[3]  ; memory[7]  ; clk        ; clk      ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memory[7]  ; memory[10] ; clk        ; clk      ; None                        ; None                      ; 0.784 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memory[6]  ; memory[8]  ; clk        ; clk      ; None                        ; None                      ; 0.776 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memory[0]  ; memory[3]  ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memory[1]  ; memory[4]  ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memory[2]  ; memory[5]  ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memory[3]  ; memory[6]  ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memory[4]  ; memory[7]  ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memory[8]  ; memory[11] ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memory[7]  ; memory[9]  ; clk        ; clk      ; None                        ; None                      ; 0.749 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memory[0]  ; memory[2]  ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memory[1]  ; memory[3]  ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memory[2]  ; memory[4]  ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memory[3]  ; memory[5]  ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memory[4]  ; memory[6]  ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memory[5]  ; memory[7]  ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memory[8]  ; memory[10] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memory[9]  ; memory[11] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memory[7]  ; memory[8]  ; clk        ; clk      ; None                        ; None                      ; 0.714 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memory[0]  ; memory[1]  ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memory[1]  ; memory[2]  ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memory[2]  ; memory[3]  ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memory[3]  ; memory[4]  ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memory[4]  ; memory[5]  ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memory[5]  ; memory[6]  ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memory[6]  ; memory[7]  ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memory[8]  ; memory[9]  ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memory[9]  ; memory[10] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memory[10] ; memory[11] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memory[0]  ; memory[0]  ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memory[1]  ; memory[1]  ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memory[2]  ; memory[2]  ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memory[3]  ; memory[3]  ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memory[4]  ; memory[4]  ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memory[5]  ; memory[5]  ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memory[6]  ; memory[6]  ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memory[7]  ; memory[7]  ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memory[8]  ; memory[8]  ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memory[9]  ; memory[9]  ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memory[10] ; memory[10] ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memory[11] ; memory[11] ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
+-------+------------------------------------------------+------------+------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------+
; tsu                                                                 ;
+-------+--------------+------------+---------+------------+----------+
; Slack ; Required tsu ; Actual tsu ; From    ; To         ; To Clock ;
+-------+--------------+------------+---------+------------+----------+
; N/A   ; None         ; 3.788 ns   ; up_dn   ; memory[11] ; clk      ;
; N/A   ; None         ; 3.753 ns   ; up_dn   ; memory[10] ; clk      ;
; N/A   ; None         ; 3.718 ns   ; up_dn   ; memory[9]  ; clk      ;
; N/A   ; None         ; 3.683 ns   ; up_dn   ; memory[8]  ; clk      ;
; N/A   ; None         ; 3.587 ns   ; up_dn   ; memory[7]  ; clk      ;
; N/A   ; None         ; 3.552 ns   ; up_dn   ; memory[6]  ; clk      ;
; N/A   ; None         ; 3.517 ns   ; up_dn   ; memory[5]  ; clk      ;
; N/A   ; None         ; 3.482 ns   ; up_dn   ; memory[4]  ; clk      ;
; N/A   ; None         ; 3.462 ns   ; ld      ; memory[0]  ; clk      ;
; N/A   ; None         ; 3.462 ns   ; ld      ; memory[1]  ; clk      ;
; N/A   ; None         ; 3.462 ns   ; ld      ; memory[2]  ; clk      ;
; N/A   ; None         ; 3.462 ns   ; ld      ; memory[3]  ; clk      ;
; N/A   ; None         ; 3.462 ns   ; ld      ; memory[4]  ; clk      ;
; N/A   ; None         ; 3.462 ns   ; ld      ; memory[5]  ; clk      ;
; N/A   ; None         ; 3.462 ns   ; ld      ; memory[6]  ; clk      ;
; N/A   ; None         ; 3.462 ns   ; ld      ; memory[7]  ; clk      ;
; N/A   ; None         ; 3.462 ns   ; ld      ; memory[8]  ; clk      ;
; N/A   ; None         ; 3.462 ns   ; ld      ; memory[9]  ; clk      ;
; N/A   ; None         ; 3.462 ns   ; ld      ; memory[10] ; clk      ;
; N/A   ; None         ; 3.462 ns   ; ld      ; memory[11] ; clk      ;
; N/A   ; None         ; 3.461 ns   ; din[0]  ; memory[0]  ; clk      ;
; N/A   ; None         ; 3.447 ns   ; up_dn   ; memory[3]  ; clk      ;
; N/A   ; None         ; 3.412 ns   ; up_dn   ; memory[2]  ; clk      ;
; N/A   ; None         ; 3.402 ns   ; din[2]  ; memory[2]  ; clk      ;
; N/A   ; None         ; 3.362 ns   ; din[3]  ; memory[3]  ; clk      ;
; N/A   ; None         ; 3.361 ns   ; din[1]  ; memory[1]  ; clk      ;
; N/A   ; None         ; 3.342 ns   ; up_dn   ; memory[1]  ; clk      ;
; N/A   ; None         ; 3.317 ns   ; din[4]  ; memory[4]  ; clk      ;
; N/A   ; None         ; 3.315 ns   ; din[9]  ; memory[9]  ; clk      ;
; N/A   ; None         ; 3.136 ns   ; din[11] ; memory[11] ; clk      ;
; N/A   ; None         ; 2.959 ns   ; din[7]  ; memory[7]  ; clk      ;
; N/A   ; None         ; 2.951 ns   ; din[6]  ; memory[6]  ; clk      ;
; N/A   ; None         ; 2.923 ns   ; din[5]  ; memory[5]  ; clk      ;
; N/A   ; None         ; 2.804 ns   ; din[8]  ; memory[8]  ; clk      ;
; N/A   ; None         ; 0.313 ns   ; din[10] ; memory[10] ; clk      ;
+-------+--------------+------------+---------+------------+----------+


+------------------------------------------------------------------------+
; tco                                                                    ;
+-------+--------------+------------+------------+----------+------------+
; Slack ; Required tco ; Actual tco ; From       ; To       ; From Clock ;
+-------+--------------+------------+------------+----------+------------+
; N/A   ; None         ; 7.056 ns   ; memory[2]  ; dout[2]  ; clk        ;
; N/A   ; None         ; 7.020 ns   ; memory[5]  ; dout[5]  ; clk        ;
; N/A   ; None         ; 6.992 ns   ; memory[9]  ; dout[9]  ; clk        ;
; N/A   ; None         ; 6.986 ns   ; memory[10] ; dout[10] ; clk        ;
; N/A   ; None         ; 6.733 ns   ; memory[3]  ; dout[3]  ; clk        ;
; N/A   ; None         ; 6.730 ns   ; memory[1]  ; dout[1]  ; clk        ;
; N/A   ; None         ; 6.385 ns   ; memory[4]  ; dout[4]  ; clk        ;
; N/A   ; None         ; 6.375 ns   ; memory[7]  ; dout[7]  ; clk        ;
; N/A   ; None         ; 6.107 ns   ; memory[0]  ; dout[0]  ; clk        ;
; N/A   ; None         ; 6.014 ns   ; memory[11] ; dout[11] ; clk        ;
; N/A   ; None         ; 5.977 ns   ; memory[8]  ; dout[8]  ; clk        ;
; N/A   ; None         ; 5.871 ns   ; memory[6]  ; dout[6]  ; clk        ;
+-------+--------------+------------+------------+----------+------------+


+---------------------------------------------------------------------------+
; th                                                                        ;
+---------------+-------------+-----------+---------+------------+----------+
; Minimum Slack ; Required th ; Actual th ; From    ; To         ; To Clock ;
+---------------+-------------+-----------+---------+------------+----------+
; N/A           ; None        ; -0.074 ns ; din[10] ; memory[10] ; clk      ;
; N/A           ; None        ; -2.565 ns ; din[8]  ; memory[8]  ; clk      ;
; N/A           ; None        ; -2.684 ns ; din[5]  ; memory[5]  ; clk      ;
; N/A           ; None        ; -2.712 ns ; din[6]  ; memory[6]  ; clk      ;
; N/A           ; None        ; -2.720 ns ; din[7]  ; memory[7]  ; clk      ;
; N/A           ; None        ; -2.897 ns ; din[11] ; memory[11] ; clk      ;
; N/A           ; None        ; -2.948 ns ; up_dn   ; memory[3]  ; clk      ;
; N/A           ; None        ; -2.950 ns ; up_dn   ; memory[2]  ; clk      ;
; N/A           ; None        ; -2.952 ns ; up_dn   ; memory[5]  ; clk      ;
; N/A           ; None        ; -2.954 ns ; up_dn   ; memory[7]  ; clk      ;
; N/A           ; None        ; -2.956 ns ; up_dn   ; memory[6]  ; clk      ;
; N/A           ; None        ; -3.011 ns ; up_dn   ; memory[4]  ; clk      ;
; N/A           ; None        ; -3.058 ns ; up_dn   ; memory[8]  ; clk      ;
; N/A           ; None        ; -3.076 ns ; din[9]  ; memory[9]  ; clk      ;
; N/A           ; None        ; -3.078 ns ; din[4]  ; memory[4]  ; clk      ;
; N/A           ; None        ; -3.093 ns ; up_dn   ; memory[9]  ; clk      ;
; N/A           ; None        ; -3.103 ns ; up_dn   ; memory[1]  ; clk      ;
; N/A           ; None        ; -3.122 ns ; din[1]  ; memory[1]  ; clk      ;
; N/A           ; None        ; -3.123 ns ; din[3]  ; memory[3]  ; clk      ;
; N/A           ; None        ; -3.128 ns ; up_dn   ; memory[10] ; clk      ;
; N/A           ; None        ; -3.163 ns ; din[2]  ; memory[2]  ; clk      ;
; N/A           ; None        ; -3.163 ns ; up_dn   ; memory[11] ; clk      ;
; N/A           ; None        ; -3.222 ns ; din[0]  ; memory[0]  ; clk      ;
; N/A           ; None        ; -3.223 ns ; ld      ; memory[0]  ; clk      ;
; N/A           ; None        ; -3.223 ns ; ld      ; memory[1]  ; clk      ;
; N/A           ; None        ; -3.223 ns ; ld      ; memory[2]  ; clk      ;
; N/A           ; None        ; -3.223 ns ; ld      ; memory[3]  ; clk      ;
; N/A           ; None        ; -3.223 ns ; ld      ; memory[4]  ; clk      ;
; N/A           ; None        ; -3.223 ns ; ld      ; memory[5]  ; clk      ;
; N/A           ; None        ; -3.223 ns ; ld      ; memory[6]  ; clk      ;
; N/A           ; None        ; -3.223 ns ; ld      ; memory[7]  ; clk      ;
; N/A           ; None        ; -3.223 ns ; ld      ; memory[8]  ; clk      ;
; N/A           ; None        ; -3.223 ns ; ld      ; memory[9]  ; clk      ;
; N/A           ; None        ; -3.223 ns ; ld      ; memory[10] ; clk      ;
; N/A           ; None        ; -3.223 ns ; ld      ; memory[11] ; clk      ;
+---------------+-------------+-----------+---------+------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Sat Jan 06 15:13:32 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Hw4 -c up_down_counter --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 500.0 MHz between source register "memory[0]" and destination register "memory[11]"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.091 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y15_N1; Fanout = 3; REG Node = 'memory[0]'
            Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X14_Y15_N0; Fanout = 2; COMB Node = 'Add0~3'
            Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.493 ns; Loc. = LCCOMB_X14_Y15_N2; Fanout = 2; COMB Node = 'Add0~7'
            Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.528 ns; Loc. = LCCOMB_X14_Y15_N4; Fanout = 2; COMB Node = 'Add0~11'
            Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 0.563 ns; Loc. = LCCOMB_X14_Y15_N6; Fanout = 2; COMB Node = 'Add0~15'
            Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 0.598 ns; Loc. = LCCOMB_X14_Y15_N8; Fanout = 2; COMB Node = 'Add0~19'
            Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 0.633 ns; Loc. = LCCOMB_X14_Y15_N10; Fanout = 2; COMB Node = 'Add0~23'
            Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 0.668 ns; Loc. = LCCOMB_X14_Y15_N12; Fanout = 2; COMB Node = 'Add0~27'
            Info: 9: + IC(0.000 ns) + CELL(0.096 ns) = 0.764 ns; Loc. = LCCOMB_X14_Y15_N14; Fanout = 2; COMB Node = 'Add0~31'
            Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 0.799 ns; Loc. = LCCOMB_X14_Y15_N16; Fanout = 2; COMB Node = 'Add0~35'
            Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 0.834 ns; Loc. = LCCOMB_X14_Y15_N18; Fanout = 2; COMB Node = 'Add0~39'
            Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 0.869 ns; Loc. = LCCOMB_X14_Y15_N20; Fanout = 1; COMB Node = 'Add0~43'
            Info: 13: + IC(0.000 ns) + CELL(0.125 ns) = 0.994 ns; Loc. = LCCOMB_X14_Y15_N22; Fanout = 1; COMB Node = 'Add0~46'
            Info: 14: + IC(0.000 ns) + CELL(0.097 ns) = 1.091 ns; Loc. = LCFF_X14_Y15_N23; Fanout = 2; REG Node = 'memory[11]'
            Info: Total cell delay = 1.091 ns ( 100.00 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.460 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 12; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.645 ns) + CELL(0.618 ns) = 2.460 ns; Loc. = LCFF_X14_Y15_N23; Fanout = 2; REG Node = 'memory[11]'
                Info: Total cell delay = 1.472 ns ( 59.84 % )
                Info: Total interconnect delay = 0.988 ns ( 40.16 % )
            Info: - Longest clock path from clock "clk" to source register is 2.460 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 12; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.645 ns) + CELL(0.618 ns) = 2.460 ns; Loc. = LCFF_X14_Y15_N1; Fanout = 3; REG Node = 'memory[0]'
                Info: Total cell delay = 1.472 ns ( 59.84 % )
                Info: Total interconnect delay = 0.988 ns ( 40.16 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: tsu for register "memory[11]" (data pin = "up_dn", clock pin = "clk") is 3.788 ns
    Info: + Longest pin to register delay is 6.158 ns
        Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_AA15; Fanout = 21; PIN Node = 'up_dn'
        Info: 2: + IC(4.277 ns) + CELL(0.436 ns) = 5.560 ns; Loc. = LCCOMB_X14_Y15_N2; Fanout = 2; COMB Node = 'Add0~7'
        Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 5.595 ns; Loc. = LCCOMB_X14_Y15_N4; Fanout = 2; COMB Node = 'Add0~11'
        Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 5.630 ns; Loc. = LCCOMB_X14_Y15_N6; Fanout = 2; COMB Node = 'Add0~15'
        Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 5.665 ns; Loc. = LCCOMB_X14_Y15_N8; Fanout = 2; COMB Node = 'Add0~19'
        Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 5.700 ns; Loc. = LCCOMB_X14_Y15_N10; Fanout = 2; COMB Node = 'Add0~23'
        Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 5.735 ns; Loc. = LCCOMB_X14_Y15_N12; Fanout = 2; COMB Node = 'Add0~27'
        Info: 8: + IC(0.000 ns) + CELL(0.096 ns) = 5.831 ns; Loc. = LCCOMB_X14_Y15_N14; Fanout = 2; COMB Node = 'Add0~31'
        Info: 9: + IC(0.000 ns) + CELL(0.035 ns) = 5.866 ns; Loc. = LCCOMB_X14_Y15_N16; Fanout = 2; COMB Node = 'Add0~35'
        Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 5.901 ns; Loc. = LCCOMB_X14_Y15_N18; Fanout = 2; COMB Node = 'Add0~39'
        Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 5.936 ns; Loc. = LCCOMB_X14_Y15_N20; Fanout = 1; COMB Node = 'Add0~43'
        Info: 12: + IC(0.000 ns) + CELL(0.125 ns) = 6.061 ns; Loc. = LCCOMB_X14_Y15_N22; Fanout = 1; COMB Node = 'Add0~46'
        Info: 13: + IC(0.000 ns) + CELL(0.097 ns) = 6.158 ns; Loc. = LCFF_X14_Y15_N23; Fanout = 2; REG Node = 'memory[11]'
        Info: Total cell delay = 1.881 ns ( 30.55 % )
        Info: Total interconnect delay = 4.277 ns ( 69.45 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.460 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 12; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.645 ns) + CELL(0.618 ns) = 2.460 ns; Loc. = LCFF_X14_Y15_N23; Fanout = 2; REG Node = 'memory[11]'
        Info: Total cell delay = 1.472 ns ( 59.84 % )
        Info: Total interconnect delay = 0.988 ns ( 40.16 % )
Info: tco from clock "clk" to destination pin "dout[2]" through register "memory[2]" is 7.056 ns
    Info: + Longest clock path from clock "clk" to source register is 2.460 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 12; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.645 ns) + CELL(0.618 ns) = 2.460 ns; Loc. = LCFF_X14_Y15_N5; Fanout = 3; REG Node = 'memory[2]'
        Info: Total cell delay = 1.472 ns ( 59.84 % )
        Info: Total interconnect delay = 0.988 ns ( 40.16 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 4.502 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y15_N5; Fanout = 3; REG Node = 'memory[2]'
        Info: 2: + IC(2.348 ns) + CELL(2.154 ns) = 4.502 ns; Loc. = PIN_V1; Fanout = 0; PIN Node = 'dout[2]'
        Info: Total cell delay = 2.154 ns ( 47.85 % )
        Info: Total interconnect delay = 2.348 ns ( 52.15 % )
Info: th for register "memory[10]" (data pin = "din[10]", clock pin = "clk") is -0.074 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.460 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 12; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.645 ns) + CELL(0.618 ns) = 2.460 ns; Loc. = LCFF_X14_Y15_N21; Fanout = 3; REG Node = 'memory[10]'
        Info: Total cell delay = 1.472 ns ( 59.84 % )
        Info: Total interconnect delay = 0.988 ns ( 40.16 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 2.683 ns
        Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_Y10; Fanout = 1; PIN Node = 'din[10]'
        Info: 2: + IC(1.575 ns) + CELL(0.309 ns) = 2.683 ns; Loc. = LCFF_X14_Y15_N21; Fanout = 3; REG Node = 'memory[10]'
        Info: Total cell delay = 1.108 ns ( 41.30 % )
        Info: Total interconnect delay = 1.575 ns ( 58.70 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 210 megabytes
    Info: Processing ended: Sat Jan 06 15:13:33 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


