;redcode
;assert 1
	SPL 0, -202
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB #0, -30
	SPL 300, 50
	ADD 270, 60
	ADD @518, <-41
	ADD 270, 60
	ADD 270, 60
	SUB @0, @2
	SUB @121, 103
	JMP 90, <-702
	SLT 20, @11
	SPL 0, <-702
	SLT 20, @12
	SUB @0, @2
	JMP 0, <302
	SUB 20, @11
	ADD -730, 75
	ADD -30, 5
	JMP 0, <302
	ADD 270, 60
	SLT 270, 60
	JMP -450, @820
	SPL 0, -202
	SLT #270, <1
	SLT #270, <1
	MOV -1, <-20
	SLT #270, <1
	JMP -450, @820
	JMP -450, @820
	SLT #270, <1
	SUB #10, <41
	SLT #270, <1
	SLT #270, <1
	SLT #270, <1
	CMP 270, 60
	ADD 0, @240
	CMP -207, <-126
	SLT #270, <1
	SUB @121, 103
	SUB @121, 103
	CMP -207, <-126
	SLT @0, @-1
	SPL 0, -202
	SPL 0, -202
	SPL 0, -202
	MOV -1, <-20
	MOV -7, <-20
