static unsigned F_1 ( T_1 V_1 , T_1 V_2 )\r\n{\r\nif ( V_1 & 0x80 )\r\nV_1 = 0x9 + ( V_1 & 0x0f ) ;\r\nelse if ( V_1 == 0x41 )\r\nV_1 = 0x9 + 0x1 ;\r\nif ( V_1 > 0x18 )\r\nV_1 = 0x00 ;\r\nreturn ( V_2 & 3 ) * ( 0x9 + 0x9 ) + V_1 ;\r\n}\r\nstatic unsigned char * F_2 ( T_1 V_3 , T_1 V_4 )\r\n{\r\nreturn V_5 [ F_1 ( V_3 , V_4 ) ] ;\r\n}\r\nstatic void F_3 ( T_2 * V_6 )\r\n{\r\nunsigned V_7 ;\r\nfor ( V_6 -> V_8 ++ , V_7 = 1 ; V_7 ; ) {\r\nV_6 -> V_8 ++ ;\r\nswitch ( V_9 ) {\r\ncase V_10 :\r\nV_7 ++ ;\r\nbreak;\r\ncase V_11 :\r\nV_7 -- ;\r\nbreak;\r\n}\r\n}\r\n}\r\nstatic void F_4 ( T_2 * V_6 )\r\n{\r\nfor (; V_9 != V_11 ; V_6 -> V_8 ++ ) {\r\nswitch ( V_9 ) {\r\ncase V_12 :\r\nF_5 ( V_6 -> V_13 + V_6 -> V_14 , V_15 ) ;\r\nV_6 -> V_14 ++ ;\r\nbreak;\r\ncase V_16 :\r\nF_6 ( V_6 -> V_13 + V_6 -> V_14 , V_15 ) ;\r\nV_6 -> V_14 += 2 ;\r\nbreak;\r\ncase V_17 :\r\nF_7 ( V_6 -> V_13 + V_6 -> V_14 , V_15 ) ;\r\nV_6 -> V_14 += 4 ;\r\nbreak;\r\ncase V_18 :\r\nif ( * ( T_1 * * ) V_15 == NULL ) {\r\n* ( V_6 -> V_13 + V_6 -> V_14 ) = '\0' ;\r\nV_6 -> V_14 ++ ;\r\n} else if ( * * ( V_19 * ) V_15 != 0xff ) {\r\nF_8 ( V_6 -> V_13 + V_6 -> V_14 , * ( V_19 * ) V_15 , 1 + * * ( V_19 * ) V_15 ) ;\r\nV_6 -> V_14 += 1 + * * ( V_19 * ) V_15 ;\r\n} else {\r\nV_19 V_20 = * ( V_19 * ) V_15 ;\r\nF_8 ( V_6 -> V_13 + V_6 -> V_14 , V_20 , 3 + * ( V_21 * ) ( V_20 + 1 ) ) ;\r\nV_6 -> V_14 += 3 + * ( V_21 * ) ( V_20 + 1 ) ;\r\n}\r\nbreak;\r\ncase V_10 :\r\nif ( * ( V_22 * ) V_15 == V_23 ) {\r\n* ( V_6 -> V_13 + V_6 -> V_14 ) = '\0' ;\r\nV_6 -> V_14 ++ ;\r\nF_3 ( V_6 ) ;\r\n}\r\nelse {\r\nunsigned V_24 = V_6 -> V_14 ;\r\nunsigned V_25 ;\r\nV_6 -> V_14 ++ ;\r\nV_6 -> V_8 ++ ;\r\nF_4 ( V_6 ) ;\r\nV_25 = V_6 -> V_14 - V_24 - 1 ;\r\nif ( V_25 < 255 )\r\n( V_6 -> V_13 + V_24 ) [ 0 ] = ( T_1 ) V_25 ;\r\nelse {\r\nF_9 ( V_6 -> V_13 + V_24 + 3 , V_6 -> V_13 + V_24 + 1 , V_25 ) ;\r\n( V_6 -> V_13 + V_24 ) [ 0 ] = 0xff ;\r\nF_6 ( V_6 -> V_13 + V_24 + 1 , & V_25 ) ;\r\n}\r\n}\r\nbreak;\r\n}\r\n}\r\n}\r\nunsigned F_10 ( T_2 * V_6 , T_1 * V_26 )\r\n{\r\nV_6 -> V_13 = V_26 ;\r\nV_6 -> V_14 = 8 ;\r\nV_6 -> V_8 = 0 ;\r\nV_6 -> V_27 = F_2 ( V_6 -> V_28 , V_6 -> V_29 ) ;\r\nif ( ! V_6 -> V_27 )\r\nreturn 1 ;\r\nF_4 ( V_6 ) ;\r\nF_6 ( V_26 + 0 , & V_6 -> V_14 ) ;\r\nF_5 ( V_6 -> V_13 + 4 , & V_6 -> V_28 ) ;\r\nF_5 ( V_6 -> V_13 + 5 , & V_6 -> V_29 ) ;\r\nF_6 ( V_6 -> V_13 + 2 , & V_6 -> V_30 ) ;\r\nF_6 ( V_6 -> V_13 + 6 , & V_6 -> V_31 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_11 ( T_2 * V_6 )\r\n{\r\nfor (; V_9 != V_11 ; V_6 -> V_8 ++ ) {\r\nswitch ( V_9 ) {\r\ncase V_12 :\r\nF_12 ( V_6 -> V_13 + V_6 -> V_14 , V_15 ) ;\r\nV_6 -> V_14 ++ ;\r\nbreak;\r\ncase V_16 :\r\nF_13 ( V_6 -> V_13 + V_6 -> V_14 , V_15 ) ;\r\nV_6 -> V_14 += 2 ;\r\nbreak;\r\ncase V_17 :\r\nF_14 ( V_6 -> V_13 + V_6 -> V_14 , V_15 ) ;\r\nV_6 -> V_14 += 4 ;\r\nbreak;\r\ncase V_18 :\r\n* ( T_1 * * ) V_15 = V_6 -> V_13 + V_6 -> V_14 ;\r\nif ( V_6 -> V_13 [ V_6 -> V_14 ] != 0xff )\r\nV_6 -> V_14 += 1 + V_6 -> V_13 [ V_6 -> V_14 ] ;\r\nelse\r\nV_6 -> V_14 += 3 + * ( V_21 * ) ( V_6 -> V_13 + V_6 -> V_14 + 1 ) ;\r\nbreak;\r\ncase V_10 :\r\nif ( V_6 -> V_13 [ V_6 -> V_14 ] == '\0' ) {\r\n* ( V_22 * ) V_15 = V_23 ;\r\nV_6 -> V_14 ++ ;\r\nF_3 ( V_6 ) ;\r\n} else {\r\nunsigned V_24 = V_6 -> V_14 ;\r\n* ( V_22 * ) V_15 = V_32 ;\r\nV_6 -> V_14 = ( V_6 -> V_13 + V_24 ) [ 0 ] == 255 ? V_6 -> V_14 + 3 : V_6 -> V_14 + 1 ;\r\nV_6 -> V_8 ++ ;\r\nF_11 ( V_6 ) ;\r\n}\r\nbreak;\r\n}\r\n}\r\n}\r\nunsigned F_15 ( T_2 * V_6 , T_1 * V_26 )\r\n{\r\nmemset ( V_6 , 0 , sizeof( T_2 ) ) ;\r\nV_6 -> V_13 = V_26 ;\r\nV_6 -> V_14 = 8 ;\r\nV_6 -> V_8 = 0 ;\r\nF_12 ( V_6 -> V_13 + 4 , & V_6 -> V_28 ) ;\r\nF_12 ( V_6 -> V_13 + 5 , & V_6 -> V_29 ) ;\r\nV_6 -> V_27 = F_2 ( V_6 -> V_28 , V_6 -> V_29 ) ;\r\nif ( ! V_6 -> V_27 )\r\nreturn 1 ;\r\nF_11 ( V_6 ) ;\r\nF_13 ( V_26 + 0 , & V_6 -> V_14 ) ;\r\nF_13 ( V_6 -> V_13 + 2 , & V_6 -> V_30 ) ;\r\nF_13 ( V_6 -> V_13 + 6 , & V_6 -> V_31 ) ;\r\nreturn 0 ;\r\n}\r\nunsigned F_16 ( T_2 * V_6 , V_21 V_33 ,\r\nT_1 V_34 , T_1 V_35 ,\r\nV_21 V_36 , T_3 V_37 )\r\n{\r\nmemset ( V_6 , 0 , sizeof( T_2 ) ) ;\r\nV_6 -> V_30 = V_33 ;\r\nV_6 -> V_28 = V_34 ;\r\nV_6 -> V_29 = V_35 ;\r\nV_6 -> V_31 = V_36 ;\r\nV_6 -> V_38 . V_39 = V_37 ;\r\nreturn 0 ;\r\n}\r\nchar * F_17 ( T_1 V_3 , T_1 V_4 )\r\n{\r\nchar * V_40 ;\r\nV_40 = V_41 [ F_1 ( V_3 , V_4 ) ] ;\r\nif ( V_40 == NULL )\r\nV_40 = L_1 ;\r\nreturn V_40 ;\r\n}\r\nstatic T_4 * F_18 ( T_4 * V_42 , char * V_43 , ... )\r\n{\r\nT_5 V_44 ;\r\nT_6 V_45 , V_46 ;\r\nif ( ! V_42 )\r\nreturn NULL ;\r\nva_start ( V_44 , V_43 ) ;\r\nV_46 = V_42 -> V_47 - V_42 -> V_48 ;\r\nV_45 = vsnprintf ( V_42 -> V_8 , V_46 , V_43 , V_44 ) ;\r\nva_end ( V_44 ) ;\r\nif ( V_45 >= V_46 ) {\r\nT_6 V_49 = 2 * V_42 -> V_47 ;\r\nT_7 * V_50 ;\r\nwhile ( ( V_49 - V_42 -> V_48 ) <= V_45 )\r\nV_49 *= 2 ;\r\nV_50 = F_19 ( V_49 , V_51 ) ;\r\nif ( ! V_50 ) {\r\nF_20 ( V_42 ) ;\r\nreturn NULL ;\r\n}\r\nmemcpy ( V_50 , V_42 -> V_52 , V_42 -> V_48 ) ;\r\nF_21 ( V_42 -> V_52 ) ;\r\nV_50 [ V_42 -> V_48 ] = 0 ;\r\nV_42 -> V_52 = V_50 ;\r\nV_42 -> V_8 = V_42 -> V_52 + V_42 -> V_48 ;\r\nV_42 -> V_47 = V_49 ;\r\nva_start ( V_44 , V_43 ) ;\r\nV_46 = V_42 -> V_47 - V_42 -> V_48 ;\r\nV_45 = vsnprintf ( V_42 -> V_8 , V_46 , V_43 , V_44 ) ;\r\nva_end ( V_44 ) ;\r\n}\r\nV_42 -> V_8 += V_45 ;\r\nV_42 -> V_48 += V_45 ;\r\nreturn V_42 ;\r\n}\r\nstatic T_4 * F_22 ( T_4 * V_42 , T_1 * V_13 , unsigned V_53 )\r\n{\r\nunsigned V_54 = 0 ;\r\nif ( ! V_42 )\r\nreturn NULL ;\r\nfor (; V_53 ; V_53 -- , V_13 ++ )\r\nif ( isalnum ( * V_13 ) || * V_13 == ' ' ) {\r\nif ( V_54 )\r\nV_42 = F_18 ( V_42 , L_2 ) ;\r\nV_42 = F_18 ( V_42 , L_3 , * V_13 ) ;\r\nV_54 = 0 ;\r\n} else {\r\nif ( ! V_54 )\r\nV_42 = F_18 ( V_42 , L_4 , * V_13 ) ;\r\nelse\r\nV_42 = F_18 ( V_42 , L_5 , * V_13 ) ;\r\nV_54 = 1 ;\r\n}\r\nif ( V_54 )\r\nV_42 = F_18 ( V_42 , L_2 ) ;\r\nreturn V_42 ;\r\n}\r\nstatic T_4 * F_23 ( T_4 * V_42 , T_1 * V_13 )\r\n{\r\nunsigned V_53 ;\r\nif ( V_13 [ 0 ] != 0xff ) {\r\nV_53 = V_13 [ 0 ] ;\r\nV_13 += 1 ;\r\n} else {\r\nV_53 = ( ( V_21 * ) ( V_13 + 1 ) ) [ 0 ] ;\r\nV_13 += 3 ;\r\n}\r\nV_42 = F_22 ( V_42 , V_13 , V_53 ) ;\r\nreturn V_42 ;\r\n}\r\nstatic T_4 * F_24 ( T_4 * V_42 , T_2 * V_6 , int V_55 )\r\n{\r\nif ( ! V_6 -> V_27 )\r\nreturn NULL ;\r\nfor (; V_9 != V_11 ; V_6 -> V_8 ++ ) {\r\nint V_56 = 29 + 3 - V_55 ;\r\nint V_57 ;\r\nif ( ! V_42 )\r\nreturn NULL ;\r\nV_42 = F_18 ( V_42 , L_6 ) ;\r\nfor ( V_57 = 0 ; V_57 < V_55 - 1 ; V_57 ++ )\r\nV_42 = F_18 ( V_42 , L_7 ) ;\r\nswitch ( V_9 ) {\r\ncase V_12 :\r\nV_42 = F_18 ( V_42 , L_8 , V_56 , V_58 , * ( T_1 * ) ( V_6 -> V_13 + V_6 -> V_14 ) ) ;\r\nV_6 -> V_14 ++ ;\r\nbreak;\r\ncase V_16 :\r\nV_42 = F_18 ( V_42 , L_8 , V_56 , V_58 , * ( V_21 * ) ( V_6 -> V_13 + V_6 -> V_14 ) ) ;\r\nV_6 -> V_14 += 2 ;\r\nbreak;\r\ncase V_17 :\r\nV_42 = F_18 ( V_42 , L_9 , V_56 , V_58 , * ( T_3 * ) ( V_6 -> V_13 + V_6 -> V_14 ) ) ;\r\nV_6 -> V_14 += 4 ;\r\nbreak;\r\ncase V_18 :\r\nV_42 = F_18 ( V_42 , L_10 , V_56 , V_58 ) ;\r\nif ( V_6 -> V_13 [ V_6 -> V_14 ] == '\0' )\r\nV_42 = F_18 ( V_42 , L_11 ) ;\r\nelse\r\nV_42 = F_23 ( V_42 , V_6 -> V_13 + V_6 -> V_14 ) ;\r\nV_42 = F_18 ( V_42 , L_12 ) ;\r\nif ( V_6 -> V_13 [ V_6 -> V_14 ] != 0xff )\r\nV_6 -> V_14 += 1 + V_6 -> V_13 [ V_6 -> V_14 ] ;\r\nelse\r\nV_6 -> V_14 += 3 + * ( V_21 * ) ( V_6 -> V_13 + V_6 -> V_14 + 1 ) ;\r\nbreak;\r\ncase V_10 :\r\nif ( V_6 -> V_13 [ V_6 -> V_14 ] == '\0' ) {\r\nV_42 = F_18 ( V_42 , L_13 , V_56 , V_58 ) ;\r\nV_6 -> V_14 ++ ;\r\nF_3 ( V_6 ) ;\r\n} else {\r\nchar * V_59 = V_58 ;\r\nunsigned V_24 = V_6 -> V_14 ;\r\nV_42 = F_18 ( V_42 , L_14 , V_56 , V_59 ) ;\r\nV_6 -> V_14 = ( V_6 -> V_13 + V_24 ) [ 0 ] == 255 ? V_6 -> V_14 + 3 : V_6 -> V_14 + 1 ;\r\nV_6 -> V_8 ++ ;\r\nV_42 = F_24 ( V_42 , V_6 , V_55 + 1 ) ;\r\n}\r\nbreak;\r\n}\r\n}\r\nreturn V_42 ;\r\n}\r\nstatic T_4 * F_25 ( void )\r\n{\r\nT_4 * V_42 ;\r\nif ( F_26 ( ! F_27 ( 1 , & V_60 ) ) ) {\r\nV_42 = V_61 ;\r\ngoto V_62;\r\n} else\r\nV_42 = F_19 ( sizeof( T_4 ) , V_51 ) ;\r\nif ( ! V_42 )\r\nreturn NULL ;\r\nV_42 -> V_52 = F_19 ( V_63 , V_51 ) ;\r\nif ( ! V_42 -> V_52 ) {\r\nF_21 ( V_42 ) ;\r\nreturn NULL ;\r\n}\r\nV_42 -> V_47 = V_63 ;\r\nV_62:\r\nV_42 -> V_52 [ 0 ] = 0 ;\r\nV_42 -> V_8 = V_42 -> V_52 ;\r\nV_42 -> V_48 = 0 ;\r\nreturn V_42 ;\r\n}\r\nvoid F_20 ( T_4 * V_42 )\r\n{\r\nif ( F_26 ( V_42 == V_61 ) ) {\r\nF_28 ( 1 , & V_60 ) ;\r\nreturn;\r\n}\r\nif ( F_26 ( V_42 ) )\r\nF_21 ( V_42 -> V_52 ) ;\r\nF_21 ( V_42 ) ;\r\n}\r\nT_4 * F_29 ( T_1 * V_26 )\r\n{\r\nT_4 * V_42 ;\r\nT_2 * V_6 ;\r\nV_42 = F_25 () ;\r\nif ( F_30 ( ! V_42 ) )\r\nreturn NULL ;\r\nif ( F_26 ( V_42 == V_61 ) )\r\nV_6 = V_64 ;\r\nelse\r\nV_6 = F_19 ( sizeof( T_2 ) , V_51 ) ;\r\nif ( F_30 ( ! V_6 ) ) {\r\nF_20 ( V_42 ) ;\r\nreturn NULL ;\r\n}\r\nV_6 -> V_13 = V_26 ;\r\nV_6 -> V_14 = 8 ;\r\nV_6 -> V_8 = 0 ;\r\nF_12 ( V_6 -> V_13 + 4 , & V_6 -> V_28 ) ;\r\nF_12 ( V_6 -> V_13 + 5 , & V_6 -> V_29 ) ;\r\nV_6 -> V_27 = F_2 ( V_6 -> V_28 , V_6 -> V_29 ) ;\r\nV_42 = F_18 ( V_42 , L_15 ,\r\nF_17 ( V_6 -> V_28 , V_6 -> V_29 ) ,\r\n( ( unsigned short * ) V_26 ) [ 1 ] ,\r\n( ( unsigned short * ) V_26 ) [ 3 ] ,\r\n( ( unsigned short * ) V_26 ) [ 0 ] ) ;\r\nV_42 = F_24 ( V_42 , V_6 , 1 ) ;\r\nif ( F_30 ( V_6 != V_64 ) )\r\nF_21 ( V_6 ) ;\r\nreturn V_42 ;\r\n}\r\nT_4 * F_31 ( T_2 * V_6 )\r\n{\r\nT_4 * V_42 ;\r\nif ( ! V_6 -> V_13 )\r\nreturn NULL ;\r\nV_42 = F_25 () ;\r\nif ( ! V_42 )\r\nreturn NULL ;\r\nV_6 -> V_14 = 8 ;\r\nV_6 -> V_8 = 0 ;\r\nV_42 = F_18 ( V_42 , L_16 ,\r\nF_17 ( V_6 -> V_28 , V_6 -> V_29 ) ,\r\n( ( V_21 * ) V_6 -> V_13 ) [ 1 ] ,\r\n( ( V_21 * ) V_6 -> V_13 ) [ 3 ] ,\r\n( ( V_21 * ) V_6 -> V_13 ) [ 0 ] ) ;\r\nV_42 = F_24 ( V_42 , V_6 , 1 ) ;\r\nreturn V_42 ;\r\n}\r\nint T_8 F_32 ( void )\r\n{\r\nV_64 = F_19 ( sizeof( T_2 ) , V_65 ) ;\r\nif ( ! V_64 )\r\nreturn - V_66 ;\r\nV_61 = F_19 ( sizeof( T_4 ) , V_65 ) ;\r\nif ( ! V_61 ) {\r\nF_21 ( V_64 ) ;\r\nreturn - V_66 ;\r\n}\r\nV_61 -> V_52 = F_19 ( V_67 , V_65 ) ;\r\nif ( ! V_61 -> V_52 ) {\r\nF_21 ( V_64 ) ;\r\nF_21 ( V_61 ) ;\r\nreturn - V_66 ;\r\n}\r\nV_61 -> V_47 = V_67 ;\r\nV_61 -> V_52 [ 0 ] = 0 ;\r\nV_61 -> V_8 = V_61 -> V_52 ;\r\nV_61 -> V_48 = 0 ;\r\nreturn 0 ;\r\n}\r\nvoid T_9 F_33 ( void )\r\n{\r\nif ( V_61 )\r\nF_21 ( V_61 -> V_52 ) ;\r\nF_21 ( V_61 ) ;\r\nF_21 ( V_64 ) ;\r\n}\r\nT_4 * F_29 ( T_1 * V_26 )\r\n{\r\nreturn & V_61 ;\r\n}\r\nT_4 * F_31 ( T_2 * V_6 )\r\n{\r\nreturn & V_61 ;\r\n}\r\nvoid F_20 ( T_4 * V_42 )\r\n{\r\n}\r\nint T_8 F_32 ( void )\r\n{\r\nreturn 0 ;\r\n}\r\nvoid T_9 F_33 ( void )\r\n{\r\n}
