{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1573581192818 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573581192843 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 12 14:53:12 2019 " "Processing started: Tue Nov 12 14:53:12 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573581192843 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581192843 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581192843 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1573581193231 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1573581193231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "mux3.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/mux3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573581207322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581207322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hd_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file hd_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hd_unit " "Found entity 1: hd_unit" {  } { { "hd_unit.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/hd_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573581207325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581207325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writeback.sv 1 1 " "Found 1 design units, including 1 entities, in source file writeback.sv" { { "Info" "ISGN_ENTITY_NAME" "1 writeback " "Found entity 1: writeback" {  } { { "writeback.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/writeback.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573581207327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581207327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sl2.sv 1 1 " "Found 1 design units, including 1 entities, in source file sl2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sl2 " "Found entity 1: sl2" {  } { { "sl2.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/sl2.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573581207329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581207329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sillyfunction_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file sillyfunction_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sillyfunction_tb " "Found entity 1: sillyfunction_tb" {  } { { "sillyfunction_tb.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/sillyfunction_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573581207332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581207332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sillyfunction.sv 1 1 " "Found 1 design units, including 1 entities, in source file sillyfunction.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sillyfunction " "Found entity 1: sillyfunction" {  } { { "sillyfunction.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/sillyfunction.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573581207334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581207334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signext_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file signext_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 signext_tb " "Found entity 1: signext_tb" {  } { { "signext_tb.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/signext_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573581207337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581207337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signext.sv 1 1 " "Found 1 design units, including 1 entities, in source file signext.sv" { { "Info" "ISGN_ENTITY_NAME" "1 signext " "Found entity 1: signext" {  } { { "signext.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/signext.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573581207339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581207339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile_tb " "Found entity 1: regfile_tb" {  } { { "regfile_tb.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/regfile_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573581207341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581207341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573581207344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581207344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_tb " "Found entity 1: processor_tb" {  } { { "processor_tb.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/processor_tb.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573581207346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581207346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_arm.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor_arm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_arm " "Found entity 1: processor_arm" {  } { { "processor_arm.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/processor_arm.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573581207349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581207349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux64.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux64.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux64 " "Found entity 1: mux64" {  } { { "mux64.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/mux64.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573581207351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581207351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux32 " "Found entity 1: mux32" {  } { { "mux32.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/mux32.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573581207354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581207354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux16 " "Found entity 1: mux16" {  } { { "mux16.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/mux16.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573581207356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581207356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux8 " "Found entity 1: mux8" {  } { { "mux8.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/mux8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573581207359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581207359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/mux4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573581207361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581207361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/mux2.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573581207363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581207363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/memory.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573581207366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581207366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maindec_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file maindec_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 maindec_tb " "Found entity 1: maindec_tb" {  } { { "maindec_tb.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/maindec_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573581207368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581207368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maindec.sv 1 1 " "Found 1 design units, including 1 entities, in source file maindec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 maindec " "Found entity 1: maindec" {  } { { "maindec.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/maindec.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573581207371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581207371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file imem_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem_tb " "Found entity 1: imem_tb" {  } { { "imem_tb.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/imem_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573581207373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581207373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.sv 1 1 " "Found 1 design units, including 1 entities, in source file imem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/imem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573581207376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581207376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopr_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopr_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr_tb " "Found entity 1: flopr_tb" {  } { { "flopr_tb.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopr_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573581207379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581207379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "flopr.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573581207381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581207381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopenr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopenr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopenr " "Found entity 1: flopenr" {  } { { "flopenr.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopenr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573581207384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581207384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file fetch_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fetch_tb " "Found entity 1: fetch_tb" {  } { { "fetch_tb.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/fetch_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573581207386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581207386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file fetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "fetch.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/fetch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573581207389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581207389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute.sv" { { "Info" "ISGN_ENTITY_NAME" "1 execute " "Found entity 1: execute" {  } { { "execute.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/execute.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573581207391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581207391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dmem-behave " "Found design unit 1: dmem-behave" {  } { { "dmem.vhd" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/dmem.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573581207896 ""} { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.vhd" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/dmem.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573581207896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581207896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "decode.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/decode.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573581207899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581207899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/datapath.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573581207902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581207902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/controller.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573581207904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581207904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aludec.sv 1 1 " "Found 1 design units, including 1 entities, in source file aludec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aludec " "Found entity 1: aludec" {  } { { "aludec.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/aludec.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573581207906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581207906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_tb " "Found entity 1: alu_tb" {  } { { "alu_tb.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/alu_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573581207909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581207909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573581207912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581207912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopre.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopre.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopre " "Found entity 1: flopre" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573581207914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581207914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopre_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopre_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopre_tb " "Found entity 1: flopre_tb" {  } { { "flopre_tb.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573581207917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581207917 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BranchNotZero datapath.sv(56) " "Verilog HDL Implicit Net warning at datapath.sv(56): created implicit net for \"BranchNotZero\"" {  } { { "datapath.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/datapath.sv" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573581207918 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor_arm " "Elaborating entity \"processor_arm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1573581208036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:c " "Elaborating entity \"controller\" for hierarchy \"controller:c\"" {  } { { "processor_arm.sv" "c" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/processor_arm.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573581208039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maindec controller:c\|maindec:decPpal " "Elaborating entity \"maindec\" for hierarchy \"controller:c\|maindec:decPpal\"" {  } { { "controller.sv" "decPpal" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/controller.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573581208041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aludec controller:c\|aludec:decAlu " "Elaborating entity \"aludec\" for hierarchy \"controller:c\|aludec:decAlu\"" {  } { { "controller.sv" "decAlu" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/controller.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573581208043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"datapath:dp\"" {  } { { "processor_arm.sv" "dp" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/processor_arm.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573581208046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch datapath:dp\|fetch:FETCH " "Elaborating entity \"fetch\" for hierarchy \"datapath:dp\|fetch:FETCH\"" {  } { { "datapath.sv" "FETCH" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/datapath.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573581208089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 datapath:dp\|fetch:FETCH\|mux2:_mux " "Elaborating entity \"mux2\" for hierarchy \"datapath:dp\|fetch:FETCH\|mux2:_mux\"" {  } { { "fetch.sv" "_mux" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/fetch.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573581208092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopre datapath:dp\|fetch:FETCH\|flopre:_flopre " "Elaborating entity \"flopre\" for hierarchy \"datapath:dp\|fetch:FETCH\|flopre:_flopre\"" {  } { { "fetch.sv" "_flopre" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/fetch.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573581208095 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q flopre.sv(5) " "Verilog HDL Always Construct warning at flopre.sv(5): inferring latch(es) for variable \"q\", which holds its previous value in one or more paths through the always construct" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1573581208096 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] flopre.sv(5) " "Inferred latch for \"q\[0\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208096 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] flopre.sv(5) " "Inferred latch for \"q\[1\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208096 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\] flopre.sv(5) " "Inferred latch for \"q\[2\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208096 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\] flopre.sv(5) " "Inferred latch for \"q\[3\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208096 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[4\] flopre.sv(5) " "Inferred latch for \"q\[4\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208096 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[5\] flopre.sv(5) " "Inferred latch for \"q\[5\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208096 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[6\] flopre.sv(5) " "Inferred latch for \"q\[6\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208096 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[7\] flopre.sv(5) " "Inferred latch for \"q\[7\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208096 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[8\] flopre.sv(5) " "Inferred latch for \"q\[8\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208097 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[9\] flopre.sv(5) " "Inferred latch for \"q\[9\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208097 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[10\] flopre.sv(5) " "Inferred latch for \"q\[10\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208097 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[11\] flopre.sv(5) " "Inferred latch for \"q\[11\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208097 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[12\] flopre.sv(5) " "Inferred latch for \"q\[12\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208097 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[13\] flopre.sv(5) " "Inferred latch for \"q\[13\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208097 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[14\] flopre.sv(5) " "Inferred latch for \"q\[14\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208097 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[15\] flopre.sv(5) " "Inferred latch for \"q\[15\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208097 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[16\] flopre.sv(5) " "Inferred latch for \"q\[16\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208097 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[17\] flopre.sv(5) " "Inferred latch for \"q\[17\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208097 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[18\] flopre.sv(5) " "Inferred latch for \"q\[18\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208097 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[19\] flopre.sv(5) " "Inferred latch for \"q\[19\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208097 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[20\] flopre.sv(5) " "Inferred latch for \"q\[20\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208097 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[21\] flopre.sv(5) " "Inferred latch for \"q\[21\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208097 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[22\] flopre.sv(5) " "Inferred latch for \"q\[22\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208097 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[23\] flopre.sv(5) " "Inferred latch for \"q\[23\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208097 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[24\] flopre.sv(5) " "Inferred latch for \"q\[24\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208097 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[25\] flopre.sv(5) " "Inferred latch for \"q\[25\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208097 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[26\] flopre.sv(5) " "Inferred latch for \"q\[26\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208097 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[27\] flopre.sv(5) " "Inferred latch for \"q\[27\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208097 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[28\] flopre.sv(5) " "Inferred latch for \"q\[28\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208097 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[29\] flopre.sv(5) " "Inferred latch for \"q\[29\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208097 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[30\] flopre.sv(5) " "Inferred latch for \"q\[30\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208098 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[31\] flopre.sv(5) " "Inferred latch for \"q\[31\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208098 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[32\] flopre.sv(5) " "Inferred latch for \"q\[32\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208098 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[33\] flopre.sv(5) " "Inferred latch for \"q\[33\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208098 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[34\] flopre.sv(5) " "Inferred latch for \"q\[34\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208098 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[35\] flopre.sv(5) " "Inferred latch for \"q\[35\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208098 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[36\] flopre.sv(5) " "Inferred latch for \"q\[36\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208098 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[37\] flopre.sv(5) " "Inferred latch for \"q\[37\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208098 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[38\] flopre.sv(5) " "Inferred latch for \"q\[38\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208098 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[39\] flopre.sv(5) " "Inferred latch for \"q\[39\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208098 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[40\] flopre.sv(5) " "Inferred latch for \"q\[40\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208098 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[41\] flopre.sv(5) " "Inferred latch for \"q\[41\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208098 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[42\] flopre.sv(5) " "Inferred latch for \"q\[42\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208098 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[43\] flopre.sv(5) " "Inferred latch for \"q\[43\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208098 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[44\] flopre.sv(5) " "Inferred latch for \"q\[44\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208098 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[45\] flopre.sv(5) " "Inferred latch for \"q\[45\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208098 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[46\] flopre.sv(5) " "Inferred latch for \"q\[46\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208098 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[47\] flopre.sv(5) " "Inferred latch for \"q\[47\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208098 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[48\] flopre.sv(5) " "Inferred latch for \"q\[48\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208098 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[49\] flopre.sv(5) " "Inferred latch for \"q\[49\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208098 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[50\] flopre.sv(5) " "Inferred latch for \"q\[50\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208098 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[51\] flopre.sv(5) " "Inferred latch for \"q\[51\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208098 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[52\] flopre.sv(5) " "Inferred latch for \"q\[52\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208098 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[53\] flopre.sv(5) " "Inferred latch for \"q\[53\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208098 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[54\] flopre.sv(5) " "Inferred latch for \"q\[54\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208098 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[55\] flopre.sv(5) " "Inferred latch for \"q\[55\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208099 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[56\] flopre.sv(5) " "Inferred latch for \"q\[56\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208099 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[57\] flopre.sv(5) " "Inferred latch for \"q\[57\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208099 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[58\] flopre.sv(5) " "Inferred latch for \"q\[58\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208099 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[59\] flopre.sv(5) " "Inferred latch for \"q\[59\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208099 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[60\] flopre.sv(5) " "Inferred latch for \"q\[60\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208099 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[61\] flopre.sv(5) " "Inferred latch for \"q\[61\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208099 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[62\] flopre.sv(5) " "Inferred latch for \"q\[62\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208099 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[63\] flopre.sv(5) " "Inferred latch for \"q\[63\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208099 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopre datapath:dp\|flopre:IF_ID " "Elaborating entity \"flopre\" for hierarchy \"datapath:dp\|flopre:IF_ID\"" {  } { { "datapath.sv" "IF_ID" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/datapath.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573581208101 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q flopre.sv(5) " "Verilog HDL Always Construct warning at flopre.sv(5): inferring latch(es) for variable \"q\", which holds its previous value in one or more paths through the always construct" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1573581208103 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] flopre.sv(5) " "Inferred latch for \"q\[0\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208103 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] flopre.sv(5) " "Inferred latch for \"q\[1\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208103 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\] flopre.sv(5) " "Inferred latch for \"q\[2\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208103 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\] flopre.sv(5) " "Inferred latch for \"q\[3\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208103 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[4\] flopre.sv(5) " "Inferred latch for \"q\[4\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208103 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[5\] flopre.sv(5) " "Inferred latch for \"q\[5\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208103 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[6\] flopre.sv(5) " "Inferred latch for \"q\[6\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208103 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[7\] flopre.sv(5) " "Inferred latch for \"q\[7\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208103 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[8\] flopre.sv(5) " "Inferred latch for \"q\[8\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208103 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[9\] flopre.sv(5) " "Inferred latch for \"q\[9\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208103 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[10\] flopre.sv(5) " "Inferred latch for \"q\[10\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208103 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[11\] flopre.sv(5) " "Inferred latch for \"q\[11\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208103 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[12\] flopre.sv(5) " "Inferred latch for \"q\[12\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208103 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[13\] flopre.sv(5) " "Inferred latch for \"q\[13\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208103 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[14\] flopre.sv(5) " "Inferred latch for \"q\[14\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208103 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[15\] flopre.sv(5) " "Inferred latch for \"q\[15\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208103 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[16\] flopre.sv(5) " "Inferred latch for \"q\[16\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208103 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[17\] flopre.sv(5) " "Inferred latch for \"q\[17\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208103 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[18\] flopre.sv(5) " "Inferred latch for \"q\[18\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208103 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[19\] flopre.sv(5) " "Inferred latch for \"q\[19\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208104 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[20\] flopre.sv(5) " "Inferred latch for \"q\[20\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208104 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[21\] flopre.sv(5) " "Inferred latch for \"q\[21\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208104 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[22\] flopre.sv(5) " "Inferred latch for \"q\[22\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208104 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[23\] flopre.sv(5) " "Inferred latch for \"q\[23\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208104 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[24\] flopre.sv(5) " "Inferred latch for \"q\[24\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208104 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[25\] flopre.sv(5) " "Inferred latch for \"q\[25\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208104 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[26\] flopre.sv(5) " "Inferred latch for \"q\[26\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208104 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[27\] flopre.sv(5) " "Inferred latch for \"q\[27\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208104 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[28\] flopre.sv(5) " "Inferred latch for \"q\[28\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208104 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[29\] flopre.sv(5) " "Inferred latch for \"q\[29\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208104 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[30\] flopre.sv(5) " "Inferred latch for \"q\[30\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208104 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[31\] flopre.sv(5) " "Inferred latch for \"q\[31\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208104 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[32\] flopre.sv(5) " "Inferred latch for \"q\[32\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208104 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[33\] flopre.sv(5) " "Inferred latch for \"q\[33\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208104 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[34\] flopre.sv(5) " "Inferred latch for \"q\[34\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208104 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[35\] flopre.sv(5) " "Inferred latch for \"q\[35\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208104 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[36\] flopre.sv(5) " "Inferred latch for \"q\[36\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208104 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[37\] flopre.sv(5) " "Inferred latch for \"q\[37\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208104 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[38\] flopre.sv(5) " "Inferred latch for \"q\[38\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208104 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[39\] flopre.sv(5) " "Inferred latch for \"q\[39\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208104 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[40\] flopre.sv(5) " "Inferred latch for \"q\[40\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208104 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[41\] flopre.sv(5) " "Inferred latch for \"q\[41\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208104 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[42\] flopre.sv(5) " "Inferred latch for \"q\[42\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208104 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[43\] flopre.sv(5) " "Inferred latch for \"q\[43\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208104 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[44\] flopre.sv(5) " "Inferred latch for \"q\[44\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208104 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[45\] flopre.sv(5) " "Inferred latch for \"q\[45\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208104 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[46\] flopre.sv(5) " "Inferred latch for \"q\[46\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208105 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[47\] flopre.sv(5) " "Inferred latch for \"q\[47\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208105 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[48\] flopre.sv(5) " "Inferred latch for \"q\[48\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208105 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[49\] flopre.sv(5) " "Inferred latch for \"q\[49\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208105 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[50\] flopre.sv(5) " "Inferred latch for \"q\[50\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208105 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[51\] flopre.sv(5) " "Inferred latch for \"q\[51\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208105 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[52\] flopre.sv(5) " "Inferred latch for \"q\[52\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208105 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[53\] flopre.sv(5) " "Inferred latch for \"q\[53\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208105 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[54\] flopre.sv(5) " "Inferred latch for \"q\[54\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208105 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[55\] flopre.sv(5) " "Inferred latch for \"q\[55\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208105 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[56\] flopre.sv(5) " "Inferred latch for \"q\[56\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208105 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[57\] flopre.sv(5) " "Inferred latch for \"q\[57\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208105 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[58\] flopre.sv(5) " "Inferred latch for \"q\[58\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208105 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[59\] flopre.sv(5) " "Inferred latch for \"q\[59\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208105 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[60\] flopre.sv(5) " "Inferred latch for \"q\[60\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208105 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[61\] flopre.sv(5) " "Inferred latch for \"q\[61\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208105 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[62\] flopre.sv(5) " "Inferred latch for \"q\[62\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208105 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[63\] flopre.sv(5) " "Inferred latch for \"q\[63\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208105 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[64\] flopre.sv(5) " "Inferred latch for \"q\[64\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208105 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[65\] flopre.sv(5) " "Inferred latch for \"q\[65\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208105 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[66\] flopre.sv(5) " "Inferred latch for \"q\[66\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208105 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[67\] flopre.sv(5) " "Inferred latch for \"q\[67\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208105 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[68\] flopre.sv(5) " "Inferred latch for \"q\[68\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208105 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[69\] flopre.sv(5) " "Inferred latch for \"q\[69\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208105 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[70\] flopre.sv(5) " "Inferred latch for \"q\[70\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208105 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[71\] flopre.sv(5) " "Inferred latch for \"q\[71\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208105 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[72\] flopre.sv(5) " "Inferred latch for \"q\[72\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208105 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[73\] flopre.sv(5) " "Inferred latch for \"q\[73\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208105 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[74\] flopre.sv(5) " "Inferred latch for \"q\[74\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208106 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[75\] flopre.sv(5) " "Inferred latch for \"q\[75\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208106 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[76\] flopre.sv(5) " "Inferred latch for \"q\[76\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208106 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[77\] flopre.sv(5) " "Inferred latch for \"q\[77\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208106 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[78\] flopre.sv(5) " "Inferred latch for \"q\[78\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208106 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[79\] flopre.sv(5) " "Inferred latch for \"q\[79\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208106 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[80\] flopre.sv(5) " "Inferred latch for \"q\[80\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208106 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[81\] flopre.sv(5) " "Inferred latch for \"q\[81\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208106 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[82\] flopre.sv(5) " "Inferred latch for \"q\[82\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208106 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[83\] flopre.sv(5) " "Inferred latch for \"q\[83\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208106 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[84\] flopre.sv(5) " "Inferred latch for \"q\[84\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208106 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[85\] flopre.sv(5) " "Inferred latch for \"q\[85\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208106 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[86\] flopre.sv(5) " "Inferred latch for \"q\[86\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208106 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[87\] flopre.sv(5) " "Inferred latch for \"q\[87\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208106 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[88\] flopre.sv(5) " "Inferred latch for \"q\[88\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208106 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[89\] flopre.sv(5) " "Inferred latch for \"q\[89\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208106 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[90\] flopre.sv(5) " "Inferred latch for \"q\[90\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208106 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[91\] flopre.sv(5) " "Inferred latch for \"q\[91\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208106 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[92\] flopre.sv(5) " "Inferred latch for \"q\[92\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208106 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[93\] flopre.sv(5) " "Inferred latch for \"q\[93\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208106 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[94\] flopre.sv(5) " "Inferred latch for \"q\[94\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208106 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[95\] flopre.sv(5) " "Inferred latch for \"q\[95\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208106 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hd_unit datapath:dp\|hd_unit:hdu " "Elaborating entity \"hd_unit\" for hierarchy \"datapath:dp\|hd_unit:hdu\"" {  } { { "datapath.sv" "hdu" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/datapath.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573581208107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 datapath:dp\|mux2:hdu_mux " "Elaborating entity \"mux2\" for hierarchy \"datapath:dp\|mux2:hdu_mux\"" {  } { { "datapath.sv" "hdu_mux" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/datapath.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573581208109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode datapath:dp\|decode:DECODE " "Elaborating entity \"decode\" for hierarchy \"datapath:dp\|decode:DECODE\"" {  } { { "datapath.sv" "DECODE" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/datapath.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573581208111 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "ra1 decode.sv(11) " "Verilog HDL warning at decode.sv(11): object ra1 used but never assigned" {  } { { "decode.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/decode.sv" 11 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1573581208112 "|processor_arm|datapath:dp|decode:DECODE"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ra1 0 decode.sv(11) " "Net \"ra1\" at decode.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "decode.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/decode.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1573581208112 "|processor_arm|datapath:dp|decode:DECODE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 datapath:dp\|decode:DECODE\|mux2:ra2mux " "Elaborating entity \"mux2\" for hierarchy \"datapath:dp\|decode:DECODE\|mux2:ra2mux\"" {  } { { "decode.sv" "ra2mux" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/decode.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573581208113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile datapath:dp\|decode:DECODE\|regfile:registers " "Elaborating entity \"regfile\" for hierarchy \"datapath:dp\|decode:DECODE\|regfile:registers\"" {  } { { "decode.sv" "registers" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/decode.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573581208115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signext datapath:dp\|decode:DECODE\|signext:ext " "Elaborating entity \"signext\" for hierarchy \"datapath:dp\|decode:DECODE\|signext:ext\"" {  } { { "decode.sv" "ext" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/decode.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573581208117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr datapath:dp\|flopr:ID_EX " "Elaborating entity \"flopr\" for hierarchy \"datapath:dp\|flopr:ID_EX\"" {  } { { "datapath.sv" "ID_EX" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/datapath.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573581208120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "execute datapath:dp\|execute:EXECUTE " "Elaborating entity \"execute\" for hierarchy \"datapath:dp\|execute:EXECUTE\"" {  } { { "datapath.sv" "EXECUTE" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/datapath.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573581208166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 datapath:dp\|execute:EXECUTE\|mux2:_mux " "Elaborating entity \"mux2\" for hierarchy \"datapath:dp\|execute:EXECUTE\|mux2:_mux\"" {  } { { "execute.sv" "_mux" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/execute.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573581208169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu datapath:dp\|execute:EXECUTE\|alu:_alu " "Elaborating entity \"alu\" for hierarchy \"datapath:dp\|execute:EXECUTE\|alu:_alu\"" {  } { { "execute.sv" "_alu" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/execute.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573581208172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr datapath:dp\|flopr:EX_MEM " "Elaborating entity \"flopr\" for hierarchy \"datapath:dp\|flopr:EX_MEM\"" {  } { { "datapath.sv" "EX_MEM" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/datapath.sv" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573581208175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory datapath:dp\|memory:MEMORY " "Elaborating entity \"memory\" for hierarchy \"datapath:dp\|memory:MEMORY\"" {  } { { "datapath.sv" "MEMORY" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/datapath.sv" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573581208179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr datapath:dp\|flopr:MEM_WB " "Elaborating entity \"flopr\" for hierarchy \"datapath:dp\|flopr:MEM_WB\"" {  } { { "datapath.sv" "MEM_WB" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/datapath.sv" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573581208181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "writeback datapath:dp\|writeback:WRITEBACK " "Elaborating entity \"writeback\" for hierarchy \"datapath:dp\|writeback:WRITEBACK\"" {  } { { "datapath.sv" "WRITEBACK" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/datapath.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573581208184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:instrMem " "Elaborating entity \"imem\" for hierarchy \"imem:instrMem\"" {  } { { "processor_arm.sv" "instrMem" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/processor_arm.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573581208188 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 imem.sv(25) " "Net \"rom.data_a\" at imem.sv(25) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/imem.sv" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1573581208189 "|processor_arm|imem:instrMem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 imem.sv(25) " "Net \"rom.waddr_a\" at imem.sv(25) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/imem.sv" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1573581208189 "|processor_arm|imem:instrMem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 imem.sv(25) " "Net \"rom.we_a\" at imem.sv(25) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/imem.sv" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1573581208189 "|processor_arm|imem:instrMem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem dmem:dataMem " "Elaborating entity \"dmem\" for hierarchy \"dmem:dataMem\"" {  } { { "processor_arm.sv" "dataMem" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/processor_arm.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573581208190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopre flopre:IF_ID_TOP " "Elaborating entity \"flopre\" for hierarchy \"flopre:IF_ID_TOP\"" {  } { { "processor_arm.sv" "IF_ID_TOP" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/processor_arm.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573581208222 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q flopre.sv(5) " "Verilog HDL Always Construct warning at flopre.sv(5): inferring latch(es) for variable \"q\", which holds its previous value in one or more paths through the always construct" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1573581208222 "|processor_arm|flopre:IF_ID_TOP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] flopre.sv(5) " "Inferred latch for \"q\[0\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208222 "|processor_arm|flopre:IF_ID_TOP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] flopre.sv(5) " "Inferred latch for \"q\[1\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208223 "|processor_arm|flopre:IF_ID_TOP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\] flopre.sv(5) " "Inferred latch for \"q\[2\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208223 "|processor_arm|flopre:IF_ID_TOP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\] flopre.sv(5) " "Inferred latch for \"q\[3\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208223 "|processor_arm|flopre:IF_ID_TOP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[4\] flopre.sv(5) " "Inferred latch for \"q\[4\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208223 "|processor_arm|flopre:IF_ID_TOP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[5\] flopre.sv(5) " "Inferred latch for \"q\[5\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208223 "|processor_arm|flopre:IF_ID_TOP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[6\] flopre.sv(5) " "Inferred latch for \"q\[6\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208223 "|processor_arm|flopre:IF_ID_TOP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[7\] flopre.sv(5) " "Inferred latch for \"q\[7\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208223 "|processor_arm|flopre:IF_ID_TOP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[8\] flopre.sv(5) " "Inferred latch for \"q\[8\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208223 "|processor_arm|flopre:IF_ID_TOP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[9\] flopre.sv(5) " "Inferred latch for \"q\[9\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208223 "|processor_arm|flopre:IF_ID_TOP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[10\] flopre.sv(5) " "Inferred latch for \"q\[10\]\" at flopre.sv(5)" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581208223 "|processor_arm|flopre:IF_ID_TOP"}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "flopre:IF_ID_TOP\|q\[1\] " "LATCH primitive \"flopre:IF_ID_TOP\|q\[1\]\" is permanently disabled" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1573581208723 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "flopre:IF_ID_TOP\|q\[0\] " "LATCH primitive \"flopre:IF_ID_TOP\|q\[0\]\" is permanently disabled" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1573581208723 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "flopre:IF_ID_TOP\|q\[2\] " "LATCH primitive \"flopre:IF_ID_TOP\|q\[2\]\" is permanently disabled" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1573581208723 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "flopre:IF_ID_TOP\|q\[3\] " "LATCH primitive \"flopre:IF_ID_TOP\|q\[3\]\" is permanently disabled" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1573581208723 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "flopre:IF_ID_TOP\|q\[4\] " "LATCH primitive \"flopre:IF_ID_TOP\|q\[4\]\" is permanently disabled" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1573581208723 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "flopre:IF_ID_TOP\|q\[5\] " "LATCH primitive \"flopre:IF_ID_TOP\|q\[5\]\" is permanently disabled" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1573581208723 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "flopre:IF_ID_TOP\|q\[6\] " "LATCH primitive \"flopre:IF_ID_TOP\|q\[6\]\" is permanently disabled" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1573581208723 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "flopre:IF_ID_TOP\|q\[7\] " "LATCH primitive \"flopre:IF_ID_TOP\|q\[7\]\" is permanently disabled" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1573581208723 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "flopre:IF_ID_TOP\|q\[8\] " "LATCH primitive \"flopre:IF_ID_TOP\|q\[8\]\" is permanently disabled" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1573581208723 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "flopre:IF_ID_TOP\|q\[9\] " "LATCH primitive \"flopre:IF_ID_TOP\|q\[9\]\" is permanently disabled" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1573581208723 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "flopre:IF_ID_TOP\|q\[10\] " "LATCH primitive \"flopre:IF_ID_TOP\|q\[10\]\" is permanently disabled" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1573581208723 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "imem:instrMem\|rom " "RAM logic \"imem:instrMem\|rom\" is uninferred due to asynchronous read logic" {  } { { "imem.sv" "rom" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/imem.sv" 25 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1573581209197 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1573581209197 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 20 C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/db/Lab3.ram0_imem_37c714.hdl.mif " "Memory depth (32) in the design file differs from memory depth (20) in the Memory Initialization File \"C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/db/Lab3.ram0_imem_37c714.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1573581209198 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "datapath:dp\|decode:DECODE\|regfile:registers\|regs_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"datapath:dp\|decode:DECODE\|regfile:registers\|regs_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573581209261 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 64 " "Parameter WIDTH_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573581209261 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573581209261 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573581209261 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573581209261 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573581209261 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573581209261 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573581209261 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573581209261 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Lab3.ram0_regfile_4c9f4da2.hdl.mif " "Parameter INIT_FILE set to db/Lab3.ram0_regfile_4c9f4da2.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573581209261 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1573581209261 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "datapath:dp\|decode:DECODE\|regfile:registers\|regs_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"datapath:dp\|decode:DECODE\|regfile:registers\|regs_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573581209261 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 64 " "Parameter WIDTH_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573581209261 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573581209261 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573581209261 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573581209261 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573581209261 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573581209261 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573581209261 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573581209261 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Lab3.ram0_regfile_4c9f4da2.hdl.mif " "Parameter INIT_FILE set to db/Lab3.ram0_regfile_4c9f4da2.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573581209261 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1573581209261 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1573581209261 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:dp\|decode:DECODE\|regfile:registers\|altsyncram:regs_rtl_0 " "Elaborated megafunction instantiation \"datapath:dp\|decode:DECODE\|regfile:registers\|altsyncram:regs_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573581209331 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:dp\|decode:DECODE\|regfile:registers\|altsyncram:regs_rtl_0 " "Instantiated megafunction \"datapath:dp\|decode:DECODE\|regfile:registers\|altsyncram:regs_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573581209331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 64 " "Parameter \"WIDTH_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573581209331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573581209331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573581209331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573581209331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573581209331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573581209331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573581209331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573581209331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Lab3.ram0_regfile_4c9f4da2.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Lab3.ram0_regfile_4c9f4da2.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573581209331 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573581209331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ui61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ui61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ui61 " "Found entity 1: altsyncram_ui61" {  } { { "db/altsyncram_ui61.tdf" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/db/altsyncram_ui61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573581209392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581209392 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1573581209584 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:dp\|flopre:IF_ID\|q\[9\] datapath:dp\|flopre:IF_ID\|q\[17\] " "Duplicate LATCH primitive \"datapath:dp\|flopre:IF_ID\|q\[9\]\" merged with LATCH primitive \"datapath:dp\|flopre:IF_ID\|q\[17\]\"" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1573581209652 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:dp\|flopre:IF_ID\|q\[18\] datapath:dp\|flopre:IF_ID\|q\[17\] " "Duplicate LATCH primitive \"datapath:dp\|flopre:IF_ID\|q\[18\]\" merged with LATCH primitive \"datapath:dp\|flopre:IF_ID\|q\[17\]\"" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1573581209652 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:dp\|flopre:IF_ID\|q\[20\] datapath:dp\|flopre:IF_ID\|q\[17\] " "Duplicate LATCH primitive \"datapath:dp\|flopre:IF_ID\|q\[20\]\" merged with LATCH primitive \"datapath:dp\|flopre:IF_ID\|q\[17\]\"" {  } { { "flopre.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopre.sv" 5 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1573581209652 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1573581209652 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DM_writeEnable GND " "Pin \"DM_writeEnable\" is stuck at GND" {  } { { "processor_arm.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/processor_arm.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573581209708 "|processor_arm|DM_writeEnable"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1573581209708 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1573581209823 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "189 " "189 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1573581210242 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1573581210525 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573581210525 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dump " "No output dependent on input pin \"dump\"" {  } { { "processor_arm.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/processor_arm.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573581210684 "|processor_arm|dump"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1573581210684 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "632 " "Implemented 632 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1573581210685 ""} { "Info" "ICUT_CUT_TM_OPINS" "129 " "Implemented 129 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1573581210685 ""} { "Info" "ICUT_CUT_TM_LCELLS" "372 " "Implemented 372 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1573581210685 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1573581210685 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1573581210685 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "678 " "Peak virtual memory: 678 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573581210740 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 12 14:53:30 2019 " "Processing ended: Tue Nov 12 14:53:30 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573581210740 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573581210740 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573581210740 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1573581210740 ""}
