<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <csimLog>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-21T23:03:44.007-0700"/>
      </csimLog>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-21T22:35:53.567-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'enc6_ir5_Pipeline_VITIS_LOOP_673_13/m_axi_gmem_out_BREADY' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-21T22:35:51.739-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'enc6_ir5_Pipeline_VITIS_LOOP_673_13/m_axi_gmem_out_AWUSER' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-21T22:35:51.701-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'enc6_ir5_Pipeline_VITIS_LOOP_673_13/m_axi_gmem_out_AWREGION' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-21T22:35:51.668-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'enc6_ir5_Pipeline_VITIS_LOOP_673_13/m_axi_gmem_out_AWQOS' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-21T22:35:51.635-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'enc6_ir5_Pipeline_VITIS_LOOP_673_13/m_axi_gmem_out_AWPROT' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-21T22:35:51.603-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'enc6_ir5_Pipeline_VITIS_LOOP_673_13/m_axi_gmem_out_AWCACHE' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-21T22:35:51.580-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'enc6_ir5_Pipeline_VITIS_LOOP_673_13/m_axi_gmem_out_AWLOCK' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-21T22:35:51.537-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'enc6_ir5_Pipeline_VITIS_LOOP_673_13/m_axi_gmem_out_AWBURST' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-21T22:35:51.504-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'enc6_ir5_Pipeline_VITIS_LOOP_673_13/m_axi_gmem_out_AWSIZE' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-21T22:35:51.473-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'enc6_ir5_Pipeline_VITIS_LOOP_673_13/m_axi_gmem_out_AWLEN' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-21T22:35:51.452-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'enc6_ir5_Pipeline_VITIS_LOOP_673_13/m_axi_gmem_out_AWID' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-21T22:35:51.411-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'enc6_ir5_Pipeline_VITIS_LOOP_673_13/m_axi_gmem_out_AWADDR' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-21T22:35:51.382-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'enc6_ir5_Pipeline_VITIS_LOOP_673_13/m_axi_gmem_out_AWVALID' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-21T22:35:51.350-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARUSER' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-21T22:34:22.677-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARREGION' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-21T22:34:22.641-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARQOS' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-21T22:34:22.619-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARPROT' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-21T22:34:22.584-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARCACHE' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-21T22:34:22.563-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARLOCK' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-21T22:34:22.519-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARBURST' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-21T22:34:22.493-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARSIZE' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-21T22:34:22.467-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARLEN' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-21T22:34:22.442-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARID' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-21T22:34:22.422-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARADDR' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-21T22:34:22.386-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARVALID' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-21T22:34:22.360-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'enc6_ir5_Pipeline_VITIS_LOOP_645_5_VITIS_LOOP_646_6_VITIS_LOOP_647_7' (loop 'VITIS_LOOP_645_5_VITIS_LOOP_646_6_VITIS_LOOP_647_7'): Unable to schedule 'load' operation ('exp_out_load_7', lane_seg_hls/lane_seg_support.cpp:654) on array 'exp_out' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'exp_out'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-21T22:33:17.895-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'enc6_ir5_Pipeline_VITIS_LOOP_645_5_VITIS_LOOP_646_6_VITIS_LOOP_647_7' (loop 'VITIS_LOOP_645_5_VITIS_LOOP_646_6_VITIS_LOOP_647_7'): Unable to schedule 'load' operation ('exp_out_load_5', lane_seg_hls/lane_seg_support.cpp:654) on array 'exp_out' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'exp_out'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-21T22:33:17.800-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'enc6_ir5_Pipeline_VITIS_LOOP_645_5_VITIS_LOOP_646_6_VITIS_LOOP_647_7' (loop 'VITIS_LOOP_645_5_VITIS_LOOP_646_6_VITIS_LOOP_647_7'): Unable to schedule 'load' operation ('exp_out_load_3', lane_seg_hls/lane_seg_support.cpp:654) on array 'exp_out' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'exp_out'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-21T22:33:17.768-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'enc6_ir5_Pipeline_VITIS_LOOP_645_5_VITIS_LOOP_646_6_VITIS_LOOP_647_7' (loop 'VITIS_LOOP_645_5_VITIS_LOOP_646_6_VITIS_LOOP_647_7'): Unable to schedule 'load' operation ('exp_out_load_1', lane_seg_hls/lane_seg_support.cpp:654) on array 'exp_out' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'exp_out'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-21T22:33:17.739-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3' (loop 'VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3'): Unable to schedule 'load' operation ('out5_ir4_load_29', lane_seg_hls/lane_seg_support.cpp:628) on array 'out5_ir4' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'out5_ir4'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-21T22:32:15.340-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3' (loop 'VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3'): Unable to schedule 'load' operation ('out5_ir4_load_21', lane_seg_hls/lane_seg_support.cpp:628) on array 'out5_ir4' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'out5_ir4'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-21T22:32:15.182-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3' (loop 'VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3'): Unable to schedule 'load' operation ('out5_ir4_load_7', lane_seg_hls/lane_seg_support.cpp:628) on array 'out5_ir4' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'out5_ir4'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-21T22:32:15.086-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3' (loop 'VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3'): Unable to schedule 'load' operation ('out5_ir4_load_5', lane_seg_hls/lane_seg_support.cpp:628) on array 'out5_ir4' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'out5_ir4'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-21T22:32:14.944-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3' (loop 'VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3'): Unable to schedule 'load' operation ('out5_ir4_load_3', lane_seg_hls/lane_seg_support.cpp:628) on array 'out5_ir4' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'out5_ir4'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-21T22:32:14.906-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3' (loop 'VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3'): Unable to schedule 'load' operation ('out5_ir4_load_1', lane_seg_hls/lane_seg_support.cpp:628) on array 'out5_ir4' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'out5_ir4'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-21T22:32:14.869-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7' (loop 'VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7'): Unable to schedule 'load' operation ('exp_out_1_load_7', lane_seg_hls/lane_seg_support.cpp:559) on array 'exp_out_1' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'exp_out_1'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-21T22:30:10.113-0700" type="Warning"/>
      </synLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
