# Files

- `seq_det.vhdl` : VHDL code for Sequence Detector
- `seq_det_tb.vhdl` : VHDL code for testbench

# sequence detector 1011 fsm diagram
![fsm](images/seq_det_1011fsm.png)

# Simulation result
![result](images/result.png)
