; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 5
; RUN: llc --mtriple=loongarch64 --mattr=+lasx %s -o - | FileCheck %s

define void @vec_reduce_add_v32i8(ptr %src, ptr %dst) nounwind {
; CHECK-LABEL: vec_reduce_add_v32i8:
; CHECK:       # %bb.0:
; CHECK-NEXT:    xvld $xr0, $a0, 0
; CHECK-NEXT:    xvhaddw.h.b $xr0, $xr0, $xr0
; CHECK-NEXT:    xvhaddw.w.h $xr0, $xr0, $xr0
; CHECK-NEXT:    xvhaddw.d.w $xr0, $xr0, $xr0
; CHECK-NEXT:    xvhaddw.q.d $xr0, $xr0, $xr0
; CHECK-NEXT:    xvpermi.d $xr1, $xr0, 2
; CHECK-NEXT:    xvadd.d $xr0, $xr1, $xr0
; CHECK-NEXT:    xvpickve2gr.d $a0, $xr0, 0
; CHECK-NEXT:    st.b $a0, $a1, 0
; CHECK-NEXT:    ret
  %v = load <32 x i8>, ptr %src
  %res = call i8 @llvm.vector.reduce.add.v32i8(<32 x i8> %v)
  store i8 %res, ptr %dst
  ret void
}

define void @vec_reduce_add_v16i16(ptr %src, ptr %dst) nounwind {
; CHECK-LABEL: vec_reduce_add_v16i16:
; CHECK:       # %bb.0:
; CHECK-NEXT:    xvld $xr0, $a0, 0
; CHECK-NEXT:    xvhaddw.w.h $xr0, $xr0, $xr0
; CHECK-NEXT:    xvhaddw.d.w $xr0, $xr0, $xr0
; CHECK-NEXT:    xvhaddw.q.d $xr0, $xr0, $xr0
; CHECK-NEXT:    xvpermi.d $xr1, $xr0, 2
; CHECK-NEXT:    xvadd.d $xr0, $xr1, $xr0
; CHECK-NEXT:    xvpickve2gr.d $a0, $xr0, 0
; CHECK-NEXT:    st.h $a0, $a1, 0
; CHECK-NEXT:    ret
  %v = load <16 x i16>, ptr %src
  %res = call i16 @llvm.vector.reduce.add.v16i16(<16 x i16> %v)
  store i16 %res, ptr %dst
  ret void
}

define void @vec_reduce_add_v8i32(ptr %src, ptr %dst) nounwind {
; CHECK-LABEL: vec_reduce_add_v8i32:
; CHECK:       # %bb.0:
; CHECK-NEXT:    xvld $xr0, $a0, 0
; CHECK-NEXT:    xvhaddw.d.w $xr0, $xr0, $xr0
; CHECK-NEXT:    xvhaddw.q.d $xr0, $xr0, $xr0
; CHECK-NEXT:    xvpermi.d $xr1, $xr0, 2
; CHECK-NEXT:    xvadd.d $xr0, $xr1, $xr0
; CHECK-NEXT:    xvpickve2gr.d $a0, $xr0, 0
; CHECK-NEXT:    st.w $a0, $a1, 0
; CHECK-NEXT:    ret
  %v = load <8 x i32>, ptr %src
  %res = call i32 @llvm.vector.reduce.add.v8i32(<8 x i32> %v)
  store i32 %res, ptr %dst
  ret void
}

define void @vec_reduce_add_v4i64(ptr %src, ptr %dst) nounwind {
; CHECK-LABEL: vec_reduce_add_v4i64:
; CHECK:       # %bb.0:
; CHECK-NEXT:    xvld $xr0, $a0, 0
; CHECK-NEXT:    xvhaddw.q.d $xr0, $xr0, $xr0
; CHECK-NEXT:    xvpermi.d $xr1, $xr0, 2
; CHECK-NEXT:    xvadd.d $xr0, $xr1, $xr0
; CHECK-NEXT:    xvstelm.d $xr0, $a1, 0, 0
; CHECK-NEXT:    ret
  %v = load <4 x i64>, ptr %src
  %res = call i64 @llvm.vector.reduce.add.v4i64(<4 x i64> %v)
  store i64 %res, ptr %dst
  ret void
}
