#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001e1d76bce70 .scope module, "asyncfifotb" "asyncfifotb" 2 3;
 .timescale -12 -12;
v000001e1d76c44f0_0 .net "empty", 0 0, v000001e1d77f1cb0_0;  1 drivers
v000001e1d76c4590_0 .net "full", 0 0, v000001e1d76d53f0_0;  1 drivers
v000001e1d76c4630_0 .net "rdata", 7 0, v000001e1d76d5530_0;  1 drivers
v000001e1d76c43b0_0 .var "rdclk", 0 0;
v000001e1d76c4950_0 .var "rden", 0 0;
v000001e1d76c4770_0 .net "rderr", 0 0, v000001e1d77f15b0_0;  1 drivers
v000001e1d76c4810_0 .var "rst", 0 0;
v000001e1d76c48b0_0 .var "wrclk", 0 0;
v000001e1d76c49f0_0 .var "wrdata", 7 0;
v000001e1d76c3b90_0 .var "wren", 0 0;
v000001e1d76c3af0_0 .net "wrerr", 0 0, v000001e1d76c4090_0;  1 drivers
E_000001e1d76bc230 .event posedge, v000001e1d76c4450_0;
S_000001e1d76d51a0 .scope module, "DUT" "asyncfifo" 2 19, 3 1 0, S_000001e1d76bce70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wrclk";
    .port_info 1 /INPUT 1 "rdclk";
    .port_info 2 /INPUT 8 "wrdata";
    .port_info 3 /INPUT 1 "wren";
    .port_info 4 /INPUT 1 "rden";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 8 "rdata";
    .port_info 7 /OUTPUT 1 "full";
    .port_info 8 /OUTPUT 1 "empty";
    .port_info 9 /OUTPUT 1 "wrerr";
    .port_info 10 /OUTPUT 1 "rderr";
v000001e1d77f1cb0_0 .var "empty", 0 0;
v000001e1d77fcf30 .array "fifo", 0 15, 7 0;
v000001e1d76d53f0_0 .var "full", 0 0;
v000001e1d76d5490_0 .var/i "i", 31 0;
v000001e1d76d5530_0 .var "rdata", 7 0;
v000001e1d77f1470_0 .net "rdclk", 0 0, v000001e1d76c43b0_0;  1 drivers
v000001e1d77f1510_0 .net "rden", 0 0, v000001e1d76c4950_0;  1 drivers
v000001e1d77f15b0_0 .var "rderr", 0 0;
v000001e1d77f1650_0 .var "rdptr", 3 0;
v000001e1d76c3cd0_0 .var "rdptr_gray", 3 0;
v000001e1d76c3c30_0 .var "rdptr_wrclk", 3 0;
v000001e1d76c3ff0_0 .var "rdtoggle", 0 0;
v000001e1d76c46d0_0 .var "rdtoggle_wrclk", 0 0;
v000001e1d76c3d70_0 .net "rst", 0 0, v000001e1d76c4810_0;  1 drivers
v000001e1d76c4450_0 .net "wrclk", 0 0, v000001e1d76c48b0_0;  1 drivers
v000001e1d76c3e10_0 .net "wrdata", 7 0, v000001e1d76c49f0_0;  1 drivers
v000001e1d76c4130_0 .net "wren", 0 0, v000001e1d76c3b90_0;  1 drivers
v000001e1d76c4090_0 .var "wrerr", 0 0;
v000001e1d76c41d0_0 .var "wrptr", 3 0;
v000001e1d76c3eb0_0 .var "wrptr_gray", 3 0;
v000001e1d76c3f50_0 .var "wrptr_rdclk", 3 0;
v000001e1d76c4270_0 .var "wrtoggle", 0 0;
v000001e1d76c4310_0 .var "wrtoggle_rdclk", 0 0;
E_000001e1d76bc430/0 .event anyedge, v000001e1d76c41d0_0, v000001e1d76c3c30_0, v000001e1d76c4270_0, v000001e1d76c46d0_0;
E_000001e1d76bc430/1 .event anyedge, v000001e1d77f1650_0, v000001e1d76c3f50_0, v000001e1d76c3ff0_0, v000001e1d76c4310_0;
E_000001e1d76bc430 .event/or E_000001e1d76bc430/0, E_000001e1d76bc430/1;
E_000001e1d76bcb70 .event anyedge, v000001e1d76c4450_0;
E_000001e1d76bbef0 .event anyedge, v000001e1d77f1470_0;
E_000001e1d76bc770 .event posedge, v000001e1d77f1470_0;
E_000001e1d76bc370 .event posedge, v000001e1d76c3d70_0, v000001e1d76c4450_0;
    .scope S_000001e1d76d51a0;
T_0 ;
    %wait E_000001e1d76bc370;
    %load/vec4 v000001e1d76c3d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e1d76c41d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e1d77f1650_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e1d76c3f50_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e1d76c3c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e1d76c4090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e1d77f15b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e1d76d53f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e1d77f1cb0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001e1d76d5530_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e1d76c3eb0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e1d76c3cd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e1d76c4310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e1d76c4270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e1d76c3ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e1d76c46d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e1d76d5490_0, 0, 32;
T_0.2 ;
    %load/vec4 v000001e1d76d5490_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v000001e1d76d5490_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e1d77fcf30, 0, 4;
    %load/vec4 v000001e1d76d5490_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e1d76d5490_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001e1d76c4130_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v000001e1d76d53f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e1d76c4090_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v000001e1d76c41d0_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_0.8, 4;
    %load/vec4 v000001e1d76c3e10_0;
    %load/vec4 v000001e1d76c41d0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e1d77fcf30, 0, 4;
    %load/vec4 v000001e1d76c4270_0;
    %inv;
    %assign/vec4 v000001e1d76c4270_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e1d76c41d0_0, 0;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v000001e1d76c3e10_0;
    %load/vec4 v000001e1d76c41d0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e1d77fcf30, 0, 4;
    %load/vec4 v000001e1d76c41d0_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001e1d76c41d0_0, 0;
T_0.9 ;
    %load/vec4 v000001e1d76c41d0_0;
    %load/vec4 v000001e1d76c41d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %xor;
    %assign/vec4 v000001e1d76c3eb0_0, 0;
T_0.7 ;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001e1d76d51a0;
T_1 ;
    %wait E_000001e1d76bc770;
    %load/vec4 v000001e1d77f1510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v000001e1d77f1cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e1d77f15b0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v000001e1d77f1650_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %load/vec4 v000001e1d77f1650_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000001e1d77fcf30, 4;
    %assign/vec4 v000001e1d76d5530_0, 0;
    %load/vec4 v000001e1d76c3ff0_0;
    %inv;
    %store/vec4 v000001e1d76c3ff0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e1d77f1650_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v000001e1d77f1650_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000001e1d77fcf30, 4;
    %assign/vec4 v000001e1d76d5530_0, 0;
    %load/vec4 v000001e1d77f1650_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001e1d77f1650_0, 0;
T_1.5 ;
    %load/vec4 v000001e1d77f1650_0;
    %load/vec4 v000001e1d77f1650_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %xor;
    %assign/vec4 v000001e1d76c3cd0_0, 0;
T_1.3 ;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001e1d76d51a0;
T_2 ;
    %wait E_000001e1d76bbef0;
    %load/vec4 v000001e1d76c3eb0_0;
    %assign/vec4 v000001e1d76c3f50_0, 0;
    %load/vec4 v000001e1d76c4270_0;
    %assign/vec4 v000001e1d76c4310_0, 0;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001e1d76d51a0;
T_3 ;
    %wait E_000001e1d76bcb70;
    %load/vec4 v000001e1d76c3cd0_0;
    %assign/vec4 v000001e1d76c3c30_0, 0;
    %load/vec4 v000001e1d76c3ff0_0;
    %assign/vec4 v000001e1d76c46d0_0, 0;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001e1d76d51a0;
T_4 ;
    %wait E_000001e1d76bc430;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e1d76d53f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e1d77f1cb0_0, 0, 1;
    %load/vec4 v000001e1d76c41d0_0;
    %load/vec4 v000001e1d76c3c30_0;
    %cmp/e;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v000001e1d76c4270_0;
    %load/vec4 v000001e1d76c46d0_0;
    %cmp/ne;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e1d76d53f0_0, 0;
T_4.2 ;
T_4.0 ;
    %load/vec4 v000001e1d77f1650_0;
    %load/vec4 v000001e1d76c3f50_0;
    %cmp/e;
    %jmp/0xz  T_4.4, 4;
    %load/vec4 v000001e1d76c3ff0_0;
    %load/vec4 v000001e1d76c4310_0;
    %cmp/e;
    %jmp/0xz  T_4.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e1d77f1cb0_0, 0;
T_4.6 ;
T_4.4 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001e1d76bce70;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v000001e1d76c48b0_0;
    %inv;
    %store/vec4 v000001e1d76c48b0_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_000001e1d76bce70;
T_6 ;
T_6.0 ;
    %delay 10, 0;
    %load/vec4 v000001e1d76c43b0_0;
    %inv;
    %store/vec4 v000001e1d76c43b0_0, 0, 1;
    %jmp T_6.0;
    %end;
    .thread T_6;
    .scope S_000001e1d76bce70;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e1d76c3b90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e1d76c4950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e1d76c48b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e1d76c43b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e1d76c4810_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001e1d76c49f0_0, 0, 8;
    %delay 15, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e1d76c4810_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_000001e1d76bce70;
T_8 ;
    %delay 1500, 0;
    %vpi_call 2 47 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_000001e1d76bce70;
T_9 ;
    %delay 15, 0;
    %pushi/vec4 16, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001e1d76bc230;
    %vpi_func 2 53 "$random" 32 {0 0 0};
    %pad/s 8;
    %store/vec4 v000001e1d76c49f0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e1d76c3b90_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %wait E_000001e1d76bc230;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e1d76c3b90_0, 0, 1;
    %pushi/vec4 16, 0, 32;
T_9.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.3, 5;
    %jmp/1 T_9.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001e1d76bc770;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e1d76c4950_0, 0, 1;
    %jmp T_9.2;
T_9.3 ;
    %pop/vec4 1;
    %wait E_000001e1d76bc770;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e1d76c4950_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_000001e1d76bce70;
T_10 ;
    %vpi_call 2 66 "$dumpvars" {0 0 0};
    %vpi_call 2 67 "$dumpfile", "asyncfifo.vcd" {0 0 0};
    %vpi_call 2 68 "$monitor", "Time=%t,rst=%b,wrdata=%d,wren=%b,rden=%b,rdata=%d", $time, v000001e1d76c4810_0, v000001e1d76c49f0_0, v000001e1d76c3b90_0, v000001e1d76c4950_0, v000001e1d76c4630_0 {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "asyncfifotb.v";
    "./asyncfifo.v";
