// Seed: 3599290290
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_13;
  assign module_1.type_1 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    input wire id_2,
    input supply1 id_3
    , id_24,
    output wand id_4,
    input supply1 id_5,
    output supply0 id_6,
    input supply1 id_7,
    input wand id_8,
    output tri id_9,
    input uwire id_10,
    input uwire id_11,
    input wor id_12,
    input wor id_13,
    input uwire id_14,
    input uwire id_15,
    input uwire id_16,
    input tri id_17,
    input wor id_18,
    input tri1 id_19,
    input tri id_20,
    input wand id_21,
    inout supply1 id_22
);
  always @(negedge id_11 or posedge id_10) begin : LABEL_0
    id_22 = 1 - id_17;
  end
  module_0 modCall_1 (
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24
  );
endmodule
