I 000053 55 1432          1725283548767 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725283548768 2024.09.02 10:25:48)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code dedd8b8c8d898cc8dbd9c88489d8dad8d8d8d8d8da)
	(_ent
		(_time 1725283548765)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000053 55 1432          1725283586267 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725283586268 2024.09.02 10:26:26)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 5a090a590d0d084c5f5d4c000d5c5e5c5c5c5c5c5e)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000053 55 1432          1725283597355 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725283597356 2024.09.02 10:26:37)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code afa8a3f8fff8fdb9aaa8b9f5f8a9aba9a9a9a9a9ab)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1195          1725283597381 Driver
(_unit VHDL(test_dff 0 3(driver 0 5))
	(_version vf5)
	(_time 1725283597382 2024.09.02 10:26:37)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code cfc9c39a9c9998d8ca9f89959ac9c9c9c9c8cbc9ca)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int Qbar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 12(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 9(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 9(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 10(_arch(_uni))))
		(_sig(_int Data -1 0 10(_arch(_uni))))
		(_sig(_int Q -1 0 10(_arch(_uni))))
		(_sig(_int QBar -1 0 10(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 13(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1195          1725283611144 Driver
(_unit VHDL(test_dff 0 3(driver 0 5))
	(_version vf5)
	(_time 1725283611145 2024.09.02 10:26:51)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 9497c59b95c2c38391c4d2cec19292929293909291)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int Qbar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 12(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 9(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 9(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 10(_arch(_uni))))
		(_sig(_int Data -1 0 10(_arch(_uni))))
		(_sig(_int Q -1 0 10(_arch(_uni))))
		(_sig(_int QBar -1 0 10(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 13(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725283611161 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725283611162 2024.09.02 10:26:51)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code a4a6f5f3a6f3f6b2a1a3b2fef3a2a0a2a2a2a2a2a0)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1201          1725284006329 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725284006330 2024.09.02 10:33:26)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 383a3a3d356e6f2f3e397e626d3e3e3e3e3f3c3e3d)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725284006363 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725284006364 2024.09.02 10:33:26)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 67646567663035716260713d306163616161616163)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1201          1725284111603 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725284111604 2024.09.02 10:35:11)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 79287c78752f2e6e7f783f232c7f7f7f7f7e7d7f7c)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725284111619 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725284111620 2024.09.02 10:35:11)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 89d98c8786dedb9f8c8e9fd3de8f8d8f8f8f8f8f8d)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1201          1725284111635 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725284111636 2024.09.02 10:35:11)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 99c89c9695cfce8e9f98dfc3cc9f9f9f9f9e9d9f9c)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725284121677 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725284121678 2024.09.02 10:35:21)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code d7d0db85d68085c1d2d0c18d80d1d3d1d1d1d1d1d3)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1201          1725284121694 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725284121695 2024.09.02 10:35:21)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code e7e1ebb4e5b1b0f0e1e6a1bdb2e1e1e1e1e0e3e1e2)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725284389308 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725284389309 2024.09.02 10:39:49)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 40441142461712564547561a174644464646464644)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1201          1725284389325 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725284389326 2024.09.02 10:39:49)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 50550153550607475651160a055656565657545655)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725284491115 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725284491116 2024.09.02 10:41:31)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code f5a1a3a5f6a2a7e3f0f2e3afa2f3f1f3f3f3f3f3f1)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1201          1725284491142 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725284491143 2024.09.02 10:41:31)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 05505203055352120305435f500303030302010300)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725284510628 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725284510629 2024.09.02 10:41:50)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 31373d34366663273436276b663735373737373735)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1201          1725284510648 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725284510649 2024.09.02 10:41:50)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 40474c42451617574640061a154646464647444645)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725284747065 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725284747066 2024.09.02 10:45:47)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code b6e1b1e2b6e1e4a0b3b1a0ece1b0b2b0b0b0b0b0b2)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1198          1725284747097 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725284747098 2024.09.02 10:45:47)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code e5b3e2b6e5b3b2f2e3e5a3bfb0e3e3e3e3e2e1e3e0)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs(_wait_for)(_trgt(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725284770694 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725284770695 2024.09.02 10:46:10)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 0f090b095f585d190a08195558090b09090909090b)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1195          1725284770710 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725284770711 2024.09.02 10:46:10)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 1f181b184c494808191f59454a19191919181b191a)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs(_wait_for)(_trgt(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725284956776 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725284956777 2024.09.02 10:49:16)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code edbfefbebfbabffbe8eafbb7baebe9ebebebebebe9)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1198          1725284956793 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725284956794 2024.09.02 10:49:16)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code fdaeffadacabaaeafbfdbba7a8fbfbfbfbfaf9fbf8)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs(_wait_for)(_trgt(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725285096272 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725285096273 2024.09.02 10:51:36)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code d989da8bd68e8bcfdcdecf838edfdddfdfdfdfdfdd)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1198          1725285096299 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725285096300 2024.09.02 10:51:36)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code e9b8eabae5bfbefeefe9afb3bcefefefefeeedefec)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs(_wait_for)(_trgt(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725285133313 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725285133314 2024.09.02 10:52:13)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 808e8c8e86d7d296858796dad78684868686868684)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1198          1725285133329 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725285133330 2024.09.02 10:52:13)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 909f9c9f95c6c7879690d6cac59696969697949695)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs(_wait_for)(_trgt(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725285153502 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725285153503 2024.09.02 10:52:33)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 6c3e6f6c393b3e7a696b7a363b6a686a6a6a6a6a68)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1198          1725285153518 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725285153519 2024.09.02 10:52:33)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 6c3f6f6c3a3a3b7b6a6c2a36396a6a6a6a6b686a69)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs(_wait_for)(_trgt(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725285177051 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725285177052 2024.09.02 10:52:57)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 66636166663134706361703c316062606060606062)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1198          1725285177078 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725285177079 2024.09.02 10:52:57)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 76727177752021617076302c237070707071727073)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs(_wait_for)(_trgt(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725285202804 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725285202805 2024.09.02 10:53:22)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code fcf3ffaca9abaeeaf9fbeaa6abfaf8fafafafafaf8)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1198          1725285202821 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725285202822 2024.09.02 10:53:22)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 0c02000a5a5a5b1b0a0c4a56590a0a0a0a0b080a09)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs(_wait_for)(_trgt(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725285219413 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725285219414 2024.09.02 10:53:39)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code de8cd28c8d898cc8dbd9c88489d8dad8d8d8d8d8da)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1198          1725285219433 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725285219434 2024.09.02 10:53:39)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code edbee1bebcbbbafaebedabb7b8ebebebebeae9ebe8)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs(_wait_for)(_trgt(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725285229349 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725285229350 2024.09.02 10:53:49)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code affffdf8fff8fdb9aaa8b9f5f8a9aba9a9a9a9a9ab)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1198          1725285229367 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725285229368 2024.09.02 10:53:49)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code bfeeedebece9e8a8b9bff9e5eab9b9b9b9b8bbb9ba)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs(_wait_for)(_trgt(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725285314363 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725285314364 2024.09.02 10:55:14)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code c7c59192c69095d1c2c0d19d90c1c3c1c1c1c1c1c3)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1198          1725285314381 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725285314382 2024.09.02 10:55:14)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code d7d48185d58180c0d1d4918d82d1d1d1d1d0d3d1d2)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs(_wait_for)(_trgt(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725285327767 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725285327768 2024.09.02 10:55:27)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 16181211164144001311004c411012101010101012)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1198          1725285327784 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725285327785 2024.09.02 10:55:27)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 353a3130356362223336736f603333333332313330)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs(_wait_for)(_trgt(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1198          1725285875713 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725285875714 2024.09.02 11:04:35)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 87d4d08985d1d09081d3c1ddd28181818180838182)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725285930757 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725285930758 2024.09.02 11:05:30)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 8eda8980ddd9dc988b8998d4d9888a88888888888a)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1198          1725285930774 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725285930775 2024.09.02 11:05:30)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 9dc89a92cccbca8a9bcadbc7c89b9b9b9b9a999b98)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1198          1725285957552 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725285957553 2024.09.02 11:05:57)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 3a3c6d3f6e6c6d2d3c6b7c606f3c3c3c3c3d3e3c3f)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1198          1725286057575 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725286057576 2024.09.02 11:07:37)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code eabcecb9bebcbdfdecbbacb0bfececececedeeecef)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725286100192 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725286100193 2024.09.02 11:08:20)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 6b69666b3f3c397d6e6c7d313c6d6f6d6d6d6d6d6f)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1198          1725286100209 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725286100210 2024.09.02 11:08:20)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 7b78767a2c2d2c6c7d2a3d212e7d7d7d7d7c7f7d7e)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725286131398 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725286131399 2024.09.02 11:08:51)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 4e1b494c1d191c584b49581419484a48484848484a)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1198          1725286131424 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725286131425 2024.09.02 11:08:51)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 6d396a6d3c3b3a7a6b3c2b37386b6b6b6b6a696b68)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725286149909 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725286149910 2024.09.02 11:09:09)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code a2a4f4f5a6f5f0b4a7a5b4f8f5a4a6a4a4a4a4a4a6)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1198          1725286149926 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725286149927 2024.09.02 11:09:09)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code b1b6e7e5b5e7e6a6b7e0f7ebe4b7b7b7b7b6b5b7b4)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725286176926 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725286176927 2024.09.02 11:09:36)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 2928282d267e7b3f2c2e3f737e2f2d2f2f2f2f2f2d)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1198          1725286176944 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725286176945 2024.09.02 11:09:36)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 3939383c356f6e2e3f687f636c3f3f3f3f3e3d3f3c)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725286196941 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725286196942 2024.09.02 11:09:56)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 590c5e5a560e0b4f5c5e4f030e5f5d5f5f5f5f5f5d)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1198          1725286196964 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725286196965 2024.09.02 11:09:56)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 693d6e69653f3e7e6f382f333c6f6f6f6f6e6d6f6c)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725286301903 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725286301904 2024.09.02 11:11:41)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 525102515605004457554408055456545454545456)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1198          1725286301920 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725286301921 2024.09.02 11:11:41)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 626032626534357565622438376464646465666467)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs(_wait_for)(_trgt(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1198          1725286320892 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725286320893 2024.09.02 11:12:00)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 8adc8984dedcdd9d8d8accd0df8c8c8c8c8d8e8c8f)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs(_wait_for)(_trgt(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725286678707 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725286678708 2024.09.02 11:17:58)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 3f386f3a6f686d293a38296568393b39393939393b)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1195          1725286678729 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725286678730 2024.09.02 11:17:58)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 4e481e4c1e181959481f08141b48484848494a484b)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs(_wait_for)(_trgt(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725286952041 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725286952042 2024.09.02 11:22:32)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code efede3bcbfb8bdf9eae8f9b5b8e9ebe9e9e9e9e9eb)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1201          1725286952060 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725286952061 2024.09.02 11:22:32)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code fefdf2aeaea8a9e9f9fbb8a4abf8f8f8f8f9faf8fb)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725287001176 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725287001177 2024.09.02 11:23:21)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code e3e5efb0e6b4b1f5e6e4f5b9b4e5e7e5e5e5e5e5e7)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1201          1725287001195 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725287001196 2024.09.02 11:23:21)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code f3f4ffa3f5a5a4e4f4f7b5a9a6f5f5f5f5f4f7f5f6)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725287033500 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725287033501 2024.09.02 11:23:53)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 1c121f1b494b4e0a191b0a464b1a181a1a1a1a1a18)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1201          1725287033516 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725287033517 2024.09.02 11:23:53)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 2c232f287a7a7b3b2b286a76792a2a2a2a2b282a29)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1201          1725287656059 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725287656060 2024.09.02 11:34:16)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code fef9fcaeaea8a9e9f9f9b8a4abf8f8f8f8f9faf8fb)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1201          1725287724211 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725287724212 2024.09.02 11:35:24)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 3b3d3e3e6c6d6c2c3c3d7d616e3d3d3d3d3c3f3d3e)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725287762929 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725287762930 2024.09.02 11:36:02)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 792e7578762e2b6f7c7e6f232e7f7d7f7f7f7f7f7d)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1201          1725287762947 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725287762948 2024.09.02 11:36:02)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 89df858785dfde9e8e8fcfd3dc8f8f8f8f8e8d8f8c)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725287887799 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725287887800 2024.09.02 11:38:07)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 444b4046461316524143521e134240424242424240)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1201          1725287887825 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725287887826 2024.09.02 11:38:07)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 545a5057550203435352120e015252525253505251)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725288007106 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725288007107 2024.09.02 11:40:07)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 45454347461217534042531f124341434343434341)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1201          1725288007125 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725288007126 2024.09.02 11:40:07)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 55545356550302425253130f005353535352515350)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725288080632 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725288080633 2024.09.02 11:41:20)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 818f848f86d6d397848697dbd68785878787878785)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1201          1725288080649 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725288080650 2024.09.02 11:41:20)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 909f959f95c6c7879791d6cac59696969697949695)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725288136741 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725288136742 2024.09.02 11:42:16)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code aeadf9f9fdf9fcb8aba9b8f4f9a8aaa8a8a8a8a8aa)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1201          1725288136759 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725288136760 2024.09.02 11:42:16)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code bebce9eaeee8e9a9b9bef8e4ebb8b8b8b8b9bab8bb)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725288158368 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725288158369 2024.09.02 11:42:38)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 27732223267075312220317d702123212121212123)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1201          1725288158388 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725288158389 2024.09.02 11:42:38)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 37623232356160203037716d623131313130333132)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725288175834 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725288175835 2024.09.02 11:42:55)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 64346564663336726163723e336260626262626260)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1201          1725288175860 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725288175861 2024.09.02 11:42:55)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 732272727525246474733529267575757574777576)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725288191391 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725288191392 2024.09.02 11:43:11)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 1f1a19184f484d091a18094548191b19191919191b)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1201          1725288191408 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725288191409 2024.09.02 11:43:11)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 2e2a282a7e787939292e68747b28282828292a282b)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725288209253 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725288209254 2024.09.02 11:43:29)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code f2f3f1a2f6a5a0e4f7f5e4a8a5f4f6f4f4f4f4f4f6)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1201          1725288209273 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725288209274 2024.09.02 11:43:29)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 01010d07055756160601475b540707070706050704)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725288229727 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725288229728 2024.09.02 11:43:49)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code e6b3e5b5e6b1b4f0e3e1f0bcb1e0e2e0e0e0e0e0e2)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1201          1725288229744 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725288229745 2024.09.02 11:43:49)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code f6a2f5a6f5a0a1e1f1f6b0aca3f0f0f0f0f1f2f0f3)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725288261412 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725288261413 2024.09.02 11:44:21)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code aeaca9f9fdf9fcb8aba9b8f4f9a8aaa8a8a8a8a8aa)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1201          1725288261429 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725288261430 2024.09.02 11:44:21)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code bdbebae9ecebeaaababdfbe7e8bbbbbbbbbab9bbb8)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725288287349 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725288287350 2024.09.02 11:44:47)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code ffa8f3afafa8ade9faf8e9a5a8f9fbf9f9f9f9f9fb)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1201          1725288287366 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725288287367 2024.09.02 11:44:47)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 0f5902095c595818080f49555a09090909080b090a)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725288332232 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725288332233 2024.09.02 11:45:32)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 4a4946481d1d185c4f4d5c101d4c4e4c4c4c4c4c4e)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1201          1725288332259 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725288332260 2024.09.02 11:45:32)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 6a68666a3e3c3d7d6d6a2c303f6c6c6c6c6d6e6c6f)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725288342860 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725288342861 2024.09.02 11:45:42)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code cbc5ce9e9f9c99ddceccdd919ccdcfcdcdcdcdcdcf)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1201          1725288342880 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725288342881 2024.09.02 11:45:42)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code ebe4eeb8bcbdbcfcecebadb1beededededecefedee)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725289256638 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725289256639 2024.09.02 12:00:56)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 41404643461613574446571b164745474747474745)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1198          1725289256656 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725289256657 2024.09.02 12:00:56)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 50505753550607475055160a055656565657545655)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725290154883 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725290154884 2024.09.02 12:15:54)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 0b0f070d5f5c591d0e0c1d515c0d0f0d0d0d0d0d0f)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1174          1725290154900 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725290154901 2024.09.02 12:15:54)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 1a1f161d4e4c4d0d1a1e5c404f1c1c1c1c1d1e1c1f)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2518          1725290154941 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1725290154942 2024.09.02 12:15:54)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 494d124b411f195f4b4d5116104f1a4f484e4d4f4a)
	(_ent
		(_time 1725290154939)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1431          1725290154957 Driver
(_unit VHDL(test_latch8 0 6(driver 0 8))
	(_version vf5)
	(_time 1725290154958 2024.09.02 12:15:54)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code 595c555a550f0e4e5c091f035b5f585e5d5f5a5f51)
	(_ent
		(_time 1725290154945)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 10(_ent (_in))))
				(_port(_int Clk -1 0 10(_ent (_in))))
				(_port(_int Pre -1 0 10(_ent (_in))))
				(_port(_int Clr -1 0 10(_ent (_in))))
				(_port(_int Q 0 0 10(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 15(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 10(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 12(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 12(_arch(_uni))))
		(_sig(_int Q 1 0 12(_arch(_uni))))
		(_sig(_int Clk -1 0 13(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 13(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 13(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 17(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 17(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 16(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725290267215 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725290267216 2024.09.02 12:17:47)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code d3818281d68481c5d6d4c58984d5d7d5d5d5d5d5d7)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1174          1725290267233 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725290267234 2024.09.02 12:17:47)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code e2b1b3b1e5b4b5f5e2e6a4b8b7e4e4e4e4e5e6e4e7)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2518          1725290267247 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1725290267248 2024.09.02 12:17:47)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code f2a0f4a2f1a4a2e4f0f6eaadabf4a1f4f3f5f6f4f1)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1431          1725290267253 Driver
(_unit VHDL(test_latch8 0 6(driver 0 9))
	(_version vf5)
	(_time 1725290267254 2024.09.02 12:17:47)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code f2a1a3a2f5a4a5e5f4f7b4a8f0f4f3f5f6f4f1f4fa)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 11(_ent (_in))))
				(_port(_int Clk -1 0 11(_ent (_in))))
				(_port(_int Pre -1 0 11(_ent (_in))))
				(_port(_int Clr -1 0 11(_ent (_in))))
				(_port(_int Q 0 0 11(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 16(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 11(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 13(_arch(_uni))))
		(_sig(_int Q 1 0 13(_arch(_uni))))
		(_sig(_int Clk -1 0 14(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 14(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 14(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 18(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 17(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1431          1725290339283 Driver
(_unit VHDL(test_latch8 0 6(driver 0 9))
	(_version vf5)
	(_time 1725290339284 2024.09.02 12:18:59)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code 61306d61653736766764273b636760666567626769)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 11(_ent (_in))))
				(_port(_int Clk -1 0 11(_ent (_in))))
				(_port(_int Pre -1 0 11(_ent (_in))))
				(_port(_int Clr -1 0 11(_ent (_in))))
				(_port(_int Q 0 0 11(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 16(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 11(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 13(_arch(_uni))))
		(_sig(_int Q 1 0 13(_arch(_uni))))
		(_sig(_int Clk -1 0 14(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 14(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 14(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 18(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 17(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000051 55 2518          1725290339300 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1725290339301 2024.09.02 12:18:59)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 70202b71712620667274682f297623767177747673)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000053 55 1432          1725290339306 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725290339307 2024.09.02 12:18:59)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 70207c71762722667577662a277674767676767674)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1174          1725290339318 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725290339319 2024.09.02 12:18:59)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 80d18c8e85d6d7978084c6dad58686868687848685)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1431          1725290382551 Driver
(_unit VHDL(test_latch8 0 6(driver 0 9))
	(_version vf5)
	(_time 1725290382552 2024.09.02 12:19:42)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code 62346762653435756467243860646365666461646a)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 11(_ent (_in))))
				(_port(_int Clk -1 0 11(_ent (_in))))
				(_port(_int Pre -1 0 11(_ent (_in))))
				(_port(_int Clr -1 0 11(_ent (_in))))
				(_port(_int Q 0 0 11(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 16(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 11(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 13(_arch(_uni))))
		(_sig(_int Q 1 0 13(_arch(_uni))))
		(_sig(_int Clk -1 0 14(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 14(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 14(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 18(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 17(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000051 55 2518          1725290382569 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1725290382570 2024.09.02 12:19:42)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 722520737124226470766a2d2b7421747375767471)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000053 55 1432          1725290382575 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725290382576 2024.09.02 12:19:42)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 722577737625206477756428257476747474747476)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1174          1725290382591 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725290382592 2024.09.02 12:19:42)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 82d4878c85d4d5958286c4d8d78484848485868487)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2518          1725290382606 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1725290382607 2024.09.02 12:19:42)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 91c6c39e91c7c187939589cec897c2979096959792)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1431          1725290382612 Driver
(_unit VHDL(test_latch8 0 6(driver 0 9))
	(_version vf5)
	(_time 1725290382613 2024.09.02 12:19:42)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code 91c7949e95c7c6869794d7cb939790969597929799)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 11(_ent (_in))))
				(_port(_int Clk -1 0 11(_ent (_in))))
				(_port(_int Pre -1 0 11(_ent (_in))))
				(_port(_int Clr -1 0 11(_ent (_in))))
				(_port(_int Q 0 0 11(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 16(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 11(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 13(_arch(_uni))))
		(_sig(_int Q 1 0 13(_arch(_uni))))
		(_sig(_int Clk -1 0 14(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 14(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 14(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 18(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 17(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725290543349 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725290543350 2024.09.02 12:22:23)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 7f787e7e2f282d697a78692528797b79797979797b)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1725290543366 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1725290543367 2024.09.02 12:22:23)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 8f88d981d8d9df998d8b97d0d689dc898e888b898c)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1431          1725290543374 Driver
(_unit VHDL(test_latch8 0 6(driver 0 9))
	(_version vf5)
	(_time 1725290543375 2024.09.02 12:22:23)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code 8f898e81dcd9d898898ac9d58d898e888b898c8987)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 11(_ent (_in))))
				(_port(_int Clk -1 0 11(_ent (_in))))
				(_port(_int Pre -1 0 11(_ent (_in))))
				(_port(_int Clr -1 0 11(_ent (_in))))
				(_port(_int Q 0 0 11(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 16(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 11(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 13(_arch(_uni))))
		(_sig(_int Q 1 0 13(_arch(_uni))))
		(_sig(_int Clk -1 0 14(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 14(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 14(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 18(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 17(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1174          1725290543408 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725290543409 2024.09.02 12:22:23)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code aea8aff9fef8f9b9aeaae8f4fba8a8a8a8a9aaa8ab)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725290566819 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725290566820 2024.09.02 12:22:46)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 2c2d2928797b7e3a292b3a767b2a282a2a2a2a2a28)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1725290566838 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1725290566839 2024.09.02 12:22:46)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 3c3d6e396e6a6c2a3e382463653a6f3a3d3b383a3f)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1174          1725290566846 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725290566847 2024.09.02 12:22:46)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 3c3c39396a6a6b2b3c387a66693a3a3a3a3b383a39)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725290589279 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725290589280 2024.09.02 12:23:09)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code e1b4edb2e6b6b3f7e4e6f7bbb6e7e5e7e7e7e7e7e5)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1725290589297 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1725290589298 2024.09.02 12:23:09)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code f1a4aaa1f1a7a1e7f3f5e9aea8f7a2f7f0f6f5f7f2)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1174          1725290589305 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725290589306 2024.09.02 12:23:09)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code f1a5fda1f5a7a6e6f1f5b7aba4f7f7f7f7f6f5f7f4)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725290594646 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725290594647 2024.09.02 12:23:14)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code e0b2b0b3e6b7b2f6e5e7f6bab7e6e4e6e6e6e6e6e4)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1725290594665 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1725290594666 2024.09.02 12:23:14)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code f0a2f7a0f1a6a0e6f2f4e8afa9f6a3f6f1f7f4f6f3)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1431          1725290594671 Driver
(_unit VHDL(test_latch8 0 6(driver 0 9))
	(_version vf5)
	(_time 1725290594672 2024.09.02 12:23:14)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code f0a3a0a0f5a6a7e7f6f5b6aaf2f6f1f7f4f6f3f6f8)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 11(_ent (_in))))
				(_port(_int Clk -1 0 11(_ent (_in))))
				(_port(_int Pre -1 0 11(_ent (_in))))
				(_port(_int Clr -1 0 11(_ent (_in))))
				(_port(_int Q 0 0 11(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 16(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 11(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 13(_arch(_uni))))
		(_sig(_int Q 1 0 13(_arch(_uni))))
		(_sig(_int Clk -1 0 14(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 14(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 14(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 18(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 17(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1174          1725290594683 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725290594684 2024.09.02 12:23:14)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code ffacafafaca9a8e8fffbb9a5aaf9f9f9f9f8fbf9fa)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725290853274 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725290853275 2024.09.02 12:27:33)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 21732525267673372426377b762725272727272725)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1725290853292 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1725290853293 2024.09.02 12:27:33)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 31636234316761273335296e683762373036353732)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1431          1725290853298 Driver
(_unit VHDL(test_latch8 0 6(driver 0 9))
	(_version vf5)
	(_time 1725290853299 2024.09.02 12:27:33)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code 31623534356766263734776b333730363537323739)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 11(_ent (_in))))
				(_port(_int Clk -1 0 11(_ent (_in))))
				(_port(_int Pre -1 0 11(_ent (_in))))
				(_port(_int Clr -1 0 11(_ent (_in))))
				(_port(_int Q 0 0 11(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 16(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 11(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 13(_arch(_uni))))
		(_sig(_int Q 1 0 13(_arch(_uni))))
		(_sig(_int Clk -1 0 14(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 14(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 14(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 18(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 17(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1174          1725290853330 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725290853331 2024.09.02 12:27:33)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 50035453550607475054160a055656565657545655)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1431          1725290876857 Driver
(_unit VHDL(test_latch8 0 6(driver 0 9))
	(_version vf5)
	(_time 1725290876858 2024.09.02 12:27:56)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code 3b3e6c3e6c6d6c2c3d3e7d61393d3a3c3f3d383d33)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 11(_ent (_in))))
				(_port(_int Clk -1 0 11(_ent (_in))))
				(_port(_int Pre -1 0 11(_ent (_in))))
				(_port(_int Clr -1 0 11(_ent (_in))))
				(_port(_int Q 0 0 11(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 16(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 11(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 13(_arch(_uni))))
		(_sig(_int Q 1 0 13(_arch(_uni))))
		(_sig(_int Clk -1 0 14(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 14(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 14(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 18(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 17(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725290890154 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725290890155 2024.09.02 12:28:10)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 2c2c2828797b7e3a292b3a767b2a282a2a2a2a2a28)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1725290890175 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1725290890176 2024.09.02 12:28:10)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 4b4b1849181d1b5d494f5314124d184d4a4c4f4d48)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1431          1725290890181 Driver
(_unit VHDL(test_latch8 0 6(driver 0 9))
	(_version vf5)
	(_time 1725290890182 2024.09.02 12:28:10)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code 4b4a4f491c1d1c5c4d4e0d11494d4a4c4f4d484d43)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 11(_ent (_in))))
				(_port(_int Clk -1 0 11(_ent (_in))))
				(_port(_int Pre -1 0 11(_ent (_in))))
				(_port(_int Clr -1 0 11(_ent (_in))))
				(_port(_int Q 0 0 11(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 16(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 11(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 13(_arch(_uni))))
		(_sig(_int Q 1 0 13(_arch(_uni))))
		(_sig(_int Clk -1 0 14(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 14(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 14(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 18(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 17(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1174          1725290890225 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725290890226 2024.09.02 12:28:10)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 7a7b7e7b2e2c2d6d7a7e3c202f7c7c7c7c7d7e7c7f)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725290902292 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725290902293 2024.09.02 12:28:22)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 9997cb9696cecb8f9c9e8fc3ce9f9d9f9f9f9f9f9d)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1725290902309 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1725290902310 2024.09.02 12:28:22)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code a8a6adffa1fef8beaaacb0f7f1aefbaea9afacaeab)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1431          1725290902315 Driver
(_unit VHDL(test_latch8 0 6(driver 0 9))
	(_version vf5)
	(_time 1725290902316 2024.09.02 12:28:22)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code a8a7faffa5feffbfaeadeef2aaaea9afacaeabaea0)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 11(_ent (_in))))
				(_port(_int Clk -1 0 11(_ent (_in))))
				(_port(_int Pre -1 0 11(_ent (_in))))
				(_port(_int Clr -1 0 11(_ent (_in))))
				(_port(_int Q 0 0 11(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 16(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 11(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 13(_arch(_uni))))
		(_sig(_int Q 1 0 13(_arch(_uni))))
		(_sig(_int Clk -1 0 14(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 14(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 14(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 18(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 17(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1174          1725290902346 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725290902347 2024.09.02 12:28:22)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code c8c79a9dc59e9fdfc8cc8e929dcececececfcccecd)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725290924803 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725290924804 2024.09.02 12:28:44)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 8cdf8f82d9dbde9a898b9ad6db8a888a8a8a8a8a88)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1725290924820 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1725290924821 2024.09.02 12:28:44)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 9ccfc893cecacc8a9e9884c3c59acf9a9d9b989a9f)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1431          1725290924826 Driver
(_unit VHDL(test_latch8 0 6(driver 0 9))
	(_version vf5)
	(_time 1725290924827 2024.09.02 12:28:44)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code 9cce9f93cacacb8b9a99dac69e9a9d9b989a9f9a94)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 11(_ent (_in))))
				(_port(_int Clk -1 0 11(_ent (_in))))
				(_port(_int Pre -1 0 11(_ent (_in))))
				(_port(_int Clr -1 0 11(_ent (_in))))
				(_port(_int Q 0 0 11(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 16(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 11(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 13(_arch(_uni))))
		(_sig(_int Q 1 0 13(_arch(_uni))))
		(_sig(_int Clk -1 0 14(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 14(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 14(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 18(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 17(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1174          1725290924852 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725290924853 2024.09.02 12:28:44)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code bbe9b8efecedecacbbbffde1eebdbdbdbdbcbfbdbe)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725290935507 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725290935508 2024.09.02 12:28:55)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 5c5b595f090b0e4a595b4a060b5a585a5a5a5a5a58)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1725290935526 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1725290935527 2024.09.02 12:28:55)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 6b6c396b383d3b7d696f7334326d386d6a6c6f6d68)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1431          1725290935532 Driver
(_unit VHDL(test_latch8 0 6(driver 0 9))
	(_version vf5)
	(_time 1725290935533 2024.09.02 12:28:55)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code 6b6d6e6b3c3d3c7c6d6e2d31696d6a6c6f6d686d63)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 11(_ent (_in))))
				(_port(_int Clk -1 0 11(_ent (_in))))
				(_port(_int Pre -1 0 11(_ent (_in))))
				(_port(_int Clr -1 0 11(_ent (_in))))
				(_port(_int Q 0 0 11(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 16(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 11(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 13(_arch(_uni))))
		(_sig(_int Q 1 0 13(_arch(_uni))))
		(_sig(_int Clk -1 0 14(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 14(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 14(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 18(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 17(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1174          1725290935559 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725290935560 2024.09.02 12:28:55)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 8a8c8f84dedcdd9d8a8eccd0df8c8c8c8c8d8e8c8f)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725290945209 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725290945210 2024.09.02 12:29:05)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 434640414614115546445519144547454545454547)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1725290945226 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1725290945227 2024.09.02 12:29:05)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 525706515104024450564a0d0b5401545355565451)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1431          1725290945232 Driver
(_unit VHDL(test_latch8 0 6(driver 0 9))
	(_version vf5)
	(_time 1725290945233 2024.09.02 12:29:05)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code 52565151550405455457140850545355565451545a)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 11(_ent (_in))))
				(_port(_int Clk -1 0 11(_ent (_in))))
				(_port(_int Pre -1 0 11(_ent (_in))))
				(_port(_int Clr -1 0 11(_ent (_in))))
				(_port(_int Q 0 0 11(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 16(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 11(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 13(_arch(_uni))))
		(_sig(_int Q 1 0 13(_arch(_uni))))
		(_sig(_int Clk -1 0 14(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 14(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 14(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 18(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 17(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1174          1725290945261 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725290945262 2024.09.02 12:29:05)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 727671737524256572763428277474747475767477)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725295185729 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725295185730 2024.09.02 13:39:45)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code c6959093c69194d0c3c1d09c91c0c2c0c0c0c0c0c2)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1725295185759 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1725295185760 2024.09.02 13:39:45)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code e6b5e7b5e1b0b6f0e4e2feb9bfe0b5e0e7e1e2e0e5)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1725295185765 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1725295185766 2024.09.02 13:39:45)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code e6b4b0b5e5b0b1f1e0e1a0bce4e0e7e1e2e0e5e0ee)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 21(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1174          1725295185803 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725295185804 2024.09.02 13:39:45)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 14464313154243031410524e411212121213101211)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725295228336 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725295228337 2024.09.02 13:40:28)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 38373e3d366f6a2e3d3f2e626f3e3c3e3e3e3e3e3c)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1725295228365 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1725295228366 2024.09.02 13:40:28)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 575806545101074155534f080e5104515650535154)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1725295228371 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1725295228372 2024.09.02 13:40:28)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code 57595154550100405150110d55515650535154515f)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 21(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1174          1725295228385 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725295228386 2024.09.02 13:40:28)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 67696167653130706763213d326161616160636162)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725368048063 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725368048064 2024.09.03 09:54:08)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 4e1a4c4c1d191c584b49581419484a48484848484a)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1725368048158 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1725368048159 2024.09.03 09:54:08)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code acf8f9fbfefafcbaaea8b4f3f5aaffaaadaba8aaaf)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1725368048164 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1725368048165 2024.09.03 09:54:08)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code acf9aefbfafafbbbaaabeaf6aeaaadaba8aaafaaa4)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 21(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1198          1725368048237 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725368048238 2024.09.03 09:54:08)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code faaff8aaaeacadedfafebca0affcfcfcfcfdfefcff)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs(_wait_for)(_trgt(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725368119160 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725368119161 2024.09.03 09:55:19)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 04515302065356120103125e530200020202020200)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1725368119191 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1725368119192 2024.09.03 09:55:19)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 237623272175733521273b7c7a2570252224272520)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1725368119197 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1725368119198 2024.09.03 09:55:19)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code 23777427257574342524657921252224272520252b)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 21(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1198          1725368119224 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725368119225 2024.09.03 09:55:19)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 421615404514155542460418174444444445464447)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs(_wait_for)(_trgt(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725368180198 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725368180199 2024.09.03 09:56:20)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 6b3f3e6b3f3c397d6e6c7d313c6d6f6d6d6d6d6d6f)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1725368180231 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1725368180232 2024.09.03 09:56:20)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 8ade8884dadcda9c888e92d5d38cd98c8b8d8e8c89)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1725368180237 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1725368180238 2024.09.03 09:56:20)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code 8adfdf84dedcdd9d8c8dccd0888c8b8d8e8c898c82)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 21(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1198          1725368180268 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725368180269 2024.09.03 09:56:20)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code b9ececedb5efeeaeb9bdffe3ecbfbfbfbfbebdbfbc)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs(_wait_for)(_trgt(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725368209127 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725368209128 2024.09.03 09:56:49)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 75712374762227637072632f227371737373737371)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1725368209147 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1725368209148 2024.09.03 09:56:49)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 8480858a81d2d49286809cdbdd82d7828583808287)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1725368209153 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1725368209154 2024.09.03 09:56:49)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code 8481d28a85d2d3938283c2de86828583808287828c)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 21(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1198          1725368209183 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725368209184 2024.09.03 09:56:49)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code a3a6f5f4a5f5f4b4a3a7e5f9f6a5a5a5a5a4a7a5a6)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs(_wait_for)(_trgt(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725368360382 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725368360383 2024.09.03 09:59:20)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 47461245461015514240511d104143414141414143)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1725368360401 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1725368360402 2024.09.03 09:59:20)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 565754555100064054524e090f5005505751525055)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1725368360407 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1725368360408 2024.09.03 09:59:20)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code 56560355550001415051100c54505751525055505e)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 21(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1198          1725368360433 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725368360434 2024.09.03 09:59:20)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 75752074752322627571332f207373737372717370)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs(_wait_for)(_trgt(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725368900996 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725368900997 2024.09.03 10:08:20)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 085c5d0e065f5a1e0d0f1e525f0e0c0e0e0e0e0e0c)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1725368901052 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1725368901053 2024.09.03 10:08:21)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 461244444110165044425e191f4015404741424045)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1725368901058 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1725368901059 2024.09.03 10:08:21)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code 46131344451011514041001c44404741424045404e)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 21(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1174          1725368901108 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725368901109 2024.09.03 10:08:21)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 75202074752322627573332f207373737372717370)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725369203702 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725369203703 2024.09.03 10:13:23)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 77747b76762025617270612d207173717171717173)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1725369203729 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1725369203730 2024.09.03 10:13:23)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 9695cd9991c0c68094928ec9cf90c5909791929095)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1725369203735 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1725369203736 2024.09.03 10:13:23)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code 96949a9995c0c1819091d0cc94909791929095909e)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 21(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1174          1725369203784 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725369203785 2024.09.03 10:13:23)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code c5c7c990c59392d2c5c3839f90c3c3c3c3c2c1c3c0)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725911717443 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725911717444 2024.09.09 16:55:17)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 69696b69663e3b7f6c6e7f333e6f6d6f6f6f6f6f6d)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1725911717483 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1725911717484 2024.09.09 16:55:17)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 8888dd8681ded89e8a8c90d7d18edb8e898f8c8e8b)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1725911717489 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1725911717490 2024.09.09 16:55:17)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code 88898a8685dedf9f8e8fced28a8e898f8c8e8b8e80)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 21(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1198          1725911717529 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725911717530 2024.09.09 16:55:17)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code b7b6b5e3b5e1e0a0b7b1f1ede2b1b1b1b1b0b3b1b2)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs(_wait_for)(_trgt(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725911846715 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725911846716 2024.09.09 16:57:26)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 5b5809580f0c094d5e5c4d010c5d5f5d5d5d5d5d5f)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1725911846732 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1725911846733 2024.09.09 16:57:26)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 6a696f6a3a3c3a7c686e7235336c396c6b6d6e6c69)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1725911846738 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1725911846739 2024.09.09 16:57:26)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code 6a68386a3e3c3d7d6c6d2c30686c6b6d6e6c696c62)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 21(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1198          1725911846752 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725911846753 2024.09.09 16:57:26)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 7a78287b2e2c2d6d7a7c3c202f7c7c7c7c7d7e7c7f)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725911874447 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725911874448 2024.09.09 16:57:54)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code b1e4e7e5b6e6e3a7b4b6a7ebe6b7b5b7b7b7b7b7b5)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1725911874464 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1725911874465 2024.09.09 16:57:54)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code c194c094c19791d7c3c5d99e98c792c7c0c6c5c7c2)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1725911874470 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1725911874471 2024.09.09 16:57:54)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code c1959794c59796d6c7c6879bc3c7c0c6c5c7c2c7c9)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 21(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1198          1725911874481 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725911874482 2024.09.09 16:57:54)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code d0848682d58687c7d0d6968a85d6d6d6d6d7d4d6d5)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725911969791 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725911969792 2024.09.09 16:59:29)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 21232525267673372426377b762725272727272725)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1725911969810 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1725911969811 2024.09.09 16:59:29)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 31336234316761273335296e683762373036353732)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1725911969816 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1725911969817 2024.09.09 16:59:29)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code 31323534356766263736776b333730363537323739)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 21(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1198          1725911969832 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725911969833 2024.09.09 16:59:29)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 50535453550607475056160a055656565657545655)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs(_wait_for)(_trgt(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725911990458 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725911990459 2024.09.09 16:59:50)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code e1eee5b2e6b6b3f7e4e6f7bbb6e7e5e7e7e7e7e7e5)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1725911990474 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1725911990475 2024.09.09 16:59:50)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code f0ffa3a0f1a6a0e6f2f4e8afa9f6a3f6f1f7f4f6f3)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1725911990480 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1725911990481 2024.09.09 16:59:50)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code f0fef4a0f5a6a7e7f6f7b6aaf2f6f1f7f4f6f3f6f8)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 21(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1198          1725911990492 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725911990493 2024.09.09 16:59:50)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 000e0506055657170006465a550606060607040605)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs(_wait_for)(_trgt(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1198          1725912009528 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725912009529 2024.09.09 17:00:09)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 57040154550100405751110d025151515150535152)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs(_wait_for)(_trgt(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1198          1725912034240 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725912034241 2024.09.09 17:00:34)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code e6e2b0b5e5b0b1f1e6e0a0bcb3e0e0e0e0e1e2e0e3)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs(_wait_for)(_trgt(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1198          1725912045194 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725912045195 2024.09.09 17:00:45)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code afaeadf8fcf9f8b8afa9e9f5faa9a9a9a9a8aba9aa)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs(_wait_for)(_trgt(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1198          1725912443836 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725912443837 2024.09.09 17:07:23)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code e0e0b6b3e5b6b7f7e0e6a6bab5e6e6e6e6e7e4e6e5)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs(_wait_for)(_trgt(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1198          1725912635277 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725912635278 2024.09.09 17:10:35)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code adacaefafcfbfabaadabebf7f8ababababaaa9aba8)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs(_wait_for)(_trgt(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1198          1725912653554 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725912653555 2024.09.09 17:10:53)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 17414510154140001711514d421111111110131112)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs(_wait_for)(_trgt(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1198          1725912665815 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725912665816 2024.09.09 17:11:05)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 00535206055657170006465a550606060607040605)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs(_wait_for)(_trgt(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1198          1725912677856 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725912677857 2024.09.09 17:11:17)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code fff8afafaca9a8e8fff9b9a5aaf9f9f9f9f8fbf9fa)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs(_wait_for)(_trgt(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1198          1725912687672 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725912687673 2024.09.09 17:11:27)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 54505457550203435452120e015252525253505251)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs(_wait_for)(_trgt(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725915073605 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725915073606 2024.09.09 17:51:13)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 656a3265663237736062733f326361636363636361)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1725915073623 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1725915073624 2024.09.09 17:51:13)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 757a75747123256377716d2a2c7326737472717376)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1725915073629 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1725915073630 2024.09.09 17:51:13)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code 757b2274752322627372332f77737472717376737d)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 21(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1201          1725915073648 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725915073649 2024.09.09 17:51:13)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 949ac39b95c2c3839493d2cec19292929293909291)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1201          1725915154554 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725915154555 2024.09.09 17:52:34)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 9fcc9390ccc9c8889f98d9c5ca99999999989b999a)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725915262959 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725915262960 2024.09.09 17:54:22)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 151b1112164247031012034f421311131313131311)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1725915262977 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1725915262978 2024.09.09 17:54:22)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 242a77202172743226203c7b7d2277222523202227)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1725915262983 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1725915262984 2024.09.09 17:54:22)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code 242b2020257273332223627e26222523202227222c)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 21(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725915271342 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725915271343 2024.09.09 17:54:31)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code cc9bc899999b9edac9cbda969bcac8cacacacacac8)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1725915271359 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1725915271360 2024.09.09 17:54:31)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code db8c8889888d8bcdd9dfc38482dd88dddadcdfddd8)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1725915271365 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1725915271366 2024.09.09 17:54:31)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code db8ddf898c8d8cccdddc9d81d9dddadcdfddd8ddd3)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 21(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1201          1725915271376 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725915271377 2024.09.09 17:54:31)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code ebbdefb8bcbdbcfcebeaadb1beededededecefedee)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1201          1725915337278 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725915337279 2024.09.09 17:55:37)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 5d0b5b5e0c0b0a4a5d5c1b07085b5b5b5b5a595b58)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1201          1725915364389 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725915364390 2024.09.09 17:56:04)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 434414414515145443420519164545454544474546)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1201          1725915427770 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725915427771 2024.09.09 17:57:07)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code e1e6e6b2e5b7b6f6e6e6a7bbb4e7e7e7e7e6e5e7e4)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1201          1725915444594 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725915444595 2024.09.09 17:57:24)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 9d9e9c92cccbca8a9a9adbc7c89b9b9b9b9a999b98)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1201          1725915471480 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725915471481 2024.09.09 17:57:51)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 98cec99795cecf8f9f9fdec2cd9e9e9e9e9f9c9e9d)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1201          1725915492080 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725915492081 2024.09.09 17:58:12)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 1a4b481d4e4c4d0d1d1d5c404f1c1c1c1c1d1e1c1f)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1201          1725915503965 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725915503966 2024.09.09 17:58:23)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 7d782d7c2c2b2a6a7a7a3b27287b7b7b7b7a797b78)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1201          1725915530329 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725915530330 2024.09.09 17:58:50)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 848a848a85d2d3938383c2ded18282828283808281)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725915624826 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725915624827 2024.09.09 18:00:24)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 989e999796cfca8e9d9f8ec2cf9e9c9e9e9e9e9e9c)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1725915624845 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1725915624846 2024.09.09 18:00:24)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code a8aefeffa1fef8beaaacb0f7f1aefbaea9afacaeab)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1725915624851 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1725915624852 2024.09.09 18:00:24)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code b7b0b6e3b5e1e0a0b1b0f1edb5b1b6b0b3b1b4b1bf)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 21(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1201          1725915624863 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725915624864 2024.09.09 18:00:24)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code c7c0c692c59190d0c0c0819d92c1c1c1c1c0c3c1c2)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1201          1725915685445 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725915685446 2024.09.09 18:01:25)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 69386f69653f3e7e6e6e2f333c6f6f6f6f6e6d6f6c)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1201          1725915701709 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725915701710 2024.09.09 18:01:41)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code f3f7f6a3f5a5a4e4f4f4b5a9a6f5f5f5f5f4f7f5f6)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1201          1725915714006 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725915714007 2024.09.09 18:01:54)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code fcfdf9acaaaaabebfbfbbaa6a9fafafafafbf8faf9)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1201          1725915729788 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725915729789 2024.09.09 18:02:09)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code a1aff3f6a5f7f6b6a6a6e7fbf4a7a7a7a7a6a5a7a4)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725918249206 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725918249207 2024.09.09 18:44:09)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 1f181a184f484d091a18094548191b19191919191b)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1725918249250 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1725918249251 2024.09.09 18:44:09)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 3e396c3b6a686e283c3a266167386d383f393a383d)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1725918249256 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1725918249257 2024.09.09 18:44:09)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code 3e383b3b6e686929383978643c383f393a383d3836)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 21(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1174          1725918249267 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725918249268 2024.09.09 18:44:09)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 4e484b4c1e181959494908141b48484848494a484b)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000053 55 1432          1725922142628 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725922142629 2024.09.09 19:49:02)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code cdccc0989f9a9fdbc8cadb979acbc9cbcbcbcbcbc9)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1725922142651 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1725922142652 2024.09.09 19:49:02)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code dcdd868e8e8a8ccaded8c48385da8fdadddbd8dadf)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1725922142657 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1725922142658 2024.09.09 19:49:02)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code dcdcd18e8a8a8bcbdadb9a86dedadddbd8dadfdad4)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 21(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1174          1725922142682 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725922142683 2024.09.09 19:49:02)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code fcfcf1acaaaaabebfbfbbaa6a9fafafafafbf8faf9)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000049 55 701           1725922142700 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 0 5))
	(_version vf5)
	(_time 1725922142701 2024.09.09 19:49:02)
	(_source(\../src/Full_adder.vhd\))
	(_parameters tan)
	(_code 0b0a5c0c5c5c0c1d58051a515e0d0f0d0e0c090d0d)
	(_ent
		(_time 1725922142698)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1558          1725922142733 driver
(_unit VHDL(test_sumador 0 5(driver 0 8))
	(_version vf5)
	(_time 1725922142734 2024.09.09 19:49:02)
	(_source(\../src/TestA_Full_adder.vhd\))
	(_parameters tan)
	(_code 2a2a7f2e7e7c7d3d2c296c71782d2f2c7e2c2b2c2e)
	(_ent
		(_time 1725922142727)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 10(_ent (_in))))
				(_port(_int Y -1 0 10(_ent (_in))))
				(_port(_int Cin -1 0 10(_ent (_in))))
				(_port(_int Cout -1 0 10(_ent (_out))))
				(_port(_int Sum -1 0 10(_ent (_out))))
			)
		)
	)
	(_inst uut 0 14(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 12(_arch(_uni))))
		(_sig(_int Y -1 0 12(_arch(_uni))))
		(_sig(_int Cin -1 0 12(_arch(_uni))))
		(_sig(_int Cout -1 0 12(_arch(_uni))))
		(_sig(_int Sum -1 0 12(_arch(_uni))))
		(_type(_int Entry 0 16(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 20(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 21(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 15(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1776          1725922142765 Behave_1
(_unit VHDL(test_16 0 6(behave_1 0 9))
	(_version vf5)
	(_time 1725922142766 2024.09.09 19:49:02)
	(_source(\../src/TestB_Full_adder.vhd\))
	(_parameters tan)
	(_code 4a4a1f481e1c1d5d4c480c151a494c4d4e4c4f4d49)
	(_ent
		(_time 1725922142763)
	)
	(_block Blck_Test_1 0 18
		(_object
			(_sig(_int GUARD -3 0 18(_arch(_uni(_code 8)))))
			(_prcs
				(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__21(_arch 1 0 21(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__22(_arch 2 0 22(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 25
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 26(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 25(_arch(_uni(_code 9)))))
			(_prcs
				(line__25(_arch 3 0 25(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__28(_arch 4 0 28(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__29(_arch 5 0 29(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 10(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 11(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 12(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 13(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 15(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 32(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 39(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000053 55 1432          1725922152403 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725922152404 2024.09.09 19:49:12)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code f2fda0a2f6a5a0e4f7f5e4a8a5f4f6f4f4f4f4f4f6)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1725922152420 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1725922152421 2024.09.09 19:49:12)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 025551040154521400061a5d5b0451040305060401)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1725922152426 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1725922152427 2024.09.09 19:49:12)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code 02540604055455150405445800040305060401040a)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 21(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1174          1725922152454 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725922152455 2024.09.09 19:49:12)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 21772525257776362626677b742727272726252724)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000049 55 701           1725922152472 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 0 5))
	(_version vf5)
	(_time 1725922152473 2024.09.09 19:49:12)
	(_source(\../src/Full_adder.vhd\))
	(_parameters tan)
	(_code 4017464345174756134e511a154644464547424646)
	(_ent
		(_time 1725922142697)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1558          1725922152486 driver
(_unit VHDL(test_sumador 0 5(driver 0 8))
	(_version vf5)
	(_time 1725922152487 2024.09.09 19:49:12)
	(_source(\../src/TestA_Full_adder.vhd\))
	(_parameters tan)
	(_code 40164442451617574643061b124745461446414644)
	(_ent
		(_time 1725922142726)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 10(_ent (_in))))
				(_port(_int Y -1 0 10(_ent (_in))))
				(_port(_int Cin -1 0 10(_ent (_in))))
				(_port(_int Cout -1 0 10(_ent (_out))))
				(_port(_int Sum -1 0 10(_ent (_out))))
			)
		)
	)
	(_inst uut 0 14(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 12(_arch(_uni))))
		(_sig(_int Y -1 0 12(_arch(_uni))))
		(_sig(_int Cin -1 0 12(_arch(_uni))))
		(_sig(_int Cout -1 0 12(_arch(_uni))))
		(_sig(_int Sum -1 0 12(_arch(_uni))))
		(_type(_int Entry 0 16(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 20(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 21(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 15(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1776          1725922152500 Behave_1
(_unit VHDL(test_16 0 6(behave_1 0 9))
	(_version vf5)
	(_time 1725922152501 2024.09.09 19:49:12)
	(_source(\../src/TestB_Full_adder.vhd\))
	(_parameters tan)
	(_code 50065453550607475652160f005356575456555753)
	(_ent
		(_time 1725922142762)
	)
	(_block Blck_Test_1 0 18
		(_object
			(_sig(_int GUARD -3 0 18(_arch(_uni(_code 8)))))
			(_prcs
				(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__21(_arch 1 0 21(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__22(_arch 2 0 22(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 25
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 26(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 25(_arch(_uni(_code 9)))))
			(_prcs
				(line__25(_arch 3 0 25(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__28(_arch 4 0 28(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__29(_arch 5 0 29(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 10(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 11(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 12(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 13(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 15(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 32(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 39(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000053 55 1432          1725922442441 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1725922442442 2024.09.09 19:54:02)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code f1f7a6a1f6a6a3e7f4f6e7aba6f7f5f7f7f7f7f7f5)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1725922442460 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1725922442461 2024.09.09 19:54:02)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 01070607015751170305195e580752070006050702)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1725922442466 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1725922442467 2024.09.09 19:54:02)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code 01065107055756160706475b030700060507020709)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 21(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1174          1725922442499 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1725922442500 2024.09.09 19:54:02)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 20277024257677372727667a752626262627242625)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000049 55 701           1725922442522 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 0 5))
	(_version vf5)
	(_time 1725922442523 2024.09.09 19:54:02)
	(_source(\../src/Full_adder.vhd\))
	(_parameters tan)
	(_code 3f396d3b6c6838296c312e656a393b393a383d3939)
	(_ent
		(_time 1725922142697)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1558          1725922442538 driver
(_unit VHDL(test_sumador 0 5(driver 0 9))
	(_version vf5)
	(_time 1725922442539 2024.09.09 19:54:02)
	(_source(\../src/TestA_Full_adder.vhd\))
	(_parameters tan)
	(_code 4f481f4d1c191858494c09141d484a491b494e494b)
	(_ent
		(_time 1725922142726)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 11(_ent (_in))))
				(_port(_int Y -1 0 11(_ent (_in))))
				(_port(_int Cin -1 0 11(_ent (_in))))
				(_port(_int Cout -1 0 11(_ent (_out))))
				(_port(_int Sum -1 0 11(_ent (_out))))
			)
		)
	)
	(_inst uut 0 15(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 13(_arch(_uni))))
		(_sig(_int Y -1 0 13(_arch(_uni))))
		(_sig(_int Cin -1 0 13(_arch(_uni))))
		(_sig(_int Cout -1 0 13(_arch(_uni))))
		(_sig(_int Sum -1 0 13(_arch(_uni))))
		(_type(_int Entry 0 17(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 21(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 22(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 16(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1776          1725922442564 Behave_1
(_unit VHDL(test_16 0 6(behave_1 0 9))
	(_version vf5)
	(_time 1725922442565 2024.09.09 19:54:02)
	(_source(\../src/TestB_Full_adder.vhd\))
	(_parameters tan)
	(_code 6e693e6e3e383979686c28313e6d68696a686b696d)
	(_ent
		(_time 1725922142762)
	)
	(_block Blck_Test_1 0 18
		(_object
			(_sig(_int GUARD -3 0 18(_arch(_uni(_code 8)))))
			(_prcs
				(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__21(_arch 1 0 21(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__22(_arch 2 0 22(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 25
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 26(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 25(_arch(_uni(_code 9)))))
			(_prcs
				(line__25(_arch 3 0 25(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__28(_arch 4 0 28(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__29(_arch 5 0 29(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 10(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 11(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 12(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 13(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 15(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 32(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 39(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000047 55 1558          1725922656224 driver
(_unit VHDL(test_sumador 0 5(driver 0 9))
	(_version vf5)
	(_time 1725922656225 2024.09.09 19:57:36)
	(_source(\../src/TestA_Full_adder.vhd\))
	(_parameters tan)
	(_code 06040200055051110005405d540103005200070002)
	(_ent
		(_time 1725922142726)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 11(_ent (_in))))
				(_port(_int Y -1 0 11(_ent (_in))))
				(_port(_int Cin -1 0 11(_ent (_in))))
				(_port(_int Cout -1 0 11(_ent (_out))))
				(_port(_int Sum -1 0 11(_ent (_out))))
			)
		)
	)
	(_inst uut 0 15(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 13(_arch(_uni))))
		(_sig(_int Y -1 0 13(_arch(_uni))))
		(_sig(_int Cin -1 0 13(_arch(_uni))))
		(_sig(_int Cout -1 0 13(_arch(_uni))))
		(_sig(_int Sum -1 0 13(_arch(_uni))))
		(_type(_int Entry 0 17(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 21(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 22(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 1)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 16(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000053 55 1432          1726150250257 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1726150250258 2024.09.12 11:10:50)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 6a64676a3d3d387c6f6d7c303d6c6e6c6c6c6c6c6e)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1726150250289 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1726150250290 2024.09.12 11:10:50)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 8987d38781dfd99f8b8d91d6d08fda8f888e8d8f8a)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1726150250295 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1726150250296 2024.09.12 11:10:50)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code 9996949695cfce8e9f9edfc39b9f989e9d9f9a9f91)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 21(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1187          1726150250326 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1726150250327 2024.09.12 11:10:50)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code b8b7b5ecb5eeefafbfb5fee2edbebebebebfbcbebd)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs(_trgt(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000049 55 701           1726150250353 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 0 5))
	(_version vf5)
	(_time 1726150250354 2024.09.12 11:10:50)
	(_source(\../src/Full_adder.vhd\))
	(_parameters tan)
	(_code d7d9d884d580d0c184d9c68d82d1d3d1d2d0d5d1d1)
	(_ent
		(_time 1725922142697)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1559          1726150250381 driver
(_unit VHDL(test_sumador 0 5(driver 0 12))
	(_version vf5)
	(_time 1726150250382 2024.09.12 11:10:50)
	(_source(\../src/TestA_Full_adder.vhd\))
	(_parameters tan)
	(_code e7e8eab4e5b1b0f0e1e4a1bcb5e0e2e1b3e1e6e1e3)
	(_ent
		(_time 1725922142726)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 14(_ent (_in))))
				(_port(_int Y -1 0 14(_ent (_in))))
				(_port(_int Cin -1 0 14(_ent (_in))))
				(_port(_int Cout -1 0 14(_ent (_out))))
				(_port(_int Sum -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst uut 0 18(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 16(_arch(_uni))))
		(_sig(_int Y -1 0 16(_arch(_uni))))
		(_sig(_int Cin -1 0 16(_arch(_uni))))
		(_sig(_int Cout -1 0 16(_arch(_uni))))
		(_sig(_int Sum -1 0 16(_arch(_uni))))
		(_type(_int Entry 0 20(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 24(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 25(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1777          1726150250410 Behave_1
(_unit VHDL(test_16 0 6(behave_1 0 12))
	(_version vf5)
	(_time 1726150250411 2024.09.12 11:10:50)
	(_source(\../src/TestB_Full_adder.vhd\))
	(_parameters tan)
	(_code 060953000550511100044059560500010200030105)
	(_ent
		(_time 1725922142762)
	)
	(_block Blck_Test_1 0 21
		(_object
			(_sig(_int GUARD -3 0 21(_arch(_uni(_code 8)))))
			(_prcs
				(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__24(_arch 1 0 24(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__25(_arch 2 0 25(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 28
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 29(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 28(_arch(_uni(_code 9)))))
			(_prcs
				(line__28(_arch 3 0 28(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__31(_arch 4 0 31(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__32(_arch 5 0 32(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 13(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 15(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 16(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 17(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 18(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 35(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 42(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000047 55 1187          1726150341042 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1726150341043 2024.09.12 11:12:21)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 1745401015414000101a514d421111111110131112)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs(_trgt(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1187          1726150360579 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1726150360580 2024.09.12 11:12:40)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 62666e6265343575656f2438376464646465666467)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs(_trgt(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1198          1726150439387 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1726150439388 2024.09.12 11:13:59)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 3f3e683a6c696828386b79656a39393939383b393a)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs(_wait_for)(_trgt(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1198          1726150553389 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1726150553390 2024.09.12 11:15:53)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 8f8a8281dcd9d89888dbc9d5da89898989888b898a)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs(_wait_for)(_trgt(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1198          1726150587163 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1726150587164 2024.09.12 11:16:27)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 74222475752223637320322e217272727273707271)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs(_wait_for)(_trgt(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1198          1726151039445 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1726151039446 2024.09.12 11:23:59)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 3d333d386c6b6a2a3a307b67683b3b3b3b3a393b38)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs(_wait_for)(_trgt(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1198          1726151239982 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1726151239983 2024.09.12 11:27:19)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 90c6979f95c6c787979dd6cac59696969697949695)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs(_wait_for)(_trgt(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1198          1726152800687 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1726152800688 2024.09.12 11:53:20)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 0f0f0f095c595818080249555a09090909080b090a)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs(_wait_for)(_trgt(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000053 55 1432          1726152810487 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1726152810488 2024.09.12 11:53:30)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 545b0157560306425153420e035250525252525250)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1726152810521 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1726152810522 2024.09.12 11:53:30)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 747b76757122246276706c2b2d7227727573707277)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1726152810532 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1726152810533 2024.09.12 11:53:30)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code 838dd68d85d5d4948584c5d981858284878580858b)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 21(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1198          1726152810571 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1726152810572 2024.09.12 11:53:30)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code a2acf7f5a5f4f5b5a5afe4f8f7a4a4a4a4a5a6a4a7)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 19(_prcs(_wait_for)(_trgt(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000049 55 701           1726152810587 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 0 5))
	(_version vf5)
	(_time 1726152810588 2024.09.12 11:53:30)
	(_source(\../src/Full_adder.vhd\))
	(_parameters tan)
	(_code c2cd9596c595c5d491ccd39897c4c6c4c7c5c0c4c4)
	(_ent
		(_time 1725922142697)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1559          1726152810618 driver
(_unit VHDL(test_sumador 0 5(driver 0 12))
	(_version vf5)
	(_time 1726152810619 2024.09.12 11:53:30)
	(_source(\../src/TestA_Full_adder.vhd\))
	(_parameters tan)
	(_code e1efb4b2e5b7b6f6e7e2a7bab3e6e4e7b5e7e0e7e5)
	(_ent
		(_time 1725922142726)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 14(_ent (_in))))
				(_port(_int Y -1 0 14(_ent (_in))))
				(_port(_int Cin -1 0 14(_ent (_in))))
				(_port(_int Cout -1 0 14(_ent (_out))))
				(_port(_int Sum -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst uut 0 18(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 16(_arch(_uni))))
		(_sig(_int Y -1 0 16(_arch(_uni))))
		(_sig(_int Cin -1 0 16(_arch(_uni))))
		(_sig(_int Cout -1 0 16(_arch(_uni))))
		(_sig(_int Sum -1 0 16(_arch(_uni))))
		(_type(_int Entry 0 20(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 24(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 25(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1777          1726152810650 Behave_1
(_unit VHDL(test_16 0 6(behave_1 0 12))
	(_version vf5)
	(_time 1726152810651 2024.09.12 11:53:30)
	(_source(\../src/TestB_Full_adder.vhd\))
	(_parameters tan)
	(_code 000e5606055657170602465f500306070406050703)
	(_ent
		(_time 1725922142762)
	)
	(_block Blck_Test_1 0 21
		(_object
			(_sig(_int GUARD -3 0 21(_arch(_uni(_code 8)))))
			(_prcs
				(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__24(_arch 1 0 24(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__25(_arch 2 0 25(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 28
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 29(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 28(_arch(_uni(_code 9)))))
			(_prcs
				(line__28(_arch 3 0 28(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__31(_arch 4 0 31(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__32(_arch 5 0 32(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 13(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 15(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 16(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 17(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 18(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 35(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 42(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000053 55 1432          1726152898248 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1726152898249 2024.09.12 11:54:58)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 2a7a2f2e7d7d783c2f2d3c707d2c2e2c2c2c2c2c2e)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1726152898266 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1726152898267 2024.09.12 11:54:58)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 3a6a683f6a6c6a2c383e2265633c693c3b3d3e3c39)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1726152898272 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1726152898273 2024.09.12 11:54:58)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code 3a6b3f3f6e6c6d2d3c3d7c60383c3b3d3e3c393c32)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 21(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1198          1726152898285 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1726152898286 2024.09.12 11:54:58)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 49184c4b451f1e5e4e180f131c4f4f4f4f4e4d4f4c)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 24(_prcs(_wait_for)(_trgt(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000049 55 701           1726152898308 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 0 5))
	(_version vf5)
	(_time 1726152898309 2024.09.12 11:54:58)
	(_source(\../src/Full_adder.vhd\))
	(_parameters tan)
	(_code 68386f69653f6f7e3b6679323d6e6c6e6d6f6a6e6e)
	(_ent
		(_time 1725922142697)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1559          1726152898322 driver
(_unit VHDL(test_sumador 0 5(driver 0 12))
	(_version vf5)
	(_time 1726152898323 2024.09.12 11:54:58)
	(_source(\../src/TestA_Full_adder.vhd\))
	(_parameters tan)
	(_code 78297d79752e2f6f7e7b3e232a7f7d7e2c7e797e7c)
	(_ent
		(_time 1725922142726)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 14(_ent (_in))))
				(_port(_int Y -1 0 14(_ent (_in))))
				(_port(_int Cin -1 0 14(_ent (_in))))
				(_port(_int Cout -1 0 14(_ent (_out))))
				(_port(_int Sum -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst uut 0 18(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 16(_arch(_uni))))
		(_sig(_int Y -1 0 16(_arch(_uni))))
		(_sig(_int Cin -1 0 16(_arch(_uni))))
		(_sig(_int Cout -1 0 16(_arch(_uni))))
		(_sig(_int Sum -1 0 16(_arch(_uni))))
		(_type(_int Entry 0 20(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 24(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 25(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1777          1726152898337 Behave_1
(_unit VHDL(test_16 0 6(behave_1 0 12))
	(_version vf5)
	(_time 1726152898338 2024.09.12 11:54:58)
	(_source(\../src/TestB_Full_adder.vhd\))
	(_parameters tan)
	(_code 78297d79752e2f6f7e7a3e27287b7e7f7c7e7d7f7b)
	(_ent
		(_time 1725922142762)
	)
	(_block Blck_Test_1 0 21
		(_object
			(_sig(_int GUARD -3 0 21(_arch(_uni(_code 8)))))
			(_prcs
				(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__24(_arch 1 0 24(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__25(_arch 2 0 25(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 28
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 29(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 28(_arch(_uni(_code 9)))))
			(_prcs
				(line__28(_arch 3 0 28(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__31(_arch 4 0 31(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__32(_arch 5 0 32(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 13(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 15(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 16(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 17(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 18(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 35(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 42(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000053 55 1432          1727362307832 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1727362307833 2024.09.26 11:51:47)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 4c4c4a4e191b1e5a494b5a161b4a484a4a4a4a4a48)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1727362307908 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1727362307909 2024.09.26 11:51:47)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 9a9acb95caccca8c989e82c5c39cc99c9b9d9e9c99)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1727362307914 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1727362307915 2024.09.26 11:51:47)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code 9a9b9c95cecccd8d9c9ddcc0989c9b9d9e9c999c92)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 21(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1174          1727362307958 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1727362307959 2024.09.26 11:51:47)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code c9c8cf9cc59f9edececa8f939ccfcfcfcfcecdcfcc)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 24(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000049 55 701           1727362307988 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 0 5))
	(_version vf5)
	(_time 1727362307989 2024.09.26 11:51:47)
	(_source(\../src/Full_adder.vhd\))
	(_parameters tan)
	(_code e8e8ecbae5bfeffebbe6f9b2bdeeeceeedefeaeeee)
	(_ent
		(_time 1725922142697)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1559          1727362308017 driver
(_unit VHDL(test_sumador 0 5(driver 0 12))
	(_version vf5)
	(_time 1727362308018 2024.09.26 11:51:48)
	(_source(\../src/TestA_Full_adder.vhd\))
	(_parameters tan)
	(_code 08090f0e055e5f1f0e0b4e535a0f0d0e5c0e090e0c)
	(_ent
		(_time 1725922142726)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 14(_ent (_in))))
				(_port(_int Y -1 0 14(_ent (_in))))
				(_port(_int Cin -1 0 14(_ent (_in))))
				(_port(_int Cout -1 0 14(_ent (_out))))
				(_port(_int Sum -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst uut 0 18(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 16(_arch(_uni))))
		(_sig(_int Y -1 0 16(_arch(_uni))))
		(_sig(_int Cin -1 0 16(_arch(_uni))))
		(_sig(_int Cout -1 0 16(_arch(_uni))))
		(_sig(_int Sum -1 0 16(_arch(_uni))))
		(_type(_int Entry 0 20(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 24(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 25(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1777          1727362308054 Behave_1
(_unit VHDL(test_16 0 6(behave_1 0 12))
	(_version vf5)
	(_time 1727362308055 2024.09.26 11:51:48)
	(_source(\../src/TestB_Full_adder.vhd\))
	(_parameters tan)
	(_code 272620232571703021256178772421202321222024)
	(_ent
		(_time 1725922142762)
	)
	(_block Blck_Test_1 0 21
		(_object
			(_sig(_int GUARD -3 0 21(_arch(_uni(_code 8)))))
			(_prcs
				(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__24(_arch 1 0 24(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__25(_arch 2 0 25(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 28
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 29(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 28(_arch(_uni(_code 9)))))
			(_prcs
				(line__28(_arch 3 0 28(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__31(_arch 4 0 31(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__32(_arch 5 0 32(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 13(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 15(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 16(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 17(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 18(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 35(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 42(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1868          1727362308087 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1727362308088 2024.09.26 11:51:48)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code 5656545554010640525944090f5057505250525053)
	(_ent
		(_time 1727362308085)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1382          1727362308121 Driver
(_unit VHDL(test_adder8 0 7(driver 0 9))
	(_version vf5)
	(_time 1727362308122 2024.09.26 11:51:48)
	(_source(\../src/Test_Adder8.vhd\))
	(_parameters tan)
	(_code 75747274752322627079332f257371737173707277)
	(_ent
		(_time 1727362308119)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 11(_ent (_in))))
				(_port(_int B 0 0 11(_ent (_in))))
				(_port(_int Cin -1 0 11(_ent (_in))))
				(_port(_int Cout -1 0 11(_ent (_out))))
				(_port(_int Sum 0 0 11(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 16(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 11(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 13(_arch(_uni))))
		(_sig(_int B 1 0 13(_arch(_uni))))
		(_sig(_int Sum 1 0 13(_arch(_uni))))
		(_sig(_int Cin -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 14(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 18(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 17(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000053 55 1432          1727362497774 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1727362497775 2024.09.26 11:54:57)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 4d4f414f1f1a1f5b484a5b171a4b494b4b4b4b4b49)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1727362497795 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1727362497796 2024.09.26 11:54:57)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 5d5f065e080b0d4b5f594502045b0e5b5c5a595b5e)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1727362497801 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1727362497802 2024.09.26 11:54:57)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code 5d5e515e0c0b0a4a5b5a1b075f5b5c5a595b5e5b55)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 21(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1174          1727362497817 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1727362497818 2024.09.26 11:54:57)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 6c6f606c3a3a3b7b6b6f2a36396a6a6a6a6b686a69)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 24(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000049 55 701           1727362497832 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 0 5))
	(_version vf5)
	(_time 1727362497833 2024.09.26 11:54:57)
	(_source(\../src/Full_adder.vhd\))
	(_parameters tan)
	(_code 7c7e727c2a2b7b6a2f726d26297a787a797b7e7a7a)
	(_ent
		(_time 1725922142697)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1559          1727362497847 driver
(_unit VHDL(test_sumador 0 5(driver 0 12))
	(_version vf5)
	(_time 1727362497848 2024.09.26 11:54:57)
	(_source(\../src/TestA_Full_adder.vhd\))
	(_parameters tan)
	(_code 8c8f8082dadadb9b8a8fcad7de8b898ad88a8d8a88)
	(_ent
		(_time 1725922142726)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 14(_ent (_in))))
				(_port(_int Y -1 0 14(_ent (_in))))
				(_port(_int Cin -1 0 14(_ent (_in))))
				(_port(_int Cout -1 0 14(_ent (_out))))
				(_port(_int Sum -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst uut 0 18(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 16(_arch(_uni))))
		(_sig(_int Y -1 0 16(_arch(_uni))))
		(_sig(_int Cin -1 0 16(_arch(_uni))))
		(_sig(_int Cout -1 0 16(_arch(_uni))))
		(_sig(_int Sum -1 0 16(_arch(_uni))))
		(_type(_int Entry 0 20(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 24(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 25(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1777          1727362497865 Behave_1
(_unit VHDL(test_16 0 6(behave_1 0 12))
	(_version vf5)
	(_time 1727362497866 2024.09.26 11:54:57)
	(_source(\../src/TestB_Full_adder.vhd\))
	(_parameters tan)
	(_code 9b989794cccdcc8c9d99ddc4cb989d9c9f9d9e9c98)
	(_ent
		(_time 1725922142762)
	)
	(_block Blck_Test_1 0 21
		(_object
			(_sig(_int GUARD -3 0 21(_arch(_uni(_code 8)))))
			(_prcs
				(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__24(_arch 1 0 24(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__25(_arch 2 0 25(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 28
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 29(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 28(_arch(_uni(_code 9)))))
			(_prcs
				(line__28(_arch 3 0 28(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__31(_arch 4 0 31(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__32(_arch 5 0 32(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 13(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 15(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 16(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 17(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 18(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 35(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 42(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1868          1727362497890 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1727362497891 2024.09.26 11:54:57)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code bbb9b2efedecebadbfb4a9e4e2bdbabdbfbdbfbdbe)
	(_ent
		(_time 1727362308084)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1423          1727362497908 Driver
(_unit VHDL(test_adder8 0 7(driver 0 9))
	(_version vf5)
	(_time 1727362497909 2024.09.26 11:54:57)
	(_source(\../src/Test_Adder8.vhd\))
	(_parameters tan)
	(_code cac9c69f9e9c9dddcf9e8c909acccecccecccfcdc8)
	(_ent
		(_time 1727362308118)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 11(_ent (_in))))
				(_port(_int B 0 0 11(_ent (_in))))
				(_port(_int Cin -1 0 11(_ent (_in))))
				(_port(_int Cout -1 0 11(_ent (_out))))
				(_port(_int Sum 0 0 11(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 16(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 11(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 13(_arch(_uni))))
		(_sig(_int B 1 0 13(_arch(_uni))))
		(_sig(_int Sum 1 0 13(_arch(_uni))))
		(_sig(_int Cin -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 14(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 18(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 17(_prcs(_wait_for)(_trgt(0)(1))(_mon)(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
		(1684107084 1767990816 6579564)
	)
	(_model . Driver 1 -1)
)
I 000053 55 1432          1730080932333 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1730080932334 2024.10.27 23:02:12)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 2e7c7e2a7d797c382b29387479282a28282828282a)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1730080932406 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730080932407 2024.10.27 23:02:12)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 7c2e7b7d2e2a2c6a7e786423257a2f7a7d7b787a7f)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1730080932412 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1730080932413 2024.10.27 23:02:12)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code 7c2f2c7d2a2a2b6b7a7b3a267e7a7d7b787a7f7a74)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 21(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1174          1730080932452 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1730080932453 2024.10.27 23:02:12)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code abf8fbfcfcfdfcbcaca8edf1feadadadadacafadae)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 24(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000049 55 701           1730080932485 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 0 5))
	(_version vf5)
	(_time 1730080932486 2024.10.27 23:02:12)
	(_source(\../src/Full_adder.vhd\))
	(_parameters tan)
	(_code ca98989e9e9dcddc99c4db909fcccecccfcdc8cccc)
	(_ent
		(_time 1725922142697)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1559          1730080932515 driver
(_unit VHDL(test_sumador 0 5(driver 0 12))
	(_version vf5)
	(_time 1730080932516 2024.10.27 23:02:12)
	(_source(\../src/TestA_Full_adder.vhd\))
	(_parameters tan)
	(_code e9bab9bae5bfbefeefeaafb2bbeeecefbdefe8efed)
	(_ent
		(_time 1725922142726)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 14(_ent (_in))))
				(_port(_int Y -1 0 14(_ent (_in))))
				(_port(_int Cin -1 0 14(_ent (_in))))
				(_port(_int Cout -1 0 14(_ent (_out))))
				(_port(_int Sum -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst uut 0 18(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 16(_arch(_uni))))
		(_sig(_int Y -1 0 16(_arch(_uni))))
		(_sig(_int Cin -1 0 16(_arch(_uni))))
		(_sig(_int Cout -1 0 16(_arch(_uni))))
		(_sig(_int Sum -1 0 16(_arch(_uni))))
		(_type(_int Entry 0 20(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 24(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 25(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1777          1730080932547 Behave_1
(_unit VHDL(test_16 0 6(behave_1 0 12))
	(_version vf5)
	(_time 1730080932548 2024.10.27 23:02:12)
	(_source(\../src/TestB_Full_adder.vhd\))
	(_parameters tan)
	(_code 095a580f055f5e1e0f0b4f56590a0f0e0d0f0c0e0a)
	(_ent
		(_time 1725922142762)
	)
	(_block Blck_Test_1 0 21
		(_object
			(_sig(_int GUARD -3 0 21(_arch(_uni(_code 8)))))
			(_prcs
				(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__24(_arch 1 0 24(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__25(_arch 2 0 25(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 28
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 29(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 28(_arch(_uni(_code 9)))))
			(_prcs
				(line__28(_arch 3 0 28(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__31(_arch 4 0 31(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__32(_arch 5 0 32(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 13(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 15(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 16(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 17(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 18(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 35(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 42(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1868          1730080932578 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730080932579 2024.10.27 23:02:12)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code 287a7c2c247f783e2c273a77712e292e2c2e2c2e2d)
	(_ent
		(_time 1727362308084)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1382          1730080932613 Driver
(_unit VHDL(test_adder8 0 7(driver 0 9))
	(_version vf5)
	(_time 1730080932614 2024.10.27 23:02:12)
	(_source(\../src/Test_Adder8.vhd\))
	(_parameters tan)
	(_code 47141645451110504213011d174143414341424045)
	(_ent
		(_time 1727362308118)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 11(_ent (_in))))
				(_port(_int B 0 0 11(_ent (_in))))
				(_port(_int Cin -1 0 11(_ent (_in))))
				(_port(_int Cout -1 0 11(_ent (_out))))
				(_port(_int Sum 0 0 11(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 16(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 11(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 13(_arch(_uni))))
		(_sig(_int B 1 0 13(_arch(_uni))))
		(_sig(_int Sum 1 0 13(_arch(_uni))))
		(_sig(_int Cin -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 14(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 18(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 17(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1164          1730080932646 FSM
(_unit VHDL(controller 0 1(fsm 0 6))
	(_version vf5)
	(_time 1730080932647 2024.10.27 23:02:12)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 66343066363167716068743c616035603560636164)
	(_ent
		(_time 1730080932644)
	)
	(_object
		(_port(_int STB -1 0 2(_ent(_in))))
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int LSB -1 0 2(_ent(_in))))
		(_port(_int Stop -1 0 2(_ent(_in))))
		(_port(_int Init -1 0 3(_ent(_out))))
		(_port(_int Shift -1 0 3(_ent(_out))))
		(_port(_int Add -1 0 3(_ent(_out))))
		(_port(_int Done -1 0 3(_ent(_out))))
		(_type(_int States 0 7(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 8(_arch(_uni((i 4))))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(4))(_sens(8)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(6))(_sens(8)))))
			(line__13(_arch 2 0 13(_assignment(_trgt(5))(_sens(8)))))
			(line__14(_arch 3 0 14(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 17(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000053 55 1432          1730081153345 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1730081153346 2024.10.27 23:05:53)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 8683d18886d1d490838190dcd18082808080808082)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1730081153364 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730081153365 2024.10.27 23:05:53)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 9590959a91c3c58397918dcacc93c6939492919396)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1730081153370 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1730081153371 2024.10.27 23:05:53)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code 9591c29a95c3c2829392d3cf97939492919396939d)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 21(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1174          1730081153382 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1730081153383 2024.10.27 23:05:53)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code a5a1f2f2a5f3f2b2a2a6e3fff0a3a3a3a3a2a1a3a0)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 24(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000049 55 701           1730081153396 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 0 5))
	(_version vf5)
	(_time 1730081153397 2024.10.27 23:05:53)
	(_source(\../src/Full_adder.vhd\))
	(_parameters tan)
	(_code b4b1e1e1b5e3b3a2e7baa5eee1b2b0b2b1b3b6b2b2)
	(_ent
		(_time 1725922142697)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1559          1730081153412 driver
(_unit VHDL(test_sumador 0 5(driver 0 12))
	(_version vf5)
	(_time 1730081153413 2024.10.27 23:05:53)
	(_source(\../src/TestA_Full_adder.vhd\))
	(_parameters tan)
	(_code c4c09391c59293d3c2c7829f96c3c1c290c2c5c2c0)
	(_ent
		(_time 1725922142726)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 14(_ent (_in))))
				(_port(_int Y -1 0 14(_ent (_in))))
				(_port(_int Cin -1 0 14(_ent (_in))))
				(_port(_int Cout -1 0 14(_ent (_out))))
				(_port(_int Sum -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst uut 0 18(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 16(_arch(_uni))))
		(_sig(_int Y -1 0 16(_arch(_uni))))
		(_sig(_int Cin -1 0 16(_arch(_uni))))
		(_sig(_int Cout -1 0 16(_arch(_uni))))
		(_sig(_int Sum -1 0 16(_arch(_uni))))
		(_type(_int Entry 0 20(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 24(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 25(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1777          1730081153426 Behave_1
(_unit VHDL(test_16 0 6(behave_1 0 12))
	(_version vf5)
	(_time 1730081153427 2024.10.27 23:05:53)
	(_source(\../src/TestB_Full_adder.vhd\))
	(_parameters tan)
	(_code d4d08386d58283c3d2d6928b84d7d2d3d0d2d1d3d7)
	(_ent
		(_time 1725922142762)
	)
	(_block Blck_Test_1 0 21
		(_object
			(_sig(_int GUARD -3 0 21(_arch(_uni(_code 8)))))
			(_prcs
				(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__24(_arch 1 0 24(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__25(_arch 2 0 25(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 28
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 29(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 28(_arch(_uni(_code 9)))))
			(_prcs
				(line__28(_arch 3 0 28(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__31(_arch 4 0 31(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__32(_arch 5 0 32(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 13(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 15(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 16(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 17(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 18(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 35(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 42(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1868          1730081153441 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730081153442 2024.10.27 23:05:53)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code e3e6b1b0e4b4b3f5e7ecf1bcbae5e2e5e7e5e7e5e6)
	(_ent
		(_time 1727362308084)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1382          1730081153458 Driver
(_unit VHDL(test_adder8 0 7(driver 0 9))
	(_version vf5)
	(_time 1730081153459 2024.10.27 23:05:53)
	(_source(\../src/Test_Adder8.vhd\))
	(_parameters tan)
	(_code f3f7a4a3f5a5a4e4f6a7b5a9a3f5f7f5f7f5f6f4f1)
	(_ent
		(_time 1727362308118)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 11(_ent (_in))))
				(_port(_int B 0 0 11(_ent (_in))))
				(_port(_int Cin -1 0 11(_ent (_in))))
				(_port(_int Cout -1 0 11(_ent (_out))))
				(_port(_int Sum 0 0 11(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 16(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 11(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 13(_arch(_uni))))
		(_sig(_int B 1 0 13(_arch(_uni))))
		(_sig(_int Sum 1 0 13(_arch(_uni))))
		(_sig(_int Cin -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 14(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 18(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 17(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1164          1730081153480 FSM
(_unit VHDL(controller 0 1(fsm 0 6))
	(_version vf5)
	(_time 1730081153481 2024.10.27 23:05:53)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 1217451546451305141c0048151441144114171510)
	(_ent
		(_time 1730080932643)
	)
	(_object
		(_port(_int STB -1 0 2(_ent(_in))))
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int LSB -1 0 2(_ent(_in))))
		(_port(_int Stop -1 0 2(_ent(_in))))
		(_port(_int Init -1 0 3(_ent(_out))))
		(_port(_int Shift -1 0 3(_ent(_out))))
		(_port(_int Add -1 0 3(_ent(_out))))
		(_port(_int Done -1 0 3(_ent(_out))))
		(_type(_int States 0 7(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 8(_arch(_uni((i 4))))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(4))(_sens(8)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(6))(_sens(8)))))
			(line__13(_arch 2 0 13(_assignment(_trgt(5))(_sens(8)))))
			(line__14(_arch 3 0 14(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 17(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000044 55 1164          1730081183085 FSM
(_unit VHDL(controller 0 1(fsm 0 6))
	(_version vf5)
	(_time 1730081183086 2024.10.27 23:06:23)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code bce8bfe8b9ebbdabbab2aee6bbbaefbaefbab9bbbe)
	(_ent
		(_time 1730080932643)
	)
	(_object
		(_port(_int STB -1 0 2(_ent(_in))))
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int LSB -1 0 2(_ent(_in))))
		(_port(_int Stop -1 0 2(_ent(_in))))
		(_port(_int Init -1 0 3(_ent(_out))))
		(_port(_int Shift -1 0 3(_ent(_out))))
		(_port(_int Add -1 0 3(_ent(_out))))
		(_port(_int Done -1 0 3(_ent(_out))))
		(_type(_int States 0 7(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 8(_arch(_uni((i 4))))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(4))(_sens(8)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(6))(_sens(8)))))
			(line__13(_arch 2 0 13(_assignment(_trgt(5))(_sens(8)))))
			(line__14(_arch 3 0 14(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 17(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000053 55 1432          1730081607869 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1730081607870 2024.10.27 23:13:27)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 090d5e0f065e5b1f0c0e1f535e0f0d0f0f0f0f0f0d)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1730081607887 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730081607888 2024.10.27 23:13:27)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 181c181f114e480e1a1c0047411e4b1e191f1c1e1b)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1730081607893 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1730081607894 2024.10.27 23:13:27)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code 181d4f1f154e4f0f1e1f5e421a1e191f1c1e1b1e10)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 21(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1174          1730081607905 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1730081607906 2024.10.27 23:13:27)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 282d7f2c257e7f3f2f2b6e727d2e2e2e2e2f2c2e2d)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 24(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000049 55 701           1730081607924 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 0 5))
	(_version vf5)
	(_time 1730081607925 2024.10.27 23:13:27)
	(_source(\../src/Full_adder.vhd\))
	(_parameters tan)
	(_code 383c6d3c356f3f2e6b3629626d3e3c3e3d3f3a3e3e)
	(_ent
		(_time 1725922142697)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1559          1730081607938 driver
(_unit VHDL(test_sumador 0 5(driver 0 12))
	(_version vf5)
	(_time 1730081607939 2024.10.27 23:13:27)
	(_source(\../src/TestA_Full_adder.vhd\))
	(_parameters tan)
	(_code 47421045451110504144011c154042411341464143)
	(_ent
		(_time 1725922142726)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 14(_ent (_in))))
				(_port(_int Y -1 0 14(_ent (_in))))
				(_port(_int Cin -1 0 14(_ent (_in))))
				(_port(_int Cout -1 0 14(_ent (_out))))
				(_port(_int Sum -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst uut 0 18(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 16(_arch(_uni))))
		(_sig(_int Y -1 0 16(_arch(_uni))))
		(_sig(_int Cin -1 0 16(_arch(_uni))))
		(_sig(_int Cout -1 0 16(_arch(_uni))))
		(_sig(_int Sum -1 0 16(_arch(_uni))))
		(_type(_int Entry 0 20(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 24(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 25(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1777          1730081607953 Behave_1
(_unit VHDL(test_16 0 6(behave_1 0 12))
	(_version vf5)
	(_time 1730081607954 2024.10.27 23:13:27)
	(_source(\../src/TestB_Full_adder.vhd\))
	(_parameters tan)
	(_code 575200545501004051551108075451505351525054)
	(_ent
		(_time 1725922142762)
	)
	(_block Blck_Test_1 0 21
		(_object
			(_sig(_int GUARD -3 0 21(_arch(_uni(_code 8)))))
			(_prcs
				(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__24(_arch 1 0 24(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__25(_arch 2 0 25(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 28
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 29(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 28(_arch(_uni(_code 9)))))
			(_prcs
				(line__28(_arch 3 0 28(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__31(_arch 4 0 31(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__32(_arch 5 0 32(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 13(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 15(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 16(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 17(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 18(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 35(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 42(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1868          1730081607977 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730081607978 2024.10.27 23:13:27)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code 7672247774212660727964292f7077707270727073)
	(_ent
		(_time 1727362308084)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1382          1730081607994 Driver
(_unit VHDL(test_adder8 0 7(driver 0 9))
	(_version vf5)
	(_time 1730081607995 2024.10.27 23:13:27)
	(_source(\../src/Test_Adder8.vhd\))
	(_parameters tan)
	(_code 8683d18885d0d19183d2c0dcd68082808280838184)
	(_ent
		(_time 1727362308118)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 11(_ent (_in))))
				(_port(_int B 0 0 11(_ent (_in))))
				(_port(_int Cin -1 0 11(_ent (_in))))
				(_port(_int Cout -1 0 11(_ent (_out))))
				(_port(_int Sum 0 0 11(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 16(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 11(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 13(_arch(_uni))))
		(_sig(_int B 1 0 13(_arch(_uni))))
		(_sig(_int Sum 1 0 13(_arch(_uni))))
		(_sig(_int Cin -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 14(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 18(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 17(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1164          1730081608018 FSM
(_unit VHDL(controller 0 1(fsm 0 6))
	(_version vf5)
	(_time 1730081608019 2024.10.27 23:13:28)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 9591c59ac6c29482939b87cf9293c693c693909297)
	(_ent
		(_time 1730080932643)
	)
	(_object
		(_port(_int STB -1 0 2(_ent(_in))))
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int LSB -1 0 2(_ent(_in))))
		(_port(_int Stop -1 0 2(_ent(_in))))
		(_port(_int Init -1 0 3(_ent(_out))))
		(_port(_int Shift -1 0 3(_ent(_out))))
		(_port(_int Add -1 0 3(_ent(_out))))
		(_port(_int Done -1 0 3(_ent(_out))))
		(_type(_int States 0 7(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 8(_arch(_uni((i 4))))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(4))(_sens(8)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(6))(_sens(8)))))
			(line__13(_arch 2 0 13(_assignment(_trgt(5))(_sens(8)))))
			(line__14(_arch 3 0 14(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 17(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000053 55 1432          1730081609991 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1730081609992 2024.10.27 23:13:29)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 46434644461114504341501c114042404040404042)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1730081610008 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730081610009 2024.10.27 23:13:30)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 656032656133357367617d3a3c6336636462616366)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1730081610014 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1730081610015 2024.10.27 23:13:30)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code 65616565653332726362233f67636462616366636d)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 21(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1174          1730081610025 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1730081610026 2024.10.27 23:13:30)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 75717574752322627276332f207373737372717370)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 24(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000049 55 701           1730081610040 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 0 5))
	(_version vf5)
	(_time 1730081610041 2024.10.27 23:13:30)
	(_source(\../src/Full_adder.vhd\))
	(_parameters tan)
	(_code 8580878a85d28293d68b94dfd08381838082878383)
	(_ent
		(_time 1725922142697)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1559          1730081610058 driver
(_unit VHDL(test_sumador 0 5(driver 0 12))
	(_version vf5)
	(_time 1730081610059 2024.10.27 23:13:30)
	(_source(\../src/TestA_Full_adder.vhd\))
	(_parameters tan)
	(_code 9490949b95c2c3839297d2cfc6939192c092959290)
	(_ent
		(_time 1725922142726)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 14(_ent (_in))))
				(_port(_int Y -1 0 14(_ent (_in))))
				(_port(_int Cin -1 0 14(_ent (_in))))
				(_port(_int Cout -1 0 14(_ent (_out))))
				(_port(_int Sum -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst uut 0 18(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 16(_arch(_uni))))
		(_sig(_int Y -1 0 16(_arch(_uni))))
		(_sig(_int Cin -1 0 16(_arch(_uni))))
		(_sig(_int Cout -1 0 16(_arch(_uni))))
		(_sig(_int Sum -1 0 16(_arch(_uni))))
		(_type(_int Entry 0 20(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 24(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 25(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1777          1730081610073 Behave_1
(_unit VHDL(test_16 0 6(behave_1 0 12))
	(_version vf5)
	(_time 1730081610074 2024.10.27 23:13:30)
	(_source(\../src/TestB_Full_adder.vhd\))
	(_parameters tan)
	(_code a4a0a4f3a5f2f3b3a2a6e2fbf4a7a2a3a0a2a1a3a7)
	(_ent
		(_time 1725922142762)
	)
	(_block Blck_Test_1 0 21
		(_object
			(_sig(_int GUARD -3 0 21(_arch(_uni(_code 8)))))
			(_prcs
				(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__24(_arch 1 0 24(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__25(_arch 2 0 25(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 28
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 29(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 28(_arch(_uni(_code 9)))))
			(_prcs
				(line__28(_arch 3 0 28(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__31(_arch 4 0 31(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__32(_arch 5 0 32(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 13(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 15(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 16(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 17(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 18(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 35(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 42(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1868          1730081610090 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730081610091 2024.10.27 23:13:30)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code b4b1b1e0b4e3e4a2b0bba6ebedb2b5b2b0b2b0b2b1)
	(_ent
		(_time 1727362308084)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1382          1730081610103 Driver
(_unit VHDL(test_adder8 0 7(driver 0 9))
	(_version vf5)
	(_time 1730081610104 2024.10.27 23:13:30)
	(_source(\../src/Test_Adder8.vhd\))
	(_parameters tan)
	(_code c3c7c396c59594d4c697859993c5c7c5c7c5c6c4c1)
	(_ent
		(_time 1727362308118)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 11(_ent (_in))))
				(_port(_int B 0 0 11(_ent (_in))))
				(_port(_int Cin -1 0 11(_ent (_in))))
				(_port(_int Cout -1 0 11(_ent (_out))))
				(_port(_int Sum 0 0 11(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 16(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 11(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 13(_arch(_uni))))
		(_sig(_int B 1 0 13(_arch(_uni))))
		(_sig(_int Sum 1 0 13(_arch(_uni))))
		(_sig(_int Cin -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 14(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 18(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 17(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1164          1730081610117 FSM
(_unit VHDL(controller 0 1(fsm 0 6))
	(_version vf5)
	(_time 1730081610118 2024.10.27 23:13:30)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code d3d6d4818684d2c4d5ddc189d4d580d580d5d6d4d1)
	(_ent
		(_time 1730080932643)
	)
	(_object
		(_port(_int STB -1 0 2(_ent(_in))))
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int LSB -1 0 2(_ent(_in))))
		(_port(_int Stop -1 0 2(_ent(_in))))
		(_port(_int Init -1 0 3(_ent(_out))))
		(_port(_int Shift -1 0 3(_ent(_out))))
		(_port(_int Add -1 0 3(_ent(_out))))
		(_port(_int Done -1 0 3(_ent(_out))))
		(_type(_int States 0 7(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 8(_arch(_uni((i 4))))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(4))(_sens(8)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(6))(_sens(8)))))
			(line__13(_arch 2 0 13(_assignment(_trgt(5))(_sens(8)))))
			(line__14(_arch 3 0 14(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 17(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000053 55 1432          1730081705322 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1730081705323 2024.10.27 23:15:05)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code b6e1bae2b6e1e4a0b3b1a0ece1b0b2b0b0b0b0b0b2)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1730081705342 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730081705343 2024.10.27 23:15:05)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code c6919d93c19096d0c4c2de999fc095c0c7c1c2c0c5)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1730081705348 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1730081705349 2024.10.27 23:15:05)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code c690ca93c59091d1c0c1809cc4c0c7c1c2c0c5c0ce)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 21(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1174          1730081705368 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1730081705369 2024.10.27 23:15:05)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code e5b3e9b6e5b3b2f2e2e6a3bfb0e3e3e3e3e2e1e3e0)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 24(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000049 55 701           1730081705392 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 0 5))
	(_version vf5)
	(_time 1730081705393 2024.10.27 23:15:05)
	(_source(\../src/Full_adder.vhd\))
	(_parameters tan)
	(_code f4a3faa5f5a3f3e2a7fae5aea1f2f0f2f1f3f6f2f2)
	(_ent
		(_time 1725922142697)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1559          1730081705411 driver
(_unit VHDL(test_sumador 0 5(driver 0 12))
	(_version vf5)
	(_time 1730081705412 2024.10.27 23:15:05)
	(_source(\../src/TestA_Full_adder.vhd\))
	(_parameters tan)
	(_code 04520902055253130207425f560301025002050200)
	(_ent
		(_time 1725922142726)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 14(_ent (_in))))
				(_port(_int Y -1 0 14(_ent (_in))))
				(_port(_int Cin -1 0 14(_ent (_in))))
				(_port(_int Cout -1 0 14(_ent (_out))))
				(_port(_int Sum -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst uut 0 18(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 16(_arch(_uni))))
		(_sig(_int Y -1 0 16(_arch(_uni))))
		(_sig(_int Cin -1 0 16(_arch(_uni))))
		(_sig(_int Cout -1 0 16(_arch(_uni))))
		(_sig(_int Sum -1 0 16(_arch(_uni))))
		(_type(_int Entry 0 20(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 24(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 25(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1777          1730081705431 Behave_1
(_unit VHDL(test_16 0 6(behave_1 0 12))
	(_version vf5)
	(_time 1730081705432 2024.10.27 23:15:05)
	(_source(\../src/TestB_Full_adder.vhd\))
	(_parameters tan)
	(_code 23752e27257574342521657c732025242725262420)
	(_ent
		(_time 1725922142762)
	)
	(_block Blck_Test_1 0 21
		(_object
			(_sig(_int GUARD -3 0 21(_arch(_uni(_code 8)))))
			(_prcs
				(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__24(_arch 1 0 24(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__25(_arch 2 0 25(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 28
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 29(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 28(_arch(_uni(_code 9)))))
			(_prcs
				(line__28(_arch 3 0 28(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__31(_arch 4 0 31(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__32(_arch 5 0 32(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 13(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 15(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 16(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 17(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 18(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 35(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 42(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1868          1730081705455 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730081705456 2024.10.27 23:15:05)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code 33643b3634646325373c216c6a3532353735373536)
	(_ent
		(_time 1727362308084)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1382          1730081705476 Driver
(_unit VHDL(test_adder8 0 7(driver 0 9))
	(_version vf5)
	(_time 1730081705477 2024.10.27 23:15:05)
	(_source(\../src/Test_Adder8.vhd\))
	(_parameters tan)
	(_code 43154e414515145446170519134547454745464441)
	(_ent
		(_time 1727362308118)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 11(_ent (_in))))
				(_port(_int B 0 0 11(_ent (_in))))
				(_port(_int Cin -1 0 11(_ent (_in))))
				(_port(_int Cout -1 0 11(_ent (_out))))
				(_port(_int Sum 0 0 11(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 16(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 11(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 13(_arch(_uni))))
		(_sig(_int B 1 0 13(_arch(_uni))))
		(_sig(_int Sum 1 0 13(_arch(_uni))))
		(_sig(_int Cin -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 14(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 18(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 17(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1164          1730081705494 FSM
(_unit VHDL(controller 0 1(fsm 0 6))
	(_version vf5)
	(_time 1730081705495 2024.10.27 23:15:05)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 6235686236356375646c7038656431643164676560)
	(_ent
		(_time 1730080932643)
	)
	(_object
		(_port(_int STB -1 0 2(_ent(_in))))
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int LSB -1 0 2(_ent(_in))))
		(_port(_int Stop -1 0 2(_ent(_in))))
		(_port(_int Init -1 0 3(_ent(_out))))
		(_port(_int Shift -1 0 3(_ent(_out))))
		(_port(_int Add -1 0 3(_ent(_out))))
		(_port(_int Done -1 0 3(_ent(_out))))
		(_type(_int States 0 7(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 8(_arch(_uni((i 4))))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(4))(_sens(8)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(6))(_sens(8)))))
			(line__13(_arch 2 0 13(_assignment(_trgt(5))(_sens(8)))))
			(line__14(_arch 3 0 14(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 17(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000053 55 1432          1730081712472 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1730081712473 2024.10.27 23:15:12)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 9bce9b94cfccc98d9e9c8dc1cc9d9f9d9d9d9d9d9f)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1730081712495 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730081712496 2024.10.27 23:15:12)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code baefedeeeaeceaacb8bea2e5e3bce9bcbbbdbebcb9)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1730081712501 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1730081712502 2024.10.27 23:15:12)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code baeebaeeeeecedadbcbdfce0b8bcbbbdbebcb9bcb2)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 21(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1174          1730081712520 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1730081712521 2024.10.27 23:15:12)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code c99dc99cc59f9edececa8f939ccfcfcfcfcecdcfcc)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 24(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000049 55 701           1730081712544 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 0 5))
	(_version vf5)
	(_time 1730081712545 2024.10.27 23:15:12)
	(_source(\../src/Full_adder.vhd\))
	(_parameters tan)
	(_code e9bcebbbe5beeeffbae7f8b3bcefedefeceeebefef)
	(_ent
		(_time 1725922142697)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1559          1730081712560 driver
(_unit VHDL(test_sumador 0 5(driver 0 12))
	(_version vf5)
	(_time 1730081712561 2024.10.27 23:15:12)
	(_source(\../src/TestA_Full_adder.vhd\))
	(_parameters tan)
	(_code f8acf8a8f5aeafeffefbbea3aafffdfeacfef9fefc)
	(_ent
		(_time 1725922142726)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 14(_ent (_in))))
				(_port(_int Y -1 0 14(_ent (_in))))
				(_port(_int Cin -1 0 14(_ent (_in))))
				(_port(_int Cout -1 0 14(_ent (_out))))
				(_port(_int Sum -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst uut 0 18(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 16(_arch(_uni))))
		(_sig(_int Y -1 0 16(_arch(_uni))))
		(_sig(_int Cin -1 0 16(_arch(_uni))))
		(_sig(_int Cout -1 0 16(_arch(_uni))))
		(_sig(_int Sum -1 0 16(_arch(_uni))))
		(_type(_int Entry 0 20(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 24(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 25(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1777          1730081712578 Behave_1
(_unit VHDL(test_16 0 6(behave_1 0 12))
	(_version vf5)
	(_time 1730081712579 2024.10.27 23:15:12)
	(_source(\../src/TestB_Full_adder.vhd\))
	(_parameters tan)
	(_code 085c090e055e5f1f0e0a4e57580b0e0f0c0e0d0f0b)
	(_ent
		(_time 1725922142762)
	)
	(_block Blck_Test_1 0 21
		(_object
			(_sig(_int GUARD -3 0 21(_arch(_uni(_code 8)))))
			(_prcs
				(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__24(_arch 1 0 24(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__25(_arch 2 0 25(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 28
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 29(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 28(_arch(_uni(_code 9)))))
			(_prcs
				(line__28(_arch 3 0 28(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__31(_arch 4 0 31(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__32(_arch 5 0 32(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 13(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 15(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 16(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 17(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 18(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 35(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 42(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1868          1730081712594 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730081712595 2024.10.27 23:15:12)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code 184d1c1f144f480e1c170a47411e191e1c1e1c1e1d)
	(_ent
		(_time 1727362308084)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1382          1730081712611 Driver
(_unit VHDL(test_adder8 0 7(driver 0 9))
	(_version vf5)
	(_time 1730081712612 2024.10.27 23:15:12)
	(_source(\../src/Test_Adder8.vhd\))
	(_parameters tan)
	(_code 27732623257170302273617d772123212321222025)
	(_ent
		(_time 1727362308118)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 11(_ent (_in))))
				(_port(_int B 0 0 11(_ent (_in))))
				(_port(_int Cin -1 0 11(_ent (_in))))
				(_port(_int Cout -1 0 11(_ent (_out))))
				(_port(_int Sum 0 0 11(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 16(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 11(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 13(_arch(_uni))))
		(_sig(_int B 1 0 13(_arch(_uni))))
		(_sig(_int Sum 1 0 13(_arch(_uni))))
		(_sig(_int Cin -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 14(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 18(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 17(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1164          1730081712640 FSM
(_unit VHDL(controller 0 1(fsm 0 6))
	(_version vf5)
	(_time 1730081712641 2024.10.27 23:15:12)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 46134044161147514048541c414015401540434144)
	(_ent
		(_time 1730080932643)
	)
	(_object
		(_port(_int STB -1 0 2(_ent(_in))))
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int LSB -1 0 2(_ent(_in))))
		(_port(_int Stop -1 0 2(_ent(_in))))
		(_port(_int Init -1 0 3(_ent(_out))))
		(_port(_int Shift -1 0 3(_ent(_out))))
		(_port(_int Add -1 0 3(_ent(_out))))
		(_port(_int Done -1 0 3(_ent(_out))))
		(_type(_int States 0 7(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 8(_arch(_uni((i 4))))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(4))(_sens(8)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(6))(_sens(8)))))
			(line__13(_arch 2 0 13(_assignment(_trgt(5))(_sens(8)))))
			(line__14(_arch 3 0 14(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 17(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000053 55 1432          1730081725577 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1730081725578 2024.10.27 23:15:25)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code d080d382d68782c6d5d7c68a87d6d4d6d6d6d6d6d4)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1730081725608 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730081725609 2024.10.27 23:15:25)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code efbfbbbcb8b9bff9edebf7b0b6e9bce9eee8ebe9ec)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1730081725614 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1730081725615 2024.10.27 23:15:25)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code efbeecbcbcb9b8f8e9e8a9b5ede9eee8ebe9ece9e7)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 21(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1174          1730081725630 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1730081725631 2024.10.27 23:15:25)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code ffaefcafaca9a8e8f8fcb9a5aaf9f9f9f9f8fbf9fa)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 24(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000049 55 701           1730081725651 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 0 5))
	(_version vf5)
	(_time 1730081725652 2024.10.27 23:15:25)
	(_source(\../src/Full_adder.vhd\))
	(_parameters tan)
	(_code 1e4e10184e4919084d100f444b181a181b191c1818)
	(_ent
		(_time 1725922142697)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1559          1730081725668 driver
(_unit VHDL(test_sumador 0 5(driver 0 12))
	(_version vf5)
	(_time 1730081725669 2024.10.27 23:15:25)
	(_source(\../src/TestA_Full_adder.vhd\))
	(_parameters tan)
	(_code 2e7f222a7e787939282d68757c292b287a282f282a)
	(_ent
		(_time 1725922142726)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 14(_ent (_in))))
				(_port(_int Y -1 0 14(_ent (_in))))
				(_port(_int Cin -1 0 14(_ent (_in))))
				(_port(_int Cout -1 0 14(_ent (_out))))
				(_port(_int Sum -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst uut 0 18(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 16(_arch(_uni))))
		(_sig(_int Y -1 0 16(_arch(_uni))))
		(_sig(_int Cin -1 0 16(_arch(_uni))))
		(_sig(_int Cout -1 0 16(_arch(_uni))))
		(_sig(_int Sum -1 0 16(_arch(_uni))))
		(_type(_int Entry 0 20(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 24(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 25(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1777          1730081725686 Behave_1
(_unit VHDL(test_16 0 6(behave_1 0 12))
	(_version vf5)
	(_time 1730081725687 2024.10.27 23:15:25)
	(_source(\../src/TestB_Full_adder.vhd\))
	(_parameters tan)
	(_code 3d6c31386c6b6a2a3b3f7b626d3e3b3a393b383a3e)
	(_ent
		(_time 1725922142762)
	)
	(_block Blck_Test_1 0 21
		(_object
			(_sig(_int GUARD -3 0 21(_arch(_uni(_code 8)))))
			(_prcs
				(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__24(_arch 1 0 24(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__25(_arch 2 0 25(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 28
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 29(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 28(_arch(_uni(_code 9)))))
			(_prcs
				(line__28(_arch 3 0 28(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__31(_arch 4 0 31(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__32(_arch 5 0 32(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 13(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 15(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 16(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 17(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 18(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 35(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 42(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1868          1730081725702 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730081725703 2024.10.27 23:15:25)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code 4d1d444f1d1a1d5b49425f12144b4c4b494b494b48)
	(_ent
		(_time 1727362308084)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1382          1730081725717 Driver
(_unit VHDL(test_adder8 0 7(driver 0 9))
	(_version vf5)
	(_time 1730081725718 2024.10.27 23:15:25)
	(_source(\../src/Test_Adder8.vhd\))
	(_parameters tan)
	(_code 5d0c515e0c0b0a4a58091b070d5b595b595b585a5f)
	(_ent
		(_time 1727362308118)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 11(_ent (_in))))
				(_port(_int B 0 0 11(_ent (_in))))
				(_port(_int Cin -1 0 11(_ent (_in))))
				(_port(_int Cout -1 0 11(_ent (_out))))
				(_port(_int Sum 0 0 11(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 16(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 11(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 13(_arch(_uni))))
		(_sig(_int B 1 0 13(_arch(_uni))))
		(_sig(_int Sum 1 0 13(_arch(_uni))))
		(_sig(_int Cin -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 14(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 18(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 17(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1164          1730081725735 FSM
(_unit VHDL(controller 0 1(fsm 0 6))
	(_version vf5)
	(_time 1730081725736 2024.10.27 23:15:25)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 6c3c676c693b6d7b6a627e366b6a3f6a3f6a696b6e)
	(_ent
		(_time 1730080932643)
	)
	(_object
		(_port(_int STB -1 0 2(_ent(_in))))
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int LSB -1 0 2(_ent(_in))))
		(_port(_int Stop -1 0 2(_ent(_in))))
		(_port(_int Init -1 0 3(_ent(_out))))
		(_port(_int Shift -1 0 3(_ent(_out))))
		(_port(_int Add -1 0 3(_ent(_out))))
		(_port(_int Done -1 0 3(_ent(_out))))
		(_type(_int States 0 7(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 8(_arch(_uni((i 4))))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(4))(_sens(8)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(6))(_sens(8)))))
			(line__13(_arch 2 0 13(_assignment(_trgt(5))(_sens(8)))))
			(line__14(_arch 3 0 14(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 17(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000053 55 1432          1730081733760 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1730081733761 2024.10.27 23:15:33)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code cbccc89e9f9c99ddceccdd919ccdcfcdcdcdcdcdcf)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1730081733783 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730081733784 2024.10.27 23:15:33)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code dbdc8f89888d8bcdd9dfc38482dd88dddadcdfddd8)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1730081733789 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1730081733790 2024.10.27 23:15:33)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code dbddd8898c8d8cccdddc9d81d9dddadcdfddd8ddd3)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 21(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1174          1730081733809 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1730081733810 2024.10.27 23:15:33)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code fafcf9aaaeacadedfdf9bca0affcfcfcfcfdfefcff)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 24(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000049 55 701           1730081733826 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 0 5))
	(_version vf5)
	(_time 1730081733827 2024.10.27 23:15:33)
	(_source(\../src/Full_adder.vhd\))
	(_parameters tan)
	(_code 0a0d040d5e5d0d1c59041b505f0c0e0c0f0d080c0c)
	(_ent
		(_time 1725922142697)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1559          1730081733842 driver
(_unit VHDL(test_sumador 0 5(driver 0 12))
	(_version vf5)
	(_time 1730081733843 2024.10.27 23:15:33)
	(_source(\../src/TestA_Full_adder.vhd\))
	(_parameters tan)
	(_code 1a1c161d4e4c4d0d1c195c41481d1f1c4e1c1b1c1e)
	(_ent
		(_time 1725922142726)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 14(_ent (_in))))
				(_port(_int Y -1 0 14(_ent (_in))))
				(_port(_int Cin -1 0 14(_ent (_in))))
				(_port(_int Cout -1 0 14(_ent (_out))))
				(_port(_int Sum -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst uut 0 18(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 16(_arch(_uni))))
		(_sig(_int Y -1 0 16(_arch(_uni))))
		(_sig(_int Cin -1 0 16(_arch(_uni))))
		(_sig(_int Cout -1 0 16(_arch(_uni))))
		(_sig(_int Sum -1 0 16(_arch(_uni))))
		(_type(_int Entry 0 20(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 24(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 25(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1777          1730081733862 Behave_1
(_unit VHDL(test_16 0 6(behave_1 0 12))
	(_version vf5)
	(_time 1730081733863 2024.10.27 23:15:33)
	(_source(\../src/TestB_Full_adder.vhd\))
	(_parameters tan)
	(_code 292f252d257f7e3e2f2b6f76792a2f2e2d2f2c2e2a)
	(_ent
		(_time 1725922142762)
	)
	(_block Blck_Test_1 0 21
		(_object
			(_sig(_int GUARD -3 0 21(_arch(_uni(_code 8)))))
			(_prcs
				(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__24(_arch 1 0 24(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__25(_arch 2 0 25(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 28
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 29(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 28(_arch(_uni(_code 9)))))
			(_prcs
				(line__28(_arch 3 0 28(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__31(_arch 4 0 31(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__32(_arch 5 0 32(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 13(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 15(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 16(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 17(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 18(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 35(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 42(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1868          1730081733880 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730081733881 2024.10.27 23:15:33)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code 393e303c346e692f3d362b66603f383f3d3f3d3f3c)
	(_ent
		(_time 1727362308084)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1382          1730081733897 Driver
(_unit VHDL(test_adder8 0 7(driver 0 9))
	(_version vf5)
	(_time 1730081733898 2024.10.27 23:15:33)
	(_source(\../src/Test_Adder8.vhd\))
	(_parameters tan)
	(_code 484e444a451e1f5f4d1c0e12184e4c4e4c4e4d4f4a)
	(_ent
		(_time 1727362308118)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 11(_ent (_in))))
				(_port(_int B 0 0 11(_ent (_in))))
				(_port(_int Cin -1 0 11(_ent (_in))))
				(_port(_int Cout -1 0 11(_ent (_out))))
				(_port(_int Sum 0 0 11(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 16(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 11(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 13(_arch(_uni))))
		(_sig(_int B 1 0 13(_arch(_uni))))
		(_sig(_int Sum 1 0 13(_arch(_uni))))
		(_sig(_int Cin -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 14(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 18(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 17(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1164          1730081733914 FSM
(_unit VHDL(controller 0 1(fsm 0 6))
	(_version vf5)
	(_time 1730081733915 2024.10.27 23:15:33)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 686f6368363f697f6e667a326f6e3b6e3b6e6d6f6a)
	(_ent
		(_time 1730080932643)
	)
	(_object
		(_port(_int STB -1 0 2(_ent(_in))))
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int LSB -1 0 2(_ent(_in))))
		(_port(_int Stop -1 0 2(_ent(_in))))
		(_port(_int Init -1 0 3(_ent(_out))))
		(_port(_int Shift -1 0 3(_ent(_out))))
		(_port(_int Add -1 0 3(_ent(_out))))
		(_port(_int Done -1 0 3(_ent(_out))))
		(_type(_int States 0 7(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 8(_arch(_uni((i 4))))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(4))(_sens(8)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(6))(_sens(8)))))
			(line__13(_arch 2 0 13(_assignment(_trgt(5))(_sens(8)))))
			(line__14(_arch 3 0 14(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 17(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000053 55 1432          1730081774036 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1730081774037 2024.10.27 23:16:14)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 15411412164247031012034f421311131313131311)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1730081774061 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730081774062 2024.10.27 23:16:14)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 346062313162642236302c6b6d3267323533303237)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1730081774067 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1730081774068 2024.10.27 23:16:14)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code 34613531356263233233726e36323533303237323c)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 21(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1174          1730081774084 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1730081774085 2024.10.27 23:16:14)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 44114546451213534347021e114242424243404241)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 24(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000049 55 701           1730081774101 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 0 5))
	(_version vf5)
	(_time 1730081774102 2024.10.27 23:16:14)
	(_source(\../src/Full_adder.vhd\))
	(_parameters tan)
	(_code 5400575655035342075a450e015250525153565252)
	(_ent
		(_time 1725922142697)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1559          1730081774117 driver
(_unit VHDL(test_sumador 0 5(driver 0 12))
	(_version vf5)
	(_time 1730081774118 2024.10.27 23:16:14)
	(_source(\../src/TestA_Full_adder.vhd\))
	(_parameters tan)
	(_code 732672727525246475703528217476752775727577)
	(_ent
		(_time 1725922142726)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 14(_ent (_in))))
				(_port(_int Y -1 0 14(_ent (_in))))
				(_port(_int Cin -1 0 14(_ent (_in))))
				(_port(_int Cout -1 0 14(_ent (_out))))
				(_port(_int Sum -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst uut 0 18(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 16(_arch(_uni))))
		(_sig(_int Y -1 0 16(_arch(_uni))))
		(_sig(_int Cin -1 0 16(_arch(_uni))))
		(_sig(_int Cout -1 0 16(_arch(_uni))))
		(_sig(_int Sum -1 0 16(_arch(_uni))))
		(_type(_int Entry 0 20(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 24(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 25(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1777          1730081774136 Behave_1
(_unit VHDL(test_16 0 6(behave_1 0 12))
	(_version vf5)
	(_time 1730081774137 2024.10.27 23:16:14)
	(_source(\../src/TestB_Full_adder.vhd\))
	(_parameters tan)
	(_code 82d7838c85d4d5958480c4ddd28184858684878581)
	(_ent
		(_time 1725922142762)
	)
	(_block Blck_Test_1 0 21
		(_object
			(_sig(_int GUARD -3 0 21(_arch(_uni(_code 8)))))
			(_prcs
				(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__24(_arch 1 0 24(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__25(_arch 2 0 25(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 28
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 29(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 28(_arch(_uni(_code 9)))))
			(_prcs
				(line__28(_arch 3 0 28(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__31(_arch 4 0 31(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__32(_arch 5 0 32(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 13(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 15(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 16(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 17(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 18(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 35(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 42(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1868          1730081774159 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730081774160 2024.10.27 23:16:14)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code 92c6969d94c5c284969d80cdcb9493949694969497)
	(_ent
		(_time 1727362308084)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1382          1730081774176 Driver
(_unit VHDL(test_adder8 0 7(driver 0 9))
	(_version vf5)
	(_time 1730081774177 2024.10.27 23:16:14)
	(_source(\../src/Test_Adder8.vhd\))
	(_parameters tan)
	(_code a2f7a3f5a5f4f5b5a7f6e4f8f2a4a6a4a6a4a7a5a0)
	(_ent
		(_time 1727362308118)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 11(_ent (_in))))
				(_port(_int B 0 0 11(_ent (_in))))
				(_port(_int Cin -1 0 11(_ent (_in))))
				(_port(_int Cout -1 0 11(_ent (_out))))
				(_port(_int Sum 0 0 11(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 16(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 11(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 13(_arch(_uni))))
		(_sig(_int B 1 0 13(_arch(_uni))))
		(_sig(_int Sum 1 0 13(_arch(_uni))))
		(_sig(_int Cin -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 14(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 18(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 17(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1164          1730081774193 FSM
(_unit VHDL(controller 0 1(fsm 0 6))
	(_version vf5)
	(_time 1730081774194 2024.10.27 23:16:14)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code b1e5b7e5e6e6b0a6b7bfa3ebb6b7e2b7e2b7b4b6b3)
	(_ent
		(_time 1730080932643)
	)
	(_object
		(_port(_int STB -1 0 2(_ent(_in))))
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int LSB -1 0 2(_ent(_in))))
		(_port(_int Stop -1 0 2(_ent(_in))))
		(_port(_int Init -1 0 3(_ent(_out))))
		(_port(_int Shift -1 0 3(_ent(_out))))
		(_port(_int Add -1 0 3(_ent(_out))))
		(_port(_int Done -1 0 3(_ent(_out))))
		(_type(_int States 0 7(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 8(_arch(_uni((i 4))))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(4))(_sens(8)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(6))(_sens(8)))))
			(line__13(_arch 2 0 13(_assignment(_trgt(5))(_sens(8)))))
			(line__14(_arch 3 0 14(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 17(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000053 55 1432          1730081778818 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1730081778819 2024.10.27 23:16:18)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code c297c197c69590d4c7c5d49895c4c6c4c4c4c4c4c6)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1730081778838 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730081778839 2024.10.27 23:16:18)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code e2b7b6b1e1b4b2f4e0e6fabdbbe4b1e4e3e5e6e4e1)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1730081778844 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1730081778845 2024.10.27 23:16:18)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code e2b6e1b1e5b4b5f5e4e5a4b8e0e4e3e5e6e4e1e4ea)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 21(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1174          1730081778864 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1730081778865 2024.10.27 23:16:18)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code f1a5f2a1f5a7a6e6f6f2b7aba4f7f7f7f7f6f5f7f4)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 24(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000049 55 701           1730081778884 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 0 5))
	(_version vf5)
	(_time 1730081778885 2024.10.27 23:16:18)
	(_source(\../src/Full_adder.vhd\))
	(_parameters tan)
	(_code 10451e1615471706431e014a451614161517121616)
	(_ent
		(_time 1725922142697)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1559          1730081778902 driver
(_unit VHDL(test_sumador 0 5(driver 0 12))
	(_version vf5)
	(_time 1730081778903 2024.10.27 23:16:18)
	(_source(\../src/TestA_Full_adder.vhd\))
	(_parameters tan)
	(_code 20742c24257677372623667b722725267426212624)
	(_ent
		(_time 1725922142726)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 14(_ent (_in))))
				(_port(_int Y -1 0 14(_ent (_in))))
				(_port(_int Cin -1 0 14(_ent (_in))))
				(_port(_int Cout -1 0 14(_ent (_out))))
				(_port(_int Sum -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst uut 0 18(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 16(_arch(_uni))))
		(_sig(_int Y -1 0 16(_arch(_uni))))
		(_sig(_int Cin -1 0 16(_arch(_uni))))
		(_sig(_int Cout -1 0 16(_arch(_uni))))
		(_sig(_int Sum -1 0 16(_arch(_uni))))
		(_type(_int Entry 0 20(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 24(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 25(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1777          1730081778925 Behave_1
(_unit VHDL(test_16 0 6(behave_1 0 12))
	(_version vf5)
	(_time 1730081778926 2024.10.27 23:16:18)
	(_source(\../src/TestB_Full_adder.vhd\))
	(_parameters tan)
	(_code 30643c35356667273632766f603336373436353733)
	(_ent
		(_time 1725922142762)
	)
	(_block Blck_Test_1 0 21
		(_object
			(_sig(_int GUARD -3 0 21(_arch(_uni(_code 8)))))
			(_prcs
				(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__24(_arch 1 0 24(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__25(_arch 2 0 25(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 28
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 29(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 28(_arch(_uni(_code 9)))))
			(_prcs
				(line__28(_arch 3 0 28(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__31(_arch 4 0 31(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__32(_arch 5 0 32(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 13(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 15(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 16(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 17(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 18(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 35(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 42(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1868          1730081778946 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730081778947 2024.10.27 23:16:18)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code 4f1a464d1d181f594b405d1016494e494b494b494a)
	(_ent
		(_time 1727362308084)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1382          1730081778966 Driver
(_unit VHDL(test_adder8 0 7(driver 0 9))
	(_version vf5)
	(_time 1730081778967 2024.10.27 23:16:18)
	(_source(\../src/Test_Adder8.vhd\))
	(_parameters tan)
	(_code 5f0b535c0c0908485a0b19050f595b595b595a585d)
	(_ent
		(_time 1727362308118)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 11(_ent (_in))))
				(_port(_int B 0 0 11(_ent (_in))))
				(_port(_int Cin -1 0 11(_ent (_in))))
				(_port(_int Cout -1 0 11(_ent (_out))))
				(_port(_int Sum 0 0 11(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 16(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 11(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 13(_arch(_uni))))
		(_sig(_int B 1 0 13(_arch(_uni))))
		(_sig(_int Sum 1 0 13(_arch(_uni))))
		(_sig(_int Cin -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 14(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 18(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 17(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1164          1730081778989 FSM
(_unit VHDL(controller 0 1(fsm 0 6))
	(_version vf5)
	(_time 1730081778990 2024.10.27 23:16:18)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 6e3b656e6d396f7968607c3469683d683d686b696c)
	(_ent
		(_time 1730080932643)
	)
	(_object
		(_port(_int STB -1 0 2(_ent(_in))))
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int LSB -1 0 2(_ent(_in))))
		(_port(_int Stop -1 0 2(_ent(_in))))
		(_port(_int Init -1 0 3(_ent(_out))))
		(_port(_int Shift -1 0 3(_ent(_out))))
		(_port(_int Add -1 0 3(_ent(_out))))
		(_port(_int Done -1 0 3(_ent(_out))))
		(_type(_int States 0 7(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 8(_arch(_uni((i 4))))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(4))(_sens(8)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(6))(_sens(8)))))
			(line__13(_arch 2 0 13(_assignment(_trgt(5))(_sens(8)))))
			(line__14(_arch 3 0 14(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 17(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000053 55 1432          1730081806255 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1730081806256 2024.10.27 23:16:46)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code f0f5f6a0f6a7a2e6f5f7e6aaa7f6f4f6f6f6f6f6f4)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1730081806274 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730081806275 2024.10.27 23:16:46)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 0f0a5f0958595f190d0b175056095c090e080b090c)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1730081806280 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1730081806281 2024.10.27 23:16:46)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code 0f0b08095c595818090849550d090e080b090c0907)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 21(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1174          1730081806298 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1730081806299 2024.10.27 23:16:46)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 1f1b18184c494808181c59454a19191919181b191a)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 24(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000049 55 701           1730081806321 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 0 5))
	(_version vf5)
	(_time 1730081806322 2024.10.27 23:16:46)
	(_source(\../src/Full_adder.vhd\))
	(_parameters tan)
	(_code 3e3b3b3a6e6939286d302f646b383a383b393c3838)
	(_ent
		(_time 1725922142697)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1559          1730081806339 driver
(_unit VHDL(test_sumador 0 5(driver 0 12))
	(_version vf5)
	(_time 1730081806340 2024.10.27 23:16:46)
	(_source(\../src/TestA_Full_adder.vhd\))
	(_parameters tan)
	(_code 4e4a494c1e181959484d08151c494b481a484f484a)
	(_ent
		(_time 1725922142726)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 14(_ent (_in))))
				(_port(_int Y -1 0 14(_ent (_in))))
				(_port(_int Cin -1 0 14(_ent (_in))))
				(_port(_int Cout -1 0 14(_ent (_out))))
				(_port(_int Sum -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst uut 0 18(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 16(_arch(_uni))))
		(_sig(_int Y -1 0 16(_arch(_uni))))
		(_sig(_int Cin -1 0 16(_arch(_uni))))
		(_sig(_int Cout -1 0 16(_arch(_uni))))
		(_sig(_int Sum -1 0 16(_arch(_uni))))
		(_type(_int Entry 0 20(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 24(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 25(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1777          1730081806359 Behave_1
(_unit VHDL(test_16 0 6(behave_1 0 12))
	(_version vf5)
	(_time 1730081806360 2024.10.27 23:16:46)
	(_source(\../src/TestB_Full_adder.vhd\))
	(_parameters tan)
	(_code 5d595a5e0c0b0a4a5b5f1b020d5e5b5a595b585a5e)
	(_ent
		(_time 1725922142762)
	)
	(_block Blck_Test_1 0 21
		(_object
			(_sig(_int GUARD -3 0 21(_arch(_uni(_code 8)))))
			(_prcs
				(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__24(_arch 1 0 24(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__25(_arch 2 0 25(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 28
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 29(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 28(_arch(_uni(_code 9)))))
			(_prcs
				(line__28(_arch 3 0 28(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__31(_arch 4 0 31(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__32(_arch 5 0 32(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 13(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 15(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 16(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 17(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 18(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 35(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 42(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1868          1730081806377 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730081806378 2024.10.27 23:16:46)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code 6d686f6d3d3a3d7b69627f32346b6c6b696b696b68)
	(_ent
		(_time 1727362308084)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1382          1730081806399 Driver
(_unit VHDL(test_adder8 0 7(driver 0 9))
	(_version vf5)
	(_time 1730081806400 2024.10.27 23:16:46)
	(_source(\../src/Test_Adder8.vhd\))
	(_parameters tan)
	(_code 8c888b82dadadb9b89d8cad6dc8a888a888a898b8e)
	(_ent
		(_time 1727362308118)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 11(_ent (_in))))
				(_port(_int B 0 0 11(_ent (_in))))
				(_port(_int Cin -1 0 11(_ent (_in))))
				(_port(_int Cout -1 0 11(_ent (_out))))
				(_port(_int Sum 0 0 11(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 16(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 11(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 13(_arch(_uni))))
		(_sig(_int B 1 0 13(_arch(_uni))))
		(_sig(_int Sum 1 0 13(_arch(_uni))))
		(_sig(_int Cin -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 14(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 18(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 17(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1164          1730081806417 FSM
(_unit VHDL(controller 0 1(fsm 0 6))
	(_version vf5)
	(_time 1730081806418 2024.10.27 23:16:46)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 9c999c9399cb9d8b9a928ec69b9acf9acf9a999b9e)
	(_ent
		(_time 1730080932643)
	)
	(_object
		(_port(_int STB -1 0 2(_ent(_in))))
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int LSB -1 0 2(_ent(_in))))
		(_port(_int Stop -1 0 2(_ent(_in))))
		(_port(_int Init -1 0 3(_ent(_out))))
		(_port(_int Shift -1 0 3(_ent(_out))))
		(_port(_int Add -1 0 3(_ent(_out))))
		(_port(_int Done -1 0 3(_ent(_out))))
		(_type(_int States 0 7(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 8(_arch(_uni((i 4))))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(4))(_sens(8)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(6))(_sens(8)))))
			(line__13(_arch 2 0 13(_assignment(_trgt(5))(_sens(8)))))
			(line__14(_arch 3 0 14(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 17(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000053 55 1432          1730081938834 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1730081938835 2024.10.27 23:18:58)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code d2d7de80d68580c4d7d5c48885d4d6d4d4d4d4d4d6)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1730081938855 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730081938856 2024.10.27 23:18:58)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code f1f4aaa1f1a7a1e7f3f5e9aea8f7a2f7f0f6f5f7f2)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1730081938861 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1730081938862 2024.10.27 23:18:58)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code f1f5fda1f5a7a6e6f7f6b7abf3f7f0f6f5f7f2f7f9)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 21(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1174          1730081938877 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1730081938878 2024.10.27 23:18:58)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 01050c07055756160602475b540707070706050704)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 24(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000049 55 701           1730081938890 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 0 5))
	(_version vf5)
	(_time 1730081938891 2024.10.27 23:18:58)
	(_source(\../src/Full_adder.vhd\))
	(_parameters tan)
	(_code 10151f1615471706431e014a451614161517121616)
	(_ent
		(_time 1725922142697)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1559          1730081938905 driver
(_unit VHDL(test_sumador 0 5(driver 0 12))
	(_version vf5)
	(_time 1730081938906 2024.10.27 23:18:58)
	(_source(\../src/TestA_Full_adder.vhd\))
	(_parameters tan)
	(_code 20242d24257677372623667b722725267426212624)
	(_ent
		(_time 1725922142726)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 14(_ent (_in))))
				(_port(_int Y -1 0 14(_ent (_in))))
				(_port(_int Cin -1 0 14(_ent (_in))))
				(_port(_int Cout -1 0 14(_ent (_out))))
				(_port(_int Sum -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst uut 0 18(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 16(_arch(_uni))))
		(_sig(_int Y -1 0 16(_arch(_uni))))
		(_sig(_int Cin -1 0 16(_arch(_uni))))
		(_sig(_int Cout -1 0 16(_arch(_uni))))
		(_sig(_int Sum -1 0 16(_arch(_uni))))
		(_type(_int Entry 0 20(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 24(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 25(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1777          1730081938920 Behave_1
(_unit VHDL(test_16 0 6(behave_1 0 12))
	(_version vf5)
	(_time 1730081938921 2024.10.27 23:18:58)
	(_source(\../src/TestB_Full_adder.vhd\))
	(_parameters tan)
	(_code 30343d35356667273632766f603336373436353733)
	(_ent
		(_time 1725922142762)
	)
	(_block Blck_Test_1 0 21
		(_object
			(_sig(_int GUARD -3 0 21(_arch(_uni(_code 8)))))
			(_prcs
				(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__24(_arch 1 0 24(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__25(_arch 2 0 25(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 28
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 29(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 28(_arch(_uni(_code 9)))))
			(_prcs
				(line__28(_arch 3 0 28(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__31(_arch 4 0 31(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__32(_arch 5 0 32(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 13(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 15(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 16(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 17(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 18(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 35(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 42(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000047 55 1754          1730081938936 Driver
(_unit VHDL(test_controller 0 7(driver 0 9))
	(_version vf5)
	(_time 1730081938937 2024.10.27 23:18:58)
	(_source(\../src/Test_Controller.vhd\))
	(_parameters tan)
	(_code 3f3b323a6c6968283a6f79656d3969396a383b383d)
	(_ent
		(_time 1730081938934)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int LSB -1 0 11(_ent (_in))))
				(_port(_int Stop -1 0 11(_ent (_in))))
				(_port(_int Init -1 0 12(_ent (_out))))
				(_port(_int Shift -1 0 12(_ent (_out))))
				(_port(_int Add -1 0 12(_ent (_out))))
				(_port(_int Done -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 17(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 14(_arch(_uni))))
		(_sig(_int LSB -1 0 14(_arch(_uni))))
		(_sig(_int Done -1 0 14(_arch(_uni))))
		(_sig(_int Init -1 0 14(_arch(_uni))))
		(_sig(_int Shift -1 0 14(_arch(_uni))))
		(_sig(_int Add -1 0 14(_arch(_uni))))
		(_sig(_int Stop -1 0 14(_arch(_uni))))
		(_sig(_int CLK -1 0 15(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 15(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 21(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 18(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 19(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 20(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000051 55 1868          1730081938966 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730081938967 2024.10.27 23:18:58)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code 5f5a575c0d080f495b504d0006595e595b595b595a)
	(_ent
		(_time 1727362308084)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1382          1730081938981 Driver
(_unit VHDL(test_adder8 0 7(driver 0 9))
	(_version vf5)
	(_time 1730081938982 2024.10.27 23:18:58)
	(_source(\../src/Test_Adder8.vhd\))
	(_parameters tan)
	(_code 6e6a636e3e3839796b3a28343e686a686a686b696c)
	(_ent
		(_time 1727362308118)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 11(_ent (_in))))
				(_port(_int B 0 0 11(_ent (_in))))
				(_port(_int Cin -1 0 11(_ent (_in))))
				(_port(_int Cout -1 0 11(_ent (_out))))
				(_port(_int Sum 0 0 11(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 16(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 11(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 13(_arch(_uni))))
		(_sig(_int B 1 0 13(_arch(_uni))))
		(_sig(_int Sum 1 0 13(_arch(_uni))))
		(_sig(_int Cin -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 14(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 18(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 17(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1164          1730081939004 FSM
(_unit VHDL(controller 0 1(fsm 0 6))
	(_version vf5)
	(_time 1730081939005 2024.10.27 23:18:59)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 7e7b747f7d297f6978706c2479782d782d787b797c)
	(_ent
		(_time 1730080932643)
	)
	(_object
		(_port(_int STB -1 0 2(_ent(_in))))
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int LSB -1 0 2(_ent(_in))))
		(_port(_int Stop -1 0 2(_ent(_in))))
		(_port(_int Init -1 0 3(_ent(_out))))
		(_port(_int Shift -1 0 3(_ent(_out))))
		(_port(_int Add -1 0 3(_ent(_out))))
		(_port(_int Done -1 0 3(_ent(_out))))
		(_type(_int States 0 7(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 8(_arch(_uni((i 4))))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(4))(_sens(8)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(6))(_sens(8)))))
			(line__13(_arch 2 0 13(_assignment(_trgt(5))(_sens(8)))))
			(line__14(_arch 3 0 14(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 17(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000053 55 1432          1730081956048 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1730081956049 2024.10.27 23:19:16)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 15144212164247031012034f421311131313131311)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1730081956072 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730081956073 2024.10.27 23:19:16)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 343534313162642236302c6b6d3267323533303237)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1730081956078 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1730081956079 2024.10.27 23:19:16)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code 34346331356263233233726e36323533303237323c)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 21(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1174          1730081956091 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1730081956092 2024.10.27 23:19:16)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 44441346451213534347021e114242424243404241)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 24(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000049 55 701           1730081956105 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 0 5))
	(_version vf5)
	(_time 1730081956106 2024.10.27 23:19:16)
	(_source(\../src/Full_adder.vhd\))
	(_parameters tan)
	(_code 5352065155045445005d4209065557555654515555)
	(_ent
		(_time 1725922142697)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1559          1730081956119 driver
(_unit VHDL(test_sumador 0 5(driver 0 12))
	(_version vf5)
	(_time 1730081956120 2024.10.27 23:19:16)
	(_source(\../src/TestA_Full_adder.vhd\))
	(_parameters tan)
	(_code 636334636535347465602538316466653765626567)
	(_ent
		(_time 1725922142726)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 14(_ent (_in))))
				(_port(_int Y -1 0 14(_ent (_in))))
				(_port(_int Cin -1 0 14(_ent (_in))))
				(_port(_int Cout -1 0 14(_ent (_out))))
				(_port(_int Sum -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst uut 0 18(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 16(_arch(_uni))))
		(_sig(_int Y -1 0 16(_arch(_uni))))
		(_sig(_int Cin -1 0 16(_arch(_uni))))
		(_sig(_int Cout -1 0 16(_arch(_uni))))
		(_sig(_int Sum -1 0 16(_arch(_uni))))
		(_type(_int Entry 0 20(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 24(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 25(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1777          1730081956136 Behave_1
(_unit VHDL(test_16 0 6(behave_1 0 12))
	(_version vf5)
	(_time 1730081956137 2024.10.27 23:19:16)
	(_source(\../src/TestB_Full_adder.vhd\))
	(_parameters tan)
	(_code 72722573752425657470342d227174757674777571)
	(_ent
		(_time 1725922142762)
	)
	(_block Blck_Test_1 0 21
		(_object
			(_sig(_int GUARD -3 0 21(_arch(_uni(_code 8)))))
			(_prcs
				(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__24(_arch 1 0 24(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__25(_arch 2 0 25(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 28
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 29(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 28(_arch(_uni(_code 9)))))
			(_prcs
				(line__28(_arch 3 0 28(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__31(_arch 4 0 31(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__32(_arch 5 0 32(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 13(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 15(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 16(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 17(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 18(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 35(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 42(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000047 55 1754          1730081956152 Driver
(_unit VHDL(test_controller 0 7(driver 0 9))
	(_version vf5)
	(_time 1730081956153 2024.10.27 23:19:16)
	(_source(\../src/Test_Controller.vhd\))
	(_parameters tan)
	(_code 8282d58c85d4d59587d2c4d8d084d484d785868580)
	(_ent
		(_time 1730081938933)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int LSB -1 0 11(_ent (_in))))
				(_port(_int Stop -1 0 11(_ent (_in))))
				(_port(_int Init -1 0 12(_ent (_out))))
				(_port(_int Shift -1 0 12(_ent (_out))))
				(_port(_int Add -1 0 12(_ent (_out))))
				(_port(_int Done -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 17(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 14(_arch(_uni))))
		(_sig(_int LSB -1 0 14(_arch(_uni))))
		(_sig(_int Done -1 0 14(_arch(_uni))))
		(_sig(_int Init -1 0 14(_arch(_uni))))
		(_sig(_int Shift -1 0 14(_arch(_uni))))
		(_sig(_int Add -1 0 14(_arch(_uni))))
		(_sig(_int Stop -1 0 14(_arch(_uni))))
		(_sig(_int CLK -1 0 15(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 15(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 21(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 18(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 19(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 20(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000051 55 1868          1730081956171 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730081956172 2024.10.27 23:19:16)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code 9293c09d94c5c284969d80cdcb9493949694969497)
	(_ent
		(_time 1727362308084)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000036 55 683 1730081956195 utils
(_unit VHDL(utils 0 1(utils 0 9))
	(_version vf5)
	(_time 1730081956200 2024.10.27 23:19:16)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code b1b1e7e4b4e6eca7e0bea2eae5b6b5b7b8b7e2b6b2)
	(_ent
		(_time 1730081956195)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 10(_ent(_proc)))
			(_int Convert 1 0 18(_ent(_func)))
			(_int Convert 2 0 29(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1382          1730081956246 Driver
(_unit VHDL(test_adder8 0 7(driver 0 9))
	(_version vf5)
	(_time 1730081956247 2024.10.27 23:19:16)
	(_source(\../src/Test_Adder8.vhd\))
	(_parameters tan)
	(_code e0e0b7b3e5b6b7f7e5b4a6bab0e6e4e6e4e6e5e7e2)
	(_ent
		(_time 1727362308118)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 11(_ent (_in))))
				(_port(_int B 0 0 11(_ent (_in))))
				(_port(_int Cin -1 0 11(_ent (_in))))
				(_port(_int Cout -1 0 11(_ent (_out))))
				(_port(_int Sum 0 0 11(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 16(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 11(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 13(_arch(_uni))))
		(_sig(_int B 1 0 13(_arch(_uni))))
		(_sig(_int Sum 1 0 13(_arch(_uni))))
		(_sig(_int Cin -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 14(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 18(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 17(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1164          1730081956274 FSM
(_unit VHDL(controller 0 1(fsm 0 6))
	(_version vf5)
	(_time 1730081956275 2024.10.27 23:19:16)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code fffeafafffa8fee8f9f1eda5f8f9acf9acf9faf8fd)
	(_ent
		(_time 1730080932643)
	)
	(_object
		(_port(_int STB -1 0 2(_ent(_in))))
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int LSB -1 0 2(_ent(_in))))
		(_port(_int Stop -1 0 2(_ent(_in))))
		(_port(_int Init -1 0 3(_ent(_out))))
		(_port(_int Shift -1 0 3(_ent(_out))))
		(_port(_int Add -1 0 3(_ent(_out))))
		(_port(_int Done -1 0 3(_ent(_out))))
		(_type(_int States 0 7(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 8(_arch(_uni((i 4))))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(4))(_sens(8)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(6))(_sens(8)))))
			(line__13(_arch 2 0 13(_assignment(_trgt(5))(_sens(8)))))
			(line__14(_arch 3 0 14(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 17(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000053 55 1432          1730081960385 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1730081960386 2024.10.27 23:19:20)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 0c025c0a595b5e1a090b1a565b0a080a0a0a0a0a08)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1730081960402 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730081960403 2024.10.27 23:19:20)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 1c121b1b4e4a4c0a1e180443451a4f1a1d1b181a1f)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1730081960408 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1730081960409 2024.10.27 23:19:20)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code 1c134c1b4a4a4b0b1a1b5a461e1a1d1b181a1f1a14)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 21(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1174          1730081960418 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1730081960419 2024.10.27 23:19:20)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 2c237c287a7a7b3b2b2f6a76792a2a2a2a2b282a29)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 24(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000049 55 701           1730081960433 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 0 5))
	(_version vf5)
	(_time 1730081960434 2024.10.27 23:19:20)
	(_source(\../src/Full_adder.vhd\))
	(_parameters tan)
	(_code 3b35693f6c6c3c2d68352a616e3d3f3d3e3c393d3d)
	(_ent
		(_time 1725922142697)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1559          1730081960447 driver
(_unit VHDL(test_sumador 0 5(driver 0 12))
	(_version vf5)
	(_time 1730081960448 2024.10.27 23:19:20)
	(_source(\../src/TestA_Full_adder.vhd\))
	(_parameters tan)
	(_code 4b441b491c1d1c5c4d480d10194c4e4d1f4d4a4d4f)
	(_ent
		(_time 1725922142726)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 14(_ent (_in))))
				(_port(_int Y -1 0 14(_ent (_in))))
				(_port(_int Cin -1 0 14(_ent (_in))))
				(_port(_int Cout -1 0 14(_ent (_out))))
				(_port(_int Sum -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst uut 0 18(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 16(_arch(_uni))))
		(_sig(_int Y -1 0 16(_arch(_uni))))
		(_sig(_int Cin -1 0 16(_arch(_uni))))
		(_sig(_int Cout -1 0 16(_arch(_uni))))
		(_sig(_int Sum -1 0 16(_arch(_uni))))
		(_type(_int Entry 0 20(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 24(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 25(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1777          1730081960461 Behave_1
(_unit VHDL(test_16 0 6(behave_1 0 12))
	(_version vf5)
	(_time 1730081960462 2024.10.27 23:19:20)
	(_source(\../src/TestB_Full_adder.vhd\))
	(_parameters tan)
	(_code 5b540b580c0d0c4c5d591d040b585d5c5f5d5e5c58)
	(_ent
		(_time 1725922142762)
	)
	(_block Blck_Test_1 0 21
		(_object
			(_sig(_int GUARD -3 0 21(_arch(_uni(_code 8)))))
			(_prcs
				(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__24(_arch 1 0 24(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__25(_arch 2 0 25(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 28
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 29(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 28(_arch(_uni(_code 9)))))
			(_prcs
				(line__28(_arch 3 0 28(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__31(_arch 4 0 31(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__32(_arch 5 0 32(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 13(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 15(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 16(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 17(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 18(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 35(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 42(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000047 55 1754          1730081960476 Driver
(_unit VHDL(test_controller 0 7(driver 0 9))
	(_version vf5)
	(_time 1730081960477 2024.10.27 23:19:20)
	(_source(\../src/Test_Controller.vhd\))
	(_parameters tan)
	(_code 5b540b580c0d0c4c5e0b1d01095d0d5d0e5c5f5c59)
	(_ent
		(_time 1730081938933)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int LSB -1 0 11(_ent (_in))))
				(_port(_int Stop -1 0 11(_ent (_in))))
				(_port(_int Init -1 0 12(_ent (_out))))
				(_port(_int Shift -1 0 12(_ent (_out))))
				(_port(_int Add -1 0 12(_ent (_out))))
				(_port(_int Done -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 17(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 14(_arch(_uni))))
		(_sig(_int LSB -1 0 14(_arch(_uni))))
		(_sig(_int Done -1 0 14(_arch(_uni))))
		(_sig(_int Init -1 0 14(_arch(_uni))))
		(_sig(_int Shift -1 0 14(_arch(_uni))))
		(_sig(_int Add -1 0 14(_arch(_uni))))
		(_sig(_int Stop -1 0 14(_arch(_uni))))
		(_sig(_int CLK -1 0 15(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 15(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 21(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 18(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 19(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 20(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000051 55 1868          1730081960491 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730081960492 2024.10.27 23:19:20)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code 6a643f6a3f3d3a7c6e657835336c6b6c6e6c6e6c6f)
	(_ent
		(_time 1727362308084)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1061          1730081960507 Driver
(_unit VHDL(test_utils 0 11(driver 0 15))
	(_version vf5)
	(_time 1730081960508 2024.10.27 23:19:20)
	(_source(\../src/Test_Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code 8986d98785dfde9e8cdecfd2dd8e8d8f808fda8e8a)
	(_ent
		(_time 1730081956185)
	)
	(_object
		(_sig(_int N -1 0 16(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 17(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 17(_arch(_uni))))
		(_sig(_int C -2 0 18(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 24(_procedure_call(_trgt(2)))))
			(line__26(_arch 1 0 26(_prcs(_wait_for)(_trgt(1)))))
			(line__36(_arch 2 0 36(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000036 55 683 1730081960539 utils
(_unit VHDL(utils 0 1(utils 0 9))
	(_version vf5)
	(_time 1730081960541 2024.10.27 23:19:20)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code a9a6f8ffa4fef4bff8a6baf2fdaeadafa0affaaeaa)
	(_ent
		(_time 1730081960539)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 10(_ent(_proc)))
			(_int Convert 1 0 18(_ent(_func)))
			(_int Convert 2 0 29(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1382          1730081960569 Driver
(_unit VHDL(test_adder8 0 7(driver 0 9))
	(_version vf5)
	(_time 1730081960570 2024.10.27 23:19:20)
	(_source(\../src/Test_Adder8.vhd\))
	(_parameters tan)
	(_code b8b7e8ecb5eeefafbdecfee2e8bebcbebcbebdbfba)
	(_ent
		(_time 1727362308118)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 11(_ent (_in))))
				(_port(_int B 0 0 11(_ent (_in))))
				(_port(_int Cin -1 0 11(_ent (_in))))
				(_port(_int Cout -1 0 11(_ent (_out))))
				(_port(_int Sum 0 0 11(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 16(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 11(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 13(_arch(_uni))))
		(_sig(_int B 1 0 13(_arch(_uni))))
		(_sig(_int Sum 1 0 13(_arch(_uni))))
		(_sig(_int Cin -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 14(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 18(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 17(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1164          1730081960583 FSM
(_unit VHDL(controller 0 1(fsm 0 6))
	(_version vf5)
	(_time 1730081960584 2024.10.27 23:19:20)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code c8c69f9d969fc9dfcec6da92cfce9bce9bcecdcfca)
	(_ent
		(_time 1730080932643)
	)
	(_object
		(_port(_int STB -1 0 2(_ent(_in))))
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int LSB -1 0 2(_ent(_in))))
		(_port(_int Stop -1 0 2(_ent(_in))))
		(_port(_int Init -1 0 3(_ent(_out))))
		(_port(_int Shift -1 0 3(_ent(_out))))
		(_port(_int Add -1 0 3(_ent(_out))))
		(_port(_int Done -1 0 3(_ent(_out))))
		(_type(_int States 0 7(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 8(_arch(_uni((i 4))))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(4))(_sens(8)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(6))(_sens(8)))))
			(line__13(_arch 2 0 13(_assignment(_trgt(5))(_sens(8)))))
			(line__14(_arch 3 0 14(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 17(_prcs(_trgt(8))(_sens(1)(8)(0)(2)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000053 55 1432          1730081962366 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1730081962367 2024.10.27 23:19:22)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code bdb2bde9efeaefabb8baabe7eabbb9bbbbbbbbbbb9)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1730081962383 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730081962384 2024.10.27 23:19:22)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code dcd38b8e8e8a8ccaded8c48385da8fdadddbd8dadf)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1730081962389 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1730081962390 2024.10.27 23:19:22)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code dcd2dc8e8a8a8bcbdadb9a86dedadddbd8dadfdad4)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 21(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1174          1730081962400 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1730081962401 2024.10.27 23:19:22)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code ece2ecbfbababbfbebefaab6b9eaeaeaeaebe8eae9)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 24(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000049 55 701           1730081962417 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 0 5))
	(_version vf5)
	(_time 1730081962418 2024.10.27 23:19:22)
	(_source(\../src/Full_adder.vhd\))
	(_parameters tan)
	(_code fcf3feadaaabfbeaaff2eda6a9faf8faf9fbfefafa)
	(_ent
		(_time 1725922142697)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1559          1730081962431 driver
(_unit VHDL(test_sumador 0 5(driver 0 12))
	(_version vf5)
	(_time 1730081962432 2024.10.27 23:19:22)
	(_source(\../src/TestA_Full_adder.vhd\))
	(_parameters tan)
	(_code 0b050a0d5c5d5c1c0d084d50590c0e0d5f0d0a0d0f)
	(_ent
		(_time 1725922142726)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 14(_ent (_in))))
				(_port(_int Y -1 0 14(_ent (_in))))
				(_port(_int Cin -1 0 14(_ent (_in))))
				(_port(_int Cout -1 0 14(_ent (_out))))
				(_port(_int Sum -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst uut 0 18(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 16(_arch(_uni))))
		(_sig(_int Y -1 0 16(_arch(_uni))))
		(_sig(_int Cin -1 0 16(_arch(_uni))))
		(_sig(_int Cout -1 0 16(_arch(_uni))))
		(_sig(_int Sum -1 0 16(_arch(_uni))))
		(_type(_int Entry 0 20(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 24(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 25(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1777          1730081962445 Behave_1
(_unit VHDL(test_16 0 6(behave_1 0 12))
	(_version vf5)
	(_time 1730081962446 2024.10.27 23:19:22)
	(_source(\../src/TestB_Full_adder.vhd\))
	(_parameters tan)
	(_code 0b050a0d5c5d5c1c0d094d545b080d0c0f0d0e0c08)
	(_ent
		(_time 1725922142762)
	)
	(_block Blck_Test_1 0 21
		(_object
			(_sig(_int GUARD -3 0 21(_arch(_uni(_code 8)))))
			(_prcs
				(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__24(_arch 1 0 24(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__25(_arch 2 0 25(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 28
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 29(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 28(_arch(_uni(_code 9)))))
			(_prcs
				(line__28(_arch 3 0 28(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__31(_arch 4 0 31(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__32(_arch 5 0 32(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 13(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 15(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 16(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 17(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 18(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 35(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 42(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000047 55 1754          1730081962459 Driver
(_unit VHDL(test_controller 0 7(driver 0 9))
	(_version vf5)
	(_time 1730081962460 2024.10.27 23:19:22)
	(_source(\../src/Test_Controller.vhd\))
	(_parameters tan)
	(_code 1b151a1c4c4d4c0c1e4b5d41491d4d1d4e1c1f1c19)
	(_ent
		(_time 1730081938933)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int LSB -1 0 11(_ent (_in))))
				(_port(_int Stop -1 0 11(_ent (_in))))
				(_port(_int Init -1 0 12(_ent (_out))))
				(_port(_int Shift -1 0 12(_ent (_out))))
				(_port(_int Add -1 0 12(_ent (_out))))
				(_port(_int Done -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 17(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 14(_arch(_uni))))
		(_sig(_int LSB -1 0 14(_arch(_uni))))
		(_sig(_int Done -1 0 14(_arch(_uni))))
		(_sig(_int Init -1 0 14(_arch(_uni))))
		(_sig(_int Shift -1 0 14(_arch(_uni))))
		(_sig(_int Add -1 0 14(_arch(_uni))))
		(_sig(_int Stop -1 0 14(_arch(_uni))))
		(_sig(_int CLK -1 0 15(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 15(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 21(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 18(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 19(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 20(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000051 55 1868          1730081962474 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730081962475 2024.10.27 23:19:22)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code 2b242f2f7d7c7b3d2f243974722d2a2d2f2d2f2d2e)
	(_ent
		(_time 1727362308084)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1061          1730081962488 Driver
(_unit VHDL(test_utils 0 11(driver 0 15))
	(_version vf5)
	(_time 1730081962489 2024.10.27 23:19:22)
	(_source(\../src/Test_Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code 3a343b3f6e6c6d2d3f6d7c616e3d3e3c333c693d39)
	(_ent
		(_time 1730081956185)
	)
	(_object
		(_sig(_int N -1 0 16(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 17(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 17(_arch(_uni))))
		(_sig(_int C -2 0 18(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 24(_procedure_call(_trgt(2)))))
			(line__26(_arch 1 0 26(_prcs(_wait_for)(_trgt(1)))))
			(line__36(_arch 2 0 36(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000036 55 683 1730081962502 utils
(_unit VHDL(utils 0 1(utils 0 9))
	(_version vf5)
	(_time 1730081962504 2024.10.27 23:19:22)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code 4a444a491f1d175c1b4559111e4d4e4c434c194d49)
	(_ent
		(_time 1730081962502)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 10(_ent(_proc)))
			(_int Convert 1 0 18(_ent(_func)))
			(_int Convert 2 0 29(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1382          1730081962527 Driver
(_unit VHDL(test_adder8 0 7(driver 0 9))
	(_version vf5)
	(_time 1730081962528 2024.10.27 23:19:22)
	(_source(\../src/Test_Adder8.vhd\))
	(_parameters tan)
	(_code 69676869653f3e7e6c3d2f33396f6d6f6d6f6c6e6b)
	(_ent
		(_time 1727362308118)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 11(_ent (_in))))
				(_port(_int B 0 0 11(_ent (_in))))
				(_port(_int Cin -1 0 11(_ent (_in))))
				(_port(_int Cout -1 0 11(_ent (_out))))
				(_port(_int Sum 0 0 11(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 16(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 11(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 13(_arch(_uni))))
		(_sig(_int B 1 0 13(_arch(_uni))))
		(_sig(_int Sum 1 0 13(_arch(_uni))))
		(_sig(_int Cin -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 14(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 18(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 17(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1164          1730081962541 FSM
(_unit VHDL(controller 0 1(fsm 0 6))
	(_version vf5)
	(_time 1730081962542 2024.10.27 23:19:22)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 79767f78262e786e7f776b237e7f2a7f2a7f7c7e7b)
	(_ent
		(_time 1730080932643)
	)
	(_object
		(_port(_int STB -1 0 2(_ent(_in))))
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int LSB -1 0 2(_ent(_in))))
		(_port(_int Stop -1 0 2(_ent(_in))))
		(_port(_int Init -1 0 3(_ent(_out))))
		(_port(_int Shift -1 0 3(_ent(_out))))
		(_port(_int Add -1 0 3(_ent(_out))))
		(_port(_int Done -1 0 3(_ent(_out))))
		(_type(_int States 0 7(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 8(_arch(_uni((i 4))))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(4))(_sens(8)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(6))(_sens(8)))))
			(line__13(_arch 2 0 13(_assignment(_trgt(5))(_sens(8)))))
			(line__14(_arch 3 0 14(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 17(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000053 55 1432          1730082285830 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1730082285831 2024.10.27 23:24:45)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 4a444a481d1d185c4f4d5c101d4c4e4c4c4c4c4c4e)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1730082285861 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730082285862 2024.10.27 23:24:45)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 69673e69613f397f6b6d7136306f3a6f686e6d6f6a)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1730082285867 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1730082285868 2024.10.27 23:24:45)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code 69666969653f3e7e6f6e2f336b6f686e6d6f6a6f61)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 21(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1174          1730082285898 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1730082285899 2024.10.27 23:24:45)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 8887888685dedf9f8f8bced2dd8e8e8e8e8f8c8e8d)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 24(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000049 55 701           1730082285927 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 0 5))
	(_version vf5)
	(_time 1730082285928 2024.10.27 23:24:45)
	(_source(\../src/Full_adder.vhd\))
	(_parameters tan)
	(_code a8a6aafea5ffafbefba6b9f2fdaeacaeadafaaaeae)
	(_ent
		(_time 1725922142697)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1559          1730082285955 driver
(_unit VHDL(test_sumador 0 5(driver 0 12))
	(_version vf5)
	(_time 1730082285956 2024.10.27 23:24:45)
	(_source(\../src/TestA_Full_adder.vhd\))
	(_parameters tan)
	(_code c7c8c792c59190d0c1c4819c95c0c2c193c1c6c1c3)
	(_ent
		(_time 1725922142726)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 14(_ent (_in))))
				(_port(_int Y -1 0 14(_ent (_in))))
				(_port(_int Cin -1 0 14(_ent (_in))))
				(_port(_int Cout -1 0 14(_ent (_out))))
				(_port(_int Sum -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst uut 0 18(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 16(_arch(_uni))))
		(_sig(_int Y -1 0 16(_arch(_uni))))
		(_sig(_int Cin -1 0 16(_arch(_uni))))
		(_sig(_int Cout -1 0 16(_arch(_uni))))
		(_sig(_int Sum -1 0 16(_arch(_uni))))
		(_type(_int Entry 0 20(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 24(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 25(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1777          1730082285986 Behave_1
(_unit VHDL(test_16 0 6(behave_1 0 12))
	(_version vf5)
	(_time 1730082285987 2024.10.27 23:24:45)
	(_source(\../src/TestB_Full_adder.vhd\))
	(_parameters tan)
	(_code e6e9e6b5e5b0b1f1e0e4a0b9b6e5e0e1e2e0e3e1e5)
	(_ent
		(_time 1725922142762)
	)
	(_block Blck_Test_1 0 21
		(_object
			(_sig(_int GUARD -3 0 21(_arch(_uni(_code 8)))))
			(_prcs
				(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__24(_arch 1 0 24(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__25(_arch 2 0 25(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 28
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 29(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 28(_arch(_uni(_code 9)))))
			(_prcs
				(line__28(_arch 3 0 28(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__31(_arch 4 0 31(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__32(_arch 5 0 32(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 13(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 15(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 16(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 17(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 18(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 35(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 42(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000047 55 1754          1730082286015 Driver
(_unit VHDL(test_controller 0 7(driver 0 9))
	(_version vf5)
	(_time 1730082286016 2024.10.27 23:24:46)
	(_source(\../src/Test_Controller.vhd\))
	(_parameters tan)
	(_code 050a0403055352120055435f570353035002010207)
	(_ent
		(_time 1730081938933)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int LSB -1 0 11(_ent (_in))))
				(_port(_int Stop -1 0 11(_ent (_in))))
				(_port(_int Init -1 0 12(_ent (_out))))
				(_port(_int Shift -1 0 12(_ent (_out))))
				(_port(_int Add -1 0 12(_ent (_out))))
				(_port(_int Done -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 17(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 14(_arch(_uni))))
		(_sig(_int LSB -1 0 14(_arch(_uni))))
		(_sig(_int Done -1 0 14(_arch(_uni))))
		(_sig(_int Init -1 0 14(_arch(_uni))))
		(_sig(_int Shift -1 0 14(_arch(_uni))))
		(_sig(_int Add -1 0 14(_arch(_uni))))
		(_sig(_int Stop -1 0 14(_arch(_uni))))
		(_sig(_int CLK -1 0 15(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 15(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 21(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 18(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 19(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 20(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000051 55 1868          1730082286046 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730082286047 2024.10.27 23:24:46)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code 252b212124727533212a377a7c2324232123212320)
	(_ent
		(_time 1727362308084)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1061          1730082286078 Driver
(_unit VHDL(test_utils 0 11(driver 0 15))
	(_version vf5)
	(_time 1730082286079 2024.10.27 23:24:46)
	(_source(\../src/Test_Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code 444b4546451213534113021f104340424d42174347)
	(_ent
		(_time 1730081956185)
	)
	(_object
		(_sig(_int N -1 0 16(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 17(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 17(_arch(_uni))))
		(_sig(_int C -2 0 18(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 24(_procedure_call(_trgt(2)))))
			(line__26(_arch 1 0 26(_prcs(_wait_for)(_trgt(1)))))
			(line__36(_arch 2 0 36(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000036 55 683 1730082286119 utils
(_unit VHDL(utils 0 1(utils 0 9))
	(_version vf5)
	(_time 1730082286121 2024.10.27 23:24:46)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code 737c737374242e65227c6028277477757a75207470)
	(_ent
		(_time 1730082286119)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 10(_ent(_proc)))
			(_int Convert 1 0 18(_ent(_func)))
			(_int Convert 2 0 29(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1382          1730082286163 Driver
(_unit VHDL(test_adder8 0 7(driver 0 9))
	(_version vf5)
	(_time 1730082286164 2024.10.27 23:24:46)
	(_source(\../src/Test_Adder8.vhd\))
	(_parameters tan)
	(_code 929d939d95c4c58597c6d4c8c29496949694979590)
	(_ent
		(_time 1727362308118)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 11(_ent (_in))))
				(_port(_int B 0 0 11(_ent (_in))))
				(_port(_int Cin -1 0 11(_ent (_in))))
				(_port(_int Cout -1 0 11(_ent (_out))))
				(_port(_int Sum 0 0 11(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 16(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 11(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 13(_arch(_uni))))
		(_sig(_int B 1 0 13(_arch(_uni))))
		(_sig(_int Sum 1 0 13(_arch(_uni))))
		(_sig(_int Cin -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 14(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 18(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 17(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1164          1730082286195 FSM
(_unit VHDL(controller 0 1(fsm 0 6))
	(_version vf5)
	(_time 1730082286196 2024.10.27 23:24:46)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code c1cfc7949696c0d6c7cfd39bc6c792c792c7c4c6c3)
	(_ent
		(_time 1730080932643)
	)
	(_object
		(_port(_int STB -1 0 2(_ent(_in))))
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int LSB -1 0 2(_ent(_in))))
		(_port(_int Stop -1 0 2(_ent(_in))))
		(_port(_int Init -1 0 3(_ent(_out))))
		(_port(_int Shift -1 0 3(_ent(_out))))
		(_port(_int Add -1 0 3(_ent(_out))))
		(_port(_int Done -1 0 3(_ent(_out))))
		(_type(_int States 0 7(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 8(_arch(_uni((i 4))))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(4))(_sens(8)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(6))(_sens(8)))))
			(line__13(_arch 2 0 13(_assignment(_trgt(5))(_sens(8)))))
			(line__14(_arch 3 0 14(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 17(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000053 55 1432          1730082391180 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1730082391181 2024.10.27 23:26:31)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code d9de8b8bd68e8bcfdcdecf838edfdddfdfdfdfdfdd)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2518          1730082391198 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730082391199 2024.10.27 23:26:31)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code e9eeecbae1bfb9ffebedf1b6b0efbaefe8eeedefea)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1730082391204 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1730082391205 2024.10.27 23:26:31)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code e9efbbbae5bfbefeefeeafb3ebefe8eeedefeaefe1)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 21(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1174          1730082391217 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1730082391218 2024.10.27 23:26:31)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code f9ffaba9f5afaeeefefabfa3acfffffffffefdfffc)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 24(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000049 55 701           1730082391232 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 0 5))
	(_version vf5)
	(_time 1730082391233 2024.10.27 23:26:31)
	(_source(\../src/Full_adder.vhd\))
	(_parameters tan)
	(_code 080c0e0f055f0f1e5b0619525d0e0c0e0d0f0a0e0e)
	(_ent
		(_time 1725922142697)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1559          1730082391246 driver
(_unit VHDL(test_sumador 0 5(driver 0 12))
	(_version vf5)
	(_time 1730082391247 2024.10.27 23:26:31)
	(_source(\../src/TestA_Full_adder.vhd\))
	(_parameters tan)
	(_code 181d1c1f154e4f0f1e1b5e434a1f1d1e4c1e191e1c)
	(_ent
		(_time 1725922142726)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 14(_ent (_in))))
				(_port(_int Y -1 0 14(_ent (_in))))
				(_port(_int Cin -1 0 14(_ent (_in))))
				(_port(_int Cout -1 0 14(_ent (_out))))
				(_port(_int Sum -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst uut 0 18(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 16(_arch(_uni))))
		(_sig(_int Y -1 0 16(_arch(_uni))))
		(_sig(_int Cin -1 0 16(_arch(_uni))))
		(_sig(_int Cout -1 0 16(_arch(_uni))))
		(_sig(_int Sum -1 0 16(_arch(_uni))))
		(_type(_int Entry 0 20(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 24(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 25(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1777          1730082391260 Behave_1
(_unit VHDL(test_16 0 6(behave_1 0 12))
	(_version vf5)
	(_time 1730082391261 2024.10.27 23:26:31)
	(_source(\../src/TestB_Full_adder.vhd\))
	(_parameters tan)
	(_code 272223232571703021256178772421202321222024)
	(_ent
		(_time 1725922142762)
	)
	(_block Blck_Test_1 0 21
		(_object
			(_sig(_int GUARD -3 0 21(_arch(_uni(_code 8)))))
			(_prcs
				(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__24(_arch 1 0 24(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__25(_arch 2 0 25(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 28
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 29(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 28(_arch(_uni(_code 9)))))
			(_prcs
				(line__28(_arch 3 0 28(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__31(_arch 4 0 31(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__32(_arch 5 0 32(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 13(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 15(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 16(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 17(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 18(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 35(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 42(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000047 55 1754          1730082391275 Driver
(_unit VHDL(test_controller 0 7(driver 0 9))
	(_version vf5)
	(_time 1730082391276 2024.10.27 23:26:31)
	(_source(\../src/Test_Controller.vhd\))
	(_parameters tan)
	(_code 37323332356160203267716d653161316230333035)
	(_ent
		(_time 1730081938933)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int LSB -1 0 11(_ent (_in))))
				(_port(_int Stop -1 0 11(_ent (_in))))
				(_port(_int Init -1 0 12(_ent (_out))))
				(_port(_int Shift -1 0 12(_ent (_out))))
				(_port(_int Add -1 0 12(_ent (_out))))
				(_port(_int Done -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 17(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 14(_arch(_uni))))
		(_sig(_int LSB -1 0 14(_arch(_uni))))
		(_sig(_int Done -1 0 14(_arch(_uni))))
		(_sig(_int Init -1 0 14(_arch(_uni))))
		(_sig(_int Shift -1 0 14(_arch(_uni))))
		(_sig(_int Add -1 0 14(_arch(_uni))))
		(_sig(_int Stop -1 0 14(_arch(_uni))))
		(_sig(_int CLK -1 0 15(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 15(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 21(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 18(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 19(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 20(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000051 55 1868          1730082391290 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730082391291 2024.10.27 23:26:31)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code 4743464544101751434855181e4146414341434142)
	(_ent
		(_time 1727362308084)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1061          1730082391303 Driver
(_unit VHDL(test_utils 0 11(driver 0 15))
	(_version vf5)
	(_time 1730082391304 2024.10.27 23:26:31)
	(_source(\../src/Test_Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code 47424345451110504210011c134043414e41144044)
	(_ent
		(_time 1730081956185)
	)
	(_object
		(_sig(_int N -1 0 16(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 17(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 17(_arch(_uni))))
		(_sig(_int C -2 0 18(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 24(_procedure_call(_trgt(2)))))
			(line__26(_arch 1 0 26(_prcs(_wait_for)(_trgt(1)))))
			(line__36(_arch 2 0 36(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000036 55 683 1730082391316 utils
(_unit VHDL(utils 0 1(utils 0 9))
	(_version vf5)
	(_time 1730082391318 2024.10.27 23:26:31)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code 5653535454010b400759450d025152505f50055155)
	(_ent
		(_time 1730082391316)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 10(_ent(_proc)))
			(_int Convert 1 0 18(_ent(_func)))
			(_int Convert 2 0 29(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1382          1730082391340 Driver
(_unit VHDL(test_adder8 0 7(driver 0 9))
	(_version vf5)
	(_time 1730082391341 2024.10.27 23:26:31)
	(_source(\../src/Test_Adder8.vhd\))
	(_parameters tan)
	(_code 76737277752021617322302c267072707270737174)
	(_ent
		(_time 1727362308118)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 11(_ent (_in))))
				(_port(_int B 0 0 11(_ent (_in))))
				(_port(_int Cin -1 0 11(_ent (_in))))
				(_port(_int Cout -1 0 11(_ent (_out))))
				(_port(_int Sum 0 0 11(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 16(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 11(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 13(_arch(_uni))))
		(_sig(_int B 1 0 13(_arch(_uni))))
		(_sig(_int Sum 1 0 13(_arch(_uni))))
		(_sig(_int Cin -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 14(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 18(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 17(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1164          1730082391355 FSM
(_unit VHDL(controller 0 1(fsm 0 6))
	(_version vf5)
	(_time 1730082391356 2024.10.27 23:26:31)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 8581868bd6d28492838b97df8283d683d683808287)
	(_ent
		(_time 1730080932643)
	)
	(_object
		(_port(_int STB -1 0 2(_ent(_in))))
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int LSB -1 0 2(_ent(_in))))
		(_port(_int Stop -1 0 2(_ent(_in))))
		(_port(_int Init -1 0 3(_ent(_out))))
		(_port(_int Shift -1 0 3(_ent(_out))))
		(_port(_int Add -1 0 3(_ent(_out))))
		(_port(_int Done -1 0 3(_ent(_out))))
		(_type(_int States 0 7(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 8(_arch(_uni((i 4))))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(4))(_sens(8)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(6))(_sens(8)))))
			(line__13(_arch 2 0 13(_assignment(_trgt(5))(_sens(8)))))
			(line__14(_arch 3 0 14(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 17(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1061          1730082391370 Driver
(_unit VHDL(test_utils 0 11(driver 0 15))
	(_version vf5)
	(_time 1730082391371 2024.10.27 23:26:31)
	(_source(\../src/Test_Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code 9590919a95c3c28290c2d3cec19291939c93c69296)
	(_ent
		(_time 1730081956185)
	)
	(_object
		(_sig(_int N -1 0 16(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 17(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 17(_arch(_uni))))
		(_sig(_int C -2 0 18(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 24(_procedure_call(_trgt(2)))))
			(line__26(_arch 1 0 26(_prcs(_wait_for)(_trgt(1)))))
			(line__36(_arch 2 0 36(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000047 55 1754          1730082391379 Driver
(_unit VHDL(test_controller 0 7(driver 0 9))
	(_version vf5)
	(_time 1730082391380 2024.10.27 23:26:31)
	(_source(\../src/Test_Controller.vhd\))
	(_parameters tan)
	(_code 9590919a95c3c28290c5d3cfc793c393c092919297)
	(_ent
		(_time 1730081938933)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int LSB -1 0 11(_ent (_in))))
				(_port(_int Stop -1 0 11(_ent (_in))))
				(_port(_int Init -1 0 12(_ent (_out))))
				(_port(_int Shift -1 0 12(_ent (_out))))
				(_port(_int Add -1 0 12(_ent (_out))))
				(_port(_int Done -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 17(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 14(_arch(_uni))))
		(_sig(_int LSB -1 0 14(_arch(_uni))))
		(_sig(_int Done -1 0 14(_arch(_uni))))
		(_sig(_int Init -1 0 14(_arch(_uni))))
		(_sig(_int Shift -1 0 14(_arch(_uni))))
		(_sig(_int Add -1 0 14(_arch(_uni))))
		(_sig(_int Stop -1 0 14(_arch(_uni))))
		(_sig(_int CLK -1 0 15(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 15(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 21(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 18(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 19(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 20(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000049 55 1777          1730082397795 Behave_1
(_unit VHDL(test_16 0 6(behave_1 0 12))
	(_version vf5)
	(_time 1730082397796 2024.10.27 23:26:37)
	(_source(\../src/TestB_Full_adder.vhd\))
	(_parameters tan)
	(_code abafa6fcfcfdfcbcada9edf4fba8adacafadaeaca8)
	(_ent
		(_time 1725922142762)
	)
	(_block Blck_Test_1 0 21
		(_object
			(_sig(_int GUARD -3 0 21(_arch(_uni(_code 8)))))
			(_prcs
				(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__24(_arch 1 0 24(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__25(_arch 2 0 25(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 28
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 29(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 28(_arch(_uni(_code 9)))))
			(_prcs
				(line__28(_arch 3 0 28(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__31(_arch 4 0 31(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__32(_arch 5 0 32(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 13(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 15(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 16(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 17(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 18(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 35(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 42(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000036 55 683 1730082391316 utils
(_unit VHDL(utils 0 1(utils 0 9))
	(_version vf5)
	(_time 1730082397823 2024.10.27 23:26:37)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code cacec69e9f9d97dc9bc5d9919ecdceccc3cc99cdc9)
	(_ent
		(_time 1730082391316)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 10(_ent(_proc)))
			(_int Convert 1 0 18(_ent(_func)))
			(_int Convert 2 0 29(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000053 55 1432          1730082397849 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1730082397850 2024.10.27 23:26:37)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code dadfd7888d8d88ccdfddcc808ddcdedcdcdcdcdcde)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000049 55 701           1730082397863 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 0 5))
	(_version vf5)
	(_time 1730082397864 2024.10.27 23:26:37)
	(_source(\../src/Full_adder.vhd\))
	(_parameters tan)
	(_code e9ece6bbe5beeeffbae7f8b3bcefedefeceeebefef)
	(_ent
		(_time 1725922142697)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000044 55 1164          1730082397879 FSM
(_unit VHDL(controller 0 1(fsm 0 6))
	(_version vf5)
	(_time 1730082397880 2024.10.27 23:26:37)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code f9fcf3a9a6aef8eefff7eba3feffaaffaafffcfefb)
	(_ent
		(_time 1730080932643)
	)
	(_object
		(_port(_int STB -1 0 2(_ent(_in))))
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int LSB -1 0 2(_ent(_in))))
		(_port(_int Stop -1 0 2(_ent(_in))))
		(_port(_int Init -1 0 3(_ent(_out))))
		(_port(_int Shift -1 0 3(_ent(_out))))
		(_port(_int Add -1 0 3(_ent(_out))))
		(_port(_int Done -1 0 3(_ent(_out))))
		(_type(_int States 0 7(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 8(_arch(_uni((i 4))))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(4))(_sens(8)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(6))(_sens(8)))))
			(line__13(_arch 2 0 13(_assignment(_trgt(5))(_sens(8)))))
			(line__14(_arch 3 0 14(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 17(_prcs(_trgt(8))(_sens(1)(8)(0)(2)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000051 55 1868          1730082397908 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730082397909 2024.10.27 23:26:37)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code 181d481f144f480e1c170a47411e191e1c1e1c1e1d)
	(_ent
		(_time 1727362308084)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000051 55 2518          1730082397923 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730082397924 2024.10.27 23:26:37)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 282d2a2c217e783e2a2c3077712e7b2e292f2c2e2b)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1730082397929 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1730082397930 2024.10.27 23:26:37)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code 282c7d2c257e7f3f2e2f6e722a2e292f2c2e2b2e20)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 21(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1559          1730082397951 driver
(_unit VHDL(test_sumador 0 5(driver 0 12))
	(_version vf5)
	(_time 1730082397952 2024.10.27 23:26:37)
	(_source(\../src/TestA_Full_adder.vhd\))
	(_parameters tan)
	(_code 47431245451110504144011c154042411341464143)
	(_ent
		(_time 1725922142726)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 14(_ent (_in))))
				(_port(_int Y -1 0 14(_ent (_in))))
				(_port(_int Cin -1 0 14(_ent (_in))))
				(_port(_int Cout -1 0 14(_ent (_out))))
				(_port(_int Sum -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst uut 0 18(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 16(_arch(_uni))))
		(_sig(_int Y -1 0 16(_arch(_uni))))
		(_sig(_int Cin -1 0 16(_arch(_uni))))
		(_sig(_int Cout -1 0 16(_arch(_uni))))
		(_sig(_int Sum -1 0 16(_arch(_uni))))
		(_type(_int Entry 0 20(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 24(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 25(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000047 55 1061          1730082397969 Driver
(_unit VHDL(test_utils 0 11(driver 0 15))
	(_version vf5)
	(_time 1730082397970 2024.10.27 23:26:37)
	(_source(\../src/Test_Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code 57530254550100405200110c035053515e51045054)
	(_ent
		(_time 1730081956185)
	)
	(_object
		(_sig(_int N -1 0 16(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 17(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 17(_arch(_uni))))
		(_sig(_int C -2 0 18(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 24(_procedure_call(_trgt(2)))))
			(line__26(_arch 1 0 26(_prcs(_wait_for)(_trgt(1)))))
			(line__36(_arch 2 0 36(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000047 55 1754          1730082397983 Driver
(_unit VHDL(test_controller 0 7(driver 0 9))
	(_version vf5)
	(_time 1730082397984 2024.10.27 23:26:37)
	(_source(\../src/Test_Controller.vhd\))
	(_parameters tan)
	(_code 66623366653031716336203c346030603361626164)
	(_ent
		(_time 1730081938933)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int LSB -1 0 11(_ent (_in))))
				(_port(_int Stop -1 0 11(_ent (_in))))
				(_port(_int Init -1 0 12(_ent (_out))))
				(_port(_int Shift -1 0 12(_ent (_out))))
				(_port(_int Add -1 0 12(_ent (_out))))
				(_port(_int Done -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 17(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 14(_arch(_uni))))
		(_sig(_int LSB -1 0 14(_arch(_uni))))
		(_sig(_int Done -1 0 14(_arch(_uni))))
		(_sig(_int Init -1 0 14(_arch(_uni))))
		(_sig(_int Shift -1 0 14(_arch(_uni))))
		(_sig(_int Add -1 0 14(_arch(_uni))))
		(_sig(_int Stop -1 0 14(_arch(_uni))))
		(_sig(_int CLK -1 0 15(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 15(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 21(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 18(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 19(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 20(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000047 55 1174          1730082398009 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1730082398010 2024.10.27 23:26:38)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 8581d08b85d3d2928286c3dfd08383838382818380)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 24(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1382          1730082398023 Driver
(_unit VHDL(test_adder8 0 7(driver 0 9))
	(_version vf5)
	(_time 1730082398024 2024.10.27 23:26:38)
	(_source(\../src/Test_Adder8.vhd\))
	(_parameters tan)
	(_code 9591c09a95c3c28290c1d3cfc59391939193909297)
	(_ent
		(_time 1727362308118)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 11(_ent (_in))))
				(_port(_int B 0 0 11(_ent (_in))))
				(_port(_int Cin -1 0 11(_ent (_in))))
				(_port(_int Cout -1 0 11(_ent (_out))))
				(_port(_int Sum 0 0 11(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 16(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 11(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 13(_arch(_uni))))
		(_sig(_int B 1 0 13(_arch(_uni))))
		(_sig(_int Sum 1 0 13(_arch(_uni))))
		(_sig(_int Cin -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 14(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 18(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 17(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1777          1730082425491 Behave_1
(_unit VHDL(test_16 0 6(behave_1 0 12))
	(_version vf5)
	(_time 1730082425492 2024.10.27 23:27:05)
	(_source(\../src/TestB_Full_adder.vhd\))
	(_parameters tan)
	(_code d284d380d58485c5d4d0948d82d1d4d5d6d4d7d5d1)
	(_ent
		(_time 1725922142762)
	)
	(_block Blck_Test_1 0 21
		(_object
			(_sig(_int GUARD -3 0 21(_arch(_uni(_code 8)))))
			(_prcs
				(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__24(_arch 1 0 24(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__25(_arch 2 0 25(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 28
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 29(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 28(_arch(_uni(_code 9)))))
			(_prcs
				(line__28(_arch 3 0 28(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__31(_arch 4 0 31(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__32(_arch 5 0 32(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 13(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 15(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 16(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 17(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 18(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 35(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 42(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000036 55 683 1730082391316 utils
(_unit VHDL(utils 0 1(utils 0 9))
	(_version vf5)
	(_time 1730082425509 2024.10.27 23:27:05)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code f1a7f1a0f4a6ace7a0fee2aaa5f6f5f7f8f7a2f6f2)
	(_ent
		(_time 1730082391316)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 10(_ent(_proc)))
			(_int Convert 1 0 18(_ent(_func)))
			(_int Convert 2 0 29(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000053 55 1432          1730082425533 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1730082425534 2024.10.27 23:27:05)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 01560307065653170406175b560705070707070705)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000049 55 701           1730082425549 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 0 5))
	(_version vf5)
	(_time 1730082425550 2024.10.27 23:27:05)
	(_source(\../src/Full_adder.vhd\))
	(_parameters tan)
	(_code 1146111715461607421f004b441715171416131717)
	(_ent
		(_time 1725922142697)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000044 55 1164          1730082425567 FSM
(_unit VHDL(controller 0 1(fsm 0 6))
	(_version vf5)
	(_time 1730082425568 2024.10.27 23:27:05)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 2077252476772137262e327a272673267326252722)
	(_ent
		(_time 1730080932643)
	)
	(_object
		(_port(_int STB -1 0 2(_ent(_in))))
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int LSB -1 0 2(_ent(_in))))
		(_port(_int Stop -1 0 2(_ent(_in))))
		(_port(_int Init -1 0 3(_ent(_out))))
		(_port(_int Shift -1 0 3(_ent(_out))))
		(_port(_int Add -1 0 3(_ent(_out))))
		(_port(_int Done -1 0 3(_ent(_out))))
		(_type(_int States 0 7(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 8(_arch(_uni((i 4))))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(4))(_sens(8)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(6))(_sens(8)))))
			(line__13(_arch 2 0 13(_assignment(_trgt(5))(_sens(8)))))
			(line__14(_arch 3 0 14(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 17(_prcs(_trgt(8))(_sens(1)(8)(0)(2)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000051 55 1868          1730082425583 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730082425584 2024.10.27 23:27:05)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code 3067373534676026343f226f693631363436343635)
	(_ent
		(_time 1727362308084)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000051 55 2518          1730082425598 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730082425599 2024.10.27 23:27:05)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 40171542411610564244581f194613464147444643)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1730082425604 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1730082425605 2024.10.27 23:27:05)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code 40164242451617574647061a424641474446434648)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 21(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1559          1730082425614 driver
(_unit VHDL(test_sumador 0 5(driver 0 12))
	(_version vf5)
	(_time 1730082425615 2024.10.27 23:27:05)
	(_source(\../src/TestA_Full_adder.vhd\))
	(_parameters tan)
	(_code 4f194d4d1c191858494c09141d484a491b494e494b)
	(_ent
		(_time 1725922142726)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 14(_ent (_in))))
				(_port(_int Y -1 0 14(_ent (_in))))
				(_port(_int Cin -1 0 14(_ent (_in))))
				(_port(_int Cout -1 0 14(_ent (_out))))
				(_port(_int Sum -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst uut 0 18(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 16(_arch(_uni))))
		(_sig(_int Y -1 0 16(_arch(_uni))))
		(_sig(_int Cin -1 0 16(_arch(_uni))))
		(_sig(_int Cout -1 0 16(_arch(_uni))))
		(_sig(_int Sum -1 0 16(_arch(_uni))))
		(_type(_int Entry 0 20(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 24(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 25(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000047 55 1754          1730082425633 Driver
(_unit VHDL(test_controller 0 7(driver 0 9))
	(_version vf5)
	(_time 1730082425634 2024.10.27 23:27:05)
	(_source(\../src/Test_Controller.vhd\))
	(_parameters tan)
	(_code 5f095d5c0c0908485a0f19050d5909590a585b585d)
	(_ent
		(_time 1730081938933)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int LSB -1 0 11(_ent (_in))))
				(_port(_int Stop -1 0 11(_ent (_in))))
				(_port(_int Init -1 0 12(_ent (_out))))
				(_port(_int Shift -1 0 12(_ent (_out))))
				(_port(_int Add -1 0 12(_ent (_out))))
				(_port(_int Done -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 17(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 14(_arch(_uni))))
		(_sig(_int LSB -1 0 14(_arch(_uni))))
		(_sig(_int Done -1 0 14(_arch(_uni))))
		(_sig(_int Init -1 0 14(_arch(_uni))))
		(_sig(_int Shift -1 0 14(_arch(_uni))))
		(_sig(_int Add -1 0 14(_arch(_uni))))
		(_sig(_int Stop -1 0 14(_arch(_uni))))
		(_sig(_int CLK -1 0 15(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 15(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 21(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 18(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 19(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 20(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000047 55 1174          1730082425647 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1730082425648 2024.10.27 23:27:05)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 6e386c6e3e383979696d28343b68686868696a686b)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 24(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1382          1730082425660 Driver
(_unit VHDL(test_adder8 0 7(driver 0 9))
	(_version vf5)
	(_time 1730082425661 2024.10.27 23:27:05)
	(_source(\../src/Test_Adder8.vhd\))
	(_parameters tan)
	(_code 7e287c7f2e2829697b2a38242e787a787a787b797c)
	(_ent
		(_time 1727362308118)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 11(_ent (_in))))
				(_port(_int B 0 0 11(_ent (_in))))
				(_port(_int Cin -1 0 11(_ent (_in))))
				(_port(_int Cout -1 0 11(_ent (_out))))
				(_port(_int Sum 0 0 11(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 16(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 11(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 13(_arch(_uni))))
		(_sig(_int B 1 0 13(_arch(_uni))))
		(_sig(_int Sum 1 0 13(_arch(_uni))))
		(_sig(_int Cin -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 14(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 18(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 17(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1777          1730082516707 Behave_1
(_unit VHDL(test_16 0 6(behave_1 0 12))
	(_version vf5)
	(_time 1730082516708 2024.10.27 23:28:36)
	(_source(\../src/TestB_Full_adder.vhd\))
	(_parameters tan)
	(_code 25227021257372322327637a752623222123202226)
	(_ent
		(_time 1725922142762)
	)
	(_block Blck_Test_1 0 21
		(_object
			(_sig(_int GUARD -3 0 21(_arch(_uni(_code 8)))))
			(_prcs
				(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__24(_arch 1 0 24(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__25(_arch 2 0 25(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 28
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 29(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 28(_arch(_uni(_code 9)))))
			(_prcs
				(line__28(_arch 3 0 28(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__31(_arch 4 0 31(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__32(_arch 5 0 32(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 13(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 15(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 16(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 17(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 18(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 35(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 42(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000036 55 683 1730082391316 utils
(_unit VHDL(utils 0 1(utils 0 9))
	(_version vf5)
	(_time 1730082516726 2024.10.27 23:28:36)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code 4443104744131952154b571f104340424d42174347)
	(_ent
		(_time 1730082391316)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 10(_ent(_proc)))
			(_int Convert 1 0 18(_ent(_func)))
			(_int Convert 2 0 29(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000053 55 1432          1730082516751 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1730082516752 2024.10.27 23:28:36)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 54520157560306425153420e035250525252525250)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000049 55 701           1730082516767 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 0 5))
	(_version vf5)
	(_time 1730082516768 2024.10.27 23:28:36)
	(_source(\../src/Full_adder.vhd\))
	(_parameters tan)
	(_code 6365346265346475306d7239366567656664616565)
	(_ent
		(_time 1725922142697)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000044 55 1164          1730082516782 FSM
(_unit VHDL(controller 0 1(fsm 0 6))
	(_version vf5)
	(_time 1730082516783 2024.10.27 23:28:36)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 7375217226247264757d6129747520752075767471)
	(_ent
		(_time 1730080932643)
	)
	(_object
		(_port(_int STB -1 0 2(_ent(_in))))
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int LSB -1 0 2(_ent(_in))))
		(_port(_int Stop -1 0 2(_ent(_in))))
		(_port(_int Init -1 0 3(_ent(_out))))
		(_port(_int Shift -1 0 3(_ent(_out))))
		(_port(_int Add -1 0 3(_ent(_out))))
		(_port(_int Done -1 0 3(_ent(_out))))
		(_type(_int States 0 7(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 8(_arch(_uni((i 4))))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(4))(_sens(8)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(6))(_sens(8)))))
			(line__13(_arch 2 0 13(_assignment(_trgt(5))(_sens(8)))))
			(line__14(_arch 3 0 14(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 17(_prcs(_trgt(8))(_sens(1)(8)(0)(2)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000051 55 1868          1730082516797 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730082516798 2024.10.27 23:28:36)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code 8385d38d84d4d395878c91dcda8582858785878586)
	(_ent
		(_time 1727362308084)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000051 55 2518          1730082516811 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730082516812 2024.10.27 23:28:36)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 9294909d91c4c28490968acdcb94c1949395969491)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1730082516817 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1730082516818 2024.10.27 23:28:36)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code 9295c79d95c4c5859495d4c890949395969491949a)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 21(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1559          1730082516827 driver
(_unit VHDL(test_sumador 0 5(driver 0 12))
	(_version vf5)
	(_time 1730082516828 2024.10.27 23:28:36)
	(_source(\../src/TestA_Full_adder.vhd\))
	(_parameters tan)
	(_code a2a5f7f5a5f4f5b5a4a1e4f9f0a5a7a4f6a4a3a4a6)
	(_ent
		(_time 1725922142726)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 14(_ent (_in))))
				(_port(_int Y -1 0 14(_ent (_in))))
				(_port(_int Cin -1 0 14(_ent (_in))))
				(_port(_int Cout -1 0 14(_ent (_out))))
				(_port(_int Sum -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst uut 0 18(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 16(_arch(_uni))))
		(_sig(_int Y -1 0 16(_arch(_uni))))
		(_sig(_int Cin -1 0 16(_arch(_uni))))
		(_sig(_int Cout -1 0 16(_arch(_uni))))
		(_sig(_int Sum -1 0 16(_arch(_uni))))
		(_type(_int Entry 0 20(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 24(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 25(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000047 55 1061          1730082516843 Driver
(_unit VHDL(test_utils 0 11(driver 0 15))
	(_version vf5)
	(_time 1730082516844 2024.10.27 23:28:36)
	(_source(\../src/Test_Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code b2b5e7e6b5e4e5a5b7bef4e9e6b5b6b4bbb4e1b5b1)
	(_ent
		(_time 1730081956185)
	)
	(_object
		(_sig(_int N -1 0 16(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 17(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 17(_arch(_uni))))
		(_sig(_int C -2 0 18(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 24(_procedure_call(_trgt(2)))))
			(line__26(_arch 1 0 26(_prcs(_wait_for)(_trgt(1)))))
			(line__36(_arch 2 0 36(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000047 55 1754          1730082516860 Driver
(_unit VHDL(test_controller 0 7(driver 0 9))
	(_version vf5)
	(_time 1730082516861 2024.10.27 23:28:36)
	(_source(\../src/Test_Controller.vhd\))
	(_parameters tan)
	(_code c1c69494c59796d6c491879b93c797c794c6c5c6c3)
	(_ent
		(_time 1730081938933)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int LSB -1 0 11(_ent (_in))))
				(_port(_int Stop -1 0 11(_ent (_in))))
				(_port(_int Init -1 0 12(_ent (_out))))
				(_port(_int Shift -1 0 12(_ent (_out))))
				(_port(_int Add -1 0 12(_ent (_out))))
				(_port(_int Done -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 17(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 14(_arch(_uni))))
		(_sig(_int LSB -1 0 14(_arch(_uni))))
		(_sig(_int Done -1 0 14(_arch(_uni))))
		(_sig(_int Init -1 0 14(_arch(_uni))))
		(_sig(_int Shift -1 0 14(_arch(_uni))))
		(_sig(_int Add -1 0 14(_arch(_uni))))
		(_sig(_int Stop -1 0 14(_arch(_uni))))
		(_sig(_int CLK -1 0 15(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 15(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 21(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 18(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 19(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 20(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000047 55 1174          1730082516876 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1730082516877 2024.10.27 23:28:36)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code d1d68483d58786c6d6d2978b84d7d7d7d7d6d5d7d4)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 24(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1382          1730082516889 Driver
(_unit VHDL(test_adder8 0 7(driver 0 9))
	(_version vf5)
	(_time 1730082516890 2024.10.27 23:28:36)
	(_source(\../src/Test_Adder8.vhd\))
	(_parameters tan)
	(_code e0e7b5b3e5b6b7f7e5b4a6bab0e6e4e6e4e6e5e7e2)
	(_ent
		(_time 1727362308118)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 11(_ent (_in))))
				(_port(_int B 0 0 11(_ent (_in))))
				(_port(_int Cin -1 0 11(_ent (_in))))
				(_port(_int Cout -1 0 11(_ent (_out))))
				(_port(_int Sum 0 0 11(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 16(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 11(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 13(_arch(_uni))))
		(_sig(_int B 1 0 13(_arch(_uni))))
		(_sig(_int Sum 1 0 13(_arch(_uni))))
		(_sig(_int Cin -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 14(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 18(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 17(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1777          1730082549993 Behave_1
(_unit VHDL(test_16 0 6(behave_1 0 12))
	(_version vf5)
	(_time 1730082549994 2024.10.27 23:29:09)
	(_source(\../src/TestB_Full_adder.vhd\))
	(_parameters tan)
	(_code 363961333560612130347069663530313230333135)
	(_ent
		(_time 1725922142762)
	)
	(_block Blck_Test_1 0 21
		(_object
			(_sig(_int GUARD -3 0 21(_arch(_uni(_code 8)))))
			(_prcs
				(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__24(_arch 1 0 24(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__25(_arch 2 0 25(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 28
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 29(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 28(_arch(_uni(_code 9)))))
			(_prcs
				(line__28(_arch 3 0 28(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__31(_arch 4 0 31(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__32(_arch 5 0 32(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 13(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 15(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 16(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 17(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 18(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 35(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 42(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000036 55 683 1730082391316 utils
(_unit VHDL(utils 0 1(utils 0 9))
	(_version vf5)
	(_time 1730082550010 2024.10.27 23:29:10)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code 454a134644121853144a561e114241434c43164246)
	(_ent
		(_time 1730082391316)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 10(_ent(_proc)))
			(_int Convert 1 0 18(_ent(_func)))
			(_int Convert 2 0 29(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000053 55 1432          1730082550035 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1730082550036 2024.10.27 23:29:10)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 555b0256560207435052430f025351535353535351)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000049 55 701           1730082550051 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 0 5))
	(_version vf5)
	(_time 1730082550052 2024.10.27 23:29:10)
	(_source(\../src/Full_adder.vhd\))
	(_parameters tan)
	(_code 656b306465326273366b743f306361636062676363)
	(_ent
		(_time 1725922142697)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000044 55 1164          1730082550065 FSM
(_unit VHDL(controller 0 1(fsm 0 6))
	(_version vf5)
	(_time 1730082550066 2024.10.27 23:29:10)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 747a247526237563727a662e737227722772717376)
	(_ent
		(_time 1730080932643)
	)
	(_object
		(_port(_int STB -1 0 2(_ent(_in))))
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int LSB -1 0 2(_ent(_in))))
		(_port(_int Stop -1 0 2(_ent(_in))))
		(_port(_int Init -1 0 3(_ent(_out))))
		(_port(_int Shift -1 0 3(_ent(_out))))
		(_port(_int Add -1 0 3(_ent(_out))))
		(_port(_int Done -1 0 3(_ent(_out))))
		(_type(_int States 0 7(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 8(_arch(_uni((i 4))))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(4))(_sens(8)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(6))(_sens(8)))))
			(line__13(_arch 2 0 13(_assignment(_trgt(5))(_sens(8)))))
			(line__14(_arch 3 0 14(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 17(_prcs(_trgt(8))(_sens(1)(8)(0)(2)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000051 55 1868          1730082550081 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730082550082 2024.10.27 23:29:10)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code 848ad68a84d3d492808b96dbdd8285828082808281)
	(_ent
		(_time 1727362308084)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000051 55 2518          1730082550096 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730082550097 2024.10.27 23:29:10)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 949a949b91c2c48296908ccbcd92c7929593909297)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1730082550102 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1730082550103 2024.10.27 23:29:10)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code 949bc39b95c2c3839293d2ce96929593909297929c)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 21(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1559          1730082550113 driver
(_unit VHDL(test_sumador 0 5(driver 0 12))
	(_version vf5)
	(_time 1730082550114 2024.10.27 23:29:10)
	(_source(\../src/TestA_Full_adder.vhd\))
	(_parameters tan)
	(_code a3acf4f4a5f5f4b4a5a0e5f8f1a4a6a5f7a5a2a5a7)
	(_ent
		(_time 1725922142726)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 14(_ent (_in))))
				(_port(_int Y -1 0 14(_ent (_in))))
				(_port(_int Cin -1 0 14(_ent (_in))))
				(_port(_int Cout -1 0 14(_ent (_out))))
				(_port(_int Sum -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst uut 0 18(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 16(_arch(_uni))))
		(_sig(_int Y -1 0 16(_arch(_uni))))
		(_sig(_int Cin -1 0 16(_arch(_uni))))
		(_sig(_int Cout -1 0 16(_arch(_uni))))
		(_sig(_int Sum -1 0 16(_arch(_uni))))
		(_type(_int Entry 0 20(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 24(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 25(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000047 55 1754          1730082550130 Driver
(_unit VHDL(test_controller 0 7(driver 0 9))
	(_version vf5)
	(_time 1730082550131 2024.10.27 23:29:10)
	(_source(\../src/Test_Controller.vhd\))
	(_parameters tan)
	(_code b3bce4e7b5e5e4a4b6e3f5e9e1b5e5b5e6b4b7b4b1)
	(_ent
		(_time 1730081938933)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int LSB -1 0 11(_ent (_in))))
				(_port(_int Stop -1 0 11(_ent (_in))))
				(_port(_int Init -1 0 12(_ent (_out))))
				(_port(_int Shift -1 0 12(_ent (_out))))
				(_port(_int Add -1 0 12(_ent (_out))))
				(_port(_int Done -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 17(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 14(_arch(_uni))))
		(_sig(_int LSB -1 0 14(_arch(_uni))))
		(_sig(_int Done -1 0 14(_arch(_uni))))
		(_sig(_int Init -1 0 14(_arch(_uni))))
		(_sig(_int Shift -1 0 14(_arch(_uni))))
		(_sig(_int Add -1 0 14(_arch(_uni))))
		(_sig(_int Stop -1 0 14(_arch(_uni))))
		(_sig(_int CLK -1 0 15(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 15(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 21(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 18(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 19(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 20(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000047 55 1174          1730082550147 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1730082550148 2024.10.27 23:29:10)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code c2cd9597c59495d5c5c1849897c4c4c4c4c5c6c4c7)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 24(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1382          1730082550161 Driver
(_unit VHDL(test_adder8 0 7(driver 0 9))
	(_version vf5)
	(_time 1730082550162 2024.10.27 23:29:10)
	(_source(\../src/Test_Adder8.vhd\))
	(_parameters tan)
	(_code d2dd8580d58485c5d786948882d4d6d4d6d4d7d5d0)
	(_ent
		(_time 1727362308118)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 11(_ent (_in))))
				(_port(_int B 0 0 11(_ent (_in))))
				(_port(_int Cin -1 0 11(_ent (_in))))
				(_port(_int Cout -1 0 11(_ent (_out))))
				(_port(_int Sum 0 0 11(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 16(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 11(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 13(_arch(_uni))))
		(_sig(_int B 1 0 13(_arch(_uni))))
		(_sig(_int Sum 1 0 13(_arch(_uni))))
		(_sig(_int Cin -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 14(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 18(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 17(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1777          1730082552883 Behave_1
(_unit VHDL(test_16 0 6(behave_1 0 12))
	(_version vf5)
	(_time 1730082552884 2024.10.27 23:29:12)
	(_source(\../src/TestB_Full_adder.vhd\))
	(_parameters tan)
	(_code 808e838e85d6d7978682c6dfd08386878486858783)
	(_ent
		(_time 1725922142762)
	)
	(_block Blck_Test_1 0 21
		(_object
			(_sig(_int GUARD -3 0 21(_arch(_uni(_code 8)))))
			(_prcs
				(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__24(_arch 1 0 24(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__25(_arch 2 0 25(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 28
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 29(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 28(_arch(_uni(_code 9)))))
			(_prcs
				(line__28(_arch 3 0 28(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__31(_arch 4 0 31(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__32(_arch 5 0 32(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 13(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 15(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 16(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 17(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 18(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 35(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 42(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000036 55 683 1730082391316 utils
(_unit VHDL(utils 0 1(utils 0 9))
	(_version vf5)
	(_time 1730082552900 2024.10.27 23:29:12)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code 909e929e94c7cd86c19f83cbc49794969996c39793)
	(_ent
		(_time 1730082391316)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 10(_ent(_proc)))
			(_int Convert 1 0 18(_ent(_func)))
			(_int Convert 2 0 29(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000053 55 1432          1730082552928 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1730082552929 2024.10.27 23:29:12)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code a0afa3f7a6f7f2b6a5a7b6faf7a6a4a6a6a6a6a6a4)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000049 55 701           1730082552944 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 0 5))
	(_version vf5)
	(_time 1730082552945 2024.10.27 23:29:12)
	(_source(\../src/Full_adder.vhd\))
	(_parameters tan)
	(_code afa0aef9fcf8a8b9fca1bef5faa9aba9aaa8ada9a9)
	(_ent
		(_time 1725922142697)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000044 55 1164          1730082552963 FSM
(_unit VHDL(controller 0 1(fsm 0 6))
	(_version vf5)
	(_time 1730082552964 2024.10.27 23:29:12)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code cfc0cb9acf98ced8c9c1dd95c8c99cc99cc9cac8cd)
	(_ent
		(_time 1730080932643)
	)
	(_object
		(_port(_int STB -1 0 2(_ent(_in))))
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int LSB -1 0 2(_ent(_in))))
		(_port(_int Stop -1 0 2(_ent(_in))))
		(_port(_int Init -1 0 3(_ent(_out))))
		(_port(_int Shift -1 0 3(_ent(_out))))
		(_port(_int Add -1 0 3(_ent(_out))))
		(_port(_int Done -1 0 3(_ent(_out))))
		(_type(_int States 0 7(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 8(_arch(_uni((i 4))))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(4))(_sens(8)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(6))(_sens(8)))))
			(line__13(_arch 2 0 13(_assignment(_trgt(5))(_sens(8)))))
			(line__14(_arch 3 0 14(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 17(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000051 55 1868          1730082552995 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730082552996 2024.10.27 23:29:12)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code eee1e8bdbfb9bef8eae1fcb1b7e8efe8eae8eae8eb)
	(_ent
		(_time 1727362308084)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000051 55 2518          1730082553015 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730082553016 2024.10.27 23:29:13)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code fdf2a9ada8abadebfff9e5a2a4fbaefbfcfaf9fbfe)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1730082553021 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1730082553022 2024.10.27 23:29:13)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code fdf3feadacabaaeafbfabba7fffbfcfaf9fbfefbf5)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 21(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1559          1730082553045 driver
(_unit VHDL(test_sumador 0 5(driver 0 12))
	(_version vf5)
	(_time 1730082553046 2024.10.27 23:29:13)
	(_source(\../src/TestA_Full_adder.vhd\))
	(_parameters tan)
	(_code 1d13111a4c4b4a0a1b1e5b464f1a181b491b1c1b19)
	(_ent
		(_time 1725922142726)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 14(_ent (_in))))
				(_port(_int Y -1 0 14(_ent (_in))))
				(_port(_int Cin -1 0 14(_ent (_in))))
				(_port(_int Cout -1 0 14(_ent (_out))))
				(_port(_int Sum -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst uut 0 18(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 16(_arch(_uni))))
		(_sig(_int Y -1 0 16(_arch(_uni))))
		(_sig(_int Cin -1 0 16(_arch(_uni))))
		(_sig(_int Cout -1 0 16(_arch(_uni))))
		(_sig(_int Sum -1 0 16(_arch(_uni))))
		(_type(_int Entry 0 20(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 24(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 25(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000047 55 1754          1730082553061 Driver
(_unit VHDL(test_controller 0 7(driver 0 9))
	(_version vf5)
	(_time 1730082553062 2024.10.27 23:29:13)
	(_source(\../src/Test_Controller.vhd\))
	(_parameters tan)
	(_code 2c2220287a7a7b3b297c6a767e2a7a2a792b282b2e)
	(_ent
		(_time 1730081938933)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int LSB -1 0 11(_ent (_in))))
				(_port(_int Stop -1 0 11(_ent (_in))))
				(_port(_int Init -1 0 12(_ent (_out))))
				(_port(_int Shift -1 0 12(_ent (_out))))
				(_port(_int Add -1 0 12(_ent (_out))))
				(_port(_int Done -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 17(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 14(_arch(_uni))))
		(_sig(_int LSB -1 0 14(_arch(_uni))))
		(_sig(_int Done -1 0 14(_arch(_uni))))
		(_sig(_int Init -1 0 14(_arch(_uni))))
		(_sig(_int Shift -1 0 14(_arch(_uni))))
		(_sig(_int Add -1 0 14(_arch(_uni))))
		(_sig(_int Stop -1 0 14(_arch(_uni))))
		(_sig(_int CLK -1 0 15(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 15(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 21(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 18(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 19(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 20(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000047 55 1174          1730082553075 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1730082553076 2024.10.27 23:29:13)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 3c3230396a6a6b2b3b3f7a66693a3a3a3a3b383a39)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 24(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1382          1730082553090 Driver
(_unit VHDL(test_adder8 0 7(driver 0 9))
	(_version vf5)
	(_time 1730082553091 2024.10.27 23:29:13)
	(_source(\../src/Test_Adder8.vhd\))
	(_parameters tan)
	(_code 4c42404e1a1a1b5b49180a161c4a484a484a494b4e)
	(_ent
		(_time 1727362308118)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 11(_ent (_in))))
				(_port(_int B 0 0 11(_ent (_in))))
				(_port(_int Cin -1 0 11(_ent (_in))))
				(_port(_int Cout -1 0 11(_ent (_out))))
				(_port(_int Sum 0 0 11(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 16(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 11(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 13(_arch(_uni))))
		(_sig(_int B 1 0 13(_arch(_uni))))
		(_sig(_int Sum 1 0 13(_arch(_uni))))
		(_sig(_int Cin -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 14(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 18(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 17(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1777          1730082584689 Behave_1
(_unit VHDL(test_16 0 6(behave_1 0 12))
	(_version vf5)
	(_time 1730082584690 2024.10.27 23:29:44)
	(_source(\../src/TestB_Full_adder.vhd\))
	(_parameters tan)
	(_code b5b3b2e1b5e3e2a2b3b7f3eae5b6b3b2b1b3b0b2b6)
	(_ent
		(_time 1725922142762)
	)
	(_block Blck_Test_1 0 21
		(_object
			(_sig(_int GUARD -3 0 21(_arch(_uni(_code 8)))))
			(_prcs
				(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__24(_arch 1 0 24(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__25(_arch 2 0 25(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 28
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 29(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 28(_arch(_uni(_code 9)))))
			(_prcs
				(line__28(_arch 3 0 28(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__31(_arch 4 0 31(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__32(_arch 5 0 32(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 13(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 15(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 16(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 17(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 18(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 35(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 42(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000036 55 683 1730082391316 utils
(_unit VHDL(utils 0 1(utils 0 9))
	(_version vf5)
	(_time 1730082584707 2024.10.27 23:29:44)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code c5c3c391c49298d394cad69e91c2c1c3ccc396c2c6)
	(_ent
		(_time 1730082391316)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 10(_ent(_proc)))
			(_int Convert 1 0 18(_ent(_func)))
			(_int Convert 2 0 29(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000053 55 1432          1730082584732 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1730082584733 2024.10.27 23:29:44)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code e4e3e3b7e6b3b6f2e1e3f2beb3e2e0e2e2e2e2e2e0)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000049 55 701           1730082584746 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 0 5))
	(_version vf5)
	(_time 1730082584747 2024.10.27 23:29:44)
	(_source(\../src/Full_adder.vhd\))
	(_parameters tan)
	(_code f4f3f1a5f5a3f3e2a7fae5aea1f2f0f2f1f3f6f2f2)
	(_ent
		(_time 1725922142697)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000044 55 1164          1730082584760 FSM
(_unit VHDL(controller 0 1(fsm 0 6))
	(_version vf5)
	(_time 1730082584761 2024.10.27 23:29:44)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 0304040556540214050d1159040550055005060401)
	(_ent
		(_time 1730080932643)
	)
	(_object
		(_port(_int STB -1 0 2(_ent(_in))))
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int LSB -1 0 2(_ent(_in))))
		(_port(_int Stop -1 0 2(_ent(_in))))
		(_port(_int Init -1 0 3(_ent(_out))))
		(_port(_int Shift -1 0 3(_ent(_out))))
		(_port(_int Add -1 0 3(_ent(_out))))
		(_port(_int Done -1 0 3(_ent(_out))))
		(_type(_int States 0 7(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 8(_arch(_uni((i 4))))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(4))(_sens(8)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(6))(_sens(8)))))
			(line__13(_arch 2 0 13(_assignment(_trgt(5))(_sens(8)))))
			(line__14(_arch 3 0 14(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 17(_prcs(_trgt(8))(_sens(1)(8)(0)(2)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000051 55 1868          1730082584775 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730082584776 2024.10.27 23:29:44)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code 1314161414444305171c014c4a1512151715171516)
	(_ent
		(_time 1727362308084)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000051 55 2518          1730082584790 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730082584791 2024.10.27 23:29:44)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 232474272175733521273b7c7a2570252224272520)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1730082584796 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1730082584797 2024.10.27 23:29:44)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code 23252327257574342524657921252224272520252b)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 21(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1559          1730082584806 driver
(_unit VHDL(test_sumador 0 5(driver 0 12))
	(_version vf5)
	(_time 1730082584807 2024.10.27 23:29:44)
	(_source(\../src/TestA_Full_adder.vhd\))
	(_parameters tan)
	(_code 323432373564652534317469603537346634333436)
	(_ent
		(_time 1725922142726)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 14(_ent (_in))))
				(_port(_int Y -1 0 14(_ent (_in))))
				(_port(_int Cin -1 0 14(_ent (_in))))
				(_port(_int Cout -1 0 14(_ent (_out))))
				(_port(_int Sum -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst uut 0 18(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 16(_arch(_uni))))
		(_sig(_int Y -1 0 16(_arch(_uni))))
		(_sig(_int Cin -1 0 16(_arch(_uni))))
		(_sig(_int Cout -1 0 16(_arch(_uni))))
		(_sig(_int Sum -1 0 16(_arch(_uni))))
		(_type(_int Entry 0 20(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 24(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 25(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000047 55 1061          1730082584820 Driver
(_unit VHDL(test_utils 0 11(driver 0 15))
	(_version vf5)
	(_time 1730082584821 2024.10.27 23:29:44)
	(_source(\../src/Test_Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code 4244424045141555474f0419164546444b44114541)
	(_ent
		(_time 1730081956185)
	)
	(_object
		(_sig(_int N -1 0 16(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 17(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 17(_arch(_uni))))
		(_sig(_int C -2 0 18(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 22(_procedure_call(_trgt(2)))))
			(line__24(_arch 1 0 24(_prcs(_wait_for)(_trgt(1)))))
			(line__33(_arch 2 0 33(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000047 55 1754          1730082584874 Driver
(_unit VHDL(test_controller 0 7(driver 0 9))
	(_version vf5)
	(_time 1730082584875 2024.10.27 23:29:44)
	(_source(\../src/Test_Controller.vhd\))
	(_parameters tan)
	(_code 71777170752726667421372b237727772476757673)
	(_ent
		(_time 1730081938933)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int LSB -1 0 11(_ent (_in))))
				(_port(_int Stop -1 0 11(_ent (_in))))
				(_port(_int Init -1 0 12(_ent (_out))))
				(_port(_int Shift -1 0 12(_ent (_out))))
				(_port(_int Add -1 0 12(_ent (_out))))
				(_port(_int Done -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 17(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 14(_arch(_uni))))
		(_sig(_int LSB -1 0 14(_arch(_uni))))
		(_sig(_int Done -1 0 14(_arch(_uni))))
		(_sig(_int Init -1 0 14(_arch(_uni))))
		(_sig(_int Shift -1 0 14(_arch(_uni))))
		(_sig(_int Add -1 0 14(_arch(_uni))))
		(_sig(_int Stop -1 0 14(_arch(_uni))))
		(_sig(_int CLK -1 0 15(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 15(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 21(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 18(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 19(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 20(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000047 55 1174          1730082584890 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1730082584891 2024.10.27 23:29:44)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 8086808e85d6d7978783c6dad58686868687848685)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 24(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1382          1730082584903 Driver
(_unit VHDL(test_adder8 0 7(driver 0 9))
	(_version vf5)
	(_time 1730082584904 2024.10.27 23:29:44)
	(_source(\../src/Test_Adder8.vhd\))
	(_parameters tan)
	(_code 9096909f95c6c78795c4d6cac09694969496959792)
	(_ent
		(_time 1727362308118)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 11(_ent (_in))))
				(_port(_int B 0 0 11(_ent (_in))))
				(_port(_int Cin -1 0 11(_ent (_in))))
				(_port(_int Cout -1 0 11(_ent (_out))))
				(_port(_int Sum 0 0 11(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 16(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 11(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 13(_arch(_uni))))
		(_sig(_int B 1 0 13(_arch(_uni))))
		(_sig(_int Sum 1 0 13(_arch(_uni))))
		(_sig(_int Cin -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 14(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 18(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 17(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000036 55 683 1730082391316 utils
(_unit VHDL(utils 0 1(utils 0 9))
	(_version vf5)
	(_time 1730083784767 2024.10.27 23:49:44)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code 8382858c84d4de95d28c90d8d78487858a85d08480)
	(_ent
		(_time 1730082391316)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 10(_ent(_proc)))
			(_int Convert 1 0 18(_ent(_func)))
			(_int Convert 2 0 29(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000044 55 1164          1730083784805 FSM
(_unit VHDL(controller 0 1(fsm 0 6))
	(_version vf5)
	(_time 1730083784806 2024.10.27 23:49:44)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code b2b2b2e6e6e5b3a5b4bca0e8b5b4e1b4e1b4b7b5b0)
	(_ent
		(_time 1730080932643)
	)
	(_object
		(_port(_int STB -1 0 2(_ent(_in))))
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int LSB -1 0 2(_ent(_in))))
		(_port(_int Stop -1 0 2(_ent(_in))))
		(_port(_int Init -1 0 3(_ent(_out))))
		(_port(_int Shift -1 0 3(_ent(_out))))
		(_port(_int Add -1 0 3(_ent(_out))))
		(_port(_int Done -1 0 3(_ent(_out))))
		(_type(_int States 0 7(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 8(_arch(_uni((i 4))))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(4))(_sens(8)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(6))(_sens(8)))))
			(line__13(_arch 2 0 13(_assignment(_trgt(5))(_sens(8)))))
			(line__14(_arch 3 0 14(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 17(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1061          1730083784833 Driver
(_unit VHDL(test_utils 0 11(driver 0 15))
	(_version vf5)
	(_time 1730083784834 2024.10.27 23:49:44)
	(_source(\../src/Test_Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code c2c3c597c59495d5c7cf849996c5c6c4cbc491c5c1)
	(_ent
		(_time 1730081956185)
	)
	(_object
		(_sig(_int N -1 0 16(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 17(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 17(_arch(_uni))))
		(_sig(_int C -2 0 18(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 22(_procedure_call(_trgt(2)))))
			(line__24(_arch 1 0 24(_prcs(_wait_for)(_trgt(1)))))
			(line__33(_arch 2 0 33(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000047 55 1754          1730083784853 Driver
(_unit VHDL(test_controller 0 7(driver 0 9))
	(_version vf5)
	(_time 1730083784854 2024.10.27 23:49:44)
	(_source(\../src/Test_Controller.vhd\))
	(_parameters tan)
	(_code e1e0e6b2e5b7b6f6e4b1a7bbb3e7b7e7b4e6e5e6e3)
	(_ent
		(_time 1730081938933)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int LSB -1 0 11(_ent (_in))))
				(_port(_int Stop -1 0 11(_ent (_in))))
				(_port(_int Init -1 0 12(_ent (_out))))
				(_port(_int Shift -1 0 12(_ent (_out))))
				(_port(_int Add -1 0 12(_ent (_out))))
				(_port(_int Done -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 17(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 14(_arch(_uni))))
		(_sig(_int LSB -1 0 14(_arch(_uni))))
		(_sig(_int Done -1 0 14(_arch(_uni))))
		(_sig(_int Init -1 0 14(_arch(_uni))))
		(_sig(_int Shift -1 0 14(_arch(_uni))))
		(_sig(_int Add -1 0 14(_arch(_uni))))
		(_sig(_int Stop -1 0 14(_arch(_uni))))
		(_sig(_int CLK -1 0 15(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 15(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 21(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 18(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 19(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 20(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000051 55 282           1730083784869 Test_Mult4
(_unit VHDL(test_mult4 0 22(test_mult4 0 26))
	(_version vf5)
	(_time 1730083784870 2024.10.27 23:49:44)
	(_source(\../src/Test_Mult4.vhd\))
	(_parameters tan)
	(_code f1f0f6a1f5a7a6e6f5fcb7abf4f6f4f7a2f6f5f2f5)
	(_ent
		(_time 1730083784867)
	)
	(_use(std(standard)))
)
I 000053 55 1432          1730083784875 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1730083784876 2024.10.27 23:49:44)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code f1f1f6a1f6a6a3e7f4f6e7aba6f7f5f7f7f7f7f7f5)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1174          1730083784893 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1730083784894 2024.10.27 23:49:44)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 00010006055657170703465a550606060607040605)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 24(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2518          1730083784906 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730083784907 2024.10.27 23:49:44)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 10104717114640061214084f491643161117141613)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1730083784912 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1730083784913 2024.10.27 23:49:44)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code 10111017154647071617564a121611171416131618)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 20(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 20(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 701           1730083784923 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 0 5))
	(_version vf5)
	(_time 1730083784924 2024.10.27 23:49:44)
	(_source(\../src/Full_adder.vhd\))
	(_parameters tan)
	(_code 2020222525772736732e317a752624262527222626)
	(_ent
		(_time 1725922142697)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1559          1730083784938 driver
(_unit VHDL(test_sumador 0 5(driver 0 12))
	(_version vf5)
	(_time 1730083784939 2024.10.27 23:49:44)
	(_source(\../src/TestA_Full_adder.vhd\))
	(_parameters tan)
	(_code 2f2e2f2b7c797838292c69747d282a297b292e292b)
	(_ent
		(_time 1725922142726)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 14(_ent (_in))))
				(_port(_int Y -1 0 14(_ent (_in))))
				(_port(_int Cin -1 0 14(_ent (_in))))
				(_port(_int Cout -1 0 14(_ent (_out))))
				(_port(_int Sum -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst uut 0 18(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 16(_arch(_uni))))
		(_sig(_int Y -1 0 16(_arch(_uni))))
		(_sig(_int Cin -1 0 16(_arch(_uni))))
		(_sig(_int Cout -1 0 16(_arch(_uni))))
		(_sig(_int Sum -1 0 16(_arch(_uni))))
		(_type(_int Entry 0 20(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 24(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 25(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1777          1730083784958 Behave_1
(_unit VHDL(test_16 0 6(behave_1 0 12))
	(_version vf5)
	(_time 1730083784959 2024.10.27 23:49:44)
	(_source(\../src/TestB_Full_adder.vhd\))
	(_parameters tan)
	(_code 3f3e3f3a6c696828393d79606f3c39383b393a383c)
	(_ent
		(_time 1725922142762)
	)
	(_block Blck_Test_1 0 21
		(_object
			(_sig(_int GUARD -3 0 21(_arch(_uni(_code 8)))))
			(_prcs
				(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__24(_arch 1 0 24(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__25(_arch 2 0 25(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 28
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 29(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 28(_arch(_uni(_code 9)))))
			(_prcs
				(line__28(_arch 3 0 28(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__31(_arch 4 0 31(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__32(_arch 5 0 32(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 13(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 15(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 16(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 17(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 18(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 35(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 42(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1868          1730083784980 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730083784981 2024.10.27 23:49:44)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code 5e5e5b5d0f090e485a514c0107585f585a585a585b)
	(_ent
		(_time 1727362308084)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1382          1730083785000 Driver
(_unit VHDL(test_adder8 0 7(driver 0 9))
	(_version vf5)
	(_time 1730083785001 2024.10.27 23:49:44)
	(_source(\../src/Test_Adder8.vhd\))
	(_parameters tan)
	(_code 6e6f6e6e3e3839796b3a28343e686a686a686b696c)
	(_ent
		(_time 1727362308118)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 11(_ent (_in))))
				(_port(_int B 0 0 11(_ent (_in))))
				(_port(_int Cin -1 0 11(_ent (_in))))
				(_port(_int Cout -1 0 11(_ent (_out))))
				(_port(_int Sum 0 0 11(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 16(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 11(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 13(_arch(_uni))))
		(_sig(_int B 1 0 13(_arch(_uni))))
		(_sig(_int Sum 1 0 13(_arch(_uni))))
		(_sig(_int Cin -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 14(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 18(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 17(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1303          1730083785016 Behavior
(_unit VHDL(shiftn 0 1(behavior 0 15))
	(_version vf5)
	(_time 1730083785017 2024.10.27 23:49:45)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code 7d7c7a7c212a206b797c6927797a7e7b757b747b7b)
	(_ent
		(_time 1730083785014)
	)
	(_object
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int CLR -1 0 3(_ent(_in))))
		(_port(_int LD -1 0 4(_ent(_in))))
		(_port(_int SH -1 0 5(_ent(_in))))
		(_port(_int DIR -1 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 7(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 8(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 8(_ent(_out))))
		(_type(_int InBits 0 18(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 19(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 0 20(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 20(_prcs 1)))
		(_prcs
			(line__10(_ent 0 0 10(_assertion(_mon))))
			(Shifter(_arch 1 0 17(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000049 55 1329          1730083785048 Behavior
(_unit VHDL(shiftn 0 1(behavior 1 15))
	(_version vf5)
	(_time 1730083785049 2024.10.27 23:49:45)
	(_source(\../src/ShiftN.vhd\(\../src/Test_ShiftN.vhd\)))
	(_parameters tan)
	(_code 9d9c9a92c1cac08b999c89c7999a9e9b959b949b9b)
	(_ent
		(_time 1730083785013)
	)
	(_object
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int CLR -1 0 3(_ent(_in))))
		(_port(_int LD -1 0 4(_ent(_in))))
		(_port(_int SH -1 0 5(_ent(_in))))
		(_port(_int DIR -1 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 7(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 8(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 8(_ent(_out))))
		(_type(_int InBits 1 18(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 1 19(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 1 20(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 1 20(_prcs 1)))
		(_prcs
			(line__10(_ent 0 0 10(_assertion(_mon))))
			(Shifter(_arch 1 1 17(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000036 55 683 1730082391316 utils
(_unit VHDL(utils 0 1(utils 0 9))
	(_version vf5)
	(_time 1730083800683 2024.10.27 23:50:00)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code b5e3b1e0b4e2e8a3e4baa6eee1b2b1b3bcb3e6b2b6)
	(_ent
		(_time 1730082391316)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 10(_ent(_proc)))
			(_int Convert 1 0 18(_ent(_func)))
			(_int Convert 2 0 29(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000044 55 1164          1730083800711 FSM
(_unit VHDL(controller 0 1(fsm 0 6))
	(_version vf5)
	(_time 1730083800712 2024.10.27 23:50:00)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code d582d7878682d4c2d3dbc78fd2d386d386d3d0d2d7)
	(_ent
		(_time 1730080932643)
	)
	(_object
		(_port(_int STB -1 0 2(_ent(_in))))
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int LSB -1 0 2(_ent(_in))))
		(_port(_int Stop -1 0 2(_ent(_in))))
		(_port(_int Init -1 0 3(_ent(_out))))
		(_port(_int Shift -1 0 3(_ent(_out))))
		(_port(_int Add -1 0 3(_ent(_out))))
		(_port(_int Done -1 0 3(_ent(_out))))
		(_type(_int States 0 7(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 8(_arch(_uni((i 4))))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(4))(_sens(8)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(6))(_sens(8)))))
			(line__13(_arch 2 0 13(_assignment(_trgt(5))(_sens(8)))))
			(line__14(_arch 3 0 14(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 17(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1061          1730083800730 Driver
(_unit VHDL(test_utils 0 11(driver 0 15))
	(_version vf5)
	(_time 1730083800731 2024.10.27 23:50:00)
	(_source(\../src/Test_Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code e4b2e1b7e5b2b3f3e1e9a2bfb0e3e0e2ede2b7e3e7)
	(_ent
		(_time 1730081956185)
	)
	(_object
		(_sig(_int N -1 0 16(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 17(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 17(_arch(_uni))))
		(_sig(_int C -2 0 18(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 22(_procedure_call(_trgt(2)))))
			(line__24(_arch 1 0 24(_prcs(_wait_for)(_trgt(1)))))
			(line__33(_arch 2 0 33(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000047 55 1754          1730083800745 Driver
(_unit VHDL(test_controller 0 7(driver 0 9))
	(_version vf5)
	(_time 1730083800746 2024.10.27 23:50:00)
	(_source(\../src/Test_Controller.vhd\))
	(_parameters tan)
	(_code f4a2f1a4f5a2a3e3f1a4b2aea6f2a2f2a1f3f0f3f6)
	(_ent
		(_time 1730081938933)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int LSB -1 0 11(_ent (_in))))
				(_port(_int Stop -1 0 11(_ent (_in))))
				(_port(_int Init -1 0 12(_ent (_out))))
				(_port(_int Shift -1 0 12(_ent (_out))))
				(_port(_int Add -1 0 12(_ent (_out))))
				(_port(_int Done -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 17(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 14(_arch(_uni))))
		(_sig(_int LSB -1 0 14(_arch(_uni))))
		(_sig(_int Done -1 0 14(_arch(_uni))))
		(_sig(_int Init -1 0 14(_arch(_uni))))
		(_sig(_int Shift -1 0 14(_arch(_uni))))
		(_sig(_int Add -1 0 14(_arch(_uni))))
		(_sig(_int Stop -1 0 14(_arch(_uni))))
		(_sig(_int CLK -1 0 15(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 15(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 21(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 18(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 19(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 20(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000051 55 282           1730083800762 Test_Mult4
(_unit VHDL(test_mult4 0 22(test_mult4 0 26))
	(_version vf5)
	(_time 1730083800763 2024.10.27 23:50:00)
	(_source(\../src/Test_Mult4.vhd\))
	(_parameters tan)
	(_code 0355050505555414070e4559060406055004070007)
	(_ent
		(_time 1730083784866)
	)
	(_use(std(standard)))
)
I 000053 55 1432          1730083800768 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1730083800769 2024.10.27 23:50:00)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 035405050654511506041559540507050505050507)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1174          1730083800781 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1730083800782 2024.10.27 23:50:00)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 134515141545440414105549461515151514171516)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 24(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2518          1730083800796 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730083800797 2024.10.27 23:50:00)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 237472272175733521273b7c7a2570252224272520)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1730083800802 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1730083800803 2024.10.27 23:50:00)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code 23752527257574342524657921252224272520252b)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 20(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 20(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 701           1730083800812 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 0 5))
	(_version vf5)
	(_time 1730083800813 2024.10.27 23:50:00)
	(_source(\../src/Full_adder.vhd\))
	(_parameters tan)
	(_code 3265363635653524613c2368673436343735303434)
	(_ent
		(_time 1725922142697)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1559          1730083800828 driver
(_unit VHDL(test_sumador 0 5(driver 0 12))
	(_version vf5)
	(_time 1730083800829 2024.10.27 23:50:00)
	(_source(\../src/TestA_Full_adder.vhd\))
	(_parameters tan)
	(_code 421444404514155544410419104547441644434446)
	(_ent
		(_time 1725922142726)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 14(_ent (_in))))
				(_port(_int Y -1 0 14(_ent (_in))))
				(_port(_int Cin -1 0 14(_ent (_in))))
				(_port(_int Cout -1 0 14(_ent (_out))))
				(_port(_int Sum -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst uut 0 18(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 16(_arch(_uni))))
		(_sig(_int Y -1 0 16(_arch(_uni))))
		(_sig(_int Cin -1 0 16(_arch(_uni))))
		(_sig(_int Cout -1 0 16(_arch(_uni))))
		(_sig(_int Sum -1 0 16(_arch(_uni))))
		(_type(_int Entry 0 20(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 24(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 25(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1777          1730083800846 Behave_1
(_unit VHDL(test_16 0 6(behave_1 0 12))
	(_version vf5)
	(_time 1730083800847 2024.10.27 23:50:00)
	(_source(\../src/TestB_Full_adder.vhd\))
	(_parameters tan)
	(_code 52045451550405455450140d025154555654575551)
	(_ent
		(_time 1725922142762)
	)
	(_block Blck_Test_1 0 21
		(_object
			(_sig(_int GUARD -3 0 21(_arch(_uni(_code 8)))))
			(_prcs
				(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__24(_arch 1 0 24(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__25(_arch 2 0 25(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 28
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 29(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 28(_arch(_uni(_code 9)))))
			(_prcs
				(line__28(_arch 3 0 28(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__31(_arch 4 0 31(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__32(_arch 5 0 32(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 13(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 15(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 16(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 17(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 18(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 35(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 42(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1868          1730083800861 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730083800862 2024.10.27 23:50:00)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code 6136626164363177656e733e386760676567656764)
	(_ent
		(_time 1727362308084)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1382          1730083800875 Driver
(_unit VHDL(test_adder8 0 7(driver 0 9))
	(_version vf5)
	(_time 1730083800876 2024.10.27 23:50:00)
	(_source(\../src/Test_Adder8.vhd\))
	(_parameters tan)
	(_code 71277770752726667425372b217775777577747673)
	(_ent
		(_time 1727362308118)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 11(_ent (_in))))
				(_port(_int B 0 0 11(_ent (_in))))
				(_port(_int Cin -1 0 11(_ent (_in))))
				(_port(_int Cout -1 0 11(_ent (_out))))
				(_port(_int Sum 0 0 11(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 16(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 11(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 13(_arch(_uni))))
		(_sig(_int B 1 0 13(_arch(_uni))))
		(_sig(_int Sum 1 0 13(_arch(_uni))))
		(_sig(_int Cin -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 14(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 18(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 17(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1303          1730083800890 Behavior
(_unit VHDL(shiftn 0 1(behavior 0 15))
	(_version vf5)
	(_time 1730083800891 2024.10.27 23:50:00)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code 80d6818e88d7dd96848194da848783868886898686)
	(_ent
		(_time 1730083785013)
	)
	(_object
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int CLR -1 0 3(_ent(_in))))
		(_port(_int LD -1 0 4(_ent(_in))))
		(_port(_int SH -1 0 5(_ent(_in))))
		(_port(_int DIR -1 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 7(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 8(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 8(_ent(_out))))
		(_type(_int InBits 0 18(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 19(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 0 20(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 20(_prcs 1)))
		(_prcs
			(line__10(_ent 0 0 10(_assertion(_mon))))
			(Shifter(_arch 1 0 17(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000049 55 1329          1730083800915 Behavior
(_unit VHDL(shiftn 0 1(behavior 1 15))
	(_version vf5)
	(_time 1730083800916 2024.10.27 23:50:00)
	(_source(\../src/ShiftN.vhd\(\../src/Test_ShiftN.vhd\)))
	(_parameters tan)
	(_code a0f6a1f7a8f7fdb6a4a1b4faa4a7a3a6a8a6a9a6a6)
	(_ent
		(_time 1730083785013)
	)
	(_object
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int CLR -1 0 3(_ent(_in))))
		(_port(_int LD -1 0 4(_ent(_in))))
		(_port(_int SH -1 0 5(_ent(_in))))
		(_port(_int DIR -1 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 7(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 8(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 8(_ent(_out))))
		(_type(_int InBits 1 18(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 1 19(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 1 20(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 1 20(_prcs 1)))
		(_prcs
			(line__10(_ent 0 0 10(_assertion(_mon))))
			(Shifter(_arch 1 1 17(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000036 55 683 1730082391316 utils
(_unit VHDL(utils 0 1(utils 0 9))
	(_version vf5)
	(_time 1730083937446 2024.10.27 23:52:17)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code f3a6f1a2f4a4aee5a2fce0a8a7f4f7f5faf5a0f4f0)
	(_ent
		(_time 1730082391316)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 10(_ent(_proc)))
			(_int Convert 1 0 18(_ent(_func)))
			(_int Convert 2 0 29(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000044 55 1164          1730083937475 FSM
(_unit VHDL(controller 0 1(fsm 0 6))
	(_version vf5)
	(_time 1730083937476 2024.10.27 23:52:17)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 0357080556540214050d1159040550055005060401)
	(_ent
		(_time 1730080932643)
	)
	(_object
		(_port(_int STB -1 0 2(_ent(_in))))
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int LSB -1 0 2(_ent(_in))))
		(_port(_int Stop -1 0 2(_ent(_in))))
		(_port(_int Init -1 0 3(_ent(_out))))
		(_port(_int Shift -1 0 3(_ent(_out))))
		(_port(_int Add -1 0 3(_ent(_out))))
		(_port(_int Done -1 0 3(_ent(_out))))
		(_type(_int States 0 7(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 8(_arch(_uni((i 4))))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(4))(_sens(8)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(6))(_sens(8)))))
			(line__13(_arch 2 0 13(_assignment(_trgt(5))(_sens(8)))))
			(line__14(_arch 3 0 14(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 17(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1061          1730083937493 Driver
(_unit VHDL(test_utils 0 11(driver 0 15))
	(_version vf5)
	(_time 1730083937494 2024.10.27 23:52:17)
	(_source(\../src/Test_Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code 22772e2625747535272f6479762526242b24712521)
	(_ent
		(_time 1730081956185)
	)
	(_object
		(_sig(_int N -1 0 16(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 17(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 17(_arch(_uni))))
		(_sig(_int C -2 0 18(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 22(_procedure_call(_trgt(2)))))
			(line__24(_arch 1 0 24(_prcs(_wait_for)(_trgt(1)))))
			(line__33(_arch 2 0 33(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000047 55 1754          1730083937508 Driver
(_unit VHDL(test_controller 0 7(driver 0 9))
	(_version vf5)
	(_time 1730083937509 2024.10.27 23:52:17)
	(_source(\../src/Test_Controller.vhd\))
	(_parameters tan)
	(_code 31643d34356766263461776b633767376436353633)
	(_ent
		(_time 1730081938933)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int LSB -1 0 11(_ent (_in))))
				(_port(_int Stop -1 0 11(_ent (_in))))
				(_port(_int Init -1 0 12(_ent (_out))))
				(_port(_int Shift -1 0 12(_ent (_out))))
				(_port(_int Add -1 0 12(_ent (_out))))
				(_port(_int Done -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 17(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 14(_arch(_uni))))
		(_sig(_int LSB -1 0 14(_arch(_uni))))
		(_sig(_int Done -1 0 14(_arch(_uni))))
		(_sig(_int Init -1 0 14(_arch(_uni))))
		(_sig(_int Shift -1 0 14(_arch(_uni))))
		(_sig(_int Add -1 0 14(_arch(_uni))))
		(_sig(_int Stop -1 0 14(_arch(_uni))))
		(_sig(_int CLK -1 0 15(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 15(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 21(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 18(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 19(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 20(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000051 55 282           1730083937523 Test_Mult4
(_unit VHDL(test_mult4 0 22(test_mult4 0 26))
	(_version vf5)
	(_time 1730083937524 2024.10.27 23:52:17)
	(_source(\../src/Test_Mult4.vhd\))
	(_parameters tan)
	(_code 31643d3435676626353c776b343634376236353235)
	(_ent
		(_time 1730083784866)
	)
	(_use(std(standard)))
)
I 000053 55 1432          1730083937529 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1730083937530 2024.10.27 23:52:17)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 41154d43461613574446571b164745474747474745)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1174          1730083937541 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1730083937542 2024.10.27 23:52:17)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 51045d52550706465652170b045757575756555754)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 24(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2518          1730083937557 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730083937558 2024.10.27 23:52:17)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 60343b60613630766264783f396633666167646663)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1730083937563 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1730083937564 2024.10.27 23:52:17)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code 60356c60653637776667263a626661676466636668)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 20(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 20(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 701           1730083937586 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 0 5))
	(_version vf5)
	(_time 1730083937587 2024.10.27 23:52:17)
	(_source(\../src/Full_adder.vhd\))
	(_parameters tan)
	(_code 80d48e8f85d78796d38e91dad58684868587828686)
	(_ent
		(_time 1725922142697)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1559          1730083937601 driver
(_unit VHDL(test_sumador 0 5(driver 0 12))
	(_version vf5)
	(_time 1730083937602 2024.10.27 23:52:17)
	(_source(\../src/TestA_Full_adder.vhd\))
	(_parameters tan)
	(_code 8fda8381dcd9d898898cc9d4dd888a89db898e898b)
	(_ent
		(_time 1725922142726)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 14(_ent (_in))))
				(_port(_int Y -1 0 14(_ent (_in))))
				(_port(_int Cin -1 0 14(_ent (_in))))
				(_port(_int Cout -1 0 14(_ent (_out))))
				(_port(_int Sum -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst uut 0 18(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 16(_arch(_uni))))
		(_sig(_int Y -1 0 16(_arch(_uni))))
		(_sig(_int Cin -1 0 16(_arch(_uni))))
		(_sig(_int Cout -1 0 16(_arch(_uni))))
		(_sig(_int Sum -1 0 16(_arch(_uni))))
		(_type(_int Entry 0 20(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 24(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 25(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1777          1730083937615 Behave_1
(_unit VHDL(test_16 0 6(behave_1 0 12))
	(_version vf5)
	(_time 1730083937616 2024.10.27 23:52:17)
	(_source(\../src/TestB_Full_adder.vhd\))
	(_parameters tan)
	(_code 8fda8381dcd9d898898dc9d0df8c89888b898a888c)
	(_ent
		(_time 1725922142762)
	)
	(_block Blck_Test_1 0 21
		(_object
			(_sig(_int GUARD -3 0 21(_arch(_uni(_code 8)))))
			(_prcs
				(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__24(_arch 1 0 24(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__25(_arch 2 0 25(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 28
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 29(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 28(_arch(_uni(_code 9)))))
			(_prcs
				(line__28(_arch 3 0 28(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__31(_arch 4 0 31(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__32(_arch 5 0 32(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 13(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 15(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 16(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 17(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 18(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 35(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 42(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1868          1730083937630 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730083937631 2024.10.27 23:52:17)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code 9fcb9690cdc8cf899b908dc0c6999e999b999b999a)
	(_ent
		(_time 1727362308084)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1382          1730083937645 Driver
(_unit VHDL(test_adder8 0 7(driver 0 9))
	(_version vf5)
	(_time 1730083937646 2024.10.27 23:52:17)
	(_source(\../src/Test_Adder8.vhd\))
	(_parameters tan)
	(_code aefba2f9fef8f9b9abfae8f4fea8aaa8aaa8aba9ac)
	(_ent
		(_time 1727362308118)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 11(_ent (_in))))
				(_port(_int B 0 0 11(_ent (_in))))
				(_port(_int Cin -1 0 11(_ent (_in))))
				(_port(_int Cout -1 0 11(_ent (_out))))
				(_port(_int Sum 0 0 11(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 16(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 11(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 13(_arch(_uni))))
		(_sig(_int B 1 0 13(_arch(_uni))))
		(_sig(_int Sum 1 0 13(_arch(_uni))))
		(_sig(_int Cin -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 14(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 18(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 17(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1303          1730083937659 Behavior
(_unit VHDL(shiftn 0 1(behavior 0 15))
	(_version vf5)
	(_time 1730083937660 2024.10.27 23:52:17)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code beebb5eae3e9e3a8babfaae4bab9bdb8b6b8b7b8b8)
	(_ent
		(_time 1730083785013)
	)
	(_object
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int CLR -1 0 3(_ent(_in))))
		(_port(_int LD -1 0 4(_ent(_in))))
		(_port(_int SH -1 0 5(_ent(_in))))
		(_port(_int DIR -1 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 7(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 8(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 8(_ent(_out))))
		(_type(_int InBits 0 18(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 19(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 0 20(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 20(_prcs 1)))
		(_prcs
			(line__10(_ent 0 0 10(_assertion(_mon))))
			(Shifter(_arch 1 0 17(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1569          1730083937681 Driver
(_unit VHDL(test_shiftn 0 3(driver 0 5))
	(_version vf5)
	(_time 1730083937682 2024.10.27 23:52:17)
	(_source(\../src/Test_ShiftN.vhd\))
	(_parameters tan)
	(_code dd88d18f8c8b8acadbda9b868fdbd5dbd4dbdbdad9)
	(_ent
		(_time 1730083937679)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 7(_ent (_in))))
				(_port(_int CLR -1 0 7(_ent (_in))))
				(_port(_int LD -1 0 7(_ent (_in))))
				(_port(_int SH -1 0 8(_ent (_in))))
				(_port(_int DIR -1 0 8(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 9(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 9(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 15(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 0 11(_arch(_uni))))
		(_sig(_int CLR -1 0 11(_arch(_uni))))
		(_sig(_int LD -1 0 11(_arch(_uni))))
		(_sig(_int SH -1 0 11(_arch(_uni))))
		(_sig(_int DIR -1 0 11(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 12(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 12(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 13(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 13(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 16(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000051 55 282           1730086063012 Test_Mult4
(_unit VHDL(test_mult4 0 22(test_mult4 0 51))
	(_version vf5)
	(_time 1730086063013 2024.10.28 00:27:43)
	(_source(\../src/Test_Mult4.vhd\))
	(_parameters tan)
	(_code babce8eeeeecedadbeb7fce0bfbdbfbce9bdbeb9be)
	(_ent
		(_time 1730083784866)
	)
	(_use(std(standard)))
)
I 000053 55 1432          1730086063032 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1730086063033 2024.10.28 00:27:43)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code c9ce9b9cc69e9bdfcccedf939ecfcdcfcfcfcfcfcd)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1174          1730086063089 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1730086063090 2024.10.28 00:27:43)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 080d0c0e055e5f1f0f0b4e525d0e0e0e0e0f0c0e0d)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 24(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2518          1730086063106 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730086063107 2024.10.28 00:27:43)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 171344101141470115130f484e1144111610131114)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1730086063112 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1730086063113 2024.10.28 00:27:43)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code 17121310154140001110514d15111610131114111f)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 20(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 20(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 701           1730086063127 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 0 5))
	(_version vf5)
	(_time 1730086063128 2024.10.28 00:27:43)
	(_source(\../src/Full_adder.vhd\))
	(_parameters tan)
	(_code 27232122257020317429367d722123212220252121)
	(_ent
		(_time 1725922142697)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1559          1730086063141 driver
(_unit VHDL(test_sumador 0 5(driver 0 12))
	(_version vf5)
	(_time 1730086063142 2024.10.28 00:27:43)
	(_source(\../src/TestA_Full_adder.vhd\))
	(_parameters tan)
	(_code 37323332356160203134716c653032316331363133)
	(_ent
		(_time 1725922142726)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 14(_ent (_in))))
				(_port(_int Y -1 0 14(_ent (_in))))
				(_port(_int Cin -1 0 14(_ent (_in))))
				(_port(_int Cout -1 0 14(_ent (_out))))
				(_port(_int Sum -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst uut 0 18(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 16(_arch(_uni))))
		(_sig(_int Y -1 0 16(_arch(_uni))))
		(_sig(_int Cin -1 0 16(_arch(_uni))))
		(_sig(_int Cout -1 0 16(_arch(_uni))))
		(_sig(_int Sum -1 0 16(_arch(_uni))))
		(_type(_int Entry 0 20(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 24(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 25(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1777          1730086063158 Behave_1
(_unit VHDL(test_16 0 6(behave_1 0 12))
	(_version vf5)
	(_time 1730086063159 2024.10.28 00:27:43)
	(_source(\../src/TestB_Full_adder.vhd\))
	(_parameters tan)
	(_code 464342444510115140440019164540414240434145)
	(_ent
		(_time 1725922142762)
	)
	(_block Blck_Test_1 0 21
		(_object
			(_sig(_int GUARD -3 0 21(_arch(_uni(_code 8)))))
			(_prcs
				(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__24(_arch 1 0 24(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__25(_arch 2 0 25(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 28
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 29(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 28(_arch(_uni(_code 9)))))
			(_prcs
				(line__28(_arch 3 0 28(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__31(_arch 4 0 31(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__32(_arch 5 0 32(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 13(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 15(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 16(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 17(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 18(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 35(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 42(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1868          1730086063174 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730086063175 2024.10.28 00:27:43)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code 5652575554010640525944090f5057505250525053)
	(_ent
		(_time 1727362308084)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1382          1730086063188 Driver
(_unit VHDL(test_adder8 0 7(driver 0 9))
	(_version vf5)
	(_time 1730086063189 2024.10.28 00:27:43)
	(_source(\../src/Test_Adder8.vhd\))
	(_parameters tan)
	(_code 66636266653031716332203c366062606260636164)
	(_ent
		(_time 1727362308118)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 11(_ent (_in))))
				(_port(_int B 0 0 11(_ent (_in))))
				(_port(_int Cin -1 0 11(_ent (_in))))
				(_port(_int Cout -1 0 11(_ent (_out))))
				(_port(_int Sum 0 0 11(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 16(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 11(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 13(_arch(_uni))))
		(_sig(_int B 1 0 13(_arch(_uni))))
		(_sig(_int Sum 1 0 13(_arch(_uni))))
		(_sig(_int Cin -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 14(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 18(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 17(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1303          1730086063210 Behavior
(_unit VHDL(shiftn 0 1(behavior 0 15))
	(_version vf5)
	(_time 1730086063211 2024.10.28 00:27:43)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code 75707674782228637174612f717276737d737c7373)
	(_ent
		(_time 1730083785013)
	)
	(_object
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int CLR -1 0 3(_ent(_in))))
		(_port(_int LD -1 0 4(_ent(_in))))
		(_port(_int SH -1 0 5(_ent(_in))))
		(_port(_int DIR -1 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 7(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 8(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 8(_ent(_out))))
		(_type(_int InBits 0 18(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 19(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 0 20(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 20(_prcs 1)))
		(_prcs
			(line__10(_ent 0 0 10(_assertion(_mon))))
			(Shifter(_arch 1 0 17(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1569          1730086063233 Driver
(_unit VHDL(test_shiftn 0 3(driver 0 5))
	(_version vf5)
	(_time 1730086063234 2024.10.28 00:27:43)
	(_source(\../src/Test_ShiftN.vhd\))
	(_parameters tan)
	(_code 9491909b95c2c3839293d2cfc6929c929d92929390)
	(_ent
		(_time 1730083937678)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 7(_ent (_in))))
				(_port(_int CLR -1 0 7(_ent (_in))))
				(_port(_int LD -1 0 7(_ent (_in))))
				(_port(_int SH -1 0 8(_ent (_in))))
				(_port(_int DIR -1 0 8(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 9(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 9(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 15(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 0 11(_arch(_uni))))
		(_sig(_int CLR -1 0 11(_arch(_uni))))
		(_sig(_int LD -1 0 11(_arch(_uni))))
		(_sig(_int SH -1 0 11(_arch(_uni))))
		(_sig(_int DIR -1 0 11(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 12(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 12(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 13(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 13(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 16(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1164          1730086063248 FSM
(_unit VHDL(controller 0 1(fsm 0 6))
	(_version vf5)
	(_time 1730086063249 2024.10.28 00:27:43)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code a4a0a7f3f6f3a5b3a2aab6fea3a2f7a2f7a2a1a3a6)
	(_ent
		(_time 1730080932643)
	)
	(_object
		(_port(_int STB -1 0 2(_ent(_in))))
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int LSB -1 0 2(_ent(_in))))
		(_port(_int Stop -1 0 2(_ent(_in))))
		(_port(_int Init -1 0 3(_ent(_out))))
		(_port(_int Shift -1 0 3(_ent(_out))))
		(_port(_int Add -1 0 3(_ent(_out))))
		(_port(_int Done -1 0 3(_ent(_out))))
		(_type(_int States 0 7(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 8(_arch(_uni((i 4))))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(4))(_sens(8)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(6))(_sens(8)))))
			(line__13(_arch 2 0 13(_assignment(_trgt(5))(_sens(8)))))
			(line__14(_arch 3 0 14(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 17(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1754          1730086063270 Driver
(_unit VHDL(test_controller 0 7(driver 0 9))
	(_version vf5)
	(_time 1730086063271 2024.10.28 00:27:43)
	(_source(\../src/Test_Controller.vhd\))
	(_parameters tan)
	(_code b4b1b0e0b5e2e3a3b1e4f2eee6b2e2b2e1b3b0b3b6)
	(_ent
		(_time 1730081938933)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int LSB -1 0 11(_ent (_in))))
				(_port(_int Stop -1 0 11(_ent (_in))))
				(_port(_int Init -1 0 12(_ent (_out))))
				(_port(_int Shift -1 0 12(_ent (_out))))
				(_port(_int Add -1 0 12(_ent (_out))))
				(_port(_int Done -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 17(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 14(_arch(_uni))))
		(_sig(_int LSB -1 0 14(_arch(_uni))))
		(_sig(_int Done -1 0 14(_arch(_uni))))
		(_sig(_int Init -1 0 14(_arch(_uni))))
		(_sig(_int Shift -1 0 14(_arch(_uni))))
		(_sig(_int Add -1 0 14(_arch(_uni))))
		(_sig(_int Stop -1 0 14(_arch(_uni))))
		(_sig(_int CLK -1 0 15(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 15(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 21(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 18(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 19(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 20(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000036 55 683 1730082391316 utils
(_unit VHDL(utils 0 1(utils 0 9))
	(_version vf5)
	(_time 1730086063292 2024.10.28 00:27:43)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code d3d6d680d4848ec582dcc08887d4d7d5dad580d4d0)
	(_ent
		(_time 1730082391316)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 10(_ent(_proc)))
			(_int Convert 1 0 18(_ent(_func)))
			(_int Convert 2 0 29(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1061          1730086063316 Driver
(_unit VHDL(test_utils 0 11(driver 0 15))
	(_version vf5)
	(_time 1730086063317 2024.10.28 00:27:43)
	(_source(\../src/Test_Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code e3e6e7b0e5b5b4f4e6eea5b8b7e4e7e5eae5b0e4e0)
	(_ent
		(_time 1730081956185)
	)
	(_object
		(_sig(_int N -1 0 16(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 17(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 17(_arch(_uni))))
		(_sig(_int C -2 0 18(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 22(_procedure_call(_trgt(2)))))
			(line__24(_arch 1 0 24(_prcs(_wait_for)(_trgt(1)))))
			(line__33(_arch 2 0 33(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000051 55 282           1730086070277 Test_Mult4
(_unit VHDL(test_mult4 0 22(test_mult4 0 51))
	(_version vf5)
	(_time 1730086070278 2024.10.28 00:27:50)
	(_source(\../src/Test_Mult4.vhd\))
	(_parameters tan)
	(_code 1b1f4c1c4c4d4c0c1f165d411e1c1e1d481c1f181f)
	(_ent
		(_time 1730083784866)
	)
	(_use(std(standard)))
)
I 000053 55 1432          1730086070283 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1730086070284 2024.10.28 00:27:50)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 1b1e4c1c4f4c490d1e1c0d414c1d1f1d1d1d1d1d1f)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1174          1730086070296 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1730086070297 2024.10.28 00:27:50)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 2b2f7c2f7c7d7c3c2c286d717e2d2d2d2d2c2f2d2e)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 24(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2518          1730086070313 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730086070314 2024.10.28 00:27:50)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 3b3e3b3e686d6b2d393f2364623d683d3a3c3f3d38)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1730086070319 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1730086070320 2024.10.28 00:27:50)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code 3b3f6c3e6c6d6c2c3d3c7d61393d3a3c3f3d383d33)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 20(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 20(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 701           1730086070330 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 0 5))
	(_version vf5)
	(_time 1730086070331 2024.10.28 00:27:50)
	(_source(\../src/Full_adder.vhd\))
	(_parameters tan)
	(_code 4a4f1f491e1d4d5c19445b101f4c4e4c4f4d484c4c)
	(_ent
		(_time 1725922142697)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1559          1730086070344 driver
(_unit VHDL(test_sumador 0 5(driver 0 12))
	(_version vf5)
	(_time 1730086070345 2024.10.28 00:27:50)
	(_source(\../src/TestA_Full_adder.vhd\))
	(_parameters tan)
	(_code 5a5e0d590e0c0d4d5c591c01085d5f5c0e5c5b5c5e)
	(_ent
		(_time 1725922142726)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 14(_ent (_in))))
				(_port(_int Y -1 0 14(_ent (_in))))
				(_port(_int Cin -1 0 14(_ent (_in))))
				(_port(_int Cout -1 0 14(_ent (_out))))
				(_port(_int Sum -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst uut 0 18(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 16(_arch(_uni))))
		(_sig(_int Y -1 0 16(_arch(_uni))))
		(_sig(_int Cin -1 0 16(_arch(_uni))))
		(_sig(_int Cout -1 0 16(_arch(_uni))))
		(_sig(_int Sum -1 0 16(_arch(_uni))))
		(_type(_int Entry 0 20(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 24(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 25(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1777          1730086070358 Behave_1
(_unit VHDL(test_16 0 6(behave_1 0 12))
	(_version vf5)
	(_time 1730086070359 2024.10.28 00:27:50)
	(_source(\../src/TestB_Full_adder.vhd\))
	(_parameters tan)
	(_code 696d3e69653f3e7e6f6b2f36396a6f6e6d6f6c6e6a)
	(_ent
		(_time 1725922142762)
	)
	(_block Blck_Test_1 0 21
		(_object
			(_sig(_int GUARD -3 0 21(_arch(_uni(_code 8)))))
			(_prcs
				(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__24(_arch 1 0 24(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__25(_arch 2 0 25(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 28
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 29(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 28(_arch(_uni(_code 9)))))
			(_prcs
				(line__28(_arch 3 0 28(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__31(_arch 4 0 31(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__32(_arch 5 0 32(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 13(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 15(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 16(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 17(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 18(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 35(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 42(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1868          1730086070375 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730086070376 2024.10.28 00:27:50)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code 797c2b78742e296f7d766b26207f787f7d7f7d7f7c)
	(_ent
		(_time 1727362308084)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1382          1730086070391 Driver
(_unit VHDL(test_adder8 0 7(driver 0 9))
	(_version vf5)
	(_time 1730086070392 2024.10.28 00:27:50)
	(_source(\../src/Test_Adder8.vhd\))
	(_parameters tan)
	(_code 898dde8785dfde9e8cddcfd3d98f8d8f8d8f8c8e8b)
	(_ent
		(_time 1727362308118)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 11(_ent (_in))))
				(_port(_int B 0 0 11(_ent (_in))))
				(_port(_int Cin -1 0 11(_ent (_in))))
				(_port(_int Cout -1 0 11(_ent (_out))))
				(_port(_int Sum 0 0 11(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 16(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 11(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 13(_arch(_uni))))
		(_sig(_int B 1 0 13(_arch(_uni))))
		(_sig(_int Sum 1 0 13(_arch(_uni))))
		(_sig(_int Cin -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 14(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 18(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 17(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1303          1730086070410 Behavior
(_unit VHDL(shiftn 0 1(behavior 0 15))
	(_version vf5)
	(_time 1730086070411 2024.10.28 00:27:50)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code 989cc89798cfc58e9c998cc29c9f9b9e909e919e9e)
	(_ent
		(_time 1730083785013)
	)
	(_object
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int CLR -1 0 3(_ent(_in))))
		(_port(_int LD -1 0 4(_ent(_in))))
		(_port(_int SH -1 0 5(_ent(_in))))
		(_port(_int DIR -1 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 7(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 8(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 8(_ent(_out))))
		(_type(_int InBits 0 18(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 19(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 0 20(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 20(_prcs 1)))
		(_prcs
			(line__10(_ent 0 0 10(_assertion(_mon))))
			(Shifter(_arch 1 0 17(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1569          1730086070445 Driver
(_unit VHDL(test_shiftn 0 3(driver 0 5))
	(_version vf5)
	(_time 1730086070446 2024.10.28 00:27:50)
	(_source(\../src/Test_ShiftN.vhd\))
	(_parameters tan)
	(_code b8bcefecb5eeefafbebffee3eabeb0beb1bebebfbc)
	(_ent
		(_time 1730083937678)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 7(_ent (_in))))
				(_port(_int CLR -1 0 7(_ent (_in))))
				(_port(_int LD -1 0 7(_ent (_in))))
				(_port(_int SH -1 0 8(_ent (_in))))
				(_port(_int DIR -1 0 8(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 9(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 9(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 15(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 0 11(_arch(_uni))))
		(_sig(_int CLR -1 0 11(_arch(_uni))))
		(_sig(_int LD -1 0 11(_arch(_uni))))
		(_sig(_int SH -1 0 11(_arch(_uni))))
		(_sig(_int DIR -1 0 11(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 12(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 12(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 13(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 13(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 16(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1164          1730086070462 FSM
(_unit VHDL(controller 0 1(fsm 0 6))
	(_version vf5)
	(_time 1730086070463 2024.10.28 00:27:50)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code c7c297929690c6d0c1c9d59dc0c194c194c1c2c0c5)
	(_ent
		(_time 1730080932643)
	)
	(_object
		(_port(_int STB -1 0 2(_ent(_in))))
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int LSB -1 0 2(_ent(_in))))
		(_port(_int Stop -1 0 2(_ent(_in))))
		(_port(_int Init -1 0 3(_ent(_out))))
		(_port(_int Shift -1 0 3(_ent(_out))))
		(_port(_int Add -1 0 3(_ent(_out))))
		(_port(_int Done -1 0 3(_ent(_out))))
		(_type(_int States 0 7(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 8(_arch(_uni((i 4))))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(4))(_sens(8)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(6))(_sens(8)))))
			(line__13(_arch 2 0 13(_assignment(_trgt(5))(_sens(8)))))
			(line__14(_arch 3 0 14(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 17(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1754          1730086070484 Driver
(_unit VHDL(test_controller 0 7(driver 0 9))
	(_version vf5)
	(_time 1730086070485 2024.10.28 00:27:50)
	(_source(\../src/Test_Controller.vhd\))
	(_parameters tan)
	(_code e6e2b1b5e5b0b1f1e3b6a0bcb4e0b0e0b3e1e2e1e4)
	(_ent
		(_time 1730081938933)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int LSB -1 0 11(_ent (_in))))
				(_port(_int Stop -1 0 11(_ent (_in))))
				(_port(_int Init -1 0 12(_ent (_out))))
				(_port(_int Shift -1 0 12(_ent (_out))))
				(_port(_int Add -1 0 12(_ent (_out))))
				(_port(_int Done -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 17(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 14(_arch(_uni))))
		(_sig(_int LSB -1 0 14(_arch(_uni))))
		(_sig(_int Done -1 0 14(_arch(_uni))))
		(_sig(_int Init -1 0 14(_arch(_uni))))
		(_sig(_int Shift -1 0 14(_arch(_uni))))
		(_sig(_int Add -1 0 14(_arch(_uni))))
		(_sig(_int Stop -1 0 14(_arch(_uni))))
		(_sig(_int CLK -1 0 15(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 15(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 21(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 18(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 19(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 20(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000036 55 683 1730082391316 utils
(_unit VHDL(utils 0 1(utils 0 9))
	(_version vf5)
	(_time 1730086070501 2024.10.28 00:27:50)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code f6f2a0a7f4a1abe0a7f9e5ada2f1f2f0fff0a5f1f5)
	(_ent
		(_time 1730082391316)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 10(_ent(_proc)))
			(_int Convert 1 0 18(_ent(_func)))
			(_int Convert 2 0 29(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1061          1730086070524 Driver
(_unit VHDL(test_utils 0 11(driver 0 15))
	(_version vf5)
	(_time 1730086070525 2024.10.28 00:27:50)
	(_source(\../src/Test_Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code 0602560005505111030b405d520102000f00550105)
	(_ent
		(_time 1730081956185)
	)
	(_object
		(_sig(_int N -1 0 16(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 17(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 17(_arch(_uni))))
		(_sig(_int C -2 0 18(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 22(_procedure_call(_trgt(2)))))
			(line__24(_arch 1 0 24(_prcs(_wait_for)(_trgt(1)))))
			(line__33(_arch 2 0 33(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000051 55 282           1730086178439 Test_Mult4
(_unit VHDL(test_mult4 0 22(test_mult4 0 47))
	(_version vf5)
	(_time 1730086178440 2024.10.28 00:29:38)
	(_source(\../src/Test_Mult4.vhd\))
	(_parameters tan)
	(_code 98ca9e9795cecf8f9c95dec29d9f9d9ecb9f9c9b9c)
	(_ent
		(_time 1730083784866)
	)
	(_use(std(standard)))
)
I 000053 55 1432          1730086178445 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1730086178446 2024.10.28 00:29:38)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 98cb9e9796cfca8e9d9f8ec2cf9e9c9e9e9e9e9e9c)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1174          1730086178457 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1730086178458 2024.10.28 00:29:38)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code a7f5a1f0a5f1f0b0a0a4e1fdf2a1a1a1a1a0a3a1a2)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 24(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2518          1730086178471 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730086178472 2024.10.28 00:29:38)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code b7e4e6e3b1e1e7a1b5b3afe8eeb1e4b1b6b0b3b1b4)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1730086178477 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1730086178478 2024.10.28 00:29:38)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code b7e5b1e3b5e1e0a0b1b0f1edb5b1b6b0b3b1b4b1bf)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 20(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 20(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 701           1730086178500 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 0 5))
	(_version vf5)
	(_time 1730086178501 2024.10.28 00:29:38)
	(_source(\../src/Full_adder.vhd\))
	(_parameters tan)
	(_code d685d285d581d1c085d8c78c83d0d2d0d3d1d4d0d0)
	(_ent
		(_time 1725922142697)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1559          1730086178513 driver
(_unit VHDL(test_sumador 0 5(driver 0 12))
	(_version vf5)
	(_time 1730086178514 2024.10.28 00:29:38)
	(_source(\../src/TestA_Full_adder.vhd\))
	(_parameters tan)
	(_code e6b4e0b5e5b0b1f1e0e5a0bdb4e1e3e0b2e0e7e0e2)
	(_ent
		(_time 1725922142726)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 14(_ent (_in))))
				(_port(_int Y -1 0 14(_ent (_in))))
				(_port(_int Cin -1 0 14(_ent (_in))))
				(_port(_int Cout -1 0 14(_ent (_out))))
				(_port(_int Sum -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst uut 0 18(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 16(_arch(_uni))))
		(_sig(_int Y -1 0 16(_arch(_uni))))
		(_sig(_int Cin -1 0 16(_arch(_uni))))
		(_sig(_int Cout -1 0 16(_arch(_uni))))
		(_sig(_int Sum -1 0 16(_arch(_uni))))
		(_type(_int Entry 0 20(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 24(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 25(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1777          1730086178529 Behave_1
(_unit VHDL(test_16 0 6(behave_1 0 12))
	(_version vf5)
	(_time 1730086178530 2024.10.28 00:29:38)
	(_source(\../src/TestB_Full_adder.vhd\))
	(_parameters tan)
	(_code f5a7f3a5f5a3a2e2f3f7b3aaa5f6f3f2f1f3f0f2f6)
	(_ent
		(_time 1725922142762)
	)
	(_block Blck_Test_1 0 21
		(_object
			(_sig(_int GUARD -3 0 21(_arch(_uni(_code 8)))))
			(_prcs
				(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__24(_arch 1 0 24(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__25(_arch 2 0 25(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 28
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 29(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 28(_arch(_uni(_code 9)))))
			(_prcs
				(line__28(_arch 3 0 28(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__31(_arch 4 0 31(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__32(_arch 5 0 32(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 13(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 15(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 16(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 17(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 18(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 35(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 42(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1868          1730086178545 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730086178546 2024.10.28 00:29:38)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code 0556070304525513010a175a5c0304030103010300)
	(_ent
		(_time 1727362308084)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1382          1730086178560 Driver
(_unit VHDL(test_adder8 0 7(driver 0 9))
	(_version vf5)
	(_time 1730086178561 2024.10.28 00:29:38)
	(_source(\../src/Test_Adder8.vhd\))
	(_parameters tan)
	(_code 15471212154342021041534f451311131113101217)
	(_ent
		(_time 1727362308118)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 11(_ent (_in))))
				(_port(_int B 0 0 11(_ent (_in))))
				(_port(_int Cin -1 0 11(_ent (_in))))
				(_port(_int Cout -1 0 11(_ent (_out))))
				(_port(_int Sum 0 0 11(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 16(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 11(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 13(_arch(_uni))))
		(_sig(_int B 1 0 13(_arch(_uni))))
		(_sig(_int Sum 1 0 13(_arch(_uni))))
		(_sig(_int Cin -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 14(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 18(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 17(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1303          1730086178574 Behavior
(_unit VHDL(shiftn 0 1(behavior 0 15))
	(_version vf5)
	(_time 1730086178575 2024.10.28 00:29:38)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code 15471512184248031114014f111216131d131c1313)
	(_ent
		(_time 1730083785013)
	)
	(_object
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int CLR -1 0 3(_ent(_in))))
		(_port(_int LD -1 0 4(_ent(_in))))
		(_port(_int SH -1 0 5(_ent(_in))))
		(_port(_int DIR -1 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 7(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 8(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 8(_ent(_out))))
		(_type(_int InBits 0 18(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 19(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 0 20(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 20(_prcs 1)))
		(_prcs
			(line__10(_ent 0 0 10(_assertion(_mon))))
			(Shifter(_arch 1 0 17(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1569          1730086178597 Driver
(_unit VHDL(test_shiftn 0 3(driver 0 5))
	(_version vf5)
	(_time 1730086178598 2024.10.28 00:29:38)
	(_source(\../src/Test_ShiftN.vhd\))
	(_parameters tan)
	(_code 34663331356263233233726f66323c323d32323330)
	(_ent
		(_time 1730083937678)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 7(_ent (_in))))
				(_port(_int CLR -1 0 7(_ent (_in))))
				(_port(_int LD -1 0 7(_ent (_in))))
				(_port(_int SH -1 0 8(_ent (_in))))
				(_port(_int DIR -1 0 8(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 9(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 9(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 15(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 0 11(_arch(_uni))))
		(_sig(_int CLR -1 0 11(_arch(_uni))))
		(_sig(_int LD -1 0 11(_arch(_uni))))
		(_sig(_int SH -1 0 11(_arch(_uni))))
		(_sig(_int DIR -1 0 11(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 12(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 12(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 13(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 13(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 16(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1164          1730086178619 FSM
(_unit VHDL(controller 0 1(fsm 0 6))
	(_version vf5)
	(_time 1730086178620 2024.10.28 00:29:38)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 4310434116144254454d5119444510451045464441)
	(_ent
		(_time 1730080932643)
	)
	(_object
		(_port(_int STB -1 0 2(_ent(_in))))
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int LSB -1 0 2(_ent(_in))))
		(_port(_int Stop -1 0 2(_ent(_in))))
		(_port(_int Init -1 0 3(_ent(_out))))
		(_port(_int Shift -1 0 3(_ent(_out))))
		(_port(_int Add -1 0 3(_ent(_out))))
		(_port(_int Done -1 0 3(_ent(_out))))
		(_type(_int States 0 7(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 8(_arch(_uni((i 4))))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(4))(_sens(8)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(6))(_sens(8)))))
			(line__13(_arch 2 0 13(_assignment(_trgt(5))(_sens(8)))))
			(line__14(_arch 3 0 14(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 17(_prcs(_trgt(8))(_sens(1)(8)(0)(2)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1754          1730086178649 Driver
(_unit VHDL(test_controller 0 7(driver 0 9))
	(_version vf5)
	(_time 1730086178650 2024.10.28 00:29:38)
	(_source(\../src/Test_Controller.vhd\))
	(_parameters tan)
	(_code 633164636535347466332539316535653664676461)
	(_ent
		(_time 1730081938933)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int LSB -1 0 11(_ent (_in))))
				(_port(_int Stop -1 0 11(_ent (_in))))
				(_port(_int Init -1 0 12(_ent (_out))))
				(_port(_int Shift -1 0 12(_ent (_out))))
				(_port(_int Add -1 0 12(_ent (_out))))
				(_port(_int Done -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 17(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 14(_arch(_uni))))
		(_sig(_int LSB -1 0 14(_arch(_uni))))
		(_sig(_int Done -1 0 14(_arch(_uni))))
		(_sig(_int Init -1 0 14(_arch(_uni))))
		(_sig(_int Shift -1 0 14(_arch(_uni))))
		(_sig(_int Add -1 0 14(_arch(_uni))))
		(_sig(_int Stop -1 0 14(_arch(_uni))))
		(_sig(_int CLK -1 0 15(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 15(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 21(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 18(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 19(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 20(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000036 55 683 1730082391316 utils
(_unit VHDL(utils 0 1(utils 0 9))
	(_version vf5)
	(_time 1730086178665 2024.10.28 00:29:38)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code 7220747274252f64237d6129267576747b74217571)
	(_ent
		(_time 1730082391316)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 10(_ent(_proc)))
			(_int Convert 1 0 18(_ent(_func)))
			(_int Convert 2 0 29(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1061          1730086178688 Driver
(_unit VHDL(test_utils 0 11(driver 0 15))
	(_version vf5)
	(_time 1730086178689 2024.10.28 00:29:38)
	(_source(\../src/Test_Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code 92c0959d95c4c585979fd4c9c69596949b94c19591)
	(_ent
		(_time 1730081956185)
	)
	(_object
		(_sig(_int N -1 0 16(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 17(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 17(_arch(_uni))))
		(_sig(_int C -2 0 18(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 22(_procedure_call(_trgt(2)))))
			(line__24(_arch 1 0 24(_prcs(_wait_for)(_trgt(1)))))
			(line__33(_arch 2 0 33(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000051 55 1553          1730086259061 Test_Mult4
(_unit VHDL(test_mult4 0 22(test_mult4 0 24))
	(_version vf5)
	(_time 1730086259062 2024.10.28 00:30:59)
	(_source(\../src/Test_Mult4.vhd\))
	(_parameters tan)
	(_code 898fd98785dfde9e8cd8cfd38c8e8c8fda8e8d8a8d)
	(_ent
		(_time 1730083784866)
	)
	(_object
		(_sig(_int CLK -1 0 28(_arch(_uni))))
		(_sig(_int LD -1 0 28(_arch(_uni))))
		(_sig(_int SH -1 0 28(_arch(_uni))))
		(_sig(_int DIR -1 0 28(_arch(_uni))))
		(_sig(_int CLR -1 0 28(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 29(_array -1((_to i 1 i 4)))))
		(_sig(_int DA 0 0 29(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 30(_array -1((_dto i 8 i 1)))))
		(_sig(_int QA 1 0 30(_arch(_uni))))
		(_sig(_int DB 0 0 31(_arch(_uni))))
		(_sig(_int QB 1 0 32(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 37(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 3 0 37(_arch(_uni))))
		(_sig(_int B 3 0 37(_arch(_uni))))
		(_sig(_int Result 3 0 37(_arch(_uni))))
		(_sig(_int Cin -1 0 38(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 38(_arch(_uni((i 0))))))
		(_sig(_int STB -1 0 43(_arch(_uni))))
		(_sig(_int LSB -1 0 43(_arch(_uni))))
		(_sig(_int Done -1 0 43(_arch(_uni))))
		(_sig(_int Init -1 0 43(_arch(_uni))))
		(_sig(_int Shift -1 0 43(_arch(_uni))))
		(_sig(_int Add -1 0 43(_arch(_uni))))
		(_sig(_int Stop -1 0 43(_arch(_uni))))
		(_sig(_int ENA -1 0 44(_arch(_uni((i 1))))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000053 55 1432          1730086259067 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1730086259068 2024.10.28 00:30:59)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 898ed98786dedb9f8c8e9fd3de8f8d8f8f8f8f8f8d)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1174          1730086259079 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1730086259080 2024.10.28 00:30:59)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 989ec89795cecf8f9f9bdec2cd9e9e9e9e9f9c9e9d)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 24(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2518          1730086259093 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730086259094 2024.10.28 00:30:59)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code a8afafffa1fef8beaaacb0f7f1aefbaea9afacaeab)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1730086259099 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1730086259100 2024.10.28 00:30:59)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code a8aef8ffa5feffbfaeafeef2aaaea9afacaeabaea0)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 20(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 20(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 701           1730086259116 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 0 5))
	(_version vf5)
	(_time 1730086259117 2024.10.28 00:30:59)
	(_source(\../src/Full_adder.vhd\))
	(_parameters tan)
	(_code b7b0e5e2b5e0b0a1e4b9a6ede2b1b3b1b2b0b5b1b1)
	(_ent
		(_time 1725922142697)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1559          1730086259129 driver
(_unit VHDL(test_sumador 0 5(driver 0 12))
	(_version vf5)
	(_time 1730086259130 2024.10.28 00:30:59)
	(_source(\../src/TestA_Full_adder.vhd\))
	(_parameters tan)
	(_code c7c19792c59190d0c1c4819c95c0c2c193c1c6c1c3)
	(_ent
		(_time 1725922142726)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 14(_ent (_in))))
				(_port(_int Y -1 0 14(_ent (_in))))
				(_port(_int Cin -1 0 14(_ent (_in))))
				(_port(_int Cout -1 0 14(_ent (_out))))
				(_port(_int Sum -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst uut 0 18(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 16(_arch(_uni))))
		(_sig(_int Y -1 0 16(_arch(_uni))))
		(_sig(_int Cin -1 0 16(_arch(_uni))))
		(_sig(_int Cout -1 0 16(_arch(_uni))))
		(_sig(_int Sum -1 0 16(_arch(_uni))))
		(_type(_int Entry 0 20(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 24(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 25(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1777          1730086259144 Behave_1
(_unit VHDL(test_16 0 6(behave_1 0 12))
	(_version vf5)
	(_time 1730086259145 2024.10.28 00:30:59)
	(_source(\../src/TestB_Full_adder.vhd\))
	(_parameters tan)
	(_code d7d18785d58180c0d1d5918887d4d1d0d3d1d2d0d4)
	(_ent
		(_time 1725922142762)
	)
	(_block Blck_Test_1 0 21
		(_object
			(_sig(_int GUARD -3 0 21(_arch(_uni(_code 8)))))
			(_prcs
				(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__24(_arch 1 0 24(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__25(_arch 2 0 25(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 28
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 29(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 28(_arch(_uni(_code 9)))))
			(_prcs
				(line__28(_arch 3 0 28(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__31(_arch 4 0 31(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__32(_arch 5 0 32(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 13(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 15(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 16(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 17(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 18(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 35(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 42(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1868          1730086259159 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730086259160 2024.10.28 00:30:59)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code e6e1b3b5e4b1b6f0e2e9f4b9bfe0e7e0e2e0e2e0e3)
	(_ent
		(_time 1727362308084)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1382          1730086259175 Driver
(_unit VHDL(test_adder8 0 7(driver 0 9))
	(_version vf5)
	(_time 1730086259176 2024.10.28 00:30:59)
	(_source(\../src/Test_Adder8.vhd\))
	(_parameters tan)
	(_code f6f0a6a6f5a0a1e1f3a2b0aca6f0f2f0f2f0f3f1f4)
	(_ent
		(_time 1727362308118)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 11(_ent (_in))))
				(_port(_int B 0 0 11(_ent (_in))))
				(_port(_int Cin -1 0 11(_ent (_in))))
				(_port(_int Cout -1 0 11(_ent (_out))))
				(_port(_int Sum 0 0 11(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 16(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 11(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 13(_arch(_uni))))
		(_sig(_int B 1 0 13(_arch(_uni))))
		(_sig(_int Sum 1 0 13(_arch(_uni))))
		(_sig(_int Cin -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 14(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 18(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 17(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1303          1730086259190 Behavior
(_unit VHDL(shiftn 0 1(behavior 0 15))
	(_version vf5)
	(_time 1730086259191 2024.10.28 00:30:59)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code 0600500008515b100207125c020105000e000f0000)
	(_ent
		(_time 1730083785013)
	)
	(_object
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int CLR -1 0 3(_ent(_in))))
		(_port(_int LD -1 0 4(_ent(_in))))
		(_port(_int SH -1 0 5(_ent(_in))))
		(_port(_int DIR -1 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 7(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 8(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 8(_ent(_out))))
		(_type(_int InBits 0 18(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 19(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 0 20(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 20(_prcs 1)))
		(_prcs
			(line__10(_ent 0 0 10(_assertion(_mon))))
			(Shifter(_arch 1 0 17(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1569          1730086259214 Driver
(_unit VHDL(test_shiftn 0 3(driver 0 5))
	(_version vf5)
	(_time 1730086259215 2024.10.28 00:30:59)
	(_source(\../src/Test_ShiftN.vhd\))
	(_parameters tan)
	(_code 15134412154342021312534e47131d131c13131211)
	(_ent
		(_time 1730083937678)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 7(_ent (_in))))
				(_port(_int CLR -1 0 7(_ent (_in))))
				(_port(_int LD -1 0 7(_ent (_in))))
				(_port(_int SH -1 0 8(_ent (_in))))
				(_port(_int DIR -1 0 8(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 9(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 9(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 15(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 0 11(_arch(_uni))))
		(_sig(_int CLR -1 0 11(_arch(_uni))))
		(_sig(_int LD -1 0 11(_arch(_uni))))
		(_sig(_int SH -1 0 11(_arch(_uni))))
		(_sig(_int DIR -1 0 11(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 12(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 12(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 13(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 13(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 16(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1164          1730086259228 FSM
(_unit VHDL(controller 0 1(fsm 0 6))
	(_version vf5)
	(_time 1730086259229 2024.10.28 00:30:59)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 2522732176722432232b377f222376237623202227)
	(_ent
		(_time 1730080932643)
	)
	(_object
		(_port(_int STB -1 0 2(_ent(_in))))
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int LSB -1 0 2(_ent(_in))))
		(_port(_int Stop -1 0 2(_ent(_in))))
		(_port(_int Init -1 0 3(_ent(_out))))
		(_port(_int Shift -1 0 3(_ent(_out))))
		(_port(_int Add -1 0 3(_ent(_out))))
		(_port(_int Done -1 0 3(_ent(_out))))
		(_type(_int States 0 7(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 8(_arch(_uni((i 4))))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(4))(_sens(8)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(6))(_sens(8)))))
			(line__13(_arch 2 0 13(_assignment(_trgt(5))(_sens(8)))))
			(line__14(_arch 3 0 14(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 17(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1754          1730086259243 Driver
(_unit VHDL(test_controller 0 7(driver 0 9))
	(_version vf5)
	(_time 1730086259244 2024.10.28 00:30:59)
	(_source(\../src/Test_Controller.vhd\))
	(_parameters tan)
	(_code 34326531356263233164726e663262326133303336)
	(_ent
		(_time 1730081938933)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int LSB -1 0 11(_ent (_in))))
				(_port(_int Stop -1 0 11(_ent (_in))))
				(_port(_int Init -1 0 12(_ent (_out))))
				(_port(_int Shift -1 0 12(_ent (_out))))
				(_port(_int Add -1 0 12(_ent (_out))))
				(_port(_int Done -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 17(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 14(_arch(_uni))))
		(_sig(_int LSB -1 0 14(_arch(_uni))))
		(_sig(_int Done -1 0 14(_arch(_uni))))
		(_sig(_int Init -1 0 14(_arch(_uni))))
		(_sig(_int Shift -1 0 14(_arch(_uni))))
		(_sig(_int Add -1 0 14(_arch(_uni))))
		(_sig(_int Stop -1 0 14(_arch(_uni))))
		(_sig(_int CLK -1 0 15(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 15(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 21(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 18(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 19(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 20(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000036 55 683 1730082391316 utils
(_unit VHDL(utils 0 1(utils 0 9))
	(_version vf5)
	(_time 1730086259257 2024.10.28 00:30:59)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code 4442144744131952154b571f104340424d42174347)
	(_ent
		(_time 1730082391316)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 10(_ent(_proc)))
			(_int Convert 1 0 18(_ent(_func)))
			(_int Convert 2 0 29(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1061          1730086259280 Driver
(_unit VHDL(test_utils 0 11(driver 0 15))
	(_version vf5)
	(_time 1730086259281 2024.10.28 00:30:59)
	(_source(\../src/Test_Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code 6365326365353474666e2538376467656a65306460)
	(_ent
		(_time 1730081956185)
	)
	(_object
		(_sig(_int N -1 0 16(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 17(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 17(_arch(_uni))))
		(_sig(_int C -2 0 18(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 22(_procedure_call(_trgt(2)))))
			(line__24(_arch 1 0 24(_prcs(_wait_for)(_trgt(1)))))
			(line__33(_arch 2 0 33(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000053 55 1432          1730087339054 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1730087339055 2024.10.28 00:48:59)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 3936353c366e6b2f3c3e2f636e3f3d3f3f3f3f3f3d)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1174          1730087339070 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1730087339071 2024.10.28 00:48:59)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 4947454b451f1e5e4e4a0f131c4f4f4f4f4e4d4f4c)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 24(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2518          1730087339095 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730087339096 2024.10.28 00:48:59)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 68673368613e387e6a6c7037316e3b6e696f6c6e6b)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1730087339101 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1730087339102 2024.10.28 00:48:59)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code 68666468653e3f7f6e6f2e326a6e696f6c6e6b6e60)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 20(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 20(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 701           1730087339112 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 0 5))
	(_version vf5)
	(_time 1730087339113 2024.10.28 00:48:59)
	(_source(\../src/Full_adder.vhd\))
	(_parameters tan)
	(_code 77787977752070612479662d227173717270757171)
	(_ent
		(_time 1725922142697)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1559          1730087339127 driver
(_unit VHDL(test_sumador 0 5(driver 0 12))
	(_version vf5)
	(_time 1730087339128 2024.10.28 00:48:59)
	(_source(\../src/TestA_Full_adder.vhd\))
	(_parameters tan)
	(_code 87898b8985d1d0908184c1dcd5808281d381868183)
	(_ent
		(_time 1725922142726)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 14(_ent (_in))))
				(_port(_int Y -1 0 14(_ent (_in))))
				(_port(_int Cin -1 0 14(_ent (_in))))
				(_port(_int Cout -1 0 14(_ent (_out))))
				(_port(_int Sum -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst uut 0 18(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 16(_arch(_uni))))
		(_sig(_int Y -1 0 16(_arch(_uni))))
		(_sig(_int Cin -1 0 16(_arch(_uni))))
		(_sig(_int Cout -1 0 16(_arch(_uni))))
		(_sig(_int Sum -1 0 16(_arch(_uni))))
		(_type(_int Entry 0 20(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 24(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 25(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1777          1730087339145 Behave_1
(_unit VHDL(test_16 0 6(behave_1 0 12))
	(_version vf5)
	(_time 1730087339146 2024.10.28 00:48:59)
	(_source(\../src/TestB_Full_adder.vhd\))
	(_parameters tan)
	(_code 97999b9895c1c0809195d1c8c79491909391929094)
	(_ent
		(_time 1725922142762)
	)
	(_block Blck_Test_1 0 21
		(_object
			(_sig(_int GUARD -3 0 21(_arch(_uni(_code 8)))))
			(_prcs
				(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__24(_arch 1 0 24(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__25(_arch 2 0 25(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 28
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 29(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 28(_arch(_uni(_code 9)))))
			(_prcs
				(line__28(_arch 3 0 28(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__31(_arch 4 0 31(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__32(_arch 5 0 32(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 13(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 15(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 16(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 17(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 18(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 35(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 42(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1868          1730087339160 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730087339161 2024.10.28 00:48:59)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code a6a9aff1a4f1f6b0a2a9b4f9ffa0a7a0a2a0a2a0a3)
	(_ent
		(_time 1727362308084)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1382          1730087339174 Driver
(_unit VHDL(test_adder8 0 7(driver 0 9))
	(_version vf5)
	(_time 1730087339175 2024.10.28 00:48:59)
	(_source(\../src/Test_Adder8.vhd\))
	(_parameters tan)
	(_code b6b8bae2b5e0e1a1b3e2f0ece6b0b2b0b2b0b3b1b4)
	(_ent
		(_time 1727362308118)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 11(_ent (_in))))
				(_port(_int B 0 0 11(_ent (_in))))
				(_port(_int Cin -1 0 11(_ent (_in))))
				(_port(_int Cout -1 0 11(_ent (_out))))
				(_port(_int Sum 0 0 11(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 16(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 11(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 13(_arch(_uni))))
		(_sig(_int B 1 0 13(_arch(_uni))))
		(_sig(_int Sum 1 0 13(_arch(_uni))))
		(_sig(_int Cin -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 14(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 18(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 17(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1303          1730087339190 Behavior
(_unit VHDL(shiftn 0 1(behavior 0 15))
	(_version vf5)
	(_time 1730087339191 2024.10.28 00:48:59)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code c6c8cd93c8919bd0c2c7d29cc2c1c5c0cec0cfc0c0)
	(_ent
		(_time 1730083785013)
	)
	(_object
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int CLR -1 0 3(_ent(_in))))
		(_port(_int LD -1 0 4(_ent(_in))))
		(_port(_int SH -1 0 5(_ent(_in))))
		(_port(_int DIR -1 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 7(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 8(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 8(_ent(_out))))
		(_type(_int InBits 0 18(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 19(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 0 20(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 20(_prcs 1)))
		(_prcs
			(line__10(_ent 0 0 10(_assertion(_mon))))
			(Shifter(_arch 1 0 17(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1569          1730087339213 Driver
(_unit VHDL(test_shiftn 0 3(driver 0 5))
	(_version vf5)
	(_time 1730087339214 2024.10.28 00:48:59)
	(_source(\../src/Test_ShiftN.vhd\))
	(_parameters tan)
	(_code d5dbd987d58382c2d3d2938e87d3ddd3dcd3d3d2d1)
	(_ent
		(_time 1730083937678)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 7(_ent (_in))))
				(_port(_int CLR -1 0 7(_ent (_in))))
				(_port(_int LD -1 0 7(_ent (_in))))
				(_port(_int SH -1 0 8(_ent (_in))))
				(_port(_int DIR -1 0 8(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 9(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 9(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 15(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 0 11(_arch(_uni))))
		(_sig(_int CLR -1 0 11(_arch(_uni))))
		(_sig(_int LD -1 0 11(_arch(_uni))))
		(_sig(_int SH -1 0 11(_arch(_uni))))
		(_sig(_int DIR -1 0 11(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 12(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 12(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 13(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 13(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 16(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1164          1730087339227 FSM
(_unit VHDL(controller 0 1(fsm 0 6))
	(_version vf5)
	(_time 1730087339228 2024.10.28 00:48:59)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code e5eaeeb6b6b2e4f2e3ebf7bfe2e3b6e3b6e3e0e2e7)
	(_ent
		(_time 1730080932643)
	)
	(_object
		(_port(_int STB -1 0 2(_ent(_in))))
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int LSB -1 0 2(_ent(_in))))
		(_port(_int Stop -1 0 2(_ent(_in))))
		(_port(_int Init -1 0 3(_ent(_out))))
		(_port(_int Shift -1 0 3(_ent(_out))))
		(_port(_int Add -1 0 3(_ent(_out))))
		(_port(_int Done -1 0 3(_ent(_out))))
		(_type(_int States 0 7(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 8(_arch(_uni((i 4))))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(4))(_sens(8)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(6))(_sens(8)))))
			(line__13(_arch 2 0 13(_assignment(_trgt(5))(_sens(8)))))
			(line__14(_arch 3 0 14(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 17(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1754          1730087339241 Driver
(_unit VHDL(test_controller 0 7(driver 0 9))
	(_version vf5)
	(_time 1730087339242 2024.10.28 00:48:59)
	(_source(\../src/Test_Controller.vhd\))
	(_parameters tan)
	(_code f4faf8a4f5a2a3e3f1a4b2aea6f2a2f2a1f3f0f3f6)
	(_ent
		(_time 1730081938933)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int LSB -1 0 11(_ent (_in))))
				(_port(_int Stop -1 0 11(_ent (_in))))
				(_port(_int Init -1 0 12(_ent (_out))))
				(_port(_int Shift -1 0 12(_ent (_out))))
				(_port(_int Add -1 0 12(_ent (_out))))
				(_port(_int Done -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 17(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 14(_arch(_uni))))
		(_sig(_int LSB -1 0 14(_arch(_uni))))
		(_sig(_int Done -1 0 14(_arch(_uni))))
		(_sig(_int Init -1 0 14(_arch(_uni))))
		(_sig(_int Shift -1 0 14(_arch(_uni))))
		(_sig(_int Add -1 0 14(_arch(_uni))))
		(_sig(_int Stop -1 0 14(_arch(_uni))))
		(_sig(_int CLK -1 0 15(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 15(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 21(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 18(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 19(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 20(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000036 55 683 1730082391316 utils
(_unit VHDL(utils 0 1(utils 0 9))
	(_version vf5)
	(_time 1730087339256 2024.10.28 00:48:59)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code 040a080304535912550b175f500300020d02570307)
	(_ent
		(_time 1730082391316)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 10(_ent(_proc)))
			(_int Convert 1 0 18(_ent(_func)))
			(_int Convert 2 0 29(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1061          1730087339289 Driver
(_unit VHDL(test_utils 0 11(driver 0 15))
	(_version vf5)
	(_time 1730087339290 2024.10.28 00:48:59)
	(_source(\../src/Test_Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code 232d2e2725757434262e6578772427252a25702420)
	(_ent
		(_time 1730081956185)
	)
	(_object
		(_sig(_int N -1 0 16(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 17(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 17(_arch(_uni))))
		(_sig(_int C -2 0 18(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 22(_procedure_call(_trgt(2)))))
			(line__24(_arch 1 0 24(_prcs(_wait_for)(_trgt(1)))))
			(line__33(_arch 2 0 33(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000053 55 1432          1730087405872 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1730087405873 2024.10.28 00:50:05)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 454a1547461217534042531f124341434343434341)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1174          1730087405888 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1730087405889 2024.10.28 00:50:05)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 555b0556550302425256130f005353535352515350)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 24(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2518          1730087405901 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730087405902 2024.10.28 00:50:05)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 555a52565103054357514d0a0c5306535452515356)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1730087405907 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1730087405908 2024.10.28 00:50:05)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code 646a3464653233736263223e66626563606267626c)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 20(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 20(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 701           1730087405920 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 0 5))
	(_version vf5)
	(_time 1730087405921 2024.10.28 00:50:05)
	(_source(\../src/Full_adder.vhd\))
	(_parameters tan)
	(_code 747b267475237362277a652e217270727173767272)
	(_ent
		(_time 1725922142697)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1559          1730087405933 driver
(_unit VHDL(test_sumador 0 5(driver 0 12))
	(_version vf5)
	(_time 1730087405934 2024.10.28 00:50:05)
	(_source(\../src/TestA_Full_adder.vhd\))
	(_parameters tan)
	(_code 848ad48a85d2d3938287c2dfd6838182d082858280)
	(_ent
		(_time 1725922142726)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 14(_ent (_in))))
				(_port(_int Y -1 0 14(_ent (_in))))
				(_port(_int Cin -1 0 14(_ent (_in))))
				(_port(_int Cout -1 0 14(_ent (_out))))
				(_port(_int Sum -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst uut 0 18(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 16(_arch(_uni))))
		(_sig(_int Y -1 0 16(_arch(_uni))))
		(_sig(_int Cin -1 0 16(_arch(_uni))))
		(_sig(_int Cout -1 0 16(_arch(_uni))))
		(_sig(_int Sum -1 0 16(_arch(_uni))))
		(_type(_int Entry 0 20(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 24(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 25(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1777          1730087405948 Behave_1
(_unit VHDL(test_16 0 6(behave_1 0 12))
	(_version vf5)
	(_time 1730087405949 2024.10.28 00:50:05)
	(_source(\../src/TestB_Full_adder.vhd\))
	(_parameters tan)
	(_code 848ad48a85d2d3938286c2dbd48782838082818387)
	(_ent
		(_time 1725922142762)
	)
	(_block Blck_Test_1 0 21
		(_object
			(_sig(_int GUARD -3 0 21(_arch(_uni(_code 8)))))
			(_prcs
				(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__24(_arch 1 0 24(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__25(_arch 2 0 25(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 28
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 29(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 28(_arch(_uni(_code 9)))))
			(_prcs
				(line__28(_arch 3 0 28(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__31(_arch 4 0 31(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__32(_arch 5 0 32(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 13(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 15(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 16(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 17(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 18(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 35(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 42(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1868          1730087405963 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730087405964 2024.10.28 00:50:05)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code 939cc69c94c4c385979c81ccca9592959795979596)
	(_ent
		(_time 1727362308084)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1382          1730087405978 Driver
(_unit VHDL(test_adder8 0 7(driver 0 9))
	(_version vf5)
	(_time 1730087405979 2024.10.28 00:50:05)
	(_source(\../src/Test_Adder8.vhd\))
	(_parameters tan)
	(_code a3adf3f4a5f5f4b4a6f7e5f9f3a5a7a5a7a5a6a4a1)
	(_ent
		(_time 1727362308118)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 11(_ent (_in))))
				(_port(_int B 0 0 11(_ent (_in))))
				(_port(_int Cin -1 0 11(_ent (_in))))
				(_port(_int Cout -1 0 11(_ent (_out))))
				(_port(_int Sum 0 0 11(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 16(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 11(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 13(_arch(_uni))))
		(_sig(_int B 1 0 13(_arch(_uni))))
		(_sig(_int Sum 1 0 13(_arch(_uni))))
		(_sig(_int Cin -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 14(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 18(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 17(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1303          1730087405995 Behavior
(_unit VHDL(shiftn 0 1(behavior 0 15))
	(_version vf5)
	(_time 1730087405996 2024.10.28 00:50:05)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code b2bce5e6b8e5efa4b6b3a6e8b6b5b1b4bab4bbb4b4)
	(_ent
		(_time 1730083785013)
	)
	(_object
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int CLR -1 0 3(_ent(_in))))
		(_port(_int LD -1 0 4(_ent(_in))))
		(_port(_int SH -1 0 5(_ent(_in))))
		(_port(_int DIR -1 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 7(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 8(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 8(_ent(_out))))
		(_type(_int InBits 0 18(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 19(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 0 20(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 20(_prcs 1)))
		(_prcs
			(line__10(_ent 0 0 10(_assertion(_mon))))
			(Shifter(_arch 1 0 17(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1569          1730087406020 Driver
(_unit VHDL(test_shiftn 0 3(driver 0 5))
	(_version vf5)
	(_time 1730087406021 2024.10.28 00:50:06)
	(_source(\../src/Test_ShiftN.vhd\))
	(_parameters tan)
	(_code d2dc8280d58485c5d4d5948980d4dad4dbd4d4d5d6)
	(_ent
		(_time 1730083937678)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 7(_ent (_in))))
				(_port(_int CLR -1 0 7(_ent (_in))))
				(_port(_int LD -1 0 7(_ent (_in))))
				(_port(_int SH -1 0 8(_ent (_in))))
				(_port(_int DIR -1 0 8(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 9(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 9(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 15(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 0 11(_arch(_uni))))
		(_sig(_int CLR -1 0 11(_arch(_uni))))
		(_sig(_int LD -1 0 11(_arch(_uni))))
		(_sig(_int SH -1 0 11(_arch(_uni))))
		(_sig(_int DIR -1 0 11(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 12(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 12(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 13(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 13(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 16(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1164          1730087406035 FSM
(_unit VHDL(controller 0 1(fsm 0 6))
	(_version vf5)
	(_time 1730087406036 2024.10.28 00:50:06)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code e1eeb6b2b6b6e0f6e7eff3bbe6e7b2e7b2e7e4e6e3)
	(_ent
		(_time 1730080932643)
	)
	(_object
		(_port(_int STB -1 0 2(_ent(_in))))
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int LSB -1 0 2(_ent(_in))))
		(_port(_int Stop -1 0 2(_ent(_in))))
		(_port(_int Init -1 0 3(_ent(_out))))
		(_port(_int Shift -1 0 3(_ent(_out))))
		(_port(_int Add -1 0 3(_ent(_out))))
		(_port(_int Done -1 0 3(_ent(_out))))
		(_type(_int States 0 7(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 8(_arch(_uni((i 4))))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(4))(_sens(8)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(6))(_sens(8)))))
			(line__13(_arch 2 0 13(_assignment(_trgt(5))(_sens(8)))))
			(line__14(_arch 3 0 14(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 17(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1754          1730087406059 Driver
(_unit VHDL(test_controller 0 7(driver 0 9))
	(_version vf5)
	(_time 1730087406060 2024.10.28 00:50:06)
	(_source(\../src/Test_Controller.vhd\))
	(_parameters tan)
	(_code 010f5007055756160451475b530757075406050603)
	(_ent
		(_time 1730081938933)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int LSB -1 0 11(_ent (_in))))
				(_port(_int Stop -1 0 11(_ent (_in))))
				(_port(_int Init -1 0 12(_ent (_out))))
				(_port(_int Shift -1 0 12(_ent (_out))))
				(_port(_int Add -1 0 12(_ent (_out))))
				(_port(_int Done -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 17(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 14(_arch(_uni))))
		(_sig(_int LSB -1 0 14(_arch(_uni))))
		(_sig(_int Done -1 0 14(_arch(_uni))))
		(_sig(_int Init -1 0 14(_arch(_uni))))
		(_sig(_int Shift -1 0 14(_arch(_uni))))
		(_sig(_int Add -1 0 14(_arch(_uni))))
		(_sig(_int Stop -1 0 14(_arch(_uni))))
		(_sig(_int CLK -1 0 15(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 15(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 21(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 18(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 19(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 20(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000036 55 683 1730082391316 utils
(_unit VHDL(utils 0 1(utils 0 9))
	(_version vf5)
	(_time 1730087406073 2024.10.28 00:50:06)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code 101e401614474d06411f034b441714161916431713)
	(_ent
		(_time 1730082391316)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 10(_ent(_proc)))
			(_int Convert 1 0 18(_ent(_func)))
			(_int Convert 2 0 29(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1061          1730087406097 Driver
(_unit VHDL(test_utils 0 11(driver 0 15))
	(_version vf5)
	(_time 1730087406098 2024.10.28 00:50:06)
	(_source(\../src/Test_Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code 202e712425767737252d667b742724262926732723)
	(_ent
		(_time 1730081956185)
	)
	(_object
		(_sig(_int N -1 0 16(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 17(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 17(_arch(_uni))))
		(_sig(_int C -2 0 18(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 22(_procedure_call(_trgt(2)))))
			(line__24(_arch 1 0 24(_prcs(_wait_for)(_trgt(1)))))
			(line__33(_arch 2 0 33(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000053 55 1432          1730087490689 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1730087490690 2024.10.28 00:51:30)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 92c19e9d96c5c084979584c8c59496949494949496)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1174          1730087490705 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1730087490706 2024.10.28 00:51:30)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code a1f3adf6a5f7f6b6a6a2e7fbf4a7a7a7a7a6a5a7a4)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 24(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2518          1730087490721 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730087490722 2024.10.28 00:51:30)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code b1e2eae5b1e7e1a7b3b5a9eee8b7e2b7b0b6b5b7b2)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1730087490727 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1730087490728 2024.10.28 00:51:30)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code b1e3bde5b5e7e6a6b7b6f7ebb3b7b0b6b5b7b2b7b9)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 20(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 20(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 701           1730087490745 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 0 5))
	(_version vf5)
	(_time 1730087490746 2024.10.28 00:51:30)
	(_source(\../src/Full_adder.vhd\))
	(_parameters tan)
	(_code c093ce94c597c7d693ced19a95c6c4c6c5c7c2c6c6)
	(_ent
		(_time 1725922142697)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1559          1730087490758 driver
(_unit VHDL(test_sumador 0 5(driver 0 12))
	(_version vf5)
	(_time 1730087490759 2024.10.28 00:51:30)
	(_source(\../src/TestA_Full_adder.vhd\))
	(_parameters tan)
	(_code d082dc82d58687c7d6d3968b82d7d5d684d6d1d6d4)
	(_ent
		(_time 1725922142726)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 14(_ent (_in))))
				(_port(_int Y -1 0 14(_ent (_in))))
				(_port(_int Cin -1 0 14(_ent (_in))))
				(_port(_int Cout -1 0 14(_ent (_out))))
				(_port(_int Sum -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst uut 0 18(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 16(_arch(_uni))))
		(_sig(_int Y -1 0 16(_arch(_uni))))
		(_sig(_int Cin -1 0 16(_arch(_uni))))
		(_sig(_int Cout -1 0 16(_arch(_uni))))
		(_sig(_int Sum -1 0 16(_arch(_uni))))
		(_type(_int Entry 0 20(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 24(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 25(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1777          1730087490773 Behave_1
(_unit VHDL(test_16 0 6(behave_1 0 12))
	(_version vf5)
	(_time 1730087490774 2024.10.28 00:51:30)
	(_source(\../src/TestB_Full_adder.vhd\))
	(_parameters tan)
	(_code e0b2ecb3e5b6b7f7e6e2a6bfb0e3e6e7e4e6e5e7e3)
	(_ent
		(_time 1725922142762)
	)
	(_block Blck_Test_1 0 21
		(_object
			(_sig(_int GUARD -3 0 21(_arch(_uni(_code 8)))))
			(_prcs
				(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__24(_arch 1 0 24(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__25(_arch 2 0 25(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 28
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 29(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 28(_arch(_uni(_code 9)))))
			(_prcs
				(line__28(_arch 3 0 28(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__31(_arch 4 0 31(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__32(_arch 5 0 32(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 13(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 15(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 16(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 17(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 18(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 35(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 42(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1868          1730087490788 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730087490789 2024.10.28 00:51:30)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code efbce6bcbdb8bff9ebe0fdb0b6e9eee9ebe9ebe9ea)
	(_ent
		(_time 1727362308084)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1382          1730087490803 Driver
(_unit VHDL(test_adder8 0 7(driver 0 9))
	(_version vf5)
	(_time 1730087490804 2024.10.28 00:51:30)
	(_source(\../src/Test_Adder8.vhd\))
	(_parameters tan)
	(_code ffadf3afaca9a8e8faabb9a5aff9fbf9fbf9faf8fd)
	(_ent
		(_time 1727362308118)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 11(_ent (_in))))
				(_port(_int B 0 0 11(_ent (_in))))
				(_port(_int Cin -1 0 11(_ent (_in))))
				(_port(_int Cout -1 0 11(_ent (_out))))
				(_port(_int Sum 0 0 11(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 16(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 11(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 13(_arch(_uni))))
		(_sig(_int B 1 0 13(_arch(_uni))))
		(_sig(_int Sum 1 0 13(_arch(_uni))))
		(_sig(_int Cin -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 14(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 18(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 17(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1303          1730087490824 Behavior
(_unit VHDL(shiftn 0 1(behavior 0 15))
	(_version vf5)
	(_time 1730087490825 2024.10.28 00:51:30)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code 1e4c1419434943081a1f0a441a191d181618171818)
	(_ent
		(_time 1730083785013)
	)
	(_object
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int CLR -1 0 3(_ent(_in))))
		(_port(_int LD -1 0 4(_ent(_in))))
		(_port(_int SH -1 0 5(_ent(_in))))
		(_port(_int DIR -1 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 7(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 8(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 8(_ent(_out))))
		(_type(_int InBits 0 18(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 19(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 0 20(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 20(_prcs 1)))
		(_prcs
			(line__10(_ent 0 0 10(_assertion(_mon))))
			(Shifter(_arch 1 0 17(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1569          1730087490847 Driver
(_unit VHDL(test_shiftn 0 3(driver 0 5))
	(_version vf5)
	(_time 1730087490848 2024.10.28 00:51:30)
	(_source(\../src/Test_ShiftN.vhd\))
	(_parameters tan)
	(_code 2e7c232a7e787939282968757c282628272828292a)
	(_ent
		(_time 1730083937678)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 7(_ent (_in))))
				(_port(_int CLR -1 0 7(_ent (_in))))
				(_port(_int LD -1 0 7(_ent (_in))))
				(_port(_int SH -1 0 8(_ent (_in))))
				(_port(_int DIR -1 0 8(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 9(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 9(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 15(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 0 11(_arch(_uni))))
		(_sig(_int CLR -1 0 11(_arch(_uni))))
		(_sig(_int LD -1 0 11(_arch(_uni))))
		(_sig(_int SH -1 0 11(_arch(_uni))))
		(_sig(_int DIR -1 0 11(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 12(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 12(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 13(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 13(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 16(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1164          1730087490861 FSM
(_unit VHDL(controller 0 1(fsm 0 6))
	(_version vf5)
	(_time 1730087490862 2024.10.28 00:51:30)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 3d6e37383f6a3c2a3b332f673a3b6e3b6e3b383a3f)
	(_ent
		(_time 1730080932643)
	)
	(_object
		(_port(_int STB -1 0 2(_ent(_in))))
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int LSB -1 0 2(_ent(_in))))
		(_port(_int Stop -1 0 2(_ent(_in))))
		(_port(_int Init -1 0 3(_ent(_out))))
		(_port(_int Shift -1 0 3(_ent(_out))))
		(_port(_int Add -1 0 3(_ent(_out))))
		(_port(_int Done -1 0 3(_ent(_out))))
		(_type(_int States 0 7(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 8(_arch(_uni((i 4))))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(4))(_sens(8)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(6))(_sens(8)))))
			(line__13(_arch 2 0 13(_assignment(_trgt(5))(_sens(8)))))
			(line__14(_arch 3 0 14(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 17(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1754          1730087490876 Driver
(_unit VHDL(test_controller 0 7(driver 0 9))
	(_version vf5)
	(_time 1730087490877 2024.10.28 00:51:30)
	(_source(\../src/Test_Controller.vhd\))
	(_parameters tan)
	(_code 4d1f404f1c1b1a5a481d0b171f4b1b4b184a494a4f)
	(_ent
		(_time 1730081938933)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int LSB -1 0 11(_ent (_in))))
				(_port(_int Stop -1 0 11(_ent (_in))))
				(_port(_int Init -1 0 12(_ent (_out))))
				(_port(_int Shift -1 0 12(_ent (_out))))
				(_port(_int Add -1 0 12(_ent (_out))))
				(_port(_int Done -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 17(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 14(_arch(_uni))))
		(_sig(_int LSB -1 0 14(_arch(_uni))))
		(_sig(_int Done -1 0 14(_arch(_uni))))
		(_sig(_int Init -1 0 14(_arch(_uni))))
		(_sig(_int Shift -1 0 14(_arch(_uni))))
		(_sig(_int Add -1 0 14(_arch(_uni))))
		(_sig(_int Stop -1 0 14(_arch(_uni))))
		(_sig(_int CLK -1 0 15(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 15(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 21(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 18(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 19(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 20(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000036 55 683 1730082391316 utils
(_unit VHDL(utils 0 1(utils 0 9))
	(_version vf5)
	(_time 1730087490892 2024.10.28 00:51:30)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code 5d0f515f0d0a004b0c524e06095a595b545b0e5a5e)
	(_ent
		(_time 1730082391316)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 10(_ent(_proc)))
			(_int Convert 1 0 18(_ent(_func)))
			(_int Convert 2 0 29(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1061          1730087490916 Driver
(_unit VHDL(test_utils 0 11(driver 0 15))
	(_version vf5)
	(_time 1730087490917 2024.10.28 00:51:30)
	(_source(\../src/Test_Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code 6c3e616c3a3a3b7b69612a37386b686a656a3f6b6f)
	(_ent
		(_time 1730081956185)
	)
	(_object
		(_sig(_int N -1 0 16(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 17(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 17(_arch(_uni))))
		(_sig(_int C -2 0 18(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 22(_procedure_call(_trgt(2)))))
			(line__24(_arch 1 0 24(_prcs(_wait_for)(_trgt(1)))))
			(line__33(_arch 2 0 33(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000053 55 1432          1730087502848 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1730087502849 2024.10.28 00:51:42)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 0e0902085d595c180b09185459080a08080808080a)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1174          1730087502864 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1730087502865 2024.10.28 00:51:42)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 1d1b111a4c4b4a0a1a1e5b47481b1b1b1b1a191b18)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 24(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2518          1730087502886 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730087502887 2024.10.28 00:51:42)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 2d2a7629787b7d3b2f293572742b7e2b2c2a292b2e)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1730087502892 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1730087502893 2024.10.28 00:51:42)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code 3d3b31386c6b6a2a3b3a7b673f3b3c3a393b3e3b35)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 20(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 20(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 701           1730087502912 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 0 5))
	(_version vf5)
	(_time 1730087502913 2024.10.28 00:51:42)
	(_source(\../src/Full_adder.vhd\))
	(_parameters tan)
	(_code 4c4b424f1a1b4b5a1f425d16194a484a494b4e4a4a)
	(_ent
		(_time 1725922142697)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1559          1730087502927 driver
(_unit VHDL(test_sumador 0 5(driver 0 12))
	(_version vf5)
	(_time 1730087502928 2024.10.28 00:51:42)
	(_source(\../src/TestA_Full_adder.vhd\))
	(_parameters tan)
	(_code 5c5a505f0a0a0b4b5a5f1a070e5b595a085a5d5a58)
	(_ent
		(_time 1725922142726)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 14(_ent (_in))))
				(_port(_int Y -1 0 14(_ent (_in))))
				(_port(_int Cin -1 0 14(_ent (_in))))
				(_port(_int Cout -1 0 14(_ent (_out))))
				(_port(_int Sum -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst uut 0 18(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 16(_arch(_uni))))
		(_sig(_int Y -1 0 16(_arch(_uni))))
		(_sig(_int Cin -1 0 16(_arch(_uni))))
		(_sig(_int Cout -1 0 16(_arch(_uni))))
		(_sig(_int Sum -1 0 16(_arch(_uni))))
		(_type(_int Entry 0 20(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 24(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 25(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1777          1730087502942 Behave_1
(_unit VHDL(test_16 0 6(behave_1 0 12))
	(_version vf5)
	(_time 1730087502943 2024.10.28 00:51:42)
	(_source(\../src/TestB_Full_adder.vhd\))
	(_parameters tan)
	(_code 6c6a606c3a3a3b7b6a6e2a333c6f6a6b686a696b6f)
	(_ent
		(_time 1725922142762)
	)
	(_block Blck_Test_1 0 21
		(_object
			(_sig(_int GUARD -3 0 21(_arch(_uni(_code 8)))))
			(_prcs
				(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__24(_arch 1 0 24(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__25(_arch 2 0 25(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 28
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 29(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 28(_arch(_uni(_code 9)))))
			(_prcs
				(line__28(_arch 3 0 28(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__31(_arch 4 0 31(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__32(_arch 5 0 32(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 13(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 15(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 16(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 17(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 18(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 35(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 42(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1868          1730087502957 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730087502958 2024.10.28 00:51:42)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code 7b7c727a2d2c2b6d7f746924227d7a7d7f7d7f7d7e)
	(_ent
		(_time 1727362308084)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1382          1730087502972 Driver
(_unit VHDL(test_adder8 0 7(driver 0 9))
	(_version vf5)
	(_time 1730087502973 2024.10.28 00:51:42)
	(_source(\../src/Test_Adder8.vhd\))
	(_parameters tan)
	(_code 8b8d8785dcdddc9c8edfcdd1db8d8f8d8f8d8e8c89)
	(_ent
		(_time 1727362308118)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 11(_ent (_in))))
				(_port(_int B 0 0 11(_ent (_in))))
				(_port(_int Cin -1 0 11(_ent (_in))))
				(_port(_int Cout -1 0 11(_ent (_out))))
				(_port(_int Sum 0 0 11(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 16(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 11(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 13(_arch(_uni))))
		(_sig(_int B 1 0 13(_arch(_uni))))
		(_sig(_int Sum 1 0 13(_arch(_uni))))
		(_sig(_int Cin -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 14(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 18(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 17(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1303          1730087502989 Behavior
(_unit VHDL(shiftn 0 1(behavior 0 15))
	(_version vf5)
	(_time 1730087502990 2024.10.28 00:51:42)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code 9a9c9195c3cdc78c9e9b8ec09e9d999c929c939c9c)
	(_ent
		(_time 1730083785013)
	)
	(_object
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int CLR -1 0 3(_ent(_in))))
		(_port(_int LD -1 0 4(_ent(_in))))
		(_port(_int SH -1 0 5(_ent(_in))))
		(_port(_int DIR -1 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 7(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 8(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 8(_ent(_out))))
		(_type(_int InBits 0 18(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 19(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 0 20(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 20(_prcs 1)))
		(_prcs
			(line__10(_ent 0 0 10(_assertion(_mon))))
			(Shifter(_arch 1 0 17(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1569          1730087503013 Driver
(_unit VHDL(test_shiftn 0 3(driver 0 5))
	(_version vf5)
	(_time 1730087503014 2024.10.28 00:51:43)
	(_source(\../src/Test_ShiftN.vhd\))
	(_parameters tan)
	(_code babcb6eeeeecedadbcbdfce1e8bcb2bcb3bcbcbdbe)
	(_ent
		(_time 1730083937678)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 7(_ent (_in))))
				(_port(_int CLR -1 0 7(_ent (_in))))
				(_port(_int LD -1 0 7(_ent (_in))))
				(_port(_int SH -1 0 8(_ent (_in))))
				(_port(_int DIR -1 0 8(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 9(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 9(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 15(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 0 11(_arch(_uni))))
		(_sig(_int CLR -1 0 11(_arch(_uni))))
		(_sig(_int LD -1 0 11(_arch(_uni))))
		(_sig(_int SH -1 0 11(_arch(_uni))))
		(_sig(_int DIR -1 0 11(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 12(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 12(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 13(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 13(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 16(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1164          1730087503027 FSM
(_unit VHDL(controller 0 1(fsm 0 6))
	(_version vf5)
	(_time 1730087503028 2024.10.28 00:51:43)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code c9cec29c969ec8decfc7db93cecf9acf9acfcccecb)
	(_ent
		(_time 1730080932643)
	)
	(_object
		(_port(_int STB -1 0 2(_ent(_in))))
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int LSB -1 0 2(_ent(_in))))
		(_port(_int Stop -1 0 2(_ent(_in))))
		(_port(_int Init -1 0 3(_ent(_out))))
		(_port(_int Shift -1 0 3(_ent(_out))))
		(_port(_int Add -1 0 3(_ent(_out))))
		(_port(_int Done -1 0 3(_ent(_out))))
		(_type(_int States 0 7(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 8(_arch(_uni((i 4))))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(4))(_sens(8)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(6))(_sens(8)))))
			(line__13(_arch 2 0 13(_assignment(_trgt(5))(_sens(8)))))
			(line__14(_arch 3 0 14(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 17(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1754          1730087503042 Driver
(_unit VHDL(test_controller 0 7(driver 0 9))
	(_version vf5)
	(_time 1730087503043 2024.10.28 00:51:43)
	(_source(\../src/Test_Controller.vhd\))
	(_parameters tan)
	(_code c9cfc59cc59f9edecc998f939bcf9fcf9ccecdcecb)
	(_ent
		(_time 1730081938933)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int LSB -1 0 11(_ent (_in))))
				(_port(_int Stop -1 0 11(_ent (_in))))
				(_port(_int Init -1 0 12(_ent (_out))))
				(_port(_int Shift -1 0 12(_ent (_out))))
				(_port(_int Add -1 0 12(_ent (_out))))
				(_port(_int Done -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 17(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 14(_arch(_uni))))
		(_sig(_int LSB -1 0 14(_arch(_uni))))
		(_sig(_int Done -1 0 14(_arch(_uni))))
		(_sig(_int Init -1 0 14(_arch(_uni))))
		(_sig(_int Shift -1 0 14(_arch(_uni))))
		(_sig(_int Add -1 0 14(_arch(_uni))))
		(_sig(_int Stop -1 0 14(_arch(_uni))))
		(_sig(_int CLK -1 0 15(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 15(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 21(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 18(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 19(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 20(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000036 55 683 1730082391316 utils
(_unit VHDL(utils 0 1(utils 0 9))
	(_version vf5)
	(_time 1730087503056 2024.10.28 00:51:43)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code d9dfd48ad48e84cf88d6ca828ddedddfd0df8adeda)
	(_ent
		(_time 1730082391316)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 10(_ent(_proc)))
			(_int Convert 1 0 18(_ent(_func)))
			(_int Convert 2 0 29(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1061          1730087503079 Driver
(_unit VHDL(test_utils 0 11(driver 0 15))
	(_version vf5)
	(_time 1730087503080 2024.10.28 00:51:43)
	(_source(\../src/Test_Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code f8fef4a8f5aeafeffdf5bea3acfffcfef1feabfffb)
	(_ent
		(_time 1730081956185)
	)
	(_object
		(_sig(_int N -1 0 16(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 17(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 17(_arch(_uni))))
		(_sig(_int C -2 0 18(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 22(_procedure_call(_trgt(2)))))
			(line__24(_arch 1 0 24(_prcs(_wait_for)(_trgt(1)))))
			(line__33(_arch 2 0 33(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000053 55 1432          1730087547654 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1730087547655 2024.10.28 00:52:27)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 1a4f191d4d4d480c1f1d0c404d1c1e1c1c1c1c1c1e)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1174          1730087547678 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1730087547679 2024.10.28 00:52:27)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 2a7e292e7e7c7d3d2d296c707f2c2c2c2c2d2e2c2f)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 24(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2518          1730087547695 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730087547696 2024.10.28 00:52:27)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 3a6f6e3f6a6c6a2c383e2265633c693c3b3d3e3c39)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1730087547701 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1730087547702 2024.10.28 00:52:27)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code 3a6e393f6e6c6d2d3c3d7c60383c3b3d3e3c393c32)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 20(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 20(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 701           1730087547712 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 0 5))
	(_version vf5)
	(_time 1730087547713 2024.10.28 00:52:27)
	(_source(\../src/Full_adder.vhd\))
	(_parameters tan)
	(_code 491c484a451e4e5f1a4758131c4f4d4f4c4e4b4f4f)
	(_ent
		(_time 1725922142697)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1559          1730087547727 driver
(_unit VHDL(test_sumador 0 5(driver 0 12))
	(_version vf5)
	(_time 1730087547728 2024.10.28 00:52:27)
	(_source(\../src/TestA_Full_adder.vhd\))
	(_parameters tan)
	(_code 590d5a5a550f0e4e5f5a1f020b5e5c5f0d5f585f5d)
	(_ent
		(_time 1725922142726)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 14(_ent (_in))))
				(_port(_int Y -1 0 14(_ent (_in))))
				(_port(_int Cin -1 0 14(_ent (_in))))
				(_port(_int Cout -1 0 14(_ent (_out))))
				(_port(_int Sum -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst uut 0 18(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 16(_arch(_uni))))
		(_sig(_int Y -1 0 16(_arch(_uni))))
		(_sig(_int Cin -1 0 16(_arch(_uni))))
		(_sig(_int Cout -1 0 16(_arch(_uni))))
		(_sig(_int Sum -1 0 16(_arch(_uni))))
		(_type(_int Entry 0 20(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 24(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 25(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1777          1730087547743 Behave_1
(_unit VHDL(test_16 0 6(behave_1 0 12))
	(_version vf5)
	(_time 1730087547744 2024.10.28 00:52:27)
	(_source(\../src/TestB_Full_adder.vhd\))
	(_parameters tan)
	(_code 683c6b68653e3f7f6e6a2e37386b6e6f6c6e6d6f6b)
	(_ent
		(_time 1725922142762)
	)
	(_block Blck_Test_1 0 21
		(_object
			(_sig(_int GUARD -3 0 21(_arch(_uni(_code 8)))))
			(_prcs
				(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__24(_arch 1 0 24(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__25(_arch 2 0 25(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 28
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 29(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 28(_arch(_uni(_code 9)))))
			(_prcs
				(line__28(_arch 3 0 28(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__31(_arch 4 0 31(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__32(_arch 5 0 32(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 13(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 15(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 16(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 17(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 18(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 35(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 42(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1868          1730087547765 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730087547766 2024.10.28 00:52:27)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code 88dd8e8684dfd89e8c879ad7d18e898e8c8e8c8e8d)
	(_ent
		(_time 1727362308084)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1382          1730087547779 Driver
(_unit VHDL(test_adder8 0 7(driver 0 9))
	(_version vf5)
	(_time 1730087547780 2024.10.28 00:52:27)
	(_source(\../src/Test_Adder8.vhd\))
	(_parameters tan)
	(_code 97c3949895c1c08092c3d1cdc79193919391929095)
	(_ent
		(_time 1727362308118)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 11(_ent (_in))))
				(_port(_int B 0 0 11(_ent (_in))))
				(_port(_int Cin -1 0 11(_ent (_in))))
				(_port(_int Cout -1 0 11(_ent (_out))))
				(_port(_int Sum 0 0 11(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 16(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 11(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 13(_arch(_uni))))
		(_sig(_int B 1 0 13(_arch(_uni))))
		(_sig(_int Sum 1 0 13(_arch(_uni))))
		(_sig(_int Cin -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 14(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 18(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 17(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1303          1730087547793 Behavior
(_unit VHDL(shiftn 0 1(behavior 0 15))
	(_version vf5)
	(_time 1730087547794 2024.10.28 00:52:27)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code a7f3a3f0a8f0fab1a3a6b3fda3a0a4a1afa1aea1a1)
	(_ent
		(_time 1730083785013)
	)
	(_object
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int CLR -1 0 3(_ent(_in))))
		(_port(_int LD -1 0 4(_ent(_in))))
		(_port(_int SH -1 0 5(_ent(_in))))
		(_port(_int DIR -1 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 7(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 8(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 8(_ent(_out))))
		(_type(_int InBits 0 18(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 19(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 0 20(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 20(_prcs 1)))
		(_prcs
			(line__10(_ent 0 0 10(_assertion(_mon))))
			(Shifter(_arch 1 0 17(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1569          1730087547816 Driver
(_unit VHDL(test_shiftn 0 3(driver 0 5))
	(_version vf5)
	(_time 1730087547817 2024.10.28 00:52:27)
	(_source(\../src/Test_ShiftN.vhd\))
	(_parameters tan)
	(_code b7e3b4e3b5e1e0a0b1b0f1ece5b1bfb1beb1b1b0b3)
	(_ent
		(_time 1730083937678)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 7(_ent (_in))))
				(_port(_int CLR -1 0 7(_ent (_in))))
				(_port(_int LD -1 0 7(_ent (_in))))
				(_port(_int SH -1 0 8(_ent (_in))))
				(_port(_int DIR -1 0 8(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 9(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 9(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 15(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 0 11(_arch(_uni))))
		(_sig(_int CLR -1 0 11(_arch(_uni))))
		(_sig(_int LD -1 0 11(_arch(_uni))))
		(_sig(_int SH -1 0 11(_arch(_uni))))
		(_sig(_int DIR -1 0 11(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 12(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 12(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 13(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 13(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 16(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1164          1730087547830 FSM
(_unit VHDL(controller 0 1(fsm 0 6))
	(_version vf5)
	(_time 1730087547831 2024.10.28 00:52:27)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code c693c2939691c7d1c0c8d49cc1c095c095c0c3c1c4)
	(_ent
		(_time 1730080932643)
	)
	(_object
		(_port(_int STB -1 0 2(_ent(_in))))
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int LSB -1 0 2(_ent(_in))))
		(_port(_int Stop -1 0 2(_ent(_in))))
		(_port(_int Init -1 0 3(_ent(_out))))
		(_port(_int Shift -1 0 3(_ent(_out))))
		(_port(_int Add -1 0 3(_ent(_out))))
		(_port(_int Done -1 0 3(_ent(_out))))
		(_type(_int States 0 7(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 8(_arch(_uni((i 4))))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(4))(_sens(8)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(6))(_sens(8)))))
			(line__13(_arch 2 0 13(_assignment(_trgt(5))(_sens(8)))))
			(line__14(_arch 3 0 14(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 17(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1754          1730087547844 Driver
(_unit VHDL(test_controller 0 7(driver 0 9))
	(_version vf5)
	(_time 1730087547845 2024.10.28 00:52:27)
	(_source(\../src/Test_Controller.vhd\))
	(_parameters tan)
	(_code d682d584d58081c1d386908c84d080d083d1d2d1d4)
	(_ent
		(_time 1730081938933)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int LSB -1 0 11(_ent (_in))))
				(_port(_int Stop -1 0 11(_ent (_in))))
				(_port(_int Init -1 0 12(_ent (_out))))
				(_port(_int Shift -1 0 12(_ent (_out))))
				(_port(_int Add -1 0 12(_ent (_out))))
				(_port(_int Done -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 17(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 14(_arch(_uni))))
		(_sig(_int LSB -1 0 14(_arch(_uni))))
		(_sig(_int Done -1 0 14(_arch(_uni))))
		(_sig(_int Init -1 0 14(_arch(_uni))))
		(_sig(_int Shift -1 0 14(_arch(_uni))))
		(_sig(_int Add -1 0 14(_arch(_uni))))
		(_sig(_int Stop -1 0 14(_arch(_uni))))
		(_sig(_int CLK -1 0 15(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 15(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 21(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 18(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 19(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 20(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000036 55 683 1730082391316 utils
(_unit VHDL(utils 0 1(utils 0 9))
	(_version vf5)
	(_time 1730087547858 2024.10.28 00:52:27)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code e5b1e7b7e4b2b8f3b4eaf6beb1e2e1e3ece3b6e2e6)
	(_ent
		(_time 1730082391316)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 10(_ent(_proc)))
			(_int Convert 1 0 18(_ent(_func)))
			(_int Convert 2 0 29(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1061          1730087547880 Driver
(_unit VHDL(test_utils 0 11(driver 0 15))
	(_version vf5)
	(_time 1730087547881 2024.10.28 00:52:27)
	(_source(\../src/Test_Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code f5a1f6a5f5a3a2e2f0f8b3aea1f2f1f3fcf3a6f2f6)
	(_ent
		(_time 1730081956185)
	)
	(_object
		(_sig(_int N -1 0 16(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 17(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 17(_arch(_uni))))
		(_sig(_int C -2 0 18(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 22(_procedure_call(_trgt(2)))))
			(line__24(_arch 1 0 24(_prcs(_wait_for)(_trgt(1)))))
			(line__33(_arch 2 0 33(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000053 55 1432          1730087613592 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1730087613593 2024.10.28 00:53:33)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code acf9a0fbf9fbfebaa9abbaf6fbaaa8aaaaaaaaaaa8)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1174          1730087613608 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1730087613609 2024.10.28 00:53:33)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code bbefb7efecedecacbcb8fde1eebdbdbdbdbcbfbdbe)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 24(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2518          1730087613621 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730087613622 2024.10.28 00:53:33)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code cb9e909e989d9bddc9cfd39492cd98cdcacccfcdc8)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1730087613627 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1730087613628 2024.10.28 00:53:33)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code cb9fc79e9c9d9cdccdcc8d91c9cdcacccfcdc8cdc3)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 20(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 20(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 701           1730087613638 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 0 5))
	(_version vf5)
	(_time 1730087613639 2024.10.28 00:53:33)
	(_source(\../src/Full_adder.vhd\))
	(_parameters tan)
	(_code db8ed5888c8cdccd88d5ca818edddfdddedcd9dddd)
	(_ent
		(_time 1725922142697)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1559          1730087613651 driver
(_unit VHDL(test_sumador 0 5(driver 0 12))
	(_version vf5)
	(_time 1730087613652 2024.10.28 00:53:33)
	(_source(\../src/TestA_Full_adder.vhd\))
	(_parameters tan)
	(_code db8fd7898c8d8cccddd89d8089dcdedd8fdddadddf)
	(_ent
		(_time 1725922142726)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 14(_ent (_in))))
				(_port(_int Y -1 0 14(_ent (_in))))
				(_port(_int Cin -1 0 14(_ent (_in))))
				(_port(_int Cout -1 0 14(_ent (_out))))
				(_port(_int Sum -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst uut 0 18(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 16(_arch(_uni))))
		(_sig(_int Y -1 0 16(_arch(_uni))))
		(_sig(_int Cin -1 0 16(_arch(_uni))))
		(_sig(_int Cout -1 0 16(_arch(_uni))))
		(_sig(_int Sum -1 0 16(_arch(_uni))))
		(_type(_int Entry 0 20(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 24(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 25(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1777          1730087613665 Behave_1
(_unit VHDL(test_16 0 6(behave_1 0 12))
	(_version vf5)
	(_time 1730087613666 2024.10.28 00:53:33)
	(_source(\../src/TestB_Full_adder.vhd\))
	(_parameters tan)
	(_code eabee6b9bebcbdfdece8acb5bae9ecedeeecefede9)
	(_ent
		(_time 1725922142762)
	)
	(_block Blck_Test_1 0 21
		(_object
			(_sig(_int GUARD -3 0 21(_arch(_uni(_code 8)))))
			(_prcs
				(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__24(_arch 1 0 24(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__25(_arch 2 0 25(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 28
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 29(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 28(_arch(_uni(_code 9)))))
			(_prcs
				(line__28(_arch 3 0 28(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__31(_arch 4 0 31(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__32(_arch 5 0 32(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 13(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 15(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 16(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 17(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 18(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 35(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 42(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1868          1730087613682 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730087613683 2024.10.28 00:53:33)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code faaff3aaafadaaecfef5e8a5a3fcfbfcfefcfefcff)
	(_ent
		(_time 1727362308084)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1382          1730087613697 Driver
(_unit VHDL(test_adder8 0 7(driver 0 9))
	(_version vf5)
	(_time 1730087613698 2024.10.28 00:53:33)
	(_source(\../src/Test_Adder8.vhd\))
	(_parameters tan)
	(_code 0a5e070c5e5c5d1d0f5e4c505a0c0e0c0e0c0f0d08)
	(_ent
		(_time 1727362308118)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 11(_ent (_in))))
				(_port(_int B 0 0 11(_ent (_in))))
				(_port(_int Cin -1 0 11(_ent (_in))))
				(_port(_int Cout -1 0 11(_ent (_out))))
				(_port(_int Sum 0 0 11(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 16(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 11(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 13(_arch(_uni))))
		(_sig(_int B 1 0 13(_arch(_uni))))
		(_sig(_int Sum 1 0 13(_arch(_uni))))
		(_sig(_int Cin -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 14(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 18(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 17(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1303          1730087613711 Behavior
(_unit VHDL(shiftn 0 1(behavior 0 15))
	(_version vf5)
	(_time 1730087613712 2024.10.28 00:53:33)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code 194d131e184e440f1d180d431d1e1a1f111f101f1f)
	(_ent
		(_time 1730083785013)
	)
	(_object
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int CLR -1 0 3(_ent(_in))))
		(_port(_int LD -1 0 4(_ent(_in))))
		(_port(_int SH -1 0 5(_ent(_in))))
		(_port(_int DIR -1 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 7(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 8(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 8(_ent(_out))))
		(_type(_int InBits 0 18(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 19(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 0 20(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 20(_prcs 1)))
		(_prcs
			(line__10(_ent 0 0 10(_assertion(_mon))))
			(Shifter(_arch 1 0 17(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1569          1730087613734 Driver
(_unit VHDL(test_shiftn 0 3(driver 0 5))
	(_version vf5)
	(_time 1730087613735 2024.10.28 00:53:33)
	(_source(\../src/Test_ShiftN.vhd\))
	(_parameters tan)
	(_code 386c353d356e6f2f3e3f7e636a3e303e313e3e3f3c)
	(_ent
		(_time 1730083937678)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 7(_ent (_in))))
				(_port(_int CLR -1 0 7(_ent (_in))))
				(_port(_int LD -1 0 7(_ent (_in))))
				(_port(_int SH -1 0 8(_ent (_in))))
				(_port(_int DIR -1 0 8(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 9(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 9(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 15(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 0 11(_arch(_uni))))
		(_sig(_int CLR -1 0 11(_arch(_uni))))
		(_sig(_int LD -1 0 11(_arch(_uni))))
		(_sig(_int SH -1 0 11(_arch(_uni))))
		(_sig(_int DIR -1 0 11(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 12(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 12(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 13(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 13(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 16(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1164          1730087613749 FSM
(_unit VHDL(controller 0 1(fsm 0 6))
	(_version vf5)
	(_time 1730087613750 2024.10.28 00:53:33)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 481d424a161f495f4e465a124f4e1b4e1b4e4d4f4a)
	(_ent
		(_time 1730080932643)
	)
	(_object
		(_port(_int STB -1 0 2(_ent(_in))))
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int LSB -1 0 2(_ent(_in))))
		(_port(_int Stop -1 0 2(_ent(_in))))
		(_port(_int Init -1 0 3(_ent(_out))))
		(_port(_int Shift -1 0 3(_ent(_out))))
		(_port(_int Add -1 0 3(_ent(_out))))
		(_port(_int Done -1 0 3(_ent(_out))))
		(_type(_int States 0 7(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 8(_arch(_uni((i 4))))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(4))(_sens(8)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(6))(_sens(8)))))
			(line__13(_arch 2 0 13(_assignment(_trgt(5))(_sens(8)))))
			(line__14(_arch 3 0 14(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 17(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1754          1730087613763 Driver
(_unit VHDL(test_controller 0 7(driver 0 9))
	(_version vf5)
	(_time 1730087613764 2024.10.28 00:53:33)
	(_source(\../src/Test_Controller.vhd\))
	(_parameters tan)
	(_code 580c555b550e0f4f5d081e020a5e0e5e0d5f5c5f5a)
	(_ent
		(_time 1730081938933)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int LSB -1 0 11(_ent (_in))))
				(_port(_int Stop -1 0 11(_ent (_in))))
				(_port(_int Init -1 0 12(_ent (_out))))
				(_port(_int Shift -1 0 12(_ent (_out))))
				(_port(_int Add -1 0 12(_ent (_out))))
				(_port(_int Done -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 17(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 14(_arch(_uni))))
		(_sig(_int LSB -1 0 14(_arch(_uni))))
		(_sig(_int Done -1 0 14(_arch(_uni))))
		(_sig(_int Init -1 0 14(_arch(_uni))))
		(_sig(_int Shift -1 0 14(_arch(_uni))))
		(_sig(_int Add -1 0 14(_arch(_uni))))
		(_sig(_int Stop -1 0 14(_arch(_uni))))
		(_sig(_int CLK -1 0 15(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 15(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 21(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 18(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 19(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 20(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000036 55 683 1730082391316 utils
(_unit VHDL(utils 0 1(utils 0 9))
	(_version vf5)
	(_time 1730087613777 2024.10.28 00:53:33)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code 67336b6664303a713668743c336063616e61346064)
	(_ent
		(_time 1730082391316)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 10(_ent(_proc)))
			(_int Convert 1 0 18(_ent(_func)))
			(_int Convert 2 0 29(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1061          1730087613800 Driver
(_unit VHDL(test_utils 0 11(driver 0 15))
	(_version vf5)
	(_time 1730087613801 2024.10.28 00:53:33)
	(_source(\../src/Test_Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code 77237a7675212060727a312c237073717e71247074)
	(_ent
		(_time 1730081956185)
	)
	(_object
		(_sig(_int N -1 0 16(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 17(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 17(_arch(_uni))))
		(_sig(_int C -2 0 18(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 22(_procedure_call(_trgt(2)))))
			(line__24(_arch 1 0 24(_prcs(_wait_for)(_trgt(1)))))
			(line__33(_arch 2 0 33(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000051 55 4089          1730087639783 Test_Mult4
(_unit VHDL(test_mult4 0 22(test_mult4 0 24))
	(_version vf5)
	(_time 1730087639784 2024.10.28 00:53:59)
	(_source(\../src/Test_Mult4.vhd\))
	(_parameters tan)
	(_code f7f2a6a7f5a1a0e0f1a3b1adf2f0f2f1a4f0f3f4f3)
	(_ent
		(_time 1730083784866)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 26(_ent (_in))))
				(_port(_int CLR -1 0 26(_ent (_in))))
				(_port(_int LD -1 0 26(_ent (_in))))
				(_port(_int SH -1 0 26(_ent (_in))))
				(_port(_int DIR -1 0 26(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 26(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 26(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 26(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 26(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 35(_ent (_in))))
				(_port(_int B 2 0 35(_ent (_in))))
				(_port(_int Cin -1 0 35(_ent (_in))))
				(_port(_int Cout -1 0 35(_ent (_out))))
				(_port(_int Sum 2 0 35(_ent (_out))))
			)
		)
		(Latch8
			(_object
				(_port(_int D 4 0 47(_ent (_in))))
				(_port(_int Clk -1 0 47(_ent (_in))))
				(_port(_int Pre -1 0 47(_ent (_in))))
				(_port(_int Clr -1 0 47(_ent (_in))))
				(_port(_int Q 4 0 47(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 41(_ent (_in))))
				(_port(_int CLK -1 0 41(_ent (_in))))
				(_port(_int LSB -1 0 41(_ent (_in))))
				(_port(_int Stop -1 0 41(_ent (_in))))
				(_port(_int Init -1 0 41(_ent (_out))))
				(_port(_int Shift -1 0 41(_ent (_out))))
				(_port(_int Add -1 0 41(_ent (_out))))
				(_port(_int Done -1 0 41(_ent (_out))))
			)
		)
	)
	(_inst SRB 0 54(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(DB))
			((Q)(QB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 55(_comp Adder8)
		(_port
			((A)(Result))
			((B)(QB))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_inst ACC 0 56(_comp Latch8)
		(_port
			((D)(Sum))
			((Clk)(CLK))
			((Pre)(Add))
			((Clr)(Init))
			((Q)(Result))
		)
		(_use(_ent . Latch8)
		)
	)
	(_inst FSM_Controller 0 57(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int CLK -1 0 28(_arch(_uni))))
		(_sig(_int LD -1 0 28(_arch(_uni))))
		(_sig(_int SH -1 0 28(_arch(_uni))))
		(_sig(_int DIR -1 0 28(_arch(_uni))))
		(_sig(_int CLR -1 0 28(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 29(_array -1((_to i 1 i 4)))))
		(_sig(_int DA 0 0 29(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 30(_array -1((_dto i 8 i 1)))))
		(_sig(_int QA 1 0 30(_arch(_uni))))
		(_sig(_int DB 0 0 31(_arch(_uni))))
		(_sig(_int QB 1 0 32(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 37(_array -1((_dto i 7 i 0)))))
		(_sig(_int Sum 3 0 37(_arch(_uni))))
		(_sig(_int Result 3 0 37(_arch(_uni))))
		(_sig(_int Cin -1 0 38(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 38(_arch(_uni((i 0))))))
		(_sig(_int STB -1 0 43(_arch(_uni))))
		(_sig(_int LSB -1 0 43(_arch(_uni))))
		(_sig(_int Done -1 0 43(_arch(_uni))))
		(_sig(_int Init -1 0 43(_arch(_uni))))
		(_sig(_int Shift -1 0 43(_arch(_uni))))
		(_sig(_int Add -1 0 43(_arch(_uni))))
		(_sig(_int Stop -1 0 43(_arch(_uni))))
		(_sig(_int ENA -1 0 44(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 47(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 3 0 49(_arch(_uni))))
		(_sig(_int Q 3 0 49(_arch(_uni))))
		(_sig(_int Pre -1 0 50(_arch(_uni((i 1))))))
		(_prcs
			(Stimulus(_arch 0 0 59(_prcs(_simple))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Test_Mult4 1 -1)
)
I 000053 55 1432          1730087639813 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1730087639814 2024.10.28 00:53:59)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 17134510164045011210014d401113111111111113)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1174          1730087639833 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1730087639834 2024.10.28 00:53:59)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 26237422257071312125607c732020202021222023)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 24(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2518          1730087639846 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730087639847 2024.10.28 00:53:59)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 363233333160662034322e696f3065303731323035)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1730087639852 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1730087639853 2024.10.28 00:53:59)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code 36336433356061213031706c34303731323035303e)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 20(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 20(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 701           1730087639861 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 0 5))
	(_version vf5)
	(_time 1730087639862 2024.10.28 00:53:59)
	(_source(\../src/Full_adder.vhd\))
	(_parameters tan)
	(_code 4541154645124253164b541f104341434042474343)
	(_ent
		(_time 1725922142697)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1559          1730087639876 driver
(_unit VHDL(test_sumador 0 5(driver 0 12))
	(_version vf5)
	(_time 1730087639877 2024.10.28 00:53:59)
	(_source(\../src/TestA_Full_adder.vhd\))
	(_parameters tan)
	(_code 55500756550302425356130e075250530153545351)
	(_ent
		(_time 1725922142726)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 14(_ent (_in))))
				(_port(_int Y -1 0 14(_ent (_in))))
				(_port(_int Cin -1 0 14(_ent (_in))))
				(_port(_int Cout -1 0 14(_ent (_out))))
				(_port(_int Sum -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst uut 0 18(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 16(_arch(_uni))))
		(_sig(_int Y -1 0 16(_arch(_uni))))
		(_sig(_int Cin -1 0 16(_arch(_uni))))
		(_sig(_int Cout -1 0 16(_arch(_uni))))
		(_sig(_int Sum -1 0 16(_arch(_uni))))
		(_type(_int Entry 0 20(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 24(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 25(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1777          1730087639892 Behave_1
(_unit VHDL(test_16 0 6(behave_1 0 12))
	(_version vf5)
	(_time 1730087639893 2024.10.28 00:53:59)
	(_source(\../src/TestB_Full_adder.vhd\))
	(_parameters tan)
	(_code 65603765653332726367233a356663626163606266)
	(_ent
		(_time 1725922142762)
	)
	(_block Blck_Test_1 0 21
		(_object
			(_sig(_int GUARD -3 0 21(_arch(_uni(_code 8)))))
			(_prcs
				(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__24(_arch 1 0 24(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__25(_arch 2 0 25(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 28
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 29(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 28(_arch(_uni(_code 9)))))
			(_prcs
				(line__28(_arch 3 0 28(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__31(_arch 4 0 31(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__32(_arch 5 0 32(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 13(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 15(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 16(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 17(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 18(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 35(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 42(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1868          1730087639906 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730087639907 2024.10.28 00:53:59)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code 7470237574232462707b662b2d7275727072707271)
	(_ent
		(_time 1727362308084)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1382          1730087639920 Driver
(_unit VHDL(test_adder8 0 7(driver 0 9))
	(_version vf5)
	(_time 1730087639921 2024.10.28 00:53:59)
	(_source(\../src/Test_Adder8.vhd\))
	(_parameters tan)
	(_code 8481d68a85d2d39381d0c2ded48280828082818386)
	(_ent
		(_time 1727362308118)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 11(_ent (_in))))
				(_port(_int B 0 0 11(_ent (_in))))
				(_port(_int Cin -1 0 11(_ent (_in))))
				(_port(_int Cout -1 0 11(_ent (_out))))
				(_port(_int Sum 0 0 11(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 16(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 11(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 13(_arch(_uni))))
		(_sig(_int B 1 0 13(_arch(_uni))))
		(_sig(_int Sum 1 0 13(_arch(_uni))))
		(_sig(_int Cin -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 14(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 18(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 17(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1303          1730087639933 Behavior
(_unit VHDL(shiftn 0 1(behavior 0 15))
	(_version vf5)
	(_time 1730087639934 2024.10.28 00:53:59)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code 8481d18a88d3d992808590de808387828c828d8282)
	(_ent
		(_time 1730083785013)
	)
	(_object
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int CLR -1 0 3(_ent(_in))))
		(_port(_int LD -1 0 4(_ent(_in))))
		(_port(_int SH -1 0 5(_ent(_in))))
		(_port(_int DIR -1 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 7(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 8(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 8(_ent(_out))))
		(_type(_int InBits 0 18(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 19(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 0 20(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 20(_prcs 1)))
		(_prcs
			(line__10(_ent 0 0 10(_assertion(_mon))))
			(Shifter(_arch 1 0 17(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1569          1730087639956 Driver
(_unit VHDL(test_shiftn 0 3(driver 0 5))
	(_version vf5)
	(_time 1730087639957 2024.10.28 00:53:59)
	(_source(\../src/Test_ShiftN.vhd\))
	(_parameters tan)
	(_code a3a6f1f4a5f5f4b4a5a4e5f8f1a5aba5aaa5a5a4a7)
	(_ent
		(_time 1730083937678)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 7(_ent (_in))))
				(_port(_int CLR -1 0 7(_ent (_in))))
				(_port(_int LD -1 0 7(_ent (_in))))
				(_port(_int SH -1 0 8(_ent (_in))))
				(_port(_int DIR -1 0 8(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 9(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 9(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 15(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 0 11(_arch(_uni))))
		(_sig(_int CLR -1 0 11(_arch(_uni))))
		(_sig(_int LD -1 0 11(_arch(_uni))))
		(_sig(_int SH -1 0 11(_arch(_uni))))
		(_sig(_int DIR -1 0 11(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 12(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 12(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 13(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 13(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 16(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1164          1730087639971 FSM
(_unit VHDL(controller 0 1(fsm 0 6))
	(_version vf5)
	(_time 1730087639972 2024.10.28 00:53:59)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code b3b7e6e7e6e4b2a4b5bda1e9b4b5e0b5e0b5b6b4b1)
	(_ent
		(_time 1730080932643)
	)
	(_object
		(_port(_int STB -1 0 2(_ent(_in))))
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int LSB -1 0 2(_ent(_in))))
		(_port(_int Stop -1 0 2(_ent(_in))))
		(_port(_int Init -1 0 3(_ent(_out))))
		(_port(_int Shift -1 0 3(_ent(_out))))
		(_port(_int Add -1 0 3(_ent(_out))))
		(_port(_int Done -1 0 3(_ent(_out))))
		(_type(_int States 0 7(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 8(_arch(_uni((i 4))))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(4))(_sens(8)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(6))(_sens(8)))))
			(line__13(_arch 2 0 13(_assignment(_trgt(5))(_sens(8)))))
			(line__14(_arch 3 0 14(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 17(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1754          1730087639986 Driver
(_unit VHDL(test_controller 0 7(driver 0 9))
	(_version vf5)
	(_time 1730087639987 2024.10.28 00:53:59)
	(_source(\../src/Test_Controller.vhd\))
	(_parameters tan)
	(_code c2c79097c59495d5c792849890c494c497c5c6c5c0)
	(_ent
		(_time 1730081938933)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int LSB -1 0 11(_ent (_in))))
				(_port(_int Stop -1 0 11(_ent (_in))))
				(_port(_int Init -1 0 12(_ent (_out))))
				(_port(_int Shift -1 0 12(_ent (_out))))
				(_port(_int Add -1 0 12(_ent (_out))))
				(_port(_int Done -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 17(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 14(_arch(_uni))))
		(_sig(_int LSB -1 0 14(_arch(_uni))))
		(_sig(_int Done -1 0 14(_arch(_uni))))
		(_sig(_int Init -1 0 14(_arch(_uni))))
		(_sig(_int Shift -1 0 14(_arch(_uni))))
		(_sig(_int Add -1 0 14(_arch(_uni))))
		(_sig(_int Stop -1 0 14(_arch(_uni))))
		(_sig(_int CLK -1 0 15(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 15(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 21(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 18(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 19(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 20(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000036 55 683 1730082391316 utils
(_unit VHDL(utils 0 1(utils 0 9))
	(_version vf5)
	(_time 1730087640002 2024.10.28 00:53:59)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code d2d78181d4858fc483ddc18986d5d6d4dbd481d5d1)
	(_ent
		(_time 1730082391316)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 10(_ent(_proc)))
			(_int Convert 1 0 18(_ent(_func)))
			(_int Convert 2 0 29(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1061          1730087640035 Driver
(_unit VHDL(test_utils 0 11(driver 0 15))
	(_version vf5)
	(_time 1730087640036 2024.10.28 00:54:00)
	(_source(\../src/Test_Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code f1f4a3a1f5a7a6e6f4fcb7aaa5f6f5f7f8f7a2f6f2)
	(_ent
		(_time 1730081956185)
	)
	(_object
		(_sig(_int N -1 0 16(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 17(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 17(_arch(_uni))))
		(_sig(_int C -2 0 18(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 22(_procedure_call(_trgt(2)))))
			(line__24(_arch 1 0 24(_prcs(_wait_for)(_trgt(1)))))
			(line__33(_arch 2 0 33(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000051 55 4041          1730087723901 Test_Mult4
(_unit VHDL(test_mult4 0 22(test_mult4 0 24))
	(_version vf5)
	(_time 1730087723902 2024.10.28 00:55:23)
	(_source(\../src/Test_Mult4.vhd\))
	(_parameters tan)
	(_code 9494979b95c2c38392c0d2ce91939192c793909790)
	(_ent
		(_time 1730083784866)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 26(_ent (_in))))
				(_port(_int CLR -1 0 26(_ent (_in))))
				(_port(_int LD -1 0 26(_ent (_in))))
				(_port(_int SH -1 0 26(_ent (_in))))
				(_port(_int DIR -1 0 26(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 26(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 26(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 26(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 26(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 0 0 30(_ent (_in))))
				(_port(_int B 0 0 30(_ent (_in))))
				(_port(_int Cin -1 0 30(_ent (_in))))
				(_port(_int Cout -1 0 30(_ent (_out))))
				(_port(_int Sum 0 0 30(_ent (_out))))
			)
		)
		(Latch8
			(_object
				(_port(_int D 1 0 38(_ent (_in))))
				(_port(_int Clk -1 0 38(_ent (_in))))
				(_port(_int Pre -1 0 38(_ent (_in))))
				(_port(_int Clr -1 0 38(_ent (_in))))
				(_port(_int Q 1 0 38(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 34(_ent (_in))))
				(_port(_int CLK -1 0 34(_ent (_in))))
				(_port(_int LSB -1 0 34(_ent (_in))))
				(_port(_int Stop -1 0 34(_ent (_in))))
				(_port(_int Init -1 0 34(_ent (_out))))
				(_port(_int Shift -1 0 34(_ent (_out))))
				(_port(_int Add -1 0 34(_ent (_out))))
				(_port(_int Done -1 0 34(_ent (_out))))
			)
		)
	)
	(_inst SRB 0 54(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(DB))
			((Q)(QB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 55(_comp Adder8)
		(_port
			((A)(Result))
			((B)(QB))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_inst ACC 0 56(_comp Latch8)
		(_port
			((D)(Sum))
			((Clk)(CLK))
			((Pre)(Add))
			((Clr)(Init))
			((Q)(Result))
		)
		(_use(_ent . Latch8)
		)
	)
	(_inst FSM_Controller 0 57(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 41(_arch(_uni))))
		(_sig(_int LD -1 0 41(_arch(_uni))))
		(_sig(_int SH -1 0 41(_arch(_uni))))
		(_sig(_int DIR -1 0 41(_arch(_uni))))
		(_sig(_int CLR -1 0 41(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 42(_array -1((_to i 1 i 4)))))
		(_sig(_int DA 2 0 42(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 43(_array -1((_dto i 8 i 1)))))
		(_sig(_int QA 3 0 43(_arch(_uni))))
		(_sig(_int DB 2 0 44(_arch(_uni))))
		(_sig(_int QB 3 0 45(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int Sum 4 0 46(_arch(_uni))))
		(_sig(_int Result 4 0 46(_arch(_uni))))
		(_sig(_int Cin -1 0 47(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 47(_arch(_uni((i 0))))))
		(_sig(_int STB -1 0 48(_arch(_uni))))
		(_sig(_int LSB -1 0 48(_arch(_uni))))
		(_sig(_int Done -1 0 48(_arch(_uni))))
		(_sig(_int Init -1 0 48(_arch(_uni))))
		(_sig(_int Shift -1 0 48(_arch(_uni))))
		(_sig(_int Add -1 0 48(_arch(_uni))))
		(_sig(_int Stop -1 0 48(_arch(_uni))))
		(_sig(_int D 4 0 49(_arch(_uni))))
		(_sig(_int Q 4 0 49(_arch(_uni))))
		(_sig(_int Pre -1 0 50(_arch(_uni((i 1))))))
		(_prcs
			(Stimulus(_arch 0 0 59(_prcs(_simple))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Test_Mult4 1 -1)
)
I 000053 55 1432          1730087723916 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1730087723917 2024.10.28 00:55:23)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 9495979b96c3c682919382cec39290929292929290)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1174          1730087723931 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1730087723932 2024.10.28 00:55:23)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code a4a4a7f3a5f2f3b3a3a7e2fef1a2a2a2a2a3a0a2a1)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 24(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2518          1730087723956 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730087723957 2024.10.28 00:55:23)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code c3c29796c19593d5c1c7db9c9ac590c5c2c4c7c5c0)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1730087723962 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1730087723963 2024.10.28 00:55:23)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code c3c3c096c59594d4c5c48599c1c5c2c4c7c5c0c5cb)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 20(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 20(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 701           1730087723972 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 0 5))
	(_version vf5)
	(_time 1730087723973 2024.10.28 00:55:23)
	(_source(\../src/Full_adder.vhd\))
	(_parameters tan)
	(_code d3d2d280d584d4c580ddc28986d5d7d5d6d4d1d5d5)
	(_ent
		(_time 1725922142697)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1559          1730087723986 driver
(_unit VHDL(test_sumador 0 5(driver 0 12))
	(_version vf5)
	(_time 1730087723987 2024.10.28 00:55:23)
	(_source(\../src/TestA_Full_adder.vhd\))
	(_parameters tan)
	(_code e2e2e1b1e5b4b5f5e4e1a4b9b0e5e7e4b6e4e3e4e6)
	(_ent
		(_time 1725922142726)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 14(_ent (_in))))
				(_port(_int Y -1 0 14(_ent (_in))))
				(_port(_int Cin -1 0 14(_ent (_in))))
				(_port(_int Cout -1 0 14(_ent (_out))))
				(_port(_int Sum -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst uut 0 18(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 16(_arch(_uni))))
		(_sig(_int Y -1 0 16(_arch(_uni))))
		(_sig(_int Cin -1 0 16(_arch(_uni))))
		(_sig(_int Cout -1 0 16(_arch(_uni))))
		(_sig(_int Sum -1 0 16(_arch(_uni))))
		(_type(_int Entry 0 20(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 24(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 25(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1777          1730087724002 Behave_1
(_unit VHDL(test_16 0 6(behave_1 0 12))
	(_version vf5)
	(_time 1730087724003 2024.10.28 00:55:23)
	(_source(\../src/TestB_Full_adder.vhd\))
	(_parameters tan)
	(_code f2f2f1a2f5a4a5e5f4f0b4ada2f1f4f5f6f4f7f5f1)
	(_ent
		(_time 1725922142762)
	)
	(_block Blck_Test_1 0 21
		(_object
			(_sig(_int GUARD -3 0 21(_arch(_uni(_code 8)))))
			(_prcs
				(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__24(_arch 1 0 24(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__25(_arch 2 0 25(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 28
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 29(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 28(_arch(_uni(_code 9)))))
			(_prcs
				(line__28(_arch 3 0 28(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__31(_arch 4 0 31(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__32(_arch 5 0 32(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 13(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 15(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 16(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 17(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 18(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 35(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 42(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1868          1730087724021 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730087724022 2024.10.28 00:55:24)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code 02030b0404555214060d105d5b0403040604060407)
	(_ent
		(_time 1727362308084)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1382          1730087724035 Driver
(_unit VHDL(test_adder8 0 7(driver 0 9))
	(_version vf5)
	(_time 1730087724036 2024.10.28 00:55:24)
	(_source(\../src/Test_Adder8.vhd\))
	(_parameters tan)
	(_code 11111d16154746061445574b411715171517141613)
	(_ent
		(_time 1727362308118)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 11(_ent (_in))))
				(_port(_int B 0 0 11(_ent (_in))))
				(_port(_int Cin -1 0 11(_ent (_in))))
				(_port(_int Cout -1 0 11(_ent (_out))))
				(_port(_int Sum 0 0 11(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 16(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 11(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 13(_arch(_uni))))
		(_sig(_int B 1 0 13(_arch(_uni))))
		(_sig(_int Sum 1 0 13(_arch(_uni))))
		(_sig(_int Cin -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 14(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 18(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 17(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1303          1730087724048 Behavior
(_unit VHDL(shiftn 0 1(behavior 0 15))
	(_version vf5)
	(_time 1730087724049 2024.10.28 00:55:24)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code 21212a2528767c372520357b252622272927282727)
	(_ent
		(_time 1730083785013)
	)
	(_object
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int CLR -1 0 3(_ent(_in))))
		(_port(_int LD -1 0 4(_ent(_in))))
		(_port(_int SH -1 0 5(_ent(_in))))
		(_port(_int DIR -1 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 7(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 8(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 8(_ent(_out))))
		(_type(_int InBits 0 18(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 19(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 0 20(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 20(_prcs 1)))
		(_prcs
			(line__10(_ent 0 0 10(_assertion(_mon))))
			(Shifter(_arch 1 0 17(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1569          1730087724071 Driver
(_unit VHDL(test_shiftn 0 3(driver 0 5))
	(_version vf5)
	(_time 1730087724072 2024.10.28 00:55:24)
	(_source(\../src/Test_ShiftN.vhd\))
	(_parameters tan)
	(_code 31313d34356766263736776a633739373837373635)
	(_ent
		(_time 1730083937678)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 7(_ent (_in))))
				(_port(_int CLR -1 0 7(_ent (_in))))
				(_port(_int LD -1 0 7(_ent (_in))))
				(_port(_int SH -1 0 8(_ent (_in))))
				(_port(_int DIR -1 0 8(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 9(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 9(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 15(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 0 11(_arch(_uni))))
		(_sig(_int CLR -1 0 11(_arch(_uni))))
		(_sig(_int LD -1 0 11(_arch(_uni))))
		(_sig(_int SH -1 0 11(_arch(_uni))))
		(_sig(_int DIR -1 0 11(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 12(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 12(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 13(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 13(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 16(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1164          1730087724086 FSM
(_unit VHDL(controller 0 1(fsm 0 6))
	(_version vf5)
	(_time 1730087724087 2024.10.28 00:55:24)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 40414b4216174157464e521a474613461346454742)
	(_ent
		(_time 1730080932643)
	)
	(_object
		(_port(_int STB -1 0 2(_ent(_in))))
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int LSB -1 0 2(_ent(_in))))
		(_port(_int Stop -1 0 2(_ent(_in))))
		(_port(_int Init -1 0 3(_ent(_out))))
		(_port(_int Shift -1 0 3(_ent(_out))))
		(_port(_int Add -1 0 3(_ent(_out))))
		(_port(_int Done -1 0 3(_ent(_out))))
		(_type(_int States 0 7(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 8(_arch(_uni((i 4))))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(4))(_sens(8)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(6))(_sens(8)))))
			(line__13(_arch 2 0 13(_assignment(_trgt(5))(_sens(8)))))
			(line__14(_arch 3 0 14(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 17(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1754          1730087724100 Driver
(_unit VHDL(test_controller 0 7(driver 0 9))
	(_version vf5)
	(_time 1730087724101 2024.10.28 00:55:24)
	(_source(\../src/Test_Controller.vhd\))
	(_parameters tan)
	(_code 50505c53550607475500160a025606560557545752)
	(_ent
		(_time 1730081938933)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int LSB -1 0 11(_ent (_in))))
				(_port(_int Stop -1 0 11(_ent (_in))))
				(_port(_int Init -1 0 12(_ent (_out))))
				(_port(_int Shift -1 0 12(_ent (_out))))
				(_port(_int Add -1 0 12(_ent (_out))))
				(_port(_int Done -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 17(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 14(_arch(_uni))))
		(_sig(_int LSB -1 0 14(_arch(_uni))))
		(_sig(_int Done -1 0 14(_arch(_uni))))
		(_sig(_int Init -1 0 14(_arch(_uni))))
		(_sig(_int Shift -1 0 14(_arch(_uni))))
		(_sig(_int Add -1 0 14(_arch(_uni))))
		(_sig(_int Stop -1 0 14(_arch(_uni))))
		(_sig(_int CLK -1 0 15(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 15(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 21(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 18(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 19(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 20(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000036 55 683 1730082391316 utils
(_unit VHDL(utils 0 1(utils 0 9))
	(_version vf5)
	(_time 1730087724115 2024.10.28 00:55:24)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code 5f5f525d0d0802490e504c040b585b5956590c585c)
	(_ent
		(_time 1730082391316)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 10(_ent(_proc)))
			(_int Convert 1 0 18(_ent(_func)))
			(_int Convert 2 0 29(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1061          1730087724138 Driver
(_unit VHDL(test_utils 0 11(driver 0 15))
	(_version vf5)
	(_time 1730087724139 2024.10.28 00:55:24)
	(_source(\../src/Test_Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code 7f7f737e2c2928687a7239242b787b7976792c787c)
	(_ent
		(_time 1730081956185)
	)
	(_object
		(_sig(_int N -1 0 16(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 17(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 17(_arch(_uni))))
		(_sig(_int C -2 0 18(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 22(_procedure_call(_trgt(2)))))
			(line__24(_arch 1 0 24(_prcs(_wait_for)(_trgt(1)))))
			(line__33(_arch 2 0 33(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000053 55 1432          1730087736537 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1730087736538 2024.10.28 00:55:36)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code e5b2e9b6e6b2b7f3e0e2f3bfb2e3e1e3e3e3e3e3e1)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1174          1730087736553 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1730087736554 2024.10.28 00:55:36)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code f5a3f9a5f5a3a2e2f2f6b3afa0f3f3f3f3f2f1f3f0)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 24(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2518          1730087736567 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730087736568 2024.10.28 00:55:36)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 05525f030153551307011d5a5c0356030402010306)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1730087736573 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1730087736574 2024.10.28 00:55:36)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code 05530803055352120302435f07030402010306030d)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 20(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 20(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 701           1730087736585 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 0 5))
	(_version vf5)
	(_time 1730087736586 2024.10.28 00:55:36)
	(_source(\../src/Full_adder.vhd\))
	(_parameters tan)
	(_code 14431b1215431302471a054e411210121113161212)
	(_ent
		(_time 1725922142697)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1559          1730087736601 driver
(_unit VHDL(test_sumador 0 5(driver 0 12))
	(_version vf5)
	(_time 1730087736602 2024.10.28 00:55:36)
	(_source(\../src/TestA_Full_adder.vhd\))
	(_parameters tan)
	(_code 24722920257273332227627f762321227022252220)
	(_ent
		(_time 1725922142726)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 14(_ent (_in))))
				(_port(_int Y -1 0 14(_ent (_in))))
				(_port(_int Cin -1 0 14(_ent (_in))))
				(_port(_int Cout -1 0 14(_ent (_out))))
				(_port(_int Sum -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst uut 0 18(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 16(_arch(_uni))))
		(_sig(_int Y -1 0 16(_arch(_uni))))
		(_sig(_int Cin -1 0 16(_arch(_uni))))
		(_sig(_int Cout -1 0 16(_arch(_uni))))
		(_sig(_int Sum -1 0 16(_arch(_uni))))
		(_type(_int Entry 0 20(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 24(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 25(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1777          1730087736615 Behave_1
(_unit VHDL(test_16 0 6(behave_1 0 12))
	(_version vf5)
	(_time 1730087736616 2024.10.28 00:55:36)
	(_source(\../src/TestB_Full_adder.vhd\))
	(_parameters tan)
	(_code 33653e36356564243531756c633035343735363430)
	(_ent
		(_time 1725922142762)
	)
	(_block Blck_Test_1 0 21
		(_object
			(_sig(_int GUARD -3 0 21(_arch(_uni(_code 8)))))
			(_prcs
				(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__24(_arch 1 0 24(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__25(_arch 2 0 25(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 28
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 29(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 28(_arch(_uni(_code 9)))))
			(_prcs
				(line__28(_arch 3 0 28(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__31(_arch 4 0 31(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__32(_arch 5 0 32(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 13(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 15(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 16(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 17(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 18(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 35(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 42(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1868          1730087736630 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730087736631 2024.10.28 00:55:36)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code 43144b4144141355474c511c1a4542454745474546)
	(_ent
		(_time 1727362308084)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1382          1730087736644 Driver
(_unit VHDL(test_adder8 0 7(driver 0 9))
	(_version vf5)
	(_time 1730087736645 2024.10.28 00:55:36)
	(_source(\../src/Test_Adder8.vhd\))
	(_parameters tan)
	(_code 53055e505505044456071509035557555755565451)
	(_ent
		(_time 1727362308118)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 11(_ent (_in))))
				(_port(_int B 0 0 11(_ent (_in))))
				(_port(_int Cin -1 0 11(_ent (_in))))
				(_port(_int Cout -1 0 11(_ent (_out))))
				(_port(_int Sum 0 0 11(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 16(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 11(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 13(_arch(_uni))))
		(_sig(_int B 1 0 13(_arch(_uni))))
		(_sig(_int Sum 1 0 13(_arch(_uni))))
		(_sig(_int Cin -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 14(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 18(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 17(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1303          1730087736658 Behavior
(_unit VHDL(shiftn 0 1(behavior 0 15))
	(_version vf5)
	(_time 1730087736659 2024.10.28 00:55:36)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code 6234686268353f7466637638666561646a646b6464)
	(_ent
		(_time 1730083785013)
	)
	(_object
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int CLR -1 0 3(_ent(_in))))
		(_port(_int LD -1 0 4(_ent(_in))))
		(_port(_int SH -1 0 5(_ent(_in))))
		(_port(_int DIR -1 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 7(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 8(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 8(_ent(_out))))
		(_type(_int InBits 0 18(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 19(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 0 20(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 20(_prcs 1)))
		(_prcs
			(line__10(_ent 0 0 10(_assertion(_mon))))
			(Shifter(_arch 1 0 17(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1569          1730087736680 Driver
(_unit VHDL(test_shiftn 0 3(driver 0 5))
	(_version vf5)
	(_time 1730087736681 2024.10.28 00:55:36)
	(_source(\../src/Test_ShiftN.vhd\))
	(_parameters tan)
	(_code 72247f73752425657475342920747a747b74747576)
	(_ent
		(_time 1730083937678)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 7(_ent (_in))))
				(_port(_int CLR -1 0 7(_ent (_in))))
				(_port(_int LD -1 0 7(_ent (_in))))
				(_port(_int SH -1 0 8(_ent (_in))))
				(_port(_int DIR -1 0 8(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 9(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 9(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 15(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 0 11(_arch(_uni))))
		(_sig(_int CLR -1 0 11(_arch(_uni))))
		(_sig(_int LD -1 0 11(_arch(_uni))))
		(_sig(_int SH -1 0 11(_arch(_uni))))
		(_sig(_int DIR -1 0 11(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 12(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 12(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 13(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 13(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 16(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1164          1730087736695 FSM
(_unit VHDL(controller 0 1(fsm 0 6))
	(_version vf5)
	(_time 1730087736696 2024.10.28 00:55:36)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 82d5888cd6d58395848c90d88584d184d184878580)
	(_ent
		(_time 1730080932643)
	)
	(_object
		(_port(_int STB -1 0 2(_ent(_in))))
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int LSB -1 0 2(_ent(_in))))
		(_port(_int Stop -1 0 2(_ent(_in))))
		(_port(_int Init -1 0 3(_ent(_out))))
		(_port(_int Shift -1 0 3(_ent(_out))))
		(_port(_int Add -1 0 3(_ent(_out))))
		(_port(_int Done -1 0 3(_ent(_out))))
		(_type(_int States 0 7(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 8(_arch(_uni((i 4))))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(4))(_sens(8)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(6))(_sens(8)))))
			(line__13(_arch 2 0 13(_assignment(_trgt(5))(_sens(8)))))
			(line__14(_arch 3 0 14(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 17(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1754          1730087736709 Driver
(_unit VHDL(test_controller 0 7(driver 0 9))
	(_version vf5)
	(_time 1730087736710 2024.10.28 00:55:36)
	(_source(\../src/Test_Controller.vhd\))
	(_parameters tan)
	(_code 91c79c9e95c7c68694c1d7cbc397c797c496959693)
	(_ent
		(_time 1730081938933)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int LSB -1 0 11(_ent (_in))))
				(_port(_int Stop -1 0 11(_ent (_in))))
				(_port(_int Init -1 0 12(_ent (_out))))
				(_port(_int Shift -1 0 12(_ent (_out))))
				(_port(_int Add -1 0 12(_ent (_out))))
				(_port(_int Done -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 17(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 14(_arch(_uni))))
		(_sig(_int LSB -1 0 14(_arch(_uni))))
		(_sig(_int Done -1 0 14(_arch(_uni))))
		(_sig(_int Init -1 0 14(_arch(_uni))))
		(_sig(_int Shift -1 0 14(_arch(_uni))))
		(_sig(_int Add -1 0 14(_arch(_uni))))
		(_sig(_int Stop -1 0 14(_arch(_uni))))
		(_sig(_int CLK -1 0 15(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 15(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 21(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 18(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 19(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 20(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000036 55 683 1730082391316 utils
(_unit VHDL(utils 0 1(utils 0 9))
	(_version vf5)
	(_time 1730087736723 2024.10.28 00:55:36)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code a1f7adf7a4f6fcb7f0aeb2faf5a6a5a7a8a7f2a6a2)
	(_ent
		(_time 1730082391316)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 10(_ent(_proc)))
			(_int Convert 1 0 18(_ent(_func)))
			(_int Convert 2 0 29(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1061          1730087736746 Driver
(_unit VHDL(test_utils 0 11(driver 0 15))
	(_version vf5)
	(_time 1730087736747 2024.10.28 00:55:36)
	(_source(\../src/Test_Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code c096cd95c59697d7c5cd869b94c7c4c6c9c693c7c3)
	(_ent
		(_time 1730081956185)
	)
	(_object
		(_sig(_int N -1 0 16(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 17(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 17(_arch(_uni))))
		(_sig(_int C -2 0 18(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 22(_procedure_call(_trgt(2)))))
			(line__24(_arch 1 0 24(_prcs(_wait_for)(_trgt(1)))))
			(line__33(_arch 2 0 33(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000051 55 4041          1730087745891 Test_Mult4
(_unit VHDL(test_mult4 0 22(test_mult4 0 24))
	(_version vf5)
	(_time 1730087745892 2024.10.28 00:55:45)
	(_source(\../src/Test_Mult4.vhd\))
	(_parameters tan)
	(_code 75212574752322627321332f707270732672717671)
	(_ent
		(_time 1730083784866)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 26(_ent (_in))))
				(_port(_int CLR -1 0 26(_ent (_in))))
				(_port(_int LD -1 0 26(_ent (_in))))
				(_port(_int SH -1 0 26(_ent (_in))))
				(_port(_int DIR -1 0 26(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 26(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 26(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 26(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 26(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 0 0 30(_ent (_in))))
				(_port(_int B 0 0 30(_ent (_in))))
				(_port(_int Cin -1 0 30(_ent (_in))))
				(_port(_int Cout -1 0 30(_ent (_out))))
				(_port(_int Sum 0 0 30(_ent (_out))))
			)
		)
		(Latch8
			(_object
				(_port(_int D 1 0 38(_ent (_in))))
				(_port(_int Clk -1 0 38(_ent (_in))))
				(_port(_int Pre -1 0 38(_ent (_in))))
				(_port(_int Clr -1 0 38(_ent (_in))))
				(_port(_int Q 1 0 38(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 34(_ent (_in))))
				(_port(_int CLK -1 0 34(_ent (_in))))
				(_port(_int LSB -1 0 34(_ent (_in))))
				(_port(_int Stop -1 0 34(_ent (_in))))
				(_port(_int Init -1 0 34(_ent (_out))))
				(_port(_int Shift -1 0 34(_ent (_out))))
				(_port(_int Add -1 0 34(_ent (_out))))
				(_port(_int Done -1 0 34(_ent (_out))))
			)
		)
	)
	(_inst SRB 0 54(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(DB))
			((Q)(QB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 55(_comp Adder8)
		(_port
			((A)(Result))
			((B)(QB))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_inst ACC 0 56(_comp Latch8)
		(_port
			((D)(Sum))
			((Clk)(CLK))
			((Pre)(Add))
			((Clr)(Init))
			((Q)(Result))
		)
		(_use(_ent . Latch8)
		)
	)
	(_inst FSM_Controller 0 57(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 41(_arch(_uni))))
		(_sig(_int LD -1 0 41(_arch(_uni))))
		(_sig(_int SH -1 0 41(_arch(_uni))))
		(_sig(_int DIR -1 0 41(_arch(_uni))))
		(_sig(_int CLR -1 0 41(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 42(_array -1((_to i 1 i 4)))))
		(_sig(_int DA 2 0 42(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 43(_array -1((_dto i 8 i 1)))))
		(_sig(_int QA 3 0 43(_arch(_uni))))
		(_sig(_int DB 2 0 44(_arch(_uni))))
		(_sig(_int QB 3 0 45(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int Sum 4 0 46(_arch(_uni))))
		(_sig(_int Result 4 0 46(_arch(_uni))))
		(_sig(_int Cin -1 0 47(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 47(_arch(_uni((i 0))))))
		(_sig(_int STB -1 0 48(_arch(_uni))))
		(_sig(_int LSB -1 0 48(_arch(_uni))))
		(_sig(_int Done -1 0 48(_arch(_uni))))
		(_sig(_int Init -1 0 48(_arch(_uni))))
		(_sig(_int Shift -1 0 48(_arch(_uni))))
		(_sig(_int Add -1 0 48(_arch(_uni))))
		(_sig(_int Stop -1 0 48(_arch(_uni))))
		(_sig(_int D 4 0 49(_arch(_uni))))
		(_sig(_int Q 4 0 49(_arch(_uni))))
		(_sig(_int Pre -1 0 50(_arch(_uni((i 1))))))
		(_prcs
			(Stimulus(_arch 0 0 59(_prcs(_simple))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Test_Mult4 1 -1)
)
I 000053 55 1432          1730087745907 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1730087745908 2024.10.28 00:55:45)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 84d1d48a86d3d692818392ded38280828282828280)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1174          1730087745923 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1730087745924 2024.10.28 00:55:45)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 94c0c49b95c2c3839397d2cec19292929293909291)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 24(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2518          1730087745940 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730087745941 2024.10.28 00:55:45)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code a4f1a3f3a1f2f4b2a6a0bcfbfda2f7a2a5a3a0a2a7)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1730087745946 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1730087745947 2024.10.28 00:55:45)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code a4f0f4f3a5f2f3b3a2a3e2fea6a2a5a3a0a2a7a2ac)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 20(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 20(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 701           1730087745958 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 0 5))
	(_version vf5)
	(_time 1730087745959 2024.10.28 00:55:45)
	(_source(\../src/Full_adder.vhd\))
	(_parameters tan)
	(_code b3e6e1e6b5e4b4a5e0bda2e9e6b5b7b5b6b4b1b5b5)
	(_ent
		(_time 1725922142697)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1559          1730087745985 driver
(_unit VHDL(test_sumador 0 5(driver 0 12))
	(_version vf5)
	(_time 1730087745986 2024.10.28 00:55:45)
	(_source(\../src/TestA_Full_adder.vhd\))
	(_parameters tan)
	(_code d2868280d58485c5d4d1948980d5d7d486d4d3d4d6)
	(_ent
		(_time 1725922142726)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 14(_ent (_in))))
				(_port(_int Y -1 0 14(_ent (_in))))
				(_port(_int Cin -1 0 14(_ent (_in))))
				(_port(_int Cout -1 0 14(_ent (_out))))
				(_port(_int Sum -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst uut 0 18(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 16(_arch(_uni))))
		(_sig(_int Y -1 0 16(_arch(_uni))))
		(_sig(_int Cin -1 0 16(_arch(_uni))))
		(_sig(_int Cout -1 0 16(_arch(_uni))))
		(_sig(_int Sum -1 0 16(_arch(_uni))))
		(_type(_int Entry 0 20(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 24(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 25(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1777          1730087746000 Behave_1
(_unit VHDL(test_16 0 6(behave_1 0 12))
	(_version vf5)
	(_time 1730087746001 2024.10.28 00:55:45)
	(_source(\../src/TestB_Full_adder.vhd\))
	(_parameters tan)
	(_code e2b6b2b1e5b4b5f5e4e0a4bdb2e1e4e5e6e4e7e5e1)
	(_ent
		(_time 1725922142762)
	)
	(_block Blck_Test_1 0 21
		(_object
			(_sig(_int GUARD -3 0 21(_arch(_uni(_code 8)))))
			(_prcs
				(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__24(_arch 1 0 24(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__25(_arch 2 0 25(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 28
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 29(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 28(_arch(_uni(_code 9)))))
			(_prcs
				(line__28(_arch 3 0 28(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__31(_arch 4 0 31(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__32(_arch 5 0 32(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 13(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 15(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 16(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 17(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 18(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 35(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 42(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1868          1730087746015 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730087746016 2024.10.28 00:55:46)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code f2a7a7a2f4a5a2e4f6fde0adabf4f3f4f6f4f6f4f7)
	(_ent
		(_time 1727362308084)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1382          1730087746030 Driver
(_unit VHDL(test_adder8 0 7(driver 0 9))
	(_version vf5)
	(_time 1730087746031 2024.10.28 00:55:46)
	(_source(\../src/Test_Adder8.vhd\))
	(_parameters tan)
	(_code 01555007055756160455475b510705070507040603)
	(_ent
		(_time 1727362308118)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 11(_ent (_in))))
				(_port(_int B 0 0 11(_ent (_in))))
				(_port(_int Cin -1 0 11(_ent (_in))))
				(_port(_int Cout -1 0 11(_ent (_out))))
				(_port(_int Sum 0 0 11(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 16(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 11(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 13(_arch(_uni))))
		(_sig(_int B 1 0 13(_arch(_uni))))
		(_sig(_int Sum 1 0 13(_arch(_uni))))
		(_sig(_int Cin -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 14(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 18(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 17(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1303          1730087746045 Behavior
(_unit VHDL(shiftn 0 1(behavior 0 15))
	(_version vf5)
	(_time 1730087746046 2024.10.28 00:55:46)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code 1145471618464c071510054b151612171917181717)
	(_ent
		(_time 1730083785013)
	)
	(_object
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int CLR -1 0 3(_ent(_in))))
		(_port(_int LD -1 0 4(_ent(_in))))
		(_port(_int SH -1 0 5(_ent(_in))))
		(_port(_int DIR -1 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 7(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 8(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 8(_ent(_out))))
		(_type(_int InBits 0 18(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 19(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 0 20(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 20(_prcs 1)))
		(_prcs
			(line__10(_ent 0 0 10(_assertion(_mon))))
			(Shifter(_arch 1 0 17(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1569          1730087746077 Driver
(_unit VHDL(test_shiftn 0 3(driver 0 5))
	(_version vf5)
	(_time 1730087746078 2024.10.28 00:55:46)
	(_source(\../src/Test_ShiftN.vhd\))
	(_parameters tan)
	(_code 30646135356667273637766b623638363936363734)
	(_ent
		(_time 1730083937678)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 7(_ent (_in))))
				(_port(_int CLR -1 0 7(_ent (_in))))
				(_port(_int LD -1 0 7(_ent (_in))))
				(_port(_int SH -1 0 8(_ent (_in))))
				(_port(_int DIR -1 0 8(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 9(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 9(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 15(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 0 11(_arch(_uni))))
		(_sig(_int CLR -1 0 11(_arch(_uni))))
		(_sig(_int LD -1 0 11(_arch(_uni))))
		(_sig(_int SH -1 0 11(_arch(_uni))))
		(_sig(_int DIR -1 0 11(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 12(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 12(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 13(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 13(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 16(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1164          1730087746093 FSM
(_unit VHDL(controller 0 1(fsm 0 6))
	(_version vf5)
	(_time 1730087746094 2024.10.28 00:55:46)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 4015164216174157464e521a474613461346454742)
	(_ent
		(_time 1730080932643)
	)
	(_object
		(_port(_int STB -1 0 2(_ent(_in))))
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int LSB -1 0 2(_ent(_in))))
		(_port(_int Stop -1 0 2(_ent(_in))))
		(_port(_int Init -1 0 3(_ent(_out))))
		(_port(_int Shift -1 0 3(_ent(_out))))
		(_port(_int Add -1 0 3(_ent(_out))))
		(_port(_int Done -1 0 3(_ent(_out))))
		(_type(_int States 0 7(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 8(_arch(_uni((i 4))))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(4))(_sens(8)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(6))(_sens(8)))))
			(line__13(_arch 2 0 13(_assignment(_trgt(5))(_sens(8)))))
			(line__14(_arch 3 0 14(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 17(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1754          1730087746107 Driver
(_unit VHDL(test_controller 0 7(driver 0 9))
	(_version vf5)
	(_time 1730087746108 2024.10.28 00:55:46)
	(_source(\../src/Test_Controller.vhd\))
	(_parameters tan)
	(_code 4f1b1e4d1c1918584a1f09151d4919491a484b484d)
	(_ent
		(_time 1730081938933)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int LSB -1 0 11(_ent (_in))))
				(_port(_int Stop -1 0 11(_ent (_in))))
				(_port(_int Init -1 0 12(_ent (_out))))
				(_port(_int Shift -1 0 12(_ent (_out))))
				(_port(_int Add -1 0 12(_ent (_out))))
				(_port(_int Done -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 17(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 14(_arch(_uni))))
		(_sig(_int LSB -1 0 14(_arch(_uni))))
		(_sig(_int Done -1 0 14(_arch(_uni))))
		(_sig(_int Init -1 0 14(_arch(_uni))))
		(_sig(_int Shift -1 0 14(_arch(_uni))))
		(_sig(_int Add -1 0 14(_arch(_uni))))
		(_sig(_int Stop -1 0 14(_arch(_uni))))
		(_sig(_int CLK -1 0 15(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 15(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 21(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 18(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 19(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 20(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000036 55 683 1730082391316 utils
(_unit VHDL(utils 0 1(utils 0 9))
	(_version vf5)
	(_time 1730087746123 2024.10.28 00:55:46)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code 5f0b0f5d0d0802490e504c040b585b5956590c585c)
	(_ent
		(_time 1730082391316)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 10(_ent(_proc)))
			(_int Convert 1 0 18(_ent(_func)))
			(_int Convert 2 0 29(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1061          1730087746153 Driver
(_unit VHDL(test_utils 0 11(driver 0 15))
	(_version vf5)
	(_time 1730087746154 2024.10.28 00:55:46)
	(_source(\../src/Test_Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code 7e2a2f7f2e2829697b7338252a797a7877782d797d)
	(_ent
		(_time 1730081956185)
	)
	(_object
		(_sig(_int N -1 0 16(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 17(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 17(_arch(_uni))))
		(_sig(_int C -2 0 18(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 22(_procedure_call(_trgt(2)))))
			(line__24(_arch 1 0 24(_prcs(_wait_for)(_trgt(1)))))
			(line__33(_arch 2 0 33(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000051 55 4370          1730087771710 Test_Mult4
(_unit VHDL(test_mult4 0 22(test_mult4 0 24))
	(_version vf5)
	(_time 1730087771711 2024.10.28 00:56:11)
	(_source(\../src/Test_Mult4.vhd\))
	(_parameters tan)
	(_code 494d4f4b451f1e5e4f1d0f134c4e4c4f1a4e4d4a4d)
	(_ent
		(_time 1730083784866)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 26(_ent (_in))))
				(_port(_int CLR -1 0 26(_ent (_in))))
				(_port(_int LD -1 0 26(_ent (_in))))
				(_port(_int SH -1 0 26(_ent (_in))))
				(_port(_int DIR -1 0 26(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 26(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 26(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 26(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 26(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 0 0 30(_ent (_in))))
				(_port(_int B 0 0 30(_ent (_in))))
				(_port(_int Cin -1 0 30(_ent (_in))))
				(_port(_int Cout -1 0 30(_ent (_out))))
				(_port(_int Sum 0 0 30(_ent (_out))))
			)
		)
		(Latch8
			(_object
				(_port(_int D 1 0 38(_ent (_in))))
				(_port(_int Clk -1 0 38(_ent (_in))))
				(_port(_int Pre -1 0 38(_ent (_in))))
				(_port(_int Clr -1 0 38(_ent (_in))))
				(_port(_int Q 1 0 38(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 34(_ent (_in))))
				(_port(_int CLK -1 0 34(_ent (_in))))
				(_port(_int LSB -1 0 34(_ent (_in))))
				(_port(_int Stop -1 0 34(_ent (_in))))
				(_port(_int Init -1 0 34(_ent (_out))))
				(_port(_int Shift -1 0 34(_ent (_out))))
				(_port(_int Add -1 0 34(_ent (_out))))
				(_port(_int Done -1 0 34(_ent (_out))))
			)
		)
	)
	(_inst SR1 0 53(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(DA))
			((Q)(QA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR2 0 54(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(DB))
			((Q)(QB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 55(_comp Adder8)
		(_port
			((A)(Result))
			((B)(QB))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_inst ACC 0 56(_comp Latch8)
		(_port
			((D)(Sum))
			((Clk)(CLK))
			((Pre)(Add))
			((Clr)(Init))
			((Q)(Result))
		)
		(_use(_ent . Latch8)
		)
	)
	(_inst FSM_Controller 0 57(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 41(_arch(_uni))))
		(_sig(_int LD -1 0 41(_arch(_uni))))
		(_sig(_int SH -1 0 41(_arch(_uni))))
		(_sig(_int DIR -1 0 41(_arch(_uni))))
		(_sig(_int CLR -1 0 41(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 42(_array -1((_to i 1 i 4)))))
		(_sig(_int DA 2 0 42(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 43(_array -1((_dto i 8 i 1)))))
		(_sig(_int QA 3 0 43(_arch(_uni))))
		(_sig(_int DB 2 0 44(_arch(_uni))))
		(_sig(_int QB 3 0 45(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int Sum 4 0 46(_arch(_uni))))
		(_sig(_int Result 4 0 46(_arch(_uni))))
		(_sig(_int Cin -1 0 47(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 47(_arch(_uni((i 0))))))
		(_sig(_int STB -1 0 48(_arch(_uni))))
		(_sig(_int LSB -1 0 48(_arch(_uni))))
		(_sig(_int Done -1 0 48(_arch(_uni))))
		(_sig(_int Init -1 0 48(_arch(_uni))))
		(_sig(_int Shift -1 0 48(_arch(_uni))))
		(_sig(_int Add -1 0 48(_arch(_uni))))
		(_sig(_int Stop -1 0 48(_arch(_uni))))
		(_sig(_int D 4 0 49(_arch(_uni))))
		(_sig(_int Q 4 0 49(_arch(_uni))))
		(_sig(_int Pre -1 0 50(_arch(_uni((i 1))))))
		(_prcs
			(Stimulus(_arch 0 0 59(_prcs(_simple))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Test_Mult4 1 -1)
)
I 000053 55 1432          1730087771725 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1730087771726 2024.10.28 00:56:11)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 595c5f5a560e0b4f5c5e4f030e5f5d5f5f5f5f5f5d)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1174          1730087771740 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1730087771741 2024.10.28 00:56:11)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 686c6e68653e3f7f6f6b2e323d6e6e6e6e6f6c6e6d)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 24(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2518          1730087771757 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730087771758 2024.10.28 00:56:11)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 787d2979712e286e7a7c6027217e2b7e797f7c7e7b)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1730087771763 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1730087771764 2024.10.28 00:56:11)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code 787c7e79752e2f6f7e7f3e227a7e797f7c7e7b7e70)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 20(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 20(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 701           1730087771774 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 0 5))
	(_version vf5)
	(_time 1730087771775 2024.10.28 00:56:11)
	(_source(\../src/Full_adder.vhd\))
	(_parameters tan)
	(_code 888d8c8785df8f9edb8699d2dd8e8c8e8d8f8a8e8e)
	(_ent
		(_time 1725922142697)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1559          1730087771789 driver
(_unit VHDL(test_sumador 0 5(driver 0 12))
	(_version vf5)
	(_time 1730087771790 2024.10.28 00:56:11)
	(_source(\../src/TestA_Full_adder.vhd\))
	(_parameters tan)
	(_code 9793919895c1c0809194d1ccc5909291c391969193)
	(_ent
		(_time 1725922142726)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 14(_ent (_in))))
				(_port(_int Y -1 0 14(_ent (_in))))
				(_port(_int Cin -1 0 14(_ent (_in))))
				(_port(_int Cout -1 0 14(_ent (_out))))
				(_port(_int Sum -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst uut 0 18(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 16(_arch(_uni))))
		(_sig(_int Y -1 0 16(_arch(_uni))))
		(_sig(_int Cin -1 0 16(_arch(_uni))))
		(_sig(_int Cout -1 0 16(_arch(_uni))))
		(_sig(_int Sum -1 0 16(_arch(_uni))))
		(_type(_int Entry 0 20(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 24(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 25(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1777          1730087771805 Behave_1
(_unit VHDL(test_16 0 6(behave_1 0 12))
	(_version vf5)
	(_time 1730087771806 2024.10.28 00:56:11)
	(_source(\../src/TestB_Full_adder.vhd\))
	(_parameters tan)
	(_code a7a3a1f0a5f1f0b0a1a5e1f8f7a4a1a0a3a1a2a0a4)
	(_ent
		(_time 1725922142762)
	)
	(_block Blck_Test_1 0 21
		(_object
			(_sig(_int GUARD -3 0 21(_arch(_uni(_code 8)))))
			(_prcs
				(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__24(_arch 1 0 24(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__25(_arch 2 0 25(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 28
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 29(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 28(_arch(_uni(_code 9)))))
			(_prcs
				(line__28(_arch 3 0 28(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__31(_arch 4 0 31(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__32(_arch 5 0 32(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 13(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 15(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 16(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 17(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 18(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 35(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 42(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1868          1730087771820 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730087771821 2024.10.28 00:56:11)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code b7b2b4e3b4e0e7a1b3b8a5e8eeb1b6b1b3b1b3b1b2)
	(_ent
		(_time 1727362308084)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1382          1730087771834 Driver
(_unit VHDL(test_adder8 0 7(driver 0 9))
	(_version vf5)
	(_time 1730087771835 2024.10.28 00:56:11)
	(_source(\../src/Test_Adder8.vhd\))
	(_parameters tan)
	(_code c6c2c093c59091d1c392809c96c0c2c0c2c0c3c1c4)
	(_ent
		(_time 1727362308118)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 11(_ent (_in))))
				(_port(_int B 0 0 11(_ent (_in))))
				(_port(_int Cin -1 0 11(_ent (_in))))
				(_port(_int Cout -1 0 11(_ent (_out))))
				(_port(_int Sum 0 0 11(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 16(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 11(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 13(_arch(_uni))))
		(_sig(_int B 1 0 13(_arch(_uni))))
		(_sig(_int Sum 1 0 13(_arch(_uni))))
		(_sig(_int Cin -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 14(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 18(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 17(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1303          1730087771847 Behavior
(_unit VHDL(shiftn 0 1(behavior 0 15))
	(_version vf5)
	(_time 1730087771848 2024.10.28 00:56:11)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code d6d2d784d8818bc0d2d7c28cd2d1d5d0ded0dfd0d0)
	(_ent
		(_time 1730083785013)
	)
	(_object
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int CLR -1 0 3(_ent(_in))))
		(_port(_int LD -1 0 4(_ent(_in))))
		(_port(_int SH -1 0 5(_ent(_in))))
		(_port(_int DIR -1 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 7(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 8(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 8(_ent(_out))))
		(_type(_int InBits 0 18(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 19(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 0 20(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 20(_prcs 1)))
		(_prcs
			(line__10(_ent 0 0 10(_assertion(_mon))))
			(Shifter(_arch 1 0 17(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1569          1730087771871 Driver
(_unit VHDL(test_shiftn 0 3(driver 0 5))
	(_version vf5)
	(_time 1730087771872 2024.10.28 00:56:11)
	(_source(\../src/Test_ShiftN.vhd\))
	(_parameters tan)
	(_code f5f1f3a5f5a3a2e2f3f2b3aea7f3fdf3fcf3f3f2f1)
	(_ent
		(_time 1730083937678)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 7(_ent (_in))))
				(_port(_int CLR -1 0 7(_ent (_in))))
				(_port(_int LD -1 0 7(_ent (_in))))
				(_port(_int SH -1 0 8(_ent (_in))))
				(_port(_int DIR -1 0 8(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 9(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 9(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 15(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 0 11(_arch(_uni))))
		(_sig(_int CLR -1 0 11(_arch(_uni))))
		(_sig(_int LD -1 0 11(_arch(_uni))))
		(_sig(_int SH -1 0 11(_arch(_uni))))
		(_sig(_int DIR -1 0 11(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 12(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 12(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 13(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 13(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 16(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1164          1730087771889 FSM
(_unit VHDL(controller 0 1(fsm 0 6))
	(_version vf5)
	(_time 1730087771890 2024.10.28 00:56:11)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 0500050356520412030b175f020356035603000207)
	(_ent
		(_time 1730080932643)
	)
	(_object
		(_port(_int STB -1 0 2(_ent(_in))))
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int LSB -1 0 2(_ent(_in))))
		(_port(_int Stop -1 0 2(_ent(_in))))
		(_port(_int Init -1 0 3(_ent(_out))))
		(_port(_int Shift -1 0 3(_ent(_out))))
		(_port(_int Add -1 0 3(_ent(_out))))
		(_port(_int Done -1 0 3(_ent(_out))))
		(_type(_int States 0 7(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 8(_arch(_uni((i 4))))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(4))(_sens(8)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(6))(_sens(8)))))
			(line__13(_arch 2 0 13(_assignment(_trgt(5))(_sens(8)))))
			(line__14(_arch 3 0 14(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 17(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1754          1730087771903 Driver
(_unit VHDL(test_controller 0 7(driver 0 9))
	(_version vf5)
	(_time 1730087771904 2024.10.28 00:56:11)
	(_source(\../src/Test_Controller.vhd\))
	(_parameters tan)
	(_code 14101313154243031144524e461242124113101316)
	(_ent
		(_time 1730081938933)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int LSB -1 0 11(_ent (_in))))
				(_port(_int Stop -1 0 11(_ent (_in))))
				(_port(_int Init -1 0 12(_ent (_out))))
				(_port(_int Shift -1 0 12(_ent (_out))))
				(_port(_int Add -1 0 12(_ent (_out))))
				(_port(_int Done -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 17(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 14(_arch(_uni))))
		(_sig(_int LSB -1 0 14(_arch(_uni))))
		(_sig(_int Done -1 0 14(_arch(_uni))))
		(_sig(_int Init -1 0 14(_arch(_uni))))
		(_sig(_int Shift -1 0 14(_arch(_uni))))
		(_sig(_int Add -1 0 14(_arch(_uni))))
		(_sig(_int Stop -1 0 14(_arch(_uni))))
		(_sig(_int CLK -1 0 15(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 15(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 21(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 18(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 19(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 20(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000036 55 683 1730082391316 utils
(_unit VHDL(utils 0 1(utils 0 9))
	(_version vf5)
	(_time 1730087771919 2024.10.28 00:56:11)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code 2420222124737932752b377f702320222d22772327)
	(_ent
		(_time 1730082391316)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 10(_ent(_proc)))
			(_int Convert 1 0 18(_ent(_func)))
			(_int Convert 2 0 29(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1061          1730087771942 Driver
(_unit VHDL(test_utils 0 11(driver 0 15))
	(_version vf5)
	(_time 1730087771943 2024.10.28 00:56:11)
	(_source(\../src/Test_Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code 34303331356263233139726f603330323d32673337)
	(_ent
		(_time 1730081956185)
	)
	(_object
		(_sig(_int N -1 0 16(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 17(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 17(_arch(_uni))))
		(_sig(_int C -2 0 18(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 22(_procedure_call(_trgt(2)))))
			(line__24(_arch 1 0 24(_prcs(_wait_for)(_trgt(1)))))
			(line__33(_arch 2 0 33(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000051 55 4370          1730155611919 Test_Mult4
(_unit VHDL(test_mult4 0 22(test_mult4 0 24))
	(_version vf5)
	(_time 1730155611920 2024.10.28 19:46:51)
	(_source(\../src/Test_Mult4.vhd\))
	(_parameters tan)
	(_code 6a3c3f6a3e3c3d7d6c3d2c306f6d6f6c396d6e696e)
	(_ent
		(_time 1730083784866)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 26(_ent (_in))))
				(_port(_int CLR -1 0 26(_ent (_in))))
				(_port(_int LD -1 0 26(_ent (_in))))
				(_port(_int SH -1 0 26(_ent (_in))))
				(_port(_int DIR -1 0 26(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 26(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 26(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 26(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 26(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 0 0 30(_ent (_in))))
				(_port(_int B 0 0 30(_ent (_in))))
				(_port(_int Cin -1 0 30(_ent (_in))))
				(_port(_int Cout -1 0 30(_ent (_out))))
				(_port(_int Sum 0 0 30(_ent (_out))))
			)
		)
		(Latch8
			(_object
				(_port(_int D 1 0 38(_ent (_in))))
				(_port(_int Clk -1 0 38(_ent (_in))))
				(_port(_int Pre -1 0 38(_ent (_in))))
				(_port(_int Clr -1 0 38(_ent (_in))))
				(_port(_int Q 1 0 38(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 34(_ent (_in))))
				(_port(_int CLK -1 0 34(_ent (_in))))
				(_port(_int LSB -1 0 34(_ent (_in))))
				(_port(_int Stop -1 0 34(_ent (_in))))
				(_port(_int Init -1 0 34(_ent (_out))))
				(_port(_int Shift -1 0 34(_ent (_out))))
				(_port(_int Add -1 0 34(_ent (_out))))
				(_port(_int Done -1 0 34(_ent (_out))))
			)
		)
	)
	(_inst SR1 0 53(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(DA))
			((Q)(QA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR2 0 54(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(DB))
			((Q)(QB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 55(_comp Adder8)
		(_port
			((A)(Result))
			((B)(QB))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_inst ACC 0 56(_comp Latch8)
		(_port
			((D)(Sum))
			((Clk)(CLK))
			((Pre)(Add))
			((Clr)(Init))
			((Q)(Result))
		)
		(_use(_ent . Latch8)
		)
	)
	(_inst FSM_Controller 0 57(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 41(_arch(_uni))))
		(_sig(_int LD -1 0 41(_arch(_uni))))
		(_sig(_int SH -1 0 41(_arch(_uni))))
		(_sig(_int DIR -1 0 41(_arch(_uni))))
		(_sig(_int CLR -1 0 41(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 42(_array -1((_to i 1 i 4)))))
		(_sig(_int DA 2 0 42(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 43(_array -1((_dto i 8 i 1)))))
		(_sig(_int QA 3 0 43(_arch(_uni))))
		(_sig(_int DB 2 0 44(_arch(_uni))))
		(_sig(_int QB 3 0 45(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int Sum 4 0 46(_arch(_uni))))
		(_sig(_int Result 4 0 46(_arch(_uni))))
		(_sig(_int Cin -1 0 47(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 47(_arch(_uni((i 0))))))
		(_sig(_int STB -1 0 48(_arch(_uni))))
		(_sig(_int LSB -1 0 48(_arch(_uni))))
		(_sig(_int Done -1 0 48(_arch(_uni))))
		(_sig(_int Init -1 0 48(_arch(_uni))))
		(_sig(_int Shift -1 0 48(_arch(_uni))))
		(_sig(_int Add -1 0 48(_arch(_uni))))
		(_sig(_int Stop -1 0 48(_arch(_uni))))
		(_sig(_int D 4 0 49(_arch(_uni))))
		(_sig(_int Q 4 0 49(_arch(_uni))))
		(_sig(_int Pre -1 0 50(_arch(_uni((i 1))))))
		(_prcs
			(Stimulus(_arch 0 0 59(_prcs(_simple))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Test_Mult4 1 -1)
)
I 000053 55 1432          1730155611955 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1730155611956 2024.10.28 19:46:51)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 89dedc8786dedb9f8c8e9fd3de8f8d8f8f8f8f8f8d)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1174          1730155611984 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1730155611985 2024.10.28 19:46:51)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code a8fefdffa5feffbfafabeef2fdaeaeaeaeafacaead)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 24(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2518          1730155612009 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730155612010 2024.10.28 19:46:52)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code b8efbaecb1eee8aebabca0e7e1beebbeb9bfbcbebb)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1730155612015 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1730155612016 2024.10.28 19:46:52)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code b8eeedecb5eeefafbebffee2babeb9bfbcbebbbeb0)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 20(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 20(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 701           1730155612048 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 0 5))
	(_version vf5)
	(_time 1730155612049 2024.10.28 19:46:52)
	(_source(\../src/Full_adder.vhd\))
	(_parameters tan)
	(_code e7b0b0b5e5b0e0f1b4e9f6bdb2e1e3e1e2e0e5e1e1)
	(_ent
		(_time 1725922142697)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1559          1730155612075 driver
(_unit VHDL(test_sumador 0 5(driver 0 12))
	(_version vf5)
	(_time 1730155612076 2024.10.28 19:46:52)
	(_source(\../src/TestA_Full_adder.vhd\))
	(_parameters tan)
	(_code 06505000055051110005405d540103005200070002)
	(_ent
		(_time 1725922142726)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 14(_ent (_in))))
				(_port(_int Y -1 0 14(_ent (_in))))
				(_port(_int Cin -1 0 14(_ent (_in))))
				(_port(_int Cout -1 0 14(_ent (_out))))
				(_port(_int Sum -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst uut 0 18(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 16(_arch(_uni))))
		(_sig(_int Y -1 0 16(_arch(_uni))))
		(_sig(_int Cin -1 0 16(_arch(_uni))))
		(_sig(_int Cout -1 0 16(_arch(_uni))))
		(_sig(_int Sum -1 0 16(_arch(_uni))))
		(_type(_int Entry 0 20(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 24(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 25(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1777          1730155612103 Behave_1
(_unit VHDL(test_16 0 6(behave_1 0 12))
	(_version vf5)
	(_time 1730155612104 2024.10.28 19:46:52)
	(_source(\../src/TestB_Full_adder.vhd\))
	(_parameters tan)
	(_code 164040111540410110145049461510111210131115)
	(_ent
		(_time 1725922142762)
	)
	(_block Blck_Test_1 0 21
		(_object
			(_sig(_int GUARD -3 0 21(_arch(_uni(_code 8)))))
			(_prcs
				(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__24(_arch 1 0 24(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__25(_arch 2 0 25(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 28
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 29(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 28(_arch(_uni(_code 9)))))
			(_prcs
				(line__28(_arch 3 0 28(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__31(_arch 4 0 31(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__32(_arch 5 0 32(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 13(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 15(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 16(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 17(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 18(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 35(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 42(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1868          1730155612131 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730155612132 2024.10.28 19:46:52)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code 3562663034626523313a276a6c3334333133313330)
	(_ent
		(_time 1727362308084)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1382          1730155612179 Driver
(_unit VHDL(test_adder8 0 7(driver 0 9))
	(_version vf5)
	(_time 1730155612180 2024.10.28 19:46:52)
	(_source(\../src/Test_Adder8.vhd\))
	(_parameters tan)
	(_code 64323264653233736130223e346260626062616366)
	(_ent
		(_time 1727362308118)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 11(_ent (_in))))
				(_port(_int B 0 0 11(_ent (_in))))
				(_port(_int Cin -1 0 11(_ent (_in))))
				(_port(_int Cout -1 0 11(_ent (_out))))
				(_port(_int Sum 0 0 11(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 16(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 11(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 13(_arch(_uni))))
		(_sig(_int B 1 0 13(_arch(_uni))))
		(_sig(_int Sum 1 0 13(_arch(_uni))))
		(_sig(_int Cin -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 14(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 18(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 17(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1303          1730155612208 Behavior
(_unit VHDL(shiftn 0 1(behavior 0 15))
	(_version vf5)
	(_time 1730155612209 2024.10.28 19:46:52)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code 83d5d28d88d4de95878297d9878480858b858a8585)
	(_ent
		(_time 1730083785013)
	)
	(_object
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int CLR -1 0 3(_ent(_in))))
		(_port(_int LD -1 0 4(_ent(_in))))
		(_port(_int SH -1 0 5(_ent(_in))))
		(_port(_int DIR -1 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 7(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 8(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 8(_ent(_out))))
		(_type(_int InBits 0 18(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 19(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 0 20(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 20(_prcs 1)))
		(_prcs
			(line__10(_ent 0 0 10(_assertion(_mon))))
			(Shifter(_arch 1 0 17(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1569          1730155612246 Driver
(_unit VHDL(test_shiftn 0 3(driver 0 5))
	(_version vf5)
	(_time 1730155612247 2024.10.28 19:46:52)
	(_source(\../src/Test_ShiftN.vhd\))
	(_parameters tan)
	(_code a2f4f4f5a5f4f5b5a4a5e4f9f0a4aaa4aba4a4a5a6)
	(_ent
		(_time 1730083937678)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 7(_ent (_in))))
				(_port(_int CLR -1 0 7(_ent (_in))))
				(_port(_int LD -1 0 7(_ent (_in))))
				(_port(_int SH -1 0 8(_ent (_in))))
				(_port(_int DIR -1 0 8(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 9(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 9(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 15(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 0 11(_arch(_uni))))
		(_sig(_int CLR -1 0 11(_arch(_uni))))
		(_sig(_int LD -1 0 11(_arch(_uni))))
		(_sig(_int SH -1 0 11(_arch(_uni))))
		(_sig(_int DIR -1 0 11(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 12(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 12(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 13(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 13(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 16(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1164          1730155612281 FSM
(_unit VHDL(controller 0 1(fsm 0 6))
	(_version vf5)
	(_time 1730155612282 2024.10.28 19:46:52)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code d18680838686d0c6d7dfc38bd6d782d782d7d4d6d3)
	(_ent
		(_time 1730080932643)
	)
	(_object
		(_port(_int STB -1 0 2(_ent(_in))))
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int LSB -1 0 2(_ent(_in))))
		(_port(_int Stop -1 0 2(_ent(_in))))
		(_port(_int Init -1 0 3(_ent(_out))))
		(_port(_int Shift -1 0 3(_ent(_out))))
		(_port(_int Add -1 0 3(_ent(_out))))
		(_port(_int Done -1 0 3(_ent(_out))))
		(_type(_int States 0 7(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 8(_arch(_uni((i 4))))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(4))(_sens(8)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(6))(_sens(8)))))
			(line__13(_arch 2 0 13(_assignment(_trgt(5))(_sens(8)))))
			(line__14(_arch 3 0 14(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 17(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1754          1730155612341 Driver
(_unit VHDL(test_controller 0 7(driver 0 9))
	(_version vf5)
	(_time 1730155612342 2024.10.28 19:46:52)
	(_source(\../src/Test_Controller.vhd\))
	(_parameters tan)
	(_code 10464717154647071540564a421646164517141712)
	(_ent
		(_time 1730081938933)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int LSB -1 0 11(_ent (_in))))
				(_port(_int Stop -1 0 11(_ent (_in))))
				(_port(_int Init -1 0 12(_ent (_out))))
				(_port(_int Shift -1 0 12(_ent (_out))))
				(_port(_int Add -1 0 12(_ent (_out))))
				(_port(_int Done -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 17(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 14(_arch(_uni))))
		(_sig(_int LSB -1 0 14(_arch(_uni))))
		(_sig(_int Done -1 0 14(_arch(_uni))))
		(_sig(_int Init -1 0 14(_arch(_uni))))
		(_sig(_int Shift -1 0 14(_arch(_uni))))
		(_sig(_int Add -1 0 14(_arch(_uni))))
		(_sig(_int Stop -1 0 14(_arch(_uni))))
		(_sig(_int CLK -1 0 15(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 15(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 21(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 18(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 19(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 20(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000036 55 683 1730082391316 utils
(_unit VHDL(utils 0 1(utils 0 9))
	(_version vf5)
	(_time 1730155612376 2024.10.28 19:46:52)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code 2f79792a7d7872397e203c747b282b2926297c282c)
	(_ent
		(_time 1730082391316)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 10(_ent(_proc)))
			(_int Convert 1 0 18(_ent(_func)))
			(_int Convert 2 0 29(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1061          1730155612410 Driver
(_unit VHDL(test_utils 0 11(driver 0 15))
	(_version vf5)
	(_time 1730155612411 2024.10.28 19:46:52)
	(_source(\../src/Test_Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code 4e18194c1e1819594b4308151a494a4847481d494d)
	(_ent
		(_time 1730081956185)
	)
	(_object
		(_sig(_int N -1 0 16(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 17(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 17(_arch(_uni))))
		(_sig(_int C -2 0 18(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 22(_procedure_call(_trgt(2)))))
			(line__24(_arch 1 0 24(_prcs(_wait_for)(_trgt(1)))))
			(line__33(_arch 2 0 33(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000053 55 1432          1730157237930 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1730157237931 2024.10.28 20:13:57)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code fafbf7aaadada8ecfffdeca0adfcfefcfcfcfcfcfe)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1174          1730157237947 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1730157237948 2024.10.28 20:13:57)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 09095c0f055f5e1e0e0a4f535c0f0f0f0f0e0d0f0c)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 24(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2518          1730157237964 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730157237965 2024.10.28 20:13:57)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 19181b1e114f490f1b1d0146401f4a1f181e1d1f1a)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1730157237970 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1730157237971 2024.10.28 20:13:57)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code 29297c2d257f7e3e2f2e6f732b2f282e2d2f2a2f21)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 20(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 20(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 701           1730157237981 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 0 5))
	(_version vf5)
	(_time 1730157237982 2024.10.28 20:13:57)
	(_source(\../src/Full_adder.vhd\))
	(_parameters tan)
	(_code 29287e2c257e2e3f7a2738737c2f2d2f2c2e2b2f2f)
	(_ent
		(_time 1725922142697)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1559          1730157237997 driver
(_unit VHDL(test_sumador 0 5(driver 0 12))
	(_version vf5)
	(_time 1730157237998 2024.10.28 20:13:57)
	(_source(\../src/TestA_Full_adder.vhd\))
	(_parameters tan)
	(_code 48481d4a451e1f5f4e4b0e131a4f4d4e1c4e494e4c)
	(_ent
		(_time 1725922142726)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 14(_ent (_in))))
				(_port(_int Y -1 0 14(_ent (_in))))
				(_port(_int Cin -1 0 14(_ent (_in))))
				(_port(_int Cout -1 0 14(_ent (_out))))
				(_port(_int Sum -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst uut 0 18(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 16(_arch(_uni))))
		(_sig(_int Y -1 0 16(_arch(_uni))))
		(_sig(_int Cin -1 0 16(_arch(_uni))))
		(_sig(_int Cout -1 0 16(_arch(_uni))))
		(_sig(_int Sum -1 0 16(_arch(_uni))))
		(_type(_int Entry 0 20(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 24(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 25(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1777          1730157238020 Behave_1
(_unit VHDL(test_16 0 6(behave_1 0 12))
	(_version vf5)
	(_time 1730157238021 2024.10.28 20:13:58)
	(_source(\../src/TestB_Full_adder.vhd\))
	(_parameters tan)
	(_code 58580d5b550e0f4f5e5a1e07085b5e5f5c5e5d5f5b)
	(_ent
		(_time 1725922142762)
	)
	(_block Blck_Test_1 0 21
		(_object
			(_sig(_int GUARD -3 0 21(_arch(_uni(_code 8)))))
			(_prcs
				(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__24(_arch 1 0 24(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__25(_arch 2 0 25(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 28
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 29(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 28(_arch(_uni(_code 9)))))
			(_prcs
				(line__28(_arch 3 0 28(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__31(_arch 4 0 31(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__32(_arch 5 0 32(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 13(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 15(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 16(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 17(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 18(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 35(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 42(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1868          1730157238035 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730157238036 2024.10.28 20:13:58)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code 6766376764303771636875383e6166616361636162)
	(_ent
		(_time 1727362308084)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1382          1730157238050 Driver
(_unit VHDL(test_adder8 0 7(driver 0 9))
	(_version vf5)
	(_time 1730157238051 2024.10.28 20:13:58)
	(_source(\../src/Test_Adder8.vhd\))
	(_parameters tan)
	(_code 77772276752120607223312d277173717371727075)
	(_ent
		(_time 1727362308118)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 11(_ent (_in))))
				(_port(_int B 0 0 11(_ent (_in))))
				(_port(_int Cin -1 0 11(_ent (_in))))
				(_port(_int Cout -1 0 11(_ent (_out))))
				(_port(_int Sum 0 0 11(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 16(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 11(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 13(_arch(_uni))))
		(_sig(_int B 1 0 13(_arch(_uni))))
		(_sig(_int Sum 1 0 13(_arch(_uni))))
		(_sig(_int Cin -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 14(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 18(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 17(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1303          1730157238066 Behavior
(_unit VHDL(shiftn 0 1(behavior 0 15))
	(_version vf5)
	(_time 1730157238067 2024.10.28 20:13:58)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code 8686d48888d1db90828792dc828185808e808f8080)
	(_ent
		(_time 1730083785013)
	)
	(_object
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int CLR -1 0 3(_ent(_in))))
		(_port(_int LD -1 0 4(_ent(_in))))
		(_port(_int SH -1 0 5(_ent(_in))))
		(_port(_int DIR -1 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 7(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 8(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 8(_ent(_out))))
		(_type(_int InBits 0 18(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 19(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 0 20(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 20(_prcs 1)))
		(_prcs
			(line__10(_ent 0 0 10(_assertion(_mon))))
			(Shifter(_arch 1 0 17(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1569          1730157238090 Driver
(_unit VHDL(test_shiftn 0 3(driver 0 5))
	(_version vf5)
	(_time 1730157238091 2024.10.28 20:13:58)
	(_source(\../src/Test_ShiftN.vhd\))
	(_parameters tan)
	(_code 9696c39995c0c1819091d0cdc4909e909f90909192)
	(_ent
		(_time 1730083937678)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 7(_ent (_in))))
				(_port(_int CLR -1 0 7(_ent (_in))))
				(_port(_int LD -1 0 7(_ent (_in))))
				(_port(_int SH -1 0 8(_ent (_in))))
				(_port(_int DIR -1 0 8(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 9(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 9(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 15(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 0 11(_arch(_uni))))
		(_sig(_int CLR -1 0 11(_arch(_uni))))
		(_sig(_int LD -1 0 11(_arch(_uni))))
		(_sig(_int SH -1 0 11(_arch(_uni))))
		(_sig(_int DIR -1 0 11(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 12(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 12(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 13(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 13(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 16(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1164          1730157238114 FSM
(_unit VHDL(controller 0 1(fsm 0 6))
	(_version vf5)
	(_time 1730157238115 2024.10.28 20:13:58)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code b5b4e7e1e6e2b4a2b3bba7efb2b3e6b3e6b3b0b2b7)
	(_ent
		(_time 1730080932643)
	)
	(_object
		(_port(_int STB -1 0 2(_ent(_in))))
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int LSB -1 0 2(_ent(_in))))
		(_port(_int Stop -1 0 2(_ent(_in))))
		(_port(_int Init -1 0 3(_ent(_out))))
		(_port(_int Shift -1 0 3(_ent(_out))))
		(_port(_int Add -1 0 3(_ent(_out))))
		(_port(_int Done -1 0 3(_ent(_out))))
		(_type(_int States 0 7(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 8(_arch(_uni((i 4))))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(4))(_sens(8)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(6))(_sens(8)))))
			(line__13(_arch 2 0 13(_assignment(_trgt(5))(_sens(8)))))
			(line__14(_arch 3 0 14(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 17(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1754          1730157238129 Driver
(_unit VHDL(test_controller 0 7(driver 0 9))
	(_version vf5)
	(_time 1730157238130 2024.10.28 20:13:58)
	(_source(\../src/Test_Controller.vhd\))
	(_parameters tan)
	(_code c5c59090c59392d2c095839f97c393c390c2c1c2c7)
	(_ent
		(_time 1730081938933)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int LSB -1 0 11(_ent (_in))))
				(_port(_int Stop -1 0 11(_ent (_in))))
				(_port(_int Init -1 0 12(_ent (_out))))
				(_port(_int Shift -1 0 12(_ent (_out))))
				(_port(_int Add -1 0 12(_ent (_out))))
				(_port(_int Done -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 17(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 14(_arch(_uni))))
		(_sig(_int LSB -1 0 14(_arch(_uni))))
		(_sig(_int Done -1 0 14(_arch(_uni))))
		(_sig(_int Init -1 0 14(_arch(_uni))))
		(_sig(_int Shift -1 0 14(_arch(_uni))))
		(_sig(_int Add -1 0 14(_arch(_uni))))
		(_sig(_int Stop -1 0 14(_arch(_uni))))
		(_sig(_int CLK -1 0 15(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 15(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 21(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 18(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 19(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 20(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000036 55 683 1730082391316 utils
(_unit VHDL(utils 0 1(utils 0 9))
	(_version vf5)
	(_time 1730157238144 2024.10.28 20:13:58)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code d5d58186d48288c384dac68e81d2d1d3dcd386d2d6)
	(_ent
		(_time 1730082391316)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 10(_ent(_proc)))
			(_int Convert 1 0 18(_ent(_func)))
			(_int Convert 2 0 29(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1061          1730157238168 Driver
(_unit VHDL(test_utils 0 11(driver 0 15))
	(_version vf5)
	(_time 1730157238169 2024.10.28 20:13:58)
	(_source(\../src/Test_Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code f4f4a1a4f5a2a3e3f1f9b2afa0f3f0f2fdf2a7f3f7)
	(_ent
		(_time 1730081956185)
	)
	(_object
		(_sig(_int N -1 0 16(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 17(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 17(_arch(_uni))))
		(_sig(_int C -2 0 18(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 22(_procedure_call(_trgt(2)))))
			(line__24(_arch 1 0 24(_prcs(_wait_for)(_trgt(1)))))
			(line__33(_arch 2 0 33(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000053 55 1432          1730157258753 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1730157258754 2024.10.28 20:14:18)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 56030055560104405351400c015052505050505052)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1174          1730157258770 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1730157258771 2024.10.28 20:14:18)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 66323066653031716165203c336060606061626063)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 24(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2518          1730157258784 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730157258785 2024.10.28 20:14:18)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 752074747123256377716d2a2c7326737472717376)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1730157258790 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1730157258791 2024.10.28 20:14:18)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code 75212374752322627372332f77737472717376737d)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 20(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 20(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 701           1730157258811 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 0 5))
	(_version vf5)
	(_time 1730157258812 2024.10.28 20:14:18)
	(_source(\../src/Full_adder.vhd\))
	(_parameters tan)
	(_code 94c1c09a95c39382c79a85cec19290929193969292)
	(_ent
		(_time 1725922142697)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1559          1730157258825 driver
(_unit VHDL(test_sumador 0 5(driver 0 12))
	(_version vf5)
	(_time 1730157258826 2024.10.28 20:14:18)
	(_source(\../src/TestA_Full_adder.vhd\))
	(_parameters tan)
	(_code a4f0f2f3a5f2f3b3a2a7e2fff6a3a1a2f0a2a5a2a0)
	(_ent
		(_time 1725922142726)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 14(_ent (_in))))
				(_port(_int Y -1 0 14(_ent (_in))))
				(_port(_int Cin -1 0 14(_ent (_in))))
				(_port(_int Cout -1 0 14(_ent (_out))))
				(_port(_int Sum -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst uut 0 18(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 16(_arch(_uni))))
		(_sig(_int Y -1 0 16(_arch(_uni))))
		(_sig(_int Cin -1 0 16(_arch(_uni))))
		(_sig(_int Cout -1 0 16(_arch(_uni))))
		(_sig(_int Sum -1 0 16(_arch(_uni))))
		(_type(_int Entry 0 20(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 24(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 25(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1777          1730157258840 Behave_1
(_unit VHDL(test_16 0 6(behave_1 0 12))
	(_version vf5)
	(_time 1730157258841 2024.10.28 20:14:18)
	(_source(\../src/TestB_Full_adder.vhd\))
	(_parameters tan)
	(_code b4e0e2e0b5e2e3a3b2b6f2ebe4b7b2b3b0b2b1b3b7)
	(_ent
		(_time 1725922142762)
	)
	(_block Blck_Test_1 0 21
		(_object
			(_sig(_int GUARD -3 0 21(_arch(_uni(_code 8)))))
			(_prcs
				(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__24(_arch 1 0 24(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__25(_arch 2 0 25(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 28
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 29(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 28(_arch(_uni(_code 9)))))
			(_prcs
				(line__28(_arch 3 0 28(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__31(_arch 4 0 31(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__32(_arch 5 0 32(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 13(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 15(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 16(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 17(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 18(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 35(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 42(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1868          1730157258857 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730157258858 2024.10.28 20:14:18)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code c3969096c49493d5c7ccd19c9ac5c2c5c7c5c7c5c6)
	(_ent
		(_time 1727362308084)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1382          1730157258872 Driver
(_unit VHDL(test_adder8 0 7(driver 0 9))
	(_version vf5)
	(_time 1730157258873 2024.10.28 20:14:18)
	(_source(\../src/Test_Adder8.vhd\))
	(_parameters tan)
	(_code d3878581d58584c4d687958983d5d7d5d7d5d6d4d1)
	(_ent
		(_time 1727362308118)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 11(_ent (_in))))
				(_port(_int B 0 0 11(_ent (_in))))
				(_port(_int Cin -1 0 11(_ent (_in))))
				(_port(_int Cout -1 0 11(_ent (_out))))
				(_port(_int Sum 0 0 11(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 16(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 11(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 13(_arch(_uni))))
		(_sig(_int B 1 0 13(_arch(_uni))))
		(_sig(_int Sum 1 0 13(_arch(_uni))))
		(_sig(_int Cin -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 14(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 18(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 17(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1303          1730157258888 Behavior
(_unit VHDL(shiftn 0 1(behavior 0 15))
	(_version vf5)
	(_time 1730157258889 2024.10.28 20:14:18)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code e3b7b2b0e8b4bef5e7e2f7b9e7e4e0e5ebe5eae5e5)
	(_ent
		(_time 1730083785013)
	)
	(_object
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int CLR -1 0 3(_ent(_in))))
		(_port(_int LD -1 0 4(_ent(_in))))
		(_port(_int SH -1 0 5(_ent(_in))))
		(_port(_int DIR -1 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 7(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 8(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 8(_ent(_out))))
		(_type(_int InBits 0 18(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 19(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 0 20(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 20(_prcs 1)))
		(_prcs
			(line__10(_ent 0 0 10(_assertion(_mon))))
			(Shifter(_arch 1 0 17(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1569          1730157258915 Driver
(_unit VHDL(test_shiftn 0 3(driver 0 5))
	(_version vf5)
	(_time 1730157258916 2024.10.28 20:14:18)
	(_source(\../src/Test_ShiftN.vhd\))
	(_parameters tan)
	(_code f2a6a4a2f5a4a5e5f4f5b4a9a0f4faf4fbf4f4f5f6)
	(_ent
		(_time 1730083937678)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 7(_ent (_in))))
				(_port(_int CLR -1 0 7(_ent (_in))))
				(_port(_int LD -1 0 7(_ent (_in))))
				(_port(_int SH -1 0 8(_ent (_in))))
				(_port(_int DIR -1 0 8(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 9(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 9(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 15(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 0 11(_arch(_uni))))
		(_sig(_int CLR -1 0 11(_arch(_uni))))
		(_sig(_int LD -1 0 11(_arch(_uni))))
		(_sig(_int SH -1 0 11(_arch(_uni))))
		(_sig(_int DIR -1 0 11(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 12(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 12(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 13(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 13(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 16(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1164          1730157258930 FSM
(_unit VHDL(controller 0 1(fsm 0 6))
	(_version vf5)
	(_time 1730157258931 2024.10.28 20:14:18)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 0257520456550315040c1058050451045104070500)
	(_ent
		(_time 1730080932643)
	)
	(_object
		(_port(_int STB -1 0 2(_ent(_in))))
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int LSB -1 0 2(_ent(_in))))
		(_port(_int Stop -1 0 2(_ent(_in))))
		(_port(_int Init -1 0 3(_ent(_out))))
		(_port(_int Shift -1 0 3(_ent(_out))))
		(_port(_int Add -1 0 3(_ent(_out))))
		(_port(_int Done -1 0 3(_ent(_out))))
		(_type(_int States 0 7(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 8(_arch(_uni((i 4))))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(4))(_sens(8)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(6))(_sens(8)))))
			(line__13(_arch 2 0 13(_assignment(_trgt(5))(_sens(8)))))
			(line__14(_arch 3 0 14(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 17(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1754          1730157258945 Driver
(_unit VHDL(test_controller 0 7(driver 0 9))
	(_version vf5)
	(_time 1730157258946 2024.10.28 20:14:18)
	(_source(\../src/Test_Controller.vhd\))
	(_parameters tan)
	(_code 11454616154746061441574b431747174416151613)
	(_ent
		(_time 1730081938933)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int LSB -1 0 11(_ent (_in))))
				(_port(_int Stop -1 0 11(_ent (_in))))
				(_port(_int Init -1 0 12(_ent (_out))))
				(_port(_int Shift -1 0 12(_ent (_out))))
				(_port(_int Add -1 0 12(_ent (_out))))
				(_port(_int Done -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 17(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 14(_arch(_uni))))
		(_sig(_int LSB -1 0 14(_arch(_uni))))
		(_sig(_int Done -1 0 14(_arch(_uni))))
		(_sig(_int Init -1 0 14(_arch(_uni))))
		(_sig(_int Shift -1 0 14(_arch(_uni))))
		(_sig(_int Add -1 0 14(_arch(_uni))))
		(_sig(_int Stop -1 0 14(_arch(_uni))))
		(_sig(_int CLK -1 0 15(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 15(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 21(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 18(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 19(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 20(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000036 55 683 1730082391316 utils
(_unit VHDL(utils 0 1(utils 0 9))
	(_version vf5)
	(_time 1730157258963 2024.10.28 20:14:18)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code 2175772424767c37702e327a752625272827722622)
	(_ent
		(_time 1730082391316)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 10(_ent(_proc)))
			(_int Convert 1 0 18(_ent(_func)))
			(_int Convert 2 0 29(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1061          1730157258988 Driver
(_unit VHDL(test_utils 0 11(driver 0 15))
	(_version vf5)
	(_time 1730157258989 2024.10.28 20:14:18)
	(_source(\../src/Test_Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code 4014174245161757454d061b144744464946134743)
	(_ent
		(_time 1730081956185)
	)
	(_object
		(_sig(_int N -1 0 16(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 17(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 17(_arch(_uni))))
		(_sig(_int C -2 0 18(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 22(_procedure_call(_trgt(2)))))
			(line__24(_arch 1 0 24(_prcs(_wait_for)(_trgt(1)))))
			(line__33(_arch 2 0 33(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000053 55 1432          1730157337883 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1730157337884 2024.10.28 20:15:37)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 6b6d6f6b3f3c397d6e6c7d313c6d6f6d6d6d6d6d6f)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1174          1730157337899 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1730157337900 2024.10.28 20:15:37)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 7b7c7f7a2c2d2c6c7c783d212e7d7d7d7d7c7f7d7e)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 24(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2518          1730157337920 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730157337921 2024.10.28 20:15:37)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 9a9cc995caccca8c989e82c5c39cc99c9b9d9e9c99)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1730157337926 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1730157337927 2024.10.28 20:15:37)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code 9a9d9e95cecccd8d9c9ddcc0989c9b9d9e9c999c92)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 20(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 20(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 701           1730157337936 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 0 5))
	(_version vf5)
	(_time 1730157337937 2024.10.28 20:15:37)
	(_source(\../src/Full_adder.vhd\))
	(_parameters tan)
	(_code a9afafffa5feaebffaa7b8f3fcafadafacaeabafaf)
	(_ent
		(_time 1725922142697)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1559          1730157337951 driver
(_unit VHDL(test_sumador 0 5(driver 0 12))
	(_version vf5)
	(_time 1730157337952 2024.10.28 20:15:37)
	(_source(\../src/TestA_Full_adder.vhd\))
	(_parameters tan)
	(_code b9bebdedb5efeeaebfbaffe2ebbebcbfedbfb8bfbd)
	(_ent
		(_time 1725922142726)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 14(_ent (_in))))
				(_port(_int Y -1 0 14(_ent (_in))))
				(_port(_int Cin -1 0 14(_ent (_in))))
				(_port(_int Cout -1 0 14(_ent (_out))))
				(_port(_int Sum -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst uut 0 18(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 16(_arch(_uni))))
		(_sig(_int Y -1 0 16(_arch(_uni))))
		(_sig(_int Cin -1 0 16(_arch(_uni))))
		(_sig(_int Cout -1 0 16(_arch(_uni))))
		(_sig(_int Sum -1 0 16(_arch(_uni))))
		(_type(_int Entry 0 20(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 24(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 25(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1777          1730157337967 Behave_1
(_unit VHDL(test_16 0 6(behave_1 0 12))
	(_version vf5)
	(_time 1730157337968 2024.10.28 20:15:37)
	(_source(\../src/TestB_Full_adder.vhd\))
	(_parameters tan)
	(_code c9cecd9cc59f9edecfcb8f9699cacfcecdcfccceca)
	(_ent
		(_time 1725922142762)
	)
	(_block Blck_Test_1 0 21
		(_object
			(_sig(_int GUARD -3 0 21(_arch(_uni(_code 8)))))
			(_prcs
				(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__24(_arch 1 0 24(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__25(_arch 2 0 25(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 28
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 29(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 28(_arch(_uni(_code 9)))))
			(_prcs
				(line__28(_arch 3 0 28(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__31(_arch 4 0 31(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__32(_arch 5 0 32(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 13(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 15(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 16(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 17(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 18(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 35(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 42(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1868          1730157337983 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730157337984 2024.10.28 20:15:37)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code d8ded98ad48f88cedcd7ca8781ded9dedcdedcdedd)
	(_ent
		(_time 1727362308084)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1382          1730157337996 Driver
(_unit VHDL(test_adder8 0 7(driver 0 9))
	(_version vf5)
	(_time 1730157337997 2024.10.28 20:15:37)
	(_source(\../src/Test_Adder8.vhd\))
	(_parameters tan)
	(_code d8dfdc8ad58e8fcfdd8c9e8288dedcdedcdedddfda)
	(_ent
		(_time 1727362308118)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 11(_ent (_in))))
				(_port(_int B 0 0 11(_ent (_in))))
				(_port(_int Cin -1 0 11(_ent (_in))))
				(_port(_int Cout -1 0 11(_ent (_out))))
				(_port(_int Sum 0 0 11(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 16(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 11(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 13(_arch(_uni))))
		(_sig(_int B 1 0 13(_arch(_uni))))
		(_sig(_int Sum 1 0 13(_arch(_uni))))
		(_sig(_int Cin -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 14(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 18(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 17(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1303          1730157338011 Behavior
(_unit VHDL(shiftn 0 1(behavior 0 15))
	(_version vf5)
	(_time 1730157338012 2024.10.28 20:15:38)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code e8efebbbe8bfb5feece9fcb2ecefebeee0eee1eeee)
	(_ent
		(_time 1730083785013)
	)
	(_object
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int CLR -1 0 3(_ent(_in))))
		(_port(_int LD -1 0 4(_ent(_in))))
		(_port(_int SH -1 0 5(_ent(_in))))
		(_port(_int DIR -1 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 7(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 8(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 8(_ent(_out))))
		(_type(_int InBits 0 18(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 19(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 0 20(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 20(_prcs 1)))
		(_prcs
			(line__10(_ent 0 0 10(_assertion(_mon))))
			(Shifter(_arch 1 0 17(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1569          1730157338034 Driver
(_unit VHDL(test_shiftn 0 3(driver 0 5))
	(_version vf5)
	(_time 1730157338035 2024.10.28 20:15:38)
	(_source(\../src/Test_ShiftN.vhd\))
	(_parameters tan)
	(_code 07000201055150100100415c55010f010e01010003)
	(_ent
		(_time 1730083937678)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 7(_ent (_in))))
				(_port(_int CLR -1 0 7(_ent (_in))))
				(_port(_int LD -1 0 7(_ent (_in))))
				(_port(_int SH -1 0 8(_ent (_in))))
				(_port(_int DIR -1 0 8(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 9(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 9(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 15(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 0 11(_arch(_uni))))
		(_sig(_int CLR -1 0 11(_arch(_uni))))
		(_sig(_int LD -1 0 11(_arch(_uni))))
		(_sig(_int SH -1 0 11(_arch(_uni))))
		(_sig(_int DIR -1 0 11(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 12(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 12(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 13(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 13(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 16(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1164          1730157338058 FSM
(_unit VHDL(controller 0 1(fsm 0 6))
	(_version vf5)
	(_time 1730157338059 2024.10.28 20:15:38)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 17111510464016001119054d101144114411121015)
	(_ent
		(_time 1730080932643)
	)
	(_object
		(_port(_int STB -1 0 2(_ent(_in))))
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int LSB -1 0 2(_ent(_in))))
		(_port(_int Stop -1 0 2(_ent(_in))))
		(_port(_int Init -1 0 3(_ent(_out))))
		(_port(_int Shift -1 0 3(_ent(_out))))
		(_port(_int Add -1 0 3(_ent(_out))))
		(_port(_int Done -1 0 3(_ent(_out))))
		(_type(_int States 0 7(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 8(_arch(_uni((i 4))))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(4))(_sens(8)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(6))(_sens(8)))))
			(line__13(_arch 2 0 13(_assignment(_trgt(5))(_sens(8)))))
			(line__14(_arch 3 0 14(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 17(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1754          1730157338074 Driver
(_unit VHDL(test_controller 0 7(driver 0 9))
	(_version vf5)
	(_time 1730157338075 2024.10.28 20:15:38)
	(_source(\../src/Test_Controller.vhd\))
	(_parameters tan)
	(_code 26212322257071312376607c742070207321222124)
	(_ent
		(_time 1730081938933)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int LSB -1 0 11(_ent (_in))))
				(_port(_int Stop -1 0 11(_ent (_in))))
				(_port(_int Init -1 0 12(_ent (_out))))
				(_port(_int Shift -1 0 12(_ent (_out))))
				(_port(_int Add -1 0 12(_ent (_out))))
				(_port(_int Done -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 17(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 14(_arch(_uni))))
		(_sig(_int LSB -1 0 14(_arch(_uni))))
		(_sig(_int Done -1 0 14(_arch(_uni))))
		(_sig(_int Init -1 0 14(_arch(_uni))))
		(_sig(_int Shift -1 0 14(_arch(_uni))))
		(_sig(_int Add -1 0 14(_arch(_uni))))
		(_sig(_int Stop -1 0 14(_arch(_uni))))
		(_sig(_int CLK -1 0 15(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 15(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 21(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 18(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 19(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 20(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000036 55 683 1730082391316 utils
(_unit VHDL(utils 0 1(utils 0 9))
	(_version vf5)
	(_time 1730157338090 2024.10.28 20:15:38)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code 3631323234616b206739256d623132303f30653135)
	(_ent
		(_time 1730082391316)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 10(_ent(_proc)))
			(_int Convert 1 0 18(_ent(_func)))
			(_int Convert 2 0 29(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1061          1730157338112 Driver
(_unit VHDL(test_utils 0 11(driver 0 15))
	(_version vf5)
	(_time 1730157338113 2024.10.28 20:15:38)
	(_source(\../src/Test_Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code 55525056550302425058130e015251535c53065256)
	(_ent
		(_time 1730081956185)
	)
	(_object
		(_sig(_int N -1 0 16(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 17(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 17(_arch(_uni))))
		(_sig(_int C -2 0 18(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 22(_procedure_call(_trgt(2)))))
			(line__24(_arch 1 0 24(_prcs(_wait_for)(_trgt(1)))))
			(line__33(_arch 2 0 33(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000053 55 1432          1730157364009 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1730157364010 2024.10.28 20:16:04)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 78787a79762f2a6e7d7f6e222f7e7c7e7e7e7e7e7c)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1174          1730157364024 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1730157364025 2024.10.28 20:16:04)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 88898a8685dedf9f8f8bced2dd8e8e8e8e8f8c8e8d)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 24(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2518          1730157364038 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730157364039 2024.10.28 20:16:04)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 9797c29891c1c78195938fc8ce91c4919690939194)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1730157364044 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1730157364045 2024.10.28 20:16:04)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code 9796959895c1c0809190d1cd95919690939194919f)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 20(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 20(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 701           1730157364056 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 0 5))
	(_version vf5)
	(_time 1730157364057 2024.10.28 20:16:04)
	(_source(\../src/Full_adder.vhd\))
	(_parameters tan)
	(_code a7a7a7f1a5f0a0b1f4a9b6fdf2a1a3a1a2a0a5a1a1)
	(_ent
		(_time 1725922142697)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1559          1730157364070 driver
(_unit VHDL(test_sumador 0 5(driver 0 12))
	(_version vf5)
	(_time 1730157364071 2024.10.28 20:16:04)
	(_source(\../src/TestA_Full_adder.vhd\))
	(_parameters tan)
	(_code b6b7b4e2b5e0e1a1b0b5f0ede4b1b3b0e2b0b7b0b2)
	(_ent
		(_time 1725922142726)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 14(_ent (_in))))
				(_port(_int Y -1 0 14(_ent (_in))))
				(_port(_int Cin -1 0 14(_ent (_in))))
				(_port(_int Cout -1 0 14(_ent (_out))))
				(_port(_int Sum -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst uut 0 18(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 16(_arch(_uni))))
		(_sig(_int Y -1 0 16(_arch(_uni))))
		(_sig(_int Cin -1 0 16(_arch(_uni))))
		(_sig(_int Cout -1 0 16(_arch(_uni))))
		(_sig(_int Sum -1 0 16(_arch(_uni))))
		(_type(_int Entry 0 20(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 24(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 25(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1777          1730157364086 Behave_1
(_unit VHDL(test_16 0 6(behave_1 0 12))
	(_version vf5)
	(_time 1730157364087 2024.10.28 20:16:04)
	(_source(\../src/TestB_Full_adder.vhd\))
	(_parameters tan)
	(_code c6c7c493c59091d1c0c4809996c5c0c1c2c0c3c1c5)
	(_ent
		(_time 1725922142762)
	)
	(_block Blck_Test_1 0 21
		(_object
			(_sig(_int GUARD -3 0 21(_arch(_uni(_code 8)))))
			(_prcs
				(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__24(_arch 1 0 24(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__25(_arch 2 0 25(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 28
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 29(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 28(_arch(_uni(_code 9)))))
			(_prcs
				(line__28(_arch 3 0 28(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__31(_arch 4 0 31(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__32(_arch 5 0 32(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 13(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 15(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 16(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 17(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 18(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 35(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 42(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1868          1730157364101 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730157364102 2024.10.28 20:16:04)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code d6d6d184d48186c0d2d9c4898fd0d7d0d2d0d2d0d3)
	(_ent
		(_time 1727362308084)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1382          1730157364115 Driver
(_unit VHDL(test_adder8 0 7(driver 0 9))
	(_version vf5)
	(_time 1730157364116 2024.10.28 20:16:04)
	(_source(\../src/Test_Adder8.vhd\))
	(_parameters tan)
	(_code e5e4e7b6e5b3b2f2e0b1a3bfb5e3e1e3e1e3e0e2e7)
	(_ent
		(_time 1727362308118)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 11(_ent (_in))))
				(_port(_int B 0 0 11(_ent (_in))))
				(_port(_int Cin -1 0 11(_ent (_in))))
				(_port(_int Cout -1 0 11(_ent (_out))))
				(_port(_int Sum 0 0 11(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 16(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 11(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 13(_arch(_uni))))
		(_sig(_int B 1 0 13(_arch(_uni))))
		(_sig(_int Sum 1 0 13(_arch(_uni))))
		(_sig(_int Cin -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 14(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 18(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 17(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1303          1730157364129 Behavior
(_unit VHDL(shiftn 0 1(behavior 0 15))
	(_version vf5)
	(_time 1730157364130 2024.10.28 20:16:04)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code f5f4f0a5f8a2a8e3f1f4e1aff1f2f6f3fdf3fcf3f3)
	(_ent
		(_time 1730083785013)
	)
	(_object
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int CLR -1 0 3(_ent(_in))))
		(_port(_int LD -1 0 4(_ent(_in))))
		(_port(_int SH -1 0 5(_ent(_in))))
		(_port(_int DIR -1 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 7(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 8(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 8(_ent(_out))))
		(_type(_int InBits 0 18(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 19(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 0 20(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 20(_prcs 1)))
		(_prcs
			(line__10(_ent 0 0 10(_assertion(_mon))))
			(Shifter(_arch 1 0 17(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1569          1730157364153 Driver
(_unit VHDL(test_shiftn 0 3(driver 0 5))
	(_version vf5)
	(_time 1730157364154 2024.10.28 20:16:04)
	(_source(\../src/Test_ShiftN.vhd\))
	(_parameters tan)
	(_code 14151713154243031213524f46121c121d12121310)
	(_ent
		(_time 1730083937678)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 7(_ent (_in))))
				(_port(_int CLR -1 0 7(_ent (_in))))
				(_port(_int LD -1 0 7(_ent (_in))))
				(_port(_int SH -1 0 8(_ent (_in))))
				(_port(_int DIR -1 0 8(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 9(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 9(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 15(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 0 11(_arch(_uni))))
		(_sig(_int CLR -1 0 11(_arch(_uni))))
		(_sig(_int LD -1 0 11(_arch(_uni))))
		(_sig(_int SH -1 0 11(_arch(_uni))))
		(_sig(_int DIR -1 0 11(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 12(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 12(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 13(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 13(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 16(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1164          1730157364168 FSM
(_unit VHDL(controller 0 1(fsm 0 6))
	(_version vf5)
	(_time 1730157364169 2024.10.28 20:16:04)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 1414101346431503121a064e131247124712111316)
	(_ent
		(_time 1730080932643)
	)
	(_object
		(_port(_int STB -1 0 2(_ent(_in))))
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int LSB -1 0 2(_ent(_in))))
		(_port(_int Stop -1 0 2(_ent(_in))))
		(_port(_int Init -1 0 3(_ent(_out))))
		(_port(_int Shift -1 0 3(_ent(_out))))
		(_port(_int Add -1 0 3(_ent(_out))))
		(_port(_int Done -1 0 3(_ent(_out))))
		(_type(_int States 0 7(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 8(_arch(_uni((i 4))))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(4))(_sens(8)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(6))(_sens(8)))))
			(line__13(_arch 2 0 13(_assignment(_trgt(5))(_sens(8)))))
			(line__14(_arch 3 0 14(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 17(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1754          1730157364183 Driver
(_unit VHDL(test_controller 0 7(driver 0 9))
	(_version vf5)
	(_time 1730157364184 2024.10.28 20:16:04)
	(_source(\../src/Test_Controller.vhd\))
	(_parameters tan)
	(_code 24252720257273332174627e762272227123202326)
	(_ent
		(_time 1730081938933)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int LSB -1 0 11(_ent (_in))))
				(_port(_int Stop -1 0 11(_ent (_in))))
				(_port(_int Init -1 0 12(_ent (_out))))
				(_port(_int Shift -1 0 12(_ent (_out))))
				(_port(_int Add -1 0 12(_ent (_out))))
				(_port(_int Done -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 17(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 14(_arch(_uni))))
		(_sig(_int LSB -1 0 14(_arch(_uni))))
		(_sig(_int Done -1 0 14(_arch(_uni))))
		(_sig(_int Init -1 0 14(_arch(_uni))))
		(_sig(_int Shift -1 0 14(_arch(_uni))))
		(_sig(_int Add -1 0 14(_arch(_uni))))
		(_sig(_int Stop -1 0 14(_arch(_uni))))
		(_sig(_int CLK -1 0 15(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 15(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 21(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 18(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 19(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 20(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000036 55 683 1730082391316 utils
(_unit VHDL(utils 0 1(utils 0 9))
	(_version vf5)
	(_time 1730157364199 2024.10.28 20:16:04)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code 4342414044141e55124c5018174447454a45104440)
	(_ent
		(_time 1730082391316)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 10(_ent(_proc)))
			(_int Convert 1 0 18(_ent(_func)))
			(_int Convert 2 0 29(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1061          1730157364222 Driver
(_unit VHDL(test_utils 0 11(driver 0 15))
	(_version vf5)
	(_time 1730157364223 2024.10.28 20:16:04)
	(_source(\../src/Test_Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code 5352505055050444565e1508075457555a55005450)
	(_ent
		(_time 1730081956185)
	)
	(_object
		(_sig(_int N -1 0 16(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 17(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 17(_arch(_uni))))
		(_sig(_int C -2 0 18(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 22(_procedure_call(_trgt(2)))))
			(line__24(_arch 1 0 24(_prcs(_wait_for)(_trgt(1)))))
			(line__33(_arch 2 0 33(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000053 55 1432          1730157419692 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1730157419693 2024.10.28 20:16:59)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code fffaadafafa8ade9faf8e9a5a8f9fbf9f9f9f9f9fb)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1174          1730157419707 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1730157419708 2024.10.28 20:16:59)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 0f0c0b095c595818080c49555a09090909080b090a)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 24(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2518          1730157419722 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730157419723 2024.10.28 20:16:59)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 1f1d4c1848494f091d1b074046194c191e181b191c)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1730157419728 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1730157419729 2024.10.28 20:16:59)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code 1f1c1b184c494808191859451d191e181b191c1917)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 20(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 20(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 701           1730157419740 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 0 5))
	(_version vf5)
	(_time 1730157419741 2024.10.28 20:16:59)
	(_source(\../src/Full_adder.vhd\))
	(_parameters tan)
	(_code 2e2c282b7e7929387d203f747b282a282b292c2828)
	(_ent
		(_time 1725922142697)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1559          1730157419755 driver
(_unit VHDL(test_sumador 0 5(driver 0 12))
	(_version vf5)
	(_time 1730157419756 2024.10.28 20:16:59)
	(_source(\../src/TestA_Full_adder.vhd\))
	(_parameters tan)
	(_code 3e3d3a3b6e686929383d78656c393b386a383f383a)
	(_ent
		(_time 1725922142726)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 14(_ent (_in))))
				(_port(_int Y -1 0 14(_ent (_in))))
				(_port(_int Cin -1 0 14(_ent (_in))))
				(_port(_int Cout -1 0 14(_ent (_out))))
				(_port(_int Sum -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst uut 0 18(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 16(_arch(_uni))))
		(_sig(_int Y -1 0 16(_arch(_uni))))
		(_sig(_int Cin -1 0 16(_arch(_uni))))
		(_sig(_int Cout -1 0 16(_arch(_uni))))
		(_sig(_int Sum -1 0 16(_arch(_uni))))
		(_type(_int Entry 0 20(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 24(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 25(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1777          1730157419770 Behave_1
(_unit VHDL(test_16 0 6(behave_1 0 12))
	(_version vf5)
	(_time 1730157419771 2024.10.28 20:16:59)
	(_source(\../src/TestB_Full_adder.vhd\))
	(_parameters tan)
	(_code 4e4d4a4c1e181959484c08111e4d48494a484b494d)
	(_ent
		(_time 1725922142762)
	)
	(_block Blck_Test_1 0 21
		(_object
			(_sig(_int GUARD -3 0 21(_arch(_uni(_code 8)))))
			(_prcs
				(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__24(_arch 1 0 24(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__25(_arch 2 0 25(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 28
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 29(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 28(_arch(_uni(_code 9)))))
			(_prcs
				(line__28(_arch 3 0 28(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__31(_arch 4 0 31(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__32(_arch 5 0 32(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 13(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 15(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 16(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 17(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 18(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 35(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 42(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1868          1730157419784 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730157419785 2024.10.28 20:16:59)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code 5d5f5c5e0d0a0d4b59524f02045b5c5b595b595b58)
	(_ent
		(_time 1727362308084)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1382          1730157419807 Driver
(_unit VHDL(test_adder8 0 7(driver 0 9))
	(_version vf5)
	(_time 1730157419808 2024.10.28 20:16:59)
	(_source(\../src/Test_Adder8.vhd\))
	(_parameters tan)
	(_code 6d6e696d3c3b3a7a68392b373d6b696b696b686a6f)
	(_ent
		(_time 1727362308118)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 11(_ent (_in))))
				(_port(_int B 0 0 11(_ent (_in))))
				(_port(_int Cin -1 0 11(_ent (_in))))
				(_port(_int Cout -1 0 11(_ent (_out))))
				(_port(_int Sum 0 0 11(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 16(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 11(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 13(_arch(_uni))))
		(_sig(_int B 1 0 13(_arch(_uni))))
		(_sig(_int Sum 1 0 13(_arch(_uni))))
		(_sig(_int Cin -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 14(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 18(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 17(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1303          1730157419823 Behavior
(_unit VHDL(shiftn 0 1(behavior 0 15))
	(_version vf5)
	(_time 1730157419824 2024.10.28 20:16:59)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code 7c7f7f7d272b216a787d6826787b7f7a747a757a7a)
	(_ent
		(_time 1730083785013)
	)
	(_object
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int CLR -1 0 3(_ent(_in))))
		(_port(_int LD -1 0 4(_ent(_in))))
		(_port(_int SH -1 0 5(_ent(_in))))
		(_port(_int DIR -1 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 7(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 8(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 8(_ent(_out))))
		(_type(_int InBits 0 18(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 19(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 0 20(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 20(_prcs 1)))
		(_prcs
			(line__10(_ent 0 0 10(_assertion(_mon))))
			(Shifter(_arch 1 0 17(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1569          1730157419845 Driver
(_unit VHDL(test_shiftn 0 3(driver 0 5))
	(_version vf5)
	(_time 1730157419846 2024.10.28 20:16:59)
	(_source(\../src/Test_ShiftN.vhd\))
	(_parameters tan)
	(_code 9c9f9893cacacb8b9a9bdac7ce9a949a959a9a9b98)
	(_ent
		(_time 1730083937678)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 7(_ent (_in))))
				(_port(_int CLR -1 0 7(_ent (_in))))
				(_port(_int LD -1 0 7(_ent (_in))))
				(_port(_int SH -1 0 8(_ent (_in))))
				(_port(_int DIR -1 0 8(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 9(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 9(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 15(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 0 11(_arch(_uni))))
		(_sig(_int CLR -1 0 11(_arch(_uni))))
		(_sig(_int LD -1 0 11(_arch(_uni))))
		(_sig(_int SH -1 0 11(_arch(_uni))))
		(_sig(_int DIR -1 0 11(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 12(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 12(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 13(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 13(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 16(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1164          1730157419860 FSM
(_unit VHDL(controller 0 1(fsm 0 6))
	(_version vf5)
	(_time 1730157419861 2024.10.28 20:16:59)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code aba9a8fcaffcaabcada5b9f1acadf8adf8adaeaca9)
	(_ent
		(_time 1730080932643)
	)
	(_object
		(_port(_int STB -1 0 2(_ent(_in))))
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int LSB -1 0 2(_ent(_in))))
		(_port(_int Stop -1 0 2(_ent(_in))))
		(_port(_int Init -1 0 3(_ent(_out))))
		(_port(_int Shift -1 0 3(_ent(_out))))
		(_port(_int Add -1 0 3(_ent(_out))))
		(_port(_int Done -1 0 3(_ent(_out))))
		(_type(_int States 0 7(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 8(_arch(_uni((i 4))))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(4))(_sens(8)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(6))(_sens(8)))))
			(line__13(_arch 2 0 13(_assignment(_trgt(5))(_sens(8)))))
			(line__14(_arch 3 0 14(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 17(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1754          1730157419875 Driver
(_unit VHDL(test_controller 0 7(driver 0 9))
	(_version vf5)
	(_time 1730157419876 2024.10.28 20:16:59)
	(_source(\../src/Test_Controller.vhd\))
	(_parameters tan)
	(_code bbb8bfefecedecacbeebfde1e9bdedbdeebcbfbcb9)
	(_ent
		(_time 1730081938933)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int LSB -1 0 11(_ent (_in))))
				(_port(_int Stop -1 0 11(_ent (_in))))
				(_port(_int Init -1 0 12(_ent (_out))))
				(_port(_int Shift -1 0 12(_ent (_out))))
				(_port(_int Add -1 0 12(_ent (_out))))
				(_port(_int Done -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 17(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 14(_arch(_uni))))
		(_sig(_int LSB -1 0 14(_arch(_uni))))
		(_sig(_int Done -1 0 14(_arch(_uni))))
		(_sig(_int Init -1 0 14(_arch(_uni))))
		(_sig(_int Shift -1 0 14(_arch(_uni))))
		(_sig(_int Add -1 0 14(_arch(_uni))))
		(_sig(_int Stop -1 0 14(_arch(_uni))))
		(_sig(_int CLK -1 0 15(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 15(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 21(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 18(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 19(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 20(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000036 55 683 1730082391316 utils
(_unit VHDL(utils 0 1(utils 0 9))
	(_version vf5)
	(_time 1730157419898 2024.10.28 20:16:59)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code cbc8ce9f9d9c96dd9ac4d8909fcccfcdc2cd98ccc8)
	(_ent
		(_time 1730082391316)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 10(_ent(_proc)))
			(_int Convert 1 0 18(_ent(_func)))
			(_int Convert 2 0 29(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1061          1730157419923 Driver
(_unit VHDL(test_utils 0 11(driver 0 15))
	(_version vf5)
	(_time 1730157419924 2024.10.28 20:16:59)
	(_source(\../src/Test_Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code eae9eeb9bebcbdfdefe7acb1beedeeece3ecb9ede9)
	(_ent
		(_time 1730081956185)
	)
	(_object
		(_sig(_int N -1 0 16(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 17(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 17(_arch(_uni))))
		(_sig(_int C -2 0 18(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 22(_procedure_call(_trgt(2)))))
			(line__24(_arch 1 0 24(_prcs(_wait_for)(_trgt(1)))))
			(line__33(_arch 2 0 33(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000053 55 1432          1730157425589 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1730157425590 2024.10.28 20:17:05)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 020101040655501407051458550406040404040406)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1174          1730157425606 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1730157425607 2024.10.28 20:17:05)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 121011151544450515115448471414141415161417)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 24(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2518          1730157425621 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730157425622 2024.10.28 20:17:05)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 21227525217771372325397e782772272026252722)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1730157425627 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1730157425628 2024.10.28 20:17:05)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code 31333234356766263736776b333730363537323739)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 20(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 20(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 701           1730157425637 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 0 5))
	(_version vf5)
	(_time 1730157425638 2024.10.28 20:17:05)
	(_source(\../src/Full_adder.vhd\))
	(_parameters tan)
	(_code 3132303535663627623f206b643735373436333737)
	(_ent
		(_time 1725922142697)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1559          1730157425650 driver
(_unit VHDL(test_sumador 0 5(driver 0 12))
	(_version vf5)
	(_time 1730157425651 2024.10.28 20:17:05)
	(_source(\../src/TestA_Full_adder.vhd\))
	(_parameters tan)
	(_code 41434243451716564742071a134644471547404745)
	(_ent
		(_time 1725922142726)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 14(_ent (_in))))
				(_port(_int Y -1 0 14(_ent (_in))))
				(_port(_int Cin -1 0 14(_ent (_in))))
				(_port(_int Cout -1 0 14(_ent (_out))))
				(_port(_int Sum -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst uut 0 18(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 16(_arch(_uni))))
		(_sig(_int Y -1 0 16(_arch(_uni))))
		(_sig(_int Cin -1 0 16(_arch(_uni))))
		(_sig(_int Cout -1 0 16(_arch(_uni))))
		(_sig(_int Sum -1 0 16(_arch(_uni))))
		(_type(_int Entry 0 20(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 24(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 25(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1777          1730157425665 Behave_1
(_unit VHDL(test_16 0 6(behave_1 0 12))
	(_version vf5)
	(_time 1730157425666 2024.10.28 20:17:05)
	(_source(\../src/TestB_Full_adder.vhd\))
	(_parameters tan)
	(_code 50525353550607475652160f005356575456555753)
	(_ent
		(_time 1725922142762)
	)
	(_block Blck_Test_1 0 21
		(_object
			(_sig(_int GUARD -3 0 21(_arch(_uni(_code 8)))))
			(_prcs
				(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__24(_arch 1 0 24(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__25(_arch 2 0 25(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 28
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 29(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 28(_arch(_uni(_code 9)))))
			(_prcs
				(line__28(_arch 3 0 28(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__31(_arch 4 0 31(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__32(_arch 5 0 32(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 13(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 15(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 16(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 17(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 18(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 35(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 42(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1868          1730157425682 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730157425683 2024.10.28 20:17:05)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code 6063666064373076646f723f396661666466646665)
	(_ent
		(_time 1727362308084)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1382          1730157425696 Driver
(_unit VHDL(test_adder8 0 7(driver 0 9))
	(_version vf5)
	(_time 1730157425697 2024.10.28 20:17:05)
	(_source(\../src/Test_Adder8.vhd\))
	(_parameters tan)
	(_code 6f6d6c6f3c3938786a3b29353f696b696b696a686d)
	(_ent
		(_time 1727362308118)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 11(_ent (_in))))
				(_port(_int B 0 0 11(_ent (_in))))
				(_port(_int Cin -1 0 11(_ent (_in))))
				(_port(_int Cout -1 0 11(_ent (_out))))
				(_port(_int Sum 0 0 11(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 16(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 11(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 13(_arch(_uni))))
		(_sig(_int B 1 0 13(_arch(_uni))))
		(_sig(_int Sum 1 0 13(_arch(_uni))))
		(_sig(_int Cin -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 14(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 18(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 17(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1303          1730157425726 Behavior
(_unit VHDL(shiftn 0 1(behavior 0 15))
	(_version vf5)
	(_time 1730157425727 2024.10.28 20:17:05)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code 8f8d8b81d1d8d2998b8e9bd58b888c898789868989)
	(_ent
		(_time 1730083785013)
	)
	(_object
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int CLR -1 0 3(_ent(_in))))
		(_port(_int LD -1 0 4(_ent(_in))))
		(_port(_int SH -1 0 5(_ent(_in))))
		(_port(_int DIR -1 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 7(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 8(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 8(_ent(_out))))
		(_type(_int InBits 0 18(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 19(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 0 20(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 20(_prcs 1)))
		(_prcs
			(line__10(_ent 0 0 10(_assertion(_mon))))
			(Shifter(_arch 1 0 17(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1569          1730157425753 Driver
(_unit VHDL(test_shiftn 0 3(driver 0 5))
	(_version vf5)
	(_time 1730157425754 2024.10.28 20:17:05)
	(_source(\../src/Test_ShiftN.vhd\))
	(_parameters tan)
	(_code aeacadf9fef8f9b9a8a9e8f5fca8a6a8a7a8a8a9aa)
	(_ent
		(_time 1730083937678)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 7(_ent (_in))))
				(_port(_int CLR -1 0 7(_ent (_in))))
				(_port(_int LD -1 0 7(_ent (_in))))
				(_port(_int SH -1 0 8(_ent (_in))))
				(_port(_int DIR -1 0 8(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 9(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 9(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 15(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 0 11(_arch(_uni))))
		(_sig(_int CLR -1 0 11(_arch(_uni))))
		(_sig(_int LD -1 0 11(_arch(_uni))))
		(_sig(_int SH -1 0 11(_arch(_uni))))
		(_sig(_int DIR -1 0 11(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 12(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 12(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 13(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 13(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 16(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1164          1730157425771 FSM
(_unit VHDL(controller 0 1(fsm 0 6))
	(_version vf5)
	(_time 1730157425772 2024.10.28 20:17:05)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code bebdbaeabde9bfa9b8b0ace4b9b8edb8edb8bbb9bc)
	(_ent
		(_time 1730080932643)
	)
	(_object
		(_port(_int STB -1 0 2(_ent(_in))))
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int LSB -1 0 2(_ent(_in))))
		(_port(_int Stop -1 0 2(_ent(_in))))
		(_port(_int Init -1 0 3(_ent(_out))))
		(_port(_int Shift -1 0 3(_ent(_out))))
		(_port(_int Add -1 0 3(_ent(_out))))
		(_port(_int Done -1 0 3(_ent(_out))))
		(_type(_int States 0 7(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 8(_arch(_uni((i 4))))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(4))(_sens(8)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(6))(_sens(8)))))
			(line__13(_arch 2 0 13(_assignment(_trgt(5))(_sens(8)))))
			(line__14(_arch 3 0 14(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 17(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1754          1730157425788 Driver
(_unit VHDL(test_controller 0 7(driver 0 9))
	(_version vf5)
	(_time 1730157425789 2024.10.28 20:17:05)
	(_source(\../src/Test_Controller.vhd\))
	(_parameters tan)
	(_code cdcfce989c9b9adac89d8b979fcb9bcb98cac9cacf)
	(_ent
		(_time 1730081938933)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int LSB -1 0 11(_ent (_in))))
				(_port(_int Stop -1 0 11(_ent (_in))))
				(_port(_int Init -1 0 12(_ent (_out))))
				(_port(_int Shift -1 0 12(_ent (_out))))
				(_port(_int Add -1 0 12(_ent (_out))))
				(_port(_int Done -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 17(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 14(_arch(_uni))))
		(_sig(_int LSB -1 0 14(_arch(_uni))))
		(_sig(_int Done -1 0 14(_arch(_uni))))
		(_sig(_int Init -1 0 14(_arch(_uni))))
		(_sig(_int Shift -1 0 14(_arch(_uni))))
		(_sig(_int Add -1 0 14(_arch(_uni))))
		(_sig(_int Stop -1 0 14(_arch(_uni))))
		(_sig(_int CLK -1 0 15(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 15(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 21(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 18(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 19(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 20(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000036 55 683 1730082391316 utils
(_unit VHDL(utils 0 1(utils 0 9))
	(_version vf5)
	(_time 1730157425805 2024.10.28 20:17:05)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code dddfdf8e8d8a80cb8cd2ce8689dad9dbd4db8edade)
	(_ent
		(_time 1730082391316)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 10(_ent(_proc)))
			(_int Convert 1 0 18(_ent(_func)))
			(_int Convert 2 0 29(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1061          1730157425828 Driver
(_unit VHDL(test_utils 0 11(driver 0 15))
	(_version vf5)
	(_time 1730157425829 2024.10.28 20:17:05)
	(_source(\../src/Test_Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code fcfeffacaaaaabebf9f1baa7a8fbf8faf5faaffbff)
	(_ent
		(_time 1730081956185)
	)
	(_object
		(_sig(_int N -1 0 16(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 17(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 17(_arch(_uni))))
		(_sig(_int C -2 0 18(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 22(_procedure_call(_trgt(2)))))
			(line__24(_arch 1 0 24(_prcs(_wait_for)(_trgt(1)))))
			(line__33(_arch 2 0 33(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000051 55 4563          1730157452528 Test_Mult4
(_unit VHDL(test_mult4 0 22(test_mult4 0 23))
	(_version vf5)
	(_time 1730157452529 2024.10.28 20:17:32)
	(_source(\../src/Test_Mult4.vhd\))
	(_parameters tan)
	(_code 4b1f4f491c1d1c5c4c1d0d114e4c4e4d184c4f484f)
	(_ent
		(_time 1730083784866)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -2 0 35(_ent (_in))))
				(_port(_int CLR -2 0 35(_ent (_in))))
				(_port(_int LD -2 0 35(_ent (_in))))
				(_port(_int SH -2 0 35(_ent (_in))))
				(_port(_int DIR -2 0 35(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 35(_array -2((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 35(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 35(_array -2((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 35(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 0 0 39(_ent (_in))))
				(_port(_int B 0 0 39(_ent (_in))))
				(_port(_int Cin -2 0 39(_ent (_in))))
				(_port(_int Cout -2 0 39(_ent (_out))))
				(_port(_int Sum 0 0 39(_ent (_out))))
			)
		)
		(Latch8
			(_object
				(_port(_int D 1 0 47(_ent (_in))))
				(_port(_int Clk -2 0 47(_ent (_in))))
				(_port(_int Pre -2 0 47(_ent (_in))))
				(_port(_int Clr -2 0 47(_ent (_in))))
				(_port(_int Q 1 0 47(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -2 0 43(_ent (_in))))
				(_port(_int CLK -2 0 43(_ent (_in))))
				(_port(_int LSB -2 0 43(_ent (_in))))
				(_port(_int Stop -2 0 43(_ent (_in))))
				(_port(_int Init -2 0 43(_ent (_out))))
				(_port(_int Shift -2 0 43(_ent (_out))))
				(_port(_int Add -2 0 43(_ent (_out))))
				(_port(_int Done -2 0 43(_ent (_out))))
			)
		)
	)
	(_inst SR1 0 62(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(DA))
			((Q)(QA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR2 0 63(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(DB))
			((Q)(QB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 64(_comp Adder8)
		(_port
			((A)(Result))
			((B)(QB))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_inst ACC 0 65(_comp Latch8)
		(_port
			((D)(Sum))
			((Clk)(CLK))
			((Pre)(Add))
			((Clr)(Init))
			((Q)(Result))
		)
		(_use(_ent . Latch8)
		)
	)
	(_inst FSM_Controller 0 66(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 39(_array -2((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 47(_array -2((_dto i 7 i 0)))))
		(_sig(_int CLK -2 0 50(_arch(_uni))))
		(_sig(_int LD -2 0 50(_arch(_uni))))
		(_sig(_int SH -2 0 50(_arch(_uni))))
		(_sig(_int DIR -2 0 50(_arch(_uni))))
		(_sig(_int CLR -2 0 50(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 51(_array -2((_to i 1 i 4)))))
		(_sig(_int DA 2 0 51(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 52(_array -2((_dto i 8 i 1)))))
		(_sig(_int QA 3 0 52(_arch(_uni))))
		(_sig(_int DB 2 0 53(_arch(_uni))))
		(_sig(_int QB 3 0 54(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 55(_array -2((_dto i 7 i 0)))))
		(_sig(_int Sum 4 0 55(_arch(_uni))))
		(_sig(_int Result 4 0 55(_arch(_uni))))
		(_sig(_int Cin -2 0 56(_arch(_uni((i 0))))))
		(_sig(_int Cout -2 0 56(_arch(_uni((i 0))))))
		(_sig(_int STB -2 0 57(_arch(_uni))))
		(_sig(_int LSB -2 0 57(_arch(_uni))))
		(_sig(_int Done -2 0 57(_arch(_uni))))
		(_sig(_int Init -2 0 57(_arch(_uni))))
		(_sig(_int Shift -2 0 57(_arch(_uni))))
		(_sig(_int Add -2 0 57(_arch(_uni))))
		(_sig(_int Stop -2 0 57(_arch(_uni))))
		(_sig(_int D 4 0 58(_arch(_uni))))
		(_sig(_int Q 4 0 58(_arch(_uni))))
		(_sig(_int Pre -2 0 59(_arch(_uni((i 1))))))
		(_prcs
			(Stimulus(_arch 0 0 68(_prcs(_trgt(5)(7)(14)(19))(_read(5(4))(6)))))
		)
		(_subprogram
			(_int vec_NOR 1 0 25(_arch(_func -2 -1)))
		)
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16842752)
		(16777217)
	)
	(_model . Test_Mult4 2 -1)
)
I 000053 55 1432          1730157452570 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1730157452571 2024.10.28 20:17:32)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 6a3f6e6a3d3d387c6f6d7c303d6c6e6c6c6c6c6c6e)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1174          1730157452586 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1730157452587 2024.10.28 20:17:32)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 7a2e7e7b2e2c2d6d7d793c202f7c7c7c7c7d7e7c7f)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 24(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2518          1730157452599 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730157452600 2024.10.28 20:17:32)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 8adfd984dadcda9c888e92d5d38cd98c8b8d8e8c89)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1730157452605 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1730157452606 2024.10.28 20:17:32)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code 8ade8e84dedcdd9d8c8dccd0888c8b8d8e8c898c82)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 20(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 20(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 701           1730157452617 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 0 5))
	(_version vf5)
	(_time 1730157452618 2024.10.28 20:17:32)
	(_source(\../src/Full_adder.vhd\))
	(_parameters tan)
	(_code 99cc9f9795ce9e8fca9788c3cc9f9d9f9c9e9b9f9f)
	(_ent
		(_time 1725922142697)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1559          1730157452631 driver
(_unit VHDL(test_sumador 0 5(driver 0 12))
	(_version vf5)
	(_time 1730157452632 2024.10.28 20:17:32)
	(_source(\../src/TestA_Full_adder.vhd\))
	(_parameters tan)
	(_code a9fdadfea5fffebeafaaeff2fbaeacaffdafa8afad)
	(_ent
		(_time 1725922142726)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 14(_ent (_in))))
				(_port(_int Y -1 0 14(_ent (_in))))
				(_port(_int Cin -1 0 14(_ent (_in))))
				(_port(_int Cout -1 0 14(_ent (_out))))
				(_port(_int Sum -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst uut 0 18(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 16(_arch(_uni))))
		(_sig(_int Y -1 0 16(_arch(_uni))))
		(_sig(_int Cin -1 0 16(_arch(_uni))))
		(_sig(_int Cout -1 0 16(_arch(_uni))))
		(_sig(_int Sum -1 0 16(_arch(_uni))))
		(_type(_int Entry 0 20(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 24(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 25(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1777          1730157452644 Behave_1
(_unit VHDL(test_16 0 6(behave_1 0 12))
	(_version vf5)
	(_time 1730157452645 2024.10.28 20:17:32)
	(_source(\../src/TestB_Full_adder.vhd\))
	(_parameters tan)
	(_code b9edbdedb5efeeaebfbbffe6e9babfbebdbfbcbeba)
	(_ent
		(_time 1725922142762)
	)
	(_block Blck_Test_1 0 21
		(_object
			(_sig(_int GUARD -3 0 21(_arch(_uni(_code 8)))))
			(_prcs
				(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__24(_arch 1 0 24(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__25(_arch 2 0 25(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 28
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 29(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 28(_arch(_uni(_code 9)))))
			(_prcs
				(line__28(_arch 3 0 28(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__31(_arch 4 0 31(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__32(_arch 5 0 32(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 13(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 15(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 16(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 17(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 18(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 35(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 42(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1868          1730157452660 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730157452661 2024.10.28 20:17:32)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code c89dc99dc49f98deccc7da9791cec9cecccecccecd)
	(_ent
		(_time 1727362308084)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1382          1730157452676 Driver
(_unit VHDL(test_adder8 0 7(driver 0 9))
	(_version vf5)
	(_time 1730157452677 2024.10.28 20:17:32)
	(_source(\../src/Test_Adder8.vhd\))
	(_parameters tan)
	(_code d88cdc8ad58e8fcfdd8c9e8288dedcdedcdedddfda)
	(_ent
		(_time 1727362308118)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 11(_ent (_in))))
				(_port(_int B 0 0 11(_ent (_in))))
				(_port(_int Cin -1 0 11(_ent (_in))))
				(_port(_int Cout -1 0 11(_ent (_out))))
				(_port(_int Sum 0 0 11(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 16(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 11(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 13(_arch(_uni))))
		(_sig(_int B 1 0 13(_arch(_uni))))
		(_sig(_int Sum 1 0 13(_arch(_uni))))
		(_sig(_int Cin -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 14(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 18(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 17(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1303          1730157452689 Behavior
(_unit VHDL(shiftn 0 1(behavior 0 15))
	(_version vf5)
	(_time 1730157452690 2024.10.28 20:17:32)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code e7b3e4b4e8b0baf1e3e6f3bde3e0e4e1efe1eee1e1)
	(_ent
		(_time 1730083785013)
	)
	(_object
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int CLR -1 0 3(_ent(_in))))
		(_port(_int LD -1 0 4(_ent(_in))))
		(_port(_int SH -1 0 5(_ent(_in))))
		(_port(_int DIR -1 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 7(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 8(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 8(_ent(_out))))
		(_type(_int InBits 0 18(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 19(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 0 20(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 20(_prcs 1)))
		(_prcs
			(line__10(_ent 0 0 10(_assertion(_mon))))
			(Shifter(_arch 1 0 17(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1569          1730157452712 Driver
(_unit VHDL(test_shiftn 0 3(driver 0 5))
	(_version vf5)
	(_time 1730157452713 2024.10.28 20:17:32)
	(_source(\../src/Test_ShiftN.vhd\))
	(_parameters tan)
	(_code f7a3f3a7f5a1a0e0f1f0b1aca5f1fff1fef1f1f0f3)
	(_ent
		(_time 1730083937678)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 7(_ent (_in))))
				(_port(_int CLR -1 0 7(_ent (_in))))
				(_port(_int LD -1 0 7(_ent (_in))))
				(_port(_int SH -1 0 8(_ent (_in))))
				(_port(_int DIR -1 0 8(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 9(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 9(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 15(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 0 11(_arch(_uni))))
		(_sig(_int CLR -1 0 11(_arch(_uni))))
		(_sig(_int LD -1 0 11(_arch(_uni))))
		(_sig(_int SH -1 0 11(_arch(_uni))))
		(_sig(_int DIR -1 0 11(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 12(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 12(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 13(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 13(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 16(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1164          1730157452727 FSM
(_unit VHDL(controller 0 1(fsm 0 6))
	(_version vf5)
	(_time 1730157452728 2024.10.28 20:17:32)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 07520501565006100109155d000154015401020005)
	(_ent
		(_time 1730080932643)
	)
	(_object
		(_port(_int STB -1 0 2(_ent(_in))))
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int LSB -1 0 2(_ent(_in))))
		(_port(_int Stop -1 0 2(_ent(_in))))
		(_port(_int Init -1 0 3(_ent(_out))))
		(_port(_int Shift -1 0 3(_ent(_out))))
		(_port(_int Add -1 0 3(_ent(_out))))
		(_port(_int Done -1 0 3(_ent(_out))))
		(_type(_int States 0 7(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 8(_arch(_uni((i 4))))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(4))(_sens(8)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(6))(_sens(8)))))
			(line__13(_arch 2 0 13(_assignment(_trgt(5))(_sens(8)))))
			(line__14(_arch 3 0 14(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 17(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1754          1730157452743 Driver
(_unit VHDL(test_controller 0 7(driver 0 9))
	(_version vf5)
	(_time 1730157452744 2024.10.28 20:17:32)
	(_source(\../src/Test_Controller.vhd\))
	(_parameters tan)
	(_code 16421311154041011346504c441040104311121114)
	(_ent
		(_time 1730081938933)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int LSB -1 0 11(_ent (_in))))
				(_port(_int Stop -1 0 11(_ent (_in))))
				(_port(_int Init -1 0 12(_ent (_out))))
				(_port(_int Shift -1 0 12(_ent (_out))))
				(_port(_int Add -1 0 12(_ent (_out))))
				(_port(_int Done -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 17(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 14(_arch(_uni))))
		(_sig(_int LSB -1 0 14(_arch(_uni))))
		(_sig(_int Done -1 0 14(_arch(_uni))))
		(_sig(_int Init -1 0 14(_arch(_uni))))
		(_sig(_int Shift -1 0 14(_arch(_uni))))
		(_sig(_int Add -1 0 14(_arch(_uni))))
		(_sig(_int Stop -1 0 14(_arch(_uni))))
		(_sig(_int CLK -1 0 15(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 15(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 21(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 18(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 19(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 20(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000036 55 683 1730082391316 utils
(_unit VHDL(utils 0 1(utils 0 9))
	(_version vf5)
	(_time 1730157452759 2024.10.28 20:17:32)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code 2672222324717b307729357d722122202f20752125)
	(_ent
		(_time 1730082391316)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 10(_ent(_proc)))
			(_int Convert 1 0 18(_ent(_func)))
			(_int Convert 2 0 29(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1061          1730157452783 Driver
(_unit VHDL(test_utils 0 11(driver 0 15))
	(_version vf5)
	(_time 1730157452784 2024.10.28 20:17:32)
	(_source(\../src/Test_Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code 45114047451312524048031e114241434c43164246)
	(_ent
		(_time 1730081956185)
	)
	(_object
		(_sig(_int N -1 0 16(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 17(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 17(_arch(_uni))))
		(_sig(_int C -2 0 18(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 22(_procedure_call(_trgt(2)))))
			(line__24(_arch 1 0 24(_prcs(_wait_for)(_trgt(1)))))
			(line__33(_arch 2 0 33(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000051 55 4563          1730157489576 Test_Mult4
(_unit VHDL(test_mult4 0 22(test_mult4 0 23))
	(_version vf5)
	(_time 1730157489577 2024.10.28 20:18:09)
	(_source(\../src/Test_Mult4.vhd\))
	(_parameters tan)
	(_code 020007040554551505544458070507045105060106)
	(_ent
		(_time 1730083784866)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 26(_ent (_in))))
				(_port(_int CLR -1 0 26(_ent (_in))))
				(_port(_int LD -1 0 26(_ent (_in))))
				(_port(_int SH -1 0 26(_ent (_in))))
				(_port(_int DIR -1 0 26(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 26(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 26(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 26(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 26(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 0 0 30(_ent (_in))))
				(_port(_int B 0 0 30(_ent (_in))))
				(_port(_int Cin -1 0 30(_ent (_in))))
				(_port(_int Cout -1 0 30(_ent (_out))))
				(_port(_int Sum 0 0 30(_ent (_out))))
			)
		)
		(Latch8
			(_object
				(_port(_int D 1 0 38(_ent (_in))))
				(_port(_int Clk -1 0 38(_ent (_in))))
				(_port(_int Pre -1 0 38(_ent (_in))))
				(_port(_int Clr -1 0 38(_ent (_in))))
				(_port(_int Q 1 0 38(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 34(_ent (_in))))
				(_port(_int CLK -1 0 34(_ent (_in))))
				(_port(_int LSB -1 0 34(_ent (_in))))
				(_port(_int Stop -1 0 34(_ent (_in))))
				(_port(_int Init -1 0 34(_ent (_out))))
				(_port(_int Shift -1 0 34(_ent (_out))))
				(_port(_int Add -1 0 34(_ent (_out))))
				(_port(_int Done -1 0 34(_ent (_out))))
			)
		)
	)
	(_inst SR1 0 62(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(DA))
			((Q)(QA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR2 0 63(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(DB))
			((Q)(QB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 64(_comp Adder8)
		(_port
			((A)(Result))
			((B)(QB))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_inst ACC 0 65(_comp Latch8)
		(_port
			((D)(Sum))
			((Clk)(CLK))
			((Pre)(Add))
			((Clr)(Init))
			((Q)(Result))
		)
		(_use(_ent . Latch8)
		)
	)
	(_inst FSM_Controller 0 66(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 41(_arch(_uni))))
		(_sig(_int LD -1 0 41(_arch(_uni))))
		(_sig(_int SH -1 0 41(_arch(_uni))))
		(_sig(_int DIR -1 0 41(_arch(_uni))))
		(_sig(_int CLR -1 0 41(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 42(_array -1((_to i 1 i 4)))))
		(_sig(_int DA 2 0 42(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 43(_array -1((_dto i 8 i 1)))))
		(_sig(_int QA 3 0 43(_arch(_uni))))
		(_sig(_int DB 2 0 44(_arch(_uni))))
		(_sig(_int QB 3 0 45(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int Sum 4 0 46(_arch(_uni))))
		(_sig(_int Result 4 0 46(_arch(_uni))))
		(_sig(_int Cin -1 0 47(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 47(_arch(_uni((i 0))))))
		(_sig(_int STB -1 0 48(_arch(_uni))))
		(_sig(_int LSB -1 0 48(_arch(_uni))))
		(_sig(_int Done -1 0 48(_arch(_uni))))
		(_sig(_int Init -1 0 48(_arch(_uni))))
		(_sig(_int Shift -1 0 48(_arch(_uni))))
		(_sig(_int Add -1 0 48(_arch(_uni))))
		(_sig(_int Stop -1 0 48(_arch(_uni))))
		(_sig(_int D 4 0 49(_arch(_uni))))
		(_sig(_int Q 4 0 49(_arch(_uni))))
		(_sig(_int Pre -1 0 50(_arch(_uni((i 1))))))
		(_prcs
			(Stimulus(_arch 0 0 68(_prcs(_trgt(5)(7)(14)(19))(_read(5(4))(6)))))
		)
		(_subprogram
			(_int vec_NOR 1 0 52(_arch(_func -1 -2)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard)))
	(_static
		(16842752)
		(16777217)
	)
	(_model . Test_Mult4 2 -1)
)
I 000053 55 1432          1730157489604 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1730157489605 2024.10.28 20:18:09)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 121117151645400417150448451416141414141416)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1174          1730157489625 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1730157489626 2024.10.28 20:18:09)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 31333434356766263632776b643737373736353734)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 24(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2518          1730157489640 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730157489641 2024.10.28 20:18:09)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 41421343411711574345591e184712474046454742)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1730157489646 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1730157489647 2024.10.28 20:18:09)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code 41434443451716564746071b434740464547424749)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 20(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 20(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 701           1730157489656 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 0 5))
	(_version vf5)
	(_time 1730157489657 2024.10.28 20:18:09)
	(_source(\../src/Full_adder.vhd\))
	(_parameters tan)
	(_code 5053575255075746035e410a055654565557525656)
	(_ent
		(_time 1725922142697)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1559          1730157489672 driver
(_unit VHDL(test_sumador 0 5(driver 0 12))
	(_version vf5)
	(_time 1730157489673 2024.10.28 20:18:09)
	(_source(\../src/TestA_Full_adder.vhd\))
	(_parameters tan)
	(_code 60626560653637776663263b326765663466616664)
	(_ent
		(_time 1725922142726)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 14(_ent (_in))))
				(_port(_int Y -1 0 14(_ent (_in))))
				(_port(_int Cin -1 0 14(_ent (_in))))
				(_port(_int Cout -1 0 14(_ent (_out))))
				(_port(_int Sum -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst uut 0 18(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 16(_arch(_uni))))
		(_sig(_int Y -1 0 16(_arch(_uni))))
		(_sig(_int Cin -1 0 16(_arch(_uni))))
		(_sig(_int Cout -1 0 16(_arch(_uni))))
		(_sig(_int Sum -1 0 16(_arch(_uni))))
		(_type(_int Entry 0 20(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 24(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 25(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1777          1730157489692 Behave_1
(_unit VHDL(test_16 0 6(behave_1 0 12))
	(_version vf5)
	(_time 1730157489693 2024.10.28 20:18:09)
	(_source(\../src/TestB_Full_adder.vhd\))
	(_parameters tan)
	(_code 6f6d6a6f3c393878696d29303f6c69686b696a686c)
	(_ent
		(_time 1725922142762)
	)
	(_block Blck_Test_1 0 21
		(_object
			(_sig(_int GUARD -3 0 21(_arch(_uni(_code 8)))))
			(_prcs
				(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__24(_arch 1 0 24(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__25(_arch 2 0 25(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 28
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 29(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 28(_arch(_uni(_code 9)))))
			(_prcs
				(line__28(_arch 3 0 28(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__31(_arch 4 0 31(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__32(_arch 5 0 32(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 13(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 15(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 16(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 17(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 18(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 35(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 42(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1868          1730157489708 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730157489709 2024.10.28 20:18:09)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code 7f7c7f7e2d282f697b706d2026797e797b797b797a)
	(_ent
		(_time 1727362308084)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1382          1730157489723 Driver
(_unit VHDL(test_adder8 0 7(driver 0 9))
	(_version vf5)
	(_time 1730157489724 2024.10.28 20:18:09)
	(_source(\../src/Test_Adder8.vhd\))
	(_parameters tan)
	(_code 8f8d8a81dcd9d8988adbc9d5df898b898b898a888d)
	(_ent
		(_time 1727362308118)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 11(_ent (_in))))
				(_port(_int B 0 0 11(_ent (_in))))
				(_port(_int Cin -1 0 11(_ent (_in))))
				(_port(_int Cout -1 0 11(_ent (_out))))
				(_port(_int Sum 0 0 11(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 16(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 11(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 13(_arch(_uni))))
		(_sig(_int B 1 0 13(_arch(_uni))))
		(_sig(_int Sum 1 0 13(_arch(_uni))))
		(_sig(_int Cin -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 14(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 18(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 17(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1303          1730157489739 Behavior
(_unit VHDL(shiftn 0 1(behavior 0 15))
	(_version vf5)
	(_time 1730157489740 2024.10.28 20:18:09)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code 9e9c9c91c3c9c3889a9f8ac49a999d989698979898)
	(_ent
		(_time 1730083785013)
	)
	(_object
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int CLR -1 0 3(_ent(_in))))
		(_port(_int LD -1 0 4(_ent(_in))))
		(_port(_int SH -1 0 5(_ent(_in))))
		(_port(_int DIR -1 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 7(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 8(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 8(_ent(_out))))
		(_type(_int InBits 0 18(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 19(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 0 20(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 20(_prcs 1)))
		(_prcs
			(line__10(_ent 0 0 10(_assertion(_mon))))
			(Shifter(_arch 1 0 17(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1569          1730157489762 Driver
(_unit VHDL(test_shiftn 0 3(driver 0 5))
	(_version vf5)
	(_time 1730157489763 2024.10.28 20:18:09)
	(_source(\../src/Test_ShiftN.vhd\))
	(_parameters tan)
	(_code bebcbbeaeee8e9a9b8b9f8e5ecb8b6b8b7b8b8b9ba)
	(_ent
		(_time 1730083937678)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 7(_ent (_in))))
				(_port(_int CLR -1 0 7(_ent (_in))))
				(_port(_int LD -1 0 7(_ent (_in))))
				(_port(_int SH -1 0 8(_ent (_in))))
				(_port(_int DIR -1 0 8(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 9(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 9(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 15(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 0 11(_arch(_uni))))
		(_sig(_int CLR -1 0 11(_arch(_uni))))
		(_sig(_int LD -1 0 11(_arch(_uni))))
		(_sig(_int SH -1 0 11(_arch(_uni))))
		(_sig(_int DIR -1 0 11(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 12(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 12(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 13(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 13(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 16(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1164          1730157489777 FSM
(_unit VHDL(controller 0 1(fsm 0 6))
	(_version vf5)
	(_time 1730157489778 2024.10.28 20:18:09)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code bebdbceabde9bfa9b8b0ace4b9b8edb8edb8bbb9bc)
	(_ent
		(_time 1730080932643)
	)
	(_object
		(_port(_int STB -1 0 2(_ent(_in))))
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int LSB -1 0 2(_ent(_in))))
		(_port(_int Stop -1 0 2(_ent(_in))))
		(_port(_int Init -1 0 3(_ent(_out))))
		(_port(_int Shift -1 0 3(_ent(_out))))
		(_port(_int Add -1 0 3(_ent(_out))))
		(_port(_int Done -1 0 3(_ent(_out))))
		(_type(_int States 0 7(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 8(_arch(_uni((i 4))))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(4))(_sens(8)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(6))(_sens(8)))))
			(line__13(_arch 2 0 13(_assignment(_trgt(5))(_sens(8)))))
			(line__14(_arch 3 0 14(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 17(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1754          1730157489793 Driver
(_unit VHDL(test_controller 0 7(driver 0 9))
	(_version vf5)
	(_time 1730157489794 2024.10.28 20:18:09)
	(_source(\../src/Test_Controller.vhd\))
	(_parameters tan)
	(_code cdcfc8989c9b9adac89d8b979fcb9bcb98cac9cacf)
	(_ent
		(_time 1730081938933)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int LSB -1 0 11(_ent (_in))))
				(_port(_int Stop -1 0 11(_ent (_in))))
				(_port(_int Init -1 0 12(_ent (_out))))
				(_port(_int Shift -1 0 12(_ent (_out))))
				(_port(_int Add -1 0 12(_ent (_out))))
				(_port(_int Done -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 17(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 14(_arch(_uni))))
		(_sig(_int LSB -1 0 14(_arch(_uni))))
		(_sig(_int Done -1 0 14(_arch(_uni))))
		(_sig(_int Init -1 0 14(_arch(_uni))))
		(_sig(_int Shift -1 0 14(_arch(_uni))))
		(_sig(_int Add -1 0 14(_arch(_uni))))
		(_sig(_int Stop -1 0 14(_arch(_uni))))
		(_sig(_int CLK -1 0 15(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 15(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 21(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 18(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 19(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 20(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000036 55 683 1730082391316 utils
(_unit VHDL(utils 0 1(utils 0 9))
	(_version vf5)
	(_time 1730157489808 2024.10.28 20:18:09)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code dddfd98e8d8a80cb8cd2ce8689dad9dbd4db8edade)
	(_ent
		(_time 1730082391316)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 10(_ent(_proc)))
			(_int Convert 1 0 18(_ent(_func)))
			(_int Convert 2 0 29(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1061          1730157489830 Driver
(_unit VHDL(test_utils 0 11(driver 0 15))
	(_version vf5)
	(_time 1730157489831 2024.10.28 20:18:09)
	(_source(\../src/Test_Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code fcfef9acaaaaabebf9f1baa7a8fbf8faf5faaffbff)
	(_ent
		(_time 1730081956185)
	)
	(_object
		(_sig(_int N -1 0 16(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 17(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 17(_arch(_uni))))
		(_sig(_int C -2 0 18(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 22(_procedure_call(_trgt(2)))))
			(line__24(_arch 1 0 24(_prcs(_wait_for)(_trgt(1)))))
			(line__33(_arch 2 0 33(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000051 55 4577          1730157664316 Test_Mult4
(_unit VHDL(test_mult4 0 22(test_mult4 0 23))
	(_version vf5)
	(_time 1730157664317 2024.10.28 20:21:04)
	(_source(\../src/Test_Mult4.vhd\))
	(_parameters tan)
	(_code 90c1c69f95c6c7879095d6ca95979596c397949394)
	(_ent
		(_time 1730083784866)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 26(_ent (_in))))
				(_port(_int CLR -1 0 26(_ent (_in))))
				(_port(_int LD -1 0 26(_ent (_in))))
				(_port(_int SH -1 0 26(_ent (_in))))
				(_port(_int DIR -1 0 26(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 26(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 26(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 26(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 26(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 0 0 30(_ent (_in))))
				(_port(_int B 0 0 30(_ent (_in))))
				(_port(_int Cin -1 0 30(_ent (_in))))
				(_port(_int Cout -1 0 30(_ent (_out))))
				(_port(_int Sum 0 0 30(_ent (_out))))
			)
		)
		(Latch8
			(_object
				(_port(_int D 1 0 38(_ent (_in))))
				(_port(_int Clk -1 0 38(_ent (_in))))
				(_port(_int Pre -1 0 38(_ent (_in))))
				(_port(_int Clr -1 0 38(_ent (_in))))
				(_port(_int Q 1 0 38(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 34(_ent (_in))))
				(_port(_int CLK -1 0 34(_ent (_in))))
				(_port(_int LSB -1 0 34(_ent (_in))))
				(_port(_int Stop -1 0 34(_ent (_in))))
				(_port(_int Init -1 0 34(_ent (_out))))
				(_port(_int Shift -1 0 34(_ent (_out))))
				(_port(_int Add -1 0 34(_ent (_out))))
				(_port(_int Done -1 0 34(_ent (_out))))
			)
		)
	)
	(_inst SR1 0 62(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(DA))
			((Q)(QA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR2 0 63(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(DB))
			((Q)(QB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 64(_comp Adder8)
		(_port
			((A)(Result))
			((B)(QB))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_inst ACC 0 65(_comp Latch8)
		(_port
			((D)(Sum))
			((Clk)(CLK))
			((Pre)(Add))
			((Clr)(Init))
			((Q)(Result))
		)
		(_use(_ent . Latch8)
		)
	)
	(_inst FSM_Controller 0 66(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 41(_arch(_uni))))
		(_sig(_int LD -1 0 41(_arch(_uni))))
		(_sig(_int SH -1 0 41(_arch(_uni))))
		(_sig(_int DIR -1 0 41(_arch(_uni))))
		(_sig(_int CLR -1 0 41(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 42(_array -1((_to i 1 i 4)))))
		(_sig(_int DA 2 0 42(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 43(_array -1((_dto i 8 i 1)))))
		(_sig(_int QA 3 0 43(_arch(_uni))))
		(_sig(_int DB 2 0 44(_arch(_uni))))
		(_sig(_int QB 3 0 45(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int Sum 4 0 46(_arch(_uni))))
		(_sig(_int Result 4 0 46(_arch(_uni))))
		(_sig(_int Cin -1 0 47(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 47(_arch(_uni((i 0))))))
		(_sig(_int STB -1 0 48(_arch(_uni))))
		(_sig(_int LSB -1 0 48(_arch(_uni))))
		(_sig(_int Done -1 0 48(_arch(_uni))))
		(_sig(_int Init -1 0 48(_arch(_uni))))
		(_sig(_int Shift -1 0 48(_arch(_uni))))
		(_sig(_int Add -1 0 48(_arch(_uni))))
		(_sig(_int Stop -1 0 48(_arch(_uni))))
		(_sig(_int D 4 0 49(_arch(_uni))))
		(_sig(_int Q 4 0 49(_arch(_uni))))
		(_sig(_int Pre -1 0 50(_arch(_uni((i 1))))))
		(_prcs
			(Stimulus(_arch 0 0 68(_prcs(_wait_for)(_trgt(0)(5)(7)(14)(19))(_read(5(4))(6)))))
		)
		(_subprogram
			(_int vec_NOR 1 0 52(_arch(_func -1 -2)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard)))
	(_static
		(16842752)
		(16777217)
	)
	(_model . Test_Mult4 2 -1)
)
I 000053 55 1432          1730157664349 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1730157664350 2024.10.28 20:21:04)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code b0e0e6e4b6e7e2a6b5b7a6eae7b6b4b6b6b6b6b6b4)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1174          1730157664365 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1730157664366 2024.10.28 20:21:04)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code bfeee9ebece9e8a8b8bcf9e5eab9b9b9b9b8bbb9ba)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 24(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2518          1730157664379 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730157664380 2024.10.28 20:21:04)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code cf9fce9a98999fd9cdcbd79096c99cc9cec8cbc9cc)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1730157664385 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1730157664386 2024.10.28 20:21:04)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code cf9e999a9c9998d8c9c88995cdc9cec8cbc9ccc9c7)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 20(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 20(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 701           1730157664396 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 0 5))
	(_version vf5)
	(_time 1730157664397 2024.10.28 20:21:04)
	(_source(\../src/Full_adder.vhd\))
	(_parameters tan)
	(_code df8f8b8c8c88d8c98cd1ce858ad9dbd9dad8ddd9d9)
	(_ent
		(_time 1725922142697)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1559          1730157664411 driver
(_unit VHDL(test_sumador 0 5(driver 0 12))
	(_version vf5)
	(_time 1730157664412 2024.10.28 20:21:04)
	(_source(\../src/TestA_Full_adder.vhd\))
	(_parameters tan)
	(_code eebfb8bdbeb8b9f9e8eda8b5bce9ebe8bae8efe8ea)
	(_ent
		(_time 1725922142726)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 14(_ent (_in))))
				(_port(_int Y -1 0 14(_ent (_in))))
				(_port(_int Cin -1 0 14(_ent (_in))))
				(_port(_int Cout -1 0 14(_ent (_out))))
				(_port(_int Sum -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst uut 0 18(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 16(_arch(_uni))))
		(_sig(_int Y -1 0 16(_arch(_uni))))
		(_sig(_int Cin -1 0 16(_arch(_uni))))
		(_sig(_int Cout -1 0 16(_arch(_uni))))
		(_sig(_int Sum -1 0 16(_arch(_uni))))
		(_type(_int Entry 0 20(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 24(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 25(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1777          1730157664426 Behave_1
(_unit VHDL(test_16 0 6(behave_1 0 12))
	(_version vf5)
	(_time 1730157664427 2024.10.28 20:21:04)
	(_source(\../src/TestB_Full_adder.vhd\))
	(_parameters tan)
	(_code feafa8aeaea8a9e9f8fcb8a1aefdf8f9faf8fbf9fd)
	(_ent
		(_time 1725922142762)
	)
	(_block Blck_Test_1 0 21
		(_object
			(_sig(_int GUARD -3 0 21(_arch(_uni(_code 8)))))
			(_prcs
				(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__24(_arch 1 0 24(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__25(_arch 2 0 25(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 28
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 29(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 28(_arch(_uni(_code 9)))))
			(_prcs
				(line__28(_arch 3 0 28(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__31(_arch 4 0 31(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__32(_arch 5 0 32(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 13(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 15(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 16(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 17(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 18(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 35(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 42(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1868          1730157664441 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730157664442 2024.10.28 20:21:04)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code 0d5d5f0b5d5a5d1b09021f52540b0c0b090b090b08)
	(_ent
		(_time 1727362308084)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1382          1730157664455 Driver
(_unit VHDL(test_adder8 0 7(driver 0 9))
	(_version vf5)
	(_time 1730157664456 2024.10.28 20:21:04)
	(_source(\../src/Test_Adder8.vhd\))
	(_parameters tan)
	(_code 1d4c4a1a4c4b4a0a18495b474d1b191b191b181a1f)
	(_ent
		(_time 1727362308118)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 11(_ent (_in))))
				(_port(_int B 0 0 11(_ent (_in))))
				(_port(_int Cin -1 0 11(_ent (_in))))
				(_port(_int Cout -1 0 11(_ent (_out))))
				(_port(_int Sum 0 0 11(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 16(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 11(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 13(_arch(_uni))))
		(_sig(_int B 1 0 13(_arch(_uni))))
		(_sig(_int Sum 1 0 13(_arch(_uni))))
		(_sig(_int Cin -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 14(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 18(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 17(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1303          1730157664469 Behavior
(_unit VHDL(shiftn 0 1(behavior 0 15))
	(_version vf5)
	(_time 1730157664470 2024.10.28 20:21:04)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code 2d7c7d29717a703b292c3977292a2e2b252b242b2b)
	(_ent
		(_time 1730083785013)
	)
	(_object
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int CLR -1 0 3(_ent(_in))))
		(_port(_int LD -1 0 4(_ent(_in))))
		(_port(_int SH -1 0 5(_ent(_in))))
		(_port(_int DIR -1 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 7(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 8(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 8(_ent(_out))))
		(_type(_int InBits 0 18(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 19(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 0 20(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 20(_prcs 1)))
		(_prcs
			(line__10(_ent 0 0 10(_assertion(_mon))))
			(Shifter(_arch 1 0 17(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1569          1730157664495 Driver
(_unit VHDL(test_shiftn 0 3(driver 0 5))
	(_version vf5)
	(_time 1730157664496 2024.10.28 20:21:04)
	(_source(\../src/Test_ShiftN.vhd\))
	(_parameters tan)
	(_code 3c6d6b396a6a6b2b3a3b7a676e3a343a353a3a3b38)
	(_ent
		(_time 1730083937678)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 7(_ent (_in))))
				(_port(_int CLR -1 0 7(_ent (_in))))
				(_port(_int LD -1 0 7(_ent (_in))))
				(_port(_int SH -1 0 8(_ent (_in))))
				(_port(_int DIR -1 0 8(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 9(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 9(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 15(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 0 11(_arch(_uni))))
		(_sig(_int CLR -1 0 11(_arch(_uni))))
		(_sig(_int LD -1 0 11(_arch(_uni))))
		(_sig(_int SH -1 0 11(_arch(_uni))))
		(_sig(_int DIR -1 0 11(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 12(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 12(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 13(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 13(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 16(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1164          1730157664510 FSM
(_unit VHDL(controller 0 1(fsm 0 6))
	(_version vf5)
	(_time 1730157664511 2024.10.28 20:21:04)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 4c1c1c4e491b4d5b4a425e164b4a1f4a1f4a494b4e)
	(_ent
		(_time 1730080932643)
	)
	(_object
		(_port(_int STB -1 0 2(_ent(_in))))
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int LSB -1 0 2(_ent(_in))))
		(_port(_int Stop -1 0 2(_ent(_in))))
		(_port(_int Init -1 0 3(_ent(_out))))
		(_port(_int Shift -1 0 3(_ent(_out))))
		(_port(_int Add -1 0 3(_ent(_out))))
		(_port(_int Done -1 0 3(_ent(_out))))
		(_type(_int States 0 7(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 8(_arch(_uni((i 4))))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(4))(_sens(8)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(6))(_sens(8)))))
			(line__13(_arch 2 0 13(_assignment(_trgt(5))(_sens(8)))))
			(line__14(_arch 3 0 14(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 17(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1754          1730157664526 Driver
(_unit VHDL(test_controller 0 7(driver 0 9))
	(_version vf5)
	(_time 1730157664527 2024.10.28 20:21:04)
	(_source(\../src/Test_Controller.vhd\))
	(_parameters tan)
	(_code 5c0d0b5f0a0a0b4b590c1a060e5a0a5a095b585b5e)
	(_ent
		(_time 1730081938933)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int LSB -1 0 11(_ent (_in))))
				(_port(_int Stop -1 0 11(_ent (_in))))
				(_port(_int Init -1 0 12(_ent (_out))))
				(_port(_int Shift -1 0 12(_ent (_out))))
				(_port(_int Add -1 0 12(_ent (_out))))
				(_port(_int Done -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 17(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 14(_arch(_uni))))
		(_sig(_int LSB -1 0 14(_arch(_uni))))
		(_sig(_int Done -1 0 14(_arch(_uni))))
		(_sig(_int Init -1 0 14(_arch(_uni))))
		(_sig(_int Shift -1 0 14(_arch(_uni))))
		(_sig(_int Add -1 0 14(_arch(_uni))))
		(_sig(_int Stop -1 0 14(_arch(_uni))))
		(_sig(_int CLK -1 0 15(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 15(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 21(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 18(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 19(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 20(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000036 55 683 1730082391316 utils
(_unit VHDL(utils 0 1(utils 0 9))
	(_version vf5)
	(_time 1730157664542 2024.10.28 20:21:04)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code 6b3a3d6a3d3c367d3a6478303f6c6f6d626d386c68)
	(_ent
		(_time 1730082391316)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 10(_ent(_proc)))
			(_int Convert 1 0 18(_ent(_func)))
			(_int Convert 2 0 29(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1061          1730157664566 Driver
(_unit VHDL(test_utils 0 11(driver 0 15))
	(_version vf5)
	(_time 1730157664567 2024.10.28 20:21:04)
	(_source(\../src/Test_Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code 8adbdd84dedcdd9d8f87ccd1de8d8e8c838cd98d89)
	(_ent
		(_time 1730081956185)
	)
	(_object
		(_sig(_int N -1 0 16(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 17(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 17(_arch(_uni))))
		(_sig(_int C -2 0 18(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 22(_procedure_call(_trgt(2)))))
			(line__24(_arch 1 0 24(_prcs(_wait_for)(_trgt(1)))))
			(line__33(_arch 2 0 33(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000051 55 4577          1730157669374 Test_Mult4
(_unit VHDL(test_mult4 0 22(test_mult4 0 23))
	(_version vf5)
	(_time 1730157669375 2024.10.28 20:21:09)
	(_source(\../src/Test_Mult4.vhd\))
	(_parameters tan)
	(_code 57500554550100405752110d525052510450535453)
	(_ent
		(_time 1730083784866)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 26(_ent (_in))))
				(_port(_int CLR -1 0 26(_ent (_in))))
				(_port(_int LD -1 0 26(_ent (_in))))
				(_port(_int SH -1 0 26(_ent (_in))))
				(_port(_int DIR -1 0 26(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 26(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 26(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 26(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 26(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 0 0 30(_ent (_in))))
				(_port(_int B 0 0 30(_ent (_in))))
				(_port(_int Cin -1 0 30(_ent (_in))))
				(_port(_int Cout -1 0 30(_ent (_out))))
				(_port(_int Sum 0 0 30(_ent (_out))))
			)
		)
		(Latch8
			(_object
				(_port(_int D 1 0 38(_ent (_in))))
				(_port(_int Clk -1 0 38(_ent (_in))))
				(_port(_int Pre -1 0 38(_ent (_in))))
				(_port(_int Clr -1 0 38(_ent (_in))))
				(_port(_int Q 1 0 38(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 34(_ent (_in))))
				(_port(_int CLK -1 0 34(_ent (_in))))
				(_port(_int LSB -1 0 34(_ent (_in))))
				(_port(_int Stop -1 0 34(_ent (_in))))
				(_port(_int Init -1 0 34(_ent (_out))))
				(_port(_int Shift -1 0 34(_ent (_out))))
				(_port(_int Add -1 0 34(_ent (_out))))
				(_port(_int Done -1 0 34(_ent (_out))))
			)
		)
	)
	(_inst SR1 0 62(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(DA))
			((Q)(QA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR2 0 63(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(DB))
			((Q)(QB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 64(_comp Adder8)
		(_port
			((A)(Result))
			((B)(QB))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_inst ACC 0 65(_comp Latch8)
		(_port
			((D)(Sum))
			((Clk)(CLK))
			((Pre)(Add))
			((Clr)(Init))
			((Q)(Result))
		)
		(_use(_ent . Latch8)
		)
	)
	(_inst FSM_Controller 0 66(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 41(_arch(_uni))))
		(_sig(_int LD -1 0 41(_arch(_uni))))
		(_sig(_int SH -1 0 41(_arch(_uni))))
		(_sig(_int DIR -1 0 41(_arch(_uni))))
		(_sig(_int CLR -1 0 41(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 42(_array -1((_to i 1 i 4)))))
		(_sig(_int DA 2 0 42(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 43(_array -1((_dto i 8 i 1)))))
		(_sig(_int QA 3 0 43(_arch(_uni))))
		(_sig(_int DB 2 0 44(_arch(_uni))))
		(_sig(_int QB 3 0 45(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int Sum 4 0 46(_arch(_uni))))
		(_sig(_int Result 4 0 46(_arch(_uni))))
		(_sig(_int Cin -1 0 47(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 47(_arch(_uni((i 0))))))
		(_sig(_int STB -1 0 48(_arch(_uni))))
		(_sig(_int LSB -1 0 48(_arch(_uni))))
		(_sig(_int Done -1 0 48(_arch(_uni))))
		(_sig(_int Init -1 0 48(_arch(_uni))))
		(_sig(_int Shift -1 0 48(_arch(_uni))))
		(_sig(_int Add -1 0 48(_arch(_uni))))
		(_sig(_int Stop -1 0 48(_arch(_uni))))
		(_sig(_int D 4 0 49(_arch(_uni))))
		(_sig(_int Q 4 0 49(_arch(_uni))))
		(_sig(_int Pre -1 0 50(_arch(_uni((i 1))))))
		(_prcs
			(Stimulus(_arch 0 0 68(_prcs(_wait_for)(_trgt(0)(5)(7)(14)(19))(_read(5(4))(6)))))
		)
		(_subprogram
			(_int vec_NOR 1 0 52(_arch(_func -1 -2)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard)))
	(_static
		(16842752)
		(16777217)
	)
	(_model . Test_Mult4 2 -1)
)
I 000053 55 1432          1730157669392 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1730157669393 2024.10.28 20:21:09)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 67613567663035716260713d306163616161616163)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1174          1730157669408 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1730157669409 2024.10.28 20:21:09)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 76712477752021617175302c237070707071727073)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 24(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2518          1730157669423 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730157669424 2024.10.28 20:21:09)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 8680838881d0d69084829ed9df80d5808781828085)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1730157669429 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1730157669430 2024.10.28 20:21:09)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code 8681d48885d0d1918081c0dc84808781828085808e)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 20(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 20(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 701           1730157669439 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 0 5))
	(_version vf5)
	(_time 1730157669440 2024.10.28 20:21:09)
	(_source(\../src/Full_adder.vhd\))
	(_parameters tan)
	(_code 9593c59b95c29283c69b84cfc09391939092979393)
	(_ent
		(_time 1725922142697)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1559          1730157669453 driver
(_unit VHDL(test_sumador 0 5(driver 0 12))
	(_version vf5)
	(_time 1730157669454 2024.10.28 20:21:09)
	(_source(\../src/TestA_Full_adder.vhd\))
	(_parameters tan)
	(_code a5a2f7f2a5f3f2b2a3a6e3fef7a2a0a3f1a3a4a3a1)
	(_ent
		(_time 1725922142726)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 14(_ent (_in))))
				(_port(_int Y -1 0 14(_ent (_in))))
				(_port(_int Cin -1 0 14(_ent (_in))))
				(_port(_int Cout -1 0 14(_ent (_out))))
				(_port(_int Sum -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst uut 0 18(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 16(_arch(_uni))))
		(_sig(_int Y -1 0 16(_arch(_uni))))
		(_sig(_int Cin -1 0 16(_arch(_uni))))
		(_sig(_int Cout -1 0 16(_arch(_uni))))
		(_sig(_int Sum -1 0 16(_arch(_uni))))
		(_type(_int Entry 0 20(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 24(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 25(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1777          1730157669468 Behave_1
(_unit VHDL(test_16 0 6(behave_1 0 12))
	(_version vf5)
	(_time 1730157669469 2024.10.28 20:21:09)
	(_source(\../src/TestB_Full_adder.vhd\))
	(_parameters tan)
	(_code b5b2e7e1b5e3e2a2b3b7f3eae5b6b3b2b1b3b0b2b6)
	(_ent
		(_time 1725922142762)
	)
	(_block Blck_Test_1 0 21
		(_object
			(_sig(_int GUARD -3 0 21(_arch(_uni(_code 8)))))
			(_prcs
				(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__24(_arch 1 0 24(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__25(_arch 2 0 25(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 28
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 29(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 28(_arch(_uni(_code 9)))))
			(_prcs
				(line__28(_arch 3 0 28(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__31(_arch 4 0 31(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__32(_arch 5 0 32(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 13(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 15(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 16(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 17(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 18(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 35(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 42(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1868          1730157669492 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730157669493 2024.10.28 20:21:09)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code c4c29391c49394d2c0cbd69b9dc2c5c2c0c2c0c2c1)
	(_ent
		(_time 1727362308084)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1382          1730157669506 Driver
(_unit VHDL(test_adder8 0 7(driver 0 9))
	(_version vf5)
	(_time 1730157669507 2024.10.28 20:21:09)
	(_source(\../src/Test_Adder8.vhd\))
	(_parameters tan)
	(_code d4d38686d58283c3d180928e84d2d0d2d0d2d1d3d6)
	(_ent
		(_time 1727362308118)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 11(_ent (_in))))
				(_port(_int B 0 0 11(_ent (_in))))
				(_port(_int Cin -1 0 11(_ent (_in))))
				(_port(_int Cout -1 0 11(_ent (_out))))
				(_port(_int Sum 0 0 11(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 16(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 11(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 13(_arch(_uni))))
		(_sig(_int B 1 0 13(_arch(_uni))))
		(_sig(_int Sum 1 0 13(_arch(_uni))))
		(_sig(_int Cin -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 14(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 18(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 17(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1303          1730157669521 Behavior
(_unit VHDL(shiftn 0 1(behavior 0 15))
	(_version vf5)
	(_time 1730157669522 2024.10.28 20:21:09)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code e4e3b1b7e8b3b9f2e0e5f0bee0e3e7e2ece2ede2e2)
	(_ent
		(_time 1730083785013)
	)
	(_object
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int CLR -1 0 3(_ent(_in))))
		(_port(_int LD -1 0 4(_ent(_in))))
		(_port(_int SH -1 0 5(_ent(_in))))
		(_port(_int DIR -1 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 7(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 8(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 8(_ent(_out))))
		(_type(_int InBits 0 18(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 19(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 0 20(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 20(_prcs 1)))
		(_prcs
			(line__10(_ent 0 0 10(_assertion(_mon))))
			(Shifter(_arch 1 0 17(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1569          1730157669545 Driver
(_unit VHDL(test_shiftn 0 3(driver 0 5))
	(_version vf5)
	(_time 1730157669546 2024.10.28 20:21:09)
	(_source(\../src/Test_ShiftN.vhd\))
	(_parameters tan)
	(_code 03050705055554140504455851050b050a05050407)
	(_ent
		(_time 1730083937678)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 7(_ent (_in))))
				(_port(_int CLR -1 0 7(_ent (_in))))
				(_port(_int LD -1 0 7(_ent (_in))))
				(_port(_int SH -1 0 8(_ent (_in))))
				(_port(_int DIR -1 0 8(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 9(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 9(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 15(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 0 11(_arch(_uni))))
		(_sig(_int CLR -1 0 11(_arch(_uni))))
		(_sig(_int LD -1 0 11(_arch(_uni))))
		(_sig(_int SH -1 0 11(_arch(_uni))))
		(_sig(_int DIR -1 0 11(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 12(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 12(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 13(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 13(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 16(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1164          1730157669560 FSM
(_unit VHDL(controller 0 1(fsm 0 6))
	(_version vf5)
	(_time 1730157669561 2024.10.28 20:21:09)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 1215111546451305141c0048151441144114171510)
	(_ent
		(_time 1730080932643)
	)
	(_object
		(_port(_int STB -1 0 2(_ent(_in))))
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int LSB -1 0 2(_ent(_in))))
		(_port(_int Stop -1 0 2(_ent(_in))))
		(_port(_int Init -1 0 3(_ent(_out))))
		(_port(_int Shift -1 0 3(_ent(_out))))
		(_port(_int Add -1 0 3(_ent(_out))))
		(_port(_int Done -1 0 3(_ent(_out))))
		(_type(_int States 0 7(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 8(_arch(_uni((i 4))))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(4))(_sens(8)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(6))(_sens(8)))))
			(line__13(_arch 2 0 13(_assignment(_trgt(5))(_sens(8)))))
			(line__14(_arch 3 0 14(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 17(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1754          1730157669574 Driver
(_unit VHDL(test_controller 0 7(driver 0 9))
	(_version vf5)
	(_time 1730157669575 2024.10.28 20:21:09)
	(_source(\../src/Test_Controller.vhd\))
	(_parameters tan)
	(_code 121416151544450517425448401444144715161510)
	(_ent
		(_time 1730081938933)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int LSB -1 0 11(_ent (_in))))
				(_port(_int Stop -1 0 11(_ent (_in))))
				(_port(_int Init -1 0 12(_ent (_out))))
				(_port(_int Shift -1 0 12(_ent (_out))))
				(_port(_int Add -1 0 12(_ent (_out))))
				(_port(_int Done -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 17(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 14(_arch(_uni))))
		(_sig(_int LSB -1 0 14(_arch(_uni))))
		(_sig(_int Done -1 0 14(_arch(_uni))))
		(_sig(_int Init -1 0 14(_arch(_uni))))
		(_sig(_int Shift -1 0 14(_arch(_uni))))
		(_sig(_int Add -1 0 14(_arch(_uni))))
		(_sig(_int Stop -1 0 14(_arch(_uni))))
		(_sig(_int CLK -1 0 15(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 15(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 21(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 18(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 19(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 20(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000036 55 683 1730082391316 utils
(_unit VHDL(utils 0 1(utils 0 9))
	(_version vf5)
	(_time 1730157669589 2024.10.28 20:21:09)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code 2224272724757f34732d3179762526242b24712521)
	(_ent
		(_time 1730082391316)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 10(_ent(_proc)))
			(_int Convert 1 0 18(_ent(_func)))
			(_int Convert 2 0 29(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1061          1730157669612 Driver
(_unit VHDL(test_utils 0 11(driver 0 15))
	(_version vf5)
	(_time 1730157669613 2024.10.28 20:21:09)
	(_source(\../src/Test_Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code 4147454345171656444c071a154645474847124642)
	(_ent
		(_time 1730081956185)
	)
	(_object
		(_sig(_int N -1 0 16(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 17(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 17(_arch(_uni))))
		(_sig(_int C -2 0 18(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 22(_procedure_call(_trgt(2)))))
			(line__24(_arch 1 0 24(_prcs(_wait_for)(_trgt(1)))))
			(line__33(_arch 2 0 33(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000051 55 4577          1730157680950 Test_Mult4
(_unit VHDL(test_mult4 0 22(test_mult4 0 23))
	(_version vf5)
	(_time 1730157680951 2024.10.28 20:21:20)
	(_source(\../src/Test_Mult4.vhd\))
	(_parameters tan)
	(_code 9195c69e95c7c6869194d7cb94969497c296959295)
	(_ent
		(_time 1730083784866)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 26(_ent (_in))))
				(_port(_int CLR -1 0 26(_ent (_in))))
				(_port(_int LD -1 0 26(_ent (_in))))
				(_port(_int SH -1 0 26(_ent (_in))))
				(_port(_int DIR -1 0 26(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 26(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 26(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 26(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 26(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 0 0 30(_ent (_in))))
				(_port(_int B 0 0 30(_ent (_in))))
				(_port(_int Cin -1 0 30(_ent (_in))))
				(_port(_int Cout -1 0 30(_ent (_out))))
				(_port(_int Sum 0 0 30(_ent (_out))))
			)
		)
		(Latch8
			(_object
				(_port(_int D 1 0 38(_ent (_in))))
				(_port(_int Clk -1 0 38(_ent (_in))))
				(_port(_int Pre -1 0 38(_ent (_in))))
				(_port(_int Clr -1 0 38(_ent (_in))))
				(_port(_int Q 1 0 38(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 34(_ent (_in))))
				(_port(_int CLK -1 0 34(_ent (_in))))
				(_port(_int LSB -1 0 34(_ent (_in))))
				(_port(_int Stop -1 0 34(_ent (_in))))
				(_port(_int Init -1 0 34(_ent (_out))))
				(_port(_int Shift -1 0 34(_ent (_out))))
				(_port(_int Add -1 0 34(_ent (_out))))
				(_port(_int Done -1 0 34(_ent (_out))))
			)
		)
	)
	(_inst SR1 0 62(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(DA))
			((Q)(QA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR2 0 63(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(DB))
			((Q)(QB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 64(_comp Adder8)
		(_port
			((A)(Result))
			((B)(QB))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_inst ACC 0 65(_comp Latch8)
		(_port
			((D)(Sum))
			((Clk)(CLK))
			((Pre)(Add))
			((Clr)(Init))
			((Q)(Result))
		)
		(_use(_ent . Latch8)
		)
	)
	(_inst FSM_Controller 0 66(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 41(_arch(_uni))))
		(_sig(_int LD -1 0 41(_arch(_uni))))
		(_sig(_int SH -1 0 41(_arch(_uni))))
		(_sig(_int DIR -1 0 41(_arch(_uni))))
		(_sig(_int CLR -1 0 41(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 42(_array -1((_to i 1 i 4)))))
		(_sig(_int DA 2 0 42(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 43(_array -1((_dto i 8 i 1)))))
		(_sig(_int QA 3 0 43(_arch(_uni))))
		(_sig(_int DB 2 0 44(_arch(_uni))))
		(_sig(_int QB 3 0 45(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int Sum 4 0 46(_arch(_uni))))
		(_sig(_int Result 4 0 46(_arch(_uni))))
		(_sig(_int Cin -1 0 47(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 47(_arch(_uni((i 0))))))
		(_sig(_int STB -1 0 48(_arch(_uni))))
		(_sig(_int LSB -1 0 48(_arch(_uni))))
		(_sig(_int Done -1 0 48(_arch(_uni))))
		(_sig(_int Init -1 0 48(_arch(_uni))))
		(_sig(_int Shift -1 0 48(_arch(_uni))))
		(_sig(_int Add -1 0 48(_arch(_uni))))
		(_sig(_int Stop -1 0 48(_arch(_uni))))
		(_sig(_int D 4 0 49(_arch(_uni))))
		(_sig(_int Q 4 0 49(_arch(_uni))))
		(_sig(_int Pre -1 0 50(_arch(_uni((i 1))))))
		(_prcs
			(Stimulus(_arch 0 0 68(_prcs(_wait_for)(_trgt(0)(5)(7)(14)(19))(_read(5(4))(6)))))
		)
		(_subprogram
			(_int vec_NOR 1 0 52(_arch(_func -1 -2)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard)))
	(_static
		(16842752)
		(16777217)
	)
	(_model . Test_Mult4 2 -1)
)
I 000053 55 1432          1730157680970 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1730157680971 2024.10.28 20:21:20)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code a1a4f6f6a6f6f3b7a4a6b7fbf6a7a5a7a7a7a7a7a5)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1174          1730157680986 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1730157680987 2024.10.28 20:21:20)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code b0b4e7e4b5e6e7a7b7b3f6eae5b6b6b6b6b7b4b6b5)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 24(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2518          1730157681000 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730157681001 2024.10.28 20:21:20)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code c0c5c095c19690d6c2c4d89f99c693c6c1c7c4c6c3)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1730157681006 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1730157681007 2024.10.28 20:21:20)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code c0c49795c59697d7c6c7869ac2c6c1c7c4c6c3c6c8)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 20(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 20(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 701           1730157681015 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 0 5))
	(_version vf5)
	(_time 1730157681016 2024.10.28 20:21:21)
	(_source(\../src/Full_adder.vhd\))
	(_parameters tan)
	(_code d0d58583d587d7c683dec18a85d6d4d6d5d7d2d6d6)
	(_ent
		(_time 1725922142697)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1559          1730157681030 driver
(_unit VHDL(test_sumador 0 5(driver 0 12))
	(_version vf5)
	(_time 1730157681031 2024.10.28 20:21:21)
	(_source(\../src/TestA_Full_adder.vhd\))
	(_parameters tan)
	(_code dfdb888d8c8988c8d9dc99848dd8dad98bd9ded9db)
	(_ent
		(_time 1725922142726)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 14(_ent (_in))))
				(_port(_int Y -1 0 14(_ent (_in))))
				(_port(_int Cin -1 0 14(_ent (_in))))
				(_port(_int Cout -1 0 14(_ent (_out))))
				(_port(_int Sum -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst uut 0 18(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 16(_arch(_uni))))
		(_sig(_int Y -1 0 16(_arch(_uni))))
		(_sig(_int Cin -1 0 16(_arch(_uni))))
		(_sig(_int Cout -1 0 16(_arch(_uni))))
		(_sig(_int Sum -1 0 16(_arch(_uni))))
		(_type(_int Entry 0 20(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 24(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 25(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1777          1730157681044 Behave_1
(_unit VHDL(test_16 0 6(behave_1 0 12))
	(_version vf5)
	(_time 1730157681045 2024.10.28 20:21:21)
	(_source(\../src/TestB_Full_adder.vhd\))
	(_parameters tan)
	(_code efebb8bcbcb9b8f8e9eda9b0bfece9e8ebe9eae8ec)
	(_ent
		(_time 1725922142762)
	)
	(_block Blck_Test_1 0 21
		(_object
			(_sig(_int GUARD -3 0 21(_arch(_uni(_code 8)))))
			(_prcs
				(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__24(_arch 1 0 24(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__25(_arch 2 0 25(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 28
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 29(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 28(_arch(_uni(_code 9)))))
			(_prcs
				(line__28(_arch 3 0 28(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__31(_arch 4 0 31(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__32(_arch 5 0 32(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 13(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 15(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 16(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 17(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 18(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 35(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 42(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1868          1730157681058 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730157681059 2024.10.28 20:21:21)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code efeabdbcbdb8bff9ebe0fdb0b6e9eee9ebe9ebe9ea)
	(_ent
		(_time 1727362308084)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1382          1730157681073 Driver
(_unit VHDL(test_adder8 0 7(driver 0 9))
	(_version vf5)
	(_time 1730157681074 2024.10.28 20:21:21)
	(_source(\../src/Test_Adder8.vhd\))
	(_parameters tan)
	(_code fefaa9aeaea8a9e9fbaab8a4aef8faf8faf8fbf9fc)
	(_ent
		(_time 1727362308118)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 11(_ent (_in))))
				(_port(_int B 0 0 11(_ent (_in))))
				(_port(_int Cin -1 0 11(_ent (_in))))
				(_port(_int Cout -1 0 11(_ent (_out))))
				(_port(_int Sum 0 0 11(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 16(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 11(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 13(_arch(_uni))))
		(_sig(_int B 1 0 13(_arch(_uni))))
		(_sig(_int Sum 1 0 13(_arch(_uni))))
		(_sig(_int Cin -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 14(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 18(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 17(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1303          1730157681094 Behavior
(_unit VHDL(shiftn 0 1(behavior 0 15))
	(_version vf5)
	(_time 1730157681095 2024.10.28 20:21:21)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code 1e1a4919434943081a1f0a441a191d181618171818)
	(_ent
		(_time 1730083785013)
	)
	(_object
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int CLR -1 0 3(_ent(_in))))
		(_port(_int LD -1 0 4(_ent(_in))))
		(_port(_int SH -1 0 5(_ent(_in))))
		(_port(_int DIR -1 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 7(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 8(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 8(_ent(_out))))
		(_type(_int InBits 0 18(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 19(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 0 20(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 20(_prcs 1)))
		(_prcs
			(line__10(_ent 0 0 10(_assertion(_mon))))
			(Shifter(_arch 1 0 17(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1569          1730157681119 Driver
(_unit VHDL(test_shiftn 0 3(driver 0 5))
	(_version vf5)
	(_time 1730157681120 2024.10.28 20:21:21)
	(_source(\../src/Test_ShiftN.vhd\))
	(_parameters tan)
	(_code 2d297d297c7b7a3a2b2a6b767f2b252b242b2b2a29)
	(_ent
		(_time 1730083937678)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 7(_ent (_in))))
				(_port(_int CLR -1 0 7(_ent (_in))))
				(_port(_int LD -1 0 7(_ent (_in))))
				(_port(_int SH -1 0 8(_ent (_in))))
				(_port(_int DIR -1 0 8(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 9(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 9(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 15(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 0 11(_arch(_uni))))
		(_sig(_int CLR -1 0 11(_arch(_uni))))
		(_sig(_int LD -1 0 11(_arch(_uni))))
		(_sig(_int SH -1 0 11(_arch(_uni))))
		(_sig(_int DIR -1 0 11(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 12(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 12(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 13(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 13(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 16(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1164          1730157681134 FSM
(_unit VHDL(controller 0 1(fsm 0 6))
	(_version vf5)
	(_time 1730157681135 2024.10.28 20:21:21)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 3d386a383f6a3c2a3b332f673a3b6e3b6e3b383a3f)
	(_ent
		(_time 1730080932643)
	)
	(_object
		(_port(_int STB -1 0 2(_ent(_in))))
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int LSB -1 0 2(_ent(_in))))
		(_port(_int Stop -1 0 2(_ent(_in))))
		(_port(_int Init -1 0 3(_ent(_out))))
		(_port(_int Shift -1 0 3(_ent(_out))))
		(_port(_int Add -1 0 3(_ent(_out))))
		(_port(_int Done -1 0 3(_ent(_out))))
		(_type(_int States 0 7(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 8(_arch(_uni((i 4))))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(4))(_sens(8)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(6))(_sens(8)))))
			(line__13(_arch 2 0 13(_assignment(_trgt(5))(_sens(8)))))
			(line__14(_arch 3 0 14(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 17(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1754          1730157681148 Driver
(_unit VHDL(test_controller 0 7(driver 0 9))
	(_version vf5)
	(_time 1730157681149 2024.10.28 20:21:21)
	(_source(\../src/Test_Controller.vhd\))
	(_parameters tan)
	(_code 4d491d4f1c1b1a5a481d0b171f4b1b4b184a494a4f)
	(_ent
		(_time 1730081938933)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int LSB -1 0 11(_ent (_in))))
				(_port(_int Stop -1 0 11(_ent (_in))))
				(_port(_int Init -1 0 12(_ent (_out))))
				(_port(_int Shift -1 0 12(_ent (_out))))
				(_port(_int Add -1 0 12(_ent (_out))))
				(_port(_int Done -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 17(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 14(_arch(_uni))))
		(_sig(_int LSB -1 0 14(_arch(_uni))))
		(_sig(_int Done -1 0 14(_arch(_uni))))
		(_sig(_int Init -1 0 14(_arch(_uni))))
		(_sig(_int Shift -1 0 14(_arch(_uni))))
		(_sig(_int Add -1 0 14(_arch(_uni))))
		(_sig(_int Stop -1 0 14(_arch(_uni))))
		(_sig(_int CLK -1 0 15(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 15(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 21(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 18(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 19(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 20(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000036 55 683 1730082391316 utils
(_unit VHDL(utils 0 1(utils 0 9))
	(_version vf5)
	(_time 1730157681163 2024.10.28 20:21:21)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code 5c580d5e0b0b014a0d534f07085b585a555a0f5b5f)
	(_ent
		(_time 1730082391316)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 10(_ent(_proc)))
			(_int Convert 1 0 18(_ent(_func)))
			(_int Convert 2 0 29(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1061          1730157681188 Driver
(_unit VHDL(test_utils 0 11(driver 0 15))
	(_version vf5)
	(_time 1730157681189 2024.10.28 20:21:21)
	(_source(\../src/Test_Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code 7b7f2b7a2c2d2c6c7e763d202f7c7f7d727d287c78)
	(_ent
		(_time 1730081956185)
	)
	(_object
		(_sig(_int N -1 0 16(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 17(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 17(_arch(_uni))))
		(_sig(_int C -2 0 18(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 22(_procedure_call(_trgt(2)))))
			(line__24(_arch 1 0 24(_prcs(_wait_for)(_trgt(1)))))
			(line__33(_arch 2 0 33(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000051 55 4577          1730157681204 Test_Mult4
(_unit VHDL(test_mult4 0 22(test_mult4 0 23))
	(_version vf5)
	(_time 1730157681205 2024.10.28 20:21:21)
	(_source(\../src/Test_Mult4.vhd\))
	(_parameters tan)
	(_code 8b8fdb85dcdddc9c8b8ecdd18e8c8e8dd88c8f888f)
	(_ent
		(_time 1730083784866)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 26(_ent (_in))))
				(_port(_int CLR -1 0 26(_ent (_in))))
				(_port(_int LD -1 0 26(_ent (_in))))
				(_port(_int SH -1 0 26(_ent (_in))))
				(_port(_int DIR -1 0 26(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 26(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 26(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 26(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 26(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 0 0 30(_ent (_in))))
				(_port(_int B 0 0 30(_ent (_in))))
				(_port(_int Cin -1 0 30(_ent (_in))))
				(_port(_int Cout -1 0 30(_ent (_out))))
				(_port(_int Sum 0 0 30(_ent (_out))))
			)
		)
		(Latch8
			(_object
				(_port(_int D 1 0 38(_ent (_in))))
				(_port(_int Clk -1 0 38(_ent (_in))))
				(_port(_int Pre -1 0 38(_ent (_in))))
				(_port(_int Clr -1 0 38(_ent (_in))))
				(_port(_int Q 1 0 38(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 34(_ent (_in))))
				(_port(_int CLK -1 0 34(_ent (_in))))
				(_port(_int LSB -1 0 34(_ent (_in))))
				(_port(_int Stop -1 0 34(_ent (_in))))
				(_port(_int Init -1 0 34(_ent (_out))))
				(_port(_int Shift -1 0 34(_ent (_out))))
				(_port(_int Add -1 0 34(_ent (_out))))
				(_port(_int Done -1 0 34(_ent (_out))))
			)
		)
	)
	(_inst SR1 0 62(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(DA))
			((Q)(QA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR2 0 63(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(DB))
			((Q)(QB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 64(_comp Adder8)
		(_port
			((A)(Result))
			((B)(QB))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_inst ACC 0 65(_comp Latch8)
		(_port
			((D)(Sum))
			((Clk)(CLK))
			((Pre)(Add))
			((Clr)(Init))
			((Q)(Result))
		)
		(_use(_ent . Latch8)
		)
	)
	(_inst FSM_Controller 0 66(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 41(_arch(_uni))))
		(_sig(_int LD -1 0 41(_arch(_uni))))
		(_sig(_int SH -1 0 41(_arch(_uni))))
		(_sig(_int DIR -1 0 41(_arch(_uni))))
		(_sig(_int CLR -1 0 41(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 42(_array -1((_to i 1 i 4)))))
		(_sig(_int DA 2 0 42(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 43(_array -1((_dto i 8 i 1)))))
		(_sig(_int QA 3 0 43(_arch(_uni))))
		(_sig(_int DB 2 0 44(_arch(_uni))))
		(_sig(_int QB 3 0 45(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int Sum 4 0 46(_arch(_uni))))
		(_sig(_int Result 4 0 46(_arch(_uni))))
		(_sig(_int Cin -1 0 47(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 47(_arch(_uni((i 0))))))
		(_sig(_int STB -1 0 48(_arch(_uni))))
		(_sig(_int LSB -1 0 48(_arch(_uni))))
		(_sig(_int Done -1 0 48(_arch(_uni))))
		(_sig(_int Init -1 0 48(_arch(_uni))))
		(_sig(_int Shift -1 0 48(_arch(_uni))))
		(_sig(_int Add -1 0 48(_arch(_uni))))
		(_sig(_int Stop -1 0 48(_arch(_uni))))
		(_sig(_int D 4 0 49(_arch(_uni))))
		(_sig(_int Q 4 0 49(_arch(_uni))))
		(_sig(_int Pre -1 0 50(_arch(_uni((i 1))))))
		(_prcs
			(Stimulus(_arch 0 0 68(_prcs(_wait_for)(_trgt(0)(5)(7)(14)(19))(_read(5(4))(6)))))
		)
		(_subprogram
			(_int vec_NOR 1 0 52(_arch(_func -1 -2)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard)))
	(_static
		(16842752)
		(16777217)
	)
	(_model . Test_Mult4 2 -1)
)
I 000051 55 4577          1730157687995 Test_Mult4
(_unit VHDL(test_mult4 0 22(test_mult4 0 23))
	(_version vf5)
	(_time 1730157687996 2024.10.28 20:21:27)
	(_source(\../src/Test_Mult4.vhd\))
	(_parameters tan)
	(_code 181a141f154e4f0f181d5e421d1f1d1e4b1f1c1b1c)
	(_ent
		(_time 1730083784866)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 26(_ent (_in))))
				(_port(_int CLR -1 0 26(_ent (_in))))
				(_port(_int LD -1 0 26(_ent (_in))))
				(_port(_int SH -1 0 26(_ent (_in))))
				(_port(_int DIR -1 0 26(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 26(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 26(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 26(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 26(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 0 0 30(_ent (_in))))
				(_port(_int B 0 0 30(_ent (_in))))
				(_port(_int Cin -1 0 30(_ent (_in))))
				(_port(_int Cout -1 0 30(_ent (_out))))
				(_port(_int Sum 0 0 30(_ent (_out))))
			)
		)
		(Latch8
			(_object
				(_port(_int D 1 0 38(_ent (_in))))
				(_port(_int Clk -1 0 38(_ent (_in))))
				(_port(_int Pre -1 0 38(_ent (_in))))
				(_port(_int Clr -1 0 38(_ent (_in))))
				(_port(_int Q 1 0 38(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 34(_ent (_in))))
				(_port(_int CLK -1 0 34(_ent (_in))))
				(_port(_int LSB -1 0 34(_ent (_in))))
				(_port(_int Stop -1 0 34(_ent (_in))))
				(_port(_int Init -1 0 34(_ent (_out))))
				(_port(_int Shift -1 0 34(_ent (_out))))
				(_port(_int Add -1 0 34(_ent (_out))))
				(_port(_int Done -1 0 34(_ent (_out))))
			)
		)
	)
	(_inst SR1 0 62(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(DA))
			((Q)(QA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR2 0 63(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(DB))
			((Q)(QB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 64(_comp Adder8)
		(_port
			((A)(Result))
			((B)(QB))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_inst ACC 0 65(_comp Latch8)
		(_port
			((D)(Sum))
			((Clk)(CLK))
			((Pre)(Add))
			((Clr)(Init))
			((Q)(Result))
		)
		(_use(_ent . Latch8)
		)
	)
	(_inst FSM_Controller 0 66(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 41(_arch(_uni))))
		(_sig(_int LD -1 0 41(_arch(_uni))))
		(_sig(_int SH -1 0 41(_arch(_uni))))
		(_sig(_int DIR -1 0 41(_arch(_uni))))
		(_sig(_int CLR -1 0 41(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 42(_array -1((_to i 1 i 4)))))
		(_sig(_int DA 2 0 42(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 43(_array -1((_dto i 8 i 1)))))
		(_sig(_int QA 3 0 43(_arch(_uni))))
		(_sig(_int DB 2 0 44(_arch(_uni))))
		(_sig(_int QB 3 0 45(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int Sum 4 0 46(_arch(_uni))))
		(_sig(_int Result 4 0 46(_arch(_uni))))
		(_sig(_int Cin -1 0 47(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 47(_arch(_uni((i 0))))))
		(_sig(_int STB -1 0 48(_arch(_uni))))
		(_sig(_int LSB -1 0 48(_arch(_uni))))
		(_sig(_int Done -1 0 48(_arch(_uni))))
		(_sig(_int Init -1 0 48(_arch(_uni))))
		(_sig(_int Shift -1 0 48(_arch(_uni))))
		(_sig(_int Add -1 0 48(_arch(_uni))))
		(_sig(_int Stop -1 0 48(_arch(_uni))))
		(_sig(_int D 4 0 49(_arch(_uni))))
		(_sig(_int Q 4 0 49(_arch(_uni))))
		(_sig(_int Pre -1 0 50(_arch(_uni((i 1))))))
		(_prcs
			(Stimulus(_arch 0 0 68(_prcs(_wait_for)(_trgt(0)(5)(7)(14)(19))(_read(5(4))(6)))))
		)
		(_subprogram
			(_int vec_NOR 1 0 52(_arch(_func -1 -2)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard)))
	(_static
		(16842752)
		(16777217)
	)
	(_model . Test_Mult4 2 -1)
)
I 000053 55 1432          1730157688016 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1730157688017 2024.10.28 20:21:28)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 282b242c267f7a3e2d2f3e727f2e2c2e2e2e2e2e2c)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1174          1730157688037 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1730157688038 2024.10.28 20:21:28)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 37353b32356160203034716d623131313130333132)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 24(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2518          1730157688052 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730157688053 2024.10.28 20:21:28)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 47441c454111175145435f181e4114414640434144)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1730157688058 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1730157688059 2024.10.28 20:21:28)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code 47454b45451110504140011d45414640434144414f)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 20(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 20(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 701           1730157688069 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 0 5))
	(_version vf5)
	(_time 1730157688070 2024.10.28 20:21:28)
	(_source(\../src/Full_adder.vhd\))
	(_parameters tan)
	(_code 56555854550151400558470c035052505351545050)
	(_ent
		(_time 1725922142697)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1559          1730157688088 driver
(_unit VHDL(test_sumador 0 5(driver 0 12))
	(_version vf5)
	(_time 1730157688089 2024.10.28 20:21:28)
	(_source(\../src/TestA_Full_adder.vhd\))
	(_parameters tan)
	(_code 66646a66653031716065203d346163603260676062)
	(_ent
		(_time 1725922142726)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 14(_ent (_in))))
				(_port(_int Y -1 0 14(_ent (_in))))
				(_port(_int Cin -1 0 14(_ent (_in))))
				(_port(_int Cout -1 0 14(_ent (_out))))
				(_port(_int Sum -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst uut 0 18(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 16(_arch(_uni))))
		(_sig(_int Y -1 0 16(_arch(_uni))))
		(_sig(_int Cin -1 0 16(_arch(_uni))))
		(_sig(_int Cout -1 0 16(_arch(_uni))))
		(_sig(_int Sum -1 0 16(_arch(_uni))))
		(_type(_int Entry 0 20(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 24(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 25(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1777          1730157688103 Behave_1
(_unit VHDL(test_16 0 6(behave_1 0 12))
	(_version vf5)
	(_time 1730157688104 2024.10.28 20:21:28)
	(_source(\../src/TestB_Full_adder.vhd\))
	(_parameters tan)
	(_code 76747a777520216170743029267570717270737175)
	(_ent
		(_time 1725922142762)
	)
	(_block Blck_Test_1 0 21
		(_object
			(_sig(_int GUARD -3 0 21(_arch(_uni(_code 8)))))
			(_prcs
				(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__24(_arch 1 0 24(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__25(_arch 2 0 25(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 28
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 29(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 28(_arch(_uni(_code 9)))))
			(_prcs
				(line__28(_arch 3 0 28(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__31(_arch 4 0 31(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__32(_arch 5 0 32(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 13(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 15(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 16(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 17(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 18(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 35(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 42(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1868          1730157688119 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730157688120 2024.10.28 20:21:28)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code 85868c8b84d2d593818a97dadc8384838183818380)
	(_ent
		(_time 1727362308084)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1382          1730157688135 Driver
(_unit VHDL(test_adder8 0 7(driver 0 9))
	(_version vf5)
	(_time 1730157688136 2024.10.28 20:21:28)
	(_source(\../src/Test_Adder8.vhd\))
	(_parameters tan)
	(_code 9597999a95c3c28290c1d3cfc59391939193909297)
	(_ent
		(_time 1727362308118)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 11(_ent (_in))))
				(_port(_int B 0 0 11(_ent (_in))))
				(_port(_int Cin -1 0 11(_ent (_in))))
				(_port(_int Cout -1 0 11(_ent (_out))))
				(_port(_int Sum 0 0 11(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 16(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 11(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 13(_arch(_uni))))
		(_sig(_int B 1 0 13(_arch(_uni))))
		(_sig(_int Sum 1 0 13(_arch(_uni))))
		(_sig(_int Cin -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 14(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 18(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 17(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1303          1730157688151 Behavior
(_unit VHDL(shiftn 0 1(behavior 0 15))
	(_version vf5)
	(_time 1730157688152 2024.10.28 20:21:28)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code a5a7aef2a8f2f8b3a1a4b1ffa1a2a6a3ada3aca3a3)
	(_ent
		(_time 1730083785013)
	)
	(_object
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int CLR -1 0 3(_ent(_in))))
		(_port(_int LD -1 0 4(_ent(_in))))
		(_port(_int SH -1 0 5(_ent(_in))))
		(_port(_int DIR -1 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 7(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 8(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 8(_ent(_out))))
		(_type(_int InBits 0 18(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 19(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 0 20(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 20(_prcs 1)))
		(_prcs
			(line__10(_ent 0 0 10(_assertion(_mon))))
			(Shifter(_arch 1 0 17(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1569          1730157688176 Driver
(_unit VHDL(test_shiftn 0 3(driver 0 5))
	(_version vf5)
	(_time 1730157688177 2024.10.28 20:21:28)
	(_source(\../src/Test_ShiftN.vhd\))
	(_parameters tan)
	(_code c4c6c891c59293d3c2c3829f96c2ccc2cdc2c2c3c0)
	(_ent
		(_time 1730083937678)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 7(_ent (_in))))
				(_port(_int CLR -1 0 7(_ent (_in))))
				(_port(_int LD -1 0 7(_ent (_in))))
				(_port(_int SH -1 0 8(_ent (_in))))
				(_port(_int DIR -1 0 8(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 9(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 9(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 15(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 0 11(_arch(_uni))))
		(_sig(_int CLR -1 0 11(_arch(_uni))))
		(_sig(_int LD -1 0 11(_arch(_uni))))
		(_sig(_int SH -1 0 11(_arch(_uni))))
		(_sig(_int DIR -1 0 11(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 12(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 12(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 13(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 13(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 16(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1164          1730157688193 FSM
(_unit VHDL(controller 0 1(fsm 0 6))
	(_version vf5)
	(_time 1730157688194 2024.10.28 20:21:28)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code d3d0d8818684d2c4d5ddc189d4d580d580d5d6d4d1)
	(_ent
		(_time 1730080932643)
	)
	(_object
		(_port(_int STB -1 0 2(_ent(_in))))
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int LSB -1 0 2(_ent(_in))))
		(_port(_int Stop -1 0 2(_ent(_in))))
		(_port(_int Init -1 0 3(_ent(_out))))
		(_port(_int Shift -1 0 3(_ent(_out))))
		(_port(_int Add -1 0 3(_ent(_out))))
		(_port(_int Done -1 0 3(_ent(_out))))
		(_type(_int States 0 7(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 8(_arch(_uni((i 4))))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(4))(_sens(8)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(6))(_sens(8)))))
			(line__13(_arch 2 0 13(_assignment(_trgt(5))(_sens(8)))))
			(line__14(_arch 3 0 14(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 17(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1754          1730157688209 Driver
(_unit VHDL(test_controller 0 7(driver 0 9))
	(_version vf5)
	(_time 1730157688210 2024.10.28 20:21:28)
	(_source(\../src/Test_Controller.vhd\))
	(_parameters tan)
	(_code e3e1efb0e5b5b4f4e6b3a5b9b1e5b5e5b6e4e7e4e1)
	(_ent
		(_time 1730081938933)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int LSB -1 0 11(_ent (_in))))
				(_port(_int Stop -1 0 11(_ent (_in))))
				(_port(_int Init -1 0 12(_ent (_out))))
				(_port(_int Shift -1 0 12(_ent (_out))))
				(_port(_int Add -1 0 12(_ent (_out))))
				(_port(_int Done -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 17(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 14(_arch(_uni))))
		(_sig(_int LSB -1 0 14(_arch(_uni))))
		(_sig(_int Done -1 0 14(_arch(_uni))))
		(_sig(_int Init -1 0 14(_arch(_uni))))
		(_sig(_int Shift -1 0 14(_arch(_uni))))
		(_sig(_int Add -1 0 14(_arch(_uni))))
		(_sig(_int Stop -1 0 14(_arch(_uni))))
		(_sig(_int CLK -1 0 15(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 15(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 21(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 18(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 19(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 20(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000036 55 683 1730082391316 utils
(_unit VHDL(utils 0 1(utils 0 9))
	(_version vf5)
	(_time 1730157688226 2024.10.28 20:21:28)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code f3f1fea2f4a4aee5a2fce0a8a7f4f7f5faf5a0f4f0)
	(_ent
		(_time 1730082391316)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 10(_ent(_proc)))
			(_int Convert 1 0 18(_ent(_func)))
			(_int Convert 2 0 29(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1061          1730157688251 Driver
(_unit VHDL(test_utils 0 11(driver 0 15))
	(_version vf5)
	(_time 1730157688252 2024.10.28 20:21:28)
	(_source(\../src/Test_Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code 12101f1515444505171f5449461516141b14411511)
	(_ent
		(_time 1730081956185)
	)
	(_object
		(_sig(_int N -1 0 16(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 17(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 17(_arch(_uni))))
		(_sig(_int C -2 0 18(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 22(_procedure_call(_trgt(2)))))
			(line__24(_arch 1 0 24(_prcs(_wait_for)(_trgt(1)))))
			(line__33(_arch 2 0 33(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000051 55 4577          1730158176631 Test_Mult4
(_unit VHDL(test_mult4 0 22(test_mult4 0 23))
	(_version vf5)
	(_time 1730158176632 2024.10.28 20:29:36)
	(_source(\../src/Test_Mult4.vhd\))
	(_parameters tan)
	(_code c99d9e9cc59f9edece9a8f93cccecccf9acecdcacd)
	(_ent
		(_time 1730083784866)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 26(_ent (_in))))
				(_port(_int CLR -1 0 26(_ent (_in))))
				(_port(_int LD -1 0 26(_ent (_in))))
				(_port(_int SH -1 0 26(_ent (_in))))
				(_port(_int DIR -1 0 26(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 26(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 26(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 26(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 26(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 0 0 30(_ent (_in))))
				(_port(_int B 0 0 30(_ent (_in))))
				(_port(_int Cin -1 0 30(_ent (_in))))
				(_port(_int Cout -1 0 30(_ent (_out))))
				(_port(_int Sum 0 0 30(_ent (_out))))
			)
		)
		(Latch8
			(_object
				(_port(_int D 1 0 38(_ent (_in))))
				(_port(_int Clk -1 0 38(_ent (_in))))
				(_port(_int Pre -1 0 38(_ent (_in))))
				(_port(_int Clr -1 0 38(_ent (_in))))
				(_port(_int Q 1 0 38(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 34(_ent (_in))))
				(_port(_int CLK -1 0 34(_ent (_in))))
				(_port(_int LSB -1 0 34(_ent (_in))))
				(_port(_int Stop -1 0 34(_ent (_in))))
				(_port(_int Init -1 0 34(_ent (_out))))
				(_port(_int Shift -1 0 34(_ent (_out))))
				(_port(_int Add -1 0 34(_ent (_out))))
				(_port(_int Done -1 0 34(_ent (_out))))
			)
		)
	)
	(_inst SR1 0 62(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(DA))
			((Q)(QA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR2 0 63(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(DB))
			((Q)(QB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 64(_comp Adder8)
		(_port
			((A)(Result))
			((B)(QB))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_inst ACC 0 65(_comp Latch8)
		(_port
			((D)(Sum))
			((Clk)(CLK))
			((Pre)(Add))
			((Clr)(Init))
			((Q)(Result))
		)
		(_use(_ent . Latch8)
		)
	)
	(_inst FSM_Controller 0 66(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 41(_arch(_uni))))
		(_sig(_int LD -1 0 41(_arch(_uni))))
		(_sig(_int SH -1 0 41(_arch(_uni))))
		(_sig(_int DIR -1 0 41(_arch(_uni))))
		(_sig(_int CLR -1 0 41(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 42(_array -1((_to i 1 i 4)))))
		(_sig(_int DA 2 0 42(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 43(_array -1((_dto i 8 i 1)))))
		(_sig(_int QA 3 0 43(_arch(_uni))))
		(_sig(_int DB 2 0 44(_arch(_uni))))
		(_sig(_int QB 3 0 45(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int Sum 4 0 46(_arch(_uni))))
		(_sig(_int Result 4 0 46(_arch(_uni))))
		(_sig(_int Cin -1 0 47(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 47(_arch(_uni((i 0))))))
		(_sig(_int STB -1 0 48(_arch(_uni))))
		(_sig(_int LSB -1 0 48(_arch(_uni))))
		(_sig(_int Done -1 0 48(_arch(_uni))))
		(_sig(_int Init -1 0 48(_arch(_uni))))
		(_sig(_int Shift -1 0 48(_arch(_uni))))
		(_sig(_int Add -1 0 48(_arch(_uni))))
		(_sig(_int Stop -1 0 48(_arch(_uni))))
		(_sig(_int D 4 0 49(_arch(_uni))))
		(_sig(_int Q 4 0 49(_arch(_uni))))
		(_sig(_int Pre -1 0 50(_arch(_uni((i 1))))))
		(_prcs
			(Stimulus(_arch 0 0 68(_prcs(_wait_for)(_trgt(0)(5)(7)(14)(19))(_read(5(4))(6)))))
		)
		(_subprogram
			(_int vec_NOR 1 0 52(_arch(_func -1 -2)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard)))
	(_static
		(16842752)
		(16777217)
	)
	(_model . Test_Mult4 2 -1)
)
I 000053 55 1432          1730158176673 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1730158176674 2024.10.28 20:29:36)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code f8adafa8f6afaaeefdffeea2affefcfefefefefefc)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1174          1730158176695 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1730158176696 2024.10.28 20:29:36)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 07535701055150100004415d520101010100030102)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 24(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2518          1730158176715 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730158176716 2024.10.28 20:29:36)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 277220232171773125233f787e2174212620232124)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1730158176721 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1730158176722 2024.10.28 20:29:36)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code 27737723257170302120617d25212620232124212f)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 20(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 20(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 701           1730158176747 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 0 5))
	(_version vf5)
	(_time 1730158176748 2024.10.28 20:29:36)
	(_source(\../src/Full_adder.vhd\))
	(_parameters tan)
	(_code 36636432356131206538276c633032303331343030)
	(_ent
		(_time 1725922142697)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1559          1730158176762 driver
(_unit VHDL(test_sumador 0 5(driver 0 12))
	(_version vf5)
	(_time 1730158176763 2024.10.28 20:29:36)
	(_source(\../src/TestA_Full_adder.vhd\))
	(_parameters tan)
	(_code 56020655550001415055100d045153500250575052)
	(_ent
		(_time 1725922142726)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 14(_ent (_in))))
				(_port(_int Y -1 0 14(_ent (_in))))
				(_port(_int Cin -1 0 14(_ent (_in))))
				(_port(_int Cout -1 0 14(_ent (_out))))
				(_port(_int Sum -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst uut 0 18(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 16(_arch(_uni))))
		(_sig(_int Y -1 0 16(_arch(_uni))))
		(_sig(_int Cin -1 0 16(_arch(_uni))))
		(_sig(_int Cout -1 0 16(_arch(_uni))))
		(_sig(_int Sum -1 0 16(_arch(_uni))))
		(_type(_int Entry 0 20(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 24(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 25(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1777          1730158176781 Behave_1
(_unit VHDL(test_16 0 6(behave_1 0 12))
	(_version vf5)
	(_time 1730158176782 2024.10.28 20:29:36)
	(_source(\../src/TestB_Full_adder.vhd\))
	(_parameters tan)
	(_code 65313565653332726367233a356663626163606266)
	(_ent
		(_time 1725922142762)
	)
	(_block Blck_Test_1 0 21
		(_object
			(_sig(_int GUARD -3 0 21(_arch(_uni(_code 8)))))
			(_prcs
				(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__24(_arch 1 0 24(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__25(_arch 2 0 25(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 28
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 29(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 28(_arch(_uni(_code 9)))))
			(_prcs
				(line__28(_arch 3 0 28(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__31(_arch 4 0 31(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__32(_arch 5 0 32(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 13(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 15(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 16(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 17(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 18(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 35(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 42(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1868          1730158176798 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730158176799 2024.10.28 20:29:36)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code 7520207474222563717a672a2c7374737173717370)
	(_ent
		(_time 1727362308084)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1382          1730158176813 Driver
(_unit VHDL(test_adder8 0 7(driver 0 9))
	(_version vf5)
	(_time 1730158176814 2024.10.28 20:29:36)
	(_source(\../src/Test_Adder8.vhd\))
	(_parameters tan)
	(_code 84d0d48a85d2d39381d0c2ded48280828082818386)
	(_ent
		(_time 1727362308118)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 11(_ent (_in))))
				(_port(_int B 0 0 11(_ent (_in))))
				(_port(_int Cin -1 0 11(_ent (_in))))
				(_port(_int Cout -1 0 11(_ent (_out))))
				(_port(_int Sum 0 0 11(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 16(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 11(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 13(_arch(_uni))))
		(_sig(_int B 1 0 13(_arch(_uni))))
		(_sig(_int Sum 1 0 13(_arch(_uni))))
		(_sig(_int Cin -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 14(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 18(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 17(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1303          1730158176839 Behavior
(_unit VHDL(shiftn 0 1(behavior 0 15))
	(_version vf5)
	(_time 1730158176840 2024.10.28 20:29:36)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code 94c0c39b98c3c982909580ce909397929c929d9292)
	(_ent
		(_time 1730083785013)
	)
	(_object
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int CLR -1 0 3(_ent(_in))))
		(_port(_int LD -1 0 4(_ent(_in))))
		(_port(_int SH -1 0 5(_ent(_in))))
		(_port(_int DIR -1 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 7(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 8(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 8(_ent(_out))))
		(_type(_int InBits 0 18(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 19(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 0 20(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 20(_prcs 1)))
		(_prcs
			(line__10(_ent 0 0 10(_assertion(_mon))))
			(Shifter(_arch 1 0 17(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1569          1730158176862 Driver
(_unit VHDL(test_shiftn 0 3(driver 0 5))
	(_version vf5)
	(_time 1730158176863 2024.10.28 20:29:36)
	(_source(\../src/Test_ShiftN.vhd\))
	(_parameters tan)
	(_code b3e7e3e7b5e5e4a4b5b4f5e8e1b5bbb5bab5b5b4b7)
	(_ent
		(_time 1730083937678)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 7(_ent (_in))))
				(_port(_int CLR -1 0 7(_ent (_in))))
				(_port(_int LD -1 0 7(_ent (_in))))
				(_port(_int SH -1 0 8(_ent (_in))))
				(_port(_int DIR -1 0 8(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 9(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 9(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 15(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 0 11(_arch(_uni))))
		(_sig(_int CLR -1 0 11(_arch(_uni))))
		(_sig(_int LD -1 0 11(_arch(_uni))))
		(_sig(_int SH -1 0 11(_arch(_uni))))
		(_sig(_int DIR -1 0 11(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 12(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 12(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 13(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 13(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 16(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1164          1730158176889 FSM
(_unit VHDL(controller 0 1(fsm 0 6))
	(_version vf5)
	(_time 1730158176890 2024.10.28 20:29:36)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code d38684818684d2c4d5ddc189d4d580d580d5d6d4d1)
	(_ent
		(_time 1730080932643)
	)
	(_object
		(_port(_int STB -1 0 2(_ent(_in))))
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int LSB -1 0 2(_ent(_in))))
		(_port(_int Stop -1 0 2(_ent(_in))))
		(_port(_int Init -1 0 3(_ent(_out))))
		(_port(_int Shift -1 0 3(_ent(_out))))
		(_port(_int Add -1 0 3(_ent(_out))))
		(_port(_int Done -1 0 3(_ent(_out))))
		(_type(_int States 0 7(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 8(_arch(_uni((i 4))))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(4))(_sens(8)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(6))(_sens(8)))))
			(line__13(_arch 2 0 13(_assignment(_trgt(5))(_sens(8)))))
			(line__14(_arch 3 0 14(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 17(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1754          1730158176906 Driver
(_unit VHDL(test_controller 0 7(driver 0 9))
	(_version vf5)
	(_time 1730158176907 2024.10.28 20:29:36)
	(_source(\../src/Test_Controller.vhd\))
	(_parameters tan)
	(_code e2b6b2b1e5b4b5f5e7b2a4b8b0e4b4e4b7e5e6e5e0)
	(_ent
		(_time 1730081938933)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int LSB -1 0 11(_ent (_in))))
				(_port(_int Stop -1 0 11(_ent (_in))))
				(_port(_int Init -1 0 12(_ent (_out))))
				(_port(_int Shift -1 0 12(_ent (_out))))
				(_port(_int Add -1 0 12(_ent (_out))))
				(_port(_int Done -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 17(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 14(_arch(_uni))))
		(_sig(_int LSB -1 0 14(_arch(_uni))))
		(_sig(_int Done -1 0 14(_arch(_uni))))
		(_sig(_int Init -1 0 14(_arch(_uni))))
		(_sig(_int Shift -1 0 14(_arch(_uni))))
		(_sig(_int Add -1 0 14(_arch(_uni))))
		(_sig(_int Stop -1 0 14(_arch(_uni))))
		(_sig(_int CLK -1 0 15(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 15(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 21(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 18(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 19(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 20(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000036 55 683 1730082391316 utils
(_unit VHDL(utils 0 1(utils 0 9))
	(_version vf5)
	(_time 1730158176922 2024.10.28 20:29:36)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code f2a6a3a3f4a5afe4a3fde1a9a6f5f6f4fbf4a1f5f1)
	(_ent
		(_time 1730082391316)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 10(_ent(_proc)))
			(_int Convert 1 0 18(_ent(_func)))
			(_int Convert 2 0 29(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1061          1730158176948 Driver
(_unit VHDL(test_utils 0 11(driver 0 15))
	(_version vf5)
	(_time 1730158176949 2024.10.28 20:29:36)
	(_source(\../src/Test_Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code 0155500705575616040c475a550605070807520602)
	(_ent
		(_time 1730081956185)
	)
	(_object
		(_sig(_int N -1 0 16(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 17(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 17(_arch(_uni))))
		(_sig(_int C -2 0 18(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 22(_procedure_call(_trgt(2)))))
			(line__24(_arch 1 0 24(_prcs(_wait_for)(_trgt(1)))))
			(line__33(_arch 2 0 33(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000051 55 4577          1730158216496 Test_Mult4
(_unit VHDL(test_mult4 0 22(test_mult4 0 23))
	(_version vf5)
	(_time 1730158216497 2024.10.28 20:30:16)
	(_source(\../src/Test_Mult4.vhd\))
	(_parameters tan)
	(_code 8c8d8082dadadb9b8bdfcad6898b898adf8b888f88)
	(_ent
		(_time 1730083784866)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 26(_ent (_in))))
				(_port(_int CLR -1 0 26(_ent (_in))))
				(_port(_int LD -1 0 26(_ent (_in))))
				(_port(_int SH -1 0 26(_ent (_in))))
				(_port(_int DIR -1 0 26(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 26(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 26(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 26(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 26(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 0 0 30(_ent (_in))))
				(_port(_int B 0 0 30(_ent (_in))))
				(_port(_int Cin -1 0 30(_ent (_in))))
				(_port(_int Cout -1 0 30(_ent (_out))))
				(_port(_int Sum 0 0 30(_ent (_out))))
			)
		)
		(Latch8
			(_object
				(_port(_int D 1 0 38(_ent (_in))))
				(_port(_int Clk -1 0 38(_ent (_in))))
				(_port(_int Pre -1 0 38(_ent (_in))))
				(_port(_int Clr -1 0 38(_ent (_in))))
				(_port(_int Q 1 0 38(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 34(_ent (_in))))
				(_port(_int CLK -1 0 34(_ent (_in))))
				(_port(_int LSB -1 0 34(_ent (_in))))
				(_port(_int Stop -1 0 34(_ent (_in))))
				(_port(_int Init -1 0 34(_ent (_out))))
				(_port(_int Shift -1 0 34(_ent (_out))))
				(_port(_int Add -1 0 34(_ent (_out))))
				(_port(_int Done -1 0 34(_ent (_out))))
			)
		)
	)
	(_inst SR1 0 62(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(DA))
			((Q)(QA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR2 0 63(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(DB))
			((Q)(QB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 64(_comp Adder8)
		(_port
			((A)(Result))
			((B)(QB))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_inst ACC 0 65(_comp Latch8)
		(_port
			((D)(Sum))
			((Clk)(CLK))
			((Pre)(Add))
			((Clr)(Init))
			((Q)(Result))
		)
		(_use(_ent . Latch8)
		)
	)
	(_inst FSM_Controller 0 66(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 41(_arch(_uni))))
		(_sig(_int LD -1 0 41(_arch(_uni))))
		(_sig(_int SH -1 0 41(_arch(_uni))))
		(_sig(_int DIR -1 0 41(_arch(_uni))))
		(_sig(_int CLR -1 0 41(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 42(_array -1((_to i 1 i 4)))))
		(_sig(_int DA 2 0 42(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 43(_array -1((_dto i 8 i 1)))))
		(_sig(_int QA 3 0 43(_arch(_uni))))
		(_sig(_int DB 2 0 44(_arch(_uni))))
		(_sig(_int QB 3 0 45(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int Sum 4 0 46(_arch(_uni))))
		(_sig(_int Result 4 0 46(_arch(_uni))))
		(_sig(_int Cin -1 0 47(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 47(_arch(_uni((i 0))))))
		(_sig(_int STB -1 0 48(_arch(_uni))))
		(_sig(_int LSB -1 0 48(_arch(_uni))))
		(_sig(_int Done -1 0 48(_arch(_uni))))
		(_sig(_int Init -1 0 48(_arch(_uni))))
		(_sig(_int Shift -1 0 48(_arch(_uni))))
		(_sig(_int Add -1 0 48(_arch(_uni))))
		(_sig(_int Stop -1 0 48(_arch(_uni))))
		(_sig(_int D 4 0 49(_arch(_uni))))
		(_sig(_int Q 4 0 49(_arch(_uni))))
		(_sig(_int Pre -1 0 50(_arch(_uni((i 1))))))
		(_prcs
			(Stimulus(_arch 0 0 68(_prcs(_wait_for)(_trgt(0)(5)(7)(14)(19))(_read(5(4))(6)))))
		)
		(_subprogram
			(_int vec_NOR 1 0 52(_arch(_func -1 -2)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard)))
	(_static
		(16842752)
		(16777217)
	)
	(_model . Test_Mult4 2 -1)
)
I 000053 55 1432          1730158216523 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1730158216524 2024.10.28 20:30:16)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 9c9c9093c9cbce8a999b8ac6cb9a989a9a9a9a9a98)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1174          1730158216545 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1730158216546 2024.10.28 20:30:16)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code bbbab7efecedecacbcb8fde1eebdbdbdbdbcbfbdbe)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 24(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2518          1730158216562 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730158216563 2024.10.28 20:30:16)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code caca919f9a9c9adcc8ced29593cc99cccbcdceccc9)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1730158216568 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1730158216569 2024.10.28 20:30:16)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code cacbc69f9e9c9dddcccd8c90c8cccbcdceccc9ccc2)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 20(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 20(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 701           1730158216579 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 0 5))
	(_version vf5)
	(_time 1730158216580 2024.10.28 20:30:16)
	(_source(\../src/Full_adder.vhd\))
	(_parameters tan)
	(_code dadad4898e8dddcc89d4cb808fdcdedcdfddd8dcdc)
	(_ent
		(_time 1725922142697)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1559          1730158216598 driver
(_unit VHDL(test_sumador 0 5(driver 0 12))
	(_version vf5)
	(_time 1730158216599 2024.10.28 20:30:16)
	(_source(\../src/TestA_Full_adder.vhd\))
	(_parameters tan)
	(_code eaebe6b9bebcbdfdece9acb1b8edefecbeecebecee)
	(_ent
		(_time 1725922142726)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 14(_ent (_in))))
				(_port(_int Y -1 0 14(_ent (_in))))
				(_port(_int Cin -1 0 14(_ent (_in))))
				(_port(_int Cout -1 0 14(_ent (_out))))
				(_port(_int Sum -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst uut 0 18(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 16(_arch(_uni))))
		(_sig(_int Y -1 0 16(_arch(_uni))))
		(_sig(_int Cin -1 0 16(_arch(_uni))))
		(_sig(_int Cout -1 0 16(_arch(_uni))))
		(_sig(_int Sum -1 0 16(_arch(_uni))))
		(_type(_int Entry 0 20(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 24(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 25(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1777          1730158216613 Behave_1
(_unit VHDL(test_16 0 6(behave_1 0 12))
	(_version vf5)
	(_time 1730158216614 2024.10.28 20:30:16)
	(_source(\../src/TestB_Full_adder.vhd\))
	(_parameters tan)
	(_code f9f8f5a9f5afaeeefffbbfa6a9fafffefdfffcfefa)
	(_ent
		(_time 1725922142762)
	)
	(_block Blck_Test_1 0 21
		(_object
			(_sig(_int GUARD -3 0 21(_arch(_uni(_code 8)))))
			(_prcs
				(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__24(_arch 1 0 24(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__25(_arch 2 0 25(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 28
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 29(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 28(_arch(_uni(_code 9)))))
			(_prcs
				(line__28(_arch 3 0 28(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__31(_arch 4 0 31(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__32(_arch 5 0 32(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 13(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 15(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 16(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 17(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 18(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 35(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 42(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1868          1730158216629 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730158216630 2024.10.28 20:30:16)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code 0909010f045e591f0d061b56500f080f0d0f0d0f0c)
	(_ent
		(_time 1727362308084)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1382          1730158216645 Driver
(_unit VHDL(test_adder8 0 7(driver 0 9))
	(_version vf5)
	(_time 1730158216646 2024.10.28 20:30:16)
	(_source(\../src/Test_Adder8.vhd\))
	(_parameters tan)
	(_code 1918141e154f4e0e1c4d5f43491f1d1f1d1f1c1e1b)
	(_ent
		(_time 1727362308118)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 11(_ent (_in))))
				(_port(_int B 0 0 11(_ent (_in))))
				(_port(_int Cin -1 0 11(_ent (_in))))
				(_port(_int Cout -1 0 11(_ent (_out))))
				(_port(_int Sum 0 0 11(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 16(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 11(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 13(_arch(_uni))))
		(_sig(_int B 1 0 13(_arch(_uni))))
		(_sig(_int Sum 1 0 13(_arch(_uni))))
		(_sig(_int Cin -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 14(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 18(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 17(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1303          1730158216661 Behavior
(_unit VHDL(shiftn 0 1(behavior 0 15))
	(_version vf5)
	(_time 1730158216662 2024.10.28 20:30:16)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code 2829222c287f753e2c293c722c2f2b2e202e212e2e)
	(_ent
		(_time 1730083785013)
	)
	(_object
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int CLR -1 0 3(_ent(_in))))
		(_port(_int LD -1 0 4(_ent(_in))))
		(_port(_int SH -1 0 5(_ent(_in))))
		(_port(_int DIR -1 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 7(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 8(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 8(_ent(_out))))
		(_type(_int InBits 0 18(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 19(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 0 20(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 20(_prcs 1)))
		(_prcs
			(line__10(_ent 0 0 10(_assertion(_mon))))
			(Shifter(_arch 1 0 17(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1569          1730158216685 Driver
(_unit VHDL(test_shiftn 0 3(driver 0 5))
	(_version vf5)
	(_time 1730158216686 2024.10.28 20:30:16)
	(_source(\../src/Test_ShiftN.vhd\))
	(_parameters tan)
	(_code 47464a45451110504140011c15414f414e41414043)
	(_ent
		(_time 1730083937678)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 7(_ent (_in))))
				(_port(_int CLR -1 0 7(_ent (_in))))
				(_port(_int LD -1 0 7(_ent (_in))))
				(_port(_int SH -1 0 8(_ent (_in))))
				(_port(_int DIR -1 0 8(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 9(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 9(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 15(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 0 11(_arch(_uni))))
		(_sig(_int CLR -1 0 11(_arch(_uni))))
		(_sig(_int LD -1 0 11(_arch(_uni))))
		(_sig(_int SH -1 0 11(_arch(_uni))))
		(_sig(_int DIR -1 0 11(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 12(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 12(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 13(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 13(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 16(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1164          1730158216702 FSM
(_unit VHDL(controller 0 1(fsm 0 6))
	(_version vf5)
	(_time 1730158216703 2024.10.28 20:30:16)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 57575d54060056405159450d505104510451525055)
	(_ent
		(_time 1730080932643)
	)
	(_object
		(_port(_int STB -1 0 2(_ent(_in))))
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int LSB -1 0 2(_ent(_in))))
		(_port(_int Stop -1 0 2(_ent(_in))))
		(_port(_int Init -1 0 3(_ent(_out))))
		(_port(_int Shift -1 0 3(_ent(_out))))
		(_port(_int Add -1 0 3(_ent(_out))))
		(_port(_int Done -1 0 3(_ent(_out))))
		(_type(_int States 0 7(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 8(_arch(_uni((i 4))))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(4))(_sens(8)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(6))(_sens(8)))))
			(line__13(_arch 2 0 13(_assignment(_trgt(5))(_sens(8)))))
			(line__14(_arch 3 0 14(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 17(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1754          1730158216718 Driver
(_unit VHDL(test_controller 0 7(driver 0 9))
	(_version vf5)
	(_time 1730158216719 2024.10.28 20:30:16)
	(_source(\../src/Test_Controller.vhd\))
	(_parameters tan)
	(_code 67666a67653130706237213d356131613260636065)
	(_ent
		(_time 1730081938933)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int LSB -1 0 11(_ent (_in))))
				(_port(_int Stop -1 0 11(_ent (_in))))
				(_port(_int Init -1 0 12(_ent (_out))))
				(_port(_int Shift -1 0 12(_ent (_out))))
				(_port(_int Add -1 0 12(_ent (_out))))
				(_port(_int Done -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 17(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 14(_arch(_uni))))
		(_sig(_int LSB -1 0 14(_arch(_uni))))
		(_sig(_int Done -1 0 14(_arch(_uni))))
		(_sig(_int Init -1 0 14(_arch(_uni))))
		(_sig(_int Shift -1 0 14(_arch(_uni))))
		(_sig(_int Add -1 0 14(_arch(_uni))))
		(_sig(_int Stop -1 0 14(_arch(_uni))))
		(_sig(_int CLK -1 0 15(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 15(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 21(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 18(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 19(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 20(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000036 55 683 1730082391316 utils
(_unit VHDL(utils 0 1(utils 0 9))
	(_version vf5)
	(_time 1730158216733 2024.10.28 20:30:16)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code 76777a7674212b602779652d227172707f70257175)
	(_ent
		(_time 1730082391316)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 10(_ent(_proc)))
			(_int Convert 1 0 18(_ent(_func)))
			(_int Convert 2 0 29(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1061          1730158216759 Driver
(_unit VHDL(test_utils 0 11(driver 0 15))
	(_version vf5)
	(_time 1730158216760 2024.10.28 20:30:16)
	(_source(\../src/Test_Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code 86878b8885d0d191838bc0ddd28182808f80d58185)
	(_ent
		(_time 1730081956185)
	)
	(_object
		(_sig(_int N -1 0 16(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 17(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 17(_arch(_uni))))
		(_sig(_int C -2 0 18(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 22(_procedure_call(_trgt(2)))))
			(line__24(_arch 1 0 24(_prcs(_wait_for)(_trgt(1)))))
			(line__33(_arch 2 0 33(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000053 55 1432          1730160625865 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1730160625866 2024.10.28 21:10:25)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 1b1f4c1c4f4c490d1e1c0d414c1d1f1d1d1d1d1d1f)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1174          1730160625881 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1730160625882 2024.10.28 21:10:25)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 2b2e7c2f7c7d7c3c2c286d717e2d2d2d2d2c2f2d2e)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 24(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2518          1730160625909 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730160625910 2024.10.28 21:10:25)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 4a4e4a481a1c1a5c484e5215134c194c4b4d4e4c49)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1730160625915 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1730160625916 2024.10.28 21:10:25)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code 4a4f1d481e1c1d5d4c4d0c10484c4b4d4e4c494c42)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 20(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 20(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 701           1730160625937 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 0 5))
	(_version vf5)
	(_time 1730160625938 2024.10.28 21:10:25)
	(_source(\../src/Full_adder.vhd\))
	(_parameters tan)
	(_code 696d3c68653e6e7f3a6778333c6f6d6f6c6e6b6f6f)
	(_ent
		(_time 1725922142697)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1559          1730160625960 driver
(_unit VHDL(test_sumador 0 5(driver 0 12))
	(_version vf5)
	(_time 1730160625961 2024.10.28 21:10:25)
	(_source(\../src/TestA_Full_adder.vhd\))
	(_parameters tan)
	(_code 797c2e78752f2e6e7f7a3f222b7e7c7f2d7f787f7d)
	(_ent
		(_time 1725922142726)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 14(_ent (_in))))
				(_port(_int Y -1 0 14(_ent (_in))))
				(_port(_int Cin -1 0 14(_ent (_in))))
				(_port(_int Cout -1 0 14(_ent (_out))))
				(_port(_int Sum -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst uut 0 18(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 16(_arch(_uni))))
		(_sig(_int Y -1 0 16(_arch(_uni))))
		(_sig(_int Cin -1 0 16(_arch(_uni))))
		(_sig(_int Cout -1 0 16(_arch(_uni))))
		(_sig(_int Sum -1 0 16(_arch(_uni))))
		(_type(_int Entry 0 20(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 24(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 25(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1777          1730160625975 Behave_1
(_unit VHDL(test_16 0 6(behave_1 0 12))
	(_version vf5)
	(_time 1730160625976 2024.10.28 21:10:25)
	(_source(\../src/TestB_Full_adder.vhd\))
	(_parameters tan)
	(_code 898cde8785dfde9e8f8bcfd6d98a8f8e8d8f8c8e8a)
	(_ent
		(_time 1725922142762)
	)
	(_block Blck_Test_1 0 21
		(_object
			(_sig(_int GUARD -3 0 21(_arch(_uni(_code 8)))))
			(_prcs
				(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__24(_arch 1 0 24(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__25(_arch 2 0 25(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 28
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 29(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 28(_arch(_uni(_code 9)))))
			(_prcs
				(line__28(_arch 3 0 28(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__31(_arch 4 0 31(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__32(_arch 5 0 32(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 13(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 15(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 16(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 17(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 18(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 35(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 42(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1868          1730160625989 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730160625990 2024.10.28 21:10:25)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code 989cca9794cfc88e9c978ac7c19e999e9c9e9c9e9d)
	(_ent
		(_time 1727362308084)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1382          1730160626003 Driver
(_unit VHDL(test_adder8 0 7(driver 0 9))
	(_version vf5)
	(_time 1730160626004 2024.10.28 21:10:26)
	(_source(\../src/Test_Adder8.vhd\))
	(_parameters tan)
	(_code a8adffffa5feffbfadfceef2f8aeacaeacaeadafaa)
	(_ent
		(_time 1727362308118)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 11(_ent (_in))))
				(_port(_int B 0 0 11(_ent (_in))))
				(_port(_int Cin -1 0 11(_ent (_in))))
				(_port(_int Cout -1 0 11(_ent (_out))))
				(_port(_int Sum 0 0 11(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 16(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 11(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 13(_arch(_uni))))
		(_sig(_int B 1 0 13(_arch(_uni))))
		(_sig(_int Sum 1 0 13(_arch(_uni))))
		(_sig(_int Cin -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 14(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 18(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 17(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1303          1730160626017 Behavior
(_unit VHDL(shiftn 0 1(behavior 0 15))
	(_version vf5)
	(_time 1730160626018 2024.10.28 21:10:26)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code b8bde8ecb8efe5aebcb9ace2bcbfbbbeb0beb1bebe)
	(_ent
		(_time 1730083785013)
	)
	(_object
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int CLR -1 0 3(_ent(_in))))
		(_port(_int LD -1 0 4(_ent(_in))))
		(_port(_int SH -1 0 5(_ent(_in))))
		(_port(_int DIR -1 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 7(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 8(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 8(_ent(_out))))
		(_type(_int InBits 0 18(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 19(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 0 20(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 20(_prcs 1)))
		(_prcs
			(line__10(_ent 0 0 10(_assertion(_mon))))
			(Shifter(_arch 1 0 17(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1569          1730160626039 Driver
(_unit VHDL(test_shiftn 0 3(driver 0 5))
	(_version vf5)
	(_time 1730160626040 2024.10.28 21:10:26)
	(_source(\../src/Test_ShiftN.vhd\))
	(_parameters tan)
	(_code c7c29092c59190d0c1c0819c95c1cfc1cec1c1c0c3)
	(_ent
		(_time 1730083937678)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 7(_ent (_in))))
				(_port(_int CLR -1 0 7(_ent (_in))))
				(_port(_int LD -1 0 7(_ent (_in))))
				(_port(_int SH -1 0 8(_ent (_in))))
				(_port(_int DIR -1 0 8(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 9(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 9(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 15(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 0 11(_arch(_uni))))
		(_sig(_int CLR -1 0 11(_arch(_uni))))
		(_sig(_int LD -1 0 11(_arch(_uni))))
		(_sig(_int SH -1 0 11(_arch(_uni))))
		(_sig(_int DIR -1 0 11(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 12(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 12(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 13(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 13(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 16(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1164          1730160626053 FSM
(_unit VHDL(controller 0 1(fsm 0 6))
	(_version vf5)
	(_time 1730160626054 2024.10.28 21:10:26)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code d7d387858680d6c0d1d9c58dd0d184d184d1d2d0d5)
	(_ent
		(_time 1730080932643)
	)
	(_object
		(_port(_int STB -1 0 2(_ent(_in))))
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int LSB -1 0 2(_ent(_in))))
		(_port(_int Stop -1 0 2(_ent(_in))))
		(_port(_int Init -1 0 3(_ent(_out))))
		(_port(_int Shift -1 0 3(_ent(_out))))
		(_port(_int Add -1 0 3(_ent(_out))))
		(_port(_int Done -1 0 3(_ent(_out))))
		(_type(_int States 0 7(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 8(_arch(_uni((i 4))))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(4))(_sens(8)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(6))(_sens(8)))))
			(line__13(_arch 2 0 13(_assignment(_trgt(5))(_sens(8)))))
			(line__14(_arch 3 0 14(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 17(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1754          1730160626072 Driver
(_unit VHDL(test_controller 0 7(driver 0 9))
	(_version vf5)
	(_time 1730160626073 2024.10.28 21:10:26)
	(_source(\../src/Test_Controller.vhd\))
	(_parameters tan)
	(_code e6e3b1b5e5b0b1f1e3b6a0bcb4e0b0e0b3e1e2e1e4)
	(_ent
		(_time 1730081938933)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int LSB -1 0 11(_ent (_in))))
				(_port(_int Stop -1 0 11(_ent (_in))))
				(_port(_int Init -1 0 12(_ent (_out))))
				(_port(_int Shift -1 0 12(_ent (_out))))
				(_port(_int Add -1 0 12(_ent (_out))))
				(_port(_int Done -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 17(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 14(_arch(_uni))))
		(_sig(_int LSB -1 0 14(_arch(_uni))))
		(_sig(_int Done -1 0 14(_arch(_uni))))
		(_sig(_int Init -1 0 14(_arch(_uni))))
		(_sig(_int Shift -1 0 14(_arch(_uni))))
		(_sig(_int Add -1 0 14(_arch(_uni))))
		(_sig(_int Stop -1 0 14(_arch(_uni))))
		(_sig(_int CLK -1 0 15(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 15(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 21(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 18(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 19(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 20(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000036 55 683 1730082391316 utils
(_unit VHDL(utils 0 1(utils 0 9))
	(_version vf5)
	(_time 1730160626089 2024.10.28 21:10:26)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code f6f3a0a7f4a1abe0a7f9e5ada2f1f2f0fff0a5f1f5)
	(_ent
		(_time 1730082391316)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 10(_ent(_proc)))
			(_int Convert 1 0 18(_ent(_func)))
			(_int Convert 2 0 29(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1061          1730160626111 Driver
(_unit VHDL(test_utils 0 11(driver 0 15))
	(_version vf5)
	(_time 1730160626112 2024.10.28 21:10:26)
	(_source(\../src/Test_Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code 15104512154342021018534e411211131c13461216)
	(_ent
		(_time 1730081956185)
	)
	(_object
		(_sig(_int N -1 0 16(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 17(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 17(_arch(_uni))))
		(_sig(_int C -2 0 18(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 22(_procedure_call(_trgt(2)))))
			(line__24(_arch 1 0 24(_prcs(_wait_for)(_trgt(1)))))
			(line__33(_arch 2 0 33(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000053 55 1432          1730160736212 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1730160736213 2024.10.28 21:12:16)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 237175272674713526243579742527252525252527)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1174          1730160736230 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1730160736231 2024.10.28 21:12:16)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 336065363565642434307569663535353534373536)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 24(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2518          1730160736246 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730160736247 2024.10.28 21:12:16)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 421043404114125440465a1d1b4411444345464441)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1730160736252 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1730160736253 2024.10.28 21:12:16)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code 52010451550405455455140850545355565451545a)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 20(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 20(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 701           1730160736268 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 0 5))
	(_version vf5)
	(_time 1730160736269 2024.10.28 21:12:16)
	(_source(\../src/Full_adder.vhd\))
	(_parameters tan)
	(_code 6230366365356574316c7338376466646765606464)
	(_ent
		(_time 1725922142697)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1559          1730160736285 driver
(_unit VHDL(test_sumador 0 5(driver 0 12))
	(_version vf5)
	(_time 1730160736286 2024.10.28 21:12:16)
	(_source(\../src/TestA_Full_adder.vhd\))
	(_parameters tan)
	(_code 71222770752726667772372a237674772577707775)
	(_ent
		(_time 1725922142726)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 14(_ent (_in))))
				(_port(_int Y -1 0 14(_ent (_in))))
				(_port(_int Cin -1 0 14(_ent (_in))))
				(_port(_int Cout -1 0 14(_ent (_out))))
				(_port(_int Sum -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst uut 0 18(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 16(_arch(_uni))))
		(_sig(_int Y -1 0 16(_arch(_uni))))
		(_sig(_int Cin -1 0 16(_arch(_uni))))
		(_sig(_int Cout -1 0 16(_arch(_uni))))
		(_sig(_int Sum -1 0 16(_arch(_uni))))
		(_type(_int Entry 0 20(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 24(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 25(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1777          1730160736302 Behave_1
(_unit VHDL(test_16 0 6(behave_1 0 12))
	(_version vf5)
	(_time 1730160736303 2024.10.28 21:12:16)
	(_source(\../src/TestB_Full_adder.vhd\))
	(_parameters tan)
	(_code 81d2d78f85d7d6968783c7ded18287868587848682)
	(_ent
		(_time 1725922142762)
	)
	(_block Blck_Test_1 0 21
		(_object
			(_sig(_int GUARD -3 0 21(_arch(_uni(_code 8)))))
			(_prcs
				(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__24(_arch 1 0 24(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__25(_arch 2 0 25(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 28
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 29(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 28(_arch(_uni(_code 9)))))
			(_prcs
				(line__28(_arch 3 0 28(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__31(_arch 4 0 31(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__32(_arch 5 0 32(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 13(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 15(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 16(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 17(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 18(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 35(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 42(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1868          1730160736317 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730160736318 2024.10.28 21:12:16)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code 90c2c39f94c7c086949f82cfc99691969496949695)
	(_ent
		(_time 1727362308084)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1382          1730160736333 Driver
(_unit VHDL(test_adder8 0 7(driver 0 9))
	(_version vf5)
	(_time 1730160736334 2024.10.28 21:12:16)
	(_source(\../src/Test_Adder8.vhd\))
	(_parameters tan)
	(_code a0f3f6f7a5f6f7b7a5f4e6faf0a6a4a6a4a6a5a7a2)
	(_ent
		(_time 1727362308118)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 11(_ent (_in))))
				(_port(_int B 0 0 11(_ent (_in))))
				(_port(_int Cin -1 0 11(_ent (_in))))
				(_port(_int Cout -1 0 11(_ent (_out))))
				(_port(_int Sum 0 0 11(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 16(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 11(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 13(_arch(_uni))))
		(_sig(_int B 1 0 13(_arch(_uni))))
		(_sig(_int Sum 1 0 13(_arch(_uni))))
		(_sig(_int Cin -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 14(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 18(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 17(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1303          1730160736348 Behavior
(_unit VHDL(shiftn 0 1(behavior 0 15))
	(_version vf5)
	(_time 1730160736349 2024.10.28 21:12:16)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code b0e3e1e4b8e7eda6b4b1a4eab4b7b3b6b8b6b9b6b6)
	(_ent
		(_time 1730083785013)
	)
	(_object
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int CLR -1 0 3(_ent(_in))))
		(_port(_int LD -1 0 4(_ent(_in))))
		(_port(_int SH -1 0 5(_ent(_in))))
		(_port(_int DIR -1 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 7(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 8(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 8(_ent(_out))))
		(_type(_int InBits 0 18(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 19(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 0 20(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 20(_prcs 1)))
		(_prcs
			(line__10(_ent 0 0 10(_assertion(_mon))))
			(Shifter(_arch 1 0 17(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1569          1730160736376 Driver
(_unit VHDL(test_shiftn 0 3(driver 0 5))
	(_version vf5)
	(_time 1730160736377 2024.10.28 21:12:16)
	(_source(\../src/Test_ShiftN.vhd\))
	(_parameters tan)
	(_code cf9c999a9c9998d8c9c889949dc9c7c9c6c9c9c8cb)
	(_ent
		(_time 1730083937678)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 7(_ent (_in))))
				(_port(_int CLR -1 0 7(_ent (_in))))
				(_port(_int LD -1 0 7(_ent (_in))))
				(_port(_int SH -1 0 8(_ent (_in))))
				(_port(_int DIR -1 0 8(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 9(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 9(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 15(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 0 11(_arch(_uni))))
		(_sig(_int CLR -1 0 11(_arch(_uni))))
		(_sig(_int LD -1 0 11(_arch(_uni))))
		(_sig(_int SH -1 0 11(_arch(_uni))))
		(_sig(_int DIR -1 0 11(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 12(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 12(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 13(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 13(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 16(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1164          1730160736391 FSM
(_unit VHDL(controller 0 1(fsm 0 6))
	(_version vf5)
	(_time 1730160736392 2024.10.28 21:12:16)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code df8d8e8ddf88dec8d9d1cd85d8d98cd98cd9dad8dd)
	(_ent
		(_time 1730080932643)
	)
	(_object
		(_port(_int STB -1 0 2(_ent(_in))))
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int LSB -1 0 2(_ent(_in))))
		(_port(_int Stop -1 0 2(_ent(_in))))
		(_port(_int Init -1 0 3(_ent(_out))))
		(_port(_int Shift -1 0 3(_ent(_out))))
		(_port(_int Add -1 0 3(_ent(_out))))
		(_port(_int Done -1 0 3(_ent(_out))))
		(_type(_int States 0 7(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 8(_arch(_uni((i 4))))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(4))(_sens(8)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(6))(_sens(8)))))
			(line__13(_arch 2 0 13(_assignment(_trgt(5))(_sens(8)))))
			(line__14(_arch 3 0 14(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 17(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1754          1730160736407 Driver
(_unit VHDL(test_controller 0 7(driver 0 9))
	(_version vf5)
	(_time 1730160736408 2024.10.28 21:12:16)
	(_source(\../src/Test_Controller.vhd\))
	(_parameters tan)
	(_code eebdb8bdbeb8b9f9ebbea8b4bce8b8e8bbe9eae9ec)
	(_ent
		(_time 1730081938933)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int LSB -1 0 11(_ent (_in))))
				(_port(_int Stop -1 0 11(_ent (_in))))
				(_port(_int Init -1 0 12(_ent (_out))))
				(_port(_int Shift -1 0 12(_ent (_out))))
				(_port(_int Add -1 0 12(_ent (_out))))
				(_port(_int Done -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 17(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 14(_arch(_uni))))
		(_sig(_int LSB -1 0 14(_arch(_uni))))
		(_sig(_int Done -1 0 14(_arch(_uni))))
		(_sig(_int Init -1 0 14(_arch(_uni))))
		(_sig(_int Shift -1 0 14(_arch(_uni))))
		(_sig(_int Add -1 0 14(_arch(_uni))))
		(_sig(_int Stop -1 0 14(_arch(_uni))))
		(_sig(_int CLK -1 0 15(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 15(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 21(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 18(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 19(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 20(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000036 55 683 1730082391316 utils
(_unit VHDL(utils 0 1(utils 0 9))
	(_version vf5)
	(_time 1730160736423 2024.10.28 21:12:16)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code feada9afafa9a3e8aff1eda5aaf9faf8f7f8adf9fd)
	(_ent
		(_time 1730082391316)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 10(_ent(_proc)))
			(_int Convert 1 0 18(_ent(_func)))
			(_int Convert 2 0 29(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1061          1730160736447 Driver
(_unit VHDL(test_utils 0 11(driver 0 15))
	(_version vf5)
	(_time 1730160736448 2024.10.28 21:12:16)
	(_source(\../src/Test_Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code 0d5e5a0b5c5b5a1a08004b56590a090b040b5e0a0e)
	(_ent
		(_time 1730081956185)
	)
	(_object
		(_sig(_int N -1 0 16(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 17(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 17(_arch(_uni))))
		(_sig(_int C -2 0 18(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 22(_procedure_call(_trgt(2)))))
			(line__24(_arch 1 0 24(_prcs(_wait_for)(_trgt(1)))))
			(line__33(_arch 2 0 33(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000053 55 1432          1730160755827 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1730160755828 2024.10.28 21:12:35)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code ccc8cf99999b9edac9cbda969bcac8cacacacacac8)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1174          1730160755846 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1730160755847 2024.10.28 21:12:35)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code dcd9df8e8a8a8bcbdbdf9a8689dadadadadbd8dad9)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 24(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2518          1730160755870 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730160755871 2024.10.28 21:12:35)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code ebefbfb8b8bdbbfde9eff3b4b2edb8edeaecefede8)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1730160755876 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1730160755877 2024.10.28 21:12:35)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code fbfef8abacadacecfdfcbda1f9fdfafcfffdf8fdf3)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 20(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 20(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 701           1730160755892 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 0 5))
	(_version vf5)
	(_time 1730160755893 2024.10.28 21:12:35)
	(_source(\../src/Full_adder.vhd\))
	(_parameters tan)
	(_code 0b0f050c5c5c0c1d58051a515e0d0f0d0e0c090d0d)
	(_ent
		(_time 1725922142697)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1559          1730160755910 driver
(_unit VHDL(test_sumador 0 5(driver 0 12))
	(_version vf5)
	(_time 1730160755911 2024.10.28 21:12:35)
	(_source(\../src/TestA_Full_adder.vhd\))
	(_parameters tan)
	(_code 1a1f161d4e4c4d0d1c195c41481d1f1c4e1c1b1c1e)
	(_ent
		(_time 1725922142726)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 14(_ent (_in))))
				(_port(_int Y -1 0 14(_ent (_in))))
				(_port(_int Cin -1 0 14(_ent (_in))))
				(_port(_int Cout -1 0 14(_ent (_out))))
				(_port(_int Sum -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst uut 0 18(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 16(_arch(_uni))))
		(_sig(_int Y -1 0 16(_arch(_uni))))
		(_sig(_int Cin -1 0 16(_arch(_uni))))
		(_sig(_int Cout -1 0 16(_arch(_uni))))
		(_sig(_int Sum -1 0 16(_arch(_uni))))
		(_type(_int Entry 0 20(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 24(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 25(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1777          1730160755937 Behave_1
(_unit VHDL(test_16 0 6(behave_1 0 12))
	(_version vf5)
	(_time 1730160755938 2024.10.28 21:12:35)
	(_source(\../src/TestB_Full_adder.vhd\))
	(_parameters tan)
	(_code 393c353c356f6e2e3f3b7f66693a3f3e3d3f3c3e3a)
	(_ent
		(_time 1725922142762)
	)
	(_block Blck_Test_1 0 21
		(_object
			(_sig(_int GUARD -3 0 21(_arch(_uni(_code 8)))))
			(_prcs
				(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__24(_arch 1 0 24(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__25(_arch 2 0 25(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 28
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 29(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 28(_arch(_uni(_code 9)))))
			(_prcs
				(line__28(_arch 3 0 28(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__31(_arch 4 0 31(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__32(_arch 5 0 32(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 13(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 15(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 16(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 17(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 18(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 35(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 42(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1868          1730160755958 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730160755959 2024.10.28 21:12:35)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code 494d404b441e195f4d465b16104f484f4d4f4d4f4c)
	(_ent
		(_time 1727362308084)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1382          1730160755973 Driver
(_unit VHDL(test_adder8 0 7(driver 0 9))
	(_version vf5)
	(_time 1730160755974 2024.10.28 21:12:35)
	(_source(\../src/Test_Adder8.vhd\))
	(_parameters tan)
	(_code 595c555a550f0e4e5c0d1f03095f5d5f5d5f5c5e5b)
	(_ent
		(_time 1727362308118)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 11(_ent (_in))))
				(_port(_int B 0 0 11(_ent (_in))))
				(_port(_int Cin -1 0 11(_ent (_in))))
				(_port(_int Cout -1 0 11(_ent (_out))))
				(_port(_int Sum 0 0 11(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 16(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 11(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 13(_arch(_uni))))
		(_sig(_int B 1 0 13(_arch(_uni))))
		(_sig(_int Sum 1 0 13(_arch(_uni))))
		(_sig(_int Cin -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 14(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 18(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 17(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1303          1730160755988 Behavior
(_unit VHDL(shiftn 0 1(behavior 0 15))
	(_version vf5)
	(_time 1730160755989 2024.10.28 21:12:35)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code 686d6368683f357e6c697c326c6f6b6e606e616e6e)
	(_ent
		(_time 1730083785013)
	)
	(_object
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int CLR -1 0 3(_ent(_in))))
		(_port(_int LD -1 0 4(_ent(_in))))
		(_port(_int SH -1 0 5(_ent(_in))))
		(_port(_int DIR -1 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 7(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 8(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 8(_ent(_out))))
		(_type(_int InBits 0 18(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 19(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 0 20(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 20(_prcs 1)))
		(_prcs
			(line__10(_ent 0 0 10(_assertion(_mon))))
			(Shifter(_arch 1 0 17(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1569          1730160756013 Driver
(_unit VHDL(test_shiftn 0 3(driver 0 5))
	(_version vf5)
	(_time 1730160756014 2024.10.28 21:12:36)
	(_source(\../src/Test_ShiftN.vhd\))
	(_parameters tan)
	(_code 888d848685dedf9f8e8fced3da8e808e818e8e8f8c)
	(_ent
		(_time 1730083937678)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 7(_ent (_in))))
				(_port(_int CLR -1 0 7(_ent (_in))))
				(_port(_int LD -1 0 7(_ent (_in))))
				(_port(_int SH -1 0 8(_ent (_in))))
				(_port(_int DIR -1 0 8(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 9(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 9(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 15(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 0 11(_arch(_uni))))
		(_sig(_int CLR -1 0 11(_arch(_uni))))
		(_sig(_int LD -1 0 11(_arch(_uni))))
		(_sig(_int SH -1 0 11(_arch(_uni))))
		(_sig(_int DIR -1 0 11(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 12(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 12(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 13(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 13(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 16(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1164          1730160756029 FSM
(_unit VHDL(controller 0 1(fsm 0 6))
	(_version vf5)
	(_time 1730160756030 2024.10.28 21:12:36)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 97939c98c6c09680919985cd9091c491c491929095)
	(_ent
		(_time 1730080932643)
	)
	(_object
		(_port(_int STB -1 0 2(_ent(_in))))
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int LSB -1 0 2(_ent(_in))))
		(_port(_int Stop -1 0 2(_ent(_in))))
		(_port(_int Init -1 0 3(_ent(_out))))
		(_port(_int Shift -1 0 3(_ent(_out))))
		(_port(_int Add -1 0 3(_ent(_out))))
		(_port(_int Done -1 0 3(_ent(_out))))
		(_type(_int States 0 7(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 8(_arch(_uni((i 4))))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(4))(_sens(8)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(6))(_sens(8)))))
			(line__13(_arch 2 0 13(_assignment(_trgt(5))(_sens(8)))))
			(line__14(_arch 3 0 14(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 17(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1754          1730160756044 Driver
(_unit VHDL(test_controller 0 7(driver 0 9))
	(_version vf5)
	(_time 1730160756045 2024.10.28 21:12:36)
	(_source(\../src/Test_Controller.vhd\))
	(_parameters tan)
	(_code a7a2abf0a5f1f0b0a2f7e1fdf5a1f1a1f2a0a3a0a5)
	(_ent
		(_time 1730081938933)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int LSB -1 0 11(_ent (_in))))
				(_port(_int Stop -1 0 11(_ent (_in))))
				(_port(_int Init -1 0 12(_ent (_out))))
				(_port(_int Shift -1 0 12(_ent (_out))))
				(_port(_int Add -1 0 12(_ent (_out))))
				(_port(_int Done -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 17(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 14(_arch(_uni))))
		(_sig(_int LSB -1 0 14(_arch(_uni))))
		(_sig(_int Done -1 0 14(_arch(_uni))))
		(_sig(_int Init -1 0 14(_arch(_uni))))
		(_sig(_int Shift -1 0 14(_arch(_uni))))
		(_sig(_int Add -1 0 14(_arch(_uni))))
		(_sig(_int Stop -1 0 14(_arch(_uni))))
		(_sig(_int CLK -1 0 15(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 15(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 21(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 18(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 19(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 20(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000036 55 683 1730082391316 utils
(_unit VHDL(utils 0 1(utils 0 9))
	(_version vf5)
	(_time 1730160756061 2024.10.28 21:12:36)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code b6b3bbe3b4e1eba0e7b9a5ede2b1b2b0bfb0e5b1b5)
	(_ent
		(_time 1730082391316)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 10(_ent(_proc)))
			(_int Convert 1 0 18(_ent(_func)))
			(_int Convert 2 0 29(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1061          1730160756085 Driver
(_unit VHDL(test_utils 0 11(driver 0 15))
	(_version vf5)
	(_time 1730160756086 2024.10.28 21:12:36)
	(_source(\../src/Test_Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code c6c3ca93c59091d1c3cb809d92c1c2c0cfc095c1c5)
	(_ent
		(_time 1730081956185)
	)
	(_object
		(_sig(_int N -1 0 16(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 17(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 17(_arch(_uni))))
		(_sig(_int C -2 0 18(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 22(_procedure_call(_trgt(2)))))
			(line__24(_arch 1 0 24(_prcs(_wait_for)(_trgt(1)))))
			(line__33(_arch 2 0 33(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000046 55               1730160756100 Mult4
(_unit VHDL(mult4 0 23(mult4 0 28))
	(_version vf5)
	(_time 1730160756101 2024.10.28 21:12:36)
	(_source(\../src/Mult4.vhd\))
	(_parameters tan)
	(_code d6d28a85d581d1c1d080c28cd3d1d3d085d1d2d5d2)
	(_ent
		(_time 1730160626153)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 31(_ent (_in))))
				(_port(_int CLR -1 0 31(_ent (_in))))
				(_port(_int LD -1 0 31(_ent (_in))))
				(_port(_int SH -1 0 31(_ent (_in))))
				(_port(_int DIR -1 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 31(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 35(_ent (_in))))
				(_port(_int B 2 0 35(_ent (_in))))
				(_port(_int Cin -1 0 35(_ent (_in))))
				(_port(_int Cout -1 0 35(_ent (_out))))
				(_port(_int Sum 2 0 35(_ent (_out))))
			)
		)
		(Latch8
			(_object
				(_port(_int D 3 0 43(_ent (_in))))
				(_port(_int Clk -1 0 43(_ent (_in))))
				(_port(_int Pre -1 0 43(_ent (_in))))
				(_port(_int Clr -1 0 43(_ent (_in))))
				(_port(_int Q 3 0 43(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 39(_ent (_in))))
				(_port(_int CLK -1 0 39(_ent (_in))))
				(_port(_int LSB -1 0 39(_ent (_in))))
				(_port(_int Stop -1 0 39(_ent (_in))))
				(_port(_int Init -1 0 39(_ent (_out))))
				(_port(_int Shift -1 0 39(_ent (_out))))
				(_port(_int Add -1 0 39(_ent (_out))))
				(_port(_int Done -1 0 39(_ent (_out))))
			)
		)
	)
	(_inst SR1 0 62(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A))
			((Q)(QA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR2 0 63(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B))
			((Q)(QB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 65(_comp Adder8)
		(_port
			((A)(Res))
			((B)(QB))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_inst ACC 0 66(_comp Latch8)
		(_port
			((D)(Sum))
			((Clk)(CLK))
			((Pre)(Init))
			((Clr)(Add))
			((Q)(Result))
		)
		(_use(_ent . Latch8)
		)
	)
	(_inst FSM_Controller 0 67(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(A(0)))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 24(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 24(_ent(_in))))
		(_port(_int B 0 0 24(_ent(_in))))
		(_port(_int STB -1 0 24(_ent(_in))))
		(_port(_int CLK -1 0 24(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 25(_ent(_out))))
		(_port(_int Done -1 0 25(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 43(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int QA 4 0 46(_arch(_uni))))
		(_sig(_int QB 4 0 46(_arch(_uni))))
		(_sig(_int Sum 4 0 46(_arch(_uni))))
		(_sig(_int Res 4 0 46(_arch(_uni))))
		(_sig(_int LD -1 0 47(_arch(_uni))))
		(_sig(_int SH -1 0 47(_arch(_uni))))
		(_sig(_int DIR -1 0 47(_arch(_uni))))
		(_sig(_int CLR -1 0 47(_arch(_uni))))
		(_sig(_int Cin -1 0 48(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 48(_arch(_uni((i 0))))))
		(_sig(_int LSB -1 0 49(_arch(_uni))))
		(_sig(_int Init -1 0 49(_arch(_uni))))
		(_sig(_int Shift -1 0 49(_arch(_uni))))
		(_sig(_int Add -1 0 49(_arch(_uni))))
		(_sig(_int Stop -1 0 49(_arch(_uni))))
		(_sig(_int Pre -1 0 50(_arch(_uni((i 1))))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(20))(_sens(6)))))
			(line__68(_arch 1 0 68(_assignment(_alias((Result)(Res)))(_trgt(4))(_sens(9)))))
		)
		(_subprogram
			(_int vec_NOR 2 0 52(_arch(_func -1 -2)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard)))
	(_model . Mult4 3 -1)
)
I 000051 55 377           1730160770952 Test_Mult4
(_unit VHDL(test_mult4 0 22(test_mult4 0 23))
	(_version vf5)
	(_time 1730160770953 2024.10.28 21:12:50)
	(_source(\../src/Test_Mult4.vhd\))
	(_parameters tan)
	(_code e1e0e7b2e5b7b6f6e4e2a7bbe4e6e4e7b2e6e5e2e5)
	(_ent
		(_time 1730083784866)
	)
	(_object
		(_prcs
			(Stimulus(_arch 0 0 29(_prcs)))
		)
	)
	(_use(std(standard)))
	(_model . Test_Mult4 1 -1)
)
I 000053 55 1432          1730160770978 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1730160770979 2024.10.28 21:12:50)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code f1f1f7a1f6a6a3e7f4f6e7aba6f7f5f7f7f7f7f7f5)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1174          1730160771006 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1730160771007 2024.10.28 21:12:51)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 10111717154647071713564a451616161617141615)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 24(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2518          1730160771033 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730160771034 2024.10.28 21:12:51)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 2f2f7f2b78797f392d2b377076297c292e282b292c)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1730160771039 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1730160771040 2024.10.28 21:12:51)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code 2f2e282b7c797838292869752d292e282b292c2927)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 20(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 20(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 701           1730160771058 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 0 5))
	(_version vf5)
	(_time 1730160771059 2024.10.28 21:12:51)
	(_source(\../src/Full_adder.vhd\))
	(_parameters tan)
	(_code 3f3f3a3b6c6838296c312e656a393b393a383d3939)
	(_ent
		(_time 1725922142697)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1559          1730160771079 driver
(_unit VHDL(test_sumador 0 5(driver 0 12))
	(_version vf5)
	(_time 1730160771080 2024.10.28 21:12:51)
	(_source(\../src/TestA_Full_adder.vhd\))
	(_parameters tan)
	(_code 5e5f595d0e080949585d18050c595b580a585f585a)
	(_ent
		(_time 1725922142726)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 14(_ent (_in))))
				(_port(_int Y -1 0 14(_ent (_in))))
				(_port(_int Cin -1 0 14(_ent (_in))))
				(_port(_int Cout -1 0 14(_ent (_out))))
				(_port(_int Sum -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst uut 0 18(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 16(_arch(_uni))))
		(_sig(_int Y -1 0 16(_arch(_uni))))
		(_sig(_int Cin -1 0 16(_arch(_uni))))
		(_sig(_int Cout -1 0 16(_arch(_uni))))
		(_sig(_int Sum -1 0 16(_arch(_uni))))
		(_type(_int Entry 0 20(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 24(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 25(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1777          1730160771111 Behave_1
(_unit VHDL(test_16 0 6(behave_1 0 12))
	(_version vf5)
	(_time 1730160771112 2024.10.28 21:12:51)
	(_source(\../src/TestB_Full_adder.vhd\))
	(_parameters tan)
	(_code 7d7c7a7c2c2b2a6a7b7f3b222d7e7b7a797b787a7e)
	(_ent
		(_time 1725922142762)
	)
	(_block Blck_Test_1 0 21
		(_object
			(_sig(_int GUARD -3 0 21(_arch(_uni(_code 8)))))
			(_prcs
				(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__24(_arch 1 0 24(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__25(_arch 2 0 25(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 28
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 29(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 28(_arch(_uni(_code 9)))))
			(_prcs
				(line__28(_arch 3 0 28(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__31(_arch 4 0 31(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__32(_arch 5 0 32(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 13(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 15(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 16(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 17(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 18(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 35(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 42(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1868          1730160771134 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730160771135 2024.10.28 21:12:51)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code 8d8d8f83dddadd9b89829fd2d48b8c8b898b898b88)
	(_ent
		(_time 1727362308084)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1382          1730160771153 Driver
(_unit VHDL(test_adder8 0 7(driver 0 9))
	(_version vf5)
	(_time 1730160771154 2024.10.28 21:12:51)
	(_source(\../src/Test_Adder8.vhd\))
	(_parameters tan)
	(_code acadabfbfafafbbba9f8eaf6fcaaa8aaa8aaa9abae)
	(_ent
		(_time 1727362308118)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 11(_ent (_in))))
				(_port(_int B 0 0 11(_ent (_in))))
				(_port(_int Cin -1 0 11(_ent (_in))))
				(_port(_int Cout -1 0 11(_ent (_out))))
				(_port(_int Sum 0 0 11(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 16(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 11(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 13(_arch(_uni))))
		(_sig(_int B 1 0 13(_arch(_uni))))
		(_sig(_int Sum 1 0 13(_arch(_uni))))
		(_sig(_int Cin -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 14(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 18(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 17(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1303          1730160771172 Behavior
(_unit VHDL(shiftn 0 1(behavior 0 15))
	(_version vf5)
	(_time 1730160771173 2024.10.28 21:12:51)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code bcbdbce8e7ebe1aab8bda8e6b8bbbfbab4bab5baba)
	(_ent
		(_time 1730083785013)
	)
	(_object
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int CLR -1 0 3(_ent(_in))))
		(_port(_int LD -1 0 4(_ent(_in))))
		(_port(_int SH -1 0 5(_ent(_in))))
		(_port(_int DIR -1 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 7(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 8(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 8(_ent(_out))))
		(_type(_int InBits 0 18(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 19(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 0 20(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 20(_prcs 1)))
		(_prcs
			(line__10(_ent 0 0 10(_assertion(_mon))))
			(Shifter(_arch 1 0 17(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1569          1730160771201 Driver
(_unit VHDL(test_shiftn 0 3(driver 0 5))
	(_version vf5)
	(_time 1730160771202 2024.10.28 21:12:51)
	(_source(\../src/Test_ShiftN.vhd\))
	(_parameters tan)
	(_code dbdadc898c8d8cccdddc9d8089ddd3ddd2dddddcdf)
	(_ent
		(_time 1730083937678)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 7(_ent (_in))))
				(_port(_int CLR -1 0 7(_ent (_in))))
				(_port(_int LD -1 0 7(_ent (_in))))
				(_port(_int SH -1 0 8(_ent (_in))))
				(_port(_int DIR -1 0 8(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 9(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 9(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 15(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 0 11(_arch(_uni))))
		(_sig(_int CLR -1 0 11(_arch(_uni))))
		(_sig(_int LD -1 0 11(_arch(_uni))))
		(_sig(_int SH -1 0 11(_arch(_uni))))
		(_sig(_int DIR -1 0 11(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 12(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 12(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 13(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 13(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 16(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1164          1730160771223 FSM
(_unit VHDL(controller 0 1(fsm 0 6))
	(_version vf5)
	(_time 1730160771224 2024.10.28 21:12:51)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code ebebebb8efbceafcede5f9b1ecedb8edb8edeeece9)
	(_ent
		(_time 1730080932643)
	)
	(_object
		(_port(_int STB -1 0 2(_ent(_in))))
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int LSB -1 0 2(_ent(_in))))
		(_port(_int Stop -1 0 2(_ent(_in))))
		(_port(_int Init -1 0 3(_ent(_out))))
		(_port(_int Shift -1 0 3(_ent(_out))))
		(_port(_int Add -1 0 3(_ent(_out))))
		(_port(_int Done -1 0 3(_ent(_out))))
		(_type(_int States 0 7(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 8(_arch(_uni((i 4))))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(4))(_sens(8)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(6))(_sens(8)))))
			(line__13(_arch 2 0 13(_assignment(_trgt(5))(_sens(8)))))
			(line__14(_arch 3 0 14(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 17(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1754          1730160771242 Driver
(_unit VHDL(test_controller 0 7(driver 0 9))
	(_version vf5)
	(_time 1730160771243 2024.10.28 21:12:51)
	(_source(\../src/Test_Controller.vhd\))
	(_parameters tan)
	(_code fafbfdaaaeacadedffaabca0a8fcacfcaffdfefdf8)
	(_ent
		(_time 1730081938933)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int LSB -1 0 11(_ent (_in))))
				(_port(_int Stop -1 0 11(_ent (_in))))
				(_port(_int Init -1 0 12(_ent (_out))))
				(_port(_int Shift -1 0 12(_ent (_out))))
				(_port(_int Add -1 0 12(_ent (_out))))
				(_port(_int Done -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 17(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 14(_arch(_uni))))
		(_sig(_int LSB -1 0 14(_arch(_uni))))
		(_sig(_int Done -1 0 14(_arch(_uni))))
		(_sig(_int Init -1 0 14(_arch(_uni))))
		(_sig(_int Shift -1 0 14(_arch(_uni))))
		(_sig(_int Add -1 0 14(_arch(_uni))))
		(_sig(_int Stop -1 0 14(_arch(_uni))))
		(_sig(_int CLK -1 0 15(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 15(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 21(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 18(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 19(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 20(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000036 55 683 1730082391316 utils
(_unit VHDL(utils 0 1(utils 0 9))
	(_version vf5)
	(_time 1730160771267 2024.10.28 21:12:51)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code 1a1b1b1c4f4d470c4b1509414e1d1e1c131c491d19)
	(_ent
		(_time 1730082391316)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 10(_ent(_proc)))
			(_int Convert 1 0 18(_ent(_func)))
			(_int Convert 2 0 29(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1061          1730160771302 Driver
(_unit VHDL(test_utils 0 11(driver 0 15))
	(_version vf5)
	(_time 1730160771303 2024.10.28 21:12:51)
	(_source(\../src/Test_Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code 3938393c356f6e2e3c347f626d3e3d3f303f6a3e3a)
	(_ent
		(_time 1730081956185)
	)
	(_object
		(_sig(_int N -1 0 16(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 17(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 17(_arch(_uni))))
		(_sig(_int C -2 0 18(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 22(_procedure_call(_trgt(2)))))
			(line__24(_arch 1 0 24(_prcs(_wait_for)(_trgt(1)))))
			(line__33(_arch 2 0 33(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000046 55               1730160771325 Mult4
(_unit VHDL(mult4 0 23(mult4 0 28))
	(_version vf5)
	(_time 1730160771326 2024.10.28 21:12:51)
	(_source(\../src/Mult4.vhd\))
	(_parameters tan)
	(_code 5858085a550f5f4f5e0e4c025d5f5d5e0b5f5c5b5c)
	(_ent
		(_time 1730160626153)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 31(_ent (_in))))
				(_port(_int CLR -1 0 31(_ent (_in))))
				(_port(_int LD -1 0 31(_ent (_in))))
				(_port(_int SH -1 0 31(_ent (_in))))
				(_port(_int DIR -1 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 31(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 35(_ent (_in))))
				(_port(_int B 2 0 35(_ent (_in))))
				(_port(_int Cin -1 0 35(_ent (_in))))
				(_port(_int Cout -1 0 35(_ent (_out))))
				(_port(_int Sum 2 0 35(_ent (_out))))
			)
		)
		(Latch8
			(_object
				(_port(_int D 3 0 43(_ent (_in))))
				(_port(_int Clk -1 0 43(_ent (_in))))
				(_port(_int Pre -1 0 43(_ent (_in))))
				(_port(_int Clr -1 0 43(_ent (_in))))
				(_port(_int Q 3 0 43(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 39(_ent (_in))))
				(_port(_int CLK -1 0 39(_ent (_in))))
				(_port(_int LSB -1 0 39(_ent (_in))))
				(_port(_int Stop -1 0 39(_ent (_in))))
				(_port(_int Init -1 0 39(_ent (_out))))
				(_port(_int Shift -1 0 39(_ent (_out))))
				(_port(_int Add -1 0 39(_ent (_out))))
				(_port(_int Done -1 0 39(_ent (_out))))
			)
		)
	)
	(_inst SR1 0 62(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A))
			((Q)(QA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR2 0 63(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B))
			((Q)(QB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 65(_comp Adder8)
		(_port
			((A)(Res))
			((B)(QB))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_inst ACC 0 66(_comp Latch8)
		(_port
			((D)(Sum))
			((Clk)(CLK))
			((Pre)(Init))
			((Clr)(Add))
			((Q)(Result))
		)
		(_use(_ent . Latch8)
		)
	)
	(_inst FSM_Controller 0 67(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(A(0)))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 24(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 24(_ent(_in))))
		(_port(_int B 0 0 24(_ent(_in))))
		(_port(_int STB -1 0 24(_ent(_in))))
		(_port(_int CLK -1 0 24(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 25(_ent(_out))))
		(_port(_int Done -1 0 25(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 43(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int QA 4 0 46(_arch(_uni))))
		(_sig(_int QB 4 0 46(_arch(_uni))))
		(_sig(_int Sum 4 0 46(_arch(_uni))))
		(_sig(_int Res 4 0 46(_arch(_uni))))
		(_sig(_int LD -1 0 47(_arch(_uni))))
		(_sig(_int SH -1 0 47(_arch(_uni))))
		(_sig(_int DIR -1 0 47(_arch(_uni))))
		(_sig(_int CLR -1 0 47(_arch(_uni))))
		(_sig(_int Cin -1 0 48(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 48(_arch(_uni((i 0))))))
		(_sig(_int LSB -1 0 49(_arch(_uni))))
		(_sig(_int Init -1 0 49(_arch(_uni))))
		(_sig(_int Shift -1 0 49(_arch(_uni))))
		(_sig(_int Add -1 0 49(_arch(_uni))))
		(_sig(_int Stop -1 0 49(_arch(_uni))))
		(_sig(_int Pre -1 0 50(_arch(_uni((i 1))))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(20))(_sens(6)))))
			(line__68(_arch 1 0 68(_assignment(_alias((Result)(Res)))(_trgt(4))(_sens(9)))))
		)
		(_subprogram
			(_int vec_NOR 2 0 52(_arch(_func -1 -2)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard)))
	(_model . Mult4 3 -1)
)
I 000051 55 377           1730160789407 Test_Mult4
(_unit VHDL(test_mult4 0 22(test_mult4 0 23))
	(_version vf5)
	(_time 1730160789408 2024.10.28 21:13:09)
	(_source(\../src/Test_Mult4.vhd\))
	(_parameters tan)
	(_code f6a0a3a6f5a0a1e1f3f5b0acf3f1f3f0a5f1f2f5f2)
	(_ent
		(_time 1730083784866)
	)
	(_object
		(_prcs
			(Stimulus(_arch 0 0 29(_prcs)))
		)
	)
	(_use(std(standard)))
	(_model . Test_Mult4 1 -1)
)
I 000053 55 1432          1730160789434 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1730160789435 2024.10.28 21:13:09)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 15424312164247031012034f421311131313131311)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1174          1730160789458 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1730160789459 2024.10.28 21:13:09)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 25737321257372322226637f702323232322212320)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 24(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2518          1730160789480 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730160789481 2024.10.28 21:13:09)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 356234303163652337312d6a6c3366333432313336)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1730160789486 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1730160789487 2024.10.28 21:13:09)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code 44121246451213534243021e46424543404247424c)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 20(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 20(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 701           1730160789499 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 0 5))
	(_version vf5)
	(_time 1730160789500 2024.10.28 21:13:09)
	(_source(\../src/Full_adder.vhd\))
	(_parameters tan)
	(_code 5403005655035342075a450e015250525153565252)
	(_ent
		(_time 1725922142697)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1559          1730160789517 driver
(_unit VHDL(test_sumador 0 5(driver 0 12))
	(_version vf5)
	(_time 1730160789518 2024.10.28 21:13:09)
	(_source(\../src/TestA_Full_adder.vhd\))
	(_parameters tan)
	(_code 64323264653233736267223f366361623062656260)
	(_ent
		(_time 1725922142726)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 14(_ent (_in))))
				(_port(_int Y -1 0 14(_ent (_in))))
				(_port(_int Cin -1 0 14(_ent (_in))))
				(_port(_int Cout -1 0 14(_ent (_out))))
				(_port(_int Sum -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst uut 0 18(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 16(_arch(_uni))))
		(_sig(_int Y -1 0 16(_arch(_uni))))
		(_sig(_int Cin -1 0 16(_arch(_uni))))
		(_sig(_int Cout -1 0 16(_arch(_uni))))
		(_sig(_int Sum -1 0 16(_arch(_uni))))
		(_type(_int Entry 0 20(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 24(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 25(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1777          1730160789532 Behave_1
(_unit VHDL(test_16 0 6(behave_1 0 12))
	(_version vf5)
	(_time 1730160789533 2024.10.28 21:13:09)
	(_source(\../src/TestB_Full_adder.vhd\))
	(_parameters tan)
	(_code 73252572752524647571352c237075747775767470)
	(_ent
		(_time 1725922142762)
	)
	(_block Blck_Test_1 0 21
		(_object
			(_sig(_int GUARD -3 0 21(_arch(_uni(_code 8)))))
			(_prcs
				(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__24(_arch 1 0 24(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__25(_arch 2 0 25(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 28
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 29(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 28(_arch(_uni(_code 9)))))
			(_prcs
				(line__28(_arch 3 0 28(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__31(_arch 4 0 31(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__32(_arch 5 0 32(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 13(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 15(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 16(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 17(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 18(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 35(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 42(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1868          1730160789548 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730160789549 2024.10.28 21:13:09)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code 83d4d08d84d4d395878c91dcda8582858785878586)
	(_ent
		(_time 1727362308084)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1382          1730160789565 Driver
(_unit VHDL(test_adder8 0 7(driver 0 9))
	(_version vf5)
	(_time 1730160789566 2024.10.28 21:13:09)
	(_source(\../src/Test_Adder8.vhd\))
	(_parameters tan)
	(_code 92c4c49d95c4c58597c6d4c8c29496949694979590)
	(_ent
		(_time 1727362308118)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 11(_ent (_in))))
				(_port(_int B 0 0 11(_ent (_in))))
				(_port(_int Cin -1 0 11(_ent (_in))))
				(_port(_int Cout -1 0 11(_ent (_out))))
				(_port(_int Sum 0 0 11(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 16(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 11(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 13(_arch(_uni))))
		(_sig(_int B 1 0 13(_arch(_uni))))
		(_sig(_int Sum 1 0 13(_arch(_uni))))
		(_sig(_int Cin -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 14(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 18(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 17(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1303          1730160789582 Behavior
(_unit VHDL(shiftn 0 1(behavior 0 15))
	(_version vf5)
	(_time 1730160789583 2024.10.28 21:13:09)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code a2f4f3f5a8f5ffb4a6a3b6f8a6a5a1a4aaa4aba4a4)
	(_ent
		(_time 1730083785013)
	)
	(_object
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int CLR -1 0 3(_ent(_in))))
		(_port(_int LD -1 0 4(_ent(_in))))
		(_port(_int SH -1 0 5(_ent(_in))))
		(_port(_int DIR -1 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 7(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 8(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 8(_ent(_out))))
		(_type(_int InBits 0 18(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 19(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 0 20(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 20(_prcs 1)))
		(_prcs
			(line__10(_ent 0 0 10(_assertion(_mon))))
			(Shifter(_arch 1 0 17(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1569          1730160789607 Driver
(_unit VHDL(test_shiftn 0 3(driver 0 5))
	(_version vf5)
	(_time 1730160789608 2024.10.28 21:13:09)
	(_source(\../src/Test_ShiftN.vhd\))
	(_parameters tan)
	(_code c1979794c59796d6c7c6879a93c7c9c7c8c7c7c6c5)
	(_ent
		(_time 1730083937678)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 7(_ent (_in))))
				(_port(_int CLR -1 0 7(_ent (_in))))
				(_port(_int LD -1 0 7(_ent (_in))))
				(_port(_int SH -1 0 8(_ent (_in))))
				(_port(_int DIR -1 0 8(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 9(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 9(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 15(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 0 11(_arch(_uni))))
		(_sig(_int CLR -1 0 11(_arch(_uni))))
		(_sig(_int LD -1 0 11(_arch(_uni))))
		(_sig(_int SH -1 0 11(_arch(_uni))))
		(_sig(_int DIR -1 0 11(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 12(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 12(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 13(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 13(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 16(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1164          1730160789623 FSM
(_unit VHDL(controller 0 1(fsm 0 6))
	(_version vf5)
	(_time 1730160789624 2024.10.28 21:13:09)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code d18680838686d0c6d7dfc38bd6d782d782d7d4d6d3)
	(_ent
		(_time 1730080932643)
	)
	(_object
		(_port(_int STB -1 0 2(_ent(_in))))
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int LSB -1 0 2(_ent(_in))))
		(_port(_int Stop -1 0 2(_ent(_in))))
		(_port(_int Init -1 0 3(_ent(_out))))
		(_port(_int Shift -1 0 3(_ent(_out))))
		(_port(_int Add -1 0 3(_ent(_out))))
		(_port(_int Done -1 0 3(_ent(_out))))
		(_type(_int States 0 7(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 8(_arch(_uni((i 4))))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(4))(_sens(8)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(6))(_sens(8)))))
			(line__13(_arch 2 0 13(_assignment(_trgt(5))(_sens(8)))))
			(line__14(_arch 3 0 14(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 17(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1754          1730160789639 Driver
(_unit VHDL(test_controller 0 7(driver 0 9))
	(_version vf5)
	(_time 1730160789640 2024.10.28 21:13:09)
	(_source(\../src/Test_Controller.vhd\))
	(_parameters tan)
	(_code e1b7b7b2e5b7b6f6e4b1a7bbb3e7b7e7b4e6e5e6e3)
	(_ent
		(_time 1730081938933)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int LSB -1 0 11(_ent (_in))))
				(_port(_int Stop -1 0 11(_ent (_in))))
				(_port(_int Init -1 0 12(_ent (_out))))
				(_port(_int Shift -1 0 12(_ent (_out))))
				(_port(_int Add -1 0 12(_ent (_out))))
				(_port(_int Done -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 17(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 14(_arch(_uni))))
		(_sig(_int LSB -1 0 14(_arch(_uni))))
		(_sig(_int Done -1 0 14(_arch(_uni))))
		(_sig(_int Init -1 0 14(_arch(_uni))))
		(_sig(_int Shift -1 0 14(_arch(_uni))))
		(_sig(_int Add -1 0 14(_arch(_uni))))
		(_sig(_int Stop -1 0 14(_arch(_uni))))
		(_sig(_int CLK -1 0 15(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 15(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 21(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 18(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 19(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 20(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000036 55 683 1730082391316 utils
(_unit VHDL(utils 0 1(utils 0 9))
	(_version vf5)
	(_time 1730160789655 2024.10.28 21:13:09)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code f0a6a7a1f4a7ade6a1ffe3aba4f7f4f6f9f6a3f7f3)
	(_ent
		(_time 1730082391316)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 10(_ent(_proc)))
			(_int Convert 1 0 18(_ent(_func)))
			(_int Convert 2 0 29(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1061          1730160789680 Driver
(_unit VHDL(test_utils 0 11(driver 0 15))
	(_version vf5)
	(_time 1730160789681 2024.10.28 21:13:09)
	(_source(\../src/Test_Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code 0056570605565717050d465b540704060906530703)
	(_ent
		(_time 1730081956185)
	)
	(_object
		(_sig(_int N -1 0 16(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 17(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 17(_arch(_uni))))
		(_sig(_int C -2 0 18(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 22(_procedure_call(_trgt(2)))))
			(line__24(_arch 1 0 24(_prcs(_wait_for)(_trgt(1)))))
			(line__33(_arch 2 0 33(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000046 55 4531          1730160789695 Mult4
(_unit VHDL(mult4 0 23(mult4 0 28))
	(_version vf5)
	(_time 1730160789696 2024.10.28 21:13:09)
	(_source(\../src/Mult4.vhd\))
	(_parameters tan)
	(_code 0f5808085c58081809591b550a080a095c080b0c0b)
	(_ent
		(_time 1730160626153)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 31(_ent (_in))))
				(_port(_int CLR -1 0 31(_ent (_in))))
				(_port(_int LD -1 0 31(_ent (_in))))
				(_port(_int SH -1 0 31(_ent (_in))))
				(_port(_int DIR -1 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 31(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 35(_ent (_in))))
				(_port(_int B 2 0 35(_ent (_in))))
				(_port(_int Cin -1 0 35(_ent (_in))))
				(_port(_int Cout -1 0 35(_ent (_out))))
				(_port(_int Sum 2 0 35(_ent (_out))))
			)
		)
		(Latch8
			(_object
				(_port(_int D 3 0 43(_ent (_in))))
				(_port(_int Clk -1 0 43(_ent (_in))))
				(_port(_int Pre -1 0 43(_ent (_in))))
				(_port(_int Clr -1 0 43(_ent (_in))))
				(_port(_int Q 3 0 43(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 39(_ent (_in))))
				(_port(_int CLK -1 0 39(_ent (_in))))
				(_port(_int LSB -1 0 39(_ent (_in))))
				(_port(_int Stop -1 0 39(_ent (_in))))
				(_port(_int Init -1 0 39(_ent (_out))))
				(_port(_int Shift -1 0 39(_ent (_out))))
				(_port(_int Add -1 0 39(_ent (_out))))
				(_port(_int Done -1 0 39(_ent (_out))))
			)
		)
	)
	(_inst SR1 0 62(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A))
			((Q)(QA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR2 0 63(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B))
			((Q)(QB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 65(_comp Adder8)
		(_port
			((A)(Res))
			((B)(QB))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_inst ACC 0 66(_comp Latch8)
		(_port
			((D)(Sum))
			((Clk)(CLK))
			((Pre)(Init))
			((Clr)(Add))
			((Q)(Res))
		)
		(_use(_ent . Latch8)
		)
	)
	(_inst FSM_Controller 0 67(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(A(0)))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 24(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 24(_ent(_in))))
		(_port(_int B 0 0 24(_ent(_in))))
		(_port(_int STB -1 0 24(_ent(_in))))
		(_port(_int CLK -1 0 24(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 25(_ent(_out))))
		(_port(_int Done -1 0 25(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 43(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int QA 4 0 46(_arch(_uni))))
		(_sig(_int QB 4 0 46(_arch(_uni))))
		(_sig(_int Sum 4 0 46(_arch(_uni))))
		(_sig(_int Res 4 0 46(_arch(_uni))))
		(_sig(_int LD -1 0 47(_arch(_uni))))
		(_sig(_int SH -1 0 47(_arch(_uni))))
		(_sig(_int DIR -1 0 47(_arch(_uni))))
		(_sig(_int CLR -1 0 47(_arch(_uni))))
		(_sig(_int Cin -1 0 48(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 48(_arch(_uni((i 0))))))
		(_sig(_int LSB -1 0 49(_arch(_uni))))
		(_sig(_int Init -1 0 49(_arch(_uni))))
		(_sig(_int Shift -1 0 49(_arch(_uni))))
		(_sig(_int Add -1 0 49(_arch(_uni))))
		(_sig(_int Stop -1 0 49(_arch(_uni))))
		(_sig(_int Pre -1 0 50(_arch(_uni((i 1))))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(20))(_sens(6)))))
			(line__68(_arch 1 0 68(_assignment(_alias((Result)(Res)))(_trgt(4))(_sens(9)))))
		)
		(_subprogram
			(_int vec_NOR 2 0 52(_arch(_func -1 -2)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard)))
	(_model . Mult4 3 -1)
)
I 000051 55 1923          1730161337231 Test_Mult4
(_unit VHDL(test_mult4 0 22(test_mult4 0 23))
	(_version vf5)
	(_time 1730161337232 2024.10.28 21:22:17)
	(_source(\../src/Test_Mult4.vhd\))
	(_parameters tan usedpackagebody)
	(_code eaede8b9bebcbdfdefeaacb0efedefecb9edeee9ee)
	(_ent
		(_time 1730083784866)
	)
	(_comp
		(Mult4
			(_object
				(_port(_int A 0 0 26(_ent (_in))))
				(_port(_int B 0 0 26(_ent (_in))))
				(_port(_int STB -1 0 26(_ent (_in))))
				(_port(_int CLK -1 0 26(_ent (_in))))
				(_port(_int Result 1 0 27(_ent (_out))))
				(_port(_int Done -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst mult 0 38(_comp Mult4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mult4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 29(_arch(_uni)(_param_out))))
		(_sig(_int Done -1 0 29(_arch(_uni))))
		(_sig(_int STB -1 0 29(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 30(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 30(_arch(_uni))))
		(_sig(_int B 2 0 30(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_procedure_call(_trgt(0)))))
			(line__35(_arch 1 0 35(_assignment(_trgt(3)))))
			(line__36(_arch 2 0 36(_assignment(_trgt(4)))))
			(line__37(_arch 3 0 37(_assignment(_trgt(2)))))
			(line__39(_arch 4 0 39(_assertion(_sens(1)(2))(_mon))))
		)
		(_subprogram
			(_ext Clock(1 0))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(16842752)
		(16777217)
		(1970104659 1768120684 1713401455 1818324585 1684109929 2109025)
	)
	(_model . Test_Mult4 5 -1)
)
I 000053 55 1432          1730161337262 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1730161337263 2024.10.28 21:22:17)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code fafcf8aaadada8ecfffdeca0adfcfefcfcfcfcfcfe)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1174          1730161337279 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1730161337280 2024.10.28 21:22:17)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 191e1a1e154f4e0e1e1a5f434c1f1f1f1f1e1d1f1c)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 24(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2518          1730161337300 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730161337301 2024.10.28 21:22:17)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 292f7d2d217f793f2b2d3176702f7a2f282e2d2f2a)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1730161337306 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1730161337307 2024.10.28 21:22:17)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code 292e2a2d257f7e3e2f2e6f732b2f282e2d2f2a2f21)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 20(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 20(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 701           1730161337316 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 0 5))
	(_version vf5)
	(_time 1730161337317 2024.10.28 21:22:17)
	(_source(\../src/Full_adder.vhd\))
	(_parameters tan)
	(_code 383e393c356f3f2e6b3629626d3e3c3e3d3f3a3e3e)
	(_ent
		(_time 1725922142697)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1559          1730161337329 driver
(_unit VHDL(test_sumador 0 5(driver 0 12))
	(_version vf5)
	(_time 1730161337330 2024.10.28 21:22:17)
	(_source(\../src/TestA_Full_adder.vhd\))
	(_parameters tan)
	(_code 484f4b4a451e1f5f4e4b0e131a4f4d4e1c4e494e4c)
	(_ent
		(_time 1725922142726)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 14(_ent (_in))))
				(_port(_int Y -1 0 14(_ent (_in))))
				(_port(_int Cin -1 0 14(_ent (_in))))
				(_port(_int Cout -1 0 14(_ent (_out))))
				(_port(_int Sum -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst uut 0 18(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 16(_arch(_uni))))
		(_sig(_int Y -1 0 16(_arch(_uni))))
		(_sig(_int Cin -1 0 16(_arch(_uni))))
		(_sig(_int Cout -1 0 16(_arch(_uni))))
		(_sig(_int Sum -1 0 16(_arch(_uni))))
		(_type(_int Entry 0 20(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 24(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 25(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1777          1730161337343 Behave_1
(_unit VHDL(test_16 0 6(behave_1 0 12))
	(_version vf5)
	(_time 1730161337344 2024.10.28 21:22:17)
	(_source(\../src/TestB_Full_adder.vhd\))
	(_parameters tan)
	(_code 585f5b5b550e0f4f5e5a1e07085b5e5f5c5e5d5f5b)
	(_ent
		(_time 1725922142762)
	)
	(_block Blck_Test_1 0 21
		(_object
			(_sig(_int GUARD -3 0 21(_arch(_uni(_code 8)))))
			(_prcs
				(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__24(_arch 1 0 24(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__25(_arch 2 0 25(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 28
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 29(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 28(_arch(_uni(_code 9)))))
			(_prcs
				(line__28(_arch 3 0 28(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__31(_arch 4 0 31(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__32(_arch 5 0 32(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 13(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 15(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 16(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 17(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 18(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 35(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 42(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1868          1730161337358 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730161337359 2024.10.28 21:22:17)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code 6761616764303771636875383e6166616361636162)
	(_ent
		(_time 1727362308084)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1382          1730161337372 Driver
(_unit VHDL(test_adder8 0 7(driver 0 9))
	(_version vf5)
	(_time 1730161337373 2024.10.28 21:22:17)
	(_source(\../src/Test_Adder8.vhd\))
	(_parameters tan)
	(_code 77707476752120607223312d277173717371727075)
	(_ent
		(_time 1727362308118)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 11(_ent (_in))))
				(_port(_int B 0 0 11(_ent (_in))))
				(_port(_int Cin -1 0 11(_ent (_in))))
				(_port(_int Cout -1 0 11(_ent (_out))))
				(_port(_int Sum 0 0 11(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 16(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 11(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 13(_arch(_uni))))
		(_sig(_int B 1 0 13(_arch(_uni))))
		(_sig(_int Sum 1 0 13(_arch(_uni))))
		(_sig(_int Cin -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 14(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 18(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 17(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1303          1730161337386 Behavior
(_unit VHDL(shiftn 0 1(behavior 0 15))
	(_version vf5)
	(_time 1730161337387 2024.10.28 21:22:17)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code 7770737678202a617376632d737074717f717e7171)
	(_ent
		(_time 1730083785013)
	)
	(_object
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int CLR -1 0 3(_ent(_in))))
		(_port(_int LD -1 0 4(_ent(_in))))
		(_port(_int SH -1 0 5(_ent(_in))))
		(_port(_int DIR -1 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 7(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 8(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 8(_ent(_out))))
		(_type(_int InBits 0 18(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 19(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 0 20(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 20(_prcs 1)))
		(_prcs
			(line__10(_ent 0 0 10(_assertion(_mon))))
			(Shifter(_arch 1 0 17(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1569          1730161337414 Driver
(_unit VHDL(test_shiftn 0 3(driver 0 5))
	(_version vf5)
	(_time 1730161337415 2024.10.28 21:22:17)
	(_source(\../src/Test_ShiftN.vhd\))
	(_parameters tan)
	(_code 9691959995c0c1819091d0cdc4909e909f90909192)
	(_ent
		(_time 1730083937678)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 7(_ent (_in))))
				(_port(_int CLR -1 0 7(_ent (_in))))
				(_port(_int LD -1 0 7(_ent (_in))))
				(_port(_int SH -1 0 8(_ent (_in))))
				(_port(_int DIR -1 0 8(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 9(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 9(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 15(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 0 11(_arch(_uni))))
		(_sig(_int CLR -1 0 11(_arch(_uni))))
		(_sig(_int LD -1 0 11(_arch(_uni))))
		(_sig(_int SH -1 0 11(_arch(_uni))))
		(_sig(_int DIR -1 0 11(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 12(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 12(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 13(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 13(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 16(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1164          1730161337429 FSM
(_unit VHDL(controller 0 1(fsm 0 6))
	(_version vf5)
	(_time 1730161337430 2024.10.28 21:22:17)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code a6a0a2f1f6f1a7b1a0a8b4fca1a0f5a0f5a0a3a1a4)
	(_ent
		(_time 1730080932643)
	)
	(_object
		(_port(_int STB -1 0 2(_ent(_in))))
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int LSB -1 0 2(_ent(_in))))
		(_port(_int Stop -1 0 2(_ent(_in))))
		(_port(_int Init -1 0 3(_ent(_out))))
		(_port(_int Shift -1 0 3(_ent(_out))))
		(_port(_int Add -1 0 3(_ent(_out))))
		(_port(_int Done -1 0 3(_ent(_out))))
		(_type(_int States 0 7(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 8(_arch(_uni((i 4))))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(4))(_sens(8)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(6))(_sens(8)))))
			(line__13(_arch 2 0 13(_assignment(_trgt(5))(_sens(8)))))
			(line__14(_arch 3 0 14(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 17(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1754          1730161337444 Driver
(_unit VHDL(test_controller 0 7(driver 0 9))
	(_version vf5)
	(_time 1730161337445 2024.10.28 21:22:17)
	(_source(\../src/Test_Controller.vhd\))
	(_parameters tan)
	(_code b5b2b6e1b5e3e2a2b0e5f3efe7b3e3b3e0b2b1b2b7)
	(_ent
		(_time 1730081938933)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int LSB -1 0 11(_ent (_in))))
				(_port(_int Stop -1 0 11(_ent (_in))))
				(_port(_int Init -1 0 12(_ent (_out))))
				(_port(_int Shift -1 0 12(_ent (_out))))
				(_port(_int Add -1 0 12(_ent (_out))))
				(_port(_int Done -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 17(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 14(_arch(_uni))))
		(_sig(_int LSB -1 0 14(_arch(_uni))))
		(_sig(_int Done -1 0 14(_arch(_uni))))
		(_sig(_int Init -1 0 14(_arch(_uni))))
		(_sig(_int Shift -1 0 14(_arch(_uni))))
		(_sig(_int Add -1 0 14(_arch(_uni))))
		(_sig(_int Stop -1 0 14(_arch(_uni))))
		(_sig(_int CLK -1 0 15(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 15(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 21(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 18(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 19(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 20(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000036 55 683 1730161337459 utils
(_unit VHDL(utils 0 1(utils 0 9))
	(_version vf5)
	(_time 1730161337461 2024.10.28 21:22:17)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code c5c2c791c49298d394cad69e91c2c1c3ccc396c2c6)
	(_ent
		(_time 1730161337459)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 10(_ent(_proc)))
			(_int Convert 1 0 18(_ent(_func)))
			(_int Convert 2 0 29(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1061          1730161337485 Driver
(_unit VHDL(test_utils 0 11(driver 0 15))
	(_version vf5)
	(_time 1730161337486 2024.10.28 21:22:17)
	(_source(\../src/Test_Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code e4e3e7b7e5b2b3f3e1e9a2bfb0e3e0e2ede2b7e3e7)
	(_ent
		(_time 1730081956185)
	)
	(_object
		(_sig(_int N -1 0 16(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 17(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 17(_arch(_uni))))
		(_sig(_int C -2 0 18(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 22(_procedure_call(_trgt(2)))))
			(line__24(_arch 1 0 24(_prcs(_wait_for)(_trgt(1)))))
			(line__33(_arch 2 0 33(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000046 55 4531          1730161337500 Mult4
(_unit VHDL(mult4 0 23(mult4 0 28))
	(_version vf5)
	(_time 1730161337501 2024.10.28 21:22:17)
	(_source(\../src/Mult4.vhd\))
	(_parameters tan)
	(_code f4f2a7a5f5a3f3e3f2a2e0aef1f3f1f2a7f3f0f7f0)
	(_ent
		(_time 1730160626153)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 31(_ent (_in))))
				(_port(_int CLR -1 0 31(_ent (_in))))
				(_port(_int LD -1 0 31(_ent (_in))))
				(_port(_int SH -1 0 31(_ent (_in))))
				(_port(_int DIR -1 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 31(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 35(_ent (_in))))
				(_port(_int B 2 0 35(_ent (_in))))
				(_port(_int Cin -1 0 35(_ent (_in))))
				(_port(_int Cout -1 0 35(_ent (_out))))
				(_port(_int Sum 2 0 35(_ent (_out))))
			)
		)
		(Latch8
			(_object
				(_port(_int D 3 0 43(_ent (_in))))
				(_port(_int Clk -1 0 43(_ent (_in))))
				(_port(_int Pre -1 0 43(_ent (_in))))
				(_port(_int Clr -1 0 43(_ent (_in))))
				(_port(_int Q 3 0 43(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 39(_ent (_in))))
				(_port(_int CLK -1 0 39(_ent (_in))))
				(_port(_int LSB -1 0 39(_ent (_in))))
				(_port(_int Stop -1 0 39(_ent (_in))))
				(_port(_int Init -1 0 39(_ent (_out))))
				(_port(_int Shift -1 0 39(_ent (_out))))
				(_port(_int Add -1 0 39(_ent (_out))))
				(_port(_int Done -1 0 39(_ent (_out))))
			)
		)
	)
	(_inst SR1 0 62(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A))
			((Q)(QA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR2 0 63(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B))
			((Q)(QB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 65(_comp Adder8)
		(_port
			((A)(Res))
			((B)(QB))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_inst ACC 0 66(_comp Latch8)
		(_port
			((D)(Sum))
			((Clk)(CLK))
			((Pre)(Init))
			((Clr)(Add))
			((Q)(Res))
		)
		(_use(_ent . Latch8)
		)
	)
	(_inst FSM_Controller 0 67(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(A(0)))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 24(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 24(_ent(_in))))
		(_port(_int B 0 0 24(_ent(_in))))
		(_port(_int STB -1 0 24(_ent(_in))))
		(_port(_int CLK -1 0 24(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 25(_ent(_out))))
		(_port(_int Done -1 0 25(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 43(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int QA 4 0 46(_arch(_uni))))
		(_sig(_int QB 4 0 46(_arch(_uni))))
		(_sig(_int Sum 4 0 46(_arch(_uni))))
		(_sig(_int Res 4 0 46(_arch(_uni))))
		(_sig(_int LD -1 0 47(_arch(_uni))))
		(_sig(_int SH -1 0 47(_arch(_uni))))
		(_sig(_int DIR -1 0 47(_arch(_uni))))
		(_sig(_int CLR -1 0 47(_arch(_uni))))
		(_sig(_int Cin -1 0 48(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 48(_arch(_uni((i 0))))))
		(_sig(_int LSB -1 0 49(_arch(_uni))))
		(_sig(_int Init -1 0 49(_arch(_uni))))
		(_sig(_int Shift -1 0 49(_arch(_uni))))
		(_sig(_int Add -1 0 49(_arch(_uni))))
		(_sig(_int Stop -1 0 49(_arch(_uni))))
		(_sig(_int Pre -1 0 50(_arch(_uni((i 1))))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(20))(_sens(6)))))
			(line__68(_arch 1 0 68(_assignment(_alias((Result)(Res)))(_trgt(4))(_sens(9)))))
		)
		(_subprogram
			(_int vec_NOR 2 0 52(_arch(_func -1 -2)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard)))
	(_model . Mult4 3 -1)
)
I 000051 55 1923          1730163738177 Test_Mult4
(_unit VHDL(test_mult4 0 22(test_mult4 0 23))
	(_version vf5)
	(_time 1730163738178 2024.10.28 22:02:18)
	(_source(\../src/Test_Mult4.vhd\))
	(_parameters tan usedpackagebody)
	(_code 94c2999b95c2c3839194d2ce91939192c793909790)
	(_ent
		(_time 1730083784866)
	)
	(_comp
		(Mult4
			(_object
				(_port(_int A 0 0 26(_ent (_in))))
				(_port(_int B 0 0 26(_ent (_in))))
				(_port(_int STB -1 0 26(_ent (_in))))
				(_port(_int CLK -1 0 26(_ent (_in))))
				(_port(_int Result 1 0 27(_ent (_out))))
				(_port(_int Done -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst mult 0 38(_comp Mult4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mult4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 29(_arch(_uni)(_param_out))))
		(_sig(_int Done -1 0 29(_arch(_uni))))
		(_sig(_int STB -1 0 29(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 30(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 30(_arch(_uni))))
		(_sig(_int B 2 0 30(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_procedure_call(_trgt(0)))))
			(line__35(_arch 1 0 35(_assignment(_trgt(3)))))
			(line__36(_arch 2 0 36(_assignment(_trgt(4)))))
			(line__37(_arch 3 0 37(_assignment(_trgt(2)))))
			(line__39(_arch 4 0 39(_assertion(_sens(1)(2))(_mon))))
		)
		(_subprogram
			(_ext Clock(1 0))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(16842752)
		(16777217)
		(1970104659 1768120684 1713401455 1818324585 1684109929 2109025)
	)
	(_model . Test_Mult4 5 -1)
)
I 000053 55 1432          1730163738209 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1730163738210 2024.10.28 22:02:18)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code b3e4bee7b6e4e1a5b6b4a5e9e4b5b7b5b5b5b5b5b7)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1174          1730163738228 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1730163738229 2024.10.28 22:02:18)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code c395ce96c59594d4c4c0859996c5c5c5c5c4c7c5c6)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 24(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2518          1730163738242 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730163738243 2024.10.28 22:02:18)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code d2858880d18482c4d0d6ca8d8bd481d4d3d5d6d4d1)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1730163738248 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1730163738249 2024.10.28 22:02:18)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code d284df80d58485c5d4d59488d0d4d3d5d6d4d1d4da)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 20(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 20(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 701           1730163738271 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 0 5))
	(_version vf5)
	(_time 1730163738272 2024.10.28 22:02:18)
	(_source(\../src/Full_adder.vhd\))
	(_parameters tan)
	(_code f2a5fda3f5a5f5e4a1fce3a8a7f4f6f4f7f5f0f4f4)
	(_ent
		(_time 1725922142697)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1559          1730163738286 driver
(_unit VHDL(test_sumador 0 5(driver 0 12))
	(_version vf5)
	(_time 1730163738287 2024.10.28 22:02:18)
	(_source(\../src/TestA_Full_adder.vhd\))
	(_parameters tan)
	(_code 01575407055756160702475a530604075507000705)
	(_ent
		(_time 1725922142726)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 14(_ent (_in))))
				(_port(_int Y -1 0 14(_ent (_in))))
				(_port(_int Cin -1 0 14(_ent (_in))))
				(_port(_int Cout -1 0 14(_ent (_out))))
				(_port(_int Sum -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst uut 0 18(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 16(_arch(_uni))))
		(_sig(_int Y -1 0 16(_arch(_uni))))
		(_sig(_int Cin -1 0 16(_arch(_uni))))
		(_sig(_int Cout -1 0 16(_arch(_uni))))
		(_sig(_int Sum -1 0 16(_arch(_uni))))
		(_type(_int Entry 0 20(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 24(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 25(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1777          1730163738305 Behave_1
(_unit VHDL(test_16 0 6(behave_1 0 12))
	(_version vf5)
	(_time 1730163738306 2024.10.28 22:02:18)
	(_source(\../src/TestB_Full_adder.vhd\))
	(_parameters tan)
	(_code 11474416154746061713574e411217161517141612)
	(_ent
		(_time 1725922142762)
	)
	(_block Blck_Test_1 0 21
		(_object
			(_sig(_int GUARD -3 0 21(_arch(_uni(_code 8)))))
			(_prcs
				(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__24(_arch 1 0 24(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__25(_arch 2 0 25(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 28
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 29(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 28(_arch(_uni(_code 9)))))
			(_prcs
				(line__28(_arch 3 0 28(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__31(_arch 4 0 31(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__32(_arch 5 0 32(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 13(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 15(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 16(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 17(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 18(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 35(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 42(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1868          1730163738319 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730163738320 2024.10.28 22:02:18)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code 2077702424777036242f327f792621262426242625)
	(_ent
		(_time 1727362308084)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1382          1730163738342 Driver
(_unit VHDL(test_adder8 0 7(driver 0 9))
	(_version vf5)
	(_time 1730163738343 2024.10.28 22:02:18)
	(_source(\../src/Test_Adder8.vhd\))
	(_parameters tan)
	(_code 40161542451617574514061a104644464446454742)
	(_ent
		(_time 1727362308118)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 11(_ent (_in))))
				(_port(_int B 0 0 11(_ent (_in))))
				(_port(_int Cin -1 0 11(_ent (_in))))
				(_port(_int Cout -1 0 11(_ent (_out))))
				(_port(_int Sum 0 0 11(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 16(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 11(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 13(_arch(_uni))))
		(_sig(_int B 1 0 13(_arch(_uni))))
		(_sig(_int Sum 1 0 13(_arch(_uni))))
		(_sig(_int Cin -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 14(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 18(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 17(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1303          1730163738355 Behavior
(_unit VHDL(shiftn 0 1(behavior 0 15))
	(_version vf5)
	(_time 1730163738356 2024.10.28 22:02:18)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code 4016124248171d564441541a444743464846494646)
	(_ent
		(_time 1730083785013)
	)
	(_object
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int CLR -1 0 3(_ent(_in))))
		(_port(_int LD -1 0 4(_ent(_in))))
		(_port(_int SH -1 0 5(_ent(_in))))
		(_port(_int DIR -1 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 7(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 8(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 8(_ent(_out))))
		(_type(_int InBits 0 18(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 19(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 0 20(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 20(_prcs 1)))
		(_prcs
			(line__10(_ent 0 0 10(_assertion(_mon))))
			(Shifter(_arch 1 0 17(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1569          1730163738389 Driver
(_unit VHDL(test_shiftn 0 3(driver 0 5))
	(_version vf5)
	(_time 1730163738390 2024.10.28 22:02:18)
	(_source(\../src/Test_ShiftN.vhd\))
	(_parameters tan)
	(_code 6f393a6f3c393878696829343d696769666969686b)
	(_ent
		(_time 1730083937678)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 7(_ent (_in))))
				(_port(_int CLR -1 0 7(_ent (_in))))
				(_port(_int LD -1 0 7(_ent (_in))))
				(_port(_int SH -1 0 8(_ent (_in))))
				(_port(_int DIR -1 0 8(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 9(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 9(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 15(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 0 11(_arch(_uni))))
		(_sig(_int CLR -1 0 11(_arch(_uni))))
		(_sig(_int LD -1 0 11(_arch(_uni))))
		(_sig(_int SH -1 0 11(_arch(_uni))))
		(_sig(_int DIR -1 0 11(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 12(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 12(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 13(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 13(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 16(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1164          1730163738404 FSM
(_unit VHDL(controller 0 1(fsm 0 6))
	(_version vf5)
	(_time 1730163738405 2024.10.28 22:02:18)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 7e292c7f7d297f6978706c2479782d782d787b797c)
	(_ent
		(_time 1730080932643)
	)
	(_object
		(_port(_int STB -1 0 2(_ent(_in))))
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int LSB -1 0 2(_ent(_in))))
		(_port(_int Stop -1 0 2(_ent(_in))))
		(_port(_int Init -1 0 3(_ent(_out))))
		(_port(_int Shift -1 0 3(_ent(_out))))
		(_port(_int Add -1 0 3(_ent(_out))))
		(_port(_int Done -1 0 3(_ent(_out))))
		(_type(_int States 0 7(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 8(_arch(_uni((i 4))))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(4))(_sens(8)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(6))(_sens(8)))))
			(line__13(_arch 2 0 13(_assignment(_trgt(5))(_sens(8)))))
			(line__14(_arch 3 0 14(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 17(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1754          1730163738426 Driver
(_unit VHDL(test_controller 0 7(driver 0 9))
	(_version vf5)
	(_time 1730163738427 2024.10.28 22:02:18)
	(_source(\../src/Test_Controller.vhd\))
	(_parameters tan)
	(_code 8ed8db80ded8d9998bdec8d4dc88d888db898a898c)
	(_ent
		(_time 1730081938933)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int LSB -1 0 11(_ent (_in))))
				(_port(_int Stop -1 0 11(_ent (_in))))
				(_port(_int Init -1 0 12(_ent (_out))))
				(_port(_int Shift -1 0 12(_ent (_out))))
				(_port(_int Add -1 0 12(_ent (_out))))
				(_port(_int Done -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 17(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 14(_arch(_uni))))
		(_sig(_int LSB -1 0 14(_arch(_uni))))
		(_sig(_int Done -1 0 14(_arch(_uni))))
		(_sig(_int Init -1 0 14(_arch(_uni))))
		(_sig(_int Shift -1 0 14(_arch(_uni))))
		(_sig(_int Add -1 0 14(_arch(_uni))))
		(_sig(_int Stop -1 0 14(_arch(_uni))))
		(_sig(_int CLK -1 0 15(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 15(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 21(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 18(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 19(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 20(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000036 55 683 1730163738450 utils
(_unit VHDL(utils 0 1(utils 0 9))
	(_version vf5)
	(_time 1730163738452 2024.10.28 22:02:18)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code adfbf9fbfdfaf0bbfca2bef6f9aaa9aba4abfeaaae)
	(_ent
		(_time 1730163738450)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 10(_ent(_proc)))
			(_int Convert 1 0 18(_ent(_func)))
			(_int Convert 2 0 29(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1061          1730163738481 Driver
(_unit VHDL(test_utils 0 11(driver 0 15))
	(_version vf5)
	(_time 1730163738482 2024.10.28 22:02:18)
	(_source(\../src/Test_Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code bdebe8e9ecebeaaab8b0fbe6e9bab9bbb4bbeebabe)
	(_ent
		(_time 1730081956185)
	)
	(_object
		(_sig(_int N -1 0 16(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 17(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 17(_arch(_uni))))
		(_sig(_int C -2 0 18(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 22(_procedure_call(_trgt(2)))))
			(line__24(_arch 1 0 24(_prcs(_wait_for)(_trgt(1)))))
			(line__33(_arch 2 0 33(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000051 55 1923          1730163753328 Test_Mult4
(_unit VHDL(test_mult4 0 22(test_mult4 0 23))
	(_version vf5)
	(_time 1730163753329 2024.10.28 22:02:33)
	(_source(\../src/Test_Mult4.vhd\))
	(_parameters tan usedpackagebody)
	(_code c89ac89dc59e9fdfcdc88e92cdcfcdce9bcfcccbcc)
	(_ent
		(_time 1730083784866)
	)
	(_comp
		(Mult4
			(_object
				(_port(_int A 0 0 26(_ent (_in))))
				(_port(_int B 0 0 26(_ent (_in))))
				(_port(_int STB -1 0 26(_ent (_in))))
				(_port(_int CLK -1 0 26(_ent (_in))))
				(_port(_int Result 1 0 27(_ent (_out))))
				(_port(_int Done -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst mult 0 38(_comp Mult4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mult4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 29(_arch(_uni)(_param_out))))
		(_sig(_int Done -1 0 29(_arch(_uni))))
		(_sig(_int STB -1 0 29(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 30(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 30(_arch(_uni))))
		(_sig(_int B 2 0 30(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_procedure_call(_trgt(0)))))
			(line__35(_arch 1 0 35(_assignment(_trgt(3)))))
			(line__36(_arch 2 0 36(_assignment(_trgt(4)))))
			(line__37(_arch 3 0 37(_assignment(_trgt(2)))))
			(line__39(_arch 4 0 39(_assertion(_sens(1)(2))(_mon))))
		)
		(_subprogram
			(_ext Clock(1 0))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(16842752)
		(16777217)
		(1970104659 1768120684 1713401455 1818324585 1684109929 2109025)
	)
	(_model . Test_Mult4 5 -1)
)
I 000053 55 1432          1730163753358 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1730163753359 2024.10.28 22:02:33)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code e7b4e7b4e6b0b5f1e2e0f1bdb0e1e3e1e1e1e1e1e3)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1174          1730163753377 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1730163753378 2024.10.28 22:02:33)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code f7a5f7a7f5a1a0e0f0f4b1ada2f1f1f1f1f0f3f1f2)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 24(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2518          1730163753390 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730163753391 2024.10.28 22:02:33)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 075451010151571105031f585e0154010600030104)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1730163753396 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1730163753397 2024.10.28 22:02:33)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code 07550601055150100100415d05010600030104010f)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 20(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 20(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 701           1730163753406 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 0 5))
	(_version vf5)
	(_time 1730163753407 2024.10.28 22:02:33)
	(_source(\../src/Full_adder.vhd\))
	(_parameters tan)
	(_code 16451510154111004518074c431012101311141010)
	(_ent
		(_time 1725922142697)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1559          1730163753419 driver
(_unit VHDL(test_sumador 0 5(driver 0 12))
	(_version vf5)
	(_time 1730163753420 2024.10.28 22:02:33)
	(_source(\../src/TestA_Full_adder.vhd\))
	(_parameters tan)
	(_code 26742722257071312025607d742123207220272022)
	(_ent
		(_time 1725922142726)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 14(_ent (_in))))
				(_port(_int Y -1 0 14(_ent (_in))))
				(_port(_int Cin -1 0 14(_ent (_in))))
				(_port(_int Cout -1 0 14(_ent (_out))))
				(_port(_int Sum -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst uut 0 18(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 16(_arch(_uni))))
		(_sig(_int Y -1 0 16(_arch(_uni))))
		(_sig(_int Cin -1 0 16(_arch(_uni))))
		(_sig(_int Cout -1 0 16(_arch(_uni))))
		(_sig(_int Sum -1 0 16(_arch(_uni))))
		(_type(_int Entry 0 20(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 24(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 25(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1777          1730163753433 Behave_1
(_unit VHDL(test_16 0 6(behave_1 0 12))
	(_version vf5)
	(_time 1730163753434 2024.10.28 22:02:33)
	(_source(\../src/TestB_Full_adder.vhd\))
	(_parameters tan)
	(_code 267427222570713120246079762520212220232125)
	(_ent
		(_time 1725922142762)
	)
	(_block Blck_Test_1 0 21
		(_object
			(_sig(_int GUARD -3 0 21(_arch(_uni(_code 8)))))
			(_prcs
				(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__24(_arch 1 0 24(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__25(_arch 2 0 25(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 28
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 29(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 28(_arch(_uni(_code 9)))))
			(_prcs
				(line__28(_arch 3 0 28(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__31(_arch 4 0 31(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__32(_arch 5 0 32(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 13(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 15(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 16(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 17(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 18(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 35(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 42(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1868          1730163753447 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730163753448 2024.10.28 22:02:33)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code 3566313034626523313a276a6c3334333133313330)
	(_ent
		(_time 1727362308084)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1382          1730163753461 Driver
(_unit VHDL(test_adder8 0 7(driver 0 9))
	(_version vf5)
	(_time 1730163753462 2024.10.28 22:02:33)
	(_source(\../src/Test_Adder8.vhd\))
	(_parameters tan)
	(_code 45174447451312524011031f154341434143404247)
	(_ent
		(_time 1727362308118)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 11(_ent (_in))))
				(_port(_int B 0 0 11(_ent (_in))))
				(_port(_int Cin -1 0 11(_ent (_in))))
				(_port(_int Cout -1 0 11(_ent (_out))))
				(_port(_int Sum 0 0 11(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 16(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 11(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 13(_arch(_uni))))
		(_sig(_int B 1 0 13(_arch(_uni))))
		(_sig(_int Sum 1 0 13(_arch(_uni))))
		(_sig(_int Cin -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 14(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 18(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 17(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1303          1730163753475 Behavior
(_unit VHDL(shiftn 0 1(behavior 0 15))
	(_version vf5)
	(_time 1730163753476 2024.10.28 22:02:33)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code 55075356580208435154410f515256535d535c5353)
	(_ent
		(_time 1730083785013)
	)
	(_object
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int CLR -1 0 3(_ent(_in))))
		(_port(_int LD -1 0 4(_ent(_in))))
		(_port(_int SH -1 0 5(_ent(_in))))
		(_port(_int DIR -1 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 7(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 8(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 8(_ent(_out))))
		(_type(_int InBits 0 18(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 19(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 0 20(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 20(_prcs 1)))
		(_prcs
			(line__10(_ent 0 0 10(_assertion(_mon))))
			(Shifter(_arch 1 0 17(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1569          1730163753505 Driver
(_unit VHDL(test_shiftn 0 3(driver 0 5))
	(_version vf5)
	(_time 1730163753506 2024.10.28 22:02:33)
	(_source(\../src/Test_ShiftN.vhd\))
	(_parameters tan)
	(_code 74267575752223637273322f26727c727d72727370)
	(_ent
		(_time 1730083937678)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 7(_ent (_in))))
				(_port(_int CLR -1 0 7(_ent (_in))))
				(_port(_int LD -1 0 7(_ent (_in))))
				(_port(_int SH -1 0 8(_ent (_in))))
				(_port(_int DIR -1 0 8(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 9(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 9(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 15(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 0 11(_arch(_uni))))
		(_sig(_int CLR -1 0 11(_arch(_uni))))
		(_sig(_int LD -1 0 11(_arch(_uni))))
		(_sig(_int SH -1 0 11(_arch(_uni))))
		(_sig(_int DIR -1 0 11(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 12(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 12(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 13(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 13(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 16(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1164          1730163753520 FSM
(_unit VHDL(controller 0 1(fsm 0 6))
	(_version vf5)
	(_time 1730163753521 2024.10.28 22:02:33)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 84d7828ad6d38593828a96de8382d782d782818386)
	(_ent
		(_time 1730080932643)
	)
	(_object
		(_port(_int STB -1 0 2(_ent(_in))))
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int LSB -1 0 2(_ent(_in))))
		(_port(_int Stop -1 0 2(_ent(_in))))
		(_port(_int Init -1 0 3(_ent(_out))))
		(_port(_int Shift -1 0 3(_ent(_out))))
		(_port(_int Add -1 0 3(_ent(_out))))
		(_port(_int Done -1 0 3(_ent(_out))))
		(_type(_int States 0 7(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 8(_arch(_uni((i 4))))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(4))(_sens(8)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(6))(_sens(8)))))
			(line__13(_arch 2 0 13(_assignment(_trgt(5))(_sens(8)))))
			(line__14(_arch 3 0 14(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 17(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1754          1730163753535 Driver
(_unit VHDL(test_controller 0 7(driver 0 9))
	(_version vf5)
	(_time 1730163753536 2024.10.28 22:02:33)
	(_source(\../src/Test_Controller.vhd\))
	(_parameters tan)
	(_code 93c1929c95c5c48496c3d5c9c195c595c694979491)
	(_ent
		(_time 1730081938933)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int LSB -1 0 11(_ent (_in))))
				(_port(_int Stop -1 0 11(_ent (_in))))
				(_port(_int Init -1 0 12(_ent (_out))))
				(_port(_int Shift -1 0 12(_ent (_out))))
				(_port(_int Add -1 0 12(_ent (_out))))
				(_port(_int Done -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 17(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 14(_arch(_uni))))
		(_sig(_int LSB -1 0 14(_arch(_uni))))
		(_sig(_int Done -1 0 14(_arch(_uni))))
		(_sig(_int Init -1 0 14(_arch(_uni))))
		(_sig(_int Shift -1 0 14(_arch(_uni))))
		(_sig(_int Add -1 0 14(_arch(_uni))))
		(_sig(_int Stop -1 0 14(_arch(_uni))))
		(_sig(_int CLK -1 0 15(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 15(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 21(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 18(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 19(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 20(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000036 55 683 1730163753547 utils
(_unit VHDL(utils 0 1(utils 0 9))
	(_version vf5)
	(_time 1730163753549 2024.10.28 22:02:33)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code a3f1a3f5a4f4feb5f2acb0f8f7a4a7a5aaa5f0a4a0)
	(_ent
		(_time 1730163753547)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 10(_ent(_proc)))
			(_int Convert 1 0 18(_ent(_func)))
			(_int Convert 2 0 29(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1061          1730163753572 Driver
(_unit VHDL(test_utils 0 11(driver 0 15))
	(_version vf5)
	(_time 1730163753573 2024.10.28 22:02:33)
	(_source(\../src/Test_Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code b2e0b3e6b5e4e5a5b7bff4e9e6b5b6b4bbb4e1b5b1)
	(_ent
		(_time 1730081956185)
	)
	(_object
		(_sig(_int N -1 0 16(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 17(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 17(_arch(_uni))))
		(_sig(_int C -2 0 18(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 22(_procedure_call(_trgt(2)))))
			(line__24(_arch 1 0 24(_prcs(_wait_for)(_trgt(1)))))
			(line__33(_arch 2 0 33(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000046 55 4749          1730163753586 Mult4
(_unit VHDL(mult4 0 23(mult4 0 28))
	(_version vf5)
	(_time 1730163753587 2024.10.28 22:02:33)
	(_source(\../src/Mult4.vhd\))
	(_parameters tan)
	(_code c2919396c595c5d5c5c1d698c7c5c7c491c5c6c1c6)
	(_ent
		(_time 1730160626153)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 31(_ent (_in))))
				(_port(_int CLR -1 0 31(_ent (_in))))
				(_port(_int LD -1 0 31(_ent (_in))))
				(_port(_int SH -1 0 31(_ent (_in))))
				(_port(_int DIR -1 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 31(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 35(_ent (_in))))
				(_port(_int B 2 0 35(_ent (_in))))
				(_port(_int Cin -1 0 35(_ent (_in))))
				(_port(_int Cout -1 0 35(_ent (_out))))
				(_port(_int Sum 2 0 35(_ent (_out))))
			)
		)
		(Latch8
			(_object
				(_port(_int D 3 0 43(_ent (_in))))
				(_port(_int Clk -1 0 43(_ent (_in))))
				(_port(_int Pre -1 0 43(_ent (_in))))
				(_port(_int Clr -1 0 43(_ent (_in))))
				(_port(_int Q 3 0 43(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 39(_ent (_in))))
				(_port(_int CLK -1 0 39(_ent (_in))))
				(_port(_int LSB -1 0 39(_ent (_in))))
				(_port(_int Stop -1 0 39(_ent (_in))))
				(_port(_int Init -1 0 39(_ent (_out))))
				(_port(_int Shift -1 0 39(_ent (_out))))
				(_port(_int Add -1 0 39(_ent (_out))))
				(_port(_int Done -1 0 39(_ent (_out))))
			)
		)
	)
	(_inst SR1 0 64(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A))
			((Q)(QA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR2 0 65(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B))
			((Q)(QB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 67(_comp Adder8)
		(_port
			((A)(Res))
			((B)(QB))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_inst ACC 0 68(_comp Latch8)
		(_port
			((D)(Sum))
			((Clk)(CLK))
			((Pre)(Init))
			((Clr)(Add))
			((Q)(Res))
		)
		(_use(_ent . Latch8)
		)
	)
	(_inst FSM_Controller 0 69(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(A(0)))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 24(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 24(_ent(_in))))
		(_port(_int B 0 0 24(_ent(_in))))
		(_port(_int STB -1 0 24(_ent(_in))))
		(_port(_int CLK -1 0 24(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 25(_ent(_out))))
		(_port(_int Done -1 0 25(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 43(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int QA 4 0 46(_arch(_uni))))
		(_sig(_int QB 4 0 46(_arch(_uni))))
		(_sig(_int Sum 4 0 46(_arch(_uni))))
		(_sig(_int Res 4 0 46(_arch(_uni))))
		(_sig(_int A8 4 0 46(_arch(_uni))))
		(_sig(_int B8 4 0 46(_arch(_uni))))
		(_sig(_int LD -1 0 47(_arch(_uni))))
		(_sig(_int SH -1 0 47(_arch(_uni))))
		(_sig(_int DIR -1 0 47(_arch(_uni))))
		(_sig(_int CLR -1 0 47(_arch(_uni))))
		(_sig(_int Cin -1 0 48(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 48(_arch(_uni((i 0))))))
		(_sig(_int LSB -1 0 49(_arch(_uni))))
		(_sig(_int Init -1 0 49(_arch(_uni))))
		(_sig(_int Shift -1 0 49(_arch(_uni))))
		(_sig(_int Add -1 0 49(_arch(_uni))))
		(_sig(_int Stop -1 0 49(_arch(_uni))))
		(_sig(_int Pre -1 0 50(_arch(_uni((i 1))))))
		(_prcs
			(line__62(_arch 0 0 62(_assignment(_trgt(10))(_sens(0(d_3_0))))))
			(line__63(_arch 1 0 63(_assignment(_trgt(11))(_sens(1(d_3_0))))))
			(line__66(_arch 2 0 66(_assignment(_trgt(22))(_sens(6)))))
			(line__70(_arch 3 0 70(_assignment(_alias((Result)(Res)))(_trgt(4))(_sens(9)))))
		)
		(_subprogram
			(_int vec_NOR 4 0 52(_arch(_func -1 -2)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard)))
	(_model . Mult4 5 -1)
)
I 000051 55 1923          1730163762769 Test_Mult4
(_unit VHDL(test_mult4 0 22(test_mult4 0 23))
	(_version vf5)
	(_time 1730163762770 2024.10.28 22:02:42)
	(_source(\../src/Test_Mult4.vhd\))
	(_parameters tan usedpackagebody)
	(_code a6a1abf1a5f0f1b1a3a6e0fca3a1a3a0f5a1a2a5a2)
	(_ent
		(_time 1730083784866)
	)
	(_comp
		(Mult4
			(_object
				(_port(_int A 0 0 26(_ent (_in))))
				(_port(_int B 0 0 26(_ent (_in))))
				(_port(_int STB -1 0 26(_ent (_in))))
				(_port(_int CLK -1 0 26(_ent (_in))))
				(_port(_int Result 1 0 27(_ent (_out))))
				(_port(_int Done -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst mult 0 38(_comp Mult4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mult4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 29(_arch(_uni)(_param_out))))
		(_sig(_int Done -1 0 29(_arch(_uni))))
		(_sig(_int STB -1 0 29(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 30(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 30(_arch(_uni))))
		(_sig(_int B 2 0 30(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_procedure_call(_trgt(0)))))
			(line__35(_arch 1 0 35(_assignment(_trgt(3)))))
			(line__36(_arch 2 0 36(_assignment(_trgt(4)))))
			(line__37(_arch 3 0 37(_assignment(_trgt(2)))))
			(line__39(_arch 4 0 39(_assertion(_sens(1)(2))(_mon))))
		)
		(_subprogram
			(_ext Clock(1 0))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(16842752)
		(16777217)
		(1970104659 1768120684 1713401455 1818324585 1684109929 2109025)
	)
	(_model . Test_Mult4 5 -1)
)
I 000053 55 1432          1730163762792 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1730163762793 2024.10.28 22:02:42)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code b5b3b8e1b6e2e7a3b0b2a3efe2b3b1b3b3b3b3b3b1)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1174          1730163762810 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1730163762811 2024.10.28 22:02:42)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code d4d3d986d58283c3d3d7928e81d2d2d2d2d3d0d2d1)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 24(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2518          1730163762824 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730163762825 2024.10.28 22:02:42)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code d4d28e86d18284c2d6d0cc8b8dd287d2d5d3d0d2d7)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1730163762830 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1730163762831 2024.10.28 22:02:42)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code e4e3e9b7e5b2b3f3e2e3a2bee6e2e5e3e0e2e7e2ec)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 20(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 20(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 701           1730163762839 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 0 5))
	(_version vf5)
	(_time 1730163762840 2024.10.28 22:02:42)
	(_source(\../src/Full_adder.vhd\))
	(_parameters tan)
	(_code e4e2ebb6e5b3e3f2b7eaf5beb1e2e0e2e1e3e6e2e2)
	(_ent
		(_time 1725922142697)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1559          1730163762854 driver
(_unit VHDL(test_sumador 0 5(driver 0 12))
	(_version vf5)
	(_time 1730163762855 2024.10.28 22:02:42)
	(_source(\../src/TestA_Full_adder.vhd\))
	(_parameters tan)
	(_code f4f3f9a4f5a2a3e3f2f7b2afa6f3f1f2a0f2f5f2f0)
	(_ent
		(_time 1725922142726)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 14(_ent (_in))))
				(_port(_int Y -1 0 14(_ent (_in))))
				(_port(_int Cin -1 0 14(_ent (_in))))
				(_port(_int Cout -1 0 14(_ent (_out))))
				(_port(_int Sum -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst uut 0 18(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 16(_arch(_uni))))
		(_sig(_int Y -1 0 16(_arch(_uni))))
		(_sig(_int Cin -1 0 16(_arch(_uni))))
		(_sig(_int Cout -1 0 16(_arch(_uni))))
		(_sig(_int Sum -1 0 16(_arch(_uni))))
		(_type(_int Entry 0 20(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 24(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 25(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1777          1730163762869 Behave_1
(_unit VHDL(test_16 0 6(behave_1 0 12))
	(_version vf5)
	(_time 1730163762870 2024.10.28 22:02:42)
	(_source(\../src/TestB_Full_adder.vhd\))
	(_parameters tan)
	(_code 03045605055554140501455c530005040705060400)
	(_ent
		(_time 1725922142762)
	)
	(_block Blck_Test_1 0 21
		(_object
			(_sig(_int GUARD -3 0 21(_arch(_uni(_code 8)))))
			(_prcs
				(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__24(_arch 1 0 24(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__25(_arch 2 0 25(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 28
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 29(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 28(_arch(_uni(_code 9)))))
			(_prcs
				(line__28(_arch 3 0 28(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__31(_arch 4 0 31(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__32(_arch 5 0 32(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 13(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 15(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 16(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 17(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 18(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 35(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 42(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1868          1730163762884 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730163762885 2024.10.28 22:02:42)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code 1315431414444305171c014c4a1512151715171516)
	(_ent
		(_time 1727362308084)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1382          1730163762897 Driver
(_unit VHDL(test_adder8 0 7(driver 0 9))
	(_version vf5)
	(_time 1730163762898 2024.10.28 22:02:42)
	(_source(\../src/Test_Adder8.vhd\))
	(_parameters tan)
	(_code 232476272575743426776579732527252725262421)
	(_ent
		(_time 1727362308118)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 11(_ent (_in))))
				(_port(_int B 0 0 11(_ent (_in))))
				(_port(_int Cin -1 0 11(_ent (_in))))
				(_port(_int Cout -1 0 11(_ent (_out))))
				(_port(_int Sum 0 0 11(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 16(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 11(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 13(_arch(_uni))))
		(_sig(_int B 1 0 13(_arch(_uni))))
		(_sig(_int Sum 1 0 13(_arch(_uni))))
		(_sig(_int Cin -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 14(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 18(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 17(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1303          1730163762911 Behavior
(_unit VHDL(shiftn 0 1(behavior 0 15))
	(_version vf5)
	(_time 1730163762912 2024.10.28 22:02:42)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code 3235603738656f2436332668363531343a343b3434)
	(_ent
		(_time 1730083785013)
	)
	(_object
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int CLR -1 0 3(_ent(_in))))
		(_port(_int LD -1 0 4(_ent(_in))))
		(_port(_int SH -1 0 5(_ent(_in))))
		(_port(_int DIR -1 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 7(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 8(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 8(_ent(_out))))
		(_type(_int InBits 0 18(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 19(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 0 20(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 20(_prcs 1)))
		(_prcs
			(line__10(_ent 0 0 10(_assertion(_mon))))
			(Shifter(_arch 1 0 17(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1569          1730163762939 Driver
(_unit VHDL(test_shiftn 0 3(driver 0 5))
	(_version vf5)
	(_time 1730163762940 2024.10.28 22:02:42)
	(_source(\../src/Test_ShiftN.vhd\))
	(_parameters tan)
	(_code 51560452550706465756170a035759575857575655)
	(_ent
		(_time 1730083937678)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 7(_ent (_in))))
				(_port(_int CLR -1 0 7(_ent (_in))))
				(_port(_int LD -1 0 7(_ent (_in))))
				(_port(_int SH -1 0 8(_ent (_in))))
				(_port(_int DIR -1 0 8(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 9(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 9(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 15(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 0 11(_arch(_uni))))
		(_sig(_int CLR -1 0 11(_arch(_uni))))
		(_sig(_int LD -1 0 11(_arch(_uni))))
		(_sig(_int SH -1 0 11(_arch(_uni))))
		(_sig(_int DIR -1 0 11(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 12(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 12(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 13(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 13(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 16(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1164          1730163762953 FSM
(_unit VHDL(controller 0 1(fsm 0 6))
	(_version vf5)
	(_time 1730163762954 2024.10.28 22:02:42)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 6167336136366076676f733b666732673267646663)
	(_ent
		(_time 1730080932643)
	)
	(_object
		(_port(_int STB -1 0 2(_ent(_in))))
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int LSB -1 0 2(_ent(_in))))
		(_port(_int Stop -1 0 2(_ent(_in))))
		(_port(_int Init -1 0 3(_ent(_out))))
		(_port(_int Shift -1 0 3(_ent(_out))))
		(_port(_int Add -1 0 3(_ent(_out))))
		(_port(_int Done -1 0 3(_ent(_out))))
		(_type(_int States 0 7(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 8(_arch(_uni((i 4))))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(4))(_sens(8)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(6))(_sens(8)))))
			(line__13(_arch 2 0 13(_assignment(_trgt(5))(_sens(8)))))
			(line__14(_arch 3 0 14(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 17(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1754          1730163762967 Driver
(_unit VHDL(test_controller 0 7(driver 0 9))
	(_version vf5)
	(_time 1730163762968 2024.10.28 22:02:42)
	(_source(\../src/Test_Controller.vhd\))
	(_parameters tan)
	(_code 71762470752726667421372b237727772476757673)
	(_ent
		(_time 1730081938933)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int LSB -1 0 11(_ent (_in))))
				(_port(_int Stop -1 0 11(_ent (_in))))
				(_port(_int Init -1 0 12(_ent (_out))))
				(_port(_int Shift -1 0 12(_ent (_out))))
				(_port(_int Add -1 0 12(_ent (_out))))
				(_port(_int Done -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 17(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 14(_arch(_uni))))
		(_sig(_int LSB -1 0 14(_arch(_uni))))
		(_sig(_int Done -1 0 14(_arch(_uni))))
		(_sig(_int Init -1 0 14(_arch(_uni))))
		(_sig(_int Shift -1 0 14(_arch(_uni))))
		(_sig(_int Add -1 0 14(_arch(_uni))))
		(_sig(_int Stop -1 0 14(_arch(_uni))))
		(_sig(_int CLK -1 0 15(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 15(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 21(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 18(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 19(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 20(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000036 55 683 1730163762980 utils
(_unit VHDL(utils 0 1(utils 0 9))
	(_version vf5)
	(_time 1730163762982 2024.10.28 22:02:42)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code 8087d48f84d7dd96d18f93dbd48784868986d38783)
	(_ent
		(_time 1730163762980)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 10(_ent(_proc)))
			(_int Convert 1 0 18(_ent(_func)))
			(_int Convert 2 0 29(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1061          1730163763003 Driver
(_unit VHDL(test_utils 0 11(driver 0 15))
	(_version vf5)
	(_time 1730163763004 2024.10.28 22:02:43)
	(_source(\../src/Test_Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code 9097c59f95c6c787959dd6cbc49794969996c39793)
	(_ent
		(_time 1730081956185)
	)
	(_object
		(_sig(_int N -1 0 16(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 17(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 17(_arch(_uni))))
		(_sig(_int C -2 0 18(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 22(_procedure_call(_trgt(2)))))
			(line__24(_arch 1 0 24(_prcs(_wait_for)(_trgt(1)))))
			(line__33(_arch 2 0 33(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000046 55 4751          1730163763017 Mult4
(_unit VHDL(mult4 0 23(mult4 0 28))
	(_version vf5)
	(_time 1730163763018 2024.10.28 22:02:43)
	(_source(\../src/Mult4.vhd\))
	(_parameters tan)
	(_code a0a6a5f6a5f7a7b7a7a3b4faa5a7a5a6f3a7a4a3a4)
	(_ent
		(_time 1730160626153)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 31(_ent (_in))))
				(_port(_int CLR -1 0 31(_ent (_in))))
				(_port(_int LD -1 0 31(_ent (_in))))
				(_port(_int SH -1 0 31(_ent (_in))))
				(_port(_int DIR -1 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 31(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 35(_ent (_in))))
				(_port(_int B 2 0 35(_ent (_in))))
				(_port(_int Cin -1 0 35(_ent (_in))))
				(_port(_int Cout -1 0 35(_ent (_out))))
				(_port(_int Sum 2 0 35(_ent (_out))))
			)
		)
		(Latch8
			(_object
				(_port(_int D 3 0 43(_ent (_in))))
				(_port(_int Clk -1 0 43(_ent (_in))))
				(_port(_int Pre -1 0 43(_ent (_in))))
				(_port(_int Clr -1 0 43(_ent (_in))))
				(_port(_int Q 3 0 43(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 39(_ent (_in))))
				(_port(_int CLK -1 0 39(_ent (_in))))
				(_port(_int LSB -1 0 39(_ent (_in))))
				(_port(_int Stop -1 0 39(_ent (_in))))
				(_port(_int Init -1 0 39(_ent (_out))))
				(_port(_int Shift -1 0 39(_ent (_out))))
				(_port(_int Add -1 0 39(_ent (_out))))
				(_port(_int Done -1 0 39(_ent (_out))))
			)
		)
	)
	(_inst SR1 0 64(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A8))
			((Q)(QA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR2 0 65(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B8))
			((Q)(QB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 67(_comp Adder8)
		(_port
			((A)(Res))
			((B)(QB))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_inst ACC 0 68(_comp Latch8)
		(_port
			((D)(Sum))
			((Clk)(CLK))
			((Pre)(Init))
			((Clr)(Add))
			((Q)(Res))
		)
		(_use(_ent . Latch8)
		)
	)
	(_inst FSM_Controller 0 69(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(A(0)))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 24(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 24(_ent(_in))))
		(_port(_int B 0 0 24(_ent(_in))))
		(_port(_int STB -1 0 24(_ent(_in))))
		(_port(_int CLK -1 0 24(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 25(_ent(_out))))
		(_port(_int Done -1 0 25(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 43(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int QA 4 0 46(_arch(_uni))))
		(_sig(_int QB 4 0 46(_arch(_uni))))
		(_sig(_int Sum 4 0 46(_arch(_uni))))
		(_sig(_int Res 4 0 46(_arch(_uni))))
		(_sig(_int A8 4 0 46(_arch(_uni))))
		(_sig(_int B8 4 0 46(_arch(_uni))))
		(_sig(_int LD -1 0 47(_arch(_uni))))
		(_sig(_int SH -1 0 47(_arch(_uni))))
		(_sig(_int DIR -1 0 47(_arch(_uni))))
		(_sig(_int CLR -1 0 47(_arch(_uni))))
		(_sig(_int Cin -1 0 48(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 48(_arch(_uni((i 0))))))
		(_sig(_int LSB -1 0 49(_arch(_uni))))
		(_sig(_int Init -1 0 49(_arch(_uni))))
		(_sig(_int Shift -1 0 49(_arch(_uni))))
		(_sig(_int Add -1 0 49(_arch(_uni))))
		(_sig(_int Stop -1 0 49(_arch(_uni))))
		(_sig(_int Pre -1 0 50(_arch(_uni((i 1))))))
		(_prcs
			(line__62(_arch 0 0 62(_assignment(_trgt(10))(_sens(0(d_3_0))))))
			(line__63(_arch 1 0 63(_assignment(_trgt(11))(_sens(1(d_3_0))))))
			(line__66(_arch 2 0 66(_assignment(_trgt(22))(_sens(6)))))
			(line__70(_arch 3 0 70(_assignment(_alias((Result)(Res)))(_trgt(4))(_sens(9)))))
		)
		(_subprogram
			(_int vec_NOR 4 0 52(_arch(_func -1 -2)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard)))
	(_model . Mult4 5 -1)
)
I 000051 55 1923          1730163794716 Test_Mult4
(_unit VHDL(test_mult4 0 22(test_mult4 0 23))
	(_version vf5)
	(_time 1730163794717 2024.10.28 22:03:14)
	(_source(\../src/Test_Mult4.vhd\))
	(_parameters tan usedpackagebody)
	(_code 77787576752120607277312d727072712470737473)
	(_ent
		(_time 1730083784866)
	)
	(_comp
		(Mult4
			(_object
				(_port(_int A 0 0 26(_ent (_in))))
				(_port(_int B 0 0 26(_ent (_in))))
				(_port(_int STB -1 0 26(_ent (_in))))
				(_port(_int CLK -1 0 26(_ent (_in))))
				(_port(_int Result 1 0 27(_ent (_out))))
				(_port(_int Done -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst mult 0 38(_comp Mult4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mult4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 29(_arch(_uni)(_param_out))))
		(_sig(_int Done -1 0 29(_arch(_uni))))
		(_sig(_int STB -1 0 29(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 30(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 30(_arch(_uni))))
		(_sig(_int B 2 0 30(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_procedure_call(_trgt(0)))))
			(line__35(_arch 1 0 35(_assignment(_trgt(3)))))
			(line__36(_arch 2 0 36(_assignment(_trgt(4)))))
			(line__37(_arch 3 0 37(_assignment(_trgt(2)))))
			(line__39(_arch 4 0 39(_assertion(_sens(1)(2))(_mon))))
		)
		(_subprogram
			(_ext Clock(1 0))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(16842752)
		(16777217)
		(1970104659 1768120684 1713401455 1818324585 1684109929 2109025)
	)
	(_model . Test_Mult4 5 -1)
)
I 000053 55 1432          1730163794739 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1730163794740 2024.10.28 22:03:14)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 8688848886d1d490838190dcd18082808080808082)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1174          1730163794758 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1730163794759 2024.10.28 22:03:14)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 9699949995c0c1819195d0ccc39090909091929093)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 24(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2518          1730163794773 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730163794774 2024.10.28 22:03:14)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code a6a8f3f1a1f0f6b0a4a2bef9ffa0f5a0a7a1a2a0a5)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1730163794779 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1730163794780 2024.10.28 22:03:14)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code a6a9a4f1a5f0f1b1a0a1e0fca4a0a7a1a2a0a5a0ae)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 20(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 20(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 701           1730163794788 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 0 5))
	(_version vf5)
	(_time 1730163794789 2024.10.28 22:03:14)
	(_source(\../src/Full_adder.vhd\))
	(_parameters tan)
	(_code b5bbb5e0b5e2b2a3e6bba4efe0b3b1b3b0b2b7b3b3)
	(_ent
		(_time 1725922142697)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1559          1730163794804 driver
(_unit VHDL(test_sumador 0 5(driver 0 12))
	(_version vf5)
	(_time 1730163794805 2024.10.28 22:03:14)
	(_source(\../src/TestA_Full_adder.vhd\))
	(_parameters tan)
	(_code c5cac790c59392d2c3c6839e97c2c0c391c3c4c3c1)
	(_ent
		(_time 1725922142726)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 14(_ent (_in))))
				(_port(_int Y -1 0 14(_ent (_in))))
				(_port(_int Cin -1 0 14(_ent (_in))))
				(_port(_int Cout -1 0 14(_ent (_out))))
				(_port(_int Sum -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst uut 0 18(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 16(_arch(_uni))))
		(_sig(_int Y -1 0 16(_arch(_uni))))
		(_sig(_int Cin -1 0 16(_arch(_uni))))
		(_sig(_int Cout -1 0 16(_arch(_uni))))
		(_sig(_int Sum -1 0 16(_arch(_uni))))
		(_type(_int Entry 0 20(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 24(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 25(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1777          1730163794818 Behave_1
(_unit VHDL(test_16 0 6(behave_1 0 12))
	(_version vf5)
	(_time 1730163794819 2024.10.28 22:03:14)
	(_source(\../src/TestB_Full_adder.vhd\))
	(_parameters tan)
	(_code d4dbd686d58283c3d2d6928b84d7d2d3d0d2d1d3d7)
	(_ent
		(_time 1725922142762)
	)
	(_block Blck_Test_1 0 21
		(_object
			(_sig(_int GUARD -3 0 21(_arch(_uni(_code 8)))))
			(_prcs
				(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__24(_arch 1 0 24(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__25(_arch 2 0 25(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 28
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 29(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 28(_arch(_uni(_code 9)))))
			(_prcs
				(line__28(_arch 3 0 28(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__31(_arch 4 0 31(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__32(_arch 5 0 32(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 13(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 15(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 16(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 17(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 18(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 35(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 42(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1868          1730163794833 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730163794834 2024.10.28 22:03:14)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code e4eae3b7e4b3b4f2e0ebf6bbbde2e5e2e0e2e0e2e1)
	(_ent
		(_time 1727362308084)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1382          1730163794847 Driver
(_unit VHDL(test_adder8 0 7(driver 0 9))
	(_version vf5)
	(_time 1730163794848 2024.10.28 22:03:14)
	(_source(\../src/Test_Adder8.vhd\))
	(_parameters tan)
	(_code f4fbf6a4f5a2a3e3f1a0b2aea4f2f0f2f0f2f1f3f6)
	(_ent
		(_time 1727362308118)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 11(_ent (_in))))
				(_port(_int B 0 0 11(_ent (_in))))
				(_port(_int Cin -1 0 11(_ent (_in))))
				(_port(_int Cout -1 0 11(_ent (_out))))
				(_port(_int Sum 0 0 11(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 16(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 11(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 13(_arch(_uni))))
		(_sig(_int B 1 0 13(_arch(_uni))))
		(_sig(_int Sum 1 0 13(_arch(_uni))))
		(_sig(_int Cin -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 14(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 18(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 17(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1303          1730163794867 Behavior
(_unit VHDL(shiftn 0 1(behavior 0 15))
	(_version vf5)
	(_time 1730163794868 2024.10.28 22:03:14)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code 030c070508545e1507021759070400050b050a0505)
	(_ent
		(_time 1730083785013)
	)
	(_object
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int CLR -1 0 3(_ent(_in))))
		(_port(_int LD -1 0 4(_ent(_in))))
		(_port(_int SH -1 0 5(_ent(_in))))
		(_port(_int DIR -1 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 7(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 8(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 8(_ent(_out))))
		(_type(_int InBits 0 18(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 19(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 0 20(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 20(_prcs 1)))
		(_prcs
			(line__10(_ent 0 0 10(_assertion(_mon))))
			(Shifter(_arch 1 0 17(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1569          1730163794896 Driver
(_unit VHDL(test_shiftn 0 3(driver 0 5))
	(_version vf5)
	(_time 1730163794897 2024.10.28 22:03:14)
	(_source(\../src/Test_ShiftN.vhd\))
	(_parameters tan)
	(_code 232c2027257574342524657871252b252a25252427)
	(_ent
		(_time 1730083937678)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 7(_ent (_in))))
				(_port(_int CLR -1 0 7(_ent (_in))))
				(_port(_int LD -1 0 7(_ent (_in))))
				(_port(_int SH -1 0 8(_ent (_in))))
				(_port(_int DIR -1 0 8(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 9(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 9(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 15(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 0 11(_arch(_uni))))
		(_sig(_int CLR -1 0 11(_arch(_uni))))
		(_sig(_int LD -1 0 11(_arch(_uni))))
		(_sig(_int SH -1 0 11(_arch(_uni))))
		(_sig(_int DIR -1 0 11(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 12(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 12(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 13(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 13(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 16(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1164          1730163794911 FSM
(_unit VHDL(controller 0 1(fsm 0 6))
	(_version vf5)
	(_time 1730163794912 2024.10.28 22:03:14)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 323c363766653325343c2068353461346134373530)
	(_ent
		(_time 1730080932643)
	)
	(_object
		(_port(_int STB -1 0 2(_ent(_in))))
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int LSB -1 0 2(_ent(_in))))
		(_port(_int Stop -1 0 2(_ent(_in))))
		(_port(_int Init -1 0 3(_ent(_out))))
		(_port(_int Shift -1 0 3(_ent(_out))))
		(_port(_int Add -1 0 3(_ent(_out))))
		(_port(_int Done -1 0 3(_ent(_out))))
		(_type(_int States 0 7(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 8(_arch(_uni((i 4))))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(4))(_sens(8)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(6))(_sens(8)))))
			(line__13(_arch 2 0 13(_assignment(_trgt(5))(_sens(8)))))
			(line__14(_arch 3 0 14(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 17(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1754          1730163794927 Driver
(_unit VHDL(test_controller 0 7(driver 0 9))
	(_version vf5)
	(_time 1730163794928 2024.10.28 22:03:14)
	(_source(\../src/Test_Controller.vhd\))
	(_parameters tan)
	(_code 424d41404514155547120418104414441745464540)
	(_ent
		(_time 1730081938933)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int LSB -1 0 11(_ent (_in))))
				(_port(_int Stop -1 0 11(_ent (_in))))
				(_port(_int Init -1 0 12(_ent (_out))))
				(_port(_int Shift -1 0 12(_ent (_out))))
				(_port(_int Add -1 0 12(_ent (_out))))
				(_port(_int Done -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 17(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 14(_arch(_uni))))
		(_sig(_int LSB -1 0 14(_arch(_uni))))
		(_sig(_int Done -1 0 14(_arch(_uni))))
		(_sig(_int Init -1 0 14(_arch(_uni))))
		(_sig(_int Shift -1 0 14(_arch(_uni))))
		(_sig(_int Add -1 0 14(_arch(_uni))))
		(_sig(_int Stop -1 0 14(_arch(_uni))))
		(_sig(_int CLK -1 0 15(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 15(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 21(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 18(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 19(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 20(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000036 55 683 1730163794941 utils
(_unit VHDL(utils 0 1(utils 0 9))
	(_version vf5)
	(_time 1730163794943 2024.10.28 22:03:14)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code 515e535354060c47005e420a055655575857025652)
	(_ent
		(_time 1730163794941)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 10(_ent(_proc)))
			(_int Convert 1 0 18(_ent(_func)))
			(_int Convert 2 0 29(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1061          1730163794968 Driver
(_unit VHDL(test_utils 0 11(driver 0 15))
	(_version vf5)
	(_time 1730163794969 2024.10.28 22:03:14)
	(_source(\../src/Test_Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code 717e727075272666747c372a257675777877227672)
	(_ent
		(_time 1730081956185)
	)
	(_object
		(_sig(_int N -1 0 16(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 17(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 17(_arch(_uni))))
		(_sig(_int C -2 0 18(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 22(_procedure_call(_trgt(2)))))
			(line__24(_arch 1 0 24(_prcs(_wait_for)(_trgt(1)))))
			(line__33(_arch 2 0 33(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000046 55 4751          1730163794985 Mult4
(_unit VHDL(mult4 0 23(mult4 0 28))
	(_version vf5)
	(_time 1730163794986 2024.10.28 22:03:14)
	(_source(\../src/Mult4.vhd\))
	(_parameters tan)
	(_code 808ed38f85d78797878394da85878586d387848384)
	(_ent
		(_time 1730160626153)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 31(_ent (_in))))
				(_port(_int CLR -1 0 31(_ent (_in))))
				(_port(_int LD -1 0 31(_ent (_in))))
				(_port(_int SH -1 0 31(_ent (_in))))
				(_port(_int DIR -1 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 31(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 35(_ent (_in))))
				(_port(_int B 2 0 35(_ent (_in))))
				(_port(_int Cin -1 0 35(_ent (_in))))
				(_port(_int Cout -1 0 35(_ent (_out))))
				(_port(_int Sum 2 0 35(_ent (_out))))
			)
		)
		(Latch8
			(_object
				(_port(_int D 3 0 43(_ent (_in))))
				(_port(_int Clk -1 0 43(_ent (_in))))
				(_port(_int Pre -1 0 43(_ent (_in))))
				(_port(_int Clr -1 0 43(_ent (_in))))
				(_port(_int Q 3 0 43(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 39(_ent (_in))))
				(_port(_int CLK -1 0 39(_ent (_in))))
				(_port(_int LSB -1 0 39(_ent (_in))))
				(_port(_int Stop -1 0 39(_ent (_in))))
				(_port(_int Init -1 0 39(_ent (_out))))
				(_port(_int Shift -1 0 39(_ent (_out))))
				(_port(_int Add -1 0 39(_ent (_out))))
				(_port(_int Done -1 0 39(_ent (_out))))
			)
		)
	)
	(_inst SR1 0 64(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A8))
			((Q)(QA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR2 0 65(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B8))
			((Q)(QB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 67(_comp Adder8)
		(_port
			((A)(Res))
			((B)(QB))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_inst ACC 0 68(_comp Latch8)
		(_port
			((D)(Sum))
			((Clk)(CLK))
			((Pre)(Init))
			((Clr)(Add))
			((Q)(Res))
		)
		(_use(_ent . Latch8)
		)
	)
	(_inst FSM_Controller 0 69(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(A(0)))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 24(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 24(_ent(_in))))
		(_port(_int B 0 0 24(_ent(_in))))
		(_port(_int STB -1 0 24(_ent(_in))))
		(_port(_int CLK -1 0 24(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 25(_ent(_out))))
		(_port(_int Done -1 0 25(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 43(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int QA 4 0 46(_arch(_uni))))
		(_sig(_int QB 4 0 46(_arch(_uni))))
		(_sig(_int Sum 4 0 46(_arch(_uni))))
		(_sig(_int Res 4 0 46(_arch(_uni))))
		(_sig(_int A8 4 0 46(_arch(_uni))))
		(_sig(_int B8 4 0 46(_arch(_uni))))
		(_sig(_int LD -1 0 47(_arch(_uni))))
		(_sig(_int SH -1 0 47(_arch(_uni))))
		(_sig(_int DIR -1 0 47(_arch(_uni))))
		(_sig(_int CLR -1 0 47(_arch(_uni))))
		(_sig(_int Cin -1 0 48(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 48(_arch(_uni((i 0))))))
		(_sig(_int LSB -1 0 49(_arch(_uni))))
		(_sig(_int Init -1 0 49(_arch(_uni))))
		(_sig(_int Shift -1 0 49(_arch(_uni))))
		(_sig(_int Add -1 0 49(_arch(_uni))))
		(_sig(_int Stop -1 0 49(_arch(_uni))))
		(_sig(_int Pre -1 0 50(_arch(_uni((i 1))))))
		(_prcs
			(line__62(_arch 0 0 62(_assignment(_trgt(10))(_sens(0(d_3_0))))))
			(line__63(_arch 1 0 63(_assignment(_trgt(11))(_sens(1(d_3_0))))))
			(line__66(_arch 2 0 66(_assignment(_trgt(22))(_sens(6)))))
			(line__70(_arch 3 0 70(_assignment(_alias((Result)(Res)))(_trgt(4))(_sens(9)))))
		)
		(_subprogram
			(_int vec_NOR 4 0 52(_arch(_func -1 -2)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard)))
	(_model . Mult4 5 -1)
)
I 000051 55 1923          1730164303107 Test_Mult4
(_unit VHDL(test_mult4 0 22(test_mult4 0 23))
	(_version vf5)
	(_time 1730164303108 2024.10.28 22:11:43)
	(_source(\../src/Test_Mult4.vhd\))
	(_parameters tan usedpackagebody)
	(_code 5d5e515e0c0b0a4a585c1b07585a585b0e5a595e59)
	(_ent
		(_time 1730083784866)
	)
	(_comp
		(Mult4
			(_object
				(_port(_int A 0 0 26(_ent (_in))))
				(_port(_int B 0 0 26(_ent (_in))))
				(_port(_int STB -1 0 26(_ent (_in))))
				(_port(_int CLK -1 0 26(_ent (_in))))
				(_port(_int Result 1 0 27(_ent (_out))))
				(_port(_int Done -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst mult 0 38(_comp Mult4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mult4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 29(_arch(_uni)(_param_out))))
		(_sig(_int Done -1 0 29(_arch(_uni))))
		(_sig(_int STB -1 0 29(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 30(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 30(_arch(_uni))))
		(_sig(_int B 2 0 30(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_procedure_call(_trgt(0)))))
			(line__35(_arch 1 0 35(_assignment(_trgt(3)))))
			(line__36(_arch 2 0 36(_assignment(_trgt(4)))))
			(line__37(_arch 3 0 37(_assignment(_trgt(2)))))
			(line__39(_arch 4 0 39(_assertion(_sens(1)(2))(_mon))))
		)
		(_subprogram
			(_ext Clock(1 0))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(16842752)
		(16777217)
		(1970104659 1768120684 1713401455 1818324585 1684109929 2109025)
	)
	(_model . Test_Mult4 5 -1)
)
I 000053 55 1432          1730164303136 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1730164303137 2024.10.28 22:11:43)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 6d6f616d3f3a3f7b686a7b373a6b696b6b6b6b6b69)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1174          1730164303159 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1730164303160 2024.10.28 22:11:43)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 8c8f8082dadadb9b8b8fcad6d98a8a8a8a8b888a89)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 24(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2518          1730164303173 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730164303174 2024.10.28 22:11:43)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 9c9ec793cecacc8a9e9884c3c59acf9a9d9b989a9f)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1730164303179 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1730164303180 2024.10.28 22:11:43)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code 9c9f9093cacacb8b9a9bdac69e9a9d9b989a9f9a94)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 20(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 20(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 701           1730164303205 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 0 5))
	(_version vf5)
	(_time 1730164303206 2024.10.28 22:11:43)
	(_source(\../src/Full_adder.vhd\))
	(_parameters tan)
	(_code bbb9b5eeececbcade8b5aae1eebdbfbdbebcb9bdbd)
	(_ent
		(_time 1725922142697)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1559          1730164303221 driver
(_unit VHDL(test_sumador 0 5(driver 0 12))
	(_version vf5)
	(_time 1730164303222 2024.10.28 22:11:43)
	(_source(\../src/TestA_Full_adder.vhd\))
	(_parameters tan)
	(_code cbc8c79e9c9d9cdccdc88d9099cccecd9fcdcacdcf)
	(_ent
		(_time 1725922142726)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 14(_ent (_in))))
				(_port(_int Y -1 0 14(_ent (_in))))
				(_port(_int Cin -1 0 14(_ent (_in))))
				(_port(_int Cout -1 0 14(_ent (_out))))
				(_port(_int Sum -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst uut 0 18(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 16(_arch(_uni))))
		(_sig(_int Y -1 0 16(_arch(_uni))))
		(_sig(_int Cin -1 0 16(_arch(_uni))))
		(_sig(_int Cout -1 0 16(_arch(_uni))))
		(_sig(_int Sum -1 0 16(_arch(_uni))))
		(_type(_int Entry 0 20(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 24(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 25(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1777          1730164303251 Behave_1
(_unit VHDL(test_16 0 6(behave_1 0 12))
	(_version vf5)
	(_time 1730164303252 2024.10.28 22:11:43)
	(_source(\../src/TestB_Full_adder.vhd\))
	(_parameters tan)
	(_code eae9e6b9bebcbdfdece8acb5bae9ecedeeecefede9)
	(_ent
		(_time 1725922142762)
	)
	(_block Blck_Test_1 0 21
		(_object
			(_sig(_int GUARD -3 0 21(_arch(_uni(_code 8)))))
			(_prcs
				(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__24(_arch 1 0 24(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__25(_arch 2 0 25(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 28
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 29(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 28(_arch(_uni(_code 9)))))
			(_prcs
				(line__28(_arch 3 0 28(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__31(_arch 4 0 31(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__32(_arch 5 0 32(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 13(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 15(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 16(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 17(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 18(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 35(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 42(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1868          1730164303268 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730164303269 2024.10.28 22:11:43)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code faf8f3aaafadaaecfef5e8a5a3fcfbfcfefcfefcff)
	(_ent
		(_time 1727362308084)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1382          1730164303284 Driver
(_unit VHDL(test_adder8 0 7(driver 0 9))
	(_version vf5)
	(_time 1730164303285 2024.10.28 22:11:43)
	(_source(\../src/Test_Adder8.vhd\))
	(_parameters tan)
	(_code 090a040f055f5e1e0c5d4f53590f0d0f0d0f0c0e0b)
	(_ent
		(_time 1727362308118)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 11(_ent (_in))))
				(_port(_int B 0 0 11(_ent (_in))))
				(_port(_int Cin -1 0 11(_ent (_in))))
				(_port(_int Cout -1 0 11(_ent (_out))))
				(_port(_int Sum 0 0 11(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 16(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 11(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 13(_arch(_uni))))
		(_sig(_int B 1 0 13(_arch(_uni))))
		(_sig(_int Sum 1 0 13(_arch(_uni))))
		(_sig(_int Cin -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 14(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 18(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 17(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1303          1730164303299 Behavior
(_unit VHDL(shiftn 0 1(behavior 0 15))
	(_version vf5)
	(_time 1730164303300 2024.10.28 22:11:43)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code 191a131e184e440f1d180d431d1e1a1f111f101f1f)
	(_ent
		(_time 1730083785013)
	)
	(_object
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int CLR -1 0 3(_ent(_in))))
		(_port(_int LD -1 0 4(_ent(_in))))
		(_port(_int SH -1 0 5(_ent(_in))))
		(_port(_int DIR -1 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 7(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 8(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 8(_ent(_out))))
		(_type(_int InBits 0 18(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 19(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 0 20(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 20(_prcs 1)))
		(_prcs
			(line__10(_ent 0 0 10(_assertion(_mon))))
			(Shifter(_arch 1 0 17(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1569          1730164303331 Driver
(_unit VHDL(test_shiftn 0 3(driver 0 5))
	(_version vf5)
	(_time 1730164303332 2024.10.28 22:11:43)
	(_source(\../src/Test_ShiftN.vhd\))
	(_parameters tan)
	(_code 383b353d356e6f2f3e3f7e636a3e303e313e3e3f3c)
	(_ent
		(_time 1730083937678)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 7(_ent (_in))))
				(_port(_int CLR -1 0 7(_ent (_in))))
				(_port(_int LD -1 0 7(_ent (_in))))
				(_port(_int SH -1 0 8(_ent (_in))))
				(_port(_int DIR -1 0 8(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 9(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 9(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 15(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 0 11(_arch(_uni))))
		(_sig(_int CLR -1 0 11(_arch(_uni))))
		(_sig(_int LD -1 0 11(_arch(_uni))))
		(_sig(_int SH -1 0 11(_arch(_uni))))
		(_sig(_int DIR -1 0 11(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 12(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 12(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 13(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 13(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 16(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1164          1730164303348 FSM
(_unit VHDL(controller 0 1(fsm 0 6))
	(_version vf5)
	(_time 1730164303349 2024.10.28 22:11:43)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 484a424a161f495f4e465a124f4e1b4e1b4e4d4f4a)
	(_ent
		(_time 1730080932643)
	)
	(_object
		(_port(_int STB -1 0 2(_ent(_in))))
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int LSB -1 0 2(_ent(_in))))
		(_port(_int Stop -1 0 2(_ent(_in))))
		(_port(_int Init -1 0 3(_ent(_out))))
		(_port(_int Shift -1 0 3(_ent(_out))))
		(_port(_int Add -1 0 3(_ent(_out))))
		(_port(_int Done -1 0 3(_ent(_out))))
		(_type(_int States 0 7(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 8(_arch(_uni((i 4))))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(4))(_sens(8)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(6))(_sens(8)))))
			(line__13(_arch 2 0 13(_assignment(_trgt(5))(_sens(8)))))
			(line__14(_arch 3 0 14(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 17(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1754          1730164303365 Driver
(_unit VHDL(test_controller 0 7(driver 0 9))
	(_version vf5)
	(_time 1730164303366 2024.10.28 22:11:43)
	(_source(\../src/Test_Controller.vhd\))
	(_parameters tan)
	(_code 57545a54550100405207110d055101510250535055)
	(_ent
		(_time 1730081938933)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int LSB -1 0 11(_ent (_in))))
				(_port(_int Stop -1 0 11(_ent (_in))))
				(_port(_int Init -1 0 12(_ent (_out))))
				(_port(_int Shift -1 0 12(_ent (_out))))
				(_port(_int Add -1 0 12(_ent (_out))))
				(_port(_int Done -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 17(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 14(_arch(_uni))))
		(_sig(_int LSB -1 0 14(_arch(_uni))))
		(_sig(_int Done -1 0 14(_arch(_uni))))
		(_sig(_int Init -1 0 14(_arch(_uni))))
		(_sig(_int Shift -1 0 14(_arch(_uni))))
		(_sig(_int Add -1 0 14(_arch(_uni))))
		(_sig(_int Stop -1 0 14(_arch(_uni))))
		(_sig(_int CLK -1 0 15(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 15(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 21(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 18(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 19(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 20(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000036 55 683 1730164303379 utils
(_unit VHDL(utils 0 1(utils 0 9))
	(_version vf5)
	(_time 1730164303381 2024.10.28 22:11:43)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code 67646b6664303a713668743c336063616e61346064)
	(_ent
		(_time 1730164303379)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 10(_ent(_proc)))
			(_int Convert 1 0 18(_ent(_func)))
			(_int Convert 2 0 29(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1061          1730164303404 Driver
(_unit VHDL(test_utils 0 11(driver 0 15))
	(_version vf5)
	(_time 1730164303405 2024.10.28 22:11:43)
	(_source(\../src/Test_Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code 86858b8885d0d191838bc0ddd28182808f80d58185)
	(_ent
		(_time 1730081956185)
	)
	(_object
		(_sig(_int N -1 0 16(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 17(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 17(_arch(_uni))))
		(_sig(_int C -2 0 18(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 22(_procedure_call(_trgt(2)))))
			(line__24(_arch 1 0 24(_prcs(_wait_for)(_trgt(1)))))
			(line__33(_arch 2 0 33(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000046 55 4550          1730164303423 Mult4
(_unit VHDL(mult4 0 23(mult4 0 28))
	(_version vf5)
	(_time 1730164303424 2024.10.28 22:11:43)
	(_source(\../src/Mult4.vhd\))
	(_parameters tan)
	(_code 9694cb9895c1918190c182cc93919390c591929592)
	(_ent
		(_time 1730160626153)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 31(_ent (_in))))
				(_port(_int CLR -1 0 31(_ent (_in))))
				(_port(_int LD -1 0 31(_ent (_in))))
				(_port(_int SH -1 0 31(_ent (_in))))
				(_port(_int DIR -1 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 31(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 35(_ent (_in))))
				(_port(_int B 2 0 35(_ent (_in))))
				(_port(_int Cin -1 0 35(_ent (_in))))
				(_port(_int Cout -1 0 35(_ent (_out))))
				(_port(_int Sum 2 0 35(_ent (_out))))
			)
		)
		(Latch8
			(_object
				(_port(_int D 3 0 43(_ent (_in))))
				(_port(_int Clk -1 0 43(_ent (_in))))
				(_port(_int Pre -1 0 43(_ent (_in))))
				(_port(_int Clr -1 0 43(_ent (_in))))
				(_port(_int Q 3 0 43(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 39(_ent (_in))))
				(_port(_int CLK -1 0 39(_ent (_in))))
				(_port(_int LSB -1 0 39(_ent (_in))))
				(_port(_int Stop -1 0 39(_ent (_in))))
				(_port(_int Init -1 0 39(_ent (_out))))
				(_port(_int Shift -1 0 39(_ent (_out))))
				(_port(_int Add -1 0 39(_ent (_out))))
				(_port(_int Done -1 0 39(_ent (_out))))
			)
		)
	)
	(_inst SR1 0 61(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A8))
			((Q)(QA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR2 0 62(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B8))
			((Q)(QB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 64(_comp Adder8)
		(_port
			((A)(Res))
			((B)(QB))
			((Cin)((i 0)))
			((Cout)(Trash))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst ACC 0 65(_comp Latch8)
		(_port
			((D)(Sum))
			((Clk)(CLK))
			((Pre)(Init))
			((Clr)(Add))
			((Q)(Res))
		)
		(_use(_ent . Latch8)
		)
	)
	(_inst FSM_Controller 0 66(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(A(0)))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 24(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 24(_ent(_in))))
		(_port(_int B 0 0 24(_ent(_in))))
		(_port(_int STB -1 0 24(_ent(_in))))
		(_port(_int CLK -1 0 24(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 25(_ent(_out))))
		(_port(_int Done -1 0 25(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 43(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int QA 4 0 46(_arch(_uni))))
		(_sig(_int QB 4 0 46(_arch(_uni))))
		(_sig(_int Sum 4 0 46(_arch(_uni))))
		(_sig(_int Res 4 0 46(_arch(_uni))))
		(_sig(_int A8 4 0 46(_arch(_uni))))
		(_sig(_int B8 4 0 46(_arch(_uni))))
		(_sig(_int Init -1 0 47(_arch(_uni))))
		(_sig(_int Shift -1 0 47(_arch(_uni))))
		(_sig(_int Add -1 0 47(_arch(_uni))))
		(_sig(_int Stop -1 0 47(_arch(_uni))))
		(_sig(_int Trash -1 0 47(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(10))(_sens(0(d_3_0))))))
			(line__60(_arch 1 0 60(_assignment(_trgt(11))(_sens(1(d_3_0))))))
			(line__63(_arch 2 0 63(_assignment(_trgt(15))(_sens(6)))))
			(line__67(_arch 3 0 67(_assignment(_alias((Result)(Res)))(_trgt(4))(_sens(9)))))
		)
		(_subprogram
			(_int vec_NOR 4 0 49(_arch(_func -1 -2)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard)))
	(_model . Mult4 5 -1)
)
I 000051 55 2284          1730164386628 Test_Mult4
(_unit VHDL(test_mult4 0 22(test_mult4 0 23))
	(_version vf5)
	(_time 1730164386629 2024.10.28 22:13:06)
	(_source(\../src/Test_Mult4.vhd\))
	(_parameters tan usedpackagebody)
	(_code 9996c89695cfce8e9c9adfc39c9e9c9fca9e9d9a9d)
	(_ent
		(_time 1730083784866)
	)
	(_comp
		(Mult4
			(_object
				(_port(_int A 0 0 26(_ent (_in))))
				(_port(_int B 0 0 26(_ent (_in))))
				(_port(_int STB -1 0 26(_ent (_in))))
				(_port(_int CLK -1 0 26(_ent (_in))))
				(_port(_int Result 1 0 27(_ent (_out))))
				(_port(_int Done -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst mult 0 40(_comp Mult4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mult4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 29(_arch(_uni)(_param_out))))
		(_sig(_int Done -1 0 29(_arch(_uni))))
		(_sig(_int STB -1 0 29(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 30(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 30(_arch(_uni))))
		(_sig(_int B 2 0 30(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 31(_arch(_uni))))
		(_type(_int ~BIT_VECTOR~135 0 35(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{3,4}\ 4 0 0(_int gms(_code 5))))
		(_type(_int ~BIT_VECTOR~13 0 36(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{9,4}\ 5 0 0(_int gms(_code 6))))
		(_prcs
			(line__34(_arch 0 0 34(_procedure_call(_trgt(0)))))
			(line__35(_arch 1 0 35(_assignment(_trgt(3)))))
			(line__36(_arch 2 0 36(_assignment(_trgt(4)))))
			(line__39(_arch 3 0 39(_assignment(_trgt(2)))))
			(line__41(_arch 4 0 41(_assertion(_sens(1)(2))(_mon))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(1970104659 1768120684 1713401455 1818324585 1684109929 2109025)
	)
	(_model . Test_Mult4 7 -1)
)
I 000053 55 1432          1730164386677 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1730164386678 2024.10.28 22:13:06)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code c8c6999dc69f9adecdcfde929fcecccecececececc)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1174          1730164386693 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1730164386694 2024.10.28 22:13:06)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code d7d88685d58180c0d0d4918d82d1d1d1d1d0d3d1d2)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 24(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2518          1730164386709 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730164386710 2024.10.28 22:13:06)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code e7e9e1b4e1b1b7f1e5e3ffb8bee1b4e1e6e0e3e1e4)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1730164386715 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1730164386716 2024.10.28 22:13:06)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code e7e8b6b4e5b1b0f0e1e0a1bde5e1e6e0e3e1e4e1ef)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 20(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 20(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 701           1730164386726 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 0 5))
	(_version vf5)
	(_time 1730164386727 2024.10.28 22:13:06)
	(_source(\../src/Full_adder.vhd\))
	(_parameters tan)
	(_code f7f9a4a6f5a0f0e1a4f9e6ada2f1f3f1f2f0f5f1f1)
	(_ent
		(_time 1725922142697)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1559          1730164386742 driver
(_unit VHDL(test_sumador 0 5(driver 0 12))
	(_version vf5)
	(_time 1730164386743 2024.10.28 22:13:06)
	(_source(\../src/TestA_Full_adder.vhd\))
	(_parameters tan)
	(_code 06095400055051110005405d540103005200070002)
	(_ent
		(_time 1725922142726)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 14(_ent (_in))))
				(_port(_int Y -1 0 14(_ent (_in))))
				(_port(_int Cin -1 0 14(_ent (_in))))
				(_port(_int Cout -1 0 14(_ent (_out))))
				(_port(_int Sum -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst uut 0 18(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 16(_arch(_uni))))
		(_sig(_int Y -1 0 16(_arch(_uni))))
		(_sig(_int Cin -1 0 16(_arch(_uni))))
		(_sig(_int Cout -1 0 16(_arch(_uni))))
		(_sig(_int Sum -1 0 16(_arch(_uni))))
		(_type(_int Entry 0 20(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 24(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 25(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1777          1730164386757 Behave_1
(_unit VHDL(test_16 0 6(behave_1 0 12))
	(_version vf5)
	(_time 1730164386758 2024.10.28 22:13:06)
	(_source(\../src/TestB_Full_adder.vhd\))
	(_parameters tan)
	(_code 161944111540410110145049461510111210131115)
	(_ent
		(_time 1725922142762)
	)
	(_block Blck_Test_1 0 21
		(_object
			(_sig(_int GUARD -3 0 21(_arch(_uni(_code 8)))))
			(_prcs
				(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__24(_arch 1 0 24(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__25(_arch 2 0 25(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 28
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 29(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 28(_arch(_uni(_code 9)))))
			(_prcs
				(line__28(_arch 3 0 28(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__31(_arch 4 0 31(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__32(_arch 5 0 32(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 13(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 15(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 16(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 17(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 18(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 35(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 42(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1868          1730164386774 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730164386775 2024.10.28 22:13:06)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code 2628712224717630222934797f2027202220222023)
	(_ent
		(_time 1727362308084)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1382          1730164386788 Driver
(_unit VHDL(test_adder8 0 7(driver 0 9))
	(_version vf5)
	(_time 1730164386789 2024.10.28 22:13:06)
	(_source(\../src/Test_Adder8.vhd\))
	(_parameters tan)
	(_code 353a6730356362223061736f653331333133303237)
	(_ent
		(_time 1727362308118)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 11(_ent (_in))))
				(_port(_int B 0 0 11(_ent (_in))))
				(_port(_int Cin -1 0 11(_ent (_in))))
				(_port(_int Cout -1 0 11(_ent (_out))))
				(_port(_int Sum 0 0 11(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 16(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 11(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 13(_arch(_uni))))
		(_sig(_int B 1 0 13(_arch(_uni))))
		(_sig(_int Sum 1 0 13(_arch(_uni))))
		(_sig(_int Cin -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 14(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 18(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 17(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1303          1730164386804 Behavior
(_unit VHDL(shiftn 0 1(behavior 0 15))
	(_version vf5)
	(_time 1730164386805 2024.10.28 22:13:06)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code 454a1047481218534144511f414246434d434c4343)
	(_ent
		(_time 1730083785013)
	)
	(_object
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int CLR -1 0 3(_ent(_in))))
		(_port(_int LD -1 0 4(_ent(_in))))
		(_port(_int SH -1 0 5(_ent(_in))))
		(_port(_int DIR -1 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 7(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 8(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 8(_ent(_out))))
		(_type(_int InBits 0 18(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 19(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 0 20(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 20(_prcs 1)))
		(_prcs
			(line__10(_ent 0 0 10(_assertion(_mon))))
			(Shifter(_arch 1 0 17(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1569          1730164386829 Driver
(_unit VHDL(test_shiftn 0 3(driver 0 5))
	(_version vf5)
	(_time 1730164386830 2024.10.28 22:13:06)
	(_source(\../src/Test_ShiftN.vhd\))
	(_parameters tan)
	(_code 646b3664653233736263223f36626c626d62626360)
	(_ent
		(_time 1730083937678)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 7(_ent (_in))))
				(_port(_int CLR -1 0 7(_ent (_in))))
				(_port(_int LD -1 0 7(_ent (_in))))
				(_port(_int SH -1 0 8(_ent (_in))))
				(_port(_int DIR -1 0 8(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 9(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 9(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 15(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 0 11(_arch(_uni))))
		(_sig(_int CLR -1 0 11(_arch(_uni))))
		(_sig(_int LD -1 0 11(_arch(_uni))))
		(_sig(_int SH -1 0 11(_arch(_uni))))
		(_sig(_int DIR -1 0 11(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 12(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 12(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 13(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 13(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 16(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1164          1730164386845 FSM
(_unit VHDL(controller 0 1(fsm 0 6))
	(_version vf5)
	(_time 1730164386846 2024.10.28 22:13:06)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 747a217526237563727a662e737227722772717376)
	(_ent
		(_time 1730080932643)
	)
	(_object
		(_port(_int STB -1 0 2(_ent(_in))))
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int LSB -1 0 2(_ent(_in))))
		(_port(_int Stop -1 0 2(_ent(_in))))
		(_port(_int Init -1 0 3(_ent(_out))))
		(_port(_int Shift -1 0 3(_ent(_out))))
		(_port(_int Add -1 0 3(_ent(_out))))
		(_port(_int Done -1 0 3(_ent(_out))))
		(_type(_int States 0 7(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 8(_arch(_uni((i 4))))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(4))(_sens(8)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(6))(_sens(8)))))
			(line__13(_arch 2 0 13(_assignment(_trgt(5))(_sens(8)))))
			(line__14(_arch 3 0 14(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 17(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1754          1730164386861 Driver
(_unit VHDL(test_controller 0 7(driver 0 9))
	(_version vf5)
	(_time 1730164386862 2024.10.28 22:13:06)
	(_source(\../src/Test_Controller.vhd\))
	(_parameters tan)
	(_code 838cd18d85d5d49486d3c5d9d185d585d684878481)
	(_ent
		(_time 1730081938933)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int LSB -1 0 11(_ent (_in))))
				(_port(_int Stop -1 0 11(_ent (_in))))
				(_port(_int Init -1 0 12(_ent (_out))))
				(_port(_int Shift -1 0 12(_ent (_out))))
				(_port(_int Add -1 0 12(_ent (_out))))
				(_port(_int Done -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 17(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 14(_arch(_uni))))
		(_sig(_int LSB -1 0 14(_arch(_uni))))
		(_sig(_int Done -1 0 14(_arch(_uni))))
		(_sig(_int Init -1 0 14(_arch(_uni))))
		(_sig(_int Shift -1 0 14(_arch(_uni))))
		(_sig(_int Add -1 0 14(_arch(_uni))))
		(_sig(_int Stop -1 0 14(_arch(_uni))))
		(_sig(_int CLK -1 0 15(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 15(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 21(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 18(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 19(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 20(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000036 55 683 1730164386877 utils
(_unit VHDL(utils 0 1(utils 0 9))
	(_version vf5)
	(_time 1730164386879 2024.10.28 22:13:06)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code 939cc09d94c4ce85c29c80c8c79497959a95c09490)
	(_ent
		(_time 1730164386877)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 10(_ent(_proc)))
			(_int Convert 1 0 18(_ent(_func)))
			(_int Convert 2 0 29(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1061          1730164386902 Driver
(_unit VHDL(test_utils 0 11(driver 0 15))
	(_version vf5)
	(_time 1730164386903 2024.10.28 22:13:06)
	(_source(\../src/Test_Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code a3acf1f4a5f5f4b4a6aee5f8f7a4a7a5aaa5f0a4a0)
	(_ent
		(_time 1730081956185)
	)
	(_object
		(_sig(_int N -1 0 16(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 17(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 17(_arch(_uni))))
		(_sig(_int C -2 0 18(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 22(_procedure_call(_trgt(2)))))
			(line__24(_arch 1 0 24(_prcs(_wait_for)(_trgt(1)))))
			(line__33(_arch 2 0 33(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000046 55 4550          1730164386918 Mult4
(_unit VHDL(mult4 0 23(mult4 0 28))
	(_version vf5)
	(_time 1730164386919 2024.10.28 22:13:06)
	(_source(\../src/Mult4.vhd\))
	(_parameters tan)
	(_code c2ccc096c595c5d5c495d698c7c5c7c491c5c6c1c6)
	(_ent
		(_time 1730160626153)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 31(_ent (_in))))
				(_port(_int CLR -1 0 31(_ent (_in))))
				(_port(_int LD -1 0 31(_ent (_in))))
				(_port(_int SH -1 0 31(_ent (_in))))
				(_port(_int DIR -1 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 31(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 35(_ent (_in))))
				(_port(_int B 2 0 35(_ent (_in))))
				(_port(_int Cin -1 0 35(_ent (_in))))
				(_port(_int Cout -1 0 35(_ent (_out))))
				(_port(_int Sum 2 0 35(_ent (_out))))
			)
		)
		(Latch8
			(_object
				(_port(_int D 3 0 43(_ent (_in))))
				(_port(_int Clk -1 0 43(_ent (_in))))
				(_port(_int Pre -1 0 43(_ent (_in))))
				(_port(_int Clr -1 0 43(_ent (_in))))
				(_port(_int Q 3 0 43(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 39(_ent (_in))))
				(_port(_int CLK -1 0 39(_ent (_in))))
				(_port(_int LSB -1 0 39(_ent (_in))))
				(_port(_int Stop -1 0 39(_ent (_in))))
				(_port(_int Init -1 0 39(_ent (_out))))
				(_port(_int Shift -1 0 39(_ent (_out))))
				(_port(_int Add -1 0 39(_ent (_out))))
				(_port(_int Done -1 0 39(_ent (_out))))
			)
		)
	)
	(_inst SR1 0 61(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A8))
			((Q)(QA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR2 0 62(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B8))
			((Q)(QB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 64(_comp Adder8)
		(_port
			((A)(Res))
			((B)(QB))
			((Cin)((i 0)))
			((Cout)(Trash))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst ACC 0 65(_comp Latch8)
		(_port
			((D)(Sum))
			((Clk)(CLK))
			((Pre)(Init))
			((Clr)(Add))
			((Q)(Res))
		)
		(_use(_ent . Latch8)
		)
	)
	(_inst FSM_Controller 0 66(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(A(0)))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 24(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 24(_ent(_in))))
		(_port(_int B 0 0 24(_ent(_in))))
		(_port(_int STB -1 0 24(_ent(_in))))
		(_port(_int CLK -1 0 24(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 25(_ent(_out))))
		(_port(_int Done -1 0 25(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 43(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int QA 4 0 46(_arch(_uni))))
		(_sig(_int QB 4 0 46(_arch(_uni))))
		(_sig(_int Sum 4 0 46(_arch(_uni))))
		(_sig(_int Res 4 0 46(_arch(_uni))))
		(_sig(_int A8 4 0 46(_arch(_uni))))
		(_sig(_int B8 4 0 46(_arch(_uni))))
		(_sig(_int Init -1 0 47(_arch(_uni))))
		(_sig(_int Shift -1 0 47(_arch(_uni))))
		(_sig(_int Add -1 0 47(_arch(_uni))))
		(_sig(_int Stop -1 0 47(_arch(_uni))))
		(_sig(_int Trash -1 0 47(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(10))(_sens(0(d_3_0))))))
			(line__60(_arch 1 0 60(_assignment(_trgt(11))(_sens(1(d_3_0))))))
			(line__63(_arch 2 0 63(_assignment(_trgt(15))(_sens(6)))))
			(line__67(_arch 3 0 67(_assignment(_alias((Result)(Res)))(_trgt(4))(_sens(9)))))
		)
		(_subprogram
			(_int vec_NOR 4 0 49(_arch(_func -1 -2)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard)))
	(_model . Mult4 5 -1)
)
I 000051 55 2284          1730164655080 Test_Mult4
(_unit VHDL(test_mult4 0 22(test_mult4 0 23))
	(_version vf5)
	(_time 1730164655081 2024.10.28 22:17:35)
	(_source(\../src/Test_Mult4.vhd\))
	(_parameters tan usedpackagebody)
	(_code 3e683d3b6e6869293b3d78643b393b386d393a3d3a)
	(_ent
		(_time 1730083784866)
	)
	(_comp
		(Mult4
			(_object
				(_port(_int A 0 0 26(_ent (_in))))
				(_port(_int B 0 0 26(_ent (_in))))
				(_port(_int STB -1 0 26(_ent (_in))))
				(_port(_int CLK -1 0 26(_ent (_in))))
				(_port(_int Result 1 0 27(_ent (_out))))
				(_port(_int Done -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst mult 0 40(_comp Mult4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mult4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 29(_arch(_uni)(_param_out))))
		(_sig(_int Done -1 0 29(_arch(_uni))))
		(_sig(_int STB -1 0 29(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 30(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 30(_arch(_uni))))
		(_sig(_int B 2 0 30(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 31(_arch(_uni))))
		(_type(_int ~BIT_VECTOR~135 0 35(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{3,4}\ 4 0 0(_int gms(_code 5))))
		(_type(_int ~BIT_VECTOR~13 0 36(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{9,4}\ 5 0 0(_int gms(_code 6))))
		(_prcs
			(line__34(_arch 0 0 34(_procedure_call(_trgt(0)))))
			(line__35(_arch 1 0 35(_assignment(_trgt(3)))))
			(line__36(_arch 2 0 36(_assignment(_trgt(4)))))
			(line__39(_arch 3 0 39(_assignment(_trgt(2)))))
			(line__41(_arch 4 0 41(_assertion(_sens(1)(2))(_mon))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(1970104659 1768120684 1713401455 1818324585 1684109929 2109025)
	)
	(_model . Test_Mult4 7 -1)
)
I 000053 55 1432          1730164655101 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1730164655102 2024.10.28 22:17:35)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 4e194d4c1d191c584b49581419484a48484848484a)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1174          1730164655124 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1730164655125 2024.10.28 22:17:35)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 6d3b6e6d3c3b3a7a6a6e2b37386b6b6b6b6a696b68)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 24(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2518          1730164655140 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730164655141 2024.10.28 22:17:35)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 7d2a297c282b2d6b7f796522247b2e7b7c7a797b7e)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1730164655146 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1730164655147 2024.10.28 22:17:35)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code 7d2b7e7c2c2b2a6a7b7a3b277f7b7c7a797b7e7b75)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 20(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 20(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 701           1730164655157 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 0 5))
	(_version vf5)
	(_time 1730164655158 2024.10.28 22:17:35)
	(_source(\../src/Full_adder.vhd\))
	(_parameters tan)
	(_code 8cdb8d83dadb8b9adf829dd6d98a888a898b8e8a8a)
	(_ent
		(_time 1725922142697)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1559          1730164655173 driver
(_unit VHDL(test_sumador 0 5(driver 0 12))
	(_version vf5)
	(_time 1730164655174 2024.10.28 22:17:35)
	(_source(\../src/TestA_Full_adder.vhd\))
	(_parameters tan)
	(_code 9cca9f93cacacb8b9a9fdac7ce9b999ac89a9d9a98)
	(_ent
		(_time 1725922142726)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 14(_ent (_in))))
				(_port(_int Y -1 0 14(_ent (_in))))
				(_port(_int Cin -1 0 14(_ent (_in))))
				(_port(_int Cout -1 0 14(_ent (_out))))
				(_port(_int Sum -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst uut 0 18(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 16(_arch(_uni))))
		(_sig(_int Y -1 0 16(_arch(_uni))))
		(_sig(_int Cin -1 0 16(_arch(_uni))))
		(_sig(_int Cout -1 0 16(_arch(_uni))))
		(_sig(_int Sum -1 0 16(_arch(_uni))))
		(_type(_int Entry 0 20(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 24(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 25(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1777          1730164655187 Behave_1
(_unit VHDL(test_16 0 6(behave_1 0 12))
	(_version vf5)
	(_time 1730164655188 2024.10.28 22:17:35)
	(_source(\../src/TestB_Full_adder.vhd\))
	(_parameters tan)
	(_code abfda8fcfcfdfcbcada9edf4fba8adacafadaeaca8)
	(_ent
		(_time 1725922142762)
	)
	(_block Blck_Test_1 0 21
		(_object
			(_sig(_int GUARD -3 0 21(_arch(_uni(_code 8)))))
			(_prcs
				(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__24(_arch 1 0 24(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__25(_arch 2 0 25(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 28
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 29(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 28(_arch(_uni(_code 9)))))
			(_prcs
				(line__28(_arch 3 0 28(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__31(_arch 4 0 31(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__32(_arch 5 0 32(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 13(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 15(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 16(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 17(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 18(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 35(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 42(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1868          1730164655203 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730164655204 2024.10.28 22:17:35)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code bbecbdefedecebadbfb4a9e4e2bdbabdbfbdbfbdbe)
	(_ent
		(_time 1727362308084)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1382          1730164655218 Driver
(_unit VHDL(test_adder8 0 7(driver 0 9))
	(_version vf5)
	(_time 1730164655219 2024.10.28 22:17:35)
	(_source(\../src/Test_Adder8.vhd\))
	(_parameters tan)
	(_code cb9dc89e9c9d9cdcce9f8d919bcdcfcdcfcdceccc9)
	(_ent
		(_time 1727362308118)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 11(_ent (_in))))
				(_port(_int B 0 0 11(_ent (_in))))
				(_port(_int Cin -1 0 11(_ent (_in))))
				(_port(_int Cout -1 0 11(_ent (_out))))
				(_port(_int Sum 0 0 11(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 16(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 11(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 13(_arch(_uni))))
		(_sig(_int B 1 0 13(_arch(_uni))))
		(_sig(_int Sum 1 0 13(_arch(_uni))))
		(_sig(_int Cin -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 14(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 18(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 17(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1303          1730164655234 Behavior
(_unit VHDL(shiftn 0 1(behavior 0 15))
	(_version vf5)
	(_time 1730164655235 2024.10.28 22:17:35)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code da8cde88838d87ccdedbce80deddd9dcd2dcd3dcdc)
	(_ent
		(_time 1730083785013)
	)
	(_object
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int CLR -1 0 3(_ent(_in))))
		(_port(_int LD -1 0 4(_ent(_in))))
		(_port(_int SH -1 0 5(_ent(_in))))
		(_port(_int DIR -1 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 7(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 8(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 8(_ent(_out))))
		(_type(_int InBits 0 18(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 19(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 0 20(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 20(_prcs 1)))
		(_prcs
			(line__10(_ent 0 0 10(_assertion(_mon))))
			(Shifter(_arch 1 0 17(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1569          1730164655258 Driver
(_unit VHDL(test_shiftn 0 3(driver 0 5))
	(_version vf5)
	(_time 1730164655259 2024.10.28 22:17:35)
	(_source(\../src/Test_ShiftN.vhd\))
	(_parameters tan)
	(_code eabce9b9bebcbdfdecedacb1b8ece2ece3ececedee)
	(_ent
		(_time 1730083937678)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 7(_ent (_in))))
				(_port(_int CLR -1 0 7(_ent (_in))))
				(_port(_int LD -1 0 7(_ent (_in))))
				(_port(_int SH -1 0 8(_ent (_in))))
				(_port(_int DIR -1 0 8(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 9(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 9(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 15(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 0 11(_arch(_uni))))
		(_sig(_int CLR -1 0 11(_arch(_uni))))
		(_sig(_int LD -1 0 11(_arch(_uni))))
		(_sig(_int SH -1 0 11(_arch(_uni))))
		(_sig(_int DIR -1 0 11(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 12(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 12(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 13(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 13(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 16(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1164          1730164655275 FSM
(_unit VHDL(controller 0 1(fsm 0 6))
	(_version vf5)
	(_time 1730164655276 2024.10.28 22:17:35)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code faadfeaafdadfbedfcf4e8a0fdfca9fca9fcfffdf8)
	(_ent
		(_time 1730080932643)
	)
	(_object
		(_port(_int STB -1 0 2(_ent(_in))))
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int LSB -1 0 2(_ent(_in))))
		(_port(_int Stop -1 0 2(_ent(_in))))
		(_port(_int Init -1 0 3(_ent(_out))))
		(_port(_int Shift -1 0 3(_ent(_out))))
		(_port(_int Add -1 0 3(_ent(_out))))
		(_port(_int Done -1 0 3(_ent(_out))))
		(_type(_int States 0 7(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 8(_arch(_uni((i 4))))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(4))(_sens(8)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(6))(_sens(8)))))
			(line__13(_arch 2 0 13(_assignment(_trgt(5))(_sens(8)))))
			(line__14(_arch 3 0 14(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 17(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1754          1730164655295 Driver
(_unit VHDL(test_controller 0 7(driver 0 9))
	(_version vf5)
	(_time 1730164655296 2024.10.28 22:17:35)
	(_source(\../src/Test_Controller.vhd\))
	(_parameters tan)
	(_code 194f151e154f4e0e1c495f434b1f4f1f4c1e1d1e1b)
	(_ent
		(_time 1730081938933)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int LSB -1 0 11(_ent (_in))))
				(_port(_int Stop -1 0 11(_ent (_in))))
				(_port(_int Init -1 0 12(_ent (_out))))
				(_port(_int Shift -1 0 12(_ent (_out))))
				(_port(_int Add -1 0 12(_ent (_out))))
				(_port(_int Done -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 17(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 14(_arch(_uni))))
		(_sig(_int LSB -1 0 14(_arch(_uni))))
		(_sig(_int Done -1 0 14(_arch(_uni))))
		(_sig(_int Init -1 0 14(_arch(_uni))))
		(_sig(_int Shift -1 0 14(_arch(_uni))))
		(_sig(_int Add -1 0 14(_arch(_uni))))
		(_sig(_int Stop -1 0 14(_arch(_uni))))
		(_sig(_int CLK -1 0 15(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 15(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 21(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 18(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 19(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 20(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000036 55 683 1730164655310 utils
(_unit VHDL(utils 0 1(utils 0 9))
	(_version vf5)
	(_time 1730164655312 2024.10.28 22:17:35)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code 287e252d247f753e79273b737c2f2c2e212e7b2f2b)
	(_ent
		(_time 1730164655310)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 10(_ent(_proc)))
			(_int Convert 1 0 18(_ent(_func)))
			(_int Convert 2 0 29(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1061          1730164655338 Driver
(_unit VHDL(test_utils 0 11(driver 0 15))
	(_version vf5)
	(_time 1730164655339 2024.10.28 22:17:35)
	(_source(\../src/Test_Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code 386e343d356e6f2f3d357e636c3f3c3e313e6b3f3b)
	(_ent
		(_time 1730081956185)
	)
	(_object
		(_sig(_int N -1 0 16(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 17(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 17(_arch(_uni))))
		(_sig(_int C -2 0 18(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 22(_procedure_call(_trgt(2)))))
			(line__24(_arch 1 0 24(_prcs(_wait_for)(_trgt(1)))))
			(line__33(_arch 2 0 33(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000046 55 4550          1730164655358 Mult4
(_unit VHDL(mult4 0 23(mult4 0 28))
	(_version vf5)
	(_time 1730164655359 2024.10.28 22:17:35)
	(_source(\../src/Mult4.vhd\))
	(_parameters tan)
	(_code 57000b55550050405100430d525052510450535453)
	(_ent
		(_time 1730160626153)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 31(_ent (_in))))
				(_port(_int CLR -1 0 31(_ent (_in))))
				(_port(_int LD -1 0 31(_ent (_in))))
				(_port(_int SH -1 0 31(_ent (_in))))
				(_port(_int DIR -1 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 31(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 35(_ent (_in))))
				(_port(_int B 2 0 35(_ent (_in))))
				(_port(_int Cin -1 0 35(_ent (_in))))
				(_port(_int Cout -1 0 35(_ent (_out))))
				(_port(_int Sum 2 0 35(_ent (_out))))
			)
		)
		(Latch8
			(_object
				(_port(_int D 3 0 43(_ent (_in))))
				(_port(_int Clk -1 0 43(_ent (_in))))
				(_port(_int Pre -1 0 43(_ent (_in))))
				(_port(_int Clr -1 0 43(_ent (_in))))
				(_port(_int Q 3 0 43(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 39(_ent (_in))))
				(_port(_int CLK -1 0 39(_ent (_in))))
				(_port(_int LSB -1 0 39(_ent (_in))))
				(_port(_int Stop -1 0 39(_ent (_in))))
				(_port(_int Init -1 0 39(_ent (_out))))
				(_port(_int Shift -1 0 39(_ent (_out))))
				(_port(_int Add -1 0 39(_ent (_out))))
				(_port(_int Done -1 0 39(_ent (_out))))
			)
		)
	)
	(_inst SR1 0 61(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A8))
			((Q)(QA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR2 0 62(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B8))
			((Q)(QB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 64(_comp Adder8)
		(_port
			((A)(Res))
			((B)(QB))
			((Cin)((i 0)))
			((Cout)(Trash))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst ACC 0 65(_comp Latch8)
		(_port
			((D)(Sum))
			((Clk)(CLK))
			((Pre)(Init))
			((Clr)(Add))
			((Q)(Res))
		)
		(_use(_ent . Latch8)
		)
	)
	(_inst FSM_Controller 0 66(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(A(0)))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 24(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 24(_ent(_in))))
		(_port(_int B 0 0 24(_ent(_in))))
		(_port(_int STB -1 0 24(_ent(_in))))
		(_port(_int CLK -1 0 24(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 25(_ent(_out))))
		(_port(_int Done -1 0 25(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 43(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int QA 4 0 46(_arch(_uni))))
		(_sig(_int QB 4 0 46(_arch(_uni))))
		(_sig(_int Sum 4 0 46(_arch(_uni))))
		(_sig(_int Res 4 0 46(_arch(_uni))))
		(_sig(_int A8 4 0 46(_arch(_uni))))
		(_sig(_int B8 4 0 46(_arch(_uni))))
		(_sig(_int Init -1 0 47(_arch(_uni))))
		(_sig(_int Shift -1 0 47(_arch(_uni))))
		(_sig(_int Add -1 0 47(_arch(_uni))))
		(_sig(_int Stop -1 0 47(_arch(_uni))))
		(_sig(_int Trash -1 0 47(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(10))(_sens(0(d_3_0))))))
			(line__60(_arch 1 0 60(_assignment(_trgt(11))(_sens(1(d_3_0))))))
			(line__63(_arch 2 0 63(_assignment(_trgt(15))(_sens(6)))))
			(line__67(_arch 3 0 67(_assignment(_alias((Result)(Res)))(_trgt(4))(_sens(9)))))
		)
		(_subprogram
			(_int vec_NOR 4 0 49(_arch(_func -1 -2)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard)))
	(_model . Mult4 5 -1)
)
I 000046 55 4598          1730164925786 Mult4
(_unit VHDL(mult4 0 23(mult4 0 28))
	(_version vf5)
	(_time 1730164925787 2024.10.28 22:22:05)
	(_source(\../src/Mult4.vhd\))
	(_parameters tan)
	(_code adf8f1fbfcfaaabaabfab9f7a8aaa8abfeaaa9aea9)
	(_ent
		(_time 1730164925783)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 31(_ent (_in))))
				(_port(_int CLR -1 0 31(_ent (_in))))
				(_port(_int LD -1 0 31(_ent (_in))))
				(_port(_int SH -1 0 31(_ent (_in))))
				(_port(_int DIR -1 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 31(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 35(_ent (_in))))
				(_port(_int B 2 0 35(_ent (_in))))
				(_port(_int Cin -1 0 35(_ent (_in))))
				(_port(_int Cout -1 0 35(_ent (_out))))
				(_port(_int Sum 2 0 35(_ent (_out))))
			)
		)
		(Latch8
			(_object
				(_port(_int D 3 0 43(_ent (_in))))
				(_port(_int Clk -1 0 43(_ent (_in))))
				(_port(_int Pre -1 0 43(_ent (_in))))
				(_port(_int Clr -1 0 43(_ent (_in))))
				(_port(_int Q 3 0 43(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 39(_ent (_in))))
				(_port(_int CLK -1 0 39(_ent (_in))))
				(_port(_int LSB -1 0 39(_ent (_in))))
				(_port(_int Stop -1 0 39(_ent (_in))))
				(_port(_int Init -1 0 39(_ent (_out))))
				(_port(_int Shift -1 0 39(_ent (_out))))
				(_port(_int Add -1 0 39(_ent (_out))))
				(_port(_int Done -1 0 39(_ent (_out))))
			)
		)
	)
	(_inst SR1 0 61(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A8))
			((Q)(QA_dbg))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR2 0 62(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B8))
			((Q)(QB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 64(_comp Adder8)
		(_port
			((A)(Res))
			((B)(QB))
			((Cin)((i 0)))
			((Cout)(Trash))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst ACC 0 65(_comp Latch8)
		(_port
			((D)(Sum))
			((Clk)(CLK))
			((Pre)(Init))
			((Clr)(Add))
			((Q)(Res))
		)
		(_use(_ent . Latch8)
		)
	)
	(_inst FSM_Controller 0 66(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(A(0)))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 24(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 24(_ent(_in))))
		(_port(_int B 0 0 24(_ent(_in))))
		(_port(_int STB -1 0 24(_ent(_in))))
		(_port(_int CLK -1 0 24(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 25(_ent(_out))))
		(_port(_int QA_dbg 1 0 25(_ent(_out))))
		(_port(_int Done -1 0 25(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 43(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int QA 4 0 46(_arch(_uni))))
		(_sig(_int QB 4 0 46(_arch(_uni))))
		(_sig(_int Sum 4 0 46(_arch(_uni))))
		(_sig(_int Res 4 0 46(_arch(_uni))))
		(_sig(_int A8 4 0 46(_arch(_uni))))
		(_sig(_int B8 4 0 46(_arch(_uni))))
		(_sig(_int Init -1 0 47(_arch(_uni))))
		(_sig(_int Shift -1 0 47(_arch(_uni))))
		(_sig(_int Add -1 0 47(_arch(_uni))))
		(_sig(_int Stop -1 0 47(_arch(_uni))))
		(_sig(_int Trash -1 0 47(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(11))(_sens(0(d_3_0))))))
			(line__60(_arch 1 0 60(_assignment(_trgt(12))(_sens(1(d_3_0))))))
			(line__63(_arch 2 0 63(_assignment(_trgt(16))(_sens(7)))))
			(line__67(_arch 3 0 67(_assignment(_alias((Result)(Res)))(_trgt(4))(_sens(10)))))
		)
		(_subprogram
			(_int vec_NOR 4 0 49(_arch(_func -1 -2)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard)))
	(_model . Mult4 5 -1)
)
I 000053 55 1432          1730164971717 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1730164971718 2024.10.28 22:22:51)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 1f1e48184f484d091a18094548191b19191919191b)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1174          1730164971734 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1730164971735 2024.10.28 22:22:51)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 2e2e792a7e787939292d68747b28282828292a282b)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 24(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2518          1730164971746 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730164971747 2024.10.28 22:22:51)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 2e2f2e2a7a787e382c2a367177287d282f292a282d)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1730164971752 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1730164971753 2024.10.28 22:22:51)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code 3e3e693b6e686929383978643c383f393a383d3836)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 20(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 20(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 701           1730164971777 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 0 5))
	(_version vf5)
	(_time 1730164971778 2024.10.28 22:22:51)
	(_source(\../src/Full_adder.vhd\))
	(_parameters tan)
	(_code 4e4f1b4d1e1949581d405f141b484a484b494c4848)
	(_ent
		(_time 1725922142697)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1559          1730164971793 driver
(_unit VHDL(test_sumador 0 5(driver 0 12))
	(_version vf5)
	(_time 1730164971794 2024.10.28 22:22:51)
	(_source(\../src/TestA_Full_adder.vhd\))
	(_parameters tan)
	(_code 5d5d0a5e0c0b0a4a5b5e1b060f5a585b095b5c5b59)
	(_ent
		(_time 1725922142726)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 14(_ent (_in))))
				(_port(_int Y -1 0 14(_ent (_in))))
				(_port(_int Cin -1 0 14(_ent (_in))))
				(_port(_int Cout -1 0 14(_ent (_out))))
				(_port(_int Sum -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst uut 0 18(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 16(_arch(_uni))))
		(_sig(_int Y -1 0 16(_arch(_uni))))
		(_sig(_int Cin -1 0 16(_arch(_uni))))
		(_sig(_int Cout -1 0 16(_arch(_uni))))
		(_sig(_int Sum -1 0 16(_arch(_uni))))
		(_type(_int Entry 0 20(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 24(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 25(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1777          1730164971812 Behave_1
(_unit VHDL(test_16 0 6(behave_1 0 12))
	(_version vf5)
	(_time 1730164971813 2024.10.28 22:22:51)
	(_source(\../src/TestB_Full_adder.vhd\))
	(_parameters tan)
	(_code 7c7c2b7d2a2a2b6b7a7e3a232c7f7a7b787a797b7f)
	(_ent
		(_time 1725922142762)
	)
	(_block Blck_Test_1 0 21
		(_object
			(_sig(_int GUARD -3 0 21(_arch(_uni(_code 8)))))
			(_prcs
				(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__24(_arch 1 0 24(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__25(_arch 2 0 25(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 28
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 29(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 28(_arch(_uni(_code 9)))))
			(_prcs
				(line__28(_arch 3 0 28(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__31(_arch 4 0 31(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__32(_arch 5 0 32(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 13(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 15(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 16(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 17(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 18(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 35(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 42(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1868          1730164971827 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730164971828 2024.10.28 22:22:51)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code 8c8dde82dbdbdc9a88839ed3d58a8d8a888a888a89)
	(_ent
		(_time 1727362308084)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1382          1730164971840 Driver
(_unit VHDL(test_adder8 0 7(driver 0 9))
	(_version vf5)
	(_time 1730164971841 2024.10.28 22:22:51)
	(_source(\../src/Test_Adder8.vhd\))
	(_parameters tan)
	(_code 8c8cdb82dadadb9b89d8cad6dc8a888a888a898b8e)
	(_ent
		(_time 1727362308118)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 11(_ent (_in))))
				(_port(_int B 0 0 11(_ent (_in))))
				(_port(_int Cin -1 0 11(_ent (_in))))
				(_port(_int Cout -1 0 11(_ent (_out))))
				(_port(_int Sum 0 0 11(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 16(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 11(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 13(_arch(_uni))))
		(_sig(_int B 1 0 13(_arch(_uni))))
		(_sig(_int Sum 1 0 13(_arch(_uni))))
		(_sig(_int Cin -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 14(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 18(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 17(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1303          1730164971854 Behavior
(_unit VHDL(shiftn 0 1(behavior 0 15))
	(_version vf5)
	(_time 1730164971855 2024.10.28 22:22:51)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code 9c9ccc93c7cbc18a989d88c6989b9f9a949a959a9a)
	(_ent
		(_time 1730083785013)
	)
	(_object
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int CLR -1 0 3(_ent(_in))))
		(_port(_int LD -1 0 4(_ent(_in))))
		(_port(_int SH -1 0 5(_ent(_in))))
		(_port(_int DIR -1 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 7(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 8(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 8(_ent(_out))))
		(_type(_int InBits 0 18(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 19(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 0 20(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 20(_prcs 1)))
		(_prcs
			(line__10(_ent 0 0 10(_assertion(_mon))))
			(Shifter(_arch 1 0 17(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1569          1730164971876 Driver
(_unit VHDL(test_shiftn 0 3(driver 0 5))
	(_version vf5)
	(_time 1730164971877 2024.10.28 22:22:51)
	(_source(\../src/Test_ShiftN.vhd\))
	(_parameters tan)
	(_code bbbbecefecedecacbdbcfde0e9bdb3bdb2bdbdbcbf)
	(_ent
		(_time 1730083937678)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 7(_ent (_in))))
				(_port(_int CLR -1 0 7(_ent (_in))))
				(_port(_int LD -1 0 7(_ent (_in))))
				(_port(_int SH -1 0 8(_ent (_in))))
				(_port(_int DIR -1 0 8(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 9(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 9(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 15(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 0 11(_arch(_uni))))
		(_sig(_int CLR -1 0 11(_arch(_uni))))
		(_sig(_int LD -1 0 11(_arch(_uni))))
		(_sig(_int SH -1 0 11(_arch(_uni))))
		(_sig(_int DIR -1 0 11(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 12(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 12(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 13(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 13(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 16(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1164          1730164971896 FSM
(_unit VHDL(controller 0 1(fsm 0 6))
	(_version vf5)
	(_time 1730164971897 2024.10.28 22:22:51)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code cbca9b9ecf9ccadccdc5d991cccd98cd98cdceccc9)
	(_ent
		(_time 1730080932643)
	)
	(_object
		(_port(_int STB -1 0 2(_ent(_in))))
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int LSB -1 0 2(_ent(_in))))
		(_port(_int Stop -1 0 2(_ent(_in))))
		(_port(_int Init -1 0 3(_ent(_out))))
		(_port(_int Shift -1 0 3(_ent(_out))))
		(_port(_int Add -1 0 3(_ent(_out))))
		(_port(_int Done -1 0 3(_ent(_out))))
		(_type(_int States 0 7(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 8(_arch(_uni((i 4))))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(4))(_sens(8)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(6))(_sens(8)))))
			(line__13(_arch 2 0 13(_assignment(_trgt(5))(_sens(8)))))
			(line__14(_arch 3 0 14(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 17(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1754          1730164971914 Driver
(_unit VHDL(test_controller 0 7(driver 0 9))
	(_version vf5)
	(_time 1730164971915 2024.10.28 22:22:51)
	(_source(\../src/Test_Controller.vhd\))
	(_parameters tan)
	(_code dada8d888e8c8dcddf8a9c8088dc8cdc8fdddeddd8)
	(_ent
		(_time 1730081938933)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int LSB -1 0 11(_ent (_in))))
				(_port(_int Stop -1 0 11(_ent (_in))))
				(_port(_int Init -1 0 12(_ent (_out))))
				(_port(_int Shift -1 0 12(_ent (_out))))
				(_port(_int Add -1 0 12(_ent (_out))))
				(_port(_int Done -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 17(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 14(_arch(_uni))))
		(_sig(_int LSB -1 0 14(_arch(_uni))))
		(_sig(_int Done -1 0 14(_arch(_uni))))
		(_sig(_int Init -1 0 14(_arch(_uni))))
		(_sig(_int Shift -1 0 14(_arch(_uni))))
		(_sig(_int Add -1 0 14(_arch(_uni))))
		(_sig(_int Stop -1 0 14(_arch(_uni))))
		(_sig(_int CLK -1 0 15(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 15(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 21(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 18(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 19(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 20(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000036 55 683 1730164971926 utils
(_unit VHDL(utils 0 1(utils 0 9))
	(_version vf5)
	(_time 1730164971928 2024.10.28 22:22:51)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code eaeabcb8bfbdb7fcbbe5f9b1beedeeece3ecb9ede9)
	(_ent
		(_time 1730164971926)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 10(_ent(_proc)))
			(_int Convert 1 0 18(_ent(_func)))
			(_int Convert 2 0 29(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1061          1730164971950 Driver
(_unit VHDL(test_utils 0 11(driver 0 15))
	(_version vf5)
	(_time 1730164971951 2024.10.28 22:22:51)
	(_source(\../src/Test_Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code 0909590f055f5e1e0c044f525d0e0d0f000f5a0e0a)
	(_ent
		(_time 1730081956185)
	)
	(_object
		(_sig(_int N -1 0 16(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 17(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 17(_arch(_uni))))
		(_sig(_int C -2 0 18(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 22(_procedure_call(_trgt(2)))))
			(line__24(_arch 1 0 24(_prcs(_wait_for)(_trgt(1)))))
			(line__33(_arch 2 0 33(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000046 55 4598          1730164971964 Mult4
(_unit VHDL(mult4 0 23(mult4 0 28))
	(_version vf5)
	(_time 1730164971965 2024.10.28 22:22:51)
	(_source(\../src/Mult4.vhd\))
	(_parameters tan)
	(_code 0908090e055e0e1e0f5e1d530c0e0c0f5a0e0d0a0d)
	(_ent
		(_time 1730164925782)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 31(_ent (_in))))
				(_port(_int CLR -1 0 31(_ent (_in))))
				(_port(_int LD -1 0 31(_ent (_in))))
				(_port(_int SH -1 0 31(_ent (_in))))
				(_port(_int DIR -1 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 31(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 35(_ent (_in))))
				(_port(_int B 2 0 35(_ent (_in))))
				(_port(_int Cin -1 0 35(_ent (_in))))
				(_port(_int Cout -1 0 35(_ent (_out))))
				(_port(_int Sum 2 0 35(_ent (_out))))
			)
		)
		(Latch8
			(_object
				(_port(_int D 3 0 43(_ent (_in))))
				(_port(_int Clk -1 0 43(_ent (_in))))
				(_port(_int Pre -1 0 43(_ent (_in))))
				(_port(_int Clr -1 0 43(_ent (_in))))
				(_port(_int Q 3 0 43(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 39(_ent (_in))))
				(_port(_int CLK -1 0 39(_ent (_in))))
				(_port(_int LSB -1 0 39(_ent (_in))))
				(_port(_int Stop -1 0 39(_ent (_in))))
				(_port(_int Init -1 0 39(_ent (_out))))
				(_port(_int Shift -1 0 39(_ent (_out))))
				(_port(_int Add -1 0 39(_ent (_out))))
				(_port(_int Done -1 0 39(_ent (_out))))
			)
		)
	)
	(_inst SR1 0 61(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A8))
			((Q)(QA_dbg))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR2 0 62(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B8))
			((Q)(QB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 64(_comp Adder8)
		(_port
			((A)(Res))
			((B)(QB))
			((Cin)((i 0)))
			((Cout)(Trash))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst ACC 0 65(_comp Latch8)
		(_port
			((D)(Sum))
			((Clk)(CLK))
			((Pre)(Init))
			((Clr)(Add))
			((Q)(Res))
		)
		(_use(_ent . Latch8)
		)
	)
	(_inst FSM_Controller 0 66(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(A(0)))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 24(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 24(_ent(_in))))
		(_port(_int B 0 0 24(_ent(_in))))
		(_port(_int STB -1 0 24(_ent(_in))))
		(_port(_int CLK -1 0 24(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 25(_ent(_out))))
		(_port(_int QA_dbg 1 0 25(_ent(_out))))
		(_port(_int Done -1 0 25(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 43(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int QA 4 0 46(_arch(_uni))))
		(_sig(_int QB 4 0 46(_arch(_uni))))
		(_sig(_int Sum 4 0 46(_arch(_uni))))
		(_sig(_int Res 4 0 46(_arch(_uni))))
		(_sig(_int A8 4 0 46(_arch(_uni))))
		(_sig(_int B8 4 0 46(_arch(_uni))))
		(_sig(_int Init -1 0 47(_arch(_uni))))
		(_sig(_int Shift -1 0 47(_arch(_uni))))
		(_sig(_int Add -1 0 47(_arch(_uni))))
		(_sig(_int Stop -1 0 47(_arch(_uni))))
		(_sig(_int Trash -1 0 47(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(11))(_sens(0(d_3_0))))))
			(line__60(_arch 1 0 60(_assignment(_trgt(12))(_sens(1(d_3_0))))))
			(line__63(_arch 2 0 63(_assignment(_trgt(16))(_sens(7)))))
			(line__67(_arch 3 0 67(_assignment(_alias((Result)(Res)))(_trgt(4))(_sens(10)))))
		)
		(_subprogram
			(_int vec_NOR 4 0 49(_arch(_func -1 -2)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard)))
	(_model . Mult4 5 -1)
)
I 000051 55 2396          1730164987502 Test_Mult4
(_unit VHDL(test_mult4 0 22(test_mult4 0 23))
	(_version vf5)
	(_time 1730164987503 2024.10.28 22:23:07)
	(_source(\../src/Test_Mult4.vhd\))
	(_parameters tan usedpackagebody)
	(_code c491c991c59293d3c1c5829ec1c3c1c297c3c0c7c0)
	(_ent
		(_time 1730083784866)
	)
	(_comp
		(Mult4
			(_object
				(_port(_int A 0 0 26(_ent (_in))))
				(_port(_int B 0 0 26(_ent (_in))))
				(_port(_int STB -1 0 26(_ent (_in))))
				(_port(_int CLK -1 0 26(_ent (_in))))
				(_port(_int Result 1 0 27(_ent (_out))))
				(_port(_int QA_dbg 1 0 27(_ent (_out))))
				(_port(_int Done -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst mult 0 38(_comp Mult4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((QA_dbg)(QA_dbg))
			((Done)(Done))
		)
		(_use(_ent . Mult4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 29(_arch(_uni)(_param_out))))
		(_sig(_int Done -1 0 29(_arch(_uni))))
		(_sig(_int STB -1 0 29(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 30(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 30(_arch(_uni))))
		(_sig(_int B 2 0 30(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 31(_arch(_uni))))
		(_sig(_int QA_dbg 3 0 31(_arch(_uni))))
		(_type(_int ~BIT_VECTOR~135 0 35(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{3,4}\ 4 0 0(_int gms(_code 5))))
		(_type(_int ~BIT_VECTOR~13 0 36(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{9,4}\ 5 0 0(_int gms(_code 6))))
		(_prcs
			(line__34(_arch 0 0 34(_procedure_call(_trgt(0)))))
			(line__35(_arch 1 0 35(_assignment(_trgt(3)))))
			(line__36(_arch 2 0 36(_assignment(_trgt(4)))))
			(line__37(_arch 3 0 37(_assignment(_trgt(2)))))
			(line__39(_arch 4 0 39(_assertion(_sens(1)(2))(_mon))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(1970104659 1768120684 1713401455 1818324585 1684109929 2109025)
	)
	(_model . Test_Mult4 7 -1)
)
I 000053 55 1432          1730164987532 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1730164987533 2024.10.28 22:23:07)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code e3b7eeb0e6b4b1f5e6e4f5b9b4e5e7e5e5e5e5e5e7)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1174          1730164987549 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1730164987550 2024.10.28 22:23:07)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code f3a6fea3f5a5a4e4f4f0b5a9a6f5f5f5f5f4f7f5f6)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 24(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2518          1730164987563 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730164987564 2024.10.28 22:23:07)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 025600040154521400061a5d5b0451040305060401)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1730164987569 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1730164987570 2024.10.28 22:23:07)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code 02575704055455150405445800040305060401040a)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 20(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 20(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 701           1730164987587 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 0 5))
	(_version vf5)
	(_time 1730164987588 2024.10.28 22:23:07)
	(_source(\../src/Full_adder.vhd\))
	(_parameters tan)
	(_code 1246451415451504411c0348471416141715101414)
	(_ent
		(_time 1725922142697)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1559          1730164987601 driver
(_unit VHDL(test_sumador 0 5(driver 0 12))
	(_version vf5)
	(_time 1730164987602 2024.10.28 22:23:07)
	(_source(\../src/TestA_Full_adder.vhd\))
	(_parameters tan)
	(_code 227777262574753524216479702527247624232426)
	(_ent
		(_time 1725922142726)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 14(_ent (_in))))
				(_port(_int Y -1 0 14(_ent (_in))))
				(_port(_int Cin -1 0 14(_ent (_in))))
				(_port(_int Cout -1 0 14(_ent (_out))))
				(_port(_int Sum -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst uut 0 18(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 16(_arch(_uni))))
		(_sig(_int Y -1 0 16(_arch(_uni))))
		(_sig(_int Cin -1 0 16(_arch(_uni))))
		(_sig(_int Cout -1 0 16(_arch(_uni))))
		(_sig(_int Sum -1 0 16(_arch(_uni))))
		(_type(_int Entry 0 20(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 24(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 25(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1777          1730164987614 Behave_1
(_unit VHDL(test_16 0 6(behave_1 0 12))
	(_version vf5)
	(_time 1730164987615 2024.10.28 22:23:07)
	(_source(\../src/TestB_Full_adder.vhd\))
	(_parameters tan)
	(_code 31646434356766263733776e613237363537343632)
	(_ent
		(_time 1725922142762)
	)
	(_block Blck_Test_1 0 21
		(_object
			(_sig(_int GUARD -3 0 21(_arch(_uni(_code 8)))))
			(_prcs
				(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__24(_arch 1 0 24(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__25(_arch 2 0 25(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 28
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 29(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 28(_arch(_uni(_code 9)))))
			(_prcs
				(line__28(_arch 3 0 28(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__31(_arch 4 0 31(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__32(_arch 5 0 32(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 13(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 15(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 16(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 17(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 18(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 35(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 42(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1868          1730164987628 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730164987629 2024.10.28 22:23:07)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code 4115114344161157454e531e184740474547454744)
	(_ent
		(_time 1727362308084)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1382          1730164987642 Driver
(_unit VHDL(test_adder8 0 7(driver 0 9))
	(_version vf5)
	(_time 1730164987643 2024.10.28 22:23:07)
	(_source(\../src/Test_Adder8.vhd\))
	(_parameters tan)
	(_code 51040452550706465405170b015755575557545653)
	(_ent
		(_time 1727362308118)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 11(_ent (_in))))
				(_port(_int B 0 0 11(_ent (_in))))
				(_port(_int Cin -1 0 11(_ent (_in))))
				(_port(_int Cout -1 0 11(_ent (_out))))
				(_port(_int Sum 0 0 11(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 16(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 11(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 13(_arch(_uni))))
		(_sig(_int B 1 0 13(_arch(_uni))))
		(_sig(_int Sum 1 0 13(_arch(_uni))))
		(_sig(_int Cin -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 14(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 18(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 17(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1303          1730164987656 Behavior
(_unit VHDL(shiftn 0 1(behavior 0 15))
	(_version vf5)
	(_time 1730164987657 2024.10.28 22:23:07)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code 6035326068373d766461743a646763666866696666)
	(_ent
		(_time 1730083785013)
	)
	(_object
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int CLR -1 0 3(_ent(_in))))
		(_port(_int LD -1 0 4(_ent(_in))))
		(_port(_int SH -1 0 5(_ent(_in))))
		(_port(_int DIR -1 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 7(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 8(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 8(_ent(_out))))
		(_type(_int InBits 0 18(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 19(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 0 20(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 20(_prcs 1)))
		(_prcs
			(line__10(_ent 0 0 10(_assertion(_mon))))
			(Shifter(_arch 1 0 17(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1569          1730164987678 Driver
(_unit VHDL(test_shiftn 0 3(driver 0 5))
	(_version vf5)
	(_time 1730164987679 2024.10.28 22:23:07)
	(_source(\../src/Test_ShiftN.vhd\))
	(_parameters tan)
	(_code 70252571752627677677362b227678767976767774)
	(_ent
		(_time 1730083937678)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 7(_ent (_in))))
				(_port(_int CLR -1 0 7(_ent (_in))))
				(_port(_int LD -1 0 7(_ent (_in))))
				(_port(_int SH -1 0 8(_ent (_in))))
				(_port(_int DIR -1 0 8(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 9(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 9(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 15(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 0 11(_arch(_uni))))
		(_sig(_int CLR -1 0 11(_arch(_uni))))
		(_sig(_int LD -1 0 11(_arch(_uni))))
		(_sig(_int SH -1 0 11(_arch(_uni))))
		(_sig(_int DIR -1 0 11(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 12(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 12(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 13(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 13(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 16(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1164          1730164987693 FSM
(_unit VHDL(controller 0 1(fsm 0 6))
	(_version vf5)
	(_time 1730164987694 2024.10.28 22:23:07)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 7f2b2d7e7f287e6879716d2578792c792c797a787d)
	(_ent
		(_time 1730080932643)
	)
	(_object
		(_port(_int STB -1 0 2(_ent(_in))))
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int LSB -1 0 2(_ent(_in))))
		(_port(_int Stop -1 0 2(_ent(_in))))
		(_port(_int Init -1 0 3(_ent(_out))))
		(_port(_int Shift -1 0 3(_ent(_out))))
		(_port(_int Add -1 0 3(_ent(_out))))
		(_port(_int Done -1 0 3(_ent(_out))))
		(_type(_int States 0 7(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 8(_arch(_uni((i 4))))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(4))(_sens(8)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(6))(_sens(8)))))
			(line__13(_arch 2 0 13(_assignment(_trgt(5))(_sens(8)))))
			(line__14(_arch 3 0 14(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 17(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1754          1730164987708 Driver
(_unit VHDL(test_controller 0 7(driver 0 9))
	(_version vf5)
	(_time 1730164987709 2024.10.28 22:23:07)
	(_source(\../src/Test_Controller.vhd\))
	(_parameters tan)
	(_code 8fdada81dcd9d8988adfc9d5dd89d989da888b888d)
	(_ent
		(_time 1730081938933)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int LSB -1 0 11(_ent (_in))))
				(_port(_int Stop -1 0 11(_ent (_in))))
				(_port(_int Init -1 0 12(_ent (_out))))
				(_port(_int Shift -1 0 12(_ent (_out))))
				(_port(_int Add -1 0 12(_ent (_out))))
				(_port(_int Done -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 17(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 14(_arch(_uni))))
		(_sig(_int LSB -1 0 14(_arch(_uni))))
		(_sig(_int Done -1 0 14(_arch(_uni))))
		(_sig(_int Init -1 0 14(_arch(_uni))))
		(_sig(_int Shift -1 0 14(_arch(_uni))))
		(_sig(_int Add -1 0 14(_arch(_uni))))
		(_sig(_int Stop -1 0 14(_arch(_uni))))
		(_sig(_int CLK -1 0 15(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 15(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 21(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 18(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 19(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 20(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000036 55 683 1730164987722 utils
(_unit VHDL(utils 0 1(utils 0 9))
	(_version vf5)
	(_time 1730164987724 2024.10.28 22:23:07)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code 9fcacb91cdc8c289ce908cc4cb989b999699cc989c)
	(_ent
		(_time 1730164987722)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 10(_ent(_proc)))
			(_int Convert 1 0 18(_ent(_func)))
			(_int Convert 2 0 29(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1061          1730164987746 Driver
(_unit VHDL(test_utils 0 11(driver 0 15))
	(_version vf5)
	(_time 1730164987747 2024.10.28 22:23:07)
	(_source(\../src/Test_Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code aefbfbf9fef8f9b9aba3e8f5faa9aaa8a7a8fda9ad)
	(_ent
		(_time 1730081956185)
	)
	(_object
		(_sig(_int N -1 0 16(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 17(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 17(_arch(_uni))))
		(_sig(_int C -2 0 18(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 22(_procedure_call(_trgt(2)))))
			(line__24(_arch 1 0 24(_prcs(_wait_for)(_trgt(1)))))
			(line__33(_arch 2 0 33(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000046 55 4598          1730164987760 Mult4
(_unit VHDL(mult4 0 23(mult4 0 28))
	(_version vf5)
	(_time 1730164987761 2024.10.28 22:23:07)
	(_source(\../src/Mult4.vhd\))
	(_parameters tan)
	(_code beeabbebeee9b9a9b8e9aae4bbb9bbb8edb9babdba)
	(_ent
		(_time 1730164925782)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 31(_ent (_in))))
				(_port(_int CLR -1 0 31(_ent (_in))))
				(_port(_int LD -1 0 31(_ent (_in))))
				(_port(_int SH -1 0 31(_ent (_in))))
				(_port(_int DIR -1 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 31(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 35(_ent (_in))))
				(_port(_int B 2 0 35(_ent (_in))))
				(_port(_int Cin -1 0 35(_ent (_in))))
				(_port(_int Cout -1 0 35(_ent (_out))))
				(_port(_int Sum 2 0 35(_ent (_out))))
			)
		)
		(Latch8
			(_object
				(_port(_int D 3 0 43(_ent (_in))))
				(_port(_int Clk -1 0 43(_ent (_in))))
				(_port(_int Pre -1 0 43(_ent (_in))))
				(_port(_int Clr -1 0 43(_ent (_in))))
				(_port(_int Q 3 0 43(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 39(_ent (_in))))
				(_port(_int CLK -1 0 39(_ent (_in))))
				(_port(_int LSB -1 0 39(_ent (_in))))
				(_port(_int Stop -1 0 39(_ent (_in))))
				(_port(_int Init -1 0 39(_ent (_out))))
				(_port(_int Shift -1 0 39(_ent (_out))))
				(_port(_int Add -1 0 39(_ent (_out))))
				(_port(_int Done -1 0 39(_ent (_out))))
			)
		)
	)
	(_inst SR1 0 61(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A8))
			((Q)(QA_dbg))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR2 0 62(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B8))
			((Q)(QB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 64(_comp Adder8)
		(_port
			((A)(Res))
			((B)(QB))
			((Cin)((i 0)))
			((Cout)(Trash))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst ACC 0 65(_comp Latch8)
		(_port
			((D)(Sum))
			((Clk)(CLK))
			((Pre)(Init))
			((Clr)(Add))
			((Q)(Res))
		)
		(_use(_ent . Latch8)
		)
	)
	(_inst FSM_Controller 0 66(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(A(0)))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 24(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 24(_ent(_in))))
		(_port(_int B 0 0 24(_ent(_in))))
		(_port(_int STB -1 0 24(_ent(_in))))
		(_port(_int CLK -1 0 24(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 25(_ent(_out))))
		(_port(_int QA_dbg 1 0 25(_ent(_out))))
		(_port(_int Done -1 0 25(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 43(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int QA 4 0 46(_arch(_uni))))
		(_sig(_int QB 4 0 46(_arch(_uni))))
		(_sig(_int Sum 4 0 46(_arch(_uni))))
		(_sig(_int Res 4 0 46(_arch(_uni))))
		(_sig(_int A8 4 0 46(_arch(_uni))))
		(_sig(_int B8 4 0 46(_arch(_uni))))
		(_sig(_int Init -1 0 47(_arch(_uni))))
		(_sig(_int Shift -1 0 47(_arch(_uni))))
		(_sig(_int Add -1 0 47(_arch(_uni))))
		(_sig(_int Stop -1 0 47(_arch(_uni))))
		(_sig(_int Trash -1 0 47(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(11))(_sens(0(d_3_0))))))
			(line__60(_arch 1 0 60(_assignment(_trgt(12))(_sens(1(d_3_0))))))
			(line__63(_arch 2 0 63(_assignment(_trgt(16))(_sens(7)))))
			(line__67(_arch 3 0 67(_assignment(_alias((Result)(Res)))(_trgt(4))(_sens(10)))))
		)
		(_subprogram
			(_int vec_NOR 4 0 49(_arch(_func -1 -2)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard)))
	(_model . Mult4 5 -1)
)
I 000051 55 2396          1730165012282 Test_Mult4
(_unit VHDL(test_mult4 0 22(test_mult4 0 23))
	(_version vf5)
	(_time 1730165012283 2024.10.28 22:23:32)
	(_source(\../src/Test_Mult4.vhd\))
	(_parameters tan usedpackagebody)
	(_code 9197c49e95c7c6869490d7cb94969497c296959295)
	(_ent
		(_time 1730083784866)
	)
	(_comp
		(Mult4
			(_object
				(_port(_int A 0 0 26(_ent (_in))))
				(_port(_int B 0 0 26(_ent (_in))))
				(_port(_int STB -1 0 26(_ent (_in))))
				(_port(_int CLK -1 0 26(_ent (_in))))
				(_port(_int Result 1 0 27(_ent (_out))))
				(_port(_int QA_dbg 1 0 27(_ent (_out))))
				(_port(_int Done -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst mult 0 38(_comp Mult4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((QA_dbg)(QA_dbg))
			((Done)(Done))
		)
		(_use(_ent . Mult4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 29(_arch(_uni)(_param_out))))
		(_sig(_int Done -1 0 29(_arch(_uni))))
		(_sig(_int STB -1 0 29(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 30(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 30(_arch(_uni))))
		(_sig(_int B 2 0 30(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 31(_arch(_uni))))
		(_sig(_int QA_dbg 3 0 31(_arch(_uni))))
		(_type(_int ~BIT_VECTOR~135 0 35(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{3,4}\ 4 0 0(_int gms(_code 5))))
		(_type(_int ~BIT_VECTOR~13 0 36(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{9,4}\ 5 0 0(_int gms(_code 6))))
		(_prcs
			(line__34(_arch 0 0 34(_procedure_call(_trgt(0)))))
			(line__35(_arch 1 0 35(_assignment(_trgt(3)))))
			(line__36(_arch 2 0 36(_assignment(_trgt(4)))))
			(line__37(_arch 3 0 37(_assignment(_trgt(2)))))
			(line__39(_arch 4 0 39(_assertion(_sens(1)(2))(_mon))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(1970104659 1768120684 1713401455 1818324585 1684109929 2109025)
	)
	(_model . Test_Mult4 7 -1)
)
I 000053 55 1432          1730165012299 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1730165012300 2024.10.28 22:23:32)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code a1a6f4f6a6f6f3b7a4a6b7fbf6a7a5a7a7a7a7a7a5)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1174          1730165012315 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1730165012316 2024.10.28 22:23:32)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code b0b6e5e4b5e6e7a7b7b3f6eae5b6b6b6b6b7b4b6b5)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 24(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2518          1730165012330 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730165012331 2024.10.28 22:23:32)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code c0c7c295c19690d6c2c4d89f99c693c6c1c7c4c6c3)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1730165012336 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1730165012337 2024.10.28 22:23:32)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code c0c69595c59697d7c6c7869ac2c6c1c7c4c6c3c6c8)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 20(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 20(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 701           1730165012357 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 0 5))
	(_version vf5)
	(_time 1730165012358 2024.10.28 22:23:32)
	(_source(\../src/Full_adder.vhd\))
	(_parameters tan)
	(_code dfd8888c8c88d8c98cd1ce858ad9dbd9dad8ddd9d9)
	(_ent
		(_time 1725922142697)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1559          1730165012372 driver
(_unit VHDL(test_sumador 0 5(driver 0 12))
	(_version vf5)
	(_time 1730165012373 2024.10.28 22:23:32)
	(_source(\../src/TestA_Full_adder.vhd\))
	(_parameters tan)
	(_code efe9babcbcb9b8f8e9eca9b4bde8eae9bbe9eee9eb)
	(_ent
		(_time 1725922142726)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 14(_ent (_in))))
				(_port(_int Y -1 0 14(_ent (_in))))
				(_port(_int Cin -1 0 14(_ent (_in))))
				(_port(_int Cout -1 0 14(_ent (_out))))
				(_port(_int Sum -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst uut 0 18(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 16(_arch(_uni))))
		(_sig(_int Y -1 0 16(_arch(_uni))))
		(_sig(_int Cin -1 0 16(_arch(_uni))))
		(_sig(_int Cout -1 0 16(_arch(_uni))))
		(_sig(_int Sum -1 0 16(_arch(_uni))))
		(_type(_int Entry 0 20(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 24(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 25(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1777          1730165012386 Behave_1
(_unit VHDL(test_16 0 6(behave_1 0 12))
	(_version vf5)
	(_time 1730165012387 2024.10.28 22:23:32)
	(_source(\../src/TestB_Full_adder.vhd\))
	(_parameters tan)
	(_code efe9babcbcb9b8f8e9eda9b0bfece9e8ebe9eae8ec)
	(_ent
		(_time 1725922142762)
	)
	(_block Blck_Test_1 0 21
		(_object
			(_sig(_int GUARD -3 0 21(_arch(_uni(_code 8)))))
			(_prcs
				(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__24(_arch 1 0 24(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__25(_arch 2 0 25(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 28
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 29(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 28(_arch(_uni(_code 9)))))
			(_prcs
				(line__28(_arch 3 0 28(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__31(_arch 4 0 31(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__32(_arch 5 0 32(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 13(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 15(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 16(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 17(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 18(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 35(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 42(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1868          1730165012401 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730165012402 2024.10.28 22:23:32)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code fff8afafada8afe9fbf0eda0a6f9fef9fbf9fbf9fa)
	(_ent
		(_time 1727362308084)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1382          1730165012415 Driver
(_unit VHDL(test_adder8 0 7(driver 0 9))
	(_version vf5)
	(_time 1730165012416 2024.10.28 22:23:32)
	(_source(\../src/Test_Adder8.vhd\))
	(_parameters tan)
	(_code 0e0858085e5859190b5a48545e080a080a080b090c)
	(_ent
		(_time 1727362308118)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 11(_ent (_in))))
				(_port(_int B 0 0 11(_ent (_in))))
				(_port(_int Cin -1 0 11(_ent (_in))))
				(_port(_int Cout -1 0 11(_ent (_out))))
				(_port(_int Sum 0 0 11(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 16(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 11(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 13(_arch(_uni))))
		(_sig(_int B 1 0 13(_arch(_uni))))
		(_sig(_int Sum 1 0 13(_arch(_uni))))
		(_sig(_int Cin -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 14(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 18(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 17(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1303          1730165012437 Behavior
(_unit VHDL(shiftn 0 1(behavior 0 15))
	(_version vf5)
	(_time 1730165012438 2024.10.28 22:23:32)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code 2d2b7c29717a703b292c3977292a2e2b252b242b2b)
	(_ent
		(_time 1730083785013)
	)
	(_object
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int CLR -1 0 3(_ent(_in))))
		(_port(_int LD -1 0 4(_ent(_in))))
		(_port(_int SH -1 0 5(_ent(_in))))
		(_port(_int DIR -1 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 7(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 8(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 8(_ent(_out))))
		(_type(_int InBits 0 18(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 19(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 0 20(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 20(_prcs 1)))
		(_prcs
			(line__10(_ent 0 0 10(_assertion(_mon))))
			(Shifter(_arch 1 0 17(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1569          1730165012459 Driver
(_unit VHDL(test_shiftn 0 3(driver 0 5))
	(_version vf5)
	(_time 1730165012460 2024.10.28 22:23:32)
	(_source(\../src/Test_ShiftN.vhd\))
	(_parameters tan)
	(_code 3d3b6b386c6b6a2a3b3a7b666f3b353b343b3b3a39)
	(_ent
		(_time 1730083937678)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 7(_ent (_in))))
				(_port(_int CLR -1 0 7(_ent (_in))))
				(_port(_int LD -1 0 7(_ent (_in))))
				(_port(_int SH -1 0 8(_ent (_in))))
				(_port(_int DIR -1 0 8(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 9(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 9(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 15(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 0 11(_arch(_uni))))
		(_sig(_int CLR -1 0 11(_arch(_uni))))
		(_sig(_int LD -1 0 11(_arch(_uni))))
		(_sig(_int SH -1 0 11(_arch(_uni))))
		(_sig(_int DIR -1 0 11(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 12(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 12(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 13(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 13(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 16(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1164          1730165012473 FSM
(_unit VHDL(controller 0 1(fsm 0 6))
	(_version vf5)
	(_time 1730165012474 2024.10.28 22:23:32)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 4d4a1c4f4f1a4c5a4b435f174a4b1e4b1e4b484a4f)
	(_ent
		(_time 1730080932643)
	)
	(_object
		(_port(_int STB -1 0 2(_ent(_in))))
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int LSB -1 0 2(_ent(_in))))
		(_port(_int Stop -1 0 2(_ent(_in))))
		(_port(_int Init -1 0 3(_ent(_out))))
		(_port(_int Shift -1 0 3(_ent(_out))))
		(_port(_int Add -1 0 3(_ent(_out))))
		(_port(_int Done -1 0 3(_ent(_out))))
		(_type(_int States 0 7(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 8(_arch(_uni((i 4))))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(4))(_sens(8)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(6))(_sens(8)))))
			(line__13(_arch 2 0 13(_assignment(_trgt(5))(_sens(8)))))
			(line__14(_arch 3 0 14(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 17(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1754          1730165012488 Driver
(_unit VHDL(test_controller 0 7(driver 0 9))
	(_version vf5)
	(_time 1730165012489 2024.10.28 22:23:32)
	(_source(\../src/Test_Controller.vhd\))
	(_parameters tan)
	(_code 5c5a0a5f0a0a0b4b590c1a060e5a0a5a095b585b5e)
	(_ent
		(_time 1730081938933)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int LSB -1 0 11(_ent (_in))))
				(_port(_int Stop -1 0 11(_ent (_in))))
				(_port(_int Init -1 0 12(_ent (_out))))
				(_port(_int Shift -1 0 12(_ent (_out))))
				(_port(_int Add -1 0 12(_ent (_out))))
				(_port(_int Done -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 17(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 14(_arch(_uni))))
		(_sig(_int LSB -1 0 14(_arch(_uni))))
		(_sig(_int Done -1 0 14(_arch(_uni))))
		(_sig(_int Init -1 0 14(_arch(_uni))))
		(_sig(_int Shift -1 0 14(_arch(_uni))))
		(_sig(_int Add -1 0 14(_arch(_uni))))
		(_sig(_int Stop -1 0 14(_arch(_uni))))
		(_sig(_int CLK -1 0 15(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 15(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 21(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 18(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 19(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 20(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000036 55 683 1730165012501 utils
(_unit VHDL(utils 0 1(utils 0 9))
	(_version vf5)
	(_time 1730165012503 2024.10.28 22:23:32)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code 6c6a3b6d3b3b317a3d637f37386b686a656a3f6b6f)
	(_ent
		(_time 1730165012501)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 10(_ent(_proc)))
			(_int Convert 1 0 18(_ent(_func)))
			(_int Convert 2 0 29(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1061          1730165012524 Driver
(_unit VHDL(test_utils 0 11(driver 0 15))
	(_version vf5)
	(_time 1730165012525 2024.10.28 22:23:32)
	(_source(\../src/Test_Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code 7c7a2a7d2a2a2b6b79713a27287b787a757a2f7b7f)
	(_ent
		(_time 1730081956185)
	)
	(_object
		(_sig(_int N -1 0 16(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 17(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 17(_arch(_uni))))
		(_sig(_int C -2 0 18(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 22(_procedure_call(_trgt(2)))))
			(line__24(_arch 1 0 24(_prcs(_wait_for)(_trgt(1)))))
			(line__33(_arch 2 0 33(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000046 55 4598          1730165012538 Mult4
(_unit VHDL(mult4 0 23(mult4 0 28))
	(_version vf5)
	(_time 1730165012539 2024.10.28 22:23:32)
	(_source(\../src/Mult4.vhd\))
	(_parameters tan)
	(_code 8b8c8d84dcdc8c9c8ddc9fd18e8c8e8dd88c8f888f)
	(_ent
		(_time 1730164925782)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 31(_ent (_in))))
				(_port(_int CLR -1 0 31(_ent (_in))))
				(_port(_int LD -1 0 31(_ent (_in))))
				(_port(_int SH -1 0 31(_ent (_in))))
				(_port(_int DIR -1 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 31(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 35(_ent (_in))))
				(_port(_int B 2 0 35(_ent (_in))))
				(_port(_int Cin -1 0 35(_ent (_in))))
				(_port(_int Cout -1 0 35(_ent (_out))))
				(_port(_int Sum 2 0 35(_ent (_out))))
			)
		)
		(Latch8
			(_object
				(_port(_int D 3 0 43(_ent (_in))))
				(_port(_int Clk -1 0 43(_ent (_in))))
				(_port(_int Pre -1 0 43(_ent (_in))))
				(_port(_int Clr -1 0 43(_ent (_in))))
				(_port(_int Q 3 0 43(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 39(_ent (_in))))
				(_port(_int CLK -1 0 39(_ent (_in))))
				(_port(_int LSB -1 0 39(_ent (_in))))
				(_port(_int Stop -1 0 39(_ent (_in))))
				(_port(_int Init -1 0 39(_ent (_out))))
				(_port(_int Shift -1 0 39(_ent (_out))))
				(_port(_int Add -1 0 39(_ent (_out))))
				(_port(_int Done -1 0 39(_ent (_out))))
			)
		)
	)
	(_inst SR1 0 61(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A8))
			((Q)(QA_dbg))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR2 0 62(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B8))
			((Q)(QB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 64(_comp Adder8)
		(_port
			((A)(Res))
			((B)(QB))
			((Cin)((i 0)))
			((Cout)(Trash))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst ACC 0 65(_comp Latch8)
		(_port
			((D)(Sum))
			((Clk)(CLK))
			((Pre)(Init))
			((Clr)(Add))
			((Q)(Res))
		)
		(_use(_ent . Latch8)
		)
	)
	(_inst FSM_Controller 0 66(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(A(0)))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 24(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 24(_ent(_in))))
		(_port(_int B 0 0 24(_ent(_in))))
		(_port(_int STB -1 0 24(_ent(_in))))
		(_port(_int CLK -1 0 24(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 25(_ent(_out))))
		(_port(_int QA_dbg 1 0 25(_ent(_out))))
		(_port(_int Done -1 0 25(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 43(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int QA 4 0 46(_arch(_uni))))
		(_sig(_int QB 4 0 46(_arch(_uni))))
		(_sig(_int Sum 4 0 46(_arch(_uni))))
		(_sig(_int Res 4 0 46(_arch(_uni))))
		(_sig(_int A8 4 0 46(_arch(_uni))))
		(_sig(_int B8 4 0 46(_arch(_uni))))
		(_sig(_int Init -1 0 47(_arch(_uni))))
		(_sig(_int Shift -1 0 47(_arch(_uni))))
		(_sig(_int Add -1 0 47(_arch(_uni))))
		(_sig(_int Stop -1 0 47(_arch(_uni))))
		(_sig(_int Trash -1 0 47(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(11))(_sens(0(d_3_0))))))
			(line__60(_arch 1 0 60(_assignment(_trgt(12))(_sens(1(d_3_0))))))
			(line__63(_arch 2 0 63(_assignment(_trgt(16))(_sens(7)))))
			(line__67(_arch 3 0 67(_assignment(_alias((Result)(Res)))(_trgt(4))(_sens(10)))))
		)
		(_subprogram
			(_int vec_NOR 4 0 49(_arch(_func -1 -2)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard)))
	(_model . Mult4 5 -1)
)
I 000051 55 2432          1730165159938 Test_Mult4
(_unit VHDL(test_mult4 0 22(test_mult4 0 23))
	(_version vf5)
	(_time 1730165159939 2024.10.28 22:25:59)
	(_source(\../src/Test_Mult4.vhd\))
	(_parameters tan usedpackagebody)
	(_code 595b0f5a550f0e4e5c581f035c5e5c5f0a5e5d5a5d)
	(_ent
		(_time 1730083784866)
	)
	(_comp
		(Mult4
			(_object
				(_port(_int A 0 0 26(_ent (_in))))
				(_port(_int B 0 0 26(_ent (_in))))
				(_port(_int STB -1 0 26(_ent (_in))))
				(_port(_int CLK -1 0 26(_ent (_in))))
				(_port(_int Result 1 0 27(_ent (_out))))
				(_port(_int Done -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst mult 0 38(_comp Mult4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mult4)
			(_port
				((A)(A))
				((B)(B))
				((STB)(STB))
				((CLK)(CLK))
				((Result)(Result))
				((QA_dbg)(_open))
				((Done)(Done))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 29(_arch(_uni)(_param_out))))
		(_sig(_int Done -1 0 29(_arch(_uni))))
		(_sig(_int STB -1 0 29(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 30(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 30(_arch(_uni))))
		(_sig(_int B 2 0 30(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 31(_arch(_uni))))
		(_type(_int ~BIT_VECTOR~135 0 35(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{3,4}\ 4 0 0(_int gms(_code 5))))
		(_type(_int ~BIT_VECTOR~13 0 36(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{9,4}\ 5 0 0(_int gms(_code 6))))
		(_prcs
			(line__34(_arch 0 0 34(_procedure_call(_trgt(0)))))
			(line__35(_arch 1 0 35(_assignment(_trgt(3)))))
			(line__36(_arch 2 0 36(_assignment(_trgt(4)))))
			(line__37(_arch 3 0 37(_assignment(_trgt(2)))))
			(line__39(_arch 4 0 39(_assertion(_sens(1)(2))(_mon))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(1970104659 1768120684 1713401455 1818324585 1684109929 2109025)
	)
	(_model . Test_Mult4 7 -1)
)
I 000053 55 1432          1730165159957 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1730165159958 2024.10.28 22:25:59)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 696a3f69663e3b7f6c6e7f333e6f6d6f6f6f6f6f6d)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1174          1730165159972 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1730165159973 2024.10.28 22:25:59)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 797b2f78752f2e6e7e7a3f232c7f7f7f7f7e7d7f7c)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 24(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2518          1730165159988 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730165159989 2024.10.28 22:25:59)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 888b898681ded89e8a8c90d7d18edb8e898f8c8e8b)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1730165159994 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1730165159995 2024.10.28 22:25:59)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code 888ade8685dedf9f8e8fced28a8e898f8c8e8b8e80)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 20(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 20(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 701           1730165160003 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 0 5))
	(_version vf5)
	(_time 1730165160004 2024.10.28 22:26:00)
	(_source(\../src/Full_adder.vhd\))
	(_parameters tan)
	(_code 989bcc9695cf9f8ecb9689c2cd9e9c9e9d9f9a9e9e)
	(_ent
		(_time 1725922142697)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1559          1730165160018 driver
(_unit VHDL(test_sumador 0 5(driver 0 12))
	(_version vf5)
	(_time 1730165160019 2024.10.28 22:26:00)
	(_source(\../src/TestA_Full_adder.vhd\))
	(_parameters tan)
	(_code a8aafeffa5feffbfaeabeef3faafadaefcaea9aeac)
	(_ent
		(_time 1725922142726)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 14(_ent (_in))))
				(_port(_int Y -1 0 14(_ent (_in))))
				(_port(_int Cin -1 0 14(_ent (_in))))
				(_port(_int Cout -1 0 14(_ent (_out))))
				(_port(_int Sum -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst uut 0 18(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 16(_arch(_uni))))
		(_sig(_int Y -1 0 16(_arch(_uni))))
		(_sig(_int Cin -1 0 16(_arch(_uni))))
		(_sig(_int Cout -1 0 16(_arch(_uni))))
		(_sig(_int Sum -1 0 16(_arch(_uni))))
		(_type(_int Entry 0 20(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 24(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 25(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1777          1730165160035 Behave_1
(_unit VHDL(test_16 0 6(behave_1 0 12))
	(_version vf5)
	(_time 1730165160036 2024.10.28 22:26:00)
	(_source(\../src/TestB_Full_adder.vhd\))
	(_parameters tan)
	(_code b7b5e1e3b5e1e0a0b1b5f1e8e7b4b1b0b3b1b2b0b4)
	(_ent
		(_time 1725922142762)
	)
	(_block Blck_Test_1 0 21
		(_object
			(_sig(_int GUARD -3 0 21(_arch(_uni(_code 8)))))
			(_prcs
				(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__24(_arch 1 0 24(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__25(_arch 2 0 25(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 28
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 29(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 28(_arch(_uni(_code 9)))))
			(_prcs
				(line__28(_arch 3 0 28(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__31(_arch 4 0 31(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__32(_arch 5 0 32(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 13(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 15(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 16(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 17(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 18(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 35(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 42(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1868          1730165160049 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730165160050 2024.10.28 22:26:00)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code c7c49492c49097d1c3c8d5989ec1c6c1c3c1c3c1c2)
	(_ent
		(_time 1727362308084)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1382          1730165160070 Driver
(_unit VHDL(test_adder8 0 7(driver 0 9))
	(_version vf5)
	(_time 1730165160071 2024.10.28 22:26:00)
	(_source(\../src/Test_Adder8.vhd\))
	(_parameters tan)
	(_code d6d48084d58081c1d382908c86d0d2d0d2d0d3d1d4)
	(_ent
		(_time 1727362308118)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 11(_ent (_in))))
				(_port(_int B 0 0 11(_ent (_in))))
				(_port(_int Cin -1 0 11(_ent (_in))))
				(_port(_int Cout -1 0 11(_ent (_out))))
				(_port(_int Sum 0 0 11(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 16(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 11(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 13(_arch(_uni))))
		(_sig(_int B 1 0 13(_arch(_uni))))
		(_sig(_int Sum 1 0 13(_arch(_uni))))
		(_sig(_int Cin -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 14(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 18(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 17(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1303          1730165160085 Behavior
(_unit VHDL(shiftn 0 1(behavior 0 15))
	(_version vf5)
	(_time 1730165160086 2024.10.28 22:26:00)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code e6e4b7b5e8b1bbf0e2e7f2bce2e1e5e0eee0efe0e0)
	(_ent
		(_time 1730083785013)
	)
	(_object
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int CLR -1 0 3(_ent(_in))))
		(_port(_int LD -1 0 4(_ent(_in))))
		(_port(_int SH -1 0 5(_ent(_in))))
		(_port(_int DIR -1 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 7(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 8(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 8(_ent(_out))))
		(_type(_int InBits 0 18(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 19(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 0 20(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 20(_prcs 1)))
		(_prcs
			(line__10(_ent 0 0 10(_assertion(_mon))))
			(Shifter(_arch 1 0 17(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1569          1730165160109 Driver
(_unit VHDL(test_shiftn 0 3(driver 0 5))
	(_version vf5)
	(_time 1730165160110 2024.10.28 22:26:00)
	(_source(\../src/Test_ShiftN.vhd\))
	(_parameters tan)
	(_code 05075203055352120302435e57030d030c03030201)
	(_ent
		(_time 1730083937678)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 7(_ent (_in))))
				(_port(_int CLR -1 0 7(_ent (_in))))
				(_port(_int LD -1 0 7(_ent (_in))))
				(_port(_int SH -1 0 8(_ent (_in))))
				(_port(_int DIR -1 0 8(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 9(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 9(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 15(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 0 11(_arch(_uni))))
		(_sig(_int CLR -1 0 11(_arch(_uni))))
		(_sig(_int LD -1 0 11(_arch(_uni))))
		(_sig(_int SH -1 0 11(_arch(_uni))))
		(_sig(_int DIR -1 0 11(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 12(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 12(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 13(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 13(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 16(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1164          1730165160125 FSM
(_unit VHDL(controller 0 1(fsm 0 6))
	(_version vf5)
	(_time 1730165160126 2024.10.28 22:26:00)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 1516451246421402131b074f121346134613101217)
	(_ent
		(_time 1730080932643)
	)
	(_object
		(_port(_int STB -1 0 2(_ent(_in))))
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int LSB -1 0 2(_ent(_in))))
		(_port(_int Stop -1 0 2(_ent(_in))))
		(_port(_int Init -1 0 3(_ent(_out))))
		(_port(_int Shift -1 0 3(_ent(_out))))
		(_port(_int Add -1 0 3(_ent(_out))))
		(_port(_int Done -1 0 3(_ent(_out))))
		(_type(_int States 0 7(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 8(_arch(_uni((i 4))))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(4))(_sens(8)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(6))(_sens(8)))))
			(line__13(_arch 2 0 13(_assignment(_trgt(5))(_sens(8)))))
			(line__14(_arch 3 0 14(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 17(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1754          1730165160141 Driver
(_unit VHDL(test_controller 0 7(driver 0 9))
	(_version vf5)
	(_time 1730165160142 2024.10.28 22:26:00)
	(_source(\../src/Test_Controller.vhd\))
	(_parameters tan)
	(_code 25277221257372322075637f772373237022212227)
	(_ent
		(_time 1730081938933)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int LSB -1 0 11(_ent (_in))))
				(_port(_int Stop -1 0 11(_ent (_in))))
				(_port(_int Init -1 0 12(_ent (_out))))
				(_port(_int Shift -1 0 12(_ent (_out))))
				(_port(_int Add -1 0 12(_ent (_out))))
				(_port(_int Done -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 17(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 14(_arch(_uni))))
		(_sig(_int LSB -1 0 14(_arch(_uni))))
		(_sig(_int Done -1 0 14(_arch(_uni))))
		(_sig(_int Init -1 0 14(_arch(_uni))))
		(_sig(_int Shift -1 0 14(_arch(_uni))))
		(_sig(_int Add -1 0 14(_arch(_uni))))
		(_sig(_int Stop -1 0 14(_arch(_uni))))
		(_sig(_int CLK -1 0 15(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 15(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 21(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 18(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 19(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 20(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000036 55 683 1730165160157 utils
(_unit VHDL(utils 0 1(utils 0 9))
	(_version vf5)
	(_time 1730165160159 2024.10.28 22:26:00)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code 3436623034636922653b276f603330323d32673337)
	(_ent
		(_time 1730165160157)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 10(_ent(_proc)))
			(_int Convert 1 0 18(_ent(_func)))
			(_int Convert 2 0 29(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1061          1730165160181 Driver
(_unit VHDL(test_utils 0 11(driver 0 15))
	(_version vf5)
	(_time 1730165160182 2024.10.28 22:26:00)
	(_source(\../src/Test_Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code 44461346451213534149021f104340424d42174347)
	(_ent
		(_time 1730081956185)
	)
	(_object
		(_sig(_int N -1 0 16(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 17(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 17(_arch(_uni))))
		(_sig(_int C -2 0 18(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 22(_procedure_call(_trgt(2)))))
			(line__24(_arch 1 0 24(_prcs(_wait_for)(_trgt(1)))))
			(line__33(_arch 2 0 33(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000046 55 4550          1730165160195 Mult4
(_unit VHDL(mult4 0 23(mult4 0 28))
	(_version vf5)
	(_time 1730165160196 2024.10.28 22:26:00)
	(_source(\../src/Mult4.vhd\))
	(_parameters tan)
	(_code 535054515504544455044709565456550054575057)
	(_ent
		(_time 1730165160193)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 31(_ent (_in))))
				(_port(_int CLR -1 0 31(_ent (_in))))
				(_port(_int LD -1 0 31(_ent (_in))))
				(_port(_int SH -1 0 31(_ent (_in))))
				(_port(_int DIR -1 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 31(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 35(_ent (_in))))
				(_port(_int B 2 0 35(_ent (_in))))
				(_port(_int Cin -1 0 35(_ent (_in))))
				(_port(_int Cout -1 0 35(_ent (_out))))
				(_port(_int Sum 2 0 35(_ent (_out))))
			)
		)
		(Latch8
			(_object
				(_port(_int D 3 0 43(_ent (_in))))
				(_port(_int Clk -1 0 43(_ent (_in))))
				(_port(_int Pre -1 0 43(_ent (_in))))
				(_port(_int Clr -1 0 43(_ent (_in))))
				(_port(_int Q 3 0 43(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 39(_ent (_in))))
				(_port(_int CLK -1 0 39(_ent (_in))))
				(_port(_int LSB -1 0 39(_ent (_in))))
				(_port(_int Stop -1 0 39(_ent (_in))))
				(_port(_int Init -1 0 39(_ent (_out))))
				(_port(_int Shift -1 0 39(_ent (_out))))
				(_port(_int Add -1 0 39(_ent (_out))))
				(_port(_int Done -1 0 39(_ent (_out))))
			)
		)
	)
	(_inst SR1 0 61(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A8))
			((Q)(QA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR2 0 62(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B8))
			((Q)(QB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 64(_comp Adder8)
		(_port
			((A)(Res))
			((B)(QB))
			((Cin)((i 0)))
			((Cout)(Trash))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst ACC 0 65(_comp Latch8)
		(_port
			((D)(Sum))
			((Clk)(CLK))
			((Pre)(Init))
			((Clr)(Add))
			((Q)(Res))
		)
		(_use(_ent . Latch8)
		)
	)
	(_inst FSM_Controller 0 66(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(A(0)))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 24(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 24(_ent(_in))))
		(_port(_int B 0 0 24(_ent(_in))))
		(_port(_int STB -1 0 24(_ent(_in))))
		(_port(_int CLK -1 0 24(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 25(_ent(_out))))
		(_port(_int Done -1 0 25(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 43(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int QA 4 0 46(_arch(_uni))))
		(_sig(_int QB 4 0 46(_arch(_uni))))
		(_sig(_int Sum 4 0 46(_arch(_uni))))
		(_sig(_int Res 4 0 46(_arch(_uni))))
		(_sig(_int A8 4 0 46(_arch(_uni))))
		(_sig(_int B8 4 0 46(_arch(_uni))))
		(_sig(_int Init -1 0 47(_arch(_uni))))
		(_sig(_int Shift -1 0 47(_arch(_uni))))
		(_sig(_int Add -1 0 47(_arch(_uni))))
		(_sig(_int Stop -1 0 47(_arch(_uni))))
		(_sig(_int Trash -1 0 47(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(10))(_sens(0(d_3_0))))))
			(line__60(_arch 1 0 60(_assignment(_trgt(11))(_sens(1(d_3_0))))))
			(line__63(_arch 2 0 63(_assignment(_trgt(15))(_sens(6)))))
			(line__67(_arch 3 0 67(_assignment(_alias((Result)(Res)))(_trgt(4))(_sens(9)))))
		)
		(_subprogram
			(_int vec_NOR 4 0 49(_arch(_func -1 -2)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard)))
	(_model . Mult4 5 -1)
)
I 000051 55 2284          1730165165023 Test_Mult4
(_unit VHDL(test_mult4 0 22(test_mult4 0 23))
	(_version vf5)
	(_time 1730165165024 2024.10.28 22:26:05)
	(_source(\../src/Test_Mult4.vhd\))
	(_parameters tan usedpackagebody)
	(_code 30316235356667273531766a353735366337343334)
	(_ent
		(_time 1730083784866)
	)
	(_comp
		(Mult4
			(_object
				(_port(_int A 0 0 26(_ent (_in))))
				(_port(_int B 0 0 26(_ent (_in))))
				(_port(_int STB -1 0 26(_ent (_in))))
				(_port(_int CLK -1 0 26(_ent (_in))))
				(_port(_int Result 1 0 27(_ent (_out))))
				(_port(_int Done -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst mult 0 38(_comp Mult4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mult4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 29(_arch(_uni)(_param_out))))
		(_sig(_int Done -1 0 29(_arch(_uni))))
		(_sig(_int STB -1 0 29(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 30(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 30(_arch(_uni))))
		(_sig(_int B 2 0 30(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 31(_arch(_uni))))
		(_type(_int ~BIT_VECTOR~135 0 35(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{3,4}\ 4 0 0(_int gms(_code 5))))
		(_type(_int ~BIT_VECTOR~13 0 36(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{9,4}\ 5 0 0(_int gms(_code 6))))
		(_prcs
			(line__34(_arch 0 0 34(_procedure_call(_trgt(0)))))
			(line__35(_arch 1 0 35(_assignment(_trgt(3)))))
			(line__36(_arch 2 0 36(_assignment(_trgt(4)))))
			(line__37(_arch 3 0 37(_assignment(_trgt(2)))))
			(line__39(_arch 4 0 39(_assertion(_sens(1)(2))(_mon))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(1970104659 1768120684 1713401455 1818324585 1684109929 2109025)
	)
	(_model . Test_Mult4 7 -1)
)
I 000053 55 1432          1730165165041 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1730165165042 2024.10.28 22:26:05)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 3f3f6d3a6f686d293a38296568393b39393939393b)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1174          1730165165060 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1730165165061 2024.10.28 22:26:05)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 5e5f0c5d0e080949595d18040b58585858595a585b)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 24(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2518          1730165165076 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730165165077 2024.10.28 22:26:05)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 6e6e6b6e3a383e786c6a763137683d686f696a686d)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1730165165082 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1730165165083 2024.10.28 22:26:05)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code 6e6f3c6e3e383979686928346c686f696a686d6866)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 20(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 20(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 701           1730165165092 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 0 5))
	(_version vf5)
	(_time 1730165165093 2024.10.28 22:26:05)
	(_source(\../src/Full_adder.vhd\))
	(_parameters tan)
	(_code 7e7e2e7e2e2979682d706f242b787a787b797c7878)
	(_ent
		(_time 1725922142697)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1559          1730165165115 driver
(_unit VHDL(test_sumador 0 5(driver 0 12))
	(_version vf5)
	(_time 1730165165116 2024.10.28 22:26:05)
	(_source(\../src/TestA_Full_adder.vhd\))
	(_parameters tan)
	(_code 8d8cdf83dcdbda9a8b8ecbd6df8a888bd98b8c8b89)
	(_ent
		(_time 1725922142726)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 14(_ent (_in))))
				(_port(_int Y -1 0 14(_ent (_in))))
				(_port(_int Cin -1 0 14(_ent (_in))))
				(_port(_int Cout -1 0 14(_ent (_out))))
				(_port(_int Sum -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst uut 0 18(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 16(_arch(_uni))))
		(_sig(_int Y -1 0 16(_arch(_uni))))
		(_sig(_int Cin -1 0 16(_arch(_uni))))
		(_sig(_int Cout -1 0 16(_arch(_uni))))
		(_sig(_int Sum -1 0 16(_arch(_uni))))
		(_type(_int Entry 0 20(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 24(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 25(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1777          1730165165130 Behave_1
(_unit VHDL(test_16 0 6(behave_1 0 12))
	(_version vf5)
	(_time 1730165165131 2024.10.28 22:26:05)
	(_source(\../src/TestB_Full_adder.vhd\))
	(_parameters tan)
	(_code 9d9ccf92cccbca8a9b9fdbc2cd9e9b9a999b989a9e)
	(_ent
		(_time 1725922142762)
	)
	(_block Blck_Test_1 0 21
		(_object
			(_sig(_int GUARD -3 0 21(_arch(_uni(_code 8)))))
			(_prcs
				(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__24(_arch 1 0 24(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__25(_arch 2 0 25(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 28
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 29(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 28(_arch(_uni(_code 9)))))
			(_prcs
				(line__28(_arch 3 0 28(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__31(_arch 4 0 31(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__32(_arch 5 0 32(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 13(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 15(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 16(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 17(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 18(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 35(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 42(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1868          1730165165146 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730165165147 2024.10.28 22:26:05)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code adadfafafdfafdbba9a2bff2f4abacaba9aba9aba8)
	(_ent
		(_time 1727362308084)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1382          1730165165162 Driver
(_unit VHDL(test_adder8 0 7(driver 0 9))
	(_version vf5)
	(_time 1730165165163 2024.10.28 22:26:05)
	(_source(\../src/Test_Adder8.vhd\))
	(_parameters tan)
	(_code bcbdeee8eaeaebabb9e8fae6ecbab8bab8bab9bbbe)
	(_ent
		(_time 1727362308118)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 11(_ent (_in))))
				(_port(_int B 0 0 11(_ent (_in))))
				(_port(_int Cin -1 0 11(_ent (_in))))
				(_port(_int Cout -1 0 11(_ent (_out))))
				(_port(_int Sum 0 0 11(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 16(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 11(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 13(_arch(_uni))))
		(_sig(_int B 1 0 13(_arch(_uni))))
		(_sig(_int Sum 1 0 13(_arch(_uni))))
		(_sig(_int Cin -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 14(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 18(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 17(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1303          1730165165175 Behavior
(_unit VHDL(shiftn 0 1(behavior 0 15))
	(_version vf5)
	(_time 1730165165176 2024.10.28 22:26:05)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code cccd9999979b91dac8cdd896c8cbcfcac4cac5caca)
	(_ent
		(_time 1730083785013)
	)
	(_object
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int CLR -1 0 3(_ent(_in))))
		(_port(_int LD -1 0 4(_ent(_in))))
		(_port(_int SH -1 0 5(_ent(_in))))
		(_port(_int DIR -1 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 7(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 8(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 8(_ent(_out))))
		(_type(_int InBits 0 18(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 19(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 0 20(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 20(_prcs 1)))
		(_prcs
			(line__10(_ent 0 0 10(_assertion(_mon))))
			(Shifter(_arch 1 0 17(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1569          1730165165197 Driver
(_unit VHDL(test_shiftn 0 3(driver 0 5))
	(_version vf5)
	(_time 1730165165198 2024.10.28 22:26:05)
	(_source(\../src/Test_ShiftN.vhd\))
	(_parameters tan)
	(_code dbda89898c8d8cccdddc9d8089ddd3ddd2dddddcdf)
	(_ent
		(_time 1730083937678)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 7(_ent (_in))))
				(_port(_int CLR -1 0 7(_ent (_in))))
				(_port(_int LD -1 0 7(_ent (_in))))
				(_port(_int SH -1 0 8(_ent (_in))))
				(_port(_int DIR -1 0 8(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 9(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 9(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 15(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 0 11(_arch(_uni))))
		(_sig(_int CLR -1 0 11(_arch(_uni))))
		(_sig(_int LD -1 0 11(_arch(_uni))))
		(_sig(_int SH -1 0 11(_arch(_uni))))
		(_sig(_int DIR -1 0 11(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 12(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 12(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 13(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 13(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 16(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1164          1730165165212 FSM
(_unit VHDL(controller 0 1(fsm 0 6))
	(_version vf5)
	(_time 1730165165213 2024.10.28 22:26:05)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code ebebbeb8efbceafcede5f9b1ecedb8edb8edeeece9)
	(_ent
		(_time 1730080932643)
	)
	(_object
		(_port(_int STB -1 0 2(_ent(_in))))
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int LSB -1 0 2(_ent(_in))))
		(_port(_int Stop -1 0 2(_ent(_in))))
		(_port(_int Init -1 0 3(_ent(_out))))
		(_port(_int Shift -1 0 3(_ent(_out))))
		(_port(_int Add -1 0 3(_ent(_out))))
		(_port(_int Done -1 0 3(_ent(_out))))
		(_type(_int States 0 7(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 8(_arch(_uni((i 4))))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(4))(_sens(8)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(6))(_sens(8)))))
			(line__13(_arch 2 0 13(_assignment(_trgt(5))(_sens(8)))))
			(line__14(_arch 3 0 14(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 17(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1754          1730165165226 Driver
(_unit VHDL(test_controller 0 7(driver 0 9))
	(_version vf5)
	(_time 1730165165227 2024.10.28 22:26:05)
	(_source(\../src/Test_Controller.vhd\))
	(_parameters tan)
	(_code fbfaa9abacadacecfeabbda1a9fdadfdaefcfffcf9)
	(_ent
		(_time 1730081938933)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int LSB -1 0 11(_ent (_in))))
				(_port(_int Stop -1 0 11(_ent (_in))))
				(_port(_int Init -1 0 12(_ent (_out))))
				(_port(_int Shift -1 0 12(_ent (_out))))
				(_port(_int Add -1 0 12(_ent (_out))))
				(_port(_int Done -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 17(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 14(_arch(_uni))))
		(_sig(_int LSB -1 0 14(_arch(_uni))))
		(_sig(_int Done -1 0 14(_arch(_uni))))
		(_sig(_int Init -1 0 14(_arch(_uni))))
		(_sig(_int Shift -1 0 14(_arch(_uni))))
		(_sig(_int Add -1 0 14(_arch(_uni))))
		(_sig(_int Stop -1 0 14(_arch(_uni))))
		(_sig(_int CLK -1 0 15(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 15(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 21(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 18(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 19(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 20(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000036 55 683 1730165165239 utils
(_unit VHDL(utils 0 1(utils 0 9))
	(_version vf5)
	(_time 1730165165241 2024.10.28 22:26:05)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code 0a0a0f0d5f5d571c5b0519515e0d0e0c030c590d09)
	(_ent
		(_time 1730165165239)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 10(_ent(_proc)))
			(_int Convert 1 0 18(_ent(_func)))
			(_int Convert 2 0 29(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1061          1730165165263 Driver
(_unit VHDL(test_utils 0 11(driver 0 15))
	(_version vf5)
	(_time 1730165165264 2024.10.28 22:26:05)
	(_source(\../src/Test_Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code 2a2a2e2e7e7c7d3d2f276c717e2d2e2c232c792d29)
	(_ent
		(_time 1730081956185)
	)
	(_object
		(_sig(_int N -1 0 16(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 17(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 17(_arch(_uni))))
		(_sig(_int C -2 0 18(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 22(_procedure_call(_trgt(2)))))
			(line__24(_arch 1 0 24(_prcs(_wait_for)(_trgt(1)))))
			(line__33(_arch 2 0 33(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000046 55 4550          1730165165277 Mult4
(_unit VHDL(mult4 0 23(mult4 0 28))
	(_version vf5)
	(_time 1730165165278 2024.10.28 22:26:05)
	(_source(\../src/Mult4.vhd\))
	(_parameters tan)
	(_code 2a2b7e2f7e7d2d3d2c7d3e702f2d2f2c792d2e292e)
	(_ent
		(_time 1730165160192)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 31(_ent (_in))))
				(_port(_int CLR -1 0 31(_ent (_in))))
				(_port(_int LD -1 0 31(_ent (_in))))
				(_port(_int SH -1 0 31(_ent (_in))))
				(_port(_int DIR -1 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 31(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 35(_ent (_in))))
				(_port(_int B 2 0 35(_ent (_in))))
				(_port(_int Cin -1 0 35(_ent (_in))))
				(_port(_int Cout -1 0 35(_ent (_out))))
				(_port(_int Sum 2 0 35(_ent (_out))))
			)
		)
		(Latch8
			(_object
				(_port(_int D 3 0 43(_ent (_in))))
				(_port(_int Clk -1 0 43(_ent (_in))))
				(_port(_int Pre -1 0 43(_ent (_in))))
				(_port(_int Clr -1 0 43(_ent (_in))))
				(_port(_int Q 3 0 43(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 39(_ent (_in))))
				(_port(_int CLK -1 0 39(_ent (_in))))
				(_port(_int LSB -1 0 39(_ent (_in))))
				(_port(_int Stop -1 0 39(_ent (_in))))
				(_port(_int Init -1 0 39(_ent (_out))))
				(_port(_int Shift -1 0 39(_ent (_out))))
				(_port(_int Add -1 0 39(_ent (_out))))
				(_port(_int Done -1 0 39(_ent (_out))))
			)
		)
	)
	(_inst SR1 0 61(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A8))
			((Q)(QA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR2 0 62(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B8))
			((Q)(QB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 64(_comp Adder8)
		(_port
			((A)(Res))
			((B)(QB))
			((Cin)((i 0)))
			((Cout)(Trash))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst ACC 0 65(_comp Latch8)
		(_port
			((D)(Sum))
			((Clk)(CLK))
			((Pre)(Init))
			((Clr)(Add))
			((Q)(Res))
		)
		(_use(_ent . Latch8)
		)
	)
	(_inst FSM_Controller 0 66(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(A(0)))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 24(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 24(_ent(_in))))
		(_port(_int B 0 0 24(_ent(_in))))
		(_port(_int STB -1 0 24(_ent(_in))))
		(_port(_int CLK -1 0 24(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 25(_ent(_out))))
		(_port(_int Done -1 0 25(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 43(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int QA 4 0 46(_arch(_uni))))
		(_sig(_int QB 4 0 46(_arch(_uni))))
		(_sig(_int Sum 4 0 46(_arch(_uni))))
		(_sig(_int Res 4 0 46(_arch(_uni))))
		(_sig(_int A8 4 0 46(_arch(_uni))))
		(_sig(_int B8 4 0 46(_arch(_uni))))
		(_sig(_int Init -1 0 47(_arch(_uni))))
		(_sig(_int Shift -1 0 47(_arch(_uni))))
		(_sig(_int Add -1 0 47(_arch(_uni))))
		(_sig(_int Stop -1 0 47(_arch(_uni))))
		(_sig(_int Trash -1 0 47(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(10))(_sens(0(d_3_0))))))
			(line__60(_arch 1 0 60(_assignment(_trgt(11))(_sens(1(d_3_0))))))
			(line__63(_arch 2 0 63(_assignment(_trgt(15))(_sens(6)))))
			(line__67(_arch 3 0 67(_assignment(_alias((Result)(Res)))(_trgt(4))(_sens(9)))))
		)
		(_subprogram
			(_int vec_NOR 4 0 49(_arch(_func -1 -2)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard)))
	(_model . Mult4 5 -1)
)
I 000051 55 2284          1730165575660 Test_Mult4
(_unit VHDL(test_mult4 0 22(test_mult4 0 23))
	(_version vf5)
	(_time 1730165575661 2024.10.28 22:32:55)
	(_source(\../src/Test_Mult4.vhd\))
	(_parameters tan usedpackagebody)
	(_code 40154742451617574541061a454745461347444344)
	(_ent
		(_time 1730083784866)
	)
	(_comp
		(Mult4
			(_object
				(_port(_int A 0 0 26(_ent (_in))))
				(_port(_int B 0 0 26(_ent (_in))))
				(_port(_int STB -1 0 26(_ent (_in))))
				(_port(_int CLK -1 0 26(_ent (_in))))
				(_port(_int Result 1 0 27(_ent (_out))))
				(_port(_int Done -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst mult 0 38(_comp Mult4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mult4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 29(_arch(_uni)(_param_out))))
		(_sig(_int Done -1 0 29(_arch(_uni))))
		(_sig(_int STB -1 0 29(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 30(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 30(_arch(_uni))))
		(_sig(_int B 2 0 30(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 31(_arch(_uni))))
		(_type(_int ~BIT_VECTOR~135 0 35(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{3,4}\ 4 0 0(_int gms(_code 5))))
		(_type(_int ~BIT_VECTOR~13 0 36(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{9,4}\ 5 0 0(_int gms(_code 6))))
		(_prcs
			(line__34(_arch 0 0 34(_procedure_call(_trgt(0)))))
			(line__35(_arch 1 0 35(_assignment(_trgt(3)))))
			(line__36(_arch 2 0 36(_assignment(_trgt(4)))))
			(line__37(_arch 3 0 37(_assignment(_trgt(2)))))
			(line__39(_arch 4 0 39(_assertion(_sens(1)(2))(_mon))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(1970104659 1768120684 1713401455 1818324585 1684109929 2109025)
	)
	(_model . Test_Mult4 7 -1)
)
I 000053 55 1432          1730165575702 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1730165575703 2024.10.28 22:32:55)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 6f3b686f3f383d796a68793538696b69696969696b)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1174          1730165575722 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1730165575723 2024.10.28 22:32:55)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 7f2a787e2c292868787c39252a79797979787b797a)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 24(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2518          1730165575750 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730165575751 2024.10.28 22:32:55)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 9ecace91cac8ce889c9a86c1c798cd989f999a989d)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1730165575756 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1730165575757 2024.10.28 22:32:55)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code 9ecb9991cec8c9899899d8c49c989f999a989d9896)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 20(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 20(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 701           1730165575783 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 0 5))
	(_version vf5)
	(_time 1730165575784 2024.10.28 22:32:55)
	(_source(\../src/Full_adder.vhd\))
	(_parameters tan)
	(_code bde9b8e8eceabaabeeb3ace7e8bbb9bbb8babfbbbb)
	(_ent
		(_time 1725922142697)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1559          1730165575801 driver
(_unit VHDL(test_sumador 0 5(driver 0 12))
	(_version vf5)
	(_time 1730165575802 2024.10.28 22:32:55)
	(_source(\../src/TestA_Full_adder.vhd\))
	(_parameters tan)
	(_code cd98ca989c9b9adacbce8b969fcac8cb99cbcccbc9)
	(_ent
		(_time 1725922142726)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 14(_ent (_in))))
				(_port(_int Y -1 0 14(_ent (_in))))
				(_port(_int Cin -1 0 14(_ent (_in))))
				(_port(_int Cout -1 0 14(_ent (_out))))
				(_port(_int Sum -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst uut 0 18(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 16(_arch(_uni))))
		(_sig(_int Y -1 0 16(_arch(_uni))))
		(_sig(_int Cin -1 0 16(_arch(_uni))))
		(_sig(_int Cout -1 0 16(_arch(_uni))))
		(_sig(_int Sum -1 0 16(_arch(_uni))))
		(_type(_int Entry 0 20(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 24(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 25(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1777          1730165575825 Behave_1
(_unit VHDL(test_16 0 6(behave_1 0 12))
	(_version vf5)
	(_time 1730165575826 2024.10.28 22:32:55)
	(_source(\../src/TestB_Full_adder.vhd\))
	(_parameters tan)
	(_code ecb9ebbfbababbfbeaeeaab3bcefeaebe8eae9ebef)
	(_ent
		(_time 1725922142762)
	)
	(_block Blck_Test_1 0 21
		(_object
			(_sig(_int GUARD -3 0 21(_arch(_uni(_code 8)))))
			(_prcs
				(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__24(_arch 1 0 24(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__25(_arch 2 0 25(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 28
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 29(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 28(_arch(_uni(_code 9)))))
			(_prcs
				(line__28(_arch 3 0 28(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__31(_arch 4 0 31(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__32(_arch 5 0 32(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 13(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 15(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 16(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 17(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 18(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 35(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 42(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1868          1730165575852 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730165575853 2024.10.28 22:32:55)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code fca8feacababaceaf8f3eea3a5fafdfaf8faf8faf9)
	(_ent
		(_time 1727362308084)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1382          1730165575868 Driver
(_unit VHDL(test_adder8 0 7(driver 0 9))
	(_version vf5)
	(_time 1730165575869 2024.10.28 22:32:55)
	(_source(\../src/Test_Adder8.vhd\))
	(_parameters tan)
	(_code 0b5e0b0d5c5d5c1c0e5f4d515b0d0f0d0f0d0e0c09)
	(_ent
		(_time 1727362308118)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 11(_ent (_in))))
				(_port(_int B 0 0 11(_ent (_in))))
				(_port(_int Cin -1 0 11(_ent (_in))))
				(_port(_int Cout -1 0 11(_ent (_out))))
				(_port(_int Sum 0 0 11(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 16(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 11(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 13(_arch(_uni))))
		(_sig(_int B 1 0 13(_arch(_uni))))
		(_sig(_int Sum 1 0 13(_arch(_uni))))
		(_sig(_int Cin -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 14(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 18(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 17(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1303          1730165575885 Behavior
(_unit VHDL(shiftn 0 1(behavior 0 15))
	(_version vf5)
	(_time 1730165575886 2024.10.28 22:32:55)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code 1b4e1c1c414c460d1f1a0f411f1c181d131d121d1d)
	(_ent
		(_time 1730083785013)
	)
	(_object
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int CLR -1 0 3(_ent(_in))))
		(_port(_int LD -1 0 4(_ent(_in))))
		(_port(_int SH -1 0 5(_ent(_in))))
		(_port(_int DIR -1 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 7(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 8(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 8(_ent(_out))))
		(_type(_int InBits 0 18(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 19(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 0 20(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 20(_prcs 1)))
		(_prcs
			(line__10(_ent 0 0 10(_assertion(_mon))))
			(Shifter(_arch 1 0 17(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1569          1730165575911 Driver
(_unit VHDL(test_shiftn 0 3(driver 0 5))
	(_version vf5)
	(_time 1730165575912 2024.10.28 22:32:55)
	(_source(\../src/Test_ShiftN.vhd\))
	(_parameters tan)
	(_code 3a6f3a3f6e6c6d2d3c3d7c61683c323c333c3c3d3e)
	(_ent
		(_time 1730083937678)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 7(_ent (_in))))
				(_port(_int CLR -1 0 7(_ent (_in))))
				(_port(_int LD -1 0 7(_ent (_in))))
				(_port(_int SH -1 0 8(_ent (_in))))
				(_port(_int DIR -1 0 8(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 9(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 9(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 15(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 0 11(_arch(_uni))))
		(_sig(_int CLR -1 0 11(_arch(_uni))))
		(_sig(_int LD -1 0 11(_arch(_uni))))
		(_sig(_int SH -1 0 11(_arch(_uni))))
		(_sig(_int DIR -1 0 11(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 12(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 12(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 13(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 13(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 16(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1164          1730165575928 FSM
(_unit VHDL(controller 0 1(fsm 0 6))
	(_version vf5)
	(_time 1730165575929 2024.10.28 22:32:55)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 4a1e4d484d1d4b5d4c4458104d4c194c194c4f4d48)
	(_ent
		(_time 1730080932643)
	)
	(_object
		(_port(_int STB -1 0 2(_ent(_in))))
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int LSB -1 0 2(_ent(_in))))
		(_port(_int Stop -1 0 2(_ent(_in))))
		(_port(_int Init -1 0 3(_ent(_out))))
		(_port(_int Shift -1 0 3(_ent(_out))))
		(_port(_int Add -1 0 3(_ent(_out))))
		(_port(_int Done -1 0 3(_ent(_out))))
		(_type(_int States 0 7(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 8(_arch(_uni((i 4))))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(4))(_sens(8)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(6))(_sens(8)))))
			(line__13(_arch 2 0 13(_assignment(_trgt(5))(_sens(8)))))
			(line__14(_arch 3 0 14(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 17(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1754          1730165575946 Driver
(_unit VHDL(test_controller 0 7(driver 0 9))
	(_version vf5)
	(_time 1730165575947 2024.10.28 22:32:55)
	(_source(\../src/Test_Controller.vhd\))
	(_parameters tan)
	(_code 590c595a550f0e4e5c091f030b5f0f5f0c5e5d5e5b)
	(_ent
		(_time 1730081938933)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int LSB -1 0 11(_ent (_in))))
				(_port(_int Stop -1 0 11(_ent (_in))))
				(_port(_int Init -1 0 12(_ent (_out))))
				(_port(_int Shift -1 0 12(_ent (_out))))
				(_port(_int Add -1 0 12(_ent (_out))))
				(_port(_int Done -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 17(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 14(_arch(_uni))))
		(_sig(_int LSB -1 0 14(_arch(_uni))))
		(_sig(_int Done -1 0 14(_arch(_uni))))
		(_sig(_int Init -1 0 14(_arch(_uni))))
		(_sig(_int Shift -1 0 14(_arch(_uni))))
		(_sig(_int Add -1 0 14(_arch(_uni))))
		(_sig(_int Stop -1 0 14(_arch(_uni))))
		(_sig(_int CLK -1 0 15(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 15(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 21(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 18(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 19(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 20(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000036 55 683 1730165575963 utils
(_unit VHDL(utils 0 1(utils 0 9))
	(_version vf5)
	(_time 1730165575965 2024.10.28 22:32:55)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code 693c6868643e347f38667a323d6e6d6f606f3a6e6a)
	(_ent
		(_time 1730165575963)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 10(_ent(_proc)))
			(_int Convert 1 0 18(_ent(_func)))
			(_int Convert 2 0 29(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1061          1730165576005 Driver
(_unit VHDL(test_utils 0 11(driver 0 15))
	(_version vf5)
	(_time 1730165576006 2024.10.28 22:32:56)
	(_source(\../src/Test_Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code 98cd989795cecf8f9d95dec3cc9f9c9e919ecb9f9b)
	(_ent
		(_time 1730081956185)
	)
	(_object
		(_sig(_int N -1 0 16(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 17(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 17(_arch(_uni))))
		(_sig(_int C -2 0 18(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 22(_procedure_call(_trgt(2)))))
			(line__24(_arch 1 0 24(_prcs(_wait_for)(_trgt(1)))))
			(line__33(_arch 2 0 33(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000046 55 4550          1730165576027 Mult4
(_unit VHDL(mult4 0 23(mult4 0 28))
	(_version vf5)
	(_time 1730165576028 2024.10.28 22:32:56)
	(_source(\../src/Mult4.vhd\))
	(_parameters tan)
	(_code b7e3e7e2b5e0b0a0b1e0a3edb2b0b2b1e4b0b3b4b3)
	(_ent
		(_time 1730165160192)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 31(_ent (_in))))
				(_port(_int CLR -1 0 31(_ent (_in))))
				(_port(_int LD -1 0 31(_ent (_in))))
				(_port(_int SH -1 0 31(_ent (_in))))
				(_port(_int DIR -1 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 31(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 35(_ent (_in))))
				(_port(_int B 2 0 35(_ent (_in))))
				(_port(_int Cin -1 0 35(_ent (_in))))
				(_port(_int Cout -1 0 35(_ent (_out))))
				(_port(_int Sum 2 0 35(_ent (_out))))
			)
		)
		(Latch8
			(_object
				(_port(_int D 3 0 43(_ent (_in))))
				(_port(_int Clk -1 0 43(_ent (_in))))
				(_port(_int Pre -1 0 43(_ent (_in))))
				(_port(_int Clr -1 0 43(_ent (_in))))
				(_port(_int Q 3 0 43(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 39(_ent (_in))))
				(_port(_int CLK -1 0 39(_ent (_in))))
				(_port(_int LSB -1 0 39(_ent (_in))))
				(_port(_int Stop -1 0 39(_ent (_in))))
				(_port(_int Init -1 0 39(_ent (_out))))
				(_port(_int Shift -1 0 39(_ent (_out))))
				(_port(_int Add -1 0 39(_ent (_out))))
				(_port(_int Done -1 0 39(_ent (_out))))
			)
		)
	)
	(_inst SR1 0 61(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A8))
			((Q)(QA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR2 0 62(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B8))
			((Q)(QB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 64(_comp Adder8)
		(_port
			((A)(Res))
			((B)(QB))
			((Cin)((i 0)))
			((Cout)(Trash))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst ACC 0 65(_comp Latch8)
		(_port
			((D)(Sum))
			((Clk)(CLK))
			((Pre)(Init))
			((Clr)(Add))
			((Q)(Res))
		)
		(_use(_ent . Latch8)
		)
	)
	(_inst FSM_Controller 0 66(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(A(0)))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 24(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 24(_ent(_in))))
		(_port(_int B 0 0 24(_ent(_in))))
		(_port(_int STB -1 0 24(_ent(_in))))
		(_port(_int CLK -1 0 24(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 25(_ent(_out))))
		(_port(_int Done -1 0 25(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 43(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int QA 4 0 46(_arch(_uni))))
		(_sig(_int QB 4 0 46(_arch(_uni))))
		(_sig(_int Sum 4 0 46(_arch(_uni))))
		(_sig(_int Res 4 0 46(_arch(_uni))))
		(_sig(_int A8 4 0 46(_arch(_uni))))
		(_sig(_int B8 4 0 46(_arch(_uni))))
		(_sig(_int Init -1 0 47(_arch(_uni))))
		(_sig(_int Shift -1 0 47(_arch(_uni))))
		(_sig(_int Add -1 0 47(_arch(_uni))))
		(_sig(_int Stop -1 0 47(_arch(_uni))))
		(_sig(_int Trash -1 0 47(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(10))(_sens(0(d_3_0))))))
			(line__60(_arch 1 0 60(_assignment(_trgt(11))(_sens(1(d_3_0))))))
			(line__63(_arch 2 0 63(_assignment(_trgt(15))(_sens(6)))))
			(line__67(_arch 3 0 67(_assignment(_alias((Result)(Res)))(_trgt(4))(_sens(9)))))
		)
		(_subprogram
			(_int vec_NOR 4 0 49(_arch(_func -1 -2)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard)))
	(_model . Mult4 5 -1)
)
I 000051 55 2284          1730204656264 Test_Mult4
(_unit VHDL(test_mult4 0 22(test_mult4 0 23))
	(_version vf5)
	(_time 1730204656265 2024.10.29 09:24:16)
	(_source(\../src/Test_Mult4.vhd\))
	(_parameters tan usedpackagebody)
	(_code e2e5e3b1e5b4b5f5e7e3a4b8e7e5e7e4b1e5e6e1e6)
	(_ent
		(_time 1730083784866)
	)
	(_comp
		(Mult4
			(_object
				(_port(_int A 0 0 26(_ent (_in))))
				(_port(_int B 0 0 26(_ent (_in))))
				(_port(_int STB -1 0 26(_ent (_in))))
				(_port(_int CLK -1 0 26(_ent (_in))))
				(_port(_int Result 1 0 27(_ent (_out))))
				(_port(_int Done -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst mult 0 38(_comp Mult4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mult4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 29(_arch(_uni)(_param_out))))
		(_sig(_int Done -1 0 29(_arch(_uni))))
		(_sig(_int STB -1 0 29(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 30(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 30(_arch(_uni))))
		(_sig(_int B 2 0 30(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 31(_arch(_uni))))
		(_type(_int ~BIT_VECTOR~135 0 35(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{3,4}\ 4 0 0(_int gms(_code 5))))
		(_type(_int ~BIT_VECTOR~13 0 36(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{9,4}\ 5 0 0(_int gms(_code 6))))
		(_prcs
			(line__34(_arch 0 0 34(_procedure_call(_trgt(0)))))
			(line__35(_arch 1 0 35(_assignment(_trgt(3)))))
			(line__36(_arch 2 0 36(_assignment(_trgt(4)))))
			(line__37(_arch 3 0 37(_assignment(_trgt(2)))))
			(line__39(_arch 4 0 39(_assertion(_sens(1)(2))(_mon))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(1970104659 1768120684 1713401455 1818324585 1684109929 2109025)
	)
	(_model . Test_Mult4 7 -1)
)
I 000053 55 1432          1730204656301 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1730204656302 2024.10.29 09:24:16)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 01070307065653170406175b560705070707070705)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1174          1730204656333 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1730204656334 2024.10.29 09:24:16)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 20272224257677372723667a752626262627242625)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 24(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2518          1730204656363 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730204656364 2024.10.29 09:24:16)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 3f396a3a68696f293d3b276066396c393e383b393c)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1730204656369 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1730204656370 2024.10.29 09:24:16)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code 3f383d3a6c696828393879653d393e383b393c3937)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 20(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 20(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 701           1730204656404 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 0 5))
	(_version vf5)
	(_time 1730204656405 2024.10.29 09:24:16)
	(_source(\../src/Full_adder.vhd\))
	(_parameters tan)
	(_code 6e686e6f3e3969783d607f343b686a686b696c6868)
	(_ent
		(_time 1725922142697)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1559          1730204656433 driver
(_unit VHDL(test_sumador 0 5(driver 0 12))
	(_version vf5)
	(_time 1730204656434 2024.10.29 09:24:16)
	(_source(\../src/TestA_Full_adder.vhd\))
	(_parameters tan)
	(_code 7e797c7f2e282969787d38252c797b782a787f787a)
	(_ent
		(_time 1725922142726)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 14(_ent (_in))))
				(_port(_int Y -1 0 14(_ent (_in))))
				(_port(_int Cin -1 0 14(_ent (_in))))
				(_port(_int Cout -1 0 14(_ent (_out))))
				(_port(_int Sum -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst uut 0 18(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 16(_arch(_uni))))
		(_sig(_int Y -1 0 16(_arch(_uni))))
		(_sig(_int Cin -1 0 16(_arch(_uni))))
		(_sig(_int Cout -1 0 16(_arch(_uni))))
		(_sig(_int Sum -1 0 16(_arch(_uni))))
		(_type(_int Entry 0 20(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 24(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 25(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1777          1730204656465 Behave_1
(_unit VHDL(test_16 0 6(behave_1 0 12))
	(_version vf5)
	(_time 1730204656466 2024.10.29 09:24:16)
	(_source(\../src/TestB_Full_adder.vhd\))
	(_parameters tan)
	(_code 9d9a9f92cccbca8a9b9fdbc2cd9e9b9a999b989a9e)
	(_ent
		(_time 1725922142762)
	)
	(_block Blck_Test_1 0 21
		(_object
			(_sig(_int GUARD -3 0 21(_arch(_uni(_code 8)))))
			(_prcs
				(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__24(_arch 1 0 24(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__25(_arch 2 0 25(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 28
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 29(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 28(_arch(_uni(_code 9)))))
			(_prcs
				(line__28(_arch 3 0 28(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__31(_arch 4 0 31(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__32(_arch 5 0 32(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 13(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 15(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 16(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 17(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 18(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 35(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 42(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1868          1730204656499 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730204656500 2024.10.29 09:24:16)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code cccacb999b9b9cdac8c3de9395cacdcac8cac8cac9)
	(_ent
		(_time 1727362308084)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1382          1730204656538 Driver
(_unit VHDL(test_adder8 0 7(driver 0 9))
	(_version vf5)
	(_time 1730204656539 2024.10.29 09:24:16)
	(_source(\../src/Test_Adder8.vhd\))
	(_parameters tan)
	(_code ebece9b8bcbdbcfceebfadb1bbedefedefedeeece9)
	(_ent
		(_time 1727362308118)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 11(_ent (_in))))
				(_port(_int B 0 0 11(_ent (_in))))
				(_port(_int Cin -1 0 11(_ent (_in))))
				(_port(_int Cout -1 0 11(_ent (_out))))
				(_port(_int Sum 0 0 11(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 16(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 11(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 13(_arch(_uni))))
		(_sig(_int B 1 0 13(_arch(_uni))))
		(_sig(_int Sum 1 0 13(_arch(_uni))))
		(_sig(_int Cin -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 14(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 18(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 17(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1303          1730204656573 Behavior
(_unit VHDL(shiftn 0 1(behavior 0 15))
	(_version vf5)
	(_time 1730204656574 2024.10.29 09:24:16)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code 0a0d0e0c535d571c0e0b1e500e0d090c020c030c0c)
	(_ent
		(_time 1730083785013)
	)
	(_object
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int CLR -1 0 3(_ent(_in))))
		(_port(_int LD -1 0 4(_ent(_in))))
		(_port(_int SH -1 0 5(_ent(_in))))
		(_port(_int DIR -1 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 7(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 8(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 8(_ent(_out))))
		(_type(_int InBits 0 18(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 19(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 0 20(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 20(_prcs 1)))
		(_prcs
			(line__10(_ent 0 0 10(_assertion(_mon))))
			(Shifter(_arch 1 0 17(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1569          1730204656606 Driver
(_unit VHDL(test_shiftn 0 3(driver 0 5))
	(_version vf5)
	(_time 1730204656607 2024.10.29 09:24:16)
	(_source(\../src/Test_ShiftN.vhd\))
	(_parameters tan)
	(_code 2a2d292e7e7c7d3d2c2d6c71782c222c232c2c2d2e)
	(_ent
		(_time 1730083937678)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 7(_ent (_in))))
				(_port(_int CLR -1 0 7(_ent (_in))))
				(_port(_int LD -1 0 7(_ent (_in))))
				(_port(_int SH -1 0 8(_ent (_in))))
				(_port(_int DIR -1 0 8(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 9(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 9(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 15(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 0 11(_arch(_uni))))
		(_sig(_int CLR -1 0 11(_arch(_uni))))
		(_sig(_int LD -1 0 11(_arch(_uni))))
		(_sig(_int SH -1 0 11(_arch(_uni))))
		(_sig(_int DIR -1 0 11(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 12(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 12(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 13(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 13(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 16(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1164          1730204656638 FSM
(_unit VHDL(controller 0 1(fsm 0 6))
	(_version vf5)
	(_time 1730204656639 2024.10.29 09:24:16)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 595f5d5a060e584e5f574b035e5f0a5f0a5f5c5e5b)
	(_ent
		(_time 1730080932643)
	)
	(_object
		(_port(_int STB -1 0 2(_ent(_in))))
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int LSB -1 0 2(_ent(_in))))
		(_port(_int Stop -1 0 2(_ent(_in))))
		(_port(_int Init -1 0 3(_ent(_out))))
		(_port(_int Shift -1 0 3(_ent(_out))))
		(_port(_int Add -1 0 3(_ent(_out))))
		(_port(_int Done -1 0 3(_ent(_out))))
		(_type(_int States 0 7(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 8(_arch(_uni((i 4))))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(4))(_sens(8)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(6))(_sens(8)))))
			(line__13(_arch 2 0 13(_assignment(_trgt(5))(_sens(8)))))
			(line__14(_arch 3 0 14(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 17(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1754          1730204656677 Driver
(_unit VHDL(test_controller 0 7(driver 0 9))
	(_version vf5)
	(_time 1730204656678 2024.10.29 09:24:16)
	(_source(\../src/Test_Controller.vhd\))
	(_parameters tan)
	(_code 787f7b79752e2f6f7d283e222a7e2e7e2d7f7c7f7a)
	(_ent
		(_time 1730081938933)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int LSB -1 0 11(_ent (_in))))
				(_port(_int Stop -1 0 11(_ent (_in))))
				(_port(_int Init -1 0 12(_ent (_out))))
				(_port(_int Shift -1 0 12(_ent (_out))))
				(_port(_int Add -1 0 12(_ent (_out))))
				(_port(_int Done -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 17(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 14(_arch(_uni))))
		(_sig(_int LSB -1 0 14(_arch(_uni))))
		(_sig(_int Done -1 0 14(_arch(_uni))))
		(_sig(_int Init -1 0 14(_arch(_uni))))
		(_sig(_int Shift -1 0 14(_arch(_uni))))
		(_sig(_int Add -1 0 14(_arch(_uni))))
		(_sig(_int Stop -1 0 14(_arch(_uni))))
		(_sig(_int CLK -1 0 15(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 15(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 21(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 18(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 19(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 20(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000036 55 683 1730204656711 utils
(_unit VHDL(utils 0 1(utils 0 9))
	(_version vf5)
	(_time 1730204656713 2024.10.29 09:24:16)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code 9790959994c0ca81c69884ccc39093919e91c49094)
	(_ent
		(_time 1730204656711)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 10(_ent(_proc)))
			(_int Convert 1 0 18(_ent(_func)))
			(_int Convert 2 0 29(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1061          1730204656750 Driver
(_unit VHDL(test_utils 0 11(driver 0 15))
	(_version vf5)
	(_time 1730204656751 2024.10.29 09:24:16)
	(_source(\../src/Test_Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code c6c1c593c59091d1c3cb809d92c1c2c0cfc095c1c5)
	(_ent
		(_time 1730081956185)
	)
	(_object
		(_sig(_int N -1 0 16(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 17(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 17(_arch(_uni))))
		(_sig(_int C -2 0 18(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 22(_procedure_call(_trgt(2)))))
			(line__24(_arch 1 0 24(_prcs(_wait_for)(_trgt(1)))))
			(line__33(_arch 2 0 33(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000046 55 4550          1730204656808 Mult4
(_unit VHDL(mult4 0 23(mult4 0 28))
	(_version vf5)
	(_time 1730204656809 2024.10.29 09:24:16)
	(_source(\../src/Mult4.vhd\))
	(_parameters tan)
	(_code 04025803055303130253105e010301025703000700)
	(_ent
		(_time 1730165160192)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 31(_ent (_in))))
				(_port(_int CLR -1 0 31(_ent (_in))))
				(_port(_int LD -1 0 31(_ent (_in))))
				(_port(_int SH -1 0 31(_ent (_in))))
				(_port(_int DIR -1 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 31(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 35(_ent (_in))))
				(_port(_int B 2 0 35(_ent (_in))))
				(_port(_int Cin -1 0 35(_ent (_in))))
				(_port(_int Cout -1 0 35(_ent (_out))))
				(_port(_int Sum 2 0 35(_ent (_out))))
			)
		)
		(Latch8
			(_object
				(_port(_int D 3 0 43(_ent (_in))))
				(_port(_int Clk -1 0 43(_ent (_in))))
				(_port(_int Pre -1 0 43(_ent (_in))))
				(_port(_int Clr -1 0 43(_ent (_in))))
				(_port(_int Q 3 0 43(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 39(_ent (_in))))
				(_port(_int CLK -1 0 39(_ent (_in))))
				(_port(_int LSB -1 0 39(_ent (_in))))
				(_port(_int Stop -1 0 39(_ent (_in))))
				(_port(_int Init -1 0 39(_ent (_out))))
				(_port(_int Shift -1 0 39(_ent (_out))))
				(_port(_int Add -1 0 39(_ent (_out))))
				(_port(_int Done -1 0 39(_ent (_out))))
			)
		)
	)
	(_inst SR1 0 61(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A8))
			((Q)(QA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR2 0 62(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B8))
			((Q)(QB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 64(_comp Adder8)
		(_port
			((A)(Res))
			((B)(QB))
			((Cin)((i 0)))
			((Cout)(Trash))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst ACC 0 65(_comp Latch8)
		(_port
			((D)(Sum))
			((Clk)(CLK))
			((Pre)(Init))
			((Clr)(Add))
			((Q)(Res))
		)
		(_use(_ent . Latch8)
		)
	)
	(_inst FSM_Controller 0 66(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(A(0)))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 24(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 24(_ent(_in))))
		(_port(_int B 0 0 24(_ent(_in))))
		(_port(_int STB -1 0 24(_ent(_in))))
		(_port(_int CLK -1 0 24(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 25(_ent(_out))))
		(_port(_int Done -1 0 25(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 43(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int QA 4 0 46(_arch(_uni))))
		(_sig(_int QB 4 0 46(_arch(_uni))))
		(_sig(_int Sum 4 0 46(_arch(_uni))))
		(_sig(_int Res 4 0 46(_arch(_uni))))
		(_sig(_int A8 4 0 46(_arch(_uni))))
		(_sig(_int B8 4 0 46(_arch(_uni))))
		(_sig(_int Init -1 0 47(_arch(_uni))))
		(_sig(_int Shift -1 0 47(_arch(_uni))))
		(_sig(_int Add -1 0 47(_arch(_uni))))
		(_sig(_int Stop -1 0 47(_arch(_uni))))
		(_sig(_int Trash -1 0 47(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(10))(_sens(0(d_3_0))))))
			(line__60(_arch 1 0 60(_assignment(_trgt(11))(_sens(1(d_3_0))))))
			(line__63(_arch 2 0 63(_assignment(_trgt(15))(_sens(6)))))
			(line__67(_arch 3 0 67(_assignment(_alias((Result)(Res)))(_trgt(4))(_sens(9)))))
		)
		(_subprogram
			(_int vec_NOR 4 0 49(_arch(_func -1 -2)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard)))
	(_model . Mult4 5 -1)
)
I 000051 55 2284          1730205756694 Test_Mult4
(_unit VHDL(test_mult4 0 22(test_mult4 0 23))
	(_version vf5)
	(_time 1730205756695 2024.10.29 09:42:36)
	(_source(\../src/Test_Mult4.vhd\))
	(_parameters tan usedpackagebody)
	(_code 67346367653130706266213d626062613460636463)
	(_ent
		(_time 1730083784866)
	)
	(_comp
		(Mult4
			(_object
				(_port(_int A 0 0 26(_ent (_in))))
				(_port(_int B 0 0 26(_ent (_in))))
				(_port(_int STB -1 0 26(_ent (_in))))
				(_port(_int CLK -1 0 26(_ent (_in))))
				(_port(_int Result 1 0 27(_ent (_out))))
				(_port(_int Done -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst mult 0 38(_comp Mult4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mult4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 29(_arch(_uni)(_param_out))))
		(_sig(_int Done -1 0 29(_arch(_uni))))
		(_sig(_int STB -1 0 29(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 30(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 30(_arch(_uni))))
		(_sig(_int B 2 0 30(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 31(_arch(_uni))))
		(_type(_int ~BIT_VECTOR~135 0 35(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{3,4}\ 4 0 0(_int gms(_code 5))))
		(_type(_int ~BIT_VECTOR~13 0 36(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{9,4}\ 5 0 0(_int gms(_code 6))))
		(_prcs
			(line__34(_arch 0 0 34(_procedure_call(_trgt(0)))))
			(line__35(_arch 1 0 35(_assignment(_trgt(3)))))
			(line__36(_arch 2 0 36(_assignment(_trgt(4)))))
			(line__37(_arch 3 0 37(_assignment(_trgt(2)))))
			(line__39(_arch 4 0 39(_assertion(_sens(1)(2))(_mon))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(1970104659 1768120684 1713401455 1818324585 1684109929 2109025)
	)
	(_model . Test_Mult4 7 -1)
)
I 000053 55 1432          1730205756740 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1730205756741 2024.10.29 09:42:36)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 96c4929996c1c480939180ccc19092909090909092)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1174          1730205756763 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1730205756764 2024.10.29 09:42:36)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code b6e5b2e2b5e0e1a1b1b5f0ece3b0b0b0b0b1b2b0b3)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 24(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2518          1730205756781 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730205756782 2024.10.29 09:42:36)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code c5979690c19395d3c7c1dd9a9cc396c3c4c2c1c3c6)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1730205756787 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1730205756788 2024.10.29 09:42:36)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code c596c190c59392d2c3c2839fc7c3c4c2c1c3c6c3cd)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 20(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 20(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 701           1730205756801 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 0 5))
	(_version vf5)
	(_time 1730205756802 2024.10.29 09:42:36)
	(_source(\../src/Full_adder.vhd\))
	(_parameters tan)
	(_code d587d386d582d2c386dbc48f80d3d1d3d0d2d7d3d3)
	(_ent
		(_time 1725922142697)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1559          1730205756818 driver
(_unit VHDL(test_sumador 0 5(driver 0 12))
	(_version vf5)
	(_time 1730205756819 2024.10.29 09:42:36)
	(_source(\../src/TestA_Full_adder.vhd\))
	(_parameters tan)
	(_code e4b7e0b7e5b2b3f3e2e7a2bfb6e3e1e2b0e2e5e2e0)
	(_ent
		(_time 1725922142726)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 14(_ent (_in))))
				(_port(_int Y -1 0 14(_ent (_in))))
				(_port(_int Cin -1 0 14(_ent (_in))))
				(_port(_int Cout -1 0 14(_ent (_out))))
				(_port(_int Sum -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst uut 0 18(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 16(_arch(_uni))))
		(_sig(_int Y -1 0 16(_arch(_uni))))
		(_sig(_int Cin -1 0 16(_arch(_uni))))
		(_sig(_int Cout -1 0 16(_arch(_uni))))
		(_sig(_int Sum -1 0 16(_arch(_uni))))
		(_type(_int Entry 0 20(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 24(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 25(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1777          1730205756850 Behave_1
(_unit VHDL(test_16 0 6(behave_1 0 12))
	(_version vf5)
	(_time 1730205756851 2024.10.29 09:42:36)
	(_source(\../src/TestB_Full_adder.vhd\))
	(_parameters tan)
	(_code 04570102055253130206425b540702030002010307)
	(_ent
		(_time 1725922142762)
	)
	(_block Blck_Test_1 0 21
		(_object
			(_sig(_int GUARD -3 0 21(_arch(_uni(_code 8)))))
			(_prcs
				(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__24(_arch 1 0 24(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__25(_arch 2 0 25(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 28
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 29(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 28(_arch(_uni(_code 9)))))
			(_prcs
				(line__28(_arch 3 0 28(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__31(_arch 4 0 31(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__32(_arch 5 0 32(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 13(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 15(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 16(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 17(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 18(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 35(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 42(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1868          1730205756868 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730205756869 2024.10.29 09:42:36)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code 1341131414444305171c014c4a1512151715171516)
	(_ent
		(_time 1727362308084)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1382          1730205756884 Driver
(_unit VHDL(test_adder8 0 7(driver 0 9))
	(_version vf5)
	(_time 1730205756885 2024.10.29 09:42:36)
	(_source(\../src/Test_Adder8.vhd\))
	(_parameters tan)
	(_code 237026272575743426776579732527252725262421)
	(_ent
		(_time 1727362308118)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 11(_ent (_in))))
				(_port(_int B 0 0 11(_ent (_in))))
				(_port(_int Cin -1 0 11(_ent (_in))))
				(_port(_int Cout -1 0 11(_ent (_out))))
				(_port(_int Sum 0 0 11(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 16(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 11(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 13(_arch(_uni))))
		(_sig(_int B 1 0 13(_arch(_uni))))
		(_sig(_int Sum 1 0 13(_arch(_uni))))
		(_sig(_int Cin -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 14(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 18(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 17(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1303          1730205756901 Behavior
(_unit VHDL(shiftn 0 1(behavior 0 10))
	(_version vf5)
	(_time 1730205756902 2024.10.29 09:42:36)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code 3360313638646e2537322769373430353b353a3535)
	(_ent
		(_time 1730083785013)
	)
	(_object
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int CLR -1 0 3(_ent(_in))))
		(_port(_int LD -1 0 4(_ent(_in))))
		(_port(_int SH -1 0 5(_ent(_in))))
		(_port(_int DIR -1 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 7(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 8(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 8(_ent(_out))))
		(_type(_int InBits 0 13(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 14(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 0 15(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 15(_prcs 1)))
		(_prcs
			(line__10(_ent 0 0 10(_assertion(_mon))))
			(Shifter(_arch 1 0 12(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1569          1730205756933 Driver
(_unit VHDL(test_shiftn 0 3(driver 0 5))
	(_version vf5)
	(_time 1730205756934 2024.10.29 09:42:36)
	(_source(\../src/Test_ShiftN.vhd\))
	(_parameters tan)
	(_code 52015751550405455455140900545a545b54545556)
	(_ent
		(_time 1730083937678)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 7(_ent (_in))))
				(_port(_int CLR -1 0 7(_ent (_in))))
				(_port(_int LD -1 0 7(_ent (_in))))
				(_port(_int SH -1 0 8(_ent (_in))))
				(_port(_int DIR -1 0 8(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 9(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 9(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 15(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 0 11(_arch(_uni))))
		(_sig(_int CLR -1 0 11(_arch(_uni))))
		(_sig(_int LD -1 0 11(_arch(_uni))))
		(_sig(_int SH -1 0 11(_arch(_uni))))
		(_sig(_int DIR -1 0 11(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 12(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 12(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 13(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 13(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 16(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1164          1730205756951 FSM
(_unit VHDL(controller 0 1(fsm 0 6))
	(_version vf5)
	(_time 1730205756952 2024.10.29 09:42:36)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 7123737026267066777e632b767722772277747673)
	(_ent
		(_time 1730080932643)
	)
	(_object
		(_port(_int STB -1 0 2(_ent(_in))))
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int LSB -1 0 2(_ent(_in))))
		(_port(_int Stop -1 0 2(_ent(_in))))
		(_port(_int Init -1 0 3(_ent(_out))))
		(_port(_int Shift -1 0 3(_ent(_out))))
		(_port(_int Add -1 0 3(_ent(_out))))
		(_port(_int Done -1 0 3(_ent(_out))))
		(_type(_int States 0 7(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 8(_arch(_uni((i 4))))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(4))(_sens(8)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(6))(_sens(8)))))
			(line__13(_arch 2 0 13(_assignment(_trgt(5))(_sens(8)))))
			(line__14(_arch 3 0 14(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 17(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1754          1730205756984 Driver
(_unit VHDL(test_controller 0 7(driver 0 9))
	(_version vf5)
	(_time 1730205756985 2024.10.29 09:42:36)
	(_source(\../src/Test_Controller.vhd\))
	(_parameters tan)
	(_code 90c3959f95c6c78795c0d6cac296c696c597949792)
	(_ent
		(_time 1730081938933)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int LSB -1 0 11(_ent (_in))))
				(_port(_int Stop -1 0 11(_ent (_in))))
				(_port(_int Init -1 0 12(_ent (_out))))
				(_port(_int Shift -1 0 12(_ent (_out))))
				(_port(_int Add -1 0 12(_ent (_out))))
				(_port(_int Done -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 17(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 14(_arch(_uni))))
		(_sig(_int LSB -1 0 14(_arch(_uni))))
		(_sig(_int Done -1 0 14(_arch(_uni))))
		(_sig(_int Init -1 0 14(_arch(_uni))))
		(_sig(_int Shift -1 0 14(_arch(_uni))))
		(_sig(_int Add -1 0 14(_arch(_uni))))
		(_sig(_int Stop -1 0 14(_arch(_uni))))
		(_sig(_int CLK -1 0 15(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 15(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 21(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 18(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 19(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 20(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000036 55 683 1730205757000 utils
(_unit VHDL(utils 0 1(utils 0 9))
	(_version vf5)
	(_time 1730205757002 2024.10.29 09:42:37)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code a0f3a4f6a4f7fdb6f1afb3fbf4a7a4a6a9a6f3a7a3)
	(_ent
		(_time 1730205757000)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 10(_ent(_proc)))
			(_int Convert 1 0 18(_ent(_func)))
			(_int Convert 2 0 29(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1061          1730205757027 Driver
(_unit VHDL(test_utils 0 11(driver 0 15))
	(_version vf5)
	(_time 1730205757028 2024.10.29 09:42:37)
	(_source(\../src/Test_Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code b0e3b5e4b5e6e7a7b5bdf6ebe4b7b4b6b9b6e3b7b3)
	(_ent
		(_time 1730081956185)
	)
	(_object
		(_sig(_int N -1 0 16(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 17(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 17(_arch(_uni))))
		(_sig(_int C -2 0 18(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 22(_procedure_call(_trgt(2)))))
			(line__24(_arch 1 0 24(_prcs(_wait_for)(_trgt(1)))))
			(line__33(_arch 2 0 33(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000046 55 4550          1730205757043 Mult4
(_unit VHDL(mult4 0 23(mult4 0 28))
	(_version vf5)
	(_time 1730205757044 2024.10.29 09:42:37)
	(_source(\../src/Mult4.vhd\))
	(_parameters tan)
	(_code cf9d9a9b9c98c8d8c998db95cac8cac99cc8cbcccb)
	(_ent
		(_time 1730165160192)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 31(_ent (_in))))
				(_port(_int CLR -1 0 31(_ent (_in))))
				(_port(_int LD -1 0 31(_ent (_in))))
				(_port(_int SH -1 0 31(_ent (_in))))
				(_port(_int DIR -1 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 31(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 35(_ent (_in))))
				(_port(_int B 2 0 35(_ent (_in))))
				(_port(_int Cin -1 0 35(_ent (_in))))
				(_port(_int Cout -1 0 35(_ent (_out))))
				(_port(_int Sum 2 0 35(_ent (_out))))
			)
		)
		(Latch8
			(_object
				(_port(_int D 3 0 43(_ent (_in))))
				(_port(_int Clk -1 0 43(_ent (_in))))
				(_port(_int Pre -1 0 43(_ent (_in))))
				(_port(_int Clr -1 0 43(_ent (_in))))
				(_port(_int Q 3 0 43(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 39(_ent (_in))))
				(_port(_int CLK -1 0 39(_ent (_in))))
				(_port(_int LSB -1 0 39(_ent (_in))))
				(_port(_int Stop -1 0 39(_ent (_in))))
				(_port(_int Init -1 0 39(_ent (_out))))
				(_port(_int Shift -1 0 39(_ent (_out))))
				(_port(_int Add -1 0 39(_ent (_out))))
				(_port(_int Done -1 0 39(_ent (_out))))
			)
		)
	)
	(_inst SR1 0 61(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A8))
			((Q)(QA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR2 0 62(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B8))
			((Q)(QB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 64(_comp Adder8)
		(_port
			((A)(Res))
			((B)(QB))
			((Cin)((i 0)))
			((Cout)(Trash))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst ACC 0 65(_comp Latch8)
		(_port
			((D)(Sum))
			((Clk)(CLK))
			((Pre)(Init))
			((Clr)(Add))
			((Q)(Res))
		)
		(_use(_ent . Latch8)
		)
	)
	(_inst FSM_Controller 0 66(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(A(0)))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 24(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 24(_ent(_in))))
		(_port(_int B 0 0 24(_ent(_in))))
		(_port(_int STB -1 0 24(_ent(_in))))
		(_port(_int CLK -1 0 24(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 25(_ent(_out))))
		(_port(_int Done -1 0 25(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 43(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int QA 4 0 46(_arch(_uni))))
		(_sig(_int QB 4 0 46(_arch(_uni))))
		(_sig(_int Sum 4 0 46(_arch(_uni))))
		(_sig(_int Res 4 0 46(_arch(_uni))))
		(_sig(_int A8 4 0 46(_arch(_uni))))
		(_sig(_int B8 4 0 46(_arch(_uni))))
		(_sig(_int Init -1 0 47(_arch(_uni))))
		(_sig(_int Shift -1 0 47(_arch(_uni))))
		(_sig(_int Add -1 0 47(_arch(_uni))))
		(_sig(_int Stop -1 0 47(_arch(_uni))))
		(_sig(_int Trash -1 0 47(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(10))(_sens(0(d_3_0))))))
			(line__60(_arch 1 0 60(_assignment(_trgt(11))(_sens(1(d_3_0))))))
			(line__63(_arch 2 0 63(_assignment(_trgt(15))(_sens(6)))))
			(line__67(_arch 3 0 67(_assignment(_alias((Result)(Res)))(_trgt(4))(_sens(9)))))
		)
		(_subprogram
			(_int vec_NOR 4 0 49(_arch(_func -1 -2)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard)))
	(_model . Mult4 5 -1)
)
I 000046 55 4550          1730207150889 Mult4
(_unit VHDL(mult4 0 23(mult4 0 28))
	(_version vf5)
	(_time 1730207150890 2024.10.29 10:05:50)
	(_source(\../src/Mult4.vhd\))
	(_parameters tan)
	(_code 8384d18c85d4849485d497d986848685d084878087)
	(_ent
		(_time 1730165160192)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 31(_ent (_in))))
				(_port(_int CLR -1 0 31(_ent (_in))))
				(_port(_int LD -1 0 31(_ent (_in))))
				(_port(_int SH -1 0 31(_ent (_in))))
				(_port(_int DIR -1 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 31(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 35(_ent (_in))))
				(_port(_int B 2 0 35(_ent (_in))))
				(_port(_int Cin -1 0 35(_ent (_in))))
				(_port(_int Cout -1 0 35(_ent (_out))))
				(_port(_int Sum 2 0 35(_ent (_out))))
			)
		)
		(Latch8
			(_object
				(_port(_int D 3 0 43(_ent (_in))))
				(_port(_int Clk -1 0 43(_ent (_in))))
				(_port(_int Pre -1 0 43(_ent (_in))))
				(_port(_int Clr -1 0 43(_ent (_in))))
				(_port(_int Q 3 0 43(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 39(_ent (_in))))
				(_port(_int CLK -1 0 39(_ent (_in))))
				(_port(_int LSB -1 0 39(_ent (_in))))
				(_port(_int Stop -1 0 39(_ent (_in))))
				(_port(_int Init -1 0 39(_ent (_out))))
				(_port(_int Shift -1 0 39(_ent (_out))))
				(_port(_int Add -1 0 39(_ent (_out))))
				(_port(_int Done -1 0 39(_ent (_out))))
			)
		)
	)
	(_inst SR1 0 61(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A8))
			((Q)(QA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR2 0 62(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B8))
			((Q)(QB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 64(_comp Adder8)
		(_port
			((A)(Res))
			((B)(QB))
			((Cin)((i 0)))
			((Cout)(Trash))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst ACC 0 65(_comp Latch8)
		(_port
			((D)(Sum))
			((Clk)(CLK))
			((Pre)(Init))
			((Clr)(Add))
			((Q)(Res))
		)
		(_use(_ent . Latch8)
		)
	)
	(_inst FSM_Controller 0 66(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(A(0)))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 24(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 24(_ent(_in))))
		(_port(_int B 0 0 24(_ent(_in))))
		(_port(_int STB -1 0 24(_ent(_in))))
		(_port(_int CLK -1 0 24(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 25(_ent(_out))))
		(_port(_int Done -1 0 25(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 43(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int QA 4 0 46(_arch(_uni))))
		(_sig(_int QB 4 0 46(_arch(_uni))))
		(_sig(_int Sum 4 0 46(_arch(_uni))))
		(_sig(_int Res 4 0 46(_arch(_uni))))
		(_sig(_int A8 4 0 46(_arch(_uni))))
		(_sig(_int B8 4 0 46(_arch(_uni))))
		(_sig(_int Init -1 0 47(_arch(_uni))))
		(_sig(_int Shift -1 0 47(_arch(_uni))))
		(_sig(_int Add -1 0 47(_arch(_uni))))
		(_sig(_int Stop -1 0 47(_arch(_uni))))
		(_sig(_int Trash -1 0 47(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(10))(_sens(0(d_3_0))))))
			(line__60(_arch 1 0 60(_assignment(_trgt(11))(_sens(1(d_3_0))))))
			(line__63(_arch 2 0 63(_assignment(_trgt(15))(_sens(6)))))
			(line__67(_arch 3 0 67(_assignment(_alias((Result)(Res)))(_trgt(4))(_sens(9)))))
		)
		(_subprogram
			(_int vec_NOR 4 0 49(_arch(_func -1 -2)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard)))
	(_model . Mult4 5 -1)
)
I 000051 55 2284          1730208417527 Test_Mult4
(_unit VHDL(test_mult4 0 22(test_mult4 0 23))
	(_version vf5)
	(_time 1730208417528 2024.10.29 10:26:57)
	(_source(\../src/Test_Mult4.vhd\))
	(_parameters tan usedpackagebody)
	(_code d7d6d285d58180c0d2d6918dd2d0d2d184d0d3d4d3)
	(_ent
		(_time 1730083784866)
	)
	(_comp
		(Mult4
			(_object
				(_port(_int A 0 0 26(_ent (_in))))
				(_port(_int B 0 0 26(_ent (_in))))
				(_port(_int STB -1 0 26(_ent (_in))))
				(_port(_int CLK -1 0 26(_ent (_in))))
				(_port(_int Result 1 0 27(_ent (_out))))
				(_port(_int Done -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst mult 0 38(_comp Mult4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mult4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 29(_arch(_uni)(_param_out))))
		(_sig(_int Done -1 0 29(_arch(_uni))))
		(_sig(_int STB -1 0 29(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 30(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 30(_arch(_uni))))
		(_sig(_int B 2 0 30(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 31(_arch(_uni))))
		(_type(_int ~BIT_VECTOR~135 0 35(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{3,4}\ 4 0 0(_int gms(_code 5))))
		(_type(_int ~BIT_VECTOR~13 0 36(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{9,4}\ 5 0 0(_int gms(_code 6))))
		(_prcs
			(line__34(_arch 0 0 34(_procedure_call(_trgt(0)))))
			(line__35(_arch 1 0 35(_assignment(_trgt(3)))))
			(line__36(_arch 2 0 36(_assignment(_trgt(4)))))
			(line__37(_arch 3 0 37(_assignment(_trgt(2)))))
			(line__39(_arch 4 0 39(_assertion(_sens(1)(2))(_mon))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(1970104659 1768120684 1713401455 1818324585 1684109929 2109025)
	)
	(_model . Test_Mult4 7 -1)
)
I 000053 55 1432          1730208417552 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1730208417553 2024.10.29 10:26:57)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code e7e7e2b4e6b0b5f1e2e0f1bdb0e1e3e1e1e1e1e1e3)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1174          1730208417581 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1730208417582 2024.10.29 10:26:57)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 06070000055051110105405c530000000001020003)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 24(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2518          1730208417604 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730208417605 2024.10.29 10:26:57)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 161647111140460014120e494f1045101711121015)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1730208417610 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1730208417611 2024.10.29 10:26:57)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code 16171011154041011011504c14101711121015101e)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 20(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 20(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 701           1730208417622 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 0 5))
	(_version vf5)
	(_time 1730208417623 2024.10.29 10:26:57)
	(_source(\../src/Full_adder.vhd\))
	(_parameters tan)
	(_code 2525212025722233762b347f702321232022272323)
	(_ent
		(_time 1725922142697)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1559          1730208417638 driver
(_unit VHDL(test_sumador 0 5(driver 0 12))
	(_version vf5)
	(_time 1730208417639 2024.10.29 10:26:57)
	(_source(\../src/TestA_Full_adder.vhd\))
	(_parameters tan)
	(_code 45444347451312524346031e174240431143444341)
	(_ent
		(_time 1725922142726)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 14(_ent (_in))))
				(_port(_int Y -1 0 14(_ent (_in))))
				(_port(_int Cin -1 0 14(_ent (_in))))
				(_port(_int Cout -1 0 14(_ent (_out))))
				(_port(_int Sum -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst uut 0 18(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 16(_arch(_uni))))
		(_sig(_int Y -1 0 16(_arch(_uni))))
		(_sig(_int Cin -1 0 16(_arch(_uni))))
		(_sig(_int Cout -1 0 16(_arch(_uni))))
		(_sig(_int Sum -1 0 16(_arch(_uni))))
		(_type(_int Entry 0 20(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 24(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 25(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1777          1730208417667 Behave_1
(_unit VHDL(test_16 0 6(behave_1 0 12))
	(_version vf5)
	(_time 1730208417668 2024.10.29 10:26:57)
	(_source(\../src/TestB_Full_adder.vhd\))
	(_parameters tan)
	(_code 54555257550203435256120b045752535052515357)
	(_ent
		(_time 1725922142762)
	)
	(_block Blck_Test_1 0 21
		(_object
			(_sig(_int GUARD -3 0 21(_arch(_uni(_code 8)))))
			(_prcs
				(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__24(_arch 1 0 24(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__25(_arch 2 0 25(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 28
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 29(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 28(_arch(_uni(_code 9)))))
			(_prcs
				(line__28(_arch 3 0 28(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__31(_arch 4 0 31(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__32(_arch 5 0 32(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 13(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 15(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 16(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 17(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 18(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 35(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 42(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1868          1730208417692 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730208417693 2024.10.29 10:26:57)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code 7474777574232462707b662b2d7275727072707271)
	(_ent
		(_time 1727362308084)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1382          1730208417716 Driver
(_unit VHDL(test_adder8 0 7(driver 0 9))
	(_version vf5)
	(_time 1730208417717 2024.10.29 10:26:57)
	(_source(\../src/Test_Adder8.vhd\))
	(_parameters tan)
	(_code 9392959c95c5c48496c7d5c9c39597959795969491)
	(_ent
		(_time 1727362308118)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 11(_ent (_in))))
				(_port(_int B 0 0 11(_ent (_in))))
				(_port(_int Cin -1 0 11(_ent (_in))))
				(_port(_int Cout -1 0 11(_ent (_out))))
				(_port(_int Sum 0 0 11(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 16(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 11(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 13(_arch(_uni))))
		(_sig(_int B 1 0 13(_arch(_uni))))
		(_sig(_int Sum 1 0 13(_arch(_uni))))
		(_sig(_int Cin -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 14(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 18(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 17(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1303          1730208417748 Behavior
(_unit VHDL(shiftn 0 1(behavior 0 10))
	(_version vf5)
	(_time 1730208417749 2024.10.29 10:26:57)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code b2b3b3e6b8e5efa4b6b3a6e8b6b5b1b4bab4bbb4b4)
	(_ent
		(_time 1730083785013)
	)
	(_object
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int CLR -1 0 3(_ent(_in))))
		(_port(_int LD -1 0 4(_ent(_in))))
		(_port(_int SH -1 0 5(_ent(_in))))
		(_port(_int DIR -1 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 7(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 8(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 8(_ent(_out))))
		(_type(_int InBits 0 13(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 14(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 0 15(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 15(_prcs 1)))
		(_prcs
			(line__10(_ent 0 0 10(_assertion(_mon))))
			(Shifter(_arch 1 0 12(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1569          1730208417775 Driver
(_unit VHDL(test_shiftn 0 3(driver 0 5))
	(_version vf5)
	(_time 1730208417776 2024.10.29 10:26:57)
	(_source(\../src/Test_ShiftN.vhd\))
	(_parameters tan)
	(_code c2c3c497c59495d5c4c5849990c4cac4cbc4c4c5c6)
	(_ent
		(_time 1730083937678)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 7(_ent (_in))))
				(_port(_int CLR -1 0 7(_ent (_in))))
				(_port(_int LD -1 0 7(_ent (_in))))
				(_port(_int SH -1 0 8(_ent (_in))))
				(_port(_int DIR -1 0 8(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 9(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 9(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 15(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 0 11(_arch(_uni))))
		(_sig(_int CLR -1 0 11(_arch(_uni))))
		(_sig(_int LD -1 0 11(_arch(_uni))))
		(_sig(_int SH -1 0 11(_arch(_uni))))
		(_sig(_int DIR -1 0 11(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 12(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 12(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 13(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 13(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 16(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1164          1730208417792 FSM
(_unit VHDL(controller 0 1(fsm 0 6))
	(_version vf5)
	(_time 1730208417793 2024.10.29 10:26:57)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code d1d1d0838686d0c6d7dec38bd6d782d782d7d4d6d3)
	(_ent
		(_time 1730080932643)
	)
	(_object
		(_port(_int STB -1 0 2(_ent(_in))))
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int LSB -1 0 2(_ent(_in))))
		(_port(_int Stop -1 0 2(_ent(_in))))
		(_port(_int Init -1 0 3(_ent(_out))))
		(_port(_int Shift -1 0 3(_ent(_out))))
		(_port(_int Add -1 0 3(_ent(_out))))
		(_port(_int Done -1 0 3(_ent(_out))))
		(_type(_int States 0 7(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 8(_arch(_uni((i 4))))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(4))(_sens(8)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(6))(_sens(8)))))
			(line__13(_arch 2 0 13(_assignment(_trgt(5))(_sens(8)))))
			(line__14(_arch 3 0 14(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 17(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1754          1730208417817 Driver
(_unit VHDL(test_controller 0 7(driver 0 9))
	(_version vf5)
	(_time 1730208417818 2024.10.29 10:26:57)
	(_source(\../src/Test_Controller.vhd\))
	(_parameters tan)
	(_code f1f0f7a1f5a7a6e6f4a1b7aba3f7a7f7a4f6f5f6f3)
	(_ent
		(_time 1730081938933)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int LSB -1 0 11(_ent (_in))))
				(_port(_int Stop -1 0 11(_ent (_in))))
				(_port(_int Init -1 0 12(_ent (_out))))
				(_port(_int Shift -1 0 12(_ent (_out))))
				(_port(_int Add -1 0 12(_ent (_out))))
				(_port(_int Done -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 17(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 14(_arch(_uni))))
		(_sig(_int LSB -1 0 14(_arch(_uni))))
		(_sig(_int Done -1 0 14(_arch(_uni))))
		(_sig(_int Init -1 0 14(_arch(_uni))))
		(_sig(_int Shift -1 0 14(_arch(_uni))))
		(_sig(_int Add -1 0 14(_arch(_uni))))
		(_sig(_int Stop -1 0 14(_arch(_uni))))
		(_sig(_int CLK -1 0 15(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 15(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 21(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 18(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 19(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 20(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000036 55 683 1730208417842 utils
(_unit VHDL(utils 0 1(utils 0 9))
	(_version vf5)
	(_time 1730208417844 2024.10.29 10:26:57)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code 1011161614474d06411f034b441714161916431713)
	(_ent
		(_time 1730208417842)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 10(_ent(_proc)))
			(_int Convert 1 0 18(_ent(_func)))
			(_int Convert 2 0 29(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1061          1730208417869 Driver
(_unit VHDL(test_utils 0 11(driver 0 15))
	(_version vf5)
	(_time 1730208417870 2024.10.29 10:26:57)
	(_source(\../src/Test_Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code 1f1e18184c4948081a1259444b181b1916194c181c)
	(_ent
		(_time 1730081956185)
	)
	(_object
		(_sig(_int N -1 0 16(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 17(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 17(_arch(_uni))))
		(_sig(_int C -2 0 18(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 22(_procedure_call(_trgt(2)))))
			(line__24(_arch 1 0 24(_prcs(_wait_for)(_trgt(1)))))
			(line__33(_arch 2 0 33(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000046 55 4550          1730208417920 Mult4
(_unit VHDL(mult4 0 23(mult4 0 28))
	(_version vf5)
	(_time 1730208417921 2024.10.29 10:26:57)
	(_source(\../src/Mult4.vhd\))
	(_parameters tan)
	(_code 5e5e095c0e09594958094a045b595b580d595a5d5a)
	(_ent
		(_time 1730165160192)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 31(_ent (_in))))
				(_port(_int CLR -1 0 31(_ent (_in))))
				(_port(_int LD -1 0 31(_ent (_in))))
				(_port(_int SH -1 0 31(_ent (_in))))
				(_port(_int DIR -1 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 31(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 35(_ent (_in))))
				(_port(_int B 2 0 35(_ent (_in))))
				(_port(_int Cin -1 0 35(_ent (_in))))
				(_port(_int Cout -1 0 35(_ent (_out))))
				(_port(_int Sum 2 0 35(_ent (_out))))
			)
		)
		(Latch8
			(_object
				(_port(_int D 3 0 43(_ent (_in))))
				(_port(_int Clk -1 0 43(_ent (_in))))
				(_port(_int Pre -1 0 43(_ent (_in))))
				(_port(_int Clr -1 0 43(_ent (_in))))
				(_port(_int Q 3 0 43(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 39(_ent (_in))))
				(_port(_int CLK -1 0 39(_ent (_in))))
				(_port(_int LSB -1 0 39(_ent (_in))))
				(_port(_int Stop -1 0 39(_ent (_in))))
				(_port(_int Init -1 0 39(_ent (_out))))
				(_port(_int Shift -1 0 39(_ent (_out))))
				(_port(_int Add -1 0 39(_ent (_out))))
				(_port(_int Done -1 0 39(_ent (_out))))
			)
		)
	)
	(_inst SR1 0 61(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A8))
			((Q)(QA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR2 0 62(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(B8))
			((Q)(QB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 64(_comp Adder8)
		(_port
			((A)(Res))
			((B)(QB))
			((Cin)((i 0)))
			((Cout)(Trash))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst ACC 0 65(_comp Latch8)
		(_port
			((D)(Sum))
			((Clk)(CLK))
			((Pre)(Init))
			((Clr)(Add))
			((Q)(Res))
		)
		(_use(_ent . Latch8)
		)
	)
	(_inst FSM_Controller 0 66(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(A(0)))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 24(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 24(_ent(_in))))
		(_port(_int B 0 0 24(_ent(_in))))
		(_port(_int STB -1 0 24(_ent(_in))))
		(_port(_int CLK -1 0 24(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 25(_ent(_out))))
		(_port(_int Done -1 0 25(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 43(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int QA 4 0 46(_arch(_uni))))
		(_sig(_int QB 4 0 46(_arch(_uni))))
		(_sig(_int Sum 4 0 46(_arch(_uni))))
		(_sig(_int Res 4 0 46(_arch(_uni))))
		(_sig(_int A8 4 0 46(_arch(_uni))))
		(_sig(_int B8 4 0 46(_arch(_uni))))
		(_sig(_int Init -1 0 47(_arch(_uni))))
		(_sig(_int Shift -1 0 47(_arch(_uni))))
		(_sig(_int Add -1 0 47(_arch(_uni))))
		(_sig(_int Stop -1 0 47(_arch(_uni))))
		(_sig(_int Trash -1 0 47(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(10))(_sens(0(d_3_0))))))
			(line__60(_arch 1 0 60(_assignment(_trgt(11))(_sens(1(d_3_0))))))
			(line__63(_arch 2 0 63(_assignment(_trgt(15))(_sens(6)))))
			(line__67(_arch 3 0 67(_assignment(_alias((Result)(Res)))(_trgt(4))(_sens(9)))))
		)
		(_subprogram
			(_int vec_NOR 4 0 49(_arch(_func -1 -2)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard)))
	(_model . Mult4 5 -1)
)
I 000046 55 4550          1730208984961 Mult4
(_unit VHDL(mult4 0 23(mult4 0 28))
	(_version vf5)
	(_time 1730208984962 2024.10.29 10:36:24)
	(_source(\../src/Mult4.vhd\))
	(_parameters tan)
	(_code 55535057550252425302410f505250530652515651)
	(_ent
		(_time 1730165160192)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 31(_ent (_in))))
				(_port(_int CLR -1 0 31(_ent (_in))))
				(_port(_int LD -1 0 31(_ent (_in))))
				(_port(_int SH -1 0 31(_ent (_in))))
				(_port(_int DIR -1 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 31(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 35(_ent (_in))))
				(_port(_int B 2 0 35(_ent (_in))))
				(_port(_int Cin -1 0 35(_ent (_in))))
				(_port(_int Cout -1 0 35(_ent (_out))))
				(_port(_int Sum 2 0 35(_ent (_out))))
			)
		)
		(Latch8
			(_object
				(_port(_int D 3 0 43(_ent (_in))))
				(_port(_int Clk -1 0 43(_ent (_in))))
				(_port(_int Pre -1 0 43(_ent (_in))))
				(_port(_int Clr -1 0 43(_ent (_in))))
				(_port(_int Q 3 0 43(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 39(_ent (_in))))
				(_port(_int CLK -1 0 39(_ent (_in))))
				(_port(_int LSB -1 0 39(_ent (_in))))
				(_port(_int Stop -1 0 39(_ent (_in))))
				(_port(_int Init -1 0 39(_ent (_out))))
				(_port(_int Shift -1 0 39(_ent (_out))))
				(_port(_int Add -1 0 39(_ent (_out))))
				(_port(_int Done -1 0 39(_ent (_out))))
			)
		)
	)
	(_inst SR1 0 61(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(A8))
			((Q)(QA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR2 0 62(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(B8))
			((Q)(QB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 64(_comp Adder8)
		(_port
			((A)(Res))
			((B)(QB))
			((Cin)((i 0)))
			((Cout)(Trash))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst ACC 0 65(_comp Latch8)
		(_port
			((D)(Sum))
			((Clk)(CLK))
			((Pre)(Init))
			((Clr)(Add))
			((Q)(Res))
		)
		(_use(_ent . Latch8)
		)
	)
	(_inst FSM_Controller 0 66(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(A(0)))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 24(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 24(_ent(_in))))
		(_port(_int B 0 0 24(_ent(_in))))
		(_port(_int STB -1 0 24(_ent(_in))))
		(_port(_int CLK -1 0 24(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 25(_ent(_out))))
		(_port(_int Done -1 0 25(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 43(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int QA 4 0 46(_arch(_uni))))
		(_sig(_int QB 4 0 46(_arch(_uni))))
		(_sig(_int Sum 4 0 46(_arch(_uni))))
		(_sig(_int Res 4 0 46(_arch(_uni))))
		(_sig(_int A8 4 0 46(_arch(_uni))))
		(_sig(_int B8 4 0 46(_arch(_uni))))
		(_sig(_int Init -1 0 47(_arch(_uni))))
		(_sig(_int Shift -1 0 47(_arch(_uni))))
		(_sig(_int Add -1 0 47(_arch(_uni))))
		(_sig(_int Stop -1 0 47(_arch(_uni))))
		(_sig(_int Trash -1 0 47(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(10))(_sens(0(d_3_0))))))
			(line__60(_arch 1 0 60(_assignment(_trgt(11))(_sens(1(d_3_0))))))
			(line__63(_arch 2 0 63(_assignment(_trgt(15))(_sens(6)))))
			(line__67(_arch 3 0 67(_assignment(_alias((Result)(Res)))(_trgt(4))(_sens(9)))))
		)
		(_subprogram
			(_int vec_NOR 4 0 49(_arch(_func -1 -2)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard)))
	(_model . Mult4 5 -1)
)
I 000051 55 2284          1730209865564 Test_Mult4
(_unit VHDL(test_mult4 0 22(test_mult4 0 23))
	(_version vf5)
	(_time 1730209865565 2024.10.29 10:51:05)
	(_source(\../src/Test_Mult4.vhd\))
	(_parameters tan usedpackagebody)
	(_code 37376232356160203236716d323032316430333433)
	(_ent
		(_time 1730083784866)
	)
	(_comp
		(Mult4
			(_object
				(_port(_int A 0 0 26(_ent (_in))))
				(_port(_int B 0 0 26(_ent (_in))))
				(_port(_int STB -1 0 26(_ent (_in))))
				(_port(_int CLK -1 0 26(_ent (_in))))
				(_port(_int Result 1 0 27(_ent (_out))))
				(_port(_int Done -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst mult 0 38(_comp Mult4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mult4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 29(_arch(_uni)(_param_out))))
		(_sig(_int Done -1 0 29(_arch(_uni))))
		(_sig(_int STB -1 0 29(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 30(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 30(_arch(_uni))))
		(_sig(_int B 2 0 30(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 31(_arch(_uni))))
		(_type(_int ~BIT_VECTOR~135 0 35(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{3,4}\ 4 0 0(_int gms(_code 5))))
		(_type(_int ~BIT_VECTOR~13 0 36(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{9,4}\ 5 0 0(_int gms(_code 6))))
		(_prcs
			(line__34(_arch 0 0 34(_procedure_call(_trgt(0)))))
			(line__35(_arch 1 0 35(_assignment(_trgt(3)))))
			(line__36(_arch 2 0 36(_assignment(_trgt(4)))))
			(line__37(_arch 3 0 37(_assignment(_trgt(2)))))
			(line__39(_arch 4 0 39(_assertion(_sens(1)(2))(_mon))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(1970104659 1768120684 1713401455 1818324585 1684109929 2109025)
	)
	(_model . Test_Mult4 7 -1)
)
I 000053 55 1432          1730209865582 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1730209865583 2024.10.29 10:51:05)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 46471344461114504341501c114042404040404042)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1174          1730209865607 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1730209865608 2024.10.29 10:51:05)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 56560355550001415155100c035050505051525053)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 24(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2518          1730209865632 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730209865633 2024.10.29 10:51:05)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 757477747123256377716d2a2c7326737472717376)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1730209865638 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1730209865639 2024.10.29 10:51:05)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code 75752074752322627372332f77737472717376737d)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 20(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 20(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 701           1730209865663 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 0 5))
	(_version vf5)
	(_time 1730209865664 2024.10.29 10:51:05)
	(_source(\../src/Full_adder.vhd\))
	(_parameters tan)
	(_code 9495c39a95c39382c79a85cec19290929193969292)
	(_ent
		(_time 1725922142697)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1559          1730209865684 driver
(_unit VHDL(test_sumador 0 5(driver 0 12))
	(_version vf5)
	(_time 1730209865685 2024.10.29 10:51:05)
	(_source(\../src/TestA_Full_adder.vhd\))
	(_parameters tan)
	(_code a4a4f1f3a5f2f3b3a2a7e2fff6a3a1a2f0a2a5a2a0)
	(_ent
		(_time 1725922142726)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 14(_ent (_in))))
				(_port(_int Y -1 0 14(_ent (_in))))
				(_port(_int Cin -1 0 14(_ent (_in))))
				(_port(_int Cout -1 0 14(_ent (_out))))
				(_port(_int Sum -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst uut 0 18(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 16(_arch(_uni))))
		(_sig(_int Y -1 0 16(_arch(_uni))))
		(_sig(_int Cin -1 0 16(_arch(_uni))))
		(_sig(_int Cout -1 0 16(_arch(_uni))))
		(_sig(_int Sum -1 0 16(_arch(_uni))))
		(_type(_int Entry 0 20(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 24(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 25(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1777          1730209865713 Behave_1
(_unit VHDL(test_16 0 6(behave_1 0 12))
	(_version vf5)
	(_time 1730209865714 2024.10.29 10:51:05)
	(_source(\../src/TestB_Full_adder.vhd\))
	(_parameters tan)
	(_code c3c39696c59594d4c5c1859c93c0c5c4c7c5c6c4c0)
	(_ent
		(_time 1725922142762)
	)
	(_block Blck_Test_1 0 21
		(_object
			(_sig(_int GUARD -3 0 21(_arch(_uni(_code 8)))))
			(_prcs
				(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__24(_arch 1 0 24(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__25(_arch 2 0 25(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 28
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 29(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 28(_arch(_uni(_code 9)))))
			(_prcs
				(line__28(_arch 3 0 28(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__31(_arch 4 0 31(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__32(_arch 5 0 32(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 13(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 15(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 16(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 17(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 18(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 35(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 42(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1868          1730209865734 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730209865735 2024.10.29 10:51:05)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code e2e3b2b1e4b5b2f4e6edf0bdbbe4e3e4e6e4e6e4e7)
	(_ent
		(_time 1727362308084)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1382          1730209865760 Driver
(_unit VHDL(test_adder8 0 7(driver 0 9))
	(_version vf5)
	(_time 1730209865761 2024.10.29 10:51:05)
	(_source(\../src/Test_Adder8.vhd\))
	(_parameters tan)
	(_code f2f2a7a2f5a4a5e5f7a6b4a8a2f4f6f4f6f4f7f5f0)
	(_ent
		(_time 1727362308118)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 11(_ent (_in))))
				(_port(_int B 0 0 11(_ent (_in))))
				(_port(_int Cin -1 0 11(_ent (_in))))
				(_port(_int Cout -1 0 11(_ent (_out))))
				(_port(_int Sum 0 0 11(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 16(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 11(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 13(_arch(_uni))))
		(_sig(_int B 1 0 13(_arch(_uni))))
		(_sig(_int Sum 1 0 13(_arch(_uni))))
		(_sig(_int Cin -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 14(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 18(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 17(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1303          1730209865789 Behavior
(_unit VHDL(shiftn 0 1(behavior 0 10))
	(_version vf5)
	(_time 1730209865790 2024.10.29 10:51:05)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code 1111401618464c071510054b151612171917181717)
	(_ent
		(_time 1730083785013)
	)
	(_object
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int CLR -1 0 3(_ent(_in))))
		(_port(_int LD -1 0 4(_ent(_in))))
		(_port(_int SH -1 0 5(_ent(_in))))
		(_port(_int DIR -1 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 7(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 8(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 8(_ent(_out))))
		(_type(_int InBits 0 13(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 14(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 0 15(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 15(_prcs 1)))
		(_prcs
			(line__10(_ent 0 0 10(_assertion(_mon))))
			(Shifter(_arch 1 0 12(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1569          1730209865811 Driver
(_unit VHDL(test_shiftn 0 3(driver 0 5))
	(_version vf5)
	(_time 1730209865812 2024.10.29 10:51:05)
	(_source(\../src/Test_ShiftN.vhd\))
	(_parameters tan)
	(_code 31316734356766263736776a633739373837373635)
	(_ent
		(_time 1730083937678)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 7(_ent (_in))))
				(_port(_int CLR -1 0 7(_ent (_in))))
				(_port(_int LD -1 0 7(_ent (_in))))
				(_port(_int SH -1 0 8(_ent (_in))))
				(_port(_int DIR -1 0 8(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 9(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 9(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 15(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 0 11(_arch(_uni))))
		(_sig(_int CLR -1 0 11(_arch(_uni))))
		(_sig(_int LD -1 0 11(_arch(_uni))))
		(_sig(_int SH -1 0 11(_arch(_uni))))
		(_sig(_int DIR -1 0 11(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 12(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 12(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 13(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 13(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 16(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1164          1730209865825 FSM
(_unit VHDL(controller 0 1(fsm 0 6))
	(_version vf5)
	(_time 1730209865826 2024.10.29 10:51:05)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 4041114216174157464f521a474613461346454742)
	(_ent
		(_time 1730080932643)
	)
	(_object
		(_port(_int STB -1 0 2(_ent(_in))))
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int LSB -1 0 2(_ent(_in))))
		(_port(_int Stop -1 0 2(_ent(_in))))
		(_port(_int Init -1 0 3(_ent(_out))))
		(_port(_int Shift -1 0 3(_ent(_out))))
		(_port(_int Add -1 0 3(_ent(_out))))
		(_port(_int Done -1 0 3(_ent(_out))))
		(_type(_int States 0 7(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 8(_arch(_uni((i 4))))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(4))(_sens(8)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(6))(_sens(8)))))
			(line__13(_arch 2 0 13(_assignment(_trgt(5))(_sens(8)))))
			(line__14(_arch 3 0 14(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 17(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1754          1730209865840 Driver
(_unit VHDL(test_controller 0 7(driver 0 9))
	(_version vf5)
	(_time 1730209865841 2024.10.29 10:51:05)
	(_source(\../src/Test_Controller.vhd\))
	(_parameters tan)
	(_code 40401642451617574510061a124616461547444742)
	(_ent
		(_time 1730081938933)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int LSB -1 0 11(_ent (_in))))
				(_port(_int Stop -1 0 11(_ent (_in))))
				(_port(_int Init -1 0 12(_ent (_out))))
				(_port(_int Shift -1 0 12(_ent (_out))))
				(_port(_int Add -1 0 12(_ent (_out))))
				(_port(_int Done -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 17(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 14(_arch(_uni))))
		(_sig(_int LSB -1 0 14(_arch(_uni))))
		(_sig(_int Done -1 0 14(_arch(_uni))))
		(_sig(_int Init -1 0 14(_arch(_uni))))
		(_sig(_int Shift -1 0 14(_arch(_uni))))
		(_sig(_int Add -1 0 14(_arch(_uni))))
		(_sig(_int Stop -1 0 14(_arch(_uni))))
		(_sig(_int CLK -1 0 15(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 15(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 21(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 18(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 19(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 20(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000036 55 683 1730209865852 utils
(_unit VHDL(utils 0 1(utils 0 9))
	(_version vf5)
	(_time 1730209865854 2024.10.29 10:51:05)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code 5050075254070d46015f430b045754565956035753)
	(_ent
		(_time 1730209865852)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 10(_ent(_proc)))
			(_int Convert 1 0 18(_ent(_func)))
			(_int Convert 2 0 29(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1061          1730209865883 Driver
(_unit VHDL(test_utils 0 11(driver 0 15))
	(_version vf5)
	(_time 1730209865884 2024.10.29 10:51:05)
	(_source(\../src/Test_Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code 6f6f396f3c3938786a6229343b686b6966693c686c)
	(_ent
		(_time 1730081956185)
	)
	(_object
		(_sig(_int N -1 0 16(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 17(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 17(_arch(_uni))))
		(_sig(_int C -2 0 18(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 22(_procedure_call(_trgt(2)))))
			(line__24(_arch 1 0 24(_prcs(_wait_for)(_trgt(1)))))
			(line__33(_arch 2 0 33(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000051 55 2284          1730209877493 Test_Mult4
(_unit VHDL(test_mult4 0 22(test_mult4 0 23))
	(_version vf5)
	(_time 1730209877494 2024.10.29 10:51:17)
	(_source(\../src/Test_Mult4.vhd\))
	(_parameters tan usedpackagebody)
	(_code c89ec49dc59e9fdfcdc98e92cdcfcdce9bcfcccbcc)
	(_ent
		(_time 1730083784866)
	)
	(_comp
		(Mult4
			(_object
				(_port(_int A 0 0 26(_ent (_in))))
				(_port(_int B 0 0 26(_ent (_in))))
				(_port(_int STB -1 0 26(_ent (_in))))
				(_port(_int CLK -1 0 26(_ent (_in))))
				(_port(_int Result 1 0 27(_ent (_out))))
				(_port(_int Done -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst mult 0 38(_comp Mult4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mult4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 29(_arch(_uni)(_param_out))))
		(_sig(_int Done -1 0 29(_arch(_uni))))
		(_sig(_int STB -1 0 29(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 30(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 30(_arch(_uni))))
		(_sig(_int B 2 0 30(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 31(_arch(_uni))))
		(_type(_int ~BIT_VECTOR~135 0 35(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{3,4}\ 4 0 0(_int gms(_code 5))))
		(_type(_int ~BIT_VECTOR~13 0 36(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{9,4}\ 5 0 0(_int gms(_code 6))))
		(_prcs
			(line__34(_arch 0 0 34(_procedure_call(_trgt(0)))))
			(line__35(_arch 1 0 35(_assignment(_trgt(3)))))
			(line__36(_arch 2 0 36(_assignment(_trgt(4)))))
			(line__37(_arch 3 0 37(_assignment(_trgt(2)))))
			(line__39(_arch 4 0 39(_assertion(_sens(1)(2))(_mon))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(1970104659 1768120684 1713401455 1818324585 1684109929 2109025)
	)
	(_model . Test_Mult4 7 -1)
)
I 000053 55 1432          1730209877511 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1730209877512 2024.10.29 10:51:17)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code d88fd48ad68f8acedddfce828fdedcdedededededc)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1174          1730209877527 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1730209877528 2024.10.29 10:51:17)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code e8bee4bbe5bebfffefebaeb2bdeeeeeeeeefeceeed)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 24(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2518          1730209877542 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730209877543 2024.10.29 10:51:17)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code f7a0aca7f1a1a7e1f5f3efa8aef1a4f1f6f0f3f1f4)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1730209877548 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1730209877549 2024.10.29 10:51:17)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code f7a1fba7f5a1a0e0f1f0b1adf5f1f6f0f3f1f4f1ff)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 20(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 20(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 701           1730209877559 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 0 5))
	(_version vf5)
	(_time 1730209877560 2024.10.29 10:51:17)
	(_source(\../src/Full_adder.vhd\))
	(_parameters tan)
	(_code 07500800055000115409165d520103010200050101)
	(_ent
		(_time 1725922142697)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1559          1730209877573 driver
(_unit VHDL(test_sumador 0 5(driver 0 12))
	(_version vf5)
	(_time 1730209877574 2024.10.29 10:51:17)
	(_source(\../src/TestA_Full_adder.vhd\))
	(_parameters tan)
	(_code 17411a10154140001114514c451012114311161113)
	(_ent
		(_time 1725922142726)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 14(_ent (_in))))
				(_port(_int Y -1 0 14(_ent (_in))))
				(_port(_int Cin -1 0 14(_ent (_in))))
				(_port(_int Cout -1 0 14(_ent (_out))))
				(_port(_int Sum -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst uut 0 18(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 16(_arch(_uni))))
		(_sig(_int Y -1 0 16(_arch(_uni))))
		(_sig(_int Cin -1 0 16(_arch(_uni))))
		(_sig(_int Cout -1 0 16(_arch(_uni))))
		(_sig(_int Sum -1 0 16(_arch(_uni))))
		(_type(_int Entry 0 20(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 24(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 25(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1777          1730209877588 Behave_1
(_unit VHDL(test_16 0 6(behave_1 0 12))
	(_version vf5)
	(_time 1730209877589 2024.10.29 10:51:17)
	(_source(\../src/TestB_Full_adder.vhd\))
	(_parameters tan)
	(_code 26702b222570713120246079762520212220232125)
	(_ent
		(_time 1725922142762)
	)
	(_block Blck_Test_1 0 21
		(_object
			(_sig(_int GUARD -3 0 21(_arch(_uni(_code 8)))))
			(_prcs
				(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__24(_arch 1 0 24(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__25(_arch 2 0 25(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 28
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 29(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 28(_arch(_uni(_code 9)))))
			(_prcs
				(line__28(_arch 3 0 28(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__31(_arch 4 0 31(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__32(_arch 5 0 32(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 13(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 15(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 16(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 17(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 18(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 35(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 42(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1868          1730209877603 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730209877604 2024.10.29 10:51:17)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code 36613e3334616620323924696f3037303230323033)
	(_ent
		(_time 1727362308084)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1382          1730209877617 Driver
(_unit VHDL(test_adder8 0 7(driver 0 9))
	(_version vf5)
	(_time 1730209877618 2024.10.29 10:51:17)
	(_source(\../src/Test_Adder8.vhd\))
	(_parameters tan)
	(_code 45134847451312524011031f154341434143404247)
	(_ent
		(_time 1727362308118)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 11(_ent (_in))))
				(_port(_int B 0 0 11(_ent (_in))))
				(_port(_int Cin -1 0 11(_ent (_in))))
				(_port(_int Cout -1 0 11(_ent (_out))))
				(_port(_int Sum 0 0 11(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 16(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 11(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 13(_arch(_uni))))
		(_sig(_int B 1 0 13(_arch(_uni))))
		(_sig(_int Sum 1 0 13(_arch(_uni))))
		(_sig(_int Cin -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 14(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 18(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 17(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1303          1730209877630 Behavior
(_unit VHDL(shiftn 0 1(behavior 0 10))
	(_version vf5)
	(_time 1730209877631 2024.10.29 10:51:17)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code 55035f56580208435154410f515256535d535c5353)
	(_ent
		(_time 1730083785013)
	)
	(_object
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int CLR -1 0 3(_ent(_in))))
		(_port(_int LD -1 0 4(_ent(_in))))
		(_port(_int SH -1 0 5(_ent(_in))))
		(_port(_int DIR -1 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 7(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 8(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 8(_ent(_out))))
		(_type(_int InBits 0 13(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 14(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 0 15(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 15(_prcs 1)))
		(_prcs
			(line__10(_ent 0 0 10(_assertion(_mon))))
			(Shifter(_arch 1 0 12(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1569          1730209877652 Driver
(_unit VHDL(test_shiftn 0 3(driver 0 5))
	(_version vf5)
	(_time 1730209877653 2024.10.29 10:51:17)
	(_source(\../src/Test_ShiftN.vhd\))
	(_parameters tan)
	(_code 65336865653332726362233e37636d636c63636261)
	(_ent
		(_time 1730083937678)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 7(_ent (_in))))
				(_port(_int CLR -1 0 7(_ent (_in))))
				(_port(_int LD -1 0 7(_ent (_in))))
				(_port(_int SH -1 0 8(_ent (_in))))
				(_port(_int DIR -1 0 8(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 9(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 9(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 15(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 0 11(_arch(_uni))))
		(_sig(_int CLR -1 0 11(_arch(_uni))))
		(_sig(_int LD -1 0 11(_arch(_uni))))
		(_sig(_int SH -1 0 11(_arch(_uni))))
		(_sig(_int DIR -1 0 11(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 12(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 12(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 13(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 13(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 16(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1164          1730209877676 FSM
(_unit VHDL(controller 0 1(fsm 0 6))
	(_version vf5)
	(_time 1730209877677 2024.10.29 10:51:17)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 84d38e8ad6d38593828b96de8382d782d782818386)
	(_ent
		(_time 1730080932643)
	)
	(_object
		(_port(_int STB -1 0 2(_ent(_in))))
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int LSB -1 0 2(_ent(_in))))
		(_port(_int Stop -1 0 2(_ent(_in))))
		(_port(_int Init -1 0 3(_ent(_out))))
		(_port(_int Shift -1 0 3(_ent(_out))))
		(_port(_int Add -1 0 3(_ent(_out))))
		(_port(_int Done -1 0 3(_ent(_out))))
		(_type(_int States 0 7(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 8(_arch(_uni((i 4))))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(4))(_sens(8)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(6))(_sens(8)))))
			(line__13(_arch 2 0 13(_assignment(_trgt(5))(_sens(8)))))
			(line__14(_arch 3 0 14(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 17(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1754          1730209877691 Driver
(_unit VHDL(test_controller 0 7(driver 0 9))
	(_version vf5)
	(_time 1730209877692 2024.10.29 10:51:17)
	(_source(\../src/Test_Controller.vhd\))
	(_parameters tan)
	(_code 94c2999b95c2c38391c4d2cec692c292c193909396)
	(_ent
		(_time 1730081938933)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int LSB -1 0 11(_ent (_in))))
				(_port(_int Stop -1 0 11(_ent (_in))))
				(_port(_int Init -1 0 12(_ent (_out))))
				(_port(_int Shift -1 0 12(_ent (_out))))
				(_port(_int Add -1 0 12(_ent (_out))))
				(_port(_int Done -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 17(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 14(_arch(_uni))))
		(_sig(_int LSB -1 0 14(_arch(_uni))))
		(_sig(_int Done -1 0 14(_arch(_uni))))
		(_sig(_int Init -1 0 14(_arch(_uni))))
		(_sig(_int Shift -1 0 14(_arch(_uni))))
		(_sig(_int Add -1 0 14(_arch(_uni))))
		(_sig(_int Stop -1 0 14(_arch(_uni))))
		(_sig(_int CLK -1 0 15(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 15(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 21(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 18(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 19(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 20(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000036 55 683 1730209877704 utils
(_unit VHDL(utils 0 1(utils 0 9))
	(_version vf5)
	(_time 1730209877706 2024.10.29 10:51:17)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code a3f5aff5a4f4feb5f2acb0f8f7a4a7a5aaa5f0a4a0)
	(_ent
		(_time 1730209877704)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 10(_ent(_proc)))
			(_int Convert 1 0 18(_ent(_func)))
			(_int Convert 2 0 29(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1061          1730209877727 Driver
(_unit VHDL(test_utils 0 11(driver 0 15))
	(_version vf5)
	(_time 1730209877728 2024.10.29 10:51:17)
	(_source(\../src/Test_Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code b3e5bee7b5e5e4a4b6bef5e8e7b4b7b5bab5e0b4b0)
	(_ent
		(_time 1730081956185)
	)
	(_object
		(_sig(_int N -1 0 16(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 17(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 17(_arch(_uni))))
		(_sig(_int C -2 0 18(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 22(_procedure_call(_trgt(2)))))
			(line__24(_arch 1 0 24(_prcs(_wait_for)(_trgt(1)))))
			(line__33(_arch 2 0 33(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000044 55 751           1730209877743 acc
(_unit VHDL(accumulator 0 1(acc 0 5))
	(_version vf5)
	(_time 1730209877744 2024.10.29 10:51:17)
	(_source(\../src/Accumulator.vhd\))
	(_parameters tan)
	(_code c295ca97c39595d5c6c4869996c491c4c3c5c6c494)
	(_ent
		(_time 1730209865909)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in)(_event))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int LD -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_prcs
			(acc(_arch 0 0 7(_prcs(_trgt(4))(_sens(1)(0)(2))(_dssslsensitivity 1)(_read(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
	)
	(_model . acc 1 -1)
)
I 000051 55 2284          1730209934013 Test_Mult4
(_unit VHDL(test_mult4 0 22(test_mult4 0 23))
	(_version vf5)
	(_time 1730209934014 2024.10.29 10:52:14)
	(_source(\../src/Test_Mult4.vhd\))
	(_parameters tan usedpackagebody)
	(_code 9c939d93cacacb8b999ddac6999b999acf9b989f98)
	(_ent
		(_time 1730083784866)
	)
	(_comp
		(Mult4
			(_object
				(_port(_int A 0 0 26(_ent (_in))))
				(_port(_int B 0 0 26(_ent (_in))))
				(_port(_int STB -1 0 26(_ent (_in))))
				(_port(_int CLK -1 0 26(_ent (_in))))
				(_port(_int Result 1 0 27(_ent (_out))))
				(_port(_int Done -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst mult 0 38(_comp Mult4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mult4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 29(_arch(_uni)(_param_out))))
		(_sig(_int Done -1 0 29(_arch(_uni))))
		(_sig(_int STB -1 0 29(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 30(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 30(_arch(_uni))))
		(_sig(_int B 2 0 30(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 31(_arch(_uni))))
		(_type(_int ~BIT_VECTOR~135 0 35(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{3,4}\ 4 0 0(_int gms(_code 5))))
		(_type(_int ~BIT_VECTOR~13 0 36(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{9,4}\ 5 0 0(_int gms(_code 6))))
		(_prcs
			(line__34(_arch 0 0 34(_procedure_call(_trgt(0)))))
			(line__35(_arch 1 0 35(_assignment(_trgt(3)))))
			(line__36(_arch 2 0 36(_assignment(_trgt(4)))))
			(line__37(_arch 3 0 37(_assignment(_trgt(2)))))
			(line__39(_arch 4 0 39(_assertion(_sens(1)(2))(_mon))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(1970104659 1768120684 1713401455 1818324585 1684109929 2109025)
	)
	(_model . Test_Mult4 7 -1)
)
I 000053 55 1432          1730209934042 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1730209934043 2024.10.29 10:52:14)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code aba5aafcfffcf9bdaeacbdf1fcadafadadadadadaf)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1174          1730209934058 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1730209934059 2024.10.29 10:52:14)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code bbb4baefecedecacbcb8fde1eebdbdbdbdbcbfbdbe)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 24(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2518          1730209934072 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730209934073 2024.10.29 10:52:14)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code cbc59d9e989d9bddc9cfd39492cd98cdcacccfcdc8)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1730209934078 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1730209934079 2024.10.29 10:52:14)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code cbc4ca9e9c9d9cdccdcc8d91c9cdcacccfcdc8cdc3)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 20(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 20(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 701           1730209934088 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 0 5))
	(_version vf5)
	(_time 1730209934089 2024.10.29 10:52:14)
	(_source(\../src/Full_adder.vhd\))
	(_parameters tan)
	(_code dad4d9898e8dddcc89d4cb808fdcdedcdfddd8dcdc)
	(_ent
		(_time 1725922142697)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1559          1730209934103 driver
(_unit VHDL(test_sumador 0 5(driver 0 12))
	(_version vf5)
	(_time 1730209934104 2024.10.29 10:52:14)
	(_source(\../src/TestA_Full_adder.vhd\))
	(_parameters tan)
	(_code eae5ebb9bebcbdfdece9acb1b8edefecbeecebecee)
	(_ent
		(_time 1725922142726)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 14(_ent (_in))))
				(_port(_int Y -1 0 14(_ent (_in))))
				(_port(_int Cin -1 0 14(_ent (_in))))
				(_port(_int Cout -1 0 14(_ent (_out))))
				(_port(_int Sum -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst uut 0 18(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 16(_arch(_uni))))
		(_sig(_int Y -1 0 16(_arch(_uni))))
		(_sig(_int Cin -1 0 16(_arch(_uni))))
		(_sig(_int Cout -1 0 16(_arch(_uni))))
		(_sig(_int Sum -1 0 16(_arch(_uni))))
		(_type(_int Entry 0 20(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 24(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 25(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1777          1730209934117 Behave_1
(_unit VHDL(test_16 0 6(behave_1 0 12))
	(_version vf5)
	(_time 1730209934118 2024.10.29 10:52:14)
	(_source(\../src/TestB_Full_adder.vhd\))
	(_parameters tan)
	(_code f9f6f8a9f5afaeeefffbbfa6a9fafffefdfffcfefa)
	(_ent
		(_time 1725922142762)
	)
	(_block Blck_Test_1 0 21
		(_object
			(_sig(_int GUARD -3 0 21(_arch(_uni(_code 8)))))
			(_prcs
				(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__24(_arch 1 0 24(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__25(_arch 2 0 25(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 28
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 29(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 28(_arch(_uni(_code 9)))))
			(_prcs
				(line__28(_arch 3 0 28(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__31(_arch 4 0 31(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__32(_arch 5 0 32(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 13(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 15(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 16(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 17(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 18(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 35(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 42(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1868          1730209934131 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730209934132 2024.10.29 10:52:14)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code 09070e0f045e591f0d061b56500f080f0d0f0d0f0c)
	(_ent
		(_time 1727362308084)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1382          1730209934144 Driver
(_unit VHDL(test_adder8 0 7(driver 0 9))
	(_version vf5)
	(_time 1730209934145 2024.10.29 10:52:14)
	(_source(\../src/Test_Adder8.vhd\))
	(_parameters tan)
	(_code 19161b1e154f4e0e1c4d5f43491f1d1f1d1f1c1e1b)
	(_ent
		(_time 1727362308118)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 11(_ent (_in))))
				(_port(_int B 0 0 11(_ent (_in))))
				(_port(_int Cin -1 0 11(_ent (_in))))
				(_port(_int Cout -1 0 11(_ent (_out))))
				(_port(_int Sum 0 0 11(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 16(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 11(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 13(_arch(_uni))))
		(_sig(_int B 1 0 13(_arch(_uni))))
		(_sig(_int Sum 1 0 13(_arch(_uni))))
		(_sig(_int Cin -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 14(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 18(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 17(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1303          1730209934158 Behavior
(_unit VHDL(shiftn 0 1(behavior 0 10))
	(_version vf5)
	(_time 1730209934159 2024.10.29 10:52:14)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code 28272d2c287f753e2c293c722c2f2b2e202e212e2e)
	(_ent
		(_time 1730083785013)
	)
	(_object
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int CLR -1 0 3(_ent(_in))))
		(_port(_int LD -1 0 4(_ent(_in))))
		(_port(_int SH -1 0 5(_ent(_in))))
		(_port(_int DIR -1 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 7(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 8(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 8(_ent(_out))))
		(_type(_int InBits 0 13(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 14(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 0 15(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 15(_prcs 1)))
		(_prcs
			(line__10(_ent 0 0 10(_assertion(_mon))))
			(Shifter(_arch 1 0 12(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1569          1730209934181 Driver
(_unit VHDL(test_shiftn 0 3(driver 0 5))
	(_version vf5)
	(_time 1730209934182 2024.10.29 10:52:14)
	(_source(\../src/Test_ShiftN.vhd\))
	(_parameters tan)
	(_code 38373a3d356e6f2f3e3f7e636a3e303e313e3e3f3c)
	(_ent
		(_time 1730083937678)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 7(_ent (_in))))
				(_port(_int CLR -1 0 7(_ent (_in))))
				(_port(_int LD -1 0 7(_ent (_in))))
				(_port(_int SH -1 0 8(_ent (_in))))
				(_port(_int DIR -1 0 8(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 9(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 9(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 15(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 0 11(_arch(_uni))))
		(_sig(_int CLR -1 0 11(_arch(_uni))))
		(_sig(_int LD -1 0 11(_arch(_uni))))
		(_sig(_int SH -1 0 11(_arch(_uni))))
		(_sig(_int DIR -1 0 11(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 12(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 12(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 13(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 13(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 16(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1164          1730209934195 FSM
(_unit VHDL(controller 0 1(fsm 0 6))
	(_version vf5)
	(_time 1730209934196 2024.10.29 10:52:14)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 48464d4a161f495f4e475a124f4e1b4e1b4e4d4f4a)
	(_ent
		(_time 1730080932643)
	)
	(_object
		(_port(_int STB -1 0 2(_ent(_in))))
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int LSB -1 0 2(_ent(_in))))
		(_port(_int Stop -1 0 2(_ent(_in))))
		(_port(_int Init -1 0 3(_ent(_out))))
		(_port(_int Shift -1 0 3(_ent(_out))))
		(_port(_int Add -1 0 3(_ent(_out))))
		(_port(_int Done -1 0 3(_ent(_out))))
		(_type(_int States 0 7(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 8(_arch(_uni((i 4))))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(4))(_sens(8)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(6))(_sens(8)))))
			(line__13(_arch 2 0 13(_assignment(_trgt(5))(_sens(8)))))
			(line__14(_arch 3 0 14(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 17(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1754          1730209934211 Driver
(_unit VHDL(test_controller 0 7(driver 0 9))
	(_version vf5)
	(_time 1730209934212 2024.10.29 10:52:14)
	(_source(\../src/Test_Controller.vhd\))
	(_parameters tan)
	(_code 57585554550100405207110d055101510250535055)
	(_ent
		(_time 1730081938933)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int LSB -1 0 11(_ent (_in))))
				(_port(_int Stop -1 0 11(_ent (_in))))
				(_port(_int Init -1 0 12(_ent (_out))))
				(_port(_int Shift -1 0 12(_ent (_out))))
				(_port(_int Add -1 0 12(_ent (_out))))
				(_port(_int Done -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 17(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 14(_arch(_uni))))
		(_sig(_int LSB -1 0 14(_arch(_uni))))
		(_sig(_int Done -1 0 14(_arch(_uni))))
		(_sig(_int Init -1 0 14(_arch(_uni))))
		(_sig(_int Shift -1 0 14(_arch(_uni))))
		(_sig(_int Add -1 0 14(_arch(_uni))))
		(_sig(_int Stop -1 0 14(_arch(_uni))))
		(_sig(_int CLK -1 0 15(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 15(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 21(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 18(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 19(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 20(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000036 55 683 1730209934225 utils
(_unit VHDL(utils 0 1(utils 0 9))
	(_version vf5)
	(_time 1730209934227 2024.10.29 10:52:14)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code 6768646664303a713668743c336063616e61346064)
	(_ent
		(_time 1730209934225)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 10(_ent(_proc)))
			(_int Convert 1 0 18(_ent(_func)))
			(_int Convert 2 0 29(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1061          1730209934251 Driver
(_unit VHDL(test_utils 0 11(driver 0 15))
	(_version vf5)
	(_time 1730209934252 2024.10.29 10:52:14)
	(_source(\../src/Test_Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code 8689848885d0d191838bc0ddd28182808f80d58185)
	(_ent
		(_time 1730081956185)
	)
	(_object
		(_sig(_int N -1 0 16(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 17(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 17(_arch(_uni))))
		(_sig(_int C -2 0 18(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 22(_procedure_call(_trgt(2)))))
			(line__24(_arch 1 0 24(_prcs(_wait_for)(_trgt(1)))))
			(line__33(_arch 2 0 33(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000046 55 4563          1730209934265 Mult4
(_unit VHDL(mult4 0 23(mult4 0 28))
	(_version vf5)
	(_time 1730209934266 2024.10.29 10:52:14)
	(_source(\../src/Mult4.vhd\))
	(_parameters tan)
	(_code 9698c49895c1918190c182cc93919390c591929592)
	(_ent
		(_time 1730165160192)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 31(_ent (_in))))
				(_port(_int CLR -1 0 31(_ent (_in))))
				(_port(_int LD -1 0 31(_ent (_in))))
				(_port(_int SH -1 0 31(_ent (_in))))
				(_port(_int DIR -1 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 31(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 35(_ent (_in))))
				(_port(_int B 2 0 35(_ent (_in))))
				(_port(_int Cin -1 0 35(_ent (_in))))
				(_port(_int Cout -1 0 35(_ent (_out))))
				(_port(_int Sum 2 0 35(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_port(_int D 3 0 43(_ent (_in))))
				(_port(_int Clk -1 0 43(_ent (_in))))
				(_port(_int Clr -1 0 43(_ent (_in))))
				(_port(_int LD -1 0 43(_ent (_in))))
				(_port(_int Q 3 0 43(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 39(_ent (_in))))
				(_port(_int CLK -1 0 39(_ent (_in))))
				(_port(_int LSB -1 0 39(_ent (_in))))
				(_port(_int Stop -1 0 39(_ent (_in))))
				(_port(_int Init -1 0 39(_ent (_out))))
				(_port(_int Shift -1 0 39(_ent (_out))))
				(_port(_int Add -1 0 39(_ent (_out))))
				(_port(_int Done -1 0 39(_ent (_out))))
			)
		)
	)
	(_inst SR1 0 61(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(A8))
			((Q)(QA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR2 0 62(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(B8))
			((Q)(QB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 64(_comp Adder8)
		(_port
			((A)(Res))
			((B)(QB))
			((Cin)((i 0)))
			((Cout)(Trash))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst ACC 0 65(_comp Accumulator)
		(_port
			((D)(Sum))
			((Clk)(CLK))
			((Clr)(Init))
			((LD)(Add))
			((Q)(Res))
		)
		(_use(_ent . Accumulator)
		)
	)
	(_inst FSM_Controller 0 66(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(A(0)))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 24(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 24(_ent(_in))))
		(_port(_int B 0 0 24(_ent(_in))))
		(_port(_int STB -1 0 24(_ent(_in))))
		(_port(_int CLK -1 0 24(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 25(_ent(_out))))
		(_port(_int Done -1 0 25(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 43(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int QA 4 0 46(_arch(_uni))))
		(_sig(_int QB 4 0 46(_arch(_uni))))
		(_sig(_int Sum 4 0 46(_arch(_uni))))
		(_sig(_int Res 4 0 46(_arch(_uni))))
		(_sig(_int A8 4 0 46(_arch(_uni))))
		(_sig(_int B8 4 0 46(_arch(_uni))))
		(_sig(_int Init -1 0 47(_arch(_uni))))
		(_sig(_int Shift -1 0 47(_arch(_uni))))
		(_sig(_int Add -1 0 47(_arch(_uni))))
		(_sig(_int Stop -1 0 47(_arch(_uni))))
		(_sig(_int Trash -1 0 47(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(10))(_sens(0(d_3_0))))))
			(line__60(_arch 1 0 60(_assignment(_trgt(11))(_sens(1(d_3_0))))))
			(line__63(_arch 2 0 63(_assignment(_trgt(15))(_sens(6)))))
			(line__67(_arch 3 0 67(_assignment(_alias((Result)(Res)))(_trgt(4))(_sens(9)))))
		)
		(_subprogram
			(_int vec_NOR 4 0 49(_arch(_func -1 -2)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard)))
	(_model . Mult4 5 -1)
)
I 000044 55 751           1730209934279 acc
(_unit VHDL(accumulator 0 1(acc 0 5))
	(_version vf5)
	(_time 1730209934280 2024.10.29 10:52:14)
	(_source(\../src/Accumulator.vhd\))
	(_parameters tan)
	(_code a5aba2f2a3f2f2b2a1a3e1fef1a3f6a3a4a2a1a3f3)
	(_ent
		(_time 1730209865909)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in)(_event))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int LD -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_prcs
			(acc(_arch 0 0 7(_prcs(_trgt(4))(_sens(1)(0)(2))(_dssslsensitivity 1)(_read(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
	)
	(_model . acc 1 -1)
)
I 000051 55 2284          1730209982205 Test_Mult4
(_unit VHDL(test_mult4 0 22(test_mult4 0 23))
	(_version vf5)
	(_time 1730209982206 2024.10.29 10:53:02)
	(_source(\../src/Test_Mult4.vhd\))
	(_parameters tan usedpackagebody)
	(_code d7d4d285d58180c0d2d6918dd2d0d2d184d0d3d4d3)
	(_ent
		(_time 1730083784866)
	)
	(_comp
		(Mult4
			(_object
				(_port(_int A 0 0 26(_ent (_in))))
				(_port(_int B 0 0 26(_ent (_in))))
				(_port(_int STB -1 0 26(_ent (_in))))
				(_port(_int CLK -1 0 26(_ent (_in))))
				(_port(_int Result 1 0 27(_ent (_out))))
				(_port(_int Done -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst mult 0 38(_comp Mult4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mult4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 29(_arch(_uni)(_param_out))))
		(_sig(_int Done -1 0 29(_arch(_uni))))
		(_sig(_int STB -1 0 29(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 30(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 30(_arch(_uni))))
		(_sig(_int B 2 0 30(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 31(_arch(_uni))))
		(_type(_int ~BIT_VECTOR~135 0 35(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{3,4}\ 4 0 0(_int gms(_code 5))))
		(_type(_int ~BIT_VECTOR~13 0 36(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{9,4}\ 5 0 0(_int gms(_code 6))))
		(_prcs
			(line__34(_arch 0 0 34(_procedure_call(_trgt(0)))))
			(line__35(_arch 1 0 35(_assignment(_trgt(3)))))
			(line__36(_arch 2 0 36(_assignment(_trgt(4)))))
			(line__37(_arch 3 0 37(_assignment(_trgt(2)))))
			(line__39(_arch 4 0 39(_assertion(_sens(1)(2))(_mon))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(1970104659 1768120684 1713401455 1818324585 1684109929 2109025)
	)
	(_model . Test_Mult4 7 -1)
)
I 000053 55 1432          1730209982234 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1730209982235 2024.10.29 10:53:02)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code f6f4f3a6f6a1a4e0f3f1e0aca1f0f2f0f0f0f0f0f2)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1174          1730209982253 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1730209982254 2024.10.29 10:53:02)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 06050000055051110105405c530000000001020003)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 24(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2518          1730209982269 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730209982270 2024.10.29 10:53:02)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 161447111140460014120e494f1045101711121015)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1730209982275 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1730209982276 2024.10.29 10:53:02)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code 16151011154041011011504c14101711121015101e)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 20(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 20(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 701           1730209982286 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 0 5))
	(_version vf5)
	(_time 1730209982287 2024.10.29 10:53:02)
	(_source(\../src/Full_adder.vhd\))
	(_parameters tan)
	(_code 2527212025722233762b347f702321232022272323)
	(_ent
		(_time 1725922142697)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1559          1730209982301 driver
(_unit VHDL(test_sumador 0 5(driver 0 12))
	(_version vf5)
	(_time 1730209982302 2024.10.29 10:53:02)
	(_source(\../src/TestA_Full_adder.vhd\))
	(_parameters tan)
	(_code 35363330356362223336736e673230336133343331)
	(_ent
		(_time 1725922142726)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 14(_ent (_in))))
				(_port(_int Y -1 0 14(_ent (_in))))
				(_port(_int Cin -1 0 14(_ent (_in))))
				(_port(_int Cout -1 0 14(_ent (_out))))
				(_port(_int Sum -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst uut 0 18(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 16(_arch(_uni))))
		(_sig(_int Y -1 0 16(_arch(_uni))))
		(_sig(_int Cin -1 0 16(_arch(_uni))))
		(_sig(_int Cout -1 0 16(_arch(_uni))))
		(_sig(_int Sum -1 0 16(_arch(_uni))))
		(_type(_int Entry 0 20(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 24(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 25(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1777          1730209982318 Behave_1
(_unit VHDL(test_16 0 6(behave_1 0 12))
	(_version vf5)
	(_time 1730209982319 2024.10.29 10:53:02)
	(_source(\../src/TestB_Full_adder.vhd\))
	(_parameters tan)
	(_code 45464347451312524347031a154643424143404246)
	(_ent
		(_time 1725922142762)
	)
	(_block Blck_Test_1 0 21
		(_object
			(_sig(_int GUARD -3 0 21(_arch(_uni(_code 8)))))
			(_prcs
				(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__24(_arch 1 0 24(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__25(_arch 2 0 25(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 28
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 29(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 28(_arch(_uni(_code 9)))))
			(_prcs
				(line__28(_arch 3 0 28(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__31(_arch 4 0 31(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__32(_arch 5 0 32(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 13(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 15(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 16(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 17(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 18(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 35(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 42(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1868          1730209982334 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730209982335 2024.10.29 10:53:02)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code 5456575754030442505b460b0d5255525052505251)
	(_ent
		(_time 1727362308084)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1382          1730209982350 Driver
(_unit VHDL(test_adder8 0 7(driver 0 9))
	(_version vf5)
	(_time 1730209982351 2024.10.29 10:53:02)
	(_source(\../src/Test_Adder8.vhd\))
	(_parameters tan)
	(_code 64676264653233736130223e346260626062616366)
	(_ent
		(_time 1727362308118)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 11(_ent (_in))))
				(_port(_int B 0 0 11(_ent (_in))))
				(_port(_int Cin -1 0 11(_ent (_in))))
				(_port(_int Cout -1 0 11(_ent (_out))))
				(_port(_int Sum 0 0 11(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 16(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 11(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 13(_arch(_uni))))
		(_sig(_int B 1 0 13(_arch(_uni))))
		(_sig(_int Sum 1 0 13(_arch(_uni))))
		(_sig(_int Cin -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 14(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 18(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 17(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1303          1730209982367 Behavior
(_unit VHDL(shiftn 0 1(behavior 0 10))
	(_version vf5)
	(_time 1730209982368 2024.10.29 10:53:02)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code 7370727278242e6577726729777470757b757a7575)
	(_ent
		(_time 1730083785013)
	)
	(_object
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int CLR -1 0 3(_ent(_in))))
		(_port(_int LD -1 0 4(_ent(_in))))
		(_port(_int SH -1 0 5(_ent(_in))))
		(_port(_int DIR -1 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 7(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 8(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 8(_ent(_out))))
		(_type(_int InBits 0 13(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 14(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 0 15(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 15(_prcs 1)))
		(_prcs
			(line__10(_ent 0 0 10(_assertion(_mon))))
			(Shifter(_arch 1 0 12(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1569          1730209982393 Driver
(_unit VHDL(test_shiftn 0 3(driver 0 5))
	(_version vf5)
	(_time 1730209982394 2024.10.29 10:53:02)
	(_source(\../src/Test_ShiftN.vhd\))
	(_parameters tan)
	(_code 9390959c95c5c4849594d5c8c1959b959a95959497)
	(_ent
		(_time 1730083937678)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 7(_ent (_in))))
				(_port(_int CLR -1 0 7(_ent (_in))))
				(_port(_int LD -1 0 7(_ent (_in))))
				(_port(_int SH -1 0 8(_ent (_in))))
				(_port(_int DIR -1 0 8(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 9(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 9(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 15(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 0 11(_arch(_uni))))
		(_sig(_int CLR -1 0 11(_arch(_uni))))
		(_sig(_int LD -1 0 11(_arch(_uni))))
		(_sig(_int SH -1 0 11(_arch(_uni))))
		(_sig(_int DIR -1 0 11(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 12(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 12(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 13(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 13(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 16(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1164          1730209982411 FSM
(_unit VHDL(controller 0 1(fsm 0 6))
	(_version vf5)
	(_time 1730209982412 2024.10.29 10:53:02)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code a2a0a3f5f6f5a3b5a4adb0f8a5a4f1a4f1a4a7a5a0)
	(_ent
		(_time 1730080932643)
	)
	(_object
		(_port(_int STB -1 0 2(_ent(_in))))
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int LSB -1 0 2(_ent(_in))))
		(_port(_int Stop -1 0 2(_ent(_in))))
		(_port(_int Init -1 0 3(_ent(_out))))
		(_port(_int Shift -1 0 3(_ent(_out))))
		(_port(_int Add -1 0 3(_ent(_out))))
		(_port(_int Done -1 0 3(_ent(_out))))
		(_type(_int States 0 7(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 8(_arch(_uni((i 4))))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(4))(_sens(8)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(6))(_sens(8)))))
			(line__13(_arch 2 0 13(_assignment(_trgt(5))(_sens(8)))))
			(line__14(_arch 3 0 14(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 17(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1754          1730209982428 Driver
(_unit VHDL(test_controller 0 7(driver 0 9))
	(_version vf5)
	(_time 1730209982429 2024.10.29 10:53:02)
	(_source(\../src/Test_Controller.vhd\))
	(_parameters tan)
	(_code b2b1b4e6b5e4e5a5b7e2f4e8e0b4e4b4e7b5b6b5b0)
	(_ent
		(_time 1730081938933)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int LSB -1 0 11(_ent (_in))))
				(_port(_int Stop -1 0 11(_ent (_in))))
				(_port(_int Init -1 0 12(_ent (_out))))
				(_port(_int Shift -1 0 12(_ent (_out))))
				(_port(_int Add -1 0 12(_ent (_out))))
				(_port(_int Done -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 17(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 14(_arch(_uni))))
		(_sig(_int LSB -1 0 14(_arch(_uni))))
		(_sig(_int Done -1 0 14(_arch(_uni))))
		(_sig(_int Init -1 0 14(_arch(_uni))))
		(_sig(_int Shift -1 0 14(_arch(_uni))))
		(_sig(_int Add -1 0 14(_arch(_uni))))
		(_sig(_int Stop -1 0 14(_arch(_uni))))
		(_sig(_int CLK -1 0 15(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 15(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 21(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 18(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 19(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 20(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000036 55 683 1730209982443 utils
(_unit VHDL(utils 0 1(utils 0 9))
	(_version vf5)
	(_time 1730209982445 2024.10.29 10:53:02)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code c2c1c596c4959fd493cdd19996c5c6c4cbc491c5c1)
	(_ent
		(_time 1730209982443)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 10(_ent(_proc)))
			(_int Convert 1 0 18(_ent(_func)))
			(_int Convert 2 0 29(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1061          1730209982469 Driver
(_unit VHDL(test_utils 0 11(driver 0 15))
	(_version vf5)
	(_time 1730209982470 2024.10.29 10:53:02)
	(_source(\../src/Test_Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code e1e2e7b2e5b7b6f6e4eca7bab5e6e5e7e8e7b2e6e2)
	(_ent
		(_time 1730081956185)
	)
	(_object
		(_sig(_int N -1 0 16(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 17(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 17(_arch(_uni))))
		(_sig(_int C -2 0 18(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 22(_procedure_call(_trgt(2)))))
			(line__24(_arch 1 0 24(_prcs(_wait_for)(_trgt(1)))))
			(line__33(_arch 2 0 33(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000046 55 4563          1730209982484 Mult4
(_unit VHDL(mult4 0 23(mult4 0 28))
	(_version vf5)
	(_time 1730209982485 2024.10.29 10:53:02)
	(_source(\../src/Mult4.vhd\))
	(_parameters tan)
	(_code f0f2a6a1f5a7f7e7f6a7e4aaf5f7f5f6a3f7f4f3f4)
	(_ent
		(_time 1730165160192)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 31(_ent (_in))))
				(_port(_int CLR -1 0 31(_ent (_in))))
				(_port(_int LD -1 0 31(_ent (_in))))
				(_port(_int SH -1 0 31(_ent (_in))))
				(_port(_int DIR -1 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 31(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 35(_ent (_in))))
				(_port(_int B 2 0 35(_ent (_in))))
				(_port(_int Cin -1 0 35(_ent (_in))))
				(_port(_int Cout -1 0 35(_ent (_out))))
				(_port(_int Sum 2 0 35(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_port(_int D 3 0 43(_ent (_in))))
				(_port(_int Clk -1 0 43(_ent (_in))))
				(_port(_int Clr -1 0 43(_ent (_in))))
				(_port(_int LD -1 0 43(_ent (_in))))
				(_port(_int Q 3 0 43(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 39(_ent (_in))))
				(_port(_int CLK -1 0 39(_ent (_in))))
				(_port(_int LSB -1 0 39(_ent (_in))))
				(_port(_int Stop -1 0 39(_ent (_in))))
				(_port(_int Init -1 0 39(_ent (_out))))
				(_port(_int Shift -1 0 39(_ent (_out))))
				(_port(_int Add -1 0 39(_ent (_out))))
				(_port(_int Done -1 0 39(_ent (_out))))
			)
		)
	)
	(_inst SR1 0 61(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(A8))
			((Q)(QA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR2 0 62(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(B8))
			((Q)(QB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 64(_comp Adder8)
		(_port
			((A)(Res))
			((B)(QB))
			((Cin)((i 0)))
			((Cout)(Trash))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst ACC 0 65(_comp Accumulator)
		(_port
			((D)(Sum))
			((Clk)(CLK))
			((Clr)(Init))
			((LD)(Add))
			((Q)(Res))
		)
		(_use(_ent . Accumulator)
		)
	)
	(_inst FSM_Controller 0 66(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(A(0)))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 24(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 24(_ent(_in))))
		(_port(_int B 0 0 24(_ent(_in))))
		(_port(_int STB -1 0 24(_ent(_in))))
		(_port(_int CLK -1 0 24(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 25(_ent(_out))))
		(_port(_int Done -1 0 25(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 43(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int QA 4 0 46(_arch(_uni))))
		(_sig(_int QB 4 0 46(_arch(_uni))))
		(_sig(_int Sum 4 0 46(_arch(_uni))))
		(_sig(_int Res 4 0 46(_arch(_uni))))
		(_sig(_int A8 4 0 46(_arch(_uni))))
		(_sig(_int B8 4 0 46(_arch(_uni))))
		(_sig(_int Init -1 0 47(_arch(_uni))))
		(_sig(_int Shift -1 0 47(_arch(_uni))))
		(_sig(_int Add -1 0 47(_arch(_uni))))
		(_sig(_int Stop -1 0 47(_arch(_uni))))
		(_sig(_int Trash -1 0 47(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(10))(_sens(0(d_3_0))))))
			(line__60(_arch 1 0 60(_assignment(_trgt(11))(_sens(1(d_3_0))))))
			(line__63(_arch 2 0 63(_assignment(_trgt(15))(_sens(6)))))
			(line__67(_arch 3 0 67(_assignment(_alias((Result)(Res)))(_trgt(4))(_sens(9)))))
		)
		(_subprogram
			(_int vec_NOR 4 0 49(_arch(_func -1 -2)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard)))
	(_model . Mult4 5 -1)
)
I 000044 55 751           1730209982499 acc
(_unit VHDL(accumulator 0 1(acc 0 5))
	(_version vf5)
	(_time 1730209982500 2024.10.29 10:53:02)
	(_source(\../src/Accumulator.vhd\))
	(_parameters tan)
	(_code 00020206035757170406445b540653060107040656)
	(_ent
		(_time 1730209865909)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in)(_event))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int LD -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_prcs
			(acc(_arch 0 0 7(_prcs(_trgt(4))(_sens(1)(0)(2))(_dssslsensitivity 1)(_read(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
	)
	(_model . acc 1 -1)
)
I 000051 55 2284          1730210056052 Test_Mult4
(_unit VHDL(test_mult4 0 22(test_mult4 0 23))
	(_version vf5)
	(_time 1730210056053 2024.10.29 10:54:16)
	(_source(\../src/Test_Mult4.vhd\))
	(_parameters tan usedpackagebody)
	(_code 4b4a4d491c1d1c5c4e4a0d114e4c4e4d184c4f484f)
	(_ent
		(_time 1730083784866)
	)
	(_comp
		(Mult4
			(_object
				(_port(_int A 0 0 26(_ent (_in))))
				(_port(_int B 0 0 26(_ent (_in))))
				(_port(_int STB -1 0 26(_ent (_in))))
				(_port(_int CLK -1 0 26(_ent (_in))))
				(_port(_int Result 1 0 27(_ent (_out))))
				(_port(_int Done -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst mult 0 38(_comp Mult4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mult4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 29(_arch(_uni)(_param_out))))
		(_sig(_int Done -1 0 29(_arch(_uni))))
		(_sig(_int STB -1 0 29(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 30(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 30(_arch(_uni))))
		(_sig(_int B 2 0 30(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 31(_arch(_uni))))
		(_type(_int ~BIT_VECTOR~135 0 35(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{3,4}\ 4 0 0(_int gms(_code 5))))
		(_type(_int ~BIT_VECTOR~13 0 36(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{9,4}\ 5 0 0(_int gms(_code 6))))
		(_prcs
			(line__34(_arch 0 0 34(_procedure_call(_trgt(0)))))
			(line__35(_arch 1 0 35(_assignment(_trgt(3)))))
			(line__36(_arch 2 0 36(_assignment(_trgt(4)))))
			(line__37(_arch 3 0 37(_assignment(_trgt(2)))))
			(line__39(_arch 4 0 39(_assertion(_sens(1)(2))(_mon))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(1970104659 1768120684 1713401455 1818324585 1684109929 2109025)
	)
	(_model . Test_Mult4 7 -1)
)
I 000053 55 1432          1730210056070 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1730210056071 2024.10.29 10:54:16)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code 5b5b5d580f0c094d5e5c4d010c5d5f5d5d5d5d5d5f)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1174          1730210056086 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1730210056087 2024.10.29 10:54:16)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 6a6b6c6a3e3c3d7d6d692c303f6c6c6c6c6d6e6c6f)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 24(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2518          1730210056101 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730210056102 2024.10.29 10:54:16)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 7a7a2b7b2a2c2a6c787e6225237c297c7b7d7e7c79)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1730210056107 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1730210056108 2024.10.29 10:54:16)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code 7a7b7c7b2e2c2d6d7c7d3c20787c7b7d7e7c797c72)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 20(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 20(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 701           1730210056116 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 0 5))
	(_version vf5)
	(_time 1730210056117 2024.10.29 10:54:16)
	(_source(\../src/Full_adder.vhd\))
	(_parameters tan)
	(_code 89898d8685de8e9fda8798d3dc8f8d8f8c8e8b8f8f)
	(_ent
		(_time 1725922142697)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1559          1730210056130 driver
(_unit VHDL(test_sumador 0 5(driver 0 12))
	(_version vf5)
	(_time 1730210056131 2024.10.29 10:54:16)
	(_source(\../src/TestA_Full_adder.vhd\))
	(_parameters tan)
	(_code 99989f9695cfce8e9f9adfc2cb9e9c9fcd9f989f9d)
	(_ent
		(_time 1725922142726)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 14(_ent (_in))))
				(_port(_int Y -1 0 14(_ent (_in))))
				(_port(_int Cin -1 0 14(_ent (_in))))
				(_port(_int Cout -1 0 14(_ent (_out))))
				(_port(_int Sum -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst uut 0 18(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 16(_arch(_uni))))
		(_sig(_int Y -1 0 16(_arch(_uni))))
		(_sig(_int Cin -1 0 16(_arch(_uni))))
		(_sig(_int Cout -1 0 16(_arch(_uni))))
		(_sig(_int Sum -1 0 16(_arch(_uni))))
		(_type(_int Entry 0 20(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 24(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 25(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1777          1730210056144 Behave_1
(_unit VHDL(test_16 0 6(behave_1 0 12))
	(_version vf5)
	(_time 1730210056145 2024.10.29 10:54:16)
	(_source(\../src/TestB_Full_adder.vhd\))
	(_parameters tan)
	(_code a9a8affea5fffebeafabeff6f9aaafaeadafacaeaa)
	(_ent
		(_time 1725922142762)
	)
	(_block Blck_Test_1 0 21
		(_object
			(_sig(_int GUARD -3 0 21(_arch(_uni(_code 8)))))
			(_prcs
				(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__24(_arch 1 0 24(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__25(_arch 2 0 25(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 28
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 29(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 28(_arch(_uni(_code 9)))))
			(_prcs
				(line__28(_arch 3 0 28(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__31(_arch 4 0 31(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__32(_arch 5 0 32(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 13(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 15(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 16(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 17(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 18(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 35(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 42(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1868          1730210056159 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730210056160 2024.10.29 10:54:16)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code b8b8bbecb4efe8aebcb7aae7e1beb9bebcbebcbebd)
	(_ent
		(_time 1727362308084)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1382          1730210056180 Driver
(_unit VHDL(test_adder8 0 7(driver 0 9))
	(_version vf5)
	(_time 1730210056181 2024.10.29 10:54:16)
	(_source(\../src/Test_Adder8.vhd\))
	(_parameters tan)
	(_code c8c9ce9dc59e9fdfcd9c8e9298cecccecccecdcfca)
	(_ent
		(_time 1727362308118)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 11(_ent (_in))))
				(_port(_int B 0 0 11(_ent (_in))))
				(_port(_int Cin -1 0 11(_ent (_in))))
				(_port(_int Cout -1 0 11(_ent (_out))))
				(_port(_int Sum 0 0 11(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 16(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 11(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 13(_arch(_uni))))
		(_sig(_int B 1 0 13(_arch(_uni))))
		(_sig(_int Sum 1 0 13(_arch(_uni))))
		(_sig(_int Cin -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 14(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 18(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 17(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1303          1730210056208 Behavior
(_unit VHDL(shiftn 0 1(behavior 0 10))
	(_version vf5)
	(_time 1730210056209 2024.10.29 10:54:16)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code e7e6e6b4e8b0baf1e3e6f3bde3e0e4e1efe1eee1e1)
	(_ent
		(_time 1730083785013)
	)
	(_object
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int CLR -1 0 3(_ent(_in))))
		(_port(_int LD -1 0 4(_ent(_in))))
		(_port(_int SH -1 0 5(_ent(_in))))
		(_port(_int DIR -1 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 7(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 8(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 8(_ent(_out))))
		(_type(_int InBits 0 13(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 14(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 0 15(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 15(_prcs 1)))
		(_prcs
			(line__10(_ent 0 0 10(_assertion(_mon))))
			(Shifter(_arch 1 0 12(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1569          1730210056231 Driver
(_unit VHDL(test_shiftn 0 3(driver 0 5))
	(_version vf5)
	(_time 1730210056232 2024.10.29 10:54:16)
	(_source(\../src/Test_ShiftN.vhd\))
	(_parameters tan)
	(_code f7f6f1a7f5a1a0e0f1f0b1aca5f1fff1fef1f1f0f3)
	(_ent
		(_time 1730083937678)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 7(_ent (_in))))
				(_port(_int CLR -1 0 7(_ent (_in))))
				(_port(_int LD -1 0 7(_ent (_in))))
				(_port(_int SH -1 0 8(_ent (_in))))
				(_port(_int DIR -1 0 8(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 9(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 9(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 15(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 0 11(_arch(_uni))))
		(_sig(_int CLR -1 0 11(_arch(_uni))))
		(_sig(_int LD -1 0 11(_arch(_uni))))
		(_sig(_int SH -1 0 11(_arch(_uni))))
		(_sig(_int DIR -1 0 11(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 12(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 12(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 13(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 13(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 16(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1164          1730210056254 FSM
(_unit VHDL(controller 0 1(fsm 0 6))
	(_version vf5)
	(_time 1730210056255 2024.10.29 10:54:16)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 16161611464117011019044c111045104510131114)
	(_ent
		(_time 1730080932643)
	)
	(_object
		(_port(_int STB -1 0 2(_ent(_in))))
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int LSB -1 0 2(_ent(_in))))
		(_port(_int Stop -1 0 2(_ent(_in))))
		(_port(_int Init -1 0 3(_ent(_out))))
		(_port(_int Shift -1 0 3(_ent(_out))))
		(_port(_int Add -1 0 3(_ent(_out))))
		(_port(_int Done -1 0 3(_ent(_out))))
		(_type(_int States 0 7(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 8(_arch(_uni((i 4))))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(4))(_sens(8)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(6))(_sens(8)))))
			(line__13(_arch 2 0 13(_assignment(_trgt(5))(_sens(8)))))
			(line__14(_arch 3 0 14(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 17(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1754          1730210056268 Driver
(_unit VHDL(test_controller 0 7(driver 0 9))
	(_version vf5)
	(_time 1730210056269 2024.10.29 10:54:16)
	(_source(\../src/Test_Controller.vhd\))
	(_parameters tan)
	(_code 26272122257071312376607c742070207321222124)
	(_ent
		(_time 1730081938933)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int LSB -1 0 11(_ent (_in))))
				(_port(_int Stop -1 0 11(_ent (_in))))
				(_port(_int Init -1 0 12(_ent (_out))))
				(_port(_int Shift -1 0 12(_ent (_out))))
				(_port(_int Add -1 0 12(_ent (_out))))
				(_port(_int Done -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 17(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 14(_arch(_uni))))
		(_sig(_int LSB -1 0 14(_arch(_uni))))
		(_sig(_int Done -1 0 14(_arch(_uni))))
		(_sig(_int Init -1 0 14(_arch(_uni))))
		(_sig(_int Shift -1 0 14(_arch(_uni))))
		(_sig(_int Add -1 0 14(_arch(_uni))))
		(_sig(_int Stop -1 0 14(_arch(_uni))))
		(_sig(_int CLK -1 0 15(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 15(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 21(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 18(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 19(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 20(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000036 55 683 1730210056281 utils
(_unit VHDL(utils 0 1(utils 0 9))
	(_version vf5)
	(_time 1730210056283 2024.10.29 10:54:16)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code 3534333134626823643a266e613231333c33663236)
	(_ent
		(_time 1730210056281)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 10(_ent(_proc)))
			(_int Convert 1 0 18(_ent(_func)))
			(_int Convert 2 0 29(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1061          1730210056306 Driver
(_unit VHDL(test_utils 0 11(driver 0 15))
	(_version vf5)
	(_time 1730210056307 2024.10.29 10:54:16)
	(_source(\../src/Test_Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code 45444247451312524048031e114241434c43164246)
	(_ent
		(_time 1730081956185)
	)
	(_object
		(_sig(_int N -1 0 16(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 17(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 17(_arch(_uni))))
		(_sig(_int C -2 0 18(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 22(_procedure_call(_trgt(2)))))
			(line__24(_arch 1 0 24(_prcs(_wait_for)(_trgt(1)))))
			(line__33(_arch 2 0 33(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000046 55 4563          1730210056322 Mult4
(_unit VHDL(mult4 0 23(mult4 0 28))
	(_version vf5)
	(_time 1730210056323 2024.10.29 10:54:16)
	(_source(\../src/Mult4.vhd\))
	(_parameters tan)
	(_code 55550257550252425302410f505250530652515651)
	(_ent
		(_time 1730165160192)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 31(_ent (_in))))
				(_port(_int CLR -1 0 31(_ent (_in))))
				(_port(_int LD -1 0 31(_ent (_in))))
				(_port(_int SH -1 0 31(_ent (_in))))
				(_port(_int DIR -1 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 31(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 35(_ent (_in))))
				(_port(_int B 2 0 35(_ent (_in))))
				(_port(_int Cin -1 0 35(_ent (_in))))
				(_port(_int Cout -1 0 35(_ent (_out))))
				(_port(_int Sum 2 0 35(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_port(_int D 3 0 43(_ent (_in))))
				(_port(_int Clk -1 0 43(_ent (_in))))
				(_port(_int Clr -1 0 43(_ent (_in))))
				(_port(_int LD -1 0 43(_ent (_in))))
				(_port(_int Q 3 0 43(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 39(_ent (_in))))
				(_port(_int CLK -1 0 39(_ent (_in))))
				(_port(_int LSB -1 0 39(_ent (_in))))
				(_port(_int Stop -1 0 39(_ent (_in))))
				(_port(_int Init -1 0 39(_ent (_out))))
				(_port(_int Shift -1 0 39(_ent (_out))))
				(_port(_int Add -1 0 39(_ent (_out))))
				(_port(_int Done -1 0 39(_ent (_out))))
			)
		)
	)
	(_inst SR1 0 61(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A8))
			((Q)(QA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR2 0 62(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B8))
			((Q)(QB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 64(_comp Adder8)
		(_port
			((A)(Res))
			((B)(QB))
			((Cin)((i 0)))
			((Cout)(Trash))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst ACC 0 65(_comp Accumulator)
		(_port
			((D)(Sum))
			((Clk)(CLK))
			((Clr)(Init))
			((LD)(Add))
			((Q)(Res))
		)
		(_use(_ent . Accumulator)
		)
	)
	(_inst FSM_Controller 0 66(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(A(0)))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 24(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 24(_ent(_in))))
		(_port(_int B 0 0 24(_ent(_in))))
		(_port(_int STB -1 0 24(_ent(_in))))
		(_port(_int CLK -1 0 24(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 25(_ent(_out))))
		(_port(_int Done -1 0 25(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 43(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int QA 4 0 46(_arch(_uni))))
		(_sig(_int QB 4 0 46(_arch(_uni))))
		(_sig(_int Sum 4 0 46(_arch(_uni))))
		(_sig(_int Res 4 0 46(_arch(_uni))))
		(_sig(_int A8 4 0 46(_arch(_uni))))
		(_sig(_int B8 4 0 46(_arch(_uni))))
		(_sig(_int Init -1 0 47(_arch(_uni))))
		(_sig(_int Shift -1 0 47(_arch(_uni))))
		(_sig(_int Add -1 0 47(_arch(_uni))))
		(_sig(_int Stop -1 0 47(_arch(_uni))))
		(_sig(_int Trash -1 0 47(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(10))(_sens(0(d_3_0))))))
			(line__60(_arch 1 0 60(_assignment(_trgt(11))(_sens(1(d_3_0))))))
			(line__63(_arch 2 0 63(_assignment(_trgt(15))(_sens(6)))))
			(line__67(_arch 3 0 67(_assignment(_alias((Result)(Res)))(_trgt(4))(_sens(9)))))
		)
		(_subprogram
			(_int vec_NOR 4 0 49(_arch(_func -1 -2)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard)))
	(_model . Mult4 5 -1)
)
I 000044 55 751           1730210056337 acc
(_unit VHDL(accumulator 0 1(acc 0 5))
	(_version vf5)
	(_time 1730210056338 2024.10.29 10:54:16)
	(_source(\../src/Accumulator.vhd\))
	(_parameters tan)
	(_code 64646664633333736062203f306237626563606232)
	(_ent
		(_time 1730209865909)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in)(_event))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int LD -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_prcs
			(acc(_arch 0 0 7(_prcs(_trgt(4))(_sens(1)(0)(2))(_dssslsensitivity 1)(_read(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
	)
	(_model . acc 1 -1)
)
I 000051 55 2284          1730211624118 Test_Mult4
(_unit VHDL(test_mult4 0 22(test_mult4 0 23))
	(_version vf5)
	(_time 1730211624119 2024.10.29 11:20:24)
	(_source(\../src/Test_Mult4.vhd\))
	(_parameters tan usedpackagebody)
	(_code 898adb8785dfde9e8c88cfd38c8e8c8fda8e8d8a8d)
	(_ent
		(_time 1730083784866)
	)
	(_comp
		(Mult4
			(_object
				(_port(_int A 0 0 26(_ent (_in))))
				(_port(_int B 0 0 26(_ent (_in))))
				(_port(_int STB -1 0 26(_ent (_in))))
				(_port(_int CLK -1 0 26(_ent (_in))))
				(_port(_int Result 1 0 27(_ent (_out))))
				(_port(_int Done -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst mult 0 38(_comp Mult4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mult4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 29(_arch(_uni)(_param_out))))
		(_sig(_int Done -1 0 29(_arch(_uni))))
		(_sig(_int STB -1 0 29(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 30(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 30(_arch(_uni))))
		(_sig(_int B 2 0 30(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 31(_arch(_uni))))
		(_type(_int ~BIT_VECTOR~135 0 35(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{3,4}\ 4 0 0(_int gms(_code 5))))
		(_type(_int ~BIT_VECTOR~13 0 36(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{9,4}\ 5 0 0(_int gms(_code 6))))
		(_prcs
			(line__34(_arch 0 0 34(_procedure_call(_trgt(0)))))
			(line__35(_arch 1 0 35(_assignment(_trgt(3)))))
			(line__36(_arch 2 0 36(_assignment(_trgt(4)))))
			(line__37(_arch 3 0 37(_assignment(_trgt(2)))))
			(line__39(_arch 4 0 39(_assertion(_sens(1)(2))(_mon))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(1970104659 1768120684 1713401455 1818324585 1684109929 2109025)
	)
	(_model . Test_Mult4 7 -1)
)
I 000053 55 1432          1730211624154 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1730211624155 2024.10.29 11:20:24)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code b8baeaecb6efeaaebdbfaee2efbebcbebebebebebc)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1174          1730211624173 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1730211624174 2024.10.29 11:20:24)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code c8cb9a9dc59e9fdfcfcb8e929dcececececfcccecd)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 24(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2518          1730211624187 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730211624188 2024.10.29 11:20:24)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code d8dadd8ad18e88cedadcc08781de8bded9dfdcdedb)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1432          1730211624193 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1730211624194 2024.10.29 11:20:24)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code d8db8a8ad58e8fcfdedf9e82daded9dfdcdedbded0)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 20(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 20(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 701           1730211624203 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 0 5))
	(_version vf5)
	(_time 1730211624204 2024.10.29 11:20:24)
	(_source(\../src/Full_adder.vhd\))
	(_parameters tan)
	(_code e7e5b7b5e5b0e0f1b4e9f6bdb2e1e3e1e2e0e5e1e1)
	(_ent
		(_time 1725922142697)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1559          1730211624220 driver
(_unit VHDL(test_sumador 0 5(driver 0 12))
	(_version vf5)
	(_time 1730211624221 2024.10.29 11:20:24)
	(_source(\../src/TestA_Full_adder.vhd\))
	(_parameters tan)
	(_code f7f4a5a7f5a1a0e0f1f4b1aca5f0f2f1a3f1f6f1f3)
	(_ent
		(_time 1725922142726)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 14(_ent (_in))))
				(_port(_int Y -1 0 14(_ent (_in))))
				(_port(_int Cin -1 0 14(_ent (_in))))
				(_port(_int Cout -1 0 14(_ent (_out))))
				(_port(_int Sum -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst uut 0 18(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 16(_arch(_uni))))
		(_sig(_int Y -1 0 16(_arch(_uni))))
		(_sig(_int Cin -1 0 16(_arch(_uni))))
		(_sig(_int Cout -1 0 16(_arch(_uni))))
		(_sig(_int Sum -1 0 16(_arch(_uni))))
		(_type(_int Entry 0 20(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 24(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 25(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1777          1730211624237 Behave_1
(_unit VHDL(test_16 0 6(behave_1 0 12))
	(_version vf5)
	(_time 1730211624238 2024.10.29 11:20:24)
	(_source(\../src/TestB_Full_adder.vhd\))
	(_parameters tan)
	(_code 060402000550511100044059560500010200030105)
	(_ent
		(_time 1725922142762)
	)
	(_block Blck_Test_1 0 21
		(_object
			(_sig(_int GUARD -3 0 21(_arch(_uni(_code 8)))))
			(_prcs
				(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__24(_arch 1 0 24(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__25(_arch 2 0 25(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 28
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 29(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 28(_arch(_uni(_code 9)))))
			(_prcs
				(line__28(_arch 3 0 28(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__31(_arch 4 0 31(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__32(_arch 5 0 32(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 13(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 15(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 16(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 17(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 18(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 35(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 42(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1868          1730211624266 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730211624267 2024.10.29 11:20:24)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code 2625272224717630222934797f2027202220222023)
	(_ent
		(_time 1727362308084)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1382          1730211624291 Driver
(_unit VHDL(test_adder8 0 7(driver 0 9))
	(_version vf5)
	(_time 1730211624292 2024.10.29 11:20:24)
	(_source(\../src/Test_Adder8.vhd\))
	(_parameters tan)
	(_code 35373130356362223061736f653331333133303237)
	(_ent
		(_time 1727362308118)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 11(_ent (_in))))
				(_port(_int B 0 0 11(_ent (_in))))
				(_port(_int Cin -1 0 11(_ent (_in))))
				(_port(_int Cout -1 0 11(_ent (_out))))
				(_port(_int Sum 0 0 11(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 16(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 11(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 13(_arch(_uni))))
		(_sig(_int B 1 0 13(_arch(_uni))))
		(_sig(_int Sum 1 0 13(_arch(_uni))))
		(_sig(_int Cin -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 14(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 18(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 17(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1303          1730211624317 Behavior
(_unit VHDL(shiftn 0 1(behavior 0 10))
	(_version vf5)
	(_time 1730211624318 2024.10.29 11:20:24)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code 55575656580208435154410f515256535d535c5353)
	(_ent
		(_time 1730083785013)
	)
	(_object
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int CLR -1 0 3(_ent(_in))))
		(_port(_int LD -1 0 4(_ent(_in))))
		(_port(_int SH -1 0 5(_ent(_in))))
		(_port(_int DIR -1 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 7(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 8(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 8(_ent(_out))))
		(_type(_int InBits 0 13(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 14(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 0 15(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 15(_prcs 1)))
		(_prcs
			(line__10(_ent 0 0 10(_assertion(_mon))))
			(Shifter(_arch 1 0 12(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1569          1730211624342 Driver
(_unit VHDL(test_shiftn 0 3(driver 0 5))
	(_version vf5)
	(_time 1730211624343 2024.10.29 11:20:24)
	(_source(\../src/Test_ShiftN.vhd\))
	(_parameters tan)
	(_code 74767075752223637273322f26727c727d72727370)
	(_ent
		(_time 1730083937678)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 7(_ent (_in))))
				(_port(_int CLR -1 0 7(_ent (_in))))
				(_port(_int LD -1 0 7(_ent (_in))))
				(_port(_int SH -1 0 8(_ent (_in))))
				(_port(_int DIR -1 0 8(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 9(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 9(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 15(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 0 11(_arch(_uni))))
		(_sig(_int CLR -1 0 11(_arch(_uni))))
		(_sig(_int LD -1 0 11(_arch(_uni))))
		(_sig(_int SH -1 0 11(_arch(_uni))))
		(_sig(_int DIR -1 0 11(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 12(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 12(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 13(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 13(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 16(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1164          1730211624359 FSM
(_unit VHDL(controller 0 1(fsm 0 6))
	(_version vf5)
	(_time 1730211624360 2024.10.29 11:20:24)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 8380808dd6d48294858c91d98485d085d085868481)
	(_ent
		(_time 1730080932643)
	)
	(_object
		(_port(_int STB -1 0 2(_ent(_in))))
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int LSB -1 0 2(_ent(_in))))
		(_port(_int Stop -1 0 2(_ent(_in))))
		(_port(_int Init -1 0 3(_ent(_out))))
		(_port(_int Shift -1 0 3(_ent(_out))))
		(_port(_int Add -1 0 3(_ent(_out))))
		(_port(_int Done -1 0 3(_ent(_out))))
		(_type(_int States 0 7(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 8(_arch(_uni((i 4))))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(4))(_sens(8)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(6))(_sens(8)))))
			(line__13(_arch 2 0 13(_assignment(_trgt(5))(_sens(8)))))
			(line__14(_arch 3 0 14(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 17(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1754          1730211624376 Driver
(_unit VHDL(test_controller 0 7(driver 0 9))
	(_version vf5)
	(_time 1730211624377 2024.10.29 11:20:24)
	(_source(\../src/Test_Controller.vhd\))
	(_parameters tan)
	(_code 9391979c95c5c48496c3d5c9c195c595c694979491)
	(_ent
		(_time 1730081938933)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int LSB -1 0 11(_ent (_in))))
				(_port(_int Stop -1 0 11(_ent (_in))))
				(_port(_int Init -1 0 12(_ent (_out))))
				(_port(_int Shift -1 0 12(_ent (_out))))
				(_port(_int Add -1 0 12(_ent (_out))))
				(_port(_int Done -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 17(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 14(_arch(_uni))))
		(_sig(_int LSB -1 0 14(_arch(_uni))))
		(_sig(_int Done -1 0 14(_arch(_uni))))
		(_sig(_int Init -1 0 14(_arch(_uni))))
		(_sig(_int Shift -1 0 14(_arch(_uni))))
		(_sig(_int Add -1 0 14(_arch(_uni))))
		(_sig(_int Stop -1 0 14(_arch(_uni))))
		(_sig(_int CLK -1 0 15(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 15(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 21(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 18(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 19(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 20(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000036 55 683 1730211624392 utils
(_unit VHDL(utils 0 1(utils 0 9))
	(_version vf5)
	(_time 1730211624394 2024.10.29 11:20:24)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code a3a1a6f5a4f4feb5f2acb0f8f7a4a7a5aaa5f0a4a0)
	(_ent
		(_time 1730211624392)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 10(_ent(_proc)))
			(_int Convert 1 0 18(_ent(_func)))
			(_int Convert 2 0 29(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1061          1730211624429 Driver
(_unit VHDL(test_utils 0 11(driver 0 15))
	(_version vf5)
	(_time 1730211624430 2024.10.29 11:20:24)
	(_source(\../src/Test_Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code c2c0c697c59495d5c7cf849996c5c6c4cbc491c5c1)
	(_ent
		(_time 1730081956185)
	)
	(_object
		(_sig(_int N -1 0 16(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 17(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 17(_arch(_uni))))
		(_sig(_int C -2 0 18(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 22(_procedure_call(_trgt(2)))))
			(line__24(_arch 1 0 24(_prcs(_wait_for)(_trgt(1)))))
			(line__33(_arch 2 0 33(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000046 55 4563          1730211624445 Mult4
(_unit VHDL(mult4 0 23(mult4 0 28))
	(_version vf5)
	(_time 1730211624446 2024.10.29 11:20:24)
	(_source(\../src/Mult4.vhd\))
	(_parameters tan)
	(_code d2d18681d585d5c5d485c688d7d5d7d481d5d6d1d6)
	(_ent
		(_time 1730165160192)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 31(_ent (_in))))
				(_port(_int CLR -1 0 31(_ent (_in))))
				(_port(_int LD -1 0 31(_ent (_in))))
				(_port(_int SH -1 0 31(_ent (_in))))
				(_port(_int DIR -1 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 31(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 35(_ent (_in))))
				(_port(_int B 2 0 35(_ent (_in))))
				(_port(_int Cin -1 0 35(_ent (_in))))
				(_port(_int Cout -1 0 35(_ent (_out))))
				(_port(_int Sum 2 0 35(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_port(_int D 3 0 43(_ent (_in))))
				(_port(_int Clk -1 0 43(_ent (_in))))
				(_port(_int Clr -1 0 43(_ent (_in))))
				(_port(_int LD -1 0 43(_ent (_in))))
				(_port(_int Q 3 0 43(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 39(_ent (_in))))
				(_port(_int CLK -1 0 39(_ent (_in))))
				(_port(_int LSB -1 0 39(_ent (_in))))
				(_port(_int Stop -1 0 39(_ent (_in))))
				(_port(_int Init -1 0 39(_ent (_out))))
				(_port(_int Shift -1 0 39(_ent (_out))))
				(_port(_int Add -1 0 39(_ent (_out))))
				(_port(_int Done -1 0 39(_ent (_out))))
			)
		)
	)
	(_inst SR1 0 61(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A8))
			((Q)(QA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR2 0 62(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B8))
			((Q)(QB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 64(_comp Adder8)
		(_port
			((A)(Res))
			((B)(QB))
			((Cin)((i 0)))
			((Cout)(Trash))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst ACC 0 65(_comp Accumulator)
		(_port
			((D)(Sum))
			((Clk)(CLK))
			((Clr)(Init))
			((LD)(Add))
			((Q)(Res))
		)
		(_use(_ent . Accumulator)
		)
	)
	(_inst FSM_Controller 0 66(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(A(0)))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 24(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 24(_ent(_in))))
		(_port(_int B 0 0 24(_ent(_in))))
		(_port(_int STB -1 0 24(_ent(_in))))
		(_port(_int CLK -1 0 24(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 25(_ent(_out))))
		(_port(_int Done -1 0 25(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 43(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int QA 4 0 46(_arch(_uni))))
		(_sig(_int QB 4 0 46(_arch(_uni))))
		(_sig(_int Sum 4 0 46(_arch(_uni))))
		(_sig(_int Res 4 0 46(_arch(_uni))))
		(_sig(_int A8 4 0 46(_arch(_uni))))
		(_sig(_int B8 4 0 46(_arch(_uni))))
		(_sig(_int Init -1 0 47(_arch(_uni))))
		(_sig(_int Shift -1 0 47(_arch(_uni))))
		(_sig(_int Add -1 0 47(_arch(_uni))))
		(_sig(_int Stop -1 0 47(_arch(_uni))))
		(_sig(_int Trash -1 0 47(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(10))(_sens(0(d_3_0))))))
			(line__60(_arch 1 0 60(_assignment(_trgt(11))(_sens(1(d_3_0))))))
			(line__63(_arch 2 0 63(_assignment(_trgt(15))(_sens(6)))))
			(line__67(_arch 3 0 67(_assignment(_alias((Result)(Res)))(_trgt(4))(_sens(9)))))
		)
		(_subprogram
			(_int vec_NOR 4 0 49(_arch(_func -1 -2)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard)))
	(_model . Mult4 5 -1)
)
I 000044 55 751           1730211624467 acc
(_unit VHDL(accumulator 0 1(acc 0 5))
	(_version vf5)
	(_time 1730211624468 2024.10.29 11:20:24)
	(_source(\../src/Accumulator.vhd\))
	(_parameters tan)
	(_code f1f2f0a1f3a6a6e6f5f7b5aaa5f7a2f7f0f6f5f7a7)
	(_ent
		(_time 1730209865909)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in)(_event))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int LD -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_prcs
			(acc(_arch 0 0 7(_prcs(_trgt(4))(_sens(1)(0)(2))(_dssslsensitivity 1)(_read(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
	)
	(_model . acc 1 -1)
)
I 000051 55 2284          1730211836731 Test_Mult4
(_unit VHDL(test_mult4 0 22(test_mult4 0 23))
	(_version vf5)
	(_time 1730211836732 2024.10.29 11:23:56)
	(_source(\../src/Test_Mult4.vhd\))
	(_parameters tan usedpackagebody)
	(_code 1a154b1d4e4c4d0d1f1b5c401f1d1f1c491d1e191e)
	(_ent
		(_time 1730083784866)
	)
	(_comp
		(Mult4
			(_object
				(_port(_int A 0 0 26(_ent (_in))))
				(_port(_int B 0 0 26(_ent (_in))))
				(_port(_int STB -1 0 26(_ent (_in))))
				(_port(_int CLK -1 0 26(_ent (_in))))
				(_port(_int Result 1 0 27(_ent (_out))))
				(_port(_int Done -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst mult 0 38(_comp Mult4)
		(_port
			((A)(B))
			((B)(A))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mult4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 29(_arch(_uni)(_param_out))))
		(_sig(_int Done -1 0 29(_arch(_uni))))
		(_sig(_int STB -1 0 29(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 30(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 30(_arch(_uni))))
		(_sig(_int B 2 0 30(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 31(_arch(_uni))))
		(_type(_int ~BIT_VECTOR~135 0 35(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{3,4}\ 4 0 0(_int gms(_code 5))))
		(_type(_int ~BIT_VECTOR~13 0 36(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{9,4}\ 5 0 0(_int gms(_code 6))))
		(_prcs
			(line__34(_arch 0 0 34(_procedure_call(_trgt(0)))))
			(line__35(_arch 1 0 35(_assignment(_trgt(3)))))
			(line__36(_arch 2 0 36(_assignment(_trgt(4)))))
			(line__37(_arch 3 0 37(_assignment(_trgt(2)))))
			(line__39(_arch 4 0 39(_assertion(_sens(1)(2))(_mon))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(1970104659 1768120684 1713401455 1818324585 1684109929 2109025)
	)
	(_model . Test_Mult4 7 -1)
)
I 000051 55 2284          1730211973493 Test_Mult4
(_unit VHDL(test_mult4 0 22(test_mult4 0 23))
	(_version vf5)
	(_time 1730211973494 2024.10.29 11:26:13)
	(_source(\../src/Test_Mult4.vhd\))
	(_parameters tan usedpackagebody)
	(_code 481e484a451e1f5f4d490e124d4f4d4e1b4f4c4b4c)
	(_ent
		(_time 1730083784866)
	)
	(_comp
		(Mult4
			(_object
				(_port(_int A 0 0 26(_ent (_in))))
				(_port(_int B 0 0 26(_ent (_in))))
				(_port(_int STB -1 0 26(_ent (_in))))
				(_port(_int CLK -1 0 26(_ent (_in))))
				(_port(_int Result 1 0 27(_ent (_out))))
				(_port(_int Done -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst mult 0 38(_comp Mult4)
		(_port
			((A)(B))
			((B)(A))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mult4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 29(_arch(_uni)(_param_out))))
		(_sig(_int Done -1 0 29(_arch(_uni))))
		(_sig(_int STB -1 0 29(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 30(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 30(_arch(_uni))))
		(_sig(_int B 2 0 30(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 31(_arch(_uni))))
		(_type(_int ~BIT_VECTOR~135 0 35(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{3,4}\ 4 0 0(_int gms(_code 5))))
		(_type(_int ~BIT_VECTOR~13 0 36(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{9,4}\ 5 0 0(_int gms(_code 6))))
		(_prcs
			(line__34(_arch 0 0 34(_procedure_call(_trgt(0)))))
			(line__35(_arch 1 0 35(_assignment(_trgt(3)))))
			(line__36(_arch 2 0 36(_assignment(_trgt(4)))))
			(line__37(_arch 3 0 37(_assignment(_trgt(2)))))
			(line__39(_arch 4 0 39(_assertion(_sens(1)(2))(_mon))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(1970104659 1768120684 1713401455 1818324585 1684109929 2109025)
	)
	(_model . Test_Mult4 7 -1)
)
I 000051 55 2284          1730212010163 Test_Mult4
(_unit VHDL(test_mult4 0 22(test_mult4 0 23))
	(_version vf5)
	(_time 1730212010164 2024.10.29 11:26:50)
	(_source(\../src/Test_Mult4.vhd\))
	(_parameters tan usedpackagebody)
	(_code 888c8f8685dedf9f8d89ced28d8f8d8edb8f8c8b8c)
	(_ent
		(_time 1730083784866)
	)
	(_comp
		(Mult4
			(_object
				(_port(_int A 0 0 26(_ent (_in))))
				(_port(_int B 0 0 26(_ent (_in))))
				(_port(_int STB -1 0 26(_ent (_in))))
				(_port(_int CLK -1 0 26(_ent (_in))))
				(_port(_int Result 1 0 27(_ent (_out))))
				(_port(_int Done -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst mult 0 38(_comp Mult4)
		(_port
			((A)(B))
			((B)(A))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mult4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 29(_arch(_uni)(_param_out))))
		(_sig(_int Done -1 0 29(_arch(_uni))))
		(_sig(_int STB -1 0 29(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 30(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 30(_arch(_uni))))
		(_sig(_int B 2 0 30(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 31(_arch(_uni))))
		(_type(_int ~BIT_VECTOR~135 0 35(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{3,4}\ 4 0 0(_int gms(_code 5))))
		(_type(_int ~BIT_VECTOR~13 0 36(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{9,4}\ 5 0 0(_int gms(_code 6))))
		(_prcs
			(line__34(_arch 0 0 34(_procedure_call(_trgt(0)))))
			(line__35(_arch 1 0 35(_assignment(_trgt(3)))))
			(line__36(_arch 2 0 36(_assignment(_trgt(4)))))
			(line__37(_arch 3 0 37(_assignment(_trgt(2)))))
			(line__39(_arch 4 0 39(_assertion(_sens(1)(2))(_mon))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(1970104659 1768120684 1713401455 1818324585 1684109929 2109025)
	)
	(_model . Test_Mult4 7 -1)
)
I 000051 55 2284          1730212088913 Test_Mult4
(_unit VHDL(test_mult4 0 22(test_mult4 0 23))
	(_version vf5)
	(_time 1730212088914 2024.10.29 11:28:08)
	(_source(\../src/Test_Mult4.vhd\))
	(_parameters tan usedpackagebody)
	(_code 26272522257071312327607c232123207521222522)
	(_ent
		(_time 1730083784866)
	)
	(_comp
		(Mult4
			(_object
				(_port(_int A 0 0 26(_ent (_in))))
				(_port(_int B 0 0 26(_ent (_in))))
				(_port(_int STB -1 0 26(_ent (_in))))
				(_port(_int CLK -1 0 26(_ent (_in))))
				(_port(_int Result 1 0 27(_ent (_out))))
				(_port(_int Done -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst mult 0 38(_comp Mult4)
		(_port
			((A)(B))
			((B)(A))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mult4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 29(_arch(_uni)(_param_out))))
		(_sig(_int Done -1 0 29(_arch(_uni))))
		(_sig(_int STB -1 0 29(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 30(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 30(_arch(_uni))))
		(_sig(_int B 2 0 30(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 31(_arch(_uni))))
		(_type(_int ~BIT_VECTOR~135 0 35(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{3,4}\ 4 0 0(_int gms(_code 5))))
		(_type(_int ~BIT_VECTOR~13 0 36(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{9,4}\ 5 0 0(_int gms(_code 6))))
		(_prcs
			(line__34(_arch 0 0 34(_procedure_call(_trgt(0)))))
			(line__35(_arch 1 0 35(_assignment(_trgt(3)))))
			(line__36(_arch 2 0 36(_assignment(_trgt(4)))))
			(line__37(_arch 3 0 37(_assignment(_trgt(2)))))
			(line__39(_arch 4 0 39(_assertion(_sens(1)(2))(_mon))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(1970104659 1768120684 1713401455 1818324585 1684109929 2109025)
	)
	(_model . Test_Mult4 7 -1)
)
I 000051 55 2284          1730212164101 Test_Mult4
(_unit VHDL(test_mult4 0 22(test_mult4 0 23))
	(_version vf5)
	(_time 1730212164102 2024.10.29 11:29:24)
	(_source(\../src/Test_Mult4.vhd\))
	(_parameters tan usedpackagebody)
	(_code dad58d888e8c8dcddfdb9c80dfdddfdc89ddded9de)
	(_ent
		(_time 1730083784866)
	)
	(_comp
		(Mult4
			(_object
				(_port(_int A 0 0 26(_ent (_in))))
				(_port(_int B 0 0 26(_ent (_in))))
				(_port(_int STB -1 0 26(_ent (_in))))
				(_port(_int CLK -1 0 26(_ent (_in))))
				(_port(_int Result 1 0 27(_ent (_out))))
				(_port(_int Done -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst mult 0 38(_comp Mult4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mult4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 29(_arch(_uni)(_param_out))))
		(_sig(_int Done -1 0 29(_arch(_uni))))
		(_sig(_int STB -1 0 29(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 30(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 30(_arch(_uni))))
		(_sig(_int B 2 0 30(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 31(_arch(_uni))))
		(_type(_int ~BIT_VECTOR~135 0 35(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{9,4}\ 4 0 0(_int gms(_code 5))))
		(_type(_int ~BIT_VECTOR~13 0 36(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{3,4}\ 5 0 0(_int gms(_code 6))))
		(_prcs
			(line__34(_arch 0 0 34(_procedure_call(_trgt(0)))))
			(line__35(_arch 1 0 35(_assignment(_trgt(3)))))
			(line__36(_arch 2 0 36(_assignment(_trgt(4)))))
			(line__37(_arch 3 0 37(_assignment(_trgt(2)))))
			(line__39(_arch 4 0 39(_assertion(_sens(1)(2))(_mon))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(1970104659 1768120684 1713401455 1818324585 1684109929 2109025)
	)
	(_model . Test_Mult4 7 -1)
)
I 000051 55 2284          1730212296674 Test_Mult4
(_unit VHDL(test_mult4 0 22(test_mult4 0 23))
	(_version vf5)
	(_time 1730212296675 2024.10.29 11:31:36)
	(_source(\../src/Test_Mult4.vhd\))
	(_parameters tan usedpackagebody)
	(_code bcb2bae8eaeaebabb9bdfae6b9bbb9baefbbb8bfb8)
	(_ent
		(_time 1730083784866)
	)
	(_comp
		(Mult4
			(_object
				(_port(_int A 0 0 26(_ent (_in))))
				(_port(_int B 0 0 26(_ent (_in))))
				(_port(_int STB -1 0 26(_ent (_in))))
				(_port(_int CLK -1 0 26(_ent (_in))))
				(_port(_int Result 1 0 27(_ent (_out))))
				(_port(_int Done -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst mult 0 38(_comp Mult4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mult4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 29(_arch(_uni)(_param_out))))
		(_sig(_int Done -1 0 29(_arch(_uni))))
		(_sig(_int STB -1 0 29(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 30(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 30(_arch(_uni))))
		(_sig(_int B 2 0 30(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 31(_arch(_uni))))
		(_type(_int ~BIT_VECTOR~135 0 35(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{3,4}\ 4 0 0(_int gms(_code 5))))
		(_type(_int ~BIT_VECTOR~13 0 36(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{9,4}\ 5 0 0(_int gms(_code 6))))
		(_prcs
			(line__34(_arch 0 0 34(_procedure_call(_trgt(0)))))
			(line__35(_arch 1 0 35(_assignment(_trgt(3)))))
			(line__36(_arch 2 0 36(_assignment(_trgt(4)))))
			(line__37(_arch 3 0 37(_assignment(_trgt(2)))))
			(line__39(_arch 4 0 39(_assertion(_sens(1)(2))(_mon))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(1970104659 1768120684 1713401455 1818324585 1684109929 2109025)
	)
	(_model . Test_Mult4 7 -1)
)
I 000051 55 2284          1730212408182 Test_Mult4
(_unit VHDL(test_mult4 0 22(test_mult4 0 23))
	(_version vf5)
	(_time 1730212408183 2024.10.29 11:33:28)
	(_source(\../src/Test_Mult4.vhd\))
	(_parameters tan usedpackagebody)
	(_code 484b4a4a451e1f5f4d490e124d4f4d4e1b4f4c4b4c)
	(_ent
		(_time 1730083784866)
	)
	(_comp
		(Mult4
			(_object
				(_port(_int A 0 0 26(_ent (_in))))
				(_port(_int B 0 0 26(_ent (_in))))
				(_port(_int STB -1 0 26(_ent (_in))))
				(_port(_int CLK -1 0 26(_ent (_in))))
				(_port(_int Result 1 0 27(_ent (_out))))
				(_port(_int Done -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst mult 0 38(_comp Mult4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mult4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 29(_arch(_uni)(_param_out))))
		(_sig(_int Done -1 0 29(_arch(_uni))))
		(_sig(_int STB -1 0 29(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 30(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 30(_arch(_uni))))
		(_sig(_int B 2 0 30(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 31(_arch(_uni))))
		(_type(_int ~BIT_VECTOR~135 0 35(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{9,4}\ 4 0 0(_int gms(_code 5))))
		(_type(_int ~BIT_VECTOR~13 0 36(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{3,4}\ 5 0 0(_int gms(_code 6))))
		(_prcs
			(line__34(_arch 0 0 34(_procedure_call(_trgt(0)))))
			(line__35(_arch 1 0 35(_assignment(_trgt(3)))))
			(line__36(_arch 2 0 36(_assignment(_trgt(4)))))
			(line__37(_arch 3 0 37(_assignment(_trgt(2)))))
			(line__39(_arch 4 0 39(_assertion(_sens(1)(2))(_mon))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(1970104659 1768120684 1713401455 1818324585 1684109929 2109025)
	)
	(_model . Test_Mult4 7 -1)
)
I 000051 55 2284          1730212436983 Test_Mult4
(_unit VHDL(test_mult4 0 22(test_mult4 0 23))
	(_version vf5)
	(_time 1730212436984 2024.10.29 11:33:56)
	(_source(\../src/Test_Mult4.vhd\))
	(_parameters tan usedpackagebody)
	(_code d481d686d58283c3d1d5928ed1d3d1d287d3d0d7d0)
	(_ent
		(_time 1730083784866)
	)
	(_comp
		(Mult4
			(_object
				(_port(_int A 0 0 26(_ent (_in))))
				(_port(_int B 0 0 26(_ent (_in))))
				(_port(_int STB -1 0 26(_ent (_in))))
				(_port(_int CLK -1 0 26(_ent (_in))))
				(_port(_int Result 1 0 27(_ent (_out))))
				(_port(_int Done -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst mult 0 38(_comp Mult4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mult4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 29(_arch(_uni)(_param_out))))
		(_sig(_int Done -1 0 29(_arch(_uni))))
		(_sig(_int STB -1 0 29(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 30(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 30(_arch(_uni))))
		(_sig(_int B 2 0 30(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 31(_arch(_uni))))
		(_type(_int ~BIT_VECTOR~135 0 35(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{3,4}\ 4 0 0(_int gms(_code 5))))
		(_type(_int ~BIT_VECTOR~13 0 36(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{9,4}\ 5 0 0(_int gms(_code 6))))
		(_prcs
			(line__34(_arch 0 0 34(_procedure_call(_trgt(0)))))
			(line__35(_arch 1 0 35(_assignment(_trgt(3)))))
			(line__36(_arch 2 0 36(_assignment(_trgt(4)))))
			(line__37(_arch 3 0 37(_assignment(_trgt(2)))))
			(line__39(_arch 4 0 39(_assertion(_sens(1)(2))(_mon))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(1970104659 1768120684 1713401455 1818324585 1684109929 2109025)
	)
	(_model . Test_Mult4 7 -1)
)
I 000044 55 751           1730213461956 acc
(_unit VHDL(accumulator 0 1(acc 0 7))
	(_version vf5)
	(_time 1730213461957 2024.10.29 11:51:01)
	(_source(\../src/Accumulator.vhd\))
	(_parameters tan)
	(_code 9d9ecd92cacaca8a999bd9c6c99bce9b9c9a999bcb)
	(_ent
		(_time 1730209865909)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in)(_event))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int LD -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_prcs
			(acc(_arch 0 0 9(_prcs(_trgt(4))(_sens(1)(0)(2))(_dssslsensitivity 1)(_read(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
	)
	(_model . acc 1 -1)
)
I 000046 55 4563          1730213462016 Mult4
(_unit VHDL(mult4 0 23(mult4 0 28))
	(_version vf5)
	(_time 1730213462017 2024.10.29 11:51:02)
	(_source(\../src/Mult4.vhd\))
	(_parameters tan)
	(_code dcdfd98f8a8bdbcbda8bc886d9dbd9da8fdbd8dfd8)
	(_ent
		(_time 1730165160192)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 31(_ent (_in))))
				(_port(_int CLR -1 0 31(_ent (_in))))
				(_port(_int LD -1 0 31(_ent (_in))))
				(_port(_int SH -1 0 31(_ent (_in))))
				(_port(_int DIR -1 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 31(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 35(_ent (_in))))
				(_port(_int B 2 0 35(_ent (_in))))
				(_port(_int Cin -1 0 35(_ent (_in))))
				(_port(_int Cout -1 0 35(_ent (_out))))
				(_port(_int Sum 2 0 35(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_port(_int D 3 0 43(_ent (_in))))
				(_port(_int Clk -1 0 43(_ent (_in))))
				(_port(_int Clr -1 0 43(_ent (_in))))
				(_port(_int LD -1 0 43(_ent (_in))))
				(_port(_int Q 3 0 43(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 39(_ent (_in))))
				(_port(_int CLK -1 0 39(_ent (_in))))
				(_port(_int LSB -1 0 39(_ent (_in))))
				(_port(_int Stop -1 0 39(_ent (_in))))
				(_port(_int Init -1 0 39(_ent (_out))))
				(_port(_int Shift -1 0 39(_ent (_out))))
				(_port(_int Add -1 0 39(_ent (_out))))
				(_port(_int Done -1 0 39(_ent (_out))))
			)
		)
	)
	(_inst SR1 0 61(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(A8))
			((Q)(QA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR2 0 62(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(B8))
			((Q)(QB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 64(_comp Adder8)
		(_port
			((A)(Res))
			((B)(QB))
			((Cin)((i 0)))
			((Cout)(Trash))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst ACC 0 65(_comp Accumulator)
		(_port
			((D)(Sum))
			((Clk)(CLK))
			((Clr)(Init))
			((LD)(Add))
			((Q)(Res))
		)
		(_use(_ent . Accumulator)
		)
	)
	(_inst FSM_Controller 0 66(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(A(0)))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 24(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 24(_ent(_in))))
		(_port(_int B 0 0 24(_ent(_in))))
		(_port(_int STB -1 0 24(_ent(_in))))
		(_port(_int CLK -1 0 24(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 25(_ent(_out))))
		(_port(_int Done -1 0 25(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 43(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int QA 4 0 46(_arch(_uni))))
		(_sig(_int QB 4 0 46(_arch(_uni))))
		(_sig(_int Sum 4 0 46(_arch(_uni))))
		(_sig(_int Res 4 0 46(_arch(_uni))))
		(_sig(_int A8 4 0 46(_arch(_uni))))
		(_sig(_int B8 4 0 46(_arch(_uni))))
		(_sig(_int Init -1 0 47(_arch(_uni))))
		(_sig(_int Shift -1 0 47(_arch(_uni))))
		(_sig(_int Add -1 0 47(_arch(_uni))))
		(_sig(_int Stop -1 0 47(_arch(_uni))))
		(_sig(_int Trash -1 0 47(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(10))(_sens(0(d_3_0))))))
			(line__60(_arch 1 0 60(_assignment(_trgt(11))(_sens(1(d_3_0))))))
			(line__63(_arch 2 0 63(_assignment(_trgt(15))(_sens(6)))))
			(line__67(_arch 3 0 67(_assignment(_alias((Result)(Res)))(_trgt(4))(_sens(9)))))
		)
		(_subprogram
			(_int vec_NOR 4 0 49(_arch(_func -1 -2)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard)))
	(_model . Mult4 5 -1)
)
I 000046 55 4563          1730213534001 Mult4
(_unit VHDL(mult4 0 23(mult4 0 28))
	(_version vf5)
	(_time 1730213534002 2024.10.29 11:52:14)
	(_source(\../src/Mult4.vhd\))
	(_parameters tan)
	(_code 0c0d5c0b5a5b0b1b0a5b1856090b090a5f0b080f08)
	(_ent
		(_time 1730165160192)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 31(_ent (_in))))
				(_port(_int CLR -1 0 31(_ent (_in))))
				(_port(_int LD -1 0 31(_ent (_in))))
				(_port(_int SH -1 0 31(_ent (_in))))
				(_port(_int DIR -1 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 31(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 35(_ent (_in))))
				(_port(_int B 2 0 35(_ent (_in))))
				(_port(_int Cin -1 0 35(_ent (_in))))
				(_port(_int Cout -1 0 35(_ent (_out))))
				(_port(_int Sum 2 0 35(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_port(_int D 3 0 43(_ent (_in))))
				(_port(_int Clk -1 0 43(_ent (_in))))
				(_port(_int Clr -1 0 43(_ent (_in))))
				(_port(_int LD -1 0 43(_ent (_in))))
				(_port(_int Q 3 0 43(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 39(_ent (_in))))
				(_port(_int CLK -1 0 39(_ent (_in))))
				(_port(_int LSB -1 0 39(_ent (_in))))
				(_port(_int Stop -1 0 39(_ent (_in))))
				(_port(_int Init -1 0 39(_ent (_out))))
				(_port(_int Shift -1 0 39(_ent (_out))))
				(_port(_int Add -1 0 39(_ent (_out))))
				(_port(_int Done -1 0 39(_ent (_out))))
			)
		)
	)
	(_inst SR1 0 61(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A8))
			((Q)(QA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR2 0 62(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B8))
			((Q)(QB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 64(_comp Adder8)
		(_port
			((A)(Res))
			((B)(QB))
			((Cin)((i 0)))
			((Cout)(Trash))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst ACC 0 65(_comp Accumulator)
		(_port
			((D)(Sum))
			((Clk)(CLK))
			((Clr)(Init))
			((LD)(Add))
			((Q)(Res))
		)
		(_use(_ent . Accumulator)
		)
	)
	(_inst FSM_Controller 0 66(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(A(0)))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 24(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 24(_ent(_in))))
		(_port(_int B 0 0 24(_ent(_in))))
		(_port(_int STB -1 0 24(_ent(_in))))
		(_port(_int CLK -1 0 24(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 25(_ent(_out))))
		(_port(_int Done -1 0 25(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 43(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int QA 4 0 46(_arch(_uni))))
		(_sig(_int QB 4 0 46(_arch(_uni))))
		(_sig(_int Sum 4 0 46(_arch(_uni))))
		(_sig(_int Res 4 0 46(_arch(_uni))))
		(_sig(_int A8 4 0 46(_arch(_uni))))
		(_sig(_int B8 4 0 46(_arch(_uni))))
		(_sig(_int Init -1 0 47(_arch(_uni))))
		(_sig(_int Shift -1 0 47(_arch(_uni))))
		(_sig(_int Add -1 0 47(_arch(_uni))))
		(_sig(_int Stop -1 0 47(_arch(_uni))))
		(_sig(_int Trash -1 0 47(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(10))(_sens(0(d_3_0))))))
			(line__60(_arch 1 0 60(_assignment(_trgt(11))(_sens(1(d_3_0))))))
			(line__63(_arch 2 0 63(_assignment(_trgt(15))(_sens(6)))))
			(line__67(_arch 3 0 67(_assignment(_alias((Result)(Res)))(_trgt(4))(_sens(9)))))
		)
		(_subprogram
			(_int vec_NOR 4 0 49(_arch(_func -1 -2)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard)))
	(_model . Mult4 5 -1)
)
I 000051 55 2284          1730215425548 Test_Mult4
(_unit VHDL(test_mult4 0 22(test_mult4 0 23))
	(_version vf5)
	(_time 1730215425549 2024.10.29 12:23:45)
	(_source(\../src/Test_Mult4.vhd\))
	(_parameters tan usedpackagebody)
	(_code e7e5e3b4e5b1b0f0e2e6a1bde2e0e2e1b4e0e3e4e3)
	(_ent
		(_time 1730083784866)
	)
	(_comp
		(Mult4
			(_object
				(_port(_int A 0 0 26(_ent (_in))))
				(_port(_int B 0 0 26(_ent (_in))))
				(_port(_int STB -1 0 26(_ent (_in))))
				(_port(_int CLK -1 0 26(_ent (_in))))
				(_port(_int Result 1 0 27(_ent (_out))))
				(_port(_int Done -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst mult 0 38(_comp Mult4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mult4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 29(_arch(_uni)(_param_out))))
		(_sig(_int Done -1 0 29(_arch(_uni))))
		(_sig(_int STB -1 0 29(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 30(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 30(_arch(_uni))))
		(_sig(_int B 2 0 30(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 31(_arch(_uni))))
		(_type(_int ~BIT_VECTOR~135 0 35(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{3,4}\ 4 0 0(_int gms(_code 5))))
		(_type(_int ~BIT_VECTOR~13 0 36(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{9,4}\ 5 0 0(_int gms(_code 6))))
		(_prcs
			(line__34(_arch 0 0 34(_procedure_call(_trgt(0)))))
			(line__35(_arch 1 0 35(_assignment(_trgt(3)))))
			(line__36(_arch 2 0 36(_assignment(_trgt(4)))))
			(line__37(_arch 3 0 37(_assignment(_trgt(2)))))
			(line__39(_arch 4 0 39(_assertion(_sens(1)(2))(_mon))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(1970104659 1768120684 1713401455 1818324585 1684109929 2109025)
	)
	(_model . Test_Mult4 7 -1)
)
I 000046 55 4564          1730216372744 Mult4
(_unit VHDL(mult4 0 23(mult4 0 28))
	(_version vf5)
	(_time 1730216372745 2024.10.29 12:39:32)
	(_source(\../src/Mult4.vhd\))
	(_parameters tan)
	(_code da8f8a898e8dddcddc8dce80dfdddfdc89ddded9de)
	(_ent
		(_time 1730165160192)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 31(_ent (_in))))
				(_port(_int CLR -1 0 31(_ent (_in))))
				(_port(_int LD -1 0 31(_ent (_in))))
				(_port(_int SH -1 0 31(_ent (_in))))
				(_port(_int DIR -1 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 31(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 35(_ent (_in))))
				(_port(_int B 2 0 35(_ent (_in))))
				(_port(_int Cin -1 0 35(_ent (_in))))
				(_port(_int Cout -1 0 35(_ent (_out))))
				(_port(_int Sum 2 0 35(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_port(_int D 3 0 43(_ent (_in))))
				(_port(_int Clk -1 0 43(_ent (_in))))
				(_port(_int Clr -1 0 43(_ent (_in))))
				(_port(_int LD -1 0 43(_ent (_in))))
				(_port(_int Q 3 0 43(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 39(_ent (_in))))
				(_port(_int CLK -1 0 39(_ent (_in))))
				(_port(_int LSB -1 0 39(_ent (_in))))
				(_port(_int Stop -1 0 39(_ent (_in))))
				(_port(_int Init -1 0 39(_ent (_out))))
				(_port(_int Shift -1 0 39(_ent (_out))))
				(_port(_int Add -1 0 39(_ent (_out))))
				(_port(_int Done -1 0 39(_ent (_out))))
			)
		)
	)
	(_inst SR1 0 61(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A8))
			((Q)(QA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR2 0 62(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B8))
			((Q)(QB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 64(_comp Adder8)
		(_port
			((A)(Res))
			((B)(QB))
			((Cin)((i 0)))
			((Cout)(Trash))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst ACC 0 65(_comp Accumulator)
		(_port
			((D)(Sum))
			((Clk)(CLK))
			((Clr)(Init))
			((LD)(Add))
			((Q)(Res))
		)
		(_use(_ent . Accumulator)
		)
	)
	(_inst FSM_Controller 0 66(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(QA(0)))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 24(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 24(_ent(_in))))
		(_port(_int B 0 0 24(_ent(_in))))
		(_port(_int STB -1 0 24(_ent(_in))))
		(_port(_int CLK -1 0 24(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 25(_ent(_out))))
		(_port(_int Done -1 0 25(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 43(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int QA 4 0 46(_arch(_uni))))
		(_sig(_int QB 4 0 46(_arch(_uni))))
		(_sig(_int Sum 4 0 46(_arch(_uni))))
		(_sig(_int Res 4 0 46(_arch(_uni))))
		(_sig(_int A8 4 0 46(_arch(_uni))))
		(_sig(_int B8 4 0 46(_arch(_uni))))
		(_sig(_int Init -1 0 47(_arch(_uni))))
		(_sig(_int Shift -1 0 47(_arch(_uni))))
		(_sig(_int Add -1 0 47(_arch(_uni))))
		(_sig(_int Stop -1 0 47(_arch(_uni))))
		(_sig(_int Trash -1 0 47(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(10))(_sens(0(d_3_0))))))
			(line__60(_arch 1 0 60(_assignment(_trgt(11))(_sens(1(d_3_0))))))
			(line__63(_arch 2 0 63(_assignment(_trgt(15))(_sens(6)))))
			(line__67(_arch 3 0 67(_assignment(_alias((Result)(Res)))(_trgt(4))(_sens(9)))))
		)
		(_subprogram
			(_int vec_NOR 4 0 49(_arch(_func -1 -2)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard)))
	(_model . Mult4 5 -1)
)
I 000051 55 2284          1730216434116 Test_Mult4
(_unit VHDL(test_mult4 0 22(test_mult4 0 23))
	(_version vf5)
	(_time 1730216434117 2024.10.29 12:40:34)
	(_source(\../src/Test_Mult4.vhd\))
	(_parameters tan usedpackagebody)
	(_code 99cc999695cfce8e9c98dfc39c9e9c9fca9e9d9a9d)
	(_ent
		(_time 1730083784866)
	)
	(_comp
		(Mult4
			(_object
				(_port(_int A 0 0 26(_ent (_in))))
				(_port(_int B 0 0 26(_ent (_in))))
				(_port(_int STB -1 0 26(_ent (_in))))
				(_port(_int CLK -1 0 26(_ent (_in))))
				(_port(_int Result 1 0 27(_ent (_out))))
				(_port(_int Done -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst mult 0 38(_comp Mult4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mult4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 29(_arch(_uni)(_param_out))))
		(_sig(_int Done -1 0 29(_arch(_uni))))
		(_sig(_int STB -1 0 29(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 30(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 30(_arch(_uni))))
		(_sig(_int B 2 0 30(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 31(_arch(_uni))))
		(_type(_int ~BIT_VECTOR~135 0 35(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{9,4}\ 4 0 0(_int gms(_code 5))))
		(_type(_int ~BIT_VECTOR~13 0 36(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{3,4}\ 5 0 0(_int gms(_code 6))))
		(_prcs
			(line__34(_arch 0 0 34(_procedure_call(_trgt(0)))))
			(line__35(_arch 1 0 35(_assignment(_trgt(3)))))
			(line__36(_arch 2 0 36(_assignment(_trgt(4)))))
			(line__37(_arch 3 0 37(_assignment(_trgt(2)))))
			(line__39(_arch 4 0 39(_assertion(_sens(1)(2))(_mon))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(1970104659 1768120684 1713401455 1818324585 1684109929 2109025)
	)
	(_model . Test_Mult4 7 -1)
)
I 000051 55 2284          1730216638410 Test_Mult4
(_unit VHDL(test_mult4 0 22(test_mult4 0 23))
	(_version vf5)
	(_time 1730216638411 2024.10.29 12:43:58)
	(_source(\../src/Test_Mult4.vhd\))
	(_parameters tan usedpackagebody)
	(_code a2f1a4f5a5f4f5b5a7a3e4f8a7a5a7a4f1a5a6a1a6)
	(_ent
		(_time 1730083784866)
	)
	(_comp
		(Mult4
			(_object
				(_port(_int A 0 0 26(_ent (_in))))
				(_port(_int B 0 0 26(_ent (_in))))
				(_port(_int STB -1 0 26(_ent (_in))))
				(_port(_int CLK -1 0 26(_ent (_in))))
				(_port(_int Result 1 0 27(_ent (_out))))
				(_port(_int Done -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst mult 0 38(_comp Mult4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mult4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 29(_arch(_uni)(_param_out))))
		(_sig(_int Done -1 0 29(_arch(_uni))))
		(_sig(_int STB -1 0 29(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 30(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 30(_arch(_uni))))
		(_sig(_int B 2 0 30(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 31(_arch(_uni))))
		(_type(_int ~BIT_VECTOR~135 0 35(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{9,4}\ 4 0 0(_int gms(_code 5))))
		(_type(_int ~BIT_VECTOR~13 0 36(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{2,4}\ 5 0 0(_int gms(_code 6))))
		(_prcs
			(line__34(_arch 0 0 34(_procedure_call(_trgt(0)))))
			(line__35(_arch 1 0 35(_assignment(_trgt(3)))))
			(line__36(_arch 2 0 36(_assignment(_trgt(4)))))
			(line__37(_arch 3 0 37(_assignment(_trgt(2)))))
			(line__39(_arch 4 0 39(_assertion(_sens(1)(2))(_mon))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(1970104659 1768120684 1713401455 1818324585 1684109929 2109025)
	)
	(_model . Test_Mult4 7 -1)
)
V 000053 55 1432          1730216638451 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1730216638452 2024.10.29 12:43:58)
	(_source(\../src/DFF.vhd\))
	(_parameters tan)
	(_code d183d783d68683c7d4d6c78b86d7d5d7d7d7d7d7d5)
	(_ent
		(_time 1725283548764)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
V 000047 55 1174          1730216638487 Driver
(_unit VHDL(test_dff 0 3(driver 0 11))
	(_version vf5)
	(_time 1730216638488 2024.10.29 12:43:58)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code f0a3f6a0f5a6a7e7f7f3b6aaa5f6f6f6f6f7f4f6f5)
	(_ent
		(_time 1725283548762)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 13(_ent (_in))))
				(_port(_int Clear -1 0 13(_ent (_in))))
				(_port(_int Clock -1 0 13(_ent (_in))))
				(_port(_int Data -1 0 13(_ent (_in))))
				(_port(_int Q -1 0 13(_ent (_out))))
				(_port(_int Qbar -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 18(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 15(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 16(_arch(_uni))))
		(_sig(_int Data -1 0 16(_arch(_uni))))
		(_sig(_int Q -1 0 16(_arch(_uni))))
		(_sig(_int QBar -1 0 16(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 24(_prcs)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
V 000051 55 2518          1730216638518 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730216638519 2024.10.29 12:43:58)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 10424017114640061214084f491643161117141613)
	(_ent
		(_time 1725290154938)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
V 000047 55 1432          1730216638524 Driver
(_unit VHDL(test_latch8 0 6(driver 0 12))
	(_version vf5)
	(_time 1730216638525 2024.10.29 12:43:58)
	(_source(\../src/Test_Latch8.vhd\))
	(_parameters tan)
	(_code 10431717154647071617564a121611171416131618)
	(_ent
		(_time 1725290154944)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 14(_ent (_in))))
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int Pre -1 0 14(_ent (_in))))
				(_port(_int Clr -1 0 14(_ent (_in))))
				(_port(_int Q 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 19(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 16(_arch(_uni))))
		(_sig(_int Q 1 0 16(_arch(_uni))))
		(_sig(_int Clk -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 17(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 17(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 20(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 20(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
V 000049 55 701           1730216638565 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 0 5))
	(_version vf5)
	(_time 1730216638566 2024.10.29 12:43:58)
	(_source(\../src/Full_adder.vhd\))
	(_parameters tan)
	(_code 3f6d3a3b6c6838296c312e656a393b393a383d3939)
	(_ent
		(_time 1725922142697)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
V 000047 55 1559          1730216638597 driver
(_unit VHDL(test_sumador 0 5(driver 0 12))
	(_version vf5)
	(_time 1730216638598 2024.10.29 12:43:58)
	(_source(\../src/TestA_Full_adder.vhd\))
	(_parameters tan)
	(_code 5e0d595d0e080949585d18050c595b580a585f585a)
	(_ent
		(_time 1725922142726)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 14(_ent (_in))))
				(_port(_int Y -1 0 14(_ent (_in))))
				(_port(_int Cin -1 0 14(_ent (_in))))
				(_port(_int Cout -1 0 14(_ent (_out))))
				(_port(_int Sum -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst uut 0 18(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 16(_arch(_uni))))
		(_sig(_int Y -1 0 16(_arch(_uni))))
		(_sig(_int Cin -1 0 16(_arch(_uni))))
		(_sig(_int Cout -1 0 16(_arch(_uni))))
		(_sig(_int Sum -1 0 16(_arch(_uni))))
		(_type(_int Entry 0 20(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 24(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 25(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 19(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
V 000049 55 1777          1730216638627 Behave_1
(_unit VHDL(test_16 0 6(behave_1 0 12))
	(_version vf5)
	(_time 1730216638628 2024.10.29 12:43:58)
	(_source(\../src/TestB_Full_adder.vhd\))
	(_parameters tan)
	(_code 7d2e7a7c2c2b2a6a7b7f3b222d7e7b7a797b787a7e)
	(_ent
		(_time 1725922142762)
	)
	(_block Blck_Test_1 0 21
		(_object
			(_sig(_int GUARD -3 0 21(_arch(_uni(_code 8)))))
			(_prcs
				(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__24(_arch 1 0 24(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__25(_arch 2 0 25(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 28
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 29(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 28(_arch(_uni(_code 9)))))
			(_prcs
				(line__28(_arch 3 0 28(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__31(_arch 4 0 31(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__32(_arch 5 0 32(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 13(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 15(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 16(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 17(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 18(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 35(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 42(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
V 000051 55 1868          1730216638667 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730216638668 2024.10.29 12:43:58)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code 9cce9e93cbcbcc8a98938ec3c59a9d9a989a989a99)
	(_ent
		(_time 1727362308084)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
V 000047 55 1382          1730216638698 Driver
(_unit VHDL(test_adder8 0 7(driver 0 9))
	(_version vf5)
	(_time 1730216638699 2024.10.29 12:43:58)
	(_source(\../src/Test_Adder8.vhd\))
	(_parameters tan)
	(_code bcefbbe8eaeaebabb9e8fae6ecbab8bab8bab9bbbe)
	(_ent
		(_time 1727362308118)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 11(_ent (_in))))
				(_port(_int B 0 0 11(_ent (_in))))
				(_port(_int Cin -1 0 11(_ent (_in))))
				(_port(_int Cout -1 0 11(_ent (_out))))
				(_port(_int Sum 0 0 11(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 16(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 11(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 13(_arch(_uni))))
		(_sig(_int B 1 0 13(_arch(_uni))))
		(_sig(_int Sum 1 0 13(_arch(_uni))))
		(_sig(_int Cin -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 14(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 18(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 18(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 17(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
V 000049 55 1303          1730216638728 Behavior
(_unit VHDL(shiftn 0 1(behavior 0 10))
	(_version vf5)
	(_time 1730216638729 2024.10.29 12:43:58)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code db88db89818c86cddfdacf81dfdcd8ddd3ddd2dddd)
	(_ent
		(_time 1730083785013)
	)
	(_object
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int CLR -1 0 3(_ent(_in))))
		(_port(_int LD -1 0 4(_ent(_in))))
		(_port(_int SH -1 0 5(_ent(_in))))
		(_port(_int DIR -1 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 7(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 8(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 8(_ent(_out))))
		(_type(_int InBits 0 13(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 14(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 0 15(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 15(_prcs 1)))
		(_prcs
			(line__10(_ent 0 0 10(_assertion(_mon))))
			(Shifter(_arch 1 0 12(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
V 000047 55 1569          1730216638765 Driver
(_unit VHDL(test_shiftn 0 3(driver 0 5))
	(_version vf5)
	(_time 1730216638766 2024.10.29 12:43:58)
	(_source(\../src/Test_ShiftN.vhd\))
	(_parameters tan)
	(_code 0a590a0c5e5c5d1d0c0d4c51580c020c030c0c0d0e)
	(_ent
		(_time 1730083937678)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 7(_ent (_in))))
				(_port(_int CLR -1 0 7(_ent (_in))))
				(_port(_int LD -1 0 7(_ent (_in))))
				(_port(_int SH -1 0 8(_ent (_in))))
				(_port(_int DIR -1 0 8(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 9(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 9(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 9(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 15(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 0 11(_arch(_uni))))
		(_sig(_int CLR -1 0 11(_arch(_uni))))
		(_sig(_int LD -1 0 11(_arch(_uni))))
		(_sig(_int SH -1 0 11(_arch(_uni))))
		(_sig(_int DIR -1 0 11(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 12(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 12(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 13(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 13(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 16(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
V 000044 55 1164          1730216638795 FSM
(_unit VHDL(controller 0 1(fsm 0 6))
	(_version vf5)
	(_time 1730216638796 2024.10.29 12:43:58)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 297b2e2d767e283e2f263b732e2f7a2f7a2f2c2e2b)
	(_ent
		(_time 1730080932643)
	)
	(_object
		(_port(_int STB -1 0 2(_ent(_in))))
		(_port(_int CLK -1 0 2(_ent(_in)(_event))))
		(_port(_int LSB -1 0 2(_ent(_in))))
		(_port(_int Stop -1 0 2(_ent(_in))))
		(_port(_int Init -1 0 3(_ent(_out))))
		(_port(_int Shift -1 0 3(_ent(_out))))
		(_port(_int Add -1 0 3(_ent(_out))))
		(_port(_int Done -1 0 3(_ent(_out))))
		(_type(_int States 0 7(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 8(_arch(_uni((i 4))))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(4))(_sens(8)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(6))(_sens(8)))))
			(line__13(_arch 2 0 13(_assignment(_trgt(5))(_sens(8)))))
			(line__14(_arch 3 0 14(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 17(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
V 000047 55 1754          1730216638827 Driver
(_unit VHDL(test_controller 0 7(driver 0 9))
	(_version vf5)
	(_time 1730216638828 2024.10.29 12:43:58)
	(_source(\../src/Test_Controller.vhd\))
	(_parameters tan)
	(_code 481b484a451e1f5f4d180e121a4e1e4e1d4f4c4f4a)
	(_ent
		(_time 1730081938933)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int LSB -1 0 11(_ent (_in))))
				(_port(_int Stop -1 0 11(_ent (_in))))
				(_port(_int Init -1 0 12(_ent (_out))))
				(_port(_int Shift -1 0 12(_ent (_out))))
				(_port(_int Add -1 0 12(_ent (_out))))
				(_port(_int Done -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 17(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 14(_arch(_uni))))
		(_sig(_int LSB -1 0 14(_arch(_uni))))
		(_sig(_int Done -1 0 14(_arch(_uni))))
		(_sig(_int Init -1 0 14(_arch(_uni))))
		(_sig(_int Shift -1 0 14(_arch(_uni))))
		(_sig(_int Add -1 0 14(_arch(_uni))))
		(_sig(_int Stop -1 0 14(_arch(_uni))))
		(_sig(_int CLK -1 0 15(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 15(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 21(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 18(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 19(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 20(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
V 000036 55 683 1730216638857 utils
(_unit VHDL(utils 0 1(utils 0 9))
	(_version vf5)
	(_time 1730216638859 2024.10.29 12:43:58)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code 6734666664303a713668743c336063616e61346064)
	(_ent
		(_time 1730216638857)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 10(_ent(_proc)))
			(_int Convert 1 0 18(_ent(_func)))
			(_int Convert 2 0 29(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
V 000047 55 1061          1730216638897 Driver
(_unit VHDL(test_utils 0 11(driver 0 15))
	(_version vf5)
	(_time 1730216638898 2024.10.29 12:43:58)
	(_source(\../src/Test_Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code 87d4878985d1d090828ac1dcd38083818e81d48084)
	(_ent
		(_time 1730081956185)
	)
	(_object
		(_sig(_int N -1 0 16(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 17(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 17(_arch(_uni))))
		(_sig(_int C -2 0 18(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 22(_procedure_call(_trgt(2)))))
			(line__24(_arch 1 0 24(_prcs(_wait_for)(_trgt(1)))))
			(line__33(_arch 2 0 33(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000046 55 4564          1730216638956 Mult4
(_unit VHDL(mult4 0 23(mult4 0 28))
	(_version vf5)
	(_time 1730216638957 2024.10.29 12:43:58)
	(_source(\../src/Mult4.vhd\))
	(_parameters tan)
	(_code c5979591c592c2d2c392d19fc0c2c0c396c2c1c6c1)
	(_ent
		(_time 1730165160192)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 31(_ent (_in))))
				(_port(_int CLR -1 0 31(_ent (_in))))
				(_port(_int LD -1 0 31(_ent (_in))))
				(_port(_int SH -1 0 31(_ent (_in))))
				(_port(_int DIR -1 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 31(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 35(_ent (_in))))
				(_port(_int B 2 0 35(_ent (_in))))
				(_port(_int Cin -1 0 35(_ent (_in))))
				(_port(_int Cout -1 0 35(_ent (_out))))
				(_port(_int Sum 2 0 35(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_port(_int D 3 0 43(_ent (_in))))
				(_port(_int Clk -1 0 43(_ent (_in))))
				(_port(_int Clr -1 0 43(_ent (_in))))
				(_port(_int LD -1 0 43(_ent (_in))))
				(_port(_int Q 3 0 43(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 39(_ent (_in))))
				(_port(_int CLK -1 0 39(_ent (_in))))
				(_port(_int LSB -1 0 39(_ent (_in))))
				(_port(_int Stop -1 0 39(_ent (_in))))
				(_port(_int Init -1 0 39(_ent (_out))))
				(_port(_int Shift -1 0 39(_ent (_out))))
				(_port(_int Add -1 0 39(_ent (_out))))
				(_port(_int Done -1 0 39(_ent (_out))))
			)
		)
	)
	(_inst SR1 0 61(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A8))
			((Q)(QA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR2 0 62(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B8))
			((Q)(QB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 64(_comp Adder8)
		(_port
			((A)(Res))
			((B)(QB))
			((Cin)((i 0)))
			((Cout)(Trash))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst ACC 0 65(_comp Accumulator)
		(_port
			((D)(Sum))
			((Clk)(CLK))
			((Clr)(Init))
			((LD)(Add))
			((Q)(Res))
		)
		(_use(_ent . Accumulator)
		)
	)
	(_inst FSM_Controller 0 66(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(QA(0)))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 24(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 24(_ent(_in))))
		(_port(_int B 0 0 24(_ent(_in))))
		(_port(_int STB -1 0 24(_ent(_in))))
		(_port(_int CLK -1 0 24(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 25(_ent(_out))))
		(_port(_int Done -1 0 25(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 43(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int QA 4 0 46(_arch(_uni))))
		(_sig(_int QB 4 0 46(_arch(_uni))))
		(_sig(_int Sum 4 0 46(_arch(_uni))))
		(_sig(_int Res 4 0 46(_arch(_uni))))
		(_sig(_int A8 4 0 46(_arch(_uni))))
		(_sig(_int B8 4 0 46(_arch(_uni))))
		(_sig(_int Init -1 0 47(_arch(_uni))))
		(_sig(_int Shift -1 0 47(_arch(_uni))))
		(_sig(_int Add -1 0 47(_arch(_uni))))
		(_sig(_int Stop -1 0 47(_arch(_uni))))
		(_sig(_int Trash -1 0 47(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(10))(_sens(0(d_3_0))))))
			(line__60(_arch 1 0 60(_assignment(_trgt(11))(_sens(1(d_3_0))))))
			(line__63(_arch 2 0 63(_assignment(_trgt(15))(_sens(6)))))
			(line__67(_arch 3 0 67(_assignment(_alias((Result)(Res)))(_trgt(4))(_sens(9)))))
		)
		(_subprogram
			(_int vec_NOR 4 0 49(_arch(_func -1 -2)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard)))
	(_model . Mult4 5 -1)
)
V 000044 55 751           1730216638985 acc
(_unit VHDL(accumulator 0 1(acc 0 7))
	(_version vf5)
	(_time 1730216638986 2024.10.29 12:43:58)
	(_source(\../src/Accumulator.vhd\))
	(_parameters tan)
	(_code e4b6e1b7e3b3b3f3e0e2a0bfb0e2b7e2e5e3e0e2b2)
	(_ent
		(_time 1730209865909)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in)(_event))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int LD -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_prcs
			(acc(_arch 0 0 9(_prcs(_trgt(4))(_sens(1)(0)(2))(_dssslsensitivity 1)(_read(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
	)
	(_model . acc 1 -1)
)
I 000051 55 2284          1730216657377 Test_Mult4
(_unit VHDL(test_mult4 0 22(test_mult4 0 23))
	(_version vf5)
	(_time 1730216657378 2024.10.29 12:44:17)
	(_source(\../src/Test_Mult4.vhd\))
	(_parameters tan usedpackagebody)
	(_code bbbdecefecedecacbebafde1bebcbebde8bcbfb8bf)
	(_ent
		(_time 1730083784866)
	)
	(_comp
		(Mult4
			(_object
				(_port(_int A 0 0 26(_ent (_in))))
				(_port(_int B 0 0 26(_ent (_in))))
				(_port(_int STB -1 0 26(_ent (_in))))
				(_port(_int CLK -1 0 26(_ent (_in))))
				(_port(_int Result 1 0 27(_ent (_out))))
				(_port(_int Done -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst mult 0 38(_comp Mult4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mult4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 29(_arch(_uni)(_param_out))))
		(_sig(_int Done -1 0 29(_arch(_uni))))
		(_sig(_int STB -1 0 29(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 30(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 30(_arch(_uni))))
		(_sig(_int B 2 0 30(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 31(_arch(_uni))))
		(_type(_int ~BIT_VECTOR~135 0 35(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{9,4}\ 4 0 0(_int gms(_code 5))))
		(_type(_int ~BIT_VECTOR~13 0 36(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{2,4}\ 5 0 0(_int gms(_code 6))))
		(_prcs
			(line__34(_arch 0 0 34(_procedure_call(_trgt(0)))))
			(line__35(_arch 1 0 35(_assignment(_trgt(3)))))
			(line__36(_arch 2 0 36(_assignment(_trgt(4)))))
			(line__37(_arch 3 0 37(_assignment(_trgt(2)))))
			(line__39(_arch 4 0 39(_assertion(_sens(1)(2))(_mon))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(1970104659 1768120684 1713401455 1818324585 1684109929 2109025)
	)
	(_model . Test_Mult4 7 -1)
)
I 000051 55 2284          1730217176419 Test_Mult4
(_unit VHDL(test_mult4 0 22(test_mult4 0 23))
	(_version vf5)
	(_time 1730217176420 2024.10.29 12:52:56)
	(_source(\../src/Test_Mult4.vhd\))
	(_parameters tan usedpackagebody)
	(_code 42454e404514155547430418474547441145464146)
	(_ent
		(_time 1730083784866)
	)
	(_comp
		(Mult4
			(_object
				(_port(_int A 0 0 26(_ent (_in))))
				(_port(_int B 0 0 26(_ent (_in))))
				(_port(_int STB -1 0 26(_ent (_in))))
				(_port(_int CLK -1 0 26(_ent (_in))))
				(_port(_int Result 1 0 27(_ent (_out))))
				(_port(_int Done -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst mult 0 38(_comp Mult4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mult4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 29(_arch(_uni)(_param_out))))
		(_sig(_int Done -1 0 29(_arch(_uni))))
		(_sig(_int STB -1 0 29(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 30(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 30(_arch(_uni))))
		(_sig(_int B 2 0 30(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 31(_arch(_uni))))
		(_type(_int ~BIT_VECTOR~135 0 35(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{2,4}\ 4 0 0(_int gms(_code 5))))
		(_type(_int ~BIT_VECTOR~13 0 36(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{9,4}\ 5 0 0(_int gms(_code 6))))
		(_prcs
			(line__34(_arch 0 0 34(_procedure_call(_trgt(0)))))
			(line__35(_arch 1 0 35(_assignment(_trgt(3)))))
			(line__36(_arch 2 0 36(_assignment(_trgt(4)))))
			(line__37(_arch 3 0 37(_assignment(_trgt(2)))))
			(line__39(_arch 4 0 39(_assertion(_sens(1)(2))(_mon))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(1970104659 1768120684 1713401455 1818324585 1684109929 2109025)
	)
	(_model . Test_Mult4 7 -1)
)
I 000051 55 2284          1730298913399 Test_Mult4
(_unit VHDL(test_mult4 0 22(test_mult4 0 23))
	(_version vf5)
	(_time 1730298913400 2024.10.30 11:35:13)
	(_source(\../src/Test_Mult4.vhd\))
	(_parameters tan usedpackagebody)
	(_code ada9aefafcfbfabaa8acebf7a8aaa8abfeaaa9aea9)
	(_ent
		(_time 1730083784866)
	)
	(_comp
		(Mult4
			(_object
				(_port(_int A 0 0 26(_ent (_in))))
				(_port(_int B 0 0 26(_ent (_in))))
				(_port(_int STB -1 0 26(_ent (_in))))
				(_port(_int CLK -1 0 26(_ent (_in))))
				(_port(_int Result 1 0 27(_ent (_out))))
				(_port(_int Done -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst mult 0 38(_comp Mult4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mult4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 29(_arch(_uni)(_param_out))))
		(_sig(_int Done -1 0 29(_arch(_uni))))
		(_sig(_int STB -1 0 29(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 30(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 30(_arch(_uni))))
		(_sig(_int B 2 0 30(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 31(_arch(_uni))))
		(_type(_int ~BIT_VECTOR~135 0 35(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{2,4}\ 4 0 0(_int gms(_code 5))))
		(_type(_int ~BIT_VECTOR~13 0 36(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{9,4}\ 5 0 0(_int gms(_code 6))))
		(_prcs
			(line__34(_arch 0 0 34(_procedure_call(_trgt(0)))))
			(line__35(_arch 1 0 35(_assignment(_trgt(3)))))
			(line__36(_arch 2 0 36(_assignment(_trgt(4)))))
			(line__37(_arch 3 0 37(_assignment(_trgt(2)))))
			(line__39(_arch 4 0 39(_assertion(_sens(1)(2))(_mon))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(1970104659 1768120684 1713401455 1818324585 1684109929 2109025)
	)
	(_model . Test_Mult4 7 -1)
)
I 000051 55 2284          1730298998785 Test_Mult4
(_unit VHDL(test_mult4 0 22(test_mult4 0 23))
	(_version vf5)
	(_time 1730298998786 2024.10.30 11:36:38)
	(_source(\../src/Test_Mult4.vhd\))
	(_parameters tan usedpackagebody)
	(_code 3c333d396a6a6b2b393d7a66393b393a6f3b383f38)
	(_ent
		(_time 1730083784866)
	)
	(_comp
		(Mult4
			(_object
				(_port(_int A 0 0 26(_ent (_in))))
				(_port(_int B 0 0 26(_ent (_in))))
				(_port(_int STB -1 0 26(_ent (_in))))
				(_port(_int CLK -1 0 26(_ent (_in))))
				(_port(_int Result 1 0 27(_ent (_out))))
				(_port(_int Done -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst mult 0 38(_comp Mult4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mult4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 29(_arch(_uni)(_param_out))))
		(_sig(_int Done -1 0 29(_arch(_uni))))
		(_sig(_int STB -1 0 29(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 30(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 30(_arch(_uni))))
		(_sig(_int B 2 0 30(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 31(_arch(_uni))))
		(_type(_int ~BIT_VECTOR~135 0 35(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{9,4}\ 4 0 0(_int gms(_code 5))))
		(_type(_int ~BIT_VECTOR~13 0 36(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{2,4}\ 5 0 0(_int gms(_code 6))))
		(_prcs
			(line__34(_arch 0 0 34(_procedure_call(_trgt(0)))))
			(line__35(_arch 1 0 35(_assignment(_trgt(3)))))
			(line__36(_arch 2 0 36(_assignment(_trgt(4)))))
			(line__37(_arch 3 0 37(_assignment(_trgt(2)))))
			(line__39(_arch 4 0 39(_assertion(_sens(1)(2))(_mon))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(1970104659 1768120684 1713401455 1818324585 1684109929 2109025)
	)
	(_model . Test_Mult4 7 -1)
)
I 000046 55 4439          1730299448467 Mult4
(_unit VHDL(mult4 0 23(mult4 0 28))
	(_version vf5)
	(_time 1730299448468 2024.10.30 11:44:08)
	(_source(\../src/Mult4.vhd\))
	(_parameters tan)
	(_code d3d38680d584d4c4d583c789d6d4d6d580d4d7d0d7)
	(_ent
		(_time 1730165160192)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 31(_ent (_in))))
				(_port(_int CLR -1 0 31(_ent (_in))))
				(_port(_int LD -1 0 31(_ent (_in))))
				(_port(_int SH -1 0 31(_ent (_in))))
				(_port(_int DIR -1 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 31(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 35(_ent (_in))))
				(_port(_int B 2 0 35(_ent (_in))))
				(_port(_int Cin -1 0 35(_ent (_in))))
				(_port(_int Cout -1 0 35(_ent (_out))))
				(_port(_int Sum 2 0 35(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_port(_int D 3 0 43(_ent (_in))))
				(_port(_int Clk -1 0 43(_ent (_in))))
				(_port(_int Clr -1 0 43(_ent (_in))))
				(_port(_int LD -1 0 43(_ent (_in))))
				(_port(_int Q 3 0 43(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 39(_ent (_in))))
				(_port(_int CLK -1 0 39(_ent (_in))))
				(_port(_int LSB -1 0 39(_ent (_in))))
				(_port(_int Stop -1 0 39(_ent (_in))))
				(_port(_int Init -1 0 39(_ent (_out))))
				(_port(_int Shift -1 0 39(_ent (_out))))
				(_port(_int Add -1 0 39(_ent (_out))))
				(_port(_int Done -1 0 39(_ent (_out))))
			)
		)
	)
	(_inst SR1 0 61(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A8))
			((Q)(QA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR2 0 62(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B8))
			((Q)(QB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 64(_comp Adder8)
		(_port
			((A)(Res))
			((B)(QB))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst ACC 0 65(_comp Accumulator)
		(_port
			((D)(Sum))
			((Clk)(CLK))
			((Clr)(Init))
			((LD)(Add))
			((Q)(Result))
		)
		(_use(_ent . Accumulator)
		)
	)
	(_inst FSM_Controller 0 66(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(QA(0)))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 24(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 24(_ent(_in))))
		(_port(_int B 0 0 24(_ent(_in))))
		(_port(_int STB -1 0 24(_ent(_in))))
		(_port(_int CLK -1 0 24(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 25(_ent(_out))))
		(_port(_int Done -1 0 25(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 43(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int QA 4 0 46(_arch(_uni))))
		(_sig(_int QB 4 0 46(_arch(_uni))))
		(_sig(_int Sum 4 0 46(_arch(_uni))))
		(_sig(_int Res 4 0 46(_arch(_uni))))
		(_sig(_int A8 4 0 46(_arch(_uni))))
		(_sig(_int B8 4 0 46(_arch(_uni))))
		(_sig(_int Init -1 0 47(_arch(_uni))))
		(_sig(_int Shift -1 0 47(_arch(_uni))))
		(_sig(_int Add -1 0 47(_arch(_uni))))
		(_sig(_int Stop -1 0 47(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(10))(_sens(0(d_3_0))))))
			(line__60(_arch 1 0 60(_assignment(_trgt(11))(_sens(1(d_3_0))))))
			(line__63(_arch 2 0 63(_assignment(_trgt(15))(_sens(6)))))
		)
		(_subprogram
			(_int vec_NOR 3 0 49(_arch(_func -1 -2)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard)))
	(_model . Mult4 4 -1)
)
I 000051 55 2281          1730299448533 Test_Mult4
(_unit VHDL(test_mult4 0 22(test_mult4 0 23))
	(_version vf5)
	(_time 1730299448534 2024.10.30 11:44:08)
	(_source(\../src/Test_Mult4.vhd\))
	(_parameters tan usedpackagebody)
	(_code 121314151544450517135448171517144115161116)
	(_ent
		(_time 1730083784866)
	)
	(_comp
		(Mult4
			(_object
				(_port(_int A 0 0 26(_ent (_in))))
				(_port(_int B 0 0 26(_ent (_in))))
				(_port(_int STB -1 0 26(_ent (_in))))
				(_port(_int CLK -1 0 26(_ent (_in))))
				(_port(_int Result 1 0 27(_ent (_out))))
				(_port(_int Done -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst mult 0 38(_comp Mult4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mult4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 29(_arch(_uni)(_param_out))))
		(_sig(_int Done -1 0 29(_arch(_uni))))
		(_sig(_int STB -1 0 29(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 30(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 30(_arch(_uni))))
		(_sig(_int B 2 0 30(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 31(_arch(_uni))))
		(_type(_int ~BIT_VECTOR~135 0 35(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{9,4}\ 4 0 0(_int gms(_code 5))))
		(_type(_int ~BIT_VECTOR~13 0 36(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{2,4}\ 5 0 0(_int gms(_code 6))))
		(_prcs
			(line__34(_arch 0 0 34(_procedure_call(_trgt(0)))))
			(line__35(_arch 1 0 35(_assignment(_trgt(3)))))
			(line__36(_arch 2 0 36(_assignment(_trgt(4)))))
			(line__37(_arch 3 0 37(_assignment(_trgt(2)))))
			(line__39(_arch 4 0 39(_assertion(_sens(1))(_mon))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(1970104659 1768120684 1713401455 1818324585 1684109929 2109025)
	)
	(_model . Test_Mult4 7 -1)
)
I 000046 55 4521          1730299543477 Mult4
(_unit VHDL(mult4 0 23(mult4 0 28))
	(_version vf5)
	(_time 1730299543478 2024.10.30 11:45:43)
	(_source(\../src/Mult4.vhd\))
	(_parameters tan)
	(_code ebb9bbb9bcbcecfcedbcffb1eeeceeedb8ecefe8ef)
	(_ent
		(_time 1730165160192)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 31(_ent (_in))))
				(_port(_int CLR -1 0 31(_ent (_in))))
				(_port(_int LD -1 0 31(_ent (_in))))
				(_port(_int SH -1 0 31(_ent (_in))))
				(_port(_int DIR -1 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 31(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 35(_ent (_in))))
				(_port(_int B 2 0 35(_ent (_in))))
				(_port(_int Cin -1 0 35(_ent (_in))))
				(_port(_int Cout -1 0 35(_ent (_out))))
				(_port(_int Sum 2 0 35(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_port(_int D 3 0 43(_ent (_in))))
				(_port(_int Clk -1 0 43(_ent (_in))))
				(_port(_int Clr -1 0 43(_ent (_in))))
				(_port(_int LD -1 0 43(_ent (_in))))
				(_port(_int Q 3 0 43(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 39(_ent (_in))))
				(_port(_int CLK -1 0 39(_ent (_in))))
				(_port(_int LSB -1 0 39(_ent (_in))))
				(_port(_int Stop -1 0 39(_ent (_in))))
				(_port(_int Init -1 0 39(_ent (_out))))
				(_port(_int Shift -1 0 39(_ent (_out))))
				(_port(_int Add -1 0 39(_ent (_out))))
				(_port(_int Done -1 0 39(_ent (_out))))
			)
		)
	)
	(_inst SR1 0 61(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A8))
			((Q)(QA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR2 0 62(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B8))
			((Q)(QB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 64(_comp Adder8)
		(_port
			((A)(Res))
			((B)(QB))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst ACC 0 65(_comp Accumulator)
		(_port
			((D)(Sum))
			((Clk)(CLK))
			((Clr)(Init))
			((LD)(Add))
			((Q)(Res))
		)
		(_use(_ent . Accumulator)
		)
	)
	(_inst FSM_Controller 0 66(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(QA(0)))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 24(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 24(_ent(_in))))
		(_port(_int B 0 0 24(_ent(_in))))
		(_port(_int STB -1 0 24(_ent(_in))))
		(_port(_int CLK -1 0 24(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 25(_ent(_out))))
		(_port(_int Done -1 0 25(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 43(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int QA 4 0 46(_arch(_uni))))
		(_sig(_int QB 4 0 46(_arch(_uni))))
		(_sig(_int Sum 4 0 46(_arch(_uni))))
		(_sig(_int Res 4 0 46(_arch(_uni))))
		(_sig(_int A8 4 0 46(_arch(_uni))))
		(_sig(_int B8 4 0 46(_arch(_uni))))
		(_sig(_int Init -1 0 47(_arch(_uni))))
		(_sig(_int Shift -1 0 47(_arch(_uni))))
		(_sig(_int Add -1 0 47(_arch(_uni))))
		(_sig(_int Stop -1 0 47(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(10))(_sens(0(d_3_0))))))
			(line__60(_arch 1 0 60(_assignment(_trgt(11))(_sens(1(d_3_0))))))
			(line__63(_arch 2 0 63(_assignment(_trgt(15))(_sens(6)))))
			(line__67(_arch 3 0 67(_assignment(_alias((Result)(Res)))(_trgt(4))(_sens(9)))))
		)
		(_subprogram
			(_int vec_NOR 4 0 49(_arch(_func -1 -2)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard)))
	(_model . Mult4 5 -1)
)
I 000051 55 2281          1730299543527 Test_Mult4
(_unit VHDL(test_mult4 0 22(test_mult4 0 23))
	(_version vf5)
	(_time 1730299543528 2024.10.30 11:45:43)
	(_source(\../src/Test_Mult4.vhd\))
	(_parameters tan usedpackagebody)
	(_code 1a491b1d4e4c4d0d1f1b5c401f1d1f1c491d1e191e)
	(_ent
		(_time 1730083784866)
	)
	(_comp
		(Mult4
			(_object
				(_port(_int A 0 0 26(_ent (_in))))
				(_port(_int B 0 0 26(_ent (_in))))
				(_port(_int STB -1 0 26(_ent (_in))))
				(_port(_int CLK -1 0 26(_ent (_in))))
				(_port(_int Result 1 0 27(_ent (_out))))
				(_port(_int Done -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst mult 0 38(_comp Mult4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mult4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 29(_arch(_uni)(_param_out))))
		(_sig(_int Done -1 0 29(_arch(_uni))))
		(_sig(_int STB -1 0 29(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 30(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 30(_arch(_uni))))
		(_sig(_int B 2 0 30(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 31(_arch(_uni))))
		(_type(_int ~BIT_VECTOR~135 0 35(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{2,4}\ 4 0 0(_int gms(_code 5))))
		(_type(_int ~BIT_VECTOR~13 0 36(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{9,4}\ 5 0 0(_int gms(_code 6))))
		(_prcs
			(line__34(_arch 0 0 34(_procedure_call(_trgt(0)))))
			(line__35(_arch 1 0 35(_assignment(_trgt(3)))))
			(line__36(_arch 2 0 36(_assignment(_trgt(4)))))
			(line__37(_arch 3 0 37(_assignment(_trgt(2)))))
			(line__39(_arch 4 0 39(_assertion(_sens(1))(_mon))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(1970104659 1768120684 1713401455 1818324585 1684109929 2109025)
	)
	(_model . Test_Mult4 7 -1)
)
I 000051 55 2281          1730299569733 Test_Mult4
(_unit VHDL(test_mult4 0 22(test_mult4 0 23))
	(_version vf5)
	(_time 1730299569734 2024.10.30 11:46:09)
	(_source(\../src/Test_Mult4.vhd\))
	(_parameters tan usedpackagebody)
	(_code 75712374752322627074332f707270732672717671)
	(_ent
		(_time 1730083784866)
	)
	(_comp
		(Mult4
			(_object
				(_port(_int A 0 0 26(_ent (_in))))
				(_port(_int B 0 0 26(_ent (_in))))
				(_port(_int STB -1 0 26(_ent (_in))))
				(_port(_int CLK -1 0 26(_ent (_in))))
				(_port(_int Result 1 0 27(_ent (_out))))
				(_port(_int Done -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst mult 0 38(_comp Mult4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mult4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 29(_arch(_uni)(_param_out))))
		(_sig(_int Done -1 0 29(_arch(_uni))))
		(_sig(_int STB -1 0 29(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 30(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 30(_arch(_uni))))
		(_sig(_int B 2 0 30(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 31(_arch(_uni))))
		(_type(_int ~BIT_VECTOR~135 0 35(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{2,4}\ 4 0 0(_int gms(_code 5))))
		(_type(_int ~BIT_VECTOR~13 0 36(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{9,4}\ 5 0 0(_int gms(_code 6))))
		(_prcs
			(line__34(_arch 0 0 34(_procedure_call(_trgt(0)))))
			(line__35(_arch 1 0 35(_assignment(_trgt(3)))))
			(line__36(_arch 2 0 36(_assignment(_trgt(4)))))
			(line__37(_arch 3 0 37(_assignment(_trgt(2)))))
			(line__39(_arch 4 0 39(_assertion(_sens(1))(_mon))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(1970104659 1768120684 1713401455 1818324585 1684109929 2109025)
	)
	(_model . Test_Mult4 7 -1)
)
I 000046 55 4510          1730300063074 Mult4
(_unit VHDL(mult4 0 23(mult4 0 28))
	(_version vf5)
	(_time 1730300063075 2024.10.30 11:54:23)
	(_source(\../src/Mult4.vhd\))
	(_parameters tan)
	(_code 95c0c39b95c29282929681cf90929093c692919691)
	(_ent
		(_time 1730165160192)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 31(_ent (_in))))
				(_port(_int CLR -1 0 31(_ent (_in))))
				(_port(_int LD -1 0 31(_ent (_in))))
				(_port(_int SH -1 0 31(_ent (_in))))
				(_port(_int DIR -1 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 32(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 36(_ent (_in))))
				(_port(_int B 2 0 36(_ent (_in))))
				(_port(_int Cin -1 0 36(_ent (_in))))
				(_port(_int Cout -1 0 37(_ent (_out))))
				(_port(_int Sum 2 0 37(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_port(_int D 3 0 45(_ent (_in))))
				(_port(_int Clk -1 0 45(_ent (_in))))
				(_port(_int Clr -1 0 45(_ent (_in))))
				(_port(_int LD -1 0 45(_ent (_in))))
				(_port(_int Q 3 0 46(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 41(_ent (_in))))
				(_port(_int CLK -1 0 41(_ent (_in))))
				(_port(_int LSB -1 0 41(_ent (_in))))
				(_port(_int Stop -1 0 41(_ent (_in))))
				(_port(_int Init -1 0 41(_ent (_out))))
				(_port(_int Shift -1 0 41(_ent (_out))))
				(_port(_int Add -1 0 41(_ent (_out))))
				(_port(_int Done -1 0 41(_ent (_out))))
			)
		)
	)
	(_inst SR1 0 64(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A8))
			((Q)(QA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR2 0 65(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B8))
			((Q)(QB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 67(_comp Adder8)
		(_port
			((A)(Res))
			((B)(QB))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst ACC 0 68(_comp Accumulator)
		(_port
			((D)(Sum))
			((Clk)(CLK))
			((Clr)(Init))
			((LD)(Add))
			((Q)(Res))
		)
		(_use(_ent . Accumulator)
		)
	)
	(_inst FSM 0 69(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(QA(0)))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 24(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 24(_ent(_in))))
		(_port(_int B 0 0 24(_ent(_in))))
		(_port(_int STB -1 0 24(_ent(_in))))
		(_port(_int CLK -1 0 24(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 25(_ent(_out))))
		(_port(_int Done -1 0 25(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 45(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 49(_array -1((_dto i 7 i 0)))))
		(_sig(_int QA 4 0 49(_arch(_uni))))
		(_sig(_int QB 4 0 49(_arch(_uni))))
		(_sig(_int Sum 4 0 49(_arch(_uni))))
		(_sig(_int Res 4 0 49(_arch(_uni))))
		(_sig(_int A8 4 0 49(_arch(_uni))))
		(_sig(_int B8 4 0 49(_arch(_uni))))
		(_sig(_int Init -1 0 50(_arch(_uni))))
		(_sig(_int Shift -1 0 50(_arch(_uni))))
		(_sig(_int Add -1 0 50(_arch(_uni))))
		(_sig(_int Stop -1 0 50(_arch(_uni))))
		(_prcs
			(line__62(_arch 0 0 62(_assignment(_trgt(10))(_sens(0(d_3_0))))))
			(line__63(_arch 1 0 63(_assignment(_trgt(11))(_sens(1(d_3_0))))))
			(line__66(_arch 2 0 66(_assignment(_trgt(15))(_sens(6)))))
			(line__70(_arch 3 0 70(_assignment(_alias((Result)(Res)))(_trgt(4))(_sens(9)))))
		)
		(_subprogram
			(_int vec_NOR 4 0 52(_arch(_func -1 -2)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard)))
	(_model . Mult4 5 -1)
)
V 000051 55 2281          1730300083494 Test_Mult4
(_unit VHDL(test_mult4 0 22(test_mult4 0 23))
	(_version vf5)
	(_time 1730300083495 2024.10.30 11:54:43)
	(_source(\../src/Test_Mult4.vhd\))
	(_parameters tan usedpackagebody)
	(_code 5b5d5d580c0d0c4c5e5a1d015e5c5e5d085c5f585f)
	(_ent
		(_time 1730083784866)
	)
	(_comp
		(Mult4
			(_object
				(_port(_int A 0 0 26(_ent (_in))))
				(_port(_int B 0 0 26(_ent (_in))))
				(_port(_int STB -1 0 26(_ent (_in))))
				(_port(_int CLK -1 0 26(_ent (_in))))
				(_port(_int Result 1 0 27(_ent (_out))))
				(_port(_int Done -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst mult 0 38(_comp Mult4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mult4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 29(_arch(_uni)(_param_out))))
		(_sig(_int Done -1 0 29(_arch(_uni))))
		(_sig(_int STB -1 0 29(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 30(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 30(_arch(_uni))))
		(_sig(_int B 2 0 30(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 31(_arch(_uni))))
		(_type(_int ~BIT_VECTOR~135 0 35(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{9,4}\ 4 0 0(_int gms(_code 5))))
		(_type(_int ~BIT_VECTOR~13 0 36(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{2,4}\ 5 0 0(_int gms(_code 6))))
		(_prcs
			(line__34(_arch 0 0 34(_procedure_call(_trgt(0)))))
			(line__35(_arch 1 0 35(_assignment(_trgt(3)))))
			(line__36(_arch 2 0 36(_assignment(_trgt(4)))))
			(line__37(_arch 3 0 37(_assignment(_trgt(2)))))
			(line__39(_arch 4 0 39(_assertion(_sens(1))(_mon))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(1970104659 1768120684 1713401455 1818324585 1684109929 2109025)
	)
	(_model . Test_Mult4 7 -1)
)
V 000046 55 4510          1730300374374 Mult4
(_unit VHDL(mult4 0 23(mult4 0 28))
	(_version vf5)
	(_time 1730300374375 2024.10.30 11:59:34)
	(_source(\../src/Mult4.vhd\))
	(_parameters tan)
	(_code a6a8f0f0a5f1a1b1a1a5b2fca3a1a3a0f5a1a2a5a2)
	(_ent
		(_time 1730165160192)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 31(_ent (_in))))
				(_port(_int CLR -1 0 31(_ent (_in))))
				(_port(_int LD -1 0 31(_ent (_in))))
				(_port(_int SH -1 0 31(_ent (_in))))
				(_port(_int DIR -1 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 32(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 36(_ent (_in))))
				(_port(_int B 2 0 36(_ent (_in))))
				(_port(_int Cin -1 0 36(_ent (_in))))
				(_port(_int Cout -1 0 37(_ent (_out))))
				(_port(_int Sum 2 0 37(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_port(_int D 3 0 45(_ent (_in))))
				(_port(_int Clk -1 0 45(_ent (_in))))
				(_port(_int Clr -1 0 45(_ent (_in))))
				(_port(_int LD -1 0 45(_ent (_in))))
				(_port(_int Q 3 0 46(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 41(_ent (_in))))
				(_port(_int CLK -1 0 41(_ent (_in))))
				(_port(_int LSB -1 0 41(_ent (_in))))
				(_port(_int Stop -1 0 41(_ent (_in))))
				(_port(_int Init -1 0 41(_ent (_out))))
				(_port(_int Shift -1 0 41(_ent (_out))))
				(_port(_int Add -1 0 41(_ent (_out))))
				(_port(_int Done -1 0 41(_ent (_out))))
			)
		)
	)
	(_inst SR1 0 64(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A8))
			((Q)(QA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR2 0 65(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B8))
			((Q)(QB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 67(_comp Adder8)
		(_port
			((A)(Res))
			((B)(QB))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst ACC 0 68(_comp Accumulator)
		(_port
			((D)(Sum))
			((Clk)(CLK))
			((Clr)(Init))
			((LD)(Add))
			((Q)(Res))
		)
		(_use(_ent . Accumulator)
		)
	)
	(_inst FSM 0 69(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(QA(0)))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 24(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 24(_ent(_in))))
		(_port(_int B 0 0 24(_ent(_in))))
		(_port(_int STB -1 0 24(_ent(_in))))
		(_port(_int CLK -1 0 24(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 25(_ent(_out))))
		(_port(_int Done -1 0 25(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 45(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 49(_array -1((_dto i 7 i 0)))))
		(_sig(_int QA 4 0 49(_arch(_uni))))
		(_sig(_int QB 4 0 49(_arch(_uni))))
		(_sig(_int Sum 4 0 49(_arch(_uni))))
		(_sig(_int Res 4 0 49(_arch(_uni))))
		(_sig(_int A8 4 0 49(_arch(_uni))))
		(_sig(_int B8 4 0 49(_arch(_uni))))
		(_sig(_int Init -1 0 50(_arch(_uni))))
		(_sig(_int Shift -1 0 50(_arch(_uni))))
		(_sig(_int Add -1 0 50(_arch(_uni))))
		(_sig(_int Stop -1 0 50(_arch(_uni))))
		(_prcs
			(line__62(_arch 0 0 62(_assignment(_trgt(10))(_sens(0(d_3_0))))))
			(line__63(_arch 1 0 63(_assignment(_trgt(11))(_sens(1(d_3_0))))))
			(line__66(_arch 2 0 66(_assignment(_trgt(15))(_sens(6)))))
			(line__70(_arch 3 0 70(_assignment(_alias((Result)(Res)))(_trgt(4))(_sens(9)))))
		)
		(_subprogram
			(_int vec_NOR 4 0 52(_arch(_func -1 -2)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard)))
	(_model . Mult4 5 -1)
)
