<!DOCTYPE html>
<html>
<head>
	<meta charset="UTF-8"/>
	<link rel="stylesheet" type="text/css" href="style.css"/>
	<title>BLSMSK — Get Mask Up to Lowest Set Bit</title>
</head>
<body>
<h1 id="blsmsk-get-mask-up-to-lowest-set-bit">BLSMSK — Get Mask Up to Lowest Set Bit</h1>
<table>
<tr>
	<td>Opcode/Instruction</td>
	<td>Op/En</td>
	<td>64/32 -bit Mode</td>
	<td>CPUID Feature Flag</td>
	<td>Description</td>
</tr>
<tr>
	<td>VEX.NDD.LZ.0F38.W0 F3 /2 VEX.NDD.LZ.0F38.W1 F3 /2 BLSMSK r64, r/m64</td>
	<td>VM VM</td>
	<td>V/V BMI1</td>
	<td>BMI1</td>
	<td>Set all lower bits in r32 to “1” starting from bit 0 to lowest set bit in BLSMSK r32, r/m32 Set all lower bits in r64 to “1” starting from bit 0 to lowest set bit in r/m64.</td>
</tr>
</table>
<h2 id="instruction-operand-encoding">Instruction Operand Encoding</h2>
<table>
<tr>
	<td>Op/En</td>
	<td>Operand 1</td>
	<td>Operand 2</td>
	<td>Operand 3</td>
	<td>Operand 4</td>
</tr>
<tr>
	<td>VM</td>
	<td>VEX.vvvv (w)</td>
	<td>ModRM:r/m (r)</td>
	<td>NA</td>
	<td>NA</td>
</tr>
</table>
<h2 id="description">Description</h2>
<p>Sets all the lower bits of the destination operand to “1” up to and including lowest set bit (=1) in the source operand. If source operand is zero, BLSMSK sets all bits of the destination operand to 1 and also sets CF to 1. This instruction is not supported in real mode and virtual-8086 mode. The operand size is always 32 bits if not in 64-bit mode. In 64-bit mode operand size 64 requires VEX.W1. VEX.W1 is ignored in non-64-bit modes. An attempt to execute this instruction with VEX.L not equal to 0 will cause #UD.</p>
<h2 id="operation">Operation</h2>
<pre>temp ← (SRC-1) XOR (SRC) ;
SF ← temp[OperandSize -1];
ZF ← 0;
IF SRC = 0
  CF ← 1;
ELSE
  CF ← 0;
FI
DEST ← temp;
</pre>
<h2 id="flags-affected">Flags Affected</h2>
<p>SF is updated based on the result. CF is set if the source if zero. ZF and OF flags are cleared. AF and PF flag are undefined.</p>
<h2 id="intel-c-c-compiler-intrinsic-equivalent">Intel C/C++ Compiler Intrinsic Equivalent</h2>
<table>
<tr>
	<td>BLSMSK:</td>
	<td>unsigned __int32 _blsmsk_u32(unsigned __int32 src);</td>
</tr>
<tr>
	<td>BLSMSK:</td>
	<td>unsigned __int64 _blsmsk_u64(unsigned __int64 src);</td>
</tr>
</table>
<h2 id="simd-floating-point-exceptions">SIMD Floating-Point Exceptions</h2>
<p>None</p>
<h2 id="other-exceptions">Other Exceptions</h2>
<p>See Section 2.5.1, “Exception Conditions for VEX-Encoded GPR Instructions”, Table 2-29; additionally</p>
<table>
<tr>
	<td>#UD</td>
	<td>If VEX.W = 1.</td>
</tr>
</table>
</body>
</html>
