[{"DBLP title": "Design methodology for fault tolerant ASICs.", "DBLP authors": ["Vladimir Petrovic", "Marko Ilic", "G\u00fcnter Schoof", "Zoran Stamenkovic"], "year": 2012, "doi": "https://doi.org/10.1109/DDECS.2012.6219014", "OA papers": [{"PaperId": "https://openalex.org/W1984244482", "PaperTitle": "Design methodology for fault tolerant ASICs", "Year": 2012, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Innovations for High Performance Microelectronics": 4.0}, "Authors": ["Vladimir Petrovic", "Marko Ilic", "Gunter Schoof", "Zoran Stamenkovic"]}]}, {"DBLP title": "Selective redundancy to improve reliability and to slow down delay degradation due to gate oxide breakdown.", "DBLP authors": ["Hagen S\u00e4mrow", "Claas Cornelius", "Philipp Gorski", "Andreas Tockhorn", "Dirk Timmermann"], "year": 2012, "doi": "https://doi.org/10.1109/DDECS.2012.6219015", "OA papers": [{"PaperId": "https://openalex.org/W2093162782", "PaperTitle": "Selective redundancy to improve reliability and to slow down delay degradation due to gate oxide breakdown", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Rostock": 5.0}, "Authors": ["Hagen Saemrow", "Claas Cornelius", "Philipp Gorski", "Andreas Tockhorn", "Dirk Timmermann"]}]}, {"DBLP title": "Synthesis of Petri nets into FPGA with operation flexible memories.", "DBLP authors": ["Arkadiusz Bukowiec", "Marian Adamski"], "year": 2012, "doi": "https://doi.org/10.1109/DDECS.2012.6219016", "OA papers": [{"PaperId": "https://openalex.org/W2113895041", "PaperTitle": "Synthesis of Petri nets into FPGA with operation flexible memories", "Year": 2012, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"University of Zielona G\u00f3ra": 2.0}, "Authors": ["Arkadiusz Bukowiec", "Marian Adamski"]}]}, {"DBLP title": "An evaluation of the application dependent FPGA test method.", "DBLP authors": ["Martin Rozkovec", "Jiri Jen\u00edcek", "Ondrej Nov\u00e1k"], "year": 2012, "doi": "https://doi.org/10.1109/DDECS.2012.6219017", "OA papers": [{"PaperId": "https://openalex.org/W2129144686", "PaperTitle": "An evaluation of the application dependent FPGA test method", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Institute of information technologies and electronics, Faculty of Informatics, Mechatronics and Interdisciplinary studies, Technical University in Liberec, Czech Republic": 3.0}, "Authors": ["Martin Rozkovec", "Jiri Jenicek", "Ondej Novak"]}]}, {"DBLP title": "AGATE - towards designing a low-power chip multithreading processor for mobile software defined radio systems.", "DBLP authors": ["Krzysztof Marcinek", "Witold A. Pleskacz"], "year": 2012, "doi": "https://doi.org/10.1109/DDECS.2012.6219018", "OA papers": [{"PaperId": "https://openalex.org/W2023029368", "PaperTitle": "AGATE - towards designing a low-power chip multithreading processor for mobile software defined radio systems", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Institute of Microelectronics & Optoelectronics, Warsaw University of Technology, ul. Koszykowa 75, 00-662, POLAND": 2.0}, "Authors": ["Krzysztof Marcinek", "Witold A. Pleskacz"]}]}, {"DBLP title": "Improving the iterative power of resynthesis.", "DBLP authors": ["Petr Fiser", "Jan Schmidt"], "year": 2012, "doi": "https://doi.org/10.1109/DDECS.2012.6219019", "OA papers": [{"PaperId": "https://openalex.org/W2063175208", "PaperTitle": "Improving the iterative power of resynthesis", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Czech Technical University in Prague": 2.0}, "Authors": ["Petr Fiser", "Jan Schmidt"]}]}, {"DBLP title": "NAND/NOR gate polymorphism in low temperature environment.", "DBLP authors": ["Richard Ruzicka", "V\u00e1clav Simek"], "year": 2012, "doi": "https://doi.org/10.1109/DDECS.2012.6219020", "OA papers": [{"PaperId": "https://openalex.org/W1970039540", "PaperTitle": "NAND/NOR gate polymorphism in low temperature environment", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"IT4Innovations Centre of Excellence, Faculty of Information Technology, Bozetechova 2, Czech Republic": 2.0}, "Authors": ["Richard Ruzicka", "Vaclav Simek"]}]}, {"DBLP title": "Current sensing completion detection in dual-rail asynchronous systems.", "DBLP authors": ["Luk\u00e1s Nagy", "Viera Stopjakov\u00e1"], "year": 2012, "doi": "https://doi.org/10.1109/DDECS.2012.6219021", "OA papers": [{"PaperId": "https://openalex.org/W2080513743", "PaperTitle": "Current sensing completion detection in dual-rail asynchronous systems", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Slovak University of Technology in Bratislava": 2.0}, "Authors": ["Lukas Nagy", "Viera Stopjakova"]}]}, {"DBLP title": "Power constraint testing for multi-clock domain SoCs using concurrent hybrid BIST.", "DBLP authors": ["M. H. Haghbayan", "Saeed Safari", "Zainalabedin Navabi"], "year": 2012, "doi": "https://doi.org/10.1109/DDECS.2012.6219022", "OA papers": [{"PaperId": "https://openalex.org/W2123037339", "PaperTitle": "Power constraint testing for multi-clock domain SoCs using concurrent hybrid BIST", "Year": 2012, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Tehran": 3.0}, "Authors": ["Mohammad-Hashem Haghbayan", "Saeed Safari", "Zainalabedin Navabi"]}]}, {"DBLP title": "A low-overhead monitoring ring interconnect for MPSoC parameter optimization.", "DBLP authors": ["Abdelmajid Bouajila", "Abdallah Lakhtel", "Johannes Zeppenfeld", "Walter Stechele", "Andreas Herkersdorf"], "year": 2012, "doi": "https://doi.org/10.1109/DDECS.2012.6219023", "OA papers": [{"PaperId": "https://openalex.org/W2036010444", "PaperTitle": "A low-overhead monitoring ring interconnect for MPSoC parameter optimization", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Technical University of Munich": 5.0}, "Authors": ["Abdelmajid Bouajila", "Abdallah Lakhtel", "Johannes Zeppenfeld", "Walter Stechele", "Andreas Herkersdorf"]}]}, {"DBLP title": "Design techniques for increasing performance and resource utilization of reconfigurable soft CPUs.", "DBLP authors": ["Alexander Wold", "Dirk Koch", "Jim T\u00f8rresen"], "year": 2012, "doi": "https://doi.org/10.1109/DDECS.2012.6219024", "OA papers": [{"PaperId": "https://openalex.org/W2127256956", "PaperTitle": "Design techniques for increasing performance and resource utilization of reconfigurable soft CPUs", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Oslo": 3.0}, "Authors": ["Alexander Wold", "Dirk Koch", "Jim Torresen"]}]}, {"DBLP title": "An automated infrastructure for real-time monitoring of multi-core Systems-on-Chip.", "DBLP authors": ["George Kornaros", "Ioannis Christoforakis", "Maria Astrinaki"], "year": 2012, "doi": "https://doi.org/10.1109/DDECS.2012.6219025", "OA papers": [{"PaperId": "https://openalex.org/W2018845275", "PaperTitle": "An automated infrastructure for real-time monitoring of multi-core Systems-on-Chip", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Technical University of Crete": 1.0, "Hellenic Mediterranean University": 2.0}, "Authors": ["George Kornaros", "Ioannis Christoforakis", "Maria Astrinaki"]}]}, {"DBLP title": "The architecture and the technology characterization of an FPGA-based customizable Application-Specific Vector Processor.", "DBLP authors": ["Jaroslav Sykora", "Lukas Kohout", "Roman Bartosinski", "Leos Kafka", "Martin Danek", "Petr Honz\u00edk"], "year": 2012, "doi": "https://doi.org/10.1109/DDECS.2012.6219026", "OA papers": [{"PaperId": "https://openalex.org/W3148091098", "PaperTitle": "The architecture and the technology characterization of an FPGA-based customizable Application-Specific Vector Processor", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Sykora", "Kohout", "Bartosinski", "Kafka", "Danek", "Honzik"]}]}, {"DBLP title": "LC-VCO design automation tool for nanometer CMOS technology.", "DBLP authors": ["Krzysztof Siwiec", "Tomasz Borejko", "Witold A. Pleskacz"], "year": 2012, "doi": "https://doi.org/10.1109/DDECS.2012.6219027", "OA papers": [{"PaperId": "https://openalex.org/W2068425374", "PaperTitle": "LC-VCO design automation tool for nanometer CMOS technology", "Year": 2012, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Warsaw University of Technology": 3.0}, "Authors": ["Krzysztof Siwiec", "Tomasz Borejko", "Witold A. Pleskacz"]}]}, {"DBLP title": "A gigabit fully integrated plastic optical fiber receiver for a RC-LED source.", "DBLP authors": ["Mohamed Atef", "Robert Swoboda", "Horst Zimmermann"], "year": 2012, "doi": "https://doi.org/10.1109/DDECS.2012.6219028", "OA papers": [{"PaperId": "https://openalex.org/W2145463171", "PaperTitle": "A gigabit fully integrated plastic optical fiber receiver for a RC-LED source", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"TU Wien": 2.0, "A3PICs Electronics Development, GmbH, Webergasse 18/9, 1200, Vienna, Austria": 1.0}, "Authors": ["Mohamed Atef", "R. Swoboda", "Horst Zimmermann"]}]}, {"DBLP title": "A low phase noise Ka-band voltage controlled oscillator using 0.15 \u00b5m GaAs pHEMT technology.", "DBLP authors": ["Hsuan-Ling Kao", "S. P. Shih", "Chih-Sheng Yeh", "Li-Chun Chang"], "year": 2012, "doi": "https://doi.org/10.1109/DDECS.2012.6219029", "OA papers": [{"PaperId": "https://openalex.org/W2058463570", "PaperTitle": "A low phase noise Ka-band voltage controlled oscillator using 0.15 &#x00B5;m GaAs pHEMT technology", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Chang Gung University": 3.0, "Ming Chi University of Technology": 1.0}, "Authors": ["Hsuan-Ling Kao", "S. P. Shih", "Chien-Hung Yeh", "Leland Chang"]}]}, {"DBLP title": "A simulation framework for 3-dimension Networks-on-chip with different vertical channel density configurations.", "DBLP authors": ["Haoyuan Ying", "Ashok Jaiswal", "Mohamed A. Abd El-Ghany", "Thomas Hollstein", "Klaus Hofmann"], "year": 2012, "doi": "https://doi.org/10.1109/DDECS.2012.6219030", "OA papers": [{"PaperId": "https://openalex.org/W2108029854", "PaperTitle": "A simulation framework for 3-dimension Networks-on-chip with different vertical channel density configurations", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Merck (Germany)": 1.5, "Technical University of Darmstadt": 1.5, "German University in Cairo": 1.0, "Tallinn University of Technology": 1.0}, "Authors": ["Haoyuan Ying", "Ashok Jaiswal", "Mohamed A. Abd El Ghany", "Thomas Hollstein", "Klaus Hofmann"]}]}, {"DBLP title": "HLS-DoNoC: High-level simulator for dynamically organizational NoCs.", "DBLP authors": ["Liang Guang", "Ethiopia Nigussie", "Juha Plosila", "Jouni Isoaho", "Hannu Tenhunen"], "year": 2012, "doi": "https://doi.org/10.1109/DDECS.2012.6219031", "OA papers": [{"PaperId": "https://openalex.org/W2040734795", "PaperTitle": "HLS-DoNoC: High-level simulator for dynamically organizational NoCs", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Turku": 4.0, "Royal Institute of Technology": 1.0}, "Authors": ["Liang Guang", "Ethiopia Nigussie", "Juha Plosila", "Jouni Isoaho", "Hannu Tenhunen"]}]}, {"DBLP title": "Low-area boundary BIST architecture for mesh-like network-on-chip.", "DBLP authors": ["Jaan Raik", "Vineeth Govind"], "year": 2012, "doi": "https://doi.org/10.1109/DDECS.2012.6219032", "OA papers": [{"PaperId": "https://openalex.org/W1971846407", "PaperTitle": "Low-area boundary BIST architecture for mesh-like network-on-chip", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Tallinn University of Technology": 2.0}, "Authors": ["Jaan Raik", "Vineeth Govind"]}]}, {"DBLP title": "Test and configuration architecture of a sub-THz CMOS detector array.", "DBLP authors": ["P\u00e9ter F\u00f6ldesy", "Domonkos Gergelyi", "Csaba Fuzy", "Gergely K\u00e1rolyi"], "year": 2012, "doi": "https://doi.org/10.1109/DDECS.2012.6219033", "OA papers": [{"PaperId": "https://openalex.org/W2117840419", "PaperTitle": "Test and configuration architecture of a sub-THz CMOS detector array", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Institute for Computer Science and Control": 0.5, "Hungarian Academy of Sciences": 0.5, "P\u00e1zm\u00e1ny P\u00e9ter Catholic University": 1.0, "Budapest University of Technology and Economics": 2.0}, "Authors": ["P\u00e9ter F\u00f6ldesy", "Domonkos Gergelyi", "Csaba Fuzy", "Gergely Karolyi"]}]}, {"DBLP title": "Automatic integration of hardware descriptions into system-level models.", "DBLP authors": ["Ralph G\u00f6rgen", "Jan-Hendrik Oetjens", "Wolfgang Nebel"], "year": 2012, "doi": "https://doi.org/10.1109/DDECS.2012.6219034", "OA papers": [{"PaperId": "https://openalex.org/W2062795256", "PaperTitle": "Automatic integration of hardware descriptions into system-level models", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Oldenburger Institut f\u00fcr Informatik": 1.0, "Robert Bosch (Germany)": 1.0, "Carl von Ossietzky University of Oldenburg": 1.0}, "Authors": ["Ralph G\u00f6rgen", "Jan-Hendrik Oetjens", "Wolfgang Nebel"]}]}, {"DBLP title": "Multisine signal generation method for a bioimpedance measurement device.", "DBLP authors": ["Maksim Gorev", "Vadim Pesonen", "Peeter Ellervee"], "year": 2012, "doi": "https://doi.org/10.1109/DDECS.2012.6219035", "OA papers": [{"PaperId": "https://openalex.org/W1963601672", "PaperTitle": "Multisine signal generation method for a bioimpedance measurement device", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Tallinn University of Technology": 3.0}, "Authors": ["Maksim Gorev", "Vadim Pesonen", "Peeter Ellervee"]}]}, {"DBLP title": "Radiation-tolerant combinational gates - an implementation based comparison.", "DBLP authors": ["Varadan Savulimedu Veeravalli", "Andreas Steininger"], "year": 2012, "doi": "https://doi.org/10.1109/DDECS.2012.6219036", "OA papers": [{"PaperId": "https://openalex.org/W1999075512", "PaperTitle": "Radiation-tolerant combinational gates - an implementation based comparison", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"TU Wien": 2.0}, "Authors": ["Varadan Savulimedu Veeravalli", "Andreas Steininger"]}]}, {"DBLP title": "Monitoring-driven HW/SW interrupt overload prevention for embedded real-time systems.", "DBLP authors": ["Josef Strnadel"], "year": 2012, "doi": "https://doi.org/10.1109/DDECS.2012.6219037", "OA papers": [{"PaperId": "https://openalex.org/W2015040367", "PaperTitle": "Monitoring-driven HW/SW interrupt overload prevention for embedded real-time systems", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Brno University of Technology": 1.0}, "Authors": ["Josef Strnadel"]}]}, {"DBLP title": "Efficient link-level error resilience in 3D NoCs.", "DBLP authors": ["Vladimir Pasca", "Saif-Ur Rehman", "Lorena Anghel", "Mounir Benabdenbi"], "year": 2012, "doi": "https://doi.org/10.1109/DDECS.2012.6219038", "OA papers": [{"PaperId": "https://openalex.org/W2126251329", "PaperTitle": "Efficient link-level error resilience in 3D NoCs", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Vladimir Pasca", "Saif Ur Rehman", "Lorena Anghel", "Mounir Benabdenbi"]}]}, {"DBLP title": "The design of dependable flexible multi-sensory System-on-Chips for security applications.", "DBLP authors": ["Hans G. Kerkhoff", "Yong Zhao"], "year": 2012, "doi": "https://doi.org/10.1109/DDECS.2012.6219039", "OA papers": [{"PaperId": "https://openalex.org/W2144758894", "PaperTitle": "The design of dependable flexible multi-sensory System-on-Chips for security applications", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Twente": 2.0}, "Authors": ["Hans G. Kerkhoff", "Yong Zhao"]}]}, {"DBLP title": "System side-channel leakage emulation for HW/SW security coverification of MPSoCs.", "DBLP authors": ["Armin Krieg", "Johannes Grinschgl", "Christian Steger", "Reinhold Weiss", "Holger Bock", "Josef Haid"], "year": 2012, "doi": "https://doi.org/10.1109/DDECS.2012.6219040", "OA papers": [{"PaperId": "https://openalex.org/W2030629796", "PaperTitle": "System side-channel leakage emulation for HW/SW security coverification of MPSoCs", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Graz University of Technology": 4.0, "Infineon Technologies (Austria)": 2.0}, "Authors": ["Armin Krieg", "Johannes Grinschgl", "Christian Steger", "Reinhold Weiss", "Holger Bock", "Josef Haid"]}]}, {"DBLP title": "Security properties of oscillator rings in true random number generators.", "DBLP authors": ["Knut Wold", "Slobodan Petrovic"], "year": 2012, "doi": "https://doi.org/10.1109/DDECS.2012.6219041", "OA papers": [{"PaperId": "https://openalex.org/W2098644630", "PaperTitle": "Security properties of oscillator rings in true random number generators", "Year": 2012, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Ko-Aks (Norway)": 2.0}, "Authors": ["Knut Wold", "Slobodan D. Petrovi\u0107"]}]}, {"DBLP title": "Differential evolutionary optimization algorithm applied to ESD MOSFET model fitting problem.", "DBLP authors": ["Tomas Napravnik", "Vlastimil Kote", "Vladimir Molata", "Jiri Jakovenko"], "year": 2012, "doi": "https://doi.org/10.1109/DDECS.2012.6219043", "OA papers": [{"PaperId": "https://openalex.org/W2046014537", "PaperTitle": "Differential evolutionary optimization algorithm applied to ESD MOSFET model fitting problem", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"ASICentrum (Czechia)": 1.0, "Czech Technical University in Prague": 3.0}, "Authors": ["Tomas Napravnik", "Vlastimil Kote", "V. Molata", "Jiri Jakovenko"]}]}, {"DBLP title": "A three-dimensional DRAM using floating body cell in FDSOI devices.", "DBLP authors": ["Xuelian Liu", "Aamir Zia", "Mitchell R. LeRoy", "Srikumar Raman", "Ryan Clarke", "Russell P. Kraft", "John F. McDonald"], "year": 2012, "doi": "https://doi.org/10.1109/DDECS.2012.6219044", "OA papers": [{"PaperId": "https://openalex.org/W1980506097", "PaperTitle": "A three-dimensional DRAM using floating body cell in FDSOI devices", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Rensselaer Polytechnic Institute": 7.0}, "Authors": ["Xuelian Liu", "Aamir Zia", "Mitchell R. LeRoy", "Srikumar Raman", "Ryan Clark", "Russell P. Kraft", "John F. McDonald"]}]}, {"DBLP title": "CDMA technique for Network-on-Chip.", "DBLP authors": ["Ahmed A. El Badry", "Mohamed A. Abd El-Ghany"], "year": 2012, "doi": "https://doi.org/10.1109/DDECS.2012.6219045", "OA papers": [{"PaperId": "https://openalex.org/W2121294294", "PaperTitle": "CDMA technique for Network-on-Chip", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"German University in Cairo": 2.0}, "Authors": ["Ahmed Badry", "Mohamed A. Abd El Ghany"]}]}, {"DBLP title": "Application of IDDT test towards increasing SRAM reliability in nanometer technologies.", "DBLP authors": ["G\u00e1bor Gyepes", "Daniel Arbet", "Juraj Brenkus", "Viera Stopjakov\u00e1"], "year": 2012, "doi": "https://doi.org/10.1109/DDECS.2012.6219046", "OA papers": [{"PaperId": "https://openalex.org/W2164452638", "PaperTitle": "Application of I<inf>DDT</inf> test towards increasing SRAM reliability in nanometer technologies", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Slovak University of Technology in Bratislava": 4.0}, "Authors": ["Gabor Gyepes", "Daniel Arbet", "Juraj Brenkus", "Viera Stopjakova"]}]}, {"DBLP title": "Evaluation of susceptibility of FPGA-based circuits to fault injection attacks based on clock glitching.", "DBLP authors": ["Jakub Korczyc", "Andrzej Krasniewski"], "year": 2012, "doi": "https://doi.org/10.1109/DDECS.2012.6219047", "OA papers": [{"PaperId": "https://openalex.org/W2076574447", "PaperTitle": "Evaluation of susceptibility of FPGA-based circuits to fault injection attacks based on clock glitching", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Warsaw University of Technology": 2.0}, "Authors": ["Jakub Korczyc", "Andrzej Krasniewski"]}]}, {"DBLP title": "D&T Presenter - electronic interactive system for design and test education.", "DBLP authors": ["Matej Hlatk\u00fd", "Valter Martinek", "Elena Gramatov\u00e1"], "year": 2012, "doi": "https://doi.org/10.1109/DDECS.2012.6219048", "OA papers": [{"PaperId": "https://openalex.org/W2141099182", "PaperTitle": "D&amp;T Presenter - electronic interactive system for design and test education", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Slovak University of Technology in Bratislava": 3.0}, "Authors": ["Matej Hlatky", "Valter Martinek", "Elena Gramatov\u00e1"]}]}, {"DBLP title": "A 1V, low power, high-gain, 3 - 11 GHz double-balanced CMOS sub-harmonic mixer.", "DBLP authors": ["Rouhollah Feghhi", "Sasan Naseh"], "year": 2012, "doi": "https://doi.org/10.1109/DDECS.2012.6219049", "OA papers": [{"PaperId": "https://openalex.org/W2122347566", "PaperTitle": "A 1V, low power, high-gain, 3 &#x2013; 11 GHz double-balanced CMOS sub-harmonic mixer", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Ferdowsi University of Mashhad": 2.0}, "Authors": ["Rouhollah Feghhi", "Sasan Naseh"]}]}, {"DBLP title": "Reduction of complex safety models based on Markov chains.", "DBLP authors": ["Martin Kohl\u00edk", "Hana Kub\u00e1tov\u00e1"], "year": 2012, "doi": "https://doi.org/10.1109/DDECS.2012.6219050", "OA papers": [{"PaperId": "https://openalex.org/W2042894331", "PaperTitle": "Reduction of complex safety models based on Markov chains", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Czech Technical University in Prague": 2.0}, "Authors": ["Martin Kohlik", "Hana Kubatova"]}]}, {"DBLP title": "Generation of SystemC/TLM code from UML/MARTE sequence diagrams for verification.", "DBLP authors": ["Emad Samuel Malki Ebeid", "Davide Quaglia", "Franco Fummi"], "year": 2012, "doi": "https://doi.org/10.1109/DDECS.2012.6219051", "OA papers": [{"PaperId": "https://openalex.org/W2019387813", "PaperTitle": "Generation of SystemC/TLM code from UML/MARTE sequence diagrams for verification", "Year": 2012, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of Verona": 3.0}, "Authors": ["Emad Ebeid", "Davide Quaglia", "Franco Fummi"]}]}, {"DBLP title": "Temperature and on-chip crosstalk measurement using ring oscillators in FPGA.", "DBLP authors": ["Martin Gag", "Tim Wegner", "Ansgar Waschki", "Dirk Timmermann"], "year": 2012, "doi": "https://doi.org/10.1109/DDECS.2012.6219057", "OA papers": [{"PaperId": "https://openalex.org/W1976532354", "PaperTitle": "Temperature and on-chip crosstalk measurement using ring oscillators in FPGA", "Year": 2012, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"University of Rostock": 4.0}, "Authors": ["Martin Gag", "Tim Wegner", "Ansgar Waschki", "Dirk Timmermann"]}]}, {"DBLP title": "Adaptive voltage scaling by in-situ delay monitoring for an image processing circuit.", "DBLP authors": ["Martin Wirnshofer", "Leonhard Hei\u00df", "Anil Narayan Kakade", "Nasim Pour Aryan", "Georg Georgakos", "Doris Schmitt-Landsiedel"], "year": 2012, "doi": "https://doi.org/10.1109/DDECS.2012.6219058", "OA papers": [{"PaperId": "https://openalex.org/W2101214157", "PaperTitle": "Adaptive voltage scaling by in-situ delay monitoring for an image processing circuit", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Technical University of Munich": 5.0, "Infineon Technologies (Germany)": 1.0}, "Authors": ["Martin Wirnshofer", "Leonhard Heiss", "Anil Narayan Kakade", "Nasim Pour Aryan", "Georg Georgakos", "Doris Schmitt-Landsiedel"]}]}, {"DBLP title": "Effective RT-level software-based self-testing of embedded processor cores.", "DBLP authors": ["Parisa Kabiri", "Zainalabedin Navabi"], "year": 2012, "doi": "https://doi.org/10.1109/DDECS.2012.6219059", "OA papers": [{"PaperId": "https://openalex.org/W2021278248", "PaperTitle": "Effective RT-level software-based self-testing of embedded processor cores", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Tehran": 2.0}, "Authors": ["Parisa Sha'afi Kabiri", "Zainalabedin Navabi"]}]}, {"DBLP title": "High speed FPGA implementation of hough transform for real-time applications.", "DBLP authors": ["Liberis Voudouris", "Spiridon Nikolaidis", "Abdoul Rjoub"], "year": 2012, "doi": "https://doi.org/10.1109/DDECS.2012.6219060", "OA papers": [{"PaperId": "https://openalex.org/W2067558014", "PaperTitle": "High speed FPGA implementation of hough transform for real-time applications", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Aristotle University of Thessaloniki": 2.0, "Jordan University of Science and Technology": 1.0}, "Authors": ["Liberis Voudouris", "Spiridon Nikolaidis", "Abdoul Rjoub"]}]}, {"DBLP title": "Generation of non-overlapping clock signals without using a feedback loop.", "DBLP authors": ["Ronald Spilka", "Gerald Hilber", "Andreas Rauchenecker", "Dominik Gruber", "Michael Sams", "Timm Ostermann"], "year": 2012, "doi": "https://doi.org/10.1109/DDECS.2012.6219061", "OA papers": [{"PaperId": "https://openalex.org/W2147097587", "PaperTitle": "Generation of non-overlapping clock signals without using a feedback loop", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Johannes Kepler University of Linz": 6.0}, "Authors": ["Ronald Spilka", "G. Hilber", "Andreas Rauchenecker", "Duane Gruber", "Mikko Sams", "Thomas Ostermann"]}]}, {"DBLP title": "Design and implementation of high-performance high-valency ling adders.", "DBLP authors": ["Taskin Ko\u00e7ak", "Preeti Patil"], "year": 2012, "doi": "https://doi.org/10.1109/DDECS.2012.6219062", "OA papers": [{"PaperId": "https://openalex.org/W2075349838", "PaperTitle": "Design and implementation of high-performance high-valency ling adders", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Bah\u00e7e\u015fehir University": 1.0, "University of Bristol": 1.0}, "Authors": ["Taskin Kocak", "Preeti Patil"]}]}, {"DBLP title": "A new SAT-based ATPG for generating highly compacted test sets.", "DBLP authors": ["Stephan Eggersgl\u00fc\u00df", "Rene Krenz-Baath", "Andreas Glowatz", "Friedrich Hapke", "Rolf Drechsler"], "year": 2012, "doi": "https://doi.org/10.1109/DDECS.2012.6219063", "OA papers": [{"PaperId": "https://openalex.org/W2082561435", "PaperTitle": "A new SAT-based ATPG for generating highly compacted test sets", "Year": 2012, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"University of Bremen": 2.0, "Hamm-Lippstadt University of Applied Sciences": 1.0, "Mentor Graphics, 21079 Hamburg, Germany": 2.0}, "Authors": ["Stephan Eggersglu", "Rene Krenz-Baath", "A. Glowatz", "Friedrich Hapke", "Rolf Drechsler"]}]}, {"DBLP title": "Multiple stuck-at-fault detection theorem.", "DBLP authors": ["Raimund Ubar", "Sergei Kostin", "Jaan Raik"], "year": 2012, "doi": "https://doi.org/10.1109/DDECS.2012.6219064", "OA papers": [{"PaperId": "https://openalex.org/W2111701647", "PaperTitle": "Multiple stuck-at-fault detection theorem", "Year": 2012, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Tallinn University of Technology": 3.0}, "Authors": ["Raimund Ubar", "Sergei Kostin", "Jaan Raik"]}]}, {"DBLP title": "Genetic method for compressed skewed-load delay test generation.", "DBLP authors": ["Roland Dobai", "Marcel Bal\u00e1z"], "year": 2012, "doi": "https://doi.org/10.1109/DDECS.2012.6219065", "OA papers": [{"PaperId": "https://openalex.org/W2056070843", "PaperTitle": "Genetic method for compressed skewed-load delay test generation", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Slovak Academy of Sciences": 1.0, "Institute of Informatics": 1.0}, "Authors": ["Roland Dobai", "Marcel Balaz"]}]}, {"DBLP title": "Low power balun Design for 1.575 GHz in 90 nm CMOS rechnology.", "DBLP authors": ["Jacek Gradzki"], "year": 2012, "doi": "https://doi.org/10.1109/DDECS.2012.6219067", "OA papers": [{"PaperId": "https://openalex.org/W1982371632", "PaperTitle": "Low power balun Design for 1.575 GHz in 90 nm CMOS rechnology", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Warsaw University of Technology": 1.0}, "Authors": ["Jacek Gradzki"]}]}, {"DBLP title": "Digital-driven formal analog verification for asynchronously feed-backed circuitries.", "DBLP authors": ["G\u00fcrkan Uygur", "Sebastian Sattler"], "year": 2012, "doi": "https://doi.org/10.1109/DDECS.2012.6219068", "OA papers": [{"PaperId": "https://openalex.org/W2031447455", "PaperTitle": "Digital-driven formal analog verification for asynchronously feed-backed circuitries", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Erlangen-Nuremberg": 2.0}, "Authors": ["Gurkan Uygur", "Sebastian Sattler"]}]}, {"DBLP title": "Bounded model checking of Contiki applications.", "DBLP authors": ["Thilo V\u00f6rtler", "Steffen R\u00fclke", "Petra Hofstedt"], "year": 2012, "doi": "https://doi.org/10.1109/DDECS.2012.6219069", "OA papers": [{"PaperId": "https://openalex.org/W2057803252", "PaperTitle": "Bounded model checking of Contiki applications", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Fraunhofer-Institute for Integrated Circuits IIS, Design Automation Division EAS, Zeunerstra\u00dfe 38, 01069 Dresden, Germany": 2.0, "Brandenburg University of Technology Cottbus-Senftenberg": 1.0}, "Authors": ["Thilo Vortler", "Steffen R\u00fclke", "Petra Hofstedt"]}]}, {"DBLP title": "Low power scan by partitioning and scan hold.", "DBLP authors": ["Efi Arvaniti", "Yiorgos Tsiatouhas"], "year": 2012, "doi": "https://doi.org/10.1109/DDECS.2012.6219070", "OA papers": [{"PaperId": "https://openalex.org/W2092476010", "PaperTitle": "Low power scan by partitioning and scan hold", "Year": 2012, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of Ioannina": 2.0}, "Authors": ["Efi Arvaniti", "Yiorgos Tsiatouhas"]}]}, {"DBLP title": "A user-level library for fault tolerance on shared memory multicore systems.", "DBLP authors": ["Hamid Mushtaq", "Zaid Al-Ars", "Koen Bertels"], "year": 2012, "doi": "https://doi.org/10.1109/DDECS.2012.6219071", "OA papers": [{"PaperId": "https://openalex.org/W2073147005", "PaperTitle": "A user-level library for fault tolerance on shared memory multicore systems", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Delft University of Technology": 3.0}, "Authors": ["Hamid Mushtaq", "Zaid Al-Ars", "Koen Bertels"]}]}, {"DBLP title": "A low voltage sigma delta modulator for temperature sensor.", "DBLP authors": ["Yi-Hsiang Juan", "Ching-Hsing Luo", "Hong-Yi Huang"], "year": 2012, "doi": "https://doi.org/10.1109/DDECS.2012.6219072", "OA papers": [{"PaperId": "https://openalex.org/W2019456021", "PaperTitle": "A low voltage sigma delta modulator for temperature sensor", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Cheng Kung University": 2.0, "National Taipei University": 1.0}, "Authors": ["Yi-Hsiang Juan", "Ching-Hsing Luo", "Hong-Yi Huang"]}]}, {"DBLP title": "Developing a new phase noise estimation technique based on time varying model.", "DBLP authors": ["Saber Izadpanah Tous", "E. Mohamadi", "M. Mousavi", "R. Darvish Khalil Abadi", "Ehsan Kargaran", "Hooman Nabovati"], "year": 2012, "doi": "https://doi.org/10.1109/DDECS.2012.6219073", "OA papers": [{"PaperId": "https://openalex.org/W2112602696", "PaperTitle": "Developing a new phase noise estimation technique based on time varying model", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Sadjad University of Technology": 6.0}, "Authors": ["S. Izadpanah Tous", "Efat Mohamadi", "M. Mousavi", "R. Darvish Khalil Abadi", "Ehsan Kargaran", "H. Nabovati"]}]}, {"DBLP title": "Lightweight benchmarking of platforms for network traffic processing.", "DBLP authors": ["Pavol Korcek", "Martin Z\u00e1dn\u00edk"], "year": 2012, "doi": "https://doi.org/10.1109/DDECS.2012.6219074", "OA papers": [{"PaperId": "https://openalex.org/W2015261377", "PaperTitle": "Lightweight benchmarking of platforms for network traffic processing", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Brno University of Technology": 2.0}, "Authors": ["Pavol Korcek", "Martin Zadnik"]}]}, {"DBLP title": "A new analog output buffer for data driver of active matrix displays using low-temperature polycrystalline silicon thin-film transistors.", "DBLP authors": ["Ilias Pappas", "Stilianos Siskos", "Alkis A. Hatzopoulos"], "year": 2012, "doi": "https://doi.org/10.1109/DDECS.2012.6219075", "OA papers": [{"PaperId": "https://openalex.org/W2075788404", "PaperTitle": "A new analog output buffer for data driver of active matrix displays using low-temperature polycrystalline silicon thin-film transistors", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Aristotle University of Thessaloniki": 3.0}, "Authors": ["Ilias Pappas", "Stylianos Siskos", "Alkis A. Hatzopoulos"]}]}, {"DBLP title": "Combining on-line fault detection and logic self repair.", "DBLP authors": ["Tobias Koal", "Markus Ulbricht", "Heinrich Theodor Vierhaus"], "year": 2012, "doi": "https://doi.org/10.1109/DDECS.2012.6219076", "OA papers": [{"PaperId": "https://openalex.org/W2039949436", "PaperTitle": "Combining on-line fault detection and logic self repair", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Brandenburg University of Technology Cottbus-Senftenberg": 3.0}, "Authors": ["Tobias Koal", "Markus Ulbricht", "Heinrich Theodor Vierhaus"]}]}, {"DBLP title": "Online self-checking and correction for crosstalk-induced timing errors on VLSI interconnects.", "DBLP authors": ["Ping-Liang Lai", "Der-Chen Huang"], "year": 2012, "doi": "https://doi.org/10.1109/DDECS.2012.6219077", "OA papers": [{"PaperId": "https://openalex.org/W2158702895", "PaperTitle": "Online self-checking and correction for crosstalk-induced timing errors on VLSI interconnects", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Chung Hsing University": 2.0}, "Authors": ["Ping-Liang Lai", "Der-Chen Huang"]}]}, {"DBLP title": "On test time reduction using pattern overlapping, broadcasting and on-chip decompression.", "DBLP authors": ["Martin Chloupek", "Ondrej Nov\u00e1k", "Jiri Jen\u00edcek"], "year": 2012, "doi": "https://doi.org/10.1109/DDECS.2012.6219078", "OA papers": [{"PaperId": "https://openalex.org/W2085955574", "PaperTitle": "On test time reduction using pattern overlapping, broadcasting and on-chip decompression", "Year": 2012, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Czech Technical University in Prague": 2.0, "Technical University of Liberec": 1.0}, "Authors": ["Martin Chloupek", "Ond\u0159ej Nov\u00e1k", "Jiri Jenicek"]}]}, {"DBLP title": "A SBST strategy to test microprocessors' Branch Target Buffer.", "DBLP authors": ["Paolo Bernardi", "Lyl M. Ciganda", "Michelangelo Grosso", "Ernesto S\u00e1nchez", "Matteo Sonza Reorda"], "year": 2012, "doi": "https://doi.org/10.1109/DDECS.2012.6219079", "OA papers": [{"PaperId": "https://openalex.org/W2045386776", "PaperTitle": "A SBST strategy to test microprocessors' Branch Target Buffer", "Year": 2012, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Polytechnic University of Turin": 5.0}, "Authors": ["Paolo Bernardi", "L. Ciganda", "Maurizio Grosso", "E. J. Sanchez", "M. Sonza Reorda"]}]}, {"DBLP title": "An adaptive self-test routine for in-field diagnosis of permanent faults in simple RISC cores.", "DBLP authors": ["Mario Sch\u00f6lzel", "Tobias Koal", "Heinrich Theodor Vierhaus"], "year": 2012, "doi": "https://doi.org/10.1109/DDECS.2012.6219080", "OA papers": [{"PaperId": "https://openalex.org/W2006581061", "PaperTitle": "An adaptive self-test routine for in-field diagnosis of permanent faults in simple RISC cores", "Year": 2012, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Brandenburg University of Technology Cottbus-Senftenberg": 3.0}, "Authors": ["Mario Scholzel", "Tobias Koal", "Heinrich Theodor Vierhaus"]}]}, {"DBLP title": "CIVA: Custom instruction vulnerability analysis framework.", "DBLP authors": ["Ali Azarpeyvand", "Mostafa E. Salehi", "Seid Mehdi Fakhraie"], "year": 2012, "doi": "https://doi.org/10.1109/DDECS.2012.6219081", "OA papers": [{"PaperId": "https://openalex.org/W2023093518", "PaperTitle": "CIVA: Custom instruction vulnerability analysis framework", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Tehran": 3.0}, "Authors": ["Ali Azarpeyvand", "Mostafa E. Salehi", "S.M. Fakhraie"]}]}, {"DBLP title": "Automated debugging from pre-silicon to post-silicon.", "DBLP authors": ["Mehdi Dehbashi", "G\u00f6rschwin Fey"], "year": 2012, "doi": "https://doi.org/10.1109/DDECS.2012.6219082", "OA papers": [{"PaperId": "https://openalex.org/W3150818579", "PaperTitle": "Automated debugging from pre-silicon to post-silicon", "Year": 2012, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {}, "Authors": ["Dehbashi", "Fey"]}]}, {"DBLP title": "On the use of assertions for embedded-software dynamic verification.", "DBLP authors": ["Giuseppe Di Guglielmo", "Luigi Di Guglielmo", "Franco Fummi", "Graziano Pravadelli"], "year": 2012, "doi": "https://doi.org/10.1109/DDECS.2012.6219083", "OA papers": [{"PaperId": "https://openalex.org/W2090899504", "PaperTitle": "On the use of assertions for embedded-software dynamic verification", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Verona": 4.0}, "Authors": ["Giuseppe Di Guglielmo", "Luigi Di Guglielmo", "Franco Fummi", "Graziano Pravadelli"]}]}, {"DBLP title": "Test platform for fault tolerant systems design properties verification.", "DBLP authors": ["Martin Straka", "Lukas Miculka", "Jan Kastil", "Zdenek Kot\u00e1sek"], "year": 2012, "doi": "https://doi.org/10.1109/DDECS.2012.6219084", "OA papers": [{"PaperId": "https://openalex.org/W2111878689", "PaperTitle": "Test platform for fault tolerant systems design properties verification", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Brno University of Technology": 4.0}, "Authors": ["Martin Straka", "Lukas Miculka", "Jan Kastil", "Zdenek Kotasek"]}]}, {"DBLP title": "Complementary edge alignment and digital output signal speed-up CMOS positive feedback latches.", "DBLP authors": ["Vladimir M. Milovanovic", "Horst Zimmermann"], "year": 2012, "doi": "https://doi.org/10.1109/DDECS.2012.6219088", "OA papers": [{"PaperId": "https://openalex.org/W2151861931", "PaperTitle": "Complementary edge alignment and digital output signal speed-up CMOS positive feedback latches", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"TU Wien": 2.0}, "Authors": ["Vladimir Milovanovic", "Horst Zimmermann"]}]}, {"DBLP title": "Reconfigurable time interval measurement circuit incorporating a programmable gain time difference amplifier.", "DBLP authors": ["Ahmed Naif M. Alahmadi", "Gordon Russell", "Alex Yakovlev"], "year": 2012, "doi": "https://doi.org/10.1109/DDECS.2012.6219089", "OA papers": [{"PaperId": "https://openalex.org/W2088671917", "PaperTitle": "Reconfigurable time interval measurement circuit incorporating a programmable gain time difference amplifier", "Year": 2012, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Newcastle University": 3.0}, "Authors": ["A. N. M. Alahmadi", "G.J. Russell", "Alex Yakovlev"]}]}, {"DBLP title": "Efficient digital design for automotive mixed-signal ASICs using simulink.", "DBLP authors": ["Andreas Mauderer", "Marvin Freier", "Jan-Hendrik Oetjens", "Wolfgang Rosenstiel"], "year": 2012, "doi": "https://doi.org/10.1109/DDECS.2012.6219090", "OA papers": [{"PaperId": "https://openalex.org/W1981916297", "PaperTitle": "Efficient digital design for automotive mixed-signal ASICs using simulink", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Robert Bosch (Germany)": 3.0, "University of T\u00fcbingen": 1.0}, "Authors": ["Andreas Mauderer", "Marvin Freier", "Jan-Hendrik Oetjens", "Wolfgang Rosenstiel"]}]}, {"DBLP title": "VARMA - VARiability modelling and analysis tool.", "DBLP authors": ["Gordon Russell", "Frank P. Burns", "Alex Yakovlev"], "year": 2012, "doi": "https://doi.org/10.1109/DDECS.2012.6219091", "OA papers": [{"PaperId": "https://openalex.org/W2025041690", "PaperTitle": "VARMA&amp;#x2014;VARiability modelling and analysis tool", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Newcastle University": 3.0}, "Authors": ["G.J. Russell", "Fiona Burns", "Alex Yakovlev"]}]}]