// Seed: 4020671263
module module_0 (
    output logic id_0,
    input id_1,
    output id_2,
    output id_3,
    output id_4,
    output logic id_5,
    output logic id_6,
    input id_7,
    input id_8,
    input logic id_9,
    input id_10,
    input logic id_11
);
  logic id_12;
  logic id_13;
  type_29 id_14 (
      id_10,
      id_9
  );
  assign id_13 = id_10;
  logic id_15;
  type_31(
      1, 1
  );
  logic id_16 = id_11;
  always @(negedge 1) id_0 = id_10;
  logic id_17;
  always @(posedge 1) begin
    id_4 <= id_7[1];
    id_16 = 1;
  end
  logic id_18;
  always @(*) #1;
  type_35 id_19 (
      .id_0(1),
      .id_1(1),
      .id_2(1),
      .id_3(id_0 - id_12)
  );
  logic id_20;
  logic id_21;
endmodule
