// Seed: 2334154465
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  tri0 id_3;
  supply0 id_4;
  tri1 id_5 = 1;
  assign id_3 = id_5++;
  wire id_6;
  tri0 id_7 = id_5;
  wand id_8 = id_7 * 1'b0;
  wire id_9, id_10, id_11;
  assign id_4 = id_7;
  wire id_12;
endmodule
module module_1 (
    input wire id_0,
    output wor id_1,
    input wand id_2,
    input wire id_3,
    input tri0 id_4,
    input supply1 id_5,
    output supply0 id_6,
    input supply1 id_7,
    input supply0 id_8,
    output wand id_9,
    output tri id_10,
    input tri1 id_11,
    output supply1 id_12
);
  always @(negedge id_3 <= 1) begin : LABEL_0
    disable id_14;
  end
  module_0 modCall_1 (
      id_14,
      id_14
  );
  wire id_15;
endmodule
