# do HW1.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:06:13 on Sep 21,2023
# vlog -work work HW1.vo 
# -- Compiling module HW1
# 
# Top level modules:
# 	HW1
# End time: 20:06:13 on Sep 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:06:13 on Sep 21,2023
# vlog -work work Waveform3.vwf.vt 
# -- Compiling module HW1_vlg_vec_tst
# 
# Top level modules:
# 	HW1_vlg_vec_tst
# End time: 20:06:13 on Sep 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.HW1_vlg_vec_tst 
# Start time: 20:06:13 on Sep 21,2023
# Loading work.HW1_vlg_vec_tst
# Loading work.HW1
# Loading cyclonev_ver.cyclonev_io_obuf
# Loading cyclonev_ver.cyclonev_io_ibuf
# Loading cyclonev_ver.cyclonev_lcell_comb
# after#25
# ** Note: $finish    : Waveform3.vwf.vt(44)
#    Time: 1 us  Iteration: 0  Instance: /HW1_vlg_vec_tst
# End time: 20:06:14 on Sep 21,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
