INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 21:21:45 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.172ns  (required time - arrival time)
  Source:                 buffer9/control/fullReg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.850ns period=9.700ns})
  Destination:            buffer4/outs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.850ns period=9.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.700ns  (clk rise@9.700ns - clk rise@0.000ns)
  Data Path Delay:        7.531ns  (logic 2.111ns (28.030%)  route 5.420ns (71.970%))
  Logic Levels:           20  (CARRY4=10 LUT3=2 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 10.183 - 9.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1488, unset)         0.508     0.508    buffer9/control/clk
    SLICE_X10Y114        FDRE                                         r  buffer9/control/fullReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y114        FDRE (Prop_fdre_C_Q)         0.232     0.740 r  buffer9/control/fullReg_reg/Q
                         net (fo=143, routed)         0.498     1.238    buffer9/control/fullReg_reg_0
    SLICE_X13Y108        LUT3 (Prop_lut3_I2_O)        0.125     1.363 f  buffer9/control/minusOp_carry_i_94/O
                         net (fo=1, routed)           0.394     1.757    cmpi1/buffer9_outs[7]
    SLICE_X9Y108         LUT6 (Prop_lut6_I4_O)        0.129     1.886 r  cmpi1/minusOp_carry_i_69/O
                         net (fo=1, routed)           0.342     2.228    cmpi1/minusOp_carry_i_69_n_0
    SLICE_X11Y108        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.184     2.412 r  cmpi1/minusOp_carry_i_44/CO[3]
                         net (fo=1, routed)           0.000     2.412    cmpi1/minusOp_carry_i_44_n_0
    SLICE_X11Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.461 r  cmpi1/minusOp_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000     2.461    cmpi1/minusOp_carry_i_19_n_0
    SLICE_X11Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.510 r  cmpi1/minusOp_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.510    cmpi1/minusOp_carry_i_10_n_0
    SLICE_X11Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.559 f  cmpi1/minusOp_carry_i_8/CO[3]
                         net (fo=42, routed)          0.578     3.137    control_merge0/fork_valid/generateBlocks[0].regblock/result[0]
    SLICE_X16Y120        LUT6 (Prop_lut6_I3_O)        0.043     3.180 r  control_merge0/fork_valid/generateBlocks[0].regblock/fullReg_i_10__0/O
                         net (fo=5, routed)           0.304     3.484    control_merge2/tehb/control/transmitValue_i_6__2
    SLICE_X17Y117        LUT6 (Prop_lut6_I3_O)        0.043     3.527 f  control_merge2/tehb/control/fullReg_i_5__2/O
                         net (fo=18, routed)          0.268     3.796    control_merge2/tehb/control/fullReg_reg_1
    SLICE_X14Y116        LUT5 (Prop_lut5_I1_O)        0.043     3.839 r  control_merge2/tehb/control/fullReg_i_2__2/O
                         net (fo=102, routed)         0.758     4.597    control_merge2/tehb/control/transmitValue_reg_8
    SLICE_X4Y106         LUT6 (Prop_lut6_I0_O)        0.043     4.640 r  control_merge2/tehb/control/outs[1]_i_1__2/O
                         net (fo=2, routed)           0.403     5.042    addi19/D[0]
    SLICE_X2Y108         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.272     5.314 r  addi19/dataReg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.314    addi19/dataReg_reg[4]_i_2_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.364 r  addi19/dataReg_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.364    addi19/dataReg_reg[8]_i_2_n_0
    SLICE_X2Y110         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     5.466 f  addi19/dataReg_reg[12]_i_2/O[0]
                         net (fo=2, routed)           0.298     5.765    control_merge0/tehb/control/Memory_reg[0][31][8]
    SLICE_X1Y109         LUT5 (Prop_lut5_I0_O)        0.119     5.884 f  control_merge0/tehb/control/Memory[0][9]_i_1/O
                         net (fo=5, routed)           0.517     6.401    buffer3/fifo/buffer0_outs[9]
    SLICE_X7Y109         LUT3 (Prop_lut3_I1_O)        0.050     6.451 f  buffer3/fifo/outs[0]_i_58/O
                         net (fo=1, routed)           0.253     6.703    cmpi0/buffer3_outs[4]
    SLICE_X7Y110         LUT6 (Prop_lut6_I4_O)        0.126     6.829 r  cmpi0/outs[0]_i_34/O
                         net (fo=1, routed)           0.266     7.095    cmpi0/outs[0]_i_34_n_0
    SLICE_X5Y111         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     7.357 r  cmpi0/outs_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.357    cmpi0/outs_reg[0]_i_13_n_0
    SLICE_X5Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.406 r  cmpi0/outs_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.406    cmpi0/outs_reg[0]_i_4_n_0
    SLICE_X5Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.455 r  cmpi0/outs_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.541     7.996    buffer3/fifo/result[0]
    SLICE_X6Y120         LUT4 (Prop_lut4_I0_O)        0.043     8.039 r  buffer3/fifo/outs[0]_i_1__4/O
                         net (fo=1, routed)           0.000     8.039    buffer4/outs_reg[0]_1
    SLICE_X6Y120         FDRE                                         r  buffer4/outs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.700     9.700 r  
                                                      0.000     9.700 r  clk (IN)
                         net (fo=1488, unset)         0.483    10.183    buffer4/clk
    SLICE_X6Y120         FDRE                                         r  buffer4/outs_reg[0]/C
                         clock pessimism              0.000    10.183    
                         clock uncertainty           -0.035    10.147    
    SLICE_X6Y120         FDRE (Setup_fdre_C_D)        0.064    10.211    buffer4/outs_reg[0]
  -------------------------------------------------------------------
                         required time                         10.211    
                         arrival time                          -8.039    
  -------------------------------------------------------------------
                         slack                                  2.172    




