# VLSI-and-IC-Design
Led full custom design, simulation, layout, and verification of digital and mixed-signal blocks using Cadence Virtuoso and Verilog-A.
Meeting strict timing, power, and signal integrity requirements while maintaining full DRC, LVS, and PEX
compliance.
Optimized layouts to reduce area by up to 18% versus baseline designs.
