0.7
2020.2
Oct 14 2022
05:07:14
/home/tonyho/workspace/fsic/caravel-soc_fpga_josh_2022.2-sv/rtl/header/defines.v,1692669209,verilog,,/home/tonyho/workspace/fsic/caravel-soc_fpga_josh_2022.2-sv/rtl/header/user_defines.v,,,,,,CPU_TRACE;DUNIT_DELAY=#1;FUNCTIONAL;SIM;USER_PROJ_IRQ0_EN;USE_POWER_PINS,,,,
/home/tonyho/workspace/fsic/caravel-soc_fpga_josh_2022.2-sv/rtl/header/user_defines.v,1692669209,verilog,,/home/tonyho/workspace/fsic/caravel-soc_fpga_josh_2022.2-sv/rtl/user/user_project_wrapper.v,,,,,,CPU_TRACE;DUNIT_DELAY=#1;FUNCTIONAL;SIM;USER_PROJ_IRQ0_EN;USE_POWER_PINS,,,,
/home/tonyho/workspace/fsic/caravel-soc_fpga_josh_2022.2-sv/rtl/soc-efabless/VexRiscv_MinDebugCache.v,1692669209,verilog,,/home/tonyho/workspace/fsic/caravel-soc_fpga_josh_2022.2-sv/rtl/soc/mprj_io.v,,InstructionCache;VexRiscv,,,,CPU_TRACE;DUNIT_DELAY=#1;FUNCTIONAL;SIM;USER_PROJ_IRQ0_EN;USE_POWER_PINS,,,,
/home/tonyho/workspace/fsic/caravel-soc_fpga_josh_2022.2-sv/rtl/soc-efabless/housekeeping_spi.v,1692669209,verilog,,/home/tonyho/workspace/fsic/caravel-soc_fpga_josh_2022.2-sv/rtl/soc/spiflash.v,,housekeeping_spi,,,,CPU_TRACE;DUNIT_DELAY=#1;FUNCTIONAL;SIM;USER_PROJ_IRQ0_EN;USE_POWER_PINS,,,,
/home/tonyho/workspace/fsic/caravel-soc_fpga_josh_2022.2-sv/rtl/soc-efabless/mgmt_core.v,1692669209,verilog,,/home/tonyho/workspace/fsic/caravel-soc_fpga_josh_2022.2-sv/rtl/soc-efabless/mgmt_core_wrapper.v,,mgmt_core,,,,CPU_TRACE;DUNIT_DELAY=#1;FUNCTIONAL;SIM;USER_PROJ_IRQ0_EN;USE_POWER_PINS,,,,
/home/tonyho/workspace/fsic/caravel-soc_fpga_josh_2022.2-sv/rtl/soc-efabless/mgmt_core_wrapper.v,1692669209,verilog,,/home/tonyho/workspace/fsic/caravel-soc_fpga_josh_2022.2-sv/rtl/soc-efabless/VexRiscv_MinDebugCache.v,,mgmt_core_wrapper,,,,CPU_TRACE;DUNIT_DELAY=#1;FUNCTIONAL;SIM;USER_PROJ_IRQ0_EN;USE_POWER_PINS,,,,
/home/tonyho/workspace/fsic/caravel-soc_fpga_josh_2022.2-sv/rtl/soc/caravel.v,1692669209,verilog,,,,caravel,,,,CPU_TRACE;DUNIT_DELAY=#1;FUNCTIONAL;SIM;USER_PROJ_IRQ0_EN;USE_POWER_PINS,,,,
/home/tonyho/workspace/fsic/caravel-soc_fpga_josh_2022.2-sv/rtl/soc/chip_io.v,1692669209,verilog,,/home/tonyho/workspace/fsic/caravel-soc_fpga_josh_2022.2-sv/rtl/soc/gpio_control_block.v,,chip_io,,,,CPU_TRACE;DUNIT_DELAY=#1;FUNCTIONAL;SIM;USER_PROJ_IRQ0_EN;USE_POWER_PINS,,,,
/home/tonyho/workspace/fsic/caravel-soc_fpga_josh_2022.2-sv/rtl/soc/gpio_control_block.v,1692669209,verilog,,/home/tonyho/workspace/fsic/caravel-soc_fpga_josh_2022.2-sv/rtl/soc/gpio_defaults_block.v,,gpio_control_block,,,,CPU_TRACE;DUNIT_DELAY=#1;FUNCTIONAL;SIM;USER_PROJ_IRQ0_EN;USE_POWER_PINS,,,,
/home/tonyho/workspace/fsic/caravel-soc_fpga_josh_2022.2-sv/rtl/soc/gpio_defaults_block.v,1692669209,verilog,,/home/tonyho/workspace/fsic/caravel-soc_fpga_josh_2022.2-sv/rtl/soc/housekeeping.v,,gpio_defaults_block,,,,CPU_TRACE;DUNIT_DELAY=#1;FUNCTIONAL;SIM;USER_PROJ_IRQ0_EN;USE_POWER_PINS,,,,
/home/tonyho/workspace/fsic/caravel-soc_fpga_josh_2022.2-sv/rtl/soc/housekeeping.v,1692669209,verilog,,/home/tonyho/workspace/fsic/caravel-soc_fpga_josh_2022.2-sv/rtl/soc/caravel.v,,boledu_fd_sc_hd__clkbuf_8;housekeeping,,,,CPU_TRACE;DUNIT_DELAY=#1;FUNCTIONAL;SIM;USER_PROJ_IRQ0_EN;USE_POWER_PINS,,,,
/home/tonyho/workspace/fsic/caravel-soc_fpga_josh_2022.2-sv/rtl/soc/mprj_io.v,1692669209,verilog,,/home/tonyho/workspace/fsic/caravel-soc_fpga_josh_2022.2-sv/rtl/soc-efabless/housekeeping_spi.v,,boledu_io;mprj_io,,,,CPU_TRACE;DUNIT_DELAY=#1;FUNCTIONAL;SIM;USER_PROJ_IRQ0_EN;USE_POWER_PINS,,,,
/home/tonyho/workspace/fsic/caravel-soc_fpga_josh_2022.2-sv/rtl/soc/spiflash.v,1692669209,verilog,,/home/tonyho/workspace/fsic/caravel-soc_fpga_josh_2022.2-sv/rtl/soc/chip_io.v,,spiflash,,,,CPU_TRACE;DUNIT_DELAY=#1;FUNCTIONAL;SIM;USER_PROJ_IRQ0_EN;USE_POWER_PINS,,,,
/home/tonyho/workspace/fsic/caravel-soc_fpga_josh_2022.2-sv/rtl/user/user_proj_example.counter.v,1692669209,verilog,,/home/tonyho/workspace/fsic/caravel-soc_fpga_josh_2022.2-sv/vip/tbuart.v,,counter;user_proj_example,,,,CPU_TRACE;DUNIT_DELAY=#1;FUNCTIONAL;SIM;USER_PROJ_IRQ0_EN;USE_POWER_PINS,,,,
/home/tonyho/workspace/fsic/caravel-soc_fpga_josh_2022.2-sv/rtl/user/user_project_wrapper.v,1692669209,verilog,,/home/tonyho/workspace/fsic/caravel-soc_fpga_josh_2022.2-sv/rtl/user/user_proj_example.counter.v,,user_project_wrapper,,,,CPU_TRACE;DUNIT_DELAY=#1;FUNCTIONAL;SIM;USER_PROJ_IRQ0_EN;USE_POWER_PINS,,,,
/home/tonyho/workspace/fsic/caravel-soc_fpga_josh_2022.2-sv/vip/RAM128.v,1692669210,verilog,,/home/tonyho/workspace/fsic/caravel-soc_fpga_josh_2022.2-sv/rtl/soc-efabless/mgmt_core.v,,RAM128,,,,CPU_TRACE;DUNIT_DELAY=#1;FUNCTIONAL;SIM;USER_PROJ_IRQ0_EN;USE_POWER_PINS,,,,
/home/tonyho/workspace/fsic/caravel-soc_fpga_josh_2022.2-sv/vip/RAM256.v,1692669210,verilog,,/home/tonyho/workspace/fsic/caravel-soc_fpga_josh_2022.2-sv/vip/RAM128.v,,RAM256,,,,CPU_TRACE;DUNIT_DELAY=#1;FUNCTIONAL;SIM;USER_PROJ_IRQ0_EN;USE_POWER_PINS,,,,
/home/tonyho/workspace/fsic/caravel-soc_fpga_josh_2022.2-sv/vip/bram.v,1692669210,verilog,,/home/tonyho/workspace/fsic/caravel-soc_fpga_josh_2022.2-sv/vip/RAM256.v,,bram,,,,CPU_TRACE;DUNIT_DELAY=#1;FUNCTIONAL;SIM;USER_PROJ_IRQ0_EN;USE_POWER_PINS,,,,
/home/tonyho/workspace/fsic/caravel-soc_fpga_josh_2022.2-sv/vip/tbuart.v,1692669210,verilog,,/home/tonyho/workspace/fsic/caravel-soc_fpga_josh_2022.2-sv/vip/bram.v,,tbuart,,,,CPU_TRACE;DUNIT_DELAY=#1;FUNCTIONAL;SIM;USER_PROJ_IRQ0_EN;USE_POWER_PINS,,,,
