
;; Function int hash_UNH(int*, int, long int, int) (_Z8hash_UNHPiili, funcdef_no=1063, decl_uid=23699, cgraph_uid=307)



try_optimize_cfg iteration 1

Removing jump 174.
deleting insn with uid = 174.


try_optimize_cfg iteration 2



try_optimize_cfg iteration 1

rescanning insn with uid = 42.
deleting insn with uid = 42.
rescanning insn with uid = 42.
deleting insn with uid = 42.
rescanning insn with uid = 65.
deleting insn with uid = 65.
rescanning insn with uid = 65.
deleting insn with uid = 65.
rescanning insn with uid = 77.
deleting insn with uid = 77.
rescanning insn with uid = 77.
deleting insn with uid = 77.
rescanning insn with uid = 91.
deleting insn with uid = 91.
rescanning insn with uid = 91.
deleting insn with uid = 91.
rescanning insn with uid = 117.
deleting insn with uid = 117.
rescanning insn with uid = 117.
deleting insn with uid = 117.
rescanning insn with uid = 130.
deleting insn with uid = 130.
rescanning insn with uid = 130.
deleting insn with uid = 130.
rescanning insn with uid = 142.
deleting insn with uid = 142.
rescanning insn with uid = 142.
deleting insn with uid = 142.
deleting insn with uid = 210.
deleting insn with uid = 209.
STC - round 1
Getting bb 2
Basic block 2 was visited in trace 0
  Possible start of this round: 8 (key: -40)
Basic block 3 was visited in trace 0
Block 4 can't be copied because its size = 15.
Basic block 4 was visited in trace 0
Block 5 can't be copied because its size = 24.
Basic block 5 was visited in trace 0
Block 5 can't be copied because its size = 24.
  Possible start of this round: 6 (key: -2000)
Changing key for bb 6 from -2000 to -1202000.
Getting bb 6
Basic block 6 was visited in trace 1
  Possible start of this round: 7 (key: -20)
Changing key for bb 7 from -20 to -1002020.
Getting bb 7
Basic block 7 was visited in trace 2
Block 8 can't be copied because its size = 8.
Basic block 8 was visited in trace 2
  Possible start of next round: 14 (key: -4)
Basic block 9 was visited in trace 2
Block 10 can't be copied because its size = 37.
Basic block 10 was visited in trace 2
Block 10 can't be copied because its size = 37.
  Possible start of this round: 11 (key: -36)
Changing key for bb 11 from -36 to -1003736.
Getting bb 11
Basic block 11 was visited in trace 3
Block 12 can't be copied because its size = 7.
  Possible start of this round: 15 (key: -40)
Basic block 12 was visited in trace 3
Block 12 can't be copied because its size = 7.
  Possible start of this round: 13 (key: -37)
Changing key for bb 13 from -37 to -1003737.
Getting bb 13
Basic block 13 was visited in trace 4
Block 15 can't be copied because its size = 15.
Basic block 15 was visited in trace 4
STC - round 2
Getting bb 14
  Possible start point of next round: 14 (key: -4)
STC - round 3
Getting bb 14
Basic block 14 was visited in trace 5
STC - round 4
Trace 1 (round 1):  2 [40] 3 [20] 4 [2000] 5 [8000]
Trace 2 (round 1):  6 [2000]
Trace 3 (round 1):  7 [20] 8 [40] 9 [36] 10 [409]
Trace 4 (round 1):  11 [36] 12 [409]
Trace 5 (round 1):  13 [37] 15 [40]
Trace 6 (round 3):  14 [4]
Connection: 5 6
Connection: 6 7
Connection: 10 11
Connection: 12 13
Connection: 14 15 exit
deleting insn with uid = 211.
changing bb of uid 222
  unscanned insn
changing bb of uid 212
  unscanned insn
scanning new insn with uid = 212.
changing bb of uid 213
  unscanned insn
changing bb of uid 214
  unscanned insn
scanning new insn with uid = 214.
changing bb of uid 215
  unscanned insn
scanning new insn with uid = 215.
changing bb of uid 216
  unscanned insn
scanning new insn with uid = 216.
changing bb of uid 217
  unscanned insn
scanning new insn with uid = 217.
changing bb of uid 218
  unscanned insn
scanning new insn with uid = 218.
changing bb of uid 219
  unscanned insn
scanning new insn with uid = 219.
changing bb of uid 220
  unscanned insn
scanning new insn with uid = 220.
changing bb of uid 221
  unscanned insn
scanning new insn with uid = 221.
deleting insn with uid = 223.
Redirecting fallthru edge 14->15 to 16
Duplicated bb 15 (created bb 16)
Final order:
2 3 4 5 6 7 8 9 10 11 12 13 15 14 16 
Reordered sequence:
 2 bb 2  [40]
 3 bb 3  [20]
 4 bb 4  [2000]
 5 bb 5  [8000]
 6 bb 6  [2000]
 7 bb 7  [20]
 8 bb 8  [40]
 9 bb 9  [36]
 10 bb 10  [409]
 11 bb 11  [36]
 12 bb 12  [409]
 13 bb 13  [37]
 14 bb 15  [36]
 15 bb 14  [4]
 16 duplicate of 15  [4]

17 basic blocks, 23 edges.
basic block 0, loop depth 0, count 0, freq 40, maybe hot
 prev block (nil), next block 2, flags: (RTL)
 pred:      
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }d-1(41){ }d-1(42){ }d-1(43){ }d-1(44){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  kill	

;; lr  out 	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

 succ:       2 [100.0%]  (FALLTHRU)

basic block 2, loop depth 0, count 0, freq 40, maybe hot
 prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
 pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(7){ }}
;; lr  in  	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  def 	 1 [dx] 7 [sp] 17 [flags] 43 [r14] 44 [r15]
;; live  in  	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 1 [dx] 7 [sp] 17 [flags] 43 [r14] 44 [r15]
;; live  kill	 17 [flags]

(note 38 0 180 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 180 38 181 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg:DI 44 r15)) tiles.cpp:129 67 {*pushdi2_rex64}
     (expr_list:REG_DEAD (reg:DI 44 r15)
        (nil)))
(insn/f 181 180 182 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg:DI 43 r14)) tiles.cpp:129 67 {*pushdi2_rex64}
     (expr_list:REG_DEAD (reg:DI 43 r14)
        (nil)))
(insn/f 182 181 183 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg:DI 42 r13)) tiles.cpp:129 67 {*pushdi2_rex64}
     (expr_list:REG_DEAD (reg:DI 42 r13)
        (nil)))
(insn/f 183 182 184 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg:DI 41 r12)) tiles.cpp:129 67 {*pushdi2_rex64}
     (expr_list:REG_DEAD (reg:DI 41 r12)
        (nil)))
(insn/f 184 183 185 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg:DI 6 bp)) tiles.cpp:129 67 {*pushdi2_rex64}
     (expr_list:REG_DEAD (reg:DI 6 bp)
        (nil)))
(insn/f 185 184 186 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg:DI 3 bx)) tiles.cpp:129 67 {*pushdi2_rex64}
     (expr_list:REG_DEAD (reg:DI 3 bx)
        (nil)))
(insn/f 186 185 187 2 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -24 [0xffffffffffffffe8])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) tiles.cpp:129 951 {pro_epilogue_adjust_stack_di_add}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -24 [0xffffffffffffffe8])))
            (nil))))
(note 187 186 28 2 NOTE_INSN_PROLOGUE_END)
(insn 28 187 29 2 (set (reg/v/f:DI 43 r14 [orig:114 ints ] [114])
        (reg:DI 5 di [ ints ])) tiles.cpp:129 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ ints ])
        (nil)))
(insn 29 28 30 2 (set (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 4 [0x4])) [0 %sfp+-12 S4 A32])
        (reg:SI 4 si [ num_ints ])) tiles.cpp:129 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ num_ints ])
        (nil)))
(insn 30 29 31 2 (set (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0 %sfp+-8 S8 A64])
        (reg:DI 1 dx [ m ])) tiles.cpp:129 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [ m ])
        (nil)))
(insn 31 30 32 2 (set (reg/v:SI 44 r15 [orig:117 increment ] [117])
        (reg:SI 2 cx [ increment ])) tiles.cpp:129 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [ increment ])
        (nil)))
(note 32 31 40 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 40 32 207 2 (var_location:DI sum (const_int 0 [0])) tiles.cpp:134 -1
     (nil))
(insn 207 40 208 2 (set (reg:SI 1 dx)
        (mem/c:SI (symbol_ref:DI ("_ZZ8hash_UNHPiiliE10first_call") [flags 0x2]  <var_decl 0x2b67b8f8c688 first_call>) [0 first_call+0 S4 A128])) tiles.cpp:137 89 {*movsi_internal}
     (nil))
(insn 208 207 42 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx)
            (const_int 0 [0]))) tiles.cpp:137 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 42 208 43 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 85)
            (pc))) tiles.cpp:137 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 85)
;; lr  out 	 7 [sp] 43 [r14] 44 [r15]
;; live  out 	 7 [sp] 43 [r14] 44 [r15]

 succ:       3 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
             8 [50.0%]  (CAN_FALLTHRU)

basic block 3, loop depth 0, count 0, freq 20, maybe hot
 prev block 2, next block 4, flags: (REACHABLE, RTL)
 pred:       2 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(7){ }}
;; lr  in  	 7 [sp] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp]
;; lr  def 	 6 [bp] 41 [r12]
;; live  in  	 7 [sp] 43 [r14] 44 [r15]
;; live  gen 	 6 [bp] 41 [r12]
;; live  kill	

(note 43 42 169 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 169 43 46 3 (set (reg:DI 6 bp [orig:91 ivtmp.78 ] [91])
        (symbol_ref:DI ("_ZZ8hash_UNHPiiliE6rndseq") [flags 0x2]  <var_decl 0x2b67b8f8c5f0 rndseq>)) 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUAL (symbol_ref:DI ("_ZZ8hash_UNHPiiliE6rndseq") [flags 0x2]  <var_decl 0x2b67b8f8c5f0 rndseq>)
        (nil)))
(insn 46 169 79 3 (set (reg/f:DI 41 r12 [orig:110 D.25971 ] [110])
        (const:DI (plus:DI (symbol_ref:DI ("_ZZ8hash_UNHPiiliE6rndseq") [flags 0x2]  <var_decl 0x2b67b8f8c5f0 rndseq>)
                (const_int 8192 [0x2000])))) 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUIV (const:DI (plus:DI (symbol_ref:DI ("_ZZ8hash_UNHPiiliE6rndseq") [flags 0x2]  <var_decl 0x2b67b8f8c5f0 rndseq>)
                (const_int 8192 [0x2000])))
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 41 [r12] 43 [r14] 44 [r15]
;; live  out 	 6 [bp] 7 [sp] 41 [r12] 43 [r14] 44 [r15]

 succ:       4 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 4, loop depth 0, count 0, freq 2000, maybe hot
 prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
 pred:       6 [99.0%]  (DFS_BACK,CAN_FALLTHRU)
             3 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 41 [r12] 43 [r14] 44 [r15]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 3 [bx] 17 [flags] 42 [r13]
;; live  in  	 6 [bp] 7 [sp] 41 [r12] 43 [r14] 44 [r15]
;; live  gen 	 3 [bx] 42 [r13]
;; live  kill	 17 [flags]

(code_label 79 46 47 4 6 "" [1 uses])
(note 47 79 48 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 48 47 50 4 (var_location:SI k (clobber (const_int 0 [0]))) -1
     (nil))
(insn 50 48 52 4 (set (mem:SI (reg:DI 6 bp [orig:91 ivtmp.78 ] [91]) [0 MEM[base: _115, offset: 0B]+0 S4 A32])
        (const_int 0 [0])) tiles.cpp:139 89 {*movsi_internal}
     (nil))
(debug_insn 52 50 33 4 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(insn 33 52 206 4 (set (reg:SI 3 bx [orig:108 D.25970 ] [108])
        (const_int 4 [0x4])) tiles.cpp:139 89 {*movsi_internal}
     (expr_list:REG_EQUAL (const_int 4 [0x4])
        (nil)))
(insn 206 33 68 4 (parallel [
            (set (reg:DI 42 r13 [orig:90 D.25965 ] [90])
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:139 81 {*movdi_xor}
     (nil))
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

 succ:       5 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 5, loop depth 0, count 0, freq 8000, maybe hot
 prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
 pred:       5 [75.0%]  (DFS_BACK,CAN_FALLTHRU)
             4 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 3 [bx] 6 [bp] 7 [sp] 42 [r13]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 42 [r13] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 3 [bx] 17 [flags] 42 [r13]
;; live  kill	 17 [flags]

(code_label 68 206 53 5 4 "" [1 uses])
(note 53 68 54 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 54 53 55 5 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(call_insn 55 54 57 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("rand") [flags 0x41]  <function_decl 0x2b67b8e39500 rand>) [0 rand S1 A8])
            (const_int 0 [0]))) tiles.cpp:141 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (nil))
(insn 57 55 58 5 (set (reg:SI 0 ax [orig:119 D.25965 ] [119])
        (zero_extend:SI (reg:QI 0 ax [orig:87 D.25966 ] [87]))) tiles.cpp:141 145 {*zero_extendqisi2}
     (nil))
(insn 58 57 59 5 (parallel [
            (set (reg:SI 42 r13 [orig:90 D.25965 ] [90])
                (ashift:SI (reg:SI 42 r13 [orig:90 D.25965 ] [90])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:141 512 {*ashlsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 59 58 60 5 (parallel [
            (set (reg:SI 42 r13 [orig:90 D.25965 ] [90])
                (ior:SI (reg:SI 42 r13 [orig:90 D.25965 ] [90])
                    (reg:SI 0 ax [orig:119 D.25965 ] [119])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:141 412 {*iorsi_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:119 D.25965 ] [119])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 60 59 62 5 (set (mem:SI (reg:DI 6 bp [orig:91 ivtmp.78 ] [91]) [0 MEM[base: _115, offset: 0B]+0 S4 A32])
        (reg:SI 42 r13 [orig:90 D.25965 ] [90])) tiles.cpp:141 89 {*movsi_internal}
     (nil))
(debug_insn 62 60 63 5 (var_location:SI i (debug_expr:SI D#1)) -1
     (nil))
(note 63 62 64 5 NOTE_INSN_DELETED)
(insn 64 63 65 5 (parallel [
            (set (reg:CCZ 17 flags)
                (compare:CCZ (plus:SI (reg:SI 3 bx [orig:108 D.25970 ] [108])
                        (const_int -1 [0xffffffffffffffff]))
                    (const_int 0 [0])))
            (set (reg:SI 3 bx [orig:108 D.25970 ] [108])
                (plus:SI (reg:SI 3 bx [orig:108 D.25970 ] [108])
                    (const_int -1 [0xffffffffffffffff])))
        ]) tiles.cpp:140 281 {*addsi_2}
     (nil))
(jump_insn 65 64 72 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 68)
            (pc))) tiles.cpp:140 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 7500 [0x1d4c])
            (nil)))
 -> 68)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

 succ:       5 [75.0%]  (DFS_BACK,CAN_FALLTHRU)
             6 [25.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)

basic block 6, loop depth 0, count 0, freq 2000, maybe hot
 prev block 5, next block 7, flags: (REACHABLE, RTL, MODIFIED)
 pred:       5 [25.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 41 [r12] 43 [r14] 44 [r15]
;; lr  use 	 6 [bp] 7 [sp] 41 [r12]
;; lr  def 	 6 [bp] 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 41 [r12] 43 [r14] 44 [r15]
;; live  gen 	 6 [bp] 17 [flags]
;; live  kill	 17 [flags]

(note 72 65 74 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 74 72 75 6 (var_location:SI k (debug_expr:SI D#2)) -1
     (nil))
(insn 75 74 76 6 (parallel [
            (set (reg:DI 6 bp [orig:91 ivtmp.78 ] [91])
                (plus:DI (reg:DI 6 bp [orig:91 ivtmp.78 ] [91])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 76 75 77 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 6 bp [orig:91 ivtmp.78 ] [91])
            (reg/f:DI 41 r12 [orig:110 D.25971 ] [110]))) tiles.cpp:138 8 {*cmpdi_1}
     (expr_list:REG_EQUAL (compare:CCZ (reg:DI 6 bp [orig:91 ivtmp.78 ] [91])
            (const:DI (plus:DI (symbol_ref:DI ("_ZZ8hash_UNHPiiliE6rndseq") [flags 0x2]  <var_decl 0x2b67b8f8c5f0 rndseq>)
                    (const_int 8192 [0x2000]))))
        (nil)))
(jump_insn 77 76 83 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 79)
            (pc))) tiles.cpp:138 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9899 [0x26ab])
            (nil)))
 -> 79)
;; lr  out 	 6 [bp] 7 [sp] 41 [r12] 43 [r14] 44 [r15]
;; live  out 	 6 [bp] 7 [sp] 41 [r12] 43 [r14] 44 [r15]

 succ:       4 [99.0%]  (DFS_BACK,CAN_FALLTHRU)
             7 [1.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)

basic block 7, loop depth 0, count 0, freq 20, maybe hot
 prev block 6, next block 8, flags: (REACHABLE, RTL)
 pred:       6 [1.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(7){ }}
;; lr  in  	 7 [sp] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp]
;; lr  def 	
;; live  in  	 7 [sp] 43 [r14] 44 [r15]
;; live  gen 	
;; live  kill	

(note 83 77 84 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 84 83 85 7 (set (mem/c:SI (symbol_ref:DI ("_ZZ8hash_UNHPiiliE10first_call") [flags 0x2]  <var_decl 0x2b67b8f8c688 first_call>) [0 first_call+0 S4 A128])
        (const_int 0 [0])) tiles.cpp:143 89 {*movsi_internal}
     (nil))
;; lr  out 	 7 [sp] 43 [r14] 44 [r15]
;; live  out 	 7 [sp] 43 [r14] 44 [r15]

 succ:       8 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 8, loop depth 0, count 0, freq 40, maybe hot
 prev block 7, next block 9, flags: (REACHABLE, RTL, MODIFIED)
 pred:       2 [50.0%]  (CAN_FALLTHRU)
             7 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(7){ }}
;; lr  in  	 7 [sp] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 7 [sp] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 17 [flags]
;; live  kill	

(code_label 85 84 86 8 2 "" [1 uses])
(note 86 85 88 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 88 86 89 8 (var_location:DI sum (const_int 0 [0])) -1
     (nil))
(debug_insn 89 88 204 8 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(insn 204 89 205 8 (set (reg:SI 0 ax)
        (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 4 [0x4])) [0 %sfp+-12 S4 A32])) tiles.cpp:146 89 {*movsi_internal}
     (nil))
(insn 205 204 91 8 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:SI 0 ax)
            (const_int 0 [0]))) tiles.cpp:146 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 91 205 92 8 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 164)
            (pc))) tiles.cpp:146 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 164)
;; lr  out 	 7 [sp] 43 [r14] 44 [r15]
;; live  out 	 7 [sp] 43 [r14] 44 [r15]

 succ:       9 [91.0%]  (FALLTHRU,CAN_FALLTHRU)
             15 [9.0%]  (CAN_FALLTHRU)

basic block 9, loop depth 0, count 0, freq 36, maybe hot
 prev block 8, next block 10, flags: (REACHABLE, RTL, MODIFIED)
 pred:       8 [91.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(7){ }}
;; lr  in  	 7 [sp] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 5 [di] 17 [flags]
;; live  in  	 7 [sp] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 1 [dx] 5 [di]
;; live  kill	 17 [flags]

(note 92 91 202 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 202 92 203 9 (parallel [
            (set (reg/v:DI 0 ax [orig:104 sum ] [104])
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:134 81 {*movdi_xor}
     (nil))
(insn 203 202 168 9 (parallel [
            (set (reg:DI 1 dx [orig:105 i ] [105])
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:146 81 {*movdi_xor}
     (nil))
(insn 168 203 119 9 (set (reg/f:DI 5 di [133])
        (symbol_ref:DI ("_ZZ8hash_UNHPiiliE6rndseq") [flags 0x2]  <var_decl 0x2b67b8f8c5f0 rndseq>)) 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUIV (symbol_ref:DI ("_ZZ8hash_UNHPiiliE6rndseq") [flags 0x2]  <var_decl 0x2b67b8f8c5f0 rndseq>)
        (nil)))
;; lr  out 	 0 [ax] 1 [dx] 5 [di] 7 [sp] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 1 [dx] 5 [di] 7 [sp] 43 [r14] 44 [r15]

 succ:       10 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 10, loop depth 0, count 0, freq 409, maybe hot
 prev block 9, next block 11, flags: (REACHABLE, RTL, MODIFIED)
 pred:       10 [91.0%]  (DFS_BACK,CAN_FALLTHRU)
             9 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 5 [di] 7 [sp] 43 [r14] 44 [r15]
;; lr  use 	 0 [ax] 1 [dx] 5 [di] 7 [sp] 43 [r14] 44 [r15]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 17 [flags]
;; live  in  	 0 [ax] 1 [dx] 5 [di] 7 [sp] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 17 [flags]
;; live  kill	 17 [flags]

(code_label 119 168 93 10 9 "" [1 uses])
(note 93 119 94 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 94 93 95 10 (var_location:DI sum (reg/v:DI 0 ax [orig:104 sum ] [104])) -1
     (nil))
(debug_insn 95 94 96 10 (var_location:SI i (reg/v:SI 1 dx [orig:105 i ] [105])) -1
     (nil))
(insn 96 95 97 10 (set (reg:DI 2 cx [orig:121 D.25967 ] [121])
        (sign_extend:DI (reg/v:SI 1 dx [orig:105 i ] [105]))) tiles.cpp:148 149 {*extendsidi2_rex64}
     (nil))
(note 97 96 98 10 NOTE_INSN_DELETED)
(insn 98 97 173 10 (set (reg/v:DI 4 si [orig:96 index ] [96])
        (sign_extend:DI (mem:SI (plus:DI (mult:DI (reg:DI 2 cx [orig:121 D.25967 ] [121])
                        (const_int 4 [0x4]))
                    (reg/v/f:DI 43 r14 [orig:114 ints ] [114])) [0 *_29+0 S4 A32]))) tiles.cpp:148 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:DI 2 cx [orig:121 D.25967 ] [121])
        (nil)))
(debug_insn 173 98 99 10 (var_location:DI D#4 (reg/v:DI 4 si [orig:96 index ] [96])) -1
     (nil))
(debug_insn 99 173 176 10 (var_location:DI index (reg/v:DI 4 si [orig:96 index ] [96])) tiles.cpp:148 -1
     (nil))
(insn 176 99 100 10 (set (reg:SI 2 cx [orig:123 D.25966 ] [123])
        (reg/v:SI 44 r15 [orig:117 increment ] [117])) tiles.cpp:149 89 {*movsi_internal}
     (nil))
(insn 100 176 172 10 (parallel [
            (set (reg:SI 2 cx [orig:123 D.25966 ] [123])
                (mult:SI (reg:SI 2 cx [orig:123 D.25966 ] [123])
                    (reg/v:SI 1 dx [orig:105 i ] [105])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:149 344 {*mulsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(debug_insn 172 100 101 10 (var_location:SI D#3 (reg:SI 2 cx [orig:123 D.25966 ] [123])) -1
     (nil))
(note 101 172 201 10 NOTE_INSN_DELETED)
(insn 201 101 105 10 (parallel [
            (set (reg:DI 2 cx [orig:126 index ] [126])
                (plus:DI (reg:DI 2 cx [orig:126 index ] [126])
                    (reg/v:DI 4 si [orig:96 index ] [96])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:149 274 {*adddi_1}
     (nil))
(debug_insn 105 201 106 10 (var_location:DI index (and:DI (plus:DI (sign_extend:DI (debug_expr:SI D#3))
            (debug_expr:DI D#4))
        (const_int 2047 [0x7ff]))) -1
     (nil))
(note 106 105 107 10 NOTE_INSN_DELETED)
(insn 107 106 109 10 (parallel [
            (set (reg:DI 2 cx [orig:126 index ] [126])
                (and:DI (reg:DI 2 cx [orig:126 index ] [126])
                    (const_int 2047 [0x7ff])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:155 392 {*anddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 109 107 110 10 (set (reg:DI 2 cx [orig:128 D.25969 ] [128])
        (zero_extend:DI (mem/j:SI (plus:DI (mult:DI (reg:DI 2 cx [orig:126 index ] [126])
                        (const_int 4 [0x4]))
                    (reg/f:DI 5 di [133])) [0 rndseq S4 A32]))) tiles.cpp:155 139 {*zero_extendsidi2_rex64}
     (expr_list:REG_EQUAL (zero_extend:DI (mem/j:SI (plus:DI (mult:DI (reg:DI 2 cx [orig:126 index ] [126])
                        (const_int 4 [0x4]))
                    (symbol_ref:DI ("_ZZ8hash_UNHPiiliE6rndseq") [flags 0x2]  <var_decl 0x2b67b8f8c5f0 rndseq>)) [0 rndseq S4 A32]))
        (nil)))
(insn 110 109 111 10 (parallel [
            (set (reg/v:DI 0 ax [orig:104 sum ] [104])
                (plus:DI (reg/v:DI 0 ax [orig:104 sum ] [104])
                    (reg:DI 2 cx [orig:128 D.25969 ] [128])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:155 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 2 cx [orig:128 D.25969 ] [128])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(debug_insn 111 110 112 10 (var_location:DI sum (reg/v:DI 0 ax [orig:104 sum ] [104])) tiles.cpp:155 -1
     (nil))
(insn 112 111 114 10 (parallel [
            (set (reg/v:SI 1 dx [orig:105 i ] [105])
                (plus:SI (reg/v:SI 1 dx [orig:105 i ] [105])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:146 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(debug_insn 114 112 115 10 (var_location:DI sum (reg/v:DI 0 ax [orig:104 sum ] [104])) -1
     (nil))
(debug_insn 115 114 116 10 (var_location:SI i (reg/v:SI 1 dx [orig:105 i ] [105])) -1
     (nil))
(insn 116 115 117 10 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                    (const_int 4 [0x4])) [0 %sfp+-12 S4 A32])
            (reg/v:SI 1 dx [orig:105 i ] [105]))) tiles.cpp:146 7 {*cmpsi_1}
     (nil))
(jump_insn 117 116 123 10 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 119)
            (pc))) tiles.cpp:146 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 119)
;; lr  out 	 0 [ax] 1 [dx] 5 [di] 7 [sp] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 1 [dx] 5 [di] 7 [sp] 43 [r14] 44 [r15]

 succ:       10 [91.0%]  (DFS_BACK,CAN_FALLTHRU)
             11 [9.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)

basic block 11, loop depth 0, count 0, freq 36, maybe hot
 prev block 10, next block 12, flags: (REACHABLE, RTL, MODIFIED)
 pred:       10 [9.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 7 [sp]
;; lr  use 	 0 [ax] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
;; live  in  	 0 [ax] 7 [sp]
;; live  gen 	 0 [ax] 1 [dx] 17 [flags]
;; live  kill	 17 [flags]

(note 123 117 178 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 178 123 179 11 (parallel [
            (set (reg:DI 1 dx [orig:130 D.25969 ] [130])
                (ashiftrt:DI (reg/v:DI 0 ax [orig:104 sum ] [104])
                    (const_int 63 [0x3f])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:157 538 {ashrdi3_cvt}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 179 178 125 11 (parallel [
            (set (reg:DI 0 ax [131])
                (div:DI (reg/v:DI 0 ax [orig:104 sum ] [104])
                    (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                            (const_int 8 [0x8])) [0 %sfp+-8 S8 A64])))
            (set (reg:DI 1 dx [orig:130 D.25969 ] [130])
                (mod:DI (reg/v:DI 0 ax [orig:104 sum ] [104])
                    (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                            (const_int 8 [0x8])) [0 %sfp+-8 S8 A64])))
            (use (reg:DI 1 dx [orig:130 D.25969 ] [130]))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:157 370 {*divmoddi4_noext}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_UNUSED (reg:DI 0 ax [131])
            (nil))))
(insn 125 179 126 11 (set (reg:SI 0 ax [orig:109 D.25966 ] [109])
        (reg:SI 1 dx [orig:130 D.25969 ] [130])) tiles.cpp:157 89 {*movsi_internal}
     (nil))
(insn 126 125 128 11 (set (reg/v:DI 1 dx [orig:107 index ] [107])
        (sign_extend:DI (reg:SI 1 dx [orig:130 D.25969 ] [130]))) tiles.cpp:157 149 {*extendsidi2_rex64}
     (nil))
(debug_insn 128 126 129 11 (var_location:DI index (reg/v:DI 1 dx [orig:107 index ] [107])) -1
     (nil))
(insn 129 128 130 11 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg/v:DI 1 dx [orig:107 index ] [107])
            (const_int 0 [0]))) tiles.cpp:158 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 130 129 171 11 (set (pc)
        (if_then_else (ge (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 150)
            (pc))) tiles.cpp:158 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGOC 17 flags)
        (expr_list:REG_BR_PROB (const_int 0 [0])
            (nil)))
 -> 150)
;; lr  out 	 0 [ax] 1 [dx] 7 [sp]
;; live  out 	 0 [ax] 1 [dx] 7 [sp]

 succ:       12 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
             14 (CAN_FALLTHRU)

basic block 12, loop depth 0, count 0, freq 409, maybe hot
 prev block 11, next block 13, flags: (REACHABLE, RTL, MODIFIED)
 pred:       11 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
             12 [91.0%]  (DFS_BACK,CAN_FALLTHRU)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(7){ }}
;; lr  in  	 1 [dx] 7 [sp]
;; lr  use 	 1 [dx] 7 [sp]
;; lr  def 	 1 [dx] 17 [flags]
;; live  in  	 1 [dx] 7 [sp]
;; live  gen 	 1 [dx] 17 [flags]
;; live  kill	

(code_label 171 130 170 12 14 "" [1 uses])
(note 170 171 138 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(note 138 170 140 12 NOTE_INSN_DELETED)
(debug_insn 140 138 141 12 (var_location:DI index (plus:DI (reg/v:DI 1 dx [orig:107 index ] [107])
        (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0 %sfp+-8 S8 A64]))) -1
     (nil))
(insn 141 140 142 12 (parallel [
            (set (reg:CCGOC 17 flags)
                (compare:CCGOC (plus:DI (reg/v:DI 1 dx [orig:107 index ] [107])
                        (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                                (const_int 8 [0x8])) [0 %sfp+-8 S8 A64]))
                    (const_int 0 [0])))
            (set (reg/v:DI 1 dx [orig:107 index ] [107])
                (plus:DI (reg/v:DI 1 dx [orig:107 index ] [107])
                    (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                            (const_int 8 [0x8])) [0 %sfp+-8 S8 A64])))
        ]) tiles.cpp:158 282 {*adddi_2}
     (nil))
(jump_insn 142 141 148 12 (set (pc)
        (if_then_else (lt (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 171)
            (pc))) tiles.cpp:158 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGOC 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 171)
;; lr  out 	 1 [dx] 7 [sp]
;; live  out 	 1 [dx] 7 [sp]

 succ:       12 [91.0%]  (DFS_BACK,CAN_FALLTHRU)
             13 [9.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)

basic block 13, loop depth 0, count 0, freq 37, maybe hot
 prev block 12, next block 14, flags: (REACHABLE, RTL, MODIFIED)
 pred:       12 [9.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(7){ }}
;; lr  in  	 1 [dx] 7 [sp]
;; lr  use 	 1 [dx] 7 [sp]
;; lr  def 	 0 [ax]
;; live  in  	 1 [dx] 7 [sp]
;; live  gen 	 0 [ax]
;; live  kill	

(note 148 142 149 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 149 148 164 13 (set (reg:SI 0 ax [orig:109 D.25966 ] [109])
        (reg:SI 1 dx [orig:107 index ] [107])) 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [orig:107 index ] [107])
        (nil)))
;; lr  out 	 0 [ax] 7 [sp]
;; live  out 	 0 [ax] 7 [sp]

 succ:       14 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 14, loop depth 0, count 0, freq 36, maybe hot
 prev block 13, next block 15, flags: (REACHABLE, RTL)
 pred:       13 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
             11 (CAN_FALLTHRU)
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 7 [sp]
;; lr  use 	 0 [ax] 7 [sp]
;; lr  def 	 3 [bx] 6 [bp] 7 [sp] 17 [flags] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  in  	 0 [ax] 7 [sp]
;; live  gen 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  kill	 17 [flags]

(code_label 150 200 151 14 7 "" [1 uses])
(note 151 150 159 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 159 151 190 14 (use (reg/i:SI 0 ax)) tiles.cpp:163 -1
     (nil))
(note 190 159 191 14 NOTE_INSN_EPILOGUE_BEG)
(insn/f 191 190 192 14 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 24 [0x18])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) tiles.cpp:163 951 {pro_epilogue_adjust_stack_di_add}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 24 [0x18])))
            (nil))))
(insn/f 192 191 193 14 (set (reg:DI 3 bx)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) tiles.cpp:163 77 {*popdi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
            (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])))
        (nil)))
(insn/f 193 192 194 14 (set (reg:DI 6 bp)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) tiles.cpp:163 77 {*popdi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
            (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])))
        (nil)))
(insn/f 194 193 195 14 (set (reg:DI 41 r12)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) tiles.cpp:163 77 {*popdi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
            (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])))
        (nil)))
(insn/f 195 194 196 14 (set (reg:DI 42 r13)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) tiles.cpp:163 77 {*popdi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
            (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])))
        (nil)))
(insn/f 196 195 197 14 (set (reg:DI 43 r14)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) tiles.cpp:163 77 {*popdi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
            (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])))
        (nil)))
(insn/f 197 196 198 14 (set (reg:DI 44 r15)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) tiles.cpp:163 77 {*popdi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
            (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])))
        (nil)))
(jump_insn 198 197 222 14 (simple_return) tiles.cpp:163 672 {simple_return_internal}
     (nil)
 -> simple_return)
;; lr  out 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

 succ:       EXIT [100.0%] 

basic block 15, loop depth 0, count 0, freq 4, maybe hot
 prev block 14, next block 16, flags: (REACHABLE, RTL, MODIFIED)
 pred:       8 [9.0%]  (CAN_FALLTHRU)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(7){ }}
;; lr  in  	 7 [sp]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 7 [sp]
;; live  gen 	 0 [ax]
;; live  kill	 17 [flags]

(code_label 164 149 163 15 13 "" [1 uses])
(note 163 164 200 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 200 163 150 15 (parallel [
            (set (reg:DI 0 ax [orig:109 D.25966 ] [109])
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:146 81 {*movdi_xor}
     (nil))
;; lr  out 	 0 [ax] 7 [sp]
;; live  out 	 0 [ax] 7 [sp]

 succ:       16 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 16, loop depth 0, count 0, freq 4, maybe hot
 prev block 15, next block 1, flags: (REACHABLE, RTL)
 pred:       15 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(7){ }}
;; lr  in  	
;; lr  use 	
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	

(note 222 198 212 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 212 222 213 16 (use (reg/i:SI 0 ax)) tiles.cpp:163 -1
     (nil))
(note 213 212 214 16 NOTE_INSN_EPILOGUE_BEG)
(insn/f 214 213 215 16 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 24 [0x18])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) tiles.cpp:163 951 {pro_epilogue_adjust_stack_di_add}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
            (plus:DI (reg/f:DI 7 sp)
                (const_int 24 [0x18])))
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn/f 215 214 216 16 (set (reg:DI 3 bx)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) tiles.cpp:163 77 {*popdi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
            (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])))
        (nil)))
(insn/f 216 215 217 16 (set (reg:DI 6 bp)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) tiles.cpp:163 77 {*popdi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
            (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])))
        (nil)))
(insn/f 217 216 218 16 (set (reg:DI 41 r12)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) tiles.cpp:163 77 {*popdi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
            (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])))
        (nil)))
(insn/f 218 217 219 16 (set (reg:DI 42 r13)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) tiles.cpp:163 77 {*popdi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
            (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])))
        (nil)))
(insn/f 219 218 220 16 (set (reg:DI 43 r14)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) tiles.cpp:163 77 {*popdi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
            (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])))
        (nil)))
(insn/f 220 219 221 16 (set (reg:DI 44 r15)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) tiles.cpp:163 77 {*popdi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
            (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])))
        (nil)))
(jump_insn 221 220 0 16 (simple_return) tiles.cpp:163 672 {simple_return_internal}
     (nil)
 -> simple_return)
;; lr  out 	
;; live  out 	

 succ:       EXIT [100.0%] 

basic block 1, loop depth 0, count 0, freq 40, maybe hot
 prev block 16, next block (nil), flags: (REACHABLE, RTL)
 pred:       14 [100.0%] 
             16 [100.0%] 
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(3){ }u-1(6){ }u-1(7){ }u-1(41){ }u-1(42){ }u-1(43){ }u-1(44){ }}
;; lr  in  	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  def 	
;; live  in  	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	
;; live  kill	

;; lr  out 	
;; live  out 	

 succ:      




try_optimize_cfg iteration 1

Merging block 16 into block 15...
verify found no changes in insn with uid = 212.
verify found no changes in insn with uid = 214.
verify found no changes in insn with uid = 215.
verify found no changes in insn with uid = 216.
verify found no changes in insn with uid = 217.
verify found no changes in insn with uid = 218.
verify found no changes in insn with uid = 219.
verify found no changes in insn with uid = 220.
verify found no changes in insn with uid = 221.
deleting insn with uid = 222.
Merged blocks 15 and 16.


try_optimize_cfg iteration 2



try_optimize_cfg iteration 1

Reordered sequence:
 2 bb 2  [40]
 3 bb 3  [20]
 4 bb 4  [2000]
 5 bb 5  [8000]
 6 bb 6  [2000]
 7 bb 7  [20]
 8 bb 8  [40]
 9 bb 9  [36]
 10 bb 10  [409]
 11 bb 11  [36]
 12 bb 12  [409]
 13 bb 13  [37]
 14 bb 14  [36]
 15 bb 15  [4]


int hash_UNH(int*, int, long int, int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp]
;;  regular block artificial uses 	 7 [sp]
;;  eh block artificial uses 	 7 [sp] 16 [argp]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;;  exit block uses 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 3[bx] 4[si] 5[di] 6[bp] 7[sp] 17[flags] 41[r12] 42[r13] 43[r14] 44[r15]
;;  ref usage 	r0={10d,13u} r1={9d,17u} r2={8d,8u,1e} r3={5d,4u} r4={3d,4u} r5={3d,2u} r6={5d,6u,1e} r7={22d,49u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r17={25d,7u} r18={1d} r19={1d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={2d} r38={2d} r39={1d} r40={1d} r41={4d,3u} r42={6d,5u} r43={4d,3u} r44={4d,3u} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} 
;;    total ref usage 282{156d,124u,2e} in 94{93 regular + 1 call} insns.
(note 27 0 38 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 40, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(7){ }}
;; lr  in  	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  def 	 1 [dx] 7 [sp] 17 [flags] 43 [r14] 44 [r15]
;; live  in  	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 1 [dx] 7 [sp] 17 [flags] 43 [r14] 44 [r15]
;; live  kill	 17 [flags]
(note 38 27 180 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 180 38 181 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg:DI 44 r15)) tiles.cpp:129 67 {*pushdi2_rex64}
     (expr_list:REG_DEAD (reg:DI 44 r15)
        (nil)))
(insn/f 181 180 182 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg:DI 43 r14)) tiles.cpp:129 67 {*pushdi2_rex64}
     (expr_list:REG_DEAD (reg:DI 43 r14)
        (nil)))
(insn/f 182 181 183 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg:DI 42 r13)) tiles.cpp:129 67 {*pushdi2_rex64}
     (expr_list:REG_DEAD (reg:DI 42 r13)
        (nil)))
(insn/f 183 182 184 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg:DI 41 r12)) tiles.cpp:129 67 {*pushdi2_rex64}
     (expr_list:REG_DEAD (reg:DI 41 r12)
        (nil)))
(insn/f 184 183 185 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg:DI 6 bp)) tiles.cpp:129 67 {*pushdi2_rex64}
     (expr_list:REG_DEAD (reg:DI 6 bp)
        (nil)))
(insn/f 185 184 186 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg:DI 3 bx)) tiles.cpp:129 67 {*pushdi2_rex64}
     (expr_list:REG_DEAD (reg:DI 3 bx)
        (nil)))
(insn/f 186 185 187 2 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -24 [0xffffffffffffffe8])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) tiles.cpp:129 951 {pro_epilogue_adjust_stack_di_add}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -24 [0xffffffffffffffe8])))
            (nil))))
(note 187 186 28 2 NOTE_INSN_PROLOGUE_END)
(insn 28 187 29 2 (set (reg/v/f:DI 43 r14 [orig:114 ints ] [114])
        (reg:DI 5 di [ ints ])) tiles.cpp:129 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ ints ])
        (nil)))
(insn 29 28 30 2 (set (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 4 [0x4])) [0 %sfp+-12 S4 A32])
        (reg:SI 4 si [ num_ints ])) tiles.cpp:129 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ num_ints ])
        (nil)))
(insn 30 29 31 2 (set (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0 %sfp+-8 S8 A64])
        (reg:DI 1 dx [ m ])) tiles.cpp:129 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [ m ])
        (nil)))
(insn 31 30 32 2 (set (reg/v:SI 44 r15 [orig:117 increment ] [117])
        (reg:SI 2 cx [ increment ])) tiles.cpp:129 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [ increment ])
        (nil)))
(note 32 31 40 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 40 32 207 2 (var_location:DI sum (const_int 0 [0])) tiles.cpp:134 -1
     (nil))
(insn 207 40 208 2 (set (reg:SI 1 dx)
        (mem/c:SI (symbol_ref:DI ("_ZZ8hash_UNHPiiliE10first_call") [flags 0x2]  <var_decl 0x2b67b8f8c688 first_call>) [0 first_call+0 S4 A128])) tiles.cpp:137 89 {*movsi_internal}
     (nil))
(insn 208 207 42 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx)
            (const_int 0 [0]))) tiles.cpp:137 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 42 208 43 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 85)
            (pc))) tiles.cpp:137 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 85)
;;  succ:       3 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              8 [50.0%]  (CAN_FALLTHRU)
;; lr  out 	 7 [sp] 43 [r14] 44 [r15]
;; live  out 	 7 [sp] 43 [r14] 44 [r15]

;; basic block 3, loop depth 0, count 0, freq 20, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL)
;;  pred:       2 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(7){ }}
;; lr  in  	 7 [sp] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp]
;; lr  def 	 6 [bp] 41 [r12]
;; live  in  	 7 [sp] 43 [r14] 44 [r15]
;; live  gen 	 6 [bp] 41 [r12]
;; live  kill	
(note 43 42 169 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 169 43 46 3 (set (reg:DI 6 bp [orig:91 ivtmp.78 ] [91])
        (symbol_ref:DI ("_ZZ8hash_UNHPiiliE6rndseq") [flags 0x2]  <var_decl 0x2b67b8f8c5f0 rndseq>)) 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUAL (symbol_ref:DI ("_ZZ8hash_UNHPiiliE6rndseq") [flags 0x2]  <var_decl 0x2b67b8f8c5f0 rndseq>)
        (nil)))
(insn 46 169 79 3 (set (reg/f:DI 41 r12 [orig:110 D.25971 ] [110])
        (const:DI (plus:DI (symbol_ref:DI ("_ZZ8hash_UNHPiiliE6rndseq") [flags 0x2]  <var_decl 0x2b67b8f8c5f0 rndseq>)
                (const_int 8192 [0x2000])))) 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUIV (const:DI (plus:DI (symbol_ref:DI ("_ZZ8hash_UNHPiiliE6rndseq") [flags 0x2]  <var_decl 0x2b67b8f8c5f0 rndseq>)
                (const_int 8192 [0x2000])))
        (nil)))
;;  succ:       4 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 41 [r12] 43 [r14] 44 [r15]
;; live  out 	 6 [bp] 7 [sp] 41 [r12] 43 [r14] 44 [r15]

;; basic block 4, loop depth 0, count 0, freq 2000, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       6 [99.0%]  (DFS_BACK,CAN_FALLTHRU)
;;              3 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 41 [r12] 43 [r14] 44 [r15]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 3 [bx] 17 [flags] 42 [r13]
;; live  in  	 6 [bp] 7 [sp] 41 [r12] 43 [r14] 44 [r15]
;; live  gen 	 3 [bx] 42 [r13]
;; live  kill	 17 [flags]
(code_label 79 46 47 4 6 "" [1 uses])
(note 47 79 48 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 48 47 50 4 (var_location:SI k (clobber (const_int 0 [0]))) -1
     (nil))
(insn 50 48 52 4 (set (mem:SI (reg:DI 6 bp [orig:91 ivtmp.78 ] [91]) [0 MEM[base: _115, offset: 0B]+0 S4 A32])
        (const_int 0 [0])) tiles.cpp:139 89 {*movsi_internal}
     (nil))
(debug_insn 52 50 33 4 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(insn 33 52 206 4 (set (reg:SI 3 bx [orig:108 D.25970 ] [108])
        (const_int 4 [0x4])) tiles.cpp:139 89 {*movsi_internal}
     (expr_list:REG_EQUAL (const_int 4 [0x4])
        (nil)))
(insn 206 33 68 4 (parallel [
            (set (reg:DI 42 r13 [orig:90 D.25965 ] [90])
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:139 81 {*movdi_xor}
     (nil))
;;  succ:       5 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; basic block 5, loop depth 0, count 0, freq 8000, maybe hot
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       5 [75.0%]  (DFS_BACK,CAN_FALLTHRU)
;;              4 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 3 [bx] 6 [bp] 7 [sp] 42 [r13]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 42 [r13] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 3 [bx] 17 [flags] 42 [r13]
;; live  kill	 17 [flags]
(code_label 68 206 53 5 4 "" [1 uses])
(note 53 68 54 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 54 53 55 5 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(call_insn 55 54 57 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("rand") [flags 0x41]  <function_decl 0x2b67b8e39500 rand>) [0 rand S1 A8])
            (const_int 0 [0]))) tiles.cpp:141 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (nil))
(insn 57 55 58 5 (set (reg:SI 0 ax [orig:119 D.25965 ] [119])
        (zero_extend:SI (reg:QI 0 ax [orig:87 D.25966 ] [87]))) tiles.cpp:141 145 {*zero_extendqisi2}
     (nil))
(insn 58 57 59 5 (parallel [
            (set (reg:SI 42 r13 [orig:90 D.25965 ] [90])
                (ashift:SI (reg:SI 42 r13 [orig:90 D.25965 ] [90])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:141 512 {*ashlsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 59 58 60 5 (parallel [
            (set (reg:SI 42 r13 [orig:90 D.25965 ] [90])
                (ior:SI (reg:SI 42 r13 [orig:90 D.25965 ] [90])
                    (reg:SI 0 ax [orig:119 D.25965 ] [119])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:141 412 {*iorsi_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:119 D.25965 ] [119])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 60 59 62 5 (set (mem:SI (reg:DI 6 bp [orig:91 ivtmp.78 ] [91]) [0 MEM[base: _115, offset: 0B]+0 S4 A32])
        (reg:SI 42 r13 [orig:90 D.25965 ] [90])) tiles.cpp:141 89 {*movsi_internal}
     (nil))
(debug_insn 62 60 63 5 (var_location:SI i (debug_expr:SI D#1)) -1
     (nil))
(note 63 62 64 5 NOTE_INSN_DELETED)
(insn 64 63 65 5 (parallel [
            (set (reg:CCZ 17 flags)
                (compare:CCZ (plus:SI (reg:SI 3 bx [orig:108 D.25970 ] [108])
                        (const_int -1 [0xffffffffffffffff]))
                    (const_int 0 [0])))
            (set (reg:SI 3 bx [orig:108 D.25970 ] [108])
                (plus:SI (reg:SI 3 bx [orig:108 D.25970 ] [108])
                    (const_int -1 [0xffffffffffffffff])))
        ]) tiles.cpp:140 281 {*addsi_2}
     (nil))
(jump_insn 65 64 72 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 68)
            (pc))) tiles.cpp:140 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 7500 [0x1d4c])
            (nil)))
 -> 68)
;;  succ:       5 [75.0%]  (DFS_BACK,CAN_FALLTHRU)
;;              6 [25.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; basic block 6, loop depth 0, count 0, freq 2000, maybe hot
;;  prev block 5, next block 7, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       5 [25.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 41 [r12] 43 [r14] 44 [r15]
;; lr  use 	 6 [bp] 7 [sp] 41 [r12]
;; lr  def 	 6 [bp] 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 41 [r12] 43 [r14] 44 [r15]
;; live  gen 	 6 [bp] 17 [flags]
;; live  kill	 17 [flags]
(note 72 65 74 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 74 72 75 6 (var_location:SI k (debug_expr:SI D#2)) -1
     (nil))
(insn 75 74 76 6 (parallel [
            (set (reg:DI 6 bp [orig:91 ivtmp.78 ] [91])
                (plus:DI (reg:DI 6 bp [orig:91 ivtmp.78 ] [91])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 76 75 77 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 6 bp [orig:91 ivtmp.78 ] [91])
            (reg/f:DI 41 r12 [orig:110 D.25971 ] [110]))) tiles.cpp:138 8 {*cmpdi_1}
     (expr_list:REG_EQUAL (compare:CCZ (reg:DI 6 bp [orig:91 ivtmp.78 ] [91])
            (const:DI (plus:DI (symbol_ref:DI ("_ZZ8hash_UNHPiiliE6rndseq") [flags 0x2]  <var_decl 0x2b67b8f8c5f0 rndseq>)
                    (const_int 8192 [0x2000]))))
        (nil)))
(jump_insn 77 76 83 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 79)
            (pc))) tiles.cpp:138 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9899 [0x26ab])
            (nil)))
 -> 79)
;;  succ:       4 [99.0%]  (DFS_BACK,CAN_FALLTHRU)
;;              7 [1.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 41 [r12] 43 [r14] 44 [r15]
;; live  out 	 6 [bp] 7 [sp] 41 [r12] 43 [r14] 44 [r15]

;; basic block 7, loop depth 0, count 0, freq 20, maybe hot
;;  prev block 6, next block 8, flags: (REACHABLE, RTL)
;;  pred:       6 [1.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(7){ }}
;; lr  in  	 7 [sp] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp]
;; lr  def 	
;; live  in  	 7 [sp] 43 [r14] 44 [r15]
;; live  gen 	
;; live  kill	
(note 83 77 84 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 84 83 85 7 (set (mem/c:SI (symbol_ref:DI ("_ZZ8hash_UNHPiiliE10first_call") [flags 0x2]  <var_decl 0x2b67b8f8c688 first_call>) [0 first_call+0 S4 A128])
        (const_int 0 [0])) tiles.cpp:143 89 {*movsi_internal}
     (nil))
;;  succ:       8 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 7 [sp] 43 [r14] 44 [r15]
;; live  out 	 7 [sp] 43 [r14] 44 [r15]

;; basic block 8, loop depth 0, count 0, freq 40, maybe hot
;;  prev block 7, next block 9, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [50.0%]  (CAN_FALLTHRU)
;;              7 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(7){ }}
;; lr  in  	 7 [sp] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 7 [sp] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 17 [flags]
;; live  kill	
(code_label 85 84 86 8 2 "" [1 uses])
(note 86 85 88 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 88 86 89 8 (var_location:DI sum (const_int 0 [0])) -1
     (nil))
(debug_insn 89 88 204 8 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(insn 204 89 205 8 (set (reg:SI 0 ax)
        (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 4 [0x4])) [0 %sfp+-12 S4 A32])) tiles.cpp:146 89 {*movsi_internal}
     (nil))
(insn 205 204 91 8 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:SI 0 ax)
            (const_int 0 [0]))) tiles.cpp:146 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 91 205 92 8 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 164)
            (pc))) tiles.cpp:146 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 164)
;;  succ:       9 [91.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              15 [9.0%]  (CAN_FALLTHRU)
;; lr  out 	 7 [sp] 43 [r14] 44 [r15]
;; live  out 	 7 [sp] 43 [r14] 44 [r15]

;; basic block 9, loop depth 0, count 0, freq 36, maybe hot
;;  prev block 8, next block 10, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       8 [91.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(7){ }}
;; lr  in  	 7 [sp] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 5 [di] 17 [flags]
;; live  in  	 7 [sp] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 1 [dx] 5 [di]
;; live  kill	 17 [flags]
(note 92 91 202 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 202 92 203 9 (parallel [
            (set (reg/v:DI 0 ax [orig:104 sum ] [104])
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:134 81 {*movdi_xor}
     (nil))
(insn 203 202 168 9 (parallel [
            (set (reg:DI 1 dx [orig:105 i ] [105])
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:146 81 {*movdi_xor}
     (nil))
(insn 168 203 119 9 (set (reg/f:DI 5 di [133])
        (symbol_ref:DI ("_ZZ8hash_UNHPiiliE6rndseq") [flags 0x2]  <var_decl 0x2b67b8f8c5f0 rndseq>)) 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUIV (symbol_ref:DI ("_ZZ8hash_UNHPiiliE6rndseq") [flags 0x2]  <var_decl 0x2b67b8f8c5f0 rndseq>)
        (nil)))
;;  succ:       10 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 0 [ax] 1 [dx] 5 [di] 7 [sp] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 1 [dx] 5 [di] 7 [sp] 43 [r14] 44 [r15]

;; basic block 10, loop depth 0, count 0, freq 409, maybe hot
;;  prev block 9, next block 11, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       10 [91.0%]  (DFS_BACK,CAN_FALLTHRU)
;;              9 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 5 [di] 7 [sp] 43 [r14] 44 [r15]
;; lr  use 	 0 [ax] 1 [dx] 5 [di] 7 [sp] 43 [r14] 44 [r15]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 17 [flags]
;; live  in  	 0 [ax] 1 [dx] 5 [di] 7 [sp] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 17 [flags]
;; live  kill	 17 [flags]
(code_label 119 168 93 10 9 "" [1 uses])
(note 93 119 94 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 94 93 95 10 (var_location:DI sum (reg/v:DI 0 ax [orig:104 sum ] [104])) -1
     (nil))
(debug_insn 95 94 96 10 (var_location:SI i (reg/v:SI 1 dx [orig:105 i ] [105])) -1
     (nil))
(insn 96 95 97 10 (set (reg:DI 2 cx [orig:121 D.25967 ] [121])
        (sign_extend:DI (reg/v:SI 1 dx [orig:105 i ] [105]))) tiles.cpp:148 149 {*extendsidi2_rex64}
     (nil))
(note 97 96 98 10 NOTE_INSN_DELETED)
(insn 98 97 173 10 (set (reg/v:DI 4 si [orig:96 index ] [96])
        (sign_extend:DI (mem:SI (plus:DI (mult:DI (reg:DI 2 cx [orig:121 D.25967 ] [121])
                        (const_int 4 [0x4]))
                    (reg/v/f:DI 43 r14 [orig:114 ints ] [114])) [0 *_29+0 S4 A32]))) tiles.cpp:148 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:DI 2 cx [orig:121 D.25967 ] [121])
        (nil)))
(debug_insn 173 98 99 10 (var_location:DI D#4 (reg/v:DI 4 si [orig:96 index ] [96])) -1
     (nil))
(debug_insn 99 173 176 10 (var_location:DI index (reg/v:DI 4 si [orig:96 index ] [96])) tiles.cpp:148 -1
     (nil))
(insn 176 99 100 10 (set (reg:SI 2 cx [orig:123 D.25966 ] [123])
        (reg/v:SI 44 r15 [orig:117 increment ] [117])) tiles.cpp:149 89 {*movsi_internal}
     (nil))
(insn 100 176 172 10 (parallel [
            (set (reg:SI 2 cx [orig:123 D.25966 ] [123])
                (mult:SI (reg:SI 2 cx [orig:123 D.25966 ] [123])
                    (reg/v:SI 1 dx [orig:105 i ] [105])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:149 344 {*mulsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(debug_insn 172 100 101 10 (var_location:SI D#3 (reg:SI 2 cx [orig:123 D.25966 ] [123])) -1
     (nil))
(note 101 172 201 10 NOTE_INSN_DELETED)
(insn 201 101 105 10 (parallel [
            (set (reg:DI 2 cx [orig:126 index ] [126])
                (plus:DI (reg:DI 2 cx [orig:126 index ] [126])
                    (reg/v:DI 4 si [orig:96 index ] [96])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:149 274 {*adddi_1}
     (nil))
(debug_insn 105 201 106 10 (var_location:DI index (and:DI (plus:DI (sign_extend:DI (debug_expr:SI D#3))
            (debug_expr:DI D#4))
        (const_int 2047 [0x7ff]))) -1
     (nil))
(note 106 105 107 10 NOTE_INSN_DELETED)
(insn 107 106 109 10 (parallel [
            (set (reg:DI 2 cx [orig:126 index ] [126])
                (and:DI (reg:DI 2 cx [orig:126 index ] [126])
                    (const_int 2047 [0x7ff])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:155 392 {*anddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 109 107 110 10 (set (reg:DI 2 cx [orig:128 D.25969 ] [128])
        (zero_extend:DI (mem/j:SI (plus:DI (mult:DI (reg:DI 2 cx [orig:126 index ] [126])
                        (const_int 4 [0x4]))
                    (reg/f:DI 5 di [133])) [0 rndseq S4 A32]))) tiles.cpp:155 139 {*zero_extendsidi2_rex64}
     (expr_list:REG_EQUAL (zero_extend:DI (mem/j:SI (plus:DI (mult:DI (reg:DI 2 cx [orig:126 index ] [126])
                        (const_int 4 [0x4]))
                    (symbol_ref:DI ("_ZZ8hash_UNHPiiliE6rndseq") [flags 0x2]  <var_decl 0x2b67b8f8c5f0 rndseq>)) [0 rndseq S4 A32]))
        (nil)))
(insn 110 109 111 10 (parallel [
            (set (reg/v:DI 0 ax [orig:104 sum ] [104])
                (plus:DI (reg/v:DI 0 ax [orig:104 sum ] [104])
                    (reg:DI 2 cx [orig:128 D.25969 ] [128])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:155 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 2 cx [orig:128 D.25969 ] [128])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(debug_insn 111 110 112 10 (var_location:DI sum (reg/v:DI 0 ax [orig:104 sum ] [104])) tiles.cpp:155 -1
     (nil))
(insn 112 111 114 10 (parallel [
            (set (reg/v:SI 1 dx [orig:105 i ] [105])
                (plus:SI (reg/v:SI 1 dx [orig:105 i ] [105])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:146 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(debug_insn 114 112 115 10 (var_location:DI sum (reg/v:DI 0 ax [orig:104 sum ] [104])) -1
     (nil))
(debug_insn 115 114 116 10 (var_location:SI i (reg/v:SI 1 dx [orig:105 i ] [105])) -1
     (nil))
(insn 116 115 117 10 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                    (const_int 4 [0x4])) [0 %sfp+-12 S4 A32])
            (reg/v:SI 1 dx [orig:105 i ] [105]))) tiles.cpp:146 7 {*cmpsi_1}
     (nil))
(jump_insn 117 116 123 10 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 119)
            (pc))) tiles.cpp:146 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 119)
;;  succ:       10 [91.0%]  (DFS_BACK,CAN_FALLTHRU)
;;              11 [9.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
;; lr  out 	 0 [ax] 1 [dx] 5 [di] 7 [sp] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 1 [dx] 5 [di] 7 [sp] 43 [r14] 44 [r15]

;; basic block 11, loop depth 0, count 0, freq 36, maybe hot
;;  prev block 10, next block 12, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       10 [9.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 7 [sp]
;; lr  use 	 0 [ax] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
;; live  in  	 0 [ax] 7 [sp]
;; live  gen 	 0 [ax] 1 [dx] 17 [flags]
;; live  kill	 17 [flags]
(note 123 117 178 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 178 123 179 11 (parallel [
            (set (reg:DI 1 dx [orig:130 D.25969 ] [130])
                (ashiftrt:DI (reg/v:DI 0 ax [orig:104 sum ] [104])
                    (const_int 63 [0x3f])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:157 538 {ashrdi3_cvt}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 179 178 125 11 (parallel [
            (set (reg:DI 0 ax [131])
                (div:DI (reg/v:DI 0 ax [orig:104 sum ] [104])
                    (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                            (const_int 8 [0x8])) [0 %sfp+-8 S8 A64])))
            (set (reg:DI 1 dx [orig:130 D.25969 ] [130])
                (mod:DI (reg/v:DI 0 ax [orig:104 sum ] [104])
                    (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                            (const_int 8 [0x8])) [0 %sfp+-8 S8 A64])))
            (use (reg:DI 1 dx [orig:130 D.25969 ] [130]))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:157 370 {*divmoddi4_noext}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_UNUSED (reg:DI 0 ax [131])
            (nil))))
(insn 125 179 126 11 (set (reg:SI 0 ax [orig:109 D.25966 ] [109])
        (reg:SI 1 dx [orig:130 D.25969 ] [130])) tiles.cpp:157 89 {*movsi_internal}
     (nil))
(insn 126 125 128 11 (set (reg/v:DI 1 dx [orig:107 index ] [107])
        (sign_extend:DI (reg:SI 1 dx [orig:130 D.25969 ] [130]))) tiles.cpp:157 149 {*extendsidi2_rex64}
     (nil))
(debug_insn 128 126 129 11 (var_location:DI index (reg/v:DI 1 dx [orig:107 index ] [107])) -1
     (nil))
(insn 129 128 130 11 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg/v:DI 1 dx [orig:107 index ] [107])
            (const_int 0 [0]))) tiles.cpp:158 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 130 129 171 11 (set (pc)
        (if_then_else (ge (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 150)
            (pc))) tiles.cpp:158 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGOC 17 flags)
        (expr_list:REG_BR_PROB (const_int 0 [0])
            (nil)))
 -> 150)
;;  succ:       12 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              14 (CAN_FALLTHRU)
;; lr  out 	 0 [ax] 1 [dx] 7 [sp]
;; live  out 	 0 [ax] 1 [dx] 7 [sp]

;; basic block 12, loop depth 0, count 0, freq 409, maybe hot
;;  prev block 11, next block 13, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       11 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              12 [91.0%]  (DFS_BACK,CAN_FALLTHRU)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(7){ }}
;; lr  in  	 1 [dx] 7 [sp]
;; lr  use 	 1 [dx] 7 [sp]
;; lr  def 	 1 [dx] 17 [flags]
;; live  in  	 1 [dx] 7 [sp]
;; live  gen 	 1 [dx] 17 [flags]
;; live  kill	
(code_label 171 130 170 12 14 "" [1 uses])
(note 170 171 138 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(note 138 170 140 12 NOTE_INSN_DELETED)
(debug_insn 140 138 141 12 (var_location:DI index (plus:DI (reg/v:DI 1 dx [orig:107 index ] [107])
        (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0 %sfp+-8 S8 A64]))) -1
     (nil))
(insn 141 140 142 12 (parallel [
            (set (reg:CCGOC 17 flags)
                (compare:CCGOC (plus:DI (reg/v:DI 1 dx [orig:107 index ] [107])
                        (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                                (const_int 8 [0x8])) [0 %sfp+-8 S8 A64]))
                    (const_int 0 [0])))
            (set (reg/v:DI 1 dx [orig:107 index ] [107])
                (plus:DI (reg/v:DI 1 dx [orig:107 index ] [107])
                    (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                            (const_int 8 [0x8])) [0 %sfp+-8 S8 A64])))
        ]) tiles.cpp:158 282 {*adddi_2}
     (nil))
(jump_insn 142 141 148 12 (set (pc)
        (if_then_else (lt (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 171)
            (pc))) tiles.cpp:158 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGOC 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 171)
;;  succ:       12 [91.0%]  (DFS_BACK,CAN_FALLTHRU)
;;              13 [9.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
;; lr  out 	 1 [dx] 7 [sp]
;; live  out 	 1 [dx] 7 [sp]

;; basic block 13, loop depth 0, count 0, freq 37, maybe hot
;;  prev block 12, next block 14, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       12 [9.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(7){ }}
;; lr  in  	 1 [dx] 7 [sp]
;; lr  use 	 1 [dx] 7 [sp]
;; lr  def 	 0 [ax]
;; live  in  	 1 [dx] 7 [sp]
;; live  gen 	 0 [ax]
;; live  kill	
(note 148 142 149 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 149 148 150 13 (set (reg:SI 0 ax [orig:109 D.25966 ] [109])
        (reg:SI 1 dx [orig:107 index ] [107])) 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [orig:107 index ] [107])
        (nil)))
;;  succ:       14 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 0 [ax] 7 [sp]
;; live  out 	 0 [ax] 7 [sp]

;; basic block 14, loop depth 0, count 0, freq 36, maybe hot
;;  prev block 13, next block 15, flags: (REACHABLE, RTL)
;;  pred:       13 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              11 (CAN_FALLTHRU)
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 7 [sp]
;; lr  use 	 0 [ax] 7 [sp]
;; lr  def 	 3 [bx] 6 [bp] 7 [sp] 17 [flags] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  in  	 0 [ax] 7 [sp]
;; live  gen 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  kill	 17 [flags]
(code_label 150 149 151 14 7 "" [1 uses])
(note 151 150 159 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 159 151 190 14 (use (reg/i:SI 0 ax)) tiles.cpp:163 -1
     (nil))
(note 190 159 191 14 NOTE_INSN_EPILOGUE_BEG)
(insn/f 191 190 192 14 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 24 [0x18])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) tiles.cpp:163 951 {pro_epilogue_adjust_stack_di_add}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 24 [0x18])))
            (nil))))
(insn/f 192 191 193 14 (set (reg:DI 3 bx)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) tiles.cpp:163 77 {*popdi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
            (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])))
        (nil)))
(insn/f 193 192 194 14 (set (reg:DI 6 bp)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) tiles.cpp:163 77 {*popdi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
            (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])))
        (nil)))
(insn/f 194 193 195 14 (set (reg:DI 41 r12)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) tiles.cpp:163 77 {*popdi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
            (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])))
        (nil)))
(insn/f 195 194 196 14 (set (reg:DI 42 r13)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) tiles.cpp:163 77 {*popdi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
            (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])))
        (nil)))
(insn/f 196 195 197 14 (set (reg:DI 43 r14)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) tiles.cpp:163 77 {*popdi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
            (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])))
        (nil)))
(insn/f 197 196 198 14 (set (reg:DI 44 r15)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) tiles.cpp:163 77 {*popdi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
            (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])))
        (nil)))
(jump_insn 198 197 199 14 (simple_return) tiles.cpp:163 672 {simple_return_internal}
     (nil)
 -> simple_return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

(barrier 199 198 164)
;; basic block 15, loop depth 0, count 0, freq 4, maybe hot
;;  prev block 14, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       8 [9.0%]  (CAN_FALLTHRU)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(7){ }}
;; lr  in  	 7 [sp]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 7 [sp]
;; live  gen 	 0 [ax]
;; live  kill	 17 [flags]
(code_label 164 199 163 15 13 "" [1 uses])
(note 163 164 200 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 200 163 212 15 (parallel [
            (set (reg:DI 0 ax [orig:109 D.25966 ] [109])
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:146 81 {*movdi_xor}
     (nil))
(insn 212 200 213 15 (use (reg/i:SI 0 ax)) tiles.cpp:163 -1
     (nil))
(note 213 212 214 15 NOTE_INSN_EPILOGUE_BEG)
(insn/f 214 213 215 15 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 24 [0x18])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) tiles.cpp:163 951 {pro_epilogue_adjust_stack_di_add}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
            (plus:DI (reg/f:DI 7 sp)
                (const_int 24 [0x18])))
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn/f 215 214 216 15 (set (reg:DI 3 bx)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) tiles.cpp:163 77 {*popdi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
            (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])))
        (nil)))
(insn/f 216 215 217 15 (set (reg:DI 6 bp)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) tiles.cpp:163 77 {*popdi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
            (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])))
        (nil)))
(insn/f 217 216 218 15 (set (reg:DI 41 r12)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) tiles.cpp:163 77 {*popdi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
            (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])))
        (nil)))
(insn/f 218 217 219 15 (set (reg:DI 42 r13)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) tiles.cpp:163 77 {*popdi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
            (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])))
        (nil)))
(insn/f 219 218 220 15 (set (reg:DI 43 r14)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) tiles.cpp:163 77 {*popdi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
            (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])))
        (nil)))
(insn/f 220 219 221 15 (set (reg:DI 44 r15)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) tiles.cpp:163 77 {*popdi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
            (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])))
        (nil)))
(jump_insn 221 220 224 15 (simple_return) tiles.cpp:163 672 {simple_return_internal}
     (nil)
 -> simple_return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 0 [ax] 7 [sp]
;; live  out 	 0 [ax] 7 [sp]

(barrier 224 221 0)

;; Function void tiles(int*, int, int, float*, int, int*, int) (_Z5tilesPiiiPfiS_i, funcdef_no=1061, decl_uid=23639, cgraph_uid=305)



try_optimize_cfg iteration 1

Redirecting fallthru edge 3->4 to 6
deleting insn with uid = 223.
deleting insn with uid = 222.
deleting block 4
Removing jump 225.
deleting insn with uid = 225.
Redirecting fallthru edge 6->7 to 21
deleting insn with uid = 228.
deleting insn with uid = 227.
deleting block 7
Removing jump 230.
deleting insn with uid = 230.
Removing jump 232.
deleting insn with uid = 232.
Removing jump 234.
deleting insn with uid = 234.
Removing jump 236.
deleting insn with uid = 236.
Removing jump 238.
deleting insn with uid = 238.


try_optimize_cfg iteration 2



try_optimize_cfg iteration 1

rescanning insn with uid = 48.
deleting insn with uid = 48.
rescanning insn with uid = 48.
deleting insn with uid = 48.
rescanning insn with uid = 52.
deleting insn with uid = 52.
rescanning insn with uid = 52.
deleting insn with uid = 52.
rescanning insn with uid = 81.
deleting insn with uid = 81.
rescanning insn with uid = 81.
deleting insn with uid = 81.
rescanning insn with uid = 105.
deleting insn with uid = 105.
rescanning insn with uid = 105.
deleting insn with uid = 105.
rescanning insn with uid = 143.
deleting insn with uid = 143.
rescanning insn with uid = 143.
deleting insn with uid = 143.
rescanning insn with uid = 171.
deleting insn with uid = 171.
rescanning insn with uid = 171.
deleting insn with uid = 171.
rescanning insn with uid = 188.
deleting insn with uid = 188.
rescanning insn with uid = 188.
deleting insn with uid = 188.
rescanning insn with uid = 196.
deleting insn with uid = 196.
rescanning insn with uid = 196.
deleting insn with uid = 196.
STC - round 1
Getting bb 2
Basic block 2 was visited in trace 0
  Possible start of this round: 3 (key: -47)
Basic block 5 was visited in trace 0
Block 3 can't be copied because its size = 4.
Basic block 3 was visited in trace 0
  Possible start of this round: 6 (key: -47)
Basic block 8 was visited in trace 0
Block 9 can't be copied because its size = 35.
Basic block 9 was visited in trace 0
Block 9 can't be copied because its size = 35.
  Possible start of this round: 10 (key: -45)
Changing key for bb 10 from -45 to -1004545.
Getting bb 10
Basic block 10 was visited in trace 1
Block 6 can't be copied because its size = 4.
Basic block 6 was visited in trace 1
  Possible start of this round: 21 (key: -47)
Basic block 11 was visited in trace 1
Block 19 can't be copied because its size = 4.
Basic block 19 was visited in trace 1
  Possible start of this round: 17 (key: -23)
Basic block 20 was visited in trace 1
Block 12 can't be copied because its size = 13.
Basic block 12 was visited in trace 1
  Possible start of this round: 14 (key: -4762)
Basic block 13 was visited in trace 1
Block 15 can't be copied because its size = 23.
Basic block 15 was visited in trace 1
Block 12 can't be copied because its size = 13.
  Possible start of this round: 16 (key: -453)
Rotating loop 12 - 15
Block 12 can't be copied because its size = 13.
Changing key for bb 14 from -4762 to -1480962.
Getting bb 14
Basic block 14 was visited in trace 2
Getting bb 16
Basic block 16 was visited in trace 3
Block 18 can't be copied because its size = 47.
Basic block 18 was visited in trace 3
Changing key for bb 21 from -47 to -1004347.
Getting bb 21
Basic block 21 was visited in trace 4
Getting bb 17
Basic block 17 was visited in trace 5
STC - round 2
STC - round 3
STC - round 4
Trace 1 (round 1):  2 [47] 5 [46] 3 [47] 8 [45] 9 [942]
Trace 2 (round 1):  10 [45] 6 [47] 11 [43] 19 [476] 20 [453] 13 [4762] 15 [9524] 12 [9524]
Trace 3 (round 1):  14 [4762]
Trace 4 (round 1):  16 [453] 18 [476]
Trace 5 (round 1):  21 [47]
Trace 6 (round 1):  17 [23]
Connection: 9 10
Connection: 12 14
Block 15 can't be copied because its size = 23.
Connection: 18 21
Final order:
2 5 3 8 9 10 6 11 19 20 13 15 12 14 16 18 21 17 
Reordered sequence:
 2 bb 2  [47]
 3 bb 5  [46]
 4 bb 3  [47]
 5 bb 8  [45]
 6 bb 9  [942]
 7 bb 10  [45]
 8 bb 6  [47]
 9 bb 11  [43]
 10 bb 19  [476]
 11 bb 20  [453]
 12 bb 13  [4762]
 13 bb 15  [9524]
 14 bb 12  [9524]
 15 bb 14  [4762]
 16 bb 16  [453]
 17 bb 18  [476]
 18 bb 21  [47]
 19 bb 17  [23]

20 basic blocks, 27 edges.
basic block 0, loop depth 0, count 0, freq 47, maybe hot
 prev block (nil), next block 2, flags: (RTL)
 pred:      
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }d-1(41){ }d-1(42){ }d-1(43){ }d-1(44){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  kill	

;; lr  out 	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

 succ:       2 [100.0%]  (FALLTHRU)

basic block 2, loop depth 0, count 0, freq 47, maybe hot
 prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
 pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(7){ }}
;; lr  in  	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  def 	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 17 [flags] 44 [r15]
;; live  in  	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 17 [flags] 44 [r15]
;; live  kill	 17 [flags]

(note 40 0 288 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 288 40 289 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg:DI 44 r15)) tiles.cpp:37 67 {*pushdi2_rex64}
     (expr_list:REG_DEAD (reg:DI 44 r15)
        (nil)))
(insn/f 289 288 290 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg:DI 43 r14)) tiles.cpp:37 67 {*pushdi2_rex64}
     (expr_list:REG_DEAD (reg:DI 43 r14)
        (nil)))
(insn/f 290 289 291 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg:DI 42 r13)) tiles.cpp:37 67 {*pushdi2_rex64}
     (expr_list:REG_DEAD (reg:DI 42 r13)
        (nil)))
(insn/f 291 290 292 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg:DI 41 r12)) tiles.cpp:37 67 {*pushdi2_rex64}
     (expr_list:REG_DEAD (reg:DI 41 r12)
        (nil)))
(insn/f 292 291 293 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg:DI 6 bp)) tiles.cpp:37 67 {*pushdi2_rex64}
     (expr_list:REG_DEAD (reg:DI 6 bp)
        (nil)))
(insn/f 293 292 294 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg:DI 3 bx)) tiles.cpp:37 67 {*pushdi2_rex64}
     (expr_list:REG_DEAD (reg:DI 3 bx)
        (nil)))
(insn/f 294 293 295 2 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -376 [0xfffffffffffffe88])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) tiles.cpp:37 951 {pro_epilogue_adjust_stack_di_add}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -376 [0xfffffffffffffe88])))
            (nil))))
(note 295 294 26 2 NOTE_INSN_PROLOGUE_END)
(insn 26 295 27 2 (set (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 16 [0x10])) [0 %sfp+-16 S8 A64])
        (reg:DI 5 di [ the_tiles ])) tiles.cpp:37 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ the_tiles ])
        (nil)))
(insn 27 26 28 2 (set (reg/v:SI 3 bx [orig:132 num_tilings ] [132])
        (reg:SI 4 si [ num_tilings ])) tiles.cpp:37 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ num_tilings ])
        (nil)))
(insn 28 27 29 2 (set (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 28 [0x1c])) [0 %sfp+-4 S4 A32])
        (reg:SI 1 dx [ memory_size ])) tiles.cpp:37 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [ memory_size ])
        (nil)))
(insn 29 28 30 2 (set (reg/v/f:DI 44 r15 [orig:134 floats ] [134])
        (reg:DI 2 cx [ floats ])) tiles.cpp:37 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 2 cx [ floats ])
        (nil)))
(insn 30 29 32 2 (set (reg/v:SI 6 bp [orig:135 num_floats ] [135])
        (reg:SI 37 r8 [ num_floats ])) tiles.cpp:37 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 37 r8 [ num_floats ])
        (nil)))
(insn 32 30 33 2 (set (reg:DI 0 ax)
        (sign_extend:DI (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                    (const_int 432 [0x1b0])) [0 num_ints+0 S4 A64]))) tiles.cpp:37 149 {*extendsidi2_rex64}
     (nil))
(note 33 32 42 2 NOTE_INSN_FUNCTION_BEG)
(note 42 33 43 2 NOTE_INSN_DELETED)
(insn 43 42 270 2 (set (reg/v:SI 1 dx [orig:84 num_coordinates ] [84])
        (plus:SI (plus:SI (reg:SI 37 r8 [orig:135 num_floats ] [135])
                (reg/v:SI 0 ax [orig:137 num_ints ] [137]))
            (const_int 1 [0x1]))) tiles.cpp:42 266 {*leasi}
     (nil))
(insn 270 43 44 2 (set (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 24 [0x18])) [0 %sfp+-8 S4 A32])
        (reg/v:SI 1 dx [orig:84 num_coordinates ] [84])) tiles.cpp:42 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 1 dx [orig:84 num_coordinates ] [84])
        (nil)))
(debug_insn 44 270 46 2 (var_location:SI num_coordinates (mem/c:SI (plus:DI (reg/f:DI 7 sp)
            (const_int 24 [0x18])) [0 %sfp+-8 S4 A32])) tiles.cpp:42 -1
     (nil))
(debug_insn 46 44 47 2 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(insn 47 46 48 2 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 0 ax [orig:137 num_ints ] [137])
            (const_int 0 [0]))) tiles.cpp:44 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 48 47 74 2 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 56)
            (pc))) tiles.cpp:44 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 9762 [0x2622])
            (nil)))
 -> 56)
;; lr  out 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 44 [r15]
;; live  out 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 44 [r15]

 succ:       3 [97.6%]  (CAN_FALLTHRU)
             4 [2.4%]  (FALLTHRU,CAN_FALLTHRU)

basic block 3, loop depth 0, count 0, freq 46, maybe hot
 prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
 pred:       2 [97.6%]  (CAN_FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 44 [r15]
;; lr  use 	 0 [ax] 7 [sp] 37 [r8] 38 [r9]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 44 [r15]
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di]
;; live  kill	

(code_label 56 52 57 3 18 "" [1 uses])
(note 57 56 58 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 58 57 59 3 NOTE_INSN_DELETED)
(insn 59 58 60 3 (set (reg:DI 1 dx [orig:140 D.26004 ] [140])
        (sign_extend:DI (reg:SI 37 r8 [orig:135 num_floats ] [135]))) tiles.cpp:44 149 {*extendsidi2_rex64}
     (nil))
(note 60 59 61 3 NOTE_INSN_DELETED)
(note 61 60 62 3 NOTE_INSN_DELETED)
(insn 62 61 287 3 (set (reg:DI 5 di [orig:143 D.26007 ] [143])
        (plus:DI (plus:DI (mult:DI (reg:DI 1 dx [orig:140 D.26004 ] [140])
                    (const_int 4 [0x4]))
                (reg/f:DI 7 sp))
            (const_int 196 [0xc4]))) tiles.cpp:44 267 {*leadi}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:140 D.26004 ] [140])
        (nil)))
(insn 287 62 69 3 (set (reg:DI 1 dx [orig:145 D.26004 ] [145])
        (mult:DI (reg:DI 0 ax [orig:144 D.26004 ] [144])
            (const_int 4 [0x4]))) tiles.cpp:44 267 {*leadi}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:144 D.26004 ] [144])
        (nil)))
(insn 69 287 71 3 (set (reg:DI 4 si)
        (reg/v/f:DI 38 r9 [orig:136 ints ] [136])) 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 38 r9 [orig:136 ints ] [136])
        (nil)))
(call_insn 71 69 77 3 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("memcpy") [flags 0x41]  <function_decl 0x2b67b90e9500 memcpy>) [0 memcpy S1 A8])
            (const_int 0 [0]))) 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:DI 0 ax)
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list:REG_FRAME_RELATED_EXPR (set (reg:DI 0 ax)
            (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                    (nil))))))
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 44 [r15]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 44 [r15]

 succ:       4 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 4, loop depth 0, count 0, freq 47, maybe hot
 prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
 pred:       2 [2.4%]  (FALLTHRU,CAN_FALLTHRU)
             3 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 44 [r15]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 44 [r15]
;; live  gen 	 17 [flags]
;; live  kill	

(code_label 74 48 49 4 21 "" [0 uses])
(note 49 74 50 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 50 49 51 4 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(insn 51 50 52 4 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 6 bp [orig:135 num_floats ] [135])
            (const_int 0 [0]))) tiles.cpp:47 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 52 51 56 4 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 85)
            (pc))) tiles.cpp:47 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 9524 [0x2534])
            (nil)))
 -> 85)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 44 [r15]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 44 [r15]

 succ:       5 [95.2%]  (CAN_FALLTHRU)
             8 [4.8%]  (FALLTHRU,CAN_FALLTHRU)

basic block 5, loop depth 0, count 0, freq 45, maybe hot
 prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
 pred:       4 [95.2%]  (CAN_FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 44 [r15]
;; lr  use 	 3 [bx] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 44 [r15]
;; live  gen 	 0 [ax] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]
;; live  kill	 17 [flags]

(code_label 85 81 86 5 19 "" [1 uses])
(note 86 85 87 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 87 86 271 5 (set (reg:SF 22 xmm1 [orig:125 D.26002 ] [125])
        (float:SF (reg/v:SI 3 bx [orig:132 num_tilings ] [132]))) 240 {*floatsisf2_sse_interunit}
     (nil))
(insn 271 87 88 5 (set (mem/c:SF (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0 %sfp+-24 S4 A64])
        (reg:SF 22 xmm1 [orig:125 D.26002 ] [125])) 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 22 xmm1 [orig:125 D.26002 ] [125])
        (nil)))
(note 88 271 89 5 NOTE_INSN_DELETED)
(insn 89 88 90 5 (set (reg:DI 0 ax [orig:152 D.26004 ] [152])
        (zero_extend:DI (plus:SI (reg/v:SI 6 bp [orig:135 num_floats ] [135])
                (const_int -1 [0xffffffffffffffff])))) 267 {*leadi}
     (nil))
(note 90 89 91 5 NOTE_INSN_DELETED)
(insn 91 90 312 5 (set (reg:DI 43 r14 [orig:99 D.26004 ] [99])
        (plus:DI (mult:DI (reg:DI 0 ax [orig:152 D.26004 ] [152])
                (const_int 4 [0x4]))
            (const_int 4 [0x4]))) 267 {*leadi}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:152 D.26004 ] [152])
        (nil)))
(insn 312 91 216 5 (parallel [
            (set (reg:DI 41 r12 [orig:115 ivtmp.104 ] [115])
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:47 81 {*movdi_xor}
     (nil))
(insn 216 312 107 5 (set (reg/f:DI 42 r13 [185])
        (plus:DI (reg/f:DI 7 sp)
            (const_int 32 [0x20]))) 267 {*leadi}
     (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -336 [0xfffffffffffffeb0]))
        (nil)))
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

 succ:       6 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 6, loop depth 0, count 0, freq 942, maybe hot
 prev block 5, next block 7, flags: (REACHABLE, RTL, MODIFIED)
 pred:       6 [95.2%]  (DFS_BACK,CAN_FALLTHRU)
             5 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 17 [flags] 21 [xmm0] 41 [r12]
;; live  kill	 17 [flags]

(code_label 107 216 92 6 25 "" [1 uses])
(note 92 107 93 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 93 92 272 6 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(insn 272 93 94 6 (set (reg:SF 21 xmm0 [orig:154 D.26002 ] [154])
        (mem/c:SF (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0 %sfp+-24 S4 A64])) tiles.cpp:48 135 {*movsf_internal}
     (nil))
(insn 94 272 96 6 (set (reg:SF 21 xmm0 [orig:154 D.26002 ] [154])
        (mult:SF (reg:SF 21 xmm0 [orig:154 D.26002 ] [154])
            (mem:SF (plus:DI (reg/v/f:DI 44 r15 [orig:134 floats ] [134])
                    (reg:DI 41 r12 [orig:115 ivtmp.104 ] [115])) [0 MEM[base: floats_26(D), index: ivtmp.104_58, offset: 0B]+0 S4 A32]))) tiles.cpp:48 777 {*fop_sf_comm_sse}
     (nil))
(call_insn/u 96 94 99 6 (set (reg:SF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("floorf") [flags 0x41]  <function_decl 0x2b67b7876a00 __builtin_floorf>) [0 __builtin_floorf S1 A8])
            (const_int 0 [0]))) tiles.cpp:48 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SF (use (reg:SF 21 xmm0))
        (nil)))
(insn 99 96 100 6 (set (reg:SI 0 ax [156])
        (fix:SI (reg:SF 21 xmm0 [orig:88 D.26002 ] [88]))) tiles.cpp:48 177 {fix_truncsfsi_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:88 D.26002 ] [88])
        (expr_list:REG_EQUIV (mem:SI (plus:DI (reg/f:DI 42 r13 [185])
                    (reg:DI 41 r12 [orig:115 ivtmp.104 ] [115])) [0 MEM[symbol: qstate, index: ivtmp.104_58, offset: 0B]+0 S4 A32])
            (nil))))
(insn 100 99 102 6 (set (mem:SI (plus:DI (reg/f:DI 42 r13 [185])
                (reg:DI 41 r12 [orig:115 ivtmp.104 ] [115])) [0 MEM[symbol: qstate, index: ivtmp.104_58, offset: 0B]+0 S4 A32])
        (reg:SI 0 ax [156])) tiles.cpp:48 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [156])
        (nil)))
(debug_insn 102 100 103 6 (var_location:SI i (debug_expr:SI D#6)) -1
     (nil))
(insn 103 102 104 6 (parallel [
            (set (reg:DI 41 r12 [orig:115 ivtmp.104 ] [115])
                (plus:DI (reg:DI 41 r12 [orig:115 ivtmp.104 ] [115])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 104 103 105 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 41 r12 [orig:115 ivtmp.104 ] [115])
            (reg:DI 43 r14 [orig:99 D.26004 ] [99]))) tiles.cpp:47 8 {*cmpdi_1}
     (nil))
(jump_insn 105 104 111 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 107)
            (pc))) tiles.cpp:47 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9524 [0x2534])
            (nil)))
 -> 107)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

 succ:       6 [95.2%]  (DFS_BACK,CAN_FALLTHRU)
             7 [4.8%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)

basic block 7, loop depth 0, count 0, freq 45, maybe hot
 prev block 6, next block 8, flags: (REACHABLE, RTL, MODIFIED)
 pred:       6 [4.8%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 6 [bp] 7 [sp]
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di]
;; live  kill	 17 [flags]

(note 111 105 112 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 112 111 113 7 (set (reg:DI 1 dx [orig:157 D.26004 ] [157])
        (sign_extend:DI (reg/v:SI 6 bp [orig:135 num_floats ] [135]))) tiles.cpp:49 149 {*extendsidi2_rex64}
     (nil))
(insn 113 112 286 7 (parallel [
            (set (reg:DI 1 dx [orig:158 D.26004 ] [158])
                (ashift:DI (reg:DI 1 dx [orig:157 D.26004 ] [157])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:49 513 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 286 113 311 7 (set (reg/f:DI 5 di [187])
        (plus:DI (reg/f:DI 7 sp)
            (const_int 112 [0x70]))) 267 {*leadi}
     (nil))
(insn 311 286 120 7 (parallel [
            (set (reg:DI 4 si)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) 81 {*movdi_xor}
     (nil))
(call_insn 120 311 125 7 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("memset") [flags 0x41]  <function_decl 0x2b67b90e9600 memset>) [0 memset S1 A8])
            (const_int 0 [0]))) 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:DI 0 ax)
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (nil)))))
;; lr  out 	 3 [bx] 6 [bp] 7 [sp]
;; live  out 	 3 [bx] 6 [bp] 7 [sp]

 succ:       8 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 8, loop depth 0, count 0, freq 47, maybe hot
 prev block 7, next block 9, flags: (REACHABLE, RTL, MODIFIED)
 pred:       4 [4.8%]  (FALLTHRU,CAN_FALLTHRU)
             7 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp]
;; lr  use 	 3 [bx] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 3 [bx] 6 [bp] 7 [sp]
;; live  gen 	 17 [flags]
;; live  kill	

(code_label 77 71 78 8 20 "" [0 uses])
(note 78 77 79 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 79 78 80 8 (var_location:SI j (const_int 0 [0])) -1
     (nil))
(insn 80 79 81 8 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 3 bx [orig:132 num_tilings ] [132])
            (const_int 0 [0]))) tiles.cpp:53 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 81 80 85 8 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 125)
            (pc))) tiles.cpp:53 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 125)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp]
;; live  out 	 3 [bx] 6 [bp] 7 [sp]

 succ:       9 [91.0%]  (CAN_FALLTHRU)
             18 [9.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 9, loop depth 0, count 0, freq 43, maybe hot
 prev block 8, next block 10, flags: (REACHABLE, RTL, MODIFIED)
 pred:       8 [91.0%]  (CAN_FALLTHRU)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  in  	 3 [bx] 6 [bp] 7 [sp]
;; live  gen 	 0 [ax] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  kill	 17 [flags]

(code_label 125 120 126 9 22 "" [1 uses])
(note 126 125 127 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 127 126 274 9 (set (reg:DI 0 ax [orig:121 D.26006 ] [121])
        (sign_extend:DI (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                    (const_int 28 [0x1c])) [0 %sfp+-4 S4 A32]))) 149 {*extendsidi2_rex64}
     (nil))
(insn 274 127 128 9 (set (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0 %sfp+-24 S8 A64])
        (reg:DI 0 ax [orig:121 D.26006 ] [121])) 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:121 D.26006 ] [121])
        (nil)))
(insn 128 274 129 9 (set (reg:DI 41 r12 [orig:114 ivtmp.98 ] [114])
        (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 16 [0x10])) [0 %sfp+-16 S8 A64])) 87 {*movdi_internal_rex64}
     (nil))
(note 129 128 130 9 NOTE_INSN_DELETED)
(insn 130 129 131 9 (set (reg:DI 0 ax [orig:165 D.26004 ] [165])
        (zero_extend:DI (plus:SI (reg/v:SI 6 bp [orig:135 num_floats ] [135])
                (const_int -1 [0xffffffffffffffff])))) 267 {*leadi}
     (nil))
(note 131 130 132 9 NOTE_INSN_DELETED)
(insn 132 131 310 9 (set (reg:DI 43 r14 [orig:93 D.26004 ] [93])
        (plus:DI (mult:DI (reg:DI 0 ax [orig:165 D.26004 ] [165])
                (const_int 4 [0x4]))
            (const_int 4 [0x4]))) 267 {*leadi}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:165 D.26004 ] [165])
        (nil)))
(insn 310 132 217 9 (parallel [
            (set (reg:DI 44 r15 [orig:119 j ] [119])
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:53 81 {*movdi_xor}
     (nil))
(insn 217 310 198 9 (set (reg/f:DI 42 r13 [186])
        (plus:DI (reg/f:DI 7 sp)
            (const_int 192 [0xc0]))) 267 {*leadi}
     (expr_list:REG_EQUIV (plus:DI (reg/f:DI 20 frame)
            (const_int -176 [0xffffffffffffff50]))
        (nil)))
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

 succ:       10 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 10, loop depth 0, count 0, freq 476, maybe hot
 prev block 9, next block 11, flags: (REACHABLE, RTL, MODIFIED)
 pred:       17 [91.0%]  (FALLTHRU,DFS_BACK,CAN_FALLTHRU)
             9 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 17 [flags]
;; live  kill	

(code_label 190 188 191 10 26 "" [0 uses])
(note 191 190 192 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 192 191 193 10 (var_location:SI j (reg/v:SI 44 r15 [orig:119 j ] [119])) -1
     (nil))
(debug_insn 193 192 195 10 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(insn 195 193 196 10 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 6 bp [orig:135 num_floats ] [135])
            (const_int 0 [0]))) tiles.cpp:56 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 196 195 197 10 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 209)
            (pc))) tiles.cpp:56 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 476 [0x1dc])
            (nil)))
 -> 209)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

 succ:       11 [95.2%]  (FALLTHRU,CAN_FALLTHRU)
             19 [4.8%]  (CAN_FALLTHRU)

basic block 11, loop depth 0, count 0, freq 453, maybe hot
 prev block 10, next block 12, flags: (REACHABLE, RTL, MODIFIED)
 pred:       10 [95.2%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp]
;; lr  def 	 2 [cx] 5 [di] 17 [flags] 39 [r10] 40 [r11]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 2 [cx] 5 [di] 39 [r10] 40 [r11]
;; live  kill	 17 [flags]

(note 197 196 35 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 35 197 308 11 (set (reg:SI 5 di [orig:94 ivtmp.93 ] [94])
        (const_int 1 [0x1])) tiles.cpp:56 89 {*movsi_internal}
     (nil))
(insn 308 35 218 11 (parallel [
            (set (reg:DI 2 cx [orig:85 ivtmp.87 ] [85])
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:56 81 {*movdi_xor}
     (nil))
(insn 218 308 219 11 (set (reg/f:DI 40 r11 [185])
        (plus:DI (reg/f:DI 7 sp)
            (const_int 32 [0x20]))) 267 {*leadi}
     (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -336 [0xfffffffffffffeb0]))
        (nil)))
(insn 219 218 203 11 (set (reg/f:DI 39 r10 [187])
        (plus:DI (reg/f:DI 7 sp)
            (const_int 112 [0x70]))) 267 {*leadi}
     (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -256 [0xffffffffffffff00]))
        (nil)))
;; lr  out 	 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

 succ:       14 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 12, loop depth 0, count 0, freq 4762, maybe hot
 prev block 11, next block 13, flags: (REACHABLE, RTL, MODIFIED)
 pred:       14 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(7){ }}
;; lr  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 3 [bx] 4 [si] 7 [sp] 37 [r8]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags] 37 [r8]
;; live  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 1 [dx] 37 [r8]
;; live  kill	 17 [flags]

(note 144 143 275 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 275 144 145 12 (set (reg:SI 0 ax [orig:169 D.26001 ] [169])
        (reg:SI 37 r8 [orig:100 D.26001 ] [100])) tiles.cpp:60 89 {*movsi_internal}
     (nil))
(insn 145 275 284 12 (parallel [
            (set (reg:SI 0 ax [orig:169 D.26001 ] [169])
                (minus:SI (reg:SI 0 ax [orig:169 D.26001 ] [169])
                    (reg:SI 4 si [orig:101 D.26001 ] [101])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:60 309 {*subsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 284 145 285 12 (parallel [
            (set (reg:SI 1 dx [orig:171 D.26001 ] [171])
                (ashiftrt:SI (reg:SI 0 ax [orig:169 D.26001 ] [169])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:60 539 {ashrsi3_cvt}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 285 284 147 12 (parallel [
            (set (reg:SI 0 ax [172])
                (div:SI (reg:SI 0 ax [orig:169 D.26001 ] [169])
                    (reg/v:SI 3 bx [orig:132 num_tilings ] [132])))
            (set (reg:SI 1 dx [orig:171 D.26001 ] [171])
                (mod:SI (reg:SI 0 ax [orig:169 D.26001 ] [169])
                    (reg/v:SI 3 bx [orig:132 num_tilings ] [132])))
            (use (reg:SI 1 dx [orig:171 D.26001 ] [171]))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:60 369 {*divmodsi4_noext}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_UNUSED (reg:SI 0 ax [172])
            (nil))))
(insn 147 285 150 12 (parallel [
            (set (reg:SI 37 r8 [orig:104 D.26001 ] [104])
                (minus:SI (reg:SI 37 r8 [orig:100 D.26001 ] [100])
                    (reg:SI 1 dx [orig:171 D.26001 ] [171])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:60 309 {*subsi_1}
     (expr_list:REG_DEAD (reg:SI 1 dx [orig:171 D.26001 ] [171])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;; lr  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

 succ:       13 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 13, loop depth 0, count 0, freq 9524, maybe hot
 prev block 12, next block 14, flags: (REACHABLE, RTL, MODIFIED)
 pred:       15 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
             12 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(7){ }}
;; lr  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 39 [r10] 42 [r13] 43 [r14]
;; lr  def 	 2 [cx] 4 [si] 5 [di] 17 [flags]
;; live  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 2 [cx] 4 [si] 5 [di] 17 [flags]
;; live  kill	 17 [flags]

(code_label 158 157 159 13 28 "" [0 uses])
(note 159 158 161 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 161 159 163 13 (set (mem:SI (plus:DI (reg/f:DI 42 r13 [186])
                (reg:DI 2 cx [orig:85 ivtmp.87 ] [85])) [0 MEM[symbol: coordinates, index: ivtmp.87_15, offset: 0B]+0 S4 A32])
        (reg:SI 37 r8 [orig:104 D.26001 ] [104])) 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 37 r8 [orig:104 D.26001 ] [104])
        (nil)))
(insn 163 161 164 13 (parallel [
            (set (reg:SI 4 si [182])
                (plus:SI (reg:SI 4 si [orig:101 D.26001 ] [101])
                    (reg:SI 5 di [orig:94 ivtmp.93 ] [94])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:65 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_EQUIV (mem:SI (plus:DI (reg/f:DI 39 r10 [187])
                    (reg:DI 2 cx [orig:85 ivtmp.87 ] [85])) [0 MEM[symbol: base, index: ivtmp.87_15, offset: 0B]+0 S4 A32])
            (nil))))
(insn 164 163 166 13 (set (mem:SI (plus:DI (reg/f:DI 39 r10 [187])
                (reg:DI 2 cx [orig:85 ivtmp.87 ] [85])) [0 MEM[symbol: base, index: ivtmp.87_15, offset: 0B]+0 S4 A32])
        (reg:SI 4 si [182])) tiles.cpp:65 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [182])
        (nil)))
(debug_insn 166 164 167 13 (var_location:SI i (debug_expr:SI D#5)) -1
     (nil))
(insn 167 166 168 13 (parallel [
            (set (reg:DI 2 cx [orig:85 ivtmp.87 ] [85])
                (plus:DI (reg:DI 2 cx [orig:85 ivtmp.87 ] [85])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 168 167 170 13 (parallel [
            (set (reg:SI 5 di [orig:94 ivtmp.93 ] [94])
                (plus:SI (reg:SI 5 di [orig:94 ivtmp.93 ] [94])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 170 168 171 13 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 2 cx [orig:85 ivtmp.87 ] [85])
            (reg:DI 43 r14 [orig:93 D.26004 ] [93]))) tiles.cpp:56 8 {*cmpdi_1}
     (nil))
(jump_insn 171 170 205 13 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 198)
            (pc))) tiles.cpp:56 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9524 [0x2534])
            (nil)))
 -> 198)
;; lr  out 	 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

 succ:       14 [95.2%]  (DFS_BACK,CAN_FALLTHRU)
             16 [4.8%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)

basic block 14, loop depth 0, count 0, freq 9524, maybe hot
 prev block 13, next block 15, flags: (REACHABLE, RTL, MODIFIED)
 pred:       13 [95.2%]  (DFS_BACK,CAN_FALLTHRU)
             11 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(7){ }}
;; lr  in  	 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 2 [cx] 7 [sp] 39 [r10] 40 [r11]
;; lr  def 	 4 [si] 17 [flags] 37 [r8]
;; live  in  	 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 4 [si] 17 [flags] 37 [r8]
;; live  kill	

(code_label 198 217 136 14 31 "" [1 uses])
(note 136 198 137 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 137 136 139 14 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(insn 139 137 141 14 (set (reg:SI 37 r8 [orig:100 D.26001 ] [100])
        (mem:SI (plus:DI (reg/f:DI 40 r11 [185])
                (reg:DI 2 cx [orig:85 ivtmp.87 ] [85])) [0 MEM[symbol: qstate, index: ivtmp.87_15, offset: 0B]+0 S4 A32])) tiles.cpp:59 89 {*movsi_internal}
     (nil))
(insn 141 139 142 14 (set (reg:SI 4 si [orig:101 D.26001 ] [101])
        (mem:SI (plus:DI (reg/f:DI 39 r10 [187])
                (reg:DI 2 cx [orig:85 ivtmp.87 ] [85])) [0 MEM[symbol: base, index: ivtmp.87_15, offset: 0B]+0 S4 A32])) tiles.cpp:59 89 {*movsi_internal}
     (nil))
(insn 142 141 143 14 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 37 r8 [orig:100 D.26001 ] [100])
            (reg:SI 4 si [orig:101 D.26001 ] [101]))) tiles.cpp:59 7 {*cmpsi_1}
     (nil))
(jump_insn 143 142 144 14 (set (pc)
        (if_then_else (lt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 150)
            (pc))) tiles.cpp:59 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 150)
;; lr  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

 succ:       12 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
             15 [50.0%]  (CAN_FALLTHRU)

basic block 15, loop depth 0, count 0, freq 4762, maybe hot
 prev block 14, next block 16, flags: (REACHABLE, RTL)
 pred:       14 [50.0%]  (CAN_FALLTHRU)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(7){ }}
;; lr  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 3 [bx] 4 [si] 7 [sp] 37 [r8]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags] 37 [r8]
;; live  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 1 [dx] 37 [r8]
;; live  kill	 17 [flags]

(code_label 150 147 151 15 27 "" [1 uses])
(note 151 150 152 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(note 152 151 277 15 NOTE_INSN_DELETED)
(insn 277 152 153 15 (set (reg:SI 0 ax [orig:174 D.26001 ] [174])
        (reg:SI 4 si [orig:101 D.26001 ] [101])) tiles.cpp:62 89 {*movsi_internal}
     (nil))
(insn 153 277 154 15 (parallel [
            (set (reg:SI 0 ax [orig:174 D.26001 ] [174])
                (minus:SI (reg:SI 0 ax [orig:174 D.26001 ] [174])
                    (reg:SI 37 r8 [orig:100 D.26001 ] [100])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:62 309 {*subsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 154 153 282 15 (parallel [
            (set (reg:SI 0 ax [orig:175 D.26001 ] [175])
                (plus:SI (reg:SI 0 ax [orig:174 D.26001 ] [174])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:62 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 282 154 283 15 (parallel [
            (set (reg:SI 1 dx [orig:177 D.26001 ] [177])
                (ashiftrt:SI (reg:SI 0 ax [orig:175 D.26001 ] [175])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:62 539 {ashrsi3_cvt}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 283 282 156 15 (parallel [
            (set (reg:SI 0 ax [178])
                (div:SI (reg:SI 0 ax [orig:175 D.26001 ] [175])
                    (reg/v:SI 3 bx [orig:132 num_tilings ] [132])))
            (set (reg:SI 1 dx [orig:177 D.26001 ] [177])
                (mod:SI (reg:SI 0 ax [orig:175 D.26001 ] [175])
                    (reg/v:SI 3 bx [orig:132 num_tilings ] [132])))
            (use (reg:SI 1 dx [orig:177 D.26001 ] [177]))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:62 369 {*divmodsi4_noext}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_UNUSED (reg:SI 0 ax [178])
            (nil))))
(insn 156 283 157 15 (set (reg:SI 37 r8 [orig:104 D.26001 ] [104])
        (plus:SI (plus:SI (reg:SI 37 r8 [orig:100 D.26001 ] [100])
                (reg:SI 1 dx [orig:177 D.26001 ] [177]))
            (const_int 1 [0x1]))) tiles.cpp:62 266 {*leasi}
     (expr_list:REG_DEAD (reg:SI 1 dx [orig:177 D.26001 ] [177])
        (nil)))
(insn 157 156 158 15 (parallel [
            (set (reg:SI 37 r8 [orig:104 D.26001 ] [104])
                (minus:SI (reg:SI 37 r8 [orig:104 D.26001 ] [104])
                    (reg/v:SI 3 bx [orig:132 num_tilings ] [132])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:62 309 {*subsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; lr  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

 succ:       13 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 16, loop depth 0, count 0, freq 453, maybe hot
 prev block 15, next block 17, flags: (REACHABLE, RTL, MODIFIED)
 pred:       13 [4.8%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax]
;; live  kill	

(note 205 171 37 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 37 205 209 16 (set (reg:DI 0 ax)
        (sign_extend:DI (reg/v:SI 6 bp [orig:135 num_floats ] [135]))) 149 {*extendsidi2_rex64}
     (nil))
;; lr  out 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

 succ:       17 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 17, loop depth 0, count 0, freq 476, maybe hot
 prev block 16, next block 18, flags: (REACHABLE, RTL, MODIFIED)
 pred:       19 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
             16 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 0 [ax] 3 [bx] 7 [sp] 41 [r12] 42 [r13] 44 [r15]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 41 [r12] 44 [r15] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 17 [flags] 41 [r12] 44 [r15]
;; live  kill	 17 [flags]

(code_label 194 309 172 17 30 "" [0 uses])
(note 172 194 174 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 174 172 176 17 (set (mem/j:SI (plus:DI (plus:DI (mult:DI (reg:DI 0 ax [orig:183 num_floats ] [183])
                        (const_int 4 [0x4]))
                    (reg/f:DI 7 sp))
                (const_int 192 [0xc0])) [0 coordinates S4 A32])
        (reg/v:SI 44 r15 [orig:119 j ] [119])) tiles.cpp:68 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:183 num_floats ] [183])
        (nil)))
(insn 176 174 177 17 (set (reg:SI 2 cx)
        (const_int 449 [0x1c1])) tiles.cpp:70 89 {*movsi_internal}
     (nil))
(insn 177 176 178 17 (set (reg:DI 1 dx)
        (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0 %sfp+-24 S8 A64])) tiles.cpp:70 87 {*movdi_internal_rex64}
     (nil))
(insn 178 177 179 17 (set (reg:SI 4 si)
        (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 24 [0x18])) [0 %sfp+-8 S4 A32])) tiles.cpp:70 89 {*movsi_internal}
     (nil))
(insn 179 178 180 17 (set (reg:DI 5 di)
        (reg/f:DI 42 r13 [186])) tiles.cpp:70 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -176 [0xffffffffffffff50]))
        (nil)))
(call_insn 180 179 182 17 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z8hash_UNHPiili") [flags 0x1]  <function_decl 0x2b67b8f25700 hash_UNH>) [0 hash_UNH S1 A8])
            (const_int 0 [0]))) tiles.cpp:70 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_DEAD (reg:SI 2 cx)
                (expr_list:REG_DEAD (reg:DI 1 dx)
                    (nil)))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
                    (nil))))))
(insn 182 180 183 17 (set (mem:SI (reg:DI 41 r12 [orig:114 ivtmp.98 ] [114]) [0 MEM[base: _31, offset: 0B]+0 S4 A32])
        (reg:SI 0 ax [orig:118 D.26001 ] [118])) tiles.cpp:70 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:118 D.26001 ] [118])
        (nil)))
(insn 183 182 185 17 (parallel [
            (set (reg/v:SI 44 r15 [orig:119 j ] [119])
                (plus:SI (reg/v:SI 44 r15 [orig:119 j ] [119])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:53 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(debug_insn 185 183 186 17 (var_location:SI j (reg/v:SI 44 r15 [orig:119 j ] [119])) -1
     (nil))
(insn 186 185 187 17 (parallel [
            (set (reg:DI 41 r12 [orig:114 ivtmp.98 ] [114])
                (plus:DI (reg:DI 41 r12 [orig:114 ivtmp.98 ] [114])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 187 186 188 17 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 44 r15 [orig:119 j ] [119])
            (reg/v:SI 3 bx [orig:132 num_tilings ] [132]))) tiles.cpp:53 7 {*cmpsi_1}
     (nil))
(jump_insn 188 187 190 17 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 203)
            (pc))) tiles.cpp:53 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 203)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

 succ:       10 [91.0%]  (FALLTHRU,DFS_BACK,CAN_FALLTHRU)
             18 [9.0%]  (CAN_FALLTHRU,LOOP_EXIT)

basic block 18, loop depth 0, count 0, freq 47, maybe hot
 prev block 17, next block 19, flags: (REACHABLE, RTL)
 pred:       17 [9.0%]  (CAN_FALLTHRU,LOOP_EXIT)
             8 [9.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(7){ }}
;; lr  in  	 7 [sp]
;; lr  use 	 7 [sp]
;; lr  def 	 3 [bx] 6 [bp] 7 [sp] 17 [flags] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  in  	 7 [sp]
;; live  gen 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  kill	 17 [flags]

(code_label 203 219 204 18 17 "" [1 uses])
(note 204 203 298 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(note 298 204 299 18 NOTE_INSN_EPILOGUE_BEG)
(insn/f 299 298 300 18 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 376 [0x178])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) tiles.cpp:73 951 {pro_epilogue_adjust_stack_di_add}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 376 [0x178])))
            (nil))))
(insn/f 300 299 301 18 (set (reg:DI 3 bx)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) tiles.cpp:73 77 {*popdi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
            (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])))
        (nil)))
(insn/f 301 300 302 18 (set (reg:DI 6 bp)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) tiles.cpp:73 77 {*popdi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
            (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])))
        (nil)))
(insn/f 302 301 303 18 (set (reg:DI 41 r12)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) tiles.cpp:73 77 {*popdi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
            (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])))
        (nil)))
(insn/f 303 302 304 18 (set (reg:DI 42 r13)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) tiles.cpp:73 77 {*popdi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
            (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])))
        (nil)))
(insn/f 304 303 305 18 (set (reg:DI 43 r14)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) tiles.cpp:73 77 {*popdi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
            (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])))
        (nil)))
(insn/f 305 304 306 18 (set (reg:DI 44 r15)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) tiles.cpp:73 77 {*popdi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
            (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])))
        (nil)))
(jump_insn 306 305 0 18 (simple_return) tiles.cpp:73 672 {simple_return_internal}
     (nil)
 -> simple_return)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

 succ:       EXIT [100.0%] 

basic block 19, loop depth 0, count 0, freq 23, maybe hot
 prev block 18, next block 1, flags: (REACHABLE, RTL, MODIFIED)
 pred:       10 [4.8%]  (CAN_FALLTHRU)
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax]
;; live  kill	 17 [flags]

(code_label 209 37 208 19 32 "" [1 uses])
(note 208 209 309 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 309 208 194 19 (parallel [
            (set (reg:DI 0 ax)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:56 81 {*movdi_xor}
     (nil))
;; lr  out 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

 succ:       17 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 1, loop depth 0, count 0, freq 47, maybe hot
 prev block 19, next block (nil), flags: (REACHABLE, RTL)
 pred:       18 [100.0%] 
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(3){ }u-1(6){ }u-1(7){ }u-1(41){ }u-1(42){ }u-1(43){ }u-1(44){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  def 	
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	
;; live  kill	

;; lr  out 	
;; live  out 	

 succ:      




try_optimize_cfg iteration 1

rescanning insn with uid = 48.
deleting insn with uid = 48.
deleting insn with uid = 56.
rescanning insn with uid = 52.
deleting insn with uid = 52.
deleting insn with uid = 85.
rescanning insn with uid = 81.
deleting insn with uid = 81.
deleting insn with uid = 125.
scanning new insn with uid = 313.
Emitting label for block 16
rescanning insn with uid = 171.
deleting insn with uid = 171.
Emitting label for block 12
rescanning insn with uid = 143.
deleting insn with uid = 143.
deleting insn with uid = 150.
scanning new insn with uid = 317.
rescanning insn with uid = 188.
deleting insn with uid = 188.
scanning new insn with uid = 319.
Reordered sequence:
 2 bb 2  [47]
 3 bb 3  [46]
 4 bb 4  [47]
 5 bb 5  [45]
 6 bb 6  [942]
 7 bb 7  [45]
 8 bb 8  [47]
 9 bb 9  [43]
 10 bb 10  [476]
 11 bb 11  [453]
 12 bb 12  [4762]
 13 bb 13  [9524]
 14 bb 14  [9524]
 15 bb 15  [4762]
 16 bb 16  [453]
 17 bb 17  [476]
 18 bb 18  [47]
 19 bb 19  [23]


void tiles(int*, int, int, float*, int, int*, int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp]
;;  regular block artificial uses 	 7 [sp]
;;  eh block artificial uses 	 7 [sp] 16 [argp]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;;  exit block uses 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 3[bx] 4[si] 5[di] 6[bp] 7[sp] 17[flags] 21[xmm0] 22[xmm1] 37[r8] 38[r9] 39[r10] 40[r11] 41[r12] 42[r13] 43[r14] 44[r15]
;;  ref usage 	r0={19d,18u} r1={15d,11u} r2={8d,8u,1e} r3={3d,10u} r4={10d,9u} r5={10d,6u} r6={3d,8u} r7={15d,58u} r8={4d} r9={4d} r10={4d} r11={4d} r12={4d} r13={4d} r14={4d} r15={4d} r17={35d,8u} r18={4d} r19={4d} r20={5e} r21={7d,3u} r22={6d,1u} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={9d,10u} r38={5d,1u} r39={5d,2u,1e} r40={5d,1u} r41={6d,8u,1e} r42={4d,5u,1e} r43={4d,4u} r44={5d,8u} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} 
;;    total ref usage 496{308d,179u,9e} in 116{112 regular + 4 call} insns.
(note 25 0 40 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 47, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(7){ }}
;; lr  in  	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  def 	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 17 [flags] 44 [r15]
;; live  in  	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 17 [flags] 44 [r15]
;; live  kill	 17 [flags]
(note 40 25 288 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 288 40 289 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg:DI 44 r15)) tiles.cpp:37 67 {*pushdi2_rex64}
     (expr_list:REG_DEAD (reg:DI 44 r15)
        (nil)))
(insn/f 289 288 290 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg:DI 43 r14)) tiles.cpp:37 67 {*pushdi2_rex64}
     (expr_list:REG_DEAD (reg:DI 43 r14)
        (nil)))
(insn/f 290 289 291 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg:DI 42 r13)) tiles.cpp:37 67 {*pushdi2_rex64}
     (expr_list:REG_DEAD (reg:DI 42 r13)
        (nil)))
(insn/f 291 290 292 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg:DI 41 r12)) tiles.cpp:37 67 {*pushdi2_rex64}
     (expr_list:REG_DEAD (reg:DI 41 r12)
        (nil)))
(insn/f 292 291 293 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg:DI 6 bp)) tiles.cpp:37 67 {*pushdi2_rex64}
     (expr_list:REG_DEAD (reg:DI 6 bp)
        (nil)))
(insn/f 293 292 294 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg:DI 3 bx)) tiles.cpp:37 67 {*pushdi2_rex64}
     (expr_list:REG_DEAD (reg:DI 3 bx)
        (nil)))
(insn/f 294 293 295 2 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -376 [0xfffffffffffffe88])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) tiles.cpp:37 951 {pro_epilogue_adjust_stack_di_add}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -376 [0xfffffffffffffe88])))
            (nil))))
(note 295 294 26 2 NOTE_INSN_PROLOGUE_END)
(insn 26 295 27 2 (set (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 16 [0x10])) [0 %sfp+-16 S8 A64])
        (reg:DI 5 di [ the_tiles ])) tiles.cpp:37 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ the_tiles ])
        (nil)))
(insn 27 26 28 2 (set (reg/v:SI 3 bx [orig:132 num_tilings ] [132])
        (reg:SI 4 si [ num_tilings ])) tiles.cpp:37 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ num_tilings ])
        (nil)))
(insn 28 27 29 2 (set (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 28 [0x1c])) [0 %sfp+-4 S4 A32])
        (reg:SI 1 dx [ memory_size ])) tiles.cpp:37 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [ memory_size ])
        (nil)))
(insn 29 28 30 2 (set (reg/v/f:DI 44 r15 [orig:134 floats ] [134])
        (reg:DI 2 cx [ floats ])) tiles.cpp:37 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 2 cx [ floats ])
        (nil)))
(insn 30 29 32 2 (set (reg/v:SI 6 bp [orig:135 num_floats ] [135])
        (reg:SI 37 r8 [ num_floats ])) tiles.cpp:37 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 37 r8 [ num_floats ])
        (nil)))
(insn 32 30 33 2 (set (reg:DI 0 ax)
        (sign_extend:DI (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                    (const_int 432 [0x1b0])) [0 num_ints+0 S4 A64]))) tiles.cpp:37 149 {*extendsidi2_rex64}
     (nil))
(note 33 32 42 2 NOTE_INSN_FUNCTION_BEG)
(note 42 33 43 2 NOTE_INSN_DELETED)
(insn 43 42 270 2 (set (reg/v:SI 1 dx [orig:84 num_coordinates ] [84])
        (plus:SI (plus:SI (reg:SI 37 r8 [orig:135 num_floats ] [135])
                (reg/v:SI 0 ax [orig:137 num_ints ] [137]))
            (const_int 1 [0x1]))) tiles.cpp:42 266 {*leasi}
     (nil))
(insn 270 43 44 2 (set (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 24 [0x18])) [0 %sfp+-8 S4 A32])
        (reg/v:SI 1 dx [orig:84 num_coordinates ] [84])) tiles.cpp:42 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 1 dx [orig:84 num_coordinates ] [84])
        (nil)))
(debug_insn 44 270 46 2 (var_location:SI num_coordinates (mem/c:SI (plus:DI (reg/f:DI 7 sp)
            (const_int 24 [0x18])) [0 %sfp+-8 S4 A32])) tiles.cpp:42 -1
     (nil))
(debug_insn 46 44 47 2 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(insn 47 46 48 2 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 0 ax [orig:137 num_ints ] [137])
            (const_int 0 [0]))) tiles.cpp:44 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 48 47 57 2 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 74)
            (pc))) tiles.cpp:44 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 238 [0xee])
            (nil)))
 -> 74)
;;  succ:       3 [97.6%]  (FALLTHRU,CAN_FALLTHRU)
;;              4 [2.4%]  (CAN_FALLTHRU)
;; lr  out 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 44 [r15]
;; live  out 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 44 [r15]

;; basic block 3, loop depth 0, count 0, freq 46, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [97.6%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 44 [r15]
;; lr  use 	 0 [ax] 7 [sp] 37 [r8] 38 [r9]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 44 [r15]
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di]
;; live  kill	
(note 57 48 58 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 58 57 59 3 NOTE_INSN_DELETED)
(insn 59 58 60 3 (set (reg:DI 1 dx [orig:140 D.26004 ] [140])
        (sign_extend:DI (reg:SI 37 r8 [orig:135 num_floats ] [135]))) tiles.cpp:44 149 {*extendsidi2_rex64}
     (nil))
(note 60 59 61 3 NOTE_INSN_DELETED)
(note 61 60 62 3 NOTE_INSN_DELETED)
(insn 62 61 287 3 (set (reg:DI 5 di [orig:143 D.26007 ] [143])
        (plus:DI (plus:DI (mult:DI (reg:DI 1 dx [orig:140 D.26004 ] [140])
                    (const_int 4 [0x4]))
                (reg/f:DI 7 sp))
            (const_int 196 [0xc4]))) tiles.cpp:44 267 {*leadi}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:140 D.26004 ] [140])
        (nil)))
(insn 287 62 69 3 (set (reg:DI 1 dx [orig:145 D.26004 ] [145])
        (mult:DI (reg:DI 0 ax [orig:144 D.26004 ] [144])
            (const_int 4 [0x4]))) tiles.cpp:44 267 {*leadi}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:144 D.26004 ] [144])
        (nil)))
(insn 69 287 71 3 (set (reg:DI 4 si)
        (reg/v/f:DI 38 r9 [orig:136 ints ] [136])) 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 38 r9 [orig:136 ints ] [136])
        (nil)))
(call_insn 71 69 74 3 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("memcpy") [flags 0x41]  <function_decl 0x2b67b90e9500 memcpy>) [0 memcpy S1 A8])
            (const_int 0 [0]))) 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:DI 0 ax)
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list:REG_FRAME_RELATED_EXPR (set (reg:DI 0 ax)
            (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                    (nil))))))
;;  succ:       4 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 44 [r15]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 44 [r15]

;; basic block 4, loop depth 0, count 0, freq 47, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [2.4%]  (CAN_FALLTHRU)
;;              3 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 44 [r15]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 44 [r15]
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 74 71 49 4 21 "" [1 uses])
(note 49 74 50 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 50 49 51 4 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(insn 51 50 52 4 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 6 bp [orig:135 num_floats ] [135])
            (const_int 0 [0]))) tiles.cpp:47 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 52 51 86 4 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 77)
            (pc))) tiles.cpp:47 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 476 [0x1dc])
            (nil)))
 -> 77)
;;  succ:       5 [95.2%]  (FALLTHRU,CAN_FALLTHRU)
;;              8 [4.8%]  (CAN_FALLTHRU)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 44 [r15]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 44 [r15]

;; basic block 5, loop depth 0, count 0, freq 45, maybe hot
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [95.2%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 44 [r15]
;; lr  use 	 3 [bx] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 44 [r15]
;; live  gen 	 0 [ax] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]
;; live  kill	 17 [flags]
(note 86 52 87 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 87 86 271 5 (set (reg:SF 22 xmm1 [orig:125 D.26002 ] [125])
        (float:SF (reg/v:SI 3 bx [orig:132 num_tilings ] [132]))) 240 {*floatsisf2_sse_interunit}
     (nil))
(insn 271 87 88 5 (set (mem/c:SF (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0 %sfp+-24 S4 A64])
        (reg:SF 22 xmm1 [orig:125 D.26002 ] [125])) 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 22 xmm1 [orig:125 D.26002 ] [125])
        (nil)))
(note 88 271 89 5 NOTE_INSN_DELETED)
(insn 89 88 90 5 (set (reg:DI 0 ax [orig:152 D.26004 ] [152])
        (zero_extend:DI (plus:SI (reg/v:SI 6 bp [orig:135 num_floats ] [135])
                (const_int -1 [0xffffffffffffffff])))) 267 {*leadi}
     (nil))
(note 90 89 91 5 NOTE_INSN_DELETED)
(insn 91 90 312 5 (set (reg:DI 43 r14 [orig:99 D.26004 ] [99])
        (plus:DI (mult:DI (reg:DI 0 ax [orig:152 D.26004 ] [152])
                (const_int 4 [0x4]))
            (const_int 4 [0x4]))) 267 {*leadi}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:152 D.26004 ] [152])
        (nil)))
(insn 312 91 216 5 (parallel [
            (set (reg:DI 41 r12 [orig:115 ivtmp.104 ] [115])
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:47 81 {*movdi_xor}
     (nil))
(insn 216 312 107 5 (set (reg/f:DI 42 r13 [185])
        (plus:DI (reg/f:DI 7 sp)
            (const_int 32 [0x20]))) 267 {*leadi}
     (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -336 [0xfffffffffffffeb0]))
        (nil)))
;;  succ:       6 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; basic block 6, loop depth 0, count 0, freq 942, maybe hot
;;  prev block 5, next block 7, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       6 [95.2%]  (DFS_BACK,CAN_FALLTHRU)
;;              5 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 17 [flags] 21 [xmm0] 41 [r12]
;; live  kill	 17 [flags]
(code_label 107 216 92 6 25 "" [1 uses])
(note 92 107 93 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 93 92 272 6 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(insn 272 93 94 6 (set (reg:SF 21 xmm0 [orig:154 D.26002 ] [154])
        (mem/c:SF (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0 %sfp+-24 S4 A64])) tiles.cpp:48 135 {*movsf_internal}
     (nil))
(insn 94 272 96 6 (set (reg:SF 21 xmm0 [orig:154 D.26002 ] [154])
        (mult:SF (reg:SF 21 xmm0 [orig:154 D.26002 ] [154])
            (mem:SF (plus:DI (reg/v/f:DI 44 r15 [orig:134 floats ] [134])
                    (reg:DI 41 r12 [orig:115 ivtmp.104 ] [115])) [0 MEM[base: floats_26(D), index: ivtmp.104_58, offset: 0B]+0 S4 A32]))) tiles.cpp:48 777 {*fop_sf_comm_sse}
     (nil))
(call_insn/u 96 94 99 6 (set (reg:SF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("floorf") [flags 0x41]  <function_decl 0x2b67b7876a00 __builtin_floorf>) [0 __builtin_floorf S1 A8])
            (const_int 0 [0]))) tiles.cpp:48 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SF (use (reg:SF 21 xmm0))
        (nil)))
(insn 99 96 100 6 (set (reg:SI 0 ax [156])
        (fix:SI (reg:SF 21 xmm0 [orig:88 D.26002 ] [88]))) tiles.cpp:48 177 {fix_truncsfsi_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:88 D.26002 ] [88])
        (expr_list:REG_EQUIV (mem:SI (plus:DI (reg/f:DI 42 r13 [185])
                    (reg:DI 41 r12 [orig:115 ivtmp.104 ] [115])) [0 MEM[symbol: qstate, index: ivtmp.104_58, offset: 0B]+0 S4 A32])
            (nil))))
(insn 100 99 102 6 (set (mem:SI (plus:DI (reg/f:DI 42 r13 [185])
                (reg:DI 41 r12 [orig:115 ivtmp.104 ] [115])) [0 MEM[symbol: qstate, index: ivtmp.104_58, offset: 0B]+0 S4 A32])
        (reg:SI 0 ax [156])) tiles.cpp:48 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [156])
        (nil)))
(debug_insn 102 100 103 6 (var_location:SI i (debug_expr:SI D#6)) -1
     (nil))
(insn 103 102 104 6 (parallel [
            (set (reg:DI 41 r12 [orig:115 ivtmp.104 ] [115])
                (plus:DI (reg:DI 41 r12 [orig:115 ivtmp.104 ] [115])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 104 103 105 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 41 r12 [orig:115 ivtmp.104 ] [115])
            (reg:DI 43 r14 [orig:99 D.26004 ] [99]))) tiles.cpp:47 8 {*cmpdi_1}
     (nil))
(jump_insn 105 104 111 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 107)
            (pc))) tiles.cpp:47 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9524 [0x2534])
            (nil)))
 -> 107)
;;  succ:       6 [95.2%]  (DFS_BACK,CAN_FALLTHRU)
;;              7 [4.8%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; basic block 7, loop depth 0, count 0, freq 45, maybe hot
;;  prev block 6, next block 8, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       6 [4.8%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 6 [bp] 7 [sp]
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di]
;; live  kill	 17 [flags]
(note 111 105 112 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 112 111 113 7 (set (reg:DI 1 dx [orig:157 D.26004 ] [157])
        (sign_extend:DI (reg/v:SI 6 bp [orig:135 num_floats ] [135]))) tiles.cpp:49 149 {*extendsidi2_rex64}
     (nil))
(insn 113 112 286 7 (parallel [
            (set (reg:DI 1 dx [orig:158 D.26004 ] [158])
                (ashift:DI (reg:DI 1 dx [orig:157 D.26004 ] [157])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:49 513 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 286 113 311 7 (set (reg/f:DI 5 di [187])
        (plus:DI (reg/f:DI 7 sp)
            (const_int 112 [0x70]))) 267 {*leadi}
     (nil))
(insn 311 286 120 7 (parallel [
            (set (reg:DI 4 si)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) 81 {*movdi_xor}
     (nil))
(call_insn 120 311 77 7 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("memset") [flags 0x41]  <function_decl 0x2b67b90e9600 memset>) [0 memset S1 A8])
            (const_int 0 [0]))) 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:DI 0 ax)
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (nil)))))
;;  succ:       8 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp]
;; live  out 	 3 [bx] 6 [bp] 7 [sp]

;; basic block 8, loop depth 0, count 0, freq 47, maybe hot
;;  prev block 7, next block 9, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [4.8%]  (CAN_FALLTHRU)
;;              7 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp]
;; lr  use 	 3 [bx] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 3 [bx] 6 [bp] 7 [sp]
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 77 120 78 8 20 "" [1 uses])
(note 78 77 79 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 79 78 80 8 (var_location:SI j (const_int 0 [0])) -1
     (nil))
(insn 80 79 81 8 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 3 bx [orig:132 num_tilings ] [132])
            (const_int 0 [0]))) tiles.cpp:53 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 81 80 126 8 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 203)
            (pc))) tiles.cpp:53 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 203)
;;  succ:       9 [91.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              18 [9.0%]  (CAN_FALLTHRU)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp]
;; live  out 	 3 [bx] 6 [bp] 7 [sp]

;; basic block 9, loop depth 0, count 0, freq 43, maybe hot
;;  prev block 8, next block 10, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       8 [91.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  in  	 3 [bx] 6 [bp] 7 [sp]
;; live  gen 	 0 [ax] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  kill	 17 [flags]
(note 126 81 127 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 127 126 274 9 (set (reg:DI 0 ax [orig:121 D.26006 ] [121])
        (sign_extend:DI (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                    (const_int 28 [0x1c])) [0 %sfp+-4 S4 A32]))) 149 {*extendsidi2_rex64}
     (nil))
(insn 274 127 128 9 (set (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0 %sfp+-24 S8 A64])
        (reg:DI 0 ax [orig:121 D.26006 ] [121])) 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:121 D.26006 ] [121])
        (nil)))
(insn 128 274 129 9 (set (reg:DI 41 r12 [orig:114 ivtmp.98 ] [114])
        (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 16 [0x10])) [0 %sfp+-16 S8 A64])) 87 {*movdi_internal_rex64}
     (nil))
(note 129 128 130 9 NOTE_INSN_DELETED)
(insn 130 129 131 9 (set (reg:DI 0 ax [orig:165 D.26004 ] [165])
        (zero_extend:DI (plus:SI (reg/v:SI 6 bp [orig:135 num_floats ] [135])
                (const_int -1 [0xffffffffffffffff])))) 267 {*leadi}
     (nil))
(note 131 130 132 9 NOTE_INSN_DELETED)
(insn 132 131 310 9 (set (reg:DI 43 r14 [orig:93 D.26004 ] [93])
        (plus:DI (mult:DI (reg:DI 0 ax [orig:165 D.26004 ] [165])
                (const_int 4 [0x4]))
            (const_int 4 [0x4]))) 267 {*leadi}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:165 D.26004 ] [165])
        (nil)))
(insn 310 132 217 9 (parallel [
            (set (reg:DI 44 r15 [orig:119 j ] [119])
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:53 81 {*movdi_xor}
     (nil))
(insn 217 310 190 9 (set (reg/f:DI 42 r13 [186])
        (plus:DI (reg/f:DI 7 sp)
            (const_int 192 [0xc0]))) 267 {*leadi}
     (expr_list:REG_EQUIV (plus:DI (reg/f:DI 20 frame)
            (const_int -176 [0xffffffffffffff50]))
        (nil)))
;;  succ:       10 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; basic block 10, loop depth 0, count 0, freq 476, maybe hot
;;  prev block 9, next block 11, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       17 [91.0%]  (DFS_BACK,CAN_FALLTHRU)
;;              9 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 190 217 191 10 26 "" [1 uses])
(note 191 190 192 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 192 191 193 10 (var_location:SI j (reg/v:SI 44 r15 [orig:119 j ] [119])) -1
     (nil))
(debug_insn 193 192 195 10 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(insn 195 193 196 10 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 6 bp [orig:135 num_floats ] [135])
            (const_int 0 [0]))) tiles.cpp:56 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 196 195 197 10 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 209)
            (pc))) tiles.cpp:56 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 476 [0x1dc])
            (nil)))
 -> 209)
;;  succ:       11 [95.2%]  (FALLTHRU,CAN_FALLTHRU)
;;              19 [4.8%]  (CAN_FALLTHRU)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; basic block 11, loop depth 0, count 0, freq 453, maybe hot
;;  prev block 10, next block 12, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       10 [95.2%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp]
;; lr  def 	 2 [cx] 5 [di] 17 [flags] 39 [r10] 40 [r11]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 2 [cx] 5 [di] 39 [r10] 40 [r11]
;; live  kill	 17 [flags]
(note 197 196 35 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 35 197 308 11 (set (reg:SI 5 di [orig:94 ivtmp.93 ] [94])
        (const_int 1 [0x1])) tiles.cpp:56 89 {*movsi_internal}
     (nil))
(insn 308 35 218 11 (parallel [
            (set (reg:DI 2 cx [orig:85 ivtmp.87 ] [85])
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:56 81 {*movdi_xor}
     (nil))
(insn 218 308 219 11 (set (reg/f:DI 40 r11 [185])
        (plus:DI (reg/f:DI 7 sp)
            (const_int 32 [0x20]))) 267 {*leadi}
     (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -336 [0xfffffffffffffeb0]))
        (nil)))
(insn 219 218 313 11 (set (reg/f:DI 39 r10 [187])
        (plus:DI (reg/f:DI 7 sp)
            (const_int 112 [0x70]))) 267 {*leadi}
     (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -256 [0xffffffffffffff00]))
        (nil)))
(jump_insn 313 219 314 11 (set (pc)
        (label_ref 198)) -1
     (nil)
 -> 198)
;;  succ:       14 [100.0%]  (CAN_FALLTHRU)
;; lr  out 	 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

(barrier 314 313 316)
;; basic block 12, loop depth 0, count 0, freq 4762, maybe hot
;;  prev block 11, next block 13, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       14 [50.0%]  (CAN_FALLTHRU)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(7){ }}
;; lr  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 3 [bx] 4 [si] 7 [sp] 37 [r8]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags] 37 [r8]
;; live  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 1 [dx] 37 [r8]
;; live  kill	 17 [flags]
(code_label 316 314 144 12 35 "" [1 uses])
(note 144 316 275 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 275 144 145 12 (set (reg:SI 0 ax [orig:169 D.26001 ] [169])
        (reg:SI 37 r8 [orig:100 D.26001 ] [100])) tiles.cpp:60 89 {*movsi_internal}
     (nil))
(insn 145 275 284 12 (parallel [
            (set (reg:SI 0 ax [orig:169 D.26001 ] [169])
                (minus:SI (reg:SI 0 ax [orig:169 D.26001 ] [169])
                    (reg:SI 4 si [orig:101 D.26001 ] [101])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:60 309 {*subsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 284 145 285 12 (parallel [
            (set (reg:SI 1 dx [orig:171 D.26001 ] [171])
                (ashiftrt:SI (reg:SI 0 ax [orig:169 D.26001 ] [169])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:60 539 {ashrsi3_cvt}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 285 284 147 12 (parallel [
            (set (reg:SI 0 ax [172])
                (div:SI (reg:SI 0 ax [orig:169 D.26001 ] [169])
                    (reg/v:SI 3 bx [orig:132 num_tilings ] [132])))
            (set (reg:SI 1 dx [orig:171 D.26001 ] [171])
                (mod:SI (reg:SI 0 ax [orig:169 D.26001 ] [169])
                    (reg/v:SI 3 bx [orig:132 num_tilings ] [132])))
            (use (reg:SI 1 dx [orig:171 D.26001 ] [171]))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:60 369 {*divmodsi4_noext}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_UNUSED (reg:SI 0 ax [172])
            (nil))))
(insn 147 285 158 12 (parallel [
            (set (reg:SI 37 r8 [orig:104 D.26001 ] [104])
                (minus:SI (reg:SI 37 r8 [orig:100 D.26001 ] [100])
                    (reg:SI 1 dx [orig:171 D.26001 ] [171])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:60 309 {*subsi_1}
     (expr_list:REG_DEAD (reg:SI 1 dx [orig:171 D.26001 ] [171])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;  succ:       13 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; basic block 13, loop depth 0, count 0, freq 9524, maybe hot
;;  prev block 12, next block 14, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       12 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              15 [100.0%]  (CAN_FALLTHRU)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(7){ }}
;; lr  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 39 [r10] 42 [r13] 43 [r14]
;; lr  def 	 2 [cx] 4 [si] 5 [di] 17 [flags]
;; live  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 2 [cx] 4 [si] 5 [di] 17 [flags]
;; live  kill	 17 [flags]
(code_label 158 147 159 13 28 "" [1 uses])
(note 159 158 161 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 161 159 163 13 (set (mem:SI (plus:DI (reg/f:DI 42 r13 [186])
                (reg:DI 2 cx [orig:85 ivtmp.87 ] [85])) [0 MEM[symbol: coordinates, index: ivtmp.87_15, offset: 0B]+0 S4 A32])
        (reg:SI 37 r8 [orig:104 D.26001 ] [104])) 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 37 r8 [orig:104 D.26001 ] [104])
        (nil)))
(insn 163 161 164 13 (parallel [
            (set (reg:SI 4 si [182])
                (plus:SI (reg:SI 4 si [orig:101 D.26001 ] [101])
                    (reg:SI 5 di [orig:94 ivtmp.93 ] [94])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:65 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_EQUIV (mem:SI (plus:DI (reg/f:DI 39 r10 [187])
                    (reg:DI 2 cx [orig:85 ivtmp.87 ] [85])) [0 MEM[symbol: base, index: ivtmp.87_15, offset: 0B]+0 S4 A32])
            (nil))))
(insn 164 163 166 13 (set (mem:SI (plus:DI (reg/f:DI 39 r10 [187])
                (reg:DI 2 cx [orig:85 ivtmp.87 ] [85])) [0 MEM[symbol: base, index: ivtmp.87_15, offset: 0B]+0 S4 A32])
        (reg:SI 4 si [182])) tiles.cpp:65 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [182])
        (nil)))
(debug_insn 166 164 167 13 (var_location:SI i (debug_expr:SI D#5)) -1
     (nil))
(insn 167 166 168 13 (parallel [
            (set (reg:DI 2 cx [orig:85 ivtmp.87 ] [85])
                (plus:DI (reg:DI 2 cx [orig:85 ivtmp.87 ] [85])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 168 167 170 13 (parallel [
            (set (reg:SI 5 di [orig:94 ivtmp.93 ] [94])
                (plus:SI (reg:SI 5 di [orig:94 ivtmp.93 ] [94])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 170 168 171 13 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 2 cx [orig:85 ivtmp.87 ] [85])
            (reg:DI 43 r14 [orig:93 D.26004 ] [93]))) tiles.cpp:56 8 {*cmpdi_1}
     (nil))
(jump_insn 171 170 198 13 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 315)
            (pc))) tiles.cpp:56 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 476 [0x1dc])
            (nil)))
 -> 315)
;;  succ:       14 [95.2%]  (FALLTHRU,DFS_BACK,CAN_FALLTHRU)
;;              16 [4.8%]  (CAN_FALLTHRU,LOOP_EXIT)
;; lr  out 	 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; basic block 14, loop depth 0, count 0, freq 9524, maybe hot
;;  prev block 13, next block 15, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       13 [95.2%]  (FALLTHRU,DFS_BACK,CAN_FALLTHRU)
;;              11 [100.0%]  (CAN_FALLTHRU)
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(7){ }}
;; lr  in  	 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 2 [cx] 7 [sp] 39 [r10] 40 [r11]
;; lr  def 	 4 [si] 17 [flags] 37 [r8]
;; live  in  	 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 4 [si] 17 [flags] 37 [r8]
;; live  kill	
(code_label 198 171 136 14 31 "" [1 uses])
(note 136 198 137 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 137 136 139 14 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(insn 139 137 141 14 (set (reg:SI 37 r8 [orig:100 D.26001 ] [100])
        (mem:SI (plus:DI (reg/f:DI 40 r11 [185])
                (reg:DI 2 cx [orig:85 ivtmp.87 ] [85])) [0 MEM[symbol: qstate, index: ivtmp.87_15, offset: 0B]+0 S4 A32])) tiles.cpp:59 89 {*movsi_internal}
     (nil))
(insn 141 139 142 14 (set (reg:SI 4 si [orig:101 D.26001 ] [101])
        (mem:SI (plus:DI (reg/f:DI 39 r10 [187])
                (reg:DI 2 cx [orig:85 ivtmp.87 ] [85])) [0 MEM[symbol: base, index: ivtmp.87_15, offset: 0B]+0 S4 A32])) tiles.cpp:59 89 {*movsi_internal}
     (nil))
(insn 142 141 143 14 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 37 r8 [orig:100 D.26001 ] [100])
            (reg:SI 4 si [orig:101 D.26001 ] [101]))) tiles.cpp:59 7 {*cmpsi_1}
     (nil))
(jump_insn 143 142 151 14 (set (pc)
        (if_then_else (ge (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 316)
            (pc))) tiles.cpp:59 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 316)
;;  succ:       12 [50.0%]  (CAN_FALLTHRU)
;;              15 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; basic block 15, loop depth 0, count 0, freq 4762, maybe hot
;;  prev block 14, next block 16, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       14 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(7){ }}
;; lr  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 3 [bx] 4 [si] 7 [sp] 37 [r8]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags] 37 [r8]
;; live  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 1 [dx] 37 [r8]
;; live  kill	 17 [flags]
(note 151 143 152 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(note 152 151 277 15 NOTE_INSN_DELETED)
(insn 277 152 153 15 (set (reg:SI 0 ax [orig:174 D.26001 ] [174])
        (reg:SI 4 si [orig:101 D.26001 ] [101])) tiles.cpp:62 89 {*movsi_internal}
     (nil))
(insn 153 277 154 15 (parallel [
            (set (reg:SI 0 ax [orig:174 D.26001 ] [174])
                (minus:SI (reg:SI 0 ax [orig:174 D.26001 ] [174])
                    (reg:SI 37 r8 [orig:100 D.26001 ] [100])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:62 309 {*subsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 154 153 282 15 (parallel [
            (set (reg:SI 0 ax [orig:175 D.26001 ] [175])
                (plus:SI (reg:SI 0 ax [orig:174 D.26001 ] [174])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:62 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 282 154 283 15 (parallel [
            (set (reg:SI 1 dx [orig:177 D.26001 ] [177])
                (ashiftrt:SI (reg:SI 0 ax [orig:175 D.26001 ] [175])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:62 539 {ashrsi3_cvt}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 283 282 156 15 (parallel [
            (set (reg:SI 0 ax [178])
                (div:SI (reg:SI 0 ax [orig:175 D.26001 ] [175])
                    (reg/v:SI 3 bx [orig:132 num_tilings ] [132])))
            (set (reg:SI 1 dx [orig:177 D.26001 ] [177])
                (mod:SI (reg:SI 0 ax [orig:175 D.26001 ] [175])
                    (reg/v:SI 3 bx [orig:132 num_tilings ] [132])))
            (use (reg:SI 1 dx [orig:177 D.26001 ] [177]))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:62 369 {*divmodsi4_noext}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_UNUSED (reg:SI 0 ax [178])
            (nil))))
(insn 156 283 157 15 (set (reg:SI 37 r8 [orig:104 D.26001 ] [104])
        (plus:SI (plus:SI (reg:SI 37 r8 [orig:100 D.26001 ] [100])
                (reg:SI 1 dx [orig:177 D.26001 ] [177]))
            (const_int 1 [0x1]))) tiles.cpp:62 266 {*leasi}
     (expr_list:REG_DEAD (reg:SI 1 dx [orig:177 D.26001 ] [177])
        (nil)))
(insn 157 156 317 15 (parallel [
            (set (reg:SI 37 r8 [orig:104 D.26001 ] [104])
                (minus:SI (reg:SI 37 r8 [orig:104 D.26001 ] [104])
                    (reg/v:SI 3 bx [orig:132 num_tilings ] [132])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:62 309 {*subsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(jump_insn 317 157 318 15 (set (pc)
        (label_ref 158)) -1
     (nil)
 -> 158)
;;  succ:       13 [100.0%]  (CAN_FALLTHRU)
;; lr  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

(barrier 318 317 315)
;; basic block 16, loop depth 0, count 0, freq 453, maybe hot
;;  prev block 15, next block 17, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       13 [4.8%]  (CAN_FALLTHRU,LOOP_EXIT)
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax]
;; live  kill	
(code_label 315 318 205 16 34 "" [1 uses])
(note 205 315 37 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 37 205 194 16 (set (reg:DI 0 ax)
        (sign_extend:DI (reg/v:SI 6 bp [orig:135 num_floats ] [135]))) 149 {*extendsidi2_rex64}
     (nil))
;;  succ:       17 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; basic block 17, loop depth 0, count 0, freq 476, maybe hot
;;  prev block 16, next block 18, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       16 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              19 [100.0%]  (CAN_FALLTHRU)
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 0 [ax] 3 [bx] 7 [sp] 41 [r12] 42 [r13] 44 [r15]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 41 [r12] 44 [r15] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 17 [flags] 41 [r12] 44 [r15]
;; live  kill	 17 [flags]
(code_label 194 37 172 17 30 "" [1 uses])
(note 172 194 174 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 174 172 176 17 (set (mem/j:SI (plus:DI (plus:DI (mult:DI (reg:DI 0 ax [orig:183 num_floats ] [183])
                        (const_int 4 [0x4]))
                    (reg/f:DI 7 sp))
                (const_int 192 [0xc0])) [0 coordinates S4 A32])
        (reg/v:SI 44 r15 [orig:119 j ] [119])) tiles.cpp:68 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:183 num_floats ] [183])
        (nil)))
(insn 176 174 177 17 (set (reg:SI 2 cx)
        (const_int 449 [0x1c1])) tiles.cpp:70 89 {*movsi_internal}
     (nil))
(insn 177 176 178 17 (set (reg:DI 1 dx)
        (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0 %sfp+-24 S8 A64])) tiles.cpp:70 87 {*movdi_internal_rex64}
     (nil))
(insn 178 177 179 17 (set (reg:SI 4 si)
        (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 24 [0x18])) [0 %sfp+-8 S4 A32])) tiles.cpp:70 89 {*movsi_internal}
     (nil))
(insn 179 178 180 17 (set (reg:DI 5 di)
        (reg/f:DI 42 r13 [186])) tiles.cpp:70 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -176 [0xffffffffffffff50]))
        (nil)))
(call_insn 180 179 182 17 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z8hash_UNHPiili") [flags 0x1]  <function_decl 0x2b67b8f25700 hash_UNH>) [0 hash_UNH S1 A8])
            (const_int 0 [0]))) tiles.cpp:70 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_DEAD (reg:SI 2 cx)
                (expr_list:REG_DEAD (reg:DI 1 dx)
                    (nil)))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
                    (nil))))))
(insn 182 180 183 17 (set (mem:SI (reg:DI 41 r12 [orig:114 ivtmp.98 ] [114]) [0 MEM[base: _31, offset: 0B]+0 S4 A32])
        (reg:SI 0 ax [orig:118 D.26001 ] [118])) tiles.cpp:70 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:118 D.26001 ] [118])
        (nil)))
(insn 183 182 185 17 (parallel [
            (set (reg/v:SI 44 r15 [orig:119 j ] [119])
                (plus:SI (reg/v:SI 44 r15 [orig:119 j ] [119])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:53 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(debug_insn 185 183 186 17 (var_location:SI j (reg/v:SI 44 r15 [orig:119 j ] [119])) -1
     (nil))
(insn 186 185 187 17 (parallel [
            (set (reg:DI 41 r12 [orig:114 ivtmp.98 ] [114])
                (plus:DI (reg:DI 41 r12 [orig:114 ivtmp.98 ] [114])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 187 186 188 17 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 44 r15 [orig:119 j ] [119])
            (reg/v:SI 3 bx [orig:132 num_tilings ] [132]))) tiles.cpp:53 7 {*cmpsi_1}
     (nil))
(jump_insn 188 187 203 17 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 190)
            (pc))) tiles.cpp:53 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 190)
;;  succ:       10 [91.0%]  (DFS_BACK,CAN_FALLTHRU)
;;              18 [9.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; basic block 18, loop depth 0, count 0, freq 47, maybe hot
;;  prev block 17, next block 19, flags: (REACHABLE, RTL)
;;  pred:       17 [9.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
;;              8 [9.0%]  (CAN_FALLTHRU)
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(7){ }}
;; lr  in  	 7 [sp]
;; lr  use 	 7 [sp]
;; lr  def 	 3 [bx] 6 [bp] 7 [sp] 17 [flags] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  in  	 7 [sp]
;; live  gen 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  kill	 17 [flags]
(code_label 203 188 204 18 17 "" [1 uses])
(note 204 203 298 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(note 298 204 299 18 NOTE_INSN_EPILOGUE_BEG)
(insn/f 299 298 300 18 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 376 [0x178])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) tiles.cpp:73 951 {pro_epilogue_adjust_stack_di_add}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 376 [0x178])))
            (nil))))
(insn/f 300 299 301 18 (set (reg:DI 3 bx)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) tiles.cpp:73 77 {*popdi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
            (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])))
        (nil)))
(insn/f 301 300 302 18 (set (reg:DI 6 bp)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) tiles.cpp:73 77 {*popdi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
            (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])))
        (nil)))
(insn/f 302 301 303 18 (set (reg:DI 41 r12)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) tiles.cpp:73 77 {*popdi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
            (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])))
        (nil)))
(insn/f 303 302 304 18 (set (reg:DI 42 r13)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) tiles.cpp:73 77 {*popdi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
            (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])))
        (nil)))
(insn/f 304 303 305 18 (set (reg:DI 43 r14)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) tiles.cpp:73 77 {*popdi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
            (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])))
        (nil)))
(insn/f 305 304 306 18 (set (reg:DI 44 r15)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) tiles.cpp:73 77 {*popdi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
            (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])))
        (nil)))
(jump_insn 306 305 307 18 (simple_return) tiles.cpp:73 672 {simple_return_internal}
     (nil)
 -> simple_return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

(barrier 307 306 209)
;; basic block 19, loop depth 0, count 0, freq 23, maybe hot
;;  prev block 18, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       10 [4.8%]  (CAN_FALLTHRU)
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax]
;; live  kill	 17 [flags]
(code_label 209 307 208 19 32 "" [1 uses])
(note 208 209 309 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 309 208 319 19 (parallel [
            (set (reg:DI 0 ax)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:56 81 {*movdi_xor}
     (nil))
(jump_insn 319 309 320 19 (set (pc)
        (label_ref 194)) -1
     (nil)
 -> 194)
;;  succ:       17 [100.0%]  (CAN_FALLTHRU)
;; lr  out 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

(barrier 320 319 0)

;; Function int hash(int*, int, collision_table*) (_Z4hashPiiP15collision_table, funcdef_no=1064, decl_uid=23703, cgraph_uid=308)



try_optimize_cfg iteration 1

Removing jump 135.
deleting insn with uid = 135.
Removing jump 137.
deleting insn with uid = 137.
Removing jump 139.
deleting insn with uid = 139.
Removing jump 141.
deleting insn with uid = 141.
Removing jump 143.
deleting insn with uid = 143.
Redirecting fallthru edge 14->15 to 9
deleting insn with uid = 147.
deleting insn with uid = 146.
deleting block 15


try_optimize_cfg iteration 2

deleting insn with uid = 109.
Deleted label in block 9.


try_optimize_cfg iteration 1

rescanning insn with uid = 30.
deleting insn with uid = 30.
rescanning insn with uid = 30.
deleting insn with uid = 30.
rescanning insn with uid = 38.
deleting insn with uid = 38.
rescanning insn with uid = 38.
deleting insn with uid = 38.
rescanning insn with uid = 47.
deleting insn with uid = 47.
rescanning insn with uid = 47.
deleting insn with uid = 47.
rescanning insn with uid = 86.
deleting insn with uid = 86.
rescanning insn with uid = 86.
deleting insn with uid = 86.
rescanning insn with uid = 90.
deleting insn with uid = 90.
rescanning insn with uid = 90.
deleting insn with uid = 90.
rescanning insn with uid = 112.
deleting insn with uid = 112.
rescanning insn with uid = 112.
deleting insn with uid = 112.
STC - round 1
Getting bb 2
Basic block 2 was visited in trace 0
  Possible start of next round: 3 (key: -433)
Basic block 4 was visited in trace 0
  Possible start of next round: 5 (key: -347)
Basic block 6 was visited in trace 0
  Possible start of next round: 7 (key: -852)
  Possible start of next round: 8 (key: -544)
Changing key for bb 7 from -852 to -1086052.
Changing key for bb 8 from -544 to -1054944.
STC - round 2
Getting bb 7
Basic block 7 was visited in trace 1
Block 16 can't be copied because its size = 17.
Basic block 16 was visited in trace 1
Getting bb 8
Basic block 8 was visited in trace 2
Block 14 can't be copied because its size = 26.
Basic block 14 was visited in trace 2
  Possible start of next round: 9 (key: -4)
Basic block 10 was visited in trace 2
Basic block 11 was visited in trace 2
  Possible start of next round: 12 (key: -218)
Basic block 13 was visited in trace 2
Block 14 can't be copied because its size = 26.
Rotating loop 14 - 13
Block 14 can't be copied because its size = 26.
Changing key for bb 12 from -218 to -1022018.
Getting bb 3
  Possible start point of next round: 3 (key: -433)
Getting bb 5
  Possible start point of next round: 5 (key: -347)
STC - round 3
Getting bb 12
Basic block 12 was visited in trace 3
Getting bb 3
Basic block 3 was visited in trace 4
Getting bb 5
Basic block 5 was visited in trace 5
Getting bb 9
  Possible start point of next round: 9 (key: -4)
STC - round 4
Getting bb 9
Basic block 9 was visited in trace 6
Trace 1 (round 1):  2 [2177] 4 [1743] 6 [1396]
Trace 2 (round 2):  7 [852] 16 [2173]
Trace 3 (round 2):  8 [544] 13 [9455] 14 [10000] 10 [9896] 11 [9673]
Trace 4 (round 3):  12 [218]
Trace 5 (round 3):  3 [433]
Trace 6 (round 3):  5 [347]
Trace 7 (round 4):  9 [4]
Connection: 6 7
Connection: 11 12
Block 16 can't be copied because its size = 17.
Block 16 can't be copied because its size = 17.
Block 16 can't be copied because its size = 17.
Final order:
2 4 6 7 16 8 13 14 10 11 12 3 5 9 
Reordered sequence:
 2 bb 2  [2177]
 3 bb 4  [1743]
 4 bb 6  [1396]
 5 bb 7  [852]
 6 bb 16  [2173]
 7 bb 8  [544]
 8 bb 13  [9455]
 9 bb 14  [10000]
 10 bb 10  [9896]
 11 bb 11  [9673]
 12 bb 12  [218]
 13 bb 3  [433]
 14 bb 5  [347]
 15 bb 9  [4]

16 basic blocks, 20 edges.
basic block 0, loop depth 0, count 0, freq 2177, maybe hot
 prev block (nil), next block 2, flags: (RTL)
 pred:      
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }d-1(41){ }d-1(42){ }d-1(43){ }d-1(44){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  kill	

;; lr  out 	 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

 succ:       2 [100.0%]  (FALLTHRU)

basic block 2, loop depth 0, count 0, freq 2177, maybe hot
 prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
 pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(7){ }}
;; lr  in  	 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  kill	 17 [flags]

(note 6 0 155 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 155 6 156 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg:DI 44 r15)) tiles.cpp:172 67 {*pushdi2_rex64}
     (expr_list:REG_DEAD (reg:DI 44 r15)
        (nil)))
(insn/f 156 155 157 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg:DI 43 r14)) tiles.cpp:172 67 {*pushdi2_rex64}
     (expr_list:REG_DEAD (reg:DI 43 r14)
        (nil)))
(insn/f 157 156 158 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg:DI 42 r13)) tiles.cpp:172 67 {*pushdi2_rex64}
     (expr_list:REG_DEAD (reg:DI 42 r13)
        (nil)))
(insn/f 158 157 159 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg:DI 41 r12)) tiles.cpp:172 67 {*pushdi2_rex64}
     (expr_list:REG_DEAD (reg:DI 41 r12)
        (nil)))
(insn/f 159 158 160 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg:DI 6 bp)) tiles.cpp:172 67 {*pushdi2_rex64}
     (expr_list:REG_DEAD (reg:DI 6 bp)
        (nil)))
(insn/f 160 159 161 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg:DI 3 bx)) tiles.cpp:172 67 {*pushdi2_rex64}
     (expr_list:REG_DEAD (reg:DI 3 bx)
        (nil)))
(insn/f 161 160 162 2 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) tiles.cpp:172 951 {pro_epilogue_adjust_stack_di_add}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -8 [0xfffffffffffffff8])))
            (nil))))
(note 162 161 2 2 NOTE_INSN_PROLOGUE_END)
(insn 2 162 3 2 (set (reg/v/f:DI 43 r14 [orig:98 ints ] [98])
        (reg:DI 5 di [ ints ])) tiles.cpp:172 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ ints ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 44 r15 [orig:99 num_ints ] [99])
        (reg:SI 4 si [ num_ints ])) tiles.cpp:172 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ num_ints ])
        (nil)))
(insn 4 3 5 2 (set (reg/v/f:DI 3 bx [orig:100 ct ] [100])
        (reg:DI 1 dx [ ct ])) tiles.cpp:172 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [ ct ])
        (nil)))
(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 5 9 2 (parallel [
            (set (mem/j:DI (plus:DI (reg/f:DI 1 dx [orig:100 ct ] [100])
                        (const_int 24 [0x18])) [0 ct_7(D)->calls+0 S8 A64])
                (plus:DI (mem/j:DI (plus:DI (reg/f:DI 1 dx [orig:100 ct ] [100])
                            (const_int 24 [0x18])) [0 ct_7(D)->calls+0 S8 A64])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:176 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 9 8 10 2 (set (reg:SI 2 cx)
        (const_int 449 [0x1c1])) tiles.cpp:177 89 {*movsi_internal}
     (nil))
(insn 10 9 13 2 (set (reg:DI 1 dx)
        (mem/j:DI (reg/f:DI 1 dx [orig:100 ct ] [100]) [0 ct_7(D)->m+0 S8 A64])) tiles.cpp:177 87 {*movdi_internal_rex64}
     (nil))
(call_insn 13 10 134 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z8hash_UNHPiili") [flags 0x1]  <function_decl 0x2b67b8f25700 hash_UNH>) [0 hash_UNH S1 A8])
            (const_int 0 [0]))) tiles.cpp:177 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_DEAD (reg:SI 2 cx)
                (expr_list:REG_DEAD (reg:DI 1 dx)
                    (nil)))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
                    (nil))))))
(debug_insn 134 13 14 2 (var_location:SI D#7 (reg:SI 0 ax)) -1
     (nil))
(insn 14 134 15 2 (set (reg/v:SI 6 bp [orig:59 j ] [59])
        (reg:SI 0 ax)) tiles.cpp:177 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(debug_insn 15 14 16 2 (var_location:SI j (debug_expr:SI D#7)) tiles.cpp:177 -1
     (nil))
(insn 16 15 17 2 (set (reg:SI 2 cx)
        (const_int 457 [0x1c9])) tiles.cpp:178 89 {*movsi_internal}
     (nil))
(insn 17 16 18 2 (set (reg:DI 1 dx)
        (const_int 2147483647 [0x7fffffff])) tiles.cpp:178 87 {*movdi_internal_rex64}
     (nil))
(insn 18 17 19 2 (set (reg:SI 4 si)
        (reg/v:SI 44 r15 [orig:99 num_ints ] [99])) tiles.cpp:178 89 {*movsi_internal}
     (nil))
(insn 19 18 20 2 (set (reg:DI 5 di)
        (reg/v/f:DI 43 r14 [orig:98 ints ] [98])) tiles.cpp:178 87 {*movdi_internal_rex64}
     (nil))
(call_insn 20 19 22 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z8hash_UNHPiili") [flags 0x1]  <function_decl 0x2b67b8f25700 hash_UNH>) [0 hash_UNH S1 A8])
            (const_int 0 [0]))) tiles.cpp:178 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_DEAD (reg:SI 2 cx)
                (expr_list:REG_DEAD (reg:DI 1 dx)
                    (nil)))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
                    (nil))))))
(insn 22 20 23 2 (set (reg/v:DI 42 r13 [orig:64 ccheck ] [64])
        (sign_extend:DI (reg:SI 0 ax [orig:63 D.26025 ] [63]))) tiles.cpp:178 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:63 D.26025 ] [63])
        (nil)))
(debug_insn 23 22 24 2 (var_location:DI ccheck (reg/v:DI 42 r13 [orig:64 ccheck ] [64])) tiles.cpp:178 -1
     (nil))
(insn 24 23 25 2 (set (reg:DI 41 r12 [orig:115 D.26024 ] [115])
        (sign_extend:DI (reg/v:SI 6 bp [orig:59 j ] [59]))) tiles.cpp:179 149 {*extendsidi2_rex64}
     (nil))
(note 25 24 26 2 NOTE_INSN_DELETED)
(insn 26 25 27 2 (set (reg/f:DI 0 ax [orig:103 ct_7(D)->data ] [103])
        (mem/f/j:DI (plus:DI (reg/v/f:DI 3 bx [orig:100 ct ] [100])
                (const_int 8 [0x8])) [0 ct_7(D)->data+0 S8 A64])) tiles.cpp:179 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUIV (mem/f/j:DI (plus:DI (reg/v/f:DI 3 bx [orig:100 ct ] [100])
                (const_int 8 [0x8])) [0 ct_7(D)->data+0 S8 A64])
        (nil)))
(insn 27 26 28 2 (set (reg/f:DI 1 dx [orig:68 D.26026 ] [68])
        (plus:DI (mult:DI (reg:DI 41 r12 [orig:115 D.26024 ] [115])
                (const_int 8 [0x8]))
            (reg/f:DI 0 ax [orig:103 ct_7(D)->data ] [103]))) tiles.cpp:179 267 {*leadi}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:103 ct_7(D)->data ] [103])
        (nil)))
(insn 28 27 29 2 (set (reg:DI 0 ax [orig:69 D.26024 ] [69])
        (mem:DI (reg/f:DI 1 dx [orig:68 D.26026 ] [68]) [0 *_22+0 S8 A64])) tiles.cpp:179 87 {*movdi_internal_rex64}
     (nil))
(insn 29 28 30 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 0 ax [orig:69 D.26024 ] [69])
            (reg/v:DI 42 r13 [orig:64 ccheck ] [64]))) tiles.cpp:179 8 {*cmpdi_1}
     (nil))
(jump_insn 30 29 31 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 35)
            (pc))) tiles.cpp:179 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 8009 [0x1f49])
            (nil)))
 -> 35)
;; lr  out 	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

 succ:       13 [19.9%]  (FALLTHRU,CAN_FALLTHRU)
             3 [80.1%]  (CAN_FALLTHRU)

basic block 3, loop depth 0, count 0, freq 1743, maybe hot
 prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
 pred:       2 [80.1%]  (CAN_FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 0 [ax] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 17 [flags]
;; live  kill	

(code_label 35 32 36 3 37 "" [1 uses])
(note 36 35 37 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 37 36 38 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 0 ax [orig:69 D.26024 ] [69])
            (const_int -1 [0xffffffffffffffff]))) tiles.cpp:181 8 {*cmpdi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:69 D.26024 ] [69])
        (nil)))
(jump_insn 38 37 39 3 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 44)
            (pc))) tiles.cpp:181 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 8009 [0x1f49])
            (nil)))
 -> 44)
;; lr  out 	 1 [dx] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 1 [dx] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

 succ:       14 [19.9%]  (FALLTHRU,CAN_FALLTHRU)
             4 [80.1%]  (CAN_FALLTHRU)

basic block 4, loop depth 0, count 0, freq 1396, maybe hot
 prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
 pred:       3 [80.1%]  (CAN_FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 3 [bx] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 17 [flags]
;; live  kill	

(code_label 44 41 45 4 39 "" [1 uses])
(note 45 44 177 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 177 45 178 4 (set (reg:SI 0 ax)
        (mem/j:SI (plus:DI (reg/v/f:DI 3 bx [orig:100 ct ] [100])
                (const_int 16 [0x10])) [0 ct_7(D)->safe+0 S4 A64])) tiles.cpp:184 89 {*movsi_internal}
     (nil))
(insn 178 177 47 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax)
            (const_int 0 [0]))) tiles.cpp:184 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 47 178 48 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 52)
            (pc))) tiles.cpp:184 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 3898 [0xf3a])
            (nil)))
 -> 52)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

 succ:       5 [61.0%]  (FALLTHRU,CAN_FALLTHRU)
             7 [39.0%]  (CAN_FALLTHRU)

basic block 5, loop depth 0, count 0, freq 852, maybe hot
 prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
 pred:       4 [61.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp]
;; lr  use 	 3 [bx] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 3 [bx] 6 [bp] 7 [sp]
;; live  gen 	
;; live  kill	 17 [flags]

(note 48 47 49 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 49 48 52 5 (parallel [
            (set (mem/j:DI (plus:DI (reg/v/f:DI 3 bx [orig:100 ct ] [100])
                        (const_int 40 [0x28])) [0 ct_7(D)->collisions+0 S8 A64])
                (plus:DI (mem/j:DI (plus:DI (reg/v/f:DI 3 bx [orig:100 ct ] [100])
                            (const_int 40 [0x28])) [0 ct_7(D)->collisions+0 S8 A64])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:185 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/v/f:DI 3 bx [orig:100 ct ] [100])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;; lr  out 	 6 [bp] 7 [sp]
;; live  out 	 6 [bp] 7 [sp]

 succ:       6 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 6, loop depth 0, count 0, freq 2173, maybe hot
 prev block 5, next block 7, flags: (REACHABLE, RTL)
 pred:       5 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
             13 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
             14 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
             10 [2.2%]  (CAN_FALLTHRU,LOOP_EXIT)
             12 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 17 [flags] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  in  	 6 [bp] 7 [sp]
;; live  gen 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  kill	 17 [flags]

(code_label 117 112 118 6 38 "" [1 uses])
(note 118 117 119 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 119 118 124 6 (var_location:SI j (debug_expr:SI D#7)) -1
     (nil))
(insn 124 119 127 6 (set (reg/i:SI 0 ax)
        (reg/v:SI 6 bp [orig:59 j ] [59])) tiles.cpp:199 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 6 bp [orig:59 j ] [59])
        (nil)))
(insn 127 124 165 6 (use (reg/i:SI 0 ax)) tiles.cpp:199 -1
     (nil))
(note 165 127 166 6 NOTE_INSN_EPILOGUE_BEG)
(insn/f 166 165 167 6 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) tiles.cpp:199 951 {pro_epilogue_adjust_stack_di_add}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
            (nil))))
(insn/f 167 166 168 6 (set (reg:DI 3 bx)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) tiles.cpp:199 77 {*popdi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
            (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])))
        (nil)))
(insn/f 168 167 169 6 (set (reg:DI 6 bp)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) tiles.cpp:199 77 {*popdi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
            (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])))
        (nil)))
(insn/f 169 168 170 6 (set (reg:DI 41 r12)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) tiles.cpp:199 77 {*popdi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
            (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])))
        (nil)))
(insn/f 170 169 171 6 (set (reg:DI 42 r13)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) tiles.cpp:199 77 {*popdi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
            (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])))
        (nil)))
(insn/f 171 170 172 6 (set (reg:DI 43 r14)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) tiles.cpp:199 77 {*popdi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
            (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])))
        (nil)))
(insn/f 172 171 173 6 (set (reg:DI 44 r15)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) tiles.cpp:199 77 {*popdi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
            (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])))
        (nil)))
(jump_insn 173 172 0 6 (simple_return) tiles.cpp:199 672 {simple_return_internal}
     (nil)
 -> simple_return)
;; lr  out 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

 succ:       EXIT [100.0%] 

basic block 7, loop depth 0, count 0, freq 544, maybe hot
 prev block 6, next block 8, flags: (REACHABLE, RTL, MODIFIED)
 pred:       4 [39.0%]  (CAN_FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 3 [bx] 7 [sp] 43 [r14] 44 [r15]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 37 [r8] 38 [r9]
;; live  kill	

(code_label 52 49 53 7 40 "" [1 uses])
(note 53 52 54 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 54 53 55 7 (set (reg:SI 2 cx)
        (const_int 449 [0x1c1])) tiles.cpp:187 89 {*movsi_internal}
     (nil))
(insn 55 54 56 7 (set (reg:DI 1 dx)
        (const_int 536870911 [0x1fffffff])) tiles.cpp:187 87 {*movdi_internal_rex64}
     (nil))
(insn 56 55 57 7 (set (reg:SI 4 si)
        (reg/v:SI 44 r15 [orig:99 num_ints ] [99])) tiles.cpp:187 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 44 r15 [orig:99 num_ints ] [99])
        (nil)))
(insn 57 56 58 7 (set (reg:DI 5 di)
        (reg/v/f:DI 43 r14 [orig:98 ints ] [98])) tiles.cpp:187 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 43 r14 [orig:98 ints ] [98])
        (nil)))
(call_insn 58 57 60 7 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z8hash_UNHPiili") [flags 0x1]  <function_decl 0x2b67b8f25700 hash_UNH>) [0 hash_UNH S1 A8])
            (const_int 0 [0]))) tiles.cpp:187 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_DEAD (reg:SI 2 cx)
                (expr_list:REG_DEAD (reg:DI 1 dx)
                    (nil)))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
                    (nil))))))
(note 60 58 61 7 NOTE_INSN_DELETED)
(insn 61 60 62 7 (set (reg:SI 38 r9 [orig:105 D.26025 ] [105])
        (plus:SI (mult:SI (reg:SI 0 ax [orig:77 D.26025 ] [77])
                (const_int 2 [0x2]))
            (const_int 1 [0x1]))) tiles.cpp:187 266 {*leasi}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:77 D.26025 ] [77])
        (nil)))
(insn 62 61 63 7 (set (reg/v:DI 38 r9 [orig:80 h2 ] [80])
        (sign_extend:DI (reg:SI 38 r9 [orig:105 D.26025 ] [105]))) tiles.cpp:187 149 {*extendsidi2_rex64}
     (nil))
(debug_insn 63 62 64 7 (var_location:DI h2 (reg/v:DI 38 r9 [orig:80 h2 ] [80])) tiles.cpp:187 -1
     (nil))
(debug_insn 64 63 65 7 (var_location:SI i (const_int 0 [0])) tiles.cpp:188 -1
     (nil))
(insn 65 64 66 7 (set (reg:DI 37 r8 [orig:92 D.26024 ] [92])
        (mem/j:DI (plus:DI (reg/v/f:DI 3 bx [orig:100 ct ] [100])
                (const_int 40 [0x28])) [0 ct_7(D)->collisions+0 S8 A64])) 87 {*movdi_internal_rex64}
     (nil))
(insn 66 65 154 7 (set (reg:DI 4 si [orig:91 D.26024 ] [91])
        (mem/j:DI (reg/v/f:DI 3 bx [orig:100 ct ] [100]) [0 ct_7(D)->m+0 S8 A64])) 87 {*movdi_internal_rex64}
     (nil))
(insn 154 66 70 7 (set (reg:DI 2 cx [orig:81 ivtmp.112 ] [81])
        (plus:DI (reg:DI 37 r8 [orig:92 D.26024 ] [92])
            (const_int 1 [0x1]))) 267 {*leadi}
     (nil))
;; lr  out 	 2 [cx] 3 [bx] 4 [si] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13]
;; live  out 	 2 [cx] 3 [bx] 4 [si] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13]

 succ:       9 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 8, loop depth 0, count 0, freq 9455, maybe hot
 prev block 7, next block 9, flags: (REACHABLE, RTL)
 pred:       11 [97.8%]  (CAN_FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(7){ }}
;; lr  in  	 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 42 [r13]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 41 [r12]
;; live  in  	 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 42 [r13]
;; live  gen 	 41 [r12]
;; live  kill	

(code_label 95 92 96 8 42 "" [1 uses])
(note 96 95 131 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 131 96 97 8 (set (reg:DI 41 r12 [orig:115 D.26024 ] [115])
        (sign_extend:DI (reg/v:SI 6 bp [orig:59 j ] [59]))) 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg/v:SI 6 bp [orig:59 j ] [59])
        (nil)))
;; lr  out 	 2 [cx] 3 [bx] 4 [si] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13]
;; live  out 	 2 [cx] 3 [bx] 4 [si] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13]

 succ:       9 [100.0%]  (FALLTHRU,DFS_BACK,CAN_FALLTHRU)

basic block 9, loop depth 0, count 0, freq 10000, maybe hot
 prev block 8, next block 10, flags: (REACHABLE, RTL, MODIFIED)
 pred:       8 [100.0%]  (FALLTHRU,DFS_BACK,CAN_FALLTHRU)
             7 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(7){ }}
;; lr  in  	 2 [cx] 3 [bx] 4 [si] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13]
;; lr  use 	 2 [cx] 3 [bx] 4 [si] 7 [sp] 37 [r8] 38 [r9] 41 [r12]
;; lr  def 	 0 [ax] 1 [dx] 5 [di] 6 [bp] 17 [flags]
;; live  in  	 2 [cx] 3 [bx] 4 [si] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13]
;; live  gen 	 0 [ax] 1 [dx] 5 [di] 6 [bp] 17 [flags]
;; live  kill	 17 [flags]

(code_label 97 131 98 9 41 "" [0 uses])
(note 98 97 100 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 100 98 101 9 (var_location:SI j (debug_expr:SI D#7)) -1
     (nil))
(debug_insn 101 100 102 9 (var_location:SI i (minus:SI (reg:SI 2 cx [orig:81 ivtmp.112 ] [81])
        (reg:SI 37 r8 [orig:92 D.26024 ] [92]))) tiles.cpp:189 -1
     (nil))
(insn 102 101 151 9 (set (mem/j:DI (plus:DI (reg/v/f:DI 3 bx [orig:100 ct ] [100])
                (const_int 40 [0x28])) [0 ct_7(D)->collisions+0 S8 A64])
        (reg:DI 2 cx [orig:81 ivtmp.112 ] [81])) tiles.cpp:190 87 {*movdi_internal_rex64}
     (nil))
(insn 151 102 152 9 (set (reg:DI 0 ax [orig:110 D.26024 ] [110])
        (plus:DI (reg:DI 41 r12 [orig:115 D.26024 ] [115])
            (reg/v:DI 38 r9 [orig:80 h2 ] [80]))) tiles.cpp:191 267 {*leadi}
     (expr_list:REG_DEAD (reg:DI 41 r12 [orig:115 D.26024 ] [115])
        (nil)))
(insn 152 151 153 9 (parallel [
            (set (reg:DI 1 dx [111])
                (ashiftrt:DI (reg:DI 0 ax [orig:110 D.26024 ] [110])
                    (const_int 63 [0x3f])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:191 538 {ashrdi3_cvt}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 153 152 133 9 (parallel [
            (set (reg:DI 0 ax [112])
                (div:DI (reg:DI 0 ax [orig:110 D.26024 ] [110])
                    (reg:DI 4 si [orig:91 D.26024 ] [91])))
            (set (reg:DI 1 dx [111])
                (mod:DI (reg:DI 0 ax [orig:110 D.26024 ] [110])
                    (reg:DI 4 si [orig:91 D.26024 ] [91])))
            (use (reg:DI 1 dx [111]))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:191 370 {*divmoddi4_noext}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_UNUSED (reg:DI 0 ax [112])
            (nil))))
(debug_insn 133 153 107 9 (var_location:SI D#7 (reg:SI 1 dx [111])) -1
     (nil))
(insn 107 133 108 9 (set (reg/v:SI 6 bp [orig:59 j ] [59])
        (reg:SI 1 dx [111])) tiles.cpp:191 89 {*movsi_internal}
     (nil))
(debug_insn 108 107 149 9 (var_location:SI j (reg:SI 1 dx [111])) tiles.cpp:191 -1
     (nil))
(insn 149 108 110 9 (set (reg:DI 5 di [orig:113 D.26028 ] [113])
        (reg:DI 2 cx [orig:81 ivtmp.112 ] [81])) 87 {*movdi_internal_rex64}
     (nil))
(insn 110 149 111 9 (parallel [
            (set (reg:DI 5 di [orig:113 D.26028 ] [113])
                (minus:DI (reg:DI 5 di [orig:113 D.26028 ] [113])
                    (reg:DI 37 r8 [orig:92 D.26024 ] [92])))
            (clobber (reg:CC 17 flags))
        ]) 310 {*subdi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 111 110 112 9 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:DI 4 si [orig:91 D.26024 ] [91])
            (reg:DI 5 di [orig:113 D.26028 ] [113]))) tiles.cpp:193 8 {*cmpdi_1}
     (expr_list:REG_DEAD (reg:DI 5 di [orig:113 D.26028 ] [113])
        (nil)))
(jump_insn 112 111 117 9 (set (pc)
        (if_then_else (ge (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 145)
            (pc))) tiles.cpp:193 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil)))
 -> 145)
;; lr  out 	 1 [dx] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 42 [r13]
;; live  out 	 1 [dx] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 42 [r13]

 succ:       15 [0.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
             10 [100.0%]  (CAN_FALLTHRU)

basic block 10, loop depth 0, count 0, freq 9896, maybe hot
 prev block 9, next block 11, flags: (REACHABLE, RTL, MODIFIED)
 pred:       9 [100.0%]  (CAN_FALLTHRU)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(7){ }}
;; lr  in  	 1 [dx] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 42 [r13]
;; lr  use 	 1 [dx] 3 [bx] 7 [sp] 42 [r13]
;; lr  def 	 0 [ax] 1 [dx] 5 [di] 17 [flags]
;; live  in  	 1 [dx] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 42 [r13]
;; live  gen 	 0 [ax] 1 [dx] 5 [di] 17 [flags]
;; live  kill	

(code_label 145 77 79 10 45 "" [1 uses])
(note 79 145 80 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 80 79 81 10 (set (reg:DI 1 dx [orig:106 D.26027 ] [106])
        (sign_extend:DI (reg:SI 1 dx [111]))) tiles.cpp:194 149 {*extendsidi2_rex64}
     (nil))
(note 81 80 82 10 NOTE_INSN_DELETED)
(insn 82 81 83 10 (set (reg/f:DI 5 di [orig:108 ct_7(D)->data ] [108])
        (mem/f/j:DI (plus:DI (reg/v/f:DI 3 bx [orig:100 ct ] [100])
                (const_int 8 [0x8])) [0 ct_7(D)->data+0 S8 A64])) tiles.cpp:194 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUIV (mem/f/j:DI (plus:DI (reg/v/f:DI 3 bx [orig:100 ct ] [100])
                (const_int 8 [0x8])) [0 ct_7(D)->data+0 S8 A64])
        (nil)))
(insn 83 82 84 10 (set (reg/f:DI 0 ax [orig:89 D.26026 ] [89])
        (plus:DI (mult:DI (reg:DI 1 dx [orig:106 D.26027 ] [106])
                (const_int 8 [0x8]))
            (reg/f:DI 5 di [orig:108 ct_7(D)->data ] [108]))) tiles.cpp:194 267 {*leadi}
     (expr_list:REG_DEAD (reg/f:DI 5 di [orig:108 ct_7(D)->data ] [108])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:106 D.26027 ] [106])
            (nil))))
(insn 84 83 85 10 (set (reg:DI 1 dx [orig:90 D.26024 ] [90])
        (mem:DI (reg/f:DI 0 ax [orig:89 D.26026 ] [89]) [0 *_55+0 S8 A64])) tiles.cpp:194 87 {*movdi_internal_rex64}
     (nil))
(insn 85 84 86 10 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 1 dx [orig:90 D.26024 ] [90])
            (reg/v:DI 42 r13 [orig:64 ccheck ] [64]))) tiles.cpp:194 8 {*cmpdi_1}
     (nil))
(jump_insn 86 85 87 10 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 117)
            (pc))) tiles.cpp:194 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 225 [0xe1])
            (nil)))
 -> 117)
;; lr  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 42 [r13]
;; live  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 42 [r13]

 succ:       6 [2.2%]  (CAN_FALLTHRU,LOOP_EXIT)
             11 [97.8%]  (FALLTHRU,CAN_FALLTHRU)

basic block 11, loop depth 0, count 0, freq 9673, maybe hot
 prev block 10, next block 12, flags: (REACHABLE, RTL, MODIFIED)
 pred:       10 [97.8%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 42 [r13]
;; lr  use 	 1 [dx] 2 [cx] 7 [sp]
;; lr  def 	 2 [cx] 17 [flags]
;; live  in  	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 42 [r13]
;; live  gen 	 2 [cx] 17 [flags]
;; live  kill	 17 [flags]

(note 87 86 88 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 88 87 89 11 (parallel [
            (set (reg:DI 2 cx [orig:81 ivtmp.112 ] [81])
                (plus:DI (reg:DI 2 cx [orig:81 ivtmp.112 ] [81])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 89 88 90 11 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 1 dx [orig:90 D.26024 ] [90])
            (const_int -1 [0xffffffffffffffff]))) tiles.cpp:195 8 {*cmpdi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:90 D.26024 ] [90])
        (nil)))
(jump_insn 90 89 91 11 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 95)
            (pc))) tiles.cpp:195 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9775 [0x262f])
            (nil)))
 -> 95)
;; lr  out 	 0 [ax] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 42 [r13]
;; live  out 	 0 [ax] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 42 [r13]

 succ:       12 [2.2%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
             8 [97.8%]  (CAN_FALLTHRU)

basic block 12, loop depth 0, count 0, freq 218, maybe hot
 prev block 11, next block 13, flags: (REACHABLE, RTL, MODIFIED)
 pred:       11 [2.2%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 42 [r13]
;; lr  use 	 0 [ax] 7 [sp] 42 [r13]
;; lr  def 	
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 42 [r13]
;; live  gen 	
;; live  kill	

(note 91 90 92 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 92 91 95 12 (set (mem:DI (reg/f:DI 0 ax [orig:89 D.26026 ] [89]) [0 *_78+0 S8 A64])
        (reg/v:DI 42 r13 [orig:64 ccheck ] [64])) tiles.cpp:195 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v:DI 42 r13 [orig:64 ccheck ] [64])
        (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:89 D.26026 ] [89])
            (nil))))
;; lr  out 	 6 [bp] 7 [sp]
;; live  out 	 6 [bp] 7 [sp]

 succ:       6 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 13, loop depth 0, count 0, freq 433, maybe hot
 prev block 12, next block 14, flags: (REACHABLE, RTL, MODIFIED)
 pred:       2 [19.9%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp]
;; lr  use 	 3 [bx] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 3 [bx] 6 [bp] 7 [sp]
;; live  gen 	
;; live  kill	 17 [flags]

(note 31 30 32 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 32 31 35 13 (parallel [
            (set (mem/j:DI (plus:DI (reg/v/f:DI 3 bx [orig:100 ct ] [100])
                        (const_int 32 [0x20])) [0 ct_7(D)->clearhits+0 S8 A64])
                (plus:DI (mem/j:DI (plus:DI (reg/v/f:DI 3 bx [orig:100 ct ] [100])
                            (const_int 32 [0x20])) [0 ct_7(D)->clearhits+0 S8 A64])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:180 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/v/f:DI 3 bx [orig:100 ct ] [100])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;; lr  out 	 6 [bp] 7 [sp]
;; live  out 	 6 [bp] 7 [sp]

 succ:       6 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 14, loop depth 0, count 0, freq 347, maybe hot
 prev block 13, next block 15, flags: (REACHABLE, RTL, MODIFIED)
 pred:       3 [19.9%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(7){ }}
;; lr  in  	 1 [dx] 3 [bx] 6 [bp] 7 [sp] 42 [r13]
;; lr  use 	 1 [dx] 3 [bx] 7 [sp] 42 [r13]
;; lr  def 	 17 [flags]
;; live  in  	 1 [dx] 3 [bx] 6 [bp] 7 [sp] 42 [r13]
;; live  gen 	
;; live  kill	 17 [flags]

(note 39 38 40 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 40 39 41 14 (parallel [
            (set (mem/j:DI (plus:DI (reg/v/f:DI 3 bx [orig:100 ct ] [100])
                        (const_int 32 [0x20])) [0 ct_7(D)->clearhits+0 S8 A64])
                (plus:DI (mem/j:DI (plus:DI (reg/v/f:DI 3 bx [orig:100 ct ] [100])
                            (const_int 32 [0x20])) [0 ct_7(D)->clearhits+0 S8 A64])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:182 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/v/f:DI 3 bx [orig:100 ct ] [100])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 41 40 44 14 (set (mem:DI (reg/f:DI 1 dx [orig:68 D.26026 ] [68]) [0 *_22+0 S8 A64])
        (reg/v:DI 42 r13 [orig:64 ccheck ] [64])) tiles.cpp:183 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v:DI 42 r13 [orig:64 ccheck ] [64])
        (expr_list:REG_DEAD (reg/f:DI 1 dx [orig:68 D.26026 ] [68])
            (nil))))
;; lr  out 	 6 [bp] 7 [sp]
;; live  out 	 6 [bp] 7 [sp]

 succ:       6 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 15, loop depth 0, count 0, freq 4, maybe hot
 prev block 14, next block 1, flags: (REACHABLE, RTL, MODIFIED)
 pred:       9 [0.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(7){ }}
;; lr  in  	 7 [sp]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 7 [sp]
;; live  gen 	 0 [ax] 4 [si] 5 [di]
;; live  kill	 17 [flags]

(note 70 154 71 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 71 70 72 15 (var_location:DI __fmt (symbol_ref/f:DI ("*.LC0") [flags 0x2]  <var_decl 0x2b67bf528da8 *.LC0>)) -1
     (nil))
(insn 72 71 73 15 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC0") [flags 0x2]  <var_decl 0x2b67bf528da8 *.LC0>)) /usr/include/x86_64-linux-gnu/bits/stdio2.h:104 87 {*movdi_internal_rex64}
     (nil))
(insn 73 72 175 15 (set (reg:SI 5 di)
        (const_int 1 [0x1])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:104 89 {*movsi_internal}
     (nil))
(insn 175 73 75 15 (parallel [
            (set (reg:DI 0 ax)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) /usr/include/x86_64-linux-gnu/bits/stdio2.h:104 81 {*movdi_xor}
     (nil))
(call_insn 75 175 176 15 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__printf_chk") [flags 0x41]  <function_decl 0x2b67b7917600 __printf_chk>) [0 __builtin___printf_chk S1 A8])
            (const_int 0 [0]))) /usr/include/x86_64-linux-gnu/bits/stdio2.h:104 663 {*call_value}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_UNUSED (reg:SI 0 ax)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_BR_PRED (use (reg:SI 5 di))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
                (nil)))))
(insn 176 75 77 15 (parallel [
            (set (reg:DI 5 di)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:193 81 {*movdi_xor}
     (nil))
(call_insn 77 176 145 15 (call (mem:QI (symbol_ref:DI ("exit") [flags 0x41]  <function_decl 0x2b67b78fd700 exit>) [0 __builtin_exit S1 A8])
        (const_int 0 [0])) tiles.cpp:193 656 {*call}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_NORETURN (const_int 0 [0])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_BR_PRED (use (reg:SI 5 di))
        (nil)))
;; lr  out 	 7 [sp]
;; live  out 	 7 [sp]

 succ:      

basic block 1, loop depth 0, count 0, freq 2173, maybe hot
 prev block 15, next block (nil), flags: (REACHABLE, RTL)
 pred:       6 [100.0%] 
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(3){ }u-1(6){ }u-1(7){ }u-1(41){ }u-1(42){ }u-1(43){ }u-1(44){ }}
;; lr  in  	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  def 	
;; live  in  	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	
;; live  kill	

;; lr  out 	
;; live  out 	

 succ:      




try_optimize_cfg iteration 1

Emitting label for block 13
rescanning insn with uid = 30.
deleting insn with uid = 30.
deleting insn with uid = 35.
Emitting label for block 14
rescanning insn with uid = 38.
deleting insn with uid = 38.
deleting insn with uid = 44.
scanning new insn with uid = 181.
Emitting label for block 15
rescanning insn with uid = 112.
deleting insn with uid = 112.
deleting insn with uid = 145.
scanning new insn with uid = 184.
scanning new insn with uid = 186.
scanning new insn with uid = 188.
Reordered sequence:
 2 bb 2  [2177]
 3 bb 3  [1743]
 4 bb 4  [1396]
 5 bb 5  [852]
 6 bb 6  [2173]
 7 bb 7  [544]
 8 bb 8  [9455]
 9 bb 9  [10000]
 10 bb 10  [9896]
 11 bb 11  [9673]
 12 bb 12  [218]
 13 bb 13  [433]
 14 bb 14  [347]
 15 bb 15  [4]


int hash(int*, int, collision_table*)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp]
;;  regular block artificial uses 	 7 [sp]
;;  eh block artificial uses 	 7 [sp] 16 [argp]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;;  exit block uses 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 3[bx] 4[si] 5[di] 6[bp] 7[sp] 17[flags] 37[r8] 38[r9] 41[r12] 42[r13] 43[r14] 44[r15]
;;  ref usage 	r0={14d,16u} r1={14d,17u} r2={11d,7u} r3={3d,14u,2e} r4={10d,8u} r5={13d,9u} r6={4d,5u} r7={15d,36u} r8={5d} r9={5d} r10={5d} r11={5d} r12={5d} r13={5d} r14={5d} r15={5d} r17={23d,6u} r18={5d} r19={5d} r21={6d} r22={6d} r23={6d} r24={6d} r25={6d} r26={6d} r27={6d} r28={6d} r29={5d} r30={5d} r31={5d} r32={5d} r33={5d} r34={5d} r35={5d} r36={5d} r37={7d,3u} r38={8d,3u} r39={5d} r40={5d} r41={4d,4u} r42={3d,7u} r43={3d,4u} r44={3d,4u} r45={5d} r46={5d} r47={5d} r48={5d} r49={5d} r50={5d} r51={5d} r52={5d} 
;;    total ref usage 468{323d,143u,2e} in 97{92 regular + 5 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 2177, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(7){ }}
;; lr  in  	 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  kill	 17 [flags]
(note 6 1 155 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 155 6 156 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg:DI 44 r15)) tiles.cpp:172 67 {*pushdi2_rex64}
     (expr_list:REG_DEAD (reg:DI 44 r15)
        (nil)))
(insn/f 156 155 157 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg:DI 43 r14)) tiles.cpp:172 67 {*pushdi2_rex64}
     (expr_list:REG_DEAD (reg:DI 43 r14)
        (nil)))
(insn/f 157 156 158 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg:DI 42 r13)) tiles.cpp:172 67 {*pushdi2_rex64}
     (expr_list:REG_DEAD (reg:DI 42 r13)
        (nil)))
(insn/f 158 157 159 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg:DI 41 r12)) tiles.cpp:172 67 {*pushdi2_rex64}
     (expr_list:REG_DEAD (reg:DI 41 r12)
        (nil)))
(insn/f 159 158 160 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg:DI 6 bp)) tiles.cpp:172 67 {*pushdi2_rex64}
     (expr_list:REG_DEAD (reg:DI 6 bp)
        (nil)))
(insn/f 160 159 161 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg:DI 3 bx)) tiles.cpp:172 67 {*pushdi2_rex64}
     (expr_list:REG_DEAD (reg:DI 3 bx)
        (nil)))
(insn/f 161 160 162 2 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) tiles.cpp:172 951 {pro_epilogue_adjust_stack_di_add}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -8 [0xfffffffffffffff8])))
            (nil))))
(note 162 161 2 2 NOTE_INSN_PROLOGUE_END)
(insn 2 162 3 2 (set (reg/v/f:DI 43 r14 [orig:98 ints ] [98])
        (reg:DI 5 di [ ints ])) tiles.cpp:172 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ ints ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 44 r15 [orig:99 num_ints ] [99])
        (reg:SI 4 si [ num_ints ])) tiles.cpp:172 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ num_ints ])
        (nil)))
(insn 4 3 5 2 (set (reg/v/f:DI 3 bx [orig:100 ct ] [100])
        (reg:DI 1 dx [ ct ])) tiles.cpp:172 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [ ct ])
        (nil)))
(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 5 9 2 (parallel [
            (set (mem/j:DI (plus:DI (reg/f:DI 1 dx [orig:100 ct ] [100])
                        (const_int 24 [0x18])) [0 ct_7(D)->calls+0 S8 A64])
                (plus:DI (mem/j:DI (plus:DI (reg/f:DI 1 dx [orig:100 ct ] [100])
                            (const_int 24 [0x18])) [0 ct_7(D)->calls+0 S8 A64])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:176 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 9 8 10 2 (set (reg:SI 2 cx)
        (const_int 449 [0x1c1])) tiles.cpp:177 89 {*movsi_internal}
     (nil))
(insn 10 9 13 2 (set (reg:DI 1 dx)
        (mem/j:DI (reg/f:DI 1 dx [orig:100 ct ] [100]) [0 ct_7(D)->m+0 S8 A64])) tiles.cpp:177 87 {*movdi_internal_rex64}
     (nil))
(call_insn 13 10 134 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z8hash_UNHPiili") [flags 0x1]  <function_decl 0x2b67b8f25700 hash_UNH>) [0 hash_UNH S1 A8])
            (const_int 0 [0]))) tiles.cpp:177 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_DEAD (reg:SI 2 cx)
                (expr_list:REG_DEAD (reg:DI 1 dx)
                    (nil)))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
                    (nil))))))
(debug_insn 134 13 14 2 (var_location:SI D#7 (reg:SI 0 ax)) -1
     (nil))
(insn 14 134 15 2 (set (reg/v:SI 6 bp [orig:59 j ] [59])
        (reg:SI 0 ax)) tiles.cpp:177 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(debug_insn 15 14 16 2 (var_location:SI j (debug_expr:SI D#7)) tiles.cpp:177 -1
     (nil))
(insn 16 15 17 2 (set (reg:SI 2 cx)
        (const_int 457 [0x1c9])) tiles.cpp:178 89 {*movsi_internal}
     (nil))
(insn 17 16 18 2 (set (reg:DI 1 dx)
        (const_int 2147483647 [0x7fffffff])) tiles.cpp:178 87 {*movdi_internal_rex64}
     (nil))
(insn 18 17 19 2 (set (reg:SI 4 si)
        (reg/v:SI 44 r15 [orig:99 num_ints ] [99])) tiles.cpp:178 89 {*movsi_internal}
     (nil))
(insn 19 18 20 2 (set (reg:DI 5 di)
        (reg/v/f:DI 43 r14 [orig:98 ints ] [98])) tiles.cpp:178 87 {*movdi_internal_rex64}
     (nil))
(call_insn 20 19 22 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z8hash_UNHPiili") [flags 0x1]  <function_decl 0x2b67b8f25700 hash_UNH>) [0 hash_UNH S1 A8])
            (const_int 0 [0]))) tiles.cpp:178 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_DEAD (reg:SI 2 cx)
                (expr_list:REG_DEAD (reg:DI 1 dx)
                    (nil)))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
                    (nil))))))
(insn 22 20 23 2 (set (reg/v:DI 42 r13 [orig:64 ccheck ] [64])
        (sign_extend:DI (reg:SI 0 ax [orig:63 D.26025 ] [63]))) tiles.cpp:178 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:63 D.26025 ] [63])
        (nil)))
(debug_insn 23 22 24 2 (var_location:DI ccheck (reg/v:DI 42 r13 [orig:64 ccheck ] [64])) tiles.cpp:178 -1
     (nil))
(insn 24 23 25 2 (set (reg:DI 41 r12 [orig:115 D.26024 ] [115])
        (sign_extend:DI (reg/v:SI 6 bp [orig:59 j ] [59]))) tiles.cpp:179 149 {*extendsidi2_rex64}
     (nil))
(note 25 24 26 2 NOTE_INSN_DELETED)
(insn 26 25 27 2 (set (reg/f:DI 0 ax [orig:103 ct_7(D)->data ] [103])
        (mem/f/j:DI (plus:DI (reg/v/f:DI 3 bx [orig:100 ct ] [100])
                (const_int 8 [0x8])) [0 ct_7(D)->data+0 S8 A64])) tiles.cpp:179 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUIV (mem/f/j:DI (plus:DI (reg/v/f:DI 3 bx [orig:100 ct ] [100])
                (const_int 8 [0x8])) [0 ct_7(D)->data+0 S8 A64])
        (nil)))
(insn 27 26 28 2 (set (reg/f:DI 1 dx [orig:68 D.26026 ] [68])
        (plus:DI (mult:DI (reg:DI 41 r12 [orig:115 D.26024 ] [115])
                (const_int 8 [0x8]))
            (reg/f:DI 0 ax [orig:103 ct_7(D)->data ] [103]))) tiles.cpp:179 267 {*leadi}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:103 ct_7(D)->data ] [103])
        (nil)))
(insn 28 27 29 2 (set (reg:DI 0 ax [orig:69 D.26024 ] [69])
        (mem:DI (reg/f:DI 1 dx [orig:68 D.26026 ] [68]) [0 *_22+0 S8 A64])) tiles.cpp:179 87 {*movdi_internal_rex64}
     (nil))
(insn 29 28 30 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 0 ax [orig:69 D.26024 ] [69])
            (reg/v:DI 42 r13 [orig:64 ccheck ] [64]))) tiles.cpp:179 8 {*cmpdi_1}
     (nil))
(jump_insn 30 29 36 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 179)
            (pc))) tiles.cpp:179 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1991 [0x7c7])
            (nil)))
 -> 179)
;;  succ:       13 [19.9%]  (CAN_FALLTHRU)
;;              3 [80.1%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; basic block 3, loop depth 0, count 0, freq 1743, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [80.1%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 0 [ax] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 17 [flags]
;; live  kill	
(note 36 30 37 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 37 36 38 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 0 ax [orig:69 D.26024 ] [69])
            (const_int -1 [0xffffffffffffffff]))) tiles.cpp:181 8 {*cmpdi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:69 D.26024 ] [69])
        (nil)))
(jump_insn 38 37 45 3 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 180)
            (pc))) tiles.cpp:181 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1991 [0x7c7])
            (nil)))
 -> 180)
;;  succ:       14 [19.9%]  (CAN_FALLTHRU)
;;              4 [80.1%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 1 [dx] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 1 [dx] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; basic block 4, loop depth 0, count 0, freq 1396, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [80.1%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 3 [bx] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 17 [flags]
;; live  kill	
(note 45 38 177 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 177 45 178 4 (set (reg:SI 0 ax)
        (mem/j:SI (plus:DI (reg/v/f:DI 3 bx [orig:100 ct ] [100])
                (const_int 16 [0x10])) [0 ct_7(D)->safe+0 S4 A64])) tiles.cpp:184 89 {*movsi_internal}
     (nil))
(insn 178 177 47 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax)
            (const_int 0 [0]))) tiles.cpp:184 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 47 178 48 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 52)
            (pc))) tiles.cpp:184 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 3898 [0xf3a])
            (nil)))
 -> 52)
;;  succ:       5 [61.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              7 [39.0%]  (CAN_FALLTHRU)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; basic block 5, loop depth 0, count 0, freq 852, maybe hot
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [61.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp]
;; lr  use 	 3 [bx] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 3 [bx] 6 [bp] 7 [sp]
;; live  gen 	
;; live  kill	 17 [flags]
(note 48 47 49 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 49 48 117 5 (parallel [
            (set (mem/j:DI (plus:DI (reg/v/f:DI 3 bx [orig:100 ct ] [100])
                        (const_int 40 [0x28])) [0 ct_7(D)->collisions+0 S8 A64])
                (plus:DI (mem/j:DI (plus:DI (reg/v/f:DI 3 bx [orig:100 ct ] [100])
                            (const_int 40 [0x28])) [0 ct_7(D)->collisions+0 S8 A64])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:185 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/v/f:DI 3 bx [orig:100 ct ] [100])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;  succ:       6 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp]
;; live  out 	 6 [bp] 7 [sp]

;; basic block 6, loop depth 0, count 0, freq 2173, maybe hot
;;  prev block 5, next block 7, flags: (REACHABLE, RTL)
;;  pred:       5 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              12 [100.0%]  (CAN_FALLTHRU)
;;              13 [100.0%]  (CAN_FALLTHRU)
;;              10 [2.2%]  (CAN_FALLTHRU,LOOP_EXIT)
;;              14 [100.0%]  (CAN_FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 17 [flags] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  in  	 6 [bp] 7 [sp]
;; live  gen 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  kill	 17 [flags]
(code_label 117 49 118 6 38 "" [4 uses])
(note 118 117 119 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 119 118 124 6 (var_location:SI j (debug_expr:SI D#7)) -1
     (nil))
(insn 124 119 127 6 (set (reg/i:SI 0 ax)
        (reg/v:SI 6 bp [orig:59 j ] [59])) tiles.cpp:199 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 6 bp [orig:59 j ] [59])
        (nil)))
(insn 127 124 165 6 (use (reg/i:SI 0 ax)) tiles.cpp:199 -1
     (nil))
(note 165 127 166 6 NOTE_INSN_EPILOGUE_BEG)
(insn/f 166 165 167 6 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) tiles.cpp:199 951 {pro_epilogue_adjust_stack_di_add}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
            (nil))))
(insn/f 167 166 168 6 (set (reg:DI 3 bx)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) tiles.cpp:199 77 {*popdi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
            (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])))
        (nil)))
(insn/f 168 167 169 6 (set (reg:DI 6 bp)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) tiles.cpp:199 77 {*popdi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
            (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])))
        (nil)))
(insn/f 169 168 170 6 (set (reg:DI 41 r12)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) tiles.cpp:199 77 {*popdi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
            (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])))
        (nil)))
(insn/f 170 169 171 6 (set (reg:DI 42 r13)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) tiles.cpp:199 77 {*popdi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
            (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])))
        (nil)))
(insn/f 171 170 172 6 (set (reg:DI 43 r14)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) tiles.cpp:199 77 {*popdi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
            (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])))
        (nil)))
(insn/f 172 171 173 6 (set (reg:DI 44 r15)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) tiles.cpp:199 77 {*popdi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
            (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])))
        (nil)))
(jump_insn 173 172 174 6 (simple_return) tiles.cpp:199 672 {simple_return_internal}
     (nil)
 -> simple_return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

(barrier 174 173 52)
;; basic block 7, loop depth 0, count 0, freq 544, maybe hot
;;  prev block 6, next block 8, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [39.0%]  (CAN_FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 3 [bx] 7 [sp] 43 [r14] 44 [r15]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 37 [r8] 38 [r9]
;; live  kill	
(code_label 52 174 53 7 40 "" [1 uses])
(note 53 52 54 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 54 53 55 7 (set (reg:SI 2 cx)
        (const_int 449 [0x1c1])) tiles.cpp:187 89 {*movsi_internal}
     (nil))
(insn 55 54 56 7 (set (reg:DI 1 dx)
        (const_int 536870911 [0x1fffffff])) tiles.cpp:187 87 {*movdi_internal_rex64}
     (nil))
(insn 56 55 57 7 (set (reg:SI 4 si)
        (reg/v:SI 44 r15 [orig:99 num_ints ] [99])) tiles.cpp:187 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 44 r15 [orig:99 num_ints ] [99])
        (nil)))
(insn 57 56 58 7 (set (reg:DI 5 di)
        (reg/v/f:DI 43 r14 [orig:98 ints ] [98])) tiles.cpp:187 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 43 r14 [orig:98 ints ] [98])
        (nil)))
(call_insn 58 57 60 7 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z8hash_UNHPiili") [flags 0x1]  <function_decl 0x2b67b8f25700 hash_UNH>) [0 hash_UNH S1 A8])
            (const_int 0 [0]))) tiles.cpp:187 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_DEAD (reg:SI 2 cx)
                (expr_list:REG_DEAD (reg:DI 1 dx)
                    (nil)))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
                    (nil))))))
(note 60 58 61 7 NOTE_INSN_DELETED)
(insn 61 60 62 7 (set (reg:SI 38 r9 [orig:105 D.26025 ] [105])
        (plus:SI (mult:SI (reg:SI 0 ax [orig:77 D.26025 ] [77])
                (const_int 2 [0x2]))
            (const_int 1 [0x1]))) tiles.cpp:187 266 {*leasi}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:77 D.26025 ] [77])
        (nil)))
(insn 62 61 63 7 (set (reg/v:DI 38 r9 [orig:80 h2 ] [80])
        (sign_extend:DI (reg:SI 38 r9 [orig:105 D.26025 ] [105]))) tiles.cpp:187 149 {*extendsidi2_rex64}
     (nil))
(debug_insn 63 62 64 7 (var_location:DI h2 (reg/v:DI 38 r9 [orig:80 h2 ] [80])) tiles.cpp:187 -1
     (nil))
(debug_insn 64 63 65 7 (var_location:SI i (const_int 0 [0])) tiles.cpp:188 -1
     (nil))
(insn 65 64 66 7 (set (reg:DI 37 r8 [orig:92 D.26024 ] [92])
        (mem/j:DI (plus:DI (reg/v/f:DI 3 bx [orig:100 ct ] [100])
                (const_int 40 [0x28])) [0 ct_7(D)->collisions+0 S8 A64])) 87 {*movdi_internal_rex64}
     (nil))
(insn 66 65 154 7 (set (reg:DI 4 si [orig:91 D.26024 ] [91])
        (mem/j:DI (reg/v/f:DI 3 bx [orig:100 ct ] [100]) [0 ct_7(D)->m+0 S8 A64])) 87 {*movdi_internal_rex64}
     (nil))
(insn 154 66 181 7 (set (reg:DI 2 cx [orig:81 ivtmp.112 ] [81])
        (plus:DI (reg:DI 37 r8 [orig:92 D.26024 ] [92])
            (const_int 1 [0x1]))) 267 {*leadi}
     (nil))
(jump_insn 181 154 182 7 (set (pc)
        (label_ref 97)) tiles.cpp:189 -1
     (nil)
 -> 97)
;;  succ:       9 [100.0%]  (CAN_FALLTHRU)
;; lr  out 	 2 [cx] 3 [bx] 4 [si] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13]
;; live  out 	 2 [cx] 3 [bx] 4 [si] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13]

(barrier 182 181 95)
;; basic block 8, loop depth 0, count 0, freq 9455, maybe hot
;;  prev block 7, next block 9, flags: (REACHABLE, RTL)
;;  pred:       11 [97.8%]  (CAN_FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(7){ }}
;; lr  in  	 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 42 [r13]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 41 [r12]
;; live  in  	 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 42 [r13]
;; live  gen 	 41 [r12]
;; live  kill	
(code_label 95 182 96 8 42 "" [1 uses])
(note 96 95 131 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 131 96 97 8 (set (reg:DI 41 r12 [orig:115 D.26024 ] [115])
        (sign_extend:DI (reg/v:SI 6 bp [orig:59 j ] [59]))) 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg/v:SI 6 bp [orig:59 j ] [59])
        (nil)))
;;  succ:       9 [100.0%]  (FALLTHRU,DFS_BACK,CAN_FALLTHRU)
;; lr  out 	 2 [cx] 3 [bx] 4 [si] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13]
;; live  out 	 2 [cx] 3 [bx] 4 [si] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13]

;; basic block 9, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 8, next block 10, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       8 [100.0%]  (FALLTHRU,DFS_BACK,CAN_FALLTHRU)
;;              7 [100.0%]  (CAN_FALLTHRU)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(7){ }}
;; lr  in  	 2 [cx] 3 [bx] 4 [si] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13]
;; lr  use 	 2 [cx] 3 [bx] 4 [si] 7 [sp] 37 [r8] 38 [r9] 41 [r12]
;; lr  def 	 0 [ax] 1 [dx] 5 [di] 6 [bp] 17 [flags]
;; live  in  	 2 [cx] 3 [bx] 4 [si] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13]
;; live  gen 	 0 [ax] 1 [dx] 5 [di] 6 [bp] 17 [flags]
;; live  kill	 17 [flags]
(code_label 97 131 98 9 41 "" [1 uses])
(note 98 97 100 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 100 98 101 9 (var_location:SI j (debug_expr:SI D#7)) -1
     (nil))
(debug_insn 101 100 102 9 (var_location:SI i (minus:SI (reg:SI 2 cx [orig:81 ivtmp.112 ] [81])
        (reg:SI 37 r8 [orig:92 D.26024 ] [92]))) tiles.cpp:189 -1
     (nil))
(insn 102 101 151 9 (set (mem/j:DI (plus:DI (reg/v/f:DI 3 bx [orig:100 ct ] [100])
                (const_int 40 [0x28])) [0 ct_7(D)->collisions+0 S8 A64])
        (reg:DI 2 cx [orig:81 ivtmp.112 ] [81])) tiles.cpp:190 87 {*movdi_internal_rex64}
     (nil))
(insn 151 102 152 9 (set (reg:DI 0 ax [orig:110 D.26024 ] [110])
        (plus:DI (reg:DI 41 r12 [orig:115 D.26024 ] [115])
            (reg/v:DI 38 r9 [orig:80 h2 ] [80]))) tiles.cpp:191 267 {*leadi}
     (expr_list:REG_DEAD (reg:DI 41 r12 [orig:115 D.26024 ] [115])
        (nil)))
(insn 152 151 153 9 (parallel [
            (set (reg:DI 1 dx [111])
                (ashiftrt:DI (reg:DI 0 ax [orig:110 D.26024 ] [110])
                    (const_int 63 [0x3f])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:191 538 {ashrdi3_cvt}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 153 152 133 9 (parallel [
            (set (reg:DI 0 ax [112])
                (div:DI (reg:DI 0 ax [orig:110 D.26024 ] [110])
                    (reg:DI 4 si [orig:91 D.26024 ] [91])))
            (set (reg:DI 1 dx [111])
                (mod:DI (reg:DI 0 ax [orig:110 D.26024 ] [110])
                    (reg:DI 4 si [orig:91 D.26024 ] [91])))
            (use (reg:DI 1 dx [111]))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:191 370 {*divmoddi4_noext}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_UNUSED (reg:DI 0 ax [112])
            (nil))))
(debug_insn 133 153 107 9 (var_location:SI D#7 (reg:SI 1 dx [111])) -1
     (nil))
(insn 107 133 108 9 (set (reg/v:SI 6 bp [orig:59 j ] [59])
        (reg:SI 1 dx [111])) tiles.cpp:191 89 {*movsi_internal}
     (nil))
(debug_insn 108 107 149 9 (var_location:SI j (reg:SI 1 dx [111])) tiles.cpp:191 -1
     (nil))
(insn 149 108 110 9 (set (reg:DI 5 di [orig:113 D.26028 ] [113])
        (reg:DI 2 cx [orig:81 ivtmp.112 ] [81])) 87 {*movdi_internal_rex64}
     (nil))
(insn 110 149 111 9 (parallel [
            (set (reg:DI 5 di [orig:113 D.26028 ] [113])
                (minus:DI (reg:DI 5 di [orig:113 D.26028 ] [113])
                    (reg:DI 37 r8 [orig:92 D.26024 ] [92])))
            (clobber (reg:CC 17 flags))
        ]) 310 {*subdi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 111 110 112 9 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:DI 4 si [orig:91 D.26024 ] [91])
            (reg:DI 5 di [orig:113 D.26028 ] [113]))) tiles.cpp:193 8 {*cmpdi_1}
     (expr_list:REG_DEAD (reg:DI 5 di [orig:113 D.26028 ] [113])
        (nil)))
(jump_insn 112 111 79 9 (set (pc)
        (if_then_else (lt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 183)
            (pc))) tiles.cpp:193 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 4 [0x4])
            (nil)))
 -> 183)
;;  succ:       15 [0.0%]  (CAN_FALLTHRU,LOOP_EXIT)
;;              10 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 1 [dx] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 42 [r13]
;; live  out 	 1 [dx] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 42 [r13]

;; basic block 10, loop depth 0, count 0, freq 9896, maybe hot
;;  prev block 9, next block 11, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       9 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(7){ }}
;; lr  in  	 1 [dx] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 42 [r13]
;; lr  use 	 1 [dx] 3 [bx] 7 [sp] 42 [r13]
;; lr  def 	 0 [ax] 1 [dx] 5 [di] 17 [flags]
;; live  in  	 1 [dx] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 42 [r13]
;; live  gen 	 0 [ax] 1 [dx] 5 [di] 17 [flags]
;; live  kill	
(note 79 112 80 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 80 79 81 10 (set (reg:DI 1 dx [orig:106 D.26027 ] [106])
        (sign_extend:DI (reg:SI 1 dx [111]))) tiles.cpp:194 149 {*extendsidi2_rex64}
     (nil))
(note 81 80 82 10 NOTE_INSN_DELETED)
(insn 82 81 83 10 (set (reg/f:DI 5 di [orig:108 ct_7(D)->data ] [108])
        (mem/f/j:DI (plus:DI (reg/v/f:DI 3 bx [orig:100 ct ] [100])
                (const_int 8 [0x8])) [0 ct_7(D)->data+0 S8 A64])) tiles.cpp:194 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUIV (mem/f/j:DI (plus:DI (reg/v/f:DI 3 bx [orig:100 ct ] [100])
                (const_int 8 [0x8])) [0 ct_7(D)->data+0 S8 A64])
        (nil)))
(insn 83 82 84 10 (set (reg/f:DI 0 ax [orig:89 D.26026 ] [89])
        (plus:DI (mult:DI (reg:DI 1 dx [orig:106 D.26027 ] [106])
                (const_int 8 [0x8]))
            (reg/f:DI 5 di [orig:108 ct_7(D)->data ] [108]))) tiles.cpp:194 267 {*leadi}
     (expr_list:REG_DEAD (reg/f:DI 5 di [orig:108 ct_7(D)->data ] [108])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:106 D.26027 ] [106])
            (nil))))
(insn 84 83 85 10 (set (reg:DI 1 dx [orig:90 D.26024 ] [90])
        (mem:DI (reg/f:DI 0 ax [orig:89 D.26026 ] [89]) [0 *_55+0 S8 A64])) tiles.cpp:194 87 {*movdi_internal_rex64}
     (nil))
(insn 85 84 86 10 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 1 dx [orig:90 D.26024 ] [90])
            (reg/v:DI 42 r13 [orig:64 ccheck ] [64]))) tiles.cpp:194 8 {*cmpdi_1}
     (nil))
(jump_insn 86 85 87 10 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 117)
            (pc))) tiles.cpp:194 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 225 [0xe1])
            (nil)))
 -> 117)
;;  succ:       6 [2.2%]  (CAN_FALLTHRU,LOOP_EXIT)
;;              11 [97.8%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 42 [r13]
;; live  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 42 [r13]

;; basic block 11, loop depth 0, count 0, freq 9673, maybe hot
;;  prev block 10, next block 12, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       10 [97.8%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 42 [r13]
;; lr  use 	 1 [dx] 2 [cx] 7 [sp]
;; lr  def 	 2 [cx] 17 [flags]
;; live  in  	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 42 [r13]
;; live  gen 	 2 [cx] 17 [flags]
;; live  kill	 17 [flags]
(note 87 86 88 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 88 87 89 11 (parallel [
            (set (reg:DI 2 cx [orig:81 ivtmp.112 ] [81])
                (plus:DI (reg:DI 2 cx [orig:81 ivtmp.112 ] [81])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 89 88 90 11 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 1 dx [orig:90 D.26024 ] [90])
            (const_int -1 [0xffffffffffffffff]))) tiles.cpp:195 8 {*cmpdi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:90 D.26024 ] [90])
        (nil)))
(jump_insn 90 89 91 11 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 95)
            (pc))) tiles.cpp:195 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9775 [0x262f])
            (nil)))
 -> 95)
;;  succ:       12 [2.2%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
;;              8 [97.8%]  (CAN_FALLTHRU)
;; lr  out 	 0 [ax] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 42 [r13]
;; live  out 	 0 [ax] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 42 [r13]

;; basic block 12, loop depth 0, count 0, freq 218, maybe hot
;;  prev block 11, next block 13, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       11 [2.2%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 42 [r13]
;; lr  use 	 0 [ax] 7 [sp] 42 [r13]
;; lr  def 	
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 42 [r13]
;; live  gen 	
;; live  kill	
(note 91 90 92 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 92 91 184 12 (set (mem:DI (reg/f:DI 0 ax [orig:89 D.26026 ] [89]) [0 *_78+0 S8 A64])
        (reg/v:DI 42 r13 [orig:64 ccheck ] [64])) tiles.cpp:195 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v:DI 42 r13 [orig:64 ccheck ] [64])
        (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:89 D.26026 ] [89])
            (nil))))
(jump_insn 184 92 185 12 (set (pc)
        (label_ref 117)) tiles.cpp:195 -1
     (nil)
 -> 117)
;;  succ:       6 [100.0%]  (CAN_FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp]
;; live  out 	 6 [bp] 7 [sp]

(barrier 185 184 179)
;; basic block 13, loop depth 0, count 0, freq 433, maybe hot
;;  prev block 12, next block 14, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [19.9%]  (CAN_FALLTHRU)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp]
;; lr  use 	 3 [bx] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 3 [bx] 6 [bp] 7 [sp]
;; live  gen 	
;; live  kill	 17 [flags]
(code_label 179 185 31 13 47 "" [1 uses])
(note 31 179 32 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 32 31 186 13 (parallel [
            (set (mem/j:DI (plus:DI (reg/v/f:DI 3 bx [orig:100 ct ] [100])
                        (const_int 32 [0x20])) [0 ct_7(D)->clearhits+0 S8 A64])
                (plus:DI (mem/j:DI (plus:DI (reg/v/f:DI 3 bx [orig:100 ct ] [100])
                            (const_int 32 [0x20])) [0 ct_7(D)->clearhits+0 S8 A64])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:180 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/v/f:DI 3 bx [orig:100 ct ] [100])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(jump_insn 186 32 187 13 (set (pc)
        (label_ref 117)) -1
     (nil)
 -> 117)
;;  succ:       6 [100.0%]  (CAN_FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp]
;; live  out 	 6 [bp] 7 [sp]

(barrier 187 186 180)
;; basic block 14, loop depth 0, count 0, freq 347, maybe hot
;;  prev block 13, next block 15, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [19.9%]  (CAN_FALLTHRU)
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(7){ }}
;; lr  in  	 1 [dx] 3 [bx] 6 [bp] 7 [sp] 42 [r13]
;; lr  use 	 1 [dx] 3 [bx] 7 [sp] 42 [r13]
;; lr  def 	 17 [flags]
;; live  in  	 1 [dx] 3 [bx] 6 [bp] 7 [sp] 42 [r13]
;; live  gen 	
;; live  kill	 17 [flags]
(code_label 180 187 39 14 48 "" [1 uses])
(note 39 180 40 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 40 39 41 14 (parallel [
            (set (mem/j:DI (plus:DI (reg/v/f:DI 3 bx [orig:100 ct ] [100])
                        (const_int 32 [0x20])) [0 ct_7(D)->clearhits+0 S8 A64])
                (plus:DI (mem/j:DI (plus:DI (reg/v/f:DI 3 bx [orig:100 ct ] [100])
                            (const_int 32 [0x20])) [0 ct_7(D)->clearhits+0 S8 A64])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:182 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/v/f:DI 3 bx [orig:100 ct ] [100])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 41 40 188 14 (set (mem:DI (reg/f:DI 1 dx [orig:68 D.26026 ] [68]) [0 *_22+0 S8 A64])
        (reg/v:DI 42 r13 [orig:64 ccheck ] [64])) tiles.cpp:183 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v:DI 42 r13 [orig:64 ccheck ] [64])
        (expr_list:REG_DEAD (reg/f:DI 1 dx [orig:68 D.26026 ] [68])
            (nil))))
(jump_insn 188 41 189 14 (set (pc)
        (label_ref 117)) -1
     (nil)
 -> 117)
;;  succ:       6 [100.0%]  (CAN_FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp]
;; live  out 	 6 [bp] 7 [sp]

(barrier 189 188 183)
;; basic block 15, loop depth 0, count 0, freq 4, maybe hot
;;  prev block 14, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       9 [0.0%]  (CAN_FALLTHRU,LOOP_EXIT)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(7){ }}
;; lr  in  	 7 [sp]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 7 [sp]
;; live  gen 	 0 [ax] 4 [si] 5 [di]
;; live  kill	 17 [flags]
(code_label 183 189 70 15 49 "" [1 uses])
(note 70 183 71 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 71 70 72 15 (var_location:DI __fmt (symbol_ref/f:DI ("*.LC0") [flags 0x2]  <var_decl 0x2b67bf528da8 *.LC0>)) -1
     (nil))
(insn 72 71 73 15 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC0") [flags 0x2]  <var_decl 0x2b67bf528da8 *.LC0>)) /usr/include/x86_64-linux-gnu/bits/stdio2.h:104 87 {*movdi_internal_rex64}
     (nil))
(insn 73 72 175 15 (set (reg:SI 5 di)
        (const_int 1 [0x1])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:104 89 {*movsi_internal}
     (nil))
(insn 175 73 75 15 (parallel [
            (set (reg:DI 0 ax)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) /usr/include/x86_64-linux-gnu/bits/stdio2.h:104 81 {*movdi_xor}
     (nil))
(call_insn 75 175 176 15 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__printf_chk") [flags 0x41]  <function_decl 0x2b67b7917600 __printf_chk>) [0 __builtin___printf_chk S1 A8])
            (const_int 0 [0]))) /usr/include/x86_64-linux-gnu/bits/stdio2.h:104 663 {*call_value}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_UNUSED (reg:SI 0 ax)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_BR_PRED (use (reg:SI 5 di))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
                (nil)))))
(insn 176 75 77 15 (parallel [
            (set (reg:DI 5 di)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:193 81 {*movdi_xor}
     (nil))
(call_insn 77 176 78 15 (call (mem:QI (symbol_ref:DI ("exit") [flags 0x41]  <function_decl 0x2b67b78fd700 exit>) [0 __builtin_exit S1 A8])
        (const_int 0 [0])) tiles.cpp:193 656 {*call}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_NORETURN (const_int 0 [0])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_BR_PRED (use (reg:SI 5 di))
        (nil)))
;;  succ:      
;; lr  out 	 7 [sp]
;; live  out 	 7 [sp]

(barrier 78 77 0)

;; Function void tiles(int*, int, collision_table*, float*, int, int*, int) (_Z5tilesPiiP15collision_tablePfiS_i, funcdef_no=1062, decl_uid=23694, cgraph_uid=306)



try_optimize_cfg iteration 1

Redirecting fallthru edge 3->4 to 6
deleting insn with uid = 199.
deleting insn with uid = 198.
deleting block 4
Removing jump 201.
deleting insn with uid = 201.
Redirecting fallthru edge 6->7 to 21
deleting insn with uid = 204.
deleting insn with uid = 203.
deleting block 7
Removing jump 206.
deleting insn with uid = 206.
Removing jump 208.
deleting insn with uid = 208.
Removing jump 210.
deleting insn with uid = 210.
Removing jump 212.
deleting insn with uid = 212.
Removing jump 214.
deleting insn with uid = 214.


try_optimize_cfg iteration 2



try_optimize_cfg iteration 1

rescanning insn with uid = 26.
deleting insn with uid = 26.
rescanning insn with uid = 26.
deleting insn with uid = 26.
rescanning insn with uid = 30.
deleting insn with uid = 30.
rescanning insn with uid = 30.
deleting insn with uid = 30.
rescanning insn with uid = 59.
deleting insn with uid = 59.
rescanning insn with uid = 59.
deleting insn with uid = 59.
rescanning insn with uid = 83.
deleting insn with uid = 83.
rescanning insn with uid = 83.
deleting insn with uid = 83.
rescanning insn with uid = 120.
deleting insn with uid = 120.
rescanning insn with uid = 120.
deleting insn with uid = 120.
rescanning insn with uid = 148.
deleting insn with uid = 148.
rescanning insn with uid = 148.
deleting insn with uid = 148.
rescanning insn with uid = 164.
deleting insn with uid = 164.
rescanning insn with uid = 164.
deleting insn with uid = 164.
rescanning insn with uid = 172.
deleting insn with uid = 172.
rescanning insn with uid = 172.
deleting insn with uid = 172.
STC - round 1
Getting bb 2
Basic block 2 was visited in trace 0
  Possible start of this round: 3 (key: -47)
Basic block 5 was visited in trace 0
Block 3 can't be copied because its size = 4.
Basic block 3 was visited in trace 0
  Possible start of this round: 6 (key: -47)
Basic block 8 was visited in trace 0
Block 9 can't be copied because its size = 35.
Basic block 9 was visited in trace 0
Block 9 can't be copied because its size = 35.
  Possible start of this round: 10 (key: -45)
Changing key for bb 10 from -45 to -1004545.
Getting bb 10
Basic block 10 was visited in trace 1
Block 6 can't be copied because its size = 5.
Basic block 6 was visited in trace 1
  Possible start of this round: 21 (key: -47)
Basic block 11 was visited in trace 1
Block 19 can't be copied because its size = 4.
Basic block 19 was visited in trace 1
  Possible start of this round: 17 (key: -23)
Basic block 20 was visited in trace 1
Block 12 can't be copied because its size = 12.
Basic block 12 was visited in trace 1
  Possible start of this round: 14 (key: -4762)
Basic block 13 was visited in trace 1
Block 15 can't be copied because its size = 24.
Basic block 15 was visited in trace 1
Block 12 can't be copied because its size = 12.
  Possible start of this round: 16 (key: -453)
Rotating loop 12 - 15
Block 12 can't be copied because its size = 12.
Changing key for bb 14 from -4762 to -1480962.
Getting bb 14
Basic block 14 was visited in trace 2
Getting bb 16
Basic block 16 was visited in trace 3
Block 18 can't be copied because its size = 41.
Basic block 18 was visited in trace 3
Changing key for bb 21 from -47 to -1004347.
Getting bb 21
Basic block 21 was visited in trace 4
Getting bb 17
Basic block 17 was visited in trace 5
STC - round 2
STC - round 3
STC - round 4
Trace 1 (round 1):  2 [47] 5 [46] 3 [47] 8 [45] 9 [942]
Trace 2 (round 1):  10 [45] 6 [47] 11 [43] 19 [476] 20 [453] 13 [4762] 15 [9524] 12 [9524]
Trace 3 (round 1):  14 [4762]
Trace 4 (round 1):  16 [453] 18 [476]
Trace 5 (round 1):  21 [47]
Trace 6 (round 1):  17 [23]
Connection: 9 10
Connection: 12 14
Block 15 can't be copied because its size = 24.
Connection: 18 21
Final order:
2 5 3 8 9 10 6 11 19 20 13 15 12 14 16 18 21 17 
Reordered sequence:
 2 bb 2  [47]
 3 bb 5  [46]
 4 bb 3  [47]
 5 bb 8  [45]
 6 bb 9  [942]
 7 bb 10  [45]
 8 bb 6  [47]
 9 bb 11  [43]
 10 bb 19  [476]
 11 bb 20  [453]
 12 bb 13  [4762]
 13 bb 15  [9524]
 14 bb 12  [9524]
 15 bb 14  [4762]
 16 bb 16  [453]
 17 bb 18  [476]
 18 bb 21  [47]
 19 bb 17  [23]

20 basic blocks, 27 edges.
basic block 0, loop depth 0, count 0, freq 47, maybe hot
 prev block (nil), next block 2, flags: (RTL)
 pred:      
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }d-1(41){ }d-1(42){ }d-1(43){ }d-1(44){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  kill	

;; lr  out 	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

 succ:       2 [100.0%]  (FALLTHRU)

basic block 2, loop depth 0, count 0, freq 47, maybe hot
 prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
 pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(7){ }}
;; lr  in  	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  def 	 0 [ax] 1 [dx] 3 [bx] 7 [sp] 17 [flags] 41 [r12] 44 [r15]
;; live  in  	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 1 [dx] 3 [bx] 7 [sp] 17 [flags] 41 [r12] 44 [r15]
;; live  kill	 17 [flags]

(note 18 0 263 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 263 18 264 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg:DI 44 r15)) tiles.cpp:84 67 {*pushdi2_rex64}
     (expr_list:REG_DEAD (reg:DI 44 r15)
        (nil)))
(insn/f 264 263 265 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg:DI 43 r14)) tiles.cpp:84 67 {*pushdi2_rex64}
     (expr_list:REG_DEAD (reg:DI 43 r14)
        (nil)))
(insn/f 265 264 266 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg:DI 42 r13)) tiles.cpp:84 67 {*pushdi2_rex64}
     (expr_list:REG_DEAD (reg:DI 42 r13)
        (nil)))
(insn/f 266 265 267 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg:DI 41 r12)) tiles.cpp:84 67 {*pushdi2_rex64}
     (expr_list:REG_DEAD (reg:DI 41 r12)
        (nil)))
(insn/f 267 266 268 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg:DI 6 bp)) tiles.cpp:84 67 {*pushdi2_rex64}
     (expr_list:REG_DEAD (reg:DI 6 bp)
        (nil)))
(insn/f 268 267 269 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg:DI 3 bx)) tiles.cpp:84 67 {*pushdi2_rex64}
     (expr_list:REG_DEAD (reg:DI 3 bx)
        (nil)))
(insn/f 269 268 270 2 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -376 [0xfffffffffffffe88])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) tiles.cpp:84 951 {pro_epilogue_adjust_stack_di_add}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -376 [0xfffffffffffffe88])))
            (nil))))
(note 270 269 4 2 NOTE_INSN_PROLOGUE_END)
(insn 4 270 5 2 (set (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 24 [0x18])) [0 %sfp+-8 S8 A64])
        (reg:DI 5 di [ the_tiles ])) tiles.cpp:84 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ the_tiles ])
        (nil)))
(insn 5 4 6 2 (set (reg/v:SI 41 r12 [orig:109 num_tilings ] [109])
        (reg:SI 4 si [ num_tilings ])) tiles.cpp:84 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ num_tilings ])
        (nil)))
(insn 6 5 7 2 (set (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 16 [0x10])) [0 %sfp+-16 S8 A64])
        (reg:DI 1 dx [ ctable ])) tiles.cpp:84 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [ ctable ])
        (nil)))
(insn 7 6 8 2 (set (reg/v/f:DI 44 r15 [orig:111 floats ] [111])
        (reg:DI 2 cx [ floats ])) tiles.cpp:84 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 2 cx [ floats ])
        (nil)))
(insn 8 7 10 2 (set (reg/v:SI 3 bx [orig:112 num_floats ] [112])
        (reg:SI 37 r8 [ num_floats ])) tiles.cpp:84 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 37 r8 [ num_floats ])
        (nil)))
(insn 10 8 11 2 (set (reg:DI 0 ax)
        (sign_extend:DI (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                    (const_int 432 [0x1b0])) [0 num_ints+0 S4 A64]))) tiles.cpp:84 149 {*extendsidi2_rex64}
     (nil))
(note 11 10 20 2 NOTE_INSN_FUNCTION_BEG)
(note 20 11 21 2 NOTE_INSN_DELETED)
(insn 21 20 246 2 (set (reg/v:SI 1 dx [orig:62 num_coordinates ] [62])
        (plus:SI (plus:SI (reg:SI 37 r8 [orig:112 num_floats ] [112])
                (reg/v:SI 0 ax [orig:114 num_ints ] [114]))
            (const_int 1 [0x1]))) tiles.cpp:89 266 {*leasi}
     (nil))
(insn 246 21 22 2 (set (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 12 [0xc])) [0 %sfp+-20 S4 A32])
        (reg/v:SI 1 dx [orig:62 num_coordinates ] [62])) tiles.cpp:89 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 1 dx [orig:62 num_coordinates ] [62])
        (nil)))
(debug_insn 22 246 24 2 (var_location:SI num_coordinates (mem/c:SI (plus:DI (reg/f:DI 7 sp)
            (const_int 12 [0xc])) [0 %sfp+-20 S4 A32])) tiles.cpp:89 -1
     (nil))
(debug_insn 24 22 25 2 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(insn 25 24 26 2 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 0 ax [orig:114 num_ints ] [114])
            (const_int 0 [0]))) tiles.cpp:91 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 26 25 52 2 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 34)
            (pc))) tiles.cpp:91 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 9762 [0x2622])
            (nil)))
 -> 34)
;; lr  out 	 0 [ax] 3 [bx] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 44 [r15]
;; live  out 	 0 [ax] 3 [bx] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 44 [r15]

 succ:       3 [97.6%]  (CAN_FALLTHRU)
             4 [2.4%]  (FALLTHRU,CAN_FALLTHRU)

basic block 3, loop depth 0, count 0, freq 46, maybe hot
 prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
 pred:       2 [97.6%]  (CAN_FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 44 [r15]
;; lr  use 	 0 [ax] 7 [sp] 37 [r8] 38 [r9]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 0 [ax] 3 [bx] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 44 [r15]
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di]
;; live  kill	

(code_label 34 30 35 3 51 "" [1 uses])
(note 35 34 36 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 36 35 37 3 NOTE_INSN_DELETED)
(insn 37 36 38 3 (set (reg:DI 1 dx [orig:117 D.26059 ] [117])
        (sign_extend:DI (reg:SI 37 r8 [orig:112 num_floats ] [112]))) tiles.cpp:91 149 {*extendsidi2_rex64}
     (nil))
(note 38 37 39 3 NOTE_INSN_DELETED)
(note 39 38 40 3 NOTE_INSN_DELETED)
(insn 40 39 262 3 (set (reg:DI 5 di [orig:120 D.26061 ] [120])
        (plus:DI (plus:DI (mult:DI (reg:DI 1 dx [orig:117 D.26059 ] [117])
                    (const_int 4 [0x4]))
                (reg/f:DI 7 sp))
            (const_int 196 [0xc4]))) tiles.cpp:91 267 {*leadi}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:117 D.26059 ] [117])
        (nil)))
(insn 262 40 47 3 (set (reg:DI 1 dx [orig:122 D.26059 ] [122])
        (mult:DI (reg:DI 0 ax [orig:121 D.26059 ] [121])
            (const_int 4 [0x4]))) tiles.cpp:91 267 {*leadi}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:121 D.26059 ] [121])
        (nil)))
(insn 47 262 49 3 (set (reg:DI 4 si)
        (reg/v/f:DI 38 r9 [orig:113 ints ] [113])) 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 38 r9 [orig:113 ints ] [113])
        (nil)))
(call_insn 49 47 55 3 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("memcpy") [flags 0x41]  <function_decl 0x2b67b90e9500 memcpy>) [0 memcpy S1 A8])
            (const_int 0 [0]))) 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:DI 0 ax)
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list:REG_FRAME_RELATED_EXPR (set (reg:DI 0 ax)
            (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                    (nil))))))
;; lr  out 	 3 [bx] 7 [sp] 41 [r12] 44 [r15]
;; live  out 	 3 [bx] 7 [sp] 41 [r12] 44 [r15]

 succ:       4 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 4, loop depth 0, count 0, freq 47, maybe hot
 prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
 pred:       2 [2.4%]  (FALLTHRU,CAN_FALLTHRU)
             3 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 41 [r12] 44 [r15]
;; lr  use 	 3 [bx] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 3 [bx] 7 [sp] 41 [r12] 44 [r15]
;; live  gen 	 17 [flags]
;; live  kill	

(code_label 52 26 27 4 54 "" [0 uses])
(note 27 52 28 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 28 27 29 4 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(insn 29 28 30 4 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 3 bx [orig:112 num_floats ] [112])
            (const_int 0 [0]))) tiles.cpp:94 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 30 29 34 4 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 63)
            (pc))) tiles.cpp:94 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 9524 [0x2534])
            (nil)))
 -> 63)
;; lr  out 	 3 [bx] 7 [sp] 41 [r12] 44 [r15]
;; live  out 	 3 [bx] 7 [sp] 41 [r12] 44 [r15]

 succ:       5 [95.2%]  (CAN_FALLTHRU)
             8 [4.8%]  (FALLTHRU,CAN_FALLTHRU)

basic block 5, loop depth 0, count 0, freq 45, maybe hot
 prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
 pred:       4 [95.2%]  (CAN_FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 41 [r12] 44 [r15]
;; lr  use 	 3 [bx] 7 [sp] 41 [r12]
;; lr  def 	 0 [ax] 6 [bp] 17 [flags] 22 [xmm1] 42 [r13] 43 [r14]
;; live  in  	 3 [bx] 7 [sp] 41 [r12] 44 [r15]
;; live  gen 	 0 [ax] 6 [bp] 22 [xmm1] 42 [r13] 43 [r14]
;; live  kill	 17 [flags]

(code_label 63 59 64 5 52 "" [1 uses])
(note 64 63 65 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 65 64 247 5 (set (reg:SF 22 xmm1 [orig:102 D.26057 ] [102])
        (float:SF (reg/v:SI 41 r12 [orig:109 num_tilings ] [109]))) 240 {*floatsisf2_sse_interunit}
     (nil))
(insn 247 65 66 5 (set (mem/c:SF (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0 %sfp+-24 S4 A32])
        (reg:SF 22 xmm1 [orig:102 D.26057 ] [102])) 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 22 xmm1 [orig:102 D.26057 ] [102])
        (nil)))
(note 66 247 67 5 NOTE_INSN_DELETED)
(insn 67 66 68 5 (set (reg:DI 0 ax [orig:129 D.26059 ] [129])
        (zero_extend:DI (plus:SI (reg/v:SI 3 bx [orig:112 num_floats ] [112])
                (const_int -1 [0xffffffffffffffff])))) 267 {*leadi}
     (nil))
(note 68 67 69 5 NOTE_INSN_DELETED)
(insn 69 68 287 5 (set (reg:DI 43 r14 [orig:77 D.26059 ] [77])
        (plus:DI (mult:DI (reg:DI 0 ax [orig:129 D.26059 ] [129])
                (const_int 4 [0x4]))
            (const_int 4 [0x4]))) 267 {*leadi}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:129 D.26059 ] [129])
        (nil)))
(insn 287 69 192 5 (parallel [
            (set (reg:DI 6 bp [orig:92 ivtmp.138 ] [92])
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:94 81 {*movdi_xor}
     (nil))
(insn 192 287 85 5 (set (reg/f:DI 42 r13 [164])
        (plus:DI (reg/f:DI 7 sp)
            (const_int 32 [0x20]))) 267 {*leadi}
     (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -336 [0xfffffffffffffeb0]))
        (nil)))
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

 succ:       6 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 6, loop depth 0, count 0, freq 942, maybe hot
 prev block 5, next block 7, flags: (REACHABLE, RTL, MODIFIED)
 pred:       6 [95.2%]  (DFS_BACK,CAN_FALLTHRU)
             5 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 6 [bp] 17 [flags] 21 [xmm0]
;; live  kill	 17 [flags]

(code_label 85 192 70 6 58 "" [1 uses])
(note 70 85 71 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 71 70 248 6 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(insn 248 71 72 6 (set (reg:SF 21 xmm0 [orig:131 D.26057 ] [131])
        (mem/c:SF (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0 %sfp+-24 S4 A32])) tiles.cpp:95 135 {*movsf_internal}
     (nil))
(insn 72 248 74 6 (set (reg:SF 21 xmm0 [orig:131 D.26057 ] [131])
        (mult:SF (reg:SF 21 xmm0 [orig:131 D.26057 ] [131])
            (mem:SF (plus:DI (reg/v/f:DI 44 r15 [orig:111 floats ] [111])
                    (reg:DI 6 bp [orig:92 ivtmp.138 ] [92])) [0 MEM[base: floats_26(D), index: ivtmp.138_58, offset: 0B]+0 S4 A32]))) tiles.cpp:95 777 {*fop_sf_comm_sse}
     (nil))
(call_insn/u 74 72 77 6 (set (reg:SF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("floorf") [flags 0x41]  <function_decl 0x2b67b7876a00 __builtin_floorf>) [0 __builtin_floorf S1 A8])
            (const_int 0 [0]))) tiles.cpp:95 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SF (use (reg:SF 21 xmm0))
        (nil)))
(insn 77 74 78 6 (set (reg:SI 0 ax [133])
        (fix:SI (reg:SF 21 xmm0 [orig:66 D.26057 ] [66]))) tiles.cpp:95 177 {fix_truncsfsi_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:66 D.26057 ] [66])
        (expr_list:REG_EQUIV (mem:SI (plus:DI (reg/f:DI 42 r13 [164])
                    (reg:DI 6 bp [orig:92 ivtmp.138 ] [92])) [0 MEM[symbol: qstate, index: ivtmp.138_58, offset: 0B]+0 S4 A32])
            (nil))))
(insn 78 77 80 6 (set (mem:SI (plus:DI (reg/f:DI 42 r13 [164])
                (reg:DI 6 bp [orig:92 ivtmp.138 ] [92])) [0 MEM[symbol: qstate, index: ivtmp.138_58, offset: 0B]+0 S4 A32])
        (reg:SI 0 ax [133])) tiles.cpp:95 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [133])
        (nil)))
(debug_insn 80 78 81 6 (var_location:SI i (debug_expr:SI D#9)) -1
     (nil))
(insn 81 80 82 6 (parallel [
            (set (reg:DI 6 bp [orig:92 ivtmp.138 ] [92])
                (plus:DI (reg:DI 6 bp [orig:92 ivtmp.138 ] [92])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 82 81 83 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 6 bp [orig:92 ivtmp.138 ] [92])
            (reg:DI 43 r14 [orig:77 D.26059 ] [77]))) tiles.cpp:94 8 {*cmpdi_1}
     (nil))
(jump_insn 83 82 89 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 85)
            (pc))) tiles.cpp:94 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9524 [0x2534])
            (nil)))
 -> 85)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

 succ:       6 [95.2%]  (DFS_BACK,CAN_FALLTHRU)
             7 [4.8%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)

basic block 7, loop depth 0, count 0, freq 45, maybe hot
 prev block 6, next block 8, flags: (REACHABLE, RTL, MODIFIED)
 pred:       6 [4.8%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 41 [r12]
;; lr  use 	 3 [bx] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 7 [sp] 41 [r12]
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di]
;; live  kill	 17 [flags]

(note 89 83 90 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 90 89 91 7 (set (reg:DI 1 dx [orig:134 D.26059 ] [134])
        (sign_extend:DI (reg/v:SI 3 bx [orig:112 num_floats ] [112]))) tiles.cpp:96 149 {*extendsidi2_rex64}
     (nil))
(insn 91 90 261 7 (parallel [
            (set (reg:DI 1 dx [orig:135 D.26059 ] [135])
                (ashift:DI (reg:DI 1 dx [orig:134 D.26059 ] [134])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:96 513 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 261 91 286 7 (set (reg/f:DI 5 di [163])
        (plus:DI (reg/f:DI 7 sp)
            (const_int 112 [0x70]))) 267 {*leadi}
     (nil))
(insn 286 261 98 7 (parallel [
            (set (reg:DI 4 si)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) 81 {*movdi_xor}
     (nil))
(call_insn 98 286 103 7 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("memset") [flags 0x41]  <function_decl 0x2b67b90e9600 memset>) [0 memset S1 A8])
            (const_int 0 [0]))) 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:DI 0 ax)
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (nil)))))
;; lr  out 	 3 [bx] 7 [sp] 41 [r12]
;; live  out 	 3 [bx] 7 [sp] 41 [r12]

 succ:       8 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 8, loop depth 0, count 0, freq 47, maybe hot
 prev block 7, next block 9, flags: (REACHABLE, RTL, MODIFIED)
 pred:       4 [4.8%]  (FALLTHRU,CAN_FALLTHRU)
             7 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 41 [r12]
;; lr  use 	 7 [sp] 41 [r12]
;; lr  def 	 17 [flags]
;; live  in  	 3 [bx] 7 [sp] 41 [r12]
;; live  gen 	 17 [flags]
;; live  kill	

(code_label 55 49 56 8 53 "" [0 uses])
(note 56 55 57 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 57 56 58 8 (var_location:SI j (const_int 0 [0])) -1
     (nil))
(insn 58 57 59 8 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 41 r12 [orig:109 num_tilings ] [109])
            (const_int 0 [0]))) tiles.cpp:100 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 59 58 63 8 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 103)
            (pc))) tiles.cpp:100 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 103)
;; lr  out 	 3 [bx] 7 [sp] 41 [r12]
;; live  out 	 3 [bx] 7 [sp] 41 [r12]

 succ:       9 [91.0%]  (CAN_FALLTHRU)
             18 [9.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 9, loop depth 0, count 0, freq 43, maybe hot
 prev block 8, next block 10, flags: (REACHABLE, RTL, MODIFIED)
 pred:       8 [91.0%]  (CAN_FALLTHRU)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 41 [r12]
;; lr  use 	 3 [bx] 7 [sp]
;; lr  def 	 0 [ax] 6 [bp] 17 [flags] 42 [r13] 43 [r14] 44 [r15]
;; live  in  	 3 [bx] 7 [sp] 41 [r12]
;; live  gen 	 0 [ax] 6 [bp] 42 [r13] 43 [r14] 44 [r15]
;; live  kill	 17 [flags]

(code_label 103 98 104 9 55 "" [1 uses])
(note 104 103 105 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 105 104 106 9 (set (reg:DI 6 bp [orig:91 ivtmp.132 ] [91])
        (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 24 [0x18])) [0 %sfp+-8 S8 A64])) 87 {*movdi_internal_rex64}
     (nil))
(note 106 105 107 9 NOTE_INSN_DELETED)
(insn 107 106 108 9 (set (reg:DI 0 ax [orig:142 D.26059 ] [142])
        (zero_extend:DI (plus:SI (reg/v:SI 3 bx [orig:112 num_floats ] [112])
                (const_int -1 [0xffffffffffffffff])))) 267 {*leadi}
     (nil))
(note 108 107 109 9 NOTE_INSN_DELETED)
(insn 109 108 285 9 (set (reg:DI 43 r14 [orig:71 D.26059 ] [71])
        (plus:DI (mult:DI (reg:DI 0 ax [orig:142 D.26059 ] [142])
                (const_int 4 [0x4]))
            (const_int 4 [0x4]))) 267 {*leadi}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:142 D.26059 ] [142])
        (nil)))
(insn 285 109 193 9 (parallel [
            (set (reg:DI 44 r15 [orig:95 j ] [95])
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:100 81 {*movdi_xor}
     (nil))
(insn 193 285 174 9 (set (reg/f:DI 42 r13 [162])
        (plus:DI (reg/f:DI 7 sp)
            (const_int 192 [0xc0]))) 267 {*leadi}
     (expr_list:REG_EQUIV (plus:DI (reg/f:DI 20 frame)
            (const_int -176 [0xffffffffffffff50]))
        (nil)))
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

 succ:       10 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 10, loop depth 0, count 0, freq 476, maybe hot
 prev block 9, next block 11, flags: (REACHABLE, RTL, MODIFIED)
 pred:       17 [91.0%]  (FALLTHRU,DFS_BACK,CAN_FALLTHRU)
             9 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 3 [bx] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 17 [flags]
;; live  kill	

(code_label 166 164 167 10 59 "" [0 uses])
(note 167 166 168 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 168 167 169 10 (var_location:SI j (reg/v:SI 44 r15 [orig:95 j ] [95])) -1
     (nil))
(debug_insn 169 168 171 10 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(insn 171 169 172 10 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 3 bx [orig:112 num_floats ] [112])
            (const_int 0 [0]))) tiles.cpp:103 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 172 171 173 10 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 185)
            (pc))) tiles.cpp:103 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 476 [0x1dc])
            (nil)))
 -> 185)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

 succ:       11 [95.2%]  (FALLTHRU,CAN_FALLTHRU)
             19 [4.8%]  (CAN_FALLTHRU)

basic block 11, loop depth 0, count 0, freq 453, maybe hot
 prev block 10, next block 12, flags: (REACHABLE, RTL, MODIFIED)
 pred:       10 [95.2%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp]
;; lr  def 	 2 [cx] 5 [di] 17 [flags] 38 [r9] 40 [r11]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 2 [cx] 5 [di] 38 [r9] 40 [r11]
;; live  kill	 17 [flags]

(note 173 172 13 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 13 173 283 11 (set (reg:SI 38 r9 [orig:72 ivtmp.127 ] [72])
        (const_int 1 [0x1])) tiles.cpp:103 89 {*movsi_internal}
     (nil))
(insn 283 13 194 11 (parallel [
            (set (reg:DI 2 cx [orig:63 ivtmp.121 ] [63])
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:103 81 {*movdi_xor}
     (nil))
(insn 194 283 195 11 (set (reg/f:DI 40 r11 [164])
        (plus:DI (reg/f:DI 7 sp)
            (const_int 32 [0x20]))) 267 {*leadi}
     (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -336 [0xfffffffffffffeb0]))
        (nil)))
(insn 195 194 179 11 (set (reg/f:DI 5 di [163])
        (plus:DI (reg/f:DI 7 sp)
            (const_int 112 [0x70]))) 267 {*leadi}
     (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -256 [0xffffffffffffff00]))
        (nil)))
;; lr  out 	 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

 succ:       14 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 12, loop depth 0, count 0, freq 4762, maybe hot
 prev block 11, next block 13, flags: (REACHABLE, RTL, MODIFIED)
 pred:       14 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(7){ }}
;; lr  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 4 [si] 7 [sp] 37 [r8] 41 [r12]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags] 37 [r8]
;; live  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 1 [dx] 37 [r8]
;; live  kill	 17 [flags]

(note 121 120 250 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 250 121 122 12 (set (reg:SI 0 ax [orig:146 D.26056 ] [146])
        (reg:SI 37 r8 [orig:78 D.26056 ] [78])) tiles.cpp:107 89 {*movsi_internal}
     (nil))
(insn 122 250 259 12 (parallel [
            (set (reg:SI 0 ax [orig:146 D.26056 ] [146])
                (minus:SI (reg:SI 0 ax [orig:146 D.26056 ] [146])
                    (reg:SI 4 si [orig:79 D.26056 ] [79])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:107 309 {*subsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 259 122 260 12 (parallel [
            (set (reg:SI 1 dx [orig:148 D.26056 ] [148])
                (ashiftrt:SI (reg:SI 0 ax [orig:146 D.26056 ] [146])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:107 539 {ashrsi3_cvt}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 260 259 124 12 (parallel [
            (set (reg:SI 0 ax [149])
                (div:SI (reg:SI 0 ax [orig:146 D.26056 ] [146])
                    (reg/v:SI 41 r12 [orig:109 num_tilings ] [109])))
            (set (reg:SI 1 dx [orig:148 D.26056 ] [148])
                (mod:SI (reg:SI 0 ax [orig:146 D.26056 ] [146])
                    (reg/v:SI 41 r12 [orig:109 num_tilings ] [109])))
            (use (reg:SI 1 dx [orig:148 D.26056 ] [148]))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:107 369 {*divmodsi4_noext}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_UNUSED (reg:SI 0 ax [149])
            (nil))))
(insn 124 260 127 12 (parallel [
            (set (reg:SI 37 r8 [orig:82 D.26056 ] [82])
                (minus:SI (reg:SI 37 r8 [orig:78 D.26056 ] [78])
                    (reg:SI 1 dx [orig:148 D.26056 ] [148])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:107 309 {*subsi_1}
     (expr_list:REG_DEAD (reg:SI 1 dx [orig:148 D.26056 ] [148])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;; lr  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

 succ:       13 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 13, loop depth 0, count 0, freq 9524, maybe hot
 prev block 12, next block 14, flags: (REACHABLE, RTL, MODIFIED)
 pred:       15 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
             12 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(7){ }}
;; lr  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 42 [r13] 43 [r14]
;; lr  def 	 2 [cx] 4 [si] 17 [flags] 38 [r9]
;; live  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 2 [cx] 4 [si] 17 [flags] 38 [r9]
;; live  kill	 17 [flags]

(code_label 135 134 136 13 61 "" [0 uses])
(note 136 135 138 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 138 136 140 13 (set (mem:SI (plus:DI (reg/f:DI 42 r13 [162])
                (reg:DI 2 cx [orig:63 ivtmp.121 ] [63])) [0 MEM[symbol: coordinates, index: ivtmp.121_15, offset: 0B]+0 S4 A32])
        (reg:SI 37 r8 [orig:82 D.26056 ] [82])) 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 37 r8 [orig:82 D.26056 ] [82])
        (nil)))
(insn 140 138 141 13 (parallel [
            (set (reg:SI 4 si [159])
                (plus:SI (reg:SI 4 si [orig:79 D.26056 ] [79])
                    (reg:SI 38 r9 [orig:72 ivtmp.127 ] [72])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:112 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_EQUIV (mem:SI (plus:DI (reg/f:DI 5 di [163])
                    (reg:DI 2 cx [orig:63 ivtmp.121 ] [63])) [0 MEM[symbol: base, index: ivtmp.121_15, offset: 0B]+0 S4 A32])
            (nil))))
(insn 141 140 143 13 (set (mem:SI (plus:DI (reg/f:DI 5 di [163])
                (reg:DI 2 cx [orig:63 ivtmp.121 ] [63])) [0 MEM[symbol: base, index: ivtmp.121_15, offset: 0B]+0 S4 A32])
        (reg:SI 4 si [159])) tiles.cpp:112 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [159])
        (nil)))
(debug_insn 143 141 144 13 (var_location:SI i (debug_expr:SI D#8)) -1
     (nil))
(insn 144 143 145 13 (parallel [
            (set (reg:DI 2 cx [orig:63 ivtmp.121 ] [63])
                (plus:DI (reg:DI 2 cx [orig:63 ivtmp.121 ] [63])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 145 144 147 13 (parallel [
            (set (reg:SI 38 r9 [orig:72 ivtmp.127 ] [72])
                (plus:SI (reg:SI 38 r9 [orig:72 ivtmp.127 ] [72])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 147 145 148 13 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 2 cx [orig:63 ivtmp.121 ] [63])
            (reg:DI 43 r14 [orig:71 D.26059 ] [71]))) tiles.cpp:103 8 {*cmpdi_1}
     (nil))
(jump_insn 148 147 181 13 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 174)
            (pc))) tiles.cpp:103 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9524 [0x2534])
            (nil)))
 -> 174)
;; lr  out 	 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

 succ:       14 [95.2%]  (DFS_BACK,CAN_FALLTHRU)
             16 [4.8%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)

basic block 14, loop depth 0, count 0, freq 9524, maybe hot
 prev block 13, next block 15, flags: (REACHABLE, RTL, MODIFIED)
 pred:       13 [95.2%]  (DFS_BACK,CAN_FALLTHRU)
             11 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(7){ }}
;; lr  in  	 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 2 [cx] 5 [di] 7 [sp] 40 [r11]
;; lr  def 	 4 [si] 17 [flags] 37 [r8]
;; live  in  	 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 4 [si] 17 [flags] 37 [r8]
;; live  kill	

(code_label 174 193 113 14 64 "" [1 uses])
(note 113 174 114 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 114 113 116 14 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(insn 116 114 118 14 (set (reg:SI 37 r8 [orig:78 D.26056 ] [78])
        (mem:SI (plus:DI (reg/f:DI 40 r11 [164])
                (reg:DI 2 cx [orig:63 ivtmp.121 ] [63])) [0 MEM[symbol: qstate, index: ivtmp.121_15, offset: 0B]+0 S4 A32])) tiles.cpp:106 89 {*movsi_internal}
     (nil))
(insn 118 116 119 14 (set (reg:SI 4 si [orig:79 D.26056 ] [79])
        (mem:SI (plus:DI (reg/f:DI 5 di [163])
                (reg:DI 2 cx [orig:63 ivtmp.121 ] [63])) [0 MEM[symbol: base, index: ivtmp.121_15, offset: 0B]+0 S4 A32])) tiles.cpp:106 89 {*movsi_internal}
     (nil))
(insn 119 118 120 14 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 37 r8 [orig:78 D.26056 ] [78])
            (reg:SI 4 si [orig:79 D.26056 ] [79]))) tiles.cpp:106 7 {*cmpsi_1}
     (nil))
(jump_insn 120 119 121 14 (set (pc)
        (if_then_else (lt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 127)
            (pc))) tiles.cpp:106 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 127)
;; lr  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

 succ:       12 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
             15 [50.0%]  (CAN_FALLTHRU)

basic block 15, loop depth 0, count 0, freq 4762, maybe hot
 prev block 14, next block 16, flags: (REACHABLE, RTL)
 pred:       14 [50.0%]  (CAN_FALLTHRU)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(7){ }}
;; lr  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 4 [si] 7 [sp] 37 [r8] 41 [r12]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags] 37 [r8]
;; live  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 1 [dx] 37 [r8]
;; live  kill	 17 [flags]

(code_label 127 124 128 15 60 "" [1 uses])
(note 128 127 129 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(note 129 128 252 15 NOTE_INSN_DELETED)
(insn 252 129 130 15 (set (reg:SI 0 ax [orig:151 D.26056 ] [151])
        (reg:SI 4 si [orig:79 D.26056 ] [79])) tiles.cpp:109 89 {*movsi_internal}
     (nil))
(insn 130 252 131 15 (parallel [
            (set (reg:SI 0 ax [orig:151 D.26056 ] [151])
                (minus:SI (reg:SI 0 ax [orig:151 D.26056 ] [151])
                    (reg:SI 37 r8 [orig:78 D.26056 ] [78])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:109 309 {*subsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 131 130 257 15 (parallel [
            (set (reg:SI 0 ax [orig:152 D.26056 ] [152])
                (plus:SI (reg:SI 0 ax [orig:151 D.26056 ] [151])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:109 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 257 131 258 15 (parallel [
            (set (reg:SI 1 dx [orig:154 D.26056 ] [154])
                (ashiftrt:SI (reg:SI 0 ax [orig:152 D.26056 ] [152])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:109 539 {ashrsi3_cvt}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 258 257 133 15 (parallel [
            (set (reg:SI 0 ax [155])
                (div:SI (reg:SI 0 ax [orig:152 D.26056 ] [152])
                    (reg/v:SI 41 r12 [orig:109 num_tilings ] [109])))
            (set (reg:SI 1 dx [orig:154 D.26056 ] [154])
                (mod:SI (reg:SI 0 ax [orig:152 D.26056 ] [152])
                    (reg/v:SI 41 r12 [orig:109 num_tilings ] [109])))
            (use (reg:SI 1 dx [orig:154 D.26056 ] [154]))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:109 369 {*divmodsi4_noext}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_UNUSED (reg:SI 0 ax [155])
            (nil))))
(insn 133 258 134 15 (set (reg:SI 37 r8 [orig:82 D.26056 ] [82])
        (plus:SI (plus:SI (reg:SI 37 r8 [orig:78 D.26056 ] [78])
                (reg:SI 1 dx [orig:154 D.26056 ] [154]))
            (const_int 1 [0x1]))) tiles.cpp:109 266 {*leasi}
     (expr_list:REG_DEAD (reg:SI 1 dx [orig:154 D.26056 ] [154])
        (nil)))
(insn 134 133 135 15 (parallel [
            (set (reg:SI 37 r8 [orig:82 D.26056 ] [82])
                (minus:SI (reg:SI 37 r8 [orig:82 D.26056 ] [82])
                    (reg/v:SI 41 r12 [orig:109 num_tilings ] [109])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:109 309 {*subsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; lr  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

 succ:       13 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 16, loop depth 0, count 0, freq 453, maybe hot
 prev block 15, next block 17, flags: (REACHABLE, RTL, MODIFIED)
 pred:       13 [4.8%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 3 [bx] 7 [sp]
;; lr  def 	 0 [ax]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax]
;; live  kill	

(note 181 148 15 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 15 181 185 16 (set (reg:DI 0 ax)
        (sign_extend:DI (reg/v:SI 3 bx [orig:112 num_floats ] [112]))) 149 {*extendsidi2_rex64}
     (nil))
;; lr  out 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

 succ:       17 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 17, loop depth 0, count 0, freq 476, maybe hot
 prev block 16, next block 18, flags: (REACHABLE, RTL, MODIFIED)
 pred:       19 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
             16 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 44 [r15]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 44 [r15] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 6 [bp] 17 [flags] 44 [r15]
;; live  kill	 17 [flags]

(code_label 170 284 149 17 63 "" [0 uses])
(note 149 170 151 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 151 149 153 17 (set (mem/j:SI (plus:DI (plus:DI (mult:DI (reg:DI 0 ax [orig:160 num_floats ] [160])
                        (const_int 4 [0x4]))
                    (reg/f:DI 7 sp))
                (const_int 192 [0xc0])) [0 coordinates S4 A32])
        (reg/v:SI 44 r15 [orig:95 j ] [95])) tiles.cpp:115 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:160 num_floats ] [160])
        (nil)))
(insn 153 151 154 17 (set (reg:DI 1 dx)
        (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 16 [0x10])) [0 %sfp+-16 S8 A64])) tiles.cpp:117 87 {*movdi_internal_rex64}
     (nil))
(insn 154 153 155 17 (set (reg:SI 4 si)
        (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 12 [0xc])) [0 %sfp+-20 S4 A32])) tiles.cpp:117 89 {*movsi_internal}
     (nil))
(insn 155 154 156 17 (set (reg:DI 5 di)
        (reg/f:DI 42 r13 [162])) tiles.cpp:117 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -176 [0xffffffffffffff50]))
        (nil)))
(call_insn 156 155 158 17 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z4hashPiiP15collision_table") [flags 0x1]  <function_decl 0x2b67b8f25800 hash>) [0 hash S1 A8])
            (const_int 0 [0]))) tiles.cpp:117 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (nil))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (nil)))))
(insn 158 156 159 17 (set (mem:SI (reg:DI 6 bp [orig:91 ivtmp.132 ] [91]) [0 MEM[base: _31, offset: 0B]+0 S4 A32])
        (reg:SI 0 ax [orig:94 D.26056 ] [94])) tiles.cpp:117 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:94 D.26056 ] [94])
        (nil)))
(insn 159 158 161 17 (parallel [
            (set (reg/v:SI 44 r15 [orig:95 j ] [95])
                (plus:SI (reg/v:SI 44 r15 [orig:95 j ] [95])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:100 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(debug_insn 161 159 162 17 (var_location:SI j (reg/v:SI 44 r15 [orig:95 j ] [95])) -1
     (nil))
(insn 162 161 163 17 (parallel [
            (set (reg:DI 6 bp [orig:91 ivtmp.132 ] [91])
                (plus:DI (reg:DI 6 bp [orig:91 ivtmp.132 ] [91])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 163 162 164 17 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 44 r15 [orig:95 j ] [95])
            (reg/v:SI 41 r12 [orig:109 num_tilings ] [109]))) tiles.cpp:100 7 {*cmpsi_1}
     (nil))
(jump_insn 164 163 166 17 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 179)
            (pc))) tiles.cpp:100 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 179)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

 succ:       10 [91.0%]  (FALLTHRU,DFS_BACK,CAN_FALLTHRU)
             18 [9.0%]  (CAN_FALLTHRU,LOOP_EXIT)

basic block 18, loop depth 0, count 0, freq 47, maybe hot
 prev block 17, next block 19, flags: (REACHABLE, RTL)
 pred:       17 [9.0%]  (CAN_FALLTHRU,LOOP_EXIT)
             8 [9.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(7){ }}
;; lr  in  	 7 [sp]
;; lr  use 	 7 [sp]
;; lr  def 	 3 [bx] 6 [bp] 7 [sp] 17 [flags] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  in  	 7 [sp]
;; live  gen 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  kill	 17 [flags]

(code_label 179 195 180 18 50 "" [1 uses])
(note 180 179 273 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(note 273 180 274 18 NOTE_INSN_EPILOGUE_BEG)
(insn/f 274 273 275 18 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 376 [0x178])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) tiles.cpp:120 951 {pro_epilogue_adjust_stack_di_add}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 376 [0x178])))
            (nil))))
(insn/f 275 274 276 18 (set (reg:DI 3 bx)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) tiles.cpp:120 77 {*popdi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
            (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])))
        (nil)))
(insn/f 276 275 277 18 (set (reg:DI 6 bp)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) tiles.cpp:120 77 {*popdi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
            (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])))
        (nil)))
(insn/f 277 276 278 18 (set (reg:DI 41 r12)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) tiles.cpp:120 77 {*popdi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
            (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])))
        (nil)))
(insn/f 278 277 279 18 (set (reg:DI 42 r13)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) tiles.cpp:120 77 {*popdi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
            (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])))
        (nil)))
(insn/f 279 278 280 18 (set (reg:DI 43 r14)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) tiles.cpp:120 77 {*popdi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
            (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])))
        (nil)))
(insn/f 280 279 281 18 (set (reg:DI 44 r15)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) tiles.cpp:120 77 {*popdi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
            (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])))
        (nil)))
(jump_insn 281 280 0 18 (simple_return) tiles.cpp:120 672 {simple_return_internal}
     (nil)
 -> simple_return)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

 succ:       EXIT [100.0%] 

basic block 19, loop depth 0, count 0, freq 23, maybe hot
 prev block 18, next block 1, flags: (REACHABLE, RTL, MODIFIED)
 pred:       10 [4.8%]  (CAN_FALLTHRU)
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax]
;; live  kill	 17 [flags]

(code_label 185 15 184 19 65 "" [1 uses])
(note 184 185 284 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 284 184 170 19 (parallel [
            (set (reg:DI 0 ax)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:103 81 {*movdi_xor}
     (nil))
;; lr  out 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

 succ:       17 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 1, loop depth 0, count 0, freq 47, maybe hot
 prev block 19, next block (nil), flags: (REACHABLE, RTL)
 pred:       18 [100.0%] 
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(3){ }u-1(6){ }u-1(7){ }u-1(41){ }u-1(42){ }u-1(43){ }u-1(44){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  def 	
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	
;; live  kill	

;; lr  out 	
;; live  out 	

 succ:      




try_optimize_cfg iteration 1

rescanning insn with uid = 26.
deleting insn with uid = 26.
deleting insn with uid = 34.
rescanning insn with uid = 30.
deleting insn with uid = 30.
deleting insn with uid = 63.
rescanning insn with uid = 59.
deleting insn with uid = 59.
deleting insn with uid = 103.
scanning new insn with uid = 288.
Emitting label for block 16
rescanning insn with uid = 148.
deleting insn with uid = 148.
Emitting label for block 12
rescanning insn with uid = 120.
deleting insn with uid = 120.
deleting insn with uid = 127.
scanning new insn with uid = 292.
rescanning insn with uid = 164.
deleting insn with uid = 164.
scanning new insn with uid = 294.
Reordered sequence:
 2 bb 2  [47]
 3 bb 3  [46]
 4 bb 4  [47]
 5 bb 5  [45]
 6 bb 6  [942]
 7 bb 7  [45]
 8 bb 8  [47]
 9 bb 9  [43]
 10 bb 10  [476]
 11 bb 11  [453]
 12 bb 12  [4762]
 13 bb 13  [9524]
 14 bb 14  [9524]
 15 bb 15  [4762]
 16 bb 16  [453]
 17 bb 17  [476]
 18 bb 18  [47]
 19 bb 19  [23]


void tiles(int*, int, collision_table*, float*, int, int*, int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp]
;;  regular block artificial uses 	 7 [sp]
;;  eh block artificial uses 	 7 [sp] 16 [argp]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;;  exit block uses 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 3[bx] 4[si] 5[di] 6[bp] 7[sp] 17[flags] 21[xmm0] 22[xmm1] 37[r8] 38[r9] 40[r11] 41[r12] 42[r13] 43[r14] 44[r15]
;;  ref usage 	r0={18d,17u} r1={15d,11u} r2={7d,7u,1e} r3={3d,8u} r4={10d,9u} r5={9d,6u,1e} r6={6d,8u,1e} r7={15d,56u} r8={4d} r9={4d} r10={4d} r11={4d} r12={4d} r13={4d} r14={4d} r15={4d} r17={35d,8u} r18={4d} r19={4d} r20={5e} r21={7d,3u} r22={6d,1u} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={9d,10u} r38={7d,3u} r39={4d} r40={5d,1u} r41={3d,10u} r42={4d,5u,1e} r43={4d,4u} r44={5d,8u} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} 
;;    total ref usage 490{306d,175u,9e} in 113{109 regular + 4 call} insns.
(note 3 0 18 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 47, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(7){ }}
;; lr  in  	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  def 	 0 [ax] 1 [dx] 3 [bx] 7 [sp] 17 [flags] 41 [r12] 44 [r15]
;; live  in  	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 1 [dx] 3 [bx] 7 [sp] 17 [flags] 41 [r12] 44 [r15]
;; live  kill	 17 [flags]
(note 18 3 263 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 263 18 264 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg:DI 44 r15)) tiles.cpp:84 67 {*pushdi2_rex64}
     (expr_list:REG_DEAD (reg:DI 44 r15)
        (nil)))
(insn/f 264 263 265 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg:DI 43 r14)) tiles.cpp:84 67 {*pushdi2_rex64}
     (expr_list:REG_DEAD (reg:DI 43 r14)
        (nil)))
(insn/f 265 264 266 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg:DI 42 r13)) tiles.cpp:84 67 {*pushdi2_rex64}
     (expr_list:REG_DEAD (reg:DI 42 r13)
        (nil)))
(insn/f 266 265 267 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg:DI 41 r12)) tiles.cpp:84 67 {*pushdi2_rex64}
     (expr_list:REG_DEAD (reg:DI 41 r12)
        (nil)))
(insn/f 267 266 268 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg:DI 6 bp)) tiles.cpp:84 67 {*pushdi2_rex64}
     (expr_list:REG_DEAD (reg:DI 6 bp)
        (nil)))
(insn/f 268 267 269 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg:DI 3 bx)) tiles.cpp:84 67 {*pushdi2_rex64}
     (expr_list:REG_DEAD (reg:DI 3 bx)
        (nil)))
(insn/f 269 268 270 2 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -376 [0xfffffffffffffe88])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) tiles.cpp:84 951 {pro_epilogue_adjust_stack_di_add}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -376 [0xfffffffffffffe88])))
            (nil))))
(note 270 269 4 2 NOTE_INSN_PROLOGUE_END)
(insn 4 270 5 2 (set (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 24 [0x18])) [0 %sfp+-8 S8 A64])
        (reg:DI 5 di [ the_tiles ])) tiles.cpp:84 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ the_tiles ])
        (nil)))
(insn 5 4 6 2 (set (reg/v:SI 41 r12 [orig:109 num_tilings ] [109])
        (reg:SI 4 si [ num_tilings ])) tiles.cpp:84 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ num_tilings ])
        (nil)))
(insn 6 5 7 2 (set (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 16 [0x10])) [0 %sfp+-16 S8 A64])
        (reg:DI 1 dx [ ctable ])) tiles.cpp:84 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [ ctable ])
        (nil)))
(insn 7 6 8 2 (set (reg/v/f:DI 44 r15 [orig:111 floats ] [111])
        (reg:DI 2 cx [ floats ])) tiles.cpp:84 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 2 cx [ floats ])
        (nil)))
(insn 8 7 10 2 (set (reg/v:SI 3 bx [orig:112 num_floats ] [112])
        (reg:SI 37 r8 [ num_floats ])) tiles.cpp:84 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 37 r8 [ num_floats ])
        (nil)))
(insn 10 8 11 2 (set (reg:DI 0 ax)
        (sign_extend:DI (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                    (const_int 432 [0x1b0])) [0 num_ints+0 S4 A64]))) tiles.cpp:84 149 {*extendsidi2_rex64}
     (nil))
(note 11 10 20 2 NOTE_INSN_FUNCTION_BEG)
(note 20 11 21 2 NOTE_INSN_DELETED)
(insn 21 20 246 2 (set (reg/v:SI 1 dx [orig:62 num_coordinates ] [62])
        (plus:SI (plus:SI (reg:SI 37 r8 [orig:112 num_floats ] [112])
                (reg/v:SI 0 ax [orig:114 num_ints ] [114]))
            (const_int 1 [0x1]))) tiles.cpp:89 266 {*leasi}
     (nil))
(insn 246 21 22 2 (set (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 12 [0xc])) [0 %sfp+-20 S4 A32])
        (reg/v:SI 1 dx [orig:62 num_coordinates ] [62])) tiles.cpp:89 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 1 dx [orig:62 num_coordinates ] [62])
        (nil)))
(debug_insn 22 246 24 2 (var_location:SI num_coordinates (mem/c:SI (plus:DI (reg/f:DI 7 sp)
            (const_int 12 [0xc])) [0 %sfp+-20 S4 A32])) tiles.cpp:89 -1
     (nil))
(debug_insn 24 22 25 2 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(insn 25 24 26 2 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 0 ax [orig:114 num_ints ] [114])
            (const_int 0 [0]))) tiles.cpp:91 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 26 25 35 2 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 52)
            (pc))) tiles.cpp:91 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 238 [0xee])
            (nil)))
 -> 52)
;;  succ:       3 [97.6%]  (FALLTHRU,CAN_FALLTHRU)
;;              4 [2.4%]  (CAN_FALLTHRU)
;; lr  out 	 0 [ax] 3 [bx] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 44 [r15]
;; live  out 	 0 [ax] 3 [bx] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 44 [r15]

;; basic block 3, loop depth 0, count 0, freq 46, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [97.6%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 44 [r15]
;; lr  use 	 0 [ax] 7 [sp] 37 [r8] 38 [r9]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 0 [ax] 3 [bx] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 44 [r15]
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di]
;; live  kill	
(note 35 26 36 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 36 35 37 3 NOTE_INSN_DELETED)
(insn 37 36 38 3 (set (reg:DI 1 dx [orig:117 D.26059 ] [117])
        (sign_extend:DI (reg:SI 37 r8 [orig:112 num_floats ] [112]))) tiles.cpp:91 149 {*extendsidi2_rex64}
     (nil))
(note 38 37 39 3 NOTE_INSN_DELETED)
(note 39 38 40 3 NOTE_INSN_DELETED)
(insn 40 39 262 3 (set (reg:DI 5 di [orig:120 D.26061 ] [120])
        (plus:DI (plus:DI (mult:DI (reg:DI 1 dx [orig:117 D.26059 ] [117])
                    (const_int 4 [0x4]))
                (reg/f:DI 7 sp))
            (const_int 196 [0xc4]))) tiles.cpp:91 267 {*leadi}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:117 D.26059 ] [117])
        (nil)))
(insn 262 40 47 3 (set (reg:DI 1 dx [orig:122 D.26059 ] [122])
        (mult:DI (reg:DI 0 ax [orig:121 D.26059 ] [121])
            (const_int 4 [0x4]))) tiles.cpp:91 267 {*leadi}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:121 D.26059 ] [121])
        (nil)))
(insn 47 262 49 3 (set (reg:DI 4 si)
        (reg/v/f:DI 38 r9 [orig:113 ints ] [113])) 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 38 r9 [orig:113 ints ] [113])
        (nil)))
(call_insn 49 47 52 3 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("memcpy") [flags 0x41]  <function_decl 0x2b67b90e9500 memcpy>) [0 memcpy S1 A8])
            (const_int 0 [0]))) 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:DI 0 ax)
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list:REG_FRAME_RELATED_EXPR (set (reg:DI 0 ax)
            (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                    (nil))))))
;;  succ:       4 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 3 [bx] 7 [sp] 41 [r12] 44 [r15]
;; live  out 	 3 [bx] 7 [sp] 41 [r12] 44 [r15]

;; basic block 4, loop depth 0, count 0, freq 47, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [2.4%]  (CAN_FALLTHRU)
;;              3 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 41 [r12] 44 [r15]
;; lr  use 	 3 [bx] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 3 [bx] 7 [sp] 41 [r12] 44 [r15]
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 52 49 27 4 54 "" [1 uses])
(note 27 52 28 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 28 27 29 4 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(insn 29 28 30 4 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 3 bx [orig:112 num_floats ] [112])
            (const_int 0 [0]))) tiles.cpp:94 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 30 29 64 4 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 55)
            (pc))) tiles.cpp:94 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 476 [0x1dc])
            (nil)))
 -> 55)
;;  succ:       5 [95.2%]  (FALLTHRU,CAN_FALLTHRU)
;;              8 [4.8%]  (CAN_FALLTHRU)
;; lr  out 	 3 [bx] 7 [sp] 41 [r12] 44 [r15]
;; live  out 	 3 [bx] 7 [sp] 41 [r12] 44 [r15]

;; basic block 5, loop depth 0, count 0, freq 45, maybe hot
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [95.2%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 41 [r12] 44 [r15]
;; lr  use 	 3 [bx] 7 [sp] 41 [r12]
;; lr  def 	 0 [ax] 6 [bp] 17 [flags] 22 [xmm1] 42 [r13] 43 [r14]
;; live  in  	 3 [bx] 7 [sp] 41 [r12] 44 [r15]
;; live  gen 	 0 [ax] 6 [bp] 22 [xmm1] 42 [r13] 43 [r14]
;; live  kill	 17 [flags]
(note 64 30 65 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 65 64 247 5 (set (reg:SF 22 xmm1 [orig:102 D.26057 ] [102])
        (float:SF (reg/v:SI 41 r12 [orig:109 num_tilings ] [109]))) 240 {*floatsisf2_sse_interunit}
     (nil))
(insn 247 65 66 5 (set (mem/c:SF (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0 %sfp+-24 S4 A32])
        (reg:SF 22 xmm1 [orig:102 D.26057 ] [102])) 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 22 xmm1 [orig:102 D.26057 ] [102])
        (nil)))
(note 66 247 67 5 NOTE_INSN_DELETED)
(insn 67 66 68 5 (set (reg:DI 0 ax [orig:129 D.26059 ] [129])
        (zero_extend:DI (plus:SI (reg/v:SI 3 bx [orig:112 num_floats ] [112])
                (const_int -1 [0xffffffffffffffff])))) 267 {*leadi}
     (nil))
(note 68 67 69 5 NOTE_INSN_DELETED)
(insn 69 68 287 5 (set (reg:DI 43 r14 [orig:77 D.26059 ] [77])
        (plus:DI (mult:DI (reg:DI 0 ax [orig:129 D.26059 ] [129])
                (const_int 4 [0x4]))
            (const_int 4 [0x4]))) 267 {*leadi}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:129 D.26059 ] [129])
        (nil)))
(insn 287 69 192 5 (parallel [
            (set (reg:DI 6 bp [orig:92 ivtmp.138 ] [92])
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:94 81 {*movdi_xor}
     (nil))
(insn 192 287 85 5 (set (reg/f:DI 42 r13 [164])
        (plus:DI (reg/f:DI 7 sp)
            (const_int 32 [0x20]))) 267 {*leadi}
     (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -336 [0xfffffffffffffeb0]))
        (nil)))
;;  succ:       6 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; basic block 6, loop depth 0, count 0, freq 942, maybe hot
;;  prev block 5, next block 7, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       6 [95.2%]  (DFS_BACK,CAN_FALLTHRU)
;;              5 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 6 [bp] 17 [flags] 21 [xmm0]
;; live  kill	 17 [flags]
(code_label 85 192 70 6 58 "" [1 uses])
(note 70 85 71 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 71 70 248 6 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(insn 248 71 72 6 (set (reg:SF 21 xmm0 [orig:131 D.26057 ] [131])
        (mem/c:SF (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0 %sfp+-24 S4 A32])) tiles.cpp:95 135 {*movsf_internal}
     (nil))
(insn 72 248 74 6 (set (reg:SF 21 xmm0 [orig:131 D.26057 ] [131])
        (mult:SF (reg:SF 21 xmm0 [orig:131 D.26057 ] [131])
            (mem:SF (plus:DI (reg/v/f:DI 44 r15 [orig:111 floats ] [111])
                    (reg:DI 6 bp [orig:92 ivtmp.138 ] [92])) [0 MEM[base: floats_26(D), index: ivtmp.138_58, offset: 0B]+0 S4 A32]))) tiles.cpp:95 777 {*fop_sf_comm_sse}
     (nil))
(call_insn/u 74 72 77 6 (set (reg:SF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("floorf") [flags 0x41]  <function_decl 0x2b67b7876a00 __builtin_floorf>) [0 __builtin_floorf S1 A8])
            (const_int 0 [0]))) tiles.cpp:95 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SF (use (reg:SF 21 xmm0))
        (nil)))
(insn 77 74 78 6 (set (reg:SI 0 ax [133])
        (fix:SI (reg:SF 21 xmm0 [orig:66 D.26057 ] [66]))) tiles.cpp:95 177 {fix_truncsfsi_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:66 D.26057 ] [66])
        (expr_list:REG_EQUIV (mem:SI (plus:DI (reg/f:DI 42 r13 [164])
                    (reg:DI 6 bp [orig:92 ivtmp.138 ] [92])) [0 MEM[symbol: qstate, index: ivtmp.138_58, offset: 0B]+0 S4 A32])
            (nil))))
(insn 78 77 80 6 (set (mem:SI (plus:DI (reg/f:DI 42 r13 [164])
                (reg:DI 6 bp [orig:92 ivtmp.138 ] [92])) [0 MEM[symbol: qstate, index: ivtmp.138_58, offset: 0B]+0 S4 A32])
        (reg:SI 0 ax [133])) tiles.cpp:95 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [133])
        (nil)))
(debug_insn 80 78 81 6 (var_location:SI i (debug_expr:SI D#9)) -1
     (nil))
(insn 81 80 82 6 (parallel [
            (set (reg:DI 6 bp [orig:92 ivtmp.138 ] [92])
                (plus:DI (reg:DI 6 bp [orig:92 ivtmp.138 ] [92])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 82 81 83 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 6 bp [orig:92 ivtmp.138 ] [92])
            (reg:DI 43 r14 [orig:77 D.26059 ] [77]))) tiles.cpp:94 8 {*cmpdi_1}
     (nil))
(jump_insn 83 82 89 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 85)
            (pc))) tiles.cpp:94 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9524 [0x2534])
            (nil)))
 -> 85)
;;  succ:       6 [95.2%]  (DFS_BACK,CAN_FALLTHRU)
;;              7 [4.8%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; basic block 7, loop depth 0, count 0, freq 45, maybe hot
;;  prev block 6, next block 8, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       6 [4.8%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 41 [r12]
;; lr  use 	 3 [bx] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 7 [sp] 41 [r12]
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di]
;; live  kill	 17 [flags]
(note 89 83 90 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 90 89 91 7 (set (reg:DI 1 dx [orig:134 D.26059 ] [134])
        (sign_extend:DI (reg/v:SI 3 bx [orig:112 num_floats ] [112]))) tiles.cpp:96 149 {*extendsidi2_rex64}
     (nil))
(insn 91 90 261 7 (parallel [
            (set (reg:DI 1 dx [orig:135 D.26059 ] [135])
                (ashift:DI (reg:DI 1 dx [orig:134 D.26059 ] [134])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:96 513 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 261 91 286 7 (set (reg/f:DI 5 di [163])
        (plus:DI (reg/f:DI 7 sp)
            (const_int 112 [0x70]))) 267 {*leadi}
     (nil))
(insn 286 261 98 7 (parallel [
            (set (reg:DI 4 si)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) 81 {*movdi_xor}
     (nil))
(call_insn 98 286 55 7 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("memset") [flags 0x41]  <function_decl 0x2b67b90e9600 memset>) [0 memset S1 A8])
            (const_int 0 [0]))) 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:DI 0 ax)
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (nil)))))
;;  succ:       8 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 3 [bx] 7 [sp] 41 [r12]
;; live  out 	 3 [bx] 7 [sp] 41 [r12]

;; basic block 8, loop depth 0, count 0, freq 47, maybe hot
;;  prev block 7, next block 9, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [4.8%]  (CAN_FALLTHRU)
;;              7 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 41 [r12]
;; lr  use 	 7 [sp] 41 [r12]
;; lr  def 	 17 [flags]
;; live  in  	 3 [bx] 7 [sp] 41 [r12]
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 55 98 56 8 53 "" [1 uses])
(note 56 55 57 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 57 56 58 8 (var_location:SI j (const_int 0 [0])) -1
     (nil))
(insn 58 57 59 8 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 41 r12 [orig:109 num_tilings ] [109])
            (const_int 0 [0]))) tiles.cpp:100 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 59 58 104 8 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 179)
            (pc))) tiles.cpp:100 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 179)
;;  succ:       9 [91.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              18 [9.0%]  (CAN_FALLTHRU)
;; lr  out 	 3 [bx] 7 [sp] 41 [r12]
;; live  out 	 3 [bx] 7 [sp] 41 [r12]

;; basic block 9, loop depth 0, count 0, freq 43, maybe hot
;;  prev block 8, next block 10, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       8 [91.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 41 [r12]
;; lr  use 	 3 [bx] 7 [sp]
;; lr  def 	 0 [ax] 6 [bp] 17 [flags] 42 [r13] 43 [r14] 44 [r15]
;; live  in  	 3 [bx] 7 [sp] 41 [r12]
;; live  gen 	 0 [ax] 6 [bp] 42 [r13] 43 [r14] 44 [r15]
;; live  kill	 17 [flags]
(note 104 59 105 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 105 104 106 9 (set (reg:DI 6 bp [orig:91 ivtmp.132 ] [91])
        (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 24 [0x18])) [0 %sfp+-8 S8 A64])) 87 {*movdi_internal_rex64}
     (nil))
(note 106 105 107 9 NOTE_INSN_DELETED)
(insn 107 106 108 9 (set (reg:DI 0 ax [orig:142 D.26059 ] [142])
        (zero_extend:DI (plus:SI (reg/v:SI 3 bx [orig:112 num_floats ] [112])
                (const_int -1 [0xffffffffffffffff])))) 267 {*leadi}
     (nil))
(note 108 107 109 9 NOTE_INSN_DELETED)
(insn 109 108 285 9 (set (reg:DI 43 r14 [orig:71 D.26059 ] [71])
        (plus:DI (mult:DI (reg:DI 0 ax [orig:142 D.26059 ] [142])
                (const_int 4 [0x4]))
            (const_int 4 [0x4]))) 267 {*leadi}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:142 D.26059 ] [142])
        (nil)))
(insn 285 109 193 9 (parallel [
            (set (reg:DI 44 r15 [orig:95 j ] [95])
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:100 81 {*movdi_xor}
     (nil))
(insn 193 285 166 9 (set (reg/f:DI 42 r13 [162])
        (plus:DI (reg/f:DI 7 sp)
            (const_int 192 [0xc0]))) 267 {*leadi}
     (expr_list:REG_EQUIV (plus:DI (reg/f:DI 20 frame)
            (const_int -176 [0xffffffffffffff50]))
        (nil)))
;;  succ:       10 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; basic block 10, loop depth 0, count 0, freq 476, maybe hot
;;  prev block 9, next block 11, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       17 [91.0%]  (DFS_BACK,CAN_FALLTHRU)
;;              9 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 3 [bx] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 166 193 167 10 59 "" [1 uses])
(note 167 166 168 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 168 167 169 10 (var_location:SI j (reg/v:SI 44 r15 [orig:95 j ] [95])) -1
     (nil))
(debug_insn 169 168 171 10 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(insn 171 169 172 10 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 3 bx [orig:112 num_floats ] [112])
            (const_int 0 [0]))) tiles.cpp:103 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 172 171 173 10 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 185)
            (pc))) tiles.cpp:103 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 476 [0x1dc])
            (nil)))
 -> 185)
;;  succ:       11 [95.2%]  (FALLTHRU,CAN_FALLTHRU)
;;              19 [4.8%]  (CAN_FALLTHRU)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; basic block 11, loop depth 0, count 0, freq 453, maybe hot
;;  prev block 10, next block 12, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       10 [95.2%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp]
;; lr  def 	 2 [cx] 5 [di] 17 [flags] 38 [r9] 40 [r11]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 2 [cx] 5 [di] 38 [r9] 40 [r11]
;; live  kill	 17 [flags]
(note 173 172 13 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 13 173 283 11 (set (reg:SI 38 r9 [orig:72 ivtmp.127 ] [72])
        (const_int 1 [0x1])) tiles.cpp:103 89 {*movsi_internal}
     (nil))
(insn 283 13 194 11 (parallel [
            (set (reg:DI 2 cx [orig:63 ivtmp.121 ] [63])
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:103 81 {*movdi_xor}
     (nil))
(insn 194 283 195 11 (set (reg/f:DI 40 r11 [164])
        (plus:DI (reg/f:DI 7 sp)
            (const_int 32 [0x20]))) 267 {*leadi}
     (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -336 [0xfffffffffffffeb0]))
        (nil)))
(insn 195 194 288 11 (set (reg/f:DI 5 di [163])
        (plus:DI (reg/f:DI 7 sp)
            (const_int 112 [0x70]))) 267 {*leadi}
     (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -256 [0xffffffffffffff00]))
        (nil)))
(jump_insn 288 195 289 11 (set (pc)
        (label_ref 174)) -1
     (nil)
 -> 174)
;;  succ:       14 [100.0%]  (CAN_FALLTHRU)
;; lr  out 	 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

(barrier 289 288 291)
;; basic block 12, loop depth 0, count 0, freq 4762, maybe hot
;;  prev block 11, next block 13, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       14 [50.0%]  (CAN_FALLTHRU)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(7){ }}
;; lr  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 4 [si] 7 [sp] 37 [r8] 41 [r12]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags] 37 [r8]
;; live  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 1 [dx] 37 [r8]
;; live  kill	 17 [flags]
(code_label 291 289 121 12 68 "" [1 uses])
(note 121 291 250 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 250 121 122 12 (set (reg:SI 0 ax [orig:146 D.26056 ] [146])
        (reg:SI 37 r8 [orig:78 D.26056 ] [78])) tiles.cpp:107 89 {*movsi_internal}
     (nil))
(insn 122 250 259 12 (parallel [
            (set (reg:SI 0 ax [orig:146 D.26056 ] [146])
                (minus:SI (reg:SI 0 ax [orig:146 D.26056 ] [146])
                    (reg:SI 4 si [orig:79 D.26056 ] [79])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:107 309 {*subsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 259 122 260 12 (parallel [
            (set (reg:SI 1 dx [orig:148 D.26056 ] [148])
                (ashiftrt:SI (reg:SI 0 ax [orig:146 D.26056 ] [146])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:107 539 {ashrsi3_cvt}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 260 259 124 12 (parallel [
            (set (reg:SI 0 ax [149])
                (div:SI (reg:SI 0 ax [orig:146 D.26056 ] [146])
                    (reg/v:SI 41 r12 [orig:109 num_tilings ] [109])))
            (set (reg:SI 1 dx [orig:148 D.26056 ] [148])
                (mod:SI (reg:SI 0 ax [orig:146 D.26056 ] [146])
                    (reg/v:SI 41 r12 [orig:109 num_tilings ] [109])))
            (use (reg:SI 1 dx [orig:148 D.26056 ] [148]))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:107 369 {*divmodsi4_noext}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_UNUSED (reg:SI 0 ax [149])
            (nil))))
(insn 124 260 135 12 (parallel [
            (set (reg:SI 37 r8 [orig:82 D.26056 ] [82])
                (minus:SI (reg:SI 37 r8 [orig:78 D.26056 ] [78])
                    (reg:SI 1 dx [orig:148 D.26056 ] [148])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:107 309 {*subsi_1}
     (expr_list:REG_DEAD (reg:SI 1 dx [orig:148 D.26056 ] [148])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;  succ:       13 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; basic block 13, loop depth 0, count 0, freq 9524, maybe hot
;;  prev block 12, next block 14, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       12 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              15 [100.0%]  (CAN_FALLTHRU)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(7){ }}
;; lr  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9] 42 [r13] 43 [r14]
;; lr  def 	 2 [cx] 4 [si] 17 [flags] 38 [r9]
;; live  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 2 [cx] 4 [si] 17 [flags] 38 [r9]
;; live  kill	 17 [flags]
(code_label 135 124 136 13 61 "" [1 uses])
(note 136 135 138 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 138 136 140 13 (set (mem:SI (plus:DI (reg/f:DI 42 r13 [162])
                (reg:DI 2 cx [orig:63 ivtmp.121 ] [63])) [0 MEM[symbol: coordinates, index: ivtmp.121_15, offset: 0B]+0 S4 A32])
        (reg:SI 37 r8 [orig:82 D.26056 ] [82])) 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 37 r8 [orig:82 D.26056 ] [82])
        (nil)))
(insn 140 138 141 13 (parallel [
            (set (reg:SI 4 si [159])
                (plus:SI (reg:SI 4 si [orig:79 D.26056 ] [79])
                    (reg:SI 38 r9 [orig:72 ivtmp.127 ] [72])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:112 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_EQUIV (mem:SI (plus:DI (reg/f:DI 5 di [163])
                    (reg:DI 2 cx [orig:63 ivtmp.121 ] [63])) [0 MEM[symbol: base, index: ivtmp.121_15, offset: 0B]+0 S4 A32])
            (nil))))
(insn 141 140 143 13 (set (mem:SI (plus:DI (reg/f:DI 5 di [163])
                (reg:DI 2 cx [orig:63 ivtmp.121 ] [63])) [0 MEM[symbol: base, index: ivtmp.121_15, offset: 0B]+0 S4 A32])
        (reg:SI 4 si [159])) tiles.cpp:112 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [159])
        (nil)))
(debug_insn 143 141 144 13 (var_location:SI i (debug_expr:SI D#8)) -1
     (nil))
(insn 144 143 145 13 (parallel [
            (set (reg:DI 2 cx [orig:63 ivtmp.121 ] [63])
                (plus:DI (reg:DI 2 cx [orig:63 ivtmp.121 ] [63])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 145 144 147 13 (parallel [
            (set (reg:SI 38 r9 [orig:72 ivtmp.127 ] [72])
                (plus:SI (reg:SI 38 r9 [orig:72 ivtmp.127 ] [72])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 147 145 148 13 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 2 cx [orig:63 ivtmp.121 ] [63])
            (reg:DI 43 r14 [orig:71 D.26059 ] [71]))) tiles.cpp:103 8 {*cmpdi_1}
     (nil))
(jump_insn 148 147 174 13 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 290)
            (pc))) tiles.cpp:103 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 476 [0x1dc])
            (nil)))
 -> 290)
;;  succ:       14 [95.2%]  (FALLTHRU,DFS_BACK,CAN_FALLTHRU)
;;              16 [4.8%]  (CAN_FALLTHRU,LOOP_EXIT)
;; lr  out 	 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; basic block 14, loop depth 0, count 0, freq 9524, maybe hot
;;  prev block 13, next block 15, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       13 [95.2%]  (FALLTHRU,DFS_BACK,CAN_FALLTHRU)
;;              11 [100.0%]  (CAN_FALLTHRU)
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(7){ }}
;; lr  in  	 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 2 [cx] 5 [di] 7 [sp] 40 [r11]
;; lr  def 	 4 [si] 17 [flags] 37 [r8]
;; live  in  	 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 4 [si] 17 [flags] 37 [r8]
;; live  kill	
(code_label 174 148 113 14 64 "" [1 uses])
(note 113 174 114 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 114 113 116 14 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(insn 116 114 118 14 (set (reg:SI 37 r8 [orig:78 D.26056 ] [78])
        (mem:SI (plus:DI (reg/f:DI 40 r11 [164])
                (reg:DI 2 cx [orig:63 ivtmp.121 ] [63])) [0 MEM[symbol: qstate, index: ivtmp.121_15, offset: 0B]+0 S4 A32])) tiles.cpp:106 89 {*movsi_internal}
     (nil))
(insn 118 116 119 14 (set (reg:SI 4 si [orig:79 D.26056 ] [79])
        (mem:SI (plus:DI (reg/f:DI 5 di [163])
                (reg:DI 2 cx [orig:63 ivtmp.121 ] [63])) [0 MEM[symbol: base, index: ivtmp.121_15, offset: 0B]+0 S4 A32])) tiles.cpp:106 89 {*movsi_internal}
     (nil))
(insn 119 118 120 14 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 37 r8 [orig:78 D.26056 ] [78])
            (reg:SI 4 si [orig:79 D.26056 ] [79]))) tiles.cpp:106 7 {*cmpsi_1}
     (nil))
(jump_insn 120 119 128 14 (set (pc)
        (if_then_else (ge (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 291)
            (pc))) tiles.cpp:106 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 291)
;;  succ:       12 [50.0%]  (CAN_FALLTHRU)
;;              15 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; basic block 15, loop depth 0, count 0, freq 4762, maybe hot
;;  prev block 14, next block 16, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       14 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(7){ }}
;; lr  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 4 [si] 7 [sp] 37 [r8] 41 [r12]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags] 37 [r8]
;; live  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 1 [dx] 37 [r8]
;; live  kill	 17 [flags]
(note 128 120 129 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(note 129 128 252 15 NOTE_INSN_DELETED)
(insn 252 129 130 15 (set (reg:SI 0 ax [orig:151 D.26056 ] [151])
        (reg:SI 4 si [orig:79 D.26056 ] [79])) tiles.cpp:109 89 {*movsi_internal}
     (nil))
(insn 130 252 131 15 (parallel [
            (set (reg:SI 0 ax [orig:151 D.26056 ] [151])
                (minus:SI (reg:SI 0 ax [orig:151 D.26056 ] [151])
                    (reg:SI 37 r8 [orig:78 D.26056 ] [78])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:109 309 {*subsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 131 130 257 15 (parallel [
            (set (reg:SI 0 ax [orig:152 D.26056 ] [152])
                (plus:SI (reg:SI 0 ax [orig:151 D.26056 ] [151])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:109 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 257 131 258 15 (parallel [
            (set (reg:SI 1 dx [orig:154 D.26056 ] [154])
                (ashiftrt:SI (reg:SI 0 ax [orig:152 D.26056 ] [152])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:109 539 {ashrsi3_cvt}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 258 257 133 15 (parallel [
            (set (reg:SI 0 ax [155])
                (div:SI (reg:SI 0 ax [orig:152 D.26056 ] [152])
                    (reg/v:SI 41 r12 [orig:109 num_tilings ] [109])))
            (set (reg:SI 1 dx [orig:154 D.26056 ] [154])
                (mod:SI (reg:SI 0 ax [orig:152 D.26056 ] [152])
                    (reg/v:SI 41 r12 [orig:109 num_tilings ] [109])))
            (use (reg:SI 1 dx [orig:154 D.26056 ] [154]))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:109 369 {*divmodsi4_noext}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_UNUSED (reg:SI 0 ax [155])
            (nil))))
(insn 133 258 134 15 (set (reg:SI 37 r8 [orig:82 D.26056 ] [82])
        (plus:SI (plus:SI (reg:SI 37 r8 [orig:78 D.26056 ] [78])
                (reg:SI 1 dx [orig:154 D.26056 ] [154]))
            (const_int 1 [0x1]))) tiles.cpp:109 266 {*leasi}
     (expr_list:REG_DEAD (reg:SI 1 dx [orig:154 D.26056 ] [154])
        (nil)))
(insn 134 133 292 15 (parallel [
            (set (reg:SI 37 r8 [orig:82 D.26056 ] [82])
                (minus:SI (reg:SI 37 r8 [orig:82 D.26056 ] [82])
                    (reg/v:SI 41 r12 [orig:109 num_tilings ] [109])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:109 309 {*subsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(jump_insn 292 134 293 15 (set (pc)
        (label_ref 135)) -1
     (nil)
 -> 135)
;;  succ:       13 [100.0%]  (CAN_FALLTHRU)
;; lr  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

(barrier 293 292 290)
;; basic block 16, loop depth 0, count 0, freq 453, maybe hot
;;  prev block 15, next block 17, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       13 [4.8%]  (CAN_FALLTHRU,LOOP_EXIT)
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 3 [bx] 7 [sp]
;; lr  def 	 0 [ax]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax]
;; live  kill	
(code_label 290 293 181 16 67 "" [1 uses])
(note 181 290 15 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 15 181 170 16 (set (reg:DI 0 ax)
        (sign_extend:DI (reg/v:SI 3 bx [orig:112 num_floats ] [112]))) 149 {*extendsidi2_rex64}
     (nil))
;;  succ:       17 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; basic block 17, loop depth 0, count 0, freq 476, maybe hot
;;  prev block 16, next block 18, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       16 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              19 [100.0%]  (CAN_FALLTHRU)
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 44 [r15]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 44 [r15] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 6 [bp] 17 [flags] 44 [r15]
;; live  kill	 17 [flags]
(code_label 170 15 149 17 63 "" [1 uses])
(note 149 170 151 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 151 149 153 17 (set (mem/j:SI (plus:DI (plus:DI (mult:DI (reg:DI 0 ax [orig:160 num_floats ] [160])
                        (const_int 4 [0x4]))
                    (reg/f:DI 7 sp))
                (const_int 192 [0xc0])) [0 coordinates S4 A32])
        (reg/v:SI 44 r15 [orig:95 j ] [95])) tiles.cpp:115 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:160 num_floats ] [160])
        (nil)))
(insn 153 151 154 17 (set (reg:DI 1 dx)
        (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 16 [0x10])) [0 %sfp+-16 S8 A64])) tiles.cpp:117 87 {*movdi_internal_rex64}
     (nil))
(insn 154 153 155 17 (set (reg:SI 4 si)
        (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 12 [0xc])) [0 %sfp+-20 S4 A32])) tiles.cpp:117 89 {*movsi_internal}
     (nil))
(insn 155 154 156 17 (set (reg:DI 5 di)
        (reg/f:DI 42 r13 [162])) tiles.cpp:117 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -176 [0xffffffffffffff50]))
        (nil)))
(call_insn 156 155 158 17 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z4hashPiiP15collision_table") [flags 0x1]  <function_decl 0x2b67b8f25800 hash>) [0 hash S1 A8])
            (const_int 0 [0]))) tiles.cpp:117 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (nil))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (nil)))))
(insn 158 156 159 17 (set (mem:SI (reg:DI 6 bp [orig:91 ivtmp.132 ] [91]) [0 MEM[base: _31, offset: 0B]+0 S4 A32])
        (reg:SI 0 ax [orig:94 D.26056 ] [94])) tiles.cpp:117 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:94 D.26056 ] [94])
        (nil)))
(insn 159 158 161 17 (parallel [
            (set (reg/v:SI 44 r15 [orig:95 j ] [95])
                (plus:SI (reg/v:SI 44 r15 [orig:95 j ] [95])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:100 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(debug_insn 161 159 162 17 (var_location:SI j (reg/v:SI 44 r15 [orig:95 j ] [95])) -1
     (nil))
(insn 162 161 163 17 (parallel [
            (set (reg:DI 6 bp [orig:91 ivtmp.132 ] [91])
                (plus:DI (reg:DI 6 bp [orig:91 ivtmp.132 ] [91])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 163 162 164 17 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 44 r15 [orig:95 j ] [95])
            (reg/v:SI 41 r12 [orig:109 num_tilings ] [109]))) tiles.cpp:100 7 {*cmpsi_1}
     (nil))
(jump_insn 164 163 179 17 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 166)
            (pc))) tiles.cpp:100 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 166)
;;  succ:       10 [91.0%]  (DFS_BACK,CAN_FALLTHRU)
;;              18 [9.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; basic block 18, loop depth 0, count 0, freq 47, maybe hot
;;  prev block 17, next block 19, flags: (REACHABLE, RTL)
;;  pred:       17 [9.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
;;              8 [9.0%]  (CAN_FALLTHRU)
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(7){ }}
;; lr  in  	 7 [sp]
;; lr  use 	 7 [sp]
;; lr  def 	 3 [bx] 6 [bp] 7 [sp] 17 [flags] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  in  	 7 [sp]
;; live  gen 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  kill	 17 [flags]
(code_label 179 164 180 18 50 "" [1 uses])
(note 180 179 273 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(note 273 180 274 18 NOTE_INSN_EPILOGUE_BEG)
(insn/f 274 273 275 18 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 376 [0x178])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) tiles.cpp:120 951 {pro_epilogue_adjust_stack_di_add}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 376 [0x178])))
            (nil))))
(insn/f 275 274 276 18 (set (reg:DI 3 bx)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) tiles.cpp:120 77 {*popdi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
            (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])))
        (nil)))
(insn/f 276 275 277 18 (set (reg:DI 6 bp)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) tiles.cpp:120 77 {*popdi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
            (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])))
        (nil)))
(insn/f 277 276 278 18 (set (reg:DI 41 r12)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) tiles.cpp:120 77 {*popdi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
            (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])))
        (nil)))
(insn/f 278 277 279 18 (set (reg:DI 42 r13)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) tiles.cpp:120 77 {*popdi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
            (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])))
        (nil)))
(insn/f 279 278 280 18 (set (reg:DI 43 r14)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) tiles.cpp:120 77 {*popdi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
            (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])))
        (nil)))
(insn/f 280 279 281 18 (set (reg:DI 44 r15)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) tiles.cpp:120 77 {*popdi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
            (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])))
        (nil)))
(jump_insn 281 280 282 18 (simple_return) tiles.cpp:120 672 {simple_return_internal}
     (nil)
 -> simple_return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

(barrier 282 281 185)
;; basic block 19, loop depth 0, count 0, freq 23, maybe hot
;;  prev block 18, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       10 [4.8%]  (CAN_FALLTHRU)
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax]
;; live  kill	 17 [flags]
(code_label 185 282 184 19 65 "" [1 uses])
(note 184 185 284 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 284 184 294 19 (parallel [
            (set (reg:DI 0 ax)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:103 81 {*movdi_xor}
     (nil))
(jump_insn 294 284 295 19 (set (pc)
        (label_ref 170)) -1
     (nil)
 -> 170)
;;  succ:       17 [100.0%]  (CAN_FALLTHRU)
;; lr  out 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

(barrier 295 294 0)

;; Function void collision_table::reset() (_ZN15collision_table5resetEv, funcdef_no=1065, decl_uid=23655, cgraph_uid=309)



try_optimize_cfg iteration 1

Redirecting fallthru edge 4->5 to 3
deleting insn with uid = 46.
deleting insn with uid = 45.
deleting block 5


try_optimize_cfg iteration 2



try_optimize_cfg iteration 1

rescanning insn with uid = 11.
deleting insn with uid = 11.
rescanning insn with uid = 11.
deleting insn with uid = 11.
rescanning insn with uid = 33.
deleting insn with uid = 33.
rescanning insn with uid = 33.
deleting insn with uid = 33.
STC - round 1
Getting bb 2
Basic block 2 was visited in trace 0
Block 4 can't be copied because its size = 28.
  Possible start of this round: 3 (key: -900)
Basic block 4 was visited in trace 0
Block 4 can't be copied because its size = 28.
Changing key for bb 3 from -900 to -1082800.
Getting bb 3
Basic block 3 was visited in trace 1
STC - round 2
STC - round 3
STC - round 4
Trace 1 (round 1):  2 [900] 4 [9100]
Trace 2 (round 1):  3 [900]
Connection: 4 3
Final order:
2 4 3 
Reordered sequence:
 2 bb 2  [900]
 3 bb 4  [9100]
 4 bb 3  [900]

5 basic blocks, 6 edges.
basic block 0, loop depth 0, count 0, freq 900, maybe hot
 prev block (nil), next block 2, flags: (RTL)
 pred:      
;; bb 0 artificial_defs: { d2(0){ }d5(1){ }d8(2){ }d9(4){ }d10(5){ }d11(7){ }d16(21){ }d17(22){ }d18(23){ }d19(24){ }d20(25){ }d21(26){ }d22(27){ }d23(28){ }d24(37){ }d25(38){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  kill	

;; lr  out 	 5 [di] 7 [sp]
;; live  out 	 5 [di] 7 [sp]

 succ:       2 [100.0%]  (FALLTHRU)

basic block 2, loop depth 0, count 0, freq 900, maybe hot
 prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
 pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(7){ }}
;; lr  in  	 5 [di] 7 [sp]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
;; live  in  	 5 [di] 7 [sp]
;; live  gen 	 0 [ax] 1 [dx] 17 [flags]
;; live  kill	 17 [flags]

(note 6 0 48 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 48 6 3 2 NOTE_INSN_PROLOGUE_END)
(note 3 48 9 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 9 3 4 2 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(insn 4 9 53 2 (set (reg:DI 1 dx [orig:63 ivtmp.147 ] [63])
        (const_int 1 [0x1])) tiles.cpp:202 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
(insn 53 4 10 2 (parallel [
            (set (reg:DI 0 ax [orig:65 ivtmp.146 ] [65])
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:202 81 {*movdi_xor}
     (nil))
(insn 10 53 11 2 (set (reg:CCNO 17 flags)
        (compare:CCNO (mem/j:DI (reg/f:DI 5 di [orig:66 this ] [66]) [0 this_5(D)->m+0 S8 A64])
            (const_int 0 [0]))) tiles.cpp:202 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 11 10 31 2 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 41)
            (pc))) tiles.cpp:202 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 41)
;; lr  out 	 0 [ax] 1 [dx] 5 [di] 7 [sp]
;; live  out 	 0 [ax] 1 [dx] 5 [di] 7 [sp]

 succ:       3 [91.0%]  (CAN_FALLTHRU)
             4 [9.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 3, loop depth 0, count 0, freq 9100, maybe hot
 prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
 pred:       2 [91.0%]  (CAN_FALLTHRU)
             3 [91.0%]  (DFS_BACK,CAN_FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 5 [di] 7 [sp]
;; lr  use 	 0 [ax] 1 [dx] 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 17 [flags]
;; live  in  	 0 [ax] 1 [dx] 5 [di] 7 [sp]
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 17 [flags]
;; live  kill	 17 [flags]

(code_label 41 49 40 3 73 "" [2 uses])
(note 40 41 21 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 21 40 22 3 (var_location:SI i (plus:SI (reg:SI 1 dx [orig:63 ivtmp.147 ] [63])
        (const_int -1 [0xffffffffffffffff]))) -1
     (nil))
(insn 22 21 24 3 (set (reg/f:DI 2 cx [orig:67 this_5(D)->data ] [67])
        (mem/f/j:DI (plus:DI (reg/f:DI 5 di [orig:66 this ] [66])
                (const_int 8 [0x8])) [0 this_5(D)->data+0 S8 A64])) tiles.cpp:202 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUIV (mem/f/j:DI (plus:DI (reg/f:DI 5 di [orig:66 this ] [66])
                (const_int 8 [0x8])) [0 this_5(D)->data+0 S8 A64])
        (nil)))
(insn 24 22 25 3 (set (mem:DI (plus:DI (reg/f:DI 2 cx [orig:67 this_5(D)->data ] [67])
                (reg:DI 0 ax [orig:65 ivtmp.146 ] [65])) [0 *_10+0 S8 A64])
        (const_int -1 [0xffffffffffffffff])) tiles.cpp:202 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 2 cx [orig:67 this_5(D)->data ] [67])
        (nil)))
(debug_insn 25 24 27 3 (var_location:SI D#10 (reg:SI 1 dx [orig:63 ivtmp.147 ] [63])) -1
     (nil))
(debug_insn 27 25 28 3 (var_location:SI i (debug_expr:SI D#10)) -1
     (nil))
(insn 28 27 29 3 (set (reg:DI 2 cx [orig:59 D.26075 ] [59])
        (reg:DI 1 dx [orig:63 ivtmp.147 ] [63])) tiles.cpp:202 87 {*movdi_internal_rex64}
     (nil))
(insn 29 28 30 3 (parallel [
            (set (reg:DI 0 ax [orig:65 ivtmp.146 ] [65])
                (plus:DI (reg:DI 0 ax [orig:65 ivtmp.146 ] [65])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 30 29 32 3 (parallel [
            (set (reg:DI 1 dx [orig:63 ivtmp.147 ] [63])
                (plus:DI (reg:DI 1 dx [orig:63 ivtmp.147 ] [63])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 32 30 33 3 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:DI 2 cx [orig:59 D.26075 ] [59])
            (mem/j:DI (reg/f:DI 5 di [orig:66 this ] [66]) [0 this_5(D)->m+0 S8 A64]))) tiles.cpp:202 8 {*cmpdi_1}
     (expr_list:REG_DEAD (reg:DI 2 cx [orig:59 D.26075 ] [59])
        (nil)))
(jump_insn 33 32 0 3 (set (pc)
        (if_then_else (lt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 41)
            (pc))) tiles.cpp:202 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 41)
;; lr  out 	 0 [ax] 1 [dx] 5 [di] 7 [sp]
;; live  out 	 0 [ax] 1 [dx] 5 [di] 7 [sp]

 succ:       3 [91.0%]  (DFS_BACK,CAN_FALLTHRU)
             4 [9.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)

basic block 4, loop depth 0, count 0, freq 900, maybe hot
 prev block 3, next block 1, flags: (REACHABLE, RTL)
 pred:       2 [9.0%]  (FALLTHRU,CAN_FALLTHRU)
             3 [9.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(7){ }}
;; lr  in  	 5 [di] 7 [sp]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	
;; live  in  	 5 [di] 7 [sp]
;; live  gen 	
;; live  kill	

(code_label 31 11 12 4 71 "" [0 uses])
(note 12 31 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (mem/j:DI (plus:DI (reg/f:DI 5 di [orig:66 this ] [66])
                (const_int 24 [0x18])) [0 this_5(D)->calls+0 S8 A64])
        (const_int 0 [0])) tiles.cpp:203 87 {*movdi_internal_rex64}
     (nil))
(insn 14 13 15 4 (set (mem/j:DI (plus:DI (reg/f:DI 5 di [orig:66 this ] [66])
                (const_int 32 [0x20])) [0 this_5(D)->clearhits+0 S8 A64])
        (const_int 0 [0])) tiles.cpp:204 87 {*movdi_internal_rex64}
     (nil))
(insn 15 14 49 4 (set (mem/j:DI (plus:DI (reg/f:DI 5 di [orig:66 this ] [66])
                (const_int 40 [0x28])) [0 this_5(D)->collisions+0 S8 A64])
        (const_int 0 [0])) tiles.cpp:205 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 5 di [orig:66 this ] [66])
        (nil)))
(jump_insn 49 15 41 4 (simple_return) 672 {simple_return_internal}
     (nil)
 -> simple_return)
;; lr  out 	 7 [sp]
;; live  out 	 7 [sp]

 succ:       EXIT [100.0%] 

basic block 1, loop depth 0, count 0, freq 900, maybe hot
 prev block 4, next block (nil), flags: (REACHABLE, RTL)
 pred:       4 [100.0%] 
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(7){ }}
;; lr  in  	 7 [sp]
;; lr  use 	 7 [sp]
;; lr  def 	
;; live  in  	 7 [sp]
;; live  gen 	
;; live  kill	

;; lr  out 	
;; live  out 	

 succ:      




try_optimize_cfg iteration 1

rescanning insn with uid = 11.
deleting insn with uid = 11.
Reordered sequence:
 2 bb 2  [900]
 3 bb 3  [9100]
 4 bb 4  [900]


void collision_table::reset()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp]
;;  regular block artificial uses 	 7 [sp]
;;  eh block artificial uses 	 7 [sp] 16 [argp]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 7 [sp]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 5[di] 17[flags]
;;  ref usage 	r0={3d,2u} r1={3d,4u} r2={3d,2u} r4={1d} r5={1d,6u,1e} r7={1d,4u} r17={5d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} 
;;    total ref usage 48{27d,20u,1e} in 19{19 regular + 0 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(7){ }}
;; lr  in  	 5 [di] 7 [sp]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
;; live  in  	 5 [di] 7 [sp]
;; live  gen 	 0 [ax] 1 [dx] 17 [flags]
;; live  kill	 17 [flags]
(note 6 1 48 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 48 6 3 2 NOTE_INSN_PROLOGUE_END)
(note 3 48 9 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 9 3 4 2 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(insn 4 9 53 2 (set (reg:DI 1 dx [orig:63 ivtmp.147 ] [63])
        (const_int 1 [0x1])) tiles.cpp:202 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
(insn 53 4 10 2 (parallel [
            (set (reg:DI 0 ax [orig:65 ivtmp.146 ] [65])
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:202 81 {*movdi_xor}
     (nil))
(insn 10 53 11 2 (set (reg:CCNO 17 flags)
        (compare:CCNO (mem/j:DI (reg/f:DI 5 di [orig:66 this ] [66]) [0 this_5(D)->m+0 S8 A64])
            (const_int 0 [0]))) tiles.cpp:202 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 11 10 41 2 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 31)
            (pc))) tiles.cpp:202 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 31)
;;  succ:       3 [91.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              4 [9.0%]  (CAN_FALLTHRU)
;; lr  out 	 0 [ax] 1 [dx] 5 [di] 7 [sp]
;; live  out 	 0 [ax] 1 [dx] 5 [di] 7 [sp]

;; basic block 3, loop depth 0, count 0, freq 9100, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [91.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              3 [91.0%]  (DFS_BACK,CAN_FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 5 [di] 7 [sp]
;; lr  use 	 0 [ax] 1 [dx] 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 17 [flags]
;; live  in  	 0 [ax] 1 [dx] 5 [di] 7 [sp]
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 17 [flags]
;; live  kill	 17 [flags]
(code_label 41 11 40 3 73 "" [1 uses])
(note 40 41 21 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 21 40 22 3 (var_location:SI i (plus:SI (reg:SI 1 dx [orig:63 ivtmp.147 ] [63])
        (const_int -1 [0xffffffffffffffff]))) -1
     (nil))
(insn 22 21 24 3 (set (reg/f:DI 2 cx [orig:67 this_5(D)->data ] [67])
        (mem/f/j:DI (plus:DI (reg/f:DI 5 di [orig:66 this ] [66])
                (const_int 8 [0x8])) [0 this_5(D)->data+0 S8 A64])) tiles.cpp:202 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUIV (mem/f/j:DI (plus:DI (reg/f:DI 5 di [orig:66 this ] [66])
                (const_int 8 [0x8])) [0 this_5(D)->data+0 S8 A64])
        (nil)))
(insn 24 22 25 3 (set (mem:DI (plus:DI (reg/f:DI 2 cx [orig:67 this_5(D)->data ] [67])
                (reg:DI 0 ax [orig:65 ivtmp.146 ] [65])) [0 *_10+0 S8 A64])
        (const_int -1 [0xffffffffffffffff])) tiles.cpp:202 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 2 cx [orig:67 this_5(D)->data ] [67])
        (nil)))
(debug_insn 25 24 27 3 (var_location:SI D#10 (reg:SI 1 dx [orig:63 ivtmp.147 ] [63])) -1
     (nil))
(debug_insn 27 25 28 3 (var_location:SI i (debug_expr:SI D#10)) -1
     (nil))
(insn 28 27 29 3 (set (reg:DI 2 cx [orig:59 D.26075 ] [59])
        (reg:DI 1 dx [orig:63 ivtmp.147 ] [63])) tiles.cpp:202 87 {*movdi_internal_rex64}
     (nil))
(insn 29 28 30 3 (parallel [
            (set (reg:DI 0 ax [orig:65 ivtmp.146 ] [65])
                (plus:DI (reg:DI 0 ax [orig:65 ivtmp.146 ] [65])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 30 29 32 3 (parallel [
            (set (reg:DI 1 dx [orig:63 ivtmp.147 ] [63])
                (plus:DI (reg:DI 1 dx [orig:63 ivtmp.147 ] [63])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 32 30 33 3 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:DI 2 cx [orig:59 D.26075 ] [59])
            (mem/j:DI (reg/f:DI 5 di [orig:66 this ] [66]) [0 this_5(D)->m+0 S8 A64]))) tiles.cpp:202 8 {*cmpdi_1}
     (expr_list:REG_DEAD (reg:DI 2 cx [orig:59 D.26075 ] [59])
        (nil)))
(jump_insn 33 32 31 3 (set (pc)
        (if_then_else (lt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 41)
            (pc))) tiles.cpp:202 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 41)
;;  succ:       3 [91.0%]  (DFS_BACK,CAN_FALLTHRU)
;;              4 [9.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
;; lr  out 	 0 [ax] 1 [dx] 5 [di] 7 [sp]
;; live  out 	 0 [ax] 1 [dx] 5 [di] 7 [sp]

;; basic block 4, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 3, next block 1, flags: (REACHABLE, RTL)
;;  pred:       2 [9.0%]  (CAN_FALLTHRU)
;;              3 [9.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(7){ }}
;; lr  in  	 5 [di] 7 [sp]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	
;; live  in  	 5 [di] 7 [sp]
;; live  gen 	
;; live  kill	
(code_label 31 33 12 4 71 "" [1 uses])
(note 12 31 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (mem/j:DI (plus:DI (reg/f:DI 5 di [orig:66 this ] [66])
                (const_int 24 [0x18])) [0 this_5(D)->calls+0 S8 A64])
        (const_int 0 [0])) tiles.cpp:203 87 {*movdi_internal_rex64}
     (nil))
(insn 14 13 15 4 (set (mem/j:DI (plus:DI (reg/f:DI 5 di [orig:66 this ] [66])
                (const_int 32 [0x20])) [0 this_5(D)->clearhits+0 S8 A64])
        (const_int 0 [0])) tiles.cpp:204 87 {*movdi_internal_rex64}
     (nil))
(insn 15 14 49 4 (set (mem/j:DI (plus:DI (reg/f:DI 5 di [orig:66 this ] [66])
                (const_int 40 [0x28])) [0 this_5(D)->collisions+0 S8 A64])
        (const_int 0 [0])) tiles.cpp:205 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 5 di [orig:66 this ] [66])
        (nil)))
(jump_insn 49 15 44 4 (simple_return) 672 {simple_return_internal}
     (nil)
 -> simple_return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 7 [sp]
;; live  out 	 7 [sp]

(barrier 44 49 0)

;; Function collision_table::collision_table(int, int) (_ZN15collision_tableC2Eii, funcdef_no=1067, decl_uid=23671, cgraph_uid=311)



try_optimize_cfg iteration 1

Redirecting fallthru edge 3->4 to 6
deleting insn with uid = 85.
deleting insn with uid = 84.
deleting block 4


try_optimize_cfg iteration 2



try_optimize_cfg iteration 1

rescanning insn with uid = 13.
deleting insn with uid = 13.
rescanning insn with uid = 13.
deleting insn with uid = 13.
rescanning insn with uid = 17.
deleting insn with uid = 17.
rescanning insn with uid = 17.
deleting insn with uid = 17.
rescanning insn with uid = 24.
deleting insn with uid = 24.
rescanning insn with uid = 24.
deleting insn with uid = 24.
rescanning insn with uid = 49.
deleting insn with uid = 49.
rescanning insn with uid = 49.
deleting insn with uid = 49.
STC - round 1
Getting bb 2
Basic block 2 was visited in trace 0
  Possible start of this round: 9 (key: -450)
Basic block 3 was visited in trace 0
  Possible start of next round: 6 (key: -4)
Basic block 7 was visited in trace 0
Block 8 can't be copied because its size = 7.
Basic block 8 was visited in trace 0
Basic block 5 was visited in trace 0
Block 8 can't be copied because its size = 7.
Rotating loop 8 - 5
Block 8 can't be copied because its size = 7.
Changing key for bb 9 from -450 to -1043450.
Getting bb 9
Basic block 9 was visited in trace 1
STC - round 2
Getting bb 6
  Possible start point of next round: 6 (key: -4)
STC - round 3
Getting bb 6
  Possible start point of next round: 6 (key: -4)
STC - round 4
Getting bb 6
Basic block 6 was visited in trace 2
Trace 1 (round 1):  2 [454] 3 [430] 7 [430] 5 [9120] 8 [9546]
Trace 2 (round 1):  9 [450]
Trace 3 (round 4):  6 [4]
Connection: 8 9
Final order:
2 3 7 5 8 9 6 
Reordered sequence:
 2 bb 2  [454]
 3 bb 3  [430]
 4 bb 7  [430]
 5 bb 5  [9120]
 6 bb 8  [9546]
 7 bb 9  [450]
 8 bb 6  [4]

9 basic blocks, 11 edges.
basic block 0, loop depth 0, count 0, freq 454, maybe hot
 prev block (nil), next block 2, flags: (RTL)
 pred:      
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }d-1(41){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9] 41 [r12]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9] 41 [r12]
;; live  kill	

;; lr  out 	 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 41 [r12]
;; live  out 	 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 41 [r12]

 succ:       2 [100.0%]  (FALLTHRU)

basic block 2, loop depth 0, count 0, freq 454, maybe hot
 prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
 pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(7){ }}
;; lr  in  	 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 41 [r12]
;; lr  use 	 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 41 [r12]
;; lr  def 	 3 [bx] 7 [sp] 17 [flags] 41 [r12]
;; live  in  	 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 41 [r12]
;; live  gen 	 3 [bx] 7 [sp] 17 [flags] 41 [r12]
;; live  kill	

(note 8 0 93 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 93 8 94 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg:DI 41 r12)) tiles.cpp:208 67 {*pushdi2_rex64}
     (expr_list:REG_DEAD (reg:DI 41 r12)
        (nil)))
(insn/f 94 93 95 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg:DI 6 bp)) tiles.cpp:208 67 {*pushdi2_rex64}
     (expr_list:REG_DEAD (reg:DI 6 bp)
        (nil)))
(insn/f 95 94 96 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg:DI 3 bx)) tiles.cpp:208 67 {*pushdi2_rex64}
     (expr_list:REG_DEAD (reg:DI 3 bx)
        (nil)))
(note 96 95 2 2 NOTE_INSN_PROLOGUE_END)
(insn 2 96 4 2 (set (reg/f:DI 3 bx [orig:68 this ] [68])
        (reg:DI 5 di [ this ])) tiles.cpp:208 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ this ])
        (nil)))
(insn 4 2 5 2 (set (reg/v:SI 41 r12 [orig:70 safety ] [70])
        (reg:SI 1 dx [ safety ])) tiles.cpp:208 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [ safety ])
        (nil)))
(note 5 4 11 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 11 5 12 2 (var_location:SI tmp (reg/v:SI 4 si [orig:69 size ] [69])) -1
     (nil))
(insn 12 11 13 2 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 4 si [orig:69 size ] [69])
            (const_int 2 [0x2]))) tiles.cpp:210 7 {*cmpsi_1}
     (nil))
(jump_insn 13 12 14 2 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 50)
            (pc))) tiles.cpp:210 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 450 [0x1c2])
            (nil)))
 -> 50)
;; lr  out 	 3 [bx] 4 [si] 7 [sp] 41 [r12]
;; live  out 	 3 [bx] 4 [si] 7 [sp] 41 [r12]

 succ:       3 [95.5%]  (FALLTHRU,CAN_FALLTHRU)
             7 [4.5%]  (CAN_FALLTHRU)

basic block 3, loop depth 0, count 0, freq 430, maybe hot
 prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
 pred:       2 [95.5%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 4 [si] 7 [sp] 41 [r12]
;; lr  use 	 4 [si] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 3 [bx] 4 [si] 7 [sp] 41 [r12]
;; live  gen 	 17 [flags]
;; live  kill	

(note 14 13 15 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 15 14 92 3 NOTE_INSN_DELETED)
(insn 92 15 17 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (and:QI (reg:QI 4 si [orig:69 size ] [69])
                (const_int 1 [0x1]))
            (const_int 0 [0]))) tiles.cpp:211 382 {*testqi_1_maybe_si}
     (nil))
(jump_insn 17 92 47 3 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 83)
            (pc))) tiles.cpp:211 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil)))
 -> 83)
;; lr  out 	 3 [bx] 4 [si] 7 [sp] 41 [r12]
;; live  out 	 3 [bx] 4 [si] 7 [sp] 41 [r12]

 succ:       8 [0.0%]  (FALLTHRU,CAN_FALLTHRU)
             4 [100.0%]  (CAN_FALLTHRU)

basic block 4, loop depth 0, count 0, freq 430, maybe hot
 prev block 3, next block 5, flags: (REACHABLE, RTL)
 pred:       3 [100.0%]  (CAN_FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 4 [si] 7 [sp] 41 [r12]
;; lr  use 	 4 [si] 7 [sp]
;; lr  def 	 0 [ax]
;; live  in  	 3 [bx] 4 [si] 7 [sp] 41 [r12]
;; live  gen 	 0 [ax]
;; live  kill	

(code_label 83 37 40 4 83 "" [1 uses])
(note 40 83 6 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 6 40 41 4 (set (reg/v:SI 0 ax [orig:62 size ] [62])
        (reg/v:SI 4 si [orig:69 size ] [69])) tiles.cpp:211 89 {*movsi_internal}
     (nil))
;; lr  out 	 0 [ax] 3 [bx] 4 [si] 7 [sp] 41 [r12]
;; live  out 	 0 [ax] 3 [bx] 4 [si] 7 [sp] 41 [r12]

 succ:       6 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 5, loop depth 0, count 0, freq 9120, maybe hot
 prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
 pred:       6 [95.5%]  (CAN_FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 4 [si] 7 [sp] 41 [r12]
;; lr  use 	 0 [ax] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 3 [bx] 4 [si] 7 [sp] 41 [r12]
;; live  gen 	 17 [flags]
;; live  kill	

(code_label 47 17 21 5 80 "" [1 uses])
(note 21 47 22 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 22 21 91 5 NOTE_INSN_DELETED)
(insn 91 22 24 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (and:QI (reg:QI 0 ax [orig:62 size ] [62])
                (const_int 1 [0x1]))
            (const_int 0 [0]))) tiles.cpp:211 382 {*testqi_1_maybe_si}
     (nil))
(jump_insn 24 91 28 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 41)
            (pc))) tiles.cpp:211 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil)))
 -> 41)
;; lr  out 	 0 [ax] 3 [bx] 4 [si] 7 [sp] 41 [r12]
;; live  out 	 0 [ax] 3 [bx] 4 [si] 7 [sp] 41 [r12]

 succ:       8 [0.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
             6 [100.0%]  (DFS_BACK,CAN_FALLTHRU)

basic block 6, loop depth 0, count 0, freq 9546, maybe hot
 prev block 5, next block 7, flags: (REACHABLE, RTL, MODIFIED)
 pred:       5 [100.0%]  (DFS_BACK,CAN_FALLTHRU)
             4 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 4 [si] 7 [sp] 41 [r12]
;; lr  use 	 0 [ax] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 0 [ax] 3 [bx] 4 [si] 7 [sp] 41 [r12]
;; live  gen 	 0 [ax] 17 [flags]
;; live  kill	 17 [flags]

(code_label 41 6 42 6 79 "" [1 uses])
(note 42 41 43 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 43 42 44 6 (var_location:SI tmp (reg/v:SI 0 ax [orig:62 size ] [62])) -1
     (nil))
(insn 44 43 46 6 (parallel [
            (set (reg/v:SI 0 ax [orig:62 size ] [62])
                (ashiftrt:SI (reg/v:SI 0 ax [orig:62 size ] [62])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:215 546 {*ashrsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(debug_insn 46 44 48 6 (var_location:SI tmp (reg/v:SI 0 ax [orig:62 size ] [62])) -1
     (nil))
(insn 48 46 49 6 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 0 ax [orig:62 size ] [62])
            (const_int 2 [0x2]))) tiles.cpp:210 7 {*cmpsi_1}
     (nil))
(jump_insn 49 48 50 6 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 47)
            (pc))) tiles.cpp:210 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
            (nil)))
 -> 47)
;; lr  out 	 0 [ax] 3 [bx] 4 [si] 7 [sp] 41 [r12]
;; live  out 	 0 [ax] 3 [bx] 4 [si] 7 [sp] 41 [r12]

 succ:       5 [95.5%]  (CAN_FALLTHRU)
             7 [4.5%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)

basic block 7, loop depth 0, count 0, freq 450, maybe hot
 prev block 6, next block 8, flags: (REACHABLE, RTL)
 pred:       6 [4.5%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
             2 [4.5%]  (CAN_FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 4 [si] 7 [sp] 41 [r12]
;; lr  use 	 3 [bx] 4 [si] 7 [sp] 41 [r12]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 4 [si] 7 [sp] 41 [r12]
;; live  gen 	 0 [ax] 1 [dx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 17 [flags] 41 [r12]
;; live  kill	

(code_label 50 49 51 7 76 "" [1 uses])
(note 51 50 52 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 52 51 90 7 (set (reg:DI 6 bp [orig:75 size ] [75])
        (sign_extend:DI (reg/v:SI 4 si [orig:69 size ] [69]))) tiles.cpp:217 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg/v:SI 4 si [orig:69 size ] [69])
        (nil)))
(insn 90 52 80 7 (set (reg:DI 0 ax [76])
        (mult:DI (reg:DI 6 bp [orig:75 size ] [75])
            (const_int 8 [0x8]))) tiles.cpp:217 267 {*leadi}
     (nil))
(insn 80 90 89 7 (set (reg:DI 5 di [orig:59 iftmp.7 ] [59])
        (const_int -1 [0xffffffffffffffff])) tiles.cpp:217 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUAL (const_int -1 [0xffffffffffffffff])
        (nil)))
(insn 89 80 79 7 (set (reg:DI 1 dx [73])
        (const_int 1143914305352105984 [0xfe0000000000000])) tiles.cpp:217 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUIV (const_int 1143914305352105984 [0xfe0000000000000])
        (nil)))
(insn 79 89 81 7 (set (reg:CC 17 flags)
        (compare:CC (reg:DI 6 bp [orig:75 size ] [75])
            (reg:DI 1 dx [73]))) tiles.cpp:217 8 {*cmpdi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [73])
        (expr_list:REG_EQUAL (compare:CC (reg:DI 6 bp [orig:75 size ] [75])
                (const_int 1143914305352105984 [0xfe0000000000000]))
            (nil))))
(insn 81 79 61 7 (set (reg:DI 5 di [orig:59 iftmp.7 ] [59])
        (if_then_else:DI (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (reg:DI 0 ax [76])
            (reg:DI 5 di [orig:59 iftmp.7 ] [59]))) tiles.cpp:217 934 {*movdicc_noc}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (expr_list:REG_DEAD (reg:DI 0 ax [76])
            (expr_list:REG_EQUAL (if_then_else:DI (leu (reg:CC 17 flags)
                        (const_int 0 [0]))
                    (reg:DI 0 ax [76])
                    (const_int -1 [0xffffffffffffffff]))
                (nil)))))
(call_insn 61 81 63 7 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Znam") [flags 0x41]  <function_decl 0x2b67b797b800 operator new []>) [0 operator new [] S1 A8])
            (const_int 0 [0]))) tiles.cpp:217 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 63 61 65 7 (set (mem/f/j:DI (plus:DI (reg/f:DI 3 bx [orig:68 this ] [68])
                (const_int 8 [0x8])) [0 this_14(D)->data+0 S8 A64])
        (reg/f:DI 0 ax [orig:64 D.26081 ] [64])) tiles.cpp:217 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:64 D.26081 ] [64])
        (nil)))
(insn 65 63 66 7 (set (mem/j:DI (reg/f:DI 3 bx [orig:68 this ] [68]) [0 this_14(D)->m+0 S8 A64])
        (reg:DI 6 bp [orig:75 size ] [75])) tiles.cpp:218 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 6 bp [orig:75 size ] [75])
        (nil)))
(insn 66 65 67 7 (set (mem/j:SI (plus:DI (reg/f:DI 3 bx [orig:68 this ] [68])
                (const_int 16 [0x10])) [0 this_14(D)->safe+0 S4 A64])
        (reg/v:SI 41 r12 [orig:70 safety ] [70])) tiles.cpp:219 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 41 r12 [orig:70 safety ] [70])
        (nil)))
(insn 67 66 102 7 (set (reg:DI 5 di)
        (reg/f:DI 3 bx [orig:68 this ] [68])) tiles.cpp:220 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 3 bx [orig:68 this ] [68])
        (nil)))
(note 102 67 99 7 NOTE_INSN_EPILOGUE_BEG)
(insn/f 99 102 100 7 (set (reg:DI 3 bx)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) tiles.cpp:221 77 {*popdi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
            (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])))
        (nil)))
(insn/f 100 99 101 7 (set (reg:DI 6 bp)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) tiles.cpp:221 77 {*popdi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
            (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])))
        (nil)))
(insn/f 101 100 68 7 (set (reg:DI 41 r12)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) tiles.cpp:221 77 {*popdi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
            (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])))
        (nil)))
(call_insn/j 68 101 0 7 (call (mem:QI (symbol_ref:DI ("_ZN15collision_table5resetEv") [flags 0x1]  <function_decl 0x2b67b8f14500 reset>) [0 reset S1 A8])
        (const_int 0 [0])) tiles.cpp:220 659 {*sibcall}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12]

 succ:       EXIT [100.0%]  (ABNORMAL,SIBCALL)

basic block 8, loop depth 0, count 0, freq 4, maybe hot
 prev block 7, next block 1, flags: (REACHABLE, RTL, MODIFIED)
 pred:       5 [0.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
             3 [0.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(7){ }}
;; lr  in  	 4 [si] 7 [sp]
;; lr  use 	 4 [si] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 4 [si] 7 [sp]
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di]
;; live  kill	 17 [flags]

(code_label 28 24 29 8 77 "" [0 uses])
(note 29 28 30 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 30 29 31 8 (var_location:DI __fmt (symbol_ref/f:DI ("*.LC1") [flags 0x2]  <var_decl 0x2b67bf5af130 *.LC1>)) -1
     (nil))
(insn 31 30 32 8 (set (reg:SI 1 dx)
        (reg/v:SI 4 si [orig:69 size ] [69])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:104 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 4 si [orig:69 size ] [69])
        (nil)))
(insn 32 31 33 8 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC1") [flags 0x2]  <var_decl 0x2b67bf5af130 *.LC1>)) /usr/include/x86_64-linux-gnu/bits/stdio2.h:104 87 {*movdi_internal_rex64}
     (nil))
(insn 33 32 103 8 (set (reg:SI 5 di)
        (const_int 1 [0x1])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:104 89 {*movsi_internal}
     (nil))
(insn 103 33 35 8 (parallel [
            (set (reg:DI 0 ax)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) /usr/include/x86_64-linux-gnu/bits/stdio2.h:104 81 {*movdi_xor}
     (nil))
(call_insn 35 103 104 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__printf_chk") [flags 0x41]  <function_decl 0x2b67b7917600 __printf_chk>) [0 __builtin___printf_chk S1 A8])
            (const_int 0 [0]))) /usr/include/x86_64-linux-gnu/bits/stdio2.h:104 663 {*call_value}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:SI 1 dx)
                (expr_list:REG_UNUSED (reg:SI 0 ax)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_BR_PRED (use (reg:SI 5 di))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
                (expr_list:REG_BR_PRED (use (reg:SI 1 dx))
                    (nil))))))
(insn 104 35 37 8 (parallel [
            (set (reg:DI 5 di)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:213 81 {*movdi_xor}
     (nil))
(call_insn 37 104 83 8 (call (mem:QI (symbol_ref:DI ("exit") [flags 0x41]  <function_decl 0x2b67b78fd700 exit>) [0 __builtin_exit S1 A8])
        (const_int 0 [0])) tiles.cpp:213 656 {*call}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_NORETURN (const_int 0 [0])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_BR_PRED (use (reg:SI 5 di))
        (nil)))
;; lr  out 	 7 [sp]
;; live  out 	 7 [sp]

 succ:      

basic block 1, loop depth 0, count 0, freq 450, maybe hot
 prev block 8, next block (nil), flags: (REACHABLE, RTL)
 pred:       7 [100.0%]  (ABNORMAL,SIBCALL)
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(3){ }u-1(6){ }u-1(7){ }u-1(41){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12]
;; lr  use 	 3 [bx] 6 [bp] 7 [sp] 41 [r12]
;; lr  def 	
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12]
;; live  gen 	
;; live  kill	

;; lr  out 	
;; live  out 	

 succ:      




try_optimize_cfg iteration 1

rescanning insn with uid = 17.
deleting insn with uid = 17.
deleting insn with uid = 83.
scanning new insn with uid = 105.
rescanning insn with uid = 24.
deleting insn with uid = 24.
Reordered sequence:
 2 bb 2  [454]
 3 bb 3  [430]
 4 bb 4  [430]
 5 bb 5  [9120]
 6 bb 6  [9546]
 7 bb 7  [450]
 8 bb 8  [4]


collision_table::collision_table(int, int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp]
;;  regular block artificial uses 	 7 [sp]
;;  eh block artificial uses 	 7 [sp] 16 [argp]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9] 41 [r12]
;;  exit block uses 	 3 [bx] 6 [bp] 7 [sp] 41 [r12]
;;  regs ever live 	 0[ax] 1[dx] 3[bx] 4[si] 5[di] 6[bp] 7[sp] 17[flags] 41[r12]
;;  ref usage 	r0={9d,8u,1e} r1={7d,3u} r2={5d} r3={3d,6u} r4={6d,7u} r5={10d,6u} r6={3d,5u,1e} r7={7d,18u} r8={4d} r9={4d} r10={4d} r11={4d} r12={4d} r13={4d} r14={4d} r15={4d} r17={12d,5u,1e} r18={4d} r19={4d} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={5d} r38={5d} r39={4d} r40={4d} r41={3d,3u} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} 
;;    total ref usage 291{227d,61u,3e} in 42{38 regular + 4 call} insns.
(note 1 0 8 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 454, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(7){ }}
;; lr  in  	 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 41 [r12]
;; lr  use 	 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 41 [r12]
;; lr  def 	 3 [bx] 7 [sp] 17 [flags] 41 [r12]
;; live  in  	 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 41 [r12]
;; live  gen 	 3 [bx] 7 [sp] 17 [flags] 41 [r12]
;; live  kill	
(note 8 1 93 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 93 8 94 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg:DI 41 r12)) tiles.cpp:208 67 {*pushdi2_rex64}
     (expr_list:REG_DEAD (reg:DI 41 r12)
        (nil)))
(insn/f 94 93 95 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg:DI 6 bp)) tiles.cpp:208 67 {*pushdi2_rex64}
     (expr_list:REG_DEAD (reg:DI 6 bp)
        (nil)))
(insn/f 95 94 96 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg:DI 3 bx)) tiles.cpp:208 67 {*pushdi2_rex64}
     (expr_list:REG_DEAD (reg:DI 3 bx)
        (nil)))
(note 96 95 2 2 NOTE_INSN_PROLOGUE_END)
(insn 2 96 4 2 (set (reg/f:DI 3 bx [orig:68 this ] [68])
        (reg:DI 5 di [ this ])) tiles.cpp:208 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ this ])
        (nil)))
(insn 4 2 5 2 (set (reg/v:SI 41 r12 [orig:70 safety ] [70])
        (reg:SI 1 dx [ safety ])) tiles.cpp:208 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [ safety ])
        (nil)))
(note 5 4 11 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 11 5 12 2 (var_location:SI tmp (reg/v:SI 4 si [orig:69 size ] [69])) -1
     (nil))
(insn 12 11 13 2 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 4 si [orig:69 size ] [69])
            (const_int 2 [0x2]))) tiles.cpp:210 7 {*cmpsi_1}
     (nil))
(jump_insn 13 12 14 2 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 50)
            (pc))) tiles.cpp:210 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 450 [0x1c2])
            (nil)))
 -> 50)
;;  succ:       3 [95.5%]  (FALLTHRU,CAN_FALLTHRU)
;;              7 [4.5%]  (CAN_FALLTHRU)
;; lr  out 	 3 [bx] 4 [si] 7 [sp] 41 [r12]
;; live  out 	 3 [bx] 4 [si] 7 [sp] 41 [r12]

;; basic block 3, loop depth 0, count 0, freq 430, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [95.5%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 4 [si] 7 [sp] 41 [r12]
;; lr  use 	 4 [si] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 3 [bx] 4 [si] 7 [sp] 41 [r12]
;; live  gen 	 17 [flags]
;; live  kill	
(note 14 13 15 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 15 14 92 3 NOTE_INSN_DELETED)
(insn 92 15 17 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (and:QI (reg:QI 4 si [orig:69 size ] [69])
                (const_int 1 [0x1]))
            (const_int 0 [0]))) tiles.cpp:211 382 {*testqi_1_maybe_si}
     (nil))
(jump_insn 17 92 40 3 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 28)
            (pc))) tiles.cpp:211 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 4 [0x4])
            (nil)))
 -> 28)
;;  succ:       8 [0.0%]  (CAN_FALLTHRU)
;;              4 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 3 [bx] 4 [si] 7 [sp] 41 [r12]
;; live  out 	 3 [bx] 4 [si] 7 [sp] 41 [r12]

;; basic block 4, loop depth 0, count 0, freq 430, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 4 [si] 7 [sp] 41 [r12]
;; lr  use 	 4 [si] 7 [sp]
;; lr  def 	 0 [ax]
;; live  in  	 3 [bx] 4 [si] 7 [sp] 41 [r12]
;; live  gen 	 0 [ax]
;; live  kill	
(note 40 17 6 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 6 40 105 4 (set (reg/v:SI 0 ax [orig:62 size ] [62])
        (reg/v:SI 4 si [orig:69 size ] [69])) tiles.cpp:211 89 {*movsi_internal}
     (nil))
(jump_insn 105 6 106 4 (set (pc)
        (label_ref 41)) -1
     (nil)
 -> 41)
;;  succ:       6 [100.0%]  (CAN_FALLTHRU)
;; lr  out 	 0 [ax] 3 [bx] 4 [si] 7 [sp] 41 [r12]
;; live  out 	 0 [ax] 3 [bx] 4 [si] 7 [sp] 41 [r12]

(barrier 106 105 47)
;; basic block 5, loop depth 0, count 0, freq 9120, maybe hot
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       6 [95.5%]  (CAN_FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 4 [si] 7 [sp] 41 [r12]
;; lr  use 	 0 [ax] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 3 [bx] 4 [si] 7 [sp] 41 [r12]
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 47 106 21 5 80 "" [1 uses])
(note 21 47 22 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 22 21 91 5 NOTE_INSN_DELETED)
(insn 91 22 24 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (and:QI (reg:QI 0 ax [orig:62 size ] [62])
                (const_int 1 [0x1]))
            (const_int 0 [0]))) tiles.cpp:211 382 {*testqi_1_maybe_si}
     (nil))
(jump_insn 24 91 41 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 28)
            (pc))) tiles.cpp:211 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 4 [0x4])
            (nil)))
 -> 28)
;;  succ:       8 [0.0%]  (CAN_FALLTHRU,LOOP_EXIT)
;;              6 [100.0%]  (FALLTHRU,DFS_BACK,CAN_FALLTHRU)
;; lr  out 	 0 [ax] 3 [bx] 4 [si] 7 [sp] 41 [r12]
;; live  out 	 0 [ax] 3 [bx] 4 [si] 7 [sp] 41 [r12]

;; basic block 6, loop depth 0, count 0, freq 9546, maybe hot
;;  prev block 5, next block 7, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       5 [100.0%]  (FALLTHRU,DFS_BACK,CAN_FALLTHRU)
;;              4 [100.0%]  (CAN_FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 4 [si] 7 [sp] 41 [r12]
;; lr  use 	 0 [ax] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 0 [ax] 3 [bx] 4 [si] 7 [sp] 41 [r12]
;; live  gen 	 0 [ax] 17 [flags]
;; live  kill	 17 [flags]
(code_label 41 24 42 6 79 "" [1 uses])
(note 42 41 43 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 43 42 44 6 (var_location:SI tmp (reg/v:SI 0 ax [orig:62 size ] [62])) -1
     (nil))
(insn 44 43 46 6 (parallel [
            (set (reg/v:SI 0 ax [orig:62 size ] [62])
                (ashiftrt:SI (reg/v:SI 0 ax [orig:62 size ] [62])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:215 546 {*ashrsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(debug_insn 46 44 48 6 (var_location:SI tmp (reg/v:SI 0 ax [orig:62 size ] [62])) -1
     (nil))
(insn 48 46 49 6 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 0 ax [orig:62 size ] [62])
            (const_int 2 [0x2]))) tiles.cpp:210 7 {*cmpsi_1}
     (nil))
(jump_insn 49 48 50 6 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 47)
            (pc))) tiles.cpp:210 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
            (nil)))
 -> 47)
;;  succ:       5 [95.5%]  (CAN_FALLTHRU)
;;              7 [4.5%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
;; lr  out 	 0 [ax] 3 [bx] 4 [si] 7 [sp] 41 [r12]
;; live  out 	 0 [ax] 3 [bx] 4 [si] 7 [sp] 41 [r12]

;; basic block 7, loop depth 0, count 0, freq 450, maybe hot
;;  prev block 6, next block 8, flags: (REACHABLE, RTL)
;;  pred:       6 [4.5%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
;;              2 [4.5%]  (CAN_FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 4 [si] 7 [sp] 41 [r12]
;; lr  use 	 3 [bx] 4 [si] 7 [sp] 41 [r12]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 4 [si] 7 [sp] 41 [r12]
;; live  gen 	 0 [ax] 1 [dx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 17 [flags] 41 [r12]
;; live  kill	
(code_label 50 49 51 7 76 "" [1 uses])
(note 51 50 52 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 52 51 90 7 (set (reg:DI 6 bp [orig:75 size ] [75])
        (sign_extend:DI (reg/v:SI 4 si [orig:69 size ] [69]))) tiles.cpp:217 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg/v:SI 4 si [orig:69 size ] [69])
        (nil)))
(insn 90 52 80 7 (set (reg:DI 0 ax [76])
        (mult:DI (reg:DI 6 bp [orig:75 size ] [75])
            (const_int 8 [0x8]))) tiles.cpp:217 267 {*leadi}
     (nil))
(insn 80 90 89 7 (set (reg:DI 5 di [orig:59 iftmp.7 ] [59])
        (const_int -1 [0xffffffffffffffff])) tiles.cpp:217 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUAL (const_int -1 [0xffffffffffffffff])
        (nil)))
(insn 89 80 79 7 (set (reg:DI 1 dx [73])
        (const_int 1143914305352105984 [0xfe0000000000000])) tiles.cpp:217 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUIV (const_int 1143914305352105984 [0xfe0000000000000])
        (nil)))
(insn 79 89 81 7 (set (reg:CC 17 flags)
        (compare:CC (reg:DI 6 bp [orig:75 size ] [75])
            (reg:DI 1 dx [73]))) tiles.cpp:217 8 {*cmpdi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [73])
        (expr_list:REG_EQUAL (compare:CC (reg:DI 6 bp [orig:75 size ] [75])
                (const_int 1143914305352105984 [0xfe0000000000000]))
            (nil))))
(insn 81 79 61 7 (set (reg:DI 5 di [orig:59 iftmp.7 ] [59])
        (if_then_else:DI (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (reg:DI 0 ax [76])
            (reg:DI 5 di [orig:59 iftmp.7 ] [59]))) tiles.cpp:217 934 {*movdicc_noc}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (expr_list:REG_DEAD (reg:DI 0 ax [76])
            (expr_list:REG_EQUAL (if_then_else:DI (leu (reg:CC 17 flags)
                        (const_int 0 [0]))
                    (reg:DI 0 ax [76])
                    (const_int -1 [0xffffffffffffffff]))
                (nil)))))
(call_insn 61 81 63 7 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Znam") [flags 0x41]  <function_decl 0x2b67b797b800 operator new []>) [0 operator new [] S1 A8])
            (const_int 0 [0]))) tiles.cpp:217 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 63 61 65 7 (set (mem/f/j:DI (plus:DI (reg/f:DI 3 bx [orig:68 this ] [68])
                (const_int 8 [0x8])) [0 this_14(D)->data+0 S8 A64])
        (reg/f:DI 0 ax [orig:64 D.26081 ] [64])) tiles.cpp:217 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:64 D.26081 ] [64])
        (nil)))
(insn 65 63 66 7 (set (mem/j:DI (reg/f:DI 3 bx [orig:68 this ] [68]) [0 this_14(D)->m+0 S8 A64])
        (reg:DI 6 bp [orig:75 size ] [75])) tiles.cpp:218 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 6 bp [orig:75 size ] [75])
        (nil)))
(insn 66 65 67 7 (set (mem/j:SI (plus:DI (reg/f:DI 3 bx [orig:68 this ] [68])
                (const_int 16 [0x10])) [0 this_14(D)->safe+0 S4 A64])
        (reg/v:SI 41 r12 [orig:70 safety ] [70])) tiles.cpp:219 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 41 r12 [orig:70 safety ] [70])
        (nil)))
(insn 67 66 102 7 (set (reg:DI 5 di)
        (reg/f:DI 3 bx [orig:68 this ] [68])) tiles.cpp:220 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 3 bx [orig:68 this ] [68])
        (nil)))
(note 102 67 99 7 NOTE_INSN_EPILOGUE_BEG)
(insn/f 99 102 100 7 (set (reg:DI 3 bx)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) tiles.cpp:221 77 {*popdi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
            (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])))
        (nil)))
(insn/f 100 99 101 7 (set (reg:DI 6 bp)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) tiles.cpp:221 77 {*popdi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
            (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])))
        (nil)))
(insn/f 101 100 68 7 (set (reg:DI 41 r12)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) tiles.cpp:221 77 {*popdi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
            (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])))
        (nil)))
(call_insn/j 68 101 69 7 (call (mem:QI (symbol_ref:DI ("_ZN15collision_table5resetEv") [flags 0x1]  <function_decl 0x2b67b8f14500 reset>) [0 reset S1 A8])
        (const_int 0 [0])) tiles.cpp:220 659 {*sibcall}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
;;  succ:       EXIT [100.0%]  (ABNORMAL,SIBCALL)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12]

(barrier 69 68 28)
;; basic block 8, loop depth 0, count 0, freq 4, maybe hot
;;  prev block 7, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       5 [0.0%]  (CAN_FALLTHRU,LOOP_EXIT)
;;              3 [0.0%]  (CAN_FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(7){ }}
;; lr  in  	 4 [si] 7 [sp]
;; lr  use 	 4 [si] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 4 [si] 7 [sp]
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di]
;; live  kill	 17 [flags]
(code_label 28 69 29 8 77 "" [2 uses])
(note 29 28 30 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 30 29 31 8 (var_location:DI __fmt (symbol_ref/f:DI ("*.LC1") [flags 0x2]  <var_decl 0x2b67bf5af130 *.LC1>)) -1
     (nil))
(insn 31 30 32 8 (set (reg:SI 1 dx)
        (reg/v:SI 4 si [orig:69 size ] [69])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:104 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 4 si [orig:69 size ] [69])
        (nil)))
(insn 32 31 33 8 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC1") [flags 0x2]  <var_decl 0x2b67bf5af130 *.LC1>)) /usr/include/x86_64-linux-gnu/bits/stdio2.h:104 87 {*movdi_internal_rex64}
     (nil))
(insn 33 32 103 8 (set (reg:SI 5 di)
        (const_int 1 [0x1])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:104 89 {*movsi_internal}
     (nil))
(insn 103 33 35 8 (parallel [
            (set (reg:DI 0 ax)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) /usr/include/x86_64-linux-gnu/bits/stdio2.h:104 81 {*movdi_xor}
     (nil))
(call_insn 35 103 104 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__printf_chk") [flags 0x41]  <function_decl 0x2b67b7917600 __printf_chk>) [0 __builtin___printf_chk S1 A8])
            (const_int 0 [0]))) /usr/include/x86_64-linux-gnu/bits/stdio2.h:104 663 {*call_value}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:SI 1 dx)
                (expr_list:REG_UNUSED (reg:SI 0 ax)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_BR_PRED (use (reg:SI 5 di))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
                (expr_list:REG_BR_PRED (use (reg:SI 1 dx))
                    (nil))))))
(insn 104 35 37 8 (parallel [
            (set (reg:DI 5 di)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:213 81 {*movdi_xor}
     (nil))
(call_insn 37 104 38 8 (call (mem:QI (symbol_ref:DI ("exit") [flags 0x41]  <function_decl 0x2b67b78fd700 exit>) [0 __builtin_exit S1 A8])
        (const_int 0 [0])) tiles.cpp:213 656 {*call}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_NORETURN (const_int 0 [0])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_BR_PRED (use (reg:SI 5 di))
        (nil)))
;;  succ:      
;; lr  out 	 7 [sp]
;; live  out 	 7 [sp]

(barrier 38 37 0)

;; Function collision_table::~collision_table() (_ZN15collision_tableD2Ev, funcdef_no=1070, decl_uid=23678, cgraph_uid=314)



try_optimize_cfg iteration 1

rescanning insn with uid = 8.
deleting insn with uid = 8.
rescanning insn with uid = 8.
deleting insn with uid = 8.
STC - round 1
Getting bb 2
Basic block 2 was visited in trace 0
  Possible start of next round: 4 (key: -2165)
Basic block 3 was visited in trace 0
STC - round 2
Getting bb 4
Basic block 4 was visited in trace 1
STC - round 3
STC - round 4
Trace 1 (round 1):  2 [10000] 3 [7835]
Trace 2 (round 2):  4 [2165]
Final order:
2 3 4 
Reordered sequence:
 2 bb 2  [10000]
 3 bb 3  [7835]
 4 bb 4  [2165]

5 basic blocks, 5 edges.
basic block 0, loop depth 0, count 0, freq 10000, maybe hot
 prev block (nil), next block 2, flags: (RTL)
 pred:      
;; bb 0 artificial_defs: { d1(0){ }d3(1){ }d5(2){ }d7(4){ }d10(5){ }d11(7){ }d25(21){ }d27(22){ }d29(23){ }d31(24){ }d33(25){ }d35(26){ }d37(27){ }d39(28){ }d49(37){ }d51(38){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  kill	

;; lr  out 	 5 [di] 7 [sp]
;; live  out 	 5 [di] 7 [sp]

 succ:       2 [100.0%]  (FALLTHRU)

basic block 2, loop depth 0, count 0, freq 10000, maybe hot
 prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
 pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(7){ }}
;; lr  in  	 5 [di] 7 [sp]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 5 [di] 17 [flags]
;; live  in  	 5 [di] 7 [sp]
;; live  gen 	 5 [di] 17 [flags]
;; live  kill	

(note 4 0 17 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 17 4 3 2 NOTE_INSN_PROLOGUE_END)
(note 3 17 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg/f:DI 5 di [orig:59 D.26086 ] [59])
        (mem/f/j:DI (plus:DI (reg/f:DI 5 di [orig:60 this ] [60])
                (const_int 8 [0x8])) [0 this_3(D)->data+0 S8 A64])) tiles.cpp:224 87 {*movdi_internal_rex64}
     (nil))
(insn 7 6 8 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 5 di [orig:59 D.26086 ] [59])
            (const_int 0 [0]))) tiles.cpp:224 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 8 7 9 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 15)
            (pc))) tiles.cpp:224 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2165 [0x875])
            (nil)))
 -> 15)
;; lr  out 	 5 [di] 7 [sp]
;; live  out 	 5 [di] 7 [sp]

 succ:       3 [78.3%]  (FALLTHRU,CAN_FALLTHRU)
             4 [21.6%]  (CAN_FALLTHRU)

basic block 3, loop depth 0, count 0, freq 7835, maybe hot
 prev block 2, next block 4, flags: (REACHABLE, RTL)
 pred:       2 [78.3%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(7){ }}
;; lr  in  	 5 [di] 7 [sp]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 5 [di] 7 [sp]
;; live  gen 	
;; live  kill	

(note 9 8 11 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(call_insn/j 11 9 15 3 (call (mem:QI (symbol_ref:DI ("_ZdaPv") [flags 0x41]  <function_decl 0x2b67b797ba00 operator delete []>) [0 operator delete [] S1 A8])
        (const_int 0 [0])) tiles.cpp:224 659 {*sibcall}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
;; lr  out 	 7 [sp]
;; live  out 	 7 [sp]

 succ:       EXIT [100.0%]  (ABNORMAL,SIBCALL)

basic block 4, loop depth 0, count 0, freq 2165, maybe hot
 prev block 3, next block 1, flags: (REACHABLE, RTL)
 pred:       2 [21.6%]  (CAN_FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(7){ }}
;; lr  in  	 7 [sp]
;; lr  use 	 7 [sp]
;; lr  def 	
;; live  in  	 7 [sp]
;; live  gen 	
;; live  kill	

(code_label 15 11 16 4 85 "" [1 uses])
(note 16 15 19 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(jump_insn 19 16 0 4 (simple_return) 672 {simple_return_internal}
     (nil)
 -> simple_return)
;; lr  out 	 7 [sp]
;; live  out 	 7 [sp]

 succ:       EXIT [100.0%] 

basic block 1, loop depth 0, count 0, freq 10000, maybe hot
 prev block 4, next block (nil), flags: (REACHABLE, RTL)
 pred:       3 [100.0%]  (ABNORMAL,SIBCALL)
             4 [100.0%] 
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(7){ }}
;; lr  in  	 7 [sp]
;; lr  use 	 7 [sp]
;; lr  def 	
;; live  in  	 7 [sp]
;; live  gen 	
;; live  kill	

;; lr  out 	
;; live  out 	

 succ:      




try_optimize_cfg iteration 1

Reordered sequence:
 2 bb 2  [10000]
 3 bb 3  [7835]
 4 bb 4  [2165]


collision_table::~collision_table()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp]
;;  regular block artificial uses 	 7 [sp]
;;  eh block artificial uses 	 7 [sp] 16 [argp]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 7 [sp]
;;  regs ever live 	 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={2d} r1={2d} r2={2d} r4={2d} r5={3d,3u} r7={1d,5u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r17={2d,1u} r18={1d} r19={1d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={2d} r38={2d} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} 
;;    total ref usage 71{62d,9u,0e} in 5{4 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(7){ }}
;; lr  in  	 5 [di] 7 [sp]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 5 [di] 17 [flags]
;; live  in  	 5 [di] 7 [sp]
;; live  gen 	 5 [di] 17 [flags]
;; live  kill	
(note 4 1 17 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 17 4 3 2 NOTE_INSN_PROLOGUE_END)
(note 3 17 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg/f:DI 5 di [orig:59 D.26086 ] [59])
        (mem/f/j:DI (plus:DI (reg/f:DI 5 di [orig:60 this ] [60])
                (const_int 8 [0x8])) [0 this_3(D)->data+0 S8 A64])) tiles.cpp:224 87 {*movdi_internal_rex64}
     (nil))
(insn 7 6 8 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 5 di [orig:59 D.26086 ] [59])
            (const_int 0 [0]))) tiles.cpp:224 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 8 7 9 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 15)
            (pc))) tiles.cpp:224 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2165 [0x875])
            (nil)))
 -> 15)
;;  succ:       3 [78.3%]  (FALLTHRU,CAN_FALLTHRU)
;;              4 [21.6%]  (CAN_FALLTHRU)
;; lr  out 	 5 [di] 7 [sp]
;; live  out 	 5 [di] 7 [sp]

;; basic block 3, loop depth 0, count 0, freq 7835, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL)
;;  pred:       2 [78.3%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(7){ }}
;; lr  in  	 5 [di] 7 [sp]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 5 [di] 7 [sp]
;; live  gen 	
;; live  kill	
(note 9 8 11 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(call_insn/j 11 9 12 3 (call (mem:QI (symbol_ref:DI ("_ZdaPv") [flags 0x41]  <function_decl 0x2b67b797ba00 operator delete []>) [0 operator delete [] S1 A8])
        (const_int 0 [0])) tiles.cpp:224 659 {*sibcall}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
;;  succ:       EXIT [100.0%]  (ABNORMAL,SIBCALL)
;; lr  out 	 7 [sp]
;; live  out 	 7 [sp]

(barrier 12 11 15)
;; basic block 4, loop depth 0, count 0, freq 2165, maybe hot
;;  prev block 3, next block 1, flags: (REACHABLE, RTL)
;;  pred:       2 [21.6%]  (CAN_FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(7){ }}
;; lr  in  	 7 [sp]
;; lr  use 	 7 [sp]
;; lr  def 	
;; live  in  	 7 [sp]
;; live  gen 	
;; live  kill	
(code_label 15 12 16 4 85 "" [1 uses])
(note 16 15 19 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(jump_insn 19 16 18 4 (simple_return) 672 {simple_return_internal}
     (nil)
 -> simple_return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 7 [sp]
;; live  out 	 7 [sp]

(barrier 18 19 0)

;; Function int collision_table::usage() (_ZN15collision_table5usageEv, funcdef_no=1072, decl_uid=23657, cgraph_uid=316)



try_optimize_cfg iteration 1

rescanning insn with uid = 36.
deleting insn with uid = 36.
rescanning insn with uid = 36.
deleting insn with uid = 36.
rescanning insn with uid = 55.
deleting insn with uid = 55.
rescanning insn with uid = 55.
deleting insn with uid = 55.
STC - round 1
Getting bb 2
Basic block 2 was visited in trace 0
  Possible start of next round: 6 (key: -81)
Basic block 3 was visited in trace 0
Block 4 can't be copied because its size = 19.
Basic block 4 was visited in trace 0
Block 4 can't be copied because its size = 19.
  Possible start of this round: 5 (key: -819)
Changing key for bb 5 from -819 to -1082719.
Getting bb 5
Basic block 5 was visited in trace 1
STC - round 2
Getting bb 6
  Possible start point of next round: 6 (key: -81)
STC - round 3
Getting bb 6
Basic block 6 was visited in trace 2
STC - round 4
Trace 1 (round 1):  2 [900] 3 [819] 4 [9100]
Trace 2 (round 1):  5 [819]
Trace 3 (round 3):  6 [81]
Connection: 4 5
Final order:
2 3 4 5 6 
Reordered sequence:
 2 bb 2  [900]
 3 bb 3  [819]
 4 bb 4  [9100]
 5 bb 5  [819]
 6 bb 6  [81]

7 basic blocks, 8 edges.
basic block 0, loop depth 0, count 0, freq 900, maybe hot
 prev block (nil), next block 2, flags: (RTL)
 pred:      
;; bb 0 artificial_defs: { d4(0){ }d7(1){ }d9(2){ }d11(4){ }d12(5){ }d13(7){ }d18(21){ }d19(22){ }d20(23){ }d21(24){ }d22(25){ }d23(26){ }d24(27){ }d25(28){ }d26(37){ }d27(38){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  kill	

;; lr  out 	 5 [di] 7 [sp]
;; live  out 	 5 [di] 7 [sp]

 succ:       2 [100.0%]  (FALLTHRU)

basic block 2, loop depth 0, count 0, freq 900, maybe hot
 prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
 pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(7){ }}
;; lr  in  	 5 [di] 7 [sp]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 5 [di] 7 [sp]
;; live  gen 	 0 [ax] 17 [flags]
;; live  kill	

(note 28 0 78 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 78 28 25 2 NOTE_INSN_PROLOGUE_END)
(note 25 78 32 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 32 25 33 2 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 33 32 34 2 (var_location:SI count (const_int 0 [0])) -1
     (nil))
(insn 34 33 35 2 (set (reg:DI 0 ax [orig:87 D.26097 ] [87])
        (mem/j:DI (reg/f:DI 5 di [orig:92 this ] [92]) [0 this_6(D)->m+0 S8 A64])) tiles.cpp:229 87 {*movdi_internal_rex64}
     (nil))
(insn 35 34 36 2 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:DI 0 ax [orig:87 D.26097 ] [87])
            (const_int 0 [0]))) tiles.cpp:229 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 36 35 37 2 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 72)
            (pc))) tiles.cpp:229 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 72)
;; lr  out 	 0 [ax] 5 [di] 7 [sp]
;; live  out 	 0 [ax] 5 [di] 7 [sp]

 succ:       3 [91.0%]  (FALLTHRU,CAN_FALLTHRU)
             6 [9.0%]  (CAN_FALLTHRU)

basic block 3, loop depth 0, count 0, freq 819, maybe hot
 prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
 pred:       2 [91.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 5 [di] 7 [sp]
;; lr  use 	 0 [ax] 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 4 [si] 17 [flags]
;; live  in  	 0 [ax] 5 [di] 7 [sp]
;; live  gen 	 0 [ax] 1 [dx] 4 [si]
;; live  kill	 17 [flags]

(note 37 36 38 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 38 37 39 3 (set (reg:DI 1 dx [orig:84 ivtmp.157 ] [84])
        (mem/f/j:DI (plus:DI (reg/f:DI 5 di [orig:92 this ] [92])
                (const_int 8 [0x8])) [0 this_6(D)->data+0 S8 A64])) 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 5 di [orig:92 this ] [92])
        (nil)))
(note 39 38 40 3 NOTE_INSN_DELETED)
(insn 40 39 84 3 (set (reg:DI 4 si [orig:88 D.26095 ] [88])
        (plus:DI (mult:DI (reg:DI 0 ax [orig:87 D.26097 ] [87])
                (const_int 8 [0x8]))
            (reg:DI 1 dx [orig:84 ivtmp.157 ] [84]))) 267 {*leadi}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:87 D.26097 ] [87])
        (nil)))
(insn 84 40 57 3 (parallel [
            (set (reg:DI 0 ax [orig:81 count ] [81])
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:228 81 {*movdi_xor}
     (nil))
;; lr  out 	 0 [ax] 1 [dx] 4 [si] 7 [sp]
;; live  out 	 0 [ax] 1 [dx] 4 [si] 7 [sp]

 succ:       4 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 4, loop depth 0, count 0, freq 9100, maybe hot
 prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
 pred:       4 [91.0%]  (DFS_BACK,CAN_FALLTHRU)
             3 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 4 [si] 7 [sp]
;; lr  use 	 0 [ax] 1 [dx] 4 [si] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 17 [flags]
;; live  in  	 0 [ax] 1 [dx] 4 [si] 7 [sp]
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 17 [flags]
;; live  kill	 17 [flags]

(code_label 57 84 41 4 89 "" [1 uses])
(note 41 57 42 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 42 41 43 4 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 43 42 77 4 (var_location:SI count (clobber (const_int 0 [0]))) -1
     (nil))
(insn 77 43 45 4 (set (reg/v:SI 2 cx [orig:86 count ] [86])
        (plus:SI (reg/v:SI 0 ax [orig:81 count ] [81])
            (const_int 1 [0x1]))) tiles.cpp:232 266 {*leasi}
     (nil))
(debug_insn 45 77 46 4 (var_location:SI count (clobber (const_int 0 [0]))) tiles.cpp:232 -1
     (nil))
(insn 46 45 47 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:DI (reg:DI 1 dx [orig:84 ivtmp.157 ] [84]) [0 MEM[base: _3, offset: 0B]+0 S8 A64])
            (const_int -1 [0xffffffffffffffff]))) 8 {*cmpdi_1}
     (nil))
(insn 47 46 51 4 (set (reg/v:SI 0 ax [orig:81 count ] [81])
        (if_then_else:SI (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (reg/v:SI 2 cx [orig:86 count ] [86])
            (reg/v:SI 0 ax [orig:81 count ] [81]))) 933 {*movsicc_noc}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_DEAD (reg/v:SI 2 cx [orig:86 count ] [86])
            (nil))))
(debug_insn 51 47 52 4 (var_location:SI i (debug_expr:SI D#11)) -1
     (nil))
(debug_insn 52 51 53 4 (var_location:SI count (reg/v:SI 0 ax [orig:81 count ] [81])) -1
     (nil))
(insn 53 52 54 4 (parallel [
            (set (reg:DI 1 dx [orig:84 ivtmp.157 ] [84])
                (plus:DI (reg:DI 1 dx [orig:84 ivtmp.157 ] [84])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 54 53 55 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 1 dx [orig:84 ivtmp.157 ] [84])
            (reg:DI 4 si [orig:88 D.26095 ] [88]))) tiles.cpp:229 8 {*cmpdi_1}
     (nil))
(jump_insn 55 54 74 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 57)
            (pc))) tiles.cpp:229 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 57)
;; lr  out 	 0 [ax] 1 [dx] 4 [si] 7 [sp]
;; live  out 	 0 [ax] 1 [dx] 4 [si] 7 [sp]

 succ:       4 [91.0%]  (DFS_BACK,CAN_FALLTHRU)
             5 [9.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)

basic block 5, loop depth 0, count 0, freq 819, maybe hot
 prev block 4, next block 6, flags: (REACHABLE, RTL)
 pred:       4 [9.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 7 [sp]
;; lr  use 	 0 [ax] 7 [sp]
;; lr  def 	
;; live  in  	 0 [ax] 7 [sp]
;; live  gen 	
;; live  kill	

(note 74 55 79 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 79 74 80 5 (use (reg/i:SI 0 ax)) -1
     (nil))
(jump_insn 80 79 72 5 (simple_return) 672 {simple_return_internal}
     (nil)
 -> simple_return)
;; lr  out 	 0 [ax] 7 [sp]
;; live  out 	 0 [ax] 7 [sp]

 succ:       EXIT [100.0%] 

basic block 6, loop depth 0, count 0, freq 81, maybe hot
 prev block 5, next block 1, flags: (REACHABLE, RTL, MODIFIED)
 pred:       2 [9.0%]  (CAN_FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(7){ }}
;; lr  in  	 7 [sp]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 7 [sp]
;; live  gen 	 0 [ax]
;; live  kill	 17 [flags]

(code_label 72 80 71 6 90 "" [1 uses])
(note 71 72 83 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 83 71 69 6 (parallel [
            (set (reg:DI 0 ax [orig:81 count ] [81])
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:228 81 {*movdi_xor}
     (nil))
(insn 69 83 82 6 (use (reg/i:SI 0 ax)) tiles.cpp:236 -1
     (nil))
(jump_insn 82 69 0 6 (simple_return) tiles.cpp:236 672 {simple_return_internal}
     (nil)
 -> simple_return)
;; lr  out 	 0 [ax] 7 [sp]
;; live  out 	 0 [ax] 7 [sp]

 succ:       EXIT [100.0%] 

basic block 1, loop depth 0, count 0, freq 900, maybe hot
 prev block 6, next block (nil), flags: (REACHABLE, RTL)
 pred:       6 [100.0%] 
             5 [100.0%] 
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(7){ }}
;; lr  in  	 0 [ax] 7 [sp]
;; lr  use 	 0 [ax] 7 [sp]
;; lr  def 	
;; live  in  	 0 [ax] 7 [sp]
;; live  gen 	
;; live  kill	

;; lr  out 	
;; live  out 	

 succ:      




try_optimize_cfg iteration 1

Reordered sequence:
 2 bb 2  [900]
 3 bb 3  [819]
 4 bb 4  [9100]
 5 bb 5  [819]
 6 bb 6  [81]


int collision_table::usage()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp]
;;  regular block artificial uses 	 7 [sp]
;;  eh block artificial uses 	 7 [sp] 16 [argp]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 7 [sp]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 17[flags]
;;  ref usage 	r0={5d,8u} r1={3d,4u} r2={2d,1u} r4={2d,1u} r5={1d,2u} r7={1d,6u} r17={6d,3u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} 
;;    total ref usage 55{30d,25u,0e} in 24{24 regular + 0 call} insns.
(note 23 0 28 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(7){ }}
;; lr  in  	 5 [di] 7 [sp]
;; lr  use 	 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 5 [di] 7 [sp]
;; live  gen 	 0 [ax] 17 [flags]
;; live  kill	
(note 28 23 78 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 78 28 25 2 NOTE_INSN_PROLOGUE_END)
(note 25 78 32 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 32 25 33 2 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 33 32 34 2 (var_location:SI count (const_int 0 [0])) -1
     (nil))
(insn 34 33 35 2 (set (reg:DI 0 ax [orig:87 D.26097 ] [87])
        (mem/j:DI (reg/f:DI 5 di [orig:92 this ] [92]) [0 this_6(D)->m+0 S8 A64])) tiles.cpp:229 87 {*movdi_internal_rex64}
     (nil))
(insn 35 34 36 2 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:DI 0 ax [orig:87 D.26097 ] [87])
            (const_int 0 [0]))) tiles.cpp:229 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 36 35 37 2 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 72)
            (pc))) tiles.cpp:229 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 72)
;;  succ:       3 [91.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              6 [9.0%]  (CAN_FALLTHRU)
;; lr  out 	 0 [ax] 5 [di] 7 [sp]
;; live  out 	 0 [ax] 5 [di] 7 [sp]

;; basic block 3, loop depth 0, count 0, freq 819, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [91.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 5 [di] 7 [sp]
;; lr  use 	 0 [ax] 5 [di] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 4 [si] 17 [flags]
;; live  in  	 0 [ax] 5 [di] 7 [sp]
;; live  gen 	 0 [ax] 1 [dx] 4 [si]
;; live  kill	 17 [flags]
(note 37 36 38 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 38 37 39 3 (set (reg:DI 1 dx [orig:84 ivtmp.157 ] [84])
        (mem/f/j:DI (plus:DI (reg/f:DI 5 di [orig:92 this ] [92])
                (const_int 8 [0x8])) [0 this_6(D)->data+0 S8 A64])) 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 5 di [orig:92 this ] [92])
        (nil)))
(note 39 38 40 3 NOTE_INSN_DELETED)
(insn 40 39 84 3 (set (reg:DI 4 si [orig:88 D.26095 ] [88])
        (plus:DI (mult:DI (reg:DI 0 ax [orig:87 D.26097 ] [87])
                (const_int 8 [0x8]))
            (reg:DI 1 dx [orig:84 ivtmp.157 ] [84]))) 267 {*leadi}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:87 D.26097 ] [87])
        (nil)))
(insn 84 40 57 3 (parallel [
            (set (reg:DI 0 ax [orig:81 count ] [81])
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:228 81 {*movdi_xor}
     (nil))
;;  succ:       4 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 0 [ax] 1 [dx] 4 [si] 7 [sp]
;; live  out 	 0 [ax] 1 [dx] 4 [si] 7 [sp]

;; basic block 4, loop depth 0, count 0, freq 9100, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [91.0%]  (DFS_BACK,CAN_FALLTHRU)
;;              3 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 4 [si] 7 [sp]
;; lr  use 	 0 [ax] 1 [dx] 4 [si] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 17 [flags]
;; live  in  	 0 [ax] 1 [dx] 4 [si] 7 [sp]
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 17 [flags]
;; live  kill	 17 [flags]
(code_label 57 84 41 4 89 "" [1 uses])
(note 41 57 42 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 42 41 43 4 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 43 42 77 4 (var_location:SI count (clobber (const_int 0 [0]))) -1
     (nil))
(insn 77 43 45 4 (set (reg/v:SI 2 cx [orig:86 count ] [86])
        (plus:SI (reg/v:SI 0 ax [orig:81 count ] [81])
            (const_int 1 [0x1]))) tiles.cpp:232 266 {*leasi}
     (nil))
(debug_insn 45 77 46 4 (var_location:SI count (clobber (const_int 0 [0]))) tiles.cpp:232 -1
     (nil))
(insn 46 45 47 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:DI (reg:DI 1 dx [orig:84 ivtmp.157 ] [84]) [0 MEM[base: _3, offset: 0B]+0 S8 A64])
            (const_int -1 [0xffffffffffffffff]))) 8 {*cmpdi_1}
     (nil))
(insn 47 46 51 4 (set (reg/v:SI 0 ax [orig:81 count ] [81])
        (if_then_else:SI (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (reg/v:SI 2 cx [orig:86 count ] [86])
            (reg/v:SI 0 ax [orig:81 count ] [81]))) 933 {*movsicc_noc}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_DEAD (reg/v:SI 2 cx [orig:86 count ] [86])
            (nil))))
(debug_insn 51 47 52 4 (var_location:SI i (debug_expr:SI D#11)) -1
     (nil))
(debug_insn 52 51 53 4 (var_location:SI count (reg/v:SI 0 ax [orig:81 count ] [81])) -1
     (nil))
(insn 53 52 54 4 (parallel [
            (set (reg:DI 1 dx [orig:84 ivtmp.157 ] [84])
                (plus:DI (reg:DI 1 dx [orig:84 ivtmp.157 ] [84])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 54 53 55 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 1 dx [orig:84 ivtmp.157 ] [84])
            (reg:DI 4 si [orig:88 D.26095 ] [88]))) tiles.cpp:229 8 {*cmpdi_1}
     (nil))
(jump_insn 55 54 74 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 57)
            (pc))) tiles.cpp:229 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 57)
;;  succ:       4 [91.0%]  (DFS_BACK,CAN_FALLTHRU)
;;              5 [9.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
;; lr  out 	 0 [ax] 1 [dx] 4 [si] 7 [sp]
;; live  out 	 0 [ax] 1 [dx] 4 [si] 7 [sp]

;; basic block 5, loop depth 0, count 0, freq 819, maybe hot
;;  prev block 4, next block 6, flags: (REACHABLE, RTL)
;;  pred:       4 [9.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 7 [sp]
;; lr  use 	 0 [ax] 7 [sp]
;; lr  def 	
;; live  in  	 0 [ax] 7 [sp]
;; live  gen 	
;; live  kill	
(note 74 55 79 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 79 74 80 5 (use (reg/i:SI 0 ax)) -1
     (nil))
(jump_insn 80 79 76 5 (simple_return) 672 {simple_return_internal}
     (nil)
 -> simple_return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 0 [ax] 7 [sp]
;; live  out 	 0 [ax] 7 [sp]

(barrier 76 80 72)
;; basic block 6, loop depth 0, count 0, freq 81, maybe hot
;;  prev block 5, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [9.0%]  (CAN_FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(7){ }}
;; lr  in  	 7 [sp]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 7 [sp]
;; live  gen 	 0 [ax]
;; live  kill	 17 [flags]
(code_label 72 76 71 6 90 "" [1 uses])
(note 71 72 83 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 83 71 69 6 (parallel [
            (set (reg:DI 0 ax [orig:81 count ] [81])
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:228 81 {*movdi_xor}
     (nil))
(insn 69 83 82 6 (use (reg/i:SI 0 ax)) tiles.cpp:236 -1
     (nil))
(jump_insn 82 69 81 6 (simple_return) tiles.cpp:236 672 {simple_return_internal}
     (nil)
 -> simple_return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 0 [ax] 7 [sp]
;; live  out 	 0 [ax] 7 [sp]

(barrier 81 82 0)

;; Function void collision_table::print() (_ZN15collision_table5printEv, funcdef_no=1073, decl_uid=23659, cgraph_uid=317)



try_optimize_cfg iteration 1



try_optimize_cfg iteration 1

Reordered sequence:
 2 bb 2  [10000]


void collision_table::print()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp]
;;  regular block artificial uses 	 7 [sp]
;;  eh block artificial uses 	 7 [sp] 16 [argp]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9] 41 [r12] 42 [r13]
;;  exit block uses 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 3[bx] 4[si] 5[di] 6[bp] 7[sp] 17[flags] 37[r8] 38[r9] 41[r12] 42[r13]
;;  ref usage 	r0={4d,2u} r1={4d,1u} r2={4d,1u} r3={3d,3u} r4={4d,1u} r5={4d,6u} r6={3d,3u} r7={11d,18u} r8={2d} r9={2d} r10={2d} r11={2d} r12={2d} r13={2d} r14={2d} r15={2d} r17={5d} r18={2d} r19={2d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={4d,1u} r38={4d,1u} r39={2d} r40={2d} r41={3d,3u} r42={3d,3u} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} 
;;    total ref usage 179{136d,43u,0e} in 26{24 regular + 2 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13]
;; lr  use 	 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13]
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13]
;; live  kill	 17 [flags]
(note 4 1 25 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 25 4 26 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg:DI 42 r13)) tiles.cpp:238 67 {*pushdi2_rex64}
     (expr_list:REG_DEAD (reg:DI 42 r13)
        (nil)))
(insn/f 26 25 27 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg:DI 41 r12)) tiles.cpp:238 67 {*pushdi2_rex64}
     (expr_list:REG_DEAD (reg:DI 41 r12)
        (nil)))
(insn/f 27 26 28 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg:DI 6 bp)) tiles.cpp:238 67 {*pushdi2_rex64}
     (expr_list:REG_DEAD (reg:DI 6 bp)
        (nil)))
(insn/f 28 27 29 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg:DI 3 bx)) tiles.cpp:238 67 {*pushdi2_rex64}
     (expr_list:REG_DEAD (reg:DI 3 bx)
        (nil)))
(insn/f 29 28 30 2 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -24 [0xffffffffffffffe8])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) tiles.cpp:238 951 {pro_epilogue_adjust_stack_di_add}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -24 [0xffffffffffffffe8])))
            (nil))))
(note 30 29 2 2 NOTE_INSN_PROLOGUE_END)
(insn 2 30 3 2 (set (reg/f:DI 3 bx [orig:64 this ] [64])
        (reg:DI 5 di [ this ])) tiles.cpp:238 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ this ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg:DI 42 r13 [orig:59 D.26101 ] [59])
        (mem/j:DI (plus:DI (reg/f:DI 5 di [orig:64 this ] [64])
                (const_int 40 [0x28])) [0 this_2(D)->collisions+0 S8 A64])) tiles.cpp:239 87 {*movdi_internal_rex64}
     (nil))
(insn 7 6 8 2 (set (reg:DI 41 r12 [orig:60 D.26101 ] [60])
        (mem/j:DI (plus:DI (reg/f:DI 5 di [orig:64 this ] [64])
                (const_int 24 [0x18])) [0 this_2(D)->calls+0 S8 A64])) tiles.cpp:239 87 {*movdi_internal_rex64}
     (nil))
(insn 8 7 10 2 (set (reg:DI 6 bp [orig:61 D.26101 ] [61])
        (mem/j:DI (reg/f:DI 5 di [orig:64 this ] [64]) [0 this_2(D)->m+0 S8 A64])) tiles.cpp:239 87 {*movdi_internal_rex64}
     (nil))
(call_insn 10 8 12 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZN15collision_table5usageEv") [flags 0x1]  <function_decl 0x2b67b8f14900 usage>) [0 usage S1 A8])
            (const_int 0 [0]))) tiles.cpp:239 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(debug_insn 12 10 13 2 (var_location:DI __fmt (symbol_ref/f:DI ("*.LC2") [flags 0x2]  <var_decl 0x2b67bf5c7c78 *.LC2>)) tiles.cpp:239 -1
     (nil))
(insn 13 12 14 2 (set (reg:SI 1 dx [orig:65 this_2(D)->safe ] [65])
        (mem/j:SI (plus:DI (reg/f:DI 3 bx [orig:64 this ] [64])
                (const_int 16 [0x10])) [0 this_2(D)->safe+0 S4 A64])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:104 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 3 bx [orig:64 this ] [64])
        (nil)))
(insn 14 13 15 2 (set (mem:DI (reg/f:DI 7 sp) [0  S8 A64])
        (reg:DI 42 r13 [orig:59 D.26101 ] [59])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:104 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 42 r13 [orig:59 D.26101 ] [59])
        (nil)))
(insn 15 14 16 2 (set (reg:DI 38 r9)
        (reg:DI 41 r12 [orig:60 D.26101 ] [60])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:104 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 41 r12 [orig:60 D.26101 ] [60])
        (nil)))
(insn 16 15 17 2 (set (reg:DI 37 r8)
        (reg:DI 6 bp [orig:61 D.26101 ] [61])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:104 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 6 bp [orig:61 D.26101 ] [61])
        (nil)))
(insn 17 16 19 2 (set (reg:SI 2 cx)
        (reg:SI 0 ax [orig:62 D.26102 ] [62])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:104 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:62 D.26102 ] [62])
        (nil)))
(insn 19 17 20 2 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC2") [flags 0x2]  <var_decl 0x2b67bf5c7c78 *.LC2>)) /usr/include/x86_64-linux-gnu/bits/stdio2.h:104 87 {*movdi_internal_rex64}
     (nil))
(insn 20 19 41 2 (set (reg:SI 5 di)
        (const_int 1 [0x1])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:104 89 {*movsi_internal}
     (nil))
(insn 41 20 22 2 (parallel [
            (set (reg:DI 0 ax)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) /usr/include/x86_64-linux-gnu/bits/stdio2.h:104 81 {*movdi_xor}
     (nil))
(call_insn 22 41 33 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__printf_chk") [flags 0x41]  <function_decl 0x2b67b7917600 __printf_chk>) [0 __builtin___printf_chk S1 A8])
            (const_int 8 [0x8]))) /usr/include/x86_64-linux-gnu/bits/stdio2.h:104 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:DI 37 r8)
            (expr_list:REG_DEAD (reg:SI 5 di)
                (expr_list:REG_DEAD (reg:DI 4 si)
                    (expr_list:REG_DEAD (reg:SI 2 cx)
                        (expr_list:REG_DEAD (reg:SI 1 dx)
                            (expr_list:REG_UNUSED (reg:SI 0 ax)
                                (nil))))))))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_BR_PRED (use (reg:SI 5 di))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
                (expr_list:REG_BR_PRED (use (reg:SI 1 dx))
                    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 37 r8))
                            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                                (expr_list:REG_FRAME_RELATED_EXPR (use (mem:DI (reg/f:DI 7 sp) [0  S8 A64]))
                                    (nil))))))))))
(note 33 22 34 2 NOTE_INSN_EPILOGUE_BEG)
(insn/f 34 33 35 2 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 24 [0x18])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) tiles.cpp:240 951 {pro_epilogue_adjust_stack_di_add}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 24 [0x18])))
            (nil))))
(insn/f 35 34 36 2 (set (reg:DI 3 bx)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) tiles.cpp:240 77 {*popdi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
            (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])))
        (nil)))
(insn/f 36 35 37 2 (set (reg:DI 6 bp)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) tiles.cpp:240 77 {*popdi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
            (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])))
        (nil)))
(insn/f 37 36 38 2 (set (reg:DI 41 r12)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) tiles.cpp:240 77 {*popdi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
            (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])))
        (nil)))
(insn/f 38 37 39 2 (set (reg:DI 42 r13)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) tiles.cpp:240 77 {*popdi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
            (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])))
        (nil)))
(jump_insn 39 38 40 2 (simple_return) tiles.cpp:240 672 {simple_return_internal}
     (nil)
 -> simple_return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13]

(barrier 40 39 0)

;; Function void collision_table::save(int) (_ZN15collision_table4saveEi, funcdef_no=1074, decl_uid=23662, cgraph_uid=318)



try_optimize_cfg iteration 1



try_optimize_cfg iteration 1

Reordered sequence:
 2 bb 2  [10000]


void collision_table::save(int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp]
;;  regular block artificial uses 	 7 [sp]
;;  eh block artificial uses 	 7 [sp] 16 [argp]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 3 [bx] 6 [bp] 7 [sp]
;;  regs ever live 	 0[ax] 1[dx] 3[bx] 4[si] 5[di] 6[bp] 7[sp] 17[flags]
;;  ref usage 	r0={8d,1u} r1={13d,6u} r2={7d} r3={3d,8u} r4={13d,7u} r5={13d,8u} r6={3d,8u} r7={7d,16u} r8={6d} r9={6d} r10={6d} r11={6d} r12={6d} r13={6d} r14={6d} r15={6d} r17={8d} r18={6d} r19={6d} r21={7d} r22={7d} r23={7d} r24={7d} r25={7d} r26={7d} r27={7d} r28={7d} r29={6d} r30={6d} r31={6d} r32={6d} r33={6d} r34={6d} r35={6d} r36={6d} r37={7d} r38={7d} r39={6d} r40={6d} r45={6d} r46={6d} r47={6d} r48={6d} r49={6d} r50={6d} r51={6d} r52={6d} 
;;    total ref usage 367{313d,54u,0e} in 33{27 regular + 6 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; lr  use 	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; live  gen 	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; live  kill	 17 [flags]
(note 5 1 47 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 47 5 48 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg:DI 6 bp)) tiles.cpp:242 67 {*pushdi2_rex64}
     (expr_list:REG_DEAD (reg:DI 6 bp)
        (nil)))
(insn/f 48 47 49 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg:DI 3 bx)) tiles.cpp:242 67 {*pushdi2_rex64}
     (expr_list:REG_DEAD (reg:DI 3 bx)
        (nil)))
(insn/f 49 48 50 2 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) tiles.cpp:242 951 {pro_epilogue_adjust_stack_di_add}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -8 [0xfffffffffffffff8])))
            (nil))))
(note 50 49 2 2 NOTE_INSN_PROLOGUE_END)
(insn 2 50 3 2 (set (reg/f:DI 3 bx [orig:68 this ] [68])
        (reg:DI 5 di [ this ])) tiles.cpp:242 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ this ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 6 bp [orig:69 file ] [69])
        (reg:SI 4 si [ file ])) tiles.cpp:242 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ file ])
        (nil)))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 4 8 2 (set (reg:DI 1 dx)
        (const_int 8 [0x8])) tiles.cpp:243 87 {*movdi_internal_rex64}
     (nil))
(insn 8 7 9 2 (set (reg:DI 4 si)
        (reg/f:DI 5 di [orig:68 this ] [68])) tiles.cpp:243 87 {*movdi_internal_rex64}
     (nil))
(insn 9 8 10 2 (set (reg:SI 5 di)
        (reg/v:SI 6 bp [orig:69 file ] [69])) tiles.cpp:243 89 {*movsi_internal}
     (nil))
(call_insn 10 9 42 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("write") [flags 0x41]  <function_decl 0x2b67b8e9c900 write>) [0 write S1 A8])
            (const_int 0 [0]))) tiles.cpp:243 663 {*call_value}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:DI 0 ax)
                    (nil)))))
    (expr_list:REG_BR_PRED (use (reg:SI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (nil)))))
(insn 42 10 12 2 (set (reg/f:DI 4 si [orig:70 D.26107 ] [70])
        (plus:DI (reg/f:DI 3 bx [orig:68 this ] [68])
            (const_int 16 [0x10]))) tiles.cpp:244 267 {*leadi}
     (nil))
(insn 12 42 14 2 (set (reg:DI 1 dx)
        (const_int 4 [0x4])) tiles.cpp:244 87 {*movdi_internal_rex64}
     (nil))
(insn 14 12 15 2 (set (reg:SI 5 di)
        (reg/v:SI 6 bp [orig:69 file ] [69])) tiles.cpp:244 89 {*movsi_internal}
     (nil))
(call_insn 15 14 43 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("write") [flags 0x41]  <function_decl 0x2b67b8e9c900 write>) [0 write S1 A8])
            (const_int 0 [0]))) tiles.cpp:244 663 {*call_value}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:DI 0 ax)
                    (nil)))))
    (expr_list:REG_BR_PRED (use (reg:SI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (nil)))))
(insn 43 15 17 2 (set (reg/f:DI 4 si [orig:71 D.26106 ] [71])
        (plus:DI (reg/f:DI 3 bx [orig:68 this ] [68])
            (const_int 24 [0x18]))) tiles.cpp:245 267 {*leadi}
     (nil))
(insn 17 43 19 2 (set (reg:DI 1 dx)
        (const_int 8 [0x8])) tiles.cpp:245 87 {*movdi_internal_rex64}
     (nil))
(insn 19 17 20 2 (set (reg:SI 5 di)
        (reg/v:SI 6 bp [orig:69 file ] [69])) tiles.cpp:245 89 {*movsi_internal}
     (nil))
(call_insn 20 19 44 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("write") [flags 0x41]  <function_decl 0x2b67b8e9c900 write>) [0 write S1 A8])
            (const_int 0 [0]))) tiles.cpp:245 663 {*call_value}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:DI 0 ax)
                    (nil)))))
    (expr_list:REG_BR_PRED (use (reg:SI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (nil)))))
(insn 44 20 22 2 (set (reg/f:DI 4 si [orig:72 D.26106 ] [72])
        (plus:DI (reg/f:DI 3 bx [orig:68 this ] [68])
            (const_int 32 [0x20]))) tiles.cpp:246 267 {*leadi}
     (nil))
(insn 22 44 24 2 (set (reg:DI 1 dx)
        (const_int 8 [0x8])) tiles.cpp:246 87 {*movdi_internal_rex64}
     (nil))
(insn 24 22 25 2 (set (reg:SI 5 di)
        (reg/v:SI 6 bp [orig:69 file ] [69])) tiles.cpp:246 89 {*movsi_internal}
     (nil))
(call_insn 25 24 45 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("write") [flags 0x41]  <function_decl 0x2b67b8e9c900 write>) [0 write S1 A8])
            (const_int 0 [0]))) tiles.cpp:246 663 {*call_value}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:DI 0 ax)
                    (nil)))))
    (expr_list:REG_BR_PRED (use (reg:SI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (nil)))))
(insn 45 25 27 2 (set (reg/f:DI 4 si [orig:73 D.26106 ] [73])
        (plus:DI (reg/f:DI 3 bx [orig:68 this ] [68])
            (const_int 40 [0x28]))) tiles.cpp:247 267 {*leadi}
     (nil))
(insn 27 45 29 2 (set (reg:DI 1 dx)
        (const_int 8 [0x8])) tiles.cpp:247 87 {*movdi_internal_rex64}
     (nil))
(insn 29 27 30 2 (set (reg:SI 5 di)
        (reg/v:SI 6 bp [orig:69 file ] [69])) tiles.cpp:247 89 {*movsi_internal}
     (nil))
(call_insn 30 29 31 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("write") [flags 0x41]  <function_decl 0x2b67b8e9c900 write>) [0 write S1 A8])
            (const_int 0 [0]))) tiles.cpp:247 663 {*call_value}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:DI 0 ax)
                    (nil)))))
    (expr_list:REG_BR_PRED (use (reg:SI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (nil)))))
(note 31 30 41 2 NOTE_INSN_DELETED)
(insn 41 31 46 2 (set (reg:DI 0 ax [77])
        (mem/j:DI (reg/f:DI 3 bx [orig:68 this ] [68]) [0 this_1(D)->m+0 S8 A64])) tiles.cpp:248 87 {*movdi_internal_rex64}
     (nil))
(insn 46 41 33 2 (set (reg:DI 1 dx [orig:74 D.26109 ] [74])
        (mult:DI (reg:DI 0 ax [77])
            (const_int 8 [0x8]))) tiles.cpp:248 267 {*leadi}
     (expr_list:REG_DEAD (reg:DI 0 ax [77])
        (nil)))
(insn 33 46 36 2 (set (reg/f:DI 4 si [orig:76 this_1(D)->data ] [76])
        (mem/f/j:DI (plus:DI (reg/f:DI 3 bx [orig:68 this ] [68])
                (const_int 8 [0x8])) [0 this_1(D)->data+0 S8 A64])) tiles.cpp:248 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 3 bx [orig:68 this ] [68])
        (nil)))
(insn 36 33 56 2 (set (reg:SI 5 di)
        (reg/v:SI 6 bp [orig:69 file ] [69])) tiles.cpp:248 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 6 bp [orig:69 file ] [69])
        (nil)))
(note 56 36 53 2 NOTE_INSN_EPILOGUE_BEG)
(insn/f 53 56 54 2 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) tiles.cpp:249 951 {pro_epilogue_adjust_stack_di_add}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
            (nil))))
(insn/f 54 53 55 2 (set (reg:DI 3 bx)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) tiles.cpp:249 77 {*popdi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
            (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])))
        (nil)))
(insn/f 55 54 37 2 (set (reg:DI 6 bp)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) tiles.cpp:249 77 {*popdi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
            (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])))
        (nil)))
(call_insn/j 37 55 38 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("write") [flags 0x41]  <function_decl 0x2b67b8e9c900 write>) [0 write S1 A8])
            (const_int 0 [0]))) tiles.cpp:248 665 {*sibcall_value}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:DI 0 ax)
                    (nil)))))
    (expr_list:REG_BR_PRED (use (reg:SI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (nil)))))
;;  succ:       EXIT [100.0%]  (ABNORMAL,SIBCALL)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp]
;; live  out 	 3 [bx] 6 [bp] 7 [sp]

(barrier 38 37 0)

;; Function void collision_table::restore(int) (_ZN15collision_table7restoreEi, funcdef_no=1075, decl_uid=23665, cgraph_uid=319)



try_optimize_cfg iteration 1



try_optimize_cfg iteration 1

Reordered sequence:
 2 bb 2  [10000]


void collision_table::restore(int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp]
;;  regular block artificial uses 	 7 [sp]
;;  eh block artificial uses 	 7 [sp] 16 [argp]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 3 [bx] 6 [bp] 7 [sp]
;;  regs ever live 	 0[ax] 1[dx] 3[bx] 4[si] 5[di] 6[bp] 7[sp] 17[flags]
;;  ref usage 	r0={8d,1u} r1={13d,6u} r2={7d} r3={3d,14u} r4={13d,7u} r5={13d,9u} r6={3d,14u} r7={7d,16u} r8={6d} r9={6d} r10={6d} r11={6d} r12={6d} r13={6d} r14={6d} r15={6d} r17={8d} r18={6d} r19={6d} r21={7d} r22={7d} r23={7d} r24={7d} r25={7d} r26={7d} r27={7d} r28={7d} r29={6d} r30={6d} r31={6d} r32={6d} r33={6d} r34={6d} r35={6d} r36={6d} r37={7d} r38={7d} r39={6d} r40={6d} r45={6d} r46={6d} r47={6d} r48={6d} r49={6d} r50={6d} r51={6d} r52={6d} 
;;    total ref usage 380{313d,67u,0e} in 51{45 regular + 6 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; lr  use 	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; live  gen 	 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; live  kill	 17 [flags]
(note 5 1 65 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 65 5 66 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg:DI 6 bp)) tiles.cpp:251 67 {*pushdi2_rex64}
     (expr_list:REG_DEAD (reg:DI 6 bp)
        (nil)))
(insn/f 66 65 67 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg:DI 3 bx)) tiles.cpp:251 67 {*pushdi2_rex64}
     (expr_list:REG_DEAD (reg:DI 3 bx)
        (nil)))
(insn/f 67 66 68 2 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) tiles.cpp:251 951 {pro_epilogue_adjust_stack_di_add}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -8 [0xfffffffffffffff8])))
            (nil))))
(note 68 67 2 2 NOTE_INSN_PROLOGUE_END)
(insn 2 68 3 2 (set (reg/f:DI 3 bx [orig:68 this ] [68])
        (reg:DI 5 di [ this ])) tiles.cpp:251 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ this ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 6 bp [orig:69 file ] [69])
        (reg:SI 4 si [ file ])) tiles.cpp:251 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ file ])
        (nil)))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (var_location:SI __fd (reg/v:SI 6 bp [orig:69 file ] [69])) tiles.cpp:252 -1
     (nil))
(debug_insn 8 7 9 2 (var_location:DI __buf (reg/f:DI 5 di [orig:68 this ] [68])) tiles.cpp:252 -1
     (nil))
(debug_insn 9 8 10 2 (var_location:DI __nbytes (const_int 8 [0x8])) tiles.cpp:252 -1
     (nil))
(insn 10 9 11 2 (set (reg:DI 1 dx)
        (const_int 8 [0x8])) /usr/include/x86_64-linux-gnu/bits/unistd.h:44 87 {*movdi_internal_rex64}
     (nil))
(insn 11 10 12 2 (set (reg:DI 4 si)
        (reg/f:DI 5 di [orig:68 this ] [68])) /usr/include/x86_64-linux-gnu/bits/unistd.h:44 87 {*movdi_internal_rex64}
     (nil))
(insn 12 11 13 2 (set (reg:SI 5 di)
        (reg/v:SI 6 bp [orig:69 file ] [69])) /usr/include/x86_64-linux-gnu/bits/unistd.h:44 89 {*movsi_internal}
     (nil))
(call_insn 13 12 14 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("*read") [flags 0x41]  <function_decl 0x2b67b8ef3500 __read_alias>) [0 __read_alias S1 A8])
            (const_int 0 [0]))) /usr/include/x86_64-linux-gnu/bits/unistd.h:44 663 {*call_value}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:DI 0 ax)
                    (nil)))))
    (expr_list:REG_BR_PRED (use (reg:SI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (nil)))))
(debug_insn 14 13 15 2 (var_location:SI __fd (reg/v:SI 6 bp [orig:69 file ] [69])) tiles.cpp:253 -1
     (nil))
(debug_insn 15 14 16 2 (var_location:DI __buf (plus:DI (reg/f:DI 3 bx [orig:68 this ] [68])
        (const_int 16 [0x10]))) tiles.cpp:253 -1
     (nil))
(debug_insn 16 15 60 2 (var_location:DI __nbytes (const_int 4 [0x4])) tiles.cpp:253 -1
     (nil))
(insn 60 16 18 2 (set (reg/f:DI 4 si [orig:70 D.26113 ] [70])
        (plus:DI (reg/f:DI 3 bx [orig:68 this ] [68])
            (const_int 16 [0x10]))) tiles.cpp:253 267 {*leadi}
     (nil))
(insn 18 60 20 2 (set (reg:DI 1 dx)
        (const_int 4 [0x4])) /usr/include/x86_64-linux-gnu/bits/unistd.h:44 87 {*movdi_internal_rex64}
     (nil))
(insn 20 18 21 2 (set (reg:SI 5 di)
        (reg/v:SI 6 bp [orig:69 file ] [69])) /usr/include/x86_64-linux-gnu/bits/unistd.h:44 89 {*movsi_internal}
     (nil))
(call_insn 21 20 22 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("*read") [flags 0x41]  <function_decl 0x2b67b8ef3500 __read_alias>) [0 __read_alias S1 A8])
            (const_int 0 [0]))) /usr/include/x86_64-linux-gnu/bits/unistd.h:44 663 {*call_value}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:DI 0 ax)
                    (nil)))))
    (expr_list:REG_BR_PRED (use (reg:SI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (nil)))))
(debug_insn 22 21 23 2 (var_location:SI __fd (reg/v:SI 6 bp [orig:69 file ] [69])) tiles.cpp:254 -1
     (nil))
(debug_insn 23 22 24 2 (var_location:DI __buf (plus:DI (reg/f:DI 3 bx [orig:68 this ] [68])
        (const_int 24 [0x18]))) tiles.cpp:254 -1
     (nil))
(debug_insn 24 23 61 2 (var_location:DI __nbytes (const_int 8 [0x8])) tiles.cpp:254 -1
     (nil))
(insn 61 24 26 2 (set (reg/f:DI 4 si [orig:71 D.26112 ] [71])
        (plus:DI (reg/f:DI 3 bx [orig:68 this ] [68])
            (const_int 24 [0x18]))) tiles.cpp:254 267 {*leadi}
     (nil))
(insn 26 61 28 2 (set (reg:DI 1 dx)
        (const_int 8 [0x8])) /usr/include/x86_64-linux-gnu/bits/unistd.h:44 87 {*movdi_internal_rex64}
     (nil))
(insn 28 26 29 2 (set (reg:SI 5 di)
        (reg/v:SI 6 bp [orig:69 file ] [69])) /usr/include/x86_64-linux-gnu/bits/unistd.h:44 89 {*movsi_internal}
     (nil))
(call_insn 29 28 30 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("*read") [flags 0x41]  <function_decl 0x2b67b8ef3500 __read_alias>) [0 __read_alias S1 A8])
            (const_int 0 [0]))) /usr/include/x86_64-linux-gnu/bits/unistd.h:44 663 {*call_value}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:DI 0 ax)
                    (nil)))))
    (expr_list:REG_BR_PRED (use (reg:SI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (nil)))))
(debug_insn 30 29 31 2 (var_location:SI __fd (reg/v:SI 6 bp [orig:69 file ] [69])) tiles.cpp:255 -1
     (nil))
(debug_insn 31 30 32 2 (var_location:DI __buf (plus:DI (reg/f:DI 3 bx [orig:68 this ] [68])
        (const_int 32 [0x20]))) tiles.cpp:255 -1
     (nil))
(debug_insn 32 31 62 2 (var_location:DI __nbytes (const_int 8 [0x8])) tiles.cpp:255 -1
     (nil))
(insn 62 32 34 2 (set (reg/f:DI 4 si [orig:72 D.26112 ] [72])
        (plus:DI (reg/f:DI 3 bx [orig:68 this ] [68])
            (const_int 32 [0x20]))) tiles.cpp:255 267 {*leadi}
     (nil))
(insn 34 62 36 2 (set (reg:DI 1 dx)
        (const_int 8 [0x8])) /usr/include/x86_64-linux-gnu/bits/unistd.h:44 87 {*movdi_internal_rex64}
     (nil))
(insn 36 34 37 2 (set (reg:SI 5 di)
        (reg/v:SI 6 bp [orig:69 file ] [69])) /usr/include/x86_64-linux-gnu/bits/unistd.h:44 89 {*movsi_internal}
     (nil))
(call_insn 37 36 38 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("*read") [flags 0x41]  <function_decl 0x2b67b8ef3500 __read_alias>) [0 __read_alias S1 A8])
            (const_int 0 [0]))) /usr/include/x86_64-linux-gnu/bits/unistd.h:44 663 {*call_value}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:DI 0 ax)
                    (nil)))))
    (expr_list:REG_BR_PRED (use (reg:SI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (nil)))))
(debug_insn 38 37 39 2 (var_location:SI __fd (reg/v:SI 6 bp [orig:69 file ] [69])) tiles.cpp:256 -1
     (nil))
(debug_insn 39 38 40 2 (var_location:DI __buf (plus:DI (reg/f:DI 3 bx [orig:68 this ] [68])
        (const_int 40 [0x28]))) tiles.cpp:256 -1
     (nil))
(debug_insn 40 39 63 2 (var_location:DI __nbytes (const_int 8 [0x8])) tiles.cpp:256 -1
     (nil))
(insn 63 40 42 2 (set (reg/f:DI 4 si [orig:73 D.26112 ] [73])
        (plus:DI (reg/f:DI 3 bx [orig:68 this ] [68])
            (const_int 40 [0x28]))) tiles.cpp:256 267 {*leadi}
     (nil))
(insn 42 63 44 2 (set (reg:DI 1 dx)
        (const_int 8 [0x8])) /usr/include/x86_64-linux-gnu/bits/unistd.h:44 87 {*movdi_internal_rex64}
     (nil))
(insn 44 42 45 2 (set (reg:SI 5 di)
        (reg/v:SI 6 bp [orig:69 file ] [69])) /usr/include/x86_64-linux-gnu/bits/unistd.h:44 89 {*movsi_internal}
     (nil))
(call_insn 45 44 46 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("*read") [flags 0x41]  <function_decl 0x2b67b8ef3500 __read_alias>) [0 __read_alias S1 A8])
            (const_int 0 [0]))) /usr/include/x86_64-linux-gnu/bits/unistd.h:44 663 {*call_value}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:DI 0 ax)
                    (nil)))))
    (expr_list:REG_BR_PRED (use (reg:SI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (nil)))))
(debug_insn 46 45 47 2 (var_location:SI __fd (reg/v:SI 6 bp [orig:69 file ] [69])) tiles.cpp:257 -1
     (nil))
(debug_insn 47 46 48 2 (var_location:DI __buf (mem/f/j:DI (plus:DI (reg/f:DI 3 bx [orig:68 this ] [68])
            (const_int 8 [0x8])) [0 this_1(D)->data+0 S8 A64])) tiles.cpp:257 -1
     (nil))
(debug_insn 48 47 49 2 (var_location:DI __nbytes (ashift:DI (mem/j:DI (reg/f:DI 3 bx [orig:68 this ] [68]) [0 this_1(D)->m+0 S8 A64])
        (const_int 3 [0x3]))) tiles.cpp:257 -1
     (nil))
(note 49 48 59 2 NOTE_INSN_DELETED)
(insn 59 49 64 2 (set (reg:DI 0 ax [77])
        (mem/j:DI (reg/f:DI 3 bx [orig:68 this ] [68]) [0 this_1(D)->m+0 S8 A64])) tiles.cpp:257 87 {*movdi_internal_rex64}
     (nil))
(insn 64 59 51 2 (set (reg:DI 1 dx [orig:74 D.26115 ] [74])
        (mult:DI (reg:DI 0 ax [77])
            (const_int 8 [0x8]))) tiles.cpp:257 267 {*leadi}
     (expr_list:REG_DEAD (reg:DI 0 ax [77])
        (nil)))
(insn 51 64 54 2 (set (reg/f:DI 4 si [orig:76 this_1(D)->data ] [76])
        (mem/f/j:DI (plus:DI (reg/f:DI 3 bx [orig:68 this ] [68])
                (const_int 8 [0x8])) [0 this_1(D)->data+0 S8 A64])) /usr/include/x86_64-linux-gnu/bits/unistd.h:44 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 3 bx [orig:68 this ] [68])
        (nil)))
(insn 54 51 74 2 (set (reg:SI 5 di)
        (reg/v:SI 6 bp [orig:69 file ] [69])) /usr/include/x86_64-linux-gnu/bits/unistd.h:44 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 6 bp [orig:69 file ] [69])
        (nil)))
(note 74 54 71 2 NOTE_INSN_EPILOGUE_BEG)
(insn/f 71 74 72 2 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) tiles.cpp:258 951 {pro_epilogue_adjust_stack_di_add}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
            (nil))))
(insn/f 72 71 73 2 (set (reg:DI 3 bx)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) tiles.cpp:258 77 {*popdi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
            (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])))
        (nil)))
(insn/f 73 72 55 2 (set (reg:DI 6 bp)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) tiles.cpp:258 77 {*popdi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
            (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])))
        (nil)))
(call_insn/j 55 73 56 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("*read") [flags 0x41]  <function_decl 0x2b67b8ef3500 __read_alias>) [0 __read_alias S1 A8])
            (const_int 0 [0]))) /usr/include/x86_64-linux-gnu/bits/unistd.h:44 665 {*sibcall_value}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:DI 0 ax)
                    (nil)))))
    (expr_list:REG_BR_PRED (use (reg:SI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (nil)))))
;;  succ:       EXIT [100.0%]  (ABNORMAL,SIBCALL)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp]
;; live  out 	 3 [bx] 6 [bp] 7 [sp]

(barrier 56 55 0)

;; Function void tiles(int*, int, int, float*, int) (_Z5tilesPiiiPfi, funcdef_no=1076, decl_uid=23709, cgraph_uid=320)



try_optimize_cfg iteration 1



try_optimize_cfg iteration 1

Reordered sequence:
 2 bb 2  [10000]


void tiles(int*, int, int, float*, int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp]
;;  regular block artificial uses 	 7 [sp]
;;  eh block artificial uses 	 7 [sp] 16 [argp]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 7 [sp]
;;  regs ever live 	 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags] 37[r8] 38[r9]
;;  ref usage 	r0={2d} r1={2d,1u} r2={2d,1u} r4={2d,1u} r5={2d,1u} r7={3d,9u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r17={3d} r18={1d} r19={1d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={2d,1u} r38={3d,1u} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} 
;;    total ref usage 80{65d,15u,0e} in 6{5 regular + 1 call} insns.
(note 1 0 8 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(7){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8]
;; live  gen 	 7 [sp] 38 [r9]
;; live  kill	 17 [flags]
(note 8 1 21 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 21 8 22 2 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -24 [0xffffffffffffffe8])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) tiles.cpp:275 951 {pro_epilogue_adjust_stack_di_add}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -24 [0xffffffffffffffe8])))
            (nil))))
(note 22 21 6 2 NOTE_INSN_PROLOGUE_END)
(note 6 22 7 2 NOTE_INSN_DELETED)
(note 7 6 10 2 NOTE_INSN_FUNCTION_BEG)
(insn 10 7 11 2 (set (mem:SI (reg/f:DI 7 sp) [0  S4 A64])
        (const_int 0 [0])) tiles.cpp:276 89 {*movsi_internal}
     (nil))
(note 11 10 12 2 NOTE_INSN_DELETED)
(insn 12 11 18 2 (set (reg:DI 38 r9)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:276 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUAL (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
        (nil)))
(call_insn 18 12 25 2 (call (mem:QI (symbol_ref:DI ("_Z5tilesPiiiPfiS_i") [flags 0x1]  <function_decl 0x2b67b8f14e00 tiles>) [0 tiles S1 A8])
        (const_int 8 [0x8])) tiles.cpp:276 656 {*call}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:SI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:SI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:SI 1 dx)
                            (nil)))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_BR_PRED (use (reg:SI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_BR_PRED (use (mem:SI (reg/f:DI 7 sp) [0  S4 A64]))
                                (nil)))))))))
(note 25 18 26 2 NOTE_INSN_EPILOGUE_BEG)
(insn/f 26 25 27 2 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 24 [0x18])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) tiles.cpp:277 951 {pro_epilogue_adjust_stack_di_add}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 24 [0x18])))
            (nil))))
(jump_insn 27 26 28 2 (simple_return) tiles.cpp:277 672 {simple_return_internal}
     (nil)
 -> simple_return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 7 [sp]
;; live  out 	 7 [sp]

(barrier 28 27 0)

;; Function void tiles(int*, int, collision_table*, float*, int) (_Z5tilesPiiP15collision_tablePfi, funcdef_no=1077, decl_uid=23715, cgraph_uid=321)



try_optimize_cfg iteration 1



try_optimize_cfg iteration 1

Reordered sequence:
 2 bb 2  [10000]


void tiles(int*, int, collision_table*, float*, int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp]
;;  regular block artificial uses 	 7 [sp]
;;  eh block artificial uses 	 7 [sp] 16 [argp]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 7 [sp]
;;  regs ever live 	 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags] 37[r8] 38[r9]
;;  ref usage 	r0={2d} r1={2d,1u} r2={2d,1u} r4={2d,1u} r5={2d,1u} r7={3d,9u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r17={3d} r18={1d} r19={1d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={2d,1u} r38={3d,1u} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} 
;;    total ref usage 80{65d,15u,0e} in 6{5 regular + 1 call} insns.
(note 1 0 8 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(7){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8]
;; live  gen 	 7 [sp] 38 [r9]
;; live  kill	 17 [flags]
(note 8 1 21 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 21 8 22 2 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -24 [0xffffffffffffffe8])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) tiles.cpp:278 951 {pro_epilogue_adjust_stack_di_add}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -24 [0xffffffffffffffe8])))
            (nil))))
(note 22 21 6 2 NOTE_INSN_PROLOGUE_END)
(note 6 22 7 2 NOTE_INSN_DELETED)
(note 7 6 10 2 NOTE_INSN_FUNCTION_BEG)
(insn 10 7 11 2 (set (mem:SI (reg/f:DI 7 sp) [0  S4 A64])
        (const_int 0 [0])) tiles.cpp:279 89 {*movsi_internal}
     (nil))
(note 11 10 12 2 NOTE_INSN_DELETED)
(insn 12 11 18 2 (set (reg:DI 38 r9)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:279 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUAL (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
        (nil)))
(call_insn 18 12 25 2 (call (mem:QI (symbol_ref:DI ("_Z5tilesPiiP15collision_tablePfiS_i") [flags 0x1]  <function_decl 0x2b67b8f25600 tiles>) [0 tiles S1 A8])
        (const_int 8 [0x8])) tiles.cpp:279 656 {*call}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:SI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:SI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:DI 1 dx)
                            (nil)))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_BR_PRED (use (mem:SI (reg/f:DI 7 sp) [0  S4 A64]))
                                (nil)))))))))
(note 25 18 26 2 NOTE_INSN_EPILOGUE_BEG)
(insn/f 26 25 27 2 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 24 [0x18])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) tiles.cpp:280 951 {pro_epilogue_adjust_stack_di_add}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 24 [0x18])))
            (nil))))
(jump_insn 27 26 28 2 (simple_return) tiles.cpp:280 672 {simple_return_internal}
     (nil)
 -> simple_return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 7 [sp]
;; live  out 	 7 [sp]

(barrier 28 27 0)

;; Function void tiles(int*, int, int, float*, int, int) (_Z5tilesPiiiPfii, funcdef_no=1078, decl_uid=23722, cgraph_uid=322)



try_optimize_cfg iteration 1



try_optimize_cfg iteration 1

Reordered sequence:
 2 bb 2  [10000]


void tiles(int*, int, int, float*, int, int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp]
;;  regular block artificial uses 	 7 [sp]
;;  eh block artificial uses 	 7 [sp] 16 [argp]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 7 [sp]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags] 37[r8] 38[r9]
;;  ref usage 	r0={3d,2u} r1={2d,1u} r2={2d,1u} r4={2d,1u} r5={2d,1u} r7={3d,9u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r17={3d} r18={1d} r19={1d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={2d,1u} r38={3d,2u} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} 
;;    total ref usage 84{66d,18u,0e} in 8{7 regular + 1 call} insns.
(note 1 0 9 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(7){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9]
;; live  gen 	 0 [ax] 7 [sp] 38 [r9]
;; live  kill	 17 [flags]
(note 9 1 24 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 24 9 25 2 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -24 [0xffffffffffffffe8])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) tiles.cpp:283 951 {pro_epilogue_adjust_stack_di_add}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -24 [0xffffffffffffffe8])))
            (nil))))
(note 25 24 6 2 NOTE_INSN_PROLOGUE_END)
(note 6 25 7 2 NOTE_INSN_DELETED)
(note 7 6 8 2 NOTE_INSN_DELETED)
(note 8 7 11 2 NOTE_INSN_FUNCTION_BEG)
(insn 11 8 12 2 (set (reg/f:DI 0 ax [65])
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:284 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUIV (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])
        (nil)))
(insn 12 11 13 2 (set (mem/j/c:SI (reg/f:DI 0 ax [65]) [0 i_tmp_arr+0 S4 A256])
        (reg:SI 38 r9 [ h1 ])) tiles.cpp:284 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 38 r9 [ h1 ])
        (nil)))
(insn 13 12 15 2 (set (mem:SI (reg/f:DI 7 sp) [0  S4 A64])
        (const_int 1 [0x1])) tiles.cpp:285 89 {*movsi_internal}
     (nil))
(insn 15 13 21 2 (set (reg:DI 38 r9)
        (reg/f:DI 0 ax [65])) tiles.cpp:285 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [65])
        (expr_list:REG_EQUAL (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
            (nil))))
(call_insn 21 15 28 2 (call (mem:QI (symbol_ref:DI ("_Z5tilesPiiiPfiS_i") [flags 0x1]  <function_decl 0x2b67b8f14e00 tiles>) [0 tiles S1 A8])
        (const_int 8 [0x8])) tiles.cpp:285 656 {*call}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:SI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:SI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:SI 1 dx)
                            (nil)))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_BR_PRED (use (reg:SI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_BR_PRED (use (mem:SI (reg/f:DI 7 sp) [0  S4 A64]))
                                (nil)))))))))
(note 28 21 29 2 NOTE_INSN_EPILOGUE_BEG)
(insn/f 29 28 30 2 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 24 [0x18])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) tiles.cpp:286 951 {pro_epilogue_adjust_stack_di_add}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 24 [0x18])))
            (nil))))
(jump_insn 30 29 31 2 (simple_return) tiles.cpp:286 672 {simple_return_internal}
     (nil)
 -> simple_return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 7 [sp]
;; live  out 	 7 [sp]

(barrier 31 30 0)

;; Function void tiles(int*, int, collision_table*, float*, int, int) (_Z5tilesPiiP15collision_tablePfii, funcdef_no=1079, decl_uid=23729, cgraph_uid=323)



try_optimize_cfg iteration 1



try_optimize_cfg iteration 1

Reordered sequence:
 2 bb 2  [10000]


void tiles(int*, int, collision_table*, float*, int, int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp]
;;  regular block artificial uses 	 7 [sp]
;;  eh block artificial uses 	 7 [sp] 16 [argp]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 7 [sp]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags] 37[r8] 38[r9]
;;  ref usage 	r0={3d,2u} r1={2d,1u} r2={2d,1u} r4={2d,1u} r5={2d,1u} r7={3d,9u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r17={3d} r18={1d} r19={1d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={2d,1u} r38={3d,2u} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} 
;;    total ref usage 84{66d,18u,0e} in 8{7 regular + 1 call} insns.
(note 1 0 9 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(7){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9]
;; live  gen 	 0 [ax] 7 [sp] 38 [r9]
;; live  kill	 17 [flags]
(note 9 1 24 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 24 9 25 2 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -24 [0xffffffffffffffe8])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) tiles.cpp:287 951 {pro_epilogue_adjust_stack_di_add}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -24 [0xffffffffffffffe8])))
            (nil))))
(note 25 24 6 2 NOTE_INSN_PROLOGUE_END)
(note 6 25 7 2 NOTE_INSN_DELETED)
(note 7 6 8 2 NOTE_INSN_DELETED)
(note 8 7 11 2 NOTE_INSN_FUNCTION_BEG)
(insn 11 8 12 2 (set (reg/f:DI 0 ax [65])
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:288 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUIV (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])
        (nil)))
(insn 12 11 13 2 (set (mem/j/c:SI (reg/f:DI 0 ax [65]) [0 i_tmp_arr+0 S4 A256])
        (reg:SI 38 r9 [ h1 ])) tiles.cpp:288 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 38 r9 [ h1 ])
        (nil)))
(insn 13 12 15 2 (set (mem:SI (reg/f:DI 7 sp) [0  S4 A64])
        (const_int 1 [0x1])) tiles.cpp:289 89 {*movsi_internal}
     (nil))
(insn 15 13 21 2 (set (reg:DI 38 r9)
        (reg/f:DI 0 ax [65])) tiles.cpp:289 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [65])
        (expr_list:REG_EQUAL (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
            (nil))))
(call_insn 21 15 28 2 (call (mem:QI (symbol_ref:DI ("_Z5tilesPiiP15collision_tablePfiS_i") [flags 0x1]  <function_decl 0x2b67b8f25600 tiles>) [0 tiles S1 A8])
        (const_int 8 [0x8])) tiles.cpp:289 656 {*call}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:SI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:SI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:DI 1 dx)
                            (nil)))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_BR_PRED (use (mem:SI (reg/f:DI 7 sp) [0  S4 A64]))
                                (nil)))))))))
(note 28 21 29 2 NOTE_INSN_EPILOGUE_BEG)
(insn/f 29 28 30 2 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 24 [0x18])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) tiles.cpp:290 951 {pro_epilogue_adjust_stack_di_add}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 24 [0x18])))
            (nil))))
(jump_insn 30 29 31 2 (simple_return) tiles.cpp:290 672 {simple_return_internal}
     (nil)
 -> simple_return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 7 [sp]
;; live  out 	 7 [sp]

(barrier 31 30 0)

;; Function void tiles(int*, int, int, float*, int, int, int) (_Z5tilesPiiiPfiii, funcdef_no=1080, decl_uid=23737, cgraph_uid=324)



try_optimize_cfg iteration 1



try_optimize_cfg iteration 1

Reordered sequence:
 2 bb 2  [10000]


void tiles(int*, int, int, float*, int, int, int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp]
;;  regular block artificial uses 	 7 [sp]
;;  eh block artificial uses 	 7 [sp] 16 [argp]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 7 [sp]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 37[r8] 38[r9]
;;  ref usage 	r0={3d,3u} r1={2d,1u} r2={2d,1u} r4={2d,1u} r5={2d,1u} r7={1d,5u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1u,1e} r17={1d} r18={1d} r19={1d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={2d,1u} r38={4d,3u} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} 
;;    total ref usage 81{63d,17u,1e} in 7{6 regular + 1 call} insns.
(note 1 0 10 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(7){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 16 [argp] 37 [r8] 38 [r9]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 16 [argp] 37 [r8] 38 [r9]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9]
;; live  gen 	 0 [ax] 38 [r9]
;; live  kill	
(note 10 1 29 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 29 10 6 2 NOTE_INSN_PROLOGUE_END)
(note 6 29 7 2 NOTE_INSN_DELETED)
(note 7 6 9 2 NOTE_INSN_DELETED)
(note 9 7 12 2 NOTE_INSN_FUNCTION_BEG)
(insn 12 9 13 2 (set (reg/f:DI 0 ax [66])
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:294 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUIV (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])
        (nil)))
(insn 13 12 28 2 (set (mem/j/c:SI (reg/f:DI 0 ax [66]) [0 i_tmp_arr+0 S4 A256])
        (reg:SI 38 r9 [ h1 ])) tiles.cpp:294 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 38 r9 [ h1 ])
        (nil)))
(insn 28 13 15 2 (set (reg/v:SI 38 r9 [orig:65 h2 ] [65])
        (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0 h2+0 S4 A64])) tiles.cpp:295 89 {*movsi_internal}
     (expr_list:REG_EQUIV (mem/c:SI (reg/f:DI 16 argp) [0 h2+0 S4 A64])
        (nil)))
(insn 15 28 16 2 (set (mem/j/c:SI (plus:DI (reg/f:DI 0 ax [66])
                (const_int 4 [0x4])) [0 i_tmp_arr+4 S4 A32])
        (reg/v:SI 38 r9 [orig:65 h2 ] [65])) tiles.cpp:295 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 38 r9 [orig:65 h2 ] [65])
        (nil)))
(insn 16 15 18 2 (set (mem:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0  S4 A64])
        (const_int 2 [0x2])) tiles.cpp:296 89 {*movsi_internal}
     (nil))
(insn 18 16 24 2 (set (reg:DI 38 r9)
        (reg/f:DI 0 ax [66])) tiles.cpp:296 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [66])
        (expr_list:REG_EQUAL (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
            (nil))))
(call_insn/j 24 18 25 2 (call (mem:QI (symbol_ref:DI ("_Z5tilesPiiiPfiS_i") [flags 0x1]  <function_decl 0x2b67b8f14e00 tiles>) [0 tiles S1 A8])
        (const_int 8 [0x8])) tiles.cpp:296 659 {*sibcall}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:SI 37 r8)
            (expr_list:REG_DEAD (reg/f:DI 16 argp)
                (expr_list:REG_DEAD (reg:DI 5 di)
                    (expr_list:REG_DEAD (reg:SI 4 si)
                        (expr_list:REG_DEAD (reg:DI 2 cx)
                            (expr_list:REG_DEAD (reg:SI 1 dx)
                                (nil))))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_BR_PRED (use (reg:SI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_BR_PRED (use (mem:SI (reg/f:DI 16 argp) [0  S4 A64]))
                                (nil)))))))))
;;  succ:       EXIT [100.0%]  (ABNORMAL,SIBCALL)
;; lr  out 	 7 [sp]
;; live  out 	 7 [sp]

(barrier 25 24 0)

;; Function void tiles(int*, int, collision_table*, float*, int, int, int) (_Z5tilesPiiP15collision_tablePfiii, funcdef_no=1081, decl_uid=23745, cgraph_uid=325)



try_optimize_cfg iteration 1



try_optimize_cfg iteration 1

Reordered sequence:
 2 bb 2  [10000]


void tiles(int*, int, collision_table*, float*, int, int, int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp]
;;  regular block artificial uses 	 7 [sp]
;;  eh block artificial uses 	 7 [sp] 16 [argp]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 7 [sp]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 37[r8] 38[r9]
;;  ref usage 	r0={3d,3u} r1={2d,1u} r2={2d,1u} r4={2d,1u} r5={2d,1u} r7={1d,5u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1u,1e} r17={1d} r18={1d} r19={1d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={2d,1u} r38={4d,3u} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} 
;;    total ref usage 81{63d,17u,1e} in 7{6 regular + 1 call} insns.
(note 1 0 10 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(7){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 16 [argp] 37 [r8] 38 [r9]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 16 [argp] 37 [r8] 38 [r9]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9]
;; live  gen 	 0 [ax] 38 [r9]
;; live  kill	
(note 10 1 29 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 29 10 6 2 NOTE_INSN_PROLOGUE_END)
(note 6 29 7 2 NOTE_INSN_DELETED)
(note 7 6 9 2 NOTE_INSN_DELETED)
(note 9 7 12 2 NOTE_INSN_FUNCTION_BEG)
(insn 12 9 13 2 (set (reg/f:DI 0 ax [66])
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:299 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUIV (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])
        (nil)))
(insn 13 12 28 2 (set (mem/j/c:SI (reg/f:DI 0 ax [66]) [0 i_tmp_arr+0 S4 A256])
        (reg:SI 38 r9 [ h1 ])) tiles.cpp:299 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 38 r9 [ h1 ])
        (nil)))
(insn 28 13 15 2 (set (reg/v:SI 38 r9 [orig:65 h2 ] [65])
        (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0 h2+0 S4 A64])) tiles.cpp:300 89 {*movsi_internal}
     (expr_list:REG_EQUIV (mem/c:SI (reg/f:DI 16 argp) [0 h2+0 S4 A64])
        (nil)))
(insn 15 28 16 2 (set (mem/j/c:SI (plus:DI (reg/f:DI 0 ax [66])
                (const_int 4 [0x4])) [0 i_tmp_arr+4 S4 A32])
        (reg/v:SI 38 r9 [orig:65 h2 ] [65])) tiles.cpp:300 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 38 r9 [orig:65 h2 ] [65])
        (nil)))
(insn 16 15 18 2 (set (mem:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0  S4 A64])
        (const_int 2 [0x2])) tiles.cpp:301 89 {*movsi_internal}
     (nil))
(insn 18 16 24 2 (set (reg:DI 38 r9)
        (reg/f:DI 0 ax [66])) tiles.cpp:301 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [66])
        (expr_list:REG_EQUAL (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
            (nil))))
(call_insn/j 24 18 25 2 (call (mem:QI (symbol_ref:DI ("_Z5tilesPiiP15collision_tablePfiS_i") [flags 0x1]  <function_decl 0x2b67b8f25600 tiles>) [0 tiles S1 A8])
        (const_int 8 [0x8])) tiles.cpp:301 659 {*sibcall}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:SI 37 r8)
            (expr_list:REG_DEAD (reg/f:DI 16 argp)
                (expr_list:REG_DEAD (reg:DI 5 di)
                    (expr_list:REG_DEAD (reg:SI 4 si)
                        (expr_list:REG_DEAD (reg:DI 2 cx)
                            (expr_list:REG_DEAD (reg:DI 1 dx)
                                (nil))))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_BR_PRED (use (mem:SI (reg/f:DI 16 argp) [0  S4 A64]))
                                (nil)))))))))
;;  succ:       EXIT [100.0%]  (ABNORMAL,SIBCALL)
;; lr  out 	 7 [sp]
;; live  out 	 7 [sp]

(barrier 25 24 0)

;; Function void tiles(int*, int, int, float*, int, int, int, int) (_Z5tilesPiiiPfiiii, funcdef_no=1082, decl_uid=23754, cgraph_uid=326)



try_optimize_cfg iteration 1



try_optimize_cfg iteration 1

Reordered sequence:
 2 bb 2  [10000]


void tiles(int*, int, int, float*, int, int, int, int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp]
;;  regular block artificial uses 	 7 [sp]
;;  eh block artificial uses 	 7 [sp] 16 [argp]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 7 [sp]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 37[r8] 38[r9]
;;  ref usage 	r0={3d,4u} r1={2d,1u} r2={2d,1u} r4={2d,1u} r5={2d,1u} r7={1d,6u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1u,2e} r17={1d} r18={1d} r19={1d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={2d,1u} r38={5d,4u} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} 
;;    total ref usage 86{64d,20u,2e} in 9{8 regular + 1 call} insns.
(note 1 0 11 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(7){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 16 [argp] 37 [r8] 38 [r9]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 16 [argp] 37 [r8] 38 [r9]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9]
;; live  gen 	 0 [ax] 38 [r9]
;; live  kill	
(note 11 1 33 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 33 11 6 2 NOTE_INSN_PROLOGUE_END)
(note 6 33 7 2 NOTE_INSN_DELETED)
(note 7 6 10 2 NOTE_INSN_DELETED)
(note 10 7 13 2 NOTE_INSN_FUNCTION_BEG)
(insn 13 10 14 2 (set (reg/f:DI 0 ax [67])
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:306 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUIV (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])
        (nil)))
(insn 14 13 32 2 (set (mem/j/c:SI (reg/f:DI 0 ax [67]) [0 i_tmp_arr+0 S4 A256])
        (reg:SI 38 r9 [ h1 ])) tiles.cpp:306 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 38 r9 [ h1 ])
        (nil)))
(insn 32 14 16 2 (set (reg/v:SI 38 r9 [orig:65 h2 ] [65])
        (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0 h2+0 S4 A64])) tiles.cpp:307 89 {*movsi_internal}
     (expr_list:REG_EQUIV (mem/c:SI (reg/f:DI 16 argp) [0 h2+0 S4 A64])
        (nil)))
(insn 16 32 31 2 (set (mem/j/c:SI (plus:DI (reg/f:DI 0 ax [67])
                (const_int 4 [0x4])) [0 i_tmp_arr+4 S4 A32])
        (reg/v:SI 38 r9 [orig:65 h2 ] [65])) tiles.cpp:307 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 38 r9 [orig:65 h2 ] [65])
        (nil)))
(insn 31 16 18 2 (set (reg/v:SI 38 r9 [orig:66 h3 ] [66])
        (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 16 [0x10])) [0 h3+0 S4 A64])) tiles.cpp:308 89 {*movsi_internal}
     (expr_list:REG_EQUIV (mem/c:SI (plus:DI (reg/f:DI 16 argp)
                (const_int 8 [0x8])) [0 h3+0 S4 A64])
        (nil)))
(insn 18 31 19 2 (set (mem/j/c:SI (plus:DI (reg/f:DI 0 ax [67])
                (const_int 8 [0x8])) [0 i_tmp_arr+8 S4 A64])
        (reg/v:SI 38 r9 [orig:66 h3 ] [66])) tiles.cpp:308 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 38 r9 [orig:66 h3 ] [66])
        (nil)))
(insn 19 18 21 2 (set (mem:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0  S4 A64])
        (const_int 3 [0x3])) tiles.cpp:309 89 {*movsi_internal}
     (nil))
(insn 21 19 27 2 (set (reg:DI 38 r9)
        (reg/f:DI 0 ax [67])) tiles.cpp:309 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [67])
        (expr_list:REG_EQUAL (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
            (nil))))
(call_insn/j 27 21 28 2 (call (mem:QI (symbol_ref:DI ("_Z5tilesPiiiPfiS_i") [flags 0x1]  <function_decl 0x2b67b8f14e00 tiles>) [0 tiles S1 A8])
        (const_int 8 [0x8])) tiles.cpp:309 659 {*sibcall}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:SI 37 r8)
            (expr_list:REG_DEAD (reg/f:DI 16 argp)
                (expr_list:REG_DEAD (reg:DI 5 di)
                    (expr_list:REG_DEAD (reg:SI 4 si)
                        (expr_list:REG_DEAD (reg:DI 2 cx)
                            (expr_list:REG_DEAD (reg:SI 1 dx)
                                (nil))))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_BR_PRED (use (reg:SI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_BR_PRED (use (mem:SI (reg/f:DI 16 argp) [0  S4 A64]))
                                (nil)))))))))
;;  succ:       EXIT [100.0%]  (ABNORMAL,SIBCALL)
;; lr  out 	 7 [sp]
;; live  out 	 7 [sp]

(barrier 28 27 0)

;; Function void tiles(int*, int, collision_table*, float*, int, int, int, int) (_Z5tilesPiiP15collision_tablePfiiii, funcdef_no=1083, decl_uid=23763, cgraph_uid=327)



try_optimize_cfg iteration 1



try_optimize_cfg iteration 1

Reordered sequence:
 2 bb 2  [10000]


void tiles(int*, int, collision_table*, float*, int, int, int, int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp]
;;  regular block artificial uses 	 7 [sp]
;;  eh block artificial uses 	 7 [sp] 16 [argp]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 7 [sp]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 37[r8] 38[r9]
;;  ref usage 	r0={3d,4u} r1={2d,1u} r2={2d,1u} r4={2d,1u} r5={2d,1u} r7={1d,6u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1u,2e} r17={1d} r18={1d} r19={1d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={2d,1u} r38={5d,4u} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} 
;;    total ref usage 86{64d,20u,2e} in 9{8 regular + 1 call} insns.
(note 1 0 11 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(7){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 16 [argp] 37 [r8] 38 [r9]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 16 [argp] 37 [r8] 38 [r9]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9]
;; live  gen 	 0 [ax] 38 [r9]
;; live  kill	
(note 11 1 33 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 33 11 6 2 NOTE_INSN_PROLOGUE_END)
(note 6 33 7 2 NOTE_INSN_DELETED)
(note 7 6 10 2 NOTE_INSN_DELETED)
(note 10 7 13 2 NOTE_INSN_FUNCTION_BEG)
(insn 13 10 14 2 (set (reg/f:DI 0 ax [67])
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:312 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUIV (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])
        (nil)))
(insn 14 13 32 2 (set (mem/j/c:SI (reg/f:DI 0 ax [67]) [0 i_tmp_arr+0 S4 A256])
        (reg:SI 38 r9 [ h1 ])) tiles.cpp:312 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 38 r9 [ h1 ])
        (nil)))
(insn 32 14 16 2 (set (reg/v:SI 38 r9 [orig:65 h2 ] [65])
        (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0 h2+0 S4 A64])) tiles.cpp:313 89 {*movsi_internal}
     (expr_list:REG_EQUIV (mem/c:SI (reg/f:DI 16 argp) [0 h2+0 S4 A64])
        (nil)))
(insn 16 32 31 2 (set (mem/j/c:SI (plus:DI (reg/f:DI 0 ax [67])
                (const_int 4 [0x4])) [0 i_tmp_arr+4 S4 A32])
        (reg/v:SI 38 r9 [orig:65 h2 ] [65])) tiles.cpp:313 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 38 r9 [orig:65 h2 ] [65])
        (nil)))
(insn 31 16 18 2 (set (reg/v:SI 38 r9 [orig:66 h3 ] [66])
        (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 16 [0x10])) [0 h3+0 S4 A64])) tiles.cpp:314 89 {*movsi_internal}
     (expr_list:REG_EQUIV (mem/c:SI (plus:DI (reg/f:DI 16 argp)
                (const_int 8 [0x8])) [0 h3+0 S4 A64])
        (nil)))
(insn 18 31 19 2 (set (mem/j/c:SI (plus:DI (reg/f:DI 0 ax [67])
                (const_int 8 [0x8])) [0 i_tmp_arr+8 S4 A64])
        (reg/v:SI 38 r9 [orig:66 h3 ] [66])) tiles.cpp:314 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 38 r9 [orig:66 h3 ] [66])
        (nil)))
(insn 19 18 21 2 (set (mem:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0  S4 A64])
        (const_int 3 [0x3])) tiles.cpp:315 89 {*movsi_internal}
     (nil))
(insn 21 19 27 2 (set (reg:DI 38 r9)
        (reg/f:DI 0 ax [67])) tiles.cpp:315 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [67])
        (expr_list:REG_EQUAL (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
            (nil))))
(call_insn/j 27 21 28 2 (call (mem:QI (symbol_ref:DI ("_Z5tilesPiiP15collision_tablePfiS_i") [flags 0x1]  <function_decl 0x2b67b8f25600 tiles>) [0 tiles S1 A8])
        (const_int 8 [0x8])) tiles.cpp:315 659 {*sibcall}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:SI 37 r8)
            (expr_list:REG_DEAD (reg/f:DI 16 argp)
                (expr_list:REG_DEAD (reg:DI 5 di)
                    (expr_list:REG_DEAD (reg:SI 4 si)
                        (expr_list:REG_DEAD (reg:DI 2 cx)
                            (expr_list:REG_DEAD (reg:DI 1 dx)
                                (nil))))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_BR_PRED (use (mem:SI (reg/f:DI 16 argp) [0  S4 A64]))
                                (nil)))))))))
;;  succ:       EXIT [100.0%]  (ABNORMAL,SIBCALL)
;; lr  out 	 7 [sp]
;; live  out 	 7 [sp]

(barrier 28 27 0)

;; Function void tiles1(int*, int, int, float) (_Z6tiles1Piiif, funcdef_no=1084, decl_uid=23768, cgraph_uid=328)



try_optimize_cfg iteration 1



try_optimize_cfg iteration 1

Reordered sequence:
 2 bb 2  [10000]


void tiles1(int*, int, int, float)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp]
;;  regular block artificial uses 	 7 [sp]
;;  eh block artificial uses 	 7 [sp] 16 [argp]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 7 [sp]
;;  regs ever live 	 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags] 21[xmm0] 37[r8] 38[r9]
;;  ref usage 	r0={2d} r1={2d,1u} r2={3d,2u} r4={2d,1u} r5={2d,1u} r7={3d,9u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r17={3d} r18={1d} r19={1d} r21={2d,1u} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={3d,1u} r38={3d,1u} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} 
;;    total ref usage 84{67d,17u,0e} in 9{8 regular + 1 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(7){ }}
;; lr  in  	 1 [dx] 4 [si] 5 [di] 7 [sp] 21 [xmm0]
;; lr  use 	 1 [dx] 4 [si] 5 [di] 7 [sp] 21 [xmm0]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 1 [dx] 4 [si] 5 [di] 7 [sp] 21 [xmm0]
;; live  gen 	 2 [cx] 7 [sp] 37 [r8] 38 [r9]
;; live  kill	 17 [flags]
(note 7 1 23 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 23 7 24 2 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -24 [0xffffffffffffffe8])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) tiles.cpp:319 951 {pro_epilogue_adjust_stack_di_add}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -24 [0xffffffffffffffe8])))
            (nil))))
(note 24 23 6 2 NOTE_INSN_PROLOGUE_END)
(note 6 24 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (reg/f:DI 2 cx [63])
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b67b8fac000 f_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:320 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUIV (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b67b8fac000 f_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])
        (nil)))
(insn 10 9 11 2 (set (mem/j/c:SF (reg/f:DI 2 cx [63]) [0 f_tmp_arr+0 S4 A256])
        (reg/v:SF 21 xmm0 [orig:62 f1 ] [62])) tiles.cpp:320 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/v:SF 21 xmm0 [orig:62 f1 ] [62])
        (nil)))
(insn 11 10 12 2 (set (mem:SI (reg/f:DI 7 sp) [0  S4 A64])
        (const_int 0 [0])) tiles.cpp:321 89 {*movsi_internal}
     (nil))
(note 12 11 13 2 NOTE_INSN_DELETED)
(insn 13 12 14 2 (set (reg:DI 38 r9)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:321 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUAL (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
        (nil)))
(insn 14 13 20 2 (set (reg:SI 37 r8)
        (const_int 1 [0x1])) tiles.cpp:321 89 {*movsi_internal}
     (nil))
(call_insn 20 14 27 2 (call (mem:QI (symbol_ref:DI ("_Z5tilesPiiiPfiS_i") [flags 0x1]  <function_decl 0x2b67b8f14e00 tiles>) [0 tiles S1 A8])
        (const_int 8 [0x8])) tiles.cpp:321 656 {*call}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:SI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:SI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:SI 1 dx)
                            (nil)))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_BR_PRED (use (reg:SI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_BR_PRED (use (mem:SI (reg/f:DI 7 sp) [0  S4 A64]))
                                (nil)))))))))
(note 27 20 28 2 NOTE_INSN_EPILOGUE_BEG)
(insn/f 28 27 29 2 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 24 [0x18])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) tiles.cpp:322 951 {pro_epilogue_adjust_stack_di_add}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 24 [0x18])))
            (nil))))
(jump_insn 29 28 30 2 (simple_return) tiles.cpp:322 672 {simple_return_internal}
     (nil)
 -> simple_return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 7 [sp]
;; live  out 	 7 [sp]

(barrier 30 29 0)

;; Function void tiles1(int*, int, collision_table*, float) (_Z6tiles1PiiP15collision_tablef, funcdef_no=1085, decl_uid=23773, cgraph_uid=329)



try_optimize_cfg iteration 1



try_optimize_cfg iteration 1

Reordered sequence:
 2 bb 2  [10000]


void tiles1(int*, int, collision_table*, float)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp]
;;  regular block artificial uses 	 7 [sp]
;;  eh block artificial uses 	 7 [sp] 16 [argp]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 7 [sp]
;;  regs ever live 	 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags] 21[xmm0] 37[r8] 38[r9]
;;  ref usage 	r0={2d} r1={2d,1u} r2={3d,2u} r4={2d,1u} r5={2d,1u} r7={3d,9u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r17={3d} r18={1d} r19={1d} r21={2d,1u} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={3d,1u} r38={3d,1u} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} 
;;    total ref usage 84{67d,17u,0e} in 9{8 regular + 1 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(7){ }}
;; lr  in  	 1 [dx] 4 [si] 5 [di] 7 [sp] 21 [xmm0]
;; lr  use 	 1 [dx] 4 [si] 5 [di] 7 [sp] 21 [xmm0]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 1 [dx] 4 [si] 5 [di] 7 [sp] 21 [xmm0]
;; live  gen 	 2 [cx] 7 [sp] 37 [r8] 38 [r9]
;; live  kill	 17 [flags]
(note 7 1 23 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 23 7 24 2 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -24 [0xffffffffffffffe8])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) tiles.cpp:323 951 {pro_epilogue_adjust_stack_di_add}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -24 [0xffffffffffffffe8])))
            (nil))))
(note 24 23 6 2 NOTE_INSN_PROLOGUE_END)
(note 6 24 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (reg/f:DI 2 cx [63])
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b67b8fac000 f_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:324 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUIV (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b67b8fac000 f_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])
        (nil)))
(insn 10 9 11 2 (set (mem/j/c:SF (reg/f:DI 2 cx [63]) [0 f_tmp_arr+0 S4 A256])
        (reg/v:SF 21 xmm0 [orig:62 f1 ] [62])) tiles.cpp:324 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/v:SF 21 xmm0 [orig:62 f1 ] [62])
        (nil)))
(insn 11 10 12 2 (set (mem:SI (reg/f:DI 7 sp) [0  S4 A64])
        (const_int 0 [0])) tiles.cpp:325 89 {*movsi_internal}
     (nil))
(note 12 11 13 2 NOTE_INSN_DELETED)
(insn 13 12 14 2 (set (reg:DI 38 r9)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:325 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUAL (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
        (nil)))
(insn 14 13 20 2 (set (reg:SI 37 r8)
        (const_int 1 [0x1])) tiles.cpp:325 89 {*movsi_internal}
     (nil))
(call_insn 20 14 27 2 (call (mem:QI (symbol_ref:DI ("_Z5tilesPiiP15collision_tablePfiS_i") [flags 0x1]  <function_decl 0x2b67b8f25600 tiles>) [0 tiles S1 A8])
        (const_int 8 [0x8])) tiles.cpp:325 656 {*call}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:SI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:SI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:DI 1 dx)
                            (nil)))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_BR_PRED (use (mem:SI (reg/f:DI 7 sp) [0  S4 A64]))
                                (nil)))))))))
(note 27 20 28 2 NOTE_INSN_EPILOGUE_BEG)
(insn/f 28 27 29 2 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 24 [0x18])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) tiles.cpp:326 951 {pro_epilogue_adjust_stack_di_add}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 24 [0x18])))
            (nil))))
(jump_insn 29 28 30 2 (simple_return) tiles.cpp:326 672 {simple_return_internal}
     (nil)
 -> simple_return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 7 [sp]
;; live  out 	 7 [sp]

(barrier 30 29 0)

;; Function void tiles1(int*, int, int, float, int) (_Z6tiles1Piiifi, funcdef_no=1086, decl_uid=23779, cgraph_uid=330)



try_optimize_cfg iteration 1



try_optimize_cfg iteration 1

Reordered sequence:
 2 bb 2  [10000]


void tiles1(int*, int, int, float, int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp]
;;  regular block artificial uses 	 7 [sp]
;;  eh block artificial uses 	 7 [sp] 16 [argp]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 7 [sp]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags] 21[xmm0] 37[r8] 38[r9]
;;  ref usage 	r0={3d,2u} r1={2d,1u} r2={3d,2u} r4={2d,1u} r5={2d,1u} r7={3d,9u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r17={3d} r18={1d} r19={1d} r21={2d,1u} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={3d,1u} r38={3d,2u} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} 
;;    total ref usage 88{68d,20u,0e} in 11{10 regular + 1 call} insns.
(note 1 0 8 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(7){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0]
;; live  gen 	 0 [ax] 2 [cx] 7 [sp] 37 [r8] 38 [r9]
;; live  kill	 17 [flags]
(note 8 1 26 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 26 8 27 2 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -24 [0xffffffffffffffe8])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) tiles.cpp:329 951 {pro_epilogue_adjust_stack_di_add}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -24 [0xffffffffffffffe8])))
            (nil))))
(note 27 26 7 2 NOTE_INSN_PROLOGUE_END)
(note 7 27 10 2 NOTE_INSN_FUNCTION_BEG)
(insn 10 7 11 2 (set (reg/f:DI 0 ax [64])
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b67b8fac000 f_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:330 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUIV (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b67b8fac000 f_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])
        (nil)))
(insn 11 10 12 2 (set (mem/j/c:SF (reg/f:DI 0 ax [64]) [0 f_tmp_arr+0 S4 A256])
        (reg/v:SF 21 xmm0 [orig:62 f1 ] [62])) tiles.cpp:330 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/v:SF 21 xmm0 [orig:62 f1 ] [62])
        (nil)))
(insn 12 11 13 2 (set (reg/f:DI 38 r9 [65])
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:331 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUIV (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])
        (nil)))
(insn 13 12 14 2 (set (mem/j/c:SI (reg/f:DI 38 r9 [65]) [0 i_tmp_arr+0 S4 A256])
        (reg/v:SI 2 cx [orig:63 h1 ] [63])) tiles.cpp:331 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 2 cx [orig:63 h1 ] [63])
        (nil)))
(insn 14 13 17 2 (set (mem:SI (reg/f:DI 7 sp) [0  S4 A64])
        (const_int 1 [0x1])) tiles.cpp:332 89 {*movsi_internal}
     (nil))
(insn 17 14 19 2 (set (reg:SI 37 r8)
        (const_int 1 [0x1])) tiles.cpp:332 89 {*movsi_internal}
     (nil))
(insn 19 17 23 2 (set (reg:DI 2 cx)
        (reg/f:DI 0 ax [64])) tiles.cpp:332 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [64])
        (expr_list:REG_EQUAL (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b67b8fac000 f_tmp_arr>)
            (nil))))
(call_insn 23 19 30 2 (call (mem:QI (symbol_ref:DI ("_Z5tilesPiiiPfiS_i") [flags 0x1]  <function_decl 0x2b67b8f14e00 tiles>) [0 tiles S1 A8])
        (const_int 8 [0x8])) tiles.cpp:332 656 {*call}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:SI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:SI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:SI 1 dx)
                            (nil)))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_BR_PRED (use (reg:SI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_BR_PRED (use (mem:SI (reg/f:DI 7 sp) [0  S4 A64]))
                                (nil)))))))))
(note 30 23 31 2 NOTE_INSN_EPILOGUE_BEG)
(insn/f 31 30 32 2 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 24 [0x18])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) tiles.cpp:333 951 {pro_epilogue_adjust_stack_di_add}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 24 [0x18])))
            (nil))))
(jump_insn 32 31 33 2 (simple_return) tiles.cpp:333 672 {simple_return_internal}
     (nil)
 -> simple_return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 7 [sp]
;; live  out 	 7 [sp]

(barrier 33 32 0)

;; Function void tiles1(int*, int, collision_table*, float, int) (_Z6tiles1PiiP15collision_tablefi, funcdef_no=1087, decl_uid=23785, cgraph_uid=331)



try_optimize_cfg iteration 1



try_optimize_cfg iteration 1

Reordered sequence:
 2 bb 2  [10000]


void tiles1(int*, int, collision_table*, float, int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp]
;;  regular block artificial uses 	 7 [sp]
;;  eh block artificial uses 	 7 [sp] 16 [argp]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 7 [sp]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags] 21[xmm0] 37[r8] 38[r9]
;;  ref usage 	r0={3d,2u} r1={2d,1u} r2={3d,2u} r4={2d,1u} r5={2d,1u} r7={3d,9u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r17={3d} r18={1d} r19={1d} r21={2d,1u} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={3d,1u} r38={3d,2u} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} 
;;    total ref usage 88{68d,20u,0e} in 11{10 regular + 1 call} insns.
(note 1 0 8 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(7){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0]
;; live  gen 	 0 [ax] 2 [cx] 7 [sp] 37 [r8] 38 [r9]
;; live  kill	 17 [flags]
(note 8 1 26 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 26 8 27 2 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -24 [0xffffffffffffffe8])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) tiles.cpp:334 951 {pro_epilogue_adjust_stack_di_add}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -24 [0xffffffffffffffe8])))
            (nil))))
(note 27 26 7 2 NOTE_INSN_PROLOGUE_END)
(note 7 27 10 2 NOTE_INSN_FUNCTION_BEG)
(insn 10 7 11 2 (set (reg/f:DI 0 ax [64])
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b67b8fac000 f_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:335 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUIV (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b67b8fac000 f_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])
        (nil)))
(insn 11 10 12 2 (set (mem/j/c:SF (reg/f:DI 0 ax [64]) [0 f_tmp_arr+0 S4 A256])
        (reg/v:SF 21 xmm0 [orig:62 f1 ] [62])) tiles.cpp:335 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/v:SF 21 xmm0 [orig:62 f1 ] [62])
        (nil)))
(insn 12 11 13 2 (set (reg/f:DI 38 r9 [65])
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:336 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUIV (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])
        (nil)))
(insn 13 12 14 2 (set (mem/j/c:SI (reg/f:DI 38 r9 [65]) [0 i_tmp_arr+0 S4 A256])
        (reg/v:SI 2 cx [orig:63 h1 ] [63])) tiles.cpp:336 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 2 cx [orig:63 h1 ] [63])
        (nil)))
(insn 14 13 17 2 (set (mem:SI (reg/f:DI 7 sp) [0  S4 A64])
        (const_int 1 [0x1])) tiles.cpp:337 89 {*movsi_internal}
     (nil))
(insn 17 14 19 2 (set (reg:SI 37 r8)
        (const_int 1 [0x1])) tiles.cpp:337 89 {*movsi_internal}
     (nil))
(insn 19 17 23 2 (set (reg:DI 2 cx)
        (reg/f:DI 0 ax [64])) tiles.cpp:337 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [64])
        (expr_list:REG_EQUAL (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b67b8fac000 f_tmp_arr>)
            (nil))))
(call_insn 23 19 30 2 (call (mem:QI (symbol_ref:DI ("_Z5tilesPiiP15collision_tablePfiS_i") [flags 0x1]  <function_decl 0x2b67b8f25600 tiles>) [0 tiles S1 A8])
        (const_int 8 [0x8])) tiles.cpp:337 656 {*call}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:SI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:SI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:DI 1 dx)
                            (nil)))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_BR_PRED (use (mem:SI (reg/f:DI 7 sp) [0  S4 A64]))
                                (nil)))))))))
(note 30 23 31 2 NOTE_INSN_EPILOGUE_BEG)
(insn/f 31 30 32 2 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 24 [0x18])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) tiles.cpp:338 951 {pro_epilogue_adjust_stack_di_add}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 24 [0x18])))
            (nil))))
(jump_insn 32 31 33 2 (simple_return) tiles.cpp:338 672 {simple_return_internal}
     (nil)
 -> simple_return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 7 [sp]
;; live  out 	 7 [sp]

(barrier 33 32 0)

;; Function void tiles1(int*, int, int, float, int, int) (_Z6tiles1Piiifii, funcdef_no=1088, decl_uid=23792, cgraph_uid=332)



try_optimize_cfg iteration 1



try_optimize_cfg iteration 1

Reordered sequence:
 2 bb 2  [10000]


void tiles1(int*, int, int, float, int, int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp]
;;  regular block artificial uses 	 7 [sp]
;;  eh block artificial uses 	 7 [sp] 16 [argp]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 7 [sp]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags] 21[xmm0] 37[r8] 38[r9]
;;  ref usage 	r0={3d,2u} r1={2d,1u} r2={3d,2u} r4={2d,1u} r5={2d,1u} r7={3d,9u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r17={3d} r18={1d} r19={1d} r21={2d,1u} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={3d,2u} r38={3d,3u} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} 
;;    total ref usage 90{68d,22u,0e} in 12{11 regular + 1 call} insns.
(note 1 0 9 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(7){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
;; live  gen 	 0 [ax] 2 [cx] 7 [sp] 37 [r8] 38 [r9]
;; live  kill	 17 [flags]
(note 9 1 29 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 29 9 30 2 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -24 [0xffffffffffffffe8])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) tiles.cpp:341 951 {pro_epilogue_adjust_stack_di_add}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -24 [0xffffffffffffffe8])))
            (nil))))
(note 30 29 7 2 NOTE_INSN_PROLOGUE_END)
(note 7 30 8 2 NOTE_INSN_DELETED)
(note 8 7 11 2 NOTE_INSN_FUNCTION_BEG)
(insn 11 8 12 2 (set (reg/f:DI 0 ax [65])
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b67b8fac000 f_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:342 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUIV (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b67b8fac000 f_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])
        (nil)))
(insn 12 11 13 2 (set (mem/j/c:SF (reg/f:DI 0 ax [65]) [0 f_tmp_arr+0 S4 A256])
        (reg/v:SF 21 xmm0 [orig:62 f1 ] [62])) tiles.cpp:342 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/v:SF 21 xmm0 [orig:62 f1 ] [62])
        (nil)))
(insn 13 12 14 2 (set (reg/f:DI 38 r9 [66])
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:343 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUIV (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])
        (nil)))
(insn 14 13 16 2 (set (mem/j/c:SI (reg/f:DI 38 r9 [66]) [0 i_tmp_arr+0 S4 A256])
        (reg/v:SI 2 cx [orig:63 h1 ] [63])) tiles.cpp:343 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 2 cx [orig:63 h1 ] [63])
        (nil)))
(insn 16 14 17 2 (set (mem/j/c:SI (plus:DI (reg/f:DI 38 r9 [66])
                (const_int 4 [0x4])) [0 i_tmp_arr+4 S4 A32])
        (reg:SI 37 r8 [ h2 ])) tiles.cpp:344 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 37 r8 [ h2 ])
        (nil)))
(insn 17 16 20 2 (set (mem:SI (reg/f:DI 7 sp) [0  S4 A64])
        (const_int 2 [0x2])) tiles.cpp:345 89 {*movsi_internal}
     (nil))
(insn 20 17 22 2 (set (reg:SI 37 r8)
        (const_int 1 [0x1])) tiles.cpp:345 89 {*movsi_internal}
     (nil))
(insn 22 20 26 2 (set (reg:DI 2 cx)
        (reg/f:DI 0 ax [65])) tiles.cpp:345 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [65])
        (expr_list:REG_EQUAL (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b67b8fac000 f_tmp_arr>)
            (nil))))
(call_insn 26 22 33 2 (call (mem:QI (symbol_ref:DI ("_Z5tilesPiiiPfiS_i") [flags 0x1]  <function_decl 0x2b67b8f14e00 tiles>) [0 tiles S1 A8])
        (const_int 8 [0x8])) tiles.cpp:345 656 {*call}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:SI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:SI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:SI 1 dx)
                            (nil)))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_BR_PRED (use (reg:SI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_BR_PRED (use (mem:SI (reg/f:DI 7 sp) [0  S4 A64]))
                                (nil)))))))))
(note 33 26 34 2 NOTE_INSN_EPILOGUE_BEG)
(insn/f 34 33 35 2 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 24 [0x18])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) tiles.cpp:346 951 {pro_epilogue_adjust_stack_di_add}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 24 [0x18])))
            (nil))))
(jump_insn 35 34 36 2 (simple_return) tiles.cpp:346 672 {simple_return_internal}
     (nil)
 -> simple_return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 7 [sp]
;; live  out 	 7 [sp]

(barrier 36 35 0)

;; Function void tiles1(int*, int, collision_table*, float, int, int) (_Z6tiles1PiiP15collision_tablefii, funcdef_no=1089, decl_uid=23799, cgraph_uid=333)



try_optimize_cfg iteration 1



try_optimize_cfg iteration 1

Reordered sequence:
 2 bb 2  [10000]


void tiles1(int*, int, collision_table*, float, int, int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp]
;;  regular block artificial uses 	 7 [sp]
;;  eh block artificial uses 	 7 [sp] 16 [argp]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 7 [sp]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags] 21[xmm0] 37[r8] 38[r9]
;;  ref usage 	r0={3d,2u} r1={2d,1u} r2={3d,2u} r4={2d,1u} r5={2d,1u} r7={3d,9u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r17={3d} r18={1d} r19={1d} r21={2d,1u} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={3d,2u} r38={3d,3u} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} 
;;    total ref usage 90{68d,22u,0e} in 12{11 regular + 1 call} insns.
(note 1 0 9 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(7){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
;; live  gen 	 0 [ax] 2 [cx] 7 [sp] 37 [r8] 38 [r9]
;; live  kill	 17 [flags]
(note 9 1 29 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 29 9 30 2 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -24 [0xffffffffffffffe8])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) tiles.cpp:347 951 {pro_epilogue_adjust_stack_di_add}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -24 [0xffffffffffffffe8])))
            (nil))))
(note 30 29 7 2 NOTE_INSN_PROLOGUE_END)
(note 7 30 8 2 NOTE_INSN_DELETED)
(note 8 7 11 2 NOTE_INSN_FUNCTION_BEG)
(insn 11 8 12 2 (set (reg/f:DI 0 ax [65])
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b67b8fac000 f_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:348 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUIV (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b67b8fac000 f_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])
        (nil)))
(insn 12 11 13 2 (set (mem/j/c:SF (reg/f:DI 0 ax [65]) [0 f_tmp_arr+0 S4 A256])
        (reg/v:SF 21 xmm0 [orig:62 f1 ] [62])) tiles.cpp:348 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/v:SF 21 xmm0 [orig:62 f1 ] [62])
        (nil)))
(insn 13 12 14 2 (set (reg/f:DI 38 r9 [66])
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:349 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUIV (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])
        (nil)))
(insn 14 13 16 2 (set (mem/j/c:SI (reg/f:DI 38 r9 [66]) [0 i_tmp_arr+0 S4 A256])
        (reg/v:SI 2 cx [orig:63 h1 ] [63])) tiles.cpp:349 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 2 cx [orig:63 h1 ] [63])
        (nil)))
(insn 16 14 17 2 (set (mem/j/c:SI (plus:DI (reg/f:DI 38 r9 [66])
                (const_int 4 [0x4])) [0 i_tmp_arr+4 S4 A32])
        (reg:SI 37 r8 [ h2 ])) tiles.cpp:350 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 37 r8 [ h2 ])
        (nil)))
(insn 17 16 20 2 (set (mem:SI (reg/f:DI 7 sp) [0  S4 A64])
        (const_int 2 [0x2])) tiles.cpp:351 89 {*movsi_internal}
     (nil))
(insn 20 17 22 2 (set (reg:SI 37 r8)
        (const_int 1 [0x1])) tiles.cpp:351 89 {*movsi_internal}
     (nil))
(insn 22 20 26 2 (set (reg:DI 2 cx)
        (reg/f:DI 0 ax [65])) tiles.cpp:351 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [65])
        (expr_list:REG_EQUAL (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b67b8fac000 f_tmp_arr>)
            (nil))))
(call_insn 26 22 33 2 (call (mem:QI (symbol_ref:DI ("_Z5tilesPiiP15collision_tablePfiS_i") [flags 0x1]  <function_decl 0x2b67b8f25600 tiles>) [0 tiles S1 A8])
        (const_int 8 [0x8])) tiles.cpp:351 656 {*call}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:SI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:SI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:DI 1 dx)
                            (nil)))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_BR_PRED (use (mem:SI (reg/f:DI 7 sp) [0  S4 A64]))
                                (nil)))))))))
(note 33 26 34 2 NOTE_INSN_EPILOGUE_BEG)
(insn/f 34 33 35 2 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 24 [0x18])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) tiles.cpp:352 951 {pro_epilogue_adjust_stack_di_add}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 24 [0x18])))
            (nil))))
(jump_insn 35 34 36 2 (simple_return) tiles.cpp:352 672 {simple_return_internal}
     (nil)
 -> simple_return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 7 [sp]
;; live  out 	 7 [sp]

(barrier 36 35 0)

;; Function void tiles1(int*, int, int, float, int, int, int) (_Z6tiles1Piiifiii, funcdef_no=1090, decl_uid=23807, cgraph_uid=334)



try_optimize_cfg iteration 1



try_optimize_cfg iteration 1

Reordered sequence:
 2 bb 2  [10000]


void tiles1(int*, int, int, float, int, int, int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp]
;;  regular block artificial uses 	 7 [sp]
;;  eh block artificial uses 	 7 [sp] 16 [argp]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 7 [sp]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags] 21[xmm0] 37[r8] 38[r9] 39[r10]
;;  ref usage 	r0={3d,4u} r1={2d,1u} r2={3d,2u} r4={2d,1u} r5={2d,1u} r7={3d,9u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r17={3d} r18={1d} r19={1d} r21={2d,1u} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={3d,2u} r38={3d,2u} r39={2d,2u} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} 
;;    total ref usage 94{69d,25u,0e} in 14{13 regular + 1 call} insns.
(note 1 0 10 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(7){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8] 38 [r9]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8] 38 [r9]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8] 38 [r9]
;; live  gen 	 0 [ax] 2 [cx] 7 [sp] 37 [r8] 38 [r9] 39 [r10]
;; live  kill	 17 [flags]
(note 10 1 32 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 32 10 33 2 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -24 [0xffffffffffffffe8])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) tiles.cpp:355 951 {pro_epilogue_adjust_stack_di_add}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -24 [0xffffffffffffffe8])))
            (nil))))
(note 33 32 7 2 NOTE_INSN_PROLOGUE_END)
(note 7 33 8 2 NOTE_INSN_DELETED)
(note 8 7 9 2 NOTE_INSN_DELETED)
(note 9 8 12 2 NOTE_INSN_FUNCTION_BEG)
(insn 12 9 13 2 (set (reg/f:DI 39 r10 [66])
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b67b8fac000 f_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:356 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUIV (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b67b8fac000 f_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])
        (nil)))
(insn 13 12 14 2 (set (mem/j/c:SF (reg/f:DI 39 r10 [66]) [0 f_tmp_arr+0 S4 A256])
        (reg/v:SF 21 xmm0 [orig:62 f1 ] [62])) tiles.cpp:356 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/v:SF 21 xmm0 [orig:62 f1 ] [62])
        (nil)))
(insn 14 13 15 2 (set (reg/f:DI 0 ax [67])
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:357 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUIV (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])
        (nil)))
(insn 15 14 17 2 (set (mem/j/c:SI (reg/f:DI 0 ax [67]) [0 i_tmp_arr+0 S4 A256])
        (reg/v:SI 2 cx [orig:63 h1 ] [63])) tiles.cpp:357 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 2 cx [orig:63 h1 ] [63])
        (nil)))
(insn 17 15 19 2 (set (mem/j/c:SI (plus:DI (reg/f:DI 0 ax [67])
                (const_int 4 [0x4])) [0 i_tmp_arr+4 S4 A32])
        (reg:SI 37 r8 [ h2 ])) tiles.cpp:358 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 37 r8 [ h2 ])
        (nil)))
(insn 19 17 20 2 (set (mem/j/c:SI (plus:DI (reg/f:DI 0 ax [67])
                (const_int 8 [0x8])) [0 i_tmp_arr+8 S4 A64])
        (reg:SI 38 r9 [ h3 ])) tiles.cpp:359 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 38 r9 [ h3 ])
        (nil)))
(insn 20 19 22 2 (set (mem:SI (reg/f:DI 7 sp) [0  S4 A64])
        (const_int 3 [0x3])) tiles.cpp:360 89 {*movsi_internal}
     (nil))
(insn 22 20 23 2 (set (reg:DI 38 r9)
        (reg/f:DI 0 ax [67])) tiles.cpp:360 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [67])
        (expr_list:REG_EQUAL (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
            (nil))))
(insn 23 22 25 2 (set (reg:SI 37 r8)
        (const_int 1 [0x1])) tiles.cpp:360 89 {*movsi_internal}
     (nil))
(insn 25 23 29 2 (set (reg:DI 2 cx)
        (reg/f:DI 39 r10 [66])) tiles.cpp:360 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 39 r10 [66])
        (expr_list:REG_EQUAL (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b67b8fac000 f_tmp_arr>)
            (nil))))
(call_insn 29 25 36 2 (call (mem:QI (symbol_ref:DI ("_Z5tilesPiiiPfiS_i") [flags 0x1]  <function_decl 0x2b67b8f14e00 tiles>) [0 tiles S1 A8])
        (const_int 8 [0x8])) tiles.cpp:360 656 {*call}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:SI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:SI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:SI 1 dx)
                            (nil)))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_BR_PRED (use (reg:SI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_BR_PRED (use (mem:SI (reg/f:DI 7 sp) [0  S4 A64]))
                                (nil)))))))))
(note 36 29 37 2 NOTE_INSN_EPILOGUE_BEG)
(insn/f 37 36 38 2 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 24 [0x18])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) tiles.cpp:361 951 {pro_epilogue_adjust_stack_di_add}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 24 [0x18])))
            (nil))))
(jump_insn 38 37 39 2 (simple_return) tiles.cpp:361 672 {simple_return_internal}
     (nil)
 -> simple_return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 7 [sp]
;; live  out 	 7 [sp]

(barrier 39 38 0)

;; Function void tiles1(int*, int, collision_table*, float, int, int, int) (_Z6tiles1PiiP15collision_tablefiii, funcdef_no=1091, decl_uid=23815, cgraph_uid=335)



try_optimize_cfg iteration 1



try_optimize_cfg iteration 1

Reordered sequence:
 2 bb 2  [10000]


void tiles1(int*, int, collision_table*, float, int, int, int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp]
;;  regular block artificial uses 	 7 [sp]
;;  eh block artificial uses 	 7 [sp] 16 [argp]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 7 [sp]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags] 21[xmm0] 37[r8] 38[r9] 39[r10]
;;  ref usage 	r0={3d,4u} r1={2d,1u} r2={3d,2u} r4={2d,1u} r5={2d,1u} r7={3d,9u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r17={3d} r18={1d} r19={1d} r21={2d,1u} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={3d,2u} r38={3d,2u} r39={2d,2u} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} 
;;    total ref usage 94{69d,25u,0e} in 14{13 regular + 1 call} insns.
(note 1 0 10 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(7){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8] 38 [r9]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8] 38 [r9]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8] 38 [r9]
;; live  gen 	 0 [ax] 2 [cx] 7 [sp] 37 [r8] 38 [r9] 39 [r10]
;; live  kill	 17 [flags]
(note 10 1 32 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 32 10 33 2 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -24 [0xffffffffffffffe8])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) tiles.cpp:362 951 {pro_epilogue_adjust_stack_di_add}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -24 [0xffffffffffffffe8])))
            (nil))))
(note 33 32 7 2 NOTE_INSN_PROLOGUE_END)
(note 7 33 8 2 NOTE_INSN_DELETED)
(note 8 7 9 2 NOTE_INSN_DELETED)
(note 9 8 12 2 NOTE_INSN_FUNCTION_BEG)
(insn 12 9 13 2 (set (reg/f:DI 39 r10 [66])
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b67b8fac000 f_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:363 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUIV (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b67b8fac000 f_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])
        (nil)))
(insn 13 12 14 2 (set (mem/j/c:SF (reg/f:DI 39 r10 [66]) [0 f_tmp_arr+0 S4 A256])
        (reg/v:SF 21 xmm0 [orig:62 f1 ] [62])) tiles.cpp:363 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/v:SF 21 xmm0 [orig:62 f1 ] [62])
        (nil)))
(insn 14 13 15 2 (set (reg/f:DI 0 ax [67])
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:364 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUIV (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])
        (nil)))
(insn 15 14 17 2 (set (mem/j/c:SI (reg/f:DI 0 ax [67]) [0 i_tmp_arr+0 S4 A256])
        (reg/v:SI 2 cx [orig:63 h1 ] [63])) tiles.cpp:364 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 2 cx [orig:63 h1 ] [63])
        (nil)))
(insn 17 15 19 2 (set (mem/j/c:SI (plus:DI (reg/f:DI 0 ax [67])
                (const_int 4 [0x4])) [0 i_tmp_arr+4 S4 A32])
        (reg:SI 37 r8 [ h2 ])) tiles.cpp:365 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 37 r8 [ h2 ])
        (nil)))
(insn 19 17 20 2 (set (mem/j/c:SI (plus:DI (reg/f:DI 0 ax [67])
                (const_int 8 [0x8])) [0 i_tmp_arr+8 S4 A64])
        (reg:SI 38 r9 [ h3 ])) tiles.cpp:366 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 38 r9 [ h3 ])
        (nil)))
(insn 20 19 22 2 (set (mem:SI (reg/f:DI 7 sp) [0  S4 A64])
        (const_int 3 [0x3])) tiles.cpp:367 89 {*movsi_internal}
     (nil))
(insn 22 20 23 2 (set (reg:DI 38 r9)
        (reg/f:DI 0 ax [67])) tiles.cpp:367 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [67])
        (expr_list:REG_EQUAL (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
            (nil))))
(insn 23 22 25 2 (set (reg:SI 37 r8)
        (const_int 1 [0x1])) tiles.cpp:367 89 {*movsi_internal}
     (nil))
(insn 25 23 29 2 (set (reg:DI 2 cx)
        (reg/f:DI 39 r10 [66])) tiles.cpp:367 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 39 r10 [66])
        (expr_list:REG_EQUAL (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b67b8fac000 f_tmp_arr>)
            (nil))))
(call_insn 29 25 36 2 (call (mem:QI (symbol_ref:DI ("_Z5tilesPiiP15collision_tablePfiS_i") [flags 0x1]  <function_decl 0x2b67b8f25600 tiles>) [0 tiles S1 A8])
        (const_int 8 [0x8])) tiles.cpp:367 656 {*call}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:SI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:SI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:DI 1 dx)
                            (nil)))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_BR_PRED (use (mem:SI (reg/f:DI 7 sp) [0  S4 A64]))
                                (nil)))))))))
(note 36 29 37 2 NOTE_INSN_EPILOGUE_BEG)
(insn/f 37 36 38 2 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 24 [0x18])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) tiles.cpp:368 951 {pro_epilogue_adjust_stack_di_add}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 24 [0x18])))
            (nil))))
(jump_insn 38 37 39 2 (simple_return) tiles.cpp:368 672 {simple_return_internal}
     (nil)
 -> simple_return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 7 [sp]
;; live  out 	 7 [sp]

(barrier 39 38 0)

;; Function void tiles2(int*, int, int, float, float) (_Z6tiles2Piiiff, funcdef_no=1092, decl_uid=23821, cgraph_uid=336)



try_optimize_cfg iteration 1



try_optimize_cfg iteration 1

Reordered sequence:
 2 bb 2  [10000]


void tiles2(int*, int, int, float, float)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp]
;;  regular block artificial uses 	 7 [sp]
;;  eh block artificial uses 	 7 [sp] 16 [argp]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 7 [sp]
;;  regs ever live 	 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags] 21[xmm0] 22[xmm1] 37[r8] 38[r9]
;;  ref usage 	r0={2d} r1={2d,1u} r2={3d,3u} r4={2d,1u} r5={2d,1u} r7={3d,9u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r17={3d} r18={1d} r19={1d} r21={2d,1u} r22={2d,1u} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={3d,1u} r38={3d,1u} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} 
;;    total ref usage 86{67d,19u,0e} in 10{9 regular + 1 call} insns.
(note 1 0 8 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(7){ }}
;; lr  in  	 1 [dx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1]
;; lr  use 	 1 [dx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 1 [dx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1]
;; live  gen 	 2 [cx] 7 [sp] 37 [r8] 38 [r9]
;; live  kill	 17 [flags]
(note 8 1 26 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 26 8 27 2 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -24 [0xffffffffffffffe8])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) tiles.cpp:371 951 {pro_epilogue_adjust_stack_di_add}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -24 [0xffffffffffffffe8])))
            (nil))))
(note 27 26 6 2 NOTE_INSN_PROLOGUE_END)
(note 6 27 7 2 NOTE_INSN_DELETED)
(note 7 6 10 2 NOTE_INSN_FUNCTION_BEG)
(insn 10 7 11 2 (set (reg/f:DI 2 cx [64])
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b67b8fac000 f_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:372 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUIV (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b67b8fac000 f_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])
        (nil)))
(insn 11 10 13 2 (set (mem/j/c:SF (reg/f:DI 2 cx [64]) [0 f_tmp_arr+0 S4 A256])
        (reg/v:SF 21 xmm0 [orig:62 f1 ] [62])) tiles.cpp:372 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/v:SF 21 xmm0 [orig:62 f1 ] [62])
        (nil)))
(insn 13 11 14 2 (set (mem/j/c:SF (plus:DI (reg/f:DI 2 cx [64])
                (const_int 4 [0x4])) [0 f_tmp_arr+4 S4 A32])
        (reg:SF 22 xmm1 [ f2 ])) tiles.cpp:373 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 22 xmm1 [ f2 ])
        (nil)))
(insn 14 13 15 2 (set (mem:SI (reg/f:DI 7 sp) [0  S4 A64])
        (const_int 0 [0])) tiles.cpp:374 89 {*movsi_internal}
     (nil))
(note 15 14 16 2 NOTE_INSN_DELETED)
(insn 16 15 17 2 (set (reg:DI 38 r9)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:374 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUAL (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
        (nil)))
(insn 17 16 23 2 (set (reg:SI 37 r8)
        (const_int 2 [0x2])) tiles.cpp:374 89 {*movsi_internal}
     (nil))
(call_insn 23 17 30 2 (call (mem:QI (symbol_ref:DI ("_Z5tilesPiiiPfiS_i") [flags 0x1]  <function_decl 0x2b67b8f14e00 tiles>) [0 tiles S1 A8])
        (const_int 8 [0x8])) tiles.cpp:374 656 {*call}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:SI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:SI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:SI 1 dx)
                            (nil)))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_BR_PRED (use (reg:SI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_BR_PRED (use (mem:SI (reg/f:DI 7 sp) [0  S4 A64]))
                                (nil)))))))))
(note 30 23 31 2 NOTE_INSN_EPILOGUE_BEG)
(insn/f 31 30 32 2 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 24 [0x18])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) tiles.cpp:375 951 {pro_epilogue_adjust_stack_di_add}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 24 [0x18])))
            (nil))))
(jump_insn 32 31 33 2 (simple_return) tiles.cpp:375 672 {simple_return_internal}
     (nil)
 -> simple_return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 7 [sp]
;; live  out 	 7 [sp]

(barrier 33 32 0)

;; Function void tiles2(int*, int, collision_table*, float, float) (_Z6tiles2PiiP15collision_tableff, funcdef_no=1093, decl_uid=23827, cgraph_uid=337)



try_optimize_cfg iteration 1



try_optimize_cfg iteration 1

Reordered sequence:
 2 bb 2  [10000]


void tiles2(int*, int, collision_table*, float, float)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp]
;;  regular block artificial uses 	 7 [sp]
;;  eh block artificial uses 	 7 [sp] 16 [argp]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 7 [sp]
;;  regs ever live 	 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags] 21[xmm0] 22[xmm1] 37[r8] 38[r9]
;;  ref usage 	r0={2d} r1={2d,1u} r2={3d,3u} r4={2d,1u} r5={2d,1u} r7={3d,9u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r17={3d} r18={1d} r19={1d} r21={2d,1u} r22={2d,1u} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={3d,1u} r38={3d,1u} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} 
;;    total ref usage 86{67d,19u,0e} in 10{9 regular + 1 call} insns.
(note 1 0 8 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(7){ }}
;; lr  in  	 1 [dx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1]
;; lr  use 	 1 [dx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 1 [dx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1]
;; live  gen 	 2 [cx] 7 [sp] 37 [r8] 38 [r9]
;; live  kill	 17 [flags]
(note 8 1 26 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 26 8 27 2 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -24 [0xffffffffffffffe8])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) tiles.cpp:376 951 {pro_epilogue_adjust_stack_di_add}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -24 [0xffffffffffffffe8])))
            (nil))))
(note 27 26 6 2 NOTE_INSN_PROLOGUE_END)
(note 6 27 7 2 NOTE_INSN_DELETED)
(note 7 6 10 2 NOTE_INSN_FUNCTION_BEG)
(insn 10 7 11 2 (set (reg/f:DI 2 cx [64])
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b67b8fac000 f_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:377 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUIV (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b67b8fac000 f_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])
        (nil)))
(insn 11 10 13 2 (set (mem/j/c:SF (reg/f:DI 2 cx [64]) [0 f_tmp_arr+0 S4 A256])
        (reg/v:SF 21 xmm0 [orig:62 f1 ] [62])) tiles.cpp:377 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/v:SF 21 xmm0 [orig:62 f1 ] [62])
        (nil)))
(insn 13 11 14 2 (set (mem/j/c:SF (plus:DI (reg/f:DI 2 cx [64])
                (const_int 4 [0x4])) [0 f_tmp_arr+4 S4 A32])
        (reg:SF 22 xmm1 [ f2 ])) tiles.cpp:378 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 22 xmm1 [ f2 ])
        (nil)))
(insn 14 13 15 2 (set (mem:SI (reg/f:DI 7 sp) [0  S4 A64])
        (const_int 0 [0])) tiles.cpp:379 89 {*movsi_internal}
     (nil))
(note 15 14 16 2 NOTE_INSN_DELETED)
(insn 16 15 17 2 (set (reg:DI 38 r9)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:379 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUAL (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
        (nil)))
(insn 17 16 23 2 (set (reg:SI 37 r8)
        (const_int 2 [0x2])) tiles.cpp:379 89 {*movsi_internal}
     (nil))
(call_insn 23 17 30 2 (call (mem:QI (symbol_ref:DI ("_Z5tilesPiiP15collision_tablePfiS_i") [flags 0x1]  <function_decl 0x2b67b8f25600 tiles>) [0 tiles S1 A8])
        (const_int 8 [0x8])) tiles.cpp:379 656 {*call}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:SI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:SI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:DI 1 dx)
                            (nil)))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_BR_PRED (use (mem:SI (reg/f:DI 7 sp) [0  S4 A64]))
                                (nil)))))))))
(note 30 23 31 2 NOTE_INSN_EPILOGUE_BEG)
(insn/f 31 30 32 2 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 24 [0x18])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) tiles.cpp:380 951 {pro_epilogue_adjust_stack_di_add}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 24 [0x18])))
            (nil))))
(jump_insn 32 31 33 2 (simple_return) tiles.cpp:380 672 {simple_return_internal}
     (nil)
 -> simple_return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 7 [sp]
;; live  out 	 7 [sp]

(barrier 33 32 0)

;; Function void tiles2(int*, int, int, float, float, int) (_Z6tiles2Piiiffi, funcdef_no=1094, decl_uid=23834, cgraph_uid=338)



try_optimize_cfg iteration 1



try_optimize_cfg iteration 1

Reordered sequence:
 2 bb 2  [10000]


void tiles2(int*, int, int, float, float, int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp]
;;  regular block artificial uses 	 7 [sp]
;;  eh block artificial uses 	 7 [sp] 16 [argp]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 7 [sp]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags] 21[xmm0] 22[xmm1] 37[r8] 38[r9]
;;  ref usage 	r0={3d,3u} r1={2d,1u} r2={3d,2u} r4={2d,1u} r5={2d,1u} r7={3d,9u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r17={3d} r18={1d} r19={1d} r21={2d,1u} r22={2d,1u} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={3d,1u} r38={3d,2u} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} 
;;    total ref usage 90{68d,22u,0e} in 12{11 regular + 1 call} insns.
(note 1 0 9 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(7){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1]
;; live  gen 	 0 [ax] 2 [cx] 7 [sp] 37 [r8] 38 [r9]
;; live  kill	 17 [flags]
(note 9 1 29 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 29 9 30 2 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -24 [0xffffffffffffffe8])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) tiles.cpp:383 951 {pro_epilogue_adjust_stack_di_add}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -24 [0xffffffffffffffe8])))
            (nil))))
(note 30 29 6 2 NOTE_INSN_PROLOGUE_END)
(note 6 30 8 2 NOTE_INSN_DELETED)
(note 8 6 11 2 NOTE_INSN_FUNCTION_BEG)
(insn 11 8 12 2 (set (reg/f:DI 0 ax [65])
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b67b8fac000 f_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:384 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUIV (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b67b8fac000 f_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])
        (nil)))
(insn 12 11 14 2 (set (mem/j/c:SF (reg/f:DI 0 ax [65]) [0 f_tmp_arr+0 S4 A256])
        (reg/v:SF 21 xmm0 [orig:62 f1 ] [62])) tiles.cpp:384 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/v:SF 21 xmm0 [orig:62 f1 ] [62])
        (nil)))
(insn 14 12 15 2 (set (mem/j/c:SF (plus:DI (reg/f:DI 0 ax [65])
                (const_int 4 [0x4])) [0 f_tmp_arr+4 S4 A32])
        (reg:SF 22 xmm1 [ f2 ])) tiles.cpp:385 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 22 xmm1 [ f2 ])
        (nil)))
(insn 15 14 16 2 (set (reg/f:DI 38 r9 [67])
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:386 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUIV (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])
        (nil)))
(insn 16 15 17 2 (set (mem/j/c:SI (reg/f:DI 38 r9 [67]) [0 i_tmp_arr+0 S4 A256])
        (reg/v:SI 2 cx [orig:64 h1 ] [64])) tiles.cpp:386 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 2 cx [orig:64 h1 ] [64])
        (nil)))
(insn 17 16 20 2 (set (mem:SI (reg/f:DI 7 sp) [0  S4 A64])
        (const_int 1 [0x1])) tiles.cpp:387 89 {*movsi_internal}
     (nil))
(insn 20 17 22 2 (set (reg:SI 37 r8)
        (const_int 2 [0x2])) tiles.cpp:387 89 {*movsi_internal}
     (nil))
(insn 22 20 26 2 (set (reg:DI 2 cx)
        (reg/f:DI 0 ax [65])) tiles.cpp:387 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [65])
        (expr_list:REG_EQUAL (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b67b8fac000 f_tmp_arr>)
            (nil))))
(call_insn 26 22 33 2 (call (mem:QI (symbol_ref:DI ("_Z5tilesPiiiPfiS_i") [flags 0x1]  <function_decl 0x2b67b8f14e00 tiles>) [0 tiles S1 A8])
        (const_int 8 [0x8])) tiles.cpp:387 656 {*call}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:SI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:SI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:SI 1 dx)
                            (nil)))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_BR_PRED (use (reg:SI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_BR_PRED (use (mem:SI (reg/f:DI 7 sp) [0  S4 A64]))
                                (nil)))))))))
(note 33 26 34 2 NOTE_INSN_EPILOGUE_BEG)
(insn/f 34 33 35 2 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 24 [0x18])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) tiles.cpp:388 951 {pro_epilogue_adjust_stack_di_add}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 24 [0x18])))
            (nil))))
(jump_insn 35 34 36 2 (simple_return) tiles.cpp:388 672 {simple_return_internal}
     (nil)
 -> simple_return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 7 [sp]
;; live  out 	 7 [sp]

(barrier 36 35 0)

;; Function void tiles2(int*, int, collision_table*, float, float, int) (_Z6tiles2PiiP15collision_tableffi, funcdef_no=1095, decl_uid=23841, cgraph_uid=339)



try_optimize_cfg iteration 1



try_optimize_cfg iteration 1

Reordered sequence:
 2 bb 2  [10000]


void tiles2(int*, int, collision_table*, float, float, int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp]
;;  regular block artificial uses 	 7 [sp]
;;  eh block artificial uses 	 7 [sp] 16 [argp]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 7 [sp]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags] 21[xmm0] 22[xmm1] 37[r8] 38[r9]
;;  ref usage 	r0={3d,3u} r1={2d,1u} r2={3d,2u} r4={2d,1u} r5={2d,1u} r7={3d,9u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r17={3d} r18={1d} r19={1d} r21={2d,1u} r22={2d,1u} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={3d,1u} r38={3d,2u} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} 
;;    total ref usage 90{68d,22u,0e} in 12{11 regular + 1 call} insns.
(note 1 0 9 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(7){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1]
;; live  gen 	 0 [ax] 2 [cx] 7 [sp] 37 [r8] 38 [r9]
;; live  kill	 17 [flags]
(note 9 1 29 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 29 9 30 2 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -24 [0xffffffffffffffe8])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) tiles.cpp:389 951 {pro_epilogue_adjust_stack_di_add}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -24 [0xffffffffffffffe8])))
            (nil))))
(note 30 29 6 2 NOTE_INSN_PROLOGUE_END)
(note 6 30 8 2 NOTE_INSN_DELETED)
(note 8 6 11 2 NOTE_INSN_FUNCTION_BEG)
(insn 11 8 12 2 (set (reg/f:DI 0 ax [65])
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b67b8fac000 f_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:390 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUIV (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b67b8fac000 f_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])
        (nil)))
(insn 12 11 14 2 (set (mem/j/c:SF (reg/f:DI 0 ax [65]) [0 f_tmp_arr+0 S4 A256])
        (reg/v:SF 21 xmm0 [orig:62 f1 ] [62])) tiles.cpp:390 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/v:SF 21 xmm0 [orig:62 f1 ] [62])
        (nil)))
(insn 14 12 15 2 (set (mem/j/c:SF (plus:DI (reg/f:DI 0 ax [65])
                (const_int 4 [0x4])) [0 f_tmp_arr+4 S4 A32])
        (reg:SF 22 xmm1 [ f2 ])) tiles.cpp:391 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 22 xmm1 [ f2 ])
        (nil)))
(insn 15 14 16 2 (set (reg/f:DI 38 r9 [67])
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:392 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUIV (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])
        (nil)))
(insn 16 15 17 2 (set (mem/j/c:SI (reg/f:DI 38 r9 [67]) [0 i_tmp_arr+0 S4 A256])
        (reg/v:SI 2 cx [orig:64 h1 ] [64])) tiles.cpp:392 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 2 cx [orig:64 h1 ] [64])
        (nil)))
(insn 17 16 20 2 (set (mem:SI (reg/f:DI 7 sp) [0  S4 A64])
        (const_int 1 [0x1])) tiles.cpp:393 89 {*movsi_internal}
     (nil))
(insn 20 17 22 2 (set (reg:SI 37 r8)
        (const_int 2 [0x2])) tiles.cpp:393 89 {*movsi_internal}
     (nil))
(insn 22 20 26 2 (set (reg:DI 2 cx)
        (reg/f:DI 0 ax [65])) tiles.cpp:393 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [65])
        (expr_list:REG_EQUAL (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b67b8fac000 f_tmp_arr>)
            (nil))))
(call_insn 26 22 33 2 (call (mem:QI (symbol_ref:DI ("_Z5tilesPiiP15collision_tablePfiS_i") [flags 0x1]  <function_decl 0x2b67b8f25600 tiles>) [0 tiles S1 A8])
        (const_int 8 [0x8])) tiles.cpp:393 656 {*call}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:SI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:SI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:DI 1 dx)
                            (nil)))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_BR_PRED (use (mem:SI (reg/f:DI 7 sp) [0  S4 A64]))
                                (nil)))))))))
(note 33 26 34 2 NOTE_INSN_EPILOGUE_BEG)
(insn/f 34 33 35 2 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 24 [0x18])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) tiles.cpp:394 951 {pro_epilogue_adjust_stack_di_add}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 24 [0x18])))
            (nil))))
(jump_insn 35 34 36 2 (simple_return) tiles.cpp:394 672 {simple_return_internal}
     (nil)
 -> simple_return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 7 [sp]
;; live  out 	 7 [sp]

(barrier 36 35 0)

;; Function void tiles2(int*, int, int, float, float, int, int) (_Z6tiles2Piiiffii, funcdef_no=1096, decl_uid=23849, cgraph_uid=340)



try_optimize_cfg iteration 1



try_optimize_cfg iteration 1

Reordered sequence:
 2 bb 2  [10000]


void tiles2(int*, int, int, float, float, int, int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp]
;;  regular block artificial uses 	 7 [sp]
;;  eh block artificial uses 	 7 [sp] 16 [argp]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 7 [sp]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags] 21[xmm0] 22[xmm1] 37[r8] 38[r9]
;;  ref usage 	r0={3d,3u} r1={2d,1u} r2={3d,2u} r4={2d,1u} r5={2d,1u} r7={3d,9u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r17={3d} r18={1d} r19={1d} r21={2d,1u} r22={2d,1u} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={3d,2u} r38={3d,3u} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} 
;;    total ref usage 92{68d,24u,0e} in 13{12 regular + 1 call} insns.
(note 1 0 10 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(7){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]
;; live  gen 	 0 [ax] 2 [cx] 7 [sp] 37 [r8] 38 [r9]
;; live  kill	 17 [flags]
(note 10 1 32 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 32 10 33 2 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -24 [0xffffffffffffffe8])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) tiles.cpp:397 951 {pro_epilogue_adjust_stack_di_add}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -24 [0xffffffffffffffe8])))
            (nil))))
(note 33 32 6 2 NOTE_INSN_PROLOGUE_END)
(note 6 33 8 2 NOTE_INSN_DELETED)
(note 8 6 9 2 NOTE_INSN_DELETED)
(note 9 8 12 2 NOTE_INSN_FUNCTION_BEG)
(insn 12 9 13 2 (set (reg/f:DI 0 ax [66])
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b67b8fac000 f_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:398 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUIV (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b67b8fac000 f_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])
        (nil)))
(insn 13 12 15 2 (set (mem/j/c:SF (reg/f:DI 0 ax [66]) [0 f_tmp_arr+0 S4 A256])
        (reg/v:SF 21 xmm0 [orig:62 f1 ] [62])) tiles.cpp:398 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/v:SF 21 xmm0 [orig:62 f1 ] [62])
        (nil)))
(insn 15 13 16 2 (set (mem/j/c:SF (plus:DI (reg/f:DI 0 ax [66])
                (const_int 4 [0x4])) [0 f_tmp_arr+4 S4 A32])
        (reg:SF 22 xmm1 [ f2 ])) tiles.cpp:399 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 22 xmm1 [ f2 ])
        (nil)))
(insn 16 15 17 2 (set (reg/f:DI 38 r9 [68])
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:400 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUIV (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])
        (nil)))
(insn 17 16 19 2 (set (mem/j/c:SI (reg/f:DI 38 r9 [68]) [0 i_tmp_arr+0 S4 A256])
        (reg/v:SI 2 cx [orig:64 h1 ] [64])) tiles.cpp:400 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 2 cx [orig:64 h1 ] [64])
        (nil)))
(insn 19 17 20 2 (set (mem/j/c:SI (plus:DI (reg/f:DI 38 r9 [68])
                (const_int 4 [0x4])) [0 i_tmp_arr+4 S4 A32])
        (reg:SI 37 r8 [ h2 ])) tiles.cpp:401 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 37 r8 [ h2 ])
        (nil)))
(insn 20 19 23 2 (set (mem:SI (reg/f:DI 7 sp) [0  S4 A64])
        (const_int 2 [0x2])) tiles.cpp:402 89 {*movsi_internal}
     (nil))
(insn 23 20 25 2 (set (reg:SI 37 r8)
        (const_int 2 [0x2])) tiles.cpp:402 89 {*movsi_internal}
     (nil))
(insn 25 23 29 2 (set (reg:DI 2 cx)
        (reg/f:DI 0 ax [66])) tiles.cpp:402 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [66])
        (expr_list:REG_EQUAL (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b67b8fac000 f_tmp_arr>)
            (nil))))
(call_insn 29 25 36 2 (call (mem:QI (symbol_ref:DI ("_Z5tilesPiiiPfiS_i") [flags 0x1]  <function_decl 0x2b67b8f14e00 tiles>) [0 tiles S1 A8])
        (const_int 8 [0x8])) tiles.cpp:402 656 {*call}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:SI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:SI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:SI 1 dx)
                            (nil)))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_BR_PRED (use (reg:SI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_BR_PRED (use (mem:SI (reg/f:DI 7 sp) [0  S4 A64]))
                                (nil)))))))))
(note 36 29 37 2 NOTE_INSN_EPILOGUE_BEG)
(insn/f 37 36 38 2 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 24 [0x18])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) tiles.cpp:403 951 {pro_epilogue_adjust_stack_di_add}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 24 [0x18])))
            (nil))))
(jump_insn 38 37 39 2 (simple_return) tiles.cpp:403 672 {simple_return_internal}
     (nil)
 -> simple_return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 7 [sp]
;; live  out 	 7 [sp]

(barrier 39 38 0)

;; Function void tiles2(int*, int, collision_table*, float, float, int, int) (_Z6tiles2PiiP15collision_tableffii, funcdef_no=1097, decl_uid=23857, cgraph_uid=341)



try_optimize_cfg iteration 1



try_optimize_cfg iteration 1

Reordered sequence:
 2 bb 2  [10000]


void tiles2(int*, int, collision_table*, float, float, int, int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp]
;;  regular block artificial uses 	 7 [sp]
;;  eh block artificial uses 	 7 [sp] 16 [argp]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 7 [sp]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags] 21[xmm0] 22[xmm1] 37[r8] 38[r9]
;;  ref usage 	r0={3d,3u} r1={2d,1u} r2={3d,2u} r4={2d,1u} r5={2d,1u} r7={3d,9u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r17={3d} r18={1d} r19={1d} r21={2d,1u} r22={2d,1u} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={3d,2u} r38={3d,3u} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} 
;;    total ref usage 92{68d,24u,0e} in 13{12 regular + 1 call} insns.
(note 1 0 10 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(7){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]
;; live  gen 	 0 [ax] 2 [cx] 7 [sp] 37 [r8] 38 [r9]
;; live  kill	 17 [flags]
(note 10 1 32 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 32 10 33 2 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -24 [0xffffffffffffffe8])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) tiles.cpp:404 951 {pro_epilogue_adjust_stack_di_add}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -24 [0xffffffffffffffe8])))
            (nil))))
(note 33 32 6 2 NOTE_INSN_PROLOGUE_END)
(note 6 33 8 2 NOTE_INSN_DELETED)
(note 8 6 9 2 NOTE_INSN_DELETED)
(note 9 8 12 2 NOTE_INSN_FUNCTION_BEG)
(insn 12 9 13 2 (set (reg/f:DI 0 ax [66])
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b67b8fac000 f_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:405 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUIV (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b67b8fac000 f_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])
        (nil)))
(insn 13 12 15 2 (set (mem/j/c:SF (reg/f:DI 0 ax [66]) [0 f_tmp_arr+0 S4 A256])
        (reg/v:SF 21 xmm0 [orig:62 f1 ] [62])) tiles.cpp:405 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/v:SF 21 xmm0 [orig:62 f1 ] [62])
        (nil)))
(insn 15 13 16 2 (set (mem/j/c:SF (plus:DI (reg/f:DI 0 ax [66])
                (const_int 4 [0x4])) [0 f_tmp_arr+4 S4 A32])
        (reg:SF 22 xmm1 [ f2 ])) tiles.cpp:406 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 22 xmm1 [ f2 ])
        (nil)))
(insn 16 15 17 2 (set (reg/f:DI 38 r9 [68])
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:407 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUIV (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])
        (nil)))
(insn 17 16 19 2 (set (mem/j/c:SI (reg/f:DI 38 r9 [68]) [0 i_tmp_arr+0 S4 A256])
        (reg/v:SI 2 cx [orig:64 h1 ] [64])) tiles.cpp:407 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 2 cx [orig:64 h1 ] [64])
        (nil)))
(insn 19 17 20 2 (set (mem/j/c:SI (plus:DI (reg/f:DI 38 r9 [68])
                (const_int 4 [0x4])) [0 i_tmp_arr+4 S4 A32])
        (reg:SI 37 r8 [ h2 ])) tiles.cpp:408 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 37 r8 [ h2 ])
        (nil)))
(insn 20 19 23 2 (set (mem:SI (reg/f:DI 7 sp) [0  S4 A64])
        (const_int 2 [0x2])) tiles.cpp:409 89 {*movsi_internal}
     (nil))
(insn 23 20 25 2 (set (reg:SI 37 r8)
        (const_int 2 [0x2])) tiles.cpp:409 89 {*movsi_internal}
     (nil))
(insn 25 23 29 2 (set (reg:DI 2 cx)
        (reg/f:DI 0 ax [66])) tiles.cpp:409 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [66])
        (expr_list:REG_EQUAL (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b67b8fac000 f_tmp_arr>)
            (nil))))
(call_insn 29 25 36 2 (call (mem:QI (symbol_ref:DI ("_Z5tilesPiiP15collision_tablePfiS_i") [flags 0x1]  <function_decl 0x2b67b8f25600 tiles>) [0 tiles S1 A8])
        (const_int 8 [0x8])) tiles.cpp:409 656 {*call}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:SI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:SI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:DI 1 dx)
                            (nil)))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_BR_PRED (use (mem:SI (reg/f:DI 7 sp) [0  S4 A64]))
                                (nil)))))))))
(note 36 29 37 2 NOTE_INSN_EPILOGUE_BEG)
(insn/f 37 36 38 2 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 24 [0x18])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) tiles.cpp:410 951 {pro_epilogue_adjust_stack_di_add}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 24 [0x18])))
            (nil))))
(jump_insn 38 37 39 2 (simple_return) tiles.cpp:410 672 {simple_return_internal}
     (nil)
 -> simple_return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 7 [sp]
;; live  out 	 7 [sp]

(barrier 39 38 0)

;; Function void tiles2(int*, int, int, float, float, int, int, int) (_Z6tiles2Piiiffiii, funcdef_no=1098, decl_uid=23866, cgraph_uid=342)



try_optimize_cfg iteration 1



try_optimize_cfg iteration 1

Reordered sequence:
 2 bb 2  [10000]


void tiles2(int*, int, int, float, float, int, int, int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp]
;;  regular block artificial uses 	 7 [sp]
;;  eh block artificial uses 	 7 [sp] 16 [argp]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 7 [sp]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags] 21[xmm0] 22[xmm1] 37[r8] 38[r9] 39[r10]
;;  ref usage 	r0={3d,4u} r1={2d,1u} r2={3d,2u} r4={2d,1u} r5={2d,1u} r7={3d,9u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r17={3d} r18={1d} r19={1d} r21={2d,1u} r22={2d,1u} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={3d,2u} r38={3d,2u} r39={2d,3u} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} 
;;    total ref usage 96{69d,27u,0e} in 15{14 regular + 1 call} insns.
(note 1 0 11 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(7){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8] 38 [r9]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8] 38 [r9]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8] 38 [r9]
;; live  gen 	 0 [ax] 2 [cx] 7 [sp] 37 [r8] 38 [r9] 39 [r10]
;; live  kill	 17 [flags]
(note 11 1 35 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 35 11 36 2 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -24 [0xffffffffffffffe8])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) tiles.cpp:413 951 {pro_epilogue_adjust_stack_di_add}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -24 [0xffffffffffffffe8])))
            (nil))))
(note 36 35 6 2 NOTE_INSN_PROLOGUE_END)
(note 6 36 8 2 NOTE_INSN_DELETED)
(note 8 6 9 2 NOTE_INSN_DELETED)
(note 9 8 10 2 NOTE_INSN_DELETED)
(note 10 9 13 2 NOTE_INSN_FUNCTION_BEG)
(insn 13 10 14 2 (set (reg/f:DI 39 r10 [67])
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b67b8fac000 f_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:414 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUIV (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b67b8fac000 f_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])
        (nil)))
(insn 14 13 16 2 (set (mem/j/c:SF (reg/f:DI 39 r10 [67]) [0 f_tmp_arr+0 S4 A256])
        (reg/v:SF 21 xmm0 [orig:62 f1 ] [62])) tiles.cpp:414 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/v:SF 21 xmm0 [orig:62 f1 ] [62])
        (nil)))
(insn 16 14 17 2 (set (mem/j/c:SF (plus:DI (reg/f:DI 39 r10 [67])
                (const_int 4 [0x4])) [0 f_tmp_arr+4 S4 A32])
        (reg:SF 22 xmm1 [ f2 ])) tiles.cpp:415 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 22 xmm1 [ f2 ])
        (nil)))
(insn 17 16 18 2 (set (reg/f:DI 0 ax [69])
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:416 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUIV (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])
        (nil)))
(insn 18 17 20 2 (set (mem/j/c:SI (reg/f:DI 0 ax [69]) [0 i_tmp_arr+0 S4 A256])
        (reg/v:SI 2 cx [orig:64 h1 ] [64])) tiles.cpp:416 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 2 cx [orig:64 h1 ] [64])
        (nil)))
(insn 20 18 22 2 (set (mem/j/c:SI (plus:DI (reg/f:DI 0 ax [69])
                (const_int 4 [0x4])) [0 i_tmp_arr+4 S4 A32])
        (reg:SI 37 r8 [ h2 ])) tiles.cpp:417 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 37 r8 [ h2 ])
        (nil)))
(insn 22 20 23 2 (set (mem/j/c:SI (plus:DI (reg/f:DI 0 ax [69])
                (const_int 8 [0x8])) [0 i_tmp_arr+8 S4 A64])
        (reg:SI 38 r9 [ h3 ])) tiles.cpp:418 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 38 r9 [ h3 ])
        (nil)))
(insn 23 22 25 2 (set (mem:SI (reg/f:DI 7 sp) [0  S4 A64])
        (const_int 3 [0x3])) tiles.cpp:419 89 {*movsi_internal}
     (nil))
(insn 25 23 26 2 (set (reg:DI 38 r9)
        (reg/f:DI 0 ax [69])) tiles.cpp:419 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [69])
        (expr_list:REG_EQUAL (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
            (nil))))
(insn 26 25 28 2 (set (reg:SI 37 r8)
        (const_int 2 [0x2])) tiles.cpp:419 89 {*movsi_internal}
     (nil))
(insn 28 26 32 2 (set (reg:DI 2 cx)
        (reg/f:DI 39 r10 [67])) tiles.cpp:419 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 39 r10 [67])
        (expr_list:REG_EQUAL (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b67b8fac000 f_tmp_arr>)
            (nil))))
(call_insn 32 28 39 2 (call (mem:QI (symbol_ref:DI ("_Z5tilesPiiiPfiS_i") [flags 0x1]  <function_decl 0x2b67b8f14e00 tiles>) [0 tiles S1 A8])
        (const_int 8 [0x8])) tiles.cpp:419 656 {*call}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:SI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:SI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:SI 1 dx)
                            (nil)))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_BR_PRED (use (reg:SI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_BR_PRED (use (mem:SI (reg/f:DI 7 sp) [0  S4 A64]))
                                (nil)))))))))
(note 39 32 40 2 NOTE_INSN_EPILOGUE_BEG)
(insn/f 40 39 41 2 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 24 [0x18])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) tiles.cpp:420 951 {pro_epilogue_adjust_stack_di_add}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 24 [0x18])))
            (nil))))
(jump_insn 41 40 42 2 (simple_return) tiles.cpp:420 672 {simple_return_internal}
     (nil)
 -> simple_return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 7 [sp]
;; live  out 	 7 [sp]

(barrier 42 41 0)

;; Function void tiles2(int*, int, collision_table*, float, float, int, int, int) (_Z6tiles2PiiP15collision_tableffiii, funcdef_no=1099, decl_uid=23875, cgraph_uid=343)



try_optimize_cfg iteration 1



try_optimize_cfg iteration 1

Reordered sequence:
 2 bb 2  [10000]


void tiles2(int*, int, collision_table*, float, float, int, int, int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp]
;;  regular block artificial uses 	 7 [sp]
;;  eh block artificial uses 	 7 [sp] 16 [argp]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 7 [sp]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags] 21[xmm0] 22[xmm1] 37[r8] 38[r9] 39[r10]
;;  ref usage 	r0={3d,4u} r1={2d,1u} r2={3d,2u} r4={2d,1u} r5={2d,1u} r7={3d,9u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r17={3d} r18={1d} r19={1d} r21={2d,1u} r22={2d,1u} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={3d,2u} r38={3d,2u} r39={2d,3u} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} 
;;    total ref usage 96{69d,27u,0e} in 15{14 regular + 1 call} insns.
(note 1 0 11 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(7){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8] 38 [r9]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8] 38 [r9]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8] 38 [r9]
;; live  gen 	 0 [ax] 2 [cx] 7 [sp] 37 [r8] 38 [r9] 39 [r10]
;; live  kill	 17 [flags]
(note 11 1 35 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 35 11 36 2 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -24 [0xffffffffffffffe8])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) tiles.cpp:421 951 {pro_epilogue_adjust_stack_di_add}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -24 [0xffffffffffffffe8])))
            (nil))))
(note 36 35 6 2 NOTE_INSN_PROLOGUE_END)
(note 6 36 8 2 NOTE_INSN_DELETED)
(note 8 6 9 2 NOTE_INSN_DELETED)
(note 9 8 10 2 NOTE_INSN_DELETED)
(note 10 9 13 2 NOTE_INSN_FUNCTION_BEG)
(insn 13 10 14 2 (set (reg/f:DI 39 r10 [67])
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b67b8fac000 f_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:422 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUIV (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b67b8fac000 f_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])
        (nil)))
(insn 14 13 16 2 (set (mem/j/c:SF (reg/f:DI 39 r10 [67]) [0 f_tmp_arr+0 S4 A256])
        (reg/v:SF 21 xmm0 [orig:62 f1 ] [62])) tiles.cpp:422 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/v:SF 21 xmm0 [orig:62 f1 ] [62])
        (nil)))
(insn 16 14 17 2 (set (mem/j/c:SF (plus:DI (reg/f:DI 39 r10 [67])
                (const_int 4 [0x4])) [0 f_tmp_arr+4 S4 A32])
        (reg:SF 22 xmm1 [ f2 ])) tiles.cpp:423 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 22 xmm1 [ f2 ])
        (nil)))
(insn 17 16 18 2 (set (reg/f:DI 0 ax [69])
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:424 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUIV (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])
        (nil)))
(insn 18 17 20 2 (set (mem/j/c:SI (reg/f:DI 0 ax [69]) [0 i_tmp_arr+0 S4 A256])
        (reg/v:SI 2 cx [orig:64 h1 ] [64])) tiles.cpp:424 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 2 cx [orig:64 h1 ] [64])
        (nil)))
(insn 20 18 22 2 (set (mem/j/c:SI (plus:DI (reg/f:DI 0 ax [69])
                (const_int 4 [0x4])) [0 i_tmp_arr+4 S4 A32])
        (reg:SI 37 r8 [ h2 ])) tiles.cpp:425 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 37 r8 [ h2 ])
        (nil)))
(insn 22 20 23 2 (set (mem/j/c:SI (plus:DI (reg/f:DI 0 ax [69])
                (const_int 8 [0x8])) [0 i_tmp_arr+8 S4 A64])
        (reg:SI 38 r9 [ h3 ])) tiles.cpp:426 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 38 r9 [ h3 ])
        (nil)))
(insn 23 22 25 2 (set (mem:SI (reg/f:DI 7 sp) [0  S4 A64])
        (const_int 3 [0x3])) tiles.cpp:427 89 {*movsi_internal}
     (nil))
(insn 25 23 26 2 (set (reg:DI 38 r9)
        (reg/f:DI 0 ax [69])) tiles.cpp:427 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [69])
        (expr_list:REG_EQUAL (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
            (nil))))
(insn 26 25 28 2 (set (reg:SI 37 r8)
        (const_int 2 [0x2])) tiles.cpp:427 89 {*movsi_internal}
     (nil))
(insn 28 26 32 2 (set (reg:DI 2 cx)
        (reg/f:DI 39 r10 [67])) tiles.cpp:427 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 39 r10 [67])
        (expr_list:REG_EQUAL (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b67b8fac000 f_tmp_arr>)
            (nil))))
(call_insn 32 28 39 2 (call (mem:QI (symbol_ref:DI ("_Z5tilesPiiP15collision_tablePfiS_i") [flags 0x1]  <function_decl 0x2b67b8f25600 tiles>) [0 tiles S1 A8])
        (const_int 8 [0x8])) tiles.cpp:427 656 {*call}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:SI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:SI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:DI 1 dx)
                            (nil)))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_BR_PRED (use (mem:SI (reg/f:DI 7 sp) [0  S4 A64]))
                                (nil)))))))))
(note 39 32 40 2 NOTE_INSN_EPILOGUE_BEG)
(insn/f 40 39 41 2 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 24 [0x18])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) tiles.cpp:428 951 {pro_epilogue_adjust_stack_di_add}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 24 [0x18])))
            (nil))))
(jump_insn 41 40 42 2 (simple_return) tiles.cpp:428 672 {simple_return_internal}
     (nil)
 -> simple_return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 7 [sp]
;; live  out 	 7 [sp]

(barrier 42 41 0)

;; Function void tileswrap(int*, int, int, float*, int, int*, int*, int) (_Z9tileswrapPiiiPfiS_S_i, funcdef_no=1100, decl_uid=23884, cgraph_uid=344)



try_optimize_cfg iteration 1

Redirecting fallthru edge 3->4 to 6
deleting insn with uid = 378.
deleting insn with uid = 377.
deleting block 4
Removing jump 380.
deleting insn with uid = 380.
Redirecting fallthru edge 6->7 to 40
deleting insn with uid = 383.
deleting insn with uid = 382.
deleting block 7
Removing jump 385.
deleting insn with uid = 385.
Removing jump 387.
deleting insn with uid = 387.
Redirecting fallthru edge 18->19 to 6
deleting insn with uid = 390.
deleting insn with uid = 389.
deleting block 19
Redirecting fallthru edge 22->23 to 6
deleting insn with uid = 393.
deleting insn with uid = 392.
deleting block 23
Removing jump 395.
deleting insn with uid = 395.
Removing jump 397.
deleting insn with uid = 397.
Removing jump 399.
deleting insn with uid = 399.
Removing jump 401.
deleting insn with uid = 401.
Removing jump 403.
deleting insn with uid = 403.


try_optimize_cfg iteration 2



try_optimize_cfg iteration 1

rescanning insn with uid = 29.
deleting insn with uid = 29.
rescanning insn with uid = 29.
deleting insn with uid = 29.
rescanning insn with uid = 33.
deleting insn with uid = 33.
rescanning insn with uid = 33.
deleting insn with uid = 33.
rescanning insn with uid = 63.
deleting insn with uid = 63.
rescanning insn with uid = 63.
deleting insn with uid = 63.
rescanning insn with uid = 88.
deleting insn with uid = 88.
rescanning insn with uid = 88.
deleting insn with uid = 88.
rescanning insn with uid = 111.
deleting insn with uid = 111.
rescanning insn with uid = 111.
deleting insn with uid = 111.
rescanning insn with uid = 115.
deleting insn with uid = 115.
rescanning insn with uid = 115.
deleting insn with uid = 115.
rescanning insn with uid = 132.
deleting insn with uid = 132.
rescanning insn with uid = 132.
deleting insn with uid = 132.
rescanning insn with uid = 147.
deleting insn with uid = 147.
rescanning insn with uid = 147.
deleting insn with uid = 147.
rescanning insn with uid = 162.
deleting insn with uid = 162.
rescanning insn with uid = 162.
deleting insn with uid = 162.
rescanning insn with uid = 177.
deleting insn with uid = 177.
rescanning insn with uid = 177.
deleting insn with uid = 177.
rescanning insn with uid = 210.
deleting insn with uid = 210.
rescanning insn with uid = 210.
deleting insn with uid = 210.
rescanning insn with uid = 223.
deleting insn with uid = 223.
rescanning insn with uid = 223.
deleting insn with uid = 223.
rescanning insn with uid = 236.
deleting insn with uid = 236.
rescanning insn with uid = 236.
deleting insn with uid = 236.
rescanning insn with uid = 258.
deleting insn with uid = 258.
rescanning insn with uid = 258.
deleting insn with uid = 258.
rescanning insn with uid = 278.
deleting insn with uid = 278.
rescanning insn with uid = 278.
deleting insn with uid = 278.
rescanning insn with uid = 288.
deleting insn with uid = 288.
rescanning insn with uid = 288.
deleting insn with uid = 288.
rescanning insn with uid = 299.
deleting insn with uid = 299.
rescanning insn with uid = 299.
deleting insn with uid = 299.
rescanning insn with uid = 310.
deleting insn with uid = 310.
rescanning insn with uid = 310.
deleting insn with uid = 310.
rescanning insn with uid = 339.
deleting insn with uid = 339.
rescanning insn with uid = 339.
deleting insn with uid = 339.
rescanning insn with uid = 346.
deleting insn with uid = 346.
rescanning insn with uid = 346.
deleting insn with uid = 346.
STC - round 1
Getting bb 2
Basic block 2 was visited in trace 0
  Possible start of this round: 3 (key: -16)
Basic block 5 was visited in trace 0
Block 3 can't be copied because its size = 10.
Basic block 3 was visited in trace 0
  Possible start of this round: 6 (key: -17)
Basic block 8 was visited in trace 0
Block 9 can't be copied because its size = 36.
Basic block 9 was visited in trace 0
Block 9 can't be copied because its size = 36.
  Possible start of this round: 10 (key: -15)
Changing key for bb 10 from -15 to -1001615.
Getting bb 10
Basic block 10 was visited in trace 1
  Possible start of next round: 20 (key: -5)
Basic block 11 was visited in trace 1
  Possible start of this round: 12 (key: -10)
Changing key for bb 12 from -10 to -1000710.
Changing key for bb 20 from -5 to -1000305.
Getting bb 12
Basic block 12 was visited in trace 2
  Possible start of this round: 13 (key: -8)
  Possible start of this round: 18 (key: -10)
Changing key for bb 13 from -8 to -1000708.
Changing key for bb 18 from -10 to -1000310.
Getting bb 13
Basic block 13 was visited in trace 3
  Possible start of this round: 14 (key: -8)
Changing key for bb 14 from -8 to -1000508.
Getting bb 14
Basic block 14 was visited in trace 4
  Possible start of this round: 15 (key: -8)
Changing key for bb 15 from -8 to -1000508.
Getting bb 15
Basic block 15 was visited in trace 5
  Possible start of this round: 16 (key: -8)
Changing key for bb 16 from -8 to -1000508.
Getting bb 16
Basic block 16 was visited in trace 6
Block 18 can't be copied because its size = 6.
Basic block 18 was visited in trace 6
  Possible start of this round: 21 (key: -12)
Changing key for bb 21 from -12 to -1000712.
Changing key for bb 6 from -17 to -1000317.
Getting bb 21
Basic block 21 was visited in trace 7
Basic block 22 was visited in trace 7
Basic block 17 was visited in trace 7
Block 6 can't be copied because its size = 4.
Basic block 6 was visited in trace 7
  Possible start of this round: 40 (key: -16)
Basic block 24 was visited in trace 7
Block 38 can't be copied because its size = 8.
Basic block 38 was visited in trace 7
  Possible start of this round: 36 (key: -8)
Basic block 39 was visited in trace 7
Block 25 can't be copied because its size = 13.
Basic block 25 was visited in trace 7
  Possible start of this round: 27 (key: -1667)
Basic block 26 was visited in trace 7
Block 28 can't be copied because its size = 13.
Basic block 28 was visited in trace 7
  Possible start of this round: 30 (key: -3333)
Basic block 29 was visited in trace 7
Block 30 can't be copied because its size = 4.
Basic block 30 was visited in trace 7
  Possible start of this round: 31 (key: -3333)
Basic block 33 was visited in trace 7
Block 34 can't be copied because its size = 4.
Basic block 34 was visited in trace 7
Block 34 can't be copied because its size = 4.
  Possible start of this round: 35 (key: -819)
Changing key for bb 35 from -819 to -1082719.
Getting bb 35
Basic block 35 was visited in trace 8
Block 31 can't be copied because its size = 18.
Basic block 31 was visited in trace 8
  Possible start of this round: 32 (key: -159)
Changing key for bb 32 from -159 to -1016059.
Getting bb 32
Basic block 32 was visited in trace 9
Block 37 can't be copied because its size = 46.
Basic block 37 was visited in trace 9
Changing key for bb 40 from -16 to -1001516.
Getting bb 40
Basic block 40 was visited in trace 10
Getting bb 27
Basic block 27 was visited in trace 11
Getting bb 36
Basic block 36 was visited in trace 12
STC - round 2
Getting bb 20
Basic block 20 was visited in trace 13
STC - round 3
STC - round 4
Trace 1 (round 1):  2 [16] 5 [16] 3 [16] 8 [15] 9 [330]
Trace 2 (round 1):  10 [15] 11 [10]
Trace 3 (round 1):  12 [10]
Trace 4 (round 1):  13 [8]
Trace 5 (round 1):  14 [8]
Trace 6 (round 1):  15 [8]
Trace 7 (round 1):  16 [8] 18 [10]
Trace 8 (round 1):  21 [12] 22 [12] 17 [12] 6 [17] 24 [15] 38 [167] 39 [159] 25 [3333] 26 [1667] 28 [3333] 29 [1667] 30 [3333] 33 [819] 34 [9100]
Trace 9 (round 1):  35 [819] 31 [3333]
Trace 10 (round 1):  32 [159] 37 [167]
Trace 11 (round 1):  40 [16]
Trace 12 (round 1):  27 [1667]
Trace 13 (round 1):  36 [8]
Trace 14 (round 2):  20 [5]
Connection: 9 10
Connection: 11 12
Connection: 12 13
Connection: 13 14
Connection: 14 15
Connection: 15 16
Connection: 18 21
Connection: 34 35
Connection: 31 32
Connection: 37 40
Final order:
2 5 3 8 9 10 11 12 13 14 15 16 18 21 22 17 6 24 38 39 25 26 28 29 30 33 34 35 31 32 37 40 27 36 20 
Reordered sequence:
 2 bb 2  [16]
 3 bb 5  [16]
 4 bb 3  [16]
 5 bb 8  [15]
 6 bb 9  [330]
 7 bb 10  [15]
 8 bb 11  [10]
 9 bb 12  [10]
 10 bb 13  [8]
 11 bb 14  [8]
 12 bb 15  [8]
 13 bb 16  [8]
 14 bb 18  [10]
 15 bb 21  [12]
 16 bb 22  [12]
 17 bb 17  [12]
 18 bb 6  [17]
 19 bb 24  [15]
 20 bb 38  [167]
 21 bb 39  [159]
 22 bb 25  [3333]
 23 bb 26  [1667]
 24 bb 28  [3333]
 25 bb 29  [1667]
 26 bb 30  [3333]
 27 bb 33  [819]
 28 bb 34  [9100]
 29 bb 35  [819]
 30 bb 31  [3333]
 31 bb 32  [159]
 32 bb 37  [167]
 33 bb 40  [16]
 34 bb 27  [1667]
 35 bb 36  [8]
 36 bb 20  [5]

37 basic blocks, 56 edges.
basic block 0, loop depth 0, count 0, freq 16, maybe hot
 prev block (nil), next block 2, flags: (RTL)
 pred:      
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }d-1(41){ }d-1(42){ }d-1(43){ }d-1(44){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  kill	

;; lr  out 	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

 succ:       2 [100.0%]  (FALLTHRU)

basic block 2, loop depth 0, count 0, freq 16, maybe hot
 prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
 pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(7){ }}
;; lr  in  	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  def 	 0 [ax] 3 [bx] 5 [di] 7 [sp] 17 [flags] 42 [r13] 43 [r14]
;; live  in  	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 3 [bx] 5 [di] 7 [sp] 17 [flags] 42 [r13] 43 [r14]
;; live  kill	 17 [flags]

(note 21 0 518 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 518 21 519 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg:DI 44 r15)) tiles.cpp:439 67 {*pushdi2_rex64}
     (expr_list:REG_DEAD (reg:DI 44 r15)
        (nil)))
(insn/f 519 518 520 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg:DI 43 r14)) tiles.cpp:439 67 {*pushdi2_rex64}
     (expr_list:REG_DEAD (reg:DI 43 r14)
        (nil)))
(insn/f 520 519 521 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg:DI 42 r13)) tiles.cpp:439 67 {*pushdi2_rex64}
     (expr_list:REG_DEAD (reg:DI 42 r13)
        (nil)))
(insn/f 521 520 522 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg:DI 41 r12)) tiles.cpp:439 67 {*pushdi2_rex64}
     (expr_list:REG_DEAD (reg:DI 41 r12)
        (nil)))
(insn/f 522 521 523 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg:DI 6 bp)) tiles.cpp:439 67 {*pushdi2_rex64}
     (expr_list:REG_DEAD (reg:DI 6 bp)
        (nil)))
(insn/f 523 522 524 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg:DI 3 bx)) tiles.cpp:439 67 {*pushdi2_rex64}
     (expr_list:REG_DEAD (reg:DI 3 bx)
        (nil)))
(insn/f 524 523 525 2 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -456 [0xfffffffffffffe38])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) tiles.cpp:439 951 {pro_epilogue_adjust_stack_di_add}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -456 [0xfffffffffffffe38])))
            (nil))))
(note 525 524 4 2 NOTE_INSN_PROLOGUE_END)
(insn 4 525 5 2 (set (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 16 [0x10])) [0 %sfp+-16 S8 A64])
        (reg:DI 5 di [ the_tiles ])) tiles.cpp:439 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ the_tiles ])
        (nil)))
(insn 5 4 6 2 (set (reg/v:SI 3 bx [orig:148 num_tilings ] [148])
        (reg:SI 4 si [ num_tilings ])) tiles.cpp:439 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ num_tilings ])
        (nil)))
(insn 6 5 7 2 (set (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 28 [0x1c])) [0 %sfp+-4 S4 A32])
        (reg:SI 1 dx [ memory_size ])) tiles.cpp:439 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [ memory_size ])
        (nil)))
(insn 7 6 501 2 (set (reg/v/f:DI 42 r13 [orig:150 floats ] [150])
        (reg:DI 2 cx [ floats ])) tiles.cpp:439 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 2 cx [ floats ])
        (nil)))
(insn 501 7 9 2 (set (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 4 [0x4])) [0 %sfp+-28 S4 A32])
        (reg:SI 37 r8 [orig:151 num_floats ] [151])) tiles.cpp:439 89 {*movsi_internal}
     (nil))
(insn 9 501 11 2 (set (reg/v/f:DI 43 r14 [orig:152 wrap_widths ] [152])
        (reg:DI 38 r9 [ wrap_widths ])) tiles.cpp:439 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 38 r9 [ wrap_widths ])
        (nil)))
(insn 11 9 12 2 (set (reg:DI 0 ax)
        (sign_extend:DI (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                    (const_int 520 [0x208])) [0 num_ints+0 S4 A64]))) tiles.cpp:439 149 {*extendsidi2_rex64}
     (nil))
(note 12 11 23 2 NOTE_INSN_FUNCTION_BEG)
(note 23 12 24 2 NOTE_INSN_DELETED)
(insn 24 23 461 2 (set (reg/v:SI 5 di [orig:71 num_coordinates ] [71])
        (plus:SI (plus:SI (reg:SI 37 r8 [orig:151 num_floats ] [151])
                (reg/v:SI 0 ax [orig:154 num_ints ] [154]))
            (const_int 1 [0x1]))) tiles.cpp:445 266 {*leasi}
     (nil))
(insn 461 24 25 2 (set (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 24 [0x18])) [0 %sfp+-8 S4 A32])
        (reg/v:SI 5 di [orig:71 num_coordinates ] [71])) tiles.cpp:445 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 5 di [orig:71 num_coordinates ] [71])
        (nil)))
(debug_insn 25 461 27 2 (var_location:SI num_coordinates (mem/c:SI (plus:DI (reg/f:DI 7 sp)
            (const_int 24 [0x18])) [0 %sfp+-8 S4 A32])) tiles.cpp:445 -1
     (nil))
(debug_insn 27 25 28 2 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(insn 28 27 29 2 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 0 ax [orig:154 num_ints ] [154])
            (const_int 0 [0]))) tiles.cpp:447 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 29 28 55 2 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 37)
            (pc))) tiles.cpp:447 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 9762 [0x2622])
            (nil)))
 -> 37)
;; lr  out 	 0 [ax] 3 [bx] 7 [sp] 42 [r13] 43 [r14]
;; live  out 	 0 [ax] 3 [bx] 7 [sp] 42 [r13] 43 [r14]

 succ:       3 [97.6%]  (CAN_FALLTHRU)
             4 [2.4%]  (FALLTHRU,CAN_FALLTHRU)

basic block 3, loop depth 0, count 0, freq 16, maybe hot
 prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
 pred:       2 [97.6%]  (CAN_FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 7 [sp] 42 [r13] 43 [r14]
;; lr  use 	 0 [ax] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 0 [ax] 3 [bx] 7 [sp] 42 [r13] 43 [r14]
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di]
;; live  kill	

(code_label 37 33 38 3 142 "" [1 uses])
(note 38 37 39 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 39 38 40 3 NOTE_INSN_DELETED)
(insn 40 39 41 3 (set (reg:DI 1 dx [orig:157 D.26221 ] [157])
        (sign_extend:DI (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                    (const_int 4 [0x4])) [0 %sfp+-28 S4 A32]))) tiles.cpp:447 149 {*extendsidi2_rex64}
     (nil))
(note 41 40 42 3 NOTE_INSN_DELETED)
(note 42 41 43 3 NOTE_INSN_DELETED)
(insn 43 42 517 3 (set (reg:DI 5 di [orig:160 D.26220 ] [160])
        (plus:DI (plus:DI (mult:DI (reg:DI 1 dx [orig:157 D.26221 ] [157])
                    (const_int 4 [0x4]))
                (reg/f:DI 7 sp))
            (const_int 276 [0x114]))) tiles.cpp:447 267 {*leadi}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:157 D.26221 ] [157])
        (nil)))
(insn 517 43 50 3 (set (reg:DI 1 dx [orig:162 D.26221 ] [162])
        (mult:DI (reg:DI 0 ax [orig:161 D.26221 ] [161])
            (const_int 4 [0x4]))) tiles.cpp:447 267 {*leadi}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:161 D.26221 ] [161])
        (nil)))
(insn 50 517 52 3 (set (reg:DI 4 si)
        (mem/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 512 [0x200])) [0 ints+0 S8 A64])) 87 {*movdi_internal_rex64}
     (nil))
(call_insn 52 50 59 3 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("memcpy") [flags 0x41]  <function_decl 0x2b67b90e9500 memcpy>) [0 memcpy S1 A8])
            (const_int 0 [0]))) 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:DI 0 ax)
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list:REG_FRAME_RELATED_EXPR (set (reg:DI 0 ax)
            (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                    (nil))))))
;; lr  out 	 3 [bx] 7 [sp] 42 [r13] 43 [r14]
;; live  out 	 3 [bx] 7 [sp] 42 [r13] 43 [r14]

 succ:       4 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 4, loop depth 0, count 0, freq 16, maybe hot
 prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
 pred:       2 [2.4%]  (FALLTHRU,CAN_FALLTHRU)
             3 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 42 [r13] 43 [r14]
;; lr  use 	 7 [sp]
;; lr  def 	 17 [flags] 38 [r9]
;; live  in  	 3 [bx] 7 [sp] 42 [r13] 43 [r14]
;; live  gen 	 17 [flags] 38 [r9]
;; live  kill	

(code_label 55 29 30 4 145 "" [0 uses])
(note 30 55 31 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 31 30 556 4 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(insn 556 31 557 4 (set (reg:SI 38 r9)
        (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 4 [0x4])) [0 %sfp+-28 S4 A32])) tiles.cpp:450 89 {*movsi_internal}
     (nil))
(insn 557 556 33 4 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:SI 38 r9)
            (const_int 0 [0]))) tiles.cpp:450 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 33 557 37 4 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 67)
            (pc))) tiles.cpp:450 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 9524 [0x2534])
            (nil)))
 -> 67)
;; lr  out 	 3 [bx] 7 [sp] 42 [r13] 43 [r14]
;; live  out 	 3 [bx] 7 [sp] 42 [r13] 43 [r14]

 succ:       5 [95.2%]  (CAN_FALLTHRU)
             18 [4.8%]  (FALLTHRU,CAN_FALLTHRU)

basic block 5, loop depth 0, count 0, freq 15, maybe hot
 prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
 pred:       4 [95.2%]  (CAN_FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 42 [r13] 43 [r14]
;; lr  use 	 3 [bx] 7 [sp]
;; lr  def 	 0 [ax] 6 [bp] 17 [flags] 25 [xmm4] 41 [r12] 44 [r15]
;; live  in  	 3 [bx] 7 [sp] 42 [r13] 43 [r14]
;; live  gen 	 0 [ax] 6 [bp] 25 [xmm4] 41 [r12] 44 [r15]
;; live  kill	 17 [flags]

(code_label 67 63 68 5 143 "" [1 uses])
(note 68 67 69 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 69 68 462 5 (set (reg:SF 25 xmm4 [orig:131 D.26217 ] [131])
        (float:SF (reg/v:SI 3 bx [orig:148 num_tilings ] [148]))) 240 {*floatsisf2_sse_interunit}
     (nil))
(insn 462 69 71 5 (set (mem/c:SF (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0 %sfp+-24 S4 A64])
        (reg:SF 25 xmm4 [orig:131 D.26217 ] [131])) 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 25 xmm4 [orig:131 D.26217 ] [131])
        (nil)))
(note 71 462 463 5 NOTE_INSN_DELETED)
(insn 463 71 554 5 (set (reg/v:SI 0 ax [orig:151 num_floats ] [151])
        (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 4 [0x4])) [0 %sfp+-28 S4 A32])) 89 {*movsi_internal}
     (nil))
(insn 554 463 73 5 (parallel [
            (set (reg:DI 0 ax [orig:169 D.26221 ] [169])
                (zero_extend:DI (plus:SI (reg/v:SI 0 ax [orig:151 num_floats ] [151])
                        (const_int -1 [0xffffffffffffffff]))))
            (clobber (reg:CC 17 flags))
        ]) 275 {addsi_1_zext}
     (nil))
(note 73 554 74 5 NOTE_INSN_DELETED)
(insn 74 73 555 5 (set (reg:DI 41 r12 [orig:146 D.26221 ] [146])
        (plus:DI (mult:DI (reg:DI 0 ax [orig:169 D.26221 ] [169])
                (const_int 4 [0x4]))
            (const_int 4 [0x4]))) 267 {*leadi}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:169 D.26221 ] [169])
        (nil)))
(insn 555 74 371 5 (parallel [
            (set (reg:DI 44 r15 [orig:104 ivtmp.261 ] [104])
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:450 81 {*movdi_xor}
     (nil))
(insn 371 555 90 5 (set (reg/f:DI 6 bp [258])
        (plus:DI (reg/f:DI 7 sp)
            (const_int 32 [0x20]))) 267 {*leadi}
     (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -416 [0xfffffffffffffe60]))
        (nil)))
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

 succ:       6 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 6, loop depth 0, count 0, freq 330, maybe hot
 prev block 5, next block 7, flags: (REACHABLE, RTL, MODIFIED)
 pred:       6 [95.2%]  (DFS_BACK,CAN_FALLTHRU)
             5 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 6 [bp] 7 [sp] 41 [r12] 42 [r13] 44 [r15]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 44 [r15] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 17 [flags] 21 [xmm0] 44 [r15]
;; live  kill	 17 [flags]

(code_label 90 371 75 6 149 "" [1 uses])
(note 75 90 76 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 76 75 464 6 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(insn 464 76 77 6 (set (reg:SF 21 xmm0 [orig:171 D.26217 ] [171])
        (mem/c:SF (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0 %sfp+-24 S4 A64])) tiles.cpp:451 135 {*movsf_internal}
     (nil))
(insn 77 464 79 6 (set (reg:SF 21 xmm0 [orig:171 D.26217 ] [171])
        (mult:SF (reg:SF 21 xmm0 [orig:171 D.26217 ] [171])
            (mem:SF (plus:DI (reg/v/f:DI 42 r13 [orig:150 floats ] [150])
                    (reg:DI 44 r15 [orig:104 ivtmp.261 ] [104])) [0 MEM[base: floats_29(D), index: ivtmp.261_79, offset: 0B]+0 S4 A32]))) tiles.cpp:451 777 {*fop_sf_comm_sse}
     (nil))
(call_insn/u 79 77 82 6 (set (reg:SF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("floorf") [flags 0x41]  <function_decl 0x2b67b7876a00 __builtin_floorf>) [0 __builtin_floorf S1 A8])
            (const_int 0 [0]))) tiles.cpp:451 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SF (use (reg:SF 21 xmm0))
        (nil)))
(insn 82 79 83 6 (set (reg:SI 0 ax [173])
        (fix:SI (reg:SF 21 xmm0 [orig:75 D.26217 ] [75]))) tiles.cpp:451 177 {fix_truncsfsi_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:75 D.26217 ] [75])
        (expr_list:REG_EQUIV (mem:SI (plus:DI (reg/f:DI 6 bp [258])
                    (reg:DI 44 r15 [orig:104 ivtmp.261 ] [104])) [0 MEM[symbol: qstate, index: ivtmp.261_79, offset: 0B]+0 S4 A32])
            (nil))))
(insn 83 82 85 6 (set (mem:SI (plus:DI (reg/f:DI 6 bp [258])
                (reg:DI 44 r15 [orig:104 ivtmp.261 ] [104])) [0 MEM[symbol: qstate, index: ivtmp.261_79, offset: 0B]+0 S4 A32])
        (reg:SI 0 ax [173])) tiles.cpp:451 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [173])
        (nil)))
(debug_insn 85 83 86 6 (var_location:SI i (debug_expr:SI D#14)) -1
     (nil))
(insn 86 85 87 6 (parallel [
            (set (reg:DI 44 r15 [orig:104 ivtmp.261 ] [104])
                (plus:DI (reg:DI 44 r15 [orig:104 ivtmp.261 ] [104])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 87 86 88 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 44 r15 [orig:104 ivtmp.261 ] [104])
            (reg:DI 41 r12 [orig:146 D.26221 ] [146]))) tiles.cpp:450 8 {*cmpdi_1}
     (nil))
(jump_insn 88 87 94 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 90)
            (pc))) tiles.cpp:450 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9524 [0x2534])
            (nil)))
 -> 90)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

 succ:       6 [95.2%]  (DFS_BACK,CAN_FALLTHRU)
             7 [4.8%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)

basic block 7, loop depth 0, count 0, freq 15, maybe hot
 prev block 6, next block 8, flags: (REACHABLE, RTL, MODIFIED)
 pred:       6 [4.8%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 43 [r14]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 44 [r15] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 7 [sp] 43 [r14]
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 17 [flags] 44 [r15]
;; live  kill	 17 [flags]

(note 94 88 503 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 503 94 95 7 (set (reg/v:SI 44 r15 [orig:151 num_floats ] [151])
        (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 4 [0x4])) [0 %sfp+-28 S4 A32])) tiles.cpp:452 89 {*movsi_internal}
     (nil))
(insn 95 503 96 7 (set (reg:DI 1 dx [orig:174 D.26221 ] [174])
        (sign_extend:DI (reg/v:SI 44 r15 [orig:151 num_floats ] [151]))) tiles.cpp:452 149 {*extendsidi2_rex64}
     (nil))
(insn 96 95 515 7 (parallel [
            (set (reg:DI 1 dx [orig:175 D.26221 ] [175])
                (ashift:DI (reg:DI 1 dx [orig:174 D.26221 ] [174])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:452 513 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 515 96 553 7 (set (reg/f:DI 5 di [257])
        (plus:DI (reg/f:DI 7 sp)
            (const_int 112 [0x70]))) 267 {*leadi}
     (nil))
(insn 553 515 103 7 (parallel [
            (set (reg:DI 4 si)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) 81 {*movdi_xor}
     (nil))
(call_insn 103 553 466 7 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("memset") [flags 0x41]  <function_decl 0x2b67b90e9600 memset>) [0 memset S1 A8])
            (const_int 0 [0]))) 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:DI 0 ax)
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (nil)))))
(insn 466 103 106 7 (set (reg:SI 1 dx [orig:80 bnd.218 ] [80])
        (reg/v:SI 44 r15 [orig:151 num_floats ] [151])) 89 {*movsi_internal}
     (nil))
(insn 106 466 516 7 (parallel [
            (set (reg:SI 1 dx [orig:80 bnd.218 ] [80])
                (lshiftrt:SI (reg:SI 1 dx [orig:80 bnd.218 ] [80])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 545 {*lshrsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 516 106 108 7 (set (reg:SI 0 ax [orig:79 ratio_mult_vf.219 ] [79])
        (mult:SI (reg:SI 1 dx [orig:80 bnd.218 ] [80])
            (const_int 4 [0x4]))) 266 {*leasi}
     (nil))
(note 108 516 109 7 NOTE_INSN_DELETED)
(note 109 108 110 7 NOTE_INSN_DELETED)
(insn 110 109 111 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:79 ratio_mult_vf.219 ] [79])
            (const_int 0 [0]))) 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 111 110 362 7 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 359)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 3334 [0xd06])
            (nil)))
 -> 359)
;; lr  out 	 0 [ax] 1 [dx] 3 [bx] 7 [sp] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 1 [dx] 3 [bx] 7 [sp] 43 [r14] 44 [r15]

 succ:       36 [33.3%]  (CAN_FALLTHRU)
             8 [66.7%]  (FALLTHRU,CAN_FALLTHRU)

basic block 8, loop depth 0, count 0, freq 10, maybe hot
 prev block 7, next block 9, flags: (REACHABLE, RTL, MODIFIED)
 pred:       7 [66.7%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 3 [bx] 7 [sp] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp] 44 [r15]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 1 [dx] 3 [bx] 7 [sp] 43 [r14] 44 [r15]
;; live  gen 	 17 [flags]
;; live  kill	

(note 362 111 112 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(note 112 362 113 8 NOTE_INSN_DELETED)
(note 113 112 114 8 NOTE_INSN_DELETED)
(insn 114 113 115 8 (set (reg:CC 17 flags)
        (compare:CC (reg/v:SI 44 r15 [orig:151 num_floats ] [151])
            (const_int 3 [0x3]))) 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg/v:SI 44 r15 [orig:151 num_floats ] [151])
        (nil)))
(jump_insn 115 114 116 8 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 359)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (expr_list:REG_BR_PROB (const_int 3334 [0xd06])
            (nil)))
 -> 359)
;; lr  out 	 0 [ax] 1 [dx] 3 [bx] 7 [sp] 43 [r14]
;; live  out 	 0 [ax] 1 [dx] 3 [bx] 7 [sp] 43 [r14]

 succ:       9 [66.7%]  (FALLTHRU,CAN_FALLTHRU)
             36 [33.3%]  (CAN_FALLTHRU)

basic block 9, loop depth 0, count 0, freq 10, maybe hot
 prev block 8, next block 10, flags: (REACHABLE, RTL, MODIFIED)
 pred:       8 [66.7%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 3 [bx] 7 [sp] 43 [r14]
;; lr  use 	 1 [dx] 3 [bx] 7 [sp] 43 [r14]
;; lr  def 	 17 [flags] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5]
;; live  in  	 0 [ax] 1 [dx] 3 [bx] 7 [sp] 43 [r14]
;; live  gen 	 17 [flags] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5]
;; live  kill	

(note 116 115 468 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 468 116 469 9 (set (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0 %sfp+-24 S4 A64])
        (reg/v:SI 3 bx [orig:148 num_tilings ] [148])) 89 {*movsi_internal}
     (nil))
(insn 469 468 117 9 (set (reg/v:SI 26 xmm5 [orig:148 num_tilings ] [148])
        (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0 %sfp+-24 S4 A64])) 89 {*movsi_internal}
     (nil))
(insn 117 469 119 9 (set (reg:V4SI 21 xmm0 [185])
        (vec_duplicate:V4SI (reg/v:SI 26 xmm5 [orig:148 num_tilings ] [148]))) 1643 {*vec_dupv4si}
     (expr_list:REG_DEAD (reg/v:SI 26 xmm5 [orig:148 num_tilings ] [148])
        (nil)))
(debug_insn 119 117 120 9 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(insn 120 119 471 9 (set (reg:V16QI 22 xmm1 [orig:186 vect_var_.225 ] [186])
        (unspec:V16QI [
                (mem:V16QI (reg/v/f:DI 43 r14 [orig:152 wrap_widths ] [152]) [0 MEM[(int *)wrap_widths_39(D)]+0 S16 A32])
            ] UNSPEC_LOADU)) tiles.cpp:453 1162 {sse2_loaddqu}
     (nil))
(insn 471 120 121 9 (set (reg:V4SI 25 xmm4 [304])
        (reg:V4SI 22 xmm1 [orig:186 vect_var_.225 ] [186])) tiles.cpp:453 1142 {*movv4si_internal}
     (nil))
(insn 121 471 473 9 (set (reg:V2DI 25 xmm4 [304])
        (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 25 xmm4 [304])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ])))
            (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 21 xmm0 [185])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ]))))) tiles.cpp:453 1500 {*vec_widen_umult_even_v4si}
     (nil))
(insn 473 121 122 9 (set (reg:V2DI 24 xmm3 [190])
        (reg:V2DI 22 xmm1 [orig:186 vect_var_.225 ] [186])) tiles.cpp:453 1144 {*movv2di_internal}
     (expr_list:REG_DEAD (reg:V2DI 22 xmm1 [orig:186 vect_var_.225 ] [186])
        (nil)))
(insn 122 473 475 9 (set (reg:V2DI 24 xmm3 [190])
        (lshiftrt:V2DI (reg:V2DI 24 xmm3 [190])
            (const_int 32 [0x20]))) tiles.cpp:453 1522 {lshrv2di3}
     (nil))
(insn 475 122 123 9 (set (reg:V2DI 22 xmm1 [191])
        (reg:V2DI 21 xmm0 [185])) tiles.cpp:453 1144 {*movv2di_internal}
     (nil))
(insn 123 475 124 9 (set (reg:V2DI 22 xmm1 [191])
        (lshiftrt:V2DI (reg:V2DI 22 xmm1 [191])
            (const_int 32 [0x20]))) tiles.cpp:453 1522 {lshrv2di3}
     (nil))
(insn 124 123 125 9 (set (reg:V2DI 24 xmm3 [189])
        (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 24 xmm3 [190])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ])))
            (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 22 xmm1 [191])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ]))))) tiles.cpp:453 1500 {*vec_widen_umult_even_v4si}
     (nil))
(insn 125 124 126 9 (set (reg:V4SI 23 xmm2 [orig:187 vect_var_.226 ] [187])
        (vec_select:V4SI (reg:V4SI 25 xmm4 [188])
            (parallel [
                    (const_int 0 [0])
                    (const_int 2 [0x2])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ]))) tiles.cpp:453 1631 {sse2_pshufd_1}
     (nil))
(insn 126 125 127 9 (set (reg:V4SI 24 xmm3 [189])
        (vec_select:V4SI (reg:V4SI 24 xmm3 [189])
            (parallel [
                    (const_int 0 [0])
                    (const_int 2 [0x2])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ]))) tiles.cpp:453 1631 {sse2_pshufd_1}
     (nil))
(insn 127 126 128 9 (set (reg:V4SI 23 xmm2 [orig:187 vect_var_.226 ] [187])
        (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 23 xmm2 [orig:187 vect_var_.226 ] [187])
                (reg:V4SI 24 xmm3 [189]))
            (parallel [
                    (const_int 0 [0])
                    (const_int 4 [0x4])
                    (const_int 1 [0x1])
                    (const_int 5 [0x5])
                ]))) tiles.cpp:453 1616 {vec_interleave_lowv4si}
     (expr_list:REG_DEAD (reg:V4SI 24 xmm3 [189])
        (nil)))
(insn 128 127 130 9 (set (mem/c:V4SI (plus:DI (reg/f:DI 7 sp)
                (const_int 192 [0xc0])) [0 MEM[(int[20] *)&wrap_widths_times_num_tilings]+0 S16 A128])
        (reg:V4SI 23 xmm2 [orig:187 vect_var_.226 ] [187])) tiles.cpp:453 1142 {*movv4si_internal}
     (expr_list:REG_DEAD (reg:V4SI 23 xmm2 [orig:187 vect_var_.226 ] [187])
        (nil)))
(debug_insn 130 128 131 9 (var_location:SI i (debug_expr:SI D#12)) -1
     (nil))
(insn 131 130 132 9 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 1 dx [orig:80 bnd.218 ] [80])
            (const_int 1 [0x1]))) 7 {*cmpsi_1}
     (nil))
(jump_insn 132 131 133 9 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 206)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
            (nil)))
 -> 206)
;; lr  out 	 0 [ax] 1 [dx] 3 [bx] 7 [sp] 21 [xmm0] 22 [xmm1] 43 [r14]
;; live  out 	 0 [ax] 1 [dx] 3 [bx] 7 [sp] 21 [xmm0] 22 [xmm1] 43 [r14]

 succ:       10 [66.7%]  (FALLTHRU,CAN_FALLTHRU)
             14 [33.3%]  (CAN_FALLTHRU)

basic block 10, loop depth 0, count 0, freq 8, maybe hot
 prev block 9, next block 11, flags: (REACHABLE, RTL, MODIFIED)
 pred:       9 [66.7%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 3 [bx] 7 [sp] 21 [xmm0] 22 [xmm1] 43 [r14]
;; lr  use 	 1 [dx] 7 [sp] 21 [xmm0] 22 [xmm1] 43 [r14]
;; lr  def 	 17 [flags] 23 [xmm2] 24 [xmm3] 26 [xmm5]
;; live  in  	 0 [ax] 1 [dx] 3 [bx] 7 [sp] 21 [xmm0] 22 [xmm1] 43 [r14]
;; live  gen 	 17 [flags] 23 [xmm2] 24 [xmm3] 26 [xmm5]
;; live  kill	

(note 133 132 134 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 134 133 135 10 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(insn 135 134 478 10 (set (reg:V16QI 24 xmm3 [orig:192 vect_var_.225 ] [192])
        (unspec:V16QI [
                (mem:V16QI (plus:DI (reg/v/f:DI 43 r14 [orig:152 wrap_widths ] [152])
                        (const_int 16 [0x10])) [0 MEM[(int *)wrap_widths_39(D) + 16B]+0 S16 A32])
            ] UNSPEC_LOADU)) tiles.cpp:453 1162 {sse2_loaddqu}
     (nil))
(insn 478 135 136 10 (set (reg:V4SI 26 xmm5 [307])
        (reg:V4SI 24 xmm3 [orig:192 vect_var_.225 ] [192])) tiles.cpp:453 1142 {*movv4si_internal}
     (nil))
(insn 136 478 137 10 (set (reg:V2DI 26 xmm5 [307])
        (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 26 xmm5 [307])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ])))
            (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 21 xmm0 [185])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ]))))) tiles.cpp:453 1500 {*vec_widen_umult_even_v4si}
     (nil))
(insn 137 136 139 10 (set (reg:V2DI 24 xmm3 [196])
        (lshiftrt:V2DI (reg:V2DI 24 xmm3 [orig:192 vect_var_.225 ] [192])
            (const_int 32 [0x20]))) tiles.cpp:453 1522 {lshrv2di3}
     (nil))
(insn 139 137 140 10 (set (reg:V2DI 24 xmm3 [195])
        (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 24 xmm3 [196])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ])))
            (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 22 xmm1 [191])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ]))))) tiles.cpp:453 1500 {*vec_widen_umult_even_v4si}
     (nil))
(insn 140 139 141 10 (set (reg:V4SI 23 xmm2 [orig:193 vect_var_.226 ] [193])
        (vec_select:V4SI (reg:V4SI 26 xmm5 [194])
            (parallel [
                    (const_int 0 [0])
                    (const_int 2 [0x2])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ]))) tiles.cpp:453 1631 {sse2_pshufd_1}
     (nil))
(insn 141 140 142 10 (set (reg:V4SI 24 xmm3 [195])
        (vec_select:V4SI (reg:V4SI 24 xmm3 [195])
            (parallel [
                    (const_int 0 [0])
                    (const_int 2 [0x2])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ]))) tiles.cpp:453 1631 {sse2_pshufd_1}
     (nil))
(insn 142 141 143 10 (set (reg:V4SI 23 xmm2 [orig:193 vect_var_.226 ] [193])
        (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 23 xmm2 [orig:193 vect_var_.226 ] [193])
                (reg:V4SI 24 xmm3 [195]))
            (parallel [
                    (const_int 0 [0])
                    (const_int 4 [0x4])
                    (const_int 1 [0x1])
                    (const_int 5 [0x5])
                ]))) tiles.cpp:453 1616 {vec_interleave_lowv4si}
     (expr_list:REG_DEAD (reg:V4SI 24 xmm3 [195])
        (nil)))
(insn 143 142 145 10 (set (mem/c:V4SI (plus:DI (reg/f:DI 7 sp)
                (const_int 208 [0xd0])) [0 MEM[(int[20] *)&wrap_widths_times_num_tilings + 16B]+0 S16 A128])
        (reg:V4SI 23 xmm2 [orig:193 vect_var_.226 ] [193])) tiles.cpp:453 1142 {*movv4si_internal}
     (expr_list:REG_DEAD (reg:V4SI 23 xmm2 [orig:193 vect_var_.226 ] [193])
        (nil)))
(debug_insn 145 143 146 10 (var_location:SI i (debug_expr:SI D#12)) -1
     (nil))
(insn 146 145 147 10 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 1 dx [orig:80 bnd.218 ] [80])
            (const_int 2 [0x2]))) 7 {*cmpsi_1}
     (nil))
(jump_insn 147 146 148 10 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 206)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
            (nil)))
 -> 206)
;; lr  out 	 0 [ax] 1 [dx] 3 [bx] 7 [sp] 21 [xmm0] 22 [xmm1] 43 [r14]
;; live  out 	 0 [ax] 1 [dx] 3 [bx] 7 [sp] 21 [xmm0] 22 [xmm1] 43 [r14]

 succ:       11 [66.7%]  (FALLTHRU,CAN_FALLTHRU)
             14 [33.3%]  (CAN_FALLTHRU)

basic block 11, loop depth 0, count 0, freq 8, maybe hot
 prev block 10, next block 12, flags: (REACHABLE, RTL, MODIFIED)
 pred:       10 [66.7%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 3 [bx] 7 [sp] 21 [xmm0] 22 [xmm1] 43 [r14]
;; lr  use 	 1 [dx] 7 [sp] 21 [xmm0] 22 [xmm1] 43 [r14]
;; lr  def 	 17 [flags] 23 [xmm2] 24 [xmm3] 27 [xmm6]
;; live  in  	 0 [ax] 1 [dx] 3 [bx] 7 [sp] 21 [xmm0] 22 [xmm1] 43 [r14]
;; live  gen 	 17 [flags] 23 [xmm2] 24 [xmm3] 27 [xmm6]
;; live  kill	

(note 148 147 149 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 149 148 150 11 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(insn 150 149 481 11 (set (reg:V16QI 24 xmm3 [orig:198 vect_var_.225 ] [198])
        (unspec:V16QI [
                (mem:V16QI (plus:DI (reg/v/f:DI 43 r14 [orig:152 wrap_widths ] [152])
                        (const_int 32 [0x20])) [0 MEM[(int *)wrap_widths_39(D) + 32B]+0 S16 A32])
            ] UNSPEC_LOADU)) tiles.cpp:453 1162 {sse2_loaddqu}
     (nil))
(insn 481 150 151 11 (set (reg:V4SI 27 xmm6 [308])
        (reg:V4SI 24 xmm3 [orig:198 vect_var_.225 ] [198])) tiles.cpp:453 1142 {*movv4si_internal}
     (nil))
(insn 151 481 152 11 (set (reg:V2DI 27 xmm6 [308])
        (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 27 xmm6 [308])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ])))
            (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 21 xmm0 [185])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ]))))) tiles.cpp:453 1500 {*vec_widen_umult_even_v4si}
     (nil))
(insn 152 151 154 11 (set (reg:V2DI 24 xmm3 [202])
        (lshiftrt:V2DI (reg:V2DI 24 xmm3 [orig:198 vect_var_.225 ] [198])
            (const_int 32 [0x20]))) tiles.cpp:453 1522 {lshrv2di3}
     (nil))
(insn 154 152 155 11 (set (reg:V2DI 24 xmm3 [201])
        (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 24 xmm3 [202])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ])))
            (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 22 xmm1 [191])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ]))))) tiles.cpp:453 1500 {*vec_widen_umult_even_v4si}
     (nil))
(insn 155 154 156 11 (set (reg:V4SI 23 xmm2 [orig:199 vect_var_.226 ] [199])
        (vec_select:V4SI (reg:V4SI 27 xmm6 [200])
            (parallel [
                    (const_int 0 [0])
                    (const_int 2 [0x2])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ]))) tiles.cpp:453 1631 {sse2_pshufd_1}
     (nil))
(insn 156 155 157 11 (set (reg:V4SI 24 xmm3 [201])
        (vec_select:V4SI (reg:V4SI 24 xmm3 [201])
            (parallel [
                    (const_int 0 [0])
                    (const_int 2 [0x2])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ]))) tiles.cpp:453 1631 {sse2_pshufd_1}
     (nil))
(insn 157 156 158 11 (set (reg:V4SI 23 xmm2 [orig:199 vect_var_.226 ] [199])
        (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 23 xmm2 [orig:199 vect_var_.226 ] [199])
                (reg:V4SI 24 xmm3 [201]))
            (parallel [
                    (const_int 0 [0])
                    (const_int 4 [0x4])
                    (const_int 1 [0x1])
                    (const_int 5 [0x5])
                ]))) tiles.cpp:453 1616 {vec_interleave_lowv4si}
     (expr_list:REG_DEAD (reg:V4SI 24 xmm3 [201])
        (nil)))
(insn 158 157 160 11 (set (mem/c:V4SI (plus:DI (reg/f:DI 7 sp)
                (const_int 224 [0xe0])) [0 MEM[(int[20] *)&wrap_widths_times_num_tilings + 32B]+0 S16 A128])
        (reg:V4SI 23 xmm2 [orig:199 vect_var_.226 ] [199])) tiles.cpp:453 1142 {*movv4si_internal}
     (expr_list:REG_DEAD (reg:V4SI 23 xmm2 [orig:199 vect_var_.226 ] [199])
        (nil)))
(debug_insn 160 158 161 11 (var_location:SI i (debug_expr:SI D#12)) -1
     (nil))
(insn 161 160 162 11 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 1 dx [orig:80 bnd.218 ] [80])
            (const_int 3 [0x3]))) 7 {*cmpsi_1}
     (nil))
(jump_insn 162 161 163 11 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 206)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
            (nil)))
 -> 206)
;; lr  out 	 0 [ax] 1 [dx] 3 [bx] 7 [sp] 21 [xmm0] 22 [xmm1] 43 [r14]
;; live  out 	 0 [ax] 1 [dx] 3 [bx] 7 [sp] 21 [xmm0] 22 [xmm1] 43 [r14]

 succ:       12 [66.7%]  (FALLTHRU,CAN_FALLTHRU)
             14 [33.3%]  (CAN_FALLTHRU)

basic block 12, loop depth 0, count 0, freq 8, maybe hot
 prev block 11, next block 13, flags: (REACHABLE, RTL, MODIFIED)
 pred:       11 [66.7%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 3 [bx] 7 [sp] 21 [xmm0] 22 [xmm1] 43 [r14]
;; lr  use 	 1 [dx] 7 [sp] 21 [xmm0] 22 [xmm1] 43 [r14]
;; lr  def 	 17 [flags] 23 [xmm2] 24 [xmm3] 28 [xmm7]
;; live  in  	 0 [ax] 1 [dx] 3 [bx] 7 [sp] 21 [xmm0] 22 [xmm1] 43 [r14]
;; live  gen 	 17 [flags] 23 [xmm2] 24 [xmm3] 28 [xmm7]
;; live  kill	

(note 163 162 164 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 164 163 165 12 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(insn 165 164 484 12 (set (reg:V16QI 24 xmm3 [orig:204 vect_var_.225 ] [204])
        (unspec:V16QI [
                (mem:V16QI (plus:DI (reg/v/f:DI 43 r14 [orig:152 wrap_widths ] [152])
                        (const_int 48 [0x30])) [0 MEM[(int *)wrap_widths_39(D) + 48B]+0 S16 A32])
            ] UNSPEC_LOADU)) tiles.cpp:453 1162 {sse2_loaddqu}
     (nil))
(insn 484 165 166 12 (set (reg:V4SI 28 xmm7 [309])
        (reg:V4SI 24 xmm3 [orig:204 vect_var_.225 ] [204])) tiles.cpp:453 1142 {*movv4si_internal}
     (nil))
(insn 166 484 167 12 (set (reg:V2DI 28 xmm7 [309])
        (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 28 xmm7 [309])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ])))
            (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 21 xmm0 [185])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ]))))) tiles.cpp:453 1500 {*vec_widen_umult_even_v4si}
     (nil))
(insn 167 166 169 12 (set (reg:V2DI 24 xmm3 [208])
        (lshiftrt:V2DI (reg:V2DI 24 xmm3 [orig:204 vect_var_.225 ] [204])
            (const_int 32 [0x20]))) tiles.cpp:453 1522 {lshrv2di3}
     (nil))
(insn 169 167 170 12 (set (reg:V2DI 24 xmm3 [207])
        (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 24 xmm3 [208])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ])))
            (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 22 xmm1 [191])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ]))))) tiles.cpp:453 1500 {*vec_widen_umult_even_v4si}
     (nil))
(insn 170 169 171 12 (set (reg:V4SI 23 xmm2 [orig:205 vect_var_.226 ] [205])
        (vec_select:V4SI (reg:V4SI 28 xmm7 [206])
            (parallel [
                    (const_int 0 [0])
                    (const_int 2 [0x2])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ]))) tiles.cpp:453 1631 {sse2_pshufd_1}
     (nil))
(insn 171 170 172 12 (set (reg:V4SI 24 xmm3 [207])
        (vec_select:V4SI (reg:V4SI 24 xmm3 [207])
            (parallel [
                    (const_int 0 [0])
                    (const_int 2 [0x2])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ]))) tiles.cpp:453 1631 {sse2_pshufd_1}
     (nil))
(insn 172 171 173 12 (set (reg:V4SI 23 xmm2 [orig:205 vect_var_.226 ] [205])
        (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 23 xmm2 [orig:205 vect_var_.226 ] [205])
                (reg:V4SI 24 xmm3 [207]))
            (parallel [
                    (const_int 0 [0])
                    (const_int 4 [0x4])
                    (const_int 1 [0x1])
                    (const_int 5 [0x5])
                ]))) tiles.cpp:453 1616 {vec_interleave_lowv4si}
     (expr_list:REG_DEAD (reg:V4SI 24 xmm3 [207])
        (nil)))
(insn 173 172 175 12 (set (mem/c:V4SI (plus:DI (reg/f:DI 7 sp)
                (const_int 240 [0xf0])) [0 MEM[(int[20] *)&wrap_widths_times_num_tilings + 48B]+0 S16 A128])
        (reg:V4SI 23 xmm2 [orig:205 vect_var_.226 ] [205])) tiles.cpp:453 1142 {*movv4si_internal}
     (expr_list:REG_DEAD (reg:V4SI 23 xmm2 [orig:205 vect_var_.226 ] [205])
        (nil)))
(debug_insn 175 173 176 12 (var_location:SI i (debug_expr:SI D#12)) -1
     (nil))
(insn 176 175 177 12 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 1 dx [orig:80 bnd.218 ] [80])
            (const_int 4 [0x4]))) 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 1 dx [orig:80 bnd.218 ] [80])
        (nil)))
(jump_insn 177 176 178 12 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 206)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
            (nil)))
 -> 206)
;; lr  out 	 0 [ax] 3 [bx] 7 [sp] 21 [xmm0] 22 [xmm1] 43 [r14]
;; live  out 	 0 [ax] 3 [bx] 7 [sp] 21 [xmm0] 22 [xmm1] 43 [r14]

 succ:       13 [66.7%]  (FALLTHRU,CAN_FALLTHRU)
             14 [33.3%]  (CAN_FALLTHRU)

basic block 13, loop depth 0, count 0, freq 8, maybe hot
 prev block 12, next block 14, flags: (REACHABLE, RTL, MODIFIED)
 pred:       12 [66.7%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 7 [sp] 21 [xmm0] 22 [xmm1] 43 [r14]
;; lr  use 	 7 [sp] 21 [xmm0] 22 [xmm1] 43 [r14]
;; lr  def 	 21 [xmm0] 22 [xmm1] 23 [xmm2]
;; live  in  	 0 [ax] 3 [bx] 7 [sp] 21 [xmm0] 22 [xmm1] 43 [r14]
;; live  gen 	 21 [xmm0] 22 [xmm1] 23 [xmm2]
;; live  kill	

(note 178 177 179 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 179 178 180 13 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(insn 180 179 181 13 (set (reg:V16QI 23 xmm2 [orig:210 vect_var_.225 ] [210])
        (unspec:V16QI [
                (mem:V16QI (plus:DI (reg/v/f:DI 43 r14 [orig:152 wrap_widths ] [152])
                        (const_int 64 [0x40])) [0 MEM[(int *)wrap_widths_39(D) + 64B]+0 S16 A32])
            ] UNSPEC_LOADU)) tiles.cpp:453 1162 {sse2_loaddqu}
     (nil))
(insn 181 180 182 13 (set (reg:V2DI 21 xmm0 [212])
        (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 21 xmm0 [185])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ])))
            (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 23 xmm2 [orig:210 vect_var_.225 ] [210])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ]))))) tiles.cpp:453 1500 {*vec_widen_umult_even_v4si}
     (nil))
(insn 182 181 184 13 (set (reg:V2DI 23 xmm2 [214])
        (lshiftrt:V2DI (reg:V2DI 23 xmm2 [orig:210 vect_var_.225 ] [210])
            (const_int 32 [0x20]))) tiles.cpp:453 1522 {lshrv2di3}
     (nil))
(insn 184 182 185 13 (set (reg:V2DI 22 xmm1 [213])
        (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 22 xmm1 [191])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ])))
            (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 23 xmm2 [214])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ]))))) tiles.cpp:453 1500 {*vec_widen_umult_even_v4si}
     (expr_list:REG_DEAD (reg:V4SI 23 xmm2 [214])
        (nil)))
(insn 185 184 186 13 (set (reg:V4SI 21 xmm0 [orig:211 vect_var_.226 ] [211])
        (vec_select:V4SI (reg:V4SI 21 xmm0 [212])
            (parallel [
                    (const_int 0 [0])
                    (const_int 2 [0x2])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ]))) tiles.cpp:453 1631 {sse2_pshufd_1}
     (nil))
(insn 186 185 187 13 (set (reg:V4SI 22 xmm1 [213])
        (vec_select:V4SI (reg:V4SI 22 xmm1 [213])
            (parallel [
                    (const_int 0 [0])
                    (const_int 2 [0x2])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ]))) tiles.cpp:453 1631 {sse2_pshufd_1}
     (nil))
(insn 187 186 188 13 (set (reg:V4SI 21 xmm0 [orig:211 vect_var_.226 ] [211])
        (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 21 xmm0 [orig:211 vect_var_.226 ] [211])
                (reg:V4SI 22 xmm1 [213]))
            (parallel [
                    (const_int 0 [0])
                    (const_int 4 [0x4])
                    (const_int 1 [0x1])
                    (const_int 5 [0x5])
                ]))) tiles.cpp:453 1616 {vec_interleave_lowv4si}
     (expr_list:REG_DEAD (reg:V4SI 22 xmm1 [213])
        (nil)))
(insn 188 187 190 13 (set (mem/c:V4SI (plus:DI (reg/f:DI 7 sp)
                (const_int 256 [0x100])) [0 MEM[(int[20] *)&wrap_widths_times_num_tilings + 64B]+0 S16 A128])
        (reg:V4SI 21 xmm0 [orig:211 vect_var_.226 ] [211])) tiles.cpp:453 1142 {*movv4si_internal}
     (expr_list:REG_DEAD (reg:V4SI 21 xmm0 [orig:211 vect_var_.226 ] [211])
        (nil)))
(debug_insn 190 188 234 13 (var_location:SI i (debug_expr:SI D#12)) -1
     (nil))
;; lr  out 	 0 [ax] 3 [bx] 7 [sp] 43 [r14]
;; live  out 	 0 [ax] 3 [bx] 7 [sp] 43 [r14]

 succ:       14 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 14, loop depth 0, count 0, freq 10, maybe hot
 prev block 13, next block 15, flags: (REACHABLE, RTL, MODIFIED)
 pred:       12 [33.3%]  (CAN_FALLTHRU)
             9 [33.3%]  (CAN_FALLTHRU)
             10 [33.3%]  (CAN_FALLTHRU)
             11 [33.3%]  (CAN_FALLTHRU)
             13 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 7 [sp] 43 [r14]
;; lr  use 	 0 [ax] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 3 [bx] 7 [sp] 43 [r14]
;; live  gen 	 17 [flags]
;; live  kill	

(code_label 206 202 207 14 151 "" [4 uses])
(note 207 206 209 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 209 207 210 14 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 0 ax [orig:114 i ] [114])
            (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                    (const_int 4 [0x4])) [0 %sfp+-28 S4 A32]))) 7 {*cmpsi_1}
     (nil))
(jump_insn 210 209 359 14 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 211)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 6666 [0x1a0a])
            (nil)))
 -> 211)
;; lr  out 	 0 [ax] 3 [bx] 7 [sp] 43 [r14]
;; live  out 	 0 [ax] 3 [bx] 7 [sp] 43 [r14]

 succ:       15 [66.7%]  (CAN_FALLTHRU)
             18 [33.3%]  (FALLTHRU,CAN_FALLTHRU)

basic block 15, loop depth 0, count 0, freq 12, maybe hot
 prev block 14, next block 16, flags: (REACHABLE, RTL, MODIFIED)
 pred:       36 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
             14 [66.7%]  (CAN_FALLTHRU)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 7 [sp] 43 [r14]
;; lr  use 	 0 [ax] 3 [bx] 7 [sp] 43 [r14]
;; lr  def 	 1 [dx] 2 [cx] 5 [di] 17 [flags]
;; live  in  	 0 [ax] 3 [bx] 7 [sp] 43 [r14]
;; live  gen 	 1 [dx] 2 [cx] 5 [di] 17 [flags]
;; live  kill	 17 [flags]

(code_label 211 550 212 15 150 "" [1 uses])
(note 212 211 213 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 213 212 214 15 (var_location:SI i (reg/v:SI 0 ax [orig:114 i ] [114])) -1
     (nil))
(insn 214 213 216 15 (set (reg:DI 1 dx [orig:220 i ] [220])
        (sign_extend:DI (reg/v:SI 0 ax [orig:114 i ] [114]))) tiles.cpp:453 149 {*extendsidi2_rex64}
     (nil))
(note 216 214 548 15 NOTE_INSN_DELETED)
(insn 548 216 549 15 (set (reg:SI 2 cx [orig:222 D.26216 ] [222])
        (mem:SI (plus:DI (mult:DI (reg:DI 1 dx [orig:220 i ] [220])
                    (const_int 4 [0x4]))
                (reg/v/f:DI 43 r14 [orig:152 wrap_widths ] [152])) [0 *_109+0 S4 A32])) tiles.cpp:453 89 {*movsi_internal}
     (nil))
(insn 549 548 218 15 (parallel [
            (set (reg:SI 2 cx [orig:222 D.26216 ] [222])
                (mult:SI (reg:SI 2 cx [orig:222 D.26216 ] [222])
                    (reg/v:SI 3 bx [orig:148 num_tilings ] [148])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:453 344 {*mulsi3_1}
     (nil))
(insn 218 549 514 15 (set (mem/j:SI (plus:DI (plus:DI (mult:DI (reg:DI 1 dx [orig:220 i ] [220])
                        (const_int 4 [0x4]))
                    (reg/f:DI 7 sp))
                (const_int 192 [0xc0])) [0 wrap_widths_times_num_tilings S4 A32])
        (reg:SI 2 cx [orig:222 D.26216 ] [222])) tiles.cpp:453 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [orig:222 D.26216 ] [222])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:220 i ] [220])
            (nil))))
(insn 514 218 221 15 (set (reg/v:SI 1 dx [orig:81 i ] [81])
        (plus:SI (reg/v:SI 0 ax [orig:114 i ] [114])
            (const_int 1 [0x1]))) tiles.cpp:450 266 {*leasi}
     (nil))
(debug_insn 221 514 504 15 (var_location:SI i (reg/v:SI 1 dx [orig:81 i ] [81])) -1
     (nil))
(insn 504 221 222 15 (set (reg/v:SI 5 di [orig:151 num_floats ] [151])
        (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 4 [0x4])) [0 %sfp+-28 S4 A32])) tiles.cpp:450 89 {*movsi_internal}
     (nil))
(insn 222 504 223 15 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 5 di [orig:151 num_floats ] [151])
            (reg/v:SI 1 dx [orig:81 i ] [81]))) tiles.cpp:450 7 {*cmpsi_1}
     (nil))
(jump_insn 223 222 224 15 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 59)
            (pc))) tiles.cpp:450 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 2500 [0x9c4])
            (nil)))
 -> 59)
;; lr  out 	 0 [ax] 1 [dx] 3 [bx] 5 [di] 7 [sp] 43 [r14]
;; live  out 	 0 [ax] 1 [dx] 3 [bx] 5 [di] 7 [sp] 43 [r14]

 succ:       16 [75.0%]  (FALLTHRU,CAN_FALLTHRU)
             18 [25.0%]  (CAN_FALLTHRU)

basic block 16, loop depth 0, count 0, freq 12, maybe hot
 prev block 15, next block 17, flags: (REACHABLE, RTL, MODIFIED)
 pred:       15 [75.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 3 [bx] 5 [di] 7 [sp] 43 [r14]
;; lr  use 	 0 [ax] 1 [dx] 3 [bx] 5 [di] 7 [sp] 43 [r14]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 17 [flags]
;; live  in  	 0 [ax] 1 [dx] 3 [bx] 5 [di] 7 [sp] 43 [r14]
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 17 [flags]
;; live  kill	 17 [flags]

(note 224 223 225 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(debug_insn 225 224 226 16 (var_location:SI i (reg/v:SI 1 dx [orig:81 i ] [81])) -1
     (nil))
(insn 226 225 228 16 (set (reg:DI 1 dx [orig:224 i ] [224])
        (sign_extend:DI (reg/v:SI 1 dx [orig:81 i ] [81]))) tiles.cpp:453 149 {*extendsidi2_rex64}
     (nil))
(note 228 226 546 16 NOTE_INSN_DELETED)
(insn 546 228 547 16 (set (reg:SI 2 cx [orig:226 D.26216 ] [226])
        (mem:SI (plus:DI (mult:DI (reg:DI 1 dx [orig:224 i ] [224])
                    (const_int 4 [0x4]))
                (reg/v/f:DI 43 r14 [orig:152 wrap_widths ] [152])) [0 *_33+0 S4 A32])) tiles.cpp:453 89 {*movsi_internal}
     (nil))
(insn 547 546 230 16 (parallel [
            (set (reg:SI 2 cx [orig:226 D.26216 ] [226])
                (mult:SI (reg:SI 2 cx [orig:226 D.26216 ] [226])
                    (reg/v:SI 3 bx [orig:148 num_tilings ] [148])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:453 344 {*mulsi3_1}
     (nil))
(insn 230 547 363 16 (set (mem/j:SI (plus:DI (plus:DI (mult:DI (reg:DI 1 dx [orig:224 i ] [224])
                        (const_int 4 [0x4]))
                    (reg/f:DI 7 sp))
                (const_int 192 [0xc0])) [0 wrap_widths_times_num_tilings S4 A32])
        (reg:SI 2 cx [orig:226 D.26216 ] [226])) tiles.cpp:453 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [orig:226 D.26216 ] [226])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:224 i ] [224])
            (nil))))
(debug_insn 363 230 231 16 (var_location:SI D#16 (plus:SI (reg/v:SI 0 ax [orig:114 i ] [114])
        (const_int 2 [0x2]))) -1
     (nil))
(insn 231 363 233 16 (parallel [
            (set (reg/v:SI 0 ax [orig:66 i ] [66])
                (plus:SI (reg/v:SI 0 ax [orig:114 i ] [114])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:450 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(debug_insn 233 231 235 16 (var_location:SI i (debug_expr:SI D#16)) -1
     (nil))
(insn 235 233 236 16 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 0 ax [orig:66 i ] [66])
            (reg/v:SI 5 di [orig:151 num_floats ] [151]))) tiles.cpp:450 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg/v:SI 5 di [orig:151 num_floats ] [151])
        (nil)))
(jump_insn 236 235 240 16 (set (pc)
        (if_then_else (lt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 234)
            (pc))) tiles.cpp:450 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 7500 [0x1d4c])
            (nil)))
 -> 234)
;; lr  out 	 0 [ax] 3 [bx] 7 [sp] 43 [r14]
;; live  out 	 0 [ax] 3 [bx] 7 [sp] 43 [r14]

 succ:       17 [75.0%]  (CAN_FALLTHRU)
             18 [25.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 17, loop depth 0, count 0, freq 12, maybe hot
 prev block 16, next block 18, flags: (REACHABLE, RTL, MODIFIED)
 pred:       16 [75.0%]  (CAN_FALLTHRU)
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 7 [sp] 43 [r14]
;; lr  use 	 0 [ax] 3 [bx] 7 [sp] 43 [r14]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
;; live  in  	 0 [ax] 3 [bx] 7 [sp] 43 [r14]
;; live  gen 	 0 [ax] 1 [dx]
;; live  kill	 17 [flags]

(code_label 234 190 193 17 153 "" [1 uses])
(note 193 234 194 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(debug_insn 194 193 195 17 (var_location:SI i (debug_expr:SI D#16)) -1
     (nil))
(insn 195 194 197 17 (set (reg:DI 0 ax [orig:216 i ] [216])
        (sign_extend:DI (reg/v:SI 0 ax [orig:66 i ] [66]))) tiles.cpp:453 149 {*extendsidi2_rex64}
     (nil))
(note 197 195 551 17 NOTE_INSN_DELETED)
(insn 551 197 552 17 (set (reg:SI 1 dx [orig:218 D.26216 ] [218])
        (mem:SI (plus:DI (mult:DI (reg:DI 0 ax [orig:216 i ] [216])
                    (const_int 4 [0x4]))
                (reg/v/f:DI 43 r14 [orig:152 wrap_widths ] [152])) [0 *_152+0 S4 A32])) tiles.cpp:453 89 {*movsi_internal}
     (nil))
(insn 552 551 199 17 (parallel [
            (set (reg:SI 1 dx [orig:218 D.26216 ] [218])
                (mult:SI (reg:SI 1 dx [orig:218 D.26216 ] [218])
                    (reg/v:SI 3 bx [orig:148 num_tilings ] [148])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:453 344 {*mulsi3_1}
     (nil))
(insn 199 552 200 17 (set (mem/j:SI (plus:DI (plus:DI (mult:DI (reg:DI 0 ax [orig:216 i ] [216])
                        (const_int 4 [0x4]))
                    (reg/f:DI 7 sp))
                (const_int 192 [0xc0])) [0 wrap_widths_times_num_tilings S4 A32])
        (reg:SI 1 dx [orig:218 D.26216 ] [218])) tiles.cpp:453 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [orig:218 D.26216 ] [218])
        (expr_list:REG_DEAD (reg:DI 0 ax [orig:216 i ] [216])
            (nil))))
(debug_insn 200 199 202 17 (var_location:SI D#15 (plus:SI (debug_expr:SI D#16)
        (const_int 1 [0x1]))) tiles.cpp:450 -1
     (nil))
(debug_insn 202 200 206 17 (var_location:SI i (debug_expr:SI D#15)) -1
     (nil))
;; lr  out 	 3 [bx] 7 [sp] 43 [r14]
;; live  out 	 3 [bx] 7 [sp] 43 [r14]

 succ:       18 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 18, loop depth 0, count 0, freq 17, maybe hot
 prev block 17, next block 19, flags: (REACHABLE, RTL, MODIFIED)
 pred:       14 [33.3%]  (FALLTHRU,CAN_FALLTHRU)
             15 [25.0%]  (CAN_FALLTHRU)
             4 [4.8%]  (FALLTHRU,CAN_FALLTHRU)
             17 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
             16 [25.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 43 [r14]
;; lr  use 	 3 [bx] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 3 [bx] 7 [sp] 43 [r14]
;; live  gen 	 17 [flags]
;; live  kill	

(code_label 59 52 60 18 144 "" [1 uses])
(note 60 59 61 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(debug_insn 61 60 62 18 (var_location:SI j (const_int 0 [0])) -1
     (nil))
(insn 62 61 63 18 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 3 bx [orig:148 num_tilings ] [148])
            (const_int 0 [0]))) tiles.cpp:457 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 63 62 67 18 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 240)
            (pc))) tiles.cpp:457 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 240)
;; lr  out 	 3 [bx] 7 [sp] 43 [r14]
;; live  out 	 3 [bx] 7 [sp] 43 [r14]

 succ:       19 [91.0%]  (CAN_FALLTHRU)
             33 [9.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 19, loop depth 0, count 0, freq 15, maybe hot
 prev block 18, next block 20, flags: (REACHABLE, RTL, MODIFIED)
 pred:       18 [91.0%]  (CAN_FALLTHRU)
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 43 [r14]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 6 [bp] 17 [flags] 38 [r9] 41 [r12] 42 [r13] 44 [r15]
;; live  in  	 3 [bx] 7 [sp] 43 [r14]
;; live  gen 	 0 [ax] 6 [bp] 38 [r9] 41 [r12] 42 [r13] 44 [r15]
;; live  kill	 17 [flags]

(code_label 240 236 241 19 146 "" [1 uses])
(note 241 240 242 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 242 241 492 19 (set (reg:DI 0 ax [orig:122 D.26224 ] [122])
        (sign_extend:DI (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                    (const_int 28 [0x1c])) [0 %sfp+-4 S4 A32]))) 149 {*extendsidi2_rex64}
     (nil))
(insn 492 242 243 19 (set (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0 %sfp+-24 S8 A64])
        (reg:DI 0 ax [orig:122 D.26224 ] [122])) 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:122 D.26224 ] [122])
        (nil)))
(insn 243 492 244 19 (set (reg:DI 38 r9 [orig:94 ivtmp.255 ] [94])
        (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 16 [0x10])) [0 %sfp+-16 S8 A64])) 87 {*movdi_internal_rex64}
     (nil))
(note 244 243 493 19 NOTE_INSN_DELETED)
(insn 493 244 544 19 (set (reg/v:SI 0 ax [orig:151 num_floats ] [151])
        (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 4 [0x4])) [0 %sfp+-28 S4 A32])) 89 {*movsi_internal}
     (nil))
(insn 544 493 246 19 (parallel [
            (set (reg:DI 0 ax [orig:229 D.26221 ] [229])
                (zero_extend:DI (plus:SI (reg/v:SI 0 ax [orig:151 num_floats ] [151])
                        (const_int -1 [0xffffffffffffffff]))))
            (clobber (reg:CC 17 flags))
        ]) 275 {addsi_1_zext}
     (nil))
(note 246 544 247 19 NOTE_INSN_DELETED)
(insn 247 246 545 19 (set (reg:DI 41 r12 [orig:144 D.26221 ] [144])
        (plus:DI (mult:DI (reg:DI 0 ax [orig:229 D.26221 ] [229])
                (const_int 4 [0x4]))
            (const_int 4 [0x4]))) 267 {*leadi}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:229 D.26221 ] [229])
        (nil)))
(insn 545 247 372 19 (parallel [
            (set (reg:DI 42 r13 [orig:107 j ] [107])
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:457 81 {*movdi_xor}
     (nil))
(insn 372 545 413 19 (set (reg/f:DI 6 bp [256])
        (plus:DI (reg/f:DI 7 sp)
            (const_int 272 [0x110]))) 267 {*leadi}
     (expr_list:REG_EQUIV (plus:DI (reg/f:DI 20 frame)
            (const_int -176 [0xffffffffffffff50]))
        (nil)))
(insn 413 372 348 19 (set (reg:DI 44 r15 [orig:94 ivtmp.255 ] [94])
        (reg:DI 38 r9 [orig:94 ivtmp.255 ] [94])) 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 38 r9 [orig:94 ivtmp.255 ] [94])
        (nil)))
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

 succ:       20 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 20, loop depth 0, count 0, freq 167, maybe hot
 prev block 19, next block 21, flags: (REACHABLE, RTL, MODIFIED)
 pred:       32 [91.0%]  (FALLTHRU,DFS_BACK,CAN_FALLTHRU)
             19 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 17 [flags]
;; live  kill	

(code_label 341 339 342 20 154 "" [0 uses])
(note 342 341 343 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(debug_insn 343 342 344 20 (var_location:SI j (reg/v:SI 42 r13 [orig:107 j ] [107])) -1
     (nil))
(debug_insn 344 343 539 20 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(insn 539 344 540 20 (set (reg:SI 0 ax)
        (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 4 [0x4])) [0 %sfp+-28 S4 A32])) tiles.cpp:460 89 {*movsi_internal}
     (nil))
(insn 540 539 346 20 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:SI 0 ax)
            (const_int 0 [0]))) tiles.cpp:460 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 346 540 347 20 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 361)
            (pc))) tiles.cpp:460 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 476 [0x1dc])
            (nil)))
 -> 361)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

 succ:       21 [95.2%]  (FALLTHRU,CAN_FALLTHRU)
             35 [4.8%]  (CAN_FALLTHRU)

basic block 21, loop depth 0, count 0, freq 159, maybe hot
 prev block 20, next block 22, flags: (REACHABLE, RTL, MODIFIED)
 pred:       20 [95.2%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp]
;; lr  def 	 2 [cx] 5 [di] 17 [flags] 39 [r10] 40 [r11]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 2 [cx] 5 [di] 39 [r10] 40 [r11]
;; live  kill	 17 [flags]

(note 347 346 15 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 15 347 538 21 (set (reg:SI 5 di [orig:63 ivtmp.245 ] [63])
        (const_int 1 [0x1])) tiles.cpp:460 89 {*movsi_internal}
     (nil))
(insn 538 15 373 21 (parallel [
            (set (reg:DI 2 cx [orig:72 ivtmp.241 ] [72])
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:460 81 {*movdi_xor}
     (nil))
(insn 373 538 374 21 (set (reg/f:DI 40 r11 [258])
        (plus:DI (reg/f:DI 7 sp)
            (const_int 32 [0x20]))) 267 {*leadi}
     (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -416 [0xfffffffffffffe60]))
        (nil)))
(insn 374 373 353 21 (set (reg/f:DI 39 r10 [257])
        (plus:DI (reg/f:DI 7 sp)
            (const_int 112 [0x70]))) 267 {*leadi}
     (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -336 [0xfffffffffffffeb0]))
        (nil)))
;; lr  out 	 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

 succ:       22 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 22, loop depth 0, count 0, freq 3333, maybe hot
 prev block 21, next block 23, flags: (REACHABLE, RTL, MODIFIED)
 pred:       30 [95.2%]  (DFS_BACK,CAN_FALLTHRU)
             21 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(7){ }}
;; lr  in  	 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 2 [cx] 7 [sp] 39 [r10] 40 [r11]
;; lr  def 	 4 [si] 17 [flags] 37 [r8]
;; live  in  	 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 4 [si] 17 [flags] 37 [r8]
;; live  kill	

(code_label 348 413 251 22 164 "" [1 uses])
(note 251 348 252 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(debug_insn 252 251 254 22 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(insn 254 252 256 22 (set (reg:SI 37 r8 [orig:83 D.26216 ] [83])
        (mem:SI (plus:DI (reg/f:DI 40 r11 [258])
                (reg:DI 2 cx [orig:72 ivtmp.241 ] [72])) [0 MEM[symbol: qstate, index: ivtmp.241_108, offset: 0B]+0 S4 A32])) tiles.cpp:463 89 {*movsi_internal}
     (nil))
(insn 256 254 257 22 (set (reg:SI 4 si [orig:84 D.26216 ] [84])
        (mem:SI (plus:DI (reg/f:DI 39 r10 [257])
                (reg:DI 2 cx [orig:72 ivtmp.241 ] [72])) [0 MEM[symbol: base, index: ivtmp.241_108, offset: 0B]+0 S4 A32])) tiles.cpp:463 89 {*movsi_internal}
     (nil))
(insn 257 256 258 22 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 37 r8 [orig:83 D.26216 ] [83])
            (reg:SI 4 si [orig:84 D.26216 ] [84]))) tiles.cpp:463 7 {*cmpsi_1}
     (nil))
(jump_insn 258 257 259 22 (set (pc)
        (if_then_else (lt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 265)
            (pc))) tiles.cpp:463 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 265)
;; lr  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

 succ:       23 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
             34 [50.0%]  (CAN_FALLTHRU)

basic block 23, loop depth 0, count 0, freq 1667, maybe hot
 prev block 22, next block 24, flags: (REACHABLE, RTL, MODIFIED)
 pred:       22 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(7){ }}
;; lr  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 3 [bx] 4 [si] 7 [sp] 37 [r8]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags] 37 [r8]
;; live  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 1 [dx] 37 [r8]
;; live  kill	 17 [flags]

(note 259 258 494 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 494 259 260 23 (set (reg:SI 0 ax [orig:233 D.26216 ] [233])
        (reg:SI 37 r8 [orig:83 D.26216 ] [83])) tiles.cpp:464 89 {*movsi_internal}
     (nil))
(insn 260 494 512 23 (parallel [
            (set (reg:SI 0 ax [orig:233 D.26216 ] [233])
                (minus:SI (reg:SI 0 ax [orig:233 D.26216 ] [233])
                    (reg:SI 4 si [orig:84 D.26216 ] [84])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:464 309 {*subsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 512 260 513 23 (parallel [
            (set (reg:SI 1 dx [orig:235 D.26216 ] [235])
                (ashiftrt:SI (reg:SI 0 ax [orig:233 D.26216 ] [233])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:464 539 {ashrsi3_cvt}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 513 512 262 23 (parallel [
            (set (reg:SI 0 ax [236])
                (div:SI (reg:SI 0 ax [orig:233 D.26216 ] [233])
                    (reg/v:SI 3 bx [orig:148 num_tilings ] [148])))
            (set (reg:SI 1 dx [orig:235 D.26216 ] [235])
                (mod:SI (reg:SI 0 ax [orig:233 D.26216 ] [233])
                    (reg/v:SI 3 bx [orig:148 num_tilings ] [148])))
            (use (reg:SI 1 dx [orig:235 D.26216 ] [235]))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:464 369 {*divmodsi4_noext}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_UNUSED (reg:SI 0 ax [236])
            (nil))))
(insn 262 513 497 23 (parallel [
            (set (reg:SI 37 r8 [orig:93 D.26216 ] [93])
                (minus:SI (reg:SI 37 r8 [orig:93 D.26216 ] [93])
                    (reg:SI 1 dx [orig:235 D.26216 ] [235])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:464 309 {*subsi_1}
     (expr_list:REG_DEAD (reg:SI 1 dx [orig:235 D.26216 ] [235])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 497 262 265 23 (set (reg:SI 1 dx [orig:93 D.26216 ] [93])
        (reg:SI 37 r8 [orig:93 D.26216 ] [93])) tiles.cpp:464 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 37 r8 [orig:93 D.26216 ] [93])
        (nil)))
;; lr  out 	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

 succ:       24 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 24, loop depth 0, count 0, freq 3333, maybe hot
 prev block 23, next block 25, flags: (REACHABLE, RTL, MODIFIED)
 pred:       34 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
             23 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(7){ }}
;; lr  in  	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 1 [dx] 2 [cx] 6 [bp] 7 [sp] 43 [r14]
;; lr  def 	 17 [flags] 37 [r8]
;; live  in  	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 17 [flags] 37 [r8]
;; live  kill	

(code_label 273 272 274 24 156 "" [0 uses])
(note 274 273 276 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 276 274 542 24 (set (mem:SI (plus:DI (reg/f:DI 6 bp [256])
                (reg:DI 2 cx [orig:72 ivtmp.241 ] [72])) [0 MEM[symbol: coordinates, index: ivtmp.241_108, offset: 0B]+0 S4 A32])
        (reg:SI 1 dx [orig:93 D.26216 ] [93])) 89 {*movsi_internal}
     (nil))
(insn 542 276 543 24 (set (reg:SI 37 r8)
        (mem:SI (plus:DI (reg/v/f:DI 43 r14 [orig:152 wrap_widths ] [152])
                (reg:DI 2 cx [orig:72 ivtmp.241 ] [72])) [0 MEM[base: wrap_widths_39(D), index: ivtmp.241_108, offset: 0B]+0 S4 A32])) tiles.cpp:467 89 {*movsi_internal}
     (nil))
(insn 543 542 278 24 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 37 r8)
            (const_int 0 [0]))) tiles.cpp:467 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 278 543 279 24 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 285)
            (pc))) tiles.cpp:467 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 285)
;; lr  out 	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

 succ:       25 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
             26 [50.0%]  (CAN_FALLTHRU)

basic block 25, loop depth 0, count 0, freq 1667, maybe hot
 prev block 24, next block 26, flags: (REACHABLE, RTL)
 pred:       24 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(7){ }}
;; lr  in  	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 1 [dx] 2 [cx] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
;; live  in  	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 1 [dx]
;; live  kill	 17 [flags]

(note 279 278 280 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(note 280 279 281 25 NOTE_INSN_DELETED)
(note 281 280 500 25 NOTE_INSN_DELETED)
(insn 500 281 508 25 (set (reg:SI 0 ax [248])
        (reg:SI 1 dx [orig:93 D.26216 ] [93])) tiles.cpp:467 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [orig:93 D.26216 ] [93])
        (nil)))
(insn 508 500 509 25 (parallel [
            (set (reg:SI 1 dx [orig:93 D.26216 ] [93])
                (ashiftrt:SI (reg:SI 0 ax [248])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:467 539 {ashrsi3_cvt}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 509 508 284 25 (parallel [
            (set (reg:SI 0 ax [248])
                (div:SI (reg:SI 0 ax [248])
                    (mem:SI (plus:DI (plus:DI (reg/f:DI 7 sp)
                                (reg:DI 2 cx [orig:72 ivtmp.241 ] [72]))
                            (const_int 192 [0xc0])) [0 MEM[symbol: wrap_widths_times_num_tilings, index: ivtmp.241_108, offset: 0B]+0 S4 A32])))
            (set (reg:SI 1 dx [orig:93 D.26216 ] [93])
                (mod:SI (reg:SI 0 ax [248])
                    (mem:SI (plus:DI (plus:DI (reg/f:DI 7 sp)
                                (reg:DI 2 cx [orig:72 ivtmp.241 ] [72]))
                            (const_int 192 [0xc0])) [0 MEM[symbol: wrap_widths_times_num_tilings, index: ivtmp.241_108, offset: 0B]+0 S4 A32])))
            (use (reg:SI 1 dx [orig:93 D.26216 ] [93]))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:467 369 {*divmodsi4_noext}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_UNUSED (reg:SI 0 ax [248])
            (nil))))
(insn 284 509 285 25 (set (mem:SI (plus:DI (reg/f:DI 6 bp [256])
                (reg:DI 2 cx [orig:72 ivtmp.241 ] [72])) [0 MEM[symbol: coordinates, index: ivtmp.241_108, offset: 0B]+0 S4 A32])
        (reg:SI 1 dx [orig:93 D.26216 ] [93])) tiles.cpp:467 89 {*movsi_internal}
     (nil))
;; lr  out 	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

 succ:       26 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 26, loop depth 0, count 0, freq 3333, maybe hot
 prev block 25, next block 27, flags: (REACHABLE, RTL, MODIFIED)
 pred:       24 [50.0%]  (CAN_FALLTHRU)
             25 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u-1(7){ }}
;; lr  in  	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 1 [dx] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 17 [flags]
;; live  kill	

(code_label 285 284 286 26 157 "" [1 uses])
(note 286 285 287 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(insn 287 286 288 26 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:SI 1 dx [orig:93 D.26216 ] [93])
            (const_int 0 [0]))) tiles.cpp:469 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 288 287 314 26 (set (pc)
        (if_then_else (lt (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (label_ref 303)
            (pc))) tiles.cpp:469 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGOC 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 303)
;; lr  out 	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

 succ:       27 [91.0%]  (CAN_FALLTHRU)
             30 [9.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 27, loop depth 0, count 0, freq 819, maybe hot
Invalid sum of incoming frequencies 3033, should be 819
 prev block 26, next block 28, flags: (REACHABLE, RTL)
 pred:       26 [91.0%]  (CAN_FALLTHRU)
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u-1(7){ }}
;; lr  in  	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 2 [cx] 7 [sp]
;; lr  def 	 0 [ax]
;; live  in  	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax]
;; live  kill	

(code_label 303 18 304 27 158 "" [1 uses])
(note 304 303 306 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(insn 306 304 319 27 (set (reg:SI 0 ax [orig:129 D.26216 ] [129])
        (mem:SI (plus:DI (plus:DI (reg/f:DI 7 sp)
                    (reg:DI 2 cx [orig:72 ivtmp.241 ] [72]))
                (const_int 192 [0xc0])) [0 MEM[symbol: wrap_widths_times_num_tilings, index: ivtmp.241_108, offset: 0B]+0 S4 A32])) 89 {*movsi_internal}
     (nil))
;; lr  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

 succ:       28 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 28, loop depth 0, count 0, freq 9100, maybe hot
 prev block 27, next block 29, flags: (REACHABLE, RTL, MODIFIED)
 pred:       28 [91.0%]  (DFS_BACK,CAN_FALLTHRU)
             27 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 0 [ax] 1 [dx] 7 [sp]
;; lr  def 	 1 [dx] 17 [flags]
;; live  in  	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 1 [dx] 17 [flags]
;; live  kill	

(code_label 319 306 307 28 163 "" [1 uses])
(note 307 319 308 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(note 308 307 309 28 NOTE_INSN_DELETED)
(insn 309 308 310 28 (parallel [
            (set (reg:CCGOC 17 flags)
                (compare:CCGOC (plus:SI (reg:SI 1 dx [orig:93 D.26216 ] [93])
                        (reg:SI 0 ax [orig:129 D.26216 ] [129]))
                    (const_int 0 [0])))
            (set (reg:SI 1 dx [orig:93 D.26216 ] [93])
                (plus:SI (reg:SI 1 dx [orig:93 D.26216 ] [93])
                    (reg:SI 0 ax [orig:129 D.26216 ] [129])))
        ]) tiles.cpp:469 281 {*addsi_2}
     (nil))
(jump_insn 310 309 311 28 (set (pc)
        (if_then_else (lt (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 319)
            (pc))) tiles.cpp:469 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGOC 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 319)
;; lr  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

 succ:       28 [91.0%]  (DFS_BACK,CAN_FALLTHRU)
             29 [9.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)

basic block 29, loop depth 0, count 0, freq 819, maybe hot
 prev block 28, next block 30, flags: (REACHABLE, RTL, MODIFIED)
 pred:       28 [9.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u-1(7){ }}
;; lr  in  	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 1 [dx] 2 [cx] 6 [bp] 7 [sp]
;; lr  def 	
;; live  in  	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	
;; live  kill	

(note 311 310 313 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(insn 313 311 361 29 (set (mem:SI (plus:DI (reg/f:DI 6 bp [256])
                (reg:DI 2 cx [orig:72 ivtmp.241 ] [72])) [0 MEM[symbol: coordinates, index: ivtmp.241_108, offset: 0B]+0 S4 A32])
        (reg:SI 1 dx [orig:93 D.26216 ] [93])) 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [orig:93 D.26216 ] [93])
        (nil)))
;; lr  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

 succ:       30 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 30, loop depth 0, count 0, freq 3333, maybe hot
Invalid sum of incoming frequencies 1119, should be 3333
 prev block 29, next block 31, flags: (REACHABLE, RTL, MODIFIED)
 pred:       26 [9.0%]  (FALLTHRU,CAN_FALLTHRU)
             29 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u-1(7){ }}
;; lr  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 2 [cx] 4 [si] 5 [di] 7 [sp] 39 [r10] 41 [r12]
;; lr  def 	 2 [cx] 4 [si] 5 [di] 17 [flags]
;; live  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 2 [cx] 4 [si] 5 [di] 17 [flags]
;; live  kill	 17 [flags]

(code_label 314 288 289 30 162 "" [0 uses])
(note 289 314 291 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(insn 291 289 292 30 (parallel [
            (set (reg:SI 4 si [251])
                (plus:SI (reg:SI 4 si [orig:84 D.26216 ] [84])
                    (reg:SI 5 di [orig:63 ivtmp.245 ] [63])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:473 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_EQUIV (mem:SI (plus:DI (reg/f:DI 39 r10 [257])
                    (reg:DI 2 cx [orig:72 ivtmp.241 ] [72])) [0 MEM[symbol: base, index: ivtmp.241_108, offset: 0B]+0 S4 A32])
            (nil))))
(insn 292 291 294 30 (set (mem:SI (plus:DI (reg/f:DI 39 r10 [257])
                (reg:DI 2 cx [orig:72 ivtmp.241 ] [72])) [0 MEM[symbol: base, index: ivtmp.241_108, offset: 0B]+0 S4 A32])
        (reg:SI 4 si [251])) tiles.cpp:473 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [251])
        (nil)))
(debug_insn 294 292 295 30 (var_location:SI i (debug_expr:SI D#13)) -1
     (nil))
(insn 295 294 296 30 (parallel [
            (set (reg:DI 2 cx [orig:72 ivtmp.241 ] [72])
                (plus:DI (reg:DI 2 cx [orig:72 ivtmp.241 ] [72])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 296 295 298 30 (parallel [
            (set (reg:SI 5 di [orig:63 ivtmp.245 ] [63])
                (plus:SI (reg:SI 5 di [orig:63 ivtmp.245 ] [63])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 298 296 299 30 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 2 cx [orig:72 ivtmp.241 ] [72])
            (reg:DI 41 r12 [orig:144 D.26221 ] [144]))) tiles.cpp:460 8 {*cmpdi_1}
     (nil))
(jump_insn 299 298 302 30 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 348)
            (pc))) tiles.cpp:460 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9524 [0x2534])
            (nil)))
 -> 348)
;; lr  out 	 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

 succ:       22 [95.2%]  (DFS_BACK,CAN_FALLTHRU)
             31 [4.8%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)

basic block 31, loop depth 0, count 0, freq 159, maybe hot
 prev block 30, next block 32, flags: (REACHABLE, RTL, MODIFIED)
 pred:       30 [4.8%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax]
;; live  kill	

(note 302 299 18 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(insn 18 302 303 31 (set (reg:DI 0 ax)
        (sign_extend:DI (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                    (const_int 4 [0x4])) [0 %sfp+-28 S4 A32]))) 149 {*extendsidi2_rex64}
     (nil))
;; lr  out 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

 succ:       32 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 32, loop depth 0, count 0, freq 167, maybe hot
 prev block 31, next block 33, flags: (REACHABLE, RTL, MODIFIED)
 pred:       35 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
             31 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 42 [r13] 44 [r15]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 42 [r13] 44 [r15] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 17 [flags] 42 [r13] 44 [r15]
;; live  kill	 17 [flags]

(code_label 322 541 323 32 160 "" [0 uses])
(note 323 322 325 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(insn 325 323 327 32 (set (mem/j:SI (plus:DI (plus:DI (mult:DI (reg:DI 0 ax [orig:254 num_floats ] [254])
                        (const_int 4 [0x4]))
                    (reg/f:DI 7 sp))
                (const_int 272 [0x110])) [0 coordinates S4 A32])
        (reg/v:SI 42 r13 [orig:107 j ] [107])) tiles.cpp:476 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:254 num_floats ] [254])
        (nil)))
(insn 327 325 328 32 (set (reg:SI 2 cx)
        (const_int 449 [0x1c1])) tiles.cpp:478 89 {*movsi_internal}
     (nil))
(insn 328 327 329 32 (set (reg:DI 1 dx)
        (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0 %sfp+-24 S8 A64])) tiles.cpp:478 87 {*movdi_internal_rex64}
     (nil))
(insn 329 328 330 32 (set (reg:SI 4 si)
        (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 24 [0x18])) [0 %sfp+-8 S4 A32])) tiles.cpp:478 89 {*movsi_internal}
     (nil))
(insn 330 329 331 32 (set (reg:DI 5 di)
        (reg/f:DI 6 bp [256])) tiles.cpp:478 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -176 [0xffffffffffffff50]))
        (nil)))
(call_insn 331 330 333 32 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z8hash_UNHPiili") [flags 0x1]  <function_decl 0x2b67b8f25700 hash_UNH>) [0 hash_UNH S1 A8])
            (const_int 0 [0]))) tiles.cpp:478 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_DEAD (reg:SI 2 cx)
                (expr_list:REG_DEAD (reg:DI 1 dx)
                    (nil)))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
                    (nil))))))
(insn 333 331 334 32 (set (mem:SI (reg:DI 44 r15 [orig:94 ivtmp.255 ] [94]) [0 MEM[base: _77, offset: 0B]+0 S4 A32])
        (reg:SI 0 ax [orig:106 D.26216 ] [106])) tiles.cpp:478 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:106 D.26216 ] [106])
        (nil)))
(insn 334 333 336 32 (parallel [
            (set (reg/v:SI 42 r13 [orig:107 j ] [107])
                (plus:SI (reg/v:SI 42 r13 [orig:107 j ] [107])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:457 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(debug_insn 336 334 337 32 (var_location:SI j (reg/v:SI 42 r13 [orig:107 j ] [107])) -1
     (nil))
(insn 337 336 338 32 (parallel [
            (set (reg:DI 44 r15 [orig:94 ivtmp.255 ] [94])
                (plus:DI (reg:DI 44 r15 [orig:94 ivtmp.255 ] [94])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 338 337 339 32 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 42 r13 [orig:107 j ] [107])
            (reg/v:SI 3 bx [orig:148 num_tilings ] [148]))) tiles.cpp:457 7 {*cmpsi_1}
     (nil))
(jump_insn 339 338 341 32 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 353)
            (pc))) tiles.cpp:457 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 353)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

 succ:       20 [91.0%]  (FALLTHRU,DFS_BACK,CAN_FALLTHRU)
             33 [9.0%]  (CAN_FALLTHRU,LOOP_EXIT)

basic block 33, loop depth 0, count 0, freq 16, maybe hot
 prev block 32, next block 34, flags: (REACHABLE, RTL)
 pred:       32 [9.0%]  (CAN_FALLTHRU,LOOP_EXIT)
             18 [9.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u-1(7){ }}
;; lr  in  	 7 [sp]
;; lr  use 	 7 [sp]
;; lr  def 	 3 [bx] 6 [bp] 7 [sp] 17 [flags] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  in  	 7 [sp]
;; live  gen 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  kill	 17 [flags]

(code_label 353 374 354 33 141 "" [1 uses])
(note 354 353 528 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(note 528 354 529 33 NOTE_INSN_EPILOGUE_BEG)
(insn/f 529 528 530 33 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 456 [0x1c8])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) tiles.cpp:481 951 {pro_epilogue_adjust_stack_di_add}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 456 [0x1c8])))
            (nil))))
(insn/f 530 529 531 33 (set (reg:DI 3 bx)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) tiles.cpp:481 77 {*popdi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
            (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])))
        (nil)))
(insn/f 531 530 532 33 (set (reg:DI 6 bp)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) tiles.cpp:481 77 {*popdi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
            (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])))
        (nil)))
(insn/f 532 531 533 33 (set (reg:DI 41 r12)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) tiles.cpp:481 77 {*popdi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
            (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])))
        (nil)))
(insn/f 533 532 534 33 (set (reg:DI 42 r13)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) tiles.cpp:481 77 {*popdi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
            (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])))
        (nil)))
(insn/f 534 533 535 33 (set (reg:DI 43 r14)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) tiles.cpp:481 77 {*popdi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
            (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])))
        (nil)))
(insn/f 535 534 536 33 (set (reg:DI 44 r15)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) tiles.cpp:481 77 {*popdi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
            (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])))
        (nil)))
(jump_insn 536 535 0 33 (simple_return) tiles.cpp:481 672 {simple_return_internal}
     (nil)
 -> simple_return)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

 succ:       EXIT [100.0%] 

basic block 34, loop depth 0, count 0, freq 1667, maybe hot
 prev block 33, next block 35, flags: (REACHABLE, RTL)
 pred:       22 [50.0%]  (CAN_FALLTHRU)
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u-1(7){ }}
;; lr  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 3 [bx] 4 [si] 7 [sp] 37 [r8]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
;; live  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 1 [dx]
;; live  kill	 17 [flags]

(code_label 265 497 266 34 155 "" [1 uses])
(note 266 265 267 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(note 267 266 498 34 NOTE_INSN_DELETED)
(insn 498 267 268 34 (set (reg:SI 0 ax [orig:238 D.26216 ] [238])
        (reg:SI 4 si [orig:84 D.26216 ] [84])) tiles.cpp:466 89 {*movsi_internal}
     (nil))
(insn 268 498 269 34 (parallel [
            (set (reg:SI 0 ax [orig:238 D.26216 ] [238])
                (minus:SI (reg:SI 0 ax [orig:238 D.26216 ] [238])
                    (reg:SI 37 r8 [orig:83 D.26216 ] [83])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:466 309 {*subsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 269 268 510 34 (parallel [
            (set (reg:SI 0 ax [orig:239 D.26216 ] [239])
                (plus:SI (reg:SI 0 ax [orig:238 D.26216 ] [238])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:466 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 510 269 511 34 (parallel [
            (set (reg:SI 1 dx [orig:241 D.26216 ] [241])
                (ashiftrt:SI (reg:SI 0 ax [orig:239 D.26216 ] [239])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:466 539 {ashrsi3_cvt}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 511 510 271 34 (parallel [
            (set (reg:SI 0 ax [242])
                (div:SI (reg:SI 0 ax [orig:239 D.26216 ] [239])
                    (reg/v:SI 3 bx [orig:148 num_tilings ] [148])))
            (set (reg:SI 1 dx [orig:241 D.26216 ] [241])
                (mod:SI (reg:SI 0 ax [orig:239 D.26216 ] [239])
                    (reg/v:SI 3 bx [orig:148 num_tilings ] [148])))
            (use (reg:SI 1 dx [orig:241 D.26216 ] [241]))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:466 369 {*divmodsi4_noext}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_UNUSED (reg:SI 0 ax [242])
            (nil))))
(insn 271 511 272 34 (set (reg:SI 1 dx [orig:93 D.26216 ] [93])
        (plus:SI (plus:SI (reg:SI 37 r8 [orig:83 D.26216 ] [83])
                (reg:SI 1 dx [orig:241 D.26216 ] [241]))
            (const_int 1 [0x1]))) tiles.cpp:466 266 {*leasi}
     (expr_list:REG_DEAD (reg:SI 37 r8 [orig:83 D.26216 ] [83])
        (nil)))
(insn 272 271 273 34 (parallel [
            (set (reg:SI 1 dx [orig:93 D.26216 ] [93])
                (minus:SI (reg:SI 1 dx [orig:93 D.26216 ] [93])
                    (reg/v:SI 3 bx [orig:148 num_tilings ] [148])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:466 309 {*subsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; lr  out 	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

 succ:       24 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 35, loop depth 0, count 0, freq 8, maybe hot
 prev block 34, next block 36, flags: (REACHABLE, RTL, MODIFIED)
 pred:       20 [4.8%]  (CAN_FALLTHRU)
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax]
;; live  kill	 17 [flags]

(code_label 361 313 360 35 166 "" [1 uses])
(note 360 361 541 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(insn 541 360 322 35 (parallel [
            (set (reg:DI 0 ax)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:460 81 {*movdi_xor}
     (nil))
;; lr  out 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

 succ:       32 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 36, loop depth 0, count 0, freq 5, maybe hot
 prev block 35, next block 1, flags: (REACHABLE, RTL, MODIFIED)
 pred:       8 [33.3%]  (CAN_FALLTHRU)
             7 [33.3%]  (CAN_FALLTHRU)
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 43 [r14]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 3 [bx] 7 [sp] 43 [r14]
;; live  gen 	 0 [ax]
;; live  kill	 17 [flags]

(code_label 359 210 358 36 165 "" [2 uses])
(note 358 359 550 36 [bb 36] NOTE_INSN_BASIC_BLOCK)
(insn 550 358 211 36 (parallel [
            (set (reg:DI 0 ax [orig:114 i ] [114])
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:452 81 {*movdi_xor}
     (nil))
;; lr  out 	 0 [ax] 3 [bx] 7 [sp] 43 [r14]
;; live  out 	 0 [ax] 3 [bx] 7 [sp] 43 [r14]

 succ:       15 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 1, loop depth 0, count 0, freq 16, maybe hot
 prev block 36, next block (nil), flags: (REACHABLE, RTL)
 pred:       33 [100.0%] 
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(3){ }u-1(6){ }u-1(7){ }u-1(41){ }u-1(42){ }u-1(43){ }u-1(44){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  def 	
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	
;; live  kill	

;; lr  out 	
;; live  out 	

 succ:      




try_optimize_cfg iteration 1

rescanning insn with uid = 29.
deleting insn with uid = 29.
deleting insn with uid = 37.
rescanning insn with uid = 33.
deleting insn with uid = 33.
deleting insn with uid = 67.
rescanning insn with uid = 210.
deleting insn with uid = 210.
rescanning insn with uid = 236.
deleting insn with uid = 236.
deleting insn with uid = 234.
rescanning insn with uid = 63.
deleting insn with uid = 63.
deleting insn with uid = 240.
rescanning insn with uid = 288.
deleting insn with uid = 288.
deleting insn with uid = 303.
rescanning insn with uid = 339.
deleting insn with uid = 339.
scanning new insn with uid = 558.
scanning new insn with uid = 560.
scanning new insn with uid = 562.
Reordered sequence:
 2 bb 2  [16]
 3 bb 3  [16]
 4 bb 4  [16]
 5 bb 5  [15]
 6 bb 6  [330]
 7 bb 7  [15]
 8 bb 8  [10]
 9 bb 9  [10]
 10 bb 10  [8]
 11 bb 11  [8]
 12 bb 12  [8]
 13 bb 13  [8]
 14 bb 14  [10]
 15 bb 15  [12]
 16 bb 16  [12]
 17 bb 17  [12]
 18 bb 18  [17]
 19 bb 19  [15]
 20 bb 20  [167]
 21 bb 21  [159]
 22 bb 22  [3333]
 23 bb 23  [1667]
 24 bb 24  [3333]
 25 bb 25  [1667]
 26 bb 26  [3333]
 27 bb 27  [819]
 28 bb 28  [9100]
 29 bb 29  [819]
 30 bb 30  [3333]
 31 bb 31  [159]
 32 bb 32  [167]
 33 bb 33  [16]
 34 bb 34  [1667]
 35 bb 35  [8]
 36 bb 36  [5]


void tileswrap(int*, int, int, float*, int, int*, int*, int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp]
;;  regular block artificial uses 	 7 [sp]
;;  eh block artificial uses 	 7 [sp] 16 [argp]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;;  exit block uses 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 3[bx] 4[si] 5[di] 6[bp] 7[sp] 17[flags] 21[xmm0] 22[xmm1] 23[xmm2] 24[xmm3] 25[xmm4] 26[xmm5] 27[xmm6] 28[xmm7] 37[r8] 38[r9] 39[r10] 40[r11] 41[r12] 42[r13] 43[r14] 44[r15]
;;  ref usage 	r0={29d,37u} r1={27d,35u} r2={12d,18u,1e} r3={3d,14u} r4={10d,9u} r5={12d,9u} r6={4d,7u,1e} r7={15d,99u} r8={4d} r9={4d} r10={4d} r11={4d} r12={4d} r13={4d} r14={4d} r15={4d} r17={57d,20u} r18={4d} r19={4d} r20={5e} r21={11d,12u} r22={10d,10u} r23={15d,11u} r24={21d,19u} r25={8d,3u} r26={8d,3u} r27={7d,2u} r28={7d,2u} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={8d,9u} r38={7d,3u} r39={5d,2u,1e} r40={5d,1u} r41={4d,4u} r42={5d,8u} r43={3d,11u} r44={7d,11u,1e} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} 
;;    total ref usage 772{404d,359u,9e} in 242{238 regular + 4 call} insns.
(note 3 0 21 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 16, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(7){ }}
;; lr  in  	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  def 	 0 [ax] 3 [bx] 5 [di] 7 [sp] 17 [flags] 42 [r13] 43 [r14]
;; live  in  	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 3 [bx] 5 [di] 7 [sp] 17 [flags] 42 [r13] 43 [r14]
;; live  kill	 17 [flags]
(note 21 3 518 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 518 21 519 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg:DI 44 r15)) tiles.cpp:439 67 {*pushdi2_rex64}
     (expr_list:REG_DEAD (reg:DI 44 r15)
        (nil)))
(insn/f 519 518 520 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg:DI 43 r14)) tiles.cpp:439 67 {*pushdi2_rex64}
     (expr_list:REG_DEAD (reg:DI 43 r14)
        (nil)))
(insn/f 520 519 521 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg:DI 42 r13)) tiles.cpp:439 67 {*pushdi2_rex64}
     (expr_list:REG_DEAD (reg:DI 42 r13)
        (nil)))
(insn/f 521 520 522 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg:DI 41 r12)) tiles.cpp:439 67 {*pushdi2_rex64}
     (expr_list:REG_DEAD (reg:DI 41 r12)
        (nil)))
(insn/f 522 521 523 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg:DI 6 bp)) tiles.cpp:439 67 {*pushdi2_rex64}
     (expr_list:REG_DEAD (reg:DI 6 bp)
        (nil)))
(insn/f 523 522 524 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg:DI 3 bx)) tiles.cpp:439 67 {*pushdi2_rex64}
     (expr_list:REG_DEAD (reg:DI 3 bx)
        (nil)))
(insn/f 524 523 525 2 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -456 [0xfffffffffffffe38])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) tiles.cpp:439 951 {pro_epilogue_adjust_stack_di_add}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -456 [0xfffffffffffffe38])))
            (nil))))
(note 525 524 4 2 NOTE_INSN_PROLOGUE_END)
(insn 4 525 5 2 (set (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 16 [0x10])) [0 %sfp+-16 S8 A64])
        (reg:DI 5 di [ the_tiles ])) tiles.cpp:439 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ the_tiles ])
        (nil)))
(insn 5 4 6 2 (set (reg/v:SI 3 bx [orig:148 num_tilings ] [148])
        (reg:SI 4 si [ num_tilings ])) tiles.cpp:439 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ num_tilings ])
        (nil)))
(insn 6 5 7 2 (set (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 28 [0x1c])) [0 %sfp+-4 S4 A32])
        (reg:SI 1 dx [ memory_size ])) tiles.cpp:439 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [ memory_size ])
        (nil)))
(insn 7 6 501 2 (set (reg/v/f:DI 42 r13 [orig:150 floats ] [150])
        (reg:DI 2 cx [ floats ])) tiles.cpp:439 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 2 cx [ floats ])
        (nil)))
(insn 501 7 9 2 (set (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 4 [0x4])) [0 %sfp+-28 S4 A32])
        (reg:SI 37 r8 [orig:151 num_floats ] [151])) tiles.cpp:439 89 {*movsi_internal}
     (nil))
(insn 9 501 11 2 (set (reg/v/f:DI 43 r14 [orig:152 wrap_widths ] [152])
        (reg:DI 38 r9 [ wrap_widths ])) tiles.cpp:439 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 38 r9 [ wrap_widths ])
        (nil)))
(insn 11 9 12 2 (set (reg:DI 0 ax)
        (sign_extend:DI (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                    (const_int 520 [0x208])) [0 num_ints+0 S4 A64]))) tiles.cpp:439 149 {*extendsidi2_rex64}
     (nil))
(note 12 11 23 2 NOTE_INSN_FUNCTION_BEG)
(note 23 12 24 2 NOTE_INSN_DELETED)
(insn 24 23 461 2 (set (reg/v:SI 5 di [orig:71 num_coordinates ] [71])
        (plus:SI (plus:SI (reg:SI 37 r8 [orig:151 num_floats ] [151])
                (reg/v:SI 0 ax [orig:154 num_ints ] [154]))
            (const_int 1 [0x1]))) tiles.cpp:445 266 {*leasi}
     (nil))
(insn 461 24 25 2 (set (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 24 [0x18])) [0 %sfp+-8 S4 A32])
        (reg/v:SI 5 di [orig:71 num_coordinates ] [71])) tiles.cpp:445 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 5 di [orig:71 num_coordinates ] [71])
        (nil)))
(debug_insn 25 461 27 2 (var_location:SI num_coordinates (mem/c:SI (plus:DI (reg/f:DI 7 sp)
            (const_int 24 [0x18])) [0 %sfp+-8 S4 A32])) tiles.cpp:445 -1
     (nil))
(debug_insn 27 25 28 2 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(insn 28 27 29 2 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 0 ax [orig:154 num_ints ] [154])
            (const_int 0 [0]))) tiles.cpp:447 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 29 28 38 2 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 55)
            (pc))) tiles.cpp:447 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 238 [0xee])
            (nil)))
 -> 55)
;;  succ:       3 [97.6%]  (FALLTHRU,CAN_FALLTHRU)
;;              4 [2.4%]  (CAN_FALLTHRU)
;; lr  out 	 0 [ax] 3 [bx] 7 [sp] 42 [r13] 43 [r14]
;; live  out 	 0 [ax] 3 [bx] 7 [sp] 42 [r13] 43 [r14]

;; basic block 3, loop depth 0, count 0, freq 16, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [97.6%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 7 [sp] 42 [r13] 43 [r14]
;; lr  use 	 0 [ax] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 0 [ax] 3 [bx] 7 [sp] 42 [r13] 43 [r14]
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di]
;; live  kill	
(note 38 29 39 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 39 38 40 3 NOTE_INSN_DELETED)
(insn 40 39 41 3 (set (reg:DI 1 dx [orig:157 D.26221 ] [157])
        (sign_extend:DI (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                    (const_int 4 [0x4])) [0 %sfp+-28 S4 A32]))) tiles.cpp:447 149 {*extendsidi2_rex64}
     (nil))
(note 41 40 42 3 NOTE_INSN_DELETED)
(note 42 41 43 3 NOTE_INSN_DELETED)
(insn 43 42 517 3 (set (reg:DI 5 di [orig:160 D.26220 ] [160])
        (plus:DI (plus:DI (mult:DI (reg:DI 1 dx [orig:157 D.26221 ] [157])
                    (const_int 4 [0x4]))
                (reg/f:DI 7 sp))
            (const_int 276 [0x114]))) tiles.cpp:447 267 {*leadi}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:157 D.26221 ] [157])
        (nil)))
(insn 517 43 50 3 (set (reg:DI 1 dx [orig:162 D.26221 ] [162])
        (mult:DI (reg:DI 0 ax [orig:161 D.26221 ] [161])
            (const_int 4 [0x4]))) tiles.cpp:447 267 {*leadi}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:161 D.26221 ] [161])
        (nil)))
(insn 50 517 52 3 (set (reg:DI 4 si)
        (mem/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 512 [0x200])) [0 ints+0 S8 A64])) 87 {*movdi_internal_rex64}
     (nil))
(call_insn 52 50 55 3 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("memcpy") [flags 0x41]  <function_decl 0x2b67b90e9500 memcpy>) [0 memcpy S1 A8])
            (const_int 0 [0]))) 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:DI 0 ax)
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list:REG_FRAME_RELATED_EXPR (set (reg:DI 0 ax)
            (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                    (nil))))))
;;  succ:       4 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 3 [bx] 7 [sp] 42 [r13] 43 [r14]
;; live  out 	 3 [bx] 7 [sp] 42 [r13] 43 [r14]

;; basic block 4, loop depth 0, count 0, freq 16, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [2.4%]  (CAN_FALLTHRU)
;;              3 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 42 [r13] 43 [r14]
;; lr  use 	 7 [sp]
;; lr  def 	 17 [flags] 38 [r9]
;; live  in  	 3 [bx] 7 [sp] 42 [r13] 43 [r14]
;; live  gen 	 17 [flags] 38 [r9]
;; live  kill	
(code_label 55 52 30 4 145 "" [1 uses])
(note 30 55 31 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 31 30 556 4 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(insn 556 31 557 4 (set (reg:SI 38 r9)
        (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 4 [0x4])) [0 %sfp+-28 S4 A32])) tiles.cpp:450 89 {*movsi_internal}
     (nil))
(insn 557 556 33 4 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:SI 38 r9)
            (const_int 0 [0]))) tiles.cpp:450 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 33 557 68 4 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 59)
            (pc))) tiles.cpp:450 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 476 [0x1dc])
            (nil)))
 -> 59)
;;  succ:       5 [95.2%]  (FALLTHRU,CAN_FALLTHRU)
;;              18 [4.8%]  (CAN_FALLTHRU)
;; lr  out 	 3 [bx] 7 [sp] 42 [r13] 43 [r14]
;; live  out 	 3 [bx] 7 [sp] 42 [r13] 43 [r14]

;; basic block 5, loop depth 0, count 0, freq 15, maybe hot
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [95.2%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 42 [r13] 43 [r14]
;; lr  use 	 3 [bx] 7 [sp]
;; lr  def 	 0 [ax] 6 [bp] 17 [flags] 25 [xmm4] 41 [r12] 44 [r15]
;; live  in  	 3 [bx] 7 [sp] 42 [r13] 43 [r14]
;; live  gen 	 0 [ax] 6 [bp] 25 [xmm4] 41 [r12] 44 [r15]
;; live  kill	 17 [flags]
(note 68 33 69 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 69 68 462 5 (set (reg:SF 25 xmm4 [orig:131 D.26217 ] [131])
        (float:SF (reg/v:SI 3 bx [orig:148 num_tilings ] [148]))) 240 {*floatsisf2_sse_interunit}
     (nil))
(insn 462 69 71 5 (set (mem/c:SF (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0 %sfp+-24 S4 A64])
        (reg:SF 25 xmm4 [orig:131 D.26217 ] [131])) 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 25 xmm4 [orig:131 D.26217 ] [131])
        (nil)))
(note 71 462 463 5 NOTE_INSN_DELETED)
(insn 463 71 554 5 (set (reg/v:SI 0 ax [orig:151 num_floats ] [151])
        (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 4 [0x4])) [0 %sfp+-28 S4 A32])) 89 {*movsi_internal}
     (nil))
(insn 554 463 73 5 (parallel [
            (set (reg:DI 0 ax [orig:169 D.26221 ] [169])
                (zero_extend:DI (plus:SI (reg/v:SI 0 ax [orig:151 num_floats ] [151])
                        (const_int -1 [0xffffffffffffffff]))))
            (clobber (reg:CC 17 flags))
        ]) 275 {addsi_1_zext}
     (nil))
(note 73 554 74 5 NOTE_INSN_DELETED)
(insn 74 73 555 5 (set (reg:DI 41 r12 [orig:146 D.26221 ] [146])
        (plus:DI (mult:DI (reg:DI 0 ax [orig:169 D.26221 ] [169])
                (const_int 4 [0x4]))
            (const_int 4 [0x4]))) 267 {*leadi}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:169 D.26221 ] [169])
        (nil)))
(insn 555 74 371 5 (parallel [
            (set (reg:DI 44 r15 [orig:104 ivtmp.261 ] [104])
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:450 81 {*movdi_xor}
     (nil))
(insn 371 555 90 5 (set (reg/f:DI 6 bp [258])
        (plus:DI (reg/f:DI 7 sp)
            (const_int 32 [0x20]))) 267 {*leadi}
     (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -416 [0xfffffffffffffe60]))
        (nil)))
;;  succ:       6 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; basic block 6, loop depth 0, count 0, freq 330, maybe hot
;;  prev block 5, next block 7, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       6 [95.2%]  (DFS_BACK,CAN_FALLTHRU)
;;              5 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 6 [bp] 7 [sp] 41 [r12] 42 [r13] 44 [r15]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 44 [r15] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 17 [flags] 21 [xmm0] 44 [r15]
;; live  kill	 17 [flags]
(code_label 90 371 75 6 149 "" [1 uses])
(note 75 90 76 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 76 75 464 6 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(insn 464 76 77 6 (set (reg:SF 21 xmm0 [orig:171 D.26217 ] [171])
        (mem/c:SF (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0 %sfp+-24 S4 A64])) tiles.cpp:451 135 {*movsf_internal}
     (nil))
(insn 77 464 79 6 (set (reg:SF 21 xmm0 [orig:171 D.26217 ] [171])
        (mult:SF (reg:SF 21 xmm0 [orig:171 D.26217 ] [171])
            (mem:SF (plus:DI (reg/v/f:DI 42 r13 [orig:150 floats ] [150])
                    (reg:DI 44 r15 [orig:104 ivtmp.261 ] [104])) [0 MEM[base: floats_29(D), index: ivtmp.261_79, offset: 0B]+0 S4 A32]))) tiles.cpp:451 777 {*fop_sf_comm_sse}
     (nil))
(call_insn/u 79 77 82 6 (set (reg:SF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("floorf") [flags 0x41]  <function_decl 0x2b67b7876a00 __builtin_floorf>) [0 __builtin_floorf S1 A8])
            (const_int 0 [0]))) tiles.cpp:451 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SF (use (reg:SF 21 xmm0))
        (nil)))
(insn 82 79 83 6 (set (reg:SI 0 ax [173])
        (fix:SI (reg:SF 21 xmm0 [orig:75 D.26217 ] [75]))) tiles.cpp:451 177 {fix_truncsfsi_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:75 D.26217 ] [75])
        (expr_list:REG_EQUIV (mem:SI (plus:DI (reg/f:DI 6 bp [258])
                    (reg:DI 44 r15 [orig:104 ivtmp.261 ] [104])) [0 MEM[symbol: qstate, index: ivtmp.261_79, offset: 0B]+0 S4 A32])
            (nil))))
(insn 83 82 85 6 (set (mem:SI (plus:DI (reg/f:DI 6 bp [258])
                (reg:DI 44 r15 [orig:104 ivtmp.261 ] [104])) [0 MEM[symbol: qstate, index: ivtmp.261_79, offset: 0B]+0 S4 A32])
        (reg:SI 0 ax [173])) tiles.cpp:451 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [173])
        (nil)))
(debug_insn 85 83 86 6 (var_location:SI i (debug_expr:SI D#14)) -1
     (nil))
(insn 86 85 87 6 (parallel [
            (set (reg:DI 44 r15 [orig:104 ivtmp.261 ] [104])
                (plus:DI (reg:DI 44 r15 [orig:104 ivtmp.261 ] [104])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 87 86 88 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 44 r15 [orig:104 ivtmp.261 ] [104])
            (reg:DI 41 r12 [orig:146 D.26221 ] [146]))) tiles.cpp:450 8 {*cmpdi_1}
     (nil))
(jump_insn 88 87 94 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 90)
            (pc))) tiles.cpp:450 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9524 [0x2534])
            (nil)))
 -> 90)
;;  succ:       6 [95.2%]  (DFS_BACK,CAN_FALLTHRU)
;;              7 [4.8%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; basic block 7, loop depth 0, count 0, freq 15, maybe hot
;;  prev block 6, next block 8, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       6 [4.8%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 43 [r14]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 44 [r15] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 7 [sp] 43 [r14]
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 17 [flags] 44 [r15]
;; live  kill	 17 [flags]
(note 94 88 503 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 503 94 95 7 (set (reg/v:SI 44 r15 [orig:151 num_floats ] [151])
        (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 4 [0x4])) [0 %sfp+-28 S4 A32])) tiles.cpp:452 89 {*movsi_internal}
     (nil))
(insn 95 503 96 7 (set (reg:DI 1 dx [orig:174 D.26221 ] [174])
        (sign_extend:DI (reg/v:SI 44 r15 [orig:151 num_floats ] [151]))) tiles.cpp:452 149 {*extendsidi2_rex64}
     (nil))
(insn 96 95 515 7 (parallel [
            (set (reg:DI 1 dx [orig:175 D.26221 ] [175])
                (ashift:DI (reg:DI 1 dx [orig:174 D.26221 ] [174])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:452 513 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 515 96 553 7 (set (reg/f:DI 5 di [257])
        (plus:DI (reg/f:DI 7 sp)
            (const_int 112 [0x70]))) 267 {*leadi}
     (nil))
(insn 553 515 103 7 (parallel [
            (set (reg:DI 4 si)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) 81 {*movdi_xor}
     (nil))
(call_insn 103 553 466 7 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("memset") [flags 0x41]  <function_decl 0x2b67b90e9600 memset>) [0 memset S1 A8])
            (const_int 0 [0]))) 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:DI 0 ax)
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (nil)))))
(insn 466 103 106 7 (set (reg:SI 1 dx [orig:80 bnd.218 ] [80])
        (reg/v:SI 44 r15 [orig:151 num_floats ] [151])) 89 {*movsi_internal}
     (nil))
(insn 106 466 516 7 (parallel [
            (set (reg:SI 1 dx [orig:80 bnd.218 ] [80])
                (lshiftrt:SI (reg:SI 1 dx [orig:80 bnd.218 ] [80])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 545 {*lshrsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 516 106 108 7 (set (reg:SI 0 ax [orig:79 ratio_mult_vf.219 ] [79])
        (mult:SI (reg:SI 1 dx [orig:80 bnd.218 ] [80])
            (const_int 4 [0x4]))) 266 {*leasi}
     (nil))
(note 108 516 109 7 NOTE_INSN_DELETED)
(note 109 108 110 7 NOTE_INSN_DELETED)
(insn 110 109 111 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:79 ratio_mult_vf.219 ] [79])
            (const_int 0 [0]))) 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 111 110 362 7 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 359)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 3334 [0xd06])
            (nil)))
 -> 359)
;;  succ:       36 [33.3%]  (CAN_FALLTHRU)
;;              8 [66.7%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 0 [ax] 1 [dx] 3 [bx] 7 [sp] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 1 [dx] 3 [bx] 7 [sp] 43 [r14] 44 [r15]

;; basic block 8, loop depth 0, count 0, freq 10, maybe hot
;;  prev block 7, next block 9, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       7 [66.7%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 3 [bx] 7 [sp] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp] 44 [r15]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 1 [dx] 3 [bx] 7 [sp] 43 [r14] 44 [r15]
;; live  gen 	 17 [flags]
;; live  kill	
(note 362 111 112 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(note 112 362 113 8 NOTE_INSN_DELETED)
(note 113 112 114 8 NOTE_INSN_DELETED)
(insn 114 113 115 8 (set (reg:CC 17 flags)
        (compare:CC (reg/v:SI 44 r15 [orig:151 num_floats ] [151])
            (const_int 3 [0x3]))) 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg/v:SI 44 r15 [orig:151 num_floats ] [151])
        (nil)))
(jump_insn 115 114 116 8 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 359)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (expr_list:REG_BR_PROB (const_int 3334 [0xd06])
            (nil)))
 -> 359)
;;  succ:       9 [66.7%]  (FALLTHRU,CAN_FALLTHRU)
;;              36 [33.3%]  (CAN_FALLTHRU)
;; lr  out 	 0 [ax] 1 [dx] 3 [bx] 7 [sp] 43 [r14]
;; live  out 	 0 [ax] 1 [dx] 3 [bx] 7 [sp] 43 [r14]

;; basic block 9, loop depth 0, count 0, freq 10, maybe hot
;;  prev block 8, next block 10, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       8 [66.7%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 3 [bx] 7 [sp] 43 [r14]
;; lr  use 	 1 [dx] 3 [bx] 7 [sp] 43 [r14]
;; lr  def 	 17 [flags] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5]
;; live  in  	 0 [ax] 1 [dx] 3 [bx] 7 [sp] 43 [r14]
;; live  gen 	 17 [flags] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5]
;; live  kill	
(note 116 115 468 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 468 116 469 9 (set (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0 %sfp+-24 S4 A64])
        (reg/v:SI 3 bx [orig:148 num_tilings ] [148])) 89 {*movsi_internal}
     (nil))
(insn 469 468 117 9 (set (reg/v:SI 26 xmm5 [orig:148 num_tilings ] [148])
        (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0 %sfp+-24 S4 A64])) 89 {*movsi_internal}
     (nil))
(insn 117 469 119 9 (set (reg:V4SI 21 xmm0 [185])
        (vec_duplicate:V4SI (reg/v:SI 26 xmm5 [orig:148 num_tilings ] [148]))) 1643 {*vec_dupv4si}
     (expr_list:REG_DEAD (reg/v:SI 26 xmm5 [orig:148 num_tilings ] [148])
        (nil)))
(debug_insn 119 117 120 9 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(insn 120 119 471 9 (set (reg:V16QI 22 xmm1 [orig:186 vect_var_.225 ] [186])
        (unspec:V16QI [
                (mem:V16QI (reg/v/f:DI 43 r14 [orig:152 wrap_widths ] [152]) [0 MEM[(int *)wrap_widths_39(D)]+0 S16 A32])
            ] UNSPEC_LOADU)) tiles.cpp:453 1162 {sse2_loaddqu}
     (nil))
(insn 471 120 121 9 (set (reg:V4SI 25 xmm4 [304])
        (reg:V4SI 22 xmm1 [orig:186 vect_var_.225 ] [186])) tiles.cpp:453 1142 {*movv4si_internal}
     (nil))
(insn 121 471 473 9 (set (reg:V2DI 25 xmm4 [304])
        (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 25 xmm4 [304])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ])))
            (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 21 xmm0 [185])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ]))))) tiles.cpp:453 1500 {*vec_widen_umult_even_v4si}
     (nil))
(insn 473 121 122 9 (set (reg:V2DI 24 xmm3 [190])
        (reg:V2DI 22 xmm1 [orig:186 vect_var_.225 ] [186])) tiles.cpp:453 1144 {*movv2di_internal}
     (expr_list:REG_DEAD (reg:V2DI 22 xmm1 [orig:186 vect_var_.225 ] [186])
        (nil)))
(insn 122 473 475 9 (set (reg:V2DI 24 xmm3 [190])
        (lshiftrt:V2DI (reg:V2DI 24 xmm3 [190])
            (const_int 32 [0x20]))) tiles.cpp:453 1522 {lshrv2di3}
     (nil))
(insn 475 122 123 9 (set (reg:V2DI 22 xmm1 [191])
        (reg:V2DI 21 xmm0 [185])) tiles.cpp:453 1144 {*movv2di_internal}
     (nil))
(insn 123 475 124 9 (set (reg:V2DI 22 xmm1 [191])
        (lshiftrt:V2DI (reg:V2DI 22 xmm1 [191])
            (const_int 32 [0x20]))) tiles.cpp:453 1522 {lshrv2di3}
     (nil))
(insn 124 123 125 9 (set (reg:V2DI 24 xmm3 [189])
        (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 24 xmm3 [190])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ])))
            (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 22 xmm1 [191])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ]))))) tiles.cpp:453 1500 {*vec_widen_umult_even_v4si}
     (nil))
(insn 125 124 126 9 (set (reg:V4SI 23 xmm2 [orig:187 vect_var_.226 ] [187])
        (vec_select:V4SI (reg:V4SI 25 xmm4 [188])
            (parallel [
                    (const_int 0 [0])
                    (const_int 2 [0x2])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ]))) tiles.cpp:453 1631 {sse2_pshufd_1}
     (nil))
(insn 126 125 127 9 (set (reg:V4SI 24 xmm3 [189])
        (vec_select:V4SI (reg:V4SI 24 xmm3 [189])
            (parallel [
                    (const_int 0 [0])
                    (const_int 2 [0x2])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ]))) tiles.cpp:453 1631 {sse2_pshufd_1}
     (nil))
(insn 127 126 128 9 (set (reg:V4SI 23 xmm2 [orig:187 vect_var_.226 ] [187])
        (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 23 xmm2 [orig:187 vect_var_.226 ] [187])
                (reg:V4SI 24 xmm3 [189]))
            (parallel [
                    (const_int 0 [0])
                    (const_int 4 [0x4])
                    (const_int 1 [0x1])
                    (const_int 5 [0x5])
                ]))) tiles.cpp:453 1616 {vec_interleave_lowv4si}
     (expr_list:REG_DEAD (reg:V4SI 24 xmm3 [189])
        (nil)))
(insn 128 127 130 9 (set (mem/c:V4SI (plus:DI (reg/f:DI 7 sp)
                (const_int 192 [0xc0])) [0 MEM[(int[20] *)&wrap_widths_times_num_tilings]+0 S16 A128])
        (reg:V4SI 23 xmm2 [orig:187 vect_var_.226 ] [187])) tiles.cpp:453 1142 {*movv4si_internal}
     (expr_list:REG_DEAD (reg:V4SI 23 xmm2 [orig:187 vect_var_.226 ] [187])
        (nil)))
(debug_insn 130 128 131 9 (var_location:SI i (debug_expr:SI D#12)) -1
     (nil))
(insn 131 130 132 9 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 1 dx [orig:80 bnd.218 ] [80])
            (const_int 1 [0x1]))) 7 {*cmpsi_1}
     (nil))
(jump_insn 132 131 133 9 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 206)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
            (nil)))
 -> 206)
;;  succ:       10 [66.7%]  (FALLTHRU,CAN_FALLTHRU)
;;              14 [33.3%]  (CAN_FALLTHRU)
;; lr  out 	 0 [ax] 1 [dx] 3 [bx] 7 [sp] 21 [xmm0] 22 [xmm1] 43 [r14]
;; live  out 	 0 [ax] 1 [dx] 3 [bx] 7 [sp] 21 [xmm0] 22 [xmm1] 43 [r14]

;; basic block 10, loop depth 0, count 0, freq 8, maybe hot
;;  prev block 9, next block 11, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       9 [66.7%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 3 [bx] 7 [sp] 21 [xmm0] 22 [xmm1] 43 [r14]
;; lr  use 	 1 [dx] 7 [sp] 21 [xmm0] 22 [xmm1] 43 [r14]
;; lr  def 	 17 [flags] 23 [xmm2] 24 [xmm3] 26 [xmm5]
;; live  in  	 0 [ax] 1 [dx] 3 [bx] 7 [sp] 21 [xmm0] 22 [xmm1] 43 [r14]
;; live  gen 	 17 [flags] 23 [xmm2] 24 [xmm3] 26 [xmm5]
;; live  kill	
(note 133 132 134 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 134 133 135 10 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(insn 135 134 478 10 (set (reg:V16QI 24 xmm3 [orig:192 vect_var_.225 ] [192])
        (unspec:V16QI [
                (mem:V16QI (plus:DI (reg/v/f:DI 43 r14 [orig:152 wrap_widths ] [152])
                        (const_int 16 [0x10])) [0 MEM[(int *)wrap_widths_39(D) + 16B]+0 S16 A32])
            ] UNSPEC_LOADU)) tiles.cpp:453 1162 {sse2_loaddqu}
     (nil))
(insn 478 135 136 10 (set (reg:V4SI 26 xmm5 [307])
        (reg:V4SI 24 xmm3 [orig:192 vect_var_.225 ] [192])) tiles.cpp:453 1142 {*movv4si_internal}
     (nil))
(insn 136 478 137 10 (set (reg:V2DI 26 xmm5 [307])
        (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 26 xmm5 [307])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ])))
            (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 21 xmm0 [185])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ]))))) tiles.cpp:453 1500 {*vec_widen_umult_even_v4si}
     (nil))
(insn 137 136 139 10 (set (reg:V2DI 24 xmm3 [196])
        (lshiftrt:V2DI (reg:V2DI 24 xmm3 [orig:192 vect_var_.225 ] [192])
            (const_int 32 [0x20]))) tiles.cpp:453 1522 {lshrv2di3}
     (nil))
(insn 139 137 140 10 (set (reg:V2DI 24 xmm3 [195])
        (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 24 xmm3 [196])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ])))
            (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 22 xmm1 [191])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ]))))) tiles.cpp:453 1500 {*vec_widen_umult_even_v4si}
     (nil))
(insn 140 139 141 10 (set (reg:V4SI 23 xmm2 [orig:193 vect_var_.226 ] [193])
        (vec_select:V4SI (reg:V4SI 26 xmm5 [194])
            (parallel [
                    (const_int 0 [0])
                    (const_int 2 [0x2])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ]))) tiles.cpp:453 1631 {sse2_pshufd_1}
     (nil))
(insn 141 140 142 10 (set (reg:V4SI 24 xmm3 [195])
        (vec_select:V4SI (reg:V4SI 24 xmm3 [195])
            (parallel [
                    (const_int 0 [0])
                    (const_int 2 [0x2])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ]))) tiles.cpp:453 1631 {sse2_pshufd_1}
     (nil))
(insn 142 141 143 10 (set (reg:V4SI 23 xmm2 [orig:193 vect_var_.226 ] [193])
        (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 23 xmm2 [orig:193 vect_var_.226 ] [193])
                (reg:V4SI 24 xmm3 [195]))
            (parallel [
                    (const_int 0 [0])
                    (const_int 4 [0x4])
                    (const_int 1 [0x1])
                    (const_int 5 [0x5])
                ]))) tiles.cpp:453 1616 {vec_interleave_lowv4si}
     (expr_list:REG_DEAD (reg:V4SI 24 xmm3 [195])
        (nil)))
(insn 143 142 145 10 (set (mem/c:V4SI (plus:DI (reg/f:DI 7 sp)
                (const_int 208 [0xd0])) [0 MEM[(int[20] *)&wrap_widths_times_num_tilings + 16B]+0 S16 A128])
        (reg:V4SI 23 xmm2 [orig:193 vect_var_.226 ] [193])) tiles.cpp:453 1142 {*movv4si_internal}
     (expr_list:REG_DEAD (reg:V4SI 23 xmm2 [orig:193 vect_var_.226 ] [193])
        (nil)))
(debug_insn 145 143 146 10 (var_location:SI i (debug_expr:SI D#12)) -1
     (nil))
(insn 146 145 147 10 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 1 dx [orig:80 bnd.218 ] [80])
            (const_int 2 [0x2]))) 7 {*cmpsi_1}
     (nil))
(jump_insn 147 146 148 10 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 206)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
            (nil)))
 -> 206)
;;  succ:       11 [66.7%]  (FALLTHRU,CAN_FALLTHRU)
;;              14 [33.3%]  (CAN_FALLTHRU)
;; lr  out 	 0 [ax] 1 [dx] 3 [bx] 7 [sp] 21 [xmm0] 22 [xmm1] 43 [r14]
;; live  out 	 0 [ax] 1 [dx] 3 [bx] 7 [sp] 21 [xmm0] 22 [xmm1] 43 [r14]

;; basic block 11, loop depth 0, count 0, freq 8, maybe hot
;;  prev block 10, next block 12, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       10 [66.7%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 3 [bx] 7 [sp] 21 [xmm0] 22 [xmm1] 43 [r14]
;; lr  use 	 1 [dx] 7 [sp] 21 [xmm0] 22 [xmm1] 43 [r14]
;; lr  def 	 17 [flags] 23 [xmm2] 24 [xmm3] 27 [xmm6]
;; live  in  	 0 [ax] 1 [dx] 3 [bx] 7 [sp] 21 [xmm0] 22 [xmm1] 43 [r14]
;; live  gen 	 17 [flags] 23 [xmm2] 24 [xmm3] 27 [xmm6]
;; live  kill	
(note 148 147 149 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 149 148 150 11 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(insn 150 149 481 11 (set (reg:V16QI 24 xmm3 [orig:198 vect_var_.225 ] [198])
        (unspec:V16QI [
                (mem:V16QI (plus:DI (reg/v/f:DI 43 r14 [orig:152 wrap_widths ] [152])
                        (const_int 32 [0x20])) [0 MEM[(int *)wrap_widths_39(D) + 32B]+0 S16 A32])
            ] UNSPEC_LOADU)) tiles.cpp:453 1162 {sse2_loaddqu}
     (nil))
(insn 481 150 151 11 (set (reg:V4SI 27 xmm6 [308])
        (reg:V4SI 24 xmm3 [orig:198 vect_var_.225 ] [198])) tiles.cpp:453 1142 {*movv4si_internal}
     (nil))
(insn 151 481 152 11 (set (reg:V2DI 27 xmm6 [308])
        (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 27 xmm6 [308])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ])))
            (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 21 xmm0 [185])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ]))))) tiles.cpp:453 1500 {*vec_widen_umult_even_v4si}
     (nil))
(insn 152 151 154 11 (set (reg:V2DI 24 xmm3 [202])
        (lshiftrt:V2DI (reg:V2DI 24 xmm3 [orig:198 vect_var_.225 ] [198])
            (const_int 32 [0x20]))) tiles.cpp:453 1522 {lshrv2di3}
     (nil))
(insn 154 152 155 11 (set (reg:V2DI 24 xmm3 [201])
        (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 24 xmm3 [202])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ])))
            (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 22 xmm1 [191])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ]))))) tiles.cpp:453 1500 {*vec_widen_umult_even_v4si}
     (nil))
(insn 155 154 156 11 (set (reg:V4SI 23 xmm2 [orig:199 vect_var_.226 ] [199])
        (vec_select:V4SI (reg:V4SI 27 xmm6 [200])
            (parallel [
                    (const_int 0 [0])
                    (const_int 2 [0x2])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ]))) tiles.cpp:453 1631 {sse2_pshufd_1}
     (nil))
(insn 156 155 157 11 (set (reg:V4SI 24 xmm3 [201])
        (vec_select:V4SI (reg:V4SI 24 xmm3 [201])
            (parallel [
                    (const_int 0 [0])
                    (const_int 2 [0x2])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ]))) tiles.cpp:453 1631 {sse2_pshufd_1}
     (nil))
(insn 157 156 158 11 (set (reg:V4SI 23 xmm2 [orig:199 vect_var_.226 ] [199])
        (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 23 xmm2 [orig:199 vect_var_.226 ] [199])
                (reg:V4SI 24 xmm3 [201]))
            (parallel [
                    (const_int 0 [0])
                    (const_int 4 [0x4])
                    (const_int 1 [0x1])
                    (const_int 5 [0x5])
                ]))) tiles.cpp:453 1616 {vec_interleave_lowv4si}
     (expr_list:REG_DEAD (reg:V4SI 24 xmm3 [201])
        (nil)))
(insn 158 157 160 11 (set (mem/c:V4SI (plus:DI (reg/f:DI 7 sp)
                (const_int 224 [0xe0])) [0 MEM[(int[20] *)&wrap_widths_times_num_tilings + 32B]+0 S16 A128])
        (reg:V4SI 23 xmm2 [orig:199 vect_var_.226 ] [199])) tiles.cpp:453 1142 {*movv4si_internal}
     (expr_list:REG_DEAD (reg:V4SI 23 xmm2 [orig:199 vect_var_.226 ] [199])
        (nil)))
(debug_insn 160 158 161 11 (var_location:SI i (debug_expr:SI D#12)) -1
     (nil))
(insn 161 160 162 11 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 1 dx [orig:80 bnd.218 ] [80])
            (const_int 3 [0x3]))) 7 {*cmpsi_1}
     (nil))
(jump_insn 162 161 163 11 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 206)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
            (nil)))
 -> 206)
;;  succ:       12 [66.7%]  (FALLTHRU,CAN_FALLTHRU)
;;              14 [33.3%]  (CAN_FALLTHRU)
;; lr  out 	 0 [ax] 1 [dx] 3 [bx] 7 [sp] 21 [xmm0] 22 [xmm1] 43 [r14]
;; live  out 	 0 [ax] 1 [dx] 3 [bx] 7 [sp] 21 [xmm0] 22 [xmm1] 43 [r14]

;; basic block 12, loop depth 0, count 0, freq 8, maybe hot
;;  prev block 11, next block 13, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       11 [66.7%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 3 [bx] 7 [sp] 21 [xmm0] 22 [xmm1] 43 [r14]
;; lr  use 	 1 [dx] 7 [sp] 21 [xmm0] 22 [xmm1] 43 [r14]
;; lr  def 	 17 [flags] 23 [xmm2] 24 [xmm3] 28 [xmm7]
;; live  in  	 0 [ax] 1 [dx] 3 [bx] 7 [sp] 21 [xmm0] 22 [xmm1] 43 [r14]
;; live  gen 	 17 [flags] 23 [xmm2] 24 [xmm3] 28 [xmm7]
;; live  kill	
(note 163 162 164 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 164 163 165 12 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(insn 165 164 484 12 (set (reg:V16QI 24 xmm3 [orig:204 vect_var_.225 ] [204])
        (unspec:V16QI [
                (mem:V16QI (plus:DI (reg/v/f:DI 43 r14 [orig:152 wrap_widths ] [152])
                        (const_int 48 [0x30])) [0 MEM[(int *)wrap_widths_39(D) + 48B]+0 S16 A32])
            ] UNSPEC_LOADU)) tiles.cpp:453 1162 {sse2_loaddqu}
     (nil))
(insn 484 165 166 12 (set (reg:V4SI 28 xmm7 [309])
        (reg:V4SI 24 xmm3 [orig:204 vect_var_.225 ] [204])) tiles.cpp:453 1142 {*movv4si_internal}
     (nil))
(insn 166 484 167 12 (set (reg:V2DI 28 xmm7 [309])
        (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 28 xmm7 [309])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ])))
            (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 21 xmm0 [185])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ]))))) tiles.cpp:453 1500 {*vec_widen_umult_even_v4si}
     (nil))
(insn 167 166 169 12 (set (reg:V2DI 24 xmm3 [208])
        (lshiftrt:V2DI (reg:V2DI 24 xmm3 [orig:204 vect_var_.225 ] [204])
            (const_int 32 [0x20]))) tiles.cpp:453 1522 {lshrv2di3}
     (nil))
(insn 169 167 170 12 (set (reg:V2DI 24 xmm3 [207])
        (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 24 xmm3 [208])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ])))
            (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 22 xmm1 [191])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ]))))) tiles.cpp:453 1500 {*vec_widen_umult_even_v4si}
     (nil))
(insn 170 169 171 12 (set (reg:V4SI 23 xmm2 [orig:205 vect_var_.226 ] [205])
        (vec_select:V4SI (reg:V4SI 28 xmm7 [206])
            (parallel [
                    (const_int 0 [0])
                    (const_int 2 [0x2])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ]))) tiles.cpp:453 1631 {sse2_pshufd_1}
     (nil))
(insn 171 170 172 12 (set (reg:V4SI 24 xmm3 [207])
        (vec_select:V4SI (reg:V4SI 24 xmm3 [207])
            (parallel [
                    (const_int 0 [0])
                    (const_int 2 [0x2])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ]))) tiles.cpp:453 1631 {sse2_pshufd_1}
     (nil))
(insn 172 171 173 12 (set (reg:V4SI 23 xmm2 [orig:205 vect_var_.226 ] [205])
        (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 23 xmm2 [orig:205 vect_var_.226 ] [205])
                (reg:V4SI 24 xmm3 [207]))
            (parallel [
                    (const_int 0 [0])
                    (const_int 4 [0x4])
                    (const_int 1 [0x1])
                    (const_int 5 [0x5])
                ]))) tiles.cpp:453 1616 {vec_interleave_lowv4si}
     (expr_list:REG_DEAD (reg:V4SI 24 xmm3 [207])
        (nil)))
(insn 173 172 175 12 (set (mem/c:V4SI (plus:DI (reg/f:DI 7 sp)
                (const_int 240 [0xf0])) [0 MEM[(int[20] *)&wrap_widths_times_num_tilings + 48B]+0 S16 A128])
        (reg:V4SI 23 xmm2 [orig:205 vect_var_.226 ] [205])) tiles.cpp:453 1142 {*movv4si_internal}
     (expr_list:REG_DEAD (reg:V4SI 23 xmm2 [orig:205 vect_var_.226 ] [205])
        (nil)))
(debug_insn 175 173 176 12 (var_location:SI i (debug_expr:SI D#12)) -1
     (nil))
(insn 176 175 177 12 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 1 dx [orig:80 bnd.218 ] [80])
            (const_int 4 [0x4]))) 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 1 dx [orig:80 bnd.218 ] [80])
        (nil)))
(jump_insn 177 176 178 12 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 206)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
            (nil)))
 -> 206)
;;  succ:       13 [66.7%]  (FALLTHRU,CAN_FALLTHRU)
;;              14 [33.3%]  (CAN_FALLTHRU)
;; lr  out 	 0 [ax] 3 [bx] 7 [sp] 21 [xmm0] 22 [xmm1] 43 [r14]
;; live  out 	 0 [ax] 3 [bx] 7 [sp] 21 [xmm0] 22 [xmm1] 43 [r14]

;; basic block 13, loop depth 0, count 0, freq 8, maybe hot
;;  prev block 12, next block 14, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       12 [66.7%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 7 [sp] 21 [xmm0] 22 [xmm1] 43 [r14]
;; lr  use 	 7 [sp] 21 [xmm0] 22 [xmm1] 43 [r14]
;; lr  def 	 21 [xmm0] 22 [xmm1] 23 [xmm2]
;; live  in  	 0 [ax] 3 [bx] 7 [sp] 21 [xmm0] 22 [xmm1] 43 [r14]
;; live  gen 	 21 [xmm0] 22 [xmm1] 23 [xmm2]
;; live  kill	
(note 178 177 179 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 179 178 180 13 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(insn 180 179 181 13 (set (reg:V16QI 23 xmm2 [orig:210 vect_var_.225 ] [210])
        (unspec:V16QI [
                (mem:V16QI (plus:DI (reg/v/f:DI 43 r14 [orig:152 wrap_widths ] [152])
                        (const_int 64 [0x40])) [0 MEM[(int *)wrap_widths_39(D) + 64B]+0 S16 A32])
            ] UNSPEC_LOADU)) tiles.cpp:453 1162 {sse2_loaddqu}
     (nil))
(insn 181 180 182 13 (set (reg:V2DI 21 xmm0 [212])
        (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 21 xmm0 [185])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ])))
            (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 23 xmm2 [orig:210 vect_var_.225 ] [210])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ]))))) tiles.cpp:453 1500 {*vec_widen_umult_even_v4si}
     (nil))
(insn 182 181 184 13 (set (reg:V2DI 23 xmm2 [214])
        (lshiftrt:V2DI (reg:V2DI 23 xmm2 [orig:210 vect_var_.225 ] [210])
            (const_int 32 [0x20]))) tiles.cpp:453 1522 {lshrv2di3}
     (nil))
(insn 184 182 185 13 (set (reg:V2DI 22 xmm1 [213])
        (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 22 xmm1 [191])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ])))
            (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 23 xmm2 [214])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ]))))) tiles.cpp:453 1500 {*vec_widen_umult_even_v4si}
     (expr_list:REG_DEAD (reg:V4SI 23 xmm2 [214])
        (nil)))
(insn 185 184 186 13 (set (reg:V4SI 21 xmm0 [orig:211 vect_var_.226 ] [211])
        (vec_select:V4SI (reg:V4SI 21 xmm0 [212])
            (parallel [
                    (const_int 0 [0])
                    (const_int 2 [0x2])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ]))) tiles.cpp:453 1631 {sse2_pshufd_1}
     (nil))
(insn 186 185 187 13 (set (reg:V4SI 22 xmm1 [213])
        (vec_select:V4SI (reg:V4SI 22 xmm1 [213])
            (parallel [
                    (const_int 0 [0])
                    (const_int 2 [0x2])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ]))) tiles.cpp:453 1631 {sse2_pshufd_1}
     (nil))
(insn 187 186 188 13 (set (reg:V4SI 21 xmm0 [orig:211 vect_var_.226 ] [211])
        (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 21 xmm0 [orig:211 vect_var_.226 ] [211])
                (reg:V4SI 22 xmm1 [213]))
            (parallel [
                    (const_int 0 [0])
                    (const_int 4 [0x4])
                    (const_int 1 [0x1])
                    (const_int 5 [0x5])
                ]))) tiles.cpp:453 1616 {vec_interleave_lowv4si}
     (expr_list:REG_DEAD (reg:V4SI 22 xmm1 [213])
        (nil)))
(insn 188 187 190 13 (set (mem/c:V4SI (plus:DI (reg/f:DI 7 sp)
                (const_int 256 [0x100])) [0 MEM[(int[20] *)&wrap_widths_times_num_tilings + 64B]+0 S16 A128])
        (reg:V4SI 21 xmm0 [orig:211 vect_var_.226 ] [211])) tiles.cpp:453 1142 {*movv4si_internal}
     (expr_list:REG_DEAD (reg:V4SI 21 xmm0 [orig:211 vect_var_.226 ] [211])
        (nil)))
(debug_insn 190 188 206 13 (var_location:SI i (debug_expr:SI D#12)) -1
     (nil))
;;  succ:       14 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 0 [ax] 3 [bx] 7 [sp] 43 [r14]
;; live  out 	 0 [ax] 3 [bx] 7 [sp] 43 [r14]

;; basic block 14, loop depth 0, count 0, freq 10, maybe hot
;;  prev block 13, next block 15, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       12 [33.3%]  (CAN_FALLTHRU)
;;              9 [33.3%]  (CAN_FALLTHRU)
;;              10 [33.3%]  (CAN_FALLTHRU)
;;              11 [33.3%]  (CAN_FALLTHRU)
;;              13 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 7 [sp] 43 [r14]
;; lr  use 	 0 [ax] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 3 [bx] 7 [sp] 43 [r14]
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 206 190 207 14 151 "" [4 uses])
(note 207 206 209 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 209 207 210 14 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 0 ax [orig:114 i ] [114])
            (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                    (const_int 4 [0x4])) [0 %sfp+-28 S4 A32]))) 7 {*cmpsi_1}
     (nil))
(jump_insn 210 209 211 14 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 59)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 3334 [0xd06])
            (nil)))
 -> 59)
;;  succ:       15 [66.7%]  (FALLTHRU,CAN_FALLTHRU)
;;              18 [33.3%]  (CAN_FALLTHRU)
;; lr  out 	 0 [ax] 3 [bx] 7 [sp] 43 [r14]
;; live  out 	 0 [ax] 3 [bx] 7 [sp] 43 [r14]

;; basic block 15, loop depth 0, count 0, freq 12, maybe hot
;;  prev block 14, next block 16, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       14 [66.7%]  (FALLTHRU,CAN_FALLTHRU)
;;              36 [100.0%]  (CAN_FALLTHRU)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 7 [sp] 43 [r14]
;; lr  use 	 0 [ax] 3 [bx] 7 [sp] 43 [r14]
;; lr  def 	 1 [dx] 2 [cx] 5 [di] 17 [flags]
;; live  in  	 0 [ax] 3 [bx] 7 [sp] 43 [r14]
;; live  gen 	 1 [dx] 2 [cx] 5 [di] 17 [flags]
;; live  kill	 17 [flags]
(code_label 211 210 212 15 150 "" [1 uses])
(note 212 211 213 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 213 212 214 15 (var_location:SI i (reg/v:SI 0 ax [orig:114 i ] [114])) -1
     (nil))
(insn 214 213 216 15 (set (reg:DI 1 dx [orig:220 i ] [220])
        (sign_extend:DI (reg/v:SI 0 ax [orig:114 i ] [114]))) tiles.cpp:453 149 {*extendsidi2_rex64}
     (nil))
(note 216 214 548 15 NOTE_INSN_DELETED)
(insn 548 216 549 15 (set (reg:SI 2 cx [orig:222 D.26216 ] [222])
        (mem:SI (plus:DI (mult:DI (reg:DI 1 dx [orig:220 i ] [220])
                    (const_int 4 [0x4]))
                (reg/v/f:DI 43 r14 [orig:152 wrap_widths ] [152])) [0 *_109+0 S4 A32])) tiles.cpp:453 89 {*movsi_internal}
     (nil))
(insn 549 548 218 15 (parallel [
            (set (reg:SI 2 cx [orig:222 D.26216 ] [222])
                (mult:SI (reg:SI 2 cx [orig:222 D.26216 ] [222])
                    (reg/v:SI 3 bx [orig:148 num_tilings ] [148])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:453 344 {*mulsi3_1}
     (nil))
(insn 218 549 514 15 (set (mem/j:SI (plus:DI (plus:DI (mult:DI (reg:DI 1 dx [orig:220 i ] [220])
                        (const_int 4 [0x4]))
                    (reg/f:DI 7 sp))
                (const_int 192 [0xc0])) [0 wrap_widths_times_num_tilings S4 A32])
        (reg:SI 2 cx [orig:222 D.26216 ] [222])) tiles.cpp:453 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [orig:222 D.26216 ] [222])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:220 i ] [220])
            (nil))))
(insn 514 218 221 15 (set (reg/v:SI 1 dx [orig:81 i ] [81])
        (plus:SI (reg/v:SI 0 ax [orig:114 i ] [114])
            (const_int 1 [0x1]))) tiles.cpp:450 266 {*leasi}
     (nil))
(debug_insn 221 514 504 15 (var_location:SI i (reg/v:SI 1 dx [orig:81 i ] [81])) -1
     (nil))
(insn 504 221 222 15 (set (reg/v:SI 5 di [orig:151 num_floats ] [151])
        (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 4 [0x4])) [0 %sfp+-28 S4 A32])) tiles.cpp:450 89 {*movsi_internal}
     (nil))
(insn 222 504 223 15 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 5 di [orig:151 num_floats ] [151])
            (reg/v:SI 1 dx [orig:81 i ] [81]))) tiles.cpp:450 7 {*cmpsi_1}
     (nil))
(jump_insn 223 222 224 15 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 59)
            (pc))) tiles.cpp:450 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 2500 [0x9c4])
            (nil)))
 -> 59)
;;  succ:       16 [75.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              18 [25.0%]  (CAN_FALLTHRU)
;; lr  out 	 0 [ax] 1 [dx] 3 [bx] 5 [di] 7 [sp] 43 [r14]
;; live  out 	 0 [ax] 1 [dx] 3 [bx] 5 [di] 7 [sp] 43 [r14]

;; basic block 16, loop depth 0, count 0, freq 12, maybe hot
;;  prev block 15, next block 17, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       15 [75.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 3 [bx] 5 [di] 7 [sp] 43 [r14]
;; lr  use 	 0 [ax] 1 [dx] 3 [bx] 5 [di] 7 [sp] 43 [r14]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 17 [flags]
;; live  in  	 0 [ax] 1 [dx] 3 [bx] 5 [di] 7 [sp] 43 [r14]
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 17 [flags]
;; live  kill	 17 [flags]
(note 224 223 225 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(debug_insn 225 224 226 16 (var_location:SI i (reg/v:SI 1 dx [orig:81 i ] [81])) -1
     (nil))
(insn 226 225 228 16 (set (reg:DI 1 dx [orig:224 i ] [224])
        (sign_extend:DI (reg/v:SI 1 dx [orig:81 i ] [81]))) tiles.cpp:453 149 {*extendsidi2_rex64}
     (nil))
(note 228 226 546 16 NOTE_INSN_DELETED)
(insn 546 228 547 16 (set (reg:SI 2 cx [orig:226 D.26216 ] [226])
        (mem:SI (plus:DI (mult:DI (reg:DI 1 dx [orig:224 i ] [224])
                    (const_int 4 [0x4]))
                (reg/v/f:DI 43 r14 [orig:152 wrap_widths ] [152])) [0 *_33+0 S4 A32])) tiles.cpp:453 89 {*movsi_internal}
     (nil))
(insn 547 546 230 16 (parallel [
            (set (reg:SI 2 cx [orig:226 D.26216 ] [226])
                (mult:SI (reg:SI 2 cx [orig:226 D.26216 ] [226])
                    (reg/v:SI 3 bx [orig:148 num_tilings ] [148])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:453 344 {*mulsi3_1}
     (nil))
(insn 230 547 363 16 (set (mem/j:SI (plus:DI (plus:DI (mult:DI (reg:DI 1 dx [orig:224 i ] [224])
                        (const_int 4 [0x4]))
                    (reg/f:DI 7 sp))
                (const_int 192 [0xc0])) [0 wrap_widths_times_num_tilings S4 A32])
        (reg:SI 2 cx [orig:226 D.26216 ] [226])) tiles.cpp:453 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [orig:226 D.26216 ] [226])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:224 i ] [224])
            (nil))))
(debug_insn 363 230 231 16 (var_location:SI D#16 (plus:SI (reg/v:SI 0 ax [orig:114 i ] [114])
        (const_int 2 [0x2]))) -1
     (nil))
(insn 231 363 233 16 (parallel [
            (set (reg/v:SI 0 ax [orig:66 i ] [66])
                (plus:SI (reg/v:SI 0 ax [orig:114 i ] [114])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:450 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(debug_insn 233 231 235 16 (var_location:SI i (debug_expr:SI D#16)) -1
     (nil))
(insn 235 233 236 16 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 0 ax [orig:66 i ] [66])
            (reg/v:SI 5 di [orig:151 num_floats ] [151]))) tiles.cpp:450 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg/v:SI 5 di [orig:151 num_floats ] [151])
        (nil)))
(jump_insn 236 235 193 16 (set (pc)
        (if_then_else (ge (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 59)
            (pc))) tiles.cpp:450 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 2500 [0x9c4])
            (nil)))
 -> 59)
;;  succ:       17 [75.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              18 [25.0%]  (CAN_FALLTHRU)
;; lr  out 	 0 [ax] 3 [bx] 7 [sp] 43 [r14]
;; live  out 	 0 [ax] 3 [bx] 7 [sp] 43 [r14]

;; basic block 17, loop depth 0, count 0, freq 12, maybe hot
;;  prev block 16, next block 18, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       16 [75.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 7 [sp] 43 [r14]
;; lr  use 	 0 [ax] 3 [bx] 7 [sp] 43 [r14]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
;; live  in  	 0 [ax] 3 [bx] 7 [sp] 43 [r14]
;; live  gen 	 0 [ax] 1 [dx]
;; live  kill	 17 [flags]
(note 193 236 194 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(debug_insn 194 193 195 17 (var_location:SI i (debug_expr:SI D#16)) -1
     (nil))
(insn 195 194 197 17 (set (reg:DI 0 ax [orig:216 i ] [216])
        (sign_extend:DI (reg/v:SI 0 ax [orig:66 i ] [66]))) tiles.cpp:453 149 {*extendsidi2_rex64}
     (nil))
(note 197 195 551 17 NOTE_INSN_DELETED)
(insn 551 197 552 17 (set (reg:SI 1 dx [orig:218 D.26216 ] [218])
        (mem:SI (plus:DI (mult:DI (reg:DI 0 ax [orig:216 i ] [216])
                    (const_int 4 [0x4]))
                (reg/v/f:DI 43 r14 [orig:152 wrap_widths ] [152])) [0 *_152+0 S4 A32])) tiles.cpp:453 89 {*movsi_internal}
     (nil))
(insn 552 551 199 17 (parallel [
            (set (reg:SI 1 dx [orig:218 D.26216 ] [218])
                (mult:SI (reg:SI 1 dx [orig:218 D.26216 ] [218])
                    (reg/v:SI 3 bx [orig:148 num_tilings ] [148])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:453 344 {*mulsi3_1}
     (nil))
(insn 199 552 200 17 (set (mem/j:SI (plus:DI (plus:DI (mult:DI (reg:DI 0 ax [orig:216 i ] [216])
                        (const_int 4 [0x4]))
                    (reg/f:DI 7 sp))
                (const_int 192 [0xc0])) [0 wrap_widths_times_num_tilings S4 A32])
        (reg:SI 1 dx [orig:218 D.26216 ] [218])) tiles.cpp:453 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [orig:218 D.26216 ] [218])
        (expr_list:REG_DEAD (reg:DI 0 ax [orig:216 i ] [216])
            (nil))))
(debug_insn 200 199 202 17 (var_location:SI D#15 (plus:SI (debug_expr:SI D#16)
        (const_int 1 [0x1]))) tiles.cpp:450 -1
     (nil))
(debug_insn 202 200 59 17 (var_location:SI i (debug_expr:SI D#15)) -1
     (nil))
;;  succ:       18 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 3 [bx] 7 [sp] 43 [r14]
;; live  out 	 3 [bx] 7 [sp] 43 [r14]

;; basic block 18, loop depth 0, count 0, freq 17, maybe hot
;;  prev block 17, next block 19, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       14 [33.3%]  (CAN_FALLTHRU)
;;              15 [25.0%]  (CAN_FALLTHRU)
;;              4 [4.8%]  (CAN_FALLTHRU)
;;              17 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              16 [25.0%]  (CAN_FALLTHRU)
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 43 [r14]
;; lr  use 	 3 [bx] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 3 [bx] 7 [sp] 43 [r14]
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 59 202 60 18 144 "" [4 uses])
(note 60 59 61 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(debug_insn 61 60 62 18 (var_location:SI j (const_int 0 [0])) -1
     (nil))
(insn 62 61 63 18 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 3 bx [orig:148 num_tilings ] [148])
            (const_int 0 [0]))) tiles.cpp:457 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 63 62 241 18 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 353)
            (pc))) tiles.cpp:457 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 353)
;;  succ:       19 [91.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              33 [9.0%]  (CAN_FALLTHRU)
;; lr  out 	 3 [bx] 7 [sp] 43 [r14]
;; live  out 	 3 [bx] 7 [sp] 43 [r14]

;; basic block 19, loop depth 0, count 0, freq 15, maybe hot
;;  prev block 18, next block 20, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       18 [91.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 43 [r14]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 6 [bp] 17 [flags] 38 [r9] 41 [r12] 42 [r13] 44 [r15]
;; live  in  	 3 [bx] 7 [sp] 43 [r14]
;; live  gen 	 0 [ax] 6 [bp] 38 [r9] 41 [r12] 42 [r13] 44 [r15]
;; live  kill	 17 [flags]
(note 241 63 242 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 242 241 492 19 (set (reg:DI 0 ax [orig:122 D.26224 ] [122])
        (sign_extend:DI (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                    (const_int 28 [0x1c])) [0 %sfp+-4 S4 A32]))) 149 {*extendsidi2_rex64}
     (nil))
(insn 492 242 243 19 (set (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0 %sfp+-24 S8 A64])
        (reg:DI 0 ax [orig:122 D.26224 ] [122])) 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:122 D.26224 ] [122])
        (nil)))
(insn 243 492 244 19 (set (reg:DI 38 r9 [orig:94 ivtmp.255 ] [94])
        (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 16 [0x10])) [0 %sfp+-16 S8 A64])) 87 {*movdi_internal_rex64}
     (nil))
(note 244 243 493 19 NOTE_INSN_DELETED)
(insn 493 244 544 19 (set (reg/v:SI 0 ax [orig:151 num_floats ] [151])
        (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 4 [0x4])) [0 %sfp+-28 S4 A32])) 89 {*movsi_internal}
     (nil))
(insn 544 493 246 19 (parallel [
            (set (reg:DI 0 ax [orig:229 D.26221 ] [229])
                (zero_extend:DI (plus:SI (reg/v:SI 0 ax [orig:151 num_floats ] [151])
                        (const_int -1 [0xffffffffffffffff]))))
            (clobber (reg:CC 17 flags))
        ]) 275 {addsi_1_zext}
     (nil))
(note 246 544 247 19 NOTE_INSN_DELETED)
(insn 247 246 545 19 (set (reg:DI 41 r12 [orig:144 D.26221 ] [144])
        (plus:DI (mult:DI (reg:DI 0 ax [orig:229 D.26221 ] [229])
                (const_int 4 [0x4]))
            (const_int 4 [0x4]))) 267 {*leadi}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:229 D.26221 ] [229])
        (nil)))
(insn 545 247 372 19 (parallel [
            (set (reg:DI 42 r13 [orig:107 j ] [107])
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:457 81 {*movdi_xor}
     (nil))
(insn 372 545 413 19 (set (reg/f:DI 6 bp [256])
        (plus:DI (reg/f:DI 7 sp)
            (const_int 272 [0x110]))) 267 {*leadi}
     (expr_list:REG_EQUIV (plus:DI (reg/f:DI 20 frame)
            (const_int -176 [0xffffffffffffff50]))
        (nil)))
(insn 413 372 341 19 (set (reg:DI 44 r15 [orig:94 ivtmp.255 ] [94])
        (reg:DI 38 r9 [orig:94 ivtmp.255 ] [94])) 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 38 r9 [orig:94 ivtmp.255 ] [94])
        (nil)))
;;  succ:       20 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; basic block 20, loop depth 0, count 0, freq 167, maybe hot
;;  prev block 19, next block 21, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       32 [91.0%]  (DFS_BACK,CAN_FALLTHRU)
;;              19 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 17 [flags]
;; live  kill	
(code_label 341 413 342 20 154 "" [1 uses])
(note 342 341 343 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(debug_insn 343 342 344 20 (var_location:SI j (reg/v:SI 42 r13 [orig:107 j ] [107])) -1
     (nil))
(debug_insn 344 343 539 20 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(insn 539 344 540 20 (set (reg:SI 0 ax)
        (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 4 [0x4])) [0 %sfp+-28 S4 A32])) tiles.cpp:460 89 {*movsi_internal}
     (nil))
(insn 540 539 346 20 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:SI 0 ax)
            (const_int 0 [0]))) tiles.cpp:460 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 346 540 347 20 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 361)
            (pc))) tiles.cpp:460 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 476 [0x1dc])
            (nil)))
 -> 361)
;;  succ:       21 [95.2%]  (FALLTHRU,CAN_FALLTHRU)
;;              35 [4.8%]  (CAN_FALLTHRU)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; basic block 21, loop depth 0, count 0, freq 159, maybe hot
;;  prev block 20, next block 22, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       20 [95.2%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp]
;; lr  def 	 2 [cx] 5 [di] 17 [flags] 39 [r10] 40 [r11]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 2 [cx] 5 [di] 39 [r10] 40 [r11]
;; live  kill	 17 [flags]
(note 347 346 15 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 15 347 538 21 (set (reg:SI 5 di [orig:63 ivtmp.245 ] [63])
        (const_int 1 [0x1])) tiles.cpp:460 89 {*movsi_internal}
     (nil))
(insn 538 15 373 21 (parallel [
            (set (reg:DI 2 cx [orig:72 ivtmp.241 ] [72])
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:460 81 {*movdi_xor}
     (nil))
(insn 373 538 374 21 (set (reg/f:DI 40 r11 [258])
        (plus:DI (reg/f:DI 7 sp)
            (const_int 32 [0x20]))) 267 {*leadi}
     (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -416 [0xfffffffffffffe60]))
        (nil)))
(insn 374 373 348 21 (set (reg/f:DI 39 r10 [257])
        (plus:DI (reg/f:DI 7 sp)
            (const_int 112 [0x70]))) 267 {*leadi}
     (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -336 [0xfffffffffffffeb0]))
        (nil)))
;;  succ:       22 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; basic block 22, loop depth 0, count 0, freq 3333, maybe hot
;;  prev block 21, next block 23, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       30 [95.2%]  (DFS_BACK,CAN_FALLTHRU)
;;              21 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(7){ }}
;; lr  in  	 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 2 [cx] 7 [sp] 39 [r10] 40 [r11]
;; lr  def 	 4 [si] 17 [flags] 37 [r8]
;; live  in  	 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 4 [si] 17 [flags] 37 [r8]
;; live  kill	
(code_label 348 374 251 22 164 "" [1 uses])
(note 251 348 252 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(debug_insn 252 251 254 22 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(insn 254 252 256 22 (set (reg:SI 37 r8 [orig:83 D.26216 ] [83])
        (mem:SI (plus:DI (reg/f:DI 40 r11 [258])
                (reg:DI 2 cx [orig:72 ivtmp.241 ] [72])) [0 MEM[symbol: qstate, index: ivtmp.241_108, offset: 0B]+0 S4 A32])) tiles.cpp:463 89 {*movsi_internal}
     (nil))
(insn 256 254 257 22 (set (reg:SI 4 si [orig:84 D.26216 ] [84])
        (mem:SI (plus:DI (reg/f:DI 39 r10 [257])
                (reg:DI 2 cx [orig:72 ivtmp.241 ] [72])) [0 MEM[symbol: base, index: ivtmp.241_108, offset: 0B]+0 S4 A32])) tiles.cpp:463 89 {*movsi_internal}
     (nil))
(insn 257 256 258 22 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 37 r8 [orig:83 D.26216 ] [83])
            (reg:SI 4 si [orig:84 D.26216 ] [84]))) tiles.cpp:463 7 {*cmpsi_1}
     (nil))
(jump_insn 258 257 259 22 (set (pc)
        (if_then_else (lt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 265)
            (pc))) tiles.cpp:463 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 265)
;;  succ:       23 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              34 [50.0%]  (CAN_FALLTHRU)
;; lr  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; basic block 23, loop depth 0, count 0, freq 1667, maybe hot
;;  prev block 22, next block 24, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       22 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(7){ }}
;; lr  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 3 [bx] 4 [si] 7 [sp] 37 [r8]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags] 37 [r8]
;; live  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 1 [dx] 37 [r8]
;; live  kill	 17 [flags]
(note 259 258 494 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 494 259 260 23 (set (reg:SI 0 ax [orig:233 D.26216 ] [233])
        (reg:SI 37 r8 [orig:83 D.26216 ] [83])) tiles.cpp:464 89 {*movsi_internal}
     (nil))
(insn 260 494 512 23 (parallel [
            (set (reg:SI 0 ax [orig:233 D.26216 ] [233])
                (minus:SI (reg:SI 0 ax [orig:233 D.26216 ] [233])
                    (reg:SI 4 si [orig:84 D.26216 ] [84])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:464 309 {*subsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 512 260 513 23 (parallel [
            (set (reg:SI 1 dx [orig:235 D.26216 ] [235])
                (ashiftrt:SI (reg:SI 0 ax [orig:233 D.26216 ] [233])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:464 539 {ashrsi3_cvt}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 513 512 262 23 (parallel [
            (set (reg:SI 0 ax [236])
                (div:SI (reg:SI 0 ax [orig:233 D.26216 ] [233])
                    (reg/v:SI 3 bx [orig:148 num_tilings ] [148])))
            (set (reg:SI 1 dx [orig:235 D.26216 ] [235])
                (mod:SI (reg:SI 0 ax [orig:233 D.26216 ] [233])
                    (reg/v:SI 3 bx [orig:148 num_tilings ] [148])))
            (use (reg:SI 1 dx [orig:235 D.26216 ] [235]))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:464 369 {*divmodsi4_noext}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_UNUSED (reg:SI 0 ax [236])
            (nil))))
(insn 262 513 497 23 (parallel [
            (set (reg:SI 37 r8 [orig:93 D.26216 ] [93])
                (minus:SI (reg:SI 37 r8 [orig:93 D.26216 ] [93])
                    (reg:SI 1 dx [orig:235 D.26216 ] [235])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:464 309 {*subsi_1}
     (expr_list:REG_DEAD (reg:SI 1 dx [orig:235 D.26216 ] [235])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 497 262 273 23 (set (reg:SI 1 dx [orig:93 D.26216 ] [93])
        (reg:SI 37 r8 [orig:93 D.26216 ] [93])) tiles.cpp:464 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 37 r8 [orig:93 D.26216 ] [93])
        (nil)))
;;  succ:       24 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; basic block 24, loop depth 0, count 0, freq 3333, maybe hot
;;  prev block 23, next block 25, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       23 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              34 [100.0%]  (CAN_FALLTHRU)
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(7){ }}
;; lr  in  	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 1 [dx] 2 [cx] 6 [bp] 7 [sp] 43 [r14]
;; lr  def 	 17 [flags] 37 [r8]
;; live  in  	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 17 [flags] 37 [r8]
;; live  kill	
(code_label 273 497 274 24 156 "" [1 uses])
(note 274 273 276 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 276 274 542 24 (set (mem:SI (plus:DI (reg/f:DI 6 bp [256])
                (reg:DI 2 cx [orig:72 ivtmp.241 ] [72])) [0 MEM[symbol: coordinates, index: ivtmp.241_108, offset: 0B]+0 S4 A32])
        (reg:SI 1 dx [orig:93 D.26216 ] [93])) 89 {*movsi_internal}
     (nil))
(insn 542 276 543 24 (set (reg:SI 37 r8)
        (mem:SI (plus:DI (reg/v/f:DI 43 r14 [orig:152 wrap_widths ] [152])
                (reg:DI 2 cx [orig:72 ivtmp.241 ] [72])) [0 MEM[base: wrap_widths_39(D), index: ivtmp.241_108, offset: 0B]+0 S4 A32])) tiles.cpp:467 89 {*movsi_internal}
     (nil))
(insn 543 542 278 24 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 37 r8)
            (const_int 0 [0]))) tiles.cpp:467 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 278 543 279 24 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 285)
            (pc))) tiles.cpp:467 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 285)
;;  succ:       25 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              26 [50.0%]  (CAN_FALLTHRU)
;; lr  out 	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; basic block 25, loop depth 0, count 0, freq 1667, maybe hot
;;  prev block 24, next block 26, flags: (REACHABLE, RTL)
;;  pred:       24 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(7){ }}
;; lr  in  	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 1 [dx] 2 [cx] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
;; live  in  	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 1 [dx]
;; live  kill	 17 [flags]
(note 279 278 280 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(note 280 279 281 25 NOTE_INSN_DELETED)
(note 281 280 500 25 NOTE_INSN_DELETED)
(insn 500 281 508 25 (set (reg:SI 0 ax [248])
        (reg:SI 1 dx [orig:93 D.26216 ] [93])) tiles.cpp:467 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [orig:93 D.26216 ] [93])
        (nil)))
(insn 508 500 509 25 (parallel [
            (set (reg:SI 1 dx [orig:93 D.26216 ] [93])
                (ashiftrt:SI (reg:SI 0 ax [248])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:467 539 {ashrsi3_cvt}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 509 508 284 25 (parallel [
            (set (reg:SI 0 ax [248])
                (div:SI (reg:SI 0 ax [248])
                    (mem:SI (plus:DI (plus:DI (reg/f:DI 7 sp)
                                (reg:DI 2 cx [orig:72 ivtmp.241 ] [72]))
                            (const_int 192 [0xc0])) [0 MEM[symbol: wrap_widths_times_num_tilings, index: ivtmp.241_108, offset: 0B]+0 S4 A32])))
            (set (reg:SI 1 dx [orig:93 D.26216 ] [93])
                (mod:SI (reg:SI 0 ax [248])
                    (mem:SI (plus:DI (plus:DI (reg/f:DI 7 sp)
                                (reg:DI 2 cx [orig:72 ivtmp.241 ] [72]))
                            (const_int 192 [0xc0])) [0 MEM[symbol: wrap_widths_times_num_tilings, index: ivtmp.241_108, offset: 0B]+0 S4 A32])))
            (use (reg:SI 1 dx [orig:93 D.26216 ] [93]))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:467 369 {*divmodsi4_noext}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_UNUSED (reg:SI 0 ax [248])
            (nil))))
(insn 284 509 285 25 (set (mem:SI (plus:DI (reg/f:DI 6 bp [256])
                (reg:DI 2 cx [orig:72 ivtmp.241 ] [72])) [0 MEM[symbol: coordinates, index: ivtmp.241_108, offset: 0B]+0 S4 A32])
        (reg:SI 1 dx [orig:93 D.26216 ] [93])) tiles.cpp:467 89 {*movsi_internal}
     (nil))
;;  succ:       26 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; basic block 26, loop depth 0, count 0, freq 3333, maybe hot
;;  prev block 25, next block 27, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       24 [50.0%]  (CAN_FALLTHRU)
;;              25 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u-1(7){ }}
;; lr  in  	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 1 [dx] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 285 284 286 26 157 "" [1 uses])
(note 286 285 287 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(insn 287 286 288 26 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:SI 1 dx [orig:93 D.26216 ] [93])
            (const_int 0 [0]))) tiles.cpp:469 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 288 287 304 26 (set (pc)
        (if_then_else (ge (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 314)
            (pc))) tiles.cpp:469 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGOC 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 314)
;;  succ:       27 [91.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              30 [9.0%]  (CAN_FALLTHRU)
;; lr  out 	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; basic block 27, loop depth 0, count 0, freq 819, maybe hot
;; Invalid sum of incoming frequencies 3033, should be 819
;;  prev block 26, next block 28, flags: (REACHABLE, RTL)
;;  pred:       26 [91.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u-1(7){ }}
;; lr  in  	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 2 [cx] 7 [sp]
;; lr  def 	 0 [ax]
;; live  in  	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax]
;; live  kill	
(note 304 288 306 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(insn 306 304 319 27 (set (reg:SI 0 ax [orig:129 D.26216 ] [129])
        (mem:SI (plus:DI (plus:DI (reg/f:DI 7 sp)
                    (reg:DI 2 cx [orig:72 ivtmp.241 ] [72]))
                (const_int 192 [0xc0])) [0 MEM[symbol: wrap_widths_times_num_tilings, index: ivtmp.241_108, offset: 0B]+0 S4 A32])) 89 {*movsi_internal}
     (nil))
;;  succ:       28 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; basic block 28, loop depth 0, count 0, freq 9100, maybe hot
;;  prev block 27, next block 29, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       28 [91.0%]  (DFS_BACK,CAN_FALLTHRU)
;;              27 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 0 [ax] 1 [dx] 7 [sp]
;; lr  def 	 1 [dx] 17 [flags]
;; live  in  	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 1 [dx] 17 [flags]
;; live  kill	
(code_label 319 306 307 28 163 "" [1 uses])
(note 307 319 308 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(note 308 307 309 28 NOTE_INSN_DELETED)
(insn 309 308 310 28 (parallel [
            (set (reg:CCGOC 17 flags)
                (compare:CCGOC (plus:SI (reg:SI 1 dx [orig:93 D.26216 ] [93])
                        (reg:SI 0 ax [orig:129 D.26216 ] [129]))
                    (const_int 0 [0])))
            (set (reg:SI 1 dx [orig:93 D.26216 ] [93])
                (plus:SI (reg:SI 1 dx [orig:93 D.26216 ] [93])
                    (reg:SI 0 ax [orig:129 D.26216 ] [129])))
        ]) tiles.cpp:469 281 {*addsi_2}
     (nil))
(jump_insn 310 309 311 28 (set (pc)
        (if_then_else (lt (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 319)
            (pc))) tiles.cpp:469 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGOC 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 319)
;;  succ:       28 [91.0%]  (DFS_BACK,CAN_FALLTHRU)
;;              29 [9.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
;; lr  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; basic block 29, loop depth 0, count 0, freq 819, maybe hot
;;  prev block 28, next block 30, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       28 [9.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u-1(7){ }}
;; lr  in  	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 1 [dx] 2 [cx] 6 [bp] 7 [sp]
;; lr  def 	
;; live  in  	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	
;; live  kill	
(note 311 310 313 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(insn 313 311 314 29 (set (mem:SI (plus:DI (reg/f:DI 6 bp [256])
                (reg:DI 2 cx [orig:72 ivtmp.241 ] [72])) [0 MEM[symbol: coordinates, index: ivtmp.241_108, offset: 0B]+0 S4 A32])
        (reg:SI 1 dx [orig:93 D.26216 ] [93])) 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [orig:93 D.26216 ] [93])
        (nil)))
;;  succ:       30 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; basic block 30, loop depth 0, count 0, freq 3333, maybe hot
;; Invalid sum of incoming frequencies 1119, should be 3333
;;  prev block 29, next block 31, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       26 [9.0%]  (CAN_FALLTHRU)
;;              29 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u-1(7){ }}
;; lr  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 2 [cx] 4 [si] 5 [di] 7 [sp] 39 [r10] 41 [r12]
;; lr  def 	 2 [cx] 4 [si] 5 [di] 17 [flags]
;; live  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 2 [cx] 4 [si] 5 [di] 17 [flags]
;; live  kill	 17 [flags]
(code_label 314 313 289 30 162 "" [1 uses])
(note 289 314 291 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(insn 291 289 292 30 (parallel [
            (set (reg:SI 4 si [251])
                (plus:SI (reg:SI 4 si [orig:84 D.26216 ] [84])
                    (reg:SI 5 di [orig:63 ivtmp.245 ] [63])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:473 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_EQUIV (mem:SI (plus:DI (reg/f:DI 39 r10 [257])
                    (reg:DI 2 cx [orig:72 ivtmp.241 ] [72])) [0 MEM[symbol: base, index: ivtmp.241_108, offset: 0B]+0 S4 A32])
            (nil))))
(insn 292 291 294 30 (set (mem:SI (plus:DI (reg/f:DI 39 r10 [257])
                (reg:DI 2 cx [orig:72 ivtmp.241 ] [72])) [0 MEM[symbol: base, index: ivtmp.241_108, offset: 0B]+0 S4 A32])
        (reg:SI 4 si [251])) tiles.cpp:473 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [251])
        (nil)))
(debug_insn 294 292 295 30 (var_location:SI i (debug_expr:SI D#13)) -1
     (nil))
(insn 295 294 296 30 (parallel [
            (set (reg:DI 2 cx [orig:72 ivtmp.241 ] [72])
                (plus:DI (reg:DI 2 cx [orig:72 ivtmp.241 ] [72])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 296 295 298 30 (parallel [
            (set (reg:SI 5 di [orig:63 ivtmp.245 ] [63])
                (plus:SI (reg:SI 5 di [orig:63 ivtmp.245 ] [63])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 298 296 299 30 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 2 cx [orig:72 ivtmp.241 ] [72])
            (reg:DI 41 r12 [orig:144 D.26221 ] [144]))) tiles.cpp:460 8 {*cmpdi_1}
     (nil))
(jump_insn 299 298 302 30 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 348)
            (pc))) tiles.cpp:460 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9524 [0x2534])
            (nil)))
 -> 348)
;;  succ:       22 [95.2%]  (DFS_BACK,CAN_FALLTHRU)
;;              31 [4.8%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
;; lr  out 	 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; basic block 31, loop depth 0, count 0, freq 159, maybe hot
;;  prev block 30, next block 32, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       30 [4.8%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax]
;; live  kill	
(note 302 299 18 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(insn 18 302 322 31 (set (reg:DI 0 ax)
        (sign_extend:DI (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                    (const_int 4 [0x4])) [0 %sfp+-28 S4 A32]))) 149 {*extendsidi2_rex64}
     (nil))
;;  succ:       32 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; basic block 32, loop depth 0, count 0, freq 167, maybe hot
;;  prev block 31, next block 33, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       31 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              35 [100.0%]  (CAN_FALLTHRU)
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 42 [r13] 44 [r15]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 42 [r13] 44 [r15] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 17 [flags] 42 [r13] 44 [r15]
;; live  kill	 17 [flags]
(code_label 322 18 323 32 160 "" [1 uses])
(note 323 322 325 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(insn 325 323 327 32 (set (mem/j:SI (plus:DI (plus:DI (mult:DI (reg:DI 0 ax [orig:254 num_floats ] [254])
                        (const_int 4 [0x4]))
                    (reg/f:DI 7 sp))
                (const_int 272 [0x110])) [0 coordinates S4 A32])
        (reg/v:SI 42 r13 [orig:107 j ] [107])) tiles.cpp:476 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:254 num_floats ] [254])
        (nil)))
(insn 327 325 328 32 (set (reg:SI 2 cx)
        (const_int 449 [0x1c1])) tiles.cpp:478 89 {*movsi_internal}
     (nil))
(insn 328 327 329 32 (set (reg:DI 1 dx)
        (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0 %sfp+-24 S8 A64])) tiles.cpp:478 87 {*movdi_internal_rex64}
     (nil))
(insn 329 328 330 32 (set (reg:SI 4 si)
        (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 24 [0x18])) [0 %sfp+-8 S4 A32])) tiles.cpp:478 89 {*movsi_internal}
     (nil))
(insn 330 329 331 32 (set (reg:DI 5 di)
        (reg/f:DI 6 bp [256])) tiles.cpp:478 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -176 [0xffffffffffffff50]))
        (nil)))
(call_insn 331 330 333 32 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z8hash_UNHPiili") [flags 0x1]  <function_decl 0x2b67b8f25700 hash_UNH>) [0 hash_UNH S1 A8])
            (const_int 0 [0]))) tiles.cpp:478 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_DEAD (reg:SI 2 cx)
                (expr_list:REG_DEAD (reg:DI 1 dx)
                    (nil)))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
                    (nil))))))
(insn 333 331 334 32 (set (mem:SI (reg:DI 44 r15 [orig:94 ivtmp.255 ] [94]) [0 MEM[base: _77, offset: 0B]+0 S4 A32])
        (reg:SI 0 ax [orig:106 D.26216 ] [106])) tiles.cpp:478 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:106 D.26216 ] [106])
        (nil)))
(insn 334 333 336 32 (parallel [
            (set (reg/v:SI 42 r13 [orig:107 j ] [107])
                (plus:SI (reg/v:SI 42 r13 [orig:107 j ] [107])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:457 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(debug_insn 336 334 337 32 (var_location:SI j (reg/v:SI 42 r13 [orig:107 j ] [107])) -1
     (nil))
(insn 337 336 338 32 (parallel [
            (set (reg:DI 44 r15 [orig:94 ivtmp.255 ] [94])
                (plus:DI (reg:DI 44 r15 [orig:94 ivtmp.255 ] [94])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 338 337 339 32 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 42 r13 [orig:107 j ] [107])
            (reg/v:SI 3 bx [orig:148 num_tilings ] [148]))) tiles.cpp:457 7 {*cmpsi_1}
     (nil))
(jump_insn 339 338 353 32 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 341)
            (pc))) tiles.cpp:457 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 341)
;;  succ:       20 [91.0%]  (DFS_BACK,CAN_FALLTHRU)
;;              33 [9.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; basic block 33, loop depth 0, count 0, freq 16, maybe hot
;;  prev block 32, next block 34, flags: (REACHABLE, RTL)
;;  pred:       32 [9.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
;;              18 [9.0%]  (CAN_FALLTHRU)
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u-1(7){ }}
;; lr  in  	 7 [sp]
;; lr  use 	 7 [sp]
;; lr  def 	 3 [bx] 6 [bp] 7 [sp] 17 [flags] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  in  	 7 [sp]
;; live  gen 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  kill	 17 [flags]
(code_label 353 339 354 33 141 "" [1 uses])
(note 354 353 528 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(note 528 354 529 33 NOTE_INSN_EPILOGUE_BEG)
(insn/f 529 528 530 33 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 456 [0x1c8])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) tiles.cpp:481 951 {pro_epilogue_adjust_stack_di_add}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 456 [0x1c8])))
            (nil))))
(insn/f 530 529 531 33 (set (reg:DI 3 bx)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) tiles.cpp:481 77 {*popdi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
            (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])))
        (nil)))
(insn/f 531 530 532 33 (set (reg:DI 6 bp)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) tiles.cpp:481 77 {*popdi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
            (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])))
        (nil)))
(insn/f 532 531 533 33 (set (reg:DI 41 r12)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) tiles.cpp:481 77 {*popdi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
            (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])))
        (nil)))
(insn/f 533 532 534 33 (set (reg:DI 42 r13)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) tiles.cpp:481 77 {*popdi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
            (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])))
        (nil)))
(insn/f 534 533 535 33 (set (reg:DI 43 r14)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) tiles.cpp:481 77 {*popdi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
            (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])))
        (nil)))
(insn/f 535 534 536 33 (set (reg:DI 44 r15)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) tiles.cpp:481 77 {*popdi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
            (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])))
        (nil)))
(jump_insn 536 535 537 33 (simple_return) tiles.cpp:481 672 {simple_return_internal}
     (nil)
 -> simple_return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

(barrier 537 536 265)
;; basic block 34, loop depth 0, count 0, freq 1667, maybe hot
;;  prev block 33, next block 35, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       22 [50.0%]  (CAN_FALLTHRU)
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u-1(7){ }}
;; lr  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 3 [bx] 4 [si] 7 [sp] 37 [r8]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
;; live  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 1 [dx]
;; live  kill	 17 [flags]
(code_label 265 537 266 34 155 "" [1 uses])
(note 266 265 267 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(note 267 266 498 34 NOTE_INSN_DELETED)
(insn 498 267 268 34 (set (reg:SI 0 ax [orig:238 D.26216 ] [238])
        (reg:SI 4 si [orig:84 D.26216 ] [84])) tiles.cpp:466 89 {*movsi_internal}
     (nil))
(insn 268 498 269 34 (parallel [
            (set (reg:SI 0 ax [orig:238 D.26216 ] [238])
                (minus:SI (reg:SI 0 ax [orig:238 D.26216 ] [238])
                    (reg:SI 37 r8 [orig:83 D.26216 ] [83])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:466 309 {*subsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 269 268 510 34 (parallel [
            (set (reg:SI 0 ax [orig:239 D.26216 ] [239])
                (plus:SI (reg:SI 0 ax [orig:238 D.26216 ] [238])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:466 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 510 269 511 34 (parallel [
            (set (reg:SI 1 dx [orig:241 D.26216 ] [241])
                (ashiftrt:SI (reg:SI 0 ax [orig:239 D.26216 ] [239])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:466 539 {ashrsi3_cvt}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 511 510 271 34 (parallel [
            (set (reg:SI 0 ax [242])
                (div:SI (reg:SI 0 ax [orig:239 D.26216 ] [239])
                    (reg/v:SI 3 bx [orig:148 num_tilings ] [148])))
            (set (reg:SI 1 dx [orig:241 D.26216 ] [241])
                (mod:SI (reg:SI 0 ax [orig:239 D.26216 ] [239])
                    (reg/v:SI 3 bx [orig:148 num_tilings ] [148])))
            (use (reg:SI 1 dx [orig:241 D.26216 ] [241]))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:466 369 {*divmodsi4_noext}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_UNUSED (reg:SI 0 ax [242])
            (nil))))
(insn 271 511 272 34 (set (reg:SI 1 dx [orig:93 D.26216 ] [93])
        (plus:SI (plus:SI (reg:SI 37 r8 [orig:83 D.26216 ] [83])
                (reg:SI 1 dx [orig:241 D.26216 ] [241]))
            (const_int 1 [0x1]))) tiles.cpp:466 266 {*leasi}
     (expr_list:REG_DEAD (reg:SI 37 r8 [orig:83 D.26216 ] [83])
        (nil)))
(insn 272 271 558 34 (parallel [
            (set (reg:SI 1 dx [orig:93 D.26216 ] [93])
                (minus:SI (reg:SI 1 dx [orig:93 D.26216 ] [93])
                    (reg/v:SI 3 bx [orig:148 num_tilings ] [148])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:466 309 {*subsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(jump_insn 558 272 559 34 (set (pc)
        (label_ref 273)) -1
     (nil)
 -> 273)
;;  succ:       24 [100.0%]  (CAN_FALLTHRU)
;; lr  out 	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

(barrier 559 558 361)
;; basic block 35, loop depth 0, count 0, freq 8, maybe hot
;;  prev block 34, next block 36, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       20 [4.8%]  (CAN_FALLTHRU)
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax]
;; live  kill	 17 [flags]
(code_label 361 559 360 35 166 "" [1 uses])
(note 360 361 541 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(insn 541 360 560 35 (parallel [
            (set (reg:DI 0 ax)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:460 81 {*movdi_xor}
     (nil))
(jump_insn 560 541 561 35 (set (pc)
        (label_ref 322)) -1
     (nil)
 -> 322)
;;  succ:       32 [100.0%]  (CAN_FALLTHRU)
;; lr  out 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

(barrier 561 560 359)
;; basic block 36, loop depth 0, count 0, freq 5, maybe hot
;;  prev block 35, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       8 [33.3%]  (CAN_FALLTHRU)
;;              7 [33.3%]  (CAN_FALLTHRU)
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 7 [sp] 43 [r14]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 3 [bx] 7 [sp] 43 [r14]
;; live  gen 	 0 [ax]
;; live  kill	 17 [flags]
(code_label 359 561 358 36 165 "" [2 uses])
(note 358 359 550 36 [bb 36] NOTE_INSN_BASIC_BLOCK)
(insn 550 358 562 36 (parallel [
            (set (reg:DI 0 ax [orig:114 i ] [114])
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:452 81 {*movdi_xor}
     (nil))
(jump_insn 562 550 563 36 (set (pc)
        (label_ref 211)) -1
     (nil)
 -> 211)
;;  succ:       15 [100.0%]  (CAN_FALLTHRU)
;; lr  out 	 0 [ax] 3 [bx] 7 [sp] 43 [r14]
;; live  out 	 0 [ax] 3 [bx] 7 [sp] 43 [r14]

(barrier 563 562 0)

;; Function void tileswrap(int*, int, collision_table*, float*, int, int*, int*, int) (_Z9tileswrapPiiP15collision_tablePfiS_S_i, funcdef_no=1101, decl_uid=23893, cgraph_uid=345)



try_optimize_cfg iteration 1

Redirecting fallthru edge 3->4 to 6
deleting insn with uid = 376.
deleting insn with uid = 375.
deleting block 4
Removing jump 378.
deleting insn with uid = 378.
Redirecting fallthru edge 6->7 to 40
deleting insn with uid = 381.
deleting insn with uid = 380.
deleting block 7
Removing jump 383.
deleting insn with uid = 383.
Removing jump 385.
deleting insn with uid = 385.
Redirecting fallthru edge 18->19 to 6
deleting insn with uid = 388.
deleting insn with uid = 387.
deleting block 19
Redirecting fallthru edge 22->23 to 6
deleting insn with uid = 391.
deleting insn with uid = 390.
deleting block 23
Removing jump 393.
deleting insn with uid = 393.
Removing jump 395.
deleting insn with uid = 395.
Removing jump 397.
deleting insn with uid = 397.
Removing jump 399.
deleting insn with uid = 399.
Removing jump 401.
deleting insn with uid = 401.


try_optimize_cfg iteration 2



try_optimize_cfg iteration 1

rescanning insn with uid = 29.
deleting insn with uid = 29.
rescanning insn with uid = 29.
deleting insn with uid = 29.
rescanning insn with uid = 33.
deleting insn with uid = 33.
rescanning insn with uid = 33.
deleting insn with uid = 33.
rescanning insn with uid = 63.
deleting insn with uid = 63.
rescanning insn with uid = 63.
deleting insn with uid = 63.
rescanning insn with uid = 88.
deleting insn with uid = 88.
rescanning insn with uid = 88.
deleting insn with uid = 88.
rescanning insn with uid = 111.
deleting insn with uid = 111.
rescanning insn with uid = 111.
deleting insn with uid = 111.
rescanning insn with uid = 115.
deleting insn with uid = 115.
rescanning insn with uid = 115.
deleting insn with uid = 115.
rescanning insn with uid = 132.
deleting insn with uid = 132.
rescanning insn with uid = 132.
deleting insn with uid = 132.
rescanning insn with uid = 147.
deleting insn with uid = 147.
rescanning insn with uid = 147.
deleting insn with uid = 147.
rescanning insn with uid = 162.
deleting insn with uid = 162.
rescanning insn with uid = 162.
deleting insn with uid = 162.
rescanning insn with uid = 177.
deleting insn with uid = 177.
rescanning insn with uid = 177.
deleting insn with uid = 177.
rescanning insn with uid = 210.
deleting insn with uid = 210.
rescanning insn with uid = 210.
deleting insn with uid = 210.
rescanning insn with uid = 223.
deleting insn with uid = 223.
rescanning insn with uid = 223.
deleting insn with uid = 223.
rescanning insn with uid = 236.
deleting insn with uid = 236.
rescanning insn with uid = 236.
deleting insn with uid = 236.
rescanning insn with uid = 257.
deleting insn with uid = 257.
rescanning insn with uid = 257.
deleting insn with uid = 257.
rescanning insn with uid = 277.
deleting insn with uid = 277.
rescanning insn with uid = 277.
deleting insn with uid = 277.
rescanning insn with uid = 287.
deleting insn with uid = 287.
rescanning insn with uid = 287.
deleting insn with uid = 287.
rescanning insn with uid = 298.
deleting insn with uid = 298.
rescanning insn with uid = 298.
deleting insn with uid = 298.
rescanning insn with uid = 309.
deleting insn with uid = 309.
rescanning insn with uid = 309.
deleting insn with uid = 309.
rescanning insn with uid = 337.
deleting insn with uid = 337.
rescanning insn with uid = 337.
deleting insn with uid = 337.
rescanning insn with uid = 344.
deleting insn with uid = 344.
rescanning insn with uid = 344.
deleting insn with uid = 344.
STC - round 1
Getting bb 2
Basic block 2 was visited in trace 0
  Possible start of this round: 3 (key: -16)
Basic block 5 was visited in trace 0
Block 3 can't be copied because its size = 10.
Basic block 3 was visited in trace 0
  Possible start of this round: 6 (key: -17)
Basic block 8 was visited in trace 0
Block 9 can't be copied because its size = 34.
Basic block 9 was visited in trace 0
Block 9 can't be copied because its size = 34.
  Possible start of this round: 10 (key: -15)
Changing key for bb 10 from -15 to -1001615.
Getting bb 10
Basic block 10 was visited in trace 1
  Possible start of next round: 20 (key: -5)
Basic block 11 was visited in trace 1
  Possible start of this round: 12 (key: -10)
Changing key for bb 12 from -10 to -1000710.
Changing key for bb 20 from -5 to -1000305.
Getting bb 12
Basic block 12 was visited in trace 2
  Possible start of this round: 13 (key: -8)
  Possible start of this round: 18 (key: -10)
Changing key for bb 13 from -8 to -1000708.
Changing key for bb 18 from -10 to -1000310.
Getting bb 13
Basic block 13 was visited in trace 3
  Possible start of this round: 14 (key: -8)
Changing key for bb 14 from -8 to -1000508.
Getting bb 14
Basic block 14 was visited in trace 4
  Possible start of this round: 15 (key: -8)
Changing key for bb 15 from -8 to -1000508.
Getting bb 15
Basic block 15 was visited in trace 5
  Possible start of this round: 16 (key: -8)
Changing key for bb 16 from -8 to -1000508.
Getting bb 16
Basic block 16 was visited in trace 6
Block 18 can't be copied because its size = 6.
Basic block 18 was visited in trace 6
  Possible start of this round: 21 (key: -12)
Changing key for bb 21 from -12 to -1000712.
Changing key for bb 6 from -17 to -1000317.
Getting bb 21
Basic block 21 was visited in trace 7
Basic block 22 was visited in trace 7
Basic block 17 was visited in trace 7
Block 6 can't be copied because its size = 4.
Basic block 6 was visited in trace 7
  Possible start of this round: 40 (key: -16)
Basic block 24 was visited in trace 7
Block 38 can't be copied because its size = 8.
Basic block 38 was visited in trace 7
  Possible start of this round: 36 (key: -8)
Basic block 39 was visited in trace 7
Block 25 can't be copied because its size = 12.
Basic block 25 was visited in trace 7
  Possible start of this round: 27 (key: -1667)
Basic block 26 was visited in trace 7
Block 28 can't be copied because its size = 13.
Basic block 28 was visited in trace 7
  Possible start of this round: 30 (key: -3333)
Basic block 29 was visited in trace 7
Block 30 can't be copied because its size = 4.
Basic block 30 was visited in trace 7
  Possible start of this round: 31 (key: -3333)
Basic block 33 was visited in trace 7
Block 34 can't be copied because its size = 4.
Basic block 34 was visited in trace 7
Block 34 can't be copied because its size = 4.
  Possible start of this round: 35 (key: -819)
Changing key for bb 35 from -819 to -1082719.
Getting bb 35
Basic block 35 was visited in trace 8
Block 31 can't be copied because its size = 19.
Basic block 31 was visited in trace 8
  Possible start of this round: 32 (key: -159)
Changing key for bb 32 from -159 to -1016059.
Getting bb 32
Basic block 32 was visited in trace 9
Block 37 can't be copied because its size = 41.
Basic block 37 was visited in trace 9
Changing key for bb 40 from -16 to -1001516.
Getting bb 40
Basic block 40 was visited in trace 10
Getting bb 27
Basic block 27 was visited in trace 11
Getting bb 36
Basic block 36 was visited in trace 12
STC - round 2
Getting bb 20
Basic block 20 was visited in trace 13
STC - round 3
STC - round 4
Trace 1 (round 1):  2 [16] 5 [16] 3 [16] 8 [15] 9 [330]
Trace 2 (round 1):  10 [15] 11 [10]
Trace 3 (round 1):  12 [10]
Trace 4 (round 1):  13 [8]
Trace 5 (round 1):  14 [8]
Trace 6 (round 1):  15 [8]
Trace 7 (round 1):  16 [8] 18 [10]
Trace 8 (round 1):  21 [12] 22 [12] 17 [12] 6 [17] 24 [15] 38 [167] 39 [159] 25 [3333] 26 [1667] 28 [3333] 29 [1667] 30 [3333] 33 [819] 34 [9100]
Trace 9 (round 1):  35 [819] 31 [3333]
Trace 10 (round 1):  32 [159] 37 [167]
Trace 11 (round 1):  40 [16]
Trace 12 (round 1):  27 [1667]
Trace 13 (round 1):  36 [8]
Trace 14 (round 2):  20 [5]
Connection: 9 10
Connection: 11 12
Connection: 12 13
Connection: 13 14
Connection: 14 15
Connection: 15 16
Connection: 18 21
Connection: 34 35
Connection: 31 32
Connection: 37 40
Final order:
2 5 3 8 9 10 11 12 13 14 15 16 18 21 22 17 6 24 38 39 25 26 28 29 30 33 34 35 31 32 37 40 27 36 20 
Reordered sequence:
 2 bb 2  [16]
 3 bb 5  [16]
 4 bb 3  [16]
 5 bb 8  [15]
 6 bb 9  [330]
 7 bb 10  [15]
 8 bb 11  [10]
 9 bb 12  [10]
 10 bb 13  [8]
 11 bb 14  [8]
 12 bb 15  [8]
 13 bb 16  [8]
 14 bb 18  [10]
 15 bb 21  [12]
 16 bb 22  [12]
 17 bb 17  [12]
 18 bb 6  [17]
 19 bb 24  [15]
 20 bb 38  [167]
 21 bb 39  [159]
 22 bb 25  [3333]
 23 bb 26  [1667]
 24 bb 28  [3333]
 25 bb 29  [1667]
 26 bb 30  [3333]
 27 bb 33  [819]
 28 bb 34  [9100]
 29 bb 35  [819]
 30 bb 31  [3333]
 31 bb 32  [159]
 32 bb 37  [167]
 33 bb 40  [16]
 34 bb 27  [1667]
 35 bb 36  [8]
 36 bb 20  [5]

37 basic blocks, 56 edges.
basic block 0, loop depth 0, count 0, freq 16, maybe hot
 prev block (nil), next block 2, flags: (RTL)
 pred:      
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }d-1(41){ }d-1(42){ }d-1(43){ }d-1(44){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  kill	

;; lr  out 	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

 succ:       2 [100.0%]  (FALLTHRU)

basic block 2, loop depth 0, count 0, freq 16, maybe hot
 prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
 pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(7){ }}
;; lr  in  	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  def 	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 17 [flags] 43 [r14]
;; live  in  	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 17 [flags] 43 [r14]
;; live  kill	 17 [flags]

(note 21 0 517 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 517 21 518 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg:DI 44 r15)) tiles.cpp:492 67 {*pushdi2_rex64}
     (expr_list:REG_DEAD (reg:DI 44 r15)
        (nil)))
(insn/f 518 517 519 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg:DI 43 r14)) tiles.cpp:492 67 {*pushdi2_rex64}
     (expr_list:REG_DEAD (reg:DI 43 r14)
        (nil)))
(insn/f 519 518 520 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg:DI 42 r13)) tiles.cpp:492 67 {*pushdi2_rex64}
     (expr_list:REG_DEAD (reg:DI 42 r13)
        (nil)))
(insn/f 520 519 521 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg:DI 41 r12)) tiles.cpp:492 67 {*pushdi2_rex64}
     (expr_list:REG_DEAD (reg:DI 41 r12)
        (nil)))
(insn/f 521 520 522 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg:DI 6 bp)) tiles.cpp:492 67 {*pushdi2_rex64}
     (expr_list:REG_DEAD (reg:DI 6 bp)
        (nil)))
(insn/f 522 521 523 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg:DI 3 bx)) tiles.cpp:492 67 {*pushdi2_rex64}
     (expr_list:REG_DEAD (reg:DI 3 bx)
        (nil)))
(insn/f 523 522 524 2 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -456 [0xfffffffffffffe38])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) tiles.cpp:492 951 {pro_epilogue_adjust_stack_di_add}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -456 [0xfffffffffffffe38])))
            (nil))))
(note 524 523 4 2 NOTE_INSN_PROLOGUE_END)
(insn 4 524 5 2 (set (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 24 [0x18])) [0 %sfp+-8 S8 A64])
        (reg:DI 5 di [ the_tiles ])) tiles.cpp:492 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ the_tiles ])
        (nil)))
(insn 5 4 6 2 (set (reg/v:SI 3 bx [orig:147 num_tilings ] [147])
        (reg:SI 4 si [ num_tilings ])) tiles.cpp:492 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ num_tilings ])
        (nil)))
(insn 6 5 7 2 (set (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 16 [0x10])) [0 %sfp+-16 S8 A64])
        (reg:DI 1 dx [ ctable ])) tiles.cpp:492 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [ ctable ])
        (nil)))
(insn 7 6 499 2 (set (reg/v/f:DI 43 r14 [orig:149 floats ] [149])
        (reg:DI 2 cx [ floats ])) tiles.cpp:492 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 2 cx [ floats ])
        (nil)))
(insn 499 7 9 2 (set (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 4 [0x4])) [0 %sfp+-28 S4 A32])
        (reg:SI 37 r8 [orig:150 num_floats ] [150])) tiles.cpp:492 89 {*movsi_internal}
     (nil))
(insn 9 499 11 2 (set (reg/v/f:DI 6 bp [orig:151 wrap_widths ] [151])
        (reg:DI 38 r9 [ wrap_widths ])) tiles.cpp:492 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 38 r9 [ wrap_widths ])
        (nil)))
(insn 11 9 12 2 (set (reg:DI 0 ax)
        (sign_extend:DI (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                    (const_int 520 [0x208])) [0 num_ints+0 S4 A64]))) tiles.cpp:492 149 {*extendsidi2_rex64}
     (nil))
(note 12 11 23 2 NOTE_INSN_FUNCTION_BEG)
(note 23 12 24 2 NOTE_INSN_DELETED)
(insn 24 23 460 2 (set (reg/v:SI 5 di [orig:70 num_coordinates ] [70])
        (plus:SI (plus:SI (reg:SI 37 r8 [orig:150 num_floats ] [150])
                (reg/v:SI 0 ax [orig:153 num_ints ] [153]))
            (const_int 1 [0x1]))) tiles.cpp:498 266 {*leasi}
     (nil))
(insn 460 24 25 2 (set (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 12 [0xc])) [0 %sfp+-20 S4 A32])
        (reg/v:SI 5 di [orig:70 num_coordinates ] [70])) tiles.cpp:498 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 5 di [orig:70 num_coordinates ] [70])
        (nil)))
(debug_insn 25 460 27 2 (var_location:SI num_coordinates (mem/c:SI (plus:DI (reg/f:DI 7 sp)
            (const_int 12 [0xc])) [0 %sfp+-20 S4 A32])) tiles.cpp:498 -1
     (nil))
(debug_insn 27 25 28 2 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(insn 28 27 29 2 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 0 ax [orig:153 num_ints ] [153])
            (const_int 0 [0]))) tiles.cpp:500 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 29 28 55 2 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 37)
            (pc))) tiles.cpp:500 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 9762 [0x2622])
            (nil)))
 -> 37)
;; lr  out 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 43 [r14]
;; live  out 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 43 [r14]

 succ:       3 [97.6%]  (CAN_FALLTHRU)
             4 [2.4%]  (FALLTHRU,CAN_FALLTHRU)

basic block 3, loop depth 0, count 0, freq 16, maybe hot
 prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
 pred:       2 [97.6%]  (CAN_FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 43 [r14]
;; lr  use 	 0 [ax] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 43 [r14]
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di]
;; live  kill	

(code_label 37 33 38 3 169 "" [1 uses])
(note 38 37 39 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 39 38 40 3 NOTE_INSN_DELETED)
(insn 40 39 41 3 (set (reg:DI 1 dx [orig:156 D.26282 ] [156])
        (sign_extend:DI (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                    (const_int 4 [0x4])) [0 %sfp+-28 S4 A32]))) tiles.cpp:500 149 {*extendsidi2_rex64}
     (nil))
(note 41 40 42 3 NOTE_INSN_DELETED)
(note 42 41 43 3 NOTE_INSN_DELETED)
(insn 43 42 516 3 (set (reg:DI 5 di [orig:159 D.26289 ] [159])
        (plus:DI (plus:DI (mult:DI (reg:DI 1 dx [orig:156 D.26282 ] [156])
                    (const_int 4 [0x4]))
                (reg/f:DI 7 sp))
            (const_int 276 [0x114]))) tiles.cpp:500 267 {*leadi}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:156 D.26282 ] [156])
        (nil)))
(insn 516 43 50 3 (set (reg:DI 1 dx [orig:161 D.26282 ] [161])
        (mult:DI (reg:DI 0 ax [orig:160 D.26282 ] [160])
            (const_int 4 [0x4]))) tiles.cpp:500 267 {*leadi}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:160 D.26282 ] [160])
        (nil)))
(insn 50 516 52 3 (set (reg:DI 4 si)
        (mem/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 512 [0x200])) [0 ints+0 S8 A64])) 87 {*movdi_internal_rex64}
     (nil))
(call_insn 52 50 59 3 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("memcpy") [flags 0x41]  <function_decl 0x2b67b90e9500 memcpy>) [0 memcpy S1 A8])
            (const_int 0 [0]))) 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:DI 0 ax)
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list:REG_FRAME_RELATED_EXPR (set (reg:DI 0 ax)
            (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                    (nil))))))
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 43 [r14]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 43 [r14]

 succ:       4 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 4, loop depth 0, count 0, freq 16, maybe hot
 prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
 pred:       2 [2.4%]  (FALLTHRU,CAN_FALLTHRU)
             3 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 43 [r14]
;; lr  use 	 7 [sp]
;; lr  def 	 17 [flags] 38 [r9]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 43 [r14]
;; live  gen 	 17 [flags] 38 [r9]
;; live  kill	

(code_label 55 29 30 4 172 "" [0 uses])
(note 30 55 31 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 31 30 555 4 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(insn 555 31 556 4 (set (reg:SI 38 r9)
        (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 4 [0x4])) [0 %sfp+-28 S4 A32])) tiles.cpp:503 89 {*movsi_internal}
     (nil))
(insn 556 555 33 4 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:SI 38 r9)
            (const_int 0 [0]))) tiles.cpp:503 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 33 556 37 4 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 67)
            (pc))) tiles.cpp:503 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 9524 [0x2534])
            (nil)))
 -> 67)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 43 [r14]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 43 [r14]

 succ:       5 [95.2%]  (CAN_FALLTHRU)
             18 [4.8%]  (FALLTHRU,CAN_FALLTHRU)

basic block 5, loop depth 0, count 0, freq 15, maybe hot
 prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
 pred:       4 [95.2%]  (CAN_FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 43 [r14]
;; lr  use 	 3 [bx] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags] 25 [xmm4] 41 [r12] 42 [r13] 44 [r15]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 43 [r14]
;; live  gen 	 0 [ax] 25 [xmm4] 41 [r12] 42 [r13] 44 [r15]
;; live  kill	 17 [flags]

(code_label 67 63 68 5 170 "" [1 uses])
(note 68 67 69 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 69 68 461 5 (set (reg:SF 25 xmm4 [orig:129 D.26283 ] [129])
        (float:SF (reg/v:SI 3 bx [orig:147 num_tilings ] [147]))) 240 {*floatsisf2_sse_interunit}
     (nil))
(insn 461 69 71 5 (set (mem/c:SF (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0 %sfp+-24 S4 A32])
        (reg:SF 25 xmm4 [orig:129 D.26283 ] [129])) 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 25 xmm4 [orig:129 D.26283 ] [129])
        (nil)))
(note 71 461 462 5 NOTE_INSN_DELETED)
(insn 462 71 553 5 (set (reg/v:SI 0 ax [orig:150 num_floats ] [150])
        (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 4 [0x4])) [0 %sfp+-28 S4 A32])) 89 {*movsi_internal}
     (nil))
(insn 553 462 73 5 (parallel [
            (set (reg:DI 0 ax [orig:168 D.26282 ] [168])
                (zero_extend:DI (plus:SI (reg/v:SI 0 ax [orig:150 num_floats ] [150])
                        (const_int -1 [0xffffffffffffffff]))))
            (clobber (reg:CC 17 flags))
        ]) 275 {addsi_1_zext}
     (nil))
(note 73 553 74 5 NOTE_INSN_DELETED)
(insn 74 73 554 5 (set (reg:DI 42 r13 [orig:145 D.26282 ] [145])
        (plus:DI (mult:DI (reg:DI 0 ax [orig:168 D.26282 ] [168])
                (const_int 4 [0x4]))
            (const_int 4 [0x4]))) 267 {*leadi}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:168 D.26282 ] [168])
        (nil)))
(insn 554 74 369 5 (parallel [
            (set (reg:DI 44 r15 [orig:103 ivtmp.311 ] [103])
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:503 81 {*movdi_xor}
     (nil))
(insn 369 554 90 5 (set (reg/f:DI 41 r12 [257])
        (plus:DI (reg/f:DI 7 sp)
            (const_int 32 [0x20]))) 267 {*leadi}
     (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -416 [0xfffffffffffffe60]))
        (nil)))
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

 succ:       6 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 6, loop depth 0, count 0, freq 330, maybe hot
 prev block 5, next block 7, flags: (REACHABLE, RTL, MODIFIED)
 pred:       6 [95.2%]  (DFS_BACK,CAN_FALLTHRU)
             5 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 44 [r15] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 17 [flags] 21 [xmm0] 44 [r15]
;; live  kill	 17 [flags]

(code_label 90 369 75 6 176 "" [1 uses])
(note 75 90 76 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 76 75 463 6 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(insn 463 76 77 6 (set (reg:SF 21 xmm0 [orig:170 D.26283 ] [170])
        (mem/c:SF (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0 %sfp+-24 S4 A32])) tiles.cpp:504 135 {*movsf_internal}
     (nil))
(insn 77 463 79 6 (set (reg:SF 21 xmm0 [orig:170 D.26283 ] [170])
        (mult:SF (reg:SF 21 xmm0 [orig:170 D.26283 ] [170])
            (mem:SF (plus:DI (reg/v/f:DI 43 r14 [orig:149 floats ] [149])
                    (reg:DI 44 r15 [orig:103 ivtmp.311 ] [103])) [0 MEM[base: floats_29(D), index: ivtmp.311_79, offset: 0B]+0 S4 A32]))) tiles.cpp:504 777 {*fop_sf_comm_sse}
     (nil))
(call_insn/u 79 77 82 6 (set (reg:SF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("floorf") [flags 0x41]  <function_decl 0x2b67b7876a00 __builtin_floorf>) [0 __builtin_floorf S1 A8])
            (const_int 0 [0]))) tiles.cpp:504 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SF (use (reg:SF 21 xmm0))
        (nil)))
(insn 82 79 83 6 (set (reg:SI 0 ax [172])
        (fix:SI (reg:SF 21 xmm0 [orig:74 D.26283 ] [74]))) tiles.cpp:504 177 {fix_truncsfsi_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:74 D.26283 ] [74])
        (expr_list:REG_EQUIV (mem:SI (plus:DI (reg/f:DI 41 r12 [257])
                    (reg:DI 44 r15 [orig:103 ivtmp.311 ] [103])) [0 MEM[symbol: qstate, index: ivtmp.311_79, offset: 0B]+0 S4 A32])
            (nil))))
(insn 83 82 85 6 (set (mem:SI (plus:DI (reg/f:DI 41 r12 [257])
                (reg:DI 44 r15 [orig:103 ivtmp.311 ] [103])) [0 MEM[symbol: qstate, index: ivtmp.311_79, offset: 0B]+0 S4 A32])
        (reg:SI 0 ax [172])) tiles.cpp:504 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [172])
        (nil)))
(debug_insn 85 83 86 6 (var_location:SI i (debug_expr:SI D#19)) -1
     (nil))
(insn 86 85 87 6 (parallel [
            (set (reg:DI 44 r15 [orig:103 ivtmp.311 ] [103])
                (plus:DI (reg:DI 44 r15 [orig:103 ivtmp.311 ] [103])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 87 86 88 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 44 r15 [orig:103 ivtmp.311 ] [103])
            (reg:DI 42 r13 [orig:145 D.26282 ] [145]))) tiles.cpp:503 8 {*cmpdi_1}
     (nil))
(jump_insn 88 87 94 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 90)
            (pc))) tiles.cpp:503 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9524 [0x2534])
            (nil)))
 -> 90)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

 succ:       6 [95.2%]  (DFS_BACK,CAN_FALLTHRU)
             7 [4.8%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)

basic block 7, loop depth 0, count 0, freq 15, maybe hot
 prev block 6, next block 8, flags: (REACHABLE, RTL, MODIFIED)
 pred:       6 [4.8%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 44 [r15] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 6 [bp] 7 [sp]
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 17 [flags] 44 [r15]
;; live  kill	 17 [flags]

(note 94 88 501 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 501 94 95 7 (set (reg/v:SI 44 r15 [orig:150 num_floats ] [150])
        (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 4 [0x4])) [0 %sfp+-28 S4 A32])) tiles.cpp:505 89 {*movsi_internal}
     (nil))
(insn 95 501 96 7 (set (reg:DI 1 dx [orig:173 D.26282 ] [173])
        (sign_extend:DI (reg/v:SI 44 r15 [orig:150 num_floats ] [150]))) tiles.cpp:505 149 {*extendsidi2_rex64}
     (nil))
(insn 96 95 514 7 (parallel [
            (set (reg:DI 1 dx [orig:174 D.26282 ] [174])
                (ashift:DI (reg:DI 1 dx [orig:173 D.26282 ] [173])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:505 513 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 514 96 552 7 (set (reg/f:DI 5 di [256])
        (plus:DI (reg/f:DI 7 sp)
            (const_int 112 [0x70]))) 267 {*leadi}
     (nil))
(insn 552 514 103 7 (parallel [
            (set (reg:DI 4 si)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) 81 {*movdi_xor}
     (nil))
(call_insn 103 552 465 7 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("memset") [flags 0x41]  <function_decl 0x2b67b90e9600 memset>) [0 memset S1 A8])
            (const_int 0 [0]))) 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:DI 0 ax)
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (nil)))))
(insn 465 103 106 7 (set (reg:SI 1 dx [orig:79 bnd.268 ] [79])
        (reg/v:SI 44 r15 [orig:150 num_floats ] [150])) 89 {*movsi_internal}
     (nil))
(insn 106 465 515 7 (parallel [
            (set (reg:SI 1 dx [orig:79 bnd.268 ] [79])
                (lshiftrt:SI (reg:SI 1 dx [orig:79 bnd.268 ] [79])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 545 {*lshrsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 515 106 108 7 (set (reg:SI 0 ax [orig:78 ratio_mult_vf.269 ] [78])
        (mult:SI (reg:SI 1 dx [orig:79 bnd.268 ] [79])
            (const_int 4 [0x4]))) 266 {*leasi}
     (nil))
(note 108 515 109 7 NOTE_INSN_DELETED)
(note 109 108 110 7 NOTE_INSN_DELETED)
(insn 110 109 111 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:78 ratio_mult_vf.269 ] [78])
            (const_int 0 [0]))) 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 111 110 360 7 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 357)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 3334 [0xd06])
            (nil)))
 -> 357)
;; lr  out 	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 44 [r15]
;; live  out 	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 44 [r15]

 succ:       36 [33.3%]  (CAN_FALLTHRU)
             8 [66.7%]  (FALLTHRU,CAN_FALLTHRU)

basic block 8, loop depth 0, count 0, freq 10, maybe hot
 prev block 7, next block 9, flags: (REACHABLE, RTL, MODIFIED)
 pred:       7 [66.7%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 44 [r15]
;; lr  use 	 7 [sp] 44 [r15]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 44 [r15]
;; live  gen 	 17 [flags]
;; live  kill	

(note 360 111 112 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(note 112 360 113 8 NOTE_INSN_DELETED)
(note 113 112 114 8 NOTE_INSN_DELETED)
(insn 114 113 115 8 (set (reg:CC 17 flags)
        (compare:CC (reg/v:SI 44 r15 [orig:150 num_floats ] [150])
            (const_int 3 [0x3]))) 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg/v:SI 44 r15 [orig:150 num_floats ] [150])
        (nil)))
(jump_insn 115 114 116 8 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 357)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (expr_list:REG_BR_PROB (const_int 3334 [0xd06])
            (nil)))
 -> 357)
;; lr  out 	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp]
;; live  out 	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp]

 succ:       9 [66.7%]  (FALLTHRU,CAN_FALLTHRU)
             36 [33.3%]  (CAN_FALLTHRU)

basic block 9, loop depth 0, count 0, freq 10, maybe hot
 prev block 8, next block 10, flags: (REACHABLE, RTL, MODIFIED)
 pred:       8 [66.7%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp]
;; lr  use 	 1 [dx] 3 [bx] 6 [bp] 7 [sp]
;; lr  def 	 17 [flags] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5]
;; live  in  	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp]
;; live  gen 	 17 [flags] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5]
;; live  kill	

(note 116 115 467 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 467 116 468 9 (set (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0 %sfp+-24 S4 A32])
        (reg/v:SI 3 bx [orig:147 num_tilings ] [147])) 89 {*movsi_internal}
     (nil))
(insn 468 467 117 9 (set (reg/v:SI 26 xmm5 [orig:147 num_tilings ] [147])
        (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0 %sfp+-24 S4 A32])) 89 {*movsi_internal}
     (nil))
(insn 117 468 119 9 (set (reg:V4SI 21 xmm0 [184])
        (vec_duplicate:V4SI (reg/v:SI 26 xmm5 [orig:147 num_tilings ] [147]))) 1643 {*vec_dupv4si}
     (expr_list:REG_DEAD (reg/v:SI 26 xmm5 [orig:147 num_tilings ] [147])
        (nil)))
(debug_insn 119 117 120 9 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(insn 120 119 470 9 (set (reg:V16QI 22 xmm1 [orig:185 vect_var_.275 ] [185])
        (unspec:V16QI [
                (mem:V16QI (reg/v/f:DI 6 bp [orig:151 wrap_widths ] [151]) [0 MEM[(int *)wrap_widths_39(D)]+0 S16 A32])
            ] UNSPEC_LOADU)) tiles.cpp:506 1162 {sse2_loaddqu}
     (nil))
(insn 470 120 121 9 (set (reg:V4SI 25 xmm4 [304])
        (reg:V4SI 22 xmm1 [orig:185 vect_var_.275 ] [185])) tiles.cpp:506 1142 {*movv4si_internal}
     (nil))
(insn 121 470 472 9 (set (reg:V2DI 25 xmm4 [304])
        (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 25 xmm4 [304])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ])))
            (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 21 xmm0 [184])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ]))))) tiles.cpp:506 1500 {*vec_widen_umult_even_v4si}
     (nil))
(insn 472 121 122 9 (set (reg:V2DI 24 xmm3 [189])
        (reg:V2DI 22 xmm1 [orig:185 vect_var_.275 ] [185])) tiles.cpp:506 1144 {*movv2di_internal}
     (expr_list:REG_DEAD (reg:V2DI 22 xmm1 [orig:185 vect_var_.275 ] [185])
        (nil)))
(insn 122 472 474 9 (set (reg:V2DI 24 xmm3 [189])
        (lshiftrt:V2DI (reg:V2DI 24 xmm3 [189])
            (const_int 32 [0x20]))) tiles.cpp:506 1522 {lshrv2di3}
     (nil))
(insn 474 122 123 9 (set (reg:V2DI 22 xmm1 [190])
        (reg:V2DI 21 xmm0 [184])) tiles.cpp:506 1144 {*movv2di_internal}
     (nil))
(insn 123 474 124 9 (set (reg:V2DI 22 xmm1 [190])
        (lshiftrt:V2DI (reg:V2DI 22 xmm1 [190])
            (const_int 32 [0x20]))) tiles.cpp:506 1522 {lshrv2di3}
     (nil))
(insn 124 123 125 9 (set (reg:V2DI 24 xmm3 [188])
        (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 24 xmm3 [189])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ])))
            (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 22 xmm1 [190])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ]))))) tiles.cpp:506 1500 {*vec_widen_umult_even_v4si}
     (nil))
(insn 125 124 126 9 (set (reg:V4SI 23 xmm2 [orig:186 vect_var_.276 ] [186])
        (vec_select:V4SI (reg:V4SI 25 xmm4 [187])
            (parallel [
                    (const_int 0 [0])
                    (const_int 2 [0x2])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ]))) tiles.cpp:506 1631 {sse2_pshufd_1}
     (nil))
(insn 126 125 127 9 (set (reg:V4SI 24 xmm3 [188])
        (vec_select:V4SI (reg:V4SI 24 xmm3 [188])
            (parallel [
                    (const_int 0 [0])
                    (const_int 2 [0x2])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ]))) tiles.cpp:506 1631 {sse2_pshufd_1}
     (nil))
(insn 127 126 128 9 (set (reg:V4SI 23 xmm2 [orig:186 vect_var_.276 ] [186])
        (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 23 xmm2 [orig:186 vect_var_.276 ] [186])
                (reg:V4SI 24 xmm3 [188]))
            (parallel [
                    (const_int 0 [0])
                    (const_int 4 [0x4])
                    (const_int 1 [0x1])
                    (const_int 5 [0x5])
                ]))) tiles.cpp:506 1616 {vec_interleave_lowv4si}
     (expr_list:REG_DEAD (reg:V4SI 24 xmm3 [188])
        (nil)))
(insn 128 127 130 9 (set (mem/c:V4SI (plus:DI (reg/f:DI 7 sp)
                (const_int 192 [0xc0])) [0 MEM[(int[20] *)&wrap_widths_times_num_tilings]+0 S16 A128])
        (reg:V4SI 23 xmm2 [orig:186 vect_var_.276 ] [186])) tiles.cpp:506 1142 {*movv4si_internal}
     (expr_list:REG_DEAD (reg:V4SI 23 xmm2 [orig:186 vect_var_.276 ] [186])
        (nil)))
(debug_insn 130 128 131 9 (var_location:SI i (debug_expr:SI D#17)) -1
     (nil))
(insn 131 130 132 9 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 1 dx [orig:79 bnd.268 ] [79])
            (const_int 1 [0x1]))) 7 {*cmpsi_1}
     (nil))
(jump_insn 132 131 133 9 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 206)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
            (nil)))
 -> 206)
;; lr  out 	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1]
;; live  out 	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1]

 succ:       10 [66.7%]  (FALLTHRU,CAN_FALLTHRU)
             14 [33.3%]  (CAN_FALLTHRU)

basic block 10, loop depth 0, count 0, freq 8, maybe hot
 prev block 9, next block 11, flags: (REACHABLE, RTL, MODIFIED)
 pred:       9 [66.7%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1]
;; lr  use 	 1 [dx] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1]
;; lr  def 	 17 [flags] 23 [xmm2] 24 [xmm3] 26 [xmm5]
;; live  in  	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1]
;; live  gen 	 17 [flags] 23 [xmm2] 24 [xmm3] 26 [xmm5]
;; live  kill	

(note 133 132 134 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 134 133 135 10 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(insn 135 134 477 10 (set (reg:V16QI 24 xmm3 [orig:191 vect_var_.275 ] [191])
        (unspec:V16QI [
                (mem:V16QI (plus:DI (reg/v/f:DI 6 bp [orig:151 wrap_widths ] [151])
                        (const_int 16 [0x10])) [0 MEM[(int *)wrap_widths_39(D) + 16B]+0 S16 A32])
            ] UNSPEC_LOADU)) tiles.cpp:506 1162 {sse2_loaddqu}
     (nil))
(insn 477 135 136 10 (set (reg:V4SI 26 xmm5 [307])
        (reg:V4SI 24 xmm3 [orig:191 vect_var_.275 ] [191])) tiles.cpp:506 1142 {*movv4si_internal}
     (nil))
(insn 136 477 137 10 (set (reg:V2DI 26 xmm5 [307])
        (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 26 xmm5 [307])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ])))
            (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 21 xmm0 [184])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ]))))) tiles.cpp:506 1500 {*vec_widen_umult_even_v4si}
     (nil))
(insn 137 136 139 10 (set (reg:V2DI 24 xmm3 [195])
        (lshiftrt:V2DI (reg:V2DI 24 xmm3 [orig:191 vect_var_.275 ] [191])
            (const_int 32 [0x20]))) tiles.cpp:506 1522 {lshrv2di3}
     (nil))
(insn 139 137 140 10 (set (reg:V2DI 24 xmm3 [194])
        (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 24 xmm3 [195])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ])))
            (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 22 xmm1 [190])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ]))))) tiles.cpp:506 1500 {*vec_widen_umult_even_v4si}
     (nil))
(insn 140 139 141 10 (set (reg:V4SI 23 xmm2 [orig:192 vect_var_.276 ] [192])
        (vec_select:V4SI (reg:V4SI 26 xmm5 [193])
            (parallel [
                    (const_int 0 [0])
                    (const_int 2 [0x2])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ]))) tiles.cpp:506 1631 {sse2_pshufd_1}
     (nil))
(insn 141 140 142 10 (set (reg:V4SI 24 xmm3 [194])
        (vec_select:V4SI (reg:V4SI 24 xmm3 [194])
            (parallel [
                    (const_int 0 [0])
                    (const_int 2 [0x2])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ]))) tiles.cpp:506 1631 {sse2_pshufd_1}
     (nil))
(insn 142 141 143 10 (set (reg:V4SI 23 xmm2 [orig:192 vect_var_.276 ] [192])
        (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 23 xmm2 [orig:192 vect_var_.276 ] [192])
                (reg:V4SI 24 xmm3 [194]))
            (parallel [
                    (const_int 0 [0])
                    (const_int 4 [0x4])
                    (const_int 1 [0x1])
                    (const_int 5 [0x5])
                ]))) tiles.cpp:506 1616 {vec_interleave_lowv4si}
     (expr_list:REG_DEAD (reg:V4SI 24 xmm3 [194])
        (nil)))
(insn 143 142 145 10 (set (mem/c:V4SI (plus:DI (reg/f:DI 7 sp)
                (const_int 208 [0xd0])) [0 MEM[(int[20] *)&wrap_widths_times_num_tilings + 16B]+0 S16 A128])
        (reg:V4SI 23 xmm2 [orig:192 vect_var_.276 ] [192])) tiles.cpp:506 1142 {*movv4si_internal}
     (expr_list:REG_DEAD (reg:V4SI 23 xmm2 [orig:192 vect_var_.276 ] [192])
        (nil)))
(debug_insn 145 143 146 10 (var_location:SI i (debug_expr:SI D#17)) -1
     (nil))
(insn 146 145 147 10 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 1 dx [orig:79 bnd.268 ] [79])
            (const_int 2 [0x2]))) 7 {*cmpsi_1}
     (nil))
(jump_insn 147 146 148 10 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 206)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
            (nil)))
 -> 206)
;; lr  out 	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1]
;; live  out 	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1]

 succ:       11 [66.7%]  (FALLTHRU,CAN_FALLTHRU)
             14 [33.3%]  (CAN_FALLTHRU)

basic block 11, loop depth 0, count 0, freq 8, maybe hot
 prev block 10, next block 12, flags: (REACHABLE, RTL, MODIFIED)
 pred:       10 [66.7%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1]
;; lr  use 	 1 [dx] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1]
;; lr  def 	 17 [flags] 23 [xmm2] 24 [xmm3] 27 [xmm6]
;; live  in  	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1]
;; live  gen 	 17 [flags] 23 [xmm2] 24 [xmm3] 27 [xmm6]
;; live  kill	

(note 148 147 149 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 149 148 150 11 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(insn 150 149 480 11 (set (reg:V16QI 24 xmm3 [orig:197 vect_var_.275 ] [197])
        (unspec:V16QI [
                (mem:V16QI (plus:DI (reg/v/f:DI 6 bp [orig:151 wrap_widths ] [151])
                        (const_int 32 [0x20])) [0 MEM[(int *)wrap_widths_39(D) + 32B]+0 S16 A32])
            ] UNSPEC_LOADU)) tiles.cpp:506 1162 {sse2_loaddqu}
     (nil))
(insn 480 150 151 11 (set (reg:V4SI 27 xmm6 [308])
        (reg:V4SI 24 xmm3 [orig:197 vect_var_.275 ] [197])) tiles.cpp:506 1142 {*movv4si_internal}
     (nil))
(insn 151 480 152 11 (set (reg:V2DI 27 xmm6 [308])
        (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 27 xmm6 [308])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ])))
            (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 21 xmm0 [184])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ]))))) tiles.cpp:506 1500 {*vec_widen_umult_even_v4si}
     (nil))
(insn 152 151 154 11 (set (reg:V2DI 24 xmm3 [201])
        (lshiftrt:V2DI (reg:V2DI 24 xmm3 [orig:197 vect_var_.275 ] [197])
            (const_int 32 [0x20]))) tiles.cpp:506 1522 {lshrv2di3}
     (nil))
(insn 154 152 155 11 (set (reg:V2DI 24 xmm3 [200])
        (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 24 xmm3 [201])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ])))
            (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 22 xmm1 [190])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ]))))) tiles.cpp:506 1500 {*vec_widen_umult_even_v4si}
     (nil))
(insn 155 154 156 11 (set (reg:V4SI 23 xmm2 [orig:198 vect_var_.276 ] [198])
        (vec_select:V4SI (reg:V4SI 27 xmm6 [199])
            (parallel [
                    (const_int 0 [0])
                    (const_int 2 [0x2])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ]))) tiles.cpp:506 1631 {sse2_pshufd_1}
     (nil))
(insn 156 155 157 11 (set (reg:V4SI 24 xmm3 [200])
        (vec_select:V4SI (reg:V4SI 24 xmm3 [200])
            (parallel [
                    (const_int 0 [0])
                    (const_int 2 [0x2])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ]))) tiles.cpp:506 1631 {sse2_pshufd_1}
     (nil))
(insn 157 156 158 11 (set (reg:V4SI 23 xmm2 [orig:198 vect_var_.276 ] [198])
        (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 23 xmm2 [orig:198 vect_var_.276 ] [198])
                (reg:V4SI 24 xmm3 [200]))
            (parallel [
                    (const_int 0 [0])
                    (const_int 4 [0x4])
                    (const_int 1 [0x1])
                    (const_int 5 [0x5])
                ]))) tiles.cpp:506 1616 {vec_interleave_lowv4si}
     (expr_list:REG_DEAD (reg:V4SI 24 xmm3 [200])
        (nil)))
(insn 158 157 160 11 (set (mem/c:V4SI (plus:DI (reg/f:DI 7 sp)
                (const_int 224 [0xe0])) [0 MEM[(int[20] *)&wrap_widths_times_num_tilings + 32B]+0 S16 A128])
        (reg:V4SI 23 xmm2 [orig:198 vect_var_.276 ] [198])) tiles.cpp:506 1142 {*movv4si_internal}
     (expr_list:REG_DEAD (reg:V4SI 23 xmm2 [orig:198 vect_var_.276 ] [198])
        (nil)))
(debug_insn 160 158 161 11 (var_location:SI i (debug_expr:SI D#17)) -1
     (nil))
(insn 161 160 162 11 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 1 dx [orig:79 bnd.268 ] [79])
            (const_int 3 [0x3]))) 7 {*cmpsi_1}
     (nil))
(jump_insn 162 161 163 11 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 206)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
            (nil)))
 -> 206)
;; lr  out 	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1]
;; live  out 	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1]

 succ:       12 [66.7%]  (FALLTHRU,CAN_FALLTHRU)
             14 [33.3%]  (CAN_FALLTHRU)

basic block 12, loop depth 0, count 0, freq 8, maybe hot
 prev block 11, next block 13, flags: (REACHABLE, RTL, MODIFIED)
 pred:       11 [66.7%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1]
;; lr  use 	 1 [dx] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1]
;; lr  def 	 17 [flags] 23 [xmm2] 24 [xmm3] 28 [xmm7]
;; live  in  	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1]
;; live  gen 	 17 [flags] 23 [xmm2] 24 [xmm3] 28 [xmm7]
;; live  kill	

(note 163 162 164 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 164 163 165 12 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(insn 165 164 483 12 (set (reg:V16QI 24 xmm3 [orig:203 vect_var_.275 ] [203])
        (unspec:V16QI [
                (mem:V16QI (plus:DI (reg/v/f:DI 6 bp [orig:151 wrap_widths ] [151])
                        (const_int 48 [0x30])) [0 MEM[(int *)wrap_widths_39(D) + 48B]+0 S16 A32])
            ] UNSPEC_LOADU)) tiles.cpp:506 1162 {sse2_loaddqu}
     (nil))
(insn 483 165 166 12 (set (reg:V4SI 28 xmm7 [309])
        (reg:V4SI 24 xmm3 [orig:203 vect_var_.275 ] [203])) tiles.cpp:506 1142 {*movv4si_internal}
     (nil))
(insn 166 483 167 12 (set (reg:V2DI 28 xmm7 [309])
        (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 28 xmm7 [309])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ])))
            (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 21 xmm0 [184])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ]))))) tiles.cpp:506 1500 {*vec_widen_umult_even_v4si}
     (nil))
(insn 167 166 169 12 (set (reg:V2DI 24 xmm3 [207])
        (lshiftrt:V2DI (reg:V2DI 24 xmm3 [orig:203 vect_var_.275 ] [203])
            (const_int 32 [0x20]))) tiles.cpp:506 1522 {lshrv2di3}
     (nil))
(insn 169 167 170 12 (set (reg:V2DI 24 xmm3 [206])
        (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 24 xmm3 [207])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ])))
            (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 22 xmm1 [190])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ]))))) tiles.cpp:506 1500 {*vec_widen_umult_even_v4si}
     (nil))
(insn 170 169 171 12 (set (reg:V4SI 23 xmm2 [orig:204 vect_var_.276 ] [204])
        (vec_select:V4SI (reg:V4SI 28 xmm7 [205])
            (parallel [
                    (const_int 0 [0])
                    (const_int 2 [0x2])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ]))) tiles.cpp:506 1631 {sse2_pshufd_1}
     (nil))
(insn 171 170 172 12 (set (reg:V4SI 24 xmm3 [206])
        (vec_select:V4SI (reg:V4SI 24 xmm3 [206])
            (parallel [
                    (const_int 0 [0])
                    (const_int 2 [0x2])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ]))) tiles.cpp:506 1631 {sse2_pshufd_1}
     (nil))
(insn 172 171 173 12 (set (reg:V4SI 23 xmm2 [orig:204 vect_var_.276 ] [204])
        (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 23 xmm2 [orig:204 vect_var_.276 ] [204])
                (reg:V4SI 24 xmm3 [206]))
            (parallel [
                    (const_int 0 [0])
                    (const_int 4 [0x4])
                    (const_int 1 [0x1])
                    (const_int 5 [0x5])
                ]))) tiles.cpp:506 1616 {vec_interleave_lowv4si}
     (expr_list:REG_DEAD (reg:V4SI 24 xmm3 [206])
        (nil)))
(insn 173 172 175 12 (set (mem/c:V4SI (plus:DI (reg/f:DI 7 sp)
                (const_int 240 [0xf0])) [0 MEM[(int[20] *)&wrap_widths_times_num_tilings + 48B]+0 S16 A128])
        (reg:V4SI 23 xmm2 [orig:204 vect_var_.276 ] [204])) tiles.cpp:506 1142 {*movv4si_internal}
     (expr_list:REG_DEAD (reg:V4SI 23 xmm2 [orig:204 vect_var_.276 ] [204])
        (nil)))
(debug_insn 175 173 176 12 (var_location:SI i (debug_expr:SI D#17)) -1
     (nil))
(insn 176 175 177 12 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 1 dx [orig:79 bnd.268 ] [79])
            (const_int 4 [0x4]))) 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 1 dx [orig:79 bnd.268 ] [79])
        (nil)))
(jump_insn 177 176 178 12 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 206)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
            (nil)))
 -> 206)
;; lr  out 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1]
;; live  out 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1]

 succ:       13 [66.7%]  (FALLTHRU,CAN_FALLTHRU)
             14 [33.3%]  (CAN_FALLTHRU)

basic block 13, loop depth 0, count 0, freq 8, maybe hot
 prev block 12, next block 14, flags: (REACHABLE, RTL, MODIFIED)
 pred:       12 [66.7%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1]
;; lr  use 	 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1]
;; lr  def 	 21 [xmm0] 22 [xmm1] 23 [xmm2]
;; live  in  	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1]
;; live  gen 	 21 [xmm0] 22 [xmm1] 23 [xmm2]
;; live  kill	

(note 178 177 179 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 179 178 180 13 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(insn 180 179 181 13 (set (reg:V16QI 23 xmm2 [orig:209 vect_var_.275 ] [209])
        (unspec:V16QI [
                (mem:V16QI (plus:DI (reg/v/f:DI 6 bp [orig:151 wrap_widths ] [151])
                        (const_int 64 [0x40])) [0 MEM[(int *)wrap_widths_39(D) + 64B]+0 S16 A32])
            ] UNSPEC_LOADU)) tiles.cpp:506 1162 {sse2_loaddqu}
     (nil))
(insn 181 180 182 13 (set (reg:V2DI 21 xmm0 [211])
        (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 21 xmm0 [184])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ])))
            (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 23 xmm2 [orig:209 vect_var_.275 ] [209])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ]))))) tiles.cpp:506 1500 {*vec_widen_umult_even_v4si}
     (nil))
(insn 182 181 184 13 (set (reg:V2DI 23 xmm2 [213])
        (lshiftrt:V2DI (reg:V2DI 23 xmm2 [orig:209 vect_var_.275 ] [209])
            (const_int 32 [0x20]))) tiles.cpp:506 1522 {lshrv2di3}
     (nil))
(insn 184 182 185 13 (set (reg:V2DI 22 xmm1 [212])
        (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 22 xmm1 [190])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ])))
            (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 23 xmm2 [213])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ]))))) tiles.cpp:506 1500 {*vec_widen_umult_even_v4si}
     (expr_list:REG_DEAD (reg:V4SI 23 xmm2 [213])
        (nil)))
(insn 185 184 186 13 (set (reg:V4SI 21 xmm0 [orig:210 vect_var_.276 ] [210])
        (vec_select:V4SI (reg:V4SI 21 xmm0 [211])
            (parallel [
                    (const_int 0 [0])
                    (const_int 2 [0x2])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ]))) tiles.cpp:506 1631 {sse2_pshufd_1}
     (nil))
(insn 186 185 187 13 (set (reg:V4SI 22 xmm1 [212])
        (vec_select:V4SI (reg:V4SI 22 xmm1 [212])
            (parallel [
                    (const_int 0 [0])
                    (const_int 2 [0x2])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ]))) tiles.cpp:506 1631 {sse2_pshufd_1}
     (nil))
(insn 187 186 188 13 (set (reg:V4SI 21 xmm0 [orig:210 vect_var_.276 ] [210])
        (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 21 xmm0 [orig:210 vect_var_.276 ] [210])
                (reg:V4SI 22 xmm1 [212]))
            (parallel [
                    (const_int 0 [0])
                    (const_int 4 [0x4])
                    (const_int 1 [0x1])
                    (const_int 5 [0x5])
                ]))) tiles.cpp:506 1616 {vec_interleave_lowv4si}
     (expr_list:REG_DEAD (reg:V4SI 22 xmm1 [212])
        (nil)))
(insn 188 187 190 13 (set (mem/c:V4SI (plus:DI (reg/f:DI 7 sp)
                (const_int 256 [0x100])) [0 MEM[(int[20] *)&wrap_widths_times_num_tilings + 64B]+0 S16 A128])
        (reg:V4SI 21 xmm0 [orig:210 vect_var_.276 ] [210])) tiles.cpp:506 1142 {*movv4si_internal}
     (expr_list:REG_DEAD (reg:V4SI 21 xmm0 [orig:210 vect_var_.276 ] [210])
        (nil)))
(debug_insn 190 188 234 13 (var_location:SI i (debug_expr:SI D#17)) -1
     (nil))
;; lr  out 	 0 [ax] 3 [bx] 6 [bp] 7 [sp]
;; live  out 	 0 [ax] 3 [bx] 6 [bp] 7 [sp]

 succ:       14 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 14, loop depth 0, count 0, freq 10, maybe hot
 prev block 13, next block 15, flags: (REACHABLE, RTL, MODIFIED)
 pred:       12 [33.3%]  (CAN_FALLTHRU)
             9 [33.3%]  (CAN_FALLTHRU)
             10 [33.3%]  (CAN_FALLTHRU)
             11 [33.3%]  (CAN_FALLTHRU)
             13 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 6 [bp] 7 [sp]
;; lr  use 	 0 [ax] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 3 [bx] 6 [bp] 7 [sp]
;; live  gen 	 17 [flags]
;; live  kill	

(code_label 206 202 207 14 178 "" [4 uses])
(note 207 206 209 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 209 207 210 14 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 0 ax [orig:113 i ] [113])
            (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                    (const_int 4 [0x4])) [0 %sfp+-28 S4 A32]))) 7 {*cmpsi_1}
     (nil))
(jump_insn 210 209 357 14 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 211)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 6666 [0x1a0a])
            (nil)))
 -> 211)
;; lr  out 	 0 [ax] 3 [bx] 6 [bp] 7 [sp]
;; live  out 	 0 [ax] 3 [bx] 6 [bp] 7 [sp]

 succ:       15 [66.7%]  (CAN_FALLTHRU)
             18 [33.3%]  (FALLTHRU,CAN_FALLTHRU)

basic block 15, loop depth 0, count 0, freq 12, maybe hot
 prev block 14, next block 16, flags: (REACHABLE, RTL, MODIFIED)
 pred:       36 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
             14 [66.7%]  (CAN_FALLTHRU)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 6 [bp] 7 [sp]
;; lr  use 	 0 [ax] 3 [bx] 6 [bp] 7 [sp]
;; lr  def 	 1 [dx] 2 [cx] 5 [di] 17 [flags]
;; live  in  	 0 [ax] 3 [bx] 6 [bp] 7 [sp]
;; live  gen 	 1 [dx] 2 [cx] 5 [di] 17 [flags]
;; live  kill	 17 [flags]

(code_label 211 549 212 15 177 "" [1 uses])
(note 212 211 213 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 213 212 214 15 (var_location:SI i (reg/v:SI 0 ax [orig:113 i ] [113])) -1
     (nil))
(insn 214 213 216 15 (set (reg:DI 1 dx [orig:219 i ] [219])
        (sign_extend:DI (reg/v:SI 0 ax [orig:113 i ] [113]))) tiles.cpp:506 149 {*extendsidi2_rex64}
     (nil))
(note 216 214 547 15 NOTE_INSN_DELETED)
(insn 547 216 548 15 (set (reg:SI 2 cx [orig:221 D.26281 ] [221])
        (mem:SI (plus:DI (mult:DI (reg:DI 1 dx [orig:219 i ] [219])
                    (const_int 4 [0x4]))
                (reg/v/f:DI 6 bp [orig:151 wrap_widths ] [151])) [0 *_107+0 S4 A32])) tiles.cpp:506 89 {*movsi_internal}
     (nil))
(insn 548 547 218 15 (parallel [
            (set (reg:SI 2 cx [orig:221 D.26281 ] [221])
                (mult:SI (reg:SI 2 cx [orig:221 D.26281 ] [221])
                    (reg/v:SI 3 bx [orig:147 num_tilings ] [147])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:506 344 {*mulsi3_1}
     (nil))
(insn 218 548 513 15 (set (mem/j:SI (plus:DI (plus:DI (mult:DI (reg:DI 1 dx [orig:219 i ] [219])
                        (const_int 4 [0x4]))
                    (reg/f:DI 7 sp))
                (const_int 192 [0xc0])) [0 wrap_widths_times_num_tilings S4 A32])
        (reg:SI 2 cx [orig:221 D.26281 ] [221])) tiles.cpp:506 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [orig:221 D.26281 ] [221])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:219 i ] [219])
            (nil))))
(insn 513 218 221 15 (set (reg/v:SI 1 dx [orig:80 i ] [80])
        (plus:SI (reg/v:SI 0 ax [orig:113 i ] [113])
            (const_int 1 [0x1]))) tiles.cpp:503 266 {*leasi}
     (nil))
(debug_insn 221 513 502 15 (var_location:SI i (reg/v:SI 1 dx [orig:80 i ] [80])) -1
     (nil))
(insn 502 221 222 15 (set (reg/v:SI 5 di [orig:150 num_floats ] [150])
        (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 4 [0x4])) [0 %sfp+-28 S4 A32])) tiles.cpp:503 89 {*movsi_internal}
     (nil))
(insn 222 502 223 15 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 5 di [orig:150 num_floats ] [150])
            (reg/v:SI 1 dx [orig:80 i ] [80]))) tiles.cpp:503 7 {*cmpsi_1}
     (nil))
(jump_insn 223 222 224 15 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 59)
            (pc))) tiles.cpp:503 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 2500 [0x9c4])
            (nil)))
 -> 59)
;; lr  out 	 0 [ax] 1 [dx] 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; live  out 	 0 [ax] 1 [dx] 3 [bx] 5 [di] 6 [bp] 7 [sp]

 succ:       16 [75.0%]  (FALLTHRU,CAN_FALLTHRU)
             18 [25.0%]  (CAN_FALLTHRU)

basic block 16, loop depth 0, count 0, freq 12, maybe hot
 prev block 15, next block 17, flags: (REACHABLE, RTL, MODIFIED)
 pred:       15 [75.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; lr  use 	 0 [ax] 1 [dx] 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 17 [flags]
;; live  in  	 0 [ax] 1 [dx] 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 17 [flags]
;; live  kill	 17 [flags]

(note 224 223 225 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(debug_insn 225 224 226 16 (var_location:SI i (reg/v:SI 1 dx [orig:80 i ] [80])) -1
     (nil))
(insn 226 225 228 16 (set (reg:DI 1 dx [orig:223 i ] [223])
        (sign_extend:DI (reg/v:SI 1 dx [orig:80 i ] [80]))) tiles.cpp:506 149 {*extendsidi2_rex64}
     (nil))
(note 228 226 545 16 NOTE_INSN_DELETED)
(insn 545 228 546 16 (set (reg:SI 2 cx [orig:225 D.26281 ] [225])
        (mem:SI (plus:DI (mult:DI (reg:DI 1 dx [orig:223 i ] [223])
                    (const_int 4 [0x4]))
                (reg/v/f:DI 6 bp [orig:151 wrap_widths ] [151])) [0 *_33+0 S4 A32])) tiles.cpp:506 89 {*movsi_internal}
     (nil))
(insn 546 545 230 16 (parallel [
            (set (reg:SI 2 cx [orig:225 D.26281 ] [225])
                (mult:SI (reg:SI 2 cx [orig:225 D.26281 ] [225])
                    (reg/v:SI 3 bx [orig:147 num_tilings ] [147])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:506 344 {*mulsi3_1}
     (nil))
(insn 230 546 361 16 (set (mem/j:SI (plus:DI (plus:DI (mult:DI (reg:DI 1 dx [orig:223 i ] [223])
                        (const_int 4 [0x4]))
                    (reg/f:DI 7 sp))
                (const_int 192 [0xc0])) [0 wrap_widths_times_num_tilings S4 A32])
        (reg:SI 2 cx [orig:225 D.26281 ] [225])) tiles.cpp:506 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [orig:225 D.26281 ] [225])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:223 i ] [223])
            (nil))))
(debug_insn 361 230 231 16 (var_location:SI D#21 (plus:SI (reg/v:SI 0 ax [orig:113 i ] [113])
        (const_int 2 [0x2]))) -1
     (nil))
(insn 231 361 233 16 (parallel [
            (set (reg/v:SI 0 ax [orig:65 i ] [65])
                (plus:SI (reg/v:SI 0 ax [orig:113 i ] [113])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:503 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(debug_insn 233 231 235 16 (var_location:SI i (debug_expr:SI D#21)) -1
     (nil))
(insn 235 233 236 16 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 0 ax [orig:65 i ] [65])
            (reg/v:SI 5 di [orig:150 num_floats ] [150]))) tiles.cpp:503 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg/v:SI 5 di [orig:150 num_floats ] [150])
        (nil)))
(jump_insn 236 235 240 16 (set (pc)
        (if_then_else (lt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 234)
            (pc))) tiles.cpp:503 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 7500 [0x1d4c])
            (nil)))
 -> 234)
;; lr  out 	 0 [ax] 3 [bx] 6 [bp] 7 [sp]
;; live  out 	 0 [ax] 3 [bx] 6 [bp] 7 [sp]

 succ:       17 [75.0%]  (CAN_FALLTHRU)
             18 [25.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 17, loop depth 0, count 0, freq 12, maybe hot
 prev block 16, next block 18, flags: (REACHABLE, RTL, MODIFIED)
 pred:       16 [75.0%]  (CAN_FALLTHRU)
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 6 [bp] 7 [sp]
;; lr  use 	 0 [ax] 3 [bx] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
;; live  in  	 0 [ax] 3 [bx] 6 [bp] 7 [sp]
;; live  gen 	 0 [ax] 1 [dx]
;; live  kill	 17 [flags]

(code_label 234 190 193 17 180 "" [1 uses])
(note 193 234 194 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(debug_insn 194 193 195 17 (var_location:SI i (debug_expr:SI D#21)) -1
     (nil))
(insn 195 194 197 17 (set (reg:DI 0 ax [orig:215 i ] [215])
        (sign_extend:DI (reg/v:SI 0 ax [orig:65 i ] [65]))) tiles.cpp:506 149 {*extendsidi2_rex64}
     (nil))
(note 197 195 550 17 NOTE_INSN_DELETED)
(insn 550 197 551 17 (set (reg:SI 1 dx [orig:217 D.26281 ] [217])
        (mem:SI (plus:DI (mult:DI (reg:DI 0 ax [orig:215 i ] [215])
                    (const_int 4 [0x4]))
                (reg/v/f:DI 6 bp [orig:151 wrap_widths ] [151])) [0 *_149+0 S4 A32])) tiles.cpp:506 89 {*movsi_internal}
     (nil))
(insn 551 550 199 17 (parallel [
            (set (reg:SI 1 dx [orig:217 D.26281 ] [217])
                (mult:SI (reg:SI 1 dx [orig:217 D.26281 ] [217])
                    (reg/v:SI 3 bx [orig:147 num_tilings ] [147])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:506 344 {*mulsi3_1}
     (nil))
(insn 199 551 200 17 (set (mem/j:SI (plus:DI (plus:DI (mult:DI (reg:DI 0 ax [orig:215 i ] [215])
                        (const_int 4 [0x4]))
                    (reg/f:DI 7 sp))
                (const_int 192 [0xc0])) [0 wrap_widths_times_num_tilings S4 A32])
        (reg:SI 1 dx [orig:217 D.26281 ] [217])) tiles.cpp:506 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [orig:217 D.26281 ] [217])
        (expr_list:REG_DEAD (reg:DI 0 ax [orig:215 i ] [215])
            (nil))))
(debug_insn 200 199 202 17 (var_location:SI D#20 (plus:SI (debug_expr:SI D#21)
        (const_int 1 [0x1]))) tiles.cpp:503 -1
     (nil))
(debug_insn 202 200 206 17 (var_location:SI i (debug_expr:SI D#20)) -1
     (nil))
;; lr  out 	 3 [bx] 6 [bp] 7 [sp]
;; live  out 	 3 [bx] 6 [bp] 7 [sp]

 succ:       18 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 18, loop depth 0, count 0, freq 17, maybe hot
 prev block 17, next block 19, flags: (REACHABLE, RTL, MODIFIED)
 pred:       14 [33.3%]  (FALLTHRU,CAN_FALLTHRU)
             15 [25.0%]  (CAN_FALLTHRU)
             4 [4.8%]  (FALLTHRU,CAN_FALLTHRU)
             17 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
             16 [25.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp]
;; lr  use 	 3 [bx] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 3 [bx] 6 [bp] 7 [sp]
;; live  gen 	 17 [flags]
;; live  kill	

(code_label 59 52 60 18 171 "" [1 uses])
(note 60 59 61 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(debug_insn 61 60 62 18 (var_location:SI j (const_int 0 [0])) -1
     (nil))
(insn 62 61 63 18 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 3 bx [orig:147 num_tilings ] [147])
            (const_int 0 [0]))) tiles.cpp:510 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 63 62 67 18 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 240)
            (pc))) tiles.cpp:510 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 240)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp]
;; live  out 	 3 [bx] 6 [bp] 7 [sp]

 succ:       19 [91.0%]  (CAN_FALLTHRU)
             33 [9.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 19, loop depth 0, count 0, freq 15, maybe hot
 prev block 18, next block 20, flags: (REACHABLE, RTL, MODIFIED)
 pred:       18 [91.0%]  (CAN_FALLTHRU)
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 6 [bp] 17 [flags] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  in  	 3 [bx] 6 [bp] 7 [sp]
;; live  gen 	 0 [ax] 6 [bp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  kill	 17 [flags]

(code_label 240 236 241 19 173 "" [1 uses])
(note 241 240 242 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 242 241 243 19 (set (reg:DI 44 r15 [orig:93 ivtmp.305 ] [93])
        (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 24 [0x18])) [0 %sfp+-8 S8 A64])) 87 {*movdi_internal_rex64}
     (nil))
(note 243 242 491 19 NOTE_INSN_DELETED)
(insn 491 243 543 19 (set (reg/v:SI 0 ax [orig:150 num_floats ] [150])
        (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 4 [0x4])) [0 %sfp+-28 S4 A32])) 89 {*movsi_internal}
     (nil))
(insn 543 491 245 19 (parallel [
            (set (reg:DI 0 ax [orig:228 D.26282 ] [228])
                (zero_extend:DI (plus:SI (reg/v:SI 0 ax [orig:150 num_floats ] [150])
                        (const_int -1 [0xffffffffffffffff]))))
            (clobber (reg:CC 17 flags))
        ]) 275 {addsi_1_zext}
     (nil))
(note 245 543 246 19 NOTE_INSN_DELETED)
(insn 246 245 544 19 (set (reg:DI 42 r13 [orig:143 D.26282 ] [143])
        (plus:DI (mult:DI (reg:DI 0 ax [orig:228 D.26282 ] [228])
                (const_int 4 [0x4]))
            (const_int 4 [0x4]))) 267 {*leadi}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:228 D.26282 ] [228])
        (nil)))
(insn 544 246 370 19 (parallel [
            (set (reg:DI 43 r14 [orig:106 j ] [106])
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:510 81 {*movdi_xor}
     (nil))
(insn 370 544 413 19 (set (reg/f:DI 41 r12 [255])
        (plus:DI (reg/f:DI 7 sp)
            (const_int 272 [0x110]))) 267 {*leadi}
     (expr_list:REG_EQUIV (plus:DI (reg/f:DI 20 frame)
            (const_int -176 [0xffffffffffffff50]))
        (nil)))
(insn 413 370 503 19 (set (reg/v/f:DI 0 ax [orig:151 wrap_widths ] [151])
        (reg/v/f:DI 6 bp [orig:151 wrap_widths ] [151])) 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 6 bp [orig:151 wrap_widths ] [151])
        (nil)))
(note 503 413 414 19 NOTE_INSN_DELETED)
(insn 414 503 415 19 (set (reg:DI 6 bp [orig:93 ivtmp.305 ] [93])
        (reg:DI 44 r15 [orig:93 ivtmp.305 ] [93])) 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 44 r15 [orig:93 ivtmp.305 ] [93])
        (nil)))
(insn 415 414 417 19 (set (reg/v:SI 44 r15 [orig:106 j ] [106])
        (reg/v:SI 43 r14 [orig:106 j ] [106])) 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 43 r14 [orig:106 j ] [106])
        (nil)))
(insn 417 415 346 19 (set (reg/v/f:DI 43 r14 [orig:151 wrap_widths ] [151])
        (reg/v/f:DI 0 ax [orig:151 wrap_widths ] [151])) 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 0 ax [orig:151 wrap_widths ] [151])
        (nil)))
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

 succ:       20 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 20, loop depth 0, count 0, freq 167, maybe hot
 prev block 19, next block 21, flags: (REACHABLE, RTL, MODIFIED)
 pred:       32 [91.0%]  (FALLTHRU,DFS_BACK,CAN_FALLTHRU)
             19 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 17 [flags]
;; live  kill	

(code_label 339 337 340 20 181 "" [0 uses])
(note 340 339 341 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(debug_insn 341 340 342 20 (var_location:SI j (reg/v:SI 44 r15 [orig:106 j ] [106])) -1
     (nil))
(debug_insn 342 341 538 20 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(insn 538 342 539 20 (set (reg:SI 0 ax)
        (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 4 [0x4])) [0 %sfp+-28 S4 A32])) tiles.cpp:513 89 {*movsi_internal}
     (nil))
(insn 539 538 344 20 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:SI 0 ax)
            (const_int 0 [0]))) tiles.cpp:513 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 344 539 345 20 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 359)
            (pc))) tiles.cpp:513 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 476 [0x1dc])
            (nil)))
 -> 359)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

 succ:       21 [95.2%]  (FALLTHRU,CAN_FALLTHRU)
             35 [4.8%]  (CAN_FALLTHRU)

basic block 21, loop depth 0, count 0, freq 159, maybe hot
 prev block 20, next block 22, flags: (REACHABLE, RTL, MODIFIED)
 pred:       20 [95.2%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp]
;; lr  def 	 2 [cx] 5 [di] 17 [flags] 38 [r9] 40 [r11]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 2 [cx] 5 [di] 38 [r9] 40 [r11]
;; live  kill	 17 [flags]

(note 345 344 15 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 15 345 537 21 (set (reg:SI 38 r9 [orig:62 ivtmp.295 ] [62])
        (const_int 1 [0x1])) tiles.cpp:513 89 {*movsi_internal}
     (nil))
(insn 537 15 371 21 (parallel [
            (set (reg:DI 2 cx [orig:71 ivtmp.291 ] [71])
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:513 81 {*movdi_xor}
     (nil))
(insn 371 537 372 21 (set (reg/f:DI 40 r11 [257])
        (plus:DI (reg/f:DI 7 sp)
            (const_int 32 [0x20]))) 267 {*leadi}
     (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -416 [0xfffffffffffffe60]))
        (nil)))
(insn 372 371 351 21 (set (reg/f:DI 5 di [256])
        (plus:DI (reg/f:DI 7 sp)
            (const_int 112 [0x70]))) 267 {*leadi}
     (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -336 [0xfffffffffffffeb0]))
        (nil)))
;; lr  out 	 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

 succ:       22 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 22, loop depth 0, count 0, freq 3333, maybe hot
 prev block 21, next block 23, flags: (REACHABLE, RTL, MODIFIED)
 pred:       30 [95.2%]  (DFS_BACK,CAN_FALLTHRU)
             21 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(7){ }}
;; lr  in  	 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 2 [cx] 5 [di] 7 [sp] 40 [r11]
;; lr  def 	 4 [si] 17 [flags] 37 [r8]
;; live  in  	 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 4 [si] 17 [flags] 37 [r8]
;; live  kill	

(code_label 346 417 250 22 191 "" [1 uses])
(note 250 346 251 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(debug_insn 251 250 253 22 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(insn 253 251 255 22 (set (reg:SI 37 r8 [orig:82 D.26281 ] [82])
        (mem:SI (plus:DI (reg/f:DI 40 r11 [257])
                (reg:DI 2 cx [orig:71 ivtmp.291 ] [71])) [0 MEM[symbol: qstate, index: ivtmp.291_105, offset: 0B]+0 S4 A32])) tiles.cpp:516 89 {*movsi_internal}
     (nil))
(insn 255 253 256 22 (set (reg:SI 4 si [orig:83 D.26281 ] [83])
        (mem:SI (plus:DI (reg/f:DI 5 di [256])
                (reg:DI 2 cx [orig:71 ivtmp.291 ] [71])) [0 MEM[symbol: base, index: ivtmp.291_105, offset: 0B]+0 S4 A32])) tiles.cpp:516 89 {*movsi_internal}
     (nil))
(insn 256 255 257 22 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 37 r8 [orig:82 D.26281 ] [82])
            (reg:SI 4 si [orig:83 D.26281 ] [83]))) tiles.cpp:516 7 {*cmpsi_1}
     (nil))
(jump_insn 257 256 258 22 (set (pc)
        (if_then_else (lt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 264)
            (pc))) tiles.cpp:516 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 264)
;; lr  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

 succ:       23 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
             34 [50.0%]  (CAN_FALLTHRU)

basic block 23, loop depth 0, count 0, freq 1667, maybe hot
 prev block 22, next block 24, flags: (REACHABLE, RTL, MODIFIED)
 pred:       22 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(7){ }}
;; lr  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 3 [bx] 4 [si] 7 [sp] 37 [r8]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags] 37 [r8]
;; live  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 1 [dx] 37 [r8]
;; live  kill	 17 [flags]

(note 258 257 492 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 492 258 259 23 (set (reg:SI 0 ax [orig:232 D.26281 ] [232])
        (reg:SI 37 r8 [orig:82 D.26281 ] [82])) tiles.cpp:517 89 {*movsi_internal}
     (nil))
(insn 259 492 511 23 (parallel [
            (set (reg:SI 0 ax [orig:232 D.26281 ] [232])
                (minus:SI (reg:SI 0 ax [orig:232 D.26281 ] [232])
                    (reg:SI 4 si [orig:83 D.26281 ] [83])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:517 309 {*subsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 511 259 512 23 (parallel [
            (set (reg:SI 1 dx [orig:234 D.26281 ] [234])
                (ashiftrt:SI (reg:SI 0 ax [orig:232 D.26281 ] [232])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:517 539 {ashrsi3_cvt}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 512 511 261 23 (parallel [
            (set (reg:SI 0 ax [235])
                (div:SI (reg:SI 0 ax [orig:232 D.26281 ] [232])
                    (reg/v:SI 3 bx [orig:147 num_tilings ] [147])))
            (set (reg:SI 1 dx [orig:234 D.26281 ] [234])
                (mod:SI (reg:SI 0 ax [orig:232 D.26281 ] [232])
                    (reg/v:SI 3 bx [orig:147 num_tilings ] [147])))
            (use (reg:SI 1 dx [orig:234 D.26281 ] [234]))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:517 369 {*divmodsi4_noext}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_UNUSED (reg:SI 0 ax [235])
            (nil))))
(insn 261 512 495 23 (parallel [
            (set (reg:SI 37 r8 [orig:92 D.26281 ] [92])
                (minus:SI (reg:SI 37 r8 [orig:92 D.26281 ] [92])
                    (reg:SI 1 dx [orig:234 D.26281 ] [234])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:517 309 {*subsi_1}
     (expr_list:REG_DEAD (reg:SI 1 dx [orig:234 D.26281 ] [234])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 495 261 264 23 (set (reg:SI 1 dx [orig:92 D.26281 ] [92])
        (reg:SI 37 r8 [orig:92 D.26281 ] [92])) tiles.cpp:517 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 37 r8 [orig:92 D.26281 ] [92])
        (nil)))
;; lr  out 	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

 succ:       24 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 24, loop depth 0, count 0, freq 3333, maybe hot
 prev block 23, next block 25, flags: (REACHABLE, RTL, MODIFIED)
 pred:       34 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
             23 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(7){ }}
;; lr  in  	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 1 [dx] 2 [cx] 7 [sp] 41 [r12] 43 [r14]
;; lr  def 	 17 [flags] 37 [r8]
;; live  in  	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 17 [flags] 37 [r8]
;; live  kill	

(code_label 272 271 273 24 183 "" [0 uses])
(note 273 272 275 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 275 273 541 24 (set (mem:SI (plus:DI (reg/f:DI 41 r12 [255])
                (reg:DI 2 cx [orig:71 ivtmp.291 ] [71])) [0 MEM[symbol: coordinates, index: ivtmp.291_105, offset: 0B]+0 S4 A32])
        (reg:SI 1 dx [orig:92 D.26281 ] [92])) 89 {*movsi_internal}
     (nil))
(insn 541 275 542 24 (set (reg:SI 37 r8)
        (mem:SI (plus:DI (reg/v/f:DI 43 r14 [orig:151 wrap_widths ] [151])
                (reg:DI 2 cx [orig:71 ivtmp.291 ] [71])) [0 MEM[base: wrap_widths_39(D), index: ivtmp.291_105, offset: 0B]+0 S4 A32])) tiles.cpp:521 89 {*movsi_internal}
     (nil))
(insn 542 541 277 24 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 37 r8)
            (const_int 0 [0]))) tiles.cpp:521 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 277 542 278 24 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 284)
            (pc))) tiles.cpp:521 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 284)
;; lr  out 	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

 succ:       25 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
             26 [50.0%]  (CAN_FALLTHRU)

basic block 25, loop depth 0, count 0, freq 1667, maybe hot
 prev block 24, next block 26, flags: (REACHABLE, RTL)
 pred:       24 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(7){ }}
;; lr  in  	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 1 [dx] 2 [cx] 7 [sp] 41 [r12]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
;; live  in  	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 1 [dx]
;; live  kill	 17 [flags]

(note 278 277 279 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(note 279 278 280 25 NOTE_INSN_DELETED)
(note 280 279 498 25 NOTE_INSN_DELETED)
(insn 498 280 507 25 (set (reg:SI 0 ax [247])
        (reg:SI 1 dx [orig:92 D.26281 ] [92])) tiles.cpp:521 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [orig:92 D.26281 ] [92])
        (nil)))
(insn 507 498 508 25 (parallel [
            (set (reg:SI 1 dx [orig:92 D.26281 ] [92])
                (ashiftrt:SI (reg:SI 0 ax [247])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:521 539 {ashrsi3_cvt}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 508 507 283 25 (parallel [
            (set (reg:SI 0 ax [247])
                (div:SI (reg:SI 0 ax [247])
                    (mem:SI (plus:DI (plus:DI (reg/f:DI 7 sp)
                                (reg:DI 2 cx [orig:71 ivtmp.291 ] [71]))
                            (const_int 192 [0xc0])) [0 MEM[symbol: wrap_widths_times_num_tilings, index: ivtmp.291_105, offset: 0B]+0 S4 A32])))
            (set (reg:SI 1 dx [orig:92 D.26281 ] [92])
                (mod:SI (reg:SI 0 ax [247])
                    (mem:SI (plus:DI (plus:DI (reg/f:DI 7 sp)
                                (reg:DI 2 cx [orig:71 ivtmp.291 ] [71]))
                            (const_int 192 [0xc0])) [0 MEM[symbol: wrap_widths_times_num_tilings, index: ivtmp.291_105, offset: 0B]+0 S4 A32])))
            (use (reg:SI 1 dx [orig:92 D.26281 ] [92]))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:521 369 {*divmodsi4_noext}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_UNUSED (reg:SI 0 ax [247])
            (nil))))
(insn 283 508 284 25 (set (mem:SI (plus:DI (reg/f:DI 41 r12 [255])
                (reg:DI 2 cx [orig:71 ivtmp.291 ] [71])) [0 MEM[symbol: coordinates, index: ivtmp.291_105, offset: 0B]+0 S4 A32])
        (reg:SI 1 dx [orig:92 D.26281 ] [92])) tiles.cpp:521 89 {*movsi_internal}
     (nil))
;; lr  out 	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

 succ:       26 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 26, loop depth 0, count 0, freq 3333, maybe hot
 prev block 25, next block 27, flags: (REACHABLE, RTL, MODIFIED)
 pred:       24 [50.0%]  (CAN_FALLTHRU)
             25 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u-1(7){ }}
;; lr  in  	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 1 [dx] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 17 [flags]
;; live  kill	

(code_label 284 283 285 26 184 "" [1 uses])
(note 285 284 286 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(insn 286 285 287 26 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:SI 1 dx [orig:92 D.26281 ] [92])
            (const_int 0 [0]))) tiles.cpp:523 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 287 286 313 26 (set (pc)
        (if_then_else (lt (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (label_ref 302)
            (pc))) tiles.cpp:523 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGOC 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 302)
;; lr  out 	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

 succ:       27 [91.0%]  (CAN_FALLTHRU)
             30 [9.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 27, loop depth 0, count 0, freq 819, maybe hot
Invalid sum of incoming frequencies 3033, should be 819
 prev block 26, next block 28, flags: (REACHABLE, RTL)
 pred:       26 [91.0%]  (CAN_FALLTHRU)
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u-1(7){ }}
;; lr  in  	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 2 [cx] 7 [sp]
;; lr  def 	 0 [ax]
;; live  in  	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax]
;; live  kill	

(code_label 302 18 303 27 185 "" [1 uses])
(note 303 302 305 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(insn 305 303 318 27 (set (reg:SI 0 ax [orig:127 D.26281 ] [127])
        (mem:SI (plus:DI (plus:DI (reg/f:DI 7 sp)
                    (reg:DI 2 cx [orig:71 ivtmp.291 ] [71]))
                (const_int 192 [0xc0])) [0 MEM[symbol: wrap_widths_times_num_tilings, index: ivtmp.291_105, offset: 0B]+0 S4 A32])) 89 {*movsi_internal}
     (nil))
;; lr  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

 succ:       28 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 28, loop depth 0, count 0, freq 9100, maybe hot
 prev block 27, next block 29, flags: (REACHABLE, RTL, MODIFIED)
 pred:       28 [91.0%]  (DFS_BACK,CAN_FALLTHRU)
             27 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 0 [ax] 1 [dx] 7 [sp]
;; lr  def 	 1 [dx] 17 [flags]
;; live  in  	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 1 [dx] 17 [flags]
;; live  kill	

(code_label 318 305 306 28 190 "" [1 uses])
(note 306 318 307 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(note 307 306 308 28 NOTE_INSN_DELETED)
(insn 308 307 309 28 (parallel [
            (set (reg:CCGOC 17 flags)
                (compare:CCGOC (plus:SI (reg:SI 1 dx [orig:92 D.26281 ] [92])
                        (reg:SI 0 ax [orig:127 D.26281 ] [127]))
                    (const_int 0 [0])))
            (set (reg:SI 1 dx [orig:92 D.26281 ] [92])
                (plus:SI (reg:SI 1 dx [orig:92 D.26281 ] [92])
                    (reg:SI 0 ax [orig:127 D.26281 ] [127])))
        ]) tiles.cpp:523 281 {*addsi_2}
     (nil))
(jump_insn 309 308 310 28 (set (pc)
        (if_then_else (lt (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 318)
            (pc))) tiles.cpp:523 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGOC 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 318)
;; lr  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

 succ:       28 [91.0%]  (DFS_BACK,CAN_FALLTHRU)
             29 [9.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)

basic block 29, loop depth 0, count 0, freq 819, maybe hot
 prev block 28, next block 30, flags: (REACHABLE, RTL, MODIFIED)
 pred:       28 [9.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u-1(7){ }}
;; lr  in  	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 1 [dx] 2 [cx] 7 [sp] 41 [r12]
;; lr  def 	
;; live  in  	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	
;; live  kill	

(note 310 309 312 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(insn 312 310 359 29 (set (mem:SI (plus:DI (reg/f:DI 41 r12 [255])
                (reg:DI 2 cx [orig:71 ivtmp.291 ] [71])) [0 MEM[symbol: coordinates, index: ivtmp.291_105, offset: 0B]+0 S4 A32])
        (reg:SI 1 dx [orig:92 D.26281 ] [92])) 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [orig:92 D.26281 ] [92])
        (nil)))
;; lr  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

 succ:       30 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 30, loop depth 0, count 0, freq 3333, maybe hot
Invalid sum of incoming frequencies 1119, should be 3333
 prev block 29, next block 31, flags: (REACHABLE, RTL, MODIFIED)
 pred:       26 [9.0%]  (FALLTHRU,CAN_FALLTHRU)
             29 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u-1(7){ }}
;; lr  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 2 [cx] 4 [si] 5 [di] 7 [sp] 38 [r9] 42 [r13]
;; lr  def 	 2 [cx] 4 [si] 17 [flags] 38 [r9]
;; live  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 2 [cx] 4 [si] 17 [flags] 38 [r9]
;; live  kill	 17 [flags]

(code_label 313 287 288 30 189 "" [0 uses])
(note 288 313 290 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(insn 290 288 291 30 (parallel [
            (set (reg:SI 4 si [250])
                (plus:SI (reg:SI 4 si [orig:83 D.26281 ] [83])
                    (reg:SI 38 r9 [orig:62 ivtmp.295 ] [62])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:527 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 291 290 293 30 (set (mem:SI (plus:DI (reg/f:DI 5 di [256])
                (reg:DI 2 cx [orig:71 ivtmp.291 ] [71])) [0 MEM[symbol: base, index: ivtmp.291_105, offset: 0B]+0 S4 A32])
        (reg:SI 4 si [250])) tiles.cpp:527 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [250])
        (nil)))
(debug_insn 293 291 294 30 (var_location:SI i (debug_expr:SI D#18)) -1
     (nil))
(insn 294 293 295 30 (parallel [
            (set (reg:DI 2 cx [orig:71 ivtmp.291 ] [71])
                (plus:DI (reg:DI 2 cx [orig:71 ivtmp.291 ] [71])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 295 294 297 30 (parallel [
            (set (reg:SI 38 r9 [orig:62 ivtmp.295 ] [62])
                (plus:SI (reg:SI 38 r9 [orig:62 ivtmp.295 ] [62])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 297 295 298 30 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 2 cx [orig:71 ivtmp.291 ] [71])
            (reg:DI 42 r13 [orig:143 D.26282 ] [143]))) tiles.cpp:513 8 {*cmpdi_1}
     (nil))
(jump_insn 298 297 301 30 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 346)
            (pc))) tiles.cpp:513 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9524 [0x2534])
            (nil)))
 -> 346)
;; lr  out 	 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

 succ:       22 [95.2%]  (DFS_BACK,CAN_FALLTHRU)
             31 [4.8%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)

basic block 31, loop depth 0, count 0, freq 159, maybe hot
 prev block 30, next block 32, flags: (REACHABLE, RTL, MODIFIED)
 pred:       30 [4.8%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax]
;; live  kill	

(note 301 298 18 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(insn 18 301 302 31 (set (reg:DI 0 ax)
        (sign_extend:DI (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                    (const_int 4 [0x4])) [0 %sfp+-28 S4 A32]))) 149 {*extendsidi2_rex64}
     (nil))
;; lr  out 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

 succ:       32 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 32, loop depth 0, count 0, freq 167, maybe hot
 prev block 31, next block 33, flags: (REACHABLE, RTL, MODIFIED)
 pred:       35 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
             31 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 44 [r15]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 44 [r15] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 6 [bp] 17 [flags] 44 [r15]
;; live  kill	 17 [flags]

(code_label 321 540 322 32 187 "" [0 uses])
(note 322 321 324 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(insn 324 322 326 32 (set (mem/j:SI (plus:DI (plus:DI (mult:DI (reg:DI 0 ax [orig:253 num_floats ] [253])
                        (const_int 4 [0x4]))
                    (reg/f:DI 7 sp))
                (const_int 272 [0x110])) [0 coordinates S4 A32])
        (reg/v:SI 44 r15 [orig:106 j ] [106])) tiles.cpp:530 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:253 num_floats ] [253])
        (nil)))
(insn 326 324 327 32 (set (reg:DI 1 dx)
        (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 16 [0x10])) [0 %sfp+-16 S8 A64])) tiles.cpp:532 87 {*movdi_internal_rex64}
     (nil))
(insn 327 326 328 32 (set (reg:SI 4 si)
        (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 12 [0xc])) [0 %sfp+-20 S4 A32])) tiles.cpp:532 89 {*movsi_internal}
     (nil))
(insn 328 327 329 32 (set (reg:DI 5 di)
        (reg/f:DI 41 r12 [255])) tiles.cpp:532 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -176 [0xffffffffffffff50]))
        (nil)))
(call_insn 329 328 331 32 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z4hashPiiP15collision_table") [flags 0x1]  <function_decl 0x2b67b8f25800 hash>) [0 hash S1 A8])
            (const_int 0 [0]))) tiles.cpp:532 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (nil))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (nil)))))
(insn 331 329 332 32 (set (mem:SI (reg:DI 6 bp [orig:93 ivtmp.305 ] [93]) [0 MEM[base: _77, offset: 0B]+0 S4 A32])
        (reg:SI 0 ax [orig:105 D.26281 ] [105])) tiles.cpp:532 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:105 D.26281 ] [105])
        (nil)))
(insn 332 331 334 32 (parallel [
            (set (reg/v:SI 44 r15 [orig:106 j ] [106])
                (plus:SI (reg/v:SI 44 r15 [orig:106 j ] [106])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:510 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(debug_insn 334 332 335 32 (var_location:SI j (reg/v:SI 44 r15 [orig:106 j ] [106])) -1
     (nil))
(insn 335 334 336 32 (parallel [
            (set (reg:DI 6 bp [orig:93 ivtmp.305 ] [93])
                (plus:DI (reg:DI 6 bp [orig:93 ivtmp.305 ] [93])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 336 335 337 32 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 44 r15 [orig:106 j ] [106])
            (reg/v:SI 3 bx [orig:147 num_tilings ] [147]))) tiles.cpp:510 7 {*cmpsi_1}
     (nil))
(jump_insn 337 336 339 32 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 351)
            (pc))) tiles.cpp:510 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 351)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

 succ:       20 [91.0%]  (FALLTHRU,DFS_BACK,CAN_FALLTHRU)
             33 [9.0%]  (CAN_FALLTHRU,LOOP_EXIT)

basic block 33, loop depth 0, count 0, freq 16, maybe hot
 prev block 32, next block 34, flags: (REACHABLE, RTL)
 pred:       32 [9.0%]  (CAN_FALLTHRU,LOOP_EXIT)
             18 [9.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u-1(7){ }}
;; lr  in  	 7 [sp]
;; lr  use 	 7 [sp]
;; lr  def 	 3 [bx] 6 [bp] 7 [sp] 17 [flags] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  in  	 7 [sp]
;; live  gen 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  kill	 17 [flags]

(code_label 351 372 352 33 168 "" [1 uses])
(note 352 351 527 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(note 527 352 528 33 NOTE_INSN_EPILOGUE_BEG)
(insn/f 528 527 529 33 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 456 [0x1c8])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) tiles.cpp:535 951 {pro_epilogue_adjust_stack_di_add}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 456 [0x1c8])))
            (nil))))
(insn/f 529 528 530 33 (set (reg:DI 3 bx)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) tiles.cpp:535 77 {*popdi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
            (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])))
        (nil)))
(insn/f 530 529 531 33 (set (reg:DI 6 bp)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) tiles.cpp:535 77 {*popdi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
            (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])))
        (nil)))
(insn/f 531 530 532 33 (set (reg:DI 41 r12)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) tiles.cpp:535 77 {*popdi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
            (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])))
        (nil)))
(insn/f 532 531 533 33 (set (reg:DI 42 r13)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) tiles.cpp:535 77 {*popdi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
            (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])))
        (nil)))
(insn/f 533 532 534 33 (set (reg:DI 43 r14)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) tiles.cpp:535 77 {*popdi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
            (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])))
        (nil)))
(insn/f 534 533 535 33 (set (reg:DI 44 r15)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) tiles.cpp:535 77 {*popdi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
            (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])))
        (nil)))
(jump_insn 535 534 0 33 (simple_return) tiles.cpp:535 672 {simple_return_internal}
     (nil)
 -> simple_return)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

 succ:       EXIT [100.0%] 

basic block 34, loop depth 0, count 0, freq 1667, maybe hot
 prev block 33, next block 35, flags: (REACHABLE, RTL)
 pred:       22 [50.0%]  (CAN_FALLTHRU)
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u-1(7){ }}
;; lr  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 3 [bx] 4 [si] 7 [sp] 37 [r8]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
;; live  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 1 [dx]
;; live  kill	 17 [flags]

(code_label 264 495 265 34 182 "" [1 uses])
(note 265 264 266 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(note 266 265 496 34 NOTE_INSN_DELETED)
(insn 496 266 267 34 (set (reg:SI 0 ax [orig:237 D.26281 ] [237])
        (reg:SI 4 si [orig:83 D.26281 ] [83])) tiles.cpp:519 89 {*movsi_internal}
     (nil))
(insn 267 496 268 34 (parallel [
            (set (reg:SI 0 ax [orig:237 D.26281 ] [237])
                (minus:SI (reg:SI 0 ax [orig:237 D.26281 ] [237])
                    (reg:SI 37 r8 [orig:82 D.26281 ] [82])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:519 309 {*subsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 268 267 509 34 (parallel [
            (set (reg:SI 0 ax [orig:238 D.26281 ] [238])
                (plus:SI (reg:SI 0 ax [orig:237 D.26281 ] [237])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:519 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 509 268 510 34 (parallel [
            (set (reg:SI 1 dx [orig:240 D.26281 ] [240])
                (ashiftrt:SI (reg:SI 0 ax [orig:238 D.26281 ] [238])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:519 539 {ashrsi3_cvt}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 510 509 270 34 (parallel [
            (set (reg:SI 0 ax [241])
                (div:SI (reg:SI 0 ax [orig:238 D.26281 ] [238])
                    (reg/v:SI 3 bx [orig:147 num_tilings ] [147])))
            (set (reg:SI 1 dx [orig:240 D.26281 ] [240])
                (mod:SI (reg:SI 0 ax [orig:238 D.26281 ] [238])
                    (reg/v:SI 3 bx [orig:147 num_tilings ] [147])))
            (use (reg:SI 1 dx [orig:240 D.26281 ] [240]))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:519 369 {*divmodsi4_noext}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_UNUSED (reg:SI 0 ax [241])
            (nil))))
(insn 270 510 271 34 (set (reg:SI 1 dx [orig:92 D.26281 ] [92])
        (plus:SI (plus:SI (reg:SI 37 r8 [orig:82 D.26281 ] [82])
                (reg:SI 1 dx [orig:240 D.26281 ] [240]))
            (const_int 1 [0x1]))) tiles.cpp:519 266 {*leasi}
     (expr_list:REG_DEAD (reg:SI 37 r8 [orig:82 D.26281 ] [82])
        (nil)))
(insn 271 270 272 34 (parallel [
            (set (reg:SI 1 dx [orig:92 D.26281 ] [92])
                (minus:SI (reg:SI 1 dx [orig:92 D.26281 ] [92])
                    (reg/v:SI 3 bx [orig:147 num_tilings ] [147])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:519 309 {*subsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; lr  out 	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

 succ:       24 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 35, loop depth 0, count 0, freq 8, maybe hot
 prev block 34, next block 36, flags: (REACHABLE, RTL, MODIFIED)
 pred:       20 [4.8%]  (CAN_FALLTHRU)
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax]
;; live  kill	 17 [flags]

(code_label 359 312 358 35 193 "" [1 uses])
(note 358 359 540 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(insn 540 358 321 35 (parallel [
            (set (reg:DI 0 ax)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:513 81 {*movdi_xor}
     (nil))
;; lr  out 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

 succ:       32 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 36, loop depth 0, count 0, freq 5, maybe hot
 prev block 35, next block 1, flags: (REACHABLE, RTL, MODIFIED)
 pred:       8 [33.3%]  (CAN_FALLTHRU)
             7 [33.3%]  (CAN_FALLTHRU)
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 3 [bx] 6 [bp] 7 [sp]
;; live  gen 	 0 [ax]
;; live  kill	 17 [flags]

(code_label 357 210 356 36 192 "" [2 uses])
(note 356 357 549 36 [bb 36] NOTE_INSN_BASIC_BLOCK)
(insn 549 356 211 36 (parallel [
            (set (reg:DI 0 ax [orig:113 i ] [113])
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:505 81 {*movdi_xor}
     (nil))
;; lr  out 	 0 [ax] 3 [bx] 6 [bp] 7 [sp]
;; live  out 	 0 [ax] 3 [bx] 6 [bp] 7 [sp]

 succ:       15 [100.0%]  (FALLTHRU,CAN_FALLTHRU)

basic block 1, loop depth 0, count 0, freq 16, maybe hot
 prev block 36, next block (nil), flags: (REACHABLE, RTL)
 pred:       33 [100.0%] 
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(3){ }u-1(6){ }u-1(7){ }u-1(41){ }u-1(42){ }u-1(43){ }u-1(44){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  def 	
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	
;; live  kill	

;; lr  out 	
;; live  out 	

 succ:      




try_optimize_cfg iteration 1

rescanning insn with uid = 29.
deleting insn with uid = 29.
deleting insn with uid = 37.
rescanning insn with uid = 33.
deleting insn with uid = 33.
deleting insn with uid = 67.
rescanning insn with uid = 210.
deleting insn with uid = 210.
rescanning insn with uid = 236.
deleting insn with uid = 236.
deleting insn with uid = 234.
rescanning insn with uid = 63.
deleting insn with uid = 63.
deleting insn with uid = 240.
rescanning insn with uid = 287.
deleting insn with uid = 287.
deleting insn with uid = 302.
rescanning insn with uid = 337.
deleting insn with uid = 337.
scanning new insn with uid = 557.
scanning new insn with uid = 559.
scanning new insn with uid = 561.
Reordered sequence:
 2 bb 2  [16]
 3 bb 3  [16]
 4 bb 4  [16]
 5 bb 5  [15]
 6 bb 6  [330]
 7 bb 7  [15]
 8 bb 8  [10]
 9 bb 9  [10]
 10 bb 10  [8]
 11 bb 11  [8]
 12 bb 12  [8]
 13 bb 13  [8]
 14 bb 14  [10]
 15 bb 15  [12]
 16 bb 16  [12]
 17 bb 17  [12]
 18 bb 18  [17]
 19 bb 19  [15]
 20 bb 20  [167]
 21 bb 21  [159]
 22 bb 22  [3333]
 23 bb 23  [1667]
 24 bb 24  [3333]
 25 bb 25  [1667]
 26 bb 26  [3333]
 27 bb 27  [819]
 28 bb 28  [9100]
 29 bb 29  [819]
 30 bb 30  [3333]
 31 bb 31  [159]
 32 bb 32  [167]
 33 bb 33  [16]
 34 bb 34  [1667]
 35 bb 35  [8]
 36 bb 36  [5]


void tileswrap(int*, int, collision_table*, float*, int, int*, int*, int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp]
;;  regular block artificial uses 	 7 [sp]
;;  eh block artificial uses 	 7 [sp] 16 [argp]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;;  exit block uses 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 3[bx] 4[si] 5[di] 6[bp] 7[sp] 17[flags] 21[xmm0] 22[xmm1] 23[xmm2] 24[xmm3] 25[xmm4] 26[xmm5] 27[xmm6] 28[xmm7] 37[r8] 38[r9] 40[r11] 41[r12] 42[r13] 43[r14] 44[r15]
;;  ref usage 	r0={29d,37u} r1={27d,35u} r2={11d,17u} r3={3d,14u} r4={10d,9u} r5={11d,9u} r6={5d,13u} r7={15d,97u} r8={4d} r9={4d} r10={4d} r11={4d} r12={4d} r13={4d} r14={4d} r15={4d} r17={57d,20u} r18={4d} r19={4d} r20={5e} r21={11d,12u} r22={10d,10u} r23={15d,11u} r24={21d,19u} r25={8d,3u} r26={8d,3u} r27={7d,2u} r28={7d,2u} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={8d,9u} r38={8d,4u} r39={4d} r40={5d,1u} r41={4d,7u,1e} r42={4d,4u} r43={5d,5u} r44={8d,15u,1e} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} 
;;    total ref usage 770{405d,358u,7e} in 242{238 regular + 4 call} insns.
(note 3 0 21 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 16, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(7){ }}
;; lr  in  	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  def 	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 17 [flags] 43 [r14]
;; live  in  	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 17 [flags] 43 [r14]
;; live  kill	 17 [flags]
(note 21 3 517 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 517 21 518 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg:DI 44 r15)) tiles.cpp:492 67 {*pushdi2_rex64}
     (expr_list:REG_DEAD (reg:DI 44 r15)
        (nil)))
(insn/f 518 517 519 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg:DI 43 r14)) tiles.cpp:492 67 {*pushdi2_rex64}
     (expr_list:REG_DEAD (reg:DI 43 r14)
        (nil)))
(insn/f 519 518 520 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg:DI 42 r13)) tiles.cpp:492 67 {*pushdi2_rex64}
     (expr_list:REG_DEAD (reg:DI 42 r13)
        (nil)))
(insn/f 520 519 521 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg:DI 41 r12)) tiles.cpp:492 67 {*pushdi2_rex64}
     (expr_list:REG_DEAD (reg:DI 41 r12)
        (nil)))
(insn/f 521 520 522 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg:DI 6 bp)) tiles.cpp:492 67 {*pushdi2_rex64}
     (expr_list:REG_DEAD (reg:DI 6 bp)
        (nil)))
(insn/f 522 521 523 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg:DI 3 bx)) tiles.cpp:492 67 {*pushdi2_rex64}
     (expr_list:REG_DEAD (reg:DI 3 bx)
        (nil)))
(insn/f 523 522 524 2 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -456 [0xfffffffffffffe38])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) tiles.cpp:492 951 {pro_epilogue_adjust_stack_di_add}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -456 [0xfffffffffffffe38])))
            (nil))))
(note 524 523 4 2 NOTE_INSN_PROLOGUE_END)
(insn 4 524 5 2 (set (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 24 [0x18])) [0 %sfp+-8 S8 A64])
        (reg:DI 5 di [ the_tiles ])) tiles.cpp:492 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ the_tiles ])
        (nil)))
(insn 5 4 6 2 (set (reg/v:SI 3 bx [orig:147 num_tilings ] [147])
        (reg:SI 4 si [ num_tilings ])) tiles.cpp:492 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ num_tilings ])
        (nil)))
(insn 6 5 7 2 (set (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 16 [0x10])) [0 %sfp+-16 S8 A64])
        (reg:DI 1 dx [ ctable ])) tiles.cpp:492 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [ ctable ])
        (nil)))
(insn 7 6 499 2 (set (reg/v/f:DI 43 r14 [orig:149 floats ] [149])
        (reg:DI 2 cx [ floats ])) tiles.cpp:492 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 2 cx [ floats ])
        (nil)))
(insn 499 7 9 2 (set (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 4 [0x4])) [0 %sfp+-28 S4 A32])
        (reg:SI 37 r8 [orig:150 num_floats ] [150])) tiles.cpp:492 89 {*movsi_internal}
     (nil))
(insn 9 499 11 2 (set (reg/v/f:DI 6 bp [orig:151 wrap_widths ] [151])
        (reg:DI 38 r9 [ wrap_widths ])) tiles.cpp:492 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 38 r9 [ wrap_widths ])
        (nil)))
(insn 11 9 12 2 (set (reg:DI 0 ax)
        (sign_extend:DI (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                    (const_int 520 [0x208])) [0 num_ints+0 S4 A64]))) tiles.cpp:492 149 {*extendsidi2_rex64}
     (nil))
(note 12 11 23 2 NOTE_INSN_FUNCTION_BEG)
(note 23 12 24 2 NOTE_INSN_DELETED)
(insn 24 23 460 2 (set (reg/v:SI 5 di [orig:70 num_coordinates ] [70])
        (plus:SI (plus:SI (reg:SI 37 r8 [orig:150 num_floats ] [150])
                (reg/v:SI 0 ax [orig:153 num_ints ] [153]))
            (const_int 1 [0x1]))) tiles.cpp:498 266 {*leasi}
     (nil))
(insn 460 24 25 2 (set (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 12 [0xc])) [0 %sfp+-20 S4 A32])
        (reg/v:SI 5 di [orig:70 num_coordinates ] [70])) tiles.cpp:498 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 5 di [orig:70 num_coordinates ] [70])
        (nil)))
(debug_insn 25 460 27 2 (var_location:SI num_coordinates (mem/c:SI (plus:DI (reg/f:DI 7 sp)
            (const_int 12 [0xc])) [0 %sfp+-20 S4 A32])) tiles.cpp:498 -1
     (nil))
(debug_insn 27 25 28 2 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(insn 28 27 29 2 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 0 ax [orig:153 num_ints ] [153])
            (const_int 0 [0]))) tiles.cpp:500 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 29 28 38 2 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 55)
            (pc))) tiles.cpp:500 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 238 [0xee])
            (nil)))
 -> 55)
;;  succ:       3 [97.6%]  (FALLTHRU,CAN_FALLTHRU)
;;              4 [2.4%]  (CAN_FALLTHRU)
;; lr  out 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 43 [r14]
;; live  out 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 43 [r14]

;; basic block 3, loop depth 0, count 0, freq 16, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [97.6%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 43 [r14]
;; lr  use 	 0 [ax] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 43 [r14]
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di]
;; live  kill	
(note 38 29 39 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 39 38 40 3 NOTE_INSN_DELETED)
(insn 40 39 41 3 (set (reg:DI 1 dx [orig:156 D.26282 ] [156])
        (sign_extend:DI (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                    (const_int 4 [0x4])) [0 %sfp+-28 S4 A32]))) tiles.cpp:500 149 {*extendsidi2_rex64}
     (nil))
(note 41 40 42 3 NOTE_INSN_DELETED)
(note 42 41 43 3 NOTE_INSN_DELETED)
(insn 43 42 516 3 (set (reg:DI 5 di [orig:159 D.26289 ] [159])
        (plus:DI (plus:DI (mult:DI (reg:DI 1 dx [orig:156 D.26282 ] [156])
                    (const_int 4 [0x4]))
                (reg/f:DI 7 sp))
            (const_int 276 [0x114]))) tiles.cpp:500 267 {*leadi}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:156 D.26282 ] [156])
        (nil)))
(insn 516 43 50 3 (set (reg:DI 1 dx [orig:161 D.26282 ] [161])
        (mult:DI (reg:DI 0 ax [orig:160 D.26282 ] [160])
            (const_int 4 [0x4]))) tiles.cpp:500 267 {*leadi}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:160 D.26282 ] [160])
        (nil)))
(insn 50 516 52 3 (set (reg:DI 4 si)
        (mem/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 512 [0x200])) [0 ints+0 S8 A64])) 87 {*movdi_internal_rex64}
     (nil))
(call_insn 52 50 55 3 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("memcpy") [flags 0x41]  <function_decl 0x2b67b90e9500 memcpy>) [0 memcpy S1 A8])
            (const_int 0 [0]))) 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:DI 0 ax)
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list:REG_FRAME_RELATED_EXPR (set (reg:DI 0 ax)
            (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                    (nil))))))
;;  succ:       4 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 43 [r14]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 43 [r14]

;; basic block 4, loop depth 0, count 0, freq 16, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [2.4%]  (CAN_FALLTHRU)
;;              3 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 43 [r14]
;; lr  use 	 7 [sp]
;; lr  def 	 17 [flags] 38 [r9]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 43 [r14]
;; live  gen 	 17 [flags] 38 [r9]
;; live  kill	
(code_label 55 52 30 4 172 "" [1 uses])
(note 30 55 31 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 31 30 555 4 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(insn 555 31 556 4 (set (reg:SI 38 r9)
        (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 4 [0x4])) [0 %sfp+-28 S4 A32])) tiles.cpp:503 89 {*movsi_internal}
     (nil))
(insn 556 555 33 4 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:SI 38 r9)
            (const_int 0 [0]))) tiles.cpp:503 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 33 556 68 4 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 59)
            (pc))) tiles.cpp:503 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 476 [0x1dc])
            (nil)))
 -> 59)
;;  succ:       5 [95.2%]  (FALLTHRU,CAN_FALLTHRU)
;;              18 [4.8%]  (CAN_FALLTHRU)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 43 [r14]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 43 [r14]

;; basic block 5, loop depth 0, count 0, freq 15, maybe hot
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [95.2%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 43 [r14]
;; lr  use 	 3 [bx] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags] 25 [xmm4] 41 [r12] 42 [r13] 44 [r15]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 43 [r14]
;; live  gen 	 0 [ax] 25 [xmm4] 41 [r12] 42 [r13] 44 [r15]
;; live  kill	 17 [flags]
(note 68 33 69 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 69 68 461 5 (set (reg:SF 25 xmm4 [orig:129 D.26283 ] [129])
        (float:SF (reg/v:SI 3 bx [orig:147 num_tilings ] [147]))) 240 {*floatsisf2_sse_interunit}
     (nil))
(insn 461 69 71 5 (set (mem/c:SF (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0 %sfp+-24 S4 A32])
        (reg:SF 25 xmm4 [orig:129 D.26283 ] [129])) 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 25 xmm4 [orig:129 D.26283 ] [129])
        (nil)))
(note 71 461 462 5 NOTE_INSN_DELETED)
(insn 462 71 553 5 (set (reg/v:SI 0 ax [orig:150 num_floats ] [150])
        (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 4 [0x4])) [0 %sfp+-28 S4 A32])) 89 {*movsi_internal}
     (nil))
(insn 553 462 73 5 (parallel [
            (set (reg:DI 0 ax [orig:168 D.26282 ] [168])
                (zero_extend:DI (plus:SI (reg/v:SI 0 ax [orig:150 num_floats ] [150])
                        (const_int -1 [0xffffffffffffffff]))))
            (clobber (reg:CC 17 flags))
        ]) 275 {addsi_1_zext}
     (nil))
(note 73 553 74 5 NOTE_INSN_DELETED)
(insn 74 73 554 5 (set (reg:DI 42 r13 [orig:145 D.26282 ] [145])
        (plus:DI (mult:DI (reg:DI 0 ax [orig:168 D.26282 ] [168])
                (const_int 4 [0x4]))
            (const_int 4 [0x4]))) 267 {*leadi}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:168 D.26282 ] [168])
        (nil)))
(insn 554 74 369 5 (parallel [
            (set (reg:DI 44 r15 [orig:103 ivtmp.311 ] [103])
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:503 81 {*movdi_xor}
     (nil))
(insn 369 554 90 5 (set (reg/f:DI 41 r12 [257])
        (plus:DI (reg/f:DI 7 sp)
            (const_int 32 [0x20]))) 267 {*leadi}
     (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -416 [0xfffffffffffffe60]))
        (nil)))
;;  succ:       6 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; basic block 6, loop depth 0, count 0, freq 330, maybe hot
;;  prev block 5, next block 7, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       6 [95.2%]  (DFS_BACK,CAN_FALLTHRU)
;;              5 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 44 [r15] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 17 [flags] 21 [xmm0] 44 [r15]
;; live  kill	 17 [flags]
(code_label 90 369 75 6 176 "" [1 uses])
(note 75 90 76 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 76 75 463 6 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(insn 463 76 77 6 (set (reg:SF 21 xmm0 [orig:170 D.26283 ] [170])
        (mem/c:SF (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0 %sfp+-24 S4 A32])) tiles.cpp:504 135 {*movsf_internal}
     (nil))
(insn 77 463 79 6 (set (reg:SF 21 xmm0 [orig:170 D.26283 ] [170])
        (mult:SF (reg:SF 21 xmm0 [orig:170 D.26283 ] [170])
            (mem:SF (plus:DI (reg/v/f:DI 43 r14 [orig:149 floats ] [149])
                    (reg:DI 44 r15 [orig:103 ivtmp.311 ] [103])) [0 MEM[base: floats_29(D), index: ivtmp.311_79, offset: 0B]+0 S4 A32]))) tiles.cpp:504 777 {*fop_sf_comm_sse}
     (nil))
(call_insn/u 79 77 82 6 (set (reg:SF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("floorf") [flags 0x41]  <function_decl 0x2b67b7876a00 __builtin_floorf>) [0 __builtin_floorf S1 A8])
            (const_int 0 [0]))) tiles.cpp:504 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SF (use (reg:SF 21 xmm0))
        (nil)))
(insn 82 79 83 6 (set (reg:SI 0 ax [172])
        (fix:SI (reg:SF 21 xmm0 [orig:74 D.26283 ] [74]))) tiles.cpp:504 177 {fix_truncsfsi_sse}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:74 D.26283 ] [74])
        (expr_list:REG_EQUIV (mem:SI (plus:DI (reg/f:DI 41 r12 [257])
                    (reg:DI 44 r15 [orig:103 ivtmp.311 ] [103])) [0 MEM[symbol: qstate, index: ivtmp.311_79, offset: 0B]+0 S4 A32])
            (nil))))
(insn 83 82 85 6 (set (mem:SI (plus:DI (reg/f:DI 41 r12 [257])
                (reg:DI 44 r15 [orig:103 ivtmp.311 ] [103])) [0 MEM[symbol: qstate, index: ivtmp.311_79, offset: 0B]+0 S4 A32])
        (reg:SI 0 ax [172])) tiles.cpp:504 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [172])
        (nil)))
(debug_insn 85 83 86 6 (var_location:SI i (debug_expr:SI D#19)) -1
     (nil))
(insn 86 85 87 6 (parallel [
            (set (reg:DI 44 r15 [orig:103 ivtmp.311 ] [103])
                (plus:DI (reg:DI 44 r15 [orig:103 ivtmp.311 ] [103])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 87 86 88 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 44 r15 [orig:103 ivtmp.311 ] [103])
            (reg:DI 42 r13 [orig:145 D.26282 ] [145]))) tiles.cpp:503 8 {*cmpdi_1}
     (nil))
(jump_insn 88 87 94 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 90)
            (pc))) tiles.cpp:503 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9524 [0x2534])
            (nil)))
 -> 90)
;;  succ:       6 [95.2%]  (DFS_BACK,CAN_FALLTHRU)
;;              7 [4.8%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; basic block 7, loop depth 0, count 0, freq 15, maybe hot
;;  prev block 6, next block 8, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       6 [4.8%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 44 [r15] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 3 [bx] 6 [bp] 7 [sp]
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 17 [flags] 44 [r15]
;; live  kill	 17 [flags]
(note 94 88 501 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 501 94 95 7 (set (reg/v:SI 44 r15 [orig:150 num_floats ] [150])
        (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 4 [0x4])) [0 %sfp+-28 S4 A32])) tiles.cpp:505 89 {*movsi_internal}
     (nil))
(insn 95 501 96 7 (set (reg:DI 1 dx [orig:173 D.26282 ] [173])
        (sign_extend:DI (reg/v:SI 44 r15 [orig:150 num_floats ] [150]))) tiles.cpp:505 149 {*extendsidi2_rex64}
     (nil))
(insn 96 95 514 7 (parallel [
            (set (reg:DI 1 dx [orig:174 D.26282 ] [174])
                (ashift:DI (reg:DI 1 dx [orig:173 D.26282 ] [173])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:505 513 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 514 96 552 7 (set (reg/f:DI 5 di [256])
        (plus:DI (reg/f:DI 7 sp)
            (const_int 112 [0x70]))) 267 {*leadi}
     (nil))
(insn 552 514 103 7 (parallel [
            (set (reg:DI 4 si)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) 81 {*movdi_xor}
     (nil))
(call_insn 103 552 465 7 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("memset") [flags 0x41]  <function_decl 0x2b67b90e9600 memset>) [0 memset S1 A8])
            (const_int 0 [0]))) 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:DI 0 ax)
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (nil)))))
(insn 465 103 106 7 (set (reg:SI 1 dx [orig:79 bnd.268 ] [79])
        (reg/v:SI 44 r15 [orig:150 num_floats ] [150])) 89 {*movsi_internal}
     (nil))
(insn 106 465 515 7 (parallel [
            (set (reg:SI 1 dx [orig:79 bnd.268 ] [79])
                (lshiftrt:SI (reg:SI 1 dx [orig:79 bnd.268 ] [79])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 545 {*lshrsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 515 106 108 7 (set (reg:SI 0 ax [orig:78 ratio_mult_vf.269 ] [78])
        (mult:SI (reg:SI 1 dx [orig:79 bnd.268 ] [79])
            (const_int 4 [0x4]))) 266 {*leasi}
     (nil))
(note 108 515 109 7 NOTE_INSN_DELETED)
(note 109 108 110 7 NOTE_INSN_DELETED)
(insn 110 109 111 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:78 ratio_mult_vf.269 ] [78])
            (const_int 0 [0]))) 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 111 110 360 7 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 357)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 3334 [0xd06])
            (nil)))
 -> 357)
;;  succ:       36 [33.3%]  (CAN_FALLTHRU)
;;              8 [66.7%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 44 [r15]
;; live  out 	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 44 [r15]

;; basic block 8, loop depth 0, count 0, freq 10, maybe hot
;;  prev block 7, next block 9, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       7 [66.7%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 44 [r15]
;; lr  use 	 7 [sp] 44 [r15]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 44 [r15]
;; live  gen 	 17 [flags]
;; live  kill	
(note 360 111 112 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(note 112 360 113 8 NOTE_INSN_DELETED)
(note 113 112 114 8 NOTE_INSN_DELETED)
(insn 114 113 115 8 (set (reg:CC 17 flags)
        (compare:CC (reg/v:SI 44 r15 [orig:150 num_floats ] [150])
            (const_int 3 [0x3]))) 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg/v:SI 44 r15 [orig:150 num_floats ] [150])
        (nil)))
(jump_insn 115 114 116 8 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 357)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (expr_list:REG_BR_PROB (const_int 3334 [0xd06])
            (nil)))
 -> 357)
;;  succ:       9 [66.7%]  (FALLTHRU,CAN_FALLTHRU)
;;              36 [33.3%]  (CAN_FALLTHRU)
;; lr  out 	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp]
;; live  out 	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp]

;; basic block 9, loop depth 0, count 0, freq 10, maybe hot
;;  prev block 8, next block 10, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       8 [66.7%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp]
;; lr  use 	 1 [dx] 3 [bx] 6 [bp] 7 [sp]
;; lr  def 	 17 [flags] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5]
;; live  in  	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp]
;; live  gen 	 17 [flags] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5]
;; live  kill	
(note 116 115 467 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 467 116 468 9 (set (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0 %sfp+-24 S4 A32])
        (reg/v:SI 3 bx [orig:147 num_tilings ] [147])) 89 {*movsi_internal}
     (nil))
(insn 468 467 117 9 (set (reg/v:SI 26 xmm5 [orig:147 num_tilings ] [147])
        (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0 %sfp+-24 S4 A32])) 89 {*movsi_internal}
     (nil))
(insn 117 468 119 9 (set (reg:V4SI 21 xmm0 [184])
        (vec_duplicate:V4SI (reg/v:SI 26 xmm5 [orig:147 num_tilings ] [147]))) 1643 {*vec_dupv4si}
     (expr_list:REG_DEAD (reg/v:SI 26 xmm5 [orig:147 num_tilings ] [147])
        (nil)))
(debug_insn 119 117 120 9 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(insn 120 119 470 9 (set (reg:V16QI 22 xmm1 [orig:185 vect_var_.275 ] [185])
        (unspec:V16QI [
                (mem:V16QI (reg/v/f:DI 6 bp [orig:151 wrap_widths ] [151]) [0 MEM[(int *)wrap_widths_39(D)]+0 S16 A32])
            ] UNSPEC_LOADU)) tiles.cpp:506 1162 {sse2_loaddqu}
     (nil))
(insn 470 120 121 9 (set (reg:V4SI 25 xmm4 [304])
        (reg:V4SI 22 xmm1 [orig:185 vect_var_.275 ] [185])) tiles.cpp:506 1142 {*movv4si_internal}
     (nil))
(insn 121 470 472 9 (set (reg:V2DI 25 xmm4 [304])
        (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 25 xmm4 [304])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ])))
            (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 21 xmm0 [184])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ]))))) tiles.cpp:506 1500 {*vec_widen_umult_even_v4si}
     (nil))
(insn 472 121 122 9 (set (reg:V2DI 24 xmm3 [189])
        (reg:V2DI 22 xmm1 [orig:185 vect_var_.275 ] [185])) tiles.cpp:506 1144 {*movv2di_internal}
     (expr_list:REG_DEAD (reg:V2DI 22 xmm1 [orig:185 vect_var_.275 ] [185])
        (nil)))
(insn 122 472 474 9 (set (reg:V2DI 24 xmm3 [189])
        (lshiftrt:V2DI (reg:V2DI 24 xmm3 [189])
            (const_int 32 [0x20]))) tiles.cpp:506 1522 {lshrv2di3}
     (nil))
(insn 474 122 123 9 (set (reg:V2DI 22 xmm1 [190])
        (reg:V2DI 21 xmm0 [184])) tiles.cpp:506 1144 {*movv2di_internal}
     (nil))
(insn 123 474 124 9 (set (reg:V2DI 22 xmm1 [190])
        (lshiftrt:V2DI (reg:V2DI 22 xmm1 [190])
            (const_int 32 [0x20]))) tiles.cpp:506 1522 {lshrv2di3}
     (nil))
(insn 124 123 125 9 (set (reg:V2DI 24 xmm3 [188])
        (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 24 xmm3 [189])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ])))
            (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 22 xmm1 [190])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ]))))) tiles.cpp:506 1500 {*vec_widen_umult_even_v4si}
     (nil))
(insn 125 124 126 9 (set (reg:V4SI 23 xmm2 [orig:186 vect_var_.276 ] [186])
        (vec_select:V4SI (reg:V4SI 25 xmm4 [187])
            (parallel [
                    (const_int 0 [0])
                    (const_int 2 [0x2])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ]))) tiles.cpp:506 1631 {sse2_pshufd_1}
     (nil))
(insn 126 125 127 9 (set (reg:V4SI 24 xmm3 [188])
        (vec_select:V4SI (reg:V4SI 24 xmm3 [188])
            (parallel [
                    (const_int 0 [0])
                    (const_int 2 [0x2])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ]))) tiles.cpp:506 1631 {sse2_pshufd_1}
     (nil))
(insn 127 126 128 9 (set (reg:V4SI 23 xmm2 [orig:186 vect_var_.276 ] [186])
        (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 23 xmm2 [orig:186 vect_var_.276 ] [186])
                (reg:V4SI 24 xmm3 [188]))
            (parallel [
                    (const_int 0 [0])
                    (const_int 4 [0x4])
                    (const_int 1 [0x1])
                    (const_int 5 [0x5])
                ]))) tiles.cpp:506 1616 {vec_interleave_lowv4si}
     (expr_list:REG_DEAD (reg:V4SI 24 xmm3 [188])
        (nil)))
(insn 128 127 130 9 (set (mem/c:V4SI (plus:DI (reg/f:DI 7 sp)
                (const_int 192 [0xc0])) [0 MEM[(int[20] *)&wrap_widths_times_num_tilings]+0 S16 A128])
        (reg:V4SI 23 xmm2 [orig:186 vect_var_.276 ] [186])) tiles.cpp:506 1142 {*movv4si_internal}
     (expr_list:REG_DEAD (reg:V4SI 23 xmm2 [orig:186 vect_var_.276 ] [186])
        (nil)))
(debug_insn 130 128 131 9 (var_location:SI i (debug_expr:SI D#17)) -1
     (nil))
(insn 131 130 132 9 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 1 dx [orig:79 bnd.268 ] [79])
            (const_int 1 [0x1]))) 7 {*cmpsi_1}
     (nil))
(jump_insn 132 131 133 9 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 206)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
            (nil)))
 -> 206)
;;  succ:       10 [66.7%]  (FALLTHRU,CAN_FALLTHRU)
;;              14 [33.3%]  (CAN_FALLTHRU)
;; lr  out 	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1]
;; live  out 	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1]

;; basic block 10, loop depth 0, count 0, freq 8, maybe hot
;;  prev block 9, next block 11, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       9 [66.7%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1]
;; lr  use 	 1 [dx] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1]
;; lr  def 	 17 [flags] 23 [xmm2] 24 [xmm3] 26 [xmm5]
;; live  in  	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1]
;; live  gen 	 17 [flags] 23 [xmm2] 24 [xmm3] 26 [xmm5]
;; live  kill	
(note 133 132 134 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 134 133 135 10 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(insn 135 134 477 10 (set (reg:V16QI 24 xmm3 [orig:191 vect_var_.275 ] [191])
        (unspec:V16QI [
                (mem:V16QI (plus:DI (reg/v/f:DI 6 bp [orig:151 wrap_widths ] [151])
                        (const_int 16 [0x10])) [0 MEM[(int *)wrap_widths_39(D) + 16B]+0 S16 A32])
            ] UNSPEC_LOADU)) tiles.cpp:506 1162 {sse2_loaddqu}
     (nil))
(insn 477 135 136 10 (set (reg:V4SI 26 xmm5 [307])
        (reg:V4SI 24 xmm3 [orig:191 vect_var_.275 ] [191])) tiles.cpp:506 1142 {*movv4si_internal}
     (nil))
(insn 136 477 137 10 (set (reg:V2DI 26 xmm5 [307])
        (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 26 xmm5 [307])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ])))
            (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 21 xmm0 [184])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ]))))) tiles.cpp:506 1500 {*vec_widen_umult_even_v4si}
     (nil))
(insn 137 136 139 10 (set (reg:V2DI 24 xmm3 [195])
        (lshiftrt:V2DI (reg:V2DI 24 xmm3 [orig:191 vect_var_.275 ] [191])
            (const_int 32 [0x20]))) tiles.cpp:506 1522 {lshrv2di3}
     (nil))
(insn 139 137 140 10 (set (reg:V2DI 24 xmm3 [194])
        (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 24 xmm3 [195])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ])))
            (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 22 xmm1 [190])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ]))))) tiles.cpp:506 1500 {*vec_widen_umult_even_v4si}
     (nil))
(insn 140 139 141 10 (set (reg:V4SI 23 xmm2 [orig:192 vect_var_.276 ] [192])
        (vec_select:V4SI (reg:V4SI 26 xmm5 [193])
            (parallel [
                    (const_int 0 [0])
                    (const_int 2 [0x2])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ]))) tiles.cpp:506 1631 {sse2_pshufd_1}
     (nil))
(insn 141 140 142 10 (set (reg:V4SI 24 xmm3 [194])
        (vec_select:V4SI (reg:V4SI 24 xmm3 [194])
            (parallel [
                    (const_int 0 [0])
                    (const_int 2 [0x2])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ]))) tiles.cpp:506 1631 {sse2_pshufd_1}
     (nil))
(insn 142 141 143 10 (set (reg:V4SI 23 xmm2 [orig:192 vect_var_.276 ] [192])
        (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 23 xmm2 [orig:192 vect_var_.276 ] [192])
                (reg:V4SI 24 xmm3 [194]))
            (parallel [
                    (const_int 0 [0])
                    (const_int 4 [0x4])
                    (const_int 1 [0x1])
                    (const_int 5 [0x5])
                ]))) tiles.cpp:506 1616 {vec_interleave_lowv4si}
     (expr_list:REG_DEAD (reg:V4SI 24 xmm3 [194])
        (nil)))
(insn 143 142 145 10 (set (mem/c:V4SI (plus:DI (reg/f:DI 7 sp)
                (const_int 208 [0xd0])) [0 MEM[(int[20] *)&wrap_widths_times_num_tilings + 16B]+0 S16 A128])
        (reg:V4SI 23 xmm2 [orig:192 vect_var_.276 ] [192])) tiles.cpp:506 1142 {*movv4si_internal}
     (expr_list:REG_DEAD (reg:V4SI 23 xmm2 [orig:192 vect_var_.276 ] [192])
        (nil)))
(debug_insn 145 143 146 10 (var_location:SI i (debug_expr:SI D#17)) -1
     (nil))
(insn 146 145 147 10 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 1 dx [orig:79 bnd.268 ] [79])
            (const_int 2 [0x2]))) 7 {*cmpsi_1}
     (nil))
(jump_insn 147 146 148 10 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 206)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
            (nil)))
 -> 206)
;;  succ:       11 [66.7%]  (FALLTHRU,CAN_FALLTHRU)
;;              14 [33.3%]  (CAN_FALLTHRU)
;; lr  out 	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1]
;; live  out 	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1]

;; basic block 11, loop depth 0, count 0, freq 8, maybe hot
;;  prev block 10, next block 12, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       10 [66.7%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1]
;; lr  use 	 1 [dx] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1]
;; lr  def 	 17 [flags] 23 [xmm2] 24 [xmm3] 27 [xmm6]
;; live  in  	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1]
;; live  gen 	 17 [flags] 23 [xmm2] 24 [xmm3] 27 [xmm6]
;; live  kill	
(note 148 147 149 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 149 148 150 11 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(insn 150 149 480 11 (set (reg:V16QI 24 xmm3 [orig:197 vect_var_.275 ] [197])
        (unspec:V16QI [
                (mem:V16QI (plus:DI (reg/v/f:DI 6 bp [orig:151 wrap_widths ] [151])
                        (const_int 32 [0x20])) [0 MEM[(int *)wrap_widths_39(D) + 32B]+0 S16 A32])
            ] UNSPEC_LOADU)) tiles.cpp:506 1162 {sse2_loaddqu}
     (nil))
(insn 480 150 151 11 (set (reg:V4SI 27 xmm6 [308])
        (reg:V4SI 24 xmm3 [orig:197 vect_var_.275 ] [197])) tiles.cpp:506 1142 {*movv4si_internal}
     (nil))
(insn 151 480 152 11 (set (reg:V2DI 27 xmm6 [308])
        (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 27 xmm6 [308])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ])))
            (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 21 xmm0 [184])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ]))))) tiles.cpp:506 1500 {*vec_widen_umult_even_v4si}
     (nil))
(insn 152 151 154 11 (set (reg:V2DI 24 xmm3 [201])
        (lshiftrt:V2DI (reg:V2DI 24 xmm3 [orig:197 vect_var_.275 ] [197])
            (const_int 32 [0x20]))) tiles.cpp:506 1522 {lshrv2di3}
     (nil))
(insn 154 152 155 11 (set (reg:V2DI 24 xmm3 [200])
        (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 24 xmm3 [201])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ])))
            (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 22 xmm1 [190])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ]))))) tiles.cpp:506 1500 {*vec_widen_umult_even_v4si}
     (nil))
(insn 155 154 156 11 (set (reg:V4SI 23 xmm2 [orig:198 vect_var_.276 ] [198])
        (vec_select:V4SI (reg:V4SI 27 xmm6 [199])
            (parallel [
                    (const_int 0 [0])
                    (const_int 2 [0x2])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ]))) tiles.cpp:506 1631 {sse2_pshufd_1}
     (nil))
(insn 156 155 157 11 (set (reg:V4SI 24 xmm3 [200])
        (vec_select:V4SI (reg:V4SI 24 xmm3 [200])
            (parallel [
                    (const_int 0 [0])
                    (const_int 2 [0x2])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ]))) tiles.cpp:506 1631 {sse2_pshufd_1}
     (nil))
(insn 157 156 158 11 (set (reg:V4SI 23 xmm2 [orig:198 vect_var_.276 ] [198])
        (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 23 xmm2 [orig:198 vect_var_.276 ] [198])
                (reg:V4SI 24 xmm3 [200]))
            (parallel [
                    (const_int 0 [0])
                    (const_int 4 [0x4])
                    (const_int 1 [0x1])
                    (const_int 5 [0x5])
                ]))) tiles.cpp:506 1616 {vec_interleave_lowv4si}
     (expr_list:REG_DEAD (reg:V4SI 24 xmm3 [200])
        (nil)))
(insn 158 157 160 11 (set (mem/c:V4SI (plus:DI (reg/f:DI 7 sp)
                (const_int 224 [0xe0])) [0 MEM[(int[20] *)&wrap_widths_times_num_tilings + 32B]+0 S16 A128])
        (reg:V4SI 23 xmm2 [orig:198 vect_var_.276 ] [198])) tiles.cpp:506 1142 {*movv4si_internal}
     (expr_list:REG_DEAD (reg:V4SI 23 xmm2 [orig:198 vect_var_.276 ] [198])
        (nil)))
(debug_insn 160 158 161 11 (var_location:SI i (debug_expr:SI D#17)) -1
     (nil))
(insn 161 160 162 11 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 1 dx [orig:79 bnd.268 ] [79])
            (const_int 3 [0x3]))) 7 {*cmpsi_1}
     (nil))
(jump_insn 162 161 163 11 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 206)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
            (nil)))
 -> 206)
;;  succ:       12 [66.7%]  (FALLTHRU,CAN_FALLTHRU)
;;              14 [33.3%]  (CAN_FALLTHRU)
;; lr  out 	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1]
;; live  out 	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1]

;; basic block 12, loop depth 0, count 0, freq 8, maybe hot
;;  prev block 11, next block 13, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       11 [66.7%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1]
;; lr  use 	 1 [dx] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1]
;; lr  def 	 17 [flags] 23 [xmm2] 24 [xmm3] 28 [xmm7]
;; live  in  	 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1]
;; live  gen 	 17 [flags] 23 [xmm2] 24 [xmm3] 28 [xmm7]
;; live  kill	
(note 163 162 164 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 164 163 165 12 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(insn 165 164 483 12 (set (reg:V16QI 24 xmm3 [orig:203 vect_var_.275 ] [203])
        (unspec:V16QI [
                (mem:V16QI (plus:DI (reg/v/f:DI 6 bp [orig:151 wrap_widths ] [151])
                        (const_int 48 [0x30])) [0 MEM[(int *)wrap_widths_39(D) + 48B]+0 S16 A32])
            ] UNSPEC_LOADU)) tiles.cpp:506 1162 {sse2_loaddqu}
     (nil))
(insn 483 165 166 12 (set (reg:V4SI 28 xmm7 [309])
        (reg:V4SI 24 xmm3 [orig:203 vect_var_.275 ] [203])) tiles.cpp:506 1142 {*movv4si_internal}
     (nil))
(insn 166 483 167 12 (set (reg:V2DI 28 xmm7 [309])
        (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 28 xmm7 [309])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ])))
            (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 21 xmm0 [184])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ]))))) tiles.cpp:506 1500 {*vec_widen_umult_even_v4si}
     (nil))
(insn 167 166 169 12 (set (reg:V2DI 24 xmm3 [207])
        (lshiftrt:V2DI (reg:V2DI 24 xmm3 [orig:203 vect_var_.275 ] [203])
            (const_int 32 [0x20]))) tiles.cpp:506 1522 {lshrv2di3}
     (nil))
(insn 169 167 170 12 (set (reg:V2DI 24 xmm3 [206])
        (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 24 xmm3 [207])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ])))
            (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 22 xmm1 [190])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ]))))) tiles.cpp:506 1500 {*vec_widen_umult_even_v4si}
     (nil))
(insn 170 169 171 12 (set (reg:V4SI 23 xmm2 [orig:204 vect_var_.276 ] [204])
        (vec_select:V4SI (reg:V4SI 28 xmm7 [205])
            (parallel [
                    (const_int 0 [0])
                    (const_int 2 [0x2])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ]))) tiles.cpp:506 1631 {sse2_pshufd_1}
     (nil))
(insn 171 170 172 12 (set (reg:V4SI 24 xmm3 [206])
        (vec_select:V4SI (reg:V4SI 24 xmm3 [206])
            (parallel [
                    (const_int 0 [0])
                    (const_int 2 [0x2])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ]))) tiles.cpp:506 1631 {sse2_pshufd_1}
     (nil))
(insn 172 171 173 12 (set (reg:V4SI 23 xmm2 [orig:204 vect_var_.276 ] [204])
        (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 23 xmm2 [orig:204 vect_var_.276 ] [204])
                (reg:V4SI 24 xmm3 [206]))
            (parallel [
                    (const_int 0 [0])
                    (const_int 4 [0x4])
                    (const_int 1 [0x1])
                    (const_int 5 [0x5])
                ]))) tiles.cpp:506 1616 {vec_interleave_lowv4si}
     (expr_list:REG_DEAD (reg:V4SI 24 xmm3 [206])
        (nil)))
(insn 173 172 175 12 (set (mem/c:V4SI (plus:DI (reg/f:DI 7 sp)
                (const_int 240 [0xf0])) [0 MEM[(int[20] *)&wrap_widths_times_num_tilings + 48B]+0 S16 A128])
        (reg:V4SI 23 xmm2 [orig:204 vect_var_.276 ] [204])) tiles.cpp:506 1142 {*movv4si_internal}
     (expr_list:REG_DEAD (reg:V4SI 23 xmm2 [orig:204 vect_var_.276 ] [204])
        (nil)))
(debug_insn 175 173 176 12 (var_location:SI i (debug_expr:SI D#17)) -1
     (nil))
(insn 176 175 177 12 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 1 dx [orig:79 bnd.268 ] [79])
            (const_int 4 [0x4]))) 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 1 dx [orig:79 bnd.268 ] [79])
        (nil)))
(jump_insn 177 176 178 12 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 206)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
            (nil)))
 -> 206)
;;  succ:       13 [66.7%]  (FALLTHRU,CAN_FALLTHRU)
;;              14 [33.3%]  (CAN_FALLTHRU)
;; lr  out 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1]
;; live  out 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1]

;; basic block 13, loop depth 0, count 0, freq 8, maybe hot
;;  prev block 12, next block 14, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       12 [66.7%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1]
;; lr  use 	 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1]
;; lr  def 	 21 [xmm0] 22 [xmm1] 23 [xmm2]
;; live  in  	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1]
;; live  gen 	 21 [xmm0] 22 [xmm1] 23 [xmm2]
;; live  kill	
(note 178 177 179 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 179 178 180 13 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(insn 180 179 181 13 (set (reg:V16QI 23 xmm2 [orig:209 vect_var_.275 ] [209])
        (unspec:V16QI [
                (mem:V16QI (plus:DI (reg/v/f:DI 6 bp [orig:151 wrap_widths ] [151])
                        (const_int 64 [0x40])) [0 MEM[(int *)wrap_widths_39(D) + 64B]+0 S16 A32])
            ] UNSPEC_LOADU)) tiles.cpp:506 1162 {sse2_loaddqu}
     (nil))
(insn 181 180 182 13 (set (reg:V2DI 21 xmm0 [211])
        (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 21 xmm0 [184])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ])))
            (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 23 xmm2 [orig:209 vect_var_.275 ] [209])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ]))))) tiles.cpp:506 1500 {*vec_widen_umult_even_v4si}
     (nil))
(insn 182 181 184 13 (set (reg:V2DI 23 xmm2 [213])
        (lshiftrt:V2DI (reg:V2DI 23 xmm2 [orig:209 vect_var_.275 ] [209])
            (const_int 32 [0x20]))) tiles.cpp:506 1522 {lshrv2di3}
     (nil))
(insn 184 182 185 13 (set (reg:V2DI 22 xmm1 [212])
        (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 22 xmm1 [190])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ])))
            (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 23 xmm2 [213])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ]))))) tiles.cpp:506 1500 {*vec_widen_umult_even_v4si}
     (expr_list:REG_DEAD (reg:V4SI 23 xmm2 [213])
        (nil)))
(insn 185 184 186 13 (set (reg:V4SI 21 xmm0 [orig:210 vect_var_.276 ] [210])
        (vec_select:V4SI (reg:V4SI 21 xmm0 [211])
            (parallel [
                    (const_int 0 [0])
                    (const_int 2 [0x2])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ]))) tiles.cpp:506 1631 {sse2_pshufd_1}
     (nil))
(insn 186 185 187 13 (set (reg:V4SI 22 xmm1 [212])
        (vec_select:V4SI (reg:V4SI 22 xmm1 [212])
            (parallel [
                    (const_int 0 [0])
                    (const_int 2 [0x2])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ]))) tiles.cpp:506 1631 {sse2_pshufd_1}
     (nil))
(insn 187 186 188 13 (set (reg:V4SI 21 xmm0 [orig:210 vect_var_.276 ] [210])
        (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 21 xmm0 [orig:210 vect_var_.276 ] [210])
                (reg:V4SI 22 xmm1 [212]))
            (parallel [
                    (const_int 0 [0])
                    (const_int 4 [0x4])
                    (const_int 1 [0x1])
                    (const_int 5 [0x5])
                ]))) tiles.cpp:506 1616 {vec_interleave_lowv4si}
     (expr_list:REG_DEAD (reg:V4SI 22 xmm1 [212])
        (nil)))
(insn 188 187 190 13 (set (mem/c:V4SI (plus:DI (reg/f:DI 7 sp)
                (const_int 256 [0x100])) [0 MEM[(int[20] *)&wrap_widths_times_num_tilings + 64B]+0 S16 A128])
        (reg:V4SI 21 xmm0 [orig:210 vect_var_.276 ] [210])) tiles.cpp:506 1142 {*movv4si_internal}
     (expr_list:REG_DEAD (reg:V4SI 21 xmm0 [orig:210 vect_var_.276 ] [210])
        (nil)))
(debug_insn 190 188 206 13 (var_location:SI i (debug_expr:SI D#17)) -1
     (nil))
;;  succ:       14 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 0 [ax] 3 [bx] 6 [bp] 7 [sp]
;; live  out 	 0 [ax] 3 [bx] 6 [bp] 7 [sp]

;; basic block 14, loop depth 0, count 0, freq 10, maybe hot
;;  prev block 13, next block 15, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       12 [33.3%]  (CAN_FALLTHRU)
;;              9 [33.3%]  (CAN_FALLTHRU)
;;              10 [33.3%]  (CAN_FALLTHRU)
;;              11 [33.3%]  (CAN_FALLTHRU)
;;              13 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 6 [bp] 7 [sp]
;; lr  use 	 0 [ax] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 0 [ax] 3 [bx] 6 [bp] 7 [sp]
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 206 190 207 14 178 "" [4 uses])
(note 207 206 209 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 209 207 210 14 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 0 ax [orig:113 i ] [113])
            (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                    (const_int 4 [0x4])) [0 %sfp+-28 S4 A32]))) 7 {*cmpsi_1}
     (nil))
(jump_insn 210 209 211 14 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 59)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 3334 [0xd06])
            (nil)))
 -> 59)
;;  succ:       15 [66.7%]  (FALLTHRU,CAN_FALLTHRU)
;;              18 [33.3%]  (CAN_FALLTHRU)
;; lr  out 	 0 [ax] 3 [bx] 6 [bp] 7 [sp]
;; live  out 	 0 [ax] 3 [bx] 6 [bp] 7 [sp]

;; basic block 15, loop depth 0, count 0, freq 12, maybe hot
;;  prev block 14, next block 16, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       14 [66.7%]  (FALLTHRU,CAN_FALLTHRU)
;;              36 [100.0%]  (CAN_FALLTHRU)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 6 [bp] 7 [sp]
;; lr  use 	 0 [ax] 3 [bx] 6 [bp] 7 [sp]
;; lr  def 	 1 [dx] 2 [cx] 5 [di] 17 [flags]
;; live  in  	 0 [ax] 3 [bx] 6 [bp] 7 [sp]
;; live  gen 	 1 [dx] 2 [cx] 5 [di] 17 [flags]
;; live  kill	 17 [flags]
(code_label 211 210 212 15 177 "" [1 uses])
(note 212 211 213 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 213 212 214 15 (var_location:SI i (reg/v:SI 0 ax [orig:113 i ] [113])) -1
     (nil))
(insn 214 213 216 15 (set (reg:DI 1 dx [orig:219 i ] [219])
        (sign_extend:DI (reg/v:SI 0 ax [orig:113 i ] [113]))) tiles.cpp:506 149 {*extendsidi2_rex64}
     (nil))
(note 216 214 547 15 NOTE_INSN_DELETED)
(insn 547 216 548 15 (set (reg:SI 2 cx [orig:221 D.26281 ] [221])
        (mem:SI (plus:DI (mult:DI (reg:DI 1 dx [orig:219 i ] [219])
                    (const_int 4 [0x4]))
                (reg/v/f:DI 6 bp [orig:151 wrap_widths ] [151])) [0 *_107+0 S4 A32])) tiles.cpp:506 89 {*movsi_internal}
     (nil))
(insn 548 547 218 15 (parallel [
            (set (reg:SI 2 cx [orig:221 D.26281 ] [221])
                (mult:SI (reg:SI 2 cx [orig:221 D.26281 ] [221])
                    (reg/v:SI 3 bx [orig:147 num_tilings ] [147])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:506 344 {*mulsi3_1}
     (nil))
(insn 218 548 513 15 (set (mem/j:SI (plus:DI (plus:DI (mult:DI (reg:DI 1 dx [orig:219 i ] [219])
                        (const_int 4 [0x4]))
                    (reg/f:DI 7 sp))
                (const_int 192 [0xc0])) [0 wrap_widths_times_num_tilings S4 A32])
        (reg:SI 2 cx [orig:221 D.26281 ] [221])) tiles.cpp:506 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [orig:221 D.26281 ] [221])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:219 i ] [219])
            (nil))))
(insn 513 218 221 15 (set (reg/v:SI 1 dx [orig:80 i ] [80])
        (plus:SI (reg/v:SI 0 ax [orig:113 i ] [113])
            (const_int 1 [0x1]))) tiles.cpp:503 266 {*leasi}
     (nil))
(debug_insn 221 513 502 15 (var_location:SI i (reg/v:SI 1 dx [orig:80 i ] [80])) -1
     (nil))
(insn 502 221 222 15 (set (reg/v:SI 5 di [orig:150 num_floats ] [150])
        (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 4 [0x4])) [0 %sfp+-28 S4 A32])) tiles.cpp:503 89 {*movsi_internal}
     (nil))
(insn 222 502 223 15 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 5 di [orig:150 num_floats ] [150])
            (reg/v:SI 1 dx [orig:80 i ] [80]))) tiles.cpp:503 7 {*cmpsi_1}
     (nil))
(jump_insn 223 222 224 15 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 59)
            (pc))) tiles.cpp:503 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 2500 [0x9c4])
            (nil)))
 -> 59)
;;  succ:       16 [75.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              18 [25.0%]  (CAN_FALLTHRU)
;; lr  out 	 0 [ax] 1 [dx] 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; live  out 	 0 [ax] 1 [dx] 3 [bx] 5 [di] 6 [bp] 7 [sp]

;; basic block 16, loop depth 0, count 0, freq 12, maybe hot
;;  prev block 15, next block 17, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       15 [75.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; lr  use 	 0 [ax] 1 [dx] 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 17 [flags]
;; live  in  	 0 [ax] 1 [dx] 3 [bx] 5 [di] 6 [bp] 7 [sp]
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 17 [flags]
;; live  kill	 17 [flags]
(note 224 223 225 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(debug_insn 225 224 226 16 (var_location:SI i (reg/v:SI 1 dx [orig:80 i ] [80])) -1
     (nil))
(insn 226 225 228 16 (set (reg:DI 1 dx [orig:223 i ] [223])
        (sign_extend:DI (reg/v:SI 1 dx [orig:80 i ] [80]))) tiles.cpp:506 149 {*extendsidi2_rex64}
     (nil))
(note 228 226 545 16 NOTE_INSN_DELETED)
(insn 545 228 546 16 (set (reg:SI 2 cx [orig:225 D.26281 ] [225])
        (mem:SI (plus:DI (mult:DI (reg:DI 1 dx [orig:223 i ] [223])
                    (const_int 4 [0x4]))
                (reg/v/f:DI 6 bp [orig:151 wrap_widths ] [151])) [0 *_33+0 S4 A32])) tiles.cpp:506 89 {*movsi_internal}
     (nil))
(insn 546 545 230 16 (parallel [
            (set (reg:SI 2 cx [orig:225 D.26281 ] [225])
                (mult:SI (reg:SI 2 cx [orig:225 D.26281 ] [225])
                    (reg/v:SI 3 bx [orig:147 num_tilings ] [147])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:506 344 {*mulsi3_1}
     (nil))
(insn 230 546 361 16 (set (mem/j:SI (plus:DI (plus:DI (mult:DI (reg:DI 1 dx [orig:223 i ] [223])
                        (const_int 4 [0x4]))
                    (reg/f:DI 7 sp))
                (const_int 192 [0xc0])) [0 wrap_widths_times_num_tilings S4 A32])
        (reg:SI 2 cx [orig:225 D.26281 ] [225])) tiles.cpp:506 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [orig:225 D.26281 ] [225])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:223 i ] [223])
            (nil))))
(debug_insn 361 230 231 16 (var_location:SI D#21 (plus:SI (reg/v:SI 0 ax [orig:113 i ] [113])
        (const_int 2 [0x2]))) -1
     (nil))
(insn 231 361 233 16 (parallel [
            (set (reg/v:SI 0 ax [orig:65 i ] [65])
                (plus:SI (reg/v:SI 0 ax [orig:113 i ] [113])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:503 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(debug_insn 233 231 235 16 (var_location:SI i (debug_expr:SI D#21)) -1
     (nil))
(insn 235 233 236 16 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 0 ax [orig:65 i ] [65])
            (reg/v:SI 5 di [orig:150 num_floats ] [150]))) tiles.cpp:503 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg/v:SI 5 di [orig:150 num_floats ] [150])
        (nil)))
(jump_insn 236 235 193 16 (set (pc)
        (if_then_else (ge (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 59)
            (pc))) tiles.cpp:503 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 2500 [0x9c4])
            (nil)))
 -> 59)
;;  succ:       17 [75.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              18 [25.0%]  (CAN_FALLTHRU)
;; lr  out 	 0 [ax] 3 [bx] 6 [bp] 7 [sp]
;; live  out 	 0 [ax] 3 [bx] 6 [bp] 7 [sp]

;; basic block 17, loop depth 0, count 0, freq 12, maybe hot
;;  prev block 16, next block 18, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       16 [75.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 6 [bp] 7 [sp]
;; lr  use 	 0 [ax] 3 [bx] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
;; live  in  	 0 [ax] 3 [bx] 6 [bp] 7 [sp]
;; live  gen 	 0 [ax] 1 [dx]
;; live  kill	 17 [flags]
(note 193 236 194 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(debug_insn 194 193 195 17 (var_location:SI i (debug_expr:SI D#21)) -1
     (nil))
(insn 195 194 197 17 (set (reg:DI 0 ax [orig:215 i ] [215])
        (sign_extend:DI (reg/v:SI 0 ax [orig:65 i ] [65]))) tiles.cpp:506 149 {*extendsidi2_rex64}
     (nil))
(note 197 195 550 17 NOTE_INSN_DELETED)
(insn 550 197 551 17 (set (reg:SI 1 dx [orig:217 D.26281 ] [217])
        (mem:SI (plus:DI (mult:DI (reg:DI 0 ax [orig:215 i ] [215])
                    (const_int 4 [0x4]))
                (reg/v/f:DI 6 bp [orig:151 wrap_widths ] [151])) [0 *_149+0 S4 A32])) tiles.cpp:506 89 {*movsi_internal}
     (nil))
(insn 551 550 199 17 (parallel [
            (set (reg:SI 1 dx [orig:217 D.26281 ] [217])
                (mult:SI (reg:SI 1 dx [orig:217 D.26281 ] [217])
                    (reg/v:SI 3 bx [orig:147 num_tilings ] [147])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:506 344 {*mulsi3_1}
     (nil))
(insn 199 551 200 17 (set (mem/j:SI (plus:DI (plus:DI (mult:DI (reg:DI 0 ax [orig:215 i ] [215])
                        (const_int 4 [0x4]))
                    (reg/f:DI 7 sp))
                (const_int 192 [0xc0])) [0 wrap_widths_times_num_tilings S4 A32])
        (reg:SI 1 dx [orig:217 D.26281 ] [217])) tiles.cpp:506 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [orig:217 D.26281 ] [217])
        (expr_list:REG_DEAD (reg:DI 0 ax [orig:215 i ] [215])
            (nil))))
(debug_insn 200 199 202 17 (var_location:SI D#20 (plus:SI (debug_expr:SI D#21)
        (const_int 1 [0x1]))) tiles.cpp:503 -1
     (nil))
(debug_insn 202 200 59 17 (var_location:SI i (debug_expr:SI D#20)) -1
     (nil))
;;  succ:       18 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp]
;; live  out 	 3 [bx] 6 [bp] 7 [sp]

;; basic block 18, loop depth 0, count 0, freq 17, maybe hot
;;  prev block 17, next block 19, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       14 [33.3%]  (CAN_FALLTHRU)
;;              15 [25.0%]  (CAN_FALLTHRU)
;;              4 [4.8%]  (CAN_FALLTHRU)
;;              17 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              16 [25.0%]  (CAN_FALLTHRU)
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp]
;; lr  use 	 3 [bx] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 3 [bx] 6 [bp] 7 [sp]
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 59 202 60 18 171 "" [4 uses])
(note 60 59 61 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(debug_insn 61 60 62 18 (var_location:SI j (const_int 0 [0])) -1
     (nil))
(insn 62 61 63 18 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 3 bx [orig:147 num_tilings ] [147])
            (const_int 0 [0]))) tiles.cpp:510 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 63 62 241 18 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 351)
            (pc))) tiles.cpp:510 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 351)
;;  succ:       19 [91.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              33 [9.0%]  (CAN_FALLTHRU)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp]
;; live  out 	 3 [bx] 6 [bp] 7 [sp]

;; basic block 19, loop depth 0, count 0, freq 15, maybe hot
;;  prev block 18, next block 20, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       18 [91.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 6 [bp] 17 [flags] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  in  	 3 [bx] 6 [bp] 7 [sp]
;; live  gen 	 0 [ax] 6 [bp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  kill	 17 [flags]
(note 241 63 242 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 242 241 243 19 (set (reg:DI 44 r15 [orig:93 ivtmp.305 ] [93])
        (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 24 [0x18])) [0 %sfp+-8 S8 A64])) 87 {*movdi_internal_rex64}
     (nil))
(note 243 242 491 19 NOTE_INSN_DELETED)
(insn 491 243 543 19 (set (reg/v:SI 0 ax [orig:150 num_floats ] [150])
        (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 4 [0x4])) [0 %sfp+-28 S4 A32])) 89 {*movsi_internal}
     (nil))
(insn 543 491 245 19 (parallel [
            (set (reg:DI 0 ax [orig:228 D.26282 ] [228])
                (zero_extend:DI (plus:SI (reg/v:SI 0 ax [orig:150 num_floats ] [150])
                        (const_int -1 [0xffffffffffffffff]))))
            (clobber (reg:CC 17 flags))
        ]) 275 {addsi_1_zext}
     (nil))
(note 245 543 246 19 NOTE_INSN_DELETED)
(insn 246 245 544 19 (set (reg:DI 42 r13 [orig:143 D.26282 ] [143])
        (plus:DI (mult:DI (reg:DI 0 ax [orig:228 D.26282 ] [228])
                (const_int 4 [0x4]))
            (const_int 4 [0x4]))) 267 {*leadi}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:228 D.26282 ] [228])
        (nil)))
(insn 544 246 370 19 (parallel [
            (set (reg:DI 43 r14 [orig:106 j ] [106])
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:510 81 {*movdi_xor}
     (nil))
(insn 370 544 413 19 (set (reg/f:DI 41 r12 [255])
        (plus:DI (reg/f:DI 7 sp)
            (const_int 272 [0x110]))) 267 {*leadi}
     (expr_list:REG_EQUIV (plus:DI (reg/f:DI 20 frame)
            (const_int -176 [0xffffffffffffff50]))
        (nil)))
(insn 413 370 503 19 (set (reg/v/f:DI 0 ax [orig:151 wrap_widths ] [151])
        (reg/v/f:DI 6 bp [orig:151 wrap_widths ] [151])) 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 6 bp [orig:151 wrap_widths ] [151])
        (nil)))
(note 503 413 414 19 NOTE_INSN_DELETED)
(insn 414 503 415 19 (set (reg:DI 6 bp [orig:93 ivtmp.305 ] [93])
        (reg:DI 44 r15 [orig:93 ivtmp.305 ] [93])) 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 44 r15 [orig:93 ivtmp.305 ] [93])
        (nil)))
(insn 415 414 417 19 (set (reg/v:SI 44 r15 [orig:106 j ] [106])
        (reg/v:SI 43 r14 [orig:106 j ] [106])) 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 43 r14 [orig:106 j ] [106])
        (nil)))
(insn 417 415 339 19 (set (reg/v/f:DI 43 r14 [orig:151 wrap_widths ] [151])
        (reg/v/f:DI 0 ax [orig:151 wrap_widths ] [151])) 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 0 ax [orig:151 wrap_widths ] [151])
        (nil)))
;;  succ:       20 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; basic block 20, loop depth 0, count 0, freq 167, maybe hot
;;  prev block 19, next block 21, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       32 [91.0%]  (DFS_BACK,CAN_FALLTHRU)
;;              19 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 17 [flags]
;; live  kill	
(code_label 339 417 340 20 181 "" [1 uses])
(note 340 339 341 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(debug_insn 341 340 342 20 (var_location:SI j (reg/v:SI 44 r15 [orig:106 j ] [106])) -1
     (nil))
(debug_insn 342 341 538 20 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(insn 538 342 539 20 (set (reg:SI 0 ax)
        (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 4 [0x4])) [0 %sfp+-28 S4 A32])) tiles.cpp:513 89 {*movsi_internal}
     (nil))
(insn 539 538 344 20 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:SI 0 ax)
            (const_int 0 [0]))) tiles.cpp:513 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 344 539 345 20 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 359)
            (pc))) tiles.cpp:513 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 476 [0x1dc])
            (nil)))
 -> 359)
;;  succ:       21 [95.2%]  (FALLTHRU,CAN_FALLTHRU)
;;              35 [4.8%]  (CAN_FALLTHRU)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; basic block 21, loop depth 0, count 0, freq 159, maybe hot
;;  prev block 20, next block 22, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       20 [95.2%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp]
;; lr  def 	 2 [cx] 5 [di] 17 [flags] 38 [r9] 40 [r11]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 2 [cx] 5 [di] 38 [r9] 40 [r11]
;; live  kill	 17 [flags]
(note 345 344 15 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 15 345 537 21 (set (reg:SI 38 r9 [orig:62 ivtmp.295 ] [62])
        (const_int 1 [0x1])) tiles.cpp:513 89 {*movsi_internal}
     (nil))
(insn 537 15 371 21 (parallel [
            (set (reg:DI 2 cx [orig:71 ivtmp.291 ] [71])
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:513 81 {*movdi_xor}
     (nil))
(insn 371 537 372 21 (set (reg/f:DI 40 r11 [257])
        (plus:DI (reg/f:DI 7 sp)
            (const_int 32 [0x20]))) 267 {*leadi}
     (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -416 [0xfffffffffffffe60]))
        (nil)))
(insn 372 371 346 21 (set (reg/f:DI 5 di [256])
        (plus:DI (reg/f:DI 7 sp)
            (const_int 112 [0x70]))) 267 {*leadi}
     (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -336 [0xfffffffffffffeb0]))
        (nil)))
;;  succ:       22 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; basic block 22, loop depth 0, count 0, freq 3333, maybe hot
;;  prev block 21, next block 23, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       30 [95.2%]  (DFS_BACK,CAN_FALLTHRU)
;;              21 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(7){ }}
;; lr  in  	 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 2 [cx] 5 [di] 7 [sp] 40 [r11]
;; lr  def 	 4 [si] 17 [flags] 37 [r8]
;; live  in  	 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 4 [si] 17 [flags] 37 [r8]
;; live  kill	
(code_label 346 372 250 22 191 "" [1 uses])
(note 250 346 251 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(debug_insn 251 250 253 22 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(insn 253 251 255 22 (set (reg:SI 37 r8 [orig:82 D.26281 ] [82])
        (mem:SI (plus:DI (reg/f:DI 40 r11 [257])
                (reg:DI 2 cx [orig:71 ivtmp.291 ] [71])) [0 MEM[symbol: qstate, index: ivtmp.291_105, offset: 0B]+0 S4 A32])) tiles.cpp:516 89 {*movsi_internal}
     (nil))
(insn 255 253 256 22 (set (reg:SI 4 si [orig:83 D.26281 ] [83])
        (mem:SI (plus:DI (reg/f:DI 5 di [256])
                (reg:DI 2 cx [orig:71 ivtmp.291 ] [71])) [0 MEM[symbol: base, index: ivtmp.291_105, offset: 0B]+0 S4 A32])) tiles.cpp:516 89 {*movsi_internal}
     (nil))
(insn 256 255 257 22 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 37 r8 [orig:82 D.26281 ] [82])
            (reg:SI 4 si [orig:83 D.26281 ] [83]))) tiles.cpp:516 7 {*cmpsi_1}
     (nil))
(jump_insn 257 256 258 22 (set (pc)
        (if_then_else (lt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 264)
            (pc))) tiles.cpp:516 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 264)
;;  succ:       23 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              34 [50.0%]  (CAN_FALLTHRU)
;; lr  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; basic block 23, loop depth 0, count 0, freq 1667, maybe hot
;;  prev block 22, next block 24, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       22 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(7){ }}
;; lr  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 3 [bx] 4 [si] 7 [sp] 37 [r8]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags] 37 [r8]
;; live  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 1 [dx] 37 [r8]
;; live  kill	 17 [flags]
(note 258 257 492 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 492 258 259 23 (set (reg:SI 0 ax [orig:232 D.26281 ] [232])
        (reg:SI 37 r8 [orig:82 D.26281 ] [82])) tiles.cpp:517 89 {*movsi_internal}
     (nil))
(insn 259 492 511 23 (parallel [
            (set (reg:SI 0 ax [orig:232 D.26281 ] [232])
                (minus:SI (reg:SI 0 ax [orig:232 D.26281 ] [232])
                    (reg:SI 4 si [orig:83 D.26281 ] [83])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:517 309 {*subsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 511 259 512 23 (parallel [
            (set (reg:SI 1 dx [orig:234 D.26281 ] [234])
                (ashiftrt:SI (reg:SI 0 ax [orig:232 D.26281 ] [232])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:517 539 {ashrsi3_cvt}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 512 511 261 23 (parallel [
            (set (reg:SI 0 ax [235])
                (div:SI (reg:SI 0 ax [orig:232 D.26281 ] [232])
                    (reg/v:SI 3 bx [orig:147 num_tilings ] [147])))
            (set (reg:SI 1 dx [orig:234 D.26281 ] [234])
                (mod:SI (reg:SI 0 ax [orig:232 D.26281 ] [232])
                    (reg/v:SI 3 bx [orig:147 num_tilings ] [147])))
            (use (reg:SI 1 dx [orig:234 D.26281 ] [234]))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:517 369 {*divmodsi4_noext}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_UNUSED (reg:SI 0 ax [235])
            (nil))))
(insn 261 512 495 23 (parallel [
            (set (reg:SI 37 r8 [orig:92 D.26281 ] [92])
                (minus:SI (reg:SI 37 r8 [orig:92 D.26281 ] [92])
                    (reg:SI 1 dx [orig:234 D.26281 ] [234])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:517 309 {*subsi_1}
     (expr_list:REG_DEAD (reg:SI 1 dx [orig:234 D.26281 ] [234])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 495 261 272 23 (set (reg:SI 1 dx [orig:92 D.26281 ] [92])
        (reg:SI 37 r8 [orig:92 D.26281 ] [92])) tiles.cpp:517 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 37 r8 [orig:92 D.26281 ] [92])
        (nil)))
;;  succ:       24 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; basic block 24, loop depth 0, count 0, freq 3333, maybe hot
;;  prev block 23, next block 25, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       23 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              34 [100.0%]  (CAN_FALLTHRU)
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(7){ }}
;; lr  in  	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 1 [dx] 2 [cx] 7 [sp] 41 [r12] 43 [r14]
;; lr  def 	 17 [flags] 37 [r8]
;; live  in  	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 17 [flags] 37 [r8]
;; live  kill	
(code_label 272 495 273 24 183 "" [1 uses])
(note 273 272 275 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 275 273 541 24 (set (mem:SI (plus:DI (reg/f:DI 41 r12 [255])
                (reg:DI 2 cx [orig:71 ivtmp.291 ] [71])) [0 MEM[symbol: coordinates, index: ivtmp.291_105, offset: 0B]+0 S4 A32])
        (reg:SI 1 dx [orig:92 D.26281 ] [92])) 89 {*movsi_internal}
     (nil))
(insn 541 275 542 24 (set (reg:SI 37 r8)
        (mem:SI (plus:DI (reg/v/f:DI 43 r14 [orig:151 wrap_widths ] [151])
                (reg:DI 2 cx [orig:71 ivtmp.291 ] [71])) [0 MEM[base: wrap_widths_39(D), index: ivtmp.291_105, offset: 0B]+0 S4 A32])) tiles.cpp:521 89 {*movsi_internal}
     (nil))
(insn 542 541 277 24 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 37 r8)
            (const_int 0 [0]))) tiles.cpp:521 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 277 542 278 24 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 284)
            (pc))) tiles.cpp:521 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 284)
;;  succ:       25 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              26 [50.0%]  (CAN_FALLTHRU)
;; lr  out 	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; basic block 25, loop depth 0, count 0, freq 1667, maybe hot
;;  prev block 24, next block 26, flags: (REACHABLE, RTL)
;;  pred:       24 [50.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(7){ }}
;; lr  in  	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 1 [dx] 2 [cx] 7 [sp] 41 [r12]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
;; live  in  	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 1 [dx]
;; live  kill	 17 [flags]
(note 278 277 279 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(note 279 278 280 25 NOTE_INSN_DELETED)
(note 280 279 498 25 NOTE_INSN_DELETED)
(insn 498 280 507 25 (set (reg:SI 0 ax [247])
        (reg:SI 1 dx [orig:92 D.26281 ] [92])) tiles.cpp:521 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [orig:92 D.26281 ] [92])
        (nil)))
(insn 507 498 508 25 (parallel [
            (set (reg:SI 1 dx [orig:92 D.26281 ] [92])
                (ashiftrt:SI (reg:SI 0 ax [247])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:521 539 {ashrsi3_cvt}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 508 507 283 25 (parallel [
            (set (reg:SI 0 ax [247])
                (div:SI (reg:SI 0 ax [247])
                    (mem:SI (plus:DI (plus:DI (reg/f:DI 7 sp)
                                (reg:DI 2 cx [orig:71 ivtmp.291 ] [71]))
                            (const_int 192 [0xc0])) [0 MEM[symbol: wrap_widths_times_num_tilings, index: ivtmp.291_105, offset: 0B]+0 S4 A32])))
            (set (reg:SI 1 dx [orig:92 D.26281 ] [92])
                (mod:SI (reg:SI 0 ax [247])
                    (mem:SI (plus:DI (plus:DI (reg/f:DI 7 sp)
                                (reg:DI 2 cx [orig:71 ivtmp.291 ] [71]))
                            (const_int 192 [0xc0])) [0 MEM[symbol: wrap_widths_times_num_tilings, index: ivtmp.291_105, offset: 0B]+0 S4 A32])))
            (use (reg:SI 1 dx [orig:92 D.26281 ] [92]))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:521 369 {*divmodsi4_noext}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_UNUSED (reg:SI 0 ax [247])
            (nil))))
(insn 283 508 284 25 (set (mem:SI (plus:DI (reg/f:DI 41 r12 [255])
                (reg:DI 2 cx [orig:71 ivtmp.291 ] [71])) [0 MEM[symbol: coordinates, index: ivtmp.291_105, offset: 0B]+0 S4 A32])
        (reg:SI 1 dx [orig:92 D.26281 ] [92])) tiles.cpp:521 89 {*movsi_internal}
     (nil))
;;  succ:       26 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; basic block 26, loop depth 0, count 0, freq 3333, maybe hot
;;  prev block 25, next block 27, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       24 [50.0%]  (CAN_FALLTHRU)
;;              25 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u-1(7){ }}
;; lr  in  	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 1 [dx] 7 [sp]
;; lr  def 	 17 [flags]
;; live  in  	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 284 283 285 26 184 "" [1 uses])
(note 285 284 286 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(insn 286 285 287 26 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:SI 1 dx [orig:92 D.26281 ] [92])
            (const_int 0 [0]))) tiles.cpp:523 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 287 286 303 26 (set (pc)
        (if_then_else (ge (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 313)
            (pc))) tiles.cpp:523 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGOC 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 313)
;;  succ:       27 [91.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              30 [9.0%]  (CAN_FALLTHRU)
;; lr  out 	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; basic block 27, loop depth 0, count 0, freq 819, maybe hot
;; Invalid sum of incoming frequencies 3033, should be 819
;;  prev block 26, next block 28, flags: (REACHABLE, RTL)
;;  pred:       26 [91.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u-1(7){ }}
;; lr  in  	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 2 [cx] 7 [sp]
;; lr  def 	 0 [ax]
;; live  in  	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax]
;; live  kill	
(note 303 287 305 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(insn 305 303 318 27 (set (reg:SI 0 ax [orig:127 D.26281 ] [127])
        (mem:SI (plus:DI (plus:DI (reg/f:DI 7 sp)
                    (reg:DI 2 cx [orig:71 ivtmp.291 ] [71]))
                (const_int 192 [0xc0])) [0 MEM[symbol: wrap_widths_times_num_tilings, index: ivtmp.291_105, offset: 0B]+0 S4 A32])) 89 {*movsi_internal}
     (nil))
;;  succ:       28 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; basic block 28, loop depth 0, count 0, freq 9100, maybe hot
;;  prev block 27, next block 29, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       28 [91.0%]  (DFS_BACK,CAN_FALLTHRU)
;;              27 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 0 [ax] 1 [dx] 7 [sp]
;; lr  def 	 1 [dx] 17 [flags]
;; live  in  	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 1 [dx] 17 [flags]
;; live  kill	
(code_label 318 305 306 28 190 "" [1 uses])
(note 306 318 307 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(note 307 306 308 28 NOTE_INSN_DELETED)
(insn 308 307 309 28 (parallel [
            (set (reg:CCGOC 17 flags)
                (compare:CCGOC (plus:SI (reg:SI 1 dx [orig:92 D.26281 ] [92])
                        (reg:SI 0 ax [orig:127 D.26281 ] [127]))
                    (const_int 0 [0])))
            (set (reg:SI 1 dx [orig:92 D.26281 ] [92])
                (plus:SI (reg:SI 1 dx [orig:92 D.26281 ] [92])
                    (reg:SI 0 ax [orig:127 D.26281 ] [127])))
        ]) tiles.cpp:523 281 {*addsi_2}
     (nil))
(jump_insn 309 308 310 28 (set (pc)
        (if_then_else (lt (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 318)
            (pc))) tiles.cpp:523 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGOC 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 318)
;;  succ:       28 [91.0%]  (DFS_BACK,CAN_FALLTHRU)
;;              29 [9.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
;; lr  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; basic block 29, loop depth 0, count 0, freq 819, maybe hot
;;  prev block 28, next block 30, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       28 [9.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u-1(7){ }}
;; lr  in  	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 1 [dx] 2 [cx] 7 [sp] 41 [r12]
;; lr  def 	
;; live  in  	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	
;; live  kill	
(note 310 309 312 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(insn 312 310 313 29 (set (mem:SI (plus:DI (reg/f:DI 41 r12 [255])
                (reg:DI 2 cx [orig:71 ivtmp.291 ] [71])) [0 MEM[symbol: coordinates, index: ivtmp.291_105, offset: 0B]+0 S4 A32])
        (reg:SI 1 dx [orig:92 D.26281 ] [92])) 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [orig:92 D.26281 ] [92])
        (nil)))
;;  succ:       30 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; basic block 30, loop depth 0, count 0, freq 3333, maybe hot
;; Invalid sum of incoming frequencies 1119, should be 3333
;;  prev block 29, next block 31, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       26 [9.0%]  (CAN_FALLTHRU)
;;              29 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u-1(7){ }}
;; lr  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 2 [cx] 4 [si] 5 [di] 7 [sp] 38 [r9] 42 [r13]
;; lr  def 	 2 [cx] 4 [si] 17 [flags] 38 [r9]
;; live  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 2 [cx] 4 [si] 17 [flags] 38 [r9]
;; live  kill	 17 [flags]
(code_label 313 312 288 30 189 "" [1 uses])
(note 288 313 290 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(insn 290 288 291 30 (parallel [
            (set (reg:SI 4 si [250])
                (plus:SI (reg:SI 4 si [orig:83 D.26281 ] [83])
                    (reg:SI 38 r9 [orig:62 ivtmp.295 ] [62])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:527 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 291 290 293 30 (set (mem:SI (plus:DI (reg/f:DI 5 di [256])
                (reg:DI 2 cx [orig:71 ivtmp.291 ] [71])) [0 MEM[symbol: base, index: ivtmp.291_105, offset: 0B]+0 S4 A32])
        (reg:SI 4 si [250])) tiles.cpp:527 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [250])
        (nil)))
(debug_insn 293 291 294 30 (var_location:SI i (debug_expr:SI D#18)) -1
     (nil))
(insn 294 293 295 30 (parallel [
            (set (reg:DI 2 cx [orig:71 ivtmp.291 ] [71])
                (plus:DI (reg:DI 2 cx [orig:71 ivtmp.291 ] [71])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 295 294 297 30 (parallel [
            (set (reg:SI 38 r9 [orig:62 ivtmp.295 ] [62])
                (plus:SI (reg:SI 38 r9 [orig:62 ivtmp.295 ] [62])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 297 295 298 30 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 2 cx [orig:71 ivtmp.291 ] [71])
            (reg:DI 42 r13 [orig:143 D.26282 ] [143]))) tiles.cpp:513 8 {*cmpdi_1}
     (nil))
(jump_insn 298 297 301 30 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 346)
            (pc))) tiles.cpp:513 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9524 [0x2534])
            (nil)))
 -> 346)
;;  succ:       22 [95.2%]  (DFS_BACK,CAN_FALLTHRU)
;;              31 [4.8%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
;; lr  out 	 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; basic block 31, loop depth 0, count 0, freq 159, maybe hot
;;  prev block 30, next block 32, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       30 [4.8%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax]
;; live  kill	
(note 301 298 18 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(insn 18 301 321 31 (set (reg:DI 0 ax)
        (sign_extend:DI (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                    (const_int 4 [0x4])) [0 %sfp+-28 S4 A32]))) 149 {*extendsidi2_rex64}
     (nil))
;;  succ:       32 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;; lr  out 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; basic block 32, loop depth 0, count 0, freq 167, maybe hot
;;  prev block 31, next block 33, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       31 [100.0%]  (FALLTHRU,CAN_FALLTHRU)
;;              35 [100.0%]  (CAN_FALLTHRU)
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u-1(7){ }}
;; lr  in  	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 44 [r15]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 44 [r15] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 6 [bp] 17 [flags] 44 [r15]
;; live  kill	 17 [flags]
(code_label 321 18 322 32 187 "" [1 uses])
(note 322 321 324 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(insn 324 322 326 32 (set (mem/j:SI (plus:DI (plus:DI (mult:DI (reg:DI 0 ax [orig:253 num_floats ] [253])
                        (const_int 4 [0x4]))
                    (reg/f:DI 7 sp))
                (const_int 272 [0x110])) [0 coordinates S4 A32])
        (reg/v:SI 44 r15 [orig:106 j ] [106])) tiles.cpp:530 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:253 num_floats ] [253])
        (nil)))
(insn 326 324 327 32 (set (reg:DI 1 dx)
        (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 16 [0x10])) [0 %sfp+-16 S8 A64])) tiles.cpp:532 87 {*movdi_internal_rex64}
     (nil))
(insn 327 326 328 32 (set (reg:SI 4 si)
        (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 12 [0xc])) [0 %sfp+-20 S4 A32])) tiles.cpp:532 89 {*movsi_internal}
     (nil))
(insn 328 327 329 32 (set (reg:DI 5 di)
        (reg/f:DI 41 r12 [255])) tiles.cpp:532 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -176 [0xffffffffffffff50]))
        (nil)))
(call_insn 329 328 331 32 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z4hashPiiP15collision_table") [flags 0x1]  <function_decl 0x2b67b8f25800 hash>) [0 hash S1 A8])
            (const_int 0 [0]))) tiles.cpp:532 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (nil))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (nil)))))
(insn 331 329 332 32 (set (mem:SI (reg:DI 6 bp [orig:93 ivtmp.305 ] [93]) [0 MEM[base: _77, offset: 0B]+0 S4 A32])
        (reg:SI 0 ax [orig:105 D.26281 ] [105])) tiles.cpp:532 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:105 D.26281 ] [105])
        (nil)))
(insn 332 331 334 32 (parallel [
            (set (reg/v:SI 44 r15 [orig:106 j ] [106])
                (plus:SI (reg/v:SI 44 r15 [orig:106 j ] [106])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:510 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(debug_insn 334 332 335 32 (var_location:SI j (reg/v:SI 44 r15 [orig:106 j ] [106])) -1
     (nil))
(insn 335 334 336 32 (parallel [
            (set (reg:DI 6 bp [orig:93 ivtmp.305 ] [93])
                (plus:DI (reg:DI 6 bp [orig:93 ivtmp.305 ] [93])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 336 335 337 32 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 44 r15 [orig:106 j ] [106])
            (reg/v:SI 3 bx [orig:147 num_tilings ] [147]))) tiles.cpp:510 7 {*cmpsi_1}
     (nil))
(jump_insn 337 336 351 32 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 339)
            (pc))) tiles.cpp:510 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 339)
;;  succ:       20 [91.0%]  (DFS_BACK,CAN_FALLTHRU)
;;              33 [9.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; basic block 33, loop depth 0, count 0, freq 16, maybe hot
;;  prev block 32, next block 34, flags: (REACHABLE, RTL)
;;  pred:       32 [9.0%]  (FALLTHRU,CAN_FALLTHRU,LOOP_EXIT)
;;              18 [9.0%]  (CAN_FALLTHRU)
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u-1(7){ }}
;; lr  in  	 7 [sp]
;; lr  use 	 7 [sp]
;; lr  def 	 3 [bx] 6 [bp] 7 [sp] 17 [flags] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  in  	 7 [sp]
;; live  gen 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  kill	 17 [flags]
(code_label 351 337 352 33 168 "" [1 uses])
(note 352 351 527 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(note 527 352 528 33 NOTE_INSN_EPILOGUE_BEG)
(insn/f 528 527 529 33 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 456 [0x1c8])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) tiles.cpp:535 951 {pro_epilogue_adjust_stack_di_add}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 456 [0x1c8])))
            (nil))))
(insn/f 529 528 530 33 (set (reg:DI 3 bx)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) tiles.cpp:535 77 {*popdi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
            (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])))
        (nil)))
(insn/f 530 529 531 33 (set (reg:DI 6 bp)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) tiles.cpp:535 77 {*popdi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
            (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])))
        (nil)))
(insn/f 531 530 532 33 (set (reg:DI 41 r12)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) tiles.cpp:535 77 {*popdi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
            (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])))
        (nil)))
(insn/f 532 531 533 33 (set (reg:DI 42 r13)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) tiles.cpp:535 77 {*popdi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
            (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])))
        (nil)))
(insn/f 533 532 534 33 (set (reg:DI 43 r14)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) tiles.cpp:535 77 {*popdi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
            (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])))
        (nil)))
(insn/f 534 533 535 33 (set (reg:DI 44 r15)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) tiles.cpp:535 77 {*popdi1}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
            (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])))
        (nil)))
(jump_insn 535 534 536 33 (simple_return) tiles.cpp:535 672 {simple_return_internal}
     (nil)
 -> simple_return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

(barrier 536 535 264)
;; basic block 34, loop depth 0, count 0, freq 1667, maybe hot
;;  prev block 33, next block 35, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       22 [50.0%]  (CAN_FALLTHRU)
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u-1(7){ }}
;; lr  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 3 [bx] 4 [si] 7 [sp] 37 [r8]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
;; live  in  	 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax] 1 [dx]
;; live  kill	 17 [flags]
(code_label 264 536 265 34 182 "" [1 uses])
(note 265 264 266 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(note 266 265 496 34 NOTE_INSN_DELETED)
(insn 496 266 267 34 (set (reg:SI 0 ax [orig:237 D.26281 ] [237])
        (reg:SI 4 si [orig:83 D.26281 ] [83])) tiles.cpp:519 89 {*movsi_internal}
     (nil))
(insn 267 496 268 34 (parallel [
            (set (reg:SI 0 ax [orig:237 D.26281 ] [237])
                (minus:SI (reg:SI 0 ax [orig:237 D.26281 ] [237])
                    (reg:SI 37 r8 [orig:82 D.26281 ] [82])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:519 309 {*subsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 268 267 509 34 (parallel [
            (set (reg:SI 0 ax [orig:238 D.26281 ] [238])
                (plus:SI (reg:SI 0 ax [orig:237 D.26281 ] [237])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:519 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 509 268 510 34 (parallel [
            (set (reg:SI 1 dx [orig:240 D.26281 ] [240])
                (ashiftrt:SI (reg:SI 0 ax [orig:238 D.26281 ] [238])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:519 539 {ashrsi3_cvt}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 510 509 270 34 (parallel [
            (set (reg:SI 0 ax [241])
                (div:SI (reg:SI 0 ax [orig:238 D.26281 ] [238])
                    (reg/v:SI 3 bx [orig:147 num_tilings ] [147])))
            (set (reg:SI 1 dx [orig:240 D.26281 ] [240])
                (mod:SI (reg:SI 0 ax [orig:238 D.26281 ] [238])
                    (reg/v:SI 3 bx [orig:147 num_tilings ] [147])))
            (use (reg:SI 1 dx [orig:240 D.26281 ] [240]))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:519 369 {*divmodsi4_noext}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_UNUSED (reg:SI 0 ax [241])
            (nil))))
(insn 270 510 271 34 (set (reg:SI 1 dx [orig:92 D.26281 ] [92])
        (plus:SI (plus:SI (reg:SI 37 r8 [orig:82 D.26281 ] [82])
                (reg:SI 1 dx [orig:240 D.26281 ] [240]))
            (const_int 1 [0x1]))) tiles.cpp:519 266 {*leasi}
     (expr_list:REG_DEAD (reg:SI 37 r8 [orig:82 D.26281 ] [82])
        (nil)))
(insn 271 270 557 34 (parallel [
            (set (reg:SI 1 dx [orig:92 D.26281 ] [92])
                (minus:SI (reg:SI 1 dx [orig:92 D.26281 ] [92])
                    (reg/v:SI 3 bx [orig:147 num_tilings ] [147])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:519 309 {*subsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(jump_insn 557 271 558 34 (set (pc)
        (label_ref 272)) -1
     (nil)
 -> 272)
;;  succ:       24 [100.0%]  (CAN_FALLTHRU)
;; lr  out 	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 38 [r9] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

(barrier 558 557 359)
;; basic block 35, loop depth 0, count 0, freq 8, maybe hot
;;  prev block 34, next block 36, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       20 [4.8%]  (CAN_FALLTHRU)
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  gen 	 0 [ax]
;; live  kill	 17 [flags]
(code_label 359 558 358 35 193 "" [1 uses])
(note 358 359 540 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(insn 540 358 559 35 (parallel [
            (set (reg:DI 0 ax)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:513 81 {*movdi_xor}
     (nil))
(jump_insn 559 540 560 35 (set (pc)
        (label_ref 321)) -1
     (nil)
 -> 321)
;;  succ:       32 [100.0%]  (CAN_FALLTHRU)
;; lr  out 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;; live  out 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

(barrier 560 559 357)
;; basic block 36, loop depth 0, count 0, freq 5, maybe hot
;;  prev block 35, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       8 [33.3%]  (CAN_FALLTHRU)
;;              7 [33.3%]  (CAN_FALLTHRU)
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u-1(7){ }}
;; lr  in  	 3 [bx] 6 [bp] 7 [sp]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 3 [bx] 6 [bp] 7 [sp]
;; live  gen 	 0 [ax]
;; live  kill	 17 [flags]
(code_label 357 560 356 36 192 "" [2 uses])
(note 356 357 549 36 [bb 36] NOTE_INSN_BASIC_BLOCK)
(insn 549 356 561 36 (parallel [
            (set (reg:DI 0 ax [orig:113 i ] [113])
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:505 81 {*movdi_xor}
     (nil))
(jump_insn 561 549 562 36 (set (pc)
        (label_ref 211)) -1
     (nil)
 -> 211)
;;  succ:       15 [100.0%]  (CAN_FALLTHRU)
;; lr  out 	 0 [ax] 3 [bx] 6 [bp] 7 [sp]
;; live  out 	 0 [ax] 3 [bx] 6 [bp] 7 [sp]

(barrier 562 561 0)

;; Function (static initializers for tiles.cpp) (_GLOBAL__sub_I_tiles.cpp, funcdef_no=1103, decl_uid=25455, cgraph_uid=347) (executed once)



try_optimize_cfg iteration 1



try_optimize_cfg iteration 1

Reordered sequence:
 2 bb 2  [10000]


(static initializers for tiles.cpp)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp]
;;  regular block artificial uses 	 7 [sp]
;;  eh block artificial uses 	 7 [sp] 16 [argp]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 7 [sp]
;;  regs ever live 	 0[ax] 1[dx] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={3d} r1={4d,1u} r2={3d} r4={4d,1u} r5={5d,2u} r7={3d,8u} r8={2d} r9={2d} r10={2d} r11={2d} r12={2d} r13={2d} r14={2d} r15={2d} r17={4d} r18={2d} r19={2d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={3d} r38={3d} r39={2d} r40={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} 
;;    total ref usage 124{112d,12u,0e} in 10{8 regular + 2 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(7){ }}
;; lr  in  	 7 [sp]
;; lr  use 	 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 7 [sp]
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp]
;; live  kill	 17 [flags]
(note 3 1 17 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 17 3 18 2 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) tiles.cpp:535 951 {pro_epilogue_adjust_stack_di_add}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -8 [0xfffffffffffffff8])))
            (nil))))
(note 18 17 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 18 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (var_location:SI __priority (const_int 65535 [0xffff])) -1
     (nil))
(debug_insn 6 5 7 2 (var_location:SI __initialize_p (const_int 1 [0x1])) -1
     (nil))
(insn 7 6 8 2 (set (reg:DI 5 di)
        (symbol_ref:DI ("_ZStL8__ioinit") [flags 0x2]  <var_decl 0x2b67b8db5390 __ioinit>)) /usr/include/c++/4.8/iostream:74 87 {*movdi_internal_rex64}
     (nil))
(call_insn 8 7 9 2 (call (mem:QI (symbol_ref:DI ("_ZNSt8ios_base4InitC1Ev") [flags 0x41]  <function_decl 0x2b67b8912200 __comp_ctor >) [0 __comp_ctor  S1 A8])
        (const_int 0 [0])) /usr/include/c++/4.8/iostream:74 656 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 9 8 10 2 (set (reg:DI 1 dx)
        (symbol_ref:DI ("__dso_handle") [flags 0x42]  <var_decl 0x2b67b8facab0 __dso_handle>)) /usr/include/c++/4.8/iostream:74 87 {*movdi_internal_rex64}
     (nil))
(insn 10 9 12 2 (set (reg:DI 4 si)
        (symbol_ref:DI ("_ZStL8__ioinit") [flags 0x2]  <var_decl 0x2b67b8db5390 __ioinit>)) /usr/include/c++/4.8/iostream:74 87 {*movdi_internal_rex64}
     (nil))
(insn 12 10 22 2 (set (reg:DI 5 di)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("_ZNSt8ios_base4InitD1Ev") [flags 0x41]  <function_decl 0x2b67b8912400 __comp_dtor >)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) /usr/include/c++/4.8/iostream:74 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUAL (symbol_ref:DI ("_ZNSt8ios_base4InitD1Ev") [flags 0x41]  <function_decl 0x2b67b8912400 __comp_dtor >)
        (nil)))
(note 22 12 21 2 NOTE_INSN_EPILOGUE_BEG)
(insn/f 21 22 13 2 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) tiles.cpp:535 951 {pro_epilogue_adjust_stack_di_add}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
            (nil))))
(call_insn/j 13 21 14 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__cxa_atexit") [flags 0x41]  <function_decl 0x2b67b8f83f00 __cxa_atexit>) [0 __cxa_atexit S1 A8])
            (const_int 0 [0]))) /usr/include/c++/4.8/iostream:74 665 {*sibcall_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:SI 0 ax)
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (nil)))))
;;  succ:       EXIT [100.0%]  (ABNORMAL,SIBCALL)
;; lr  out 	 7 [sp]
;; live  out 	 7 [sp]

(barrier 14 13 0)
