Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Fri Dec  8 16:29:59 2017
| Host         : chert.soic.indiana.edu running 64-bit Red Hat Enterprise Linux Workstation release 7.4 (Maipo)
| Command      : report_control_sets -verbose -file final_project_control_sets_placed.rpt
| Design       : final_project
| Device       : xc7a35ti
----------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    21 |
| Unused register locations in slices containing registers |    28 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              37 |           17 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             118 |           47 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              17 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------+--------------------+------------------+----------------+
|  Clock Signal  |          Enable Signal         |  Set/Reset Signal  | Slice Load Count | Bel Load Count |
+----------------+--------------------------------+--------------------+------------------+----------------+
|  q_reg_BUFG[5] | car[3]_i_1_n_0                 |                    |                3 |              4 |
|  q_reg_BUFG[5] | ret_msg[6]_i_2_n_0             | ret_msg[6]_i_1_n_0 |                3 |              5 |
|  q_reg_BUFG[5] | byte_B0                        |                    |                3 |              8 |
|  q_reg_BUFG[5] | out[7]_i_1_n_0                 |                    |                2 |              8 |
|  q_reg_BUFG[5] | PC[7]_i_1_n_0                  |                    |                7 |              8 |
|  q_reg_BUFG[5] | in_byte                        |                    |                1 |              8 |
|  q_reg_BUFG[5] | A[7]_i_1_n_0                   |                    |                6 |              8 |
|  q_reg_BUFG[5] | DR[7]_i_1_n_0                  |                    |                2 |              8 |
|  q_reg_BUFG[5] | byte_A0                        |                    |                2 |              8 |
|  q_reg_BUFG[5] | in[7]_i_1_n_0                  |                    |                2 |              8 |
|  q_reg_BUFG[5] | B[7]_i_1_n_0                   |                    |                3 |              8 |
|  q_reg_BUFG[5] | AR[0]_i_1_n_0                  |                    |                7 |              8 |
|  q_reg_BUFG[5] | AP[7]_i_1_n_0                  |                    |                3 |              8 |
|  q_reg_BUFG[5] | IR                             |                    |                2 |              8 |
|  q_reg_BUFG[5] | mem_ptr[8]_i_1_n_0             |                    |                2 |              9 |
|  q_reg_BUFG[5] | out_byte[7]_i_1_n_0            |                    |                2 |              9 |
|  q_reg_BUFG[5] | sck_risingedge                 | csr[1]             |                3 |             12 |
|  q_reg_BUFG[5] |                                |                    |               11 |             16 |
|  clk_IBUF_BUFG |                                |                    |                6 |             21 |
|  q_reg_BUFG[5] | memory_reg_128_255_0_0_i_1_n_0 |                    |                8 |             32 |
|  q_reg_BUFG[5] | memory_reg_0_127_0_0_i_1_n_0   |                    |                8 |             32 |
+----------------+--------------------------------+--------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                     1 |
| 5      |                     1 |
| 8      |                    12 |
| 9      |                     2 |
| 12     |                     1 |
| 16+    |                     4 |
+--------+-----------------------+


