GowinSynthesis start
Running parser ...
Analyzing Verilog file 'D:\repos\MPEI\MPEI_Magistracy\digital_design\KM_3_seven_seg_and_lcd\Sipeed_Tang_Primer_20k\lcd1602\lcd1602_keyboard\src\LCD_TEST_4.sv'
WARN  (EX3182) : Initial value of parameter 'w_key' is omitted("D:\repos\MPEI\MPEI_Magistracy\digital_design\KM_3_seven_seg_and_lcd\Sipeed_Tang_Primer_20k\lcd1602\lcd1602_keyboard\src\LCD_TEST_4.sv":3)
Analyzing Verilog file 'D:\repos\MPEI\MPEI_Magistracy\digital_design\KM_3_seven_seg_and_lcd\Sipeed_Tang_Primer_20k\lcd1602\lcd1602_keyboard\src\button_debouncer.sv'
Analyzing Verilog file 'D:\repos\MPEI\MPEI_Magistracy\digital_design\KM_3_seven_seg_and_lcd\Sipeed_Tang_Primer_20k\lcd1602\lcd1602_keyboard\src\top.sv'
Undeclared symbol 'rst', assumed default net type 'wire'("D:\repos\MPEI\MPEI_Magistracy\digital_design\KM_3_seven_seg_and_lcd\Sipeed_Tang_Primer_20k\lcd1602\lcd1602_keyboard\src\top.sv":28)
Analyzing Verilog file 'D:\repos\MPEI\MPEI_Magistracy\digital_design\KM_3_seven_seg_and_lcd\Sipeed_Tang_Primer_20k\lcd1602\lcd1602_keyboard\src\cnt.v'
Compiling module 'cnt'("D:\repos\MPEI\MPEI_Magistracy\digital_design\KM_3_seven_seg_and_lcd\Sipeed_Tang_Primer_20k\lcd1602\lcd1602_keyboard\src\cnt.v":1)
NOTE  (EX0101) : Current top module is "cnt"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "D:\repos\MPEI\MPEI_Magistracy\digital_design\KM_3_seven_seg_and_lcd\Sipeed_Tang_Primer_20k\lcd1602\lcd1602_keyboard\impl\gwsynthesis\lcd1602_keyboard.vg" completed
[100%] Generate report file "D:\repos\MPEI\MPEI_Magistracy\digital_design\KM_3_seven_seg_and_lcd\Sipeed_Tang_Primer_20k\lcd1602\lcd1602_keyboard\impl\gwsynthesis\lcd1602_keyboard_syn.rpt.html" completed
GowinSynthesis finish
