INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 05:38:06 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_3mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.726ns  (required time - arrival time)
  Source:                 fork51/control/generateBlocks[4].regblock/transmitValue_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Destination:            buffer70/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.700ns  (clk rise@5.700ns - clk rise@0.000ns)
  Data Path Delay:        4.719ns  (logic 0.818ns (17.333%)  route 3.901ns (82.667%))
  Logic Levels:           11  (LUT2=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.183 - 5.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2411, unset)         0.508     0.508    fork51/control/generateBlocks[4].regblock/clk
    SLICE_X18Y89         FDSE                                         r  fork51/control/generateBlocks[4].regblock/transmitValue_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y89         FDSE (Prop_fdse_C_Q)         0.254     0.762 r  fork51/control/generateBlocks[4].regblock/transmitValue_reg/Q
                         net (fo=10, routed)          0.580     1.342    fork51/control/generateBlocks[4].regblock/transmitValue_reg_0
    SLICE_X18Y85         LUT2 (Prop_lut2_I0_O)        0.043     1.385 r  fork51/control/generateBlocks[4].regblock/Tail[1]_i_2__6/O
                         net (fo=5, routed)           0.430     1.815    buffer87/fifo/fork51_outs_4_valid
    SLICE_X21Y89         LUT6 (Prop_lut6_I5_O)        0.043     1.858 r  buffer87/fifo/transmitValue_i_4__24/O
                         net (fo=11, routed)          0.449     2.306    init19/control/fullReg_reg_7
    SLICE_X22Y91         LUT5 (Prop_lut5_I0_O)        0.043     2.349 r  init19/control/transmitValue_i_4__23/O
                         net (fo=2, routed)           0.421     2.771    buffer136/fifo/transmitValue_reg_0
    SLICE_X21Y91         LUT6 (Prop_lut6_I1_O)        0.043     2.814 f  buffer136/fifo/transmitValue_i_2__77/O
                         net (fo=5, routed)           0.325     3.139    fork53/control/generateBlocks[2].regblock/transmitValue_reg_5
    SLICE_X21Y88         LUT6 (Prop_lut6_I0_O)        0.043     3.182 r  fork53/control/generateBlocks[2].regblock/transmitValue_i_9__1/O
                         net (fo=1, routed)           0.138     3.319    fork53/control/generateBlocks[2].regblock/transmitValue_i_9__1_n_0
    SLICE_X21Y88         LUT6 (Prop_lut6_I0_O)        0.043     3.362 r  fork53/control/generateBlocks[2].regblock/transmitValue_i_4__2/O
                         net (fo=1, routed)           0.375     3.738    fork53/control/generateBlocks[2].regblock/transmitValue_i_4__2_n_0
    SLICE_X19Y88         LUT6 (Prop_lut6_I0_O)        0.043     3.781 r  fork53/control/generateBlocks[2].regblock/transmitValue_i_2__9/O
                         net (fo=5, routed)           0.191     3.971    fork52/control/generateBlocks[1].regblock/anyBlockStop
    SLICE_X18Y86         LUT4 (Prop_lut4_I1_O)        0.043     4.014 f  fork52/control/generateBlocks[1].regblock/outputValid_i_2__14/O
                         net (fo=4, routed)           0.179     4.193    buffer74/control/outs_reg[5]_0
    SLICE_X18Y85         LUT6 (Prop_lut6_I1_O)        0.043     4.236 r  buffer74/control/fullReg_i_5__6/O
                         net (fo=1, routed)           0.312     4.549    buffer74/control/fullReg_i_5__6_n_0
    SLICE_X18Y85         LUT4 (Prop_lut4_I3_O)        0.050     4.599 r  buffer74/control/fullReg_i_4__18/O
                         net (fo=5, routed)           0.319     4.918    buffer70/control/dataReg_reg[0]_1
    SLICE_X17Y84         LUT5 (Prop_lut5_I4_O)        0.127     5.045 r  buffer70/control/dataReg[4]_i_1__4/O
                         net (fo=5, routed)           0.183     5.227    buffer70/regEnable
    SLICE_X17Y82         FDRE                                         r  buffer70/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.700     5.700 r  
                                                      0.000     5.700 r  clk (IN)
                         net (fo=2411, unset)         0.483     6.183    buffer70/clk
    SLICE_X17Y82         FDRE                                         r  buffer70/dataReg_reg[0]/C
                         clock pessimism              0.000     6.183    
                         clock uncertainty           -0.035     6.147    
    SLICE_X17Y82         FDRE (Setup_fdre_C_CE)      -0.194     5.953    buffer70/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.953    
                         arrival time                          -5.227    
  -------------------------------------------------------------------
                         slack                                  0.726    




