# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../test.srcs/sources_1/new/ADD_SUBB_8bit.vhd" \
"../../../../test.srcs/sources_1/new/ALU.vhd" \
"../../../../test.srcs/sources_1/new/Adder_Subtractor.vhd" \
"../../../../test.srcs/sources_1/new/And8.vhd" \
"../../../../test.srcs/sources_1/new/DD.vhd" \
"../../../../test.srcs/sources_1/new/Datapath.vhd" \
"../../../../test.srcs/sources_1/new/DestinationDecoder.vhd" \
"../../../../test.srcs/sources_1/new/Enabler.vhd" \
"../../../../test.srcs/sources_1/new/FlipFlop.vhd" \
"../../../../test.srcs/sources_1/new/Full_adder.vhd" \
"../../../../test.srcs/sources_1/new/FunctionSelect.vhd" \
"../../../../test.srcs/sources_1/new/FunctionUnit.vhd" \
"../../../../test.srcs/sources_1/new/Half_adder.vhd" \
"../../../../test.srcs/sources_1/new/MUX.vhd" \
"../../../../test.srcs/sources_1/new/MUX2x1.vhd" \
"../../../../test.srcs/sources_1/new/MUX2x1x8.vhd" \
"../../../../test.srcs/sources_1/new/MUX4x1.vhd" \
"../../../../test.srcs/sources_1/new/NegZero.vhd" \
"../../../../test.srcs/sources_1/new/RF.vhd" \
"../../../../test.srcs/sources_1/new/RL.vhd" \
"../../../../test.srcs/sources_1/new/RegisterCell.vhd" \
"../../../../test.srcs/sources_1/new/Shifter.vhd" \
"../../../../test.srcs/sources_1/new/SubDecoder.vhd" \
"../../../../test.srcs/sources_1/new/SubMUX.vhd" \
"../../../../test.srcs/sources_1/new/enabler8bit.vhd" \
"../../../../test.srcs/sources_1/new/logic_unit.vhd" \
"../../../../test.srcs/sources_1/new/logic_unit8bit.vhd" \
"../../../../test.srcs/sim_1/new/Datapath_tb.vhd" \

# Do not sort compile order
nosort
