{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1746523209689 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746523209690 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May  6 03:20:09 2025 " "Processing started: Tue May  6 03:20:09 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1746523209690 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746523209690 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga -c vga " "Command: quartus_map --read_settings_files=on --write_settings_files=off vga -c vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746523209690 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1746523210061 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1746523210061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.sv 10 9 " "Found 10 design units, including 9 entities, in source file vga.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BoardConstants (SystemVerilog) " "Found design unit 1: BoardConstants (SystemVerilog)" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 2 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746523215524 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746523215524 ""} { "Info" "ISGN_ENTITY_NAME" "2 clock_divider " "Found entity 2: clock_divider" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746523215524 ""} { "Info" "ISGN_ENTITY_NAME" "3 vga_controller " "Found entity 3: vga_controller" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746523215524 ""} { "Info" "ISGN_ENTITY_NAME" "4 board_init " "Found entity 4: board_init" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 149 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746523215524 ""} { "Info" "ISGN_ENTITY_NAME" "5 grid_calculator " "Found entity 5: grid_calculator" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 210 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746523215524 ""} { "Info" "ISGN_ENTITY_NAME" "6 player_labels_calculator " "Found entity 6: player_labels_calculator" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 275 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746523215524 ""} { "Info" "ISGN_ENTITY_NAME" "7 select_calculator " "Found entity 7: select_calculator" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 387 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746523215524 ""} { "Info" "ISGN_ENTITY_NAME" "8 pixel_drawer " "Found entity 8: pixel_drawer" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746523215524 ""} { "Info" "ISGN_ENTITY_NAME" "9 board_drawer " "Found entity 9: board_drawer" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 500 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746523215524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746523215524 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "in_p1_label_area vga.sv(286) " "Verilog HDL Implicit Net warning at vga.sv(286): created implicit net for \"in_p1_label_area\"" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 286 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746523215525 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "in_p2_label_area vga.sv(290) " "Verilog HDL Implicit Net warning at vga.sv(290): created implicit net for \"in_p2_label_area\"" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 290 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746523215525 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "rel_x_col_select vga.sv(420) " "Verilog HDL error at vga.sv(420): object \"rel_x_col_select\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 420 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1746523215526 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "rel_y_col_select vga.sv(421) " "Verilog HDL error at vga.sv(421): object \"rel_y_col_select\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 421 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1746523215526 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "rel_x_player_select vga.sv(422) " "Verilog HDL error at vga.sv(422): object \"rel_x_player_select\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 422 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1746523215526 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "rel_y_player_select vga.sv(423) " "Verilog HDL error at vga.sv(423): object \"rel_y_player_select\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 423 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1746523215526 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "rel_x_col_select vga.sv(438) " "Verilog HDL error at vga.sv(438): object \"rel_x_col_select\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 438 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1746523215526 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "rel_y_col_select vga.sv(438) " "Verilog HDL error at vga.sv(438): object \"rel_y_col_select\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 438 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1746523215526 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "rel_x_player_select vga.sv(440) " "Verilog HDL error at vga.sv(440): object \"rel_x_player_select\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 440 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1746523215526 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "rel_y_player_select vga.sv(440) " "Verilog HDL error at vga.sv(440): object \"rel_y_player_select\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 440 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1746523215527 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 8 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4792 " "Peak virtual memory: 4792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1746523215593 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue May  6 03:20:15 2025 " "Processing ended: Tue May  6 03:20:15 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1746523215593 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1746523215593 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1746523215593 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1746523215593 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 10 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 10 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1746523216234 ""}
