Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (lin64) Build 1071353 Tue Nov 18 16:47:07 MST 2014
| Date              : Tue Mar 31 17:50:12 2015
| Host              : arrow-platform running 64-bit Ubuntu 13.10
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file test_pmod_audio_timing_summary_routed.rpt -rpx test_pmod_audio_timing_summary_routed.rpx
| Design            : test_pmod_audio
| Device            : 7a100t-csg324
| Speed File        : -1  PRODUCTION 1.14 2014-09-11
| Temperature Grade : C
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 31 register/latch pins with no clock driven by root clock pin: test_pmod_audio_design_i/pMOD_Audio_in_0/U0/clk_counter_reg[1]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 69 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 25 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     16.841        0.000                      0                   37        0.049        0.000                      0                   37        3.000        0.000                       0                    31  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                            Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                            ------------       ----------      --------------
clk_i                                            {0.000 5.000}      10.000          100.000         
  clk_out1_test_pmod_audio_design_clk_wiz_0_0    {0.000 10.000}     20.000          50.000          
  clkfbout_test_pmod_audio_design_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         
sys_clk_i                                        {0.000 5.000}      10.000          100.000         
  clk_out1_test_pmod_audio_design_clk_wiz_0_0_1  {0.000 10.000}     20.000          50.000          
  clkfbout_test_pmod_audio_design_clk_wiz_0_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i                                                                                                                                                                                              3.000        0.000                       0                     1  
  clk_out1_test_pmod_audio_design_clk_wiz_0_0         16.841        0.000                      0                   37        0.140        0.000                      0                   37        9.500        0.000                       0                    27  
  clkfbout_test_pmod_audio_design_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_i                                                                                                                                                                                          3.000        0.000                       0                     1  
  clk_out1_test_pmod_audio_design_clk_wiz_0_0_1       16.843        0.000                      0                   37        0.140        0.000                      0                   37        9.500        0.000                       0                    27  
  clkfbout_test_pmod_audio_design_clk_wiz_0_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                     To Clock                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                     --------                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_test_pmod_audio_design_clk_wiz_0_0_1  clk_out1_test_pmod_audio_design_clk_wiz_0_0         16.841        0.000                      0                   37        0.049        0.000                      0                   37  
clk_out1_test_pmod_audio_design_clk_wiz_0_0    clk_out1_test_pmod_audio_design_clk_wiz_0_0_1       16.841        0.000                      0                   37        0.049        0.000                      0                   37  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin           Reference Pin  Required  Actual  Slack   Location        Pin                                                          
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249     10.000  8.751   PLLE2_ADV_X1Y2  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKIN1  
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633    10.000  42.633  PLLE2_ADV_X1Y2  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKIN1  
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000     5.000   3.000   PLLE2_ADV_X1Y2  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKIN1  
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000     5.000   3.000   PLLE2_ADV_X1Y2  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKIN1  
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000     5.000   3.000   PLLE2_ADV_X1Y2  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKIN1  
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000     5.000   3.000   PLLE2_ADV_X1Y2  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKIN1  



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_test_pmod_audio_design_clk_wiz_0_0
  To Clock:  clk_out1_test_pmod_audio_design_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       16.841ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.841ns  (required time - arrival time)
  Source:                 test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_test_pmod_audio_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise@20.000ns - clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.842ns  (logic 0.897ns (31.563%)  route 1.945ns (68.437%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.957ns = ( 18.043 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.349ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          1.698    -2.349    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X2Y118                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDRE (Prop_fdre_C_Q)         0.478    -1.871 f  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/Q
                         net (fo=8, routed)           0.931    -0.940    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/out[1]
    SLICE_X2Y118         LUT6 (Prop_lut6_I1_O)        0.295    -0.645 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg[15]_i_3/O
                         net (fo=1, routed)           0.471    -0.174    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/n_0_shift_reg[15]_i_3
    SLICE_X2Y117         LUT6 (Prop_lut6_I5_O)        0.124    -0.050 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg[15]_i_1/O
                         net (fo=12, routed)          0.543     0.493    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/n_0_shift_reg[15]_i_1
    SLICE_X3Y116         FDRE                                         r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_i
                         net (fo=0)                   0.000    20.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          1.582    18.043    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X3Y116                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[10]/C
                         clock pessimism             -0.413    17.630    
                         clock uncertainty           -0.091    17.539    
    SLICE_X3Y116         FDRE (Setup_fdre_C_CE)      -0.205    17.334    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         17.334    
                         arrival time                          -0.493    
  -------------------------------------------------------------------
                         slack                                 16.841    

Slack (MET) :             16.841ns  (required time - arrival time)
  Source:                 test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_test_pmod_audio_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise@20.000ns - clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.842ns  (logic 0.897ns (31.563%)  route 1.945ns (68.437%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.957ns = ( 18.043 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.349ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          1.698    -2.349    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X2Y118                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDRE (Prop_fdre_C_Q)         0.478    -1.871 f  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/Q
                         net (fo=8, routed)           0.931    -0.940    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/out[1]
    SLICE_X2Y118         LUT6 (Prop_lut6_I1_O)        0.295    -0.645 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg[15]_i_3/O
                         net (fo=1, routed)           0.471    -0.174    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/n_0_shift_reg[15]_i_3
    SLICE_X2Y117         LUT6 (Prop_lut6_I5_O)        0.124    -0.050 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg[15]_i_1/O
                         net (fo=12, routed)          0.543     0.493    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/n_0_shift_reg[15]_i_1
    SLICE_X3Y116         FDRE                                         r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_i
                         net (fo=0)                   0.000    20.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          1.582    18.043    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X3Y116                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[4]/C
                         clock pessimism             -0.413    17.630    
                         clock uncertainty           -0.091    17.539    
    SLICE_X3Y116         FDRE (Setup_fdre_C_CE)      -0.205    17.334    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         17.334    
                         arrival time                          -0.493    
  -------------------------------------------------------------------
                         slack                                 16.841    

Slack (MET) :             16.841ns  (required time - arrival time)
  Source:                 test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_test_pmod_audio_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise@20.000ns - clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.842ns  (logic 0.897ns (31.563%)  route 1.945ns (68.437%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.957ns = ( 18.043 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.349ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          1.698    -2.349    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X2Y118                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDRE (Prop_fdre_C_Q)         0.478    -1.871 f  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/Q
                         net (fo=8, routed)           0.931    -0.940    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/out[1]
    SLICE_X2Y118         LUT6 (Prop_lut6_I1_O)        0.295    -0.645 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg[15]_i_3/O
                         net (fo=1, routed)           0.471    -0.174    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/n_0_shift_reg[15]_i_3
    SLICE_X2Y117         LUT6 (Prop_lut6_I5_O)        0.124    -0.050 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg[15]_i_1/O
                         net (fo=12, routed)          0.543     0.493    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/n_0_shift_reg[15]_i_1
    SLICE_X3Y116         FDRE                                         r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_i
                         net (fo=0)                   0.000    20.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          1.582    18.043    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X3Y116                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[5]/C
                         clock pessimism             -0.413    17.630    
                         clock uncertainty           -0.091    17.539    
    SLICE_X3Y116         FDRE (Setup_fdre_C_CE)      -0.205    17.334    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         17.334    
                         arrival time                          -0.493    
  -------------------------------------------------------------------
                         slack                                 16.841    

Slack (MET) :             16.911ns  (required time - arrival time)
  Source:                 test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_test_pmod_audio_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise@20.000ns - clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.675ns  (logic 0.794ns (29.680%)  route 1.881ns (70.320%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.960ns = ( 18.040 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.349ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          1.698    -2.349    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X2Y118                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDRE (Prop_fdre_C_Q)         0.518    -1.831 f  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[3]/Q
                         net (fo=9, routed)           0.865    -0.966    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/out[0]
    SLICE_X3Y117         LUT4 (Prop_lut4_I2_O)        0.124    -0.842 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt[9]_i_2/O
                         net (fo=3, routed)           0.677    -0.165    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/n_0_div_cnt[9]_i_2
    SLICE_X3Y117         LUT5 (Prop_lut5_I0_O)        0.152    -0.013 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt[7]_i_1/O
                         net (fo=1, routed)           0.340     0.326    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/plusOp[7]
    SLICE_X4Y117         FDRE                                         r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_i
                         net (fo=0)                   0.000    20.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          1.579    18.040    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X4Y117                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[7]/C
                         clock pessimism             -0.429    17.611    
                         clock uncertainty           -0.091    17.520    
    SLICE_X4Y117         FDRE (Setup_fdre_C_D)       -0.283    17.237    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         17.237    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                 16.911    

Slack (MET) :             16.980ns  (required time - arrival time)
  Source:                 test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_test_pmod_audio_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise@20.000ns - clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.702ns  (logic 0.897ns (33.197%)  route 1.805ns (66.803%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.958ns = ( 18.042 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.349ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          1.698    -2.349    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X2Y118                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDRE (Prop_fdre_C_Q)         0.478    -1.871 f  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/Q
                         net (fo=8, routed)           0.931    -0.940    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/out[1]
    SLICE_X2Y118         LUT6 (Prop_lut6_I1_O)        0.295    -0.645 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg[15]_i_3/O
                         net (fo=1, routed)           0.471    -0.174    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/n_0_shift_reg[15]_i_3
    SLICE_X2Y117         LUT6 (Prop_lut6_I5_O)        0.124    -0.050 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg[15]_i_1/O
                         net (fo=12, routed)          0.403     0.353    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/n_0_shift_reg[15]_i_1
    SLICE_X3Y117         FDRE                                         r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_i
                         net (fo=0)                   0.000    20.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          1.581    18.042    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X3Y117                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[15]/C
                         clock pessimism             -0.413    17.629    
                         clock uncertainty           -0.091    17.538    
    SLICE_X3Y117         FDRE (Setup_fdre_C_CE)      -0.205    17.333    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         17.333    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                 16.980    

Slack (MET) :             16.992ns  (required time - arrival time)
  Source:                 test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_test_pmod_audio_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise@20.000ns - clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.674ns  (logic 0.897ns (33.551%)  route 1.777ns (66.449%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.959ns = ( 18.041 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.349ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          1.698    -2.349    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X2Y118                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDRE (Prop_fdre_C_Q)         0.478    -1.871 f  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/Q
                         net (fo=8, routed)           0.931    -0.940    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/out[1]
    SLICE_X2Y118         LUT6 (Prop_lut6_I1_O)        0.295    -0.645 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg[15]_i_3/O
                         net (fo=1, routed)           0.471    -0.174    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/n_0_shift_reg[15]_i_3
    SLICE_X2Y117         LUT6 (Prop_lut6_I5_O)        0.124    -0.050 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg[15]_i_1/O
                         net (fo=12, routed)          0.374     0.324    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/n_0_shift_reg[15]_i_1
    SLICE_X4Y116         FDRE                                         r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_i
                         net (fo=0)                   0.000    20.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          1.580    18.041    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X4Y116                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[11]/C
                         clock pessimism             -0.429    17.612    
                         clock uncertainty           -0.091    17.521    
    SLICE_X4Y116         FDRE (Setup_fdre_C_CE)      -0.205    17.316    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         17.316    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                 16.992    

Slack (MET) :             16.992ns  (required time - arrival time)
  Source:                 test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_test_pmod_audio_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise@20.000ns - clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.674ns  (logic 0.897ns (33.551%)  route 1.777ns (66.449%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.959ns = ( 18.041 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.349ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          1.698    -2.349    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X2Y118                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDRE (Prop_fdre_C_Q)         0.478    -1.871 f  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/Q
                         net (fo=8, routed)           0.931    -0.940    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/out[1]
    SLICE_X2Y118         LUT6 (Prop_lut6_I1_O)        0.295    -0.645 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg[15]_i_3/O
                         net (fo=1, routed)           0.471    -0.174    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/n_0_shift_reg[15]_i_3
    SLICE_X2Y117         LUT6 (Prop_lut6_I5_O)        0.124    -0.050 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg[15]_i_1/O
                         net (fo=12, routed)          0.374     0.324    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/n_0_shift_reg[15]_i_1
    SLICE_X4Y116         FDRE                                         r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_i
                         net (fo=0)                   0.000    20.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          1.580    18.041    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X4Y116                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[12]/C
                         clock pessimism             -0.429    17.612    
                         clock uncertainty           -0.091    17.521    
    SLICE_X4Y116         FDRE (Setup_fdre_C_CE)      -0.205    17.316    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         17.316    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                 16.992    

Slack (MET) :             16.992ns  (required time - arrival time)
  Source:                 test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_test_pmod_audio_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise@20.000ns - clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.674ns  (logic 0.897ns (33.551%)  route 1.777ns (66.449%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.959ns = ( 18.041 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.349ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          1.698    -2.349    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X2Y118                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDRE (Prop_fdre_C_Q)         0.478    -1.871 f  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/Q
                         net (fo=8, routed)           0.931    -0.940    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/out[1]
    SLICE_X2Y118         LUT6 (Prop_lut6_I1_O)        0.295    -0.645 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg[15]_i_3/O
                         net (fo=1, routed)           0.471    -0.174    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/n_0_shift_reg[15]_i_3
    SLICE_X2Y117         LUT6 (Prop_lut6_I5_O)        0.124    -0.050 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg[15]_i_1/O
                         net (fo=12, routed)          0.374     0.324    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/n_0_shift_reg[15]_i_1
    SLICE_X4Y116         FDRE                                         r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_i
                         net (fo=0)                   0.000    20.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          1.580    18.041    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X4Y116                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[13]/C
                         clock pessimism             -0.429    17.612    
                         clock uncertainty           -0.091    17.521    
    SLICE_X4Y116         FDRE (Setup_fdre_C_CE)      -0.205    17.316    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         17.316    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                 16.992    

Slack (MET) :             16.992ns  (required time - arrival time)
  Source:                 test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_test_pmod_audio_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise@20.000ns - clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.674ns  (logic 0.897ns (33.551%)  route 1.777ns (66.449%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.959ns = ( 18.041 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.349ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          1.698    -2.349    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X2Y118                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDRE (Prop_fdre_C_Q)         0.478    -1.871 f  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/Q
                         net (fo=8, routed)           0.931    -0.940    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/out[1]
    SLICE_X2Y118         LUT6 (Prop_lut6_I1_O)        0.295    -0.645 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg[15]_i_3/O
                         net (fo=1, routed)           0.471    -0.174    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/n_0_shift_reg[15]_i_3
    SLICE_X2Y117         LUT6 (Prop_lut6_I5_O)        0.124    -0.050 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg[15]_i_1/O
                         net (fo=12, routed)          0.374     0.324    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/n_0_shift_reg[15]_i_1
    SLICE_X4Y116         FDRE                                         r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_i
                         net (fo=0)                   0.000    20.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          1.580    18.041    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X4Y116                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[14]/C
                         clock pessimism             -0.429    17.612    
                         clock uncertainty           -0.091    17.521    
    SLICE_X4Y116         FDRE (Setup_fdre_C_CE)      -0.205    17.316    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         17.316    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                 16.992    

Slack (MET) :             17.067ns  (required time - arrival time)
  Source:                 test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_test_pmod_audio_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise@20.000ns - clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.653ns  (logic 0.897ns (33.815%)  route 1.756ns (66.185%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.957ns = ( 18.043 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.349ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          1.698    -2.349    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X2Y118                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDRE (Prop_fdre_C_Q)         0.478    -1.871 f  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/Q
                         net (fo=8, routed)           0.931    -0.940    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/out[1]
    SLICE_X2Y118         LUT6 (Prop_lut6_I1_O)        0.295    -0.645 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg[15]_i_3/O
                         net (fo=1, routed)           0.471    -0.174    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/n_0_shift_reg[15]_i_3
    SLICE_X2Y117         LUT6 (Prop_lut6_I5_O)        0.124    -0.050 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg[15]_i_1/O
                         net (fo=12, routed)          0.353     0.304    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/n_0_shift_reg[15]_i_1
    SLICE_X2Y116         FDRE                                         r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_i
                         net (fo=0)                   0.000    20.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          1.582    18.043    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X2Y116                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[6]/C
                         clock pessimism             -0.413    17.630    
                         clock uncertainty           -0.091    17.539    
    SLICE_X2Y116         FDRE (Setup_fdre_C_CE)      -0.169    17.370    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         17.370    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                 17.067    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_test_pmod_audio_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise@0.000ns - clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          0.593    -0.519    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X3Y116                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[5]/Q
                         net (fo=1, routed)           0.087    -0.291    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg[5]
    SLICE_X2Y116         LUT6 (Prop_lut6_I5_O)        0.045    -0.246 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.246    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/p_1_in[6]
    SLICE_X2Y116         FDRE                                         r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          0.863    -0.288    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X2Y116                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[6]/C
                         clock pessimism             -0.218    -0.506    
    SLICE_X2Y116         FDRE (Hold_fdre_C_D)         0.120    -0.386    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_test_pmod_audio_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise@0.000ns - clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.815%)  route 0.132ns (41.185%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          0.591    -0.521    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X3Y118                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y118         FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[0]/Q
                         net (fo=12, routed)          0.132    -0.248    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg__1[0]
    SLICE_X2Y118         LUT5 (Prop_lut5_I0_O)        0.048    -0.200 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/plusOp[4]
    SLICE_X2Y118         FDRE                                         r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          0.861    -0.290    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X2Y118                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/C
                         clock pessimism             -0.218    -0.508    
    SLICE_X2Y118         FDRE (Hold_fdre_C_D)         0.131    -0.377    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_test_pmod_audio_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise@0.000ns - clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.427%)  route 0.132ns (41.573%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          0.591    -0.521    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X3Y118                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y118         FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[0]/Q
                         net (fo=12, routed)          0.132    -0.248    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg__1[0]
    SLICE_X2Y118         LUT4 (Prop_lut4_I1_O)        0.045    -0.203 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.203    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/plusOp[3]
    SLICE_X2Y118         FDRE                                         r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          0.861    -0.290    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X2Y118                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[3]/C
                         clock pessimism             -0.218    -0.508    
    SLICE_X2Y118         FDRE (Hold_fdre_C_D)         0.120    -0.388    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_test_pmod_audio_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise@0.000ns - clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.702%)  route 0.136ns (42.298%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          0.591    -0.521    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X3Y118                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y118         FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[0]/Q
                         net (fo=12, routed)          0.136    -0.244    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg__1[0]
    SLICE_X2Y118         LUT6 (Prop_lut6_I3_O)        0.045    -0.199 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/plusOp[5]
    SLICE_X2Y118         FDRE                                         r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          0.861    -0.290    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X2Y118                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[5]/C
                         clock pessimism             -0.218    -0.508    
    SLICE_X2Y118         FDRE (Hold_fdre_C_D)         0.121    -0.387    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_test_pmod_audio_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise@0.000ns - clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.731%)  route 0.154ns (45.269%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.291ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          0.593    -0.519    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X3Y116                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[10]/Q
                         net (fo=1, routed)           0.154    -0.224    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg[10]
    SLICE_X4Y116         LUT6 (Prop_lut6_I5_O)        0.045    -0.179 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.179    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/p_1_in[11]
    SLICE_X4Y116         FDRE                                         r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          0.860    -0.291    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X4Y116                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[11]/C
                         clock pessimism             -0.194    -0.485    
    SLICE_X4Y116         FDRE (Hold_fdre_C_D)         0.091    -0.394    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_test_pmod_audio_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise@0.000ns - clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.619%)  route 0.189ns (50.381%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          0.591    -0.521    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X4Y117                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y117         FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[7]/Q
                         net (fo=17, routed)          0.189    -0.191    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg__0[7]
    SLICE_X3Y117         LUT6 (Prop_lut6_I1_O)        0.045    -0.146 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg[15]_i_2/O
                         net (fo=1, routed)           0.000    -0.146    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/p_1_in[15]
    SLICE_X3Y117         FDRE                                         r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          0.863    -0.289    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X3Y117                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[15]/C
                         clock pessimism             -0.194    -0.483    
    SLICE_X3Y117         FDRE (Hold_fdre_C_D)         0.092    -0.391    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 test_pmod_audio_design_i/pMOD_Audio_in_0/U0/clk_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_pmod_audio_design_i/pMOD_Audio_in_0/U0/clk_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_test_pmod_audio_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise@0.000ns - clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.183ns (51.463%)  route 0.173ns (48.537%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.325ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          0.557    -0.555    test_pmod_audio_design_i/pMOD_Audio_in_0/U0/CLK
    SLICE_X52Y109                                                     r  test_pmod_audio_design_i/pMOD_Audio_in_0/U0/clk_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y109        FDCE (Prop_fdce_C_Q)         0.141    -0.414 r  test_pmod_audio_design_i/pMOD_Audio_in_0/U0/clk_counter_reg[0]/Q
                         net (fo=2, routed)           0.173    -0.242    test_pmod_audio_design_i/pMOD_Audio_in_0/U0/n_0_clk_counter_reg[0]
    SLICE_X52Y109        LUT2 (Prop_lut2_I0_O)        0.042    -0.200 r  test_pmod_audio_design_i/pMOD_Audio_in_0/U0/clk_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    test_pmod_audio_design_i/pMOD_Audio_in_0/U0/plusOp[1]
    SLICE_X52Y109        FDCE                                         r  test_pmod_audio_design_i/pMOD_Audio_in_0/U0/clk_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          0.826    -0.325    test_pmod_audio_design_i/pMOD_Audio_in_0/U0/CLK
    SLICE_X52Y109                                                     r  test_pmod_audio_design_i/pMOD_Audio_in_0/U0/clk_counter_reg[1]/C
                         clock pessimism             -0.230    -0.555    
    SLICE_X52Y109        FDCE (Hold_fdce_C_D)         0.107    -0.448    test_pmod_audio_design_i/pMOD_Audio_in_0/U0/clk_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_test_pmod_audio_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise@0.000ns - clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.573%)  route 0.155ns (45.427%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          0.591    -0.521    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X3Y118                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y118         FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[0]/Q
                         net (fo=12, routed)          0.155    -0.225    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg__1[0]
    SLICE_X3Y118         LUT6 (Prop_lut6_I0_O)        0.045    -0.180 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.180    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/plusOp[8]
    SLICE_X3Y118         FDRE                                         r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          0.861    -0.290    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X3Y118                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[8]/C
                         clock pessimism             -0.231    -0.521    
    SLICE_X3Y118         FDRE (Hold_fdre_C_D)         0.092    -0.429    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_test_pmod_audio_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise@0.000ns - clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          0.593    -0.519    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X2Y116                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y116         FDRE (Prop_fdre_C_Q)         0.164    -0.355 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[6]/Q
                         net (fo=1, routed)           0.163    -0.192    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg[6]
    SLICE_X2Y116         LUT6 (Prop_lut6_I5_O)        0.045    -0.147 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.147    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/p_1_in[7]
    SLICE_X2Y116         FDRE                                         r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          0.863    -0.288    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X2Y116                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[7]/C
                         clock pessimism             -0.231    -0.519    
    SLICE_X2Y116         FDRE (Hold_fdre_C_D)         0.121    -0.398    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_test_pmod_audio_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise@0.000ns - clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.455%)  route 0.175ns (48.545%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.291ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          0.591    -0.521    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X4Y117                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y117         FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[7]/Q
                         net (fo=17, routed)          0.175    -0.205    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg__0[7]
    SLICE_X4Y116         LUT6 (Prop_lut6_I1_O)        0.045    -0.160 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.160    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/p_1_in[13]
    SLICE_X4Y116         FDRE                                         r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          0.860    -0.291    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X4Y116                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[13]/C
                         clock pessimism             -0.215    -0.506    
    SLICE_X4Y116         FDRE (Hold_fdre_C_D)         0.092    -0.414    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_test_pmod_audio_design_clk_wiz_0_0
Waveform:           { 0 10 }
Period:             20.000
Sources:            { test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack    Location        Pin                                                               
Min Period        n/a     BUFG/I             n/a            2.155     20.000  17.845   BUFGCTRL_X0Y16  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/I               
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249     20.000  18.751   PLLE2_ADV_X1Y2  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0      
Min Period        n/a     FDCE/C             n/a            1.000     20.000  19.000   SLICE_X52Y109   test_pmod_audio_design_i/pMOD_Audio_in_0/U0/clk_counter_reg[0]/C  
Min Period        n/a     FDCE/C             n/a            1.000     20.000  19.000   SLICE_X52Y109   test_pmod_audio_design_i/pMOD_Audio_in_0/U0/clk_counter_reg[1]/C  
Min Period        n/a     FDRE/C             n/a            1.000     20.000  19.000   SLICE_X2Y117    test_pmod_audio_design_i/pMOD_Audio_in_0/U0/synch_START_reg/C     
Min Period        n/a     FDRE/C             n/a            1.000     20.000  19.000   SLICE_X3Y118    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[0]/C     
Min Period        n/a     FDRE/C             n/a            1.000     20.000  19.000   SLICE_X3Y118    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[1]/C     
Min Period        n/a     FDRE/C             n/a            1.000     20.000  19.000   SLICE_X4Y117    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[2]/C     
Min Period        n/a     FDRE/C             n/a            1.000     20.000  19.000   SLICE_X2Y118    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[3]/C     
Min Period        n/a     FDRE/C             n/a            1.000     20.000  19.000   SLICE_X2Y118    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/C     
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000   20.000  140.000  PLLE2_ADV_X1Y2  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0      
Low Pulse Width   Slow    FDRE/C             n/a            0.500     10.000  9.500    SLICE_X4Y116    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[11]/C  
Low Pulse Width   Slow    FDRE/C             n/a            0.500     10.000  9.500    SLICE_X4Y116    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[12]/C  
Low Pulse Width   Slow    FDRE/C             n/a            0.500     10.000  9.500    SLICE_X4Y116    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[13]/C  
Low Pulse Width   Slow    FDRE/C             n/a            0.500     10.000  9.500    SLICE_X4Y116    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[14]/C  
Low Pulse Width   Slow    FDCE/C             n/a            0.500     10.000  9.500    SLICE_X52Y109   test_pmod_audio_design_i/pMOD_Audio_in_0/U0/clk_counter_reg[0]/C  
Low Pulse Width   Slow    FDCE/C             n/a            0.500     10.000  9.500    SLICE_X52Y109   test_pmod_audio_design_i/pMOD_Audio_in_0/U0/clk_counter_reg[1]/C  
Low Pulse Width   Slow    FDRE/C             n/a            0.500     10.000  9.500    SLICE_X2Y117    test_pmod_audio_design_i/pMOD_Audio_in_0/U0/synch_START_reg/C     
Low Pulse Width   Fast    FDRE/C             n/a            0.500     10.000  9.500    SLICE_X2Y117    test_pmod_audio_design_i/pMOD_Audio_in_0/U0/synch_START_reg/C     
Low Pulse Width   Slow    FDRE/C             n/a            0.500     10.000  9.500    SLICE_X3Y118    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[0]/C     
Low Pulse Width   Fast    FDRE/C             n/a            0.500     10.000  9.500    SLICE_X3Y118    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[0]/C     
High Pulse Width  Slow    FDCE/C             n/a            0.500     10.000  9.500    SLICE_X52Y109   test_pmod_audio_design_i/pMOD_Audio_in_0/U0/clk_counter_reg[0]/C  
High Pulse Width  Fast    FDCE/C             n/a            0.500     10.000  9.500    SLICE_X52Y109   test_pmod_audio_design_i/pMOD_Audio_in_0/U0/clk_counter_reg[0]/C  
High Pulse Width  Slow    FDCE/C             n/a            0.500     10.000  9.500    SLICE_X52Y109   test_pmod_audio_design_i/pMOD_Audio_in_0/U0/clk_counter_reg[1]/C  
High Pulse Width  Fast    FDCE/C             n/a            0.500     10.000  9.500    SLICE_X52Y109   test_pmod_audio_design_i/pMOD_Audio_in_0/U0/clk_counter_reg[1]/C  
High Pulse Width  Slow    FDRE/C             n/a            0.500     10.000  9.500    SLICE_X4Y116    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[11]/C  
High Pulse Width  Slow    FDRE/C             n/a            0.500     10.000  9.500    SLICE_X4Y116    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[12]/C  
High Pulse Width  Slow    FDRE/C             n/a            0.500     10.000  9.500    SLICE_X4Y116    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[13]/C  
High Pulse Width  Slow    FDRE/C             n/a            0.500     10.000  9.500    SLICE_X4Y116    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[14]/C  
High Pulse Width  Slow    FDRE/C             n/a            0.500     10.000  9.500    SLICE_X2Y117    test_pmod_audio_design_i/pMOD_Audio_in_0/U0/synch_START_reg/C     
High Pulse Width  Fast    FDRE/C             n/a            0.500     10.000  9.500    SLICE_X2Y117    test_pmod_audio_design_i/pMOD_Audio_in_0/U0/synch_START_reg/C     



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_test_pmod_audio_design_clk_wiz_0_0
  To Clock:  clkfbout_test_pmod_audio_design_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_test_pmod_audio_design_clk_wiz_0_0
Waveform:           { 0 5 }
Period:             10.000
Sources:            { test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location        Pin                                                            
Min Period  n/a     BUFG/I              n/a            2.155     10.000  7.845    BUFGCTRL_X0Y17  test_pmod_audio_design_i/clk_wiz_0/U0/clkf_buf/I               
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249     10.000  8.751    PLLE2_ADV_X1Y2  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKFBIN   
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249     10.000  8.751    PLLE2_ADV_X1Y2  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKFBOUT  
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633    10.000  42.633   PLLE2_ADV_X1Y2  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKFBIN   
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000   10.000  150.000  PLLE2_ADV_X1Y2  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKFBOUT  



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_i
  To Clock:  sys_clk_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_i
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin           Reference Pin  Required  Actual  Slack   Location        Pin                                                          
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249     10.000  8.751   PLLE2_ADV_X1Y2  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKIN1  
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633    10.000  42.633  PLLE2_ADV_X1Y2  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKIN1  
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000     5.000   3.000   PLLE2_ADV_X1Y2  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKIN1  
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000     5.000   3.000   PLLE2_ADV_X1Y2  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKIN1  
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000     5.000   3.000   PLLE2_ADV_X1Y2  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKIN1  
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000     5.000   3.000   PLLE2_ADV_X1Y2  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKIN1  



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_test_pmod_audio_design_clk_wiz_0_0_1
  To Clock:  clk_out1_test_pmod_audio_design_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       16.843ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.843ns  (required time - arrival time)
  Source:                 test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_test_pmod_audio_design_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise@20.000ns - clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.842ns  (logic 0.897ns (31.563%)  route 1.945ns (68.437%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.957ns = ( 18.043 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.349ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          1.698    -2.349    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X2Y118                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDRE (Prop_fdre_C_Q)         0.478    -1.871 f  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/Q
                         net (fo=8, routed)           0.931    -0.940    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/out[1]
    SLICE_X2Y118         LUT6 (Prop_lut6_I1_O)        0.295    -0.645 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg[15]_i_3/O
                         net (fo=1, routed)           0.471    -0.174    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/n_0_shift_reg[15]_i_3
    SLICE_X2Y117         LUT6 (Prop_lut6_I5_O)        0.124    -0.050 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg[15]_i_1/O
                         net (fo=12, routed)          0.543     0.493    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/n_0_shift_reg[15]_i_1
    SLICE_X3Y116         FDRE                                         r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_i
                         net (fo=0)                   0.000    20.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          1.582    18.043    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X3Y116                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[10]/C
                         clock pessimism             -0.413    17.630    
                         clock uncertainty           -0.089    17.541    
    SLICE_X3Y116         FDRE (Setup_fdre_C_CE)      -0.205    17.336    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         17.336    
                         arrival time                          -0.493    
  -------------------------------------------------------------------
                         slack                                 16.843    

Slack (MET) :             16.843ns  (required time - arrival time)
  Source:                 test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_test_pmod_audio_design_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise@20.000ns - clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.842ns  (logic 0.897ns (31.563%)  route 1.945ns (68.437%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.957ns = ( 18.043 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.349ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          1.698    -2.349    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X2Y118                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDRE (Prop_fdre_C_Q)         0.478    -1.871 f  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/Q
                         net (fo=8, routed)           0.931    -0.940    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/out[1]
    SLICE_X2Y118         LUT6 (Prop_lut6_I1_O)        0.295    -0.645 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg[15]_i_3/O
                         net (fo=1, routed)           0.471    -0.174    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/n_0_shift_reg[15]_i_3
    SLICE_X2Y117         LUT6 (Prop_lut6_I5_O)        0.124    -0.050 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg[15]_i_1/O
                         net (fo=12, routed)          0.543     0.493    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/n_0_shift_reg[15]_i_1
    SLICE_X3Y116         FDRE                                         r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_i
                         net (fo=0)                   0.000    20.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          1.582    18.043    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X3Y116                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[4]/C
                         clock pessimism             -0.413    17.630    
                         clock uncertainty           -0.089    17.541    
    SLICE_X3Y116         FDRE (Setup_fdre_C_CE)      -0.205    17.336    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         17.336    
                         arrival time                          -0.493    
  -------------------------------------------------------------------
                         slack                                 16.843    

Slack (MET) :             16.843ns  (required time - arrival time)
  Source:                 test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_test_pmod_audio_design_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise@20.000ns - clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.842ns  (logic 0.897ns (31.563%)  route 1.945ns (68.437%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.957ns = ( 18.043 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.349ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          1.698    -2.349    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X2Y118                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDRE (Prop_fdre_C_Q)         0.478    -1.871 f  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/Q
                         net (fo=8, routed)           0.931    -0.940    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/out[1]
    SLICE_X2Y118         LUT6 (Prop_lut6_I1_O)        0.295    -0.645 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg[15]_i_3/O
                         net (fo=1, routed)           0.471    -0.174    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/n_0_shift_reg[15]_i_3
    SLICE_X2Y117         LUT6 (Prop_lut6_I5_O)        0.124    -0.050 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg[15]_i_1/O
                         net (fo=12, routed)          0.543     0.493    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/n_0_shift_reg[15]_i_1
    SLICE_X3Y116         FDRE                                         r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_i
                         net (fo=0)                   0.000    20.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          1.582    18.043    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X3Y116                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[5]/C
                         clock pessimism             -0.413    17.630    
                         clock uncertainty           -0.089    17.541    
    SLICE_X3Y116         FDRE (Setup_fdre_C_CE)      -0.205    17.336    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         17.336    
                         arrival time                          -0.493    
  -------------------------------------------------------------------
                         slack                                 16.843    

Slack (MET) :             16.913ns  (required time - arrival time)
  Source:                 test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_test_pmod_audio_design_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise@20.000ns - clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.675ns  (logic 0.794ns (29.680%)  route 1.881ns (70.320%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.960ns = ( 18.040 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.349ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          1.698    -2.349    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X2Y118                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDRE (Prop_fdre_C_Q)         0.518    -1.831 f  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[3]/Q
                         net (fo=9, routed)           0.865    -0.966    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/out[0]
    SLICE_X3Y117         LUT4 (Prop_lut4_I2_O)        0.124    -0.842 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt[9]_i_2/O
                         net (fo=3, routed)           0.677    -0.165    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/n_0_div_cnt[9]_i_2
    SLICE_X3Y117         LUT5 (Prop_lut5_I0_O)        0.152    -0.013 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt[7]_i_1/O
                         net (fo=1, routed)           0.340     0.326    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/plusOp[7]
    SLICE_X4Y117         FDRE                                         r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_i
                         net (fo=0)                   0.000    20.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          1.579    18.040    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X4Y117                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[7]/C
                         clock pessimism             -0.429    17.611    
                         clock uncertainty           -0.089    17.522    
    SLICE_X4Y117         FDRE (Setup_fdre_C_D)       -0.283    17.239    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         17.239    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                 16.913    

Slack (MET) :             16.982ns  (required time - arrival time)
  Source:                 test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_test_pmod_audio_design_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise@20.000ns - clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.702ns  (logic 0.897ns (33.197%)  route 1.805ns (66.803%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.958ns = ( 18.042 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.349ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          1.698    -2.349    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X2Y118                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDRE (Prop_fdre_C_Q)         0.478    -1.871 f  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/Q
                         net (fo=8, routed)           0.931    -0.940    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/out[1]
    SLICE_X2Y118         LUT6 (Prop_lut6_I1_O)        0.295    -0.645 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg[15]_i_3/O
                         net (fo=1, routed)           0.471    -0.174    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/n_0_shift_reg[15]_i_3
    SLICE_X2Y117         LUT6 (Prop_lut6_I5_O)        0.124    -0.050 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg[15]_i_1/O
                         net (fo=12, routed)          0.403     0.353    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/n_0_shift_reg[15]_i_1
    SLICE_X3Y117         FDRE                                         r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_i
                         net (fo=0)                   0.000    20.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          1.581    18.042    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X3Y117                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[15]/C
                         clock pessimism             -0.413    17.629    
                         clock uncertainty           -0.089    17.540    
    SLICE_X3Y117         FDRE (Setup_fdre_C_CE)      -0.205    17.335    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         17.335    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                 16.982    

Slack (MET) :             16.994ns  (required time - arrival time)
  Source:                 test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_test_pmod_audio_design_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise@20.000ns - clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.674ns  (logic 0.897ns (33.551%)  route 1.777ns (66.449%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.959ns = ( 18.041 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.349ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          1.698    -2.349    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X2Y118                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDRE (Prop_fdre_C_Q)         0.478    -1.871 f  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/Q
                         net (fo=8, routed)           0.931    -0.940    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/out[1]
    SLICE_X2Y118         LUT6 (Prop_lut6_I1_O)        0.295    -0.645 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg[15]_i_3/O
                         net (fo=1, routed)           0.471    -0.174    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/n_0_shift_reg[15]_i_3
    SLICE_X2Y117         LUT6 (Prop_lut6_I5_O)        0.124    -0.050 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg[15]_i_1/O
                         net (fo=12, routed)          0.374     0.324    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/n_0_shift_reg[15]_i_1
    SLICE_X4Y116         FDRE                                         r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_i
                         net (fo=0)                   0.000    20.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          1.580    18.041    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X4Y116                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[11]/C
                         clock pessimism             -0.429    17.612    
                         clock uncertainty           -0.089    17.523    
    SLICE_X4Y116         FDRE (Setup_fdre_C_CE)      -0.205    17.318    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         17.318    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                 16.994    

Slack (MET) :             16.994ns  (required time - arrival time)
  Source:                 test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_test_pmod_audio_design_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise@20.000ns - clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.674ns  (logic 0.897ns (33.551%)  route 1.777ns (66.449%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.959ns = ( 18.041 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.349ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          1.698    -2.349    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X2Y118                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDRE (Prop_fdre_C_Q)         0.478    -1.871 f  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/Q
                         net (fo=8, routed)           0.931    -0.940    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/out[1]
    SLICE_X2Y118         LUT6 (Prop_lut6_I1_O)        0.295    -0.645 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg[15]_i_3/O
                         net (fo=1, routed)           0.471    -0.174    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/n_0_shift_reg[15]_i_3
    SLICE_X2Y117         LUT6 (Prop_lut6_I5_O)        0.124    -0.050 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg[15]_i_1/O
                         net (fo=12, routed)          0.374     0.324    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/n_0_shift_reg[15]_i_1
    SLICE_X4Y116         FDRE                                         r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_i
                         net (fo=0)                   0.000    20.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          1.580    18.041    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X4Y116                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[12]/C
                         clock pessimism             -0.429    17.612    
                         clock uncertainty           -0.089    17.523    
    SLICE_X4Y116         FDRE (Setup_fdre_C_CE)      -0.205    17.318    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         17.318    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                 16.994    

Slack (MET) :             16.994ns  (required time - arrival time)
  Source:                 test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_test_pmod_audio_design_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise@20.000ns - clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.674ns  (logic 0.897ns (33.551%)  route 1.777ns (66.449%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.959ns = ( 18.041 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.349ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          1.698    -2.349    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X2Y118                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDRE (Prop_fdre_C_Q)         0.478    -1.871 f  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/Q
                         net (fo=8, routed)           0.931    -0.940    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/out[1]
    SLICE_X2Y118         LUT6 (Prop_lut6_I1_O)        0.295    -0.645 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg[15]_i_3/O
                         net (fo=1, routed)           0.471    -0.174    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/n_0_shift_reg[15]_i_3
    SLICE_X2Y117         LUT6 (Prop_lut6_I5_O)        0.124    -0.050 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg[15]_i_1/O
                         net (fo=12, routed)          0.374     0.324    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/n_0_shift_reg[15]_i_1
    SLICE_X4Y116         FDRE                                         r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_i
                         net (fo=0)                   0.000    20.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          1.580    18.041    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X4Y116                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[13]/C
                         clock pessimism             -0.429    17.612    
                         clock uncertainty           -0.089    17.523    
    SLICE_X4Y116         FDRE (Setup_fdre_C_CE)      -0.205    17.318    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         17.318    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                 16.994    

Slack (MET) :             16.994ns  (required time - arrival time)
  Source:                 test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_test_pmod_audio_design_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise@20.000ns - clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.674ns  (logic 0.897ns (33.551%)  route 1.777ns (66.449%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.959ns = ( 18.041 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.349ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          1.698    -2.349    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X2Y118                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDRE (Prop_fdre_C_Q)         0.478    -1.871 f  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/Q
                         net (fo=8, routed)           0.931    -0.940    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/out[1]
    SLICE_X2Y118         LUT6 (Prop_lut6_I1_O)        0.295    -0.645 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg[15]_i_3/O
                         net (fo=1, routed)           0.471    -0.174    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/n_0_shift_reg[15]_i_3
    SLICE_X2Y117         LUT6 (Prop_lut6_I5_O)        0.124    -0.050 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg[15]_i_1/O
                         net (fo=12, routed)          0.374     0.324    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/n_0_shift_reg[15]_i_1
    SLICE_X4Y116         FDRE                                         r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_i
                         net (fo=0)                   0.000    20.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          1.580    18.041    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X4Y116                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[14]/C
                         clock pessimism             -0.429    17.612    
                         clock uncertainty           -0.089    17.523    
    SLICE_X4Y116         FDRE (Setup_fdre_C_CE)      -0.205    17.318    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         17.318    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                 16.994    

Slack (MET) :             17.069ns  (required time - arrival time)
  Source:                 test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_test_pmod_audio_design_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise@20.000ns - clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.653ns  (logic 0.897ns (33.815%)  route 1.756ns (66.185%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.957ns = ( 18.043 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.349ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          1.698    -2.349    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X2Y118                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDRE (Prop_fdre_C_Q)         0.478    -1.871 f  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/Q
                         net (fo=8, routed)           0.931    -0.940    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/out[1]
    SLICE_X2Y118         LUT6 (Prop_lut6_I1_O)        0.295    -0.645 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg[15]_i_3/O
                         net (fo=1, routed)           0.471    -0.174    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/n_0_shift_reg[15]_i_3
    SLICE_X2Y117         LUT6 (Prop_lut6_I5_O)        0.124    -0.050 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg[15]_i_1/O
                         net (fo=12, routed)          0.353     0.304    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/n_0_shift_reg[15]_i_1
    SLICE_X2Y116         FDRE                                         r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_i
                         net (fo=0)                   0.000    20.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          1.582    18.043    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X2Y116                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[6]/C
                         clock pessimism             -0.413    17.630    
                         clock uncertainty           -0.089    17.541    
    SLICE_X2Y116         FDRE (Setup_fdre_C_CE)      -0.169    17.372    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         17.372    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                 17.069    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_test_pmod_audio_design_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise@0.000ns - clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          0.593    -0.519    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X3Y116                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[5]/Q
                         net (fo=1, routed)           0.087    -0.291    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg[5]
    SLICE_X2Y116         LUT6 (Prop_lut6_I5_O)        0.045    -0.246 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.246    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/p_1_in[6]
    SLICE_X2Y116         FDRE                                         r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          0.863    -0.288    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X2Y116                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[6]/C
                         clock pessimism             -0.218    -0.506    
    SLICE_X2Y116         FDRE (Hold_fdre_C_D)         0.120    -0.386    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_test_pmod_audio_design_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise@0.000ns - clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.815%)  route 0.132ns (41.185%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          0.591    -0.521    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X3Y118                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y118         FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[0]/Q
                         net (fo=12, routed)          0.132    -0.248    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg__1[0]
    SLICE_X2Y118         LUT5 (Prop_lut5_I0_O)        0.048    -0.200 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/plusOp[4]
    SLICE_X2Y118         FDRE                                         r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          0.861    -0.290    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X2Y118                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/C
                         clock pessimism             -0.218    -0.508    
    SLICE_X2Y118         FDRE (Hold_fdre_C_D)         0.131    -0.377    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_test_pmod_audio_design_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise@0.000ns - clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.427%)  route 0.132ns (41.573%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          0.591    -0.521    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X3Y118                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y118         FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[0]/Q
                         net (fo=12, routed)          0.132    -0.248    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg__1[0]
    SLICE_X2Y118         LUT4 (Prop_lut4_I1_O)        0.045    -0.203 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.203    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/plusOp[3]
    SLICE_X2Y118         FDRE                                         r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          0.861    -0.290    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X2Y118                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[3]/C
                         clock pessimism             -0.218    -0.508    
    SLICE_X2Y118         FDRE (Hold_fdre_C_D)         0.120    -0.388    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_test_pmod_audio_design_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise@0.000ns - clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.702%)  route 0.136ns (42.298%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          0.591    -0.521    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X3Y118                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y118         FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[0]/Q
                         net (fo=12, routed)          0.136    -0.244    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg__1[0]
    SLICE_X2Y118         LUT6 (Prop_lut6_I3_O)        0.045    -0.199 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/plusOp[5]
    SLICE_X2Y118         FDRE                                         r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          0.861    -0.290    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X2Y118                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[5]/C
                         clock pessimism             -0.218    -0.508    
    SLICE_X2Y118         FDRE (Hold_fdre_C_D)         0.121    -0.387    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_test_pmod_audio_design_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise@0.000ns - clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.731%)  route 0.154ns (45.269%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.291ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          0.593    -0.519    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X3Y116                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[10]/Q
                         net (fo=1, routed)           0.154    -0.224    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg[10]
    SLICE_X4Y116         LUT6 (Prop_lut6_I5_O)        0.045    -0.179 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.179    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/p_1_in[11]
    SLICE_X4Y116         FDRE                                         r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          0.860    -0.291    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X4Y116                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[11]/C
                         clock pessimism             -0.194    -0.485    
    SLICE_X4Y116         FDRE (Hold_fdre_C_D)         0.091    -0.394    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_test_pmod_audio_design_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise@0.000ns - clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.619%)  route 0.189ns (50.381%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          0.591    -0.521    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X4Y117                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y117         FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[7]/Q
                         net (fo=17, routed)          0.189    -0.191    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg__0[7]
    SLICE_X3Y117         LUT6 (Prop_lut6_I1_O)        0.045    -0.146 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg[15]_i_2/O
                         net (fo=1, routed)           0.000    -0.146    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/p_1_in[15]
    SLICE_X3Y117         FDRE                                         r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          0.863    -0.289    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X3Y117                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[15]/C
                         clock pessimism             -0.194    -0.483    
    SLICE_X3Y117         FDRE (Hold_fdre_C_D)         0.092    -0.391    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 test_pmod_audio_design_i/pMOD_Audio_in_0/U0/clk_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_pmod_audio_design_i/pMOD_Audio_in_0/U0/clk_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_test_pmod_audio_design_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise@0.000ns - clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.183ns (51.463%)  route 0.173ns (48.537%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.325ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          0.557    -0.555    test_pmod_audio_design_i/pMOD_Audio_in_0/U0/CLK
    SLICE_X52Y109                                                     r  test_pmod_audio_design_i/pMOD_Audio_in_0/U0/clk_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y109        FDCE (Prop_fdce_C_Q)         0.141    -0.414 r  test_pmod_audio_design_i/pMOD_Audio_in_0/U0/clk_counter_reg[0]/Q
                         net (fo=2, routed)           0.173    -0.242    test_pmod_audio_design_i/pMOD_Audio_in_0/U0/n_0_clk_counter_reg[0]
    SLICE_X52Y109        LUT2 (Prop_lut2_I0_O)        0.042    -0.200 r  test_pmod_audio_design_i/pMOD_Audio_in_0/U0/clk_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    test_pmod_audio_design_i/pMOD_Audio_in_0/U0/plusOp[1]
    SLICE_X52Y109        FDCE                                         r  test_pmod_audio_design_i/pMOD_Audio_in_0/U0/clk_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          0.826    -0.325    test_pmod_audio_design_i/pMOD_Audio_in_0/U0/CLK
    SLICE_X52Y109                                                     r  test_pmod_audio_design_i/pMOD_Audio_in_0/U0/clk_counter_reg[1]/C
                         clock pessimism             -0.230    -0.555    
    SLICE_X52Y109        FDCE (Hold_fdce_C_D)         0.107    -0.448    test_pmod_audio_design_i/pMOD_Audio_in_0/U0/clk_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_test_pmod_audio_design_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise@0.000ns - clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.573%)  route 0.155ns (45.427%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          0.591    -0.521    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X3Y118                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y118         FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[0]/Q
                         net (fo=12, routed)          0.155    -0.225    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg__1[0]
    SLICE_X3Y118         LUT6 (Prop_lut6_I0_O)        0.045    -0.180 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.180    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/plusOp[8]
    SLICE_X3Y118         FDRE                                         r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          0.861    -0.290    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X3Y118                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[8]/C
                         clock pessimism             -0.231    -0.521    
    SLICE_X3Y118         FDRE (Hold_fdre_C_D)         0.092    -0.429    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_test_pmod_audio_design_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise@0.000ns - clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          0.593    -0.519    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X2Y116                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y116         FDRE (Prop_fdre_C_Q)         0.164    -0.355 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[6]/Q
                         net (fo=1, routed)           0.163    -0.192    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg[6]
    SLICE_X2Y116         LUT6 (Prop_lut6_I5_O)        0.045    -0.147 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.147    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/p_1_in[7]
    SLICE_X2Y116         FDRE                                         r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          0.863    -0.288    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X2Y116                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[7]/C
                         clock pessimism             -0.231    -0.519    
    SLICE_X2Y116         FDRE (Hold_fdre_C_D)         0.121    -0.398    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_test_pmod_audio_design_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise@0.000ns - clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.455%)  route 0.175ns (48.545%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.291ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          0.591    -0.521    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X4Y117                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y117         FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[7]/Q
                         net (fo=17, routed)          0.175    -0.205    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg__0[7]
    SLICE_X4Y116         LUT6 (Prop_lut6_I1_O)        0.045    -0.160 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.160    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/p_1_in[13]
    SLICE_X4Y116         FDRE                                         r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          0.860    -0.291    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X4Y116                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[13]/C
                         clock pessimism             -0.215    -0.506    
    SLICE_X4Y116         FDRE (Hold_fdre_C_D)         0.092    -0.414    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_test_pmod_audio_design_clk_wiz_0_0_1
Waveform:           { 0 10 }
Period:             20.000
Sources:            { test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack    Location        Pin                                                               
Min Period        n/a     BUFG/I             n/a            2.155     20.000  17.845   BUFGCTRL_X0Y16  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/I               
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249     20.000  18.751   PLLE2_ADV_X1Y2  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0      
Min Period        n/a     FDCE/C             n/a            1.000     20.000  19.000   SLICE_X52Y109   test_pmod_audio_design_i/pMOD_Audio_in_0/U0/clk_counter_reg[0]/C  
Min Period        n/a     FDCE/C             n/a            1.000     20.000  19.000   SLICE_X52Y109   test_pmod_audio_design_i/pMOD_Audio_in_0/U0/clk_counter_reg[1]/C  
Min Period        n/a     FDRE/C             n/a            1.000     20.000  19.000   SLICE_X2Y117    test_pmod_audio_design_i/pMOD_Audio_in_0/U0/synch_START_reg/C     
Min Period        n/a     FDRE/C             n/a            1.000     20.000  19.000   SLICE_X3Y118    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[0]/C     
Min Period        n/a     FDRE/C             n/a            1.000     20.000  19.000   SLICE_X3Y118    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[1]/C     
Min Period        n/a     FDRE/C             n/a            1.000     20.000  19.000   SLICE_X4Y117    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[2]/C     
Min Period        n/a     FDRE/C             n/a            1.000     20.000  19.000   SLICE_X2Y118    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[3]/C     
Min Period        n/a     FDRE/C             n/a            1.000     20.000  19.000   SLICE_X2Y118    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/C     
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000   20.000  140.000  PLLE2_ADV_X1Y2  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0      
Low Pulse Width   Slow    FDRE/C             n/a            0.500     10.000  9.500    SLICE_X4Y116    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[11]/C  
Low Pulse Width   Slow    FDRE/C             n/a            0.500     10.000  9.500    SLICE_X4Y116    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[12]/C  
Low Pulse Width   Slow    FDRE/C             n/a            0.500     10.000  9.500    SLICE_X4Y116    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[13]/C  
Low Pulse Width   Slow    FDRE/C             n/a            0.500     10.000  9.500    SLICE_X4Y116    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[14]/C  
Low Pulse Width   Slow    FDCE/C             n/a            0.500     10.000  9.500    SLICE_X52Y109   test_pmod_audio_design_i/pMOD_Audio_in_0/U0/clk_counter_reg[0]/C  
Low Pulse Width   Slow    FDCE/C             n/a            0.500     10.000  9.500    SLICE_X52Y109   test_pmod_audio_design_i/pMOD_Audio_in_0/U0/clk_counter_reg[1]/C  
Low Pulse Width   Slow    FDRE/C             n/a            0.500     10.000  9.500    SLICE_X2Y117    test_pmod_audio_design_i/pMOD_Audio_in_0/U0/synch_START_reg/C     
Low Pulse Width   Fast    FDRE/C             n/a            0.500     10.000  9.500    SLICE_X2Y117    test_pmod_audio_design_i/pMOD_Audio_in_0/U0/synch_START_reg/C     
Low Pulse Width   Slow    FDRE/C             n/a            0.500     10.000  9.500    SLICE_X3Y118    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[0]/C     
Low Pulse Width   Fast    FDRE/C             n/a            0.500     10.000  9.500    SLICE_X3Y118    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[0]/C     
High Pulse Width  Slow    FDCE/C             n/a            0.500     10.000  9.500    SLICE_X52Y109   test_pmod_audio_design_i/pMOD_Audio_in_0/U0/clk_counter_reg[0]/C  
High Pulse Width  Fast    FDCE/C             n/a            0.500     10.000  9.500    SLICE_X52Y109   test_pmod_audio_design_i/pMOD_Audio_in_0/U0/clk_counter_reg[0]/C  
High Pulse Width  Slow    FDCE/C             n/a            0.500     10.000  9.500    SLICE_X52Y109   test_pmod_audio_design_i/pMOD_Audio_in_0/U0/clk_counter_reg[1]/C  
High Pulse Width  Fast    FDCE/C             n/a            0.500     10.000  9.500    SLICE_X52Y109   test_pmod_audio_design_i/pMOD_Audio_in_0/U0/clk_counter_reg[1]/C  
High Pulse Width  Slow    FDRE/C             n/a            0.500     10.000  9.500    SLICE_X4Y116    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[11]/C  
High Pulse Width  Slow    FDRE/C             n/a            0.500     10.000  9.500    SLICE_X4Y116    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[12]/C  
High Pulse Width  Slow    FDRE/C             n/a            0.500     10.000  9.500    SLICE_X4Y116    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[13]/C  
High Pulse Width  Slow    FDRE/C             n/a            0.500     10.000  9.500    SLICE_X4Y116    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[14]/C  
High Pulse Width  Slow    FDRE/C             n/a            0.500     10.000  9.500    SLICE_X2Y117    test_pmod_audio_design_i/pMOD_Audio_in_0/U0/synch_START_reg/C     
High Pulse Width  Fast    FDRE/C             n/a            0.500     10.000  9.500    SLICE_X2Y117    test_pmod_audio_design_i/pMOD_Audio_in_0/U0/synch_START_reg/C     



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_test_pmod_audio_design_clk_wiz_0_0_1
  To Clock:  clkfbout_test_pmod_audio_design_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_test_pmod_audio_design_clk_wiz_0_0_1
Waveform:           { 0 5 }
Period:             10.000
Sources:            { test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location        Pin                                                            
Min Period  n/a     BUFG/I              n/a            2.155     10.000  7.845    BUFGCTRL_X0Y17  test_pmod_audio_design_i/clk_wiz_0/U0/clkf_buf/I               
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249     10.000  8.751    PLLE2_ADV_X1Y2  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKFBIN   
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249     10.000  8.751    PLLE2_ADV_X1Y2  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKFBOUT  
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633    10.000  42.633   PLLE2_ADV_X1Y2  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKFBIN   
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000   10.000  150.000  PLLE2_ADV_X1Y2  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKFBOUT  



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_test_pmod_audio_design_clk_wiz_0_0_1
  To Clock:  clk_out1_test_pmod_audio_design_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       16.841ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.841ns  (required time - arrival time)
  Source:                 test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_test_pmod_audio_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise@20.000ns - clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.842ns  (logic 0.897ns (31.563%)  route 1.945ns (68.437%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.957ns = ( 18.043 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.349ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          1.698    -2.349    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X2Y118                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDRE (Prop_fdre_C_Q)         0.478    -1.871 f  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/Q
                         net (fo=8, routed)           0.931    -0.940    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/out[1]
    SLICE_X2Y118         LUT6 (Prop_lut6_I1_O)        0.295    -0.645 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg[15]_i_3/O
                         net (fo=1, routed)           0.471    -0.174    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/n_0_shift_reg[15]_i_3
    SLICE_X2Y117         LUT6 (Prop_lut6_I5_O)        0.124    -0.050 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg[15]_i_1/O
                         net (fo=12, routed)          0.543     0.493    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/n_0_shift_reg[15]_i_1
    SLICE_X3Y116         FDRE                                         r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_i
                         net (fo=0)                   0.000    20.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          1.582    18.043    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X3Y116                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[10]/C
                         clock pessimism             -0.413    17.630    
                         clock uncertainty           -0.091    17.539    
    SLICE_X3Y116         FDRE (Setup_fdre_C_CE)      -0.205    17.334    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         17.334    
                         arrival time                          -0.493    
  -------------------------------------------------------------------
                         slack                                 16.841    

Slack (MET) :             16.841ns  (required time - arrival time)
  Source:                 test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_test_pmod_audio_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise@20.000ns - clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.842ns  (logic 0.897ns (31.563%)  route 1.945ns (68.437%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.957ns = ( 18.043 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.349ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          1.698    -2.349    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X2Y118                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDRE (Prop_fdre_C_Q)         0.478    -1.871 f  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/Q
                         net (fo=8, routed)           0.931    -0.940    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/out[1]
    SLICE_X2Y118         LUT6 (Prop_lut6_I1_O)        0.295    -0.645 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg[15]_i_3/O
                         net (fo=1, routed)           0.471    -0.174    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/n_0_shift_reg[15]_i_3
    SLICE_X2Y117         LUT6 (Prop_lut6_I5_O)        0.124    -0.050 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg[15]_i_1/O
                         net (fo=12, routed)          0.543     0.493    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/n_0_shift_reg[15]_i_1
    SLICE_X3Y116         FDRE                                         r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_i
                         net (fo=0)                   0.000    20.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          1.582    18.043    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X3Y116                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[4]/C
                         clock pessimism             -0.413    17.630    
                         clock uncertainty           -0.091    17.539    
    SLICE_X3Y116         FDRE (Setup_fdre_C_CE)      -0.205    17.334    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         17.334    
                         arrival time                          -0.493    
  -------------------------------------------------------------------
                         slack                                 16.841    

Slack (MET) :             16.841ns  (required time - arrival time)
  Source:                 test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_test_pmod_audio_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise@20.000ns - clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.842ns  (logic 0.897ns (31.563%)  route 1.945ns (68.437%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.957ns = ( 18.043 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.349ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          1.698    -2.349    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X2Y118                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDRE (Prop_fdre_C_Q)         0.478    -1.871 f  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/Q
                         net (fo=8, routed)           0.931    -0.940    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/out[1]
    SLICE_X2Y118         LUT6 (Prop_lut6_I1_O)        0.295    -0.645 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg[15]_i_3/O
                         net (fo=1, routed)           0.471    -0.174    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/n_0_shift_reg[15]_i_3
    SLICE_X2Y117         LUT6 (Prop_lut6_I5_O)        0.124    -0.050 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg[15]_i_1/O
                         net (fo=12, routed)          0.543     0.493    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/n_0_shift_reg[15]_i_1
    SLICE_X3Y116         FDRE                                         r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_i
                         net (fo=0)                   0.000    20.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          1.582    18.043    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X3Y116                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[5]/C
                         clock pessimism             -0.413    17.630    
                         clock uncertainty           -0.091    17.539    
    SLICE_X3Y116         FDRE (Setup_fdre_C_CE)      -0.205    17.334    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         17.334    
                         arrival time                          -0.493    
  -------------------------------------------------------------------
                         slack                                 16.841    

Slack (MET) :             16.911ns  (required time - arrival time)
  Source:                 test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_test_pmod_audio_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise@20.000ns - clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.675ns  (logic 0.794ns (29.680%)  route 1.881ns (70.320%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.960ns = ( 18.040 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.349ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          1.698    -2.349    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X2Y118                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDRE (Prop_fdre_C_Q)         0.518    -1.831 f  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[3]/Q
                         net (fo=9, routed)           0.865    -0.966    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/out[0]
    SLICE_X3Y117         LUT4 (Prop_lut4_I2_O)        0.124    -0.842 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt[9]_i_2/O
                         net (fo=3, routed)           0.677    -0.165    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/n_0_div_cnt[9]_i_2
    SLICE_X3Y117         LUT5 (Prop_lut5_I0_O)        0.152    -0.013 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt[7]_i_1/O
                         net (fo=1, routed)           0.340     0.326    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/plusOp[7]
    SLICE_X4Y117         FDRE                                         r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_i
                         net (fo=0)                   0.000    20.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          1.579    18.040    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X4Y117                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[7]/C
                         clock pessimism             -0.429    17.611    
                         clock uncertainty           -0.091    17.520    
    SLICE_X4Y117         FDRE (Setup_fdre_C_D)       -0.283    17.237    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         17.237    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                 16.911    

Slack (MET) :             16.980ns  (required time - arrival time)
  Source:                 test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_test_pmod_audio_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise@20.000ns - clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.702ns  (logic 0.897ns (33.197%)  route 1.805ns (66.803%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.958ns = ( 18.042 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.349ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          1.698    -2.349    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X2Y118                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDRE (Prop_fdre_C_Q)         0.478    -1.871 f  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/Q
                         net (fo=8, routed)           0.931    -0.940    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/out[1]
    SLICE_X2Y118         LUT6 (Prop_lut6_I1_O)        0.295    -0.645 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg[15]_i_3/O
                         net (fo=1, routed)           0.471    -0.174    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/n_0_shift_reg[15]_i_3
    SLICE_X2Y117         LUT6 (Prop_lut6_I5_O)        0.124    -0.050 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg[15]_i_1/O
                         net (fo=12, routed)          0.403     0.353    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/n_0_shift_reg[15]_i_1
    SLICE_X3Y117         FDRE                                         r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_i
                         net (fo=0)                   0.000    20.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          1.581    18.042    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X3Y117                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[15]/C
                         clock pessimism             -0.413    17.629    
                         clock uncertainty           -0.091    17.538    
    SLICE_X3Y117         FDRE (Setup_fdre_C_CE)      -0.205    17.333    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         17.333    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                 16.980    

Slack (MET) :             16.992ns  (required time - arrival time)
  Source:                 test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_test_pmod_audio_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise@20.000ns - clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.674ns  (logic 0.897ns (33.551%)  route 1.777ns (66.449%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.959ns = ( 18.041 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.349ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          1.698    -2.349    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X2Y118                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDRE (Prop_fdre_C_Q)         0.478    -1.871 f  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/Q
                         net (fo=8, routed)           0.931    -0.940    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/out[1]
    SLICE_X2Y118         LUT6 (Prop_lut6_I1_O)        0.295    -0.645 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg[15]_i_3/O
                         net (fo=1, routed)           0.471    -0.174    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/n_0_shift_reg[15]_i_3
    SLICE_X2Y117         LUT6 (Prop_lut6_I5_O)        0.124    -0.050 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg[15]_i_1/O
                         net (fo=12, routed)          0.374     0.324    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/n_0_shift_reg[15]_i_1
    SLICE_X4Y116         FDRE                                         r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_i
                         net (fo=0)                   0.000    20.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          1.580    18.041    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X4Y116                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[11]/C
                         clock pessimism             -0.429    17.612    
                         clock uncertainty           -0.091    17.521    
    SLICE_X4Y116         FDRE (Setup_fdre_C_CE)      -0.205    17.316    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         17.316    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                 16.992    

Slack (MET) :             16.992ns  (required time - arrival time)
  Source:                 test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_test_pmod_audio_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise@20.000ns - clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.674ns  (logic 0.897ns (33.551%)  route 1.777ns (66.449%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.959ns = ( 18.041 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.349ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          1.698    -2.349    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X2Y118                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDRE (Prop_fdre_C_Q)         0.478    -1.871 f  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/Q
                         net (fo=8, routed)           0.931    -0.940    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/out[1]
    SLICE_X2Y118         LUT6 (Prop_lut6_I1_O)        0.295    -0.645 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg[15]_i_3/O
                         net (fo=1, routed)           0.471    -0.174    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/n_0_shift_reg[15]_i_3
    SLICE_X2Y117         LUT6 (Prop_lut6_I5_O)        0.124    -0.050 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg[15]_i_1/O
                         net (fo=12, routed)          0.374     0.324    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/n_0_shift_reg[15]_i_1
    SLICE_X4Y116         FDRE                                         r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_i
                         net (fo=0)                   0.000    20.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          1.580    18.041    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X4Y116                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[12]/C
                         clock pessimism             -0.429    17.612    
                         clock uncertainty           -0.091    17.521    
    SLICE_X4Y116         FDRE (Setup_fdre_C_CE)      -0.205    17.316    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         17.316    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                 16.992    

Slack (MET) :             16.992ns  (required time - arrival time)
  Source:                 test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_test_pmod_audio_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise@20.000ns - clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.674ns  (logic 0.897ns (33.551%)  route 1.777ns (66.449%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.959ns = ( 18.041 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.349ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          1.698    -2.349    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X2Y118                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDRE (Prop_fdre_C_Q)         0.478    -1.871 f  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/Q
                         net (fo=8, routed)           0.931    -0.940    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/out[1]
    SLICE_X2Y118         LUT6 (Prop_lut6_I1_O)        0.295    -0.645 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg[15]_i_3/O
                         net (fo=1, routed)           0.471    -0.174    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/n_0_shift_reg[15]_i_3
    SLICE_X2Y117         LUT6 (Prop_lut6_I5_O)        0.124    -0.050 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg[15]_i_1/O
                         net (fo=12, routed)          0.374     0.324    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/n_0_shift_reg[15]_i_1
    SLICE_X4Y116         FDRE                                         r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_i
                         net (fo=0)                   0.000    20.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          1.580    18.041    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X4Y116                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[13]/C
                         clock pessimism             -0.429    17.612    
                         clock uncertainty           -0.091    17.521    
    SLICE_X4Y116         FDRE (Setup_fdre_C_CE)      -0.205    17.316    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         17.316    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                 16.992    

Slack (MET) :             16.992ns  (required time - arrival time)
  Source:                 test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_test_pmod_audio_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise@20.000ns - clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.674ns  (logic 0.897ns (33.551%)  route 1.777ns (66.449%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.959ns = ( 18.041 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.349ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          1.698    -2.349    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X2Y118                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDRE (Prop_fdre_C_Q)         0.478    -1.871 f  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/Q
                         net (fo=8, routed)           0.931    -0.940    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/out[1]
    SLICE_X2Y118         LUT6 (Prop_lut6_I1_O)        0.295    -0.645 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg[15]_i_3/O
                         net (fo=1, routed)           0.471    -0.174    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/n_0_shift_reg[15]_i_3
    SLICE_X2Y117         LUT6 (Prop_lut6_I5_O)        0.124    -0.050 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg[15]_i_1/O
                         net (fo=12, routed)          0.374     0.324    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/n_0_shift_reg[15]_i_1
    SLICE_X4Y116         FDRE                                         r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_i
                         net (fo=0)                   0.000    20.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          1.580    18.041    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X4Y116                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[14]/C
                         clock pessimism             -0.429    17.612    
                         clock uncertainty           -0.091    17.521    
    SLICE_X4Y116         FDRE (Setup_fdre_C_CE)      -0.205    17.316    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         17.316    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                 16.992    

Slack (MET) :             17.067ns  (required time - arrival time)
  Source:                 test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_test_pmod_audio_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise@20.000ns - clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.653ns  (logic 0.897ns (33.815%)  route 1.756ns (66.185%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.957ns = ( 18.043 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.349ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          1.698    -2.349    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X2Y118                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDRE (Prop_fdre_C_Q)         0.478    -1.871 f  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/Q
                         net (fo=8, routed)           0.931    -0.940    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/out[1]
    SLICE_X2Y118         LUT6 (Prop_lut6_I1_O)        0.295    -0.645 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg[15]_i_3/O
                         net (fo=1, routed)           0.471    -0.174    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/n_0_shift_reg[15]_i_3
    SLICE_X2Y117         LUT6 (Prop_lut6_I5_O)        0.124    -0.050 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg[15]_i_1/O
                         net (fo=12, routed)          0.353     0.304    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/n_0_shift_reg[15]_i_1
    SLICE_X2Y116         FDRE                                         r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_i
                         net (fo=0)                   0.000    20.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          1.582    18.043    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X2Y116                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[6]/C
                         clock pessimism             -0.413    17.630    
                         clock uncertainty           -0.091    17.539    
    SLICE_X2Y116         FDRE (Setup_fdre_C_CE)      -0.169    17.370    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         17.370    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                 17.067    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_test_pmod_audio_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise@0.000ns - clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          0.593    -0.519    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X3Y116                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[5]/Q
                         net (fo=1, routed)           0.087    -0.291    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg[5]
    SLICE_X2Y116         LUT6 (Prop_lut6_I5_O)        0.045    -0.246 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.246    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/p_1_in[6]
    SLICE_X2Y116         FDRE                                         r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          0.863    -0.288    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X2Y116                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[6]/C
                         clock pessimism             -0.218    -0.506    
                         clock uncertainty            0.091    -0.415    
    SLICE_X2Y116         FDRE (Hold_fdre_C_D)         0.120    -0.295    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_test_pmod_audio_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise@0.000ns - clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.815%)  route 0.132ns (41.185%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          0.591    -0.521    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X3Y118                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y118         FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[0]/Q
                         net (fo=12, routed)          0.132    -0.248    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg__1[0]
    SLICE_X2Y118         LUT5 (Prop_lut5_I0_O)        0.048    -0.200 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/plusOp[4]
    SLICE_X2Y118         FDRE                                         r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          0.861    -0.290    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X2Y118                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/C
                         clock pessimism             -0.218    -0.508    
                         clock uncertainty            0.091    -0.417    
    SLICE_X2Y118         FDRE (Hold_fdre_C_D)         0.131    -0.286    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_test_pmod_audio_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise@0.000ns - clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.427%)  route 0.132ns (41.573%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          0.591    -0.521    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X3Y118                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y118         FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[0]/Q
                         net (fo=12, routed)          0.132    -0.248    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg__1[0]
    SLICE_X2Y118         LUT4 (Prop_lut4_I1_O)        0.045    -0.203 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.203    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/plusOp[3]
    SLICE_X2Y118         FDRE                                         r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          0.861    -0.290    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X2Y118                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[3]/C
                         clock pessimism             -0.218    -0.508    
                         clock uncertainty            0.091    -0.417    
    SLICE_X2Y118         FDRE (Hold_fdre_C_D)         0.120    -0.297    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_test_pmod_audio_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise@0.000ns - clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.702%)  route 0.136ns (42.298%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          0.591    -0.521    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X3Y118                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y118         FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[0]/Q
                         net (fo=12, routed)          0.136    -0.244    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg__1[0]
    SLICE_X2Y118         LUT6 (Prop_lut6_I3_O)        0.045    -0.199 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/plusOp[5]
    SLICE_X2Y118         FDRE                                         r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          0.861    -0.290    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X2Y118                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[5]/C
                         clock pessimism             -0.218    -0.508    
                         clock uncertainty            0.091    -0.417    
    SLICE_X2Y118         FDRE (Hold_fdre_C_D)         0.121    -0.296    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_test_pmod_audio_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise@0.000ns - clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.731%)  route 0.154ns (45.269%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.291ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          0.593    -0.519    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X3Y116                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[10]/Q
                         net (fo=1, routed)           0.154    -0.224    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg[10]
    SLICE_X4Y116         LUT6 (Prop_lut6_I5_O)        0.045    -0.179 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.179    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/p_1_in[11]
    SLICE_X4Y116         FDRE                                         r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          0.860    -0.291    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X4Y116                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[11]/C
                         clock pessimism             -0.194    -0.485    
                         clock uncertainty            0.091    -0.394    
    SLICE_X4Y116         FDRE (Hold_fdre_C_D)         0.091    -0.303    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_test_pmod_audio_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise@0.000ns - clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.619%)  route 0.189ns (50.381%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          0.591    -0.521    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X4Y117                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y117         FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[7]/Q
                         net (fo=17, routed)          0.189    -0.191    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg__0[7]
    SLICE_X3Y117         LUT6 (Prop_lut6_I1_O)        0.045    -0.146 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg[15]_i_2/O
                         net (fo=1, routed)           0.000    -0.146    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/p_1_in[15]
    SLICE_X3Y117         FDRE                                         r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          0.863    -0.289    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X3Y117                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[15]/C
                         clock pessimism             -0.194    -0.483    
                         clock uncertainty            0.091    -0.392    
    SLICE_X3Y117         FDRE (Hold_fdre_C_D)         0.092    -0.300    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 test_pmod_audio_design_i/pMOD_Audio_in_0/U0/clk_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_pmod_audio_design_i/pMOD_Audio_in_0/U0/clk_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_test_pmod_audio_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise@0.000ns - clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.183ns (51.463%)  route 0.173ns (48.537%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.325ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          0.557    -0.555    test_pmod_audio_design_i/pMOD_Audio_in_0/U0/CLK
    SLICE_X52Y109                                                     r  test_pmod_audio_design_i/pMOD_Audio_in_0/U0/clk_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y109        FDCE (Prop_fdce_C_Q)         0.141    -0.414 r  test_pmod_audio_design_i/pMOD_Audio_in_0/U0/clk_counter_reg[0]/Q
                         net (fo=2, routed)           0.173    -0.242    test_pmod_audio_design_i/pMOD_Audio_in_0/U0/n_0_clk_counter_reg[0]
    SLICE_X52Y109        LUT2 (Prop_lut2_I0_O)        0.042    -0.200 r  test_pmod_audio_design_i/pMOD_Audio_in_0/U0/clk_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    test_pmod_audio_design_i/pMOD_Audio_in_0/U0/plusOp[1]
    SLICE_X52Y109        FDCE                                         r  test_pmod_audio_design_i/pMOD_Audio_in_0/U0/clk_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          0.826    -0.325    test_pmod_audio_design_i/pMOD_Audio_in_0/U0/CLK
    SLICE_X52Y109                                                     r  test_pmod_audio_design_i/pMOD_Audio_in_0/U0/clk_counter_reg[1]/C
                         clock pessimism             -0.230    -0.555    
                         clock uncertainty            0.091    -0.464    
    SLICE_X52Y109        FDCE (Hold_fdce_C_D)         0.107    -0.357    test_pmod_audio_design_i/pMOD_Audio_in_0/U0/clk_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_test_pmod_audio_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise@0.000ns - clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.573%)  route 0.155ns (45.427%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          0.591    -0.521    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X3Y118                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y118         FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[0]/Q
                         net (fo=12, routed)          0.155    -0.225    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg__1[0]
    SLICE_X3Y118         LUT6 (Prop_lut6_I0_O)        0.045    -0.180 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.180    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/plusOp[8]
    SLICE_X3Y118         FDRE                                         r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          0.861    -0.290    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X3Y118                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[8]/C
                         clock pessimism             -0.231    -0.521    
                         clock uncertainty            0.091    -0.430    
    SLICE_X3Y118         FDRE (Hold_fdre_C_D)         0.092    -0.338    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_test_pmod_audio_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise@0.000ns - clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          0.593    -0.519    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X2Y116                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y116         FDRE (Prop_fdre_C_Q)         0.164    -0.355 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[6]/Q
                         net (fo=1, routed)           0.163    -0.192    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg[6]
    SLICE_X2Y116         LUT6 (Prop_lut6_I5_O)        0.045    -0.147 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.147    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/p_1_in[7]
    SLICE_X2Y116         FDRE                                         r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          0.863    -0.288    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X2Y116                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[7]/C
                         clock pessimism             -0.231    -0.519    
                         clock uncertainty            0.091    -0.428    
    SLICE_X2Y116         FDRE (Hold_fdre_C_D)         0.121    -0.307    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_test_pmod_audio_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise@0.000ns - clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.455%)  route 0.175ns (48.545%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.291ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          0.591    -0.521    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X4Y117                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y117         FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[7]/Q
                         net (fo=17, routed)          0.175    -0.205    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg__0[7]
    SLICE_X4Y116         LUT6 (Prop_lut6_I1_O)        0.045    -0.160 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.160    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/p_1_in[13]
    SLICE_X4Y116         FDRE                                         r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          0.860    -0.291    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X4Y116                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[13]/C
                         clock pessimism             -0.215    -0.506    
                         clock uncertainty            0.091    -0.415    
    SLICE_X4Y116         FDRE (Hold_fdre_C_D)         0.092    -0.323    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.164    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_test_pmod_audio_design_clk_wiz_0_0
  To Clock:  clk_out1_test_pmod_audio_design_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       16.841ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.841ns  (required time - arrival time)
  Source:                 test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_test_pmod_audio_design_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise@20.000ns - clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.842ns  (logic 0.897ns (31.563%)  route 1.945ns (68.437%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.957ns = ( 18.043 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.349ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          1.698    -2.349    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X2Y118                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDRE (Prop_fdre_C_Q)         0.478    -1.871 f  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/Q
                         net (fo=8, routed)           0.931    -0.940    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/out[1]
    SLICE_X2Y118         LUT6 (Prop_lut6_I1_O)        0.295    -0.645 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg[15]_i_3/O
                         net (fo=1, routed)           0.471    -0.174    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/n_0_shift_reg[15]_i_3
    SLICE_X2Y117         LUT6 (Prop_lut6_I5_O)        0.124    -0.050 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg[15]_i_1/O
                         net (fo=12, routed)          0.543     0.493    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/n_0_shift_reg[15]_i_1
    SLICE_X3Y116         FDRE                                         r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_i
                         net (fo=0)                   0.000    20.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          1.582    18.043    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X3Y116                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[10]/C
                         clock pessimism             -0.413    17.630    
                         clock uncertainty           -0.091    17.539    
    SLICE_X3Y116         FDRE (Setup_fdre_C_CE)      -0.205    17.334    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         17.334    
                         arrival time                          -0.493    
  -------------------------------------------------------------------
                         slack                                 16.841    

Slack (MET) :             16.841ns  (required time - arrival time)
  Source:                 test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_test_pmod_audio_design_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise@20.000ns - clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.842ns  (logic 0.897ns (31.563%)  route 1.945ns (68.437%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.957ns = ( 18.043 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.349ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          1.698    -2.349    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X2Y118                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDRE (Prop_fdre_C_Q)         0.478    -1.871 f  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/Q
                         net (fo=8, routed)           0.931    -0.940    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/out[1]
    SLICE_X2Y118         LUT6 (Prop_lut6_I1_O)        0.295    -0.645 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg[15]_i_3/O
                         net (fo=1, routed)           0.471    -0.174    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/n_0_shift_reg[15]_i_3
    SLICE_X2Y117         LUT6 (Prop_lut6_I5_O)        0.124    -0.050 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg[15]_i_1/O
                         net (fo=12, routed)          0.543     0.493    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/n_0_shift_reg[15]_i_1
    SLICE_X3Y116         FDRE                                         r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_i
                         net (fo=0)                   0.000    20.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          1.582    18.043    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X3Y116                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[4]/C
                         clock pessimism             -0.413    17.630    
                         clock uncertainty           -0.091    17.539    
    SLICE_X3Y116         FDRE (Setup_fdre_C_CE)      -0.205    17.334    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         17.334    
                         arrival time                          -0.493    
  -------------------------------------------------------------------
                         slack                                 16.841    

Slack (MET) :             16.841ns  (required time - arrival time)
  Source:                 test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_test_pmod_audio_design_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise@20.000ns - clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.842ns  (logic 0.897ns (31.563%)  route 1.945ns (68.437%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.957ns = ( 18.043 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.349ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          1.698    -2.349    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X2Y118                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDRE (Prop_fdre_C_Q)         0.478    -1.871 f  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/Q
                         net (fo=8, routed)           0.931    -0.940    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/out[1]
    SLICE_X2Y118         LUT6 (Prop_lut6_I1_O)        0.295    -0.645 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg[15]_i_3/O
                         net (fo=1, routed)           0.471    -0.174    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/n_0_shift_reg[15]_i_3
    SLICE_X2Y117         LUT6 (Prop_lut6_I5_O)        0.124    -0.050 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg[15]_i_1/O
                         net (fo=12, routed)          0.543     0.493    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/n_0_shift_reg[15]_i_1
    SLICE_X3Y116         FDRE                                         r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_i
                         net (fo=0)                   0.000    20.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          1.582    18.043    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X3Y116                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[5]/C
                         clock pessimism             -0.413    17.630    
                         clock uncertainty           -0.091    17.539    
    SLICE_X3Y116         FDRE (Setup_fdre_C_CE)      -0.205    17.334    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         17.334    
                         arrival time                          -0.493    
  -------------------------------------------------------------------
                         slack                                 16.841    

Slack (MET) :             16.911ns  (required time - arrival time)
  Source:                 test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_test_pmod_audio_design_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise@20.000ns - clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.675ns  (logic 0.794ns (29.680%)  route 1.881ns (70.320%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.960ns = ( 18.040 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.349ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          1.698    -2.349    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X2Y118                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDRE (Prop_fdre_C_Q)         0.518    -1.831 f  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[3]/Q
                         net (fo=9, routed)           0.865    -0.966    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/out[0]
    SLICE_X3Y117         LUT4 (Prop_lut4_I2_O)        0.124    -0.842 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt[9]_i_2/O
                         net (fo=3, routed)           0.677    -0.165    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/n_0_div_cnt[9]_i_2
    SLICE_X3Y117         LUT5 (Prop_lut5_I0_O)        0.152    -0.013 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt[7]_i_1/O
                         net (fo=1, routed)           0.340     0.326    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/plusOp[7]
    SLICE_X4Y117         FDRE                                         r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_i
                         net (fo=0)                   0.000    20.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          1.579    18.040    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X4Y117                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[7]/C
                         clock pessimism             -0.429    17.611    
                         clock uncertainty           -0.091    17.520    
    SLICE_X4Y117         FDRE (Setup_fdre_C_D)       -0.283    17.237    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         17.237    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                 16.911    

Slack (MET) :             16.980ns  (required time - arrival time)
  Source:                 test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_test_pmod_audio_design_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise@20.000ns - clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.702ns  (logic 0.897ns (33.197%)  route 1.805ns (66.803%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.958ns = ( 18.042 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.349ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          1.698    -2.349    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X2Y118                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDRE (Prop_fdre_C_Q)         0.478    -1.871 f  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/Q
                         net (fo=8, routed)           0.931    -0.940    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/out[1]
    SLICE_X2Y118         LUT6 (Prop_lut6_I1_O)        0.295    -0.645 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg[15]_i_3/O
                         net (fo=1, routed)           0.471    -0.174    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/n_0_shift_reg[15]_i_3
    SLICE_X2Y117         LUT6 (Prop_lut6_I5_O)        0.124    -0.050 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg[15]_i_1/O
                         net (fo=12, routed)          0.403     0.353    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/n_0_shift_reg[15]_i_1
    SLICE_X3Y117         FDRE                                         r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_i
                         net (fo=0)                   0.000    20.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          1.581    18.042    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X3Y117                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[15]/C
                         clock pessimism             -0.413    17.629    
                         clock uncertainty           -0.091    17.538    
    SLICE_X3Y117         FDRE (Setup_fdre_C_CE)      -0.205    17.333    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         17.333    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                 16.980    

Slack (MET) :             16.992ns  (required time - arrival time)
  Source:                 test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_test_pmod_audio_design_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise@20.000ns - clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.674ns  (logic 0.897ns (33.551%)  route 1.777ns (66.449%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.959ns = ( 18.041 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.349ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          1.698    -2.349    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X2Y118                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDRE (Prop_fdre_C_Q)         0.478    -1.871 f  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/Q
                         net (fo=8, routed)           0.931    -0.940    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/out[1]
    SLICE_X2Y118         LUT6 (Prop_lut6_I1_O)        0.295    -0.645 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg[15]_i_3/O
                         net (fo=1, routed)           0.471    -0.174    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/n_0_shift_reg[15]_i_3
    SLICE_X2Y117         LUT6 (Prop_lut6_I5_O)        0.124    -0.050 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg[15]_i_1/O
                         net (fo=12, routed)          0.374     0.324    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/n_0_shift_reg[15]_i_1
    SLICE_X4Y116         FDRE                                         r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_i
                         net (fo=0)                   0.000    20.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          1.580    18.041    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X4Y116                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[11]/C
                         clock pessimism             -0.429    17.612    
                         clock uncertainty           -0.091    17.521    
    SLICE_X4Y116         FDRE (Setup_fdre_C_CE)      -0.205    17.316    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         17.316    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                 16.992    

Slack (MET) :             16.992ns  (required time - arrival time)
  Source:                 test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_test_pmod_audio_design_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise@20.000ns - clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.674ns  (logic 0.897ns (33.551%)  route 1.777ns (66.449%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.959ns = ( 18.041 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.349ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          1.698    -2.349    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X2Y118                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDRE (Prop_fdre_C_Q)         0.478    -1.871 f  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/Q
                         net (fo=8, routed)           0.931    -0.940    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/out[1]
    SLICE_X2Y118         LUT6 (Prop_lut6_I1_O)        0.295    -0.645 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg[15]_i_3/O
                         net (fo=1, routed)           0.471    -0.174    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/n_0_shift_reg[15]_i_3
    SLICE_X2Y117         LUT6 (Prop_lut6_I5_O)        0.124    -0.050 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg[15]_i_1/O
                         net (fo=12, routed)          0.374     0.324    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/n_0_shift_reg[15]_i_1
    SLICE_X4Y116         FDRE                                         r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_i
                         net (fo=0)                   0.000    20.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          1.580    18.041    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X4Y116                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[12]/C
                         clock pessimism             -0.429    17.612    
                         clock uncertainty           -0.091    17.521    
    SLICE_X4Y116         FDRE (Setup_fdre_C_CE)      -0.205    17.316    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         17.316    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                 16.992    

Slack (MET) :             16.992ns  (required time - arrival time)
  Source:                 test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_test_pmod_audio_design_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise@20.000ns - clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.674ns  (logic 0.897ns (33.551%)  route 1.777ns (66.449%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.959ns = ( 18.041 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.349ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          1.698    -2.349    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X2Y118                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDRE (Prop_fdre_C_Q)         0.478    -1.871 f  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/Q
                         net (fo=8, routed)           0.931    -0.940    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/out[1]
    SLICE_X2Y118         LUT6 (Prop_lut6_I1_O)        0.295    -0.645 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg[15]_i_3/O
                         net (fo=1, routed)           0.471    -0.174    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/n_0_shift_reg[15]_i_3
    SLICE_X2Y117         LUT6 (Prop_lut6_I5_O)        0.124    -0.050 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg[15]_i_1/O
                         net (fo=12, routed)          0.374     0.324    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/n_0_shift_reg[15]_i_1
    SLICE_X4Y116         FDRE                                         r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_i
                         net (fo=0)                   0.000    20.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          1.580    18.041    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X4Y116                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[13]/C
                         clock pessimism             -0.429    17.612    
                         clock uncertainty           -0.091    17.521    
    SLICE_X4Y116         FDRE (Setup_fdre_C_CE)      -0.205    17.316    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         17.316    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                 16.992    

Slack (MET) :             16.992ns  (required time - arrival time)
  Source:                 test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_test_pmod_audio_design_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise@20.000ns - clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.674ns  (logic 0.897ns (33.551%)  route 1.777ns (66.449%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.959ns = ( 18.041 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.349ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          1.698    -2.349    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X2Y118                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDRE (Prop_fdre_C_Q)         0.478    -1.871 f  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/Q
                         net (fo=8, routed)           0.931    -0.940    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/out[1]
    SLICE_X2Y118         LUT6 (Prop_lut6_I1_O)        0.295    -0.645 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg[15]_i_3/O
                         net (fo=1, routed)           0.471    -0.174    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/n_0_shift_reg[15]_i_3
    SLICE_X2Y117         LUT6 (Prop_lut6_I5_O)        0.124    -0.050 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg[15]_i_1/O
                         net (fo=12, routed)          0.374     0.324    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/n_0_shift_reg[15]_i_1
    SLICE_X4Y116         FDRE                                         r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_i
                         net (fo=0)                   0.000    20.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          1.580    18.041    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X4Y116                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[14]/C
                         clock pessimism             -0.429    17.612    
                         clock uncertainty           -0.091    17.521    
    SLICE_X4Y116         FDRE (Setup_fdre_C_CE)      -0.205    17.316    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         17.316    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                 16.992    

Slack (MET) :             17.067ns  (required time - arrival time)
  Source:                 test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_test_pmod_audio_design_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise@20.000ns - clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.653ns  (logic 0.897ns (33.815%)  route 1.756ns (66.185%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.957ns = ( 18.043 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.349ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          1.698    -2.349    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X2Y118                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDRE (Prop_fdre_C_Q)         0.478    -1.871 f  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/Q
                         net (fo=8, routed)           0.931    -0.940    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/out[1]
    SLICE_X2Y118         LUT6 (Prop_lut6_I1_O)        0.295    -0.645 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg[15]_i_3/O
                         net (fo=1, routed)           0.471    -0.174    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/n_0_shift_reg[15]_i_3
    SLICE_X2Y117         LUT6 (Prop_lut6_I5_O)        0.124    -0.050 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg[15]_i_1/O
                         net (fo=12, routed)          0.353     0.304    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/n_0_shift_reg[15]_i_1
    SLICE_X2Y116         FDRE                                         r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_i
                         net (fo=0)                   0.000    20.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          1.582    18.043    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X2Y116                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[6]/C
                         clock pessimism             -0.413    17.630    
                         clock uncertainty           -0.091    17.539    
    SLICE_X2Y116         FDRE (Setup_fdre_C_CE)      -0.169    17.370    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         17.370    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                 17.067    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_test_pmod_audio_design_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise@0.000ns - clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          0.593    -0.519    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X3Y116                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[5]/Q
                         net (fo=1, routed)           0.087    -0.291    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg[5]
    SLICE_X2Y116         LUT6 (Prop_lut6_I5_O)        0.045    -0.246 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.246    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/p_1_in[6]
    SLICE_X2Y116         FDRE                                         r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          0.863    -0.288    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X2Y116                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[6]/C
                         clock pessimism             -0.218    -0.506    
                         clock uncertainty            0.091    -0.415    
    SLICE_X2Y116         FDRE (Hold_fdre_C_D)         0.120    -0.295    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_test_pmod_audio_design_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise@0.000ns - clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.815%)  route 0.132ns (41.185%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          0.591    -0.521    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X3Y118                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y118         FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[0]/Q
                         net (fo=12, routed)          0.132    -0.248    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg__1[0]
    SLICE_X2Y118         LUT5 (Prop_lut5_I0_O)        0.048    -0.200 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/plusOp[4]
    SLICE_X2Y118         FDRE                                         r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          0.861    -0.290    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X2Y118                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]/C
                         clock pessimism             -0.218    -0.508    
                         clock uncertainty            0.091    -0.417    
    SLICE_X2Y118         FDRE (Hold_fdre_C_D)         0.131    -0.286    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_test_pmod_audio_design_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise@0.000ns - clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.427%)  route 0.132ns (41.573%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          0.591    -0.521    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X3Y118                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y118         FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[0]/Q
                         net (fo=12, routed)          0.132    -0.248    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg__1[0]
    SLICE_X2Y118         LUT4 (Prop_lut4_I1_O)        0.045    -0.203 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.203    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/plusOp[3]
    SLICE_X2Y118         FDRE                                         r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          0.861    -0.290    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X2Y118                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[3]/C
                         clock pessimism             -0.218    -0.508    
                         clock uncertainty            0.091    -0.417    
    SLICE_X2Y118         FDRE (Hold_fdre_C_D)         0.120    -0.297    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_test_pmod_audio_design_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise@0.000ns - clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.702%)  route 0.136ns (42.298%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          0.591    -0.521    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X3Y118                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y118         FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[0]/Q
                         net (fo=12, routed)          0.136    -0.244    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg__1[0]
    SLICE_X2Y118         LUT6 (Prop_lut6_I3_O)        0.045    -0.199 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/plusOp[5]
    SLICE_X2Y118         FDRE                                         r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          0.861    -0.290    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X2Y118                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[5]/C
                         clock pessimism             -0.218    -0.508    
                         clock uncertainty            0.091    -0.417    
    SLICE_X2Y118         FDRE (Hold_fdre_C_D)         0.121    -0.296    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_test_pmod_audio_design_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise@0.000ns - clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.731%)  route 0.154ns (45.269%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.291ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          0.593    -0.519    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X3Y116                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[10]/Q
                         net (fo=1, routed)           0.154    -0.224    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg[10]
    SLICE_X4Y116         LUT6 (Prop_lut6_I5_O)        0.045    -0.179 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.179    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/p_1_in[11]
    SLICE_X4Y116         FDRE                                         r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          0.860    -0.291    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X4Y116                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[11]/C
                         clock pessimism             -0.194    -0.485    
                         clock uncertainty            0.091    -0.394    
    SLICE_X4Y116         FDRE (Hold_fdre_C_D)         0.091    -0.303    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_test_pmod_audio_design_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise@0.000ns - clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.619%)  route 0.189ns (50.381%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          0.591    -0.521    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X4Y117                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y117         FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[7]/Q
                         net (fo=17, routed)          0.189    -0.191    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg__0[7]
    SLICE_X3Y117         LUT6 (Prop_lut6_I1_O)        0.045    -0.146 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg[15]_i_2/O
                         net (fo=1, routed)           0.000    -0.146    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/p_1_in[15]
    SLICE_X3Y117         FDRE                                         r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          0.863    -0.289    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X3Y117                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[15]/C
                         clock pessimism             -0.194    -0.483    
                         clock uncertainty            0.091    -0.392    
    SLICE_X3Y117         FDRE (Hold_fdre_C_D)         0.092    -0.300    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 test_pmod_audio_design_i/pMOD_Audio_in_0/U0/clk_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_pmod_audio_design_i/pMOD_Audio_in_0/U0/clk_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_test_pmod_audio_design_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise@0.000ns - clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.183ns (51.463%)  route 0.173ns (48.537%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.325ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          0.557    -0.555    test_pmod_audio_design_i/pMOD_Audio_in_0/U0/CLK
    SLICE_X52Y109                                                     r  test_pmod_audio_design_i/pMOD_Audio_in_0/U0/clk_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y109        FDCE (Prop_fdce_C_Q)         0.141    -0.414 r  test_pmod_audio_design_i/pMOD_Audio_in_0/U0/clk_counter_reg[0]/Q
                         net (fo=2, routed)           0.173    -0.242    test_pmod_audio_design_i/pMOD_Audio_in_0/U0/n_0_clk_counter_reg[0]
    SLICE_X52Y109        LUT2 (Prop_lut2_I0_O)        0.042    -0.200 r  test_pmod_audio_design_i/pMOD_Audio_in_0/U0/clk_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    test_pmod_audio_design_i/pMOD_Audio_in_0/U0/plusOp[1]
    SLICE_X52Y109        FDCE                                         r  test_pmod_audio_design_i/pMOD_Audio_in_0/U0/clk_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          0.826    -0.325    test_pmod_audio_design_i/pMOD_Audio_in_0/U0/CLK
    SLICE_X52Y109                                                     r  test_pmod_audio_design_i/pMOD_Audio_in_0/U0/clk_counter_reg[1]/C
                         clock pessimism             -0.230    -0.555    
                         clock uncertainty            0.091    -0.464    
    SLICE_X52Y109        FDCE (Hold_fdce_C_D)         0.107    -0.357    test_pmod_audio_design_i/pMOD_Audio_in_0/U0/clk_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_test_pmod_audio_design_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise@0.000ns - clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.573%)  route 0.155ns (45.427%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          0.591    -0.521    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X3Y118                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y118         FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[0]/Q
                         net (fo=12, routed)          0.155    -0.225    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg__1[0]
    SLICE_X3Y118         LUT6 (Prop_lut6_I0_O)        0.045    -0.180 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.180    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/plusOp[8]
    SLICE_X3Y118         FDRE                                         r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          0.861    -0.290    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X3Y118                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[8]/C
                         clock pessimism             -0.231    -0.521    
                         clock uncertainty            0.091    -0.430    
    SLICE_X3Y118         FDRE (Hold_fdre_C_D)         0.092    -0.338    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_test_pmod_audio_design_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise@0.000ns - clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          0.593    -0.519    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X2Y116                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y116         FDRE (Prop_fdre_C_Q)         0.164    -0.355 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[6]/Q
                         net (fo=1, routed)           0.163    -0.192    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg[6]
    SLICE_X2Y116         LUT6 (Prop_lut6_I5_O)        0.045    -0.147 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.147    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/p_1_in[7]
    SLICE_X2Y116         FDRE                                         r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          0.863    -0.288    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X2Y116                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[7]/C
                         clock pessimism             -0.231    -0.519    
                         clock uncertainty            0.091    -0.428    
    SLICE_X2Y116         FDRE (Hold_fdre_C_D)         0.121    -0.307    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_pmod_audio_design_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_test_pmod_audio_design_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise@0.000ns - clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.455%)  route 0.175ns (48.545%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.291ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          0.591    -0.521    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X4Y117                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y117         FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg[7]/Q
                         net (fo=17, routed)          0.175    -0.205    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/div_cnt_reg__0[7]
    SLICE_X4Y116         LUT6 (Prop_lut6_I1_O)        0.045    -0.160 r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.160    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/p_1_in[13]
    SLICE_X4Y116         FDRE                                         r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    test_pmod_audio_design_i/clk_wiz_0/U0/clk_in1_test_pmod_audio_design_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  test_pmod_audio_design_i/clk_wiz_0/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  test_pmod_audio_design_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=25, routed)          0.860    -0.291    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/clk
    SLICE_X4Y116                                                      r  test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[13]/C
                         clock pessimism             -0.215    -0.506    
                         clock uncertainty            0.091    -0.415    
    SLICE_X4Y116         FDRE (Hold_fdre_C_D)         0.092    -0.323    test_pmod_audio_design_i/pMOD_Audio_out_0/U0/shift_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.164    





