<profile>

<section name = "Vivado HLS Report for 'conv2d_3x3_4chan_rev'" level="0">
<item name = "Date">Mon Dec  2 23:36:00 2019
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">final</item>
<item name = "Solution">finished</item>
<item name = "Product family">kintex7</item>
<item name = "Target device">xc7k325tffg676-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00, 4.950, 0.63</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">2054, 2055, 2048, 2048, loop rewind(delay=1 initiation interval(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- L1_L2">2054, 2054, 9, 2, 1, 1024, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, 9, -, -</column>
<column name="Expression">-, -, 0, 580</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, 0, 17</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 224</column>
<column name="Register">2, -, 1484, 97</column>
<specialColumn name="Available">890, 840, 407600, 203800</specialColumn>
<specialColumn name="Utilization (%)">~0, 1, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="CNN_mux_42_48_1_1_U457">CNN_mux_42_48_1_1, 0, 0, 0, 17</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="CNN_mul_mul_25s_1eOg_U458">CNN_mul_mul_25s_1eOg, i0 * i1</column>
<column name="CNN_mul_mul_25s_1eOg_U459">CNN_mul_mul_25s_1eOg, i0 * i1</column>
<column name="CNN_mul_mul_25s_1eOg_U460">CNN_mul_mul_25s_1eOg, i0 * i1</column>
<column name="CNN_mul_mul_25s_1eOg_U461">CNN_mul_mul_25s_1eOg, i0 * i1</column>
<column name="CNN_mul_mul_25s_1eOg_U462">CNN_mul_mul_25s_1eOg, i0 * i1</column>
<column name="CNN_mul_mul_25s_1eOg_U463">CNN_mul_mul_25s_1eOg, i0 * i1</column>
<column name="CNN_mul_mul_25s_1eOg_U464">CNN_mul_mul_25s_1eOg, i0 * i1</column>
<column name="CNN_mul_mul_25s_1eOg_U465">CNN_mul_mul_25s_1eOg, i0 * i1</column>
<column name="CNN_mul_mul_25s_1eOg_U466">CNN_mul_mul_25s_1eOg, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_5_fu_819_p2">+, 0, 0, 16, 9, 1</column>
<column name="indvar_flatten_next_fu_781_p2">+, 0, 0, 17, 1, 10</column>
<column name="k_2_fu_675_p2">+, 0, 0, 12, 1, 3</column>
<column name="p_Val2_10_8_fu_1027_p2">+, 0, 0, 8, 48, 48</column>
<column name="p_Val2_13_8_fu_1043_p2">+, 0, 0, 57, 50, 50</column>
<column name="tmp1_fu_1023_p2">+, 0, 0, 8, 48, 48</column>
<column name="tmp2_fu_974_p2">+, 0, 0, 55, 48, 48</column>
<column name="tmp3_fu_980_p2">+, 0, 0, 55, 48, 48</column>
<column name="tmp4_fu_1018_p2">+, 0, 0, 8, 48, 48</column>
<column name="tmp5_fu_1012_p2">+, 0, 0, 8, 48, 48</column>
<column name="tmp6_fu_992_p2">+, 0, 0, 8, 48, 48</column>
<column name="tmp7_fu_986_p2">+, 0, 0, 8, 48, 48</column>
<column name="tmp_5_fu_724_p2">+, 0, 0, 17, 8, 10</column>
<column name="tmp_6_fu_737_p2">+, 0, 0, 17, 9, 10</column>
<column name="tmp_7_fu_893_p2">+, 0, 0, 8, 7, 7</column>
<column name="x_4_8_fu_799_p2">+, 0, 0, 39, 32, 1</column>
<column name="y_4_8_fu_787_p2">+, 0, 0, 39, 32, 1</column>
<column name="tmp_4_fu_854_p2">-, 0, 0, 8, 7, 7</column>
<column name="ap_condition_467">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_483">and, 0, 0, 2, 1, 1</column>
<column name="exitcond_flatten_fu_830_p2">icmp, 0, 0, 13, 10, 2</column>
<column name="tmp_79_8_fu_793_p2">icmp, 0, 0, 18, 32, 4</column>
<column name="tmp_s_fu_824_p2">icmp, 0, 0, 13, 9, 10</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="i_mid2_fu_681_p3">select, 0, 0, 9, 1, 1</column>
<column name="k_mid2_fu_697_p3">select, 0, 0, 3, 1, 3</column>
<column name="p_8_fu_811_p3">select, 0, 0, 32, 1, 1</column>
<column name="p_x_1_8_fu_804_p3">select, 0, 0, 32, 1, 32</column>
<column name="x_mid2_fu_689_p3">select, 0, 0, 32, 1, 1</column>
<column name="y_mid2_fu_756_p3">select, 0, 0, 32, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">17, 4, 1, 4</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter4">9, 2, 1, 2</column>
<column name="ap_phi_mux_i_phi_fu_611_p6">13, 3, 9, 27</column>
<column name="ap_phi_mux_indvar_flatten_phi_fu_653_p6">13, 3, 10, 30</column>
<column name="ap_phi_mux_k_phi_fu_625_p6">13, 3, 3, 9</column>
<column name="ap_phi_mux_tmp_22_phi_fu_582_p6">13, 3, 1, 3</column>
<column name="ap_phi_mux_x_phi_fu_597_p6">13, 3, 32, 96</column>
<column name="ap_phi_mux_y_phi_fu_639_p6">13, 3, 32, 96</column>
<column name="i_reg_607">9, 2, 9, 18</column>
<column name="in_image_0_V_address0">13, 3, 10, 30</column>
<column name="in_image_1_V_address0">13, 3, 10, 30</column>
<column name="in_image_2_V_address0">13, 3, 10, 30</column>
<column name="indvar_flatten_reg_649">9, 2, 10, 20</column>
<column name="k_reg_621">9, 2, 3, 6</column>
<column name="rewind_ap_ready_reg">9, 2, 1, 2</column>
<column name="tmp_22_reg_578">9, 2, 1, 2</column>
<column name="x_reg_593">9, 2, 32, 64</column>
<column name="y_reg_635">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="exitcond_flatten_reg_1343">1, 0, 1, 0</column>
<column name="i_5_reg_1333">9, 0, 9, 0</column>
<column name="i_mid2_reg_1132">9, 0, 9, 0</column>
<column name="i_reg_607">9, 0, 9, 0</column>
<column name="in_image_0_V_load_2_reg_1258">25, 0, 25, 0</column>
<column name="in_image_1_V_load_3_reg_1283">25, 0, 25, 0</column>
<column name="in_image_2_V_load_2_reg_1298">25, 0, 25, 0</column>
<column name="indvar_flatten_next_reg_1318">10, 0, 10, 0</column>
<column name="indvar_flatten_reg_649">10, 0, 10, 0</column>
<column name="k_mid2_reg_1143">3, 0, 3, 0</column>
<column name="k_reg_621">3, 0, 3, 0</column>
<column name="kernel_0_V_load_reg_1248">18, 0, 18, 0</column>
<column name="kernel_1_V_load_reg_1357">18, 0, 18, 0</column>
<column name="kernel_2_V_load_reg_1362">18, 0, 18, 0</column>
<column name="kernel_3_V_load_reg_1367">18, 0, 18, 0</column>
<column name="kernel_4_V_load_reg_1273">18, 0, 18, 0</column>
<column name="kernel_5_V_load_reg_1278">18, 0, 18, 0</column>
<column name="kernel_6_V_load_reg_1288">18, 0, 18, 0</column>
<column name="kernel_7_V_load_reg_1293">18, 0, 18, 0</column>
<column name="kernel_8_V_load_reg_1412">18, 0, 18, 0</column>
<column name="p_8_reg_1328">32, 0, 32, 0</column>
<column name="p_Val2_9_1_reg_1487">41, 0, 41, 0</column>
<column name="p_Val2_9_2_reg_1492">41, 0, 41, 0</column>
<column name="p_Val2_9_3_reg_1497">41, 0, 41, 0</column>
<column name="p_Val2_9_4_reg_1457">41, 0, 41, 0</column>
<column name="p_Val2_9_4_reg_1457_pp0_iter2_reg">41, 0, 41, 0</column>
<column name="p_Val2_9_5_reg_1462">41, 0, 41, 0</column>
<column name="p_Val2_9_5_reg_1462_pp0_iter2_reg">41, 0, 41, 0</column>
<column name="p_Val2_9_6_reg_1467">41, 0, 41, 0</column>
<column name="p_Val2_9_7_reg_1472">41, 0, 41, 0</column>
<column name="p_Val2_9_8_reg_1502">41, 0, 41, 0</column>
<column name="p_Val2_9_reg_1422">41, 0, 41, 0</column>
<column name="p_x_1_8_reg_1323">32, 0, 32, 0</column>
<column name="reg_663">25, 0, 25, 0</column>
<column name="reg_667">25, 0, 25, 0</column>
<column name="reg_671">25, 0, 25, 0</column>
<column name="rewind_ap_ready_reg">1, 0, 1, 0</column>
<column name="tmp2_reg_1507">41, 0, 48, 7</column>
<column name="tmp3_reg_1512">41, 0, 48, 7</column>
<column name="tmp4_reg_1522">41, 0, 48, 7</column>
<column name="tmp6_reg_1517">41, 0, 48, 7</column>
<column name="tmp_10_reg_1229">4, 0, 4, 0</column>
<column name="tmp_12_reg_1313">48, 0, 48, 0</column>
<column name="tmp_19_reg_1150">3, 0, 64, 61</column>
<column name="tmp_20_reg_1158">9, 0, 64, 55</column>
<column name="tmp_22_reg_578">1, 0, 1, 0</column>
<column name="tmp_6_cast_reg_1173">10, 0, 64, 54</column>
<column name="tmp_78_8_reg_1527">48, 0, 48, 0</column>
<column name="tmp_7_reg_1417">7, 0, 7, 0</column>
<column name="tmp_8_reg_1308">7, 0, 7, 0</column>
<column name="tmp_9_reg_1224">2, 0, 2, 0</column>
<column name="tmp_s_reg_1338">1, 0, 1, 0</column>
<column name="x_mid2_reg_1137">32, 0, 32, 0</column>
<column name="x_reg_593">32, 0, 32, 0</column>
<column name="y_reg_635">32, 0, 32, 0</column>
<column name="exitcond_flatten_reg_1343">64, 32, 1, 0</column>
<column name="tmp_10_reg_1229">64, 32, 4, 0</column>
<column name="tmp_12_reg_1313">1, 1, 48, 0</column>
<column name="tmp_7_reg_1417">64, 32, 7, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, conv2d_3x3_4chan_rev, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, conv2d_3x3_4chan_rev, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, conv2d_3x3_4chan_rev, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, conv2d_3x3_4chan_rev, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, conv2d_3x3_4chan_rev, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, conv2d_3x3_4chan_rev, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, conv2d_3x3_4chan_rev, return value</column>
<column name="in_image_0_V_address0">out, 10, ap_memory, in_image_0_V, array</column>
<column name="in_image_0_V_ce0">out, 1, ap_memory, in_image_0_V, array</column>
<column name="in_image_0_V_q0">in, 25, ap_memory, in_image_0_V, array</column>
<column name="in_image_0_V_address1">out, 10, ap_memory, in_image_0_V, array</column>
<column name="in_image_0_V_ce1">out, 1, ap_memory, in_image_0_V, array</column>
<column name="in_image_0_V_q1">in, 25, ap_memory, in_image_0_V, array</column>
<column name="in_image_1_V_address0">out, 10, ap_memory, in_image_1_V, array</column>
<column name="in_image_1_V_ce0">out, 1, ap_memory, in_image_1_V, array</column>
<column name="in_image_1_V_q0">in, 25, ap_memory, in_image_1_V, array</column>
<column name="in_image_1_V_address1">out, 10, ap_memory, in_image_1_V, array</column>
<column name="in_image_1_V_ce1">out, 1, ap_memory, in_image_1_V, array</column>
<column name="in_image_1_V_q1">in, 25, ap_memory, in_image_1_V, array</column>
<column name="in_image_2_V_address0">out, 10, ap_memory, in_image_2_V, array</column>
<column name="in_image_2_V_ce0">out, 1, ap_memory, in_image_2_V, array</column>
<column name="in_image_2_V_q0">in, 25, ap_memory, in_image_2_V, array</column>
<column name="in_image_2_V_address1">out, 10, ap_memory, in_image_2_V, array</column>
<column name="in_image_2_V_ce1">out, 1, ap_memory, in_image_2_V, array</column>
<column name="in_image_2_V_q1">in, 25, ap_memory, in_image_2_V, array</column>
<column name="kernel_0_V_address0">out, 2, ap_memory, kernel_0_V, array</column>
<column name="kernel_0_V_ce0">out, 1, ap_memory, kernel_0_V, array</column>
<column name="kernel_0_V_q0">in, 18, ap_memory, kernel_0_V, array</column>
<column name="kernel_1_V_address0">out, 2, ap_memory, kernel_1_V, array</column>
<column name="kernel_1_V_ce0">out, 1, ap_memory, kernel_1_V, array</column>
<column name="kernel_1_V_q0">in, 18, ap_memory, kernel_1_V, array</column>
<column name="kernel_2_V_address0">out, 2, ap_memory, kernel_2_V, array</column>
<column name="kernel_2_V_ce0">out, 1, ap_memory, kernel_2_V, array</column>
<column name="kernel_2_V_q0">in, 18, ap_memory, kernel_2_V, array</column>
<column name="kernel_3_V_address0">out, 2, ap_memory, kernel_3_V, array</column>
<column name="kernel_3_V_ce0">out, 1, ap_memory, kernel_3_V, array</column>
<column name="kernel_3_V_q0">in, 18, ap_memory, kernel_3_V, array</column>
<column name="kernel_4_V_address0">out, 2, ap_memory, kernel_4_V, array</column>
<column name="kernel_4_V_ce0">out, 1, ap_memory, kernel_4_V, array</column>
<column name="kernel_4_V_q0">in, 18, ap_memory, kernel_4_V, array</column>
<column name="kernel_5_V_address0">out, 2, ap_memory, kernel_5_V, array</column>
<column name="kernel_5_V_ce0">out, 1, ap_memory, kernel_5_V, array</column>
<column name="kernel_5_V_q0">in, 18, ap_memory, kernel_5_V, array</column>
<column name="kernel_6_V_address0">out, 2, ap_memory, kernel_6_V, array</column>
<column name="kernel_6_V_ce0">out, 1, ap_memory, kernel_6_V, array</column>
<column name="kernel_6_V_q0">in, 18, ap_memory, kernel_6_V, array</column>
<column name="kernel_7_V_address0">out, 2, ap_memory, kernel_7_V, array</column>
<column name="kernel_7_V_ce0">out, 1, ap_memory, kernel_7_V, array</column>
<column name="kernel_7_V_q0">in, 18, ap_memory, kernel_7_V, array</column>
<column name="kernel_8_V_address0">out, 2, ap_memory, kernel_8_V, array</column>
<column name="kernel_8_V_ce0">out, 1, ap_memory, kernel_8_V, array</column>
<column name="kernel_8_V_q0">in, 18, ap_memory, kernel_8_V, array</column>
<column name="bias_0_V">in, 48, ap_none, bias_0_V, pointer</column>
<column name="bias_1_V">in, 48, ap_none, bias_1_V, pointer</column>
<column name="bias_2_V">in, 48, ap_none, bias_2_V, pointer</column>
<column name="bias_3_V">in, 48, ap_none, bias_3_V, pointer</column>
<column name="out_image_0_V_address0">out, 6, ap_memory, out_image_0_V, array</column>
<column name="out_image_0_V_ce0">out, 1, ap_memory, out_image_0_V, array</column>
<column name="out_image_0_V_we0">out, 1, ap_memory, out_image_0_V, array</column>
<column name="out_image_0_V_d0">out, 48, ap_memory, out_image_0_V, array</column>
<column name="out_image_1_V_address0">out, 6, ap_memory, out_image_1_V, array</column>
<column name="out_image_1_V_ce0">out, 1, ap_memory, out_image_1_V, array</column>
<column name="out_image_1_V_we0">out, 1, ap_memory, out_image_1_V, array</column>
<column name="out_image_1_V_d0">out, 48, ap_memory, out_image_1_V, array</column>
<column name="out_image_2_V_address0">out, 6, ap_memory, out_image_2_V, array</column>
<column name="out_image_2_V_ce0">out, 1, ap_memory, out_image_2_V, array</column>
<column name="out_image_2_V_we0">out, 1, ap_memory, out_image_2_V, array</column>
<column name="out_image_2_V_d0">out, 48, ap_memory, out_image_2_V, array</column>
<column name="out_image_3_V_address0">out, 6, ap_memory, out_image_3_V, array</column>
<column name="out_image_3_V_ce0">out, 1, ap_memory, out_image_3_V, array</column>
<column name="out_image_3_V_we0">out, 1, ap_memory, out_image_3_V, array</column>
<column name="out_image_3_V_d0">out, 48, ap_memory, out_image_3_V, array</column>
<column name="out_image_4_V_address0">out, 6, ap_memory, out_image_4_V, array</column>
<column name="out_image_4_V_ce0">out, 1, ap_memory, out_image_4_V, array</column>
<column name="out_image_4_V_we0">out, 1, ap_memory, out_image_4_V, array</column>
<column name="out_image_4_V_d0">out, 48, ap_memory, out_image_4_V, array</column>
<column name="out_image_5_V_address0">out, 6, ap_memory, out_image_5_V, array</column>
<column name="out_image_5_V_ce0">out, 1, ap_memory, out_image_5_V, array</column>
<column name="out_image_5_V_we0">out, 1, ap_memory, out_image_5_V, array</column>
<column name="out_image_5_V_d0">out, 48, ap_memory, out_image_5_V, array</column>
<column name="out_image_6_V_address0">out, 6, ap_memory, out_image_6_V, array</column>
<column name="out_image_6_V_ce0">out, 1, ap_memory, out_image_6_V, array</column>
<column name="out_image_6_V_we0">out, 1, ap_memory, out_image_6_V, array</column>
<column name="out_image_6_V_d0">out, 48, ap_memory, out_image_6_V, array</column>
<column name="out_image_7_V_address0">out, 6, ap_memory, out_image_7_V, array</column>
<column name="out_image_7_V_ce0">out, 1, ap_memory, out_image_7_V, array</column>
<column name="out_image_7_V_we0">out, 1, ap_memory, out_image_7_V, array</column>
<column name="out_image_7_V_d0">out, 48, ap_memory, out_image_7_V, array</column>
<column name="out_image_8_V_address0">out, 6, ap_memory, out_image_8_V, array</column>
<column name="out_image_8_V_ce0">out, 1, ap_memory, out_image_8_V, array</column>
<column name="out_image_8_V_we0">out, 1, ap_memory, out_image_8_V, array</column>
<column name="out_image_8_V_d0">out, 48, ap_memory, out_image_8_V, array</column>
<column name="out_image_9_V_address0">out, 6, ap_memory, out_image_9_V, array</column>
<column name="out_image_9_V_ce0">out, 1, ap_memory, out_image_9_V, array</column>
<column name="out_image_9_V_we0">out, 1, ap_memory, out_image_9_V, array</column>
<column name="out_image_9_V_d0">out, 48, ap_memory, out_image_9_V, array</column>
<column name="out_image_10_V_address0">out, 6, ap_memory, out_image_10_V, array</column>
<column name="out_image_10_V_ce0">out, 1, ap_memory, out_image_10_V, array</column>
<column name="out_image_10_V_we0">out, 1, ap_memory, out_image_10_V, array</column>
<column name="out_image_10_V_d0">out, 48, ap_memory, out_image_10_V, array</column>
<column name="out_image_11_V_address0">out, 6, ap_memory, out_image_11_V, array</column>
<column name="out_image_11_V_ce0">out, 1, ap_memory, out_image_11_V, array</column>
<column name="out_image_11_V_we0">out, 1, ap_memory, out_image_11_V, array</column>
<column name="out_image_11_V_d0">out, 48, ap_memory, out_image_11_V, array</column>
<column name="out_image_12_V_address0">out, 6, ap_memory, out_image_12_V, array</column>
<column name="out_image_12_V_ce0">out, 1, ap_memory, out_image_12_V, array</column>
<column name="out_image_12_V_we0">out, 1, ap_memory, out_image_12_V, array</column>
<column name="out_image_12_V_d0">out, 48, ap_memory, out_image_12_V, array</column>
<column name="out_image_13_V_address0">out, 6, ap_memory, out_image_13_V, array</column>
<column name="out_image_13_V_ce0">out, 1, ap_memory, out_image_13_V, array</column>
<column name="out_image_13_V_we0">out, 1, ap_memory, out_image_13_V, array</column>
<column name="out_image_13_V_d0">out, 48, ap_memory, out_image_13_V, array</column>
</table>
</item>
</section>
</profile>
