$date
	Tue Oct 25 01:53:08 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testfsm $end
$var wire 1 ! ADDR_WE $end
$var wire 1 " DM_WE $end
$var wire 1 # MISO_BUFF $end
$var wire 1 $ SR_WE $end
$var reg 1 % c_cs $end
$var reg 1 & clk $end
$var reg 1 ' msb_sr $end
$var reg 1 ( peripheralClkEdge $end
$scope module dut $end
$var wire 1 ! ADDR_WE $end
$var wire 1 " DM_WE $end
$var wire 1 # MISO_BUFF $end
$var wire 1 ) Reset_counter $end
$var wire 1 $ SR_WE $end
$var wire 1 * c_cs $end
$var wire 1 + clk $end
$var wire 1 , msb_sr $end
$var wire 4 - next_index [3:0] $end
$var wire 1 . peripheralClkEdge $end
$var reg 11 / LUT_command [10:0] $end
$var reg 4 0 counter [3:0] $end
$var reg 8 1 one_hot_signal [7:0] $end
$scope module fms_lut $end
$var wire 11 2 LUT_command [10:0] $end
$var reg 1 3 ADDR_WE $end
$var reg 1 4 DM_WE $end
$var reg 1 5 MISO_BUFF $end
$var reg 1 6 Reset_counter $end
$var reg 1 7 SR_WE $end
$var reg 4 8 next_index [3:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 8
x7
x6
x5
x4
x3
b10xxxxxxxxx 2
bx 1
b0 0
b10xxxxxxxxx /
0.
bx -
0,
1+
1*
x)
0(
0'
1&
1%
x$
x#
x"
x!
$end
#1000
0&
0+
#2000
b1 0
b0 8
b0 -
05
0#
03
0!
04
0"
16
1)
07
0$
b100xxxxxxxx 2
b100xxxxxxxx /
1&
1+
1(
1.
#3000
0&
0+
0(
0.
#4000
b0 0
06
0)
b10000000001 2
b10000000001 /
b1 1
1&
1+
#5000
0&
0+
#6000
b1 0
b10000000001 /
1&
1+
1(
1.
#7000
0&
0+
0(
0.
#8000
b10000000001 /
1&
1+
#9000
0&
0+
#10000
b10 0
b10000000001 /
1&
1+
1(
1.
#11000
0&
0+
0(
0.
#12000
b10000000001 /
1&
1+
#13000
0&
0+
#14000
b11 0
b10000000001 /
1&
1+
1(
1.
#15000
0&
0+
0(
0.
#16000
b10000000001 /
1&
1+
#17000
0&
0+
#18000
b100 0
b10000000001 /
1&
1+
1(
1.
#19000
0&
0+
0(
0.
#20000
b10000000001 /
1&
1+
#21000
0&
0+
#22000
b101 0
b10000000001 /
1&
1+
1(
1.
#23000
0&
0+
0(
0.
#24000
b10000000001 /
1&
1+
#25000
0&
0+
#26000
b110 0
b10000000001 /
1&
1+
1(
1.
#27000
0&
0+
0(
0.
#28000
b10000000001 /
1&
1+
#29000
0&
0+
#30000
b111 0
b10000000001 /
1&
1+
1(
1.
#31000
0&
0+
0(
0.
#32000
b10000000001 /
1&
1+
#33000
0&
0+
#34000
b1000 0
b10000000001 /
1&
1+
1(
1.
#35000
0&
0+
0(
0.
#36000
b10000000001 /
1&
1+
#37000
0&
0+
#38000
b1001 0
b1 8
b1 -
b10100000001 2
b10100000001 /
1&
1+
1(
1.
#39000
0&
0+
0(
0.
#40000
b101 8
b101 -
13
1!
16
1)
b10100000010 2
b10100000010 /
b10 1
1&
1+
#41000
0&
0+
#42000
b1010 0
b110 8
b110 -
03
0!
14
1"
06
0)
b10100100000 2
b10100100000 /
b100000 1
1&
1+
1(
1.
#43000
0&
0+
0(
0.
#44000
b111 8
b111 -
04
0"
b10101000000 2
b10101000000 /
b1000000 1
1&
1+
#45000
0&
0+
#46000
b1011 0
b1000 8
b1000 -
16
1)
b10110000000 2
b10110000000 /
b10000000 1
1&
1+
1(
1.
#47000
0&
0+
0(
0.
#48000
b0 0
b10100000000 2
b10100000000 /
b0 1
1&
1+
#49000
0&
0+
#50000
b10100000000 /
1&
1+
#51000
0&
0+
#52000
b10100000000 /
1&
1+
#53000
0&
0+
#54000
b10100000000 /
1&
1+
#55000
0&
0+
#56000
b10100000000 /
1&
1+
#57000
0&
0+
#58000
b10100000000 /
1&
1+
#59000
0&
0+
#60000
b10100000000 /
1&
1+
