- name: CLIDR_EL1
  long_name: "Cache Level ID Register"
  purpose: |
       "
       Identifies the type of cache, or caches, that are implemented at each
       level and can be managed using the architected cache maintenance
       instructions that operate by set/way, up to a maximum of seven levels.
       Also identifies the Level of Coherence (LoC) and Level of Unification
       (LoU) for the cache hierarchy.
       "
  size: 64
  arch: armv8-a
  execution_state: aarch64
  is_internal: True

  access_mechanisms:
      - name: mrs_register
        is_read: True
        op0: 0x3
        op1: 0x1
        op2: 0x1
        crm: 0x0
        crn: 0x0
        operand_mnemonic: CLIDR_EL1

  fieldsets:
      - name: fieldset_1
        size: 64

        fields:
          - name: Ctype<n>
            lsb: 0
            msb: 20

          - name: LoUIS
            lsb: 21
            msb: 23

          - name: LoC
            lsb: 24
            msb: 26

          - name: LoUU
            lsb: 27
            msb: 29

          - name: ICB
            lsb: 30
            msb: 32

          - name: 0
            lsb: 33
            msb: 46
            reserved0: True

          - name: Ttype<n>
            lsb: 33
            msb: 46

          - name: 0
            lsb: 47
            msb: 63
            reserved0: True
