/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  reg [2:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  reg [6:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [4:0] celloutsig_0_19z;
  wire [20:0] celloutsig_0_1z;
  wire [7:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  reg [8:0] celloutsig_0_2z;
  wire [6:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [3:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [10:0] celloutsig_1_0z;
  wire [9:0] celloutsig_1_10z;
  wire [14:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [3:0] celloutsig_1_14z;
  wire [17:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [14:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [11:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [9:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[87] | in_data[94]);
  assign celloutsig_0_9z = ~(celloutsig_0_0z | celloutsig_0_5z[0]);
  assign celloutsig_0_7z = ~((celloutsig_0_4z | celloutsig_0_3z[3]) & in_data[54]);
  assign celloutsig_0_14z = ~(celloutsig_0_8z ^ in_data[3]);
  assign celloutsig_0_6z = { celloutsig_0_1z[19:2], celloutsig_0_2z } >= in_data[57:31];
  assign celloutsig_1_18z = in_data[113:108] <= celloutsig_1_11z[10:5];
  assign celloutsig_0_11z = { celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_10z } <= celloutsig_0_1z[19:0];
  assign celloutsig_0_17z = celloutsig_0_1z[5:0] <= { celloutsig_0_2z[2:1], celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_4z };
  assign celloutsig_1_1z = { in_data[161:154], celloutsig_1_0z } <= { in_data[161:154], celloutsig_1_0z };
  assign celloutsig_1_6z = celloutsig_1_5z[5:0] <= { celloutsig_1_2z[10:7], celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_8z = celloutsig_1_7z[3:0] && { celloutsig_1_0z[9:7], celloutsig_1_6z };
  assign celloutsig_1_9z = celloutsig_1_5z[2:0] && celloutsig_1_7z[4:2];
  assign celloutsig_0_4z = celloutsig_0_3z[3:1] && celloutsig_0_1z[2:0];
  assign celloutsig_0_8z = celloutsig_0_3z && { celloutsig_0_1z[14:10], celloutsig_0_4z, celloutsig_0_6z };
  assign celloutsig_0_21z = { in_data[61:59], celloutsig_0_15z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_19z, celloutsig_0_7z, celloutsig_0_13z } && { celloutsig_0_15z[2:1], celloutsig_0_9z, celloutsig_0_16z, celloutsig_0_0z, celloutsig_0_19z, celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_19z, celloutsig_0_17z, celloutsig_0_16z, celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_0z };
  assign celloutsig_1_10z = { celloutsig_1_5z[2:0], celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_8z } % { 1'h1, celloutsig_1_7z[8:0] };
  assign celloutsig_1_11z = { celloutsig_1_10z[4:1], celloutsig_1_0z } % { 1'h1, in_data[122], celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_8z };
  assign celloutsig_0_20z = { celloutsig_0_0z, celloutsig_0_19z, celloutsig_0_7z, celloutsig_0_11z } % { 1'h1, in_data[52:46] };
  assign celloutsig_1_14z = { celloutsig_1_5z[6:4], celloutsig_1_1z } * { in_data[161:160], celloutsig_1_9z, celloutsig_1_3z };
  assign celloutsig_1_0z = in_data[135] ? in_data[109:99] : { in_data[138:136], 1'h0, in_data[134:128] };
  assign celloutsig_0_5z = celloutsig_0_1z[7:4] | celloutsig_0_1z[6:3];
  assign celloutsig_1_5z = celloutsig_1_2z[9:3] | celloutsig_1_2z[6:0];
  assign celloutsig_1_19z = { celloutsig_1_11z[10:0], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_17z } >> { celloutsig_1_16z[17:4], celloutsig_1_12z };
  assign celloutsig_0_1z = in_data[43:23] >> { in_data[35:17], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_12z = celloutsig_0_2z[6:3] >> celloutsig_0_3z[6:3];
  assign celloutsig_1_2z = { celloutsig_1_0z, celloutsig_1_1z } >> { celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_16z = { celloutsig_1_2z[4:2], celloutsig_1_11z } << { celloutsig_1_0z[7:0], celloutsig_1_10z };
  assign celloutsig_0_13z = celloutsig_0_5z << { celloutsig_0_3z[2:0], celloutsig_0_4z };
  assign celloutsig_0_19z = { celloutsig_0_15z[6:3], celloutsig_0_4z } << { celloutsig_0_2z[8:6], celloutsig_0_7z, celloutsig_0_16z };
  assign celloutsig_0_3z = { celloutsig_0_1z[13:8], celloutsig_0_0z } - celloutsig_0_1z[13:7];
  assign celloutsig_1_7z = { celloutsig_1_2z[11:4], celloutsig_1_6z, celloutsig_1_1z } - { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_1_12z = ~((in_data[149] & celloutsig_1_1z) | celloutsig_1_0z[0]);
  assign celloutsig_1_17z = ~((celloutsig_1_3z & celloutsig_1_14z[1]) | celloutsig_1_7z[8]);
  assign celloutsig_0_16z = ~((celloutsig_0_9z & celloutsig_0_14z) | celloutsig_0_13z[3]);
  assign celloutsig_1_3z = ~((in_data[174] & celloutsig_1_0z[8]) | celloutsig_1_0z[10]);
  assign celloutsig_1_4z = ~((celloutsig_1_1z & celloutsig_1_0z[8]) | celloutsig_1_1z);
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_10z = 3'h0;
    else if (!clkin_data[0]) celloutsig_0_10z = { in_data[7], celloutsig_0_6z, celloutsig_0_9z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_15z = 7'h00;
    else if (!clkin_data[0]) celloutsig_0_15z = { celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_14z };
  always_latch
    if (clkin_data[32]) celloutsig_0_2z = 9'h000;
    else if (!clkin_data[0]) celloutsig_0_2z = { celloutsig_0_1z[7:0], celloutsig_0_0z };
  assign { out_data[128], out_data[110:96], out_data[39:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_20z, celloutsig_0_21z };
endmodule
