############################################################
## This file is generated automatically by Vitis HLS.
## Please DO NOT edit it.
## Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
############################################################
set_directive_top -name uz_VSDinv "uz_VSDinv"
set_directive_top -name uz_VSDinv_6ph_asym "uz_VSDinv_6ph_asym"
