#ifndef EN7581_PCIE1_PMA_REG
#define EN7581_PCIE1_PMA_REG

#define _SS_LCPLL_PWCTL_SETTING_0_L1 0xc000
#define _SS_LCPLL_PWCTL_SETTING_1_L1 0xc004
#define _SS_LCPLL_PWCTL_SETTING_2_L1 0xc008
#define _SS_LCPLL_PWCTL_DBG_SETTING_L1 0xc00c
#define _SS_LCPLL_TDC_PW_0_L1 0xc010
#define _SS_LCPLL_TDC_PW_1_L1 0xc014
#define _SS_LCPLL_TDC_PW_2_L1 0xc018
#define _SS_LCPLL_TDC_PW_3_L1 0xc01c
#define _SS_LCPLL_TDC_PW_4_L1 0xc020
#define _SS_LCPLL_TDC_PW_5_L1 0xc024
#define _SS_LCPLL_TDC_FLT_0_L1 0xc028
#define _SS_LCPLL_TDC_FLT_1_L1 0xc02c
#define _SS_LCPLL_TDC_FLT_2_L1 0xc030
#define _SS_LCPLL_TDC_FLT_3_L1 0xc034
#define _SS_LCPLL_TDC_FLT_4_L1 0xc038
#define _SS_LCPLL_TDC_FLT_5_L1 0xc03c
#define _SS_LCPLL_TDC_FLT_6_L1 0xc040
#define _SS_LCPLL_TDC_FLT_7_L1 0xc044
#define _SS_LCPLL_TDC_PCW_1_L1 0xc048
#define _SS_LCPLL_TDC_PCW_2_L1 0xc04c
#define _SS_LCPLL_TDC_RO_1_L1 0xc050
#define _SS_LCPLL_TDC_RO_2_L1 0xc054
#define _SS_LCPLL_TDC_RO_3_L1 0xc058
#define _SS_LCPLL_TDC_RO_4_L1 0xc05c
#define _SS_LCPLL_TDC_RO_5_L1 0xc060
#define _SS_LCPLL_TDC_CTRL_0_L1 0xc064
#define _RX_EYE_TOP_EYEINDEX_CTRL_0_L1 0xc068
#define _RX_EYE_TOP_EYEINDEX_CTRL_1_L1 0xc06c
#define _RX_EYE_TOP_EYEINDEX_CTRL_2_L1 0xc070
#define _RX_EYE_TOP_EYEINDEX_CTRL_3_L1 0xc074
#define _RX_EYE_TOP_EYEOPENING_CTRL_0_L1 0xc078
#define _RX_EYE_TOP_EYEOPENING_CTRL_1_L1 0xc07c
#define _RX_EYE_TOP_EYECNT_CTRL_0_L1 0xc080
#define _RX_EYE_TOP_EYECNT_CTRL_1_L1 0xc084
#define _RX_EYE_TOP_EYECNT_CTRL_2_L1 0xc088
#define _RX_CTRL_SEQUENCE_CTRL_0_L1 0xc08c
#define _RX_CTRL_SEQUENCE_CTRL_1_L1 0xc090
#define _RX_CTRL_SEQUENCE_CTRL_2_L1 0xc094
#define _RX_CTRL_SEQUENCE_CTRL_3_L1 0xc098
#define _RX_CTRL_SEQUENCE_CTRL_4_L1 0xc09c
#define _RX_CTRL_SEQUENCE_CTRL_5_L1 0xc100
#define _RX_CTRL_SEQUENCE_CTRL_6_L1 0xc104
#define _RX_CTRL_SEQUENCE_DISB_CTRL_0_L1 0xc108
#define _RX_CTRL_SEQUENCE_DISB_CTRL_1_L1 0xc10c
#define _RX_CTRL_SEQUENCE_FORCE_CTRL_0_L1 0xc110
#define _RX_CTRL_SEQUENCE_FORCE_CTRL_1_L1 0xc114
#define _PHY_EQ_CTRL_0_L1 0xc118
#define _PHY_EQ_CTRL_1_L1 0xc11c
#define _PHY_EQ_CTRL_2_L1 0xc120
#define _PHY_EQ_CTRL_3_L1 0xc124
#define _PHY_EQ_CTRL_4_L1 0xc128
#define _PHY_EQ_CTRL_5_L1 0xc12c
#define _PHY_EQ_CTRL_6_L1 0xc130
#define _PHY_EQ_CTRL_7_L1 0xc134
#define _PHY_EQ_CTRL_8_L1 0xc138
#define _PHY_EQ_CTRL_9_L1 0xc13c
#define _PHY_EQ_CTRL_10_L1 0xc140
#define _SS_RX_FEOS_L1 0xc144
#define _SS_RX_BLWC_L1 0xc148
#define _SS_RX_FREQ_DET_1_L1 0xc14c
#define _SS_RX_FREQ_DET_2_L1 0xc150
#define _SS_RX_FREQ_DET_3_L1 0xc154
#define _SS_RX_FREQ_DET_4_L1 0xc158
#define _SS_RX_PI_CAL_L1 0xc15c
#define _SS_RX_CAL_1_L1 0xc160
#define _SS_RX_CAL_2_L1 0xc164
#define _SS_RX_SIGDET_0_L1 0xc168
#define _SS_RX_SIGDET_1_L1 0xc16c
#define _SS_RX_FLL_0_L1 0xc170
#define _SS_RX_FLL_1_L1 0xc174
#define _SS_RX_FLL_2_L1 0xc178
#define _SS_RX_FLL_3_L1 0xc17c
#define _SS_RX_FLL_4_L1 0xc180
#define _SS_RX_FLL_5_L1 0xc184
#define _SS_RX_FLL_6_L1 0xc188
#define _SS_RX_FLL_7_L1 0xc18c
#define _SS_RX_FLL_8_L1 0xc190
#define _SS_RX_FLL_9_L1 0xc194
#define _SS_RX_FLL_a_L1 0xc198
#define _SS_RX_FLL_b_L1 0xc19c
#define _RX_PDOS_CTRL_0_L1 0xc200
#define _RX_RESET_0_L1 0xc204
#define _RX_RESET_1_L1 0xc208
#define _RX_DEBUG_0_L1 0xc20c
#define _BISTCTL_CONTROL_L1 0xc210
#define _BISTCTL_ALIGN_PAT_L1 0xc214
#define _BISTCTL_PROGRAM_PAT_0_L1 0xc218
#define _BISTCTL_PROGRAM_PAT_1_L1 0xc21c
#define _BISTCTL_POLLUTION_L1 0xc220
#define _BISTCTL_PRBS_INITIAL_SEED_L1 0xc224
#define _BISTCTL_PRBS_EVENT_L1 0xc228
#define _BISTCTL_PRBS_ERRCNT_L1 0xc22c
#define _BISTCTL_PRBS_FAIL_THRESHOLD_L1 0xc230
#define _RX_TORGS_DEBUG_0_L1 0xc234
#define _RX_TORGS_DEBUG_1_L1 0xc238
#define _RX_TORGS_DEBUG_2_L1 0xc23c
#define _RX_TORGS_DEBUG_3_L1 0xc240
#define _RX_TORGS_DEBUG_4_L1 0xc244
#define _RX_TORGS_DEBUG_5_L1 0xc248
#define _RX_TORGS_DEBUG_6_L1 0xc24c
#define _RX_TORGS_DEBUG_7_L1 0xc250
#define _RX_TORGS_DEBUG_8_L1 0xc254
#define _RX_TORGS_DEBUG_9_L1 0xc258
#define _RX_TORGS_DEBUG_10_L1 0xc25c
#define _SS_TX_RST_B_L1 0xc260
#define _SS_TX_CALIB_0_L1 0xc264
#define _SS_TX_CALIB_1_L1 0xc268
#define _SS_TX_CALIB_2_L1 0xc26c
#define _XPON_SETTING_0_L1 0xc270
#define _XPON_SETTING_1_L1 0xc274
#define _XPON_SETTING_2_L1 0xc278
#define _XPON_STA_L1 0xc27c
#define _XPON_INT_EN_0_L1 0xc280
#define _XPON_INT_EN_1_L1 0xc284
#define _XPON_INT_STA_0_L1 0xc288
#define _XPON_INT_STA_1_L1 0xc28c
#define _RX_TORGS_DEBUG_11_L1 0xc290
#define _RX_FORCE_MODE_0_L1 0xc294
#define _RX_FORCE_MODE_1_L1 0xc298
#define _RX_FORCE_MODE_2_L1 0xc29c
#define _RX_DISB_MODE_0_L1 0xc300
#define _RX_DISB_MODE_1_L1 0xc304
#define _RX_DISB_MODE_2_L1 0xc308
#define _RX_FORCE_MODE_3_L1 0xc30c
#define _RX_FORCE_MODE_4_L1 0xc310
#define _RX_FORCE_MODE_5_L1 0xc314
#define _RX_FORCE_MODE_6_L1 0xc318
#define _RX_DISB_MODE_3_L1 0xc31c
#define _RX_DISB_MODE_4_L1 0xc320
#define _RX_DISB_MODE_5_L1 0xc324
#define _RX_FORCE_MODE_7_L1 0xc328
#define _RX_FORCE_MODE_8_L1 0xc32c
#define _RX_FORCE_MODE_9_L1 0xc330
#define _RX_DISB_MODE_6_L1 0xc334
#define _RX_DISB_MODE_7_L1 0xc338
#define _RX_DISB_MODE_8_L1 0xc33c
#define _SS_BIST_0_L1 0xc340
#define _SS_BIST_1_L1 0xc344
#define _SS_BIST_2_L1 0xc348
#define _SS_DA_XPON_PWDB_0_L1 0xc34c
#define _SS_DA_XPON_PWDB_1_L1 0xc350
#define _SS_LCPLL_0_L1 0xc354
#define _SS_LCPLL_1_L1 0xc358
#define _SS_LCPLL_2_L1 0xc35c
#define _ADD_DIG_RESERVE_0_L1 0xc360
#define _ADD_DIG_RESERVE_1_L1 0xc364
#define _ADD_DIG_RESERVE_2_L1 0xc368
#define _ADD_DIG_RESERVE_3_L1 0xc36c
#define _ADD_DIG_RESERVE_4_L1 0xc370
#define _RG_XPON_RX_RESERVED_1_L1 0xc374
#define _ADD_DIG_RO_RESERVE_0_L1 0xc378
#define _ADD_DIG_RO_RESERVE_1_L1 0xc37c
#define _ADD_DIG_RO_RESERVE_2_L1 0xc380
#define _ADD_DIG_RO_RESERVE_3_L1 0xc384
#define _ADD_DIG_RO_RESERVE_4_L1 0xc388
#define _ADD_RX_SYS_EN_SEL_0_L1 0xc38c
#define _PLL_TDC_FREQDET_0_L1 0xc390
#define _PLL_TDC_FREQDET_1_L1 0xc394
#define _PLL_TDC_FREQDET_2_L1 0xc398
#define _PLL_TDC_FREQDET_3_L1 0xc39c
#define _DA_XPON_TX_FORCE_0_L1 0xc400
#define _DA_XPON_TX_FORCE_1_L1 0xc404
#define _DA_XPON_TX_FORCE_2_L1 0xc408
#define _RX_FORCE_MODE_10_L1 0xc40c
#define _ADD_CLKPATH_RST_0_L1 0xc410
#define _ADD_XPON_MODE_1_L1 0xc414
#define _ADD_R2T_MODE_1_L1 0xc418
#define _ADD_T2R_MODE_1_L1 0xc41c
#define _ADD_LCPLL_RO_1_L1 0xc420
#define _ADD_RO_RX2ANA_1_L1 0xc424
#define _ADD_RO_RX2ANA_2_L1 0xc428
#define _ADD_RO_RX2ANA_3_L1 0xc42c
#define _ADD_RO_R2TMODE_1_L1 0xc430
#define _RG_LCPLL_XPON_CMN_STB_CTRL_0_L1 0xc434
#define _RG_LCPLL_XPON_CMN_STB_CTRL_1_L1 0xc438
#define _RG_TX_HSDATA_EN_EXT_CNT_0_L1 0xc43c
#define _PON_TX_COUNTER_0_L1 0xc440
#define _PON_TX_COUNTER_1_L1 0xc444
#define _PON_TX_COUNTER_2_L1 0xc448
#define _PON_TX_COUNTER_3_L1 0xc44c
#define _PON_CK_SET_L1 0xc450
#define _TX_FIFO_MODE_SEL_L1 0xc454
#define _XPON_PLL_STB_CNT_L1 0xc458
#define _XPON_PLL_STOP_CNT_L1 0xc45c
#define _SW_RST_SET_L1 0xc460
#define _ADD_RO_TX2ANA_1_L1 0xc464
#define _TX_DLY_CTRL_L1 0xc468
#define _MEM_WRAPPER_CTRL_L1 0xc46c
#define _XPON_INT_EN_2_L1 0xc470
#define _XPON_INT_EN_3_L1 0xc474
#define _XPON_INT_STA_2_L1 0xc478
#define _XPON_INT_STA_3_L1 0xc47c
#define _XPON_SD_BEHAVIOR_SETTING_0_L1 0xc480
#define _XPON_SD_BEHAVIOR_SETTING_1_L1 0xc484
#define _XPON_SD_BEHAVIOR_STA_L1 0xc488
#define _RX_EXTRAL_CTRL_L1 0xc48c
#define _RX_LEQ_DISB_CTRL0_L1 0xc490
#define _RX_LEQ_DISB_CTRL1_L1 0xc494
#define _RX_LEQ_FORCE_CTRL0_L1 0xc498
#define _RX_LEQ_FORCE_CTRL1_L1 0xc49c
#define _RX_LEQ_ENTIME_CTRL0_L1 0xc500
#define _RX_LEQ_ENTIME_CTRL1_L1 0xc504
#define _RX_LEQ_ENTIME_CTRL2_L1 0xc508
#define _RX_LEQ_CTRL0_L1 0xc50c
#define _RX_LEQ_CTRL1_L1 0xc510
#define _RX_LEQ_CTRL2_L1 0xc514
#define _RX_LEQ_RO0_L1 0xc518
#define _RX_LEQ_RO1_L1 0xc51c
#define _PLL_FT_FREQDET_0_L1 0xc520
#define _PLL_FT_FREQDET_1_L1 0xc524
#define _PLL_FT_FREQDET_2_L1 0xc528
#define _PLL_FT_FREQDET_3_L1 0xc52c
#define _RO_RX_FREQDET_L1 0xc530
#define _RO_PLL_FREQDET_L1 0xc534
#define _RO_PLL_FT_FREQDET_L1 0xc538
#define _RO_PMA_FREQDET_L1 0xc53c
#define _RG_PMA_FREQDET_L1 0xc540
#define _RG_EXT_BEN_DATA_L1 0xc544
#define _RG_PRE_BEN_DATA_L1 0xc548
#define _RX_TORGS_DEBUG_12_L1 0xc54c
#define _RO_FLL_ADC_0_L1 0xc550
#define _RO_FLL_ADC_1_L1 0xc554
#define _RO_FLL_ADC_2_L1 0xc558
#define _RO_FLL_ADC_3_L1 0xc55c
#define _RO_FLL_ADC_4_L1 0xc560
#define _RG_AD_XPON_PLL_FT_CK_MON_MUX_SEL_L1 0xc564
#define _XPON_INT_EN_4_L1 0xc568
#define _XPON_INT_STA_4_L1 0xc56c
#define _XPON_PMA_AFIFO_REACH_TH_L1 0xc570
#define _XPON_MD32_PBUS_CSR_CTRL_L1 0xc574
#define _BENOFF_BIST_SEED_L1 0xc578
#define _PWR_PLL_CTRL_L1 0xc57c
#define _xpon_tx_rate_ctrl_L1 0xc580
#define _BENOFF_DATA0_L1 0xc584
#define _BENOFF_DATA1_L1 0xc588
#define _BENOFF_DATA2_L1 0xc58c
#define _BENOFF_DATA3_L1 0xc590
#define _BENOFF_CTRL_L1 0xc594
#define _HS_DATA_EN_SEL_L1 0xc598
#define _FIFO_CK_STATUS_L1 0xc59c
#define _TDC_DLF_GAIN_STATUS_L1 0xc600
#define _TDC_DLF_MODE_SETTING_L1 0xc604
#define _MD32_ISR_CTRL_L1 0xc608
#define _MD32_MEM_CLK_CTRL_L1 0xc60c
#define _MD32_MEM_CLK_CG_CTRL_L1 0xc610
#define _XG_EQD_STA_L1 0xc614
#define _XG_EQD_CTRL_L1 0xc618
#define _RAWDATA_DUMP_CTRL_0_L1 0xc61c
#define _RAWDATA_DUMP_CTRL_1_L1 0xc620
#define _RAWDATA_DUMP_CTRL_2_L1 0xc624
#define _RAWDATA_DUMP_CTRL_3_L1 0xc628
#define _RAWDATA_DUMP_STA_0_L1 0xc62c
#define _RAWDATA_DUMP_STA_1_L1 0xc630
#define _RAWDATA_DUMP_STA_2_L1 0xc634
#define _MD32MEM_DIV2_CNT_L1 0xc638
#define _AD_XPON_CDR_LPF_SV_L1 0xc63c
#define _K_VALUE_RD_L1 0xc640
#define _XPONPLL_CTRL_L1 0xc644
#define _MD32_GATE_HALT_L1 0xc648
#define _MD32_MONCCNT_L1 0xc64c
#define _MD32_MONPCNT0_L1 0xc650
#define _MD32_MONPCNT1_L1 0xc654
#define _MD32_MONPCNT2_L1 0xc658
#define _MD32_MONCONTID_L1 0xc65c
#define _MD32_MONPC_L1 0xc660
#define _MD32_TBUF_L1 0xc664
#define _MD32_TBUFWDATA_L_L1 0xc668
#define _MD32_TBUFWDATA_H_L1 0xc66c
#define _MD32_TBUFRDATA_L_L1 0xc670
#define _MD32_TBUFRDATA_H_L1 0xc674
#define _ADDR_MD32_PMEM_ADDR_REV_L1 0xc678
#define _ADDR_MD32_PMEM_DATA_REV_L1 0xc67c
#define _ADDR_MD32_DMEM_ADDR_REV_L1 0xc680
#define _ADDR_MD32_DMEM_DATA_REV_L1 0xc684
#define _SS_JCPLL_PWCTL_SETTING_0_L1 0xc688
#define _SS_JCPLL_PWCTL_SETTING_1_L1 0xc68c
#define _SS_JCPLL_PWCTL_SETTING_2_L1 0xc690
#define _JCPLL_CHG_L1 0xc694
#define _RG_JCPLL_SDM_PCW_CTRL_L1 0xc698
#define _RG_JCPLL_SDM_PCW_CHG_CTRL_L1 0xc69c
#define _PLL_JCPLL_FT_FREQDET_0_L1 0xc700
#define _PLL_JCPLL_FT_FREQDET_1_L1 0xc704
#define _PLL_JCPLL_FT_FREQDET_2_L1 0xc708
#define _PLL_JCPLL_FT_FREQDET_3_L1 0xc70c
#define _JCPLL_FT_CK_MUX_L1 0xc710
#define _JCPLL_DA_RG_CTRL_0_L1 0xc714
#define _JCPLL_DA_RG_CTRL_1_L1 0xc718
#define _JCPLL_DA_RG_CTRL_2_L1 0xc71c
#define _XFI_PLL_DA_RG_CTRL_0_L1 0xc720
#define _XFI_PLL_DA_RG_CTRL_1_L1 0xc724
#define _XFI_PLL_DA_RG_CTRL_2_L1 0xc728
#define _AD_DA_PROBE_STS_0_L1 0xc72c
#define _AD_DA_PROBE_STS_1_L1 0xc730
#define _JCPLL_SCAN_CTRL_L1 0xc734
#define _XFI_GPIO_SEL_0_L1 0xc738
#define _TX_PAR_PROBE_PLL_CTRL_L1 0xc73c
#define _DUMP_RX_PCSRST_CTRL_L1 0xc740
#define _XFI_TX_FIFO_STS_L1 0xc744
#define _JCPLL_CK_RSTB_CTRL_L1 0xc748
#define _RO_TDC_TX_FREQDET_L1 0xc74c
#define _RO_JCPLL_FT_FREQDET_L1 0xc750
#define _RO_JCPLL_500M_FREQDET_L1 0xc754
#define _RG_JCPLL_500M_FREQ_DET_1_L1 0xc758
#define _RG_JCPLL_500M_FREQ_DET_2_L1 0xc75c
#define _RG_JCPLL_500M_FREQ_DET_3_L1 0xc760
#define _RG_JCPLL_500M_FREQ_DET_4_L1 0xc764
#define _rg_da_pxp_jcpll_sdm_scan_L1 0xc768
#define _rg_force_da_pxp_aeq_speed_L1 0xc76c
#define _rg_force_da_pxp_aeq_mode_L1 0xc770
#define _rg_force_da_pxp_tx_data_ben_L1 0xc774
#define _rg_force_da_pxp_tx_fir_c0b_L1 0xc778
#define _rg_force_da_pxp_tx_term_sel_L1 0xc77c
#define _rg_force_da_pxp_tx_fir_c1_L1 0xc780
#define _rg_force_da_pxp_tx_rate_ctrl_L1 0xc784
#define _rg_force_da_pxp_rx_dac_d0_L1 0xc788
#define _rg_force_da_pxp_rx_dac_e0_L1 0xc78c
#define _rg_force_da_pxp_cdr_pr_fll_cor_L1 0xc790
#define _rg_force_da_pxp_cdr_pr_idac_L1 0xc794
#define _rg_force_da_pxp_txpll_sdm_pcw_L1 0xc798
#define _rg_force_da_pxp_rx_fe_vos_L1 0xc79c
#define _rg_force_da_pxp_jcpll_sdm_pcw_L1 0xc800
#define _rg_force_da_pcie_cktx0_en_L1 0xc804
#define _rg_force_da_pxp_aeq_en_L1 0xc808
#define _rg_force_da_pxp_aeq_bypass_L1 0xc80c
#define _rg_force_da_pxp_aeq_inprgrss_L1 0xc810
#define _rg_force_da_pxp_aeq_rstb_L1 0xc814
#define _rg_force_da_pxp_cdr_lpf_lck2data_L1 0xc818
#define _rg_force_da_pxp_cdr_pd_pwdb_L1 0xc81c
#define _rg_force_da_pxp_cdr_pr_lpf_c_en_L1 0xc820
#define _rg_force_da_pxp_cdr_pr_pieye_pwdb_L1 0xc824
#define _rg_force_da_pxp_jcpll_ckout_en_L1 0xc828
#define _rg_force_da_pxp_jcpll_kband_scan_en_L1 0xc82c
#define _rg_force_da_pxp_jcpll_kband_scan_in_L1 0xc830
#define _rg_force_da_pxp_jcpll_sdm_pcw_chg_L1 0xc834
#define _rg_force_da_pxp_jcpll_sdm_scan_en_cg_L1 0xc838
#define _rg_force_da_pxp_jcpll_sdm_scan_rstb_L1 0xc83c
#define _rg_force_da_pxp_rx_oscal_en_L1 0xc840
#define _rg_force_da_pxp_rx_scan_enable_L1 0xc844
#define _rg_force_da_pxp_rx_scan_in_L1 0xc848
#define _rg_force_da_pxp_rx_scan_rst_b_L1 0xc84c
#define _rg_force_da_pxp_tdc_cal_bw_L1 0xc850
#define _rg_force_da_pxp_txpll_ckout_en_L1 0xc854
#define _rg_force_da_pxp_txpll_kband_load_en_L1 0xc858
#define _rg_force_da_pxp_txpll_kband_scan_en_cg_L1 0xc85c
#define _rg_da_pxp_txpll_kband_scan_L1 0xc860
#define _rg_force_da_pxp_txpll_sdm_pcw_chg_L1 0xc864
#define _rg_force_da_pxp_txpll_sdm_scan_en_cg_L1 0xc868
#define _rg_da_pxp_txpll_sdm_scan_L1 0xc86c
#define _rg_force_da_pxp_tx_acjtag_dn_L1 0xc870
#define _rg_force_da_pxp_tx_acjtag_en_L1 0xc874
#define _rg_force_da_pxp_tx_ck_en_L1 0xc878
#define _rg_force_da_pxp_tx_hsdata_en_L1 0xc87c
#define _rg_force_da_pxp_tx_rxdet_en_L1 0xc880
#define _scan_mode_L1 0xc884
#define _rg_da_pxp_jcpll_kband_scan_L1 0xc888
#define _rg_force_da_pxp_rx_fe_gain_ctrl_L1 0xc88c
#define _rg_force_da_pxp_aeq_rmtxskip_L1 0xc890
#define _rg_force_da_pxp_rx_fe_pwdb_L1 0xc894
#define _rg_force_da_pxp_rx_sigdet_cal_en_L1 0xc898
#define _ADD_DIG_RESERVE_5_L1 0xc89c
#define _ADD_DIG_RESERVE_6_L1 0xc8a0
#define _ADD_DIG_RESERVE_7_L1 0xc8a4
#define _ADD_DIG_RESERVE_8_L1 0xc8a8
#define _ADD_DIG_RESERVE_9_L1 0xc8ac
#define _ADD_DIG_RESERVE_10_L1 0xc8b0
#define _ADD_DIG_RESERVE_11_L1 0xc8b4
#define _ADD_DIG_RESERVE_12_L1 0xc8b8
#define _ADD_DIG_RESERVE_13_L1 0xc8bc
#define _ADD_DIG_RESERVE_14_L1 0xc8c0
#define _ADD_DIG_RO_RESERVE_5_L1 0xc8c4
#define _ADD_DIG_RO_RESERVE_6_L1 0xc8c8
#define _ADD_DIG_RO_RESERVE_7_L1 0xc8cc
#define _ADD_DIG_RO_RESERVE_8_L1 0xc8d0
#define _ADD_DIG_RO_RESERVE_9_L1 0xc8d4
#define _ADD_DIG_RESERVE_15_L1 0xc8d8
#define _ADD_DIG_RESERVE_16_L1 0xc8dc
#define _ADD_DIG_RESERVE_17_L1 0xc8e0
#define _ADD_DIG_RESERVE_18_L1 0xc8e4
#define _ADD_DIG_RESERVE_19_L1 0xc8e8
#define _ADD_DIG_RESERVE_20_L1 0xc8ec
#define _ADD_DIG_RESERVE_21_L1 0xc8f0
#define _ADD_DIG_RESERVE_22_L1 0xc8f4
#define _ADD_DIG_RESERVE_23_L1 0xc8f8
#define _ADD_DIG_RESERVE_24_L1 0xc8fc
#define _ADD_DIG_RESERVE_25_L1 0xc900
#define _ADD_DIG_RESERVE_26_L1 0xc904
#define _ADD_DIG_RESERVE_27_L1 0xc908
#define _ADD_DIG_RESERVE_28_L1 0xc90c
#define _ADD_DIG_RESERVE_29_L1 0xc910
#define _ADD_DIG_RESERVE_30_L1 0xc914
#define _ADD_DIG_RESERVE_31_L1 0xc918
#define _ADD_DIG_RESERVE_32_L1 0xc91c
#define _ADD_DIG_RESERVE_33_L1 0xc920
#define _ADD_DIG_RESERVE_34_L1 0xc924
#define _ADD_DIG_RESERVE_35_L1 0xc928
#define _ADD_DIG_RESERVE_36_L1 0xc92c
#define _ADD_DIG_RESERVE_37_L1 0xc930
#define _ADD_DIG_RESERVE_38_L1 0xc934
#define _ADD_DIG_RESERVE_39_L1 0xc938
#define _ADD_DIG_RESERVE_40_L1 0xc93c
#define _ADD_DIG_RESERVE_41_L1 0xc940
#define _ADD_DIG_RESERVE_42_L1 0xc944
#define _ADD_DIG_RESERVE_43_L1 0xc948
#define _ADD_DIG_RESERVE_44_L1 0xc94c
#define _ADD_DIG_RESERVE_45_L1 0xc950
#define _ADD_DIG_RESERVE_46_L1 0xc954
#define _ADD_DIG_RESERVE_47_L1 0xc958
#define _ADD_DIG_RESERVE_48_L1 0xc95c
#endif