

================================================================
== Vivado HLS Report for 'poly_lift'
================================================================
* Date:           Sun Aug 23 21:46:22 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        ntru01
* Solution:       enc
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.122|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  10499|  10499|  10499|  10499|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  2792|  2792|         4|          -|          -|   698|    no    |
        |- Loop 2  |  2792|  2792|         4|          -|          -|   698|    no    |
        |- Loop 3  |  2103|  2103|         3|          -|          -|   701|    no    |
        |- Loop 4  |  1402|  1402|         2|          -|          -|   701|    no    |
        |- Loop 5  |  1400|  1400|         2|          -|          -|   700|    no    |
        +----------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / (!exitcond2)
	8  / (exitcond2)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	4  / true
8 --> 
	9  / true
9 --> 
	10  / (!exitcond1)
	13  / (exitcond1)
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	9  / true
13 --> 
	14  / (!exitcond)
	16  / (exitcond)
14 --> 
	15  / true
15 --> 
	13  / true
16 --> 
	17  / (!exitcond_i)
	18  / (exitcond_i)
17 --> 
	16  / true
18 --> 
	19  / true
19 --> 
	20  / (!tmp_i6)
	21  / (tmp_i6)
20 --> 
	19  / true
21 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.77>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%b_coeffs = alloca [701 x i16], align 2" [poly.c:103]   --->   Operation 22 'alloca' 'b_coeffs' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%a_coeffs_addr = getelementptr [701 x i16]* %a_coeffs, i64 0, i64 0" [poly.c:115]   --->   Operation 23 'getelementptr' 'a_coeffs_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (2.77ns)   --->   "%a_coeffs_load = load i16* %a_coeffs_addr, align 2" [poly.c:115]   --->   Operation 24 'load' 'a_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%a_coeffs_addr_1 = getelementptr [701 x i16]* %a_coeffs, i64 0, i64 1" [poly.c:115]   --->   Operation 25 'getelementptr' 'a_coeffs_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (2.77ns)   --->   "%a_coeffs_load_1 = load i16* %a_coeffs_addr_1, align 2" [poly.c:115]   --->   Operation 26 'load' 'a_coeffs_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>

State 2 <SV = 1> <Delay = 5.54>
ST_2 : Operation 27 [1/2] (2.77ns)   --->   "%a_coeffs_load = load i16* %a_coeffs_addr, align 2" [poly.c:115]   --->   Operation 27 'load' 'a_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_2 : Operation 28 [1/2] (2.77ns)   --->   "%a_coeffs_load_1 = load i16* %a_coeffs_addr_1, align 2" [poly.c:115]   --->   Operation 28 'load' 'a_coeffs_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%a_coeffs_addr_2 = getelementptr [701 x i16]* %a_coeffs, i64 0, i64 2" [poly.c:115]   --->   Operation 29 'getelementptr' 'a_coeffs_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [2/2] (2.77ns)   --->   "%a_coeffs_load_2 = load i16* %a_coeffs_addr_2, align 2" [poly.c:115]   --->   Operation 30 'load' 'a_coeffs_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%b_coeffs_addr_1 = getelementptr [701 x i16]* %b_coeffs, i64 0, i64 1" [poly.c:116]   --->   Operation 31 'getelementptr' 'b_coeffs_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (2.77ns)   --->   "store i16 %a_coeffs_load_1, i16* %b_coeffs_addr_1, align 2" [poly.c:116]   --->   Operation 32 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>

State 3 <SV = 2> <Delay = 7.38>
ST_3 : Operation 33 [1/2] (2.77ns)   --->   "%a_coeffs_load_2 = load i16* %a_coeffs_addr_2, align 2" [poly.c:115]   --->   Operation 33 'load' 'a_coeffs_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_3 : Operation 34 [1/1] (1.84ns)   --->   "%tmp = add i16 %a_coeffs_load_2, %a_coeffs_load" [poly.c:115]   --->   Operation 34 'add' 'tmp' <Predicate = true> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%b_coeffs_addr = getelementptr [701 x i16]* %b_coeffs, i64 0, i64 0" [poly.c:115]   --->   Operation 35 'getelementptr' 'b_coeffs_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (2.77ns)   --->   "store i16 %tmp, i16* %b_coeffs_addr, align 2" [poly.c:115]   --->   Operation 36 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%b_coeffs_addr_2 = getelementptr [701 x i16]* %b_coeffs, i64 0, i64 2" [poly.c:117]   --->   Operation 37 'getelementptr' 'b_coeffs_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (2.77ns)   --->   "store i16 %a_coeffs_load_2, i16* %b_coeffs_addr_2, align 2" [poly.c:117]   --->   Operation 38 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_3 : Operation 39 [1/1] (1.35ns)   --->   "br label %1" [poly.c:120]   --->   Operation 39 'br' <Predicate = true> <Delay = 1.35>

State 4 <SV = 3> <Delay = 8.15>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_s = phi i16 [ %tmp, %0 ], [ %tmp_24, %2 ]" [poly.c:115]   --->   Operation 40 'phi' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_13 = phi i16 [ %a_coeffs_load_2, %0 ], [ %tmp_29, %2 ]" [poly.c:115]   --->   Operation 41 'phi' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_14 = phi i16 [ %a_coeffs_load_1, %0 ], [ %tmp_27, %2 ]" [poly.c:115]   --->   Operation 42 'phi' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%i = phi i10 [ 3, %0 ], [ %i_5, %2 ]"   --->   Operation 43 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%zj = phi i2 [ 0, %0 ], [ %tmp_31, %2 ]" [poly.c:125]   --->   Operation 44 'phi' 'zj' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%zj_cast9 = zext i2 %zj to i3" [poly.c:120]   --->   Operation 45 'zext' 'zj_cast9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%zj_cast = zext i2 %zj to i16" [poly.c:120]   --->   Operation 46 'zext' 'zj_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (1.43ns)   --->   "%exitcond2 = icmp eq i10 %i, -323" [poly.c:120]   --->   Operation 47 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 698, i64 698, i64 698)"   --->   Operation 48 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %3, label %2" [poly.c:120]   --->   Operation 49 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_21 = zext i10 %i to i64" [poly.c:122]   --->   Operation 50 'zext' 'tmp_21' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%a_coeffs_addr_3 = getelementptr [701 x i16]* %a_coeffs, i64 0, i64 %tmp_21" [poly.c:122]   --->   Operation 51 'getelementptr' 'a_coeffs_addr_3' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 52 [2/2] (2.77ns)   --->   "%a_coeffs_load_3 = load i16* %a_coeffs_addr_3, align 2" [poly.c:122]   --->   Operation 52 'load' 'a_coeffs_load_3' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_4 : Operation 53 [2/2] (2.77ns)   --->   "%b_coeffs_load = load i16* %b_coeffs_addr, align 2" [poly.c:122]   --->   Operation 53 'load' 'b_coeffs_load' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_4 : Operation 54 [2/2] (2.77ns)   --->   "%b_coeffs_load_1 = load i16* %b_coeffs_addr_1, align 2" [poly.c:123]   --->   Operation 54 'load' 'b_coeffs_load_1' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_4 : Operation 55 [1/1] (1.74ns)   --->   "%i_5 = add i10 %i, 1" [poly.c:120]   --->   Operation 55 'add' 'i_5' <Predicate = (!exitcond2)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (1.20ns)   --->   "%tmp_15 = add i2 %zj, 1" [poly.c:127]   --->   Operation 56 'add' 'tmp_15' <Predicate = (exitcond2)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_15_cast = zext i2 %tmp_15 to i16" [poly.c:127]   --->   Operation 57 'zext' 'tmp_15_cast' <Predicate = (exitcond2)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (2.82ns) (grouped into DSP with root node tmp_17)   --->   "%tmp_16 = mul i16 %a_coeffs_load, %tmp_15_cast" [poly.c:127]   --->   Operation 58 'mul' 'tmp_16' <Predicate = (exitcond2)> <Delay = 2.82> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 59 [1/1] (3.53ns) (root node of the DSP)   --->   "%tmp_17 = add i16 %tmp_16, %tmp_14" [poly.c:127]   --->   Operation 59 'add' 'tmp_17' <Predicate = (exitcond2)> <Delay = 3.53> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 60 [1/1] (4.62ns)   --->   "%tmp_18 = mul i16 %a_coeffs_load, %zj_cast" [poly.c:128]   --->   Operation 60 'mul' 'tmp_18' <Predicate = (exitcond2)> <Delay = 4.62> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (2.82ns) (grouped into DSP with root node tmp1)   --->   "%tmp_19 = mul i16 %a_coeffs_load_1, %tmp_15_cast" [poly.c:129]   --->   Operation 61 'mul' 'tmp_19' <Predicate = (exitcond2)> <Delay = 2.82> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 62 [1/1] (3.53ns) (root node of the DSP)   --->   "%tmp1 = add i16 %tmp_18, %tmp_19" [poly.c:129]   --->   Operation 62 'add' 'tmp1' <Predicate = (exitcond2)> <Delay = 3.53> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 63 [1/1] (2.77ns)   --->   "store i16 %tmp_s, i16* %b_coeffs_addr, align 2" [poly.c:131]   --->   Operation 63 'store' <Predicate = (exitcond2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>

State 5 <SV = 4> <Delay = 2.80>
ST_5 : Operation 64 [1/2] (2.77ns)   --->   "%a_coeffs_load_3 = load i16* %a_coeffs_addr_3, align 2" [poly.c:122]   --->   Operation 64 'load' 'a_coeffs_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_5 : Operation 65 [1/2] (2.77ns)   --->   "%b_coeffs_load = load i16* %b_coeffs_addr, align 2" [poly.c:122]   --->   Operation 65 'load' 'b_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_5 : Operation 66 [1/1] (1.20ns)   --->   "%tmp_25 = add i2 %zj, 1" [poly.c:123]   --->   Operation 66 'add' 'tmp_25' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/2] (2.77ns)   --->   "%b_coeffs_load_1 = load i16* %b_coeffs_addr_1, align 2" [poly.c:123]   --->   Operation 67 'load' 'b_coeffs_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_5 : Operation 68 [2/2] (2.77ns)   --->   "%b_coeffs_load_2 = load i16* %b_coeffs_addr_2, align 2" [poly.c:124]   --->   Operation 68 'load' 'b_coeffs_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_5 : Operation 69 [1/1] (0.79ns)   --->   "%tmp_30 = icmp ne i2 %tmp_25, -1" [poly.c:125]   --->   Operation 69 'icmp' 'tmp_30' <Predicate = true> <Delay = 0.79> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node tmp_31)   --->   "%tmp_40 = xor i2 %zj, -2" [poly.c:125]   --->   Operation 70 'xor' 'tmp_40' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.81ns) (out node of the LUT)   --->   "%tmp_31 = select i1 %tmp_30, i2 %tmp_25, i2 %tmp_40" [poly.c:125]   --->   Operation 71 'select' 'tmp_31' <Predicate = true> <Delay = 0.81> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 9.12>
ST_6 : Operation 72 [1/1] (0.00ns) (grouped into DSP with root node tmp_24)   --->   "%tmp_22 = add i3 %zj_cast9, 2" [poly.c:122]   --->   Operation 72 'add' 'tmp_22' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 73 [1/1] (0.00ns) (grouped into DSP with root node tmp_24)   --->   "%tmp_23_cast = zext i3 %tmp_22 to i16" [poly.c:122]   --->   Operation 73 'zext' 'tmp_23_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (2.82ns) (grouped into DSP with root node tmp_24)   --->   "%tmp_23 = mul i16 %tmp_23_cast, %a_coeffs_load_3" [poly.c:122]   --->   Operation 74 'mul' 'tmp_23' <Predicate = true> <Delay = 2.82> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 75 [1/1] (3.53ns) (root node of the DSP)   --->   "%tmp_24 = add i16 %tmp_23, %b_coeffs_load" [poly.c:122]   --->   Operation 75 'add' 'tmp_24' <Predicate = true> <Delay = 3.53> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 76 [1/1] (2.77ns)   --->   "store i16 %tmp_24, i16* %b_coeffs_addr, align 2" [poly.c:122]   --->   Operation 76 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_26_cast = zext i2 %tmp_25 to i16" [poly.c:123]   --->   Operation 77 'zext' 'tmp_26_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (2.82ns) (grouped into DSP with root node tmp_27)   --->   "%tmp_26 = mul i16 %tmp_26_cast, %a_coeffs_load_3" [poly.c:123]   --->   Operation 78 'mul' 'tmp_26' <Predicate = true> <Delay = 2.82> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 79 [1/1] (3.53ns) (root node of the DSP)   --->   "%tmp_27 = add i16 %tmp_26, %b_coeffs_load_1" [poly.c:123]   --->   Operation 79 'add' 'tmp_27' <Predicate = true> <Delay = 3.53> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 80 [1/1] (2.77ns)   --->   "store i16 %tmp_27, i16* %b_coeffs_addr_1, align 2" [poly.c:123]   --->   Operation 80 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_6 : Operation 81 [1/1] (2.82ns) (grouped into DSP with root node tmp_29)   --->   "%tmp_28 = mul i16 %zj_cast, %a_coeffs_load_3" [poly.c:124]   --->   Operation 81 'mul' 'tmp_28' <Predicate = true> <Delay = 2.82> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 82 [1/2] (2.77ns)   --->   "%b_coeffs_load_2 = load i16* %b_coeffs_addr_2, align 2" [poly.c:124]   --->   Operation 82 'load' 'b_coeffs_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_6 : Operation 83 [1/1] (3.53ns) (root node of the DSP)   --->   "%tmp_29 = add i16 %tmp_28, %b_coeffs_load_2" [poly.c:124]   --->   Operation 83 'add' 'tmp_29' <Predicate = true> <Delay = 3.53> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 2.77>
ST_7 : Operation 84 [1/1] (2.77ns)   --->   "store i16 %tmp_29, i16* %b_coeffs_addr_2, align 2" [poly.c:124]   --->   Operation 84 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "br label %1" [poly.c:120]   --->   Operation 85 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 4> <Delay = 4.61>
ST_8 : Operation 86 [1/1] (1.84ns)   --->   "%tmp_20 = add i16 %tmp1, %tmp_13" [poly.c:129]   --->   Operation 86 'add' 'tmp_20' <Predicate = true> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 87 [1/1] (2.77ns)   --->   "store i16 %tmp_17, i16* %b_coeffs_addr_1, align 2" [poly.c:132]   --->   Operation 87 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_8 : Operation 88 [1/1] (2.77ns)   --->   "store i16 %tmp_20, i16* %b_coeffs_addr_2, align 2" [poly.c:133]   --->   Operation 88 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_8 : Operation 89 [1/1] (1.35ns)   --->   "br label %4" [poly.c:134]   --->   Operation 89 'br' <Predicate = true> <Delay = 1.35>

State 9 <SV = 5> <Delay = 2.77>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "%i_1 = phi i10 [ 3, %3 ], [ %i_6, %5 ]"   --->   Operation 90 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 91 [1/1] (1.43ns)   --->   "%exitcond1 = icmp eq i10 %i_1, -323" [poly.c:134]   --->   Operation 91 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 698, i64 698, i64 698)"   --->   Operation 92 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader.preheader, label %5" [poly.c:134]   --->   Operation 93 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_34 = zext i10 %i_1 to i64" [poly.c:135]   --->   Operation 94 'zext' 'tmp_34' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%a_coeffs_addr_4 = getelementptr [701 x i16]* %a_coeffs, i64 0, i64 %tmp_34" [poly.c:135]   --->   Operation 95 'getelementptr' 'a_coeffs_addr_4' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_9 : Operation 96 [2/2] (2.77ns)   --->   "%a_coeffs_load_4 = load i16* %a_coeffs_addr_4, align 2" [poly.c:135]   --->   Operation 96 'load' 'a_coeffs_load_4' <Predicate = (!exitcond1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%b_coeffs_addr_3 = getelementptr [701 x i16]* %b_coeffs, i64 0, i64 700" [poly.c:140]   --->   Operation 97 'getelementptr' 'b_coeffs_addr_3' <Predicate = (exitcond1)> <Delay = 0.00>
ST_9 : Operation 98 [1/1] (1.35ns)   --->   "br label %.preheader" [poly.c:139]   --->   Operation 98 'br' <Predicate = (exitcond1)> <Delay = 1.35>

State 10 <SV = 6> <Delay = 4.52>
ST_10 : Operation 99 [1/1] (1.74ns)   --->   "%tmp_32 = add i10 -3, %i_1" [poly.c:135]   --->   Operation 99 'add' 'tmp_32' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_33 = zext i10 %tmp_32 to i64" [poly.c:135]   --->   Operation 100 'zext' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%b_coeffs_addr_4 = getelementptr [701 x i16]* %b_coeffs, i64 0, i64 %tmp_33" [poly.c:135]   --->   Operation 101 'getelementptr' 'b_coeffs_addr_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 102 [2/2] (2.77ns)   --->   "%b_coeffs_load_3 = load i16* %b_coeffs_addr_4, align 2" [poly.c:135]   --->   Operation 102 'load' 'b_coeffs_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_10 : Operation 103 [1/2] (2.77ns)   --->   "%a_coeffs_load_4 = load i16* %a_coeffs_addr_4, align 2" [poly.c:135]   --->   Operation 103 'load' 'a_coeffs_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_10 : Operation 104 [1/1] (1.74ns)   --->   "%tmp_35 = add i10 -1, %i_1" [poly.c:135]   --->   Operation 104 'add' 'tmp_35' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_36 = zext i10 %tmp_35 to i64" [poly.c:135]   --->   Operation 105 'zext' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "%a_coeffs_addr_5 = getelementptr [701 x i16]* %a_coeffs, i64 0, i64 %tmp_36" [poly.c:135]   --->   Operation 106 'getelementptr' 'a_coeffs_addr_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 107 [2/2] (2.77ns)   --->   "%a_coeffs_load_5 = load i16* %a_coeffs_addr_5, align 2" [poly.c:135]   --->   Operation 107 'load' 'a_coeffs_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_10 : Operation 108 [1/1] (1.74ns)   --->   "%tmp_37 = add i10 -2, %i_1" [poly.c:135]   --->   Operation 108 'add' 'tmp_37' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_38 = zext i10 %tmp_37 to i64" [poly.c:135]   --->   Operation 109 'zext' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "%a_coeffs_addr_6 = getelementptr [701 x i16]* %a_coeffs, i64 0, i64 %tmp_38" [poly.c:135]   --->   Operation 110 'getelementptr' 'a_coeffs_addr_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 111 [2/2] (2.77ns)   --->   "%a_coeffs_load_6 = load i16* %a_coeffs_addr_6, align 2" [poly.c:135]   --->   Operation 111 'load' 'a_coeffs_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_44 = trunc i16 %a_coeffs_load_4 to i15" [poly.c:135]   --->   Operation 112 'trunc' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 113 [1/1] (1.74ns)   --->   "%i_6 = add i10 1, %i_1" [poly.c:134]   --->   Operation 113 'add' 'i_6' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 7> <Delay = 7.89>
ST_11 : Operation 114 [1/2] (2.77ns)   --->   "%b_coeffs_load_3 = load i16* %b_coeffs_addr_4, align 2" [poly.c:135]   --->   Operation 114 'load' 'b_coeffs_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_11 : Operation 115 [1/2] (2.77ns)   --->   "%a_coeffs_load_5 = load i16* %a_coeffs_addr_5, align 2" [poly.c:135]   --->   Operation 115 'load' 'a_coeffs_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_11 : Operation 116 [1/2] (2.77ns)   --->   "%a_coeffs_load_6 = load i16* %a_coeffs_addr_6, align 2" [poly.c:135]   --->   Operation 116 'load' 'a_coeffs_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_11 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_45 = trunc i16 %a_coeffs_load_5 to i15" [poly.c:135]   --->   Operation 117 'trunc' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_53 = trunc i16 %a_coeffs_load_6 to i15" [poly.c:135]   --->   Operation 118 'trunc' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 119 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp2 = add i15 %tmp_44, %tmp_53" [poly.c:135]   --->   Operation 119 'add' 'tmp2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 120 [1/1] (3.28ns) (root node of TernaryAdder)   --->   "%tmp_39 = add i15 %tmp2, %tmp_45" [poly.c:135]   --->   Operation 120 'add' 'tmp_39' <Predicate = true> <Delay = 3.28> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_41 = call i16 @_ssdm_op_BitConcatenate.i16.i15.i1(i15 %tmp_39, i1 false)" [poly.c:135]   --->   Operation 121 'bitconcatenate' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 122 [1/1] (1.84ns)   --->   "%tmp_42 = add i16 %b_coeffs_load_3, %tmp_41" [poly.c:135]   --->   Operation 122 'add' 'tmp_42' <Predicate = true> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 8> <Delay = 2.77>
ST_12 : Operation 123 [1/1] (0.00ns)   --->   "%b_coeffs_addr_5 = getelementptr [701 x i16]* %b_coeffs, i64 0, i64 %tmp_34" [poly.c:135]   --->   Operation 123 'getelementptr' 'b_coeffs_addr_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 124 [1/1] (2.77ns)   --->   "store i16 %tmp_42, i16* %b_coeffs_addr_5, align 2" [poly.c:135]   --->   Operation 124 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_12 : Operation 125 [1/1] (0.00ns)   --->   "br label %4" [poly.c:134]   --->   Operation 125 'br' <Predicate = true> <Delay = 0.00>

State 13 <SV = 6> <Delay = 2.77>
ST_13 : Operation 126 [1/1] (0.00ns)   --->   "%i_2 = phi i10 [ %i_7, %6 ], [ 0, %.preheader.preheader ]"   --->   Operation 126 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 127 [1/1] (1.43ns)   --->   "%exitcond = icmp eq i10 %i_2, -323" [poly.c:139]   --->   Operation 127 'icmp' 'exitcond' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 128 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 701, i64 701, i64 701)"   --->   Operation 128 'speclooptripcount' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 129 [1/1] (1.74ns)   --->   "%i_7 = add i10 %i_2, 1" [poly.c:139]   --->   Operation 129 'add' 'i_7' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 130 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader9.preheader, label %6" [poly.c:139]   --->   Operation 130 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_43 = zext i10 %i_2 to i64" [poly.c:140]   --->   Operation 131 'zext' 'tmp_43' <Predicate = (!exitcond)> <Delay = 0.00>
ST_13 : Operation 132 [1/1] (0.00ns)   --->   "%b_coeffs_addr_6 = getelementptr [701 x i16]* %b_coeffs, i64 0, i64 %tmp_43" [poly.c:140]   --->   Operation 132 'getelementptr' 'b_coeffs_addr_6' <Predicate = (!exitcond)> <Delay = 0.00>
ST_13 : Operation 133 [2/2] (2.77ns)   --->   "%b_coeffs_load_4 = load i16* %b_coeffs_addr_6, align 2" [poly.c:140]   --->   Operation 133 'load' 'b_coeffs_load_4' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_13 : Operation 134 [2/2] (2.77ns)   --->   "%b_coeffs_load_5 = load i16* %b_coeffs_addr_3, align 2" [poly.c:140]   --->   Operation 134 'load' 'b_coeffs_load_5' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_13 : Operation 135 [1/1] (1.35ns)   --->   "br label %.preheader9" [poly.c:25->poly.c:143]   --->   Operation 135 'br' <Predicate = (exitcond)> <Delay = 1.35>

State 14 <SV = 7> <Delay = 8.73>
ST_14 : Operation 136 [1/2] (2.77ns)   --->   "%b_coeffs_load_4 = load i16* %b_coeffs_addr_6, align 2" [poly.c:140]   --->   Operation 136 'load' 'b_coeffs_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_14 : Operation 137 [1/2] (2.77ns)   --->   "%b_coeffs_load_5 = load i16* %b_coeffs_addr_3, align 2" [poly.c:140]   --->   Operation 137 'load' 'b_coeffs_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_14 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node a_assign)   --->   "%tmp_54 = shl i16 %b_coeffs_load_5, 1" [poly.c:140]   --->   Operation 138 'shl' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_55 = trunc i16 %b_coeffs_load_5 to i7" [poly.c:140]   --->   Operation 139 'trunc' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_7 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %tmp_55, i1 false)" [poly.c:140]   --->   Operation 140 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_57 = trunc i16 %b_coeffs_load_4 to i8" [poly.c:140]   --->   Operation 141 'trunc' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_60 = trunc i16 %b_coeffs_load_4 to i4" [poly.c:140]   --->   Operation 142 'trunc' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_61 = trunc i16 %b_coeffs_load_5 to i3" [poly.c:140]   --->   Operation 143 'trunc' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_11 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %tmp_61, i1 false)" [poly.c:140]   --->   Operation 144 'bitconcatenate' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_66 = trunc i16 %b_coeffs_load_5 to i1" [poly.c:140]   --->   Operation 145 'trunc' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_12 = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 %tmp_66, i1 false)" [poly.c:140]   --->   Operation 146 'bitconcatenate' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_67 = trunc i16 %b_coeffs_load_4 to i2" [poly.c:140]   --->   Operation 147 'trunc' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 148 [1/1] (1.84ns) (out node of the LUT)   --->   "%a_assign = add i16 %b_coeffs_load_4, %tmp_54" [poly.c:140]   --->   Operation 148 'add' 'a_assign' <Predicate = true> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 149 [1/1] (1.71ns)   --->   "%a_assign_cast = add i8 %tmp_7, %tmp_57" [poly.c:5->poly.c:140]   --->   Operation 149 'add' 'a_assign_cast' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_62 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %a_assign, i32 8, i32 15)" [poly.c:10->poly.c:140]   --->   Operation 150 'partselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_i_cast = zext i8 %tmp_62 to i9" [poly.c:10->poly.c:140]   --->   Operation 151 'zext' 'tmp_i_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_i_cast_27 = zext i8 %a_assign_cast to i9" [poly.c:10->poly.c:140]   --->   Operation 152 'zext' 'tmp_i_cast_27' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 153 [1/1] (1.71ns)   --->   "%tmp_63 = add i8 %a_assign_cast, %tmp_62" [poly.c:5->poly.c:140]   --->   Operation 153 'add' 'tmp_63' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 154 [1/1] (1.71ns)   --->   "%r = add i9 %tmp_i_cast, %tmp_i_cast_27" [poly.c:10->poly.c:140]   --->   Operation 154 'add' 'r' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_64 = call i5 @_ssdm_op_PartSelect.i5.i9.i32.i32(i9 %r, i32 4, i32 8)" [poly.c:11->poly.c:140]   --->   Operation 155 'partselect' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_308_i_cast = zext i5 %tmp_64 to i6" [poly.c:11->poly.c:140]   --->   Operation 156 'zext' 'tmp_308_i_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 157 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_46 = add i4 %tmp_11, %tmp_60" [poly.c:140]   --->   Operation 157 'add' 'tmp_46' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_47 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %a_assign, i32 8, i32 11)" [poly.c:140]   --->   Operation 158 'partselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_48 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %a_assign, i32 8, i32 9)" [poly.c:140]   --->   Operation 159 'partselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 160 [1/1] (1.20ns)   --->   "%tmp_49 = add i2 %tmp_12, %tmp_67" [poly.c:140]   --->   Operation 160 'add' 'tmp_49' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 161 [1/1] (2.57ns) (root node of TernaryAdder)   --->   "%fold_i_cast = add i4 %tmp_46, %tmp_47" [poly.c:11->poly.c:140]   --->   Operation 161 'add' 'fold_i_cast' <Predicate = true> <Delay = 2.57> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_309_i_cast = zext i4 %fold_i_cast to i6" [poly.c:11->poly.c:140]   --->   Operation 162 'zext' 'tmp_309_i_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 163 [1/1] (1.54ns)   --->   "%r_3 = add i6 %tmp_308_i_cast, %tmp_309_i_cast" [poly.c:11->poly.c:140]   --->   Operation 163 'add' 'r_3' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_310_i_cast = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %r_3, i32 2, i32 5)" [poly.c:12->poly.c:140]   --->   Operation 164 'partselect' 'tmp_310_i_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 165 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_50 = add i2 %tmp_49, %tmp_48" [poly.c:140]   --->   Operation 165 'add' 'tmp_50' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_51 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %tmp_63, i32 4, i32 5)" [poly.c:5->poly.c:140]   --->   Operation 166 'partselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 167 [1/1] (1.67ns) (root node of TernaryAdder)   --->   "%fold1_i_cast = add i2 %tmp_50, %tmp_51" [poly.c:12->poly.c:140]   --->   Operation 167 'add' 'fold1_i_cast' <Predicate = true> <Delay = 1.67> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_52 = call i2 @_ssdm_op_PartSelect.i2.i6.i32.i32(i6 %r_3, i32 2, i32 3)" [poly.c:13->poly.c:140]   --->   Operation 168 'partselect' 'tmp_52' <Predicate = true> <Delay = 0.00>

State 15 <SV = 8> <Delay = 7.62>
ST_15 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_311_i_cast = zext i2 %fold1_i_cast to i4" [poly.c:12->poly.c:140]   --->   Operation 169 'zext' 'tmp_311_i_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 170 [1/1] (1.49ns)   --->   "%r_4 = add i4 %tmp_310_i_cast, %tmp_311_i_cast" [poly.c:12->poly.c:140]   --->   Operation 170 'add' 'r_4' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_65 = call i2 @_ssdm_op_PartSelect.i2.i4.i32.i32(i4 %r_4, i32 2, i32 3)" [poly.c:13->poly.c:140]   --->   Operation 171 'partselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_312_i_cast = zext i2 %tmp_65 to i3" [poly.c:13->poly.c:140]   --->   Operation 172 'zext' 'tmp_312_i_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 173 [1/1] (1.20ns)   --->   "%fold2_i_cast = add i2 %tmp_52, %fold1_i_cast" [poly.c:13->poly.c:140]   --->   Operation 173 'add' 'fold2_i_cast' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_313_i_cast = zext i2 %fold2_i_cast to i3" [poly.c:13->poly.c:140]   --->   Operation 174 'zext' 'tmp_313_i_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 175 [1/1] (1.20ns)   --->   "%r_5 = add i3 %tmp_312_i_cast, %tmp_313_i_cast" [poly.c:13->poly.c:140]   --->   Operation 175 'add' 'r_5' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 176 [1/1] (1.34ns)   --->   "%t = add i3 -3, %r_5" [poly.c:15->poly.c:140]   --->   Operation 176 'add' 't' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_68 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %t, i32 2)" [poly.c:16->poly.c:140]   --->   Operation 177 'bitselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node tmp_317_i)   --->   "%c_cast = select i1 %tmp_68, i3 -1, i3 0" [poly.c:16->poly.c:140]   --->   Operation 178 'select' 'c_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node tmp_317_i)   --->   "%tmp_314_i = and i3 %r_5, %c_cast" [poly.c:18->poly.c:140]   --->   Operation 179 'and' 'tmp_314_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node tmp_317_i)   --->   "%tmp_314_i_cast = zext i3 %tmp_314_i to i16" [poly.c:18->poly.c:140]   --->   Operation 180 'zext' 'tmp_314_i_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node tmp_317_i)   --->   "%not_tmp_37_i = xor i1 %tmp_68, true" [poly.c:16->poly.c:140]   --->   Operation 181 'xor' 'not_tmp_37_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node tmp_317_i)   --->   "%tmp_315_i_cast_cast = select i1 %not_tmp_37_i, i3 -1, i3 0" [poly.c:18->poly.c:140]   --->   Operation 182 'select' 'tmp_315_i_cast_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node tmp_317_i)   --->   "%tmp_316_i = and i3 %t, %tmp_315_i_cast_cast" [poly.c:18->poly.c:140]   --->   Operation 183 'and' 'tmp_316_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node tmp_317_i)   --->   "%tmp_316_i_cast = sext i3 %tmp_316_i to i16" [poly.c:18->poly.c:140]   --->   Operation 184 'sext' 'tmp_316_i_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 185 [1/1] (0.81ns) (out node of the LUT)   --->   "%tmp_317_i = xor i16 %tmp_314_i_cast, %tmp_316_i_cast" [poly.c:18->poly.c:140]   --->   Operation 185 'xor' 'tmp_317_i' <Predicate = true> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 186 [1/1] (2.77ns)   --->   "store i16 %tmp_317_i, i16* %b_coeffs_addr_6, align 2" [poly.c:140]   --->   Operation 186 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_15 : Operation 187 [1/1] (0.00ns)   --->   "br label %.preheader" [poly.c:139]   --->   Operation 187 'br' <Predicate = true> <Delay = 0.00>

State 16 <SV = 7> <Delay = 2.77>
ST_16 : Operation 188 [1/1] (0.00ns)   --->   "%i_i = phi i10 [ %i_8, %7 ], [ 0, %.preheader9.preheader ]"   --->   Operation 188 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 189 [1/1] (1.43ns)   --->   "%exitcond_i = icmp eq i10 %i_i, -323" [poly.c:25->poly.c:143]   --->   Operation 189 'icmp' 'exitcond_i' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 190 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 701, i64 701, i64 701)"   --->   Operation 190 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 191 [1/1] (1.74ns)   --->   "%i_8 = add i10 %i_i, 1" [poly.c:25->poly.c:143]   --->   Operation 191 'add' 'i_8' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 192 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %poly_Z3_to_Zq.exit, label %7" [poly.c:25->poly.c:143]   --->   Operation 192 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_i3 = zext i10 %i_i to i64" [poly.c:26->poly.c:143]   --->   Operation 193 'zext' 'tmp_i3' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_16 : Operation 194 [1/1] (0.00ns)   --->   "%b_coeffs_addr_7 = getelementptr [701 x i16]* %b_coeffs, i64 0, i64 %tmp_i3" [poly.c:26->poly.c:143]   --->   Operation 194 'getelementptr' 'b_coeffs_addr_7' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_16 : Operation 195 [2/2] (2.77ns)   --->   "%b_coeffs_load_8 = load i16* %b_coeffs_addr_7, align 2" [poly.c:26->poly.c:143]   --->   Operation 195 'load' 'b_coeffs_load_8' <Predicate = (!exitcond_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_16 : Operation 196 [2/2] (2.77ns)   --->   "%last_coeff = load i16* %b_coeffs_addr_3, align 2" [poly.c:79->poly.c:146]   --->   Operation 196 'load' 'last_coeff' <Predicate = (exitcond_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>

State 17 <SV = 8> <Delay = 8.14>
ST_17 : Operation 197 [1/2] (2.77ns)   --->   "%b_coeffs_load_8 = load i16* %b_coeffs_addr_7, align 2" [poly.c:26->poly.c:143]   --->   Operation 197 'load' 'b_coeffs_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_17 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_56 = call i13 @_ssdm_op_PartSelect.i13.i16.i32.i32(i16 %b_coeffs_load_8, i32 1, i32 13)" [poly.c:26->poly.c:143]   --->   Operation 198 'partselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 199 [1/1] (1.79ns)   --->   "%tmp_49_i_cast = sub i13 0, %tmp_56" [poly.c:26->poly.c:143]   --->   Operation 199 'sub' 'tmp_49_i_cast' <Predicate = true> <Delay = 1.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_69 = trunc i16 %b_coeffs_load_8 to i13" [poly.c:26->poly.c:143]   --->   Operation 200 'trunc' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 201 [1/1] (0.80ns)   --->   "%tmp_58 = or i13 %tmp_69, %tmp_49_i_cast" [poly.c:26->poly.c:143]   --->   Operation 201 'or' 'tmp_58' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_59 = call i3 @_ssdm_op_PartSelect.i3.i16.i32.i32(i16 %b_coeffs_load_8, i32 13, i32 15)" [poly.c:26->poly.c:143]   --->   Operation 202 'partselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_51_i = call i16 @_ssdm_op_BitConcatenate.i16.i3.i13(i3 %tmp_59, i13 %tmp_58)" [poly.c:26->poly.c:143]   --->   Operation 203 'bitconcatenate' 'tmp_51_i' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 204 [1/1] (2.77ns)   --->   "store i16 %tmp_51_i, i16* %b_coeffs_addr_7, align 2" [poly.c:26->poly.c:143]   --->   Operation 204 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_17 : Operation 205 [1/1] (0.00ns)   --->   "br label %.preheader9" [poly.c:25->poly.c:143]   --->   Operation 205 'br' <Predicate = true> <Delay = 0.00>

State 18 <SV = 8> <Delay = 2.77>
ST_18 : Operation 206 [1/2] (2.77ns)   --->   "%last_coeff = load i16* %b_coeffs_addr_3, align 2" [poly.c:79->poly.c:146]   --->   Operation 206 'load' 'last_coeff' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_18 : Operation 207 [1/1] (1.35ns)   --->   "br label %8" [poly.c:81->poly.c:146]   --->   Operation 207 'br' <Predicate = true> <Delay = 1.35>

State 19 <SV = 9> <Delay = 4.52>
ST_19 : Operation 208 [1/1] (0.00ns)   --->   "%i_i5 = phi i10 [ -324, %poly_Z3_to_Zq.exit ], [ %i_9, %9 ]"   --->   Operation 208 'phi' 'i_i5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 209 [1/1] (1.43ns)   --->   "%tmp_i6 = icmp eq i10 %i_i5, 0" [poly.c:81->poly.c:146]   --->   Operation 209 'icmp' 'tmp_i6' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 210 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 700, i64 700, i64 700)"   --->   Operation 210 'speclooptripcount' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 211 [1/1] (0.00ns)   --->   "br i1 %tmp_i6, label %poly_Rq_mul_x_minus_1.exit, label %9" [poly.c:81->poly.c:146]   --->   Operation 211 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 212 [1/1] (1.74ns)   --->   "%i_9 = add i10 -1, %i_i5" [poly.c:82->poly.c:146]   --->   Operation 212 'add' 'i_9' <Predicate = (!tmp_i6)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_i7 = zext i10 %i_9 to i64" [poly.c:82->poly.c:146]   --->   Operation 213 'zext' 'tmp_i7' <Predicate = (!tmp_i6)> <Delay = 0.00>
ST_19 : Operation 214 [1/1] (0.00ns)   --->   "%b_coeffs_addr_8 = getelementptr [701 x i16]* %b_coeffs, i64 0, i64 %tmp_i7" [poly.c:82->poly.c:146]   --->   Operation 214 'getelementptr' 'b_coeffs_addr_8' <Predicate = (!tmp_i6)> <Delay = 0.00>
ST_19 : Operation 215 [2/2] (2.77ns)   --->   "%b_coeffs_load_9 = load i16* %b_coeffs_addr_8, align 2" [poly.c:82->poly.c:146]   --->   Operation 215 'load' 'b_coeffs_load_9' <Predicate = (!tmp_i6)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_19 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_289_i = zext i10 %i_i5 to i64" [poly.c:82->poly.c:146]   --->   Operation 216 'zext' 'tmp_289_i' <Predicate = (!tmp_i6)> <Delay = 0.00>
ST_19 : Operation 217 [1/1] (0.00ns)   --->   "%b_coeffs_addr_9 = getelementptr [701 x i16]* %b_coeffs, i64 0, i64 %tmp_289_i" [poly.c:82->poly.c:146]   --->   Operation 217 'getelementptr' 'b_coeffs_addr_9' <Predicate = (!tmp_i6)> <Delay = 0.00>
ST_19 : Operation 218 [2/2] (2.77ns)   --->   "%b_coeffs_load_10 = load i16* %b_coeffs_addr_9, align 2" [poly.c:82->poly.c:146]   --->   Operation 218 'load' 'b_coeffs_load_10' <Predicate = (!tmp_i6)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_19 : Operation 219 [2/2] (2.77ns)   --->   "%b_coeffs_load_7 = load i16* %b_coeffs_addr, align 2" [poly.c:84->poly.c:146]   --->   Operation 219 'load' 'b_coeffs_load_7' <Predicate = (tmp_i6)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>

State 20 <SV = 10> <Delay = 7.38>
ST_20 : Operation 220 [1/2] (2.77ns)   --->   "%b_coeffs_load_9 = load i16* %b_coeffs_addr_8, align 2" [poly.c:82->poly.c:146]   --->   Operation 220 'load' 'b_coeffs_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_20 : Operation 221 [1/2] (2.77ns)   --->   "%b_coeffs_load_10 = load i16* %b_coeffs_addr_9, align 2" [poly.c:82->poly.c:146]   --->   Operation 221 'load' 'b_coeffs_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_20 : Operation 222 [1/1] (1.84ns)   --->   "%tmp_290_i = sub i16 %b_coeffs_load_9, %b_coeffs_load_10" [poly.c:82->poly.c:146]   --->   Operation 222 'sub' 'tmp_290_i' <Predicate = true> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 223 [1/1] (0.00ns)   --->   "%tmp_71 = trunc i16 %tmp_290_i to i13" [poly.c:82->poly.c:146]   --->   Operation 223 'trunc' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_291_i_cast = zext i13 %tmp_71 to i16" [poly.c:82->poly.c:146]   --->   Operation 224 'zext' 'tmp_291_i_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 225 [1/1] (0.00ns)   --->   "%r_coeffs_addr = getelementptr [701 x i16]* %r_coeffs, i64 0, i64 %tmp_289_i" [poly.c:82->poly.c:146]   --->   Operation 225 'getelementptr' 'r_coeffs_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 226 [1/1] (2.77ns)   --->   "store i16 %tmp_291_i_cast, i16* %r_coeffs_addr, align 2" [poly.c:82->poly.c:146]   --->   Operation 226 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_20 : Operation 227 [1/1] (0.00ns)   --->   "br label %8" [poly.c:81->poly.c:146]   --->   Operation 227 'br' <Predicate = true> <Delay = 0.00>

State 21 <SV = 10> <Delay = 7.38>
ST_21 : Operation 228 [1/2] (2.77ns)   --->   "%b_coeffs_load_7 = load i16* %b_coeffs_addr, align 2" [poly.c:84->poly.c:146]   --->   Operation 228 'load' 'b_coeffs_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_21 : Operation 229 [1/1] (1.84ns)   --->   "%tmp_292_i = sub i16 %last_coeff, %b_coeffs_load_7" [poly.c:84->poly.c:146]   --->   Operation 229 'sub' 'tmp_292_i' <Predicate = true> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 230 [1/1] (0.00ns)   --->   "%tmp_70 = trunc i16 %tmp_292_i to i13" [poly.c:84->poly.c:146]   --->   Operation 230 'trunc' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 231 [1/1] (0.00ns)   --->   "%tmp_293_i_cast = zext i13 %tmp_70 to i16" [poly.c:84->poly.c:146]   --->   Operation 231 'zext' 'tmp_293_i_cast' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 232 [1/1] (0.00ns)   --->   "%r_coeffs_addr_2 = getelementptr [701 x i16]* %r_coeffs, i64 0, i64 0" [poly.c:84->poly.c:146]   --->   Operation 232 'getelementptr' 'r_coeffs_addr_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 233 [1/1] (2.77ns)   --->   "store i16 %tmp_293_i_cast, i16* %r_coeffs_addr_2, align 2" [poly.c:84->poly.c:146]   --->   Operation 233 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_21 : Operation 234 [1/1] (0.00ns)   --->   "ret void" [poly.c:147]   --->   Operation 234 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('a_coeffs_addr', poly.c:115) [4]  (0 ns)
	'load' operation ('a_coeffs_load', poly.c:115) on array 'a_coeffs' [5]  (2.77 ns)

 <State 2>: 5.54ns
The critical path consists of the following:
	'load' operation ('a_coeffs_load_1', poly.c:115) on array 'a_coeffs' [7]  (2.77 ns)
	'store' operation (poly.c:116) of variable 'a_coeffs_load_1', poly.c:115 on array 'r.coeffs', poly.c:103 [14]  (2.77 ns)

 <State 3>: 7.38ns
The critical path consists of the following:
	'load' operation ('a_coeffs_load_2', poly.c:115) on array 'a_coeffs' [9]  (2.77 ns)
	'add' operation ('tmp', poly.c:115) [10]  (1.84 ns)
	'store' operation (poly.c:115) of variable 'tmp', poly.c:115 on array 'r.coeffs', poly.c:103 [12]  (2.77 ns)

 <State 4>: 8.15ns
The critical path consists of the following:
	'phi' operation ('zj', poly.c:125) with incoming values : ('tmp_31', poly.c:125) [23]  (0 ns)
	'mul' operation ('tmp_18', poly.c:128) [59]  (4.62 ns)
	'add' operation of DSP[61] ('tmp1', poly.c:129) [61]  (3.53 ns)

 <State 5>: 2.81ns
The critical path consists of the following:
	'add' operation ('tmp_25', poly.c:123) [39]  (1.2 ns)
	'icmp' operation ('tmp_30', poly.c:125) [49]  (0.794 ns)
	'select' operation ('tmp_31', poly.c:125) [51]  (0.813 ns)

 <State 6>: 9.12ns
The critical path consists of the following:
	'add' operation of DSP[37] ('tmp_22', poly.c:122) [33]  (0 ns)
	'mul' operation of DSP[37] ('tmp_23', poly.c:122) [35]  (2.82 ns)
	'add' operation of DSP[37] ('tmp_24', poly.c:122) [37]  (3.53 ns)
	'store' operation (poly.c:122) of variable 'tmp_24', poly.c:122 on array 'r.coeffs', poly.c:103 [38]  (2.77 ns)

 <State 7>: 2.77ns
The critical path consists of the following:
	'store' operation (poly.c:124) of variable 'tmp_29', poly.c:124 on array 'r.coeffs', poly.c:103 [48]  (2.77 ns)

 <State 8>: 4.61ns
The critical path consists of the following:
	'add' operation ('tmp_20', poly.c:129) [62]  (1.84 ns)
	'store' operation (poly.c:133) of variable 'tmp_20', poly.c:129 on array 'r.coeffs', poly.c:103 [65]  (2.77 ns)

 <State 9>: 2.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly.c:134) [68]  (0 ns)
	'getelementptr' operation ('a_coeffs_addr_4', poly.c:135) [78]  (0 ns)
	'load' operation ('a_coeffs_load_4', poly.c:135) on array 'a_coeffs' [79]  (2.77 ns)

 <State 10>: 4.52ns
The critical path consists of the following:
	'add' operation ('tmp_32', poly.c:135) [73]  (1.75 ns)
	'getelementptr' operation ('b_coeffs_addr_4', poly.c:135) [75]  (0 ns)
	'load' operation ('b_coeffs_load_3', poly.c:135) on array 'r.coeffs', poly.c:103 [76]  (2.77 ns)

 <State 11>: 7.89ns
The critical path consists of the following:
	'load' operation ('a_coeffs_load_5', poly.c:135) on array 'a_coeffs' [83]  (2.77 ns)
	'add' operation ('tmp_39', poly.c:135) [92]  (3.28 ns)
	'add' operation ('tmp_42', poly.c:135) [94]  (1.84 ns)

 <State 12>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('b_coeffs_addr_5', poly.c:135) [95]  (0 ns)
	'store' operation (poly.c:135) of variable 'tmp_42', poly.c:135 on array 'r.coeffs', poly.c:103 [96]  (2.77 ns)

 <State 13>: 2.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly.c:139) [103]  (0 ns)
	'getelementptr' operation ('b_coeffs_addr_6', poly.c:140) [110]  (0 ns)
	'load' operation ('b_coeffs_load_4', poly.c:140) on array 'r.coeffs', poly.c:103 [111]  (2.77 ns)

 <State 14>: 8.73ns
The critical path consists of the following:
	'load' operation ('b_coeffs_load_4', poly.c:140) on array 'r.coeffs', poly.c:103 [111]  (2.77 ns)
	'add' operation ('a', poly.c:140) [123]  (1.84 ns)
	'add' operation ('fold_i_cast', poly.c:11->poly.c:140) [136]  (2.57 ns)
	'add' operation ('r', poly.c:11->poly.c:140) [138]  (1.55 ns)

 <State 15>: 7.62ns
The critical path consists of the following:
	'add' operation ('r', poly.c:12->poly.c:140) [144]  (1.49 ns)
	'add' operation ('r', poly.c:13->poly.c:140) [150]  (1.2 ns)
	'add' operation ('t', poly.c:15->poly.c:140) [151]  (1.35 ns)
	'select' operation ('c_cast', poly.c:16->poly.c:140) [153]  (0 ns)
	'and' operation ('tmp_314_i', poly.c:18->poly.c:140) [154]  (0 ns)
	'xor' operation ('tmp_317_i', poly.c:18->poly.c:140) [160]  (0.813 ns)
	'store' operation (poly.c:140) of variable 'tmp_317_i', poly.c:18->poly.c:140 on array 'r.coeffs', poly.c:103 [161]  (2.77 ns)

 <State 16>: 2.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly.c:25->poly.c:143) [166]  (0 ns)
	'getelementptr' operation ('b_coeffs_addr_7', poly.c:26->poly.c:143) [173]  (0 ns)
	'load' operation ('b_coeffs_load_8', poly.c:26->poly.c:143) on array 'r.coeffs', poly.c:103 [174]  (2.77 ns)

 <State 17>: 8.14ns
The critical path consists of the following:
	'load' operation ('b_coeffs_load_8', poly.c:26->poly.c:143) on array 'r.coeffs', poly.c:103 [174]  (2.77 ns)
	'sub' operation ('tmp_49_i_cast', poly.c:26->poly.c:143) [176]  (1.79 ns)
	'or' operation ('tmp_58', poly.c:26->poly.c:143) [178]  (0.804 ns)
	'store' operation (poly.c:26->poly.c:143) of variable 'tmp_51_i', poly.c:26->poly.c:143 on array 'r.coeffs', poly.c:103 [181]  (2.77 ns)

 <State 18>: 2.77ns
The critical path consists of the following:
	'load' operation ('last_coeff', poly.c:79->poly.c:146) on array 'r.coeffs', poly.c:103 [184]  (2.77 ns)

 <State 19>: 4.52ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly.c:82->poly.c:146) [187]  (0 ns)
	'add' operation ('i', poly.c:82->poly.c:146) [192]  (1.75 ns)
	'getelementptr' operation ('b_coeffs_addr_8', poly.c:82->poly.c:146) [194]  (0 ns)
	'load' operation ('b_coeffs_load_9', poly.c:82->poly.c:146) on array 'r.coeffs', poly.c:103 [195]  (2.77 ns)

 <State 20>: 7.38ns
The critical path consists of the following:
	'load' operation ('b_coeffs_load_9', poly.c:82->poly.c:146) on array 'r.coeffs', poly.c:103 [195]  (2.77 ns)
	'sub' operation ('tmp_290_i', poly.c:82->poly.c:146) [199]  (1.84 ns)
	'store' operation (poly.c:82->poly.c:146) of variable 'tmp_291_i_cast', poly.c:82->poly.c:146 on array 'r_coeffs' [203]  (2.77 ns)

 <State 21>: 7.38ns
The critical path consists of the following:
	'load' operation ('b_coeffs_load_7', poly.c:84->poly.c:146) on array 'r.coeffs', poly.c:103 [206]  (2.77 ns)
	'sub' operation ('tmp_292_i', poly.c:84->poly.c:146) [207]  (1.84 ns)
	'store' operation (poly.c:84->poly.c:146) of variable 'tmp_293_i_cast', poly.c:84->poly.c:146 on array 'r_coeffs' [211]  (2.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
