|projeto_final
clk => entrada_operacoes:entrada.clk
clk => acesso_ram:acesso.clk
switches[0] => entrada_operacoes:entrada.entrada[0]
switches[0] => acesso_ram:acesso.entrada[0]
switches[1] => entrada_operacoes:entrada.entrada[1]
switches[1] => acesso_ram:acesso.entrada[1]
switches[2] => entrada_operacoes:entrada.entrada[2]
switches[2] => acesso_ram:acesso.entrada[2]
switches[3] => entrada_operacoes:entrada.entrada[3]
switches[3] => acesso_ram:acesso.entrada[3]
switches[4] => entrada_operacoes:entrada.entrada[4]
switches[4] => acesso_ram:acesso.entrada[4]
switches[5] => entrada_operacoes:entrada.entrada[5]
switches[5] => acesso_ram:acesso.entrada[5]
switches[6] => entrada_operacoes:entrada.entrada[6]
switches[6] => acesso_ram:acesso.entrada[6]
switches[7] => entrada_operacoes:entrada.entrada[7]
switches[7] => acesso_ram:acesso.entrada[7]
switches[8] => entrada_operacoes:entrada.entrada[8]
switches[8] => acesso_ram:acesso.entrada[8]
switches[9] => entrada_operacoes:entrada.entrada[9]
switches[9] => acesso_ram:acesso.entrada[9]
switches[10] => entrada_operacoes:entrada.entrada[10]
switches[10] => acesso_ram:acesso.entrada[10]
switches[11] => entrada_operacoes:entrada.entrada[11]
switches[11] => acesso_ram:acesso.entrada[11]
switches[12] => entrada_operacoes:entrada.entrada[12]
switches[12] => acesso_ram:acesso.entrada[12]
switches[13] => entrada_operacoes:entrada.entrada[13]
switches[13] => acesso_ram:acesso.entrada[13]
switches[14] => entrada_operacoes:entrada.entrada[14]
switches[14] => acesso_ram:acesso.entrada[14]
switches[15] => entrada_operacoes:entrada.entrada[15]
switches[15] => acesso_ram:acesso.entrada[15]
switches[16] => acesso_ram:acesso.seletor_reg[0]
switches[17] => acesso_ram:acesso.seletor_reg[1]
botoes[2] => entrada_operacoes:entrada.bt3
botoes[1] => entrada_operacoes:entrada.bt2
botoes[0] => entrada_operacoes:entrada.bt1
leds[1] << saida:s.led0
leds[0] << saida:s.led17
valor[0] << acesso_ram:acesso.valor_display[0]
valor[1] << acesso_ram:acesso.valor_display[1]
valor[2] << acesso_ram:acesso.valor_display[2]
valor[3] << acesso_ram:acesso.valor_display[3]
valor[4] << acesso_ram:acesso.valor_display[4]
valor[5] << acesso_ram:acesso.valor_display[5]
valor[6] << acesso_ram:acesso.valor_display[6]
valor[7] << acesso_ram:acesso.valor_display[7]
valor[8] << acesso_ram:acesso.valor_display[8]
valor[9] << acesso_ram:acesso.valor_display[9]
valor[10] << acesso_ram:acesso.valor_display[10]
valor[11] << acesso_ram:acesso.valor_display[11]
valor[12] << acesso_ram:acesso.valor_display[12]
valor[13] << acesso_ram:acesso.valor_display[13]
valor[14] << acesso_ram:acesso.valor_display[14]
valor[15] << acesso_ram:acesso.valor_display[15]
a[3] << saida:s.a[3]
a[2] << saida:s.a[2]
a[1] << saida:s.a[1]
a[0] << saida:s.a[0]
b[3] << saida:s.b[3]
b[2] << saida:s.b[2]
b[1] << saida:s.b[1]
b[0] << saida:s.b[0]
c[3] << saida:s.c[3]
c[2] << saida:s.c[2]
c[1] << saida:s.c[1]
c[0] << saida:s.c[0]
d[3] << saida:s.d[3]
d[2] << saida:s.d[2]
d[1] << saida:s.d[1]
d[0] << saida:s.d[0]
e[3] << saida:s.e[3]
e[2] << saida:s.e[2]
e[1] << saida:s.e[1]
e[0] << saida:s.e[0]
f[3] << saida:s.f[3]
f[2] << saida:s.f[2]
f[1] << saida:s.f[1]
f[0] << saida:s.f[0]
g[3] << saida:s.g[3]
g[2] << saida:s.g[2]
g[1] << saida:s.g[1]
g[0] << saida:s.g[0]


|projeto_final|entrada_operacoes:entrada
clk => constante[0]~reg0.CLK
clk => constante[1]~reg0.CLK
clk => constante[2]~reg0.CLK
clk => constante[3]~reg0.CLK
clk => constante[4]~reg0.CLK
clk => constante[5]~reg0.CLK
clk => constante[6]~reg0.CLK
clk => constante[7]~reg0.CLK
clk => constante[8]~reg0.CLK
clk => constante[9]~reg0.CLK
clk => constante[10]~reg0.CLK
clk => constante[11]~reg0.CLK
clk => constante[12]~reg0.CLK
clk => constante[13]~reg0.CLK
clk => constante[14]~reg0.CLK
clk => constante[15]~reg0.CLK
clk => rc[0]~reg0.CLK
clk => rc[1]~reg0.CLK
clk => rc[2]~reg0.CLK
clk => rb[0]~reg0.CLK
clk => rb[1]~reg0.CLK
clk => rb[2]~reg0.CLK
clk => ra[0]~reg0.CLK
clk => ra[1]~reg0.CLK
clk => ra[2]~reg0.CLK
clk => operacao[0]~reg0.CLK
clk => operacao[1]~reg0.CLK
clk => operacao[2]~reg0.CLK
clk => operacao[3]~reg0.CLK
clk => operacao_atual[0].CLK
clk => operacao_atual[1].CLK
clk => operacao_atual[2].CLK
clk => operacao_atual[3].CLK
clk => operacao_atual[4].CLK
clk => operacao_atual[5].CLK
clk => operacao_atual[6].CLK
clk => operacao_atual[7].CLK
clk => operacao_atual[8].CLK
clk => operacao_atual[9].CLK
clk => operacao_atual[10].CLK
clk => operacao_atual[11].CLK
clk => operacao_atual[12].CLK
clk => operacao_atual[13].CLK
clk => operacao_atual[14].CLK
clk => operacao_atual[15].CLK
clk => executar_operacao~reg0.CLK
clk => ler_valor~reg0.CLK
clk => resetar~reg0.CLK
bt1 => ler_valor.OUTPUTSELECT
bt1 => executar_operacao.OUTPUTSELECT
bt1 => resetar~reg0.DATAIN
bt1 => constante[1]~reg0.ENA
bt1 => constante[0]~reg0.ENA
bt1 => constante[2]~reg0.ENA
bt1 => constante[3]~reg0.ENA
bt1 => constante[4]~reg0.ENA
bt1 => constante[5]~reg0.ENA
bt1 => constante[6]~reg0.ENA
bt1 => constante[7]~reg0.ENA
bt1 => constante[8]~reg0.ENA
bt1 => constante[9]~reg0.ENA
bt1 => constante[10]~reg0.ENA
bt1 => constante[11]~reg0.ENA
bt1 => constante[12]~reg0.ENA
bt1 => constante[13]~reg0.ENA
bt1 => constante[14]~reg0.ENA
bt1 => constante[15]~reg0.ENA
bt1 => rc[0]~reg0.ENA
bt1 => rc[1]~reg0.ENA
bt1 => rc[2]~reg0.ENA
bt1 => rb[0]~reg0.ENA
bt1 => rb[1]~reg0.ENA
bt1 => rb[2]~reg0.ENA
bt1 => ra[0]~reg0.ENA
bt1 => ra[1]~reg0.ENA
bt1 => ra[2]~reg0.ENA
bt1 => operacao[0]~reg0.ENA
bt1 => operacao[1]~reg0.ENA
bt1 => operacao[2]~reg0.ENA
bt1 => operacao[3]~reg0.ENA
bt1 => operacao_atual[0].ENA
bt1 => operacao_atual[1].ENA
bt1 => operacao_atual[2].ENA
bt1 => operacao_atual[3].ENA
bt1 => operacao_atual[4].ENA
bt1 => operacao_atual[5].ENA
bt1 => operacao_atual[6].ENA
bt1 => operacao_atual[7].ENA
bt1 => operacao_atual[8].ENA
bt1 => operacao_atual[9].ENA
bt1 => operacao_atual[10].ENA
bt1 => operacao_atual[11].ENA
bt1 => operacao_atual[12].ENA
bt1 => operacao_atual[13].ENA
bt1 => operacao_atual[14].ENA
bt1 => operacao_atual[15].ENA
bt2 => ler_valor.DATAA
bt2 => executar_operacao.OUTPUTSELECT
bt2 => operacao_atual.OUTPUTSELECT
bt2 => operacao_atual.OUTPUTSELECT
bt2 => operacao_atual.OUTPUTSELECT
bt2 => operacao_atual.OUTPUTSELECT
bt2 => operacao_atual.OUTPUTSELECT
bt2 => operacao_atual.OUTPUTSELECT
bt2 => operacao_atual.OUTPUTSELECT
bt2 => operacao_atual.OUTPUTSELECT
bt2 => operacao_atual.OUTPUTSELECT
bt2 => operacao_atual.OUTPUTSELECT
bt2 => operacao_atual.OUTPUTSELECT
bt2 => operacao_atual.OUTPUTSELECT
bt2 => operacao_atual.OUTPUTSELECT
bt2 => operacao_atual.OUTPUTSELECT
bt2 => operacao_atual.OUTPUTSELECT
bt2 => operacao_atual.OUTPUTSELECT
bt2 => operacao.OUTPUTSELECT
bt2 => operacao.OUTPUTSELECT
bt2 => operacao.OUTPUTSELECT
bt2 => operacao.OUTPUTSELECT
bt2 => ra.OUTPUTSELECT
bt2 => ra.OUTPUTSELECT
bt2 => ra.OUTPUTSELECT
bt2 => rb.OUTPUTSELECT
bt2 => rb.OUTPUTSELECT
bt2 => rb.OUTPUTSELECT
bt2 => rc.OUTPUTSELECT
bt2 => rc.OUTPUTSELECT
bt2 => rc.OUTPUTSELECT
bt2 => constante.OUTPUTSELECT
bt2 => constante.OUTPUTSELECT
bt2 => constante.OUTPUTSELECT
bt2 => constante.OUTPUTSELECT
bt2 => constante.OUTPUTSELECT
bt2 => constante.OUTPUTSELECT
bt2 => constante.OUTPUTSELECT
bt2 => constante.OUTPUTSELECT
bt2 => constante.OUTPUTSELECT
bt2 => constante.OUTPUTSELECT
bt2 => constante.OUTPUTSELECT
bt2 => constante.OUTPUTSELECT
bt2 => constante.OUTPUTSELECT
bt2 => constante.OUTPUTSELECT
bt2 => constante.OUTPUTSELECT
bt2 => constante.OUTPUTSELECT
bt3 => executar_operacao.DATAA
bt3 => operacao_atual.OUTPUTSELECT
bt3 => operacao_atual.OUTPUTSELECT
bt3 => operacao_atual.OUTPUTSELECT
bt3 => operacao_atual.OUTPUTSELECT
bt3 => operacao_atual.OUTPUTSELECT
bt3 => operacao_atual.OUTPUTSELECT
bt3 => operacao_atual.OUTPUTSELECT
bt3 => operacao_atual.OUTPUTSELECT
bt3 => operacao_atual.OUTPUTSELECT
bt3 => operacao_atual.OUTPUTSELECT
bt3 => operacao_atual.OUTPUTSELECT
bt3 => operacao_atual.OUTPUTSELECT
bt3 => operacao_atual.OUTPUTSELECT
bt3 => operacao_atual.OUTPUTSELECT
bt3 => operacao_atual.OUTPUTSELECT
bt3 => operacao_atual.OUTPUTSELECT
bt3 => operacao.OUTPUTSELECT
bt3 => operacao.OUTPUTSELECT
bt3 => operacao.OUTPUTSELECT
bt3 => operacao.OUTPUTSELECT
bt3 => ra.OUTPUTSELECT
bt3 => ra.OUTPUTSELECT
bt3 => ra.OUTPUTSELECT
bt3 => rb.OUTPUTSELECT
bt3 => rb.OUTPUTSELECT
bt3 => rb.OUTPUTSELECT
bt3 => rc.OUTPUTSELECT
bt3 => rc.OUTPUTSELECT
bt3 => rc.OUTPUTSELECT
bt3 => constante.OUTPUTSELECT
bt3 => constante.OUTPUTSELECT
bt3 => constante.OUTPUTSELECT
bt3 => constante.OUTPUTSELECT
bt3 => constante.OUTPUTSELECT
bt3 => constante.OUTPUTSELECT
bt3 => constante.OUTPUTSELECT
bt3 => constante.OUTPUTSELECT
bt3 => constante.OUTPUTSELECT
bt3 => constante.OUTPUTSELECT
bt3 => constante.OUTPUTSELECT
bt3 => constante.OUTPUTSELECT
bt3 => constante.OUTPUTSELECT
bt3 => constante.OUTPUTSELECT
bt3 => constante.OUTPUTSELECT
bt3 => constante.OUTPUTSELECT
entrada[0] => operacao_atual.DATAB
entrada[1] => operacao_atual.DATAB
entrada[2] => operacao_atual.DATAB
entrada[3] => operacao_atual.DATAB
entrada[4] => operacao_atual.DATAB
entrada[5] => operacao_atual.DATAB
entrada[6] => operacao_atual.DATAB
entrada[7] => operacao_atual.DATAB
entrada[8] => operacao_atual.DATAB
entrada[9] => operacao_atual.DATAB
entrada[10] => operacao_atual.DATAB
entrada[11] => operacao_atual.DATAB
entrada[12] => operacao_atual.DATAB
entrada[13] => operacao_atual.DATAB
entrada[14] => operacao_atual.DATAB
entrada[15] => operacao_atual.DATAB
resetar <= resetar~reg0.DB_MAX_OUTPUT_PORT_TYPE
ler_valor <= ler_valor~reg0.DB_MAX_OUTPUT_PORT_TYPE
executar_operacao <= executar_operacao~reg0.DB_MAX_OUTPUT_PORT_TYPE
operacao[0] <= operacao[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
operacao[1] <= operacao[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
operacao[2] <= operacao[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
operacao[3] <= operacao[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ra[0] <= ra[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ra[1] <= ra[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ra[2] <= ra[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rb[0] <= rb[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rb[1] <= rb[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rb[2] <= rb[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rc[0] <= rc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rc[1] <= rc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rc[2] <= rc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
constante[0] <= constante[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
constante[1] <= constante[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
constante[2] <= constante[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
constante[3] <= constante[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
constante[4] <= constante[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
constante[5] <= constante[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
constante[6] <= constante[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
constante[7] <= constante[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
constante[8] <= constante[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
constante[9] <= constante[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
constante[10] <= constante[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
constante[11] <= constante[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
constante[12] <= constante[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
constante[13] <= constante[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
constante[14] <= constante[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
constante[15] <= constante[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|projeto_final|acesso_ram:acesso
clk => ram:map_ram.clock
clk => banco_regs:map_banco_regs.clk
resetar => valor_lido.OUTPUTSELECT
resetar => operacao_finalizada.OUTPUTSELECT
resetar => banco_regs:map_banco_regs.resetar
resetar => valor_display[15].IN1
resetar => data_in_ram[1].IN1
resetar => wren_ram.IN1
resetar => b_ula[0].IN1
resetar => a_ula[0].IN1
resetar => entrada_brg[0].IN1
ler_valor => valor_lido.DATAA
ler_valor => operacao_finalizada.OUTPUTSELECT
ler_valor => ler_escrever_brg.OUTPUTSELECT
ler_valor => valor_display[0].OUTPUTSELECT
ler_valor => valor_display[1].OUTPUTSELECT
ler_valor => valor_display[2].OUTPUTSELECT
ler_valor => valor_display[3].OUTPUTSELECT
ler_valor => valor_display[4].OUTPUTSELECT
ler_valor => valor_display[5].OUTPUTSELECT
ler_valor => valor_display[6].OUTPUTSELECT
ler_valor => valor_display[7].OUTPUTSELECT
ler_valor => valor_display[8].OUTPUTSELECT
ler_valor => valor_display[9].OUTPUTSELECT
ler_valor => valor_display[10].OUTPUTSELECT
ler_valor => valor_display[11].OUTPUTSELECT
ler_valor => valor_display[12].OUTPUTSELECT
ler_valor => valor_display[13].OUTPUTSELECT
ler_valor => valor_display[14].OUTPUTSELECT
ler_valor => valor_display[15].OUTPUTSELECT
ler_valor => valor_display[15].IN1
ler_valor => entrada_brg[0].OUTPUTSELECT
ler_valor => entrada_brg[0].IN1
ler_valor => entrada_brg[1].OUTPUTSELECT
ler_valor => entrada_brg[2].OUTPUTSELECT
ler_valor => entrada_brg[3].OUTPUTSELECT
ler_valor => entrada_brg[4].OUTPUTSELECT
ler_valor => entrada_brg[5].OUTPUTSELECT
ler_valor => entrada_brg[6].OUTPUTSELECT
ler_valor => entrada_brg[7].OUTPUTSELECT
ler_valor => entrada_brg[8].OUTPUTSELECT
ler_valor => entrada_brg[9].OUTPUTSELECT
ler_valor => entrada_brg[10].OUTPUTSELECT
ler_valor => entrada_brg[11].OUTPUTSELECT
ler_valor => entrada_brg[12].OUTPUTSELECT
ler_valor => entrada_brg[13].OUTPUTSELECT
ler_valor => entrada_brg[14].OUTPUTSELECT
ler_valor => entrada_brg[15].OUTPUTSELECT
ler_valor => seletor_brg[0].OUTPUTSELECT
ler_valor => seletor_brg[1].OUTPUTSELECT
ler_valor => seletor_brg[2].OUTPUTSELECT
ler_valor => data_in_ram[1].IN1
ler_valor => wren_ram.IN1
ler_valor => b_ula[0].IN1
ler_valor => a_ula[0].IN1
executar_operacao => operacao_finalizada.DATAA
executar_operacao => data_in_ram[1].IN1
executar_operacao => wren_ram.IN1
executar_operacao => b_ula[0].IN1
executar_operacao => valor_display[15].IN1
executar_operacao => entrada_brg[0].IN1
entrada[0] => valor_display[0].DATAB
entrada[0] => entrada_brg[0].DATAB
entrada[1] => valor_display[1].DATAB
entrada[1] => entrada_brg[1].DATAB
entrada[2] => valor_display[2].DATAB
entrada[2] => entrada_brg[2].DATAB
entrada[3] => valor_display[3].DATAB
entrada[3] => entrada_brg[3].DATAB
entrada[4] => valor_display[4].DATAB
entrada[4] => entrada_brg[4].DATAB
entrada[5] => valor_display[5].DATAB
entrada[5] => entrada_brg[5].DATAB
entrada[6] => valor_display[6].DATAB
entrada[6] => entrada_brg[6].DATAB
entrada[7] => valor_display[7].DATAB
entrada[7] => entrada_brg[7].DATAB
entrada[8] => valor_display[8].DATAB
entrada[8] => entrada_brg[8].DATAB
entrada[9] => valor_display[9].DATAB
entrada[9] => entrada_brg[9].DATAB
entrada[10] => valor_display[10].DATAB
entrada[10] => entrada_brg[10].DATAB
entrada[11] => valor_display[11].DATAB
entrada[11] => entrada_brg[11].DATAB
entrada[12] => valor_display[12].DATAB
entrada[12] => entrada_brg[12].DATAB
entrada[13] => valor_display[13].DATAB
entrada[13] => entrada_brg[13].DATAB
entrada[14] => valor_display[14].DATAB
entrada[14] => entrada_brg[14].DATAB
entrada[15] => valor_display[15].DATAB
entrada[15] => entrada_brg[15].DATAB
seletor_reg[0] => Equal0.IN1
seletor_reg[0] => Equal1.IN1
seletor_reg[1] => Equal0.IN0
seletor_reg[1] => Equal1.IN0
operacao[0] => ula:map_ula.operacao[0]
operacao[0] => Equal2.IN3
operacao[0] => Equal3.IN2
operacao[0] => Equal4.IN2
operacao[0] => Equal5.IN3
operacao[0] => Equal6.IN1
operacao[0] => Equal7.IN3
operacao[0] => Equal8.IN3
operacao[0] => Equal9.IN3
operacao[0] => Equal10.IN3
operacao[0] => Equal11.IN3
operacao[0] => Equal12.IN2
operacao[0] => Equal13.IN1
operacao[0] => Equal14.IN1
operacao[0] => Equal15.IN0
operacao[1] => ula:map_ula.operacao[1]
operacao[1] => Equal2.IN2
operacao[1] => Equal3.IN3
operacao[1] => Equal4.IN1
operacao[1] => Equal5.IN1
operacao[1] => Equal6.IN3
operacao[1] => Equal7.IN2
operacao[1] => Equal8.IN2
operacao[1] => Equal9.IN1
operacao[1] => Equal10.IN2
operacao[1] => Equal11.IN2
operacao[1] => Equal12.IN1
operacao[1] => Equal13.IN3
operacao[1] => Equal14.IN0
operacao[1] => Equal15.IN3
operacao[2] => ula:map_ula.operacao[2]
operacao[2] => Equal2.IN1
operacao[2] => Equal3.IN1
operacao[2] => Equal4.IN0
operacao[2] => Equal5.IN0
operacao[2] => Equal6.IN0
operacao[2] => Equal7.IN0
operacao[2] => Equal8.IN1
operacao[2] => Equal9.IN2
operacao[2] => Equal10.IN1
operacao[2] => Equal11.IN1
operacao[2] => Equal12.IN3
operacao[2] => Equal13.IN2
operacao[2] => Equal14.IN3
operacao[2] => Equal15.IN2
operacao[3] => ula:map_ula.operacao[3]
operacao[3] => Equal2.IN0
operacao[3] => Equal3.IN0
operacao[3] => Equal4.IN3
operacao[3] => Equal5.IN2
operacao[3] => Equal6.IN2
operacao[3] => Equal7.IN1
operacao[3] => Equal8.IN0
operacao[3] => Equal9.IN0
operacao[3] => Equal10.IN0
operacao[3] => Equal11.IN0
operacao[3] => Equal12.IN0
operacao[3] => Equal13.IN0
operacao[3] => Equal14.IN2
operacao[3] => Equal15.IN1
ra[0] => seletor_brg[0].DATAB
ra[0] => seletor_brg[0].DATAB
ra[0] => seletor_brg[0].DATAB
ra[0] => seletor_brg[0].DATAB
ra[1] => seletor_brg[1].DATAB
ra[1] => seletor_brg[1].DATAB
ra[1] => seletor_brg[1].DATAB
ra[1] => seletor_brg[1].DATAB
ra[2] => seletor_brg[2].DATAB
ra[2] => seletor_brg[2].DATAB
ra[2] => seletor_brg[2].DATAB
ra[2] => seletor_brg[2].DATAB
rb[0] => seletor_brg[0].DATAA
rb[1] => seletor_brg[1].DATAA
rb[2] => seletor_brg[2].DATAA
rc[0] => ~NO_FANOUT~
rc[1] => ~NO_FANOUT~
rc[2] => ~NO_FANOUT~
constante[0] => b_ula[0].DATAA
constante[1] => b_ula[1].DATAA
constante[2] => b_ula[2].DATAA
constante[3] => b_ula[3].DATAA
constante[4] => b_ula[4].DATAA
constante[5] => b_ula[5].DATAA
constante[6] => b_ula[6].DATAA
constante[7] => b_ula[7].DATAA
constante[8] => b_ula[8].DATAA
constante[9] => b_ula[9].DATAA
constante[10] => b_ula[10].DATAA
constante[11] => b_ula[11].DATAA
constante[12] => b_ula[12].DATAA
constante[13] => b_ula[13].DATAA
constante[14] => b_ula[14].DATAA
constante[15] => b_ula[15].DATAA
valor_display[0] <= valor_display[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
valor_display[1] <= valor_display[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
valor_display[2] <= valor_display[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
valor_display[3] <= valor_display[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
valor_display[4] <= valor_display[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
valor_display[5] <= valor_display[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
valor_display[6] <= valor_display[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
valor_display[7] <= valor_display[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
valor_display[8] <= valor_display[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
valor_display[9] <= valor_display[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
valor_display[10] <= valor_display[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
valor_display[11] <= valor_display[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
valor_display[12] <= valor_display[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
valor_display[13] <= valor_display[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
valor_display[14] <= valor_display[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
valor_display[15] <= valor_display[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
operacao_finalizada <= operacao_finalizada.DB_MAX_OUTPUT_PORT_TYPE
valor_lido <= valor_lido.DB_MAX_OUTPUT_PORT_TYPE


|projeto_final|acesso_ram:acesso|ram:map_ram
clock => ram_image~32.CLK
clock => ram_image~0.CLK
clock => ram_image~1.CLK
clock => ram_image~2.CLK
clock => ram_image~3.CLK
clock => ram_image~4.CLK
clock => ram_image~5.CLK
clock => ram_image~6.CLK
clock => ram_image~7.CLK
clock => ram_image~8.CLK
clock => ram_image~9.CLK
clock => ram_image~10.CLK
clock => ram_image~11.CLK
clock => ram_image~12.CLK
clock => ram_image~13.CLK
clock => ram_image~14.CLK
clock => ram_image~15.CLK
clock => ram_image~16.CLK
clock => ram_image~17.CLK
clock => ram_image~18.CLK
clock => ram_image~19.CLK
clock => ram_image~20.CLK
clock => ram_image~21.CLK
clock => ram_image~22.CLK
clock => ram_image~23.CLK
clock => ram_image~24.CLK
clock => ram_image~25.CLK
clock => ram_image~26.CLK
clock => ram_image~27.CLK
clock => ram_image~28.CLK
clock => ram_image~29.CLK
clock => ram_image~30.CLK
clock => ram_image~31.CLK
clock => data_o[0]~reg0.CLK
clock => data_o[1]~reg0.CLK
clock => data_o[2]~reg0.CLK
clock => data_o[3]~reg0.CLK
clock => data_o[4]~reg0.CLK
clock => data_o[5]~reg0.CLK
clock => data_o[6]~reg0.CLK
clock => data_o[7]~reg0.CLK
clock => data_o[8]~reg0.CLK
clock => data_o[9]~reg0.CLK
clock => data_o[10]~reg0.CLK
clock => data_o[11]~reg0.CLK
clock => data_o[12]~reg0.CLK
clock => data_o[13]~reg0.CLK
clock => data_o[14]~reg0.CLK
clock => data_o[15]~reg0.CLK
clock => ram_image.CLK0
wren => ram_image~32.DATAIN
wren => ram_image.WE
addr[0] => ram_image~15.DATAIN
addr[0] => ram_image.WADDR
addr[0] => ram_image.RADDR
addr[1] => ram_image~14.DATAIN
addr[1] => ram_image.WADDR1
addr[1] => ram_image.RADDR1
addr[2] => ram_image~13.DATAIN
addr[2] => ram_image.WADDR2
addr[2] => ram_image.RADDR2
addr[3] => ram_image~12.DATAIN
addr[3] => ram_image.WADDR3
addr[3] => ram_image.RADDR3
addr[4] => ram_image~11.DATAIN
addr[4] => ram_image.WADDR4
addr[4] => ram_image.RADDR4
addr[5] => ram_image~10.DATAIN
addr[5] => ram_image.WADDR5
addr[5] => ram_image.RADDR5
addr[6] => ram_image~9.DATAIN
addr[6] => ram_image.WADDR6
addr[6] => ram_image.RADDR6
addr[7] => ram_image~8.DATAIN
addr[7] => ram_image.WADDR7
addr[7] => ram_image.RADDR7
addr[8] => ram_image~7.DATAIN
addr[8] => ram_image.WADDR8
addr[8] => ram_image.RADDR8
addr[9] => ram_image~6.DATAIN
addr[9] => ram_image.WADDR9
addr[9] => ram_image.RADDR9
addr[10] => ram_image~5.DATAIN
addr[10] => ram_image.WADDR10
addr[10] => ram_image.RADDR10
addr[11] => ram_image~4.DATAIN
addr[11] => ram_image.WADDR11
addr[11] => ram_image.RADDR11
addr[12] => ram_image~3.DATAIN
addr[12] => ram_image.WADDR12
addr[12] => ram_image.RADDR12
addr[13] => ram_image~2.DATAIN
addr[13] => ram_image.WADDR13
addr[13] => ram_image.RADDR13
addr[14] => ram_image~1.DATAIN
addr[14] => ram_image.WADDR14
addr[14] => ram_image.RADDR14
addr[15] => ram_image~0.DATAIN
addr[15] => ram_image.WADDR15
addr[15] => ram_image.RADDR15
data_i[0] => ram_image~31.DATAIN
data_i[0] => ram_image.DATAIN
data_i[1] => ram_image~30.DATAIN
data_i[1] => ram_image.DATAIN1
data_i[2] => ram_image~29.DATAIN
data_i[2] => ram_image.DATAIN2
data_i[3] => ram_image~28.DATAIN
data_i[3] => ram_image.DATAIN3
data_i[4] => ram_image~27.DATAIN
data_i[4] => ram_image.DATAIN4
data_i[5] => ram_image~26.DATAIN
data_i[5] => ram_image.DATAIN5
data_i[6] => ram_image~25.DATAIN
data_i[6] => ram_image.DATAIN6
data_i[7] => ram_image~24.DATAIN
data_i[7] => ram_image.DATAIN7
data_i[8] => ram_image~23.DATAIN
data_i[8] => ram_image.DATAIN8
data_i[9] => ram_image~22.DATAIN
data_i[9] => ram_image.DATAIN9
data_i[10] => ram_image~21.DATAIN
data_i[10] => ram_image.DATAIN10
data_i[11] => ram_image~20.DATAIN
data_i[11] => ram_image.DATAIN11
data_i[12] => ram_image~19.DATAIN
data_i[12] => ram_image.DATAIN12
data_i[13] => ram_image~18.DATAIN
data_i[13] => ram_image.DATAIN13
data_i[14] => ram_image~17.DATAIN
data_i[14] => ram_image.DATAIN14
data_i[15] => ram_image~16.DATAIN
data_i[15] => ram_image.DATAIN15
data_o[0] <= data_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[1] <= data_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[2] <= data_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[3] <= data_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[4] <= data_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[5] <= data_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[6] <= data_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[7] <= data_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[8] <= data_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[9] <= data_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[10] <= data_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[11] <= data_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[12] <= data_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[13] <= data_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[14] <= data_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[15] <= data_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|projeto_final|acesso_ram:acesso|ula:map_ula
a[0] => Add0.IN16
a[0] => Add1.IN32
a[0] => ShiftLeft0.IN16
a[0] => ShiftRight0.IN16
a[0] => s.IN0
a[0] => s.IN0
a[0] => s.IN0
a[0] => s.IN0
a[0] => s[1].DATAB
a[1] => Add0.IN15
a[1] => Add1.IN31
a[1] => ShiftLeft0.IN15
a[1] => ShiftRight0.IN15
a[1] => s.IN0
a[1] => s.IN0
a[1] => s.IN0
a[1] => s.IN0
a[1] => s[0].DATAB
a[1] => s[2].DATAB
a[2] => Add0.IN14
a[2] => Add1.IN30
a[2] => ShiftLeft0.IN14
a[2] => ShiftRight0.IN14
a[2] => s.IN0
a[2] => s.IN0
a[2] => s.IN0
a[2] => s.IN0
a[2] => s[1].DATAB
a[2] => s[3].DATAB
a[3] => Add0.IN13
a[3] => Add1.IN29
a[3] => ShiftLeft0.IN13
a[3] => ShiftRight0.IN13
a[3] => s.IN0
a[3] => s.IN0
a[3] => s.IN0
a[3] => s.IN0
a[3] => s[2].DATAB
a[3] => s[4].DATAB
a[4] => Add0.IN12
a[4] => Add1.IN28
a[4] => ShiftLeft0.IN12
a[4] => ShiftRight0.IN12
a[4] => s.IN0
a[4] => s.IN0
a[4] => s.IN0
a[4] => s.IN0
a[4] => s[3].DATAB
a[4] => s[5].DATAB
a[5] => Add0.IN11
a[5] => Add1.IN27
a[5] => ShiftLeft0.IN11
a[5] => ShiftRight0.IN11
a[5] => s.IN0
a[5] => s.IN0
a[5] => s.IN0
a[5] => s.IN0
a[5] => s[4].DATAB
a[5] => s[6].DATAB
a[6] => Add0.IN10
a[6] => Add1.IN26
a[6] => ShiftLeft0.IN10
a[6] => ShiftRight0.IN10
a[6] => s.IN0
a[6] => s.IN0
a[6] => s.IN0
a[6] => s.IN0
a[6] => s[5].DATAB
a[6] => s[7].DATAB
a[7] => Add0.IN9
a[7] => Add1.IN25
a[7] => ShiftLeft0.IN9
a[7] => ShiftRight0.IN9
a[7] => s.IN0
a[7] => s.IN0
a[7] => s.IN0
a[7] => s.IN0
a[7] => s[6].DATAB
a[7] => s[8].DATAB
a[8] => Add0.IN8
a[8] => Add1.IN24
a[8] => ShiftLeft0.IN8
a[8] => ShiftRight0.IN8
a[8] => s.IN0
a[8] => s.IN0
a[8] => s.IN0
a[8] => s.IN0
a[8] => s[7].DATAB
a[8] => s[9].DATAB
a[9] => Add0.IN7
a[9] => Add1.IN23
a[9] => ShiftLeft0.IN7
a[9] => ShiftRight0.IN7
a[9] => s.IN0
a[9] => s.IN0
a[9] => s.IN0
a[9] => s.IN0
a[9] => s[8].DATAB
a[9] => s[10].DATAB
a[10] => Add0.IN6
a[10] => Add1.IN22
a[10] => ShiftLeft0.IN6
a[10] => ShiftRight0.IN6
a[10] => s.IN0
a[10] => s.IN0
a[10] => s.IN0
a[10] => s.IN0
a[10] => s[9].DATAB
a[10] => s[11].DATAB
a[11] => Add0.IN5
a[11] => Add1.IN21
a[11] => ShiftLeft0.IN5
a[11] => ShiftRight0.IN5
a[11] => s.IN0
a[11] => s.IN0
a[11] => s.IN0
a[11] => s.IN0
a[11] => s[10].DATAB
a[11] => s[12].DATAB
a[12] => Add0.IN4
a[12] => Add1.IN20
a[12] => ShiftLeft0.IN4
a[12] => ShiftRight0.IN4
a[12] => s.IN0
a[12] => s.IN0
a[12] => s.IN0
a[12] => s.IN0
a[12] => s[11].DATAB
a[12] => s[13].DATAB
a[13] => Add0.IN3
a[13] => Add1.IN19
a[13] => ShiftLeft0.IN3
a[13] => ShiftRight0.IN3
a[13] => s.IN0
a[13] => s.IN0
a[13] => s.IN0
a[13] => s.IN0
a[13] => s[12].DATAB
a[13] => s[14].DATAB
a[14] => Add0.IN2
a[14] => Add1.IN18
a[14] => ShiftLeft0.IN2
a[14] => ShiftRight0.IN2
a[14] => s.IN0
a[14] => s.IN0
a[14] => s.IN0
a[14] => s.IN0
a[14] => s[13].DATAB
a[14] => s[15].DATAB
a[15] => Add0.IN1
a[15] => Add1.IN17
a[15] => ShiftLeft0.IN1
a[15] => ShiftRight0.IN1
a[15] => s.IN0
a[15] => s.IN0
a[15] => s.IN0
a[15] => s.IN0
a[15] => s[14].DATAB
b[0] => Add0.IN32
b[0] => ShiftLeft0.IN22
b[0] => ShiftRight0.IN22
b[0] => s.IN1
b[0] => s.IN1
b[0] => s.IN1
b[0] => s.IN1
b[0] => Add1.IN16
b[1] => Add0.IN31
b[1] => ShiftLeft0.IN21
b[1] => ShiftRight0.IN21
b[1] => s.IN1
b[1] => s.IN1
b[1] => s.IN1
b[1] => s.IN1
b[1] => Add1.IN15
b[2] => Add0.IN30
b[2] => ShiftLeft0.IN20
b[2] => ShiftRight0.IN20
b[2] => s.IN1
b[2] => s.IN1
b[2] => s.IN1
b[2] => s.IN1
b[2] => Add1.IN14
b[3] => Add0.IN29
b[3] => ShiftLeft0.IN19
b[3] => ShiftRight0.IN19
b[3] => s.IN1
b[3] => s.IN1
b[3] => s.IN1
b[3] => s.IN1
b[3] => Add1.IN13
b[4] => Add0.IN28
b[4] => ShiftLeft0.IN18
b[4] => ShiftRight0.IN18
b[4] => s.IN1
b[4] => s.IN1
b[4] => s.IN1
b[4] => s.IN1
b[4] => Add1.IN12
b[5] => Add0.IN27
b[5] => ShiftLeft0.IN17
b[5] => ShiftRight0.IN17
b[5] => s.IN1
b[5] => s.IN1
b[5] => s.IN1
b[5] => s.IN1
b[5] => Add1.IN11
b[6] => Add0.IN26
b[6] => s.IN1
b[6] => s.IN1
b[6] => s.IN1
b[6] => s.IN1
b[6] => Add1.IN10
b[7] => Add0.IN25
b[7] => s.IN1
b[7] => s.IN1
b[7] => s.IN1
b[7] => s.IN1
b[7] => Add1.IN9
b[8] => Add0.IN24
b[8] => s.IN1
b[8] => s.IN1
b[8] => s.IN1
b[8] => s.IN1
b[8] => Add1.IN8
b[9] => Add0.IN23
b[9] => s.IN1
b[9] => s.IN1
b[9] => s.IN1
b[9] => s.IN1
b[9] => Add1.IN7
b[10] => Add0.IN22
b[10] => s.IN1
b[10] => s.IN1
b[10] => s.IN1
b[10] => s.IN1
b[10] => Add1.IN6
b[11] => Add0.IN21
b[11] => s.IN1
b[11] => s.IN1
b[11] => s.IN1
b[11] => s.IN1
b[11] => Add1.IN5
b[12] => Add0.IN20
b[12] => s.IN1
b[12] => s.IN1
b[12] => s.IN1
b[12] => s.IN1
b[12] => Add1.IN4
b[13] => Add0.IN19
b[13] => s.IN1
b[13] => s.IN1
b[13] => s.IN1
b[13] => s.IN1
b[13] => Add1.IN3
b[14] => Add0.IN18
b[14] => s.IN1
b[14] => s.IN1
b[14] => s.IN1
b[14] => s.IN1
b[14] => Add1.IN2
b[15] => Add0.IN17
b[15] => s.IN1
b[15] => s.IN1
b[15] => s.IN1
b[15] => s.IN1
b[15] => Add1.IN1
operacao[0] => Equal0.IN7
operacao[0] => Equal1.IN7
operacao[0] => Equal2.IN7
operacao[0] => Equal3.IN7
operacao[0] => Equal4.IN7
operacao[0] => Equal5.IN7
operacao[0] => Equal6.IN7
operacao[0] => Equal7.IN7
operacao[0] => Equal8.IN7
operacao[0] => Equal9.IN7
operacao[0] => Equal10.IN7
operacao[0] => Equal11.IN7
operacao[0] => Equal12.IN7
operacao[0] => Equal13.IN7
operacao[1] => Equal0.IN6
operacao[1] => Equal1.IN6
operacao[1] => Equal2.IN6
operacao[1] => Equal3.IN6
operacao[1] => Equal4.IN6
operacao[1] => Equal5.IN6
operacao[1] => Equal6.IN6
operacao[1] => Equal7.IN6
operacao[1] => Equal8.IN6
operacao[1] => Equal9.IN6
operacao[1] => Equal10.IN6
operacao[1] => Equal11.IN6
operacao[1] => Equal12.IN6
operacao[1] => Equal13.IN6
operacao[2] => Equal0.IN5
operacao[2] => Equal1.IN5
operacao[2] => Equal2.IN5
operacao[2] => Equal3.IN5
operacao[2] => Equal4.IN5
operacao[2] => Equal5.IN5
operacao[2] => Equal6.IN5
operacao[2] => Equal7.IN5
operacao[2] => Equal8.IN5
operacao[2] => Equal9.IN5
operacao[2] => Equal10.IN5
operacao[2] => Equal11.IN5
operacao[2] => Equal12.IN5
operacao[2] => Equal13.IN5
operacao[3] => Equal0.IN4
operacao[3] => Equal1.IN4
operacao[3] => Equal2.IN4
operacao[3] => Equal3.IN4
operacao[3] => Equal4.IN4
operacao[3] => Equal5.IN4
operacao[3] => Equal6.IN4
operacao[3] => Equal7.IN4
operacao[3] => Equal8.IN4
operacao[3] => Equal9.IN4
operacao[3] => Equal10.IN4
operacao[3] => Equal11.IN4
operacao[3] => Equal12.IN4
operacao[3] => Equal13.IN4
s[0] <= s[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= s[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= s[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= s[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
s[4] <= s[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
s[5] <= s[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
s[6] <= s[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
s[7] <= s[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
s[8] <= s[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
s[9] <= s[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
s[10] <= s[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
s[11] <= s[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
s[12] <= s[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
s[13] <= s[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
s[14] <= s[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
s[15] <= s[15]$latch.DB_MAX_OUTPUT_PORT_TYPE


|projeto_final|acesso_ram:acesso|banco_regs:map_banco_regs
clk => registrador:r1.clk
clk => registrador:r2.clk
clk => registrador:r3.clk
clk => registrador:r4.clk
clk => registrador:r5.clk
clk => registrador:r6.clk
clk => registrador:r7.clk
clk => registrador:r8.clk
ler_escrever => registrador_escolhido[0].IN1
ler_escrever => registrador_escolhido[0].DATAB
ler_escrever => registrador_escolhido[0].DATAB
ler_escrever => registrador_escolhido[0].DATAB
ler_escrever => registrador_escolhido[0].DATAB
ler_escrever => registrador_escolhido[0].DATAB
ler_escrever => registrador_escolhido[0].DATAB
ler_escrever => registrador_escolhido[0].DATAB
ler_escrever => saida[15].IN1
ler_escrever => saida[15].DATAB
ler_escrever => saida[15].DATAB
ler_escrever => saida[15].DATAB
ler_escrever => saida[15].DATAB
ler_escrever => saida[15].DATAB
ler_escrever => saida[15].DATAB
ler_escrever => saida[15].DATAB
resetar => registrador:r8.clear
resetar => registrador:r7.clear
resetar => registrador:r6.clear
resetar => registrador:r5.clear
resetar => registrador:r4.clear
resetar => registrador:r3.clear
resetar => registrador:r2.clear
resetar => registrador:r1.clear
resetar => saida[15].IN1
resetar => registrador_escolhido[0].IN1
entrada[0] => registrador:r1.i[0]
entrada[0] => registrador:r2.i[0]
entrada[0] => registrador:r3.i[0]
entrada[0] => registrador:r4.i[0]
entrada[0] => registrador:r5.i[0]
entrada[0] => registrador:r6.i[0]
entrada[0] => registrador:r7.i[0]
entrada[0] => registrador:r8.i[0]
entrada[1] => registrador:r1.i[1]
entrada[1] => registrador:r2.i[1]
entrada[1] => registrador:r3.i[1]
entrada[1] => registrador:r4.i[1]
entrada[1] => registrador:r5.i[1]
entrada[1] => registrador:r6.i[1]
entrada[1] => registrador:r7.i[1]
entrada[1] => registrador:r8.i[1]
entrada[2] => registrador:r1.i[2]
entrada[2] => registrador:r2.i[2]
entrada[2] => registrador:r3.i[2]
entrada[2] => registrador:r4.i[2]
entrada[2] => registrador:r5.i[2]
entrada[2] => registrador:r6.i[2]
entrada[2] => registrador:r7.i[2]
entrada[2] => registrador:r8.i[2]
entrada[3] => registrador:r1.i[3]
entrada[3] => registrador:r2.i[3]
entrada[3] => registrador:r3.i[3]
entrada[3] => registrador:r4.i[3]
entrada[3] => registrador:r5.i[3]
entrada[3] => registrador:r6.i[3]
entrada[3] => registrador:r7.i[3]
entrada[3] => registrador:r8.i[3]
entrada[4] => registrador:r1.i[4]
entrada[4] => registrador:r2.i[4]
entrada[4] => registrador:r3.i[4]
entrada[4] => registrador:r4.i[4]
entrada[4] => registrador:r5.i[4]
entrada[4] => registrador:r6.i[4]
entrada[4] => registrador:r7.i[4]
entrada[4] => registrador:r8.i[4]
entrada[5] => registrador:r1.i[5]
entrada[5] => registrador:r2.i[5]
entrada[5] => registrador:r3.i[5]
entrada[5] => registrador:r4.i[5]
entrada[5] => registrador:r5.i[5]
entrada[5] => registrador:r6.i[5]
entrada[5] => registrador:r7.i[5]
entrada[5] => registrador:r8.i[5]
entrada[6] => registrador:r1.i[6]
entrada[6] => registrador:r2.i[6]
entrada[6] => registrador:r3.i[6]
entrada[6] => registrador:r4.i[6]
entrada[6] => registrador:r5.i[6]
entrada[6] => registrador:r6.i[6]
entrada[6] => registrador:r7.i[6]
entrada[6] => registrador:r8.i[6]
entrada[7] => registrador:r1.i[7]
entrada[7] => registrador:r2.i[7]
entrada[7] => registrador:r3.i[7]
entrada[7] => registrador:r4.i[7]
entrada[7] => registrador:r5.i[7]
entrada[7] => registrador:r6.i[7]
entrada[7] => registrador:r7.i[7]
entrada[7] => registrador:r8.i[7]
entrada[8] => registrador:r1.i[8]
entrada[8] => registrador:r2.i[8]
entrada[8] => registrador:r3.i[8]
entrada[8] => registrador:r4.i[8]
entrada[8] => registrador:r5.i[8]
entrada[8] => registrador:r6.i[8]
entrada[8] => registrador:r7.i[8]
entrada[8] => registrador:r8.i[8]
entrada[9] => registrador:r1.i[9]
entrada[9] => registrador:r2.i[9]
entrada[9] => registrador:r3.i[9]
entrada[9] => registrador:r4.i[9]
entrada[9] => registrador:r5.i[9]
entrada[9] => registrador:r6.i[9]
entrada[9] => registrador:r7.i[9]
entrada[9] => registrador:r8.i[9]
entrada[10] => registrador:r1.i[10]
entrada[10] => registrador:r2.i[10]
entrada[10] => registrador:r3.i[10]
entrada[10] => registrador:r4.i[10]
entrada[10] => registrador:r5.i[10]
entrada[10] => registrador:r6.i[10]
entrada[10] => registrador:r7.i[10]
entrada[10] => registrador:r8.i[10]
entrada[11] => registrador:r1.i[11]
entrada[11] => registrador:r2.i[11]
entrada[11] => registrador:r3.i[11]
entrada[11] => registrador:r4.i[11]
entrada[11] => registrador:r5.i[11]
entrada[11] => registrador:r6.i[11]
entrada[11] => registrador:r7.i[11]
entrada[11] => registrador:r8.i[11]
entrada[12] => registrador:r1.i[12]
entrada[12] => registrador:r2.i[12]
entrada[12] => registrador:r3.i[12]
entrada[12] => registrador:r4.i[12]
entrada[12] => registrador:r5.i[12]
entrada[12] => registrador:r6.i[12]
entrada[12] => registrador:r7.i[12]
entrada[12] => registrador:r8.i[12]
entrada[13] => registrador:r1.i[13]
entrada[13] => registrador:r2.i[13]
entrada[13] => registrador:r3.i[13]
entrada[13] => registrador:r4.i[13]
entrada[13] => registrador:r5.i[13]
entrada[13] => registrador:r6.i[13]
entrada[13] => registrador:r7.i[13]
entrada[13] => registrador:r8.i[13]
entrada[14] => registrador:r1.i[14]
entrada[14] => registrador:r2.i[14]
entrada[14] => registrador:r3.i[14]
entrada[14] => registrador:r4.i[14]
entrada[14] => registrador:r5.i[14]
entrada[14] => registrador:r6.i[14]
entrada[14] => registrador:r7.i[14]
entrada[14] => registrador:r8.i[14]
entrada[15] => registrador:r1.i[15]
entrada[15] => registrador:r2.i[15]
entrada[15] => registrador:r3.i[15]
entrada[15] => registrador:r4.i[15]
entrada[15] => registrador:r5.i[15]
entrada[15] => registrador:r6.i[15]
entrada[15] => registrador:r7.i[15]
entrada[15] => registrador:r8.i[15]
seletor[0] => Equal0.IN2
seletor[0] => Equal1.IN2
seletor[0] => Equal2.IN1
seletor[0] => Equal3.IN2
seletor[0] => Equal4.IN1
seletor[0] => Equal5.IN2
seletor[0] => Equal6.IN0
seletor[0] => Equal7.IN2
seletor[1] => Equal0.IN1
seletor[1] => Equal1.IN1
seletor[1] => Equal2.IN2
seletor[1] => Equal3.IN1
seletor[1] => Equal4.IN0
seletor[1] => Equal5.IN0
seletor[1] => Equal6.IN2
seletor[1] => Equal7.IN1
seletor[2] => Equal0.IN0
seletor[2] => Equal1.IN0
seletor[2] => Equal2.IN0
seletor[2] => Equal3.IN0
seletor[2] => Equal4.IN2
seletor[2] => Equal5.IN1
seletor[2] => Equal6.IN1
seletor[2] => Equal7.IN0
saida[0] <= saida[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
saida[1] <= saida[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
saida[2] <= saida[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
saida[3] <= saida[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
saida[4] <= saida[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
saida[5] <= saida[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
saida[6] <= saida[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
saida[7] <= saida[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
saida[8] <= saida[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
saida[9] <= saida[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
saida[10] <= saida[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
saida[11] <= saida[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
saida[12] <= saida[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
saida[13] <= saida[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
saida[14] <= saida[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
saida[15] <= saida[15]$latch.DB_MAX_OUTPUT_PORT_TYPE


|projeto_final|acesso_ram:acesso|banco_regs:map_banco_regs|registrador:r1
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
i[0] => q.DATAB
i[1] => q.DATAB
i[2] => q.DATAB
i[3] => q.DATAB
i[4] => q.DATAB
i[5] => q.DATAB
i[6] => q.DATAB
i[7] => q.DATAB
i[8] => q.DATAB
i[9] => q.DATAB
i[10] => q.DATAB
i[11] => q.DATAB
i[12] => q.DATAB
i[13] => q.DATAB
i[14] => q.DATAB
i[15] => q.DATAB
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|projeto_final|acesso_ram:acesso|banco_regs:map_banco_regs|registrador:r2
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
i[0] => q.DATAB
i[1] => q.DATAB
i[2] => q.DATAB
i[3] => q.DATAB
i[4] => q.DATAB
i[5] => q.DATAB
i[6] => q.DATAB
i[7] => q.DATAB
i[8] => q.DATAB
i[9] => q.DATAB
i[10] => q.DATAB
i[11] => q.DATAB
i[12] => q.DATAB
i[13] => q.DATAB
i[14] => q.DATAB
i[15] => q.DATAB
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|projeto_final|acesso_ram:acesso|banco_regs:map_banco_regs|registrador:r3
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
i[0] => q.DATAB
i[1] => q.DATAB
i[2] => q.DATAB
i[3] => q.DATAB
i[4] => q.DATAB
i[5] => q.DATAB
i[6] => q.DATAB
i[7] => q.DATAB
i[8] => q.DATAB
i[9] => q.DATAB
i[10] => q.DATAB
i[11] => q.DATAB
i[12] => q.DATAB
i[13] => q.DATAB
i[14] => q.DATAB
i[15] => q.DATAB
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|projeto_final|acesso_ram:acesso|banco_regs:map_banco_regs|registrador:r4
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
i[0] => q.DATAB
i[1] => q.DATAB
i[2] => q.DATAB
i[3] => q.DATAB
i[4] => q.DATAB
i[5] => q.DATAB
i[6] => q.DATAB
i[7] => q.DATAB
i[8] => q.DATAB
i[9] => q.DATAB
i[10] => q.DATAB
i[11] => q.DATAB
i[12] => q.DATAB
i[13] => q.DATAB
i[14] => q.DATAB
i[15] => q.DATAB
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|projeto_final|acesso_ram:acesso|banco_regs:map_banco_regs|registrador:r5
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
i[0] => q.DATAB
i[1] => q.DATAB
i[2] => q.DATAB
i[3] => q.DATAB
i[4] => q.DATAB
i[5] => q.DATAB
i[6] => q.DATAB
i[7] => q.DATAB
i[8] => q.DATAB
i[9] => q.DATAB
i[10] => q.DATAB
i[11] => q.DATAB
i[12] => q.DATAB
i[13] => q.DATAB
i[14] => q.DATAB
i[15] => q.DATAB
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|projeto_final|acesso_ram:acesso|banco_regs:map_banco_regs|registrador:r6
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
i[0] => q.DATAB
i[1] => q.DATAB
i[2] => q.DATAB
i[3] => q.DATAB
i[4] => q.DATAB
i[5] => q.DATAB
i[6] => q.DATAB
i[7] => q.DATAB
i[8] => q.DATAB
i[9] => q.DATAB
i[10] => q.DATAB
i[11] => q.DATAB
i[12] => q.DATAB
i[13] => q.DATAB
i[14] => q.DATAB
i[15] => q.DATAB
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|projeto_final|acesso_ram:acesso|banco_regs:map_banco_regs|registrador:r7
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
i[0] => q.DATAB
i[1] => q.DATAB
i[2] => q.DATAB
i[3] => q.DATAB
i[4] => q.DATAB
i[5] => q.DATAB
i[6] => q.DATAB
i[7] => q.DATAB
i[8] => q.DATAB
i[9] => q.DATAB
i[10] => q.DATAB
i[11] => q.DATAB
i[12] => q.DATAB
i[13] => q.DATAB
i[14] => q.DATAB
i[15] => q.DATAB
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|projeto_final|acesso_ram:acesso|banco_regs:map_banco_regs|registrador:r8
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
clear => q.OUTPUTSELECT
i[0] => q.DATAB
i[1] => q.DATAB
i[2] => q.DATAB
i[3] => q.DATAB
i[4] => q.DATAB
i[5] => q.DATAB
i[6] => q.DATAB
i[7] => q.DATAB
i[8] => q.DATAB
i[9] => q.DATAB
i[10] => q.DATAB
i[11] => q.DATAB
i[12] => q.DATAB
i[13] => q.DATAB
i[14] => q.DATAB
i[15] => q.DATAB
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|projeto_final|saida:s
valor[0] => decodificador:decod.entrada[0]
valor[1] => decodificador:decod.entrada[1]
valor[2] => decodificador:decod.entrada[2]
valor[3] => decodificador:decod.entrada[3]
valor[4] => decodificador:decod.entrada[4]
valor[5] => decodificador:decod.entrada[5]
valor[6] => decodificador:decod.entrada[6]
valor[7] => decodificador:decod.entrada[7]
valor[8] => decodificador:decod.entrada[8]
valor[9] => decodificador:decod.entrada[9]
valor[10] => decodificador:decod.entrada[10]
valor[11] => decodificador:decod.entrada[11]
valor[12] => decodificador:decod.entrada[12]
valor[13] => decodificador:decod.entrada[13]
valor[14] => decodificador:decod.entrada[14]
valor[15] => decodificador:decod.entrada[15]
operacao_finalizada => led17.DATAIN
valor_lido => led0.DATAIN
a[3] <= decodificador:decod.a[3]
a[2] <= decodificador:decod.a[2]
a[1] <= decodificador:decod.a[1]
a[0] <= decodificador:decod.a[0]
b[3] <= decodificador:decod.b[3]
b[2] <= decodificador:decod.b[2]
b[1] <= decodificador:decod.b[1]
b[0] <= decodificador:decod.b[0]
c[3] <= decodificador:decod.c[3]
c[2] <= decodificador:decod.c[2]
c[1] <= decodificador:decod.c[1]
c[0] <= decodificador:decod.c[0]
d[3] <= decodificador:decod.d[3]
d[2] <= decodificador:decod.d[2]
d[1] <= decodificador:decod.d[1]
d[0] <= decodificador:decod.d[0]
e[3] <= decodificador:decod.e[3]
e[2] <= decodificador:decod.e[2]
e[1] <= decodificador:decod.e[1]
e[0] <= decodificador:decod.e[0]
f[3] <= decodificador:decod.f[3]
f[2] <= decodificador:decod.f[2]
f[1] <= decodificador:decod.f[1]
f[0] <= decodificador:decod.f[0]
g[3] <= decodificador:decod.g[3]
g[2] <= decodificador:decod.g[2]
g[1] <= decodificador:decod.g[1]
g[0] <= decodificador:decod.g[0]
led17 <= operacao_finalizada.DB_MAX_OUTPUT_PORT_TYPE
led0 <= valor_lido.DB_MAX_OUTPUT_PORT_TYPE


|projeto_final|saida:s|decodificador:decod
entrada[0] => display:display1.entrada[0]
entrada[1] => display:display1.entrada[1]
entrada[2] => display:display1.entrada[2]
entrada[3] => display:display1.entrada[3]
entrada[4] => display:display2.entrada[0]
entrada[5] => display:display2.entrada[1]
entrada[6] => display:display2.entrada[2]
entrada[7] => display:display2.entrada[3]
entrada[8] => display:display3.entrada[0]
entrada[9] => display:display3.entrada[1]
entrada[10] => display:display3.entrada[2]
entrada[11] => display:display3.entrada[3]
entrada[12] => display:display4.entrada[0]
entrada[13] => display:display4.entrada[1]
entrada[14] => display:display4.entrada[2]
entrada[15] => display:display4.entrada[3]
a[3] <= display:display4.a
a[2] <= display:display3.a
a[1] <= display:display2.a
a[0] <= display:display1.a
b[3] <= display:display4.b
b[2] <= display:display3.b
b[1] <= display:display2.b
b[0] <= display:display1.b
c[3] <= display:display4.c
c[2] <= display:display3.c
c[1] <= display:display2.c
c[0] <= display:display1.c
d[3] <= display:display4.d
d[2] <= display:display3.d
d[1] <= display:display2.d
d[0] <= display:display1.d
e[3] <= display:display4.e
e[2] <= display:display3.e
e[1] <= display:display2.e
e[0] <= display:display1.e
f[3] <= display:display4.f
f[2] <= display:display3.f
f[1] <= display:display2.f
f[0] <= display:display1.f
g[3] <= display:display4.g
g[2] <= display:display3.g
g[1] <= display:display2.g
g[0] <= display:display1.g


|projeto_final|saida:s|decodificador:decod|display:display1
entrada[0] => Equal0.IN3
entrada[0] => Equal1.IN3
entrada[0] => Equal2.IN2
entrada[0] => Equal3.IN3
entrada[0] => Equal4.IN2
entrada[0] => Equal5.IN3
entrada[0] => Equal6.IN1
entrada[0] => Equal7.IN3
entrada[0] => Equal8.IN2
entrada[0] => Equal9.IN3
entrada[0] => Equal10.IN1
entrada[0] => Equal11.IN3
entrada[0] => Equal12.IN1
entrada[0] => Equal13.IN3
entrada[0] => Equal14.IN0
entrada[0] => Equal15.IN3
entrada[1] => Equal0.IN2
entrada[1] => Equal1.IN2
entrada[1] => Equal2.IN3
entrada[1] => Equal3.IN2
entrada[1] => Equal4.IN1
entrada[1] => Equal5.IN1
entrada[1] => Equal6.IN3
entrada[1] => Equal7.IN2
entrada[1] => Equal8.IN1
entrada[1] => Equal9.IN1
entrada[1] => Equal10.IN3
entrada[1] => Equal11.IN2
entrada[1] => Equal12.IN0
entrada[1] => Equal13.IN0
entrada[1] => Equal14.IN3
entrada[1] => Equal15.IN2
entrada[2] => Equal0.IN1
entrada[2] => Equal1.IN1
entrada[2] => Equal2.IN1
entrada[2] => Equal3.IN1
entrada[2] => Equal4.IN3
entrada[2] => Equal5.IN2
entrada[2] => Equal6.IN2
entrada[2] => Equal7.IN1
entrada[2] => Equal8.IN0
entrada[2] => Equal9.IN0
entrada[2] => Equal10.IN0
entrada[2] => Equal11.IN0
entrada[2] => Equal12.IN3
entrada[2] => Equal13.IN2
entrada[2] => Equal14.IN2
entrada[2] => Equal15.IN1
entrada[3] => Equal0.IN0
entrada[3] => Equal1.IN0
entrada[3] => Equal2.IN0
entrada[3] => Equal3.IN0
entrada[3] => Equal4.IN0
entrada[3] => Equal5.IN0
entrada[3] => Equal6.IN0
entrada[3] => Equal7.IN0
entrada[3] => Equal8.IN3
entrada[3] => Equal9.IN2
entrada[3] => Equal10.IN2
entrada[3] => Equal11.IN1
entrada[3] => Equal12.IN2
entrada[3] => Equal13.IN1
entrada[3] => Equal14.IN1
entrada[3] => Equal15.IN0
a <= s.DB_MAX_OUTPUT_PORT_TYPE
b <= s.DB_MAX_OUTPUT_PORT_TYPE
c <= s.DB_MAX_OUTPUT_PORT_TYPE
d <= s.DB_MAX_OUTPUT_PORT_TYPE
e <= s.DB_MAX_OUTPUT_PORT_TYPE
f <= s.DB_MAX_OUTPUT_PORT_TYPE
g <= s.DB_MAX_OUTPUT_PORT_TYPE


|projeto_final|saida:s|decodificador:decod|display:display2
entrada[0] => Equal0.IN3
entrada[0] => Equal1.IN3
entrada[0] => Equal2.IN2
entrada[0] => Equal3.IN3
entrada[0] => Equal4.IN2
entrada[0] => Equal5.IN3
entrada[0] => Equal6.IN1
entrada[0] => Equal7.IN3
entrada[0] => Equal8.IN2
entrada[0] => Equal9.IN3
entrada[0] => Equal10.IN1
entrada[0] => Equal11.IN3
entrada[0] => Equal12.IN1
entrada[0] => Equal13.IN3
entrada[0] => Equal14.IN0
entrada[0] => Equal15.IN3
entrada[1] => Equal0.IN2
entrada[1] => Equal1.IN2
entrada[1] => Equal2.IN3
entrada[1] => Equal3.IN2
entrada[1] => Equal4.IN1
entrada[1] => Equal5.IN1
entrada[1] => Equal6.IN3
entrada[1] => Equal7.IN2
entrada[1] => Equal8.IN1
entrada[1] => Equal9.IN1
entrada[1] => Equal10.IN3
entrada[1] => Equal11.IN2
entrada[1] => Equal12.IN0
entrada[1] => Equal13.IN0
entrada[1] => Equal14.IN3
entrada[1] => Equal15.IN2
entrada[2] => Equal0.IN1
entrada[2] => Equal1.IN1
entrada[2] => Equal2.IN1
entrada[2] => Equal3.IN1
entrada[2] => Equal4.IN3
entrada[2] => Equal5.IN2
entrada[2] => Equal6.IN2
entrada[2] => Equal7.IN1
entrada[2] => Equal8.IN0
entrada[2] => Equal9.IN0
entrada[2] => Equal10.IN0
entrada[2] => Equal11.IN0
entrada[2] => Equal12.IN3
entrada[2] => Equal13.IN2
entrada[2] => Equal14.IN2
entrada[2] => Equal15.IN1
entrada[3] => Equal0.IN0
entrada[3] => Equal1.IN0
entrada[3] => Equal2.IN0
entrada[3] => Equal3.IN0
entrada[3] => Equal4.IN0
entrada[3] => Equal5.IN0
entrada[3] => Equal6.IN0
entrada[3] => Equal7.IN0
entrada[3] => Equal8.IN3
entrada[3] => Equal9.IN2
entrada[3] => Equal10.IN2
entrada[3] => Equal11.IN1
entrada[3] => Equal12.IN2
entrada[3] => Equal13.IN1
entrada[3] => Equal14.IN1
entrada[3] => Equal15.IN0
a <= s.DB_MAX_OUTPUT_PORT_TYPE
b <= s.DB_MAX_OUTPUT_PORT_TYPE
c <= s.DB_MAX_OUTPUT_PORT_TYPE
d <= s.DB_MAX_OUTPUT_PORT_TYPE
e <= s.DB_MAX_OUTPUT_PORT_TYPE
f <= s.DB_MAX_OUTPUT_PORT_TYPE
g <= s.DB_MAX_OUTPUT_PORT_TYPE


|projeto_final|saida:s|decodificador:decod|display:display3
entrada[0] => Equal0.IN3
entrada[0] => Equal1.IN3
entrada[0] => Equal2.IN2
entrada[0] => Equal3.IN3
entrada[0] => Equal4.IN2
entrada[0] => Equal5.IN3
entrada[0] => Equal6.IN1
entrada[0] => Equal7.IN3
entrada[0] => Equal8.IN2
entrada[0] => Equal9.IN3
entrada[0] => Equal10.IN1
entrada[0] => Equal11.IN3
entrada[0] => Equal12.IN1
entrada[0] => Equal13.IN3
entrada[0] => Equal14.IN0
entrada[0] => Equal15.IN3
entrada[1] => Equal0.IN2
entrada[1] => Equal1.IN2
entrada[1] => Equal2.IN3
entrada[1] => Equal3.IN2
entrada[1] => Equal4.IN1
entrada[1] => Equal5.IN1
entrada[1] => Equal6.IN3
entrada[1] => Equal7.IN2
entrada[1] => Equal8.IN1
entrada[1] => Equal9.IN1
entrada[1] => Equal10.IN3
entrada[1] => Equal11.IN2
entrada[1] => Equal12.IN0
entrada[1] => Equal13.IN0
entrada[1] => Equal14.IN3
entrada[1] => Equal15.IN2
entrada[2] => Equal0.IN1
entrada[2] => Equal1.IN1
entrada[2] => Equal2.IN1
entrada[2] => Equal3.IN1
entrada[2] => Equal4.IN3
entrada[2] => Equal5.IN2
entrada[2] => Equal6.IN2
entrada[2] => Equal7.IN1
entrada[2] => Equal8.IN0
entrada[2] => Equal9.IN0
entrada[2] => Equal10.IN0
entrada[2] => Equal11.IN0
entrada[2] => Equal12.IN3
entrada[2] => Equal13.IN2
entrada[2] => Equal14.IN2
entrada[2] => Equal15.IN1
entrada[3] => Equal0.IN0
entrada[3] => Equal1.IN0
entrada[3] => Equal2.IN0
entrada[3] => Equal3.IN0
entrada[3] => Equal4.IN0
entrada[3] => Equal5.IN0
entrada[3] => Equal6.IN0
entrada[3] => Equal7.IN0
entrada[3] => Equal8.IN3
entrada[3] => Equal9.IN2
entrada[3] => Equal10.IN2
entrada[3] => Equal11.IN1
entrada[3] => Equal12.IN2
entrada[3] => Equal13.IN1
entrada[3] => Equal14.IN1
entrada[3] => Equal15.IN0
a <= s.DB_MAX_OUTPUT_PORT_TYPE
b <= s.DB_MAX_OUTPUT_PORT_TYPE
c <= s.DB_MAX_OUTPUT_PORT_TYPE
d <= s.DB_MAX_OUTPUT_PORT_TYPE
e <= s.DB_MAX_OUTPUT_PORT_TYPE
f <= s.DB_MAX_OUTPUT_PORT_TYPE
g <= s.DB_MAX_OUTPUT_PORT_TYPE


|projeto_final|saida:s|decodificador:decod|display:display4
entrada[0] => Equal0.IN3
entrada[0] => Equal1.IN3
entrada[0] => Equal2.IN2
entrada[0] => Equal3.IN3
entrada[0] => Equal4.IN2
entrada[0] => Equal5.IN3
entrada[0] => Equal6.IN1
entrada[0] => Equal7.IN3
entrada[0] => Equal8.IN2
entrada[0] => Equal9.IN3
entrada[0] => Equal10.IN1
entrada[0] => Equal11.IN3
entrada[0] => Equal12.IN1
entrada[0] => Equal13.IN3
entrada[0] => Equal14.IN0
entrada[0] => Equal15.IN3
entrada[1] => Equal0.IN2
entrada[1] => Equal1.IN2
entrada[1] => Equal2.IN3
entrada[1] => Equal3.IN2
entrada[1] => Equal4.IN1
entrada[1] => Equal5.IN1
entrada[1] => Equal6.IN3
entrada[1] => Equal7.IN2
entrada[1] => Equal8.IN1
entrada[1] => Equal9.IN1
entrada[1] => Equal10.IN3
entrada[1] => Equal11.IN2
entrada[1] => Equal12.IN0
entrada[1] => Equal13.IN0
entrada[1] => Equal14.IN3
entrada[1] => Equal15.IN2
entrada[2] => Equal0.IN1
entrada[2] => Equal1.IN1
entrada[2] => Equal2.IN1
entrada[2] => Equal3.IN1
entrada[2] => Equal4.IN3
entrada[2] => Equal5.IN2
entrada[2] => Equal6.IN2
entrada[2] => Equal7.IN1
entrada[2] => Equal8.IN0
entrada[2] => Equal9.IN0
entrada[2] => Equal10.IN0
entrada[2] => Equal11.IN0
entrada[2] => Equal12.IN3
entrada[2] => Equal13.IN2
entrada[2] => Equal14.IN2
entrada[2] => Equal15.IN1
entrada[3] => Equal0.IN0
entrada[3] => Equal1.IN0
entrada[3] => Equal2.IN0
entrada[3] => Equal3.IN0
entrada[3] => Equal4.IN0
entrada[3] => Equal5.IN0
entrada[3] => Equal6.IN0
entrada[3] => Equal7.IN0
entrada[3] => Equal8.IN3
entrada[3] => Equal9.IN2
entrada[3] => Equal10.IN2
entrada[3] => Equal11.IN1
entrada[3] => Equal12.IN2
entrada[3] => Equal13.IN1
entrada[3] => Equal14.IN1
entrada[3] => Equal15.IN0
a <= s.DB_MAX_OUTPUT_PORT_TYPE
b <= s.DB_MAX_OUTPUT_PORT_TYPE
c <= s.DB_MAX_OUTPUT_PORT_TYPE
d <= s.DB_MAX_OUTPUT_PORT_TYPE
e <= s.DB_MAX_OUTPUT_PORT_TYPE
f <= s.DB_MAX_OUTPUT_PORT_TYPE
g <= s.DB_MAX_OUTPUT_PORT_TYPE


