Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate E:\Fax\IVS\IVS_projekat\Projekat_v3\workers.qsys --block-symbol-file --output-directory=E:\Fax\IVS\IVS_projekat\Projekat_v3\workers --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading Projekat_v3/workers.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 17.0]
Progress: Parameterizing module clk_0
Progress: Adding cpu_0 [altera_nios2_gen2 17.0]
Progress: Parameterizing module cpu_0
Progress: Adding cpu_1 [altera_nios2_gen2 17.0]
Progress: Parameterizing module cpu_1
Progress: Adding cpu_2 [altera_nios2_gen2 17.0]
Progress: Parameterizing module cpu_2
Progress: Adding cpu_3 [altera_nios2_gen2 17.0]
Progress: Parameterizing module cpu_3
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 17.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding jtag_uart_1 [altera_avalon_jtag_uart 17.0]
Progress: Parameterizing module jtag_uart_1
Progress: Adding jtag_uart_2 [altera_avalon_jtag_uart 17.0]
Progress: Parameterizing module jtag_uart_2
Progress: Adding jtag_uart_3 [altera_avalon_jtag_uart 17.0]
Progress: Parameterizing module jtag_uart_3
Progress: Adding workers_data_out [altera_avalon_mm_bridge 17.0]
Progress: Parameterizing module workers_data_out
Progress: Adding workers_inst_out [altera_avalon_mm_bridge 17.0]
Progress: Parameterizing module workers_inst_out
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: workers.clk_0: The input clock frequency must be known or set by the parent if this is a subsystem.
Warning: workers.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: workers.jtag_uart_1: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: workers.jtag_uart_2: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: workers.jtag_uart_3: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate E:\Fax\IVS\IVS_projekat\Projekat_v3\workers.qsys --synthesis=VHDL --output-directory=E:\Fax\IVS\IVS_projekat\Projekat_v3\workers\synthesis --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading Projekat_v3/workers.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 17.0]
Progress: Parameterizing module clk_0
Progress: Adding cpu_0 [altera_nios2_gen2 17.0]
Progress: Parameterizing module cpu_0
Progress: Adding cpu_1 [altera_nios2_gen2 17.0]
Progress: Parameterizing module cpu_1
Progress: Adding cpu_2 [altera_nios2_gen2 17.0]
Progress: Parameterizing module cpu_2
Progress: Adding cpu_3 [altera_nios2_gen2 17.0]
Progress: Parameterizing module cpu_3
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 17.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding jtag_uart_1 [altera_avalon_jtag_uart 17.0]
Progress: Parameterizing module jtag_uart_1
Progress: Adding jtag_uart_2 [altera_avalon_jtag_uart 17.0]
Progress: Parameterizing module jtag_uart_2
Progress: Adding jtag_uart_3 [altera_avalon_jtag_uart 17.0]
Progress: Parameterizing module jtag_uart_3
Progress: Adding workers_data_out [altera_avalon_mm_bridge 17.0]
Progress: Parameterizing module workers_data_out
Progress: Adding workers_inst_out [altera_avalon_mm_bridge 17.0]
Progress: Parameterizing module workers_inst_out
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: workers.clk_0: The input clock frequency must be known or set by the parent if this is a subsystem.
Warning: workers.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: workers.jtag_uart_1: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: workers.jtag_uart_2: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: workers.jtag_uart_3: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: workers: Generating workers "workers" for QUARTUS_SYNTH
Info: cpu_0: "workers" instantiated altera_nios2_gen2 "cpu_0"
Info: cpu_1: "workers" instantiated altera_nios2_gen2 "cpu_1"
Info: cpu_2: "workers" instantiated altera_nios2_gen2 "cpu_2"
Info: cpu_3: "workers" instantiated altera_nios2_gen2 "cpu_3"
Info: jtag_uart_0: Starting RTL generation for module 'workers_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=workers_jtag_uart_0 --dir=C:/Users/Ivana-LT/AppData/Local/Temp/alt7569_4193002980795076635.dir/0002_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/Ivana-LT/AppData/Local/Temp/alt7569_4193002980795076635.dir/0002_jtag_uart_0_gen//workers_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'workers_jtag_uart_0'
Info: jtag_uart_0: "workers" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: workers_data_out: "workers" instantiated altera_avalon_mm_bridge "workers_data_out"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "workers" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "workers" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "workers" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'workers_cpu_0_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/17.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=workers_cpu_0_cpu --dir=C:/Users/Ivana-LT/AppData/Local/Temp/alt7569_4193002980795076635.dir/0006_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.0/quartus/bin64/ --verilog --config=C:/Users/Ivana-LT/AppData/Local/Temp/alt7569_4193002980795076635.dir/0006_cpu_gen//workers_cpu_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2018.02.07 08:44:23 (*) Starting Nios II generation
Info: cpu: # 2018.02.07 08:44:23 (*)   Checking for plaintext license.
Info: cpu: # 2018.02.07 08:44:25 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.0/quartus/bin64/
Info: cpu: # 2018.02.07 08:44:25 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2018.02.07 08:44:25 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2018.02.07 08:44:25 (*)   Plaintext license not found.
Info: cpu: # 2018.02.07 08:44:25 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2018.02.07 08:44:27 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.0/quartus/bin64/
Info: cpu: # 2018.02.07 08:44:27 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2018.02.07 08:44:27 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2018.02.07 08:44:27 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2018.02.07 08:44:27 (*)   Elaborating CPU configuration settings
Info: cpu: # 2018.02.07 08:44:27 (*)   Creating all objects for CPU
Info: cpu: # 2018.02.07 08:44:27 (*)     Testbench
Info: cpu: # 2018.02.07 08:44:27 (*)     Instruction decoding
Info: cpu: # 2018.02.07 08:44:27 (*)       Instruction fields
Info: cpu: # 2018.02.07 08:44:28 (*)       Instruction decodes
Info: cpu: # 2018.02.07 08:44:29 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2018.02.07 08:44:29 (*)       Instruction controls
Info: cpu: # 2018.02.07 08:44:29 (*)     Pipeline frontend
Info: cpu: # 2018.02.07 08:44:30 (*)     Pipeline backend
Info: cpu: # 2018.02.07 08:44:37 (*)   Generating RTL from CPU objects
Info: cpu: # 2018.02.07 08:44:41 (*)   Creating encrypted RTL
Info: cpu: # 2018.02.07 08:44:43 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'workers_cpu_0_cpu'
Info: cpu: "cpu_0" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu: Starting RTL generation for module 'workers_cpu_1_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/17.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=workers_cpu_1_cpu --dir=C:/Users/Ivana-LT/AppData/Local/Temp/alt7569_4193002980795076635.dir/0007_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.0/quartus/bin64/ --verilog --config=C:/Users/Ivana-LT/AppData/Local/Temp/alt7569_4193002980795076635.dir/0007_cpu_gen//workers_cpu_1_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2018.02.07 08:44:45 (*) Starting Nios II generation
Info: cpu: # 2018.02.07 08:44:45 (*)   Checking for plaintext license.
Info: cpu: # 2018.02.07 08:44:46 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.0/quartus/bin64/
Info: cpu: # 2018.02.07 08:44:46 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2018.02.07 08:44:46 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2018.02.07 08:44:46 (*)   Plaintext license not found.
Info: cpu: # 2018.02.07 08:44:46 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2018.02.07 08:44:48 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.0/quartus/bin64/
Info: cpu: # 2018.02.07 08:44:48 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2018.02.07 08:44:48 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2018.02.07 08:44:48 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2018.02.07 08:44:48 (*)   Elaborating CPU configuration settings
Info: cpu: # 2018.02.07 08:44:48 (*)   Creating all objects for CPU
Info: cpu: # 2018.02.07 08:44:48 (*)     Testbench
Info: cpu: # 2018.02.07 08:44:49 (*)     Instruction decoding
Info: cpu: # 2018.02.07 08:44:49 (*)       Instruction fields
Info: cpu: # 2018.02.07 08:44:49 (*)       Instruction decodes
Info: cpu: # 2018.02.07 08:44:50 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2018.02.07 08:44:50 (*)       Instruction controls
Info: cpu: # 2018.02.07 08:44:50 (*)     Pipeline frontend
Info: cpu: # 2018.02.07 08:44:51 (*)     Pipeline backend
Info: cpu: # 2018.02.07 08:44:57 (*)   Generating RTL from CPU objects
Info: cpu: # 2018.02.07 08:45:02 (*)   Creating encrypted RTL
Info: cpu: # 2018.02.07 08:45:04 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'workers_cpu_1_cpu'
Info: cpu: "cpu_1" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu: Starting RTL generation for module 'workers_cpu_2_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/17.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=workers_cpu_2_cpu --dir=C:/Users/Ivana-LT/AppData/Local/Temp/alt7569_4193002980795076635.dir/0008_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.0/quartus/bin64/ --verilog --config=C:/Users/Ivana-LT/AppData/Local/Temp/alt7569_4193002980795076635.dir/0008_cpu_gen//workers_cpu_2_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2018.02.07 08:45:06 (*) Starting Nios II generation
Info: cpu: # 2018.02.07 08:45:06 (*)   Checking for plaintext license.
Info: cpu: # 2018.02.07 08:45:07 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.0/quartus/bin64/
Info: cpu: # 2018.02.07 08:45:07 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2018.02.07 08:45:07 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2018.02.07 08:45:07 (*)   Plaintext license not found.
Info: cpu: # 2018.02.07 08:45:07 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2018.02.07 08:45:09 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.0/quartus/bin64/
Info: cpu: # 2018.02.07 08:45:09 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2018.02.07 08:45:09 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2018.02.07 08:45:09 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2018.02.07 08:45:09 (*)   Elaborating CPU configuration settings
Info: cpu: # 2018.02.07 08:45:09 (*)   Creating all objects for CPU
Info: cpu: # 2018.02.07 08:45:09 (*)     Testbench
Info: cpu: # 2018.02.07 08:45:09 (*)     Instruction decoding
Info: cpu: # 2018.02.07 08:45:09 (*)       Instruction fields
Info: cpu: # 2018.02.07 08:45:10 (*)       Instruction decodes
Info: cpu: # 2018.02.07 08:45:11 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2018.02.07 08:45:11 (*)       Instruction controls
Info: cpu: # 2018.02.07 08:45:11 (*)     Pipeline frontend
Info: cpu: # 2018.02.07 08:45:12 (*)     Pipeline backend
Info: cpu: # 2018.02.07 08:45:18 (*)   Generating RTL from CPU objects
Info: cpu: # 2018.02.07 08:45:23 (*)   Creating encrypted RTL
Info: cpu: # 2018.02.07 08:45:25 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'workers_cpu_2_cpu'
Info: cpu: "cpu_2" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu: Starting RTL generation for module 'workers_cpu_3_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/17.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=workers_cpu_3_cpu --dir=C:/Users/Ivana-LT/AppData/Local/Temp/alt7569_4193002980795076635.dir/0009_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.0/quartus/bin64/ --verilog --config=C:/Users/Ivana-LT/AppData/Local/Temp/alt7569_4193002980795076635.dir/0009_cpu_gen//workers_cpu_3_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2018.02.07 08:45:27 (*) Starting Nios II generation
Info: cpu: # 2018.02.07 08:45:27 (*)   Checking for plaintext license.
Info: cpu: # 2018.02.07 08:45:28 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.0/quartus/bin64/
Info: cpu: # 2018.02.07 08:45:28 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2018.02.07 08:45:28 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2018.02.07 08:45:28 (*)   Plaintext license not found.
Info: cpu: # 2018.02.07 08:45:28 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2018.02.07 08:45:30 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.0/quartus/bin64/
Info: cpu: # 2018.02.07 08:45:30 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2018.02.07 08:45:30 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2018.02.07 08:45:30 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2018.02.07 08:45:30 (*)   Elaborating CPU configuration settings
Info: cpu: # 2018.02.07 08:45:30 (*)   Creating all objects for CPU
Info: cpu: # 2018.02.07 08:45:30 (*)     Testbench
Info: cpu: # 2018.02.07 08:45:30 (*)     Instruction decoding
Info: cpu: # 2018.02.07 08:45:30 (*)       Instruction fields
Info: cpu: # 2018.02.07 08:45:30 (*)       Instruction decodes
Info: cpu: # 2018.02.07 08:45:32 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2018.02.07 08:45:32 (*)       Instruction controls
Info: cpu: # 2018.02.07 08:45:32 (*)     Pipeline frontend
Info: cpu: # 2018.02.07 08:45:32 (*)     Pipeline backend
Info: cpu: # 2018.02.07 08:45:39 (*)   Generating RTL from CPU objects
Info: cpu: # 2018.02.07 08:45:44 (*)   Creating encrypted RTL
Info: cpu: # 2018.02.07 08:45:46 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'workers_cpu_3_cpu'
Info: cpu: "cpu_3" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: cpu_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: router_007: "mm_interconnect_0" instantiated altera_merlin_router "router_007"
Info: router_008: "mm_interconnect_0" instantiated altera_merlin_router "router_008"
Info: router_010: "mm_interconnect_0" instantiated altera_merlin_router "router_010"
Info: router_011: "mm_interconnect_0" instantiated altera_merlin_router "router_011"
Info: router_012: "mm_interconnect_0" instantiated altera_merlin_router "router_012"
Info: router_014: "mm_interconnect_0" instantiated altera_merlin_router "router_014"
Info: router_016: "mm_interconnect_0" instantiated altera_merlin_router "router_016"
Info: cpu_0_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "cpu_0_data_master_limiter"
Info: Reusing file E:/Fax/IVS/IVS_projekat/Projekat_v3/workers/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file E:/Fax/IVS/IVS_projekat/Projekat_v3/workers/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file E:/Fax/IVS/IVS_projekat/Projekat_v3/workers/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: workers: Done "workers" with 42 modules, 100 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
