*****************************************************************

  Device    [DRM]

  Author    []

  Abstract  [The Grid Device DRM]

  Revision History: 2016/06/28

   lower half of DRM

********************************************************************************/
gate
device devDRM1 : device DRM
{
    parameter
    (
        config string  CP_GRS_DIS_1 = "FALSE",
        config int     CP_DATA_WIDTH_A_1 = 18,
        config int     CP_DATA_WIDTH_B_1 = 18,
        config string  CP_WRITE_MODE_A_1 = "NORMAL_WRITE",
        config string  CP_WRITE_MODE_B_1 = "NORMAL_WRITE",
        config string  CP_OUTPUT_REG_A_1 = "ENABLE",
        config string  CP_OUTPUT_REG_B_1 = "ENABLE",
        config string  CP_RESET_TYPE_1 = "SYNC_RESET",
        config string  CP_CLKA_OR_POL_INV_1 = "FALSE",
        config string  CP_CLKB_OR_POL_INV_1 = "FALSE",
        config bit CP_INIT_20[287:0]     = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_21[287:0]     = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_22[287:0]     = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_23[287:0]     = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_24[287:0]     = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_25[287:0]     = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_26[287:0]     = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_27[287:0]     = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_28[287:0]     = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_29[287:0]     = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_2A[287:0]     = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_2B[287:0]     = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_2C[287:0]     = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_2D[287:0]     = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_2E[287:0]     = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_2F[287:0]     = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_30[287:0]     = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_31[287:0]     = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_32[287:0]     = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_33[287:0]     = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_34[287:0]     = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_35[287:0]     = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_36[287:0]     = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_37[287:0]     = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_38[287:0]     = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_39[287:0]     = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_3A[287:0]     = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_3B[287:0]     = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_3C[287:0]     = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_3D[287:0]     = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_3E[287:0]     = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_3F[287:0]     = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_1F[287:0]     = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config string  CP_DRM_18K       := "FALSE",
        config string  CP_FIFO_EN       := "FALSE",
        //config string  CP_DRM_EN_0    := "FALSE",
        config bit     CP_MASK[1:1]      = {1'b0},
        config string  CP_DRM_EN_1      := "TRUE",
        
        config string  CP_PICEA_1 = "FALSE",
        config string  CP_PICEB_1 = "FALSE",
        config string  CP_PIWEA_1 = "FALSE",
        config string  CP_PIWEB_1 = "FALSE",
        config string  CP_PIOCEA_1 = "FALSE",
        config string  CP_PIOCEB_1 = "FALSE",
        config string  CP_PICLKA_1 = "FALSE",
        config string  CP_PICLKB_1 = "FALSE",
        config string  CP_PIRSTA_1 = "FALSE",
        config string  CP_PIRSTB_1 = "FALSE"
    );
    port
    (
        
        input    ADA1[12:0]  = 13'b1111111111111,
        input    ADSA[1:1]     = 1'b1,
        input    DA1[17:0]   = 18'b111111111111111111,
        input    WEA[1:1]      = 1'b1,
        input    CLKA[1:1]     = 1'b1,
        input    CEA[1:1]      = 1'b1,
        input    OCEA[1:1]     = 1'b1,
        input    RSTA[1:1]     = 1'b1,
        input    ADB1[12:0]  = 13'b1111111111111,
        input    ADSB[1:1]     = 1'b1,
        input    DB1[17:0]   = 18'b111111111111111111,
        input    WEB[1:1]      = 1'b1,
        input    CLKB[1:1]     = 1'b1,
        input    CEB[1:1]      = 1'b1,
        input    OCEB[1:1]     = 1'b1,
        input    RSTB[1:1]     = 1'b1,
        output   QA1[17:0],
        output   QB1[17:0]
    );

};// end of device DRM

/*******************************************************************************

  Device    [DRM]

  Author    [yqtan]

  Abstract  [The structure netlist of DRM is described in the similar fashion
             as in HDL. In unit instantiation statement, the formal pin may be
             connected to net which is declared explicitly.

             In Valence, the connection can also be made from formal pin to other
             pin or port, in which case Valence compiler shall create the net to
             fulfil the connection. The built-in naming convention is kicked in
             to name the automatically created net. However, the objects (net, instance)
             of this netlist are going to mapped from schematic. The compiler-generated
             names cause trouble for the mapping. Therefore, all wires are declared
             explicitly in the following description]

  Revision History:

********************************************************************************/
structure netlist of devDRM1
{
   device DRM_INST DRM9B ;
};
