#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/va_math.vpi";
S_0x555587d530 .scope module, "SingleCycleProcTest_v" "SingleCycleProcTest_v" 2 7;
 .timescale -9 -12;
v0x555590c3e0_0 .var "CLK", 0 0;
v0x555590c4a0_0 .net "MemtoRegOut", 63 0, L_0x555591e110;  1 drivers
v0x555590c5b0_0 .var "Reset_L", 0 0;
v0x555590c650_0 .net "currentPC", 63 0, v0x555590b210_0;  1 drivers
v0x555590c6f0_0 .var "passed", 7 0;
v0x555590c800_0 .var "startPC", 63 0;
v0x555590c8c0_0 .var "watchdog", 15 0;
E_0x55558428b0 .event edge, v0x555590c8c0_0;
S_0x555587d6c0 .scope task, "allPassed" "allPassed" 2 26, 2 26 0, S_0x555587d530;
 .timescale -9 -12;
v0x55558e6240_0 .var "numTests", 7 0;
v0x55558e67a0_0 .var "passed", 7 0;
TD_SingleCycleProcTest_v.allPassed ;
    %load/vec4 v0x55558e67a0_0;
    %load/vec4 v0x55558e6240_0;
    %cmp/e;
    %jmp/0xz  T_0.0, 4;
    %vpi_call 2 30 "$display", "All tests passed" {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 31 "$display", "Some tests failed: %d of %d passed", v0x55558e67a0_0, v0x55558e6240_0 {0 0 0};
T_0.1 ;
    %end;
S_0x5555905470 .scope task, "passTest" "passTest" 2 17, 2 17 0, S_0x555587d530;
 .timescale -9 -12;
v0x55558e6990_0 .var "actualOut", 63 0;
v0x55558e88a0_0 .var "expectedOut", 63 0;
v0x55558e8a60_0 .var "passed", 7 0;
v0x55558e48c0_0 .var "testType", 256 0;
TD_SingleCycleProcTest_v.passTest ;
    %load/vec4 v0x55558e6990_0;
    %load/vec4 v0x55558e88a0_0;
    %cmp/e;
    %jmp/0xz  T_1.2, 4;
    %vpi_call 2 22 "$display", "%s passed", v0x55558e48c0_0 {0 0 0};
    %load/vec4 v0x55558e8a60_0;
    %addi 1, 0, 8;
    %store/vec4 v0x55558e8a60_0, 0, 8;
    %jmp T_1.3;
T_1.2 ;
    %vpi_call 2 23 "$display", "%s failed: 0x%x should be 0x%x", v0x55558e48c0_0, v0x55558e6990_0, v0x55558e88a0_0 {0 0 0};
T_1.3 ;
    %end;
S_0x5555905750 .scope module, "uut" "singlecycle" 2 46, 3 3 0, S_0x555587d530;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "resetl";
    .port_info 1 /INPUT 64 "startpc";
    .port_info 2 /OUTPUT 64 "currentpc";
    .port_info 3 /OUTPUT 64 "MemtoRegOut";
    .port_info 4 /INPUT 1 "CLK";
v0x555590a9a0_0 .net "CLK", 0 0, v0x555590c3e0_0;  1 drivers
v0x555590aa60_0 .net "MemtoRegOut", 63 0, L_0x555591e110;  alias, 1 drivers
v0x555590ab20_0 .net *"_ivl_5", 4 0, L_0x555590cbd0;  1 drivers
v0x555590abf0_0 .net *"_ivl_7", 4 0, L_0x555590cc70;  1 drivers
v0x555590acd0_0 .net "aluctrl", 3 0, v0x5555906980_0;  1 drivers
v0x555590ae30_0 .net "aluout", 63 0, v0x5555906410_0;  1 drivers
v0x555590af40_0 .net "alusrc", 0 0, v0x5555906a90_0;  1 drivers
v0x555590afe0_0 .net "branch", 0 0, v0x5555906b30_0;  1 drivers
v0x555590b0d0_0 .net "chosenALU", 63 0, L_0x555591dee0;  1 drivers
v0x555590b170_0 .net "chosenMD", 63 0, v0x5555907de0_0;  1 drivers
v0x555590b210_0 .var "currentpc", 63 0;
v0x555590b2b0_0 .net "extimm", 63 0, v0x5555905d80_0;  1 drivers
v0x555590b3c0_0 .net "instruction", 31 0, v0x55559085c0_0;  1 drivers
v0x555590b480_0 .net "mem2reg", 0 0, v0x5555906c00_0;  1 drivers
v0x555590b520_0 .net "memread", 0 0, v0x5555906cc0_0;  1 drivers
v0x555590b610_0 .net "memwrite", 0 0, v0x5555906dd0_0;  1 drivers
v0x555590b700_0 .net "nextpc", 63 0, v0x5555908cf0_0;  1 drivers
v0x555590b8b0_0 .net "opcode", 10 0, L_0x555590ced0;  1 drivers
v0x555590b950_0 .net "rd", 4 0, L_0x555590c980;  1 drivers
v0x555590b9f0_0 .net "reg2loc", 0 0, v0x5555906f70_0;  1 drivers
v0x555590bac0_0 .net "regoutA", 63 0, L_0x555591d4c0;  1 drivers
v0x555590bbb0_0 .net "regoutB", 63 0, L_0x555591dca0;  1 drivers
v0x555590bca0_0 .net "regwrite", 0 0, v0x5555907030_0;  1 drivers
v0x555590bd90_0 .net "resetl", 0 0, v0x555590c5b0_0;  1 drivers
v0x555590be30_0 .net "rm", 4 0, L_0x555590cae0;  1 drivers
v0x555590bef0_0 .net "rn", 4 0, L_0x555590cd40;  1 drivers
v0x555590bf90_0 .net "signop", 2 0, v0x55559070f0_0;  1 drivers
v0x555590c080_0 .net "startpc", 63 0, v0x555590c800_0;  1 drivers
v0x555590c160_0 .net "uncond_branch", 0 0, v0x55559071b0_0;  1 drivers
v0x555590c250_0 .net "zero", 0 0, L_0x555591e070;  1 drivers
L_0x555590c980 .part v0x55559085c0_0, 0, 5;
L_0x555590cae0 .part v0x55559085c0_0, 5, 5;
L_0x555590cbd0 .part v0x55559085c0_0, 0, 5;
L_0x555590cc70 .part v0x55559085c0_0, 16, 5;
L_0x555590cd40 .functor MUXZ 5, L_0x555590cc70, L_0x555590cbd0, v0x5555906f70_0, C4<>;
L_0x555590ced0 .part v0x55559085c0_0, 21, 11;
L_0x555590d000 .part v0x55559085c0_0, 0, 26;
L_0x555591dee0 .functor MUXZ 64, L_0x555591dca0, v0x5555905d80_0, v0x5555906a90_0, C4<>;
L_0x555591e110 .functor MUXZ 64, v0x5555906410_0, v0x5555907de0_0, v0x5555906c00_0, C4<>;
S_0x55559059b0 .scope module, "SignExtender" "SignExtender" 3 91, 4 3 0, S_0x5555905750;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "OutBus";
    .port_info 1 /INPUT 26 "Imm26";
    .port_info 2 /INPUT 3 "Ctrl";
v0x55558e1160_0 .net "Ctrl", 2 0, v0x55559070f0_0;  alias, 1 drivers
v0x5555905ca0_0 .net "Imm26", 25 0, L_0x555590d000;  1 drivers
v0x5555905d80_0 .var "OutBus", 63 0;
E_0x555587a120 .event edge, v0x5555905ca0_0, v0x55558e1160_0;
S_0x5555905ec0 .scope module, "alu" "ALU" 3 110, 5 10 0, S_0x5555905750;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "BusW";
    .port_info 1 /INPUT 64 "BusA";
    .port_info 2 /INPUT 64 "BusB";
    .port_info 3 /INPUT 4 "ALUCtrl";
    .port_info 4 /OUTPUT 1 "Zero";
v0x5555906140_0 .net "ALUCtrl", 3 0, v0x5555906980_0;  alias, 1 drivers
v0x5555906240_0 .net "BusA", 63 0, L_0x555591d4c0;  alias, 1 drivers
v0x5555906320_0 .net "BusB", 63 0, L_0x555591dee0;  alias, 1 drivers
v0x5555906410_0 .var "BusW", 63 0;
v0x55559064f0_0 .net "Zero", 0 0, L_0x555591e070;  alias, 1 drivers
L_0x7ff7ad0258 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555906600_0 .net/2u *"_ivl_0", 63 0, L_0x7ff7ad0258;  1 drivers
E_0x55558426c0 .event edge, v0x5555906320_0, v0x5555906240_0, v0x5555906140_0;
L_0x555591e070 .cmp/eq 64, v0x5555906410_0, L_0x7ff7ad0258;
S_0x5555906780 .scope module, "control" "control" 3 72, 6 19 0, S_0x5555905750;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "reg2loc";
    .port_info 1 /OUTPUT 1 "alusrc";
    .port_info 2 /OUTPUT 1 "mem2reg";
    .port_info 3 /OUTPUT 1 "regwrite";
    .port_info 4 /OUTPUT 1 "memread";
    .port_info 5 /OUTPUT 1 "memwrite";
    .port_info 6 /OUTPUT 1 "branch";
    .port_info 7 /OUTPUT 1 "uncond_branch";
    .port_info 8 /OUTPUT 4 "aluop";
    .port_info 9 /OUTPUT 3 "signop";
    .port_info 10 /INPUT 11 "opcode";
v0x5555906980_0 .var "aluop", 3 0;
v0x5555906a90_0 .var "alusrc", 0 0;
v0x5555906b30_0 .var "branch", 0 0;
v0x5555906c00_0 .var "mem2reg", 0 0;
v0x5555906cc0_0 .var "memread", 0 0;
v0x5555906dd0_0 .var "memwrite", 0 0;
v0x5555906e90_0 .net "opcode", 10 0, L_0x555590ced0;  alias, 1 drivers
v0x5555906f70_0 .var "reg2loc", 0 0;
v0x5555907030_0 .var "regwrite", 0 0;
v0x55559070f0_0 .var "signop", 2 0;
v0x55559071b0_0 .var "uncond_branch", 0 0;
E_0x555587a4f0 .event edge, v0x5555906e90_0;
S_0x5555907410 .scope module, "datamemory" "DataMemory" 3 127, 7 6 0, S_0x5555905750;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "ReadData";
    .port_info 1 /INPUT 64 "Address";
    .port_info 2 /INPUT 64 "WriteData";
    .port_info 3 /INPUT 1 "MemoryRead";
    .port_info 4 /INPUT 1 "MemoryWrite";
    .port_info 5 /INPUT 1 "Clock";
v0x5555907a60_0 .net "Address", 63 0, v0x5555906410_0;  alias, 1 drivers
v0x5555907b70_0 .net "Clock", 0 0, v0x555590c3e0_0;  alias, 1 drivers
v0x5555907c10_0 .net "MemoryRead", 0 0, v0x5555906cc0_0;  alias, 1 drivers
v0x5555907d10_0 .net "MemoryWrite", 0 0, v0x5555906dd0_0;  alias, 1 drivers
v0x5555907de0_0 .var "ReadData", 63 0;
v0x5555907ed0_0 .net "WriteData", 63 0, L_0x555591dca0;  alias, 1 drivers
v0x5555907f90 .array "memBank", 0 1023, 7 0;
E_0x55558ea780 .event posedge, v0x5555907b70_0;
S_0x5555907680 .scope task, "initset" "initset" 7 17, 7 17 0, S_0x5555907410;
 .timescale -9 -12;
v0x5555907880_0 .var "addr", 63 0;
v0x5555907980_0 .var "data", 63 0;
TD_SingleCycleProcTest_v.uut.datamemory.initset ;
    %load/vec4 v0x5555907980_0;
    %parti/s 8, 56, 7;
    %ix/getv 4, v0x5555907880_0;
    %store/vec4a v0x5555907f90, 4, 0;
    %load/vec4 v0x5555907980_0;
    %parti/s 8, 48, 7;
    %load/vec4 v0x5555907880_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x5555907f90, 4, 0;
    %load/vec4 v0x5555907980_0;
    %parti/s 8, 40, 7;
    %load/vec4 v0x5555907880_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x5555907f90, 4, 0;
    %load/vec4 v0x5555907980_0;
    %parti/s 8, 32, 7;
    %load/vec4 v0x5555907880_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x5555907f90, 4, 0;
    %load/vec4 v0x5555907980_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x5555907880_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x5555907f90, 4, 0;
    %load/vec4 v0x5555907980_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x5555907880_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x5555907f90, 4, 0;
    %load/vec4 v0x5555907980_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x5555907880_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x5555907f90, 4, 0;
    %load/vec4 v0x5555907980_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x5555907880_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x5555907f90, 4, 0;
    %end;
S_0x5555908150 .scope module, "imem" "InstructionMemory" 3 67, 8 8 0, S_0x5555905750;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "Data";
    .port_info 1 /INPUT 64 "Address";
P_0x55558e5820 .param/l "MemSize" 0 8 10, +C4<00000000000000000000000000101000>;
P_0x55558e5860 .param/l "T_rd" 0 8 9, +C4<00000000000000000000000000010100>;
v0x55559084c0_0 .net "Address", 63 0, v0x555590b210_0;  alias, 1 drivers
v0x55559085c0_0 .var "Data", 31 0;
E_0x5555908440 .event edge, v0x55559084c0_0;
S_0x5555908700 .scope module, "nplogic" "NextPClogic" 3 118, 9 3 0, S_0x5555905750;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "NextPC";
    .port_info 1 /INPUT 64 "CurrentPC";
    .port_info 2 /INPUT 64 "SignExtImm64";
    .port_info 3 /INPUT 1 "Branch";
    .port_info 4 /INPUT 1 "ALUZero";
    .port_info 5 /INPUT 1 "Uncondbranch";
v0x5555908a30_0 .net "ALUZero", 0 0, L_0x555591e070;  alias, 1 drivers
v0x5555908b20_0 .net "Branch", 0 0, v0x5555906b30_0;  alias, 1 drivers
v0x5555908bf0_0 .net "CurrentPC", 63 0, v0x555590b210_0;  alias, 1 drivers
v0x5555908cf0_0 .var "NextPC", 63 0;
v0x5555908d90_0 .net "SignExtImm64", 63 0, v0x5555905d80_0;  alias, 1 drivers
v0x5555908e80_0 .net "Uncondbranch", 0 0, v0x55559071b0_0;  alias, 1 drivers
E_0x55559089c0/0 .event edge, v0x55559071b0_0, v0x55559084c0_0, v0x5555905d80_0, v0x5555906b30_0;
E_0x55559089c0/1 .event edge, v0x55559064f0_0;
E_0x55559089c0 .event/or E_0x55559089c0/0, E_0x55559089c0/1;
S_0x5555909010 .scope module, "regfile" "RegisterFile" 3 97, 10 3 0, S_0x5555905750;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "BusA";
    .port_info 1 /OUTPUT 64 "BusB";
    .port_info 2 /INPUT 64 "BusW";
    .port_info 3 /INPUT 5 "RW";
    .port_info 4 /INPUT 5 "RA";
    .port_info 5 /INPUT 5 "RB";
    .port_info 6 /INPUT 1 "RegWr";
    .port_info 7 /INPUT 1 "Clk";
v0x5555909350_0 .net "BusA", 63 0, L_0x555591d4c0;  alias, 1 drivers
v0x5555909460_0 .net "BusB", 63 0, L_0x555591dca0;  alias, 1 drivers
v0x5555909530_0 .net "BusW", 63 0, L_0x555591e110;  alias, 1 drivers
v0x5555909600_0 .net "Clk", 0 0, v0x555590c3e0_0;  alias, 1 drivers
v0x55559096d0_0 .net "RA", 4 0, L_0x555590cae0;  alias, 1 drivers
v0x55559097e0_0 .net "RB", 4 0, L_0x555590cd40;  alias, 1 drivers
v0x55559098c0_0 .net "RW", 4 0, L_0x555590c980;  alias, 1 drivers
v0x55559099a0_0 .net "RegWr", 0 0, v0x5555907030_0;  alias, 1 drivers
v0x5555909a40_0 .net *"_ivl_0", 31 0, L_0x555590d0a0;  1 drivers
v0x5555909b00_0 .net *"_ivl_10", 63 0, L_0x555591d330;  1 drivers
v0x5555909be0_0 .net *"_ivl_12", 6 0, L_0x555591d3d0;  1 drivers
L_0x7ff7ad00f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5555909cc0_0 .net *"_ivl_15", 1 0, L_0x7ff7ad00f0;  1 drivers
v0x5555909da0_0 .net *"_ivl_18", 31 0, L_0x555591d800;  1 drivers
L_0x7ff7ad0138 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555909e80_0 .net *"_ivl_21", 26 0, L_0x7ff7ad0138;  1 drivers
L_0x7ff7ad0180 .functor BUFT 1, C4<00000000000000000000000000011111>, C4<0>, C4<0>, C4<0>;
v0x5555909f60_0 .net/2u *"_ivl_22", 31 0, L_0x7ff7ad0180;  1 drivers
v0x555590a040_0 .net *"_ivl_24", 0 0, L_0x555591d980;  1 drivers
L_0x7ff7ad01c8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555590a100_0 .net/2u *"_ivl_26", 63 0, L_0x7ff7ad01c8;  1 drivers
v0x555590a1e0_0 .net *"_ivl_28", 63 0, L_0x555591dac0;  1 drivers
L_0x7ff7ad0018 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555590a2c0_0 .net *"_ivl_3", 26 0, L_0x7ff7ad0018;  1 drivers
v0x555590a3a0_0 .net *"_ivl_30", 6 0, L_0x555591dbb0;  1 drivers
L_0x7ff7ad0210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555590a480_0 .net *"_ivl_33", 1 0, L_0x7ff7ad0210;  1 drivers
L_0x7ff7ad0060 .functor BUFT 1, C4<00000000000000000000000000011111>, C4<0>, C4<0>, C4<0>;
v0x555590a560_0 .net/2u *"_ivl_4", 31 0, L_0x7ff7ad0060;  1 drivers
v0x555590a640_0 .net *"_ivl_6", 0 0, L_0x555591d1a0;  1 drivers
L_0x7ff7ad00a8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555590a700_0 .net/2u *"_ivl_8", 63 0, L_0x7ff7ad00a8;  1 drivers
v0x555590a7e0 .array "registers", 0 31, 63 0;
E_0x55559088e0 .event negedge, v0x5555907b70_0;
L_0x555590d0a0 .concat [ 5 27 0 0], L_0x555590cae0, L_0x7ff7ad0018;
L_0x555591d1a0 .cmp/eq 32, L_0x555590d0a0, L_0x7ff7ad0060;
L_0x555591d330 .array/port v0x555590a7e0, L_0x555591d3d0;
L_0x555591d3d0 .concat [ 5 2 0 0], L_0x555590cae0, L_0x7ff7ad00f0;
L_0x555591d4c0 .delay 64 (2000,2000,2000) L_0x555591d4c0/d;
L_0x555591d4c0/d .functor MUXZ 64, L_0x555591d330, L_0x7ff7ad00a8, L_0x555591d1a0, C4<>;
L_0x555591d800 .concat [ 5 27 0 0], L_0x555590cd40, L_0x7ff7ad0138;
L_0x555591d980 .cmp/eq 32, L_0x555591d800, L_0x7ff7ad0180;
L_0x555591dac0 .array/port v0x555590a7e0, L_0x555591dbb0;
L_0x555591dbb0 .concat [ 5 2 0 0], L_0x555590cd40, L_0x7ff7ad0210;
L_0x555591dca0 .delay 64 (2000,2000,2000) L_0x555591dca0/d;
L_0x555591dca0/d .functor MUXZ 64, L_0x555591dac0, L_0x7ff7ad01c8, L_0x555591d980, C4<>;
    .scope S_0x5555908150;
T_3 ;
    %wait E_0x5555908440;
    %load/vec4 v0x55559084c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 64;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 64;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 64;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 64;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 64;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 64;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 64;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 64;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 64;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 64;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 64;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 64;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 64;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 64;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 64;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 60, 0, 64;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 64;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 68, 0, 64;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 72, 0, 64;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 76, 0, 64;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 80, 0, 64;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 84, 0, 64;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 88, 0, 64;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 92, 0, 64;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x55559085c0_0, 0, 32;
    %jmp T_3.25;
T_3.0 ;
    %pushi/vec4 4164944873, 0, 32;
    %store/vec4 v0x55559085c0_0, 0, 32;
    %jmp T_3.25;
T_3.1 ;
    %pushi/vec4 4164977642, 0, 32;
    %store/vec4 v0x55559085c0_0, 0, 32;
    %jmp T_3.25;
T_3.2 ;
    %pushi/vec4 4165010411, 0, 32;
    %store/vec4 v0x55559085c0_0, 0, 32;
    %jmp T_3.25;
T_3.3 ;
    %pushi/vec4 4165043180, 0, 32;
    %store/vec4 v0x55559085c0_0, 0, 32;
    %jmp T_3.25;
T_3.4 ;
    %pushi/vec4 4165075949, 0, 32;
    %store/vec4 v0x55559085c0_0, 0, 32;
    %jmp T_3.25;
T_3.5 ;
    %pushi/vec4 2852847946, 0, 32;
    %store/vec4 v0x55559085c0_0, 0, 32;
    %jmp T_3.25;
T_3.6 ;
    %pushi/vec4 2315911564, 0, 32;
    %store/vec4 v0x55559085c0_0, 0, 32;
    %jmp T_3.25;
T_3.7 ;
    %pushi/vec4 3019899020, 0, 32;
    %store/vec4 v0x55559085c0_0, 0, 32;
    %jmp T_3.25;
T_3.8 ;
    %pushi/vec4 2332623277, 0, 32;
    %store/vec4 v0x55559085c0_0, 0, 32;
    %jmp T_3.25;
T_3.9 ;
    %pushi/vec4 3406365068, 0, 32;
    %store/vec4 v0x55559085c0_0, 0, 32;
    %jmp T_3.25;
T_3.10 ;
    %pushi/vec4 402653181, 0, 32;
    %store/vec4 v0x55559085c0_0, 0, 32;
    %jmp T_3.25;
T_3.11 ;
    %pushi/vec4 4160881645, 0, 32;
    %store/vec4 v0x55559085c0_0, 0, 32;
    %jmp T_3.25;
T_3.12 ;
    %pushi/vec4 4165075949, 0, 32;
    %store/vec4 v0x55559085c0_0, 0, 32;
    %jmp T_3.25;
T_3.13 ;
    %pushi/vec4 3533430281, 0, 32;
    %store/vec4 v0x55559085c0_0, 0, 32;
    %jmp T_3.25;
T_3.14 ;
    %pushi/vec4 3534968714, 0, 32;
    %store/vec4 v0x55559085c0_0, 0, 32;
    %jmp T_3.25;
T_3.15 ;
    %pushi/vec4 3536506635, 0, 32;
    %store/vec4 v0x55559085c0_0, 0, 32;
    %jmp T_3.25;
T_3.16 ;
    %pushi/vec4 3538044556, 0, 32;
    %store/vec4 v0x55559085c0_0, 0, 32;
    %jmp T_3.25;
T_3.17 ;
    %pushi/vec4 2334065645, 0, 32;
    %store/vec4 v0x55559085c0_0, 0, 32;
    %jmp T_3.25;
T_3.18 ;
    %pushi/vec4 2332623277, 0, 32;
    %store/vec4 v0x55559085c0_0, 0, 32;
    %jmp T_3.25;
T_3.19 ;
    %pushi/vec4 2332688813, 0, 32;
    %store/vec4 v0x55559085c0_0, 0, 32;
    %jmp T_3.25;
T_3.20 ;
    %pushi/vec4 2332754349, 0, 32;
    %store/vec4 v0x55559085c0_0, 0, 32;
    %jmp T_3.25;
T_3.21 ;
    %pushi/vec4 2332819885, 0, 32;
    %store/vec4 v0x55559085c0_0, 0, 32;
    %jmp T_3.25;
T_3.22 ;
    %pushi/vec4 4160750573, 0, 32;
    %store/vec4 v0x55559085c0_0, 0, 32;
    %jmp T_3.25;
T_3.23 ;
    %pushi/vec4 4164944877, 0, 32;
    %store/vec4 v0x55559085c0_0, 0, 32;
    %jmp T_3.25;
T_3.25 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5555906780;
T_4 ;
    %wait E_0x555587a4f0;
    %load/vec4 v0x5555906e90_0;
    %dup/vec4;
    %pushi/vec4 450, 1536, 11;
    %cmp/z;
    %jmp/1 T_4.0, 4;
    %dup/vec4;
    %pushi/vec4 448, 1536, 11;
    %cmp/z;
    %jmp/1 T_4.1, 4;
    %dup/vec4;
    %pushi/vec4 88, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.2, 4;
    %dup/vec4;
    %pushi/vec4 600, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.3, 4;
    %dup/vec4;
    %pushi/vec4 136, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.4, 4;
    %dup/vec4;
    %pushi/vec4 648, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.5, 4;
    %dup/vec4;
    %pushi/vec4 80, 1031, 11;
    %cmp/z;
    %jmp/1 T_4.6, 4;
    %dup/vec4;
    %pushi/vec4 336, 1031, 11;
    %cmp/z;
    %jmp/1 T_4.7, 4;
    %dup/vec4;
    %pushi/vec4 416, 1039, 11;
    %cmp/z;
    %jmp/1 T_4.8, 4;
    %dup/vec4;
    %pushi/vec4 160, 1055, 11;
    %cmp/z;
    %jmp/1 T_4.9, 4;
    %dup/vec4;
    %pushi/vec4 1684, 3, 11;
    %cmp/z;
    %jmp/1 T_4.10, 4;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5555906f70_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5555906a90_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5555906c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555907030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555906cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555906dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555906b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55559071b0_0, 0, 1;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x5555906980_0, 0, 4;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0x55559070f0_0, 0, 3;
    %jmp T_4.12;
T_4.0 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5555906f70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555906a90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555906c00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555907030_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555906cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555906dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555906b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55559071b0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5555906980_0, 0, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55559070f0_0, 0, 3;
    %jmp T_4.12;
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555906f70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555906a90_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5555906c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555907030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555906cc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555906dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555906b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55559071b0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5555906980_0, 0, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55559070f0_0, 0, 3;
    %jmp T_4.12;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555906f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555906a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555906c00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555907030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555906cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555906dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555906b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55559071b0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5555906980_0, 0, 4;
    %pushi/vec4 3, 3, 3;
    %store/vec4 v0x55559070f0_0, 0, 3;
    %jmp T_4.12;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555906f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555906a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555906c00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555907030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555906cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555906dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555906b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55559071b0_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5555906980_0, 0, 4;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0x55559070f0_0, 0, 3;
    %jmp T_4.12;
T_4.4 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5555906f70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555906a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555906c00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555907030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555906cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555906dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555906b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55559071b0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5555906980_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55559070f0_0, 0, 3;
    %jmp T_4.12;
T_4.5 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5555906f70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555906a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555906c00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555907030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555906cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555906dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555906b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55559071b0_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5555906980_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55559070f0_0, 0, 3;
    %jmp T_4.12;
T_4.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555906f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555906a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555906c00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555907030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555906cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555906dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555906b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55559071b0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5555906980_0, 0, 4;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0x55559070f0_0, 0, 3;
    %jmp T_4.12;
T_4.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555906f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555906a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555906c00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555907030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555906cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555906dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555906b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55559071b0_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5555906980_0, 0, 4;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0x55559070f0_0, 0, 3;
    %jmp T_4.12;
T_4.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555906f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555906a90_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5555906c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555907030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555906cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555906dd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555906b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55559071b0_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5555906980_0, 0, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55559070f0_0, 0, 3;
    %jmp T_4.12;
T_4.9 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5555906f70_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5555906a90_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5555906c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555907030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555906cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555906dd0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5555906b30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55559071b0_0, 0, 1;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x5555906980_0, 0, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55559070f0_0, 0, 3;
    %jmp T_4.12;
T_4.10 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5555906f70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555906a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555906c00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555907030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555906cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555906dd0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5555906b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55559071b0_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5555906980_0, 0, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55559070f0_0, 0, 3;
    %jmp T_4.12;
T_4.12 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55559059b0;
T_5 ;
    %wait E_0x555587a120;
    %load/vec4 v0x55558e1160_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %jmp T_5.5;
T_5.0 ;
    %pushi/vec4 0, 0, 52;
    %load/vec4 v0x5555905ca0_0;
    %parti/s 12, 10, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5555905d80_0, 0, 64;
    %jmp T_5.5;
T_5.1 ;
    %load/vec4 v0x5555905ca0_0;
    %parti/s 1, 20, 6;
    %replicate 55;
    %load/vec4 v0x5555905ca0_0;
    %parti/s 9, 12, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5555905d80_0, 0, 64;
    %jmp T_5.5;
T_5.2 ;
    %load/vec4 v0x5555905ca0_0;
    %parti/s 1, 25, 6;
    %replicate 38;
    %load/vec4 v0x5555905ca0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5555905d80_0, 0, 64;
    %jmp T_5.5;
T_5.3 ;
    %load/vec4 v0x5555905ca0_0;
    %parti/s 1, 23, 6;
    %replicate 45;
    %load/vec4 v0x5555905ca0_0;
    %parti/s 19, 5, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5555905d80_0, 0, 64;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x5555905ca0_0;
    %parti/s 16, 5, 4;
    %pad/u 64;
    %load/vec4 v0x5555905ca0_0;
    %parti/s 2, 21, 6;
    %pad/u 32;
    %muli 16, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x5555905d80_0, 0, 64;
    %vpi_call 4 39 "$display", "outbus = %h, Imm26 = %h", v0x5555905d80_0, v0x5555905ca0_0 {0 0 0};
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5555909010;
T_6 ;
    %wait E_0x55559088e0;
    %load/vec4 v0x55559099a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x55559098c0_0;
    %pad/u 32;
    %cmpi/ne 31, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x5555909530_0;
    %load/vec4 v0x55559098c0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x555590a7e0, 0, 4;
T_6.2 ;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5555905ec0;
T_7 ;
    %wait E_0x55558426c0;
    %load/vec4 v0x5555906140_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %jmp T_7.5;
T_7.0 ;
    %load/vec4 v0x5555906240_0;
    %load/vec4 v0x5555906320_0;
    %and;
    %store/vec4 v0x5555906410_0, 0, 64;
    %jmp T_7.5;
T_7.1 ;
    %load/vec4 v0x5555906240_0;
    %load/vec4 v0x5555906320_0;
    %or;
    %store/vec4 v0x5555906410_0, 0, 64;
    %jmp T_7.5;
T_7.2 ;
    %load/vec4 v0x5555906240_0;
    %load/vec4 v0x5555906320_0;
    %add;
    %store/vec4 v0x5555906410_0, 0, 64;
    %jmp T_7.5;
T_7.3 ;
    %load/vec4 v0x5555906240_0;
    %load/vec4 v0x5555906320_0;
    %sub;
    %store/vec4 v0x5555906410_0, 0, 64;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x5555906320_0;
    %store/vec4 v0x5555906410_0, 0, 64;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
    %vpi_call 5 37 "$display", "OP %h, BusA = %h, BusB = %h, BusW = %h", v0x5555906140_0, v0x5555906240_0, v0x5555906320_0, v0x5555906410_0 {0 0 0};
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5555908700;
T_8 ;
    %wait E_0x55559089c0;
    %load/vec4 v0x5555908e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x5555908bf0_0;
    %load/vec4 v0x5555908d90_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x5555908cf0_0, 0, 64;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5555908b20_0;
    %load/vec4 v0x5555908a30_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x5555908bf0_0;
    %load/vec4 v0x5555908d90_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x5555908cf0_0, 0, 64;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x5555908bf0_0;
    %addi 4, 0, 64;
    %store/vec4 v0x5555908cf0_0, 0, 64;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5555907410;
T_9 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x5555907880_0, 0, 64;
    %pushi/vec4 1, 0, 64;
    %store/vec4 v0x5555907980_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.datamemory.initset, S_0x5555907680;
    %join;
    %pushi/vec4 8, 0, 64;
    %store/vec4 v0x5555907880_0, 0, 64;
    %pushi/vec4 10, 0, 64;
    %store/vec4 v0x5555907980_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.datamemory.initset, S_0x5555907680;
    %join;
    %pushi/vec4 16, 0, 64;
    %store/vec4 v0x5555907880_0, 0, 64;
    %pushi/vec4 5, 0, 64;
    %store/vec4 v0x5555907980_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.datamemory.initset, S_0x5555907680;
    %join;
    %pushi/vec4 24, 0, 64;
    %store/vec4 v0x5555907880_0, 0, 64;
    %pushi/vec4 4290684894, 0, 36;
    %concati/vec4 182185727, 0, 28;
    %store/vec4 v0x5555907980_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.datamemory.initset, S_0x5555907680;
    %join;
    %pushi/vec4 32, 0, 64;
    %store/vec4 v0x5555907880_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x5555907980_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.datamemory.initset, S_0x5555907680;
    %join;
    %end;
    .thread T_9;
    .scope S_0x5555907410;
T_10 ;
    %wait E_0x55558ea780;
    %load/vec4 v0x5555907c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %ix/getv 4, v0x5555907a60_0;
    %load/vec4a v0x5555907f90, 4;
    %ix/load 4, 56, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555907de0_0, 4, 5;
    %load/vec4 v0x5555907a60_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x5555907f90, 4;
    %ix/load 4, 48, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555907de0_0, 4, 5;
    %load/vec4 v0x5555907a60_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x5555907f90, 4;
    %ix/load 4, 40, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555907de0_0, 4, 5;
    %load/vec4 v0x5555907a60_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x5555907f90, 4;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555907de0_0, 4, 5;
    %load/vec4 v0x5555907a60_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x5555907f90, 4;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555907de0_0, 4, 5;
    %load/vec4 v0x5555907a60_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x5555907f90, 4;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555907de0_0, 4, 5;
    %load/vec4 v0x5555907a60_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x5555907f90, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555907de0_0, 4, 5;
    %load/vec4 v0x5555907a60_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x5555907f90, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555907de0_0, 4, 5;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5555907410;
T_11 ;
    %wait E_0x55558ea780;
    %load/vec4 v0x5555907d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x5555907ed0_0;
    %parti/s 8, 56, 7;
    %ix/getv 3, v0x5555907a60_0;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x5555907f90, 0, 4;
    %load/vec4 v0x5555907ed0_0;
    %parti/s 8, 48, 7;
    %load/vec4 v0x5555907a60_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x5555907f90, 0, 4;
    %load/vec4 v0x5555907ed0_0;
    %parti/s 8, 40, 7;
    %load/vec4 v0x5555907a60_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x5555907f90, 0, 4;
    %load/vec4 v0x5555907ed0_0;
    %parti/s 8, 32, 7;
    %load/vec4 v0x5555907a60_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x5555907f90, 0, 4;
    %load/vec4 v0x5555907ed0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x5555907a60_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x5555907f90, 0, 4;
    %load/vec4 v0x5555907ed0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x5555907a60_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x5555907f90, 0, 4;
    %load/vec4 v0x5555907ed0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x5555907a60_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x5555907f90, 0, 4;
    %load/vec4 v0x5555907ed0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x5555907a60_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x5555907f90, 0, 4;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5555905750;
T_12 ;
    %wait E_0x55559088e0;
    %load/vec4 v0x555590bd90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x555590b700_0;
    %assign/vec4 v0x555590b210_0, 3000;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x555590c080_0;
    %assign/vec4 v0x555590b210_0, 3000;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x555587d530;
T_13 ;
    %vpi_call 2 11 "$dumpfile", "singlecycle.vcd" {0 0 0};
    %vpi_call 2 12 "$dumpvars" {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x555587d530;
T_14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555590c5b0_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x555590c800_0, 0, 64;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555590c6f0_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x555590c8c0_0, 0, 16;
    %delay 120000, 0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555590c5b0_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x555590c800_0, 0, 64;
    %wait E_0x55558ea780;
    %wait E_0x55559088e0;
    %wait E_0x55558ea780;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555590c5b0_0, 0, 1;
T_14.0 ;
    %load/vec4 v0x555590c650_0;
    %cmpi/u 48, 0, 64;
    %jmp/0xz T_14.1, 5;
    %wait E_0x55558ea780;
    %wait E_0x55559088e0;
    %vpi_call 2 86 "$display", "CurrentPC:%h MemtoRegOut = %h", v0x555590c650_0, v0x555590c4a0_0 {0 0 0};
    %jmp T_14.0;
T_14.1 ;
    %load/vec4 v0x555590c4a0_0;
    %store/vec4 v0x55558e6990_0, 0, 64;
    %pushi/vec4 15, 0, 64;
    %store/vec4 v0x55558e88a0_0, 0, 64;
    %pushi/vec4 2764760810, 0, 130;
    %concati/vec4 3639141952, 0, 32;
    %concati/vec4 3737927840, 0, 32;
    %concati/vec4 3839807204, 0, 32;
    %concati/vec4 1634541617, 0, 31;
    %store/vec4 v0x55558e48c0_0, 0, 257;
    %load/vec4 v0x555590c6f0_0;
    %store/vec4 v0x55558e8a60_0, 0, 8;
    %fork TD_SingleCycleProcTest_v.passTest, S_0x5555905470;
    %join;
    %load/vec4 v0x55558e8a60_0;
    %store/vec4 v0x555590c6f0_0, 0, 8;
T_14.2 ;
    %load/vec4 v0x555590c650_0;
    %cmpi/u 92, 0, 64;
    %jmp/0xz T_14.3, 5;
    %wait E_0x55558ea780;
    %wait E_0x55559088e0;
    %vpi_call 2 98 "$display", "CurrentPC:%h MemtoRegOut = %h", v0x555590c650_0, v0x555590c4a0_0 {0 0 0};
    %jmp T_14.2;
T_14.3 ;
    %load/vec4 v0x555590c4a0_0;
    %store/vec4 v0x55558e6990_0, 0, 64;
    %pushi/vec4 2443359172, 0, 35;
    %concati/vec4 448585456, 0, 29;
    %store/vec4 v0x55558e88a0_0, 0, 64;
    %pushi/vec4 2764760810, 0, 130;
    %concati/vec4 3639141952, 0, 32;
    %concati/vec4 3737927840, 0, 32;
    %concati/vec4 3839807204, 0, 32;
    %concati/vec4 1634541618, 0, 31;
    %store/vec4 v0x55558e48c0_0, 0, 257;
    %load/vec4 v0x555590c6f0_0;
    %store/vec4 v0x55558e8a60_0, 0, 8;
    %fork TD_SingleCycleProcTest_v.passTest, S_0x5555905470;
    %join;
    %load/vec4 v0x55558e8a60_0;
    %store/vec4 v0x555590c6f0_0, 0, 8;
    %load/vec4 v0x555590c6f0_0;
    %store/vec4 v0x55558e67a0_0, 0, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x55558e6240_0, 0, 8;
    %fork TD_SingleCycleProcTest_v.allPassed, S_0x555587d6c0;
    %join;
    %vpi_call 2 106 "$finish" {0 0 0};
    %end;
    .thread T_14;
    .scope S_0x555587d530;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555590c3e0_0, 0, 1;
    %end;
    .thread T_15;
    .scope S_0x555587d530;
T_16 ;
    %delay 60000, 0;
    %load/vec4 v0x555590c3e0_0;
    %inv;
    %store/vec4 v0x555590c3e0_0, 0, 1;
    %delay 60000, 0;
    %load/vec4 v0x555590c3e0_0;
    %inv;
    %store/vec4 v0x555590c3e0_0, 0, 1;
    %load/vec4 v0x555590c8c0_0;
    %addi 1, 0, 16;
    %store/vec4 v0x555590c8c0_0, 0, 16;
    %jmp T_16;
    .thread T_16;
    .scope S_0x555587d530;
T_17 ;
    %wait E_0x55558428b0;
    %load/vec4 v0x555590c8c0_0;
    %cmpi/e 255, 0, 16;
    %jmp/0xz  T_17.0, 4;
    %vpi_call 2 125 "$display", "Watchdog Timer Expired." {0 0 0};
    %vpi_call 2 126 "$finish" {0 0 0};
T_17.0 ;
    %jmp T_17;
    .thread T_17, $push;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "SingleCycleProcTest.v";
    "SingleCycleProc.v";
    "SignExtender.v";
    "ALU.v";
    "SingleCycleControl.v";
    "DataMemory.v";
    "InstructionMemory.v";
    "NextPClogic.v";
    "RegisterFile.v";
