<!-- MHonArc v2.6.19 -->
<!--X-Subject: [PATCH v2 11/15] arm64: dts: imx8: split adma ss into dma and audio ss -->
<!--X-From-R13: Rbat Ovfurat &#60;nvfurat.qbatNakc.pbz> -->
<!--X-Date: Tue, 16 Jul 2019 08:41:15 &#45;0700 -->
<!--X-Message-Id: 1563290089&#45;11085&#45;12&#45;git&#45;send&#45;email&#45;aisheng.dong@nxp.com -->
<!--X-Content-Type: text/plain -->
<!--X-Reference: 1563290089&#45;11085&#45;1&#45;git&#45;send&#45;email&#45;aisheng.dong@nxp.com -->
<!--X-Head-End-->
<!doctype html public "-//W3C//DTD HTML//EN">
<html>
<head>
<script async src="//pagead2.googlesyndication.com/pagead/js/adsbygoogle.js"></script>
<script>
     (adsbygoogle = window.adsbygoogle || []).push({
          google_ad_client: "ca-pub-3422782820843221",
          enable_page_level_ads: true
     });
</script>
<style>
<!--
 pre {white-space: pre-wrap;}
-->
</style>
<meta name="description" content="Linux ARM, OMAP, Xscale Kernel: [PATCH v2 11/15] arm64: dts: imx8: split adma ss into dma and audio ss">
<meta name="viewport" content="width=device-width, initial-scale=1">
<title>[PATCH v2 11/15] arm64: dts: imx8: split adma ss into dma and audio ss &mdash; ARM, OMAP, Xscale Linux Kernel</title>
<link rel="alternate" type="application/rss+xml" title="Linux ARM Kernel" href="//feedproxy.google.com/LinuxArmKernel">
<link rel="alternate" type="application/rss+xml" title="Linux ARM Kernel" href="//feeds.feedburner.com/LinuxArmxscaleEtc">
<link rel="alternate" type="application/rss+xml" title="Fedora ARM" href="//feeds.feedburner.com/FedoraArm">
<link rel="alternate" type="application/rss+xml" title="Linux for OMAP" href="//feedproxy.google.com/LinuxOmap">
</head>
<body itemscope itemtype="//schema.org/Article" vlink=green>
<!--X-Body-Begin-->
<!--X-User-Header-->
<!--X-User-Header-End-->
<!--X-TopPNI-->
<td align=right><form action="//www.google.com/cse" id="cse-search-box" target="_blank">
  <div>
    <input type="hidden" name="cx" value="partner-pub-3422782820843221:isdiegq275o" />
    <input type="hidden" name="ie" value="ISO-8859-1" />
    <input type="text" name="q" size="37" />
    <input type="submit" name="sa" value="Search" />
  </div>
</form>
<script type="text/javascript" src="//www.google.com/cse/brand?form=cse-search-box&amp;lang=en" async></script>
<h1 itemprop="name">[PATCH v2 11/15] arm64: dts: imx8: split adma ss into dma and audio ss</h1>
[<a href="msg741389.html">Date Prev</a>][<a href="msg741391.html">Date Next</a>][<a href="msg741389.html">Thread Prev</a>][<a href="msg741391.html">Thread Next</a>][<a href="maillist.html#741390">Date Index</a>][<a href="threads.html#741390">Thread Index</a>] 
<p>&nbsp;<br>
<script async src="//pagead2.googlesyndication.com/pagead/js/adsbygoogle.js"></script>
<!-- responsive test for archives -->
<ins class="adsbygoogle"
     style="display:block"
     data-ad-client="ca-pub-3422782820843221"
     data-ad-slot="6345952567"
     data-ad-format="auto"></ins>
<script>
(adsbygoogle = window.adsbygoogle || []).push({});
</script>

<!--X-TopPNI-End-->
<!--X-MsgBody-->
<!--X-Subject-Header-Begin-->
<hr>
<!--X-Subject-Header-End-->
<!--X-Head-of-Message-->
<ul>
<li><em>Subject</em>: [PATCH v2 11/15] arm64: dts: imx8: split adma ss into dma and audio ss</li>
<li><em>From</em>: Dong Aisheng &lt;aisheng.dong@xxxxxxx&gt;</li>
<li><em>Date</em>: Tue, 16 Jul 2019 23:14:45 +0800</li>
<li><em>In-reply-to</em>: &lt;<a href="msg741379.html">1563290089-11085-1-git-send-email-aisheng.dong@nxp.com</a>&gt;</li>
</ul>
<!--X-Head-of-Message-End-->
<!--X-Head-Body-Sep-Begin-->
<!-- AddThis Button BEGIN -->
<div class="addthis_toolbox addthis_default_style ">
<a class="addthis_button_preferred_1"></a>
<a class="addthis_button_preferred_2"></a>
<a class="addthis_button_preferred_3"></a>
<a class="addthis_button_preferred_4"></a>
<a class="addthis_button_compact"></a>
<a class="addthis_counter addthis_bubble_style"></a>
</div>
<script type="text/javascript" src="//s7.addthis.com/js/300/addthis_widget.js#pubid=ra-5196c2ae1be43d18&async=1&domready=1" async></script>
<!-- AddThis Button END -->
<hr>
<script async src="//pagead2.googlesyndication.com/pagead/js/adsbygoogle.js"></script>
<!-- responsive link 1 -->
<ins class="adsbygoogle"
     style="display:block"
     data-ad-client="ca-pub-3422782820843221"
     data-ad-slot="8681825769"
     data-ad-format="link"></ins>
<script>
(adsbygoogle = window.adsbygoogle || []).push({});
</script>
<div class="content" itemprop="articleBody">
<!--X-Head-Body-Sep-End-->
<!--X-Body-of-Message-->
<pre>amda ss is consisted of dma and audio ss in qxp which are
also used in qm.
Let's split them into two ss for better code reuse.

Signed-off-by: Dong Aisheng &lt;aisheng.dong@xxxxxxx&gt;
---
ChangeLog:
v1-&gt;v2:
 * change to the new two cell scu clk binding
---
 arch/arm64/boot/dts/freescale/imx8-ss-adma.dtsi    | 200 +-------------------
 arch/arm64/boot/dts/freescale/imx8-ss-dma.dtsi     | 205 +++++++++++++++++++++
 arch/arm64/boot/dts/freescale/imx8qxp-mek.dts      |   6 +-
 arch/arm64/boot/dts/freescale/imx8qxp-ss-adma.dtsi |  16 +-
 arch/arm64/boot/dts/freescale/imx8qxp.dtsi         |   2 +-
 5 files changed, 218 insertions(+), 211 deletions(-)
 create mode 100644 arch/arm64/boot/dts/freescale/imx8-ss-dma.dtsi

diff --git a/arch/arm64/boot/dts/freescale/imx8-ss-adma.dtsi b/arch/arm64/boot/dts/freescale/imx8-ss-adma.dtsi
index d5374b3..c5c0ac5 100644
--- a/arch/arm64/boot/dts/freescale/imx8-ss-adma.dtsi
+++ b/arch/arm64/boot/dts/freescale/imx8-ss-adma.dtsi
@@ -4,202 +4,4 @@
  *	Dong Aisheng &lt;aisheng.dong@xxxxxxx&gt;
  */
 
-#include &lt;dt-bindings/firmware/imx/rsrc.h&gt;
-
-adma_subsys: bus@59000000 {
-	compatible = &quot;simple-bus&quot;;
-	#address-cells = &lt;1&gt;;
-	#size-cells = &lt;1&gt;;
-	ranges = &lt;0x59000000 0x0 0x59000000 0x2000000&gt;;
-
-	dma_ipg_clk: clock-dma-ipg {
-		compatible = &quot;fixed-clock&quot;;
-		#clock-cells = &lt;0&gt;;
-		clock-frequency = &lt;120000000&gt;;
-		clock-output-names = &quot;dma_ipg_clk&quot;;
-	};
-
-	adma_lpuart0: serial@5a060000 {
-		reg = &lt;0x5a060000 0x1000&gt;;
-		interrupts = &lt;GIC_SPI 225 IRQ_TYPE_LEVEL_HIGH&gt;;
-		interrupt-parent = &lt;&amp;gic&gt;;
-		clocks = &lt;&amp;uart0_lpcg 0&gt;;
-		clock-names = &quot;ipg&quot;;
-		power-domains = &lt;&amp;pd IMX_SC_R_UART_0&gt;;
-		status = &quot;disabled&quot;;
-	};
-
-	adma_lpuart1: serial@5a070000 {
-		reg = &lt;0x5a070000 0x1000&gt;;
-		interrupts = &lt;GIC_SPI 226 IRQ_TYPE_LEVEL_HIGH&gt;;
-		interrupt-parent = &lt;&amp;gic&gt;;
-		clocks = &lt;&amp;uart1_lpcg 0&gt;;
-		clock-names = &quot;ipg&quot;;
-		power-domains = &lt;&amp;pd IMX_SC_R_UART_1&gt;;
-		status = &quot;disabled&quot;;
-	};
-
-	adma_lpuart2: serial@5a080000 {
-		reg = &lt;0x5a080000 0x1000&gt;;
-		interrupts = &lt;GIC_SPI 227 IRQ_TYPE_LEVEL_HIGH&gt;;
-		interrupt-parent = &lt;&amp;gic&gt;;
-		clocks = &lt;&amp;uart2_lpcg 0&gt;;
-		clock-names = &quot;ipg&quot;;
-		power-domains = &lt;&amp;pd IMX_SC_R_UART_2&gt;;
-		status = &quot;disabled&quot;;
-	};
-
-	adma_lpuart3: serial@5a090000 {
-		reg = &lt;0x5a090000 0x1000&gt;;
-		interrupts = &lt;GIC_SPI 228 IRQ_TYPE_LEVEL_HIGH&gt;;
-		interrupt-parent = &lt;&amp;gic&gt;;
-		clocks = &lt;&amp;uart3_lpcg 0&gt;;
-		clock-names = &quot;ipg&quot;;
-		power-domains = &lt;&amp;pd IMX_SC_R_UART_3&gt;;
-		status = &quot;disabled&quot;;
-	};
-
-	uart0_lpcg: clock-controller@5a460000 {
-		compatible = &quot;fsl,imx8qxp-lpcg&quot;;
-		reg = &lt;0x5a460000 0x10000&gt;;
-		#clock-cells = &lt;1&gt;;
-		clocks = &lt;&amp;clk IMX_SC_R_UART_0 IMX_SC_PM_CLK_PER&gt;,
-			 &lt;&amp;dma_ipg_clk&gt;;
-		bit-offset = &lt;0 16&gt;;
-		clock-output-names = &quot;uart0_lpcg_baud_clk&quot;,
-				     &quot;uart0_lpcg_ipg_clk&quot;;
-		power-domains = &lt;&amp;pd IMX_SC_R_UART_0&gt;;
-	};
-
-	uart1_lpcg: clock-controller@5a470000 {
-		compatible = &quot;fsl,imx8qxp-lpcg&quot;;
-		reg = &lt;0x5a470000 0x10000&gt;;
-		#clock-cells = &lt;1&gt;;
-		clocks = &lt;&amp;clk IMX_SC_R_UART_1 IMX_SC_PM_CLK_PER&gt;,
-			 &lt;&amp;dma_ipg_clk&gt;;
-		bit-offset = &lt;0 16&gt;;
-		clock-output-names = &quot;uart1_lpcg_baud_clk&quot;,
-				     &quot;uart1_lpcg_ipg_clk&quot;;
-		power-domains = &lt;&amp;pd IMX_SC_R_UART_1&gt;;
-	};
-
-	uart2_lpcg: clock-controller@5a480000 {
-		compatible = &quot;fsl,imx8qxp-lpcg&quot;;
-		reg = &lt;0x5a480000 0x10000&gt;;
-		#clock-cells = &lt;1&gt;;
-		clocks = &lt;&amp;clk IMX_SC_R_UART_2 IMX_SC_PM_CLK_PER&gt;,
-			 &lt;&amp;dma_ipg_clk&gt;;
-		bit-offset = &lt;0 16&gt;;
-		clock-output-names = &quot;uart2_lpcg_baud_clk&quot;,
-				     &quot;uart2_lpcg_ipg_clk&quot;;
-		power-domains = &lt;&amp;pd IMX_SC_R_UART_2&gt;;
-	};
-
-	uart3_lpcg: clock-controller@5a490000 {
-		compatible = &quot;fsl,imx8qxp-lpcg&quot;;
-		reg = &lt;0x5a490000 0x10000&gt;;
-		#clock-cells = &lt;1&gt;;
-		clocks = &lt;&amp;clk IMX_SC_R_UART_3 IMX_SC_PM_CLK_PER&gt;,
-			 &lt;&amp;dma_ipg_clk&gt;;
-		bit-offset = &lt;0 16&gt;;
-		clock-output-names = &quot;uart3_lpcg_baud_clk&quot;,
-				     &quot;uart3_lpcg_ipg_clk&quot;;
-		power-domains = &lt;&amp;pd IMX_SC_R_UART_3&gt;;
-	};
-
-	adma_i2c0: i2c@5a800000 {
-		reg = &lt;0x5a800000 0x4000&gt;;
-		interrupts = &lt;GIC_SPI 220 IRQ_TYPE_LEVEL_HIGH&gt;;
-		interrupt-parent = &lt;&amp;gic&gt;;
-		clocks = &lt;&amp;i2c0_lpcg 0&gt;;
-		clock-names = &quot;per&quot;;
-		assigned-clocks = &lt;&amp;clk IMX_SC_R_I2C_0 IMX_SC_PM_CLK_PER&gt;;
-		assigned-clock-rates = &lt;24000000&gt;;
-		power-domains = &lt;&amp;pd IMX_SC_R_I2C_0&gt;;
-		status = &quot;disabled&quot;;
-	};
-
-	adma_i2c1: i2c@5a810000 {
-		reg = &lt;0x5a810000 0x4000&gt;;
-		interrupts = &lt;GIC_SPI 221 IRQ_TYPE_LEVEL_HIGH&gt;;
-		interrupt-parent = &lt;&amp;gic&gt;;
-		clocks = &lt;&amp;i2c1_lpcg 0&gt;;
-		clock-names = &quot;per&quot;;
-		assigned-clocks = &lt;&amp;clk IMX_SC_R_I2C_1 IMX_SC_PM_CLK_PER&gt;;
-		assigned-clock-rates = &lt;24000000&gt;;
-		power-domains = &lt;&amp;pd IMX_SC_R_I2C_1&gt;;
-		status = &quot;disabled&quot;;
-	};
-
-	adma_i2c2: i2c@5a820000 {
-		reg = &lt;0x5a820000 0x4000&gt;;
-		interrupts = &lt;GIC_SPI 222 IRQ_TYPE_LEVEL_HIGH&gt;;
-		interrupt-parent = &lt;&amp;gic&gt;;
-		clocks = &lt;&amp;i2c2_lpcg 0&gt;;
-		clock-names = &quot;per&quot;;
-		assigned-clocks = &lt;&amp;clk IMX_SC_R_I2C_2 IMX_SC_PM_CLK_PER&gt;;
-		assigned-clock-rates = &lt;24000000&gt;;
-		power-domains = &lt;&amp;pd IMX_SC_R_I2C_2&gt;;
-		status = &quot;disabled&quot;;
-	};
-
-	adma_i2c3: i2c@5a830000 {
-		reg = &lt;0x5a830000 0x4000&gt;;
-		interrupts = &lt;GIC_SPI 223 IRQ_TYPE_LEVEL_HIGH&gt;;
-		interrupt-parent = &lt;&amp;gic&gt;;
-		clocks = &lt;&amp;i2c3_lpcg 0&gt;;
-		clock-names = &quot;per&quot;;
-		assigned-clocks = &lt;&amp;clk IMX_SC_R_I2C_3 IMX_SC_PM_CLK_PER&gt;;
-		assigned-clock-rates = &lt;24000000&gt;;
-		power-domains = &lt;&amp;pd IMX_SC_R_I2C_3&gt;;
-		status = &quot;disabled&quot;;
-	};
-
-	i2c0_lpcg: clock-controller@5ac00000 {
-		compatible = &quot;fsl,imx8qxp-lpcg&quot;;
-		reg = &lt;0x5ac00000 0x10000&gt;;
-		#clock-cells = &lt;1&gt;;
-		clocks = &lt;&amp;clk IMX_SC_R_I2C_0 IMX_SC_PM_CLK_PER&gt;,
-			 &lt;&amp;dma_ipg_clk&gt;;
-		bit-offset = &lt;0 16&gt;;
-		clock-output-names = &quot;i2c0_lpcg_clk&quot;,
-				     &quot;i2c0_lpcg_ipg_clk&quot;;
-		power-domains = &lt;&amp;pd IMX_SC_R_I2C_0&gt;;
-	};
-
-	i2c1_lpcg: clock-controller@5ac10000 {
-		compatible = &quot;fsl,imx8qxp-lpcg&quot;;
-		reg = &lt;0x5ac10000 0x10000&gt;;
-		#clock-cells = &lt;1&gt;;
-		clocks = &lt;&amp;clk IMX_SC_R_I2C_1 IMX_SC_PM_CLK_PER&gt;,
-			 &lt;&amp;dma_ipg_clk&gt;;
-		bit-offset = &lt;0 16&gt;;
-		clock-output-names = &quot;i2c1_lpcg_clk&quot;,
-				     &quot;i2c1_lpcg_ipg_clk&quot;;
-		power-domains = &lt;&amp;pd IMX_SC_R_I2C_1&gt;;
-	};
-
-	i2c2_lpcg: clock-controller@5ac20000 {
-		compatible = &quot;fsl,imx8qxp-lpcg&quot;;
-		reg = &lt;0x5ac20000 0x10000&gt;;
-		#clock-cells = &lt;1&gt;;
-		clocks = &lt;&amp;clk IMX_SC_R_I2C_2 IMX_SC_PM_CLK_PER&gt;,
-			 &lt;&amp;dma_ipg_clk&gt;;
-		bit-offset = &lt;0 16&gt;;
-		clock-output-names = &quot;i2c2_lpcg_clk&quot;,
-				     &quot;i2c2_lpcg_ipg_clk&quot;;
-		power-domains = &lt;&amp;pd IMX_SC_R_I2C_2&gt;;
-	};
-
-	i2c3_lpcg: clock-controller@5ac30000 {
-		compatible = &quot;fsl,imx8qxp-lpcg&quot;;
-		reg = &lt;0x5ac30000 0x10000&gt;;
-		#clock-cells = &lt;1&gt;;
-		clocks = &lt;&amp;clk IMX_SC_R_I2C_3 IMX_SC_PM_CLK_PER&gt;,
-			 &lt;&amp;dma_ipg_clk&gt;;
-		bit-offset = &lt;0 16&gt;;
-		clock-output-names = &quot;i2c3_lpcg_clk&quot;,
-				     &quot;i2c3_lpcg_ipg_clk&quot;;
-		power-domains = &lt;&amp;pd IMX_SC_R_I2C_3&gt;;
-	};
-};
+#include &quot;imx8-ss-dma.dtsi&quot;
diff --git a/arch/arm64/boot/dts/freescale/imx8-ss-dma.dtsi b/arch/arm64/boot/dts/freescale/imx8-ss-dma.dtsi
new file mode 100644
index 0000000..a2e4dbf
--- /dev/null
+++ b/arch/arm64/boot/dts/freescale/imx8-ss-dma.dtsi
@@ -0,0 +1,205 @@
+// SPDX-License-Identifier: GPL-2.0+
+/*
+ * Copyright 2018-2019 NXP
+ *	Dong Aisheng &lt;aisheng.dong@xxxxxxx&gt;
+ */
+
+#include &lt;dt-bindings/firmware/imx/rsrc.h&gt;
+
+dma_subsys: bus@59000000 {
+	compatible = &quot;simple-bus&quot;;
+	#address-cells = &lt;1&gt;;
+	#size-cells = &lt;1&gt;;
+	ranges = &lt;0x59000000 0x0 0x59000000 0x2000000&gt;;
+
+	dma_ipg_clk: clock-dma-ipg {
+		compatible = &quot;fixed-clock&quot;;
+		#clock-cells = &lt;0&gt;;
+		clock-frequency = &lt;120000000&gt;;
+		clock-output-names = &quot;dma_ipg_clk&quot;;
+	};
+
+	lpuart0: serial@5a060000 {
+		reg = &lt;0x5a060000 0x1000&gt;;
+		interrupts = &lt;GIC_SPI 225 IRQ_TYPE_LEVEL_HIGH&gt;;
+		interrupt-parent = &lt;&amp;gic&gt;;
+		clocks = &lt;&amp;uart0_lpcg 0&gt;;
+		clock-names = &quot;ipg&quot;;
+		power-domains = &lt;&amp;pd IMX_SC_R_UART_0&gt;;
+		status = &quot;disabled&quot;;
+	};
+
+	lpuart1: serial@5a070000 {
+		reg = &lt;0x5a070000 0x1000&gt;;
+		interrupts = &lt;GIC_SPI 226 IRQ_TYPE_LEVEL_HIGH&gt;;
+		interrupt-parent = &lt;&amp;gic&gt;;
+		clocks = &lt;&amp;uart1_lpcg 0&gt;;
+		clock-names = &quot;ipg&quot;;
+		power-domains = &lt;&amp;pd IMX_SC_R_UART_1&gt;;
+		status = &quot;disabled&quot;;
+	};
+
+	lpuart2: serial@5a080000 {
+		reg = &lt;0x5a080000 0x1000&gt;;
+		interrupts = &lt;GIC_SPI 227 IRQ_TYPE_LEVEL_HIGH&gt;;
+		interrupt-parent = &lt;&amp;gic&gt;;
+		clocks = &lt;&amp;uart2_lpcg 0&gt;;
+		clock-names = &quot;ipg&quot;;
+		power-domains = &lt;&amp;pd IMX_SC_R_UART_2&gt;;
+		status = &quot;disabled&quot;;
+	};
+
+	lpuart3: serial@5a090000 {
+		reg = &lt;0x5a090000 0x1000&gt;;
+		interrupts = &lt;GIC_SPI 228 IRQ_TYPE_LEVEL_HIGH&gt;;
+		interrupt-parent = &lt;&amp;gic&gt;;
+		clocks = &lt;&amp;uart3_lpcg 0&gt;;
+		clock-names = &quot;ipg&quot;;
+		power-domains = &lt;&amp;pd IMX_SC_R_UART_3&gt;;
+		status = &quot;disabled&quot;;
+	};
+
+	uart0_lpcg: clock-controller@5a460000 {
+		compatible = &quot;fsl,imx8qxp-lpcg&quot;;
+		reg = &lt;0x5a460000 0x10000&gt;;
+		#clock-cells = &lt;1&gt;;
+		clocks = &lt;&amp;clk IMX_SC_R_UART_0 IMX_SC_PM_CLK_PER&gt;,
+			 &lt;&amp;dma_ipg_clk&gt;;
+		bit-offset = &lt;0 16&gt;;
+		clock-output-names = &quot;uart0_lpcg_baud_clk&quot;,
+				     &quot;uart0_lpcg_ipg_clk&quot;;
+		power-domains = &lt;&amp;pd IMX_SC_R_UART_0&gt;;
+	};
+
+	uart1_lpcg: clock-controller@5a470000 {
+		compatible = &quot;fsl,imx8qxp-lpcg&quot;;
+		reg = &lt;0x5a470000 0x10000&gt;;
+		#clock-cells = &lt;1&gt;;
+		clocks = &lt;&amp;clk IMX_SC_R_UART_1 IMX_SC_PM_CLK_PER&gt;,
+			 &lt;&amp;dma_ipg_clk&gt;;
+		bit-offset = &lt;0 16&gt;;
+		clock-output-names = &quot;uart1_lpcg_baud_clk&quot;,
+				     &quot;uart1_lpcg_ipg_clk&quot;;
+		power-domains = &lt;&amp;pd IMX_SC_R_UART_1&gt;;
+	};
+
+	uart2_lpcg: clock-controller@5a480000 {
+		compatible = &quot;fsl,imx8qxp-lpcg&quot;;
+		reg = &lt;0x5a480000 0x10000&gt;;
+		#clock-cells = &lt;1&gt;;
+		clocks = &lt;&amp;clk IMX_SC_R_UART_2 IMX_SC_PM_CLK_PER&gt;,
+			 &lt;&amp;dma_ipg_clk&gt;;
+		bit-offset = &lt;0 16&gt;;
+		clock-output-names = &quot;uart2_lpcg_baud_clk&quot;,
+				     &quot;uart2_lpcg_ipg_clk&quot;;
+		power-domains = &lt;&amp;pd IMX_SC_R_UART_2&gt;;
+	};
+
+	uart3_lpcg: clock-controller@5a490000 {
+		compatible = &quot;fsl,imx8qxp-lpcg&quot;;
+		reg = &lt;0x5a490000 0x10000&gt;;
+		#clock-cells = &lt;1&gt;;
+		clocks = &lt;&amp;clk IMX_SC_R_UART_3 IMX_SC_PM_CLK_PER&gt;,
+			 &lt;&amp;dma_ipg_clk&gt;;
+		bit-offset = &lt;0 16&gt;;
+		clock-output-names = &quot;uart3_lpcg_baud_clk&quot;,
+				     &quot;uart3_lpcg_ipg_clk&quot;;
+		power-domains = &lt;&amp;pd IMX_SC_R_UART_3&gt;;
+	};
+
+	i2c0: i2c@5a800000 {
+		reg = &lt;0x5a800000 0x4000&gt;;
+		interrupts = &lt;GIC_SPI 220 IRQ_TYPE_LEVEL_HIGH&gt;;
+		interrupt-parent = &lt;&amp;gic&gt;;
+		clocks = &lt;&amp;i2c0_lpcg 0&gt;;
+		clock-names = &quot;per&quot;;
+		assigned-clocks = &lt;&amp;clk IMX_SC_R_I2C_0 IMX_SC_PM_CLK_PER&gt;;
+		assigned-clock-rates = &lt;24000000&gt;;
+		power-domains = &lt;&amp;pd IMX_SC_R_I2C_0&gt;;
+		status = &quot;disabled&quot;;
+	};
+
+	i2c1: i2c@5a810000 {
+		reg = &lt;0x5a810000 0x4000&gt;;
+		interrupts = &lt;GIC_SPI 221 IRQ_TYPE_LEVEL_HIGH&gt;;
+		interrupt-parent = &lt;&amp;gic&gt;;
+		clocks = &lt;&amp;i2c1_lpcg 0&gt;;
+		clock-names = &quot;per&quot;;
+		assigned-clocks = &lt;&amp;clk IMX_SC_R_I2C_1 IMX_SC_PM_CLK_PER&gt;;
+		assigned-clock-rates = &lt;24000000&gt;;
+		power-domains = &lt;&amp;pd IMX_SC_R_I2C_1&gt;;
+		status = &quot;disabled&quot;;
+	};
+
+	i2c2: i2c@5a820000 {
+		reg = &lt;0x5a820000 0x4000&gt;;
+		interrupts = &lt;GIC_SPI 222 IRQ_TYPE_LEVEL_HIGH&gt;;
+		interrupt-parent = &lt;&amp;gic&gt;;
+		clocks = &lt;&amp;i2c2_lpcg 0&gt;;
+		clock-names = &quot;per&quot;;
+		assigned-clocks = &lt;&amp;clk IMX_SC_R_I2C_2 IMX_SC_PM_CLK_PER&gt;;
+		assigned-clock-rates = &lt;24000000&gt;;
+		power-domains = &lt;&amp;pd IMX_SC_R_I2C_2&gt;;
+		status = &quot;disabled&quot;;
+	};
+
+	i2c3: i2c@5a830000 {
+		reg = &lt;0x5a830000 0x4000&gt;;
+		interrupts = &lt;GIC_SPI 223 IRQ_TYPE_LEVEL_HIGH&gt;;
+		interrupt-parent = &lt;&amp;gic&gt;;
+		clocks = &lt;&amp;i2c3_lpcg 0&gt;;
+		clock-names = &quot;per&quot;;
+		assigned-clocks = &lt;&amp;clk IMX_SC_R_I2C_3 IMX_SC_PM_CLK_PER&gt;;
+		assigned-clock-rates = &lt;24000000&gt;;
+		power-domains = &lt;&amp;pd IMX_SC_R_I2C_3&gt;;
+		status = &quot;disabled&quot;;
+	};
+
+	i2c0_lpcg: clock-controller@5ac00000 {
+		compatible = &quot;fsl,imx8qxp-lpcg&quot;;
+		reg = &lt;0x5ac00000 0x10000&gt;;
+		#clock-cells = &lt;1&gt;;
+		clocks = &lt;&amp;clk IMX_SC_R_I2C_0 IMX_SC_PM_CLK_PER&gt;,
+			 &lt;&amp;dma_ipg_clk&gt;;
+		bit-offset = &lt;0 16&gt;;
+		clock-output-names = &quot;i2c0_lpcg_clk&quot;,
+				     &quot;i2c0_lpcg_ipg_clk&quot;;
+		power-domains = &lt;&amp;pd IMX_SC_R_I2C_0&gt;;
+	};
+
+	i2c1_lpcg: clock-controller@5ac10000 {
+		compatible = &quot;fsl,imx8qxp-lpcg&quot;;
+		reg = &lt;0x5ac10000 0x10000&gt;;
+		#clock-cells = &lt;1&gt;;
+		clocks = &lt;&amp;clk IMX_SC_R_I2C_1 IMX_SC_PM_CLK_PER&gt;,
+			 &lt;&amp;dma_ipg_clk&gt;;
+		bit-offset = &lt;0 16&gt;;
+		clock-output-names = &quot;i2c1_lpcg_clk&quot;,
+				     &quot;i2c1_lpcg_ipg_clk&quot;;
+		power-domains = &lt;&amp;pd IMX_SC_R_I2C_1&gt;;
+	};
+
+	i2c2_lpcg: clock-controller@5ac20000 {
+		compatible = &quot;fsl,imx8qxp-lpcg&quot;;
+		reg = &lt;0x5ac20000 0x10000&gt;;
+		#clock-cells = &lt;1&gt;;
+		clocks = &lt;&amp;clk IMX_SC_R_I2C_2 IMX_SC_PM_CLK_PER&gt;,
+			 &lt;&amp;dma_ipg_clk&gt;;
+		bit-offset = &lt;0 16&gt;;
+		clock-output-names = &quot;i2c2_lpcg_clk&quot;,
+				     &quot;i2c2_lpcg_ipg_clk&quot;;
+		power-domains = &lt;&amp;pd IMX_SC_R_I2C_2&gt;;
+	};
+
+	i2c3_lpcg: clock-controller@5ac30000 {
+		compatible = &quot;fsl,imx8qxp-lpcg&quot;;
+		reg = &lt;0x5ac30000 0x10000&gt;;
+		#clock-cells = &lt;1&gt;;
+		clocks = &lt;&amp;clk IMX_SC_R_I2C_3 IMX_SC_PM_CLK_PER&gt;,
+			 &lt;&amp;dma_ipg_clk&gt;;
+		bit-offset = &lt;0 16&gt;;
+		clock-output-names = &quot;i2c3_lpcg_clk&quot;,
+				     &quot;i2c3_lpcg_ipg_clk&quot;;
+		power-domains = &lt;&amp;pd IMX_SC_R_I2C_3&gt;;
+	};
+};
diff --git a/arch/arm64/boot/dts/freescale/imx8qxp-mek.dts b/arch/arm64/boot/dts/freescale/imx8qxp-mek.dts
index bfdada2..9b6922c 100644
--- a/arch/arm64/boot/dts/freescale/imx8qxp-mek.dts
+++ b/arch/arm64/boot/dts/freescale/imx8qxp-mek.dts
@@ -12,7 +12,7 @@
 	compatible = &quot;fsl,imx8qxp-mek&quot;, &quot;fsl,imx8qxp&quot;;
 
 	chosen {
-		stdout-path = &amp;adma_lpuart0;
+		stdout-path = &amp;lpuart0;
 	};
 
 	memory@80000000 {
@@ -30,7 +30,7 @@
 	};
 };
 
-&amp;adma_lpuart0 {
+&amp;lpuart0 {
 	pinctrl-names = &quot;default&quot;;
 	pinctrl-0 = &lt;&amp;pinctrl_lpuart0&gt;;
 	status = &quot;okay&quot;;
@@ -60,7 +60,7 @@
 	};
 };
 
-&amp;adma_i2c1 {
+&amp;i2c1 {
 	#address-cells = &lt;1&gt;;
 	#size-cells = &lt;0&gt;;
 	clock-frequency = &lt;100000&gt;;
diff --git a/arch/arm64/boot/dts/freescale/imx8qxp-ss-adma.dtsi b/arch/arm64/boot/dts/freescale/imx8qxp-ss-adma.dtsi
index c80303d..f0264f0 100644
--- a/arch/arm64/boot/dts/freescale/imx8qxp-ss-adma.dtsi
+++ b/arch/arm64/boot/dts/freescale/imx8qxp-ss-adma.dtsi
@@ -4,34 +4,34 @@
  *	Dong Aisheng &lt;aisheng.dong@xxxxxxx&gt;
  */
 
-&amp;adma_lpuart0 {
+&amp;lpuart0 {
 	compatible = &quot;fsl,imx8qxp-lpuart&quot;, &quot;fsl,imx7ulp-lpuart&quot;;
 };
 
-&amp;adma_lpuart1 {
+&amp;lpuart1 {
 	compatible = &quot;fsl,imx8qxp-lpuart&quot;, &quot;fsl,imx7ulp-lpuart&quot;;
 };
 
-&amp;adma_lpuart2 {
+&amp;lpuart2 {
 	compatible = &quot;fsl,imx8qxp-lpuart&quot;, &quot;fsl,imx7ulp-lpuart&quot;;
 };
 
-&amp;adma_lpuart3 {
+&amp;lpuart3 {
 	compatible = &quot;fsl,imx8qxp-lpuart&quot;, &quot;fsl,imx7ulp-lpuart&quot;;
 };
 
-&amp;adma_i2c0 {
+&amp;i2c0 {
 	compatible = &quot;fsl,imx8qxp-lpi2c&quot;, &quot;fsl,imx7ulp-lpi2c&quot;;
 };
 
-&amp;adma_i2c1 {
+&amp;i2c1 {
 	compatible = &quot;fsl,imx8qxp-lpi2c&quot;, &quot;fsl,imx7ulp-lpi2c&quot;;
 };
 
-&amp;adma_i2c2 {
+&amp;i2c2 {
 	compatible = &quot;fsl,imx8qxp-lpi2c&quot;, &quot;fsl,imx7ulp-lpi2c&quot;;
 };
 
-&amp;adma_i2c3 {
+&amp;i2c3 {
 	compatible = &quot;fsl,imx8qxp-lpi2c&quot;, &quot;fsl,imx7ulp-lpi2c&quot;;
 };
diff --git a/arch/arm64/boot/dts/freescale/imx8qxp.dtsi b/arch/arm64/boot/dts/freescale/imx8qxp.dtsi
index ac9912e..98714cc 100644
--- a/arch/arm64/boot/dts/freescale/imx8qxp.dtsi
+++ b/arch/arm64/boot/dts/freescale/imx8qxp.dtsi
@@ -29,7 +29,7 @@
 		mmc1 = &amp;usdhc2;
 		mmc2 = &amp;usdhc3;
 		mu1 = &amp;lsio_mu1;
-		serial0 = &amp;adma_lpuart0;
+		serial0 = &amp;lpuart0;
 	};
 
 	cpus {
-- 
2.7.4


_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@xxxxxxxxxxxxxxxxxxx
<a  rel="nofollow" href="http://lists.infradead.org/mailman/listinfo/linux-arm-kernel">http://lists.infradead.org/mailman/listinfo/linux-arm-kernel</a>


</pre>
<!--X-Body-of-Message-End-->
<!--X-MsgBody-End-->
<!--X-Follow-Ups-->
</div>
<hr>
<!--X-Follow-Ups-End-->
<!--X-References-->
<ul><li><strong>References</strong>:
<ul>
<li><strong><a name="741379" href="msg741379.html">[PATCH v2 00/15] arm64: dts: imx8: architecture improvement and adding imx8qm support</a></strong>
<ul><li><em>From:</em> Dong Aisheng</li></ul></li>
</ul></li></ul>
<!--X-References-End-->
<!--X-BotPNI-->
<ul>
<li>Prev by Date:
<strong><a href="msg741389.html">[PATCH v2 12/15] arm64: dts: imx8qm: add dma ss support</a></strong>
</li>
<li>Next by Date:
<strong><a href="msg741391.html">[PATCH v2 13/15] arm64: dts: imx: add imx8qm common dts file</a></strong>
</li>
<li>Previous by thread:
<strong><a href="msg741389.html">[PATCH v2 12/15] arm64: dts: imx8qm: add dma ss support</a></strong>
</li>
<li>Next by thread:
<strong><a href="msg741391.html">[PATCH v2 13/15] arm64: dts: imx: add imx8qm common dts file</a></strong>
</li>
<li>Index(es):
<ul>
<li><a href="maillist.html#741390"><strong>Date</strong></a></li>
<li><a href="threads.html#741390"><strong>Thread</strong></a></li>
</ul>
</li>
</ul>

<!--X-BotPNI-End-->
<!--X-User-Footer-->
<center>
<font size=-1>
<a href=/lists/>[Index&nbsp;of&nbsp;Archives]</a>
&nbsp;
&nbsp;
<a href=/lists/kernel/>[Linux&nbsp;Kernel]</a>
&nbsp;
&nbsp;
<a href=/lists/linux-arm/>[Linux&nbsp;ARM&nbsp;(vger)]</a>
&nbsp;
&nbsp;
<a href=/lists/linux-arm-msm/>[Linux&nbsp;ARM&nbsp;MSM]</a>
&nbsp;
&nbsp;
<a href=/lists/linux-omap/>[Linux&nbsp;Omap]</a>
&nbsp;
&nbsp;
<a href=/lists/centos-arm-devel/>[CentOS&nbsp;ARM]</a>
&nbsp;
&nbsp;
<a href=/lists/arm/>[Linux&nbsp;Arm]</a>
&nbsp;
&nbsp;
<a href=/lists/linux-tegra/>[Linux&nbsp;Tegra]</a>
&nbsp;
&nbsp;
<a href=/linux/fedora/fedora-arm/>[Fedora&nbsp;ARM]</a>
&nbsp;
&nbsp;
<a href=/lists/linux-samsung-soc/>[Linux&nbsp;for&nbsp;Samsung&nbsp;SOC]</a>
&nbsp;
&nbsp;
<a href=/lists/ecos/>[eCos]</a>
&nbsp;
&nbsp;
<a href=/lists/fastboot/>[Linux&nbsp;Fastboot]</a>
&nbsp;
&nbsp;
<a href=/lists/gcchelp/>[Gcc&nbsp;Help]</a>
&nbsp;
&nbsp;
<a href=/lists/git/>[Git]</a>
&nbsp;
&nbsp;
<a href=/lists/dccp/>[DCCP]</a>
&nbsp;
&nbsp;
<a href=/lists/ietf-ann>[IETF&nbsp;Announce]</a>
&nbsp;
&nbsp;
<a href=/lists/security/>[Security]</a>
&nbsp;
&nbsp;
<a href=/lists/mips/>[Linux&nbsp;MIPS]</a>
</font>
</center>
<hr>
<p>
<div>
<script async src="//pagead2.googlesyndication.com/pagead/js/adsbygoogle.js"></script>
<ins class="adsbygoogle"
     style="display:block"
     data-ad-format="autorelaxed"
     data-ad-client="ca-pub-3422782820843221"
     data-ad-slot="1424524564"></ins>
<script>
     (adsbygoogle = window.adsbygoogle || []).push({});
</script>
</div>
<table width=100%>
<tr>
<td align=left>&nbsp;</td>
<td align=right><a href=/lists/><img src=/button_01.gif border=0 alt="Powered by Linux"></a></td>
</tr>
</table>
<!--X-User-Footer-End-->
<script type="text/javascript"> 
 function initAddThis() {
    addthis.init()
 }

initAddThis();
</script>
<script>
  (function(i,s,o,g,r,a,m){i['GoogleAnalyticsObject']=r;i[r]=i[r]||function(){
  (i[r].q=i[r].q||[]).push(arguments)},i[r].l=1*new Date();a=s.createElement(o),
  m=s.getElementsByTagName(o)[0];a.async=1;a.src=g;m.parentNode.insertBefore(a,m)
  })(window,document,'script','//www.google-analytics.com/analytics.js','ga');
  ga('create', 'UA-760190-1', 'auto');
  ga('send', 'pageview');
</script>
</body>
</html>
