0.7
2020.2
Oct 19 2021
03:16:22
F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/glbl.v,1634335545,verilog,,,,glbl,,,,,,,,
F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/sim/data_mem.v,1641263322,verilog,,F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem_1/sim/inst_mem.v,,data_mem,,,,,,,,
F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem_1/sim/inst_mem.v,1641263328,verilog,,F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/adder.v,,inst_mem,,,,,,,,
F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/adder.v,1640929640,verilog,,F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/alu.v,,adder,,,,,,,,
F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/alu.v,1640929640,verilog,,F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/aludec.v,,alu,,,,,,,,
F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/aludec.v,1640929640,verilog,,F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/controller.v,,aludec,,,,,,,,
F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/controller.v,1640929640,verilog,,F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/datapath.v,,controller,,,,,,,,
F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/datapath.v,1640929640,verilog,,F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/eqcmp.v,,datapath,,,,,,,,
F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/eqcmp.v,1640929640,verilog,,F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/flopenr.v,,eqcmp,,,,,,,,
F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/flopenr.v,1640929640,verilog,,F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/flopenrc.v,,flopenr,,,,,,,,
F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/flopenrc.v,1640929640,verilog,,F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/flopr.v,,flopenrc,,,,,,,,
F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/flopr.v,1640929640,verilog,,F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/floprc.v,,flopr,,,,,,,,
F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/floprc.v,1640929640,verilog,,F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/hazard.v,,floprc,,,,,,,,
F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/hazard.v,1640929640,verilog,,F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/maindec.v,,hazard,,,,,,,,
F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/maindec.v,1640929640,verilog,,F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/mips.v,,maindec,,,,,,,,
F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/mips.v,1640929640,verilog,,F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/mux2.v,,mips,,,,,,,,
F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/mux2.v,1640929640,verilog,,F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/mux3.v,,mux2,,,,,,,,
F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/mux3.v,1640929640,verilog,,F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/pc.v,,mux3,,,,,,,,
F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/pc.v,1640929640,verilog,,F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/regfile.v,,pc,,,,,,,,
F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/regfile.v,1640929640,verilog,,F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/signext.v,,regfile,,,,,,,,
F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/signext.v,1640929640,verilog,,F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/sl2.v,,signext,,,,,,,,
F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/sl2.v,1640929640,verilog,,F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/top.v,,sl2,,,,,,,,
F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/top.v,1640929640,verilog,,F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/sim/testbench.v,,top,,,,,,,,
F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/sim/testbench.v,1640929640,verilog,,,,testbench,,,,,,,,
