
Node2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000088  00800200  0000152c  000015c0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000152c  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000001d  00800288  00800288  00001648  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001648  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 000002b0  00000000  00000000  000016a4  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00001c98  00000000  00000000  00001954  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000ebc  00000000  00000000  000035ec  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00001560  00000000  00000000  000044a8  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000640  00000000  00000000  00005a08  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000709  00000000  00000000  00006048  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000e6e  00000000  00000000  00006751  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000208  00000000  00000000  000075bf  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	dc c0       	rjmp	.+440    	; 0x1c6 <__bad_interrupt>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	93 c1       	rjmp	.+806    	; 0x34c <__vector_9>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	c4 c0       	rjmp	.+392    	; 0x1c6 <__bad_interrupt>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	ad c1       	rjmp	.+858    	; 0x3d0 <__vector_29>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a2 c0       	rjmp	.+324    	; 0x1c6 <__bad_interrupt>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	35 c3       	rjmp	.+1642   	; 0x6f8 <__vector_35>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	e7 c3       	rjmp	.+1998   	; 0x86c <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8e c0       	rjmp	.+284    	; 0x1c6 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	51 04       	cpc	r5, r1
      e6:	a3 04       	cpc	r10, r3
      e8:	a3 04       	cpc	r10, r3
      ea:	a3 04       	cpc	r10, r3
      ec:	a3 04       	cpc	r10, r3
      ee:	a3 04       	cpc	r10, r3
      f0:	a3 04       	cpc	r10, r3
      f2:	a3 04       	cpc	r10, r3
      f4:	51 04       	cpc	r5, r1
      f6:	a3 04       	cpc	r10, r3
      f8:	a3 04       	cpc	r10, r3
      fa:	a3 04       	cpc	r10, r3
      fc:	a3 04       	cpc	r10, r3
      fe:	a3 04       	cpc	r10, r3
     100:	a3 04       	cpc	r10, r3
     102:	a3 04       	cpc	r10, r3
     104:	53 04       	cpc	r5, r3
     106:	a3 04       	cpc	r10, r3
     108:	a3 04       	cpc	r10, r3
     10a:	a3 04       	cpc	r10, r3
     10c:	a3 04       	cpc	r10, r3
     10e:	a3 04       	cpc	r10, r3
     110:	a3 04       	cpc	r10, r3
     112:	a3 04       	cpc	r10, r3
     114:	a3 04       	cpc	r10, r3
     116:	a3 04       	cpc	r10, r3
     118:	a3 04       	cpc	r10, r3
     11a:	a3 04       	cpc	r10, r3
     11c:	a3 04       	cpc	r10, r3
     11e:	a3 04       	cpc	r10, r3
     120:	a3 04       	cpc	r10, r3
     122:	a3 04       	cpc	r10, r3
     124:	53 04       	cpc	r5, r3
     126:	a3 04       	cpc	r10, r3
     128:	a3 04       	cpc	r10, r3
     12a:	a3 04       	cpc	r10, r3
     12c:	a3 04       	cpc	r10, r3
     12e:	a3 04       	cpc	r10, r3
     130:	a3 04       	cpc	r10, r3
     132:	a3 04       	cpc	r10, r3
     134:	a3 04       	cpc	r10, r3
     136:	a3 04       	cpc	r10, r3
     138:	a3 04       	cpc	r10, r3
     13a:	a3 04       	cpc	r10, r3
     13c:	a3 04       	cpc	r10, r3
     13e:	a3 04       	cpc	r10, r3
     140:	a3 04       	cpc	r10, r3
     142:	a3 04       	cpc	r10, r3
     144:	9f 04       	cpc	r9, r15
     146:	a3 04       	cpc	r10, r3
     148:	a3 04       	cpc	r10, r3
     14a:	a3 04       	cpc	r10, r3
     14c:	a3 04       	cpc	r10, r3
     14e:	a3 04       	cpc	r10, r3
     150:	a3 04       	cpc	r10, r3
     152:	a3 04       	cpc	r10, r3
     154:	7c 04       	cpc	r7, r12
     156:	a3 04       	cpc	r10, r3
     158:	a3 04       	cpc	r10, r3
     15a:	a3 04       	cpc	r10, r3
     15c:	a3 04       	cpc	r10, r3
     15e:	a3 04       	cpc	r10, r3
     160:	a3 04       	cpc	r10, r3
     162:	a3 04       	cpc	r10, r3
     164:	a3 04       	cpc	r10, r3
     166:	a3 04       	cpc	r10, r3
     168:	a3 04       	cpc	r10, r3
     16a:	a3 04       	cpc	r10, r3
     16c:	a3 04       	cpc	r10, r3
     16e:	a3 04       	cpc	r10, r3
     170:	a3 04       	cpc	r10, r3
     172:	a3 04       	cpc	r10, r3
     174:	70 04       	cpc	r7, r0
     176:	a3 04       	cpc	r10, r3
     178:	a3 04       	cpc	r10, r3
     17a:	a3 04       	cpc	r10, r3
     17c:	a3 04       	cpc	r10, r3
     17e:	a3 04       	cpc	r10, r3
     180:	a3 04       	cpc	r10, r3
     182:	a3 04       	cpc	r10, r3
     184:	8e 04       	cpc	r8, r14

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	12 e0       	ldi	r17, 0x02	; 2
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	ec e2       	ldi	r30, 0x2C	; 44
     19e:	f5 e1       	ldi	r31, 0x15	; 21
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	a8 38       	cpi	r26, 0x88	; 136
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	22 e0       	ldi	r18, 0x02	; 2
     1b2:	a8 e8       	ldi	r26, 0x88	; 136
     1b4:	b2 e0       	ldi	r27, 0x02	; 2
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	a5 3a       	cpi	r26, 0xA5	; 165
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	58 d2       	rcall	.+1200   	; 0x672 <main>
     1c2:	0c 94 94 0a 	jmp	0x1528	; 0x1528 <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <CAN_init>:
		return -1;
	} else if (test_bit(MCP2515_read(MCP_TXB0CTRL), 5)){
		return -2;
	}
	return 0; 
}
     1c8:	cf 93       	push	r28
     1ca:	df 93       	push	r29
     1cc:	1f 92       	push	r1
     1ce:	cd b7       	in	r28, 0x3d	; 61
     1d0:	de b7       	in	r29, 0x3e	; 62
     1d2:	b0 d2       	rcall	.+1376   	; 0x734 <SPI_init>
     1d4:	27 d2       	rcall	.+1102   	; 0x624 <MCP2515_reset>
     1d6:	8f e9       	ldi	r24, 0x9F	; 159
     1d8:	9f e0       	ldi	r25, 0x0F	; 15
     1da:	01 97       	sbiw	r24, 0x01	; 1
     1dc:	f1 f7       	brne	.-4      	; 0x1da <CAN_init+0x12>
     1de:	00 c0       	rjmp	.+0      	; 0x1e0 <CAN_init+0x18>
     1e0:	00 00       	nop
     1e2:	8e e0       	ldi	r24, 0x0E	; 14
     1e4:	24 d2       	rcall	.+1096   	; 0x62e <MCP2515_read>
     1e6:	89 83       	std	Y+1, r24	; 0x01
     1e8:	89 81       	ldd	r24, Y+1	; 0x01
     1ea:	80 7e       	andi	r24, 0xE0	; 224
     1ec:	80 38       	cpi	r24, 0x80	; 128
     1ee:	31 f0       	breq	.+12     	; 0x1fc <CAN_init+0x34>
     1f0:	87 e0       	ldi	r24, 0x07	; 7
     1f2:	92 e0       	ldi	r25, 0x02	; 2
     1f4:	90 d5       	rcall	.+2848   	; 0xd16 <puts>
     1f6:	81 e0       	ldi	r24, 0x01	; 1
     1f8:	90 e0       	ldi	r25, 0x00	; 0
     1fa:	2c c0       	rjmp	.+88     	; 0x254 <CAN_init+0x8c>
     1fc:	41 e0       	ldi	r20, 0x01	; 1
     1fe:	61 e0       	ldi	r22, 0x01	; 1
     200:	8b e2       	ldi	r24, 0x2B	; 43
     202:	23 d2       	rcall	.+1094   	; 0x64a <MCP2515_bit_modify>
     204:	4f ef       	ldi	r20, 0xFF	; 255
     206:	60 e6       	ldi	r22, 0x60	; 96
     208:	80 e6       	ldi	r24, 0x60	; 96
     20a:	1f d2       	rcall	.+1086   	; 0x64a <MCP2515_bit_modify>
     20c:	40 e0       	ldi	r20, 0x00	; 0
     20e:	60 ee       	ldi	r22, 0xE0	; 224
     210:	8f e0       	ldi	r24, 0x0F	; 15
     212:	1b d2       	rcall	.+1078   	; 0x64a <MCP2515_bit_modify>
     214:	8e e0       	ldi	r24, 0x0E	; 14
     216:	0b d2       	rcall	.+1046   	; 0x62e <MCP2515_read>
     218:	89 83       	std	Y+1, r24	; 0x01
     21a:	89 81       	ldd	r24, Y+1	; 0x01
     21c:	80 7e       	andi	r24, 0xE0	; 224
     21e:	31 f0       	breq	.+12     	; 0x22c <CAN_init+0x64>
     220:	82 e3       	ldi	r24, 0x32	; 50
     222:	92 e0       	ldi	r25, 0x02	; 2
     224:	78 d5       	rcall	.+2800   	; 0xd16 <puts>
     226:	81 e0       	ldi	r24, 0x01	; 1
     228:	90 e0       	ldi	r25, 0x00	; 0
     22a:	14 c0       	rjmp	.+40     	; 0x254 <CAN_init+0x8c>
     22c:	eb e6       	ldi	r30, 0x6B	; 107
     22e:	f0 e0       	ldi	r31, 0x00	; 0
     230:	80 81       	ld	r24, Z
     232:	80 64       	ori	r24, 0x40	; 64
     234:	80 83       	st	Z, r24
     236:	e8 e6       	ldi	r30, 0x68	; 104
     238:	f0 e0       	ldi	r31, 0x00	; 0
     23a:	80 81       	ld	r24, Z
     23c:	81 60       	ori	r24, 0x01	; 1
     23e:	80 83       	st	Z, r24
     240:	e9 e6       	ldi	r30, 0x69	; 105
     242:	f0 e0       	ldi	r31, 0x00	; 0
     244:	80 81       	ld	r24, Z
     246:	8d 7f       	andi	r24, 0xFD	; 253
     248:	80 83       	st	Z, r24
     24a:	80 81       	ld	r24, Z
     24c:	8e 7f       	andi	r24, 0xFE	; 254
     24e:	80 83       	st	Z, r24
     250:	80 e0       	ldi	r24, 0x00	; 0
     252:	90 e0       	ldi	r25, 0x00	; 0
     254:	0f 90       	pop	r0
     256:	df 91       	pop	r29
     258:	cf 91       	pop	r28
     25a:	08 95       	ret

0000025c <CAN_recieve>:
     25c:	7f 92       	push	r7
     25e:	8f 92       	push	r8
     260:	9f 92       	push	r9
     262:	af 92       	push	r10
     264:	bf 92       	push	r11
     266:	cf 92       	push	r12
     268:	df 92       	push	r13
     26a:	ef 92       	push	r14
     26c:	ff 92       	push	r15
     26e:	0f 93       	push	r16
     270:	1f 93       	push	r17
     272:	cf 93       	push	r28
     274:	df 93       	push	r29
     276:	cd b7       	in	r28, 0x3d	; 61
     278:	de b7       	in	r29, 0x3e	; 62
     27a:	2c 97       	sbiw	r28, 0x0c	; 12
     27c:	0f b6       	in	r0, 0x3f	; 63
     27e:	f8 94       	cli
     280:	de bf       	out	0x3e, r29	; 62
     282:	0f be       	out	0x3f, r0	; 63
     284:	cd bf       	out	0x3d, r28	; 61
     286:	5c 01       	movw	r10, r24
     288:	81 e6       	ldi	r24, 0x61	; 97
     28a:	d1 d1       	rcall	.+930    	; 0x62e <MCP2515_read>
     28c:	88 2e       	mov	r8, r24
     28e:	82 e6       	ldi	r24, 0x62	; 98
     290:	ce d1       	rcall	.+924    	; 0x62e <MCP2515_read>
     292:	82 95       	swap	r24
     294:	86 95       	lsr	r24
     296:	87 70       	andi	r24, 0x07	; 7
     298:	91 2c       	mov	r9, r1
     29a:	88 0c       	add	r8, r8
     29c:	99 1c       	adc	r9, r9
     29e:	88 0c       	add	r8, r8
     2a0:	99 1c       	adc	r9, r9
     2a2:	88 0c       	add	r8, r8
     2a4:	99 1c       	adc	r9, r9
     2a6:	88 2a       	or	r8, r24
     2a8:	85 e6       	ldi	r24, 0x65	; 101
     2aa:	c1 d1       	rcall	.+898    	; 0x62e <MCP2515_read>
     2ac:	8f 70       	andi	r24, 0x0F	; 15
     2ae:	c8 2e       	mov	r12, r24
     2b0:	d1 2c       	mov	r13, r1
     2b2:	89 e0       	ldi	r24, 0x09	; 9
     2b4:	c8 16       	cp	r12, r24
     2b6:	d1 04       	cpc	r13, r1
     2b8:	24 f0       	brlt	.+8      	; 0x2c2 <CAN_recieve+0x66>
     2ba:	68 94       	set
     2bc:	cc 24       	eor	r12, r12
     2be:	c3 f8       	bld	r12, 3
     2c0:	d1 2c       	mov	r13, r1
     2c2:	1c 14       	cp	r1, r12
     2c4:	1d 04       	cpc	r1, r13
     2c6:	9c f4       	brge	.+38     	; 0x2ee <CAN_recieve+0x92>
     2c8:	8e 01       	movw	r16, r28
     2ca:	0b 5f       	subi	r16, 0xFB	; 251
     2cc:	1f 4f       	sbci	r17, 0xFF	; 255
     2ce:	78 01       	movw	r14, r16
     2d0:	ec 0c       	add	r14, r12
     2d2:	fd 1c       	adc	r15, r13
     2d4:	0f 2e       	mov	r0, r31
     2d6:	f6 e6       	ldi	r31, 0x66	; 102
     2d8:	7f 2e       	mov	r7, r31
     2da:	f0 2d       	mov	r31, r0
     2dc:	87 2d       	mov	r24, r7
     2de:	a7 d1       	rcall	.+846    	; 0x62e <MCP2515_read>
     2e0:	f8 01       	movw	r30, r16
     2e2:	81 93       	st	Z+, r24
     2e4:	8f 01       	movw	r16, r30
     2e6:	73 94       	inc	r7
     2e8:	ee 15       	cp	r30, r14
     2ea:	ff 05       	cpc	r31, r15
     2ec:	b9 f7       	brne	.-18     	; 0x2dc <CAN_recieve+0x80>
     2ee:	10 92 8a 02 	sts	0x028A, r1
     2f2:	9a 82       	std	Y+2, r9	; 0x02
     2f4:	89 82       	std	Y+1, r8	; 0x01
     2f6:	dc 82       	std	Y+4, r13	; 0x04
     2f8:	cb 82       	std	Y+3, r12	; 0x03
     2fa:	8c e0       	ldi	r24, 0x0C	; 12
     2fc:	fe 01       	movw	r30, r28
     2fe:	31 96       	adiw	r30, 0x01	; 1
     300:	d5 01       	movw	r26, r10
     302:	01 90       	ld	r0, Z+
     304:	0d 92       	st	X+, r0
     306:	8a 95       	dec	r24
     308:	e1 f7       	brne	.-8      	; 0x302 <CAN_recieve+0xa6>
     30a:	c5 01       	movw	r24, r10
     30c:	2c 96       	adiw	r28, 0x0c	; 12
     30e:	0f b6       	in	r0, 0x3f	; 63
     310:	f8 94       	cli
     312:	de bf       	out	0x3e, r29	; 62
     314:	0f be       	out	0x3f, r0	; 63
     316:	cd bf       	out	0x3d, r28	; 61
     318:	df 91       	pop	r29
     31a:	cf 91       	pop	r28
     31c:	1f 91       	pop	r17
     31e:	0f 91       	pop	r16
     320:	ff 90       	pop	r15
     322:	ef 90       	pop	r14
     324:	df 90       	pop	r13
     326:	cf 90       	pop	r12
     328:	bf 90       	pop	r11
     32a:	af 90       	pop	r10
     32c:	9f 90       	pop	r9
     32e:	8f 90       	pop	r8
     330:	7f 90       	pop	r7
     332:	08 95       	ret

00000334 <CAN_int_vect>:

void CAN_int_vect(){
	//set recieve flag to 0
	MCP2515_bit_modify(MCP_CANINTF, 0x01, 0x00);
     334:	40 e0       	ldi	r20, 0x00	; 0
     336:	61 e0       	ldi	r22, 0x01	; 1
     338:	8c e2       	ldi	r24, 0x2C	; 44
     33a:	87 d1       	rcall	.+782    	; 0x64a <MCP2515_bit_modify>
	//set transmit flag to 0 
	MCP2515_bit_modify(MCP_CANINTF, 0x04, 0x00);
     33c:	40 e0       	ldi	r20, 0x00	; 0
     33e:	64 e0       	ldi	r22, 0x04	; 4
     340:	8c e2       	ldi	r24, 0x2C	; 44
     342:	83 d1       	rcall	.+774    	; 0x64a <MCP2515_bit_modify>
	rx_int_flag = 1;
     344:	81 e0       	ldi	r24, 0x01	; 1
     346:	80 93 8a 02 	sts	0x028A, r24
     34a:	08 95       	ret

0000034c <__vector_9>:
	
}

ISR(PCINT0_vect){
     34c:	1f 92       	push	r1
     34e:	0f 92       	push	r0
     350:	0f b6       	in	r0, 0x3f	; 63
     352:	0f 92       	push	r0
     354:	11 24       	eor	r1, r1
     356:	0b b6       	in	r0, 0x3b	; 59
     358:	0f 92       	push	r0
     35a:	2f 93       	push	r18
     35c:	3f 93       	push	r19
     35e:	4f 93       	push	r20
     360:	5f 93       	push	r21
     362:	6f 93       	push	r22
     364:	7f 93       	push	r23
     366:	8f 93       	push	r24
     368:	9f 93       	push	r25
     36a:	af 93       	push	r26
     36c:	bf 93       	push	r27
     36e:	ef 93       	push	r30
     370:	ff 93       	push	r31
	//RX0 interrupt flag set to 0
	CAN_int_vect();
     372:	e0 df       	rcall	.-64     	; 0x334 <CAN_int_vect>
     374:	ff 91       	pop	r31
     376:	ef 91       	pop	r30
     378:	bf 91       	pop	r27
     37a:	af 91       	pop	r26
     37c:	9f 91       	pop	r25
     37e:	8f 91       	pop	r24
     380:	7f 91       	pop	r23
     382:	6f 91       	pop	r22
     384:	5f 91       	pop	r21
     386:	4f 91       	pop	r20
     388:	3f 91       	pop	r19
     38a:	2f 91       	pop	r18
     38c:	0f 90       	pop	r0
     38e:	0b be       	out	0x3b, r0	; 59
     390:	0f 90       	pop	r0
     392:	0f be       	out	0x3f, r0	; 63
     394:	0f 90       	pop	r0
     396:	1f 90       	pop	r1
     398:	18 95       	reti

0000039a <ADC_init>:
	while(!ADC_ready);
	ADC_ready = 0;
	uint16_t data = ADCL | ADCH << 8;

	return data;
}
     39a:	80 98       	cbi	0x10, 0	; 16
     39c:	ea e7       	ldi	r30, 0x7A	; 122
     39e:	f0 e0       	ldi	r31, 0x00	; 0
     3a0:	80 81       	ld	r24, Z
     3a2:	80 68       	ori	r24, 0x80	; 128
     3a4:	80 83       	st	Z, r24
     3a6:	80 81       	ld	r24, Z
     3a8:	84 60       	ori	r24, 0x04	; 4
     3aa:	80 83       	st	Z, r24
     3ac:	80 81       	ld	r24, Z
     3ae:	82 60       	ori	r24, 0x02	; 2
     3b0:	80 83       	st	Z, r24
     3b2:	80 81       	ld	r24, Z
     3b4:	81 60       	ori	r24, 0x01	; 1
     3b6:	80 83       	st	Z, r24
     3b8:	ac e7       	ldi	r26, 0x7C	; 124
     3ba:	b0 e0       	ldi	r27, 0x00	; 0
     3bc:	8c 91       	ld	r24, X
     3be:	80 68       	ori	r24, 0x80	; 128
     3c0:	8c 93       	st	X, r24
     3c2:	8c 91       	ld	r24, X
     3c4:	80 64       	ori	r24, 0x40	; 64
     3c6:	8c 93       	st	X, r24
     3c8:	80 81       	ld	r24, Z
     3ca:	88 60       	ori	r24, 0x08	; 8
     3cc:	80 83       	st	Z, r24
     3ce:	08 95       	ret

000003d0 <__vector_29>:



ISR(ADC_vect){
     3d0:	1f 92       	push	r1
     3d2:	0f 92       	push	r0
     3d4:	0f b6       	in	r0, 0x3f	; 63
     3d6:	0f 92       	push	r0
     3d8:	11 24       	eor	r1, r1
     3da:	8f 93       	push	r24
     3dc:	9f 93       	push	r25
	ADC_ready = 1;
     3de:	81 e0       	ldi	r24, 0x01	; 1
     3e0:	90 e0       	ldi	r25, 0x00	; 0
     3e2:	90 93 93 02 	sts	0x0293, r25
     3e6:	80 93 92 02 	sts	0x0292, r24
	//wake up the CPU
}
     3ea:	9f 91       	pop	r25
     3ec:	8f 91       	pop	r24
     3ee:	0f 90       	pop	r0
     3f0:	0f be       	out	0x3f, r0	; 63
     3f2:	0f 90       	pop	r0
     3f4:	1f 90       	pop	r1
     3f6:	18 95       	reti

000003f8 <DAC_init>:
#include <avr/io.h>
#include "bit_functions.h"
#include <avr/interrupt.h>

void DAC_init(void){
	sei();
     3f8:	78 94       	sei
	TWI_Master_Initialise();
     3fa:	0c d2       	rcall	.+1048   	; 0x814 <TWI_Master_Initialise>
	cli();
     3fc:	f8 94       	cli
	//set_bit(TWSR, TWPS1); 
	//set_bit(TWSR, TWPS0);
	
	
	//Set SDA og SCK til output
	set_bit(DDRD, PD0);
     3fe:	50 9a       	sbi	0x0a, 0	; 10
	set_bit(DDRD, PD1);
     400:	51 9a       	sbi	0x0a, 1	; 10
     402:	08 95       	ret

00000404 <DAC_send_data>:
}

void DAC_send_data(uint8_t data){
     404:	cf 93       	push	r28
     406:	df 93       	push	r29
     408:	00 d0       	rcall	.+0      	; 0x40a <DAC_send_data+0x6>
     40a:	cd b7       	in	r28, 0x3d	; 61
     40c:	de b7       	in	r29, 0x3e	; 62
	//Send motor voltage to DAC
	
	uint8_t address = 0b01010000; //8 bits slave address - OUT0
	uint8_t command = 0b00000000;		  //command choose DAC0
	
	uint8_t msg[3] = {address, command, data};
     40e:	90 e5       	ldi	r25, 0x50	; 80
     410:	99 83       	std	Y+1, r25	; 0x01
     412:	1a 82       	std	Y+2, r1	; 0x02
     414:	8b 83       	std	Y+3, r24	; 0x03
	TWI_Start_Transceiver_With_Data(msg, 3);
     416:	63 e0       	ldi	r22, 0x03	; 3
     418:	ce 01       	movw	r24, r28
     41a:	01 96       	adiw	r24, 0x01	; 1
     41c:	05 d2       	rcall	.+1034   	; 0x828 <TWI_Start_Transceiver_With_Data>
}
     41e:	0f 90       	pop	r0
     420:	0f 90       	pop	r0
     422:	0f 90       	pop	r0
     424:	df 91       	pop	r29
     426:	cf 91       	pop	r28
     428:	08 95       	ret

0000042a <motor_set_dir>:

int16_t motor_read_encoder(void){
	int data = motor_read_encoder_unscaled();

	return -((double)(255)/(0-right_pos))*data;
}
     42a:	80 91 96 02 	lds	r24, 0x0296
     42e:	81 30       	cpi	r24, 0x01	; 1
     430:	31 f4       	brne	.+12     	; 0x43e <motor_set_dir+0x14>
     432:	e2 e0       	ldi	r30, 0x02	; 2
     434:	f1 e0       	ldi	r31, 0x01	; 1
     436:	80 81       	ld	r24, Z
     438:	8d 7f       	andi	r24, 0xFD	; 253
     43a:	80 83       	st	Z, r24
     43c:	08 95       	ret
     43e:	e2 e0       	ldi	r30, 0x02	; 2
     440:	f1 e0       	ldi	r31, 0x01	; 1
     442:	80 81       	ld	r24, Z
     444:	82 60       	ori	r24, 0x02	; 2
     446:	80 83       	st	Z, r24
     448:	08 95       	ret

0000044a <motor_drive>:
     44a:	cf 93       	push	r28
     44c:	c8 2f       	mov	r28, r24
     44e:	ed df       	rcall	.-38     	; 0x42a <motor_set_dir>
     450:	8c 2f       	mov	r24, r28
     452:	d8 df       	rcall	.-80     	; 0x404 <DAC_send_data>
     454:	cf 91       	pop	r28
     456:	08 95       	ret

00000458 <motor_reset_encoder>:
     458:	e2 e0       	ldi	r30, 0x02	; 2
     45a:	f1 e0       	ldi	r31, 0x01	; 1
     45c:	80 81       	ld	r24, Z
     45e:	8f 7b       	andi	r24, 0xBF	; 191
     460:	80 83       	st	Z, r24
     462:	2f ef       	ldi	r18, 0xFF	; 255
     464:	8a e6       	ldi	r24, 0x6A	; 106
     466:	93 e0       	ldi	r25, 0x03	; 3
     468:	21 50       	subi	r18, 0x01	; 1
     46a:	80 40       	sbci	r24, 0x00	; 0
     46c:	90 40       	sbci	r25, 0x00	; 0
     46e:	e1 f7       	brne	.-8      	; 0x468 <motor_reset_encoder+0x10>
     470:	00 c0       	rjmp	.+0      	; 0x472 <motor_reset_encoder+0x1a>
     472:	00 00       	nop
     474:	80 81       	ld	r24, Z
     476:	80 64       	ori	r24, 0x40	; 64
     478:	80 83       	st	Z, r24
     47a:	08 95       	ret

0000047c <motor_read_encoder_unscaled>:
     47c:	e2 e0       	ldi	r30, 0x02	; 2
     47e:	f1 e0       	ldi	r31, 0x01	; 1
     480:	80 81       	ld	r24, Z
     482:	8f 7d       	andi	r24, 0xDF	; 223
     484:	80 83       	st	Z, r24
     486:	80 81       	ld	r24, Z
     488:	87 7f       	andi	r24, 0xF7	; 247
     48a:	80 83       	st	Z, r24
     48c:	2f ef       	ldi	r18, 0xFF	; 255
     48e:	39 ef       	ldi	r19, 0xF9	; 249
     490:	40 e0       	ldi	r20, 0x00	; 0
     492:	21 50       	subi	r18, 0x01	; 1
     494:	30 40       	sbci	r19, 0x00	; 0
     496:	40 40       	sbci	r20, 0x00	; 0
     498:	e1 f7       	brne	.-8      	; 0x492 <motor_read_encoder_unscaled+0x16>
     49a:	00 c0       	rjmp	.+0      	; 0x49c <motor_read_encoder_unscaled+0x20>
     49c:	00 00       	nop
     49e:	80 91 06 01 	lds	r24, 0x0106
     4a2:	90 e0       	ldi	r25, 0x00	; 0
     4a4:	98 2f       	mov	r25, r24
     4a6:	88 27       	eor	r24, r24
     4a8:	20 81       	ld	r18, Z
     4aa:	28 60       	ori	r18, 0x08	; 8
     4ac:	20 83       	st	Z, r18
     4ae:	2f ef       	ldi	r18, 0xFF	; 255
     4b0:	39 ef       	ldi	r19, 0xF9	; 249
     4b2:	40 e0       	ldi	r20, 0x00	; 0
     4b4:	21 50       	subi	r18, 0x01	; 1
     4b6:	30 40       	sbci	r19, 0x00	; 0
     4b8:	40 40       	sbci	r20, 0x00	; 0
     4ba:	e1 f7       	brne	.-8      	; 0x4b4 <motor_read_encoder_unscaled+0x38>
     4bc:	00 c0       	rjmp	.+0      	; 0x4be <motor_read_encoder_unscaled+0x42>
     4be:	00 00       	nop
     4c0:	20 91 06 01 	lds	r18, 0x0106
     4c4:	30 81       	ld	r19, Z
     4c6:	30 62       	ori	r19, 0x20	; 32
     4c8:	30 83       	st	Z, r19
     4ca:	82 2b       	or	r24, r18
     4cc:	08 95       	ret

000004ce <motor_calibration>:

void motor_calibration(void){
	//drive to left corner
	dir = LEFT;
     4ce:	81 e0       	ldi	r24, 0x01	; 1
     4d0:	80 93 96 02 	sts	0x0296, r24
	motor_drive(150);
     4d4:	86 e9       	ldi	r24, 0x96	; 150
     4d6:	90 e0       	ldi	r25, 0x00	; 0
     4d8:	b8 df       	rcall	.-144    	; 0x44a <motor_drive>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     4da:	2f ef       	ldi	r18, 0xFF	; 255
     4dc:	8d e2       	ldi	r24, 0x2D	; 45
     4de:	92 e2       	ldi	r25, 0x22	; 34
     4e0:	21 50       	subi	r18, 0x01	; 1
     4e2:	80 40       	sbci	r24, 0x00	; 0
     4e4:	90 40       	sbci	r25, 0x00	; 0
     4e6:	e1 f7       	brne	.-8      	; 0x4e0 <motor_calibration+0x12>
     4e8:	00 c0       	rjmp	.+0      	; 0x4ea <motor_calibration+0x1c>
     4ea:	00 00       	nop
	_delay_ms(700);
	
	//choose zero-position
	motor_reset_encoder();
     4ec:	b5 df       	rcall	.-150    	; 0x458 <motor_reset_encoder>
	
	dir = RIGHT;
     4ee:	10 92 96 02 	sts	0x0296, r1
	motor_drive(150);
     4f2:	86 e9       	ldi	r24, 0x96	; 150
     4f4:	90 e0       	ldi	r25, 0x00	; 0
     4f6:	a9 df       	rcall	.-174    	; 0x44a <motor_drive>
     4f8:	2f ef       	ldi	r18, 0xFF	; 255
     4fa:	8d e2       	ldi	r24, 0x2D	; 45
     4fc:	92 e2       	ldi	r25, 0x22	; 34
     4fe:	21 50       	subi	r18, 0x01	; 1
     500:	80 40       	sbci	r24, 0x00	; 0
     502:	90 40       	sbci	r25, 0x00	; 0
     504:	e1 f7       	brne	.-8      	; 0x4fe <motor_calibration+0x30>
     506:	00 c0       	rjmp	.+0      	; 0x508 <motor_calibration+0x3a>
     508:	00 00       	nop
	_delay_ms(700);
	right_pos = motor_read_encoder_unscaled();
     50a:	b8 df       	rcall	.-144    	; 0x47c <motor_read_encoder_unscaled>
     50c:	90 93 98 02 	sts	0x0298, r25
     510:	80 93 97 02 	sts	0x0297, r24
	printf("right encoder value %d\n", motor_read_encoder_unscaled());
     514:	b3 df       	rcall	.-154    	; 0x47c <motor_read_encoder_unscaled>
     516:	9f 93       	push	r25
     518:	8f 93       	push	r24
     51a:	81 e5       	ldi	r24, 0x51	; 81
     51c:	92 e0       	ldi	r25, 0x02	; 2
     51e:	9f 93       	push	r25
     520:	8f 93       	push	r24
     522:	e8 d3       	rcall	.+2000   	; 0xcf4 <printf>
	motor_drive(STOP);
     524:	80 e0       	ldi	r24, 0x00	; 0
     526:	90 e0       	ldi	r25, 0x00	; 0
     528:	90 df       	rcall	.-224    	; 0x44a <motor_drive>
	
	dir = LEFT;
     52a:	81 e0       	ldi	r24, 0x01	; 1
     52c:	80 93 96 02 	sts	0x0296, r24
	motor_drive(150);
     530:	86 e9       	ldi	r24, 0x96	; 150
     532:	90 e0       	ldi	r25, 0x00	; 0
     534:	8a df       	rcall	.-236    	; 0x44a <motor_drive>
	left_pos = motor_read_encoder_unscaled();
     536:	a2 df       	rcall	.-188    	; 0x47c <motor_read_encoder_unscaled>
     538:	90 93 95 02 	sts	0x0295, r25
     53c:	80 93 94 02 	sts	0x0294, r24
     540:	2f ef       	ldi	r18, 0xFF	; 255
     542:	87 e9       	ldi	r24, 0x97	; 151
     544:	9a e3       	ldi	r25, 0x3A	; 58
     546:	21 50       	subi	r18, 0x01	; 1
     548:	80 40       	sbci	r24, 0x00	; 0
     54a:	90 40       	sbci	r25, 0x00	; 0
     54c:	e1 f7       	brne	.-8      	; 0x546 <motor_calibration+0x78>
     54e:	00 c0       	rjmp	.+0      	; 0x550 <motor_calibration+0x82>
     550:	00 00       	nop
	_delay_ms(1200);
	motor_reset_encoder();
     552:	82 df       	rcall	.-252    	; 0x458 <motor_reset_encoder>
     554:	0f 90       	pop	r0
     556:	0f 90       	pop	r0
     558:	0f 90       	pop	r0
     55a:	0f 90       	pop	r0
     55c:	08 95       	ret

0000055e <motor_init>:
int prev_error = 0; 

 

void motor_init(void){
	DAC_init();
     55e:	4c df       	rcall	.-360    	; 0x3f8 <DAC_init>
	//declare output pins
	set_bit(DDRH, PH4);				//EN as output
     560:	e1 e0       	ldi	r30, 0x01	; 1
     562:	f1 e0       	ldi	r31, 0x01	; 1
     564:	80 81       	ld	r24, Z
     566:	80 61       	ori	r24, 0x10	; 16
     568:	80 83       	st	Z, r24
	//enable motor
	set_bit(PORTH, PH4);
     56a:	a2 e0       	ldi	r26, 0x02	; 2
     56c:	b1 e0       	ldi	r27, 0x01	; 1
     56e:	8c 91       	ld	r24, X
     570:	80 61       	ori	r24, 0x10	; 16
     572:	8c 93       	st	X, r24
	set_bit(DDRH, PH1);				//DIR as output
     574:	80 81       	ld	r24, Z
     576:	82 60       	ori	r24, 0x02	; 2
     578:	80 83       	st	Z, r24
	set_bit(DDRH, PH5);				//!OE as output
     57a:	80 81       	ld	r24, Z
     57c:	80 62       	ori	r24, 0x20	; 32
     57e:	80 83       	st	Z, r24
	set_bit(DDRH, PH3);				//SEL as output
     580:	80 81       	ld	r24, Z
     582:	88 60       	ori	r24, 0x08	; 8
     584:	80 83       	st	Z, r24
	set_bit(DDRH, PH6);				//!RST as output
     586:	80 81       	ld	r24, Z
     588:	80 64       	ori	r24, 0x40	; 64
     58a:	80 83       	st	Z, r24
	
	set_bit(PORTH, PH5);			//Output enables
     58c:	8c 91       	ld	r24, X
     58e:	80 62       	ori	r24, 0x20	; 32
     590:	8c 93       	st	X, r24
	set_bit(PORTH, PH6);			//set restart to pin
     592:	8c 91       	ld	r24, X
     594:	80 64       	ori	r24, 0x40	; 64
     596:	8c 93       	st	X, r24
	
	
	
	DDRK = 0x00;
     598:	10 92 07 01 	sts	0x0107, r1
	motor_reset_encoder();
     59c:	5d df       	rcall	.-326    	; 0x458 <motor_reset_encoder>
	
	sei();
     59e:	78 94       	sei
	motor_calibration();
     5a0:	96 df       	rcall	.-212    	; 0x4ce <motor_calibration>
	cli();
     5a2:	f8 94       	cli
	
	
	
	//Set timer/counter0 interrupt
	//Normal mode
	clr_bit(TCCR3A, WGM31);
     5a4:	e0 e9       	ldi	r30, 0x90	; 144
     5a6:	f0 e0       	ldi	r31, 0x00	; 0
     5a8:	80 81       	ld	r24, Z
     5aa:	8d 7f       	andi	r24, 0xFD	; 253
     5ac:	80 83       	st	Z, r24
	clr_bit(TCCR3A, WGM30);
     5ae:	80 81       	ld	r24, Z
     5b0:	8e 7f       	andi	r24, 0xFE	; 254
     5b2:	80 83       	st	Z, r24
	
	//Prescaler Fosc/8
	set_bit(TCCR3B, CS31);
     5b4:	e1 e9       	ldi	r30, 0x91	; 145
     5b6:	f0 e0       	ldi	r31, 0x00	; 0
     5b8:	80 81       	ld	r24, Z
     5ba:	82 60       	ori	r24, 0x02	; 2
     5bc:	80 83       	st	Z, r24

	//Interrupt enable overflow
	set_bit(TIMSK3, TOIE3);
     5be:	e1 e7       	ldi	r30, 0x71	; 113
     5c0:	f0 e0       	ldi	r31, 0x00	; 0
     5c2:	80 81       	ld	r24, Z
     5c4:	81 60       	ori	r24, 0x01	; 1
     5c6:	80 83       	st	Z, r24
     5c8:	08 95       	ret

000005ca <servo_init>:
#include "driver_servo.h"
#include <stdio.h>
#include <avr/io.h>
#include "driver_uart.h"
void servo_init(void){
	pwm_init();
     5ca:	c9 d0       	rcall	.+402    	; 0x75e <pwm_init>
	//initialize to center position
	pwm_set_pulse_width(0.0015);
     5cc:	66 ea       	ldi	r22, 0xA6	; 166
     5ce:	7b e9       	ldi	r23, 0x9B	; 155
     5d0:	84 ec       	ldi	r24, 0xC4	; 196
     5d2:	9a e3       	ldi	r25, 0x3A	; 58
     5d4:	eb c0       	rjmp	.+470    	; 0x7ac <pwm_set_pulse_width>
     5d6:	08 95       	ret

000005d8 <solenoid_init>:
#include <util/delay.h>


void solenoid_init(void){
	//Set solenoidpin(A1 == PF1) to output
	set_bit(DDRF, PF1);
     5d8:	81 9a       	sbi	0x10, 1	; 16
	set_bit(PORTF, PF1);
     5da:	89 9a       	sbi	0x11, 1	; 17
     5dc:	08 95       	ret

000005de <UART_transmit>:

int UART_transmit(unsigned char data, FILE *stream){
	
	//Wait for empty transmit buffer
	
	while(!( UCSR0A & (1<<UDRE0)) );
     5de:	e0 ec       	ldi	r30, 0xC0	; 192
     5e0:	f0 e0       	ldi	r31, 0x00	; 0
     5e2:	90 81       	ld	r25, Z
     5e4:	95 ff       	sbrs	r25, 5
     5e6:	fd cf       	rjmp	.-6      	; 0x5e2 <UART_transmit+0x4>
 
	//Put data into buffer, sends the data
 
	UDR0 = data;
     5e8:	80 93 c6 00 	sts	0x00C6, r24
	return 0; 
}
     5ec:	80 e0       	ldi	r24, 0x00	; 0
     5ee:	90 e0       	ldi	r25, 0x00	; 0
     5f0:	08 95       	ret

000005f2 <UART_receive>:

unsigned char UART_receive(){

	//Wait for data to be received

	while( !(UCSR0A & (1<<RXC0)) );
     5f2:	e0 ec       	ldi	r30, 0xC0	; 192
     5f4:	f0 e0       	ldi	r31, 0x00	; 0
     5f6:	80 81       	ld	r24, Z
     5f8:	88 23       	and	r24, r24
     5fa:	ec f7       	brge	.-6      	; 0x5f6 <UART_receive+0x4>
 
	//Get and return received data from buffer
 
	return UDR0;
     5fc:	80 91 c6 00 	lds	r24, 0x00C6
}
     600:	08 95       	ret

00000602 <UART_init>:

int UART_init(unsigned int ubrr){
/* 
Set baud rate
 */
	UBRR0L = ubrr;
     602:	80 93 c4 00 	sts	0x00C4, r24

/* 
Enable receiver and transmitter
 */
	UCSR0B =(1<<RXEN0)|(1<<TXEN0);
     606:	88 e1       	ldi	r24, 0x18	; 24
     608:	80 93 c1 00 	sts	0x00C1, r24
	
	uart = fdevopen(&UART_transmit, &UART_receive);
     60c:	69 ef       	ldi	r22, 0xF9	; 249
     60e:	72 e0       	ldi	r23, 0x02	; 2
     610:	8f ee       	ldi	r24, 0xEF	; 239
     612:	92 e0       	ldi	r25, 0x02	; 2
     614:	25 d3       	rcall	.+1610   	; 0xc60 <fdevopen>
     616:	90 93 9a 02 	sts	0x029A, r25
     61a:	80 93 99 02 	sts	0x0299, r24
	
	
	return 0; 
}
     61e:	80 e0       	ldi	r24, 0x00	; 0
     620:	90 e0       	ldi	r25, 0x00	; 0
     622:	08 95       	ret

00000624 <MCP2515_reset>:
	SPI_read_write(MCP_READ_STATUS);
	status = SPI_read_write(0xFF);
	status = SPI_read_write(0xFF);		//send same data two times
	SPI_deactivate_SS();	
	return status;
}
     624:	83 d0       	rcall	.+262    	; 0x72c <SPI_activate_SS>
     626:	80 ec       	ldi	r24, 0xC0	; 192
     628:	7b d0       	rcall	.+246    	; 0x720 <SPI_read_write>
     62a:	82 c0       	rjmp	.+260    	; 0x730 <SPI_deactivate_SS>
     62c:	08 95       	ret

0000062e <MCP2515_read>:
     62e:	cf 93       	push	r28
     630:	c8 2f       	mov	r28, r24
     632:	7c d0       	rcall	.+248    	; 0x72c <SPI_activate_SS>
     634:	83 e0       	ldi	r24, 0x03	; 3
     636:	74 d0       	rcall	.+232    	; 0x720 <SPI_read_write>
     638:	8c 2f       	mov	r24, r28
     63a:	72 d0       	rcall	.+228    	; 0x720 <SPI_read_write>
     63c:	80 e0       	ldi	r24, 0x00	; 0
     63e:	70 d0       	rcall	.+224    	; 0x720 <SPI_read_write>
     640:	c8 2f       	mov	r28, r24
     642:	76 d0       	rcall	.+236    	; 0x730 <SPI_deactivate_SS>
     644:	8c 2f       	mov	r24, r28
     646:	cf 91       	pop	r28
     648:	08 95       	ret

0000064a <MCP2515_bit_modify>:


void MCP2515_bit_modify(uint8_t address, uint8_t mask_byte, uint8_t data_byte){
     64a:	1f 93       	push	r17
     64c:	cf 93       	push	r28
     64e:	df 93       	push	r29
     650:	18 2f       	mov	r17, r24
     652:	d6 2f       	mov	r29, r22
     654:	c4 2f       	mov	r28, r20
	SPI_activate_SS();
     656:	6a d0       	rcall	.+212    	; 0x72c <SPI_activate_SS>
	SPI_read_write(MCP_BITMOD);
     658:	85 e0       	ldi	r24, 0x05	; 5
     65a:	62 d0       	rcall	.+196    	; 0x720 <SPI_read_write>
	SPI_read_write(address);
     65c:	81 2f       	mov	r24, r17
     65e:	60 d0       	rcall	.+192    	; 0x720 <SPI_read_write>
	SPI_read_write(mask_byte);
     660:	8d 2f       	mov	r24, r29
     662:	5e d0       	rcall	.+188    	; 0x720 <SPI_read_write>
	SPI_read_write(data_byte);
     664:	8c 2f       	mov	r24, r28
     666:	5c d0       	rcall	.+184    	; 0x720 <SPI_read_write>
	SPI_deactivate_SS();
     668:	63 d0       	rcall	.+198    	; 0x730 <SPI_deactivate_SS>
     66a:	df 91       	pop	r29
     66c:	cf 91       	pop	r28
     66e:	1f 91       	pop	r17
     670:	08 95       	ret

00000672 <main>:
int solenoid_button = 0;
typedef enum {IDLE = 0, EASY = 1, MEDIUM = 2, HARD = 3, PLAY} states;
states current_state = IDLE;

int main(void)
{
     672:	cf 93       	push	r28
     674:	df 93       	push	r29
     676:	cd b7       	in	r28, 0x3d	; 61
     678:	de b7       	in	r29, 0x3e	; 62
     67a:	2c 97       	sbiw	r28, 0x0c	; 12
     67c:	0f b6       	in	r0, 0x3f	; 63
     67e:	f8 94       	cli
     680:	de bf       	out	0x3e, r29	; 62
     682:	0f be       	out	0x3f, r0	; 63
     684:	cd bf       	out	0x3d, r28	; 61
	
	cli();
     686:	f8 94       	cli
	UART_init(MYUBRR);
     688:	87 e6       	ldi	r24, 0x67	; 103
     68a:	90 e0       	ldi	r25, 0x00	; 0
     68c:	ba df       	rcall	.-140    	; 0x602 <UART_init>
	CAN_init();
     68e:	9c dd       	rcall	.-1224   	; 0x1c8 <CAN_init>
	servo_init();
     690:	9c df       	rcall	.-200    	; 0x5ca <servo_init>
	ADC_init();
     692:	83 de       	rcall	.-762    	; 0x39a <ADC_init>
	solenoid_init();
     694:	a1 df       	rcall	.-190    	; 0x5d8 <solenoid_init>
	motor_init();
     696:	63 df       	rcall	.-314    	; 0x55e <motor_init>
	sei();
     698:	78 94       	sei
	
	while(1)
	{
		if (rx_int_flag){
			Message recieve_msg = CAN_recieve();
			printf("rx %d \t", recieve_msg.data[0]);
     69a:	0f 2e       	mov	r0, r31
     69c:	f9 e6       	ldi	r31, 0x69	; 105
     69e:	cf 2e       	mov	r12, r31
     6a0:	f2 e0       	ldi	r31, 0x02	; 2
     6a2:	df 2e       	mov	r13, r31
     6a4:	f0 2d       	mov	r31, r0
			printf("lx %d \t", recieve_msg.data[1]);
     6a6:	0f 2e       	mov	r0, r31
     6a8:	f1 e7       	ldi	r31, 0x71	; 113
     6aa:	ef 2e       	mov	r14, r31
     6ac:	f2 e0       	ldi	r31, 0x02	; 2
     6ae:	ff 2e       	mov	r15, r31
     6b0:	f0 2d       	mov	r31, r0
			printf("R2 button %d \n", recieve_msg.data[2]);
     6b2:	09 e7       	ldi	r16, 0x79	; 121
     6b4:	12 e0       	ldi	r17, 0x02	; 2
	motor_init();
	sei();
	
	while(1)
	{
		if (rx_int_flag){
     6b6:	80 91 8a 02 	lds	r24, 0x028A
     6ba:	88 23       	and	r24, r24
     6bc:	e1 f3       	breq	.-8      	; 0x6b6 <main+0x44>
			Message recieve_msg = CAN_recieve();
     6be:	ce 01       	movw	r24, r28
     6c0:	01 96       	adiw	r24, 0x01	; 1
     6c2:	cc dd       	rcall	.-1128   	; 0x25c <CAN_recieve>
			printf("rx %d \t", recieve_msg.data[0]);
     6c4:	8d 81       	ldd	r24, Y+5	; 0x05
     6c6:	1f 92       	push	r1
     6c8:	8f 93       	push	r24
     6ca:	df 92       	push	r13
     6cc:	cf 92       	push	r12
     6ce:	12 d3       	rcall	.+1572   	; 0xcf4 <printf>
			printf("lx %d \t", recieve_msg.data[1]);
     6d0:	8e 81       	ldd	r24, Y+6	; 0x06
     6d2:	1f 92       	push	r1
     6d4:	8f 93       	push	r24
     6d6:	ff 92       	push	r15
     6d8:	ef 92       	push	r14
     6da:	0c d3       	rcall	.+1560   	; 0xcf4 <printf>
			printf("R2 button %d \n", recieve_msg.data[2]);
     6dc:	8f 81       	ldd	r24, Y+7	; 0x07
     6de:	1f 92       	push	r1
     6e0:	8f 93       	push	r24
     6e2:	1f 93       	push	r17
     6e4:	0f 93       	push	r16
     6e6:	06 d3       	rcall	.+1548   	; 0xcf4 <printf>
			
			rx_int_flag = 0;
     6e8:	10 92 8a 02 	sts	0x028A, r1
     6ec:	0f b6       	in	r0, 0x3f	; 63
     6ee:	f8 94       	cli
     6f0:	de bf       	out	0x3e, r29	; 62
     6f2:	0f be       	out	0x3f, r0	; 63
     6f4:	cd bf       	out	0x3d, r28	; 61
     6f6:	df cf       	rjmp	.-66     	; 0x6b6 <main+0x44>

000006f8 <__vector_35>:
	}
	return 0;
}


ISR(TIMER3_OVF_vect){
     6f8:	1f 92       	push	r1
     6fa:	0f 92       	push	r0
     6fc:	0f b6       	in	r0, 0x3f	; 63
     6fe:	0f 92       	push	r0
     700:	11 24       	eor	r1, r1
     702:	8f 93       	push	r24
     704:	9f 93       	push	r25
	timer_flag = 1;
     706:	81 e0       	ldi	r24, 0x01	; 1
     708:	90 e0       	ldi	r25, 0x00	; 0
     70a:	90 93 89 02 	sts	0x0289, r25
     70e:	80 93 88 02 	sts	0x0288, r24
	
     712:	9f 91       	pop	r25
     714:	8f 91       	pop	r24
     716:	0f 90       	pop	r0
     718:	0f be       	out	0x3f, r0	; 63
     71a:	0f 90       	pop	r0
     71c:	1f 90       	pop	r1
     71e:	18 95       	reti

00000720 <SPI_read_write>:

}

uint8_t SPI_read_write(char cData){
	/* Start transmission */
	SPDR = cData;
     720:	8e bd       	out	0x2e, r24	; 46
	/* Wait for transmission complete */
	while(!(test_bit(SPSR, SPIF)));   //wait until SPIF-flag is set. 
     722:	0d b4       	in	r0, 0x2d	; 45
     724:	07 fe       	sbrs	r0, 7
     726:	fd cf       	rjmp	.-6      	; 0x722 <SPI_read_write+0x2>
	
	return SPDR;
     728:	8e b5       	in	r24, 0x2e	; 46
}
     72a:	08 95       	ret

0000072c <SPI_activate_SS>:

void SPI_activate_SS(){
	clr_bit(PORTB, SS);
     72c:	2f 98       	cbi	0x05, 7	; 5
     72e:	08 95       	ret

00000730 <SPI_deactivate_SS>:
}

void SPI_deactivate_SS(){
	set_bit(PORTB, SS);
     730:	2f 9a       	sbi	0x05, 7	; 5
     732:	08 95       	ret

00000734 <SPI_init>:

void SPI_init(void){
	
	
	//Set SPI to master mode
	set_bit(SPCR, MSTR);
     734:	8c b5       	in	r24, 0x2c	; 44
     736:	80 61       	ori	r24, 0x10	; 16
     738:	8c bd       	out	0x2c, r24	; 44
	//set SPI clock rate = Fosc/16 
	set_bit(SPCR, SPR0);
     73a:	8c b5       	in	r24, 0x2c	; 44
     73c:	81 60       	ori	r24, 0x01	; 1
     73e:	8c bd       	out	0x2c, r24	; 44
	
	//Clock polarity SCK is high when idle
	set_bit(SPCR, CPOL);
     740:	8c b5       	in	r24, 0x2c	; 44
     742:	88 60       	ori	r24, 0x08	; 8
     744:	8c bd       	out	0x2c, r24	; 44
	//Clock phase transmit
	set_bit(SPCR, CPHA);
     746:	8c b5       	in	r24, 0x2c	; 44
     748:	84 60       	ori	r24, 0x04	; 4
     74a:	8c bd       	out	0x2c, r24	; 44
	
	//set MOSI and SCK to output, all others input
	set_bit(DDRB, MOSI);
     74c:	22 9a       	sbi	0x04, 2	; 4
	set_bit(DDRB, SCK);
     74e:	21 9a       	sbi	0x04, 1	; 4
	set_bit(DDRB, SS);
     750:	27 9a       	sbi	0x04, 7	; 4
	set_bit(DDRB, PB0);
     752:	20 9a       	sbi	0x04, 0	; 4


	//SPI enable
	set_bit(SPCR, SPE);
     754:	8c b5       	in	r24, 0x2c	; 44
     756:	80 64       	ori	r24, 0x40	; 64
     758:	8c bd       	out	0x2c, r24	; 44
	SPI_deactivate_SS();
     75a:	ea cf       	rjmp	.-44     	; 0x730 <SPI_deactivate_SS>
     75c:	08 95       	ret

0000075e <pwm_init>:
void pwm_set_period(float sec){
	if ((sec < 0.021) & (sec > 0.009)){
		uint16_t period = (PWM_FREQ)*sec -0.5;
		ICR1 = period;  
	}
}
     75e:	e0 e8       	ldi	r30, 0x80	; 128
     760:	f0 e0       	ldi	r31, 0x00	; 0
     762:	80 81       	ld	r24, Z
     764:	80 68       	ori	r24, 0x80	; 128
     766:	80 83       	st	Z, r24
     768:	80 81       	ld	r24, Z
     76a:	8f 7b       	andi	r24, 0xBF	; 191
     76c:	80 83       	st	Z, r24
     76e:	80 81       	ld	r24, Z
     770:	82 60       	ori	r24, 0x02	; 2
     772:	80 83       	st	Z, r24
     774:	80 81       	ld	r24, Z
     776:	8e 7f       	andi	r24, 0xFE	; 254
     778:	80 83       	st	Z, r24
     77a:	e1 e8       	ldi	r30, 0x81	; 129
     77c:	f0 e0       	ldi	r31, 0x00	; 0
     77e:	80 81       	ld	r24, Z
     780:	88 60       	ori	r24, 0x08	; 8
     782:	80 83       	st	Z, r24
     784:	80 81       	ld	r24, Z
     786:	80 61       	ori	r24, 0x10	; 16
     788:	80 83       	st	Z, r24
     78a:	80 81       	ld	r24, Z
     78c:	84 60       	ori	r24, 0x04	; 4
     78e:	80 83       	st	Z, r24
     790:	80 81       	ld	r24, Z
     792:	8d 7f       	andi	r24, 0xFD	; 253
     794:	80 83       	st	Z, r24
     796:	80 81       	ld	r24, Z
     798:	8e 7f       	andi	r24, 0xFE	; 254
     79a:	80 83       	st	Z, r24
     79c:	25 9a       	sbi	0x04, 5	; 4
     79e:	81 ee       	ldi	r24, 0xE1	; 225
     7a0:	94 e0       	ldi	r25, 0x04	; 4
     7a2:	90 93 87 00 	sts	0x0087, r25
     7a6:	80 93 86 00 	sts	0x0086, r24
     7aa:	08 95       	ret

000007ac <pwm_set_pulse_width>:

void pwm_set_pulse_width(float sec){
     7ac:	cf 92       	push	r12
     7ae:	df 92       	push	r13
     7b0:	ef 92       	push	r14
     7b2:	ff 92       	push	r15
     7b4:	cf 93       	push	r28
     7b6:	6b 01       	movw	r12, r22
     7b8:	7c 01       	movw	r14, r24
	cli();
     7ba:	f8 94       	cli
	if ((sec < 0.0021) & (sec > 0.0009)){
     7bc:	c1 e0       	ldi	r28, 0x01	; 1
     7be:	2a ef       	ldi	r18, 0xFA	; 250
     7c0:	3d ee       	ldi	r19, 0xED	; 237
     7c2:	4b e6       	ldi	r20, 0x6B	; 107
     7c4:	5a e3       	ldi	r21, 0x3A	; 58
     7c6:	df d1       	rcall	.+958    	; 0xb86 <__gesf2>
     7c8:	18 16       	cp	r1, r24
     7ca:	0c f0       	brlt	.+2      	; 0x7ce <pwm_set_pulse_width+0x22>
     7cc:	c0 e0       	ldi	r28, 0x00	; 0
     7ce:	cc 23       	and	r28, r28
     7d0:	d1 f0       	breq	.+52     	; 0x806 <pwm_set_pulse_width+0x5a>
     7d2:	27 e2       	ldi	r18, 0x27	; 39
     7d4:	30 ea       	ldi	r19, 0xA0	; 160
     7d6:	49 e0       	ldi	r20, 0x09	; 9
     7d8:	5b e3       	ldi	r21, 0x3B	; 59
     7da:	c7 01       	movw	r24, r14
     7dc:	b6 01       	movw	r22, r12
     7de:	2e d1       	rcall	.+604    	; 0xa3c <__cmpsf2>
     7e0:	88 23       	and	r24, r24
     7e2:	8c f4       	brge	.+34     	; 0x806 <pwm_set_pulse_width+0x5a>
		
		uint16_t pulse = PWM_FREQ*sec -0.5;
     7e4:	20 e0       	ldi	r18, 0x00	; 0
     7e6:	34 e2       	ldi	r19, 0x24	; 36
     7e8:	44 e7       	ldi	r20, 0x74	; 116
     7ea:	57 e4       	ldi	r21, 0x47	; 71
     7ec:	c7 01       	movw	r24, r14
     7ee:	b6 01       	movw	r22, r12
     7f0:	ce d1       	rcall	.+924    	; 0xb8e <__mulsf3>
     7f2:	20 e0       	ldi	r18, 0x00	; 0
     7f4:	30 e0       	ldi	r19, 0x00	; 0
     7f6:	40 e0       	ldi	r20, 0x00	; 0
     7f8:	5f e3       	ldi	r21, 0x3F	; 63
     7fa:	bb d0       	rcall	.+374    	; 0x972 <__subsf3>
     7fc:	23 d1       	rcall	.+582    	; 0xa44 <__fixunssfsi>
		OCR1A = pulse;
     7fe:	70 93 89 00 	sts	0x0089, r23
     802:	60 93 88 00 	sts	0x0088, r22
	}

	sei();
     806:	78 94       	sei
}
     808:	cf 91       	pop	r28
     80a:	ff 90       	pop	r15
     80c:	ef 90       	pop	r14
     80e:	df 90       	pop	r13
     810:	cf 90       	pop	r12
     812:	08 95       	ret

00000814 <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
     814:	8c e0       	ldi	r24, 0x0C	; 12
     816:	80 93 b8 00 	sts	0x00B8, r24
     81a:	8f ef       	ldi	r24, 0xFF	; 255
     81c:	80 93 bb 00 	sts	0x00BB, r24
     820:	84 e0       	ldi	r24, 0x04	; 4
     822:	80 93 bc 00 	sts	0x00BC, r24
     826:	08 95       	ret

00000828 <TWI_Start_Transceiver_With_Data>:
     828:	ec eb       	ldi	r30, 0xBC	; 188
     82a:	f0 e0       	ldi	r31, 0x00	; 0
     82c:	20 81       	ld	r18, Z
     82e:	20 fd       	sbrc	r18, 0
     830:	fd cf       	rjmp	.-6      	; 0x82c <TWI_Start_Transceiver_With_Data+0x4>
     832:	60 93 8d 02 	sts	0x028D, r22
     836:	fc 01       	movw	r30, r24
     838:	20 81       	ld	r18, Z
     83a:	20 93 8e 02 	sts	0x028E, r18
     83e:	20 fd       	sbrc	r18, 0
     840:	0c c0       	rjmp	.+24     	; 0x85a <TWI_Start_Transceiver_With_Data+0x32>
     842:	62 30       	cpi	r22, 0x02	; 2
     844:	50 f0       	brcs	.+20     	; 0x85a <TWI_Start_Transceiver_With_Data+0x32>
     846:	dc 01       	movw	r26, r24
     848:	11 96       	adiw	r26, 0x01	; 1
     84a:	ef e8       	ldi	r30, 0x8F	; 143
     84c:	f2 e0       	ldi	r31, 0x02	; 2
     84e:	81 e0       	ldi	r24, 0x01	; 1
     850:	9d 91       	ld	r25, X+
     852:	91 93       	st	Z+, r25
     854:	8f 5f       	subi	r24, 0xFF	; 255
     856:	86 13       	cpse	r24, r22
     858:	fb cf       	rjmp	.-10     	; 0x850 <TWI_Start_Transceiver_With_Data+0x28>
     85a:	10 92 8c 02 	sts	0x028C, r1
     85e:	88 ef       	ldi	r24, 0xF8	; 248
     860:	80 93 06 02 	sts	0x0206, r24
     864:	85 ea       	ldi	r24, 0xA5	; 165
     866:	80 93 bc 00 	sts	0x00BC, r24
     86a:	08 95       	ret

0000086c <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
     86c:	1f 92       	push	r1
     86e:	0f 92       	push	r0
     870:	0f b6       	in	r0, 0x3f	; 63
     872:	0f 92       	push	r0
     874:	11 24       	eor	r1, r1
     876:	0b b6       	in	r0, 0x3b	; 59
     878:	0f 92       	push	r0
     87a:	2f 93       	push	r18
     87c:	3f 93       	push	r19
     87e:	8f 93       	push	r24
     880:	9f 93       	push	r25
     882:	af 93       	push	r26
     884:	bf 93       	push	r27
     886:	ef 93       	push	r30
     888:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
     88a:	80 91 b9 00 	lds	r24, 0x00B9
     88e:	90 e0       	ldi	r25, 0x00	; 0
     890:	fc 01       	movw	r30, r24
     892:	38 97       	sbiw	r30, 0x08	; 8
     894:	e1 35       	cpi	r30, 0x51	; 81
     896:	f1 05       	cpc	r31, r1
     898:	08 f0       	brcs	.+2      	; 0x89c <__vector_39+0x30>
     89a:	55 c0       	rjmp	.+170    	; 0x946 <__vector_39+0xda>
     89c:	ee 58       	subi	r30, 0x8E	; 142
     89e:	ff 4f       	sbci	r31, 0xFF	; 255
     8a0:	d9 c1       	rjmp	.+946    	; 0xc54 <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     8a2:	10 92 8b 02 	sts	0x028B, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     8a6:	e0 91 8b 02 	lds	r30, 0x028B
     8aa:	80 91 8d 02 	lds	r24, 0x028D
     8ae:	e8 17       	cp	r30, r24
     8b0:	70 f4       	brcc	.+28     	; 0x8ce <__vector_39+0x62>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     8b2:	81 e0       	ldi	r24, 0x01	; 1
     8b4:	8e 0f       	add	r24, r30
     8b6:	80 93 8b 02 	sts	0x028B, r24
     8ba:	f0 e0       	ldi	r31, 0x00	; 0
     8bc:	e2 57       	subi	r30, 0x72	; 114
     8be:	fd 4f       	sbci	r31, 0xFD	; 253
     8c0:	80 81       	ld	r24, Z
     8c2:	80 93 bb 00 	sts	0x00BB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     8c6:	85 e8       	ldi	r24, 0x85	; 133
     8c8:	80 93 bc 00 	sts	0x00BC, r24
     8cc:	43 c0       	rjmp	.+134    	; 0x954 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     8ce:	80 91 8c 02 	lds	r24, 0x028C
     8d2:	81 60       	ori	r24, 0x01	; 1
     8d4:	80 93 8c 02 	sts	0x028C, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     8d8:	84 e9       	ldi	r24, 0x94	; 148
     8da:	80 93 bc 00 	sts	0x00BC, r24
     8de:	3a c0       	rjmp	.+116    	; 0x954 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     8e0:	e0 91 8b 02 	lds	r30, 0x028B
     8e4:	81 e0       	ldi	r24, 0x01	; 1
     8e6:	8e 0f       	add	r24, r30
     8e8:	80 93 8b 02 	sts	0x028B, r24
     8ec:	80 91 bb 00 	lds	r24, 0x00BB
     8f0:	f0 e0       	ldi	r31, 0x00	; 0
     8f2:	e2 57       	subi	r30, 0x72	; 114
     8f4:	fd 4f       	sbci	r31, 0xFD	; 253
     8f6:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     8f8:	20 91 8b 02 	lds	r18, 0x028B
     8fc:	30 e0       	ldi	r19, 0x00	; 0
     8fe:	80 91 8d 02 	lds	r24, 0x028D
     902:	90 e0       	ldi	r25, 0x00	; 0
     904:	01 97       	sbiw	r24, 0x01	; 1
     906:	28 17       	cp	r18, r24
     908:	39 07       	cpc	r19, r25
     90a:	24 f4       	brge	.+8      	; 0x914 <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     90c:	85 ec       	ldi	r24, 0xC5	; 197
     90e:	80 93 bc 00 	sts	0x00BC, r24
     912:	20 c0       	rjmp	.+64     	; 0x954 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     914:	85 e8       	ldi	r24, 0x85	; 133
     916:	80 93 bc 00 	sts	0x00BC, r24
     91a:	1c c0       	rjmp	.+56     	; 0x954 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     91c:	80 91 bb 00 	lds	r24, 0x00BB
     920:	e0 91 8b 02 	lds	r30, 0x028B
     924:	f0 e0       	ldi	r31, 0x00	; 0
     926:	e2 57       	subi	r30, 0x72	; 114
     928:	fd 4f       	sbci	r31, 0xFD	; 253
     92a:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     92c:	80 91 8c 02 	lds	r24, 0x028C
     930:	81 60       	ori	r24, 0x01	; 1
     932:	80 93 8c 02 	sts	0x028C, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     936:	84 e9       	ldi	r24, 0x94	; 148
     938:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
     93c:	0b c0       	rjmp	.+22     	; 0x954 <__vector_39+0xe8>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     93e:	85 ea       	ldi	r24, 0xA5	; 165
     940:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
     944:	07 c0       	rjmp	.+14     	; 0x954 <__vector_39+0xe8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     946:	80 91 b9 00 	lds	r24, 0x00B9
     94a:	80 93 06 02 	sts	0x0206, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     94e:	84 e0       	ldi	r24, 0x04	; 4
     950:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
     954:	ff 91       	pop	r31
     956:	ef 91       	pop	r30
     958:	bf 91       	pop	r27
     95a:	af 91       	pop	r26
     95c:	9f 91       	pop	r25
     95e:	8f 91       	pop	r24
     960:	3f 91       	pop	r19
     962:	2f 91       	pop	r18
     964:	0f 90       	pop	r0
     966:	0b be       	out	0x3b, r0	; 59
     968:	0f 90       	pop	r0
     96a:	0f be       	out	0x3f, r0	; 63
     96c:	0f 90       	pop	r0
     96e:	1f 90       	pop	r1
     970:	18 95       	reti

00000972 <__subsf3>:
     972:	50 58       	subi	r21, 0x80	; 128

00000974 <__addsf3>:
     974:	bb 27       	eor	r27, r27
     976:	aa 27       	eor	r26, r26
     978:	0e d0       	rcall	.+28     	; 0x996 <__addsf3x>
     97a:	cb c0       	rjmp	.+406    	; 0xb12 <__fp_round>
     97c:	bc d0       	rcall	.+376    	; 0xaf6 <__fp_pscA>
     97e:	30 f0       	brcs	.+12     	; 0x98c <__addsf3+0x18>
     980:	c1 d0       	rcall	.+386    	; 0xb04 <__fp_pscB>
     982:	20 f0       	brcs	.+8      	; 0x98c <__addsf3+0x18>
     984:	31 f4       	brne	.+12     	; 0x992 <__addsf3+0x1e>
     986:	9f 3f       	cpi	r25, 0xFF	; 255
     988:	11 f4       	brne	.+4      	; 0x98e <__addsf3+0x1a>
     98a:	1e f4       	brtc	.+6      	; 0x992 <__addsf3+0x1e>
     98c:	b1 c0       	rjmp	.+354    	; 0xaf0 <__fp_nan>
     98e:	0e f4       	brtc	.+2      	; 0x992 <__addsf3+0x1e>
     990:	e0 95       	com	r30
     992:	e7 fb       	bst	r30, 7
     994:	a7 c0       	rjmp	.+334    	; 0xae4 <__fp_inf>

00000996 <__addsf3x>:
     996:	e9 2f       	mov	r30, r25
     998:	cd d0       	rcall	.+410    	; 0xb34 <__fp_split3>
     99a:	80 f3       	brcs	.-32     	; 0x97c <__addsf3+0x8>
     99c:	ba 17       	cp	r27, r26
     99e:	62 07       	cpc	r22, r18
     9a0:	73 07       	cpc	r23, r19
     9a2:	84 07       	cpc	r24, r20
     9a4:	95 07       	cpc	r25, r21
     9a6:	18 f0       	brcs	.+6      	; 0x9ae <__addsf3x+0x18>
     9a8:	71 f4       	brne	.+28     	; 0x9c6 <__addsf3x+0x30>
     9aa:	9e f5       	brtc	.+102    	; 0xa12 <__addsf3x+0x7c>
     9ac:	e5 c0       	rjmp	.+458    	; 0xb78 <__fp_zero>
     9ae:	0e f4       	brtc	.+2      	; 0x9b2 <__addsf3x+0x1c>
     9b0:	e0 95       	com	r30
     9b2:	0b 2e       	mov	r0, r27
     9b4:	ba 2f       	mov	r27, r26
     9b6:	a0 2d       	mov	r26, r0
     9b8:	0b 01       	movw	r0, r22
     9ba:	b9 01       	movw	r22, r18
     9bc:	90 01       	movw	r18, r0
     9be:	0c 01       	movw	r0, r24
     9c0:	ca 01       	movw	r24, r20
     9c2:	a0 01       	movw	r20, r0
     9c4:	11 24       	eor	r1, r1
     9c6:	ff 27       	eor	r31, r31
     9c8:	59 1b       	sub	r21, r25
     9ca:	99 f0       	breq	.+38     	; 0x9f2 <__addsf3x+0x5c>
     9cc:	59 3f       	cpi	r21, 0xF9	; 249
     9ce:	50 f4       	brcc	.+20     	; 0x9e4 <__addsf3x+0x4e>
     9d0:	50 3e       	cpi	r21, 0xE0	; 224
     9d2:	68 f1       	brcs	.+90     	; 0xa2e <__addsf3x+0x98>
     9d4:	1a 16       	cp	r1, r26
     9d6:	f0 40       	sbci	r31, 0x00	; 0
     9d8:	a2 2f       	mov	r26, r18
     9da:	23 2f       	mov	r18, r19
     9dc:	34 2f       	mov	r19, r20
     9de:	44 27       	eor	r20, r20
     9e0:	58 5f       	subi	r21, 0xF8	; 248
     9e2:	f3 cf       	rjmp	.-26     	; 0x9ca <__addsf3x+0x34>
     9e4:	46 95       	lsr	r20
     9e6:	37 95       	ror	r19
     9e8:	27 95       	ror	r18
     9ea:	a7 95       	ror	r26
     9ec:	f0 40       	sbci	r31, 0x00	; 0
     9ee:	53 95       	inc	r21
     9f0:	c9 f7       	brne	.-14     	; 0x9e4 <__addsf3x+0x4e>
     9f2:	7e f4       	brtc	.+30     	; 0xa12 <__addsf3x+0x7c>
     9f4:	1f 16       	cp	r1, r31
     9f6:	ba 0b       	sbc	r27, r26
     9f8:	62 0b       	sbc	r22, r18
     9fa:	73 0b       	sbc	r23, r19
     9fc:	84 0b       	sbc	r24, r20
     9fe:	ba f0       	brmi	.+46     	; 0xa2e <__addsf3x+0x98>
     a00:	91 50       	subi	r25, 0x01	; 1
     a02:	a1 f0       	breq	.+40     	; 0xa2c <__addsf3x+0x96>
     a04:	ff 0f       	add	r31, r31
     a06:	bb 1f       	adc	r27, r27
     a08:	66 1f       	adc	r22, r22
     a0a:	77 1f       	adc	r23, r23
     a0c:	88 1f       	adc	r24, r24
     a0e:	c2 f7       	brpl	.-16     	; 0xa00 <__addsf3x+0x6a>
     a10:	0e c0       	rjmp	.+28     	; 0xa2e <__addsf3x+0x98>
     a12:	ba 0f       	add	r27, r26
     a14:	62 1f       	adc	r22, r18
     a16:	73 1f       	adc	r23, r19
     a18:	84 1f       	adc	r24, r20
     a1a:	48 f4       	brcc	.+18     	; 0xa2e <__addsf3x+0x98>
     a1c:	87 95       	ror	r24
     a1e:	77 95       	ror	r23
     a20:	67 95       	ror	r22
     a22:	b7 95       	ror	r27
     a24:	f7 95       	ror	r31
     a26:	9e 3f       	cpi	r25, 0xFE	; 254
     a28:	08 f0       	brcs	.+2      	; 0xa2c <__addsf3x+0x96>
     a2a:	b3 cf       	rjmp	.-154    	; 0x992 <__addsf3+0x1e>
     a2c:	93 95       	inc	r25
     a2e:	88 0f       	add	r24, r24
     a30:	08 f0       	brcs	.+2      	; 0xa34 <__addsf3x+0x9e>
     a32:	99 27       	eor	r25, r25
     a34:	ee 0f       	add	r30, r30
     a36:	97 95       	ror	r25
     a38:	87 95       	ror	r24
     a3a:	08 95       	ret

00000a3c <__cmpsf2>:
     a3c:	2f d0       	rcall	.+94     	; 0xa9c <__fp_cmp>
     a3e:	08 f4       	brcc	.+2      	; 0xa42 <__cmpsf2+0x6>
     a40:	81 e0       	ldi	r24, 0x01	; 1
     a42:	08 95       	ret

00000a44 <__fixunssfsi>:
     a44:	7f d0       	rcall	.+254    	; 0xb44 <__fp_splitA>
     a46:	88 f0       	brcs	.+34     	; 0xa6a <__fixunssfsi+0x26>
     a48:	9f 57       	subi	r25, 0x7F	; 127
     a4a:	90 f0       	brcs	.+36     	; 0xa70 <__fixunssfsi+0x2c>
     a4c:	b9 2f       	mov	r27, r25
     a4e:	99 27       	eor	r25, r25
     a50:	b7 51       	subi	r27, 0x17	; 23
     a52:	a0 f0       	brcs	.+40     	; 0xa7c <__fixunssfsi+0x38>
     a54:	d1 f0       	breq	.+52     	; 0xa8a <__fixunssfsi+0x46>
     a56:	66 0f       	add	r22, r22
     a58:	77 1f       	adc	r23, r23
     a5a:	88 1f       	adc	r24, r24
     a5c:	99 1f       	adc	r25, r25
     a5e:	1a f0       	brmi	.+6      	; 0xa66 <__fixunssfsi+0x22>
     a60:	ba 95       	dec	r27
     a62:	c9 f7       	brne	.-14     	; 0xa56 <__fixunssfsi+0x12>
     a64:	12 c0       	rjmp	.+36     	; 0xa8a <__fixunssfsi+0x46>
     a66:	b1 30       	cpi	r27, 0x01	; 1
     a68:	81 f0       	breq	.+32     	; 0xa8a <__fixunssfsi+0x46>
     a6a:	86 d0       	rcall	.+268    	; 0xb78 <__fp_zero>
     a6c:	b1 e0       	ldi	r27, 0x01	; 1
     a6e:	08 95       	ret
     a70:	83 c0       	rjmp	.+262    	; 0xb78 <__fp_zero>
     a72:	67 2f       	mov	r22, r23
     a74:	78 2f       	mov	r23, r24
     a76:	88 27       	eor	r24, r24
     a78:	b8 5f       	subi	r27, 0xF8	; 248
     a7a:	39 f0       	breq	.+14     	; 0xa8a <__fixunssfsi+0x46>
     a7c:	b9 3f       	cpi	r27, 0xF9	; 249
     a7e:	cc f3       	brlt	.-14     	; 0xa72 <__fixunssfsi+0x2e>
     a80:	86 95       	lsr	r24
     a82:	77 95       	ror	r23
     a84:	67 95       	ror	r22
     a86:	b3 95       	inc	r27
     a88:	d9 f7       	brne	.-10     	; 0xa80 <__fixunssfsi+0x3c>
     a8a:	3e f4       	brtc	.+14     	; 0xa9a <__fixunssfsi+0x56>
     a8c:	90 95       	com	r25
     a8e:	80 95       	com	r24
     a90:	70 95       	com	r23
     a92:	61 95       	neg	r22
     a94:	7f 4f       	sbci	r23, 0xFF	; 255
     a96:	8f 4f       	sbci	r24, 0xFF	; 255
     a98:	9f 4f       	sbci	r25, 0xFF	; 255
     a9a:	08 95       	ret

00000a9c <__fp_cmp>:
     a9c:	99 0f       	add	r25, r25
     a9e:	00 08       	sbc	r0, r0
     aa0:	55 0f       	add	r21, r21
     aa2:	aa 0b       	sbc	r26, r26
     aa4:	e0 e8       	ldi	r30, 0x80	; 128
     aa6:	fe ef       	ldi	r31, 0xFE	; 254
     aa8:	16 16       	cp	r1, r22
     aaa:	17 06       	cpc	r1, r23
     aac:	e8 07       	cpc	r30, r24
     aae:	f9 07       	cpc	r31, r25
     ab0:	c0 f0       	brcs	.+48     	; 0xae2 <__fp_cmp+0x46>
     ab2:	12 16       	cp	r1, r18
     ab4:	13 06       	cpc	r1, r19
     ab6:	e4 07       	cpc	r30, r20
     ab8:	f5 07       	cpc	r31, r21
     aba:	98 f0       	brcs	.+38     	; 0xae2 <__fp_cmp+0x46>
     abc:	62 1b       	sub	r22, r18
     abe:	73 0b       	sbc	r23, r19
     ac0:	84 0b       	sbc	r24, r20
     ac2:	95 0b       	sbc	r25, r21
     ac4:	39 f4       	brne	.+14     	; 0xad4 <__fp_cmp+0x38>
     ac6:	0a 26       	eor	r0, r26
     ac8:	61 f0       	breq	.+24     	; 0xae2 <__fp_cmp+0x46>
     aca:	23 2b       	or	r18, r19
     acc:	24 2b       	or	r18, r20
     ace:	25 2b       	or	r18, r21
     ad0:	21 f4       	brne	.+8      	; 0xada <__fp_cmp+0x3e>
     ad2:	08 95       	ret
     ad4:	0a 26       	eor	r0, r26
     ad6:	09 f4       	brne	.+2      	; 0xada <__fp_cmp+0x3e>
     ad8:	a1 40       	sbci	r26, 0x01	; 1
     ada:	a6 95       	lsr	r26
     adc:	8f ef       	ldi	r24, 0xFF	; 255
     ade:	81 1d       	adc	r24, r1
     ae0:	81 1d       	adc	r24, r1
     ae2:	08 95       	ret

00000ae4 <__fp_inf>:
     ae4:	97 f9       	bld	r25, 7
     ae6:	9f 67       	ori	r25, 0x7F	; 127
     ae8:	80 e8       	ldi	r24, 0x80	; 128
     aea:	70 e0       	ldi	r23, 0x00	; 0
     aec:	60 e0       	ldi	r22, 0x00	; 0
     aee:	08 95       	ret

00000af0 <__fp_nan>:
     af0:	9f ef       	ldi	r25, 0xFF	; 255
     af2:	80 ec       	ldi	r24, 0xC0	; 192
     af4:	08 95       	ret

00000af6 <__fp_pscA>:
     af6:	00 24       	eor	r0, r0
     af8:	0a 94       	dec	r0
     afa:	16 16       	cp	r1, r22
     afc:	17 06       	cpc	r1, r23
     afe:	18 06       	cpc	r1, r24
     b00:	09 06       	cpc	r0, r25
     b02:	08 95       	ret

00000b04 <__fp_pscB>:
     b04:	00 24       	eor	r0, r0
     b06:	0a 94       	dec	r0
     b08:	12 16       	cp	r1, r18
     b0a:	13 06       	cpc	r1, r19
     b0c:	14 06       	cpc	r1, r20
     b0e:	05 06       	cpc	r0, r21
     b10:	08 95       	ret

00000b12 <__fp_round>:
     b12:	09 2e       	mov	r0, r25
     b14:	03 94       	inc	r0
     b16:	00 0c       	add	r0, r0
     b18:	11 f4       	brne	.+4      	; 0xb1e <__fp_round+0xc>
     b1a:	88 23       	and	r24, r24
     b1c:	52 f0       	brmi	.+20     	; 0xb32 <__fp_round+0x20>
     b1e:	bb 0f       	add	r27, r27
     b20:	40 f4       	brcc	.+16     	; 0xb32 <__fp_round+0x20>
     b22:	bf 2b       	or	r27, r31
     b24:	11 f4       	brne	.+4      	; 0xb2a <__fp_round+0x18>
     b26:	60 ff       	sbrs	r22, 0
     b28:	04 c0       	rjmp	.+8      	; 0xb32 <__fp_round+0x20>
     b2a:	6f 5f       	subi	r22, 0xFF	; 255
     b2c:	7f 4f       	sbci	r23, 0xFF	; 255
     b2e:	8f 4f       	sbci	r24, 0xFF	; 255
     b30:	9f 4f       	sbci	r25, 0xFF	; 255
     b32:	08 95       	ret

00000b34 <__fp_split3>:
     b34:	57 fd       	sbrc	r21, 7
     b36:	90 58       	subi	r25, 0x80	; 128
     b38:	44 0f       	add	r20, r20
     b3a:	55 1f       	adc	r21, r21
     b3c:	59 f0       	breq	.+22     	; 0xb54 <__fp_splitA+0x10>
     b3e:	5f 3f       	cpi	r21, 0xFF	; 255
     b40:	71 f0       	breq	.+28     	; 0xb5e <__fp_splitA+0x1a>
     b42:	47 95       	ror	r20

00000b44 <__fp_splitA>:
     b44:	88 0f       	add	r24, r24
     b46:	97 fb       	bst	r25, 7
     b48:	99 1f       	adc	r25, r25
     b4a:	61 f0       	breq	.+24     	; 0xb64 <__fp_splitA+0x20>
     b4c:	9f 3f       	cpi	r25, 0xFF	; 255
     b4e:	79 f0       	breq	.+30     	; 0xb6e <__fp_splitA+0x2a>
     b50:	87 95       	ror	r24
     b52:	08 95       	ret
     b54:	12 16       	cp	r1, r18
     b56:	13 06       	cpc	r1, r19
     b58:	14 06       	cpc	r1, r20
     b5a:	55 1f       	adc	r21, r21
     b5c:	f2 cf       	rjmp	.-28     	; 0xb42 <__fp_split3+0xe>
     b5e:	46 95       	lsr	r20
     b60:	f1 df       	rcall	.-30     	; 0xb44 <__fp_splitA>
     b62:	08 c0       	rjmp	.+16     	; 0xb74 <__fp_splitA+0x30>
     b64:	16 16       	cp	r1, r22
     b66:	17 06       	cpc	r1, r23
     b68:	18 06       	cpc	r1, r24
     b6a:	99 1f       	adc	r25, r25
     b6c:	f1 cf       	rjmp	.-30     	; 0xb50 <__fp_splitA+0xc>
     b6e:	86 95       	lsr	r24
     b70:	71 05       	cpc	r23, r1
     b72:	61 05       	cpc	r22, r1
     b74:	08 94       	sec
     b76:	08 95       	ret

00000b78 <__fp_zero>:
     b78:	e8 94       	clt

00000b7a <__fp_szero>:
     b7a:	bb 27       	eor	r27, r27
     b7c:	66 27       	eor	r22, r22
     b7e:	77 27       	eor	r23, r23
     b80:	cb 01       	movw	r24, r22
     b82:	97 f9       	bld	r25, 7
     b84:	08 95       	ret

00000b86 <__gesf2>:
     b86:	8a df       	rcall	.-236    	; 0xa9c <__fp_cmp>
     b88:	08 f4       	brcc	.+2      	; 0xb8c <__gesf2+0x6>
     b8a:	8f ef       	ldi	r24, 0xFF	; 255
     b8c:	08 95       	ret

00000b8e <__mulsf3>:
     b8e:	0b d0       	rcall	.+22     	; 0xba6 <__mulsf3x>
     b90:	c0 cf       	rjmp	.-128    	; 0xb12 <__fp_round>
     b92:	b1 df       	rcall	.-158    	; 0xaf6 <__fp_pscA>
     b94:	28 f0       	brcs	.+10     	; 0xba0 <__mulsf3+0x12>
     b96:	b6 df       	rcall	.-148    	; 0xb04 <__fp_pscB>
     b98:	18 f0       	brcs	.+6      	; 0xba0 <__mulsf3+0x12>
     b9a:	95 23       	and	r25, r21
     b9c:	09 f0       	breq	.+2      	; 0xba0 <__mulsf3+0x12>
     b9e:	a2 cf       	rjmp	.-188    	; 0xae4 <__fp_inf>
     ba0:	a7 cf       	rjmp	.-178    	; 0xaf0 <__fp_nan>
     ba2:	11 24       	eor	r1, r1
     ba4:	ea cf       	rjmp	.-44     	; 0xb7a <__fp_szero>

00000ba6 <__mulsf3x>:
     ba6:	c6 df       	rcall	.-116    	; 0xb34 <__fp_split3>
     ba8:	a0 f3       	brcs	.-24     	; 0xb92 <__mulsf3+0x4>

00000baa <__mulsf3_pse>:
     baa:	95 9f       	mul	r25, r21
     bac:	d1 f3       	breq	.-12     	; 0xba2 <__mulsf3+0x14>
     bae:	95 0f       	add	r25, r21
     bb0:	50 e0       	ldi	r21, 0x00	; 0
     bb2:	55 1f       	adc	r21, r21
     bb4:	62 9f       	mul	r22, r18
     bb6:	f0 01       	movw	r30, r0
     bb8:	72 9f       	mul	r23, r18
     bba:	bb 27       	eor	r27, r27
     bbc:	f0 0d       	add	r31, r0
     bbe:	b1 1d       	adc	r27, r1
     bc0:	63 9f       	mul	r22, r19
     bc2:	aa 27       	eor	r26, r26
     bc4:	f0 0d       	add	r31, r0
     bc6:	b1 1d       	adc	r27, r1
     bc8:	aa 1f       	adc	r26, r26
     bca:	64 9f       	mul	r22, r20
     bcc:	66 27       	eor	r22, r22
     bce:	b0 0d       	add	r27, r0
     bd0:	a1 1d       	adc	r26, r1
     bd2:	66 1f       	adc	r22, r22
     bd4:	82 9f       	mul	r24, r18
     bd6:	22 27       	eor	r18, r18
     bd8:	b0 0d       	add	r27, r0
     bda:	a1 1d       	adc	r26, r1
     bdc:	62 1f       	adc	r22, r18
     bde:	73 9f       	mul	r23, r19
     be0:	b0 0d       	add	r27, r0
     be2:	a1 1d       	adc	r26, r1
     be4:	62 1f       	adc	r22, r18
     be6:	83 9f       	mul	r24, r19
     be8:	a0 0d       	add	r26, r0
     bea:	61 1d       	adc	r22, r1
     bec:	22 1f       	adc	r18, r18
     bee:	74 9f       	mul	r23, r20
     bf0:	33 27       	eor	r19, r19
     bf2:	a0 0d       	add	r26, r0
     bf4:	61 1d       	adc	r22, r1
     bf6:	23 1f       	adc	r18, r19
     bf8:	84 9f       	mul	r24, r20
     bfa:	60 0d       	add	r22, r0
     bfc:	21 1d       	adc	r18, r1
     bfe:	82 2f       	mov	r24, r18
     c00:	76 2f       	mov	r23, r22
     c02:	6a 2f       	mov	r22, r26
     c04:	11 24       	eor	r1, r1
     c06:	9f 57       	subi	r25, 0x7F	; 127
     c08:	50 40       	sbci	r21, 0x00	; 0
     c0a:	8a f0       	brmi	.+34     	; 0xc2e <__mulsf3_pse+0x84>
     c0c:	e1 f0       	breq	.+56     	; 0xc46 <__mulsf3_pse+0x9c>
     c0e:	88 23       	and	r24, r24
     c10:	4a f0       	brmi	.+18     	; 0xc24 <__mulsf3_pse+0x7a>
     c12:	ee 0f       	add	r30, r30
     c14:	ff 1f       	adc	r31, r31
     c16:	bb 1f       	adc	r27, r27
     c18:	66 1f       	adc	r22, r22
     c1a:	77 1f       	adc	r23, r23
     c1c:	88 1f       	adc	r24, r24
     c1e:	91 50       	subi	r25, 0x01	; 1
     c20:	50 40       	sbci	r21, 0x00	; 0
     c22:	a9 f7       	brne	.-22     	; 0xc0e <__mulsf3_pse+0x64>
     c24:	9e 3f       	cpi	r25, 0xFE	; 254
     c26:	51 05       	cpc	r21, r1
     c28:	70 f0       	brcs	.+28     	; 0xc46 <__mulsf3_pse+0x9c>
     c2a:	5c cf       	rjmp	.-328    	; 0xae4 <__fp_inf>
     c2c:	a6 cf       	rjmp	.-180    	; 0xb7a <__fp_szero>
     c2e:	5f 3f       	cpi	r21, 0xFF	; 255
     c30:	ec f3       	brlt	.-6      	; 0xc2c <__mulsf3_pse+0x82>
     c32:	98 3e       	cpi	r25, 0xE8	; 232
     c34:	dc f3       	brlt	.-10     	; 0xc2c <__mulsf3_pse+0x82>
     c36:	86 95       	lsr	r24
     c38:	77 95       	ror	r23
     c3a:	67 95       	ror	r22
     c3c:	b7 95       	ror	r27
     c3e:	f7 95       	ror	r31
     c40:	e7 95       	ror	r30
     c42:	9f 5f       	subi	r25, 0xFF	; 255
     c44:	c1 f7       	brne	.-16     	; 0xc36 <__mulsf3_pse+0x8c>
     c46:	fe 2b       	or	r31, r30
     c48:	88 0f       	add	r24, r24
     c4a:	91 1d       	adc	r25, r1
     c4c:	96 95       	lsr	r25
     c4e:	87 95       	ror	r24
     c50:	97 f9       	bld	r25, 7
     c52:	08 95       	ret

00000c54 <__tablejump2__>:
     c54:	ee 0f       	add	r30, r30
     c56:	ff 1f       	adc	r31, r31

00000c58 <__tablejump__>:
     c58:	05 90       	lpm	r0, Z+
     c5a:	f4 91       	lpm	r31, Z
     c5c:	e0 2d       	mov	r30, r0
     c5e:	19 94       	eijmp

00000c60 <fdevopen>:
     c60:	0f 93       	push	r16
     c62:	1f 93       	push	r17
     c64:	cf 93       	push	r28
     c66:	df 93       	push	r29
     c68:	ec 01       	movw	r28, r24
     c6a:	8b 01       	movw	r16, r22
     c6c:	00 97       	sbiw	r24, 0x00	; 0
     c6e:	31 f4       	brne	.+12     	; 0xc7c <fdevopen+0x1c>
     c70:	61 15       	cp	r22, r1
     c72:	71 05       	cpc	r23, r1
     c74:	19 f4       	brne	.+6      	; 0xc7c <fdevopen+0x1c>
     c76:	80 e0       	ldi	r24, 0x00	; 0
     c78:	90 e0       	ldi	r25, 0x00	; 0
     c7a:	37 c0       	rjmp	.+110    	; 0xcea <fdevopen+0x8a>
     c7c:	6e e0       	ldi	r22, 0x0E	; 14
     c7e:	70 e0       	ldi	r23, 0x00	; 0
     c80:	81 e0       	ldi	r24, 0x01	; 1
     c82:	90 e0       	ldi	r25, 0x00	; 0
     c84:	63 d2       	rcall	.+1222   	; 0x114c <calloc>
     c86:	fc 01       	movw	r30, r24
     c88:	00 97       	sbiw	r24, 0x00	; 0
     c8a:	a9 f3       	breq	.-22     	; 0xc76 <fdevopen+0x16>
     c8c:	80 e8       	ldi	r24, 0x80	; 128
     c8e:	83 83       	std	Z+3, r24	; 0x03
     c90:	01 15       	cp	r16, r1
     c92:	11 05       	cpc	r17, r1
     c94:	71 f0       	breq	.+28     	; 0xcb2 <fdevopen+0x52>
     c96:	13 87       	std	Z+11, r17	; 0x0b
     c98:	02 87       	std	Z+10, r16	; 0x0a
     c9a:	81 e8       	ldi	r24, 0x81	; 129
     c9c:	83 83       	std	Z+3, r24	; 0x03
     c9e:	80 91 9b 02 	lds	r24, 0x029B
     ca2:	90 91 9c 02 	lds	r25, 0x029C
     ca6:	89 2b       	or	r24, r25
     ca8:	21 f4       	brne	.+8      	; 0xcb2 <fdevopen+0x52>
     caa:	f0 93 9c 02 	sts	0x029C, r31
     cae:	e0 93 9b 02 	sts	0x029B, r30
     cb2:	20 97       	sbiw	r28, 0x00	; 0
     cb4:	c9 f0       	breq	.+50     	; 0xce8 <fdevopen+0x88>
     cb6:	d1 87       	std	Z+9, r29	; 0x09
     cb8:	c0 87       	std	Z+8, r28	; 0x08
     cba:	83 81       	ldd	r24, Z+3	; 0x03
     cbc:	82 60       	ori	r24, 0x02	; 2
     cbe:	83 83       	std	Z+3, r24	; 0x03
     cc0:	80 91 9d 02 	lds	r24, 0x029D
     cc4:	90 91 9e 02 	lds	r25, 0x029E
     cc8:	89 2b       	or	r24, r25
     cca:	71 f4       	brne	.+28     	; 0xce8 <fdevopen+0x88>
     ccc:	f0 93 9e 02 	sts	0x029E, r31
     cd0:	e0 93 9d 02 	sts	0x029D, r30
     cd4:	80 91 9f 02 	lds	r24, 0x029F
     cd8:	90 91 a0 02 	lds	r25, 0x02A0
     cdc:	89 2b       	or	r24, r25
     cde:	21 f4       	brne	.+8      	; 0xce8 <fdevopen+0x88>
     ce0:	f0 93 a0 02 	sts	0x02A0, r31
     ce4:	e0 93 9f 02 	sts	0x029F, r30
     ce8:	cf 01       	movw	r24, r30
     cea:	df 91       	pop	r29
     cec:	cf 91       	pop	r28
     cee:	1f 91       	pop	r17
     cf0:	0f 91       	pop	r16
     cf2:	08 95       	ret

00000cf4 <printf>:
     cf4:	cf 93       	push	r28
     cf6:	df 93       	push	r29
     cf8:	cd b7       	in	r28, 0x3d	; 61
     cfa:	de b7       	in	r29, 0x3e	; 62
     cfc:	fe 01       	movw	r30, r28
     cfe:	36 96       	adiw	r30, 0x06	; 6
     d00:	61 91       	ld	r22, Z+
     d02:	71 91       	ld	r23, Z+
     d04:	af 01       	movw	r20, r30
     d06:	80 91 9d 02 	lds	r24, 0x029D
     d0a:	90 91 9e 02 	lds	r25, 0x029E
     d0e:	30 d0       	rcall	.+96     	; 0xd70 <vfprintf>
     d10:	df 91       	pop	r29
     d12:	cf 91       	pop	r28
     d14:	08 95       	ret

00000d16 <puts>:
     d16:	0f 93       	push	r16
     d18:	1f 93       	push	r17
     d1a:	cf 93       	push	r28
     d1c:	df 93       	push	r29
     d1e:	e0 91 9d 02 	lds	r30, 0x029D
     d22:	f0 91 9e 02 	lds	r31, 0x029E
     d26:	23 81       	ldd	r18, Z+3	; 0x03
     d28:	21 ff       	sbrs	r18, 1
     d2a:	1b c0       	rjmp	.+54     	; 0xd62 <puts+0x4c>
     d2c:	ec 01       	movw	r28, r24
     d2e:	00 e0       	ldi	r16, 0x00	; 0
     d30:	10 e0       	ldi	r17, 0x00	; 0
     d32:	89 91       	ld	r24, Y+
     d34:	60 91 9d 02 	lds	r22, 0x029D
     d38:	70 91 9e 02 	lds	r23, 0x029E
     d3c:	db 01       	movw	r26, r22
     d3e:	18 96       	adiw	r26, 0x08	; 8
     d40:	ed 91       	ld	r30, X+
     d42:	fc 91       	ld	r31, X
     d44:	19 97       	sbiw	r26, 0x09	; 9
     d46:	88 23       	and	r24, r24
     d48:	31 f0       	breq	.+12     	; 0xd56 <puts+0x40>
     d4a:	19 95       	eicall
     d4c:	89 2b       	or	r24, r25
     d4e:	89 f3       	breq	.-30     	; 0xd32 <puts+0x1c>
     d50:	0f ef       	ldi	r16, 0xFF	; 255
     d52:	1f ef       	ldi	r17, 0xFF	; 255
     d54:	ee cf       	rjmp	.-36     	; 0xd32 <puts+0x1c>
     d56:	8a e0       	ldi	r24, 0x0A	; 10
     d58:	19 95       	eicall
     d5a:	89 2b       	or	r24, r25
     d5c:	11 f4       	brne	.+4      	; 0xd62 <puts+0x4c>
     d5e:	c8 01       	movw	r24, r16
     d60:	02 c0       	rjmp	.+4      	; 0xd66 <puts+0x50>
     d62:	8f ef       	ldi	r24, 0xFF	; 255
     d64:	9f ef       	ldi	r25, 0xFF	; 255
     d66:	df 91       	pop	r29
     d68:	cf 91       	pop	r28
     d6a:	1f 91       	pop	r17
     d6c:	0f 91       	pop	r16
     d6e:	08 95       	ret

00000d70 <vfprintf>:
     d70:	2f 92       	push	r2
     d72:	3f 92       	push	r3
     d74:	4f 92       	push	r4
     d76:	5f 92       	push	r5
     d78:	6f 92       	push	r6
     d7a:	7f 92       	push	r7
     d7c:	8f 92       	push	r8
     d7e:	9f 92       	push	r9
     d80:	af 92       	push	r10
     d82:	bf 92       	push	r11
     d84:	cf 92       	push	r12
     d86:	df 92       	push	r13
     d88:	ef 92       	push	r14
     d8a:	ff 92       	push	r15
     d8c:	0f 93       	push	r16
     d8e:	1f 93       	push	r17
     d90:	cf 93       	push	r28
     d92:	df 93       	push	r29
     d94:	cd b7       	in	r28, 0x3d	; 61
     d96:	de b7       	in	r29, 0x3e	; 62
     d98:	2c 97       	sbiw	r28, 0x0c	; 12
     d9a:	0f b6       	in	r0, 0x3f	; 63
     d9c:	f8 94       	cli
     d9e:	de bf       	out	0x3e, r29	; 62
     da0:	0f be       	out	0x3f, r0	; 63
     da2:	cd bf       	out	0x3d, r28	; 61
     da4:	7c 01       	movw	r14, r24
     da6:	6b 01       	movw	r12, r22
     da8:	8a 01       	movw	r16, r20
     daa:	fc 01       	movw	r30, r24
     dac:	17 82       	std	Z+7, r1	; 0x07
     dae:	16 82       	std	Z+6, r1	; 0x06
     db0:	83 81       	ldd	r24, Z+3	; 0x03
     db2:	81 ff       	sbrs	r24, 1
     db4:	b0 c1       	rjmp	.+864    	; 0x1116 <vfprintf+0x3a6>
     db6:	ce 01       	movw	r24, r28
     db8:	01 96       	adiw	r24, 0x01	; 1
     dba:	4c 01       	movw	r8, r24
     dbc:	f7 01       	movw	r30, r14
     dbe:	93 81       	ldd	r25, Z+3	; 0x03
     dc0:	f6 01       	movw	r30, r12
     dc2:	93 fd       	sbrc	r25, 3
     dc4:	85 91       	lpm	r24, Z+
     dc6:	93 ff       	sbrs	r25, 3
     dc8:	81 91       	ld	r24, Z+
     dca:	6f 01       	movw	r12, r30
     dcc:	88 23       	and	r24, r24
     dce:	09 f4       	brne	.+2      	; 0xdd2 <vfprintf+0x62>
     dd0:	9e c1       	rjmp	.+828    	; 0x110e <vfprintf+0x39e>
     dd2:	85 32       	cpi	r24, 0x25	; 37
     dd4:	39 f4       	brne	.+14     	; 0xde4 <vfprintf+0x74>
     dd6:	93 fd       	sbrc	r25, 3
     dd8:	85 91       	lpm	r24, Z+
     dda:	93 ff       	sbrs	r25, 3
     ddc:	81 91       	ld	r24, Z+
     dde:	6f 01       	movw	r12, r30
     de0:	85 32       	cpi	r24, 0x25	; 37
     de2:	21 f4       	brne	.+8      	; 0xdec <vfprintf+0x7c>
     de4:	b7 01       	movw	r22, r14
     de6:	90 e0       	ldi	r25, 0x00	; 0
     de8:	0f d3       	rcall	.+1566   	; 0x1408 <fputc>
     dea:	e8 cf       	rjmp	.-48     	; 0xdbc <vfprintf+0x4c>
     dec:	51 2c       	mov	r5, r1
     dee:	31 2c       	mov	r3, r1
     df0:	20 e0       	ldi	r18, 0x00	; 0
     df2:	20 32       	cpi	r18, 0x20	; 32
     df4:	a0 f4       	brcc	.+40     	; 0xe1e <vfprintf+0xae>
     df6:	8b 32       	cpi	r24, 0x2B	; 43
     df8:	69 f0       	breq	.+26     	; 0xe14 <vfprintf+0xa4>
     dfa:	30 f4       	brcc	.+12     	; 0xe08 <vfprintf+0x98>
     dfc:	80 32       	cpi	r24, 0x20	; 32
     dfe:	59 f0       	breq	.+22     	; 0xe16 <vfprintf+0xa6>
     e00:	83 32       	cpi	r24, 0x23	; 35
     e02:	69 f4       	brne	.+26     	; 0xe1e <vfprintf+0xae>
     e04:	20 61       	ori	r18, 0x10	; 16
     e06:	2c c0       	rjmp	.+88     	; 0xe60 <vfprintf+0xf0>
     e08:	8d 32       	cpi	r24, 0x2D	; 45
     e0a:	39 f0       	breq	.+14     	; 0xe1a <vfprintf+0xaa>
     e0c:	80 33       	cpi	r24, 0x30	; 48
     e0e:	39 f4       	brne	.+14     	; 0xe1e <vfprintf+0xae>
     e10:	21 60       	ori	r18, 0x01	; 1
     e12:	26 c0       	rjmp	.+76     	; 0xe60 <vfprintf+0xf0>
     e14:	22 60       	ori	r18, 0x02	; 2
     e16:	24 60       	ori	r18, 0x04	; 4
     e18:	23 c0       	rjmp	.+70     	; 0xe60 <vfprintf+0xf0>
     e1a:	28 60       	ori	r18, 0x08	; 8
     e1c:	21 c0       	rjmp	.+66     	; 0xe60 <vfprintf+0xf0>
     e1e:	27 fd       	sbrc	r18, 7
     e20:	27 c0       	rjmp	.+78     	; 0xe70 <vfprintf+0x100>
     e22:	30 ed       	ldi	r19, 0xD0	; 208
     e24:	38 0f       	add	r19, r24
     e26:	3a 30       	cpi	r19, 0x0A	; 10
     e28:	78 f4       	brcc	.+30     	; 0xe48 <vfprintf+0xd8>
     e2a:	26 ff       	sbrs	r18, 6
     e2c:	06 c0       	rjmp	.+12     	; 0xe3a <vfprintf+0xca>
     e2e:	fa e0       	ldi	r31, 0x0A	; 10
     e30:	5f 9e       	mul	r5, r31
     e32:	30 0d       	add	r19, r0
     e34:	11 24       	eor	r1, r1
     e36:	53 2e       	mov	r5, r19
     e38:	13 c0       	rjmp	.+38     	; 0xe60 <vfprintf+0xf0>
     e3a:	8a e0       	ldi	r24, 0x0A	; 10
     e3c:	38 9e       	mul	r3, r24
     e3e:	30 0d       	add	r19, r0
     e40:	11 24       	eor	r1, r1
     e42:	33 2e       	mov	r3, r19
     e44:	20 62       	ori	r18, 0x20	; 32
     e46:	0c c0       	rjmp	.+24     	; 0xe60 <vfprintf+0xf0>
     e48:	8e 32       	cpi	r24, 0x2E	; 46
     e4a:	21 f4       	brne	.+8      	; 0xe54 <vfprintf+0xe4>
     e4c:	26 fd       	sbrc	r18, 6
     e4e:	5f c1       	rjmp	.+702    	; 0x110e <vfprintf+0x39e>
     e50:	20 64       	ori	r18, 0x40	; 64
     e52:	06 c0       	rjmp	.+12     	; 0xe60 <vfprintf+0xf0>
     e54:	8c 36       	cpi	r24, 0x6C	; 108
     e56:	11 f4       	brne	.+4      	; 0xe5c <vfprintf+0xec>
     e58:	20 68       	ori	r18, 0x80	; 128
     e5a:	02 c0       	rjmp	.+4      	; 0xe60 <vfprintf+0xf0>
     e5c:	88 36       	cpi	r24, 0x68	; 104
     e5e:	41 f4       	brne	.+16     	; 0xe70 <vfprintf+0x100>
     e60:	f6 01       	movw	r30, r12
     e62:	93 fd       	sbrc	r25, 3
     e64:	85 91       	lpm	r24, Z+
     e66:	93 ff       	sbrs	r25, 3
     e68:	81 91       	ld	r24, Z+
     e6a:	6f 01       	movw	r12, r30
     e6c:	81 11       	cpse	r24, r1
     e6e:	c1 cf       	rjmp	.-126    	; 0xdf2 <vfprintf+0x82>
     e70:	98 2f       	mov	r25, r24
     e72:	9f 7d       	andi	r25, 0xDF	; 223
     e74:	95 54       	subi	r25, 0x45	; 69
     e76:	93 30       	cpi	r25, 0x03	; 3
     e78:	28 f4       	brcc	.+10     	; 0xe84 <vfprintf+0x114>
     e7a:	0c 5f       	subi	r16, 0xFC	; 252
     e7c:	1f 4f       	sbci	r17, 0xFF	; 255
     e7e:	ff e3       	ldi	r31, 0x3F	; 63
     e80:	f9 83       	std	Y+1, r31	; 0x01
     e82:	0d c0       	rjmp	.+26     	; 0xe9e <vfprintf+0x12e>
     e84:	83 36       	cpi	r24, 0x63	; 99
     e86:	31 f0       	breq	.+12     	; 0xe94 <vfprintf+0x124>
     e88:	83 37       	cpi	r24, 0x73	; 115
     e8a:	71 f0       	breq	.+28     	; 0xea8 <vfprintf+0x138>
     e8c:	83 35       	cpi	r24, 0x53	; 83
     e8e:	09 f0       	breq	.+2      	; 0xe92 <vfprintf+0x122>
     e90:	57 c0       	rjmp	.+174    	; 0xf40 <vfprintf+0x1d0>
     e92:	21 c0       	rjmp	.+66     	; 0xed6 <vfprintf+0x166>
     e94:	f8 01       	movw	r30, r16
     e96:	80 81       	ld	r24, Z
     e98:	89 83       	std	Y+1, r24	; 0x01
     e9a:	0e 5f       	subi	r16, 0xFE	; 254
     e9c:	1f 4f       	sbci	r17, 0xFF	; 255
     e9e:	44 24       	eor	r4, r4
     ea0:	43 94       	inc	r4
     ea2:	51 2c       	mov	r5, r1
     ea4:	54 01       	movw	r10, r8
     ea6:	14 c0       	rjmp	.+40     	; 0xed0 <vfprintf+0x160>
     ea8:	38 01       	movw	r6, r16
     eaa:	f2 e0       	ldi	r31, 0x02	; 2
     eac:	6f 0e       	add	r6, r31
     eae:	71 1c       	adc	r7, r1
     eb0:	f8 01       	movw	r30, r16
     eb2:	a0 80       	ld	r10, Z
     eb4:	b1 80       	ldd	r11, Z+1	; 0x01
     eb6:	26 ff       	sbrs	r18, 6
     eb8:	03 c0       	rjmp	.+6      	; 0xec0 <vfprintf+0x150>
     eba:	65 2d       	mov	r22, r5
     ebc:	70 e0       	ldi	r23, 0x00	; 0
     ebe:	02 c0       	rjmp	.+4      	; 0xec4 <vfprintf+0x154>
     ec0:	6f ef       	ldi	r22, 0xFF	; 255
     ec2:	7f ef       	ldi	r23, 0xFF	; 255
     ec4:	c5 01       	movw	r24, r10
     ec6:	2c 87       	std	Y+12, r18	; 0x0c
     ec8:	94 d2       	rcall	.+1320   	; 0x13f2 <strnlen>
     eca:	2c 01       	movw	r4, r24
     ecc:	83 01       	movw	r16, r6
     ece:	2c 85       	ldd	r18, Y+12	; 0x0c
     ed0:	2f 77       	andi	r18, 0x7F	; 127
     ed2:	22 2e       	mov	r2, r18
     ed4:	16 c0       	rjmp	.+44     	; 0xf02 <vfprintf+0x192>
     ed6:	38 01       	movw	r6, r16
     ed8:	f2 e0       	ldi	r31, 0x02	; 2
     eda:	6f 0e       	add	r6, r31
     edc:	71 1c       	adc	r7, r1
     ede:	f8 01       	movw	r30, r16
     ee0:	a0 80       	ld	r10, Z
     ee2:	b1 80       	ldd	r11, Z+1	; 0x01
     ee4:	26 ff       	sbrs	r18, 6
     ee6:	03 c0       	rjmp	.+6      	; 0xeee <vfprintf+0x17e>
     ee8:	65 2d       	mov	r22, r5
     eea:	70 e0       	ldi	r23, 0x00	; 0
     eec:	02 c0       	rjmp	.+4      	; 0xef2 <vfprintf+0x182>
     eee:	6f ef       	ldi	r22, 0xFF	; 255
     ef0:	7f ef       	ldi	r23, 0xFF	; 255
     ef2:	c5 01       	movw	r24, r10
     ef4:	2c 87       	std	Y+12, r18	; 0x0c
     ef6:	6b d2       	rcall	.+1238   	; 0x13ce <strnlen_P>
     ef8:	2c 01       	movw	r4, r24
     efa:	2c 85       	ldd	r18, Y+12	; 0x0c
     efc:	20 68       	ori	r18, 0x80	; 128
     efe:	22 2e       	mov	r2, r18
     f00:	83 01       	movw	r16, r6
     f02:	23 fc       	sbrc	r2, 3
     f04:	19 c0       	rjmp	.+50     	; 0xf38 <vfprintf+0x1c8>
     f06:	83 2d       	mov	r24, r3
     f08:	90 e0       	ldi	r25, 0x00	; 0
     f0a:	48 16       	cp	r4, r24
     f0c:	59 06       	cpc	r5, r25
     f0e:	a0 f4       	brcc	.+40     	; 0xf38 <vfprintf+0x1c8>
     f10:	b7 01       	movw	r22, r14
     f12:	80 e2       	ldi	r24, 0x20	; 32
     f14:	90 e0       	ldi	r25, 0x00	; 0
     f16:	78 d2       	rcall	.+1264   	; 0x1408 <fputc>
     f18:	3a 94       	dec	r3
     f1a:	f5 cf       	rjmp	.-22     	; 0xf06 <vfprintf+0x196>
     f1c:	f5 01       	movw	r30, r10
     f1e:	27 fc       	sbrc	r2, 7
     f20:	85 91       	lpm	r24, Z+
     f22:	27 fe       	sbrs	r2, 7
     f24:	81 91       	ld	r24, Z+
     f26:	5f 01       	movw	r10, r30
     f28:	b7 01       	movw	r22, r14
     f2a:	90 e0       	ldi	r25, 0x00	; 0
     f2c:	6d d2       	rcall	.+1242   	; 0x1408 <fputc>
     f2e:	31 10       	cpse	r3, r1
     f30:	3a 94       	dec	r3
     f32:	f1 e0       	ldi	r31, 0x01	; 1
     f34:	4f 1a       	sub	r4, r31
     f36:	51 08       	sbc	r5, r1
     f38:	41 14       	cp	r4, r1
     f3a:	51 04       	cpc	r5, r1
     f3c:	79 f7       	brne	.-34     	; 0xf1c <vfprintf+0x1ac>
     f3e:	de c0       	rjmp	.+444    	; 0x10fc <vfprintf+0x38c>
     f40:	84 36       	cpi	r24, 0x64	; 100
     f42:	11 f0       	breq	.+4      	; 0xf48 <vfprintf+0x1d8>
     f44:	89 36       	cpi	r24, 0x69	; 105
     f46:	31 f5       	brne	.+76     	; 0xf94 <vfprintf+0x224>
     f48:	f8 01       	movw	r30, r16
     f4a:	27 ff       	sbrs	r18, 7
     f4c:	07 c0       	rjmp	.+14     	; 0xf5c <vfprintf+0x1ec>
     f4e:	60 81       	ld	r22, Z
     f50:	71 81       	ldd	r23, Z+1	; 0x01
     f52:	82 81       	ldd	r24, Z+2	; 0x02
     f54:	93 81       	ldd	r25, Z+3	; 0x03
     f56:	0c 5f       	subi	r16, 0xFC	; 252
     f58:	1f 4f       	sbci	r17, 0xFF	; 255
     f5a:	08 c0       	rjmp	.+16     	; 0xf6c <vfprintf+0x1fc>
     f5c:	60 81       	ld	r22, Z
     f5e:	71 81       	ldd	r23, Z+1	; 0x01
     f60:	88 27       	eor	r24, r24
     f62:	77 fd       	sbrc	r23, 7
     f64:	80 95       	com	r24
     f66:	98 2f       	mov	r25, r24
     f68:	0e 5f       	subi	r16, 0xFE	; 254
     f6a:	1f 4f       	sbci	r17, 0xFF	; 255
     f6c:	2f 76       	andi	r18, 0x6F	; 111
     f6e:	b2 2e       	mov	r11, r18
     f70:	97 ff       	sbrs	r25, 7
     f72:	09 c0       	rjmp	.+18     	; 0xf86 <vfprintf+0x216>
     f74:	90 95       	com	r25
     f76:	80 95       	com	r24
     f78:	70 95       	com	r23
     f7a:	61 95       	neg	r22
     f7c:	7f 4f       	sbci	r23, 0xFF	; 255
     f7e:	8f 4f       	sbci	r24, 0xFF	; 255
     f80:	9f 4f       	sbci	r25, 0xFF	; 255
     f82:	20 68       	ori	r18, 0x80	; 128
     f84:	b2 2e       	mov	r11, r18
     f86:	2a e0       	ldi	r18, 0x0A	; 10
     f88:	30 e0       	ldi	r19, 0x00	; 0
     f8a:	a4 01       	movw	r20, r8
     f8c:	6f d2       	rcall	.+1246   	; 0x146c <__ultoa_invert>
     f8e:	a8 2e       	mov	r10, r24
     f90:	a8 18       	sub	r10, r8
     f92:	43 c0       	rjmp	.+134    	; 0x101a <vfprintf+0x2aa>
     f94:	85 37       	cpi	r24, 0x75	; 117
     f96:	29 f4       	brne	.+10     	; 0xfa2 <vfprintf+0x232>
     f98:	2f 7e       	andi	r18, 0xEF	; 239
     f9a:	b2 2e       	mov	r11, r18
     f9c:	2a e0       	ldi	r18, 0x0A	; 10
     f9e:	30 e0       	ldi	r19, 0x00	; 0
     fa0:	25 c0       	rjmp	.+74     	; 0xfec <vfprintf+0x27c>
     fa2:	f2 2f       	mov	r31, r18
     fa4:	f9 7f       	andi	r31, 0xF9	; 249
     fa6:	bf 2e       	mov	r11, r31
     fa8:	8f 36       	cpi	r24, 0x6F	; 111
     faa:	c1 f0       	breq	.+48     	; 0xfdc <vfprintf+0x26c>
     fac:	18 f4       	brcc	.+6      	; 0xfb4 <vfprintf+0x244>
     fae:	88 35       	cpi	r24, 0x58	; 88
     fb0:	79 f0       	breq	.+30     	; 0xfd0 <vfprintf+0x260>
     fb2:	ad c0       	rjmp	.+346    	; 0x110e <vfprintf+0x39e>
     fb4:	80 37       	cpi	r24, 0x70	; 112
     fb6:	19 f0       	breq	.+6      	; 0xfbe <vfprintf+0x24e>
     fb8:	88 37       	cpi	r24, 0x78	; 120
     fba:	21 f0       	breq	.+8      	; 0xfc4 <vfprintf+0x254>
     fbc:	a8 c0       	rjmp	.+336    	; 0x110e <vfprintf+0x39e>
     fbe:	2f 2f       	mov	r18, r31
     fc0:	20 61       	ori	r18, 0x10	; 16
     fc2:	b2 2e       	mov	r11, r18
     fc4:	b4 fe       	sbrs	r11, 4
     fc6:	0d c0       	rjmp	.+26     	; 0xfe2 <vfprintf+0x272>
     fc8:	8b 2d       	mov	r24, r11
     fca:	84 60       	ori	r24, 0x04	; 4
     fcc:	b8 2e       	mov	r11, r24
     fce:	09 c0       	rjmp	.+18     	; 0xfe2 <vfprintf+0x272>
     fd0:	24 ff       	sbrs	r18, 4
     fd2:	0a c0       	rjmp	.+20     	; 0xfe8 <vfprintf+0x278>
     fd4:	9f 2f       	mov	r25, r31
     fd6:	96 60       	ori	r25, 0x06	; 6
     fd8:	b9 2e       	mov	r11, r25
     fda:	06 c0       	rjmp	.+12     	; 0xfe8 <vfprintf+0x278>
     fdc:	28 e0       	ldi	r18, 0x08	; 8
     fde:	30 e0       	ldi	r19, 0x00	; 0
     fe0:	05 c0       	rjmp	.+10     	; 0xfec <vfprintf+0x27c>
     fe2:	20 e1       	ldi	r18, 0x10	; 16
     fe4:	30 e0       	ldi	r19, 0x00	; 0
     fe6:	02 c0       	rjmp	.+4      	; 0xfec <vfprintf+0x27c>
     fe8:	20 e1       	ldi	r18, 0x10	; 16
     fea:	32 e0       	ldi	r19, 0x02	; 2
     fec:	f8 01       	movw	r30, r16
     fee:	b7 fe       	sbrs	r11, 7
     ff0:	07 c0       	rjmp	.+14     	; 0x1000 <vfprintf+0x290>
     ff2:	60 81       	ld	r22, Z
     ff4:	71 81       	ldd	r23, Z+1	; 0x01
     ff6:	82 81       	ldd	r24, Z+2	; 0x02
     ff8:	93 81       	ldd	r25, Z+3	; 0x03
     ffa:	0c 5f       	subi	r16, 0xFC	; 252
     ffc:	1f 4f       	sbci	r17, 0xFF	; 255
     ffe:	06 c0       	rjmp	.+12     	; 0x100c <vfprintf+0x29c>
    1000:	60 81       	ld	r22, Z
    1002:	71 81       	ldd	r23, Z+1	; 0x01
    1004:	80 e0       	ldi	r24, 0x00	; 0
    1006:	90 e0       	ldi	r25, 0x00	; 0
    1008:	0e 5f       	subi	r16, 0xFE	; 254
    100a:	1f 4f       	sbci	r17, 0xFF	; 255
    100c:	a4 01       	movw	r20, r8
    100e:	2e d2       	rcall	.+1116   	; 0x146c <__ultoa_invert>
    1010:	a8 2e       	mov	r10, r24
    1012:	a8 18       	sub	r10, r8
    1014:	fb 2d       	mov	r31, r11
    1016:	ff 77       	andi	r31, 0x7F	; 127
    1018:	bf 2e       	mov	r11, r31
    101a:	b6 fe       	sbrs	r11, 6
    101c:	0b c0       	rjmp	.+22     	; 0x1034 <vfprintf+0x2c4>
    101e:	2b 2d       	mov	r18, r11
    1020:	2e 7f       	andi	r18, 0xFE	; 254
    1022:	a5 14       	cp	r10, r5
    1024:	50 f4       	brcc	.+20     	; 0x103a <vfprintf+0x2ca>
    1026:	b4 fe       	sbrs	r11, 4
    1028:	0a c0       	rjmp	.+20     	; 0x103e <vfprintf+0x2ce>
    102a:	b2 fc       	sbrc	r11, 2
    102c:	08 c0       	rjmp	.+16     	; 0x103e <vfprintf+0x2ce>
    102e:	2b 2d       	mov	r18, r11
    1030:	2e 7e       	andi	r18, 0xEE	; 238
    1032:	05 c0       	rjmp	.+10     	; 0x103e <vfprintf+0x2ce>
    1034:	7a 2c       	mov	r7, r10
    1036:	2b 2d       	mov	r18, r11
    1038:	03 c0       	rjmp	.+6      	; 0x1040 <vfprintf+0x2d0>
    103a:	7a 2c       	mov	r7, r10
    103c:	01 c0       	rjmp	.+2      	; 0x1040 <vfprintf+0x2d0>
    103e:	75 2c       	mov	r7, r5
    1040:	24 ff       	sbrs	r18, 4
    1042:	0d c0       	rjmp	.+26     	; 0x105e <vfprintf+0x2ee>
    1044:	fe 01       	movw	r30, r28
    1046:	ea 0d       	add	r30, r10
    1048:	f1 1d       	adc	r31, r1
    104a:	80 81       	ld	r24, Z
    104c:	80 33       	cpi	r24, 0x30	; 48
    104e:	11 f4       	brne	.+4      	; 0x1054 <vfprintf+0x2e4>
    1050:	29 7e       	andi	r18, 0xE9	; 233
    1052:	09 c0       	rjmp	.+18     	; 0x1066 <vfprintf+0x2f6>
    1054:	22 ff       	sbrs	r18, 2
    1056:	06 c0       	rjmp	.+12     	; 0x1064 <vfprintf+0x2f4>
    1058:	73 94       	inc	r7
    105a:	73 94       	inc	r7
    105c:	04 c0       	rjmp	.+8      	; 0x1066 <vfprintf+0x2f6>
    105e:	82 2f       	mov	r24, r18
    1060:	86 78       	andi	r24, 0x86	; 134
    1062:	09 f0       	breq	.+2      	; 0x1066 <vfprintf+0x2f6>
    1064:	73 94       	inc	r7
    1066:	23 fd       	sbrc	r18, 3
    1068:	12 c0       	rjmp	.+36     	; 0x108e <vfprintf+0x31e>
    106a:	20 ff       	sbrs	r18, 0
    106c:	06 c0       	rjmp	.+12     	; 0x107a <vfprintf+0x30a>
    106e:	5a 2c       	mov	r5, r10
    1070:	73 14       	cp	r7, r3
    1072:	18 f4       	brcc	.+6      	; 0x107a <vfprintf+0x30a>
    1074:	53 0c       	add	r5, r3
    1076:	57 18       	sub	r5, r7
    1078:	73 2c       	mov	r7, r3
    107a:	73 14       	cp	r7, r3
    107c:	60 f4       	brcc	.+24     	; 0x1096 <vfprintf+0x326>
    107e:	b7 01       	movw	r22, r14
    1080:	80 e2       	ldi	r24, 0x20	; 32
    1082:	90 e0       	ldi	r25, 0x00	; 0
    1084:	2c 87       	std	Y+12, r18	; 0x0c
    1086:	c0 d1       	rcall	.+896    	; 0x1408 <fputc>
    1088:	73 94       	inc	r7
    108a:	2c 85       	ldd	r18, Y+12	; 0x0c
    108c:	f6 cf       	rjmp	.-20     	; 0x107a <vfprintf+0x30a>
    108e:	73 14       	cp	r7, r3
    1090:	10 f4       	brcc	.+4      	; 0x1096 <vfprintf+0x326>
    1092:	37 18       	sub	r3, r7
    1094:	01 c0       	rjmp	.+2      	; 0x1098 <vfprintf+0x328>
    1096:	31 2c       	mov	r3, r1
    1098:	24 ff       	sbrs	r18, 4
    109a:	11 c0       	rjmp	.+34     	; 0x10be <vfprintf+0x34e>
    109c:	b7 01       	movw	r22, r14
    109e:	80 e3       	ldi	r24, 0x30	; 48
    10a0:	90 e0       	ldi	r25, 0x00	; 0
    10a2:	2c 87       	std	Y+12, r18	; 0x0c
    10a4:	b1 d1       	rcall	.+866    	; 0x1408 <fputc>
    10a6:	2c 85       	ldd	r18, Y+12	; 0x0c
    10a8:	22 ff       	sbrs	r18, 2
    10aa:	16 c0       	rjmp	.+44     	; 0x10d8 <vfprintf+0x368>
    10ac:	21 ff       	sbrs	r18, 1
    10ae:	03 c0       	rjmp	.+6      	; 0x10b6 <vfprintf+0x346>
    10b0:	88 e5       	ldi	r24, 0x58	; 88
    10b2:	90 e0       	ldi	r25, 0x00	; 0
    10b4:	02 c0       	rjmp	.+4      	; 0x10ba <vfprintf+0x34a>
    10b6:	88 e7       	ldi	r24, 0x78	; 120
    10b8:	90 e0       	ldi	r25, 0x00	; 0
    10ba:	b7 01       	movw	r22, r14
    10bc:	0c c0       	rjmp	.+24     	; 0x10d6 <vfprintf+0x366>
    10be:	82 2f       	mov	r24, r18
    10c0:	86 78       	andi	r24, 0x86	; 134
    10c2:	51 f0       	breq	.+20     	; 0x10d8 <vfprintf+0x368>
    10c4:	21 fd       	sbrc	r18, 1
    10c6:	02 c0       	rjmp	.+4      	; 0x10cc <vfprintf+0x35c>
    10c8:	80 e2       	ldi	r24, 0x20	; 32
    10ca:	01 c0       	rjmp	.+2      	; 0x10ce <vfprintf+0x35e>
    10cc:	8b e2       	ldi	r24, 0x2B	; 43
    10ce:	27 fd       	sbrc	r18, 7
    10d0:	8d e2       	ldi	r24, 0x2D	; 45
    10d2:	b7 01       	movw	r22, r14
    10d4:	90 e0       	ldi	r25, 0x00	; 0
    10d6:	98 d1       	rcall	.+816    	; 0x1408 <fputc>
    10d8:	a5 14       	cp	r10, r5
    10da:	30 f4       	brcc	.+12     	; 0x10e8 <vfprintf+0x378>
    10dc:	b7 01       	movw	r22, r14
    10de:	80 e3       	ldi	r24, 0x30	; 48
    10e0:	90 e0       	ldi	r25, 0x00	; 0
    10e2:	92 d1       	rcall	.+804    	; 0x1408 <fputc>
    10e4:	5a 94       	dec	r5
    10e6:	f8 cf       	rjmp	.-16     	; 0x10d8 <vfprintf+0x368>
    10e8:	aa 94       	dec	r10
    10ea:	f4 01       	movw	r30, r8
    10ec:	ea 0d       	add	r30, r10
    10ee:	f1 1d       	adc	r31, r1
    10f0:	80 81       	ld	r24, Z
    10f2:	b7 01       	movw	r22, r14
    10f4:	90 e0       	ldi	r25, 0x00	; 0
    10f6:	88 d1       	rcall	.+784    	; 0x1408 <fputc>
    10f8:	a1 10       	cpse	r10, r1
    10fa:	f6 cf       	rjmp	.-20     	; 0x10e8 <vfprintf+0x378>
    10fc:	33 20       	and	r3, r3
    10fe:	09 f4       	brne	.+2      	; 0x1102 <vfprintf+0x392>
    1100:	5d ce       	rjmp	.-838    	; 0xdbc <vfprintf+0x4c>
    1102:	b7 01       	movw	r22, r14
    1104:	80 e2       	ldi	r24, 0x20	; 32
    1106:	90 e0       	ldi	r25, 0x00	; 0
    1108:	7f d1       	rcall	.+766    	; 0x1408 <fputc>
    110a:	3a 94       	dec	r3
    110c:	f7 cf       	rjmp	.-18     	; 0x10fc <vfprintf+0x38c>
    110e:	f7 01       	movw	r30, r14
    1110:	86 81       	ldd	r24, Z+6	; 0x06
    1112:	97 81       	ldd	r25, Z+7	; 0x07
    1114:	02 c0       	rjmp	.+4      	; 0x111a <vfprintf+0x3aa>
    1116:	8f ef       	ldi	r24, 0xFF	; 255
    1118:	9f ef       	ldi	r25, 0xFF	; 255
    111a:	2c 96       	adiw	r28, 0x0c	; 12
    111c:	0f b6       	in	r0, 0x3f	; 63
    111e:	f8 94       	cli
    1120:	de bf       	out	0x3e, r29	; 62
    1122:	0f be       	out	0x3f, r0	; 63
    1124:	cd bf       	out	0x3d, r28	; 61
    1126:	df 91       	pop	r29
    1128:	cf 91       	pop	r28
    112a:	1f 91       	pop	r17
    112c:	0f 91       	pop	r16
    112e:	ff 90       	pop	r15
    1130:	ef 90       	pop	r14
    1132:	df 90       	pop	r13
    1134:	cf 90       	pop	r12
    1136:	bf 90       	pop	r11
    1138:	af 90       	pop	r10
    113a:	9f 90       	pop	r9
    113c:	8f 90       	pop	r8
    113e:	7f 90       	pop	r7
    1140:	6f 90       	pop	r6
    1142:	5f 90       	pop	r5
    1144:	4f 90       	pop	r4
    1146:	3f 90       	pop	r3
    1148:	2f 90       	pop	r2
    114a:	08 95       	ret

0000114c <calloc>:
    114c:	0f 93       	push	r16
    114e:	1f 93       	push	r17
    1150:	cf 93       	push	r28
    1152:	df 93       	push	r29
    1154:	86 9f       	mul	r24, r22
    1156:	80 01       	movw	r16, r0
    1158:	87 9f       	mul	r24, r23
    115a:	10 0d       	add	r17, r0
    115c:	96 9f       	mul	r25, r22
    115e:	10 0d       	add	r17, r0
    1160:	11 24       	eor	r1, r1
    1162:	c8 01       	movw	r24, r16
    1164:	0d d0       	rcall	.+26     	; 0x1180 <malloc>
    1166:	ec 01       	movw	r28, r24
    1168:	00 97       	sbiw	r24, 0x00	; 0
    116a:	21 f0       	breq	.+8      	; 0x1174 <calloc+0x28>
    116c:	a8 01       	movw	r20, r16
    116e:	60 e0       	ldi	r22, 0x00	; 0
    1170:	70 e0       	ldi	r23, 0x00	; 0
    1172:	38 d1       	rcall	.+624    	; 0x13e4 <memset>
    1174:	ce 01       	movw	r24, r28
    1176:	df 91       	pop	r29
    1178:	cf 91       	pop	r28
    117a:	1f 91       	pop	r17
    117c:	0f 91       	pop	r16
    117e:	08 95       	ret

00001180 <malloc>:
    1180:	cf 93       	push	r28
    1182:	df 93       	push	r29
    1184:	82 30       	cpi	r24, 0x02	; 2
    1186:	91 05       	cpc	r25, r1
    1188:	10 f4       	brcc	.+4      	; 0x118e <malloc+0xe>
    118a:	82 e0       	ldi	r24, 0x02	; 2
    118c:	90 e0       	ldi	r25, 0x00	; 0
    118e:	e0 91 a3 02 	lds	r30, 0x02A3
    1192:	f0 91 a4 02 	lds	r31, 0x02A4
    1196:	20 e0       	ldi	r18, 0x00	; 0
    1198:	30 e0       	ldi	r19, 0x00	; 0
    119a:	a0 e0       	ldi	r26, 0x00	; 0
    119c:	b0 e0       	ldi	r27, 0x00	; 0
    119e:	30 97       	sbiw	r30, 0x00	; 0
    11a0:	39 f1       	breq	.+78     	; 0x11f0 <malloc+0x70>
    11a2:	40 81       	ld	r20, Z
    11a4:	51 81       	ldd	r21, Z+1	; 0x01
    11a6:	48 17       	cp	r20, r24
    11a8:	59 07       	cpc	r21, r25
    11aa:	b8 f0       	brcs	.+46     	; 0x11da <malloc+0x5a>
    11ac:	48 17       	cp	r20, r24
    11ae:	59 07       	cpc	r21, r25
    11b0:	71 f4       	brne	.+28     	; 0x11ce <malloc+0x4e>
    11b2:	82 81       	ldd	r24, Z+2	; 0x02
    11b4:	93 81       	ldd	r25, Z+3	; 0x03
    11b6:	10 97       	sbiw	r26, 0x00	; 0
    11b8:	29 f0       	breq	.+10     	; 0x11c4 <malloc+0x44>
    11ba:	13 96       	adiw	r26, 0x03	; 3
    11bc:	9c 93       	st	X, r25
    11be:	8e 93       	st	-X, r24
    11c0:	12 97       	sbiw	r26, 0x02	; 2
    11c2:	2c c0       	rjmp	.+88     	; 0x121c <malloc+0x9c>
    11c4:	90 93 a4 02 	sts	0x02A4, r25
    11c8:	80 93 a3 02 	sts	0x02A3, r24
    11cc:	27 c0       	rjmp	.+78     	; 0x121c <malloc+0x9c>
    11ce:	21 15       	cp	r18, r1
    11d0:	31 05       	cpc	r19, r1
    11d2:	31 f0       	breq	.+12     	; 0x11e0 <malloc+0x60>
    11d4:	42 17       	cp	r20, r18
    11d6:	53 07       	cpc	r21, r19
    11d8:	18 f0       	brcs	.+6      	; 0x11e0 <malloc+0x60>
    11da:	a9 01       	movw	r20, r18
    11dc:	db 01       	movw	r26, r22
    11de:	01 c0       	rjmp	.+2      	; 0x11e2 <malloc+0x62>
    11e0:	ef 01       	movw	r28, r30
    11e2:	9a 01       	movw	r18, r20
    11e4:	bd 01       	movw	r22, r26
    11e6:	df 01       	movw	r26, r30
    11e8:	02 80       	ldd	r0, Z+2	; 0x02
    11ea:	f3 81       	ldd	r31, Z+3	; 0x03
    11ec:	e0 2d       	mov	r30, r0
    11ee:	d7 cf       	rjmp	.-82     	; 0x119e <malloc+0x1e>
    11f0:	21 15       	cp	r18, r1
    11f2:	31 05       	cpc	r19, r1
    11f4:	f9 f0       	breq	.+62     	; 0x1234 <malloc+0xb4>
    11f6:	28 1b       	sub	r18, r24
    11f8:	39 0b       	sbc	r19, r25
    11fa:	24 30       	cpi	r18, 0x04	; 4
    11fc:	31 05       	cpc	r19, r1
    11fe:	80 f4       	brcc	.+32     	; 0x1220 <malloc+0xa0>
    1200:	8a 81       	ldd	r24, Y+2	; 0x02
    1202:	9b 81       	ldd	r25, Y+3	; 0x03
    1204:	61 15       	cp	r22, r1
    1206:	71 05       	cpc	r23, r1
    1208:	21 f0       	breq	.+8      	; 0x1212 <malloc+0x92>
    120a:	fb 01       	movw	r30, r22
    120c:	93 83       	std	Z+3, r25	; 0x03
    120e:	82 83       	std	Z+2, r24	; 0x02
    1210:	04 c0       	rjmp	.+8      	; 0x121a <malloc+0x9a>
    1212:	90 93 a4 02 	sts	0x02A4, r25
    1216:	80 93 a3 02 	sts	0x02A3, r24
    121a:	fe 01       	movw	r30, r28
    121c:	32 96       	adiw	r30, 0x02	; 2
    121e:	44 c0       	rjmp	.+136    	; 0x12a8 <malloc+0x128>
    1220:	fe 01       	movw	r30, r28
    1222:	e2 0f       	add	r30, r18
    1224:	f3 1f       	adc	r31, r19
    1226:	81 93       	st	Z+, r24
    1228:	91 93       	st	Z+, r25
    122a:	22 50       	subi	r18, 0x02	; 2
    122c:	31 09       	sbc	r19, r1
    122e:	39 83       	std	Y+1, r19	; 0x01
    1230:	28 83       	st	Y, r18
    1232:	3a c0       	rjmp	.+116    	; 0x12a8 <malloc+0x128>
    1234:	20 91 a1 02 	lds	r18, 0x02A1
    1238:	30 91 a2 02 	lds	r19, 0x02A2
    123c:	23 2b       	or	r18, r19
    123e:	41 f4       	brne	.+16     	; 0x1250 <malloc+0xd0>
    1240:	20 91 02 02 	lds	r18, 0x0202
    1244:	30 91 03 02 	lds	r19, 0x0203
    1248:	30 93 a2 02 	sts	0x02A2, r19
    124c:	20 93 a1 02 	sts	0x02A1, r18
    1250:	20 91 00 02 	lds	r18, 0x0200
    1254:	30 91 01 02 	lds	r19, 0x0201
    1258:	21 15       	cp	r18, r1
    125a:	31 05       	cpc	r19, r1
    125c:	41 f4       	brne	.+16     	; 0x126e <malloc+0xee>
    125e:	2d b7       	in	r18, 0x3d	; 61
    1260:	3e b7       	in	r19, 0x3e	; 62
    1262:	40 91 04 02 	lds	r20, 0x0204
    1266:	50 91 05 02 	lds	r21, 0x0205
    126a:	24 1b       	sub	r18, r20
    126c:	35 0b       	sbc	r19, r21
    126e:	e0 91 a1 02 	lds	r30, 0x02A1
    1272:	f0 91 a2 02 	lds	r31, 0x02A2
    1276:	e2 17       	cp	r30, r18
    1278:	f3 07       	cpc	r31, r19
    127a:	a0 f4       	brcc	.+40     	; 0x12a4 <malloc+0x124>
    127c:	2e 1b       	sub	r18, r30
    127e:	3f 0b       	sbc	r19, r31
    1280:	28 17       	cp	r18, r24
    1282:	39 07       	cpc	r19, r25
    1284:	78 f0       	brcs	.+30     	; 0x12a4 <malloc+0x124>
    1286:	ac 01       	movw	r20, r24
    1288:	4e 5f       	subi	r20, 0xFE	; 254
    128a:	5f 4f       	sbci	r21, 0xFF	; 255
    128c:	24 17       	cp	r18, r20
    128e:	35 07       	cpc	r19, r21
    1290:	48 f0       	brcs	.+18     	; 0x12a4 <malloc+0x124>
    1292:	4e 0f       	add	r20, r30
    1294:	5f 1f       	adc	r21, r31
    1296:	50 93 a2 02 	sts	0x02A2, r21
    129a:	40 93 a1 02 	sts	0x02A1, r20
    129e:	81 93       	st	Z+, r24
    12a0:	91 93       	st	Z+, r25
    12a2:	02 c0       	rjmp	.+4      	; 0x12a8 <malloc+0x128>
    12a4:	e0 e0       	ldi	r30, 0x00	; 0
    12a6:	f0 e0       	ldi	r31, 0x00	; 0
    12a8:	cf 01       	movw	r24, r30
    12aa:	df 91       	pop	r29
    12ac:	cf 91       	pop	r28
    12ae:	08 95       	ret

000012b0 <free>:
    12b0:	cf 93       	push	r28
    12b2:	df 93       	push	r29
    12b4:	00 97       	sbiw	r24, 0x00	; 0
    12b6:	09 f4       	brne	.+2      	; 0x12ba <free+0xa>
    12b8:	87 c0       	rjmp	.+270    	; 0x13c8 <free+0x118>
    12ba:	fc 01       	movw	r30, r24
    12bc:	32 97       	sbiw	r30, 0x02	; 2
    12be:	13 82       	std	Z+3, r1	; 0x03
    12c0:	12 82       	std	Z+2, r1	; 0x02
    12c2:	c0 91 a3 02 	lds	r28, 0x02A3
    12c6:	d0 91 a4 02 	lds	r29, 0x02A4
    12ca:	20 97       	sbiw	r28, 0x00	; 0
    12cc:	81 f4       	brne	.+32     	; 0x12ee <free+0x3e>
    12ce:	20 81       	ld	r18, Z
    12d0:	31 81       	ldd	r19, Z+1	; 0x01
    12d2:	28 0f       	add	r18, r24
    12d4:	39 1f       	adc	r19, r25
    12d6:	80 91 a1 02 	lds	r24, 0x02A1
    12da:	90 91 a2 02 	lds	r25, 0x02A2
    12de:	82 17       	cp	r24, r18
    12e0:	93 07       	cpc	r25, r19
    12e2:	79 f5       	brne	.+94     	; 0x1342 <free+0x92>
    12e4:	f0 93 a2 02 	sts	0x02A2, r31
    12e8:	e0 93 a1 02 	sts	0x02A1, r30
    12ec:	6d c0       	rjmp	.+218    	; 0x13c8 <free+0x118>
    12ee:	de 01       	movw	r26, r28
    12f0:	20 e0       	ldi	r18, 0x00	; 0
    12f2:	30 e0       	ldi	r19, 0x00	; 0
    12f4:	ae 17       	cp	r26, r30
    12f6:	bf 07       	cpc	r27, r31
    12f8:	50 f4       	brcc	.+20     	; 0x130e <free+0x5e>
    12fa:	12 96       	adiw	r26, 0x02	; 2
    12fc:	4d 91       	ld	r20, X+
    12fe:	5c 91       	ld	r21, X
    1300:	13 97       	sbiw	r26, 0x03	; 3
    1302:	9d 01       	movw	r18, r26
    1304:	41 15       	cp	r20, r1
    1306:	51 05       	cpc	r21, r1
    1308:	09 f1       	breq	.+66     	; 0x134c <free+0x9c>
    130a:	da 01       	movw	r26, r20
    130c:	f3 cf       	rjmp	.-26     	; 0x12f4 <free+0x44>
    130e:	b3 83       	std	Z+3, r27	; 0x03
    1310:	a2 83       	std	Z+2, r26	; 0x02
    1312:	40 81       	ld	r20, Z
    1314:	51 81       	ldd	r21, Z+1	; 0x01
    1316:	84 0f       	add	r24, r20
    1318:	95 1f       	adc	r25, r21
    131a:	8a 17       	cp	r24, r26
    131c:	9b 07       	cpc	r25, r27
    131e:	71 f4       	brne	.+28     	; 0x133c <free+0x8c>
    1320:	8d 91       	ld	r24, X+
    1322:	9c 91       	ld	r25, X
    1324:	11 97       	sbiw	r26, 0x01	; 1
    1326:	84 0f       	add	r24, r20
    1328:	95 1f       	adc	r25, r21
    132a:	02 96       	adiw	r24, 0x02	; 2
    132c:	91 83       	std	Z+1, r25	; 0x01
    132e:	80 83       	st	Z, r24
    1330:	12 96       	adiw	r26, 0x02	; 2
    1332:	8d 91       	ld	r24, X+
    1334:	9c 91       	ld	r25, X
    1336:	13 97       	sbiw	r26, 0x03	; 3
    1338:	93 83       	std	Z+3, r25	; 0x03
    133a:	82 83       	std	Z+2, r24	; 0x02
    133c:	21 15       	cp	r18, r1
    133e:	31 05       	cpc	r19, r1
    1340:	29 f4       	brne	.+10     	; 0x134c <free+0x9c>
    1342:	f0 93 a4 02 	sts	0x02A4, r31
    1346:	e0 93 a3 02 	sts	0x02A3, r30
    134a:	3e c0       	rjmp	.+124    	; 0x13c8 <free+0x118>
    134c:	d9 01       	movw	r26, r18
    134e:	13 96       	adiw	r26, 0x03	; 3
    1350:	fc 93       	st	X, r31
    1352:	ee 93       	st	-X, r30
    1354:	12 97       	sbiw	r26, 0x02	; 2
    1356:	4d 91       	ld	r20, X+
    1358:	5d 91       	ld	r21, X+
    135a:	a4 0f       	add	r26, r20
    135c:	b5 1f       	adc	r27, r21
    135e:	ea 17       	cp	r30, r26
    1360:	fb 07       	cpc	r31, r27
    1362:	79 f4       	brne	.+30     	; 0x1382 <free+0xd2>
    1364:	80 81       	ld	r24, Z
    1366:	91 81       	ldd	r25, Z+1	; 0x01
    1368:	84 0f       	add	r24, r20
    136a:	95 1f       	adc	r25, r21
    136c:	02 96       	adiw	r24, 0x02	; 2
    136e:	d9 01       	movw	r26, r18
    1370:	11 96       	adiw	r26, 0x01	; 1
    1372:	9c 93       	st	X, r25
    1374:	8e 93       	st	-X, r24
    1376:	82 81       	ldd	r24, Z+2	; 0x02
    1378:	93 81       	ldd	r25, Z+3	; 0x03
    137a:	13 96       	adiw	r26, 0x03	; 3
    137c:	9c 93       	st	X, r25
    137e:	8e 93       	st	-X, r24
    1380:	12 97       	sbiw	r26, 0x02	; 2
    1382:	e0 e0       	ldi	r30, 0x00	; 0
    1384:	f0 e0       	ldi	r31, 0x00	; 0
    1386:	8a 81       	ldd	r24, Y+2	; 0x02
    1388:	9b 81       	ldd	r25, Y+3	; 0x03
    138a:	00 97       	sbiw	r24, 0x00	; 0
    138c:	19 f0       	breq	.+6      	; 0x1394 <free+0xe4>
    138e:	fe 01       	movw	r30, r28
    1390:	ec 01       	movw	r28, r24
    1392:	f9 cf       	rjmp	.-14     	; 0x1386 <free+0xd6>
    1394:	ce 01       	movw	r24, r28
    1396:	02 96       	adiw	r24, 0x02	; 2
    1398:	28 81       	ld	r18, Y
    139a:	39 81       	ldd	r19, Y+1	; 0x01
    139c:	82 0f       	add	r24, r18
    139e:	93 1f       	adc	r25, r19
    13a0:	20 91 a1 02 	lds	r18, 0x02A1
    13a4:	30 91 a2 02 	lds	r19, 0x02A2
    13a8:	28 17       	cp	r18, r24
    13aa:	39 07       	cpc	r19, r25
    13ac:	69 f4       	brne	.+26     	; 0x13c8 <free+0x118>
    13ae:	30 97       	sbiw	r30, 0x00	; 0
    13b0:	29 f4       	brne	.+10     	; 0x13bc <free+0x10c>
    13b2:	10 92 a4 02 	sts	0x02A4, r1
    13b6:	10 92 a3 02 	sts	0x02A3, r1
    13ba:	02 c0       	rjmp	.+4      	; 0x13c0 <free+0x110>
    13bc:	13 82       	std	Z+3, r1	; 0x03
    13be:	12 82       	std	Z+2, r1	; 0x02
    13c0:	d0 93 a2 02 	sts	0x02A2, r29
    13c4:	c0 93 a1 02 	sts	0x02A1, r28
    13c8:	df 91       	pop	r29
    13ca:	cf 91       	pop	r28
    13cc:	08 95       	ret

000013ce <strnlen_P>:
    13ce:	fc 01       	movw	r30, r24
    13d0:	05 90       	lpm	r0, Z+
    13d2:	61 50       	subi	r22, 0x01	; 1
    13d4:	70 40       	sbci	r23, 0x00	; 0
    13d6:	01 10       	cpse	r0, r1
    13d8:	d8 f7       	brcc	.-10     	; 0x13d0 <strnlen_P+0x2>
    13da:	80 95       	com	r24
    13dc:	90 95       	com	r25
    13de:	8e 0f       	add	r24, r30
    13e0:	9f 1f       	adc	r25, r31
    13e2:	08 95       	ret

000013e4 <memset>:
    13e4:	dc 01       	movw	r26, r24
    13e6:	01 c0       	rjmp	.+2      	; 0x13ea <memset+0x6>
    13e8:	6d 93       	st	X+, r22
    13ea:	41 50       	subi	r20, 0x01	; 1
    13ec:	50 40       	sbci	r21, 0x00	; 0
    13ee:	e0 f7       	brcc	.-8      	; 0x13e8 <memset+0x4>
    13f0:	08 95       	ret

000013f2 <strnlen>:
    13f2:	fc 01       	movw	r30, r24
    13f4:	61 50       	subi	r22, 0x01	; 1
    13f6:	70 40       	sbci	r23, 0x00	; 0
    13f8:	01 90       	ld	r0, Z+
    13fa:	01 10       	cpse	r0, r1
    13fc:	d8 f7       	brcc	.-10     	; 0x13f4 <strnlen+0x2>
    13fe:	80 95       	com	r24
    1400:	90 95       	com	r25
    1402:	8e 0f       	add	r24, r30
    1404:	9f 1f       	adc	r25, r31
    1406:	08 95       	ret

00001408 <fputc>:
    1408:	0f 93       	push	r16
    140a:	1f 93       	push	r17
    140c:	cf 93       	push	r28
    140e:	df 93       	push	r29
    1410:	18 2f       	mov	r17, r24
    1412:	09 2f       	mov	r16, r25
    1414:	eb 01       	movw	r28, r22
    1416:	8b 81       	ldd	r24, Y+3	; 0x03
    1418:	81 fd       	sbrc	r24, 1
    141a:	03 c0       	rjmp	.+6      	; 0x1422 <fputc+0x1a>
    141c:	8f ef       	ldi	r24, 0xFF	; 255
    141e:	9f ef       	ldi	r25, 0xFF	; 255
    1420:	20 c0       	rjmp	.+64     	; 0x1462 <fputc+0x5a>
    1422:	82 ff       	sbrs	r24, 2
    1424:	10 c0       	rjmp	.+32     	; 0x1446 <fputc+0x3e>
    1426:	4e 81       	ldd	r20, Y+6	; 0x06
    1428:	5f 81       	ldd	r21, Y+7	; 0x07
    142a:	2c 81       	ldd	r18, Y+4	; 0x04
    142c:	3d 81       	ldd	r19, Y+5	; 0x05
    142e:	42 17       	cp	r20, r18
    1430:	53 07       	cpc	r21, r19
    1432:	7c f4       	brge	.+30     	; 0x1452 <fputc+0x4a>
    1434:	e8 81       	ld	r30, Y
    1436:	f9 81       	ldd	r31, Y+1	; 0x01
    1438:	9f 01       	movw	r18, r30
    143a:	2f 5f       	subi	r18, 0xFF	; 255
    143c:	3f 4f       	sbci	r19, 0xFF	; 255
    143e:	39 83       	std	Y+1, r19	; 0x01
    1440:	28 83       	st	Y, r18
    1442:	10 83       	st	Z, r17
    1444:	06 c0       	rjmp	.+12     	; 0x1452 <fputc+0x4a>
    1446:	e8 85       	ldd	r30, Y+8	; 0x08
    1448:	f9 85       	ldd	r31, Y+9	; 0x09
    144a:	81 2f       	mov	r24, r17
    144c:	19 95       	eicall
    144e:	89 2b       	or	r24, r25
    1450:	29 f7       	brne	.-54     	; 0x141c <fputc+0x14>
    1452:	2e 81       	ldd	r18, Y+6	; 0x06
    1454:	3f 81       	ldd	r19, Y+7	; 0x07
    1456:	2f 5f       	subi	r18, 0xFF	; 255
    1458:	3f 4f       	sbci	r19, 0xFF	; 255
    145a:	3f 83       	std	Y+7, r19	; 0x07
    145c:	2e 83       	std	Y+6, r18	; 0x06
    145e:	81 2f       	mov	r24, r17
    1460:	90 2f       	mov	r25, r16
    1462:	df 91       	pop	r29
    1464:	cf 91       	pop	r28
    1466:	1f 91       	pop	r17
    1468:	0f 91       	pop	r16
    146a:	08 95       	ret

0000146c <__ultoa_invert>:
    146c:	fa 01       	movw	r30, r20
    146e:	aa 27       	eor	r26, r26
    1470:	28 30       	cpi	r18, 0x08	; 8
    1472:	51 f1       	breq	.+84     	; 0x14c8 <__ultoa_invert+0x5c>
    1474:	20 31       	cpi	r18, 0x10	; 16
    1476:	81 f1       	breq	.+96     	; 0x14d8 <__ultoa_invert+0x6c>
    1478:	e8 94       	clt
    147a:	6f 93       	push	r22
    147c:	6e 7f       	andi	r22, 0xFE	; 254
    147e:	6e 5f       	subi	r22, 0xFE	; 254
    1480:	7f 4f       	sbci	r23, 0xFF	; 255
    1482:	8f 4f       	sbci	r24, 0xFF	; 255
    1484:	9f 4f       	sbci	r25, 0xFF	; 255
    1486:	af 4f       	sbci	r26, 0xFF	; 255
    1488:	b1 e0       	ldi	r27, 0x01	; 1
    148a:	3e d0       	rcall	.+124    	; 0x1508 <__ultoa_invert+0x9c>
    148c:	b4 e0       	ldi	r27, 0x04	; 4
    148e:	3c d0       	rcall	.+120    	; 0x1508 <__ultoa_invert+0x9c>
    1490:	67 0f       	add	r22, r23
    1492:	78 1f       	adc	r23, r24
    1494:	89 1f       	adc	r24, r25
    1496:	9a 1f       	adc	r25, r26
    1498:	a1 1d       	adc	r26, r1
    149a:	68 0f       	add	r22, r24
    149c:	79 1f       	adc	r23, r25
    149e:	8a 1f       	adc	r24, r26
    14a0:	91 1d       	adc	r25, r1
    14a2:	a1 1d       	adc	r26, r1
    14a4:	6a 0f       	add	r22, r26
    14a6:	71 1d       	adc	r23, r1
    14a8:	81 1d       	adc	r24, r1
    14aa:	91 1d       	adc	r25, r1
    14ac:	a1 1d       	adc	r26, r1
    14ae:	20 d0       	rcall	.+64     	; 0x14f0 <__ultoa_invert+0x84>
    14b0:	09 f4       	brne	.+2      	; 0x14b4 <__ultoa_invert+0x48>
    14b2:	68 94       	set
    14b4:	3f 91       	pop	r19
    14b6:	2a e0       	ldi	r18, 0x0A	; 10
    14b8:	26 9f       	mul	r18, r22
    14ba:	11 24       	eor	r1, r1
    14bc:	30 19       	sub	r19, r0
    14be:	30 5d       	subi	r19, 0xD0	; 208
    14c0:	31 93       	st	Z+, r19
    14c2:	de f6       	brtc	.-74     	; 0x147a <__ultoa_invert+0xe>
    14c4:	cf 01       	movw	r24, r30
    14c6:	08 95       	ret
    14c8:	46 2f       	mov	r20, r22
    14ca:	47 70       	andi	r20, 0x07	; 7
    14cc:	40 5d       	subi	r20, 0xD0	; 208
    14ce:	41 93       	st	Z+, r20
    14d0:	b3 e0       	ldi	r27, 0x03	; 3
    14d2:	0f d0       	rcall	.+30     	; 0x14f2 <__ultoa_invert+0x86>
    14d4:	c9 f7       	brne	.-14     	; 0x14c8 <__ultoa_invert+0x5c>
    14d6:	f6 cf       	rjmp	.-20     	; 0x14c4 <__ultoa_invert+0x58>
    14d8:	46 2f       	mov	r20, r22
    14da:	4f 70       	andi	r20, 0x0F	; 15
    14dc:	40 5d       	subi	r20, 0xD0	; 208
    14de:	4a 33       	cpi	r20, 0x3A	; 58
    14e0:	18 f0       	brcs	.+6      	; 0x14e8 <__ultoa_invert+0x7c>
    14e2:	49 5d       	subi	r20, 0xD9	; 217
    14e4:	31 fd       	sbrc	r19, 1
    14e6:	40 52       	subi	r20, 0x20	; 32
    14e8:	41 93       	st	Z+, r20
    14ea:	02 d0       	rcall	.+4      	; 0x14f0 <__ultoa_invert+0x84>
    14ec:	a9 f7       	brne	.-22     	; 0x14d8 <__ultoa_invert+0x6c>
    14ee:	ea cf       	rjmp	.-44     	; 0x14c4 <__ultoa_invert+0x58>
    14f0:	b4 e0       	ldi	r27, 0x04	; 4
    14f2:	a6 95       	lsr	r26
    14f4:	97 95       	ror	r25
    14f6:	87 95       	ror	r24
    14f8:	77 95       	ror	r23
    14fa:	67 95       	ror	r22
    14fc:	ba 95       	dec	r27
    14fe:	c9 f7       	brne	.-14     	; 0x14f2 <__ultoa_invert+0x86>
    1500:	00 97       	sbiw	r24, 0x00	; 0
    1502:	61 05       	cpc	r22, r1
    1504:	71 05       	cpc	r23, r1
    1506:	08 95       	ret
    1508:	9b 01       	movw	r18, r22
    150a:	ac 01       	movw	r20, r24
    150c:	0a 2e       	mov	r0, r26
    150e:	06 94       	lsr	r0
    1510:	57 95       	ror	r21
    1512:	47 95       	ror	r20
    1514:	37 95       	ror	r19
    1516:	27 95       	ror	r18
    1518:	ba 95       	dec	r27
    151a:	c9 f7       	brne	.-14     	; 0x150e <__ultoa_invert+0xa2>
    151c:	62 0f       	add	r22, r18
    151e:	73 1f       	adc	r23, r19
    1520:	84 1f       	adc	r24, r20
    1522:	95 1f       	adc	r25, r21
    1524:	a0 1d       	adc	r26, r0
    1526:	08 95       	ret

00001528 <_exit>:
    1528:	f8 94       	cli

0000152a <__stop_program>:
    152a:	ff cf       	rjmp	.-2      	; 0x152a <__stop_program>
