Time resolution is 1 ps
$finish called at time : 70 ns : File "E:/Codes/verilog-vivado/shift_register/shift_register.srcs/sim_1/new/tb_shift_register.v" Line 41
