/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire [4:0] _05_;
  wire [10:0] _06_;
  wire celloutsig_0_0z;
  reg [11:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [5:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  reg [5:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [20:0] celloutsig_0_20z;
  wire [9:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [7:0] celloutsig_0_32z;
  wire [5:0] celloutsig_0_33z;
  wire [10:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire [9:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  reg [4:0] celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  reg [33:0] celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire [16:0] celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire [4:0] celloutsig_0_52z;
  wire [3:0] celloutsig_0_53z;
  wire celloutsig_0_55z;
  wire [12:0] celloutsig_0_56z;
  wire celloutsig_0_58z;
  wire [10:0] celloutsig_0_59z;
  wire [2:0] celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_61z;
  wire celloutsig_0_66z;
  wire celloutsig_0_67z;
  wire [15:0] celloutsig_0_68z;
  wire celloutsig_0_71z;
  wire celloutsig_0_72z;
  wire celloutsig_0_73z;
  wire celloutsig_0_78z;
  wire [10:0] celloutsig_0_80z;
  wire celloutsig_0_81z;
  wire celloutsig_0_8z;
  wire [5:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [6:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [2:0] celloutsig_1_16z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [11:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_31z = celloutsig_0_20z[6] ? _00_ : celloutsig_0_10z[8];
  assign celloutsig_0_35z = celloutsig_0_5z[1] ? _01_ : celloutsig_0_26z;
  assign celloutsig_0_36z = celloutsig_0_1z ? celloutsig_0_1z : celloutsig_0_22z;
  assign celloutsig_0_44z = celloutsig_0_26z ? celloutsig_0_21z[6] : celloutsig_0_20z[15];
  assign celloutsig_0_78z = celloutsig_0_30z ? _02_ : celloutsig_0_15z;
  assign celloutsig_1_5z = ~(celloutsig_1_2z[6] | in_data[190]);
  assign celloutsig_1_13z = ~(in_data[127] | celloutsig_1_2z[8]);
  assign celloutsig_0_60z = ~((celloutsig_0_48z | celloutsig_0_49z) & (celloutsig_0_42z | celloutsig_0_16z));
  assign celloutsig_0_12z = ~((celloutsig_0_0z | celloutsig_0_16z) & (celloutsig_0_16z | 1'h0));
  assign celloutsig_0_67z = celloutsig_0_50z | ~(celloutsig_0_20z[3]);
  assign celloutsig_0_41z = _03_ | _04_;
  assign celloutsig_0_42z = celloutsig_0_33z[5] | celloutsig_0_1z;
  assign celloutsig_0_46z = celloutsig_0_44z | celloutsig_0_19z;
  assign celloutsig_0_58z = celloutsig_0_28z | celloutsig_0_35z;
  assign celloutsig_0_16z = celloutsig_0_4z[7] | celloutsig_0_5z[0];
  assign celloutsig_0_71z = celloutsig_0_39z | celloutsig_0_61z;
  assign celloutsig_0_81z = celloutsig_0_71z | celloutsig_0_78z;
  assign celloutsig_0_11z = celloutsig_0_50z | celloutsig_0_4z[3];
  reg [4:0] _25_;
  always_ff @(posedge clkin_data[64], posedge clkin_data[32])
    if (clkin_data[32]) _25_ <= 5'h00;
    else _25_ <= celloutsig_0_10z[4:0];
  assign { _03_, _05_[3], _02_, _00_, _05_[0] } = _25_;
  reg [10:0] _26_;
  always_ff @(negedge clkin_data[64], negedge clkin_data[32])
    if (!clkin_data[32]) _26_ <= 11'h000;
    else _26_ <= celloutsig_0_20z[14:4];
  assign { _06_[10:5], _01_, _04_, _06_[2:0] } = _26_;
  assign celloutsig_1_7z = celloutsig_1_2z[10:2] == { in_data[188:183], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_13z = { 3'h0, celloutsig_0_1z, celloutsig_0_11z } == { celloutsig_0_8z, celloutsig_0_50z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_2z };
  assign celloutsig_0_18z = ! { celloutsig_0_5z[0], celloutsig_0_8z, celloutsig_0_50z, celloutsig_0_13z };
  assign celloutsig_0_38z = celloutsig_0_21z[8:1] === in_data[88:81];
  assign celloutsig_0_19z = celloutsig_0_4z[10:3] === { 2'h0, celloutsig_0_13z, celloutsig_0_16z, celloutsig_0_5z, celloutsig_0_8z };
  assign celloutsig_0_0z = in_data[22:16] || in_data[20:14];
  assign celloutsig_0_45z = { celloutsig_0_4z[3:2], celloutsig_0_1z, celloutsig_0_19z, celloutsig_0_3z } || { celloutsig_0_20z[5:1], celloutsig_0_42z, celloutsig_0_22z, celloutsig_0_33z, celloutsig_0_1z, celloutsig_0_44z };
  assign celloutsig_1_12z = { celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_11z, celloutsig_1_9z } || { in_data[152:145], celloutsig_1_9z, celloutsig_1_0z };
  assign celloutsig_0_26z = { celloutsig_0_21z[5:2], celloutsig_0_1z } || { _06_[5], _01_, _04_, _06_[2:1] };
  assign celloutsig_1_2z = in_data[107] ? { in_data[176:166], celloutsig_1_0z } : in_data[137:126];
  assign celloutsig_0_20z = celloutsig_0_5z[2] ? { celloutsig_0_10z[10:0], 1'h1, celloutsig_0_5z[1:0], celloutsig_0_5z[0], celloutsig_0_8z, celloutsig_0_50z, 1'h1, celloutsig_0_14z[1:0], celloutsig_0_8z } : { celloutsig_0_8z, celloutsig_0_50z, 1'h0, celloutsig_0_19z, celloutsig_0_4z };
  assign celloutsig_0_34z = - { in_data[48:39], celloutsig_0_16z };
  assign celloutsig_0_52z = - celloutsig_0_4z[16:12];
  assign celloutsig_0_5z = - { celloutsig_0_4z[4], celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_1_16z = - in_data[140:138];
  assign celloutsig_0_73z = { celloutsig_0_32z[5:4], celloutsig_0_42z, celloutsig_0_0z, celloutsig_0_72z, celloutsig_0_17z } !== celloutsig_0_20z[13:3];
  assign celloutsig_1_9z = { in_data[190], celloutsig_1_0z } !== { celloutsig_1_0z, celloutsig_1_7z };
  assign celloutsig_0_28z = { celloutsig_0_20z[13:9], celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_18z, celloutsig_0_18z } !== { celloutsig_0_21z[7:0], celloutsig_0_11z };
  assign celloutsig_0_39z = celloutsig_0_14z[0] & celloutsig_0_21z[9];
  assign celloutsig_1_6z = celloutsig_1_4z & celloutsig_1_0z;
  assign celloutsig_1_8z = celloutsig_1_7z & celloutsig_1_5z;
  assign celloutsig_0_22z = celloutsig_0_3z[7] & celloutsig_0_20z[18];
  assign celloutsig_0_40z = | { celloutsig_0_30z, celloutsig_0_4z[4:3] };
  assign celloutsig_0_48z = | { celloutsig_0_46z, celloutsig_0_38z, celloutsig_0_12z, celloutsig_0_1z, in_data[62:61], celloutsig_0_0z };
  assign celloutsig_0_50z = | { celloutsig_0_5z[2], celloutsig_0_1z, in_data[62:61], celloutsig_0_0z };
  assign celloutsig_0_72z = | { celloutsig_0_71z, celloutsig_0_66z, celloutsig_0_60z, celloutsig_0_55z, celloutsig_0_53z, celloutsig_0_49z, celloutsig_0_47z[15], celloutsig_0_46z, celloutsig_0_42z, celloutsig_0_41z, celloutsig_0_39z, celloutsig_0_38z, celloutsig_0_35z, celloutsig_0_34z, celloutsig_0_31z, celloutsig_0_26z, celloutsig_0_22z, celloutsig_0_20z, celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_9z[0], celloutsig_0_5z[2], celloutsig_0_4z[15:9], celloutsig_0_1z, in_data[62:61], in_data[55:49], celloutsig_0_0z };
  assign celloutsig_0_8z = | in_data[55:49];
  assign celloutsig_1_3z = | { celloutsig_1_0z, in_data[131:130] };
  assign celloutsig_1_10z = | { celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_4z, in_data[106:104] };
  assign celloutsig_0_15z = | celloutsig_0_4z[9:5];
  assign celloutsig_0_2z = | { celloutsig_0_1z, in_data[62:61], celloutsig_0_0z };
  assign celloutsig_0_61z = ~^ { celloutsig_0_20z, celloutsig_0_13z };
  assign celloutsig_0_32z = { celloutsig_0_20z[14:8], celloutsig_0_18z } >> celloutsig_0_10z[10:3];
  assign celloutsig_0_53z = { _05_[3], _02_, _00_, _05_[0] } >> in_data[61:58];
  assign celloutsig_0_33z = { _03_, _05_[3], _02_, _00_, celloutsig_0_1z, celloutsig_0_16z } << { celloutsig_0_5z[0], celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_30z, celloutsig_0_22z };
  assign celloutsig_0_3z = { in_data[61:56], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z } << in_data[61:52];
  assign celloutsig_0_56z = { celloutsig_0_5z[0], celloutsig_0_8z, celloutsig_0_50z, celloutsig_0_50z, celloutsig_0_52z, celloutsig_0_0z, celloutsig_0_30z, celloutsig_0_0z, celloutsig_0_19z } << { _06_[9:5], _01_, _04_, _06_[2:0], celloutsig_0_50z, celloutsig_0_50z, celloutsig_0_38z };
  assign celloutsig_1_11z = { celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_0z } << { in_data[161:159], celloutsig_1_4z, celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_5z };
  assign celloutsig_0_4z = in_data[79:63] ^ { in_data[73:58], celloutsig_0_0z };
  assign celloutsig_0_59z = { celloutsig_0_52z[1:0], celloutsig_0_32z, celloutsig_0_50z } ^ { celloutsig_0_56z[12:4], celloutsig_0_22z, celloutsig_0_35z };
  assign celloutsig_0_68z = { celloutsig_0_59z[3:2], celloutsig_0_35z, celloutsig_0_35z, celloutsig_0_58z, celloutsig_0_46z, celloutsig_0_58z, celloutsig_0_0z, celloutsig_0_61z, celloutsig_0_26z, celloutsig_0_10z[8:7], celloutsig_0_18z, celloutsig_0_15z, celloutsig_0_16z, celloutsig_0_40z } ^ { celloutsig_0_17z[4:1], celloutsig_0_48z, celloutsig_0_10z[8:7], celloutsig_0_18z, celloutsig_0_15z, celloutsig_0_16z, celloutsig_0_36z, celloutsig_0_50z, celloutsig_0_53z };
  assign celloutsig_0_80z = { celloutsig_0_68z[12:5], celloutsig_0_67z, celloutsig_0_73z, celloutsig_0_67z } ^ { celloutsig_0_4z[4:3], celloutsig_0_45z, celloutsig_0_5z[0], celloutsig_0_8z, celloutsig_0_50z, celloutsig_0_5z[2], celloutsig_0_14z[1:0], celloutsig_0_61z, celloutsig_0_30z };
  assign celloutsig_1_18z = { celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_4z } ^ { celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_14z, celloutsig_1_13z };
  assign celloutsig_0_21z = celloutsig_0_10z[11:2] ^ { celloutsig_0_3z[7:1], celloutsig_0_8z, celloutsig_0_16z, celloutsig_0_16z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_43z = 5'h00;
    else if (!clkin_data[0]) celloutsig_0_43z = { celloutsig_0_3z[6:3], celloutsig_0_36z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_47z = 34'h000000000;
    else if (clkin_data[0]) celloutsig_0_47z = { celloutsig_0_4z[5:1], celloutsig_0_34z, celloutsig_0_43z, celloutsig_0_21z, celloutsig_0_0z, celloutsig_0_31z, celloutsig_0_36z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_10z = 12'h000;
    else if (!clkin_data[0]) celloutsig_0_10z = { celloutsig_0_4z[14:8], celloutsig_0_1z, celloutsig_0_16z, celloutsig_0_5z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_17z = 6'h00;
    else if (!clkin_data[0]) celloutsig_0_17z = { celloutsig_0_3z[8:7], celloutsig_0_12z, celloutsig_0_5z };
  assign celloutsig_0_49z = ~((celloutsig_0_45z & celloutsig_0_50z) | (celloutsig_0_47z[6] & celloutsig_0_31z));
  assign celloutsig_0_55z = ~((1'h0 & celloutsig_0_20z[4]) | (celloutsig_0_21z[4] & celloutsig_0_47z[12]));
  assign celloutsig_0_66z = ~((celloutsig_0_44z & celloutsig_0_5z[1]) | (celloutsig_0_32z[6] & celloutsig_0_52z[2]));
  assign celloutsig_1_0z = ~((in_data[188] & in_data[109]) | (in_data[156] & in_data[138]));
  assign celloutsig_1_4z = ~((celloutsig_1_3z & celloutsig_1_0z) | (in_data[126] & celloutsig_1_0z));
  assign celloutsig_1_14z = ~((celloutsig_1_8z & celloutsig_1_12z) | (celloutsig_1_4z & celloutsig_1_7z));
  assign celloutsig_1_19z = ~((celloutsig_1_18z[1] & celloutsig_1_16z[0]) | (celloutsig_1_6z & celloutsig_1_2z[1]));
  assign celloutsig_0_1z = ~((celloutsig_0_0z & celloutsig_0_0z) | (celloutsig_0_0z & in_data[66]));
  assign celloutsig_0_30z = ~((celloutsig_0_2z & celloutsig_0_5z[0]) | (celloutsig_0_20z[11] & celloutsig_0_15z));
  assign celloutsig_0_9z[0] = celloutsig_0_2z ^ celloutsig_0_50z;
  assign celloutsig_0_14z[1:0] = { celloutsig_0_9z[0], celloutsig_0_11z } ^ celloutsig_0_5z[1:0];
  assign { _05_[4], _05_[2:1] } = { _03_, _02_, _00_ };
  assign _06_[4:3] = { _01_, _04_ };
  assign celloutsig_0_14z[5:2] = { celloutsig_0_5z[0], celloutsig_0_8z, celloutsig_0_50z, celloutsig_0_5z[2] };
  assign celloutsig_0_9z[5:1] = 5'h00;
  assign { out_data[131:128], out_data[96], out_data[42:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_80z, celloutsig_0_81z };
endmodule
