-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.2
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity tk2em_emalgo is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    calo_0_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_1_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_2_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_3_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_4_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_5_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_6_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_7_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_8_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_9_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_0_hwPtErr_V_re : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_1_hwPtErr_V_re : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_2_hwPtErr_V_re : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_3_hwPtErr_V_re : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_4_hwPtErr_V_re : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_5_hwPtErr_V_re : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_6_hwPtErr_V_re : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_7_hwPtErr_V_re : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_8_hwPtErr_V_re : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_9_hwPtErr_V_re : IN STD_LOGIC_VECTOR (15 downto 0);
    sumtk_0_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    sumtk_1_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    sumtk_2_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    sumtk_3_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    sumtk_4_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    sumtk_5_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    sumtk_6_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    sumtk_7_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    sumtk_8_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    sumtk_9_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_7 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_8 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_9 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_10 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_11 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_12 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_13 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_14 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_16 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_17 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_18 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_19 : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of tk2em_emalgo is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_ST_fsm_pp0_stage5 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage5 : signal is "none";
    signal ap_block_state6_pp0_stage5_iter0 : BOOLEAN;
    signal ap_block_pp0_stage5_11001 : BOOLEAN;
    signal lhs_V_1_fu_264_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal lhs_V_1_1_fu_268_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal lhs_V_1_2_fu_272_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal lhs_V_1_3_fu_276_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal calo_1_hwPt_V_read_1_reg_1976 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state8_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal calo_0_hwPt_V_read_1_reg_1981 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_s_fu_280_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_reg_1986 : STD_LOGIC_VECTOR (0 downto 0);
    signal ptdiff_V_fu_286_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ptdiff_V_reg_1993 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1832_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_1_reg_2001 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_141_reg_2008 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_18_fu_300_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_18_reg_2013 : STD_LOGIC_VECTOR (0 downto 0);
    signal ptdiff_V_1_fu_306_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ptdiff_V_1_reg_2020 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1838_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_1_1_reg_2028 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_144_reg_2035 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1844_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_1_2_reg_2040 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1850_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_1_3_reg_2047 : STD_LOGIC_VECTOR (31 downto 0);
    signal lhs_V_1_4_fu_320_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal lhs_V_1_5_fu_324_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal lhs_V_1_6_fu_328_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal lhs_V_1_7_fu_332_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal calo_5_hwPt_V_read_1_reg_2078 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_state3_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_state9_pp0_stage2_iter1 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal calo_4_hwPt_V_read_1_reg_2083 : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_3_hwPt_V_read_1_reg_2088 : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_2_hwPt_V_read_1_reg_2093 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_fu_336_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal lhs_V_s_fu_357_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_19_fu_378_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_19_reg_2120 : STD_LOGIC_VECTOR (0 downto 0);
    signal ptdiff_V_2_fu_384_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ptdiff_V_2_reg_2127 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_147_reg_2135 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_20_fu_398_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_20_reg_2140 : STD_LOGIC_VECTOR (0 downto 0);
    signal ptdiff_V_3_fu_404_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ptdiff_V_3_reg_2147 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_150_reg_2155 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_21_fu_418_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_21_reg_2160 : STD_LOGIC_VECTOR (0 downto 0);
    signal ptdiff_V_4_fu_424_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ptdiff_V_4_reg_2167 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1856_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_1_4_reg_2175 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_153_reg_2182 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_22_fu_438_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_22_reg_2187 : STD_LOGIC_VECTOR (0 downto 0);
    signal ptdiff_V_5_fu_444_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ptdiff_V_5_reg_2194 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1862_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_1_5_reg_2202 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_156_reg_2209 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1868_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_1_6_reg_2214 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1874_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_1_7_reg_2221 : STD_LOGIC_VECTOR (31 downto 0);
    signal lhs_V_1_8_fu_458_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal lhs_V_1_9_fu_462_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal calo_9_hwPt_V_read_1_reg_2240 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_state4_pp0_stage3_iter0 : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal calo_8_hwPt_V_read_1_reg_2245 : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_7_hwPt_V_read_1_reg_2250 : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_6_hwPt_V_read_1_reg_2255 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1880_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_reg_2260 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_352_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sigma2Hi_reg_2266 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1886_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_s_reg_2271 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_373_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sigma2Hi_1_reg_2277 : STD_LOGIC_VECTOR (31 downto 0);
    signal lhs_V_2_fu_466_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal lhs_V_3_fu_487_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal lhs_V_4_fu_508_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal lhs_V_5_fu_529_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_23_fu_550_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_23_reg_2326 : STD_LOGIC_VECTOR (0 downto 0);
    signal ptdiff_V_6_fu_556_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ptdiff_V_6_reg_2333 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_159_reg_2341 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_24_fu_570_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_24_reg_2346 : STD_LOGIC_VECTOR (0 downto 0);
    signal ptdiff_V_7_fu_576_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ptdiff_V_7_reg_2353 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_162_reg_2361 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_25_fu_590_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_25_reg_2366 : STD_LOGIC_VECTOR (0 downto 0);
    signal ptdiff_V_8_fu_596_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ptdiff_V_8_reg_2373 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1892_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_1_8_reg_2381 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_165_reg_2388 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_26_fu_610_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_26_reg_2393 : STD_LOGIC_VECTOR (0 downto 0);
    signal ptdiff_V_9_fu_616_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ptdiff_V_9_reg_2400 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1898_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_1_9_reg_2408 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_168_reg_2415 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_fu_635_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_reg_2420 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_state5_pp0_stage4_iter0 : BOOLEAN;
    signal ap_block_pp0_stage4_11001 : BOOLEAN;
    signal tmp_8_fu_639_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_reg_2426 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_1_fu_649_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_1_reg_2431 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_1_fu_653_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_1_reg_2437 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1904_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_2_reg_2442 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_482_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sigma2Hi_2_reg_2448 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1910_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_3_reg_2453 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_503_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sigma2Hi_3_reg_2459 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1916_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_4_reg_2464 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_524_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sigma2Hi_4_reg_2470 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1922_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_5_reg_2475 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_545_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sigma2Hi_5_reg_2481 : STD_LOGIC_VECTOR (31 downto 0);
    signal lhs_V_6_fu_658_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal lhs_V_7_fu_679_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal lhs_V_8_fu_700_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal lhs_V_9_fu_721_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_fu_742_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_reg_2530 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_fu_747_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_reg_2536 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_fu_751_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_reg_2542 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_1_fu_756_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_1_reg_2548 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_1_fu_761_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_1_reg_2554 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_1_fu_765_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_1_reg_2560 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_2_fu_775_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_2_reg_2566 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_2_fu_779_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_2_reg_2572 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_3_fu_789_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_3_reg_2577 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_3_fu_793_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_3_reg_2583 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_4_fu_803_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_4_reg_2588 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_4_fu_807_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_4_reg_2594 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_5_fu_817_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_5_reg_2599 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_5_fu_821_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_5_reg_2605 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1928_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_6_reg_2610 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_674_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sigma2Hi_6_reg_2616 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1934_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_7_reg_2621 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_695_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sigma2Hi_7_reg_2627 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1940_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_8_reg_2632 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_716_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sigma2Hi_8_reg_2638 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1946_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_9_reg_2643 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_737_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sigma2Hi_9_reg_2649 : STD_LOGIC_VECTOR (31 downto 0);
    signal photonPt_0_V_write_s_fu_866_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal photonPt_0_V_write_s_reg_2654 : STD_LOGIC_VECTOR (15 downto 0);
    signal isEM_0_write_assign_fu_893_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal isEM_0_write_assign_reg_2659 : STD_LOGIC_VECTOR (0 downto 0);
    signal photonPt_1_V_write_s_fu_939_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal photonPt_1_V_write_s_reg_2664 : STD_LOGIC_VECTOR (15 downto 0);
    signal isEM_1_write_assign_fu_966_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal isEM_1_write_assign_reg_2669 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_2_fu_972_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_2_reg_2674 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_2_fu_977_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_2_reg_2680 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_2_fu_981_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_2_reg_2686 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_3_fu_986_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_3_reg_2692 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_3_fu_991_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_3_reg_2698 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_3_fu_995_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_3_reg_2704 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_4_fu_1000_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_4_reg_2710 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_4_fu_1005_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_4_reg_2716 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_4_fu_1009_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_4_reg_2722 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_5_fu_1014_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_5_reg_2728 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_5_fu_1019_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_5_reg_2734 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_5_fu_1023_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_5_reg_2740 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_6_fu_1033_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_6_reg_2746 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_6_fu_1037_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_6_reg_2752 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_7_fu_1047_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_7_reg_2757 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_7_fu_1051_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_7_reg_2763 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_8_fu_1061_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_8_reg_2768 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_8_fu_1065_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_8_reg_2774 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_9_fu_1075_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_9_reg_2779 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_9_fu_1079_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_9_reg_2785 : STD_LOGIC_VECTOR (0 downto 0);
    signal photonPt_2_V_write_s_fu_1124_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal photonPt_2_V_write_s_reg_2790 : STD_LOGIC_VECTOR (15 downto 0);
    signal isEM_2_write_assign_fu_1151_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal isEM_2_write_assign_reg_2795 : STD_LOGIC_VECTOR (0 downto 0);
    signal isEM_3_write_assign_fu_1194_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal isEM_3_write_assign_reg_2800 : STD_LOGIC_VECTOR (0 downto 0);
    signal photonPt_3_V_write_s_fu_1222_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal photonPt_3_V_write_s_reg_2805 : STD_LOGIC_VECTOR (15 downto 0);
    signal isEM_4_write_assign_fu_1267_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal isEM_4_write_assign_reg_2810 : STD_LOGIC_VECTOR (0 downto 0);
    signal photonPt_4_V_write_s_fu_1295_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal photonPt_4_V_write_s_reg_2815 : STD_LOGIC_VECTOR (15 downto 0);
    signal isEM_5_write_assign_fu_1340_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal isEM_5_write_assign_reg_2820 : STD_LOGIC_VECTOR (0 downto 0);
    signal photonPt_5_V_write_s_fu_1368_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal photonPt_5_V_write_s_reg_2825 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_16_6_fu_1376_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_6_reg_2830 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_6_fu_1381_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_6_reg_2836 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_6_fu_1385_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_6_reg_2842 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_7_fu_1390_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_7_reg_2848 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_7_fu_1395_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_7_reg_2854 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_7_fu_1399_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_7_reg_2860 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_8_fu_1404_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_8_reg_2866 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_8_fu_1409_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_8_reg_2872 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_8_fu_1413_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_8_reg_2878 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_9_fu_1418_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_9_reg_2884 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_9_fu_1423_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_9_reg_2890 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_9_fu_1427_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_9_reg_2896 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_block_pp0_stage5_subdone : BOOLEAN;
    signal ap_port_reg_calo_0_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_calo_1_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_calo_2_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_calo_3_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_calo_4_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_calo_5_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_calo_6_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_calo_7_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_calo_8_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_calo_9_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_calo_4_hwPtErr_V_re : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_calo_5_hwPtErr_V_re : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_calo_6_hwPtErr_V_re : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_calo_7_hwPtErr_V_re : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_calo_8_hwPtErr_V_re : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_calo_9_hwPtErr_V_re : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_sumtk_0_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_sumtk_1_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_sumtk_2_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_sumtk_3_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_sumtk_4_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_sumtk_5_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_sumtk_6_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_sumtk_7_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_sumtk_8_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_sumtk_9_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal tmp_1_fu_339_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_fu_352_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_3_fu_360_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_fu_373_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal tmp_5_fu_469_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_fu_482_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_7_fu_490_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_fu_503_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_9_fu_511_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_fu_524_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_11_fu_532_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_fu_545_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage4 : BOOLEAN;
    signal tmp_140_fu_630_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_143_fu_644_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_12_fu_661_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_fu_674_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_13_fu_682_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_fu_695_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_14_fu_703_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_fu_716_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_15_fu_724_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_fu_737_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage5 : BOOLEAN;
    signal tmp_146_fu_770_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_149_fu_784_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_152_fu_798_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_155_fu_812_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_826_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal storemerge_fu_833_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp120_demorgan_fu_850_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_fu_829_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp1_fu_854_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp4_fu_860_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal storemerge_cast_fu_840_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp_fu_844_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_cond_not_demorgan_fu_874_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_not_fu_878_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp3_fu_889_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp2_fu_884_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_142_fu_899_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal storemerge1_fu_906_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp123_demorgan_fu_923_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_1_fu_902_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp4_fu_927_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp2_fu_933_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal storemerge1_cast_fu_913_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp1_fu_917_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_cond_1_not_demorg_fu_947_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_1_not_fu_951_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp6_fu_962_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp5_fu_957_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_158_fu_1028_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_161_fu_1042_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_164_fu_1056_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_167_fu_1070_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_145_fu_1084_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal storemerge2_fu_1091_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp126_demorgan_fu_1108_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_2_fu_1087_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp7_fu_1112_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp5_fu_1118_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal storemerge2_cast_fu_1098_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp3_fu_1102_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_cond_2_not_demorg_fu_1132_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_2_not_fu_1136_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp9_fu_1147_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp8_fu_1142_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_148_fu_1157_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal storemerge3_fu_1164_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_cond_3_not_demorg_fu_1175_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_3_not_fu_1179_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp11_fu_1190_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp10_fu_1185_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp131_demorgan_fu_1206_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_3_fu_1160_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp12_fu_1210_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp7_fu_1216_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal storemerge3_cast_fu_1171_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp6_fu_1200_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_151_fu_1230_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal storemerge4_fu_1237_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_cond_4_not_demorg_fu_1248_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_4_not_fu_1252_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp14_fu_1263_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp13_fu_1258_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp134_demorgan_fu_1279_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_4_fu_1233_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp15_fu_1283_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp9_fu_1289_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal storemerge4_cast_fu_1244_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp8_fu_1273_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_154_fu_1303_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal storemerge5_fu_1310_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_cond_5_not_demorg_fu_1321_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_5_not_fu_1325_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp17_fu_1336_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp16_fu_1331_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp137_demorgan_fu_1352_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_5_fu_1306_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp18_fu_1356_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp11_fu_1362_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal storemerge5_cast_fu_1317_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp10_fu_1346_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_157_fu_1432_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal storemerge6_fu_1439_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_cond_6_not_demorg_fu_1450_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_6_not_fu_1454_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp20_fu_1465_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp19_fu_1460_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp140_demorgan_fu_1481_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_6_fu_1435_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp21_fu_1485_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp13_fu_1491_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal storemerge6_cast_fu_1446_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp12_fu_1475_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_160_fu_1505_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal storemerge7_fu_1512_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_cond_7_not_demorg_fu_1523_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_7_not_fu_1527_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp23_fu_1538_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp22_fu_1533_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp143_demorgan_fu_1554_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_7_fu_1508_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp24_fu_1558_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp15_fu_1564_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal storemerge7_cast_fu_1519_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp14_fu_1548_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_163_fu_1578_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal storemerge8_fu_1585_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_cond_8_not_demorg_fu_1596_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_8_not_fu_1600_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp26_fu_1611_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp25_fu_1606_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp146_demorgan_fu_1627_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_8_fu_1581_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp27_fu_1631_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp17_fu_1637_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal storemerge8_cast_fu_1592_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp16_fu_1621_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_166_fu_1651_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal storemerge9_fu_1658_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_cond_9_not_demorg_fu_1669_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_9_not_fu_1673_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp29_fu_1684_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp28_fu_1679_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp149_demorgan_fu_1700_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_9_fu_1654_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp30_fu_1704_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp19_fu_1710_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal storemerge9_cast_fu_1665_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp18_fu_1694_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal isEM_6_write_assign_fu_1469_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal isEM_7_write_assign_fu_1542_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal isEM_8_write_assign_fu_1615_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal isEM_9_write_assign_fu_1688_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal photonPt_6_V_write_s_fu_1497_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal photonPt_7_V_write_s_fu_1570_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal photonPt_8_V_write_s_fu_1643_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal photonPt_9_V_write_s_fu_1716_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1832_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1832_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1838_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1838_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1844_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1844_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1850_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1850_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1856_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1856_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1862_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1862_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1868_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1868_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1874_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1874_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1880_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1880_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1886_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1886_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1892_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1892_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1898_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1898_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1904_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1904_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1910_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1910_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1916_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1916_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1922_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1922_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1928_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1928_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1934_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1934_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1940_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1940_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1946_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1946_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_idle_pp0_1to1 : STD_LOGIC;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_idle_pp0_0to0 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;

    component mp7wrapped_pfalgofYi IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component mp7wrapped_pfalgog8j IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    mp7wrapped_pfalgofYi_U504 : component mp7wrapped_pfalgofYi
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_352_p0,
        din1 => r_V_1_reg_2001,
        ce => ap_const_logic_1,
        dout => grp_fu_352_p2);

    mp7wrapped_pfalgofYi_U505 : component mp7wrapped_pfalgofYi
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_373_p0,
        din1 => r_V_1_1_reg_2028,
        ce => ap_const_logic_1,
        dout => grp_fu_373_p2);

    mp7wrapped_pfalgofYi_U506 : component mp7wrapped_pfalgofYi
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_482_p0,
        din1 => r_V_1_2_reg_2040,
        ce => ap_const_logic_1,
        dout => grp_fu_482_p2);

    mp7wrapped_pfalgofYi_U507 : component mp7wrapped_pfalgofYi
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_503_p0,
        din1 => r_V_1_3_reg_2047,
        ce => ap_const_logic_1,
        dout => grp_fu_503_p2);

    mp7wrapped_pfalgofYi_U508 : component mp7wrapped_pfalgofYi
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_524_p0,
        din1 => r_V_1_4_reg_2175,
        ce => ap_const_logic_1,
        dout => grp_fu_524_p2);

    mp7wrapped_pfalgofYi_U509 : component mp7wrapped_pfalgofYi
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_545_p0,
        din1 => r_V_1_5_reg_2202,
        ce => ap_const_logic_1,
        dout => grp_fu_545_p2);

    mp7wrapped_pfalgofYi_U510 : component mp7wrapped_pfalgofYi
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_674_p0,
        din1 => r_V_1_6_reg_2214,
        ce => ap_const_logic_1,
        dout => grp_fu_674_p2);

    mp7wrapped_pfalgofYi_U511 : component mp7wrapped_pfalgofYi
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_695_p0,
        din1 => r_V_1_7_reg_2221,
        ce => ap_const_logic_1,
        dout => grp_fu_695_p2);

    mp7wrapped_pfalgofYi_U512 : component mp7wrapped_pfalgofYi
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_716_p0,
        din1 => r_V_1_8_reg_2381,
        ce => ap_const_logic_1,
        dout => grp_fu_716_p2);

    mp7wrapped_pfalgofYi_U513 : component mp7wrapped_pfalgofYi
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_737_p0,
        din1 => r_V_1_9_reg_2408,
        ce => ap_const_logic_1,
        dout => grp_fu_737_p2);

    mp7wrapped_pfalgog8j_U514 : component mp7wrapped_pfalgog8j
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1832_p0,
        din1 => grp_fu_1832_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1832_p2);

    mp7wrapped_pfalgog8j_U515 : component mp7wrapped_pfalgog8j
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1838_p0,
        din1 => grp_fu_1838_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1838_p2);

    mp7wrapped_pfalgog8j_U516 : component mp7wrapped_pfalgog8j
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1844_p0,
        din1 => grp_fu_1844_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1844_p2);

    mp7wrapped_pfalgog8j_U517 : component mp7wrapped_pfalgog8j
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1850_p0,
        din1 => grp_fu_1850_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1850_p2);

    mp7wrapped_pfalgog8j_U518 : component mp7wrapped_pfalgog8j
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1856_p0,
        din1 => grp_fu_1856_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1856_p2);

    mp7wrapped_pfalgog8j_U519 : component mp7wrapped_pfalgog8j
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1862_p0,
        din1 => grp_fu_1862_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1862_p2);

    mp7wrapped_pfalgog8j_U520 : component mp7wrapped_pfalgog8j
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1868_p0,
        din1 => grp_fu_1868_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1868_p2);

    mp7wrapped_pfalgog8j_U521 : component mp7wrapped_pfalgog8j
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1874_p0,
        din1 => grp_fu_1874_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1874_p2);

    mp7wrapped_pfalgog8j_U522 : component mp7wrapped_pfalgog8j
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1880_p0,
        din1 => grp_fu_1880_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1880_p2);

    mp7wrapped_pfalgog8j_U523 : component mp7wrapped_pfalgog8j
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1886_p0,
        din1 => grp_fu_1886_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1886_p2);

    mp7wrapped_pfalgog8j_U524 : component mp7wrapped_pfalgog8j
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1892_p0,
        din1 => grp_fu_1892_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1892_p2);

    mp7wrapped_pfalgog8j_U525 : component mp7wrapped_pfalgog8j
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1898_p0,
        din1 => grp_fu_1898_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1898_p2);

    mp7wrapped_pfalgog8j_U526 : component mp7wrapped_pfalgog8j
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1904_p0,
        din1 => grp_fu_1904_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1904_p2);

    mp7wrapped_pfalgog8j_U527 : component mp7wrapped_pfalgog8j
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1910_p0,
        din1 => grp_fu_1910_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1910_p2);

    mp7wrapped_pfalgog8j_U528 : component mp7wrapped_pfalgog8j
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1916_p0,
        din1 => grp_fu_1916_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1916_p2);

    mp7wrapped_pfalgog8j_U529 : component mp7wrapped_pfalgog8j
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1922_p0,
        din1 => grp_fu_1922_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1922_p2);

    mp7wrapped_pfalgog8j_U530 : component mp7wrapped_pfalgog8j
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1928_p0,
        din1 => grp_fu_1928_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1928_p2);

    mp7wrapped_pfalgog8j_U531 : component mp7wrapped_pfalgog8j
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1934_p0,
        din1 => grp_fu_1934_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1934_p2);

    mp7wrapped_pfalgog8j_U532 : component mp7wrapped_pfalgog8j
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1940_p0,
        din1 => grp_fu_1940_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1940_p2);

    mp7wrapped_pfalgog8j_U533 : component mp7wrapped_pfalgog8j
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1946_p0,
        din1 => grp_fu_1946_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1946_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage5_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_port_reg_calo_0_hwPt_V_read <= calo_0_hwPt_V_read;
                ap_port_reg_calo_1_hwPt_V_read <= calo_1_hwPt_V_read;
                ap_port_reg_calo_2_hwPt_V_read <= calo_2_hwPt_V_read;
                ap_port_reg_calo_3_hwPt_V_read <= calo_3_hwPt_V_read;
                ap_port_reg_calo_4_hwPtErr_V_re <= calo_4_hwPtErr_V_re;
                ap_port_reg_calo_4_hwPt_V_read <= calo_4_hwPt_V_read;
                ap_port_reg_calo_5_hwPtErr_V_re <= calo_5_hwPtErr_V_re;
                ap_port_reg_calo_5_hwPt_V_read <= calo_5_hwPt_V_read;
                ap_port_reg_calo_6_hwPtErr_V_re <= calo_6_hwPtErr_V_re;
                ap_port_reg_calo_6_hwPt_V_read <= calo_6_hwPt_V_read;
                ap_port_reg_calo_7_hwPtErr_V_re <= calo_7_hwPtErr_V_re;
                ap_port_reg_calo_7_hwPt_V_read <= calo_7_hwPt_V_read;
                ap_port_reg_calo_8_hwPtErr_V_re <= calo_8_hwPtErr_V_re;
                ap_port_reg_calo_8_hwPt_V_read <= calo_8_hwPt_V_read;
                ap_port_reg_calo_9_hwPtErr_V_re <= calo_9_hwPtErr_V_re;
                ap_port_reg_calo_9_hwPt_V_read <= calo_9_hwPt_V_read;
                ap_port_reg_sumtk_0_V_read <= sumtk_0_V_read;
                ap_port_reg_sumtk_1_V_read <= sumtk_1_V_read;
                ap_port_reg_sumtk_2_V_read <= sumtk_2_V_read;
                ap_port_reg_sumtk_3_V_read <= sumtk_3_V_read;
                ap_port_reg_sumtk_4_V_read <= sumtk_4_V_read;
                ap_port_reg_sumtk_5_V_read <= sumtk_5_V_read;
                ap_port_reg_sumtk_6_V_read <= sumtk_6_V_read;
                ap_port_reg_sumtk_7_V_read <= sumtk_7_V_read;
                ap_port_reg_sumtk_8_V_read <= sumtk_8_V_read;
                ap_port_reg_sumtk_9_V_read <= sumtk_9_V_read;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                calo_0_hwPt_V_read_1_reg_1981 <= ap_port_reg_calo_0_hwPt_V_read;
                calo_1_hwPt_V_read_1_reg_1976 <= ap_port_reg_calo_1_hwPt_V_read;
                isEM_2_write_assign_reg_2795 <= isEM_2_write_assign_fu_1151_p2;
                isEM_3_write_assign_reg_2800 <= isEM_3_write_assign_fu_1194_p2;
                isEM_4_write_assign_reg_2810 <= isEM_4_write_assign_fu_1267_p2;
                isEM_5_write_assign_reg_2820 <= isEM_5_write_assign_fu_1340_p2;
                or_cond1_6_reg_2836 <= or_cond1_6_fu_1381_p2;
                or_cond1_7_reg_2854 <= or_cond1_7_fu_1395_p2;
                or_cond1_8_reg_2872 <= or_cond1_8_fu_1409_p2;
                or_cond1_9_reg_2890 <= or_cond1_9_fu_1423_p2;
                photonPt_2_V_write_s_reg_2790 <= photonPt_2_V_write_s_fu_1124_p3;
                photonPt_3_V_write_s_reg_2805 <= photonPt_3_V_write_s_fu_1222_p3;
                photonPt_4_V_write_s_reg_2815 <= photonPt_4_V_write_s_fu_1295_p3;
                photonPt_5_V_write_s_reg_2825 <= photonPt_5_V_write_s_fu_1368_p3;
                ptdiff_V_1_reg_2020 <= ptdiff_V_1_fu_306_p2;
                ptdiff_V_reg_1993 <= ptdiff_V_fu_286_p2;
                r_V_1_1_reg_2028 <= grp_fu_1838_p2;
                r_V_1_2_reg_2040 <= grp_fu_1844_p2;
                r_V_1_3_reg_2047 <= grp_fu_1850_p2;
                r_V_1_reg_2001 <= grp_fu_1832_p2;
                tmp_141_reg_2008 <= ptdiff_V_fu_286_p2(15 downto 15);
                tmp_144_reg_2035 <= ptdiff_V_1_fu_306_p2(15 downto 15);
                tmp_16_6_reg_2830 <= tmp_16_6_fu_1376_p2;
                tmp_16_7_reg_2848 <= tmp_16_7_fu_1390_p2;
                tmp_16_8_reg_2866 <= tmp_16_8_fu_1404_p2;
                tmp_16_9_reg_2884 <= tmp_16_9_fu_1418_p2;
                tmp_1_18_reg_2013 <= tmp_1_18_fu_300_p2;
                tmp_20_6_reg_2842 <= tmp_20_6_fu_1385_p2;
                tmp_20_7_reg_2860 <= tmp_20_7_fu_1399_p2;
                tmp_20_8_reg_2878 <= tmp_20_8_fu_1413_p2;
                tmp_20_9_reg_2896 <= tmp_20_9_fu_1427_p2;
                tmp_s_reg_1986 <= tmp_s_fu_280_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then
                calo_2_hwPt_V_read_1_reg_2093 <= ap_port_reg_calo_2_hwPt_V_read;
                calo_3_hwPt_V_read_1_reg_2088 <= ap_port_reg_calo_3_hwPt_V_read;
                calo_4_hwPt_V_read_1_reg_2083 <= ap_port_reg_calo_4_hwPt_V_read;
                calo_5_hwPt_V_read_1_reg_2078 <= ap_port_reg_calo_5_hwPt_V_read;
                ptdiff_V_2_reg_2127 <= ptdiff_V_2_fu_384_p2;
                ptdiff_V_3_reg_2147 <= ptdiff_V_3_fu_404_p2;
                ptdiff_V_4_reg_2167 <= ptdiff_V_4_fu_424_p2;
                ptdiff_V_5_reg_2194 <= ptdiff_V_5_fu_444_p2;
                r_V_1_4_reg_2175 <= grp_fu_1856_p2;
                r_V_1_5_reg_2202 <= grp_fu_1862_p2;
                r_V_1_6_reg_2214 <= grp_fu_1868_p2;
                r_V_1_7_reg_2221 <= grp_fu_1874_p2;
                tmp_147_reg_2135 <= ptdiff_V_2_fu_384_p2(15 downto 15);
                tmp_150_reg_2155 <= ptdiff_V_3_fu_404_p2(15 downto 15);
                tmp_153_reg_2182 <= ptdiff_V_4_fu_424_p2(15 downto 15);
                tmp_156_reg_2209 <= ptdiff_V_5_fu_444_p2(15 downto 15);
                tmp_2_19_reg_2120 <= tmp_2_19_fu_378_p2;
                tmp_3_20_reg_2140 <= tmp_3_20_fu_398_p2;
                tmp_4_21_reg_2160 <= tmp_4_21_fu_418_p2;
                tmp_5_22_reg_2187 <= tmp_5_22_fu_438_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                calo_6_hwPt_V_read_1_reg_2255 <= ap_port_reg_calo_6_hwPt_V_read;
                calo_7_hwPt_V_read_1_reg_2250 <= ap_port_reg_calo_7_hwPt_V_read;
                calo_8_hwPt_V_read_1_reg_2245 <= ap_port_reg_calo_8_hwPt_V_read;
                calo_9_hwPt_V_read_1_reg_2240 <= ap_port_reg_calo_9_hwPt_V_read;
                ptdiff_V_6_reg_2333 <= ptdiff_V_6_fu_556_p2;
                ptdiff_V_7_reg_2353 <= ptdiff_V_7_fu_576_p2;
                ptdiff_V_8_reg_2373 <= ptdiff_V_8_fu_596_p2;
                ptdiff_V_9_reg_2400 <= ptdiff_V_9_fu_616_p2;
                r_V_1_8_reg_2381 <= grp_fu_1892_p2;
                r_V_1_9_reg_2408 <= grp_fu_1898_p2;
                r_V_reg_2260 <= grp_fu_1880_p2;
                r_V_s_reg_2271 <= grp_fu_1886_p2;
                sigma2Hi_1_reg_2277 <= grp_fu_373_p2;
                sigma2Hi_reg_2266 <= grp_fu_352_p2;
                tmp_159_reg_2341 <= ptdiff_V_6_fu_556_p2(15 downto 15);
                tmp_162_reg_2361 <= ptdiff_V_7_fu_576_p2(15 downto 15);
                tmp_165_reg_2388 <= ptdiff_V_8_fu_596_p2(15 downto 15);
                tmp_168_reg_2415 <= ptdiff_V_9_fu_616_p2(15 downto 15);
                tmp_6_23_reg_2326 <= tmp_6_23_fu_550_p2;
                tmp_7_24_reg_2346 <= tmp_7_24_fu_570_p2;
                tmp_8_25_reg_2366 <= tmp_8_25_fu_590_p2;
                tmp_9_26_reg_2393 <= tmp_9_26_fu_610_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                isEM_0_write_assign_reg_2659 <= isEM_0_write_assign_fu_893_p2;
                isEM_1_write_assign_reg_2669 <= isEM_1_write_assign_fu_966_p2;
                or_cond1_2_reg_2680 <= or_cond1_2_fu_977_p2;
                or_cond1_3_reg_2698 <= or_cond1_3_fu_991_p2;
                or_cond1_4_reg_2716 <= or_cond1_4_fu_1005_p2;
                or_cond1_5_reg_2734 <= or_cond1_5_fu_1019_p2;
                photonPt_0_V_write_s_reg_2654 <= photonPt_0_V_write_s_fu_866_p3;
                photonPt_1_V_write_s_reg_2664 <= photonPt_1_V_write_s_fu_939_p3;
                tmp_16_2_reg_2674 <= tmp_16_2_fu_972_p2;
                tmp_16_3_reg_2692 <= tmp_16_3_fu_986_p2;
                tmp_16_4_reg_2710 <= tmp_16_4_fu_1000_p2;
                tmp_16_5_reg_2728 <= tmp_16_5_fu_1014_p2;
                tmp_17_6_reg_2746 <= tmp_17_6_fu_1033_p2;
                tmp_17_7_reg_2757 <= tmp_17_7_fu_1047_p2;
                tmp_17_8_reg_2768 <= tmp_17_8_fu_1061_p2;
                tmp_17_9_reg_2779 <= tmp_17_9_fu_1075_p2;
                tmp_19_6_reg_2752 <= tmp_19_6_fu_1037_p2;
                tmp_19_7_reg_2763 <= tmp_19_7_fu_1051_p2;
                tmp_19_8_reg_2774 <= tmp_19_8_fu_1065_p2;
                tmp_19_9_reg_2785 <= tmp_19_9_fu_1079_p2;
                tmp_20_2_reg_2686 <= tmp_20_2_fu_981_p2;
                tmp_20_3_reg_2704 <= tmp_20_3_fu_995_p2;
                tmp_20_4_reg_2722 <= tmp_20_4_fu_1009_p2;
                tmp_20_5_reg_2740 <= tmp_20_5_fu_1023_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then
                or_cond1_1_reg_2554 <= or_cond1_1_fu_761_p2;
                or_cond1_reg_2536 <= or_cond1_fu_747_p2;
                r_V_6_reg_2610 <= grp_fu_1928_p2;
                r_V_7_reg_2621 <= grp_fu_1934_p2;
                r_V_8_reg_2632 <= grp_fu_1940_p2;
                r_V_9_reg_2643 <= grp_fu_1946_p2;
                sigma2Hi_6_reg_2616 <= grp_fu_674_p2;
                sigma2Hi_7_reg_2627 <= grp_fu_695_p2;
                sigma2Hi_8_reg_2638 <= grp_fu_716_p2;
                sigma2Hi_9_reg_2649 <= grp_fu_737_p2;
                tmp_10_reg_2542 <= tmp_10_fu_751_p2;
                tmp_16_1_reg_2548 <= tmp_16_1_fu_756_p2;
                tmp_17_2_reg_2566 <= tmp_17_2_fu_775_p2;
                tmp_17_3_reg_2577 <= tmp_17_3_fu_789_p2;
                tmp_17_4_reg_2588 <= tmp_17_4_fu_803_p2;
                tmp_17_5_reg_2599 <= tmp_17_5_fu_817_p2;
                tmp_19_2_reg_2572 <= tmp_19_2_fu_779_p2;
                tmp_19_3_reg_2583 <= tmp_19_3_fu_793_p2;
                tmp_19_4_reg_2594 <= tmp_19_4_fu_807_p2;
                tmp_19_5_reg_2605 <= tmp_19_5_fu_821_p2;
                tmp_20_1_reg_2560 <= tmp_20_1_fu_765_p2;
                tmp_4_reg_2530 <= tmp_4_fu_742_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                r_V_2_reg_2442 <= grp_fu_1904_p2;
                r_V_3_reg_2453 <= grp_fu_1910_p2;
                r_V_4_reg_2464 <= grp_fu_1916_p2;
                r_V_5_reg_2475 <= grp_fu_1922_p2;
                sigma2Hi_2_reg_2448 <= grp_fu_482_p2;
                sigma2Hi_3_reg_2459 <= grp_fu_503_p2;
                sigma2Hi_4_reg_2470 <= grp_fu_524_p2;
                sigma2Hi_5_reg_2481 <= grp_fu_545_p2;
                tmp_17_1_reg_2431 <= tmp_17_1_fu_649_p2;
                tmp_19_1_reg_2437 <= tmp_19_1_fu_653_p2;
                tmp_6_reg_2420 <= tmp_6_fu_635_p2;
                tmp_8_reg_2426 <= tmp_8_fu_639_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_block_pp0_stage2_subdone, ap_block_pp0_stage5_subdone, ap_block_pp0_stage0_subdone, ap_idle_pp0_1to1, ap_block_pp0_stage1_subdone, ap_reset_idle_pp0, ap_block_pp0_stage3_subdone, ap_block_pp0_stage4_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0_1to1 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_reset_idle_pp0 = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_reset_idle_pp0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when ap_ST_fsm_pp0_stage5 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage5 <= ap_CS_fsm(5);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_start = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_start = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_start = ap_const_logic_0);
    end process;

        ap_block_state2_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage3_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage4_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage5_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage2_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_start = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to0_assign_proc : process(ap_enable_reg_pp0_iter0)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_0)) then 
            ap_idle_pp0_0to0 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to1_assign_proc : process(ap_enable_reg_pp0_iter1)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_0)) then 
            ap_idle_pp0_1to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to0 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_return_0 <= isEM_0_write_assign_reg_2659;
    ap_return_1 <= isEM_1_write_assign_reg_2669;
    ap_return_10 <= photonPt_0_V_write_s_reg_2654;
    ap_return_11 <= photonPt_1_V_write_s_reg_2664;
    ap_return_12 <= photonPt_2_V_write_s_reg_2790;
    ap_return_13 <= photonPt_3_V_write_s_reg_2805;
    ap_return_14 <= photonPt_4_V_write_s_reg_2815;
    ap_return_15 <= photonPt_5_V_write_s_reg_2825;
    ap_return_16 <= photonPt_6_V_write_s_fu_1497_p3;
    ap_return_17 <= photonPt_7_V_write_s_fu_1570_p3;
    ap_return_18 <= photonPt_8_V_write_s_fu_1643_p3;
    ap_return_19 <= photonPt_9_V_write_s_fu_1716_p3;
    ap_return_2 <= isEM_2_write_assign_reg_2795;
    ap_return_3 <= isEM_3_write_assign_reg_2800;
    ap_return_4 <= isEM_4_write_assign_reg_2810;
    ap_return_5 <= isEM_5_write_assign_reg_2820;
    ap_return_6 <= isEM_6_write_assign_fu_1469_p2;
    ap_return_7 <= isEM_7_write_assign_fu_1542_p2;
    ap_return_8 <= isEM_8_write_assign_fu_1615_p2;
    ap_return_9 <= isEM_9_write_assign_fu_1688_p2;
    grp_fu_1832_p0 <= lhs_V_1_fu_264_p1(16 - 1 downto 0);
    grp_fu_1832_p1 <= lhs_V_1_fu_264_p1(16 - 1 downto 0);
    grp_fu_1838_p0 <= lhs_V_1_1_fu_268_p1(16 - 1 downto 0);
    grp_fu_1838_p1 <= lhs_V_1_1_fu_268_p1(16 - 1 downto 0);
    grp_fu_1844_p0 <= lhs_V_1_2_fu_272_p1(16 - 1 downto 0);
    grp_fu_1844_p1 <= lhs_V_1_2_fu_272_p1(16 - 1 downto 0);
    grp_fu_1850_p0 <= lhs_V_1_3_fu_276_p1(16 - 1 downto 0);
    grp_fu_1850_p1 <= lhs_V_1_3_fu_276_p1(16 - 1 downto 0);
    grp_fu_1856_p0 <= lhs_V_1_4_fu_320_p1(16 - 1 downto 0);
    grp_fu_1856_p1 <= lhs_V_1_4_fu_320_p1(16 - 1 downto 0);
    grp_fu_1862_p0 <= lhs_V_1_5_fu_324_p1(16 - 1 downto 0);
    grp_fu_1862_p1 <= lhs_V_1_5_fu_324_p1(16 - 1 downto 0);
    grp_fu_1868_p0 <= lhs_V_1_6_fu_328_p1(16 - 1 downto 0);
    grp_fu_1868_p1 <= lhs_V_1_6_fu_328_p1(16 - 1 downto 0);
    grp_fu_1874_p0 <= lhs_V_1_7_fu_332_p1(16 - 1 downto 0);
    grp_fu_1874_p1 <= lhs_V_1_7_fu_332_p1(16 - 1 downto 0);
    grp_fu_1880_p0 <= lhs_V_fu_336_p1(16 - 1 downto 0);
    grp_fu_1880_p1 <= lhs_V_fu_336_p1(16 - 1 downto 0);
    grp_fu_1886_p0 <= lhs_V_s_fu_357_p1(16 - 1 downto 0);
    grp_fu_1886_p1 <= lhs_V_s_fu_357_p1(16 - 1 downto 0);
    grp_fu_1892_p0 <= lhs_V_1_8_fu_458_p1(16 - 1 downto 0);
    grp_fu_1892_p1 <= lhs_V_1_8_fu_458_p1(16 - 1 downto 0);
    grp_fu_1898_p0 <= lhs_V_1_9_fu_462_p1(16 - 1 downto 0);
    grp_fu_1898_p1 <= lhs_V_1_9_fu_462_p1(16 - 1 downto 0);
    grp_fu_1904_p0 <= lhs_V_2_fu_466_p1(16 - 1 downto 0);
    grp_fu_1904_p1 <= lhs_V_2_fu_466_p1(16 - 1 downto 0);
    grp_fu_1910_p0 <= lhs_V_3_fu_487_p1(16 - 1 downto 0);
    grp_fu_1910_p1 <= lhs_V_3_fu_487_p1(16 - 1 downto 0);
    grp_fu_1916_p0 <= lhs_V_4_fu_508_p1(16 - 1 downto 0);
    grp_fu_1916_p1 <= lhs_V_4_fu_508_p1(16 - 1 downto 0);
    grp_fu_1922_p0 <= lhs_V_5_fu_529_p1(16 - 1 downto 0);
    grp_fu_1922_p1 <= lhs_V_5_fu_529_p1(16 - 1 downto 0);
    grp_fu_1928_p0 <= lhs_V_6_fu_658_p1(16 - 1 downto 0);
    grp_fu_1928_p1 <= lhs_V_6_fu_658_p1(16 - 1 downto 0);
    grp_fu_1934_p0 <= lhs_V_7_fu_679_p1(16 - 1 downto 0);
    grp_fu_1934_p1 <= lhs_V_7_fu_679_p1(16 - 1 downto 0);
    grp_fu_1940_p0 <= lhs_V_8_fu_700_p1(16 - 1 downto 0);
    grp_fu_1940_p1 <= lhs_V_8_fu_700_p1(16 - 1 downto 0);
    grp_fu_1946_p0 <= lhs_V_9_fu_721_p1(16 - 1 downto 0);
    grp_fu_1946_p1 <= lhs_V_9_fu_721_p1(16 - 1 downto 0);
        grp_fu_352_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_1_fu_339_p4),32));

        grp_fu_373_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_3_fu_360_p4),32));

        grp_fu_482_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_5_fu_469_p4),32));

        grp_fu_503_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_7_fu_490_p4),32));

        grp_fu_524_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_9_fu_511_p4),32));

        grp_fu_545_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_11_fu_532_p4),32));

        grp_fu_674_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_12_fu_661_p4),32));

        grp_fu_695_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_13_fu_682_p4),32));

        grp_fu_716_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_14_fu_703_p4),32));

        grp_fu_737_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_15_fu_724_p4),32));

    isEM_0_write_assign_fu_893_p2 <= (tmp3_fu_889_p2 or tmp2_fu_884_p2);
    isEM_1_write_assign_fu_966_p2 <= (tmp6_fu_962_p2 or tmp5_fu_957_p2);
    isEM_2_write_assign_fu_1151_p2 <= (tmp9_fu_1147_p2 or tmp8_fu_1142_p2);
    isEM_3_write_assign_fu_1194_p2 <= (tmp11_fu_1190_p2 or tmp10_fu_1185_p2);
    isEM_4_write_assign_fu_1267_p2 <= (tmp14_fu_1263_p2 or tmp13_fu_1258_p2);
    isEM_5_write_assign_fu_1340_p2 <= (tmp17_fu_1336_p2 or tmp16_fu_1331_p2);
    isEM_6_write_assign_fu_1469_p2 <= (tmp20_fu_1465_p2 or tmp19_fu_1460_p2);
    isEM_7_write_assign_fu_1542_p2 <= (tmp23_fu_1538_p2 or tmp22_fu_1533_p2);
    isEM_8_write_assign_fu_1615_p2 <= (tmp26_fu_1611_p2 or tmp25_fu_1606_p2);
    isEM_9_write_assign_fu_1688_p2 <= (tmp29_fu_1684_p2 or tmp28_fu_1679_p2);
        lhs_V_1_1_fu_268_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(calo_1_hwPtErr_V_re),32));

        lhs_V_1_2_fu_272_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(calo_2_hwPtErr_V_re),32));

        lhs_V_1_3_fu_276_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(calo_3_hwPtErr_V_re),32));

        lhs_V_1_4_fu_320_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_port_reg_calo_4_hwPtErr_V_re),32));

        lhs_V_1_5_fu_324_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_port_reg_calo_5_hwPtErr_V_re),32));

        lhs_V_1_6_fu_328_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_port_reg_calo_6_hwPtErr_V_re),32));

        lhs_V_1_7_fu_332_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_port_reg_calo_7_hwPtErr_V_re),32));

        lhs_V_1_8_fu_458_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_port_reg_calo_8_hwPtErr_V_re),32));

        lhs_V_1_9_fu_462_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_port_reg_calo_9_hwPtErr_V_re),32));

        lhs_V_1_fu_264_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(calo_0_hwPtErr_V_re),32));

        lhs_V_2_fu_466_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ptdiff_V_2_reg_2127),32));

        lhs_V_3_fu_487_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ptdiff_V_3_reg_2147),32));

        lhs_V_4_fu_508_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ptdiff_V_4_reg_2167),32));

        lhs_V_5_fu_529_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ptdiff_V_5_reg_2194),32));

        lhs_V_6_fu_658_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ptdiff_V_6_reg_2333),32));

        lhs_V_7_fu_679_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ptdiff_V_7_reg_2353),32));

        lhs_V_8_fu_700_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ptdiff_V_8_reg_2373),32));

        lhs_V_9_fu_721_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ptdiff_V_9_reg_2400),32));

        lhs_V_fu_336_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ptdiff_V_reg_1993),32));

        lhs_V_s_fu_357_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ptdiff_V_1_reg_2020),32));

    or_cond1_1_fu_761_p2 <= (tmp_19_1_reg_2437 and tmp_144_reg_2035);
    or_cond1_2_fu_977_p2 <= (tmp_19_2_reg_2572 and tmp_147_reg_2135);
    or_cond1_3_fu_991_p2 <= (tmp_19_3_reg_2583 and tmp_150_reg_2155);
    or_cond1_4_fu_1005_p2 <= (tmp_19_4_reg_2594 and tmp_153_reg_2182);
    or_cond1_5_fu_1019_p2 <= (tmp_19_5_reg_2605 and tmp_156_reg_2209);
    or_cond1_6_fu_1381_p2 <= (tmp_19_6_reg_2752 and tmp_159_reg_2341);
    or_cond1_7_fu_1395_p2 <= (tmp_19_7_reg_2763 and tmp_162_reg_2361);
    or_cond1_8_fu_1409_p2 <= (tmp_19_8_reg_2774 and tmp_165_reg_2388);
    or_cond1_9_fu_1423_p2 <= (tmp_19_9_reg_2785 and tmp_168_reg_2415);
    or_cond1_fu_747_p2 <= (tmp_8_reg_2426 and tmp_141_reg_2008);
    or_cond_1_fu_902_p2 <= (tmp_17_1_reg_2431 or tmp_16_1_reg_2548);
    or_cond_1_not_demorg_fu_947_p2 <= (tmp_17_1_reg_2431 or tmp_16_1_reg_2548);
    or_cond_1_not_fu_951_p2 <= (or_cond_1_not_demorg_fu_947_p2 xor ap_const_lv1_1);
    or_cond_2_fu_1087_p2 <= (tmp_17_2_reg_2566 or tmp_16_2_reg_2674);
    or_cond_2_not_demorg_fu_1132_p2 <= (tmp_17_2_reg_2566 or tmp_16_2_reg_2674);
    or_cond_2_not_fu_1136_p2 <= (or_cond_2_not_demorg_fu_1132_p2 xor ap_const_lv1_1);
    or_cond_3_fu_1160_p2 <= (tmp_17_3_reg_2577 or tmp_16_3_reg_2692);
    or_cond_3_not_demorg_fu_1175_p2 <= (tmp_17_3_reg_2577 or tmp_16_3_reg_2692);
    or_cond_3_not_fu_1179_p2 <= (or_cond_3_not_demorg_fu_1175_p2 xor ap_const_lv1_1);
    or_cond_4_fu_1233_p2 <= (tmp_17_4_reg_2588 or tmp_16_4_reg_2710);
    or_cond_4_not_demorg_fu_1248_p2 <= (tmp_17_4_reg_2588 or tmp_16_4_reg_2710);
    or_cond_4_not_fu_1252_p2 <= (or_cond_4_not_demorg_fu_1248_p2 xor ap_const_lv1_1);
    or_cond_5_fu_1306_p2 <= (tmp_17_5_reg_2599 or tmp_16_5_reg_2728);
    or_cond_5_not_demorg_fu_1321_p2 <= (tmp_17_5_reg_2599 or tmp_16_5_reg_2728);
    or_cond_5_not_fu_1325_p2 <= (or_cond_5_not_demorg_fu_1321_p2 xor ap_const_lv1_1);
    or_cond_6_fu_1435_p2 <= (tmp_17_6_reg_2746 or tmp_16_6_reg_2830);
    or_cond_6_not_demorg_fu_1450_p2 <= (tmp_17_6_reg_2746 or tmp_16_6_reg_2830);
    or_cond_6_not_fu_1454_p2 <= (or_cond_6_not_demorg_fu_1450_p2 xor ap_const_lv1_1);
    or_cond_7_fu_1508_p2 <= (tmp_17_7_reg_2757 or tmp_16_7_reg_2848);
    or_cond_7_not_demorg_fu_1523_p2 <= (tmp_17_7_reg_2757 or tmp_16_7_reg_2848);
    or_cond_7_not_fu_1527_p2 <= (or_cond_7_not_demorg_fu_1523_p2 xor ap_const_lv1_1);
    or_cond_8_fu_1581_p2 <= (tmp_17_8_reg_2768 or tmp_16_8_reg_2866);
    or_cond_8_not_demorg_fu_1596_p2 <= (tmp_17_8_reg_2768 or tmp_16_8_reg_2866);
    or_cond_8_not_fu_1600_p2 <= (or_cond_8_not_demorg_fu_1596_p2 xor ap_const_lv1_1);
    or_cond_9_fu_1654_p2 <= (tmp_17_9_reg_2779 or tmp_16_9_reg_2884);
    or_cond_9_not_demorg_fu_1669_p2 <= (tmp_17_9_reg_2779 or tmp_16_9_reg_2884);
    or_cond_9_not_fu_1673_p2 <= (or_cond_9_not_demorg_fu_1669_p2 xor ap_const_lv1_1);
    or_cond_fu_829_p2 <= (tmp_6_reg_2420 or tmp_4_reg_2530);
    or_cond_not_demorgan_fu_874_p2 <= (tmp_6_reg_2420 or tmp_4_reg_2530);
    or_cond_not_fu_878_p2 <= (or_cond_not_demorgan_fu_874_p2 xor ap_const_lv1_1);
    photonPt_0_V_write_s_fu_866_p3 <= 
        storemerge_cast_fu_840_p1 when (sel_tmp4_fu_860_p2(0) = '1') else 
        sel_tmp_fu_844_p3;
    photonPt_1_V_write_s_fu_939_p3 <= 
        storemerge1_cast_fu_913_p1 when (sel_tmp2_fu_933_p2(0) = '1') else 
        sel_tmp1_fu_917_p3;
    photonPt_2_V_write_s_fu_1124_p3 <= 
        storemerge2_cast_fu_1098_p1 when (sel_tmp5_fu_1118_p2(0) = '1') else 
        sel_tmp3_fu_1102_p3;
    photonPt_3_V_write_s_fu_1222_p3 <= 
        storemerge3_cast_fu_1171_p1 when (sel_tmp7_fu_1216_p2(0) = '1') else 
        sel_tmp6_fu_1200_p3;
    photonPt_4_V_write_s_fu_1295_p3 <= 
        storemerge4_cast_fu_1244_p1 when (sel_tmp9_fu_1289_p2(0) = '1') else 
        sel_tmp8_fu_1273_p3;
    photonPt_5_V_write_s_fu_1368_p3 <= 
        storemerge5_cast_fu_1317_p1 when (sel_tmp11_fu_1362_p2(0) = '1') else 
        sel_tmp10_fu_1346_p3;
    photonPt_6_V_write_s_fu_1497_p3 <= 
        storemerge6_cast_fu_1446_p1 when (sel_tmp13_fu_1491_p2(0) = '1') else 
        sel_tmp12_fu_1475_p3;
    photonPt_7_V_write_s_fu_1570_p3 <= 
        storemerge7_cast_fu_1519_p1 when (sel_tmp15_fu_1564_p2(0) = '1') else 
        sel_tmp14_fu_1548_p3;
    photonPt_8_V_write_s_fu_1643_p3 <= 
        storemerge8_cast_fu_1592_p1 when (sel_tmp17_fu_1637_p2(0) = '1') else 
        sel_tmp16_fu_1621_p3;
    photonPt_9_V_write_s_fu_1716_p3 <= 
        storemerge9_cast_fu_1665_p1 when (sel_tmp19_fu_1710_p2(0) = '1') else 
        sel_tmp18_fu_1694_p3;
    ptdiff_V_1_fu_306_p2 <= std_logic_vector(unsigned(ap_port_reg_calo_1_hwPt_V_read) - unsigned(ap_port_reg_sumtk_1_V_read));
    ptdiff_V_2_fu_384_p2 <= std_logic_vector(unsigned(ap_port_reg_calo_2_hwPt_V_read) - unsigned(ap_port_reg_sumtk_2_V_read));
    ptdiff_V_3_fu_404_p2 <= std_logic_vector(unsigned(ap_port_reg_calo_3_hwPt_V_read) - unsigned(ap_port_reg_sumtk_3_V_read));
    ptdiff_V_4_fu_424_p2 <= std_logic_vector(unsigned(ap_port_reg_calo_4_hwPt_V_read) - unsigned(ap_port_reg_sumtk_4_V_read));
    ptdiff_V_5_fu_444_p2 <= std_logic_vector(unsigned(ap_port_reg_calo_5_hwPt_V_read) - unsigned(ap_port_reg_sumtk_5_V_read));
    ptdiff_V_6_fu_556_p2 <= std_logic_vector(unsigned(ap_port_reg_calo_6_hwPt_V_read) - unsigned(ap_port_reg_sumtk_6_V_read));
    ptdiff_V_7_fu_576_p2 <= std_logic_vector(unsigned(ap_port_reg_calo_7_hwPt_V_read) - unsigned(ap_port_reg_sumtk_7_V_read));
    ptdiff_V_8_fu_596_p2 <= std_logic_vector(unsigned(ap_port_reg_calo_8_hwPt_V_read) - unsigned(ap_port_reg_sumtk_8_V_read));
    ptdiff_V_9_fu_616_p2 <= std_logic_vector(unsigned(ap_port_reg_calo_9_hwPt_V_read) - unsigned(ap_port_reg_sumtk_9_V_read));
    ptdiff_V_fu_286_p2 <= std_logic_vector(unsigned(ap_port_reg_calo_0_hwPt_V_read) - unsigned(ap_port_reg_sumtk_0_V_read));
    sel_tmp10_fu_1346_p3 <= 
        calo_5_hwPt_V_read_1_reg_2078 when (tmp_5_22_reg_2187(0) = '1') else 
        ap_const_lv16_0;
    sel_tmp11_fu_1362_p2 <= (tmp18_fu_1356_p2 and or_cond_5_fu_1306_p2);
    sel_tmp12_fu_1475_p3 <= 
        calo_6_hwPt_V_read_1_reg_2255 when (tmp_6_23_reg_2326(0) = '1') else 
        ap_const_lv16_0;
    sel_tmp13_fu_1491_p2 <= (tmp21_fu_1485_p2 and or_cond_6_fu_1435_p2);
    sel_tmp14_fu_1548_p3 <= 
        calo_7_hwPt_V_read_1_reg_2250 when (tmp_7_24_reg_2346(0) = '1') else 
        ap_const_lv16_0;
    sel_tmp15_fu_1564_p2 <= (tmp24_fu_1558_p2 and or_cond_7_fu_1508_p2);
    sel_tmp16_fu_1621_p3 <= 
        calo_8_hwPt_V_read_1_reg_2245 when (tmp_8_25_reg_2366(0) = '1') else 
        ap_const_lv16_0;
    sel_tmp17_fu_1637_p2 <= (tmp27_fu_1631_p2 and or_cond_8_fu_1581_p2);
    sel_tmp18_fu_1694_p3 <= 
        calo_9_hwPt_V_read_1_reg_2240 when (tmp_9_26_reg_2393(0) = '1') else 
        ap_const_lv16_0;
    sel_tmp19_fu_1710_p2 <= (tmp30_fu_1704_p2 and or_cond_9_fu_1654_p2);
    sel_tmp1_fu_917_p3 <= 
        calo_1_hwPt_V_read_1_reg_1976 when (tmp_1_18_reg_2013(0) = '1') else 
        ap_const_lv16_0;
    sel_tmp2_fu_933_p2 <= (tmp4_fu_927_p2 and or_cond_1_fu_902_p2);
    sel_tmp3_fu_1102_p3 <= 
        calo_2_hwPt_V_read_1_reg_2093 when (tmp_2_19_reg_2120(0) = '1') else 
        ap_const_lv16_0;
    sel_tmp4_fu_860_p2 <= (tmp1_fu_854_p2 and or_cond_fu_829_p2);
    sel_tmp5_fu_1118_p2 <= (tmp7_fu_1112_p2 and or_cond_2_fu_1087_p2);
    sel_tmp6_fu_1200_p3 <= 
        calo_3_hwPt_V_read_1_reg_2088 when (tmp_3_20_reg_2140(0) = '1') else 
        ap_const_lv16_0;
    sel_tmp7_fu_1216_p2 <= (tmp12_fu_1210_p2 and or_cond_3_fu_1160_p2);
    sel_tmp8_fu_1273_p3 <= 
        calo_4_hwPt_V_read_1_reg_2083 when (tmp_4_21_reg_2160(0) = '1') else 
        ap_const_lv16_0;
    sel_tmp9_fu_1289_p2 <= (tmp15_fu_1283_p2 and or_cond_4_fu_1233_p2);
    sel_tmp_fu_844_p3 <= 
        calo_0_hwPt_V_read_1_reg_1981 when (tmp_s_reg_1986(0) = '1') else 
        ap_const_lv16_0;
    storemerge1_cast_fu_913_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(storemerge1_fu_906_p3),16));
    storemerge1_fu_906_p3 <= 
        tmp_142_fu_899_p1 when (tmp_20_1_reg_2560(0) = '1') else 
        ap_const_lv15_0;
    storemerge2_cast_fu_1098_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(storemerge2_fu_1091_p3),16));
    storemerge2_fu_1091_p3 <= 
        tmp_145_fu_1084_p1 when (tmp_20_2_reg_2686(0) = '1') else 
        ap_const_lv15_0;
    storemerge3_cast_fu_1171_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(storemerge3_fu_1164_p3),16));
    storemerge3_fu_1164_p3 <= 
        tmp_148_fu_1157_p1 when (tmp_20_3_reg_2704(0) = '1') else 
        ap_const_lv15_0;
    storemerge4_cast_fu_1244_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(storemerge4_fu_1237_p3),16));
    storemerge4_fu_1237_p3 <= 
        tmp_151_fu_1230_p1 when (tmp_20_4_reg_2722(0) = '1') else 
        ap_const_lv15_0;
    storemerge5_cast_fu_1317_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(storemerge5_fu_1310_p3),16));
    storemerge5_fu_1310_p3 <= 
        tmp_154_fu_1303_p1 when (tmp_20_5_reg_2740(0) = '1') else 
        ap_const_lv15_0;
    storemerge6_cast_fu_1446_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(storemerge6_fu_1439_p3),16));
    storemerge6_fu_1439_p3 <= 
        tmp_157_fu_1432_p1 when (tmp_20_6_reg_2842(0) = '1') else 
        ap_const_lv15_0;
    storemerge7_cast_fu_1519_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(storemerge7_fu_1512_p3),16));
    storemerge7_fu_1512_p3 <= 
        tmp_160_fu_1505_p1 when (tmp_20_7_reg_2860(0) = '1') else 
        ap_const_lv15_0;
    storemerge8_cast_fu_1592_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(storemerge8_fu_1585_p3),16));
    storemerge8_fu_1585_p3 <= 
        tmp_163_fu_1578_p1 when (tmp_20_8_reg_2878(0) = '1') else 
        ap_const_lv15_0;
    storemerge9_cast_fu_1665_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(storemerge9_fu_1658_p3),16));
    storemerge9_fu_1658_p3 <= 
        tmp_166_fu_1651_p1 when (tmp_20_9_reg_2896(0) = '1') else 
        ap_const_lv15_0;
    storemerge_cast_fu_840_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(storemerge_fu_833_p3),16));
    storemerge_fu_833_p3 <= 
        tmp_fu_826_p1 when (tmp_10_reg_2542(0) = '1') else 
        ap_const_lv15_0;
    tmp10_fu_1185_p2 <= (tmp_3_20_reg_2140 or or_cond_3_not_fu_1179_p2);
    tmp11_fu_1190_p2 <= (tmp_20_3_reg_2704 or or_cond1_3_reg_2698);
    tmp120_demorgan_fu_850_p2 <= (tmp_s_reg_1986 or or_cond1_reg_2536);
    tmp123_demorgan_fu_923_p2 <= (tmp_1_18_reg_2013 or or_cond1_1_reg_2554);
    tmp126_demorgan_fu_1108_p2 <= (tmp_2_19_reg_2120 or or_cond1_2_reg_2680);
    tmp12_fu_1210_p2 <= (tmp131_demorgan_fu_1206_p2 xor ap_const_lv1_1);
    tmp131_demorgan_fu_1206_p2 <= (tmp_3_20_reg_2140 or or_cond1_3_reg_2698);
    tmp134_demorgan_fu_1279_p2 <= (tmp_4_21_reg_2160 or or_cond1_4_reg_2716);
    tmp137_demorgan_fu_1352_p2 <= (tmp_5_22_reg_2187 or or_cond1_5_reg_2734);
    tmp13_fu_1258_p2 <= (tmp_4_21_reg_2160 or or_cond_4_not_fu_1252_p2);
    tmp140_demorgan_fu_1481_p2 <= (tmp_6_23_reg_2326 or or_cond1_6_reg_2836);
    tmp143_demorgan_fu_1554_p2 <= (tmp_7_24_reg_2346 or or_cond1_7_reg_2854);
    tmp146_demorgan_fu_1627_p2 <= (tmp_8_25_reg_2366 or or_cond1_8_reg_2872);
    tmp149_demorgan_fu_1700_p2 <= (tmp_9_26_reg_2393 or or_cond1_9_reg_2890);
    tmp14_fu_1263_p2 <= (tmp_20_4_reg_2722 or or_cond1_4_reg_2716);
    tmp15_fu_1283_p2 <= (tmp134_demorgan_fu_1279_p2 xor ap_const_lv1_1);
    tmp16_fu_1331_p2 <= (tmp_5_22_reg_2187 or or_cond_5_not_fu_1325_p2);
    tmp17_fu_1336_p2 <= (tmp_20_5_reg_2740 or or_cond1_5_reg_2734);
    tmp18_fu_1356_p2 <= (tmp137_demorgan_fu_1352_p2 xor ap_const_lv1_1);
    tmp19_fu_1460_p2 <= (tmp_6_23_reg_2326 or or_cond_6_not_fu_1454_p2);
    tmp1_fu_854_p2 <= (tmp120_demorgan_fu_850_p2 xor ap_const_lv1_1);
    tmp20_fu_1465_p2 <= (tmp_20_6_reg_2842 or or_cond1_6_reg_2836);
    tmp21_fu_1485_p2 <= (tmp140_demorgan_fu_1481_p2 xor ap_const_lv1_1);
    tmp22_fu_1533_p2 <= (tmp_7_24_reg_2346 or or_cond_7_not_fu_1527_p2);
    tmp23_fu_1538_p2 <= (tmp_20_7_reg_2860 or or_cond1_7_reg_2854);
    tmp24_fu_1558_p2 <= (tmp143_demorgan_fu_1554_p2 xor ap_const_lv1_1);
    tmp25_fu_1606_p2 <= (tmp_8_25_reg_2366 or or_cond_8_not_fu_1600_p2);
    tmp26_fu_1611_p2 <= (tmp_20_8_reg_2878 or or_cond1_8_reg_2872);
    tmp27_fu_1631_p2 <= (tmp146_demorgan_fu_1627_p2 xor ap_const_lv1_1);
    tmp28_fu_1679_p2 <= (tmp_9_26_reg_2393 or or_cond_9_not_fu_1673_p2);
    tmp29_fu_1684_p2 <= (tmp_20_9_reg_2896 or or_cond1_9_reg_2890);
    tmp2_fu_884_p2 <= (tmp_s_reg_1986 or or_cond_not_fu_878_p2);
    tmp30_fu_1704_p2 <= (tmp149_demorgan_fu_1700_p2 xor ap_const_lv1_1);
    tmp3_fu_889_p2 <= (tmp_10_reg_2542 or or_cond1_reg_2536);
    tmp4_fu_927_p2 <= (tmp123_demorgan_fu_923_p2 xor ap_const_lv1_1);
    tmp5_fu_957_p2 <= (tmp_1_18_reg_2013 or or_cond_1_not_fu_951_p2);
    tmp6_fu_962_p2 <= (tmp_20_1_reg_2560 or or_cond1_1_reg_2554);
    tmp7_fu_1112_p2 <= (tmp126_demorgan_fu_1108_p2 xor ap_const_lv1_1);
    tmp8_fu_1142_p2 <= (tmp_2_19_reg_2120 or or_cond_2_not_fu_1136_p2);
    tmp9_fu_1147_p2 <= (tmp_20_2_reg_2686 or or_cond1_2_reg_2680);
    tmp_10_fu_751_p2 <= "1" when (signed(ptdiff_V_reg_1993) > signed(ap_const_lv16_0)) else "0";
    tmp_11_fu_532_p4 <= r_V_1_5_reg_2202(31 downto 1);
    tmp_12_fu_661_p4 <= r_V_1_6_reg_2214(31 downto 1);
    tmp_13_fu_682_p4 <= r_V_1_7_reg_2221(31 downto 1);
    tmp_140_fu_630_p2 <= std_logic_vector(shift_left(unsigned(r_V_1_reg_2001),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));
    tmp_142_fu_899_p1 <= ptdiff_V_1_reg_2020(15 - 1 downto 0);
    tmp_143_fu_644_p2 <= std_logic_vector(shift_left(unsigned(r_V_1_1_reg_2028),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));
    tmp_145_fu_1084_p1 <= ptdiff_V_2_reg_2127(15 - 1 downto 0);
    tmp_146_fu_770_p2 <= std_logic_vector(shift_left(unsigned(r_V_1_2_reg_2040),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));
    tmp_148_fu_1157_p1 <= ptdiff_V_3_reg_2147(15 - 1 downto 0);
    tmp_149_fu_784_p2 <= std_logic_vector(shift_left(unsigned(r_V_1_3_reg_2047),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));
    tmp_14_fu_703_p4 <= r_V_1_8_reg_2381(31 downto 1);
    tmp_151_fu_1230_p1 <= ptdiff_V_4_reg_2167(15 - 1 downto 0);
    tmp_152_fu_798_p2 <= std_logic_vector(shift_left(unsigned(r_V_1_4_reg_2175),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));
    tmp_154_fu_1303_p1 <= ptdiff_V_5_reg_2194(15 - 1 downto 0);
    tmp_155_fu_812_p2 <= std_logic_vector(shift_left(unsigned(r_V_1_5_reg_2202),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));
    tmp_157_fu_1432_p1 <= ptdiff_V_6_reg_2333(15 - 1 downto 0);
    tmp_158_fu_1028_p2 <= std_logic_vector(shift_left(unsigned(r_V_1_6_reg_2214),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));
    tmp_15_fu_724_p4 <= r_V_1_9_reg_2408(31 downto 1);
    tmp_160_fu_1505_p1 <= ptdiff_V_7_reg_2353(15 - 1 downto 0);
    tmp_161_fu_1042_p2 <= std_logic_vector(shift_left(unsigned(r_V_1_7_reg_2221),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));
    tmp_163_fu_1578_p1 <= ptdiff_V_8_reg_2373(15 - 1 downto 0);
    tmp_164_fu_1056_p2 <= std_logic_vector(shift_left(unsigned(r_V_1_8_reg_2381),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));
    tmp_166_fu_1651_p1 <= ptdiff_V_9_reg_2400(15 - 1 downto 0);
    tmp_167_fu_1070_p2 <= std_logic_vector(shift_left(unsigned(r_V_1_9_reg_2408),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));
    tmp_16_1_fu_756_p2 <= "1" when (signed(ptdiff_V_1_reg_2020) < signed(ap_const_lv16_1)) else "0";
    tmp_16_2_fu_972_p2 <= "1" when (signed(ptdiff_V_2_reg_2127) < signed(ap_const_lv16_1)) else "0";
    tmp_16_3_fu_986_p2 <= "1" when (signed(ptdiff_V_3_reg_2147) < signed(ap_const_lv16_1)) else "0";
    tmp_16_4_fu_1000_p2 <= "1" when (signed(ptdiff_V_4_reg_2167) < signed(ap_const_lv16_1)) else "0";
    tmp_16_5_fu_1014_p2 <= "1" when (signed(ptdiff_V_5_reg_2194) < signed(ap_const_lv16_1)) else "0";
    tmp_16_6_fu_1376_p2 <= "1" when (signed(ptdiff_V_6_reg_2333) < signed(ap_const_lv16_1)) else "0";
    tmp_16_7_fu_1390_p2 <= "1" when (signed(ptdiff_V_7_reg_2353) < signed(ap_const_lv16_1)) else "0";
    tmp_16_8_fu_1404_p2 <= "1" when (signed(ptdiff_V_8_reg_2373) < signed(ap_const_lv16_1)) else "0";
    tmp_16_9_fu_1418_p2 <= "1" when (signed(ptdiff_V_9_reg_2400) < signed(ap_const_lv16_1)) else "0";
    tmp_17_1_fu_649_p2 <= "1" when (signed(r_V_s_reg_2271) > signed(sigma2Hi_1_reg_2277)) else "0";
    tmp_17_2_fu_775_p2 <= "1" when (signed(r_V_2_reg_2442) > signed(sigma2Hi_2_reg_2448)) else "0";
    tmp_17_3_fu_789_p2 <= "1" when (signed(r_V_3_reg_2453) > signed(sigma2Hi_3_reg_2459)) else "0";
    tmp_17_4_fu_803_p2 <= "1" when (signed(r_V_4_reg_2464) > signed(sigma2Hi_4_reg_2470)) else "0";
    tmp_17_5_fu_817_p2 <= "1" when (signed(r_V_5_reg_2475) > signed(sigma2Hi_5_reg_2481)) else "0";
    tmp_17_6_fu_1033_p2 <= "1" when (signed(r_V_6_reg_2610) > signed(sigma2Hi_6_reg_2616)) else "0";
    tmp_17_7_fu_1047_p2 <= "1" when (signed(r_V_7_reg_2621) > signed(sigma2Hi_7_reg_2627)) else "0";
    tmp_17_8_fu_1061_p2 <= "1" when (signed(r_V_8_reg_2632) > signed(sigma2Hi_8_reg_2638)) else "0";
    tmp_17_9_fu_1075_p2 <= "1" when (signed(r_V_9_reg_2643) > signed(sigma2Hi_9_reg_2649)) else "0";
    tmp_19_1_fu_653_p2 <= "1" when (signed(r_V_s_reg_2271) < signed(tmp_143_fu_644_p2)) else "0";
    tmp_19_2_fu_779_p2 <= "1" when (signed(r_V_2_reg_2442) < signed(tmp_146_fu_770_p2)) else "0";
    tmp_19_3_fu_793_p2 <= "1" when (signed(r_V_3_reg_2453) < signed(tmp_149_fu_784_p2)) else "0";
    tmp_19_4_fu_807_p2 <= "1" when (signed(r_V_4_reg_2464) < signed(tmp_152_fu_798_p2)) else "0";
    tmp_19_5_fu_821_p2 <= "1" when (signed(r_V_5_reg_2475) < signed(tmp_155_fu_812_p2)) else "0";
    tmp_19_6_fu_1037_p2 <= "1" when (signed(r_V_6_reg_2610) < signed(tmp_158_fu_1028_p2)) else "0";
    tmp_19_7_fu_1051_p2 <= "1" when (signed(r_V_7_reg_2621) < signed(tmp_161_fu_1042_p2)) else "0";
    tmp_19_8_fu_1065_p2 <= "1" when (signed(r_V_8_reg_2632) < signed(tmp_164_fu_1056_p2)) else "0";
    tmp_19_9_fu_1079_p2 <= "1" when (signed(r_V_9_reg_2643) < signed(tmp_167_fu_1070_p2)) else "0";
    tmp_1_18_fu_300_p2 <= "1" when (ap_port_reg_sumtk_1_V_read = ap_const_lv16_0) else "0";
    tmp_1_fu_339_p4 <= r_V_1_reg_2001(31 downto 1);
    tmp_20_1_fu_765_p2 <= "1" when (signed(ptdiff_V_1_reg_2020) > signed(ap_const_lv16_0)) else "0";
    tmp_20_2_fu_981_p2 <= "1" when (signed(ptdiff_V_2_reg_2127) > signed(ap_const_lv16_0)) else "0";
    tmp_20_3_fu_995_p2 <= "1" when (signed(ptdiff_V_3_reg_2147) > signed(ap_const_lv16_0)) else "0";
    tmp_20_4_fu_1009_p2 <= "1" when (signed(ptdiff_V_4_reg_2167) > signed(ap_const_lv16_0)) else "0";
    tmp_20_5_fu_1023_p2 <= "1" when (signed(ptdiff_V_5_reg_2194) > signed(ap_const_lv16_0)) else "0";
    tmp_20_6_fu_1385_p2 <= "1" when (signed(ptdiff_V_6_reg_2333) > signed(ap_const_lv16_0)) else "0";
    tmp_20_7_fu_1399_p2 <= "1" when (signed(ptdiff_V_7_reg_2353) > signed(ap_const_lv16_0)) else "0";
    tmp_20_8_fu_1413_p2 <= "1" when (signed(ptdiff_V_8_reg_2373) > signed(ap_const_lv16_0)) else "0";
    tmp_20_9_fu_1427_p2 <= "1" when (signed(ptdiff_V_9_reg_2400) > signed(ap_const_lv16_0)) else "0";
    tmp_2_19_fu_378_p2 <= "1" when (ap_port_reg_sumtk_2_V_read = ap_const_lv16_0) else "0";
    tmp_3_20_fu_398_p2 <= "1" when (ap_port_reg_sumtk_3_V_read = ap_const_lv16_0) else "0";
    tmp_3_fu_360_p4 <= r_V_1_1_reg_2028(31 downto 1);
    tmp_4_21_fu_418_p2 <= "1" when (ap_port_reg_sumtk_4_V_read = ap_const_lv16_0) else "0";
    tmp_4_fu_742_p2 <= "1" when (signed(ptdiff_V_reg_1993) < signed(ap_const_lv16_1)) else "0";
    tmp_5_22_fu_438_p2 <= "1" when (ap_port_reg_sumtk_5_V_read = ap_const_lv16_0) else "0";
    tmp_5_fu_469_p4 <= r_V_1_2_reg_2040(31 downto 1);
    tmp_6_23_fu_550_p2 <= "1" when (ap_port_reg_sumtk_6_V_read = ap_const_lv16_0) else "0";
    tmp_6_fu_635_p2 <= "1" when (signed(r_V_reg_2260) > signed(sigma2Hi_reg_2266)) else "0";
    tmp_7_24_fu_570_p2 <= "1" when (ap_port_reg_sumtk_7_V_read = ap_const_lv16_0) else "0";
    tmp_7_fu_490_p4 <= r_V_1_3_reg_2047(31 downto 1);
    tmp_8_25_fu_590_p2 <= "1" when (ap_port_reg_sumtk_8_V_read = ap_const_lv16_0) else "0";
    tmp_8_fu_639_p2 <= "1" when (signed(r_V_reg_2260) < signed(tmp_140_fu_630_p2)) else "0";
    tmp_9_26_fu_610_p2 <= "1" when (ap_port_reg_sumtk_9_V_read = ap_const_lv16_0) else "0";
    tmp_9_fu_511_p4 <= r_V_1_4_reg_2175(31 downto 1);
    tmp_fu_826_p1 <= ptdiff_V_reg_1993(15 - 1 downto 0);
    tmp_s_fu_280_p2 <= "1" when (ap_port_reg_sumtk_0_V_read = ap_const_lv16_0) else "0";
end behav;
