

================================================================
== Vivado HLS Report for 'writeV2calc'
================================================================
* Date:           Sat Jan 11 14:24:32 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        IP_latest_2020_Enero
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.254|        4.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+----------+-----+----------+---------+
    |     Latency    |    Interval    | Pipeline|
    | min |    max   | min |    max   |   Type  |
    +-----+----------+-----+----------+---------+
    |    1|  25004995|    1|  25004995|   none  |
    +-----+----------+-----+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+----------+-----------+-----------+-----------+----------+----------+
        |             |     Latency    | Iteration |  Initiation Interval  |   Trip   |          |
        |  Loop Name  | min |    max   |  Latency  |  achieved |   target  |   Count  | Pipelined|
        +-------------+-----+----------+-----------+-----------+-----------+----------+----------+
        |- Loop 1     |    0|  25004994| 6 ~ 10006 |          -|          -| 0 ~ 2499 |    no    |
        | + Loop 1.1  |    0|     10000|          9|          4|          1| 0 ~ 2499 |    yes   |
        +-------------+-----+----------+-----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 1
  Pipeline-0 : II = 4, D = 9, States = { 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp_3_i_i)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	15  / (!tmp_9_i_i)
	7  / (tmp_9_i_i)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	6  / true
15 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* @Vi_idx_V_data_V_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* @Vi_idx_V_data_V_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* @Vi_idx_V_data_V_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* @Vi_idx_V_data_V_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* @Vj_idx_V_data_V_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* @Vj_idx_V_data_V_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* @Vj_idx_V_data_V_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* @Vj_idx_V_data_V_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @fixedData_V_data, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* @fixedData_V_tlast_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @processedData_V_data, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @processedData_V_data_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @processedData_V_data_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @processedData_V_data_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_BLOCK_NUMBERS_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_rowsToSimulate_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (3.00ns)   --->   "%simConfig_BLOCK_NUMB = call i27 @_ssdm_op_Read.ap_fifo.i27P(i27* %simConfig_BLOCK_NUMBERS_V)"   --->   Operation 32 'read' 'simConfig_BLOCK_NUMB' <Predicate = true> <Delay = 3.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* @Vi_idx_V_data_V_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* @Vi_idx_V_data_V_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* @Vi_idx_V_data_V_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* @Vi_idx_V_data_V_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* @Vj_idx_V_data_V_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* @Vj_idx_V_data_V_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* @Vj_idx_V_data_V_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* @Vj_idx_V_data_V_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @fixedData_V_data, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 41 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* @fixedData_V_tlast_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 42 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @processedData_V_data, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 43 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @processedData_V_data_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 44 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @processedData_V_data_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @processedData_V_data_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([10000 x float]* %voltagesBackup, [1 x i8]* @p_str423, [13 x i8]* @p_str524, [1 x i8]* @p_str423, i32 -1, [1 x i8]* @p_str423, [1 x i8]* @p_str423, [1 x i8]* @p_str423, [1 x i8]* @p_str423, [1 x i8]* @p_str423)"   --->   Operation 47 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (3.00ns)   --->   "%simConfig_rowsToSimu = call i27 @_ssdm_op_Read.ap_fifo.i27P(i27* %simConfig_rowsToSimulate_V)" [modules/V_read/V_read.cpp:69]   --->   Operation 48 'read' 'simConfig_rowsToSimu' <Predicate = true> <Delay = 3.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>
ST_1 : Operation 49 [1/1] (1.76ns)   --->   "br label %.preheader85.i.i" [modules/V_read/V_read.cpp:70]   --->   Operation 49 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%t_V_1 = phi i12 [ 0, %entry ], [ %i_V, %.preheader85.i.i.loopexit ]" [modules/V_read/V_read.cpp:70]   --->   Operation 50 'phi' 't_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%t_V_1_cast = zext i12 %t_V_1 to i27" [modules/V_read/V_read.cpp:70]   --->   Operation 51 'zext' 't_V_1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (2.45ns)   --->   "%tmp_3_i_i = icmp slt i27 %t_V_1_cast, %simConfig_rowsToSimu" [modules/V_read/V_read.cpp:70]   --->   Operation 52 'icmp' 'tmp_3_i_i' <Predicate = true> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 2499, i64 0)"   --->   Operation 53 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.54ns)   --->   "%i_V = add i12 %t_V_1, 1" [modules/V_read/V_read.cpp:70]   --->   Operation 54 'add' 'i_V' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "br i1 %tmp_3_i_i, label %0, label %.exit" [modules/V_read/V_read.cpp:70]   --->   Operation 55 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (3.00ns)   --->   "%empty = call { i27, i27, i27, i27 } @_ssdm_op_Read.ap_fifo.volatile.i27P.i27P.i27P.i27P(i27* @Vi_idx_V_data_V_0, i27* @Vi_idx_V_data_V_1, i27* @Vi_idx_V_data_V_2, i27* @Vi_idx_V_data_V_3)" [modules/V_read/V_read.cpp:71]   --->   Operation 56 'read' 'empty' <Predicate = (tmp_3_i_i)> <Delay = 3.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_data_0_V = extractvalue { i27, i27, i27, i27 } %empty, 0" [modules/V_read/V_read.cpp:71]   --->   Operation 57 'extractvalue' 'tmp_data_0_V' <Predicate = (tmp_3_i_i)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_data_1_V = extractvalue { i27, i27, i27, i27 } %empty, 1" [modules/V_read/V_read.cpp:71]   --->   Operation 58 'extractvalue' 'tmp_data_1_V' <Predicate = (tmp_3_i_i)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_data_2_V = extractvalue { i27, i27, i27, i27 } %empty, 2" [modules/V_read/V_read.cpp:71]   --->   Operation 59 'extractvalue' 'tmp_data_2_V' <Predicate = (tmp_3_i_i)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_data_3_V = extractvalue { i27, i27, i27, i27 } %empty, 3" [modules/V_read/V_read.cpp:71]   --->   Operation 60 'extractvalue' 'tmp_data_3_V' <Predicate = (tmp_3_i_i)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 61 'ret' <Predicate = (!tmp_3_i_i)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_5_i_i = zext i27 %tmp_data_0_V to i64" [modules/V_read/V_read.cpp:73]   --->   Operation 62 'zext' 'tmp_5_i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%voltagesBackup_addr = getelementptr [10000 x float]* %voltagesBackup, i64 0, i64 %tmp_5_i_i" [modules/V_read/V_read.cpp:73]   --->   Operation 63 'getelementptr' 'voltagesBackup_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [2/2] (3.25ns)   --->   "%tmp_data = load float* %voltagesBackup_addr, align 4" [modules/V_read/V_read.cpp:73]   --->   Operation 64 'load' 'tmp_data' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_6_i_i = zext i27 %tmp_data_1_V to i64" [modules/V_read/V_read.cpp:74]   --->   Operation 65 'zext' 'tmp_6_i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%voltagesBackup_addr_1 = getelementptr [10000 x float]* %voltagesBackup, i64 0, i64 %tmp_6_i_i" [modules/V_read/V_read.cpp:74]   --->   Operation 66 'getelementptr' 'voltagesBackup_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [2/2] (3.25ns)   --->   "%tmp_data_1 = load float* %voltagesBackup_addr_1, align 4" [modules/V_read/V_read.cpp:74]   --->   Operation 67 'load' 'tmp_data_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 68 [1/2] (3.25ns)   --->   "%tmp_data = load float* %voltagesBackup_addr, align 4" [modules/V_read/V_read.cpp:73]   --->   Operation 68 'load' 'tmp_data' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_4 : Operation 69 [1/2] (3.25ns)   --->   "%tmp_data_1 = load float* %voltagesBackup_addr_1, align 4" [modules/V_read/V_read.cpp:74]   --->   Operation 69 'load' 'tmp_data_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_7_i_i = zext i27 %tmp_data_2_V to i64" [modules/V_read/V_read.cpp:75]   --->   Operation 70 'zext' 'tmp_7_i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%voltagesBackup_addr_2 = getelementptr [10000 x float]* %voltagesBackup, i64 0, i64 %tmp_7_i_i" [modules/V_read/V_read.cpp:75]   --->   Operation 71 'getelementptr' 'voltagesBackup_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [2/2] (3.25ns)   --->   "%tmp_data_2 = load float* %voltagesBackup_addr_2, align 4" [modules/V_read/V_read.cpp:75]   --->   Operation 72 'load' 'tmp_data_2' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_8_i_i = zext i27 %tmp_data_3_V to i64" [modules/V_read/V_read.cpp:76]   --->   Operation 73 'zext' 'tmp_8_i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%voltagesBackup_addr_3 = getelementptr [10000 x float]* %voltagesBackup, i64 0, i64 %tmp_8_i_i" [modules/V_read/V_read.cpp:76]   --->   Operation 74 'getelementptr' 'voltagesBackup_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [2/2] (3.25ns)   --->   "%tmp_data_3 = load float* %voltagesBackup_addr_3, align 4" [modules/V_read/V_read.cpp:76]   --->   Operation 75 'load' 'tmp_data_3' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 76 [1/2] (3.25ns)   --->   "%tmp_data_2 = load float* %voltagesBackup_addr_2, align 4" [modules/V_read/V_read.cpp:75]   --->   Operation 76 'load' 'tmp_data_2' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_5 : Operation 77 [1/2] (3.25ns)   --->   "%tmp_data_3 = load float* %voltagesBackup_addr_3, align 4" [modules/V_read/V_read.cpp:76]   --->   Operation 77 'load' 'tmp_data_3' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_5 : Operation 78 [1/1] (1.76ns)   --->   "br label %.preheader.i.i" [modules/V_read/V_read.cpp:77]   --->   Operation 78 'br' <Predicate = true> <Delay = 1.76>

State 6 <SV = 5> <Delay = 2.45>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%t_V = phi i26 [ %j_V, %"operator=.exit.i.preheader.i.i" ], [ 0, %0 ]" [modules/V_read/V_read.cpp:78]   --->   Operation 79 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%t_V_cast = zext i26 %t_V to i27" [modules/V_read/V_read.cpp:78]   --->   Operation 80 'zext' 't_V_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (2.45ns)   --->   "%tmp_9_i_i = icmp slt i27 %t_V_cast, %simConfig_BLOCK_NUMB" [modules/V_read/V_read.cpp:78]   --->   Operation 81 'icmp' 'tmp_9_i_i' <Predicate = true> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 2499, i64 0)"   --->   Operation 82 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (2.37ns)   --->   "%j_V = add i26 %t_V, 1" [modules/V_read/V_read.cpp:78]   --->   Operation 83 'add' 'j_V' <Predicate = true> <Delay = 2.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "br i1 %tmp_9_i_i, label %"operator=.exit.i.preheader.i.i", label %.preheader85.i.i.loopexit" [modules/V_read/V_read.cpp:78]   --->   Operation 84 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.00>
ST_7 : Operation 85 [1/1] (3.00ns)   --->   "%empty_11 = call { i27, i27, i27, i27 } @_ssdm_op_Read.ap_fifo.volatile.i27P.i27P.i27P.i27P(i27* @Vj_idx_V_data_V_0, i27* @Vj_idx_V_data_V_1, i27* @Vj_idx_V_data_V_2, i27* @Vj_idx_V_data_V_3)" [modules/V_read/V_read.cpp:48->modules/V_read/V_read.cpp:84]   --->   Operation 85 'read' 'empty_11' <Predicate = (tmp_9_i_i)> <Delay = 3.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_data_0_V_1 = extractvalue { i27, i27, i27, i27 } %empty_11, 0" [modules/V_read/V_read.cpp:48->modules/V_read/V_read.cpp:84]   --->   Operation 86 'extractvalue' 'tmp_data_0_V_1' <Predicate = (tmp_9_i_i)> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_data_1_V_1 = extractvalue { i27, i27, i27, i27 } %empty_11, 1" [modules/V_read/V_read.cpp:48->modules/V_read/V_read.cpp:84]   --->   Operation 87 'extractvalue' 'tmp_data_1_V_1' <Predicate = (tmp_9_i_i)> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_data_2_V_1 = extractvalue { i27, i27, i27, i27 } %empty_11, 2" [modules/V_read/V_read.cpp:48->modules/V_read/V_read.cpp:84]   --->   Operation 88 'extractvalue' 'tmp_data_2_V_1' <Predicate = (tmp_9_i_i)> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_data_3_V_1 = extractvalue { i27, i27, i27, i27 } %empty_11, 3" [modules/V_read/V_read.cpp:48->modules/V_read/V_read.cpp:84]   --->   Operation 89 'extractvalue' 'tmp_data_3_V_1' <Predicate = (tmp_9_i_i)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_13_i_i = zext i27 %tmp_data_0_V_1 to i64" [modules/V_read/V_read.cpp:51->modules/V_read/V_read.cpp:84]   --->   Operation 90 'zext' 'tmp_13_i_i' <Predicate = (tmp_9_i_i)> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%voltagesBackup_addr_4 = getelementptr [10000 x float]* %voltagesBackup, i64 0, i64 %tmp_13_i_i" [modules/V_read/V_read.cpp:51->modules/V_read/V_read.cpp:84]   --->   Operation 91 'getelementptr' 'voltagesBackup_addr_4' <Predicate = (tmp_9_i_i)> <Delay = 0.00>
ST_8 : Operation 92 [2/2] (3.25ns)   --->   "%tmp_data_0 = load float* %voltagesBackup_addr_4, align 4" [modules/V_read/V_read.cpp:51->modules/V_read/V_read.cpp:84]   --->   Operation 92 'load' 'tmp_data_0' <Predicate = (tmp_9_i_i)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_13_1_i_i = zext i27 %tmp_data_1_V_1 to i64" [modules/V_read/V_read.cpp:51->modules/V_read/V_read.cpp:84]   --->   Operation 93 'zext' 'tmp_13_1_i_i' <Predicate = (tmp_9_i_i)> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%voltagesBackup_addr_5 = getelementptr [10000 x float]* %voltagesBackup, i64 0, i64 %tmp_13_1_i_i" [modules/V_read/V_read.cpp:51->modules/V_read/V_read.cpp:84]   --->   Operation 94 'getelementptr' 'voltagesBackup_addr_5' <Predicate = (tmp_9_i_i)> <Delay = 0.00>
ST_8 : Operation 95 [2/2] (3.25ns)   --->   "%tmp_data_1_12 = load float* %voltagesBackup_addr_5, align 4" [modules/V_read/V_read.cpp:51->modules/V_read/V_read.cpp:84]   --->   Operation 95 'load' 'tmp_data_1_12' <Predicate = (tmp_9_i_i)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 96 [1/2] (3.25ns)   --->   "%tmp_data_0 = load float* %voltagesBackup_addr_4, align 4" [modules/V_read/V_read.cpp:51->modules/V_read/V_read.cpp:84]   --->   Operation 96 'load' 'tmp_data_0' <Predicate = (tmp_9_i_i)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_9 : Operation 97 [1/2] (3.25ns)   --->   "%tmp_data_1_12 = load float* %voltagesBackup_addr_5, align 4" [modules/V_read/V_read.cpp:51->modules/V_read/V_read.cpp:84]   --->   Operation 97 'load' 'tmp_data_1_12' <Predicate = (tmp_9_i_i)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_13_2_i_i = zext i27 %tmp_data_2_V_1 to i64" [modules/V_read/V_read.cpp:51->modules/V_read/V_read.cpp:84]   --->   Operation 98 'zext' 'tmp_13_2_i_i' <Predicate = (tmp_9_i_i)> <Delay = 0.00>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "%voltagesBackup_addr_6 = getelementptr [10000 x float]* %voltagesBackup, i64 0, i64 %tmp_13_2_i_i" [modules/V_read/V_read.cpp:51->modules/V_read/V_read.cpp:84]   --->   Operation 99 'getelementptr' 'voltagesBackup_addr_6' <Predicate = (tmp_9_i_i)> <Delay = 0.00>
ST_9 : Operation 100 [2/2] (3.25ns)   --->   "%tmp_data_2_13 = load float* %voltagesBackup_addr_6, align 4" [modules/V_read/V_read.cpp:51->modules/V_read/V_read.cpp:84]   --->   Operation 100 'load' 'tmp_data_2_13' <Predicate = (tmp_9_i_i)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_13_3_i_i = zext i27 %tmp_data_3_V_1 to i64" [modules/V_read/V_read.cpp:51->modules/V_read/V_read.cpp:84]   --->   Operation 101 'zext' 'tmp_13_3_i_i' <Predicate = (tmp_9_i_i)> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%voltagesBackup_addr_7 = getelementptr [10000 x float]* %voltagesBackup, i64 0, i64 %tmp_13_3_i_i" [modules/V_read/V_read.cpp:51->modules/V_read/V_read.cpp:84]   --->   Operation 102 'getelementptr' 'voltagesBackup_addr_7' <Predicate = (tmp_9_i_i)> <Delay = 0.00>
ST_9 : Operation 103 [2/2] (3.25ns)   --->   "%tmp_data_3_14 = load float* %voltagesBackup_addr_7, align 4" [modules/V_read/V_read.cpp:51->modules/V_read/V_read.cpp:84]   --->   Operation 103 'load' 'tmp_data_3_14' <Predicate = (tmp_9_i_i)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 10 <SV = 9> <Delay = 3.25>
ST_10 : Operation 104 [1/2] (3.25ns)   --->   "%tmp_data_2_13 = load float* %voltagesBackup_addr_6, align 4" [modules/V_read/V_read.cpp:51->modules/V_read/V_read.cpp:84]   --->   Operation 104 'load' 'tmp_data_2_13' <Predicate = (tmp_9_i_i)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_10 : Operation 105 [1/2] (3.25ns)   --->   "%tmp_data_3_14 = load float* %voltagesBackup_addr_7, align 4" [modules/V_read/V_read.cpp:51->modules/V_read/V_read.cpp:84]   --->   Operation 105 'load' 'tmp_data_3_14' <Predicate = (tmp_9_i_i)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 11 <SV = 10> <Delay = 3.00>
ST_11 : Operation 106 [1/1] (3.00ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP.i1P(float* @fixedData_V_data, i1* @fixedData_V_tlast_V, float %tmp_data, i1 undef)" [modules/V_read/V_read.cpp:80]   --->   Operation 106 'write' <Predicate = (tmp_9_i_i)> <Delay = 3.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>
ST_11 : Operation 107 [1/1] (3.00ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP.floatP.floatP.floatP(float* @processedData_V_data, float* @processedData_V_data_1, float* @processedData_V_data_2, float* @processedData_V_data_3, float %tmp_data_0, float %tmp_data_1_12, float %tmp_data_2_13, float %tmp_data_3_14)" [modules/V_read/V_read.cpp:53->modules/V_read/V_read.cpp:84]   --->   Operation 107 'write' <Predicate = (tmp_9_i_i)> <Delay = 3.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>

State 12 <SV = 11> <Delay = 3.00>
ST_12 : Operation 108 [1/1] (3.00ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP.i1P(float* @fixedData_V_data, i1* @fixedData_V_tlast_V, float %tmp_data_1, i1 undef)" [modules/V_read/V_read.cpp:81]   --->   Operation 108 'write' <Predicate = (tmp_9_i_i)> <Delay = 3.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>
ST_12 : Operation 109 [1/1] (3.00ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP.floatP.floatP.floatP(float* @processedData_V_data, float* @processedData_V_data_1, float* @processedData_V_data_2, float* @processedData_V_data_3, float %tmp_data_0, float %tmp_data_1_12, float %tmp_data_2_13, float %tmp_data_3_14)" [modules/V_read/V_read.cpp:54->modules/V_read/V_read.cpp:84]   --->   Operation 109 'write' <Predicate = (tmp_9_i_i)> <Delay = 3.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>

State 13 <SV = 12> <Delay = 3.00>
ST_13 : Operation 110 [1/1] (3.00ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP.i1P(float* @fixedData_V_data, i1* @fixedData_V_tlast_V, float %tmp_data_2, i1 undef)" [modules/V_read/V_read.cpp:82]   --->   Operation 110 'write' <Predicate = (tmp_9_i_i)> <Delay = 3.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>
ST_13 : Operation 111 [1/1] (3.00ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP.floatP.floatP.floatP(float* @processedData_V_data, float* @processedData_V_data_1, float* @processedData_V_data_2, float* @processedData_V_data_3, float %tmp_data_0, float %tmp_data_1_12, float %tmp_data_2_13, float %tmp_data_3_14)" [modules/V_read/V_read.cpp:55->modules/V_read/V_read.cpp:84]   --->   Operation 111 'write' <Predicate = (tmp_9_i_i)> <Delay = 3.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>

State 14 <SV = 13> <Delay = 3.00>
ST_14 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str322)" [modules/V_read/V_read.cpp:78]   --->   Operation 112 'specregionbegin' 'tmp_i_i' <Predicate = (tmp_9_i_i)> <Delay = 0.00>
ST_14 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str423) nounwind" [modules/V_read/V_read.cpp:79]   --->   Operation 113 'specpipeline' <Predicate = (tmp_9_i_i)> <Delay = 0.00>
ST_14 : Operation 114 [1/1] (3.00ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP.i1P(float* @fixedData_V_data, i1* @fixedData_V_tlast_V, float %tmp_data_3, i1 undef)" [modules/V_read/V_read.cpp:83]   --->   Operation 114 'write' <Predicate = (tmp_9_i_i)> <Delay = 3.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>
ST_14 : Operation 115 [1/1] (3.00ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP.floatP.floatP.floatP(float* @processedData_V_data, float* @processedData_V_data_1, float* @processedData_V_data_2, float* @processedData_V_data_3, float %tmp_data_0, float %tmp_data_1_12, float %tmp_data_2_13, float %tmp_data_3_14)" [modules/V_read/V_read.cpp:56->modules/V_read/V_read.cpp:84]   --->   Operation 115 'write' <Predicate = (tmp_9_i_i)> <Delay = 3.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>
ST_14 : Operation 116 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str322, i32 %tmp_i_i)" [modules/V_read/V_read.cpp:86]   --->   Operation 116 'specregionend' 'empty_15' <Predicate = (tmp_9_i_i)> <Delay = 0.00>
ST_14 : Operation 117 [1/1] (0.00ns)   --->   "br label %.preheader.i.i" [modules/V_read/V_read.cpp:78]   --->   Operation 117 'br' <Predicate = (tmp_9_i_i)> <Delay = 0.00>

State 15 <SV = 6> <Delay = 0.00>
ST_15 : Operation 118 [1/1] (0.00ns)   --->   "br label %.preheader85.i.i"   --->   Operation 118 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ voltagesBackup]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ simConfig_rowsToSimulate_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ simConfig_BLOCK_NUMBERS_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Vi_idx_V_data_V_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ Vi_idx_V_data_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ Vi_idx_V_data_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ Vi_idx_V_data_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ fixedData_V_data]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ fixedData_V_tlast_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ Vj_idx_V_data_V_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ Vj_idx_V_data_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ Vj_idx_V_data_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ Vj_idx_V_data_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ processedData_V_data]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ processedData_V_data_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ processedData_V_data_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ processedData_V_data_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_16           (specinterface    ) [ 0000000000000000]
StgValue_17           (specinterface    ) [ 0000000000000000]
StgValue_18           (specinterface    ) [ 0000000000000000]
StgValue_19           (specinterface    ) [ 0000000000000000]
StgValue_20           (specinterface    ) [ 0000000000000000]
StgValue_21           (specinterface    ) [ 0000000000000000]
StgValue_22           (specinterface    ) [ 0000000000000000]
StgValue_23           (specinterface    ) [ 0000000000000000]
StgValue_24           (specinterface    ) [ 0000000000000000]
StgValue_25           (specinterface    ) [ 0000000000000000]
StgValue_26           (specinterface    ) [ 0000000000000000]
StgValue_27           (specinterface    ) [ 0000000000000000]
StgValue_28           (specinterface    ) [ 0000000000000000]
StgValue_29           (specinterface    ) [ 0000000000000000]
StgValue_30           (specinterface    ) [ 0000000000000000]
StgValue_31           (specinterface    ) [ 0000000000000000]
simConfig_BLOCK_NUMB  (read             ) [ 0011111111111111]
StgValue_33           (specinterface    ) [ 0000000000000000]
StgValue_34           (specinterface    ) [ 0000000000000000]
StgValue_35           (specinterface    ) [ 0000000000000000]
StgValue_36           (specinterface    ) [ 0000000000000000]
StgValue_37           (specinterface    ) [ 0000000000000000]
StgValue_38           (specinterface    ) [ 0000000000000000]
StgValue_39           (specinterface    ) [ 0000000000000000]
StgValue_40           (specinterface    ) [ 0000000000000000]
StgValue_41           (specinterface    ) [ 0000000000000000]
StgValue_42           (specinterface    ) [ 0000000000000000]
StgValue_43           (specinterface    ) [ 0000000000000000]
StgValue_44           (specinterface    ) [ 0000000000000000]
StgValue_45           (specinterface    ) [ 0000000000000000]
StgValue_46           (specinterface    ) [ 0000000000000000]
StgValue_47           (specmemcore      ) [ 0000000000000000]
simConfig_rowsToSimu  (read             ) [ 0011111111111111]
StgValue_49           (br               ) [ 0111111111111111]
t_V_1                 (phi              ) [ 0010000000000000]
t_V_1_cast            (zext             ) [ 0000000000000000]
tmp_3_i_i             (icmp             ) [ 0011111111111111]
StgValue_53           (speclooptripcount) [ 0000000000000000]
i_V                   (add              ) [ 0111111111111111]
StgValue_55           (br               ) [ 0000000000000000]
empty                 (read             ) [ 0000000000000000]
tmp_data_0_V          (extractvalue     ) [ 0001000000000000]
tmp_data_1_V          (extractvalue     ) [ 0001000000000000]
tmp_data_2_V          (extractvalue     ) [ 0001100000000000]
tmp_data_3_V          (extractvalue     ) [ 0001100000000000]
StgValue_61           (ret              ) [ 0000000000000000]
tmp_5_i_i             (zext             ) [ 0000000000000000]
voltagesBackup_addr   (getelementptr    ) [ 0000100000000000]
tmp_6_i_i             (zext             ) [ 0000000000000000]
voltagesBackup_addr_1 (getelementptr    ) [ 0000100000000000]
tmp_data              (load             ) [ 0000011111111110]
tmp_data_1            (load             ) [ 0000011111111110]
tmp_7_i_i             (zext             ) [ 0000000000000000]
voltagesBackup_addr_2 (getelementptr    ) [ 0000010000000000]
tmp_8_i_i             (zext             ) [ 0000000000000000]
voltagesBackup_addr_3 (getelementptr    ) [ 0000010000000000]
tmp_data_2            (load             ) [ 0000001111111110]
tmp_data_3            (load             ) [ 0000001111111110]
StgValue_78           (br               ) [ 0011111111111111]
t_V                   (phi              ) [ 0000001000000000]
t_V_cast              (zext             ) [ 0000000000000000]
tmp_9_i_i             (icmp             ) [ 0011111111111111]
StgValue_82           (speclooptripcount) [ 0000000000000000]
j_V                   (add              ) [ 0011111111111111]
StgValue_84           (br               ) [ 0000000000000000]
empty_11              (read             ) [ 0000000000000000]
tmp_data_0_V_1        (extractvalue     ) [ 0000000010000000]
tmp_data_1_V_1        (extractvalue     ) [ 0000000010000000]
tmp_data_2_V_1        (extractvalue     ) [ 0000000011000000]
tmp_data_3_V_1        (extractvalue     ) [ 0000000011000000]
tmp_13_i_i            (zext             ) [ 0000000000000000]
voltagesBackup_addr_4 (getelementptr    ) [ 0000000001000000]
tmp_13_1_i_i          (zext             ) [ 0000000000000000]
voltagesBackup_addr_5 (getelementptr    ) [ 0000000001000000]
tmp_data_0            (load             ) [ 0000001111111110]
tmp_data_1_12         (load             ) [ 0000001111111110]
tmp_13_2_i_i          (zext             ) [ 0000000000000000]
voltagesBackup_addr_6 (getelementptr    ) [ 0000001000100000]
tmp_13_3_i_i          (zext             ) [ 0000000000000000]
voltagesBackup_addr_7 (getelementptr    ) [ 0000001000100000]
tmp_data_2_13         (load             ) [ 0000001111011110]
tmp_data_3_14         (load             ) [ 0000001111011110]
StgValue_106          (write            ) [ 0000000000000000]
StgValue_107          (write            ) [ 0000000000000000]
StgValue_108          (write            ) [ 0000000000000000]
StgValue_109          (write            ) [ 0000000000000000]
StgValue_110          (write            ) [ 0000000000000000]
StgValue_111          (write            ) [ 0000000000000000]
tmp_i_i               (specregionbegin  ) [ 0000000000000000]
StgValue_113          (specpipeline     ) [ 0000000000000000]
StgValue_114          (write            ) [ 0000000000000000]
StgValue_115          (write            ) [ 0000000000000000]
empty_15              (specregionend    ) [ 0000000000000000]
StgValue_117          (br               ) [ 0011111111111111]
StgValue_118          (br               ) [ 0111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="voltagesBackup">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="voltagesBackup"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="simConfig_rowsToSimulate_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="simConfig_rowsToSimulate_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="simConfig_BLOCK_NUMBERS_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="simConfig_BLOCK_NUMBERS_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Vi_idx_V_data_V_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Vi_idx_V_data_V_0"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="Vi_idx_V_data_V_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Vi_idx_V_data_V_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="Vi_idx_V_data_V_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Vi_idx_V_data_V_2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="Vi_idx_V_data_V_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Vi_idx_V_data_V_3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="fixedData_V_data">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fixedData_V_data"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="fixedData_V_tlast_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fixedData_V_tlast_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="Vj_idx_V_data_V_0">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Vj_idx_V_data_V_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="Vj_idx_V_data_V_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Vj_idx_V_data_V_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="Vj_idx_V_data_V_2">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Vj_idx_V_data_V_2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="Vj_idx_V_data_V_3">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Vj_idx_V_data_V_3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="processedData_V_data">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="processedData_V_data"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="processedData_V_data_1">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="processedData_V_data_1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="processedData_V_data_2">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="processedData_V_data_2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="processedData_V_data_3">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="processedData_V_data_3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i27P"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str423"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str524"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i27P.i27P.i27P.i27P"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.floatP.i1P"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.floatP.floatP.floatP.floatP"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str322"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="simConfig_BLOCK_NUMB_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="27" slack="0"/>
<pin id="92" dir="0" index="1" bw="27" slack="0"/>
<pin id="93" dir="1" index="2" bw="27" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="simConfig_BLOCK_NUMB/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="simConfig_rowsToSimu_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="27" slack="0"/>
<pin id="98" dir="0" index="1" bw="27" slack="0"/>
<pin id="99" dir="1" index="2" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="simConfig_rowsToSimu/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="empty_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="108" slack="0"/>
<pin id="104" dir="0" index="1" bw="27" slack="0"/>
<pin id="105" dir="0" index="2" bw="27" slack="0"/>
<pin id="106" dir="0" index="3" bw="27" slack="0"/>
<pin id="107" dir="0" index="4" bw="27" slack="0"/>
<pin id="108" dir="1" index="5" bw="108" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="empty_11_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="108" slack="0"/>
<pin id="116" dir="0" index="1" bw="27" slack="0"/>
<pin id="117" dir="0" index="2" bw="27" slack="0"/>
<pin id="118" dir="0" index="3" bw="27" slack="0"/>
<pin id="119" dir="0" index="4" bw="27" slack="0"/>
<pin id="120" dir="1" index="5" bw="108" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_11/7 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_write_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="0" index="2" bw="1" slack="0"/>
<pin id="130" dir="0" index="3" bw="32" slack="7"/>
<pin id="131" dir="0" index="4" bw="1" slack="0"/>
<pin id="132" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_106/11 StgValue_108/12 StgValue_110/13 StgValue_114/14 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_write_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="0" slack="0"/>
<pin id="139" dir="0" index="1" bw="32" slack="0"/>
<pin id="140" dir="0" index="2" bw="32" slack="0"/>
<pin id="141" dir="0" index="3" bw="32" slack="0"/>
<pin id="142" dir="0" index="4" bw="32" slack="0"/>
<pin id="143" dir="0" index="5" bw="32" slack="2"/>
<pin id="144" dir="0" index="6" bw="32" slack="2"/>
<pin id="145" dir="0" index="7" bw="32" slack="1"/>
<pin id="146" dir="0" index="8" bw="32" slack="1"/>
<pin id="147" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_107/11 StgValue_109/12 StgValue_111/13 StgValue_115/14 "/>
</bind>
</comp>

<comp id="153" class="1004" name="voltagesBackup_addr_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="27" slack="0"/>
<pin id="157" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="voltagesBackup_addr/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_access_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="14" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="0" slack="0"/>
<pin id="173" dir="0" index="4" bw="14" slack="2147483647"/>
<pin id="174" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="175" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="3" bw="32" slack="1"/>
<pin id="176" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_data/3 tmp_data_1/3 tmp_data_2/4 tmp_data_3/4 tmp_data_0/8 tmp_data_1_12/8 tmp_data_2_13/9 tmp_data_3_14/9 "/>
</bind>
</comp>

<comp id="166" class="1004" name="voltagesBackup_addr_1_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="27" slack="0"/>
<pin id="170" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="voltagesBackup_addr_1/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="voltagesBackup_addr_2_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="27" slack="0"/>
<pin id="182" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="voltagesBackup_addr_2/4 "/>
</bind>
</comp>

<comp id="186" class="1004" name="voltagesBackup_addr_3_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="27" slack="0"/>
<pin id="190" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="voltagesBackup_addr_3/4 "/>
</bind>
</comp>

<comp id="194" class="1004" name="voltagesBackup_addr_4_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="27" slack="0"/>
<pin id="198" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="voltagesBackup_addr_4/8 "/>
</bind>
</comp>

<comp id="202" class="1004" name="voltagesBackup_addr_5_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="27" slack="0"/>
<pin id="206" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="voltagesBackup_addr_5/8 "/>
</bind>
</comp>

<comp id="210" class="1004" name="voltagesBackup_addr_6_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="27" slack="0"/>
<pin id="214" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="voltagesBackup_addr_6/9 "/>
</bind>
</comp>

<comp id="218" class="1004" name="voltagesBackup_addr_7_gep_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="27" slack="0"/>
<pin id="222" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="voltagesBackup_addr_7/9 "/>
</bind>
</comp>

<comp id="226" class="1005" name="t_V_1_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="12" slack="1"/>
<pin id="228" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="t_V_1 (phireg) "/>
</bind>
</comp>

<comp id="230" class="1004" name="t_V_1_phi_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="1"/>
<pin id="232" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="233" dir="0" index="2" bw="12" slack="0"/>
<pin id="234" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="235" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_1/2 "/>
</bind>
</comp>

<comp id="237" class="1005" name="t_V_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="26" slack="1"/>
<pin id="239" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="241" class="1004" name="t_V_phi_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="26" slack="0"/>
<pin id="243" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="244" dir="0" index="2" bw="1" slack="1"/>
<pin id="245" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/6 "/>
</bind>
</comp>

<comp id="248" class="1004" name="t_V_1_cast_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="12" slack="0"/>
<pin id="250" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="t_V_1_cast/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="tmp_3_i_i_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="12" slack="0"/>
<pin id="254" dir="0" index="1" bw="27" slack="1"/>
<pin id="255" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3_i_i/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="i_V_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="12" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="tmp_data_0_V_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="108" slack="0"/>
<pin id="265" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_0_V/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="tmp_data_1_V_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="108" slack="0"/>
<pin id="269" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_1_V/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="tmp_data_2_V_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="108" slack="0"/>
<pin id="273" dir="1" index="1" bw="27" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_2_V/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="tmp_data_3_V_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="108" slack="0"/>
<pin id="277" dir="1" index="1" bw="27" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_3_V/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="tmp_5_i_i_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="27" slack="1"/>
<pin id="281" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_i_i/3 "/>
</bind>
</comp>

<comp id="283" class="1004" name="tmp_6_i_i_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="27" slack="1"/>
<pin id="285" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_i_i/3 "/>
</bind>
</comp>

<comp id="287" class="1004" name="tmp_7_i_i_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="27" slack="2"/>
<pin id="289" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_i_i/4 "/>
</bind>
</comp>

<comp id="291" class="1004" name="tmp_8_i_i_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="27" slack="2"/>
<pin id="293" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_i_i/4 "/>
</bind>
</comp>

<comp id="295" class="1004" name="t_V_cast_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="26" slack="0"/>
<pin id="297" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="t_V_cast/6 "/>
</bind>
</comp>

<comp id="299" class="1004" name="tmp_9_i_i_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="26" slack="0"/>
<pin id="301" dir="0" index="1" bw="27" slack="5"/>
<pin id="302" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9_i_i/6 "/>
</bind>
</comp>

<comp id="304" class="1004" name="j_V_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="26" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/6 "/>
</bind>
</comp>

<comp id="310" class="1004" name="tmp_data_0_V_1_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="108" slack="0"/>
<pin id="312" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_0_V_1/7 "/>
</bind>
</comp>

<comp id="314" class="1004" name="tmp_data_1_V_1_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="108" slack="0"/>
<pin id="316" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_1_V_1/7 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_data_2_V_1_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="108" slack="0"/>
<pin id="320" dir="1" index="1" bw="27" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_2_V_1/7 "/>
</bind>
</comp>

<comp id="322" class="1004" name="tmp_data_3_V_1_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="108" slack="0"/>
<pin id="324" dir="1" index="1" bw="27" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_3_V_1/7 "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp_13_i_i_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="27" slack="1"/>
<pin id="328" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_13_i_i/8 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp_13_1_i_i_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="27" slack="1"/>
<pin id="332" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_13_1_i_i/8 "/>
</bind>
</comp>

<comp id="334" class="1004" name="tmp_13_2_i_i_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="27" slack="2"/>
<pin id="336" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_13_2_i_i/9 "/>
</bind>
</comp>

<comp id="338" class="1004" name="tmp_13_3_i_i_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="27" slack="2"/>
<pin id="340" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_13_3_i_i/9 "/>
</bind>
</comp>

<comp id="342" class="1005" name="simConfig_BLOCK_NUMB_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="27" slack="5"/>
<pin id="344" dir="1" index="1" bw="27" slack="5"/>
</pin_list>
<bind>
<opset="simConfig_BLOCK_NUMB "/>
</bind>
</comp>

<comp id="347" class="1005" name="simConfig_rowsToSimu_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="27" slack="1"/>
<pin id="349" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="simConfig_rowsToSimu "/>
</bind>
</comp>

<comp id="355" class="1005" name="i_V_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="12" slack="0"/>
<pin id="357" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="360" class="1005" name="tmp_data_0_V_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="27" slack="1"/>
<pin id="362" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_0_V "/>
</bind>
</comp>

<comp id="365" class="1005" name="tmp_data_1_V_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="27" slack="1"/>
<pin id="367" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_1_V "/>
</bind>
</comp>

<comp id="370" class="1005" name="tmp_data_2_V_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="27" slack="2"/>
<pin id="372" dir="1" index="1" bw="27" slack="2"/>
</pin_list>
<bind>
<opset="tmp_data_2_V "/>
</bind>
</comp>

<comp id="375" class="1005" name="tmp_data_3_V_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="27" slack="2"/>
<pin id="377" dir="1" index="1" bw="27" slack="2"/>
</pin_list>
<bind>
<opset="tmp_data_3_V "/>
</bind>
</comp>

<comp id="380" class="1005" name="voltagesBackup_addr_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="14" slack="1"/>
<pin id="382" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="voltagesBackup_addr "/>
</bind>
</comp>

<comp id="385" class="1005" name="voltagesBackup_addr_1_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="14" slack="1"/>
<pin id="387" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="voltagesBackup_addr_1 "/>
</bind>
</comp>

<comp id="390" class="1005" name="tmp_data_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="7"/>
<pin id="392" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="tmp_data "/>
</bind>
</comp>

<comp id="395" class="1005" name="tmp_data_1_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="8"/>
<pin id="397" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="tmp_data_1 "/>
</bind>
</comp>

<comp id="400" class="1005" name="voltagesBackup_addr_2_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="14" slack="1"/>
<pin id="402" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="voltagesBackup_addr_2 "/>
</bind>
</comp>

<comp id="405" class="1005" name="voltagesBackup_addr_3_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="14" slack="1"/>
<pin id="407" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="voltagesBackup_addr_3 "/>
</bind>
</comp>

<comp id="410" class="1005" name="tmp_data_2_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="8"/>
<pin id="412" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="tmp_data_2 "/>
</bind>
</comp>

<comp id="415" class="1005" name="tmp_data_3_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="9"/>
<pin id="417" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="tmp_data_3 "/>
</bind>
</comp>

<comp id="420" class="1005" name="tmp_9_i_i_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="1"/>
<pin id="422" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_9_i_i "/>
</bind>
</comp>

<comp id="424" class="1005" name="j_V_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="26" slack="0"/>
<pin id="426" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="429" class="1005" name="tmp_data_0_V_1_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="27" slack="1"/>
<pin id="431" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_0_V_1 "/>
</bind>
</comp>

<comp id="434" class="1005" name="tmp_data_1_V_1_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="27" slack="1"/>
<pin id="436" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_1_V_1 "/>
</bind>
</comp>

<comp id="439" class="1005" name="tmp_data_2_V_1_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="27" slack="2"/>
<pin id="441" dir="1" index="1" bw="27" slack="2"/>
</pin_list>
<bind>
<opset="tmp_data_2_V_1 "/>
</bind>
</comp>

<comp id="444" class="1005" name="tmp_data_3_V_1_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="27" slack="2"/>
<pin id="446" dir="1" index="1" bw="27" slack="2"/>
</pin_list>
<bind>
<opset="tmp_data_3_V_1 "/>
</bind>
</comp>

<comp id="449" class="1005" name="voltagesBackup_addr_4_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="14" slack="1"/>
<pin id="451" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="voltagesBackup_addr_4 "/>
</bind>
</comp>

<comp id="454" class="1005" name="voltagesBackup_addr_5_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="14" slack="1"/>
<pin id="456" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="voltagesBackup_addr_5 "/>
</bind>
</comp>

<comp id="459" class="1005" name="tmp_data_0_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="32" slack="2"/>
<pin id="461" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_data_0 "/>
</bind>
</comp>

<comp id="464" class="1005" name="tmp_data_1_12_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="2"/>
<pin id="466" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_data_1_12 "/>
</bind>
</comp>

<comp id="469" class="1005" name="voltagesBackup_addr_6_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="14" slack="1"/>
<pin id="471" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="voltagesBackup_addr_6 "/>
</bind>
</comp>

<comp id="474" class="1005" name="voltagesBackup_addr_7_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="14" slack="1"/>
<pin id="476" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="voltagesBackup_addr_7 "/>
</bind>
</comp>

<comp id="479" class="1005" name="tmp_data_2_13_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="32" slack="1"/>
<pin id="481" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_2_13 "/>
</bind>
</comp>

<comp id="484" class="1005" name="tmp_data_3_14_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="32" slack="1"/>
<pin id="486" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_3_14 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="94"><net_src comp="48" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="48" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="109"><net_src comp="68" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="110"><net_src comp="6" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="111"><net_src comp="8" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="112"><net_src comp="10" pin="0"/><net_sink comp="102" pin=3"/></net>

<net id="113"><net_src comp="12" pin="0"/><net_sink comp="102" pin=4"/></net>

<net id="121"><net_src comp="68" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="18" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="123"><net_src comp="20" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="124"><net_src comp="22" pin="0"/><net_sink comp="114" pin=3"/></net>

<net id="125"><net_src comp="24" pin="0"/><net_sink comp="114" pin=4"/></net>

<net id="133"><net_src comp="74" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="134"><net_src comp="14" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="135"><net_src comp="16" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="136"><net_src comp="76" pin="0"/><net_sink comp="126" pin=4"/></net>

<net id="148"><net_src comp="78" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="149"><net_src comp="26" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="150"><net_src comp="28" pin="0"/><net_sink comp="137" pin=2"/></net>

<net id="151"><net_src comp="30" pin="0"/><net_sink comp="137" pin=3"/></net>

<net id="152"><net_src comp="32" pin="0"/><net_sink comp="137" pin=4"/></net>

<net id="158"><net_src comp="0" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="62" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="165"><net_src comp="153" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="171"><net_src comp="0" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="62" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="177"><net_src comp="166" pin="3"/><net_sink comp="160" pin=2"/></net>

<net id="183"><net_src comp="0" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="62" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="185"><net_src comp="178" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="191"><net_src comp="0" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="62" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="193"><net_src comp="186" pin="3"/><net_sink comp="160" pin=2"/></net>

<net id="199"><net_src comp="0" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="62" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="201"><net_src comp="194" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="207"><net_src comp="0" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="62" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="209"><net_src comp="202" pin="3"/><net_sink comp="160" pin=2"/></net>

<net id="215"><net_src comp="0" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="62" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="217"><net_src comp="210" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="223"><net_src comp="0" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="62" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="225"><net_src comp="218" pin="3"/><net_sink comp="160" pin=2"/></net>

<net id="229"><net_src comp="58" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="236"><net_src comp="226" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="240"><net_src comp="70" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="247"><net_src comp="237" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="251"><net_src comp="230" pin="4"/><net_sink comp="248" pin=0"/></net>

<net id="256"><net_src comp="248" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="261"><net_src comp="230" pin="4"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="66" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="266"><net_src comp="102" pin="5"/><net_sink comp="263" pin=0"/></net>

<net id="270"><net_src comp="102" pin="5"/><net_sink comp="267" pin=0"/></net>

<net id="274"><net_src comp="102" pin="5"/><net_sink comp="271" pin=0"/></net>

<net id="278"><net_src comp="102" pin="5"/><net_sink comp="275" pin=0"/></net>

<net id="282"><net_src comp="279" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="286"><net_src comp="283" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="290"><net_src comp="287" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="294"><net_src comp="291" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="298"><net_src comp="241" pin="4"/><net_sink comp="295" pin=0"/></net>

<net id="303"><net_src comp="295" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="308"><net_src comp="241" pin="4"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="72" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="313"><net_src comp="114" pin="5"/><net_sink comp="310" pin=0"/></net>

<net id="317"><net_src comp="114" pin="5"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="114" pin="5"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="114" pin="5"/><net_sink comp="322" pin=0"/></net>

<net id="329"><net_src comp="326" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="333"><net_src comp="330" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="337"><net_src comp="334" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="341"><net_src comp="338" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="345"><net_src comp="90" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="350"><net_src comp="96" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="358"><net_src comp="257" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="363"><net_src comp="263" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="368"><net_src comp="267" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="373"><net_src comp="271" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="378"><net_src comp="275" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="383"><net_src comp="153" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="388"><net_src comp="166" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="393"><net_src comp="160" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="126" pin=3"/></net>

<net id="398"><net_src comp="160" pin="7"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="126" pin=3"/></net>

<net id="403"><net_src comp="178" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="408"><net_src comp="186" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="413"><net_src comp="160" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="126" pin=3"/></net>

<net id="418"><net_src comp="160" pin="7"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="126" pin=3"/></net>

<net id="423"><net_src comp="299" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="427"><net_src comp="304" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="432"><net_src comp="310" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="437"><net_src comp="314" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="442"><net_src comp="318" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="447"><net_src comp="322" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="452"><net_src comp="194" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="457"><net_src comp="202" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="462"><net_src comp="160" pin="3"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="137" pin=5"/></net>

<net id="467"><net_src comp="160" pin="7"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="137" pin=6"/></net>

<net id="472"><net_src comp="210" pin="3"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="477"><net_src comp="218" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="482"><net_src comp="160" pin="3"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="137" pin=7"/></net>

<net id="487"><net_src comp="160" pin="7"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="137" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fixedData_V_data | {11 12 13 14 }
	Port: fixedData_V_tlast_V | {11 12 13 14 }
	Port: processedData_V_data | {11 12 13 14 }
	Port: processedData_V_data_1 | {11 12 13 14 }
	Port: processedData_V_data_2 | {11 12 13 14 }
	Port: processedData_V_data_3 | {11 12 13 14 }
 - Input state : 
	Port: writeV2calc : voltagesBackup | {3 4 5 8 9 10 }
	Port: writeV2calc : simConfig_rowsToSimulate_V | {1 }
	Port: writeV2calc : simConfig_BLOCK_NUMBERS_V | {1 }
	Port: writeV2calc : Vi_idx_V_data_V_0 | {2 }
	Port: writeV2calc : Vi_idx_V_data_V_1 | {2 }
	Port: writeV2calc : Vi_idx_V_data_V_2 | {2 }
	Port: writeV2calc : Vi_idx_V_data_V_3 | {2 }
	Port: writeV2calc : Vj_idx_V_data_V_0 | {7 }
	Port: writeV2calc : Vj_idx_V_data_V_1 | {7 }
	Port: writeV2calc : Vj_idx_V_data_V_2 | {7 }
	Port: writeV2calc : Vj_idx_V_data_V_3 | {7 }
  - Chain level:
	State 1
	State 2
		t_V_1_cast : 1
		tmp_3_i_i : 2
		i_V : 1
		StgValue_55 : 3
	State 3
		voltagesBackup_addr : 1
		tmp_data : 2
		voltagesBackup_addr_1 : 1
		tmp_data_1 : 2
	State 4
		voltagesBackup_addr_2 : 1
		tmp_data_2 : 2
		voltagesBackup_addr_3 : 1
		tmp_data_3 : 2
	State 5
	State 6
		t_V_cast : 1
		tmp_9_i_i : 2
		j_V : 1
		StgValue_84 : 3
	State 7
	State 8
		voltagesBackup_addr_4 : 1
		tmp_data_0 : 2
		voltagesBackup_addr_5 : 1
		tmp_data_1_12 : 2
	State 9
		voltagesBackup_addr_6 : 1
		tmp_data_2_13 : 2
		voltagesBackup_addr_7 : 1
		tmp_data_3_14 : 2
	State 10
	State 11
	State 12
	State 13
	State 14
		empty_15 : 1
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|    add   |            i_V_fu_257           |    0    |    12   |
|          |            j_V_fu_304           |    0    |    33   |
|----------|---------------------------------|---------|---------|
|   icmp   |         tmp_3_i_i_fu_252        |    0    |    18   |
|          |         tmp_9_i_i_fu_299        |    0    |    18   |
|----------|---------------------------------|---------|---------|
|          | simConfig_BLOCK_NUMB_read_fu_90 |    0    |    0    |
|   read   | simConfig_rowsToSimu_read_fu_96 |    0    |    0    |
|          |        empty_read_fu_102        |    0    |    0    |
|          |       empty_11_read_fu_114      |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   write  |         grp_write_fu_126        |    0    |    0    |
|          |         grp_write_fu_137        |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |        t_V_1_cast_fu_248        |    0    |    0    |
|          |         tmp_5_i_i_fu_279        |    0    |    0    |
|          |         tmp_6_i_i_fu_283        |    0    |    0    |
|          |         tmp_7_i_i_fu_287        |    0    |    0    |
|   zext   |         tmp_8_i_i_fu_291        |    0    |    0    |
|          |         t_V_cast_fu_295         |    0    |    0    |
|          |        tmp_13_i_i_fu_326        |    0    |    0    |
|          |       tmp_13_1_i_i_fu_330       |    0    |    0    |
|          |       tmp_13_2_i_i_fu_334       |    0    |    0    |
|          |       tmp_13_3_i_i_fu_338       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |       tmp_data_0_V_fu_263       |    0    |    0    |
|          |       tmp_data_1_V_fu_267       |    0    |    0    |
|          |       tmp_data_2_V_fu_271       |    0    |    0    |
|extractvalue|       tmp_data_3_V_fu_275       |    0    |    0    |
|          |      tmp_data_0_V_1_fu_310      |    0    |    0    |
|          |      tmp_data_1_V_1_fu_314      |    0    |    0    |
|          |      tmp_data_2_V_1_fu_318      |    0    |    0    |
|          |      tmp_data_3_V_1_fu_322      |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |    0    |    81   |
|----------|---------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|         i_V_reg_355         |   12   |
|         j_V_reg_424         |   26   |
| simConfig_BLOCK_NUMB_reg_342|   27   |
| simConfig_rowsToSimu_reg_347|   27   |
|        t_V_1_reg_226        |   12   |
|         t_V_reg_237         |   26   |
|      tmp_9_i_i_reg_420      |    1   |
|    tmp_data_0_V_1_reg_429   |   27   |
|     tmp_data_0_V_reg_360    |   27   |
|      tmp_data_0_reg_459     |   32   |
|    tmp_data_1_12_reg_464    |   32   |
|    tmp_data_1_V_1_reg_434   |   27   |
|     tmp_data_1_V_reg_365    |   27   |
|      tmp_data_1_reg_395     |   32   |
|    tmp_data_2_13_reg_479    |   32   |
|    tmp_data_2_V_1_reg_439   |   27   |
|     tmp_data_2_V_reg_370    |   27   |
|      tmp_data_2_reg_410     |   32   |
|    tmp_data_3_14_reg_484    |   32   |
|    tmp_data_3_V_1_reg_444   |   27   |
|     tmp_data_3_V_reg_375    |   27   |
|      tmp_data_3_reg_415     |   32   |
|       tmp_data_reg_390      |   32   |
|voltagesBackup_addr_1_reg_385|   14   |
|voltagesBackup_addr_2_reg_400|   14   |
|voltagesBackup_addr_3_reg_405|   14   |
|voltagesBackup_addr_4_reg_449|   14   |
|voltagesBackup_addr_5_reg_454|   14   |
|voltagesBackup_addr_6_reg_469|   14   |
|voltagesBackup_addr_7_reg_474|   14   |
| voltagesBackup_addr_reg_380 |   14   |
+-----------------------------+--------+
|            Total            |   715  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_126 |  p3  |   4  |  32  |   128  ||    21   |
| grp_access_fu_160 |  p0  |   8  |  14  |   112  ||    41   |
| grp_access_fu_160 |  p2  |   8  |   0  |    0   ||    41   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   240  ||  5.8633 ||   103   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   81   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    5   |    -   |   103  |
|  Register |    -   |   715  |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |   715  |   184  |
+-----------+--------+--------+--------+
