{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696916075612 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696916075613 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 10 11:04:35 2023 " "Processing started: Tue Oct 10 11:04:35 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696916075613 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696916075613 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bcd_excess -c bcd_excess " "Command: quartus_map --read_settings_files=on --write_settings_files=off bcd_excess -c bcd_excess" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696916075613 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1696916076121 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1696916076122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_excess.v 2 2 " "Found 2 design units, including 2 entities, in source file bcd_excess.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_excess3 " "Found entity 1: bcd_excess3" {  } { { "bcd_excess.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/bcd_excess/bcd_excess.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696916085395 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux21 " "Found entity 2: mux21" {  } { { "bcd_excess.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/bcd_excess/bcd_excess.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696916085395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696916085395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_excess3_test.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_excess3_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_excess3_test " "Found entity 1: bcd_excess3_test" {  } { { "bcd_excess3_test.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/bcd_excess/bcd_excess3_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696916085397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696916085397 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a0bar bcd_excess.v(7) " "Verilog HDL Implicit Net warning at bcd_excess.v(7): created implicit net for \"a0bar\"" {  } { { "bcd_excess.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/bcd_excess/bcd_excess.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696916085398 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a1bar bcd_excess.v(8) " "Verilog HDL Implicit Net warning at bcd_excess.v(8): created implicit net for \"a1bar\"" {  } { { "bcd_excess.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/bcd_excess/bcd_excess.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696916085398 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a2bar bcd_excess.v(9) " "Verilog HDL Implicit Net warning at bcd_excess.v(9): created implicit net for \"a2bar\"" {  } { { "bcd_excess.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/bcd_excess/bcd_excess.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696916085398 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a0a1 bcd_excess.v(13) " "Verilog HDL Implicit Net warning at bcd_excess.v(13): created implicit net for \"a0a1\"" {  } { { "bcd_excess.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/bcd_excess/bcd_excess.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696916085398 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "aa01 bcd_excess.v(14) " "Verilog HDL Implicit Net warning at bcd_excess.v(14): created implicit net for \"aa01\"" {  } { { "bcd_excess.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/bcd_excess/bcd_excess.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696916085398 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p bcd_excess.v(17) " "Verilog HDL Implicit Net warning at bcd_excess.v(17): created implicit net for \"p\"" {  } { { "bcd_excess.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/bcd_excess/bcd_excess.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696916085398 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "q bcd_excess.v(18) " "Verilog HDL Implicit Net warning at bcd_excess.v(18): created implicit net for \"q\"" {  } { { "bcd_excess.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/bcd_excess/bcd_excess.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696916085398 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r bcd_excess.v(19) " "Verilog HDL Implicit Net warning at bcd_excess.v(19): created implicit net for \"r\"" {  } { { "bcd_excess.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/bcd_excess/bcd_excess.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696916085398 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s bcd_excess.v(22) " "Verilog HDL Implicit Net warning at bcd_excess.v(22): created implicit net for \"s\"" {  } { { "bcd_excess.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/bcd_excess/bcd_excess.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696916085398 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "bcd_excess " "Top-level design entity \"bcd_excess\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1696916085460 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 10 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4719 " "Peak virtual memory: 4719 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696916085538 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 10 11:04:45 2023 " "Processing ended: Tue Oct 10 11:04:45 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696916085538 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696916085538 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696916085538 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1696916085538 ""}
