INFO: [VRFC 10-2263] Analyzing Verilog file "S:/digital system design/assignmnet_1/LabB-codes/eq1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eq1
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/digital system design/assignmnet_1/LabB-codes/eq2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eq2
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/digital system design/assignmnet_1/assignment_1.srcs/sources_1/new/eq6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eq6
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/digital system design/Lab_E/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/digital system design/assignmnet_1/assignment_1.srcs/sources_1/new/fxn_function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxn_function
INFO: [VRFC 10-2458] undeclared symbol overflow, assumed default net type wire [S:/digital system design/assignmnet_1/assignment_1.srcs/sources_1/new/fxn_function.v:34]
INFO: [VRFC 10-2458] undeclared symbol c_out, assumed default net type wire [S:/digital system design/assignmnet_1/assignment_1.srcs/sources_1/new/fxn_function.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/digital system design/assignmnet_1/assignment_1.srcs/sources_1/new/greater2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module greater2
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/digital system design/assignmnet_1/assignment_1.srcs/sources_1/new/invert.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module invert
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/digital system design/Lab_E/Lab_E.srcs/sources_1/new/six_bit_ripple_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module six_bit_ripple_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/digital system design/assignmnet_1/assignment_1.srcs/sources_1/new/six_xnor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module six_xnor
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/digital system design/assignmnet_1/assignment_1.srcs/sim_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
