/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [2:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [17:0] celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire celloutsig_0_2z;
  wire [3:0] celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [2:0] celloutsig_1_11z;
  wire [7:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [15:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [2:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [12:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[71] & in_data[63]);
  assign celloutsig_0_10z = ~(celloutsig_0_1z & celloutsig_0_9z);
  assign celloutsig_0_12z = ~(in_data[93] & celloutsig_0_11z);
  assign celloutsig_0_1z = ~(in_data[19] & in_data[45]);
  assign celloutsig_1_6z = ~(celloutsig_1_1z[9] & celloutsig_1_4z);
  assign celloutsig_1_0z = in_data[140] ^ in_data[161];
  assign celloutsig_1_9z = { celloutsig_1_1z[11:10], celloutsig_1_7z } + in_data[110:108];
  reg [2:0] _09_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _09_ <= 3'h0;
    else _09_ <= { in_data[65:64], celloutsig_0_0z };
  assign { _01_[2:1], _00_ } = _09_;
  reg [3:0] _10_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _10_ <= 4'h0;
    else _10_ <= { celloutsig_1_17z, celloutsig_1_4z };
  assign out_data[99:96] = _10_;
  reg [3:0] _11_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _11_ <= 4'h0;
    else _11_ <= celloutsig_0_13z[3:0];
  assign out_data[35:32] = _11_;
  assign celloutsig_0_11z = { in_data[7:1], celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_9z } == { _01_[2:1], celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_7z };
  assign celloutsig_1_5z = { celloutsig_1_1z, celloutsig_1_4z } == { in_data[149:137], celloutsig_1_2z };
  assign celloutsig_1_7z = { in_data[128:118], celloutsig_1_2z } === { in_data[175:168], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_3z };
  assign celloutsig_1_18z = { celloutsig_1_9z[1:0], celloutsig_1_11z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_4z } >= { celloutsig_1_9z[1], celloutsig_1_15z, celloutsig_1_5z, celloutsig_1_13z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_8z };
  assign celloutsig_0_2z = in_data[61:43] >= { in_data[57:44], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_7z = { celloutsig_0_5z[2:1], celloutsig_0_6z } > celloutsig_0_5z;
  assign celloutsig_1_8z = { in_data[177:161], celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_1z } > { in_data[126:104], celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_6z };
  assign celloutsig_1_13z = ! { celloutsig_1_7z, celloutsig_1_12z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_11z };
  assign celloutsig_1_15z = ! { celloutsig_1_14z[13:2], celloutsig_1_12z, celloutsig_1_0z, celloutsig_1_13z, celloutsig_1_11z };
  assign celloutsig_0_17z = { celloutsig_0_4z[1:0], _01_[2:1], _00_, celloutsig_0_6z, celloutsig_0_6z, _01_[2:1], _00_, celloutsig_0_13z } || { celloutsig_0_14z[3:2], celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_9z };
  assign celloutsig_1_10z = { celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_9z } || { in_data[162], celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_6z };
  assign celloutsig_1_17z = celloutsig_1_12z[7:5] * celloutsig_1_9z;
  assign celloutsig_0_4z = { in_data[54], _01_[2:1], _00_ } * { celloutsig_0_2z, _01_[2:1], _00_ };
  assign celloutsig_1_1z = in_data[148:136] * { in_data[155:144], celloutsig_1_0z };
  assign celloutsig_1_11z = celloutsig_1_7z ? { celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_3z } : { celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_0_6z = celloutsig_0_4z[3] & in_data[92];
  assign celloutsig_1_3z = | { celloutsig_1_2z, in_data[145:138] };
  assign celloutsig_0_22z = ~^ { celloutsig_0_14z[1:0], celloutsig_0_17z, celloutsig_0_8z, celloutsig_0_17z, celloutsig_0_2z };
  assign celloutsig_1_2z = ~^ { celloutsig_1_1z[9:0], celloutsig_1_0z };
  assign celloutsig_1_4z = ~^ { in_data[143:142], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_8z = ^ { _01_[2:1], celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_1z };
  assign celloutsig_0_9z = ^ celloutsig_0_4z;
  assign celloutsig_1_12z = celloutsig_1_1z[11:4] >> { celloutsig_1_11z[1:0], celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_11z, celloutsig_1_8z };
  assign celloutsig_0_5z = { celloutsig_0_4z[2:1], celloutsig_0_1z } >> { _01_[2:1], _00_ };
  assign celloutsig_0_13z = { in_data[24:15], celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_1z, _01_[2:1], _00_ } >> { celloutsig_0_5z[2:1], celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_0z, _01_[2:1], _00_, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_7z };
  assign celloutsig_0_14z = { celloutsig_0_4z[3:2], celloutsig_0_6z, celloutsig_0_2z } >> { celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_0z };
  assign celloutsig_1_14z = { celloutsig_1_1z[10:0], celloutsig_1_13z, celloutsig_1_10z, celloutsig_1_13z, celloutsig_1_3z, celloutsig_1_13z } - { in_data[163:154], celloutsig_1_11z, celloutsig_1_9z };
  assign _01_[0] = _00_;
  assign { out_data[128], out_data[0] } = { celloutsig_1_18z, celloutsig_0_22z };
endmodule
