// Copyright (C) 2019  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition"

// DATE "05/14/2023 21:10:57"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module drone (
	mess_input,
	received,
	init,
	rst,
	clk,
	ena,
	mess_out,
	mess_rdy,
	key,
	key_rdy);
input 	[7:0] mess_input;
input 	received;
input 	init;
input 	rst;
input 	clk;
input 	ena;
output 	[15:0] mess_out;
output 	mess_rdy;
output 	[7:0] key;
output 	key_rdy;

// Design Ports Information
// mess_out[0]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mess_out[1]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mess_out[2]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mess_out[3]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mess_out[4]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mess_out[5]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mess_out[6]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mess_out[7]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mess_out[8]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mess_out[9]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mess_out[10]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mess_out[11]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mess_out[12]	=>  Location: PIN_AC10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mess_out[13]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mess_out[14]	=>  Location: PIN_E5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mess_out[15]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mess_rdy	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key[0]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key[1]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key[2]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key[3]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key[4]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key[5]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key[6]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key[7]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key_rdy	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ena	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// init	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// received	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mess_input[7]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mess_input[6]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mess_input[5]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mess_input[4]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mess_input[3]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mess_input[2]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mess_input[1]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mess_input[0]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \modularPowering_inst|Mult0|auto_generated|mac_out2~0 ;
wire \modularPowering_inst|Mult0|auto_generated|mac_out2~1 ;
wire \modularPowering_inst|Mult1|auto_generated|mac_out2~dataout ;
wire \modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT1 ;
wire \modularPowering_inst|Mult1|auto_generated|mac_out2~0 ;
wire \modularPowering_inst|Mult1|auto_generated|mac_out2~1 ;
wire \mess_out[0]~output_o ;
wire \mess_out[1]~output_o ;
wire \mess_out[2]~output_o ;
wire \mess_out[3]~output_o ;
wire \mess_out[4]~output_o ;
wire \mess_out[5]~output_o ;
wire \mess_out[6]~output_o ;
wire \mess_out[7]~output_o ;
wire \mess_out[8]~output_o ;
wire \mess_out[9]~output_o ;
wire \mess_out[10]~output_o ;
wire \mess_out[11]~output_o ;
wire \mess_out[12]~output_o ;
wire \mess_out[13]~output_o ;
wire \mess_out[14]~output_o ;
wire \mess_out[15]~output_o ;
wire \mess_rdy~output_o ;
wire \key[0]~output_o ;
wire \key[1]~output_o ;
wire \key[2]~output_o ;
wire \key[3]~output_o ;
wire \key[4]~output_o ;
wire \key[5]~output_o ;
wire \key[6]~output_o ;
wire \key[7]~output_o ;
wire \key_rdy~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \modularPowering_inst|state_next~0_combout ;
wire \rst~input_o ;
wire \rst~inputclkctrl_outclk ;
wire \ena~input_o ;
wire \modularPowering_inst|state_reg.check~q ;
wire \modularPowering_inst|base_reg[7]~0_combout ;
wire \modularPowering_inst|base_reg[0]~_Duplicate_3_q ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~0_combout ;
wire \modularPowering_inst|Mult1|auto_generated|mac_mult1~DATAOUT7 ;
wire \modularPowering_inst|Mult1|auto_generated|mac_mult1~DATAOUT8 ;
wire \modularPowering_inst|Mult1|auto_generated|mac_mult1~DATAOUT9 ;
wire \modularPowering_inst|Mult1|auto_generated|mac_mult1~DATAOUT10 ;
wire \modularPowering_inst|Mult1|auto_generated|mac_mult1~DATAOUT11 ;
wire \modularPowering_inst|Mult1|auto_generated|mac_mult1~DATAOUT12 ;
wire \modularPowering_inst|Mult1|auto_generated|mac_mult1~DATAOUT13 ;
wire \modularPowering_inst|Mult1|auto_generated|mac_mult1~DATAOUT14 ;
wire \modularPowering_inst|Mult1|auto_generated|mac_mult1~DATAOUT15 ;
wire \modularPowering_inst|Mult1|auto_generated|mac_mult1~0 ;
wire \modularPowering_inst|Mult1|auto_generated|mac_mult1~1 ;
wire \modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT7 ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~0_combout ;
wire \modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT15 ;
wire \modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT11 ;
wire \modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT10 ;
wire \modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT9 ;
wire \modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT8 ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~1 ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~3 ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~5 ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~7 ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~9 ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~11 ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~13 ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~14_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~15 ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~16_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[70]~177_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[70]~176_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~12_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[69]~179_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[69]~178_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[68]~180_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~8_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[67]~183_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[67]~182_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~6_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[66]~185_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[66]~184_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~4_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[65]~187_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[65]~186_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[64]~188_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~2_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[64]~189_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[63]~190_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~0_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[63]~191_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~1 ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~3 ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~5 ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~7 ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~9 ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~11 ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~13 ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~15 ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~17_cout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~18_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[72]~200_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[72]~199_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~1 ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~2_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[82]~296_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[92]~264_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[82]~207_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~0_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[81]~209_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~1 ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~3 ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~4_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[102]~269_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[92]~215_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[91]~297_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[90]~217_combout ;
wire \modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT4 ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~1 ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~3 ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~5 ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~6_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[102]~223_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[101]~270_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[100]~225_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[100]~298_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[99]~226_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~1 ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~3 ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~5 ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~7 ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~8_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[112]~231_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[112]~274_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[111]~275_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[111]~232_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~4_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[110]~233_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[109]~234_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~0_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[109]~299_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[108]~235_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[108]~236_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~1 ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~3 ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~5 ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~7 ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~9 ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~10_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~6_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[75]~293_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[85]~256_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[75]~196_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[74]~294_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~4_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[74]~197_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[73]~295_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~2_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[73]~198_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~3 ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~5 ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~7 ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~8_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[95]~261_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[85]~204_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~6_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[84]~205_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[84]~257_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~4_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[83]~206_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[83]~258_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~5 ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~7 ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~9 ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~10_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[95]~212_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~8_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[94]~213_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[94]~262_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~6_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[93]~214_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[93]~263_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~7 ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~9 ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~11 ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~12_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[105]~266_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[115]~271_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[105]~220_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~10_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[104]~221_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[103]~268_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~8_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[103]~222_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~9 ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~11 ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~13 ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~14_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[115]~228_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~12_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[114]~229_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[113]~273_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~11 ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~13 ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~15 ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~17_cout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~18_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[122]~239_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[122]~279_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~8_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[121]~240_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~6_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[120]~241_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~4_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[119]~242_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~2_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[118]~243_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[117]~244_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[117]~245_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~1 ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~3 ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~5 ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~7 ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~9 ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~10_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[132]~247_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[132]~284_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[131]~285_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~6_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[130]~249_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~4_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[129]~250_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[128]~288_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~0_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[127]~252_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~1 ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~3 ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~5 ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~7 ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~9 ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~11 ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~13 ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~14_combout ;
wire \modularPowering_inst|Selector1~2_combout ;
wire \modularPowering_inst|Selector1~0_combout ;
wire \mess_input[7]~input_o ;
wire \received~input_o ;
wire \init~input_o ;
wire \state_reg.idle~0_combout ;
wire \state_reg.idle~feeder_combout ;
wire \state_reg.idle~q ;
wire \Selector0~0_combout ;
wire \state_reg.send_mess~feeder_combout ;
wire \state_reg.send_mess~q ;
wire \state_reg.compute_key~0_combout ;
wire \state_reg.compute_key~feeder_combout ;
wire \state_reg.compute_key~q ;
wire \Selector10~0_combout ;
wire \state_reg.idle~clkctrl_outclk ;
wire \mess_input[6]~input_o ;
wire \Selector9~0_combout ;
wire \mess_input[5]~input_o ;
wire \Selector8~0_combout ;
wire \mess_input[4]~input_o ;
wire \Selector7~0_combout ;
wire \mess_input[3]~input_o ;
wire \Selector6~0_combout ;
wire \mess_input[2]~input_o ;
wire \Selector5~0_combout ;
wire \mess_input[1]~input_o ;
wire \Selector3~0_combout ;
wire \mess_input[0]~input_o ;
wire \Selector2~0_combout ;
wire \modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~1 ;
wire \modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~3 ;
wire \modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~5 ;
wire \modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~7 ;
wire \modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~9 ;
wire \modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~11 ;
wire \modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~13 ;
wire \modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~14_combout ;
wire \modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~15 ;
wire \modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~16_combout ;
wire \modularPowering_inst|Selector1~1_combout ;
wire \modularPowering_inst|Selector1~3_combout ;
wire \modularPowering_inst|Mult1|auto_generated|mac_mult1~DATAOUT6 ;
wire \modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT6 ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[81]~208_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~2_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[91]~216_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~4_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[101]~224_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~6_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[121]~280_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~8_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[131]~248_combout ;
wire \modularPowering_inst|Selector2~0_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~12_combout ;
wire \modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~12_combout ;
wire \modularPowering_inst|Selector2~1_combout ;
wire \modularPowering_inst|Selector2~2_combout ;
wire \modularPowering_inst|Mult1|auto_generated|mac_mult1~DATAOUT5 ;
wire \modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT5 ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~0_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[90]~218_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~2_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[110]~276_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[120]~281_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[130]~286_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~10_combout ;
wire \modularPowering_inst|Selector3~0_combout ;
wire \modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~10_combout ;
wire \modularPowering_inst|Selector3~1_combout ;
wire \modularPowering_inst|Selector3~2_combout ;
wire \modularPowering_inst|Mult1|auto_generated|mac_mult1~DATAOUT4 ;
wire \modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT3 ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~0_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[118]~300_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~2_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[128]~251_combout ;
wire \modularPowering_inst|Selector5~0_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~6_combout ;
wire \modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~6_combout ;
wire \modularPowering_inst|Selector5~1_combout ;
wire \modularPowering_inst|Selector5~2_combout ;
wire \modularPowering_inst|Mult1|auto_generated|mac_mult1~DATAOUT3 ;
wire \modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT2 ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~0_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[127]~301_combout ;
wire \modularPowering_inst|Selector6~0_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~4_combout ;
wire \modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~4_combout ;
wire \modularPowering_inst|Selector6~1_combout ;
wire \modularPowering_inst|Selector6~2_combout ;
wire \modularPowering_inst|Mult1|auto_generated|mac_mult1~DATAOUT2 ;
wire \modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT13 ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~10_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[68]~181_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~12_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[78]~290_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[88]~253_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[78]~193_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~10_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[77]~194_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~8_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[76]~195_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[76]~292_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~9 ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~11 ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~13 ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~14_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[88]~201_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[87]~254_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[87]~202_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~10_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[86]~203_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[86]~255_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~11 ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~13 ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~15 ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~17_cout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~18_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[104]~267_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[114]~272_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[124]~277_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~14_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[124]~237_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~10_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[123]~278_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[123]~238_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~11 ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~13 ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~15_cout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~16_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~2_combout ;
wire \modularPowering_inst|Selector7~1_combout ;
wire \modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~2_combout ;
wire \modularPowering_inst|Selector7~0_combout ;
wire \modularPowering_inst|Selector7~2_combout ;
wire \modularPowering_inst|Mult1|auto_generated|mac_mult1~DATAOUT1 ;
wire \modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT14 ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[79]~289_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~14_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[79]~192_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~15 ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~17_cout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~18_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[96]~260_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~12_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[106]~265_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[96]~211_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~13 ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~14_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[106]~219_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~15 ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~17_cout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~18_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[113]~230_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~12_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[133]~283_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~12_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[133]~246_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~15 ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~17_cout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~18_combout ;
wire \modularPowering_inst|Selector8~1_combout ;
wire \modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~0_combout ;
wire \modularPowering_inst|Selector8~0_combout ;
wire \modularPowering_inst|Selector8~2_combout ;
wire \modularPowering_inst|Mult1|auto_generated|mac_mult1~dataout ;
wire \modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT12 ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[77]~291_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~12_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[97]~259_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~14_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[97]~210_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~15 ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~17_cout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~18_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[99]~227_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~2_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[119]~282_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[129]~287_combout ;
wire \modularPowering_inst|Selector4~0_combout ;
wire \modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~8_combout ;
wire \modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~8_combout ;
wire \modularPowering_inst|Selector4~1_combout ;
wire \modularPowering_inst|Selector4~2_combout ;
wire \modularPowering_inst|base_reg[4]~_Duplicate_3_q ;
wire \modularPowering_inst|base_reg[5]~_Duplicate_3_q ;
wire \modularPowering_inst|base_reg[6]~_Duplicate_3_q ;
wire \modularPowering_inst|base_reg[7]~_Duplicate_3_q ;
wire \modularPowering_inst|Equal0~0_combout ;
wire \modularPowering_inst|base_reg[1]~_Duplicate_3_q ;
wire \modularPowering_inst|base_reg[2]~_Duplicate_3_q ;
wire \modularPowering_inst|base_reg[3]~_Duplicate_3_q ;
wire \modularPowering_inst|Equal0~1_combout ;
wire \modularPowering_inst|state_next.operations~2_combout ;
wire \modularPowering_inst|state_reg.operations~q ;
wire \modularPowering_inst|Selector18~0_combout ;
wire \modularPowering_inst|Selector19~0_combout ;
wire \modularPowering_inst|Selector20~0_combout ;
wire \modularPowering_inst|Selector21~0_combout ;
wire \modularPowering_inst|Selector22~0_combout ;
wire \modularPowering_inst|LessThan0~0_combout ;
wire \modularPowering_inst|Selector23~0_combout ;
wire \modularPowering_inst|LessThan0~1_combout ;
wire \modularPowering_inst|Equal0~2_combout ;
wire \modularPowering_inst|Selector0~0_combout ;
wire \modularPowering_inst|Selector0~1_combout ;
wire \modularPowering_inst|Selector0~2_combout ;
wire \modularPowering_inst|state_reg.idle~q ;
wire \WideOr0~0_combout ;
wire \modularPowering_inst|state_next.init~0_combout ;
wire \modularPowering_inst|state_reg.init~q ;
wire \modularPowering_inst|Selector24~0_combout ;
wire \modularPowering_inst|Selector16~0_combout ;
wire \modularPowering_inst|Mult0|auto_generated|mac_mult1~DATAOUT7 ;
wire \modularPowering_inst|Mult0|auto_generated|mac_mult1~DATAOUT8 ;
wire \modularPowering_inst|Mult0|auto_generated|mac_mult1~DATAOUT9 ;
wire \modularPowering_inst|Mult0|auto_generated|mac_mult1~DATAOUT10 ;
wire \modularPowering_inst|Mult0|auto_generated|mac_mult1~DATAOUT11 ;
wire \modularPowering_inst|Mult0|auto_generated|mac_mult1~DATAOUT12 ;
wire \modularPowering_inst|Mult0|auto_generated|mac_mult1~DATAOUT13 ;
wire \modularPowering_inst|Mult0|auto_generated|mac_mult1~DATAOUT14 ;
wire \modularPowering_inst|Mult0|auto_generated|mac_mult1~DATAOUT15 ;
wire \modularPowering_inst|Mult0|auto_generated|mac_mult1~0 ;
wire \modularPowering_inst|Mult0|auto_generated|mac_mult1~1 ;
wire \modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT10 ;
wire \modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT15 ;
wire \modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT13 ;
wire \modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT12 ;
wire \modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT11 ;
wire \modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT9 ;
wire \modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT8 ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~1 ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~3 ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~5 ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~7 ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~9 ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~11 ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~13 ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~15 ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~16_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~4_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~14_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[70]~177_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[70]~176_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~12_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[69]~179_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[69]~178_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~10_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[68]~181_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[68]~180_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[67]~182_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~8_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[67]~183_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[66]~184_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~6_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[66]~185_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[65]~187_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[65]~186_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[64]~188_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~2_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[64]~189_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[63]~190_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~0_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[63]~191_combout ;
wire \modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT7 ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~1 ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~3 ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~5 ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~7 ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~9 ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~11 ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~13 ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~15 ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~17_cout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~18_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[75]~295_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~6_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[85]~258_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[75]~196_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[74]~296_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~4_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[74]~197_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[73]~297_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~2_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[73]~198_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[72]~199_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~0_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[72]~200_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~1 ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~3 ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~5 ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~7 ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~8_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[85]~204_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[84]~259_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~6_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[84]~205_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[83]~260_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~4_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[83]~206_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[82]~298_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~2_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[82]~207_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[81]~208_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~1 ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~3 ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~5 ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~7 ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~9 ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~10_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[95]~212_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[95]~263_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~8_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[94]~213_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[94]~264_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~6_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[93]~214_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[93]~265_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~4_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[92]~215_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[92]~266_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[91]~216_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[91]~299_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~0_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[90]~218_combout ;
wire \modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT4 ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~1 ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~3 ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~5 ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~7 ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~9 ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~11 ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~12_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[77]~293_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~10_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[87]~256_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[77]~194_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[76]~294_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~8_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[76]~195_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~9 ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~11 ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~12_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[87]~202_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[86]~257_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~10_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[86]~203_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~11 ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~13 ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~14_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[97]~210_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[97]~261_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[96]~262_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~12_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[96]~211_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~13 ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~15 ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~17_cout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~18_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[105]~268_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[115]~273_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[105]~220_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[104]~269_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~10_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[104]~221_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~8_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[103]~222_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[103]~270_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~6_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[102]~223_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[102]~271_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~4_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[101]~224_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[100]~300_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~0_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[99]~227_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[99]~226_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~1 ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~3 ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~5 ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~7 ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~9 ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~11 ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~13 ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~14_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[115]~228_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[114]~274_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~12_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[114]~229_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[113]~275_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~10_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[113]~230_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[112]~276_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~8_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[112]~231_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~6_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[111]~232_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[110]~278_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[109]~301_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~2_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[109]~234_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[108]~235_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~1 ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~3 ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~5 ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~7 ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~9 ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~11 ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~13 ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~15 ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~17_cout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~18_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[122]~281_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~10_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[124]~279_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~14_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[124]~237_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[123]~280_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~12_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[123]~238_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[122]~239_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~8_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[121]~240_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[120]~241_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[120]~283_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~4_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[119]~242_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[118]~302_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[117]~244_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~1 ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~3 ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~5 ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~7 ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~9 ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~11 ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~13 ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~15 ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~17_cout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~18_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[132]~286_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~12_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[132]~247_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~10_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[131]~248_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~8_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[130]~249_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[129]~289_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[128]~290_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[127]~303_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[126]~253_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~1 ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~3 ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~5 ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~7 ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~9 ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~11 ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~13 ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~14_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~14_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[133]~246_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[133]~285_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~15 ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~17_cout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~18_combout ;
wire \modularPowering_inst|res[7]~13_combout ;
wire \modularPowering_inst|res[7]~6_combout ;
wire \modularPowering_inst|res[7]~feeder_combout ;
wire \modularPowering_inst|Selector9~0_combout ;
wire \modularPowering_inst|Mult0|auto_generated|mac_mult1~DATAOUT6 ;
wire \modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT6 ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~0_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[81]~209_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~2_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[101]~272_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[111]~277_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[121]~282_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[131]~287_combout ;
wire \modularPowering_inst|res[6]~12_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~12_combout ;
wire \modularPowering_inst|res[6]~5_combout ;
wire \modularPowering_inst|res[6]~feeder_combout ;
wire \modularPowering_inst|Selector10~0_combout ;
wire \modularPowering_inst|Mult0|auto_generated|mac_mult1~DATAOUT5 ;
wire \modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT5 ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[90]~217_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~2_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[100]~225_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~4_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[110]~233_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~6_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[130]~288_combout ;
wire \modularPowering_inst|res[5]~11_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~10_combout ;
wire \modularPowering_inst|res[5]~4_combout ;
wire \modularPowering_inst|res[5]~feeder_combout ;
wire \modularPowering_inst|Selector11~0_combout ;
wire \modularPowering_inst|Mult0|auto_generated|mac_mult1~DATAOUT4 ;
wire \modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT14 ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[79]~291_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~14_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[79]~192_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~12_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[78]~193_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[78]~292_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~13 ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~15 ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~17_cout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~18_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~14_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[88]~201_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[88]~255_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~15 ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~17_cout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~18_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[106]~267_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~14_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[106]~219_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~15 ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~17_cout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~18_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[119]~284_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~6_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[129]~250_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~8_combout ;
wire \modularPowering_inst|res[4]~10_combout ;
wire \modularPowering_inst|res[4]~3_combout ;
wire \modularPowering_inst|res[4]~feeder_combout ;
wire \modularPowering_inst|Selector12~0_combout ;
wire \modularPowering_inst|Mult0|auto_generated|mac_mult1~DATAOUT3 ;
wire \modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT3 ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~0_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[108]~236_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~2_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[118]~243_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~4_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[128]~251_combout ;
wire \modularPowering_inst|res[3]~9_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~6_combout ;
wire \modularPowering_inst|res[3]~2_combout ;
wire \modularPowering_inst|res[3]~feeder_combout ;
wire \modularPowering_inst|Selector13~0_combout ;
wire \modularPowering_inst|Mult0|auto_generated|mac_mult1~DATAOUT2 ;
wire \modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT2 ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~0_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[117]~245_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~2_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[127]~252_combout ;
wire \modularPowering_inst|res[2]~8_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~4_combout ;
wire \modularPowering_inst|res[2]~1_combout ;
wire \modularPowering_inst|res[2]~feeder_combout ;
wire \modularPowering_inst|Selector14~0_combout ;
wire \modularPowering_inst|Mult0|auto_generated|mac_mult1~DATAOUT1 ;
wire \modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT1 ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~0_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[126]~254_combout ;
wire \modularPowering_inst|res[1]~7_combout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~2_combout ;
wire \modularPowering_inst|res[1]~0_combout ;
wire \modularPowering_inst|res[1]~feeder_combout ;
wire \modularPowering_inst|Selector15~0_combout ;
wire \modularPowering_inst|Mult0|auto_generated|mac_mult1~dataout ;
wire \modularPowering_inst|Mult0|auto_generated|mac_out2~dataout ;
wire \modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~0_combout ;
wire \modularPowering_inst|Selector16~1_combout ;
wire \modularPowering_inst|Selector16~2_combout ;
wire \modularPowering_inst|rdy_next~2_combout ;
wire \modularPowering_inst|rdy~q ;
wire \mess_rdy~0_combout ;
wire \key~0_combout ;
wire \key~1_combout ;
wire \key~2_combout ;
wire \key~3_combout ;
wire \key~4_combout ;
wire \key~5_combout ;
wire \key~6_combout ;
wire \key~7_combout ;
wire \key~8_combout ;
wire [7:0] \modularPowering_inst|res ;
wire [7:0] \modularPowering_inst|exp_reg ;
wire [7:0] modPower_base;

wire [17:0] \modularPowering_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus ;
wire [17:0] \modularPowering_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus ;
wire [17:0] \modularPowering_inst|Mult1|auto_generated|mac_out2_DATAOUT_bus ;
wire [17:0] \modularPowering_inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus ;

assign \modularPowering_inst|Mult0|auto_generated|mac_out2~0  = \modularPowering_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [0];
assign \modularPowering_inst|Mult0|auto_generated|mac_out2~1  = \modularPowering_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [1];
assign \modularPowering_inst|Mult0|auto_generated|mac_out2~dataout  = \modularPowering_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [2];
assign \modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT1  = \modularPowering_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [3];
assign \modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT2  = \modularPowering_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [4];
assign \modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT3  = \modularPowering_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [5];
assign \modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT4  = \modularPowering_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [6];
assign \modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT5  = \modularPowering_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [7];
assign \modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT6  = \modularPowering_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [8];
assign \modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT7  = \modularPowering_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [9];
assign \modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT8  = \modularPowering_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [10];
assign \modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT9  = \modularPowering_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [11];
assign \modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT10  = \modularPowering_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [12];
assign \modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT11  = \modularPowering_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [13];
assign \modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT12  = \modularPowering_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [14];
assign \modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT13  = \modularPowering_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [15];
assign \modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT14  = \modularPowering_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [16];
assign \modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT15  = \modularPowering_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [17];

assign \modularPowering_inst|Mult0|auto_generated|mac_mult1~0  = \modularPowering_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \modularPowering_inst|Mult0|auto_generated|mac_mult1~1  = \modularPowering_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \modularPowering_inst|Mult0|auto_generated|mac_mult1~dataout  = \modularPowering_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \modularPowering_inst|Mult0|auto_generated|mac_mult1~DATAOUT1  = \modularPowering_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \modularPowering_inst|Mult0|auto_generated|mac_mult1~DATAOUT2  = \modularPowering_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \modularPowering_inst|Mult0|auto_generated|mac_mult1~DATAOUT3  = \modularPowering_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \modularPowering_inst|Mult0|auto_generated|mac_mult1~DATAOUT4  = \modularPowering_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \modularPowering_inst|Mult0|auto_generated|mac_mult1~DATAOUT5  = \modularPowering_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \modularPowering_inst|Mult0|auto_generated|mac_mult1~DATAOUT6  = \modularPowering_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \modularPowering_inst|Mult0|auto_generated|mac_mult1~DATAOUT7  = \modularPowering_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \modularPowering_inst|Mult0|auto_generated|mac_mult1~DATAOUT8  = \modularPowering_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \modularPowering_inst|Mult0|auto_generated|mac_mult1~DATAOUT9  = \modularPowering_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \modularPowering_inst|Mult0|auto_generated|mac_mult1~DATAOUT10  = \modularPowering_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \modularPowering_inst|Mult0|auto_generated|mac_mult1~DATAOUT11  = \modularPowering_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \modularPowering_inst|Mult0|auto_generated|mac_mult1~DATAOUT12  = \modularPowering_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \modularPowering_inst|Mult0|auto_generated|mac_mult1~DATAOUT13  = \modularPowering_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \modularPowering_inst|Mult0|auto_generated|mac_mult1~DATAOUT14  = \modularPowering_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \modularPowering_inst|Mult0|auto_generated|mac_mult1~DATAOUT15  = \modularPowering_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [17];

assign \modularPowering_inst|Mult1|auto_generated|mac_out2~0  = \modularPowering_inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [0];
assign \modularPowering_inst|Mult1|auto_generated|mac_out2~1  = \modularPowering_inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [1];
assign \modularPowering_inst|Mult1|auto_generated|mac_out2~dataout  = \modularPowering_inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [2];
assign \modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT1  = \modularPowering_inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [3];
assign \modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT2  = \modularPowering_inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [4];
assign \modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT3  = \modularPowering_inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [5];
assign \modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT4  = \modularPowering_inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [6];
assign \modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT5  = \modularPowering_inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [7];
assign \modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT6  = \modularPowering_inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [8];
assign \modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT7  = \modularPowering_inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [9];
assign \modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT8  = \modularPowering_inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [10];
assign \modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT9  = \modularPowering_inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [11];
assign \modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT10  = \modularPowering_inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [12];
assign \modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT11  = \modularPowering_inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [13];
assign \modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT12  = \modularPowering_inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [14];
assign \modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT13  = \modularPowering_inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [15];
assign \modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT14  = \modularPowering_inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [16];
assign \modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT15  = \modularPowering_inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [17];

assign \modularPowering_inst|Mult1|auto_generated|mac_mult1~0  = \modularPowering_inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \modularPowering_inst|Mult1|auto_generated|mac_mult1~1  = \modularPowering_inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \modularPowering_inst|Mult1|auto_generated|mac_mult1~dataout  = \modularPowering_inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \modularPowering_inst|Mult1|auto_generated|mac_mult1~DATAOUT1  = \modularPowering_inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \modularPowering_inst|Mult1|auto_generated|mac_mult1~DATAOUT2  = \modularPowering_inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \modularPowering_inst|Mult1|auto_generated|mac_mult1~DATAOUT3  = \modularPowering_inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \modularPowering_inst|Mult1|auto_generated|mac_mult1~DATAOUT4  = \modularPowering_inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \modularPowering_inst|Mult1|auto_generated|mac_mult1~DATAOUT5  = \modularPowering_inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \modularPowering_inst|Mult1|auto_generated|mac_mult1~DATAOUT6  = \modularPowering_inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \modularPowering_inst|Mult1|auto_generated|mac_mult1~DATAOUT7  = \modularPowering_inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \modularPowering_inst|Mult1|auto_generated|mac_mult1~DATAOUT8  = \modularPowering_inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \modularPowering_inst|Mult1|auto_generated|mac_mult1~DATAOUT9  = \modularPowering_inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \modularPowering_inst|Mult1|auto_generated|mac_mult1~DATAOUT10  = \modularPowering_inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \modularPowering_inst|Mult1|auto_generated|mac_mult1~DATAOUT11  = \modularPowering_inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \modularPowering_inst|Mult1|auto_generated|mac_mult1~DATAOUT12  = \modularPowering_inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \modularPowering_inst|Mult1|auto_generated|mac_mult1~DATAOUT13  = \modularPowering_inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \modularPowering_inst|Mult1|auto_generated|mac_mult1~DATAOUT14  = \modularPowering_inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \modularPowering_inst|Mult1|auto_generated|mac_mult1~DATAOUT15  = \modularPowering_inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [17];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \mess_out[0]~output (
	.i(\modularPowering_inst|res [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mess_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \mess_out[0]~output .bus_hold = "false";
defparam \mess_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N2
cycloneive_io_obuf \mess_out[1]~output (
	.i(\modularPowering_inst|res [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mess_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \mess_out[1]~output .bus_hold = "false";
defparam \mess_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N16
cycloneive_io_obuf \mess_out[2]~output (
	.i(\modularPowering_inst|res [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mess_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \mess_out[2]~output .bus_hold = "false";
defparam \mess_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \mess_out[3]~output (
	.i(\modularPowering_inst|res [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mess_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \mess_out[3]~output .bus_hold = "false";
defparam \mess_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N9
cycloneive_io_obuf \mess_out[4]~output (
	.i(\modularPowering_inst|res [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mess_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \mess_out[4]~output .bus_hold = "false";
defparam \mess_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \mess_out[5]~output (
	.i(\modularPowering_inst|res [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mess_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \mess_out[5]~output .bus_hold = "false";
defparam \mess_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N2
cycloneive_io_obuf \mess_out[6]~output (
	.i(\modularPowering_inst|res [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mess_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \mess_out[6]~output .bus_hold = "false";
defparam \mess_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \mess_out[7]~output (
	.i(\modularPowering_inst|res [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mess_out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \mess_out[7]~output .bus_hold = "false";
defparam \mess_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y7_N16
cycloneive_io_obuf \mess_out[8]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mess_out[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \mess_out[8]~output .bus_hold = "false";
defparam \mess_out[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \mess_out[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mess_out[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \mess_out[9]~output .bus_hold = "false";
defparam \mess_out[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N9
cycloneive_io_obuf \mess_out[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mess_out[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \mess_out[10]~output .bus_hold = "false";
defparam \mess_out[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \mess_out[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mess_out[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \mess_out[11]~output .bus_hold = "false";
defparam \mess_out[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cycloneive_io_obuf \mess_out[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mess_out[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \mess_out[12]~output .bus_hold = "false";
defparam \mess_out[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N23
cycloneive_io_obuf \mess_out[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mess_out[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \mess_out[13]~output .bus_hold = "false";
defparam \mess_out[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N16
cycloneive_io_obuf \mess_out[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mess_out[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \mess_out[14]~output .bus_hold = "false";
defparam \mess_out[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N23
cycloneive_io_obuf \mess_out[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mess_out[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \mess_out[15]~output .bus_hold = "false";
defparam \mess_out[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \mess_rdy~output (
	.i(\mess_rdy~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mess_rdy~output_o ),
	.obar());
// synopsys translate_off
defparam \mess_rdy~output .bus_hold = "false";
defparam \mess_rdy~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \key[0]~output (
	.i(\key~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\key[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \key[0]~output .bus_hold = "false";
defparam \key[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \key[1]~output (
	.i(\key~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\key[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \key[1]~output .bus_hold = "false";
defparam \key[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \key[2]~output (
	.i(\key~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\key[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \key[2]~output .bus_hold = "false";
defparam \key[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N9
cycloneive_io_obuf \key[3]~output (
	.i(\key~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\key[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \key[3]~output .bus_hold = "false";
defparam \key[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \key[4]~output (
	.i(\key~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\key[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \key[4]~output .bus_hold = "false";
defparam \key[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \key[5]~output (
	.i(\key~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\key[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \key[5]~output .bus_hold = "false";
defparam \key[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \key[6]~output (
	.i(\key~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\key[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \key[6]~output .bus_hold = "false";
defparam \key[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \key[7]~output (
	.i(\key~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\key[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \key[7]~output .bus_hold = "false";
defparam \key[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N2
cycloneive_io_obuf \key_rdy~output (
	.i(\key~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\key_rdy~output_o ),
	.obar());
// synopsys translate_off
defparam \key_rdy~output .bus_hold = "false";
defparam \key_rdy~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X67_Y69_N10
cycloneive_lcell_comb \modularPowering_inst|state_next~0 (
// Equation(s):
// \modularPowering_inst|state_next~0_combout  = (!\modularPowering_inst|state_reg.check~q  & \modularPowering_inst|state_reg.idle~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|state_reg.check~q ),
	.datad(\modularPowering_inst|state_reg.idle~q ),
	.cin(gnd),
	.combout(\modularPowering_inst|state_next~0_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|state_next~0 .lut_mask = 16'h0F00;
defparam \modularPowering_inst|state_next~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \rst~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\rst~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rst~inputclkctrl_outclk ));
// synopsys translate_off
defparam \rst~inputclkctrl .clock_type = "global clock";
defparam \rst~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X72_Y73_N1
cycloneive_io_ibuf \ena~input (
	.i(ena),
	.ibar(gnd),
	.o(\ena~input_o ));
// synopsys translate_off
defparam \ena~input .bus_hold = "false";
defparam \ena~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y69_N11
dffeas \modularPowering_inst|state_reg.check (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\modularPowering_inst|state_next~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ena~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modularPowering_inst|state_reg.check~q ),
	.prn(vcc));
// synopsys translate_off
defparam \modularPowering_inst|state_reg.check .is_wysiwyg = "true";
defparam \modularPowering_inst|state_reg.check .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y63_N14
cycloneive_lcell_comb \modularPowering_inst|base_reg[7]~0 (
// Equation(s):
// \modularPowering_inst|base_reg[7]~0_combout  = (\ena~input_o  & ((\modularPowering_inst|state_reg.init~q ) # (\modularPowering_inst|state_reg.operations~q )))

	.dataa(\modularPowering_inst|state_reg.init~q ),
	.datab(\ena~input_o ),
	.datac(gnd),
	.datad(\modularPowering_inst|state_reg.operations~q ),
	.cin(gnd),
	.combout(\modularPowering_inst|base_reg[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|base_reg[7]~0 .lut_mask = 16'hCC88;
defparam \modularPowering_inst|base_reg[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y65_N3
dffeas \modularPowering_inst|base_reg[0]~_Duplicate_3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\modularPowering_inst|Selector8~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\modularPowering_inst|base_reg[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modularPowering_inst|base_reg[0]~_Duplicate_3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modularPowering_inst|base_reg[0]~_Duplicate_3 .is_wysiwyg = "true";
defparam \modularPowering_inst|base_reg[0]~_Duplicate_3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y65_N2
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~0 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~0_combout  = \modularPowering_inst|base_reg[0]~_Duplicate_3_q  $ (VCC)
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~1  = CARRY(\modularPowering_inst|base_reg[0]~_Duplicate_3_q )

	.dataa(gnd),
	.datab(\modularPowering_inst|base_reg[0]~_Duplicate_3_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~0_combout ),
	.cout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~1 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~0 .lut_mask = 16'h33CC;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DSPMULT_X71_Y61_N1
cycloneive_mac_mult \modularPowering_inst|Mult1|auto_generated|mac_mult1 (
	.signa(gnd),
	.signb(gnd),
	.clk(\clk~inputclkctrl_outclk ),
	.aclr(\rst~inputclkctrl_outclk ),
	.ena(\modularPowering_inst|base_reg[7]~0_combout ),
	.dataa({\modularPowering_inst|Selector1~3_combout ,\modularPowering_inst|Selector2~2_combout ,\modularPowering_inst|Selector3~2_combout ,\modularPowering_inst|Selector4~2_combout ,\modularPowering_inst|Selector5~2_combout ,\modularPowering_inst|Selector6~2_combout ,
\modularPowering_inst|Selector7~2_combout ,\modularPowering_inst|Selector8~2_combout ,gnd}),
	.datab({\modularPowering_inst|Selector1~3_combout ,\modularPowering_inst|Selector2~2_combout ,\modularPowering_inst|Selector3~2_combout ,\modularPowering_inst|Selector4~2_combout ,\modularPowering_inst|Selector5~2_combout ,\modularPowering_inst|Selector6~2_combout ,
\modularPowering_inst|Selector7~2_combout ,\modularPowering_inst|Selector8~2_combout ,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\modularPowering_inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \modularPowering_inst|Mult1|auto_generated|mac_mult1 .dataa_clock = "0";
defparam \modularPowering_inst|Mult1|auto_generated|mac_mult1 .dataa_width = 9;
defparam \modularPowering_inst|Mult1|auto_generated|mac_mult1 .datab_clock = "0";
defparam \modularPowering_inst|Mult1|auto_generated|mac_mult1 .datab_width = 9;
defparam \modularPowering_inst|Mult1|auto_generated|mac_mult1 .signa_clock = "none";
defparam \modularPowering_inst|Mult1|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X71_Y61_N3
cycloneive_mac_out \modularPowering_inst|Mult1|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\modularPowering_inst|Mult1|auto_generated|mac_mult1~DATAOUT15 ,\modularPowering_inst|Mult1|auto_generated|mac_mult1~DATAOUT14 ,\modularPowering_inst|Mult1|auto_generated|mac_mult1~DATAOUT13 ,\modularPowering_inst|Mult1|auto_generated|mac_mult1~DATAOUT12 ,
\modularPowering_inst|Mult1|auto_generated|mac_mult1~DATAOUT11 ,\modularPowering_inst|Mult1|auto_generated|mac_mult1~DATAOUT10 ,\modularPowering_inst|Mult1|auto_generated|mac_mult1~DATAOUT9 ,\modularPowering_inst|Mult1|auto_generated|mac_mult1~DATAOUT8 ,
\modularPowering_inst|Mult1|auto_generated|mac_mult1~DATAOUT7 ,\modularPowering_inst|Mult1|auto_generated|mac_mult1~DATAOUT6 ,\modularPowering_inst|Mult1|auto_generated|mac_mult1~DATAOUT5 ,\modularPowering_inst|Mult1|auto_generated|mac_mult1~DATAOUT4 ,
\modularPowering_inst|Mult1|auto_generated|mac_mult1~DATAOUT3 ,\modularPowering_inst|Mult1|auto_generated|mac_mult1~DATAOUT2 ,\modularPowering_inst|Mult1|auto_generated|mac_mult1~DATAOUT1 ,\modularPowering_inst|Mult1|auto_generated|mac_mult1~dataout ,
\modularPowering_inst|Mult1|auto_generated|mac_mult1~1 ,\modularPowering_inst|Mult1|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\modularPowering_inst|Mult1|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \modularPowering_inst|Mult1|auto_generated|mac_out2 .dataa_width = 18;
defparam \modularPowering_inst|Mult1|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X69_Y61_N6
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~0 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~0_combout  = \modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT7  $ (VCC)
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~1  = CARRY(\modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT7 )

	.dataa(gnd),
	.datab(\modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT7 ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~0_combout ),
	.cout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~1 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~0 .lut_mask = 16'h33CC;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y61_N12
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~0 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~0_combout  = \modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT8  $ (VCC)
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~1  = CARRY(\modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT8 )

	.dataa(gnd),
	.datab(\modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT8 ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~0_combout ),
	.cout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~1 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~0 .lut_mask = 16'h33CC;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y61_N14
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~2 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~2_combout  = (\modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT9  & (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~1  & VCC)) # 
// (!\modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT9  & (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~1 ))
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~3  = CARRY((!\modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT9  & !\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~1 ))

	.dataa(gnd),
	.datab(\modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT9 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~1 ),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~2_combout ),
	.cout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~3 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~2 .lut_mask = 16'hC303;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y61_N16
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~4 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~4_combout  = (\modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT10  & ((GND) # (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~3 ))) # 
// (!\modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT10  & (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~3  $ (GND)))
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~5  = CARRY((\modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT10 ) # (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~3 ))

	.dataa(gnd),
	.datab(\modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT10 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~3 ),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~4_combout ),
	.cout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~5 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~4 .lut_mask = 16'h3CCF;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y61_N18
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~6 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~6_combout  = (\modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT11  & (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~5 )) # 
// (!\modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT11  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~5 ) # (GND)))
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~7  = CARRY((!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~5 ) # (!\modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT11 ))

	.dataa(gnd),
	.datab(\modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT11 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~5 ),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~6_combout ),
	.cout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~7 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~6 .lut_mask = 16'h3C3F;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y61_N20
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~8 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~8_combout  = (\modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT12  & ((GND) # (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~7 ))) # 
// (!\modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT12  & (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~7  $ (GND)))
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~9  = CARRY((\modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT12 ) # (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~7 ))

	.dataa(\modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT12 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~7 ),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~8_combout ),
	.cout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~9 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~8 .lut_mask = 16'h5AAF;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y61_N22
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~10 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~10_combout  = (\modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT13  & (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~9  & VCC)) # 
// (!\modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT13  & (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~9 ))
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~11  = CARRY((!\modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT13  & !\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~9 ))

	.dataa(\modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT13 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~9 ),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~10_combout ),
	.cout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~11 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~10 .lut_mask = 16'hA505;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y61_N24
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~12 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~12_combout  = (\modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT14  & ((GND) # (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~11 ))) # 
// (!\modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT14  & (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~11  $ (GND)))
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~13  = CARRY((\modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT14 ) # (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~11 ))

	.dataa(\modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT14 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~11 ),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~12_combout ),
	.cout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~13 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~12 .lut_mask = 16'h5AAF;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y61_N26
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~14 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~14_combout  = (\modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT15  & (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~13 )) # 
// (!\modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT15  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~13 ) # (GND)))
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~15  = CARRY((!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~13 ) # (!\modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT15 ))

	.dataa(gnd),
	.datab(\modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT15 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~13 ),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~14_combout ),
	.cout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~15 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~14 .lut_mask = 16'h3C3F;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y61_N28
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~16 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~16_combout  = \modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~15 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~15 ),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~16_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~16 .lut_mask = 16'hF0F0;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y61_N30
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[70]~177 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[70]~177_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~14_combout  & !\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~14_combout ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~16_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[70]~177_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[70]~177 .lut_mask = 16'h00F0;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[70]~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y61_N0
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[70]~176 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[70]~176_combout  = (\modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT15  & \modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT15 ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~16_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[70]~176_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[70]~176 .lut_mask = 16'hF000;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[70]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y61_N26
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[69]~179 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[69]~179_combout  = (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~16_combout  & \modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~12_combout )

	.dataa(gnd),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~16_combout ),
	.datac(gnd),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~12_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[69]~179_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[69]~179 .lut_mask = 16'h3300;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[69]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y61_N28
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[69]~178 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[69]~178_combout  = (\modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT14  & \modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT14 ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~16_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[69]~178_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[69]~178 .lut_mask = 16'hF000;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[69]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y61_N0
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[68]~180 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[68]~180_combout  = (\modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT13  & \modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT13 ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~16_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[68]~180_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[68]~180 .lut_mask = 16'hF000;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[68]~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y61_N30
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[67]~183 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[67]~183_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~8_combout  & !\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~16_combout )

	.dataa(gnd),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~8_combout ),
	.datac(gnd),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~16_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[67]~183_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[67]~183 .lut_mask = 16'h00CC;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[67]~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y61_N8
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[67]~182 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[67]~182_combout  = (\modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT12  & \modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT12 ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~16_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[67]~182_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[67]~182 .lut_mask = 16'hF000;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[67]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y61_N4
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[66]~185 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[66]~185_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~6_combout  & !\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~16_combout )

	.dataa(gnd),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~6_combout ),
	.datac(gnd),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~16_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[66]~185_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[66]~185 .lut_mask = 16'h00CC;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[66]~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y61_N0
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[66]~184 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[66]~184_combout  = (\modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT11  & \modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT11 ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~16_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[66]~184_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[66]~184 .lut_mask = 16'hF000;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[66]~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y61_N6
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[65]~187 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[65]~187_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~4_combout  & !\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~16_combout )

	.dataa(gnd),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~4_combout ),
	.datac(gnd),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~16_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[65]~187_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[65]~187 .lut_mask = 16'h00CC;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[65]~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y61_N30
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[65]~186 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[65]~186_combout  = (\modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT10  & \modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT10 ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~16_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[65]~186_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[65]~186 .lut_mask = 16'hF000;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[65]~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y61_N22
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[64]~188 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[64]~188_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~16_combout  & \modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT9 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~16_combout ),
	.datad(\modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT9 ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[64]~188_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[64]~188 .lut_mask = 16'hF000;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[64]~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y61_N10
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[64]~189 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[64]~189_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~2_combout  & !\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~2_combout ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~16_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[64]~189_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[64]~189 .lut_mask = 16'h00F0;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[64]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y61_N24
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[63]~190 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[63]~190_combout  = (\modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT8  & \modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT8 ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~16_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[63]~190_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[63]~190 .lut_mask = 16'hF000;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[63]~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y61_N14
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[63]~191 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[63]~191_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~0_combout  & !\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~0_combout ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~16_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[63]~191_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[63]~191 .lut_mask = 16'h00F0;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[63]~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y61_N8
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~2 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~2_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~1  & (((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[63]~190_combout ) # 
// (\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[63]~191_combout )))) # (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~1  & (!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[63]~190_combout  & 
// (!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[63]~191_combout )))
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~3  = CARRY((!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[63]~190_combout  & (!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[63]~191_combout  & 
// !\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~1 )))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[63]~190_combout ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[63]~191_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~1 ),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~2_combout ),
	.cout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~3 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~2 .lut_mask = 16'hE101;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y61_N10
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~4 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~4_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~3  & ((((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[64]~188_combout ) # 
// (\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[64]~189_combout ))))) # (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~3  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[64]~188_combout ) # 
// ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[64]~189_combout ) # (GND))))
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~5  = CARRY((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[64]~188_combout ) # ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[64]~189_combout ) # 
// (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~3 )))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[64]~188_combout ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[64]~189_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~3 ),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~4_combout ),
	.cout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~5 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~4 .lut_mask = 16'h1EEF;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y61_N12
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~6 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~6_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[65]~187_combout  & (((!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~5 )))) # 
// (!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[65]~187_combout  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[65]~186_combout  & (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~5 )) # 
// (!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[65]~186_combout  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~5 ) # (GND)))))
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~7  = CARRY(((!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[65]~187_combout  & !\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[65]~186_combout )) # 
// (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~5 ))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[65]~187_combout ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[65]~186_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~5 ),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~6_combout ),
	.cout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~7 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~6 .lut_mask = 16'h1E1F;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y61_N14
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~8 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~8_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~7  & ((((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[66]~185_combout ) # 
// (\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[66]~184_combout ))))) # (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~7  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[66]~185_combout ) # 
// ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[66]~184_combout ) # (GND))))
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~9  = CARRY((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[66]~185_combout ) # ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[66]~184_combout ) # 
// (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~7 )))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[66]~185_combout ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[66]~184_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~7 ),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~8_combout ),
	.cout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~9 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~8 .lut_mask = 16'h1EEF;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y61_N16
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~10 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~10_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~9  & (((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[67]~183_combout ) # 
// (\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[67]~182_combout )))) # (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~9  & (!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[67]~183_combout  & 
// (!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[67]~182_combout )))
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~11  = CARRY((!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[67]~183_combout  & (!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[67]~182_combout  & 
// !\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~9 )))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[67]~183_combout ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[67]~182_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~9 ),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~10_combout ),
	.cout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~11 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~10 .lut_mask = 16'hE101;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y61_N18
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~12 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~12_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~11  & ((((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[68]~181_combout ) # 
// (\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[68]~180_combout ))))) # (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~11  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[68]~181_combout ) # 
// ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[68]~180_combout ) # (GND))))
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~13  = CARRY((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[68]~181_combout ) # ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[68]~180_combout ) # 
// (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~11 )))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[68]~181_combout ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[68]~180_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~11 ),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~12_combout ),
	.cout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~13 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~12 .lut_mask = 16'h1EEF;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y61_N20
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~14 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~14_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[69]~179_combout  & (((!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~13 )))) # 
// (!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[69]~179_combout  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[69]~178_combout  & (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~13 )) # 
// (!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[69]~178_combout  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~13 ) # (GND)))))
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~15  = CARRY(((!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[69]~179_combout  & !\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[69]~178_combout )) # 
// (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~13 ))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[69]~179_combout ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[69]~178_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~13 ),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~14_combout ),
	.cout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~15 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~14 .lut_mask = 16'h1E1F;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y61_N22
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~17 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~17_cout  = CARRY((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[70]~177_combout ) # ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[70]~176_combout ) 
// # (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~15 )))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[70]~177_combout ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[70]~176_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~15 ),
	.combout(),
	.cout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~17_cout ));
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~17 .lut_mask = 16'h00EF;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y61_N24
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~18 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~18_combout  = !\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~17_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~17_cout ),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~18_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~18 .lut_mask = 16'h0F0F;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y63_N26
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[72]~200 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[72]~200_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~0_combout  & !\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~0_combout ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[72]~200_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[72]~200 .lut_mask = 16'h00F0;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[72]~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y63_N24
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[72]~199 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[72]~199_combout  = (\modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT7  & \modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT7 ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[72]~199_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[72]~199 .lut_mask = 16'hF000;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[72]~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y61_N12
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~0 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~0_combout  = \modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT6  $ (VCC)
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~1  = CARRY(\modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT6 )

	.dataa(gnd),
	.datab(\modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~0_combout ),
	.cout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~1 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~0 .lut_mask = 16'h33CC;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y61_N14
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~2 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~2_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~1  & (((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[72]~200_combout ) # 
// (\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[72]~199_combout )))) # (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~1  & (!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[72]~200_combout  & 
// (!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[72]~199_combout )))
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~3  = CARRY((!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[72]~200_combout  & (!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[72]~199_combout  & 
// !\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~1 )))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[72]~200_combout ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[72]~199_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~1 ),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~2_combout ),
	.cout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~3 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~2 .lut_mask = 16'hE101;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y63_N8
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[82]~296 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[82]~296_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~18_combout  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~18_combout  & 
// ((\modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT7 ))) # (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~18_combout  & (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~0_combout ))))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~0_combout ),
	.datab(\modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT7 ),
	.datac(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~18_combout ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[82]~296_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[82]~296 .lut_mask = 16'hC0A0;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[82]~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y63_N6
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[92]~264 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[92]~264_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~18_combout  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[82]~296_combout ) # 
// ((\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~2_combout  & !\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~18_combout ))))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~2_combout ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~18_combout ),
	.datac(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[82]~296_combout ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[92]~264_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[92]~264 .lut_mask = 16'hF200;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[92]~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y63_N20
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[82]~207 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[82]~207_combout  = (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~18_combout  & \modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~18_combout ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~2_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[82]~207_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[82]~207 .lut_mask = 16'h0F00;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[82]~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y63_N16
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[81]~209 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[81]~209_combout  = (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~18_combout  & \modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~18_combout ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~0_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[81]~209_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[81]~209 .lut_mask = 16'h0F00;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[81]~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y63_N2
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~0 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~0_combout  = \modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT5  $ (VCC)
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~1  = CARRY(\modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT5 )

	.dataa(\modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT5 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~0_combout ),
	.cout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~1 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~0 .lut_mask = 16'h55AA;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y63_N4
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~2 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~2_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~1  & (((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[81]~208_combout ) # 
// (\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[81]~209_combout )))) # (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~1  & (!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[81]~208_combout  & 
// (!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[81]~209_combout )))
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~3  = CARRY((!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[81]~208_combout  & (!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[81]~209_combout  & 
// !\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~1 )))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[81]~208_combout ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[81]~209_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~1 ),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~2_combout ),
	.cout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~3 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~2 .lut_mask = 16'hE101;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y63_N6
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~4 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~4_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~3  & ((((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[82]~207_combout ) # 
// (\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[82]~296_combout ))))) # (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~3  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[82]~207_combout ) # 
// ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[82]~296_combout ) # (GND))))
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~5  = CARRY((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[82]~207_combout ) # ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[82]~296_combout ) # 
// (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~3 )))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[82]~207_combout ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[82]~296_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~3 ),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~4_combout ),
	.cout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~5 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~4 .lut_mask = 16'h1EEF;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y63_N0
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[102]~269 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[102]~269_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~18_combout  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[92]~264_combout ) # 
// ((\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~4_combout  & !\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~18_combout ))))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[92]~264_combout ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~4_combout ),
	.datac(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~18_combout ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[102]~269_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[102]~269 .lut_mask = 16'hA0E0;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[102]~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y63_N8
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[92]~215 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[92]~215_combout  = (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~18_combout  & \modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~18_combout ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~4_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[92]~215_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[92]~215 .lut_mask = 16'h0F00;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[92]~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y65_N22
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[91]~297 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[91]~297_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~18_combout  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~18_combout  & 
// (\modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT6 )) # (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~18_combout  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~0_combout )))))

	.dataa(\modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT6 ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~18_combout ),
	.datac(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~0_combout ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[91]~297_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[91]~297 .lut_mask = 16'hB800;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[91]~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y63_N24
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[90]~217 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[90]~217_combout  = (\modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT5  & \modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~18_combout )

	.dataa(\modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT5 ),
	.datab(gnd),
	.datac(gnd),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[90]~217_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[90]~217 .lut_mask = 16'hAA00;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[90]~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y63_N8
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~0 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~0_combout  = \modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT4  $ (VCC)
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~1  = CARRY(\modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT4 )

	.dataa(gnd),
	.datab(\modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT4 ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~0_combout ),
	.cout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~1 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~0 .lut_mask = 16'h33CC;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y63_N10
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~2 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~2_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~1  & (((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[90]~218_combout ) # 
// (\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[90]~217_combout )))) # (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~1  & (!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[90]~218_combout  & 
// (!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[90]~217_combout )))
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~3  = CARRY((!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[90]~218_combout  & (!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[90]~217_combout  & 
// !\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~1 )))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[90]~218_combout ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[90]~217_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~1 ),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~2_combout ),
	.cout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~3 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~2 .lut_mask = 16'hE101;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y63_N12
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~4 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~4_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~3  & ((((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[91]~216_combout ) # 
// (\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[91]~297_combout ))))) # (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~3  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[91]~216_combout ) # 
// ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[91]~297_combout ) # (GND))))
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~5  = CARRY((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[91]~216_combout ) # ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[91]~297_combout ) # 
// (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~3 )))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[91]~216_combout ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[91]~297_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~3 ),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~4_combout ),
	.cout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~5 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~4 .lut_mask = 16'h1EEF;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y63_N14
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~6 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~6_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[92]~215_combout  & (((!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~5 )))) # 
// (!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[92]~215_combout  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[92]~264_combout  & (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~5 )) # 
// (!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[92]~264_combout  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~5 ) # (GND)))))
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~7  = CARRY(((!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[92]~215_combout  & !\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[92]~264_combout )) # 
// (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~5 ))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[92]~215_combout ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[92]~264_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~5 ),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~6_combout ),
	.cout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~7 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~6 .lut_mask = 16'h1E1F;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y64_N28
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[102]~223 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[102]~223_combout  = (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~18_combout  & \modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~18_combout ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~6_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[102]~223_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[102]~223 .lut_mask = 16'h0F00;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[102]~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y65_N30
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[101]~270 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[101]~270_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~18_combout  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[91]~297_combout ) # 
// ((!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~18_combout  & \modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~2_combout ))))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~18_combout ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~2_combout ),
	.datac(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[91]~297_combout ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[101]~270_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[101]~270 .lut_mask = 16'hF400;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[101]~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y64_N8
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[100]~225 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[100]~225_combout  = (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~18_combout  & \modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~18_combout ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~2_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[100]~225_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[100]~225 .lut_mask = 16'h0F00;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[100]~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y65_N8
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[100]~298 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[100]~298_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~18_combout  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~18_combout  & 
// (\modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT5 )) # (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~18_combout  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~0_combout )))))

	.dataa(\modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT5 ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~0_combout ),
	.datac(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~18_combout ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[100]~298_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[100]~298 .lut_mask = 16'hAC00;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[100]~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y64_N22
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[99]~226 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[99]~226_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~18_combout  & \modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT4 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~18_combout ),
	.datad(\modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT4 ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[99]~226_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[99]~226 .lut_mask = 16'hF000;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[99]~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y64_N8
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~0 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~0_combout  = \modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT3  $ (VCC)
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~1  = CARRY(\modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT3 )

	.dataa(\modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT3 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~0_combout ),
	.cout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~1 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~0 .lut_mask = 16'h55AA;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y64_N10
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~2 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~2_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~1  & (((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[99]~227_combout ) # 
// (\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[99]~226_combout )))) # (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~1  & (!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[99]~227_combout  & 
// (!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[99]~226_combout )))
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~3  = CARRY((!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[99]~227_combout  & (!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[99]~226_combout  & 
// !\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~1 )))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[99]~227_combout ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[99]~226_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~1 ),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~2_combout ),
	.cout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~3 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~2 .lut_mask = 16'hE101;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y64_N12
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~4 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~4_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~3  & ((((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[100]~225_combout ) # 
// (\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[100]~298_combout ))))) # (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~3  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[100]~225_combout ) # 
// ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[100]~298_combout ) # (GND))))
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~5  = CARRY((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[100]~225_combout ) # ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[100]~298_combout ) # 
// (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~3 )))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[100]~225_combout ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[100]~298_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~3 ),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~4_combout ),
	.cout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~5 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~4 .lut_mask = 16'h1EEF;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y64_N14
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~6 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~6_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[101]~224_combout  & (((!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~5 )))) # 
// (!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[101]~224_combout  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[101]~270_combout  & (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~5 )) # 
// (!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[101]~270_combout  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~5 ) # (GND)))))
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~7  = CARRY(((!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[101]~224_combout  & !\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[101]~270_combout )) # 
// (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~5 ))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[101]~224_combout ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[101]~270_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~5 ),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~6_combout ),
	.cout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~7 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~6 .lut_mask = 16'h1E1F;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y64_N16
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~8 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~8_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~7  & ((((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[102]~269_combout ) # 
// (\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[102]~223_combout ))))) # (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~7  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[102]~269_combout ) # 
// ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[102]~223_combout ) # (GND))))
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~9  = CARRY((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[102]~269_combout ) # ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[102]~223_combout ) # 
// (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~7 )))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[102]~269_combout ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[102]~223_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~7 ),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~8_combout ),
	.cout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~9 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~8 .lut_mask = 16'h1EEF;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y64_N0
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[112]~231 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[112]~231_combout  = (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~18_combout  & \modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~18_combout ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~8_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[112]~231_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[112]~231 .lut_mask = 16'h0F00;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[112]~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y63_N10
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[112]~274 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[112]~274_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~18_combout  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[102]~269_combout ) # 
// ((!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~18_combout  & \modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~6_combout ))))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~18_combout ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~6_combout ),
	.datac(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~18_combout ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[102]~269_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[112]~274_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[112]~274 .lut_mask = 16'hF040;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[112]~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y65_N20
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[111]~275 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[111]~275_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~18_combout  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[101]~270_combout ) # 
// ((\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~4_combout  & !\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~18_combout ))))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[101]~270_combout ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~4_combout ),
	.datac(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~18_combout ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[111]~275_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[111]~275 .lut_mask = 16'hA0E0;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[111]~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y64_N6
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[111]~232 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[111]~232_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~6_combout  & !\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~18_combout )

	.dataa(gnd),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~6_combout ),
	.datac(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[111]~232_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[111]~232 .lut_mask = 16'h0C0C;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[111]~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y64_N4
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[110]~233 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[110]~233_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~4_combout  & !\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~4_combout ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[110]~233_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[110]~233 .lut_mask = 16'h00F0;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[110]~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y64_N6
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[109]~234 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[109]~234_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~2_combout  & !\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~2_combout ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[109]~234_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[109]~234 .lut_mask = 16'h00F0;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[109]~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y65_N26
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[109]~299 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[109]~299_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~18_combout  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~18_combout  & 
// ((\modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT4 ))) # (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~18_combout  & (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~0_combout ))))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~18_combout ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~0_combout ),
	.datac(\modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT4 ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[109]~299_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[109]~299 .lut_mask = 16'hE400;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[109]~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y64_N20
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[108]~235 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[108]~235_combout  = (\modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT3  & \modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT3 ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[108]~235_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[108]~235 .lut_mask = 16'hF000;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[108]~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y64_N26
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[108]~236 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[108]~236_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~0_combout  & !\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~0_combout ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[108]~236_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[108]~236 .lut_mask = 16'h00F0;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[108]~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y64_N12
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~0 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~0_combout  = \modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT2  $ (VCC)
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~1  = CARRY(\modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT2 )

	.dataa(gnd),
	.datab(\modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT2 ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~0_combout ),
	.cout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~1 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~0 .lut_mask = 16'h33CC;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y64_N14
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~2 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~2_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~1  & (((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[108]~235_combout ) # 
// (\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[108]~236_combout )))) # (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~1  & (!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[108]~235_combout  & 
// (!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[108]~236_combout )))
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~3  = CARRY((!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[108]~235_combout  & (!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[108]~236_combout  & 
// !\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~1 )))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[108]~235_combout ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[108]~236_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~1 ),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~2_combout ),
	.cout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~3 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~2 .lut_mask = 16'hE101;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y64_N16
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~4 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~4_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~3  & ((((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[109]~234_combout ) # 
// (\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[109]~299_combout ))))) # (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~3  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[109]~234_combout ) # 
// ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[109]~299_combout ) # (GND))))
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~5  = CARRY((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[109]~234_combout ) # ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[109]~299_combout ) # 
// (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~3 )))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[109]~234_combout ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[109]~299_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~3 ),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~4_combout ),
	.cout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~5 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~4 .lut_mask = 16'h1EEF;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y64_N18
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~6 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~6_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[110]~233_combout  & (((!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~5 )))) # 
// (!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[110]~233_combout  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[110]~276_combout  & (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~5 )) # 
// (!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[110]~276_combout  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~5 ) # (GND)))))
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~7  = CARRY(((!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[110]~233_combout  & !\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[110]~276_combout )) # 
// (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~5 ))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[110]~233_combout ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[110]~276_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~5 ),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~6_combout ),
	.cout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~7 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~6 .lut_mask = 16'h1E1F;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y64_N20
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~8 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~8_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~7  & ((((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[111]~275_combout ) # 
// (\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[111]~232_combout ))))) # (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~7  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[111]~275_combout ) # 
// ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[111]~232_combout ) # (GND))))
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~9  = CARRY((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[111]~275_combout ) # ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[111]~232_combout ) # 
// (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~7 )))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[111]~275_combout ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[111]~232_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~7 ),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~8_combout ),
	.cout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~9 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~8 .lut_mask = 16'h1EEF;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y64_N22
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~10 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~10_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~9  & (((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[112]~231_combout ) # 
// (\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[112]~274_combout )))) # (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~9  & (!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[112]~231_combout  & 
// (!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[112]~274_combout )))
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~11  = CARRY((!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[112]~231_combout  & (!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[112]~274_combout  & 
// !\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~9 )))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[112]~231_combout ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[112]~274_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~9 ),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~10_combout ),
	.cout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~11 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~10 .lut_mask = 16'hE101;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y61_N12
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[75]~293 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[75]~293_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~18_combout  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~16_combout  & 
// (\modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT10 )) # (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~16_combout  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~4_combout )))))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~16_combout ),
	.datab(\modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT10 ),
	.datac(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~4_combout ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[75]~293_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[75]~293 .lut_mask = 16'hD800;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[75]~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y61_N2
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[85]~256 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[85]~256_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~18_combout  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[75]~293_combout ) # 
// ((\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~6_combout  & !\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~18_combout ))))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~6_combout ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~18_combout ),
	.datac(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~18_combout ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[75]~293_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[85]~256_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[85]~256 .lut_mask = 16'hF020;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[85]~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y61_N14
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[75]~196 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[75]~196_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~6_combout  & !\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~6_combout ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[75]~196_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[75]~196 .lut_mask = 16'h00F0;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[75]~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y61_N26
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[74]~294 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[74]~294_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~18_combout  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~16_combout  & 
// ((\modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT9 ))) # (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~16_combout  & (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~2_combout ))))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~2_combout ),
	.datab(\modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT9 ),
	.datac(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~16_combout ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[74]~294_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[74]~294 .lut_mask = 16'hCA00;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[74]~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y61_N20
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[74]~197 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[74]~197_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~4_combout  & !\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~4_combout ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[74]~197_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[74]~197 .lut_mask = 16'h00F0;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[74]~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y64_N18
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[73]~295 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[73]~295_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~18_combout  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~16_combout  & 
// (\modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT8 )) # (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~16_combout  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~0_combout )))))

	.dataa(\modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT8 ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~16_combout ),
	.datac(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~0_combout ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[73]~295_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[73]~295 .lut_mask = 16'hB800;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[73]~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y61_N30
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[73]~198 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[73]~198_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~2_combout  & !\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~2_combout ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[73]~198_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[73]~198 .lut_mask = 16'h00F0;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[73]~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y61_N16
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~4 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~4_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~3  & ((((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[73]~295_combout ) # 
// (\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[73]~198_combout ))))) # (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~3  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[73]~295_combout ) # 
// ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[73]~198_combout ) # (GND))))
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~5  = CARRY((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[73]~295_combout ) # ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[73]~198_combout ) # 
// (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~3 )))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[73]~295_combout ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[73]~198_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~3 ),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~4_combout ),
	.cout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~5 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~4 .lut_mask = 16'h1EEF;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y61_N18
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~6 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~6_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[74]~294_combout  & (((!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~5 )))) # 
// (!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[74]~294_combout  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[74]~197_combout  & (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~5 )) # 
// (!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[74]~197_combout  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~5 ) # (GND)))))
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~7  = CARRY(((!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[74]~294_combout  & !\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[74]~197_combout )) # 
// (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~5 ))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[74]~294_combout ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[74]~197_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~5 ),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~6_combout ),
	.cout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~7 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~6 .lut_mask = 16'h1E1F;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y61_N20
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~8 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~8_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~7  & ((((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[75]~196_combout ) # 
// (\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[75]~293_combout ))))) # (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~7  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[75]~196_combout ) # 
// ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[75]~293_combout ) # (GND))))
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~9  = CARRY((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[75]~196_combout ) # ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[75]~293_combout ) # 
// (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~7 )))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[75]~196_combout ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[75]~293_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~7 ),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~8_combout ),
	.cout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~9 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~8 .lut_mask = 16'h1EEF;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y61_N10
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[95]~261 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[95]~261_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~18_combout  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[85]~256_combout ) # 
// ((!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~18_combout  & \modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~8_combout ))))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~18_combout ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[85]~256_combout ),
	.datac(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~8_combout ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[95]~261_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[95]~261 .lut_mask = 16'hDC00;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[95]~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y61_N4
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[85]~204 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[85]~204_combout  = (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~18_combout  & \modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~18_combout ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~8_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[85]~204_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[85]~204 .lut_mask = 16'h0F00;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[85]~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y63_N4
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[84]~205 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[84]~205_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~6_combout  & !\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~18_combout )

	.dataa(gnd),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~6_combout ),
	.datac(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[84]~205_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[84]~205 .lut_mask = 16'h0C0C;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[84]~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y61_N8
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[84]~257 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[84]~257_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~18_combout  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[74]~294_combout ) # 
// ((\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~4_combout  & !\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~18_combout ))))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[74]~294_combout ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~4_combout ),
	.datac(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~18_combout ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[84]~257_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[84]~257 .lut_mask = 16'hA0E0;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[84]~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y63_N2
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[83]~206 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[83]~206_combout  = (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~18_combout  & \modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~18_combout ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~4_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[83]~206_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[83]~206 .lut_mask = 16'h0F00;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[83]~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y64_N8
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[83]~258 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[83]~258_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~18_combout  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[73]~295_combout ) # 
// ((\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~2_combout  & !\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~18_combout ))))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~2_combout ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~18_combout ),
	.datac(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~18_combout ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[73]~295_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[83]~258_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[83]~258 .lut_mask = 16'hF020;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[83]~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y63_N8
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~6 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~6_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[83]~206_combout  & (((!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~5 )))) # 
// (!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[83]~206_combout  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[83]~258_combout  & (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~5 )) # 
// (!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[83]~258_combout  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~5 ) # (GND)))))
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~7  = CARRY(((!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[83]~206_combout  & !\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[83]~258_combout )) # 
// (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~5 ))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[83]~206_combout ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[83]~258_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~5 ),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~6_combout ),
	.cout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~7 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~6 .lut_mask = 16'h1E1F;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y63_N10
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~8 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~8_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~7  & ((((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[84]~205_combout ) # 
// (\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[84]~257_combout ))))) # (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~7  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[84]~205_combout ) # 
// ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[84]~257_combout ) # (GND))))
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~9  = CARRY((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[84]~205_combout ) # ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[84]~257_combout ) # 
// (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~7 )))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[84]~205_combout ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[84]~257_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~7 ),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~8_combout ),
	.cout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~9 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~8 .lut_mask = 16'h1EEF;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y63_N12
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~10 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~10_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~9  & (((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[85]~256_combout ) # 
// (\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[85]~204_combout )))) # (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~9  & (!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[85]~256_combout  & 
// (!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[85]~204_combout )))
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~11  = CARRY((!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[85]~256_combout  & (!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[85]~204_combout  & 
// !\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~9 )))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[85]~256_combout ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[85]~204_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~9 ),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~10_combout ),
	.cout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~11 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~10 .lut_mask = 16'hE101;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y63_N22
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[95]~212 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[95]~212_combout  = (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~18_combout  & \modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~10_combout )

	.dataa(gnd),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~18_combout ),
	.datac(gnd),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~10_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[95]~212_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[95]~212 .lut_mask = 16'h3300;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[95]~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y63_N16
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[94]~213 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[94]~213_combout  = (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~18_combout  & \modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~18_combout ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~8_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[94]~213_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[94]~213 .lut_mask = 16'h0F00;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[94]~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y61_N28
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[94]~262 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[94]~262_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~18_combout  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[84]~257_combout ) # 
// ((!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~18_combout  & \modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~6_combout ))))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~18_combout ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~6_combout ),
	.datac(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[84]~257_combout ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[94]~262_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[94]~262 .lut_mask = 16'hF400;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[94]~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y63_N10
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[93]~214 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[93]~214_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~6_combout  & !\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~6_combout ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[93]~214_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[93]~214 .lut_mask = 16'h00F0;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[93]~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y64_N30
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[93]~263 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[93]~263_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~18_combout  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[83]~258_combout ) # 
// ((!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~18_combout  & \modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~4_combout ))))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~18_combout ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~4_combout ),
	.datac(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[83]~258_combout ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[93]~263_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[93]~263 .lut_mask = 16'hF400;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[93]~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y63_N16
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~8 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~8_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~7  & ((((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[93]~214_combout ) # 
// (\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[93]~263_combout ))))) # (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~7  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[93]~214_combout ) # 
// ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[93]~263_combout ) # (GND))))
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~9  = CARRY((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[93]~214_combout ) # ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[93]~263_combout ) # 
// (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~7 )))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[93]~214_combout ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[93]~263_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~7 ),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~8_combout ),
	.cout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~9 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~8 .lut_mask = 16'h1EEF;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y63_N18
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~10 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~10_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~9  & (((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[94]~213_combout ) # 
// (\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[94]~262_combout )))) # (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~9  & (!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[94]~213_combout  & 
// (!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[94]~262_combout )))
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~11  = CARRY((!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[94]~213_combout  & (!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[94]~262_combout  & 
// !\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~9 )))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[94]~213_combout ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[94]~262_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~9 ),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~10_combout ),
	.cout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~11 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~10 .lut_mask = 16'hE101;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y63_N20
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~12 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~12_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~11  & ((((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[95]~261_combout ) # 
// (\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[95]~212_combout ))))) # (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~11  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[95]~261_combout ) # 
// ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[95]~212_combout ) # (GND))))
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~13  = CARRY((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[95]~261_combout ) # ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[95]~212_combout ) # 
// (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~11 )))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[95]~261_combout ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[95]~212_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~11 ),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~12_combout ),
	.cout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~13 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~12 .lut_mask = 16'h1EEF;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y64_N30
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[105]~266 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[105]~266_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~18_combout  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[95]~261_combout ) # 
// ((\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~10_combout  & !\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~18_combout ))))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~10_combout ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~18_combout ),
	.datac(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[95]~261_combout ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[105]~266_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[105]~266 .lut_mask = 16'hF200;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[105]~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y64_N10
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[115]~271 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[115]~271_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~18_combout  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[105]~266_combout ) # 
// ((!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~18_combout  & \modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~12_combout ))))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~18_combout ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~12_combout ),
	.datac(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~18_combout ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[105]~266_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[115]~271_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[115]~271 .lut_mask = 16'hF040;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[115]~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y63_N6
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[105]~220 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[105]~220_combout  = (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~18_combout  & \modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~18_combout ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~12_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[105]~220_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[105]~220 .lut_mask = 16'h0F00;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[105]~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y63_N0
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[104]~221 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[104]~221_combout  = (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~18_combout  & \modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~18_combout ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~10_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[104]~221_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[104]~221 .lut_mask = 16'h0F00;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[104]~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y64_N28
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[103]~268 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[103]~268_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~18_combout  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[93]~263_combout ) # 
// ((!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~18_combout  & \modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~6_combout ))))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~18_combout ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~6_combout ),
	.datac(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[93]~263_combout ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[103]~268_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[103]~268 .lut_mask = 16'hF400;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[103]~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y63_N2
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[103]~222 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[103]~222_combout  = (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~18_combout  & \modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~18_combout ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~8_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[103]~222_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[103]~222 .lut_mask = 16'h0F00;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[103]~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y64_N18
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~10 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~10_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~9  & (((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[103]~268_combout ) # 
// (\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[103]~222_combout )))) # (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~9  & (!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[103]~268_combout  & 
// (!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[103]~222_combout )))
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~11  = CARRY((!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[103]~268_combout  & (!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[103]~222_combout  & 
// !\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~9 )))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[103]~268_combout ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[103]~222_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~9 ),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~10_combout ),
	.cout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~11 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~10 .lut_mask = 16'hE101;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y64_N20
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~12 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~12_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~11  & ((((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[104]~267_combout ) # 
// (\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[104]~221_combout ))))) # (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~11  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[104]~267_combout ) # 
// ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[104]~221_combout ) # (GND))))
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~13  = CARRY((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[104]~267_combout ) # ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[104]~221_combout ) # 
// (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~11 )))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[104]~267_combout ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[104]~221_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~11 ),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~12_combout ),
	.cout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~13 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~12 .lut_mask = 16'h1EEF;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y64_N22
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~14 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~14_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[105]~266_combout  & (((!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~13 )))) # 
// (!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[105]~266_combout  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[105]~220_combout  & (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~13 )) # 
// (!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[105]~220_combout  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~13 ) # (GND)))))
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~15  = CARRY(((!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[105]~266_combout  & !\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[105]~220_combout )) # 
// (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~13 ))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[105]~266_combout ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[105]~220_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~13 ),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~14_combout ),
	.cout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~15 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~14 .lut_mask = 16'h1E1F;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y64_N4
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[115]~228 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[115]~228_combout  = (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~18_combout  & \modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~18_combout ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~14_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[115]~228_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[115]~228 .lut_mask = 16'h0F00;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[115]~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y64_N2
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[114]~229 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[114]~229_combout  = (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~18_combout  & \modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~18_combout ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~12_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[114]~229_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[114]~229 .lut_mask = 16'h0F00;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[114]~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y64_N22
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[113]~273 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[113]~273_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~18_combout  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[103]~268_combout ) # 
// ((\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~8_combout  & !\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~18_combout ))))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~8_combout ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[103]~268_combout ),
	.datac(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~18_combout ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[113]~273_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[113]~273 .lut_mask = 16'hCE00;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[113]~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y64_N24
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~12 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~12_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~11  & ((((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[113]~230_combout ) # 
// (\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[113]~273_combout ))))) # (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~11  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[113]~230_combout ) # 
// ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[113]~273_combout ) # (GND))))
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~13  = CARRY((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[113]~230_combout ) # ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[113]~273_combout ) # 
// (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~11 )))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[113]~230_combout ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[113]~273_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~11 ),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~12_combout ),
	.cout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~13 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~12 .lut_mask = 16'h1EEF;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y64_N26
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~14 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~14_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[114]~272_combout  & (((!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~13 )))) # 
// (!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[114]~272_combout  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[114]~229_combout  & (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~13 )) # 
// (!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[114]~229_combout  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~13 ) # (GND)))))
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~15  = CARRY(((!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[114]~272_combout  & !\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[114]~229_combout )) # 
// (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~13 ))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[114]~272_combout ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[114]~229_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~13 ),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~14_combout ),
	.cout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~15 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~14 .lut_mask = 16'h1E1F;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y64_N28
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~17 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~17_cout  = CARRY((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[115]~271_combout ) # ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[115]~228_combout 
// ) # (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~15 )))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[115]~271_combout ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[115]~228_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~15 ),
	.combout(),
	.cout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~17_cout ));
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~17 .lut_mask = 16'h00EF;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y64_N30
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~18 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~18_combout  = !\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~17_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~17_cout ),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~18_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~18 .lut_mask = 16'h0F0F;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y64_N8
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[122]~239 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[122]~239_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~10_combout  & !\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~18_combout )

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~10_combout ),
	.datab(gnd),
	.datac(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[122]~239_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[122]~239 .lut_mask = 16'h0A0A;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[122]~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y63_N28
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[122]~279 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[122]~279_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~18_combout  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[112]~274_combout ) # 
// ((\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~8_combout  & !\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~18_combout ))))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[112]~274_combout ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~8_combout ),
	.datac(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~18_combout ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[122]~279_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[122]~279 .lut_mask = 16'hAE00;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[122]~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y65_N18
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[121]~240 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[121]~240_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~8_combout  & !\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~8_combout ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[121]~240_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[121]~240 .lut_mask = 16'h00F0;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[121]~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y65_N4
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[120]~241 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[120]~241_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~6_combout  & !\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~18_combout )

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[120]~241_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[120]~241 .lut_mask = 16'h00AA;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[120]~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y65_N0
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[119]~242 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[119]~242_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~4_combout  & !\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~4_combout ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[119]~242_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[119]~242 .lut_mask = 16'h00F0;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[119]~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y64_N0
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[118]~243 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[118]~243_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~2_combout  & !\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~18_combout )

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[118]~243_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[118]~243 .lut_mask = 16'h00AA;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[118]~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y64_N14
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[117]~244 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[117]~244_combout  = (\modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT2  & \modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~18_combout )

	.dataa(gnd),
	.datab(\modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT2 ),
	.datac(gnd),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[117]~244_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[117]~244 .lut_mask = 16'hCC00;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[117]~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y65_N6
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[117]~245 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[117]~245_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~0_combout  & !\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~18_combout )

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[117]~245_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[117]~245 .lut_mask = 16'h00AA;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[117]~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y65_N8
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~0 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~0_combout  = (((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[117]~244_combout ) # (\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[117]~245_combout )))
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~1  = CARRY((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[117]~244_combout ) # (\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[117]~245_combout ))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[117]~244_combout ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[117]~245_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~0_combout ),
	.cout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~1 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~0 .lut_mask = 16'h11EE;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y65_N10
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~2 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~2_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~1  & (((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[118]~300_combout ) # 
// (\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[118]~243_combout )))) # (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~1  & (!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[118]~300_combout  & 
// (!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[118]~243_combout )))
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~3  = CARRY((!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[118]~300_combout  & (!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[118]~243_combout  & 
// !\modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~1 )))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[118]~300_combout ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[118]~243_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~1 ),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~2_combout ),
	.cout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~3 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~2 .lut_mask = 16'hE101;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y65_N12
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~4 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~4_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~3  & (((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[119]~242_combout ) # 
// (\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[119]~282_combout )))) # (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~3  & ((((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[119]~242_combout ) # 
// (\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[119]~282_combout )))))
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~5  = CARRY((!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~3  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[119]~242_combout ) # 
// (\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[119]~282_combout ))))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[119]~242_combout ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[119]~282_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~3 ),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~4_combout ),
	.cout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~5 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~4 .lut_mask = 16'hE10E;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y65_N14
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~6 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~6_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~5  & (((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[120]~281_combout ) # 
// (\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[120]~241_combout )))) # (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~5  & (!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[120]~281_combout  & 
// (!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[120]~241_combout )))
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~7  = CARRY((!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[120]~281_combout  & (!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[120]~241_combout  & 
// !\modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~5 )))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[120]~281_combout ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[120]~241_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~5 ),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~6_combout ),
	.cout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~7 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~6 .lut_mask = 16'hE101;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y65_N16
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~8 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~8_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~7  & ((((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[121]~280_combout ) # 
// (\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[121]~240_combout ))))) # (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~7  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[121]~280_combout ) # 
// ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[121]~240_combout ) # (GND))))
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~9  = CARRY((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[121]~280_combout ) # ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[121]~240_combout ) # 
// (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~7 )))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[121]~280_combout ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[121]~240_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~7 ),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~8_combout ),
	.cout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~9 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~8 .lut_mask = 16'h1EEF;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y65_N18
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~10 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~10_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~9  & (((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[122]~239_combout ) # 
// (\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[122]~279_combout )))) # (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~9  & (!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[122]~239_combout  & 
// (!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[122]~279_combout )))
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~11  = CARRY((!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[122]~239_combout  & (!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[122]~279_combout  & 
// !\modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~9 )))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[122]~239_combout ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[122]~279_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~9 ),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~10_combout ),
	.cout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~11 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~10 .lut_mask = 16'hE101;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y65_N2
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[132]~247 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[132]~247_combout  = (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~16_combout  & \modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~10_combout )

	.dataa(gnd),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~16_combout ),
	.datac(gnd),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~10_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[132]~247_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[132]~247 .lut_mask = 16'h3300;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[132]~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y63_N18
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[132]~284 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[132]~284_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~16_combout  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[122]~279_combout ) # 
// ((!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~18_combout  & \modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~10_combout ))))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~18_combout ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[122]~279_combout ),
	.datac(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~16_combout ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~10_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[132]~284_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[132]~284 .lut_mask = 16'hD0C0;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[132]~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y65_N24
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[131]~285 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[131]~285_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~16_combout  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[121]~280_combout ) # 
// ((!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~18_combout  & \modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~8_combout ))))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[121]~280_combout ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~18_combout ),
	.datac(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~8_combout ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~16_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[131]~285_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[131]~285 .lut_mask = 16'hBA00;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[131]~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y65_N6
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[130]~249 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[130]~249_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~6_combout  & !\modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~6_combout ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~16_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[130]~249_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[130]~249 .lut_mask = 16'h00F0;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[130]~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y65_N30
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[129]~250 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[129]~250_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~4_combout  & !\modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~16_combout )

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~16_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[129]~250_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[129]~250 .lut_mask = 16'h00AA;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[129]~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y64_N12
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[128]~288 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[128]~288_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~16_combout  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[118]~300_combout ) # 
// ((\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~2_combout  & !\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~18_combout ))))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~2_combout ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~18_combout ),
	.datac(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~16_combout ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[118]~300_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[128]~288_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[128]~288 .lut_mask = 16'hF020;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[128]~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y65_N28
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[127]~252 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[127]~252_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~0_combout  & !\modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~0_combout ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~16_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[127]~252_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[127]~252 .lut_mask = 16'h00F0;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[127]~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y65_N4
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~2 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~2_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~16_combout  & (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~1 )) # 
// (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~16_combout  & (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~1  & VCC))
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~3  = CARRY((\modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~16_combout  & !\modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~1 ))

	.dataa(gnd),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~1 ),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~2_combout ),
	.cout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~3 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~2 .lut_mask = 16'h3C0C;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y65_N6
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~4 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~4_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~3  & ((((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[127]~301_combout ) # 
// (\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[127]~252_combout ))))) # (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~3  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[127]~301_combout ) # 
// ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[127]~252_combout ) # (GND))))
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~5  = CARRY((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[127]~301_combout ) # ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[127]~252_combout ) # 
// (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~3 )))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[127]~301_combout ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[127]~252_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~3 ),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~4_combout ),
	.cout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~5 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~4 .lut_mask = 16'h1EEF;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y65_N8
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~6 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~6_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[128]~251_combout  & (((!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~5 )))) # 
// (!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[128]~251_combout  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[128]~288_combout  & (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~5 )) # 
// (!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[128]~288_combout  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~5 ) # (GND)))))
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~7  = CARRY(((!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[128]~251_combout  & !\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[128]~288_combout )) # 
// (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~5 ))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[128]~251_combout ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[128]~288_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~5 ),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~6_combout ),
	.cout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~7 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~6 .lut_mask = 16'h1E1F;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y65_N10
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~8 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~8_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~7  & ((((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[129]~287_combout ) # 
// (\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[129]~250_combout ))))) # (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~7  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[129]~287_combout ) # 
// ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[129]~250_combout ) # (GND))))
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~9  = CARRY((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[129]~287_combout ) # ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[129]~250_combout ) # 
// (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~7 )))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[129]~287_combout ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[129]~250_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~7 ),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~8_combout ),
	.cout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~9 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~8 .lut_mask = 16'h1EEF;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y65_N12
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~10 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~10_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~9  & (((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[130]~286_combout ) # 
// (\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[130]~249_combout )))) # (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~9  & (!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[130]~286_combout  & 
// (!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[130]~249_combout )))
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~11  = CARRY((!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[130]~286_combout  & (!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[130]~249_combout  & 
// !\modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~9 )))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[130]~286_combout ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[130]~249_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~9 ),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~10_combout ),
	.cout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~11 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~10 .lut_mask = 16'hE101;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y65_N14
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~12 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~12_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~11  & ((((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[131]~285_combout ) # 
// (\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[131]~248_combout ))))) # (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~11  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[131]~285_combout ) # 
// ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[131]~248_combout ) # (GND))))
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~13  = CARRY((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[131]~285_combout ) # ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[131]~248_combout ) # 
// (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~11 )))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[131]~285_combout ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[131]~248_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~11 ),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~12_combout ),
	.cout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~13 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~12 .lut_mask = 16'h1EEF;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y65_N16
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~14 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~14_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[132]~247_combout  & (((!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~13 )))) # 
// (!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[132]~247_combout  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[132]~284_combout  & (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~13 )) # 
// (!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[132]~284_combout  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~13 ) # (GND)))))
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~15  = CARRY(((!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[132]~247_combout  & !\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[132]~284_combout )) # 
// (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~13 ))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[132]~247_combout ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[132]~284_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~13 ),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~14_combout ),
	.cout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~15 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~14 .lut_mask = 16'h1E1F;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y65_N0
cycloneive_lcell_comb \modularPowering_inst|Selector1~2 (
// Equation(s):
// \modularPowering_inst|Selector1~2_combout  = (\modularPowering_inst|state_reg.operations~q  & !\modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~18_combout )

	.dataa(gnd),
	.datab(\modularPowering_inst|state_reg.operations~q ),
	.datac(gnd),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Selector1~2 .lut_mask = 16'h00CC;
defparam \modularPowering_inst|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y65_N22
cycloneive_lcell_comb \modularPowering_inst|Selector1~0 (
// Equation(s):
// \modularPowering_inst|Selector1~0_combout  = (\modularPowering_inst|state_reg.operations~q  & (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~18_combout  & 
// ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[132]~247_combout ) # (\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[132]~284_combout ))))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[132]~247_combout ),
	.datab(\modularPowering_inst|state_reg.operations~q ),
	.datac(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[132]~284_combout ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Selector1~0 .lut_mask = 16'hC800;
defparam \modularPowering_inst|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X58_Y73_N15
cycloneive_io_ibuf \mess_input[7]~input (
	.i(mess_input[7]),
	.ibar(gnd),
	.o(\mess_input[7]~input_o ));
// synopsys translate_off
defparam \mess_input[7]~input .bus_hold = "false";
defparam \mess_input[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y73_N15
cycloneive_io_ibuf \received~input (
	.i(received),
	.ibar(gnd),
	.o(\received~input_o ));
// synopsys translate_off
defparam \received~input .bus_hold = "false";
defparam \received~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y73_N15
cycloneive_io_ibuf \init~input (
	.i(init),
	.ibar(gnd),
	.o(\init~input_o ));
// synopsys translate_off
defparam \init~input .bus_hold = "false";
defparam \init~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y69_N8
cycloneive_lcell_comb \state_reg.idle~0 (
// Equation(s):
// \state_reg.idle~0_combout  = (\state_reg.idle~q ) # ((\init~input_o  & \ena~input_o ))

	.dataa(gnd),
	.datab(\init~input_o ),
	.datac(\state_reg.idle~q ),
	.datad(\ena~input_o ),
	.cin(gnd),
	.combout(\state_reg.idle~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_reg.idle~0 .lut_mask = 16'hFCF0;
defparam \state_reg.idle~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y69_N4
cycloneive_lcell_comb \state_reg.idle~feeder (
// Equation(s):
// \state_reg.idle~feeder_combout  = \state_reg.idle~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\state_reg.idle~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\state_reg.idle~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \state_reg.idle~feeder .lut_mask = 16'hF0F0;
defparam \state_reg.idle~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y69_N5
dffeas \state_reg.idle (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\state_reg.idle~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_reg.idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_reg.idle .is_wysiwyg = "true";
defparam \state_reg.idle .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y69_N26
cycloneive_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = (\received~input_o  & (\init~input_o  & (!\state_reg.idle~q ))) # (!\received~input_o  & ((\state_reg.send_mess~q ) # ((\init~input_o  & !\state_reg.idle~q ))))

	.dataa(\received~input_o ),
	.datab(\init~input_o ),
	.datac(\state_reg.idle~q ),
	.datad(\state_reg.send_mess~q ),
	.cin(gnd),
	.combout(\Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~0 .lut_mask = 16'h5D0C;
defparam \Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y69_N24
cycloneive_lcell_comb \state_reg.send_mess~feeder (
// Equation(s):
// \state_reg.send_mess~feeder_combout  = \Selector0~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Selector0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\state_reg.send_mess~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \state_reg.send_mess~feeder .lut_mask = 16'hF0F0;
defparam \state_reg.send_mess~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y69_N25
dffeas \state_reg.send_mess (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\state_reg.send_mess~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ena~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_reg.send_mess~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_reg.send_mess .is_wysiwyg = "true";
defparam \state_reg.send_mess .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y69_N6
cycloneive_lcell_comb \state_reg.compute_key~0 (
// Equation(s):
// \state_reg.compute_key~0_combout  = (\state_reg.compute_key~q ) # ((\received~input_o  & (\ena~input_o  & \state_reg.send_mess~q )))

	.dataa(\received~input_o ),
	.datab(\ena~input_o ),
	.datac(\state_reg.compute_key~q ),
	.datad(\state_reg.send_mess~q ),
	.cin(gnd),
	.combout(\state_reg.compute_key~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_reg.compute_key~0 .lut_mask = 16'hF8F0;
defparam \state_reg.compute_key~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y65_N24
cycloneive_lcell_comb \state_reg.compute_key~feeder (
// Equation(s):
// \state_reg.compute_key~feeder_combout  = \state_reg.compute_key~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\state_reg.compute_key~0_combout ),
	.cin(gnd),
	.combout(\state_reg.compute_key~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \state_reg.compute_key~feeder .lut_mask = 16'hFF00;
defparam \state_reg.compute_key~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y65_N25
dffeas \state_reg.compute_key (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\state_reg.compute_key~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_reg.compute_key~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_reg.compute_key .is_wysiwyg = "true";
defparam \state_reg.compute_key .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y65_N30
cycloneive_lcell_comb \Selector10~0 (
// Equation(s):
// \Selector10~0_combout  = (\mess_input[7]~input_o  & \state_reg.compute_key~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mess_input[7]~input_o ),
	.datad(\state_reg.compute_key~q ),
	.cin(gnd),
	.combout(\Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector10~0 .lut_mask = 16'hF000;
defparam \Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G12
cycloneive_clkctrl \state_reg.idle~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\state_reg.idle~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\state_reg.idle~clkctrl_outclk ));
// synopsys translate_off
defparam \state_reg.idle~clkctrl .clock_type = "global clock";
defparam \state_reg.idle~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X65_Y65_N28
cycloneive_lcell_comb \modPower_base[7] (
// Equation(s):
// modPower_base[7] = (GLOBAL(\state_reg.idle~clkctrl_outclk ) & ((\Selector10~0_combout ))) # (!GLOBAL(\state_reg.idle~clkctrl_outclk ) & (modPower_base[7]))

	.dataa(gnd),
	.datab(modPower_base[7]),
	.datac(\Selector10~0_combout ),
	.datad(\state_reg.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(modPower_base[7]),
	.cout());
// synopsys translate_off
defparam \modPower_base[7] .lut_mask = 16'hF0CC;
defparam \modPower_base[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X62_Y73_N15
cycloneive_io_ibuf \mess_input[6]~input (
	.i(mess_input[6]),
	.ibar(gnd),
	.o(\mess_input[6]~input_o ));
// synopsys translate_off
defparam \mess_input[6]~input .bus_hold = "false";
defparam \mess_input[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X65_Y65_N4
cycloneive_lcell_comb \Selector9~0 (
// Equation(s):
// \Selector9~0_combout  = (\mess_input[6]~input_o  & \state_reg.compute_key~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mess_input[6]~input_o ),
	.datad(\state_reg.compute_key~q ),
	.cin(gnd),
	.combout(\Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~0 .lut_mask = 16'hF000;
defparam \Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y65_N18
cycloneive_lcell_comb \modPower_base[6] (
// Equation(s):
// modPower_base[6] = (GLOBAL(\state_reg.idle~clkctrl_outclk ) & ((\Selector9~0_combout ))) # (!GLOBAL(\state_reg.idle~clkctrl_outclk ) & (modPower_base[6]))

	.dataa(gnd),
	.datab(modPower_base[6]),
	.datac(\Selector9~0_combout ),
	.datad(\state_reg.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(modPower_base[6]),
	.cout());
// synopsys translate_off
defparam \modPower_base[6] .lut_mask = 16'hF0CC;
defparam \modPower_base[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X58_Y73_N22
cycloneive_io_ibuf \mess_input[5]~input (
	.i(mess_input[5]),
	.ibar(gnd),
	.o(\mess_input[5]~input_o ));
// synopsys translate_off
defparam \mess_input[5]~input .bus_hold = "false";
defparam \mess_input[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X65_Y65_N22
cycloneive_lcell_comb \Selector8~0 (
// Equation(s):
// \Selector8~0_combout  = (\mess_input[5]~input_o  & \state_reg.compute_key~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mess_input[5]~input_o ),
	.datad(\state_reg.compute_key~q ),
	.cin(gnd),
	.combout(\Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~0 .lut_mask = 16'hF000;
defparam \Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y65_N0
cycloneive_lcell_comb \modPower_base[5] (
// Equation(s):
// modPower_base[5] = (GLOBAL(\state_reg.idle~clkctrl_outclk ) & ((\Selector8~0_combout ))) # (!GLOBAL(\state_reg.idle~clkctrl_outclk ) & (modPower_base[5]))

	.dataa(gnd),
	.datab(modPower_base[5]),
	.datac(\Selector8~0_combout ),
	.datad(\state_reg.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(modPower_base[5]),
	.cout());
// synopsys translate_off
defparam \modPower_base[5] .lut_mask = 16'hF0CC;
defparam \modPower_base[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X62_Y73_N22
cycloneive_io_ibuf \mess_input[4]~input (
	.i(mess_input[4]),
	.ibar(gnd),
	.o(\mess_input[4]~input_o ));
// synopsys translate_off
defparam \mess_input[4]~input .bus_hold = "false";
defparam \mess_input[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y65_N2
cycloneive_lcell_comb \Selector7~0 (
// Equation(s):
// \Selector7~0_combout  = (\mess_input[4]~input_o  & \state_reg.compute_key~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mess_input[4]~input_o ),
	.datad(\state_reg.compute_key~q ),
	.cin(gnd),
	.combout(\Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~0 .lut_mask = 16'hF000;
defparam \Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y65_N30
cycloneive_lcell_comb \modPower_base[4] (
// Equation(s):
// modPower_base[4] = (GLOBAL(\state_reg.idle~clkctrl_outclk ) & ((\Selector7~0_combout ))) # (!GLOBAL(\state_reg.idle~clkctrl_outclk ) & (modPower_base[4]))

	.dataa(modPower_base[4]),
	.datab(gnd),
	.datac(\state_reg.idle~clkctrl_outclk ),
	.datad(\Selector7~0_combout ),
	.cin(gnd),
	.combout(modPower_base[4]),
	.cout());
// synopsys translate_off
defparam \modPower_base[4] .lut_mask = 16'hFA0A;
defparam \modPower_base[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X65_Y73_N22
cycloneive_io_ibuf \mess_input[3]~input (
	.i(mess_input[3]),
	.ibar(gnd),
	.o(\mess_input[3]~input_o ));
// synopsys translate_off
defparam \mess_input[3]~input .bus_hold = "false";
defparam \mess_input[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X65_Y65_N20
cycloneive_lcell_comb \Selector6~0 (
// Equation(s):
// \Selector6~0_combout  = (\mess_input[3]~input_o  & \state_reg.compute_key~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mess_input[3]~input_o ),
	.datad(\state_reg.compute_key~q ),
	.cin(gnd),
	.combout(\Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~0 .lut_mask = 16'hF000;
defparam \Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y65_N0
cycloneive_lcell_comb \modPower_base[3] (
// Equation(s):
// modPower_base[3] = (GLOBAL(\state_reg.idle~clkctrl_outclk ) & ((\Selector6~0_combout ))) # (!GLOBAL(\state_reg.idle~clkctrl_outclk ) & (modPower_base[3]))

	.dataa(gnd),
	.datab(modPower_base[3]),
	.datac(\state_reg.idle~clkctrl_outclk ),
	.datad(\Selector6~0_combout ),
	.cin(gnd),
	.combout(modPower_base[3]),
	.cout());
// synopsys translate_off
defparam \modPower_base[3] .lut_mask = 16'hFC0C;
defparam \modPower_base[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X58_Y73_N8
cycloneive_io_ibuf \mess_input[2]~input (
	.i(mess_input[2]),
	.ibar(gnd),
	.o(\mess_input[2]~input_o ));
// synopsys translate_off
defparam \mess_input[2]~input .bus_hold = "false";
defparam \mess_input[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X65_Y65_N26
cycloneive_lcell_comb \Selector5~0 (
// Equation(s):
// \Selector5~0_combout  = (\mess_input[2]~input_o ) # (!\state_reg.compute_key~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mess_input[2]~input_o ),
	.datad(\state_reg.compute_key~q ),
	.cin(gnd),
	.combout(\Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~0 .lut_mask = 16'hF0FF;
defparam \Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y65_N6
cycloneive_lcell_comb \modPower_base[2] (
// Equation(s):
// modPower_base[2] = (GLOBAL(\state_reg.idle~clkctrl_outclk ) & ((\Selector5~0_combout ))) # (!GLOBAL(\state_reg.idle~clkctrl_outclk ) & (modPower_base[2]))

	.dataa(modPower_base[2]),
	.datab(gnd),
	.datac(\Selector5~0_combout ),
	.datad(\state_reg.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(modPower_base[2]),
	.cout());
// synopsys translate_off
defparam \modPower_base[2] .lut_mask = 16'hF0AA;
defparam \modPower_base[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X60_Y73_N22
cycloneive_io_ibuf \mess_input[1]~input (
	.i(mess_input[1]),
	.ibar(gnd),
	.o(\mess_input[1]~input_o ));
// synopsys translate_off
defparam \mess_input[1]~input .bus_hold = "false";
defparam \mess_input[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X65_Y65_N12
cycloneive_lcell_comb \Selector3~0 (
// Equation(s):
// \Selector3~0_combout  = (\mess_input[1]~input_o  & \state_reg.compute_key~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mess_input[1]~input_o ),
	.datad(\state_reg.compute_key~q ),
	.cin(gnd),
	.combout(\Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~0 .lut_mask = 16'hF000;
defparam \Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y65_N16
cycloneive_lcell_comb \modPower_base[1] (
// Equation(s):
// modPower_base[1] = (GLOBAL(\state_reg.idle~clkctrl_outclk ) & ((\Selector3~0_combout ))) # (!GLOBAL(\state_reg.idle~clkctrl_outclk ) & (modPower_base[1]))

	.dataa(gnd),
	.datab(modPower_base[1]),
	.datac(\state_reg.idle~clkctrl_outclk ),
	.datad(\Selector3~0_combout ),
	.cin(gnd),
	.combout(modPower_base[1]),
	.cout());
// synopsys translate_off
defparam \modPower_base[1] .lut_mask = 16'hFC0C;
defparam \modPower_base[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X65_Y73_N15
cycloneive_io_ibuf \mess_input[0]~input (
	.i(mess_input[0]),
	.ibar(gnd),
	.o(\mess_input[0]~input_o ));
// synopsys translate_off
defparam \mess_input[0]~input .bus_hold = "false";
defparam \mess_input[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X65_Y65_N14
cycloneive_lcell_comb \Selector2~0 (
// Equation(s):
// \Selector2~0_combout  = (\mess_input[0]~input_o ) # (!\state_reg.compute_key~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mess_input[0]~input_o ),
	.datad(\state_reg.compute_key~q ),
	.cin(gnd),
	.combout(\Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~0 .lut_mask = 16'hF0FF;
defparam \Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y65_N26
cycloneive_lcell_comb \modPower_base[0] (
// Equation(s):
// modPower_base[0] = (GLOBAL(\state_reg.idle~clkctrl_outclk ) & ((\Selector2~0_combout ))) # (!GLOBAL(\state_reg.idle~clkctrl_outclk ) & (modPower_base[0]))

	.dataa(modPower_base[0]),
	.datab(gnd),
	.datac(\state_reg.idle~clkctrl_outclk ),
	.datad(\Selector2~0_combout ),
	.cin(gnd),
	.combout(modPower_base[0]),
	.cout());
// synopsys translate_off
defparam \modPower_base[0] .lut_mask = 16'hFA0A;
defparam \modPower_base[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y65_N8
cycloneive_lcell_comb \modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~0 (
// Equation(s):
// \modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~0_combout  = modPower_base[0] $ (VCC)
// \modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~1  = CARRY(modPower_base[0])

	.dataa(modPower_base[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~0_combout ),
	.cout(\modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~1 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~0 .lut_mask = 16'h55AA;
defparam \modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y65_N10
cycloneive_lcell_comb \modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~2 (
// Equation(s):
// \modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~2_combout  = (modPower_base[1] & (\modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~1  & VCC)) # (!modPower_base[1] & 
// (!\modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~1 ))
// \modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~3  = CARRY((!modPower_base[1] & !\modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~1 ))

	.dataa(modPower_base[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~1 ),
	.combout(\modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~2_combout ),
	.cout(\modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~3 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~2 .lut_mask = 16'hA505;
defparam \modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y65_N12
cycloneive_lcell_comb \modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~4 (
// Equation(s):
// \modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~4_combout  = (modPower_base[2] & ((GND) # (!\modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~3 ))) # (!modPower_base[2] & 
// (\modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~3  $ (GND)))
// \modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~5  = CARRY((modPower_base[2]) # (!\modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~3 ))

	.dataa(gnd),
	.datab(modPower_base[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~3 ),
	.combout(\modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~4_combout ),
	.cout(\modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~5 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~4 .lut_mask = 16'h3CCF;
defparam \modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y65_N14
cycloneive_lcell_comb \modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~6 (
// Equation(s):
// \modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~6_combout  = (modPower_base[3] & (!\modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~5 )) # (!modPower_base[3] & ((\modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~5 
// ) # (GND)))
// \modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~7  = CARRY((!\modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~5 ) # (!modPower_base[3]))

	.dataa(gnd),
	.datab(modPower_base[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~5 ),
	.combout(\modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~6_combout ),
	.cout(\modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~7 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~6 .lut_mask = 16'h3C3F;
defparam \modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y65_N16
cycloneive_lcell_comb \modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~8 (
// Equation(s):
// \modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~8_combout  = (modPower_base[4] & ((GND) # (!\modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~7 ))) # (!modPower_base[4] & 
// (\modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~7  $ (GND)))
// \modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~9  = CARRY((modPower_base[4]) # (!\modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~7 ))

	.dataa(modPower_base[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~7 ),
	.combout(\modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~8_combout ),
	.cout(\modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~9 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~8 .lut_mask = 16'h5AAF;
defparam \modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y65_N18
cycloneive_lcell_comb \modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~10 (
// Equation(s):
// \modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~10_combout  = (modPower_base[5] & (\modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~9  & VCC)) # (!modPower_base[5] & 
// (!\modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~9 ))
// \modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~11  = CARRY((!modPower_base[5] & !\modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~9 ))

	.dataa(modPower_base[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~9 ),
	.combout(\modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~10_combout ),
	.cout(\modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~11 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~10 .lut_mask = 16'hA505;
defparam \modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y65_N20
cycloneive_lcell_comb \modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~12 (
// Equation(s):
// \modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~12_combout  = (modPower_base[6] & ((GND) # (!\modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~11 ))) # (!modPower_base[6] & 
// (\modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~11  $ (GND)))
// \modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~13  = CARRY((modPower_base[6]) # (!\modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~11 ))

	.dataa(gnd),
	.datab(modPower_base[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~11 ),
	.combout(\modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~12_combout ),
	.cout(\modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~13 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~12 .lut_mask = 16'h3CCF;
defparam \modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y65_N22
cycloneive_lcell_comb \modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~14 (
// Equation(s):
// \modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~14_combout  = (modPower_base[7] & (!\modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~13 )) # (!modPower_base[7] & 
// ((\modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~13 ) # (GND)))
// \modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~15  = CARRY((!\modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~13 ) # (!modPower_base[7]))

	.dataa(gnd),
	.datab(modPower_base[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~13 ),
	.combout(\modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~14_combout ),
	.cout(\modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~15 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~14 .lut_mask = 16'h3C3F;
defparam \modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y65_N24
cycloneive_lcell_comb \modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~16 (
// Equation(s):
// \modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~16_combout  = \modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~15 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~15 ),
	.combout(\modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~16_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~16 .lut_mask = 16'hF0F0;
defparam \modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y65_N28
cycloneive_lcell_comb \modularPowering_inst|Selector1~1 (
// Equation(s):
// \modularPowering_inst|Selector1~1_combout  = (!\modularPowering_inst|state_reg.operations~q  & ((\modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~16_combout  & (modPower_base[7])) # 
// (!\modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~16_combout  & ((\modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~14_combout )))))

	.dataa(\modularPowering_inst|state_reg.operations~q ),
	.datab(modPower_base[7]),
	.datac(\modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~14_combout ),
	.datad(\modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~16_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Selector1~1 .lut_mask = 16'h4450;
defparam \modularPowering_inst|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y65_N28
cycloneive_lcell_comb \modularPowering_inst|Selector1~3 (
// Equation(s):
// \modularPowering_inst|Selector1~3_combout  = (\modularPowering_inst|Selector1~0_combout ) # ((\modularPowering_inst|Selector1~1_combout ) # ((\modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~14_combout  & 
// \modularPowering_inst|Selector1~2_combout )))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~14_combout ),
	.datab(\modularPowering_inst|Selector1~2_combout ),
	.datac(\modularPowering_inst|Selector1~0_combout ),
	.datad(\modularPowering_inst|Selector1~1_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Selector1~3_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Selector1~3 .lut_mask = 16'hFFF8;
defparam \modularPowering_inst|Selector1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y63_N30
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[81]~208 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[81]~208_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~18_combout  & \modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT6 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~18_combout ),
	.datad(\modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT6 ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[81]~208_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[81]~208 .lut_mask = 16'hF000;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[81]~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y63_N26
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[91]~216 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[91]~216_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~2_combout  & !\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~2_combout ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[91]~216_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[91]~216 .lut_mask = 16'h00F0;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[91]~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y64_N14
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[101]~224 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[101]~224_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~4_combout  & !\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~18_combout )

	.dataa(gnd),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~4_combout ),
	.datac(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[101]~224_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[101]~224 .lut_mask = 16'h0C0C;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[101]~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y65_N26
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[121]~280 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[121]~280_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~18_combout  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[111]~275_combout ) # 
// ((\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~6_combout  & !\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~18_combout ))))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~6_combout ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[111]~275_combout ),
	.datac(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~18_combout ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[121]~280_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[121]~280 .lut_mask = 16'hCE00;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[121]~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y65_N28
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[131]~248 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[131]~248_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~8_combout  & !\modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~16_combout )

	.dataa(gnd),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~8_combout ),
	.datac(gnd),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~16_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[131]~248_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[131]~248 .lut_mask = 16'h00CC;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[131]~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y65_N30
cycloneive_lcell_comb \modularPowering_inst|Selector2~0 (
// Equation(s):
// \modularPowering_inst|Selector2~0_combout  = (\modularPowering_inst|state_reg.operations~q  & (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~18_combout  & 
// ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[131]~248_combout ) # (\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[131]~285_combout ))))

	.dataa(\modularPowering_inst|state_reg.operations~q ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[131]~248_combout ),
	.datac(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[131]~285_combout ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Selector2~0 .lut_mask = 16'hA800;
defparam \modularPowering_inst|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y65_N6
cycloneive_lcell_comb \modularPowering_inst|Selector2~1 (
// Equation(s):
// \modularPowering_inst|Selector2~1_combout  = (!\modularPowering_inst|state_reg.operations~q  & ((\modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~16_combout  & ((modPower_base[6]))) # 
// (!\modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~16_combout  & (\modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~12_combout ))))

	.dataa(\modularPowering_inst|state_reg.operations~q ),
	.datab(\modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~12_combout ),
	.datac(modPower_base[6]),
	.datad(\modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~16_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Selector2~1 .lut_mask = 16'h5044;
defparam \modularPowering_inst|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y65_N26
cycloneive_lcell_comb \modularPowering_inst|Selector2~2 (
// Equation(s):
// \modularPowering_inst|Selector2~2_combout  = (\modularPowering_inst|Selector2~0_combout ) # ((\modularPowering_inst|Selector2~1_combout ) # ((\modularPowering_inst|Selector1~2_combout  & 
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~12_combout )))

	.dataa(\modularPowering_inst|Selector2~0_combout ),
	.datab(\modularPowering_inst|Selector1~2_combout ),
	.datac(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~12_combout ),
	.datad(\modularPowering_inst|Selector2~1_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Selector2~2 .lut_mask = 16'hFFEA;
defparam \modularPowering_inst|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y63_N14
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[90]~218 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[90]~218_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~0_combout  & !\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~0_combout ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[90]~218_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[90]~218 .lut_mask = 16'h00F0;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[90]~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y65_N30
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[110]~276 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[110]~276_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~18_combout  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[100]~298_combout ) # 
// ((!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~18_combout  & \modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~2_combout ))))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~18_combout ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~2_combout ),
	.datac(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[100]~298_combout ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[110]~276_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[110]~276 .lut_mask = 16'hF400;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[110]~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y65_N12
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[120]~281 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[120]~281_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~18_combout  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[110]~276_combout ) # 
// ((!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~18_combout  & \modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~4_combout ))))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[110]~276_combout ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~18_combout ),
	.datac(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~4_combout ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[120]~281_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[120]~281 .lut_mask = 16'hBA00;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[120]~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y65_N4
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[130]~286 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[130]~286_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~16_combout  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[120]~281_combout ) # 
// ((!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~18_combout  & \modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~6_combout ))))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[120]~281_combout ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~18_combout ),
	.datac(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~6_combout ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~16_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[130]~286_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[130]~286 .lut_mask = 16'hBA00;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[130]~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y65_N2
cycloneive_lcell_comb \modularPowering_inst|Selector3~0 (
// Equation(s):
// \modularPowering_inst|Selector3~0_combout  = (\modularPowering_inst|state_reg.operations~q  & (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~18_combout  & 
// ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[130]~286_combout ) # (\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[130]~249_combout ))))

	.dataa(\modularPowering_inst|state_reg.operations~q ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[130]~286_combout ),
	.datac(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[130]~249_combout ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Selector3~0 .lut_mask = 16'hA800;
defparam \modularPowering_inst|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y65_N0
cycloneive_lcell_comb \modularPowering_inst|Selector3~1 (
// Equation(s):
// \modularPowering_inst|Selector3~1_combout  = (!\modularPowering_inst|state_reg.operations~q  & ((\modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~16_combout  & (modPower_base[5])) # 
// (!\modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~16_combout  & ((\modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~10_combout )))))

	.dataa(modPower_base[5]),
	.datab(\modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~10_combout ),
	.datac(\modularPowering_inst|state_reg.operations~q ),
	.datad(\modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~16_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Selector3~1 .lut_mask = 16'h0A0C;
defparam \modularPowering_inst|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y65_N16
cycloneive_lcell_comb \modularPowering_inst|Selector3~2 (
// Equation(s):
// \modularPowering_inst|Selector3~2_combout  = (\modularPowering_inst|Selector3~0_combout ) # ((\modularPowering_inst|Selector3~1_combout ) # ((\modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~10_combout  & 
// \modularPowering_inst|Selector1~2_combout )))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~10_combout ),
	.datab(\modularPowering_inst|Selector3~0_combout ),
	.datac(\modularPowering_inst|Selector1~2_combout ),
	.datad(\modularPowering_inst|Selector3~1_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Selector3~2 .lut_mask = 16'hFFEC;
defparam \modularPowering_inst|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y64_N24
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[118]~300 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[118]~300_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~18_combout  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~18_combout  & 
// ((\modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT3 ))) # (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~18_combout  & (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~0_combout ))))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~18_combout ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~0_combout ),
	.datac(\modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT3 ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[118]~300_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[118]~300 .lut_mask = 16'hE400;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[118]~300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y65_N0
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[128]~251 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[128]~251_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~2_combout  & !\modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~16_combout )

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~16_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[128]~251_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[128]~251 .lut_mask = 16'h00AA;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[128]~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y65_N10
cycloneive_lcell_comb \modularPowering_inst|Selector5~0 (
// Equation(s):
// \modularPowering_inst|Selector5~0_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~18_combout  & (\modularPowering_inst|state_reg.operations~q  & 
// ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[128]~251_combout ) # (\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[128]~288_combout ))))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~18_combout ),
	.datab(\modularPowering_inst|state_reg.operations~q ),
	.datac(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[128]~251_combout ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[128]~288_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Selector5~0 .lut_mask = 16'h8880;
defparam \modularPowering_inst|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y65_N14
cycloneive_lcell_comb \modularPowering_inst|Selector5~1 (
// Equation(s):
// \modularPowering_inst|Selector5~1_combout  = (!\modularPowering_inst|state_reg.operations~q  & ((\modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~16_combout  & ((modPower_base[3]))) # 
// (!\modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~16_combout  & (\modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~6_combout ))))

	.dataa(\modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~6_combout ),
	.datab(\modularPowering_inst|state_reg.operations~q ),
	.datac(modPower_base[3]),
	.datad(\modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~16_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Selector5~1 .lut_mask = 16'h3022;
defparam \modularPowering_inst|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y65_N4
cycloneive_lcell_comb \modularPowering_inst|Selector5~2 (
// Equation(s):
// \modularPowering_inst|Selector5~2_combout  = (\modularPowering_inst|Selector5~0_combout ) # ((\modularPowering_inst|Selector5~1_combout ) # ((\modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~6_combout  & 
// \modularPowering_inst|Selector1~2_combout )))

	.dataa(\modularPowering_inst|Selector5~0_combout ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~6_combout ),
	.datac(\modularPowering_inst|Selector1~2_combout ),
	.datad(\modularPowering_inst|Selector5~1_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Selector5~2 .lut_mask = 16'hFFEA;
defparam \modularPowering_inst|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y65_N16
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[127]~301 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[127]~301_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~16_combout  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~18_combout  & 
// ((\modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT2 ))) # (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~18_combout  & (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~0_combout ))))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~0_combout ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~18_combout ),
	.datac(\modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT2 ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~16_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[127]~301_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[127]~301 .lut_mask = 16'hE200;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[127]~301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y65_N12
cycloneive_lcell_comb \modularPowering_inst|Selector6~0 (
// Equation(s):
// \modularPowering_inst|Selector6~0_combout  = (\modularPowering_inst|state_reg.operations~q  & (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~18_combout  & 
// ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[127]~301_combout ) # (\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[127]~252_combout ))))

	.dataa(\modularPowering_inst|state_reg.operations~q ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[127]~301_combout ),
	.datac(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~18_combout ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[127]~252_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Selector6~0 .lut_mask = 16'hA080;
defparam \modularPowering_inst|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y65_N24
cycloneive_lcell_comb \modularPowering_inst|Selector6~1 (
// Equation(s):
// \modularPowering_inst|Selector6~1_combout  = (!\modularPowering_inst|state_reg.operations~q  & ((\modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~16_combout  & ((modPower_base[2]))) # 
// (!\modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~16_combout  & (\modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~4_combout ))))

	.dataa(\modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~4_combout ),
	.datab(\modularPowering_inst|state_reg.operations~q ),
	.datac(modPower_base[2]),
	.datad(\modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~16_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Selector6~1 .lut_mask = 16'h3022;
defparam \modularPowering_inst|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y65_N14
cycloneive_lcell_comb \modularPowering_inst|Selector6~2 (
// Equation(s):
// \modularPowering_inst|Selector6~2_combout  = (\modularPowering_inst|Selector6~0_combout ) # ((\modularPowering_inst|Selector6~1_combout ) # ((\modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~4_combout  & 
// \modularPowering_inst|Selector1~2_combout )))

	.dataa(\modularPowering_inst|Selector6~0_combout ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~4_combout ),
	.datac(\modularPowering_inst|Selector1~2_combout ),
	.datad(\modularPowering_inst|Selector6~1_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Selector6~2 .lut_mask = 16'hFFEA;
defparam \modularPowering_inst|Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y61_N2
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[68]~181 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[68]~181_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~10_combout  & !\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~10_combout ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~16_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[68]~181_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[68]~181 .lut_mask = 16'h00F0;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[68]~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y61_N4
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[78]~290 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[78]~290_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~18_combout  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~16_combout  & 
// ((\modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT13 ))) # (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~16_combout  & (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~10_combout ))))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~10_combout ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~16_combout ),
	.datac(\modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT13 ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[78]~290_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[78]~290 .lut_mask = 16'hE200;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[78]~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y63_N24
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[88]~253 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[88]~253_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~18_combout  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[78]~290_combout ) # 
// ((\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~12_combout  & !\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~18_combout ))))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~12_combout ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~18_combout ),
	.datac(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~18_combout ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[78]~290_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[88]~253_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[88]~253 .lut_mask = 16'hF020;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[88]~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y61_N2
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[78]~193 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[78]~193_combout  = (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~18_combout  & \modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~12_combout )

	.dataa(gnd),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~18_combout ),
	.datac(gnd),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~12_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[78]~193_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[78]~193 .lut_mask = 16'h3300;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[78]~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y61_N8
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[77]~194 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[77]~194_combout  = (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~18_combout  & \modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~10_combout )

	.dataa(gnd),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~18_combout ),
	.datac(gnd),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~10_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[77]~194_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[77]~194 .lut_mask = 16'h3300;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[77]~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y61_N16
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[76]~195 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[76]~195_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~8_combout  & !\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~8_combout ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[76]~195_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[76]~195 .lut_mask = 16'h00F0;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[76]~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y61_N6
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[76]~292 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[76]~292_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~18_combout  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~16_combout  & 
// (\modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT11 )) # (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~16_combout  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~6_combout )))))

	.dataa(\modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT11 ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~16_combout ),
	.datac(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~6_combout ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[76]~292_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[76]~292 .lut_mask = 16'hB800;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[76]~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y61_N22
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~10 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~10_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~9  & (((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[76]~195_combout ) # 
// (\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[76]~292_combout )))) # (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~9  & (!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[76]~195_combout  & 
// (!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[76]~292_combout )))
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~11  = CARRY((!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[76]~195_combout  & (!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[76]~292_combout  & 
// !\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~9 )))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[76]~195_combout ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[76]~292_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~9 ),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~10_combout ),
	.cout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~11 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~10 .lut_mask = 16'hE101;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y61_N24
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~12 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~12_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~11  & ((((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[77]~291_combout ) # 
// (\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[77]~194_combout ))))) # (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~11  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[77]~291_combout ) # 
// ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[77]~194_combout ) # (GND))))
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~13  = CARRY((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[77]~291_combout ) # ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[77]~194_combout ) # 
// (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~11 )))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[77]~291_combout ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[77]~194_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~11 ),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~12_combout ),
	.cout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~13 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~12 .lut_mask = 16'h1EEF;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y61_N26
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~14 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~14_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[78]~290_combout  & (((!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~13 )))) # 
// (!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[78]~290_combout  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[78]~193_combout  & (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~13 )) # 
// (!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[78]~193_combout  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~13 ) # (GND)))))
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~15  = CARRY(((!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[78]~290_combout  & !\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[78]~193_combout )) # 
// (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~13 ))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[78]~290_combout ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[78]~193_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~13 ),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~14_combout ),
	.cout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~15 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~14 .lut_mask = 16'h1E1F;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y63_N0
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[88]~201 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[88]~201_combout  = (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~18_combout  & \modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~18_combout ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~14_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[88]~201_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[88]~201 .lut_mask = 16'h0F00;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[88]~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y63_N30
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[87]~254 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[87]~254_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~18_combout  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[77]~291_combout ) # 
// ((!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~18_combout  & \modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~10_combout ))))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~18_combout ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[77]~291_combout ),
	.datac(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~18_combout ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~10_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[87]~254_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[87]~254 .lut_mask = 16'hD0C0;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[87]~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y63_N26
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[87]~202 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[87]~202_combout  = (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~18_combout  & \modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~18_combout ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~12_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[87]~202_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[87]~202 .lut_mask = 16'h0F00;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[87]~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y61_N10
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[86]~203 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[86]~203_combout  = (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~18_combout  & \modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~18_combout ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~10_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[86]~203_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[86]~203 .lut_mask = 16'h0F00;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[86]~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y61_N4
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[86]~255 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[86]~255_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~18_combout  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[76]~292_combout ) # 
// ((\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~8_combout  & !\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~18_combout ))))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~8_combout ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~18_combout ),
	.datac(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~18_combout ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[76]~292_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[86]~255_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[86]~255 .lut_mask = 16'hF020;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[86]~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y63_N14
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~12 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~12_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~11  & ((((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[86]~203_combout ) # 
// (\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[86]~255_combout ))))) # (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~11  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[86]~203_combout ) # 
// ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[86]~255_combout ) # (GND))))
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~13  = CARRY((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[86]~203_combout ) # ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[86]~255_combout ) # 
// (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~11 )))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[86]~203_combout ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[86]~255_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~11 ),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~12_combout ),
	.cout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~13 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~12 .lut_mask = 16'h1EEF;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y63_N16
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~14 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~14_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[87]~254_combout  & (((!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~13 )))) # 
// (!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[87]~254_combout  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[87]~202_combout  & (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~13 )) # 
// (!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[87]~202_combout  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~13 ) # (GND)))))
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~15  = CARRY(((!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[87]~254_combout  & !\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[87]~202_combout )) # 
// (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~13 ))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[87]~254_combout ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[87]~202_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~13 ),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~14_combout ),
	.cout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~15 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~14 .lut_mask = 16'h1E1F;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y63_N18
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~17 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~17_cout  = CARRY((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[88]~253_combout ) # ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[88]~201_combout ) 
// # (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~15 )))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[88]~253_combout ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[88]~201_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~15 ),
	.combout(),
	.cout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~17_cout ));
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~17 .lut_mask = 16'h00EF;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y63_N20
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~18 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~18_combout  = !\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~17_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~17_cout ),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~18_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~18 .lut_mask = 16'h0F0F;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y61_N18
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[104]~267 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[104]~267_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~18_combout  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[94]~262_combout ) # 
// ((!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~18_combout  & \modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~8_combout ))))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~18_combout ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[94]~262_combout ),
	.datac(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~8_combout ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[104]~267_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[104]~267 .lut_mask = 16'hDC00;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[104]~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y61_N24
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[114]~272 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[114]~272_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~18_combout  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[104]~267_combout ) # 
// ((!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~18_combout  & \modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~10_combout ))))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~18_combout ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[104]~267_combout ),
	.datac(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~10_combout ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[114]~272_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[114]~272 .lut_mask = 16'hDC00;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[114]~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y65_N26
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[124]~277 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[124]~277_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~18_combout  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[114]~272_combout ) # 
// ((\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~12_combout  & !\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~18_combout ))))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[114]~272_combout ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~12_combout ),
	.datac(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~18_combout ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[124]~277_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[124]~277 .lut_mask = 16'hAE00;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[124]~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y64_N0
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[124]~237 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[124]~237_combout  = (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~18_combout  & \modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~18_combout ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~14_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[124]~237_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[124]~237 .lut_mask = 16'h0F00;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[124]~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y64_N16
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[123]~278 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[123]~278_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~18_combout  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[113]~273_combout ) # 
// ((!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~18_combout  & \modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~10_combout ))))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[113]~273_combout ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~18_combout ),
	.datac(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~10_combout ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[123]~278_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[123]~278 .lut_mask = 16'hBA00;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[123]~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y64_N6
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[123]~238 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[123]~238_combout  = (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~18_combout  & \modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~18_combout ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~12_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[123]~238_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[123]~238 .lut_mask = 16'h0F00;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[123]~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y65_N20
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~12 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~12_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~11  & (((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[123]~278_combout ) # 
// (\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[123]~238_combout )))) # (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~11  & ((((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[123]~278_combout ) # 
// (\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[123]~238_combout )))))
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~13  = CARRY((!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~11  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[123]~278_combout ) # 
// (\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[123]~238_combout ))))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[123]~278_combout ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[123]~238_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~11 ),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~12_combout ),
	.cout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~13 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~12 .lut_mask = 16'hE10E;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y65_N22
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~15 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~15_cout  = CARRY((!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[124]~277_combout  & (!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[124]~237_combout  
// & !\modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~13 )))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[124]~277_combout ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[124]~237_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~13 ),
	.combout(),
	.cout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~15_cout ));
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~15 .lut_mask = 16'h0001;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y65_N24
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~16 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~16_combout  = \modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~15_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~15_cout ),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~16_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~16 .lut_mask = 16'hF0F0;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y61_N22
cycloneive_lcell_comb \modularPowering_inst|Selector7~1 (
// Equation(s):
// \modularPowering_inst|Selector7~1_combout  = (\modularPowering_inst|state_reg.operations~q  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~18_combout  & ((!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~16_combout ))) # 
// (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~18_combout  & (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~2_combout ))))

	.dataa(\modularPowering_inst|state_reg.operations~q ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~2_combout ),
	.datac(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~16_combout ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Selector7~1 .lut_mask = 16'h0A88;
defparam \modularPowering_inst|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y61_N28
cycloneive_lcell_comb \modularPowering_inst|Selector7~0 (
// Equation(s):
// \modularPowering_inst|Selector7~0_combout  = (!\modularPowering_inst|state_reg.operations~q  & ((\modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~16_combout  & (modPower_base[1])) # 
// (!\modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~16_combout  & ((\modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~2_combout )))))

	.dataa(\modularPowering_inst|state_reg.operations~q ),
	.datab(modPower_base[1]),
	.datac(\modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~2_combout ),
	.datad(\modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~16_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Selector7~0 .lut_mask = 16'h4450;
defparam \modularPowering_inst|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y61_N20
cycloneive_lcell_comb \modularPowering_inst|Selector7~2 (
// Equation(s):
// \modularPowering_inst|Selector7~2_combout  = (\modularPowering_inst|Selector7~1_combout ) # (\modularPowering_inst|Selector7~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Selector7~1_combout ),
	.datad(\modularPowering_inst|Selector7~0_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Selector7~2 .lut_mask = 16'hFFF0;
defparam \modularPowering_inst|Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y61_N6
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[79]~289 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[79]~289_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~18_combout  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~16_combout  & 
// (\modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT14 )) # (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~16_combout  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~12_combout )))))

	.dataa(\modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT14 ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~16_combout ),
	.datac(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~12_combout ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[79]~289_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[79]~289 .lut_mask = 16'hB800;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[79]~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y61_N0
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[79]~192 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[79]~192_combout  = (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~18_combout  & \modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~14_combout )

	.dataa(gnd),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~18_combout ),
	.datac(gnd),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~14_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[79]~192_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[79]~192 .lut_mask = 16'h3300;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[79]~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y61_N28
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~17 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~17_cout  = CARRY((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[79]~289_combout ) # ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[79]~192_combout ) 
// # (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~15 )))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[79]~289_combout ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[79]~192_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~15 ),
	.combout(),
	.cout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~17_cout ));
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~17 .lut_mask = 16'h00EF;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y61_N30
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~18 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~18_combout  = !\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~17_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~17_cout ),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~18_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~18 .lut_mask = 16'h0F0F;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y63_N30
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[96]~260 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[96]~260_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~18_combout  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[86]~255_combout ) # 
// ((!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~18_combout  & \modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~10_combout ))))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~18_combout ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~10_combout ),
	.datac(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~18_combout ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[86]~255_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[96]~260_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[96]~260 .lut_mask = 16'hF040;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[96]~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y64_N4
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[106]~265 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[106]~265_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~18_combout  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[96]~260_combout ) # 
// ((!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~18_combout  & \modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~12_combout ))))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[96]~260_combout ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~18_combout ),
	.datac(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~12_combout ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[106]~265_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[106]~265 .lut_mask = 16'hBA00;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[106]~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y63_N28
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[96]~211 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[96]~211_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~12_combout  & !\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~12_combout ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[96]~211_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[96]~211 .lut_mask = 16'h00F0;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[96]~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y63_N22
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~14 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~14_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[96]~260_combout  & (((!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~13 )))) # 
// (!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[96]~260_combout  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[96]~211_combout  & (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~13 )) # 
// (!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[96]~211_combout  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~13 ) # (GND)))))
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~15  = CARRY(((!\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[96]~260_combout  & !\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[96]~211_combout )) # 
// (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~13 ))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[96]~260_combout ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[96]~211_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~13 ),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~14_combout ),
	.cout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~15 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~14 .lut_mask = 16'h1E1F;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y64_N28
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[106]~219 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[106]~219_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~14_combout  & !\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~14_combout ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[106]~219_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[106]~219 .lut_mask = 16'h00F0;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[106]~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y64_N24
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~17 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~17_cout  = CARRY((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[106]~265_combout ) # ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[106]~219_combout 
// ) # (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~15 )))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[106]~265_combout ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[106]~219_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~15 ),
	.combout(),
	.cout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~17_cout ));
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~17 .lut_mask = 16'h00EF;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y64_N26
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~18 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~18_combout  = !\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~17_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~17_cout ),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~18_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~18 .lut_mask = 16'h0F0F;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y64_N2
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[113]~230 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[113]~230_combout  = (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~18_combout  & \modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~18_combout ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~10_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[113]~230_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[113]~230 .lut_mask = 16'h0F00;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[113]~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y64_N10
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[133]~283 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[133]~283_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~16_combout  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[123]~278_combout ) # 
// ((\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~12_combout  & !\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~18_combout ))))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~12_combout ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~18_combout ),
	.datac(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~16_combout ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[123]~278_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[133]~283_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[133]~283 .lut_mask = 16'hF020;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[133]~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y65_N24
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[133]~246 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[133]~246_combout  = (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~16_combout  & \modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~12_combout )

	.dataa(gnd),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~16_combout ),
	.datac(gnd),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~12_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[133]~246_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[133]~246 .lut_mask = 16'h3300;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[133]~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y65_N18
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~17 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~17_cout  = CARRY((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[133]~283_combout ) # ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[133]~246_combout 
// ) # (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~15 )))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[133]~283_combout ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[133]~246_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~15 ),
	.combout(),
	.cout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~17_cout ));
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~17 .lut_mask = 16'h00EF;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y65_N20
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~18 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~18_combout  = !\modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~17_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~17_cout ),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~18_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~18 .lut_mask = 16'h0F0F;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y65_N8
cycloneive_lcell_comb \modularPowering_inst|Selector8~1 (
// Equation(s):
// \modularPowering_inst|Selector8~1_combout  = (\modularPowering_inst|state_reg.operations~q  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~18_combout  & (\modularPowering_inst|base_reg[0]~_Duplicate_3_q )) # 
// (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~18_combout  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~0_combout )))))

	.dataa(\modularPowering_inst|state_reg.operations~q ),
	.datab(\modularPowering_inst|base_reg[0]~_Duplicate_3_q ),
	.datac(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~0_combout ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Selector8~1 .lut_mask = 16'h88A0;
defparam \modularPowering_inst|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y65_N4
cycloneive_lcell_comb \modularPowering_inst|Selector8~0 (
// Equation(s):
// \modularPowering_inst|Selector8~0_combout  = (!\modularPowering_inst|state_reg.operations~q  & ((\modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~16_combout  & (modPower_base[0])) # 
// (!\modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~16_combout  & ((\modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~0_combout )))))

	.dataa(\modularPowering_inst|state_reg.operations~q ),
	.datab(modPower_base[0]),
	.datac(\modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~0_combout ),
	.datad(\modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~16_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Selector8~0 .lut_mask = 16'h4450;
defparam \modularPowering_inst|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y65_N2
cycloneive_lcell_comb \modularPowering_inst|Selector8~2 (
// Equation(s):
// \modularPowering_inst|Selector8~2_combout  = (\modularPowering_inst|Selector8~1_combout ) # (\modularPowering_inst|Selector8~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Selector8~1_combout ),
	.datad(\modularPowering_inst|Selector8~0_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Selector8~2_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Selector8~2 .lut_mask = 16'hFFF0;
defparam \modularPowering_inst|Selector8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y61_N2
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[77]~291 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[77]~291_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~18_combout  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~16_combout  & 
// (\modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT12 )) # (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~16_combout  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~8_combout )))))

	.dataa(\modularPowering_inst|Mult1|auto_generated|mac_out2~DATAOUT12 ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~16_combout ),
	.datac(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_12~8_combout ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_13~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[77]~291_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[77]~291 .lut_mask = 16'hB800;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[77]~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y63_N4
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[97]~259 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[97]~259_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~18_combout  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[87]~254_combout ) # 
// ((\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~12_combout  & !\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~18_combout ))))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~12_combout ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[87]~254_combout ),
	.datac(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~18_combout ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_14~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[97]~259_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[97]~259 .lut_mask = 16'hC0E0;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[97]~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y63_N28
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[97]~210 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[97]~210_combout  = (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~18_combout  & \modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~18_combout ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_1~14_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[97]~210_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[97]~210 .lut_mask = 16'h0F00;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[97]~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y63_N24
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~17 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~17_cout  = CARRY((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[97]~259_combout ) # ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[97]~210_combout ) 
// # (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~15 )))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[97]~259_combout ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[97]~210_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~15 ),
	.combout(),
	.cout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~17_cout ));
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~17 .lut_mask = 16'h00EF;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y63_N26
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~18 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~18_combout  = !\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~17_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~17_cout ),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~18_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~18 .lut_mask = 16'h0F0F;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y64_N16
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[99]~227 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[99]~227_combout  = (!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~18_combout  & \modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~18_combout ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_2~0_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[99]~227_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[99]~227 .lut_mask = 16'h0F00;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[99]~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y65_N10
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[119]~282 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[119]~282_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~18_combout  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[109]~299_combout ) # 
// ((\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~2_combout  & !\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~18_combout ))))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~2_combout ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_3~18_combout ),
	.datac(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[109]~299_combout ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[119]~282_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[119]~282 .lut_mask = 16'hF200;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[119]~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y65_N18
cycloneive_lcell_comb \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[129]~287 (
// Equation(s):
// \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[129]~287_combout  = (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~16_combout  & ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[119]~282_combout ) # 
// ((!\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~18_combout  & \modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~4_combout ))))

	.dataa(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[119]~282_combout ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~18_combout ),
	.datac(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_4~4_combout ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_5~16_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[129]~287_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[129]~287 .lut_mask = 16'hBA00;
defparam \modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[129]~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y65_N22
cycloneive_lcell_comb \modularPowering_inst|Selector4~0 (
// Equation(s):
// \modularPowering_inst|Selector4~0_combout  = (\modularPowering_inst|state_reg.operations~q  & (\modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~18_combout  & 
// ((\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[129]~287_combout ) # (\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[129]~250_combout ))))

	.dataa(\modularPowering_inst|state_reg.operations~q ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[129]~287_combout ),
	.datac(\modularPowering_inst|Mod2|auto_generated|divider|divider|StageOut[129]~250_combout ),
	.datad(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Selector4~0 .lut_mask = 16'hA800;
defparam \modularPowering_inst|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y65_N20
cycloneive_lcell_comb \modularPowering_inst|Selector4~1 (
// Equation(s):
// \modularPowering_inst|Selector4~1_combout  = (!\modularPowering_inst|state_reg.operations~q  & ((\modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~16_combout  & (modPower_base[4])) # 
// (!\modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~16_combout  & ((\modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~8_combout )))))

	.dataa(\modularPowering_inst|state_reg.operations~q ),
	.datab(modPower_base[4]),
	.datac(\modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~8_combout ),
	.datad(\modularPowering_inst|Mod0|auto_generated|divider|divider|op_6~16_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Selector4~1 .lut_mask = 16'h4450;
defparam \modularPowering_inst|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y65_N6
cycloneive_lcell_comb \modularPowering_inst|Selector4~2 (
// Equation(s):
// \modularPowering_inst|Selector4~2_combout  = (\modularPowering_inst|Selector4~0_combout ) # ((\modularPowering_inst|Selector4~1_combout ) # ((\modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~8_combout  & 
// \modularPowering_inst|Selector1~2_combout )))

	.dataa(\modularPowering_inst|Selector4~0_combout ),
	.datab(\modularPowering_inst|Mod2|auto_generated|divider|divider|op_6~8_combout ),
	.datac(\modularPowering_inst|Selector1~2_combout ),
	.datad(\modularPowering_inst|Selector4~1_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Selector4~2 .lut_mask = 16'hFFEA;
defparam \modularPowering_inst|Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y65_N7
dffeas \modularPowering_inst|base_reg[4]~_Duplicate_3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\modularPowering_inst|Selector4~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\modularPowering_inst|base_reg[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modularPowering_inst|base_reg[4]~_Duplicate_3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modularPowering_inst|base_reg[4]~_Duplicate_3 .is_wysiwyg = "true";
defparam \modularPowering_inst|base_reg[4]~_Duplicate_3 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y65_N17
dffeas \modularPowering_inst|base_reg[5]~_Duplicate_3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\modularPowering_inst|Selector3~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\modularPowering_inst|base_reg[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modularPowering_inst|base_reg[5]~_Duplicate_3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modularPowering_inst|base_reg[5]~_Duplicate_3 .is_wysiwyg = "true";
defparam \modularPowering_inst|base_reg[5]~_Duplicate_3 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y65_N27
dffeas \modularPowering_inst|base_reg[6]~_Duplicate_3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\modularPowering_inst|Selector2~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\modularPowering_inst|base_reg[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modularPowering_inst|base_reg[6]~_Duplicate_3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modularPowering_inst|base_reg[6]~_Duplicate_3 .is_wysiwyg = "true";
defparam \modularPowering_inst|base_reg[6]~_Duplicate_3 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y65_N29
dffeas \modularPowering_inst|base_reg[7]~_Duplicate_3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\modularPowering_inst|Selector1~3_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\modularPowering_inst|base_reg[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modularPowering_inst|base_reg[7]~_Duplicate_3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modularPowering_inst|base_reg[7]~_Duplicate_3 .is_wysiwyg = "true";
defparam \modularPowering_inst|base_reg[7]~_Duplicate_3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y65_N28
cycloneive_lcell_comb \modularPowering_inst|Equal0~0 (
// Equation(s):
// \modularPowering_inst|Equal0~0_combout  = (!\modularPowering_inst|base_reg[4]~_Duplicate_3_q  & (!\modularPowering_inst|base_reg[5]~_Duplicate_3_q  & (!\modularPowering_inst|base_reg[6]~_Duplicate_3_q  & !\modularPowering_inst|base_reg[7]~_Duplicate_3_q 
// )))

	.dataa(\modularPowering_inst|base_reg[4]~_Duplicate_3_q ),
	.datab(\modularPowering_inst|base_reg[5]~_Duplicate_3_q ),
	.datac(\modularPowering_inst|base_reg[6]~_Duplicate_3_q ),
	.datad(\modularPowering_inst|base_reg[7]~_Duplicate_3_q ),
	.cin(gnd),
	.combout(\modularPowering_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Equal0~0 .lut_mask = 16'h0001;
defparam \modularPowering_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y61_N21
dffeas \modularPowering_inst|base_reg[1]~_Duplicate_3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\modularPowering_inst|Selector7~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\modularPowering_inst|base_reg[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modularPowering_inst|base_reg[1]~_Duplicate_3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modularPowering_inst|base_reg[1]~_Duplicate_3 .is_wysiwyg = "true";
defparam \modularPowering_inst|base_reg[1]~_Duplicate_3 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y65_N15
dffeas \modularPowering_inst|base_reg[2]~_Duplicate_3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\modularPowering_inst|Selector6~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\modularPowering_inst|base_reg[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modularPowering_inst|base_reg[2]~_Duplicate_3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modularPowering_inst|base_reg[2]~_Duplicate_3 .is_wysiwyg = "true";
defparam \modularPowering_inst|base_reg[2]~_Duplicate_3 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y65_N5
dffeas \modularPowering_inst|base_reg[3]~_Duplicate_3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\modularPowering_inst|Selector5~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\modularPowering_inst|base_reg[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modularPowering_inst|base_reg[3]~_Duplicate_3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modularPowering_inst|base_reg[3]~_Duplicate_3 .is_wysiwyg = "true";
defparam \modularPowering_inst|base_reg[3]~_Duplicate_3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y65_N8
cycloneive_lcell_comb \modularPowering_inst|Equal0~1 (
// Equation(s):
// \modularPowering_inst|Equal0~1_combout  = (!\modularPowering_inst|base_reg[1]~_Duplicate_3_q  & (!\modularPowering_inst|base_reg[2]~_Duplicate_3_q  & (!\modularPowering_inst|base_reg[3]~_Duplicate_3_q  & !\modularPowering_inst|base_reg[0]~_Duplicate_3_q 
// )))

	.dataa(\modularPowering_inst|base_reg[1]~_Duplicate_3_q ),
	.datab(\modularPowering_inst|base_reg[2]~_Duplicate_3_q ),
	.datac(\modularPowering_inst|base_reg[3]~_Duplicate_3_q ),
	.datad(\modularPowering_inst|base_reg[0]~_Duplicate_3_q ),
	.cin(gnd),
	.combout(\modularPowering_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Equal0~1 .lut_mask = 16'h0001;
defparam \modularPowering_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y69_N18
cycloneive_lcell_comb \modularPowering_inst|state_next.operations~2 (
// Equation(s):
// \modularPowering_inst|state_next.operations~2_combout  = (!\modularPowering_inst|LessThan0~1_combout  & (\modularPowering_inst|state_reg.check~q  & ((!\modularPowering_inst|Equal0~1_combout ) # (!\modularPowering_inst|Equal0~0_combout ))))

	.dataa(\modularPowering_inst|Equal0~0_combout ),
	.datab(\modularPowering_inst|LessThan0~1_combout ),
	.datac(\modularPowering_inst|Equal0~1_combout ),
	.datad(\modularPowering_inst|state_reg.check~q ),
	.cin(gnd),
	.combout(\modularPowering_inst|state_next.operations~2_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|state_next.operations~2 .lut_mask = 16'h1300;
defparam \modularPowering_inst|state_next.operations~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y69_N19
dffeas \modularPowering_inst|state_reg.operations (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\modularPowering_inst|state_next.operations~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ena~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modularPowering_inst|state_reg.operations~q ),
	.prn(vcc));
// synopsys translate_off
defparam \modularPowering_inst|state_reg.operations .is_wysiwyg = "true";
defparam \modularPowering_inst|state_reg.operations .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y63_N28
cycloneive_lcell_comb \modularPowering_inst|Selector18~0 (
// Equation(s):
// \modularPowering_inst|Selector18~0_combout  = (\modularPowering_inst|state_reg.init~q ) # ((!\modularPowering_inst|state_reg.operations~q  & \modularPowering_inst|exp_reg [6]))

	.dataa(\modularPowering_inst|state_reg.operations~q ),
	.datab(gnd),
	.datac(\modularPowering_inst|exp_reg [6]),
	.datad(\modularPowering_inst|state_reg.init~q ),
	.cin(gnd),
	.combout(\modularPowering_inst|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Selector18~0 .lut_mask = 16'hFF50;
defparam \modularPowering_inst|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y63_N29
dffeas \modularPowering_inst|exp_reg[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\modularPowering_inst|Selector18~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ena~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modularPowering_inst|exp_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \modularPowering_inst|exp_reg[6] .is_wysiwyg = "true";
defparam \modularPowering_inst|exp_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y63_N6
cycloneive_lcell_comb \modularPowering_inst|Selector19~0 (
// Equation(s):
// \modularPowering_inst|Selector19~0_combout  = (\modularPowering_inst|exp_reg [6]) # (!\modularPowering_inst|state_reg.operations~q )

	.dataa(\modularPowering_inst|state_reg.operations~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\modularPowering_inst|exp_reg [6]),
	.cin(gnd),
	.combout(\modularPowering_inst|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Selector19~0 .lut_mask = 16'hFF55;
defparam \modularPowering_inst|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y63_N7
dffeas \modularPowering_inst|exp_reg[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\modularPowering_inst|Selector19~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\modularPowering_inst|base_reg[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modularPowering_inst|exp_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \modularPowering_inst|exp_reg[5] .is_wysiwyg = "true";
defparam \modularPowering_inst|exp_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y63_N2
cycloneive_lcell_comb \modularPowering_inst|Selector20~0 (
// Equation(s):
// \modularPowering_inst|Selector20~0_combout  = (\modularPowering_inst|exp_reg [4] & !\modularPowering_inst|state_reg.init~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|exp_reg [4]),
	.datad(\modularPowering_inst|state_reg.init~q ),
	.cin(gnd),
	.combout(\modularPowering_inst|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Selector20~0 .lut_mask = 16'h00F0;
defparam \modularPowering_inst|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y63_N3
dffeas \modularPowering_inst|exp_reg[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\modularPowering_inst|Selector20~0_combout ),
	.asdata(\modularPowering_inst|exp_reg [5]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\modularPowering_inst|state_reg.operations~q ),
	.ena(\ena~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modularPowering_inst|exp_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \modularPowering_inst|exp_reg[4] .is_wysiwyg = "true";
defparam \modularPowering_inst|exp_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y63_N0
cycloneive_lcell_comb \modularPowering_inst|Selector21~0 (
// Equation(s):
// \modularPowering_inst|Selector21~0_combout  = (\modularPowering_inst|exp_reg [4]) # (!\modularPowering_inst|state_reg.operations~q )

	.dataa(\modularPowering_inst|state_reg.operations~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\modularPowering_inst|exp_reg [4]),
	.cin(gnd),
	.combout(\modularPowering_inst|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Selector21~0 .lut_mask = 16'hFF55;
defparam \modularPowering_inst|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y63_N1
dffeas \modularPowering_inst|exp_reg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\modularPowering_inst|Selector21~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\modularPowering_inst|base_reg[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modularPowering_inst|exp_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \modularPowering_inst|exp_reg[3] .is_wysiwyg = "true";
defparam \modularPowering_inst|exp_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y63_N18
cycloneive_lcell_comb \modularPowering_inst|Selector22~0 (
// Equation(s):
// \modularPowering_inst|Selector22~0_combout  = (\modularPowering_inst|exp_reg [3]) # (!\modularPowering_inst|state_reg.operations~q )

	.dataa(\modularPowering_inst|state_reg.operations~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\modularPowering_inst|exp_reg [3]),
	.cin(gnd),
	.combout(\modularPowering_inst|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Selector22~0 .lut_mask = 16'hFF55;
defparam \modularPowering_inst|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y63_N19
dffeas \modularPowering_inst|exp_reg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\modularPowering_inst|Selector22~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\modularPowering_inst|base_reg[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modularPowering_inst|exp_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \modularPowering_inst|exp_reg[2] .is_wysiwyg = "true";
defparam \modularPowering_inst|exp_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y63_N12
cycloneive_lcell_comb \modularPowering_inst|LessThan0~0 (
// Equation(s):
// \modularPowering_inst|LessThan0~0_combout  = (!\modularPowering_inst|exp_reg [5] & (!\modularPowering_inst|exp_reg [3] & (!\modularPowering_inst|exp_reg [2] & !\modularPowering_inst|exp_reg [6])))

	.dataa(\modularPowering_inst|exp_reg [5]),
	.datab(\modularPowering_inst|exp_reg [3]),
	.datac(\modularPowering_inst|exp_reg [2]),
	.datad(\modularPowering_inst|exp_reg [6]),
	.cin(gnd),
	.combout(\modularPowering_inst|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|LessThan0~0 .lut_mask = 16'h0001;
defparam \modularPowering_inst|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y63_N26
cycloneive_lcell_comb \modularPowering_inst|Selector23~0 (
// Equation(s):
// \modularPowering_inst|Selector23~0_combout  = (\modularPowering_inst|exp_reg [2]) # (!\modularPowering_inst|state_reg.operations~q )

	.dataa(gnd),
	.datab(\modularPowering_inst|exp_reg [2]),
	.datac(gnd),
	.datad(\modularPowering_inst|state_reg.operations~q ),
	.cin(gnd),
	.combout(\modularPowering_inst|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Selector23~0 .lut_mask = 16'hCCFF;
defparam \modularPowering_inst|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y63_N27
dffeas \modularPowering_inst|exp_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\modularPowering_inst|Selector23~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\modularPowering_inst|base_reg[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modularPowering_inst|exp_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \modularPowering_inst|exp_reg[1] .is_wysiwyg = "true";
defparam \modularPowering_inst|exp_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y63_N24
cycloneive_lcell_comb \modularPowering_inst|LessThan0~1 (
// Equation(s):
// \modularPowering_inst|LessThan0~1_combout  = (\modularPowering_inst|LessThan0~0_combout  & (!\modularPowering_inst|exp_reg [0] & (!\modularPowering_inst|exp_reg [1] & !\modularPowering_inst|exp_reg [4])))

	.dataa(\modularPowering_inst|LessThan0~0_combout ),
	.datab(\modularPowering_inst|exp_reg [0]),
	.datac(\modularPowering_inst|exp_reg [1]),
	.datad(\modularPowering_inst|exp_reg [4]),
	.cin(gnd),
	.combout(\modularPowering_inst|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|LessThan0~1 .lut_mask = 16'h0002;
defparam \modularPowering_inst|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y69_N14
cycloneive_lcell_comb \modularPowering_inst|Equal0~2 (
// Equation(s):
// \modularPowering_inst|Equal0~2_combout  = (\modularPowering_inst|Equal0~1_combout  & \modularPowering_inst|Equal0~0_combout )

	.dataa(gnd),
	.datab(\modularPowering_inst|Equal0~1_combout ),
	.datac(\modularPowering_inst|Equal0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\modularPowering_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Equal0~2 .lut_mask = 16'hC0C0;
defparam \modularPowering_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y69_N12
cycloneive_lcell_comb \modularPowering_inst|Selector0~0 (
// Equation(s):
// \modularPowering_inst|Selector0~0_combout  = (!\modularPowering_inst|state_reg.idle~q  & ((!\state_reg.send_mess~q ) # (!\received~input_o )))

	.dataa(\received~input_o ),
	.datab(\modularPowering_inst|state_reg.idle~q ),
	.datac(gnd),
	.datad(\state_reg.send_mess~q ),
	.cin(gnd),
	.combout(\modularPowering_inst|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Selector0~0 .lut_mask = 16'h1133;
defparam \modularPowering_inst|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y69_N28
cycloneive_lcell_comb \modularPowering_inst|Selector0~1 (
// Equation(s):
// \modularPowering_inst|Selector0~1_combout  = (\modularPowering_inst|Selector0~0_combout  & (((\state_reg.idle~q ) # (\state_reg.send_mess~q )) # (!\init~input_o )))

	.dataa(\modularPowering_inst|Selector0~0_combout ),
	.datab(\init~input_o ),
	.datac(\state_reg.idle~q ),
	.datad(\state_reg.send_mess~q ),
	.cin(gnd),
	.combout(\modularPowering_inst|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Selector0~1 .lut_mask = 16'hAAA2;
defparam \modularPowering_inst|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y69_N20
cycloneive_lcell_comb \modularPowering_inst|Selector0~2 (
// Equation(s):
// \modularPowering_inst|Selector0~2_combout  = (!\modularPowering_inst|Selector0~1_combout  & (((!\modularPowering_inst|LessThan0~1_combout  & !\modularPowering_inst|Equal0~2_combout )) # (!\modularPowering_inst|state_reg.check~q )))

	.dataa(\modularPowering_inst|state_reg.check~q ),
	.datab(\modularPowering_inst|LessThan0~1_combout ),
	.datac(\modularPowering_inst|Equal0~2_combout ),
	.datad(\modularPowering_inst|Selector0~1_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Selector0~2 .lut_mask = 16'h0057;
defparam \modularPowering_inst|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y69_N21
dffeas \modularPowering_inst|state_reg.idle (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\modularPowering_inst|Selector0~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ena~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modularPowering_inst|state_reg.idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \modularPowering_inst|state_reg.idle .is_wysiwyg = "true";
defparam \modularPowering_inst|state_reg.idle .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y69_N22
cycloneive_lcell_comb \WideOr0~0 (
// Equation(s):
// \WideOr0~0_combout  = (\state_reg.send_mess~q  & (\received~input_o )) # (!\state_reg.send_mess~q  & (((\init~input_o  & !\state_reg.idle~q ))))

	.dataa(\received~input_o ),
	.datab(\init~input_o ),
	.datac(\state_reg.idle~q ),
	.datad(\state_reg.send_mess~q ),
	.cin(gnd),
	.combout(\WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr0~0 .lut_mask = 16'hAA0C;
defparam \WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y69_N30
cycloneive_lcell_comb \modularPowering_inst|state_next.init~0 (
// Equation(s):
// \modularPowering_inst|state_next.init~0_combout  = (!\modularPowering_inst|state_reg.idle~q  & \WideOr0~0_combout )

	.dataa(gnd),
	.datab(\modularPowering_inst|state_reg.idle~q ),
	.datac(gnd),
	.datad(\WideOr0~0_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|state_next.init~0_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|state_next.init~0 .lut_mask = 16'h3300;
defparam \modularPowering_inst|state_next.init~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y69_N31
dffeas \modularPowering_inst|state_reg.init (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\modularPowering_inst|state_next.init~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ena~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modularPowering_inst|state_reg.init~q ),
	.prn(vcc));
// synopsys translate_off
defparam \modularPowering_inst|state_reg.init .is_wysiwyg = "true";
defparam \modularPowering_inst|state_reg.init .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y63_N28
cycloneive_lcell_comb \modularPowering_inst|Selector24~0 (
// Equation(s):
// \modularPowering_inst|Selector24~0_combout  = (\modularPowering_inst|exp_reg [0] & !\modularPowering_inst|state_reg.init~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|exp_reg [0]),
	.datad(\modularPowering_inst|state_reg.init~q ),
	.cin(gnd),
	.combout(\modularPowering_inst|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Selector24~0 .lut_mask = 16'h00F0;
defparam \modularPowering_inst|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y63_N29
dffeas \modularPowering_inst|exp_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\modularPowering_inst|Selector24~0_combout ),
	.asdata(\modularPowering_inst|exp_reg [1]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\modularPowering_inst|state_reg.operations~q ),
	.ena(\ena~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modularPowering_inst|exp_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \modularPowering_inst|exp_reg[0] .is_wysiwyg = "true";
defparam \modularPowering_inst|exp_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y63_N30
cycloneive_lcell_comb \modularPowering_inst|Selector16~0 (
// Equation(s):
// \modularPowering_inst|Selector16~0_combout  = (\modularPowering_inst|res [0] & (((!\modularPowering_inst|exp_reg [0]) # (!\modularPowering_inst|state_reg.operations~q )))) # (!\modularPowering_inst|res [0] & (\modularPowering_inst|state_reg.init~q  & 
// (!\modularPowering_inst|state_reg.operations~q )))

	.dataa(\modularPowering_inst|state_reg.init~q ),
	.datab(\modularPowering_inst|res [0]),
	.datac(\modularPowering_inst|state_reg.operations~q ),
	.datad(\modularPowering_inst|exp_reg [0]),
	.cin(gnd),
	.combout(\modularPowering_inst|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Selector16~0 .lut_mask = 16'h0ECE;
defparam \modularPowering_inst|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DSPMULT_X71_Y61_N0
cycloneive_mac_mult \modularPowering_inst|Mult0|auto_generated|mac_mult1 (
	.signa(gnd),
	.signb(gnd),
	.clk(\clk~inputclkctrl_outclk ),
	.aclr(\rst~inputclkctrl_outclk ),
	.ena(\modularPowering_inst|base_reg[7]~0_combout ),
	.dataa({\modularPowering_inst|res [7],\modularPowering_inst|res [6],\modularPowering_inst|res [5],\modularPowering_inst|res [4],\modularPowering_inst|res [3],\modularPowering_inst|res [2],\modularPowering_inst|res [1],\modularPowering_inst|res [0],gnd}),
	.datab({\modularPowering_inst|Selector1~3_combout ,\modularPowering_inst|Selector2~2_combout ,\modularPowering_inst|Selector3~2_combout ,\modularPowering_inst|Selector4~2_combout ,\modularPowering_inst|Selector5~2_combout ,\modularPowering_inst|Selector6~2_combout ,
\modularPowering_inst|Selector7~2_combout ,\modularPowering_inst|Selector8~2_combout ,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\modularPowering_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \modularPowering_inst|Mult0|auto_generated|mac_mult1 .dataa_clock = "none";
defparam \modularPowering_inst|Mult0|auto_generated|mac_mult1 .dataa_width = 9;
defparam \modularPowering_inst|Mult0|auto_generated|mac_mult1 .datab_clock = "0";
defparam \modularPowering_inst|Mult0|auto_generated|mac_mult1 .datab_width = 9;
defparam \modularPowering_inst|Mult0|auto_generated|mac_mult1 .signa_clock = "none";
defparam \modularPowering_inst|Mult0|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X71_Y61_N2
cycloneive_mac_out \modularPowering_inst|Mult0|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\modularPowering_inst|Mult0|auto_generated|mac_mult1~DATAOUT15 ,\modularPowering_inst|Mult0|auto_generated|mac_mult1~DATAOUT14 ,\modularPowering_inst|Mult0|auto_generated|mac_mult1~DATAOUT13 ,\modularPowering_inst|Mult0|auto_generated|mac_mult1~DATAOUT12 ,
\modularPowering_inst|Mult0|auto_generated|mac_mult1~DATAOUT11 ,\modularPowering_inst|Mult0|auto_generated|mac_mult1~DATAOUT10 ,\modularPowering_inst|Mult0|auto_generated|mac_mult1~DATAOUT9 ,\modularPowering_inst|Mult0|auto_generated|mac_mult1~DATAOUT8 ,
\modularPowering_inst|Mult0|auto_generated|mac_mult1~DATAOUT7 ,\modularPowering_inst|Mult0|auto_generated|mac_mult1~DATAOUT6 ,\modularPowering_inst|Mult0|auto_generated|mac_mult1~DATAOUT5 ,\modularPowering_inst|Mult0|auto_generated|mac_mult1~DATAOUT4 ,
\modularPowering_inst|Mult0|auto_generated|mac_mult1~DATAOUT3 ,\modularPowering_inst|Mult0|auto_generated|mac_mult1~DATAOUT2 ,\modularPowering_inst|Mult0|auto_generated|mac_mult1~DATAOUT1 ,\modularPowering_inst|Mult0|auto_generated|mac_mult1~dataout ,
\modularPowering_inst|Mult0|auto_generated|mac_mult1~1 ,\modularPowering_inst|Mult0|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\modularPowering_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \modularPowering_inst|Mult0|auto_generated|mac_out2 .dataa_width = 18;
defparam \modularPowering_inst|Mult0|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X72_Y61_N10
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~0 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~0_combout  = \modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT8  $ (VCC)
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~1  = CARRY(\modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT8 )

	.dataa(gnd),
	.datab(\modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT8 ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~0_combout ),
	.cout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~1 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~0 .lut_mask = 16'h33CC;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y61_N12
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~2 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~2_combout  = (\modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT9  & (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~1  & VCC)) # 
// (!\modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT9  & (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~1 ))
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~3  = CARRY((!\modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT9  & !\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~1 ))

	.dataa(\modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT9 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~1 ),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~2_combout ),
	.cout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~3 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~2 .lut_mask = 16'hA505;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y61_N14
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~4 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~4_combout  = (\modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT10  & ((GND) # (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~3 ))) # 
// (!\modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT10  & (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~3  $ (GND)))
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~5  = CARRY((\modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT10 ) # (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~3 ))

	.dataa(\modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT10 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~3 ),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~4_combout ),
	.cout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~5 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~4 .lut_mask = 16'h5AAF;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y61_N16
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~6 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~6_combout  = (\modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT11  & (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~5 )) # 
// (!\modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT11  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~5 ) # (GND)))
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~7  = CARRY((!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~5 ) # (!\modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT11 ))

	.dataa(gnd),
	.datab(\modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT11 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~5 ),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~6_combout ),
	.cout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~7 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~6 .lut_mask = 16'h3C3F;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y61_N18
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~8 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~8_combout  = (\modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT12  & ((GND) # (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~7 ))) # 
// (!\modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT12  & (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~7  $ (GND)))
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~9  = CARRY((\modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT12 ) # (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~7 ))

	.dataa(\modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT12 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~7 ),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~8_combout ),
	.cout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~9 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~8 .lut_mask = 16'h5AAF;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y61_N20
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~10 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~10_combout  = (\modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT13  & (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~9  & VCC)) # 
// (!\modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT13  & (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~9 ))
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~11  = CARRY((!\modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT13  & !\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~9 ))

	.dataa(gnd),
	.datab(\modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT13 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~9 ),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~10_combout ),
	.cout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~11 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~10 .lut_mask = 16'hC303;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y61_N22
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~12 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~12_combout  = (\modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT14  & ((GND) # (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~11 ))) # 
// (!\modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT14  & (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~11  $ (GND)))
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~13  = CARRY((\modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT14 ) # (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~11 ))

	.dataa(\modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT14 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~11 ),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~12_combout ),
	.cout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~13 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~12 .lut_mask = 16'h5AAF;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y61_N24
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~14 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~14_combout  = (\modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT15  & (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~13 )) # 
// (!\modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT15  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~13 ) # (GND)))
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~15  = CARRY((!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~13 ) # (!\modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT15 ))

	.dataa(gnd),
	.datab(\modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT15 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~13 ),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~14_combout ),
	.cout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~15 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~14 .lut_mask = 16'h3C3F;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y61_N26
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~16 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~16_combout  = \modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~15 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~15 ),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~16_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~16 .lut_mask = 16'hF0F0;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y61_N26
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[70]~177 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[70]~177_combout  = (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~16_combout  & \modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~16_combout ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~14_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[70]~177_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[70]~177 .lut_mask = 16'h0F00;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[70]~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y61_N4
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[70]~176 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[70]~176_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~16_combout  & \modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT15 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~16_combout ),
	.datad(\modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT15 ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[70]~176_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[70]~176 .lut_mask = 16'hF000;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[70]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y61_N30
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[69]~179 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[69]~179_combout  = (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~16_combout  & \modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~16_combout ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~12_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[69]~179_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[69]~179 .lut_mask = 16'h0F00;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[69]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y61_N28
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[69]~178 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[69]~178_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~16_combout  & \modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT14 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~16_combout ),
	.datad(\modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT14 ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[69]~178_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[69]~178 .lut_mask = 16'hF000;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[69]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y61_N2
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[68]~181 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[68]~181_combout  = (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~16_combout  & \modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~16_combout ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~10_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[68]~181_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[68]~181 .lut_mask = 16'h0F00;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[68]~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y61_N28
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[68]~180 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[68]~180_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~16_combout  & \modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT13 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~16_combout ),
	.datad(\modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT13 ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[68]~180_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[68]~180 .lut_mask = 16'hF000;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[68]~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y61_N8
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[67]~182 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[67]~182_combout  = (\modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT12  & \modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT12 ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~16_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[67]~182_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[67]~182 .lut_mask = 16'hF000;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[67]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y61_N6
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[67]~183 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[67]~183_combout  = (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~16_combout  & \modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~16_combout ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~8_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[67]~183_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[67]~183 .lut_mask = 16'h0F00;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[67]~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y61_N20
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[66]~184 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[66]~184_combout  = (\modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT11  & \modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT11 ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~16_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[66]~184_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[66]~184 .lut_mask = 16'hF000;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[66]~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y61_N4
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[66]~185 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[66]~185_combout  = (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~16_combout  & \modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~16_combout ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~6_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[66]~185_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[66]~185 .lut_mask = 16'h0F00;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[66]~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y61_N0
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[65]~187 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[65]~187_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~4_combout  & !\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~4_combout ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~16_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[65]~187_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[65]~187 .lut_mask = 16'h00F0;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[65]~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y61_N24
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[65]~186 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[65]~186_combout  = (\modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT10  & \modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT10 ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~16_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[65]~186_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[65]~186 .lut_mask = 16'hF000;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[65]~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y61_N26
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[64]~188 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[64]~188_combout  = (\modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT9  & \modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT9 ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~16_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[64]~188_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[64]~188 .lut_mask = 16'hF000;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[64]~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y61_N30
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[64]~189 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[64]~189_combout  = (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~16_combout  & \modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~16_combout ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~2_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[64]~189_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[64]~189 .lut_mask = 16'h0F00;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[64]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y62_N28
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[63]~190 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[63]~190_combout  = (\modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT8  & \modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~16_combout )

	.dataa(\modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT8 ),
	.datab(gnd),
	.datac(gnd),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~16_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[63]~190_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[63]~190 .lut_mask = 16'hAA00;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[63]~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y61_N0
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[63]~191 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[63]~191_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~0_combout  & !\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~16_combout )

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~16_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[63]~191_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[63]~191 .lut_mask = 16'h00AA;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[63]~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y61_N6
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~0 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~0_combout  = \modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT7  $ (VCC)
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~1  = CARRY(\modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT7 )

	.dataa(gnd),
	.datab(\modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT7 ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~0_combout ),
	.cout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~1 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~0 .lut_mask = 16'h33CC;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y61_N8
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~2 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~2_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~1  & (((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[63]~190_combout ) # 
// (\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[63]~191_combout )))) # (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~1  & (!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[63]~190_combout  & 
// (!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[63]~191_combout )))
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~3  = CARRY((!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[63]~190_combout  & (!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[63]~191_combout  & 
// !\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~1 )))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[63]~190_combout ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[63]~191_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~1 ),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~2_combout ),
	.cout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~3 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~2 .lut_mask = 16'hE101;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y61_N10
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~4 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~4_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~3  & ((((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[64]~188_combout ) # 
// (\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[64]~189_combout ))))) # (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~3  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[64]~188_combout ) # 
// ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[64]~189_combout ) # (GND))))
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~5  = CARRY((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[64]~188_combout ) # ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[64]~189_combout ) # 
// (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~3 )))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[64]~188_combout ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[64]~189_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~3 ),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~4_combout ),
	.cout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~5 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~4 .lut_mask = 16'h1EEF;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y61_N12
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~6 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~6_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[65]~187_combout  & (((!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~5 )))) # 
// (!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[65]~187_combout  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[65]~186_combout  & (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~5 )) # 
// (!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[65]~186_combout  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~5 ) # (GND)))))
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~7  = CARRY(((!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[65]~187_combout  & !\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[65]~186_combout )) # 
// (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~5 ))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[65]~187_combout ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[65]~186_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~5 ),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~6_combout ),
	.cout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~7 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~6 .lut_mask = 16'h1E1F;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y61_N14
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~8 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~8_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~7  & ((((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[66]~184_combout ) # 
// (\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[66]~185_combout ))))) # (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~7  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[66]~184_combout ) # 
// ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[66]~185_combout ) # (GND))))
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~9  = CARRY((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[66]~184_combout ) # ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[66]~185_combout ) # 
// (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~7 )))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[66]~184_combout ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[66]~185_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~7 ),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~8_combout ),
	.cout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~9 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~8 .lut_mask = 16'h1EEF;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y61_N16
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~10 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~10_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~9  & (((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[67]~182_combout ) # 
// (\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[67]~183_combout )))) # (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~9  & (!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[67]~182_combout  & 
// (!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[67]~183_combout )))
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~11  = CARRY((!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[67]~182_combout  & (!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[67]~183_combout  & 
// !\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~9 )))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[67]~182_combout ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[67]~183_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~9 ),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~10_combout ),
	.cout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~11 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~10 .lut_mask = 16'hE101;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y61_N18
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~12 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~12_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~11  & ((((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[68]~181_combout ) # 
// (\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[68]~180_combout ))))) # (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~11  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[68]~181_combout ) # 
// ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[68]~180_combout ) # (GND))))
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~13  = CARRY((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[68]~181_combout ) # ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[68]~180_combout ) # 
// (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~11 )))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[68]~181_combout ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[68]~180_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~11 ),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~12_combout ),
	.cout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~13 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~12 .lut_mask = 16'h1EEF;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y61_N20
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~14 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~14_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[69]~179_combout  & (((!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~13 )))) # 
// (!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[69]~179_combout  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[69]~178_combout  & (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~13 )) # 
// (!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[69]~178_combout  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~13 ) # (GND)))))
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~15  = CARRY(((!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[69]~179_combout  & !\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[69]~178_combout )) # 
// (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~13 ))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[69]~179_combout ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[69]~178_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~13 ),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~14_combout ),
	.cout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~15 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~14 .lut_mask = 16'h1E1F;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y61_N22
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~17 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~17_cout  = CARRY((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[70]~177_combout ) # ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[70]~176_combout ) 
// # (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~15 )))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[70]~177_combout ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[70]~176_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~15 ),
	.combout(),
	.cout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~17_cout ));
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~17 .lut_mask = 16'h00EF;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y61_N24
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~18 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~18_combout  = !\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~17_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~17_cout ),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~18_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~18 .lut_mask = 16'h0F0F;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y61_N22
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[75]~295 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[75]~295_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~18_combout  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~16_combout  & 
// (\modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT10 )) # (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~16_combout  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~4_combout )))))

	.dataa(\modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT10 ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~16_combout ),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~4_combout ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[75]~295_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[75]~295 .lut_mask = 16'hB800;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[75]~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y61_N4
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[85]~258 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[85]~258_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~18_combout  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[75]~295_combout ) # 
// ((!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~18_combout  & \modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~6_combout ))))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[75]~295_combout ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~18_combout ),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~6_combout ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[85]~258_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[85]~258 .lut_mask = 16'hBA00;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[85]~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y61_N20
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[75]~196 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[75]~196_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~6_combout  & !\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~6_combout ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[75]~196_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[75]~196 .lut_mask = 16'h00F0;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[75]~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y61_N12
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[74]~296 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[74]~296_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~18_combout  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~16_combout  & 
// ((\modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT9 ))) # (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~16_combout  & (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~2_combout ))))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~2_combout ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~16_combout ),
	.datac(\modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT9 ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[74]~296_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[74]~296 .lut_mask = 16'hE200;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[74]~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y61_N18
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[74]~197 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[74]~197_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~4_combout  & !\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~4_combout ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[74]~197_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[74]~197 .lut_mask = 16'h00F0;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[74]~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y63_N20
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[73]~297 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[73]~297_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~18_combout  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~16_combout  & 
// (\modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT8 )) # (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~16_combout  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~0_combout )))))

	.dataa(\modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT8 ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~0_combout ),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~16_combout ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[73]~297_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[73]~297 .lut_mask = 16'hAC00;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[73]~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y61_N16
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[73]~198 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[73]~198_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~2_combout  & !\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~2_combout ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[73]~198_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[73]~198 .lut_mask = 16'h00F0;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[73]~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y61_N22
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[72]~199 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[72]~199_combout  = (\modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT7  & \modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT7 ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[72]~199_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[72]~199 .lut_mask = 16'hF000;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[72]~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y61_N8
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[72]~200 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[72]~200_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~0_combout  & !\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~0_combout ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[72]~200_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[72]~200 .lut_mask = 16'h00F0;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[72]~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y61_N6
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~0 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~0_combout  = \modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT6  $ (VCC)
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~1  = CARRY(\modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT6 )

	.dataa(gnd),
	.datab(\modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~0_combout ),
	.cout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~1 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~0 .lut_mask = 16'h33CC;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y61_N8
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~2 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~2_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~1  & (((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[72]~199_combout ) # 
// (\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[72]~200_combout )))) # (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~1  & (!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[72]~199_combout  & 
// (!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[72]~200_combout )))
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~3  = CARRY((!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[72]~199_combout  & (!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[72]~200_combout  & 
// !\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~1 )))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[72]~199_combout ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[72]~200_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~1 ),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~2_combout ),
	.cout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~3 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~2 .lut_mask = 16'hE101;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y61_N10
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~4 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~4_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~3  & ((((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[73]~297_combout ) # 
// (\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[73]~198_combout ))))) # (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~3  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[73]~297_combout ) # 
// ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[73]~198_combout ) # (GND))))
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~5  = CARRY((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[73]~297_combout ) # ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[73]~198_combout ) # 
// (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~3 )))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[73]~297_combout ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[73]~198_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~3 ),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~4_combout ),
	.cout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~5 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~4 .lut_mask = 16'h1EEF;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y61_N12
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~6 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~6_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[74]~296_combout  & (((!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~5 )))) # 
// (!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[74]~296_combout  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[74]~197_combout  & (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~5 )) # 
// (!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[74]~197_combout  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~5 ) # (GND)))))
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~7  = CARRY(((!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[74]~296_combout  & !\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[74]~197_combout )) # 
// (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~5 ))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[74]~296_combout ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[74]~197_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~5 ),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~6_combout ),
	.cout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~7 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~6 .lut_mask = 16'h1E1F;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y61_N14
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~8 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~8_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~7  & ((((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[75]~196_combout ) # 
// (\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[75]~295_combout ))))) # (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~7  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[75]~196_combout ) # 
// ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[75]~295_combout ) # (GND))))
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~9  = CARRY((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[75]~196_combout ) # ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[75]~295_combout ) # 
// (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~7 )))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[75]~196_combout ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[75]~295_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~7 ),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~8_combout ),
	.cout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~9 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~8 .lut_mask = 16'h1EEF;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y61_N10
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[85]~204 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[85]~204_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~8_combout  & !\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~8_combout ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[85]~204_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[85]~204 .lut_mask = 16'h00F0;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[85]~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y61_N2
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[84]~259 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[84]~259_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~18_combout  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[74]~296_combout ) # 
// ((\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~4_combout  & !\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~18_combout ))))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~4_combout ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~18_combout ),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[74]~296_combout ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[84]~259_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[84]~259 .lut_mask = 16'hF200;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[84]~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y61_N28
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[84]~205 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[84]~205_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~6_combout  & !\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~6_combout ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[84]~205_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[84]~205 .lut_mask = 16'h00F0;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[84]~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y63_N8
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[83]~260 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[83]~260_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~18_combout  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[73]~297_combout ) # 
// ((!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~18_combout  & \modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~2_combout ))))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~18_combout ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[73]~297_combout ),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~2_combout ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[83]~260_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[83]~260 .lut_mask = 16'hDC00;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[83]~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y61_N14
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[83]~206 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[83]~206_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~4_combout  & !\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~4_combout ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[83]~206_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[83]~206 .lut_mask = 16'h00F0;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[83]~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y65_N4
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[82]~298 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[82]~298_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~18_combout  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~18_combout  & 
// (\modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT7 )) # (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~18_combout  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~0_combout )))))

	.dataa(\modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT7 ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~0_combout ),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~18_combout ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[82]~298_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[82]~298 .lut_mask = 16'hAC00;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[82]~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y62_N16
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[82]~207 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[82]~207_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~2_combout  & !\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~18_combout )

	.dataa(gnd),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~2_combout ),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[82]~207_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[82]~207 .lut_mask = 16'h0C0C;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[82]~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y61_N24
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[81]~208 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[81]~208_combout  = (\modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT6  & \modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~18_combout )

	.dataa(\modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT6 ),
	.datab(gnd),
	.datac(gnd),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[81]~208_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[81]~208 .lut_mask = 16'hAA00;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[81]~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y61_N10
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~0 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~0_combout  = \modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT5  $ (VCC)
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~1  = CARRY(\modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT5 )

	.dataa(gnd),
	.datab(\modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT5 ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~0_combout ),
	.cout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~1 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~0 .lut_mask = 16'h33CC;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y61_N12
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~2 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~2_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~1  & (((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[81]~209_combout ) # 
// (\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[81]~208_combout )))) # (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~1  & (!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[81]~209_combout  & 
// (!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[81]~208_combout )))
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~3  = CARRY((!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[81]~209_combout  & (!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[81]~208_combout  & 
// !\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~1 )))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[81]~209_combout ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[81]~208_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~1 ),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~2_combout ),
	.cout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~3 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~2 .lut_mask = 16'hE101;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y61_N14
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~4 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~4_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~3  & ((((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[82]~298_combout ) # 
// (\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[82]~207_combout ))))) # (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~3  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[82]~298_combout ) # 
// ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[82]~207_combout ) # (GND))))
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~5  = CARRY((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[82]~298_combout ) # ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[82]~207_combout ) # 
// (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~3 )))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[82]~298_combout ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[82]~207_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~3 ),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~4_combout ),
	.cout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~5 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~4 .lut_mask = 16'h1EEF;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y61_N16
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~6 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~6_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[83]~260_combout  & (((!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~5 )))) # 
// (!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[83]~260_combout  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[83]~206_combout  & (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~5 )) # 
// (!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[83]~206_combout  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~5 ) # (GND)))))
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~7  = CARRY(((!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[83]~260_combout  & !\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[83]~206_combout )) # 
// (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~5 ))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[83]~260_combout ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[83]~206_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~5 ),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~6_combout ),
	.cout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~7 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~6 .lut_mask = 16'h1E1F;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y61_N18
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~8 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~8_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~7  & ((((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[84]~259_combout ) # 
// (\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[84]~205_combout ))))) # (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~7  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[84]~259_combout ) # 
// ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[84]~205_combout ) # (GND))))
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~9  = CARRY((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[84]~259_combout ) # ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[84]~205_combout ) # 
// (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~7 )))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[84]~259_combout ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[84]~205_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~7 ),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~8_combout ),
	.cout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~9 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~8 .lut_mask = 16'h1EEF;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y61_N20
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~10 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~10_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~9  & (((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[85]~258_combout ) # 
// (\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[85]~204_combout )))) # (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~9  & (!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[85]~258_combout  & 
// (!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[85]~204_combout )))
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~11  = CARRY((!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[85]~258_combout  & (!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[85]~204_combout  & 
// !\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~9 )))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[85]~258_combout ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[85]~204_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~9 ),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~10_combout ),
	.cout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~11 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~10 .lut_mask = 16'hE101;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y61_N0
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[95]~212 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[95]~212_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~10_combout  & !\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~18_combout )

	.dataa(gnd),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~10_combout ),
	.datac(gnd),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[95]~212_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[95]~212 .lut_mask = 16'h00CC;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[95]~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y61_N16
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[95]~263 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[95]~263_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~18_combout  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[85]~258_combout ) # 
// ((\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~8_combout  & !\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~18_combout ))))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~8_combout ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~18_combout ),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[85]~258_combout ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[95]~263_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[95]~263 .lut_mask = 16'hF200;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[95]~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y61_N6
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[94]~213 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[94]~213_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~8_combout  & !\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~18_combout )

	.dataa(gnd),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~8_combout ),
	.datac(gnd),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[94]~213_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[94]~213 .lut_mask = 16'h00CC;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[94]~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y61_N26
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[94]~264 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[94]~264_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~18_combout  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[84]~259_combout ) # 
// ((!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~18_combout  & \modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~6_combout ))))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~18_combout ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[84]~259_combout ),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~6_combout ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[94]~264_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[94]~264 .lut_mask = 16'hDC00;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[94]~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y61_N2
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[93]~214 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[93]~214_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~6_combout  & !\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~18_combout )

	.dataa(gnd),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~6_combout ),
	.datac(gnd),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[93]~214_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[93]~214 .lut_mask = 16'h00CC;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[93]~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y63_N26
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[93]~265 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[93]~265_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~18_combout  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[83]~260_combout ) # 
// ((!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~18_combout  & \modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~4_combout ))))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~18_combout ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[83]~260_combout ),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~4_combout ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[93]~265_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[93]~265 .lut_mask = 16'hDC00;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[93]~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y61_N12
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[92]~215 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[92]~215_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~4_combout  & !\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~18_combout )

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[92]~215_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[92]~215 .lut_mask = 16'h00AA;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[92]~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y65_N30
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[92]~266 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[92]~266_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~18_combout  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[82]~298_combout ) # 
// ((\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~2_combout  & !\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~18_combout ))))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~2_combout ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~18_combout ),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[82]~298_combout ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[92]~266_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[92]~266 .lut_mask = 16'hF200;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[92]~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y64_N20
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[91]~216 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[91]~216_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~2_combout  & !\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~2_combout ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[91]~216_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[91]~216 .lut_mask = 16'h00F0;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[91]~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y64_N8
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[91]~299 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[91]~299_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~18_combout  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~18_combout  & 
// (\modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT6 )) # (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~18_combout  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~0_combout )))))

	.dataa(\modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT6 ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~0_combout ),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~18_combout ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[91]~299_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[91]~299 .lut_mask = 16'hAC00;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[91]~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y61_N10
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[90]~218 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[90]~218_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~0_combout  & !\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~0_combout ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[90]~218_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[90]~218 .lut_mask = 16'h00F0;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[90]~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y64_N12
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~0 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~0_combout  = \modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT4  $ (VCC)
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~1  = CARRY(\modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT4 )

	.dataa(gnd),
	.datab(\modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT4 ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~0_combout ),
	.cout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~1 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~0 .lut_mask = 16'h33CC;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y64_N14
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~2 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~2_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~1  & (((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[90]~217_combout ) # 
// (\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[90]~218_combout )))) # (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~1  & (!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[90]~217_combout  & 
// (!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[90]~218_combout )))
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~3  = CARRY((!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[90]~217_combout  & (!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[90]~218_combout  & 
// !\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~1 )))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[90]~217_combout ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[90]~218_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~1 ),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~2_combout ),
	.cout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~3 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~2 .lut_mask = 16'hE101;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y64_N16
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~4 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~4_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~3  & ((((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[91]~216_combout ) # 
// (\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[91]~299_combout ))))) # (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~3  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[91]~216_combout ) # 
// ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[91]~299_combout ) # (GND))))
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~5  = CARRY((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[91]~216_combout ) # ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[91]~299_combout ) # 
// (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~3 )))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[91]~216_combout ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[91]~299_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~3 ),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~4_combout ),
	.cout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~5 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~4 .lut_mask = 16'h1EEF;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y64_N18
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~6 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~6_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[92]~215_combout  & (((!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~5 )))) # 
// (!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[92]~215_combout  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[92]~266_combout  & (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~5 )) # 
// (!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[92]~266_combout  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~5 ) # (GND)))))
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~7  = CARRY(((!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[92]~215_combout  & !\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[92]~266_combout )) # 
// (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~5 ))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[92]~215_combout ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[92]~266_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~5 ),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~6_combout ),
	.cout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~7 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~6 .lut_mask = 16'h1E1F;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y64_N20
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~8 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~8_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~7  & ((((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[93]~214_combout ) # 
// (\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[93]~265_combout ))))) # (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~7  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[93]~214_combout ) # 
// ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[93]~265_combout ) # (GND))))
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~9  = CARRY((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[93]~214_combout ) # ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[93]~265_combout ) # 
// (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~7 )))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[93]~214_combout ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[93]~265_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~7 ),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~8_combout ),
	.cout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~9 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~8 .lut_mask = 16'h1EEF;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y64_N22
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~10 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~10_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~9  & (((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[94]~213_combout ) # 
// (\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[94]~264_combout )))) # (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~9  & (!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[94]~213_combout  & 
// (!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[94]~264_combout )))
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~11  = CARRY((!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[94]~213_combout  & (!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[94]~264_combout  & 
// !\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~9 )))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[94]~213_combout ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[94]~264_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~9 ),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~10_combout ),
	.cout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~11 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~10 .lut_mask = 16'hE101;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y64_N24
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~12 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~12_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~11  & ((((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[95]~212_combout ) # 
// (\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[95]~263_combout ))))) # (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~11  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[95]~212_combout ) # 
// ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[95]~263_combout ) # (GND))))
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~13  = CARRY((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[95]~212_combout ) # ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[95]~263_combout ) # 
// (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~11 )))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[95]~212_combout ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[95]~263_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~11 ),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~12_combout ),
	.cout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~13 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~12 .lut_mask = 16'h1EEF;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y61_N2
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[77]~293 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[77]~293_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~18_combout  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~16_combout  & 
// (\modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT12 )) # (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~16_combout  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~8_combout )))))

	.dataa(\modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT12 ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~16_combout ),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~8_combout ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[77]~293_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[77]~293 .lut_mask = 16'hB800;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[77]~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y61_N30
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[87]~256 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[87]~256_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~18_combout  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[77]~293_combout ) # 
// ((!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~18_combout  & \modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~10_combout ))))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~18_combout ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[77]~293_combout ),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~10_combout ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[87]~256_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[87]~256 .lut_mask = 16'hDC00;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[87]~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y61_N2
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[77]~194 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[77]~194_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~10_combout  & !\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~18_combout )

	.dataa(gnd),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~10_combout ),
	.datac(gnd),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[77]~194_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[77]~194 .lut_mask = 16'h00CC;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[77]~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y62_N30
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[76]~294 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[76]~294_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~18_combout  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~16_combout  & 
// (\modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT11 )) # (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~16_combout  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~6_combout )))))

	.dataa(\modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT11 ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~16_combout ),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~6_combout ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[76]~294_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[76]~294 .lut_mask = 16'hB800;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[76]~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y61_N14
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[76]~195 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[76]~195_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~8_combout  & !\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~8_combout ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[76]~195_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[76]~195 .lut_mask = 16'h00F0;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[76]~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y61_N16
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~10 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~10_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~9  & (((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[76]~294_combout ) # 
// (\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[76]~195_combout )))) # (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~9  & (!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[76]~294_combout  & 
// (!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[76]~195_combout )))
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~11  = CARRY((!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[76]~294_combout  & (!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[76]~195_combout  & 
// !\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~9 )))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[76]~294_combout ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[76]~195_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~9 ),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~10_combout ),
	.cout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~11 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~10 .lut_mask = 16'hE101;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y61_N18
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~12 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~12_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~11  & ((((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[77]~194_combout ) # 
// (\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[77]~293_combout ))))) # (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~11  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[77]~194_combout ) # 
// ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[77]~293_combout ) # (GND))))
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~13  = CARRY((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[77]~194_combout ) # ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[77]~293_combout ) # 
// (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~11 )))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[77]~194_combout ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[77]~293_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~11 ),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~12_combout ),
	.cout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~13 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~12 .lut_mask = 16'h1EEF;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y61_N30
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[87]~202 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[87]~202_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~12_combout  & !\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~18_combout )

	.dataa(gnd),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~12_combout ),
	.datac(gnd),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[87]~202_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[87]~202 .lut_mask = 16'h00CC;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[87]~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y62_N28
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[86]~257 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[86]~257_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~18_combout  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[76]~294_combout ) # 
// ((!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~18_combout  & \modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~8_combout ))))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~18_combout ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[76]~294_combout ),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~18_combout ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~8_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[86]~257_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[86]~257 .lut_mask = 16'hD0C0;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[86]~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y61_N4
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[86]~203 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[86]~203_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~10_combout  & !\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~18_combout )

	.dataa(gnd),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~10_combout ),
	.datac(gnd),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[86]~203_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[86]~203 .lut_mask = 16'h00CC;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[86]~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y61_N22
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~12 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~12_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~11  & ((((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[86]~257_combout ) # 
// (\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[86]~203_combout ))))) # (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~11  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[86]~257_combout ) # 
// ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[86]~203_combout ) # (GND))))
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~13  = CARRY((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[86]~257_combout ) # ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[86]~203_combout ) # 
// (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~11 )))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[86]~257_combout ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[86]~203_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~11 ),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~12_combout ),
	.cout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~13 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~12 .lut_mask = 16'h1EEF;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y61_N24
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~14 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~14_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[87]~256_combout  & (((!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~13 )))) # 
// (!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[87]~256_combout  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[87]~202_combout  & (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~13 )) # 
// (!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[87]~202_combout  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~13 ) # (GND)))))
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~15  = CARRY(((!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[87]~256_combout  & !\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[87]~202_combout )) # 
// (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~13 ))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[87]~256_combout ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[87]~202_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~13 ),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~14_combout ),
	.cout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~15 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~14 .lut_mask = 16'h1E1F;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y64_N8
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[97]~210 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[97]~210_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~14_combout  & !\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~14_combout ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[97]~210_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[97]~210 .lut_mask = 16'h00F0;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[97]~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y64_N0
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[97]~261 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[97]~261_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~18_combout  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[87]~256_combout ) # 
// ((!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~18_combout  & \modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~12_combout ))))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[87]~256_combout ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~18_combout ),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~12_combout ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[97]~261_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[97]~261 .lut_mask = 16'hBA00;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[97]~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y64_N10
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[96]~262 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[96]~262_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~18_combout  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[86]~257_combout ) # 
// ((!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~18_combout  & \modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~10_combout ))))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~18_combout ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~10_combout ),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[86]~257_combout ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[96]~262_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[96]~262 .lut_mask = 16'hF400;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[96]~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y61_N6
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[96]~211 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[96]~211_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~12_combout  & !\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~12_combout ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[96]~211_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[96]~211 .lut_mask = 16'h00F0;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[96]~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y64_N26
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~14 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~14_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[96]~262_combout  & (((!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~13 )))) # 
// (!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[96]~262_combout  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[96]~211_combout  & (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~13 )) # 
// (!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[96]~211_combout  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~13 ) # (GND)))))
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~15  = CARRY(((!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[96]~262_combout  & !\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[96]~211_combout )) # 
// (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~13 ))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[96]~262_combout ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[96]~211_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~13 ),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~14_combout ),
	.cout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~15 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~14 .lut_mask = 16'h1E1F;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y64_N28
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~17 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~17_cout  = CARRY((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[97]~210_combout ) # ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[97]~261_combout ) 
// # (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~15 )))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[97]~210_combout ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[97]~261_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~15 ),
	.combout(),
	.cout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~17_cout ));
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~17 .lut_mask = 16'h00EF;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y64_N30
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~18 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~18_combout  = !\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~17_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~17_cout ),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~18_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~18 .lut_mask = 16'h0F0F;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y61_N8
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[105]~268 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[105]~268_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~18_combout  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[95]~263_combout ) # 
// ((\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~10_combout  & !\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~18_combout ))))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~10_combout ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~18_combout ),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~18_combout ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[95]~263_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[105]~268_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[105]~268 .lut_mask = 16'hF020;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[105]~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y64_N6
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[115]~273 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[115]~273_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~18_combout  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[105]~268_combout ) # 
// ((\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~12_combout  & !\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~18_combout ))))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~12_combout ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~18_combout ),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[105]~268_combout ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[115]~273_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[115]~273 .lut_mask = 16'hF200;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[115]~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y64_N30
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[105]~220 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[105]~220_combout  = (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~18_combout  & \modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~18_combout ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~12_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[105]~220_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[105]~220 .lut_mask = 16'h0F00;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[105]~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y61_N18
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[104]~269 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[104]~269_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~18_combout  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[94]~264_combout ) # 
// ((\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~8_combout  & !\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~18_combout ))))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[94]~264_combout ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~8_combout ),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~18_combout ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[104]~269_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[104]~269 .lut_mask = 16'hA0E0;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[104]~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y64_N2
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[104]~221 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[104]~221_combout  = (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~18_combout  & \modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~18_combout ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~10_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[104]~221_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[104]~221 .lut_mask = 16'h0F00;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[104]~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y64_N4
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[103]~222 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[103]~222_combout  = (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~18_combout  & \modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~18_combout ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~8_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[103]~222_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[103]~222 .lut_mask = 16'h0F00;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[103]~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y63_N0
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[103]~270 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[103]~270_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~18_combout  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[93]~265_combout ) # 
// ((!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~18_combout  & \modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~6_combout ))))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[93]~265_combout ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~18_combout ),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~18_combout ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~6_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[103]~270_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[103]~270 .lut_mask = 16'hB0A0;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[103]~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y64_N6
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[102]~223 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[102]~223_combout  = (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~18_combout  & \modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~18_combout ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~6_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[102]~223_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[102]~223 .lut_mask = 16'h0F00;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[102]~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y65_N16
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[102]~271 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[102]~271_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~18_combout  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[92]~266_combout ) # 
// ((!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~18_combout  & \modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~4_combout ))))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[92]~266_combout ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~18_combout ),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~4_combout ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[102]~271_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[102]~271 .lut_mask = 16'hBA00;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[102]~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y64_N30
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[101]~224 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[101]~224_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~4_combout  & !\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~4_combout ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[101]~224_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[101]~224 .lut_mask = 16'h00F0;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[101]~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y64_N26
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[100]~300 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[100]~300_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~18_combout  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~18_combout  & 
// ((\modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT5 ))) # (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~18_combout  & (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~0_combout ))))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~0_combout ),
	.datab(\modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT5 ),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~18_combout ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[100]~300_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[100]~300 .lut_mask = 16'hCA00;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[100]~300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y64_N10
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[99]~227 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[99]~227_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~0_combout  & !\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~18_combout )

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[99]~227_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[99]~227 .lut_mask = 16'h00AA;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[99]~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y65_N28
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[99]~226 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[99]~226_combout  = (\modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT4  & \modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT4 ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[99]~226_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[99]~226 .lut_mask = 16'hF000;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[99]~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y64_N0
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~0 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~0_combout  = \modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT3  $ (VCC)
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~1  = CARRY(\modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT3 )

	.dataa(gnd),
	.datab(\modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT3 ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~0_combout ),
	.cout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~1 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~0 .lut_mask = 16'h33CC;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y64_N2
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~2 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~2_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~1  & (((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[99]~227_combout ) # 
// (\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[99]~226_combout )))) # (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~1  & (!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[99]~227_combout  & 
// (!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[99]~226_combout )))
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~3  = CARRY((!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[99]~227_combout  & (!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[99]~226_combout  & 
// !\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~1 )))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[99]~227_combout ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[99]~226_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~1 ),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~2_combout ),
	.cout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~3 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~2 .lut_mask = 16'hE101;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y64_N4
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~4 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~4_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~3  & ((((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[100]~225_combout ) # 
// (\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[100]~300_combout ))))) # (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~3  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[100]~225_combout ) # 
// ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[100]~300_combout ) # (GND))))
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~5  = CARRY((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[100]~225_combout ) # ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[100]~300_combout ) # 
// (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~3 )))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[100]~225_combout ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[100]~300_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~3 ),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~4_combout ),
	.cout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~5 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~4 .lut_mask = 16'h1EEF;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y64_N6
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~6 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~6_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[101]~272_combout  & (((!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~5 )))) # 
// (!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[101]~272_combout  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[101]~224_combout  & (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~5 )) # 
// (!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[101]~224_combout  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~5 ) # (GND)))))
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~7  = CARRY(((!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[101]~272_combout  & !\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[101]~224_combout )) # 
// (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~5 ))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[101]~272_combout ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[101]~224_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~5 ),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~6_combout ),
	.cout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~7 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~6 .lut_mask = 16'h1E1F;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y64_N8
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~8 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~8_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~7  & ((((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[102]~223_combout ) # 
// (\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[102]~271_combout ))))) # (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~7  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[102]~223_combout ) # 
// ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[102]~271_combout ) # (GND))))
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~9  = CARRY((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[102]~223_combout ) # ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[102]~271_combout ) # 
// (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~7 )))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[102]~223_combout ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[102]~271_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~7 ),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~8_combout ),
	.cout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~9 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~8 .lut_mask = 16'h1EEF;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y64_N10
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~10 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~10_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~9  & (((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[103]~222_combout ) # 
// (\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[103]~270_combout )))) # (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~9  & (!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[103]~222_combout  & 
// (!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[103]~270_combout )))
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~11  = CARRY((!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[103]~222_combout  & (!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[103]~270_combout  & 
// !\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~9 )))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[103]~222_combout ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[103]~270_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~9 ),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~10_combout ),
	.cout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~11 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~10 .lut_mask = 16'hE101;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y64_N12
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~12 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~12_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~11  & ((((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[104]~269_combout ) # 
// (\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[104]~221_combout ))))) # (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~11  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[104]~269_combout ) # 
// ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[104]~221_combout ) # (GND))))
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~13  = CARRY((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[104]~269_combout ) # ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[104]~221_combout ) # 
// (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~11 )))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[104]~269_combout ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[104]~221_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~11 ),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~12_combout ),
	.cout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~13 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~12 .lut_mask = 16'h1EEF;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y64_N14
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~14 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~14_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[105]~220_combout  & (((!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~13 )))) # 
// (!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[105]~220_combout  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[105]~268_combout  & (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~13 )) # 
// (!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[105]~268_combout  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~13 ) # (GND)))))
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~15  = CARRY(((!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[105]~220_combout  & !\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[105]~268_combout )) # 
// (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~13 ))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[105]~220_combout ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[105]~268_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~13 ),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~14_combout ),
	.cout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~15 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~14 .lut_mask = 16'h1E1F;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y64_N8
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[115]~228 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[115]~228_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~14_combout  & !\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~14_combout ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[115]~228_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[115]~228 .lut_mask = 16'h00F0;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[115]~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y61_N0
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[114]~274 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[114]~274_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~18_combout  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[104]~269_combout ) # 
// ((\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~10_combout  & !\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~18_combout ))))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~10_combout ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[104]~269_combout ),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~18_combout ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[114]~274_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[114]~274 .lut_mask = 16'hCE00;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[114]~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y64_N28
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[114]~229 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[114]~229_combout  = (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~18_combout  & \modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~12_combout )

	.dataa(gnd),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~18_combout ),
	.datac(gnd),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~12_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[114]~229_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[114]~229 .lut_mask = 16'h3300;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[114]~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y63_N14
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[113]~275 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[113]~275_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~18_combout  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[103]~270_combout ) # 
// ((\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~8_combout  & !\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~18_combout ))))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~8_combout ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[103]~270_combout ),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~18_combout ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[113]~275_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[113]~275 .lut_mask = 16'hCE00;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[113]~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y64_N22
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[113]~230 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[113]~230_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~10_combout  & !\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~18_combout )

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[113]~230_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[113]~230 .lut_mask = 16'h00AA;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[113]~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y65_N22
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[112]~276 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[112]~276_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~18_combout  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[102]~271_combout ) # 
// ((!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~18_combout  & \modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~6_combout ))))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~18_combout ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[102]~271_combout ),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~6_combout ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[112]~276_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[112]~276 .lut_mask = 16'hDC00;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[112]~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y64_N24
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[112]~231 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[112]~231_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~8_combout  & !\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~8_combout ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[112]~231_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[112]~231 .lut_mask = 16'h00F0;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[112]~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y64_N2
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[111]~232 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[111]~232_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~6_combout  & !\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~18_combout )

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[111]~232_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[111]~232 .lut_mask = 16'h00AA;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[111]~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y64_N14
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[110]~278 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[110]~278_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~18_combout  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[100]~300_combout ) # 
// ((!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~18_combout  & \modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~2_combout ))))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[100]~300_combout ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~18_combout ),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~2_combout ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[110]~278_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[110]~278 .lut_mask = 16'hBA00;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[110]~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y65_N28
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[109]~301 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[109]~301_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~18_combout  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~18_combout  & 
// (\modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT4 )) # (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~18_combout  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~0_combout )))))

	.dataa(\modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT4 ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~0_combout ),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~18_combout ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[109]~301_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[109]~301 .lut_mask = 16'hAC00;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[109]~301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y65_N28
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[109]~234 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[109]~234_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~2_combout  & !\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~2_combout ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[109]~234_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[109]~234 .lut_mask = 16'h00F0;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[109]~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y64_N22
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[108]~235 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[108]~235_combout  = (\modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT3  & \modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~18_combout )

	.dataa(gnd),
	.datab(\modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT3 ),
	.datac(gnd),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[108]~235_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[108]~235 .lut_mask = 16'hCC00;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[108]~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y64_N12
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~0 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~0_combout  = \modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT2  $ (VCC)
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~1  = CARRY(\modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT2 )

	.dataa(\modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT2 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~0_combout ),
	.cout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~1 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~0 .lut_mask = 16'h55AA;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y64_N14
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~2 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~2_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~1  & (((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[108]~236_combout ) # 
// (\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[108]~235_combout )))) # (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~1  & (!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[108]~236_combout  & 
// (!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[108]~235_combout )))
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~3  = CARRY((!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[108]~236_combout  & (!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[108]~235_combout  & 
// !\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~1 )))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[108]~236_combout ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[108]~235_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~1 ),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~2_combout ),
	.cout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~3 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~2 .lut_mask = 16'hE101;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y64_N16
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~4 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~4_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~3  & ((((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[109]~301_combout ) # 
// (\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[109]~234_combout ))))) # (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~3  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[109]~301_combout ) # 
// ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[109]~234_combout ) # (GND))))
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~5  = CARRY((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[109]~301_combout ) # ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[109]~234_combout ) # 
// (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~3 )))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[109]~301_combout ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[109]~234_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~3 ),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~4_combout ),
	.cout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~5 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~4 .lut_mask = 16'h1EEF;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y64_N18
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~6 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~6_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[110]~233_combout  & (((!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~5 )))) # 
// (!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[110]~233_combout  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[110]~278_combout  & (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~5 )) # 
// (!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[110]~278_combout  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~5 ) # (GND)))))
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~7  = CARRY(((!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[110]~233_combout  & !\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[110]~278_combout )) # 
// (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~5 ))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[110]~233_combout ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[110]~278_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~5 ),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~6_combout ),
	.cout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~7 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~6 .lut_mask = 16'h1E1F;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y64_N20
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~8 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~8_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~7  & ((((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[111]~277_combout ) # 
// (\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[111]~232_combout ))))) # (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~7  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[111]~277_combout ) # 
// ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[111]~232_combout ) # (GND))))
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~9  = CARRY((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[111]~277_combout ) # ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[111]~232_combout ) # 
// (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~7 )))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[111]~277_combout ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[111]~232_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~7 ),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~8_combout ),
	.cout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~9 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~8 .lut_mask = 16'h1EEF;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y64_N22
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~10 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~10_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~9  & (((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[112]~276_combout ) # 
// (\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[112]~231_combout )))) # (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~9  & (!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[112]~276_combout  & 
// (!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[112]~231_combout )))
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~11  = CARRY((!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[112]~276_combout  & (!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[112]~231_combout  & 
// !\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~9 )))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[112]~276_combout ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[112]~231_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~9 ),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~10_combout ),
	.cout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~11 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~10 .lut_mask = 16'hE101;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y64_N24
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~12 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~12_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~11  & ((((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[113]~275_combout ) # 
// (\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[113]~230_combout ))))) # (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~11  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[113]~275_combout ) # 
// ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[113]~230_combout ) # (GND))))
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~13  = CARRY((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[113]~275_combout ) # ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[113]~230_combout ) # 
// (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~11 )))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[113]~275_combout ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[113]~230_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~11 ),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~12_combout ),
	.cout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~13 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~12 .lut_mask = 16'h1EEF;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y64_N26
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~14 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~14_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[114]~274_combout  & (((!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~13 )))) # 
// (!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[114]~274_combout  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[114]~229_combout  & (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~13 )) # 
// (!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[114]~229_combout  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~13 ) # (GND)))))
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~15  = CARRY(((!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[114]~274_combout  & !\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[114]~229_combout )) # 
// (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~13 ))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[114]~274_combout ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[114]~229_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~13 ),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~14_combout ),
	.cout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~15 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~14 .lut_mask = 16'h1E1F;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y64_N28
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~17 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~17_cout  = CARRY((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[115]~273_combout ) # ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[115]~228_combout 
// ) # (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~15 )))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[115]~273_combout ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[115]~228_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~15 ),
	.combout(),
	.cout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~17_cout ));
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~17 .lut_mask = 16'h00EF;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y64_N30
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~18 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~18_combout  = !\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~17_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~17_cout ),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~18_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~18 .lut_mask = 16'h0F0F;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y65_N24
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[122]~281 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[122]~281_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~18_combout  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[112]~276_combout ) # 
// ((\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~8_combout  & !\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~18_combout ))))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~8_combout ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~18_combout ),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[112]~276_combout ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[122]~281_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[122]~281 .lut_mask = 16'hF200;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[122]~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y64_N26
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[124]~279 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[124]~279_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~18_combout  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[114]~274_combout ) # 
// ((\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~12_combout  & !\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~18_combout ))))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~12_combout ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[114]~274_combout ),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~18_combout ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[124]~279_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[124]~279 .lut_mask = 16'hC0E0;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[124]~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y64_N20
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[124]~237 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[124]~237_combout  = (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~18_combout  & \modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~18_combout ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~14_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[124]~237_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[124]~237 .lut_mask = 16'h0F00;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[124]~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y63_N4
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[123]~280 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[123]~280_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~18_combout  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[113]~275_combout ) # 
// ((\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~10_combout  & !\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~18_combout ))))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~10_combout ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[113]~275_combout ),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~18_combout ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[123]~280_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[123]~280 .lut_mask = 16'hC0E0;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[123]~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y64_N0
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[123]~238 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[123]~238_combout  = (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~18_combout  & \modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~18_combout ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~12_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[123]~238_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[123]~238 .lut_mask = 16'h0F00;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[123]~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y64_N10
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[122]~239 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[122]~239_combout  = (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~18_combout  & \modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~18_combout ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~10_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[122]~239_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[122]~239 .lut_mask = 16'h0F00;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[122]~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y64_N4
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[121]~240 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[121]~240_combout  = (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~18_combout  & \modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~18_combout ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~8_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[121]~240_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[121]~240 .lut_mask = 16'h0F00;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[121]~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y64_N30
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[120]~241 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[120]~241_combout  = (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~18_combout  & \modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~18_combout ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~6_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[120]~241_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[120]~241 .lut_mask = 16'h0F00;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[120]~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y64_N2
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[120]~283 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[120]~283_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~18_combout  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[110]~278_combout ) # 
// ((!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~18_combout  & \modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~4_combout ))))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~18_combout ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[110]~278_combout ),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~4_combout ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[120]~283_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[120]~283 .lut_mask = 16'hDC00;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[120]~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y64_N24
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[119]~242 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[119]~242_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~4_combout  & !\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~4_combout ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[119]~242_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[119]~242 .lut_mask = 16'h00F0;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[119]~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y64_N6
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[118]~302 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[118]~302_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~18_combout  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~18_combout  & 
// ((\modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT3 ))) # (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~18_combout  & (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~0_combout ))))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~0_combout ),
	.datab(\modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT3 ),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~18_combout ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[118]~302_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[118]~302 .lut_mask = 16'hCA00;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[118]~302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y65_N0
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[117]~244 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[117]~244_combout  = (\modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT2  & \modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT2 ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[117]~244_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[117]~244 .lut_mask = 16'hF000;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[117]~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y64_N0
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~0 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~0_combout  = \modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT1  $ (VCC)
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~1  = CARRY(\modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT1 )

	.dataa(\modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT1 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~0_combout ),
	.cout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~1 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~0 .lut_mask = 16'h55AA;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y64_N2
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~2 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~2_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~1  & (((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[117]~245_combout ) # 
// (\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[117]~244_combout )))) # (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~1  & (!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[117]~245_combout  & 
// (!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[117]~244_combout )))
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~3  = CARRY((!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[117]~245_combout  & (!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[117]~244_combout  & 
// !\modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~1 )))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[117]~245_combout ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[117]~244_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~1 ),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~2_combout ),
	.cout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~3 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~2 .lut_mask = 16'hE101;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y64_N4
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~4 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~4_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~3  & ((((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[118]~243_combout ) # 
// (\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[118]~302_combout ))))) # (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~3  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[118]~243_combout ) # 
// ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[118]~302_combout ) # (GND))))
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~5  = CARRY((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[118]~243_combout ) # ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[118]~302_combout ) # 
// (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~3 )))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[118]~243_combout ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[118]~302_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~3 ),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~4_combout ),
	.cout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~5 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~4 .lut_mask = 16'h1EEF;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y64_N6
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~6 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~6_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[119]~284_combout  & (((!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~5 )))) # 
// (!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[119]~284_combout  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[119]~242_combout  & (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~5 )) # 
// (!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[119]~242_combout  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~5 ) # (GND)))))
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~7  = CARRY(((!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[119]~284_combout  & !\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[119]~242_combout )) # 
// (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~5 ))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[119]~284_combout ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[119]~242_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~5 ),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~6_combout ),
	.cout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~7 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~6 .lut_mask = 16'h1E1F;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y64_N8
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~8 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~8_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~7  & ((((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[120]~241_combout ) # 
// (\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[120]~283_combout ))))) # (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~7  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[120]~241_combout ) # 
// ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[120]~283_combout ) # (GND))))
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~9  = CARRY((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[120]~241_combout ) # ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[120]~283_combout ) # 
// (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~7 )))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[120]~241_combout ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[120]~283_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~7 ),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~8_combout ),
	.cout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~9 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~8 .lut_mask = 16'h1EEF;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y64_N10
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~10 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~10_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~9  & (((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[121]~240_combout ) # 
// (\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[121]~282_combout )))) # (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~9  & (!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[121]~240_combout  & 
// (!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[121]~282_combout )))
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~11  = CARRY((!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[121]~240_combout  & (!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[121]~282_combout  & 
// !\modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~9 )))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[121]~240_combout ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[121]~282_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~9 ),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~10_combout ),
	.cout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~11 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~10 .lut_mask = 16'hE101;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y64_N12
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~12 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~12_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~11  & ((((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[122]~281_combout ) # 
// (\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[122]~239_combout ))))) # (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~11  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[122]~281_combout ) # 
// ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[122]~239_combout ) # (GND))))
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~13  = CARRY((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[122]~281_combout ) # ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[122]~239_combout ) # 
// (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~11 )))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[122]~281_combout ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[122]~239_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~11 ),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~12_combout ),
	.cout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~13 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~12 .lut_mask = 16'h1EEF;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y64_N14
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~14 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~14_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[123]~280_combout  & (((!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~13 )))) # 
// (!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[123]~280_combout  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[123]~238_combout  & (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~13 )) # 
// (!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[123]~238_combout  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~13 ) # (GND)))))
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~15  = CARRY(((!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[123]~280_combout  & !\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[123]~238_combout )) # 
// (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~13 ))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[123]~280_combout ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[123]~238_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~13 ),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~14_combout ),
	.cout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~15 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~14 .lut_mask = 16'h1E1F;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y64_N16
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~17 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~17_cout  = CARRY((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[124]~279_combout ) # ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[124]~237_combout 
// ) # (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~15 )))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[124]~279_combout ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[124]~237_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~15 ),
	.combout(),
	.cout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~17_cout ));
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~17 .lut_mask = 16'h00EF;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y64_N18
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~18 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~18_combout  = !\modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~17_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~17_cout ),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~18_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~18 .lut_mask = 16'h0F0F;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y65_N2
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[132]~286 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[132]~286_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~18_combout  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[122]~281_combout ) # 
// ((!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~18_combout  & \modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~10_combout ))))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~18_combout ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[122]~281_combout ),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~10_combout ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[132]~286_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[132]~286 .lut_mask = 16'hDC00;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[132]~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y64_N28
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[132]~247 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[132]~247_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~12_combout  & !\modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~18_combout )

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[132]~247_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[132]~247 .lut_mask = 16'h00AA;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[132]~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y64_N22
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[131]~248 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[131]~248_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~10_combout  & !\modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~18_combout )

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[131]~248_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[131]~248 .lut_mask = 16'h00AA;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[131]~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y64_N24
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[130]~249 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[130]~249_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~8_combout  & !\modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~8_combout ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[130]~249_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[130]~249 .lut_mask = 16'h00F0;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[130]~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y65_N22
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[129]~289 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[129]~289_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~18_combout  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[119]~284_combout ) # 
// ((\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~4_combout  & !\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~18_combout ))))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~4_combout ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[119]~284_combout ),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~18_combout ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[129]~289_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[129]~289 .lut_mask = 16'hCE00;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[129]~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y64_N16
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[128]~290 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[128]~290_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~18_combout  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[118]~302_combout ) # 
// ((!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~18_combout  & \modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~2_combout ))))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[118]~302_combout ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~18_combout ),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~2_combout ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[128]~290_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[128]~290 .lut_mask = 16'hBA00;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[128]~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y65_N6
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[127]~303 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[127]~303_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~18_combout  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~18_combout  & 
// ((\modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT2 ))) # (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~18_combout  & (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~0_combout ))))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~0_combout ),
	.datab(\modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT2 ),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~18_combout ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[127]~303_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[127]~303 .lut_mask = 16'hCA00;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[127]~303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y64_N0
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[126]~253 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[126]~253_combout  = (\modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT1  & \modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT1 ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[126]~253_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[126]~253 .lut_mask = 16'hF000;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[126]~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y65_N12
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~0 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~0_combout  = \modularPowering_inst|Mult0|auto_generated|mac_out2~dataout  $ (VCC)
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~1  = CARRY(\modularPowering_inst|Mult0|auto_generated|mac_out2~dataout )

	.dataa(gnd),
	.datab(\modularPowering_inst|Mult0|auto_generated|mac_out2~dataout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~0_combout ),
	.cout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~1 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~0 .lut_mask = 16'h33CC;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y65_N14
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~2 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~2_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~1  & (((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[126]~254_combout ) # 
// (\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[126]~253_combout )))) # (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~1  & (!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[126]~254_combout  & 
// (!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[126]~253_combout )))
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~3  = CARRY((!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[126]~254_combout  & (!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[126]~253_combout  & 
// !\modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~1 )))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[126]~254_combout ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[126]~253_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~1 ),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~2_combout ),
	.cout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~3 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~2 .lut_mask = 16'hE101;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y65_N16
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~4 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~4_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~3  & ((((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[127]~252_combout ) # 
// (\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[127]~303_combout ))))) # (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~3  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[127]~252_combout ) # 
// ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[127]~303_combout ) # (GND))))
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~5  = CARRY((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[127]~252_combout ) # ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[127]~303_combout ) # 
// (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~3 )))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[127]~252_combout ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[127]~303_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~3 ),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~4_combout ),
	.cout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~5 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~4 .lut_mask = 16'h1EEF;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y65_N18
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~6 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~6_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[128]~290_combout  & (((!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~5 )))) # 
// (!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[128]~290_combout  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[128]~251_combout  & (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~5 )) # 
// (!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[128]~251_combout  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~5 ) # (GND)))))
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~7  = CARRY(((!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[128]~290_combout  & !\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[128]~251_combout )) # 
// (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~5 ))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[128]~290_combout ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[128]~251_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~5 ),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~6_combout ),
	.cout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~7 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~6 .lut_mask = 16'h1E1F;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y65_N20
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~8 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~8_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~7  & ((((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[129]~250_combout ) # 
// (\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[129]~289_combout ))))) # (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~7  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[129]~250_combout ) # 
// ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[129]~289_combout ) # (GND))))
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~9  = CARRY((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[129]~250_combout ) # ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[129]~289_combout ) # 
// (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~7 )))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[129]~250_combout ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[129]~289_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~7 ),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~8_combout ),
	.cout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~9 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~8 .lut_mask = 16'h1EEF;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y65_N22
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~10 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~10_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~9  & (((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[130]~249_combout ) # 
// (\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[130]~288_combout )))) # (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~9  & (!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[130]~249_combout  & 
// (!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[130]~288_combout )))
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~11  = CARRY((!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[130]~249_combout  & (!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[130]~288_combout  & 
// !\modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~9 )))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[130]~249_combout ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[130]~288_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~9 ),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~10_combout ),
	.cout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~11 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~10 .lut_mask = 16'hE101;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y65_N24
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~12 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~12_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~11  & ((((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[131]~287_combout ) # 
// (\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[131]~248_combout ))))) # (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~11  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[131]~287_combout ) # 
// ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[131]~248_combout ) # (GND))))
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~13  = CARRY((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[131]~287_combout ) # ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[131]~248_combout ) # 
// (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~11 )))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[131]~287_combout ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[131]~248_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~11 ),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~12_combout ),
	.cout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~13 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~12 .lut_mask = 16'h1EEF;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y65_N26
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~14 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~14_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[132]~286_combout  & (((!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~13 )))) # 
// (!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[132]~286_combout  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[132]~247_combout  & (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~13 )) # 
// (!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[132]~247_combout  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~13 ) # (GND)))))
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~15  = CARRY(((!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[132]~286_combout  & !\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[132]~247_combout )) # 
// (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~13 ))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[132]~286_combout ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[132]~247_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~13 ),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~14_combout ),
	.cout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~15 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~14 .lut_mask = 16'h1E1F;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y65_N8
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[133]~246 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[133]~246_combout  = (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~18_combout  & \modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~18_combout ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~14_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[133]~246_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[133]~246 .lut_mask = 16'h0F00;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[133]~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y63_N18
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[133]~285 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[133]~285_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~18_combout  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[123]~280_combout ) # 
// ((!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~18_combout  & \modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~12_combout ))))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~18_combout ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~12_combout ),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[123]~280_combout ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[133]~285_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[133]~285 .lut_mask = 16'hF400;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[133]~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y65_N28
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~17 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~17_cout  = CARRY((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[133]~246_combout ) # ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[133]~285_combout 
// ) # (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~15 )))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[133]~246_combout ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[133]~285_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~15 ),
	.combout(),
	.cout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~17_cout ));
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~17 .lut_mask = 16'h00EF;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y65_N30
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~18 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~18_combout  = !\modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~17_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~17_cout ),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~18_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~18 .lut_mask = 16'h0F0F;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y65_N10
cycloneive_lcell_comb \modularPowering_inst|res[7]~13 (
// Equation(s):
// \modularPowering_inst|res[7]~13_combout  = (\modularPowering_inst|exp_reg [0] & (((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[132]~247_combout ) # (\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[132]~286_combout 
// )))) # (!\modularPowering_inst|exp_reg [0] & (\modularPowering_inst|res [7]))

	.dataa(\modularPowering_inst|res [7]),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[132]~247_combout ),
	.datac(\modularPowering_inst|exp_reg [0]),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[132]~286_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|res[7]~13_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|res[7]~13 .lut_mask = 16'hFACA;
defparam \modularPowering_inst|res[7]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y65_N2
cycloneive_lcell_comb \modularPowering_inst|res[7]~6 (
// Equation(s):
// \modularPowering_inst|res[7]~6_combout  = (\modularPowering_inst|exp_reg [0] & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~18_combout  & ((\modularPowering_inst|res[7]~13_combout ))) # 
// (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~18_combout  & (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~14_combout )))) # (!\modularPowering_inst|exp_reg [0] & (((\modularPowering_inst|res[7]~13_combout ))))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~14_combout ),
	.datab(\modularPowering_inst|exp_reg [0]),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~18_combout ),
	.datad(\modularPowering_inst|res[7]~13_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|res[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|res[7]~6 .lut_mask = 16'hFB08;
defparam \modularPowering_inst|res[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y65_N6
cycloneive_lcell_comb \modularPowering_inst|res[7]~feeder (
// Equation(s):
// \modularPowering_inst|res[7]~feeder_combout  = \modularPowering_inst|res[7]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\modularPowering_inst|res[7]~6_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|res[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|res[7]~feeder .lut_mask = 16'hFF00;
defparam \modularPowering_inst|res[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y65_N26
cycloneive_lcell_comb \modularPowering_inst|Selector9~0 (
// Equation(s):
// \modularPowering_inst|Selector9~0_combout  = (\modularPowering_inst|res [7] & !\modularPowering_inst|state_reg.init~q )

	.dataa(\modularPowering_inst|res [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(\modularPowering_inst|state_reg.init~q ),
	.cin(gnd),
	.combout(\modularPowering_inst|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Selector9~0 .lut_mask = 16'h00AA;
defparam \modularPowering_inst|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y65_N7
dffeas \modularPowering_inst|res[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\modularPowering_inst|res[7]~feeder_combout ),
	.asdata(\modularPowering_inst|Selector9~0_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\modularPowering_inst|state_reg.operations~q ),
	.ena(\ena~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modularPowering_inst|res [7]),
	.prn(vcc));
// synopsys translate_off
defparam \modularPowering_inst|res[7] .is_wysiwyg = "true";
defparam \modularPowering_inst|res[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y62_N18
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[81]~209 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[81]~209_combout  = (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~18_combout  & \modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~18_combout ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~0_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[81]~209_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[81]~209 .lut_mask = 16'h0F00;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[81]~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y64_N6
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[101]~272 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[101]~272_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~18_combout  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[91]~299_combout ) # 
// ((\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~2_combout  & !\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~18_combout ))))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~2_combout ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[91]~299_combout ),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~18_combout ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[101]~272_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[101]~272 .lut_mask = 16'hCE00;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[101]~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y64_N24
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[111]~277 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[111]~277_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~18_combout  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[101]~272_combout ) # 
// ((!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~18_combout  & \modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~4_combout ))))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[101]~272_combout ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~18_combout ),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~4_combout ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[111]~277_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[111]~277 .lut_mask = 16'hBA00;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[111]~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y64_N12
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[121]~282 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[121]~282_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~18_combout  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[111]~277_combout ) # 
// ((!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~18_combout  & \modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~6_combout ))))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~18_combout ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[111]~277_combout ),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~6_combout ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[121]~282_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[121]~282 .lut_mask = 16'hDC00;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[121]~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y64_N0
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[131]~287 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[131]~287_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~18_combout  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[121]~282_combout ) # 
// ((!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~18_combout  & \modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~8_combout ))))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[121]~282_combout ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~18_combout ),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~8_combout ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[131]~287_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[131]~287 .lut_mask = 16'hBA00;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[131]~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y64_N4
cycloneive_lcell_comb \modularPowering_inst|res[6]~12 (
// Equation(s):
// \modularPowering_inst|res[6]~12_combout  = (\modularPowering_inst|exp_reg [0] & (((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[131]~287_combout ) # (\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[131]~248_combout 
// )))) # (!\modularPowering_inst|exp_reg [0] & (\modularPowering_inst|res [6]))

	.dataa(\modularPowering_inst|res [6]),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[131]~287_combout ),
	.datac(\modularPowering_inst|exp_reg [0]),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[131]~248_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|res[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|res[6]~12 .lut_mask = 16'hFACA;
defparam \modularPowering_inst|res[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y65_N0
cycloneive_lcell_comb \modularPowering_inst|res[6]~5 (
// Equation(s):
// \modularPowering_inst|res[6]~5_combout  = (\modularPowering_inst|exp_reg [0] & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~18_combout  & (\modularPowering_inst|res[6]~12_combout )) # 
// (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~18_combout  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~12_combout ))))) # (!\modularPowering_inst|exp_reg [0] & (\modularPowering_inst|res[6]~12_combout ))

	.dataa(\modularPowering_inst|res[6]~12_combout ),
	.datab(\modularPowering_inst|exp_reg [0]),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~18_combout ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~12_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|res[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|res[6]~5 .lut_mask = 16'hAEA2;
defparam \modularPowering_inst|res[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y65_N4
cycloneive_lcell_comb \modularPowering_inst|res[6]~feeder (
// Equation(s):
// \modularPowering_inst|res[6]~feeder_combout  = \modularPowering_inst|res[6]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\modularPowering_inst|res[6]~5_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|res[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|res[6]~feeder .lut_mask = 16'hFF00;
defparam \modularPowering_inst|res[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y65_N0
cycloneive_lcell_comb \modularPowering_inst|Selector10~0 (
// Equation(s):
// \modularPowering_inst|Selector10~0_combout  = (\modularPowering_inst|res [6] & !\modularPowering_inst|state_reg.init~q )

	.dataa(\modularPowering_inst|res [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(\modularPowering_inst|state_reg.init~q ),
	.cin(gnd),
	.combout(\modularPowering_inst|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Selector10~0 .lut_mask = 16'h00AA;
defparam \modularPowering_inst|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y65_N5
dffeas \modularPowering_inst|res[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\modularPowering_inst|res[6]~feeder_combout ),
	.asdata(\modularPowering_inst|Selector10~0_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\modularPowering_inst|state_reg.operations~q ),
	.ena(\ena~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modularPowering_inst|res [6]),
	.prn(vcc));
// synopsys translate_off
defparam \modularPowering_inst|res[6] .is_wysiwyg = "true";
defparam \modularPowering_inst|res[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y61_N30
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[90]~217 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[90]~217_combout  = (\modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT5  & \modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT5 ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[90]~217_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[90]~217 .lut_mask = 16'hF000;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[90]~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y64_N16
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[100]~225 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[100]~225_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~2_combout  & !\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~2_combout ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[100]~225_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[100]~225 .lut_mask = 16'h00F0;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[100]~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y64_N28
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[110]~233 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[110]~233_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~4_combout  & !\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~4_combout ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[110]~233_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[110]~233 .lut_mask = 16'h00F0;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[110]~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y64_N18
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[130]~288 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[130]~288_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~18_combout  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[120]~283_combout ) # 
// ((\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~6_combout  & !\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~18_combout ))))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~6_combout ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~18_combout ),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[120]~283_combout ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[130]~288_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[130]~288 .lut_mask = 16'hF200;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[130]~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y64_N30
cycloneive_lcell_comb \modularPowering_inst|res[5]~11 (
// Equation(s):
// \modularPowering_inst|res[5]~11_combout  = (\modularPowering_inst|exp_reg [0] & (((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[130]~288_combout ) # (\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[130]~249_combout 
// )))) # (!\modularPowering_inst|exp_reg [0] & (\modularPowering_inst|res [5]))

	.dataa(\modularPowering_inst|res [5]),
	.datab(\modularPowering_inst|exp_reg [0]),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[130]~288_combout ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[130]~249_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|res[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|res[5]~11 .lut_mask = 16'hEEE2;
defparam \modularPowering_inst|res[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y63_N10
cycloneive_lcell_comb \modularPowering_inst|res[5]~4 (
// Equation(s):
// \modularPowering_inst|res[5]~4_combout  = (\modularPowering_inst|exp_reg [0] & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~18_combout  & (\modularPowering_inst|res[5]~11_combout )) # 
// (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~18_combout  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~10_combout ))))) # (!\modularPowering_inst|exp_reg [0] & (\modularPowering_inst|res[5]~11_combout ))

	.dataa(\modularPowering_inst|res[5]~11_combout ),
	.datab(\modularPowering_inst|exp_reg [0]),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~10_combout ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|res[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|res[5]~4 .lut_mask = 16'hAAE2;
defparam \modularPowering_inst|res[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y63_N4
cycloneive_lcell_comb \modularPowering_inst|res[5]~feeder (
// Equation(s):
// \modularPowering_inst|res[5]~feeder_combout  = \modularPowering_inst|res[5]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\modularPowering_inst|res[5]~4_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|res[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|res[5]~feeder .lut_mask = 16'hFF00;
defparam \modularPowering_inst|res[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y63_N22
cycloneive_lcell_comb \modularPowering_inst|Selector11~0 (
// Equation(s):
// \modularPowering_inst|Selector11~0_combout  = (\modularPowering_inst|res [5] & !\modularPowering_inst|state_reg.init~q )

	.dataa(gnd),
	.datab(\modularPowering_inst|res [5]),
	.datac(gnd),
	.datad(\modularPowering_inst|state_reg.init~q ),
	.cin(gnd),
	.combout(\modularPowering_inst|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Selector11~0 .lut_mask = 16'h00CC;
defparam \modularPowering_inst|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y63_N5
dffeas \modularPowering_inst|res[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\modularPowering_inst|res[5]~feeder_combout ),
	.asdata(\modularPowering_inst|Selector11~0_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\modularPowering_inst|state_reg.operations~q ),
	.ena(\ena~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modularPowering_inst|res [5]),
	.prn(vcc));
// synopsys translate_off
defparam \modularPowering_inst|res[5] .is_wysiwyg = "true";
defparam \modularPowering_inst|res[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y61_N26
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[79]~291 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[79]~291_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~18_combout  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~16_combout  & 
// (\modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT14 )) # (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~16_combout  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~12_combout )))))

	.dataa(\modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT14 ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~16_combout ),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~12_combout ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[79]~291_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[79]~291 .lut_mask = 16'hB800;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[79]~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y61_N28
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[79]~192 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[79]~192_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~14_combout  & !\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~18_combout )

	.dataa(gnd),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~14_combout ),
	.datac(gnd),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[79]~192_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[79]~192 .lut_mask = 16'h00CC;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[79]~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y61_N0
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[78]~193 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[78]~193_combout  = (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~18_combout  & \modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~12_combout )

	.dataa(gnd),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~18_combout ),
	.datac(gnd),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~12_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[78]~193_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[78]~193 .lut_mask = 16'h3300;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[78]~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y61_N0
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[78]~292 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[78]~292_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~18_combout  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~16_combout  & 
// ((\modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT13 ))) # (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~16_combout  & (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~10_combout ))))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~10_combout ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_12~16_combout ),
	.datac(\modularPowering_inst|Mult0|auto_generated|mac_out2~DATAOUT13 ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[78]~292_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[78]~292 .lut_mask = 16'hE200;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[78]~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y61_N20
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~14 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~14_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[78]~193_combout  & (((!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~13 )))) # 
// (!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[78]~193_combout  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[78]~292_combout  & (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~13 )) # 
// (!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[78]~292_combout  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~13 ) # (GND)))))
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~15  = CARRY(((!\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[78]~193_combout  & !\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[78]~292_combout )) # 
// (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~13 ))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[78]~193_combout ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[78]~292_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~13 ),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~14_combout ),
	.cout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~15 ));
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~14 .lut_mask = 16'h1E1F;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y61_N22
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~17 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~17_cout  = CARRY((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[79]~291_combout ) # ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[79]~192_combout ) 
// # (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~15 )))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[79]~291_combout ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[79]~192_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~15 ),
	.combout(),
	.cout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~17_cout ));
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~17 .lut_mask = 16'h00EF;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y61_N24
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~18 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~18_combout  = !\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~17_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~17_cout ),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~18_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~18 .lut_mask = 16'h0F0F;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y61_N8
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[88]~201 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[88]~201_combout  = (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~18_combout  & \modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~14_combout )

	.dataa(gnd),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~18_combout ),
	.datac(gnd),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~14_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[88]~201_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[88]~201 .lut_mask = 16'h3300;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[88]~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y61_N4
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[88]~255 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[88]~255_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~18_combout  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[78]~292_combout ) # 
// ((\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~12_combout  & !\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~18_combout ))))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[78]~292_combout ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~12_combout ),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_13~18_combout ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_14~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[88]~255_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[88]~255 .lut_mask = 16'hAE00;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[88]~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y61_N26
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~17 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~17_cout  = CARRY((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[88]~201_combout ) # ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[88]~255_combout ) 
// # (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~15 )))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[88]~201_combout ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[88]~255_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~15 ),
	.combout(),
	.cout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~17_cout ));
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~17 .lut_mask = 16'h00EF;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y61_N28
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~18 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~18_combout  = !\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~17_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~17_cout ),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~18_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~18 .lut_mask = 16'h0F0F;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y64_N26
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[106]~267 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[106]~267_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~18_combout  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[96]~262_combout ) # 
// ((!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~18_combout  & \modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~12_combout ))))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~18_combout ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_1~12_combout ),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~18_combout ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[96]~262_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[106]~267_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[106]~267 .lut_mask = 16'hF040;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[106]~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y64_N20
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[106]~219 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[106]~219_combout  = (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~18_combout  & \modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~18_combout ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_2~14_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[106]~219_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[106]~219 .lut_mask = 16'h0F00;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[106]~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y64_N16
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~17 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~17_cout  = CARRY((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[106]~267_combout ) # ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[106]~219_combout 
// ) # (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~15 )))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[106]~267_combout ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[106]~219_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~15 ),
	.combout(),
	.cout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~17_cout ));
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~17 .lut_mask = 16'h00EF;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y64_N18
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~18 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~18_combout  = !\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~17_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~17_cout ),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~18_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~18 .lut_mask = 16'h0F0F;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y65_N4
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[119]~284 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[119]~284_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~18_combout  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[109]~301_combout ) # 
// ((!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~18_combout  & \modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~2_combout ))))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~18_combout ),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[109]~301_combout ),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~2_combout ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[119]~284_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[119]~284 .lut_mask = 16'hDC00;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[119]~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y65_N16
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[129]~250 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[129]~250_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~6_combout  & !\modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~6_combout ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[129]~250_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[129]~250 .lut_mask = 16'h00F0;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[129]~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y65_N12
cycloneive_lcell_comb \modularPowering_inst|res[4]~10 (
// Equation(s):
// \modularPowering_inst|res[4]~10_combout  = (\modularPowering_inst|exp_reg [0] & (((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[129]~289_combout ) # (\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[129]~250_combout 
// )))) # (!\modularPowering_inst|exp_reg [0] & (\modularPowering_inst|res [4]))

	.dataa(\modularPowering_inst|exp_reg [0]),
	.datab(\modularPowering_inst|res [4]),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[129]~289_combout ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[129]~250_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|res[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|res[4]~10 .lut_mask = 16'hEEE4;
defparam \modularPowering_inst|res[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y65_N2
cycloneive_lcell_comb \modularPowering_inst|res[4]~3 (
// Equation(s):
// \modularPowering_inst|res[4]~3_combout  = (\modularPowering_inst|exp_reg [0] & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~18_combout  & ((\modularPowering_inst|res[4]~10_combout ))) # 
// (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~18_combout  & (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~8_combout )))) # (!\modularPowering_inst|exp_reg [0] & (((\modularPowering_inst|res[4]~10_combout ))))

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~8_combout ),
	.datab(\modularPowering_inst|exp_reg [0]),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~18_combout ),
	.datad(\modularPowering_inst|res[4]~10_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|res[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|res[4]~3 .lut_mask = 16'hFB08;
defparam \modularPowering_inst|res[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y65_N18
cycloneive_lcell_comb \modularPowering_inst|res[4]~feeder (
// Equation(s):
// \modularPowering_inst|res[4]~feeder_combout  = \modularPowering_inst|res[4]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\modularPowering_inst|res[4]~3_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|res[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|res[4]~feeder .lut_mask = 16'hFF00;
defparam \modularPowering_inst|res[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y65_N30
cycloneive_lcell_comb \modularPowering_inst|Selector12~0 (
// Equation(s):
// \modularPowering_inst|Selector12~0_combout  = (\modularPowering_inst|res [4] & !\modularPowering_inst|state_reg.init~q )

	.dataa(gnd),
	.datab(\modularPowering_inst|res [4]),
	.datac(gnd),
	.datad(\modularPowering_inst|state_reg.init~q ),
	.cin(gnd),
	.combout(\modularPowering_inst|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Selector12~0 .lut_mask = 16'h00CC;
defparam \modularPowering_inst|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y65_N19
dffeas \modularPowering_inst|res[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\modularPowering_inst|res[4]~feeder_combout ),
	.asdata(\modularPowering_inst|Selector12~0_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\modularPowering_inst|state_reg.operations~q ),
	.ena(\ena~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modularPowering_inst|res [4]),
	.prn(vcc));
// synopsys translate_off
defparam \modularPowering_inst|res[4] .is_wysiwyg = "true";
defparam \modularPowering_inst|res[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y65_N14
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[108]~236 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[108]~236_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~0_combout  & !\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~18_combout )

	.dataa(gnd),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~0_combout ),
	.datac(gnd),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_3~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[108]~236_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[108]~236 .lut_mask = 16'h00CC;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[108]~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y64_N14
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[118]~243 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[118]~243_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~2_combout  & !\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~2_combout ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[118]~243_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[118]~243 .lut_mask = 16'h00F0;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[118]~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y64_N26
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[128]~251 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[128]~251_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~4_combout  & !\modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~18_combout )

	.dataa(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[128]~251_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[128]~251 .lut_mask = 16'h00AA;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[128]~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y64_N4
cycloneive_lcell_comb \modularPowering_inst|res[3]~9 (
// Equation(s):
// \modularPowering_inst|res[3]~9_combout  = (\modularPowering_inst|exp_reg [0] & (((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[128]~251_combout ) # (\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[128]~290_combout 
// )))) # (!\modularPowering_inst|exp_reg [0] & (\modularPowering_inst|res [3]))

	.dataa(\modularPowering_inst|res [3]),
	.datab(\modularPowering_inst|exp_reg [0]),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[128]~251_combout ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[128]~290_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|res[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|res[3]~9 .lut_mask = 16'hEEE2;
defparam \modularPowering_inst|res[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y64_N10
cycloneive_lcell_comb \modularPowering_inst|res[3]~2 (
// Equation(s):
// \modularPowering_inst|res[3]~2_combout  = (\modularPowering_inst|exp_reg [0] & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~18_combout  & (\modularPowering_inst|res[3]~9_combout )) # 
// (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~18_combout  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~6_combout ))))) # (!\modularPowering_inst|exp_reg [0] & (\modularPowering_inst|res[3]~9_combout ))

	.dataa(\modularPowering_inst|exp_reg [0]),
	.datab(\modularPowering_inst|res[3]~9_combout ),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~18_combout ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~6_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|res[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|res[3]~2 .lut_mask = 16'hCEC4;
defparam \modularPowering_inst|res[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y64_N18
cycloneive_lcell_comb \modularPowering_inst|res[3]~feeder (
// Equation(s):
// \modularPowering_inst|res[3]~feeder_combout  = \modularPowering_inst|res[3]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\modularPowering_inst|res[3]~2_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|res[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|res[3]~feeder .lut_mask = 16'hFF00;
defparam \modularPowering_inst|res[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y64_N24
cycloneive_lcell_comb \modularPowering_inst|Selector13~0 (
// Equation(s):
// \modularPowering_inst|Selector13~0_combout  = (!\modularPowering_inst|state_reg.init~q  & \modularPowering_inst|res [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|state_reg.init~q ),
	.datad(\modularPowering_inst|res [3]),
	.cin(gnd),
	.combout(\modularPowering_inst|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Selector13~0 .lut_mask = 16'h0F00;
defparam \modularPowering_inst|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y64_N19
dffeas \modularPowering_inst|res[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\modularPowering_inst|res[3]~feeder_combout ),
	.asdata(\modularPowering_inst|Selector13~0_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\modularPowering_inst|state_reg.operations~q ),
	.ena(\ena~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modularPowering_inst|res [3]),
	.prn(vcc));
// synopsys translate_off
defparam \modularPowering_inst|res[3] .is_wysiwyg = "true";
defparam \modularPowering_inst|res[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y64_N12
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[117]~245 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[117]~245_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~0_combout  & !\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~0_combout ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_4~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[117]~245_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[117]~245 .lut_mask = 16'h00F0;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[117]~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y65_N14
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[127]~252 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[127]~252_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~2_combout  & !\modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~2_combout ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[127]~252_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[127]~252 .lut_mask = 16'h00F0;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[127]~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y65_N8
cycloneive_lcell_comb \modularPowering_inst|res[2]~8 (
// Equation(s):
// \modularPowering_inst|res[2]~8_combout  = (\modularPowering_inst|exp_reg [0] & (((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[127]~252_combout ) # (\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[127]~303_combout 
// )))) # (!\modularPowering_inst|exp_reg [0] & (\modularPowering_inst|res [2]))

	.dataa(\modularPowering_inst|exp_reg [0]),
	.datab(\modularPowering_inst|res [2]),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[127]~252_combout ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[127]~303_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|res[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|res[2]~8 .lut_mask = 16'hEEE4;
defparam \modularPowering_inst|res[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y65_N20
cycloneive_lcell_comb \modularPowering_inst|res[2]~1 (
// Equation(s):
// \modularPowering_inst|res[2]~1_combout  = (\modularPowering_inst|exp_reg [0] & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~18_combout  & (\modularPowering_inst|res[2]~8_combout )) # 
// (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~18_combout  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~4_combout ))))) # (!\modularPowering_inst|exp_reg [0] & (\modularPowering_inst|res[2]~8_combout ))

	.dataa(\modularPowering_inst|exp_reg [0]),
	.datab(\modularPowering_inst|res[2]~8_combout ),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~18_combout ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~4_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|res[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|res[2]~1 .lut_mask = 16'hCEC4;
defparam \modularPowering_inst|res[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y65_N24
cycloneive_lcell_comb \modularPowering_inst|res[2]~feeder (
// Equation(s):
// \modularPowering_inst|res[2]~feeder_combout  = \modularPowering_inst|res[2]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\modularPowering_inst|res[2]~1_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|res[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|res[2]~feeder .lut_mask = 16'hFF00;
defparam \modularPowering_inst|res[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y65_N10
cycloneive_lcell_comb \modularPowering_inst|Selector14~0 (
// Equation(s):
// \modularPowering_inst|Selector14~0_combout  = (\modularPowering_inst|res [2] & !\modularPowering_inst|state_reg.init~q )

	.dataa(gnd),
	.datab(\modularPowering_inst|res [2]),
	.datac(gnd),
	.datad(\modularPowering_inst|state_reg.init~q ),
	.cin(gnd),
	.combout(\modularPowering_inst|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Selector14~0 .lut_mask = 16'h00CC;
defparam \modularPowering_inst|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y65_N25
dffeas \modularPowering_inst|res[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\modularPowering_inst|res[2]~feeder_combout ),
	.asdata(\modularPowering_inst|Selector14~0_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\modularPowering_inst|state_reg.operations~q ),
	.ena(\ena~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modularPowering_inst|res [2]),
	.prn(vcc));
// synopsys translate_off
defparam \modularPowering_inst|res[2] .is_wysiwyg = "true";
defparam \modularPowering_inst|res[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y64_N2
cycloneive_lcell_comb \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[126]~254 (
// Equation(s):
// \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[126]~254_combout  = (\modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~0_combout  & !\modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~0_combout ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_5~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[126]~254_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[126]~254 .lut_mask = 16'h00F0;
defparam \modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[126]~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y64_N20
cycloneive_lcell_comb \modularPowering_inst|res[1]~7 (
// Equation(s):
// \modularPowering_inst|res[1]~7_combout  = (\modularPowering_inst|exp_reg [0] & (((\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[126]~254_combout ) # (\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[126]~253_combout 
// )))) # (!\modularPowering_inst|exp_reg [0] & (\modularPowering_inst|res [1]))

	.dataa(\modularPowering_inst|res [1]),
	.datab(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[126]~254_combout ),
	.datac(\modularPowering_inst|exp_reg [0]),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|StageOut[126]~253_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|res[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|res[1]~7 .lut_mask = 16'hFACA;
defparam \modularPowering_inst|res[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y64_N28
cycloneive_lcell_comb \modularPowering_inst|res[1]~0 (
// Equation(s):
// \modularPowering_inst|res[1]~0_combout  = (\modularPowering_inst|exp_reg [0] & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~18_combout  & (\modularPowering_inst|res[1]~7_combout )) # 
// (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~18_combout  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~2_combout ))))) # (!\modularPowering_inst|exp_reg [0] & (\modularPowering_inst|res[1]~7_combout ))

	.dataa(\modularPowering_inst|exp_reg [0]),
	.datab(\modularPowering_inst|res[1]~7_combout ),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~2_combout ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|res[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|res[1]~0 .lut_mask = 16'hCCE4;
defparam \modularPowering_inst|res[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y64_N8
cycloneive_lcell_comb \modularPowering_inst|res[1]~feeder (
// Equation(s):
// \modularPowering_inst|res[1]~feeder_combout  = \modularPowering_inst|res[1]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\modularPowering_inst|res[1]~0_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|res[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|res[1]~feeder .lut_mask = 16'hFF00;
defparam \modularPowering_inst|res[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y64_N22
cycloneive_lcell_comb \modularPowering_inst|Selector15~0 (
// Equation(s):
// \modularPowering_inst|Selector15~0_combout  = (!\modularPowering_inst|state_reg.init~q  & \modularPowering_inst|res [1])

	.dataa(gnd),
	.datab(\modularPowering_inst|state_reg.init~q ),
	.datac(\modularPowering_inst|res [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\modularPowering_inst|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Selector15~0 .lut_mask = 16'h3030;
defparam \modularPowering_inst|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y64_N9
dffeas \modularPowering_inst|res[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\modularPowering_inst|res[1]~feeder_combout ),
	.asdata(\modularPowering_inst|Selector15~0_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\modularPowering_inst|state_reg.operations~q ),
	.ena(\ena~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modularPowering_inst|res [1]),
	.prn(vcc));
// synopsys translate_off
defparam \modularPowering_inst|res[1] .is_wysiwyg = "true";
defparam \modularPowering_inst|res[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y63_N16
cycloneive_lcell_comb \modularPowering_inst|Selector16~1 (
// Equation(s):
// \modularPowering_inst|Selector16~1_combout  = (\modularPowering_inst|state_reg.operations~q  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~18_combout  & (\modularPowering_inst|Mult0|auto_generated|mac_out2~dataout )) # 
// (!\modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~18_combout  & ((\modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~0_combout )))))

	.dataa(\modularPowering_inst|state_reg.operations~q ),
	.datab(\modularPowering_inst|Mult0|auto_generated|mac_out2~dataout ),
	.datac(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~0_combout ),
	.datad(\modularPowering_inst|Mod1|auto_generated|divider|divider|op_6~18_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Selector16~1_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Selector16~1 .lut_mask = 16'h88A0;
defparam \modularPowering_inst|Selector16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y63_N20
cycloneive_lcell_comb \modularPowering_inst|Selector16~2 (
// Equation(s):
// \modularPowering_inst|Selector16~2_combout  = (\modularPowering_inst|Selector16~0_combout ) # ((\modularPowering_inst|exp_reg [0] & \modularPowering_inst|Selector16~1_combout ))

	.dataa(gnd),
	.datab(\modularPowering_inst|exp_reg [0]),
	.datac(\modularPowering_inst|Selector16~0_combout ),
	.datad(\modularPowering_inst|Selector16~1_combout ),
	.cin(gnd),
	.combout(\modularPowering_inst|Selector16~2_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|Selector16~2 .lut_mask = 16'hFCF0;
defparam \modularPowering_inst|Selector16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y63_N21
dffeas \modularPowering_inst|res[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\modularPowering_inst|Selector16~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ena~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modularPowering_inst|res [0]),
	.prn(vcc));
// synopsys translate_off
defparam \modularPowering_inst|res[0] .is_wysiwyg = "true";
defparam \modularPowering_inst|res[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y69_N16
cycloneive_lcell_comb \modularPowering_inst|rdy_next~2 (
// Equation(s):
// \modularPowering_inst|rdy_next~2_combout  = (\modularPowering_inst|state_reg.check~q  & ((\modularPowering_inst|LessThan0~1_combout ) # ((\modularPowering_inst|Equal0~0_combout  & \modularPowering_inst|Equal0~1_combout ))))

	.dataa(\modularPowering_inst|Equal0~0_combout ),
	.datab(\modularPowering_inst|LessThan0~1_combout ),
	.datac(\modularPowering_inst|Equal0~1_combout ),
	.datad(\modularPowering_inst|state_reg.check~q ),
	.cin(gnd),
	.combout(\modularPowering_inst|rdy_next~2_combout ),
	.cout());
// synopsys translate_off
defparam \modularPowering_inst|rdy_next~2 .lut_mask = 16'hEC00;
defparam \modularPowering_inst|rdy_next~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y69_N17
dffeas \modularPowering_inst|rdy (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\modularPowering_inst|rdy_next~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ena~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modularPowering_inst|rdy~q ),
	.prn(vcc));
// synopsys translate_off
defparam \modularPowering_inst|rdy .is_wysiwyg = "true";
defparam \modularPowering_inst|rdy .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y69_N0
cycloneive_lcell_comb \mess_rdy~0 (
// Equation(s):
// \mess_rdy~0_combout  = (\state_reg.send_mess~q  & \modularPowering_inst|rdy~q )

	.dataa(gnd),
	.datab(\state_reg.send_mess~q ),
	.datac(gnd),
	.datad(\modularPowering_inst|rdy~q ),
	.cin(gnd),
	.combout(\mess_rdy~0_combout ),
	.cout());
// synopsys translate_off
defparam \mess_rdy~0 .lut_mask = 16'hCC00;
defparam \mess_rdy~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y72_N0
cycloneive_lcell_comb \key~0 (
// Equation(s):
// \key~0_combout  = (\state_reg.compute_key~q  & (\modularPowering_inst|res [0] & \modularPowering_inst|rdy~q ))

	.dataa(gnd),
	.datab(\state_reg.compute_key~q ),
	.datac(\modularPowering_inst|res [0]),
	.datad(\modularPowering_inst|rdy~q ),
	.cin(gnd),
	.combout(\key~0_combout ),
	.cout());
// synopsys translate_off
defparam \key~0 .lut_mask = 16'hC000;
defparam \key~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y72_N22
cycloneive_lcell_comb \key~1 (
// Equation(s):
// \key~1_combout  = (\state_reg.compute_key~q  & (\modularPowering_inst|res [1] & \modularPowering_inst|rdy~q ))

	.dataa(gnd),
	.datab(\state_reg.compute_key~q ),
	.datac(\modularPowering_inst|res [1]),
	.datad(\modularPowering_inst|rdy~q ),
	.cin(gnd),
	.combout(\key~1_combout ),
	.cout());
// synopsys translate_off
defparam \key~1 .lut_mask = 16'hC000;
defparam \key~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y72_N4
cycloneive_lcell_comb \key~2 (
// Equation(s):
// \key~2_combout  = (\modularPowering_inst|res [2] & (\state_reg.compute_key~q  & \modularPowering_inst|rdy~q ))

	.dataa(\modularPowering_inst|res [2]),
	.datab(\state_reg.compute_key~q ),
	.datac(gnd),
	.datad(\modularPowering_inst|rdy~q ),
	.cin(gnd),
	.combout(\key~2_combout ),
	.cout());
// synopsys translate_off
defparam \key~2 .lut_mask = 16'h8800;
defparam \key~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y72_N18
cycloneive_lcell_comb \key~3 (
// Equation(s):
// \key~3_combout  = (\modularPowering_inst|rdy~q  & (\modularPowering_inst|res [3] & \state_reg.compute_key~q ))

	.dataa(gnd),
	.datab(\modularPowering_inst|rdy~q ),
	.datac(\modularPowering_inst|res [3]),
	.datad(\state_reg.compute_key~q ),
	.cin(gnd),
	.combout(\key~3_combout ),
	.cout());
// synopsys translate_off
defparam \key~3 .lut_mask = 16'hC000;
defparam \key~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y72_N24
cycloneive_lcell_comb \key~4 (
// Equation(s):
// \key~4_combout  = (\modularPowering_inst|res [4] & (\state_reg.compute_key~q  & \modularPowering_inst|rdy~q ))

	.dataa(\modularPowering_inst|res [4]),
	.datab(\state_reg.compute_key~q ),
	.datac(gnd),
	.datad(\modularPowering_inst|rdy~q ),
	.cin(gnd),
	.combout(\key~4_combout ),
	.cout());
// synopsys translate_off
defparam \key~4 .lut_mask = 16'h8800;
defparam \key~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y72_N6
cycloneive_lcell_comb \key~5 (
// Equation(s):
// \key~5_combout  = (\modularPowering_inst|res [5] & (\state_reg.compute_key~q  & \modularPowering_inst|rdy~q ))

	.dataa(\modularPowering_inst|res [5]),
	.datab(\state_reg.compute_key~q ),
	.datac(gnd),
	.datad(\modularPowering_inst|rdy~q ),
	.cin(gnd),
	.combout(\key~5_combout ),
	.cout());
// synopsys translate_off
defparam \key~5 .lut_mask = 16'h8800;
defparam \key~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y72_N20
cycloneive_lcell_comb \key~6 (
// Equation(s):
// \key~6_combout  = (\state_reg.compute_key~q  & (\modularPowering_inst|res [6] & \modularPowering_inst|rdy~q ))

	.dataa(gnd),
	.datab(\state_reg.compute_key~q ),
	.datac(\modularPowering_inst|res [6]),
	.datad(\modularPowering_inst|rdy~q ),
	.cin(gnd),
	.combout(\key~6_combout ),
	.cout());
// synopsys translate_off
defparam \key~6 .lut_mask = 16'hC000;
defparam \key~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y72_N10
cycloneive_lcell_comb \key~7 (
// Equation(s):
// \key~7_combout  = (\modularPowering_inst|res [7] & (\state_reg.compute_key~q  & \modularPowering_inst|rdy~q ))

	.dataa(\modularPowering_inst|res [7]),
	.datab(\state_reg.compute_key~q ),
	.datac(gnd),
	.datad(\modularPowering_inst|rdy~q ),
	.cin(gnd),
	.combout(\key~7_combout ),
	.cout());
// synopsys translate_off
defparam \key~7 .lut_mask = 16'h8800;
defparam \key~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y72_N12
cycloneive_lcell_comb \key~8 (
// Equation(s):
// \key~8_combout  = (\state_reg.compute_key~q  & \modularPowering_inst|rdy~q )

	.dataa(gnd),
	.datab(\state_reg.compute_key~q ),
	.datac(gnd),
	.datad(\modularPowering_inst|rdy~q ),
	.cin(gnd),
	.combout(\key~8_combout ),
	.cout());
// synopsys translate_off
defparam \key~8 .lut_mask = 16'hCC00;
defparam \key~8 .sum_lutc_input = "datac";
// synopsys translate_on

assign mess_out[0] = \mess_out[0]~output_o ;

assign mess_out[1] = \mess_out[1]~output_o ;

assign mess_out[2] = \mess_out[2]~output_o ;

assign mess_out[3] = \mess_out[3]~output_o ;

assign mess_out[4] = \mess_out[4]~output_o ;

assign mess_out[5] = \mess_out[5]~output_o ;

assign mess_out[6] = \mess_out[6]~output_o ;

assign mess_out[7] = \mess_out[7]~output_o ;

assign mess_out[8] = \mess_out[8]~output_o ;

assign mess_out[9] = \mess_out[9]~output_o ;

assign mess_out[10] = \mess_out[10]~output_o ;

assign mess_out[11] = \mess_out[11]~output_o ;

assign mess_out[12] = \mess_out[12]~output_o ;

assign mess_out[13] = \mess_out[13]~output_o ;

assign mess_out[14] = \mess_out[14]~output_o ;

assign mess_out[15] = \mess_out[15]~output_o ;

assign mess_rdy = \mess_rdy~output_o ;

assign key[0] = \key[0]~output_o ;

assign key[1] = \key[1]~output_o ;

assign key[2] = \key[2]~output_o ;

assign key[3] = \key[3]~output_o ;

assign key[4] = \key[4]~output_o ;

assign key[5] = \key[5]~output_o ;

assign key[6] = \key[6]~output_o ;

assign key[7] = \key[7]~output_o ;

assign key_rdy = \key_rdy~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
