
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//scriptreplay_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401680 <.init>:
  401680:	stp	x29, x30, [sp, #-16]!
  401684:	mov	x29, sp
  401688:	bl	401b70 <ferror@plt+0x60>
  40168c:	ldp	x29, x30, [sp], #16
  401690:	ret

Disassembly of section .plt:

00000000004016a0 <memcpy@plt-0x20>:
  4016a0:	stp	x16, x30, [sp, #-16]!
  4016a4:	adrp	x16, 419000 <ferror@plt+0x174f0>
  4016a8:	ldr	x17, [x16, #4088]
  4016ac:	add	x16, x16, #0xff8
  4016b0:	br	x17
  4016b4:	nop
  4016b8:	nop
  4016bc:	nop

00000000004016c0 <memcpy@plt>:
  4016c0:	adrp	x16, 41a000 <ferror@plt+0x184f0>
  4016c4:	ldr	x17, [x16]
  4016c8:	add	x16, x16, #0x0
  4016cc:	br	x17

00000000004016d0 <_exit@plt>:
  4016d0:	adrp	x16, 41a000 <ferror@plt+0x184f0>
  4016d4:	ldr	x17, [x16, #8]
  4016d8:	add	x16, x16, #0x8
  4016dc:	br	x17

00000000004016e0 <strtoul@plt>:
  4016e0:	adrp	x16, 41a000 <ferror@plt+0x184f0>
  4016e4:	ldr	x17, [x16, #16]
  4016e8:	add	x16, x16, #0x10
  4016ec:	br	x17

00000000004016f0 <strlen@plt>:
  4016f0:	adrp	x16, 41a000 <ferror@plt+0x184f0>
  4016f4:	ldr	x17, [x16, #24]
  4016f8:	add	x16, x16, #0x18
  4016fc:	br	x17

0000000000401700 <fputs@plt>:
  401700:	adrp	x16, 41a000 <ferror@plt+0x184f0>
  401704:	ldr	x17, [x16, #32]
  401708:	add	x16, x16, #0x20
  40170c:	br	x17

0000000000401710 <exit@plt>:
  401710:	adrp	x16, 41a000 <ferror@plt+0x184f0>
  401714:	ldr	x17, [x16, #40]
  401718:	add	x16, x16, #0x28
  40171c:	br	x17

0000000000401720 <dup@plt>:
  401720:	adrp	x16, 41a000 <ferror@plt+0x184f0>
  401724:	ldr	x17, [x16, #48]
  401728:	add	x16, x16, #0x30
  40172c:	br	x17

0000000000401730 <strtoimax@plt>:
  401730:	adrp	x16, 41a000 <ferror@plt+0x184f0>
  401734:	ldr	x17, [x16, #56]
  401738:	add	x16, x16, #0x38
  40173c:	br	x17

0000000000401740 <getegid@plt>:
  401740:	adrp	x16, 41a000 <ferror@plt+0x184f0>
  401744:	ldr	x17, [x16, #64]
  401748:	add	x16, x16, #0x40
  40174c:	br	x17

0000000000401750 <strtod@plt>:
  401750:	adrp	x16, 41a000 <ferror@plt+0x184f0>
  401754:	ldr	x17, [x16, #72]
  401758:	add	x16, x16, #0x48
  40175c:	br	x17

0000000000401760 <geteuid@plt>:
  401760:	adrp	x16, 41a000 <ferror@plt+0x184f0>
  401764:	ldr	x17, [x16, #80]
  401768:	add	x16, x16, #0x50
  40176c:	br	x17

0000000000401770 <getuid@plt>:
  401770:	adrp	x16, 41a000 <ferror@plt+0x184f0>
  401774:	ldr	x17, [x16, #88]
  401778:	add	x16, x16, #0x58
  40177c:	br	x17

0000000000401780 <__cxa_atexit@plt>:
  401780:	adrp	x16, 41a000 <ferror@plt+0x184f0>
  401784:	ldr	x17, [x16, #96]
  401788:	add	x16, x16, #0x60
  40178c:	br	x17

0000000000401790 <fputc@plt>:
  401790:	adrp	x16, 41a000 <ferror@plt+0x184f0>
  401794:	ldr	x17, [x16, #104]
  401798:	add	x16, x16, #0x68
  40179c:	br	x17

00000000004017a0 <snprintf@plt>:
  4017a0:	adrp	x16, 41a000 <ferror@plt+0x184f0>
  4017a4:	ldr	x17, [x16, #112]
  4017a8:	add	x16, x16, #0x70
  4017ac:	br	x17

00000000004017b0 <localeconv@plt>:
  4017b0:	adrp	x16, 41a000 <ferror@plt+0x184f0>
  4017b4:	ldr	x17, [x16, #120]
  4017b8:	add	x16, x16, #0x78
  4017bc:	br	x17

00000000004017c0 <fileno@plt>:
  4017c0:	adrp	x16, 41a000 <ferror@plt+0x184f0>
  4017c4:	ldr	x17, [x16, #128]
  4017c8:	add	x16, x16, #0x80
  4017cc:	br	x17

00000000004017d0 <fclose@plt>:
  4017d0:	adrp	x16, 41a000 <ferror@plt+0x184f0>
  4017d4:	ldr	x17, [x16, #136]
  4017d8:	add	x16, x16, #0x88
  4017dc:	br	x17

00000000004017e0 <getpid@plt>:
  4017e0:	adrp	x16, 41a000 <ferror@plt+0x184f0>
  4017e4:	ldr	x17, [x16, #144]
  4017e8:	add	x16, x16, #0x90
  4017ec:	br	x17

00000000004017f0 <strtok_r@plt>:
  4017f0:	adrp	x16, 41a000 <ferror@plt+0x184f0>
  4017f4:	ldr	x17, [x16, #152]
  4017f8:	add	x16, x16, #0x98
  4017fc:	br	x17

0000000000401800 <fopen@plt>:
  401800:	adrp	x16, 41a000 <ferror@plt+0x184f0>
  401804:	ldr	x17, [x16, #160]
  401808:	add	x16, x16, #0xa0
  40180c:	br	x17

0000000000401810 <malloc@plt>:
  401810:	adrp	x16, 41a000 <ferror@plt+0x184f0>
  401814:	ldr	x17, [x16, #168]
  401818:	add	x16, x16, #0xa8
  40181c:	br	x17

0000000000401820 <__isoc99_fscanf@plt>:
  401820:	adrp	x16, 41a000 <ferror@plt+0x184f0>
  401824:	ldr	x17, [x16, #176]
  401828:	add	x16, x16, #0xb0
  40182c:	br	x17

0000000000401830 <strncmp@plt>:
  401830:	adrp	x16, 41a000 <ferror@plt+0x184f0>
  401834:	ldr	x17, [x16, #184]
  401838:	add	x16, x16, #0xb8
  40183c:	br	x17

0000000000401840 <bindtextdomain@plt>:
  401840:	adrp	x16, 41a000 <ferror@plt+0x184f0>
  401844:	ldr	x17, [x16, #192]
  401848:	add	x16, x16, #0xc0
  40184c:	br	x17

0000000000401850 <__libc_start_main@plt>:
  401850:	adrp	x16, 41a000 <ferror@plt+0x184f0>
  401854:	ldr	x17, [x16, #200]
  401858:	add	x16, x16, #0xc8
  40185c:	br	x17

0000000000401860 <fgetc@plt>:
  401860:	adrp	x16, 41a000 <ferror@plt+0x184f0>
  401864:	ldr	x17, [x16, #208]
  401868:	add	x16, x16, #0xd0
  40186c:	br	x17

0000000000401870 <memset@plt>:
  401870:	adrp	x16, 41a000 <ferror@plt+0x184f0>
  401874:	ldr	x17, [x16, #216]
  401878:	add	x16, x16, #0xd8
  40187c:	br	x17

0000000000401880 <calloc@plt>:
  401880:	adrp	x16, 41a000 <ferror@plt+0x184f0>
  401884:	ldr	x17, [x16, #224]
  401888:	add	x16, x16, #0xe0
  40188c:	br	x17

0000000000401890 <dprintf@plt>:
  401890:	adrp	x16, 41a000 <ferror@plt+0x184f0>
  401894:	ldr	x17, [x16, #232]
  401898:	add	x16, x16, #0xe8
  40189c:	br	x17

00000000004018a0 <realloc@plt>:
  4018a0:	adrp	x16, 41a000 <ferror@plt+0x184f0>
  4018a4:	ldr	x17, [x16, #240]
  4018a8:	add	x16, x16, #0xf0
  4018ac:	br	x17

00000000004018b0 <strdup@plt>:
  4018b0:	adrp	x16, 41a000 <ferror@plt+0x184f0>
  4018b4:	ldr	x17, [x16, #248]
  4018b8:	add	x16, x16, #0xf8
  4018bc:	br	x17

00000000004018c0 <close@plt>:
  4018c0:	adrp	x16, 41a000 <ferror@plt+0x184f0>
  4018c4:	ldr	x17, [x16, #256]
  4018c8:	add	x16, x16, #0x100
  4018cc:	br	x17

00000000004018d0 <__gmon_start__@plt>:
  4018d0:	adrp	x16, 41a000 <ferror@plt+0x184f0>
  4018d4:	ldr	x17, [x16, #264]
  4018d8:	add	x16, x16, #0x108
  4018dc:	br	x17

00000000004018e0 <write@plt>:
  4018e0:	adrp	x16, 41a000 <ferror@plt+0x184f0>
  4018e4:	ldr	x17, [x16, #272]
  4018e8:	add	x16, x16, #0x110
  4018ec:	br	x17

00000000004018f0 <strtoumax@plt>:
  4018f0:	adrp	x16, 41a000 <ferror@plt+0x184f0>
  4018f4:	ldr	x17, [x16, #280]
  4018f8:	add	x16, x16, #0x118
  4018fc:	br	x17

0000000000401900 <fseek@plt>:
  401900:	adrp	x16, 41a000 <ferror@plt+0x184f0>
  401904:	ldr	x17, [x16, #288]
  401908:	add	x16, x16, #0x120
  40190c:	br	x17

0000000000401910 <abort@plt>:
  401910:	adrp	x16, 41a000 <ferror@plt+0x184f0>
  401914:	ldr	x17, [x16, #296]
  401918:	add	x16, x16, #0x128
  40191c:	br	x17

0000000000401920 <feof@plt>:
  401920:	adrp	x16, 41a000 <ferror@plt+0x184f0>
  401924:	ldr	x17, [x16, #304]
  401928:	add	x16, x16, #0x130
  40192c:	br	x17

0000000000401930 <textdomain@plt>:
  401930:	adrp	x16, 41a000 <ferror@plt+0x184f0>
  401934:	ldr	x17, [x16, #312]
  401938:	add	x16, x16, #0x138
  40193c:	br	x17

0000000000401940 <getopt_long@plt>:
  401940:	adrp	x16, 41a000 <ferror@plt+0x184f0>
  401944:	ldr	x17, [x16, #320]
  401948:	add	x16, x16, #0x140
  40194c:	br	x17

0000000000401950 <strcmp@plt>:
  401950:	adrp	x16, 41a000 <ferror@plt+0x184f0>
  401954:	ldr	x17, [x16, #328]
  401958:	add	x16, x16, #0x148
  40195c:	br	x17

0000000000401960 <warn@plt>:
  401960:	adrp	x16, 41a000 <ferror@plt+0x184f0>
  401964:	ldr	x17, [x16, #336]
  401968:	add	x16, x16, #0x150
  40196c:	br	x17

0000000000401970 <__ctype_b_loc@plt>:
  401970:	adrp	x16, 41a000 <ferror@plt+0x184f0>
  401974:	ldr	x17, [x16, #344]
  401978:	add	x16, x16, #0x158
  40197c:	br	x17

0000000000401980 <strtol@plt>:
  401980:	adrp	x16, 41a000 <ferror@plt+0x184f0>
  401984:	ldr	x17, [x16, #352]
  401988:	add	x16, x16, #0x160
  40198c:	br	x17

0000000000401990 <fread@plt>:
  401990:	adrp	x16, 41a000 <ferror@plt+0x184f0>
  401994:	ldr	x17, [x16, #360]
  401998:	add	x16, x16, #0x168
  40199c:	br	x17

00000000004019a0 <free@plt>:
  4019a0:	adrp	x16, 41a000 <ferror@plt+0x184f0>
  4019a4:	ldr	x17, [x16, #368]
  4019a8:	add	x16, x16, #0x170
  4019ac:	br	x17

00000000004019b0 <ungetc@plt>:
  4019b0:	adrp	x16, 41a000 <ferror@plt+0x184f0>
  4019b4:	ldr	x17, [x16, #376]
  4019b8:	add	x16, x16, #0x178
  4019bc:	br	x17

00000000004019c0 <getgid@plt>:
  4019c0:	adrp	x16, 41a000 <ferror@plt+0x184f0>
  4019c4:	ldr	x17, [x16, #384]
  4019c8:	add	x16, x16, #0x180
  4019cc:	br	x17

00000000004019d0 <nanosleep@plt>:
  4019d0:	adrp	x16, 41a000 <ferror@plt+0x184f0>
  4019d4:	ldr	x17, [x16, #392]
  4019d8:	add	x16, x16, #0x188
  4019dc:	br	x17

00000000004019e0 <vasprintf@plt>:
  4019e0:	adrp	x16, 41a000 <ferror@plt+0x184f0>
  4019e4:	ldr	x17, [x16, #400]
  4019e8:	add	x16, x16, #0x190
  4019ec:	br	x17

00000000004019f0 <strndup@plt>:
  4019f0:	adrp	x16, 41a000 <ferror@plt+0x184f0>
  4019f4:	ldr	x17, [x16, #408]
  4019f8:	add	x16, x16, #0x198
  4019fc:	br	x17

0000000000401a00 <strspn@plt>:
  401a00:	adrp	x16, 41a000 <ferror@plt+0x184f0>
  401a04:	ldr	x17, [x16, #416]
  401a08:	add	x16, x16, #0x1a0
  401a0c:	br	x17

0000000000401a10 <strchr@plt>:
  401a10:	adrp	x16, 41a000 <ferror@plt+0x184f0>
  401a14:	ldr	x17, [x16, #424]
  401a18:	add	x16, x16, #0x1a8
  401a1c:	br	x17

0000000000401a20 <fflush@plt>:
  401a20:	adrp	x16, 41a000 <ferror@plt+0x184f0>
  401a24:	ldr	x17, [x16, #432]
  401a28:	add	x16, x16, #0x1b0
  401a2c:	br	x17

0000000000401a30 <warnx@plt>:
  401a30:	adrp	x16, 41a000 <ferror@plt+0x184f0>
  401a34:	ldr	x17, [x16, #440]
  401a38:	add	x16, x16, #0x1b8
  401a3c:	br	x17

0000000000401a40 <errx@plt>:
  401a40:	adrp	x16, 41a000 <ferror@plt+0x184f0>
  401a44:	ldr	x17, [x16, #448]
  401a48:	add	x16, x16, #0x1c0
  401a4c:	br	x17

0000000000401a50 <strcspn@plt>:
  401a50:	adrp	x16, 41a000 <ferror@plt+0x184f0>
  401a54:	ldr	x17, [x16, #456]
  401a58:	add	x16, x16, #0x1c8
  401a5c:	br	x17

0000000000401a60 <vfprintf@plt>:
  401a60:	adrp	x16, 41a000 <ferror@plt+0x184f0>
  401a64:	ldr	x17, [x16, #464]
  401a68:	add	x16, x16, #0x1d0
  401a6c:	br	x17

0000000000401a70 <printf@plt>:
  401a70:	adrp	x16, 41a000 <ferror@plt+0x184f0>
  401a74:	ldr	x17, [x16, #472]
  401a78:	add	x16, x16, #0x1d8
  401a7c:	br	x17

0000000000401a80 <__assert_fail@plt>:
  401a80:	adrp	x16, 41a000 <ferror@plt+0x184f0>
  401a84:	ldr	x17, [x16, #480]
  401a88:	add	x16, x16, #0x1e0
  401a8c:	br	x17

0000000000401a90 <__errno_location@plt>:
  401a90:	adrp	x16, 41a000 <ferror@plt+0x184f0>
  401a94:	ldr	x17, [x16, #488]
  401a98:	add	x16, x16, #0x1e8
  401a9c:	br	x17

0000000000401aa0 <getenv@plt>:
  401aa0:	adrp	x16, 41a000 <ferror@plt+0x184f0>
  401aa4:	ldr	x17, [x16, #496]
  401aa8:	add	x16, x16, #0x1f0
  401aac:	br	x17

0000000000401ab0 <putchar@plt>:
  401ab0:	adrp	x16, 41a000 <ferror@plt+0x184f0>
  401ab4:	ldr	x17, [x16, #504]
  401ab8:	add	x16, x16, #0x1f8
  401abc:	br	x17

0000000000401ac0 <gettext@plt>:
  401ac0:	adrp	x16, 41a000 <ferror@plt+0x184f0>
  401ac4:	ldr	x17, [x16, #512]
  401ac8:	add	x16, x16, #0x200
  401acc:	br	x17

0000000000401ad0 <fprintf@plt>:
  401ad0:	adrp	x16, 41a000 <ferror@plt+0x184f0>
  401ad4:	ldr	x17, [x16, #520]
  401ad8:	add	x16, x16, #0x208
  401adc:	br	x17

0000000000401ae0 <fgets@plt>:
  401ae0:	adrp	x16, 41a000 <ferror@plt+0x184f0>
  401ae4:	ldr	x17, [x16, #528]
  401ae8:	add	x16, x16, #0x210
  401aec:	br	x17

0000000000401af0 <err@plt>:
  401af0:	adrp	x16, 41a000 <ferror@plt+0x184f0>
  401af4:	ldr	x17, [x16, #536]
  401af8:	add	x16, x16, #0x218
  401afc:	br	x17

0000000000401b00 <setlocale@plt>:
  401b00:	adrp	x16, 41a000 <ferror@plt+0x184f0>
  401b04:	ldr	x17, [x16, #544]
  401b08:	add	x16, x16, #0x220
  401b0c:	br	x17

0000000000401b10 <ferror@plt>:
  401b10:	adrp	x16, 41a000 <ferror@plt+0x184f0>
  401b14:	ldr	x17, [x16, #552]
  401b18:	add	x16, x16, #0x228
  401b1c:	br	x17

Disassembly of section .text:

0000000000401b20 <.text>:
  401b20:	mov	x29, #0x0                   	// #0
  401b24:	mov	x30, #0x0                   	// #0
  401b28:	mov	x5, x0
  401b2c:	ldr	x1, [sp]
  401b30:	add	x2, sp, #0x8
  401b34:	mov	x6, sp
  401b38:	movz	x0, #0x0, lsl #48
  401b3c:	movk	x0, #0x0, lsl #32
  401b40:	movk	x0, #0x40, lsl #16
  401b44:	movk	x0, #0x2628
  401b48:	movz	x3, #0x0, lsl #48
  401b4c:	movk	x3, #0x0, lsl #32
  401b50:	movk	x3, #0x40, lsl #16
  401b54:	movk	x3, #0x7e28
  401b58:	movz	x4, #0x0, lsl #48
  401b5c:	movk	x4, #0x0, lsl #32
  401b60:	movk	x4, #0x40, lsl #16
  401b64:	movk	x4, #0x7ea8
  401b68:	bl	401850 <__libc_start_main@plt>
  401b6c:	bl	401910 <abort@plt>
  401b70:	adrp	x0, 419000 <ferror@plt+0x174f0>
  401b74:	ldr	x0, [x0, #4064]
  401b78:	cbz	x0, 401b80 <ferror@plt+0x70>
  401b7c:	b	4018d0 <__gmon_start__@plt>
  401b80:	ret
  401b84:	stp	x29, x30, [sp, #-32]!
  401b88:	mov	x29, sp
  401b8c:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  401b90:	add	x0, x0, #0x258
  401b94:	str	x0, [sp, #24]
  401b98:	ldr	x0, [sp, #24]
  401b9c:	str	x0, [sp, #24]
  401ba0:	ldr	x1, [sp, #24]
  401ba4:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  401ba8:	add	x0, x0, #0x258
  401bac:	cmp	x1, x0
  401bb0:	b.eq	401bec <ferror@plt+0xdc>  // b.none
  401bb4:	adrp	x0, 407000 <ferror@plt+0x54f0>
  401bb8:	add	x0, x0, #0xed8
  401bbc:	ldr	x0, [x0]
  401bc0:	str	x0, [sp, #16]
  401bc4:	ldr	x0, [sp, #16]
  401bc8:	str	x0, [sp, #16]
  401bcc:	ldr	x0, [sp, #16]
  401bd0:	cmp	x0, #0x0
  401bd4:	b.eq	401bf0 <ferror@plt+0xe0>  // b.none
  401bd8:	ldr	x1, [sp, #16]
  401bdc:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  401be0:	add	x0, x0, #0x258
  401be4:	blr	x1
  401be8:	b	401bf0 <ferror@plt+0xe0>
  401bec:	nop
  401bf0:	ldp	x29, x30, [sp], #32
  401bf4:	ret
  401bf8:	stp	x29, x30, [sp, #-48]!
  401bfc:	mov	x29, sp
  401c00:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  401c04:	add	x0, x0, #0x258
  401c08:	str	x0, [sp, #40]
  401c0c:	ldr	x0, [sp, #40]
  401c10:	str	x0, [sp, #40]
  401c14:	ldr	x1, [sp, #40]
  401c18:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  401c1c:	add	x0, x0, #0x258
  401c20:	sub	x0, x1, x0
  401c24:	asr	x0, x0, #3
  401c28:	lsr	x1, x0, #63
  401c2c:	add	x0, x1, x0
  401c30:	asr	x0, x0, #1
  401c34:	str	x0, [sp, #32]
  401c38:	ldr	x0, [sp, #32]
  401c3c:	cmp	x0, #0x0
  401c40:	b.eq	401c80 <ferror@plt+0x170>  // b.none
  401c44:	adrp	x0, 407000 <ferror@plt+0x54f0>
  401c48:	add	x0, x0, #0xee0
  401c4c:	ldr	x0, [x0]
  401c50:	str	x0, [sp, #24]
  401c54:	ldr	x0, [sp, #24]
  401c58:	str	x0, [sp, #24]
  401c5c:	ldr	x0, [sp, #24]
  401c60:	cmp	x0, #0x0
  401c64:	b.eq	401c84 <ferror@plt+0x174>  // b.none
  401c68:	ldr	x2, [sp, #24]
  401c6c:	ldr	x1, [sp, #32]
  401c70:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  401c74:	add	x0, x0, #0x258
  401c78:	blr	x2
  401c7c:	b	401c84 <ferror@plt+0x174>
  401c80:	nop
  401c84:	ldp	x29, x30, [sp], #48
  401c88:	ret
  401c8c:	stp	x29, x30, [sp, #-16]!
  401c90:	mov	x29, sp
  401c94:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  401c98:	add	x0, x0, #0x280
  401c9c:	ldrb	w0, [x0]
  401ca0:	and	x0, x0, #0xff
  401ca4:	cmp	x0, #0x0
  401ca8:	b.ne	401cc4 <ferror@plt+0x1b4>  // b.any
  401cac:	bl	401b84 <ferror@plt+0x74>
  401cb0:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  401cb4:	add	x0, x0, #0x280
  401cb8:	mov	w1, #0x1                   	// #1
  401cbc:	strb	w1, [x0]
  401cc0:	b	401cc8 <ferror@plt+0x1b8>
  401cc4:	nop
  401cc8:	ldp	x29, x30, [sp], #16
  401ccc:	ret
  401cd0:	stp	x29, x30, [sp, #-16]!
  401cd4:	mov	x29, sp
  401cd8:	bl	401bf8 <ferror@plt+0xe8>
  401cdc:	nop
  401ce0:	ldp	x29, x30, [sp], #16
  401ce4:	ret
  401ce8:	stp	x29, x30, [sp, #-48]!
  401cec:	mov	x29, sp
  401cf0:	str	x0, [sp, #24]
  401cf4:	bl	401a90 <__errno_location@plt>
  401cf8:	str	wzr, [x0]
  401cfc:	ldr	x0, [sp, #24]
  401d00:	bl	401b10 <ferror@plt>
  401d04:	cmp	w0, #0x0
  401d08:	b.ne	401d64 <ferror@plt+0x254>  // b.any
  401d0c:	ldr	x0, [sp, #24]
  401d10:	bl	401a20 <fflush@plt>
  401d14:	cmp	w0, #0x0
  401d18:	b.ne	401d64 <ferror@plt+0x254>  // b.any
  401d1c:	ldr	x0, [sp, #24]
  401d20:	bl	4017c0 <fileno@plt>
  401d24:	str	w0, [sp, #44]
  401d28:	ldr	w0, [sp, #44]
  401d2c:	cmp	w0, #0x0
  401d30:	b.lt	401d6c <ferror@plt+0x25c>  // b.tstop
  401d34:	ldr	w0, [sp, #44]
  401d38:	bl	401720 <dup@plt>
  401d3c:	str	w0, [sp, #44]
  401d40:	ldr	w0, [sp, #44]
  401d44:	cmp	w0, #0x0
  401d48:	b.lt	401d6c <ferror@plt+0x25c>  // b.tstop
  401d4c:	ldr	w0, [sp, #44]
  401d50:	bl	4018c0 <close@plt>
  401d54:	cmp	w0, #0x0
  401d58:	b.ne	401d6c <ferror@plt+0x25c>  // b.any
  401d5c:	mov	w0, #0x0                   	// #0
  401d60:	b	401d8c <ferror@plt+0x27c>
  401d64:	nop
  401d68:	b	401d70 <ferror@plt+0x260>
  401d6c:	nop
  401d70:	bl	401a90 <__errno_location@plt>
  401d74:	ldr	w0, [x0]
  401d78:	cmp	w0, #0x9
  401d7c:	b.ne	401d88 <ferror@plt+0x278>  // b.any
  401d80:	mov	w0, #0x0                   	// #0
  401d84:	b	401d8c <ferror@plt+0x27c>
  401d88:	mov	w0, #0xffffffff            	// #-1
  401d8c:	ldp	x29, x30, [sp], #48
  401d90:	ret
  401d94:	stp	x29, x30, [sp, #-16]!
  401d98:	mov	x29, sp
  401d9c:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  401da0:	add	x0, x0, #0x270
  401da4:	ldr	x0, [x0]
  401da8:	bl	401ce8 <ferror@plt+0x1d8>
  401dac:	cmp	w0, #0x0
  401db0:	b.eq	401e00 <ferror@plt+0x2f0>  // b.none
  401db4:	bl	401a90 <__errno_location@plt>
  401db8:	ldr	w0, [x0]
  401dbc:	cmp	w0, #0x20
  401dc0:	b.eq	401e00 <ferror@plt+0x2f0>  // b.none
  401dc4:	bl	401a90 <__errno_location@plt>
  401dc8:	ldr	w0, [x0]
  401dcc:	cmp	w0, #0x0
  401dd0:	b.eq	401de8 <ferror@plt+0x2d8>  // b.none
  401dd4:	adrp	x0, 407000 <ferror@plt+0x54f0>
  401dd8:	add	x0, x0, #0xee8
  401ddc:	bl	401ac0 <gettext@plt>
  401de0:	bl	401960 <warn@plt>
  401de4:	b	401df8 <ferror@plt+0x2e8>
  401de8:	adrp	x0, 407000 <ferror@plt+0x54f0>
  401dec:	add	x0, x0, #0xee8
  401df0:	bl	401ac0 <gettext@plt>
  401df4:	bl	401a30 <warnx@plt>
  401df8:	mov	w0, #0x1                   	// #1
  401dfc:	bl	4016d0 <_exit@plt>
  401e00:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  401e04:	add	x0, x0, #0x258
  401e08:	ldr	x0, [x0]
  401e0c:	bl	401ce8 <ferror@plt+0x1d8>
  401e10:	cmp	w0, #0x0
  401e14:	b.eq	401e20 <ferror@plt+0x310>  // b.none
  401e18:	mov	w0, #0x1                   	// #1
  401e1c:	bl	4016d0 <_exit@plt>
  401e20:	nop
  401e24:	ldp	x29, x30, [sp], #16
  401e28:	ret
  401e2c:	stp	x29, x30, [sp, #-16]!
  401e30:	mov	x29, sp
  401e34:	adrp	x0, 401000 <memcpy@plt-0x6c0>
  401e38:	add	x0, x0, #0xd94
  401e3c:	bl	407eb0 <ferror@plt+0x63a0>
  401e40:	nop
  401e44:	ldp	x29, x30, [sp], #16
  401e48:	ret
  401e4c:	sub	sp, sp, #0x10
  401e50:	str	w0, [sp, #12]
  401e54:	ldr	w0, [sp, #12]
  401e58:	sub	w0, w0, #0x21
  401e5c:	cmp	w0, #0x5d
  401e60:	b.hi	401e6c <ferror@plt+0x35c>  // b.pmore
  401e64:	mov	w0, #0x1                   	// #1
  401e68:	b	401e70 <ferror@plt+0x360>
  401e6c:	mov	w0, #0x0                   	// #0
  401e70:	add	sp, sp, #0x10
  401e74:	ret
  401e78:	stp	x29, x30, [sp, #-48]!
  401e7c:	mov	x29, sp
  401e80:	str	w0, [sp, #28]
  401e84:	str	x1, [sp, #16]
  401e88:	ldr	x0, [sp, #16]
  401e8c:	cmp	x0, #0x0
  401e90:	b.ne	401eb4 <ferror@plt+0x3a4>  // b.any
  401e94:	adrp	x0, 408000 <ferror@plt+0x64f0>
  401e98:	add	x3, x0, #0x860
  401e9c:	mov	w2, #0xe                   	// #14
  401ea0:	adrp	x0, 407000 <ferror@plt+0x54f0>
  401ea4:	add	x1, x0, #0xef8
  401ea8:	adrp	x0, 407000 <ferror@plt+0x54f0>
  401eac:	add	x0, x0, #0xf10
  401eb0:	bl	401a80 <__assert_fail@plt>
  401eb4:	ldr	x0, [sp, #16]
  401eb8:	str	x0, [sp, #40]
  401ebc:	b	401eec <ferror@plt+0x3dc>
  401ec0:	ldr	x0, [sp, #40]
  401ec4:	ldr	w0, [x0, #24]
  401ec8:	ldr	w1, [sp, #28]
  401ecc:	cmp	w1, w0
  401ed0:	b.ne	401ee0 <ferror@plt+0x3d0>  // b.any
  401ed4:	ldr	x0, [sp, #40]
  401ed8:	ldr	x0, [x0]
  401edc:	b	401f00 <ferror@plt+0x3f0>
  401ee0:	ldr	x0, [sp, #40]
  401ee4:	add	x0, x0, #0x20
  401ee8:	str	x0, [sp, #40]
  401eec:	ldr	x0, [sp, #40]
  401ef0:	ldr	x0, [x0]
  401ef4:	cmp	x0, #0x0
  401ef8:	b.ne	401ec0 <ferror@plt+0x3b0>  // b.any
  401efc:	mov	x0, #0x0                   	// #0
  401f00:	ldp	x29, x30, [sp], #48
  401f04:	ret
  401f08:	stp	x29, x30, [sp, #-96]!
  401f0c:	mov	x29, sp
  401f10:	str	x19, [sp, #16]
  401f14:	str	w0, [sp, #60]
  401f18:	str	x1, [sp, #48]
  401f1c:	str	x2, [sp, #40]
  401f20:	str	x3, [sp, #32]
  401f24:	str	wzr, [sp, #92]
  401f28:	b	402120 <ferror@plt+0x610>
  401f2c:	ldrsw	x0, [sp, #92]
  401f30:	lsl	x0, x0, #6
  401f34:	ldr	x1, [sp, #40]
  401f38:	add	x0, x1, x0
  401f3c:	str	x0, [sp, #80]
  401f40:	b	4020e8 <ferror@plt+0x5d8>
  401f44:	ldr	x0, [sp, #80]
  401f48:	ldr	w0, [x0]
  401f4c:	ldr	w1, [sp, #60]
  401f50:	cmp	w1, w0
  401f54:	b.eq	401f68 <ferror@plt+0x458>  // b.none
  401f58:	ldr	x0, [sp, #80]
  401f5c:	add	x0, x0, #0x4
  401f60:	str	x0, [sp, #80]
  401f64:	b	4020e8 <ferror@plt+0x5d8>
  401f68:	ldrsw	x0, [sp, #92]
  401f6c:	lsl	x0, x0, #2
  401f70:	ldr	x1, [sp, #32]
  401f74:	add	x0, x1, x0
  401f78:	ldr	w0, [x0]
  401f7c:	cmp	w0, #0x0
  401f80:	b.ne	401fa0 <ferror@plt+0x490>  // b.any
  401f84:	ldrsw	x0, [sp, #92]
  401f88:	lsl	x0, x0, #2
  401f8c:	ldr	x1, [sp, #32]
  401f90:	add	x0, x1, x0
  401f94:	ldr	w1, [sp, #60]
  401f98:	str	w1, [x0]
  401f9c:	b	402110 <ferror@plt+0x600>
  401fa0:	ldrsw	x0, [sp, #92]
  401fa4:	lsl	x0, x0, #2
  401fa8:	ldr	x1, [sp, #32]
  401fac:	add	x0, x1, x0
  401fb0:	ldr	w0, [x0]
  401fb4:	ldr	w1, [sp, #60]
  401fb8:	cmp	w1, w0
  401fbc:	b.eq	402110 <ferror@plt+0x600>  // b.none
  401fc0:	str	xzr, [sp, #72]
  401fc4:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  401fc8:	add	x0, x0, #0x258
  401fcc:	ldr	x19, [x0]
  401fd0:	adrp	x0, 407000 <ferror@plt+0x54f0>
  401fd4:	add	x0, x0, #0xf20
  401fd8:	bl	401ac0 <gettext@plt>
  401fdc:	mov	x1, x0
  401fe0:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  401fe4:	add	x0, x0, #0x278
  401fe8:	ldr	x0, [x0]
  401fec:	mov	x2, x0
  401ff0:	mov	x0, x19
  401ff4:	bl	401ad0 <fprintf@plt>
  401ff8:	ldrsw	x0, [sp, #92]
  401ffc:	lsl	x0, x0, #6
  402000:	ldr	x1, [sp, #40]
  402004:	add	x0, x1, x0
  402008:	str	x0, [sp, #80]
  40200c:	b	4020a8 <ferror@plt+0x598>
  402010:	ldr	x0, [sp, #80]
  402014:	ldr	w0, [x0]
  402018:	ldr	x1, [sp, #48]
  40201c:	bl	401e78 <ferror@plt+0x368>
  402020:	str	x0, [sp, #64]
  402024:	ldr	x0, [sp, #64]
  402028:	cmp	x0, #0x0
  40202c:	b.eq	402054 <ferror@plt+0x544>  // b.none
  402030:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  402034:	add	x0, x0, #0x258
  402038:	ldr	x3, [x0]
  40203c:	ldr	x2, [sp, #64]
  402040:	adrp	x0, 407000 <ferror@plt+0x54f0>
  402044:	add	x1, x0, #0xf48
  402048:	mov	x0, x3
  40204c:	bl	401ad0 <fprintf@plt>
  402050:	b	402090 <ferror@plt+0x580>
  402054:	ldr	x0, [sp, #80]
  402058:	ldr	w0, [x0]
  40205c:	bl	401e4c <ferror@plt+0x33c>
  402060:	cmp	w0, #0x0
  402064:	b.eq	402090 <ferror@plt+0x580>  // b.none
  402068:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  40206c:	add	x0, x0, #0x258
  402070:	ldr	x3, [x0]
  402074:	ldr	x0, [sp, #80]
  402078:	ldr	w0, [x0]
  40207c:	mov	w2, w0
  402080:	adrp	x0, 407000 <ferror@plt+0x54f0>
  402084:	add	x1, x0, #0xf50
  402088:	mov	x0, x3
  40208c:	bl	401ad0 <fprintf@plt>
  402090:	ldr	x0, [sp, #80]
  402094:	add	x0, x0, #0x4
  402098:	str	x0, [sp, #80]
  40209c:	ldr	x0, [sp, #72]
  4020a0:	add	x0, x0, #0x1
  4020a4:	str	x0, [sp, #72]
  4020a8:	ldr	x0, [sp, #72]
  4020ac:	add	x0, x0, #0x1
  4020b0:	cmp	x0, #0xf
  4020b4:	b.hi	4020c8 <ferror@plt+0x5b8>  // b.pmore
  4020b8:	ldr	x0, [sp, #80]
  4020bc:	ldr	w0, [x0]
  4020c0:	cmp	w0, #0x0
  4020c4:	b.ne	402010 <ferror@plt+0x500>  // b.any
  4020c8:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  4020cc:	add	x0, x0, #0x258
  4020d0:	ldr	x0, [x0]
  4020d4:	mov	x1, x0
  4020d8:	mov	w0, #0xa                   	// #10
  4020dc:	bl	401790 <fputc@plt>
  4020e0:	mov	w0, #0x1                   	// #1
  4020e4:	bl	401710 <exit@plt>
  4020e8:	ldr	x0, [sp, #80]
  4020ec:	ldr	w0, [x0]
  4020f0:	cmp	w0, #0x0
  4020f4:	b.eq	402114 <ferror@plt+0x604>  // b.none
  4020f8:	ldr	x0, [sp, #80]
  4020fc:	ldr	w0, [x0]
  402100:	ldr	w1, [sp, #60]
  402104:	cmp	w1, w0
  402108:	b.ge	401f44 <ferror@plt+0x434>  // b.tcont
  40210c:	b	402114 <ferror@plt+0x604>
  402110:	nop
  402114:	ldr	w0, [sp, #92]
  402118:	add	w0, w0, #0x1
  40211c:	str	w0, [sp, #92]
  402120:	ldrsw	x0, [sp, #92]
  402124:	lsl	x0, x0, #6
  402128:	ldr	x1, [sp, #40]
  40212c:	add	x0, x1, x0
  402130:	ldr	w0, [x0]
  402134:	cmp	w0, #0x0
  402138:	b.eq	40215c <ferror@plt+0x64c>  // b.none
  40213c:	ldrsw	x0, [sp, #92]
  402140:	lsl	x0, x0, #6
  402144:	ldr	x1, [sp, #40]
  402148:	add	x0, x1, x0
  40214c:	ldr	w0, [x0]
  402150:	ldr	w1, [sp, #60]
  402154:	cmp	w1, w0
  402158:	b.ge	401f2c <ferror@plt+0x41c>  // b.tcont
  40215c:	nop
  402160:	ldr	x19, [sp, #16]
  402164:	ldp	x29, x30, [sp], #96
  402168:	ret
  40216c:	stp	x29, x30, [sp, #-288]!
  402170:	mov	x29, sp
  402174:	str	x0, [sp, #56]
  402178:	str	x1, [sp, #232]
  40217c:	str	x2, [sp, #240]
  402180:	str	x3, [sp, #248]
  402184:	str	x4, [sp, #256]
  402188:	str	x5, [sp, #264]
  40218c:	str	x6, [sp, #272]
  402190:	str	x7, [sp, #280]
  402194:	str	q0, [sp, #96]
  402198:	str	q1, [sp, #112]
  40219c:	str	q2, [sp, #128]
  4021a0:	str	q3, [sp, #144]
  4021a4:	str	q4, [sp, #160]
  4021a8:	str	q5, [sp, #176]
  4021ac:	str	q6, [sp, #192]
  4021b0:	str	q7, [sp, #208]
  4021b4:	add	x0, sp, #0x120
  4021b8:	str	x0, [sp, #64]
  4021bc:	add	x0, sp, #0x120
  4021c0:	str	x0, [sp, #72]
  4021c4:	add	x0, sp, #0xe0
  4021c8:	str	x0, [sp, #80]
  4021cc:	mov	w0, #0xffffffc8            	// #-56
  4021d0:	str	w0, [sp, #88]
  4021d4:	mov	w0, #0xffffff80            	// #-128
  4021d8:	str	w0, [sp, #92]
  4021dc:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  4021e0:	add	x0, x0, #0x258
  4021e4:	ldr	x4, [x0]
  4021e8:	add	x2, sp, #0x10
  4021ec:	add	x3, sp, #0x40
  4021f0:	ldp	x0, x1, [x3]
  4021f4:	stp	x0, x1, [x2]
  4021f8:	ldp	x0, x1, [x3, #16]
  4021fc:	stp	x0, x1, [x2, #16]
  402200:	add	x0, sp, #0x10
  402204:	mov	x2, x0
  402208:	ldr	x1, [sp, #56]
  40220c:	mov	x0, x4
  402210:	bl	401a60 <vfprintf@plt>
  402214:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  402218:	add	x0, x0, #0x258
  40221c:	ldr	x0, [x0]
  402220:	mov	x1, x0
  402224:	mov	w0, #0xa                   	// #10
  402228:	bl	401790 <fputc@plt>
  40222c:	nop
  402230:	ldp	x29, x30, [sp], #288
  402234:	ret
  402238:	stp	x29, x30, [sp, #-48]!
  40223c:	mov	x29, sp
  402240:	str	x19, [sp, #16]
  402244:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  402248:	add	x0, x0, #0x270
  40224c:	ldr	x0, [x0]
  402250:	str	x0, [sp, #40]
  402254:	adrp	x0, 407000 <ferror@plt+0x54f0>
  402258:	add	x0, x0, #0xf58
  40225c:	bl	401ac0 <gettext@plt>
  402260:	ldr	x1, [sp, #40]
  402264:	bl	401700 <fputs@plt>
  402268:	adrp	x0, 407000 <ferror@plt+0x54f0>
  40226c:	add	x0, x0, #0xf68
  402270:	bl	401ac0 <gettext@plt>
  402274:	mov	x1, x0
  402278:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  40227c:	add	x0, x0, #0x278
  402280:	ldr	x0, [x0]
  402284:	mov	x2, x0
  402288:	ldr	x0, [sp, #40]
  40228c:	bl	401ad0 <fprintf@plt>
  402290:	adrp	x0, 407000 <ferror@plt+0x54f0>
  402294:	add	x0, x0, #0xf78
  402298:	bl	401ac0 <gettext@plt>
  40229c:	mov	x1, x0
  4022a0:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  4022a4:	add	x0, x0, #0x278
  4022a8:	ldr	x0, [x0]
  4022ac:	mov	x2, x0
  4022b0:	ldr	x0, [sp, #40]
  4022b4:	bl	401ad0 <fprintf@plt>
  4022b8:	ldr	x1, [sp, #40]
  4022bc:	mov	w0, #0xa                   	// #10
  4022c0:	bl	401790 <fputc@plt>
  4022c4:	adrp	x0, 407000 <ferror@plt+0x54f0>
  4022c8:	add	x0, x0, #0xfa8
  4022cc:	bl	401ac0 <gettext@plt>
  4022d0:	ldr	x1, [sp, #40]
  4022d4:	bl	401700 <fputs@plt>
  4022d8:	adrp	x0, 407000 <ferror@plt+0x54f0>
  4022dc:	add	x0, x0, #0xfe8
  4022e0:	bl	401ac0 <gettext@plt>
  4022e4:	ldr	x1, [sp, #40]
  4022e8:	bl	401700 <fputs@plt>
  4022ec:	adrp	x0, 407000 <ferror@plt+0x54f0>
  4022f0:	add	x0, x0, #0xff8
  4022f4:	bl	401ac0 <gettext@plt>
  4022f8:	ldr	x1, [sp, #40]
  4022fc:	bl	401700 <fputs@plt>
  402300:	adrp	x0, 408000 <ferror@plt+0x64f0>
  402304:	add	x0, x0, #0x30
  402308:	bl	401ac0 <gettext@plt>
  40230c:	ldr	x1, [sp, #40]
  402310:	bl	401700 <fputs@plt>
  402314:	adrp	x0, 408000 <ferror@plt+0x64f0>
  402318:	add	x0, x0, #0x58
  40231c:	bl	401ac0 <gettext@plt>
  402320:	ldr	x1, [sp, #40]
  402324:	bl	401700 <fputs@plt>
  402328:	adrp	x0, 408000 <ferror@plt+0x64f0>
  40232c:	add	x0, x0, #0x88
  402330:	bl	401ac0 <gettext@plt>
  402334:	ldr	x1, [sp, #40]
  402338:	bl	401700 <fputs@plt>
  40233c:	adrp	x0, 408000 <ferror@plt+0x64f0>
  402340:	add	x0, x0, #0xc8
  402344:	bl	401ac0 <gettext@plt>
  402348:	ldr	x1, [sp, #40]
  40234c:	bl	401700 <fputs@plt>
  402350:	ldr	x1, [sp, #40]
  402354:	mov	w0, #0xa                   	// #10
  402358:	bl	401790 <fputc@plt>
  40235c:	adrp	x0, 408000 <ferror@plt+0x64f0>
  402360:	add	x0, x0, #0x108
  402364:	bl	401ac0 <gettext@plt>
  402368:	ldr	x1, [sp, #40]
  40236c:	bl	401700 <fputs@plt>
  402370:	ldr	x1, [sp, #40]
  402374:	mov	w0, #0xa                   	// #10
  402378:	bl	401790 <fputc@plt>
  40237c:	adrp	x0, 408000 <ferror@plt+0x64f0>
  402380:	add	x0, x0, #0x140
  402384:	bl	401ac0 <gettext@plt>
  402388:	ldr	x1, [sp, #40]
  40238c:	bl	401700 <fputs@plt>
  402390:	adrp	x0, 408000 <ferror@plt+0x64f0>
  402394:	add	x0, x0, #0x190
  402398:	bl	401ac0 <gettext@plt>
  40239c:	ldr	x1, [sp, #40]
  4023a0:	bl	401700 <fputs@plt>
  4023a4:	adrp	x0, 408000 <ferror@plt+0x64f0>
  4023a8:	add	x0, x0, #0x1e0
  4023ac:	bl	401ac0 <gettext@plt>
  4023b0:	ldr	x1, [sp, #40]
  4023b4:	bl	401700 <fputs@plt>
  4023b8:	adrp	x0, 408000 <ferror@plt+0x64f0>
  4023bc:	add	x0, x0, #0x230
  4023c0:	bl	401ac0 <gettext@plt>
  4023c4:	ldr	x1, [sp, #40]
  4023c8:	bl	401700 <fputs@plt>
  4023cc:	adrp	x0, 408000 <ferror@plt+0x64f0>
  4023d0:	add	x0, x0, #0x270
  4023d4:	bl	401ac0 <gettext@plt>
  4023d8:	ldr	x1, [sp, #40]
  4023dc:	bl	401700 <fputs@plt>
  4023e0:	adrp	x0, 408000 <ferror@plt+0x64f0>
  4023e4:	add	x0, x0, #0x2b0
  4023e8:	bl	401ac0 <gettext@plt>
  4023ec:	mov	x19, x0
  4023f0:	adrp	x0, 408000 <ferror@plt+0x64f0>
  4023f4:	add	x0, x0, #0x2c8
  4023f8:	bl	401ac0 <gettext@plt>
  4023fc:	mov	x4, x0
  402400:	adrp	x0, 408000 <ferror@plt+0x64f0>
  402404:	add	x3, x0, #0x2d8
  402408:	mov	x2, x19
  40240c:	adrp	x0, 408000 <ferror@plt+0x64f0>
  402410:	add	x1, x0, #0x2e8
  402414:	adrp	x0, 408000 <ferror@plt+0x64f0>
  402418:	add	x0, x0, #0x2f8
  40241c:	bl	401a70 <printf@plt>
  402420:	adrp	x0, 408000 <ferror@plt+0x64f0>
  402424:	add	x0, x0, #0x310
  402428:	bl	401ac0 <gettext@plt>
  40242c:	mov	x2, x0
  402430:	adrp	x0, 408000 <ferror@plt+0x64f0>
  402434:	add	x1, x0, #0x330
  402438:	mov	x0, x2
  40243c:	bl	401a70 <printf@plt>
  402440:	mov	w0, #0x0                   	// #0
  402444:	bl	401710 <exit@plt>
  402448:	stp	x29, x30, [sp, #-48]!
  40244c:	mov	x29, sp
  402450:	str	x0, [sp, #24]
  402454:	adrp	x0, 408000 <ferror@plt+0x64f0>
  402458:	add	x0, x0, #0x340
  40245c:	bl	401ac0 <gettext@plt>
  402460:	mov	x1, x0
  402464:	ldr	x0, [sp, #24]
  402468:	bl	406250 <ferror@plt+0x4740>
  40246c:	str	d0, [sp, #40]
  402470:	ldr	d1, [sp, #40]
  402474:	ldr	d0, [sp, #40]
  402478:	fcmp	d1, d0
  40247c:	b.vc	4024b4 <ferror@plt+0x9a4>
  402480:	bl	401a90 <__errno_location@plt>
  402484:	mov	x1, x0
  402488:	mov	w0, #0x16                  	// #22
  40248c:	str	w0, [x1]
  402490:	adrp	x0, 408000 <ferror@plt+0x64f0>
  402494:	add	x0, x0, #0x340
  402498:	bl	401ac0 <gettext@plt>
  40249c:	ldr	x3, [sp, #24]
  4024a0:	mov	x2, x0
  4024a4:	adrp	x0, 408000 <ferror@plt+0x64f0>
  4024a8:	add	x1, x0, #0x358
  4024ac:	mov	w0, #0x1                   	// #1
  4024b0:	bl	401af0 <err@plt>
  4024b4:	ldr	d0, [sp, #40]
  4024b8:	ldp	x29, x30, [sp], #48
  4024bc:	ret
  4024c0:	stp	x29, x30, [sp, #-80]!
  4024c4:	mov	x29, sp
  4024c8:	str	x19, [sp, #16]
  4024cc:	str	x0, [sp, #40]
  4024d0:	ldr	x0, [sp, #40]
  4024d4:	ldr	x0, [x0]
  4024d8:	str	x0, [sp, #64]
  4024dc:	ldr	x0, [sp, #40]
  4024e0:	ldr	x1, [x0, #8]
  4024e4:	mov	x0, x1
  4024e8:	lsl	x0, x0, #5
  4024ec:	sub	x0, x0, x1
  4024f0:	lsl	x0, x0, #2
  4024f4:	add	x0, x0, x1
  4024f8:	lsl	x0, x0, #3
  4024fc:	str	x0, [sp, #72]
  402500:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  402504:	add	x0, x0, #0x284
  402508:	ldr	w0, [x0]
  40250c:	and	w0, w0, #0x4
  402510:	cmp	w0, #0x0
  402514:	b.eq	40258c <ferror@plt+0xa7c>  // b.none
  402518:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  40251c:	add	x0, x0, #0x258
  402520:	ldr	x19, [x0]
  402524:	bl	4017e0 <getpid@plt>
  402528:	mov	w1, w0
  40252c:	adrp	x0, 408000 <ferror@plt+0x64f0>
  402530:	add	x4, x0, #0x360
  402534:	adrp	x0, 408000 <ferror@plt+0x64f0>
  402538:	add	x3, x0, #0x368
  40253c:	mov	w2, w1
  402540:	adrp	x0, 408000 <ferror@plt+0x64f0>
  402544:	add	x1, x0, #0x378
  402548:	mov	x0, x19
  40254c:	bl	401ad0 <fprintf@plt>
  402550:	ldr	x0, [sp, #40]
  402554:	ldr	x1, [x0]
  402558:	ldr	x0, [sp, #40]
  40255c:	ldr	x0, [x0, #8]
  402560:	mov	x2, x0
  402564:	adrp	x0, 408000 <ferror@plt+0x64f0>
  402568:	add	x0, x0, #0x388
  40256c:	bl	40216c <ferror@plt+0x65c>
  402570:	b	40258c <ferror@plt+0xa7c>
  402574:	bl	401a90 <__errno_location@plt>
  402578:	ldr	w0, [x0]
  40257c:	cmp	w0, #0x4
  402580:	b.ne	4025a4 <ferror@plt+0xa94>  // b.any
  402584:	ldp	x0, x1, [sp, #48]
  402588:	stp	x0, x1, [sp, #64]
  40258c:	add	x1, sp, #0x30
  402590:	add	x0, sp, #0x40
  402594:	bl	4019d0 <nanosleep@plt>
  402598:	cmn	w0, #0x1
  40259c:	b.eq	402574 <ferror@plt+0xa64>  // b.none
  4025a0:	b	4025a8 <ferror@plt+0xa98>
  4025a4:	nop
  4025a8:	nop
  4025ac:	ldr	x19, [sp, #16]
  4025b0:	ldp	x29, x30, [sp], #80
  4025b4:	ret
  4025b8:	stp	x29, x30, [sp, #-64]!
  4025bc:	mov	x29, sp
  4025c0:	str	x0, [sp, #40]
  4025c4:	str	x1, [sp, #32]
  4025c8:	str	w2, [sp, #28]
  4025cc:	ldr	w1, [sp, #28]
  4025d0:	ldr	x0, [sp, #40]
  4025d4:	bl	401a10 <strchr@plt>
  4025d8:	cmp	x0, #0x0
  4025dc:	b.ne	40261c <ferror@plt+0xb0c>  // b.any
  4025e0:	ldr	x0, [sp, #40]
  4025e4:	bl	4016f0 <strlen@plt>
  4025e8:	str	x0, [sp, #56]
  4025ec:	ldr	x0, [sp, #56]
  4025f0:	add	x0, x0, #0x1
  4025f4:	ldr	x1, [sp, #32]
  4025f8:	cmp	x1, x0
  4025fc:	b.ls	402620 <ferror@plt+0xb10>  // b.plast
  402600:	ldr	x1, [sp, #40]
  402604:	ldr	x0, [sp, #56]
  402608:	add	x0, x1, x0
  40260c:	ldr	w1, [sp, #28]
  402610:	sxtb	w1, w1
  402614:	strb	w1, [x0]
  402618:	b	402620 <ferror@plt+0xb10>
  40261c:	nop
  402620:	ldp	x29, x30, [sp], #64
  402624:	ret
  402628:	stp	x29, x30, [sp, #-176]!
  40262c:	mov	x29, sp
  402630:	stp	x19, x20, [sp, #16]
  402634:	str	w0, [sp, #44]
  402638:	str	x1, [sp, #32]
  40263c:	str	xzr, [sp, #104]
  402640:	str	xzr, [sp, #64]
  402644:	adrp	x0, 408000 <ferror@plt+0x64f0>
  402648:	add	x0, x0, #0x598
  40264c:	ldrh	w0, [x0]
  402650:	strh	w0, [sp, #56]
  402654:	stur	wzr, [sp, #58]
  402658:	str	xzr, [sp, #168]
  40265c:	str	xzr, [sp, #160]
  402660:	str	xzr, [sp, #152]
  402664:	str	xzr, [sp, #144]
  402668:	fmov	d0, #1.000000000000000000e+00
  40266c:	str	d0, [sp, #136]
  402670:	str	wzr, [sp, #132]
  402674:	str	wzr, [sp, #120]
  402678:	str	wzr, [sp, #116]
  40267c:	str	xzr, [sp, #48]
  402680:	adrp	x0, 408000 <ferror@plt+0x64f0>
  402684:	add	x1, x0, #0x3a8
  402688:	mov	w0, #0x6                   	// #6
  40268c:	bl	401b00 <setlocale@plt>
  402690:	adrp	x0, 408000 <ferror@plt+0x64f0>
  402694:	add	x1, x0, #0x3b0
  402698:	mov	w0, #0x1                   	// #1
  40269c:	bl	401b00 <setlocale@plt>
  4026a0:	adrp	x0, 408000 <ferror@plt+0x64f0>
  4026a4:	add	x1, x0, #0x3b8
  4026a8:	adrp	x0, 408000 <ferror@plt+0x64f0>
  4026ac:	add	x0, x0, #0x3d0
  4026b0:	bl	401840 <bindtextdomain@plt>
  4026b4:	adrp	x0, 408000 <ferror@plt+0x64f0>
  4026b8:	add	x0, x0, #0x3d0
  4026bc:	bl	401930 <textdomain@plt>
  4026c0:	bl	401e2c <ferror@plt+0x31c>
  4026c4:	bl	40347c <ferror@plt+0x196c>
  4026c8:	str	xzr, [sp, #80]
  4026cc:	ldr	x0, [sp, #80]
  4026d0:	str	x0, [sp, #72]
  4026d4:	b	402afc <ferror@plt+0xfec>
  4026d8:	add	x0, sp, #0x30
  4026dc:	mov	x3, x0
  4026e0:	adrp	x0, 408000 <ferror@plt+0x64f0>
  4026e4:	add	x2, x0, #0x7d0
  4026e8:	adrp	x0, 408000 <ferror@plt+0x64f0>
  4026ec:	add	x1, x0, #0x610
  4026f0:	ldr	w0, [sp, #100]
  4026f4:	bl	401f08 <ferror@plt+0x3f8>
  4026f8:	ldr	w0, [sp, #100]
  4026fc:	cmp	w0, #0x80
  402700:	b.eq	402a7c <ferror@plt+0xf6c>  // b.none
  402704:	ldr	w0, [sp, #100]
  402708:	cmp	w0, #0x80
  40270c:	b.gt	402ac0 <ferror@plt+0xfb0>
  402710:	ldr	w0, [sp, #100]
  402714:	cmp	w0, #0x78
  402718:	b.eq	402974 <ferror@plt+0xe64>  // b.none
  40271c:	ldr	w0, [sp, #100]
  402720:	cmp	w0, #0x78
  402724:	b.gt	402ac0 <ferror@plt+0xfb0>
  402728:	ldr	w0, [sp, #100]
  40272c:	cmp	w0, #0x74
  402730:	b.eq	4028d0 <ferror@plt+0xdc0>  // b.none
  402734:	ldr	w0, [sp, #100]
  402738:	cmp	w0, #0x74
  40273c:	b.gt	402ac0 <ferror@plt+0xfb0>
  402740:	ldr	w0, [sp, #100]
  402744:	cmp	w0, #0x73
  402748:	b.eq	4028e4 <ferror@plt+0xdd4>  // b.none
  40274c:	ldr	w0, [sp, #100]
  402750:	cmp	w0, #0x73
  402754:	b.gt	402ac0 <ferror@plt+0xfb0>
  402758:	ldr	w0, [sp, #100]
  40275c:	cmp	w0, #0x6d
  402760:	b.eq	402940 <ferror@plt+0xe30>  // b.none
  402764:	ldr	w0, [sp, #100]
  402768:	cmp	w0, #0x6d
  40276c:	b.gt	402ac0 <ferror@plt+0xfb0>
  402770:	ldr	w0, [sp, #100]
  402774:	cmp	w0, #0x68
  402778:	b.eq	402abc <ferror@plt+0xfac>  // b.none
  40277c:	ldr	w0, [sp, #100]
  402780:	cmp	w0, #0x68
  402784:	b.gt	402ac0 <ferror@plt+0xfb0>
  402788:	ldr	w0, [sp, #100]
  40278c:	cmp	w0, #0x64
  402790:	b.eq	402920 <ferror@plt+0xe10>  // b.none
  402794:	ldr	w0, [sp, #100]
  402798:	cmp	w0, #0x64
  40279c:	b.gt	402ac0 <ferror@plt+0xfb0>
  4027a0:	ldr	w0, [sp, #100]
  4027a4:	cmp	w0, #0x63
  4027a8:	b.eq	40281c <ferror@plt+0xd0c>  // b.none
  4027ac:	ldr	w0, [sp, #100]
  4027b0:	cmp	w0, #0x63
  4027b4:	b.gt	402ac0 <ferror@plt+0xfb0>
  4027b8:	ldr	w0, [sp, #100]
  4027bc:	cmp	w0, #0x56
  4027c0:	b.eq	402a88 <ferror@plt+0xf78>  // b.none
  4027c4:	ldr	w0, [sp, #100]
  4027c8:	cmp	w0, #0x56
  4027cc:	b.gt	402ac0 <ferror@plt+0xfb0>
  4027d0:	ldr	w0, [sp, #100]
  4027d4:	cmp	w0, #0x54
  4027d8:	b.eq	4028d0 <ferror@plt+0xdc0>  // b.none
  4027dc:	ldr	w0, [sp, #100]
  4027e0:	cmp	w0, #0x54
  4027e4:	b.gt	402ac0 <ferror@plt+0xfb0>
  4027e8:	ldr	w0, [sp, #100]
  4027ec:	cmp	w0, #0x4f
  4027f0:	b.eq	4028e4 <ferror@plt+0xdd4>  // b.none
  4027f4:	ldr	w0, [sp, #100]
  4027f8:	cmp	w0, #0x4f
  4027fc:	b.gt	402ac0 <ferror@plt+0xfb0>
  402800:	ldr	w0, [sp, #100]
  402804:	cmp	w0, #0x42
  402808:	b.eq	40290c <ferror@plt+0xdfc>  // b.none
  40280c:	ldr	w0, [sp, #100]
  402810:	cmp	w0, #0x49
  402814:	b.eq	4028f8 <ferror@plt+0xde8>  // b.none
  402818:	b	402ac0 <ferror@plt+0xfb0>
  40281c:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  402820:	add	x0, x0, #0x260
  402824:	ldr	x0, [x0]
  402828:	mov	x1, x0
  40282c:	adrp	x0, 408000 <ferror@plt+0x64f0>
  402830:	add	x0, x0, #0x3e0
  402834:	bl	401950 <strcmp@plt>
  402838:	cmp	w0, #0x0
  40283c:	b.ne	402848 <ferror@plt+0xd38>  // b.any
  402840:	str	wzr, [sp, #120]
  402844:	b	402afc <ferror@plt+0xfec>
  402848:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  40284c:	add	x0, x0, #0x260
  402850:	ldr	x0, [x0]
  402854:	mov	x1, x0
  402858:	adrp	x0, 408000 <ferror@plt+0x64f0>
  40285c:	add	x0, x0, #0x3e8
  402860:	bl	401950 <strcmp@plt>
  402864:	cmp	w0, #0x0
  402868:	b.ne	402878 <ferror@plt+0xd68>  // b.any
  40286c:	mov	w0, #0x1                   	// #1
  402870:	str	w0, [sp, #120]
  402874:	b	402afc <ferror@plt+0xfec>
  402878:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  40287c:	add	x0, x0, #0x260
  402880:	ldr	x0, [x0]
  402884:	mov	x1, x0
  402888:	adrp	x0, 408000 <ferror@plt+0x64f0>
  40288c:	add	x0, x0, #0x3f0
  402890:	bl	401950 <strcmp@plt>
  402894:	cmp	w0, #0x0
  402898:	b.ne	4028a8 <ferror@plt+0xd98>  // b.any
  40289c:	mov	w0, #0x2                   	// #2
  4028a0:	str	w0, [sp, #120]
  4028a4:	b	402afc <ferror@plt+0xfec>
  4028a8:	adrp	x0, 408000 <ferror@plt+0x64f0>
  4028ac:	add	x0, x0, #0x3f8
  4028b0:	bl	401ac0 <gettext@plt>
  4028b4:	mov	x1, x0
  4028b8:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  4028bc:	add	x0, x0, #0x260
  4028c0:	ldr	x0, [x0]
  4028c4:	mov	x2, x0
  4028c8:	mov	w0, #0x1                   	// #1
  4028cc:	bl	401a40 <errx@plt>
  4028d0:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  4028d4:	add	x0, x0, #0x260
  4028d8:	ldr	x0, [x0]
  4028dc:	str	x0, [sp, #144]
  4028e0:	b	402afc <ferror@plt+0xfec>
  4028e4:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  4028e8:	add	x0, x0, #0x260
  4028ec:	ldr	x0, [x0]
  4028f0:	str	x0, [sp, #168]
  4028f4:	b	402afc <ferror@plt+0xfec>
  4028f8:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  4028fc:	add	x0, x0, #0x260
  402900:	ldr	x0, [x0]
  402904:	str	x0, [sp, #160]
  402908:	b	402afc <ferror@plt+0xfec>
  40290c:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  402910:	add	x0, x0, #0x260
  402914:	ldr	x0, [x0]
  402918:	str	x0, [sp, #152]
  40291c:	b	402afc <ferror@plt+0xfec>
  402920:	mov	w0, #0x1                   	// #1
  402924:	str	w0, [sp, #132]
  402928:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  40292c:	add	x0, x0, #0x260
  402930:	ldr	x0, [x0]
  402934:	bl	402448 <ferror@plt+0x938>
  402938:	str	d0, [sp, #136]
  40293c:	b	402afc <ferror@plt+0xfec>
  402940:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  402944:	add	x0, x0, #0x260
  402948:	ldr	x19, [x0]
  40294c:	adrp	x0, 408000 <ferror@plt+0x64f0>
  402950:	add	x0, x0, #0x418
  402954:	bl	401ac0 <gettext@plt>
  402958:	mov	x1, x0
  40295c:	add	x0, sp, #0x48
  402960:	mov	x2, x1
  402964:	mov	x1, x0
  402968:	mov	x0, x19
  40296c:	bl	4065dc <ferror@plt+0x4acc>
  402970:	b	402afc <ferror@plt+0xfec>
  402974:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  402978:	add	x0, x0, #0x260
  40297c:	ldr	x0, [x0]
  402980:	mov	x1, x0
  402984:	adrp	x0, 408000 <ferror@plt+0x64f0>
  402988:	add	x0, x0, #0x440
  40298c:	bl	401950 <strcmp@plt>
  402990:	cmp	w0, #0x0
  402994:	b.ne	4029ac <ferror@plt+0xe9c>  // b.any
  402998:	add	x0, sp, #0x38
  40299c:	mov	w2, #0x49                  	// #73
  4029a0:	mov	x1, #0x6                   	// #6
  4029a4:	bl	4025b8 <ferror@plt+0xaa8>
  4029a8:	b	402afc <ferror@plt+0xfec>
  4029ac:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  4029b0:	add	x0, x0, #0x260
  4029b4:	ldr	x0, [x0]
  4029b8:	mov	x1, x0
  4029bc:	adrp	x0, 408000 <ferror@plt+0x64f0>
  4029c0:	add	x0, x0, #0x448
  4029c4:	bl	401950 <strcmp@plt>
  4029c8:	cmp	w0, #0x0
  4029cc:	b.ne	4029e4 <ferror@plt+0xed4>  // b.any
  4029d0:	add	x0, sp, #0x38
  4029d4:	mov	w2, #0x4f                  	// #79
  4029d8:	mov	x1, #0x6                   	// #6
  4029dc:	bl	4025b8 <ferror@plt+0xaa8>
  4029e0:	b	402afc <ferror@plt+0xfec>
  4029e4:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  4029e8:	add	x0, x0, #0x260
  4029ec:	ldr	x0, [x0]
  4029f0:	mov	x1, x0
  4029f4:	adrp	x0, 408000 <ferror@plt+0x64f0>
  4029f8:	add	x0, x0, #0x450
  4029fc:	bl	401950 <strcmp@plt>
  402a00:	cmp	w0, #0x0
  402a04:	b.ne	402a1c <ferror@plt+0xf0c>  // b.any
  402a08:	add	x0, sp, #0x38
  402a0c:	mov	w2, #0x53                  	// #83
  402a10:	mov	x1, #0x6                   	// #6
  402a14:	bl	4025b8 <ferror@plt+0xaa8>
  402a18:	b	402afc <ferror@plt+0xfec>
  402a1c:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  402a20:	add	x0, x0, #0x260
  402a24:	ldr	x0, [x0]
  402a28:	mov	x1, x0
  402a2c:	adrp	x0, 408000 <ferror@plt+0x64f0>
  402a30:	add	x0, x0, #0x458
  402a34:	bl	401950 <strcmp@plt>
  402a38:	cmp	w0, #0x0
  402a3c:	b.ne	402a54 <ferror@plt+0xf44>  // b.any
  402a40:	add	x0, sp, #0x38
  402a44:	mov	w2, #0x48                  	// #72
  402a48:	mov	x1, #0x6                   	// #6
  402a4c:	bl	4025b8 <ferror@plt+0xaa8>
  402a50:	b	402afc <ferror@plt+0xfec>
  402a54:	adrp	x0, 408000 <ferror@plt+0x64f0>
  402a58:	add	x0, x0, #0x460
  402a5c:	bl	401ac0 <gettext@plt>
  402a60:	mov	x1, x0
  402a64:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  402a68:	add	x0, x0, #0x260
  402a6c:	ldr	x0, [x0]
  402a70:	mov	x2, x0
  402a74:	mov	w0, #0x1                   	// #1
  402a78:	bl	401a40 <errx@plt>
  402a7c:	mov	w0, #0x1                   	// #1
  402a80:	str	w0, [sp, #116]
  402a84:	b	402afc <ferror@plt+0xfec>
  402a88:	adrp	x0, 408000 <ferror@plt+0x64f0>
  402a8c:	add	x0, x0, #0x480
  402a90:	bl	401ac0 <gettext@plt>
  402a94:	mov	x3, x0
  402a98:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  402a9c:	add	x0, x0, #0x278
  402aa0:	ldr	x1, [x0]
  402aa4:	adrp	x0, 408000 <ferror@plt+0x64f0>
  402aa8:	add	x2, x0, #0x490
  402aac:	mov	x0, x3
  402ab0:	bl	401a70 <printf@plt>
  402ab4:	mov	w0, #0x0                   	// #0
  402ab8:	bl	401710 <exit@plt>
  402abc:	bl	402238 <ferror@plt+0x728>
  402ac0:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  402ac4:	add	x0, x0, #0x258
  402ac8:	ldr	x19, [x0]
  402acc:	adrp	x0, 408000 <ferror@plt+0x64f0>
  402ad0:	add	x0, x0, #0x4a8
  402ad4:	bl	401ac0 <gettext@plt>
  402ad8:	mov	x1, x0
  402adc:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  402ae0:	add	x0, x0, #0x278
  402ae4:	ldr	x0, [x0]
  402ae8:	mov	x2, x0
  402aec:	mov	x0, x19
  402af0:	bl	401ad0 <fprintf@plt>
  402af4:	mov	w0, #0x1                   	// #1
  402af8:	bl	401710 <exit@plt>
  402afc:	mov	x4, #0x0                   	// #0
  402b00:	adrp	x0, 408000 <ferror@plt+0x64f0>
  402b04:	add	x3, x0, #0x610
  402b08:	adrp	x0, 408000 <ferror@plt+0x64f0>
  402b0c:	add	x2, x0, #0x4d0
  402b10:	ldr	x1, [sp, #32]
  402b14:	ldr	w0, [sp, #44]
  402b18:	bl	401940 <getopt_long@plt>
  402b1c:	str	w0, [sp, #100]
  402b20:	ldr	w0, [sp, #100]
  402b24:	cmn	w0, #0x1
  402b28:	b.ne	4026d8 <ferror@plt+0xbc8>  // b.any
  402b2c:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  402b30:	add	x0, x0, #0x268
  402b34:	ldr	w0, [x0]
  402b38:	ldr	w1, [sp, #44]
  402b3c:	sub	w0, w1, w0
  402b40:	str	w0, [sp, #44]
  402b44:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  402b48:	add	x0, x0, #0x268
  402b4c:	ldr	w0, [x0]
  402b50:	sxtw	x0, w0
  402b54:	lsl	x0, x0, #3
  402b58:	ldr	x1, [sp, #32]
  402b5c:	add	x0, x1, x0
  402b60:	str	x0, [sp, #32]
  402b64:	str	wzr, [sp, #128]
  402b68:	ldr	w0, [sp, #116]
  402b6c:	cmp	w0, #0x0
  402b70:	b.eq	402b80 <ferror@plt+0x1070>  // b.none
  402b74:	mov	w0, #0x48                  	// #72
  402b78:	strb	w0, [sp, #56]
  402b7c:	strb	wzr, [sp, #57]
  402b80:	ldr	x0, [sp, #144]
  402b84:	cmp	x0, #0x0
  402b88:	b.ne	402bc0 <ferror@plt+0x10b0>  // b.any
  402b8c:	ldr	w1, [sp, #128]
  402b90:	ldr	w0, [sp, #44]
  402b94:	cmp	w1, w0
  402b98:	b.ge	402bc0 <ferror@plt+0x10b0>  // b.tcont
  402b9c:	ldr	w0, [sp, #128]
  402ba0:	add	w1, w0, #0x1
  402ba4:	str	w1, [sp, #128]
  402ba8:	sxtw	x0, w0
  402bac:	lsl	x0, x0, #3
  402bb0:	ldr	x1, [sp, #32]
  402bb4:	add	x0, x1, x0
  402bb8:	ldr	x0, [x0]
  402bbc:	str	x0, [sp, #144]
  402bc0:	ldr	x0, [sp, #168]
  402bc4:	cmp	x0, #0x0
  402bc8:	b.ne	402c30 <ferror@plt+0x1120>  // b.any
  402bcc:	ldr	w0, [sp, #116]
  402bd0:	cmp	w0, #0x0
  402bd4:	b.ne	402c30 <ferror@plt+0x1120>  // b.any
  402bd8:	ldr	x0, [sp, #160]
  402bdc:	cmp	x0, #0x0
  402be0:	b.ne	402c30 <ferror@plt+0x1120>  // b.any
  402be4:	ldr	x0, [sp, #152]
  402be8:	cmp	x0, #0x0
  402bec:	b.ne	402c30 <ferror@plt+0x1120>  // b.any
  402bf0:	ldr	w1, [sp, #128]
  402bf4:	ldr	w0, [sp, #44]
  402bf8:	cmp	w1, w0
  402bfc:	b.ge	402c24 <ferror@plt+0x1114>  // b.tcont
  402c00:	ldr	w0, [sp, #128]
  402c04:	add	w1, w0, #0x1
  402c08:	str	w1, [sp, #128]
  402c0c:	sxtw	x0, w0
  402c10:	lsl	x0, x0, #3
  402c14:	ldr	x1, [sp, #32]
  402c18:	add	x0, x1, x0
  402c1c:	ldr	x0, [x0]
  402c20:	b	402c2c <ferror@plt+0x111c>
  402c24:	adrp	x0, 408000 <ferror@plt+0x64f0>
  402c28:	add	x0, x0, #0x4e8
  402c2c:	str	x0, [sp, #168]
  402c30:	ldr	w0, [sp, #132]
  402c34:	cmp	w0, #0x0
  402c38:	b.ne	402c70 <ferror@plt+0x1160>  // b.any
  402c3c:	ldr	w1, [sp, #128]
  402c40:	ldr	w0, [sp, #44]
  402c44:	cmp	w1, w0
  402c48:	b.ge	402c68 <ferror@plt+0x1158>  // b.tcont
  402c4c:	ldrsw	x0, [sp, #128]
  402c50:	lsl	x0, x0, #3
  402c54:	ldr	x1, [sp, #32]
  402c58:	add	x0, x1, x0
  402c5c:	ldr	x0, [x0]
  402c60:	bl	402448 <ferror@plt+0x938>
  402c64:	b	402c6c <ferror@plt+0x115c>
  402c68:	fmov	d0, #1.000000000000000000e+00
  402c6c:	str	d0, [sp, #136]
  402c70:	ldr	x0, [sp, #144]
  402c74:	cmp	x0, #0x0
  402c78:	b.ne	402c94 <ferror@plt+0x1184>  // b.any
  402c7c:	adrp	x0, 408000 <ferror@plt+0x64f0>
  402c80:	add	x0, x0, #0x4f8
  402c84:	bl	401ac0 <gettext@plt>
  402c88:	mov	x1, x0
  402c8c:	mov	w0, #0x1                   	// #1
  402c90:	bl	401a40 <errx@plt>
  402c94:	ldr	x0, [sp, #168]
  402c98:	cmp	x0, #0x0
  402c9c:	b.ne	402cdc <ferror@plt+0x11cc>  // b.any
  402ca0:	ldr	x0, [sp, #160]
  402ca4:	cmp	x0, #0x0
  402ca8:	b.ne	402cdc <ferror@plt+0x11cc>  // b.any
  402cac:	ldr	x0, [sp, #152]
  402cb0:	cmp	x0, #0x0
  402cb4:	b.ne	402cdc <ferror@plt+0x11cc>  // b.any
  402cb8:	ldr	w0, [sp, #116]
  402cbc:	cmp	w0, #0x0
  402cc0:	b.ne	402cdc <ferror@plt+0x11cc>  // b.any
  402cc4:	adrp	x0, 408000 <ferror@plt+0x64f0>
  402cc8:	add	x0, x0, #0x518
  402ccc:	bl	401ac0 <gettext@plt>
  402cd0:	mov	x1, x0
  402cd4:	mov	w0, #0x1                   	// #1
  402cd8:	bl	401a40 <errx@plt>
  402cdc:	bl	4036f8 <ferror@plt+0x1be8>
  402ce0:	str	x0, [sp, #104]
  402ce4:	ldr	x1, [sp, #144]
  402ce8:	ldr	x0, [sp, #104]
  402cec:	bl	4039e0 <ferror@plt+0x1ed0>
  402cf0:	cmp	w0, #0x0
  402cf4:	b.eq	402d14 <ferror@plt+0x1204>  // b.none
  402cf8:	adrp	x0, 408000 <ferror@plt+0x64f0>
  402cfc:	add	x0, x0, #0x538
  402d00:	bl	401ac0 <gettext@plt>
  402d04:	ldr	x2, [sp, #144]
  402d08:	mov	x1, x0
  402d0c:	mov	w0, #0x1                   	// #1
  402d10:	bl	401af0 <err@plt>
  402d14:	ldr	x0, [sp, #168]
  402d18:	cmp	x0, #0x0
  402d1c:	b.eq	402d58 <ferror@plt+0x1248>  // b.none
  402d20:	ldr	x2, [sp, #168]
  402d24:	adrp	x0, 408000 <ferror@plt+0x64f0>
  402d28:	add	x1, x0, #0x548
  402d2c:	ldr	x0, [sp, #104]
  402d30:	bl	403d34 <ferror@plt+0x2224>
  402d34:	cmp	w0, #0x0
  402d38:	b.eq	402d58 <ferror@plt+0x1248>  // b.none
  402d3c:	adrp	x0, 408000 <ferror@plt+0x64f0>
  402d40:	add	x0, x0, #0x538
  402d44:	bl	401ac0 <gettext@plt>
  402d48:	ldr	x2, [sp, #168]
  402d4c:	mov	x1, x0
  402d50:	mov	w0, #0x1                   	// #1
  402d54:	bl	401af0 <err@plt>
  402d58:	ldr	x0, [sp, #160]
  402d5c:	cmp	x0, #0x0
  402d60:	b.eq	402d9c <ferror@plt+0x128c>  // b.none
  402d64:	ldr	x2, [sp, #160]
  402d68:	adrp	x0, 408000 <ferror@plt+0x64f0>
  402d6c:	add	x1, x0, #0x550
  402d70:	ldr	x0, [sp, #104]
  402d74:	bl	403d34 <ferror@plt+0x2224>
  402d78:	cmp	w0, #0x0
  402d7c:	b.eq	402d9c <ferror@plt+0x128c>  // b.none
  402d80:	adrp	x0, 408000 <ferror@plt+0x64f0>
  402d84:	add	x0, x0, #0x538
  402d88:	bl	401ac0 <gettext@plt>
  402d8c:	ldr	x2, [sp, #160]
  402d90:	mov	x1, x0
  402d94:	mov	w0, #0x1                   	// #1
  402d98:	bl	401af0 <err@plt>
  402d9c:	ldr	x0, [sp, #152]
  402da0:	cmp	x0, #0x0
  402da4:	b.eq	402de0 <ferror@plt+0x12d0>  // b.none
  402da8:	ldr	x2, [sp, #152]
  402dac:	adrp	x0, 408000 <ferror@plt+0x64f0>
  402db0:	add	x1, x0, #0x558
  402db4:	ldr	x0, [sp, #104]
  402db8:	bl	403d34 <ferror@plt+0x2224>
  402dbc:	cmp	w0, #0x0
  402dc0:	b.eq	402de0 <ferror@plt+0x12d0>  // b.none
  402dc4:	adrp	x0, 408000 <ferror@plt+0x64f0>
  402dc8:	add	x0, x0, #0x538
  402dcc:	bl	401ac0 <gettext@plt>
  402dd0:	ldr	x2, [sp, #152]
  402dd4:	mov	x1, x0
  402dd8:	mov	w0, #0x1                   	// #1
  402ddc:	bl	401af0 <err@plt>
  402de0:	ldrsb	w0, [sp, #56]
  402de4:	cmp	w0, #0x0
  402de8:	b.ne	402e34 <ferror@plt+0x1324>  // b.any
  402dec:	ldr	x0, [sp, #168]
  402df0:	cmp	x0, #0x0
  402df4:	b.ne	402e04 <ferror@plt+0x12f4>  // b.any
  402df8:	ldr	x0, [sp, #152]
  402dfc:	cmp	x0, #0x0
  402e00:	b.eq	402e18 <ferror@plt+0x1308>  // b.none
  402e04:	add	x0, sp, #0x38
  402e08:	mov	w2, #0x4f                  	// #79
  402e0c:	mov	x1, #0x6                   	// #6
  402e10:	bl	4025b8 <ferror@plt+0xaa8>
  402e14:	b	402e34 <ferror@plt+0x1324>
  402e18:	ldr	x0, [sp, #160]
  402e1c:	cmp	x0, #0x0
  402e20:	b.eq	402e34 <ferror@plt+0x1324>  // b.none
  402e24:	add	x0, sp, #0x38
  402e28:	mov	w2, #0x49                  	// #73
  402e2c:	mov	x1, #0x6                   	// #6
  402e30:	bl	4025b8 <ferror@plt+0xaa8>
  402e34:	ldrsb	w0, [sp, #56]
  402e38:	cmp	w0, #0x0
  402e3c:	b.eq	402e54 <ferror@plt+0x1344>  // b.none
  402e40:	ldrsb	w0, [sp, #57]
  402e44:	cmp	w0, #0x0
  402e48:	b.ne	402e54 <ferror@plt+0x1344>  // b.any
  402e4c:	ldrsb	w0, [sp, #56]
  402e50:	b	402e58 <ferror@plt+0x1348>
  402e54:	mov	w0, #0x4f                  	// #79
  402e58:	mov	w1, w0
  402e5c:	ldr	x0, [sp, #104]
  402e60:	bl	403768 <ferror@plt+0x1c58>
  402e64:	ldr	w1, [sp, #120]
  402e68:	ldr	x0, [sp, #104]
  402e6c:	bl	4037bc <ferror@plt+0x1cac>
  402e70:	ldr	d1, [sp, #136]
  402e74:	fmov	d0, #1.000000000000000000e+00
  402e78:	fcmp	d1, d0
  402e7c:	b.eq	402e8c <ferror@plt+0x137c>  // b.none
  402e80:	ldr	d0, [sp, #136]
  402e84:	ldr	x0, [sp, #104]
  402e88:	bl	403880 <ferror@plt+0x1d70>
  402e8c:	ldr	x0, [sp, #72]
  402e90:	cmp	x0, #0x0
  402e94:	b.ne	402ea4 <ferror@plt+0x1394>  // b.any
  402e98:	ldr	x0, [sp, #80]
  402e9c:	cmp	x0, #0x0
  402ea0:	b.eq	402eb4 <ferror@plt+0x13a4>  // b.none
  402ea4:	add	x0, sp, #0x48
  402ea8:	mov	x1, x0
  402eac:	ldr	x0, [sp, #104]
  402eb0:	bl	403848 <ferror@plt+0x1d38>
  402eb4:	adrp	x0, 408000 <ferror@plt+0x64f0>
  402eb8:	add	x1, x0, #0x850
  402ebc:	ldr	x0, [sp, #104]
  402ec0:	bl	403810 <ferror@plt+0x1d00>
  402ec4:	add	x1, sp, #0x40
  402ec8:	add	x0, sp, #0x38
  402ecc:	mov	x2, x1
  402ed0:	mov	x1, x0
  402ed4:	ldr	x0, [sp, #104]
  402ed8:	bl	404440 <ferror@plt+0x2930>
  402edc:	str	w0, [sp, #124]
  402ee0:	ldr	w0, [sp, #124]
  402ee4:	cmp	w0, #0x0
  402ee8:	b.ne	402f60 <ferror@plt+0x1450>  // b.any
  402eec:	ldr	w0, [sp, #116]
  402ef0:	cmp	w0, #0x0
  402ef4:	b.ne	402f38 <ferror@plt+0x1428>  // b.any
  402ef8:	ldr	x0, [sp, #64]
  402efc:	bl	403f68 <ferror@plt+0x2458>
  402f00:	str	x0, [sp, #88]
  402f04:	ldr	x0, [sp, #88]
  402f08:	cmp	x0, #0x0
  402f0c:	b.eq	402f38 <ferror@plt+0x1428>  // b.none
  402f10:	ldr	x0, [sp, #88]
  402f14:	ldr	x0, [x0]
  402f18:	cmp	x0, #0x0
  402f1c:	b.ne	402f30 <ferror@plt+0x1420>  // b.any
  402f20:	ldr	x0, [sp, #88]
  402f24:	ldr	x0, [x0, #8]
  402f28:	cmp	x0, #0x0
  402f2c:	b.eq	402f38 <ferror@plt+0x1428>  // b.none
  402f30:	ldr	x0, [sp, #88]
  402f34:	bl	4024c0 <ferror@plt+0x9b0>
  402f38:	ldr	x0, [sp, #64]
  402f3c:	mov	w2, #0x1                   	// #1
  402f40:	mov	x1, x0
  402f44:	ldr	x0, [sp, #104]
  402f48:	bl	404c58 <ferror@plt+0x3148>
  402f4c:	str	w0, [sp, #124]
  402f50:	ldr	w0, [sp, #124]
  402f54:	cmp	w0, #0x0
  402f58:	b.eq	402ec4 <ferror@plt+0x13b4>  // b.none
  402f5c:	b	402f64 <ferror@plt+0x1454>
  402f60:	nop
  402f64:	ldr	x0, [sp, #64]
  402f68:	cmp	x0, #0x0
  402f6c:	b.eq	402fa4 <ferror@plt+0x1494>  // b.none
  402f70:	ldr	w0, [sp, #124]
  402f74:	cmp	w0, #0x0
  402f78:	b.ge	402fa4 <ferror@plt+0x1494>  // b.tcont
  402f7c:	adrp	x0, 408000 <ferror@plt+0x64f0>
  402f80:	add	x0, x0, #0x560
  402f84:	bl	401ac0 <gettext@plt>
  402f88:	mov	x19, x0
  402f8c:	ldr	x0, [sp, #64]
  402f90:	bl	403fb0 <ferror@plt+0x24a0>
  402f94:	mov	x2, x0
  402f98:	mov	x1, x19
  402f9c:	mov	w0, #0x1                   	// #1
  402fa0:	bl	401af0 <err@plt>
  402fa4:	ldr	w0, [sp, #124]
  402fa8:	cmp	w0, #0x0
  402fac:	b.ge	402fe8 <ferror@plt+0x14d8>  // b.tcont
  402fb0:	adrp	x0, 408000 <ferror@plt+0x64f0>
  402fb4:	add	x0, x0, #0x578
  402fb8:	bl	401ac0 <gettext@plt>
  402fbc:	mov	x19, x0
  402fc0:	ldr	x0, [sp, #104]
  402fc4:	bl	403ca4 <ferror@plt+0x2194>
  402fc8:	mov	x20, x0
  402fcc:	ldr	x0, [sp, #104]
  402fd0:	bl	403cec <ferror@plt+0x21dc>
  402fd4:	mov	w3, w0
  402fd8:	mov	x2, x20
  402fdc:	mov	x1, x19
  402fe0:	mov	w0, #0x1                   	// #1
  402fe4:	bl	401af0 <err@plt>
  402fe8:	mov	w0, #0xa                   	// #10
  402fec:	bl	401ab0 <putchar@plt>
  402ff0:	ldr	x0, [sp, #104]
  402ff4:	bl	403714 <ferror@plt+0x1c04>
  402ff8:	mov	w0, #0x0                   	// #0
  402ffc:	bl	401710 <exit@plt>
  403000:	stp	x29, x30, [sp, #-32]!
  403004:	mov	x29, sp
  403008:	str	x0, [sp, #24]
  40300c:	str	w1, [sp, #20]
  403010:	ldr	w3, [sp, #20]
  403014:	ldr	x2, [sp, #24]
  403018:	adrp	x0, 408000 <ferror@plt+0x64f0>
  40301c:	add	x1, x0, #0x878
  403020:	mov	w0, #0x1                   	// #1
  403024:	bl	401af0 <err@plt>
  403028:	stp	x29, x30, [sp, #-48]!
  40302c:	mov	x29, sp
  403030:	str	x0, [sp, #24]
  403034:	str	x1, [sp, #16]
  403038:	ldr	x1, [sp, #16]
  40303c:	ldr	x0, [sp, #24]
  403040:	bl	4018a0 <realloc@plt>
  403044:	str	x0, [sp, #40]
  403048:	ldr	x0, [sp, #40]
  40304c:	cmp	x0, #0x0
  403050:	b.ne	403074 <ferror@plt+0x1564>  // b.any
  403054:	ldr	x0, [sp, #16]
  403058:	cmp	x0, #0x0
  40305c:	b.eq	403074 <ferror@plt+0x1564>  // b.none
  403060:	ldr	x2, [sp, #16]
  403064:	adrp	x0, 408000 <ferror@plt+0x64f0>
  403068:	add	x1, x0, #0x898
  40306c:	mov	w0, #0x1                   	// #1
  403070:	bl	401af0 <err@plt>
  403074:	ldr	x0, [sp, #40]
  403078:	ldp	x29, x30, [sp], #48
  40307c:	ret
  403080:	stp	x29, x30, [sp, #-48]!
  403084:	mov	x29, sp
  403088:	str	x0, [sp, #24]
  40308c:	str	x1, [sp, #16]
  403090:	ldr	x1, [sp, #16]
  403094:	ldr	x0, [sp, #24]
  403098:	bl	401880 <calloc@plt>
  40309c:	str	x0, [sp, #40]
  4030a0:	ldr	x0, [sp, #40]
  4030a4:	cmp	x0, #0x0
  4030a8:	b.ne	4030d8 <ferror@plt+0x15c8>  // b.any
  4030ac:	ldr	x0, [sp, #16]
  4030b0:	cmp	x0, #0x0
  4030b4:	b.eq	4030d8 <ferror@plt+0x15c8>  // b.none
  4030b8:	ldr	x0, [sp, #24]
  4030bc:	cmp	x0, #0x0
  4030c0:	b.eq	4030d8 <ferror@plt+0x15c8>  // b.none
  4030c4:	ldr	x2, [sp, #16]
  4030c8:	adrp	x0, 408000 <ferror@plt+0x64f0>
  4030cc:	add	x1, x0, #0x898
  4030d0:	mov	w0, #0x1                   	// #1
  4030d4:	bl	401af0 <err@plt>
  4030d8:	ldr	x0, [sp, #40]
  4030dc:	ldp	x29, x30, [sp], #48
  4030e0:	ret
  4030e4:	stp	x29, x30, [sp, #-48]!
  4030e8:	mov	x29, sp
  4030ec:	str	x0, [sp, #24]
  4030f0:	str	x1, [sp, #16]
  4030f4:	ldr	x0, [sp, #24]
  4030f8:	cmp	x0, #0x0
  4030fc:	b.ne	403120 <ferror@plt+0x1610>  // b.any
  403100:	ldr	x0, [sp, #16]
  403104:	cmp	x0, #0x0
  403108:	b.eq	403118 <ferror@plt+0x1608>  // b.none
  40310c:	ldr	x0, [sp, #16]
  403110:	bl	4018b0 <strdup@plt>
  403114:	b	40319c <ferror@plt+0x168c>
  403118:	mov	x0, #0x0                   	// #0
  40311c:	b	40319c <ferror@plt+0x168c>
  403120:	ldr	x0, [sp, #16]
  403124:	cmp	x0, #0x0
  403128:	b.ne	403134 <ferror@plt+0x1624>  // b.any
  40312c:	mov	x0, #0x0                   	// #0
  403130:	b	40319c <ferror@plt+0x168c>
  403134:	ldr	x0, [sp, #24]
  403138:	bl	4016f0 <strlen@plt>
  40313c:	str	x0, [sp, #40]
  403140:	ldr	x0, [sp, #16]
  403144:	bl	4016f0 <strlen@plt>
  403148:	str	x0, [sp, #32]
  40314c:	ldr	x1, [sp, #32]
  403150:	ldr	x0, [sp, #40]
  403154:	cmp	x1, x0
  403158:	b.ls	403174 <ferror@plt+0x1664>  // b.plast
  40315c:	ldr	x0, [sp, #32]
  403160:	add	x0, x0, #0x1
  403164:	mov	x1, x0
  403168:	ldr	x0, [sp, #24]
  40316c:	bl	4018a0 <realloc@plt>
  403170:	str	x0, [sp, #24]
  403174:	ldr	x0, [sp, #24]
  403178:	cmp	x0, #0x0
  40317c:	b.eq	403198 <ferror@plt+0x1688>  // b.none
  403180:	ldr	x0, [sp, #32]
  403184:	add	x0, x0, #0x1
  403188:	mov	x2, x0
  40318c:	ldr	x1, [sp, #16]
  403190:	ldr	x0, [sp, #24]
  403194:	bl	4016c0 <memcpy@plt>
  403198:	ldr	x0, [sp, #24]
  40319c:	ldp	x29, x30, [sp], #48
  4031a0:	ret
  4031a4:	sub	sp, sp, #0x20
  4031a8:	str	x0, [sp, #8]
  4031ac:	str	w1, [sp, #4]
  4031b0:	ldr	x0, [sp, #8]
  4031b4:	cmp	x0, #0x0
  4031b8:	b.eq	403220 <ferror@plt+0x1710>  // b.none
  4031bc:	ldr	x0, [sp, #8]
  4031c0:	str	x0, [sp, #24]
  4031c4:	b	403204 <ferror@plt+0x16f4>
  4031c8:	ldr	x0, [sp, #8]
  4031cc:	ldrsb	w0, [x0]
  4031d0:	mov	w1, w0
  4031d4:	ldr	w0, [sp, #4]
  4031d8:	cmp	w0, w1
  4031dc:	b.eq	4031f8 <ferror@plt+0x16e8>  // b.none
  4031e0:	ldr	x0, [sp, #24]
  4031e4:	add	x1, x0, #0x1
  4031e8:	str	x1, [sp, #24]
  4031ec:	ldr	x1, [sp, #8]
  4031f0:	ldrsb	w1, [x1]
  4031f4:	strb	w1, [x0]
  4031f8:	ldr	x0, [sp, #8]
  4031fc:	add	x0, x0, #0x1
  403200:	str	x0, [sp, #8]
  403204:	ldr	x0, [sp, #8]
  403208:	ldrsb	w0, [x0]
  40320c:	cmp	w0, #0x0
  403210:	b.ne	4031c8 <ferror@plt+0x16b8>  // b.any
  403214:	ldr	x0, [sp, #24]
  403218:	strb	wzr, [x0]
  40321c:	b	403224 <ferror@plt+0x1714>
  403220:	nop
  403224:	add	sp, sp, #0x20
  403228:	ret
  40322c:	stp	x29, x30, [sp, #-288]!
  403230:	mov	x29, sp
  403234:	str	x0, [sp, #56]
  403238:	str	x1, [sp, #232]
  40323c:	str	x2, [sp, #240]
  403240:	str	x3, [sp, #248]
  403244:	str	x4, [sp, #256]
  403248:	str	x5, [sp, #264]
  40324c:	str	x6, [sp, #272]
  403250:	str	x7, [sp, #280]
  403254:	str	q0, [sp, #96]
  403258:	str	q1, [sp, #112]
  40325c:	str	q2, [sp, #128]
  403260:	str	q3, [sp, #144]
  403264:	str	q4, [sp, #160]
  403268:	str	q5, [sp, #176]
  40326c:	str	q6, [sp, #192]
  403270:	str	q7, [sp, #208]
  403274:	add	x0, sp, #0x120
  403278:	str	x0, [sp, #64]
  40327c:	add	x0, sp, #0x120
  403280:	str	x0, [sp, #72]
  403284:	add	x0, sp, #0xe0
  403288:	str	x0, [sp, #80]
  40328c:	mov	w0, #0xffffffc8            	// #-56
  403290:	str	w0, [sp, #88]
  403294:	mov	w0, #0xffffff80            	// #-128
  403298:	str	w0, [sp, #92]
  40329c:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  4032a0:	add	x0, x0, #0x258
  4032a4:	ldr	x4, [x0]
  4032a8:	add	x2, sp, #0x10
  4032ac:	add	x3, sp, #0x40
  4032b0:	ldp	x0, x1, [x3]
  4032b4:	stp	x0, x1, [x2]
  4032b8:	ldp	x0, x1, [x3, #16]
  4032bc:	stp	x0, x1, [x2, #16]
  4032c0:	add	x0, sp, #0x10
  4032c4:	mov	x2, x0
  4032c8:	ldr	x1, [sp, #56]
  4032cc:	mov	x0, x4
  4032d0:	bl	401a60 <vfprintf@plt>
  4032d4:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  4032d8:	add	x0, x0, #0x258
  4032dc:	ldr	x0, [x0]
  4032e0:	mov	x1, x0
  4032e4:	mov	w0, #0xa                   	// #10
  4032e8:	bl	401790 <fputc@plt>
  4032ec:	nop
  4032f0:	ldp	x29, x30, [sp], #288
  4032f4:	ret
  4032f8:	stp	x29, x30, [sp, #-80]!
  4032fc:	mov	x29, sp
  403300:	str	x0, [sp, #24]
  403304:	str	x1, [sp, #16]
  403308:	add	x0, sp, #0x20
  40330c:	mov	w2, #0x0                   	// #0
  403310:	mov	x1, x0
  403314:	ldr	x0, [sp, #16]
  403318:	bl	4016e0 <strtoul@plt>
  40331c:	str	w0, [sp, #76]
  403320:	ldr	x0, [sp, #32]
  403324:	cmp	x0, #0x0
  403328:	b.eq	403440 <ferror@plt+0x1930>  // b.none
  40332c:	ldr	x0, [sp, #32]
  403330:	ldrsb	w0, [x0]
  403334:	cmp	w0, #0x0
  403338:	b.eq	403440 <ferror@plt+0x1930>  // b.none
  40333c:	ldr	x0, [sp, #24]
  403340:	cmp	x0, #0x0
  403344:	b.eq	403440 <ferror@plt+0x1930>  // b.none
  403348:	ldr	x0, [sp, #24]
  40334c:	ldr	x0, [x0]
  403350:	cmp	x0, #0x0
  403354:	b.eq	403440 <ferror@plt+0x1930>  // b.none
  403358:	str	wzr, [sp, #76]
  40335c:	ldr	x0, [sp, #16]
  403360:	bl	4018b0 <strdup@plt>
  403364:	str	x0, [sp, #48]
  403368:	ldr	x0, [sp, #48]
  40336c:	str	x0, [sp, #64]
  403370:	ldr	x0, [sp, #64]
  403374:	cmp	x0, #0x0
  403378:	b.ne	403404 <ferror@plt+0x18f4>  // b.any
  40337c:	ldr	w0, [sp, #76]
  403380:	b	403474 <ferror@plt+0x1964>
  403384:	ldr	x0, [sp, #32]
  403388:	str	x0, [sp, #64]
  40338c:	ldr	x0, [sp, #24]
  403390:	str	x0, [sp, #56]
  403394:	b	4033d8 <ferror@plt+0x18c8>
  403398:	ldr	x0, [sp, #56]
  40339c:	ldr	x0, [x0]
  4033a0:	mov	x1, x0
  4033a4:	ldr	x0, [sp, #40]
  4033a8:	bl	401950 <strcmp@plt>
  4033ac:	cmp	w0, #0x0
  4033b0:	b.ne	4033cc <ferror@plt+0x18bc>  // b.any
  4033b4:	ldr	x0, [sp, #56]
  4033b8:	ldr	w0, [x0, #8]
  4033bc:	ldr	w1, [sp, #76]
  4033c0:	orr	w0, w1, w0
  4033c4:	str	w0, [sp, #76]
  4033c8:	b	4033f4 <ferror@plt+0x18e4>
  4033cc:	ldr	x0, [sp, #56]
  4033d0:	add	x0, x0, #0x18
  4033d4:	str	x0, [sp, #56]
  4033d8:	ldr	x0, [sp, #56]
  4033dc:	cmp	x0, #0x0
  4033e0:	b.eq	4033f4 <ferror@plt+0x18e4>  // b.none
  4033e4:	ldr	x0, [sp, #56]
  4033e8:	ldr	x0, [x0]
  4033ec:	cmp	x0, #0x0
  4033f0:	b.ne	403398 <ferror@plt+0x1888>  // b.any
  4033f4:	ldr	w1, [sp, #76]
  4033f8:	mov	w0, #0xffff                	// #65535
  4033fc:	cmp	w1, w0
  403400:	b.eq	403430 <ferror@plt+0x1920>  // b.none
  403404:	add	x0, sp, #0x20
  403408:	mov	x2, x0
  40340c:	adrp	x0, 408000 <ferror@plt+0x64f0>
  403410:	add	x1, x0, #0x8b8
  403414:	ldr	x0, [sp, #64]
  403418:	bl	4017f0 <strtok_r@plt>
  40341c:	str	x0, [sp, #40]
  403420:	ldr	x0, [sp, #40]
  403424:	cmp	x0, #0x0
  403428:	b.ne	403384 <ferror@plt+0x1874>  // b.any
  40342c:	b	403434 <ferror@plt+0x1924>
  403430:	nop
  403434:	ldr	x0, [sp, #48]
  403438:	bl	4019a0 <free@plt>
  40343c:	b	403470 <ferror@plt+0x1960>
  403440:	ldr	x0, [sp, #32]
  403444:	cmp	x0, #0x0
  403448:	b.eq	403470 <ferror@plt+0x1960>  // b.none
  40344c:	ldr	x2, [sp, #32]
  403450:	adrp	x0, 408000 <ferror@plt+0x64f0>
  403454:	add	x1, x0, #0x8c0
  403458:	mov	x0, x2
  40345c:	bl	401950 <strcmp@plt>
  403460:	cmp	w0, #0x0
  403464:	b.ne	403470 <ferror@plt+0x1960>  // b.any
  403468:	mov	w0, #0xffff                	// #65535
  40346c:	str	w0, [sp, #76]
  403470:	ldr	w0, [sp, #76]
  403474:	ldp	x29, x30, [sp], #80
  403478:	ret
  40347c:	stp	x29, x30, [sp, #-48]!
  403480:	mov	x29, sp
  403484:	str	x19, [sp, #16]
  403488:	adrp	x0, 408000 <ferror@plt+0x64f0>
  40348c:	add	x0, x0, #0x8e0
  403490:	bl	401aa0 <getenv@plt>
  403494:	str	x0, [sp, #40]
  403498:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  40349c:	add	x0, x0, #0x284
  4034a0:	ldr	w0, [x0]
  4034a4:	and	w0, w0, #0x2
  4034a8:	cmp	w0, #0x0
  4034ac:	b.ne	4034ec <ferror@plt+0x19dc>  // b.any
  4034b0:	ldr	x0, [sp, #40]
  4034b4:	cmp	x0, #0x0
  4034b8:	b.eq	4034e0 <ferror@plt+0x19d0>  // b.none
  4034bc:	ldr	x1, [sp, #40]
  4034c0:	adrp	x0, 408000 <ferror@plt+0x64f0>
  4034c4:	add	x0, x0, #0x8c8
  4034c8:	bl	4032f8 <ferror@plt+0x17e8>
  4034cc:	mov	w1, w0
  4034d0:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  4034d4:	add	x0, x0, #0x284
  4034d8:	str	w1, [x0]
  4034dc:	b	4034ec <ferror@plt+0x19dc>
  4034e0:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  4034e4:	add	x0, x0, #0x284
  4034e8:	str	wzr, [x0]
  4034ec:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  4034f0:	add	x0, x0, #0x284
  4034f4:	ldr	w0, [x0]
  4034f8:	cmp	w0, #0x0
  4034fc:	b.eq	403574 <ferror@plt+0x1a64>  // b.none
  403500:	bl	401770 <getuid@plt>
  403504:	mov	w19, w0
  403508:	bl	401760 <geteuid@plt>
  40350c:	cmp	w19, w0
  403510:	b.ne	403528 <ferror@plt+0x1a18>  // b.any
  403514:	bl	4019c0 <getgid@plt>
  403518:	mov	w19, w0
  40351c:	bl	401740 <getegid@plt>
  403520:	cmp	w19, w0
  403524:	b.eq	403574 <ferror@plt+0x1a64>  // b.none
  403528:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  40352c:	add	x0, x0, #0x284
  403530:	ldr	w0, [x0]
  403534:	orr	w1, w0, #0x1000000
  403538:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  40353c:	add	x0, x0, #0x284
  403540:	str	w1, [x0]
  403544:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  403548:	add	x0, x0, #0x258
  40354c:	ldr	x19, [x0]
  403550:	bl	4017e0 <getpid@plt>
  403554:	mov	w1, w0
  403558:	adrp	x0, 408000 <ferror@plt+0x64f0>
  40355c:	add	x3, x0, #0x8f8
  403560:	mov	w2, w1
  403564:	adrp	x0, 408000 <ferror@plt+0x64f0>
  403568:	add	x1, x0, #0x908
  40356c:	mov	x0, x19
  403570:	bl	401ad0 <fprintf@plt>
  403574:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  403578:	add	x0, x0, #0x284
  40357c:	ldr	w0, [x0]
  403580:	orr	w1, w0, #0x2
  403584:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  403588:	add	x0, x0, #0x284
  40358c:	str	w1, [x0]
  403590:	nop
  403594:	ldr	x19, [sp, #16]
  403598:	ldp	x29, x30, [sp], #48
  40359c:	ret
  4035a0:	stp	x29, x30, [sp, #-64]!
  4035a4:	mov	x29, sp
  4035a8:	str	x19, [sp, #16]
  4035ac:	str	x0, [sp, #40]
  4035b0:	nop
  4035b4:	ldr	x0, [sp, #40]
  4035b8:	bl	401860 <fgetc@plt>
  4035bc:	str	w0, [sp, #60]
  4035c0:	ldr	w0, [sp, #60]
  4035c4:	cmn	w0, #0x1
  4035c8:	b.eq	4035d8 <ferror@plt+0x1ac8>  // b.none
  4035cc:	ldr	w0, [sp, #60]
  4035d0:	cmp	w0, #0xa
  4035d4:	b.ne	4035b4 <ferror@plt+0x1aa4>  // b.any
  4035d8:	ldr	x0, [sp, #40]
  4035dc:	bl	401b10 <ferror@plt>
  4035e0:	cmp	w0, #0x0
  4035e4:	b.eq	4035f8 <ferror@plt+0x1ae8>  // b.none
  4035e8:	bl	401a90 <__errno_location@plt>
  4035ec:	ldr	w0, [x0]
  4035f0:	neg	w0, w0
  4035f4:	b	403658 <ferror@plt+0x1b48>
  4035f8:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  4035fc:	add	x0, x0, #0x284
  403600:	ldr	w0, [x0]
  403604:	and	w0, w0, #0x8
  403608:	cmp	w0, #0x0
  40360c:	b.eq	403654 <ferror@plt+0x1b44>  // b.none
  403610:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  403614:	add	x0, x0, #0x258
  403618:	ldr	x19, [x0]
  40361c:	bl	4017e0 <getpid@plt>
  403620:	mov	w1, w0
  403624:	adrp	x0, 408000 <ferror@plt+0x64f0>
  403628:	add	x4, x0, #0x948
  40362c:	adrp	x0, 408000 <ferror@plt+0x64f0>
  403630:	add	x3, x0, #0x8f8
  403634:	mov	w2, w1
  403638:	adrp	x0, 408000 <ferror@plt+0x64f0>
  40363c:	add	x1, x0, #0x950
  403640:	mov	x0, x19
  403644:	bl	401ad0 <fprintf@plt>
  403648:	adrp	x0, 408000 <ferror@plt+0x64f0>
  40364c:	add	x0, x0, #0x960
  403650:	bl	40322c <ferror@plt+0x171c>
  403654:	mov	w0, #0x0                   	// #0
  403658:	ldr	x19, [sp, #16]
  40365c:	ldp	x29, x30, [sp], #64
  403660:	ret
  403664:	sub	sp, sp, #0x20
  403668:	str	x0, [sp, #8]
  40366c:	str	x1, [sp]
  403670:	ldr	x0, [sp, #8]
  403674:	ldr	x1, [x0]
  403678:	ldr	x0, [sp]
  40367c:	ldr	x0, [x0]
  403680:	add	x0, x1, x0
  403684:	str	x0, [sp, #16]
  403688:	ldr	x0, [sp, #8]
  40368c:	ldr	x1, [x0, #8]
  403690:	ldr	x0, [sp]
  403694:	ldr	x0, [x0, #8]
  403698:	add	x0, x1, x0
  40369c:	str	x0, [sp, #24]
  4036a0:	ldr	x1, [sp, #24]
  4036a4:	mov	x0, #0x423f                	// #16959
  4036a8:	movk	x0, #0xf, lsl #16
  4036ac:	cmp	x1, x0
  4036b0:	b.le	4036d4 <ferror@plt+0x1bc4>
  4036b4:	ldr	x0, [sp, #16]
  4036b8:	add	x0, x0, #0x1
  4036bc:	str	x0, [sp, #16]
  4036c0:	ldr	x1, [sp, #24]
  4036c4:	mov	x0, #0xffffffffffffbdc0    	// #-16960
  4036c8:	movk	x0, #0xfff0, lsl #16
  4036cc:	add	x0, x1, x0
  4036d0:	str	x0, [sp, #24]
  4036d4:	ldr	x1, [sp, #16]
  4036d8:	ldr	x0, [sp, #8]
  4036dc:	str	x1, [x0]
  4036e0:	ldr	x1, [sp, #24]
  4036e4:	ldr	x0, [sp, #8]
  4036e8:	str	x1, [x0, #8]
  4036ec:	nop
  4036f0:	add	sp, sp, #0x20
  4036f4:	ret
  4036f8:	stp	x29, x30, [sp, #-16]!
  4036fc:	mov	x29, sp
  403700:	mov	x1, #0x90                  	// #144
  403704:	mov	x0, #0x1                   	// #1
  403708:	bl	403080 <ferror@plt+0x1570>
  40370c:	ldp	x29, x30, [sp], #16
  403710:	ret
  403714:	stp	x29, x30, [sp, #-32]!
  403718:	mov	x29, sp
  40371c:	str	x0, [sp, #24]
  403720:	ldr	x0, [sp, #24]
  403724:	cmp	x0, #0x0
  403728:	b.eq	40375c <ferror@plt+0x1c4c>  // b.none
  40372c:	ldr	x0, [sp, #24]
  403730:	ldr	x0, [x0]
  403734:	bl	4019a0 <free@plt>
  403738:	ldr	x0, [sp, #24]
  40373c:	ldr	x0, [x0, #32]
  403740:	bl	4019a0 <free@plt>
  403744:	ldr	x0, [sp, #24]
  403748:	ldr	x0, [x0, #40]
  40374c:	bl	4019a0 <free@plt>
  403750:	ldr	x0, [sp, #24]
  403754:	bl	4019a0 <free@plt>
  403758:	b	403760 <ferror@plt+0x1c50>
  40375c:	nop
  403760:	ldp	x29, x30, [sp], #32
  403764:	ret
  403768:	stp	x29, x30, [sp, #-32]!
  40376c:	mov	x29, sp
  403770:	str	x0, [sp, #24]
  403774:	strb	w1, [sp, #23]
  403778:	ldr	x0, [sp, #24]
  40377c:	cmp	x0, #0x0
  403780:	b.ne	4037a4 <ferror@plt+0x1c94>  // b.any
  403784:	adrp	x0, 408000 <ferror@plt+0x64f0>
  403788:	add	x3, x0, #0xd28
  40378c:	mov	w2, #0x7b                  	// #123
  403790:	adrp	x0, 408000 <ferror@plt+0x64f0>
  403794:	add	x1, x0, #0x970
  403798:	adrp	x0, 408000 <ferror@plt+0x64f0>
  40379c:	add	x0, x0, #0x990
  4037a0:	bl	401a80 <__assert_fail@plt>
  4037a4:	ldr	x0, [sp, #24]
  4037a8:	ldrb	w1, [sp, #23]
  4037ac:	strb	w1, [x0, #136]
  4037b0:	mov	w0, #0x0                   	// #0
  4037b4:	ldp	x29, x30, [sp], #32
  4037b8:	ret
  4037bc:	stp	x29, x30, [sp, #-32]!
  4037c0:	mov	x29, sp
  4037c4:	str	x0, [sp, #24]
  4037c8:	str	w1, [sp, #20]
  4037cc:	ldr	x0, [sp, #24]
  4037d0:	cmp	x0, #0x0
  4037d4:	b.ne	4037f8 <ferror@plt+0x1ce8>  // b.any
  4037d8:	adrp	x0, 408000 <ferror@plt+0x64f0>
  4037dc:	add	x3, x0, #0xd40
  4037e0:	mov	w2, #0x83                  	// #131
  4037e4:	adrp	x0, 408000 <ferror@plt+0x64f0>
  4037e8:	add	x1, x0, #0x970
  4037ec:	adrp	x0, 408000 <ferror@plt+0x64f0>
  4037f0:	add	x0, x0, #0x990
  4037f4:	bl	401a80 <__assert_fail@plt>
  4037f8:	ldr	x0, [sp, #24]
  4037fc:	ldr	w1, [sp, #20]
  403800:	str	w1, [x0, #140]
  403804:	mov	w0, #0x0                   	// #0
  403808:	ldp	x29, x30, [sp], #32
  40380c:	ret
  403810:	sub	sp, sp, #0x10
  403814:	str	x0, [sp, #8]
  403818:	str	x1, [sp]
  40381c:	ldr	x0, [sp]
  403820:	ldr	x1, [x0]
  403824:	ldr	x0, [sp, #8]
  403828:	str	x1, [x0, #112]
  40382c:	ldr	x0, [sp]
  403830:	ldr	x1, [x0, #8]
  403834:	ldr	x0, [sp, #8]
  403838:	str	x1, [x0, #120]
  40383c:	mov	w0, #0x0                   	// #0
  403840:	add	sp, sp, #0x10
  403844:	ret
  403848:	sub	sp, sp, #0x10
  40384c:	str	x0, [sp, #8]
  403850:	str	x1, [sp]
  403854:	ldr	x0, [sp]
  403858:	ldr	x1, [x0]
  40385c:	ldr	x0, [sp, #8]
  403860:	str	x1, [x0, #96]
  403864:	ldr	x0, [sp]
  403868:	ldr	x1, [x0, #8]
  40386c:	ldr	x0, [sp, #8]
  403870:	str	x1, [x0, #104]
  403874:	mov	w0, #0x0                   	// #0
  403878:	add	sp, sp, #0x10
  40387c:	ret
  403880:	sub	sp, sp, #0x10
  403884:	str	x0, [sp, #8]
  403888:	str	d0, [sp]
  40388c:	ldr	x0, [sp, #8]
  403890:	ldr	d0, [sp]
  403894:	str	d0, [x0, #128]
  403898:	mov	w0, #0x0                   	// #0
  40389c:	add	sp, sp, #0x10
  4038a0:	ret
  4038a4:	stp	x29, x30, [sp, #-64]!
  4038a8:	mov	x29, sp
  4038ac:	str	x0, [sp, #40]
  4038b0:	str	x1, [sp, #32]
  4038b4:	str	x2, [sp, #24]
  4038b8:	str	x3, [sp, #16]
  4038bc:	ldr	x0, [sp, #40]
  4038c0:	cmp	x0, #0x0
  4038c4:	b.ne	4038e8 <ferror@plt+0x1dd8>  // b.any
  4038c8:	adrp	x0, 408000 <ferror@plt+0x64f0>
  4038cc:	add	x3, x0, #0xd58
  4038d0:	mov	w2, #0xa4                  	// #164
  4038d4:	adrp	x0, 408000 <ferror@plt+0x64f0>
  4038d8:	add	x1, x0, #0x970
  4038dc:	adrp	x0, 408000 <ferror@plt+0x64f0>
  4038e0:	add	x0, x0, #0x990
  4038e4:	bl	401a80 <__assert_fail@plt>
  4038e8:	ldr	x0, [sp, #32]
  4038ec:	cmp	x0, #0x0
  4038f0:	b.ne	403914 <ferror@plt+0x1e04>  // b.any
  4038f4:	adrp	x0, 408000 <ferror@plt+0x64f0>
  4038f8:	add	x3, x0, #0xd58
  4038fc:	mov	w2, #0xa5                  	// #165
  403900:	adrp	x0, 408000 <ferror@plt+0x64f0>
  403904:	add	x1, x0, #0x970
  403908:	adrp	x0, 408000 <ferror@plt+0x64f0>
  40390c:	add	x0, x0, #0x998
  403910:	bl	401a80 <__assert_fail@plt>
  403914:	ldr	x0, [sp, #24]
  403918:	cmp	x0, #0x0
  40391c:	b.ne	403940 <ferror@plt+0x1e30>  // b.any
  403920:	adrp	x0, 408000 <ferror@plt+0x64f0>
  403924:	add	x3, x0, #0xd58
  403928:	mov	w2, #0xa6                  	// #166
  40392c:	adrp	x0, 408000 <ferror@plt+0x64f0>
  403930:	add	x1, x0, #0x970
  403934:	adrp	x0, 408000 <ferror@plt+0x64f0>
  403938:	add	x0, x0, #0x9a0
  40393c:	bl	401a80 <__assert_fail@plt>
  403940:	ldr	x0, [sp, #40]
  403944:	ldr	x2, [x0]
  403948:	ldr	x0, [sp, #40]
  40394c:	ldr	x0, [x0, #8]
  403950:	add	x0, x0, #0x1
  403954:	lsl	x0, x0, #5
  403958:	mov	x1, x0
  40395c:	mov	x0, x2
  403960:	bl	403028 <ferror@plt+0x1518>
  403964:	mov	x1, x0
  403968:	ldr	x0, [sp, #40]
  40396c:	str	x1, [x0]
  403970:	ldr	x0, [sp, #40]
  403974:	ldr	x1, [x0]
  403978:	ldr	x0, [sp, #40]
  40397c:	ldr	x0, [x0, #8]
  403980:	lsl	x0, x0, #5
  403984:	add	x0, x1, x0
  403988:	str	x0, [sp, #56]
  40398c:	ldr	x0, [sp, #40]
  403990:	ldr	x0, [x0, #8]
  403994:	add	x1, x0, #0x1
  403998:	ldr	x0, [sp, #40]
  40399c:	str	x1, [x0, #8]
  4039a0:	mov	x2, #0x20                  	// #32
  4039a4:	mov	w1, #0x0                   	// #0
  4039a8:	ldr	x0, [sp, #56]
  4039ac:	bl	401870 <memset@plt>
  4039b0:	ldr	x0, [sp, #56]
  4039b4:	ldr	x1, [sp, #24]
  4039b8:	str	x1, [x0, #8]
  4039bc:	ldr	x0, [sp, #56]
  4039c0:	ldr	x1, [sp, #32]
  4039c4:	str	x1, [x0]
  4039c8:	ldr	x0, [sp, #56]
  4039cc:	ldr	x1, [sp, #16]
  4039d0:	str	x1, [x0, #16]
  4039d4:	ldr	x0, [sp, #56]
  4039d8:	ldp	x29, x30, [sp], #64
  4039dc:	ret
  4039e0:	stp	x29, x30, [sp, #-64]!
  4039e4:	mov	x29, sp
  4039e8:	str	x19, [sp, #16]
  4039ec:	str	x0, [sp, #40]
  4039f0:	str	x1, [sp, #32]
  4039f4:	str	wzr, [sp, #60]
  4039f8:	ldr	x0, [sp, #40]
  4039fc:	cmp	x0, #0x0
  403a00:	b.ne	403a24 <ferror@plt+0x1f14>  // b.any
  403a04:	adrp	x0, 408000 <ferror@plt+0x64f0>
  403a08:	add	x3, x0, #0xd68
  403a0c:	mov	w2, #0xb8                  	// #184
  403a10:	adrp	x0, 408000 <ferror@plt+0x64f0>
  403a14:	add	x1, x0, #0x970
  403a18:	adrp	x0, 408000 <ferror@plt+0x64f0>
  403a1c:	add	x0, x0, #0x990
  403a20:	bl	401a80 <__assert_fail@plt>
  403a24:	ldr	x0, [sp, #32]
  403a28:	cmp	x0, #0x0
  403a2c:	b.ne	403a50 <ferror@plt+0x1f40>  // b.any
  403a30:	adrp	x0, 408000 <ferror@plt+0x64f0>
  403a34:	add	x3, x0, #0xd68
  403a38:	mov	w2, #0xb9                  	// #185
  403a3c:	adrp	x0, 408000 <ferror@plt+0x64f0>
  403a40:	add	x1, x0, #0x970
  403a44:	adrp	x0, 408000 <ferror@plt+0x64f0>
  403a48:	add	x0, x0, #0x9a0
  403a4c:	bl	401a80 <__assert_fail@plt>
  403a50:	ldr	x0, [sp, #40]
  403a54:	ldr	x1, [sp, #32]
  403a58:	str	x1, [x0, #80]
  403a5c:	ldr	x0, [sp, #40]
  403a60:	str	wzr, [x0, #92]
  403a64:	adrp	x0, 408000 <ferror@plt+0x64f0>
  403a68:	add	x1, x0, #0x9b0
  403a6c:	ldr	x0, [sp, #32]
  403a70:	bl	401800 <fopen@plt>
  403a74:	mov	x1, x0
  403a78:	ldr	x0, [sp, #40]
  403a7c:	str	x1, [x0, #72]
  403a80:	ldr	x0, [sp, #40]
  403a84:	ldr	x0, [x0, #72]
  403a88:	cmp	x0, #0x0
  403a8c:	b.ne	403aa4 <ferror@plt+0x1f94>  // b.any
  403a90:	bl	401a90 <__errno_location@plt>
  403a94:	ldr	w0, [x0]
  403a98:	neg	w0, w0
  403a9c:	str	w0, [sp, #60]
  403aa0:	b	403b38 <ferror@plt+0x2028>
  403aa4:	ldr	x0, [sp, #40]
  403aa8:	ldr	x0, [x0, #72]
  403aac:	bl	401860 <fgetc@plt>
  403ab0:	str	w0, [sp, #56]
  403ab4:	ldr	w0, [sp, #56]
  403ab8:	cmn	w0, #0x1
  403abc:	b.eq	403b14 <ferror@plt+0x2004>  // b.none
  403ac0:	bl	401970 <__ctype_b_loc@plt>
  403ac4:	ldr	x1, [x0]
  403ac8:	ldrsw	x0, [sp, #56]
  403acc:	lsl	x0, x0, #1
  403ad0:	add	x0, x1, x0
  403ad4:	ldrh	w0, [x0]
  403ad8:	and	w0, w0, #0x800
  403adc:	cmp	w0, #0x0
  403ae0:	b.eq	403af0 <ferror@plt+0x1fe0>  // b.none
  403ae4:	ldr	x0, [sp, #40]
  403ae8:	str	wzr, [x0, #88]
  403aec:	b	403afc <ferror@plt+0x1fec>
  403af0:	ldr	x0, [sp, #40]
  403af4:	mov	w1, #0x1                   	// #1
  403af8:	str	w1, [x0, #88]
  403afc:	ldr	x0, [sp, #40]
  403b00:	ldr	x0, [x0, #72]
  403b04:	mov	x1, x0
  403b08:	ldr	w0, [sp, #56]
  403b0c:	bl	4019b0 <ungetc@plt>
  403b10:	b	403b38 <ferror@plt+0x2028>
  403b14:	ldr	x0, [sp, #40]
  403b18:	ldr	x0, [x0, #72]
  403b1c:	bl	401b10 <ferror@plt>
  403b20:	cmp	w0, #0x0
  403b24:	b.eq	403b38 <ferror@plt+0x2028>  // b.none
  403b28:	bl	401a90 <__errno_location@plt>
  403b2c:	ldr	w0, [x0]
  403b30:	neg	w0, w0
  403b34:	str	w0, [sp, #60]
  403b38:	ldr	w0, [sp, #60]
  403b3c:	cmp	w0, #0x0
  403b40:	b.eq	403b68 <ferror@plt+0x2058>  // b.none
  403b44:	ldr	x0, [sp, #40]
  403b48:	ldr	x0, [x0, #72]
  403b4c:	cmp	x0, #0x0
  403b50:	b.eq	403b68 <ferror@plt+0x2058>  // b.none
  403b54:	ldr	x0, [sp, #40]
  403b58:	ldr	x0, [x0, #72]
  403b5c:	bl	4017d0 <fclose@plt>
  403b60:	ldr	x0, [sp, #40]
  403b64:	str	xzr, [x0, #72]
  403b68:	ldr	w0, [sp, #60]
  403b6c:	cmp	w0, #0x0
  403b70:	b.ne	403c30 <ferror@plt+0x2120>  // b.any
  403b74:	ldr	x0, [sp, #40]
  403b78:	ldr	w0, [x0, #88]
  403b7c:	cmp	w0, #0x1
  403b80:	b.ne	403c30 <ferror@plt+0x2120>  // b.any
  403b84:	ldr	x0, [sp, #40]
  403b88:	ldr	x0, [x0, #72]
  403b8c:	mov	x3, x0
  403b90:	ldr	x2, [sp, #32]
  403b94:	adrp	x0, 408000 <ferror@plt+0x64f0>
  403b98:	add	x1, x0, #0x9b8
  403b9c:	ldr	x0, [sp, #40]
  403ba0:	bl	4038a4 <ferror@plt+0x1d94>
  403ba4:	str	x0, [sp, #48]
  403ba8:	ldr	x0, [sp, #48]
  403bac:	cmp	x0, #0x0
  403bb0:	b.ne	403bc0 <ferror@plt+0x20b0>  // b.any
  403bb4:	mov	w0, #0xfffffff4            	// #-12
  403bb8:	str	w0, [sp, #60]
  403bbc:	b	403c30 <ferror@plt+0x2120>
  403bc0:	ldr	x0, [sp, #48]
  403bc4:	ldrb	w1, [x0, #24]
  403bc8:	orr	w1, w1, #0x1
  403bcc:	strb	w1, [x0, #24]
  403bd0:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  403bd4:	add	x0, x0, #0x284
  403bd8:	ldr	w0, [x0]
  403bdc:	and	w0, w0, #0x8
  403be0:	cmp	w0, #0x0
  403be4:	b.eq	403c30 <ferror@plt+0x2120>  // b.none
  403be8:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  403bec:	add	x0, x0, #0x258
  403bf0:	ldr	x19, [x0]
  403bf4:	bl	4017e0 <getpid@plt>
  403bf8:	mov	w1, w0
  403bfc:	adrp	x0, 408000 <ferror@plt+0x64f0>
  403c00:	add	x4, x0, #0x948
  403c04:	adrp	x0, 408000 <ferror@plt+0x64f0>
  403c08:	add	x3, x0, #0x8f8
  403c0c:	mov	w2, w1
  403c10:	adrp	x0, 408000 <ferror@plt+0x64f0>
  403c14:	add	x1, x0, #0x950
  403c18:	mov	x0, x19
  403c1c:	bl	401ad0 <fprintf@plt>
  403c20:	ldr	x1, [sp, #32]
  403c24:	adrp	x0, 408000 <ferror@plt+0x64f0>
  403c28:	add	x0, x0, #0x9c0
  403c2c:	bl	40322c <ferror@plt+0x171c>
  403c30:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  403c34:	add	x0, x0, #0x284
  403c38:	ldr	w0, [x0]
  403c3c:	and	w0, w0, #0x4
  403c40:	cmp	w0, #0x0
  403c44:	b.eq	403c94 <ferror@plt+0x2184>  // b.none
  403c48:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  403c4c:	add	x0, x0, #0x258
  403c50:	ldr	x19, [x0]
  403c54:	bl	4017e0 <getpid@plt>
  403c58:	mov	w1, w0
  403c5c:	adrp	x0, 408000 <ferror@plt+0x64f0>
  403c60:	add	x4, x0, #0x9e8
  403c64:	adrp	x0, 408000 <ferror@plt+0x64f0>
  403c68:	add	x3, x0, #0x8f8
  403c6c:	mov	w2, w1
  403c70:	adrp	x0, 408000 <ferror@plt+0x64f0>
  403c74:	add	x1, x0, #0x950
  403c78:	mov	x0, x19
  403c7c:	bl	401ad0 <fprintf@plt>
  403c80:	ldr	w2, [sp, #60]
  403c84:	ldr	x1, [sp, #32]
  403c88:	adrp	x0, 408000 <ferror@plt+0x64f0>
  403c8c:	add	x0, x0, #0x9f0
  403c90:	bl	40322c <ferror@plt+0x171c>
  403c94:	ldr	w0, [sp, #60]
  403c98:	ldr	x19, [sp, #16]
  403c9c:	ldp	x29, x30, [sp], #64
  403ca0:	ret
  403ca4:	stp	x29, x30, [sp, #-32]!
  403ca8:	mov	x29, sp
  403cac:	str	x0, [sp, #24]
  403cb0:	ldr	x0, [sp, #24]
  403cb4:	cmp	x0, #0x0
  403cb8:	b.ne	403cdc <ferror@plt+0x21cc>  // b.any
  403cbc:	adrp	x0, 408000 <ferror@plt+0x64f0>
  403cc0:	add	x3, x0, #0xd80
  403cc4:	mov	w2, #0xe5                  	// #229
  403cc8:	adrp	x0, 408000 <ferror@plt+0x64f0>
  403ccc:	add	x1, x0, #0x970
  403cd0:	adrp	x0, 408000 <ferror@plt+0x64f0>
  403cd4:	add	x0, x0, #0xa10
  403cd8:	bl	401a80 <__assert_fail@plt>
  403cdc:	ldr	x0, [sp, #24]
  403ce0:	ldr	x0, [x0, #80]
  403ce4:	ldp	x29, x30, [sp], #32
  403ce8:	ret
  403cec:	stp	x29, x30, [sp, #-32]!
  403cf0:	mov	x29, sp
  403cf4:	str	x0, [sp, #24]
  403cf8:	ldr	x0, [sp, #24]
  403cfc:	cmp	x0, #0x0
  403d00:	b.ne	403d24 <ferror@plt+0x2214>  // b.any
  403d04:	adrp	x0, 408000 <ferror@plt+0x64f0>
  403d08:	add	x3, x0, #0xd98
  403d0c:	mov	w2, #0xeb                  	// #235
  403d10:	adrp	x0, 408000 <ferror@plt+0x64f0>
  403d14:	add	x1, x0, #0x970
  403d18:	adrp	x0, 408000 <ferror@plt+0x64f0>
  403d1c:	add	x0, x0, #0xa10
  403d20:	bl	401a80 <__assert_fail@plt>
  403d24:	ldr	x0, [sp, #24]
  403d28:	ldr	w0, [x0, #92]
  403d2c:	ldp	x29, x30, [sp], #32
  403d30:	ret
  403d34:	stp	x29, x30, [sp, #-80]!
  403d38:	mov	x29, sp
  403d3c:	str	x19, [sp, #16]
  403d40:	str	x0, [sp, #56]
  403d44:	str	x1, [sp, #48]
  403d48:	str	x2, [sp, #40]
  403d4c:	ldr	x0, [sp, #56]
  403d50:	cmp	x0, #0x0
  403d54:	b.ne	403d78 <ferror@plt+0x2268>  // b.any
  403d58:	adrp	x0, 408000 <ferror@plt+0x64f0>
  403d5c:	add	x3, x0, #0xdb0
  403d60:	mov	w2, #0xf5                  	// #245
  403d64:	adrp	x0, 408000 <ferror@plt+0x64f0>
  403d68:	add	x1, x0, #0x970
  403d6c:	adrp	x0, 408000 <ferror@plt+0x64f0>
  403d70:	add	x0, x0, #0x990
  403d74:	bl	401a80 <__assert_fail@plt>
  403d78:	ldr	x0, [sp, #48]
  403d7c:	cmp	x0, #0x0
  403d80:	b.ne	403da4 <ferror@plt+0x2294>  // b.any
  403d84:	adrp	x0, 408000 <ferror@plt+0x64f0>
  403d88:	add	x3, x0, #0xdb0
  403d8c:	mov	w2, #0xf6                  	// #246
  403d90:	adrp	x0, 408000 <ferror@plt+0x64f0>
  403d94:	add	x1, x0, #0x970
  403d98:	adrp	x0, 408000 <ferror@plt+0x64f0>
  403d9c:	add	x0, x0, #0x998
  403da0:	bl	401a80 <__assert_fail@plt>
  403da4:	ldr	x0, [sp, #40]
  403da8:	cmp	x0, #0x0
  403dac:	b.ne	403dd0 <ferror@plt+0x22c0>  // b.any
  403db0:	adrp	x0, 408000 <ferror@plt+0x64f0>
  403db4:	add	x3, x0, #0xdb0
  403db8:	mov	w2, #0xf7                  	// #247
  403dbc:	adrp	x0, 408000 <ferror@plt+0x64f0>
  403dc0:	add	x1, x0, #0x970
  403dc4:	adrp	x0, 408000 <ferror@plt+0x64f0>
  403dc8:	add	x0, x0, #0x9a0
  403dcc:	bl	401a80 <__assert_fail@plt>
  403dd0:	adrp	x0, 408000 <ferror@plt+0x64f0>
  403dd4:	add	x1, x0, #0x9b0
  403dd8:	ldr	x0, [sp, #40]
  403ddc:	bl	401800 <fopen@plt>
  403de0:	str	x0, [sp, #72]
  403de4:	ldr	x0, [sp, #72]
  403de8:	cmp	x0, #0x0
  403dec:	b.ne	403e00 <ferror@plt+0x22f0>  // b.any
  403df0:	bl	401a90 <__errno_location@plt>
  403df4:	ldr	w0, [x0]
  403df8:	neg	w0, w0
  403dfc:	b	403e08 <ferror@plt+0x22f8>
  403e00:	ldr	x0, [sp, #72]
  403e04:	bl	4035a0 <ferror@plt+0x1a90>
  403e08:	str	w0, [sp, #68]
  403e0c:	ldr	w0, [sp, #68]
  403e10:	cmp	w0, #0x0
  403e14:	b.ne	403e2c <ferror@plt+0x231c>  // b.any
  403e18:	ldr	x3, [sp, #72]
  403e1c:	ldr	x2, [sp, #40]
  403e20:	ldr	x1, [sp, #48]
  403e24:	ldr	x0, [sp, #56]
  403e28:	bl	4038a4 <ferror@plt+0x1d94>
  403e2c:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  403e30:	add	x0, x0, #0x284
  403e34:	ldr	w0, [x0]
  403e38:	and	w0, w0, #0x8
  403e3c:	cmp	w0, #0x0
  403e40:	b.eq	403e94 <ferror@plt+0x2384>  // b.none
  403e44:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  403e48:	add	x0, x0, #0x258
  403e4c:	ldr	x19, [x0]
  403e50:	bl	4017e0 <getpid@plt>
  403e54:	mov	w1, w0
  403e58:	adrp	x0, 408000 <ferror@plt+0x64f0>
  403e5c:	add	x4, x0, #0x948
  403e60:	adrp	x0, 408000 <ferror@plt+0x64f0>
  403e64:	add	x3, x0, #0x8f8
  403e68:	mov	w2, w1
  403e6c:	adrp	x0, 408000 <ferror@plt+0x64f0>
  403e70:	add	x1, x0, #0x950
  403e74:	mov	x0, x19
  403e78:	bl	401ad0 <fprintf@plt>
  403e7c:	ldr	w3, [sp, #68]
  403e80:	ldr	x2, [sp, #48]
  403e84:	ldr	x1, [sp, #40]
  403e88:	adrp	x0, 408000 <ferror@plt+0x64f0>
  403e8c:	add	x0, x0, #0xa18
  403e90:	bl	40322c <ferror@plt+0x171c>
  403e94:	ldr	w0, [sp, #68]
  403e98:	ldr	x19, [sp, #16]
  403e9c:	ldp	x29, x30, [sp], #80
  403ea0:	ret
  403ea4:	stp	x29, x30, [sp, #-32]!
  403ea8:	mov	x29, sp
  403eac:	strb	w0, [sp, #31]
  403eb0:	str	x1, [sp, #16]
  403eb4:	ldr	x0, [sp, #16]
  403eb8:	cmp	x0, #0x0
  403ebc:	b.ne	403ec8 <ferror@plt+0x23b8>  // b.any
  403ec0:	mov	w0, #0x1                   	// #1
  403ec4:	b	403eec <ferror@plt+0x23dc>
  403ec8:	ldrsb	w0, [sp, #31]
  403ecc:	mov	w1, w0
  403ed0:	ldr	x0, [sp, #16]
  403ed4:	bl	401a10 <strchr@plt>
  403ed8:	cmp	x0, #0x0
  403edc:	b.eq	403ee8 <ferror@plt+0x23d8>  // b.none
  403ee0:	mov	w0, #0x1                   	// #1
  403ee4:	b	403eec <ferror@plt+0x23dc>
  403ee8:	mov	w0, #0x0                   	// #0
  403eec:	ldp	x29, x30, [sp], #32
  403ef0:	ret
  403ef4:	stp	x29, x30, [sp, #-32]!
  403ef8:	mov	x29, sp
  403efc:	str	x0, [sp, #24]
  403f00:	ldr	x0, [sp, #24]
  403f04:	cmp	x0, #0x0
  403f08:	b.ne	403f2c <ferror@plt+0x241c>  // b.any
  403f0c:	adrp	x0, 408000 <ferror@plt+0x64f0>
  403f10:	add	x3, x0, #0xdc8
  403f14:	mov	w2, #0x10f                 	// #271
  403f18:	adrp	x0, 408000 <ferror@plt+0x64f0>
  403f1c:	add	x1, x0, #0x970
  403f20:	adrp	x0, 408000 <ferror@plt+0x64f0>
  403f24:	add	x0, x0, #0xa48
  403f28:	bl	401a80 <__assert_fail@plt>
  403f2c:	ldr	x0, [sp, #24]
  403f30:	str	xzr, [x0, #8]
  403f34:	ldr	x0, [sp, #24]
  403f38:	str	xzr, [x0, #48]
  403f3c:	ldr	x0, [sp, #24]
  403f40:	strb	wzr, [x0]
  403f44:	ldr	x0, [sp, #24]
  403f48:	str	xzr, [x0, #40]
  403f4c:	ldr	x0, [sp, #24]
  403f50:	ldr	x1, [x0, #40]
  403f54:	ldr	x0, [sp, #24]
  403f58:	str	x1, [x0, #32]
  403f5c:	nop
  403f60:	ldp	x29, x30, [sp], #32
  403f64:	ret
  403f68:	stp	x29, x30, [sp, #-32]!
  403f6c:	mov	x29, sp
  403f70:	str	x0, [sp, #24]
  403f74:	ldr	x0, [sp, #24]
  403f78:	cmp	x0, #0x0
  403f7c:	b.ne	403fa0 <ferror@plt+0x2490>  // b.any
  403f80:	adrp	x0, 408000 <ferror@plt+0x64f0>
  403f84:	add	x3, x0, #0xde0
  403f88:	mov	w2, #0x119                 	// #281
  403f8c:	adrp	x0, 408000 <ferror@plt+0x64f0>
  403f90:	add	x1, x0, #0x970
  403f94:	adrp	x0, 408000 <ferror@plt+0x64f0>
  403f98:	add	x0, x0, #0xa48
  403f9c:	bl	401a80 <__assert_fail@plt>
  403fa0:	ldr	x0, [sp, #24]
  403fa4:	add	x0, x0, #0x20
  403fa8:	ldp	x29, x30, [sp], #32
  403fac:	ret
  403fb0:	stp	x29, x30, [sp, #-32]!
  403fb4:	mov	x29, sp
  403fb8:	str	x0, [sp, #24]
  403fbc:	ldr	x0, [sp, #24]
  403fc0:	cmp	x0, #0x0
  403fc4:	b.ne	403fe8 <ferror@plt+0x24d8>  // b.any
  403fc8:	adrp	x0, 408000 <ferror@plt+0x64f0>
  403fcc:	add	x3, x0, #0xdf8
  403fd0:	mov	w2, #0x120                 	// #288
  403fd4:	adrp	x0, 408000 <ferror@plt+0x64f0>
  403fd8:	add	x1, x0, #0x970
  403fdc:	adrp	x0, 408000 <ferror@plt+0x64f0>
  403fe0:	add	x0, x0, #0xa48
  403fe4:	bl	401a80 <__assert_fail@plt>
  403fe8:	ldr	x0, [sp, #24]
  403fec:	ldr	x0, [x0, #48]
  403ff0:	ldr	x0, [x0, #8]
  403ff4:	ldp	x29, x30, [sp], #32
  403ff8:	ret
  403ffc:	stp	x29, x30, [sp, #-32]!
  404000:	mov	x29, sp
  404004:	str	x0, [sp, #24]
  404008:	ldr	x0, [sp, #24]
  40400c:	cmp	x0, #0x0
  404010:	b.ne	404034 <ferror@plt+0x2524>  // b.any
  404014:	adrp	x0, 408000 <ferror@plt+0x64f0>
  404018:	add	x3, x0, #0xe18
  40401c:	mov	w2, #0x126                 	// #294
  404020:	adrp	x0, 408000 <ferror@plt+0x64f0>
  404024:	add	x1, x0, #0x970
  404028:	adrp	x0, 408000 <ferror@plt+0x64f0>
  40402c:	add	x0, x0, #0xa48
  404030:	bl	401a80 <__assert_fail@plt>
  404034:	ldr	x0, [sp, #24]
  404038:	ldr	x0, [x0, #8]
  40403c:	cmp	x0, #0x0
  404040:	b.ne	40405c <ferror@plt+0x254c>  // b.any
  404044:	ldr	x0, [sp, #24]
  404048:	ldrsb	w0, [x0]
  40404c:	cmp	w0, #0x0
  404050:	b.ne	40405c <ferror@plt+0x254c>  // b.any
  404054:	mov	w0, #0x1                   	// #1
  404058:	b	404060 <ferror@plt+0x2550>
  40405c:	mov	w0, #0x0                   	// #0
  404060:	ldp	x29, x30, [sp], #32
  404064:	ret
  404068:	mov	x12, #0x2050                	// #8272
  40406c:	sub	sp, sp, x12
  404070:	stp	x29, x30, [sp]
  404074:	mov	x29, sp
  404078:	str	x19, [sp, #16]
  40407c:	str	x0, [sp, #56]
  404080:	str	x1, [sp, #48]
  404084:	strb	w2, [sp, #47]
  404088:	str	wzr, [sp, #8268]
  40408c:	ldrsb	w0, [sp, #47]
  404090:	cmp	w0, #0x53
  404094:	b.eq	404134 <ferror@plt+0x2624>  // b.none
  404098:	cmp	w0, #0x53
  40409c:	b.gt	404258 <ferror@plt+0x2748>
  4040a0:	cmp	w0, #0x4f
  4040a4:	b.eq	4040c0 <ferror@plt+0x25b0>  // b.none
  4040a8:	cmp	w0, #0x4f
  4040ac:	b.gt	404258 <ferror@plt+0x2748>
  4040b0:	cmp	w0, #0x48
  4040b4:	b.eq	404134 <ferror@plt+0x2624>  // b.none
  4040b8:	cmp	w0, #0x49
  4040bc:	b.ne	404258 <ferror@plt+0x2748>  // b.any
  4040c0:	ldr	x0, [sp, #56]
  4040c4:	add	x1, x0, #0x20
  4040c8:	ldr	x0, [sp, #56]
  4040cc:	add	x2, x0, #0x28
  4040d0:	ldr	x0, [sp, #56]
  4040d4:	add	x0, x0, #0x8
  4040d8:	add	x3, sp, #0x2, lsl #12
  4040dc:	add	x3, x3, #0x4b
  4040e0:	mov	x5, x3
  4040e4:	mov	x4, x0
  4040e8:	mov	x3, x2
  4040ec:	mov	x2, x1
  4040f0:	adrp	x0, 408000 <ferror@plt+0x64f0>
  4040f4:	add	x1, x0, #0xa50
  4040f8:	ldr	x0, [sp, #48]
  4040fc:	bl	401820 <__isoc99_fscanf@plt>
  404100:	str	w0, [sp, #8268]
  404104:	ldr	w0, [sp, #8268]
  404108:	cmp	w0, #0x4
  40410c:	b.ne	404120 <ferror@plt+0x2610>  // b.any
  404110:	add	x0, sp, #0x2, lsl #12
  404114:	ldrsb	w0, [x0, #75]
  404118:	cmp	w0, #0xa
  40411c:	b.eq	40412c <ferror@plt+0x261c>  // b.none
  404120:	mov	w0, #0xffffffea            	// #-22
  404124:	str	w0, [sp, #8268]
  404128:	b	40426c <ferror@plt+0x275c>
  40412c:	str	wzr, [sp, #8268]
  404130:	b	40426c <ferror@plt+0x275c>
  404134:	ldr	x0, [sp, #56]
  404138:	add	x1, x0, #0x20
  40413c:	ldr	x0, [sp, #56]
  404140:	add	x0, x0, #0x28
  404144:	mov	x3, x0
  404148:	mov	x2, x1
  40414c:	adrp	x0, 408000 <ferror@plt+0x64f0>
  404150:	add	x1, x0, #0xa68
  404154:	ldr	x0, [sp, #48]
  404158:	bl	401820 <__isoc99_fscanf@plt>
  40415c:	str	w0, [sp, #8268]
  404160:	ldr	w0, [sp, #8268]
  404164:	cmp	w0, #0x2
  404168:	b.ne	404260 <ferror@plt+0x2750>  // b.any
  40416c:	add	x0, sp, #0x48
  404170:	mov	x2, x0
  404174:	adrp	x0, 408000 <ferror@plt+0x64f0>
  404178:	add	x1, x0, #0xa78
  40417c:	ldr	x0, [sp, #48]
  404180:	bl	401820 <__isoc99_fscanf@plt>
  404184:	str	w0, [sp, #8268]
  404188:	ldr	w0, [sp, #8268]
  40418c:	cmp	w0, #0x1
  404190:	b.ne	404268 <ferror@plt+0x2758>  // b.any
  404194:	ldr	x0, [sp, #56]
  404198:	ldr	x0, [x0, #16]
  40419c:	add	x1, sp, #0x48
  4041a0:	bl	4030e4 <ferror@plt+0x15d4>
  4041a4:	mov	x1, x0
  4041a8:	ldr	x0, [sp, #56]
  4041ac:	str	x1, [x0, #16]
  4041b0:	ldr	x0, [sp, #56]
  4041b4:	ldr	x0, [x0, #16]
  4041b8:	cmp	x0, #0x0
  4041bc:	b.ne	4041d0 <ferror@plt+0x26c0>  // b.any
  4041c0:	mov	w1, #0x14f                 	// #335
  4041c4:	adrp	x0, 408000 <ferror@plt+0x64f0>
  4041c8:	add	x0, x0, #0x970
  4041cc:	bl	403000 <ferror@plt+0x14f0>
  4041d0:	add	x0, sp, #0x48
  4041d4:	ldr	x2, [sp, #48]
  4041d8:	mov	w1, #0x2000                	// #8192
  4041dc:	bl	401ae0 <fgets@plt>
  4041e0:	cmp	x0, #0x0
  4041e4:	b.ne	4041fc <ferror@plt+0x26ec>  // b.any
  4041e8:	bl	401a90 <__errno_location@plt>
  4041ec:	ldr	w0, [x0]
  4041f0:	neg	w0, w0
  4041f4:	str	w0, [sp, #8268]
  4041f8:	b	40426c <ferror@plt+0x275c>
  4041fc:	ldrsb	w0, [sp, #72]
  404200:	cmp	w0, #0x0
  404204:	b.eq	404250 <ferror@plt+0x2740>  // b.none
  404208:	add	x0, sp, #0x48
  40420c:	mov	w1, #0xa                   	// #10
  404210:	bl	4031a4 <ferror@plt+0x1694>
  404214:	ldr	x0, [sp, #56]
  404218:	ldr	x0, [x0, #24]
  40421c:	add	x1, sp, #0x48
  404220:	bl	4030e4 <ferror@plt+0x15d4>
  404224:	mov	x1, x0
  404228:	ldr	x0, [sp, #56]
  40422c:	str	x1, [x0, #24]
  404230:	ldr	x0, [sp, #56]
  404234:	ldr	x0, [x0, #24]
  404238:	cmp	x0, #0x0
  40423c:	b.ne	404250 <ferror@plt+0x2740>  // b.any
  404240:	mov	w1, #0x159                 	// #345
  404244:	adrp	x0, 408000 <ferror@plt+0x64f0>
  404248:	add	x0, x0, #0x970
  40424c:	bl	403000 <ferror@plt+0x14f0>
  404250:	str	wzr, [sp, #8268]
  404254:	b	40426c <ferror@plt+0x275c>
  404258:	nop
  40425c:	b	40426c <ferror@plt+0x275c>
  404260:	nop
  404264:	b	40426c <ferror@plt+0x275c>
  404268:	nop
  40426c:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  404270:	add	x0, x0, #0x284
  404274:	ldr	w0, [x0]
  404278:	and	w0, w0, #0x4
  40427c:	cmp	w0, #0x0
  404280:	b.eq	4042cc <ferror@plt+0x27bc>  // b.none
  404284:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  404288:	add	x0, x0, #0x258
  40428c:	ldr	x19, [x0]
  404290:	bl	4017e0 <getpid@plt>
  404294:	mov	w1, w0
  404298:	adrp	x0, 408000 <ferror@plt+0x64f0>
  40429c:	add	x4, x0, #0x9e8
  4042a0:	adrp	x0, 408000 <ferror@plt+0x64f0>
  4042a4:	add	x3, x0, #0x8f8
  4042a8:	mov	w2, w1
  4042ac:	adrp	x0, 408000 <ferror@plt+0x64f0>
  4042b0:	add	x1, x0, #0x950
  4042b4:	mov	x0, x19
  4042b8:	bl	401ad0 <fprintf@plt>
  4042bc:	ldr	w1, [sp, #8268]
  4042c0:	adrp	x0, 408000 <ferror@plt+0x64f0>
  4042c4:	add	x0, x0, #0xa80
  4042c8:	bl	40322c <ferror@plt+0x171c>
  4042cc:	ldr	w0, [sp, #8268]
  4042d0:	ldr	x19, [sp, #16]
  4042d4:	ldp	x29, x30, [sp]
  4042d8:	mov	x12, #0x2050                	// #8272
  4042dc:	add	sp, sp, x12
  4042e0:	ret
  4042e4:	stp	x29, x30, [sp, #-48]!
  4042e8:	mov	x29, sp
  4042ec:	str	x0, [sp, #24]
  4042f0:	strb	w1, [sp, #23]
  4042f4:	str	xzr, [sp, #40]
  4042f8:	b	404344 <ferror@plt+0x2834>
  4042fc:	ldr	x0, [sp, #24]
  404300:	ldr	x1, [x0]
  404304:	ldr	x0, [sp, #40]
  404308:	lsl	x0, x0, #5
  40430c:	add	x0, x1, x0
  404310:	str	x0, [sp, #32]
  404314:	ldr	x0, [sp, #32]
  404318:	ldr	x0, [x0]
  40431c:	mov	x1, x0
  404320:	ldrb	w0, [sp, #23]
  404324:	bl	403ea4 <ferror@plt+0x2394>
  404328:	cmp	w0, #0x0
  40432c:	b.eq	404338 <ferror@plt+0x2828>  // b.none
  404330:	ldr	x0, [sp, #32]
  404334:	b	40435c <ferror@plt+0x284c>
  404338:	ldr	x0, [sp, #40]
  40433c:	add	x0, x0, #0x1
  404340:	str	x0, [sp, #40]
  404344:	ldr	x0, [sp, #24]
  404348:	ldr	x0, [x0, #8]
  40434c:	ldr	x1, [sp, #40]
  404350:	cmp	x1, x0
  404354:	b.cc	4042fc <ferror@plt+0x27ec>  // b.lo, b.ul, b.last
  404358:	mov	x0, #0x0                   	// #0
  40435c:	ldp	x29, x30, [sp], #48
  404360:	ret
  404364:	stp	x29, x30, [sp, #-48]!
  404368:	mov	x29, sp
  40436c:	str	x19, [sp, #16]
  404370:	str	x0, [sp, #40]
  404374:	str	x1, [sp, #32]
  404378:	ldr	x0, [sp, #40]
  40437c:	ldrb	w0, [x0, #24]
  404380:	and	w0, w0, #0x1
  404384:	and	w0, w0, #0xff
  404388:	cmp	w0, #0x0
  40438c:	b.eq	404398 <ferror@plt+0x2888>  // b.none
  404390:	mov	w0, #0x0                   	// #0
  404394:	b	404434 <ferror@plt+0x2924>
  404398:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  40439c:	add	x0, x0, #0x284
  4043a0:	ldr	w0, [x0]
  4043a4:	and	w0, w0, #0x8
  4043a8:	cmp	w0, #0x0
  4043ac:	b.eq	404404 <ferror@plt+0x28f4>  // b.none
  4043b0:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  4043b4:	add	x0, x0, #0x258
  4043b8:	ldr	x19, [x0]
  4043bc:	bl	4017e0 <getpid@plt>
  4043c0:	mov	w1, w0
  4043c4:	adrp	x0, 408000 <ferror@plt+0x64f0>
  4043c8:	add	x4, x0, #0x948
  4043cc:	adrp	x0, 408000 <ferror@plt+0x64f0>
  4043d0:	add	x3, x0, #0x8f8
  4043d4:	mov	w2, w1
  4043d8:	adrp	x0, 408000 <ferror@plt+0x64f0>
  4043dc:	add	x1, x0, #0x950
  4043e0:	mov	x0, x19
  4043e4:	bl	401ad0 <fprintf@plt>
  4043e8:	ldr	x0, [sp, #40]
  4043ec:	ldr	x0, [x0, #8]
  4043f0:	ldr	x2, [sp, #32]
  4043f4:	mov	x1, x0
  4043f8:	adrp	x0, 408000 <ferror@plt+0x64f0>
  4043fc:	add	x0, x0, #0xaa0
  404400:	bl	40322c <ferror@plt+0x171c>
  404404:	ldr	x0, [sp, #40]
  404408:	ldr	x0, [x0, #16]
  40440c:	ldr	x1, [sp, #32]
  404410:	mov	w2, #0x1                   	// #1
  404414:	bl	401900 <fseek@plt>
  404418:	cmn	w0, #0x1
  40441c:	b.ne	404430 <ferror@plt+0x2920>  // b.any
  404420:	bl	401a90 <__errno_location@plt>
  404424:	ldr	w0, [x0]
  404428:	neg	w0, w0
  40442c:	b	404434 <ferror@plt+0x2924>
  404430:	mov	w0, #0x0                   	// #0
  404434:	ldr	x19, [sp, #16]
  404438:	ldp	x29, x30, [sp], #48
  40443c:	ret
  404440:	stp	x29, x30, [sp, #-112]!
  404444:	mov	x29, sp
  404448:	str	x19, [sp, #16]
  40444c:	str	x0, [sp, #56]
  404450:	str	x1, [sp, #48]
  404454:	str	x2, [sp, #40]
  404458:	ldr	x0, [sp, #56]
  40445c:	cmp	x0, #0x0
  404460:	b.ne	404484 <ferror@plt+0x2974>  // b.any
  404464:	adrp	x0, 408000 <ferror@plt+0x64f0>
  404468:	add	x3, x0, #0xe30
  40446c:	mov	w2, #0x186                 	// #390
  404470:	adrp	x0, 408000 <ferror@plt+0x64f0>
  404474:	add	x1, x0, #0x970
  404478:	adrp	x0, 408000 <ferror@plt+0x64f0>
  40447c:	add	x0, x0, #0x990
  404480:	bl	401a80 <__assert_fail@plt>
  404484:	ldr	x0, [sp, #56]
  404488:	ldr	x0, [x0, #72]
  40448c:	cmp	x0, #0x0
  404490:	b.ne	4044b4 <ferror@plt+0x29a4>  // b.any
  404494:	adrp	x0, 408000 <ferror@plt+0x64f0>
  404498:	add	x3, x0, #0xe30
  40449c:	mov	w2, #0x187                 	// #391
  4044a0:	adrp	x0, 408000 <ferror@plt+0x64f0>
  4044a4:	add	x1, x0, #0x970
  4044a8:	adrp	x0, 408000 <ferror@plt+0x64f0>
  4044ac:	add	x0, x0, #0xab8
  4044b0:	bl	401a80 <__assert_fail@plt>
  4044b4:	ldr	x0, [sp, #40]
  4044b8:	cmp	x0, #0x0
  4044bc:	b.ne	4044e0 <ferror@plt+0x29d0>  // b.any
  4044c0:	adrp	x0, 408000 <ferror@plt+0x64f0>
  4044c4:	add	x3, x0, #0xe30
  4044c8:	mov	w2, #0x188                 	// #392
  4044cc:	adrp	x0, 408000 <ferror@plt+0x64f0>
  4044d0:	add	x1, x0, #0x970
  4044d4:	adrp	x0, 408000 <ferror@plt+0x64f0>
  4044d8:	add	x0, x0, #0xac8
  4044dc:	bl	401a80 <__assert_fail@plt>
  4044e0:	ldr	x0, [sp, #56]
  4044e4:	add	x0, x0, #0x10
  4044e8:	str	x0, [sp, #96]
  4044ec:	ldr	x0, [sp, #40]
  4044f0:	str	xzr, [x0]
  4044f4:	str	xzr, [sp, #80]
  4044f8:	ldr	x0, [sp, #80]
  4044fc:	str	x0, [sp, #72]
  404500:	str	xzr, [sp, #88]
  404504:	mov	w0, #0x1                   	// #1
  404508:	str	w0, [sp, #108]
  40450c:	ldr	x0, [sp, #56]
  404510:	ldr	x0, [x0, #72]
  404514:	bl	401920 <feof@plt>
  404518:	cmp	w0, #0x0
  40451c:	b.ne	4048dc <ferror@plt+0x2dcc>  // b.any
  404520:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  404524:	add	x0, x0, #0x284
  404528:	ldr	w0, [x0]
  40452c:	and	w0, w0, #0x4
  404530:	cmp	w0, #0x0
  404534:	b.eq	40457c <ferror@plt+0x2a6c>  // b.none
  404538:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  40453c:	add	x0, x0, #0x258
  404540:	ldr	x19, [x0]
  404544:	bl	4017e0 <getpid@plt>
  404548:	mov	w1, w0
  40454c:	adrp	x0, 408000 <ferror@plt+0x64f0>
  404550:	add	x4, x0, #0x9e8
  404554:	adrp	x0, 408000 <ferror@plt+0x64f0>
  404558:	add	x3, x0, #0x8f8
  40455c:	mov	w2, w1
  404560:	adrp	x0, 408000 <ferror@plt+0x64f0>
  404564:	add	x1, x0, #0x950
  404568:	mov	x0, x19
  40456c:	bl	401ad0 <fprintf@plt>
  404570:	adrp	x0, 408000 <ferror@plt+0x64f0>
  404574:	add	x0, x0, #0xad0
  404578:	bl	40322c <ferror@plt+0x171c>
  40457c:	ldr	x0, [sp, #96]
  404580:	bl	403ef4 <ferror@plt+0x23e4>
  404584:	ldr	x0, [sp, #56]
  404588:	ldr	w0, [x0, #92]
  40458c:	add	w1, w0, #0x1
  404590:	ldr	x0, [sp, #56]
  404594:	str	w1, [x0, #92]
  404598:	ldr	x0, [sp, #56]
  40459c:	ldr	w0, [x0, #88]
  4045a0:	cmp	w0, #0x0
  4045a4:	b.eq	4045b4 <ferror@plt+0x2aa4>  // b.none
  4045a8:	cmp	w0, #0x1
  4045ac:	b.eq	4045f4 <ferror@plt+0x2ae4>  // b.none
  4045b0:	b	404658 <ferror@plt+0x2b48>
  4045b4:	ldr	x0, [sp, #56]
  4045b8:	ldr	x1, [x0, #72]
  4045bc:	ldr	x0, [sp, #56]
  4045c0:	ldrsb	w0, [x0, #136]
  4045c4:	mov	w2, w0
  4045c8:	ldr	x0, [sp, #96]
  4045cc:	bl	404068 <ferror@plt+0x2558>
  4045d0:	str	w0, [sp, #108]
  4045d4:	ldr	w0, [sp, #108]
  4045d8:	cmp	w0, #0x0
  4045dc:	b.ne	404654 <ferror@plt+0x2b44>  // b.any
  4045e0:	ldr	x0, [sp, #56]
  4045e4:	ldrsb	w1, [x0, #136]
  4045e8:	ldr	x0, [sp, #96]
  4045ec:	strb	w1, [x0]
  4045f0:	b	404654 <ferror@plt+0x2b44>
  4045f4:	ldr	x0, [sp, #56]
  4045f8:	ldr	x3, [x0, #72]
  4045fc:	ldr	x0, [sp, #96]
  404600:	mov	x2, x0
  404604:	adrp	x0, 408000 <ferror@plt+0x64f0>
  404608:	add	x1, x0, #0xae8
  40460c:	mov	x0, x3
  404610:	bl	401820 <__isoc99_fscanf@plt>
  404614:	str	w0, [sp, #108]
  404618:	ldr	w0, [sp, #108]
  40461c:	cmp	w0, #0x1
  404620:	b.eq	404630 <ferror@plt+0x2b20>  // b.none
  404624:	mov	w0, #0xffffffea            	// #-22
  404628:	str	w0, [sp, #108]
  40462c:	b	404658 <ferror@plt+0x2b48>
  404630:	ldr	x0, [sp, #56]
  404634:	ldr	x1, [x0, #72]
  404638:	ldr	x0, [sp, #96]
  40463c:	ldrsb	w0, [x0]
  404640:	mov	w2, w0
  404644:	ldr	x0, [sp, #96]
  404648:	bl	404068 <ferror@plt+0x2558>
  40464c:	str	w0, [sp, #108]
  404650:	b	404658 <ferror@plt+0x2b48>
  404654:	nop
  404658:	ldr	w0, [sp, #108]
  40465c:	cmp	w0, #0x0
  404660:	b.eq	404690 <ferror@plt+0x2b80>  // b.none
  404664:	ldr	w0, [sp, #108]
  404668:	cmp	w0, #0x0
  40466c:	b.ge	4048e4 <ferror@plt+0x2dd4>  // b.tcont
  404670:	ldr	x0, [sp, #56]
  404674:	ldr	x0, [x0, #72]
  404678:	bl	401920 <feof@plt>
  40467c:	cmp	w0, #0x0
  404680:	b.eq	4048e4 <ferror@plt+0x2dd4>  // b.none
  404684:	mov	w0, #0x1                   	// #1
  404688:	str	w0, [sp, #108]
  40468c:	b	4048e4 <ferror@plt+0x2dd4>
  404690:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  404694:	add	x0, x0, #0x284
  404698:	ldr	w0, [x0]
  40469c:	and	w0, w0, #0x4
  4046a0:	cmp	w0, #0x0
  4046a4:	b.eq	4046f8 <ferror@plt+0x2be8>  // b.none
  4046a8:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  4046ac:	add	x0, x0, #0x258
  4046b0:	ldr	x19, [x0]
  4046b4:	bl	4017e0 <getpid@plt>
  4046b8:	mov	w1, w0
  4046bc:	adrp	x0, 408000 <ferror@plt+0x64f0>
  4046c0:	add	x4, x0, #0x9e8
  4046c4:	adrp	x0, 408000 <ferror@plt+0x64f0>
  4046c8:	add	x3, x0, #0x8f8
  4046cc:	mov	w2, w1
  4046d0:	adrp	x0, 408000 <ferror@plt+0x64f0>
  4046d4:	add	x1, x0, #0x950
  4046d8:	mov	x0, x19
  4046dc:	bl	401ad0 <fprintf@plt>
  4046e0:	ldr	x0, [sp, #96]
  4046e4:	ldrsb	w0, [x0]
  4046e8:	mov	w1, w0
  4046ec:	adrp	x0, 408000 <ferror@plt+0x64f0>
  4046f0:	add	x0, x0, #0xaf0
  4046f4:	bl	40322c <ferror@plt+0x171c>
  4046f8:	ldr	x0, [sp, #96]
  4046fc:	ldrsb	w0, [x0]
  404700:	mov	w1, w0
  404704:	ldr	x0, [sp, #56]
  404708:	bl	4042e4 <ferror@plt+0x27d4>
  40470c:	str	x0, [sp, #88]
  404710:	ldr	x0, [sp, #88]
  404714:	cmp	x0, #0x0
  404718:	b.eq	4047d0 <ferror@plt+0x2cc0>  // b.none
  40471c:	ldr	x0, [sp, #96]
  404720:	ldrsb	w0, [x0]
  404724:	ldr	x1, [sp, #48]
  404728:	bl	403ea4 <ferror@plt+0x2394>
  40472c:	cmp	w0, #0x0
  404730:	b.eq	4047b8 <ferror@plt+0x2ca8>  // b.none
  404734:	ldr	x0, [sp, #96]
  404738:	ldr	x1, [sp, #88]
  40473c:	str	x1, [x0, #48]
  404740:	ldr	x0, [sp, #40]
  404744:	ldr	x1, [sp, #96]
  404748:	str	x1, [x0]
  40474c:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  404750:	add	x0, x0, #0x284
  404754:	ldr	w0, [x0]
  404758:	and	w0, w0, #0x8
  40475c:	cmp	w0, #0x0
  404760:	b.eq	4048ec <ferror@plt+0x2ddc>  // b.none
  404764:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  404768:	add	x0, x0, #0x258
  40476c:	ldr	x19, [x0]
  404770:	bl	4017e0 <getpid@plt>
  404774:	mov	w1, w0
  404778:	adrp	x0, 408000 <ferror@plt+0x64f0>
  40477c:	add	x4, x0, #0x948
  404780:	adrp	x0, 408000 <ferror@plt+0x64f0>
  404784:	add	x3, x0, #0x8f8
  404788:	mov	w2, w1
  40478c:	adrp	x0, 408000 <ferror@plt+0x64f0>
  404790:	add	x1, x0, #0x950
  404794:	mov	x0, x19
  404798:	bl	401ad0 <fprintf@plt>
  40479c:	ldr	x0, [sp, #88]
  4047a0:	ldr	x0, [x0, #8]
  4047a4:	mov	x1, x0
  4047a8:	adrp	x0, 408000 <ferror@plt+0x64f0>
  4047ac:	add	x0, x0, #0xb08
  4047b0:	bl	40322c <ferror@plt+0x171c>
  4047b4:	b	4048ec <ferror@plt+0x2ddc>
  4047b8:	ldr	x0, [sp, #96]
  4047bc:	ldr	x0, [x0, #8]
  4047c0:	mov	x1, x0
  4047c4:	ldr	x0, [sp, #88]
  4047c8:	bl	404364 <ferror@plt+0x2854>
  4047cc:	b	404838 <ferror@plt+0x2d28>
  4047d0:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  4047d4:	add	x0, x0, #0x284
  4047d8:	ldr	w0, [x0]
  4047dc:	and	w0, w0, #0x4
  4047e0:	cmp	w0, #0x0
  4047e4:	b.eq	404838 <ferror@plt+0x2d28>  // b.none
  4047e8:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  4047ec:	add	x0, x0, #0x258
  4047f0:	ldr	x19, [x0]
  4047f4:	bl	4017e0 <getpid@plt>
  4047f8:	mov	w1, w0
  4047fc:	adrp	x0, 408000 <ferror@plt+0x64f0>
  404800:	add	x4, x0, #0x9e8
  404804:	adrp	x0, 408000 <ferror@plt+0x64f0>
  404808:	add	x3, x0, #0x8f8
  40480c:	mov	w2, w1
  404810:	adrp	x0, 408000 <ferror@plt+0x64f0>
  404814:	add	x1, x0, #0x950
  404818:	mov	x0, x19
  40481c:	bl	401ad0 <fprintf@plt>
  404820:	ldr	x0, [sp, #96]
  404824:	ldrsb	w0, [x0]
  404828:	mov	w1, w0
  40482c:	adrp	x0, 408000 <ferror@plt+0x64f0>
  404830:	add	x0, x0, #0xb20
  404834:	bl	40322c <ferror@plt+0x171c>
  404838:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  40483c:	add	x0, x0, #0x284
  404840:	ldr	w0, [x0]
  404844:	and	w0, w0, #0x4
  404848:	cmp	w0, #0x0
  40484c:	b.eq	4048bc <ferror@plt+0x2dac>  // b.none
  404850:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  404854:	add	x0, x0, #0x258
  404858:	ldr	x19, [x0]
  40485c:	bl	4017e0 <getpid@plt>
  404860:	mov	w1, w0
  404864:	adrp	x0, 408000 <ferror@plt+0x64f0>
  404868:	add	x4, x0, #0x9e8
  40486c:	adrp	x0, 408000 <ferror@plt+0x64f0>
  404870:	add	x3, x0, #0x8f8
  404874:	mov	w2, w1
  404878:	adrp	x0, 408000 <ferror@plt+0x64f0>
  40487c:	add	x1, x0, #0x950
  404880:	mov	x0, x19
  404884:	bl	401ad0 <fprintf@plt>
  404888:	ldr	x0, [sp, #96]
  40488c:	ldrsb	w0, [x0]
  404890:	mov	w4, w0
  404894:	ldr	x0, [sp, #96]
  404898:	ldr	x1, [x0, #32]
  40489c:	ldr	x0, [sp, #96]
  4048a0:	ldr	x0, [x0, #40]
  4048a4:	mov	x3, x0
  4048a8:	mov	x2, x1
  4048ac:	mov	w1, w4
  4048b0:	adrp	x0, 408000 <ferror@plt+0x64f0>
  4048b4:	add	x0, x0, #0xb40
  4048b8:	bl	40322c <ferror@plt+0x171c>
  4048bc:	ldr	x0, [sp, #96]
  4048c0:	add	x1, x0, #0x20
  4048c4:	add	x0, sp, #0x48
  4048c8:	bl	403664 <ferror@plt+0x1b54>
  4048cc:	ldr	w0, [sp, #108]
  4048d0:	cmp	w0, #0x0
  4048d4:	b.eq	404500 <ferror@plt+0x29f0>  // b.none
  4048d8:	b	4048f0 <ferror@plt+0x2de0>
  4048dc:	nop
  4048e0:	b	4048f0 <ferror@plt+0x2de0>
  4048e4:	nop
  4048e8:	b	4048f0 <ferror@plt+0x2de0>
  4048ec:	nop
  4048f0:	ldr	x0, [sp, #72]
  4048f4:	cmp	x0, #0x0
  4048f8:	b.ne	404908 <ferror@plt+0x2df8>  // b.any
  4048fc:	ldr	x0, [sp, #80]
  404900:	cmp	x0, #0x0
  404904:	b.eq	404918 <ferror@plt+0x2e08>  // b.none
  404908:	ldr	x0, [sp, #96]
  40490c:	add	x0, x0, #0x20
  404910:	add	x1, sp, #0x48
  404914:	bl	403664 <ferror@plt+0x1b54>
  404918:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  40491c:	add	x0, x0, #0x284
  404920:	ldr	w0, [x0]
  404924:	and	w0, w0, #0x4
  404928:	cmp	w0, #0x0
  40492c:	b.eq	4049ac <ferror@plt+0x2e9c>  // b.none
  404930:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  404934:	add	x0, x0, #0x258
  404938:	ldr	x19, [x0]
  40493c:	bl	4017e0 <getpid@plt>
  404940:	mov	w1, w0
  404944:	adrp	x0, 408000 <ferror@plt+0x64f0>
  404948:	add	x4, x0, #0x9e8
  40494c:	adrp	x0, 408000 <ferror@plt+0x64f0>
  404950:	add	x3, x0, #0x8f8
  404954:	mov	w2, w1
  404958:	adrp	x0, 408000 <ferror@plt+0x64f0>
  40495c:	add	x1, x0, #0x950
  404960:	mov	x0, x19
  404964:	bl	401ad0 <fprintf@plt>
  404968:	ldr	x0, [sp, #96]
  40496c:	ldr	x1, [x0, #32]
  404970:	ldr	x0, [sp, #96]
  404974:	ldr	x2, [x0, #40]
  404978:	ldr	x3, [sp, #72]
  40497c:	ldr	x4, [sp, #80]
  404980:	ldr	x0, [sp, #96]
  404984:	ldr	x0, [x0, #8]
  404988:	mov	x6, x0
  40498c:	mov	x5, x4
  404990:	mov	x4, x3
  404994:	mov	x3, x2
  404998:	mov	x2, x1
  40499c:	ldr	w1, [sp, #108]
  4049a0:	adrp	x0, 408000 <ferror@plt+0x64f0>
  4049a4:	add	x0, x0, #0xb68
  4049a8:	bl	40322c <ferror@plt+0x171c>
  4049ac:	ldr	x0, [sp, #56]
  4049b0:	ldr	d0, [x0, #128]
  4049b4:	fcmp	d0, #0.0
  4049b8:	b.eq	404a60 <ferror@plt+0x2f50>  // b.none
  4049bc:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  4049c0:	add	x0, x0, #0x284
  4049c4:	ldr	w0, [x0]
  4049c8:	and	w0, w0, #0x4
  4049cc:	cmp	w0, #0x0
  4049d0:	b.eq	404a18 <ferror@plt+0x2f08>  // b.none
  4049d4:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  4049d8:	add	x0, x0, #0x258
  4049dc:	ldr	x19, [x0]
  4049e0:	bl	4017e0 <getpid@plt>
  4049e4:	mov	w1, w0
  4049e8:	adrp	x0, 408000 <ferror@plt+0x64f0>
  4049ec:	add	x4, x0, #0x9e8
  4049f0:	adrp	x0, 408000 <ferror@plt+0x64f0>
  4049f4:	add	x3, x0, #0x8f8
  4049f8:	mov	w2, w1
  4049fc:	adrp	x0, 408000 <ferror@plt+0x64f0>
  404a00:	add	x1, x0, #0x950
  404a04:	mov	x0, x19
  404a08:	bl	401ad0 <fprintf@plt>
  404a0c:	adrp	x0, 408000 <ferror@plt+0x64f0>
  404a10:	add	x0, x0, #0xbb8
  404a14:	bl	40322c <ferror@plt+0x171c>
  404a18:	ldr	x0, [sp, #96]
  404a1c:	ldr	d0, [x0, #32]
  404a20:	scvtf	d1, d0
  404a24:	ldr	x0, [sp, #56]
  404a28:	ldr	d0, [x0, #128]
  404a2c:	fdiv	d0, d1, d0
  404a30:	fcvtzs	d0, d0
  404a34:	ldr	x0, [sp, #96]
  404a38:	str	d0, [x0, #32]
  404a3c:	ldr	x0, [sp, #96]
  404a40:	ldr	d0, [x0, #40]
  404a44:	scvtf	d1, d0
  404a48:	ldr	x0, [sp, #56]
  404a4c:	ldr	d0, [x0, #128]
  404a50:	fdiv	d0, d1, d0
  404a54:	fcvtzs	d0, d0
  404a58:	ldr	x0, [sp, #96]
  404a5c:	str	d0, [x0, #40]
  404a60:	ldr	x0, [sp, #56]
  404a64:	ldr	x0, [x0, #96]
  404a68:	cmp	x0, #0x0
  404a6c:	b.ne	404a80 <ferror@plt+0x2f70>  // b.any
  404a70:	ldr	x0, [sp, #56]
  404a74:	ldr	x0, [x0, #104]
  404a78:	cmp	x0, #0x0
  404a7c:	b.eq	404b58 <ferror@plt+0x3048>  // b.none
  404a80:	ldr	x0, [sp, #96]
  404a84:	ldr	x1, [x0, #32]
  404a88:	ldr	x0, [sp, #56]
  404a8c:	ldr	x0, [x0, #96]
  404a90:	cmp	x1, x0
  404a94:	b.ne	404ab8 <ferror@plt+0x2fa8>  // b.any
  404a98:	ldr	x0, [sp, #96]
  404a9c:	ldr	x1, [x0, #40]
  404aa0:	ldr	x0, [sp, #56]
  404aa4:	ldr	x0, [x0, #104]
  404aa8:	cmp	x1, x0
  404aac:	cset	w0, gt
  404ab0:	and	w0, w0, #0xff
  404ab4:	b	404ad4 <ferror@plt+0x2fc4>
  404ab8:	ldr	x0, [sp, #96]
  404abc:	ldr	x1, [x0, #32]
  404ac0:	ldr	x0, [sp, #56]
  404ac4:	ldr	x0, [x0, #96]
  404ac8:	cmp	x1, x0
  404acc:	cset	w0, gt
  404ad0:	and	w0, w0, #0xff
  404ad4:	cmp	w0, #0x0
  404ad8:	b.eq	404b58 <ferror@plt+0x3048>  // b.none
  404adc:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  404ae0:	add	x0, x0, #0x284
  404ae4:	ldr	w0, [x0]
  404ae8:	and	w0, w0, #0x4
  404aec:	cmp	w0, #0x0
  404af0:	b.eq	404b38 <ferror@plt+0x3028>  // b.none
  404af4:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  404af8:	add	x0, x0, #0x258
  404afc:	ldr	x19, [x0]
  404b00:	bl	4017e0 <getpid@plt>
  404b04:	mov	w1, w0
  404b08:	adrp	x0, 408000 <ferror@plt+0x64f0>
  404b0c:	add	x4, x0, #0x9e8
  404b10:	adrp	x0, 408000 <ferror@plt+0x64f0>
  404b14:	add	x3, x0, #0x8f8
  404b18:	mov	w2, w1
  404b1c:	adrp	x0, 408000 <ferror@plt+0x64f0>
  404b20:	add	x1, x0, #0x950
  404b24:	mov	x0, x19
  404b28:	bl	401ad0 <fprintf@plt>
  404b2c:	adrp	x0, 408000 <ferror@plt+0x64f0>
  404b30:	add	x0, x0, #0xbd8
  404b34:	bl	40322c <ferror@plt+0x171c>
  404b38:	ldr	x0, [sp, #56]
  404b3c:	ldr	x1, [x0, #96]
  404b40:	ldr	x0, [sp, #96]
  404b44:	str	x1, [x0, #32]
  404b48:	ldr	x0, [sp, #56]
  404b4c:	ldr	x1, [x0, #104]
  404b50:	ldr	x0, [sp, #96]
  404b54:	str	x1, [x0, #40]
  404b58:	ldr	x0, [sp, #56]
  404b5c:	ldr	x0, [x0, #112]
  404b60:	cmp	x0, #0x0
  404b64:	b.ne	404b78 <ferror@plt+0x3068>  // b.any
  404b68:	ldr	x0, [sp, #56]
  404b6c:	ldr	x0, [x0, #120]
  404b70:	cmp	x0, #0x0
  404b74:	b.eq	404c48 <ferror@plt+0x3138>  // b.none
  404b78:	ldr	x0, [sp, #96]
  404b7c:	ldr	x1, [x0, #32]
  404b80:	ldr	x0, [sp, #56]
  404b84:	ldr	x0, [x0, #112]
  404b88:	cmp	x1, x0
  404b8c:	b.ne	404bb0 <ferror@plt+0x30a0>  // b.any
  404b90:	ldr	x0, [sp, #96]
  404b94:	ldr	x1, [x0, #40]
  404b98:	ldr	x0, [sp, #56]
  404b9c:	ldr	x0, [x0, #120]
  404ba0:	cmp	x1, x0
  404ba4:	cset	w0, lt  // lt = tstop
  404ba8:	and	w0, w0, #0xff
  404bac:	b	404bcc <ferror@plt+0x30bc>
  404bb0:	ldr	x0, [sp, #96]
  404bb4:	ldr	x1, [x0, #32]
  404bb8:	ldr	x0, [sp, #56]
  404bbc:	ldr	x0, [x0, #112]
  404bc0:	cmp	x1, x0
  404bc4:	cset	w0, lt  // lt = tstop
  404bc8:	and	w0, w0, #0xff
  404bcc:	cmp	w0, #0x0
  404bd0:	b.eq	404c48 <ferror@plt+0x3138>  // b.none
  404bd4:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  404bd8:	add	x0, x0, #0x284
  404bdc:	ldr	w0, [x0]
  404be0:	and	w0, w0, #0x4
  404be4:	cmp	w0, #0x0
  404be8:	b.eq	404c30 <ferror@plt+0x3120>  // b.none
  404bec:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  404bf0:	add	x0, x0, #0x258
  404bf4:	ldr	x19, [x0]
  404bf8:	bl	4017e0 <getpid@plt>
  404bfc:	mov	w1, w0
  404c00:	adrp	x0, 408000 <ferror@plt+0x64f0>
  404c04:	add	x4, x0, #0x9e8
  404c08:	adrp	x0, 408000 <ferror@plt+0x64f0>
  404c0c:	add	x3, x0, #0x8f8
  404c10:	mov	w2, w1
  404c14:	adrp	x0, 408000 <ferror@plt+0x64f0>
  404c18:	add	x1, x0, #0x950
  404c1c:	mov	x0, x19
  404c20:	bl	401ad0 <fprintf@plt>
  404c24:	adrp	x0, 408000 <ferror@plt+0x64f0>
  404c28:	add	x0, x0, #0xbf8
  404c2c:	bl	40322c <ferror@plt+0x171c>
  404c30:	ldr	x0, [sp, #96]
  404c34:	str	xzr, [x0, #40]
  404c38:	ldr	x0, [sp, #96]
  404c3c:	ldr	x1, [x0, #40]
  404c40:	ldr	x0, [sp, #96]
  404c44:	str	x1, [x0, #32]
  404c48:	ldr	w0, [sp, #108]
  404c4c:	ldr	x19, [sp, #16]
  404c50:	ldp	x29, x30, [sp], #112
  404c54:	ret
  404c58:	mov	x12, #0x2070                	// #8304
  404c5c:	sub	sp, sp, x12
  404c60:	stp	x29, x30, [sp]
  404c64:	mov	x29, sp
  404c68:	str	x19, [sp, #16]
  404c6c:	str	x0, [sp, #56]
  404c70:	str	x1, [sp, #48]
  404c74:	str	w2, [sp, #44]
  404c78:	str	wzr, [sp, #8292]
  404c7c:	str	wzr, [sp, #8288]
  404c80:	ldr	x0, [sp, #56]
  404c84:	cmp	x0, #0x0
  404c88:	b.ne	404cac <ferror@plt+0x319c>  // b.any
  404c8c:	adrp	x0, 408000 <ferror@plt+0x64f0>
  404c90:	add	x3, x0, #0xe48
  404c94:	mov	w2, #0x1f2                 	// #498
  404c98:	adrp	x0, 408000 <ferror@plt+0x64f0>
  404c9c:	add	x1, x0, #0x970
  404ca0:	adrp	x0, 408000 <ferror@plt+0x64f0>
  404ca4:	add	x0, x0, #0x990
  404ca8:	bl	401a80 <__assert_fail@plt>
  404cac:	ldr	x0, [sp, #48]
  404cb0:	cmp	x0, #0x0
  404cb4:	b.ne	404cd8 <ferror@plt+0x31c8>  // b.any
  404cb8:	adrp	x0, 408000 <ferror@plt+0x64f0>
  404cbc:	add	x3, x0, #0xe48
  404cc0:	mov	w2, #0x1f3                 	// #499
  404cc4:	adrp	x0, 408000 <ferror@plt+0x64f0>
  404cc8:	add	x1, x0, #0x970
  404ccc:	adrp	x0, 408000 <ferror@plt+0x64f0>
  404cd0:	add	x0, x0, #0xa48
  404cd4:	bl	401a80 <__assert_fail@plt>
  404cd8:	ldr	x0, [sp, #48]
  404cdc:	ldrsb	w0, [x0]
  404ce0:	cmp	w0, #0x48
  404ce4:	b.eq	404ddc <ferror@plt+0x32cc>  // b.none
  404ce8:	cmp	w0, #0x53
  404cec:	b.ne	404ec8 <ferror@plt+0x33b8>  // b.any
  404cf0:	ldr	x0, [sp, #48]
  404cf4:	ldr	x0, [x0, #16]
  404cf8:	cmp	x0, #0x0
  404cfc:	b.ne	404d20 <ferror@plt+0x3210>  // b.any
  404d00:	adrp	x0, 408000 <ferror@plt+0x64f0>
  404d04:	add	x3, x0, #0xe48
  404d08:	mov	w2, #0x1f6                 	// #502
  404d0c:	adrp	x0, 408000 <ferror@plt+0x64f0>
  404d10:	add	x1, x0, #0x970
  404d14:	adrp	x0, 408000 <ferror@plt+0x64f0>
  404d18:	add	x0, x0, #0xc18
  404d1c:	bl	401a80 <__assert_fail@plt>
  404d20:	ldr	x0, [sp, #48]
  404d24:	ldr	x0, [x0, #24]
  404d28:	cmp	x0, #0x0
  404d2c:	b.ne	404d50 <ferror@plt+0x3240>  // b.any
  404d30:	adrp	x0, 408000 <ferror@plt+0x64f0>
  404d34:	add	x3, x0, #0xe48
  404d38:	mov	w2, #0x1f7                 	// #503
  404d3c:	adrp	x0, 408000 <ferror@plt+0x64f0>
  404d40:	add	x1, x0, #0x970
  404d44:	adrp	x0, 408000 <ferror@plt+0x64f0>
  404d48:	add	x0, x0, #0xc28
  404d4c:	bl	401a80 <__assert_fail@plt>
  404d50:	ldr	x0, [sp, #48]
  404d54:	ldr	x1, [x0, #16]
  404d58:	ldr	x0, [sp, #48]
  404d5c:	ldr	x0, [x0, #24]
  404d60:	mov	x3, x0
  404d64:	mov	x2, x1
  404d68:	adrp	x0, 408000 <ferror@plt+0x64f0>
  404d6c:	add	x1, x0, #0xc38
  404d70:	ldr	w0, [sp, #44]
  404d74:	bl	401890 <dprintf@plt>
  404d78:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  404d7c:	add	x0, x0, #0x284
  404d80:	ldr	w0, [x0]
  404d84:	and	w0, w0, #0x8
  404d88:	cmp	w0, #0x0
  404d8c:	b.eq	404dd4 <ferror@plt+0x32c4>  // b.none
  404d90:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  404d94:	add	x0, x0, #0x258
  404d98:	ldr	x19, [x0]
  404d9c:	bl	4017e0 <getpid@plt>
  404da0:	mov	w1, w0
  404da4:	adrp	x0, 408000 <ferror@plt+0x64f0>
  404da8:	add	x4, x0, #0x948
  404dac:	adrp	x0, 408000 <ferror@plt+0x64f0>
  404db0:	add	x3, x0, #0x8f8
  404db4:	mov	w2, w1
  404db8:	adrp	x0, 408000 <ferror@plt+0x64f0>
  404dbc:	add	x1, x0, #0x950
  404dc0:	mov	x0, x19
  404dc4:	bl	401ad0 <fprintf@plt>
  404dc8:	adrp	x0, 408000 <ferror@plt+0x64f0>
  404dcc:	add	x0, x0, #0xc40
  404dd0:	bl	40322c <ferror@plt+0x171c>
  404dd4:	mov	w0, #0x0                   	// #0
  404dd8:	b	405260 <ferror@plt+0x3750>
  404ddc:	ldr	x0, [sp, #48]
  404de0:	ldr	x0, [x0, #16]
  404de4:	cmp	x0, #0x0
  404de8:	b.ne	404e0c <ferror@plt+0x32fc>  // b.any
  404dec:	adrp	x0, 408000 <ferror@plt+0x64f0>
  404df0:	add	x3, x0, #0xe48
  404df4:	mov	w2, #0x1fc                 	// #508
  404df8:	adrp	x0, 408000 <ferror@plt+0x64f0>
  404dfc:	add	x1, x0, #0x970
  404e00:	adrp	x0, 408000 <ferror@plt+0x64f0>
  404e04:	add	x0, x0, #0xc18
  404e08:	bl	401a80 <__assert_fail@plt>
  404e0c:	ldr	x0, [sp, #48]
  404e10:	ldr	x0, [x0, #24]
  404e14:	cmp	x0, #0x0
  404e18:	b.ne	404e3c <ferror@plt+0x332c>  // b.any
  404e1c:	adrp	x0, 408000 <ferror@plt+0x64f0>
  404e20:	add	x3, x0, #0xe48
  404e24:	mov	w2, #0x1fd                 	// #509
  404e28:	adrp	x0, 408000 <ferror@plt+0x64f0>
  404e2c:	add	x1, x0, #0x970
  404e30:	adrp	x0, 408000 <ferror@plt+0x64f0>
  404e34:	add	x0, x0, #0xc28
  404e38:	bl	401a80 <__assert_fail@plt>
  404e3c:	ldr	x0, [sp, #48]
  404e40:	ldr	x1, [x0, #16]
  404e44:	ldr	x0, [sp, #48]
  404e48:	ldr	x0, [x0, #24]
  404e4c:	mov	x3, x0
  404e50:	mov	x2, x1
  404e54:	adrp	x0, 408000 <ferror@plt+0x64f0>
  404e58:	add	x1, x0, #0xc58
  404e5c:	ldr	w0, [sp, #44]
  404e60:	bl	401890 <dprintf@plt>
  404e64:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  404e68:	add	x0, x0, #0x284
  404e6c:	ldr	w0, [x0]
  404e70:	and	w0, w0, #0x8
  404e74:	cmp	w0, #0x0
  404e78:	b.eq	404ec0 <ferror@plt+0x33b0>  // b.none
  404e7c:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  404e80:	add	x0, x0, #0x258
  404e84:	ldr	x19, [x0]
  404e88:	bl	4017e0 <getpid@plt>
  404e8c:	mov	w1, w0
  404e90:	adrp	x0, 408000 <ferror@plt+0x64f0>
  404e94:	add	x4, x0, #0x948
  404e98:	adrp	x0, 408000 <ferror@plt+0x64f0>
  404e9c:	add	x3, x0, #0x8f8
  404ea0:	mov	w2, w1
  404ea4:	adrp	x0, 408000 <ferror@plt+0x64f0>
  404ea8:	add	x1, x0, #0x950
  404eac:	mov	x0, x19
  404eb0:	bl	401ad0 <fprintf@plt>
  404eb4:	adrp	x0, 408000 <ferror@plt+0x64f0>
  404eb8:	add	x0, x0, #0xc68
  404ebc:	bl	40322c <ferror@plt+0x171c>
  404ec0:	mov	w0, #0x0                   	// #0
  404ec4:	b	405260 <ferror@plt+0x3750>
  404ec8:	nop
  404ecc:	ldr	x0, [sp, #48]
  404ed0:	ldr	x0, [x0, #8]
  404ed4:	cmp	x0, #0x0
  404ed8:	b.ne	404efc <ferror@plt+0x33ec>  // b.any
  404edc:	adrp	x0, 408000 <ferror@plt+0x64f0>
  404ee0:	add	x3, x0, #0xe48
  404ee4:	mov	w2, #0x205                 	// #517
  404ee8:	adrp	x0, 408000 <ferror@plt+0x64f0>
  404eec:	add	x1, x0, #0x970
  404ef0:	adrp	x0, 408000 <ferror@plt+0x64f0>
  404ef4:	add	x0, x0, #0xc80
  404ef8:	bl	401a80 <__assert_fail@plt>
  404efc:	ldr	x0, [sp, #48]
  404f00:	ldr	x0, [x0, #48]
  404f04:	cmp	x0, #0x0
  404f08:	b.ne	404f2c <ferror@plt+0x341c>  // b.any
  404f0c:	adrp	x0, 408000 <ferror@plt+0x64f0>
  404f10:	add	x3, x0, #0xe48
  404f14:	mov	w2, #0x206                 	// #518
  404f18:	adrp	x0, 408000 <ferror@plt+0x64f0>
  404f1c:	add	x1, x0, #0x970
  404f20:	adrp	x0, 408000 <ferror@plt+0x64f0>
  404f24:	add	x0, x0, #0xc90
  404f28:	bl	401a80 <__assert_fail@plt>
  404f2c:	ldr	x0, [sp, #48]
  404f30:	ldr	x0, [x0, #48]
  404f34:	ldr	x0, [x0, #16]
  404f38:	cmp	x0, #0x0
  404f3c:	b.ne	404f60 <ferror@plt+0x3450>  // b.any
  404f40:	adrp	x0, 408000 <ferror@plt+0x64f0>
  404f44:	add	x3, x0, #0xe48
  404f48:	mov	w2, #0x207                 	// #519
  404f4c:	adrp	x0, 408000 <ferror@plt+0x64f0>
  404f50:	add	x1, x0, #0x970
  404f54:	adrp	x0, 408000 <ferror@plt+0x64f0>
  404f58:	add	x0, x0, #0xca0
  404f5c:	bl	401a80 <__assert_fail@plt>
  404f60:	ldr	x0, [sp, #56]
  404f64:	ldr	w0, [x0, #140]
  404f68:	cmp	w0, #0x2
  404f6c:	b.eq	404fb0 <ferror@plt+0x34a0>  // b.none
  404f70:	cmp	w0, #0x2
  404f74:	b.gt	404fc0 <ferror@plt+0x34b0>
  404f78:	cmp	w0, #0x0
  404f7c:	b.eq	404f8c <ferror@plt+0x347c>  // b.none
  404f80:	cmp	w0, #0x1
  404f84:	b.eq	404fa8 <ferror@plt+0x3498>  // b.none
  404f88:	b	404fc0 <ferror@plt+0x34b0>
  404f8c:	ldr	x0, [sp, #48]
  404f90:	ldrsb	w0, [x0]
  404f94:	cmp	w0, #0x49
  404f98:	b.ne	404fbc <ferror@plt+0x34ac>  // b.any
  404f9c:	mov	w0, #0x1                   	// #1
  404fa0:	str	w0, [sp, #8288]
  404fa4:	b	404fbc <ferror@plt+0x34ac>
  404fa8:	str	wzr, [sp, #8288]
  404fac:	b	404fc0 <ferror@plt+0x34b0>
  404fb0:	mov	w0, #0x1                   	// #1
  404fb4:	str	w0, [sp, #8288]
  404fb8:	b	404fc0 <ferror@plt+0x34b0>
  404fbc:	nop
  404fc0:	ldr	x0, [sp, #48]
  404fc4:	ldr	x0, [x0, #8]
  404fc8:	str	x0, [sp, #8296]
  404fcc:	b	405174 <ferror@plt+0x3664>
  404fd0:	ldr	x2, [sp, #8296]
  404fd4:	ldr	x1, [sp, #8296]
  404fd8:	mov	x0, #0x2000                	// #8192
  404fdc:	cmp	x2, #0x2, lsl #12
  404fe0:	csel	x0, x1, x0, ls  // ls = plast
  404fe4:	str	x0, [sp, #8272]
  404fe8:	ldr	x0, [sp, #48]
  404fec:	ldr	x0, [x0, #48]
  404ff0:	ldr	x1, [x0, #16]
  404ff4:	add	x0, sp, #0x48
  404ff8:	mov	x3, x1
  404ffc:	ldr	x2, [sp, #8272]
  405000:	mov	x1, #0x1                   	// #1
  405004:	bl	401990 <fread@plt>
  405008:	str	x0, [sp, #8264]
  40500c:	ldr	x0, [sp, #8264]
  405010:	cmp	x0, #0x0
  405014:	b.ne	405078 <ferror@plt+0x3568>  // b.any
  405018:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  40501c:	add	x0, x0, #0x284
  405020:	ldr	w0, [x0]
  405024:	and	w0, w0, #0x8
  405028:	cmp	w0, #0x0
  40502c:	b.eq	405184 <ferror@plt+0x3674>  // b.none
  405030:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  405034:	add	x0, x0, #0x258
  405038:	ldr	x19, [x0]
  40503c:	bl	4017e0 <getpid@plt>
  405040:	mov	w1, w0
  405044:	adrp	x0, 408000 <ferror@plt+0x64f0>
  405048:	add	x4, x0, #0x948
  40504c:	adrp	x0, 408000 <ferror@plt+0x64f0>
  405050:	add	x3, x0, #0x8f8
  405054:	mov	w2, w1
  405058:	adrp	x0, 408000 <ferror@plt+0x64f0>
  40505c:	add	x1, x0, #0x950
  405060:	mov	x0, x19
  405064:	bl	401ad0 <fprintf@plt>
  405068:	adrp	x0, 408000 <ferror@plt+0x64f0>
  40506c:	add	x0, x0, #0xcb0
  405070:	bl	40322c <ferror@plt+0x171c>
  405074:	b	405184 <ferror@plt+0x3674>
  405078:	ldr	w0, [sp, #8288]
  40507c:	cmp	w0, #0x0
  405080:	b.eq	4050cc <ferror@plt+0x35bc>  // b.none
  405084:	str	xzr, [sp, #8280]
  405088:	b	4050bc <ferror@plt+0x35ac>
  40508c:	ldr	x0, [sp, #8280]
  405090:	add	x1, sp, #0x48
  405094:	ldrsb	w0, [x1, x0]
  405098:	cmp	w0, #0xd
  40509c:	b.ne	4050b0 <ferror@plt+0x35a0>  // b.any
  4050a0:	ldr	x0, [sp, #8280]
  4050a4:	add	x1, sp, #0x48
  4050a8:	mov	w2, #0xa                   	// #10
  4050ac:	strb	w2, [x1, x0]
  4050b0:	ldr	x0, [sp, #8280]
  4050b4:	add	x0, x0, #0x1
  4050b8:	str	x0, [sp, #8280]
  4050bc:	ldr	x1, [sp, #8280]
  4050c0:	ldr	x0, [sp, #8264]
  4050c4:	cmp	x1, x0
  4050c8:	b.cc	40508c <ferror@plt+0x357c>  // b.lo, b.ul, b.last
  4050cc:	ldr	x1, [sp, #8296]
  4050d0:	ldr	x0, [sp, #8264]
  4050d4:	sub	x0, x1, x0
  4050d8:	str	x0, [sp, #8296]
  4050dc:	add	x0, sp, #0x48
  4050e0:	ldr	x2, [sp, #8264]
  4050e4:	mov	x1, x0
  4050e8:	ldr	w0, [sp, #44]
  4050ec:	bl	4018e0 <write@plt>
  4050f0:	str	x0, [sp, #8272]
  4050f4:	ldr	x1, [sp, #8272]
  4050f8:	ldr	x0, [sp, #8264]
  4050fc:	cmp	x1, x0
  405100:	b.eq	405174 <ferror@plt+0x3664>  // b.none
  405104:	bl	401a90 <__errno_location@plt>
  405108:	ldr	w0, [x0]
  40510c:	neg	w0, w0
  405110:	str	w0, [sp, #8292]
  405114:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  405118:	add	x0, x0, #0x284
  40511c:	ldr	w0, [x0]
  405120:	and	w0, w0, #0x8
  405124:	cmp	w0, #0x0
  405128:	b.eq	40518c <ferror@plt+0x367c>  // b.none
  40512c:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  405130:	add	x0, x0, #0x258
  405134:	ldr	x19, [x0]
  405138:	bl	4017e0 <getpid@plt>
  40513c:	mov	w1, w0
  405140:	adrp	x0, 408000 <ferror@plt+0x64f0>
  405144:	add	x4, x0, #0x948
  405148:	adrp	x0, 408000 <ferror@plt+0x64f0>
  40514c:	add	x3, x0, #0x8f8
  405150:	mov	w2, w1
  405154:	adrp	x0, 408000 <ferror@plt+0x64f0>
  405158:	add	x1, x0, #0x950
  40515c:	mov	x0, x19
  405160:	bl	401ad0 <fprintf@plt>
  405164:	adrp	x0, 408000 <ferror@plt+0x64f0>
  405168:	add	x0, x0, #0xcd8
  40516c:	bl	40322c <ferror@plt+0x171c>
  405170:	b	40518c <ferror@plt+0x367c>
  405174:	ldr	x0, [sp, #8296]
  405178:	cmp	x0, #0x0
  40517c:	b.ne	404fd0 <ferror@plt+0x34c0>  // b.any
  405180:	b	405190 <ferror@plt+0x3680>
  405184:	nop
  405188:	b	405190 <ferror@plt+0x3680>
  40518c:	nop
  405190:	ldr	x0, [sp, #8296]
  405194:	cmp	x0, #0x0
  405198:	b.eq	4051c4 <ferror@plt+0x36b4>  // b.none
  40519c:	ldr	x0, [sp, #48]
  4051a0:	ldr	x0, [x0, #48]
  4051a4:	ldr	x0, [x0, #16]
  4051a8:	bl	401b10 <ferror@plt>
  4051ac:	cmp	w0, #0x0
  4051b0:	b.eq	4051c4 <ferror@plt+0x36b4>  // b.none
  4051b4:	bl	401a90 <__errno_location@plt>
  4051b8:	ldr	w0, [x0]
  4051bc:	neg	w0, w0
  4051c0:	str	w0, [sp, #8292]
  4051c4:	ldr	x0, [sp, #8296]
  4051c8:	cmp	x0, #0x0
  4051cc:	b.eq	4051f0 <ferror@plt+0x36e0>  // b.none
  4051d0:	ldr	x0, [sp, #48]
  4051d4:	ldr	x0, [x0, #48]
  4051d8:	ldr	x0, [x0, #16]
  4051dc:	bl	401920 <feof@plt>
  4051e0:	cmp	w0, #0x0
  4051e4:	b.eq	4051f0 <ferror@plt+0x36e0>  // b.none
  4051e8:	mov	w0, #0x1                   	// #1
  4051ec:	str	w0, [sp, #8292]
  4051f0:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  4051f4:	add	x0, x0, #0x284
  4051f8:	ldr	w0, [x0]
  4051fc:	and	w0, w0, #0x8
  405200:	cmp	w0, #0x0
  405204:	b.eq	40525c <ferror@plt+0x374c>  // b.none
  405208:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  40520c:	add	x0, x0, #0x258
  405210:	ldr	x19, [x0]
  405214:	bl	4017e0 <getpid@plt>
  405218:	mov	w1, w0
  40521c:	adrp	x0, 408000 <ferror@plt+0x64f0>
  405220:	add	x4, x0, #0x948
  405224:	adrp	x0, 408000 <ferror@plt+0x64f0>
  405228:	add	x3, x0, #0x8f8
  40522c:	mov	w2, w1
  405230:	adrp	x0, 408000 <ferror@plt+0x64f0>
  405234:	add	x1, x0, #0x950
  405238:	mov	x0, x19
  40523c:	bl	401ad0 <fprintf@plt>
  405240:	ldr	x0, [sp, #48]
  405244:	ldr	x0, [x0, #8]
  405248:	mov	x2, x0
  40524c:	ldr	w1, [sp, #8292]
  405250:	adrp	x0, 408000 <ferror@plt+0x64f0>
  405254:	add	x0, x0, #0xd00
  405258:	bl	40322c <ferror@plt+0x171c>
  40525c:	ldr	w0, [sp, #8292]
  405260:	ldr	x19, [sp, #16]
  405264:	ldp	x29, x30, [sp]
  405268:	mov	x12, #0x2070                	// #8304
  40526c:	add	sp, sp, x12
  405270:	ret
  405274:	sub	sp, sp, #0x10
  405278:	str	w0, [sp, #12]
  40527c:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  405280:	add	x0, x0, #0x240
  405284:	ldr	w1, [sp, #12]
  405288:	str	w1, [x0]
  40528c:	nop
  405290:	add	sp, sp, #0x10
  405294:	ret
  405298:	sub	sp, sp, #0x10
  40529c:	str	x0, [sp, #8]
  4052a0:	str	w1, [sp, #4]
  4052a4:	str	w2, [sp]
  4052a8:	b	4052f8 <ferror@plt+0x37e8>
  4052ac:	ldr	x0, [sp, #8]
  4052b0:	ldr	x1, [x0]
  4052b4:	ldrsw	x0, [sp, #4]
  4052b8:	mov	x2, #0x0                   	// #0
  4052bc:	umulh	x0, x1, x0
  4052c0:	cmp	x0, #0x0
  4052c4:	b.eq	4052cc <ferror@plt+0x37bc>  // b.none
  4052c8:	mov	x2, #0x1                   	// #1
  4052cc:	mov	x0, x2
  4052d0:	cmp	x0, #0x0
  4052d4:	b.eq	4052e0 <ferror@plt+0x37d0>  // b.none
  4052d8:	mov	w0, #0xffffffde            	// #-34
  4052dc:	b	405310 <ferror@plt+0x3800>
  4052e0:	ldr	x0, [sp, #8]
  4052e4:	ldr	x1, [x0]
  4052e8:	ldrsw	x0, [sp, #4]
  4052ec:	mul	x1, x1, x0
  4052f0:	ldr	x0, [sp, #8]
  4052f4:	str	x1, [x0]
  4052f8:	ldr	w0, [sp]
  4052fc:	sub	w1, w0, #0x1
  405300:	str	w1, [sp]
  405304:	cmp	w0, #0x0
  405308:	b.ne	4052ac <ferror@plt+0x379c>  // b.any
  40530c:	mov	w0, #0x0                   	// #0
  405310:	add	sp, sp, #0x10
  405314:	ret
  405318:	stp	x29, x30, [sp, #-192]!
  40531c:	mov	x29, sp
  405320:	str	x0, [sp, #40]
  405324:	str	x1, [sp, #32]
  405328:	str	x2, [sp, #24]
  40532c:	str	xzr, [sp, #176]
  405330:	mov	w0, #0x400                 	// #1024
  405334:	str	w0, [sp, #172]
  405338:	str	wzr, [sp, #168]
  40533c:	str	wzr, [sp, #164]
  405340:	str	wzr, [sp, #160]
  405344:	ldr	x0, [sp, #32]
  405348:	str	xzr, [x0]
  40534c:	ldr	x0, [sp, #40]
  405350:	cmp	x0, #0x0
  405354:	b.eq	405368 <ferror@plt+0x3858>  // b.none
  405358:	ldr	x0, [sp, #40]
  40535c:	ldrsb	w0, [x0]
  405360:	cmp	w0, #0x0
  405364:	b.ne	405374 <ferror@plt+0x3864>  // b.any
  405368:	mov	w0, #0xffffffea            	// #-22
  40536c:	str	w0, [sp, #168]
  405370:	b	40595c <ferror@plt+0x3e4c>
  405374:	ldr	x0, [sp, #40]
  405378:	str	x0, [sp, #184]
  40537c:	b	40538c <ferror@plt+0x387c>
  405380:	ldr	x0, [sp, #184]
  405384:	add	x0, x0, #0x1
  405388:	str	x0, [sp, #184]
  40538c:	bl	401970 <__ctype_b_loc@plt>
  405390:	ldr	x1, [x0]
  405394:	ldr	x0, [sp, #184]
  405398:	ldrsb	w0, [x0]
  40539c:	and	w0, w0, #0xff
  4053a0:	and	x0, x0, #0xff
  4053a4:	lsl	x0, x0, #1
  4053a8:	add	x0, x1, x0
  4053ac:	ldrh	w0, [x0]
  4053b0:	and	w0, w0, #0x2000
  4053b4:	cmp	w0, #0x0
  4053b8:	b.ne	405380 <ferror@plt+0x3870>  // b.any
  4053bc:	ldr	x0, [sp, #184]
  4053c0:	ldrsb	w0, [x0]
  4053c4:	cmp	w0, #0x2d
  4053c8:	b.ne	4053d8 <ferror@plt+0x38c8>  // b.any
  4053cc:	mov	w0, #0xffffffea            	// #-22
  4053d0:	str	w0, [sp, #168]
  4053d4:	b	40595c <ferror@plt+0x3e4c>
  4053d8:	bl	401a90 <__errno_location@plt>
  4053dc:	str	wzr, [x0]
  4053e0:	str	xzr, [sp, #72]
  4053e4:	add	x0, sp, #0x48
  4053e8:	mov	w2, #0x0                   	// #0
  4053ec:	mov	x1, x0
  4053f0:	ldr	x0, [sp, #40]
  4053f4:	bl	4018f0 <strtoumax@plt>
  4053f8:	str	x0, [sp, #64]
  4053fc:	ldr	x0, [sp, #72]
  405400:	ldr	x1, [sp, #40]
  405404:	cmp	x1, x0
  405408:	b.eq	405434 <ferror@plt+0x3924>  // b.none
  40540c:	bl	401a90 <__errno_location@plt>
  405410:	ldr	w0, [x0]
  405414:	cmp	w0, #0x0
  405418:	b.eq	405460 <ferror@plt+0x3950>  // b.none
  40541c:	ldr	x0, [sp, #64]
  405420:	cmn	x0, #0x1
  405424:	b.eq	405434 <ferror@plt+0x3924>  // b.none
  405428:	ldr	x0, [sp, #64]
  40542c:	cmp	x0, #0x0
  405430:	b.ne	405460 <ferror@plt+0x3950>  // b.any
  405434:	bl	401a90 <__errno_location@plt>
  405438:	ldr	w0, [x0]
  40543c:	cmp	w0, #0x0
  405440:	b.eq	405454 <ferror@plt+0x3944>  // b.none
  405444:	bl	401a90 <__errno_location@plt>
  405448:	ldr	w0, [x0]
  40544c:	neg	w0, w0
  405450:	b	405458 <ferror@plt+0x3948>
  405454:	mov	w0, #0xffffffea            	// #-22
  405458:	str	w0, [sp, #168]
  40545c:	b	40595c <ferror@plt+0x3e4c>
  405460:	ldr	x0, [sp, #72]
  405464:	cmp	x0, #0x0
  405468:	b.eq	405944 <ferror@plt+0x3e34>  // b.none
  40546c:	ldr	x0, [sp, #72]
  405470:	ldrsb	w0, [x0]
  405474:	cmp	w0, #0x0
  405478:	b.eq	405944 <ferror@plt+0x3e34>  // b.none
  40547c:	ldr	x0, [sp, #72]
  405480:	str	x0, [sp, #184]
  405484:	ldr	x0, [sp, #184]
  405488:	add	x0, x0, #0x1
  40548c:	ldrsb	w0, [x0]
  405490:	cmp	w0, #0x69
  405494:	b.ne	4054e0 <ferror@plt+0x39d0>  // b.any
  405498:	ldr	x0, [sp, #184]
  40549c:	add	x0, x0, #0x2
  4054a0:	ldrsb	w0, [x0]
  4054a4:	cmp	w0, #0x42
  4054a8:	b.eq	4054c0 <ferror@plt+0x39b0>  // b.none
  4054ac:	ldr	x0, [sp, #184]
  4054b0:	add	x0, x0, #0x2
  4054b4:	ldrsb	w0, [x0]
  4054b8:	cmp	w0, #0x62
  4054bc:	b.ne	4054e0 <ferror@plt+0x39d0>  // b.any
  4054c0:	ldr	x0, [sp, #184]
  4054c4:	add	x0, x0, #0x3
  4054c8:	ldrsb	w0, [x0]
  4054cc:	cmp	w0, #0x0
  4054d0:	b.ne	4054e0 <ferror@plt+0x39d0>  // b.any
  4054d4:	mov	w0, #0x400                 	// #1024
  4054d8:	str	w0, [sp, #172]
  4054dc:	b	405718 <ferror@plt+0x3c08>
  4054e0:	ldr	x0, [sp, #184]
  4054e4:	add	x0, x0, #0x1
  4054e8:	ldrsb	w0, [x0]
  4054ec:	cmp	w0, #0x42
  4054f0:	b.eq	405508 <ferror@plt+0x39f8>  // b.none
  4054f4:	ldr	x0, [sp, #184]
  4054f8:	add	x0, x0, #0x1
  4054fc:	ldrsb	w0, [x0]
  405500:	cmp	w0, #0x62
  405504:	b.ne	405528 <ferror@plt+0x3a18>  // b.any
  405508:	ldr	x0, [sp, #184]
  40550c:	add	x0, x0, #0x2
  405510:	ldrsb	w0, [x0]
  405514:	cmp	w0, #0x0
  405518:	b.ne	405528 <ferror@plt+0x3a18>  // b.any
  40551c:	mov	w0, #0x3e8                 	// #1000
  405520:	str	w0, [sp, #172]
  405524:	b	405718 <ferror@plt+0x3c08>
  405528:	ldr	x0, [sp, #184]
  40552c:	add	x0, x0, #0x1
  405530:	ldrsb	w0, [x0]
  405534:	cmp	w0, #0x0
  405538:	b.eq	405718 <ferror@plt+0x3c08>  // b.none
  40553c:	bl	4017b0 <localeconv@plt>
  405540:	str	x0, [sp, #128]
  405544:	ldr	x0, [sp, #128]
  405548:	cmp	x0, #0x0
  40554c:	b.eq	40555c <ferror@plt+0x3a4c>  // b.none
  405550:	ldr	x0, [sp, #128]
  405554:	ldr	x0, [x0]
  405558:	b	405560 <ferror@plt+0x3a50>
  40555c:	mov	x0, #0x0                   	// #0
  405560:	str	x0, [sp, #120]
  405564:	ldr	x0, [sp, #120]
  405568:	cmp	x0, #0x0
  40556c:	b.eq	40557c <ferror@plt+0x3a6c>  // b.none
  405570:	ldr	x0, [sp, #120]
  405574:	bl	4016f0 <strlen@plt>
  405578:	b	405580 <ferror@plt+0x3a70>
  40557c:	mov	x0, #0x0                   	// #0
  405580:	str	x0, [sp, #112]
  405584:	ldr	x0, [sp, #176]
  405588:	cmp	x0, #0x0
  40558c:	b.ne	40570c <ferror@plt+0x3bfc>  // b.any
  405590:	ldr	x0, [sp, #184]
  405594:	ldrsb	w0, [x0]
  405598:	cmp	w0, #0x0
  40559c:	b.eq	40570c <ferror@plt+0x3bfc>  // b.none
  4055a0:	ldr	x0, [sp, #120]
  4055a4:	cmp	x0, #0x0
  4055a8:	b.eq	40570c <ferror@plt+0x3bfc>  // b.none
  4055ac:	ldr	x2, [sp, #112]
  4055b0:	ldr	x1, [sp, #184]
  4055b4:	ldr	x0, [sp, #120]
  4055b8:	bl	401830 <strncmp@plt>
  4055bc:	cmp	w0, #0x0
  4055c0:	b.ne	40570c <ferror@plt+0x3bfc>  // b.any
  4055c4:	ldr	x1, [sp, #184]
  4055c8:	ldr	x0, [sp, #112]
  4055cc:	add	x0, x1, x0
  4055d0:	str	x0, [sp, #104]
  4055d4:	ldr	x0, [sp, #104]
  4055d8:	str	x0, [sp, #184]
  4055dc:	b	4055f8 <ferror@plt+0x3ae8>
  4055e0:	ldr	w0, [sp, #160]
  4055e4:	add	w0, w0, #0x1
  4055e8:	str	w0, [sp, #160]
  4055ec:	ldr	x0, [sp, #184]
  4055f0:	add	x0, x0, #0x1
  4055f4:	str	x0, [sp, #184]
  4055f8:	ldr	x0, [sp, #184]
  4055fc:	ldrsb	w0, [x0]
  405600:	cmp	w0, #0x30
  405604:	b.eq	4055e0 <ferror@plt+0x3ad0>  // b.none
  405608:	ldr	x0, [sp, #184]
  40560c:	str	x0, [sp, #104]
  405610:	bl	401970 <__ctype_b_loc@plt>
  405614:	ldr	x1, [x0]
  405618:	ldr	x0, [sp, #104]
  40561c:	ldrsb	w0, [x0]
  405620:	sxtb	x0, w0
  405624:	lsl	x0, x0, #1
  405628:	add	x0, x1, x0
  40562c:	ldrh	w0, [x0]
  405630:	and	w0, w0, #0x800
  405634:	cmp	w0, #0x0
  405638:	b.eq	4056c4 <ferror@plt+0x3bb4>  // b.none
  40563c:	bl	401a90 <__errno_location@plt>
  405640:	str	wzr, [x0]
  405644:	str	xzr, [sp, #72]
  405648:	add	x0, sp, #0x48
  40564c:	mov	w2, #0x0                   	// #0
  405650:	mov	x1, x0
  405654:	ldr	x0, [sp, #104]
  405658:	bl	4018f0 <strtoumax@plt>
  40565c:	str	x0, [sp, #176]
  405660:	ldr	x0, [sp, #72]
  405664:	ldr	x1, [sp, #104]
  405668:	cmp	x1, x0
  40566c:	b.eq	405698 <ferror@plt+0x3b88>  // b.none
  405670:	bl	401a90 <__errno_location@plt>
  405674:	ldr	w0, [x0]
  405678:	cmp	w0, #0x0
  40567c:	b.eq	4056cc <ferror@plt+0x3bbc>  // b.none
  405680:	ldr	x0, [sp, #176]
  405684:	cmn	x0, #0x1
  405688:	b.eq	405698 <ferror@plt+0x3b88>  // b.none
  40568c:	ldr	x0, [sp, #176]
  405690:	cmp	x0, #0x0
  405694:	b.ne	4056cc <ferror@plt+0x3bbc>  // b.any
  405698:	bl	401a90 <__errno_location@plt>
  40569c:	ldr	w0, [x0]
  4056a0:	cmp	w0, #0x0
  4056a4:	b.eq	4056b8 <ferror@plt+0x3ba8>  // b.none
  4056a8:	bl	401a90 <__errno_location@plt>
  4056ac:	ldr	w0, [x0]
  4056b0:	neg	w0, w0
  4056b4:	b	4056bc <ferror@plt+0x3bac>
  4056b8:	mov	w0, #0xffffffea            	// #-22
  4056bc:	str	w0, [sp, #168]
  4056c0:	b	40595c <ferror@plt+0x3e4c>
  4056c4:	ldr	x0, [sp, #184]
  4056c8:	str	x0, [sp, #72]
  4056cc:	ldr	x0, [sp, #176]
  4056d0:	cmp	x0, #0x0
  4056d4:	b.eq	405700 <ferror@plt+0x3bf0>  // b.none
  4056d8:	ldr	x0, [sp, #72]
  4056dc:	cmp	x0, #0x0
  4056e0:	b.eq	4056f4 <ferror@plt+0x3be4>  // b.none
  4056e4:	ldr	x0, [sp, #72]
  4056e8:	ldrsb	w0, [x0]
  4056ec:	cmp	w0, #0x0
  4056f0:	b.ne	405700 <ferror@plt+0x3bf0>  // b.any
  4056f4:	mov	w0, #0xffffffea            	// #-22
  4056f8:	str	w0, [sp, #168]
  4056fc:	b	40595c <ferror@plt+0x3e4c>
  405700:	ldr	x0, [sp, #72]
  405704:	str	x0, [sp, #184]
  405708:	b	405484 <ferror@plt+0x3974>
  40570c:	mov	w0, #0xffffffea            	// #-22
  405710:	str	w0, [sp, #168]
  405714:	b	40595c <ferror@plt+0x3e4c>
  405718:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  40571c:	add	x0, x0, #0x248
  405720:	ldr	x2, [x0]
  405724:	ldr	x0, [sp, #184]
  405728:	ldrsb	w0, [x0]
  40572c:	mov	w1, w0
  405730:	mov	x0, x2
  405734:	bl	401a10 <strchr@plt>
  405738:	str	x0, [sp, #96]
  40573c:	ldr	x0, [sp, #96]
  405740:	cmp	x0, #0x0
  405744:	b.eq	405768 <ferror@plt+0x3c58>  // b.none
  405748:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  40574c:	add	x0, x0, #0x248
  405750:	ldr	x0, [x0]
  405754:	ldr	x1, [sp, #96]
  405758:	sub	x0, x1, x0
  40575c:	add	w0, w0, #0x1
  405760:	str	w0, [sp, #164]
  405764:	b	4057c4 <ferror@plt+0x3cb4>
  405768:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  40576c:	add	x0, x0, #0x250
  405770:	ldr	x2, [x0]
  405774:	ldr	x0, [sp, #184]
  405778:	ldrsb	w0, [x0]
  40577c:	mov	w1, w0
  405780:	mov	x0, x2
  405784:	bl	401a10 <strchr@plt>
  405788:	str	x0, [sp, #96]
  40578c:	ldr	x0, [sp, #96]
  405790:	cmp	x0, #0x0
  405794:	b.eq	4057b8 <ferror@plt+0x3ca8>  // b.none
  405798:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  40579c:	add	x0, x0, #0x250
  4057a0:	ldr	x0, [x0]
  4057a4:	ldr	x1, [sp, #96]
  4057a8:	sub	x0, x1, x0
  4057ac:	add	w0, w0, #0x1
  4057b0:	str	w0, [sp, #164]
  4057b4:	b	4057c4 <ferror@plt+0x3cb4>
  4057b8:	mov	w0, #0xffffffea            	// #-22
  4057bc:	str	w0, [sp, #168]
  4057c0:	b	40595c <ferror@plt+0x3e4c>
  4057c4:	add	x0, sp, #0x40
  4057c8:	ldr	w2, [sp, #164]
  4057cc:	ldr	w1, [sp, #172]
  4057d0:	bl	405298 <ferror@plt+0x3788>
  4057d4:	str	w0, [sp, #168]
  4057d8:	ldr	x0, [sp, #24]
  4057dc:	cmp	x0, #0x0
  4057e0:	b.eq	4057f0 <ferror@plt+0x3ce0>  // b.none
  4057e4:	ldr	x0, [sp, #24]
  4057e8:	ldr	w1, [sp, #164]
  4057ec:	str	w1, [x0]
  4057f0:	ldr	x0, [sp, #176]
  4057f4:	cmp	x0, #0x0
  4057f8:	b.eq	40594c <ferror@plt+0x3e3c>  // b.none
  4057fc:	ldr	w0, [sp, #164]
  405800:	cmp	w0, #0x0
  405804:	b.eq	40594c <ferror@plt+0x3e3c>  // b.none
  405808:	mov	x0, #0xa                   	// #10
  40580c:	str	x0, [sp, #144]
  405810:	mov	x0, #0x1                   	// #1
  405814:	str	x0, [sp, #136]
  405818:	mov	x0, #0x1                   	// #1
  40581c:	str	x0, [sp, #56]
  405820:	add	x0, sp, #0x38
  405824:	ldr	w2, [sp, #164]
  405828:	ldr	w1, [sp, #172]
  40582c:	bl	405298 <ferror@plt+0x3788>
  405830:	b	40584c <ferror@plt+0x3d3c>
  405834:	ldr	x1, [sp, #144]
  405838:	mov	x0, x1
  40583c:	lsl	x0, x0, #2
  405840:	add	x0, x0, x1
  405844:	lsl	x0, x0, #1
  405848:	str	x0, [sp, #144]
  40584c:	ldr	x1, [sp, #144]
  405850:	ldr	x0, [sp, #176]
  405854:	cmp	x1, x0
  405858:	b.cc	405834 <ferror@plt+0x3d24>  // b.lo, b.ul, b.last
  40585c:	str	wzr, [sp, #156]
  405860:	b	405888 <ferror@plt+0x3d78>
  405864:	ldr	x1, [sp, #144]
  405868:	mov	x0, x1
  40586c:	lsl	x0, x0, #2
  405870:	add	x0, x0, x1
  405874:	lsl	x0, x0, #1
  405878:	str	x0, [sp, #144]
  40587c:	ldr	w0, [sp, #156]
  405880:	add	w0, w0, #0x1
  405884:	str	w0, [sp, #156]
  405888:	ldr	w1, [sp, #156]
  40588c:	ldr	w0, [sp, #160]
  405890:	cmp	w1, w0
  405894:	b.lt	405864 <ferror@plt+0x3d54>  // b.tstop
  405898:	ldr	x2, [sp, #176]
  40589c:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  4058a0:	movk	x0, #0xcccd
  4058a4:	umulh	x0, x2, x0
  4058a8:	lsr	x1, x0, #3
  4058ac:	mov	x0, x1
  4058b0:	lsl	x0, x0, #2
  4058b4:	add	x0, x0, x1
  4058b8:	lsl	x0, x0, #1
  4058bc:	sub	x1, x2, x0
  4058c0:	mov	w0, w1
  4058c4:	str	w0, [sp, #92]
  4058c8:	ldr	x1, [sp, #144]
  4058cc:	ldr	x0, [sp, #136]
  4058d0:	udiv	x0, x1, x0
  4058d4:	str	x0, [sp, #80]
  4058d8:	ldr	x1, [sp, #176]
  4058dc:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  4058e0:	movk	x0, #0xcccd
  4058e4:	umulh	x0, x1, x0
  4058e8:	lsr	x0, x0, #3
  4058ec:	str	x0, [sp, #176]
  4058f0:	ldr	x1, [sp, #136]
  4058f4:	mov	x0, x1
  4058f8:	lsl	x0, x0, #2
  4058fc:	add	x0, x0, x1
  405900:	lsl	x0, x0, #1
  405904:	str	x0, [sp, #136]
  405908:	ldr	w0, [sp, #92]
  40590c:	cmp	w0, #0x0
  405910:	b.eq	405934 <ferror@plt+0x3e24>  // b.none
  405914:	ldr	x1, [sp, #56]
  405918:	ldr	w0, [sp, #92]
  40591c:	ldr	x2, [sp, #80]
  405920:	udiv	x0, x2, x0
  405924:	udiv	x1, x1, x0
  405928:	ldr	x0, [sp, #64]
  40592c:	add	x0, x1, x0
  405930:	str	x0, [sp, #64]
  405934:	ldr	x0, [sp, #176]
  405938:	cmp	x0, #0x0
  40593c:	b.ne	405898 <ferror@plt+0x3d88>  // b.any
  405940:	b	405950 <ferror@plt+0x3e40>
  405944:	nop
  405948:	b	405950 <ferror@plt+0x3e40>
  40594c:	nop
  405950:	ldr	x1, [sp, #64]
  405954:	ldr	x0, [sp, #32]
  405958:	str	x1, [x0]
  40595c:	ldr	w0, [sp, #168]
  405960:	cmp	w0, #0x0
  405964:	b.ge	40597c <ferror@plt+0x3e6c>  // b.tcont
  405968:	bl	401a90 <__errno_location@plt>
  40596c:	mov	x1, x0
  405970:	ldr	w0, [sp, #168]
  405974:	neg	w0, w0
  405978:	str	w0, [x1]
  40597c:	ldr	w0, [sp, #168]
  405980:	ldp	x29, x30, [sp], #192
  405984:	ret
  405988:	stp	x29, x30, [sp, #-32]!
  40598c:	mov	x29, sp
  405990:	str	x0, [sp, #24]
  405994:	str	x1, [sp, #16]
  405998:	mov	x2, #0x0                   	// #0
  40599c:	ldr	x1, [sp, #16]
  4059a0:	ldr	x0, [sp, #24]
  4059a4:	bl	405318 <ferror@plt+0x3808>
  4059a8:	ldp	x29, x30, [sp], #32
  4059ac:	ret
  4059b0:	stp	x29, x30, [sp, #-48]!
  4059b4:	mov	x29, sp
  4059b8:	str	x0, [sp, #24]
  4059bc:	str	x1, [sp, #16]
  4059c0:	ldr	x0, [sp, #24]
  4059c4:	str	x0, [sp, #40]
  4059c8:	b	4059d8 <ferror@plt+0x3ec8>
  4059cc:	ldr	x0, [sp, #40]
  4059d0:	add	x0, x0, #0x1
  4059d4:	str	x0, [sp, #40]
  4059d8:	ldr	x0, [sp, #40]
  4059dc:	cmp	x0, #0x0
  4059e0:	b.eq	405a24 <ferror@plt+0x3f14>  // b.none
  4059e4:	ldr	x0, [sp, #40]
  4059e8:	ldrsb	w0, [x0]
  4059ec:	cmp	w0, #0x0
  4059f0:	b.eq	405a24 <ferror@plt+0x3f14>  // b.none
  4059f4:	bl	401970 <__ctype_b_loc@plt>
  4059f8:	ldr	x1, [x0]
  4059fc:	ldr	x0, [sp, #40]
  405a00:	ldrsb	w0, [x0]
  405a04:	and	w0, w0, #0xff
  405a08:	and	x0, x0, #0xff
  405a0c:	lsl	x0, x0, #1
  405a10:	add	x0, x1, x0
  405a14:	ldrh	w0, [x0]
  405a18:	and	w0, w0, #0x800
  405a1c:	cmp	w0, #0x0
  405a20:	b.ne	4059cc <ferror@plt+0x3ebc>  // b.any
  405a24:	ldr	x0, [sp, #16]
  405a28:	cmp	x0, #0x0
  405a2c:	b.eq	405a3c <ferror@plt+0x3f2c>  // b.none
  405a30:	ldr	x0, [sp, #16]
  405a34:	ldr	x1, [sp, #40]
  405a38:	str	x1, [x0]
  405a3c:	ldr	x0, [sp, #40]
  405a40:	cmp	x0, #0x0
  405a44:	b.eq	405a70 <ferror@plt+0x3f60>  // b.none
  405a48:	ldr	x1, [sp, #40]
  405a4c:	ldr	x0, [sp, #24]
  405a50:	cmp	x1, x0
  405a54:	b.ls	405a70 <ferror@plt+0x3f60>  // b.plast
  405a58:	ldr	x0, [sp, #40]
  405a5c:	ldrsb	w0, [x0]
  405a60:	cmp	w0, #0x0
  405a64:	b.ne	405a70 <ferror@plt+0x3f60>  // b.any
  405a68:	mov	w0, #0x1                   	// #1
  405a6c:	b	405a74 <ferror@plt+0x3f64>
  405a70:	mov	w0, #0x0                   	// #0
  405a74:	ldp	x29, x30, [sp], #48
  405a78:	ret
  405a7c:	stp	x29, x30, [sp, #-48]!
  405a80:	mov	x29, sp
  405a84:	str	x0, [sp, #24]
  405a88:	str	x1, [sp, #16]
  405a8c:	ldr	x0, [sp, #24]
  405a90:	str	x0, [sp, #40]
  405a94:	b	405aa4 <ferror@plt+0x3f94>
  405a98:	ldr	x0, [sp, #40]
  405a9c:	add	x0, x0, #0x1
  405aa0:	str	x0, [sp, #40]
  405aa4:	ldr	x0, [sp, #40]
  405aa8:	cmp	x0, #0x0
  405aac:	b.eq	405af0 <ferror@plt+0x3fe0>  // b.none
  405ab0:	ldr	x0, [sp, #40]
  405ab4:	ldrsb	w0, [x0]
  405ab8:	cmp	w0, #0x0
  405abc:	b.eq	405af0 <ferror@plt+0x3fe0>  // b.none
  405ac0:	bl	401970 <__ctype_b_loc@plt>
  405ac4:	ldr	x1, [x0]
  405ac8:	ldr	x0, [sp, #40]
  405acc:	ldrsb	w0, [x0]
  405ad0:	and	w0, w0, #0xff
  405ad4:	and	x0, x0, #0xff
  405ad8:	lsl	x0, x0, #1
  405adc:	add	x0, x1, x0
  405ae0:	ldrh	w0, [x0]
  405ae4:	and	w0, w0, #0x1000
  405ae8:	cmp	w0, #0x0
  405aec:	b.ne	405a98 <ferror@plt+0x3f88>  // b.any
  405af0:	ldr	x0, [sp, #16]
  405af4:	cmp	x0, #0x0
  405af8:	b.eq	405b08 <ferror@plt+0x3ff8>  // b.none
  405afc:	ldr	x0, [sp, #16]
  405b00:	ldr	x1, [sp, #40]
  405b04:	str	x1, [x0]
  405b08:	ldr	x0, [sp, #40]
  405b0c:	cmp	x0, #0x0
  405b10:	b.eq	405b3c <ferror@plt+0x402c>  // b.none
  405b14:	ldr	x1, [sp, #40]
  405b18:	ldr	x0, [sp, #24]
  405b1c:	cmp	x1, x0
  405b20:	b.ls	405b3c <ferror@plt+0x402c>  // b.plast
  405b24:	ldr	x0, [sp, #40]
  405b28:	ldrsb	w0, [x0]
  405b2c:	cmp	w0, #0x0
  405b30:	b.ne	405b3c <ferror@plt+0x402c>  // b.any
  405b34:	mov	w0, #0x1                   	// #1
  405b38:	b	405b40 <ferror@plt+0x4030>
  405b3c:	mov	w0, #0x0                   	// #0
  405b40:	ldp	x29, x30, [sp], #48
  405b44:	ret
  405b48:	stp	x29, x30, [sp, #-256]!
  405b4c:	mov	x29, sp
  405b50:	str	x0, [sp, #24]
  405b54:	str	x1, [sp, #16]
  405b58:	str	x2, [sp, #208]
  405b5c:	str	x3, [sp, #216]
  405b60:	str	x4, [sp, #224]
  405b64:	str	x5, [sp, #232]
  405b68:	str	x6, [sp, #240]
  405b6c:	str	x7, [sp, #248]
  405b70:	str	q0, [sp, #80]
  405b74:	str	q1, [sp, #96]
  405b78:	str	q2, [sp, #112]
  405b7c:	str	q3, [sp, #128]
  405b80:	str	q4, [sp, #144]
  405b84:	str	q5, [sp, #160]
  405b88:	str	q6, [sp, #176]
  405b8c:	str	q7, [sp, #192]
  405b90:	add	x0, sp, #0x100
  405b94:	str	x0, [sp, #32]
  405b98:	add	x0, sp, #0x100
  405b9c:	str	x0, [sp, #40]
  405ba0:	add	x0, sp, #0xd0
  405ba4:	str	x0, [sp, #48]
  405ba8:	mov	w0, #0xffffffd0            	// #-48
  405bac:	str	w0, [sp, #56]
  405bb0:	mov	w0, #0xffffff80            	// #-128
  405bb4:	str	w0, [sp, #60]
  405bb8:	ldr	w1, [sp, #56]
  405bbc:	ldr	x0, [sp, #32]
  405bc0:	cmp	w1, #0x0
  405bc4:	b.lt	405bd8 <ferror@plt+0x40c8>  // b.tstop
  405bc8:	add	x1, x0, #0xf
  405bcc:	and	x1, x1, #0xfffffffffffffff8
  405bd0:	str	x1, [sp, #32]
  405bd4:	b	405c08 <ferror@plt+0x40f8>
  405bd8:	add	w2, w1, #0x8
  405bdc:	str	w2, [sp, #56]
  405be0:	ldr	w2, [sp, #56]
  405be4:	cmp	w2, #0x0
  405be8:	b.le	405bfc <ferror@plt+0x40ec>
  405bec:	add	x1, x0, #0xf
  405bf0:	and	x1, x1, #0xfffffffffffffff8
  405bf4:	str	x1, [sp, #32]
  405bf8:	b	405c08 <ferror@plt+0x40f8>
  405bfc:	ldr	x2, [sp, #40]
  405c00:	sxtw	x0, w1
  405c04:	add	x0, x2, x0
  405c08:	ldr	x0, [x0]
  405c0c:	str	x0, [sp, #72]
  405c10:	ldr	x0, [sp, #72]
  405c14:	cmp	x0, #0x0
  405c18:	b.eq	405cb8 <ferror@plt+0x41a8>  // b.none
  405c1c:	ldr	w1, [sp, #56]
  405c20:	ldr	x0, [sp, #32]
  405c24:	cmp	w1, #0x0
  405c28:	b.lt	405c3c <ferror@plt+0x412c>  // b.tstop
  405c2c:	add	x1, x0, #0xf
  405c30:	and	x1, x1, #0xfffffffffffffff8
  405c34:	str	x1, [sp, #32]
  405c38:	b	405c6c <ferror@plt+0x415c>
  405c3c:	add	w2, w1, #0x8
  405c40:	str	w2, [sp, #56]
  405c44:	ldr	w2, [sp, #56]
  405c48:	cmp	w2, #0x0
  405c4c:	b.le	405c60 <ferror@plt+0x4150>
  405c50:	add	x1, x0, #0xf
  405c54:	and	x1, x1, #0xfffffffffffffff8
  405c58:	str	x1, [sp, #32]
  405c5c:	b	405c6c <ferror@plt+0x415c>
  405c60:	ldr	x2, [sp, #40]
  405c64:	sxtw	x0, w1
  405c68:	add	x0, x2, x0
  405c6c:	ldr	x0, [x0]
  405c70:	str	x0, [sp, #64]
  405c74:	ldr	x0, [sp, #64]
  405c78:	cmp	x0, #0x0
  405c7c:	b.eq	405cc0 <ferror@plt+0x41b0>  // b.none
  405c80:	ldr	x1, [sp, #72]
  405c84:	ldr	x0, [sp, #24]
  405c88:	bl	401950 <strcmp@plt>
  405c8c:	cmp	w0, #0x0
  405c90:	b.ne	405c9c <ferror@plt+0x418c>  // b.any
  405c94:	mov	w0, #0x1                   	// #1
  405c98:	b	405ce8 <ferror@plt+0x41d8>
  405c9c:	ldr	x1, [sp, #64]
  405ca0:	ldr	x0, [sp, #24]
  405ca4:	bl	401950 <strcmp@plt>
  405ca8:	cmp	w0, #0x0
  405cac:	b.ne	405bb8 <ferror@plt+0x40a8>  // b.any
  405cb0:	mov	w0, #0x0                   	// #0
  405cb4:	b	405ce8 <ferror@plt+0x41d8>
  405cb8:	nop
  405cbc:	b	405cc4 <ferror@plt+0x41b4>
  405cc0:	nop
  405cc4:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  405cc8:	add	x0, x0, #0x240
  405ccc:	ldr	w4, [x0]
  405cd0:	ldr	x3, [sp, #24]
  405cd4:	ldr	x2, [sp, #16]
  405cd8:	adrp	x0, 408000 <ferror@plt+0x64f0>
  405cdc:	add	x1, x0, #0xe60
  405ce0:	mov	w0, w4
  405ce4:	bl	401a40 <errx@plt>
  405ce8:	ldp	x29, x30, [sp], #256
  405cec:	ret
  405cf0:	sub	sp, sp, #0x20
  405cf4:	str	x0, [sp, #24]
  405cf8:	str	x1, [sp, #16]
  405cfc:	str	w2, [sp, #12]
  405d00:	b	405d30 <ferror@plt+0x4220>
  405d04:	ldr	x0, [sp, #24]
  405d08:	ldrsb	w1, [x0]
  405d0c:	ldr	w0, [sp, #12]
  405d10:	sxtb	w0, w0
  405d14:	cmp	w1, w0
  405d18:	b.ne	405d24 <ferror@plt+0x4214>  // b.any
  405d1c:	ldr	x0, [sp, #24]
  405d20:	b	405d58 <ferror@plt+0x4248>
  405d24:	ldr	x0, [sp, #24]
  405d28:	add	x0, x0, #0x1
  405d2c:	str	x0, [sp, #24]
  405d30:	ldr	x0, [sp, #16]
  405d34:	sub	x1, x0, #0x1
  405d38:	str	x1, [sp, #16]
  405d3c:	cmp	x0, #0x0
  405d40:	b.eq	405d54 <ferror@plt+0x4244>  // b.none
  405d44:	ldr	x0, [sp, #24]
  405d48:	ldrsb	w0, [x0]
  405d4c:	cmp	w0, #0x0
  405d50:	b.ne	405d04 <ferror@plt+0x41f4>  // b.any
  405d54:	mov	x0, #0x0                   	// #0
  405d58:	add	sp, sp, #0x20
  405d5c:	ret
  405d60:	stp	x29, x30, [sp, #-48]!
  405d64:	mov	x29, sp
  405d68:	str	x0, [sp, #24]
  405d6c:	str	x1, [sp, #16]
  405d70:	ldr	x1, [sp, #16]
  405d74:	ldr	x0, [sp, #24]
  405d78:	bl	405eb4 <ferror@plt+0x43a4>
  405d7c:	str	w0, [sp, #44]
  405d80:	ldr	w0, [sp, #44]
  405d84:	cmn	w0, #0x8, lsl #12
  405d88:	b.lt	405d9c <ferror@plt+0x428c>  // b.tstop
  405d8c:	ldr	w1, [sp, #44]
  405d90:	mov	w0, #0x7fff                	// #32767
  405d94:	cmp	w1, w0
  405d98:	b.le	405dd0 <ferror@plt+0x42c0>
  405d9c:	bl	401a90 <__errno_location@plt>
  405da0:	mov	x1, x0
  405da4:	mov	w0, #0x22                  	// #34
  405da8:	str	w0, [x1]
  405dac:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  405db0:	add	x0, x0, #0x240
  405db4:	ldr	w4, [x0]
  405db8:	ldr	x3, [sp, #24]
  405dbc:	ldr	x2, [sp, #16]
  405dc0:	adrp	x0, 408000 <ferror@plt+0x64f0>
  405dc4:	add	x1, x0, #0xe60
  405dc8:	mov	w0, w4
  405dcc:	bl	401af0 <err@plt>
  405dd0:	ldr	w0, [sp, #44]
  405dd4:	sxth	w0, w0
  405dd8:	ldp	x29, x30, [sp], #48
  405ddc:	ret
  405de0:	stp	x29, x30, [sp, #-64]!
  405de4:	mov	x29, sp
  405de8:	str	x0, [sp, #40]
  405dec:	str	x1, [sp, #32]
  405df0:	str	w2, [sp, #28]
  405df4:	ldr	w2, [sp, #28]
  405df8:	ldr	x1, [sp, #32]
  405dfc:	ldr	x0, [sp, #40]
  405e00:	bl	405f34 <ferror@plt+0x4424>
  405e04:	str	w0, [sp, #60]
  405e08:	ldr	w1, [sp, #60]
  405e0c:	mov	w0, #0xffff                	// #65535
  405e10:	cmp	w1, w0
  405e14:	b.ls	405e4c <ferror@plt+0x433c>  // b.plast
  405e18:	bl	401a90 <__errno_location@plt>
  405e1c:	mov	x1, x0
  405e20:	mov	w0, #0x22                  	// #34
  405e24:	str	w0, [x1]
  405e28:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  405e2c:	add	x0, x0, #0x240
  405e30:	ldr	w4, [x0]
  405e34:	ldr	x3, [sp, #40]
  405e38:	ldr	x2, [sp, #32]
  405e3c:	adrp	x0, 408000 <ferror@plt+0x64f0>
  405e40:	add	x1, x0, #0xe60
  405e44:	mov	w0, w4
  405e48:	bl	401af0 <err@plt>
  405e4c:	ldr	w0, [sp, #60]
  405e50:	and	w0, w0, #0xffff
  405e54:	ldp	x29, x30, [sp], #64
  405e58:	ret
  405e5c:	stp	x29, x30, [sp, #-32]!
  405e60:	mov	x29, sp
  405e64:	str	x0, [sp, #24]
  405e68:	str	x1, [sp, #16]
  405e6c:	mov	w2, #0xa                   	// #10
  405e70:	ldr	x1, [sp, #16]
  405e74:	ldr	x0, [sp, #24]
  405e78:	bl	405de0 <ferror@plt+0x42d0>
  405e7c:	and	w0, w0, #0xffff
  405e80:	ldp	x29, x30, [sp], #32
  405e84:	ret
  405e88:	stp	x29, x30, [sp, #-32]!
  405e8c:	mov	x29, sp
  405e90:	str	x0, [sp, #24]
  405e94:	str	x1, [sp, #16]
  405e98:	mov	w2, #0x10                  	// #16
  405e9c:	ldr	x1, [sp, #16]
  405ea0:	ldr	x0, [sp, #24]
  405ea4:	bl	405de0 <ferror@plt+0x42d0>
  405ea8:	and	w0, w0, #0xffff
  405eac:	ldp	x29, x30, [sp], #32
  405eb0:	ret
  405eb4:	stp	x29, x30, [sp, #-48]!
  405eb8:	mov	x29, sp
  405ebc:	str	x0, [sp, #24]
  405ec0:	str	x1, [sp, #16]
  405ec4:	ldr	x1, [sp, #16]
  405ec8:	ldr	x0, [sp, #24]
  405ecc:	bl	405ffc <ferror@plt+0x44ec>
  405ed0:	str	x0, [sp, #40]
  405ed4:	ldr	x1, [sp, #40]
  405ed8:	mov	x0, #0xffffffff80000000    	// #-2147483648
  405edc:	cmp	x1, x0
  405ee0:	b.lt	405ef4 <ferror@plt+0x43e4>  // b.tstop
  405ee4:	ldr	x1, [sp, #40]
  405ee8:	mov	x0, #0x7fffffff            	// #2147483647
  405eec:	cmp	x1, x0
  405ef0:	b.le	405f28 <ferror@plt+0x4418>
  405ef4:	bl	401a90 <__errno_location@plt>
  405ef8:	mov	x1, x0
  405efc:	mov	w0, #0x22                  	// #34
  405f00:	str	w0, [x1]
  405f04:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  405f08:	add	x0, x0, #0x240
  405f0c:	ldr	w4, [x0]
  405f10:	ldr	x3, [sp, #24]
  405f14:	ldr	x2, [sp, #16]
  405f18:	adrp	x0, 408000 <ferror@plt+0x64f0>
  405f1c:	add	x1, x0, #0xe60
  405f20:	mov	w0, w4
  405f24:	bl	401af0 <err@plt>
  405f28:	ldr	x0, [sp, #40]
  405f2c:	ldp	x29, x30, [sp], #48
  405f30:	ret
  405f34:	stp	x29, x30, [sp, #-64]!
  405f38:	mov	x29, sp
  405f3c:	str	x0, [sp, #40]
  405f40:	str	x1, [sp, #32]
  405f44:	str	w2, [sp, #28]
  405f48:	ldr	w2, [sp, #28]
  405f4c:	ldr	x1, [sp, #32]
  405f50:	ldr	x0, [sp, #40]
  405f54:	bl	4060fc <ferror@plt+0x45ec>
  405f58:	str	x0, [sp, #56]
  405f5c:	ldr	x1, [sp, #56]
  405f60:	mov	x0, #0xffffffff            	// #4294967295
  405f64:	cmp	x1, x0
  405f68:	b.ls	405fa0 <ferror@plt+0x4490>  // b.plast
  405f6c:	bl	401a90 <__errno_location@plt>
  405f70:	mov	x1, x0
  405f74:	mov	w0, #0x22                  	// #34
  405f78:	str	w0, [x1]
  405f7c:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  405f80:	add	x0, x0, #0x240
  405f84:	ldr	w4, [x0]
  405f88:	ldr	x3, [sp, #40]
  405f8c:	ldr	x2, [sp, #32]
  405f90:	adrp	x0, 408000 <ferror@plt+0x64f0>
  405f94:	add	x1, x0, #0xe60
  405f98:	mov	w0, w4
  405f9c:	bl	401af0 <err@plt>
  405fa0:	ldr	x0, [sp, #56]
  405fa4:	ldp	x29, x30, [sp], #64
  405fa8:	ret
  405fac:	stp	x29, x30, [sp, #-32]!
  405fb0:	mov	x29, sp
  405fb4:	str	x0, [sp, #24]
  405fb8:	str	x1, [sp, #16]
  405fbc:	mov	w2, #0xa                   	// #10
  405fc0:	ldr	x1, [sp, #16]
  405fc4:	ldr	x0, [sp, #24]
  405fc8:	bl	405f34 <ferror@plt+0x4424>
  405fcc:	ldp	x29, x30, [sp], #32
  405fd0:	ret
  405fd4:	stp	x29, x30, [sp, #-32]!
  405fd8:	mov	x29, sp
  405fdc:	str	x0, [sp, #24]
  405fe0:	str	x1, [sp, #16]
  405fe4:	mov	w2, #0x10                  	// #16
  405fe8:	ldr	x1, [sp, #16]
  405fec:	ldr	x0, [sp, #24]
  405ff0:	bl	405f34 <ferror@plt+0x4424>
  405ff4:	ldp	x29, x30, [sp], #32
  405ff8:	ret
  405ffc:	stp	x29, x30, [sp, #-48]!
  406000:	mov	x29, sp
  406004:	str	x0, [sp, #24]
  406008:	str	x1, [sp, #16]
  40600c:	str	xzr, [sp, #32]
  406010:	bl	401a90 <__errno_location@plt>
  406014:	str	wzr, [x0]
  406018:	ldr	x0, [sp, #24]
  40601c:	cmp	x0, #0x0
  406020:	b.eq	406090 <ferror@plt+0x4580>  // b.none
  406024:	ldr	x0, [sp, #24]
  406028:	ldrsb	w0, [x0]
  40602c:	cmp	w0, #0x0
  406030:	b.eq	406090 <ferror@plt+0x4580>  // b.none
  406034:	add	x0, sp, #0x20
  406038:	mov	w2, #0xa                   	// #10
  40603c:	mov	x1, x0
  406040:	ldr	x0, [sp, #24]
  406044:	bl	401730 <strtoimax@plt>
  406048:	str	x0, [sp, #40]
  40604c:	bl	401a90 <__errno_location@plt>
  406050:	ldr	w0, [x0]
  406054:	cmp	w0, #0x0
  406058:	b.ne	406098 <ferror@plt+0x4588>  // b.any
  40605c:	ldr	x0, [sp, #32]
  406060:	ldr	x1, [sp, #24]
  406064:	cmp	x1, x0
  406068:	b.eq	406098 <ferror@plt+0x4588>  // b.none
  40606c:	ldr	x0, [sp, #32]
  406070:	cmp	x0, #0x0
  406074:	b.eq	406088 <ferror@plt+0x4578>  // b.none
  406078:	ldr	x0, [sp, #32]
  40607c:	ldrsb	w0, [x0]
  406080:	cmp	w0, #0x0
  406084:	b.ne	406098 <ferror@plt+0x4588>  // b.any
  406088:	ldr	x0, [sp, #40]
  40608c:	b	4060f4 <ferror@plt+0x45e4>
  406090:	nop
  406094:	b	40609c <ferror@plt+0x458c>
  406098:	nop
  40609c:	bl	401a90 <__errno_location@plt>
  4060a0:	ldr	w0, [x0]
  4060a4:	cmp	w0, #0x22
  4060a8:	b.ne	4060d0 <ferror@plt+0x45c0>  // b.any
  4060ac:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  4060b0:	add	x0, x0, #0x240
  4060b4:	ldr	w4, [x0]
  4060b8:	ldr	x3, [sp, #24]
  4060bc:	ldr	x2, [sp, #16]
  4060c0:	adrp	x0, 408000 <ferror@plt+0x64f0>
  4060c4:	add	x1, x0, #0xe60
  4060c8:	mov	w0, w4
  4060cc:	bl	401af0 <err@plt>
  4060d0:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  4060d4:	add	x0, x0, #0x240
  4060d8:	ldr	w4, [x0]
  4060dc:	ldr	x3, [sp, #24]
  4060e0:	ldr	x2, [sp, #16]
  4060e4:	adrp	x0, 408000 <ferror@plt+0x64f0>
  4060e8:	add	x1, x0, #0xe60
  4060ec:	mov	w0, w4
  4060f0:	bl	401a40 <errx@plt>
  4060f4:	ldp	x29, x30, [sp], #48
  4060f8:	ret
  4060fc:	stp	x29, x30, [sp, #-64]!
  406100:	mov	x29, sp
  406104:	str	x0, [sp, #40]
  406108:	str	x1, [sp, #32]
  40610c:	str	w2, [sp, #28]
  406110:	str	xzr, [sp, #48]
  406114:	bl	401a90 <__errno_location@plt>
  406118:	str	wzr, [x0]
  40611c:	ldr	x0, [sp, #40]
  406120:	cmp	x0, #0x0
  406124:	b.eq	406194 <ferror@plt+0x4684>  // b.none
  406128:	ldr	x0, [sp, #40]
  40612c:	ldrsb	w0, [x0]
  406130:	cmp	w0, #0x0
  406134:	b.eq	406194 <ferror@plt+0x4684>  // b.none
  406138:	add	x0, sp, #0x30
  40613c:	ldr	w2, [sp, #28]
  406140:	mov	x1, x0
  406144:	ldr	x0, [sp, #40]
  406148:	bl	4018f0 <strtoumax@plt>
  40614c:	str	x0, [sp, #56]
  406150:	bl	401a90 <__errno_location@plt>
  406154:	ldr	w0, [x0]
  406158:	cmp	w0, #0x0
  40615c:	b.ne	40619c <ferror@plt+0x468c>  // b.any
  406160:	ldr	x0, [sp, #48]
  406164:	ldr	x1, [sp, #40]
  406168:	cmp	x1, x0
  40616c:	b.eq	40619c <ferror@plt+0x468c>  // b.none
  406170:	ldr	x0, [sp, #48]
  406174:	cmp	x0, #0x0
  406178:	b.eq	40618c <ferror@plt+0x467c>  // b.none
  40617c:	ldr	x0, [sp, #48]
  406180:	ldrsb	w0, [x0]
  406184:	cmp	w0, #0x0
  406188:	b.ne	40619c <ferror@plt+0x468c>  // b.any
  40618c:	ldr	x0, [sp, #56]
  406190:	b	4061f8 <ferror@plt+0x46e8>
  406194:	nop
  406198:	b	4061a0 <ferror@plt+0x4690>
  40619c:	nop
  4061a0:	bl	401a90 <__errno_location@plt>
  4061a4:	ldr	w0, [x0]
  4061a8:	cmp	w0, #0x22
  4061ac:	b.ne	4061d4 <ferror@plt+0x46c4>  // b.any
  4061b0:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  4061b4:	add	x0, x0, #0x240
  4061b8:	ldr	w4, [x0]
  4061bc:	ldr	x3, [sp, #40]
  4061c0:	ldr	x2, [sp, #32]
  4061c4:	adrp	x0, 408000 <ferror@plt+0x64f0>
  4061c8:	add	x1, x0, #0xe60
  4061cc:	mov	w0, w4
  4061d0:	bl	401af0 <err@plt>
  4061d4:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  4061d8:	add	x0, x0, #0x240
  4061dc:	ldr	w4, [x0]
  4061e0:	ldr	x3, [sp, #40]
  4061e4:	ldr	x2, [sp, #32]
  4061e8:	adrp	x0, 408000 <ferror@plt+0x64f0>
  4061ec:	add	x1, x0, #0xe60
  4061f0:	mov	w0, w4
  4061f4:	bl	401a40 <errx@plt>
  4061f8:	ldp	x29, x30, [sp], #64
  4061fc:	ret
  406200:	stp	x29, x30, [sp, #-32]!
  406204:	mov	x29, sp
  406208:	str	x0, [sp, #24]
  40620c:	str	x1, [sp, #16]
  406210:	mov	w2, #0xa                   	// #10
  406214:	ldr	x1, [sp, #16]
  406218:	ldr	x0, [sp, #24]
  40621c:	bl	4060fc <ferror@plt+0x45ec>
  406220:	ldp	x29, x30, [sp], #32
  406224:	ret
  406228:	stp	x29, x30, [sp, #-32]!
  40622c:	mov	x29, sp
  406230:	str	x0, [sp, #24]
  406234:	str	x1, [sp, #16]
  406238:	mov	w2, #0x10                  	// #16
  40623c:	ldr	x1, [sp, #16]
  406240:	ldr	x0, [sp, #24]
  406244:	bl	4060fc <ferror@plt+0x45ec>
  406248:	ldp	x29, x30, [sp], #32
  40624c:	ret
  406250:	stp	x29, x30, [sp, #-48]!
  406254:	mov	x29, sp
  406258:	str	x0, [sp, #24]
  40625c:	str	x1, [sp, #16]
  406260:	str	xzr, [sp, #32]
  406264:	bl	401a90 <__errno_location@plt>
  406268:	str	wzr, [x0]
  40626c:	ldr	x0, [sp, #24]
  406270:	cmp	x0, #0x0
  406274:	b.eq	4062e0 <ferror@plt+0x47d0>  // b.none
  406278:	ldr	x0, [sp, #24]
  40627c:	ldrsb	w0, [x0]
  406280:	cmp	w0, #0x0
  406284:	b.eq	4062e0 <ferror@plt+0x47d0>  // b.none
  406288:	add	x0, sp, #0x20
  40628c:	mov	x1, x0
  406290:	ldr	x0, [sp, #24]
  406294:	bl	401750 <strtod@plt>
  406298:	str	d0, [sp, #40]
  40629c:	bl	401a90 <__errno_location@plt>
  4062a0:	ldr	w0, [x0]
  4062a4:	cmp	w0, #0x0
  4062a8:	b.ne	4062e8 <ferror@plt+0x47d8>  // b.any
  4062ac:	ldr	x0, [sp, #32]
  4062b0:	ldr	x1, [sp, #24]
  4062b4:	cmp	x1, x0
  4062b8:	b.eq	4062e8 <ferror@plt+0x47d8>  // b.none
  4062bc:	ldr	x0, [sp, #32]
  4062c0:	cmp	x0, #0x0
  4062c4:	b.eq	4062d8 <ferror@plt+0x47c8>  // b.none
  4062c8:	ldr	x0, [sp, #32]
  4062cc:	ldrsb	w0, [x0]
  4062d0:	cmp	w0, #0x0
  4062d4:	b.ne	4062e8 <ferror@plt+0x47d8>  // b.any
  4062d8:	ldr	d0, [sp, #40]
  4062dc:	b	406344 <ferror@plt+0x4834>
  4062e0:	nop
  4062e4:	b	4062ec <ferror@plt+0x47dc>
  4062e8:	nop
  4062ec:	bl	401a90 <__errno_location@plt>
  4062f0:	ldr	w0, [x0]
  4062f4:	cmp	w0, #0x22
  4062f8:	b.ne	406320 <ferror@plt+0x4810>  // b.any
  4062fc:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  406300:	add	x0, x0, #0x240
  406304:	ldr	w4, [x0]
  406308:	ldr	x3, [sp, #24]
  40630c:	ldr	x2, [sp, #16]
  406310:	adrp	x0, 408000 <ferror@plt+0x64f0>
  406314:	add	x1, x0, #0xe60
  406318:	mov	w0, w4
  40631c:	bl	401af0 <err@plt>
  406320:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  406324:	add	x0, x0, #0x240
  406328:	ldr	w4, [x0]
  40632c:	ldr	x3, [sp, #24]
  406330:	ldr	x2, [sp, #16]
  406334:	adrp	x0, 408000 <ferror@plt+0x64f0>
  406338:	add	x1, x0, #0xe60
  40633c:	mov	w0, w4
  406340:	bl	401a40 <errx@plt>
  406344:	ldp	x29, x30, [sp], #48
  406348:	ret
  40634c:	stp	x29, x30, [sp, #-48]!
  406350:	mov	x29, sp
  406354:	str	x0, [sp, #24]
  406358:	str	x1, [sp, #16]
  40635c:	str	xzr, [sp, #32]
  406360:	bl	401a90 <__errno_location@plt>
  406364:	str	wzr, [x0]
  406368:	ldr	x0, [sp, #24]
  40636c:	cmp	x0, #0x0
  406370:	b.eq	4063e0 <ferror@plt+0x48d0>  // b.none
  406374:	ldr	x0, [sp, #24]
  406378:	ldrsb	w0, [x0]
  40637c:	cmp	w0, #0x0
  406380:	b.eq	4063e0 <ferror@plt+0x48d0>  // b.none
  406384:	add	x0, sp, #0x20
  406388:	mov	w2, #0xa                   	// #10
  40638c:	mov	x1, x0
  406390:	ldr	x0, [sp, #24]
  406394:	bl	401980 <strtol@plt>
  406398:	str	x0, [sp, #40]
  40639c:	bl	401a90 <__errno_location@plt>
  4063a0:	ldr	w0, [x0]
  4063a4:	cmp	w0, #0x0
  4063a8:	b.ne	4063e8 <ferror@plt+0x48d8>  // b.any
  4063ac:	ldr	x0, [sp, #32]
  4063b0:	ldr	x1, [sp, #24]
  4063b4:	cmp	x1, x0
  4063b8:	b.eq	4063e8 <ferror@plt+0x48d8>  // b.none
  4063bc:	ldr	x0, [sp, #32]
  4063c0:	cmp	x0, #0x0
  4063c4:	b.eq	4063d8 <ferror@plt+0x48c8>  // b.none
  4063c8:	ldr	x0, [sp, #32]
  4063cc:	ldrsb	w0, [x0]
  4063d0:	cmp	w0, #0x0
  4063d4:	b.ne	4063e8 <ferror@plt+0x48d8>  // b.any
  4063d8:	ldr	x0, [sp, #40]
  4063dc:	b	406444 <ferror@plt+0x4934>
  4063e0:	nop
  4063e4:	b	4063ec <ferror@plt+0x48dc>
  4063e8:	nop
  4063ec:	bl	401a90 <__errno_location@plt>
  4063f0:	ldr	w0, [x0]
  4063f4:	cmp	w0, #0x22
  4063f8:	b.ne	406420 <ferror@plt+0x4910>  // b.any
  4063fc:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  406400:	add	x0, x0, #0x240
  406404:	ldr	w4, [x0]
  406408:	ldr	x3, [sp, #24]
  40640c:	ldr	x2, [sp, #16]
  406410:	adrp	x0, 408000 <ferror@plt+0x64f0>
  406414:	add	x1, x0, #0xe60
  406418:	mov	w0, w4
  40641c:	bl	401af0 <err@plt>
  406420:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  406424:	add	x0, x0, #0x240
  406428:	ldr	w4, [x0]
  40642c:	ldr	x3, [sp, #24]
  406430:	ldr	x2, [sp, #16]
  406434:	adrp	x0, 408000 <ferror@plt+0x64f0>
  406438:	add	x1, x0, #0xe60
  40643c:	mov	w0, w4
  406440:	bl	401a40 <errx@plt>
  406444:	ldp	x29, x30, [sp], #48
  406448:	ret
  40644c:	stp	x29, x30, [sp, #-48]!
  406450:	mov	x29, sp
  406454:	str	x0, [sp, #24]
  406458:	str	x1, [sp, #16]
  40645c:	str	xzr, [sp, #32]
  406460:	bl	401a90 <__errno_location@plt>
  406464:	str	wzr, [x0]
  406468:	ldr	x0, [sp, #24]
  40646c:	cmp	x0, #0x0
  406470:	b.eq	4064e0 <ferror@plt+0x49d0>  // b.none
  406474:	ldr	x0, [sp, #24]
  406478:	ldrsb	w0, [x0]
  40647c:	cmp	w0, #0x0
  406480:	b.eq	4064e0 <ferror@plt+0x49d0>  // b.none
  406484:	add	x0, sp, #0x20
  406488:	mov	w2, #0xa                   	// #10
  40648c:	mov	x1, x0
  406490:	ldr	x0, [sp, #24]
  406494:	bl	4016e0 <strtoul@plt>
  406498:	str	x0, [sp, #40]
  40649c:	bl	401a90 <__errno_location@plt>
  4064a0:	ldr	w0, [x0]
  4064a4:	cmp	w0, #0x0
  4064a8:	b.ne	4064e8 <ferror@plt+0x49d8>  // b.any
  4064ac:	ldr	x0, [sp, #32]
  4064b0:	ldr	x1, [sp, #24]
  4064b4:	cmp	x1, x0
  4064b8:	b.eq	4064e8 <ferror@plt+0x49d8>  // b.none
  4064bc:	ldr	x0, [sp, #32]
  4064c0:	cmp	x0, #0x0
  4064c4:	b.eq	4064d8 <ferror@plt+0x49c8>  // b.none
  4064c8:	ldr	x0, [sp, #32]
  4064cc:	ldrsb	w0, [x0]
  4064d0:	cmp	w0, #0x0
  4064d4:	b.ne	4064e8 <ferror@plt+0x49d8>  // b.any
  4064d8:	ldr	x0, [sp, #40]
  4064dc:	b	406544 <ferror@plt+0x4a34>
  4064e0:	nop
  4064e4:	b	4064ec <ferror@plt+0x49dc>
  4064e8:	nop
  4064ec:	bl	401a90 <__errno_location@plt>
  4064f0:	ldr	w0, [x0]
  4064f4:	cmp	w0, #0x22
  4064f8:	b.ne	406520 <ferror@plt+0x4a10>  // b.any
  4064fc:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  406500:	add	x0, x0, #0x240
  406504:	ldr	w4, [x0]
  406508:	ldr	x3, [sp, #24]
  40650c:	ldr	x2, [sp, #16]
  406510:	adrp	x0, 408000 <ferror@plt+0x64f0>
  406514:	add	x1, x0, #0xe60
  406518:	mov	w0, w4
  40651c:	bl	401af0 <err@plt>
  406520:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  406524:	add	x0, x0, #0x240
  406528:	ldr	w4, [x0]
  40652c:	ldr	x3, [sp, #24]
  406530:	ldr	x2, [sp, #16]
  406534:	adrp	x0, 408000 <ferror@plt+0x64f0>
  406538:	add	x1, x0, #0xe60
  40653c:	mov	w0, w4
  406540:	bl	401a40 <errx@plt>
  406544:	ldp	x29, x30, [sp], #48
  406548:	ret
  40654c:	stp	x29, x30, [sp, #-48]!
  406550:	mov	x29, sp
  406554:	str	x0, [sp, #24]
  406558:	str	x1, [sp, #16]
  40655c:	add	x0, sp, #0x28
  406560:	mov	x1, x0
  406564:	ldr	x0, [sp, #24]
  406568:	bl	405988 <ferror@plt+0x3e78>
  40656c:	cmp	w0, #0x0
  406570:	b.ne	40657c <ferror@plt+0x4a6c>  // b.any
  406574:	ldr	x0, [sp, #40]
  406578:	b	4065d4 <ferror@plt+0x4ac4>
  40657c:	bl	401a90 <__errno_location@plt>
  406580:	ldr	w0, [x0]
  406584:	cmp	w0, #0x0
  406588:	b.eq	4065b0 <ferror@plt+0x4aa0>  // b.none
  40658c:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  406590:	add	x0, x0, #0x240
  406594:	ldr	w4, [x0]
  406598:	ldr	x3, [sp, #24]
  40659c:	ldr	x2, [sp, #16]
  4065a0:	adrp	x0, 408000 <ferror@plt+0x64f0>
  4065a4:	add	x1, x0, #0xe60
  4065a8:	mov	w0, w4
  4065ac:	bl	401af0 <err@plt>
  4065b0:	adrp	x0, 41a000 <ferror@plt+0x184f0>
  4065b4:	add	x0, x0, #0x240
  4065b8:	ldr	w4, [x0]
  4065bc:	ldr	x3, [sp, #24]
  4065c0:	ldr	x2, [sp, #16]
  4065c4:	adrp	x0, 408000 <ferror@plt+0x64f0>
  4065c8:	add	x1, x0, #0xe60
  4065cc:	mov	w0, w4
  4065d0:	bl	401a40 <errx@plt>
  4065d4:	ldp	x29, x30, [sp], #48
  4065d8:	ret
  4065dc:	stp	x29, x30, [sp, #-64]!
  4065e0:	mov	x29, sp
  4065e4:	str	x0, [sp, #40]
  4065e8:	str	x1, [sp, #32]
  4065ec:	str	x2, [sp, #24]
  4065f0:	ldr	x1, [sp, #24]
  4065f4:	ldr	x0, [sp, #40]
  4065f8:	bl	406250 <ferror@plt+0x4740>
  4065fc:	str	d0, [sp, #56]
  406600:	ldr	d0, [sp, #56]
  406604:	fcvtzs	d0, d0
  406608:	ldr	x0, [sp, #32]
  40660c:	str	d0, [x0]
  406610:	ldr	x0, [sp, #32]
  406614:	ldr	d0, [x0]
  406618:	scvtf	d0, d0
  40661c:	ldr	d1, [sp, #56]
  406620:	fsub	d0, d1, d0
  406624:	mov	x0, #0x848000000000        	// #145685290680320
  406628:	movk	x0, #0x412e, lsl #48
  40662c:	fmov	d1, x0
  406630:	fmul	d0, d0, d1
  406634:	fcvtzs	d0, d0
  406638:	ldr	x0, [sp, #32]
  40663c:	str	d0, [x0, #8]
  406640:	nop
  406644:	ldp	x29, x30, [sp], #64
  406648:	ret
  40664c:	sub	sp, sp, #0x20
  406650:	str	w0, [sp, #12]
  406654:	str	x1, [sp]
  406658:	strh	wzr, [sp, #30]
  40665c:	ldr	w0, [sp, #12]
  406660:	and	w0, w0, #0xf000
  406664:	cmp	w0, #0x4, lsl #12
  406668:	b.ne	406690 <ferror@plt+0x4b80>  // b.any
  40666c:	ldrh	w0, [sp, #30]
  406670:	add	w1, w0, #0x1
  406674:	strh	w1, [sp, #30]
  406678:	and	x0, x0, #0xffff
  40667c:	ldr	x1, [sp]
  406680:	add	x0, x1, x0
  406684:	mov	w1, #0x64                  	// #100
  406688:	strb	w1, [x0]
  40668c:	b	4067c4 <ferror@plt+0x4cb4>
  406690:	ldr	w0, [sp, #12]
  406694:	and	w0, w0, #0xf000
  406698:	cmp	w0, #0xa, lsl #12
  40669c:	b.ne	4066c4 <ferror@plt+0x4bb4>  // b.any
  4066a0:	ldrh	w0, [sp, #30]
  4066a4:	add	w1, w0, #0x1
  4066a8:	strh	w1, [sp, #30]
  4066ac:	and	x0, x0, #0xffff
  4066b0:	ldr	x1, [sp]
  4066b4:	add	x0, x1, x0
  4066b8:	mov	w1, #0x6c                  	// #108
  4066bc:	strb	w1, [x0]
  4066c0:	b	4067c4 <ferror@plt+0x4cb4>
  4066c4:	ldr	w0, [sp, #12]
  4066c8:	and	w0, w0, #0xf000
  4066cc:	cmp	w0, #0x2, lsl #12
  4066d0:	b.ne	4066f8 <ferror@plt+0x4be8>  // b.any
  4066d4:	ldrh	w0, [sp, #30]
  4066d8:	add	w1, w0, #0x1
  4066dc:	strh	w1, [sp, #30]
  4066e0:	and	x0, x0, #0xffff
  4066e4:	ldr	x1, [sp]
  4066e8:	add	x0, x1, x0
  4066ec:	mov	w1, #0x63                  	// #99
  4066f0:	strb	w1, [x0]
  4066f4:	b	4067c4 <ferror@plt+0x4cb4>
  4066f8:	ldr	w0, [sp, #12]
  4066fc:	and	w0, w0, #0xf000
  406700:	cmp	w0, #0x6, lsl #12
  406704:	b.ne	40672c <ferror@plt+0x4c1c>  // b.any
  406708:	ldrh	w0, [sp, #30]
  40670c:	add	w1, w0, #0x1
  406710:	strh	w1, [sp, #30]
  406714:	and	x0, x0, #0xffff
  406718:	ldr	x1, [sp]
  40671c:	add	x0, x1, x0
  406720:	mov	w1, #0x62                  	// #98
  406724:	strb	w1, [x0]
  406728:	b	4067c4 <ferror@plt+0x4cb4>
  40672c:	ldr	w0, [sp, #12]
  406730:	and	w0, w0, #0xf000
  406734:	cmp	w0, #0xc, lsl #12
  406738:	b.ne	406760 <ferror@plt+0x4c50>  // b.any
  40673c:	ldrh	w0, [sp, #30]
  406740:	add	w1, w0, #0x1
  406744:	strh	w1, [sp, #30]
  406748:	and	x0, x0, #0xffff
  40674c:	ldr	x1, [sp]
  406750:	add	x0, x1, x0
  406754:	mov	w1, #0x73                  	// #115
  406758:	strb	w1, [x0]
  40675c:	b	4067c4 <ferror@plt+0x4cb4>
  406760:	ldr	w0, [sp, #12]
  406764:	and	w0, w0, #0xf000
  406768:	cmp	w0, #0x1, lsl #12
  40676c:	b.ne	406794 <ferror@plt+0x4c84>  // b.any
  406770:	ldrh	w0, [sp, #30]
  406774:	add	w1, w0, #0x1
  406778:	strh	w1, [sp, #30]
  40677c:	and	x0, x0, #0xffff
  406780:	ldr	x1, [sp]
  406784:	add	x0, x1, x0
  406788:	mov	w1, #0x70                  	// #112
  40678c:	strb	w1, [x0]
  406790:	b	4067c4 <ferror@plt+0x4cb4>
  406794:	ldr	w0, [sp, #12]
  406798:	and	w0, w0, #0xf000
  40679c:	cmp	w0, #0x8, lsl #12
  4067a0:	b.ne	4067c4 <ferror@plt+0x4cb4>  // b.any
  4067a4:	ldrh	w0, [sp, #30]
  4067a8:	add	w1, w0, #0x1
  4067ac:	strh	w1, [sp, #30]
  4067b0:	and	x0, x0, #0xffff
  4067b4:	ldr	x1, [sp]
  4067b8:	add	x0, x1, x0
  4067bc:	mov	w1, #0x2d                  	// #45
  4067c0:	strb	w1, [x0]
  4067c4:	ldr	w0, [sp, #12]
  4067c8:	and	w0, w0, #0x100
  4067cc:	cmp	w0, #0x0
  4067d0:	b.eq	4067dc <ferror@plt+0x4ccc>  // b.none
  4067d4:	mov	w0, #0x72                  	// #114
  4067d8:	b	4067e0 <ferror@plt+0x4cd0>
  4067dc:	mov	w0, #0x2d                  	// #45
  4067e0:	ldrh	w1, [sp, #30]
  4067e4:	add	w2, w1, #0x1
  4067e8:	strh	w2, [sp, #30]
  4067ec:	and	x1, x1, #0xffff
  4067f0:	ldr	x2, [sp]
  4067f4:	add	x1, x2, x1
  4067f8:	strb	w0, [x1]
  4067fc:	ldr	w0, [sp, #12]
  406800:	and	w0, w0, #0x80
  406804:	cmp	w0, #0x0
  406808:	b.eq	406814 <ferror@plt+0x4d04>  // b.none
  40680c:	mov	w0, #0x77                  	// #119
  406810:	b	406818 <ferror@plt+0x4d08>
  406814:	mov	w0, #0x2d                  	// #45
  406818:	ldrh	w1, [sp, #30]
  40681c:	add	w2, w1, #0x1
  406820:	strh	w2, [sp, #30]
  406824:	and	x1, x1, #0xffff
  406828:	ldr	x2, [sp]
  40682c:	add	x1, x2, x1
  406830:	strb	w0, [x1]
  406834:	ldr	w0, [sp, #12]
  406838:	and	w0, w0, #0x800
  40683c:	cmp	w0, #0x0
  406840:	b.eq	406864 <ferror@plt+0x4d54>  // b.none
  406844:	ldr	w0, [sp, #12]
  406848:	and	w0, w0, #0x40
  40684c:	cmp	w0, #0x0
  406850:	b.eq	40685c <ferror@plt+0x4d4c>  // b.none
  406854:	mov	w0, #0x73                  	// #115
  406858:	b	406880 <ferror@plt+0x4d70>
  40685c:	mov	w0, #0x53                  	// #83
  406860:	b	406880 <ferror@plt+0x4d70>
  406864:	ldr	w0, [sp, #12]
  406868:	and	w0, w0, #0x40
  40686c:	cmp	w0, #0x0
  406870:	b.eq	40687c <ferror@plt+0x4d6c>  // b.none
  406874:	mov	w0, #0x78                  	// #120
  406878:	b	406880 <ferror@plt+0x4d70>
  40687c:	mov	w0, #0x2d                  	// #45
  406880:	ldrh	w1, [sp, #30]
  406884:	add	w2, w1, #0x1
  406888:	strh	w2, [sp, #30]
  40688c:	and	x1, x1, #0xffff
  406890:	ldr	x2, [sp]
  406894:	add	x1, x2, x1
  406898:	strb	w0, [x1]
  40689c:	ldr	w0, [sp, #12]
  4068a0:	and	w0, w0, #0x20
  4068a4:	cmp	w0, #0x0
  4068a8:	b.eq	4068b4 <ferror@plt+0x4da4>  // b.none
  4068ac:	mov	w0, #0x72                  	// #114
  4068b0:	b	4068b8 <ferror@plt+0x4da8>
  4068b4:	mov	w0, #0x2d                  	// #45
  4068b8:	ldrh	w1, [sp, #30]
  4068bc:	add	w2, w1, #0x1
  4068c0:	strh	w2, [sp, #30]
  4068c4:	and	x1, x1, #0xffff
  4068c8:	ldr	x2, [sp]
  4068cc:	add	x1, x2, x1
  4068d0:	strb	w0, [x1]
  4068d4:	ldr	w0, [sp, #12]
  4068d8:	and	w0, w0, #0x10
  4068dc:	cmp	w0, #0x0
  4068e0:	b.eq	4068ec <ferror@plt+0x4ddc>  // b.none
  4068e4:	mov	w0, #0x77                  	// #119
  4068e8:	b	4068f0 <ferror@plt+0x4de0>
  4068ec:	mov	w0, #0x2d                  	// #45
  4068f0:	ldrh	w1, [sp, #30]
  4068f4:	add	w2, w1, #0x1
  4068f8:	strh	w2, [sp, #30]
  4068fc:	and	x1, x1, #0xffff
  406900:	ldr	x2, [sp]
  406904:	add	x1, x2, x1
  406908:	strb	w0, [x1]
  40690c:	ldr	w0, [sp, #12]
  406910:	and	w0, w0, #0x400
  406914:	cmp	w0, #0x0
  406918:	b.eq	40693c <ferror@plt+0x4e2c>  // b.none
  40691c:	ldr	w0, [sp, #12]
  406920:	and	w0, w0, #0x8
  406924:	cmp	w0, #0x0
  406928:	b.eq	406934 <ferror@plt+0x4e24>  // b.none
  40692c:	mov	w0, #0x73                  	// #115
  406930:	b	406958 <ferror@plt+0x4e48>
  406934:	mov	w0, #0x53                  	// #83
  406938:	b	406958 <ferror@plt+0x4e48>
  40693c:	ldr	w0, [sp, #12]
  406940:	and	w0, w0, #0x8
  406944:	cmp	w0, #0x0
  406948:	b.eq	406954 <ferror@plt+0x4e44>  // b.none
  40694c:	mov	w0, #0x78                  	// #120
  406950:	b	406958 <ferror@plt+0x4e48>
  406954:	mov	w0, #0x2d                  	// #45
  406958:	ldrh	w1, [sp, #30]
  40695c:	add	w2, w1, #0x1
  406960:	strh	w2, [sp, #30]
  406964:	and	x1, x1, #0xffff
  406968:	ldr	x2, [sp]
  40696c:	add	x1, x2, x1
  406970:	strb	w0, [x1]
  406974:	ldr	w0, [sp, #12]
  406978:	and	w0, w0, #0x4
  40697c:	cmp	w0, #0x0
  406980:	b.eq	40698c <ferror@plt+0x4e7c>  // b.none
  406984:	mov	w0, #0x72                  	// #114
  406988:	b	406990 <ferror@plt+0x4e80>
  40698c:	mov	w0, #0x2d                  	// #45
  406990:	ldrh	w1, [sp, #30]
  406994:	add	w2, w1, #0x1
  406998:	strh	w2, [sp, #30]
  40699c:	and	x1, x1, #0xffff
  4069a0:	ldr	x2, [sp]
  4069a4:	add	x1, x2, x1
  4069a8:	strb	w0, [x1]
  4069ac:	ldr	w0, [sp, #12]
  4069b0:	and	w0, w0, #0x2
  4069b4:	cmp	w0, #0x0
  4069b8:	b.eq	4069c4 <ferror@plt+0x4eb4>  // b.none
  4069bc:	mov	w0, #0x77                  	// #119
  4069c0:	b	4069c8 <ferror@plt+0x4eb8>
  4069c4:	mov	w0, #0x2d                  	// #45
  4069c8:	ldrh	w1, [sp, #30]
  4069cc:	add	w2, w1, #0x1
  4069d0:	strh	w2, [sp, #30]
  4069d4:	and	x1, x1, #0xffff
  4069d8:	ldr	x2, [sp]
  4069dc:	add	x1, x2, x1
  4069e0:	strb	w0, [x1]
  4069e4:	ldr	w0, [sp, #12]
  4069e8:	and	w0, w0, #0x200
  4069ec:	cmp	w0, #0x0
  4069f0:	b.eq	406a14 <ferror@plt+0x4f04>  // b.none
  4069f4:	ldr	w0, [sp, #12]
  4069f8:	and	w0, w0, #0x1
  4069fc:	cmp	w0, #0x0
  406a00:	b.eq	406a0c <ferror@plt+0x4efc>  // b.none
  406a04:	mov	w0, #0x74                  	// #116
  406a08:	b	406a30 <ferror@plt+0x4f20>
  406a0c:	mov	w0, #0x54                  	// #84
  406a10:	b	406a30 <ferror@plt+0x4f20>
  406a14:	ldr	w0, [sp, #12]
  406a18:	and	w0, w0, #0x1
  406a1c:	cmp	w0, #0x0
  406a20:	b.eq	406a2c <ferror@plt+0x4f1c>  // b.none
  406a24:	mov	w0, #0x78                  	// #120
  406a28:	b	406a30 <ferror@plt+0x4f20>
  406a2c:	mov	w0, #0x2d                  	// #45
  406a30:	ldrh	w1, [sp, #30]
  406a34:	add	w2, w1, #0x1
  406a38:	strh	w2, [sp, #30]
  406a3c:	and	x1, x1, #0xffff
  406a40:	ldr	x2, [sp]
  406a44:	add	x1, x2, x1
  406a48:	strb	w0, [x1]
  406a4c:	ldrh	w0, [sp, #30]
  406a50:	ldr	x1, [sp]
  406a54:	add	x0, x1, x0
  406a58:	strb	wzr, [x0]
  406a5c:	ldr	x0, [sp]
  406a60:	add	sp, sp, #0x20
  406a64:	ret
  406a68:	sub	sp, sp, #0x20
  406a6c:	str	x0, [sp, #8]
  406a70:	mov	w0, #0xa                   	// #10
  406a74:	str	w0, [sp, #28]
  406a78:	b	406aa0 <ferror@plt+0x4f90>
  406a7c:	ldr	w0, [sp, #28]
  406a80:	mov	x1, #0x1                   	// #1
  406a84:	lsl	x0, x1, x0
  406a88:	ldr	x1, [sp, #8]
  406a8c:	cmp	x1, x0
  406a90:	b.cc	406ab0 <ferror@plt+0x4fa0>  // b.lo, b.ul, b.last
  406a94:	ldr	w0, [sp, #28]
  406a98:	add	w0, w0, #0xa
  406a9c:	str	w0, [sp, #28]
  406aa0:	ldr	w0, [sp, #28]
  406aa4:	cmp	w0, #0x3c
  406aa8:	b.le	406a7c <ferror@plt+0x4f6c>
  406aac:	b	406ab4 <ferror@plt+0x4fa4>
  406ab0:	nop
  406ab4:	ldr	w0, [sp, #28]
  406ab8:	sub	w0, w0, #0xa
  406abc:	add	sp, sp, #0x20
  406ac0:	ret
  406ac4:	stp	x29, x30, [sp, #-128]!
  406ac8:	mov	x29, sp
  406acc:	str	w0, [sp, #28]
  406ad0:	str	x1, [sp, #16]
  406ad4:	adrp	x0, 408000 <ferror@plt+0x64f0>
  406ad8:	add	x0, x0, #0xe70
  406adc:	str	x0, [sp, #88]
  406ae0:	add	x0, sp, #0x20
  406ae4:	str	x0, [sp, #104]
  406ae8:	ldr	w0, [sp, #28]
  406aec:	and	w0, w0, #0x2
  406af0:	cmp	w0, #0x0
  406af4:	b.eq	406b0c <ferror@plt+0x4ffc>  // b.none
  406af8:	ldr	x0, [sp, #104]
  406afc:	add	x1, x0, #0x1
  406b00:	str	x1, [sp, #104]
  406b04:	mov	w1, #0x20                  	// #32
  406b08:	strb	w1, [x0]
  406b0c:	ldr	x0, [sp, #16]
  406b10:	bl	406a68 <ferror@plt+0x4f58>
  406b14:	str	w0, [sp, #84]
  406b18:	ldr	w0, [sp, #84]
  406b1c:	cmp	w0, #0x0
  406b20:	b.eq	406b4c <ferror@plt+0x503c>  // b.none
  406b24:	ldr	w0, [sp, #84]
  406b28:	mov	w1, #0x6667                	// #26215
  406b2c:	movk	w1, #0x6666, lsl #16
  406b30:	smull	x1, w0, w1
  406b34:	lsr	x1, x1, #32
  406b38:	asr	w1, w1, #2
  406b3c:	asr	w0, w0, #31
  406b40:	sub	w0, w1, w0
  406b44:	sxtw	x0, w0
  406b48:	b	406b50 <ferror@plt+0x5040>
  406b4c:	mov	x0, #0x0                   	// #0
  406b50:	ldr	x1, [sp, #88]
  406b54:	add	x0, x1, x0
  406b58:	ldrb	w0, [x0]
  406b5c:	strb	w0, [sp, #83]
  406b60:	ldr	w0, [sp, #84]
  406b64:	cmp	w0, #0x0
  406b68:	b.eq	406b7c <ferror@plt+0x506c>  // b.none
  406b6c:	ldr	w0, [sp, #84]
  406b70:	ldr	x1, [sp, #16]
  406b74:	lsr	x0, x1, x0
  406b78:	b	406b80 <ferror@plt+0x5070>
  406b7c:	ldr	x0, [sp, #16]
  406b80:	str	w0, [sp, #124]
  406b84:	ldr	w0, [sp, #84]
  406b88:	cmp	w0, #0x0
  406b8c:	b.eq	406bac <ferror@plt+0x509c>  // b.none
  406b90:	ldr	w0, [sp, #84]
  406b94:	mov	x1, #0xffffffffffffffff    	// #-1
  406b98:	lsl	x0, x1, x0
  406b9c:	mvn	x1, x0
  406ba0:	ldr	x0, [sp, #16]
  406ba4:	and	x0, x1, x0
  406ba8:	b	406bb0 <ferror@plt+0x50a0>
  406bac:	mov	x0, #0x0                   	// #0
  406bb0:	str	x0, [sp, #112]
  406bb4:	ldr	x0, [sp, #104]
  406bb8:	add	x1, x0, #0x1
  406bbc:	str	x1, [sp, #104]
  406bc0:	ldrb	w1, [sp, #83]
  406bc4:	strb	w1, [x0]
  406bc8:	ldr	w0, [sp, #28]
  406bcc:	and	w0, w0, #0x1
  406bd0:	cmp	w0, #0x0
  406bd4:	b.eq	406c0c <ferror@plt+0x50fc>  // b.none
  406bd8:	ldrsb	w0, [sp, #83]
  406bdc:	cmp	w0, #0x42
  406be0:	b.eq	406c0c <ferror@plt+0x50fc>  // b.none
  406be4:	ldr	x0, [sp, #104]
  406be8:	add	x1, x0, #0x1
  406bec:	str	x1, [sp, #104]
  406bf0:	mov	w1, #0x69                  	// #105
  406bf4:	strb	w1, [x0]
  406bf8:	ldr	x0, [sp, #104]
  406bfc:	add	x1, x0, #0x1
  406c00:	str	x1, [sp, #104]
  406c04:	mov	w1, #0x42                  	// #66
  406c08:	strb	w1, [x0]
  406c0c:	ldr	x0, [sp, #104]
  406c10:	strb	wzr, [x0]
  406c14:	ldr	x0, [sp, #112]
  406c18:	cmp	x0, #0x0
  406c1c:	b.eq	406cf4 <ferror@plt+0x51e4>  // b.none
  406c20:	ldr	w0, [sp, #28]
  406c24:	and	w0, w0, #0x4
  406c28:	cmp	w0, #0x0
  406c2c:	b.eq	406ca4 <ferror@plt+0x5194>  // b.none
  406c30:	ldr	w0, [sp, #84]
  406c34:	sub	w0, w0, #0xa
  406c38:	ldr	x1, [sp, #112]
  406c3c:	lsr	x0, x1, x0
  406c40:	add	x1, x0, #0x5
  406c44:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  406c48:	movk	x0, #0xcccd
  406c4c:	umulh	x0, x1, x0
  406c50:	lsr	x0, x0, #3
  406c54:	str	x0, [sp, #112]
  406c58:	ldr	x2, [sp, #112]
  406c5c:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  406c60:	movk	x0, #0xcccd
  406c64:	umulh	x0, x2, x0
  406c68:	lsr	x1, x0, #3
  406c6c:	mov	x0, x1
  406c70:	lsl	x0, x0, #2
  406c74:	add	x0, x0, x1
  406c78:	lsl	x0, x0, #1
  406c7c:	sub	x1, x2, x0
  406c80:	cmp	x1, #0x0
  406c84:	b.ne	406cf4 <ferror@plt+0x51e4>  // b.any
  406c88:	ldr	x1, [sp, #112]
  406c8c:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  406c90:	movk	x0, #0xcccd
  406c94:	umulh	x0, x1, x0
  406c98:	lsr	x0, x0, #3
  406c9c:	str	x0, [sp, #112]
  406ca0:	b	406cf4 <ferror@plt+0x51e4>
  406ca4:	ldr	w0, [sp, #84]
  406ca8:	sub	w0, w0, #0xa
  406cac:	ldr	x1, [sp, #112]
  406cb0:	lsr	x0, x1, x0
  406cb4:	add	x0, x0, #0x32
  406cb8:	lsr	x1, x0, #2
  406cbc:	mov	x0, #0xf5c3                	// #62915
  406cc0:	movk	x0, #0x5c28, lsl #16
  406cc4:	movk	x0, #0xc28f, lsl #32
  406cc8:	movk	x0, #0x28f5, lsl #48
  406ccc:	umulh	x0, x1, x0
  406cd0:	lsr	x0, x0, #2
  406cd4:	str	x0, [sp, #112]
  406cd8:	ldr	x0, [sp, #112]
  406cdc:	cmp	x0, #0xa
  406ce0:	b.ne	406cf4 <ferror@plt+0x51e4>  // b.any
  406ce4:	ldr	w0, [sp, #124]
  406ce8:	add	w0, w0, #0x1
  406cec:	str	w0, [sp, #124]
  406cf0:	str	xzr, [sp, #112]
  406cf4:	ldr	x0, [sp, #112]
  406cf8:	cmp	x0, #0x0
  406cfc:	b.eq	406d80 <ferror@plt+0x5270>  // b.none
  406d00:	bl	4017b0 <localeconv@plt>
  406d04:	str	x0, [sp, #72]
  406d08:	ldr	x0, [sp, #72]
  406d0c:	cmp	x0, #0x0
  406d10:	b.eq	406d20 <ferror@plt+0x5210>  // b.none
  406d14:	ldr	x0, [sp, #72]
  406d18:	ldr	x0, [x0]
  406d1c:	b	406d24 <ferror@plt+0x5214>
  406d20:	mov	x0, #0x0                   	// #0
  406d24:	str	x0, [sp, #96]
  406d28:	ldr	x0, [sp, #96]
  406d2c:	cmp	x0, #0x0
  406d30:	b.eq	406d44 <ferror@plt+0x5234>  // b.none
  406d34:	ldr	x0, [sp, #96]
  406d38:	ldrsb	w0, [x0]
  406d3c:	cmp	w0, #0x0
  406d40:	b.ne	406d50 <ferror@plt+0x5240>  // b.any
  406d44:	adrp	x0, 408000 <ferror@plt+0x64f0>
  406d48:	add	x0, x0, #0xe78
  406d4c:	str	x0, [sp, #96]
  406d50:	add	x0, sp, #0x20
  406d54:	add	x7, sp, #0x28
  406d58:	mov	x6, x0
  406d5c:	ldr	x5, [sp, #112]
  406d60:	ldr	x4, [sp, #96]
  406d64:	ldr	w3, [sp, #124]
  406d68:	adrp	x0, 408000 <ferror@plt+0x64f0>
  406d6c:	add	x2, x0, #0xe80
  406d70:	mov	x1, #0x20                  	// #32
  406d74:	mov	x0, x7
  406d78:	bl	4017a0 <snprintf@plt>
  406d7c:	b	406da4 <ferror@plt+0x5294>
  406d80:	add	x0, sp, #0x20
  406d84:	add	x5, sp, #0x28
  406d88:	mov	x4, x0
  406d8c:	ldr	w3, [sp, #124]
  406d90:	adrp	x0, 408000 <ferror@plt+0x64f0>
  406d94:	add	x2, x0, #0xe90
  406d98:	mov	x1, #0x20                  	// #32
  406d9c:	mov	x0, x5
  406da0:	bl	4017a0 <snprintf@plt>
  406da4:	add	x0, sp, #0x28
  406da8:	bl	4018b0 <strdup@plt>
  406dac:	ldp	x29, x30, [sp], #128
  406db0:	ret
  406db4:	stp	x29, x30, [sp, #-96]!
  406db8:	mov	x29, sp
  406dbc:	str	x0, [sp, #40]
  406dc0:	str	x1, [sp, #32]
  406dc4:	str	x2, [sp, #24]
  406dc8:	str	x3, [sp, #16]
  406dcc:	str	xzr, [sp, #88]
  406dd0:	str	xzr, [sp, #72]
  406dd4:	ldr	x0, [sp, #40]
  406dd8:	cmp	x0, #0x0
  406ddc:	b.eq	406e14 <ferror@plt+0x5304>  // b.none
  406de0:	ldr	x0, [sp, #40]
  406de4:	ldrsb	w0, [x0]
  406de8:	cmp	w0, #0x0
  406dec:	b.eq	406e14 <ferror@plt+0x5304>  // b.none
  406df0:	ldr	x0, [sp, #32]
  406df4:	cmp	x0, #0x0
  406df8:	b.eq	406e14 <ferror@plt+0x5304>  // b.none
  406dfc:	ldr	x0, [sp, #24]
  406e00:	cmp	x0, #0x0
  406e04:	b.eq	406e14 <ferror@plt+0x5304>  // b.none
  406e08:	ldr	x0, [sp, #16]
  406e0c:	cmp	x0, #0x0
  406e10:	b.ne	406e1c <ferror@plt+0x530c>  // b.any
  406e14:	mov	w0, #0xffffffff            	// #-1
  406e18:	b	406f70 <ferror@plt+0x5460>
  406e1c:	ldr	x0, [sp, #40]
  406e20:	str	x0, [sp, #80]
  406e24:	b	406f48 <ferror@plt+0x5438>
  406e28:	str	xzr, [sp, #64]
  406e2c:	ldr	x1, [sp, #72]
  406e30:	ldr	x0, [sp, #24]
  406e34:	cmp	x1, x0
  406e38:	b.cc	406e44 <ferror@plt+0x5334>  // b.lo, b.ul, b.last
  406e3c:	mov	w0, #0xfffffffe            	// #-2
  406e40:	b	406f70 <ferror@plt+0x5460>
  406e44:	ldr	x0, [sp, #88]
  406e48:	cmp	x0, #0x0
  406e4c:	b.ne	406e58 <ferror@plt+0x5348>  // b.any
  406e50:	ldr	x0, [sp, #80]
  406e54:	str	x0, [sp, #88]
  406e58:	ldr	x0, [sp, #80]
  406e5c:	ldrsb	w0, [x0]
  406e60:	cmp	w0, #0x2c
  406e64:	b.ne	406e70 <ferror@plt+0x5360>  // b.any
  406e68:	ldr	x0, [sp, #80]
  406e6c:	str	x0, [sp, #64]
  406e70:	ldr	x0, [sp, #80]
  406e74:	add	x0, x0, #0x1
  406e78:	ldrsb	w0, [x0]
  406e7c:	cmp	w0, #0x0
  406e80:	b.ne	406e90 <ferror@plt+0x5380>  // b.any
  406e84:	ldr	x0, [sp, #80]
  406e88:	add	x0, x0, #0x1
  406e8c:	str	x0, [sp, #64]
  406e90:	ldr	x0, [sp, #88]
  406e94:	cmp	x0, #0x0
  406e98:	b.eq	406f38 <ferror@plt+0x5428>  // b.none
  406e9c:	ldr	x0, [sp, #64]
  406ea0:	cmp	x0, #0x0
  406ea4:	b.eq	406f38 <ferror@plt+0x5428>  // b.none
  406ea8:	ldr	x1, [sp, #64]
  406eac:	ldr	x0, [sp, #88]
  406eb0:	cmp	x1, x0
  406eb4:	b.hi	406ec0 <ferror@plt+0x53b0>  // b.pmore
  406eb8:	mov	w0, #0xffffffff            	// #-1
  406ebc:	b	406f70 <ferror@plt+0x5460>
  406ec0:	ldr	x1, [sp, #64]
  406ec4:	ldr	x0, [sp, #88]
  406ec8:	sub	x0, x1, x0
  406ecc:	ldr	x2, [sp, #16]
  406ed0:	mov	x1, x0
  406ed4:	ldr	x0, [sp, #88]
  406ed8:	blr	x2
  406edc:	str	w0, [sp, #60]
  406ee0:	ldr	w0, [sp, #60]
  406ee4:	cmn	w0, #0x1
  406ee8:	b.ne	406ef4 <ferror@plt+0x53e4>  // b.any
  406eec:	mov	w0, #0xffffffff            	// #-1
  406ef0:	b	406f70 <ferror@plt+0x5460>
  406ef4:	ldr	x0, [sp, #72]
  406ef8:	add	x1, x0, #0x1
  406efc:	str	x1, [sp, #72]
  406f00:	lsl	x0, x0, #2
  406f04:	ldr	x1, [sp, #32]
  406f08:	add	x0, x1, x0
  406f0c:	ldr	w1, [sp, #60]
  406f10:	str	w1, [x0]
  406f14:	str	xzr, [sp, #88]
  406f18:	ldr	x0, [sp, #64]
  406f1c:	cmp	x0, #0x0
  406f20:	b.eq	406f3c <ferror@plt+0x542c>  // b.none
  406f24:	ldr	x0, [sp, #64]
  406f28:	ldrsb	w0, [x0]
  406f2c:	cmp	w0, #0x0
  406f30:	b.eq	406f68 <ferror@plt+0x5458>  // b.none
  406f34:	b	406f3c <ferror@plt+0x542c>
  406f38:	nop
  406f3c:	ldr	x0, [sp, #80]
  406f40:	add	x0, x0, #0x1
  406f44:	str	x0, [sp, #80]
  406f48:	ldr	x0, [sp, #80]
  406f4c:	cmp	x0, #0x0
  406f50:	b.eq	406f6c <ferror@plt+0x545c>  // b.none
  406f54:	ldr	x0, [sp, #80]
  406f58:	ldrsb	w0, [x0]
  406f5c:	cmp	w0, #0x0
  406f60:	b.ne	406e28 <ferror@plt+0x5318>  // b.any
  406f64:	b	406f6c <ferror@plt+0x545c>
  406f68:	nop
  406f6c:	ldr	x0, [sp, #72]
  406f70:	ldp	x29, x30, [sp], #96
  406f74:	ret
  406f78:	stp	x29, x30, [sp, #-80]!
  406f7c:	mov	x29, sp
  406f80:	str	x0, [sp, #56]
  406f84:	str	x1, [sp, #48]
  406f88:	str	x2, [sp, #40]
  406f8c:	str	x3, [sp, #32]
  406f90:	str	x4, [sp, #24]
  406f94:	ldr	x0, [sp, #56]
  406f98:	cmp	x0, #0x0
  406f9c:	b.eq	406fd0 <ferror@plt+0x54c0>  // b.none
  406fa0:	ldr	x0, [sp, #56]
  406fa4:	ldrsb	w0, [x0]
  406fa8:	cmp	w0, #0x0
  406fac:	b.eq	406fd0 <ferror@plt+0x54c0>  // b.none
  406fb0:	ldr	x0, [sp, #32]
  406fb4:	cmp	x0, #0x0
  406fb8:	b.eq	406fd0 <ferror@plt+0x54c0>  // b.none
  406fbc:	ldr	x0, [sp, #32]
  406fc0:	ldr	x0, [x0]
  406fc4:	ldr	x1, [sp, #40]
  406fc8:	cmp	x1, x0
  406fcc:	b.cs	406fd8 <ferror@plt+0x54c8>  // b.hs, b.nlast
  406fd0:	mov	w0, #0xffffffff            	// #-1
  406fd4:	b	40706c <ferror@plt+0x555c>
  406fd8:	ldr	x0, [sp, #56]
  406fdc:	ldrsb	w0, [x0]
  406fe0:	cmp	w0, #0x2b
  406fe4:	b.ne	406ff8 <ferror@plt+0x54e8>  // b.any
  406fe8:	ldr	x0, [sp, #56]
  406fec:	add	x0, x0, #0x1
  406ff0:	str	x0, [sp, #72]
  406ff4:	b	407008 <ferror@plt+0x54f8>
  406ff8:	ldr	x0, [sp, #56]
  406ffc:	str	x0, [sp, #72]
  407000:	ldr	x0, [sp, #32]
  407004:	str	xzr, [x0]
  407008:	ldr	x0, [sp, #32]
  40700c:	ldr	x0, [x0]
  407010:	lsl	x0, x0, #2
  407014:	ldr	x1, [sp, #48]
  407018:	add	x4, x1, x0
  40701c:	ldr	x0, [sp, #32]
  407020:	ldr	x0, [x0]
  407024:	ldr	x1, [sp, #40]
  407028:	sub	x0, x1, x0
  40702c:	ldr	x3, [sp, #24]
  407030:	mov	x2, x0
  407034:	mov	x1, x4
  407038:	ldr	x0, [sp, #72]
  40703c:	bl	406db4 <ferror@plt+0x52a4>
  407040:	str	w0, [sp, #68]
  407044:	ldr	w0, [sp, #68]
  407048:	cmp	w0, #0x0
  40704c:	b.le	407068 <ferror@plt+0x5558>
  407050:	ldr	x0, [sp, #32]
  407054:	ldr	x1, [x0]
  407058:	ldrsw	x0, [sp, #68]
  40705c:	add	x1, x1, x0
  407060:	ldr	x0, [sp, #32]
  407064:	str	x1, [x0]
  407068:	ldr	w0, [sp, #68]
  40706c:	ldp	x29, x30, [sp], #80
  407070:	ret
  407074:	stp	x29, x30, [sp, #-80]!
  407078:	mov	x29, sp
  40707c:	str	x0, [sp, #40]
  407080:	str	x1, [sp, #32]
  407084:	str	x2, [sp, #24]
  407088:	str	xzr, [sp, #72]
  40708c:	ldr	x0, [sp, #40]
  407090:	cmp	x0, #0x0
  407094:	b.eq	4070b0 <ferror@plt+0x55a0>  // b.none
  407098:	ldr	x0, [sp, #24]
  40709c:	cmp	x0, #0x0
  4070a0:	b.eq	4070b0 <ferror@plt+0x55a0>  // b.none
  4070a4:	ldr	x0, [sp, #32]
  4070a8:	cmp	x0, #0x0
  4070ac:	b.ne	4070b8 <ferror@plt+0x55a8>  // b.any
  4070b0:	mov	w0, #0xffffffea            	// #-22
  4070b4:	b	407234 <ferror@plt+0x5724>
  4070b8:	ldr	x0, [sp, #40]
  4070bc:	str	x0, [sp, #64]
  4070c0:	b	40720c <ferror@plt+0x56fc>
  4070c4:	str	xzr, [sp, #56]
  4070c8:	ldr	x0, [sp, #72]
  4070cc:	cmp	x0, #0x0
  4070d0:	b.ne	4070dc <ferror@plt+0x55cc>  // b.any
  4070d4:	ldr	x0, [sp, #64]
  4070d8:	str	x0, [sp, #72]
  4070dc:	ldr	x0, [sp, #64]
  4070e0:	ldrsb	w0, [x0]
  4070e4:	cmp	w0, #0x2c
  4070e8:	b.ne	4070f4 <ferror@plt+0x55e4>  // b.any
  4070ec:	ldr	x0, [sp, #64]
  4070f0:	str	x0, [sp, #56]
  4070f4:	ldr	x0, [sp, #64]
  4070f8:	add	x0, x0, #0x1
  4070fc:	ldrsb	w0, [x0]
  407100:	cmp	w0, #0x0
  407104:	b.ne	407114 <ferror@plt+0x5604>  // b.any
  407108:	ldr	x0, [sp, #64]
  40710c:	add	x0, x0, #0x1
  407110:	str	x0, [sp, #56]
  407114:	ldr	x0, [sp, #72]
  407118:	cmp	x0, #0x0
  40711c:	b.eq	4071fc <ferror@plt+0x56ec>  // b.none
  407120:	ldr	x0, [sp, #56]
  407124:	cmp	x0, #0x0
  407128:	b.eq	4071fc <ferror@plt+0x56ec>  // b.none
  40712c:	ldr	x1, [sp, #56]
  407130:	ldr	x0, [sp, #72]
  407134:	cmp	x1, x0
  407138:	b.hi	407144 <ferror@plt+0x5634>  // b.pmore
  40713c:	mov	w0, #0xffffffff            	// #-1
  407140:	b	407234 <ferror@plt+0x5724>
  407144:	ldr	x1, [sp, #56]
  407148:	ldr	x0, [sp, #72]
  40714c:	sub	x0, x1, x0
  407150:	ldr	x2, [sp, #24]
  407154:	mov	x1, x0
  407158:	ldr	x0, [sp, #72]
  40715c:	blr	x2
  407160:	str	w0, [sp, #52]
  407164:	ldr	w0, [sp, #52]
  407168:	cmp	w0, #0x0
  40716c:	b.ge	407178 <ferror@plt+0x5668>  // b.tcont
  407170:	ldr	w0, [sp, #52]
  407174:	b	407234 <ferror@plt+0x5724>
  407178:	ldr	w0, [sp, #52]
  40717c:	add	w1, w0, #0x7
  407180:	cmp	w0, #0x0
  407184:	csel	w0, w1, w0, lt  // lt = tstop
  407188:	asr	w0, w0, #3
  40718c:	mov	w3, w0
  407190:	sxtw	x0, w3
  407194:	ldr	x1, [sp, #32]
  407198:	add	x0, x1, x0
  40719c:	ldrsb	w2, [x0]
  4071a0:	ldr	w0, [sp, #52]
  4071a4:	negs	w1, w0
  4071a8:	and	w0, w0, #0x7
  4071ac:	and	w1, w1, #0x7
  4071b0:	csneg	w0, w0, w1, mi  // mi = first
  4071b4:	mov	w1, #0x1                   	// #1
  4071b8:	lsl	w0, w1, w0
  4071bc:	sxtb	w1, w0
  4071c0:	sxtw	x0, w3
  4071c4:	ldr	x3, [sp, #32]
  4071c8:	add	x0, x3, x0
  4071cc:	orr	w1, w2, w1
  4071d0:	sxtb	w1, w1
  4071d4:	strb	w1, [x0]
  4071d8:	str	xzr, [sp, #72]
  4071dc:	ldr	x0, [sp, #56]
  4071e0:	cmp	x0, #0x0
  4071e4:	b.eq	407200 <ferror@plt+0x56f0>  // b.none
  4071e8:	ldr	x0, [sp, #56]
  4071ec:	ldrsb	w0, [x0]
  4071f0:	cmp	w0, #0x0
  4071f4:	b.eq	40722c <ferror@plt+0x571c>  // b.none
  4071f8:	b	407200 <ferror@plt+0x56f0>
  4071fc:	nop
  407200:	ldr	x0, [sp, #64]
  407204:	add	x0, x0, #0x1
  407208:	str	x0, [sp, #64]
  40720c:	ldr	x0, [sp, #64]
  407210:	cmp	x0, #0x0
  407214:	b.eq	407230 <ferror@plt+0x5720>  // b.none
  407218:	ldr	x0, [sp, #64]
  40721c:	ldrsb	w0, [x0]
  407220:	cmp	w0, #0x0
  407224:	b.ne	4070c4 <ferror@plt+0x55b4>  // b.any
  407228:	b	407230 <ferror@plt+0x5720>
  40722c:	nop
  407230:	mov	w0, #0x0                   	// #0
  407234:	ldp	x29, x30, [sp], #80
  407238:	ret
  40723c:	stp	x29, x30, [sp, #-80]!
  407240:	mov	x29, sp
  407244:	str	x0, [sp, #40]
  407248:	str	x1, [sp, #32]
  40724c:	str	x2, [sp, #24]
  407250:	str	xzr, [sp, #72]
  407254:	ldr	x0, [sp, #40]
  407258:	cmp	x0, #0x0
  40725c:	b.eq	407278 <ferror@plt+0x5768>  // b.none
  407260:	ldr	x0, [sp, #24]
  407264:	cmp	x0, #0x0
  407268:	b.eq	407278 <ferror@plt+0x5768>  // b.none
  40726c:	ldr	x0, [sp, #32]
  407270:	cmp	x0, #0x0
  407274:	b.ne	407280 <ferror@plt+0x5770>  // b.any
  407278:	mov	w0, #0xffffffea            	// #-22
  40727c:	b	4073b4 <ferror@plt+0x58a4>
  407280:	ldr	x0, [sp, #40]
  407284:	str	x0, [sp, #64]
  407288:	b	40738c <ferror@plt+0x587c>
  40728c:	str	xzr, [sp, #56]
  407290:	ldr	x0, [sp, #72]
  407294:	cmp	x0, #0x0
  407298:	b.ne	4072a4 <ferror@plt+0x5794>  // b.any
  40729c:	ldr	x0, [sp, #64]
  4072a0:	str	x0, [sp, #72]
  4072a4:	ldr	x0, [sp, #64]
  4072a8:	ldrsb	w0, [x0]
  4072ac:	cmp	w0, #0x2c
  4072b0:	b.ne	4072bc <ferror@plt+0x57ac>  // b.any
  4072b4:	ldr	x0, [sp, #64]
  4072b8:	str	x0, [sp, #56]
  4072bc:	ldr	x0, [sp, #64]
  4072c0:	add	x0, x0, #0x1
  4072c4:	ldrsb	w0, [x0]
  4072c8:	cmp	w0, #0x0
  4072cc:	b.ne	4072dc <ferror@plt+0x57cc>  // b.any
  4072d0:	ldr	x0, [sp, #64]
  4072d4:	add	x0, x0, #0x1
  4072d8:	str	x0, [sp, #56]
  4072dc:	ldr	x0, [sp, #72]
  4072e0:	cmp	x0, #0x0
  4072e4:	b.eq	40737c <ferror@plt+0x586c>  // b.none
  4072e8:	ldr	x0, [sp, #56]
  4072ec:	cmp	x0, #0x0
  4072f0:	b.eq	40737c <ferror@plt+0x586c>  // b.none
  4072f4:	ldr	x1, [sp, #56]
  4072f8:	ldr	x0, [sp, #72]
  4072fc:	cmp	x1, x0
  407300:	b.hi	40730c <ferror@plt+0x57fc>  // b.pmore
  407304:	mov	w0, #0xffffffff            	// #-1
  407308:	b	4073b4 <ferror@plt+0x58a4>
  40730c:	ldr	x1, [sp, #56]
  407310:	ldr	x0, [sp, #72]
  407314:	sub	x0, x1, x0
  407318:	ldr	x2, [sp, #24]
  40731c:	mov	x1, x0
  407320:	ldr	x0, [sp, #72]
  407324:	blr	x2
  407328:	str	x0, [sp, #48]
  40732c:	ldr	x0, [sp, #48]
  407330:	cmp	x0, #0x0
  407334:	b.ge	407340 <ferror@plt+0x5830>  // b.tcont
  407338:	ldr	x0, [sp, #48]
  40733c:	b	4073b4 <ferror@plt+0x58a4>
  407340:	ldr	x0, [sp, #32]
  407344:	ldr	x1, [x0]
  407348:	ldr	x0, [sp, #48]
  40734c:	orr	x1, x1, x0
  407350:	ldr	x0, [sp, #32]
  407354:	str	x1, [x0]
  407358:	str	xzr, [sp, #72]
  40735c:	ldr	x0, [sp, #56]
  407360:	cmp	x0, #0x0
  407364:	b.eq	407380 <ferror@plt+0x5870>  // b.none
  407368:	ldr	x0, [sp, #56]
  40736c:	ldrsb	w0, [x0]
  407370:	cmp	w0, #0x0
  407374:	b.eq	4073ac <ferror@plt+0x589c>  // b.none
  407378:	b	407380 <ferror@plt+0x5870>
  40737c:	nop
  407380:	ldr	x0, [sp, #64]
  407384:	add	x0, x0, #0x1
  407388:	str	x0, [sp, #64]
  40738c:	ldr	x0, [sp, #64]
  407390:	cmp	x0, #0x0
  407394:	b.eq	4073b0 <ferror@plt+0x58a0>  // b.none
  407398:	ldr	x0, [sp, #64]
  40739c:	ldrsb	w0, [x0]
  4073a0:	cmp	w0, #0x0
  4073a4:	b.ne	40728c <ferror@plt+0x577c>  // b.any
  4073a8:	b	4073b0 <ferror@plt+0x58a0>
  4073ac:	nop
  4073b0:	mov	w0, #0x0                   	// #0
  4073b4:	ldp	x29, x30, [sp], #80
  4073b8:	ret
  4073bc:	stp	x29, x30, [sp, #-64]!
  4073c0:	mov	x29, sp
  4073c4:	str	x0, [sp, #40]
  4073c8:	str	x1, [sp, #32]
  4073cc:	str	x2, [sp, #24]
  4073d0:	str	w3, [sp, #20]
  4073d4:	str	xzr, [sp, #56]
  4073d8:	ldr	x0, [sp, #40]
  4073dc:	cmp	x0, #0x0
  4073e0:	b.ne	4073ec <ferror@plt+0x58dc>  // b.any
  4073e4:	mov	w0, #0x0                   	// #0
  4073e8:	b	4075c8 <ferror@plt+0x5ab8>
  4073ec:	ldr	x0, [sp, #32]
  4073f0:	ldr	w1, [sp, #20]
  4073f4:	str	w1, [x0]
  4073f8:	ldr	x0, [sp, #32]
  4073fc:	ldr	w1, [x0]
  407400:	ldr	x0, [sp, #24]
  407404:	str	w1, [x0]
  407408:	bl	401a90 <__errno_location@plt>
  40740c:	str	wzr, [x0]
  407410:	ldr	x0, [sp, #40]
  407414:	ldrsb	w0, [x0]
  407418:	cmp	w0, #0x3a
  40741c:	b.ne	407490 <ferror@plt+0x5980>  // b.any
  407420:	ldr	x0, [sp, #40]
  407424:	add	x0, x0, #0x1
  407428:	str	x0, [sp, #40]
  40742c:	add	x0, sp, #0x38
  407430:	mov	w2, #0xa                   	// #10
  407434:	mov	x1, x0
  407438:	ldr	x0, [sp, #40]
  40743c:	bl	401980 <strtol@plt>
  407440:	mov	w1, w0
  407444:	ldr	x0, [sp, #24]
  407448:	str	w1, [x0]
  40744c:	bl	401a90 <__errno_location@plt>
  407450:	ldr	w0, [x0]
  407454:	cmp	w0, #0x0
  407458:	b.ne	407488 <ferror@plt+0x5978>  // b.any
  40745c:	ldr	x0, [sp, #56]
  407460:	cmp	x0, #0x0
  407464:	b.eq	407488 <ferror@plt+0x5978>  // b.none
  407468:	ldr	x0, [sp, #56]
  40746c:	ldrsb	w0, [x0]
  407470:	cmp	w0, #0x0
  407474:	b.ne	407488 <ferror@plt+0x5978>  // b.any
  407478:	ldr	x0, [sp, #56]
  40747c:	ldr	x1, [sp, #40]
  407480:	cmp	x1, x0
  407484:	b.ne	4075c4 <ferror@plt+0x5ab4>  // b.any
  407488:	mov	w0, #0xffffffff            	// #-1
  40748c:	b	4075c8 <ferror@plt+0x5ab8>
  407490:	add	x0, sp, #0x38
  407494:	mov	w2, #0xa                   	// #10
  407498:	mov	x1, x0
  40749c:	ldr	x0, [sp, #40]
  4074a0:	bl	401980 <strtol@plt>
  4074a4:	mov	w1, w0
  4074a8:	ldr	x0, [sp, #32]
  4074ac:	str	w1, [x0]
  4074b0:	ldr	x0, [sp, #32]
  4074b4:	ldr	w1, [x0]
  4074b8:	ldr	x0, [sp, #24]
  4074bc:	str	w1, [x0]
  4074c0:	bl	401a90 <__errno_location@plt>
  4074c4:	ldr	w0, [x0]
  4074c8:	cmp	w0, #0x0
  4074cc:	b.ne	4074ec <ferror@plt+0x59dc>  // b.any
  4074d0:	ldr	x0, [sp, #56]
  4074d4:	cmp	x0, #0x0
  4074d8:	b.eq	4074ec <ferror@plt+0x59dc>  // b.none
  4074dc:	ldr	x0, [sp, #56]
  4074e0:	ldr	x1, [sp, #40]
  4074e4:	cmp	x1, x0
  4074e8:	b.ne	4074f4 <ferror@plt+0x59e4>  // b.any
  4074ec:	mov	w0, #0xffffffff            	// #-1
  4074f0:	b	4075c8 <ferror@plt+0x5ab8>
  4074f4:	ldr	x0, [sp, #56]
  4074f8:	ldrsb	w0, [x0]
  4074fc:	cmp	w0, #0x3a
  407500:	b.ne	407528 <ferror@plt+0x5a18>  // b.any
  407504:	ldr	x0, [sp, #56]
  407508:	add	x0, x0, #0x1
  40750c:	ldrsb	w0, [x0]
  407510:	cmp	w0, #0x0
  407514:	b.ne	407528 <ferror@plt+0x5a18>  // b.any
  407518:	ldr	x0, [sp, #24]
  40751c:	ldr	w1, [sp, #20]
  407520:	str	w1, [x0]
  407524:	b	4075c4 <ferror@plt+0x5ab4>
  407528:	ldr	x0, [sp, #56]
  40752c:	ldrsb	w0, [x0]
  407530:	cmp	w0, #0x2d
  407534:	b.eq	407548 <ferror@plt+0x5a38>  // b.none
  407538:	ldr	x0, [sp, #56]
  40753c:	ldrsb	w0, [x0]
  407540:	cmp	w0, #0x3a
  407544:	b.ne	4075c4 <ferror@plt+0x5ab4>  // b.any
  407548:	ldr	x0, [sp, #56]
  40754c:	add	x0, x0, #0x1
  407550:	str	x0, [sp, #40]
  407554:	str	xzr, [sp, #56]
  407558:	bl	401a90 <__errno_location@plt>
  40755c:	str	wzr, [x0]
  407560:	add	x0, sp, #0x38
  407564:	mov	w2, #0xa                   	// #10
  407568:	mov	x1, x0
  40756c:	ldr	x0, [sp, #40]
  407570:	bl	401980 <strtol@plt>
  407574:	mov	w1, w0
  407578:	ldr	x0, [sp, #24]
  40757c:	str	w1, [x0]
  407580:	bl	401a90 <__errno_location@plt>
  407584:	ldr	w0, [x0]
  407588:	cmp	w0, #0x0
  40758c:	b.ne	4075bc <ferror@plt+0x5aac>  // b.any
  407590:	ldr	x0, [sp, #56]
  407594:	cmp	x0, #0x0
  407598:	b.eq	4075bc <ferror@plt+0x5aac>  // b.none
  40759c:	ldr	x0, [sp, #56]
  4075a0:	ldrsb	w0, [x0]
  4075a4:	cmp	w0, #0x0
  4075a8:	b.ne	4075bc <ferror@plt+0x5aac>  // b.any
  4075ac:	ldr	x0, [sp, #56]
  4075b0:	ldr	x1, [sp, #40]
  4075b4:	cmp	x1, x0
  4075b8:	b.ne	4075c4 <ferror@plt+0x5ab4>  // b.any
  4075bc:	mov	w0, #0xffffffff            	// #-1
  4075c0:	b	4075c8 <ferror@plt+0x5ab8>
  4075c4:	mov	w0, #0x0                   	// #0
  4075c8:	ldp	x29, x30, [sp], #64
  4075cc:	ret
  4075d0:	sub	sp, sp, #0x20
  4075d4:	str	x0, [sp, #8]
  4075d8:	str	x1, [sp]
  4075dc:	ldr	x0, [sp, #8]
  4075e0:	str	x0, [sp, #24]
  4075e4:	ldr	x0, [sp]
  4075e8:	str	xzr, [x0]
  4075ec:	b	4075fc <ferror@plt+0x5aec>
  4075f0:	ldr	x0, [sp, #24]
  4075f4:	add	x0, x0, #0x1
  4075f8:	str	x0, [sp, #24]
  4075fc:	ldr	x0, [sp, #24]
  407600:	cmp	x0, #0x0
  407604:	b.eq	40762c <ferror@plt+0x5b1c>  // b.none
  407608:	ldr	x0, [sp, #24]
  40760c:	ldrsb	w0, [x0]
  407610:	cmp	w0, #0x2f
  407614:	b.ne	40762c <ferror@plt+0x5b1c>  // b.any
  407618:	ldr	x0, [sp, #24]
  40761c:	add	x0, x0, #0x1
  407620:	ldrsb	w0, [x0]
  407624:	cmp	w0, #0x2f
  407628:	b.eq	4075f0 <ferror@plt+0x5ae0>  // b.none
  40762c:	ldr	x0, [sp, #24]
  407630:	cmp	x0, #0x0
  407634:	b.eq	407648 <ferror@plt+0x5b38>  // b.none
  407638:	ldr	x0, [sp, #24]
  40763c:	ldrsb	w0, [x0]
  407640:	cmp	w0, #0x0
  407644:	b.ne	407650 <ferror@plt+0x5b40>  // b.any
  407648:	mov	x0, #0x0                   	// #0
  40764c:	b	4076b0 <ferror@plt+0x5ba0>
  407650:	ldr	x0, [sp]
  407654:	mov	x1, #0x1                   	// #1
  407658:	str	x1, [x0]
  40765c:	ldr	x0, [sp, #24]
  407660:	add	x0, x0, #0x1
  407664:	str	x0, [sp, #16]
  407668:	b	40768c <ferror@plt+0x5b7c>
  40766c:	ldr	x0, [sp]
  407670:	ldr	x0, [x0]
  407674:	add	x1, x0, #0x1
  407678:	ldr	x0, [sp]
  40767c:	str	x1, [x0]
  407680:	ldr	x0, [sp, #16]
  407684:	add	x0, x0, #0x1
  407688:	str	x0, [sp, #16]
  40768c:	ldr	x0, [sp, #16]
  407690:	ldrsb	w0, [x0]
  407694:	cmp	w0, #0x0
  407698:	b.eq	4076ac <ferror@plt+0x5b9c>  // b.none
  40769c:	ldr	x0, [sp, #16]
  4076a0:	ldrsb	w0, [x0]
  4076a4:	cmp	w0, #0x2f
  4076a8:	b.ne	40766c <ferror@plt+0x5b5c>  // b.any
  4076ac:	ldr	x0, [sp, #24]
  4076b0:	add	sp, sp, #0x20
  4076b4:	ret
  4076b8:	stp	x29, x30, [sp, #-64]!
  4076bc:	mov	x29, sp
  4076c0:	str	x0, [sp, #24]
  4076c4:	str	x1, [sp, #16]
  4076c8:	b	4077c8 <ferror@plt+0x5cb8>
  4076cc:	add	x0, sp, #0x28
  4076d0:	mov	x1, x0
  4076d4:	ldr	x0, [sp, #24]
  4076d8:	bl	4075d0 <ferror@plt+0x5ac0>
  4076dc:	str	x0, [sp, #56]
  4076e0:	add	x0, sp, #0x20
  4076e4:	mov	x1, x0
  4076e8:	ldr	x0, [sp, #16]
  4076ec:	bl	4075d0 <ferror@plt+0x5ac0>
  4076f0:	str	x0, [sp, #48]
  4076f4:	ldr	x1, [sp, #40]
  4076f8:	ldr	x0, [sp, #32]
  4076fc:	add	x0, x1, x0
  407700:	cmp	x0, #0x0
  407704:	b.ne	407710 <ferror@plt+0x5c00>  // b.any
  407708:	mov	w0, #0x1                   	// #1
  40770c:	b	4077e4 <ferror@plt+0x5cd4>
  407710:	ldr	x1, [sp, #40]
  407714:	ldr	x0, [sp, #32]
  407718:	add	x0, x1, x0
  40771c:	cmp	x0, #0x1
  407720:	b.ne	407764 <ferror@plt+0x5c54>  // b.any
  407724:	ldr	x0, [sp, #56]
  407728:	cmp	x0, #0x0
  40772c:	b.eq	407740 <ferror@plt+0x5c30>  // b.none
  407730:	ldr	x0, [sp, #56]
  407734:	ldrsb	w0, [x0]
  407738:	cmp	w0, #0x2f
  40773c:	b.eq	40775c <ferror@plt+0x5c4c>  // b.none
  407740:	ldr	x0, [sp, #48]
  407744:	cmp	x0, #0x0
  407748:	b.eq	407764 <ferror@plt+0x5c54>  // b.none
  40774c:	ldr	x0, [sp, #48]
  407750:	ldrsb	w0, [x0]
  407754:	cmp	w0, #0x2f
  407758:	b.ne	407764 <ferror@plt+0x5c54>  // b.any
  40775c:	mov	w0, #0x1                   	// #1
  407760:	b	4077e4 <ferror@plt+0x5cd4>
  407764:	ldr	x0, [sp, #56]
  407768:	cmp	x0, #0x0
  40776c:	b.eq	4077e0 <ferror@plt+0x5cd0>  // b.none
  407770:	ldr	x0, [sp, #48]
  407774:	cmp	x0, #0x0
  407778:	b.eq	4077e0 <ferror@plt+0x5cd0>  // b.none
  40777c:	ldr	x1, [sp, #40]
  407780:	ldr	x0, [sp, #32]
  407784:	cmp	x1, x0
  407788:	b.ne	4077e0 <ferror@plt+0x5cd0>  // b.any
  40778c:	ldr	x0, [sp, #40]
  407790:	mov	x2, x0
  407794:	ldr	x1, [sp, #48]
  407798:	ldr	x0, [sp, #56]
  40779c:	bl	401830 <strncmp@plt>
  4077a0:	cmp	w0, #0x0
  4077a4:	b.ne	4077e0 <ferror@plt+0x5cd0>  // b.any
  4077a8:	ldr	x0, [sp, #40]
  4077ac:	ldr	x1, [sp, #56]
  4077b0:	add	x0, x1, x0
  4077b4:	str	x0, [sp, #24]
  4077b8:	ldr	x0, [sp, #32]
  4077bc:	ldr	x1, [sp, #48]
  4077c0:	add	x0, x1, x0
  4077c4:	str	x0, [sp, #16]
  4077c8:	ldr	x0, [sp, #24]
  4077cc:	cmp	x0, #0x0
  4077d0:	b.eq	4077e0 <ferror@plt+0x5cd0>  // b.none
  4077d4:	ldr	x0, [sp, #16]
  4077d8:	cmp	x0, #0x0
  4077dc:	b.ne	4076cc <ferror@plt+0x5bbc>  // b.any
  4077e0:	mov	w0, #0x0                   	// #0
  4077e4:	ldp	x29, x30, [sp], #64
  4077e8:	ret
  4077ec:	stp	x29, x30, [sp, #-64]!
  4077f0:	mov	x29, sp
  4077f4:	str	x0, [sp, #40]
  4077f8:	str	x1, [sp, #32]
  4077fc:	str	x2, [sp, #24]
  407800:	ldr	x0, [sp, #40]
  407804:	cmp	x0, #0x0
  407808:	b.ne	407828 <ferror@plt+0x5d18>  // b.any
  40780c:	ldr	x0, [sp, #32]
  407810:	cmp	x0, #0x0
  407814:	b.ne	407828 <ferror@plt+0x5d18>  // b.any
  407818:	adrp	x0, 408000 <ferror@plt+0x64f0>
  40781c:	add	x0, x0, #0xe98
  407820:	bl	4018b0 <strdup@plt>
  407824:	b	40794c <ferror@plt+0x5e3c>
  407828:	ldr	x0, [sp, #40]
  40782c:	cmp	x0, #0x0
  407830:	b.ne	407844 <ferror@plt+0x5d34>  // b.any
  407834:	ldr	x1, [sp, #24]
  407838:	ldr	x0, [sp, #32]
  40783c:	bl	4019f0 <strndup@plt>
  407840:	b	40794c <ferror@plt+0x5e3c>
  407844:	ldr	x0, [sp, #32]
  407848:	cmp	x0, #0x0
  40784c:	b.ne	40785c <ferror@plt+0x5d4c>  // b.any
  407850:	ldr	x0, [sp, #40]
  407854:	bl	4018b0 <strdup@plt>
  407858:	b	40794c <ferror@plt+0x5e3c>
  40785c:	ldr	x0, [sp, #40]
  407860:	cmp	x0, #0x0
  407864:	b.ne	407888 <ferror@plt+0x5d78>  // b.any
  407868:	adrp	x0, 408000 <ferror@plt+0x64f0>
  40786c:	add	x3, x0, #0xef8
  407870:	mov	w2, #0x383                 	// #899
  407874:	adrp	x0, 408000 <ferror@plt+0x64f0>
  407878:	add	x1, x0, #0xea0
  40787c:	adrp	x0, 408000 <ferror@plt+0x64f0>
  407880:	add	x0, x0, #0xeb0
  407884:	bl	401a80 <__assert_fail@plt>
  407888:	ldr	x0, [sp, #32]
  40788c:	cmp	x0, #0x0
  407890:	b.ne	4078b4 <ferror@plt+0x5da4>  // b.any
  407894:	adrp	x0, 408000 <ferror@plt+0x64f0>
  407898:	add	x3, x0, #0xef8
  40789c:	mov	w2, #0x384                 	// #900
  4078a0:	adrp	x0, 408000 <ferror@plt+0x64f0>
  4078a4:	add	x1, x0, #0xea0
  4078a8:	adrp	x0, 408000 <ferror@plt+0x64f0>
  4078ac:	add	x0, x0, #0xeb8
  4078b0:	bl	401a80 <__assert_fail@plt>
  4078b4:	ldr	x0, [sp, #40]
  4078b8:	bl	4016f0 <strlen@plt>
  4078bc:	str	x0, [sp, #56]
  4078c0:	ldr	x0, [sp, #56]
  4078c4:	mvn	x0, x0
  4078c8:	ldr	x1, [sp, #24]
  4078cc:	cmp	x1, x0
  4078d0:	b.ls	4078dc <ferror@plt+0x5dcc>  // b.plast
  4078d4:	mov	x0, #0x0                   	// #0
  4078d8:	b	40794c <ferror@plt+0x5e3c>
  4078dc:	ldr	x1, [sp, #56]
  4078e0:	ldr	x0, [sp, #24]
  4078e4:	add	x0, x1, x0
  4078e8:	add	x0, x0, #0x1
  4078ec:	bl	401810 <malloc@plt>
  4078f0:	str	x0, [sp, #48]
  4078f4:	ldr	x0, [sp, #48]
  4078f8:	cmp	x0, #0x0
  4078fc:	b.ne	407908 <ferror@plt+0x5df8>  // b.any
  407900:	mov	x0, #0x0                   	// #0
  407904:	b	40794c <ferror@plt+0x5e3c>
  407908:	ldr	x2, [sp, #56]
  40790c:	ldr	x1, [sp, #40]
  407910:	ldr	x0, [sp, #48]
  407914:	bl	4016c0 <memcpy@plt>
  407918:	ldr	x1, [sp, #48]
  40791c:	ldr	x0, [sp, #56]
  407920:	add	x0, x1, x0
  407924:	ldr	x2, [sp, #24]
  407928:	ldr	x1, [sp, #32]
  40792c:	bl	4016c0 <memcpy@plt>
  407930:	ldr	x1, [sp, #56]
  407934:	ldr	x0, [sp, #24]
  407938:	add	x0, x1, x0
  40793c:	ldr	x1, [sp, #48]
  407940:	add	x0, x1, x0
  407944:	strb	wzr, [x0]
  407948:	ldr	x0, [sp, #48]
  40794c:	ldp	x29, x30, [sp], #64
  407950:	ret
  407954:	stp	x29, x30, [sp, #-32]!
  407958:	mov	x29, sp
  40795c:	str	x0, [sp, #24]
  407960:	str	x1, [sp, #16]
  407964:	ldr	x0, [sp, #16]
  407968:	cmp	x0, #0x0
  40796c:	b.eq	40797c <ferror@plt+0x5e6c>  // b.none
  407970:	ldr	x0, [sp, #16]
  407974:	bl	4016f0 <strlen@plt>
  407978:	b	407980 <ferror@plt+0x5e70>
  40797c:	mov	x0, #0x0                   	// #0
  407980:	mov	x2, x0
  407984:	ldr	x1, [sp, #16]
  407988:	ldr	x0, [sp, #24]
  40798c:	bl	4077ec <ferror@plt+0x5cdc>
  407990:	ldp	x29, x30, [sp], #32
  407994:	ret
  407998:	stp	x29, x30, [sp, #-304]!
  40799c:	mov	x29, sp
  4079a0:	str	x0, [sp, #56]
  4079a4:	str	x1, [sp, #48]
  4079a8:	str	x2, [sp, #256]
  4079ac:	str	x3, [sp, #264]
  4079b0:	str	x4, [sp, #272]
  4079b4:	str	x5, [sp, #280]
  4079b8:	str	x6, [sp, #288]
  4079bc:	str	x7, [sp, #296]
  4079c0:	str	q0, [sp, #128]
  4079c4:	str	q1, [sp, #144]
  4079c8:	str	q2, [sp, #160]
  4079cc:	str	q3, [sp, #176]
  4079d0:	str	q4, [sp, #192]
  4079d4:	str	q5, [sp, #208]
  4079d8:	str	q6, [sp, #224]
  4079dc:	str	q7, [sp, #240]
  4079e0:	add	x0, sp, #0x130
  4079e4:	str	x0, [sp, #80]
  4079e8:	add	x0, sp, #0x130
  4079ec:	str	x0, [sp, #88]
  4079f0:	add	x0, sp, #0x100
  4079f4:	str	x0, [sp, #96]
  4079f8:	mov	w0, #0xffffffd0            	// #-48
  4079fc:	str	w0, [sp, #104]
  407a00:	mov	w0, #0xffffff80            	// #-128
  407a04:	str	w0, [sp, #108]
  407a08:	add	x2, sp, #0x10
  407a0c:	add	x3, sp, #0x50
  407a10:	ldp	x0, x1, [x3]
  407a14:	stp	x0, x1, [x2]
  407a18:	ldp	x0, x1, [x3, #16]
  407a1c:	stp	x0, x1, [x2, #16]
  407a20:	add	x1, sp, #0x10
  407a24:	add	x0, sp, #0x48
  407a28:	mov	x2, x1
  407a2c:	ldr	x1, [sp, #48]
  407a30:	bl	4019e0 <vasprintf@plt>
  407a34:	str	w0, [sp, #124]
  407a38:	ldr	w0, [sp, #124]
  407a3c:	cmp	w0, #0x0
  407a40:	b.ge	407a4c <ferror@plt+0x5f3c>  // b.tcont
  407a44:	mov	x0, #0x0                   	// #0
  407a48:	b	407a74 <ferror@plt+0x5f64>
  407a4c:	ldr	x0, [sp, #72]
  407a50:	ldrsw	x1, [sp, #124]
  407a54:	mov	x2, x1
  407a58:	mov	x1, x0
  407a5c:	ldr	x0, [sp, #56]
  407a60:	bl	4077ec <ferror@plt+0x5cdc>
  407a64:	str	x0, [sp, #112]
  407a68:	ldr	x0, [sp, #72]
  407a6c:	bl	4019a0 <free@plt>
  407a70:	ldr	x0, [sp, #112]
  407a74:	ldp	x29, x30, [sp], #304
  407a78:	ret
  407a7c:	stp	x29, x30, [sp, #-48]!
  407a80:	mov	x29, sp
  407a84:	str	x0, [sp, #24]
  407a88:	str	x1, [sp, #16]
  407a8c:	str	wzr, [sp, #44]
  407a90:	str	wzr, [sp, #40]
  407a94:	b	407b00 <ferror@plt+0x5ff0>
  407a98:	ldr	w0, [sp, #44]
  407a9c:	cmp	w0, #0x0
  407aa0:	b.eq	407aac <ferror@plt+0x5f9c>  // b.none
  407aa4:	str	wzr, [sp, #44]
  407aa8:	b	407af4 <ferror@plt+0x5fe4>
  407aac:	ldrsw	x0, [sp, #40]
  407ab0:	ldr	x1, [sp, #24]
  407ab4:	add	x0, x1, x0
  407ab8:	ldrsb	w0, [x0]
  407abc:	cmp	w0, #0x5c
  407ac0:	b.ne	407ad0 <ferror@plt+0x5fc0>  // b.any
  407ac4:	mov	w0, #0x1                   	// #1
  407ac8:	str	w0, [sp, #44]
  407acc:	b	407af4 <ferror@plt+0x5fe4>
  407ad0:	ldrsw	x0, [sp, #40]
  407ad4:	ldr	x1, [sp, #24]
  407ad8:	add	x0, x1, x0
  407adc:	ldrsb	w0, [x0]
  407ae0:	mov	w1, w0
  407ae4:	ldr	x0, [sp, #16]
  407ae8:	bl	401a10 <strchr@plt>
  407aec:	cmp	x0, #0x0
  407af0:	b.ne	407b1c <ferror@plt+0x600c>  // b.any
  407af4:	ldr	w0, [sp, #40]
  407af8:	add	w0, w0, #0x1
  407afc:	str	w0, [sp, #40]
  407b00:	ldrsw	x0, [sp, #40]
  407b04:	ldr	x1, [sp, #24]
  407b08:	add	x0, x1, x0
  407b0c:	ldrsb	w0, [x0]
  407b10:	cmp	w0, #0x0
  407b14:	b.ne	407a98 <ferror@plt+0x5f88>  // b.any
  407b18:	b	407b20 <ferror@plt+0x6010>
  407b1c:	nop
  407b20:	ldr	w1, [sp, #40]
  407b24:	ldr	w0, [sp, #44]
  407b28:	sub	w0, w1, w0
  407b2c:	sxtw	x0, w0
  407b30:	ldp	x29, x30, [sp], #48
  407b34:	ret
  407b38:	stp	x29, x30, [sp, #-64]!
  407b3c:	mov	x29, sp
  407b40:	str	x0, [sp, #40]
  407b44:	str	x1, [sp, #32]
  407b48:	str	x2, [sp, #24]
  407b4c:	str	w3, [sp, #20]
  407b50:	ldr	x0, [sp, #40]
  407b54:	ldr	x0, [x0]
  407b58:	str	x0, [sp, #56]
  407b5c:	ldr	x0, [sp, #56]
  407b60:	ldrsb	w0, [x0]
  407b64:	cmp	w0, #0x0
  407b68:	b.ne	407ba8 <ferror@plt+0x6098>  // b.any
  407b6c:	ldr	x0, [sp, #40]
  407b70:	ldr	x0, [x0]
  407b74:	ldrsb	w0, [x0]
  407b78:	cmp	w0, #0x0
  407b7c:	b.eq	407ba0 <ferror@plt+0x6090>  // b.none
  407b80:	adrp	x0, 408000 <ferror@plt+0x64f0>
  407b84:	add	x3, x0, #0xf08
  407b88:	mov	w2, #0x3c6                 	// #966
  407b8c:	adrp	x0, 408000 <ferror@plt+0x64f0>
  407b90:	add	x1, x0, #0xea0
  407b94:	adrp	x0, 408000 <ferror@plt+0x64f0>
  407b98:	add	x0, x0, #0xec0
  407b9c:	bl	401a80 <__assert_fail@plt>
  407ba0:	mov	x0, #0x0                   	// #0
  407ba4:	b	407dd8 <ferror@plt+0x62c8>
  407ba8:	ldr	x1, [sp, #24]
  407bac:	ldr	x0, [sp, #56]
  407bb0:	bl	401a00 <strspn@plt>
  407bb4:	mov	x1, x0
  407bb8:	ldr	x0, [sp, #56]
  407bbc:	add	x0, x0, x1
  407bc0:	str	x0, [sp, #56]
  407bc4:	ldr	x0, [sp, #56]
  407bc8:	ldrsb	w0, [x0]
  407bcc:	cmp	w0, #0x0
  407bd0:	b.ne	407be8 <ferror@plt+0x60d8>  // b.any
  407bd4:	ldr	x0, [sp, #40]
  407bd8:	ldr	x1, [sp, #56]
  407bdc:	str	x1, [x0]
  407be0:	mov	x0, #0x0                   	// #0
  407be4:	b	407dd8 <ferror@plt+0x62c8>
  407be8:	ldr	w0, [sp, #20]
  407bec:	cmp	w0, #0x0
  407bf0:	b.eq	407d0c <ferror@plt+0x61fc>  // b.none
  407bf4:	ldr	x0, [sp, #56]
  407bf8:	ldrsb	w0, [x0]
  407bfc:	mov	w1, w0
  407c00:	adrp	x0, 408000 <ferror@plt+0x64f0>
  407c04:	add	x0, x0, #0xed0
  407c08:	bl	401a10 <strchr@plt>
  407c0c:	cmp	x0, #0x0
  407c10:	b.eq	407d0c <ferror@plt+0x61fc>  // b.none
  407c14:	ldr	x0, [sp, #56]
  407c18:	ldrsb	w0, [x0]
  407c1c:	strb	w0, [sp, #48]
  407c20:	strb	wzr, [sp, #49]
  407c24:	ldr	x0, [sp, #56]
  407c28:	add	x0, x0, #0x1
  407c2c:	add	x1, sp, #0x30
  407c30:	bl	407a7c <ferror@plt+0x5f6c>
  407c34:	mov	x1, x0
  407c38:	ldr	x0, [sp, #32]
  407c3c:	str	x1, [x0]
  407c40:	ldr	x0, [sp, #32]
  407c44:	ldr	x0, [x0]
  407c48:	add	x0, x0, #0x1
  407c4c:	ldr	x1, [sp, #56]
  407c50:	add	x0, x1, x0
  407c54:	ldrsb	w0, [x0]
  407c58:	cmp	w0, #0x0
  407c5c:	b.eq	407cd0 <ferror@plt+0x61c0>  // b.none
  407c60:	ldr	x0, [sp, #32]
  407c64:	ldr	x0, [x0]
  407c68:	add	x0, x0, #0x1
  407c6c:	ldr	x1, [sp, #56]
  407c70:	add	x0, x1, x0
  407c74:	ldrsb	w1, [x0]
  407c78:	ldrsb	w0, [sp, #48]
  407c7c:	cmp	w1, w0
  407c80:	b.ne	407cd0 <ferror@plt+0x61c0>  // b.any
  407c84:	ldr	x0, [sp, #32]
  407c88:	ldr	x0, [x0]
  407c8c:	add	x0, x0, #0x2
  407c90:	ldr	x1, [sp, #56]
  407c94:	add	x0, x1, x0
  407c98:	ldrsb	w0, [x0]
  407c9c:	cmp	w0, #0x0
  407ca0:	b.eq	407ce4 <ferror@plt+0x61d4>  // b.none
  407ca4:	ldr	x0, [sp, #32]
  407ca8:	ldr	x0, [x0]
  407cac:	add	x0, x0, #0x2
  407cb0:	ldr	x1, [sp, #56]
  407cb4:	add	x0, x1, x0
  407cb8:	ldrsb	w0, [x0]
  407cbc:	mov	w1, w0
  407cc0:	ldr	x0, [sp, #24]
  407cc4:	bl	401a10 <strchr@plt>
  407cc8:	cmp	x0, #0x0
  407ccc:	b.ne	407ce4 <ferror@plt+0x61d4>  // b.any
  407cd0:	ldr	x0, [sp, #40]
  407cd4:	ldr	x1, [sp, #56]
  407cd8:	str	x1, [x0]
  407cdc:	mov	x0, #0x0                   	// #0
  407ce0:	b	407dd8 <ferror@plt+0x62c8>
  407ce4:	ldr	x0, [sp, #56]
  407ce8:	add	x1, x0, #0x1
  407cec:	str	x1, [sp, #56]
  407cf0:	ldr	x1, [sp, #32]
  407cf4:	ldr	x1, [x1]
  407cf8:	add	x1, x1, #0x2
  407cfc:	add	x1, x0, x1
  407d00:	ldr	x0, [sp, #40]
  407d04:	str	x1, [x0]
  407d08:	b	407dd4 <ferror@plt+0x62c4>
  407d0c:	ldr	w0, [sp, #20]
  407d10:	cmp	w0, #0x0
  407d14:	b.eq	407da4 <ferror@plt+0x6294>  // b.none
  407d18:	ldr	x1, [sp, #24]
  407d1c:	ldr	x0, [sp, #56]
  407d20:	bl	407a7c <ferror@plt+0x5f6c>
  407d24:	mov	x1, x0
  407d28:	ldr	x0, [sp, #32]
  407d2c:	str	x1, [x0]
  407d30:	ldr	x0, [sp, #32]
  407d34:	ldr	x0, [x0]
  407d38:	ldr	x1, [sp, #56]
  407d3c:	add	x0, x1, x0
  407d40:	ldrsb	w0, [x0]
  407d44:	cmp	w0, #0x0
  407d48:	b.eq	407d88 <ferror@plt+0x6278>  // b.none
  407d4c:	ldr	x0, [sp, #32]
  407d50:	ldr	x0, [x0]
  407d54:	ldr	x1, [sp, #56]
  407d58:	add	x0, x1, x0
  407d5c:	ldrsb	w0, [x0]
  407d60:	mov	w1, w0
  407d64:	ldr	x0, [sp, #24]
  407d68:	bl	401a10 <strchr@plt>
  407d6c:	cmp	x0, #0x0
  407d70:	b.ne	407d88 <ferror@plt+0x6278>  // b.any
  407d74:	ldr	x0, [sp, #40]
  407d78:	ldr	x1, [sp, #56]
  407d7c:	str	x1, [x0]
  407d80:	mov	x0, #0x0                   	// #0
  407d84:	b	407dd8 <ferror@plt+0x62c8>
  407d88:	ldr	x0, [sp, #32]
  407d8c:	ldr	x0, [x0]
  407d90:	ldr	x1, [sp, #56]
  407d94:	add	x1, x1, x0
  407d98:	ldr	x0, [sp, #40]
  407d9c:	str	x1, [x0]
  407da0:	b	407dd4 <ferror@plt+0x62c4>
  407da4:	ldr	x1, [sp, #24]
  407da8:	ldr	x0, [sp, #56]
  407dac:	bl	401a50 <strcspn@plt>
  407db0:	mov	x1, x0
  407db4:	ldr	x0, [sp, #32]
  407db8:	str	x1, [x0]
  407dbc:	ldr	x0, [sp, #32]
  407dc0:	ldr	x0, [x0]
  407dc4:	ldr	x1, [sp, #56]
  407dc8:	add	x1, x1, x0
  407dcc:	ldr	x0, [sp, #40]
  407dd0:	str	x1, [x0]
  407dd4:	ldr	x0, [sp, #56]
  407dd8:	ldp	x29, x30, [sp], #64
  407ddc:	ret
  407de0:	stp	x29, x30, [sp, #-48]!
  407de4:	mov	x29, sp
  407de8:	str	x0, [sp, #24]
  407dec:	ldr	x0, [sp, #24]
  407df0:	bl	401860 <fgetc@plt>
  407df4:	str	w0, [sp, #44]
  407df8:	ldr	w0, [sp, #44]
  407dfc:	cmn	w0, #0x1
  407e00:	b.ne	407e0c <ferror@plt+0x62fc>  // b.any
  407e04:	mov	w0, #0x1                   	// #1
  407e08:	b	407e1c <ferror@plt+0x630c>
  407e0c:	ldr	w0, [sp, #44]
  407e10:	cmp	w0, #0xa
  407e14:	b.ne	407dec <ferror@plt+0x62dc>  // b.any
  407e18:	mov	w0, #0x0                   	// #0
  407e1c:	ldp	x29, x30, [sp], #48
  407e20:	ret
  407e24:	nop
  407e28:	stp	x29, x30, [sp, #-64]!
  407e2c:	mov	x29, sp
  407e30:	stp	x19, x20, [sp, #16]
  407e34:	adrp	x20, 419000 <ferror@plt+0x174f0>
  407e38:	add	x20, x20, #0xdf0
  407e3c:	stp	x21, x22, [sp, #32]
  407e40:	adrp	x21, 419000 <ferror@plt+0x174f0>
  407e44:	add	x21, x21, #0xde8
  407e48:	sub	x20, x20, x21
  407e4c:	mov	w22, w0
  407e50:	stp	x23, x24, [sp, #48]
  407e54:	mov	x23, x1
  407e58:	mov	x24, x2
  407e5c:	bl	401680 <memcpy@plt-0x40>
  407e60:	cmp	xzr, x20, asr #3
  407e64:	b.eq	407e90 <ferror@plt+0x6380>  // b.none
  407e68:	asr	x20, x20, #3
  407e6c:	mov	x19, #0x0                   	// #0
  407e70:	ldr	x3, [x21, x19, lsl #3]
  407e74:	mov	x2, x24
  407e78:	add	x19, x19, #0x1
  407e7c:	mov	x1, x23
  407e80:	mov	w0, w22
  407e84:	blr	x3
  407e88:	cmp	x20, x19
  407e8c:	b.ne	407e70 <ferror@plt+0x6360>  // b.any
  407e90:	ldp	x19, x20, [sp, #16]
  407e94:	ldp	x21, x22, [sp, #32]
  407e98:	ldp	x23, x24, [sp, #48]
  407e9c:	ldp	x29, x30, [sp], #64
  407ea0:	ret
  407ea4:	nop
  407ea8:	ret
  407eac:	nop
  407eb0:	adrp	x2, 41a000 <ferror@plt+0x184f0>
  407eb4:	mov	x1, #0x0                   	// #0
  407eb8:	ldr	x2, [x2, #568]
  407ebc:	b	401780 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000407ec0 <.fini>:
  407ec0:	stp	x29, x30, [sp, #-16]!
  407ec4:	mov	x29, sp
  407ec8:	ldp	x29, x30, [sp], #16
  407ecc:	ret
